var searchData=
[
  ['pac_20key_20functions_0',['PAC Key functions',['../group__CMSIS__Core__PacKeyFunctions.html',1,'']]],
  ['pac_5fen_1',['pac_en',['../group__CMSIS__core__DebugFunctions.html#ga8aa9ff295564aaf56a772f2820b8170f',1,'CONTROL_Type::PAC_EN'],['../group__CMSIS__core__DebugFunctions.html#ga8aa9ff295564aaf56a772f2820b8170f',1,'CONTROL_Type::@63::PAC_EN'],['../group__CMSIS__core__DebugFunctions.html#ga8aa9ff295564aaf56a772f2820b8170f',1,'CONTROL_Type::@142::PAC_EN']]],
  ['package_20type_2',['PACKAGE TYPE',['../group__UTILS__EC__PACKAGETYPE.html',1,'']]],
  ['package_5fbase_3',['package_base',['../group__Peripheral__memory__map.html#ga88fc8a2912bd1ac72c6eddb456f0b096',1,'PACKAGE_BASE:&#160;stm32f411xe.h'],['../group__Peripheral__memory__map.html#ga88fc8a2912bd1ac72c6eddb456f0b096',1,'PACKAGE_BASE:&#160;stm32f411xe.h']]],
  ['package_5fbase_5faddress_4',['package_base_address',['../group__UTILS__LL__Private__Constants.html#gafb1d0907a8ece7931174554271a52a90',1,'PACKAGE_BASE_ADDRESS:&#160;stm32f4xx_ll_utils.h'],['../group__UTILS__LL__Private__Constants.html#gafb1d0907a8ece7931174554271a52a90',1,'PACKAGE_BASE_ADDRESS:&#160;stm32f4xx_ll_utils.h']]],
  ['pahbcr_5',['PAHBCR',['../group__CMSIS__core__DebugFunctions.html#ga4f28bbd8ac5d7711b7eefcd16458eb5a',1,'MemSysCtl_Type']]],
  ['par_6',['PAR',['../structDMA__Stream__TypeDef.html#aef55be3d948c22dd32a97e8d4f8761fd',1,'DMA_Stream_TypeDef']]],
  ['parallelism_7',['FLASH Program Parallelism',['../group__FLASH__Program__Parallelism.html',1,'']]],
  ['parameters_8',['parameters',['../group__FLASH__IS__FLASH__Definitions.html',1,'FLASH Private macros to check input parameters'],['../group__FLASHEx__IS__FLASH__Definitions.html',1,'FLASH Private macros to check input parameters'],['../group__I2C__IS__RTC__Definitions.html',1,'I2C Private macros to check input parameters'],['../group__PWR__IS__PWR__Definitions.html',1,'PWR Private macros to check input parameters'],['../group__PWREx__IS__PWR__Definitions.html',1,'PWREx Private macros to check input parameters'],['../group__RCCEx__IS__RCC__Definitions.html',1,'RCC Private macros to check input parameters'],['../group__RCC__IS__RCC__Definitions.html',1,'RCC Private macros to check input parameters']]],
  ['parent_9',['Parent',['../struct____DMA__HandleTypeDef.html#a56f57562f92b1924e2e7bfbd2d88e5c8',1,'__DMA_HandleTypeDef']]],
  ['pbuffptr_10',['pBuffPtr',['../structI2C__HandleTypeDef.html#ae5b117ad14c78eb266b018fb972e315e',1,'I2C_HandleTypeDef']]],
  ['pc_20readwrite_20protection_11',['FLASH Option Bytes PC ReadWrite Protection',['../group__FLASHEx__Option__Bytes__PC__ReadWrite__Protection.html',1,'']]],
  ['pccard_20aliased_20defines_20maintained_20for_20legacy_20purpose_12',['HAL PCCARD Aliased Defines maintained for legacy purpose',['../group__HAL__PCCARD__Aliased__Defines.html',1,'']]],
  ['pcsr_13',['PCSR',['../group__CMSIS__core__DebugFunctions.html#ga72e52fffe9ac6af0ee15877e2d5dac41',1,'DWT_Type']]],
  ['pendingcallback_14',['PendingCallback',['../structEXTI__HandleTypeDef.html#aa9c2acf8dd838968a5e7f5f0ceb8c92b',1,'EXTI_HandleTypeDef']]],
  ['pendsv_5fhandler_15',['pendsv_handler',['../CODE_2Core_2Inc_2stm32f4xx__it_8h.html#a6303e1f258cbdc1f970ce579cc015623',1,'PendSV_Handler(void):&#160;stm32f4xx_it.c'],['../CODE_2Core_2Src_2stm32f4xx__it_8c.html#a6303e1f258cbdc1f970ce579cc015623',1,'PendSV_Handler(void):&#160;stm32f4xx_it.c'],['../test__blank_2Core_2Inc_2stm32f4xx__it_8h.html#a6303e1f258cbdc1f970ce579cc015623',1,'PendSV_Handler(void):&#160;stm32f4xx_it.c'],['../test__blank_2Core_2Src_2stm32f4xx__it_8c.html#a6303e1f258cbdc1f970ce579cc015623',1,'PendSV_Handler(void):&#160;stm32f4xx_it.c']]],
  ['pendsv_5firqn_16',['pendsv_irqn',['../group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32f411xe.h'],['../group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'PendSV_IRQn:&#160;stm32f411xe.h']]],
  ['period_17',['Period',['../structTIM__Base__InitTypeDef.html#a49500eef6a2354eeee4adc005bf9cef6',1,'TIM_Base_InitTypeDef']]],
  ['periph_20clock_20selection_18',['RCC Periph Clock Selection',['../group__RCCEx__Periph__Clock__Selection.html',1,'']]],
  ['periph_5fbase_19',['periph_base',['../group__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32f411xe.h'],['../group__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'PERIPH_BASE:&#160;stm32f411xe.h']]],
  ['periph_5fbb_5fbase_20',['periph_bb_base',['../group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE:&#160;stm32f411xe.h'],['../group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'PERIPH_BB_BASE:&#160;stm32f411xe.h']]],
  ['periphburst_21',['PeriphBurst',['../structDMA__InitTypeDef.html#ae95b14383c9d0c86405939f4bfe2882d',1,'DMA_InitTypeDef']]],
  ['periphdataalignment_22',['PeriphDataAlignment',['../structDMA__InitTypeDef.html#aca5b89241171c093fd0fc6dacf72683c',1,'DMA_InitTypeDef']]],
  ['peripheral_20burst_23',['DMA Peripheral burst',['../group__DMA__Peripheral__burst.html',1,'']]],
  ['peripheral_20clock_20enable_20disable_24',['peripheral clock enable disable',['../group__RCC__AHB1__Clock__Enable__Disable.html',1,'AHB1 Peripheral Clock Enable Disable'],['../group__RCC__APB1__Clock__Enable__Disable.html',1,'APB1 Peripheral Clock Enable Disable'],['../group__RCC__APB2__Clock__Enable__Disable.html',1,'APB2 Peripheral Clock Enable Disable']]],
  ['peripheral_20clock_20enable_20disable_20status_25',['peripheral clock enable disable status',['../group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status.html',1,'AHB1 Peripheral Clock Enable Disable Status'],['../group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status.html',1,'APB1 Peripheral Clock Enable Disable Status'],['../group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status.html',1,'APB2 Peripheral Clock Enable Disable Status']]],
  ['peripheral_20control_20functions_26',['peripheral control functions',['../group__TIMEx__Exported__Functions__Group5.html',1,'Extended Peripheral Control functions'],['../group__PWR__Exported__Functions__Group2.html',1,'Peripheral Control functions'],['../group__TIM__Exported__Functions__Group8.html',1,'TIM Peripheral Control functions']]],
  ['peripheral_20data_20size_27',['DMA Peripheral data size',['../group__DMA__Peripheral__data__size.html',1,'']]],
  ['peripheral_20incremented_20mode_28',['DMA Peripheral incremented mode',['../group__DMA__Peripheral__incremented__mode.html',1,'']]],
  ['peripheral_20low_20power_20enable_20disable_29',['peripheral low power enable disable',['../group__RCC__AHB1__LowPower__Enable__Disable.html',1,'AHB1 Peripheral Low Power Enable Disable'],['../group__RCC__APB1__LowPower__Enable__Disable.html',1,'APB1 Peripheral Low Power Enable Disable'],['../group__RCC__APB2__LowPower__Enable__Disable.html',1,'APB2 Peripheral Low Power Enable Disable']]],
  ['peripheral_20state_20functions_30',['peripheral state functions',['../group__TIMEx__Exported__Functions__Group7.html',1,'Extended Peripheral State functions'],['../group__DMA__Exported__Functions__Group3.html',1,'Peripheral State functions'],['../group__TIM__Exported__Functions__Group10.html',1,'TIM Peripheral State functions']]],
  ['peripheral_20state_20mode_20and_20error_20functions_31',['Peripheral State, Mode and Error functions',['../group__I2C__Exported__Functions__Group3.html',1,'']]],
  ['peripheral_5fdeclaration_32',['Peripheral_declaration',['../group__Peripheral__declaration.html',1,'']]],
  ['peripheral_5finterrupt_5fnumber_5fdefinition_33',['Peripheral_interrupt_number_definition',['../group__Peripheral__interrupt__number__definition.html',1,'']]],
  ['peripheral_5fmemory_5fmap_34',['Peripheral_memory_map',['../group__Peripheral__memory__map.html',1,'']]],
  ['peripheral_5fregisters_5fbits_5fdefinition_35',['Peripheral_Registers_Bits_Definition',['../group__Peripheral__Registers__Bits__Definition.html',1,'']]],
  ['peripheral_5fregisters_5fstructures_36',['Peripheral_registers_structures',['../group__Peripheral__registers__structures.html',1,'']]],
  ['periphinc_37',['PeriphInc',['../structDMA__InitTypeDef.html#a4925ca3ceb52340daddc92817dc304d9',1,'DMA_InitTypeDef']]],
  ['pfcr_38',['PFCR',['../group__CMSIS__core__DebugFunctions.html#ga173e03baeebcf7476f3f11b19fc6744a',1,'MemSysCtl_Type']]],
  ['pfr_39',['PFR',['../group__CMSIS__core__DebugFunctions.html#ga1ecf64bb2faf3ee512e4b40a290e4d71',1,'SCB_Type']]],
  ['phases_40',['ADC Delay Between 2 Sampling Phases',['../group__ADC__delay__between__2__sampling__phases.html',1,'']]],
  ['photoresistortask_41',['PhotoresistorTask',['../structPhotoresistorTask.html',1,'']]],
  ['pid0_42',['PID0',['../group__CMSIS__core__DebugFunctions.html#ga6e3343cc3c4a8a5a6f14937882e9202a',1,'ITM_Type']]],
  ['pid1_43',['PID1',['../group__CMSIS__core__DebugFunctions.html#gafa06959344f4991b00e6c545dd2fa30b',1,'ITM_Type']]],
  ['pid2_44',['PID2',['../group__CMSIS__core__DebugFunctions.html#ga63db39f871596d28e69c283288ea2eba',1,'ITM_Type']]],
  ['pid3_45',['PID3',['../group__CMSIS__core__DebugFunctions.html#gac2d006eed52ba550a309e5f61ed9c401',1,'ITM_Type']]],
  ['pid4_46',['PID4',['../group__CMSIS__core__DebugFunctions.html#ga4c002e97cda2375d7421ad6415b6a02f',1,'ITM_Type']]],
  ['pid5_47',['PID5',['../group__CMSIS__core__DebugFunctions.html#gac085b26f43fefeef9a4cf5c2af5e4a38',1,'ITM_Type']]],
  ['pid6_48',['PID6',['../group__CMSIS__core__DebugFunctions.html#ga83ac5d00dee24cc7f805b5c147625593',1,'ITM_Type']]],
  ['pid7_49',['PID7',['../group__CMSIS__core__DebugFunctions.html#gaf8aa73aeaf37bdf7dfd9f6c437ff2d2f',1,'ITM_Type']]],
  ['pin_50',['Pin',['../structGPIO__InitTypeDef.html#a871d0ab74071724e96b7cc9ae2a7532b',1,'GPIO_InitTypeDef']]],
  ['pins_51',['PWR WakeUp Pins',['../group__PWR__WakeUp__Pins.html',1,'']]],
  ['pins_20define_52',['GPIO pins define',['../group__GPIO__pins__define.html',1,'']]],
  ['pll_53',['PLL',['../structRCC__OscInitTypeDef.html#a7ec4025786fa81e2a4bfc42832c0eddf',1,'RCC_OscInitTypeDef']]],
  ['pll_20clock_20source_54',['PLL Clock Source',['../group__RCC__PLL__Clock__Source.html',1,'']]],
  ['pll_20config_55',['PLL Config',['../group__RCC__PLL__Config.html',1,'']]],
  ['pll_20configuration_56',['PLL Configuration',['../group__RCC__PLL__Configuration.html',1,'']]],
  ['pllcfgr_57',['PLLCFGR',['../structRCC__TypeDef.html#ae6ff257862eba6b4b367feea786bf1fd',1,'RCC_TypeDef']]],
  ['plli2scfgr_58',['PLLI2SCFGR',['../structRCC__TypeDef.html#a2d08d5f995ed77228eb56741184a1bb6',1,'RCC_TypeDef']]],
  ['plli2sp_20clock_20divider_59',['RCC PLLI2SP Clock Divider',['../group__RCCEx__PLLI2SP__Clock__Divider.html',1,'']]],
  ['pllm_60',['pllm',['../structLL__UTILS__PLLInitTypeDef.html#adb1ffaed93a1680042e24b5442b90af4',1,'LL_UTILS_PLLInitTypeDef::PLLM'],['../structRCC__PLLInitTypeDef.html#adb1ffaed93a1680042e24b5442b90af4',1,'RCC_PLLInitTypeDef::PLLM']]],
  ['plln_61',['plln',['../structLL__UTILS__PLLInitTypeDef.html#a2e8a73f7961f8d6570193c68daba88a6',1,'LL_UTILS_PLLInitTypeDef::PLLN'],['../structRCC__PLLInitTypeDef.html#a2e8a73f7961f8d6570193c68daba88a6',1,'RCC_PLLInitTypeDef::PLLN']]],
  ['pllp_62',['pllp',['../structLL__UTILS__PLLInitTypeDef.html#ae2047a6040de6fcd43e0033a7b09a226',1,'LL_UTILS_PLLInitTypeDef::PLLP'],['../structRCC__PLLInitTypeDef.html#ae2047a6040de6fcd43e0033a7b09a226',1,'RCC_PLLInitTypeDef::PLLP']]],
  ['pllp_20clock_20divider_63',['PLLP Clock Divider',['../group__RCC__PLLP__Clock__Divider.html',1,'']]],
  ['pllq_64',['PLLQ',['../structRCC__PLLInitTypeDef.html#a4f9e0db99adb7afb9d2a87a2b4f433ab',1,'RCC_PLLInitTypeDef']]],
  ['pllsai_20divr_65',['RCC PLLSAI DIVR',['../group__RCCEx__PLLSAI__DIVR.html',1,'']]],
  ['pllsaip_20clock_20divider_66',['RCC PLLSAIP Clock Divider',['../group__RCCEx__PLLSAIP__Clock__Divider.html',1,'']]],
  ['pllsource_67',['PLLSource',['../structRCC__PLLInitTypeDef.html#a418ecda4a355c6a161e4893a7bc1897f',1,'RCC_PLLInitTypeDef']]],
  ['pllstate_68',['PLLState',['../structRCC__PLLInitTypeDef.html#ab3bb33f461bb409576e1c899c962e0b0',1,'RCC_PLLInitTypeDef']]],
  ['pmc_69',['PMC',['../structSYSCFG__TypeDef.html#a2130abf1fefb63ce4c4b138fd8c9822a',1,'SYSCFG_TypeDef']]],
  ['point_20unit_20fpu_70',['Floating Point Unit (FPU)',['../group__CMSIS__FPU.html',1,'']]],
  ['polarity_71',['polarity',['../group__TIM__Break__Polarity.html',1,'TIM Break Input Polarity'],['../group__TIM__ClearInput__Polarity.html',1,'TIM Clear Input Polarity'],['../group__TIM__Clock__Polarity.html',1,'TIM Clock Polarity'],['../group__TIM__Output__Compare__N__Polarity.html',1,'TIM Complementary Output Compare Polarity'],['../group__TIM__Encoder__Input__Polarity.html',1,'TIM Encoder Input Polarity'],['../group__TIM__ETR__Polarity.html',1,'TIM ETR Polarity'],['../group__TIM__Input__Capture__Polarity.html',1,'TIM Input Capture Polarity'],['../group__TIM__Input__Channel__Polarity.html',1,'TIM Input Channel polarity'],['../group__TIM__Output__Compare__Polarity.html',1,'TIM Output Compare Polarity'],['../group__TIM__Trigger__Polarity.html',1,'TIM Trigger Polarity']]],
  ['port_72',['port',['../group__CMSIS__core__DebugFunctions.html#ga0b5b7fee1fcc4f5c2016f5255fdff033',1,'ITM_Type::PORT'],['../group__CMSIS__core__DebugFunctions.html#gada1ed6c779e2966a4d46cece8c776e87',1,'ITM_Type::PORT'],['../group__CMSIS__core__DebugFunctions.html#ga65bbac5a4e28d30be1edd08cfdef0d83',1,'ITM_Type::PORT'],['../group__CMSIS__core__DebugFunctions.html#gae0c2c135f451500de88970fca4c9b59f',1,'ITM_Type::PORT'],['../group__CMSIS__core__DebugFunctions.html#ga513d837c1d78c847e747152b90b8b764',1,'ITM_Type::PORT'],['../group__CMSIS__core__DebugFunctions.html#ga0d2ed21a69c9fc21b901ef4d543f1540',1,'ITM_Type::PORT'],['../group__CMSIS__core__DebugFunctions.html#gaeaf265275388ee2befdc2f3ecf34b7cf',1,'ITM_Type::PORT'],['../group__CMSIS__core__DebugFunctions.html#ga9b3864b05f1af420950d0c8a6d982a0c',1,'ITM_Type::PORT'],['../group__CMSIS__core__DebugFunctions.html#ga5832361c0681ff4f940ecdc3989fb730',1,'ITM_Type::PORT'],['../group__CMSIS__core__DebugFunctions.html#ga45fa41a7f4aad9cfd3b77ce3252ee920',1,'ITM_Type::PORT'],['../group__CMSIS__core__DebugFunctions.html#gad9635335b2fecf5fe20e3be61f018ad0',1,'ITM_Type::PORT'],['../group__CMSIS__core__DebugFunctions.html#gad24a37fc450db234a5dbeb89e9fe587d',1,'ITM_Type::PORT'],['../group__CMSIS__core__DebugFunctions.html#ga2c8ccac3b2591ae052abc7ae234b3068',1,'ITM_Type::PORT'],['../group__CMSIS__core__DebugFunctions.html#ga780e28323d5be1bea0ae730875b868f2',1,'ITM_Type::PORT'],['../group__CMSIS__core__DebugFunctions.html#gacc982a0d2c40d30fc8da1090225b2be8',1,'ITM_Type::PORT'],['../group__CMSIS__core__DebugFunctions.html#gada9c86a81526c1605f1e2fbfff9de671',1,'ITM_Type::PORT'],['../group__CMSIS__core__DebugFunctions.html#gac15abccce5331a89a1dd52e1c7458084',1,'ITM_Type::PORT'],['../group__CMSIS__core__DebugFunctions.html#ga94b4986a36ef1a21a7ae7be8bc46e04a',1,'ITM_Type::PORT'],['../group__CMSIS__core__DebugFunctions.html#ga0c37089bfb34c34543d29b98455c2b35',1,'ITM_Type::PORT'],['../group__CMSIS__core__DebugFunctions.html#ga77ccdbfee9303158623184ee2455c9ca',1,'ITM_Type::PORT'],['../group__CMSIS__core__DebugFunctions.html#gad68d44bd19c550e4c86f3acca3657041',1,'ITM_Type::PORT'],['../group__CMSIS__core__DebugFunctions.html#ga1f5da59fa27aae410806b7dbe9e499c6',1,'ITM_Type::PORT']]],
  ['port_20index_73',['GPIO Get Port Index',['../group__GPIOEx__Get__Port__Index.html',1,'']]],
  ['port_20interface_20tpi_74',['Trace Port Interface (TPI)',['../group__CMSIS__TPI.html',1,'']]],
  ['power_75',['POWER',['../structSDIO__TypeDef.html#a65bff76f3af24c37708a1006d54720c7',1,'SDIO_TypeDef']]],
  ['power_20enable_20disable_76',['power enable disable',['../group__RCC__AHB1__LowPower__Enable__Disable.html',1,'AHB1 Peripheral Low Power Enable Disable'],['../group__RCC__APB1__LowPower__Enable__Disable.html',1,'APB1 Peripheral Low Power Enable Disable'],['../group__RCC__APB2__LowPower__Enable__Disable.html',1,'APB2 Peripheral Low Power Enable Disable']]],
  ['power_20mode_77',['LOW POWER MODE',['../group__CORTEX__LL__EF__LOW__POWER__MODE.html',1,'']]],
  ['power_20mode_20control_20registers_78',['Power Mode Control Registers',['../group__PwrModCtl__Type.html',1,'']]],
  ['ppp_20aliased_20defines_20maintained_20for_20legacy_20purpose_79',['HAL PPP Aliased Defines maintained for legacy purpose',['../group__HAL__PPP__Aliased__Defines.html',1,'']]],
  ['ppp_20aliased_20functions_20maintained_20for_20legacy_20purpose_80',['HAL PPP Aliased Functions maintained for legacy purpose',['../group__HAL__PPP__Aliased__Functions.html',1,'']]],
  ['ppp_20aliased_20macros_20maintained_20for_20legacy_20purpose_81',['HAL PPP Aliased Macros maintained for legacy purpose',['../group__HAL__PPP__Aliased__Macros.html',1,'']]],
  ['pr_82',['pr',['../structEXTI__TypeDef.html#af8d25514079514d38c104402f46470af',1,'EXTI_TypeDef::PR'],['../structIWDG__TypeDef.html#af8d25514079514d38c104402f46470af',1,'IWDG_TypeDef::PR']]],
  ['prccfginf_83',['prccfginf',['../group__CMSIS__SCB.html#ga16eddad39fe4038df233f134fad4103e',1,'PRCCFGINF:&#160;core_cm55.h'],['../group__CMSIS__SCB.html#ga16eddad39fe4038df233f134fad4103e',1,'PRCCFGINF:&#160;core_cm85.h'],['../group__CMSIS__SCB.html#ga16eddad39fe4038df233f134fad4103e',1,'PRCCFGINF:&#160;core_cm55.h'],['../group__CMSIS__SCB.html#ga16eddad39fe4038df233f134fad4103e',1,'PRCCFGINF:&#160;core_cm85.h']]],
  ['prccfginf_5fbase_84',['prccfginf_base',['../group__CMSIS__SCB.html#ga3a76fe8ec2ce6cad19127f0408cbb620',1,'PRCCFGINF_BASE:&#160;core_cm55.h'],['../group__CMSIS__SCB.html#ga3a76fe8ec2ce6cad19127f0408cbb620',1,'PRCCFGINF_BASE:&#160;core_cm85.h'],['../group__CMSIS__SCB.html#ga3a76fe8ec2ce6cad19127f0408cbb620',1,'PRCCFGINF_BASE:&#160;core_cm55.h'],['../group__CMSIS__SCB.html#ga3a76fe8ec2ce6cad19127f0408cbb620',1,'PRCCFGINF_BASE:&#160;core_cm85.h']]],
  ['prccfginf_5ftype_85',['PrcCfgInf_Type',['../structPrcCfgInf__Type.html',1,'']]],
  ['preemption_20priority_20group_86',['CORTEX Preemption Priority Group',['../group__CORTEX__Preemption__Priority__Group.html',1,'']]],
  ['preload_87',['TIM Auto-Reload Preload',['../group__TIM__AutoReloadPreload.html',1,'']]],
  ['premise_88',['Game Premise',['../index.html#gameplay_sec',1,'']]],
  ['prer_89',['PRER',['../structRTC__TypeDef.html#ac9b4c6c5b29f3461ce3f875eea69f35b',1,'RTC_TypeDef']]],
  ['prescaler_90',['prescaler',['../group__ADC__ClockPrescaler.html',1,'ADC Clock Prescaler'],['../group__RCC__MCOx__Clock__Prescaler.html',1,'MCOx Clock Prescaler'],['../structTIM__Base__InitTypeDef.html#affb82025da5b8d4a06e61f1690460f4d',1,'TIM_Base_InitTypeDef::Prescaler'],['../group__TIM__ClearInput__Prescaler.html',1,'TIM Clear Input Prescaler'],['../group__TIM__Clock__Prescaler.html',1,'TIM Clock Prescaler'],['../group__TIM__ETR__Prescaler.html',1,'TIM ETR Prescaler'],['../group__TIM__Input__Capture__Prescaler.html',1,'TIM Input Capture Prescaler'],['../group__TIM__Trigger__Prescaler.html',1,'TIM Trigger Prescaler']]],
  ['previousstate_91',['PreviousState',['../structI2C__HandleTypeDef.html#aa74abfd1a56073ae8c2c826db1be0628',1,'I2C_HandleTypeDef']]],
  ['priority_92',['Priority',['../structDMA__InitTypeDef.html#a72acf77c0b19359eb70764505ae4bd70',1,'DMA_InitTypeDef']]],
  ['priority_20group_93',['CORTEX Preemption Priority Group',['../group__CORTEX__Preemption__Priority__Group.html',1,'']]],
  ['priority_20level_94',['DMA Priority level',['../group__DMA__Priority__level.html',1,'']]],
  ['private_20constants_95',['private constants',['../group__ADC__Private__Constants.html',1,'ADC Private Constants'],['../group__ADCEx__Private__Constants.html',1,'ADC Private Constants'],['../group__DMA__Private__Constants.html',1,'DMA Private Constants'],['../group__EXTI__Private__Constants.html',1,'EXTI Private Constants'],['../group__FLASH__Private__Constants.html',1,'FLASH Private Constants'],['../group__FLASHEx__Private__Constants.html',1,'FLASH Private Constants'],['../group__GPIO__Private__Constants.html',1,'GPIO Private Constants'],['../group__GPIOEx__Private__Constants.html',1,'GPIO Private Constants'],['../group__HAL__Private__Constants.html',1,'HAL Private Constants'],['../group__I2C__Private__Constants.html',1,'I2C Private Constants'],['../group__PWR__Private__Constants.html',1,'PWR Private Constants'],['../group__PWREx__Private__Constants.html',1,'PWREx Private Constants'],['../group__RCC__Private__Constants.html',1,'RCC Private Constants'],['../group__RCCEx__Private__Constants.html',1,'RCCEx Private Constants'],['../group__TIM__Private__Constants.html',1,'TIM Private Constants'],['../group__UTILS__LL__Private__Constants.html',1,'UTILS Private Constants']]],
  ['private_20functions_96',['private functions',['../group__ADCEx__Private__Functions.html',1,'ADC Private Functions'],['../group__ADC__Private__Functions.html',1,'ADC Private Functions'],['../group__DMA__Private__Functions.html',1,'DMA Private Functions'],['../group__DMAEx__Private__Functions.html',1,'DMAEx Private Functions'],['../group__FLASH__Private__Functions.html',1,'FLASH Private Functions'],['../group__FLASHEx__Private__Functions.html',1,'FLASH Private Functions'],['../group__GPIOEx__Private__Functions.html',1,'GPIO Private Functions'],['../group__GPIO__Private__Functions.html',1,'GPIO Private Functions'],['../group__I2C__Private__Functions.html',1,'I2C Private Functions'],['../group__TIMEx__Private__Functions.html',1,'TIM Extended Private Functions'],['../group__TIM__Private__Functions.html',1,'TIM Private Functions']]],
  ['private_20macros_97',['private macros',['../group__ADC__Private__Macros.html',1,'ADC Private Macros'],['../group__ADCEx__Private__Macros.html',1,'ADC Private Macros'],['../group__CORTEX__Private__Macros.html',1,'CORTEX Private Macros'],['../group__DMA__Private__Macros.html',1,'DMA Private Macros'],['../group__EXTI__Private__Macros.html',1,'EXTI Private Macros'],['../group__FLASHEx__Private__Macros.html',1,'FLASH Private Macros'],['../group__FLASH__Private__Macros.html',1,'FLASH Private Macros'],['../group__GPIO__Private__Macros.html',1,'GPIO Private Macros'],['../group__GPIOEx__Private__Macros.html',1,'GPIO Private Macros'],['../group__HAL__Private__Macros.html',1,'HAL Private Macros'],['../group__I2C__Private__Macros.html',1,'I2C Private Macros'],['../group__PWR__Private__Macros.html',1,'PWR Private Macros'],['../group__PWREx__Private__Macros.html',1,'PWREx Private Macros'],['../group__RCC__Private__Macros.html',1,'RCC Private Macros'],['../group__RCCEx__Private__Macros.html',1,'RCCEx Private Macros'],['../group__TIMEx__Private__Macros.html',1,'TIM Extended Private Macros'],['../group__TIM__Private__Macros.html',1,'TIM Private Macros'],['../group__UTILS__LL__Private__Macros.html',1,'UTILS Private Macros']]],
  ['private_20macros_20to_20check_20input_20parameters_98',['private macros to check input parameters',['../group__FLASHEx__IS__FLASH__Definitions.html',1,'FLASH Private macros to check input parameters'],['../group__FLASH__IS__FLASH__Definitions.html',1,'FLASH Private macros to check input parameters'],['../group__I2C__IS__RTC__Definitions.html',1,'I2C Private macros to check input parameters'],['../group__PWR__IS__PWR__Definitions.html',1,'PWR Private macros to check input parameters'],['../group__PWREx__IS__PWR__Definitions.html',1,'PWREx Private macros to check input parameters'],['../group__RCCEx__IS__RCC__Definitions.html',1,'RCC Private macros to check input parameters'],['../group__RCC__IS__RCC__Definitions.html',1,'RCC Private macros to check input parameters']]],
  ['private_20variables_99',['private variables',['../group__FLASH__Private__Variables.html',1,'FLASH Private Variables'],['../group__HAL__Private__Variables.html',1,'HAL Private Variables']]],
  ['processor_20configuration_20information_20registers_20implementation_20defined_100',['Processor Configuration Information Registers (IMPLEMENTATION DEFINED)',['../group__PrcCfgInf__Type.html',1,'']]],
  ['program_101',['FLASH Type Program',['../group__FLASH__Type__Program.html',1,'']]],
  ['program_20parallelism_102',['FLASH Program Parallelism',['../group__FLASH__Program__Parallelism.html',1,'']]],
  ['protection_103',['protection',['../group__FLASHEx__Option__Bytes__PC__ReadWrite__Protection.html',1,'FLASH Option Bytes PC ReadWrite Protection'],['../group__FLASHEx__Option__Bytes__Read__Protection.html',1,'FLASH Option Bytes Read Protection'],['../group__FLASHEx__Option__Bytes__Write__Protection.html',1,'FLASH Option Bytes Write Protection']]],
  ['protection_20mode_104',['FLASH Selection Protection Mode',['../group__FLASHEx__Selection__Protection__Mode.html',1,'']]],
  ['psc_105',['PSC',['../structTIM__TypeDef.html#a9d4c753f09cbffdbe5c55008f0e8b180',1,'TIM_TypeDef']]],
  ['pscr_106',['PSCR',['../group__CMSIS__core__DebugFunctions.html#ga3fbc5c84a2a24bd6195e970ff8898024',1,'TPI_Type']]],
  ['pull_107',['Pull',['../structGPIO__InitTypeDef.html#a6cdde08eb507b710f8179a4326548e26',1,'GPIO_InitTypeDef']]],
  ['pull_20define_108',['GPIO pull define',['../group__GPIO__pull__define.html',1,'']]],
  ['pulse_109',['pulse',['../structTIM__OC__InitTypeDef.html#a5251c3bce4ca5baf013bc0ace0865a4c',1,'TIM_OC_InitTypeDef::Pulse'],['../structTIM__OnePulse__InitTypeDef.html#a5251c3bce4ca5baf013bc0ace0865a4c',1,'TIM_OnePulse_InitTypeDef::Pulse']]],
  ['pulse_20functions_110',['pulse functions',['../group__TIMEx__Exported__Functions__Group4.html',1,'Extended Timer Complementary One Pulse functions'],['../group__TIM__Exported__Functions__Group5.html',1,'TIM One Pulse functions']]],
  ['pulse_20mode_111',['TIM One Pulse Mode',['../group__TIM__One__Pulse__Mode.html',1,'']]],
  ['pupdr_112',['PUPDR',['../structGPIO__TypeDef.html#abeed38529bd7b8de082e490e5d4f1727',1,'GPIO_TypeDef']]],
  ['purpose_113',['purpose',['../group__HAL__ADC__Aliased__Defines.html',1,'HAL ADC Aliased Defines maintained for legacy purpose'],['../group__HAL__ADC__Aliased__Macros.html',1,'HAL ADC Aliased Macros maintained for legacy purpose'],['../group__HAL__CAN__Aliased__Defines.html',1,'HAL CAN Aliased Defines maintained for legacy purpose'],['../group__HAL__CEC__Aliased__Defines.html',1,'HAL CEC Aliased Defines maintained for legacy purpose'],['../group__HAL__COMP__Aliased__Defines.html',1,'HAL COMP Aliased Defines maintained for legacy purpose'],['../group__HAL__COMP__Aliased__Macros.html',1,'HAL COMP Aliased Macros maintained for legacy purpose'],['../group__HAL__CORTEX__Aliased__Defines.html',1,'HAL CORTEX Aliased Defines maintained for legacy purpose'],['../group__HAL__CRC__Aliased__Defines.html',1,'HAL CRC Aliased Defines maintained for legacy purpose'],['../group__HAL__AES__Aliased__Defines.html',1,'HAL CRYP Aliased Defines maintained for legacy purpose'],['../group__HAL__CRYP__Aliased__Functions.html',1,'HAL CRYP Aliased Functions maintained for legacy purpose'],['../group__HAL__AES__Aliased__Macros.html',1,'HAL CRYP Aliased Macros maintained for legacy purpose'],['../group__HAL__DAC__Aliased__Defines.html',1,'HAL DAC Aliased Defines maintained for legacy purpose'],['../group__HAL__DAC__Aliased__Macros.html',1,'HAL DAC Aliased Macros maintained for legacy purpose'],['../group__HAL__DBGMCU__Aliased__Macros.html',1,'HAL DBGMCU Aliased Macros maintained for legacy purpose'],['../group__HAL__DCACHE__Aliased__Functions.html',1,'HAL DCACHE Aliased Functions maintained for legacy purpose'],['../group__HAL__DCMI__Aliased__Defines.html',1,'HAL DCMI Aliased Defines maintained for legacy purpose'],['../group__HAL__DMA__Aliased__Defines.html',1,'HAL DMA Aliased Defines maintained for legacy purpose'],['../group__HAL__ETH__Aliased__Defines.html',1,'HAL ETH Aliased Defines maintained for legacy purpose'],['../group__HAL__ETH__Aliased__Macros.html',1,'HAL ETH Aliased Macros maintained for legacy purpose'],['../group__HAL__FLASH__Aliased__Defines.html',1,'HAL FLASH Aliased Defines maintained for legacy purpose'],['../group__HAL__FLASH__Aliased__Functions.html',1,'HAL FLASH Aliased Functions maintained for legacy purpose'],['../group__HAL__FLASH__Aliased__Macros.html',1,'HAL FLASH Aliased Macros maintained for legacy purpose'],['../group__HAL__Aliased__Functions.html',1,'HAL Generic Aliased Functions maintained for legacy purpose'],['../group__HAL__Aliased__Macros.html',1,'HAL Generic Aliased Macros maintained for legacy purpose'],['../group__HAL__Generic__Aliased__Macros.html',1,'HAL Generic Aliased Macros maintained for legacy purpose'],['../group__HAL__GPIO__Aliased__Macros.html',1,'HAL GPIO Aliased Macros maintained for legacy purpose'],['../group__HAL__GTZC__Aliased__Defines.html',1,'HAL GTZC Aliased Defines maintained for legacy purpose'],['../group__HAL__HASH__Aliased__Functions.html',1,'HAL HASH Aliased Functions maintained for legacy purpose'],['../group__HAL__HRTIM__Aliased__Functions.html',1,'HAL HRTIM Aliased Functions maintained for legacy purpose'],['../group__HAL__HRTIM__Aliased__Macros.html',1,'HAL HRTIM Aliased Macros maintained for legacy purpose'],['../group__HAL__I2C__Aliased__Defines.html',1,'HAL I2C Aliased Defines maintained for legacy purpose'],['../group__HAL__I2C__Aliased__Functions.html',1,'HAL I2C Aliased Functions maintained for legacy purpose'],['../group__HAL__I2C__Aliased__Macros.html',1,'HAL I2C Aliased Macros maintained for legacy purpose'],['../group__HAL__I2S__Aliased__Defines.html',1,'HAL I2S Aliased Defines maintained for legacy purpose'],['../group__HAL__I2S__Aliased__Macros.html',1,'HAL I2S Aliased Macros maintained for legacy purpose'],['../group__HAL__IRDA__Aliased__Defines.html',1,'HAL IRDA Aliased Defines maintained for legacy purpose'],['../group__HAL__IRDA__Aliased__Macros.html',1,'HAL IRDA Aliased Macros maintained for legacy purpose'],['../group__HAL__IWDG__Aliased__Defines.html',1,'HAL IWDG Aliased Defines maintained for legacy purpose'],['../group__HAL__IWDG__Aliased__Macros.html',1,'HAL IWDG Aliased Macros maintained for legacy purpose'],['../group__HAL__JPEG__Aliased__Macros.html',1,'HAL JPEG Aliased Macros maintained for legacy purpose'],['../group__HAL__LPTIM__Aliased__Defines.html',1,'HAL LPTIM Aliased Defines maintained for legacy purpose'],['../group__HAL__LPTIM__Aliased__Macros.html',1,'HAL LPTIM Aliased Macros maintained for legacy purpose'],['../group__HAL__LTDC__Aliased__Functions.html',1,'HAL LTDC Aliased Functions maintained for legacy purpose'],['../group__HAL__LTDC__Aliased__Macros.html',1,'HAL LTDC Aliased Macros maintained for legacy purpose'],['../group__HAL__NAND__Aliased__Defines.html',1,'HAL NAND Aliased Defines maintained for legacy purpose'],['../group__HAL__NOR__Aliased__Defines.html',1,'HAL NOR Aliased Defines maintained for legacy purpose'],['../group__HAL__OPAMP__Aliased__Defines.html',1,'HAL OPAMP Aliased Defines maintained for legacy purpose'],['../group__HAL__OPAMP__Aliased__Macros.html',1,'HAL OPAMP Aliased Macros maintained for legacy purpose'],['../group__HAL__PCCARD__Aliased__Defines.html',1,'HAL PCCARD Aliased Defines maintained for legacy purpose'],['../group__HAL__PPP__Aliased__Defines.html',1,'HAL PPP Aliased Defines maintained for legacy purpose'],['../group__HAL__PPP__Aliased__Functions.html',1,'HAL PPP Aliased Functions maintained for legacy purpose'],['../group__HAL__PPP__Aliased__Macros.html',1,'HAL PPP Aliased Macros maintained for legacy purpose'],['../group__HAL__PWR__Aliased__Macros.html',1,'HAL PWR Aliased Macros maintained for legacy purpose'],['../group__HAL__PWR__Aliased.html',1,'HAL PWR Aliased maintained for legacy purpose'],['../group__HAL__QSPI__Aliased__Macros.html',1,'HAL QSPI Aliased Macros maintained for legacy purpose'],['../group__HAL__RCC__Aliased.html',1,'HAL RCC Aliased maintained for legacy purpose'],['../group__HAL__RNG__Aliased__Macros.html',1,'HAL RNG Aliased Macros maintained for legacy purpose'],['../group__HAL__RTC__Aliased__Defines.html',1,'HAL RTC Aliased Defines maintained for legacy purpose'],['../group__HAL__RTC__Aliased__Functions.html',1,'HAL RTC Aliased Functions maintained for legacy purpose'],['../group__HAL__RTC__Aliased__Macros.html',1,'HAL RTC Aliased Macros maintained for legacy purpose'],['../group__HAL__SAI__Aliased__Macros.html',1,'HAL SAI Aliased Macros maintained for legacy purpose'],['../group__HAL__SD__Aliased__Macros.html',1,'HAL SD/MMC Aliased Macros maintained for legacy purpose'],['../group__HAL__SMARTCARD__Aliased__Defines.html',1,'HAL SMARTCARD Aliased Defines maintained for legacy purpose'],['../group__HAL__SMARTCARD__Aliased__Macros.html',1,'HAL SMARTCARD Aliased Macros maintained for legacy purpose'],['../group__HAL__SMBUS__Aliased__Defines.html',1,'HAL SMBUS Aliased Defines maintained for legacy purpose'],['../group__HAL__SMBUS__Aliased__Functions.html',1,'HAL SMBUS Aliased Functions maintained for legacy purpose'],['../group__HAL__SMBUS__Aliased__Macros.html',1,'HAL SMBUS Aliased Macros maintained for legacy purpose'],['../group__HAL__SPDIFRX__Aliased__Macros.html',1,'HAL SPDIFRX Aliased Macros maintained for legacy purpose'],['../group__HAL__SPI__Aliased__Defines.html',1,'HAL SPI Aliased Defines maintained for legacy purpose'],['../group__HAL__SPI__Aliased__Functions.html',1,'HAL SPI Aliased Functions maintained for legacy purpose'],['../group__HAL__SPI__Aliased__Macros.html',1,'HAL SPI Aliased Macros maintained for legacy purpose'],['../group__HAL__SYSCFG__Aliased__Defines.html',1,'HAL SYSCFG Aliased Defines maintained for legacy purpose'],['../group__HAL__TIM__Aliased__Defines.html',1,'HAL TIM Aliased Defines maintained for legacy purpose'],['../group__HAL__TIM__Aliased__Functions.html',1,'HAL TIM Aliased Functions maintained for legacy purpose'],['../group__HAL__TIM__Aliased__Macros.html',1,'HAL TIM Aliased Macros maintained for legacy purpose'],['../group__HAL__TSC__Aliased__Defines.html',1,'HAL TSC Aliased Defines maintained for legacy purpose'],['../group__HAL__UART__Aliased__Defines.html',1,'HAL UART Aliased Defines maintained for legacy purpose'],['../group__HAL__UART__Aliased__Functions.html',1,'HAL UART Aliased Functions maintained for legacy purpose'],['../group__HAL__UART__Aliased__Macros.html',1,'HAL UART Aliased Macros maintained for legacy purpose'],['../group__HAL__USART__Aliased__Defines.html',1,'HAL USART Aliased Defines maintained for legacy purpose'],['../group__HAL__USART__Aliased__Macros.html',1,'HAL USART Aliased Macros maintained for legacy purpose'],['../group__HAL__USB__Aliased__Macros.html',1,'HAL USB Aliased Macros maintained for legacy purpose'],['../group__HAL__WWDG__Aliased__Defines.html',1,'HAL WWDG Aliased Defines maintained for legacy purpose'],['../group__LL__FMC__Aliased__Defines.html',1,'LL FMC Aliased Defines maintained for compatibility purpose'],['../group__LL__FSMC__Aliased__Defines.html',1,'LL FSMC Aliased Defines maintained for legacy purpose']]],
  ['pvd_20detection_20level_114',['PWR PVD detection level',['../group__PWR__PVD__detection__level.html',1,'']]],
  ['pvd_20exti_20line_115',['PWR PVD EXTI Line',['../group__PWR__PVD__EXTI__Line.html',1,'']]],
  ['pvd_20mode_116',['PWR PVD Mode',['../group__PWR__PVD__Mode.html',1,'']]],
  ['pvd_5firqn_117',['pvd_irqn',['../group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32f411xe.h'],['../group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924',1,'PVD_IRQn:&#160;stm32f411xe.h']]],
  ['pvdlevel_118',['PVDLevel',['../structPWR__PVDTypeDef.html#abf0db5c2b84ba24ffeedab5cf06bad31',1,'PWR_PVDTypeDef']]],
  ['pwm_20functions_119',['pwm functions',['../group__TIMEx__Exported__Functions__Group3.html',1,'Extended Timer Complementary PWM functions'],['../group__TIM__Exported__Functions__Group3.html',1,'TIM PWM functions']]],
  ['pwm_20modes_120',['TIM Output Compare and PWM Modes',['../group__TIM__Output__Compare__and__PWM__modes.html',1,'']]],
  ['pwr_121',['PWR',['../group__PWR.html',1,'']]],
  ['pwr_20aliased_20macros_20maintained_20for_20legacy_20purpose_122',['HAL PWR Aliased Macros maintained for legacy purpose',['../group__HAL__PWR__Aliased__Macros.html',1,'']]],
  ['pwr_20aliased_20maintained_20for_20legacy_20purpose_123',['HAL PWR Aliased maintained for legacy purpose',['../group__HAL__PWR__Aliased.html',1,'']]],
  ['pwr_20cr_20register_20alias_20address_124',['PWR CR Register alias address',['../group__PWR__CR__register__alias.html',1,'']]],
  ['pwr_20csr_20register_20alias_20address_125',['PWR CSR Register alias address',['../group__PWR__CSR__register__alias.html',1,'']]],
  ['pwr_20exported_20constants_126',['PWR Exported Constants',['../group__PWR__Exported__Constants.html',1,'']]],
  ['pwr_20exported_20functions_127',['PWR Exported Functions',['../group__PWR__Exported__Functions.html',1,'']]],
  ['pwr_20exported_20macro_128',['PWR Exported Macro',['../group__PWR__Exported__Macro.html',1,'']]],
  ['pwr_20exported_20types_129',['PWR Exported Types',['../group__PWR__Exported__Types.html',1,'']]],
  ['pwr_20flag_130',['PWR Flag',['../group__PWR__Flag.html',1,'']]],
  ['pwr_20private_20constants_131',['PWR Private Constants',['../group__PWR__Private__Constants.html',1,'']]],
  ['pwr_20private_20macros_132',['PWR Private Macros',['../group__PWR__Private__Macros.html',1,'']]],
  ['pwr_20private_20macros_20to_20check_20input_20parameters_133',['PWR Private macros to check input parameters',['../group__PWR__IS__PWR__Definitions.html',1,'']]],
  ['pwr_20pvd_20detection_20level_134',['PWR PVD detection level',['../group__PWR__PVD__detection__level.html',1,'']]],
  ['pwr_20pvd_20exti_20line_135',['PWR PVD EXTI Line',['../group__PWR__PVD__EXTI__Line.html',1,'']]],
  ['pwr_20pvd_20mode_136',['PWR PVD Mode',['../group__PWR__PVD__Mode.html',1,'']]],
  ['pwr_20register_20alias_20address_137',['PWR Register alias address',['../group__PWR__register__alias__address.html',1,'']]],
  ['pwr_20regulator_20state_20in_20sleep_20stop_20mode_138',['PWR Regulator state in SLEEP/STOP mode',['../group__PWR__Regulator__state__in__STOP__mode.html',1,'']]],
  ['pwr_20sleep_20mode_20entry_139',['PWR SLEEP mode entry',['../group__PWR__SLEEP__mode__entry.html',1,'']]],
  ['pwr_20stop_20mode_20entry_140',['PWR STOP mode entry',['../group__PWR__STOP__mode__entry.html',1,'']]],
  ['pwr_20wakeup_20pins_141',['PWR WakeUp Pins',['../group__PWR__WakeUp__Pins.html',1,'']]],
  ['pwr_5fbase_142',['pwr_base',['../group__Peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32f411xe.h'],['../group__Peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a',1,'PWR_BASE:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fadcdc1_143',['pwr_cr_adcdc1',['../group__Peripheral__Registers__Bits__Definition.html#ga977b89f2739e32b704194a6995d3d33d',1,'PWR_CR_ADCDC1:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga977b89f2739e32b704194a6995d3d33d',1,'PWR_CR_ADCDC1:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fadcdc1_5fmsk_144',['pwr_cr_adcdc1_msk',['../group__Peripheral__Registers__Bits__Definition.html#ga2b4f121622dfe445dd8c6951207f2ebf',1,'PWR_CR_ADCDC1_Msk:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga2b4f121622dfe445dd8c6951207f2ebf',1,'PWR_CR_ADCDC1_Msk:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fcsbf_145',['pwr_cr_csbf',['../group__Peripheral__Registers__Bits__Definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#gab44484cacc35c80cf82eb011d6cbe13a',1,'PWR_CR_CSBF:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fcsbf_5fmsk_146',['pwr_cr_csbf_msk',['../group__Peripheral__Registers__Bits__Definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga8e25040e042ac06128a8cd5f858d8912',1,'PWR_CR_CSBF_Msk:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fcwuf_147',['pwr_cr_cwuf',['../group__Peripheral__Registers__Bits__Definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga3928de64f633b84770b1cfecea702fa7',1,'PWR_CR_CWUF:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fcwuf_5fmsk_148',['pwr_cr_cwuf_msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a',1,'PWR_CR_CWUF_Msk:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fdbp_149',['pwr_cr_dbp',['../group__Peripheral__Registers__Bits__Definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#gaf5c65ab845794ef48f09faa2ee44f718',1,'PWR_CR_DBP:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fdbp_5fmsk_150',['pwr_cr_dbp_msk',['../group__Peripheral__Registers__Bits__Definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#gae4dc0f910dd014d87bdb0259f89de5f8',1,'PWR_CR_DBP_Msk:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5ffissr_151',['pwr_cr_fissr',['../group__Peripheral__Registers__Bits__Definition.html#ga36967ef7baeaedfc30f125092ee59b30',1,'PWR_CR_FISSR:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga36967ef7baeaedfc30f125092ee59b30',1,'PWR_CR_FISSR:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5ffissr_5fmsk_152',['pwr_cr_fissr_msk',['../group__Peripheral__Registers__Bits__Definition.html#gabe2d045025d8bce2d3719720355fcfb6',1,'PWR_CR_FISSR_Msk:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#gabe2d045025d8bce2d3719720355fcfb6',1,'PWR_CR_FISSR_Msk:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5ffmssr_153',['pwr_cr_fmssr',['../group__Peripheral__Registers__Bits__Definition.html#ga7a4454070b891307e331c97d342e35db',1,'PWR_CR_FMSSR:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga7a4454070b891307e331c97d342e35db',1,'PWR_CR_FMSSR:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5ffmssr_5fmsk_154',['pwr_cr_fmssr_msk',['../group__Peripheral__Registers__Bits__Definition.html#gaf5920e72e4b2106ae4b1b25388823ce3',1,'PWR_CR_FMSSR_Msk:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#gaf5920e72e4b2106ae4b1b25388823ce3',1,'PWR_CR_FMSSR_Msk:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5ffpds_155',['pwr_cr_fpds',['../group__Peripheral__Registers__Bits__Definition.html#gafc01f8b6d4bd0294f745fde6d8e57002',1,'PWR_CR_FPDS:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#gafc01f8b6d4bd0294f745fde6d8e57002',1,'PWR_CR_FPDS:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5ffpds_5fmsk_156',['pwr_cr_fpds_msk',['../group__Peripheral__Registers__Bits__Definition.html#ga86e13d0b0eb3f05a11893752cc372677',1,'PWR_CR_FPDS_Msk:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga86e13d0b0eb3f05a11893752cc372677',1,'PWR_CR_FPDS_Msk:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5flpds_157',['pwr_cr_lpds',['../group__Peripheral__Registers__Bits__Definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66',1,'PWR_CR_LPDS:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66',1,'PWR_CR_LPDS:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5flpds_5fmsk_158',['pwr_cr_lpds_msk',['../group__Peripheral__Registers__Bits__Definition.html#ga15a3e5d29f5816a97918b938fe9882d8',1,'PWR_CR_LPDS_Msk:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga15a3e5d29f5816a97918b938fe9882d8',1,'PWR_CR_LPDS_Msk:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5flplvds_159',['pwr_cr_lplvds',['../group__Peripheral__Registers__Bits__Definition.html#ga6e37ea5ff0bd06d0d5aa7b2f15d63495',1,'PWR_CR_LPLVDS:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga6e37ea5ff0bd06d0d5aa7b2f15d63495',1,'PWR_CR_LPLVDS:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5flplvds_5fmsk_160',['pwr_cr_lplvds_msk',['../group__Peripheral__Registers__Bits__Definition.html#ga9da4ac8ebb5a8e8b25549c976b19846d',1,'PWR_CR_LPLVDS_Msk:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga9da4ac8ebb5a8e8b25549c976b19846d',1,'PWR_CR_LPLVDS_Msk:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fmrlvds_161',['pwr_cr_mrlvds',['../group__Peripheral__Registers__Bits__Definition.html#ga40e8c390899e9e836f1c52d90b64488d',1,'PWR_CR_MRLVDS:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga40e8c390899e9e836f1c52d90b64488d',1,'PWR_CR_MRLVDS:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fmrlvds_5fmsk_162',['pwr_cr_mrlvds_msk',['../group__Peripheral__Registers__Bits__Definition.html#ga6262d1ec4de8436a758f687a031d5b2a',1,'PWR_CR_MRLVDS_Msk:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga6262d1ec4de8436a758f687a031d5b2a',1,'PWR_CR_MRLVDS_Msk:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fpdds_163',['pwr_cr_pdds',['../group__Peripheral__Registers__Bits__Definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga8c8075e98772470804c9e3fe74984115',1,'PWR_CR_PDDS:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fpdds_5fmsk_164',['pwr_cr_pdds_msk',['../group__Peripheral__Registers__Bits__Definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#gabc8e1dc6252707c24412500e6695fd05',1,'PWR_CR_PDDS_Msk:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fpls_165',['pwr_cr_pls',['../group__Peripheral__Registers__Bits__Definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#gac73c24d43953c7598e42acdd4c4e7435',1,'PWR_CR_PLS:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fpls_5f0_166',['pwr_cr_pls_0',['../group__Peripheral__Registers__Bits__Definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#gacef447510818c468c202e3b4991ea08e',1,'PWR_CR_PLS_0:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fpls_5f1_167',['pwr_cr_pls_1',['../group__Peripheral__Registers__Bits__Definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#gafcd19d78943514a2f695a39b45594623',1,'PWR_CR_PLS_1:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fpls_5f2_168',['pwr_cr_pls_2',['../group__Peripheral__Registers__Bits__Definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga1a8986ee557f443d4a8eebf68026bd52',1,'PWR_CR_PLS_2:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fpls_5flev0_169',['pwr_cr_pls_lev0',['../group__Peripheral__Registers__Bits__Definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#gacb6b904b20d7e4fff958c75748861216',1,'PWR_CR_PLS_LEV0:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fpls_5flev1_170',['pwr_cr_pls_lev1',['../group__Peripheral__Registers__Bits__Definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga15b71263f73f0c4e53ca91fc8d096818',1,'PWR_CR_PLS_LEV1:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fpls_5flev2_171',['pwr_cr_pls_lev2',['../group__Peripheral__Registers__Bits__Definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga2ea128abc2fc4252b53d09ca2850e69e',1,'PWR_CR_PLS_LEV2:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fpls_5flev3_172',['pwr_cr_pls_lev3',['../group__Peripheral__Registers__Bits__Definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga9c1782980a2fb12de80058729a74f174',1,'PWR_CR_PLS_LEV3:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fpls_5flev4_173',['pwr_cr_pls_lev4',['../group__Peripheral__Registers__Bits__Definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85',1,'PWR_CR_PLS_LEV4:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fpls_5flev5_174',['pwr_cr_pls_lev5',['../group__Peripheral__Registers__Bits__Definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga326781d09a07b4d215424fbbae11b7b2',1,'PWR_CR_PLS_LEV5:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fpls_5flev6_175',['pwr_cr_pls_lev6',['../group__Peripheral__Registers__Bits__Definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf',1,'PWR_CR_PLS_LEV6:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fpls_5flev7_176',['pwr_cr_pls_lev7',['../group__Peripheral__Registers__Bits__Definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b',1,'PWR_CR_PLS_LEV7:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fpls_5fmsk_177',['pwr_cr_pls_msk',['../group__Peripheral__Registers__Bits__Definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7',1,'PWR_CR_PLS_Msk:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fpvde_178',['pwr_cr_pvde',['../group__Peripheral__Registers__Bits__Definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga05d5c39759e69a294c0ab9bea8f142e5',1,'PWR_CR_PVDE:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fpvde_5fmsk_179',['pwr_cr_pvde_msk',['../group__Peripheral__Registers__Bits__Definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga1f556d56181a41dc59ba75be574155ad',1,'PWR_CR_PVDE_Msk:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fvos_180',['pwr_cr_vos',['../group__Peripheral__Registers__Bits__Definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#gaccc33f1ba4e374e116ffa50f3a503030',1,'PWR_CR_VOS:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fvos_5f0_181',['pwr_cr_vos_0',['../group__Peripheral__Registers__Bits__Definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga27b4e08a8936aa9828c5d683fde2fb59',1,'PWR_CR_VOS_0:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fvos_5f1_182',['pwr_cr_vos_1',['../group__Peripheral__Registers__Bits__Definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#gac3093c26b256c965cebec3b2e388a3b4',1,'PWR_CR_VOS_1:&#160;stm32f411xe.h']]],
  ['pwr_5fcr_5fvos_5fmsk_183',['pwr_cr_vos_msk',['../group__Peripheral__Registers__Bits__Definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga3e94ecdd78a53924cc35417d24fc974a',1,'PWR_CR_VOS_Msk:&#160;stm32f411xe.h']]],
  ['pwr_5fcsr_5fbre_184',['pwr_csr_bre',['../group__Peripheral__Registers__Bits__Definition.html#ga0f99becaceb185431dbf46fb22718d0a',1,'PWR_CSR_BRE:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga0f99becaceb185431dbf46fb22718d0a',1,'PWR_CSR_BRE:&#160;stm32f411xe.h']]],
  ['pwr_5fcsr_5fbre_5fmsk_185',['pwr_csr_bre_msk',['../group__Peripheral__Registers__Bits__Definition.html#gacaed35bfe3de356d9e6def115ef87b9d',1,'PWR_CSR_BRE_Msk:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#gacaed35bfe3de356d9e6def115ef87b9d',1,'PWR_CSR_BRE_Msk:&#160;stm32f411xe.h']]],
  ['pwr_5fcsr_5fbrr_186',['pwr_csr_brr',['../group__Peripheral__Registers__Bits__Definition.html#ga939410de980c5bc297ff04bcf30875cc',1,'PWR_CSR_BRR:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga939410de980c5bc297ff04bcf30875cc',1,'PWR_CSR_BRR:&#160;stm32f411xe.h']]],
  ['pwr_5fcsr_5fbrr_5fmsk_187',['pwr_csr_brr_msk',['../group__Peripheral__Registers__Bits__Definition.html#ga06752058548d6fbcc57dbc032fdde76d',1,'PWR_CSR_BRR_Msk:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga06752058548d6fbcc57dbc032fdde76d',1,'PWR_CSR_BRR_Msk:&#160;stm32f411xe.h']]],
  ['pwr_5fcsr_5fewup_188',['pwr_csr_ewup',['../group__Peripheral__Registers__Bits__Definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580',1,'PWR_CSR_EWUP:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580',1,'PWR_CSR_EWUP:&#160;stm32f411xe.h']]],
  ['pwr_5fcsr_5fewup_5fmsk_189',['pwr_csr_ewup_msk',['../group__Peripheral__Registers__Bits__Definition.html#gac0b862445449f084acf74d1105f687da',1,'PWR_CSR_EWUP_Msk:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#gac0b862445449f084acf74d1105f687da',1,'PWR_CSR_EWUP_Msk:&#160;stm32f411xe.h']]],
  ['pwr_5fcsr_5fpvdo_190',['pwr_csr_pvdo',['../group__Peripheral__Registers__Bits__Definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga3535ce181895cc00afeb28dcac68d04c',1,'PWR_CSR_PVDO:&#160;stm32f411xe.h']]],
  ['pwr_5fcsr_5fpvdo_5fmsk_191',['pwr_csr_pvdo_msk',['../group__Peripheral__Registers__Bits__Definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga4c27c44a96fdf582f2b25d00666a9548',1,'PWR_CSR_PVDO_Msk:&#160;stm32f411xe.h']]],
  ['pwr_5fcsr_5fsbf_192',['pwr_csr_sbf',['../group__Peripheral__Registers__Bits__Definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#gab4fd42f153660593cad6f4fe22ff76bb',1,'PWR_CSR_SBF:&#160;stm32f411xe.h']]],
  ['pwr_5fcsr_5fsbf_5fmsk_193',['pwr_csr_sbf_msk',['../group__Peripheral__Registers__Bits__Definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#gab46cab51c4455b5ab8264684e0ca5783',1,'PWR_CSR_SBF_Msk:&#160;stm32f411xe.h']]],
  ['pwr_5fcsr_5fvosrdy_194',['pwr_csr_vosrdy',['../group__Peripheral__Registers__Bits__Definition.html#ga4126ed19cce54a5411ff8dd440171695',1,'PWR_CSR_VOSRDY:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga4126ed19cce54a5411ff8dd440171695',1,'PWR_CSR_VOSRDY:&#160;stm32f411xe.h']]],
  ['pwr_5fcsr_5fvosrdy_5fmsk_195',['pwr_csr_vosrdy_msk',['../group__Peripheral__Registers__Bits__Definition.html#gaac90d2b7cd8836e014ee405815273ba9',1,'PWR_CSR_VOSRDY_Msk:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#gaac90d2b7cd8836e014ee405815273ba9',1,'PWR_CSR_VOSRDY_Msk:&#160;stm32f411xe.h']]],
  ['pwr_5fcsr_5fwuf_196',['pwr_csr_wuf',['../group__Peripheral__Registers__Bits__Definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga9465bb7ad9ca936688344e2a077539e6',1,'PWR_CSR_WUF:&#160;stm32f411xe.h']]],
  ['pwr_5fcsr_5fwuf_5fmsk_197',['pwr_csr_wuf_msk',['../group__Peripheral__Registers__Bits__Definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32f411xe.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga506641083e85de1202465b9be1712c24',1,'PWR_CSR_WUF_Msk:&#160;stm32f411xe.h']]],
  ['pwr_5fexti_5fline_5fpvd_198',['pwr_exti_line_pvd',['../group__PWR__PVD__EXTI__Line.html#ga43a49255649e03d2d2b6b12c5c379d2b',1,'PWR_EXTI_LINE_PVD:&#160;stm32f4xx_hal_pwr.h'],['../group__PWR__PVD__EXTI__Line.html#ga43a49255649e03d2d2b6b12c5c379d2b',1,'PWR_EXTI_LINE_PVD:&#160;stm32f4xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fevent_5ffalling_199',['pwr_pvd_mode_event_falling',['../group__PWR__PVD__Mode.html#gaaedbe45f1a1ea6c30af6ac51abae0cae',1,'PWR_PVD_MODE_EVENT_FALLING:&#160;stm32f4xx_hal_pwr.h'],['../group__PWR__PVD__Mode.html#gaaedbe45f1a1ea6c30af6ac51abae0cae',1,'PWR_PVD_MODE_EVENT_FALLING:&#160;stm32f4xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fevent_5frising_200',['pwr_pvd_mode_event_rising',['../group__PWR__PVD__Mode.html#ga1a946b01887aa886de329a92c3ab0dd4',1,'PWR_PVD_MODE_EVENT_RISING:&#160;stm32f4xx_hal_pwr.h'],['../group__PWR__PVD__Mode.html#ga1a946b01887aa886de329a92c3ab0dd4',1,'PWR_PVD_MODE_EVENT_RISING:&#160;stm32f4xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fevent_5frising_5ffalling_201',['pwr_pvd_mode_event_rising_falling',['../group__PWR__PVD__Mode.html#ga7455387c8e9049f9f66b46423d4f4091',1,'PWR_PVD_MODE_EVENT_RISING_FALLING:&#160;stm32f4xx_hal_pwr.h'],['../group__PWR__PVD__Mode.html#ga7455387c8e9049f9f66b46423d4f4091',1,'PWR_PVD_MODE_EVENT_RISING_FALLING:&#160;stm32f4xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fit_5ffalling_202',['pwr_pvd_mode_it_falling',['../group__PWR__PVD__Mode.html#gab600a54f3a588de836cfe4b727ab8a53',1,'PWR_PVD_MODE_IT_FALLING:&#160;stm32f4xx_hal_pwr.h'],['../group__PWR__PVD__Mode.html#gab600a54f3a588de836cfe4b727ab8a53',1,'PWR_PVD_MODE_IT_FALLING:&#160;stm32f4xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fit_5frising_203',['pwr_pvd_mode_it_rising',['../group__PWR__PVD__Mode.html#ga102d7b8354419990a2a780f61cd020a6',1,'PWR_PVD_MODE_IT_RISING:&#160;stm32f4xx_hal_pwr.h'],['../group__PWR__PVD__Mode.html#ga102d7b8354419990a2a780f61cd020a6',1,'PWR_PVD_MODE_IT_RISING:&#160;stm32f4xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fit_5frising_5ffalling_204',['pwr_pvd_mode_it_rising_falling',['../group__PWR__PVD__Mode.html#gac531fbf14457e6595505354fad521b67',1,'PWR_PVD_MODE_IT_RISING_FALLING:&#160;stm32f4xx_hal_pwr.h'],['../group__PWR__PVD__Mode.html#gac531fbf14457e6595505354fad521b67',1,'PWR_PVD_MODE_IT_RISING_FALLING:&#160;stm32f4xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fnormal_205',['pwr_pvd_mode_normal',['../group__PWR__PVD__Mode.html#ga3a4bf701a36a14a4edf4dc5a28153277',1,'PWR_PVD_MODE_NORMAL:&#160;stm32f4xx_hal_pwr.h'],['../group__PWR__PVD__Mode.html#ga3a4bf701a36a14a4edf4dc5a28153277',1,'PWR_PVD_MODE_NORMAL:&#160;stm32f4xx_hal_pwr.h']]],
  ['pwr_5fpvdtypedef_206',['PWR_PVDTypeDef',['../structPWR__PVDTypeDef.html',1,'']]],
  ['pwr_5ftypedef_207',['PWR_TypeDef',['../structPWR__TypeDef.html',1,'']]],
  ['pwrex_208',['PWREx',['../group__PWREx.html',1,'']]],
  ['pwrex_20exported_20constants_209',['PWREx Exported Constants',['../group__PWREx__Exported__Constants.html',1,'']]],
  ['pwrex_20exported_20functions_210',['PWREx Exported Functions',['../group__PWREx__Exported__Functions.html',1,'']]],
  ['pwrex_20private_20constants_211',['PWREx Private Constants',['../group__PWREx__Private__Constants.html',1,'']]],
  ['pwrex_20private_20macros_212',['PWREx Private Macros',['../group__PWREx__Private__Macros.html',1,'']]],
  ['pwrex_20private_20macros_20to_20check_20input_20parameters_213',['PWREx Private macros to check input parameters',['../group__PWREx__IS__PWR__Definitions.html',1,'']]],
  ['pwrex_20register_20alias_20address_214',['PWREx Register alias address',['../group__PWREx__register__alias__address.html',1,'']]],
  ['pwrex_20regulator_20voltage_20scale_215',['PWREx Regulator Voltage Scale',['../group__PWREx__Regulator__Voltage__Scale.html',1,'']]],
  ['pwrex_5fexported_5ffunctions_5fgroup1_216',['PWREx_Exported_Functions_Group1',['../group__PWREx__Exported__Functions__Group1.html',1,'']]],
  ['pwrmodctl_217',['pwrmodctl',['../group__CMSIS__SCB.html#gaf1384d75e3f81227c50a85eccd4286a7',1,'PWRMODCTL:&#160;core_cm85.h'],['../group__CMSIS__SCB.html#gaf1384d75e3f81227c50a85eccd4286a7',1,'PWRMODCTL:&#160;core_cm55.h'],['../group__CMSIS__SCB.html#gaf1384d75e3f81227c50a85eccd4286a7',1,'PWRMODCTL:&#160;core_cm85.h'],['../group__CMSIS__SCB.html#gaf1384d75e3f81227c50a85eccd4286a7',1,'PWRMODCTL:&#160;core_cm55.h']]],
  ['pwrmodctl_5fbase_218',['pwrmodctl_base',['../group__CMSIS__SCB.html#gaa025ed8ad96eb6fe9b49544f2416e8a4',1,'PWRMODCTL_BASE:&#160;core_cm85.h'],['../group__CMSIS__SCB.html#gaa025ed8ad96eb6fe9b49544f2416e8a4',1,'PWRMODCTL_BASE:&#160;core_cm55.h'],['../group__CMSIS__SCB.html#gaa025ed8ad96eb6fe9b49544f2416e8a4',1,'PWRMODCTL_BASE:&#160;core_cm85.h'],['../group__CMSIS__SCB.html#gaa025ed8ad96eb6fe9b49544f2416e8a4',1,'PWRMODCTL_BASE:&#160;core_cm55.h']]],
  ['pwrmodctl_5fcpdlpstate_5fclpstate_5fmsk_219',['pwrmodctl_cpdlpstate_clpstate_msk',['../group__CMSIS__SCB.html#ga03132d38641251a0c1ec3a31353bd77d',1,'PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk:&#160;core_cm55.h'],['../group__CMSIS__SCB.html#ga03132d38641251a0c1ec3a31353bd77d',1,'PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk:&#160;core_cm85.h'],['../group__CMSIS__SCB.html#ga03132d38641251a0c1ec3a31353bd77d',1,'PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk:&#160;core_cm55.h'],['../group__CMSIS__SCB.html#ga03132d38641251a0c1ec3a31353bd77d',1,'PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk:&#160;core_cm85.h']]],
  ['pwrmodctl_5fcpdlpstate_5fclpstate_5fpos_220',['pwrmodctl_cpdlpstate_clpstate_pos',['../group__CMSIS__SCB.html#ga9f5a40e807a5e97c59b708303ed4ad3b',1,'PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos:&#160;core_cm55.h'],['../group__CMSIS__SCB.html#ga9f5a40e807a5e97c59b708303ed4ad3b',1,'PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos:&#160;core_cm85.h'],['../group__CMSIS__SCB.html#ga9f5a40e807a5e97c59b708303ed4ad3b',1,'PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos:&#160;core_cm55.h'],['../group__CMSIS__SCB.html#ga9f5a40e807a5e97c59b708303ed4ad3b',1,'PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos:&#160;core_cm85.h']]],
  ['pwrmodctl_5fcpdlpstate_5felpstate_5fmsk_221',['pwrmodctl_cpdlpstate_elpstate_msk',['../group__CMSIS__SCB.html#ga313251d3745f99ddb6e6d0e322462c38',1,'PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk:&#160;core_cm85.h'],['../group__CMSIS__SCB.html#ga313251d3745f99ddb6e6d0e322462c38',1,'PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk:&#160;core_cm55.h'],['../group__CMSIS__SCB.html#ga313251d3745f99ddb6e6d0e322462c38',1,'PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk:&#160;core_cm55.h'],['../group__CMSIS__SCB.html#ga313251d3745f99ddb6e6d0e322462c38',1,'PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk:&#160;core_cm85.h']]],
  ['pwrmodctl_5fcpdlpstate_5felpstate_5fpos_222',['pwrmodctl_cpdlpstate_elpstate_pos',['../group__CMSIS__SCB.html#gab34a4844667438defcca4204314da917',1,'PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos:&#160;core_cm85.h'],['../group__CMSIS__SCB.html#gab34a4844667438defcca4204314da917',1,'PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos:&#160;core_cm55.h'],['../group__CMSIS__SCB.html#gab34a4844667438defcca4204314da917',1,'PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos:&#160;core_cm85.h'],['../group__CMSIS__SCB.html#gab34a4844667438defcca4204314da917',1,'PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos:&#160;core_cm55.h']]],
  ['pwrmodctl_5fcpdlpstate_5frlpstate_5fmsk_223',['pwrmodctl_cpdlpstate_rlpstate_msk',['../group__CMSIS__SCB.html#gac9351bfce6ac5a3aa5714c8f8fb52ac8',1,'PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk:&#160;core_cm55.h'],['../group__CMSIS__SCB.html#gac9351bfce6ac5a3aa5714c8f8fb52ac8',1,'PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk:&#160;core_cm85.h'],['../group__CMSIS__SCB.html#gac9351bfce6ac5a3aa5714c8f8fb52ac8',1,'PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk:&#160;core_cm55.h'],['../group__CMSIS__SCB.html#gac9351bfce6ac5a3aa5714c8f8fb52ac8',1,'PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk:&#160;core_cm85.h']]],
  ['pwrmodctl_5fcpdlpstate_5frlpstate_5fpos_224',['pwrmodctl_cpdlpstate_rlpstate_pos',['../group__CMSIS__SCB.html#gaaa2a6127f13eccaf67e2fbd93c87a539',1,'PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos:&#160;core_cm85.h'],['../group__CMSIS__SCB.html#gaaa2a6127f13eccaf67e2fbd93c87a539',1,'PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos:&#160;core_cm55.h'],['../group__CMSIS__SCB.html#gaaa2a6127f13eccaf67e2fbd93c87a539',1,'PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos:&#160;core_cm85.h'],['../group__CMSIS__SCB.html#gaaa2a6127f13eccaf67e2fbd93c87a539',1,'PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos:&#160;core_cm55.h']]],
  ['pwrmodctl_5fdpdlpstate_5fdlpstate_5fmsk_225',['pwrmodctl_dpdlpstate_dlpstate_msk',['../group__CMSIS__SCB.html#gab46e82a703aa4929517c80932a8204b7',1,'PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk:&#160;core_cm55.h'],['../group__CMSIS__SCB.html#gab46e82a703aa4929517c80932a8204b7',1,'PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk:&#160;core_cm85.h'],['../group__CMSIS__SCB.html#gab46e82a703aa4929517c80932a8204b7',1,'PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk:&#160;core_cm55.h'],['../group__CMSIS__SCB.html#gab46e82a703aa4929517c80932a8204b7',1,'PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk:&#160;core_cm85.h']]],
  ['pwrmodctl_5fdpdlpstate_5fdlpstate_5fpos_226',['pwrmodctl_dpdlpstate_dlpstate_pos',['../group__CMSIS__SCB.html#ga106aec0d201afa658ba9b333230a2f62',1,'PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos:&#160;core_cm55.h'],['../group__CMSIS__SCB.html#ga106aec0d201afa658ba9b333230a2f62',1,'PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos:&#160;core_cm85.h'],['../group__CMSIS__SCB.html#ga106aec0d201afa658ba9b333230a2f62',1,'PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos:&#160;core_cm55.h'],['../group__CMSIS__SCB.html#ga106aec0d201afa658ba9b333230a2f62',1,'PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos:&#160;core_cm85.h']]],
  ['pwrmodctl_5ftype_227',['PwrModCtl_Type',['../structPwrModCtl__Type.html',1,'']]],
  ['pwrx_20csr_20register_20alias_20address_228',['PWRx CSR Register alias address',['../group__PWREx__CSR__register__alias.html',1,'']]]
];
