//! FPGA I/O backend for iCESugar-pro (Lattice ECP5 25K LUT).
//!
//! Implements `HalBackend` over USB-SPI/JTAG bridge to the FPGA,
//! providing deterministic real-time digital I/O for hardware-in-the-loop testing.
//!
//! Target board: iCESugar-pro v1.3
//! Status: stub â€” awaiting FPGA bitstream and SPI protocol definition.
