pwd
# /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware
vmap -del work
# Model Technology ModelSim - Intel FPGA Edition vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap -del work 
# Removing reference to logical library work
# Modifying /home/jortizme/intelFPGA_pro/19.4/modelsim_ase/linuxaloem/modelsim.ini
vdel -all -lib work
# ** Error (suppressible): (vdel-19) Failed to access library 'work' at "work".
# No such file or directory. (errno = ENOENT)
# ** Warning: (vdel-57) Library 'work' is missing or is not a valid ModelSim library.
# /home/jortizme/intelFPGA_pro/19.4/modelsim_ase/linuxaloem/vdel failed.
pwd
# /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware
vlib work
vmap work work
# Model Technology ModelSim - Intel FPGA Edition vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap work work 
# Modifying /home/jortizme/intelFPGA_pro/19.4/modelsim_ase/linuxaloem/modelsim.ini
do /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware/test_Beispielrechner_System_V4.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:31:53 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/df_serial_in_v1_0.vhd 
# ** Error: (vcom-7) Failed to open design unit file "Prozessor/df_serial_in_v1_0.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 16:31:53 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/jortizme/intelFPGA_pro/19.4/modelsim_ase/linuxaloem/vcom failed.
# Error in macro /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware/test_Beispielrechner_System_V4.do line 2
# /home/jortizme/intelFPGA_pro/19.4/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom Prozessor/df_serial_in_v1_0.vhd"
do /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware/test_Beispielrechner_System_V3.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:32:43 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/df_serial_in_v1_0.vhd 
# ** Error: (vcom-7) Failed to open design unit file "Prozessor/df_serial_in_v1_0.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 16:32:44 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: /home/jortizme/intelFPGA_pro/19.4/modelsim_ase/linuxaloem/vcom failed.
# Error in macro /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware/test_Beispielrechner_System_V3.do line 2
# /home/jortizme/intelFPGA_pro/19.4/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom Prozessor/df_serial_in_v1_0.vhd"
do /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware/test_Beispielrechner_System_V4.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:35:25 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Serial_in_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Serial_in_v1_0
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Serial_in_v1_0
# End time: 16:35:25 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:35:25 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Serial_out_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Serial_out_v1_0
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Serial_out_v1_0
# End time: 16:35:25 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:35:25 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Wishbone_Interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Wishbone_Interface
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Wishbone_Interface
# End time: 16:35:26 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:35:26 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/serial_wishbone_interface.vhd 
# ** Error: (vcom-7) Failed to open design unit file "Prozessor/serial_wishbone_interface.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 16:35:26 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/jortizme/intelFPGA_pro/19.4/modelsim_ase/linuxaloem/vcom failed.
# Error in macro /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware/test_Beispielrechner_System_V4.do line 5
# /home/jortizme/intelFPGA_pro/19.4/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom Prozessor/serial_wishbone_interface.vhd"
do /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware/test_Beispielrechner_System_V4.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:36:55 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Serial_in_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Serial_in_v1_0
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Serial_in_v1_0
# End time: 16:36:55 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:36:55 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Serial_out_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Serial_out_v1_0
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Serial_out_v1_0
# End time: 16:36:55 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:36:55 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Wishbone_Interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Wishbone_Interface
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Wishbone_Interface
# End time: 16:36:55 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:36:55 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/Serial_Wishbone_Interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Serial_Wishbone_Interface_pack
# -- Compiling entity Serial_Wishbone_Interface
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of Serial_Wishbone_Interface
# -- Loading entity DF_Serial_in_v1_0
# -- Loading entity DF_Wishbone_Interface
# -- Loading entity DF_Serial_out_v1_0
# End time: 16:36:55 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:36:55 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity div
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of div
# End time: 16:36:56 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:36:56 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mult
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of mult
# End time: 16:36:56 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:36:56 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/wb_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wb_arbiter
# -- Compiling architecture rtl of wb_arbiter
# End time: 16:36:56 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:36:56 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/bsr2_processor_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_processor_core
# -- Compiling architecture behavioral of bsr2_processor_core
# -- Loading entity mult
# -- Loading entity div
# End time: 16:36:56 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:36:56 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/bsr2_processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_processor
# -- Compiling architecture behavioral of bsr2_processor
# -- Loading entity Serial_Wishbone_Interface
# -- Loading entity wb_arbiter
# -- Loading entity bsr2_processor_core
# End time: 16:36:56 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:36:56 on Aug 20,2020
# vcom -reportprogress 300 Speicher/bsr2_ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_ram
# -- Compiling architecture behavioral of bsr2_ram
# End time: 16:36:56 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:36:56 on Aug 20,2020
# vcom -reportprogress 300 Speicher/bsr2_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_rom
# -- Compiling architecture behavioral of bsr2_rom
# End time: 16:36:56 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:36:56 on Aug 20,2020
# vcom -reportprogress 300 GPIO/GPIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity GPIO
# -- Compiling architecture rtl of GPIO
# End time: 16:36:56 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:36:56 on Aug 20,2020
# vcom -reportprogress 300 UART/Serieller_Sender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Serieller_Sender
# -- Compiling architecture rtl of Serieller_Sender
# End time: 16:36:56 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:36:56 on Aug 20,2020
# vcom -reportprogress 300 UART/Serieller_Empfaenger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Serieller_Empfaenger
# -- Compiling architecture rtl of Serieller_Empfaenger
# End time: 16:36:57 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:36:57 on Aug 20,2020
# vcom -reportprogress 300 UART/UART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UART
# -- Loading package NUMERIC_STD
# -- Compiling architecture behavioral of UART
# -- Loading entity Serieller_Empfaenger
# -- Loading entity Serieller_Sender
# End time: 16:36:57 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:36:57 on Aug 20,2020
# vcom -reportprogress 300 Timer/Timer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Timer
# -- Compiling architecture rtl of Timer
# End time: 16:36:57 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:36:57 on Aug 20,2020
# vcom -reportprogress 300 Beispielrechner_System.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Beispielrechner_System
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of Beispielrechner_System
# -- Loading entity bsr2_processor
# ** Error: (vcom-11) Could not find work.dma_kontroller.
# ** Error (suppressible): Beispielrechner_System.vhd(206): (vcom-1195) Cannot find expanded name "work.DMA_Kontroller".
# ** Error: Beispielrechner_System.vhd(206): Unknown expanded name.
# -- Loading entity wb_arbiter
# ** Error: Beispielrechner_System.vhd(275): Signal "S_SYS_ADR" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# -- Loading entity bsr2_rom
# -- Loading entity bsr2_ram
# -- Loading entity GPIO
# -- Loading entity UART
# -- Loading entity Timer
# ** Error: (vcom-11) Could not find work.display.
# ** Error (suppressible): Beispielrechner_System.vhd(372): (vcom-1195) Cannot find expanded name "work.Display".
# ** Error: Beispielrechner_System.vhd(372): Unknown expanded name.
# ** Error (suppressible): Beispielrechner_System.vhd(274): (vcom-1272) Length of formal "M_SEL_O" is 4; length of actual is 32.
# ** Note: Beispielrechner_System.vhd(402): VHDL Compiler exiting
# End time: 16:36:57 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: /home/jortizme/intelFPGA_pro/19.4/modelsim_ase/linuxaloem/vcom failed.
# Error in macro /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware/test_Beispielrechner_System_V4.do line 23
# /home/jortizme/intelFPGA_pro/19.4/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom Beispielrechner_System.vhd"
do /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware/test_Beispielrechner_System_V4.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:46 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Serial_in_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Serial_in_v1_0
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Serial_in_v1_0
# End time: 16:38:46 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:46 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Serial_out_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Serial_out_v1_0
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Serial_out_v1_0
# End time: 16:38:46 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:46 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Wishbone_Interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Wishbone_Interface
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Wishbone_Interface
# End time: 16:38:46 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:46 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/Serial_Wishbone_Interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Serial_Wishbone_Interface_pack
# -- Compiling entity Serial_Wishbone_Interface
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of Serial_Wishbone_Interface
# -- Loading entity DF_Serial_in_v1_0
# -- Loading entity DF_Wishbone_Interface
# -- Loading entity DF_Serial_out_v1_0
# End time: 16:38:46 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:46 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity div
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of div
# End time: 16:38:46 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:46 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mult
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of mult
# End time: 16:38:46 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:46 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/wb_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wb_arbiter
# -- Compiling architecture rtl of wb_arbiter
# End time: 16:38:46 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:46 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/bsr2_processor_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_processor_core
# -- Compiling architecture behavioral of bsr2_processor_core
# -- Loading entity mult
# -- Loading entity div
# End time: 16:38:47 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:47 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/bsr2_processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_processor
# -- Compiling architecture behavioral of bsr2_processor
# -- Loading entity Serial_Wishbone_Interface
# -- Loading entity wb_arbiter
# -- Loading entity bsr2_processor_core
# End time: 16:38:47 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:47 on Aug 20,2020
# vcom -reportprogress 300 Speicher/bsr2_ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_ram
# -- Compiling architecture behavioral of bsr2_ram
# End time: 16:38:47 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:47 on Aug 20,2020
# vcom -reportprogress 300 Speicher/bsr2_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_rom
# -- Compiling architecture behavioral of bsr2_rom
# End time: 16:38:47 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:47 on Aug 20,2020
# vcom -reportprogress 300 GPIO/GPIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity GPIO
# -- Compiling architecture rtl of GPIO
# End time: 16:38:47 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:47 on Aug 20,2020
# vcom -reportprogress 300 UART/Serieller_Sender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Serieller_Sender
# -- Compiling architecture rtl of Serieller_Sender
# End time: 16:38:47 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:47 on Aug 20,2020
# vcom -reportprogress 300 UART/Serieller_Empfaenger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Serieller_Empfaenger
# -- Compiling architecture rtl of Serieller_Empfaenger
# End time: 16:38:47 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:47 on Aug 20,2020
# vcom -reportprogress 300 UART/UART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UART
# -- Loading package NUMERIC_STD
# -- Compiling architecture behavioral of UART
# -- Loading entity Serieller_Empfaenger
# -- Loading entity Serieller_Sender
# End time: 16:38:47 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:47 on Aug 20,2020
# vcom -reportprogress 300 Timer/Timer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Timer
# -- Compiling architecture rtl of Timer
# End time: 16:38:47 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:38:47 on Aug 20,2020
# vcom -reportprogress 300 DMA_Controller/DMA_Kontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMA_Kontroller
# -- Compiling architecture rtl of DMA_Kontroller
# ** Error: (vcom-11) Could not find work.dma_kanal.
# ** Error (suppressible): DMA_Controller/DMA_Kontroller.vhd(287): (vcom-1195) Cannot find expanded name "work.DMA_Kanal".
# ** Error: DMA_Controller/DMA_Kontroller.vhd(287): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.dma_kanal.
# ** Error (suppressible): DMA_Controller/DMA_Kontroller.vhd(318): (vcom-1195) Cannot find expanded name "work.DMA_Kanal".
# ** Error: DMA_Controller/DMA_Kontroller.vhd(318): Unknown expanded name.
# -- Loading entity wb_arbiter
# ** Note: DMA_Controller/DMA_Kontroller.vhd(387): VHDL Compiler exiting
# End time: 16:38:47 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /home/jortizme/intelFPGA_pro/19.4/modelsim_ase/linuxaloem/vcom failed.
# Error in macro /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware/test_Beispielrechner_System_V4.do line 22
# /home/jortizme/intelFPGA_pro/19.4/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom DMA_Controller/DMA_Kontroller.vhd"
do /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware/test_Beispielrechner_System_V4.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:39:58 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Serial_in_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Serial_in_v1_0
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Serial_in_v1_0
# End time: 16:39:58 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:39:58 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Serial_out_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Serial_out_v1_0
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Serial_out_v1_0
# End time: 16:39:58 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:39:58 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Wishbone_Interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Wishbone_Interface
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Wishbone_Interface
# End time: 16:39:58 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:39:58 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/Serial_Wishbone_Interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Serial_Wishbone_Interface_pack
# -- Compiling entity Serial_Wishbone_Interface
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of Serial_Wishbone_Interface
# -- Loading entity DF_Serial_in_v1_0
# -- Loading entity DF_Wishbone_Interface
# -- Loading entity DF_Serial_out_v1_0
# End time: 16:39:58 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:39:58 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity div
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of div
# End time: 16:39:58 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:39:58 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mult
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of mult
# End time: 16:39:58 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:39:58 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/wb_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wb_arbiter
# -- Compiling architecture rtl of wb_arbiter
# End time: 16:39:59 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:39:59 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/bsr2_processor_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_processor_core
# -- Compiling architecture behavioral of bsr2_processor_core
# -- Loading entity mult
# -- Loading entity div
# End time: 16:39:59 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:39:59 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/bsr2_processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_processor
# -- Compiling architecture behavioral of bsr2_processor
# -- Loading entity Serial_Wishbone_Interface
# -- Loading entity wb_arbiter
# -- Loading entity bsr2_processor_core
# End time: 16:39:59 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:39:59 on Aug 20,2020
# vcom -reportprogress 300 Speicher/bsr2_ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_ram
# -- Compiling architecture behavioral of bsr2_ram
# End time: 16:39:59 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:39:59 on Aug 20,2020
# vcom -reportprogress 300 Speicher/bsr2_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_rom
# -- Compiling architecture behavioral of bsr2_rom
# End time: 16:39:59 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:39:59 on Aug 20,2020
# vcom -reportprogress 300 GPIO/GPIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity GPIO
# -- Compiling architecture rtl of GPIO
# End time: 16:39:59 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:39:59 on Aug 20,2020
# vcom -reportprogress 300 UART/Serieller_Sender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Serieller_Sender
# -- Compiling architecture rtl of Serieller_Sender
# End time: 16:39:59 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:39:59 on Aug 20,2020
# vcom -reportprogress 300 UART/Serieller_Empfaenger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Serieller_Empfaenger
# -- Compiling architecture rtl of Serieller_Empfaenger
# End time: 16:39:59 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:39:59 on Aug 20,2020
# vcom -reportprogress 300 UART/UART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UART
# -- Loading package NUMERIC_STD
# -- Compiling architecture behavioral of UART
# -- Loading entity Serieller_Empfaenger
# -- Loading entity Serieller_Sender
# End time: 16:39:59 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:39:59 on Aug 20,2020
# vcom -reportprogress 300 Timer/Timer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Timer
# -- Compiling architecture rtl of Timer
# End time: 16:40:00 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:40:00 on Aug 20,2020
# vcom -reportprogress 300 DMA_Controller/DMA_Kanal.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMA_Kanal
# -- Compiling architecture rtl of DMA_Kanal
# End time: 16:40:00 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:40:00 on Aug 20,2020
# vcom -reportprogress 300 DMA_Controller/wb_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wb_arbiter
# -- Compiling architecture rtl of wb_arbiter
# End time: 16:40:00 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:40:00 on Aug 20,2020
# vcom -reportprogress 300 DMA_Controller/DMA_Kontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMA_Kontroller
# -- Compiling architecture rtl of DMA_Kontroller
# -- Loading entity DMA_Kanal
# -- Loading entity wb_arbiter
# End time: 16:40:00 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:40:00 on Aug 20,2020
# vcom -reportprogress 300 wb_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wb_arbiter
# -- Compiling architecture rtl of wb_arbiter
# End time: 16:40:00 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:40:00 on Aug 20,2020
# vcom -reportprogress 300 Beispielrechner_System.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Beispielrechner_System
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of Beispielrechner_System
# -- Loading entity bsr2_processor
# -- Loading entity DMA_Kontroller
# -- Loading entity wb_arbiter
# ** Error: Beispielrechner_System.vhd(275): Signal "S_SYS_ADR" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# -- Loading entity bsr2_rom
# -- Loading entity bsr2_ram
# -- Loading entity GPIO
# -- Loading entity UART
# -- Loading entity Timer
# ** Error: (vcom-11) Could not find work.display.
# ** Error (suppressible): Beispielrechner_System.vhd(372): (vcom-1195) Cannot find expanded name "work.Display".
# ** Error: Beispielrechner_System.vhd(372): Unknown expanded name.
# ** Error (suppressible): Beispielrechner_System.vhd(274): (vcom-1272) Length of formal "M_SEL_O" is 4; length of actual is 32.
# ** Note: Beispielrechner_System.vhd(402): VHDL Compiler exiting
# End time: 16:40:00 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/jortizme/intelFPGA_pro/19.4/modelsim_ase/linuxaloem/vcom failed.
# Error in macro /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware/test_Beispielrechner_System_V4.do line 28
# /home/jortizme/intelFPGA_pro/19.4/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom Beispielrechner_System.vhd"
do /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware/test_Beispielrechner_System_V4.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:42:18 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Serial_in_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Serial_in_v1_0
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Serial_in_v1_0
# End time: 16:42:18 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:42:18 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Serial_out_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Serial_out_v1_0
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Serial_out_v1_0
# End time: 16:42:19 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:42:19 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Wishbone_Interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Wishbone_Interface
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Wishbone_Interface
# End time: 16:42:19 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:42:19 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/Serial_Wishbone_Interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Serial_Wishbone_Interface_pack
# -- Compiling entity Serial_Wishbone_Interface
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of Serial_Wishbone_Interface
# -- Loading entity DF_Serial_in_v1_0
# -- Loading entity DF_Wishbone_Interface
# -- Loading entity DF_Serial_out_v1_0
# End time: 16:42:19 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:42:19 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity div
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of div
# End time: 16:42:19 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:42:19 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mult
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of mult
# End time: 16:42:19 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:42:19 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/wb_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wb_arbiter
# -- Compiling architecture rtl of wb_arbiter
# End time: 16:42:19 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:42:19 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/bsr2_processor_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_processor_core
# -- Compiling architecture behavioral of bsr2_processor_core
# -- Loading entity mult
# -- Loading entity div
# End time: 16:42:19 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:42:19 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/bsr2_processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_processor
# -- Compiling architecture behavioral of bsr2_processor
# -- Loading entity Serial_Wishbone_Interface
# -- Loading entity wb_arbiter
# -- Loading entity bsr2_processor_core
# End time: 16:42:19 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:42:19 on Aug 20,2020
# vcom -reportprogress 300 Speicher/bsr2_ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_ram
# -- Compiling architecture behavioral of bsr2_ram
# End time: 16:42:19 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:42:19 on Aug 20,2020
# vcom -reportprogress 300 Speicher/bsr2_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_rom
# -- Compiling architecture behavioral of bsr2_rom
# End time: 16:42:20 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:42:20 on Aug 20,2020
# vcom -reportprogress 300 GPIO/GPIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity GPIO
# -- Compiling architecture rtl of GPIO
# End time: 16:42:20 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:42:20 on Aug 20,2020
# vcom -reportprogress 300 UART/Serieller_Sender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Serieller_Sender
# -- Compiling architecture rtl of Serieller_Sender
# End time: 16:42:20 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:42:20 on Aug 20,2020
# vcom -reportprogress 300 UART/Serieller_Empfaenger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Serieller_Empfaenger
# -- Compiling architecture rtl of Serieller_Empfaenger
# End time: 16:42:20 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:42:20 on Aug 20,2020
# vcom -reportprogress 300 UART/UART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UART
# -- Loading package NUMERIC_STD
# -- Compiling architecture behavioral of UART
# -- Loading entity Serieller_Empfaenger
# -- Loading entity Serieller_Sender
# End time: 16:42:20 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:42:20 on Aug 20,2020
# vcom -reportprogress 300 Timer/Timer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Timer
# -- Compiling architecture rtl of Timer
# End time: 16:42:20 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:42:20 on Aug 20,2020
# vcom -reportprogress 300 DMA_Controller/DMA_Kanal.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMA_Kanal
# -- Compiling architecture rtl of DMA_Kanal
# End time: 16:42:20 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:42:20 on Aug 20,2020
# vcom -reportprogress 300 DMA_Controller/wb_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wb_arbiter
# -- Compiling architecture rtl of wb_arbiter
# End time: 16:42:20 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:42:20 on Aug 20,2020
# vcom -reportprogress 300 DMA_Controller/DMA_Kontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMA_Kontroller
# -- Compiling architecture rtl of DMA_Kontroller
# -- Loading entity DMA_Kanal
# -- Loading entity wb_arbiter
# End time: 16:42:20 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:42:20 on Aug 20,2020
# vcom -reportprogress 300 wb_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wb_arbiter
# -- Compiling architecture rtl of wb_arbiter
# End time: 16:42:21 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 16:42:21 on Aug 20,2020
# vcom -reportprogress 300 Beispielrechner_System.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Beispielrechner_System
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of Beispielrechner_System
# -- Loading entity bsr2_processor
# -- Loading entity DMA_Kontroller
# -- Loading entity wb_arbiter
# -- Loading entity bsr2_rom
# -- Loading entity bsr2_ram
# -- Loading entity GPIO
# -- Loading entity UART
# -- Loading entity Timer
# ** Error: (vcom-11) Could not find work.display.
# ** Error (suppressible): Beispielrechner_System.vhd(372): (vcom-1195) Cannot find expanded name "work.Display".
# ** Error: Beispielrechner_System.vhd(372): Unknown expanded name.
# ** Note: Beispielrechner_System.vhd(402): VHDL Compiler exiting
# End time: 16:42:21 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/jortizme/intelFPGA_pro/19.4/modelsim_ase/linuxaloem/vcom failed.
# Error in macro /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware/test_Beispielrechner_System_V4.do line 28
# /home/jortizme/intelFPGA_pro/19.4/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom Beispielrechner_System.vhd"
do /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware/test_Beispielrechner_System_V4.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:16 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Serial_in_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Serial_in_v1_0
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Serial_in_v1_0
# End time: 17:03:16 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:16 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Serial_out_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Serial_out_v1_0
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Serial_out_v1_0
# End time: 17:03:16 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:16 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Wishbone_Interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Wishbone_Interface
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Wishbone_Interface
# End time: 17:03:16 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:16 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/Serial_Wishbone_Interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Serial_Wishbone_Interface_pack
# -- Compiling entity Serial_Wishbone_Interface
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of Serial_Wishbone_Interface
# -- Loading entity DF_Serial_in_v1_0
# -- Loading entity DF_Wishbone_Interface
# -- Loading entity DF_Serial_out_v1_0
# End time: 17:03:16 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:16 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity div
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of div
# End time: 17:03:16 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:16 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mult
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of mult
# End time: 17:03:16 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:16 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/wb_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wb_arbiter
# -- Compiling architecture rtl of wb_arbiter
# End time: 17:03:16 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:16 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/bsr2_processor_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_processor_core
# -- Compiling architecture behavioral of bsr2_processor_core
# -- Loading entity mult
# -- Loading entity div
# End time: 17:03:17 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:17 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/bsr2_processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_processor
# -- Compiling architecture behavioral of bsr2_processor
# -- Loading entity Serial_Wishbone_Interface
# -- Loading entity wb_arbiter
# -- Loading entity bsr2_processor_core
# End time: 17:03:17 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:17 on Aug 20,2020
# vcom -reportprogress 300 Speicher/bsr2_ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_ram
# -- Compiling architecture behavioral of bsr2_ram
# End time: 17:03:17 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:17 on Aug 20,2020
# vcom -reportprogress 300 Speicher/bsr2_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_rom
# -- Compiling architecture behavioral of bsr2_rom
# End time: 17:03:17 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:17 on Aug 20,2020
# vcom -reportprogress 300 GPIO/GPIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity GPIO
# -- Compiling architecture rtl of GPIO
# End time: 17:03:17 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:17 on Aug 20,2020
# vcom -reportprogress 300 UART/Serieller_Sender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Serieller_Sender
# -- Compiling architecture rtl of Serieller_Sender
# End time: 17:03:17 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:17 on Aug 20,2020
# vcom -reportprogress 300 UART/Serieller_Empfaenger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Serieller_Empfaenger
# -- Compiling architecture rtl of Serieller_Empfaenger
# End time: 17:03:17 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:17 on Aug 20,2020
# vcom -reportprogress 300 UART/UART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UART
# -- Loading package NUMERIC_STD
# -- Compiling architecture behavioral of UART
# -- Loading entity Serieller_Empfaenger
# -- Loading entity Serieller_Sender
# End time: 17:03:17 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:17 on Aug 20,2020
# vcom -reportprogress 300 Timer/Timer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Timer
# -- Compiling architecture rtl of Timer
# End time: 17:03:17 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:17 on Aug 20,2020
# vcom -reportprogress 300 DMA_Controller/DMA_Kanal.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMA_Kanal
# -- Compiling architecture rtl of DMA_Kanal
# End time: 17:03:18 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:18 on Aug 20,2020
# vcom -reportprogress 300 DMA_Controller/wb_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wb_arbiter
# -- Compiling architecture rtl of wb_arbiter
# End time: 17:03:18 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:18 on Aug 20,2020
# vcom -reportprogress 300 DMA_Controller/DMA_Kontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMA_Kontroller
# -- Compiling architecture rtl of DMA_Kontroller
# -- Loading entity DMA_Kanal
# -- Loading entity wb_arbiter
# End time: 17:03:18 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:18 on Aug 20,2020
# vcom -reportprogress 300 Display/pixelmarker_pack_v1_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package pixelmarker_pack_v1_1
# -- Compiling package body pixelmarker_pack_v1_1
# -- Loading package pixelmarker_pack_v1_1
# End time: 17:03:18 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:18 on Aug 20,2020
# vcom -reportprogress 300 Display/ds_video_out_v1_0 .vhd 
# ** Error: (vcom-7) Failed to open design unit file "Display/ds_video_out_v1_0" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 17:03:18 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/jortizme/intelFPGA_pro/19.4/modelsim_ase/linuxaloem/vcom failed.
# Error in macro /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware/test_Beispielrechner_System_V4.do line 27
# /home/jortizme/intelFPGA_pro/19.4/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom Display/ds_video_out_v1_0 .vhd"
do /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware/test_Beispielrechner_System_V4.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:39 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Serial_in_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Serial_in_v1_0
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Serial_in_v1_0
# End time: 17:03:39 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:39 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Serial_out_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Serial_out_v1_0
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Serial_out_v1_0
# End time: 17:03:39 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:39 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Wishbone_Interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Wishbone_Interface
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Wishbone_Interface
# End time: 17:03:39 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:39 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/Serial_Wishbone_Interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Serial_Wishbone_Interface_pack
# -- Compiling entity Serial_Wishbone_Interface
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of Serial_Wishbone_Interface
# -- Loading entity DF_Serial_in_v1_0
# -- Loading entity DF_Wishbone_Interface
# -- Loading entity DF_Serial_out_v1_0
# End time: 17:03:39 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:39 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity div
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of div
# End time: 17:03:39 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:39 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mult
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of mult
# End time: 17:03:39 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:39 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/wb_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wb_arbiter
# -- Compiling architecture rtl of wb_arbiter
# End time: 17:03:40 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:40 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/bsr2_processor_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_processor_core
# -- Compiling architecture behavioral of bsr2_processor_core
# -- Loading entity mult
# -- Loading entity div
# End time: 17:03:40 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:40 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/bsr2_processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_processor
# -- Compiling architecture behavioral of bsr2_processor
# -- Loading entity Serial_Wishbone_Interface
# -- Loading entity wb_arbiter
# -- Loading entity bsr2_processor_core
# End time: 17:03:40 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:40 on Aug 20,2020
# vcom -reportprogress 300 Speicher/bsr2_ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_ram
# -- Compiling architecture behavioral of bsr2_ram
# End time: 17:03:40 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:40 on Aug 20,2020
# vcom -reportprogress 300 Speicher/bsr2_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_rom
# -- Compiling architecture behavioral of bsr2_rom
# End time: 17:03:40 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:40 on Aug 20,2020
# vcom -reportprogress 300 GPIO/GPIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity GPIO
# -- Compiling architecture rtl of GPIO
# End time: 17:03:40 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:40 on Aug 20,2020
# vcom -reportprogress 300 UART/Serieller_Sender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Serieller_Sender
# -- Compiling architecture rtl of Serieller_Sender
# End time: 17:03:40 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:40 on Aug 20,2020
# vcom -reportprogress 300 UART/Serieller_Empfaenger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Serieller_Empfaenger
# -- Compiling architecture rtl of Serieller_Empfaenger
# End time: 17:03:40 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:40 on Aug 20,2020
# vcom -reportprogress 300 UART/UART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UART
# -- Loading package NUMERIC_STD
# -- Compiling architecture behavioral of UART
# -- Loading entity Serieller_Empfaenger
# -- Loading entity Serieller_Sender
# End time: 17:03:40 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:40 on Aug 20,2020
# vcom -reportprogress 300 Timer/Timer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Timer
# -- Compiling architecture rtl of Timer
# End time: 17:03:41 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:41 on Aug 20,2020
# vcom -reportprogress 300 DMA_Controller/DMA_Kanal.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMA_Kanal
# -- Compiling architecture rtl of DMA_Kanal
# End time: 17:03:41 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:41 on Aug 20,2020
# vcom -reportprogress 300 DMA_Controller/wb_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wb_arbiter
# -- Compiling architecture rtl of wb_arbiter
# End time: 17:03:41 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:41 on Aug 20,2020
# vcom -reportprogress 300 DMA_Controller/DMA_Kontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMA_Kontroller
# -- Compiling architecture rtl of DMA_Kontroller
# -- Loading entity DMA_Kanal
# -- Loading entity wb_arbiter
# End time: 17:03:41 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:41 on Aug 20,2020
# vcom -reportprogress 300 Display/pixelmarker_pack_v1_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package pixelmarker_pack_v1_1
# -- Compiling package body pixelmarker_pack_v1_1
# -- Loading package pixelmarker_pack_v1_1
# End time: 17:03:41 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:41 on Aug 20,2020
# vcom -reportprogress 300 Display/ds_video_out_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ds_video_out_v1_0
# -- Loading package pixelmarker_pack_v1_1
# -- Compiling architecture arch of ds_video_out_v1_0
# End time: 17:03:41 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:41 on Aug 20,2020
# vcom -reportprogress 300 Display/sdpram_v1_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdpram_v1_2
# -- Compiling architecture rtl of sdpram_v1_2
# End time: 17:03:41 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:03:41 on Aug 20,2020
# vcom -reportprogress 300 Display/wb_ds_textdisplay_v1_0.vhd 
# -- Loading package STANDARD
# -- Compiling package wb_ds_textdisplay_v1_0_pack
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity wb_ds_textdisplay_v1_0
# -- Loading package NUMERIC_STD
# -- Loading package pixelmarker_pack_v1_1
# -- Loading package wb_ds_textdisplay_v1_0_pack
# -- Loading package MATH_REAL
# -- Compiling architecture a of wb_ds_textdisplay_v1_0
# -- Loading entity sdpram_v1_2
# ** Error: (vcom-11) Could not find work.charset_v1_0.
# ** Error (suppressible): Display/wb_ds_textdisplay_v1_0.vhd(473): (vcom-1195) Cannot find expanded name "work.charset_v1_0".
# ** Error: Display/wb_ds_textdisplay_v1_0.vhd(473): Unknown expanded name.
# ** Note: Display/wb_ds_textdisplay_v1_0.vhd(481): VHDL Compiler exiting
# End time: 17:03:41 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/jortizme/intelFPGA_pro/19.4/modelsim_ase/linuxaloem/vcom failed.
# Error in macro /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware/test_Beispielrechner_System_V4.do line 29
# /home/jortizme/intelFPGA_pro/19.4/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom Display/wb_ds_textdisplay_v1_0.vhd"
do /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware/test_Beispielrechner_System_V4.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:08 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Serial_in_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Serial_in_v1_0
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Serial_in_v1_0
# End time: 17:04:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:08 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Serial_out_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Serial_out_v1_0
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Serial_out_v1_0
# End time: 17:04:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:08 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Wishbone_Interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Wishbone_Interface
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Wishbone_Interface
# End time: 17:04:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:08 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/Serial_Wishbone_Interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Serial_Wishbone_Interface_pack
# -- Compiling entity Serial_Wishbone_Interface
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of Serial_Wishbone_Interface
# -- Loading entity DF_Serial_in_v1_0
# -- Loading entity DF_Wishbone_Interface
# -- Loading entity DF_Serial_out_v1_0
# End time: 17:04:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:08 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity div
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of div
# End time: 17:04:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:08 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mult
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of mult
# End time: 17:04:08 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:08 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/wb_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wb_arbiter
# -- Compiling architecture rtl of wb_arbiter
# End time: 17:04:09 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:09 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/bsr2_processor_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_processor_core
# -- Compiling architecture behavioral of bsr2_processor_core
# -- Loading entity mult
# -- Loading entity div
# End time: 17:04:09 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:09 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/bsr2_processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_processor
# -- Compiling architecture behavioral of bsr2_processor
# -- Loading entity Serial_Wishbone_Interface
# -- Loading entity wb_arbiter
# -- Loading entity bsr2_processor_core
# End time: 17:04:09 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:09 on Aug 20,2020
# vcom -reportprogress 300 Speicher/bsr2_ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_ram
# -- Compiling architecture behavioral of bsr2_ram
# End time: 17:04:09 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:09 on Aug 20,2020
# vcom -reportprogress 300 Speicher/bsr2_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_rom
# -- Compiling architecture behavioral of bsr2_rom
# End time: 17:04:09 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:09 on Aug 20,2020
# vcom -reportprogress 300 GPIO/GPIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity GPIO
# -- Compiling architecture rtl of GPIO
# End time: 17:04:09 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:09 on Aug 20,2020
# vcom -reportprogress 300 UART/Serieller_Sender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Serieller_Sender
# -- Compiling architecture rtl of Serieller_Sender
# End time: 17:04:09 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:09 on Aug 20,2020
# vcom -reportprogress 300 UART/Serieller_Empfaenger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Serieller_Empfaenger
# -- Compiling architecture rtl of Serieller_Empfaenger
# End time: 17:04:09 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:09 on Aug 20,2020
# vcom -reportprogress 300 UART/UART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UART
# -- Loading package NUMERIC_STD
# -- Compiling architecture behavioral of UART
# -- Loading entity Serieller_Empfaenger
# -- Loading entity Serieller_Sender
# End time: 17:04:09 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:09 on Aug 20,2020
# vcom -reportprogress 300 Timer/Timer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Timer
# -- Compiling architecture rtl of Timer
# End time: 17:04:10 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:10 on Aug 20,2020
# vcom -reportprogress 300 DMA_Controller/DMA_Kanal.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMA_Kanal
# -- Compiling architecture rtl of DMA_Kanal
# End time: 17:04:10 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:10 on Aug 20,2020
# vcom -reportprogress 300 DMA_Controller/wb_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wb_arbiter
# -- Compiling architecture rtl of wb_arbiter
# End time: 17:04:10 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:10 on Aug 20,2020
# vcom -reportprogress 300 DMA_Controller/DMA_Kontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMA_Kontroller
# -- Compiling architecture rtl of DMA_Kontroller
# -- Loading entity DMA_Kanal
# -- Loading entity wb_arbiter
# End time: 17:04:10 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:10 on Aug 20,2020
# vcom -reportprogress 300 Display/charset_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity charset_v1_0
# -- Compiling architecture rom of charset_v1_0
# End time: 17:04:10 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:10 on Aug 20,2020
# vcom -reportprogress 300 Display/pixelmarker_pack_v1_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package pixelmarker_pack_v1_1
# -- Compiling package body pixelmarker_pack_v1_1
# -- Loading package pixelmarker_pack_v1_1
# End time: 17:04:10 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:10 on Aug 20,2020
# vcom -reportprogress 300 Display/ds_video_out_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ds_video_out_v1_0
# -- Loading package pixelmarker_pack_v1_1
# -- Compiling architecture arch of ds_video_out_v1_0
# End time: 17:04:10 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:10 on Aug 20,2020
# vcom -reportprogress 300 Display/sdpram_v1_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdpram_v1_2
# -- Compiling architecture rtl of sdpram_v1_2
# End time: 17:04:10 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:10 on Aug 20,2020
# vcom -reportprogress 300 Display/wb_ds_textdisplay_v1_0.vhd 
# -- Loading package STANDARD
# -- Compiling package wb_ds_textdisplay_v1_0_pack
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity wb_ds_textdisplay_v1_0
# -- Loading package NUMERIC_STD
# -- Loading package pixelmarker_pack_v1_1
# -- Loading package wb_ds_textdisplay_v1_0_pack
# -- Loading package MATH_REAL
# -- Compiling architecture a of wb_ds_textdisplay_v1_0
# -- Loading entity sdpram_v1_2
# -- Loading entity charset_v1_0
# End time: 17:04:10 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:10 on Aug 20,2020
# vcom -reportprogress 300 Display/Display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture rtl of Display
# -- Loading entity wb_ds_textdisplay_v1_0
# -- Loading entity ds_video_out_v1_0
# End time: 17:04:10 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:10 on Aug 20,2020
# vcom -reportprogress 300 wb_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wb_arbiter
# -- Compiling architecture rtl of wb_arbiter
# End time: 17:04:11 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:11 on Aug 20,2020
# vcom -reportprogress 300 Beispielrechner_System.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Beispielrechner_System
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of Beispielrechner_System
# -- Loading entity bsr2_processor
# -- Loading entity DMA_Kontroller
# -- Loading entity wb_arbiter
# -- Loading entity bsr2_rom
# -- Loading entity bsr2_ram
# -- Loading entity GPIO
# -- Loading entity UART
# -- Loading entity Timer
# -- Loading entity Display
# End time: 17:04:11 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:11 on Aug 20,2020
# vcom -reportprogress 300 test_serial.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Test_Serial
# -- Compiling package body Test_Serial
# -- Loading package Test_Serial
# -- Loading package Test_Serial
# -- Compiling entity test
# -- Compiling architecture test of test
# End time: 17:04:11 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:11 on Aug 20,2020
# vcom -reportprogress 300 txt_util_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package txt_util_pack
# -- Compiling package body txt_util_pack
# -- Loading package txt_util_pack
# End time: 17:04:11 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:04:11 on Aug 20,2020
# vcom -reportprogress 300 Beispielrechner_System_V4_testbench.vhd 
# -- Loading package STANDARD
# -- Compiling entity Beispielrechner_System_V4_testbench
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Test_Serial
# -- Loading package txt_util_pack
# -- Compiling architecture test of Beispielrechner_System_V4_testbench
# -- Loading entity Beispielrechner_System
# End time: 17:04:11 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t ns -voptargs="+acc" work.Beispielrechner_System_V4_testbench 
# Start time: 17:04:11 on Aug 20,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_serial(body)
# Loading work.txt_util_pack(body)
# ** Warning: (vsim-3479) Time unit 'ps' is less than the simulator resolution (1ns).
#    Time: 0 ns  Iteration: 0  Root: /
# ** Warning: (vsim-3479) Time unit 'fs' is less than the simulator resolution (1ns).
#    Time: 0 ns  Iteration: 0  Root: /
# Loading work.beispielrechner_system_v4_testbench(test)
# Loading work.beispielrechner_system(arch)
# Loading work.bsr2_processor(behavioral)
# Loading work.serial_wishbone_interface(arch)
# Loading work.df_serial_in_v1_0(arch)
# Loading work.df_wishbone_interface(arch)
# Loading work.df_serial_out_v1_0(arch)
# Loading work.wb_arbiter(rtl)
# Loading work.bsr2_processor_core(behavioral)
# Loading work.mult(arch)
# Loading work.div(arch)
# Loading work.dma_kontroller(rtl)
# Loading work.dma_kanal(rtl)
# Loading work.bsr2_rom(behavioral)
# Loading work.bsr2_ram(behavioral)
# Loading work.gpio(rtl)
# Loading work.uart(behavioral)
# Loading work.serieller_empfaenger(rtl)
# Loading work.serieller_sender(rtl)
# Loading work.timer(rtl)
# Loading work.display(rtl)
# Loading work.pixelmarker_pack_v1_1(body)
# Loading work.wb_ds_textdisplay_v1_0_pack
# Loading ieee.math_real(body)
# Loading work.wb_ds_textdisplay_v1_0(a)
# Loading work.sdpram_v1_2(rtl)
# Loading work.charset_v1_0(rom)
# Loading work.ds_video_out_v1_0(arch)
# ** Warning: Design size of 10793 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# 1
# ** Error: (vish-4014) No objects found matching '/Beispielrechner_System_V4_testbench/uut/SYS_STB'.
# Error in macro /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware/test_Beispielrechner_System_V4.do line 79
# (vish-4014) No objects found matching '/Beispielrechner_System_V4_testbench/uut/SYS_STB'.
#     while executing
# "add wave              /Beispielrechner_System_V4_testbench/uut/SYS_STB"
#     invoked from within
# "if {1} {
# 	add wave -divider "Wishbone Bus"
# 	add wave              /Beispielrechner_System_V4_testbench/uut/SYS_STB
# 	add wave              /Beispielrec..."
do /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware/test_Beispielrechner_System_V4.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:37 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Serial_in_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Serial_in_v1_0
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Serial_in_v1_0
# End time: 17:08:37 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:37 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Serial_out_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Serial_out_v1_0
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Serial_out_v1_0
# End time: 17:08:37 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:37 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Wishbone_Interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Wishbone_Interface
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Wishbone_Interface
# End time: 17:08:37 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:37 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/Serial_Wishbone_Interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Serial_Wishbone_Interface_pack
# -- Compiling entity Serial_Wishbone_Interface
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of Serial_Wishbone_Interface
# -- Loading entity DF_Serial_in_v1_0
# -- Loading entity DF_Wishbone_Interface
# -- Loading entity DF_Serial_out_v1_0
# End time: 17:08:37 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:38 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity div
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of div
# End time: 17:08:38 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:38 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mult
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of mult
# End time: 17:08:38 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:38 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/wb_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wb_arbiter
# -- Compiling architecture rtl of wb_arbiter
# End time: 17:08:38 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:38 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/bsr2_processor_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_processor_core
# -- Compiling architecture behavioral of bsr2_processor_core
# -- Loading entity mult
# -- Loading entity div
# End time: 17:08:38 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:38 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/bsr2_processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_processor
# -- Compiling architecture behavioral of bsr2_processor
# -- Loading entity Serial_Wishbone_Interface
# -- Loading entity wb_arbiter
# -- Loading entity bsr2_processor_core
# End time: 17:08:38 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:38 on Aug 20,2020
# vcom -reportprogress 300 Speicher/bsr2_ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_ram
# -- Compiling architecture behavioral of bsr2_ram
# End time: 17:08:38 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:38 on Aug 20,2020
# vcom -reportprogress 300 Speicher/bsr2_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_rom
# -- Compiling architecture behavioral of bsr2_rom
# End time: 17:08:38 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:38 on Aug 20,2020
# vcom -reportprogress 300 GPIO/GPIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity GPIO
# -- Compiling architecture rtl of GPIO
# End time: 17:08:38 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:38 on Aug 20,2020
# vcom -reportprogress 300 UART/Serieller_Sender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Serieller_Sender
# -- Compiling architecture rtl of Serieller_Sender
# End time: 17:08:39 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:39 on Aug 20,2020
# vcom -reportprogress 300 UART/Serieller_Empfaenger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Serieller_Empfaenger
# -- Compiling architecture rtl of Serieller_Empfaenger
# End time: 17:08:39 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:39 on Aug 20,2020
# vcom -reportprogress 300 UART/UART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UART
# -- Loading package NUMERIC_STD
# -- Compiling architecture behavioral of UART
# -- Loading entity Serieller_Empfaenger
# -- Loading entity Serieller_Sender
# End time: 17:08:39 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:39 on Aug 20,2020
# vcom -reportprogress 300 Timer/Timer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Timer
# -- Compiling architecture rtl of Timer
# End time: 17:08:39 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:39 on Aug 20,2020
# vcom -reportprogress 300 DMA_Controller/DMA_Kanal.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMA_Kanal
# -- Compiling architecture rtl of DMA_Kanal
# End time: 17:08:39 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:39 on Aug 20,2020
# vcom -reportprogress 300 DMA_Controller/wb_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wb_arbiter
# -- Compiling architecture rtl of wb_arbiter
# End time: 17:08:39 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:39 on Aug 20,2020
# vcom -reportprogress 300 DMA_Controller/DMA_Kontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMA_Kontroller
# -- Compiling architecture rtl of DMA_Kontroller
# -- Loading entity DMA_Kanal
# -- Loading entity wb_arbiter
# End time: 17:08:39 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:39 on Aug 20,2020
# vcom -reportprogress 300 Display/charset_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity charset_v1_0
# -- Compiling architecture rom of charset_v1_0
# End time: 17:08:39 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:39 on Aug 20,2020
# vcom -reportprogress 300 Display/pixelmarker_pack_v1_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package pixelmarker_pack_v1_1
# -- Compiling package body pixelmarker_pack_v1_1
# -- Loading package pixelmarker_pack_v1_1
# End time: 17:08:39 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:39 on Aug 20,2020
# vcom -reportprogress 300 Display/ds_video_out_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ds_video_out_v1_0
# -- Loading package pixelmarker_pack_v1_1
# -- Compiling architecture arch of ds_video_out_v1_0
# End time: 17:08:39 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:40 on Aug 20,2020
# vcom -reportprogress 300 Display/sdpram_v1_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdpram_v1_2
# -- Compiling architecture rtl of sdpram_v1_2
# End time: 17:08:40 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:40 on Aug 20,2020
# vcom -reportprogress 300 Display/wb_ds_textdisplay_v1_0.vhd 
# -- Loading package STANDARD
# -- Compiling package wb_ds_textdisplay_v1_0_pack
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity wb_ds_textdisplay_v1_0
# -- Loading package NUMERIC_STD
# -- Loading package pixelmarker_pack_v1_1
# -- Loading package wb_ds_textdisplay_v1_0_pack
# -- Loading package MATH_REAL
# -- Compiling architecture a of wb_ds_textdisplay_v1_0
# -- Loading entity sdpram_v1_2
# -- Loading entity charset_v1_0
# End time: 17:08:40 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:40 on Aug 20,2020
# vcom -reportprogress 300 Display/Display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture rtl of Display
# -- Loading entity wb_ds_textdisplay_v1_0
# -- Loading entity ds_video_out_v1_0
# End time: 17:08:40 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:40 on Aug 20,2020
# vcom -reportprogress 300 wb_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wb_arbiter
# -- Compiling architecture rtl of wb_arbiter
# End time: 17:08:40 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:40 on Aug 20,2020
# vcom -reportprogress 300 Beispielrechner_System.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Beispielrechner_System
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of Beispielrechner_System
# -- Loading entity bsr2_processor
# -- Loading entity DMA_Kontroller
# -- Loading entity wb_arbiter
# -- Loading entity bsr2_rom
# -- Loading entity bsr2_ram
# -- Loading entity GPIO
# -- Loading entity UART
# -- Loading entity Timer
# -- Loading entity Display
# End time: 17:08:40 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:40 on Aug 20,2020
# vcom -reportprogress 300 test_serial.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Test_Serial
# -- Compiling package body Test_Serial
# -- Loading package Test_Serial
# -- Loading package Test_Serial
# -- Compiling entity test
# -- Compiling architecture test of test
# End time: 17:08:40 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:40 on Aug 20,2020
# vcom -reportprogress 300 txt_util_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package txt_util_pack
# -- Compiling package body txt_util_pack
# -- Loading package txt_util_pack
# End time: 17:08:40 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:08:40 on Aug 20,2020
# vcom -reportprogress 300 Beispielrechner_System_V4_testbench.vhd 
# -- Loading package STANDARD
# -- Compiling entity Beispielrechner_System_V4_testbench
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Test_Serial
# -- Loading package txt_util_pack
# -- Compiling architecture test of Beispielrechner_System_V4_testbench
# -- Loading entity Beispielrechner_System
# End time: 17:08:40 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:08:43 on Aug 20,2020, Elapsed time: 0:04:32
# Errors: 3, Warnings: 4
# vsim -t ns -voptargs="+acc" work.Beispielrechner_System_V4_testbench 
# Start time: 17:08:43 on Aug 20,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_serial(body)
# Loading work.txt_util_pack(body)
# ** Warning: (vsim-3479) Time unit 'ps' is less than the simulator resolution (1ns).
#    Time: 0 ns  Iteration: 0  Root: /
# ** Warning: (vsim-3479) Time unit 'fs' is less than the simulator resolution (1ns).
#    Time: 0 ns  Iteration: 0  Root: /
# Loading work.beispielrechner_system_v4_testbench(test)
# Loading work.beispielrechner_system(arch)
# Loading work.bsr2_processor(behavioral)
# Loading work.serial_wishbone_interface(arch)
# Loading work.df_serial_in_v1_0(arch)
# Loading work.df_wishbone_interface(arch)
# Loading work.df_serial_out_v1_0(arch)
# Loading work.wb_arbiter(rtl)
# Loading work.bsr2_processor_core(behavioral)
# Loading work.mult(arch)
# Loading work.div(arch)
# Loading work.dma_kontroller(rtl)
# Loading work.dma_kanal(rtl)
# Loading work.bsr2_rom(behavioral)
# Loading work.bsr2_ram(behavioral)
# Loading work.gpio(rtl)
# Loading work.uart(behavioral)
# Loading work.serieller_empfaenger(rtl)
# Loading work.serieller_sender(rtl)
# Loading work.timer(rtl)
# Loading work.display(rtl)
# Loading work.pixelmarker_pack_v1_1(body)
# Loading work.wb_ds_textdisplay_v1_0_pack
# Loading ieee.math_real(body)
# Loading work.wb_ds_textdisplay_v1_0(a)
# Loading work.sdpram_v1_2(rtl)
# Loading work.charset_v1_0(rom)
# Loading work.ds_video_out_v1_0(arch)
# ** Warning: Design size of 10793 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# 1
# 0 ns
# 73500 ns
do /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware/test_Beispielrechner_System_V3.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:18:58 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Serial_in_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Serial_in_v1_0
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Serial_in_v1_0
# End time: 17:18:58 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:18:58 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Serial_out_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Serial_out_v1_0
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Serial_out_v1_0
# End time: 17:18:58 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:18:58 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Wishbone_Interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Wishbone_Interface
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Wishbone_Interface
# End time: 17:18:59 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:18:59 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/Serial_Wishbone_Interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Serial_Wishbone_Interface_pack
# -- Compiling entity Serial_Wishbone_Interface
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of Serial_Wishbone_Interface
# -- Loading entity DF_Serial_in_v1_0
# -- Loading entity DF_Wishbone_Interface
# -- Loading entity DF_Serial_out_v1_0
# End time: 17:18:59 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:18:59 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity div
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of div
# End time: 17:18:59 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:18:59 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mult
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of mult
# End time: 17:18:59 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:18:59 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/wb_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wb_arbiter
# -- Compiling architecture rtl of wb_arbiter
# End time: 17:18:59 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:18:59 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/bsr2_processor_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_processor_core
# -- Compiling architecture behavioral of bsr2_processor_core
# -- Loading entity mult
# -- Loading entity div
# End time: 17:18:59 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:18:59 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/bsr2_processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_processor
# -- Compiling architecture behavioral of bsr2_processor
# -- Loading entity Serial_Wishbone_Interface
# -- Loading entity wb_arbiter
# -- Loading entity bsr2_processor_core
# End time: 17:18:59 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:18:59 on Aug 20,2020
# vcom -reportprogress 300 Speicher/bsr2_ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_ram
# -- Compiling architecture behavioral of bsr2_ram
# End time: 17:18:59 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:18:59 on Aug 20,2020
# vcom -reportprogress 300 Speicher/bsr2_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_rom
# -- Compiling architecture behavioral of bsr2_rom
# End time: 17:18:59 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:19:00 on Aug 20,2020
# vcom -reportprogress 300 GPIO/GPIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity GPIO
# -- Compiling architecture rtl of GPIO
# End time: 17:19:00 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:19:00 on Aug 20,2020
# vcom -reportprogress 300 UART/Serieller_Sender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Serieller_Sender
# -- Compiling architecture rtl of Serieller_Sender
# End time: 17:19:00 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:19:00 on Aug 20,2020
# vcom -reportprogress 300 UART/Serieller_Empfaenger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Serieller_Empfaenger
# -- Compiling architecture rtl of Serieller_Empfaenger
# End time: 17:19:00 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:19:00 on Aug 20,2020
# vcom -reportprogress 300 UART/UART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UART
# -- Loading package NUMERIC_STD
# -- Compiling architecture behavioral of UART
# -- Loading entity Serieller_Empfaenger
# -- Loading entity Serieller_Sender
# End time: 17:19:00 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:19:00 on Aug 20,2020
# vcom -reportprogress 300 Timer/Timer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Timer
# -- Compiling architecture rtl of Timer
# End time: 17:19:00 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:19:00 on Aug 20,2020
# vcom -reportprogress 300 DMA_Controller/DMA_Kanal.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMA_Kanal
# -- Compiling architecture rtl of DMA_Kanal
# End time: 17:19:00 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:19:00 on Aug 20,2020
# vcom -reportprogress 300 DMA_Controller/wb_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wb_arbiter
# -- Compiling architecture rtl of wb_arbiter
# End time: 17:19:00 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:19:00 on Aug 20,2020
# vcom -reportprogress 300 DMA_Controller/DMA_Kontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMA_Kontroller
# -- Compiling architecture rtl of DMA_Kontroller
# -- Loading entity DMA_Kanal
# -- Loading entity wb_arbiter
# End time: 17:19:00 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:19:00 on Aug 20,2020
# vcom -reportprogress 300 Display/charset_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity charset_v1_0
# -- Compiling architecture rom of charset_v1_0
# End time: 17:19:00 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:19:00 on Aug 20,2020
# vcom -reportprogress 300 Display/pixelmarker_pack_v1_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package pixelmarker_pack_v1_1
# -- Compiling package body pixelmarker_pack_v1_1
# -- Loading package pixelmarker_pack_v1_1
# End time: 17:19:01 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:19:01 on Aug 20,2020
# vcom -reportprogress 300 Display/ds_video_out_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ds_video_out_v1_0
# -- Loading package pixelmarker_pack_v1_1
# -- Compiling architecture arch of ds_video_out_v1_0
# End time: 17:19:01 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:19:01 on Aug 20,2020
# vcom -reportprogress 300 Display/sdpram_v1_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdpram_v1_2
# -- Compiling architecture rtl of sdpram_v1_2
# End time: 17:19:01 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:19:01 on Aug 20,2020
# vcom -reportprogress 300 Display/wb_ds_textdisplay_v1_0.vhd 
# -- Loading package STANDARD
# -- Compiling package wb_ds_textdisplay_v1_0_pack
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity wb_ds_textdisplay_v1_0
# -- Loading package NUMERIC_STD
# -- Loading package pixelmarker_pack_v1_1
# -- Loading package wb_ds_textdisplay_v1_0_pack
# -- Loading package MATH_REAL
# -- Compiling architecture a of wb_ds_textdisplay_v1_0
# -- Loading entity sdpram_v1_2
# -- Loading entity charset_v1_0
# End time: 17:19:01 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:19:01 on Aug 20,2020
# vcom -reportprogress 300 Display/Display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture rtl of Display
# -- Loading entity wb_ds_textdisplay_v1_0
# -- Loading entity ds_video_out_v1_0
# End time: 17:19:01 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:19:01 on Aug 20,2020
# vcom -reportprogress 300 Beispielrechner_System.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Beispielrechner_System
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of Beispielrechner_System
# -- Loading entity bsr2_processor
# -- Loading entity DMA_Kontroller
# -- Loading entity wb_arbiter
# -- Loading entity bsr2_rom
# -- Loading entity bsr2_ram
# -- Loading entity GPIO
# -- Loading entity UART
# -- Loading entity Timer
# -- Loading entity Display
# End time: 17:19:01 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:19:01 on Aug 20,2020
# vcom -reportprogress 300 test_serial.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Test_Serial
# -- Compiling package body Test_Serial
# -- Loading package Test_Serial
# -- Loading package Test_Serial
# -- Compiling entity test
# -- Compiling architecture test of test
# End time: 17:19:01 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:19:01 on Aug 20,2020
# vcom -reportprogress 300 txt_util_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package txt_util_pack
# -- Compiling package body txt_util_pack
# -- Loading package txt_util_pack
# End time: 17:19:01 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:19:01 on Aug 20,2020
# vcom -reportprogress 300 Beispielrechner_System_V3_testbench.vhd 
# -- Loading package STANDARD
# -- Compiling entity Beispielrechner_System_V3_testbench
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Test_Serial
# -- Loading package txt_util_pack
# -- Compiling architecture test of Beispielrechner_System_V3_testbench
# -- Loading entity Beispielrechner_System
# End time: 17:19:01 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:19:04 on Aug 20,2020, Elapsed time: 0:10:21
# Errors: 3, Warnings: 4
# vsim -t ns -voptargs="+acc" work.Beispielrechner_System_V3_testbench 
# Start time: 17:19:04 on Aug 20,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_serial(body)
# Loading work.txt_util_pack(body)
# ** Warning: (vsim-3479) Time unit 'ps' is less than the simulator resolution (1ns).
#    Time: 0 ns  Iteration: 0  Root: /
# ** Warning: (vsim-3479) Time unit 'fs' is less than the simulator resolution (1ns).
#    Time: 0 ns  Iteration: 0  Root: /
# Loading work.beispielrechner_system_v3_testbench(test)
# Loading work.beispielrechner_system(arch)
# Loading work.bsr2_processor(behavioral)
# Loading work.serial_wishbone_interface(arch)
# Loading work.df_serial_in_v1_0(arch)
# Loading work.df_wishbone_interface(arch)
# Loading work.df_serial_out_v1_0(arch)
# Loading work.wb_arbiter(rtl)
# Loading work.bsr2_processor_core(behavioral)
# Loading work.mult(arch)
# Loading work.div(arch)
# Loading work.dma_kontroller(rtl)
# Loading work.dma_kanal(rtl)
# Loading work.bsr2_rom(behavioral)
# Loading work.bsr2_ram(behavioral)
# Loading work.gpio(rtl)
# Loading work.uart(behavioral)
# Loading work.serieller_empfaenger(rtl)
# Loading work.serieller_sender(rtl)
# Loading work.timer(rtl)
# Loading work.display(rtl)
# Loading work.pixelmarker_pack_v1_1(body)
# Loading work.wb_ds_textdisplay_v1_0_pack
# Loading ieee.math_real(body)
# Loading work.wb_ds_textdisplay_v1_0(a)
# Loading work.sdpram_v1_2(rtl)
# Loading work.charset_v1_0(rom)
# Loading work.ds_video_out_v1_0(arch)
# ** Warning: Design size of 10836 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# 1
# ** Error: (vish-4014) No objects found matching '/beispielrechner_system_v3_testbench/uut/DMA_Inst/STB_I/DMA_STB'.
# Error in macro /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware/test_Beispielrechner_System_V3.do line 93
# (vish-4014) No objects found matching '/beispielrechner_system_v3_testbench/uut/DMA_Inst/STB_I/DMA_STB'.
#     while executing
# "add wave /beispielrechner_system_v3_testbench/uut/DMA_Inst/STB_I/DMA_STB"
#     invoked from within
# "if {1} {
# 	add wave -divider "DMA_Controller"
# 	add wave /beispielrechner_system_v3_testbench/uut/DMA_Inst/STB_I/DMA_STB
# 	add wave /beispielrechner_syst..."
do /home/jortizme/Documents/HS/Digitale_Komponenten/Praktikum/Uebung_3/Hardware/test_Beispielrechner_System_V3.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:20:59 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Serial_in_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Serial_in_v1_0
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Serial_in_v1_0
# End time: 17:20:59 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:20:59 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Serial_out_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Serial_out_v1_0
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Serial_out_v1_0
# End time: 17:20:59 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:20:59 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/DF_Wishbone_Interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DF_Wishbone_Interface
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of DF_Wishbone_Interface
# End time: 17:20:59 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:20:59 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/Serial_Wishbone_Interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Serial_Wishbone_Interface_pack
# -- Compiling entity Serial_Wishbone_Interface
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of Serial_Wishbone_Interface
# -- Loading entity DF_Serial_in_v1_0
# -- Loading entity DF_Wishbone_Interface
# -- Loading entity DF_Serial_out_v1_0
# End time: 17:20:59 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:20:59 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/div.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity div
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of div
# End time: 17:20:59 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:20:59 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mult
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of mult
# End time: 17:21:00 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:21:00 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/wb_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wb_arbiter
# -- Compiling architecture rtl of wb_arbiter
# End time: 17:21:00 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:21:00 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/bsr2_processor_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_processor_core
# -- Compiling architecture behavioral of bsr2_processor_core
# -- Loading entity mult
# -- Loading entity div
# End time: 17:21:00 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:21:00 on Aug 20,2020
# vcom -reportprogress 300 Prozessor/bsr2_processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_processor
# -- Compiling architecture behavioral of bsr2_processor
# -- Loading entity Serial_Wishbone_Interface
# -- Loading entity wb_arbiter
# -- Loading entity bsr2_processor_core
# End time: 17:21:00 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:21:00 on Aug 20,2020
# vcom -reportprogress 300 Speicher/bsr2_ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_ram
# -- Compiling architecture behavioral of bsr2_ram
# End time: 17:21:00 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:21:00 on Aug 20,2020
# vcom -reportprogress 300 Speicher/bsr2_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bsr2_rom
# -- Compiling architecture behavioral of bsr2_rom
# End time: 17:21:00 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:21:00 on Aug 20,2020
# vcom -reportprogress 300 GPIO/GPIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity GPIO
# -- Compiling architecture rtl of GPIO
# End time: 17:21:00 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:21:00 on Aug 20,2020
# vcom -reportprogress 300 UART/Serieller_Sender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Serieller_Sender
# -- Compiling architecture rtl of Serieller_Sender
# End time: 17:21:00 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:21:00 on Aug 20,2020
# vcom -reportprogress 300 UART/Serieller_Empfaenger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Serieller_Empfaenger
# -- Compiling architecture rtl of Serieller_Empfaenger
# End time: 17:21:00 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:21:01 on Aug 20,2020
# vcom -reportprogress 300 UART/UART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UART
# -- Loading package NUMERIC_STD
# -- Compiling architecture behavioral of UART
# -- Loading entity Serieller_Empfaenger
# -- Loading entity Serieller_Sender
# End time: 17:21:01 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:21:01 on Aug 20,2020
# vcom -reportprogress 300 Timer/Timer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Timer
# -- Compiling architecture rtl of Timer
# End time: 17:21:01 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:21:01 on Aug 20,2020
# vcom -reportprogress 300 DMA_Controller/DMA_Kanal.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMA_Kanal
# -- Compiling architecture rtl of DMA_Kanal
# End time: 17:21:01 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:21:01 on Aug 20,2020
# vcom -reportprogress 300 DMA_Controller/wb_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wb_arbiter
# -- Compiling architecture rtl of wb_arbiter
# End time: 17:21:01 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:21:01 on Aug 20,2020
# vcom -reportprogress 300 DMA_Controller/DMA_Kontroller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMA_Kontroller
# -- Compiling architecture rtl of DMA_Kontroller
# -- Loading entity DMA_Kanal
# -- Loading entity wb_arbiter
# End time: 17:21:01 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:21:01 on Aug 20,2020
# vcom -reportprogress 300 Display/charset_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity charset_v1_0
# -- Compiling architecture rom of charset_v1_0
# End time: 17:21:01 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:21:01 on Aug 20,2020
# vcom -reportprogress 300 Display/pixelmarker_pack_v1_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package pixelmarker_pack_v1_1
# -- Compiling package body pixelmarker_pack_v1_1
# -- Loading package pixelmarker_pack_v1_1
# End time: 17:21:01 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:21:01 on Aug 20,2020
# vcom -reportprogress 300 Display/ds_video_out_v1_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ds_video_out_v1_0
# -- Loading package pixelmarker_pack_v1_1
# -- Compiling architecture arch of ds_video_out_v1_0
# End time: 17:21:01 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:21:01 on Aug 20,2020
# vcom -reportprogress 300 Display/sdpram_v1_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sdpram_v1_2
# -- Compiling architecture rtl of sdpram_v1_2
# End time: 17:21:01 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:21:01 on Aug 20,2020
# vcom -reportprogress 300 Display/wb_ds_textdisplay_v1_0.vhd 
# -- Loading package STANDARD
# -- Compiling package wb_ds_textdisplay_v1_0_pack
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity wb_ds_textdisplay_v1_0
# -- Loading package NUMERIC_STD
# -- Loading package pixelmarker_pack_v1_1
# -- Loading package wb_ds_textdisplay_v1_0_pack
# -- Loading package MATH_REAL
# -- Compiling architecture a of wb_ds_textdisplay_v1_0
# -- Loading entity sdpram_v1_2
# -- Loading entity charset_v1_0
# End time: 17:21:02 on Aug 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:21:02 on Aug 20,2020
# vcom -reportprogress 300 Display/Display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Display
# -- Compiling architecture rtl of Display
# -- Loading entity wb_ds_textdisplay_v1_0
# -- Loading entity ds_video_out_v1_0
# End time: 17:21:02 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:21:02 on Aug 20,2020
# vcom -reportprogress 300 Beispielrechner_System.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Beispielrechner_System
# -- Loading package NUMERIC_STD
# -- Compiling architecture arch of Beispielrechner_System
# -- Loading entity bsr2_processor
# -- Loading entity DMA_Kontroller
# -- Loading entity wb_arbiter
# -- Loading entity bsr2_rom
# -- Loading entity bsr2_ram
# -- Loading entity GPIO
# -- Loading entity UART
# -- Loading entity Timer
# -- Loading entity Display
# End time: 17:21:02 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:21:02 on Aug 20,2020
# vcom -reportprogress 300 test_serial.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Test_Serial
# -- Compiling package body Test_Serial
# -- Loading package Test_Serial
# -- Loading package Test_Serial
# -- Compiling entity test
# -- Compiling architecture test of test
# End time: 17:21:02 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:21:02 on Aug 20,2020
# vcom -reportprogress 300 txt_util_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package txt_util_pack
# -- Compiling package body txt_util_pack
# -- Loading package txt_util_pack
# End time: 17:21:02 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 17:21:02 on Aug 20,2020
# vcom -reportprogress 300 Beispielrechner_System_V3_testbench.vhd 
# -- Loading package STANDARD
# -- Compiling entity Beispielrechner_System_V3_testbench
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Test_Serial
# -- Loading package txt_util_pack
# -- Compiling architecture test of Beispielrechner_System_V3_testbench
# -- Loading entity Beispielrechner_System
# End time: 17:21:02 on Aug 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:21:04 on Aug 20,2020, Elapsed time: 0:02:00
# Errors: 3, Warnings: 4
# vsim -t ns -voptargs="+acc" work.Beispielrechner_System_V3_testbench 
# Start time: 17:21:04 on Aug 20,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_serial(body)
# Loading work.txt_util_pack(body)
# ** Warning: (vsim-3479) Time unit 'ps' is less than the simulator resolution (1ns).
#    Time: 0 ns  Iteration: 0  Root: /
# ** Warning: (vsim-3479) Time unit 'fs' is less than the simulator resolution (1ns).
#    Time: 0 ns  Iteration: 0  Root: /
# Loading work.beispielrechner_system_v3_testbench(test)
# Loading work.beispielrechner_system(arch)
# Loading work.bsr2_processor(behavioral)
# Loading work.serial_wishbone_interface(arch)
# Loading work.df_serial_in_v1_0(arch)
# Loading work.df_wishbone_interface(arch)
# Loading work.df_serial_out_v1_0(arch)
# Loading work.wb_arbiter(rtl)
# Loading work.bsr2_processor_core(behavioral)
# Loading work.mult(arch)
# Loading work.div(arch)
# Loading work.dma_kontroller(rtl)
# Loading work.dma_kanal(rtl)
# Loading work.bsr2_rom(behavioral)
# Loading work.bsr2_ram(behavioral)
# Loading work.gpio(rtl)
# Loading work.uart(behavioral)
# Loading work.serieller_empfaenger(rtl)
# Loading work.serieller_sender(rtl)
# Loading work.timer(rtl)
# Loading work.display(rtl)
# Loading work.pixelmarker_pack_v1_1(body)
# Loading work.wb_ds_textdisplay_v1_0_pack
# Loading ieee.math_real(body)
# Loading work.wb_ds_textdisplay_v1_0(a)
# Loading work.sdpram_v1_2(rtl)
# Loading work.charset_v1_0(rom)
# Loading work.ds_video_out_v1_0(arch)
# ** Warning: Design size of 10836 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# WARNING: No extended dataflow license exists
# 1
# ** Note: Test fuer Aufgabe 1 ('a' senden, 'A' empfangen)
#    Time: 200 us  Iteration: 0  Instance: /beispielrechner_system_v3_testbench
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 200070 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 200170 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 200270 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 200370 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 200470 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 200570 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 200670 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 200770 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 200870 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 200970 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 201070 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 201170 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 201270 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 201370 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 201470 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 201570 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 201670 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 201770 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 201870 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 201970 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 202070 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 202170 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 202270 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 202370 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 202470 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 202570 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 202670 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 202770 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 202870 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 202970 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 203070 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 203170 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 203270 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 203370 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 203470 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 203570 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 203670 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 203770 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 203870 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 203970 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 204070 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 204170 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 204270 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 204370 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 204470 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 204570 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 204670 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 204770 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 204870 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 204970 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 205070 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 205170 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 205270 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 205370 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 205470 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 205570 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 205670 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 205770 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 205870 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 205970 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 206070 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 206170 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 206270 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 206370 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 206470 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 206570 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 206670 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 206770 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 206870 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 206970 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 207070 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 207170 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 207270 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 207370 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 207470 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 207570 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 207670 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 207770 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 207870 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 207970 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 208070 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 208170 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 208270 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 208370 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 208470 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 208570 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 208670 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 208680 ns  Iteration: 1  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 208680 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 217430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 217530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 217630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 217730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 217830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 217930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 218030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 218130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 218230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 218330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 218430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 218530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 218630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 218730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 218830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 218930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 219030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 219130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 219230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 219330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 219430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 219530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 219630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 219730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 219830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 219930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 220030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 220130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 220230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 220330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 220430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 220530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 220630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 220730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 220830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 220930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 221030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 221130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 221230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 221330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 221430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 221530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 221630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 221730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 221830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 221930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 222030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 222130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 222230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 222330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 222430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 222530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 222630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 222730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 222830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 222930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 223030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 223130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 223230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 223330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 223430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 223530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 223630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 223730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 223830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 223930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 224030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 224130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 224230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 224330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 224430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 224530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 224630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 224730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 224830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 224930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 225030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 225130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 225230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 225330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 225430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 225530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 225630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 225730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 225830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 225930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 226030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 226130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 226230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 226330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 226430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 226530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 226630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 226730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 226830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 226930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 227030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 227130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 227230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 227330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 227430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 227530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 227630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 227730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 227830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 227930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 228030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 228130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 228230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 228330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 228430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 228530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 228630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 228730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 228830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 228930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 229030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 229130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 229230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 229330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 229430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 229530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 229630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 229730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 229830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 229930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 230030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 230130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 230230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 230330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 230430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 230530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 230630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 230730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 230830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 230930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 231030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 231130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 231230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 231330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 231430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 231530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 231630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 231730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 231830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 231930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 232030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 232130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 232230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 232330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 232430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 232530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 232630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 232730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 232830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 232930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 233030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 233130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 233230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 233330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 233430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 233530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 233630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 233730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 233830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 233930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 234030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 234130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 234230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 234330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 234430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 234530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 234630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 234730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 234830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 234930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 235030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 235130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 235230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 235330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 235430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 235530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 235630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 235730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 235830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 235930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 236030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 236130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 236230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 236330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 236430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 236530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 236630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 236730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 236830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 236930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 237030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 237130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 237230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 237330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 237430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 237530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 237630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 237730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 237830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 237930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 238030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 238130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 238230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 238330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 238430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 238530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 238630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 238730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 238830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 238930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 239030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 239130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 239230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 239330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 239430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 239530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 239630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 239730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 239830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 239930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 240030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 240130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 240230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 240330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 240430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 240530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 240630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 240730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 240830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 240930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 241030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 241130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 241230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 241330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 241430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 241530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 241630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 241730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 241830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 241930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 242030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 242130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 242230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 242330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 242430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 242530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 242630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 242730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 242830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 242930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 243030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 243130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 243230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 243330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 243430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 243530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 243630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 243730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 243830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 243930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 244030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 244130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 244230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 244330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 244430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 244530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 244630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 244730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 244830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 244930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 245030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 245130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 245230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 245330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 245430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 245530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 245630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 245730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 245830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 245930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 246030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 246130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 246230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 246330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 246430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 246530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 246630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 246730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 246830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 246930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 247030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 247130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 247230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 247330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 247430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 247530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 247630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 247730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 247830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 247930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 248030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 248130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 248230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 248330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 248430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 248530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 248630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 248730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 248830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 248930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 249030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 249130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 249230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 249330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 249430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 249530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 249630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 249730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 249830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 249930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 250030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 250130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 250230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 250330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 250430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 250530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 250630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 250730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 250830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 250930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 251030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 251130 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 251230 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 251330 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 251430 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 251530 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 251630 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 251730 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 251830 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 251930 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 252030 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 252090 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 269510 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 269610 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 269710 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 269810 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 269910 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 270010 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 270110 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 270210 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 270310 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 270410 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 270510 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 270610 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 270710 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 270810 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 270910 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 271010 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 271110 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 271210 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 271310 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 271410 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 271510 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 271610 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 271710 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 271810 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 271910 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 272010 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 272110 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 272210 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 272310 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 272410 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 272510 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 272610 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 272710 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 272810 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 272910 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 273010 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 273110 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 273210 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 273310 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 273410 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 273510 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 273610 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 273710 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 273810 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 273910 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 274010 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 274110 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 274210 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 274310 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 274410 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 274510 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 274610 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 274710 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 274810 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 274910 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 275010 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 275110 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 275210 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 275310 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 275410 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 275510 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 275610 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 275710 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 275810 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 275910 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 276010 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 276110 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 276210 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 276310 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 276410 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 276510 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 276610 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 276710 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 276810 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 276910 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 277010 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 277110 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 277210 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 277310 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 277410 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 277510 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 277610 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 277710 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 277810 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 277910 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 278010 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 278110 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 278120 ns  Iteration: 1  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Error: Serieller_Empfaenger: Frame Error
#    Time: 278120 ns  Iteration: 2  Region: /beispielrechner_system_v3_testbench/uut/UART_Inst/Empfaenger/Steuerwerk
# ** Note: Gesendet:  'a'
#    Time: 286800 ns  Iteration: 0  Instance: /beispielrechner_system_v3_testbench
# 0 ns
# 504 us
# End time: 17:32:41 on Aug 20,2020, Elapsed time: 0:11:37
# Errors: 537, Warnings: 4
