# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
# Design: Design "detector" has been set as active.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work detector -2002  $dsn/src/tb_mealy.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/clases/ca_lib/7_dey_activeHDL/detector_1101/detector/src/tb_mealy.vhd
# Compile Entity "tb_moore_mealy"
# Compile Architecture "behavior" of Entity "tb_moore_mealy"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim -O5 +access +r +m+moore_machine moore_machine Behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6422 kB (elbread=427 elab2=5856 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location F:\clases\ca_lib\7_dey_activeHDL\detector_1101\detector\src\wave.asdb
#  12:34 AM, Thursday, January 5, 2023
#  Simulation has been initialized
# add wave -noreg {/moore_machine/input}
# add wave -noreg {/moore_machine/output}
# add wave -noreg {/moore_machine/clk}
# add wave -noreg {/moore_machine/state}
# add wave -noreg {/moore_machine/next_state}
# 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'F:/clases/ca_lib/7_dey_activeHDL/detector_1101/detector/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 800 ns
# KERNEL: stopped at time: 900 ns
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+tb_moore_mealy tb_moore_mealy behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6424 kB (elbread=427 elab2=5857 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location F:\clases\ca_lib\7_dey_activeHDL\detector_1101\detector\src\wave.asdb
#  12:35 AM, Thursday, January 5, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'F:/clases/ca_lib/7_dey_activeHDL/detector_1101/detector/src/wave.asdb'.
# add wave -noreg {/tb_moore_mealy/input}
# add wave -noreg {/tb_moore_mealy/reset}
# add wave -noreg {/tb_moore_mealy/clk}
# add wave -noreg {/tb_moore_mealy/output_moore}
# add wave -noreg {/tb_moore_mealy/output_mealy}
# add wave -noreg {/tb_moore_mealy/clk_period}
# 6 object(s) traced.
run 200 ns
# KERNEL: stopped at time: 200 ns
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work detector -2002  $dsn/src/detector_0110.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/clases/ca_lib/7_dey_activeHDL/detector_1101/detector/src/detector_0110.vhd
# Compile Entity "mealy_detector"
# Compile Architecture "Behavioral" of Entity "mealy_detector"
# Error: COMP96_0078: detector_0110.vhd : (33, 6): Unknown identifier "prsent_state".
# Error: COMP96_0133: detector_0110.vhd : (33, 6): Cannot find object declaration.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work detector -2002  $dsn/src/detector_0110.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/clases/ca_lib/7_dey_activeHDL/detector_1101/detector/src/detector_0110.vhd
# Compile Entity "mealy_detector"
# Compile Architecture "Behavioral" of Entity "mealy_detector"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work detector -2002  $dsn/src/moore_0110.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/clases/ca_lib/7_dey_activeHDL/detector_1101/detector/src/moore_0110.vhd
# Compile Entity "moore_machine"
# Compile Architecture "Behavioral" of Entity "moore_machine"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work detector -2002  $dsn/src/moore_0110.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/clases/ca_lib/7_dey_activeHDL/detector_1101/detector/src/moore_0110.vhd
# Compile Entity "moore_machine"
# Compile Architecture "Behavioral" of Entity "moore_machine"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work detector -2002  $dsn/src/tb_moore_0110.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/clases/ca_lib/7_dey_activeHDL/detector_1101/detector/src/tb_moore_0110.vhd
# Compile Entity "tb_moore_mealy"
# Compile Architecture "behavior" of Entity "tb_moore_mealy"
# Error: COMP96_0029: tb_moore_0110.vhd : (25, 1): Expression expected.
# Error: COMP96_0019: tb_moore_0110.vhd : (25, 1): Keyword 'when' expected.
# Error: COMP96_0015: tb_moore_0110.vhd : (25, 1): ';' expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work detector -2002  $dsn/src/tb_moore_0110.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/clases/ca_lib/7_dey_activeHDL/detector_1101/detector/src/tb_moore_0110.vhd
# Compile Entity "tb_moore_mealy"
# Compile Architecture "behavior" of Entity "tb_moore_mealy"
# Error: COMP96_0078: tb_moore_0110.vhd : (12, 63): Unknown identifier "output".
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work detector -2002  $dsn/src/tb_moore_0110.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/clases/ca_lib/7_dey_activeHDL/detector_1101/detector/src/tb_moore_0110.vhd
# Compile Entity "tb_moore_mealy"
# Compile Architecture "behavior" of Entity "tb_moore_mealy"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+tb_moore_mealy tb_moore_mealy behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
acom -O3 -e 100 -work detector -2002  $dsn/src/tb_mealy.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/clases/ca_lib/7_dey_activeHDL/detector_1101/detector/src/tb_mealy.vhd
# Compile Entity "tb_moore_mealy"
# Compile Architecture "behavior" of Entity "tb_moore_mealy"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6424 kB (elbread=427 elab2=5857 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location F:\clases\ca_lib\7_dey_activeHDL\detector_1101\detector\src\wave.asdb
#  1:11 AM, Thursday, January 5, 2023
#  Simulation has been initialized
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+tb_moore_mealy tb_moore_mealy behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6424 kB (elbread=427 elab2=5857 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location F:\clases\ca_lib\7_dey_activeHDL\detector_1101\detector\src\wave.asdb
#  1:12 AM, Thursday, January 5, 2023
#  Simulation has been initialized
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work detector -2002  $dsn/src/tb_moore_0110.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/clases/ca_lib/7_dey_activeHDL/detector_1101/detector/src/tb_moore_0110.vhd
# Compile Entity "moore_tb"
# Compile Architecture "behavior" of Entity "moore_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+moore_tb moore_tb behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6423 kB (elbread=427 elab2=5857 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location F:\clases\ca_lib\7_dey_activeHDL\detector_1101\detector\src\wave.asdb
#  1:13 AM, Thursday, January 5, 2023
#  Simulation has been initialized
# add wave -noreg {/moore_tb/input}
# add wave -noreg {/moore_tb/clk}
# add wave -noreg {/moore_tb/output_moore}
# add wave -noreg {/moore_tb/clk_period}
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'F:/clases/ca_lib/7_dey_activeHDL/detector_1101/detector/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+tb_moore_mealy tb_moore_mealy behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
acom -O3 -e 100 -work detector -2002  $dsn/src/detector_0110.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/clases/ca_lib/7_dey_activeHDL/detector_1101/detector/src/detector_0110.vhd
# Compile Entity "mealy_detector"
# Compile Architecture "Behavioral" of Entity "mealy_detector"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6424 kB (elbread=427 elab2=5857 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location F:\clases\ca_lib\7_dey_activeHDL\detector_1101\detector\src\wave.asdb
#  1:20 AM, Thursday, January 5, 2023
#  Simulation has been initialized
# add wave -noreg {/tb_moore_mealy/input}
# add wave -noreg {/tb_moore_mealy/reset}
# add wave -noreg {/tb_moore_mealy/clk}
# add wave -noreg {/tb_moore_mealy/output_mealy}
# add wave -noreg {/tb_moore_mealy/clk_period}
# 5 object(s) traced.
# Waveform file 'untitled.awc' connected to 'F:/clases/ca_lib/7_dey_activeHDL/detector_1101/detector/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# Design: 1:32 AM, Thursday, January 5, 2023
# Design: Opening design "F:\clases\ca_lib\7_dey_activeHDL\detector_1101\moore_1011\moore_1011.adf"
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
