

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Sun Aug 13 15:51:36 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dense
* Solution:       S7
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 31.958 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27| 1.080 us | 1.080 us |   27|   27|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_dense_array  |        2|        2|         1|          -|          -|     3|    no    |
        |- Dense_Loop          |       11|       11|        10|          1|          1|     3|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     217|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     54|    3279|    6973|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     200|    -|
|Register         |        0|      -|     640|      96|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     54|    3919|    7486|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      1|   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |dense_fadd_32ns_3bkb_U1   |dense_fadd_32ns_3bkb  |        0|      2|  177|  198|    0|
    |dense_fadd_32ns_3bkb_U2   |dense_fadd_32ns_3bkb  |        0|      2|  177|  198|    0|
    |dense_fadd_32ns_3bkb_U3   |dense_fadd_32ns_3bkb  |        0|      2|  177|  198|    0|
    |dense_fadd_32ns_3bkb_U4   |dense_fadd_32ns_3bkb  |        0|      2|  177|  198|    0|
    |dense_fadd_32ns_3bkb_U5   |dense_fadd_32ns_3bkb  |        0|      2|  177|  198|    0|
    |dense_fadd_32ns_3bkb_U6   |dense_fadd_32ns_3bkb  |        0|      2|  177|  198|    0|
    |dense_fadd_32ns_3bkb_U7   |dense_fadd_32ns_3bkb  |        0|      2|  177|  198|    0|
    |dense_fadd_32ns_3bkb_U8   |dense_fadd_32ns_3bkb  |        0|      2|  177|  198|    0|
    |dense_fdiv_32ns_3dEe_U17  |dense_fdiv_32ns_3dEe  |        0|      0|  217|  779|    0|
    |dense_fdiv_32ns_3dEe_U18  |dense_fdiv_32ns_3dEe  |        0|      0|  217|  779|    0|
    |dense_fdiv_32ns_3dEe_U19  |dense_fdiv_32ns_3dEe  |        0|      0|  217|  779|    0|
    |dense_fexp_32ns_3eOg_U20  |dense_fexp_32ns_3eOg  |        0|      7|   94|  929|    0|
    |dense_fexp_32ns_3eOg_U21  |dense_fexp_32ns_3eOg  |        0|      7|   94|  929|    0|
    |dense_fmul_32ns_3cud_U9   |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_fmul_32ns_3cud_U10  |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_fmul_32ns_3cud_U11  |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_fmul_32ns_3cud_U12  |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_fmul_32ns_3cud_U13  |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_fmul_32ns_3cud_U14  |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_fmul_32ns_3cud_U15  |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_fmul_32ns_3cud_U16  |dense_fmul_32ns_3cud  |        0|      3|  128|  138|    0|
    |dense_mux_32_32_1_1_U22   |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    |dense_mux_32_32_1_1_U23   |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    |dense_mux_32_32_1_1_U24   |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    |dense_mux_32_32_1_1_U25   |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    |dense_mux_32_32_1_1_U26   |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    |dense_mux_32_32_1_1_U27   |dense_mux_32_32_1_1   |        0|      0|    0|   15|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     54| 3279| 6973|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln26_fu_350_p2         |     +    |      0|  0|  10|           2|           1|
    |d_fu_450_p2                |     +    |      0|  0|  10|           2|           1|
    |icmp_ln26_1_fu_356_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln26_2_fu_370_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln26_fu_408_p2        |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln29_fu_444_p2        |   icmp   |      0|  0|   8|           2|           2|
    |dense_array_0_1_fu_376_p3  |  select  |      0|  0|  32|           1|          32|
    |dense_array_1_1_fu_384_p3  |  select  |      0|  0|  32|           1|           1|
    |dense_array_2_1_fu_400_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_1_fu_392_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln26_fu_362_p3      |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 217|          20|         110|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  65|         16|    1|         16|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9       |   9|          2|    1|          2|
    |ap_phi_mux_d_0_phi_fu_214_p4  |   9|          2|    2|          4|
    |d_0_reg_210                   |   9|          2|    2|          4|
    |dense_array_2_1_3_fu_122      |   9|          2|   32|         64|
    |dense_array_2_2_fu_126        |   9|          2|   32|         64|
    |dense_array_2_fu_118          |   9|          2|   32|         64|
    |grp_fu_222_p0                 |  21|          4|   32|        128|
    |grp_fu_222_p1                 |  21|          4|   32|        128|
    |grp_fu_316_p1                 |  21|          4|   32|        128|
    |phi_ln26_reg_199              |   9|          2|    2|          4|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 200|         44|  201|        608|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  15|   0|   15|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |d_0_reg_210               |   2|   0|    2|          0|
    |d_reg_655                 |   2|   0|    2|          0|
    |dense_array_0_0_fu_106    |  32|   0|   32|          0|
    |dense_array_1_0_fu_110    |  32|   0|   32|          0|
    |dense_array_2_0_fu_114    |  32|   0|   32|          0|
    |dense_array_2_1_3_fu_122  |  32|   0|   32|          0|
    |dense_array_2_2_fu_126    |  32|   0|   32|          0|
    |dense_array_2_fu_118      |  32|   0|   32|          0|
    |icmp_ln29_reg_651         |   1|   0|    1|          0|
    |phi_ln26_reg_199          |   2|   0|    2|          0|
    |reg_326                   |  32|   0|   32|          0|
    |reg_335                   |  32|   0|   32|          0|
    |tmp_2_6_reg_732           |  32|   0|   32|          0|
    |tmp_2_7_reg_747           |  32|   0|   32|          0|
    |tmp_2_reg_784             |  32|   0|   32|          0|
    |tmp_4_2_reg_789           |  32|   0|   32|          0|
    |tmp_reg_778               |  32|   0|   32|          0|
    |d_0_reg_210               |  64|  32|    2|          0|
    |tmp_2_6_reg_732           |  64|  32|   32|          0|
    |tmp_2_7_reg_747           |  64|  32|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 640|  96|  514|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_done              | out |    1| ap_ctrl_hs |     dense    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     dense    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     dense    | return value |
|flat_array_0         |  in |   32|   ap_none  | flat_array_0 |    pointer   |
|flat_array_1         |  in |   32|   ap_none  | flat_array_1 |    pointer   |
|flat_array_2         |  in |   32|   ap_none  | flat_array_2 |    pointer   |
|flat_array_3         |  in |   32|   ap_none  | flat_array_3 |    pointer   |
|flat_array_4         |  in |   32|   ap_none  | flat_array_4 |    pointer   |
|flat_array_5         |  in |   32|   ap_none  | flat_array_5 |    pointer   |
|flat_array_6         |  in |   32|   ap_none  | flat_array_6 |    pointer   |
|flat_array_7         |  in |   32|   ap_none  | flat_array_7 |    pointer   |
|prediction_0         | out |   32|   ap_vld   | prediction_0 |    pointer   |
|prediction_0_ap_vld  | out |    1|   ap_vld   | prediction_0 |    pointer   |
|prediction_1         | out |   32|   ap_vld   | prediction_1 |    pointer   |
|prediction_1_ap_vld  | out |    1|   ap_vld   | prediction_1 |    pointer   |
|prediction_2         | out |   32|   ap_vld   | prediction_2 |    pointer   |
|prediction_2_ap_vld  | out |    1|   ap_vld   | prediction_2 |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

