= RISC-V Atomic Cryptography Extension (Zl?)
Author: Roberto Avanzi, Luis Fiolhais
include::../docs-resources/global-config.adoc[]
:docgroup: RISC-V Task Group
:description: RISC-V Atomic Cryptography Extension (Zace)
:revdate: 6/2025
:revnumber: 0.0
:revremark: This document is under development. Expect potential changes. Visit http://riscv.org/spec-state for further details.
:revinfo:
:preface-title: Preamble
:colophon:
:appendix-caption: Appendix
// https://docs.asciidoctor.org/asciidoc/latest/macros/images-directory/
:imagesdir: ../docs-resources/images
:title-logo-image: image:risc-v_logo.png["RISC-V International Logo",pdfwidth=3.25in,align=center]
// Settings:
:experimental:
:reproducible:
//:WaveDromEditorApp: app/wavedrom-editor.app
:imagesoutdir: images
//:srcdir: src
:bibtex-file: src/ace.bib
:bibtex-order: alphabetical
:bibtex-style: apa
:icons: font
:lang: en
:example-caption: Example
:listing-caption: Listing
:sectnums:
:sectnumlevels: 5
:sectlinks:
:sectanchors:
:section-refsig: Section
:toc: left
:toclevels: 5
:source-highlighter: rouge
:rouge-linenums-mode: table
:table-caption: Table
:figure-caption: Figure
:xrefstyle: short
:chapter-refsig: Chapter
:section-refsig: Section
:appendix-refsig: Appendix
:data-uri:
:hide-uri-scheme:
:stem: latexmath
:csrname: envcfg
:footnote:

include::ace-symbols.adoc[]

:remark_count: {counter:remark}
//:remark_caption: Remark

// [preface]
// == List of figures
// list-of::image[hide_empty_section=true, enhanced_rendering=true]

[preface]
== List of tables
list-of::table[hide_empty_section=true, enhanced_rendering=true]

[preface]
== List of listings
list-of::listing[hide_empty_section=true, enhanced_rendering=true]

[preface]
include::ace-acronyms.adoc[]

[preface]
== Copyright and license information
This specification is licensed under the Creative Commons
Attribution 4.0 International License (CC-BY 4.0). The full
license text is available at
https://creativecommons.org/licenses/by/4.0/.

Copyright 2025 by RISC-V International.


[WARNING]
.This document is in the link:http://riscv.org/spec-state[Development state]
====
Expect potential changes. This draft specification is likely to evolve before
it is accepted as a standard. Implementations based on this draft
may not conform to the future standard.

Currently, there is no separation between the ISA and non-ISA parts of the architecture, and the language may not reflect Risc-V's guidelines.
====


[preface]
include::ace-contributors.adoc[]

include::ace-introduction.adoc[]

include::ace-ISA-architecture.adoc[]

// The index must precede the bibliography
include::index.adoc[]

include::bibliography.adoc[]
