m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dc:/users/nick/documents/github/RISC-V_7-Stage-Processor/stage1/testing
vinstruction_memory
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
DXx4 work 26 instruction_memory_sv_unit 0 22 HXhoOa=f5z>J?N^8bGK4X3
Z1 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 Zf0l6c?5CGB8>^G@g^ze@1
IG5EKLF7@fGS2]OZ]SJLQd1
!s105 instruction_memory_sv_unit
S1
Z2 dc:/users/nick/documents/ee469/lab1/code/stage1/testing
Z3 w1709710259
Z4 8../instruction_memory.sv
Z5 F../instruction_memory.sv
L0 4
Z6 OV;L;10.5b;63
Z7 !s108 1709749008.000000
Z8 !s107 ..\..\common\definitions.vh|../instruction_memory.sv|
Z9 !s90 -reportprogress|300|../instruction_memory.sv|
!i113 1
Z10 tCvgOpt 0
Xinstruction_memory_sv_unit
R0
VHXhoOa=f5z>J?N^8bGK4X3
r1
!s85 0
31
!i10b 1
!s100 J?ickEi^4LT]NaO]JUZ[b2
IHXhoOa=f5z>J?N^8bGK4X3
!i103 1
S1
R2
R3
R4
R5
F..\..\common\definitions.vh
Z11 L0 21
R6
R7
R8
R9
!i113 1
R10
vprogram_counter
R0
DXx4 work 23 program_counter_sv_unit 0 22 3zK1I7[HUd9`UAkfXGdLo3
R1
r1
!s85 0
31
!i10b 1
!s100 ^@5eOOo7hGS=K5IVNVMUL3
I_zeaH8@nR8ezLhofMY7mE2
!s105 program_counter_sv_unit
S1
R2
Z12 w1709228780
Z13 8../../stage5/program_counter.sv
Z14 F../../stage5/program_counter.sv
L0 4
R6
Z15 !s108 1709247108.000000
Z16 !s107 ..\..\stage5\..\common\definitions.vh|../../stage5/program_counter.sv|
Z17 !s90 -reportprogress|300|../../stage5/program_counter.sv|
!i113 1
R10
Xprogram_counter_sv_unit
R0
V3zK1I7[HUd9`UAkfXGdLo3
r1
!s85 0
31
!i10b 1
!s100 d]dlVl@D7keP74`]^b@V71
I3zK1I7[HUd9`UAkfXGdLo3
!i103 1
S1
R2
R12
R13
R14
Z18 F..\..\stage5\..\common\definitions.vh
R11
R6
R15
R16
R17
!i113 1
R10
vregisters
R0
DXx4 work 17 registers_sv_unit 0 22 F9G6^I]O5>iiQn@iJ@b>>2
R1
r1
!s85 0
31
!i10b 1
!s100 b:Dc8J5fW]DnYRhNU]FRL2
I9o]K^Mf<8klThjE9VQ2c30
!s105 registers_sv_unit
S1
R2
w1709624873
Z19 8../../stage5/registers.sv
Z20 F../../stage5/registers.sv
L0 4
R6
Z21 !s108 1709776858.000000
Z22 !s107 ..\..\stage5\..\common\definitions.vh|../../stage5/registers.sv|
Z23 !s90 -reportprogress|300|../../stage5/registers.sv|
!i113 1
R10
vregisters_only_test
R0
DXx4 work 27 registers_only_test_sv_unit 0 22 To`g<:GZFnSaFgm0ZMdWk2
R1
r1
!s85 0
31
!i10b 1
!s100 3Lb3ON]28jZ]P;j1DG[S72
I>Y2a<=XW@J@l2ST>3c_]^3
!s105 registers_only_test_sv_unit
S1
R2
w1709242090
Z24 8registers_only_test.sv
Z25 Fregisters_only_test.sv
L0 4
R6
Z26 !s108 1709776848.000000
Z27 !s107 ../../common/definitions.vh|registers_only_test.sv|
Z28 !s90 -reportprogress|300|registers_only_test.sv|
!i113 1
R10
Xregisters_only_test_sv_unit
R0
VTo`g<:GZFnSaFgm0ZMdWk2
r1
!s85 0
31
!i10b 1
!s100 IaDBhO>VaY@34kFF?4SBA2
ITo`g<:GZFnSaFgm0ZMdWk2
!i103 1
S1
R2
Z29 w1709675759
R24
R25
F../../common/definitions.vh
R11
R6
R26
R27
R28
!i113 1
R10
Xregisters_sv_unit
R0
VF9G6^I]O5>iiQn@iJ@b>>2
r1
!s85 0
31
!i10b 1
!s100 W6zc<=lgO`b?8IoY4@_cm0
IF9G6^I]O5>iiQn@iJ@b>>2
!i103 1
S1
R2
R29
R19
R20
R18
R11
R6
R21
R22
R23
!i113 1
R10
