// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 19.4 (Release Build #64)
// 
// Legal Notice: Copyright 2019 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from claswp_bb_B6_stall_region
// SystemVerilog created on Sun May 24 22:37:44 2020


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module claswp_bb_B6_stall_region (
    input wire [63:0] in_lm3213_claswp_avm_readdata,
    input wire [0:0] in_lm3213_claswp_avm_writeack,
    input wire [0:0] in_lm3213_claswp_avm_waitrequest,
    input wire [0:0] in_lm3213_claswp_avm_readdatavalid,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_claswp4_exiting_valid_out,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_claswp4_exiting_stall_out,
    input wire [0:0] in_pipeline_stall_in,
    output wire [0:0] out_pipeline_valid_out,
    input wire [0:0] in_flush,
    input wire [63:0] in_intel_reserved_ffwd_21_0,
    input wire [31:0] in_intel_reserved_ffwd_26_0,
    input wire [0:0] in_intel_reserved_ffwd_27_0,
    input wire [31:0] in_intel_reserved_ffwd_3_0,
    input wire [0:0] in_stall_in,
    output wire [0:0] out_stall_out,
    input wire [31:0] in_ZZ7claswp_PiP8TYPE_3_S_S_S_S_S_E2ix_static_1_replace_phi237,
    input wire [0:0] in_forked181,
    input wire [31:0] in_lm18611245,
    input wire [31:0] in_lm19012246,
    input wire [0:0] in_memdep_phi103_pop16242,
    input wire [0:0] in_memdep_phi120_pop17243,
    input wire [0:0] in_memdep_phi136_pop18251,
    input wire [0:0] in_memdep_phi57_pop10247,
    input wire [0:0] in_memdep_phi61_pop11248,
    input wire [0:0] in_memdep_phi66_pop12249,
    input wire [0:0] in_memdep_phi72_pop13240,
    input wire [0:0] in_memdep_phi82_pop14250,
    input wire [0:0] in_memdep_phi88_pop15241,
    input wire [0:0] in_notcmp193239,
    input wire [0:0] in_phi_decision209_xor_and_i0238,
    input wire [0:0] in_reduction_claswp_33244,
    input wire [31:0] in_storemerge67_replace_phi236,
    input wire [0:0] in_unnamed_claswp36,
    input wire [0:0] in_valid_in,
    input wire [63:0] in_lm3414_claswp_avm_readdata,
    input wire [0:0] in_lm3414_claswp_avm_writeack,
    input wire [0:0] in_lm3414_claswp_avm_waitrequest,
    input wire [0:0] in_lm3414_claswp_avm_readdatavalid,
    output wire [63:0] out_lm3213_claswp_avm_address,
    output wire [0:0] out_lm3213_claswp_avm_enable,
    output wire [0:0] out_lm3213_claswp_avm_read,
    output wire [0:0] out_lm3213_claswp_avm_write,
    output wire [63:0] out_lm3213_claswp_avm_writedata,
    output wire [7:0] out_lm3213_claswp_avm_byteenable,
    output wire [0:0] out_lm3213_claswp_avm_burstcount,
    output wire [31:0] out_ZZ7claswp_PiP8TYPE_3_S_S_S_S_S_E2ix_static_1_replace_phi221_pop31,
    output wire [0:0] out_lm3213_toi1_intcast56,
    output wire [0:0] out_masked,
    output wire [0:0] out_memdep_102,
    output wire [0:0] out_memdep_119,
    output wire [0:0] out_memdep_71,
    output wire [0:0] out_memdep_87,
    output wire [0:0] out_notcmp193223_pop33,
    output wire [0:0] out_phi_decision209_xor_and_i0222_pop32,
    output wire [0:0] out_valid_out,
    input wire [63:0] in_lm3615_claswp_avm_readdata,
    input wire [0:0] in_lm3615_claswp_avm_writeack,
    input wire [0:0] in_lm3615_claswp_avm_waitrequest,
    input wire [0:0] in_lm3615_claswp_avm_readdatavalid,
    output wire [63:0] out_lm3414_claswp_avm_address,
    output wire [0:0] out_lm3414_claswp_avm_enable,
    output wire [0:0] out_lm3414_claswp_avm_read,
    output wire [0:0] out_lm3414_claswp_avm_write,
    output wire [63:0] out_lm3414_claswp_avm_writedata,
    output wire [7:0] out_lm3414_claswp_avm_byteenable,
    output wire [0:0] out_lm3414_claswp_avm_burstcount,
    input wire [63:0] in_memdep_71_claswp_avm_readdata,
    input wire [0:0] in_memdep_71_claswp_avm_writeack,
    input wire [0:0] in_memdep_71_claswp_avm_waitrequest,
    input wire [0:0] in_memdep_71_claswp_avm_readdatavalid,
    output wire [63:0] out_lm3615_claswp_avm_address,
    output wire [0:0] out_lm3615_claswp_avm_enable,
    output wire [0:0] out_lm3615_claswp_avm_read,
    output wire [0:0] out_lm3615_claswp_avm_write,
    output wire [63:0] out_lm3615_claswp_avm_writedata,
    output wire [7:0] out_lm3615_claswp_avm_byteenable,
    output wire [0:0] out_lm3615_claswp_avm_burstcount,
    input wire [63:0] in_lm3816_claswp_avm_readdata,
    input wire [0:0] in_lm3816_claswp_avm_writeack,
    input wire [0:0] in_lm3816_claswp_avm_waitrequest,
    input wire [0:0] in_lm3816_claswp_avm_readdatavalid,
    output wire [63:0] out_memdep_71_claswp_avm_address,
    output wire [0:0] out_memdep_71_claswp_avm_enable,
    output wire [0:0] out_memdep_71_claswp_avm_read,
    output wire [0:0] out_memdep_71_claswp_avm_write,
    output wire [63:0] out_memdep_71_claswp_avm_writedata,
    output wire [7:0] out_memdep_71_claswp_avm_byteenable,
    output wire [0:0] out_memdep_71_claswp_avm_burstcount,
    input wire [63:0] in_memdep_87_claswp_avm_readdata,
    input wire [0:0] in_memdep_87_claswp_avm_writeack,
    input wire [0:0] in_memdep_87_claswp_avm_waitrequest,
    input wire [0:0] in_memdep_87_claswp_avm_readdatavalid,
    output wire [0:0] out_lsu_memdep_71_o_active,
    input wire [63:0] in_memdep_102_claswp_avm_readdata,
    input wire [0:0] in_memdep_102_claswp_avm_writeack,
    input wire [0:0] in_memdep_102_claswp_avm_waitrequest,
    input wire [0:0] in_memdep_102_claswp_avm_readdatavalid,
    output wire [63:0] out_lm3816_claswp_avm_address,
    output wire [0:0] out_lm3816_claswp_avm_enable,
    output wire [0:0] out_lm3816_claswp_avm_read,
    output wire [0:0] out_lm3816_claswp_avm_write,
    output wire [63:0] out_lm3816_claswp_avm_writedata,
    output wire [7:0] out_lm3816_claswp_avm_byteenable,
    output wire [0:0] out_lm3816_claswp_avm_burstcount,
    input wire [63:0] in_memdep_119_claswp_avm_readdata,
    input wire [0:0] in_memdep_119_claswp_avm_writeack,
    input wire [0:0] in_memdep_119_claswp_avm_waitrequest,
    input wire [0:0] in_memdep_119_claswp_avm_readdatavalid,
    output wire [63:0] out_memdep_87_claswp_avm_address,
    output wire [0:0] out_memdep_87_claswp_avm_enable,
    output wire [0:0] out_memdep_87_claswp_avm_read,
    output wire [0:0] out_memdep_87_claswp_avm_write,
    output wire [63:0] out_memdep_87_claswp_avm_writedata,
    output wire [7:0] out_memdep_87_claswp_avm_byteenable,
    output wire [0:0] out_memdep_87_claswp_avm_burstcount,
    output wire [0:0] out_lsu_memdep_87_o_active,
    output wire [63:0] out_memdep_102_claswp_avm_address,
    output wire [0:0] out_memdep_102_claswp_avm_enable,
    output wire [0:0] out_memdep_102_claswp_avm_read,
    output wire [0:0] out_memdep_102_claswp_avm_write,
    output wire [63:0] out_memdep_102_claswp_avm_writedata,
    output wire [7:0] out_memdep_102_claswp_avm_byteenable,
    output wire [0:0] out_memdep_102_claswp_avm_burstcount,
    output wire [0:0] out_lsu_memdep_102_o_active,
    output wire [63:0] out_memdep_119_claswp_avm_address,
    output wire [0:0] out_memdep_119_claswp_avm_enable,
    output wire [0:0] out_memdep_119_claswp_avm_read,
    output wire [0:0] out_memdep_119_claswp_avm_write,
    output wire [63:0] out_memdep_119_claswp_avm_writedata,
    output wire [7:0] out_memdep_119_claswp_avm_byteenable,
    output wire [0:0] out_memdep_119_claswp_avm_burstcount,
    output wire [0:0] out_lsu_memdep_119_o_active,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [31:0] c_i32_1151_q;
    wire [31:0] c_i32_undef150_q;
    wire [2:0] c_i3_3146_q;
    wire [32:0] i_add79_claswp21_a;
    wire [32:0] i_add79_claswp21_b;
    logic [32:0] i_add79_claswp21_o;
    wire [32:0] i_add79_claswp21_q;
    wire [32:0] i_add89_claswp70_a;
    wire [32:0] i_add89_claswp70_b;
    logic [32:0] i_add89_claswp70_o;
    wire [32:0] i_add89_claswp70_q;
    wire [2:0] i_cleanups_shl_claswp3_vt_join_q;
    wire [1:0] i_cleanups_shl_claswp3_vt_select_2_b;
    wire [33:0] i_cmp76_claswp15_a;
    wire [33:0] i_cmp76_claswp15_b;
    logic [33:0] i_cmp76_claswp15_o;
    wire [0:0] i_cmp76_claswp15_n;
    wire [32:0] i_inc111_claswp137_a;
    wire [32:0] i_inc111_claswp137_b;
    logic [32:0] i_inc111_claswp137_o;
    wire [32:0] i_inc111_claswp137_q;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29_out_dest_data_out_27_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_inc61182_claswp10_out_dest_data_out_26_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_inc61182_claswp10_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_inc61182_claswp10_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_out_dest_data_out_3_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_out_dest_data_out_21_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_out_dest_data_out_21_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_out_valid_out;
    wire [63:0] i_llvm_fpga_mem_lm3213_claswp55_out_lm3213_claswp_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm3213_claswp55_out_lm3213_claswp_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm3213_claswp55_out_lm3213_claswp_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm3213_claswp55_out_lm3213_claswp_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm3213_claswp55_out_lm3213_claswp_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm3213_claswp55_out_lm3213_claswp_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm3213_claswp55_out_lm3213_claswp_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm3213_claswp55_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm3213_claswp55_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm3414_claswp66_out_lm3414_claswp_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm3414_claswp66_out_lm3414_claswp_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm3414_claswp66_out_lm3414_claswp_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm3414_claswp66_out_lm3414_claswp_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm3414_claswp66_out_lm3414_claswp_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm3414_claswp66_out_lm3414_claswp_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm3414_claswp66_out_lm3414_claswp_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm3414_claswp66_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm3414_claswp66_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm3615_claswp75_out_lm3615_claswp_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm3615_claswp75_out_lm3615_claswp_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm3615_claswp75_out_lm3615_claswp_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm3615_claswp75_out_lm3615_claswp_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm3615_claswp75_out_lm3615_claswp_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm3615_claswp75_out_lm3615_claswp_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm3615_claswp75_out_lm3615_claswp_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm3615_claswp75_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm3615_claswp75_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm3615_claswp75_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm3816_claswp100_out_lm3816_claswp_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm3816_claswp100_out_lm3816_claswp_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm3816_claswp100_out_lm3816_claswp_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm3816_claswp100_out_lm3816_claswp_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm3816_claswp100_out_lm3816_claswp_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm3816_claswp100_out_lm3816_claswp_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm3816_claswp100_out_lm3816_claswp_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm3816_claswp100_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm3816_claswp100_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm3816_claswp100_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_102_claswp128_out_lsu_memdep_102_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_102_claswp128_out_memdep_102_claswp_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_102_claswp128_out_memdep_102_claswp_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_102_claswp128_out_memdep_102_claswp_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_102_claswp128_out_memdep_102_claswp_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_102_claswp128_out_memdep_102_claswp_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_102_claswp128_out_memdep_102_claswp_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_102_claswp128_out_memdep_102_claswp_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_102_claswp128_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_102_claswp128_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_102_claswp128_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_119_claswp135_out_lsu_memdep_119_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_119_claswp135_out_memdep_119_claswp_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_119_claswp135_out_memdep_119_claswp_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_119_claswp135_out_memdep_119_claswp_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_119_claswp135_out_memdep_119_claswp_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_119_claswp135_out_memdep_119_claswp_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_119_claswp135_out_memdep_119_claswp_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_119_claswp135_out_memdep_119_claswp_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_119_claswp135_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_119_claswp135_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_119_claswp135_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_71_claswp97_out_lsu_memdep_71_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_71_claswp97_out_memdep_71_claswp_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_71_claswp97_out_memdep_71_claswp_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_71_claswp97_out_memdep_71_claswp_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_71_claswp97_out_memdep_71_claswp_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_71_claswp97_out_memdep_71_claswp_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_71_claswp97_out_memdep_71_claswp_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_71_claswp97_out_memdep_71_claswp_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_71_claswp97_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_71_claswp97_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_87_claswp120_out_lsu_memdep_87_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_87_claswp120_out_memdep_87_claswp_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_87_claswp120_out_memdep_87_claswp_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_87_claswp120_out_memdep_87_claswp_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_87_claswp120_out_memdep_87_claswp_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_87_claswp120_out_memdep_87_claswp_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_87_claswp120_out_memdep_87_claswp_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_87_claswp120_out_memdep_87_claswp_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_87_claswp120_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_87_claswp120_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_claswp4_out_exiting_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_claswp4_out_exiting_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_claswp4_out_initeration_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_claswp4_out_not_exitcond_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_claswp4_out_pipeline_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_claswp4_out_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_claswp4_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_feedback_stall_out_36;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_out_feedback_stall_out_26;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_feedback_stall_out_37;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_out_feedback_stall_out_27;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_feedback_stall_out_46;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_out_feedback_stall_out_20;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_feedback_stall_out_42;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_out_feedback_stall_out_21;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_feedback_stall_out_43;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_out_feedback_stall_out_22;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_feedback_stall_out_44;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_feedback_stall_out_34;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_out_feedback_stall_out_23;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_out_feedback_stall_out_24;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_feedback_stall_out_45;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_feedback_stall_out_35;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_out_feedback_stall_out_25;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_out_feedback_stall_out_33;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_out_feedback_stall_out_32;
    wire [0:0] i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_pop40_claswp26_out_feedback_stall_out_40;
    wire [0:0] i_llvm_fpga_pop_i1_pop40_claswp26_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_pop40_claswp26_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_feedback_stall_out_38;
    wire [0:0] i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_valid_out;
    wire [31:0] i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_feedback_stall_out_39;
    wire [0:0] i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_valid_out;
    wire [31:0] i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_feedback_stall_out_41;
    wire [0:0] i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_valid_out;
    wire [31:0] i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_feedback_stall_out_30;
    wire [0:0] i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_valid_out;
    wire [31:0] i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_out_feedback_stall_out_19;
    wire [0:0] i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_out_valid_out;
    wire [31:0] i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_out_feedback_stall_out_31;
    wire [0:0] i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_out_valid_out;
    wire [2:0] i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_out_feedback_stall_out_29;
    wire [0:0] i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_out_valid_out;
    wire [2:0] i_llvm_fpga_pop_i3_initerations_pop28_claswp5_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i3_initerations_pop28_claswp5_out_feedback_stall_out_28;
    wire [0:0] i_llvm_fpga_pop_i3_initerations_pop28_claswp5_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i3_initerations_pop28_claswp5_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration_claswp9_out_feedback_out_2;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration_claswp9_out_feedback_valid_out_2;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration_claswp9_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration_claswp9_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_claswp43_out_feedback_out_36;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_claswp43_out_feedback_valid_out_36;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_claswp43_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_claswp43_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_out_feedback_out_26;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_out_feedback_valid_out_26;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_claswp47_out_feedback_out_37;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_claswp47_out_feedback_valid_out_37;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_claswp47_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_claswp47_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_out_feedback_out_27;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_out_feedback_valid_out_27;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_claswp89_out_feedback_out_46;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_claswp89_out_feedback_valid_out_46;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_claswp89_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_claswp89_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_out_feedback_out_20;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_out_feedback_valid_out_20;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_claswp106_out_feedback_out_42;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_claswp106_out_feedback_valid_out_42;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_claswp106_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_claswp106_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_out_feedback_out_21;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_out_feedback_valid_out_21;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_claswp80_out_feedback_out_43;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_claswp80_out_feedback_valid_out_43;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_claswp80_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_claswp80_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi64_push22_claswp109_out_feedback_out_22;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi64_push22_claswp109_out_feedback_valid_out_22;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi64_push22_claswp109_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi64_push22_claswp109_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_claswp111_out_feedback_out_44;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_claswp111_out_feedback_valid_out_44;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_claswp111_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_claswp111_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_claswp38_out_feedback_out_34;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_claswp38_out_feedback_valid_out_34;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_claswp38_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_claswp38_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_out_feedback_out_23;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_out_feedback_valid_out_23;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi80_push24_claswp102_out_feedback_out_24;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi80_push24_claswp102_out_feedback_valid_out_24;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi80_push24_claswp102_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi80_push24_claswp102_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_claswp84_out_feedback_out_45;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_claswp84_out_feedback_valid_out_45;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_claswp84_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_claswp84_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_claswp41_out_feedback_out_35;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_claswp41_out_feedback_valid_out_35;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_claswp41_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_claswp41_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_out_feedback_out_25;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_out_feedback_valid_out_25;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_out_feedback_out_33;
    wire [0:0] i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_out_feedback_valid_out_33;
    wire [0:0] i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_claswp32_out_feedback_out_3;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_claswp32_out_feedback_valid_out_3;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_claswp32_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_claswp32_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_out_feedback_out_32;
    wire [0:0] i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_out_feedback_valid_out_32;
    wire [0:0] i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_push40_claswp27_out_feedback_out_40;
    wire [0:0] i_llvm_fpga_push_i1_push40_claswp27_out_feedback_valid_out_40;
    wire [0:0] i_llvm_fpga_push_i1_push40_claswp27_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_push40_claswp27_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_reduction_claswp_33228_push38_claswp62_out_feedback_out_38;
    wire [0:0] i_llvm_fpga_push_i1_reduction_claswp_33228_push38_claswp62_out_feedback_valid_out_38;
    wire [0:0] i_llvm_fpga_push_i1_reduction_claswp_33228_push38_claswp62_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_reduction_claswp_33228_push38_claswp62_out_valid_out;
    wire [31:0] i_llvm_fpga_push_i32_lm18611229_push39_claswp69_out_feedback_out_39;
    wire [0:0] i_llvm_fpga_push_i32_lm18611229_push39_claswp69_out_feedback_valid_out_39;
    wire [0:0] i_llvm_fpga_push_i32_lm18611229_push39_claswp69_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i32_lm18611229_push39_claswp69_out_valid_out;
    wire [31:0] i_llvm_fpga_push_i32_lm19012230_push41_claswp14_out_feedback_out_41;
    wire [0:0] i_llvm_fpga_push_i32_lm19012230_push41_claswp14_out_feedback_valid_out_41;
    wire [0:0] i_llvm_fpga_push_i32_lm19012230_push41_claswp14_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i32_lm19012230_push41_claswp14_out_valid_out;
    wire [31:0] i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_claswp20_out_feedback_out_30;
    wire [0:0] i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_claswp20_out_feedback_valid_out_30;
    wire [0:0] i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_claswp20_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_claswp20_out_valid_out;
    wire [31:0] i_llvm_fpga_push_i32_storemerge68_push19_claswp138_out_feedback_out_19;
    wire [0:0] i_llvm_fpga_push_i32_storemerge68_push19_claswp138_out_feedback_valid_out_19;
    wire [0:0] i_llvm_fpga_push_i32_storemerge68_push19_claswp138_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i32_storemerge68_push19_claswp138_out_valid_out;
    wire [31:0] i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_out_feedback_out_31;
    wire [0:0] i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_out_feedback_valid_out_31;
    wire [0:0] i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_out_valid_out;
    wire [7:0] i_llvm_fpga_push_i3_cleanups_push29_claswp35_out_feedback_out_29;
    wire [0:0] i_llvm_fpga_push_i3_cleanups_push29_claswp35_out_feedback_valid_out_29;
    wire [0:0] i_llvm_fpga_push_i3_cleanups_push29_claswp35_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i3_cleanups_push29_claswp35_out_valid_out;
    wire [7:0] i_llvm_fpga_push_i3_initerations_push28_claswp7_out_feedback_out_28;
    wire [0:0] i_llvm_fpga_push_i3_initerations_push28_claswp7_out_feedback_valid_out_28;
    wire [0:0] i_llvm_fpga_push_i3_initerations_push28_claswp7_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i3_initerations_push28_claswp7_out_valid_out;
    wire [0:0] i_masked_claswp139_qi;
    reg [0:0] i_masked_claswp139_q;
    wire [0:0] i_next_cleanups_claswp34_s;
    reg [2:0] i_next_cleanups_claswp34_q;
    wire [2:0] i_next_initerations_claswp6_vt_join_q;
    wire [1:0] i_next_initerations_claswp6_vt_select_1_b;
    wire [0:0] i_notcmp_claswp31_q;
    wire [0:0] i_or_claswp33_q;
    wire [0:0] i_phi_decision192_xor_and_i0_claswp28_q;
    wire [0:0] i_phi_decision211_xor_and_i0_claswp30_qi;
    reg [0:0] i_phi_decision211_xor_and_i0_claswp30_q;
    wire [0:0] i_reduction_claswp_105_claswp130_q;
    wire [0:0] i_reduction_claswp_106_claswp131_q;
    wire [0:0] i_reduction_claswp_107_claswp132_q;
    wire [0:0] i_reduction_claswp_108_claswp133_qi;
    reg [0:0] i_reduction_claswp_108_claswp133_q;
    wire [0:0] i_reduction_claswp_109_claswp134_q;
    wire [0:0] i_reduction_claswp_38_claswp39_q;
    wire [0:0] i_reduction_claswp_39_claswp44_q;
    wire [0:0] i_reduction_claswp_40_claswp48_q;
    wire [0:0] i_reduction_claswp_41_claswp49_q;
    wire [0:0] i_reduction_claswp_42_claswp50_q;
    wire [0:0] i_reduction_claswp_43_claswp52_q;
    wire [0:0] i_reduction_claswp_44_claswp54_q;
    wire [0:0] i_reduction_claswp_45_claswp58_q;
    wire [0:0] i_reduction_claswp_46_claswp59_q;
    wire [0:0] i_reduction_claswp_48_claswp60_q;
    wire [0:0] i_reduction_claswp_49_claswp63_q;
    wire [0:0] i_reduction_claswp_50_claswp64_q;
    wire [0:0] i_reduction_claswp_51_claswp65_q;
    wire [0:0] i_reduction_claswp_59_claswp81_q;
    wire [0:0] i_reduction_claswp_60_claswp85_q;
    wire [0:0] i_reduction_claswp_61_claswp86_q;
    wire [0:0] i_reduction_claswp_62_claswp87_q;
    wire [0:0] i_reduction_claswp_63_claswp90_q;
    wire [0:0] i_reduction_claswp_64_claswp91_q;
    wire [0:0] i_reduction_claswp_65_claswp92_q;
    wire [0:0] i_reduction_claswp_66_claswp93_q;
    wire [0:0] i_reduction_claswp_67_claswp94_q;
    wire [0:0] i_reduction_claswp_68_claswp95_qi;
    reg [0:0] i_reduction_claswp_68_claswp95_q;
    wire [0:0] i_reduction_claswp_69_claswp96_q;
    wire [0:0] i_reduction_claswp_77_claswp107_q;
    wire [0:0] i_reduction_claswp_78_claswp112_q;
    wire [0:0] i_reduction_claswp_80_claswp113_q;
    wire [0:0] i_reduction_claswp_82_claswp114_q;
    wire [0:0] i_reduction_claswp_83_claswp115_q;
    wire [0:0] i_reduction_claswp_84_claswp116_q;
    wire [0:0] i_reduction_claswp_85_claswp117_q;
    wire [0:0] i_reduction_claswp_86_claswp118_qi;
    reg [0:0] i_reduction_claswp_86_claswp118_q;
    wire [0:0] i_reduction_claswp_87_claswp119_q;
    wire [0:0] i_reduction_claswp_93_claswp122_q;
    wire [0:0] i_reduction_claswp_94_claswp123_q;
    wire [0:0] i_reduction_claswp_95_claswp124_q;
    wire [0:0] i_reduction_claswp_96_claswp125_q;
    wire [0:0] i_reduction_claswp_97_claswp126_qi;
    reg [0:0] i_reduction_claswp_97_claswp126_q;
    wire [0:0] i_reduction_claswp_98_claswp127_q;
    wire [0:0] i_storemerge68_replace_phi_claswp12_s;
    reg [31:0] i_storemerge68_replace_phi_claswp12_q;
    wire [0:0] i_xor_claswp2_q;
    wire [31:0] bgTrunc_i_add79_claswp21_sel_x_b;
    wire [31:0] bgTrunc_i_add89_claswp70_sel_x_b;
    wire [31:0] bgTrunc_i_inc111_claswp137_sel_x_b;
    wire [63:0] bgTrunc_i_mul78_claswp18_sel_x_in;
    wire [31:0] bgTrunc_i_mul78_claswp18_sel_x_b;
    wire [0:0] claswp_B6_merge_reg_aunroll_x_out_stall_out;
    wire [0:0] claswp_B6_merge_reg_aunroll_x_out_valid_out;
    wire [0:0] claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl;
    wire [31:0] claswp_B6_merge_reg_aunroll_x_out_data_out_1_tpl;
    wire [31:0] claswp_B6_merge_reg_aunroll_x_out_data_out_2_tpl;
    wire [0:0] claswp_B6_merge_reg_aunroll_x_out_data_out_3_tpl;
    wire [0:0] claswp_B6_merge_reg_aunroll_x_out_data_out_4_tpl;
    wire [0:0] claswp_B6_merge_reg_aunroll_x_out_data_out_5_tpl;
    wire [0:0] claswp_B6_merge_reg_aunroll_x_out_data_out_6_tpl;
    wire [0:0] claswp_B6_merge_reg_aunroll_x_out_data_out_7_tpl;
    wire [0:0] claswp_B6_merge_reg_aunroll_x_out_data_out_8_tpl;
    wire [0:0] claswp_B6_merge_reg_aunroll_x_out_data_out_9_tpl;
    wire [31:0] claswp_B6_merge_reg_aunroll_x_out_data_out_10_tpl;
    wire [0:0] claswp_B6_merge_reg_aunroll_x_out_data_out_11_tpl;
    wire [31:0] claswp_B6_merge_reg_aunroll_x_out_data_out_12_tpl;
    wire [0:0] claswp_B6_merge_reg_aunroll_x_out_data_out_13_tpl;
    wire [0:0] claswp_B6_merge_reg_aunroll_x_out_data_out_14_tpl;
    wire [0:0] claswp_B6_merge_reg_aunroll_x_out_data_out_15_tpl;
    wire [0:0] claswp_B6_merge_reg_aunroll_x_out_data_out_16_tpl;
    wire [0:0] claswp_B6_merge_reg_aunroll_x_out_data_out_17_tpl;
    wire [64:0] i_arrayidx81_claswp0_add_x_a;
    wire [64:0] i_arrayidx81_claswp0_add_x_b;
    logic [64:0] i_arrayidx81_claswp0_add_x_o;
    wire [64:0] i_arrayidx81_claswp0_add_x_q;
    wire [127:0] i_arrayidx81_claswp0_mult_extender_x_q;
    wire [59:0] i_arrayidx81_claswp0_mult_multconst_x_q;
    wire [63:0] i_arrayidx81_claswp0_trunc_sel_x_b;
    wire [63:0] i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b;
    wire [64:0] i_arrayidx91_claswp0_add_x_a;
    wire [64:0] i_arrayidx91_claswp0_add_x_b;
    logic [64:0] i_arrayidx91_claswp0_add_x_o;
    wire [64:0] i_arrayidx91_claswp0_add_x_q;
    wire [127:0] i_arrayidx91_claswp0_mult_extender_x_q;
    wire [63:0] i_arrayidx91_claswp0_trunc_sel_x_b;
    wire [63:0] i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b;
    wire [0:0] i_first_cleanup_claswp1_sel_x_b;
    wire [63:0] i_idxprom80_claswp22_sel_x_b;
    wire [63:0] i_idxprom90_claswp71_sel_x_b;
    wire [0:0] i_last_initeration_claswp8_sel_x_b;
    wire [0:0] i_lm3213_toi1_intcast56_claswp56_sel_x_b;
    wire [0:0] i_lm3414_toi1_intcast62_claswp67_sel_x_b;
    wire [0:0] i_lm3615_toi1_intcast65_claswp76_sel_x_b;
    wire [0:0] i_lm3816_toi1_intcast81_claswp101_sel_x_b;
    wire [64:0] i_r82_claswp0_add_x_a;
    wire [64:0] i_r82_claswp0_add_x_b;
    logic [64:0] i_r82_claswp0_add_x_o;
    wire [64:0] i_r82_claswp0_add_x_q;
    wire [63:0] i_r82_claswp0_c_i64_41_x_q;
    wire [63:0] i_r82_claswp0_trunc_sel_x_b;
    wire [64:0] i_r92_claswp0_add_x_a;
    wire [64:0] i_r92_claswp0_add_x_b;
    logic [64:0] i_r92_claswp0_add_x_o;
    wire [64:0] i_r92_claswp0_add_x_q;
    wire [63:0] i_r92_claswp0_trunc_sel_x_b;
    wire [13:0] i_mul78_claswp18_bs1_b;
    wire [17:0] i_mul78_claswp18_bs4_in;
    wire [17:0] i_mul78_claswp18_bs4_b;
    wire [63:0] i_mul78_claswp18_sums_join_0_q;
    wire [50:0] i_mul78_claswp18_sums_align_1_q;
    wire [50:0] i_mul78_claswp18_sums_align_1_qint;
    wire [64:0] i_mul78_claswp18_sums_result_add_0_0_a;
    wire [64:0] i_mul78_claswp18_sums_result_add_0_0_b;
    logic [64:0] i_mul78_claswp18_sums_result_add_0_0_o;
    wire [64:0] i_mul78_claswp18_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx81_claswp0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx81_claswp0_mult_x_sums_align_0_qint;
    wire [57:0] i_arrayidx81_claswp0_mult_x_sums_join_1_q;
    wire [39:0] i_arrayidx81_claswp0_mult_x_sums_align_2_q;
    wire [39:0] i_arrayidx81_claswp0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx81_claswp0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx81_claswp0_mult_x_sums_align_3_qint;
    wire [67:0] i_arrayidx81_claswp0_mult_x_sums_join_4_q;
    wire [68:0] i_arrayidx81_claswp0_mult_x_sums_result_add_0_0_a;
    wire [68:0] i_arrayidx81_claswp0_mult_x_sums_result_add_0_0_b;
    logic [68:0] i_arrayidx81_claswp0_mult_x_sums_result_add_0_0_o;
    wire [68:0] i_arrayidx81_claswp0_mult_x_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx91_claswp0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx91_claswp0_mult_x_sums_align_0_qint;
    wire [57:0] i_arrayidx91_claswp0_mult_x_sums_join_1_q;
    wire [39:0] i_arrayidx91_claswp0_mult_x_sums_align_2_q;
    wire [39:0] i_arrayidx91_claswp0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx91_claswp0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx91_claswp0_mult_x_sums_align_3_qint;
    wire [67:0] i_arrayidx91_claswp0_mult_x_sums_join_4_q;
    wire [68:0] i_arrayidx91_claswp0_mult_x_sums_result_add_0_0_a;
    wire [68:0] i_arrayidx91_claswp0_mult_x_sums_result_add_0_0_b;
    logic [68:0] i_arrayidx91_claswp0_mult_x_sums_result_add_0_0_o;
    wire [68:0] i_arrayidx91_claswp0_mult_x_sums_result_add_0_0_q;
    wire [1:0] leftShiftStage0Idx1Rng1_uid461_i_cleanups_shl_claswp0_shift_x_in;
    wire [1:0] leftShiftStage0Idx1Rng1_uid461_i_cleanups_shl_claswp0_shift_x_b;
    wire [2:0] leftShiftStage0Idx1_uid462_i_cleanups_shl_claswp0_shift_x_q;
    wire [0:0] leftShiftStage0_uid464_i_cleanups_shl_claswp0_shift_x_s;
    reg [2:0] leftShiftStage0_uid464_i_cleanups_shl_claswp0_shift_x_q;
    wire [1:0] rightShiftStage0Idx1Rng1_uid468_i_next_initerations_claswp0_shift_x_b;
    wire [2:0] rightShiftStage0Idx1_uid470_i_next_initerations_claswp0_shift_x_q;
    wire [0:0] rightShiftStage0_uid472_i_next_initerations_claswp0_shift_x_s;
    reg [2:0] rightShiftStage0_uid472_i_next_initerations_claswp0_shift_x_q;
    wire [12:0] i_arrayidx81_claswp0_mult_x_im0_shift0_q;
    wire [12:0] i_arrayidx81_claswp0_mult_x_im0_shift0_qint;
    wire [20:0] i_arrayidx81_claswp0_mult_x_im3_shift0_q;
    wire [20:0] i_arrayidx81_claswp0_mult_x_im3_shift0_qint;
    wire [20:0] i_arrayidx81_claswp0_mult_x_im6_shift0_q;
    wire [20:0] i_arrayidx81_claswp0_mult_x_im6_shift0_qint;
    wire [20:0] i_arrayidx81_claswp0_mult_x_im9_shift0_q;
    wire [20:0] i_arrayidx81_claswp0_mult_x_im9_shift0_qint;
    wire [12:0] i_arrayidx91_claswp0_mult_x_im0_shift0_q;
    wire [12:0] i_arrayidx91_claswp0_mult_x_im0_shift0_qint;
    wire [20:0] i_arrayidx91_claswp0_mult_x_im3_shift0_q;
    wire [20:0] i_arrayidx91_claswp0_mult_x_im3_shift0_qint;
    wire [20:0] i_arrayidx91_claswp0_mult_x_im6_shift0_q;
    wire [20:0] i_arrayidx91_claswp0_mult_x_im6_shift0_qint;
    wire [20:0] i_arrayidx91_claswp0_mult_x_im9_shift0_q;
    wire [20:0] i_arrayidx91_claswp0_mult_x_im9_shift0_qint;
    wire i_mul78_claswp18_im0_cma_reset;
    wire [13:0] i_mul78_claswp18_im0_cma_a0;
    wire [13:0] i_mul78_claswp18_im0_cma_c0;
    wire [27:0] i_mul78_claswp18_im0_cma_s0;
    wire [27:0] i_mul78_claswp18_im0_cma_qq;
    wire [27:0] i_mul78_claswp18_im0_cma_q;
    wire i_mul78_claswp18_im0_cma_ena0;
    wire i_mul78_claswp18_im0_cma_ena1;
    wire i_mul78_claswp18_im0_cma_ena2;
    wire i_mul78_claswp18_im8_cma_reset;
    wire [17:0] i_mul78_claswp18_im8_cma_a0;
    wire [17:0] i_mul78_claswp18_im8_cma_c0;
    wire [35:0] i_mul78_claswp18_im8_cma_s0;
    wire [35:0] i_mul78_claswp18_im8_cma_qq;
    wire [35:0] i_mul78_claswp18_im8_cma_q;
    wire i_mul78_claswp18_im8_cma_ena0;
    wire i_mul78_claswp18_im8_cma_ena1;
    wire i_mul78_claswp18_im8_cma_ena2;
    wire i_mul78_claswp18_ma3_cma_reset;
    wire [13:0] i_mul78_claswp18_ma3_cma_a0;
    wire [17:0] i_mul78_claswp18_ma3_cma_c0;
    wire [13:0] i_mul78_claswp18_ma3_cma_a1;
    wire [17:0] i_mul78_claswp18_ma3_cma_c1;
    wire [32:0] i_mul78_claswp18_ma3_cma_s0;
    wire [32:0] i_mul78_claswp18_ma3_cma_qq;
    wire [32:0] i_mul78_claswp18_ma3_cma_q;
    wire i_mul78_claswp18_ma3_cma_ena0;
    wire i_mul78_claswp18_ma3_cma_ena1;
    wire i_mul78_claswp18_ma3_cma_ena2;
    wire [13:0] i_mul78_claswp18_bs2_merged_bit_select_b;
    wire [17:0] i_mul78_claswp18_bs2_merged_bit_select_c;
    wire [9:0] i_arrayidx81_claswp0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx81_claswp0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx81_claswp0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx81_claswp0_mult_x_bs1_merged_bit_select_e;
    wire [9:0] i_arrayidx91_claswp0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx91_claswp0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx91_claswp0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx91_claswp0_mult_x_bs1_merged_bit_select_e;
    wire [4:0] join_for_coalesced_delay_0_q;
    wire [0:0] sel_for_coalesced_delay_0_b;
    wire [0:0] sel_for_coalesced_delay_0_c;
    wire [0:0] sel_for_coalesced_delay_0_d;
    wire [0:0] sel_for_coalesced_delay_0_e;
    wire [0:0] sel_for_coalesced_delay_0_f;
    wire [33:0] join_for_coalesced_delay_1_q;
    wire [31:0] sel_for_coalesced_delay_1_b;
    wire [0:0] sel_for_coalesced_delay_1_c;
    wire [0:0] sel_for_coalesced_delay_1_d;
    wire [0:0] redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_valid_in;
    wire redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_stall_in;
    wire redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_data_in;
    wire [0:0] redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_valid_out;
    wire redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_stall_out;
    wire redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_data_out;
    wire [0:0] redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_valid_in;
    wire redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_stall_in;
    wire redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_data_in;
    wire [0:0] redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_valid_out;
    wire redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_stall_out;
    wire redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_data_out;
    wire [0:0] redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_valid_in;
    wire redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_stall_in;
    wire redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_data_in;
    wire [0:0] redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_valid_out;
    wire redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_stall_out;
    wire redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_data_out;
    wire [0:0] redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_valid_in;
    wire redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_stall_in;
    wire redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_data_in;
    wire [0:0] redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_valid_out;
    wire redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_stall_out;
    wire redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_data_out;
    wire [0:0] redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_valid_in;
    wire redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_stall_in;
    wire redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_data_in;
    wire [0:0] redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_valid_out;
    wire redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_stall_out;
    wire redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_data_out;
    reg [63:0] redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_q;
    wire [0:0] redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_valid_in;
    wire redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_stall_in;
    wire redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_data_in;
    wire [0:0] redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_valid_out;
    wire redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_stall_out;
    wire redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_data_out;
    reg [63:0] redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_q;
    wire [0:0] redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_valid_in;
    wire redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_stall_in;
    wire redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_data_in;
    wire [0:0] redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_valid_out;
    wire redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_stall_out;
    wire redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_data_out;
    reg [0:0] redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_q;
    reg [0:0] redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_q;
    reg [0:0] redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_q;
    reg [0:0] redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_q;
    reg [0:0] redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_q;
    wire [0:0] redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_in;
    wire redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_in;
    wire redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_data_in;
    wire [0:0] redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_out;
    wire redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_out;
    wire redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_data_out;
    wire [0:0] redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_valid_in;
    wire redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_stall_in;
    wire redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_data_in;
    wire [0:0] redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_valid_out;
    wire redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_stall_out;
    wire redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_data_out;
    reg [31:0] redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_q;
    wire [0:0] redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_valid_in;
    wire redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_stall_in;
    wire redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_data_in;
    wire [0:0] redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_valid_out;
    wire redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_stall_out;
    wire redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_data_out;
    wire [0:0] redist23_i_reduction_claswp_97_claswp126_q_63_fifo_valid_in;
    wire redist23_i_reduction_claswp_97_claswp126_q_63_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist23_i_reduction_claswp_97_claswp126_q_63_fifo_stall_in;
    wire redist23_i_reduction_claswp_97_claswp126_q_63_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist23_i_reduction_claswp_97_claswp126_q_63_fifo_data_in;
    wire [0:0] redist23_i_reduction_claswp_97_claswp126_q_63_fifo_valid_out;
    wire redist23_i_reduction_claswp_97_claswp126_q_63_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist23_i_reduction_claswp_97_claswp126_q_63_fifo_stall_out;
    wire redist23_i_reduction_claswp_97_claswp126_q_63_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist23_i_reduction_claswp_97_claswp126_q_63_fifo_data_out;
    wire [0:0] redist24_i_reduction_claswp_86_claswp118_q_32_fifo_valid_in;
    wire redist24_i_reduction_claswp_86_claswp118_q_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist24_i_reduction_claswp_86_claswp118_q_32_fifo_stall_in;
    wire redist24_i_reduction_claswp_86_claswp118_q_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist24_i_reduction_claswp_86_claswp118_q_32_fifo_data_in;
    wire [0:0] redist24_i_reduction_claswp_86_claswp118_q_32_fifo_valid_out;
    wire redist24_i_reduction_claswp_86_claswp118_q_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist24_i_reduction_claswp_86_claswp118_q_32_fifo_stall_out;
    wire redist24_i_reduction_claswp_86_claswp118_q_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist24_i_reduction_claswp_86_claswp118_q_32_fifo_data_out;
    wire [0:0] redist25_i_reduction_claswp_68_claswp95_q_32_fifo_valid_in;
    wire redist25_i_reduction_claswp_68_claswp95_q_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist25_i_reduction_claswp_68_claswp95_q_32_fifo_stall_in;
    wire redist25_i_reduction_claswp_68_claswp95_q_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist25_i_reduction_claswp_68_claswp95_q_32_fifo_data_in;
    wire [0:0] redist25_i_reduction_claswp_68_claswp95_q_32_fifo_valid_out;
    wire redist25_i_reduction_claswp_68_claswp95_q_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist25_i_reduction_claswp_68_claswp95_q_32_fifo_stall_out;
    wire redist25_i_reduction_claswp_68_claswp95_q_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist25_i_reduction_claswp_68_claswp95_q_32_fifo_data_out;
    wire [0:0] redist26_i_reduction_claswp_108_claswp133_q_63_fifo_valid_in;
    wire redist26_i_reduction_claswp_108_claswp133_q_63_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist26_i_reduction_claswp_108_claswp133_q_63_fifo_stall_in;
    wire redist26_i_reduction_claswp_108_claswp133_q_63_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist26_i_reduction_claswp_108_claswp133_q_63_fifo_data_in;
    wire [0:0] redist26_i_reduction_claswp_108_claswp133_q_63_fifo_valid_out;
    wire redist26_i_reduction_claswp_108_claswp133_q_63_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist26_i_reduction_claswp_108_claswp133_q_63_fifo_stall_out;
    wire redist26_i_reduction_claswp_108_claswp133_q_63_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist26_i_reduction_claswp_108_claswp133_q_63_fifo_data_out;
    reg [0:0] redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_q;
    reg [0:0] redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_q;
    reg [0:0] redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_q;
    reg [0:0] redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_q;
    wire [0:0] redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_valid_in;
    wire redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_stall_in;
    wire redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_data_in;
    wire [0:0] redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_valid_out;
    wire redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_stall_out;
    wire redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_data_out;
    wire [0:0] redist29_i_or_claswp33_q_32_fifo_valid_in;
    wire redist29_i_or_claswp33_q_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist29_i_or_claswp33_q_32_fifo_stall_in;
    wire redist29_i_or_claswp33_q_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist29_i_or_claswp33_q_32_fifo_data_in;
    wire [0:0] redist29_i_or_claswp33_q_32_fifo_valid_out;
    wire redist29_i_or_claswp33_q_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist29_i_or_claswp33_q_32_fifo_stall_out;
    wire redist29_i_or_claswp33_q_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist29_i_or_claswp33_q_32_fifo_data_out;
    wire [0:0] redist30_i_or_claswp33_q_63_fifo_valid_in;
    wire redist30_i_or_claswp33_q_63_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist30_i_or_claswp33_q_63_fifo_stall_in;
    wire redist30_i_or_claswp33_q_63_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist30_i_or_claswp33_q_63_fifo_data_in;
    wire [0:0] redist30_i_or_claswp33_q_63_fifo_valid_out;
    wire redist30_i_or_claswp33_q_63_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist30_i_or_claswp33_q_63_fifo_stall_out;
    wire redist30_i_or_claswp33_q_63_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist30_i_or_claswp33_q_63_fifo_data_out;
    wire [0:0] redist31_i_notcmp_claswp31_q_31_fifo_valid_in;
    wire redist31_i_notcmp_claswp31_q_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist31_i_notcmp_claswp31_q_31_fifo_stall_in;
    wire redist31_i_notcmp_claswp31_q_31_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist31_i_notcmp_claswp31_q_31_fifo_data_in;
    wire [0:0] redist31_i_notcmp_claswp31_q_31_fifo_valid_out;
    wire redist31_i_notcmp_claswp31_q_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist31_i_notcmp_claswp31_q_31_fifo_stall_out;
    wire redist31_i_notcmp_claswp31_q_31_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist31_i_notcmp_claswp31_q_31_fifo_data_out;
    wire [0:0] redist32_i_next_cleanups_claswp34_q_32_fifo_valid_in;
    wire redist32_i_next_cleanups_claswp34_q_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist32_i_next_cleanups_claswp34_q_32_fifo_stall_in;
    wire redist32_i_next_cleanups_claswp34_q_32_fifo_stall_in_bitsignaltemp;
    wire [2:0] redist32_i_next_cleanups_claswp34_q_32_fifo_data_in;
    wire [0:0] redist32_i_next_cleanups_claswp34_q_32_fifo_valid_out;
    wire redist32_i_next_cleanups_claswp34_q_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist32_i_next_cleanups_claswp34_q_32_fifo_stall_out;
    wire redist32_i_next_cleanups_claswp34_q_32_fifo_stall_out_bitsignaltemp;
    wire [2:0] redist32_i_next_cleanups_claswp34_q_32_fifo_data_out;
    wire [0:0] redist33_i_masked_claswp139_q_63_fifo_valid_in;
    wire redist33_i_masked_claswp139_q_63_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist33_i_masked_claswp139_q_63_fifo_stall_in;
    wire redist33_i_masked_claswp139_q_63_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist33_i_masked_claswp139_q_63_fifo_data_in;
    wire [0:0] redist33_i_masked_claswp139_q_63_fifo_valid_out;
    wire redist33_i_masked_claswp139_q_63_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist33_i_masked_claswp139_q_63_fifo_stall_out;
    wire redist33_i_masked_claswp139_q_63_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist33_i_masked_claswp139_q_63_fifo_data_out;
    wire [0:0] redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_valid_in;
    wire redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_stall_in;
    wire redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_data_in;
    wire [0:0] redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_valid_out;
    wire redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_stall_out;
    wire redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_data_out;
    wire [0:0] redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_valid_in;
    wire redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_stall_in;
    wire redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_data_in;
    wire [0:0] redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_valid_out;
    wire redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_stall_out;
    wire redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_data_out;
    wire [0:0] redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_valid_in;
    wire redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_stall_in;
    wire redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_data_in;
    wire [0:0] redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_valid_out;
    wire redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_stall_out;
    wire redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_data_out;
    wire [0:0] redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_valid_in;
    wire redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_stall_in;
    wire redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_data_in;
    wire [0:0] redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_valid_out;
    wire redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_stall_out;
    wire redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_data_out;
    wire [0:0] redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_valid_in;
    wire redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_stall_in;
    wire redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_data_in;
    wire [0:0] redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_valid_out;
    wire redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_stall_out;
    wire redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_data_out;
    wire [0:0] redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_valid_in;
    wire redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_stall_in;
    wire redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_data_in;
    wire [0:0] redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_valid_out;
    wire redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_stall_out;
    wire redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_data_out;
    wire [0:0] redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_valid_in;
    wire redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_stall_in;
    wire redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_data_in;
    wire [0:0] redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_valid_out;
    wire redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_stall_out;
    wire redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_data_out;
    wire [0:0] redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_valid_in;
    wire redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_stall_in;
    wire redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_data_in;
    wire [0:0] redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_valid_out;
    wire redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_stall_out;
    wire redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_data_out;
    wire [0:0] redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_valid_in;
    wire redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_stall_in;
    wire redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_data_in;
    wire [0:0] redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_valid_out;
    wire redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_stall_out;
    wire redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_data_out;
    wire [0:0] redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_valid_in;
    wire redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_stall_in;
    wire redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_data_in;
    wire [0:0] redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_valid_out;
    wire redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_stall_out;
    wire redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_data_out;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_valid_in;
    wire redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_stall_in;
    wire redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_data_in;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_valid_out;
    wire redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_stall_out;
    wire redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_data_out;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_valid_in;
    wire redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_stall_in;
    wire redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_data_in;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_valid_out;
    wire redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_stall_out;
    wire redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_data_out;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_valid_in;
    wire redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_stall_in;
    wire redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_data_in;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_valid_out;
    wire redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_stall_out;
    wire redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_data_out;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_valid_in;
    wire redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_stall_in;
    wire redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_data_in;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_valid_out;
    wire redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_stall_out;
    wire redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_data_out;
    wire [0:0] redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_valid_in;
    wire redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_stall_in;
    wire redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_data_in;
    wire [0:0] redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_valid_out;
    wire redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_stall_out;
    wire redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_data_out;
    wire [0:0] redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_valid_in;
    wire redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_stall_in;
    wire redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_data_in;
    wire [0:0] redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_valid_out;
    wire redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_stall_out;
    wire redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_data_out;
    wire [0:0] redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_valid_in;
    wire redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_stall_in;
    wire redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_data_in;
    wire [0:0] redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_valid_out;
    wire redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_stall_out;
    wire redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_data_out;
    wire [0:0] redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_valid_in;
    wire redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_stall_in;
    wire redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_data_in;
    wire [0:0] redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_valid_out;
    wire redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_stall_out;
    wire redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_data_out;
    wire [0:0] redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_valid_in;
    wire redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_stall_in;
    wire redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_data_in;
    wire [0:0] redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_valid_out;
    wire redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_stall_out;
    wire redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_data_out;
    wire [0:0] redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_valid_in;
    wire redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_stall_in;
    wire redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_data_in;
    wire [0:0] redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_valid_out;
    wire redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_stall_out;
    wire redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_data_out;
    wire [0:0] redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_valid_in;
    wire redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_stall_in;
    wire redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_data_in;
    wire [0:0] redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_valid_out;
    wire redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_stall_out;
    wire redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_data_out;
    wire [0:0] redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_valid_in;
    wire redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_stall_in;
    wire redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_data_in;
    wire [0:0] redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_valid_out;
    wire redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_stall_out;
    wire redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_data_out;
    wire [0:0] redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_valid_in;
    wire redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_stall_in;
    wire redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_data_in;
    wire [0:0] redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_valid_out;
    wire redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_stall_out;
    wire redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_data_out;
    wire [0:0] redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_valid_in;
    wire redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_stall_in;
    wire redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_data_in;
    wire [0:0] redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_valid_out;
    wire redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_stall_out;
    wire redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_data_out;
    wire [0:0] redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_valid_in;
    wire redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_stall_in;
    wire redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_data_in;
    wire [0:0] redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_valid_out;
    wire redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_stall_out;
    wire redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_data_out;
    wire [0:0] redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_valid_in;
    wire redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_stall_in;
    wire redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_data_in;
    wire [0:0] redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_valid_out;
    wire redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_stall_out;
    wire redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_data_out;
    wire [0:0] redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_valid_in;
    wire redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_stall_in;
    wire redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_data_in;
    wire [0:0] redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_valid_out;
    wire redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_stall_out;
    wire redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_data_out;
    wire [0:0] redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_valid_in;
    wire redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_stall_in;
    wire redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_data_in;
    wire [0:0] redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_valid_out;
    wire redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_stall_out;
    wire redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_data_out;
    wire [0:0] coalesced_delay_0_fifo_valid_in;
    wire coalesced_delay_0_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_0_fifo_stall_in;
    wire coalesced_delay_0_fifo_stall_in_bitsignaltemp;
    wire [4:0] coalesced_delay_0_fifo_data_in;
    wire [0:0] coalesced_delay_0_fifo_valid_out;
    wire coalesced_delay_0_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_0_fifo_stall_out;
    wire coalesced_delay_0_fifo_stall_out_bitsignaltemp;
    wire [4:0] coalesced_delay_0_fifo_data_out;
    wire [0:0] coalesced_delay_1_fifo_valid_in;
    wire coalesced_delay_1_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_1_fifo_stall_in;
    wire coalesced_delay_1_fifo_stall_in_bitsignaltemp;
    wire [33:0] coalesced_delay_1_fifo_data_in;
    wire [0:0] coalesced_delay_1_fifo_valid_out;
    wire coalesced_delay_1_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_1_fifo_stall_out;
    wire coalesced_delay_1_fifo_stall_out_bitsignaltemp;
    wire [33:0] coalesced_delay_1_fifo_data_out;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_inc61182_claswp10_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_inc61182_claswp10_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm3213_claswp55_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm3213_claswp55_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm3414_claswp66_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm3414_claswp66_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm3615_claswp75_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm3615_claswp75_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm3816_claswp100_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm3816_claswp100_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_102_claswp128_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_102_claswp128_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_119_claswp135_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_119_claswp135_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_71_claswp97_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_71_claswp97_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_87_claswp120_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_87_claswp120_b;
    wire [0:0] bubble_join_i_llvm_fpga_pipeline_keep_going_claswp4_q;
    wire [0:0] bubble_select_i_llvm_fpga_pipeline_keep_going_claswp4_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_pop40_claswp26_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_pop40_claswp26_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_b;
    wire [31:0] bubble_join_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_q;
    wire [31:0] bubble_select_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_b;
    wire [31:0] bubble_join_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_q;
    wire [31:0] bubble_select_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_b;
    wire [31:0] bubble_join_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_q;
    wire [31:0] bubble_select_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_b;
    wire [31:0] bubble_join_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_q;
    wire [31:0] bubble_select_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_b;
    wire [31:0] bubble_join_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_q;
    wire [31:0] bubble_select_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_b;
    wire [2:0] bubble_join_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_q;
    wire [2:0] bubble_select_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_b;
    wire [2:0] bubble_join_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_q;
    wire [2:0] bubble_select_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_b;
    wire [141:0] bubble_join_stall_entry_q;
    wire [31:0] bubble_select_stall_entry_b;
    wire [0:0] bubble_select_stall_entry_c;
    wire [31:0] bubble_select_stall_entry_d;
    wire [31:0] bubble_select_stall_entry_e;
    wire [0:0] bubble_select_stall_entry_f;
    wire [0:0] bubble_select_stall_entry_g;
    wire [0:0] bubble_select_stall_entry_h;
    wire [0:0] bubble_select_stall_entry_i;
    wire [0:0] bubble_select_stall_entry_j;
    wire [0:0] bubble_select_stall_entry_k;
    wire [0:0] bubble_select_stall_entry_l;
    wire [0:0] bubble_select_stall_entry_m;
    wire [0:0] bubble_select_stall_entry_n;
    wire [0:0] bubble_select_stall_entry_o;
    wire [0:0] bubble_select_stall_entry_p;
    wire [0:0] bubble_select_stall_entry_q;
    wire [31:0] bubble_select_stall_entry_r;
    wire [0:0] bubble_select_stall_entry_s;
    wire [141:0] bubble_join_claswp_B6_merge_reg_aunroll_x_q;
    wire [0:0] bubble_select_claswp_B6_merge_reg_aunroll_x_b;
    wire [31:0] bubble_select_claswp_B6_merge_reg_aunroll_x_c;
    wire [31:0] bubble_select_claswp_B6_merge_reg_aunroll_x_d;
    wire [0:0] bubble_select_claswp_B6_merge_reg_aunroll_x_e;
    wire [0:0] bubble_select_claswp_B6_merge_reg_aunroll_x_f;
    wire [0:0] bubble_select_claswp_B6_merge_reg_aunroll_x_g;
    wire [0:0] bubble_select_claswp_B6_merge_reg_aunroll_x_h;
    wire [0:0] bubble_select_claswp_B6_merge_reg_aunroll_x_i;
    wire [0:0] bubble_select_claswp_B6_merge_reg_aunroll_x_j;
    wire [0:0] bubble_select_claswp_B6_merge_reg_aunroll_x_k;
    wire [31:0] bubble_select_claswp_B6_merge_reg_aunroll_x_l;
    wire [0:0] bubble_select_claswp_B6_merge_reg_aunroll_x_m;
    wire [31:0] bubble_select_claswp_B6_merge_reg_aunroll_x_n;
    wire [0:0] bubble_select_claswp_B6_merge_reg_aunroll_x_o;
    wire [0:0] bubble_select_claswp_B6_merge_reg_aunroll_x_p;
    wire [0:0] bubble_select_claswp_B6_merge_reg_aunroll_x_q;
    wire [0:0] bubble_select_claswp_B6_merge_reg_aunroll_x_r;
    wire [0:0] bubble_select_claswp_B6_merge_reg_aunroll_x_s;
    wire [27:0] bubble_join_i_mul78_claswp18_im0_cma_q;
    wire [27:0] bubble_select_i_mul78_claswp18_im0_cma_b;
    wire [35:0] bubble_join_i_mul78_claswp18_im8_cma_q;
    wire [35:0] bubble_select_i_mul78_claswp18_im8_cma_b;
    wire [32:0] bubble_join_i_mul78_claswp18_ma3_cma_q;
    wire [32:0] bubble_select_i_mul78_claswp18_ma3_cma_b;
    wire [63:0] bubble_join_redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_q;
    wire [63:0] bubble_select_redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_b;
    wire [63:0] bubble_join_redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_q;
    wire [63:0] bubble_select_redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_b;
    wire [0:0] bubble_join_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_q;
    wire [0:0] bubble_select_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_b;
    wire [0:0] bubble_join_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_q;
    wire [0:0] bubble_select_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_b;
    wire [63:0] bubble_join_redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_q;
    wire [63:0] bubble_select_redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_b;
    wire [63:0] bubble_join_redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_q;
    wire [63:0] bubble_select_redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_b;
    wire [0:0] bubble_join_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_q;
    wire [0:0] bubble_select_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_b;
    wire [0:0] bubble_join_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_q;
    wire [0:0] bubble_select_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_b;
    wire [0:0] bubble_join_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_q;
    wire [0:0] bubble_select_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_b;
    wire [31:0] bubble_join_redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_q;
    wire [31:0] bubble_select_redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_b;
    wire [0:0] bubble_join_redist23_i_reduction_claswp_97_claswp126_q_63_fifo_q;
    wire [0:0] bubble_select_redist23_i_reduction_claswp_97_claswp126_q_63_fifo_b;
    wire [0:0] bubble_join_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_q;
    wire [0:0] bubble_select_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_b;
    wire [0:0] bubble_join_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_q;
    wire [0:0] bubble_select_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_b;
    wire [0:0] bubble_join_redist26_i_reduction_claswp_108_claswp133_q_63_fifo_q;
    wire [0:0] bubble_select_redist26_i_reduction_claswp_108_claswp133_q_63_fifo_b;
    wire [0:0] bubble_join_redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_q;
    wire [0:0] bubble_select_redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_b;
    wire [0:0] bubble_join_redist29_i_or_claswp33_q_32_fifo_q;
    wire [0:0] bubble_select_redist29_i_or_claswp33_q_32_fifo_b;
    wire [0:0] bubble_join_redist30_i_or_claswp33_q_63_fifo_q;
    wire [0:0] bubble_select_redist30_i_or_claswp33_q_63_fifo_b;
    wire [0:0] bubble_join_redist31_i_notcmp_claswp31_q_31_fifo_q;
    wire [0:0] bubble_select_redist31_i_notcmp_claswp31_q_31_fifo_b;
    wire [2:0] bubble_join_redist32_i_next_cleanups_claswp34_q_32_fifo_q;
    wire [2:0] bubble_select_redist32_i_next_cleanups_claswp34_q_32_fifo_b;
    wire [0:0] bubble_join_redist33_i_masked_claswp139_q_63_fifo_q;
    wire [0:0] bubble_select_redist33_i_masked_claswp139_q_63_fifo_b;
    wire [31:0] bubble_join_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_q;
    wire [31:0] bubble_select_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_b;
    wire [31:0] bubble_join_redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_q;
    wire [31:0] bubble_select_redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_b;
    wire [31:0] bubble_join_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_q;
    wire [31:0] bubble_select_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_b;
    wire [31:0] bubble_join_redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_q;
    wire [31:0] bubble_select_redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_b;
    wire [31:0] bubble_join_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_q;
    wire [31:0] bubble_select_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_b;
    wire [31:0] bubble_join_redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_q;
    wire [31:0] bubble_select_redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_b;
    wire [0:0] bubble_join_redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_q;
    wire [0:0] bubble_select_redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_b;
    wire [0:0] bubble_join_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_q;
    wire [0:0] bubble_select_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_b;
    wire [0:0] bubble_join_redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_q;
    wire [0:0] bubble_select_redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_b;
    wire [0:0] bubble_join_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_q;
    wire [0:0] bubble_select_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_b;
    wire [0:0] bubble_join_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_q;
    wire [0:0] bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_b;
    wire [0:0] bubble_join_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_q;
    wire [0:0] bubble_select_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_b;
    wire [0:0] bubble_join_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_q;
    wire [0:0] bubble_select_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_b;
    wire [0:0] bubble_join_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_q;
    wire [0:0] bubble_select_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_b;
    wire [0:0] bubble_join_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_q;
    wire [0:0] bubble_select_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_b;
    wire [0:0] bubble_join_redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_q;
    wire [0:0] bubble_select_redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_b;
    wire [0:0] bubble_join_redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_q;
    wire [0:0] bubble_select_redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_b;
    wire [0:0] bubble_join_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_q;
    wire [0:0] bubble_select_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_b;
    wire [0:0] bubble_join_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_q;
    wire [0:0] bubble_select_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_b;
    wire [0:0] bubble_join_redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_q;
    wire [0:0] bubble_select_redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_b;
    wire [0:0] bubble_join_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_q;
    wire [0:0] bubble_select_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_b;
    wire [0:0] bubble_join_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_q;
    wire [0:0] bubble_select_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_b;
    wire [0:0] bubble_join_redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_q;
    wire [0:0] bubble_select_redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_b;
    wire [0:0] bubble_join_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_q;
    wire [0:0] bubble_select_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_b;
    wire [0:0] bubble_join_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_q;
    wire [0:0] bubble_select_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_b;
    wire [0:0] bubble_join_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_q;
    wire [0:0] bubble_select_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_b;
    wire [31:0] bubble_join_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_q;
    wire [31:0] bubble_select_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_b;
    wire [31:0] bubble_join_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_q;
    wire [31:0] bubble_select_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_b;
    wire [4:0] bubble_join_coalesced_delay_0_fifo_q;
    wire [4:0] bubble_select_coalesced_delay_0_fifo_b;
    wire [33:0] bubble_join_coalesced_delay_1_fifo_q;
    wire [33:0] bubble_select_coalesced_delay_1_fifo_b;
    wire [0:0] SE_i_add79_claswp21_wireValid;
    wire [0:0] SE_i_add79_claswp21_and0;
    wire [0:0] SE_i_add79_claswp21_backStall;
    wire [0:0] SE_i_add79_claswp21_V0;
    wire [0:0] SE_i_add89_claswp70_wireValid;
    wire [0:0] SE_i_add89_claswp70_and0;
    wire [0:0] SE_i_add89_claswp70_backStall;
    wire [0:0] SE_i_add89_claswp70_V0;
    wire [0:0] SE_i_cmp76_claswp15_wireValid;
    wire [0:0] SE_i_cmp76_claswp15_and0;
    wire [0:0] SE_i_cmp76_claswp15_and1;
    wire [0:0] SE_i_cmp76_claswp15_backStall;
    wire [0:0] SE_i_cmp76_claswp15_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_or1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_or2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_V2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_V3;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_or1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_or2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_V2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_V3;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm3213_claswp55_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm3213_claswp55_backStall;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm3213_claswp55_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_claswp55_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_claswp55_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_claswp55_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_claswp55_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm3213_claswp55_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_claswp55_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_claswp55_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm3213_claswp55_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_claswp55_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_claswp55_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm3213_claswp55_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_claswp55_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_claswp55_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_claswp55_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_claswp55_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_claswp55_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_claswp55_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3213_claswp55_V2;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm3414_claswp66_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm3414_claswp66_backStall;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm3414_claswp66_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_claswp66_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_claswp66_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_claswp66_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_claswp66_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm3414_claswp66_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_claswp66_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_claswp66_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm3414_claswp66_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_claswp66_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_claswp66_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm3414_claswp66_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_claswp66_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_claswp66_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_claswp66_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_claswp66_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_claswp66_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_claswp66_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3414_claswp66_V2;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm3615_claswp75_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm3615_claswp75_backStall;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm3615_claswp75_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3615_claswp75_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3615_claswp75_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3615_claswp75_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3615_claswp75_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm3615_claswp75_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3615_claswp75_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3615_claswp75_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm3615_claswp75_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3615_claswp75_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3615_claswp75_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3615_claswp75_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3615_claswp75_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3615_claswp75_V1;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm3816_claswp100_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm3816_claswp100_backStall;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm3816_claswp100_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3816_claswp100_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3816_claswp100_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3816_claswp100_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3816_claswp100_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm3816_claswp100_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3816_claswp100_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3816_claswp100_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm3816_claswp100_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3816_claswp100_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3816_claswp100_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3816_claswp100_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3816_claswp100_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm3816_claswp100_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_102_claswp128_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_102_claswp128_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_102_claswp128_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_102_claswp128_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_102_claswp128_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_102_claswp128_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_102_claswp128_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_102_claswp128_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_102_claswp128_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_102_claswp128_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_102_claswp128_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_102_claswp128_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_102_claswp128_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_119_claswp135_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_119_claswp135_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_119_claswp135_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_119_claswp135_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_119_claswp135_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_119_claswp135_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_119_claswp135_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_119_claswp135_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_119_claswp135_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_119_claswp135_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_119_claswp135_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_119_claswp135_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_119_claswp135_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_claswp97_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_claswp97_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_claswp97_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_claswp97_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_71_claswp97_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_claswp97_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_claswp97_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_71_claswp97_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_claswp97_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_claswp97_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_claswp97_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_claswp97_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_71_claswp97_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_87_claswp120_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_87_claswp120_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_87_claswp120_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_87_claswp120_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_87_claswp120_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_87_claswp120_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_87_claswp120_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_87_claswp120_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_87_claswp120_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_87_claswp120_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_87_claswp120_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_87_claswp120_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_87_claswp120_V1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg4;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg4;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed4;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg5;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg5;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed5;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg6;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg6;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed6;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg7;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg7;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed7;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg8;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg8;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed8;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg9;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg9;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed9;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg10;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg10;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed10;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg11;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg11;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed11;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg12;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg12;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed12;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg13;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg13;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed13;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg14;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg14;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed14;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg15;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg15;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed15;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg16;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg16;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed16;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg17;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg17;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed17;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg18;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg18;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed18;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg19;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg19;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed19;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg20;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg20;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed20;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or4;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or5;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or6;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or7;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or8;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or9;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or10;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or11;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or12;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or13;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or14;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or15;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or16;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or17;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or18;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or19;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V4;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V5;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V6;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V7;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V8;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V9;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V10;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V11;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V12;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V13;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V14;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V15;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V16;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V17;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V18;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V19;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V20;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_or2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_V3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_or2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_V3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_or2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_V3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_or2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_V3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_and0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_and1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_and0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_and0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_and0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop40_claswp26_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop40_claswp26_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop40_claswp26_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_and0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_and1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_V1;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_lastiniteration_claswp9_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_lastiniteration_claswp9_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_claswp43_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_claswp43_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_claswp47_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_claswp47_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_claswp89_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_claswp89_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_claswp106_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_claswp106_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_claswp80_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_claswp80_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi64_push22_claswp109_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi64_push22_claswp109_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_claswp111_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_claswp111_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_claswp38_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_claswp38_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi80_push24_claswp102_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi80_push24_claswp102_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_claswp84_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_claswp84_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_claswp41_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_claswp41_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notexitcond_claswp32_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notexitcond_claswp32_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_push40_claswp27_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_push40_claswp27_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_reduction_claswp_33228_push38_claswp62_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_reduction_claswp_33228_push38_claswp62_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_lm18611229_push39_claswp69_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_lm18611229_push39_claswp69_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_lm19012230_push41_claswp14_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_lm19012230_push41_claswp14_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_claswp20_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_claswp20_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_storemerge68_push19_claswp138_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_storemerge68_push19_claswp138_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i3_cleanups_push29_claswp35_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i3_cleanups_push29_claswp35_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i3_initerations_push28_claswp7_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i3_initerations_push28_claswp7_backStall;
    reg [0:0] SE_i_masked_claswp139_R_v_0;
    wire [0:0] SE_i_masked_claswp139_v_s_0;
    wire [0:0] SE_i_masked_claswp139_s_tv_0;
    wire [0:0] SE_i_masked_claswp139_backEN;
    wire [0:0] SE_i_masked_claswp139_and0;
    wire [0:0] SE_i_masked_claswp139_backStall;
    wire [0:0] SE_i_masked_claswp139_V0;
    reg [0:0] SE_i_next_cleanups_claswp34_R_v_0;
    wire [0:0] SE_i_next_cleanups_claswp34_v_s_0;
    wire [0:0] SE_i_next_cleanups_claswp34_s_tv_0;
    wire [0:0] SE_i_next_cleanups_claswp34_backEN;
    wire [0:0] SE_i_next_cleanups_claswp34_backStall;
    wire [0:0] SE_i_next_cleanups_claswp34_V0;
    wire [0:0] SE_i_next_initerations_claswp6_vt_join_wireValid;
    wire [0:0] SE_i_next_initerations_claswp6_vt_join_wireStall;
    wire [0:0] SE_i_next_initerations_claswp6_vt_join_StallValid;
    wire [0:0] SE_i_next_initerations_claswp6_vt_join_toReg0;
    reg [0:0] SE_i_next_initerations_claswp6_vt_join_fromReg0;
    wire [0:0] SE_i_next_initerations_claswp6_vt_join_consumed0;
    wire [0:0] SE_i_next_initerations_claswp6_vt_join_toReg1;
    reg [0:0] SE_i_next_initerations_claswp6_vt_join_fromReg1;
    wire [0:0] SE_i_next_initerations_claswp6_vt_join_consumed1;
    wire [0:0] SE_i_next_initerations_claswp6_vt_join_and0;
    wire [0:0] SE_i_next_initerations_claswp6_vt_join_or0;
    wire [0:0] SE_i_next_initerations_claswp6_vt_join_backStall;
    wire [0:0] SE_i_next_initerations_claswp6_vt_join_V0;
    wire [0:0] SE_i_next_initerations_claswp6_vt_join_V1;
    wire [0:0] SE_i_or_claswp33_wireValid;
    wire [0:0] SE_i_or_claswp33_wireStall;
    wire [0:0] SE_i_or_claswp33_StallValid;
    wire [0:0] SE_i_or_claswp33_toReg0;
    reg [0:0] SE_i_or_claswp33_fromReg0;
    wire [0:0] SE_i_or_claswp33_consumed0;
    wire [0:0] SE_i_or_claswp33_toReg1;
    reg [0:0] SE_i_or_claswp33_fromReg1;
    wire [0:0] SE_i_or_claswp33_consumed1;
    wire [0:0] SE_i_or_claswp33_toReg2;
    reg [0:0] SE_i_or_claswp33_fromReg2;
    wire [0:0] SE_i_or_claswp33_consumed2;
    wire [0:0] SE_i_or_claswp33_toReg3;
    reg [0:0] SE_i_or_claswp33_fromReg3;
    wire [0:0] SE_i_or_claswp33_consumed3;
    wire [0:0] SE_i_or_claswp33_toReg4;
    reg [0:0] SE_i_or_claswp33_fromReg4;
    wire [0:0] SE_i_or_claswp33_consumed4;
    wire [0:0] SE_i_or_claswp33_toReg5;
    reg [0:0] SE_i_or_claswp33_fromReg5;
    wire [0:0] SE_i_or_claswp33_consumed5;
    wire [0:0] SE_i_or_claswp33_and0;
    wire [0:0] SE_i_or_claswp33_or0;
    wire [0:0] SE_i_or_claswp33_or1;
    wire [0:0] SE_i_or_claswp33_or2;
    wire [0:0] SE_i_or_claswp33_or3;
    wire [0:0] SE_i_or_claswp33_or4;
    wire [0:0] SE_i_or_claswp33_backStall;
    wire [0:0] SE_i_or_claswp33_V0;
    wire [0:0] SE_i_or_claswp33_V1;
    wire [0:0] SE_i_or_claswp33_V2;
    wire [0:0] SE_i_or_claswp33_V3;
    wire [0:0] SE_i_or_claswp33_V4;
    wire [0:0] SE_i_or_claswp33_V5;
    reg [0:0] SE_i_phi_decision211_xor_and_i0_claswp30_R_v_0;
    wire [0:0] SE_i_phi_decision211_xor_and_i0_claswp30_v_s_0;
    wire [0:0] SE_i_phi_decision211_xor_and_i0_claswp30_s_tv_0;
    wire [0:0] SE_i_phi_decision211_xor_and_i0_claswp30_backEN;
    wire [0:0] SE_i_phi_decision211_xor_and_i0_claswp30_and0;
    wire [0:0] SE_i_phi_decision211_xor_and_i0_claswp30_backStall;
    wire [0:0] SE_i_phi_decision211_xor_and_i0_claswp30_V0;
    wire [0:0] SE_i_reduction_claswp_105_claswp130_wireValid;
    wire [0:0] SE_i_reduction_claswp_105_claswp130_and0;
    wire [0:0] SE_i_reduction_claswp_105_claswp130_and1;
    wire [0:0] SE_i_reduction_claswp_105_claswp130_backStall;
    wire [0:0] SE_i_reduction_claswp_105_claswp130_V0;
    wire [0:0] SE_i_reduction_claswp_107_claswp132_wireValid;
    wire [0:0] SE_i_reduction_claswp_107_claswp132_and0;
    wire [0:0] SE_i_reduction_claswp_107_claswp132_backStall;
    wire [0:0] SE_i_reduction_claswp_107_claswp132_V0;
    reg [0:0] SE_i_reduction_claswp_108_claswp133_R_v_0;
    wire [0:0] SE_i_reduction_claswp_108_claswp133_v_s_0;
    wire [0:0] SE_i_reduction_claswp_108_claswp133_s_tv_0;
    wire [0:0] SE_i_reduction_claswp_108_claswp133_backEN;
    wire [0:0] SE_i_reduction_claswp_108_claswp133_and0;
    wire [0:0] SE_i_reduction_claswp_108_claswp133_backStall;
    wire [0:0] SE_i_reduction_claswp_108_claswp133_V0;
    wire [0:0] SE_i_reduction_claswp_39_claswp44_wireValid;
    wire [0:0] SE_i_reduction_claswp_39_claswp44_wireStall;
    wire [0:0] SE_i_reduction_claswp_39_claswp44_StallValid;
    wire [0:0] SE_i_reduction_claswp_39_claswp44_toReg0;
    reg [0:0] SE_i_reduction_claswp_39_claswp44_fromReg0;
    wire [0:0] SE_i_reduction_claswp_39_claswp44_consumed0;
    wire [0:0] SE_i_reduction_claswp_39_claswp44_toReg1;
    reg [0:0] SE_i_reduction_claswp_39_claswp44_fromReg1;
    wire [0:0] SE_i_reduction_claswp_39_claswp44_consumed1;
    wire [0:0] SE_i_reduction_claswp_39_claswp44_and0;
    wire [0:0] SE_i_reduction_claswp_39_claswp44_and1;
    wire [0:0] SE_i_reduction_claswp_39_claswp44_and2;
    wire [0:0] SE_i_reduction_claswp_39_claswp44_and3;
    wire [0:0] SE_i_reduction_claswp_39_claswp44_and4;
    wire [0:0] SE_i_reduction_claswp_39_claswp44_and5;
    wire [0:0] SE_i_reduction_claswp_39_claswp44_or0;
    wire [0:0] SE_i_reduction_claswp_39_claswp44_backStall;
    wire [0:0] SE_i_reduction_claswp_39_claswp44_V0;
    wire [0:0] SE_i_reduction_claswp_39_claswp44_V1;
    wire [0:0] SE_i_reduction_claswp_40_claswp48_wireValid;
    wire [0:0] SE_i_reduction_claswp_40_claswp48_wireStall;
    wire [0:0] SE_i_reduction_claswp_40_claswp48_StallValid;
    wire [0:0] SE_i_reduction_claswp_40_claswp48_toReg0;
    reg [0:0] SE_i_reduction_claswp_40_claswp48_fromReg0;
    wire [0:0] SE_i_reduction_claswp_40_claswp48_consumed0;
    wire [0:0] SE_i_reduction_claswp_40_claswp48_toReg1;
    reg [0:0] SE_i_reduction_claswp_40_claswp48_fromReg1;
    wire [0:0] SE_i_reduction_claswp_40_claswp48_consumed1;
    wire [0:0] SE_i_reduction_claswp_40_claswp48_and0;
    wire [0:0] SE_i_reduction_claswp_40_claswp48_or0;
    wire [0:0] SE_i_reduction_claswp_40_claswp48_backStall;
    wire [0:0] SE_i_reduction_claswp_40_claswp48_V0;
    wire [0:0] SE_i_reduction_claswp_40_claswp48_V1;
    wire [0:0] SE_i_reduction_claswp_45_claswp58_wireValid;
    wire [0:0] SE_i_reduction_claswp_45_claswp58_wireStall;
    wire [0:0] SE_i_reduction_claswp_45_claswp58_StallValid;
    wire [0:0] SE_i_reduction_claswp_45_claswp58_toReg0;
    reg [0:0] SE_i_reduction_claswp_45_claswp58_fromReg0;
    wire [0:0] SE_i_reduction_claswp_45_claswp58_consumed0;
    wire [0:0] SE_i_reduction_claswp_45_claswp58_toReg1;
    reg [0:0] SE_i_reduction_claswp_45_claswp58_fromReg1;
    wire [0:0] SE_i_reduction_claswp_45_claswp58_consumed1;
    wire [0:0] SE_i_reduction_claswp_45_claswp58_toReg2;
    reg [0:0] SE_i_reduction_claswp_45_claswp58_fromReg2;
    wire [0:0] SE_i_reduction_claswp_45_claswp58_consumed2;
    wire [0:0] SE_i_reduction_claswp_45_claswp58_and0;
    wire [0:0] SE_i_reduction_claswp_45_claswp58_or0;
    wire [0:0] SE_i_reduction_claswp_45_claswp58_or1;
    wire [0:0] SE_i_reduction_claswp_45_claswp58_backStall;
    wire [0:0] SE_i_reduction_claswp_45_claswp58_V0;
    wire [0:0] SE_i_reduction_claswp_45_claswp58_V1;
    wire [0:0] SE_i_reduction_claswp_45_claswp58_V2;
    wire [0:0] SE_i_reduction_claswp_46_claswp59_wireValid;
    wire [0:0] SE_i_reduction_claswp_46_claswp59_wireStall;
    wire [0:0] SE_i_reduction_claswp_46_claswp59_StallValid;
    wire [0:0] SE_i_reduction_claswp_46_claswp59_toReg0;
    reg [0:0] SE_i_reduction_claswp_46_claswp59_fromReg0;
    wire [0:0] SE_i_reduction_claswp_46_claswp59_consumed0;
    wire [0:0] SE_i_reduction_claswp_46_claswp59_toReg1;
    reg [0:0] SE_i_reduction_claswp_46_claswp59_fromReg1;
    wire [0:0] SE_i_reduction_claswp_46_claswp59_consumed1;
    wire [0:0] SE_i_reduction_claswp_46_claswp59_and0;
    wire [0:0] SE_i_reduction_claswp_46_claswp59_and1;
    wire [0:0] SE_i_reduction_claswp_46_claswp59_and2;
    wire [0:0] SE_i_reduction_claswp_46_claswp59_and3;
    wire [0:0] SE_i_reduction_claswp_46_claswp59_and4;
    wire [0:0] SE_i_reduction_claswp_46_claswp59_or0;
    wire [0:0] SE_i_reduction_claswp_46_claswp59_backStall;
    wire [0:0] SE_i_reduction_claswp_46_claswp59_V0;
    wire [0:0] SE_i_reduction_claswp_46_claswp59_V1;
    wire [0:0] SE_i_reduction_claswp_61_claswp86_wireValid;
    wire [0:0] SE_i_reduction_claswp_61_claswp86_wireStall;
    wire [0:0] SE_i_reduction_claswp_61_claswp86_StallValid;
    wire [0:0] SE_i_reduction_claswp_61_claswp86_toReg0;
    reg [0:0] SE_i_reduction_claswp_61_claswp86_fromReg0;
    wire [0:0] SE_i_reduction_claswp_61_claswp86_consumed0;
    wire [0:0] SE_i_reduction_claswp_61_claswp86_toReg1;
    reg [0:0] SE_i_reduction_claswp_61_claswp86_fromReg1;
    wire [0:0] SE_i_reduction_claswp_61_claswp86_consumed1;
    wire [0:0] SE_i_reduction_claswp_61_claswp86_and0;
    wire [0:0] SE_i_reduction_claswp_61_claswp86_or0;
    wire [0:0] SE_i_reduction_claswp_61_claswp86_backStall;
    wire [0:0] SE_i_reduction_claswp_61_claswp86_V0;
    wire [0:0] SE_i_reduction_claswp_61_claswp86_V1;
    wire [0:0] SE_i_reduction_claswp_62_claswp87_wireValid;
    wire [0:0] SE_i_reduction_claswp_62_claswp87_and0;
    wire [0:0] SE_i_reduction_claswp_62_claswp87_and1;
    wire [0:0] SE_i_reduction_claswp_62_claswp87_and2;
    wire [0:0] SE_i_reduction_claswp_62_claswp87_and3;
    wire [0:0] SE_i_reduction_claswp_62_claswp87_and4;
    wire [0:0] SE_i_reduction_claswp_62_claswp87_backStall;
    wire [0:0] SE_i_reduction_claswp_62_claswp87_V0;
    wire [0:0] SE_i_reduction_claswp_63_claswp90_wireValid;
    wire [0:0] SE_i_reduction_claswp_63_claswp90_wireStall;
    wire [0:0] SE_i_reduction_claswp_63_claswp90_StallValid;
    wire [0:0] SE_i_reduction_claswp_63_claswp90_toReg0;
    reg [0:0] SE_i_reduction_claswp_63_claswp90_fromReg0;
    wire [0:0] SE_i_reduction_claswp_63_claswp90_consumed0;
    wire [0:0] SE_i_reduction_claswp_63_claswp90_toReg1;
    reg [0:0] SE_i_reduction_claswp_63_claswp90_fromReg1;
    wire [0:0] SE_i_reduction_claswp_63_claswp90_consumed1;
    wire [0:0] SE_i_reduction_claswp_63_claswp90_and0;
    wire [0:0] SE_i_reduction_claswp_63_claswp90_or0;
    wire [0:0] SE_i_reduction_claswp_63_claswp90_backStall;
    wire [0:0] SE_i_reduction_claswp_63_claswp90_V0;
    wire [0:0] SE_i_reduction_claswp_63_claswp90_V1;
    reg [0:0] SE_i_reduction_claswp_68_claswp95_R_v_0;
    wire [0:0] SE_i_reduction_claswp_68_claswp95_v_s_0;
    wire [0:0] SE_i_reduction_claswp_68_claswp95_s_tv_0;
    wire [0:0] SE_i_reduction_claswp_68_claswp95_backEN;
    wire [0:0] SE_i_reduction_claswp_68_claswp95_and0;
    wire [0:0] SE_i_reduction_claswp_68_claswp95_backStall;
    wire [0:0] SE_i_reduction_claswp_68_claswp95_V0;
    wire [0:0] SE_i_reduction_claswp_80_claswp113_wireValid;
    wire [0:0] SE_i_reduction_claswp_80_claswp113_wireStall;
    wire [0:0] SE_i_reduction_claswp_80_claswp113_StallValid;
    wire [0:0] SE_i_reduction_claswp_80_claswp113_toReg0;
    reg [0:0] SE_i_reduction_claswp_80_claswp113_fromReg0;
    wire [0:0] SE_i_reduction_claswp_80_claswp113_consumed0;
    wire [0:0] SE_i_reduction_claswp_80_claswp113_toReg1;
    reg [0:0] SE_i_reduction_claswp_80_claswp113_fromReg1;
    wire [0:0] SE_i_reduction_claswp_80_claswp113_consumed1;
    wire [0:0] SE_i_reduction_claswp_80_claswp113_and0;
    wire [0:0] SE_i_reduction_claswp_80_claswp113_or0;
    wire [0:0] SE_i_reduction_claswp_80_claswp113_backStall;
    wire [0:0] SE_i_reduction_claswp_80_claswp113_V0;
    wire [0:0] SE_i_reduction_claswp_80_claswp113_V1;
    wire [0:0] SE_i_reduction_claswp_83_claswp115_wireValid;
    wire [0:0] SE_i_reduction_claswp_83_claswp115_and0;
    wire [0:0] SE_i_reduction_claswp_83_claswp115_and1;
    wire [0:0] SE_i_reduction_claswp_83_claswp115_and2;
    wire [0:0] SE_i_reduction_claswp_83_claswp115_backStall;
    wire [0:0] SE_i_reduction_claswp_83_claswp115_V0;
    reg [0:0] SE_i_reduction_claswp_86_claswp118_R_v_0;
    wire [0:0] SE_i_reduction_claswp_86_claswp118_v_s_0;
    wire [0:0] SE_i_reduction_claswp_86_claswp118_s_tv_0;
    wire [0:0] SE_i_reduction_claswp_86_claswp118_backEN;
    wire [0:0] SE_i_reduction_claswp_86_claswp118_and0;
    wire [0:0] SE_i_reduction_claswp_86_claswp118_backStall;
    wire [0:0] SE_i_reduction_claswp_86_claswp118_V0;
    wire [0:0] SE_i_reduction_claswp_94_claswp123_wireValid;
    wire [0:0] SE_i_reduction_claswp_94_claswp123_and0;
    wire [0:0] SE_i_reduction_claswp_94_claswp123_and1;
    wire [0:0] SE_i_reduction_claswp_94_claswp123_and2;
    wire [0:0] SE_i_reduction_claswp_94_claswp123_backStall;
    wire [0:0] SE_i_reduction_claswp_94_claswp123_V0;
    wire [0:0] SE_i_reduction_claswp_96_claswp125_wireValid;
    wire [0:0] SE_i_reduction_claswp_96_claswp125_and0;
    wire [0:0] SE_i_reduction_claswp_96_claswp125_backStall;
    wire [0:0] SE_i_reduction_claswp_96_claswp125_V0;
    reg [0:0] SE_i_reduction_claswp_97_claswp126_R_v_0;
    wire [0:0] SE_i_reduction_claswp_97_claswp126_v_s_0;
    wire [0:0] SE_i_reduction_claswp_97_claswp126_s_tv_0;
    wire [0:0] SE_i_reduction_claswp_97_claswp126_backEN;
    wire [0:0] SE_i_reduction_claswp_97_claswp126_and0;
    wire [0:0] SE_i_reduction_claswp_97_claswp126_backStall;
    wire [0:0] SE_i_reduction_claswp_97_claswp126_V0;
    wire [0:0] SE_stall_entry_wireValid;
    wire [0:0] SE_stall_entry_backStall;
    wire [0:0] SE_stall_entry_V0;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_wireValid;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_wireStall;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_StallValid;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_toReg0;
    reg [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_fromReg0;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_consumed0;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_toReg1;
    reg [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_fromReg1;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_consumed1;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_toReg2;
    reg [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_fromReg2;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_consumed2;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_toReg3;
    reg [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_fromReg3;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_consumed3;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_toReg4;
    reg [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_fromReg4;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_consumed4;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_toReg5;
    reg [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_fromReg5;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_consumed5;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_toReg6;
    reg [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_fromReg6;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_consumed6;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_toReg7;
    reg [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_fromReg7;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_consumed7;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_toReg8;
    reg [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_fromReg8;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_consumed8;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_toReg9;
    reg [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_fromReg9;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_consumed9;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_toReg10;
    reg [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_fromReg10;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_consumed10;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_toReg11;
    reg [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_fromReg11;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_consumed11;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_toReg12;
    reg [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_fromReg12;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_consumed12;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_toReg13;
    reg [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_fromReg13;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_consumed13;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_toReg14;
    reg [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_fromReg14;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_consumed14;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_toReg15;
    reg [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_fromReg15;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_consumed15;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_toReg16;
    reg [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_fromReg16;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_consumed16;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_or0;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_or1;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_or2;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_or3;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_or4;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_or5;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_or6;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_or7;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_or8;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_or9;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_or10;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_or11;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_or12;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_or13;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_or14;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_or15;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_backStall;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_V0;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_V1;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_V2;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_V3;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_V4;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_V5;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_V6;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_V7;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_V8;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_V9;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_V10;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_V11;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_V12;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_V13;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_V14;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_V15;
    wire [0:0] SE_out_claswp_B6_merge_reg_aunroll_x_V16;
    wire [0:0] SE_i_lm3615_toi1_intcast65_claswp76_sel_x_wireValid;
    wire [0:0] SE_i_lm3615_toi1_intcast65_claswp76_sel_x_and0;
    wire [0:0] SE_i_lm3615_toi1_intcast65_claswp76_sel_x_backStall;
    wire [0:0] SE_i_lm3615_toi1_intcast65_claswp76_sel_x_V0;
    wire [0:0] SE_i_lm3816_toi1_intcast81_claswp101_sel_x_wireValid;
    wire [0:0] SE_i_lm3816_toi1_intcast81_claswp101_sel_x_and0;
    wire [0:0] SE_i_lm3816_toi1_intcast81_claswp101_sel_x_backStall;
    wire [0:0] SE_i_lm3816_toi1_intcast81_claswp101_sel_x_V0;
    reg [0:0] SE_i_mul78_claswp18_im0_cma_R_s_0;
    reg [0:0] SE_i_mul78_claswp18_im0_cma_R_s_1;
    reg [0:0] SE_i_mul78_claswp18_im0_cma_R_v_0;
    reg [0:0] SE_i_mul78_claswp18_im0_cma_R_v_1;
    reg [0:0] SE_i_mul78_claswp18_im0_cma_R_v_2;
    wire [0:0] SE_i_mul78_claswp18_im0_cma_v_s_0;
    wire [0:0] SE_i_mul78_claswp18_im0_cma_s_tv_0;
    wire [0:0] SE_i_mul78_claswp18_im0_cma_s_tv_1;
    wire [0:0] SE_i_mul78_claswp18_im0_cma_s_tv_2;
    wire [0:0] SE_i_mul78_claswp18_im0_cma_backEN;
    wire [0:0] SE_i_mul78_claswp18_im0_cma_and0;
    wire [0:0] SE_i_mul78_claswp18_im0_cma_or0;
    wire [0:0] SE_i_mul78_claswp18_im0_cma_or1;
    wire [0:0] SE_i_mul78_claswp18_im0_cma_backStall;
    wire [0:0] SE_i_mul78_claswp18_im0_cma_V0;
    wire [0:0] SE_i_mul78_claswp18_im0_cma_V1;
    wire [0:0] SE_i_mul78_claswp18_im0_cma_V2;
    wire [0:0] SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_wireValid;
    wire [0:0] SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_wireStall;
    wire [0:0] SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_StallValid;
    wire [0:0] SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_toReg0;
    reg [0:0] SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_fromReg0;
    wire [0:0] SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_consumed0;
    wire [0:0] SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_toReg1;
    reg [0:0] SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_fromReg1;
    wire [0:0] SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_consumed1;
    wire [0:0] SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_or0;
    wire [0:0] SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_backStall;
    wire [0:0] SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_V0;
    wire [0:0] SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_V1;
    wire [0:0] SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_wireValid;
    wire [0:0] SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_wireStall;
    wire [0:0] SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_StallValid;
    wire [0:0] SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_toReg0;
    reg [0:0] SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_fromReg0;
    wire [0:0] SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_consumed0;
    wire [0:0] SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_toReg1;
    reg [0:0] SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_fromReg1;
    wire [0:0] SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_consumed1;
    wire [0:0] SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_or0;
    wire [0:0] SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_backStall;
    wire [0:0] SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_V0;
    wire [0:0] SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_V1;
    reg [0:0] SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_R_v_0;
    wire [0:0] SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_V0;
    reg [0:0] SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_R_v_0;
    wire [0:0] SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_V0;
    wire [0:0] SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_wireValid;
    wire [0:0] SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_wireStall;
    wire [0:0] SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_StallValid;
    wire [0:0] SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_toReg0;
    reg [0:0] SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_fromReg0;
    wire [0:0] SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_consumed0;
    wire [0:0] SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_toReg1;
    reg [0:0] SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_fromReg1;
    wire [0:0] SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_consumed1;
    wire [0:0] SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_or0;
    wire [0:0] SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_backStall;
    wire [0:0] SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_V0;
    wire [0:0] SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_V1;
    reg [0:0] SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_0;
    reg [0:0] SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_1;
    wire [0:0] SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_v_s_0;
    wire [0:0] SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_s_tv_0;
    wire [0:0] SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_s_tv_1;
    wire [0:0] SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_backEN;
    wire [0:0] SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_or0;
    wire [0:0] SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_backStall;
    wire [0:0] SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_V0;
    wire [0:0] SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_V1;
    reg [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_0;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_v_s_0;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_0;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backEN;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backStall;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V0;
    reg [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_R_v_0;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_v_s_0;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_s_tv_0;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_backEN;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_backStall;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_V0;
    reg [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_R_v_0;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_v_s_0;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_s_tv_0;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_backEN;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_backStall;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_V0;
    reg [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_0;
    reg [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_1;
    reg [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_2;
    reg [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_3;
    reg [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_4;
    reg [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_5;
    reg [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_6;
    reg [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_7;
    reg [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_8;
    reg [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_9;
    reg [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_10;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_v_s_0;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_0;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_1;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_2;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_3;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_4;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_5;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_6;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_7;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_8;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_9;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_10;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_backEN;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or0;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or1;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or2;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or3;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or4;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or5;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or6;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or7;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or8;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or9;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_backStall;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V0;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V1;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V2;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V3;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V4;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V5;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V6;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V7;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V8;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V9;
    wire [0:0] SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V10;
    wire [0:0] SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireValid;
    wire [0:0] SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireStall;
    wire [0:0] SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_StallValid;
    wire [0:0] SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_toReg0;
    reg [0:0] SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg0;
    wire [0:0] SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed0;
    wire [0:0] SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_toReg1;
    reg [0:0] SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg1;
    wire [0:0] SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed1;
    wire [0:0] SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_or0;
    wire [0:0] SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_backStall;
    wire [0:0] SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_V0;
    wire [0:0] SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_V1;
    wire [0:0] SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_wireValid;
    wire [0:0] SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_wireStall;
    wire [0:0] SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_StallValid;
    wire [0:0] SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_toReg0;
    reg [0:0] SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_fromReg0;
    wire [0:0] SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_consumed0;
    wire [0:0] SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_toReg1;
    reg [0:0] SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_fromReg1;
    wire [0:0] SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_consumed1;
    wire [0:0] SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_or0;
    wire [0:0] SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_backStall;
    wire [0:0] SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_V0;
    wire [0:0] SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_V1;
    reg [0:0] SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_R_v_0;
    reg [0:0] SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_R_v_1;
    wire [0:0] SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_s_tv_1;
    wire [0:0] SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_or0;
    wire [0:0] SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_V0;
    wire [0:0] SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_V1;
    wire [0:0] SE_out_redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_wireValid;
    wire [0:0] SE_out_redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_and0;
    wire [0:0] SE_out_redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_backStall;
    wire [0:0] SE_out_redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_V0;
    wire [0:0] SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_wireValid;
    wire [0:0] SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_and0;
    wire [0:0] SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_and1;
    wire [0:0] SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_and2;
    wire [0:0] SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_and3;
    wire [0:0] SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_backStall;
    wire [0:0] SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_V0;
    wire [0:0] SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_wireValid;
    wire [0:0] SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_and0;
    wire [0:0] SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_and1;
    wire [0:0] SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_and2;
    wire [0:0] SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_and3;
    wire [0:0] SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_backStall;
    wire [0:0] SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_V0;
    reg [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_R_v_0;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_v_s_0;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_s_tv_0;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_backEN;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_backStall;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_V0;
    reg [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_R_v_0;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_v_s_0;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_s_tv_0;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_backEN;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_backStall;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_V0;
    reg [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_R_v_0;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_v_s_0;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_s_tv_0;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_backEN;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_backStall;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_V0;
    reg [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_R_v_0;
    reg [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_R_v_1;
    reg [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_R_v_2;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_v_s_0;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_s_tv_0;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_s_tv_1;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_s_tv_2;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_backEN;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_or0;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_or1;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_backStall;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_V0;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_V1;
    wire [0:0] SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_V2;
    wire [0:0] SE_out_redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_wireValid;
    wire [0:0] SE_out_redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_and0;
    wire [0:0] SE_out_redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_backStall;
    wire [0:0] SE_out_redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_V0;
    wire [0:0] SE_out_redist29_i_or_claswp33_q_32_fifo_wireValid;
    wire [0:0] SE_out_redist29_i_or_claswp33_q_32_fifo_wireStall;
    wire [0:0] SE_out_redist29_i_or_claswp33_q_32_fifo_StallValid;
    wire [0:0] SE_out_redist29_i_or_claswp33_q_32_fifo_toReg0;
    reg [0:0] SE_out_redist29_i_or_claswp33_q_32_fifo_fromReg0;
    wire [0:0] SE_out_redist29_i_or_claswp33_q_32_fifo_consumed0;
    wire [0:0] SE_out_redist29_i_or_claswp33_q_32_fifo_toReg1;
    reg [0:0] SE_out_redist29_i_or_claswp33_q_32_fifo_fromReg1;
    wire [0:0] SE_out_redist29_i_or_claswp33_q_32_fifo_consumed1;
    wire [0:0] SE_out_redist29_i_or_claswp33_q_32_fifo_toReg2;
    reg [0:0] SE_out_redist29_i_or_claswp33_q_32_fifo_fromReg2;
    wire [0:0] SE_out_redist29_i_or_claswp33_q_32_fifo_consumed2;
    wire [0:0] SE_out_redist29_i_or_claswp33_q_32_fifo_or0;
    wire [0:0] SE_out_redist29_i_or_claswp33_q_32_fifo_or1;
    wire [0:0] SE_out_redist29_i_or_claswp33_q_32_fifo_backStall;
    wire [0:0] SE_out_redist29_i_or_claswp33_q_32_fifo_V0;
    wire [0:0] SE_out_redist29_i_or_claswp33_q_32_fifo_V1;
    wire [0:0] SE_out_redist29_i_or_claswp33_q_32_fifo_V2;
    wire [0:0] SE_out_redist30_i_or_claswp33_q_63_fifo_wireValid;
    wire [0:0] SE_out_redist30_i_or_claswp33_q_63_fifo_wireStall;
    wire [0:0] SE_out_redist30_i_or_claswp33_q_63_fifo_StallValid;
    wire [0:0] SE_out_redist30_i_or_claswp33_q_63_fifo_toReg0;
    reg [0:0] SE_out_redist30_i_or_claswp33_q_63_fifo_fromReg0;
    wire [0:0] SE_out_redist30_i_or_claswp33_q_63_fifo_consumed0;
    wire [0:0] SE_out_redist30_i_or_claswp33_q_63_fifo_toReg1;
    reg [0:0] SE_out_redist30_i_or_claswp33_q_63_fifo_fromReg1;
    wire [0:0] SE_out_redist30_i_or_claswp33_q_63_fifo_consumed1;
    wire [0:0] SE_out_redist30_i_or_claswp33_q_63_fifo_or0;
    wire [0:0] SE_out_redist30_i_or_claswp33_q_63_fifo_backStall;
    wire [0:0] SE_out_redist30_i_or_claswp33_q_63_fifo_V0;
    wire [0:0] SE_out_redist30_i_or_claswp33_q_63_fifo_V1;
    wire [0:0] SE_out_redist31_i_notcmp_claswp31_q_31_fifo_wireValid;
    wire [0:0] SE_out_redist31_i_notcmp_claswp31_q_31_fifo_backStall;
    wire [0:0] SE_out_redist31_i_notcmp_claswp31_q_31_fifo_V0;
    wire [0:0] SE_out_redist32_i_next_cleanups_claswp34_q_32_fifo_wireValid;
    wire [0:0] SE_out_redist32_i_next_cleanups_claswp34_q_32_fifo_and0;
    wire [0:0] SE_out_redist32_i_next_cleanups_claswp34_q_32_fifo_backStall;
    wire [0:0] SE_out_redist32_i_next_cleanups_claswp34_q_32_fifo_V0;
    wire [0:0] SE_out_redist33_i_masked_claswp139_q_63_fifo_wireValid;
    wire [0:0] SE_out_redist33_i_masked_claswp139_q_63_fifo_and0;
    wire [0:0] SE_out_redist33_i_masked_claswp139_q_63_fifo_and1;
    wire [0:0] SE_out_redist33_i_masked_claswp139_q_63_fifo_and2;
    wire [0:0] SE_out_redist33_i_masked_claswp139_q_63_fifo_and3;
    wire [0:0] SE_out_redist33_i_masked_claswp139_q_63_fifo_and4;
    wire [0:0] SE_out_redist33_i_masked_claswp139_q_63_fifo_and5;
    wire [0:0] SE_out_redist33_i_masked_claswp139_q_63_fifo_and6;
    wire [0:0] SE_out_redist33_i_masked_claswp139_q_63_fifo_and7;
    wire [0:0] SE_out_redist33_i_masked_claswp139_q_63_fifo_and8;
    wire [0:0] SE_out_redist33_i_masked_claswp139_q_63_fifo_and9;
    wire [0:0] SE_out_redist33_i_masked_claswp139_q_63_fifo_backStall;
    wire [0:0] SE_out_redist33_i_masked_claswp139_q_63_fifo_V0;
    wire [0:0] SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_wireValid;
    wire [0:0] SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_wireStall;
    wire [0:0] SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_StallValid;
    wire [0:0] SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_toReg0;
    reg [0:0] SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_fromReg0;
    wire [0:0] SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_consumed0;
    wire [0:0] SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_toReg1;
    reg [0:0] SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_fromReg1;
    wire [0:0] SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_consumed1;
    wire [0:0] SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_or0;
    wire [0:0] SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_backStall;
    wire [0:0] SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_V0;
    wire [0:0] SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_V1;
    wire [0:0] SE_out_redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_wireValid;
    wire [0:0] SE_out_redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_and0;
    wire [0:0] SE_out_redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_backStall;
    wire [0:0] SE_out_redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_V0;
    wire [0:0] SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_wireValid;
    wire [0:0] SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_wireStall;
    wire [0:0] SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_StallValid;
    wire [0:0] SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_toReg0;
    reg [0:0] SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_fromReg0;
    wire [0:0] SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_consumed0;
    wire [0:0] SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_toReg1;
    reg [0:0] SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_fromReg1;
    wire [0:0] SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_consumed1;
    wire [0:0] SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_or0;
    wire [0:0] SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_backStall;
    wire [0:0] SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_V0;
    wire [0:0] SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_V1;
    wire [0:0] SE_out_redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_wireValid;
    wire [0:0] SE_out_redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_and0;
    wire [0:0] SE_out_redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_backStall;
    wire [0:0] SE_out_redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_V0;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_wireValid;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_wireStall;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_StallValid;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_toReg0;
    reg [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_fromReg0;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_consumed0;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_toReg1;
    reg [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_fromReg1;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_consumed1;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_or0;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_backStall;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_V0;
    wire [0:0] SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_V1;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_wireValid;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_and0;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_backStall;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_V0;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_wireValid;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_and0;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_backStall;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_V0;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_wireValid;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_wireStall;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_StallValid;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_toReg0;
    reg [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_fromReg0;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_consumed0;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_toReg1;
    reg [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_fromReg1;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_consumed1;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_or0;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_backStall;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_V0;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_V1;
    wire [0:0] SE_out_redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_wireValid;
    wire [0:0] SE_out_redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_and0;
    wire [0:0] SE_out_redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_backStall;
    wire [0:0] SE_out_redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_V0;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_wireValid;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_wireStall;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_StallValid;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_toReg0;
    reg [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_fromReg0;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_consumed0;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_toReg1;
    reg [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_fromReg1;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_consumed1;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_toReg2;
    reg [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_fromReg2;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_consumed2;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_toReg3;
    reg [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_fromReg3;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_consumed3;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_or0;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_or1;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_or2;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_backStall;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_V0;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_V1;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_V2;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_V3;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_wireValid;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_and0;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_backStall;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_V0;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_wireValid;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_wireStall;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_StallValid;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_toReg0;
    reg [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_fromReg0;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_consumed0;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_toReg1;
    reg [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_fromReg1;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_consumed1;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_or0;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_backStall;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_V0;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_V1;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_wireValid;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_and0;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_backStall;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_V0;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_wireValid;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_wireStall;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_StallValid;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_toReg0;
    reg [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_fromReg0;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_consumed0;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_toReg1;
    reg [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_fromReg1;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_consumed1;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_toReg2;
    reg [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_fromReg2;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_consumed2;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_or0;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_or1;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_backStall;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_V0;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_V1;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_V2;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_wireValid;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_and0;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_backStall;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_V0;
    wire [0:0] SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_wireValid;
    wire [0:0] SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_and0;
    wire [0:0] SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_backStall;
    wire [0:0] SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_V0;
    wire [0:0] SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_wireValid;
    wire [0:0] SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_and0;
    wire [0:0] SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_backStall;
    wire [0:0] SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_V0;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_wireValid;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_wireStall;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_StallValid;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_toReg0;
    reg [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_fromReg0;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_consumed0;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_toReg1;
    reg [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_fromReg1;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_consumed1;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_or0;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_backStall;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_V0;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_V1;
    wire [0:0] SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_wireValid;
    wire [0:0] SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_and0;
    wire [0:0] SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_backStall;
    wire [0:0] SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_V0;
    wire [0:0] SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_wireValid;
    wire [0:0] SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_and0;
    wire [0:0] SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_backStall;
    wire [0:0] SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_V0;
    wire [0:0] SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_wireValid;
    wire [0:0] SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_wireStall;
    wire [0:0] SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_StallValid;
    wire [0:0] SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_toReg0;
    reg [0:0] SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_fromReg0;
    wire [0:0] SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_consumed0;
    wire [0:0] SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_toReg1;
    reg [0:0] SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_fromReg1;
    wire [0:0] SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_consumed1;
    wire [0:0] SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_toReg2;
    reg [0:0] SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_fromReg2;
    wire [0:0] SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_consumed2;
    wire [0:0] SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_or0;
    wire [0:0] SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_or1;
    wire [0:0] SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_backStall;
    wire [0:0] SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_V0;
    wire [0:0] SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_V1;
    wire [0:0] SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_V2;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_wireValid;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_and0;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_backStall;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_V0;
    wire [0:0] SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_wireValid;
    wire [0:0] SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_and0;
    wire [0:0] SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_backStall;
    wire [0:0] SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_V0;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_wireValid;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_wireStall;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_StallValid;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg0;
    reg [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg0;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed0;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg1;
    reg [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg1;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed1;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg2;
    reg [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg2;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed2;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg3;
    reg [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg3;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed3;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg4;
    reg [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg4;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed4;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg5;
    reg [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg5;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed5;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg6;
    reg [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg6;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed6;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg7;
    reg [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg7;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed7;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg8;
    reg [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg8;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed8;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_or0;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_or1;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_or2;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_or3;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_or4;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_or5;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_or6;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_or7;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_backStall;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V0;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V1;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V2;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V3;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V4;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V5;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V6;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V7;
    wire [0:0] SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V8;
    wire [0:0] SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_wireValid;
    wire [0:0] SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_wireStall;
    wire [0:0] SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_StallValid;
    wire [0:0] SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_toReg0;
    reg [0:0] SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_fromReg0;
    wire [0:0] SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_consumed0;
    wire [0:0] SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_toReg1;
    reg [0:0] SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_fromReg1;
    wire [0:0] SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_consumed1;
    wire [0:0] SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_or0;
    wire [0:0] SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_backStall;
    wire [0:0] SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_V0;
    wire [0:0] SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_V1;
    wire [0:0] SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_wireValid;
    wire [0:0] SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_wireStall;
    wire [0:0] SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_StallValid;
    wire [0:0] SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_toReg0;
    reg [0:0] SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_fromReg0;
    wire [0:0] SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_consumed0;
    wire [0:0] SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_toReg1;
    reg [0:0] SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_fromReg1;
    wire [0:0] SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_consumed1;
    wire [0:0] SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_or0;
    wire [0:0] SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_backStall;
    wire [0:0] SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_V0;
    wire [0:0] SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_V1;
    wire [0:0] SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_wireValid;
    wire [0:0] SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_and0;
    wire [0:0] SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_and1;
    wire [0:0] SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_and2;
    wire [0:0] SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_and3;
    wire [0:0] SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_backStall;
    wire [0:0] SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_V0;
    wire [0:0] SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_wireValid;
    wire [0:0] SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_and0;
    wire [0:0] SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_and1;
    wire [0:0] SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_and2;
    wire [0:0] SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_and3;
    wire [0:0] SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_backStall;
    wire [0:0] SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_V0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_wireValid;
    wire [0:0] SE_out_coalesced_delay_0_fifo_wireStall;
    wire [0:0] SE_out_coalesced_delay_0_fifo_StallValid;
    wire [0:0] SE_out_coalesced_delay_0_fifo_toReg0;
    reg [0:0] SE_out_coalesced_delay_0_fifo_fromReg0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_consumed0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_toReg1;
    reg [0:0] SE_out_coalesced_delay_0_fifo_fromReg1;
    wire [0:0] SE_out_coalesced_delay_0_fifo_consumed1;
    wire [0:0] SE_out_coalesced_delay_0_fifo_toReg2;
    reg [0:0] SE_out_coalesced_delay_0_fifo_fromReg2;
    wire [0:0] SE_out_coalesced_delay_0_fifo_consumed2;
    wire [0:0] SE_out_coalesced_delay_0_fifo_toReg3;
    reg [0:0] SE_out_coalesced_delay_0_fifo_fromReg3;
    wire [0:0] SE_out_coalesced_delay_0_fifo_consumed3;
    wire [0:0] SE_out_coalesced_delay_0_fifo_toReg4;
    reg [0:0] SE_out_coalesced_delay_0_fifo_fromReg4;
    wire [0:0] SE_out_coalesced_delay_0_fifo_consumed4;
    wire [0:0] SE_out_coalesced_delay_0_fifo_and0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_or0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_or1;
    wire [0:0] SE_out_coalesced_delay_0_fifo_or2;
    wire [0:0] SE_out_coalesced_delay_0_fifo_or3;
    wire [0:0] SE_out_coalesced_delay_0_fifo_backStall;
    wire [0:0] SE_out_coalesced_delay_0_fifo_V0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_V1;
    wire [0:0] SE_out_coalesced_delay_0_fifo_V2;
    wire [0:0] SE_out_coalesced_delay_0_fifo_V3;
    wire [0:0] SE_out_coalesced_delay_0_fifo_V4;
    wire [0:0] SE_out_coalesced_delay_1_fifo_wireValid;
    wire [0:0] SE_out_coalesced_delay_1_fifo_wireStall;
    wire [0:0] SE_out_coalesced_delay_1_fifo_StallValid;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg0;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg0;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed0;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg1;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg1;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed1;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg2;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg2;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed2;
    wire [0:0] SE_out_coalesced_delay_1_fifo_and0;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or0;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or1;
    wire [0:0] SE_out_coalesced_delay_1_fifo_backStall;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V0;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V1;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V2;
    wire [0:0] SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_1_wireValid;
    wire [0:0] SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_1_backStall;
    wire [0:0] SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_1_V0;
    wire [0:0] SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_2_wireValid;
    wire [0:0] SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_2_backStall;
    wire [0:0] SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_2_V0;
    wire [0:0] SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_3_wireValid;
    wire [0:0] SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_3_backStall;
    wire [0:0] SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_3_V0;
    wire [0:0] SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_4_wireValid;
    wire [0:0] SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_4_backStall;
    wire [0:0] SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_4_V0;
    wire [0:0] SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_5_wireValid;
    wire [0:0] SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_5_backStall;
    wire [0:0] SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_5_V0;
    wire [0:0] SE_out_bubble_out_i_mul78_claswp18_ma3_cma_data_wireValid;
    wire [0:0] SE_out_bubble_out_i_mul78_claswp18_ma3_cma_data_and0;
    wire [0:0] SE_out_bubble_out_i_mul78_claswp18_ma3_cma_data_and1;
    wire [0:0] SE_out_bubble_out_i_mul78_claswp18_ma3_cma_data_backStall;
    wire [0:0] SE_out_bubble_out_i_mul78_claswp18_ma3_cma_data_V0;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_claswp_B6_merge_reg_aunroll_x_1_reg_valid_in;
    wire bubble_out_claswp_B6_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_claswp_B6_merge_reg_aunroll_x_1_reg_stall_in;
    wire bubble_out_claswp_B6_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_claswp_B6_merge_reg_aunroll_x_1_reg_valid_out;
    wire bubble_out_claswp_B6_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_claswp_B6_merge_reg_aunroll_x_1_reg_stall_out;
    wire bubble_out_claswp_B6_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_claswp_B6_merge_reg_aunroll_x_2_reg_valid_in;
    wire bubble_out_claswp_B6_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_claswp_B6_merge_reg_aunroll_x_2_reg_stall_in;
    wire bubble_out_claswp_B6_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_claswp_B6_merge_reg_aunroll_x_2_reg_valid_out;
    wire bubble_out_claswp_B6_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_claswp_B6_merge_reg_aunroll_x_2_reg_stall_out;
    wire bubble_out_claswp_B6_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_claswp_B6_merge_reg_aunroll_x_3_reg_valid_in;
    wire bubble_out_claswp_B6_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_claswp_B6_merge_reg_aunroll_x_3_reg_stall_in;
    wire bubble_out_claswp_B6_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_claswp_B6_merge_reg_aunroll_x_3_reg_valid_out;
    wire bubble_out_claswp_B6_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_claswp_B6_merge_reg_aunroll_x_3_reg_stall_out;
    wire bubble_out_claswp_B6_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_claswp_B6_merge_reg_aunroll_x_4_reg_valid_in;
    wire bubble_out_claswp_B6_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_claswp_B6_merge_reg_aunroll_x_4_reg_stall_in;
    wire bubble_out_claswp_B6_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_claswp_B6_merge_reg_aunroll_x_4_reg_valid_out;
    wire bubble_out_claswp_B6_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_claswp_B6_merge_reg_aunroll_x_4_reg_stall_out;
    wire bubble_out_claswp_B6_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_claswp_B6_merge_reg_aunroll_x_5_reg_valid_in;
    wire bubble_out_claswp_B6_merge_reg_aunroll_x_5_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_claswp_B6_merge_reg_aunroll_x_5_reg_stall_in;
    wire bubble_out_claswp_B6_merge_reg_aunroll_x_5_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_claswp_B6_merge_reg_aunroll_x_5_reg_valid_out;
    wire bubble_out_claswp_B6_merge_reg_aunroll_x_5_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_claswp_B6_merge_reg_aunroll_x_5_reg_stall_out;
    wire bubble_out_claswp_B6_merge_reg_aunroll_x_5_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul78_claswp18_im0_cma_data_reg_valid_in;
    wire bubble_out_i_mul78_claswp18_im0_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul78_claswp18_im0_cma_data_reg_stall_in;
    wire bubble_out_i_mul78_claswp18_im0_cma_data_reg_stall_in_bitsignaltemp;
    wire [27:0] bubble_out_i_mul78_claswp18_im0_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul78_claswp18_im0_cma_data_reg_valid_out;
    wire bubble_out_i_mul78_claswp18_im0_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul78_claswp18_im0_cma_data_reg_stall_out;
    wire bubble_out_i_mul78_claswp18_im0_cma_data_reg_stall_out_bitsignaltemp;
    wire [27:0] bubble_out_i_mul78_claswp18_im0_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul78_claswp18_im8_cma_data_reg_valid_in;
    wire bubble_out_i_mul78_claswp18_im8_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul78_claswp18_im8_cma_data_reg_stall_in;
    wire bubble_out_i_mul78_claswp18_im8_cma_data_reg_stall_in_bitsignaltemp;
    wire [35:0] bubble_out_i_mul78_claswp18_im8_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul78_claswp18_im8_cma_data_reg_valid_out;
    wire bubble_out_i_mul78_claswp18_im8_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul78_claswp18_im8_cma_data_reg_stall_out;
    wire bubble_out_i_mul78_claswp18_im8_cma_data_reg_stall_out_bitsignaltemp;
    wire [35:0] bubble_out_i_mul78_claswp18_im8_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul78_claswp18_ma3_cma_data_reg_valid_in;
    wire bubble_out_i_mul78_claswp18_ma3_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul78_claswp18_ma3_cma_data_reg_stall_in;
    wire bubble_out_i_mul78_claswp18_ma3_cma_data_reg_stall_in_bitsignaltemp;
    wire [32:0] bubble_out_i_mul78_claswp18_ma3_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul78_claswp18_ma3_cma_data_reg_valid_out;
    wire bubble_out_i_mul78_claswp18_ma3_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul78_claswp18_ma3_cma_data_reg_stall_out;
    wire bubble_out_i_mul78_claswp18_ma3_cma_data_reg_stall_out_bitsignaltemp;
    wire [32:0] bubble_out_i_mul78_claswp18_ma3_cma_data_reg_data_out;
    wire [0:0] SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_i_valid;
    reg [0:0] SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_r_valid;
    reg [0:0] SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_r_data0;
    wire [0:0] SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_backStall;
    wire [0:0] SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V;
    wire [0:0] SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_D0;
    wire [0:0] SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_i_valid;
    reg [0:0] SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_r_valid;
    reg [0:0] SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_r_data0;
    wire [0:0] SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_backStall;
    wire [0:0] SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_V;
    wire [0:0] SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_D0;
    wire [0:0] SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_i_valid;
    reg [0:0] SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_r_valid;
    reg [31:0] SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_r_data0;
    wire [0:0] SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_backStall;
    wire [0:0] SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_V;
    wire [31:0] SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_D0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_i_valid;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_r_valid;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_and0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_and1;
    reg [63:0] SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_r_data0;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_r_data1;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_r_data2;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_backStall;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_V;
    wire [63:0] SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_D0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_D1;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_D2;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_i_valid;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_r_valid;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_and0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_and1;
    reg [63:0] SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_r_data0;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_r_data1;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_r_data2;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_backStall;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_V;
    wire [63:0] SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_D0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_D1;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_D2;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_i_valid;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_r_valid;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_and0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_and1;
    reg [63:0] SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_r_data0;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_r_data1;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_r_data2;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_backStall;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_V;
    wire [63:0] SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_D0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_D1;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_D2;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_i_valid;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_r_valid;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_and0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_and1;
    reg [63:0] SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_r_data0;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_r_data1;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_r_data2;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_backStall;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_V;
    wire [63:0] SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_D0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_D1;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_D2;
    wire [0:0] SR_SE_i_next_cleanups_claswp34_i_valid;
    reg [0:0] SR_SE_i_next_cleanups_claswp34_r_valid;
    wire [0:0] SR_SE_i_next_cleanups_claswp34_and0;
    reg [0:0] SR_SE_i_next_cleanups_claswp34_r_data0;
    reg [2:0] SR_SE_i_next_cleanups_claswp34_r_data1;
    reg [2:0] SR_SE_i_next_cleanups_claswp34_r_data2;
    wire [0:0] SR_SE_i_next_cleanups_claswp34_backStall;
    wire [0:0] SR_SE_i_next_cleanups_claswp34_V;
    wire [0:0] SR_SE_i_next_cleanups_claswp34_D0;
    wire [2:0] SR_SE_i_next_cleanups_claswp34_D1;
    wire [2:0] SR_SE_i_next_cleanups_claswp34_D2;


    // SE_out_i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141(STALLENABLE,1066)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_wireValid = i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_out_valid_out;

    // bubble_join_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo(BITJOIN,901)
    assign bubble_join_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_q = redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_data_out;

    // bubble_select_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo(BITSELECT,902)
    assign bubble_select_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_b = $unsigned(bubble_join_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_q[0:0]);

    // bubble_join_stall_entry(BITJOIN,751)
    assign bubble_join_stall_entry_q = {in_unnamed_claswp36, in_storemerge67_replace_phi236, in_reduction_claswp_33244, in_phi_decision209_xor_and_i0238, in_notcmp193239, in_memdep_phi88_pop15241, in_memdep_phi82_pop14250, in_memdep_phi72_pop13240, in_memdep_phi66_pop12249, in_memdep_phi61_pop11248, in_memdep_phi57_pop10247, in_memdep_phi136_pop18251, in_memdep_phi120_pop17243, in_memdep_phi103_pop16242, in_lm19012246, in_lm18611245, in_forked181, in_ZZ7claswp_PiP8TYPE_3_S_S_S_S_S_E2ix_static_1_replace_phi237};

    // bubble_select_stall_entry(BITSELECT,752)
    assign bubble_select_stall_entry_b = $unsigned(bubble_join_stall_entry_q[31:0]);
    assign bubble_select_stall_entry_c = $unsigned(bubble_join_stall_entry_q[32:32]);
    assign bubble_select_stall_entry_d = $unsigned(bubble_join_stall_entry_q[64:33]);
    assign bubble_select_stall_entry_e = $unsigned(bubble_join_stall_entry_q[96:65]);
    assign bubble_select_stall_entry_f = $unsigned(bubble_join_stall_entry_q[97:97]);
    assign bubble_select_stall_entry_g = $unsigned(bubble_join_stall_entry_q[98:98]);
    assign bubble_select_stall_entry_h = $unsigned(bubble_join_stall_entry_q[99:99]);
    assign bubble_select_stall_entry_i = $unsigned(bubble_join_stall_entry_q[100:100]);
    assign bubble_select_stall_entry_j = $unsigned(bubble_join_stall_entry_q[101:101]);
    assign bubble_select_stall_entry_k = $unsigned(bubble_join_stall_entry_q[102:102]);
    assign bubble_select_stall_entry_l = $unsigned(bubble_join_stall_entry_q[103:103]);
    assign bubble_select_stall_entry_m = $unsigned(bubble_join_stall_entry_q[104:104]);
    assign bubble_select_stall_entry_n = $unsigned(bubble_join_stall_entry_q[105:105]);
    assign bubble_select_stall_entry_o = $unsigned(bubble_join_stall_entry_q[106:106]);
    assign bubble_select_stall_entry_p = $unsigned(bubble_join_stall_entry_q[107:107]);
    assign bubble_select_stall_entry_q = $unsigned(bubble_join_stall_entry_q[108:108]);
    assign bubble_select_stall_entry_r = $unsigned(bubble_join_stall_entry_q[140:109]);
    assign bubble_select_stall_entry_s = $unsigned(bubble_join_stall_entry_q[141:141]);

    // SE_stall_entry(STALLENABLE,1125)
    // Valid signal propagation
    assign SE_stall_entry_V0 = SE_stall_entry_wireValid;
    // Backward Stall generation
    assign SE_stall_entry_backStall = claswp_B6_merge_reg_aunroll_x_out_stall_out | ~ (SE_stall_entry_wireValid);
    // Computing multiple Valid(s)
    assign SE_stall_entry_wireValid = in_valid_in;

    // claswp_B6_merge_reg_aunroll_x(BLACKBOX,326)@0
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1
    // out out_data_out_0_tpl@1
    // out out_data_out_1_tpl@1
    // out out_data_out_2_tpl@1
    // out out_data_out_3_tpl@1
    // out out_data_out_4_tpl@1
    // out out_data_out_5_tpl@1
    // out out_data_out_6_tpl@1
    // out out_data_out_7_tpl@1
    // out out_data_out_8_tpl@1
    // out out_data_out_9_tpl@1
    // out out_data_out_10_tpl@1
    // out out_data_out_11_tpl@1
    // out out_data_out_12_tpl@1
    // out out_data_out_13_tpl@1
    // out out_data_out_14_tpl@1
    // out out_data_out_15_tpl@1
    // out out_data_out_16_tpl@1
    // out out_data_out_17_tpl@1
    claswp_B6_merge_reg theclaswp_B6_merge_reg_aunroll_x (
        .in_stall_in(SE_out_claswp_B6_merge_reg_aunroll_x_backStall),
        .in_valid_in(SE_stall_entry_V0),
        .in_data_in_0_tpl(bubble_select_stall_entry_c),
        .in_data_in_1_tpl(bubble_select_stall_entry_r),
        .in_data_in_2_tpl(bubble_select_stall_entry_b),
        .in_data_in_3_tpl(bubble_select_stall_entry_p),
        .in_data_in_4_tpl(bubble_select_stall_entry_o),
        .in_data_in_5_tpl(bubble_select_stall_entry_l),
        .in_data_in_6_tpl(bubble_select_stall_entry_n),
        .in_data_in_7_tpl(bubble_select_stall_entry_f),
        .in_data_in_8_tpl(bubble_select_stall_entry_g),
        .in_data_in_9_tpl(bubble_select_stall_entry_q),
        .in_data_in_10_tpl(bubble_select_stall_entry_d),
        .in_data_in_11_tpl(bubble_select_stall_entry_s),
        .in_data_in_12_tpl(bubble_select_stall_entry_e),
        .in_data_in_13_tpl(bubble_select_stall_entry_i),
        .in_data_in_14_tpl(bubble_select_stall_entry_j),
        .in_data_in_15_tpl(bubble_select_stall_entry_k),
        .in_data_in_16_tpl(bubble_select_stall_entry_m),
        .in_data_in_17_tpl(bubble_select_stall_entry_h),
        .out_stall_out(claswp_B6_merge_reg_aunroll_x_out_stall_out),
        .out_valid_out(claswp_B6_merge_reg_aunroll_x_out_valid_out),
        .out_data_out_0_tpl(claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl),
        .out_data_out_1_tpl(claswp_B6_merge_reg_aunroll_x_out_data_out_1_tpl),
        .out_data_out_2_tpl(claswp_B6_merge_reg_aunroll_x_out_data_out_2_tpl),
        .out_data_out_3_tpl(claswp_B6_merge_reg_aunroll_x_out_data_out_3_tpl),
        .out_data_out_4_tpl(claswp_B6_merge_reg_aunroll_x_out_data_out_4_tpl),
        .out_data_out_5_tpl(claswp_B6_merge_reg_aunroll_x_out_data_out_5_tpl),
        .out_data_out_6_tpl(claswp_B6_merge_reg_aunroll_x_out_data_out_6_tpl),
        .out_data_out_7_tpl(claswp_B6_merge_reg_aunroll_x_out_data_out_7_tpl),
        .out_data_out_8_tpl(claswp_B6_merge_reg_aunroll_x_out_data_out_8_tpl),
        .out_data_out_9_tpl(claswp_B6_merge_reg_aunroll_x_out_data_out_9_tpl),
        .out_data_out_10_tpl(claswp_B6_merge_reg_aunroll_x_out_data_out_10_tpl),
        .out_data_out_11_tpl(claswp_B6_merge_reg_aunroll_x_out_data_out_11_tpl),
        .out_data_out_12_tpl(claswp_B6_merge_reg_aunroll_x_out_data_out_12_tpl),
        .out_data_out_13_tpl(claswp_B6_merge_reg_aunroll_x_out_data_out_13_tpl),
        .out_data_out_14_tpl(claswp_B6_merge_reg_aunroll_x_out_data_out_14_tpl),
        .out_data_out_15_tpl(claswp_B6_merge_reg_aunroll_x_out_data_out_15_tpl),
        .out_data_out_16_tpl(claswp_B6_merge_reg_aunroll_x_out_data_out_16_tpl),
        .out_data_out_17_tpl(claswp_B6_merge_reg_aunroll_x_out_data_out_17_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_claswp_B6_merge_reg_aunroll_x(BITJOIN,755)
    assign bubble_join_claswp_B6_merge_reg_aunroll_x_q = {claswp_B6_merge_reg_aunroll_x_out_data_out_17_tpl, claswp_B6_merge_reg_aunroll_x_out_data_out_16_tpl, claswp_B6_merge_reg_aunroll_x_out_data_out_15_tpl, claswp_B6_merge_reg_aunroll_x_out_data_out_14_tpl, claswp_B6_merge_reg_aunroll_x_out_data_out_13_tpl, claswp_B6_merge_reg_aunroll_x_out_data_out_12_tpl, claswp_B6_merge_reg_aunroll_x_out_data_out_11_tpl, claswp_B6_merge_reg_aunroll_x_out_data_out_10_tpl, claswp_B6_merge_reg_aunroll_x_out_data_out_9_tpl, claswp_B6_merge_reg_aunroll_x_out_data_out_8_tpl, claswp_B6_merge_reg_aunroll_x_out_data_out_7_tpl, claswp_B6_merge_reg_aunroll_x_out_data_out_6_tpl, claswp_B6_merge_reg_aunroll_x_out_data_out_5_tpl, claswp_B6_merge_reg_aunroll_x_out_data_out_4_tpl, claswp_B6_merge_reg_aunroll_x_out_data_out_3_tpl, claswp_B6_merge_reg_aunroll_x_out_data_out_2_tpl, claswp_B6_merge_reg_aunroll_x_out_data_out_1_tpl, claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl};

    // bubble_select_claswp_B6_merge_reg_aunroll_x(BITSELECT,756)
    assign bubble_select_claswp_B6_merge_reg_aunroll_x_b = $unsigned(bubble_join_claswp_B6_merge_reg_aunroll_x_q[0:0]);
    assign bubble_select_claswp_B6_merge_reg_aunroll_x_c = $unsigned(bubble_join_claswp_B6_merge_reg_aunroll_x_q[32:1]);
    assign bubble_select_claswp_B6_merge_reg_aunroll_x_d = $unsigned(bubble_join_claswp_B6_merge_reg_aunroll_x_q[64:33]);
    assign bubble_select_claswp_B6_merge_reg_aunroll_x_e = $unsigned(bubble_join_claswp_B6_merge_reg_aunroll_x_q[65:65]);
    assign bubble_select_claswp_B6_merge_reg_aunroll_x_f = $unsigned(bubble_join_claswp_B6_merge_reg_aunroll_x_q[66:66]);
    assign bubble_select_claswp_B6_merge_reg_aunroll_x_g = $unsigned(bubble_join_claswp_B6_merge_reg_aunroll_x_q[67:67]);
    assign bubble_select_claswp_B6_merge_reg_aunroll_x_h = $unsigned(bubble_join_claswp_B6_merge_reg_aunroll_x_q[68:68]);
    assign bubble_select_claswp_B6_merge_reg_aunroll_x_i = $unsigned(bubble_join_claswp_B6_merge_reg_aunroll_x_q[69:69]);
    assign bubble_select_claswp_B6_merge_reg_aunroll_x_j = $unsigned(bubble_join_claswp_B6_merge_reg_aunroll_x_q[70:70]);
    assign bubble_select_claswp_B6_merge_reg_aunroll_x_k = $unsigned(bubble_join_claswp_B6_merge_reg_aunroll_x_q[71:71]);
    assign bubble_select_claswp_B6_merge_reg_aunroll_x_l = $unsigned(bubble_join_claswp_B6_merge_reg_aunroll_x_q[103:72]);
    assign bubble_select_claswp_B6_merge_reg_aunroll_x_m = $unsigned(bubble_join_claswp_B6_merge_reg_aunroll_x_q[104:104]);
    assign bubble_select_claswp_B6_merge_reg_aunroll_x_n = $unsigned(bubble_join_claswp_B6_merge_reg_aunroll_x_q[136:105]);
    assign bubble_select_claswp_B6_merge_reg_aunroll_x_o = $unsigned(bubble_join_claswp_B6_merge_reg_aunroll_x_q[137:137]);
    assign bubble_select_claswp_B6_merge_reg_aunroll_x_p = $unsigned(bubble_join_claswp_B6_merge_reg_aunroll_x_q[138:138]);
    assign bubble_select_claswp_B6_merge_reg_aunroll_x_q = $unsigned(bubble_join_claswp_B6_merge_reg_aunroll_x_q[139:139]);
    assign bubble_select_claswp_B6_merge_reg_aunroll_x_r = $unsigned(bubble_join_claswp_B6_merge_reg_aunroll_x_q[140:140]);
    assign bubble_select_claswp_B6_merge_reg_aunroll_x_s = $unsigned(bubble_join_claswp_B6_merge_reg_aunroll_x_q[141:141]);

    // join_for_coalesced_delay_1(BITJOIN,553)
    assign join_for_coalesced_delay_1_q = {bubble_select_claswp_B6_merge_reg_aunroll_x_f, bubble_select_claswp_B6_merge_reg_aunroll_x_e, bubble_select_claswp_B6_merge_reg_aunroll_x_d};

    // join_for_coalesced_delay_0(BITJOIN,550)
    assign join_for_coalesced_delay_0_q = {bubble_select_claswp_B6_merge_reg_aunroll_x_s, bubble_select_claswp_B6_merge_reg_aunroll_x_q, bubble_select_claswp_B6_merge_reg_aunroll_x_p, bubble_select_claswp_B6_merge_reg_aunroll_x_k, bubble_select_claswp_B6_merge_reg_aunroll_x_i};

    // bubble_join_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61(BITJOIN,725)
    assign bubble_join_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_q = i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61(BITSELECT,726)
    assign bubble_select_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_q[0:0]);

    // SE_out_redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo(STALLENABLE,1259)
    // Valid signal propagation
    assign SE_out_redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_V0 = SE_out_redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_backStall = i_llvm_fpga_push_i1_reduction_claswp_33228_push38_claswp62_out_stall_out | ~ (SE_out_redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_and0 = redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_valid_out;
    assign SE_out_redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V14 & SE_out_redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_and0;

    // redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo(STALLFIFO,593)
    assign redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_V1;
    assign redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_stall_in = SE_out_redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_backStall;
    assign redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_b;
    assign redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_valid_in_bitsignaltemp = redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_valid_in[0];
    assign redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_stall_in_bitsignaltemp = redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_stall_in[0];
    assign redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_valid_out[0] = redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_valid_out_bitsignaltemp;
    assign redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_stall_out[0] = redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo (
        .valid_in(redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_b),
        .valid_out(redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // bubble_join_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo(BITJOIN,781)
    assign bubble_join_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_q = redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_data_out;

    // bubble_select_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo(BITSELECT,782)
    assign bubble_select_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_b = $unsigned(bubble_join_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_q[0:0]);

    // SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1(STALLENABLE,1231)
    // Valid signal propagation
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_V0 = SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_R_v_0;
    // Stall signal propagation
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_s_tv_0 = SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_backStall & SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_R_v_0;
    // Backward Enable generation
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_backEN = ~ (SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_v_s_0 = SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_backEN & SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_V;
    // Backward Stall generation
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_backStall = ~ (SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_backEN == 1'b0)
            begin
                SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_R_v_0 <= SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_R_v_0 & SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_s_tv_0;
            end
            else
            begin
                SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_R_v_0 <= SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_v_s_0;
            end

        end
    end

    // SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_1(STALLENABLE,1499)
    // Valid signal propagation
    assign SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_1_V0 = SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_1_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_1_backStall = i_llvm_fpga_ffwd_dest_i32_inc61182_claswp10_out_stall_out | ~ (SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_1_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_1_wireValid = bubble_out_claswp_B6_merge_reg_aunroll_x_1_reg_valid_out;

    // SE_out_i_llvm_fpga_push_i32_storemerge68_push19_claswp138(STALLENABLE,1064)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i32_storemerge68_push19_claswp138_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i32_storemerge68_push19_claswp138_wireValid = i_llvm_fpga_push_i32_storemerge68_push19_claswp138_out_valid_out;

    // bubble_join_i_llvm_fpga_pipeline_keep_going_claswp4(BITJOIN,659)
    assign bubble_join_i_llvm_fpga_pipeline_keep_going_claswp4_q = i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out;

    // bubble_select_i_llvm_fpga_pipeline_keep_going_claswp4(BITSELECT,660)
    assign bubble_select_i_llvm_fpga_pipeline_keep_going_claswp4_b = $unsigned(bubble_join_i_llvm_fpga_pipeline_keep_going_claswp4_q[0:0]);

    // c_i32_1151(CONSTANT,8)
    assign c_i32_1151_q = $unsigned(32'b00000000000000000000000000000001);

    // bubble_join_redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo(BITJOIN,799)
    assign bubble_join_redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_q = redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_data_out;

    // bubble_select_redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo(BITSELECT,800)
    assign bubble_select_redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_b = $unsigned(bubble_join_redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_q[31:0]);

    // i_inc111_claswp137(ADD,27)@96
    assign i_inc111_claswp137_a = {1'b0, bubble_select_redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_b};
    assign i_inc111_claswp137_b = {1'b0, c_i32_1151_q};
    assign i_inc111_claswp137_o = $unsigned(i_inc111_claswp137_a) + $unsigned(i_inc111_claswp137_b);
    assign i_inc111_claswp137_q = i_inc111_claswp137_o[32:0];

    // bgTrunc_i_inc111_claswp137_sel_x(BITSELECT,324)@96
    assign bgTrunc_i_inc111_claswp137_sel_x_b = i_inc111_claswp137_q[31:0];

    // i_llvm_fpga_push_i32_storemerge68_push19_claswp138(BLACKBOX,97)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_19@20000000
    // out out_feedback_valid_out_19@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    claswp_i_llvm_fpga_push_i32_storemerge68_push19_0 thei_llvm_fpga_push_i32_storemerge68_push19_claswp138 (
        .in_data_in(bgTrunc_i_inc111_claswp137_sel_x_b),
        .in_feedback_stall_in_19(i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_out_feedback_stall_out_19),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_claswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i32_storemerge68_push19_claswp138_backStall),
        .in_valid_in(SE_out_redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_V0),
        .out_data_out(),
        .out_feedback_out_19(i_llvm_fpga_push_i32_storemerge68_push19_claswp138_out_feedback_out_19),
        .out_feedback_valid_out_19(i_llvm_fpga_push_i32_storemerge68_push19_claswp138_out_feedback_valid_out_19),
        .out_stall_out(i_llvm_fpga_push_i32_storemerge68_push19_claswp138_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i32_storemerge68_push19_claswp138_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo(STALLENABLE,1221)
    // Valid signal propagation
    assign SE_out_redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_V0 = SE_out_redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_backStall = i_llvm_fpga_push_i32_storemerge68_push19_claswp138_out_stall_out | ~ (SE_out_redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_and0 = redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_valid_out;
    assign SE_out_redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V18 & SE_out_redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_and0;

    // redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo(STALLFIFO,572)
    assign redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_valid_in = SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_V2;
    assign redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_stall_in = SE_out_redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_backStall;
    assign redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_data_in = i_storemerge68_replace_phi_claswp12_q;
    assign redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_valid_in_bitsignaltemp = redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_valid_in[0];
    assign redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_stall_in_bitsignaltemp = redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_stall_in[0];
    assign redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_valid_out[0] = redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_valid_out_bitsignaltemp;
    assign redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_stall_out[0] = redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(38),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist22_i_storemerge68_replace_phi_claswp12_q_37_fifo (
        .valid_in(redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_valid_in_bitsignaltemp),
        .stall_in(redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_stall_in_bitsignaltemp),
        .data_in(i_storemerge68_replace_phi_claswp12_q),
        .valid_out(redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_valid_out_bitsignaltemp),
        .stall_out(redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_stall_out_bitsignaltemp),
        .data_out(redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul78_claswp18_bs4(BITSELECT,410)@59
    assign i_mul78_claswp18_bs4_in = i_storemerge68_replace_phi_claswp12_q[17:0];
    assign i_mul78_claswp18_bs4_b = i_mul78_claswp18_bs4_in[17:0];

    // SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_2(STALLENABLE,1501)
    // Valid signal propagation
    assign SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_2_V0 = SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_2_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_2_backStall = i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_out_stall_out | ~ (SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_2_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_2_wireValid = bubble_out_claswp_B6_merge_reg_aunroll_x_2_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17(BLACKBOX,31)@59
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    claswp_i_llvm_fpga_ffwd_dest_i32_unnamed_37_claswp0 thei_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17 (
        .in_intel_reserved_ffwd_3_0(in_intel_reserved_ffwd_3_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_backStall),
        .in_valid_in(SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_2_V0),
        .out_dest_data_out_3_0(i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_out_dest_data_out_3_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17(BITJOIN,624)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_q = i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_out_dest_data_out_3_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17(BITSELECT,625)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_q[31:0]);

    // i_mul78_claswp18_bs2_merged_bit_select(BITSELECT,484)@59
    assign i_mul78_claswp18_bs2_merged_bit_select_b = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_b[31:18];
    assign i_mul78_claswp18_bs2_merged_bit_select_c = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_b[17:0];

    // i_mul78_claswp18_bs1(BITSELECT,407)@59
    assign i_mul78_claswp18_bs1_b = i_storemerge68_replace_phi_claswp12_q[31:18];

    // i_mul78_claswp18_ma3_cma(CHAINMULTADD,483)@59 + 3
    assign i_mul78_claswp18_ma3_cma_reset = ~ (resetn);
    assign i_mul78_claswp18_ma3_cma_ena0 = SE_i_mul78_claswp18_im0_cma_backEN[0];
    assign i_mul78_claswp18_ma3_cma_ena1 = i_mul78_claswp18_ma3_cma_ena0;
    assign i_mul78_claswp18_ma3_cma_ena2 = i_mul78_claswp18_ma3_cma_ena0;

    assign i_mul78_claswp18_ma3_cma_a0 = i_mul78_claswp18_bs1_b;
    assign i_mul78_claswp18_ma3_cma_c0 = i_mul78_claswp18_bs2_merged_bit_select_c;
    assign i_mul78_claswp18_ma3_cma_a1 = i_mul78_claswp18_bs2_merged_bit_select_b;
    assign i_mul78_claswp18_ma3_cma_c1 = i_mul78_claswp18_bs4_b;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .by_clock("0"),
        .by_width(14),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(33)
    ) i_mul78_claswp18_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul78_claswp18_ma3_cma_ena2, i_mul78_claswp18_ma3_cma_ena1, i_mul78_claswp18_ma3_cma_ena0 }),
        .aclr({ i_mul78_claswp18_ma3_cma_reset, i_mul78_claswp18_ma3_cma_reset }),
        .ay(i_mul78_claswp18_ma3_cma_a1),
        .by(i_mul78_claswp18_ma3_cma_a0),
        .ax(i_mul78_claswp18_ma3_cma_c1),
        .bx(i_mul78_claswp18_ma3_cma_c0),
        .resulta(i_mul78_claswp18_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(33), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul78_claswp18_ma3_cma_delay ( .xin(i_mul78_claswp18_ma3_cma_s0), .xout(i_mul78_claswp18_ma3_cma_qq), .ena(SE_i_mul78_claswp18_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul78_claswp18_ma3_cma_q = $unsigned(i_mul78_claswp18_ma3_cma_qq[32:0]);

    // bubble_join_i_mul78_claswp18_ma3_cma(BITJOIN,769)
    assign bubble_join_i_mul78_claswp18_ma3_cma_q = i_mul78_claswp18_ma3_cma_q;

    // bubble_select_i_mul78_claswp18_ma3_cma(BITSELECT,770)
    assign bubble_select_i_mul78_claswp18_ma3_cma_b = $unsigned(bubble_out_i_mul78_claswp18_ma3_cma_data_reg_data_out[32:0]);

    // i_mul78_claswp18_sums_align_1(BITSHIFT,418)@62
    assign i_mul78_claswp18_sums_align_1_qint = { bubble_select_i_mul78_claswp18_ma3_cma_b, 18'b000000000000000000 };
    assign i_mul78_claswp18_sums_align_1_q = i_mul78_claswp18_sums_align_1_qint[50:0];

    // bubble_select_i_mul78_claswp18_im0_cma(BITSELECT,764)
    assign bubble_select_i_mul78_claswp18_im0_cma_b = $unsigned(bubble_out_i_mul78_claswp18_im0_cma_data_reg_data_out[27:0]);

    // bubble_select_i_mul78_claswp18_im8_cma(BITSELECT,767)
    assign bubble_select_i_mul78_claswp18_im8_cma_b = $unsigned(bubble_out_i_mul78_claswp18_im8_cma_data_reg_data_out[35:0]);

    // i_mul78_claswp18_sums_join_0(BITJOIN,417)@62
    assign i_mul78_claswp18_sums_join_0_q = {bubble_select_i_mul78_claswp18_im0_cma_b, bubble_select_i_mul78_claswp18_im8_cma_b};

    // i_mul78_claswp18_sums_result_add_0_0(ADD,420)@62
    assign i_mul78_claswp18_sums_result_add_0_0_a = {1'b0, i_mul78_claswp18_sums_join_0_q};
    assign i_mul78_claswp18_sums_result_add_0_0_b = {14'b00000000000000, i_mul78_claswp18_sums_align_1_q};
    assign i_mul78_claswp18_sums_result_add_0_0_o = $unsigned(i_mul78_claswp18_sums_result_add_0_0_a) + $unsigned(i_mul78_claswp18_sums_result_add_0_0_b);
    assign i_mul78_claswp18_sums_result_add_0_0_q = i_mul78_claswp18_sums_result_add_0_0_o[64:0];

    // bgTrunc_i_mul78_claswp18_sel_x(BITSELECT,325)@62
    assign bgTrunc_i_mul78_claswp18_sel_x_in = i_mul78_claswp18_sums_result_add_0_0_q[63:0];
    assign bgTrunc_i_mul78_claswp18_sel_x_b = bgTrunc_i_mul78_claswp18_sel_x_in[31:0];

    // SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0(STALLENABLE,1204)
    // Valid signal propagation
    assign SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_V0 = SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_s_tv_0 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_backStall & SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_backEN = ~ (SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_v_s_0 = SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_backEN & SE_i_add89_claswp70_V0;
    // Backward Stall generation
    assign SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_backStall = ~ (SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_R_v_0 <= SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_R_v_0 & SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_R_v_0 <= SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // bubble_join_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo(BITJOIN,844)
    assign bubble_join_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_q = redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_data_out;

    // bubble_select_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo(BITSELECT,845)
    assign bubble_select_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_b = $unsigned(bubble_join_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_q[31:0]);

    // SE_out_i_llvm_fpga_push_i32_lm18611229_push39_claswp69(STALLENABLE,1058)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i32_lm18611229_push39_claswp69_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i32_lm18611229_push39_claswp69_wireValid = i_llvm_fpga_push_i32_lm18611229_push39_claswp69_out_valid_out;

    // bubble_join_redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo(BITJOIN,847)
    assign bubble_join_redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_q = redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_data_out;

    // bubble_select_redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo(BITSELECT,848)
    assign bubble_select_redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_b = $unsigned(bubble_join_redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_q[31:0]);

    // i_llvm_fpga_push_i32_lm18611229_push39_claswp69(BLACKBOX,94)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_39@20000000
    // out out_feedback_valid_out_39@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    claswp_i_llvm_fpga_push_i32_lm18611229_push39_0 thei_llvm_fpga_push_i32_lm18611229_push39_claswp69 (
        .in_data_in(bubble_select_redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_b),
        .in_feedback_stall_in_39(i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_feedback_stall_out_39),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_claswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i32_lm18611229_push39_claswp69_backStall),
        .in_valid_in(SE_out_redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_V0),
        .out_data_out(),
        .out_feedback_out_39(i_llvm_fpga_push_i32_lm18611229_push39_claswp69_out_feedback_out_39),
        .out_feedback_valid_out_39(i_llvm_fpga_push_i32_lm18611229_push39_claswp69_out_feedback_valid_out_39),
        .out_stall_out(i_llvm_fpga_push_i32_lm18611229_push39_claswp69_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i32_lm18611229_push39_claswp69_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo(STALLENABLE,1257)
    // Valid signal propagation
    assign SE_out_redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_V0 = SE_out_redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_backStall = i_llvm_fpga_push_i32_lm18611229_push39_claswp69_out_stall_out | ~ (SE_out_redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_and0 = redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_valid_out;
    assign SE_out_redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V15 & SE_out_redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_and0;

    // redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo(STALLFIFO,592)
    assign redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_valid_in = SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_V1;
    assign redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_stall_in = SE_out_redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_backStall;
    assign redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_data_in = bubble_select_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_b;
    assign redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_valid_in_bitsignaltemp = redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_valid_in[0];
    assign redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_stall_in_bitsignaltemp = redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_stall_in[0];
    assign redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_valid_out[0] = redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_valid_out_bitsignaltemp;
    assign redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_stall_out[0] = redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo (
        .valid_in(redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_b),
        .valid_out(redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68(BITJOIN,728)
    assign bubble_join_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_q = i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68(BITSELECT,729)
    assign bubble_select_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_b = $unsigned(bubble_join_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_q[31:0]);

    // SE_out_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68(STALLENABLE,998)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_V0 = SE_out_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_backStall = redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_stall_out | ~ (SE_out_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_wireValid = i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_valid_out;

    // redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo(STALLFIFO,591)
    assign redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_valid_in = SE_out_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_V0;
    assign redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_stall_in = SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_backStall;
    assign redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_data_in = bubble_select_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_b;
    assign redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_valid_in_bitsignaltemp = redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_valid_in[0];
    assign redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_stall_in_bitsignaltemp = redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_stall_in[0];
    assign redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_valid_out[0] = redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_valid_out_bitsignaltemp;
    assign redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_stall_out[0] = redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(62),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo (
        .valid_in(redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_valid_in_bitsignaltemp),
        .stall_in(redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_b),
        .valid_out(redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_valid_out_bitsignaltemp),
        .stall_out(redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_stall_out_bitsignaltemp),
        .data_out(redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo(STALLENABLE,1255)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_fromReg0 <= '0;
            SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_fromReg0 <= SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_toReg0;
            // Successor 1
            SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_fromReg1 <= SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_consumed0 = (~ (SE_i_add89_claswp70_backStall) & SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_wireValid) | SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_fromReg0;
    assign SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_consumed1 = (~ (redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_stall_out) & SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_wireValid) | SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_fromReg1;
    // Consuming
    assign SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_StallValid = SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_backStall & SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_wireValid;
    assign SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_toReg0 = SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_StallValid & SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_consumed0;
    assign SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_toReg1 = SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_StallValid & SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_or0 = SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_consumed0;
    assign SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_wireStall = ~ (SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_consumed1 & SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_or0);
    assign SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_backStall = SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_V0 = SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_wireValid & ~ (SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_fromReg0);
    assign SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_V1 = SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_wireValid & ~ (SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_wireValid = redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_valid_out;

    // SE_i_add89_claswp70(STALLENABLE,922)
    // Valid signal propagation
    assign SE_i_add89_claswp70_V0 = SE_i_add89_claswp70_wireValid;
    // Backward Stall generation
    assign SE_i_add89_claswp70_backStall = SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_backStall | ~ (SE_i_add89_claswp70_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_add89_claswp70_and0 = SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_V1;
    assign SE_i_add89_claswp70_wireValid = SE_out_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_V0 & SE_i_add89_claswp70_and0;

    // i_r82_claswp0_c_i64_41_x(CONSTANT,385)
    assign i_r82_claswp0_c_i64_41_x_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000100);

    // i_arrayidx81_claswp0_mult_multconst_x(CONSTANT,355)
    assign i_arrayidx81_claswp0_mult_multconst_x_q = $unsigned(60'b000000000000000000000000000000000000000000000000000000000000);

    // redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0(REG,571)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_q <= $unsigned(SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_D0);
        end
    end

    // bubble_join_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19(BITJOIN,734)
    assign bubble_join_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_q = i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19(BITSELECT,735)
    assign bubble_select_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_b = $unsigned(bubble_join_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_q[31:0]);

    // SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19(STALLENABLE,1002)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_V0 = SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_backStall = redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_stall_out | ~ (SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_wireValid = i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_valid_out;

    // redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo(STALLFIFO,587)
    assign redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_valid_in = SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_V0;
    assign redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_stall_in = SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_backStall;
    assign redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_data_in = bubble_select_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_b;
    assign redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_valid_in_bitsignaltemp = redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_valid_in[0];
    assign redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_stall_in_bitsignaltemp = redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_stall_in[0];
    assign redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_valid_out[0] = redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_valid_out_bitsignaltemp;
    assign redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_stall_out[0] = redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(62),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo (
        .valid_in(redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_valid_in_bitsignaltemp),
        .stall_in(redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_b),
        .valid_out(redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_valid_out_bitsignaltemp),
        .stall_out(redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_stall_out_bitsignaltemp),
        .data_out(redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo(BITJOIN,832)
    assign bubble_join_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_q = redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_data_out;

    // bubble_select_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo(BITSELECT,833)
    assign bubble_select_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_b = $unsigned(bubble_join_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_q[31:0]);

    // i_add79_claswp21(ADD,16)@63
    assign i_add79_claswp21_a = {1'b0, bubble_select_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_b};
    assign i_add79_claswp21_b = {1'b0, redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_q};
    assign i_add79_claswp21_o = $unsigned(i_add79_claswp21_a) + $unsigned(i_add79_claswp21_b);
    assign i_add79_claswp21_q = i_add79_claswp21_o[32:0];

    // bgTrunc_i_add79_claswp21_sel_x(BITSELECT,322)@63
    assign bgTrunc_i_add79_claswp21_sel_x_b = i_add79_claswp21_q[31:0];

    // i_idxprom80_claswp22_sel_x(BITSELECT,373)@63
    assign i_idxprom80_claswp22_sel_x_b = $unsigned({{32{bgTrunc_i_add79_claswp21_sel_x_b[31]}}, bgTrunc_i_add79_claswp21_sel_x_b[31:0]});

    // i_arrayidx81_claswp0_mult_x_bs1_merged_bit_select(BITSELECT,485)@63
    assign i_arrayidx81_claswp0_mult_x_bs1_merged_bit_select_b = i_idxprom80_claswp22_sel_x_b[63:54];
    assign i_arrayidx81_claswp0_mult_x_bs1_merged_bit_select_c = i_idxprom80_claswp22_sel_x_b[53:36];
    assign i_arrayidx81_claswp0_mult_x_bs1_merged_bit_select_d = i_idxprom80_claswp22_sel_x_b[35:18];
    assign i_arrayidx81_claswp0_mult_x_bs1_merged_bit_select_e = i_idxprom80_claswp22_sel_x_b[17:0];

    // i_arrayidx81_claswp0_mult_x_im0_shift0(BITSHIFT,473)@63
    assign i_arrayidx81_claswp0_mult_x_im0_shift0_qint = { i_arrayidx81_claswp0_mult_x_bs1_merged_bit_select_b, 3'b000 };
    assign i_arrayidx81_claswp0_mult_x_im0_shift0_q = i_arrayidx81_claswp0_mult_x_im0_shift0_qint[12:0];

    // i_arrayidx81_claswp0_mult_x_sums_align_3(BITSHIFT,436)@63
    assign i_arrayidx81_claswp0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx81_claswp0_mult_x_im0_shift0_q}, 14'b00000000000000 };
    assign i_arrayidx81_claswp0_mult_x_sums_align_3_q = i_arrayidx81_claswp0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx81_claswp0_mult_x_im6_shift0(BITSHIFT,475)@63
    assign i_arrayidx81_claswp0_mult_x_im6_shift0_qint = { i_arrayidx81_claswp0_mult_x_bs1_merged_bit_select_d, 3'b000 };
    assign i_arrayidx81_claswp0_mult_x_im6_shift0_q = i_arrayidx81_claswp0_mult_x_im6_shift0_qint[20:0];

    // i_arrayidx81_claswp0_mult_x_sums_align_2(BITSHIFT,435)@63
    assign i_arrayidx81_claswp0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx81_claswp0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx81_claswp0_mult_x_sums_align_2_q = i_arrayidx81_claswp0_mult_x_sums_align_2_qint[39:0];

    // i_arrayidx81_claswp0_mult_x_sums_join_4(BITJOIN,437)@63
    assign i_arrayidx81_claswp0_mult_x_sums_join_4_q = {i_arrayidx81_claswp0_mult_x_sums_align_3_q, i_arrayidx81_claswp0_mult_x_sums_align_2_q};

    // i_arrayidx81_claswp0_mult_x_im3_shift0(BITSHIFT,474)@63
    assign i_arrayidx81_claswp0_mult_x_im3_shift0_qint = { i_arrayidx81_claswp0_mult_x_bs1_merged_bit_select_c, 3'b000 };
    assign i_arrayidx81_claswp0_mult_x_im3_shift0_q = i_arrayidx81_claswp0_mult_x_im3_shift0_qint[20:0];

    // i_arrayidx81_claswp0_mult_x_sums_align_0(BITSHIFT,433)@63
    assign i_arrayidx81_claswp0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx81_claswp0_mult_x_im3_shift0_q}, 14'b00000000000000 };
    assign i_arrayidx81_claswp0_mult_x_sums_align_0_q = i_arrayidx81_claswp0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx81_claswp0_mult_x_im9_shift0(BITSHIFT,476)@63
    assign i_arrayidx81_claswp0_mult_x_im9_shift0_qint = { i_arrayidx81_claswp0_mult_x_bs1_merged_bit_select_e, 3'b000 };
    assign i_arrayidx81_claswp0_mult_x_im9_shift0_q = i_arrayidx81_claswp0_mult_x_im9_shift0_qint[20:0];

    // i_arrayidx81_claswp0_mult_x_sums_join_1(BITJOIN,434)@63
    assign i_arrayidx81_claswp0_mult_x_sums_join_1_q = {i_arrayidx81_claswp0_mult_x_sums_align_0_q, {1'b0, i_arrayidx81_claswp0_mult_x_im9_shift0_q}};

    // i_arrayidx81_claswp0_mult_x_sums_result_add_0_0(ADD,438)@63
    assign i_arrayidx81_claswp0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx81_claswp0_mult_x_sums_join_1_q};
    assign i_arrayidx81_claswp0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx81_claswp0_mult_x_sums_join_4_q};
    assign i_arrayidx81_claswp0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx81_claswp0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx81_claswp0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx81_claswp0_mult_x_sums_result_add_0_0_q = i_arrayidx81_claswp0_mult_x_sums_result_add_0_0_o[68:0];

    // i_arrayidx81_claswp0_mult_extender_x(BITJOIN,354)@63
    assign i_arrayidx81_claswp0_mult_extender_x_q = {i_arrayidx81_claswp0_mult_multconst_x_q, i_arrayidx81_claswp0_mult_x_sums_result_add_0_0_q[67:0]};

    // i_arrayidx81_claswp0_trunc_sel_x(BITSELECT,356)@63
    assign i_arrayidx81_claswp0_trunc_sel_x_b = i_arrayidx81_claswp0_mult_extender_x_q[63:0];

    // redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0(REG,562)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_q <= $unsigned(i_arrayidx81_claswp0_trunc_sel_x_b);
        end
    end

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23(BITJOIN,630)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_q = i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_out_dest_data_out_21_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23(BITSELECT,631)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_q[63:0]);

    // i_arrayidx81_claswp0_add_x(ADD,348)@64
    assign i_arrayidx81_claswp0_add_x_a = {1'b0, bubble_select_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_b};
    assign i_arrayidx81_claswp0_add_x_b = {1'b0, redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_q};
    assign i_arrayidx81_claswp0_add_x_o = $unsigned(i_arrayidx81_claswp0_add_x_a) + $unsigned(i_arrayidx81_claswp0_add_x_b);
    assign i_arrayidx81_claswp0_add_x_q = i_arrayidx81_claswp0_add_x_o[64:0];

    // i_arrayidx81_claswp0_dupName_0_trunc_sel_x(BITSELECT,357)@64
    assign i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b = i_arrayidx81_claswp0_add_x_q[63:0];

    // i_r82_claswp0_add_x(ADD,384)@64
    assign i_r82_claswp0_add_x_a = {1'b0, i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b};
    assign i_r82_claswp0_add_x_b = {1'b0, i_r82_claswp0_c_i64_41_x_q};
    assign i_r82_claswp0_add_x_o = $unsigned(i_r82_claswp0_add_x_a) + $unsigned(i_r82_claswp0_add_x_b);
    assign i_r82_claswp0_add_x_q = i_r82_claswp0_add_x_o[64:0];

    // i_r82_claswp0_trunc_sel_x(BITSELECT,387)@64
    assign i_r82_claswp0_trunc_sel_x_b = i_r82_claswp0_add_x_q[63:0];

    // SE_in_i_llvm_fpga_mem_lm3615_claswp75(STALLENABLE,941)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_mem_lm3615_claswp75_V0 = SE_in_i_llvm_fpga_mem_lm3615_claswp75_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_mem_lm3615_claswp75_backStall = i_llvm_fpga_mem_lm3615_claswp75_out_o_stall | ~ (SE_in_i_llvm_fpga_mem_lm3615_claswp75_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_mem_lm3615_claswp75_wireValid = SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_V;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42(BITJOIN,663)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_q = i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42(BITSELECT,664)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40(BITJOIN,708)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_q = i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40(BITSELECT,709)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_q[0:0]);

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40(STALLENABLE,986)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_backStall = redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_stall_out | ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_wireValid = i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_valid_out;

    // redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo(STALLFIFO,596)
    assign redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_V0;
    assign redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_stall_in = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_backStall;
    assign redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_b;
    assign redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_valid_in_bitsignaltemp = redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_valid_in[0];
    assign redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_stall_in_bitsignaltemp = redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_stall_in[0];
    assign redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_valid_out[0] = redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_valid_out_bitsignaltemp;
    assign redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_stall_out[0] = redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo (
        .valid_in(redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_valid_in_bitsignaltemp),
        .stall_in(redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_b),
        .valid_out(redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_valid_out_bitsignaltemp),
        .stall_out(redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_stall_out_bitsignaltemp),
        .data_out(redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo(BITJOIN,859)
    assign bubble_join_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_q = redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_data_out;

    // bubble_select_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo(BITSELECT,860)
    assign bubble_select_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_b = $unsigned(bubble_join_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_q[0:0]);

    // i_reduction_claswp_39_claswp44(LOGICAL,121)@64
    assign i_reduction_claswp_39_claswp44_q = bubble_select_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_b;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121(STALLENABLE,1046)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_wireValid = i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi80_push24_claswp102(STALLENABLE,1040)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi80_push24_claswp102_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi80_push24_claswp102_wireValid = i_llvm_fpga_push_i1_memdep_phi80_push24_claswp102_out_valid_out;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88(BITJOIN,675)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_q = i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88(BITSELECT,676)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_q[0:0]);

    // i_reduction_claswp_96_claswp125(LOGICAL,156)@64
    assign i_reduction_claswp_96_claswp125_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_b | i_reduction_claswp_40_claswp48_q;

    // i_reduction_claswp_61_claswp86(LOGICAL,135)@64
    assign i_reduction_claswp_61_claswp86_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_b | bubble_select_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_b;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83(BITJOIN,705)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_q = i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83(BITSELECT,706)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_q[0:0]);

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83(STALLENABLE,984)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_backStall = redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_stall_out | ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_wireValid = i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_valid_out;

    // redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo(STALLFIFO,598)
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_V0;
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_stall_in = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_backStall;
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_b;
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_valid_in_bitsignaltemp = redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_valid_in[0];
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_stall_in_bitsignaltemp = redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_stall_in[0];
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_valid_out[0] = redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_valid_out_bitsignaltemp;
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_stall_out[0] = redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo (
        .valid_in(redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_valid_in_bitsignaltemp),
        .stall_in(redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_b),
        .valid_out(redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_valid_out_bitsignaltemp),
        .stall_out(redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_stall_out_bitsignaltemp),
        .data_out(redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo(BITJOIN,865)
    assign bubble_join_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_q = redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_data_out;

    // bubble_select_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo(BITSELECT,866)
    assign bubble_select_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_b = $unsigned(bubble_join_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82(BITJOIN,702)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_q = i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82(BITSELECT,703)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_q[0:0]);

    // i_reduction_claswp_60_claswp85(LOGICAL,134)@64
    assign i_reduction_claswp_60_claswp85_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_b | bubble_select_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_b;

    // i_reduction_claswp_94_claswp123(LOGICAL,154)@64
    assign i_reduction_claswp_94_claswp123_q = i_reduction_claswp_60_claswp85_q | i_reduction_claswp_61_claswp86_q;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110(BITJOIN,693)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_q = i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110(BITSELECT,694)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_q[0:0]);

    // SE_i_lm3615_toi1_intcast65_claswp76_sel_x(STALLENABLE,1147)
    // Valid signal propagation
    assign SE_i_lm3615_toi1_intcast65_claswp76_sel_x_V0 = SE_i_lm3615_toi1_intcast65_claswp76_sel_x_wireValid;
    // Backward Stall generation
    assign SE_i_lm3615_toi1_intcast65_claswp76_sel_x_backStall = i_llvm_fpga_push_i1_memdep_phi64_push22_claswp109_out_stall_out | ~ (SE_i_lm3615_toi1_intcast65_claswp76_sel_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_lm3615_toi1_intcast65_claswp76_sel_x_and0 = SE_out_i_llvm_fpga_mem_lm3615_claswp75_V1;
    assign SE_i_lm3615_toi1_intcast65_claswp76_sel_x_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V7 & SE_i_lm3615_toi1_intcast65_claswp76_sel_x_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi64_push22_claswp109(STALLENABLE,1032)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi64_push22_claswp109_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi64_push22_claswp109_wireValid = i_llvm_fpga_push_i1_memdep_phi64_push22_claswp109_out_valid_out;

    // i_lm3615_toi1_intcast65_claswp76_sel_x(BITSELECT,378)@96
    assign i_lm3615_toi1_intcast65_claswp76_sel_x_b = bubble_select_i_llvm_fpga_mem_lm3615_claswp75_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi64_push22_claswp109(BLACKBOX,81)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_22@20000000
    // out out_feedback_valid_out_22@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    claswp_i_llvm_fpga_push_i1_memdep_phi64_push22_0 thei_llvm_fpga_push_i1_memdep_phi64_push22_claswp109 (
        .in_data_in(i_lm3615_toi1_intcast65_claswp76_sel_x_b),
        .in_feedback_stall_in_22(i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_out_feedback_stall_out_22),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_claswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi64_push22_claswp109_backStall),
        .in_valid_in(SE_i_lm3615_toi1_intcast65_claswp76_sel_x_V0),
        .out_data_out(),
        .out_feedback_out_22(i_llvm_fpga_push_i1_memdep_phi64_push22_claswp109_out_feedback_out_22),
        .out_feedback_valid_out_22(i_llvm_fpga_push_i1_memdep_phi64_push22_claswp109_out_feedback_valid_out_22),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi64_push22_claswp109_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi64_push22_claswp109_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108(BLACKBOX,52)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_22@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    claswp_i_llvm_fpga_pop_i1_memdep_phi64_pop22_0 thei_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108 (
        .in_data_in(GND_q),
        .in_dir(redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_q),
        .in_feedback_in_22(i_llvm_fpga_push_i1_memdep_phi64_push22_claswp109_out_feedback_out_22),
        .in_feedback_valid_in_22(i_llvm_fpga_push_i1_memdep_phi64_push22_claswp109_out_feedback_valid_out_22),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_backStall),
        .in_valid_in(SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V5),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_out_data_out),
        .out_feedback_stall_out_22(i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_out_feedback_stall_out_22),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108(BITJOIN,690)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_q = i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108(BITSELECT,691)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_q[0:0]);

    // i_reduction_claswp_78_claswp112(LOGICAL,145)@64
    assign i_reduction_claswp_78_claswp112_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_b;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79(BITJOIN,687)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_q = i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79(BITSELECT,688)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_q[0:0]);

    // bubble_join_i_llvm_fpga_mem_lm3414_claswp66(BITJOIN,636)
    assign bubble_join_i_llvm_fpga_mem_lm3414_claswp66_q = i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm3414_claswp66(BITSELECT,637)
    assign bubble_select_i_llvm_fpga_mem_lm3414_claswp66_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm3414_claswp66_q[31:0]);

    // bubble_join_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo(BITJOIN,910)
    assign bubble_join_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_q = redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_data_out;

    // bubble_select_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo(BITSELECT,911)
    assign bubble_select_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_b = $unsigned(bubble_join_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_q[31:0]);

    // SE_out_i_llvm_fpga_mem_memdep_119_claswp135(STALLENABLE,948)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_119_claswp135_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_119_claswp135_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_119_claswp135_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_119_claswp135_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_119_claswp135_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_119_claswp135_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_119_claswp135_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_backStall) & SE_out_i_llvm_fpga_mem_memdep_119_claswp135_wireValid) | SE_out_i_llvm_fpga_mem_memdep_119_claswp135_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_119_claswp135_consumed1 = (~ (SE_out_redist33_i_masked_claswp139_q_63_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_119_claswp135_wireValid) | SE_out_i_llvm_fpga_mem_memdep_119_claswp135_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_119_claswp135_StallValid = SE_out_i_llvm_fpga_mem_memdep_119_claswp135_backStall & SE_out_i_llvm_fpga_mem_memdep_119_claswp135_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_119_claswp135_toReg0 = SE_out_i_llvm_fpga_mem_memdep_119_claswp135_StallValid & SE_out_i_llvm_fpga_mem_memdep_119_claswp135_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_119_claswp135_toReg1 = SE_out_i_llvm_fpga_mem_memdep_119_claswp135_StallValid & SE_out_i_llvm_fpga_mem_memdep_119_claswp135_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_119_claswp135_or0 = SE_out_i_llvm_fpga_mem_memdep_119_claswp135_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_119_claswp135_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_119_claswp135_consumed1 & SE_out_i_llvm_fpga_mem_memdep_119_claswp135_or0);
    assign SE_out_i_llvm_fpga_mem_memdep_119_claswp135_backStall = SE_out_i_llvm_fpga_mem_memdep_119_claswp135_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_119_claswp135_V0 = SE_out_i_llvm_fpga_mem_memdep_119_claswp135_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_119_claswp135_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_119_claswp135_V1 = SE_out_i_llvm_fpga_mem_memdep_119_claswp135_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_119_claswp135_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_119_claswp135_wireValid = i_llvm_fpga_mem_memdep_119_claswp135_out_o_valid;

    // redist30_i_or_claswp33_q_63_fifo(STALLFIFO,583)
    assign redist30_i_or_claswp33_q_63_fifo_valid_in = SE_out_redist29_i_or_claswp33_q_32_fifo_V2;
    assign redist30_i_or_claswp33_q_63_fifo_stall_in = SE_out_redist30_i_or_claswp33_q_63_fifo_backStall;
    assign redist30_i_or_claswp33_q_63_fifo_data_in = bubble_select_redist29_i_or_claswp33_q_32_fifo_b;
    assign redist30_i_or_claswp33_q_63_fifo_valid_in_bitsignaltemp = redist30_i_or_claswp33_q_63_fifo_valid_in[0];
    assign redist30_i_or_claswp33_q_63_fifo_stall_in_bitsignaltemp = redist30_i_or_claswp33_q_63_fifo_stall_in[0];
    assign redist30_i_or_claswp33_q_63_fifo_valid_out[0] = redist30_i_or_claswp33_q_63_fifo_valid_out_bitsignaltemp;
    assign redist30_i_or_claswp33_q_63_fifo_stall_out[0] = redist30_i_or_claswp33_q_63_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist30_i_or_claswp33_q_63_fifo (
        .valid_in(redist30_i_or_claswp33_q_63_fifo_valid_in_bitsignaltemp),
        .stall_in(redist30_i_or_claswp33_q_63_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist29_i_or_claswp33_q_32_fifo_b),
        .valid_out(redist30_i_or_claswp33_q_63_fifo_valid_out_bitsignaltemp),
        .stall_out(redist30_i_or_claswp33_q_63_fifo_stall_out_bitsignaltemp),
        .data_out(redist30_i_or_claswp33_q_63_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist30_i_or_claswp33_q_63_fifo(BITJOIN,820)
    assign bubble_join_redist30_i_or_claswp33_q_63_fifo_q = redist30_i_or_claswp33_q_63_fifo_data_out;

    // bubble_select_redist30_i_or_claswp33_q_63_fifo(BITSELECT,821)
    assign bubble_select_redist30_i_or_claswp33_q_63_fifo_b = $unsigned(bubble_join_redist30_i_or_claswp33_q_63_fifo_q[0:0]);

    // bubble_join_redist26_i_reduction_claswp_108_claswp133_q_63_fifo(BITJOIN,811)
    assign bubble_join_redist26_i_reduction_claswp_108_claswp133_q_63_fifo_q = redist26_i_reduction_claswp_108_claswp133_q_63_fifo_data_out;

    // bubble_select_redist26_i_reduction_claswp_108_claswp133_q_63_fifo(BITSELECT,812)
    assign bubble_select_redist26_i_reduction_claswp_108_claswp133_q_63_fifo_b = $unsigned(bubble_join_redist26_i_reduction_claswp_108_claswp133_q_63_fifo_q[0:0]);

    // i_reduction_claswp_109_claswp134(LOGICAL,119)@127
    assign i_reduction_claswp_109_claswp134_q = bubble_select_i_llvm_fpga_mem_memdep_87_claswp120_b | bubble_select_redist26_i_reduction_claswp_108_claswp133_q_63_fifo_b;

    // bubble_join_redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo(BITJOIN,784)
    assign bubble_join_redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_q = redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_data_out;

    // bubble_select_redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo(BITSELECT,785)
    assign bubble_select_redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_b = $unsigned(bubble_join_redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_q[63:0]);

    // i_llvm_fpga_mem_memdep_119_claswp135(BLACKBOX,39)@127
    // in in_i_stall@20000000
    // out out_lsu_memdep_119_o_active@20000000
    // out out_memdep_119_claswp_avm_address@20000000
    // out out_memdep_119_claswp_avm_burstcount@20000000
    // out out_memdep_119_claswp_avm_byteenable@20000000
    // out out_memdep_119_claswp_avm_enable@20000000
    // out out_memdep_119_claswp_avm_read@20000000
    // out out_memdep_119_claswp_avm_write@20000000
    // out out_memdep_119_claswp_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@158
    // out out_o_writeack@158
    claswp_i_llvm_fpga_mem_memdep_119_0 thei_llvm_fpga_mem_memdep_119_claswp135 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_b),
        .in_i_dependence(i_reduction_claswp_109_claswp134_q),
        .in_i_predicate(bubble_select_redist30_i_or_claswp33_q_63_fifo_b),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_119_claswp135_backStall),
        .in_i_valid(SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_V0),
        .in_i_writedata(bubble_select_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_b),
        .in_memdep_119_claswp_avm_readdata(in_memdep_119_claswp_avm_readdata),
        .in_memdep_119_claswp_avm_readdatavalid(in_memdep_119_claswp_avm_readdatavalid),
        .in_memdep_119_claswp_avm_waitrequest(in_memdep_119_claswp_avm_waitrequest),
        .in_memdep_119_claswp_avm_writeack(in_memdep_119_claswp_avm_writeack),
        .out_lsu_memdep_119_o_active(i_llvm_fpga_mem_memdep_119_claswp135_out_lsu_memdep_119_o_active),
        .out_memdep_119_claswp_avm_address(i_llvm_fpga_mem_memdep_119_claswp135_out_memdep_119_claswp_avm_address),
        .out_memdep_119_claswp_avm_burstcount(i_llvm_fpga_mem_memdep_119_claswp135_out_memdep_119_claswp_avm_burstcount),
        .out_memdep_119_claswp_avm_byteenable(i_llvm_fpga_mem_memdep_119_claswp135_out_memdep_119_claswp_avm_byteenable),
        .out_memdep_119_claswp_avm_enable(i_llvm_fpga_mem_memdep_119_claswp135_out_memdep_119_claswp_avm_enable),
        .out_memdep_119_claswp_avm_read(i_llvm_fpga_mem_memdep_119_claswp135_out_memdep_119_claswp_avm_read),
        .out_memdep_119_claswp_avm_write(i_llvm_fpga_mem_memdep_119_claswp135_out_memdep_119_claswp_avm_write),
        .out_memdep_119_claswp_avm_writedata(i_llvm_fpga_mem_memdep_119_claswp135_out_memdep_119_claswp_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_119_claswp135_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_119_claswp135_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_119_claswp135_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist30_i_or_claswp33_q_63_fifo(STALLENABLE,1239)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist30_i_or_claswp33_q_63_fifo_fromReg0 <= '0;
            SE_out_redist30_i_or_claswp33_q_63_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist30_i_or_claswp33_q_63_fifo_fromReg0 <= SE_out_redist30_i_or_claswp33_q_63_fifo_toReg0;
            // Successor 1
            SE_out_redist30_i_or_claswp33_q_63_fifo_fromReg1 <= SE_out_redist30_i_or_claswp33_q_63_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist30_i_or_claswp33_q_63_fifo_consumed0 = (~ (SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_backStall) & SE_out_redist30_i_or_claswp33_q_63_fifo_wireValid) | SE_out_redist30_i_or_claswp33_q_63_fifo_fromReg0;
    assign SE_out_redist30_i_or_claswp33_q_63_fifo_consumed1 = (~ (SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_backStall) & SE_out_redist30_i_or_claswp33_q_63_fifo_wireValid) | SE_out_redist30_i_or_claswp33_q_63_fifo_fromReg1;
    // Consuming
    assign SE_out_redist30_i_or_claswp33_q_63_fifo_StallValid = SE_out_redist30_i_or_claswp33_q_63_fifo_backStall & SE_out_redist30_i_or_claswp33_q_63_fifo_wireValid;
    assign SE_out_redist30_i_or_claswp33_q_63_fifo_toReg0 = SE_out_redist30_i_or_claswp33_q_63_fifo_StallValid & SE_out_redist30_i_or_claswp33_q_63_fifo_consumed0;
    assign SE_out_redist30_i_or_claswp33_q_63_fifo_toReg1 = SE_out_redist30_i_or_claswp33_q_63_fifo_StallValid & SE_out_redist30_i_or_claswp33_q_63_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist30_i_or_claswp33_q_63_fifo_or0 = SE_out_redist30_i_or_claswp33_q_63_fifo_consumed0;
    assign SE_out_redist30_i_or_claswp33_q_63_fifo_wireStall = ~ (SE_out_redist30_i_or_claswp33_q_63_fifo_consumed1 & SE_out_redist30_i_or_claswp33_q_63_fifo_or0);
    assign SE_out_redist30_i_or_claswp33_q_63_fifo_backStall = SE_out_redist30_i_or_claswp33_q_63_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist30_i_or_claswp33_q_63_fifo_V0 = SE_out_redist30_i_or_claswp33_q_63_fifo_wireValid & ~ (SE_out_redist30_i_or_claswp33_q_63_fifo_fromReg0);
    assign SE_out_redist30_i_or_claswp33_q_63_fifo_V1 = SE_out_redist30_i_or_claswp33_q_63_fifo_wireValid & ~ (SE_out_redist30_i_or_claswp33_q_63_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist30_i_or_claswp33_q_63_fifo_wireValid = redist30_i_or_claswp33_q_63_fifo_valid_out;

    // redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo(STALLFIFO,559)
    assign redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_V1;
    assign redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_stall_in = SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_backStall;
    assign redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_data_in = i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b;
    assign redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_valid_in_bitsignaltemp = redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_valid_in[0];
    assign redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_stall_in_bitsignaltemp = redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_stall_in[0];
    assign redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_valid_out[0] = redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_valid_out_bitsignaltemp;
    assign redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_stall_out[0] = redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(64),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo (
        .valid_in(redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_valid_in_bitsignaltemp),
        .stall_in(redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_stall_in_bitsignaltemp),
        .data_in(i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b),
        .valid_out(redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_valid_out_bitsignaltemp),
        .stall_out(redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_stall_out_bitsignaltemp),
        .data_out(redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_reduction_claswp_80_claswp113(LOGICAL,146)@64
    assign i_reduction_claswp_80_claswp113_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_b;

    // i_reduction_claswp_107_claswp132(LOGICAL,117)@64
    assign i_reduction_claswp_107_claswp132_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_b | i_reduction_claswp_80_claswp113_q;

    // i_reduction_claswp_45_claswp58(LOGICAL,127)@64
    assign i_reduction_claswp_45_claswp58_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_b | bubble_select_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_b;

    // i_reduction_claswp_105_claswp130(LOGICAL,115)@64
    assign i_reduction_claswp_105_claswp130_q = i_reduction_claswp_45_claswp58_q | i_reduction_claswp_60_claswp85_q;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105(BITJOIN,681)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_q = i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105(BITSELECT,682)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_q[0:0]);

    // SE_out_i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_claswp106(STALLENABLE,1026)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_claswp106_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_claswp106_wireValid = i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_claswp106_out_valid_out;

    // bubble_join_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo(BITJOIN,886)
    assign bubble_join_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_q = redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_data_out;

    // bubble_select_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo(BITSELECT,887)
    assign bubble_select_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_b = $unsigned(bubble_join_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_claswp106(BLACKBOX,78)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_42@20000000
    // out out_feedback_valid_out_42@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    claswp_i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_0 thei_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_claswp106 (
        .in_data_in(bubble_select_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_b),
        .in_feedback_stall_in_42(i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_feedback_stall_out_42),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_claswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_claswp106_backStall),
        .in_valid_in(SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_V0),
        .out_data_out(),
        .out_feedback_out_42(i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_claswp106_out_feedback_out_42),
        .out_feedback_valid_out_42(i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_claswp106_out_feedback_valid_out_42),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_claswp106_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_claswp106_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo(STALLENABLE,1283)
    // Valid signal propagation
    assign SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_V0 = SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_claswp106_out_stall_out | ~ (SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_and0 = redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_valid_out;
    assign SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V4 & SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_and0;

    // redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo(STALLFIFO,605)
    assign redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_valid_in = SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_V1;
    assign redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_stall_in = SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_backStall;
    assign redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_data_in = bubble_select_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_b;
    assign redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_valid_in_bitsignaltemp = redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_valid_in[0];
    assign redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_stall_in_bitsignaltemp = redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_stall_in[0];
    assign redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_valid_out[0] = redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_valid_out_bitsignaltemp;
    assign redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_stall_out[0] = redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo (
        .valid_in(redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_b),
        .valid_out(redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_reduction_claswp_83_claswp115(LOGICAL,148)@64
    assign i_reduction_claswp_83_claswp115_q = i_reduction_claswp_45_claswp58_q | i_reduction_claswp_80_claswp113_q;

    // i_reduction_claswp_84_claswp116(LOGICAL,149)@64
    assign i_reduction_claswp_84_claswp116_q = i_reduction_claswp_82_claswp114_q | i_reduction_claswp_83_claswp115_q;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46(BITJOIN,669)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_q = i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46(BITSELECT,670)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_q[0:0]);

    // SE_out_i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_claswp47(STALLENABLE,1018)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_claswp47_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_claswp47_wireValid = i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_claswp47_out_valid_out;

    // bubble_join_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo(BITJOIN,895)
    assign bubble_join_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_q = redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_data_out;

    // bubble_select_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo(BITSELECT,896)
    assign bubble_select_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_b = $unsigned(bubble_join_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_claswp47(BLACKBOX,74)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_37@20000000
    // out out_feedback_valid_out_37@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    claswp_i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_0 thei_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_claswp47 (
        .in_data_in(bubble_select_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_b),
        .in_feedback_stall_in_37(i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_feedback_stall_out_37),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_claswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_claswp47_backStall),
        .in_valid_in(SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_V0),
        .out_data_out(),
        .out_feedback_out_37(i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_claswp47_out_feedback_out_37),
        .out_feedback_valid_out_37(i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_claswp47_out_feedback_valid_out_37),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_claswp47_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_claswp47_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo(STALLENABLE,1289)
    // Valid signal propagation
    assign SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_V0 = SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_claswp47_out_stall_out | ~ (SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_and0 = redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_valid_out;
    assign SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V2 & SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_and0;

    // redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo(STALLFIFO,608)
    assign redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_valid_in = SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_V2;
    assign redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_stall_in = SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_backStall;
    assign redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_data_in = bubble_select_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_b;
    assign redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_valid_in_bitsignaltemp = redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_valid_in[0];
    assign redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_stall_in_bitsignaltemp = redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_stall_in[0];
    assign redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_valid_out[0] = redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_valid_out_bitsignaltemp;
    assign redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_stall_out[0] = redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo (
        .valid_in(redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_b),
        .valid_out(redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_claswp_40_claswp48(STALLENABLE,1086)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_claswp_40_claswp48_fromReg0 <= '0;
            SE_i_reduction_claswp_40_claswp48_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_claswp_40_claswp48_fromReg0 <= SE_i_reduction_claswp_40_claswp48_toReg0;
            // Successor 1
            SE_i_reduction_claswp_40_claswp48_fromReg1 <= SE_i_reduction_claswp_40_claswp48_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_claswp_40_claswp48_consumed0 = (~ (SE_i_reduction_claswp_39_claswp44_backStall) & SE_i_reduction_claswp_40_claswp48_wireValid) | SE_i_reduction_claswp_40_claswp48_fromReg0;
    assign SE_i_reduction_claswp_40_claswp48_consumed1 = (~ (SE_i_reduction_claswp_96_claswp125_backStall) & SE_i_reduction_claswp_40_claswp48_wireValid) | SE_i_reduction_claswp_40_claswp48_fromReg1;
    // Consuming
    assign SE_i_reduction_claswp_40_claswp48_StallValid = SE_i_reduction_claswp_40_claswp48_backStall & SE_i_reduction_claswp_40_claswp48_wireValid;
    assign SE_i_reduction_claswp_40_claswp48_toReg0 = SE_i_reduction_claswp_40_claswp48_StallValid & SE_i_reduction_claswp_40_claswp48_consumed0;
    assign SE_i_reduction_claswp_40_claswp48_toReg1 = SE_i_reduction_claswp_40_claswp48_StallValid & SE_i_reduction_claswp_40_claswp48_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_claswp_40_claswp48_or0 = SE_i_reduction_claswp_40_claswp48_consumed0;
    assign SE_i_reduction_claswp_40_claswp48_wireStall = ~ (SE_i_reduction_claswp_40_claswp48_consumed1 & SE_i_reduction_claswp_40_claswp48_or0);
    assign SE_i_reduction_claswp_40_claswp48_backStall = SE_i_reduction_claswp_40_claswp48_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_claswp_40_claswp48_V0 = SE_i_reduction_claswp_40_claswp48_wireValid & ~ (SE_i_reduction_claswp_40_claswp48_fromReg0);
    assign SE_i_reduction_claswp_40_claswp48_V1 = SE_i_reduction_claswp_40_claswp48_wireValid & ~ (SE_i_reduction_claswp_40_claswp48_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_claswp_40_claswp48_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_V0;
    assign SE_i_reduction_claswp_40_claswp48_wireValid = SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_V0 & SE_i_reduction_claswp_40_claswp48_and0;

    // SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo(STALLENABLE,1287)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_fromReg0 <= '0;
            SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_fromReg1 <= '0;
            SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_fromReg0 <= SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_toReg0;
            // Successor 1
            SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_fromReg1 <= SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_toReg1;
            // Successor 2
            SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_fromReg2 <= SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_consumed0 = (~ (SE_i_reduction_claswp_40_claswp48_backStall) & SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_wireValid) | SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_fromReg0;
    assign SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_consumed1 = (~ (SE_i_reduction_claswp_63_claswp90_backStall) & SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_wireValid) | SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_fromReg1;
    assign SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_consumed2 = (~ (redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_stall_out) & SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_wireValid) | SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_fromReg2;
    // Consuming
    assign SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_StallValid = SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_backStall & SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_wireValid;
    assign SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_toReg0 = SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_StallValid & SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_consumed0;
    assign SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_toReg1 = SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_StallValid & SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_consumed1;
    assign SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_toReg2 = SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_StallValid & SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_or0 = SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_consumed0;
    assign SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_or1 = SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_consumed1 & SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_or0;
    assign SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_wireStall = ~ (SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_consumed2 & SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_or1);
    assign SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_backStall = SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_V0 = SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_wireValid & ~ (SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_fromReg0);
    assign SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_V1 = SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_wireValid & ~ (SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_fromReg1);
    assign SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_V2 = SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_wireValid & ~ (SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_wireValid = redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46(STALLENABLE,960)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_backStall = redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_stall_out | ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_wireValid = i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_valid_out;

    // redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo(STALLFIFO,607)
    assign redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_V0;
    assign redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_stall_in = SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_backStall;
    assign redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_b;
    assign redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_valid_in_bitsignaltemp = redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_valid_in[0];
    assign redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_stall_in_bitsignaltemp = redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_stall_in[0];
    assign redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_valid_out[0] = redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_valid_out_bitsignaltemp;
    assign redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_stall_out[0] = redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo (
        .valid_in(redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_valid_in_bitsignaltemp),
        .stall_in(redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_b),
        .valid_out(redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_valid_out_bitsignaltemp),
        .stall_out(redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_stall_out_bitsignaltemp),
        .data_out(redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo(BITJOIN,892)
    assign bubble_join_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_q = redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_data_out;

    // bubble_select_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo(BITSELECT,893)
    assign bubble_select_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_b = $unsigned(bubble_join_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_q[0:0]);

    // i_reduction_claswp_63_claswp90(LOGICAL,137)@64
    assign i_reduction_claswp_63_claswp90_q = bubble_select_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_b;

    // i_reduction_claswp_85_claswp117(LOGICAL,150)@64
    assign i_reduction_claswp_85_claswp117_q = i_reduction_claswp_63_claswp90_q | i_reduction_claswp_84_claswp116_q;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136(STALLENABLE,1020)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_wireValid = i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_out_valid_out;

    // bubble_join_i_llvm_fpga_mem_memdep_119_claswp135(BITJOIN,649)
    assign bubble_join_i_llvm_fpga_mem_memdep_119_claswp135_q = i_llvm_fpga_mem_memdep_119_claswp135_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_119_claswp135(BITSELECT,650)
    assign bubble_select_i_llvm_fpga_mem_memdep_119_claswp135_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_119_claswp135_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136(BLACKBOX,75)@158
    // in in_stall_in@20000000
    // out out_data_out@159
    // out out_feedback_out_27@20000000
    // out out_feedback_valid_out_27@20000000
    // out out_stall_out@20000000
    // out out_valid_out@159
    claswp_i_llvm_fpga_push_i1_memdep_phi122_push27_0 thei_llvm_fpga_push_i1_memdep_phi122_push27_claswp136 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_119_claswp135_b),
        .in_feedback_stall_in_27(i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_out_feedback_stall_out_27),
        .in_keep_going(bubble_select_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_V0),
        .out_data_out(),
        .out_feedback_out_27(i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_out_feedback_out_27),
        .out_feedback_valid_out_27(i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_out_feedback_valid_out_27),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45(BLACKBOX,46)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_27@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    claswp_i_llvm_fpga_pop_i1_memdep_phi122_pop27_0 thei_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45 (
        .in_data_in(GND_q),
        .in_dir(redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_q),
        .in_feedback_in_27(i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_out_feedback_out_27),
        .in_feedback_valid_in_27(i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_out_feedback_valid_out_27),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_backStall),
        .in_valid_in(SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V2),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_out_data_out),
        .out_feedback_stall_out_27(i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_out_feedback_stall_out_27),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45(BITJOIN,672)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_q = i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45(BITSELECT,673)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_q[0:0]);

    // i_reduction_claswp_86_claswp118(LOGICAL,151)@64 + 1
    assign i_reduction_claswp_86_claswp118_qi = bubble_select_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_b | i_reduction_claswp_85_claswp117_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_claswp_86_claswp118_delay ( .xin(i_reduction_claswp_86_claswp118_qi), .xout(i_reduction_claswp_86_claswp118_q), .ena(SE_i_reduction_claswp_86_claswp118_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist24_i_reduction_claswp_86_claswp118_q_32_fifo(STALLFIFO,574)
    assign redist24_i_reduction_claswp_86_claswp118_q_32_fifo_valid_in = SE_i_reduction_claswp_86_claswp118_V0;
    assign redist24_i_reduction_claswp_86_claswp118_q_32_fifo_stall_in = SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_backStall;
    assign redist24_i_reduction_claswp_86_claswp118_q_32_fifo_data_in = i_reduction_claswp_86_claswp118_q;
    assign redist24_i_reduction_claswp_86_claswp118_q_32_fifo_valid_in_bitsignaltemp = redist24_i_reduction_claswp_86_claswp118_q_32_fifo_valid_in[0];
    assign redist24_i_reduction_claswp_86_claswp118_q_32_fifo_stall_in_bitsignaltemp = redist24_i_reduction_claswp_86_claswp118_q_32_fifo_stall_in[0];
    assign redist24_i_reduction_claswp_86_claswp118_q_32_fifo_valid_out[0] = redist24_i_reduction_claswp_86_claswp118_q_32_fifo_valid_out_bitsignaltemp;
    assign redist24_i_reduction_claswp_86_claswp118_q_32_fifo_stall_out[0] = redist24_i_reduction_claswp_86_claswp118_q_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist24_i_reduction_claswp_86_claswp118_q_32_fifo (
        .valid_in(redist24_i_reduction_claswp_86_claswp118_q_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist24_i_reduction_claswp_86_claswp118_q_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_claswp_86_claswp118_q),
        .valid_out(redist24_i_reduction_claswp_86_claswp118_q_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist24_i_reduction_claswp_86_claswp118_q_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist24_i_reduction_claswp_86_claswp118_q_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_claswp_86_claswp118(STALLENABLE,1115)
    // Valid signal propagation
    assign SE_i_reduction_claswp_86_claswp118_V0 = SE_i_reduction_claswp_86_claswp118_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_claswp_86_claswp118_s_tv_0 = redist24_i_reduction_claswp_86_claswp118_q_32_fifo_stall_out & SE_i_reduction_claswp_86_claswp118_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_claswp_86_claswp118_backEN = ~ (SE_i_reduction_claswp_86_claswp118_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_claswp_86_claswp118_and0 = SE_i_reduction_claswp_83_claswp115_V0 & SE_i_reduction_claswp_86_claswp118_backEN;
    assign SE_i_reduction_claswp_86_claswp118_v_s_0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_V3 & SE_i_reduction_claswp_86_claswp118_and0;
    // Backward Stall generation
    assign SE_i_reduction_claswp_86_claswp118_backStall = ~ (SE_i_reduction_claswp_86_claswp118_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_claswp_86_claswp118_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_claswp_86_claswp118_backEN == 1'b0)
            begin
                SE_i_reduction_claswp_86_claswp118_R_v_0 <= SE_i_reduction_claswp_86_claswp118_R_v_0 & SE_i_reduction_claswp_86_claswp118_s_tv_0;
            end
            else
            begin
                SE_i_reduction_claswp_86_claswp118_R_v_0 <= SE_i_reduction_claswp_86_claswp118_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_claswp89(STALLENABLE,1022)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_claswp89_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_claswp89_wireValid = i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_claswp89_out_valid_out;

    // bubble_join_redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo(BITJOIN,889)
    assign bubble_join_redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_q = redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_data_out;

    // bubble_select_redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo(BITSELECT,890)
    assign bubble_select_redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_b = $unsigned(bubble_join_redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_claswp89(BLACKBOX,76)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_46@20000000
    // out out_feedback_valid_out_46@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    claswp_i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_0 thei_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_claswp89 (
        .in_data_in(bubble_select_redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_b),
        .in_feedback_stall_in_46(i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_feedback_stall_out_46),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_claswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_claswp89_backStall),
        .in_valid_in(SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_V0),
        .out_data_out(),
        .out_feedback_out_46(i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_claswp89_out_feedback_out_46),
        .out_feedback_valid_out_46(i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_claswp89_out_feedback_valid_out_46),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_claswp89_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_claswp89_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo(STALLENABLE,1285)
    // Valid signal propagation
    assign SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_V0 = SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_claswp89_out_stall_out | ~ (SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_and0 = redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_valid_out;
    assign SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V3 & SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_and0;

    // redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo(STALLFIFO,606)
    assign redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_V3;
    assign redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_stall_in = SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_backStall;
    assign redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_b;
    assign redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_valid_in_bitsignaltemp = redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_valid_in[0];
    assign redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_stall_in_bitsignaltemp = redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_stall_in[0];
    assign redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_valid_out[0] = redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_valid_out_bitsignaltemp;
    assign redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_stall_out[0] = redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo (
        .valid_in(redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_b),
        .valid_out(redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_claswp_107_claswp132(STALLENABLE,1081)
    // Valid signal propagation
    assign SE_i_reduction_claswp_107_claswp132_V0 = SE_i_reduction_claswp_107_claswp132_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_claswp_107_claswp132_backStall = SE_i_reduction_claswp_108_claswp133_backStall | ~ (SE_i_reduction_claswp_107_claswp132_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_claswp_107_claswp132_and0 = SE_i_reduction_claswp_80_claswp113_V0;
    assign SE_i_reduction_claswp_107_claswp132_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_V0 & SE_i_reduction_claswp_107_claswp132_and0;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88(STALLENABLE,964)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_fromReg2 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_fromReg3 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_consumed0 = (~ (SE_i_reduction_claswp_107_claswp132_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_consumed1 = (~ (SE_i_reduction_claswp_63_claswp90_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_consumed2 = (~ (SE_i_reduction_claswp_96_claswp125_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_fromReg2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_consumed3 = (~ (redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_consumed2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_toReg3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_or2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_or1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_consumed3 & SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_or2);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_fromReg2);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_V3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_wireValid = i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_valid_out;

    // SE_i_reduction_claswp_63_claswp90(STALLENABLE,1101)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_claswp_63_claswp90_fromReg0 <= '0;
            SE_i_reduction_claswp_63_claswp90_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_claswp_63_claswp90_fromReg0 <= SE_i_reduction_claswp_63_claswp90_toReg0;
            // Successor 1
            SE_i_reduction_claswp_63_claswp90_fromReg1 <= SE_i_reduction_claswp_63_claswp90_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_claswp_63_claswp90_consumed0 = (~ (SE_i_reduction_claswp_62_claswp87_backStall) & SE_i_reduction_claswp_63_claswp90_wireValid) | SE_i_reduction_claswp_63_claswp90_fromReg0;
    assign SE_i_reduction_claswp_63_claswp90_consumed1 = (~ (SE_i_reduction_claswp_83_claswp115_backStall) & SE_i_reduction_claswp_63_claswp90_wireValid) | SE_i_reduction_claswp_63_claswp90_fromReg1;
    // Consuming
    assign SE_i_reduction_claswp_63_claswp90_StallValid = SE_i_reduction_claswp_63_claswp90_backStall & SE_i_reduction_claswp_63_claswp90_wireValid;
    assign SE_i_reduction_claswp_63_claswp90_toReg0 = SE_i_reduction_claswp_63_claswp90_StallValid & SE_i_reduction_claswp_63_claswp90_consumed0;
    assign SE_i_reduction_claswp_63_claswp90_toReg1 = SE_i_reduction_claswp_63_claswp90_StallValid & SE_i_reduction_claswp_63_claswp90_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_claswp_63_claswp90_or0 = SE_i_reduction_claswp_63_claswp90_consumed0;
    assign SE_i_reduction_claswp_63_claswp90_wireStall = ~ (SE_i_reduction_claswp_63_claswp90_consumed1 & SE_i_reduction_claswp_63_claswp90_or0);
    assign SE_i_reduction_claswp_63_claswp90_backStall = SE_i_reduction_claswp_63_claswp90_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_claswp_63_claswp90_V0 = SE_i_reduction_claswp_63_claswp90_wireValid & ~ (SE_i_reduction_claswp_63_claswp90_fromReg0);
    assign SE_i_reduction_claswp_63_claswp90_V1 = SE_i_reduction_claswp_63_claswp90_wireValid & ~ (SE_i_reduction_claswp_63_claswp90_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_claswp_63_claswp90_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_V1;
    assign SE_i_reduction_claswp_63_claswp90_wireValid = SE_out_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_V1 & SE_i_reduction_claswp_63_claswp90_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_claswp43(STALLENABLE,1014)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_claswp43_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_claswp43_wireValid = i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_claswp43_out_valid_out;

    // bubble_join_redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo(BITJOIN,898)
    assign bubble_join_redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_q = redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_data_out;

    // bubble_select_redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo(BITSELECT,899)
    assign bubble_select_redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_b = $unsigned(bubble_join_redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_claswp43(BLACKBOX,72)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_36@20000000
    // out out_feedback_valid_out_36@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    claswp_i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_0 thei_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_claswp43 (
        .in_data_in(bubble_select_redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_b),
        .in_feedback_stall_in_36(i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_feedback_stall_out_36),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_claswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_claswp43_backStall),
        .in_valid_in(SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_V0),
        .out_data_out(),
        .out_feedback_out_36(i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_claswp43_out_feedback_out_36),
        .out_feedback_valid_out_36(i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_claswp43_out_feedback_valid_out_36),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_claswp43_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_claswp43_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo(STALLENABLE,1291)
    // Valid signal propagation
    assign SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_V0 = SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_claswp43_out_stall_out | ~ (SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_and0 = redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_valid_out;
    assign SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V1 & SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_and0;

    // redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo(STALLFIFO,609)
    assign redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_V3;
    assign redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_stall_in = SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_backStall;
    assign redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_b;
    assign redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_valid_in_bitsignaltemp = redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_valid_in[0];
    assign redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_stall_in_bitsignaltemp = redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_stall_in[0];
    assign redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_valid_out[0] = redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_valid_out_bitsignaltemp;
    assign redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_stall_out[0] = redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo (
        .valid_in(redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_b),
        .valid_out(redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42(STALLENABLE,956)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_fromReg2 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_fromReg3 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_consumed0 = (~ (SE_i_reduction_claswp_39_claswp44_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_consumed1 = (~ (SE_i_reduction_claswp_62_claswp87_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_consumed2 = (~ (SE_i_reduction_claswp_80_claswp113_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_fromReg2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_consumed3 = (~ (redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_consumed2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_toReg3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_or2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_or1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_consumed3 & SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_or2);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_fromReg2);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_V3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_wireValid = i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_valid_out;

    // SE_i_reduction_claswp_80_claswp113(STALLENABLE,1110)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_claswp_80_claswp113_fromReg0 <= '0;
            SE_i_reduction_claswp_80_claswp113_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_claswp_80_claswp113_fromReg0 <= SE_i_reduction_claswp_80_claswp113_toReg0;
            // Successor 1
            SE_i_reduction_claswp_80_claswp113_fromReg1 <= SE_i_reduction_claswp_80_claswp113_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_claswp_80_claswp113_consumed0 = (~ (SE_i_reduction_claswp_107_claswp132_backStall) & SE_i_reduction_claswp_80_claswp113_wireValid) | SE_i_reduction_claswp_80_claswp113_fromReg0;
    assign SE_i_reduction_claswp_80_claswp113_consumed1 = (~ (SE_i_reduction_claswp_83_claswp115_backStall) & SE_i_reduction_claswp_80_claswp113_wireValid) | SE_i_reduction_claswp_80_claswp113_fromReg1;
    // Consuming
    assign SE_i_reduction_claswp_80_claswp113_StallValid = SE_i_reduction_claswp_80_claswp113_backStall & SE_i_reduction_claswp_80_claswp113_wireValid;
    assign SE_i_reduction_claswp_80_claswp113_toReg0 = SE_i_reduction_claswp_80_claswp113_StallValid & SE_i_reduction_claswp_80_claswp113_consumed0;
    assign SE_i_reduction_claswp_80_claswp113_toReg1 = SE_i_reduction_claswp_80_claswp113_StallValid & SE_i_reduction_claswp_80_claswp113_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_claswp_80_claswp113_or0 = SE_i_reduction_claswp_80_claswp113_consumed0;
    assign SE_i_reduction_claswp_80_claswp113_wireStall = ~ (SE_i_reduction_claswp_80_claswp113_consumed1 & SE_i_reduction_claswp_80_claswp113_or0);
    assign SE_i_reduction_claswp_80_claswp113_backStall = SE_i_reduction_claswp_80_claswp113_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_claswp_80_claswp113_V0 = SE_i_reduction_claswp_80_claswp113_wireValid & ~ (SE_i_reduction_claswp_80_claswp113_fromReg0);
    assign SE_i_reduction_claswp_80_claswp113_V1 = SE_i_reduction_claswp_80_claswp113_wireValid & ~ (SE_i_reduction_claswp_80_claswp113_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_claswp_80_claswp113_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_V2;
    assign SE_i_reduction_claswp_80_claswp113_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_V3 & SE_i_reduction_claswp_80_claswp113_and0;

    // SE_i_reduction_claswp_83_claswp115(STALLENABLE,1112)
    // Valid signal propagation
    assign SE_i_reduction_claswp_83_claswp115_V0 = SE_i_reduction_claswp_83_claswp115_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_claswp_83_claswp115_backStall = SE_i_reduction_claswp_86_claswp118_backStall | ~ (SE_i_reduction_claswp_83_claswp115_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_claswp_83_claswp115_and0 = SE_i_reduction_claswp_45_claswp58_V2;
    assign SE_i_reduction_claswp_83_claswp115_and1 = SE_i_reduction_claswp_80_claswp113_V1 & SE_i_reduction_claswp_83_claswp115_and0;
    assign SE_i_reduction_claswp_83_claswp115_and2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_V1 & SE_i_reduction_claswp_83_claswp115_and1;
    assign SE_i_reduction_claswp_83_claswp115_wireValid = SE_i_reduction_claswp_63_claswp90_V1 & SE_i_reduction_claswp_83_claswp115_and2;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104(STALLENABLE,1024)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_wireValid = i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_out_valid_out;

    // SE_in_i_llvm_fpga_mem_lm3213_claswp55(STALLENABLE,937)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_mem_lm3213_claswp55_V0 = SE_in_i_llvm_fpga_mem_lm3213_claswp55_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_mem_lm3213_claswp55_backStall = i_llvm_fpga_mem_lm3213_claswp55_out_o_stall | ~ (SE_in_i_llvm_fpga_mem_lm3213_claswp55_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_mem_lm3213_claswp55_wireValid = SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_V;

    // i_llvm_fpga_mem_lm3213_claswp55(BLACKBOX,34)@64
    // in in_i_stall@20000000
    // out out_lm3213_claswp_avm_address@20000000
    // out out_lm3213_claswp_avm_burstcount@20000000
    // out out_lm3213_claswp_avm_byteenable@20000000
    // out out_lm3213_claswp_avm_enable@20000000
    // out out_lm3213_claswp_avm_read@20000000
    // out out_lm3213_claswp_avm_write@20000000
    // out out_lm3213_claswp_avm_writedata@20000000
    // out out_o_readdata@96
    // out out_o_stall@20000000
    // out out_o_valid@96
    claswp_i_llvm_fpga_mem_lm3213_0 thei_llvm_fpga_mem_lm3213_claswp55 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_D0),
        .in_i_dependence(SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_D1),
        .in_i_predicate(SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm3213_claswp55_backStall),
        .in_i_valid(SE_in_i_llvm_fpga_mem_lm3213_claswp55_V0),
        .in_lm3213_claswp_avm_readdata(in_lm3213_claswp_avm_readdata),
        .in_lm3213_claswp_avm_readdatavalid(in_lm3213_claswp_avm_readdatavalid),
        .in_lm3213_claswp_avm_waitrequest(in_lm3213_claswp_avm_waitrequest),
        .in_lm3213_claswp_avm_writeack(in_lm3213_claswp_avm_writeack),
        .out_lm3213_claswp_avm_address(i_llvm_fpga_mem_lm3213_claswp55_out_lm3213_claswp_avm_address),
        .out_lm3213_claswp_avm_burstcount(i_llvm_fpga_mem_lm3213_claswp55_out_lm3213_claswp_avm_burstcount),
        .out_lm3213_claswp_avm_byteenable(i_llvm_fpga_mem_lm3213_claswp55_out_lm3213_claswp_avm_byteenable),
        .out_lm3213_claswp_avm_enable(i_llvm_fpga_mem_lm3213_claswp55_out_lm3213_claswp_avm_enable),
        .out_lm3213_claswp_avm_read(i_llvm_fpga_mem_lm3213_claswp55_out_lm3213_claswp_avm_read),
        .out_lm3213_claswp_avm_write(i_llvm_fpga_mem_lm3213_claswp55_out_lm3213_claswp_avm_write),
        .out_lm3213_claswp_avm_writedata(i_llvm_fpga_mem_lm3213_claswp55_out_lm3213_claswp_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm3213_claswp55_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm3213_claswp55_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm3213_claswp55(BITJOIN,633)
    assign bubble_join_i_llvm_fpga_mem_lm3213_claswp55_q = i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm3213_claswp55(BITSELECT,634)
    assign bubble_select_i_llvm_fpga_mem_lm3213_claswp55_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm3213_claswp55_q[31:0]);

    // i_lm3213_toi1_intcast56_claswp56_sel_x(BITSELECT,376)@96
    assign i_lm3213_toi1_intcast56_claswp56_sel_x_b = bubble_select_i_llvm_fpga_mem_lm3213_claswp55_b[0:0];

    // SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo(STALLENABLE,1199)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_fromReg0 <= '0;
            SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_fromReg0 <= SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_toReg0;
            // Successor 1
            SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_fromReg1 <= SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_backStall) & SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_wireValid) | SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_fromReg0;
    assign SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_consumed1 = (~ (SE_out_redist33_i_masked_claswp139_q_63_fifo_backStall) & SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_wireValid) | SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_fromReg1;
    // Consuming
    assign SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_StallValid = SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_backStall & SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_wireValid;
    assign SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_toReg0 = SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_StallValid & SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_consumed0;
    assign SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_toReg1 = SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_StallValid & SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_or0 = SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_consumed0;
    assign SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_wireStall = ~ (SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_consumed1 & SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_or0);
    assign SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_backStall = SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_V0 = SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_wireValid & ~ (SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_fromReg0);
    assign SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_V1 = SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_wireValid & ~ (SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_wireValid = redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_valid_out;

    // redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo(STALLFIFO,557)
    assign redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm3213_claswp55_V2;
    assign redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_stall_in = SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_backStall;
    assign redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_data_in = i_lm3213_toi1_intcast56_claswp56_sel_x_b;
    assign redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_valid_in_bitsignaltemp = redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_valid_in[0];
    assign redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_stall_in_bitsignaltemp = redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_stall_in[0];
    assign redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_valid_out[0] = redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_valid_out_bitsignaltemp;
    assign redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_stall_out[0] = redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo (
        .valid_in(redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_valid_in_bitsignaltemp),
        .stall_in(redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_stall_in_bitsignaltemp),
        .data_in(i_lm3213_toi1_intcast56_claswp56_sel_x_b),
        .valid_out(redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_valid_out_bitsignaltemp),
        .stall_out(redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_stall_out_bitsignaltemp),
        .data_out(redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo(BITJOIN,778)
    assign bubble_join_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_q = redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_data_out;

    // bubble_select_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo(BITSELECT,779)
    assign bubble_select_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_b = $unsigned(bubble_join_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104(BLACKBOX,77)@158
    // in in_stall_in@20000000
    // out out_data_out@159
    // out out_feedback_out_20@20000000
    // out out_feedback_valid_out_20@20000000
    // out out_stall_out@20000000
    // out out_valid_out@159
    claswp_i_llvm_fpga_push_i1_memdep_phi55_push20_0 thei_llvm_fpga_push_i1_memdep_phi55_push20_claswp104 (
        .in_data_in(bubble_select_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_b),
        .in_feedback_stall_in_20(i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_out_feedback_stall_out_20),
        .in_keep_going(bubble_select_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_V0),
        .out_data_out(),
        .out_feedback_out_20(i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_out_feedback_out_20),
        .out_feedback_valid_out_20(i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_out_feedback_valid_out_20),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103(BLACKBOX,48)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_20@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    claswp_i_llvm_fpga_pop_i1_memdep_phi55_pop20_0 thei_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103 (
        .in_data_in(GND_q),
        .in_dir(redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_q),
        .in_feedback_in_20(i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_out_feedback_out_20),
        .in_feedback_valid_in_20(i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_out_feedback_valid_out_20),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_backStall),
        .in_valid_in(SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V3),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_out_data_out),
        .out_feedback_stall_out_20(i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_out_feedback_stall_out_20),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103(STALLENABLE,966)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_consumed0 = (~ (SE_i_reduction_claswp_105_claswp130_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_consumed1 = (~ (SE_i_reduction_claswp_83_claswp115_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_and0 = i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_out_valid_out;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_and1 = SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_V0 & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_and0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_V0 & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_and1;

    // SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo(STALLENABLE,1281)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_fromReg0 <= '0;
            SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_fromReg0 <= SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_toReg0;
            // Successor 1
            SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_fromReg1 <= SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_consumed0 = (~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_backStall) & SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_wireValid) | SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_fromReg0;
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_consumed1 = (~ (redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_stall_out) & SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_wireValid) | SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_fromReg1;
    // Consuming
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_StallValid = SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_backStall & SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_wireValid;
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_toReg0 = SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_StallValid & SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_consumed0;
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_toReg1 = SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_StallValid & SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_or0 = SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_consumed0;
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_wireStall = ~ (SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_consumed1 & SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_or0);
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_backStall = SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_V0 = SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_wireValid & ~ (SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_fromReg0);
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_V1 = SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_wireValid & ~ (SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_wireValid = redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105(STALLENABLE,968)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_backStall = redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_stall_out | ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_wireValid = i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_valid_out;

    // redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo(STALLFIFO,604)
    assign redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_V0;
    assign redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_stall_in = SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_backStall;
    assign redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_b;
    assign redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_valid_in_bitsignaltemp = redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_valid_in[0];
    assign redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_stall_in_bitsignaltemp = redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_stall_in[0];
    assign redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_valid_out[0] = redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_valid_out_bitsignaltemp;
    assign redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_stall_out[0] = redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo (
        .valid_in(redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_valid_in_bitsignaltemp),
        .stall_in(redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_b),
        .valid_out(redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_valid_out_bitsignaltemp),
        .stall_out(redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_stall_out_bitsignaltemp),
        .data_out(redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo(BITJOIN,883)
    assign bubble_join_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_q = redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_data_out;

    // bubble_select_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo(BITSELECT,884)
    assign bubble_select_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_b = $unsigned(bubble_join_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103(BITJOIN,678)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_q = i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103(BITSELECT,679)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_q[0:0]);

    // i_reduction_claswp_77_claswp107(LOGICAL,144)@64
    assign i_reduction_claswp_77_claswp107_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_b | bubble_select_redist51_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_62_fifo_b;

    // i_reduction_claswp_82_claswp114(LOGICAL,147)@64
    assign i_reduction_claswp_82_claswp114_q = i_reduction_claswp_77_claswp107_q | i_reduction_claswp_78_claswp112_q;

    // i_reduction_claswp_106_claswp131(LOGICAL,116)@64
    assign i_reduction_claswp_106_claswp131_q = i_reduction_claswp_82_claswp114_q | i_reduction_claswp_105_claswp130_q;

    // i_reduction_claswp_108_claswp133(LOGICAL,118)@64 + 1
    assign i_reduction_claswp_108_claswp133_qi = i_reduction_claswp_106_claswp131_q | i_reduction_claswp_107_claswp132_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_claswp_108_claswp133_delay ( .xin(i_reduction_claswp_108_claswp133_qi), .xout(i_reduction_claswp_108_claswp133_q), .ena(SE_i_reduction_claswp_108_claswp133_backEN[0]), .clk(clock), .aclr(resetn) );

    // SE_i_reduction_claswp_108_claswp133(STALLENABLE,1082)
    // Valid signal propagation
    assign SE_i_reduction_claswp_108_claswp133_V0 = SE_i_reduction_claswp_108_claswp133_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_claswp_108_claswp133_s_tv_0 = redist26_i_reduction_claswp_108_claswp133_q_63_fifo_stall_out & SE_i_reduction_claswp_108_claswp133_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_claswp_108_claswp133_backEN = ~ (SE_i_reduction_claswp_108_claswp133_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_claswp_108_claswp133_and0 = SE_i_reduction_claswp_105_claswp130_V0 & SE_i_reduction_claswp_108_claswp133_backEN;
    assign SE_i_reduction_claswp_108_claswp133_v_s_0 = SE_i_reduction_claswp_107_claswp132_V0 & SE_i_reduction_claswp_108_claswp133_and0;
    // Backward Stall generation
    assign SE_i_reduction_claswp_108_claswp133_backStall = ~ (SE_i_reduction_claswp_108_claswp133_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_claswp_108_claswp133_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_claswp_108_claswp133_backEN == 1'b0)
            begin
                SE_i_reduction_claswp_108_claswp133_R_v_0 <= SE_i_reduction_claswp_108_claswp133_R_v_0 & SE_i_reduction_claswp_108_claswp133_s_tv_0;
            end
            else
            begin
                SE_i_reduction_claswp_108_claswp133_R_v_0 <= SE_i_reduction_claswp_108_claswp133_v_s_0;
            end

        end
    end

    // redist26_i_reduction_claswp_108_claswp133_q_63_fifo(STALLFIFO,576)
    assign redist26_i_reduction_claswp_108_claswp133_q_63_fifo_valid_in = SE_i_reduction_claswp_108_claswp133_V0;
    assign redist26_i_reduction_claswp_108_claswp133_q_63_fifo_stall_in = SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_backStall;
    assign redist26_i_reduction_claswp_108_claswp133_q_63_fifo_data_in = i_reduction_claswp_108_claswp133_q;
    assign redist26_i_reduction_claswp_108_claswp133_q_63_fifo_valid_in_bitsignaltemp = redist26_i_reduction_claswp_108_claswp133_q_63_fifo_valid_in[0];
    assign redist26_i_reduction_claswp_108_claswp133_q_63_fifo_stall_in_bitsignaltemp = redist26_i_reduction_claswp_108_claswp133_q_63_fifo_stall_in[0];
    assign redist26_i_reduction_claswp_108_claswp133_q_63_fifo_valid_out[0] = redist26_i_reduction_claswp_108_claswp133_q_63_fifo_valid_out_bitsignaltemp;
    assign redist26_i_reduction_claswp_108_claswp133_q_63_fifo_stall_out[0] = redist26_i_reduction_claswp_108_claswp133_q_63_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist26_i_reduction_claswp_108_claswp133_q_63_fifo (
        .valid_in(redist26_i_reduction_claswp_108_claswp133_q_63_fifo_valid_in_bitsignaltemp),
        .stall_in(redist26_i_reduction_claswp_108_claswp133_q_63_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_claswp_108_claswp133_q),
        .valid_out(redist26_i_reduction_claswp_108_claswp133_q_63_fifo_valid_out_bitsignaltemp),
        .stall_out(redist26_i_reduction_claswp_108_claswp133_q_63_fifo_stall_out_bitsignaltemp),
        .data_out(redist26_i_reduction_claswp_108_claswp133_q_63_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo(STALLENABLE,1299)
    // Valid signal propagation
    assign SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_V0 = SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_backStall = i_llvm_fpga_mem_memdep_119_claswp135_out_o_stall | ~ (SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_and0 = redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_valid_out;
    assign SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_and1 = redist26_i_reduction_claswp_108_claswp133_q_63_fifo_valid_out & SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_and0;
    assign SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_and2 = redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_valid_out & SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_and1;
    assign SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_and3 = SE_out_i_llvm_fpga_mem_memdep_87_claswp120_V0 & SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_and2;
    assign SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_wireValid = SE_out_redist30_i_or_claswp33_q_63_fifo_V1 & SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_and3;

    // redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo(STALLFIFO,613)
    assign redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm3414_claswp66_V2;
    assign redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_stall_in = SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_backStall;
    assign redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_data_in = bubble_select_i_llvm_fpga_mem_lm3414_claswp66_b;
    assign redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_valid_in_bitsignaltemp = redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_valid_in[0];
    assign redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_stall_in_bitsignaltemp = redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_stall_in[0];
    assign redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_valid_out[0] = redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_valid_out_bitsignaltemp;
    assign redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_stall_out[0] = redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo (
        .valid_in(redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_mem_lm3414_claswp66_b),
        .valid_out(redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_mem_lm3414_claswp66(STALLENABLE,939)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_mem_lm3414_claswp66_V0 = SE_in_i_llvm_fpga_mem_lm3414_claswp66_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_mem_lm3414_claswp66_backStall = i_llvm_fpga_mem_lm3414_claswp66_out_o_stall | ~ (SE_in_i_llvm_fpga_mem_lm3414_claswp66_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_mem_lm3414_claswp66_wireValid = SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_V;

    // i_llvm_fpga_mem_lm3414_claswp66(BLACKBOX,35)@64
    // in in_i_stall@20000000
    // out out_lm3414_claswp_avm_address@20000000
    // out out_lm3414_claswp_avm_burstcount@20000000
    // out out_lm3414_claswp_avm_byteenable@20000000
    // out out_lm3414_claswp_avm_enable@20000000
    // out out_lm3414_claswp_avm_read@20000000
    // out out_lm3414_claswp_avm_write@20000000
    // out out_lm3414_claswp_avm_writedata@20000000
    // out out_o_readdata@96
    // out out_o_stall@20000000
    // out out_o_valid@96
    claswp_i_llvm_fpga_mem_lm3414_0 thei_llvm_fpga_mem_lm3414_claswp66 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_D0),
        .in_i_dependence(SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_D1),
        .in_i_predicate(SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm3414_claswp66_backStall),
        .in_i_valid(SE_in_i_llvm_fpga_mem_lm3414_claswp66_V0),
        .in_lm3414_claswp_avm_readdata(in_lm3414_claswp_avm_readdata),
        .in_lm3414_claswp_avm_readdatavalid(in_lm3414_claswp_avm_readdatavalid),
        .in_lm3414_claswp_avm_waitrequest(in_lm3414_claswp_avm_waitrequest),
        .in_lm3414_claswp_avm_writeack(in_lm3414_claswp_avm_writeack),
        .out_lm3414_claswp_avm_address(i_llvm_fpga_mem_lm3414_claswp66_out_lm3414_claswp_avm_address),
        .out_lm3414_claswp_avm_burstcount(i_llvm_fpga_mem_lm3414_claswp66_out_lm3414_claswp_avm_burstcount),
        .out_lm3414_claswp_avm_byteenable(i_llvm_fpga_mem_lm3414_claswp66_out_lm3414_claswp_avm_byteenable),
        .out_lm3414_claswp_avm_enable(i_llvm_fpga_mem_lm3414_claswp66_out_lm3414_claswp_avm_enable),
        .out_lm3414_claswp_avm_read(i_llvm_fpga_mem_lm3414_claswp66_out_lm3414_claswp_avm_read),
        .out_lm3414_claswp_avm_write(i_llvm_fpga_mem_lm3414_claswp66_out_lm3414_claswp_avm_write),
        .out_lm3414_claswp_avm_writedata(i_llvm_fpga_mem_lm3414_claswp66_out_lm3414_claswp_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm3414_claswp66_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm3414_claswp66_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_lm3414_claswp66(STALLENABLE,940)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm3414_claswp66_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm3414_claswp66_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_lm3414_claswp66_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm3414_claswp66_fromReg0 <= SE_out_i_llvm_fpga_mem_lm3414_claswp66_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm3414_claswp66_fromReg1 <= SE_out_i_llvm_fpga_mem_lm3414_claswp66_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_lm3414_claswp66_fromReg2 <= SE_out_i_llvm_fpga_mem_lm3414_claswp66_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm3414_claswp66_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_backStall) & SE_out_i_llvm_fpga_mem_lm3414_claswp66_wireValid) | SE_out_i_llvm_fpga_mem_lm3414_claswp66_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm3414_claswp66_consumed1 = (~ (SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_backStall) & SE_out_i_llvm_fpga_mem_lm3414_claswp66_wireValid) | SE_out_i_llvm_fpga_mem_lm3414_claswp66_fromReg1;
    assign SE_out_i_llvm_fpga_mem_lm3414_claswp66_consumed2 = (~ (redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm3414_claswp66_wireValid) | SE_out_i_llvm_fpga_mem_lm3414_claswp66_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm3414_claswp66_StallValid = SE_out_i_llvm_fpga_mem_lm3414_claswp66_backStall & SE_out_i_llvm_fpga_mem_lm3414_claswp66_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm3414_claswp66_toReg0 = SE_out_i_llvm_fpga_mem_lm3414_claswp66_StallValid & SE_out_i_llvm_fpga_mem_lm3414_claswp66_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm3414_claswp66_toReg1 = SE_out_i_llvm_fpga_mem_lm3414_claswp66_StallValid & SE_out_i_llvm_fpga_mem_lm3414_claswp66_consumed1;
    assign SE_out_i_llvm_fpga_mem_lm3414_claswp66_toReg2 = SE_out_i_llvm_fpga_mem_lm3414_claswp66_StallValid & SE_out_i_llvm_fpga_mem_lm3414_claswp66_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm3414_claswp66_or0 = SE_out_i_llvm_fpga_mem_lm3414_claswp66_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm3414_claswp66_or1 = SE_out_i_llvm_fpga_mem_lm3414_claswp66_consumed1 & SE_out_i_llvm_fpga_mem_lm3414_claswp66_or0;
    assign SE_out_i_llvm_fpga_mem_lm3414_claswp66_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm3414_claswp66_consumed2 & SE_out_i_llvm_fpga_mem_lm3414_claswp66_or1);
    assign SE_out_i_llvm_fpga_mem_lm3414_claswp66_backStall = SE_out_i_llvm_fpga_mem_lm3414_claswp66_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm3414_claswp66_V0 = SE_out_i_llvm_fpga_mem_lm3414_claswp66_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm3414_claswp66_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm3414_claswp66_V1 = SE_out_i_llvm_fpga_mem_lm3414_claswp66_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm3414_claswp66_fromReg1);
    assign SE_out_i_llvm_fpga_mem_lm3414_claswp66_V2 = SE_out_i_llvm_fpga_mem_lm3414_claswp66_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm3414_claswp66_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm3414_claswp66_wireValid = i_llvm_fpga_mem_lm3414_claswp66_out_o_valid;

    // SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78(STALLENABLE,1027)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_backStall = i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_and0 = SE_out_i_llvm_fpga_mem_lm3414_claswp66_V0;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V5 & SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78(STALLENABLE,1028)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_wireValid = i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_out_valid_out;

    // i_lm3414_toi1_intcast62_claswp67_sel_x(BITSELECT,377)@96
    assign i_lm3414_toi1_intcast62_claswp67_sel_x_b = bubble_select_i_llvm_fpga_mem_lm3414_claswp66_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78(BLACKBOX,79)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_21@20000000
    // out out_feedback_valid_out_21@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    claswp_i_llvm_fpga_push_i1_memdep_phi59_push21_0 thei_llvm_fpga_push_i1_memdep_phi59_push21_claswp78 (
        .in_data_in(i_lm3414_toi1_intcast62_claswp67_sel_x_b),
        .in_feedback_stall_in_21(i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_out_feedback_stall_out_21),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_claswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_V0),
        .out_data_out(),
        .out_feedback_out_21(i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_out_feedback_out_21),
        .out_feedback_valid_out_21(i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_out_feedback_valid_out_21),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77(BLACKBOX,50)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_21@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    claswp_i_llvm_fpga_pop_i1_memdep_phi59_pop21_0 thei_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77 (
        .in_data_in(GND_q),
        .in_dir(redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_q),
        .in_feedback_in_21(i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_out_feedback_out_21),
        .in_feedback_valid_in_21(i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_out_feedback_valid_out_21),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_backStall),
        .in_valid_in(SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V4),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_out_data_out),
        .out_feedback_stall_out_21(i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_out_feedback_stall_out_21),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77(BITJOIN,684)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_q = i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77(BITSELECT,685)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_q[0:0]);

    // i_reduction_claswp_59_claswp81(LOGICAL,133)@64
    assign i_reduction_claswp_59_claswp81_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_b;

    // i_reduction_claswp_93_claswp122(LOGICAL,153)@64
    assign i_reduction_claswp_93_claswp122_q = i_reduction_claswp_59_claswp81_q | i_reduction_claswp_78_claswp112_q;

    // i_reduction_claswp_95_claswp124(LOGICAL,155)@64
    assign i_reduction_claswp_95_claswp124_q = i_reduction_claswp_93_claswp122_q | i_reduction_claswp_94_claswp123_q;

    // i_reduction_claswp_97_claswp126(LOGICAL,157)@64 + 1
    assign i_reduction_claswp_97_claswp126_qi = i_reduction_claswp_95_claswp124_q | i_reduction_claswp_96_claswp125_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_claswp_97_claswp126_delay ( .xin(i_reduction_claswp_97_claswp126_qi), .xout(i_reduction_claswp_97_claswp126_q), .ena(SE_i_reduction_claswp_97_claswp126_backEN[0]), .clk(clock), .aclr(resetn) );

    // bubble_join_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo(BITJOIN,913)
    assign bubble_join_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_q = redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_data_out;

    // bubble_select_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo(BITSELECT,914)
    assign bubble_select_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_b = $unsigned(bubble_join_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_q[31:0]);

    // SE_out_i_llvm_fpga_mem_memdep_102_claswp128(STALLENABLE,946)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_102_claswp128_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_102_claswp128_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_102_claswp128_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_102_claswp128_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_102_claswp128_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_102_claswp128_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_102_claswp128_consumed0 = (~ (SE_out_redist33_i_masked_claswp139_q_63_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_102_claswp128_wireValid) | SE_out_i_llvm_fpga_mem_memdep_102_claswp128_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_102_claswp128_consumed1 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_backStall) & SE_out_i_llvm_fpga_mem_memdep_102_claswp128_wireValid) | SE_out_i_llvm_fpga_mem_memdep_102_claswp128_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_102_claswp128_StallValid = SE_out_i_llvm_fpga_mem_memdep_102_claswp128_backStall & SE_out_i_llvm_fpga_mem_memdep_102_claswp128_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_102_claswp128_toReg0 = SE_out_i_llvm_fpga_mem_memdep_102_claswp128_StallValid & SE_out_i_llvm_fpga_mem_memdep_102_claswp128_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_102_claswp128_toReg1 = SE_out_i_llvm_fpga_mem_memdep_102_claswp128_StallValid & SE_out_i_llvm_fpga_mem_memdep_102_claswp128_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_102_claswp128_or0 = SE_out_i_llvm_fpga_mem_memdep_102_claswp128_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_102_claswp128_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_102_claswp128_consumed1 & SE_out_i_llvm_fpga_mem_memdep_102_claswp128_or0);
    assign SE_out_i_llvm_fpga_mem_memdep_102_claswp128_backStall = SE_out_i_llvm_fpga_mem_memdep_102_claswp128_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_102_claswp128_V0 = SE_out_i_llvm_fpga_mem_memdep_102_claswp128_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_102_claswp128_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_102_claswp128_V1 = SE_out_i_llvm_fpga_mem_memdep_102_claswp128_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_102_claswp128_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_102_claswp128_wireValid = i_llvm_fpga_mem_memdep_102_claswp128_out_o_valid;

    // bubble_join_redist23_i_reduction_claswp_97_claswp126_q_63_fifo(BITJOIN,802)
    assign bubble_join_redist23_i_reduction_claswp_97_claswp126_q_63_fifo_q = redist23_i_reduction_claswp_97_claswp126_q_63_fifo_data_out;

    // bubble_select_redist23_i_reduction_claswp_97_claswp126_q_63_fifo(BITSELECT,803)
    assign bubble_select_redist23_i_reduction_claswp_97_claswp126_q_63_fifo_b = $unsigned(bubble_join_redist23_i_reduction_claswp_97_claswp126_q_63_fifo_q[0:0]);

    // bubble_join_i_llvm_fpga_mem_memdep_71_claswp97(BITJOIN,653)
    assign bubble_join_i_llvm_fpga_mem_memdep_71_claswp97_q = i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_71_claswp97(BITSELECT,654)
    assign bubble_select_i_llvm_fpga_mem_memdep_71_claswp97_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_71_claswp97_q[0:0]);

    // i_reduction_claswp_98_claswp127(LOGICAL,158)@127
    assign i_reduction_claswp_98_claswp127_q = bubble_select_i_llvm_fpga_mem_memdep_71_claswp97_b | bubble_select_redist23_i_reduction_claswp_97_claswp126_q_63_fifo_b;

    // bubble_join_redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo(BITJOIN,772)
    assign bubble_join_redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_q = redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_data_out;

    // bubble_select_redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo(BITSELECT,773)
    assign bubble_select_redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_b = $unsigned(bubble_join_redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_q[63:0]);

    // i_llvm_fpga_mem_memdep_102_claswp128(BLACKBOX,38)@127
    // in in_i_stall@20000000
    // out out_lsu_memdep_102_o_active@20000000
    // out out_memdep_102_claswp_avm_address@20000000
    // out out_memdep_102_claswp_avm_burstcount@20000000
    // out out_memdep_102_claswp_avm_byteenable@20000000
    // out out_memdep_102_claswp_avm_enable@20000000
    // out out_memdep_102_claswp_avm_read@20000000
    // out out_memdep_102_claswp_avm_write@20000000
    // out out_memdep_102_claswp_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@158
    // out out_o_writeack@158
    claswp_i_llvm_fpga_mem_memdep_102_0 thei_llvm_fpga_mem_memdep_102_claswp128 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_b),
        .in_i_dependence(i_reduction_claswp_98_claswp127_q),
        .in_i_predicate(bubble_select_redist30_i_or_claswp33_q_63_fifo_b),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_102_claswp128_backStall),
        .in_i_valid(SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_V0),
        .in_i_writedata(bubble_select_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_b),
        .in_memdep_102_claswp_avm_readdata(in_memdep_102_claswp_avm_readdata),
        .in_memdep_102_claswp_avm_readdatavalid(in_memdep_102_claswp_avm_readdatavalid),
        .in_memdep_102_claswp_avm_waitrequest(in_memdep_102_claswp_avm_waitrequest),
        .in_memdep_102_claswp_avm_writeack(in_memdep_102_claswp_avm_writeack),
        .out_lsu_memdep_102_o_active(i_llvm_fpga_mem_memdep_102_claswp128_out_lsu_memdep_102_o_active),
        .out_memdep_102_claswp_avm_address(i_llvm_fpga_mem_memdep_102_claswp128_out_memdep_102_claswp_avm_address),
        .out_memdep_102_claswp_avm_burstcount(i_llvm_fpga_mem_memdep_102_claswp128_out_memdep_102_claswp_avm_burstcount),
        .out_memdep_102_claswp_avm_byteenable(i_llvm_fpga_mem_memdep_102_claswp128_out_memdep_102_claswp_avm_byteenable),
        .out_memdep_102_claswp_avm_enable(i_llvm_fpga_mem_memdep_102_claswp128_out_memdep_102_claswp_avm_enable),
        .out_memdep_102_claswp_avm_read(i_llvm_fpga_mem_memdep_102_claswp128_out_memdep_102_claswp_avm_read),
        .out_memdep_102_claswp_avm_write(i_llvm_fpga_mem_memdep_102_claswp128_out_memdep_102_claswp_avm_write),
        .out_memdep_102_claswp_avm_writedata(i_llvm_fpga_mem_memdep_102_claswp128_out_memdep_102_claswp_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_102_claswp128_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_102_claswp128_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_102_claswp128_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo(STALLFIFO,555)
    assign redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_V3;
    assign redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_stall_in = SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_backStall;
    assign redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_data_in = i_r92_claswp0_trunc_sel_x_b;
    assign redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_valid_in_bitsignaltemp = redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_valid_in[0];
    assign redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_stall_in_bitsignaltemp = redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_stall_in[0];
    assign redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_valid_out[0] = redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_valid_out_bitsignaltemp;
    assign redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_stall_out[0] = redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(64),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist0_i_r92_claswp0_trunc_sel_x_b_63_fifo (
        .valid_in(redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_valid_in_bitsignaltemp),
        .stall_in(redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_stall_in_bitsignaltemp),
        .data_in(i_r92_claswp0_trunc_sel_x_b),
        .valid_out(redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_valid_out_bitsignaltemp),
        .stall_out(redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_stall_out_bitsignaltemp),
        .data_out(redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo(STALLFIFO,614)
    assign redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm3213_claswp55_V1;
    assign redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_stall_in = SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_backStall;
    assign redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_data_in = bubble_select_i_llvm_fpga_mem_lm3213_claswp55_b;
    assign redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_valid_in_bitsignaltemp = redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_valid_in[0];
    assign redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_stall_in_bitsignaltemp = redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_stall_in[0];
    assign redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_valid_out[0] = redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_valid_out_bitsignaltemp;
    assign redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_stall_out[0] = redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo (
        .valid_in(redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_mem_lm3213_claswp55_b),
        .valid_out(redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo(STALLENABLE,1301)
    // Valid signal propagation
    assign SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_V0 = SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_backStall = i_llvm_fpga_mem_memdep_102_claswp128_out_o_stall | ~ (SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_and0 = redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_valid_out;
    assign SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_and1 = redist23_i_reduction_claswp_97_claswp126_q_63_fifo_valid_out & SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_and0;
    assign SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_and2 = redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_valid_out & SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_and1;
    assign SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_and3 = SE_out_i_llvm_fpga_mem_memdep_71_claswp97_V0 & SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_and2;
    assign SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_wireValid = SE_out_redist30_i_or_claswp33_q_63_fifo_V0 & SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_and3;

    // redist23_i_reduction_claswp_97_claswp126_q_63_fifo(STALLFIFO,573)
    assign redist23_i_reduction_claswp_97_claswp126_q_63_fifo_valid_in = SE_i_reduction_claswp_97_claswp126_V0;
    assign redist23_i_reduction_claswp_97_claswp126_q_63_fifo_stall_in = SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_backStall;
    assign redist23_i_reduction_claswp_97_claswp126_q_63_fifo_data_in = i_reduction_claswp_97_claswp126_q;
    assign redist23_i_reduction_claswp_97_claswp126_q_63_fifo_valid_in_bitsignaltemp = redist23_i_reduction_claswp_97_claswp126_q_63_fifo_valid_in[0];
    assign redist23_i_reduction_claswp_97_claswp126_q_63_fifo_stall_in_bitsignaltemp = redist23_i_reduction_claswp_97_claswp126_q_63_fifo_stall_in[0];
    assign redist23_i_reduction_claswp_97_claswp126_q_63_fifo_valid_out[0] = redist23_i_reduction_claswp_97_claswp126_q_63_fifo_valid_out_bitsignaltemp;
    assign redist23_i_reduction_claswp_97_claswp126_q_63_fifo_stall_out[0] = redist23_i_reduction_claswp_97_claswp126_q_63_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist23_i_reduction_claswp_97_claswp126_q_63_fifo (
        .valid_in(redist23_i_reduction_claswp_97_claswp126_q_63_fifo_valid_in_bitsignaltemp),
        .stall_in(redist23_i_reduction_claswp_97_claswp126_q_63_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_claswp_97_claswp126_q),
        .valid_out(redist23_i_reduction_claswp_97_claswp126_q_63_fifo_valid_out_bitsignaltemp),
        .stall_out(redist23_i_reduction_claswp_97_claswp126_q_63_fifo_stall_out_bitsignaltemp),
        .data_out(redist23_i_reduction_claswp_97_claswp126_q_63_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_claswp_96_claswp125(STALLENABLE,1120)
    // Valid signal propagation
    assign SE_i_reduction_claswp_96_claswp125_V0 = SE_i_reduction_claswp_96_claswp125_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_claswp_96_claswp125_backStall = SE_i_reduction_claswp_97_claswp126_backStall | ~ (SE_i_reduction_claswp_96_claswp125_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_claswp_96_claswp125_and0 = SE_i_reduction_claswp_40_claswp48_V1;
    assign SE_i_reduction_claswp_96_claswp125_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_V2 & SE_i_reduction_claswp_96_claswp125_and0;

    // SE_i_reduction_claswp_97_claswp126(STALLENABLE,1121)
    // Valid signal propagation
    assign SE_i_reduction_claswp_97_claswp126_V0 = SE_i_reduction_claswp_97_claswp126_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_claswp_97_claswp126_s_tv_0 = redist23_i_reduction_claswp_97_claswp126_q_63_fifo_stall_out & SE_i_reduction_claswp_97_claswp126_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_claswp_97_claswp126_backEN = ~ (SE_i_reduction_claswp_97_claswp126_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_claswp_97_claswp126_and0 = SE_i_reduction_claswp_94_claswp123_V0 & SE_i_reduction_claswp_97_claswp126_backEN;
    assign SE_i_reduction_claswp_97_claswp126_v_s_0 = SE_i_reduction_claswp_96_claswp125_V0 & SE_i_reduction_claswp_97_claswp126_and0;
    // Backward Stall generation
    assign SE_i_reduction_claswp_97_claswp126_backStall = ~ (SE_i_reduction_claswp_97_claswp126_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_claswp_97_claswp126_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_claswp_97_claswp126_backEN == 1'b0)
            begin
                SE_i_reduction_claswp_97_claswp126_R_v_0 <= SE_i_reduction_claswp_97_claswp126_R_v_0 & SE_i_reduction_claswp_97_claswp126_s_tv_0;
            end
            else
            begin
                SE_i_reduction_claswp_97_claswp126_R_v_0 <= SE_i_reduction_claswp_97_claswp126_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_claswp111(STALLENABLE,1034)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_claswp111_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_claswp111_wireValid = i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_claswp111_out_valid_out;

    // bubble_join_redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo(BITJOIN,877)
    assign bubble_join_redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_q = redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_data_out;

    // bubble_select_redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo(BITSELECT,878)
    assign bubble_select_redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_b = $unsigned(bubble_join_redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_claswp111(BLACKBOX,82)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_44@20000000
    // out out_feedback_valid_out_44@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    claswp_i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_0 thei_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_claswp111 (
        .in_data_in(bubble_select_redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_b),
        .in_feedback_stall_in_44(i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_feedback_stall_out_44),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_claswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_claswp111_backStall),
        .in_valid_in(SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_V0),
        .out_data_out(),
        .out_feedback_out_44(i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_claswp111_out_feedback_out_44),
        .out_feedback_valid_out_44(i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_claswp111_out_feedback_valid_out_44),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_claswp111_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_claswp111_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo(STALLENABLE,1277)
    // Valid signal propagation
    assign SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_V0 = SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_claswp111_out_stall_out | ~ (SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_and0 = redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_valid_out;
    assign SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V8 & SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_and0;

    // redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo(STALLFIFO,602)
    assign redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_V1;
    assign redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_stall_in = SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_backStall;
    assign redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_b;
    assign redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_valid_in_bitsignaltemp = redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_valid_in[0];
    assign redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_stall_in_bitsignaltemp = redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_stall_in[0];
    assign redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_valid_out[0] = redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_valid_out_bitsignaltemp;
    assign redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_stall_out[0] = redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo (
        .valid_in(redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_b),
        .valid_out(redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110(STALLENABLE,976)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_consumed0 = (~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_consumed1 = (~ (redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_wireValid = i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108(STALLENABLE,974)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_consumed0 = (~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_consumed1 = (~ (SE_i_reduction_claswp_94_claswp123_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_and0 = i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_out_valid_out;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_V0 & SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_claswp80(STALLENABLE,1030)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_claswp80_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_claswp80_wireValid = i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_claswp80_out_valid_out;

    // bubble_join_redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo(BITJOIN,880)
    assign bubble_join_redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_q = redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_data_out;

    // bubble_select_redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo(BITSELECT,881)
    assign bubble_select_redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_b = $unsigned(bubble_join_redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_claswp80(BLACKBOX,80)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_43@20000000
    // out out_feedback_valid_out_43@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    claswp_i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_0 thei_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_claswp80 (
        .in_data_in(bubble_select_redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_b),
        .in_feedback_stall_in_43(i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_feedback_stall_out_43),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_claswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_claswp80_backStall),
        .in_valid_in(SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_V0),
        .out_data_out(),
        .out_feedback_out_43(i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_claswp80_out_feedback_out_43),
        .out_feedback_valid_out_43(i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_claswp80_out_feedback_valid_out_43),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_claswp80_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_claswp80_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo(STALLENABLE,1279)
    // Valid signal propagation
    assign SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_V0 = SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_claswp80_out_stall_out | ~ (SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_and0 = redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_valid_out;
    assign SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V6 & SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_and0;

    // redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo(STALLFIFO,603)
    assign redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_V1;
    assign redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_stall_in = SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_backStall;
    assign redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_b;
    assign redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_valid_in_bitsignaltemp = redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_valid_in[0];
    assign redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_stall_in_bitsignaltemp = redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_stall_in[0];
    assign redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_valid_out[0] = redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_valid_out_bitsignaltemp;
    assign redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_stall_out[0] = redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo (
        .valid_in(redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_b),
        .valid_out(redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79(STALLENABLE,972)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_consumed0 = (~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_consumed1 = (~ (redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_wireValid = i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77(STALLENABLE,970)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_consumed0 = (~ (SE_i_reduction_claswp_62_claswp87_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_consumed1 = (~ (SE_i_reduction_claswp_94_claswp123_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_and0 = i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_out_valid_out;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_V0 & SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_and0;

    // SE_i_reduction_claswp_61_claswp86(STALLENABLE,1099)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_claswp_61_claswp86_fromReg0 <= '0;
            SE_i_reduction_claswp_61_claswp86_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_claswp_61_claswp86_fromReg0 <= SE_i_reduction_claswp_61_claswp86_toReg0;
            // Successor 1
            SE_i_reduction_claswp_61_claswp86_fromReg1 <= SE_i_reduction_claswp_61_claswp86_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_claswp_61_claswp86_consumed0 = (~ (SE_i_reduction_claswp_62_claswp87_backStall) & SE_i_reduction_claswp_61_claswp86_wireValid) | SE_i_reduction_claswp_61_claswp86_fromReg0;
    assign SE_i_reduction_claswp_61_claswp86_consumed1 = (~ (SE_i_reduction_claswp_94_claswp123_backStall) & SE_i_reduction_claswp_61_claswp86_wireValid) | SE_i_reduction_claswp_61_claswp86_fromReg1;
    // Consuming
    assign SE_i_reduction_claswp_61_claswp86_StallValid = SE_i_reduction_claswp_61_claswp86_backStall & SE_i_reduction_claswp_61_claswp86_wireValid;
    assign SE_i_reduction_claswp_61_claswp86_toReg0 = SE_i_reduction_claswp_61_claswp86_StallValid & SE_i_reduction_claswp_61_claswp86_consumed0;
    assign SE_i_reduction_claswp_61_claswp86_toReg1 = SE_i_reduction_claswp_61_claswp86_StallValid & SE_i_reduction_claswp_61_claswp86_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_claswp_61_claswp86_or0 = SE_i_reduction_claswp_61_claswp86_consumed0;
    assign SE_i_reduction_claswp_61_claswp86_wireStall = ~ (SE_i_reduction_claswp_61_claswp86_consumed1 & SE_i_reduction_claswp_61_claswp86_or0);
    assign SE_i_reduction_claswp_61_claswp86_backStall = SE_i_reduction_claswp_61_claswp86_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_claswp_61_claswp86_V0 = SE_i_reduction_claswp_61_claswp86_wireValid & ~ (SE_i_reduction_claswp_61_claswp86_fromReg0);
    assign SE_i_reduction_claswp_61_claswp86_V1 = SE_i_reduction_claswp_61_claswp86_wireValid & ~ (SE_i_reduction_claswp_61_claswp86_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_claswp_61_claswp86_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_V2;
    assign SE_i_reduction_claswp_61_claswp86_wireValid = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_V2 & SE_i_reduction_claswp_61_claswp86_and0;

    // SE_i_reduction_claswp_94_claswp123(STALLENABLE,1118)
    // Valid signal propagation
    assign SE_i_reduction_claswp_94_claswp123_V0 = SE_i_reduction_claswp_94_claswp123_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_claswp_94_claswp123_backStall = SE_i_reduction_claswp_97_claswp126_backStall | ~ (SE_i_reduction_claswp_94_claswp123_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_claswp_94_claswp123_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_V2;
    assign SE_i_reduction_claswp_94_claswp123_and1 = SE_i_reduction_claswp_61_claswp86_V1 & SE_i_reduction_claswp_94_claswp123_and0;
    assign SE_i_reduction_claswp_94_claswp123_and2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_V1 & SE_i_reduction_claswp_94_claswp123_and1;
    assign SE_i_reduction_claswp_94_claswp123_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_V1 & SE_i_reduction_claswp_94_claswp123_and2;

    // SE_i_reduction_claswp_68_claswp95(STALLENABLE,1106)
    // Valid signal propagation
    assign SE_i_reduction_claswp_68_claswp95_V0 = SE_i_reduction_claswp_68_claswp95_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_claswp_68_claswp95_s_tv_0 = redist25_i_reduction_claswp_68_claswp95_q_32_fifo_stall_out & SE_i_reduction_claswp_68_claswp95_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_claswp_68_claswp95_backEN = ~ (SE_i_reduction_claswp_68_claswp95_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_claswp_68_claswp95_and0 = SE_i_reduction_claswp_62_claswp87_V0 & SE_i_reduction_claswp_68_claswp95_backEN;
    assign SE_i_reduction_claswp_68_claswp95_v_s_0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_V2 & SE_i_reduction_claswp_68_claswp95_and0;
    // Backward Stall generation
    assign SE_i_reduction_claswp_68_claswp95_backStall = ~ (SE_i_reduction_claswp_68_claswp95_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_claswp_68_claswp95_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_claswp_68_claswp95_backEN == 1'b0)
            begin
                SE_i_reduction_claswp_68_claswp95_R_v_0 <= SE_i_reduction_claswp_68_claswp95_R_v_0 & SE_i_reduction_claswp_68_claswp95_s_tv_0;
            end
            else
            begin
                SE_i_reduction_claswp_68_claswp95_R_v_0 <= SE_i_reduction_claswp_68_claswp95_v_s_0;
            end

        end
    end

    // SE_i_reduction_claswp_62_claswp87(STALLENABLE,1100)
    // Valid signal propagation
    assign SE_i_reduction_claswp_62_claswp87_V0 = SE_i_reduction_claswp_62_claswp87_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_claswp_62_claswp87_backStall = SE_i_reduction_claswp_68_claswp95_backStall | ~ (SE_i_reduction_claswp_62_claswp87_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_claswp_62_claswp87_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_V1;
    assign SE_i_reduction_claswp_62_claswp87_and1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_V2 & SE_i_reduction_claswp_62_claswp87_and0;
    assign SE_i_reduction_claswp_62_claswp87_and2 = SE_i_reduction_claswp_61_claswp86_V0 & SE_i_reduction_claswp_62_claswp87_and1;
    assign SE_i_reduction_claswp_62_claswp87_and3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_V0 & SE_i_reduction_claswp_62_claswp87_and2;
    assign SE_i_reduction_claswp_62_claswp87_and4 = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_V1 & SE_i_reduction_claswp_62_claswp87_and3;
    assign SE_i_reduction_claswp_62_claswp87_wireValid = SE_i_reduction_claswp_63_claswp90_V0 & SE_i_reduction_claswp_62_claswp87_and4;

    // SE_i_reduction_claswp_105_claswp130(STALLENABLE,1079)
    // Valid signal propagation
    assign SE_i_reduction_claswp_105_claswp130_V0 = SE_i_reduction_claswp_105_claswp130_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_claswp_105_claswp130_backStall = SE_i_reduction_claswp_108_claswp133_backStall | ~ (SE_i_reduction_claswp_105_claswp130_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_claswp_105_claswp130_and0 = SE_i_reduction_claswp_45_claswp58_V0;
    assign SE_i_reduction_claswp_105_claswp130_and1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_V0 & SE_i_reduction_claswp_105_claswp130_and0;
    assign SE_i_reduction_claswp_105_claswp130_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_V0 & SE_i_reduction_claswp_105_claswp130_and1;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_claswp84(STALLENABLE,1042)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_claswp84_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_claswp84_wireValid = i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_claswp84_out_valid_out;

    // bubble_join_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo(BITJOIN,868)
    assign bubble_join_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_q = redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_data_out;

    // bubble_select_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo(BITSELECT,869)
    assign bubble_select_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_b = $unsigned(bubble_join_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_claswp84(BLACKBOX,86)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_45@20000000
    // out out_feedback_valid_out_45@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    claswp_i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_0 thei_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_claswp84 (
        .in_data_in(bubble_select_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_b),
        .in_feedback_stall_in_45(i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_feedback_stall_out_45),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_claswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_claswp84_backStall),
        .in_valid_in(SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_V0),
        .out_data_out(),
        .out_feedback_out_45(i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_claswp84_out_feedback_out_45),
        .out_feedback_valid_out_45(i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_claswp84_out_feedback_valid_out_45),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_claswp84_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_claswp84_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo(STALLENABLE,1271)
    // Valid signal propagation
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_V0 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_claswp84_out_stall_out | ~ (SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_and0 = redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_valid_out;
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V11 & SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_and0;

    // redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo(STALLFIFO,599)
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_valid_in = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_V1;
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_stall_in = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_backStall;
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_data_in = bubble_select_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_b;
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_valid_in_bitsignaltemp = redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_valid_in[0];
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_stall_in_bitsignaltemp = redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_stall_in[0];
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_valid_out[0] = redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_valid_out_bitsignaltemp;
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_stall_out[0] = redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo (
        .valid_in(redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_b),
        .valid_out(redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo(STALLENABLE,1269)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_fromReg0 <= '0;
            SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_fromReg0 <= SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_toReg0;
            // Successor 1
            SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_fromReg1 <= SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_consumed0 = (~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_backStall) & SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_wireValid) | SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_fromReg0;
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_consumed1 = (~ (redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_stall_out) & SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_wireValid) | SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_fromReg1;
    // Consuming
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_StallValid = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_backStall & SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_wireValid;
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_toReg0 = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_StallValid & SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_consumed0;
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_toReg1 = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_StallValid & SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_or0 = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_consumed0;
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_wireStall = ~ (SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_consumed1 & SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_or0);
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_backStall = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_V0 = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_wireValid & ~ (SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_fromReg0);
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_V1 = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_wireValid & ~ (SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_wireValid = redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82(STALLENABLE,982)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_consumed0 = (~ (SE_i_reduction_claswp_105_claswp130_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_consumed1 = (~ (SE_i_reduction_claswp_62_claswp87_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_consumed2 = (~ (SE_i_reduction_claswp_94_claswp123_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_or1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_and0 = i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_out_valid_out;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_wireValid = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_62_fifo_V0 & SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_and0;

    // i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82(BLACKBOX,56)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_24@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    claswp_i_llvm_fpga_pop_i1_memdep_phi80_pop24_0 thei_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82 (
        .in_data_in(GND_q),
        .in_dir(redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_q),
        .in_feedback_in_24(i_llvm_fpga_push_i1_memdep_phi80_push24_claswp102_out_feedback_out_24),
        .in_feedback_valid_in_24(i_llvm_fpga_push_i1_memdep_phi80_push24_claswp102_out_feedback_valid_out_24),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_backStall),
        .in_valid_in(SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V7),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_out_data_out),
        .out_feedback_stall_out_24(i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_out_feedback_stall_out_24),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_lm3816_toi1_intcast81_claswp101_sel_x(BITSELECT,379)@96
    assign i_lm3816_toi1_intcast81_claswp101_sel_x_b = bubble_select_i_llvm_fpga_mem_lm3816_claswp100_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi80_push24_claswp102(BLACKBOX,85)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_24@20000000
    // out out_feedback_valid_out_24@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    claswp_i_llvm_fpga_push_i1_memdep_phi80_push24_0 thei_llvm_fpga_push_i1_memdep_phi80_push24_claswp102 (
        .in_data_in(i_lm3816_toi1_intcast81_claswp101_sel_x_b),
        .in_feedback_stall_in_24(i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_out_feedback_stall_out_24),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_claswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi80_push24_claswp102_backStall),
        .in_valid_in(SE_i_lm3816_toi1_intcast81_claswp101_sel_x_V0),
        .out_data_out(),
        .out_feedback_out_24(i_llvm_fpga_push_i1_memdep_phi80_push24_claswp102_out_feedback_out_24),
        .out_feedback_valid_out_24(i_llvm_fpga_push_i1_memdep_phi80_push24_claswp102_out_feedback_valid_out_24),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi80_push24_claswp102_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi80_push24_claswp102_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_lm3816_toi1_intcast81_claswp101_sel_x(STALLENABLE,1148)
    // Valid signal propagation
    assign SE_i_lm3816_toi1_intcast81_claswp101_sel_x_V0 = SE_i_lm3816_toi1_intcast81_claswp101_sel_x_wireValid;
    // Backward Stall generation
    assign SE_i_lm3816_toi1_intcast81_claswp101_sel_x_backStall = i_llvm_fpga_push_i1_memdep_phi80_push24_claswp102_out_stall_out | ~ (SE_i_lm3816_toi1_intcast81_claswp101_sel_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_lm3816_toi1_intcast81_claswp101_sel_x_and0 = SE_out_i_llvm_fpga_mem_lm3816_claswp100_V1;
    assign SE_i_lm3816_toi1_intcast81_claswp101_sel_x_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V10 & SE_i_lm3816_toi1_intcast81_claswp101_sel_x_and0;

    // SE_out_i_llvm_fpga_mem_lm3816_claswp100(STALLENABLE,944)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm3816_claswp100_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm3816_claswp100_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm3816_claswp100_fromReg0 <= SE_out_i_llvm_fpga_mem_lm3816_claswp100_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm3816_claswp100_fromReg1 <= SE_out_i_llvm_fpga_mem_lm3816_claswp100_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm3816_claswp100_consumed0 = (~ (SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_backStall) & SE_out_i_llvm_fpga_mem_lm3816_claswp100_wireValid) | SE_out_i_llvm_fpga_mem_lm3816_claswp100_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm3816_claswp100_consumed1 = (~ (SE_i_lm3816_toi1_intcast81_claswp101_sel_x_backStall) & SE_out_i_llvm_fpga_mem_lm3816_claswp100_wireValid) | SE_out_i_llvm_fpga_mem_lm3816_claswp100_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm3816_claswp100_StallValid = SE_out_i_llvm_fpga_mem_lm3816_claswp100_backStall & SE_out_i_llvm_fpga_mem_lm3816_claswp100_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm3816_claswp100_toReg0 = SE_out_i_llvm_fpga_mem_lm3816_claswp100_StallValid & SE_out_i_llvm_fpga_mem_lm3816_claswp100_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm3816_claswp100_toReg1 = SE_out_i_llvm_fpga_mem_lm3816_claswp100_StallValid & SE_out_i_llvm_fpga_mem_lm3816_claswp100_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm3816_claswp100_or0 = SE_out_i_llvm_fpga_mem_lm3816_claswp100_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm3816_claswp100_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm3816_claswp100_consumed1 & SE_out_i_llvm_fpga_mem_lm3816_claswp100_or0);
    assign SE_out_i_llvm_fpga_mem_lm3816_claswp100_backStall = SE_out_i_llvm_fpga_mem_lm3816_claswp100_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm3816_claswp100_V0 = SE_out_i_llvm_fpga_mem_lm3816_claswp100_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm3816_claswp100_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm3816_claswp100_V1 = SE_out_i_llvm_fpga_mem_lm3816_claswp100_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm3816_claswp100_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm3816_claswp100_wireValid = i_llvm_fpga_mem_lm3816_claswp100_out_o_valid;

    // i_llvm_fpga_mem_lm3816_claswp100(BLACKBOX,37)@64
    // in in_i_stall@20000000
    // out out_lm3816_claswp_avm_address@20000000
    // out out_lm3816_claswp_avm_burstcount@20000000
    // out out_lm3816_claswp_avm_byteenable@20000000
    // out out_lm3816_claswp_avm_enable@20000000
    // out out_lm3816_claswp_avm_read@20000000
    // out out_lm3816_claswp_avm_write@20000000
    // out out_lm3816_claswp_avm_writedata@20000000
    // out out_o_readdata@96
    // out out_o_stall@20000000
    // out out_o_valid@96
    claswp_i_llvm_fpga_mem_lm3816_0 thei_llvm_fpga_mem_lm3816_claswp100 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_D0),
        .in_i_dependence(SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_D1),
        .in_i_predicate(SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm3816_claswp100_backStall),
        .in_i_valid(SE_in_i_llvm_fpga_mem_lm3816_claswp100_V0),
        .in_lm3816_claswp_avm_readdata(in_lm3816_claswp_avm_readdata),
        .in_lm3816_claswp_avm_readdatavalid(in_lm3816_claswp_avm_readdatavalid),
        .in_lm3816_claswp_avm_waitrequest(in_lm3816_claswp_avm_waitrequest),
        .in_lm3816_claswp_avm_writeack(in_lm3816_claswp_avm_writeack),
        .out_lm3816_claswp_avm_address(i_llvm_fpga_mem_lm3816_claswp100_out_lm3816_claswp_avm_address),
        .out_lm3816_claswp_avm_burstcount(i_llvm_fpga_mem_lm3816_claswp100_out_lm3816_claswp_avm_burstcount),
        .out_lm3816_claswp_avm_byteenable(i_llvm_fpga_mem_lm3816_claswp100_out_lm3816_claswp_avm_byteenable),
        .out_lm3816_claswp_avm_enable(i_llvm_fpga_mem_lm3816_claswp100_out_lm3816_claswp_avm_enable),
        .out_lm3816_claswp_avm_read(i_llvm_fpga_mem_lm3816_claswp100_out_lm3816_claswp_avm_read),
        .out_lm3816_claswp_avm_write(i_llvm_fpga_mem_lm3816_claswp100_out_lm3816_claswp_avm_write),
        .out_lm3816_claswp_avm_writedata(i_llvm_fpga_mem_lm3816_claswp100_out_lm3816_claswp_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm3816_claswp100_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm3816_claswp100_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm3816_claswp100_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm3816_claswp100(BITJOIN,642)
    assign bubble_join_i_llvm_fpga_mem_lm3816_claswp100_q = i_llvm_fpga_mem_lm3816_claswp100_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm3816_claswp100(BITSELECT,643)
    assign bubble_select_i_llvm_fpga_mem_lm3816_claswp100_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm3816_claswp100_q[31:0]);

    // SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo(STALLENABLE,1225)
    // Valid signal propagation
    assign SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_V0 = SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_backStall = i_llvm_fpga_mem_memdep_87_claswp120_out_o_stall | ~ (SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_and0 = redist24_i_reduction_claswp_86_claswp118_q_32_fifo_valid_out;
    assign SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_and1 = SE_out_i_llvm_fpga_mem_lm3414_claswp66_V1 & SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_and0;
    assign SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_and2 = redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_valid_out & SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_and1;
    assign SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_and3 = SE_out_i_llvm_fpga_mem_lm3816_claswp100_V0 & SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_and2;
    assign SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_wireValid = SE_out_redist29_i_or_claswp33_q_32_fifo_V1 & SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_and3;

    // bubble_join_redist24_i_reduction_claswp_86_claswp118_q_32_fifo(BITJOIN,805)
    assign bubble_join_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_q = redist24_i_reduction_claswp_86_claswp118_q_32_fifo_data_out;

    // bubble_select_redist24_i_reduction_claswp_86_claswp118_q_32_fifo(BITSELECT,806)
    assign bubble_select_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_b = $unsigned(bubble_join_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_q[0:0]);

    // i_reduction_claswp_87_claswp119(LOGICAL,152)@96
    assign i_reduction_claswp_87_claswp119_q = i_lm3414_toi1_intcast62_claswp67_sel_x_b | bubble_select_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_b;

    // bubble_join_redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo(BITJOIN,787)
    assign bubble_join_redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_q = redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_data_out;

    // bubble_select_redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo(BITSELECT,788)
    assign bubble_select_redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_b = $unsigned(bubble_join_redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_q[63:0]);

    // i_llvm_fpga_mem_memdep_87_claswp120(BLACKBOX,41)@96
    // in in_i_stall@20000000
    // out out_lsu_memdep_87_o_active@20000000
    // out out_memdep_87_claswp_avm_address@20000000
    // out out_memdep_87_claswp_avm_burstcount@20000000
    // out out_memdep_87_claswp_avm_byteenable@20000000
    // out out_memdep_87_claswp_avm_enable@20000000
    // out out_memdep_87_claswp_avm_read@20000000
    // out out_memdep_87_claswp_avm_write@20000000
    // out out_memdep_87_claswp_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@127
    // out out_o_writeack@127
    claswp_i_llvm_fpga_mem_memdep_87_0 thei_llvm_fpga_mem_memdep_87_claswp120 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_b),
        .in_i_dependence(i_reduction_claswp_87_claswp119_q),
        .in_i_predicate(bubble_select_redist29_i_or_claswp33_q_32_fifo_b),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_87_claswp120_backStall),
        .in_i_valid(SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_V0),
        .in_i_writedata(bubble_select_i_llvm_fpga_mem_lm3816_claswp100_b),
        .in_memdep_87_claswp_avm_readdata(in_memdep_87_claswp_avm_readdata),
        .in_memdep_87_claswp_avm_readdatavalid(in_memdep_87_claswp_avm_readdatavalid),
        .in_memdep_87_claswp_avm_waitrequest(in_memdep_87_claswp_avm_waitrequest),
        .in_memdep_87_claswp_avm_writeack(in_memdep_87_claswp_avm_writeack),
        .out_lsu_memdep_87_o_active(i_llvm_fpga_mem_memdep_87_claswp120_out_lsu_memdep_87_o_active),
        .out_memdep_87_claswp_avm_address(i_llvm_fpga_mem_memdep_87_claswp120_out_memdep_87_claswp_avm_address),
        .out_memdep_87_claswp_avm_burstcount(i_llvm_fpga_mem_memdep_87_claswp120_out_memdep_87_claswp_avm_burstcount),
        .out_memdep_87_claswp_avm_byteenable(i_llvm_fpga_mem_memdep_87_claswp120_out_memdep_87_claswp_avm_byteenable),
        .out_memdep_87_claswp_avm_enable(i_llvm_fpga_mem_memdep_87_claswp120_out_memdep_87_claswp_avm_enable),
        .out_memdep_87_claswp_avm_read(i_llvm_fpga_mem_memdep_87_claswp120_out_memdep_87_claswp_avm_read),
        .out_memdep_87_claswp_avm_write(i_llvm_fpga_mem_memdep_87_claswp120_out_memdep_87_claswp_avm_write),
        .out_memdep_87_claswp_avm_writedata(i_llvm_fpga_mem_memdep_87_claswp120_out_memdep_87_claswp_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_87_claswp120_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_87_claswp120_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_memdep_87_claswp120(BITJOIN,656)
    assign bubble_join_i_llvm_fpga_mem_memdep_87_claswp120_q = i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_87_claswp120(BITSELECT,657)
    assign bubble_select_i_llvm_fpga_mem_memdep_87_claswp120_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_87_claswp120_q[0:0]);

    // SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo(STALLENABLE,1295)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_fromReg0 <= '0;
            SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_fromReg0 <= SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_toReg0;
            // Successor 1
            SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_fromReg1 <= SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_backStall) & SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_wireValid) | SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_fromReg0;
    assign SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_consumed1 = (~ (SE_out_redist33_i_masked_claswp139_q_63_fifo_backStall) & SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_wireValid) | SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_fromReg1;
    // Consuming
    assign SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_StallValid = SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_backStall & SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_wireValid;
    assign SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_toReg0 = SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_StallValid & SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_consumed0;
    assign SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_toReg1 = SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_StallValid & SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_or0 = SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_consumed0;
    assign SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_wireStall = ~ (SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_consumed1 & SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_or0);
    assign SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_backStall = SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_V0 = SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_wireValid & ~ (SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_fromReg0);
    assign SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_V1 = SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_wireValid & ~ (SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_wireValid = redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_valid_out;

    // SE_out_i_llvm_fpga_mem_memdep_87_claswp120(STALLENABLE,952)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_87_claswp120_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_87_claswp120_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_87_claswp120_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_87_claswp120_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_87_claswp120_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_87_claswp120_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_87_claswp120_consumed0 = (~ (SE_out_redist60_i_llvm_fpga_mem_lm3414_claswp66_out_o_readdata_31_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_87_claswp120_wireValid) | SE_out_i_llvm_fpga_mem_memdep_87_claswp120_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_87_claswp120_consumed1 = (~ (redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_stall_out) & SE_out_i_llvm_fpga_mem_memdep_87_claswp120_wireValid) | SE_out_i_llvm_fpga_mem_memdep_87_claswp120_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_87_claswp120_StallValid = SE_out_i_llvm_fpga_mem_memdep_87_claswp120_backStall & SE_out_i_llvm_fpga_mem_memdep_87_claswp120_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_87_claswp120_toReg0 = SE_out_i_llvm_fpga_mem_memdep_87_claswp120_StallValid & SE_out_i_llvm_fpga_mem_memdep_87_claswp120_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_87_claswp120_toReg1 = SE_out_i_llvm_fpga_mem_memdep_87_claswp120_StallValid & SE_out_i_llvm_fpga_mem_memdep_87_claswp120_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_87_claswp120_or0 = SE_out_i_llvm_fpga_mem_memdep_87_claswp120_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_87_claswp120_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_87_claswp120_consumed1 & SE_out_i_llvm_fpga_mem_memdep_87_claswp120_or0);
    assign SE_out_i_llvm_fpga_mem_memdep_87_claswp120_backStall = SE_out_i_llvm_fpga_mem_memdep_87_claswp120_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_87_claswp120_V0 = SE_out_i_llvm_fpga_mem_memdep_87_claswp120_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_87_claswp120_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_87_claswp120_V1 = SE_out_i_llvm_fpga_mem_memdep_87_claswp120_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_87_claswp120_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_87_claswp120_wireValid = i_llvm_fpga_mem_memdep_87_claswp120_out_o_valid;

    // redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo(STALLFIFO,611)
    assign redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_valid_in = SE_out_i_llvm_fpga_mem_memdep_87_claswp120_V1;
    assign redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_stall_in = SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_backStall;
    assign redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_data_in = bubble_select_i_llvm_fpga_mem_memdep_87_claswp120_b;
    assign redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_valid_in_bitsignaltemp = redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_valid_in[0];
    assign redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_stall_in_bitsignaltemp = redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_stall_in[0];
    assign redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_valid_out[0] = redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_valid_out_bitsignaltemp;
    assign redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_stall_out[0] = redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo (
        .valid_in(redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_mem_memdep_87_claswp120_b),
        .valid_out(redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo(BITJOIN,904)
    assign bubble_join_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_q = redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_data_out;

    // bubble_select_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo(BITSELECT,905)
    assign bubble_select_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_b = $unsigned(bubble_join_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121(BLACKBOX,88)@158
    // in in_stall_in@20000000
    // out out_data_out@159
    // out out_feedback_out_25@20000000
    // out out_feedback_valid_out_25@20000000
    // out out_stall_out@20000000
    // out out_valid_out@159
    claswp_i_llvm_fpga_push_i1_memdep_phi90_push25_0 thei_llvm_fpga_push_i1_memdep_phi90_push25_claswp121 (
        .in_data_in(bubble_select_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_b),
        .in_feedback_stall_in_25(i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_out_feedback_stall_out_25),
        .in_keep_going(bubble_select_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_V0),
        .out_data_out(),
        .out_feedback_out_25(i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_out_feedback_out_25),
        .out_feedback_valid_out_25(i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_out_feedback_valid_out_25),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36(BLACKBOX,59)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_25@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    claswp_i_llvm_fpga_pop_i1_memdep_phi90_pop25_0 thei_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36 (
        .in_data_in(GND_q),
        .in_dir(redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_q),
        .in_feedback_in_25(i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_out_feedback_out_25),
        .in_feedback_valid_in_25(i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_out_feedback_valid_out_25),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_backStall),
        .in_valid_in(SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V8),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_out_data_out),
        .out_feedback_stall_out_25(i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_out_feedback_stall_out_25),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36(BITJOIN,711)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_q = i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36(BITSELECT,712)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37(BITJOIN,696)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_q = i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37(BITSELECT,697)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_q[0:0]);

    // SE_out_i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_claswp38(STALLENABLE,1036)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_claswp38_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_claswp38_wireValid = i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_claswp38_out_valid_out;

    // bubble_join_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo(BITJOIN,874)
    assign bubble_join_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_q = redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_data_out;

    // bubble_select_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo(BITSELECT,875)
    assign bubble_select_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_b = $unsigned(bubble_join_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_claswp38(BLACKBOX,83)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_34@20000000
    // out out_feedback_valid_out_34@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    claswp_i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_0 thei_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_claswp38 (
        .in_data_in(bubble_select_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_b),
        .in_feedback_stall_in_34(i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_feedback_stall_out_34),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_claswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_claswp38_backStall),
        .in_valid_in(SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_V0),
        .out_data_out(),
        .out_feedback_out_34(i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_claswp38_out_feedback_out_34),
        .out_feedback_valid_out_34(i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_claswp38_out_feedback_valid_out_34),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_claswp38_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_claswp38_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo(STALLENABLE,1275)
    // Valid signal propagation
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_V0 = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_claswp38_out_stall_out | ~ (SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_and0 = redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_valid_out;
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V9 & SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_and0;

    // redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo(STALLFIFO,601)
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_valid_in = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_V2;
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_stall_in = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_backStall;
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_data_in = bubble_select_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_b;
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_valid_in_bitsignaltemp = redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_valid_in[0];
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_stall_in_bitsignaltemp = redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_stall_in[0];
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_valid_out[0] = redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_valid_out_bitsignaltemp;
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_stall_out[0] = redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo (
        .valid_in(redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_b),
        .valid_out(redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo(STALLENABLE,1273)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_fromReg0 <= '0;
            SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_fromReg1 <= '0;
            SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_fromReg0 <= SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_toReg0;
            // Successor 1
            SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_fromReg1 <= SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_toReg1;
            // Successor 2
            SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_fromReg2 <= SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_consumed0 = (~ (SE_i_reduction_claswp_39_claswp44_backStall) & SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_wireValid) | SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_fromReg0;
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_consumed1 = (~ (SE_i_reduction_claswp_45_claswp58_backStall) & SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_wireValid) | SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_fromReg1;
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_consumed2 = (~ (redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_stall_out) & SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_wireValid) | SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_fromReg2;
    // Consuming
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_StallValid = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_backStall & SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_wireValid;
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_toReg0 = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_StallValid & SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_consumed0;
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_toReg1 = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_StallValid & SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_consumed1;
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_toReg2 = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_StallValid & SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_or0 = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_consumed0;
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_or1 = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_consumed1 & SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_or0;
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_wireStall = ~ (SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_consumed2 & SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_or1);
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_backStall = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_V0 = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_wireValid & ~ (SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_fromReg0);
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_V1 = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_wireValid & ~ (SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_fromReg1);
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_V2 = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_wireValid & ~ (SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_wireValid = redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37(STALLENABLE,978)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_backStall = redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_stall_out | ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_wireValid = i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_valid_out;

    // redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo(STALLFIFO,600)
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_V0;
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_stall_in = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_backStall;
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_b;
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_valid_in_bitsignaltemp = redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_valid_in[0];
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_stall_in_bitsignaltemp = redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_stall_in[0];
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_valid_out[0] = redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_valid_out_bitsignaltemp;
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_stall_out[0] = redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo (
        .valid_in(redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_valid_in_bitsignaltemp),
        .stall_in(redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_b),
        .valid_out(redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_valid_out_bitsignaltemp),
        .stall_out(redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_stall_out_bitsignaltemp),
        .data_out(redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo(BITJOIN,871)
    assign bubble_join_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_q = redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_data_out;

    // bubble_select_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo(BITSELECT,872)
    assign bubble_select_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_b = $unsigned(bubble_join_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_q[0:0]);

    // i_reduction_claswp_38_claswp39(LOGICAL,120)@64
    assign i_reduction_claswp_38_claswp39_q = bubble_select_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_b;

    // i_reduction_claswp_41_claswp49(LOGICAL,123)@64
    assign i_reduction_claswp_41_claswp49_q = i_reduction_claswp_38_claswp39_q | i_reduction_claswp_39_claswp44_q;

    // i_reduction_claswp_40_claswp48(LOGICAL,122)@64
    assign i_reduction_claswp_40_claswp48_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_b | bubble_select_redist54_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_62_fifo_b;

    // i_reduction_claswp_42_claswp50(LOGICAL,124)@64
    assign i_reduction_claswp_42_claswp50_q = i_reduction_claswp_40_claswp48_q | i_reduction_claswp_41_claswp49_q;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51(STALLENABLE,980)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_consumed0 = (~ (SE_i_reduction_claswp_39_claswp44_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_consumed1 = (~ (SE_i_reduction_claswp_45_claswp58_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_wireValid = i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98(STALLENABLE,1038)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_wireValid = i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_out_valid_out;

    // SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo(STALLENABLE,1297)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_fromReg0 <= '0;
            SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_fromReg0 <= SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_toReg0;
            // Successor 1
            SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_fromReg1 <= SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_backStall) & SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_wireValid) | SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_fromReg0;
    assign SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_consumed1 = (~ (SE_out_redist33_i_masked_claswp139_q_63_fifo_backStall) & SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_wireValid) | SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_fromReg1;
    // Consuming
    assign SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_StallValid = SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_backStall & SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_wireValid;
    assign SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_toReg0 = SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_StallValid & SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_consumed0;
    assign SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_toReg1 = SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_StallValid & SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_or0 = SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_consumed0;
    assign SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_wireStall = ~ (SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_consumed1 & SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_or0);
    assign SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_backStall = SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_V0 = SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_wireValid & ~ (SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_fromReg0);
    assign SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_V1 = SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_wireValid & ~ (SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_wireValid = redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_valid_out;

    // redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo(STALLFIFO,612)
    assign redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_valid_in = SE_out_i_llvm_fpga_mem_memdep_71_claswp97_V1;
    assign redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_stall_in = SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_backStall;
    assign redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_data_in = bubble_select_i_llvm_fpga_mem_memdep_71_claswp97_b;
    assign redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_valid_in_bitsignaltemp = redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_valid_in[0];
    assign redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_stall_in_bitsignaltemp = redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_stall_in[0];
    assign redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_valid_out[0] = redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_valid_out_bitsignaltemp;
    assign redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_stall_out[0] = redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo (
        .valid_in(redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_mem_memdep_71_claswp97_b),
        .valid_out(redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo(BITJOIN,907)
    assign bubble_join_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_q = redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_data_out;

    // bubble_select_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo(BITSELECT,908)
    assign bubble_select_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_b = $unsigned(bubble_join_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98(BLACKBOX,84)@158
    // in in_stall_in@20000000
    // out out_data_out@159
    // out out_feedback_out_23@20000000
    // out out_feedback_valid_out_23@20000000
    // out out_stall_out@20000000
    // out out_valid_out@159
    claswp_i_llvm_fpga_push_i1_memdep_phi73_push23_0 thei_llvm_fpga_push_i1_memdep_phi73_push23_claswp98 (
        .in_data_in(bubble_select_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_b),
        .in_feedback_stall_in_23(i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_out_feedback_stall_out_23),
        .in_keep_going(bubble_select_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_V0),
        .out_data_out(),
        .out_feedback_out_23(i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_out_feedback_out_23),
        .out_feedback_valid_out_23(i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_out_feedback_valid_out_23),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51(BLACKBOX,55)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_23@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    claswp_i_llvm_fpga_pop_i1_memdep_phi73_pop23_0 thei_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51 (
        .in_data_in(GND_q),
        .in_dir(redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_q),
        .in_feedback_in_23(i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_out_feedback_out_23),
        .in_feedback_valid_in_23(i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_out_feedback_valid_out_23),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_backStall),
        .in_valid_in(SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V6),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_out_data_out),
        .out_feedback_stall_out_23(i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_out_feedback_stall_out_23),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51(BITJOIN,699)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_q = i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51(BITSELECT,700)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_q[0:0]);

    // i_reduction_claswp_43_claswp52(LOGICAL,125)@64
    assign i_reduction_claswp_43_claswp52_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_b | i_reduction_claswp_42_claswp50_q;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129(STALLENABLE,1016)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_wireValid = i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_out_valid_out;

    // bubble_join_i_llvm_fpga_mem_memdep_102_claswp128(BITJOIN,645)
    assign bubble_join_i_llvm_fpga_mem_memdep_102_claswp128_q = i_llvm_fpga_mem_memdep_102_claswp128_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_102_claswp128(BITSELECT,646)
    assign bubble_select_i_llvm_fpga_mem_memdep_102_claswp128_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_102_claswp128_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129(BLACKBOX,73)@158
    // in in_stall_in@20000000
    // out out_data_out@159
    // out out_feedback_out_26@20000000
    // out out_feedback_valid_out_26@20000000
    // out out_stall_out@20000000
    // out out_valid_out@159
    claswp_i_llvm_fpga_push_i1_memdep_phi105_push26_0 thei_llvm_fpga_push_i1_memdep_phi105_push26_claswp129 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_102_claswp128_b),
        .in_feedback_stall_in_26(i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_out_feedback_stall_out_26),
        .in_keep_going(bubble_select_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_V0),
        .out_data_out(),
        .out_feedback_out_26(i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_out_feedback_out_26),
        .out_feedback_valid_out_26(i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_out_feedback_valid_out_26),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53(BLACKBOX,44)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_26@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    claswp_i_llvm_fpga_pop_i1_memdep_phi105_pop26_0 thei_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53 (
        .in_data_in(GND_q),
        .in_dir(redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_q),
        .in_feedback_in_26(i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_out_feedback_out_26),
        .in_feedback_valid_in_26(i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_out_feedback_valid_out_26),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_backStall),
        .in_valid_in(SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V1),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_out_data_out),
        .out_feedback_stall_out_26(i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_out_feedback_stall_out_26),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53(BITJOIN,666)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_q = i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53(BITSELECT,667)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_q[0:0]);

    // i_reduction_claswp_44_claswp54(LOGICAL,126)@64
    assign i_reduction_claswp_44_claswp54_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_b | i_reduction_claswp_43_claswp52_q;

    // i_r92_claswp0_add_x(ADD,388)@64
    assign i_r92_claswp0_add_x_a = {1'b0, i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b};
    assign i_r92_claswp0_add_x_b = {1'b0, i_r82_claswp0_c_i64_41_x_q};
    assign i_r92_claswp0_add_x_o = $unsigned(i_r92_claswp0_add_x_a) + $unsigned(i_r92_claswp0_add_x_b);
    assign i_r92_claswp0_add_x_q = i_r92_claswp0_add_x_o[64:0];

    // i_r92_claswp0_trunc_sel_x(BITSELECT,391)@64
    assign i_r92_claswp0_trunc_sel_x_b = i_r92_claswp0_add_x_q[63:0];

    // SE_i_reduction_claswp_39_claswp44(STALLENABLE,1085)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_claswp_39_claswp44_fromReg0 <= '0;
            SE_i_reduction_claswp_39_claswp44_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_claswp_39_claswp44_fromReg0 <= SE_i_reduction_claswp_39_claswp44_toReg0;
            // Successor 1
            SE_i_reduction_claswp_39_claswp44_fromReg1 <= SE_i_reduction_claswp_39_claswp44_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_claswp_39_claswp44_consumed0 = (~ (SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_backStall) & SE_i_reduction_claswp_39_claswp44_wireValid) | SE_i_reduction_claswp_39_claswp44_fromReg0;
    assign SE_i_reduction_claswp_39_claswp44_consumed1 = (~ (SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_backStall) & SE_i_reduction_claswp_39_claswp44_wireValid) | SE_i_reduction_claswp_39_claswp44_fromReg1;
    // Consuming
    assign SE_i_reduction_claswp_39_claswp44_StallValid = SE_i_reduction_claswp_39_claswp44_backStall & SE_i_reduction_claswp_39_claswp44_wireValid;
    assign SE_i_reduction_claswp_39_claswp44_toReg0 = SE_i_reduction_claswp_39_claswp44_StallValid & SE_i_reduction_claswp_39_claswp44_consumed0;
    assign SE_i_reduction_claswp_39_claswp44_toReg1 = SE_i_reduction_claswp_39_claswp44_StallValid & SE_i_reduction_claswp_39_claswp44_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_claswp_39_claswp44_or0 = SE_i_reduction_claswp_39_claswp44_consumed0;
    assign SE_i_reduction_claswp_39_claswp44_wireStall = ~ (SE_i_reduction_claswp_39_claswp44_consumed1 & SE_i_reduction_claswp_39_claswp44_or0);
    assign SE_i_reduction_claswp_39_claswp44_backStall = SE_i_reduction_claswp_39_claswp44_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_claswp_39_claswp44_V0 = SE_i_reduction_claswp_39_claswp44_wireValid & ~ (SE_i_reduction_claswp_39_claswp44_fromReg0);
    assign SE_i_reduction_claswp_39_claswp44_V1 = SE_i_reduction_claswp_39_claswp44_wireValid & ~ (SE_i_reduction_claswp_39_claswp44_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_claswp_39_claswp44_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_V0;
    assign SE_i_reduction_claswp_39_claswp44_and1 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_V0 & SE_i_reduction_claswp_39_claswp44_and0;
    assign SE_i_reduction_claswp_39_claswp44_and2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_V0 & SE_i_reduction_claswp_39_claswp44_and1;
    assign SE_i_reduction_claswp_39_claswp44_and3 = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_V0 & SE_i_reduction_claswp_39_claswp44_and2;
    assign SE_i_reduction_claswp_39_claswp44_and4 = SE_i_reduction_claswp_40_claswp48_V0 & SE_i_reduction_claswp_39_claswp44_and3;
    assign SE_i_reduction_claswp_39_claswp44_and5 = SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_V0 & SE_i_reduction_claswp_39_claswp44_and4;
    assign SE_i_reduction_claswp_39_claswp44_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_V0 & SE_i_reduction_claswp_39_claswp44_and5;

    // SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75(STALLREG,1735)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_r_valid <= 1'b0;
            SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_r_data1 <= 1'bx;
            SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_r_valid <= SE_in_i_llvm_fpga_mem_lm3615_claswp75_backStall & (SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_r_valid | SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_i_valid);

            if (SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_r_data0 <= i_r92_claswp0_trunc_sel_x_b;
                SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_r_data1 <= i_reduction_claswp_44_claswp54_q;
                SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_r_data2 <= i_or_claswp33_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_and0 = SE_i_or_claswp33_V2;
    assign SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_and1 = SE_i_reduction_claswp_39_claswp44_V1 & SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_and0;
    assign SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_i_valid = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_V2 & SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_and1;
    // Stall signal propagation
    assign SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_backStall = SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_r_valid | ~ (SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_i_valid);

    // Valid
    assign SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_V = SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_r_valid : SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_i_valid;

    // Data0
    assign SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_D0 = SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_r_data0 : i_r92_claswp0_trunc_sel_x_b;
    // Data1
    assign SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_D1 = SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_r_data1 : i_reduction_claswp_44_claswp54_q;
    // Data2
    assign SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_D2 = SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_r_data2 : i_or_claswp33_q;

    // i_llvm_fpga_mem_lm3615_claswp75(BLACKBOX,36)@64
    // in in_i_stall@20000000
    // out out_lm3615_claswp_avm_address@20000000
    // out out_lm3615_claswp_avm_burstcount@20000000
    // out out_lm3615_claswp_avm_byteenable@20000000
    // out out_lm3615_claswp_avm_enable@20000000
    // out out_lm3615_claswp_avm_read@20000000
    // out out_lm3615_claswp_avm_write@20000000
    // out out_lm3615_claswp_avm_writedata@20000000
    // out out_o_readdata@96
    // out out_o_stall@20000000
    // out out_o_valid@96
    claswp_i_llvm_fpga_mem_lm3615_0 thei_llvm_fpga_mem_lm3615_claswp75 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_D0),
        .in_i_dependence(SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_D1),
        .in_i_predicate(SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm3615_claswp75_backStall),
        .in_i_valid(SE_in_i_llvm_fpga_mem_lm3615_claswp75_V0),
        .in_lm3615_claswp_avm_readdata(in_lm3615_claswp_avm_readdata),
        .in_lm3615_claswp_avm_readdatavalid(in_lm3615_claswp_avm_readdatavalid),
        .in_lm3615_claswp_avm_waitrequest(in_lm3615_claswp_avm_waitrequest),
        .in_lm3615_claswp_avm_writeack(in_lm3615_claswp_avm_writeack),
        .out_lm3615_claswp_avm_address(i_llvm_fpga_mem_lm3615_claswp75_out_lm3615_claswp_avm_address),
        .out_lm3615_claswp_avm_burstcount(i_llvm_fpga_mem_lm3615_claswp75_out_lm3615_claswp_avm_burstcount),
        .out_lm3615_claswp_avm_byteenable(i_llvm_fpga_mem_lm3615_claswp75_out_lm3615_claswp_avm_byteenable),
        .out_lm3615_claswp_avm_enable(i_llvm_fpga_mem_lm3615_claswp75_out_lm3615_claswp_avm_enable),
        .out_lm3615_claswp_avm_read(i_llvm_fpga_mem_lm3615_claswp75_out_lm3615_claswp_avm_read),
        .out_lm3615_claswp_avm_write(i_llvm_fpga_mem_lm3615_claswp75_out_lm3615_claswp_avm_write),
        .out_lm3615_claswp_avm_writedata(i_llvm_fpga_mem_lm3615_claswp75_out_lm3615_claswp_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm3615_claswp75_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm3615_claswp75_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm3615_claswp75_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm3615_claswp75(BITJOIN,639)
    assign bubble_join_i_llvm_fpga_mem_lm3615_claswp75_q = i_llvm_fpga_mem_lm3615_claswp75_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm3615_claswp75(BITSELECT,640)
    assign bubble_select_i_llvm_fpga_mem_lm3615_claswp75_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm3615_claswp75_q[31:0]);

    // SE_out_i_llvm_fpga_mem_memdep_71_claswp97(STALLENABLE,950)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_71_claswp97_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_71_claswp97_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_71_claswp97_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_71_claswp97_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_71_claswp97_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_71_claswp97_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_71_claswp97_consumed0 = (~ (SE_out_redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_71_claswp97_wireValid) | SE_out_i_llvm_fpga_mem_memdep_71_claswp97_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_71_claswp97_consumed1 = (~ (redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_stall_out) & SE_out_i_llvm_fpga_mem_memdep_71_claswp97_wireValid) | SE_out_i_llvm_fpga_mem_memdep_71_claswp97_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_71_claswp97_StallValid = SE_out_i_llvm_fpga_mem_memdep_71_claswp97_backStall & SE_out_i_llvm_fpga_mem_memdep_71_claswp97_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_71_claswp97_toReg0 = SE_out_i_llvm_fpga_mem_memdep_71_claswp97_StallValid & SE_out_i_llvm_fpga_mem_memdep_71_claswp97_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_71_claswp97_toReg1 = SE_out_i_llvm_fpga_mem_memdep_71_claswp97_StallValid & SE_out_i_llvm_fpga_mem_memdep_71_claswp97_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_71_claswp97_or0 = SE_out_i_llvm_fpga_mem_memdep_71_claswp97_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_71_claswp97_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_71_claswp97_consumed1 & SE_out_i_llvm_fpga_mem_memdep_71_claswp97_or0);
    assign SE_out_i_llvm_fpga_mem_memdep_71_claswp97_backStall = SE_out_i_llvm_fpga_mem_memdep_71_claswp97_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_71_claswp97_V0 = SE_out_i_llvm_fpga_mem_memdep_71_claswp97_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_71_claswp97_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_71_claswp97_V1 = SE_out_i_llvm_fpga_mem_memdep_71_claswp97_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_71_claswp97_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_71_claswp97_wireValid = i_llvm_fpga_mem_memdep_71_claswp97_out_o_valid;

    // redist29_i_or_claswp33_q_32_fifo(STALLFIFO,582)
    assign redist29_i_or_claswp33_q_32_fifo_valid_in = SE_i_or_claswp33_V5;
    assign redist29_i_or_claswp33_q_32_fifo_stall_in = SE_out_redist29_i_or_claswp33_q_32_fifo_backStall;
    assign redist29_i_or_claswp33_q_32_fifo_data_in = i_or_claswp33_q;
    assign redist29_i_or_claswp33_q_32_fifo_valid_in_bitsignaltemp = redist29_i_or_claswp33_q_32_fifo_valid_in[0];
    assign redist29_i_or_claswp33_q_32_fifo_stall_in_bitsignaltemp = redist29_i_or_claswp33_q_32_fifo_stall_in[0];
    assign redist29_i_or_claswp33_q_32_fifo_valid_out[0] = redist29_i_or_claswp33_q_32_fifo_valid_out_bitsignaltemp;
    assign redist29_i_or_claswp33_q_32_fifo_stall_out[0] = redist29_i_or_claswp33_q_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist29_i_or_claswp33_q_32_fifo (
        .valid_in(redist29_i_or_claswp33_q_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist29_i_or_claswp33_q_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_or_claswp33_q),
        .valid_out(redist29_i_or_claswp33_q_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist29_i_or_claswp33_q_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist29_i_or_claswp33_q_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist29_i_or_claswp33_q_32_fifo(BITJOIN,817)
    assign bubble_join_redist29_i_or_claswp33_q_32_fifo_q = redist29_i_or_claswp33_q_32_fifo_data_out;

    // bubble_select_redist29_i_or_claswp33_q_32_fifo(BITSELECT,818)
    assign bubble_select_redist29_i_or_claswp33_q_32_fifo_b = $unsigned(bubble_join_redist29_i_or_claswp33_q_32_fifo_q[0:0]);

    // bubble_join_redist25_i_reduction_claswp_68_claswp95_q_32_fifo(BITJOIN,808)
    assign bubble_join_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_q = redist25_i_reduction_claswp_68_claswp95_q_32_fifo_data_out;

    // bubble_select_redist25_i_reduction_claswp_68_claswp95_q_32_fifo(BITSELECT,809)
    assign bubble_select_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_b = $unsigned(bubble_join_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_q[0:0]);

    // i_reduction_claswp_69_claswp96(LOGICAL,143)@96
    assign i_reduction_claswp_69_claswp96_q = i_lm3213_toi1_intcast56_claswp56_sel_x_b | bubble_select_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_b;

    // bubble_join_redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo(BITJOIN,775)
    assign bubble_join_redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_q = redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_data_out;

    // bubble_select_redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo(BITSELECT,776)
    assign bubble_select_redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_b = $unsigned(bubble_join_redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_q[63:0]);

    // i_llvm_fpga_mem_memdep_71_claswp97(BLACKBOX,40)@96
    // in in_i_stall@20000000
    // out out_lsu_memdep_71_o_active@20000000
    // out out_memdep_71_claswp_avm_address@20000000
    // out out_memdep_71_claswp_avm_burstcount@20000000
    // out out_memdep_71_claswp_avm_byteenable@20000000
    // out out_memdep_71_claswp_avm_enable@20000000
    // out out_memdep_71_claswp_avm_read@20000000
    // out out_memdep_71_claswp_avm_write@20000000
    // out out_memdep_71_claswp_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@127
    // out out_o_writeack@127
    claswp_i_llvm_fpga_mem_memdep_71_0 thei_llvm_fpga_mem_memdep_71_claswp97 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_b),
        .in_i_dependence(i_reduction_claswp_69_claswp96_q),
        .in_i_predicate(bubble_select_redist29_i_or_claswp33_q_32_fifo_b),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_71_claswp97_backStall),
        .in_i_valid(SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_V0),
        .in_i_writedata(bubble_select_i_llvm_fpga_mem_lm3615_claswp75_b),
        .in_memdep_71_claswp_avm_readdata(in_memdep_71_claswp_avm_readdata),
        .in_memdep_71_claswp_avm_readdatavalid(in_memdep_71_claswp_avm_readdatavalid),
        .in_memdep_71_claswp_avm_waitrequest(in_memdep_71_claswp_avm_waitrequest),
        .in_memdep_71_claswp_avm_writeack(in_memdep_71_claswp_avm_writeack),
        .out_lsu_memdep_71_o_active(i_llvm_fpga_mem_memdep_71_claswp97_out_lsu_memdep_71_o_active),
        .out_memdep_71_claswp_avm_address(i_llvm_fpga_mem_memdep_71_claswp97_out_memdep_71_claswp_avm_address),
        .out_memdep_71_claswp_avm_burstcount(i_llvm_fpga_mem_memdep_71_claswp97_out_memdep_71_claswp_avm_burstcount),
        .out_memdep_71_claswp_avm_byteenable(i_llvm_fpga_mem_memdep_71_claswp97_out_memdep_71_claswp_avm_byteenable),
        .out_memdep_71_claswp_avm_enable(i_llvm_fpga_mem_memdep_71_claswp97_out_memdep_71_claswp_avm_enable),
        .out_memdep_71_claswp_avm_read(i_llvm_fpga_mem_memdep_71_claswp97_out_memdep_71_claswp_avm_read),
        .out_memdep_71_claswp_avm_write(i_llvm_fpga_mem_memdep_71_claswp97_out_memdep_71_claswp_avm_write),
        .out_memdep_71_claswp_avm_writedata(i_llvm_fpga_mem_memdep_71_claswp97_out_memdep_71_claswp_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_71_claswp97_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_71_claswp97_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist29_i_or_claswp33_q_32_fifo(STALLENABLE,1237)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist29_i_or_claswp33_q_32_fifo_fromReg0 <= '0;
            SE_out_redist29_i_or_claswp33_q_32_fifo_fromReg1 <= '0;
            SE_out_redist29_i_or_claswp33_q_32_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist29_i_or_claswp33_q_32_fifo_fromReg0 <= SE_out_redist29_i_or_claswp33_q_32_fifo_toReg0;
            // Successor 1
            SE_out_redist29_i_or_claswp33_q_32_fifo_fromReg1 <= SE_out_redist29_i_or_claswp33_q_32_fifo_toReg1;
            // Successor 2
            SE_out_redist29_i_or_claswp33_q_32_fifo_fromReg2 <= SE_out_redist29_i_or_claswp33_q_32_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist29_i_or_claswp33_q_32_fifo_consumed0 = (~ (SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_backStall) & SE_out_redist29_i_or_claswp33_q_32_fifo_wireValid) | SE_out_redist29_i_or_claswp33_q_32_fifo_fromReg0;
    assign SE_out_redist29_i_or_claswp33_q_32_fifo_consumed1 = (~ (SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_backStall) & SE_out_redist29_i_or_claswp33_q_32_fifo_wireValid) | SE_out_redist29_i_or_claswp33_q_32_fifo_fromReg1;
    assign SE_out_redist29_i_or_claswp33_q_32_fifo_consumed2 = (~ (redist30_i_or_claswp33_q_63_fifo_stall_out) & SE_out_redist29_i_or_claswp33_q_32_fifo_wireValid) | SE_out_redist29_i_or_claswp33_q_32_fifo_fromReg2;
    // Consuming
    assign SE_out_redist29_i_or_claswp33_q_32_fifo_StallValid = SE_out_redist29_i_or_claswp33_q_32_fifo_backStall & SE_out_redist29_i_or_claswp33_q_32_fifo_wireValid;
    assign SE_out_redist29_i_or_claswp33_q_32_fifo_toReg0 = SE_out_redist29_i_or_claswp33_q_32_fifo_StallValid & SE_out_redist29_i_or_claswp33_q_32_fifo_consumed0;
    assign SE_out_redist29_i_or_claswp33_q_32_fifo_toReg1 = SE_out_redist29_i_or_claswp33_q_32_fifo_StallValid & SE_out_redist29_i_or_claswp33_q_32_fifo_consumed1;
    assign SE_out_redist29_i_or_claswp33_q_32_fifo_toReg2 = SE_out_redist29_i_or_claswp33_q_32_fifo_StallValid & SE_out_redist29_i_or_claswp33_q_32_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist29_i_or_claswp33_q_32_fifo_or0 = SE_out_redist29_i_or_claswp33_q_32_fifo_consumed0;
    assign SE_out_redist29_i_or_claswp33_q_32_fifo_or1 = SE_out_redist29_i_or_claswp33_q_32_fifo_consumed1 & SE_out_redist29_i_or_claswp33_q_32_fifo_or0;
    assign SE_out_redist29_i_or_claswp33_q_32_fifo_wireStall = ~ (SE_out_redist29_i_or_claswp33_q_32_fifo_consumed2 & SE_out_redist29_i_or_claswp33_q_32_fifo_or1);
    assign SE_out_redist29_i_or_claswp33_q_32_fifo_backStall = SE_out_redist29_i_or_claswp33_q_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist29_i_or_claswp33_q_32_fifo_V0 = SE_out_redist29_i_or_claswp33_q_32_fifo_wireValid & ~ (SE_out_redist29_i_or_claswp33_q_32_fifo_fromReg0);
    assign SE_out_redist29_i_or_claswp33_q_32_fifo_V1 = SE_out_redist29_i_or_claswp33_q_32_fifo_wireValid & ~ (SE_out_redist29_i_or_claswp33_q_32_fifo_fromReg1);
    assign SE_out_redist29_i_or_claswp33_q_32_fifo_V2 = SE_out_redist29_i_or_claswp33_q_32_fifo_wireValid & ~ (SE_out_redist29_i_or_claswp33_q_32_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist29_i_or_claswp33_q_32_fifo_wireValid = redist29_i_or_claswp33_q_32_fifo_valid_out;

    // SE_out_i_llvm_fpga_mem_lm3615_claswp75(STALLENABLE,942)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm3615_claswp75_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm3615_claswp75_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm3615_claswp75_fromReg0 <= SE_out_i_llvm_fpga_mem_lm3615_claswp75_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm3615_claswp75_fromReg1 <= SE_out_i_llvm_fpga_mem_lm3615_claswp75_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm3615_claswp75_consumed0 = (~ (SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_backStall) & SE_out_i_llvm_fpga_mem_lm3615_claswp75_wireValid) | SE_out_i_llvm_fpga_mem_lm3615_claswp75_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm3615_claswp75_consumed1 = (~ (SE_i_lm3615_toi1_intcast65_claswp76_sel_x_backStall) & SE_out_i_llvm_fpga_mem_lm3615_claswp75_wireValid) | SE_out_i_llvm_fpga_mem_lm3615_claswp75_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm3615_claswp75_StallValid = SE_out_i_llvm_fpga_mem_lm3615_claswp75_backStall & SE_out_i_llvm_fpga_mem_lm3615_claswp75_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm3615_claswp75_toReg0 = SE_out_i_llvm_fpga_mem_lm3615_claswp75_StallValid & SE_out_i_llvm_fpga_mem_lm3615_claswp75_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm3615_claswp75_toReg1 = SE_out_i_llvm_fpga_mem_lm3615_claswp75_StallValid & SE_out_i_llvm_fpga_mem_lm3615_claswp75_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm3615_claswp75_or0 = SE_out_i_llvm_fpga_mem_lm3615_claswp75_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm3615_claswp75_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm3615_claswp75_consumed1 & SE_out_i_llvm_fpga_mem_lm3615_claswp75_or0);
    assign SE_out_i_llvm_fpga_mem_lm3615_claswp75_backStall = SE_out_i_llvm_fpga_mem_lm3615_claswp75_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm3615_claswp75_V0 = SE_out_i_llvm_fpga_mem_lm3615_claswp75_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm3615_claswp75_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm3615_claswp75_V1 = SE_out_i_llvm_fpga_mem_lm3615_claswp75_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm3615_claswp75_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm3615_claswp75_wireValid = i_llvm_fpga_mem_lm3615_claswp75_out_o_valid;

    // SE_out_i_llvm_fpga_mem_lm3213_claswp55(STALLENABLE,938)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm3213_claswp55_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm3213_claswp55_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_lm3213_claswp55_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm3213_claswp55_fromReg0 <= SE_out_i_llvm_fpga_mem_lm3213_claswp55_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm3213_claswp55_fromReg1 <= SE_out_i_llvm_fpga_mem_lm3213_claswp55_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_lm3213_claswp55_fromReg2 <= SE_out_i_llvm_fpga_mem_lm3213_claswp55_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm3213_claswp55_consumed0 = (~ (SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_backStall) & SE_out_i_llvm_fpga_mem_lm3213_claswp55_wireValid) | SE_out_i_llvm_fpga_mem_lm3213_claswp55_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm3213_claswp55_consumed1 = (~ (redist61_i_llvm_fpga_mem_lm3213_claswp55_out_o_readdata_31_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm3213_claswp55_wireValid) | SE_out_i_llvm_fpga_mem_lm3213_claswp55_fromReg1;
    assign SE_out_i_llvm_fpga_mem_lm3213_claswp55_consumed2 = (~ (redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm3213_claswp55_wireValid) | SE_out_i_llvm_fpga_mem_lm3213_claswp55_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm3213_claswp55_StallValid = SE_out_i_llvm_fpga_mem_lm3213_claswp55_backStall & SE_out_i_llvm_fpga_mem_lm3213_claswp55_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm3213_claswp55_toReg0 = SE_out_i_llvm_fpga_mem_lm3213_claswp55_StallValid & SE_out_i_llvm_fpga_mem_lm3213_claswp55_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm3213_claswp55_toReg1 = SE_out_i_llvm_fpga_mem_lm3213_claswp55_StallValid & SE_out_i_llvm_fpga_mem_lm3213_claswp55_consumed1;
    assign SE_out_i_llvm_fpga_mem_lm3213_claswp55_toReg2 = SE_out_i_llvm_fpga_mem_lm3213_claswp55_StallValid & SE_out_i_llvm_fpga_mem_lm3213_claswp55_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm3213_claswp55_or0 = SE_out_i_llvm_fpga_mem_lm3213_claswp55_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm3213_claswp55_or1 = SE_out_i_llvm_fpga_mem_lm3213_claswp55_consumed1 & SE_out_i_llvm_fpga_mem_lm3213_claswp55_or0;
    assign SE_out_i_llvm_fpga_mem_lm3213_claswp55_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm3213_claswp55_consumed2 & SE_out_i_llvm_fpga_mem_lm3213_claswp55_or1);
    assign SE_out_i_llvm_fpga_mem_lm3213_claswp55_backStall = SE_out_i_llvm_fpga_mem_lm3213_claswp55_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm3213_claswp55_V0 = SE_out_i_llvm_fpga_mem_lm3213_claswp55_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm3213_claswp55_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm3213_claswp55_V1 = SE_out_i_llvm_fpga_mem_lm3213_claswp55_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm3213_claswp55_fromReg1);
    assign SE_out_i_llvm_fpga_mem_lm3213_claswp55_V2 = SE_out_i_llvm_fpga_mem_lm3213_claswp55_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm3213_claswp55_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm3213_claswp55_wireValid = i_llvm_fpga_mem_lm3213_claswp55_out_o_valid;

    // i_reduction_claswp_62_claswp87(LOGICAL,136)@64
    assign i_reduction_claswp_62_claswp87_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_b;

    // i_reduction_claswp_65_claswp92(LOGICAL,139)@64
    assign i_reduction_claswp_65_claswp92_q = i_reduction_claswp_61_claswp86_q | i_reduction_claswp_62_claswp87_q;

    // i_reduction_claswp_64_claswp91(LOGICAL,138)@64
    assign i_reduction_claswp_64_claswp91_q = i_reduction_claswp_59_claswp81_q | i_reduction_claswp_60_claswp85_q;

    // i_reduction_claswp_66_claswp93(LOGICAL,140)@64
    assign i_reduction_claswp_66_claswp93_q = i_reduction_claswp_64_claswp91_q | i_reduction_claswp_65_claswp92_q;

    // i_reduction_claswp_67_claswp94(LOGICAL,141)@64
    assign i_reduction_claswp_67_claswp94_q = i_reduction_claswp_63_claswp90_q | i_reduction_claswp_66_claswp93_q;

    // i_reduction_claswp_68_claswp95(LOGICAL,142)@64 + 1
    assign i_reduction_claswp_68_claswp95_qi = bubble_select_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_b | i_reduction_claswp_67_claswp94_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_claswp_68_claswp95_delay ( .xin(i_reduction_claswp_68_claswp95_qi), .xout(i_reduction_claswp_68_claswp95_q), .ena(SE_i_reduction_claswp_68_claswp95_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist25_i_reduction_claswp_68_claswp95_q_32_fifo(STALLFIFO,575)
    assign redist25_i_reduction_claswp_68_claswp95_q_32_fifo_valid_in = SE_i_reduction_claswp_68_claswp95_V0;
    assign redist25_i_reduction_claswp_68_claswp95_q_32_fifo_stall_in = SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_backStall;
    assign redist25_i_reduction_claswp_68_claswp95_q_32_fifo_data_in = i_reduction_claswp_68_claswp95_q;
    assign redist25_i_reduction_claswp_68_claswp95_q_32_fifo_valid_in_bitsignaltemp = redist25_i_reduction_claswp_68_claswp95_q_32_fifo_valid_in[0];
    assign redist25_i_reduction_claswp_68_claswp95_q_32_fifo_stall_in_bitsignaltemp = redist25_i_reduction_claswp_68_claswp95_q_32_fifo_stall_in[0];
    assign redist25_i_reduction_claswp_68_claswp95_q_32_fifo_valid_out[0] = redist25_i_reduction_claswp_68_claswp95_q_32_fifo_valid_out_bitsignaltemp;
    assign redist25_i_reduction_claswp_68_claswp95_q_32_fifo_stall_out[0] = redist25_i_reduction_claswp_68_claswp95_q_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist25_i_reduction_claswp_68_claswp95_q_32_fifo (
        .valid_in(redist25_i_reduction_claswp_68_claswp95_q_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist25_i_reduction_claswp_68_claswp95_q_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_claswp_68_claswp95_q),
        .valid_out(redist25_i_reduction_claswp_68_claswp95_q_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist25_i_reduction_claswp_68_claswp95_q_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist25_i_reduction_claswp_68_claswp95_q_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo(STALLENABLE,1227)
    // Valid signal propagation
    assign SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_V0 = SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_backStall = i_llvm_fpga_mem_memdep_71_claswp97_out_o_stall | ~ (SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_and0 = redist25_i_reduction_claswp_68_claswp95_q_32_fifo_valid_out;
    assign SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_and1 = SE_out_i_llvm_fpga_mem_lm3213_claswp55_V0 & SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_and0;
    assign SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_and2 = redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_valid_out & SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_and1;
    assign SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_and3 = SE_out_i_llvm_fpga_mem_lm3615_claswp75_V0 & SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_and2;
    assign SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_wireValid = SE_out_redist29_i_or_claswp33_q_32_fifo_V0 & SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_and3;

    // redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo(STALLFIFO,556)
    assign redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_V3;
    assign redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_stall_in = SE_out_redist25_i_reduction_claswp_68_claswp95_q_32_fifo_backStall;
    assign redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_data_in = i_r82_claswp0_trunc_sel_x_b;
    assign redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_valid_in_bitsignaltemp = redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_valid_in[0];
    assign redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_stall_in_bitsignaltemp = redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_stall_in[0];
    assign redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_valid_out[0] = redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_valid_out_bitsignaltemp;
    assign redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_stall_out[0] = redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist1_i_r82_claswp0_trunc_sel_x_b_32_fifo (
        .valid_in(redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_r82_claswp0_trunc_sel_x_b),
        .valid_out(redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55(STALLREG,1732)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_r_valid <= 1'b0;
            SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_r_data1 <= 1'bx;
            SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_r_valid <= SE_in_i_llvm_fpga_mem_lm3213_claswp55_backStall & (SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_r_valid | SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_i_valid);

            if (SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_r_data0 <= i_r82_claswp0_trunc_sel_x_b;
                SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_r_data1 <= i_reduction_claswp_44_claswp54_q;
                SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_r_data2 <= i_or_claswp33_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_and0 = SE_i_or_claswp33_V0;
    assign SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_and1 = SE_i_reduction_claswp_39_claswp44_V0 & SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_and0;
    assign SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_i_valid = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_V2 & SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_and1;
    // Stall signal propagation
    assign SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_backStall = SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_r_valid | ~ (SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_i_valid);

    // Valid
    assign SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_V = SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_r_valid : SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_i_valid;

    // Data0
    assign SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_D0 = SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_r_data0 : i_r82_claswp0_trunc_sel_x_b;
    // Data1
    assign SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_D1 = SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_r_data1 : i_reduction_claswp_44_claswp54_q;
    // Data2
    assign SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_D2 = SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_r_data2 : i_or_claswp33_q;

    // redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo(STALLFIFO,561)
    assign redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_V1;
    assign redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_stall_in = SE_out_redist24_i_reduction_claswp_86_claswp118_q_32_fifo_backStall;
    assign redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_data_in = i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b;
    assign redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_valid_in_bitsignaltemp = redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_valid_in[0];
    assign redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_stall_in_bitsignaltemp = redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_stall_in[0];
    assign redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_valid_out[0] = redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_valid_out_bitsignaltemp;
    assign redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_stall_out[0] = redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo (
        .valid_in(redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b),
        .valid_out(redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_3(STALLENABLE,1503)
    // Valid signal propagation
    assign SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_3_V0 = SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_3_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_3_backStall = i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_out_stall_out | ~ (SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_3_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_3_wireValid = bubble_out_claswp_B6_merge_reg_aunroll_x_3_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23(BLACKBOX,33)@64
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    claswp_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_0 thei_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23 (
        .in_intel_reserved_ffwd_21_0(in_intel_reserved_ffwd_21_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_backStall),
        .in_valid_in(SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_3_V0),
        .out_dest_data_out_21_0(i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_out_dest_data_out_21_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23(STALLENABLE,936)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_fromReg1 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_fromReg2 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_fromReg2 <= SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_fromReg3 <= SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_consumed0 = (~ (SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_backStall) & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_consumed1 = (~ (redist6_i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b_32_fifo_stall_out) & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_fromReg1;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_consumed2 = (~ (SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_backStall) & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_fromReg2;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_consumed3 = (~ (redist1_i_r82_claswp0_trunc_sel_x_b_32_fifo_stall_out) & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_StallValid = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_backStall & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_StallValid & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_StallValid & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_consumed1;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_toReg2 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_StallValid & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_consumed2;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_toReg3 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_StallValid & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_or0 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_or1 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_or0;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_or2 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_consumed2 & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_or1;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_consumed3 & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_or2);
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_backStall = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_V0 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_V1 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_fromReg1);
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_V2 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_fromReg2);
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_V3 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_and0 = i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_wireValid = SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_V0 & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_and0;

    // SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0(STALLENABLE,1207)
    // Valid signal propagation
    assign SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_V0 = SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_s_tv_0 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_backStall & SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_backEN = ~ (SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_v_s_0 = SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_backEN & SE_i_add79_claswp21_V0;
    // Backward Stall generation
    assign SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_backStall = ~ (SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_R_v_0 <= SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_R_v_0 & SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_R_v_0 <= SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_claswp20(STALLENABLE,1062)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_claswp20_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_claswp20_wireValid = i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_claswp20_out_valid_out;

    // bubble_join_redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo(BITJOIN,835)
    assign bubble_join_redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_q = redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_data_out;

    // bubble_select_redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo(BITSELECT,836)
    assign bubble_select_redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_b = $unsigned(bubble_join_redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_q[31:0]);

    // i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_claswp20(BLACKBOX,96)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_30@20000000
    // out out_feedback_valid_out_30@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    claswp_i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_0 thei_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_claswp20 (
        .in_data_in(bubble_select_redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_b),
        .in_feedback_stall_in_30(i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_feedback_stall_out_30),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_claswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_claswp20_backStall),
        .in_valid_in(SE_out_redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_V0),
        .out_data_out(),
        .out_feedback_out_30(i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_claswp20_out_feedback_out_30),
        .out_feedback_valid_out_30(i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_claswp20_out_feedback_valid_out_30),
        .out_stall_out(i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_claswp20_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_claswp20_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo(STALLENABLE,1249)
    // Valid signal propagation
    assign SE_out_redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_V0 = SE_out_redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_backStall = i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_claswp20_out_stall_out | ~ (SE_out_redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_and0 = redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_valid_out;
    assign SE_out_redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V17 & SE_out_redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_and0;

    // redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo(STALLFIFO,588)
    assign redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_valid_in = SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_V1;
    assign redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_stall_in = SE_out_redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_backStall;
    assign redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_data_in = bubble_select_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_b;
    assign redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_valid_in_bitsignaltemp = redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_valid_in[0];
    assign redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_stall_in_bitsignaltemp = redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_stall_in[0];
    assign redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_valid_out[0] = redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_valid_out_bitsignaltemp;
    assign redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_stall_out[0] = redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(34),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo (
        .valid_in(redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_b),
        .valid_out(redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo(STALLENABLE,1247)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_fromReg0 <= '0;
            SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_fromReg0 <= SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_toReg0;
            // Successor 1
            SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_fromReg1 <= SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_consumed0 = (~ (SE_i_add79_claswp21_backStall) & SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_wireValid) | SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_fromReg0;
    assign SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_consumed1 = (~ (redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_stall_out) & SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_wireValid) | SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_fromReg1;
    // Consuming
    assign SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_StallValid = SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_backStall & SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_wireValid;
    assign SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_toReg0 = SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_StallValid & SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_consumed0;
    assign SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_toReg1 = SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_StallValid & SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_or0 = SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_consumed0;
    assign SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_wireStall = ~ (SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_consumed1 & SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_or0);
    assign SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_backStall = SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_V0 = SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_wireValid & ~ (SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_fromReg0);
    assign SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_V1 = SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_wireValid & ~ (SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_wireValid = redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_valid_out;

    // SE_i_add79_claswp21(STALLENABLE,921)
    // Valid signal propagation
    assign SE_i_add79_claswp21_V0 = SE_i_add79_claswp21_wireValid;
    // Backward Stall generation
    assign SE_i_add79_claswp21_backStall = SE_redist7_i_arrayidx81_claswp0_trunc_sel_x_b_1_0_backStall | ~ (SE_i_add79_claswp21_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_add79_claswp21_and0 = SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_V0;
    assign SE_i_add79_claswp21_wireValid = SE_out_redist34_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_61_fifo_V0 & SE_i_add79_claswp21_and0;

    // SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0(STALLENABLE,1219)
    // Valid signal propagation
    assign SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_V0 = SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_R_v_0;
    assign SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_V1 = SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_R_v_1;
    // Stall signal propagation
    assign SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_s_tv_0 = SE_i_add79_claswp21_backStall & SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_R_v_0;
    assign SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_s_tv_1 = SE_i_add89_claswp70_backStall & SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_R_v_1;
    // Backward Enable generation
    assign SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_or0 = SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_s_tv_0;
    assign SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_backEN = ~ (SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_s_tv_1 | SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_v_s_0 = SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_backEN & SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_V;
    // Backward Stall generation
    assign SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_backStall = ~ (SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_R_v_0 <= 1'b0;
            SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_R_v_0 <= SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_R_v_0 & SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_R_v_0 <= SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_v_s_0;
            end

            if (SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_R_v_1 <= SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_R_v_1 & SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_s_tv_1;
            end
            else
            begin
                SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_R_v_1 <= SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0(STALLREG,1731)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_r_valid <= 1'b0;
            SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_r_data0 <= 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_r_valid <= SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_backStall & (SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_r_valid | SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_i_valid);

            if (SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_r_data0 <= bgTrunc_i_mul78_claswp18_sel_x_b;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_i_valid = SE_out_bubble_out_i_mul78_claswp18_ma3_cma_data_V0;
    // Stall signal propagation
    assign SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_backStall = SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_r_valid | ~ (SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_i_valid);

    // Valid
    assign SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_V = SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_r_valid == 1'b1 ? SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_r_valid : SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_i_valid;

    assign SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_D0 = SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_r_valid == 1'b1 ? SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_r_data0 : bgTrunc_i_mul78_claswp18_sel_x_b;

    // SE_out_bubble_out_i_mul78_claswp18_ma3_cma_data(STALLENABLE,1517)
    // Valid signal propagation
    assign SE_out_bubble_out_i_mul78_claswp18_ma3_cma_data_V0 = SE_out_bubble_out_i_mul78_claswp18_ma3_cma_data_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_mul78_claswp18_ma3_cma_data_backStall = SR_SE_redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_backStall | ~ (SE_out_bubble_out_i_mul78_claswp18_ma3_cma_data_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_mul78_claswp18_ma3_cma_data_and0 = bubble_out_i_mul78_claswp18_ma3_cma_data_reg_valid_out;
    assign SE_out_bubble_out_i_mul78_claswp18_ma3_cma_data_and1 = bubble_out_i_mul78_claswp18_im8_cma_data_reg_valid_out & SE_out_bubble_out_i_mul78_claswp18_ma3_cma_data_and0;
    assign SE_out_bubble_out_i_mul78_claswp18_ma3_cma_data_wireValid = bubble_out_i_mul78_claswp18_im0_cma_data_reg_valid_out & SE_out_bubble_out_i_mul78_claswp18_ma3_cma_data_and1;

    // bubble_out_i_mul78_claswp18_ma3_cma_data_reg(STALLFIFO,1728)
    assign bubble_out_i_mul78_claswp18_ma3_cma_data_reg_valid_in = SE_i_mul78_claswp18_im0_cma_V2;
    assign bubble_out_i_mul78_claswp18_ma3_cma_data_reg_stall_in = SE_out_bubble_out_i_mul78_claswp18_ma3_cma_data_backStall;
    assign bubble_out_i_mul78_claswp18_ma3_cma_data_reg_data_in = bubble_join_i_mul78_claswp18_ma3_cma_q;
    assign bubble_out_i_mul78_claswp18_ma3_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul78_claswp18_ma3_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul78_claswp18_ma3_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul78_claswp18_ma3_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul78_claswp18_ma3_cma_data_reg_valid_out[0] = bubble_out_i_mul78_claswp18_ma3_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul78_claswp18_ma3_cma_data_reg_stall_out[0] = bubble_out_i_mul78_claswp18_ma3_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(33),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul78_claswp18_ma3_cma_data_reg (
        .valid_in(bubble_out_i_mul78_claswp18_ma3_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul78_claswp18_ma3_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul78_claswp18_ma3_cma_q),
        .valid_out(bubble_out_i_mul78_claswp18_ma3_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul78_claswp18_ma3_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul78_claswp18_ma3_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul78_claswp18_im8_cma(CHAINMULTADD,482)@59 + 3
    assign i_mul78_claswp18_im8_cma_reset = ~ (resetn);
    assign i_mul78_claswp18_im8_cma_ena0 = SE_i_mul78_claswp18_im0_cma_backEN[0];
    assign i_mul78_claswp18_im8_cma_ena1 = i_mul78_claswp18_im8_cma_ena0;
    assign i_mul78_claswp18_im8_cma_ena2 = i_mul78_claswp18_im8_cma_ena0;

    assign i_mul78_claswp18_im8_cma_a0 = i_mul78_claswp18_bs4_b;
    assign i_mul78_claswp18_im8_cma_c0 = i_mul78_claswp18_bs2_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_mul78_claswp18_im8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul78_claswp18_im8_cma_ena2, i_mul78_claswp18_im8_cma_ena1, i_mul78_claswp18_im8_cma_ena0 }),
        .aclr({ i_mul78_claswp18_im8_cma_reset, i_mul78_claswp18_im8_cma_reset }),
        .ay(i_mul78_claswp18_im8_cma_a0),
        .ax(i_mul78_claswp18_im8_cma_c0),
        .resulta(i_mul78_claswp18_im8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul78_claswp18_im8_cma_delay ( .xin(i_mul78_claswp18_im8_cma_s0), .xout(i_mul78_claswp18_im8_cma_qq), .ena(SE_i_mul78_claswp18_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul78_claswp18_im8_cma_q = $unsigned(i_mul78_claswp18_im8_cma_qq[35:0]);

    // bubble_join_i_mul78_claswp18_im8_cma(BITJOIN,766)
    assign bubble_join_i_mul78_claswp18_im8_cma_q = i_mul78_claswp18_im8_cma_q;

    // bubble_out_i_mul78_claswp18_im8_cma_data_reg(STALLFIFO,1727)
    assign bubble_out_i_mul78_claswp18_im8_cma_data_reg_valid_in = SE_i_mul78_claswp18_im0_cma_V1;
    assign bubble_out_i_mul78_claswp18_im8_cma_data_reg_stall_in = SE_out_bubble_out_i_mul78_claswp18_ma3_cma_data_backStall;
    assign bubble_out_i_mul78_claswp18_im8_cma_data_reg_data_in = bubble_join_i_mul78_claswp18_im8_cma_q;
    assign bubble_out_i_mul78_claswp18_im8_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul78_claswp18_im8_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul78_claswp18_im8_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul78_claswp18_im8_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul78_claswp18_im8_cma_data_reg_valid_out[0] = bubble_out_i_mul78_claswp18_im8_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul78_claswp18_im8_cma_data_reg_stall_out[0] = bubble_out_i_mul78_claswp18_im8_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(36),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul78_claswp18_im8_cma_data_reg (
        .valid_in(bubble_out_i_mul78_claswp18_im8_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul78_claswp18_im8_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul78_claswp18_im8_cma_q),
        .valid_out(bubble_out_i_mul78_claswp18_im8_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul78_claswp18_im8_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul78_claswp18_im8_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul78_claswp18_im0_cma(CHAINMULTADD,481)@59 + 3
    assign i_mul78_claswp18_im0_cma_reset = ~ (resetn);
    assign i_mul78_claswp18_im0_cma_ena0 = SE_i_mul78_claswp18_im0_cma_backEN[0];
    assign i_mul78_claswp18_im0_cma_ena1 = i_mul78_claswp18_im0_cma_ena0;
    assign i_mul78_claswp18_im0_cma_ena2 = i_mul78_claswp18_im0_cma_ena0;

    assign i_mul78_claswp18_im0_cma_a0 = i_mul78_claswp18_bs1_b;
    assign i_mul78_claswp18_im0_cma_c0 = i_mul78_claswp18_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .ax_clock("0"),
        .ax_width(14),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_mul78_claswp18_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul78_claswp18_im0_cma_ena2, i_mul78_claswp18_im0_cma_ena1, i_mul78_claswp18_im0_cma_ena0 }),
        .aclr({ i_mul78_claswp18_im0_cma_reset, i_mul78_claswp18_im0_cma_reset }),
        .ay(i_mul78_claswp18_im0_cma_a0),
        .ax(i_mul78_claswp18_im0_cma_c0),
        .resulta(i_mul78_claswp18_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul78_claswp18_im0_cma_delay ( .xin(i_mul78_claswp18_im0_cma_s0), .xout(i_mul78_claswp18_im0_cma_qq), .ena(SE_i_mul78_claswp18_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul78_claswp18_im0_cma_q = $unsigned(i_mul78_claswp18_im0_cma_qq[27:0]);

    // bubble_join_i_mul78_claswp18_im0_cma(BITJOIN,763)
    assign bubble_join_i_mul78_claswp18_im0_cma_q = i_mul78_claswp18_im0_cma_q;

    // bubble_out_i_mul78_claswp18_im0_cma_data_reg(STALLFIFO,1726)
    assign bubble_out_i_mul78_claswp18_im0_cma_data_reg_valid_in = SE_i_mul78_claswp18_im0_cma_V0;
    assign bubble_out_i_mul78_claswp18_im0_cma_data_reg_stall_in = SE_out_bubble_out_i_mul78_claswp18_ma3_cma_data_backStall;
    assign bubble_out_i_mul78_claswp18_im0_cma_data_reg_data_in = bubble_join_i_mul78_claswp18_im0_cma_q;
    assign bubble_out_i_mul78_claswp18_im0_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul78_claswp18_im0_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul78_claswp18_im0_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul78_claswp18_im0_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul78_claswp18_im0_cma_data_reg_valid_out[0] = bubble_out_i_mul78_claswp18_im0_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul78_claswp18_im0_cma_data_reg_stall_out[0] = bubble_out_i_mul78_claswp18_im0_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(28),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul78_claswp18_im0_cma_data_reg (
        .valid_in(bubble_out_i_mul78_claswp18_im0_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul78_claswp18_im0_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul78_claswp18_im0_cma_q),
        .valid_out(bubble_out_i_mul78_claswp18_im0_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul78_claswp18_im0_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul78_claswp18_im0_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17(STALLENABLE,932)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_backStall = SE_i_mul78_claswp18_im0_cma_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_wireValid = i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_out_valid_out;

    // SE_i_mul78_claswp18_im0_cma(STALLENABLE,1184)
    // Valid signal propagation
    assign SE_i_mul78_claswp18_im0_cma_V0 = SE_i_mul78_claswp18_im0_cma_R_v_0;
    assign SE_i_mul78_claswp18_im0_cma_V1 = SE_i_mul78_claswp18_im0_cma_R_v_1;
    assign SE_i_mul78_claswp18_im0_cma_V2 = SE_i_mul78_claswp18_im0_cma_R_v_2;
    // Stall signal propagation
    assign SE_i_mul78_claswp18_im0_cma_s_tv_0 = bubble_out_i_mul78_claswp18_im0_cma_data_reg_stall_out & SE_i_mul78_claswp18_im0_cma_R_v_0;
    assign SE_i_mul78_claswp18_im0_cma_s_tv_1 = bubble_out_i_mul78_claswp18_im8_cma_data_reg_stall_out & SE_i_mul78_claswp18_im0_cma_R_v_1;
    assign SE_i_mul78_claswp18_im0_cma_s_tv_2 = bubble_out_i_mul78_claswp18_ma3_cma_data_reg_stall_out & SE_i_mul78_claswp18_im0_cma_R_v_2;
    // Backward Enable generation
    assign SE_i_mul78_claswp18_im0_cma_or0 = SE_i_mul78_claswp18_im0_cma_s_tv_0;
    assign SE_i_mul78_claswp18_im0_cma_or1 = SE_i_mul78_claswp18_im0_cma_s_tv_1 | SE_i_mul78_claswp18_im0_cma_or0;
    assign SE_i_mul78_claswp18_im0_cma_backEN = ~ (SE_i_mul78_claswp18_im0_cma_s_tv_2 | SE_i_mul78_claswp18_im0_cma_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_mul78_claswp18_im0_cma_and0 = SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_V1 & SE_i_mul78_claswp18_im0_cma_backEN;
    assign SE_i_mul78_claswp18_im0_cma_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_claswp37_claswp17_V0 & SE_i_mul78_claswp18_im0_cma_and0;
    // Backward Stall generation
    assign SE_i_mul78_claswp18_im0_cma_backStall = ~ (SE_i_mul78_claswp18_im0_cma_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_mul78_claswp18_im0_cma_R_s_0 <= 1'b0;
            SE_i_mul78_claswp18_im0_cma_R_s_1 <= 1'b0;
            SE_i_mul78_claswp18_im0_cma_R_v_0 <= 1'b0;
            SE_i_mul78_claswp18_im0_cma_R_v_1 <= 1'b0;
            SE_i_mul78_claswp18_im0_cma_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_mul78_claswp18_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul78_claswp18_im0_cma_R_s_0 <= SE_i_mul78_claswp18_im0_cma_v_s_0;
            end

            if (SE_i_mul78_claswp18_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul78_claswp18_im0_cma_R_s_1 <= SE_i_mul78_claswp18_im0_cma_R_s_0;
            end

            if (SE_i_mul78_claswp18_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul78_claswp18_im0_cma_R_v_0 <= SE_i_mul78_claswp18_im0_cma_R_v_0 & SE_i_mul78_claswp18_im0_cma_s_tv_0;
            end
            else
            begin
                SE_i_mul78_claswp18_im0_cma_R_v_0 <= SE_i_mul78_claswp18_im0_cma_R_s_1;
            end

            if (SE_i_mul78_claswp18_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul78_claswp18_im0_cma_R_v_1 <= SE_i_mul78_claswp18_im0_cma_R_v_1 & SE_i_mul78_claswp18_im0_cma_s_tv_1;
            end
            else
            begin
                SE_i_mul78_claswp18_im0_cma_R_v_1 <= SE_i_mul78_claswp18_im0_cma_R_s_1;
            end

            if (SE_i_mul78_claswp18_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul78_claswp18_im0_cma_R_v_2 <= SE_i_mul78_claswp18_im0_cma_R_v_2 & SE_i_mul78_claswp18_im0_cma_s_tv_2;
            end
            else
            begin
                SE_i_mul78_claswp18_im0_cma_R_v_2 <= SE_i_mul78_claswp18_im0_cma_R_s_1;
            end

        end
    end

    // SE_out_i_llvm_fpga_push_i1_push40_claswp27(STALLENABLE,1054)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_push40_claswp27_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_push40_claswp27_wireValid = i_llvm_fpga_push_i1_push40_claswp27_out_valid_out;

    // bubble_join_redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo(BITJOIN,856)
    assign bubble_join_redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_q = redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_data_out;

    // bubble_select_redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo(BITSELECT,857)
    assign bubble_select_redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_b = $unsigned(bubble_join_redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_push40_claswp27(BLACKBOX,92)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_40@20000000
    // out out_feedback_valid_out_40@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    claswp_i_llvm_fpga_push_i1_push40_0 thei_llvm_fpga_push_i1_push40_claswp27 (
        .in_data_in(bubble_select_redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_b),
        .in_feedback_stall_in_40(i_llvm_fpga_pop_i1_pop40_claswp26_out_feedback_stall_out_40),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_claswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_push40_claswp27_backStall),
        .in_valid_in(SE_out_redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_V0),
        .out_data_out(),
        .out_feedback_out_40(i_llvm_fpga_push_i1_push40_claswp27_out_feedback_out_40),
        .out_feedback_valid_out_40(i_llvm_fpga_push_i1_push40_claswp27_out_feedback_valid_out_40),
        .out_stall_out(i_llvm_fpga_push_i1_push40_claswp27_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_push40_claswp27_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo(STALLENABLE,1263)
    // Valid signal propagation
    assign SE_out_redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_V0 = SE_out_redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_backStall = i_llvm_fpga_push_i1_push40_claswp27_out_stall_out | ~ (SE_out_redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_and0 = redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_valid_out;
    assign SE_out_redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V13 & SE_out_redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_and0;

    // redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo(STALLFIFO,595)
    assign redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_valid_in = SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_V1;
    assign redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_stall_in = SE_out_redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_backStall;
    assign redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_data_in = bubble_select_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_b;
    assign redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_valid_in_bitsignaltemp = redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_valid_in[0];
    assign redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_stall_in_bitsignaltemp = redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_stall_in[0];
    assign redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_valid_out[0] = redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_valid_out_bitsignaltemp;
    assign redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_stall_out[0] = redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(38),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo (
        .valid_in(redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_b),
        .valid_out(redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_pop40_claswp26(BITJOIN,722)
    assign bubble_join_i_llvm_fpga_pop_i1_pop40_claswp26_q = i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_pop40_claswp26(BITSELECT,723)
    assign bubble_select_i_llvm_fpga_pop_i1_pop40_claswp26_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_pop40_claswp26_q[0:0]);

    // SE_out_i_llvm_fpga_pop_i1_pop40_claswp26(STALLENABLE,994)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_pop40_claswp26_V0 = SE_out_i_llvm_fpga_pop_i1_pop40_claswp26_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_pop40_claswp26_backStall = redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_stall_out | ~ (SE_out_i_llvm_fpga_pop_i1_pop40_claswp26_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_pop40_claswp26_wireValid = i_llvm_fpga_pop_i1_pop40_claswp26_out_valid_out;

    // redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo(STALLFIFO,594)
    assign redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_pop40_claswp26_V0;
    assign redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_stall_in = SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_backStall;
    assign redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_pop40_claswp26_b;
    assign redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_valid_in_bitsignaltemp = redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_valid_in[0];
    assign redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_stall_in_bitsignaltemp = redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_stall_in[0];
    assign redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_valid_out[0] = redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_valid_out_bitsignaltemp;
    assign redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_stall_out[0] = redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(58),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo (
        .valid_in(redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_valid_in_bitsignaltemp),
        .stall_in(redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_pop40_claswp26_b),
        .valid_out(redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_valid_out_bitsignaltemp),
        .stall_out(redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_stall_out_bitsignaltemp),
        .data_out(redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo(STALLENABLE,1261)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_fromReg0 <= '0;
            SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_fromReg0 <= SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_toReg0;
            // Successor 1
            SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_fromReg1 <= SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_consumed0 = (~ (SE_i_cmp76_claswp15_backStall) & SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_wireValid) | SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_fromReg0;
    assign SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_consumed1 = (~ (redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_stall_out) & SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_wireValid) | SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_fromReg1;
    // Consuming
    assign SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_StallValid = SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_backStall & SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_wireValid;
    assign SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_toReg0 = SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_StallValid & SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_consumed0;
    assign SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_toReg1 = SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_StallValid & SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_or0 = SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_consumed0;
    assign SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_wireStall = ~ (SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_consumed1 & SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_or0);
    assign SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_backStall = SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_V0 = SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_wireValid & ~ (SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_fromReg0);
    assign SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_V1 = SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_wireValid & ~ (SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_wireValid = redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_valid_out;

    // SE_out_i_llvm_fpga_push_i32_lm19012230_push41_claswp14(STALLENABLE,1060)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i32_lm19012230_push41_claswp14_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i32_lm19012230_push41_claswp14_wireValid = i_llvm_fpga_push_i32_lm19012230_push41_claswp14_out_valid_out;

    // bubble_join_redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo(BITJOIN,841)
    assign bubble_join_redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_q = redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_data_out;

    // bubble_select_redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo(BITSELECT,842)
    assign bubble_select_redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_b = $unsigned(bubble_join_redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_q[31:0]);

    // i_llvm_fpga_push_i32_lm19012230_push41_claswp14(BLACKBOX,95)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_41@20000000
    // out out_feedback_valid_out_41@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    claswp_i_llvm_fpga_push_i32_lm19012230_push41_0 thei_llvm_fpga_push_i32_lm19012230_push41_claswp14 (
        .in_data_in(bubble_select_redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_b),
        .in_feedback_stall_in_41(i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_feedback_stall_out_41),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_claswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i32_lm19012230_push41_claswp14_backStall),
        .in_valid_in(SE_out_redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_V0),
        .out_data_out(),
        .out_feedback_out_41(i_llvm_fpga_push_i32_lm19012230_push41_claswp14_out_feedback_out_41),
        .out_feedback_valid_out_41(i_llvm_fpga_push_i32_lm19012230_push41_claswp14_out_feedback_valid_out_41),
        .out_stall_out(i_llvm_fpga_push_i32_lm19012230_push41_claswp14_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i32_lm19012230_push41_claswp14_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo(STALLENABLE,1253)
    // Valid signal propagation
    assign SE_out_redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_V0 = SE_out_redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_backStall = i_llvm_fpga_push_i32_lm19012230_push41_claswp14_out_stall_out | ~ (SE_out_redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_and0 = redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_valid_out;
    assign SE_out_redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V16 & SE_out_redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_and0;

    // redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo(STALLFIFO,590)
    assign redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_valid_in = SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_V1;
    assign redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_stall_in = SE_out_redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_backStall;
    assign redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_data_in = bubble_select_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_b;
    assign redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_valid_in_bitsignaltemp = redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_valid_in[0];
    assign redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_stall_in_bitsignaltemp = redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_stall_in[0];
    assign redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_valid_out[0] = redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_valid_out_bitsignaltemp;
    assign redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_stall_out[0] = redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(38),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo (
        .valid_in(redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_b),
        .valid_out(redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13(BITJOIN,731)
    assign bubble_join_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_q = i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13(BITSELECT,732)
    assign bubble_select_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_b = $unsigned(bubble_join_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_q[31:0]);

    // SE_out_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13(STALLENABLE,1000)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_V0 = SE_out_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_backStall = redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_stall_out | ~ (SE_out_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_wireValid = i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_valid_out;

    // redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo(STALLFIFO,589)
    assign redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_valid_in = SE_out_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_V0;
    assign redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_stall_in = SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_backStall;
    assign redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_data_in = bubble_select_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_b;
    assign redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_valid_in_bitsignaltemp = redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_valid_in[0];
    assign redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_stall_in_bitsignaltemp = redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_stall_in[0];
    assign redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_valid_out[0] = redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_valid_out_bitsignaltemp;
    assign redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_stall_out[0] = redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(58),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo (
        .valid_in(redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_valid_in_bitsignaltemp),
        .stall_in(redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_b),
        .valid_out(redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_valid_out_bitsignaltemp),
        .stall_out(redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_stall_out_bitsignaltemp),
        .data_out(redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo(STALLENABLE,1251)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_fromReg0 <= '0;
            SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_fromReg0 <= SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_toReg0;
            // Successor 1
            SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_fromReg1 <= SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_consumed0 = (~ (SE_i_cmp76_claswp15_backStall) & SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_wireValid) | SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_fromReg0;
    assign SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_consumed1 = (~ (redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_stall_out) & SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_wireValid) | SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_fromReg1;
    // Consuming
    assign SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_StallValid = SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_backStall & SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_wireValid;
    assign SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_toReg0 = SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_StallValid & SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_consumed0;
    assign SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_toReg1 = SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_StallValid & SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_or0 = SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_consumed0;
    assign SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_wireStall = ~ (SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_consumed1 & SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_or0);
    assign SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_backStall = SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_V0 = SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_wireValid & ~ (SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_fromReg0);
    assign SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_V1 = SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_wireValid & ~ (SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_wireValid = redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_valid_out;

    // SE_i_cmp76_claswp15(STALLENABLE,925)
    // Valid signal propagation
    assign SE_i_cmp76_claswp15_V0 = SE_i_cmp76_claswp15_wireValid;
    // Backward Stall generation
    assign SE_i_cmp76_claswp15_backStall = SE_i_phi_decision211_xor_and_i0_claswp30_backStall | ~ (SE_i_cmp76_claswp15_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_cmp76_claswp15_and0 = SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_V0;
    assign SE_i_cmp76_claswp15_and1 = SE_out_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_V0 & SE_i_cmp76_claswp15_and0;
    assign SE_i_cmp76_claswp15_wireValid = SE_out_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_V0 & SE_i_cmp76_claswp15_and1;

    // redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0(REG,565)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backEN == 1'b1)
        begin
            redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_q <= $unsigned(redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_q);
        end
    end

    // redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1(REG,566)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_q <= $unsigned(1'b0);
        end
        else if (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_backEN == 1'b1)
        begin
            redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_q <= $unsigned(redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_q);
        end
    end

    // redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2(REG,567)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_q <= $unsigned(1'b0);
        end
        else if (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_backEN == 1'b1)
        begin
            redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_q <= $unsigned(redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_q);
        end
    end

    // SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3(STALLREG,1729)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_r_valid <= 1'b0;
            SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_r_valid <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_backStall & (SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_r_valid | SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_i_valid);

            if (SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_r_data0 <= $unsigned(redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_q);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_i_valid = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_V0;
    // Stall signal propagation
    assign SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_backStall = SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_r_valid | ~ (SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_i_valid);

    // Valid
    assign SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V = SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_r_valid == 1'b1 ? SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_r_valid : SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_i_valid;

    assign SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_D0 = SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_r_valid == 1'b1 ? SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_r_data0 : redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_q;

    // SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2(STALLENABLE,1213)
    // Valid signal propagation
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_V0 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_R_v_0;
    // Stall signal propagation
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_s_tv_0 = SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_backStall & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_R_v_0;
    // Backward Enable generation
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_backEN = ~ (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_v_s_0 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_backEN & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_V0;
    // Backward Stall generation
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_backStall = ~ (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_backEN == 1'b0)
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_R_v_0 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_R_v_0 & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_s_tv_0;
            end
            else
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_R_v_0 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_v_s_0;
            end

        end
    end

    // SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1(STALLENABLE,1212)
    // Valid signal propagation
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_V0 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_R_v_0;
    // Stall signal propagation
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_s_tv_0 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_2_backStall & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_R_v_0;
    // Backward Enable generation
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_backEN = ~ (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_v_s_0 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_backEN & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V0;
    // Backward Stall generation
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_backStall = ~ (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_backEN == 1'b0)
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_R_v_0 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_R_v_0 & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_s_tv_0;
            end
            else
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_R_v_0 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_v_s_0;
            end

        end
    end

    // SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0(STALLENABLE,1211)
    // Valid signal propagation
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_V0 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_0;
    // Stall signal propagation
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_0 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_1_backStall & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_0;
    // Backward Enable generation
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backEN = ~ (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_v_s_0 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backEN & SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_V1;
    // Backward Stall generation
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backStall = ~ (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backEN == 1'b0)
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_0 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_0 & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_s_tv_0;
            end
            else
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_R_v_0 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_v_s_0;
            end

        end
    end

    // SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo(STALLENABLE,1209)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_fromReg0 <= '0;
            SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_fromReg0 <= SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_toReg0;
            // Successor 1
            SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_fromReg1 <= SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_consumed0 = (~ (SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_backStall) & SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_wireValid) | SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_fromReg0;
    assign SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_consumed1 = (~ (i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_out_stall_out) & SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_wireValid) | SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_fromReg1;
    // Consuming
    assign SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_StallValid = SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_backStall & SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_wireValid;
    assign SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_toReg0 = SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_StallValid & SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_consumed0;
    assign SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_toReg1 = SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_StallValid & SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_or0 = SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_consumed0;
    assign SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_wireStall = ~ (SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_consumed1 & SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_or0);
    assign SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_backStall = SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_V0 = SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_wireValid & ~ (SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_fromReg0);
    assign SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_V1 = SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_wireValid & ~ (SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_wireValid = redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_valid_out;

    // SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0(STALLENABLE,1210)
    // Valid signal propagation
    assign SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_V0 = SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_0;
    assign SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_V1 = SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_1;
    // Stall signal propagation
    assign SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_s_tv_0 = SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_backStall & SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_0;
    assign SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_s_tv_1 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_0_backStall & SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_1;
    // Backward Enable generation
    assign SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_or0 = SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_s_tv_0;
    assign SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_backEN = ~ (SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_s_tv_1 | SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_v_s_0 = SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_backEN & SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_V0;
    // Backward Stall generation
    assign SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_backStall = ~ (SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_0 <= 1'b0;
            SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_backEN == 1'b0)
            begin
                SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_0 <= SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_0 & SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_s_tv_0;
            end
            else
            begin
                SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_0 <= SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_v_s_0;
            end

            if (SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_backEN == 1'b0)
            begin
                SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_1 <= SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_1 & SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_s_tv_1;
            end
            else
            begin
                SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_R_v_1 <= SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_v_s_0;
            end

        end
    end

    // bubble_join_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo(BITJOIN,790)
    assign bubble_join_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_q = redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_data_out;

    // bubble_select_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo(BITSELECT,791)
    assign bubble_select_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_b = $unsigned(bubble_join_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_q[0:0]);

    // c_i32_undef150(CONSTANT,9)
    assign c_i32_undef150_q = $unsigned(32'b00000000000000000000000000000000);

    // i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11(BLACKBOX,67)@58
    // in in_stall_in@20000000
    // out out_data_out@59
    // out out_feedback_stall_out_19@20000000
    // out out_stall_out@20000000
    // out out_valid_out@59
    claswp_i_llvm_fpga_pop_i32_storemerge68_pop19_0 thei_llvm_fpga_pop_i32_storemerge68_pop19_claswp11 (
        .in_data_in(c_i32_undef150_q),
        .in_dir(bubble_select_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_b),
        .in_feedback_in_19(i_llvm_fpga_push_i32_storemerge68_push19_claswp138_out_feedback_out_19),
        .in_feedback_valid_in_19(i_llvm_fpga_push_i32_storemerge68_push19_claswp138_out_feedback_valid_out_19),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_backStall),
        .in_valid_in(SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_V1),
        .out_data_out(i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_out_data_out),
        .out_feedback_stall_out_19(i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_out_feedback_stall_out_19),
        .out_stall_out(i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11(STALLENABLE,1004)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_fromReg0 <= SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_fromReg1 <= SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_fromReg2 <= SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_consumed0 = (~ (SE_i_cmp76_claswp15_backStall) & SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_wireValid) | SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_consumed1 = (~ (SE_i_mul78_claswp18_im0_cma_backStall) & SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_wireValid) | SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_consumed2 = (~ (redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_wireValid) | SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_StallValid = SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_backStall & SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_wireValid;
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_toReg0 = SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_StallValid & SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_consumed0;
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_toReg1 = SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_StallValid & SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_consumed1;
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_toReg2 = SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_StallValid & SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_or0 = SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_consumed0;
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_or1 = SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_consumed1 & SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_or0;
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_wireStall = ~ (SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_consumed2 & SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_or1);
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_backStall = SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_V0 = SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_V1 = SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_V2 = SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_and0 = i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_out_valid_out;
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_and1 = i_llvm_fpga_ffwd_dest_i32_inc61182_claswp10_out_valid_out & SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_and0;
    assign SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_wireValid = SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_V0 & SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_and1;

    // i_llvm_fpga_ffwd_dest_i32_inc61182_claswp10(BLACKBOX,30)@59
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    claswp_i_llvm_fpga_ffwd_dest_i32_inc61182_0 thei_llvm_fpga_ffwd_dest_i32_inc61182_claswp10 (
        .in_intel_reserved_ffwd_26_0(in_intel_reserved_ffwd_26_0),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_backStall),
        .in_valid_in(SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_1_V0),
        .out_dest_data_out_26_0(i_llvm_fpga_ffwd_dest_i32_inc61182_claswp10_out_dest_data_out_26_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_inc61182_claswp10_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_inc61182_claswp10_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_inc61182_claswp10(BITJOIN,621)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_inc61182_claswp10_q = i_llvm_fpga_ffwd_dest_i32_inc61182_claswp10_out_dest_data_out_26_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_inc61182_claswp10(BITSELECT,622)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_inc61182_claswp10_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_inc61182_claswp10_q[31:0]);

    // bubble_join_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11(BITJOIN,737)
    assign bubble_join_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_q = i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11(BITSELECT,738)
    assign bubble_select_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_b = $unsigned(bubble_join_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_q[31:0]);

    // redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0(REG,564)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_backEN == 1'b1)
        begin
            redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_q <= $unsigned(bubble_select_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_b);
        end
    end

    // i_storemerge68_replace_phi_claswp12(MUX,159)@59
    assign i_storemerge68_replace_phi_claswp12_s = redist9_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_58_0_q;
    always @(i_storemerge68_replace_phi_claswp12_s or bubble_select_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_b or bubble_select_i_llvm_fpga_ffwd_dest_i32_inc61182_claswp10_b)
    begin
        unique case (i_storemerge68_replace_phi_claswp12_s)
            1'b0 : i_storemerge68_replace_phi_claswp12_q = bubble_select_i_llvm_fpga_pop_i32_storemerge68_pop19_claswp11_b;
            1'b1 : i_storemerge68_replace_phi_claswp12_q = bubble_select_i_llvm_fpga_ffwd_dest_i32_inc61182_claswp10_b;
            default : i_storemerge68_replace_phi_claswp12_q = 32'b0;
        endcase
    end

    // bubble_join_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo(BITJOIN,838)
    assign bubble_join_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_q = redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_data_out;

    // bubble_select_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo(BITSELECT,839)
    assign bubble_select_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_b = $unsigned(bubble_join_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_q[31:0]);

    // i_cmp76_claswp15(COMPARE,21)@59
    assign i_cmp76_claswp15_a = $unsigned({{2{bubble_select_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_b[31]}}, bubble_select_redist36_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_57_fifo_b});
    assign i_cmp76_claswp15_b = $unsigned({{2{i_storemerge68_replace_phi_claswp12_q[31]}}, i_storemerge68_replace_phi_claswp12_q});
    assign i_cmp76_claswp15_o = $unsigned($signed(i_cmp76_claswp15_a) - $signed(i_cmp76_claswp15_b));
    assign i_cmp76_claswp15_n[0] = ~ (i_cmp76_claswp15_o[33]);

    // bubble_join_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo(BITJOIN,853)
    assign bubble_join_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_q = redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_data_out;

    // bubble_select_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo(BITSELECT,854)
    assign bubble_select_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_b = $unsigned(bubble_join_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_q[0:0]);

    // i_phi_decision192_xor_and_i0_claswp28(LOGICAL,113)@59
    assign i_phi_decision192_xor_and_i0_claswp28_q = bubble_select_redist41_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_57_fifo_b & i_cmp76_claswp15_n;

    // SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_4(STALLENABLE,1505)
    // Valid signal propagation
    assign SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_4_V0 = SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_4_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_4_backStall = i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29_out_stall_out | ~ (SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_4_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_4_wireValid = bubble_out_claswp_B6_merge_reg_aunroll_x_4_reg_valid_out;

    // SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29(STALLENABLE,928)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29_backStall = SE_i_phi_decision211_xor_and_i0_claswp30_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29_wireValid = i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29_out_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29(BLACKBOX,29)@59
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    claswp_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_0 thei_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29 (
        .in_intel_reserved_ffwd_27_0(in_intel_reserved_ffwd_27_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29_backStall),
        .in_valid_in(SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_4_V0),
        .out_dest_data_out_27_0(i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29_out_dest_data_out_27_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29(BITJOIN,618)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29_q = i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29_out_dest_data_out_27_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29(BITSELECT,619)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29_q[0:0]);

    // SE_i_phi_decision211_xor_and_i0_claswp30(STALLENABLE,1078)
    // Valid signal propagation
    assign SE_i_phi_decision211_xor_and_i0_claswp30_V0 = SE_i_phi_decision211_xor_and_i0_claswp30_R_v_0;
    // Stall signal propagation
    assign SE_i_phi_decision211_xor_and_i0_claswp30_s_tv_0 = SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_backStall & SE_i_phi_decision211_xor_and_i0_claswp30_R_v_0;
    // Backward Enable generation
    assign SE_i_phi_decision211_xor_and_i0_claswp30_backEN = ~ (SE_i_phi_decision211_xor_and_i0_claswp30_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_phi_decision211_xor_and_i0_claswp30_and0 = SE_i_cmp76_claswp15_V0 & SE_i_phi_decision211_xor_and_i0_claswp30_backEN;
    assign SE_i_phi_decision211_xor_and_i0_claswp30_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29_V0 & SE_i_phi_decision211_xor_and_i0_claswp30_and0;
    // Backward Stall generation
    assign SE_i_phi_decision211_xor_and_i0_claswp30_backStall = ~ (SE_i_phi_decision211_xor_and_i0_claswp30_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_phi_decision211_xor_and_i0_claswp30_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_phi_decision211_xor_and_i0_claswp30_backEN == 1'b0)
            begin
                SE_i_phi_decision211_xor_and_i0_claswp30_R_v_0 <= SE_i_phi_decision211_xor_and_i0_claswp30_R_v_0 & SE_i_phi_decision211_xor_and_i0_claswp30_s_tv_0;
            end
            else
            begin
                SE_i_phi_decision211_xor_and_i0_claswp30_R_v_0 <= SE_i_phi_decision211_xor_and_i0_claswp30_v_s_0;
            end

        end
    end

    // i_phi_decision211_xor_and_i0_claswp30(LOGICAL,114)@59 + 1
    assign i_phi_decision211_xor_and_i0_claswp30_qi = bubble_select_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_claswp29_b & i_phi_decision192_xor_and_i0_claswp28_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_phi_decision211_xor_and_i0_claswp30_delay ( .xin(i_phi_decision211_xor_and_i0_claswp30_qi), .xout(i_phi_decision211_xor_and_i0_claswp30_q), .ena(SE_i_phi_decision211_xor_and_i0_claswp30_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0(REG,577)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_backEN == 1'b1)
        begin
            redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_q <= $unsigned(i_phi_decision211_xor_and_i0_claswp30_q);
        end
    end

    // SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0(STALLENABLE,1230)
    // Valid signal propagation
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_V0 = SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_R_v_0;
    // Stall signal propagation
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_s_tv_0 = SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_backStall & SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_R_v_0;
    // Backward Enable generation
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_backEN = ~ (SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_v_s_0 = SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_backEN & SE_i_phi_decision211_xor_and_i0_claswp30_V0;
    // Backward Stall generation
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_backStall = ~ (SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_backEN == 1'b0)
            begin
                SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_R_v_0 <= SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_R_v_0 & SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_s_tv_0;
            end
            else
            begin
                SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_R_v_0 <= SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_v_s_0;
            end

        end
    end

    // SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1(STALLREG,1730)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_r_valid <= 1'b0;
            SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_r_valid <= SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_backStall & (SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_r_valid | SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_i_valid);

            if (SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_r_data0 <= $unsigned(redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_q);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_i_valid = SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_V0;
    // Stall signal propagation
    assign SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_backStall = SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_r_valid | ~ (SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_i_valid);

    // Valid
    assign SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_V = SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_r_valid == 1'b1 ? SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_r_valid : SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_i_valid;

    assign SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_D0 = SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_r_valid == 1'b1 ? SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_r_data0 : redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_0_q;

    // redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1(REG,578)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_q <= $unsigned(1'b0);
        end
        else if (SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_backEN == 1'b1)
        begin
            redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_q <= $unsigned(SR_SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_D0);
        end
    end

    // redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2(REG,579)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_q <= $unsigned(1'b0);
        end
        else if (SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_backEN == 1'b1)
        begin
            redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_q <= $unsigned(redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_q);
        end
    end

    // redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3(REG,580)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_q <= $unsigned(1'b0);
        end
        else if (SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_backEN == 1'b1)
        begin
            redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_q <= $unsigned(redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_q);
        end
    end

    // redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo(STALLFIFO,581)
    assign redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_valid_in = SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_V1;
    assign redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_stall_in = SE_out_redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_backStall;
    assign redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_data_in = redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_q;
    assign redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_valid_in_bitsignaltemp = redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_valid_in[0];
    assign redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_stall_in_bitsignaltemp = redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_stall_in[0];
    assign redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_valid_out[0] = redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_valid_out_bitsignaltemp;
    assign redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_stall_out[0] = redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo (
        .valid_in(redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_valid_in_bitsignaltemp),
        .stall_in(redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_stall_in_bitsignaltemp),
        .data_in(redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_q),
        .valid_out(redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_valid_out_bitsignaltemp),
        .stall_out(redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_stall_out_bitsignaltemp),
        .data_out(redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2(STALLENABLE,1232)
    // Valid signal propagation
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_V0 = SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_R_v_0;
    // Stall signal propagation
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_s_tv_0 = SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_backStall & SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_R_v_0;
    // Backward Enable generation
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_backEN = ~ (SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_v_s_0 = SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_backEN & SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_1_V0;
    // Backward Stall generation
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_backStall = ~ (SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_backEN == 1'b0)
            begin
                SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_R_v_0 <= SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_R_v_0 & SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_s_tv_0;
            end
            else
            begin
                SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_R_v_0 <= SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_v_s_0;
            end

        end
    end

    // SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3(STALLENABLE,1233)
    // Valid signal propagation
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_V0 = SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_R_v_0;
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_V1 = SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_R_v_1;
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_V2 = SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_R_v_2;
    // Stall signal propagation
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_s_tv_0 = SE_i_or_claswp33_backStall & SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_R_v_0;
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_s_tv_1 = redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_stall_out & SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_R_v_1;
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_s_tv_2 = redist31_i_notcmp_claswp31_q_31_fifo_stall_out & SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_R_v_2;
    // Backward Enable generation
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_or0 = SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_s_tv_0;
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_or1 = SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_s_tv_1 | SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_or0;
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_backEN = ~ (SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_s_tv_2 | SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_v_s_0 = SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_backEN & SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_2_V0;
    // Backward Stall generation
    assign SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_backStall = ~ (SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_R_v_0 <= 1'b0;
            SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_R_v_1 <= 1'b0;
            SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_backEN == 1'b0)
            begin
                SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_R_v_0 <= SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_R_v_0 & SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_s_tv_0;
            end
            else
            begin
                SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_R_v_0 <= SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_v_s_0;
            end

            if (SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_backEN == 1'b0)
            begin
                SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_R_v_1 <= SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_R_v_1 & SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_s_tv_1;
            end
            else
            begin
                SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_R_v_1 <= SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_v_s_0;
            end

            if (SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_backEN == 1'b0)
            begin
                SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_R_v_2 <= SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_R_v_2 & SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_s_tv_2;
            end
            else
            begin
                SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_R_v_2 <= SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_v_s_0;
            end

        end
    end

    // redist31_i_notcmp_claswp31_q_31_fifo(STALLFIFO,584)
    assign redist31_i_notcmp_claswp31_q_31_fifo_valid_in = SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_V2;
    assign redist31_i_notcmp_claswp31_q_31_fifo_stall_in = SE_out_redist31_i_notcmp_claswp31_q_31_fifo_backStall;
    assign redist31_i_notcmp_claswp31_q_31_fifo_data_in = i_notcmp_claswp31_q;
    assign redist31_i_notcmp_claswp31_q_31_fifo_valid_in_bitsignaltemp = redist31_i_notcmp_claswp31_q_31_fifo_valid_in[0];
    assign redist31_i_notcmp_claswp31_q_31_fifo_stall_in_bitsignaltemp = redist31_i_notcmp_claswp31_q_31_fifo_stall_in[0];
    assign redist31_i_notcmp_claswp31_q_31_fifo_valid_out[0] = redist31_i_notcmp_claswp31_q_31_fifo_valid_out_bitsignaltemp;
    assign redist31_i_notcmp_claswp31_q_31_fifo_stall_out[0] = redist31_i_notcmp_claswp31_q_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist31_i_notcmp_claswp31_q_31_fifo (
        .valid_in(redist31_i_notcmp_claswp31_q_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist31_i_notcmp_claswp31_q_31_fifo_stall_in_bitsignaltemp),
        .data_in(i_notcmp_claswp31_q),
        .valid_out(redist31_i_notcmp_claswp31_q_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist31_i_notcmp_claswp31_q_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist31_i_notcmp_claswp31_q_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist31_i_notcmp_claswp31_q_31_fifo(BITJOIN,823)
    assign bubble_join_redist31_i_notcmp_claswp31_q_31_fifo_q = redist31_i_notcmp_claswp31_q_31_fifo_data_out;

    // bubble_select_redist31_i_notcmp_claswp31_q_31_fifo(BITSELECT,824)
    assign bubble_select_redist31_i_notcmp_claswp31_q_31_fifo_b = $unsigned(bubble_join_redist31_i_notcmp_claswp31_q_31_fifo_q[0:0]);

    // i_masked_claswp139(LOGICAL,105)@95 + 1
    assign i_masked_claswp139_qi = bubble_select_redist31_i_notcmp_claswp31_q_31_fifo_b & bubble_select_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_masked_claswp139_delay ( .xin(i_masked_claswp139_qi), .xout(i_masked_claswp139_q), .ena(SE_i_masked_claswp139_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist33_i_masked_claswp139_q_63_fifo(STALLFIFO,586)
    assign redist33_i_masked_claswp139_q_63_fifo_valid_in = SE_i_masked_claswp139_V0;
    assign redist33_i_masked_claswp139_q_63_fifo_stall_in = SE_out_redist33_i_masked_claswp139_q_63_fifo_backStall;
    assign redist33_i_masked_claswp139_q_63_fifo_data_in = i_masked_claswp139_q;
    assign redist33_i_masked_claswp139_q_63_fifo_valid_in_bitsignaltemp = redist33_i_masked_claswp139_q_63_fifo_valid_in[0];
    assign redist33_i_masked_claswp139_q_63_fifo_stall_in_bitsignaltemp = redist33_i_masked_claswp139_q_63_fifo_stall_in[0];
    assign redist33_i_masked_claswp139_q_63_fifo_valid_out[0] = redist33_i_masked_claswp139_q_63_fifo_valid_out_bitsignaltemp;
    assign redist33_i_masked_claswp139_q_63_fifo_stall_out[0] = redist33_i_masked_claswp139_q_63_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist33_i_masked_claswp139_q_63_fifo (
        .valid_in(redist33_i_masked_claswp139_q_63_fifo_valid_in_bitsignaltemp),
        .stall_in(redist33_i_masked_claswp139_q_63_fifo_stall_in_bitsignaltemp),
        .data_in(i_masked_claswp139_q),
        .valid_out(redist33_i_masked_claswp139_q_63_fifo_valid_out_bitsignaltemp),
        .stall_out(redist33_i_masked_claswp139_q_63_fifo_stall_out_bitsignaltemp),
        .data_out(redist33_i_masked_claswp139_q_63_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist31_i_notcmp_claswp31_q_31_fifo(STALLENABLE,1241)
    // Valid signal propagation
    assign SE_out_redist31_i_notcmp_claswp31_q_31_fifo_V0 = SE_out_redist31_i_notcmp_claswp31_q_31_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist31_i_notcmp_claswp31_q_31_fifo_backStall = SE_i_masked_claswp139_backStall | ~ (SE_out_redist31_i_notcmp_claswp31_q_31_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist31_i_notcmp_claswp31_q_31_fifo_wireValid = redist31_i_notcmp_claswp31_q_31_fifo_valid_out;

    // SE_i_masked_claswp139(STALLENABLE,1071)
    // Valid signal propagation
    assign SE_i_masked_claswp139_V0 = SE_i_masked_claswp139_R_v_0;
    // Stall signal propagation
    assign SE_i_masked_claswp139_s_tv_0 = redist33_i_masked_claswp139_q_63_fifo_stall_out & SE_i_masked_claswp139_R_v_0;
    // Backward Enable generation
    assign SE_i_masked_claswp139_backEN = ~ (SE_i_masked_claswp139_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_masked_claswp139_and0 = SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_V1 & SE_i_masked_claswp139_backEN;
    assign SE_i_masked_claswp139_v_s_0 = SE_out_redist31_i_notcmp_claswp31_q_31_fifo_V0 & SE_i_masked_claswp139_and0;
    // Backward Stall generation
    assign SE_i_masked_claswp139_backStall = ~ (SE_i_masked_claswp139_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_masked_claswp139_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_masked_claswp139_backEN == 1'b0)
            begin
                SE_i_masked_claswp139_R_v_0 <= SE_i_masked_claswp139_R_v_0 & SE_i_masked_claswp139_s_tv_0;
            end
            else
            begin
                SE_i_masked_claswp139_R_v_0 <= SE_i_masked_claswp139_v_s_0;
            end

        end
    end

    // SE_out_redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo(STALLENABLE,1235)
    // Valid signal propagation
    assign SE_out_redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_V0 = SE_out_redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_backStall = i_llvm_fpga_push_i1_notexitcond_claswp32_out_stall_out | ~ (SE_out_redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_and0 = redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_valid_out;
    assign SE_out_redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_wireValid = SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_V0 & SE_out_redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_and0;

    // SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo(STALLENABLE,1201)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_fromReg0 <= '0;
            SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_fromReg0 <= SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_toReg0;
            // Successor 1
            SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_fromReg1 <= SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_consumed0 = (~ (SE_out_redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_backStall) & SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_wireValid) | SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_fromReg0;
    assign SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_consumed1 = (~ (SE_i_masked_claswp139_backStall) & SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_wireValid) | SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_fromReg1;
    // Consuming
    assign SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_StallValid = SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_backStall & SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_wireValid;
    assign SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_toReg0 = SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_StallValid & SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_consumed0;
    assign SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_toReg1 = SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_StallValid & SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_or0 = SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_consumed0;
    assign SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_wireStall = ~ (SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_consumed1 & SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_or0);
    assign SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_backStall = SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_V0 = SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_wireValid & ~ (SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_fromReg0);
    assign SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_V1 = SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_wireValid & ~ (SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_wireValid = redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_valid_out;

    // redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo(STALLFIFO,558)
    assign redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_valid_in = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_V2;
    assign redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_stall_in = SE_out_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_backStall;
    assign redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_data_in = i_first_cleanup_claswp1_sel_x_b;
    assign redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_valid_in_bitsignaltemp = redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_valid_in[0];
    assign redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_stall_in_bitsignaltemp = redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_stall_in[0];
    assign redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_valid_out[0] = redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_valid_out_bitsignaltemp;
    assign redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_stall_out[0] = redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist3_i_first_cleanup_claswp1_sel_x_b_31_fifo (
        .valid_in(redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_valid_in_bitsignaltemp),
        .stall_in(redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_stall_in_bitsignaltemp),
        .data_in(i_first_cleanup_claswp1_sel_x_b),
        .valid_out(redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_valid_out_bitsignaltemp),
        .stall_out(redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_stall_out_bitsignaltemp),
        .data_out(redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // leftShiftStage0Idx1Rng1_uid461_i_cleanups_shl_claswp0_shift_x(BITSELECT,460)@64
    assign leftShiftStage0Idx1Rng1_uid461_i_cleanups_shl_claswp0_shift_x_in = bubble_select_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_b[1:0];
    assign leftShiftStage0Idx1Rng1_uid461_i_cleanups_shl_claswp0_shift_x_b = leftShiftStage0Idx1Rng1_uid461_i_cleanups_shl_claswp0_shift_x_in[1:0];

    // leftShiftStage0Idx1_uid462_i_cleanups_shl_claswp0_shift_x(BITJOIN,461)@64
    assign leftShiftStage0Idx1_uid462_i_cleanups_shl_claswp0_shift_x_q = {leftShiftStage0Idx1Rng1_uid461_i_cleanups_shl_claswp0_shift_x_b, GND_q};

    // leftShiftStage0_uid464_i_cleanups_shl_claswp0_shift_x(MUX,463)@64
    assign leftShiftStage0_uid464_i_cleanups_shl_claswp0_shift_x_s = VCC_q;
    always @(leftShiftStage0_uid464_i_cleanups_shl_claswp0_shift_x_s or bubble_select_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_b or leftShiftStage0Idx1_uid462_i_cleanups_shl_claswp0_shift_x_q)
    begin
        unique case (leftShiftStage0_uid464_i_cleanups_shl_claswp0_shift_x_s)
            1'b0 : leftShiftStage0_uid464_i_cleanups_shl_claswp0_shift_x_q = bubble_select_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_b;
            1'b1 : leftShiftStage0_uid464_i_cleanups_shl_claswp0_shift_x_q = leftShiftStage0Idx1_uid462_i_cleanups_shl_claswp0_shift_x_q;
            default : leftShiftStage0_uid464_i_cleanups_shl_claswp0_shift_x_q = 3'b0;
        endcase
    end

    // i_cleanups_shl_claswp3_vt_select_2(BITSELECT,20)@64
    assign i_cleanups_shl_claswp3_vt_select_2_b = leftShiftStage0_uid464_i_cleanups_shl_claswp0_shift_x_q[2:1];

    // i_cleanups_shl_claswp3_vt_join(BITJOIN,19)@64
    assign i_cleanups_shl_claswp3_vt_join_q = {i_cleanups_shl_claswp3_vt_select_2_b, GND_q};

    // i_next_cleanups_claswp34(MUX,107)@64 + 1
    assign i_next_cleanups_claswp34_s = SR_SE_i_next_cleanups_claswp34_D0;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_next_cleanups_claswp34_q <= 3'b0;
        end
        else if (SE_i_next_cleanups_claswp34_backEN == 1'b1)
        begin
            unique case (i_next_cleanups_claswp34_s)
                1'b0 : i_next_cleanups_claswp34_q <= SR_SE_i_next_cleanups_claswp34_D1;
                1'b1 : i_next_cleanups_claswp34_q <= SR_SE_i_next_cleanups_claswp34_D2;
                default : i_next_cleanups_claswp34_q <= 3'b0;
            endcase
        end
    end

    // SE_out_redist32_i_next_cleanups_claswp34_q_32_fifo(STALLENABLE,1243)
    // Valid signal propagation
    assign SE_out_redist32_i_next_cleanups_claswp34_q_32_fifo_V0 = SE_out_redist32_i_next_cleanups_claswp34_q_32_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist32_i_next_cleanups_claswp34_q_32_fifo_backStall = i_llvm_fpga_push_i3_cleanups_push29_claswp35_out_stall_out | ~ (SE_out_redist32_i_next_cleanups_claswp34_q_32_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist32_i_next_cleanups_claswp34_q_32_fifo_and0 = redist32_i_next_cleanups_claswp34_q_32_fifo_valid_out;
    assign SE_out_redist32_i_next_cleanups_claswp34_q_32_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V19 & SE_out_redist32_i_next_cleanups_claswp34_q_32_fifo_and0;

    // redist32_i_next_cleanups_claswp34_q_32_fifo(STALLFIFO,585)
    assign redist32_i_next_cleanups_claswp34_q_32_fifo_valid_in = SE_i_next_cleanups_claswp34_V0;
    assign redist32_i_next_cleanups_claswp34_q_32_fifo_stall_in = SE_out_redist32_i_next_cleanups_claswp34_q_32_fifo_backStall;
    assign redist32_i_next_cleanups_claswp34_q_32_fifo_data_in = i_next_cleanups_claswp34_q;
    assign redist32_i_next_cleanups_claswp34_q_32_fifo_valid_in_bitsignaltemp = redist32_i_next_cleanups_claswp34_q_32_fifo_valid_in[0];
    assign redist32_i_next_cleanups_claswp34_q_32_fifo_stall_in_bitsignaltemp = redist32_i_next_cleanups_claswp34_q_32_fifo_stall_in[0];
    assign redist32_i_next_cleanups_claswp34_q_32_fifo_valid_out[0] = redist32_i_next_cleanups_claswp34_q_32_fifo_valid_out_bitsignaltemp;
    assign redist32_i_next_cleanups_claswp34_q_32_fifo_stall_out[0] = redist32_i_next_cleanups_claswp34_q_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(3),
        .IMPL("ram")
    ) theredist32_i_next_cleanups_claswp34_q_32_fifo (
        .valid_in(redist32_i_next_cleanups_claswp34_q_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist32_i_next_cleanups_claswp34_q_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_next_cleanups_claswp34_q),
        .valid_out(redist32_i_next_cleanups_claswp34_q_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist32_i_next_cleanups_claswp34_q_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist32_i_next_cleanups_claswp34_q_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_next_cleanups_claswp34(STALLENABLE,1072)
    // Valid signal propagation
    assign SE_i_next_cleanups_claswp34_V0 = SE_i_next_cleanups_claswp34_R_v_0;
    // Stall signal propagation
    assign SE_i_next_cleanups_claswp34_s_tv_0 = redist32_i_next_cleanups_claswp34_q_32_fifo_stall_out & SE_i_next_cleanups_claswp34_R_v_0;
    // Backward Enable generation
    assign SE_i_next_cleanups_claswp34_backEN = ~ (SE_i_next_cleanups_claswp34_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_next_cleanups_claswp34_v_s_0 = SE_i_next_cleanups_claswp34_backEN & SR_SE_i_next_cleanups_claswp34_V;
    // Backward Stall generation
    assign SE_i_next_cleanups_claswp34_backStall = ~ (SE_i_next_cleanups_claswp34_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_next_cleanups_claswp34_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_next_cleanups_claswp34_backEN == 1'b0)
            begin
                SE_i_next_cleanups_claswp34_R_v_0 <= SE_i_next_cleanups_claswp34_R_v_0 & SE_i_next_cleanups_claswp34_s_tv_0;
            end
            else
            begin
                SE_i_next_cleanups_claswp34_R_v_0 <= SE_i_next_cleanups_claswp34_v_s_0;
            end

        end
    end

    // SR_SE_i_next_cleanups_claswp34(STALLREG,1736)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_next_cleanups_claswp34_r_valid <= 1'b0;
            SR_SE_i_next_cleanups_claswp34_r_data0 <= 1'bx;
            SR_SE_i_next_cleanups_claswp34_r_data1 <= 3'bxxx;
            SR_SE_i_next_cleanups_claswp34_r_data2 <= 3'bxxx;
        end
        else
        begin
            // Valid
            SR_SE_i_next_cleanups_claswp34_r_valid <= SE_i_next_cleanups_claswp34_backStall & (SR_SE_i_next_cleanups_claswp34_r_valid | SR_SE_i_next_cleanups_claswp34_i_valid);

            if (SR_SE_i_next_cleanups_claswp34_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_next_cleanups_claswp34_r_data0 <= i_or_claswp33_q;
                SR_SE_i_next_cleanups_claswp34_r_data1 <= $unsigned(bubble_select_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_b);
                SR_SE_i_next_cleanups_claswp34_r_data2 <= i_cleanups_shl_claswp3_vt_join_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_next_cleanups_claswp34_and0 = SE_i_or_claswp33_V4;
    assign SR_SE_i_next_cleanups_claswp34_i_valid = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_V0 & SR_SE_i_next_cleanups_claswp34_and0;
    // Stall signal propagation
    assign SR_SE_i_next_cleanups_claswp34_backStall = SR_SE_i_next_cleanups_claswp34_r_valid | ~ (SR_SE_i_next_cleanups_claswp34_i_valid);

    // Valid
    assign SR_SE_i_next_cleanups_claswp34_V = SR_SE_i_next_cleanups_claswp34_r_valid == 1'b1 ? SR_SE_i_next_cleanups_claswp34_r_valid : SR_SE_i_next_cleanups_claswp34_i_valid;

    // Data0
    assign SR_SE_i_next_cleanups_claswp34_D0 = SR_SE_i_next_cleanups_claswp34_r_valid == 1'b1 ? SR_SE_i_next_cleanups_claswp34_r_data0 : i_or_claswp33_q;
    // Data1
    assign SR_SE_i_next_cleanups_claswp34_D1 = SR_SE_i_next_cleanups_claswp34_r_valid == 1'b1 ? SR_SE_i_next_cleanups_claswp34_r_data1 : bubble_select_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_b;
    // Data2
    assign SR_SE_i_next_cleanups_claswp34_D2 = SR_SE_i_next_cleanups_claswp34_r_valid == 1'b1 ? SR_SE_i_next_cleanups_claswp34_r_data2 : i_cleanups_shl_claswp3_vt_join_q;

    // SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0(STALLENABLE,1008)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_fromReg0 <= SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_fromReg1 <= SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_fromReg2 <= SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_consumed0 = (~ (SR_SE_i_next_cleanups_claswp34_backStall) & SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_wireValid) | SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_consumed1 = (~ (SE_i_or_claswp33_backStall) & SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_wireValid) | SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_consumed2 = (~ (redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_wireValid) | SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_StallValid = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_backStall & SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_wireValid;
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_toReg0 = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_StallValid & SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_consumed0;
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_toReg1 = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_StallValid & SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_consumed1;
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_toReg2 = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_StallValid & SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_or0 = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_consumed0;
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_or1 = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_consumed1 & SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_or0;
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_wireStall = ~ (SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_consumed2 & SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_or1);
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_backStall = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_V0 = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_wireValid & ~ (SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_V1 = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_wireValid & ~ (SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_V2 = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_wireValid & ~ (SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_wireValid = i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_out_valid_out;

    // SE_out_i_llvm_fpga_push_i3_cleanups_push29_claswp35(STALLENABLE,1068)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i3_cleanups_push29_claswp35_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i3_cleanups_push29_claswp35_wireValid = i_llvm_fpga_push_i3_cleanups_push29_claswp35_out_valid_out;

    // bubble_join_redist32_i_next_cleanups_claswp34_q_32_fifo(BITJOIN,826)
    assign bubble_join_redist32_i_next_cleanups_claswp34_q_32_fifo_q = redist32_i_next_cleanups_claswp34_q_32_fifo_data_out;

    // bubble_select_redist32_i_next_cleanups_claswp34_q_32_fifo(BITSELECT,827)
    assign bubble_select_redist32_i_next_cleanups_claswp34_q_32_fifo_b = $unsigned(bubble_join_redist32_i_next_cleanups_claswp34_q_32_fifo_q[2:0]);

    // i_llvm_fpga_push_i3_cleanups_push29_claswp35(BLACKBOX,99)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_29@20000000
    // out out_feedback_valid_out_29@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    claswp_i_llvm_fpga_push_i3_cleanups_push29_0 thei_llvm_fpga_push_i3_cleanups_push29_claswp35 (
        .in_data_in(bubble_select_redist32_i_next_cleanups_claswp34_q_32_fifo_b),
        .in_feedback_stall_in_29(i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_out_feedback_stall_out_29),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_claswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i3_cleanups_push29_claswp35_backStall),
        .in_valid_in(SE_out_redist32_i_next_cleanups_claswp34_q_32_fifo_V0),
        .out_data_out(),
        .out_feedback_out_29(i_llvm_fpga_push_i3_cleanups_push29_claswp35_out_feedback_out_29),
        .out_feedback_valid_out_29(i_llvm_fpga_push_i3_cleanups_push29_claswp35_out_feedback_valid_out_29),
        .out_stall_out(i_llvm_fpga_push_i3_cleanups_push29_claswp35_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i3_cleanups_push29_claswp35_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i3_cleanups_pop29_claswp0(BLACKBOX,69)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_29@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    claswp_i_llvm_fpga_pop_i3_cleanups_pop29_0 thei_llvm_fpga_pop_i3_cleanups_pop29_claswp0 (
        .in_data_in(c_i3_3146_q),
        .in_dir(redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_q),
        .in_feedback_in_29(i_llvm_fpga_push_i3_cleanups_push29_claswp35_out_feedback_out_29),
        .in_feedback_valid_in_29(i_llvm_fpga_push_i3_cleanups_push29_claswp35_out_feedback_valid_out_29),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_backStall),
        .in_valid_in(SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V9),
        .out_data_out(i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_out_data_out),
        .out_feedback_stall_out_29(i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_out_feedback_stall_out_29),
        .out_stall_out(i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0(BITJOIN,744)
    assign bubble_join_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_q = i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0(BITSELECT,745)
    assign bubble_select_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_b = $unsigned(bubble_join_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_q[2:0]);

    // i_first_cleanup_claswp1_sel_x(BITSELECT,372)@64
    assign i_first_cleanup_claswp1_sel_x_b = bubble_select_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_b[0:0];

    // i_xor_claswp2(LOGICAL,160)@64
    assign i_xor_claswp2_q = i_first_cleanup_claswp1_sel_x_b ^ VCC_q;

    // i_notcmp_claswp31(LOGICAL,111)@64
    assign i_notcmp_claswp31_q = redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_q ^ VCC_q;

    // i_or_claswp33(LOGICAL,112)@64
    assign i_or_claswp33_q = i_notcmp_claswp31_q | i_xor_claswp2_q;

    // i_reduction_claswp_46_claswp59(LOGICAL,128)@64
    assign i_reduction_claswp_46_claswp59_q = bubble_select_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_b;

    // i_reduction_claswp_48_claswp60(LOGICAL,129)@64
    assign i_reduction_claswp_48_claswp60_q = i_reduction_claswp_45_claswp58_q | i_reduction_claswp_46_claswp59_q;

    // i_reduction_claswp_49_claswp63(LOGICAL,130)@64
    assign i_reduction_claswp_49_claswp63_q = bubble_select_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_b | i_reduction_claswp_48_claswp60_q;

    // i_reduction_claswp_50_claswp64(LOGICAL,131)@64
    assign i_reduction_claswp_50_claswp64_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_b | i_reduction_claswp_49_claswp63_q;

    // i_reduction_claswp_51_claswp65(LOGICAL,132)@64
    assign i_reduction_claswp_51_claswp65_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_b | i_reduction_claswp_50_claswp64_q;

    // i_add89_claswp70(ADD,17)@63
    assign i_add89_claswp70_a = {1'b0, bubble_select_redist38_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_61_fifo_b};
    assign i_add89_claswp70_b = {1'b0, redist21_bgTrunc_i_mul78_claswp18_sel_x_b_1_0_q};
    assign i_add89_claswp70_o = $unsigned(i_add89_claswp70_a) + $unsigned(i_add89_claswp70_b);
    assign i_add89_claswp70_q = i_add89_claswp70_o[32:0];

    // bgTrunc_i_add89_claswp70_sel_x(BITSELECT,323)@63
    assign bgTrunc_i_add89_claswp70_sel_x_b = i_add89_claswp70_q[31:0];

    // i_idxprom90_claswp71_sel_x(BITSELECT,374)@63
    assign i_idxprom90_claswp71_sel_x_b = $unsigned({{32{bgTrunc_i_add89_claswp70_sel_x_b[31]}}, bgTrunc_i_add89_claswp70_sel_x_b[31:0]});

    // i_arrayidx91_claswp0_mult_x_bs1_merged_bit_select(BITSELECT,486)@63
    assign i_arrayidx91_claswp0_mult_x_bs1_merged_bit_select_b = i_idxprom90_claswp71_sel_x_b[63:54];
    assign i_arrayidx91_claswp0_mult_x_bs1_merged_bit_select_c = i_idxprom90_claswp71_sel_x_b[53:36];
    assign i_arrayidx91_claswp0_mult_x_bs1_merged_bit_select_d = i_idxprom90_claswp71_sel_x_b[35:18];
    assign i_arrayidx91_claswp0_mult_x_bs1_merged_bit_select_e = i_idxprom90_claswp71_sel_x_b[17:0];

    // i_arrayidx91_claswp0_mult_x_im0_shift0(BITSHIFT,477)@63
    assign i_arrayidx91_claswp0_mult_x_im0_shift0_qint = { i_arrayidx91_claswp0_mult_x_bs1_merged_bit_select_b, 3'b000 };
    assign i_arrayidx91_claswp0_mult_x_im0_shift0_q = i_arrayidx91_claswp0_mult_x_im0_shift0_qint[12:0];

    // i_arrayidx91_claswp0_mult_x_sums_align_3(BITSHIFT,454)@63
    assign i_arrayidx91_claswp0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx91_claswp0_mult_x_im0_shift0_q}, 14'b00000000000000 };
    assign i_arrayidx91_claswp0_mult_x_sums_align_3_q = i_arrayidx91_claswp0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx91_claswp0_mult_x_im6_shift0(BITSHIFT,479)@63
    assign i_arrayidx91_claswp0_mult_x_im6_shift0_qint = { i_arrayidx91_claswp0_mult_x_bs1_merged_bit_select_d, 3'b000 };
    assign i_arrayidx91_claswp0_mult_x_im6_shift0_q = i_arrayidx91_claswp0_mult_x_im6_shift0_qint[20:0];

    // i_arrayidx91_claswp0_mult_x_sums_align_2(BITSHIFT,453)@63
    assign i_arrayidx91_claswp0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx91_claswp0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx91_claswp0_mult_x_sums_align_2_q = i_arrayidx91_claswp0_mult_x_sums_align_2_qint[39:0];

    // i_arrayidx91_claswp0_mult_x_sums_join_4(BITJOIN,455)@63
    assign i_arrayidx91_claswp0_mult_x_sums_join_4_q = {i_arrayidx91_claswp0_mult_x_sums_align_3_q, i_arrayidx91_claswp0_mult_x_sums_align_2_q};

    // i_arrayidx91_claswp0_mult_x_im3_shift0(BITSHIFT,478)@63
    assign i_arrayidx91_claswp0_mult_x_im3_shift0_qint = { i_arrayidx91_claswp0_mult_x_bs1_merged_bit_select_c, 3'b000 };
    assign i_arrayidx91_claswp0_mult_x_im3_shift0_q = i_arrayidx91_claswp0_mult_x_im3_shift0_qint[20:0];

    // i_arrayidx91_claswp0_mult_x_sums_align_0(BITSHIFT,451)@63
    assign i_arrayidx91_claswp0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx91_claswp0_mult_x_im3_shift0_q}, 14'b00000000000000 };
    assign i_arrayidx91_claswp0_mult_x_sums_align_0_q = i_arrayidx91_claswp0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx91_claswp0_mult_x_im9_shift0(BITSHIFT,480)@63
    assign i_arrayidx91_claswp0_mult_x_im9_shift0_qint = { i_arrayidx91_claswp0_mult_x_bs1_merged_bit_select_e, 3'b000 };
    assign i_arrayidx91_claswp0_mult_x_im9_shift0_q = i_arrayidx91_claswp0_mult_x_im9_shift0_qint[20:0];

    // i_arrayidx91_claswp0_mult_x_sums_join_1(BITJOIN,452)@63
    assign i_arrayidx91_claswp0_mult_x_sums_join_1_q = {i_arrayidx91_claswp0_mult_x_sums_align_0_q, {1'b0, i_arrayidx91_claswp0_mult_x_im9_shift0_q}};

    // i_arrayidx91_claswp0_mult_x_sums_result_add_0_0(ADD,456)@63
    assign i_arrayidx91_claswp0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx91_claswp0_mult_x_sums_join_1_q};
    assign i_arrayidx91_claswp0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx91_claswp0_mult_x_sums_join_4_q};
    assign i_arrayidx91_claswp0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx91_claswp0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx91_claswp0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx91_claswp0_mult_x_sums_result_add_0_0_q = i_arrayidx91_claswp0_mult_x_sums_result_add_0_0_o[68:0];

    // i_arrayidx91_claswp0_mult_extender_x(BITJOIN,364)@63
    assign i_arrayidx91_claswp0_mult_extender_x_q = {i_arrayidx81_claswp0_mult_multconst_x_q, i_arrayidx91_claswp0_mult_x_sums_result_add_0_0_q[67:0]};

    // i_arrayidx91_claswp0_trunc_sel_x(BITSELECT,366)@63
    assign i_arrayidx91_claswp0_trunc_sel_x_b = i_arrayidx91_claswp0_mult_extender_x_q[63:0];

    // redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0(REG,560)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_q <= $unsigned(i_arrayidx91_claswp0_trunc_sel_x_b);
        end
    end

    // SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_5(STALLENABLE,1507)
    // Valid signal propagation
    assign SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_5_V0 = SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_5_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_5_backStall = i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_out_stall_out | ~ (SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_5_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_5_wireValid = bubble_out_claswp_B6_merge_reg_aunroll_x_5_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72(BLACKBOX,32)@64
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    claswp_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_0 thei_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72 (
        .in_intel_reserved_ffwd_21_0(in_intel_reserved_ffwd_21_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_backStall),
        .in_valid_in(SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_5_V0),
        .out_dest_data_out_21_0(i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_out_dest_data_out_21_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72(BITJOIN,627)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_q = i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_out_dest_data_out_21_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72(BITSELECT,628)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_q[63:0]);

    // i_arrayidx91_claswp0_add_x(ADD,358)@64
    assign i_arrayidx91_claswp0_add_x_a = {1'b0, bubble_select_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_b};
    assign i_arrayidx91_claswp0_add_x_b = {1'b0, redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_q};
    assign i_arrayidx91_claswp0_add_x_o = $unsigned(i_arrayidx91_claswp0_add_x_a) + $unsigned(i_arrayidx91_claswp0_add_x_b);
    assign i_arrayidx91_claswp0_add_x_q = i_arrayidx91_claswp0_add_x_o[64:0];

    // i_arrayidx91_claswp0_dupName_0_trunc_sel_x(BITSELECT,367)@64
    assign i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b = i_arrayidx91_claswp0_add_x_q[63:0];

    // SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72(STALLENABLE,934)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_fromReg1 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_fromReg2 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_fromReg2 <= SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_fromReg3 <= SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_consumed0 = (~ (SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_backStall) & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_consumed1 = (~ (redist4_i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b_63_fifo_stall_out) & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_fromReg1;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_consumed2 = (~ (SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_backStall) & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_fromReg2;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_consumed3 = (~ (redist0_i_r92_claswp0_trunc_sel_x_b_63_fifo_stall_out) & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_StallValid = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_backStall & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_StallValid & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_StallValid & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_consumed1;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_toReg2 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_StallValid & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_consumed2;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_toReg3 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_StallValid & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_or0 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_or1 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_or0;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_or2 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_consumed2 & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_or1;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_consumed3 & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_or2);
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_backStall = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_V0 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_V1 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_fromReg1);
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_V2 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_fromReg2);
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_V3 = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_and0 = i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_wireValid = SE_redist5_i_arrayidx91_claswp0_trunc_sel_x_b_1_0_V0 & SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_and0;

    // SE_i_or_claswp33(STALLENABLE,1076)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_or_claswp33_fromReg0 <= '0;
            SE_i_or_claswp33_fromReg1 <= '0;
            SE_i_or_claswp33_fromReg2 <= '0;
            SE_i_or_claswp33_fromReg3 <= '0;
            SE_i_or_claswp33_fromReg4 <= '0;
            SE_i_or_claswp33_fromReg5 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_or_claswp33_fromReg0 <= SE_i_or_claswp33_toReg0;
            // Successor 1
            SE_i_or_claswp33_fromReg1 <= SE_i_or_claswp33_toReg1;
            // Successor 2
            SE_i_or_claswp33_fromReg2 <= SE_i_or_claswp33_toReg2;
            // Successor 3
            SE_i_or_claswp33_fromReg3 <= SE_i_or_claswp33_toReg3;
            // Successor 4
            SE_i_or_claswp33_fromReg4 <= SE_i_or_claswp33_toReg4;
            // Successor 5
            SE_i_or_claswp33_fromReg5 <= SE_i_or_claswp33_toReg5;
        end
    end
    // Input Stall processing
    assign SE_i_or_claswp33_consumed0 = (~ (SR_SE_in_i_llvm_fpga_mem_lm3213_claswp55_backStall) & SE_i_or_claswp33_wireValid) | SE_i_or_claswp33_fromReg0;
    assign SE_i_or_claswp33_consumed1 = (~ (SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_backStall) & SE_i_or_claswp33_wireValid) | SE_i_or_claswp33_fromReg1;
    assign SE_i_or_claswp33_consumed2 = (~ (SR_SE_in_i_llvm_fpga_mem_lm3615_claswp75_backStall) & SE_i_or_claswp33_wireValid) | SE_i_or_claswp33_fromReg2;
    assign SE_i_or_claswp33_consumed3 = (~ (SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_backStall) & SE_i_or_claswp33_wireValid) | SE_i_or_claswp33_fromReg3;
    assign SE_i_or_claswp33_consumed4 = (~ (SR_SE_i_next_cleanups_claswp34_backStall) & SE_i_or_claswp33_wireValid) | SE_i_or_claswp33_fromReg4;
    assign SE_i_or_claswp33_consumed5 = (~ (redist29_i_or_claswp33_q_32_fifo_stall_out) & SE_i_or_claswp33_wireValid) | SE_i_or_claswp33_fromReg5;
    // Consuming
    assign SE_i_or_claswp33_StallValid = SE_i_or_claswp33_backStall & SE_i_or_claswp33_wireValid;
    assign SE_i_or_claswp33_toReg0 = SE_i_or_claswp33_StallValid & SE_i_or_claswp33_consumed0;
    assign SE_i_or_claswp33_toReg1 = SE_i_or_claswp33_StallValid & SE_i_or_claswp33_consumed1;
    assign SE_i_or_claswp33_toReg2 = SE_i_or_claswp33_StallValid & SE_i_or_claswp33_consumed2;
    assign SE_i_or_claswp33_toReg3 = SE_i_or_claswp33_StallValid & SE_i_or_claswp33_consumed3;
    assign SE_i_or_claswp33_toReg4 = SE_i_or_claswp33_StallValid & SE_i_or_claswp33_consumed4;
    assign SE_i_or_claswp33_toReg5 = SE_i_or_claswp33_StallValid & SE_i_or_claswp33_consumed5;
    // Backward Stall generation
    assign SE_i_or_claswp33_or0 = SE_i_or_claswp33_consumed0;
    assign SE_i_or_claswp33_or1 = SE_i_or_claswp33_consumed1 & SE_i_or_claswp33_or0;
    assign SE_i_or_claswp33_or2 = SE_i_or_claswp33_consumed2 & SE_i_or_claswp33_or1;
    assign SE_i_or_claswp33_or3 = SE_i_or_claswp33_consumed3 & SE_i_or_claswp33_or2;
    assign SE_i_or_claswp33_or4 = SE_i_or_claswp33_consumed4 & SE_i_or_claswp33_or3;
    assign SE_i_or_claswp33_wireStall = ~ (SE_i_or_claswp33_consumed5 & SE_i_or_claswp33_or4);
    assign SE_i_or_claswp33_backStall = SE_i_or_claswp33_wireStall;
    // Valid signal propagation
    assign SE_i_or_claswp33_V0 = SE_i_or_claswp33_wireValid & ~ (SE_i_or_claswp33_fromReg0);
    assign SE_i_or_claswp33_V1 = SE_i_or_claswp33_wireValid & ~ (SE_i_or_claswp33_fromReg1);
    assign SE_i_or_claswp33_V2 = SE_i_or_claswp33_wireValid & ~ (SE_i_or_claswp33_fromReg2);
    assign SE_i_or_claswp33_V3 = SE_i_or_claswp33_wireValid & ~ (SE_i_or_claswp33_fromReg3);
    assign SE_i_or_claswp33_V4 = SE_i_or_claswp33_wireValid & ~ (SE_i_or_claswp33_fromReg4);
    assign SE_i_or_claswp33_V5 = SE_i_or_claswp33_wireValid & ~ (SE_i_or_claswp33_fromReg5);
    // Computing multiple Valid(s)
    assign SE_i_or_claswp33_and0 = SE_redist27_i_phi_decision211_xor_and_i0_claswp30_q_5_3_V0;
    assign SE_i_or_claswp33_wireValid = SE_out_i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_V1 & SE_i_or_claswp33_and0;

    // SE_in_i_llvm_fpga_mem_lm3816_claswp100(STALLENABLE,943)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_mem_lm3816_claswp100_V0 = SE_in_i_llvm_fpga_mem_lm3816_claswp100_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_mem_lm3816_claswp100_backStall = i_llvm_fpga_mem_lm3816_claswp100_out_o_stall | ~ (SE_in_i_llvm_fpga_mem_lm3816_claswp100_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_mem_lm3816_claswp100_wireValid = SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_V;

    // SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100(STALLREG,1734)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_r_valid <= 1'b0;
            SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_r_data1 <= 1'bx;
            SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_r_valid <= SE_in_i_llvm_fpga_mem_lm3816_claswp100_backStall & (SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_r_valid | SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_i_valid);

            if (SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_r_data0 <= i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b;
                SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_r_data1 <= i_reduction_claswp_51_claswp65_q;
                SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_r_data2 <= i_or_claswp33_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_and0 = SE_i_or_claswp33_V3;
    assign SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_and1 = SE_i_reduction_claswp_46_claswp59_V1 & SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_and0;
    assign SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_i_valid = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_claswp72_V0 & SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_and1;
    // Stall signal propagation
    assign SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_backStall = SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_r_valid | ~ (SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_i_valid);

    // Valid
    assign SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_V = SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_r_valid : SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_i_valid;

    // Data0
    assign SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_D0 = SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_r_data0 : i_arrayidx91_claswp0_dupName_0_trunc_sel_x_b;
    // Data1
    assign SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_D1 = SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_r_data1 : i_reduction_claswp_51_claswp65_q;
    // Data2
    assign SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_D2 = SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_r_data2 : i_or_claswp33_q;

    // SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66(STALLREG,1733)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_r_valid <= 1'b0;
            SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_r_data1 <= 1'bx;
            SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_r_valid <= SE_in_i_llvm_fpga_mem_lm3414_claswp66_backStall & (SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_r_valid | SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_i_valid);

            if (SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_r_data0 <= i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b;
                SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_r_data1 <= i_reduction_claswp_51_claswp65_q;
                SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_r_data2 <= i_or_claswp33_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_and0 = SE_i_or_claswp33_V1;
    assign SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_and1 = SE_i_reduction_claswp_46_claswp59_V0 & SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_and0;
    assign SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_i_valid = SE_out_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_claswp23_V0 & SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_and1;
    // Stall signal propagation
    assign SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_backStall = SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_r_valid | ~ (SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_i_valid);

    // Valid
    assign SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_V = SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_r_valid : SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_i_valid;

    // Data0
    assign SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_D0 = SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_r_data0 : i_arrayidx81_claswp0_dupName_0_trunc_sel_x_b;
    // Data1
    assign SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_D1 = SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_r_data1 : i_reduction_claswp_51_claswp65_q;
    // Data2
    assign SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_D2 = SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_r_data2 : i_or_claswp33_q;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45(STALLENABLE,962)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_fromReg2 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_fromReg3 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_consumed0 = (~ (SE_i_reduction_claswp_40_claswp48_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_consumed1 = (~ (SE_i_reduction_claswp_46_claswp59_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_consumed2 = (~ (SE_i_reduction_claswp_62_claswp87_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_fromReg2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_consumed3 = (~ (SE_i_reduction_claswp_86_claswp118_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_consumed2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_toReg3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_or2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_or1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_consumed3 & SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_or2);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_fromReg2);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_V3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_wireValid = i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_out_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36(STALLENABLE,988)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_consumed0 = (~ (SE_i_reduction_claswp_39_claswp44_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_consumed1 = (~ (SE_i_reduction_claswp_46_claswp59_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_consumed2 = (~ (SE_i_reduction_claswp_61_claswp86_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_or1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_wireValid = i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_out_valid_out;

    // SE_i_reduction_claswp_45_claswp58(STALLENABLE,1091)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_claswp_45_claswp58_fromReg0 <= '0;
            SE_i_reduction_claswp_45_claswp58_fromReg1 <= '0;
            SE_i_reduction_claswp_45_claswp58_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_claswp_45_claswp58_fromReg0 <= SE_i_reduction_claswp_45_claswp58_toReg0;
            // Successor 1
            SE_i_reduction_claswp_45_claswp58_fromReg1 <= SE_i_reduction_claswp_45_claswp58_toReg1;
            // Successor 2
            SE_i_reduction_claswp_45_claswp58_fromReg2 <= SE_i_reduction_claswp_45_claswp58_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_claswp_45_claswp58_consumed0 = (~ (SE_i_reduction_claswp_105_claswp130_backStall) & SE_i_reduction_claswp_45_claswp58_wireValid) | SE_i_reduction_claswp_45_claswp58_fromReg0;
    assign SE_i_reduction_claswp_45_claswp58_consumed1 = (~ (SE_i_reduction_claswp_46_claswp59_backStall) & SE_i_reduction_claswp_45_claswp58_wireValid) | SE_i_reduction_claswp_45_claswp58_fromReg1;
    assign SE_i_reduction_claswp_45_claswp58_consumed2 = (~ (SE_i_reduction_claswp_83_claswp115_backStall) & SE_i_reduction_claswp_45_claswp58_wireValid) | SE_i_reduction_claswp_45_claswp58_fromReg2;
    // Consuming
    assign SE_i_reduction_claswp_45_claswp58_StallValid = SE_i_reduction_claswp_45_claswp58_backStall & SE_i_reduction_claswp_45_claswp58_wireValid;
    assign SE_i_reduction_claswp_45_claswp58_toReg0 = SE_i_reduction_claswp_45_claswp58_StallValid & SE_i_reduction_claswp_45_claswp58_consumed0;
    assign SE_i_reduction_claswp_45_claswp58_toReg1 = SE_i_reduction_claswp_45_claswp58_StallValid & SE_i_reduction_claswp_45_claswp58_consumed1;
    assign SE_i_reduction_claswp_45_claswp58_toReg2 = SE_i_reduction_claswp_45_claswp58_StallValid & SE_i_reduction_claswp_45_claswp58_consumed2;
    // Backward Stall generation
    assign SE_i_reduction_claswp_45_claswp58_or0 = SE_i_reduction_claswp_45_claswp58_consumed0;
    assign SE_i_reduction_claswp_45_claswp58_or1 = SE_i_reduction_claswp_45_claswp58_consumed1 & SE_i_reduction_claswp_45_claswp58_or0;
    assign SE_i_reduction_claswp_45_claswp58_wireStall = ~ (SE_i_reduction_claswp_45_claswp58_consumed2 & SE_i_reduction_claswp_45_claswp58_or1);
    assign SE_i_reduction_claswp_45_claswp58_backStall = SE_i_reduction_claswp_45_claswp58_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_claswp_45_claswp58_V0 = SE_i_reduction_claswp_45_claswp58_wireValid & ~ (SE_i_reduction_claswp_45_claswp58_fromReg0);
    assign SE_i_reduction_claswp_45_claswp58_V1 = SE_i_reduction_claswp_45_claswp58_wireValid & ~ (SE_i_reduction_claswp_45_claswp58_fromReg1);
    assign SE_i_reduction_claswp_45_claswp58_V2 = SE_i_reduction_claswp_45_claswp58_wireValid & ~ (SE_i_reduction_claswp_45_claswp58_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_reduction_claswp_45_claswp58_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_V1;
    assign SE_i_reduction_claswp_45_claswp58_wireValid = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_62_fifo_V1 & SE_i_reduction_claswp_45_claswp58_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_claswp41(STALLENABLE,1044)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_claswp41_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_claswp41_wireValid = i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_claswp41_out_valid_out;

    // bubble_join_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo(BITJOIN,862)
    assign bubble_join_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_q = redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_data_out;

    // bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo(BITSELECT,863)
    assign bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_b = $unsigned(bubble_join_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_claswp41(BLACKBOX,87)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_35@20000000
    // out out_feedback_valid_out_35@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    claswp_i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_0 thei_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_claswp41 (
        .in_data_in(bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_b),
        .in_feedback_stall_in_35(i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_feedback_stall_out_35),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_claswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_claswp41_backStall),
        .in_valid_in(SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_V0),
        .out_data_out(),
        .out_feedback_out_35(i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_claswp41_out_feedback_out_35),
        .out_feedback_valid_out_35(i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_claswp41_out_feedback_valid_out_35),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_claswp41_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_claswp41_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo(STALLENABLE,1267)
    // Valid signal propagation
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_V0 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_claswp41_out_stall_out | ~ (SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_and0 = redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_valid_out;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V12 & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_and0;

    // redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo(STALLFIFO,597)
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_valid_in = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_V3;
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_stall_in = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_backStall;
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_data_in = bubble_select_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_b;
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_valid_in_bitsignaltemp = redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_valid_in[0];
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_stall_in_bitsignaltemp = redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_stall_in[0];
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_valid_out[0] = redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_valid_out_bitsignaltemp;
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_stall_out[0] = redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo (
        .valid_in(redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_b),
        .valid_out(redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo(STALLENABLE,1265)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_fromReg0 <= '0;
            SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_fromReg1 <= '0;
            SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_fromReg2 <= '0;
            SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_fromReg0 <= SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_toReg0;
            // Successor 1
            SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_fromReg1 <= SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_toReg1;
            // Successor 2
            SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_fromReg2 <= SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_toReg2;
            // Successor 3
            SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_fromReg3 <= SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_consumed0 = (~ (SE_i_reduction_claswp_39_claswp44_backStall) & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_wireValid) | SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_fromReg0;
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_consumed1 = (~ (SE_i_reduction_claswp_46_claswp59_backStall) & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_wireValid) | SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_fromReg1;
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_consumed2 = (~ (SE_i_reduction_claswp_61_claswp86_backStall) & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_wireValid) | SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_fromReg2;
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_consumed3 = (~ (redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_stall_out) & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_wireValid) | SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_fromReg3;
    // Consuming
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_StallValid = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_backStall & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_wireValid;
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_toReg0 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_StallValid & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_consumed0;
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_toReg1 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_StallValid & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_consumed1;
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_toReg2 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_StallValid & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_consumed2;
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_toReg3 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_StallValid & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_consumed3;
    // Backward Stall generation
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_or0 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_consumed0;
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_or1 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_consumed1 & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_or0;
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_or2 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_consumed2 & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_or1;
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_wireStall = ~ (SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_consumed3 & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_or2);
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_backStall = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_V0 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_wireValid & ~ (SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_fromReg0);
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_V1 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_wireValid & ~ (SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_fromReg1);
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_V2 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_wireValid & ~ (SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_fromReg2);
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_V3 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_wireValid & ~ (SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_wireValid = redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53(STALLENABLE,958)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_fromReg2 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_fromReg3 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_consumed0 = (~ (SE_i_reduction_claswp_39_claswp44_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_consumed1 = (~ (SE_i_reduction_claswp_46_claswp59_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_consumed2 = (~ (SE_i_reduction_claswp_68_claswp95_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_fromReg2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_consumed3 = (~ (SE_i_reduction_claswp_80_claswp113_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_consumed2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_toReg3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_or2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_or1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_consumed3 & SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_or2);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_fromReg2);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_V3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_wireValid = i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_out_valid_out;

    // SE_i_reduction_claswp_46_claswp59(STALLENABLE,1092)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_claswp_46_claswp59_fromReg0 <= '0;
            SE_i_reduction_claswp_46_claswp59_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_claswp_46_claswp59_fromReg0 <= SE_i_reduction_claswp_46_claswp59_toReg0;
            // Successor 1
            SE_i_reduction_claswp_46_claswp59_fromReg1 <= SE_i_reduction_claswp_46_claswp59_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_claswp_46_claswp59_consumed0 = (~ (SR_SE_in_i_llvm_fpga_mem_lm3414_claswp66_backStall) & SE_i_reduction_claswp_46_claswp59_wireValid) | SE_i_reduction_claswp_46_claswp59_fromReg0;
    assign SE_i_reduction_claswp_46_claswp59_consumed1 = (~ (SR_SE_in_i_llvm_fpga_mem_lm3816_claswp100_backStall) & SE_i_reduction_claswp_46_claswp59_wireValid) | SE_i_reduction_claswp_46_claswp59_fromReg1;
    // Consuming
    assign SE_i_reduction_claswp_46_claswp59_StallValid = SE_i_reduction_claswp_46_claswp59_backStall & SE_i_reduction_claswp_46_claswp59_wireValid;
    assign SE_i_reduction_claswp_46_claswp59_toReg0 = SE_i_reduction_claswp_46_claswp59_StallValid & SE_i_reduction_claswp_46_claswp59_consumed0;
    assign SE_i_reduction_claswp_46_claswp59_toReg1 = SE_i_reduction_claswp_46_claswp59_StallValid & SE_i_reduction_claswp_46_claswp59_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_claswp_46_claswp59_or0 = SE_i_reduction_claswp_46_claswp59_consumed0;
    assign SE_i_reduction_claswp_46_claswp59_wireStall = ~ (SE_i_reduction_claswp_46_claswp59_consumed1 & SE_i_reduction_claswp_46_claswp59_or0);
    assign SE_i_reduction_claswp_46_claswp59_backStall = SE_i_reduction_claswp_46_claswp59_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_claswp_46_claswp59_V0 = SE_i_reduction_claswp_46_claswp59_wireValid & ~ (SE_i_reduction_claswp_46_claswp59_fromReg0);
    assign SE_i_reduction_claswp_46_claswp59_V1 = SE_i_reduction_claswp_46_claswp59_wireValid & ~ (SE_i_reduction_claswp_46_claswp59_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_claswp_46_claswp59_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_V1;
    assign SE_i_reduction_claswp_46_claswp59_and1 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_62_fifo_V1 & SE_i_reduction_claswp_46_claswp59_and0;
    assign SE_i_reduction_claswp_46_claswp59_and2 = SE_i_reduction_claswp_45_claswp58_V1 & SE_i_reduction_claswp_46_claswp59_and1;
    assign SE_i_reduction_claswp_46_claswp59_and3 = SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_V0 & SE_i_reduction_claswp_46_claswp59_and2;
    assign SE_i_reduction_claswp_46_claswp59_and4 = SE_out_i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_V1 & SE_i_reduction_claswp_46_claswp59_and3;
    assign SE_i_reduction_claswp_46_claswp59_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_V1 & SE_i_reduction_claswp_46_claswp59_and4;

    // SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61(STALLENABLE,996)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_consumed0 = (~ (SE_i_reduction_claswp_46_claswp59_backStall) & SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_wireValid) | SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_consumed1 = (~ (redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_wireValid) | SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_StallValid = SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_backStall & SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_toReg0 = SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_StallValid & SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_toReg1 = SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_StallValid & SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_or0 = SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_consumed1 & SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_or0);
    assign SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_backStall = SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_V0 = SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_V1 = SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_wireValid = i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_reduction_claswp_33228_push38_claswp62(STALLENABLE,1056)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_reduction_claswp_33228_push38_claswp62_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_reduction_claswp_33228_push38_claswp62_wireValid = i_llvm_fpga_push_i1_reduction_claswp_33228_push38_claswp62_out_valid_out;

    // bubble_join_redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo(BITJOIN,850)
    assign bubble_join_redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_q = redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_data_out;

    // bubble_select_redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo(BITSELECT,851)
    assign bubble_select_redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_b = $unsigned(bubble_join_redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_reduction_claswp_33228_push38_claswp62(BLACKBOX,93)@96
    // in in_stall_in@20000000
    // out out_data_out@97
    // out out_feedback_out_38@20000000
    // out out_feedback_valid_out_38@20000000
    // out out_stall_out@20000000
    // out out_valid_out@97
    claswp_i_llvm_fpga_push_i1_reduction_33228_push38_claswp0 thei_llvm_fpga_push_i1_reduction_claswp_33228_push38_claswp62 (
        .in_data_in(bubble_select_redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_b),
        .in_feedback_stall_in_38(i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_feedback_stall_out_38),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_claswp4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_reduction_claswp_33228_push38_claswp62_backStall),
        .in_valid_in(SE_out_redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_V0),
        .out_data_out(),
        .out_feedback_out_38(i_llvm_fpga_push_i1_reduction_claswp_33228_push38_claswp62_out_feedback_out_38),
        .out_feedback_valid_out_38(i_llvm_fpga_push_i1_reduction_claswp_33228_push38_claswp62_out_feedback_valid_out_38),
        .out_stall_out(i_llvm_fpga_push_i1_reduction_claswp_33228_push38_claswp62_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_reduction_claswp_33228_push38_claswp62_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3(REG,568)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_q <= $unsigned(1'b0);
        end
        else if (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_backEN == 1'b1)
        begin
            redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_q <= $unsigned(SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_D0);
        end
    end

    // bubble_join_coalesced_delay_0_fifo(BITJOIN,916)
    assign bubble_join_coalesced_delay_0_fifo_q = coalesced_delay_0_fifo_data_out;

    // bubble_select_coalesced_delay_0_fifo(BITSELECT,917)
    assign bubble_select_coalesced_delay_0_fifo_b = $unsigned(bubble_join_coalesced_delay_0_fifo_q[4:0]);

    // sel_for_coalesced_delay_0(BITSELECT,551)
    assign sel_for_coalesced_delay_0_b = $unsigned(bubble_select_coalesced_delay_0_fifo_b[0:0]);
    assign sel_for_coalesced_delay_0_c = $unsigned(bubble_select_coalesced_delay_0_fifo_b[1:1]);
    assign sel_for_coalesced_delay_0_d = $unsigned(bubble_select_coalesced_delay_0_fifo_b[2:2]);
    assign sel_for_coalesced_delay_0_e = $unsigned(bubble_select_coalesced_delay_0_fifo_b[3:3]);
    assign sel_for_coalesced_delay_0_f = $unsigned(bubble_select_coalesced_delay_0_fifo_b[4:4]);

    // i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61(BLACKBOX,63)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_38@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    claswp_i_llvm_fpga_pop_i1_reduction_33228_pop38_claswp0 thei_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61 (
        .in_data_in(sel_for_coalesced_delay_0_c),
        .in_dir(redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_q),
        .in_feedback_in_38(i_llvm_fpga_push_i1_reduction_claswp_33228_push38_claswp62_out_feedback_out_38),
        .in_feedback_valid_in_38(i_llvm_fpga_push_i1_reduction_claswp_33228_push38_claswp62_out_feedback_valid_out_38),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_backStall),
        .in_valid_in(SE_out_coalesced_delay_0_fifo_V4),
        .out_data_out(i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out),
        .out_feedback_stall_out_38(i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_feedback_stall_out_38),
        .out_stall_out(i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110(BLACKBOX,53)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_44@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    claswp_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_0 thei_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110 (
        .in_data_in(sel_for_coalesced_delay_0_e),
        .in_dir(redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_q),
        .in_feedback_in_44(i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_claswp111_out_feedback_out_44),
        .in_feedback_valid_in_44(i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_claswp111_out_feedback_valid_out_44),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_backStall),
        .in_valid_in(SE_out_coalesced_delay_0_fifo_V3),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out),
        .out_feedback_stall_out_44(i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_feedback_stall_out_44),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79(BLACKBOX,51)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_43@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    claswp_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_0 thei_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79 (
        .in_data_in(sel_for_coalesced_delay_0_d),
        .in_dir(redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_q),
        .in_feedback_in_43(i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_claswp80_out_feedback_out_43),
        .in_feedback_valid_in_43(i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_claswp80_out_feedback_valid_out_43),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_backStall),
        .in_valid_in(SE_out_coalesced_delay_0_fifo_V2),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out),
        .out_feedback_stall_out_43(i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_feedback_stall_out_43),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88(BLACKBOX,47)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_46@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    claswp_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_0 thei_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88 (
        .in_data_in(sel_for_coalesced_delay_0_f),
        .in_dir(redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_q),
        .in_feedback_in_46(i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_claswp89_out_feedback_out_46),
        .in_feedback_valid_in_46(i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_claswp89_out_feedback_valid_out_46),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_backStall),
        .in_valid_in(SE_out_coalesced_delay_0_fifo_V1),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out),
        .out_feedback_stall_out_46(i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_feedback_stall_out_46),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42(BLACKBOX,43)@63
    // in in_stall_in@20000000
    // out out_data_out@64
    // out out_feedback_stall_out_36@20000000
    // out out_stall_out@20000000
    // out out_valid_out@64
    claswp_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_0 thei_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42 (
        .in_data_in(sel_for_coalesced_delay_0_b),
        .in_dir(redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_q),
        .in_feedback_in_36(i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_claswp43_out_feedback_out_36),
        .in_feedback_valid_in_36(i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_claswp43_out_feedback_valid_out_36),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_backStall),
        .in_valid_in(SE_out_coalesced_delay_0_fifo_V0),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out),
        .out_feedback_stall_out_36(i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_feedback_stall_out_36),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3(STALLENABLE,1214)
    // Valid signal propagation
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V0 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_0;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V1 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_1;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V2 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_2;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V3 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_3;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V4 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_4;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V5 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_5;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V6 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_6;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V7 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_7;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V8 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_8;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V9 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_9;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V10 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_10;
    // Stall signal propagation
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_0 = SE_out_coalesced_delay_0_fifo_backStall & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_0;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_1 = i_llvm_fpga_pop_i1_memdep_phi105_pop26_claswp53_out_stall_out & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_1;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_2 = i_llvm_fpga_pop_i1_memdep_phi122_pop27_claswp45_out_stall_out & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_2;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_3 = i_llvm_fpga_pop_i1_memdep_phi55_pop20_claswp103_out_stall_out & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_3;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_4 = i_llvm_fpga_pop_i1_memdep_phi59_pop21_claswp77_out_stall_out & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_4;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_5 = i_llvm_fpga_pop_i1_memdep_phi64_pop22_claswp108_out_stall_out & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_5;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_6 = i_llvm_fpga_pop_i1_memdep_phi73_pop23_claswp51_out_stall_out & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_6;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_7 = i_llvm_fpga_pop_i1_memdep_phi80_pop24_claswp82_out_stall_out & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_7;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_8 = i_llvm_fpga_pop_i1_memdep_phi90_pop25_claswp36_out_stall_out & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_8;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_9 = i_llvm_fpga_pop_i3_cleanups_pop29_claswp0_out_stall_out & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_9;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_10 = redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_out & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_10;
    // Backward Enable generation
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or0 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_0;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or1 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_1 | SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or0;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or2 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_2 | SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or1;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or3 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_3 | SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or2;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or4 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_4 | SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or3;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or5 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_5 | SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or4;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or6 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_6 | SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or5;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or7 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_7 | SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or6;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or8 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_8 | SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or7;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or9 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_9 | SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or8;
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_backEN = ~ (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_10 | SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_or9);
    // Determine whether to write valid data into the first register stage
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_v_s_0 = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_backEN & SR_SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V;
    // Backward Stall generation
    assign SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_backStall = ~ (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_0 <= 1'b0;
            SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_1 <= 1'b0;
            SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_2 <= 1'b0;
            SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_3 <= 1'b0;
            SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_4 <= 1'b0;
            SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_5 <= 1'b0;
            SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_6 <= 1'b0;
            SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_7 <= 1'b0;
            SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_8 <= 1'b0;
            SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_9 <= 1'b0;
            SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_10 <= 1'b0;
        end
        else
        begin
            if (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_backEN == 1'b0)
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_0 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_0 & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_0;
            end
            else
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_0 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_v_s_0;
            end

            if (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_backEN == 1'b0)
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_1 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_1 & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_1;
            end
            else
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_1 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_v_s_0;
            end

            if (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_backEN == 1'b0)
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_2 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_2 & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_2;
            end
            else
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_2 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_v_s_0;
            end

            if (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_backEN == 1'b0)
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_3 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_3 & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_3;
            end
            else
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_3 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_v_s_0;
            end

            if (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_backEN == 1'b0)
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_4 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_4 & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_4;
            end
            else
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_4 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_v_s_0;
            end

            if (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_backEN == 1'b0)
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_5 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_5 & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_5;
            end
            else
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_5 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_v_s_0;
            end

            if (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_backEN == 1'b0)
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_6 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_6 & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_6;
            end
            else
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_6 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_v_s_0;
            end

            if (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_backEN == 1'b0)
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_7 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_7 & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_7;
            end
            else
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_7 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_v_s_0;
            end

            if (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_backEN == 1'b0)
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_8 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_8 & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_8;
            end
            else
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_8 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_v_s_0;
            end

            if (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_backEN == 1'b0)
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_9 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_9 & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_9;
            end
            else
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_9 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_v_s_0;
            end

            if (SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_backEN == 1'b0)
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_10 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_10 & SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_s_tv_10;
            end
            else
            begin
                SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_R_v_10 <= SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_v_s_0;
            end

        end
    end

    // SE_out_coalesced_delay_0_fifo(STALLENABLE,1303)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_coalesced_delay_0_fifo_fromReg0 <= '0;
            SE_out_coalesced_delay_0_fifo_fromReg1 <= '0;
            SE_out_coalesced_delay_0_fifo_fromReg2 <= '0;
            SE_out_coalesced_delay_0_fifo_fromReg3 <= '0;
            SE_out_coalesced_delay_0_fifo_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_coalesced_delay_0_fifo_fromReg0 <= SE_out_coalesced_delay_0_fifo_toReg0;
            // Successor 1
            SE_out_coalesced_delay_0_fifo_fromReg1 <= SE_out_coalesced_delay_0_fifo_toReg1;
            // Successor 2
            SE_out_coalesced_delay_0_fifo_fromReg2 <= SE_out_coalesced_delay_0_fifo_toReg2;
            // Successor 3
            SE_out_coalesced_delay_0_fifo_fromReg3 <= SE_out_coalesced_delay_0_fifo_toReg3;
            // Successor 4
            SE_out_coalesced_delay_0_fifo_fromReg4 <= SE_out_coalesced_delay_0_fifo_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_coalesced_delay_0_fifo_consumed0 = (~ (i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_stall_out) & SE_out_coalesced_delay_0_fifo_wireValid) | SE_out_coalesced_delay_0_fifo_fromReg0;
    assign SE_out_coalesced_delay_0_fifo_consumed1 = (~ (i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_stall_out) & SE_out_coalesced_delay_0_fifo_wireValid) | SE_out_coalesced_delay_0_fifo_fromReg1;
    assign SE_out_coalesced_delay_0_fifo_consumed2 = (~ (i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_stall_out) & SE_out_coalesced_delay_0_fifo_wireValid) | SE_out_coalesced_delay_0_fifo_fromReg2;
    assign SE_out_coalesced_delay_0_fifo_consumed3 = (~ (i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_stall_out) & SE_out_coalesced_delay_0_fifo_wireValid) | SE_out_coalesced_delay_0_fifo_fromReg3;
    assign SE_out_coalesced_delay_0_fifo_consumed4 = (~ (i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_stall_out) & SE_out_coalesced_delay_0_fifo_wireValid) | SE_out_coalesced_delay_0_fifo_fromReg4;
    // Consuming
    assign SE_out_coalesced_delay_0_fifo_StallValid = SE_out_coalesced_delay_0_fifo_backStall & SE_out_coalesced_delay_0_fifo_wireValid;
    assign SE_out_coalesced_delay_0_fifo_toReg0 = SE_out_coalesced_delay_0_fifo_StallValid & SE_out_coalesced_delay_0_fifo_consumed0;
    assign SE_out_coalesced_delay_0_fifo_toReg1 = SE_out_coalesced_delay_0_fifo_StallValid & SE_out_coalesced_delay_0_fifo_consumed1;
    assign SE_out_coalesced_delay_0_fifo_toReg2 = SE_out_coalesced_delay_0_fifo_StallValid & SE_out_coalesced_delay_0_fifo_consumed2;
    assign SE_out_coalesced_delay_0_fifo_toReg3 = SE_out_coalesced_delay_0_fifo_StallValid & SE_out_coalesced_delay_0_fifo_consumed3;
    assign SE_out_coalesced_delay_0_fifo_toReg4 = SE_out_coalesced_delay_0_fifo_StallValid & SE_out_coalesced_delay_0_fifo_consumed4;
    // Backward Stall generation
    assign SE_out_coalesced_delay_0_fifo_or0 = SE_out_coalesced_delay_0_fifo_consumed0;
    assign SE_out_coalesced_delay_0_fifo_or1 = SE_out_coalesced_delay_0_fifo_consumed1 & SE_out_coalesced_delay_0_fifo_or0;
    assign SE_out_coalesced_delay_0_fifo_or2 = SE_out_coalesced_delay_0_fifo_consumed2 & SE_out_coalesced_delay_0_fifo_or1;
    assign SE_out_coalesced_delay_0_fifo_or3 = SE_out_coalesced_delay_0_fifo_consumed3 & SE_out_coalesced_delay_0_fifo_or2;
    assign SE_out_coalesced_delay_0_fifo_wireStall = ~ (SE_out_coalesced_delay_0_fifo_consumed4 & SE_out_coalesced_delay_0_fifo_or3);
    assign SE_out_coalesced_delay_0_fifo_backStall = SE_out_coalesced_delay_0_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_coalesced_delay_0_fifo_V0 = SE_out_coalesced_delay_0_fifo_wireValid & ~ (SE_out_coalesced_delay_0_fifo_fromReg0);
    assign SE_out_coalesced_delay_0_fifo_V1 = SE_out_coalesced_delay_0_fifo_wireValid & ~ (SE_out_coalesced_delay_0_fifo_fromReg1);
    assign SE_out_coalesced_delay_0_fifo_V2 = SE_out_coalesced_delay_0_fifo_wireValid & ~ (SE_out_coalesced_delay_0_fifo_fromReg2);
    assign SE_out_coalesced_delay_0_fifo_V3 = SE_out_coalesced_delay_0_fifo_wireValid & ~ (SE_out_coalesced_delay_0_fifo_fromReg3);
    assign SE_out_coalesced_delay_0_fifo_V4 = SE_out_coalesced_delay_0_fifo_wireValid & ~ (SE_out_coalesced_delay_0_fifo_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_coalesced_delay_0_fifo_and0 = coalesced_delay_0_fifo_valid_out;
    assign SE_out_coalesced_delay_0_fifo_wireValid = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V0 & SE_out_coalesced_delay_0_fifo_and0;

    // coalesced_delay_0_fifo(STALLFIFO,615)
    assign coalesced_delay_0_fifo_valid_in = SE_out_claswp_B6_merge_reg_aunroll_x_V15;
    assign coalesced_delay_0_fifo_stall_in = SE_out_coalesced_delay_0_fifo_backStall;
    assign coalesced_delay_0_fifo_data_in = join_for_coalesced_delay_0_q;
    assign coalesced_delay_0_fifo_valid_in_bitsignaltemp = coalesced_delay_0_fifo_valid_in[0];
    assign coalesced_delay_0_fifo_stall_in_bitsignaltemp = coalesced_delay_0_fifo_stall_in[0];
    assign coalesced_delay_0_fifo_valid_out[0] = coalesced_delay_0_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_0_fifo_stall_out[0] = coalesced_delay_0_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(5),
        .IMPL("ram")
    ) thecoalesced_delay_0_fifo (
        .valid_in(coalesced_delay_0_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_0_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_0_q),
        .valid_out(coalesced_delay_0_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_0_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_0_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo(STALLFIFO,563)
    assign redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_valid_in = SE_out_claswp_B6_merge_reg_aunroll_x_V14;
    assign redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_stall_in = SE_out_redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_backStall;
    assign redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_data_in = bubble_select_claswp_B6_merge_reg_aunroll_x_b;
    assign redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_valid_in_bitsignaltemp = redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_valid_in[0];
    assign redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_stall_in_bitsignaltemp = redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_stall_in[0];
    assign redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_valid_out[0] = redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_valid_out_bitsignaltemp;
    assign redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_stall_out[0] = redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(58),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo (
        .valid_in(redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_valid_in_bitsignaltemp),
        .stall_in(redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_claswp_B6_merge_reg_aunroll_x_b),
        .valid_out(redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_valid_out_bitsignaltemp),
        .stall_out(redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_stall_out_bitsignaltemp),
        .data_out(redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19(BLACKBOX,66)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_30@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    claswp_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_0 thei_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19 (
        .in_data_in(bubble_select_claswp_B6_merge_reg_aunroll_x_c),
        .in_dir(bubble_select_claswp_B6_merge_reg_aunroll_x_b),
        .in_feedback_in_30(i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_claswp20_out_feedback_out_30),
        .in_feedback_valid_in_30(i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_claswp20_out_feedback_valid_out_30),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_backStall),
        .in_valid_in(SE_out_claswp_B6_merge_reg_aunroll_x_V13),
        .out_data_out(i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out),
        .out_feedback_stall_out_30(i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_feedback_stall_out_30),
        .out_stall_out(i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13(BLACKBOX,65)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_41@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    claswp_i_llvm_fpga_pop_i32_lm19012230_pop41_0 thei_llvm_fpga_pop_i32_lm19012230_pop41_claswp13 (
        .in_data_in(bubble_select_claswp_B6_merge_reg_aunroll_x_n),
        .in_dir(bubble_select_claswp_B6_merge_reg_aunroll_x_b),
        .in_feedback_in_41(i_llvm_fpga_push_i32_lm19012230_push41_claswp14_out_feedback_out_41),
        .in_feedback_valid_in_41(i_llvm_fpga_push_i32_lm19012230_push41_claswp14_out_feedback_valid_out_41),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_backStall),
        .in_valid_in(SE_out_claswp_B6_merge_reg_aunroll_x_V12),
        .out_data_out(i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out),
        .out_feedback_stall_out_41(i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_feedback_stall_out_41),
        .out_stall_out(i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68(BLACKBOX,64)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_39@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    claswp_i_llvm_fpga_pop_i32_lm18611229_pop39_0 thei_llvm_fpga_pop_i32_lm18611229_pop39_claswp68 (
        .in_data_in(bubble_select_claswp_B6_merge_reg_aunroll_x_l),
        .in_dir(bubble_select_claswp_B6_merge_reg_aunroll_x_b),
        .in_feedback_in_39(i_llvm_fpga_push_i32_lm18611229_push39_claswp69_out_feedback_out_39),
        .in_feedback_valid_in_39(i_llvm_fpga_push_i32_lm18611229_push39_claswp69_out_feedback_valid_out_39),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_backStall),
        .in_valid_in(SE_out_claswp_B6_merge_reg_aunroll_x_V11),
        .out_data_out(i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out),
        .out_feedback_stall_out_39(i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_feedback_stall_out_39),
        .out_stall_out(i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_pop40_claswp26(BLACKBOX,62)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_40@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    claswp_i_llvm_fpga_pop_i1_pop40_0 thei_llvm_fpga_pop_i1_pop40_claswp26 (
        .in_data_in(bubble_select_claswp_B6_merge_reg_aunroll_x_m),
        .in_dir(bubble_select_claswp_B6_merge_reg_aunroll_x_b),
        .in_feedback_in_40(i_llvm_fpga_push_i1_push40_claswp27_out_feedback_out_40),
        .in_feedback_valid_in_40(i_llvm_fpga_push_i1_push40_claswp27_out_feedback_valid_out_40),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_pop40_claswp26_backStall),
        .in_valid_in(SE_out_claswp_B6_merge_reg_aunroll_x_V10),
        .out_data_out(i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out),
        .out_feedback_stall_out_40(i_llvm_fpga_pop_i1_pop40_claswp26_out_feedback_stall_out_40),
        .out_stall_out(i_llvm_fpga_pop_i1_pop40_claswp26_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_pop40_claswp26_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40(BLACKBOX,58)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_35@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    claswp_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_0 thei_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40 (
        .in_data_in(bubble_select_claswp_B6_merge_reg_aunroll_x_h),
        .in_dir(bubble_select_claswp_B6_merge_reg_aunroll_x_b),
        .in_feedback_in_35(i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_claswp41_out_feedback_out_35),
        .in_feedback_valid_in_35(i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_claswp41_out_feedback_valid_out_35),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_backStall),
        .in_valid_in(SE_out_claswp_B6_merge_reg_aunroll_x_V9),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out),
        .out_feedback_stall_out_35(i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_feedback_stall_out_35),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83(BLACKBOX,57)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_45@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    claswp_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_0 thei_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83 (
        .in_data_in(bubble_select_claswp_B6_merge_reg_aunroll_x_r),
        .in_dir(bubble_select_claswp_B6_merge_reg_aunroll_x_b),
        .in_feedback_in_45(i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_claswp84_out_feedback_out_45),
        .in_feedback_valid_in_45(i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_claswp84_out_feedback_valid_out_45),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_backStall),
        .in_valid_in(SE_out_claswp_B6_merge_reg_aunroll_x_V8),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out),
        .out_feedback_stall_out_45(i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_feedback_stall_out_45),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37(BLACKBOX,54)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_34@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    claswp_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_0 thei_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37 (
        .in_data_in(bubble_select_claswp_B6_merge_reg_aunroll_x_g),
        .in_dir(bubble_select_claswp_B6_merge_reg_aunroll_x_b),
        .in_feedback_in_34(i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_claswp38_out_feedback_out_34),
        .in_feedback_valid_in_34(i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_claswp38_out_feedback_valid_out_34),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_backStall),
        .in_valid_in(SE_out_claswp_B6_merge_reg_aunroll_x_V7),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out),
        .out_feedback_stall_out_34(i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_feedback_stall_out_34),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105(BLACKBOX,49)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_42@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    claswp_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_0 thei_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105 (
        .in_data_in(bubble_select_claswp_B6_merge_reg_aunroll_x_o),
        .in_dir(bubble_select_claswp_B6_merge_reg_aunroll_x_b),
        .in_feedback_in_42(i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_claswp106_out_feedback_out_42),
        .in_feedback_valid_in_42(i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_claswp106_out_feedback_valid_out_42),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_backStall),
        .in_valid_in(SE_out_claswp_B6_merge_reg_aunroll_x_V6),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out),
        .out_feedback_stall_out_42(i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_feedback_stall_out_42),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46(BLACKBOX,45)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_37@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    claswp_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_0 thei_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46 (
        .in_data_in(bubble_select_claswp_B6_merge_reg_aunroll_x_j),
        .in_dir(bubble_select_claswp_B6_merge_reg_aunroll_x_b),
        .in_feedback_in_37(i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_claswp47_out_feedback_out_37),
        .in_feedback_valid_in_37(i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_claswp47_out_feedback_valid_out_37),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_backStall),
        .in_valid_in(SE_out_claswp_B6_merge_reg_aunroll_x_V5),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out),
        .out_feedback_stall_out_37(i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_feedback_stall_out_37),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_claswp_B6_merge_reg_aunroll_x_5_reg(STALLFIFO,1725)
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_5_reg_valid_in = SE_out_claswp_B6_merge_reg_aunroll_x_V4;
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_5_reg_stall_in = SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_5_backStall;
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_5_reg_valid_in_bitsignaltemp = bubble_out_claswp_B6_merge_reg_aunroll_x_5_reg_valid_in[0];
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_5_reg_stall_in_bitsignaltemp = bubble_out_claswp_B6_merge_reg_aunroll_x_5_reg_stall_in[0];
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_5_reg_valid_out[0] = bubble_out_claswp_B6_merge_reg_aunroll_x_5_reg_valid_out_bitsignaltemp;
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_5_reg_stall_out[0] = bubble_out_claswp_B6_merge_reg_aunroll_x_5_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(64),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_claswp_B6_merge_reg_aunroll_x_5_reg (
        .valid_in(bubble_out_claswp_B6_merge_reg_aunroll_x_5_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_claswp_B6_merge_reg_aunroll_x_5_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_claswp_B6_merge_reg_aunroll_x_5_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_claswp_B6_merge_reg_aunroll_x_5_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_claswp_B6_merge_reg_aunroll_x_4_reg(STALLFIFO,1724)
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_4_reg_valid_in = SE_out_claswp_B6_merge_reg_aunroll_x_V3;
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_4_reg_stall_in = SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_4_backStall;
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp = bubble_out_claswp_B6_merge_reg_aunroll_x_4_reg_valid_in[0];
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp = bubble_out_claswp_B6_merge_reg_aunroll_x_4_reg_stall_in[0];
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_4_reg_valid_out[0] = bubble_out_claswp_B6_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp;
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_4_reg_stall_out[0] = bubble_out_claswp_B6_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(59),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_claswp_B6_merge_reg_aunroll_x_4_reg (
        .valid_in(bubble_out_claswp_B6_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_claswp_B6_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_claswp_B6_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_claswp_B6_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_claswp_B6_merge_reg_aunroll_x_3_reg(STALLFIFO,1723)
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_3_reg_valid_in = SE_out_claswp_B6_merge_reg_aunroll_x_V2;
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_3_reg_stall_in = SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_3_backStall;
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp = bubble_out_claswp_B6_merge_reg_aunroll_x_3_reg_valid_in[0];
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp = bubble_out_claswp_B6_merge_reg_aunroll_x_3_reg_stall_in[0];
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_3_reg_valid_out[0] = bubble_out_claswp_B6_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp;
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_3_reg_stall_out[0] = bubble_out_claswp_B6_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(64),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_claswp_B6_merge_reg_aunroll_x_3_reg (
        .valid_in(bubble_out_claswp_B6_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_claswp_B6_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_claswp_B6_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_claswp_B6_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_claswp_B6_merge_reg_aunroll_x_2_reg(STALLFIFO,1722)
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_2_reg_valid_in = SE_out_claswp_B6_merge_reg_aunroll_x_V1;
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_2_reg_stall_in = SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_2_backStall;
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp = bubble_out_claswp_B6_merge_reg_aunroll_x_2_reg_valid_in[0];
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp = bubble_out_claswp_B6_merge_reg_aunroll_x_2_reg_stall_in[0];
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_2_reg_valid_out[0] = bubble_out_claswp_B6_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp;
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_2_reg_stall_out[0] = bubble_out_claswp_B6_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(59),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_claswp_B6_merge_reg_aunroll_x_2_reg (
        .valid_in(bubble_out_claswp_B6_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_claswp_B6_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_claswp_B6_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_claswp_B6_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_claswp_B6_merge_reg_aunroll_x_1_reg(STALLFIFO,1721)
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_1_reg_valid_in = SE_out_claswp_B6_merge_reg_aunroll_x_V0;
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_1_reg_stall_in = SE_out_bubble_out_claswp_B6_merge_reg_aunroll_x_1_backStall;
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp = bubble_out_claswp_B6_merge_reg_aunroll_x_1_reg_valid_in[0];
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp = bubble_out_claswp_B6_merge_reg_aunroll_x_1_reg_stall_in[0];
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_1_reg_valid_out[0] = bubble_out_claswp_B6_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_claswp_B6_merge_reg_aunroll_x_1_reg_stall_out[0] = bubble_out_claswp_B6_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(59),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_claswp_B6_merge_reg_aunroll_x_1_reg (
        .valid_in(bubble_out_claswp_B6_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_claswp_B6_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_claswp_B6_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_claswp_B6_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_claswp_B6_merge_reg_aunroll_x(STALLENABLE,1132)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg0 <= '0;
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg1 <= '0;
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg2 <= '0;
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg3 <= '0;
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg4 <= '0;
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg5 <= '0;
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg6 <= '0;
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg7 <= '0;
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg8 <= '0;
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg9 <= '0;
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg10 <= '0;
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg11 <= '0;
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg12 <= '0;
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg13 <= '0;
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg14 <= '0;
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg15 <= '0;
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg16 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg0 <= SE_out_claswp_B6_merge_reg_aunroll_x_toReg0;
            // Successor 1
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg1 <= SE_out_claswp_B6_merge_reg_aunroll_x_toReg1;
            // Successor 2
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg2 <= SE_out_claswp_B6_merge_reg_aunroll_x_toReg2;
            // Successor 3
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg3 <= SE_out_claswp_B6_merge_reg_aunroll_x_toReg3;
            // Successor 4
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg4 <= SE_out_claswp_B6_merge_reg_aunroll_x_toReg4;
            // Successor 5
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg5 <= SE_out_claswp_B6_merge_reg_aunroll_x_toReg5;
            // Successor 6
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg6 <= SE_out_claswp_B6_merge_reg_aunroll_x_toReg6;
            // Successor 7
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg7 <= SE_out_claswp_B6_merge_reg_aunroll_x_toReg7;
            // Successor 8
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg8 <= SE_out_claswp_B6_merge_reg_aunroll_x_toReg8;
            // Successor 9
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg9 <= SE_out_claswp_B6_merge_reg_aunroll_x_toReg9;
            // Successor 10
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg10 <= SE_out_claswp_B6_merge_reg_aunroll_x_toReg10;
            // Successor 11
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg11 <= SE_out_claswp_B6_merge_reg_aunroll_x_toReg11;
            // Successor 12
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg12 <= SE_out_claswp_B6_merge_reg_aunroll_x_toReg12;
            // Successor 13
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg13 <= SE_out_claswp_B6_merge_reg_aunroll_x_toReg13;
            // Successor 14
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg14 <= SE_out_claswp_B6_merge_reg_aunroll_x_toReg14;
            // Successor 15
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg15 <= SE_out_claswp_B6_merge_reg_aunroll_x_toReg15;
            // Successor 16
            SE_out_claswp_B6_merge_reg_aunroll_x_fromReg16 <= SE_out_claswp_B6_merge_reg_aunroll_x_toReg16;
        end
    end
    // Input Stall processing
    assign SE_out_claswp_B6_merge_reg_aunroll_x_consumed0 = (~ (bubble_out_claswp_B6_merge_reg_aunroll_x_1_reg_stall_out) & SE_out_claswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_claswp_B6_merge_reg_aunroll_x_fromReg0;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_consumed1 = (~ (bubble_out_claswp_B6_merge_reg_aunroll_x_2_reg_stall_out) & SE_out_claswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_claswp_B6_merge_reg_aunroll_x_fromReg1;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_consumed2 = (~ (bubble_out_claswp_B6_merge_reg_aunroll_x_3_reg_stall_out) & SE_out_claswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_claswp_B6_merge_reg_aunroll_x_fromReg2;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_consumed3 = (~ (bubble_out_claswp_B6_merge_reg_aunroll_x_4_reg_stall_out) & SE_out_claswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_claswp_B6_merge_reg_aunroll_x_fromReg3;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_consumed4 = (~ (bubble_out_claswp_B6_merge_reg_aunroll_x_5_reg_stall_out) & SE_out_claswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_claswp_B6_merge_reg_aunroll_x_fromReg4;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_consumed5 = (~ (i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_stall_out) & SE_out_claswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_claswp_B6_merge_reg_aunroll_x_fromReg5;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_consumed6 = (~ (i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_stall_out) & SE_out_claswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_claswp_B6_merge_reg_aunroll_x_fromReg6;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_consumed7 = (~ (i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_stall_out) & SE_out_claswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_claswp_B6_merge_reg_aunroll_x_fromReg7;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_consumed8 = (~ (i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_stall_out) & SE_out_claswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_claswp_B6_merge_reg_aunroll_x_fromReg8;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_consumed9 = (~ (i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_stall_out) & SE_out_claswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_claswp_B6_merge_reg_aunroll_x_fromReg9;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_consumed10 = (~ (i_llvm_fpga_pop_i1_pop40_claswp26_out_stall_out) & SE_out_claswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_claswp_B6_merge_reg_aunroll_x_fromReg10;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_consumed11 = (~ (i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_stall_out) & SE_out_claswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_claswp_B6_merge_reg_aunroll_x_fromReg11;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_consumed12 = (~ (i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_stall_out) & SE_out_claswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_claswp_B6_merge_reg_aunroll_x_fromReg12;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_consumed13 = (~ (i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_stall_out) & SE_out_claswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_claswp_B6_merge_reg_aunroll_x_fromReg13;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_consumed14 = (~ (redist8_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_57_fifo_stall_out) & SE_out_claswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_claswp_B6_merge_reg_aunroll_x_fromReg14;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_consumed15 = (~ (coalesced_delay_0_fifo_stall_out) & SE_out_claswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_claswp_B6_merge_reg_aunroll_x_fromReg15;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_consumed16 = (~ (coalesced_delay_1_fifo_stall_out) & SE_out_claswp_B6_merge_reg_aunroll_x_wireValid) | SE_out_claswp_B6_merge_reg_aunroll_x_fromReg16;
    // Consuming
    assign SE_out_claswp_B6_merge_reg_aunroll_x_StallValid = SE_out_claswp_B6_merge_reg_aunroll_x_backStall & SE_out_claswp_B6_merge_reg_aunroll_x_wireValid;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_toReg0 = SE_out_claswp_B6_merge_reg_aunroll_x_StallValid & SE_out_claswp_B6_merge_reg_aunroll_x_consumed0;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_toReg1 = SE_out_claswp_B6_merge_reg_aunroll_x_StallValid & SE_out_claswp_B6_merge_reg_aunroll_x_consumed1;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_toReg2 = SE_out_claswp_B6_merge_reg_aunroll_x_StallValid & SE_out_claswp_B6_merge_reg_aunroll_x_consumed2;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_toReg3 = SE_out_claswp_B6_merge_reg_aunroll_x_StallValid & SE_out_claswp_B6_merge_reg_aunroll_x_consumed3;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_toReg4 = SE_out_claswp_B6_merge_reg_aunroll_x_StallValid & SE_out_claswp_B6_merge_reg_aunroll_x_consumed4;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_toReg5 = SE_out_claswp_B6_merge_reg_aunroll_x_StallValid & SE_out_claswp_B6_merge_reg_aunroll_x_consumed5;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_toReg6 = SE_out_claswp_B6_merge_reg_aunroll_x_StallValid & SE_out_claswp_B6_merge_reg_aunroll_x_consumed6;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_toReg7 = SE_out_claswp_B6_merge_reg_aunroll_x_StallValid & SE_out_claswp_B6_merge_reg_aunroll_x_consumed7;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_toReg8 = SE_out_claswp_B6_merge_reg_aunroll_x_StallValid & SE_out_claswp_B6_merge_reg_aunroll_x_consumed8;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_toReg9 = SE_out_claswp_B6_merge_reg_aunroll_x_StallValid & SE_out_claswp_B6_merge_reg_aunroll_x_consumed9;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_toReg10 = SE_out_claswp_B6_merge_reg_aunroll_x_StallValid & SE_out_claswp_B6_merge_reg_aunroll_x_consumed10;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_toReg11 = SE_out_claswp_B6_merge_reg_aunroll_x_StallValid & SE_out_claswp_B6_merge_reg_aunroll_x_consumed11;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_toReg12 = SE_out_claswp_B6_merge_reg_aunroll_x_StallValid & SE_out_claswp_B6_merge_reg_aunroll_x_consumed12;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_toReg13 = SE_out_claswp_B6_merge_reg_aunroll_x_StallValid & SE_out_claswp_B6_merge_reg_aunroll_x_consumed13;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_toReg14 = SE_out_claswp_B6_merge_reg_aunroll_x_StallValid & SE_out_claswp_B6_merge_reg_aunroll_x_consumed14;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_toReg15 = SE_out_claswp_B6_merge_reg_aunroll_x_StallValid & SE_out_claswp_B6_merge_reg_aunroll_x_consumed15;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_toReg16 = SE_out_claswp_B6_merge_reg_aunroll_x_StallValid & SE_out_claswp_B6_merge_reg_aunroll_x_consumed16;
    // Backward Stall generation
    assign SE_out_claswp_B6_merge_reg_aunroll_x_or0 = SE_out_claswp_B6_merge_reg_aunroll_x_consumed0;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_or1 = SE_out_claswp_B6_merge_reg_aunroll_x_consumed1 & SE_out_claswp_B6_merge_reg_aunroll_x_or0;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_or2 = SE_out_claswp_B6_merge_reg_aunroll_x_consumed2 & SE_out_claswp_B6_merge_reg_aunroll_x_or1;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_or3 = SE_out_claswp_B6_merge_reg_aunroll_x_consumed3 & SE_out_claswp_B6_merge_reg_aunroll_x_or2;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_or4 = SE_out_claswp_B6_merge_reg_aunroll_x_consumed4 & SE_out_claswp_B6_merge_reg_aunroll_x_or3;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_or5 = SE_out_claswp_B6_merge_reg_aunroll_x_consumed5 & SE_out_claswp_B6_merge_reg_aunroll_x_or4;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_or6 = SE_out_claswp_B6_merge_reg_aunroll_x_consumed6 & SE_out_claswp_B6_merge_reg_aunroll_x_or5;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_or7 = SE_out_claswp_B6_merge_reg_aunroll_x_consumed7 & SE_out_claswp_B6_merge_reg_aunroll_x_or6;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_or8 = SE_out_claswp_B6_merge_reg_aunroll_x_consumed8 & SE_out_claswp_B6_merge_reg_aunroll_x_or7;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_or9 = SE_out_claswp_B6_merge_reg_aunroll_x_consumed9 & SE_out_claswp_B6_merge_reg_aunroll_x_or8;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_or10 = SE_out_claswp_B6_merge_reg_aunroll_x_consumed10 & SE_out_claswp_B6_merge_reg_aunroll_x_or9;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_or11 = SE_out_claswp_B6_merge_reg_aunroll_x_consumed11 & SE_out_claswp_B6_merge_reg_aunroll_x_or10;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_or12 = SE_out_claswp_B6_merge_reg_aunroll_x_consumed12 & SE_out_claswp_B6_merge_reg_aunroll_x_or11;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_or13 = SE_out_claswp_B6_merge_reg_aunroll_x_consumed13 & SE_out_claswp_B6_merge_reg_aunroll_x_or12;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_or14 = SE_out_claswp_B6_merge_reg_aunroll_x_consumed14 & SE_out_claswp_B6_merge_reg_aunroll_x_or13;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_or15 = SE_out_claswp_B6_merge_reg_aunroll_x_consumed15 & SE_out_claswp_B6_merge_reg_aunroll_x_or14;
    assign SE_out_claswp_B6_merge_reg_aunroll_x_wireStall = ~ (SE_out_claswp_B6_merge_reg_aunroll_x_consumed16 & SE_out_claswp_B6_merge_reg_aunroll_x_or15);
    assign SE_out_claswp_B6_merge_reg_aunroll_x_backStall = SE_out_claswp_B6_merge_reg_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_claswp_B6_merge_reg_aunroll_x_V0 = SE_out_claswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_claswp_B6_merge_reg_aunroll_x_fromReg0);
    assign SE_out_claswp_B6_merge_reg_aunroll_x_V1 = SE_out_claswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_claswp_B6_merge_reg_aunroll_x_fromReg1);
    assign SE_out_claswp_B6_merge_reg_aunroll_x_V2 = SE_out_claswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_claswp_B6_merge_reg_aunroll_x_fromReg2);
    assign SE_out_claswp_B6_merge_reg_aunroll_x_V3 = SE_out_claswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_claswp_B6_merge_reg_aunroll_x_fromReg3);
    assign SE_out_claswp_B6_merge_reg_aunroll_x_V4 = SE_out_claswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_claswp_B6_merge_reg_aunroll_x_fromReg4);
    assign SE_out_claswp_B6_merge_reg_aunroll_x_V5 = SE_out_claswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_claswp_B6_merge_reg_aunroll_x_fromReg5);
    assign SE_out_claswp_B6_merge_reg_aunroll_x_V6 = SE_out_claswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_claswp_B6_merge_reg_aunroll_x_fromReg6);
    assign SE_out_claswp_B6_merge_reg_aunroll_x_V7 = SE_out_claswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_claswp_B6_merge_reg_aunroll_x_fromReg7);
    assign SE_out_claswp_B6_merge_reg_aunroll_x_V8 = SE_out_claswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_claswp_B6_merge_reg_aunroll_x_fromReg8);
    assign SE_out_claswp_B6_merge_reg_aunroll_x_V9 = SE_out_claswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_claswp_B6_merge_reg_aunroll_x_fromReg9);
    assign SE_out_claswp_B6_merge_reg_aunroll_x_V10 = SE_out_claswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_claswp_B6_merge_reg_aunroll_x_fromReg10);
    assign SE_out_claswp_B6_merge_reg_aunroll_x_V11 = SE_out_claswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_claswp_B6_merge_reg_aunroll_x_fromReg11);
    assign SE_out_claswp_B6_merge_reg_aunroll_x_V12 = SE_out_claswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_claswp_B6_merge_reg_aunroll_x_fromReg12);
    assign SE_out_claswp_B6_merge_reg_aunroll_x_V13 = SE_out_claswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_claswp_B6_merge_reg_aunroll_x_fromReg13);
    assign SE_out_claswp_B6_merge_reg_aunroll_x_V14 = SE_out_claswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_claswp_B6_merge_reg_aunroll_x_fromReg14);
    assign SE_out_claswp_B6_merge_reg_aunroll_x_V15 = SE_out_claswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_claswp_B6_merge_reg_aunroll_x_fromReg15);
    assign SE_out_claswp_B6_merge_reg_aunroll_x_V16 = SE_out_claswp_B6_merge_reg_aunroll_x_wireValid & ~ (SE_out_claswp_B6_merge_reg_aunroll_x_fromReg16);
    // Computing multiple Valid(s)
    assign SE_out_claswp_B6_merge_reg_aunroll_x_wireValid = claswp_B6_merge_reg_aunroll_x_out_valid_out;

    // coalesced_delay_1_fifo(STALLFIFO,616)
    assign coalesced_delay_1_fifo_valid_in = SE_out_claswp_B6_merge_reg_aunroll_x_V16;
    assign coalesced_delay_1_fifo_stall_in = SE_out_coalesced_delay_1_fifo_backStall;
    assign coalesced_delay_1_fifo_data_in = join_for_coalesced_delay_1_q;
    assign coalesced_delay_1_fifo_valid_in_bitsignaltemp = coalesced_delay_1_fifo_valid_in[0];
    assign coalesced_delay_1_fifo_stall_in_bitsignaltemp = coalesced_delay_1_fifo_stall_in[0];
    assign coalesced_delay_1_fifo_valid_out[0] = coalesced_delay_1_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_1_fifo_stall_out[0] = coalesced_delay_1_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(157),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(34),
        .IMPL("ram")
    ) thecoalesced_delay_1_fifo (
        .valid_in(coalesced_delay_1_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_1_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_1_q),
        .valid_out(coalesced_delay_1_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_1_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_1_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_coalesced_delay_1_fifo(BITJOIN,919)
    assign bubble_join_coalesced_delay_1_fifo_q = coalesced_delay_1_fifo_data_out;

    // bubble_select_coalesced_delay_1_fifo(BITSELECT,920)
    assign bubble_select_coalesced_delay_1_fifo_b = $unsigned(bubble_join_coalesced_delay_1_fifo_q[33:0]);

    // sel_for_coalesced_delay_1(BITSELECT,554)
    assign sel_for_coalesced_delay_1_b = $unsigned(bubble_select_coalesced_delay_1_fifo_b[31:0]);
    assign sel_for_coalesced_delay_1_c = $unsigned(bubble_select_coalesced_delay_1_fifo_b[32:32]);
    assign sel_for_coalesced_delay_1_d = $unsigned(bubble_select_coalesced_delay_1_fifo_b[33:33]);

    // i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140(BLACKBOX,68)@157
    // in in_stall_in@20000000
    // out out_data_out@158
    // out out_feedback_stall_out_31@20000000
    // out out_stall_out@20000000
    // out out_valid_out@158
    claswp_i_llvm_fpga_pop_i32_zz7_pip8type_A000000Zphi221_pop31_claswp0 thei_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140 (
        .in_data_in(sel_for_coalesced_delay_1_b),
        .in_dir(bubble_select_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_b),
        .in_feedback_in_31(i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_out_feedback_out_31),
        .in_feedback_valid_in_31(i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_out_feedback_valid_out_31),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_backStall),
        .in_valid_in(SE_out_coalesced_delay_1_fifo_V2),
        .out_data_out(i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_out_data_out),
        .out_feedback_stall_out_31(i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_out_feedback_stall_out_31),
        .out_stall_out(i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140(BITJOIN,740)
    assign bubble_join_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_q = i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140(BITSELECT,741)
    assign bubble_select_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_b = $unsigned(bubble_join_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_q[31:0]);

    // i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141(BLACKBOX,98)@158
    // in in_stall_in@20000000
    // out out_data_out@159
    // out out_feedback_out_31@20000000
    // out out_feedback_valid_out_31@20000000
    // out out_stall_out@20000000
    // out out_valid_out@159
    claswp_i_llvm_fpga_push_i32_zz7_pip8typeA000000Zhi221_push31_claswp0 thei_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141 (
        .in_data_in(bubble_select_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_b),
        .in_feedback_stall_in_31(i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_out_feedback_stall_out_31),
        .in_keep_going(bubble_select_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_V0),
        .out_data_out(),
        .out_feedback_out_31(i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_out_feedback_out_31),
        .out_feedback_valid_out_31(i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_out_feedback_valid_out_31),
        .out_stall_out(i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140(STALLENABLE,1006)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_fromReg0 <= SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_fromReg1 <= SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_consumed0 = (~ (SE_in_i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_backStall) & SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_wireValid) | SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_consumed1 = (~ (SE_out_redist33_i_masked_claswp139_q_63_fifo_backStall) & SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_wireValid) | SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_StallValid = SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_backStall & SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_wireValid;
    assign SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_toReg0 = SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_StallValid & SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_consumed0;
    assign SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_toReg1 = SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_StallValid & SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_or0 = SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_consumed0;
    assign SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_wireStall = ~ (SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_consumed1 & SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_or0);
    assign SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_backStall = SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_V0 = SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_V1 = SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_wireValid = i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_out_valid_out;

    // SE_in_i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141(STALLENABLE,1065)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_V0 = SE_in_i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_backStall = i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_and0 = SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_V0;
    assign SE_in_i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_wireValid = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V8 & SE_in_i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_and0;

    // SE_out_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143(STALLENABLE,1052)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_wireValid = i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_out_valid_out;

    // i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142(BLACKBOX,61)@157
    // in in_stall_in@20000000
    // out out_data_out@158
    // out out_feedback_stall_out_32@20000000
    // out out_stall_out@20000000
    // out out_valid_out@158
    claswp_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_0 thei_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142 (
        .in_data_in(sel_for_coalesced_delay_1_c),
        .in_dir(bubble_select_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_b),
        .in_feedback_in_32(i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_out_feedback_out_32),
        .in_feedback_valid_in_32(i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_out_feedback_valid_out_32),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_backStall),
        .in_valid_in(SE_out_coalesced_delay_1_fifo_V1),
        .out_data_out(i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_out_data_out),
        .out_feedback_stall_out_32(i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_out_feedback_stall_out_32),
        .out_stall_out(i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142(BITJOIN,718)
    assign bubble_join_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_q = i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142(BITSELECT,719)
    assign bubble_select_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_q[0:0]);

    // i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143(BLACKBOX,91)@158
    // in in_stall_in@20000000
    // out out_data_out@159
    // out out_feedback_out_32@20000000
    // out out_feedback_valid_out_32@20000000
    // out out_stall_out@20000000
    // out out_valid_out@159
    claswp_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_0 thei_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143 (
        .in_data_in(bubble_select_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_b),
        .in_feedback_stall_in_32(i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_out_feedback_stall_out_32),
        .in_keep_going(bubble_select_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_V0),
        .out_data_out(),
        .out_feedback_out_32(i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_out_feedback_out_32),
        .out_feedback_valid_out_32(i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_out_feedback_valid_out_32),
        .out_stall_out(i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142(STALLENABLE,992)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_backStall) & SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_wireValid) | SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_consumed1 = (~ (SE_out_redist33_i_masked_claswp139_q_63_fifo_backStall) & SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_wireValid) | SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_StallValid = SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_backStall & SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_toReg0 = SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_StallValid & SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_toReg1 = SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_StallValid & SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_or0 = SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_consumed1 & SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_or0);
    assign SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_backStall = SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_V0 = SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_V1 = SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_wireValid = i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_out_valid_out;

    // SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143(STALLENABLE,1051)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_V0 = SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_backStall = i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_and0 = SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_V0;
    assign SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_wireValid = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V7 & SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_and0;

    // SE_out_i_llvm_fpga_push_i1_notcmp193223_push33_claswp145(STALLENABLE,1048)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_wireValid = i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_out_valid_out;

    // i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144(BLACKBOX,60)@157
    // in in_stall_in@20000000
    // out out_data_out@158
    // out out_feedback_stall_out_33@20000000
    // out out_stall_out@20000000
    // out out_valid_out@158
    claswp_i_llvm_fpga_pop_i1_notcmp193223_pop33_0 thei_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144 (
        .in_data_in(sel_for_coalesced_delay_1_d),
        .in_dir(bubble_select_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_b),
        .in_feedback_in_33(i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_out_feedback_out_33),
        .in_feedback_valid_in_33(i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_out_feedback_valid_out_33),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_backStall),
        .in_valid_in(SE_out_coalesced_delay_1_fifo_V0),
        .out_data_out(i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_out_data_out),
        .out_feedback_stall_out_33(i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_out_feedback_stall_out_33),
        .out_stall_out(i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144(BITJOIN,714)
    assign bubble_join_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_q = i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144(BITSELECT,715)
    assign bubble_select_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_q[0:0]);

    // i_llvm_fpga_push_i1_notcmp193223_push33_claswp145(BLACKBOX,89)@158
    // in in_stall_in@20000000
    // out out_data_out@159
    // out out_feedback_out_33@20000000
    // out out_feedback_valid_out_33@20000000
    // out out_stall_out@20000000
    // out out_valid_out@159
    claswp_i_llvm_fpga_push_i1_notcmp193223_push33_0 thei_llvm_fpga_push_i1_notcmp193223_push33_claswp145 (
        .in_data_in(bubble_select_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_b),
        .in_feedback_stall_in_33(i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_out_feedback_stall_out_33),
        .in_keep_going(bubble_select_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_V0),
        .out_data_out(),
        .out_feedback_out_33(i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_out_feedback_out_33),
        .out_feedback_valid_out_33(i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_out_feedback_valid_out_33),
        .out_stall_out(i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144(STALLENABLE,990)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_backStall) & SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_wireValid) | SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_consumed1 = (~ (SE_out_redist33_i_masked_claswp139_q_63_fifo_backStall) & SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_wireValid) | SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_StallValid = SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_backStall & SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_toReg0 = SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_StallValid & SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_toReg1 = SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_StallValid & SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_or0 = SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_consumed1 & SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_or0);
    assign SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_backStall = SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_V0 = SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_V1 = SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_wireValid = i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_out_valid_out;

    // SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_claswp145(STALLENABLE,1047)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_V0 = SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_backStall = i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_and0 = SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_V0;
    assign SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_wireValid = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V6 & SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_and0;

    // SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121(STALLENABLE,1045)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_backStall = i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_and0 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V5;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_wireValid = SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_and0;

    // SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98(STALLENABLE,1037)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_backStall = i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_and0 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V4;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_wireValid = SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_and0;

    // SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104(STALLENABLE,1023)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_backStall = i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_and0 = SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_V0;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_wireValid = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V3 & SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_and0;

    // SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136(STALLENABLE,1019)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_backStall = i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_and0 = SE_out_i_llvm_fpga_mem_memdep_119_claswp135_V0;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_wireValid = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V2 & SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_and0;

    // SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129(STALLENABLE,1015)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_backStall = i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_and0 = SE_out_i_llvm_fpga_mem_memdep_102_claswp128_V1;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_wireValid = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V1 & SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_and0;

    // redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo(STALLFIFO,610)
    assign redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_valid_in = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V20;
    assign redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_stall_in = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_backStall;
    assign redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_data_in = bubble_select_i_llvm_fpga_pipeline_keep_going_claswp4_b;
    assign redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_valid_in_bitsignaltemp = redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_valid_in[0];
    assign redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_stall_in_bitsignaltemp = redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_stall_in[0];
    assign redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_valid_out[0] = redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_valid_out_bitsignaltemp;
    assign redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_stall_out[0] = redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo (
        .valid_in(redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_valid_in_bitsignaltemp),
        .stall_in(redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pipeline_keep_going_claswp4_b),
        .valid_out(redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_valid_out_bitsignaltemp),
        .stall_out(redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_stall_out_bitsignaltemp),
        .data_out(redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo(STALLENABLE,1293)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg0 <= '0;
            SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg1 <= '0;
            SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg2 <= '0;
            SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg3 <= '0;
            SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg4 <= '0;
            SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg5 <= '0;
            SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg6 <= '0;
            SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg7 <= '0;
            SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg8 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg0 <= SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg0;
            // Successor 1
            SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg1 <= SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg1;
            // Successor 2
            SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg2 <= SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg2;
            // Successor 3
            SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg3 <= SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg3;
            // Successor 4
            SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg4 <= SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg4;
            // Successor 5
            SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg5 <= SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg5;
            // Successor 6
            SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg6 <= SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg6;
            // Successor 7
            SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg7 <= SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg7;
            // Successor 8
            SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg8 <= SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg8;
        end
    end
    // Input Stall processing
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed0 = (~ (SE_i_next_initerations_claswp6_vt_join_backStall) & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_wireValid) | SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg0;
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed1 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi105_push26_claswp129_backStall) & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_wireValid) | SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg1;
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed2 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi122_push27_claswp136_backStall) & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_wireValid) | SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg2;
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed3 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi55_push20_claswp104_backStall) & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_wireValid) | SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg3;
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed4 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi73_push23_claswp98_backStall) & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_wireValid) | SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg4;
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed5 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi90_push25_claswp121_backStall) & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_wireValid) | SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg5;
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed6 = (~ (SE_in_i_llvm_fpga_push_i1_notcmp193223_push33_claswp145_backStall) & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_wireValid) | SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg6;
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed7 = (~ (SE_in_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_claswp143_backStall) & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_wireValid) | SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg7;
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed8 = (~ (SE_in_i_llvm_fpga_push_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_push31_claswp141_backStall) & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_wireValid) | SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg8;
    // Consuming
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_StallValid = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_backStall & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_wireValid;
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg0 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_StallValid & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed0;
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg1 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_StallValid & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed1;
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg2 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_StallValid & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed2;
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg3 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_StallValid & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed3;
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg4 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_StallValid & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed4;
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg5 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_StallValid & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed5;
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg6 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_StallValid & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed6;
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg7 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_StallValid & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed7;
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_toReg8 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_StallValid & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed8;
    // Backward Stall generation
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_or0 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed0;
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_or1 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed1 & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_or0;
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_or2 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed2 & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_or1;
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_or3 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed3 & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_or2;
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_or4 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed4 & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_or3;
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_or5 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed5 & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_or4;
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_or6 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed6 & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_or5;
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_or7 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed7 & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_or6;
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_wireStall = ~ (SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_consumed8 & SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_or7);
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_backStall = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V0 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_wireValid & ~ (SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg0);
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V1 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_wireValid & ~ (SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg1);
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V2 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_wireValid & ~ (SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg2);
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V3 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_wireValid & ~ (SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg3);
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V4 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_wireValid & ~ (SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg4);
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V5 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_wireValid & ~ (SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg5);
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V6 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_wireValid & ~ (SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg6);
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V7 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_wireValid & ~ (SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg7);
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V8 = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_wireValid & ~ (SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_fromReg8);
    // Computing multiple Valid(s)
    assign SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_wireValid = redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_valid_out;

    // SE_i_next_initerations_claswp6_vt_join(STALLENABLE,1073)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_next_initerations_claswp6_vt_join_fromReg0 <= '0;
            SE_i_next_initerations_claswp6_vt_join_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_next_initerations_claswp6_vt_join_fromReg0 <= SE_i_next_initerations_claswp6_vt_join_toReg0;
            // Successor 1
            SE_i_next_initerations_claswp6_vt_join_fromReg1 <= SE_i_next_initerations_claswp6_vt_join_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_next_initerations_claswp6_vt_join_consumed0 = (~ (i_llvm_fpga_push_i1_lastiniteration_claswp9_out_stall_out) & SE_i_next_initerations_claswp6_vt_join_wireValid) | SE_i_next_initerations_claswp6_vt_join_fromReg0;
    assign SE_i_next_initerations_claswp6_vt_join_consumed1 = (~ (i_llvm_fpga_push_i3_initerations_push28_claswp7_out_stall_out) & SE_i_next_initerations_claswp6_vt_join_wireValid) | SE_i_next_initerations_claswp6_vt_join_fromReg1;
    // Consuming
    assign SE_i_next_initerations_claswp6_vt_join_StallValid = SE_i_next_initerations_claswp6_vt_join_backStall & SE_i_next_initerations_claswp6_vt_join_wireValid;
    assign SE_i_next_initerations_claswp6_vt_join_toReg0 = SE_i_next_initerations_claswp6_vt_join_StallValid & SE_i_next_initerations_claswp6_vt_join_consumed0;
    assign SE_i_next_initerations_claswp6_vt_join_toReg1 = SE_i_next_initerations_claswp6_vt_join_StallValid & SE_i_next_initerations_claswp6_vt_join_consumed1;
    // Backward Stall generation
    assign SE_i_next_initerations_claswp6_vt_join_or0 = SE_i_next_initerations_claswp6_vt_join_consumed0;
    assign SE_i_next_initerations_claswp6_vt_join_wireStall = ~ (SE_i_next_initerations_claswp6_vt_join_consumed1 & SE_i_next_initerations_claswp6_vt_join_or0);
    assign SE_i_next_initerations_claswp6_vt_join_backStall = SE_i_next_initerations_claswp6_vt_join_wireStall;
    // Valid signal propagation
    assign SE_i_next_initerations_claswp6_vt_join_V0 = SE_i_next_initerations_claswp6_vt_join_wireValid & ~ (SE_i_next_initerations_claswp6_vt_join_fromReg0);
    assign SE_i_next_initerations_claswp6_vt_join_V1 = SE_i_next_initerations_claswp6_vt_join_wireValid & ~ (SE_i_next_initerations_claswp6_vt_join_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_next_initerations_claswp6_vt_join_and0 = SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_V1;
    assign SE_i_next_initerations_claswp6_vt_join_wireValid = SE_out_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_V0 & SE_i_next_initerations_claswp6_vt_join_and0;

    // bubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg(STALLFIFO,1720)
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg_valid_in = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V0;
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg_stall_in = SE_out_redist33_i_masked_claswp139_q_63_fifo_backStall;
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist33_i_masked_claswp139_q_63_fifo(STALLENABLE,1245)
    // Valid signal propagation
    assign SE_out_redist33_i_masked_claswp139_q_63_fifo_V0 = SE_out_redist33_i_masked_claswp139_q_63_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist33_i_masked_claswp139_q_63_fifo_backStall = in_stall_in | ~ (SE_out_redist33_i_masked_claswp139_q_63_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist33_i_masked_claswp139_q_63_fifo_and0 = redist33_i_masked_claswp139_q_63_fifo_valid_out;
    assign SE_out_redist33_i_masked_claswp139_q_63_fifo_and1 = bubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg_valid_out & SE_out_redist33_i_masked_claswp139_q_63_fifo_and0;
    assign SE_out_redist33_i_masked_claswp139_q_63_fifo_and2 = SE_out_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_V1 & SE_out_redist33_i_masked_claswp139_q_63_fifo_and1;
    assign SE_out_redist33_i_masked_claswp139_q_63_fifo_and3 = SE_out_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_V1 & SE_out_redist33_i_masked_claswp139_q_63_fifo_and2;
    assign SE_out_redist33_i_masked_claswp139_q_63_fifo_and4 = SE_out_i_llvm_fpga_mem_memdep_119_claswp135_V1 & SE_out_redist33_i_masked_claswp139_q_63_fifo_and3;
    assign SE_out_redist33_i_masked_claswp139_q_63_fifo_and5 = SE_out_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_V1 & SE_out_redist33_i_masked_claswp139_q_63_fifo_and4;
    assign SE_out_redist33_i_masked_claswp139_q_63_fifo_and6 = SE_out_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_V1 & SE_out_redist33_i_masked_claswp139_q_63_fifo_and5;
    assign SE_out_redist33_i_masked_claswp139_q_63_fifo_and7 = SE_out_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_V1 & SE_out_redist33_i_masked_claswp139_q_63_fifo_and6;
    assign SE_out_redist33_i_masked_claswp139_q_63_fifo_and8 = SE_out_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_V1 & SE_out_redist33_i_masked_claswp139_q_63_fifo_and7;
    assign SE_out_redist33_i_masked_claswp139_q_63_fifo_and9 = SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_V0 & SE_out_redist33_i_masked_claswp139_q_63_fifo_and8;
    assign SE_out_redist33_i_masked_claswp139_q_63_fifo_wireValid = SE_out_i_llvm_fpga_mem_memdep_102_claswp128_V0 & SE_out_redist33_i_masked_claswp139_q_63_fifo_and9;

    // SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5(STALLENABLE,1010)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_fromReg0 <= SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_fromReg1 <= SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_consumed0 = (~ (SE_out_redist33_i_masked_claswp139_q_63_fifo_backStall) & SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_wireValid) | SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_consumed1 = (~ (SE_i_next_initerations_claswp6_vt_join_backStall) & SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_wireValid) | SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_StallValid = SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_backStall & SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_wireValid;
    assign SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_toReg0 = SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_StallValid & SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_consumed0;
    assign SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_toReg1 = SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_StallValid & SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_or0 = SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_consumed0;
    assign SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_wireStall = ~ (SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_consumed1 & SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_or0);
    assign SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_backStall = SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_V0 = SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_wireValid & ~ (SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_V1 = SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_wireValid & ~ (SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_wireValid = i_llvm_fpga_pop_i3_initerations_pop28_claswp5_out_valid_out;

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // SE_out_i_llvm_fpga_push_i3_initerations_push28_claswp7(STALLENABLE,1070)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i3_initerations_push28_claswp7_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i3_initerations_push28_claswp7_wireValid = i_llvm_fpga_push_i3_initerations_push28_claswp7_out_valid_out;

    // rightShiftStage0Idx1Rng1_uid468_i_next_initerations_claswp0_shift_x(BITSELECT,467)@158
    assign rightShiftStage0Idx1Rng1_uid468_i_next_initerations_claswp0_shift_x_b = bubble_select_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_b[2:1];

    // rightShiftStage0Idx1_uid470_i_next_initerations_claswp0_shift_x(BITJOIN,469)@158
    assign rightShiftStage0Idx1_uid470_i_next_initerations_claswp0_shift_x_q = {GND_q, rightShiftStage0Idx1Rng1_uid468_i_next_initerations_claswp0_shift_x_b};

    // bubble_join_i_llvm_fpga_pop_i3_initerations_pop28_claswp5(BITJOIN,747)
    assign bubble_join_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_q = i_llvm_fpga_pop_i3_initerations_pop28_claswp5_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i3_initerations_pop28_claswp5(BITSELECT,748)
    assign bubble_select_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_b = $unsigned(bubble_join_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_q[2:0]);

    // rightShiftStage0_uid472_i_next_initerations_claswp0_shift_x(MUX,471)@158
    assign rightShiftStage0_uid472_i_next_initerations_claswp0_shift_x_s = VCC_q;
    always @(rightShiftStage0_uid472_i_next_initerations_claswp0_shift_x_s or bubble_select_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_b or rightShiftStage0Idx1_uid470_i_next_initerations_claswp0_shift_x_q)
    begin
        unique case (rightShiftStage0_uid472_i_next_initerations_claswp0_shift_x_s)
            1'b0 : rightShiftStage0_uid472_i_next_initerations_claswp0_shift_x_q = bubble_select_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_b;
            1'b1 : rightShiftStage0_uid472_i_next_initerations_claswp0_shift_x_q = rightShiftStage0Idx1_uid470_i_next_initerations_claswp0_shift_x_q;
            default : rightShiftStage0_uid472_i_next_initerations_claswp0_shift_x_q = 3'b0;
        endcase
    end

    // i_next_initerations_claswp6_vt_select_1(BITSELECT,110)@158
    assign i_next_initerations_claswp6_vt_select_1_b = rightShiftStage0_uid472_i_next_initerations_claswp0_shift_x_q[1:0];

    // i_next_initerations_claswp6_vt_join(BITJOIN,109)@158
    assign i_next_initerations_claswp6_vt_join_q = {GND_q, i_next_initerations_claswp6_vt_select_1_b};

    // i_llvm_fpga_push_i3_initerations_push28_claswp7(BLACKBOX,100)@158
    // in in_stall_in@20000000
    // out out_data_out@159
    // out out_feedback_out_28@20000000
    // out out_feedback_valid_out_28@20000000
    // out out_stall_out@20000000
    // out out_valid_out@159
    claswp_i_llvm_fpga_push_i3_initerations_push28_0 thei_llvm_fpga_push_i3_initerations_push28_claswp7 (
        .in_data_in(i_next_initerations_claswp6_vt_join_q),
        .in_feedback_stall_in_28(i_llvm_fpga_pop_i3_initerations_pop28_claswp5_out_feedback_stall_out_28),
        .in_keep_going(bubble_select_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i3_initerations_push28_claswp7_backStall),
        .in_valid_in(SE_i_next_initerations_claswp6_vt_join_V1),
        .out_data_out(),
        .out_feedback_out_28(i_llvm_fpga_push_i3_initerations_push28_claswp7_out_feedback_out_28),
        .out_feedback_valid_out_28(i_llvm_fpga_push_i3_initerations_push28_claswp7_out_feedback_valid_out_28),
        .out_stall_out(i_llvm_fpga_push_i3_initerations_push28_claswp7_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i3_initerations_push28_claswp7_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo(BITJOIN,796)
    assign bubble_join_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_q = redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_data_out;

    // bubble_select_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo(BITSELECT,797)
    assign bubble_select_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_b = $unsigned(bubble_join_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_q[0:0]);

    // c_i3_3146(CONSTANT,11)
    assign c_i3_3146_q = $unsigned(3'b011);

    // i_llvm_fpga_pop_i3_initerations_pop28_claswp5(BLACKBOX,70)@157
    // in in_stall_in@20000000
    // out out_data_out@158
    // out out_feedback_stall_out_28@20000000
    // out out_stall_out@20000000
    // out out_valid_out@158
    claswp_i_llvm_fpga_pop_i3_initerations_pop28_0 thei_llvm_fpga_pop_i3_initerations_pop28_claswp5 (
        .in_data_in(c_i3_3146_q),
        .in_dir(bubble_select_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_b),
        .in_feedback_in_28(i_llvm_fpga_push_i3_initerations_push28_claswp7_out_feedback_out_28),
        .in_feedback_valid_in_28(i_llvm_fpga_push_i3_initerations_push28_claswp7_out_feedback_valid_out_28),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i3_initerations_pop28_claswp5_backStall),
        .in_valid_in(SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_V1),
        .out_data_out(i_llvm_fpga_pop_i3_initerations_pop28_claswp5_out_data_out),
        .out_feedback_stall_out_28(i_llvm_fpga_pop_i3_initerations_pop28_claswp5_out_feedback_stall_out_28),
        .out_stall_out(i_llvm_fpga_pop_i3_initerations_pop28_claswp5_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i3_initerations_pop28_claswp5_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_coalesced_delay_1_fifo(STALLENABLE,1305)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_coalesced_delay_1_fifo_fromReg0 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg1 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_coalesced_delay_1_fifo_fromReg0 <= SE_out_coalesced_delay_1_fifo_toReg0;
            // Successor 1
            SE_out_coalesced_delay_1_fifo_fromReg1 <= SE_out_coalesced_delay_1_fifo_toReg1;
            // Successor 2
            SE_out_coalesced_delay_1_fifo_fromReg2 <= SE_out_coalesced_delay_1_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_coalesced_delay_1_fifo_consumed0 = (~ (i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_out_stall_out) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg0;
    assign SE_out_coalesced_delay_1_fifo_consumed1 = (~ (i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_out_stall_out) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg1;
    assign SE_out_coalesced_delay_1_fifo_consumed2 = (~ (i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_out_stall_out) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg2;
    // Consuming
    assign SE_out_coalesced_delay_1_fifo_StallValid = SE_out_coalesced_delay_1_fifo_backStall & SE_out_coalesced_delay_1_fifo_wireValid;
    assign SE_out_coalesced_delay_1_fifo_toReg0 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed0;
    assign SE_out_coalesced_delay_1_fifo_toReg1 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed1;
    assign SE_out_coalesced_delay_1_fifo_toReg2 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_coalesced_delay_1_fifo_or0 = SE_out_coalesced_delay_1_fifo_consumed0;
    assign SE_out_coalesced_delay_1_fifo_or1 = SE_out_coalesced_delay_1_fifo_consumed1 & SE_out_coalesced_delay_1_fifo_or0;
    assign SE_out_coalesced_delay_1_fifo_wireStall = ~ (SE_out_coalesced_delay_1_fifo_consumed2 & SE_out_coalesced_delay_1_fifo_or1);
    assign SE_out_coalesced_delay_1_fifo_backStall = SE_out_coalesced_delay_1_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_coalesced_delay_1_fifo_V0 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg0);
    assign SE_out_coalesced_delay_1_fifo_V1 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg1);
    assign SE_out_coalesced_delay_1_fifo_V2 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_coalesced_delay_1_fifo_and0 = coalesced_delay_1_fifo_valid_out;
    assign SE_out_coalesced_delay_1_fifo_wireValid = SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_V0 & SE_out_coalesced_delay_1_fifo_and0;

    // SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo(STALLENABLE,1218)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_fromReg0 <= '0;
            SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_fromReg0 <= SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_toReg0;
            // Successor 1
            SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_fromReg1 <= SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_consumed0 = (~ (SE_out_coalesced_delay_1_fifo_backStall) & SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_wireValid) | SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_fromReg0;
    assign SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_consumed1 = (~ (i_llvm_fpga_pop_i3_initerations_pop28_claswp5_out_stall_out) & SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_wireValid) | SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_fromReg1;
    // Consuming
    assign SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_StallValid = SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_backStall & SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_wireValid;
    assign SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_toReg0 = SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_StallValid & SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_consumed0;
    assign SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_toReg1 = SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_StallValid & SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_or0 = SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_consumed0;
    assign SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_wireStall = ~ (SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_consumed1 & SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_or0);
    assign SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_backStall = SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_V0 = SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_wireValid & ~ (SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_fromReg0);
    assign SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_V1 = SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_wireValid & ~ (SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_wireValid = redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_valid_out;

    // redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo(STALLFIFO,570)
    assign redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_valid_in = SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_V1;
    assign redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_stall_in = SE_out_redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_backStall;
    assign redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_data_in = bubble_select_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_b;
    assign redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_valid_in_bitsignaltemp = redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_valid_in[0];
    assign redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_stall_in_bitsignaltemp = redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_stall_in[0];
    assign redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_valid_out[0] = redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_valid_out_bitsignaltemp;
    assign redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_stall_out[0] = redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(63),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo (
        .valid_in(redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_valid_in_bitsignaltemp),
        .stall_in(redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_b),
        .valid_out(redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_valid_out_bitsignaltemp),
        .stall_out(redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_stall_out_bitsignaltemp),
        .data_out(redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo(STALLFIFO,569)
    assign redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_in = SE_redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_V10;
    assign redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_in = SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_backStall;
    assign redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_data_in = redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_q;
    assign redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_in_bitsignaltemp = redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_in[0];
    assign redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_in_bitsignaltemp = redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_in[0];
    assign redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_out[0] = redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_out_bitsignaltemp;
    assign redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_out[0] = redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo (
        .valid_in(redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_in_bitsignaltemp),
        .stall_in(redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_in_bitsignaltemp),
        .data_in(redist10_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_62_3_q),
        .valid_out(redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_out_bitsignaltemp),
        .stall_out(redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_stall_out_bitsignaltemp),
        .data_out(redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo(STALLENABLE,1216)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg0 <= '0;
            SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg0 <= SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_toReg0;
            // Successor 1
            SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg1 <= SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed0 = (~ (i_llvm_fpga_pipeline_keep_going_claswp4_out_stall_out) & SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireValid) | SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg0;
    assign SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed1 = (~ (redist12_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_156_fifo_stall_out) & SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireValid) | SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg1;
    // Consuming
    assign SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_StallValid = SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_backStall & SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireValid;
    assign SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_toReg0 = SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_StallValid & SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed0;
    assign SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_toReg1 = SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_StallValid & SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_or0 = SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed0;
    assign SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireStall = ~ (SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_consumed1 & SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_or0);
    assign SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_backStall = SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_V0 = SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireValid & ~ (SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg0);
    assign SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_V1 = SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireValid & ~ (SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_wireValid = redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_valid_out;

    // SE_out_i_llvm_fpga_pipeline_keep_going_claswp4(STALLENABLE,954)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg2 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg3 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg4 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg5 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg6 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg7 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg8 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg9 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg10 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg11 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg12 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg13 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg14 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg15 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg16 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg17 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg18 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg19 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg20 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg0 <= SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg1 <= SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg2 <= SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg3 <= SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg3;
            // Successor 4
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg4 <= SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg4;
            // Successor 5
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg5 <= SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg5;
            // Successor 6
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg6 <= SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg6;
            // Successor 7
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg7 <= SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg7;
            // Successor 8
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg8 <= SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg8;
            // Successor 9
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg9 <= SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg9;
            // Successor 10
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg10 <= SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg10;
            // Successor 11
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg11 <= SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg11;
            // Successor 12
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg12 <= SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg12;
            // Successor 13
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg13 <= SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg13;
            // Successor 14
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg14 <= SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg14;
            // Successor 15
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg15 <= SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg15;
            // Successor 16
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg16 <= SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg16;
            // Successor 17
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg17 <= SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg17;
            // Successor 18
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg18 <= SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg18;
            // Successor 19
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg19 <= SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg19;
            // Successor 20
            SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg20 <= SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg20;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed0 = (~ (bubble_out_i_llvm_fpga_pipeline_keep_going_claswp4_1_reg_stall_out) & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed1 = (~ (SE_out_redist56_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_claswp42_out_data_out_32_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg1;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed2 = (~ (SE_out_redist55_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_claswp46_out_data_out_94_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg2;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed3 = (~ (SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_claswp88_out_data_out_32_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg3;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed4 = (~ (SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_claswp105_out_data_out_94_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg4;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed5 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi59_push21_claswp78_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg5;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed6 = (~ (SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_claswp79_out_data_out_32_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg6;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed7 = (~ (SE_i_lm3615_toi1_intcast65_claswp76_sel_x_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg7;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed8 = (~ (SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_claswp110_out_data_out_32_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg8;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed9 = (~ (SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_claswp37_out_data_out_94_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg9;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed10 = (~ (SE_i_lm3816_toi1_intcast81_claswp101_sel_x_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg10;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed11 = (~ (SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_claswp83_out_data_out_94_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg11;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed12 = (~ (SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_claswp40_out_data_out_94_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg12;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed13 = (~ (SE_out_redist42_i_llvm_fpga_pop_i1_pop40_claswp26_out_data_out_94_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg13;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed14 = (~ (SE_out_redist40_i_llvm_fpga_pop_i1_reduction_claswp_33228_pop38_claswp61_out_data_out_32_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg14;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed15 = (~ (SE_out_redist39_i_llvm_fpga_pop_i32_lm18611229_pop39_claswp68_out_data_out_94_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg15;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed16 = (~ (SE_out_redist37_i_llvm_fpga_pop_i32_lm19012230_pop41_claswp13_out_data_out_94_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg16;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed17 = (~ (SE_out_redist35_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_claswp19_out_data_out_94_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg17;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed18 = (~ (SE_out_redist22_i_storemerge68_replace_phi_claswp12_q_37_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg18;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed19 = (~ (SE_out_redist32_i_next_cleanups_claswp34_q_32_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg19;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed20 = (~ (redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_stall_out) & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg20;
    // Consuming
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_StallValid = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_backStall & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg0 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg1 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed1;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg2 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed2;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg3 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed3;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg4 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed4;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg5 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed5;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg6 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed6;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg7 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed7;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg8 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed8;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg9 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed9;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg10 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed10;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg11 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed11;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg12 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed12;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg13 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed13;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg14 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed14;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg15 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed15;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg16 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed16;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg17 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed17;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg18 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed18;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg19 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed19;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_toReg20 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed20;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or0 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or1 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed1 & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or2 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed2 & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or1;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or3 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed3 & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or2;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or4 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed4 & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or3;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or5 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed5 & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or4;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or6 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed6 & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or5;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or7 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed7 & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or6;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or8 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed8 & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or7;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or9 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed9 & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or8;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or10 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed10 & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or9;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or11 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed11 & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or10;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or12 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed12 & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or11;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or13 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed13 & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or12;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or14 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed14 & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or13;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or15 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed15 & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or14;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or16 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed16 & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or15;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or17 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed17 & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or16;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or18 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed18 & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or17;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or19 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed19 & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or18;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireStall = ~ (SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_consumed20 & SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_or19);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_backStall = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V0 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg0);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V1 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg1);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V2 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg2);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V3 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg3);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V4 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg4);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V5 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg5);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V6 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg6);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V7 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg7);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V8 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg8);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V9 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg9);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V10 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg10);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V11 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg11);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V12 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg12);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V13 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg13);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V14 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg14);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V15 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg15);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V16 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg16);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V17 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg17);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V18 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg18);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V19 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg19);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_V20 = SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_fromReg20);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_wireValid = i_llvm_fpga_pipeline_keep_going_claswp4_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_notexitcond_claswp32(STALLENABLE,1050)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_notexitcond_claswp32_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_notexitcond_claswp32_wireValid = i_llvm_fpga_push_i1_notexitcond_claswp32_out_valid_out;

    // bubble_join_redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo(BITJOIN,814)
    assign bubble_join_redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_q = redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_data_out;

    // bubble_select_redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo(BITSELECT,815)
    assign bubble_select_redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_b = $unsigned(bubble_join_redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_notexitcond_claswp32(BLACKBOX,90)@95
    // in in_stall_in@20000000
    // out out_data_out@96
    // out out_feedback_out_3@20000000
    // out out_feedback_valid_out_3@20000000
    // out out_stall_out@20000000
    // out out_valid_out@96
    claswp_i_llvm_fpga_push_i1_notexitcond_0 thei_llvm_fpga_push_i1_notexitcond_claswp32 (
        .in_data_in(bubble_select_redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_b),
        .in_feedback_stall_in_3(i_llvm_fpga_pipeline_keep_going_claswp4_out_not_exitcond_stall_out),
        .in_first_cleanup(bubble_select_redist3_i_first_cleanup_claswp1_sel_x_b_31_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_notexitcond_claswp32_backStall),
        .in_valid_in(SE_out_redist28_i_phi_decision211_xor_and_i0_claswp30_q_36_fifo_V0),
        .out_data_out(),
        .out_feedback_out_3(i_llvm_fpga_push_i1_notexitcond_claswp32_out_feedback_out_3),
        .out_feedback_valid_out_3(i_llvm_fpga_push_i1_notexitcond_claswp32_out_feedback_valid_out_3),
        .out_stall_out(i_llvm_fpga_push_i1_notexitcond_claswp32_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_notexitcond_claswp32_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_push_i1_lastiniteration_claswp9(STALLENABLE,1012)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_lastiniteration_claswp9_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_lastiniteration_claswp9_wireValid = i_llvm_fpga_push_i1_lastiniteration_claswp9_out_valid_out;

    // i_last_initeration_claswp8_sel_x(BITSELECT,375)@158
    assign i_last_initeration_claswp8_sel_x_b = i_next_initerations_claswp6_vt_join_q[0:0];

    // i_llvm_fpga_push_i1_lastiniteration_claswp9(BLACKBOX,71)@158
    // in in_stall_in@20000000
    // out out_data_out@159
    // out out_feedback_out_2@20000000
    // out out_feedback_valid_out_2@20000000
    // out out_stall_out@20000000
    // out out_valid_out@159
    claswp_i_llvm_fpga_push_i1_lastiniteration_0 thei_llvm_fpga_push_i1_lastiniteration_claswp9 (
        .in_data_in(i_last_initeration_claswp8_sel_x_b),
        .in_feedback_stall_in_2(i_llvm_fpga_pipeline_keep_going_claswp4_out_initeration_stall_out),
        .in_keep_going(bubble_select_redist57_i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out_62_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_lastiniteration_claswp9_backStall),
        .in_valid_in(SE_i_next_initerations_claswp6_vt_join_V0),
        .out_data_out(),
        .out_feedback_out_2(i_llvm_fpga_push_i1_lastiniteration_claswp9_out_feedback_out_2),
        .out_feedback_valid_out_2(i_llvm_fpga_push_i1_lastiniteration_claswp9_out_feedback_valid_out_2),
        .out_stall_out(i_llvm_fpga_push_i1_lastiniteration_claswp9_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_lastiniteration_claswp9_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo(BITJOIN,793)
    assign bubble_join_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_q = redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_data_out;

    // bubble_select_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo(BITSELECT,794)
    assign bubble_select_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_b = $unsigned(bubble_join_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_q[0:0]);

    // i_llvm_fpga_pipeline_keep_going_claswp4(BLACKBOX,42)@95
    // in in_stall_in@20000000
    // out out_data_out@96
    // out out_exiting_stall_out@20000000
    // out out_exiting_valid_out@20000000
    // out out_initeration_stall_out@20000000
    // out out_not_exitcond_stall_out@20000000
    // out out_pipeline_valid_out@20000000
    // out out_stall_out@20000000
    // out out_valid_out@96
    claswp_i_llvm_fpga_pipeline_keep_going_0 thei_llvm_fpga_pipeline_keep_going_claswp4 (
        .in_data_in(bubble_select_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_b),
        .in_initeration_in(i_llvm_fpga_push_i1_lastiniteration_claswp9_out_feedback_out_2),
        .in_initeration_valid_in(i_llvm_fpga_push_i1_lastiniteration_claswp9_out_feedback_valid_out_2),
        .in_not_exitcond_in(i_llvm_fpga_push_i1_notexitcond_claswp32_out_feedback_out_3),
        .in_not_exitcond_valid_in(i_llvm_fpga_push_i1_notexitcond_claswp32_out_feedback_valid_out_3),
        .in_pipeline_stall_in(in_pipeline_stall_in),
        .in_stall_in(SE_out_i_llvm_fpga_pipeline_keep_going_claswp4_backStall),
        .in_valid_in(SE_out_redist11_claswp_B6_merge_reg_aunroll_x_out_data_out_0_tpl_94_fifo_V0),
        .out_data_out(i_llvm_fpga_pipeline_keep_going_claswp4_out_data_out),
        .out_exiting_stall_out(i_llvm_fpga_pipeline_keep_going_claswp4_out_exiting_stall_out),
        .out_exiting_valid_out(i_llvm_fpga_pipeline_keep_going_claswp4_out_exiting_valid_out),
        .out_initeration_stall_out(i_llvm_fpga_pipeline_keep_going_claswp4_out_initeration_stall_out),
        .out_not_exitcond_stall_out(i_llvm_fpga_pipeline_keep_going_claswp4_out_not_exitcond_stall_out),
        .out_pipeline_valid_out(i_llvm_fpga_pipeline_keep_going_claswp4_out_pipeline_valid_out),
        .out_stall_out(i_llvm_fpga_pipeline_keep_going_claswp4_out_stall_out),
        .out_valid_out(i_llvm_fpga_pipeline_keep_going_claswp4_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,15)
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_claswp4_exiting_valid_out = i_llvm_fpga_pipeline_keep_going_claswp4_out_exiting_valid_out;
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_claswp4_exiting_stall_out = i_llvm_fpga_pipeline_keep_going_claswp4_out_exiting_stall_out;

    // pipeline_valid_out_sync(GPOUT,310)
    assign out_pipeline_valid_out = i_llvm_fpga_pipeline_keep_going_claswp4_out_pipeline_valid_out;

    // sync_out(GPOUT,320)@0
    assign out_stall_out = SE_stall_entry_backStall;

    // dupName_0_ext_sig_sync_out_x(GPOUT,328)
    assign out_lm3213_claswp_avm_address = i_llvm_fpga_mem_lm3213_claswp55_out_lm3213_claswp_avm_address;
    assign out_lm3213_claswp_avm_enable = i_llvm_fpga_mem_lm3213_claswp55_out_lm3213_claswp_avm_enable;
    assign out_lm3213_claswp_avm_read = i_llvm_fpga_mem_lm3213_claswp55_out_lm3213_claswp_avm_read;
    assign out_lm3213_claswp_avm_write = i_llvm_fpga_mem_lm3213_claswp55_out_lm3213_claswp_avm_write;
    assign out_lm3213_claswp_avm_writedata = i_llvm_fpga_mem_lm3213_claswp55_out_lm3213_claswp_avm_writedata;
    assign out_lm3213_claswp_avm_byteenable = i_llvm_fpga_mem_lm3213_claswp55_out_lm3213_claswp_avm_byteenable;
    assign out_lm3213_claswp_avm_burstcount = i_llvm_fpga_mem_lm3213_claswp55_out_lm3213_claswp_avm_burstcount;

    // bubble_join_redist33_i_masked_claswp139_q_63_fifo(BITJOIN,829)
    assign bubble_join_redist33_i_masked_claswp139_q_63_fifo_q = redist33_i_masked_claswp139_q_63_fifo_data_out;

    // bubble_select_redist33_i_masked_claswp139_q_63_fifo(BITSELECT,830)
    assign bubble_select_redist33_i_masked_claswp139_q_63_fifo_b = $unsigned(bubble_join_redist33_i_masked_claswp139_q_63_fifo_q[0:0]);

    // dupName_0_sync_out_x(GPOUT,330)@158
    assign out_ZZ7claswp_PiP8TYPE_3_S_S_S_S_S_E2ix_static_1_replace_phi221_pop31 = bubble_select_i_llvm_fpga_pop_i32_zz7claswp_pip8type_3_s_s_s_s_s_e2ix_static_1_replace_phi221_pop31_claswp140_b;
    assign out_lm3213_toi1_intcast56 = bubble_select_redist2_i_lm3213_toi1_intcast56_claswp56_sel_x_b_62_fifo_b;
    assign out_masked = bubble_select_redist33_i_masked_claswp139_q_63_fifo_b;
    assign out_memdep_102 = bubble_select_i_llvm_fpga_mem_memdep_102_claswp128_b;
    assign out_memdep_119 = bubble_select_i_llvm_fpga_mem_memdep_119_claswp135_b;
    assign out_memdep_71 = bubble_select_redist59_i_llvm_fpga_mem_memdep_71_claswp97_out_o_writeack_31_fifo_b;
    assign out_memdep_87 = bubble_select_redist58_i_llvm_fpga_mem_memdep_87_claswp120_out_o_writeack_31_fifo_b;
    assign out_notcmp193223_pop33 = bubble_select_i_llvm_fpga_pop_i1_notcmp193223_pop33_claswp144_b;
    assign out_phi_decision209_xor_and_i0222_pop32 = bubble_select_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_claswp142_b;
    assign out_valid_out = SE_out_redist33_i_masked_claswp139_q_63_fifo_V0;

    // dupName_1_ext_sig_sync_out_x(GPOUT,332)
    assign out_lm3414_claswp_avm_address = i_llvm_fpga_mem_lm3414_claswp66_out_lm3414_claswp_avm_address;
    assign out_lm3414_claswp_avm_enable = i_llvm_fpga_mem_lm3414_claswp66_out_lm3414_claswp_avm_enable;
    assign out_lm3414_claswp_avm_read = i_llvm_fpga_mem_lm3414_claswp66_out_lm3414_claswp_avm_read;
    assign out_lm3414_claswp_avm_write = i_llvm_fpga_mem_lm3414_claswp66_out_lm3414_claswp_avm_write;
    assign out_lm3414_claswp_avm_writedata = i_llvm_fpga_mem_lm3414_claswp66_out_lm3414_claswp_avm_writedata;
    assign out_lm3414_claswp_avm_byteenable = i_llvm_fpga_mem_lm3414_claswp66_out_lm3414_claswp_avm_byteenable;
    assign out_lm3414_claswp_avm_burstcount = i_llvm_fpga_mem_lm3414_claswp66_out_lm3414_claswp_avm_burstcount;

    // dupName_2_ext_sig_sync_out_x(GPOUT,334)
    assign out_lm3615_claswp_avm_address = i_llvm_fpga_mem_lm3615_claswp75_out_lm3615_claswp_avm_address;
    assign out_lm3615_claswp_avm_enable = i_llvm_fpga_mem_lm3615_claswp75_out_lm3615_claswp_avm_enable;
    assign out_lm3615_claswp_avm_read = i_llvm_fpga_mem_lm3615_claswp75_out_lm3615_claswp_avm_read;
    assign out_lm3615_claswp_avm_write = i_llvm_fpga_mem_lm3615_claswp75_out_lm3615_claswp_avm_write;
    assign out_lm3615_claswp_avm_writedata = i_llvm_fpga_mem_lm3615_claswp75_out_lm3615_claswp_avm_writedata;
    assign out_lm3615_claswp_avm_byteenable = i_llvm_fpga_mem_lm3615_claswp75_out_lm3615_claswp_avm_byteenable;
    assign out_lm3615_claswp_avm_burstcount = i_llvm_fpga_mem_lm3615_claswp75_out_lm3615_claswp_avm_burstcount;

    // dupName_3_ext_sig_sync_out_x(GPOUT,336)
    assign out_memdep_71_claswp_avm_address = i_llvm_fpga_mem_memdep_71_claswp97_out_memdep_71_claswp_avm_address;
    assign out_memdep_71_claswp_avm_enable = i_llvm_fpga_mem_memdep_71_claswp97_out_memdep_71_claswp_avm_enable;
    assign out_memdep_71_claswp_avm_read = i_llvm_fpga_mem_memdep_71_claswp97_out_memdep_71_claswp_avm_read;
    assign out_memdep_71_claswp_avm_write = i_llvm_fpga_mem_memdep_71_claswp97_out_memdep_71_claswp_avm_write;
    assign out_memdep_71_claswp_avm_writedata = i_llvm_fpga_mem_memdep_71_claswp97_out_memdep_71_claswp_avm_writedata;
    assign out_memdep_71_claswp_avm_byteenable = i_llvm_fpga_mem_memdep_71_claswp97_out_memdep_71_claswp_avm_byteenable;
    assign out_memdep_71_claswp_avm_burstcount = i_llvm_fpga_mem_memdep_71_claswp97_out_memdep_71_claswp_avm_burstcount;

    // dupName_4_ext_sig_sync_out_x(GPOUT,338)
    assign out_lsu_memdep_71_o_active = i_llvm_fpga_mem_memdep_71_claswp97_out_lsu_memdep_71_o_active;

    // dupName_5_ext_sig_sync_out_x(GPOUT,340)
    assign out_lm3816_claswp_avm_address = i_llvm_fpga_mem_lm3816_claswp100_out_lm3816_claswp_avm_address;
    assign out_lm3816_claswp_avm_enable = i_llvm_fpga_mem_lm3816_claswp100_out_lm3816_claswp_avm_enable;
    assign out_lm3816_claswp_avm_read = i_llvm_fpga_mem_lm3816_claswp100_out_lm3816_claswp_avm_read;
    assign out_lm3816_claswp_avm_write = i_llvm_fpga_mem_lm3816_claswp100_out_lm3816_claswp_avm_write;
    assign out_lm3816_claswp_avm_writedata = i_llvm_fpga_mem_lm3816_claswp100_out_lm3816_claswp_avm_writedata;
    assign out_lm3816_claswp_avm_byteenable = i_llvm_fpga_mem_lm3816_claswp100_out_lm3816_claswp_avm_byteenable;
    assign out_lm3816_claswp_avm_burstcount = i_llvm_fpga_mem_lm3816_claswp100_out_lm3816_claswp_avm_burstcount;

    // dupName_6_ext_sig_sync_out_x(GPOUT,342)
    assign out_memdep_87_claswp_avm_address = i_llvm_fpga_mem_memdep_87_claswp120_out_memdep_87_claswp_avm_address;
    assign out_memdep_87_claswp_avm_enable = i_llvm_fpga_mem_memdep_87_claswp120_out_memdep_87_claswp_avm_enable;
    assign out_memdep_87_claswp_avm_read = i_llvm_fpga_mem_memdep_87_claswp120_out_memdep_87_claswp_avm_read;
    assign out_memdep_87_claswp_avm_write = i_llvm_fpga_mem_memdep_87_claswp120_out_memdep_87_claswp_avm_write;
    assign out_memdep_87_claswp_avm_writedata = i_llvm_fpga_mem_memdep_87_claswp120_out_memdep_87_claswp_avm_writedata;
    assign out_memdep_87_claswp_avm_byteenable = i_llvm_fpga_mem_memdep_87_claswp120_out_memdep_87_claswp_avm_byteenable;
    assign out_memdep_87_claswp_avm_burstcount = i_llvm_fpga_mem_memdep_87_claswp120_out_memdep_87_claswp_avm_burstcount;

    // dupName_7_ext_sig_sync_out_x(GPOUT,343)
    assign out_lsu_memdep_87_o_active = i_llvm_fpga_mem_memdep_87_claswp120_out_lsu_memdep_87_o_active;

    // dupName_8_ext_sig_sync_out_x(GPOUT,344)
    assign out_memdep_102_claswp_avm_address = i_llvm_fpga_mem_memdep_102_claswp128_out_memdep_102_claswp_avm_address;
    assign out_memdep_102_claswp_avm_enable = i_llvm_fpga_mem_memdep_102_claswp128_out_memdep_102_claswp_avm_enable;
    assign out_memdep_102_claswp_avm_read = i_llvm_fpga_mem_memdep_102_claswp128_out_memdep_102_claswp_avm_read;
    assign out_memdep_102_claswp_avm_write = i_llvm_fpga_mem_memdep_102_claswp128_out_memdep_102_claswp_avm_write;
    assign out_memdep_102_claswp_avm_writedata = i_llvm_fpga_mem_memdep_102_claswp128_out_memdep_102_claswp_avm_writedata;
    assign out_memdep_102_claswp_avm_byteenable = i_llvm_fpga_mem_memdep_102_claswp128_out_memdep_102_claswp_avm_byteenable;
    assign out_memdep_102_claswp_avm_burstcount = i_llvm_fpga_mem_memdep_102_claswp128_out_memdep_102_claswp_avm_burstcount;

    // dupName_9_ext_sig_sync_out_x(GPOUT,345)
    assign out_lsu_memdep_102_o_active = i_llvm_fpga_mem_memdep_102_claswp128_out_lsu_memdep_102_o_active;

    // dupName_10_ext_sig_sync_out_x(GPOUT,346)
    assign out_memdep_119_claswp_avm_address = i_llvm_fpga_mem_memdep_119_claswp135_out_memdep_119_claswp_avm_address;
    assign out_memdep_119_claswp_avm_enable = i_llvm_fpga_mem_memdep_119_claswp135_out_memdep_119_claswp_avm_enable;
    assign out_memdep_119_claswp_avm_read = i_llvm_fpga_mem_memdep_119_claswp135_out_memdep_119_claswp_avm_read;
    assign out_memdep_119_claswp_avm_write = i_llvm_fpga_mem_memdep_119_claswp135_out_memdep_119_claswp_avm_write;
    assign out_memdep_119_claswp_avm_writedata = i_llvm_fpga_mem_memdep_119_claswp135_out_memdep_119_claswp_avm_writedata;
    assign out_memdep_119_claswp_avm_byteenable = i_llvm_fpga_mem_memdep_119_claswp135_out_memdep_119_claswp_avm_byteenable;
    assign out_memdep_119_claswp_avm_burstcount = i_llvm_fpga_mem_memdep_119_claswp135_out_memdep_119_claswp_avm_burstcount;

    // dupName_11_ext_sig_sync_out_x(GPOUT,347)
    assign out_lsu_memdep_119_o_active = i_llvm_fpga_mem_memdep_119_claswp135_out_lsu_memdep_119_o_active;

endmodule
