;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	CMP -207, <-120
	SUB @-127, 100
	JMP -100, #1
	CMP @-127, 100
	ADD 240, 60
	SLT 90, 300
	SUB -207, <-120
	MOV -17, <-20
	SLT 490, -500
	JMP <-127, 100
	JMP <-127, 100
	SUB @127, @106
	JMP -207, @-120
	JMP -207, @-120
	JMP -100, #1
	JMP -100, #1
	SPL 0, <-22
	JMN <127, #106
	SPL 0, <-22
	CMP -207, <-120
	CMP -207, <-120
	SUB @0, @2
	SLT #72, @396
	CMP -0, 1
	SUB -207, <-120
	CMP -100, 1
	SUB -207, <-120
	MOV #-12, @12
	SUB -207, <-120
	JMP -12, <12
	SLT 210, 60
	SLT 90, 300
	MOV -17, <-20
	JMP -17, @-20
	CMP 210, 60
	SPL 0, <-22
	JMN 0, #2
	SPL 0, <-22
	SUB @127, @106
	MOV -1, <-20
	DJN -1, @-20
	SUB @127, @106
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
	CMP -0, 1
	MOV -4, <-20
	CMP -0, 1
