{
  "design": {
    "design_info": {
      "boundary_crc": "0x40BFD57A98234235",
      "device": "xc7s25csga225-1",
      "gen_directory": "../../../../pfc_3ph_vanilla.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "PFC_3PH_0": "",
      "clk_wiz": "",
      "rst_clk_wiz_390M": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "12000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "PFC_3PH_0": {
        "vlnv": "xilinx.com:user:PFC_3PH:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_PFC_3PH_0_0",
        "xci_path": "ip\\design_1_PFC_3PH_0_0\\design_1_PFC_3PH_0_0.xci",
        "inst_hier_path": "PFC_3PH_0"
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "14",
        "xci_name": "design_1_clk_wiz_0",
        "xci_path": "ip\\design_1_clk_wiz_0\\design_1_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "390"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_390M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "design_1_rst_clk_wiz_390M_0",
        "xci_path": "ip\\design_1_rst_clk_wiz_390M_0\\design_1_rst_clk_wiz_390M_0.xci",
        "inst_hier_path": "rst_clk_wiz_390M",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      }
    },
    "nets": {
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "PFC_3PH_0/clk",
          "rst_clk_wiz_390M/slowest_sync_clk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_390M/dcm_locked"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz/reset",
          "rst_clk_wiz_390M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_390M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_390M/peripheral_aresetn",
          "PFC_3PH_0/reset"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      }
    }
  }
}