

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>decode.v &mdash; Raisin64 0.2a documentation</title>
  

  
  
  
  

  

  
  
    

  

  <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="ex_advint.v" href="ex_advint.html" />
    <link rel="prev" title="debug_control.v" href="debug_control.html" /> 

  
  <script src="../../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../../index.html" class="icon icon-home"> Raisin64
          

          
          </a>

          
            
            
              <div class="version">
                0.2
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../cpu.html">Raisin64 CPU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../software.html">Code Snippets and Software</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../tools.html">Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../nexysddr.html">Nexys 4 DDR Reference Implementation</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../modules.html">Reference Index</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../isa.html">Raisin64 Instruction Set</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../modules.html">Verilog Module Index</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="commit.html">commit.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="de_badDetect.html">de_badDetect.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="de_canonicalize.html">de_canonicalize.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="debug_control.html">debug_control.v</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">decode.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_advint.html">ex_advint.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_advint_s1.html">ex_advint_s1.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_alu.html">ex_alu.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_alu_s1.html">ex_alu_s1.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_branch.html">ex_branch.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_memory.html">ex_memory.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="fetch.html">fetch.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ff_sync.html">ff_sync.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="jtag_reg.html">schedule.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="jtag_state_machine.html">jtag_state_machine.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="jtaglet.html">jtaglet.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="memory_map.html">memory_map.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="pipeline.html">pipeline.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="raisin64.html">raisin64.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ram.html">ram.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="regfile.html">regfile.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="schedule.html">schedule.v</a></li>
</ul>
</li>
</ul>
</li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Raisin64</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html">Docs</a> &raquo;</li>
        
          <li><a href="../../modules.html">Reference Index</a> &raquo;</li>
        
          <li><a href="../modules.html">Verilog Module Index</a> &raquo;</li>
        
      <li>decode.v</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../../_sources/cpu/modules/decode.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="decode-v">
<h1>decode.v<a class="headerlink" href="#decode-v" title="Permalink to this headline">Â¶</a></h1>
<object data="../../_images/symbol-4833c0459af925d17ac3044de34ae20528a1facc.svg" type="image/svg+xml">
            <p class="warning">//Raisin64 Instruction Decode

module decode(
    //# {{clocks|Clocking}}
    input clk,
    input rst_n,

    //# {{data|Fetch Data}}
    input[63:0] instIn,

    //# {{data|Instruction Data Fields}}
    output reg type,
    output reg[2:0] unit,
    output reg[1:0] op,
    output reg[5:0] rs1_rn,
    output reg[5:0] rs2_rn,
    output reg[5:0] rd_rn,
    output reg[5:0] rd2_rn,
    output reg[63:0] imm_data,

    //Indicates which registers are loaded for this instruction
    output reg[5:0] r1_rn,
    output reg[5:0] r2_rn,

    //# {{control|Scheduler Feedback}}
    input stall,
    input cancel
    );

    wire[63:0] canonInst;
    wire badOpcode;

    de_canonicalize de_canonicalize_1(
        .instIn(instIn), .instOut(canonInst)
        );

    de_badDetect de_badDetect_1(
        .instOpByteIn(instIn[63:56]), .badOpcode(badOpcode)
        );

    reg load_rs1, load_rs1_rs2, load_rs1_rd;

    reg signedImm;

    always &#64;(*) begin
        signedImm = 0;
        casex(canonInst[60:56])
        5'b000xx, //ADD, SUB
        5'b001x0, //SLTI, SGTI
        5'b10xxx, //LW, L32, L16, L8, LUI, L32S, L16S, L8S
        5'b110xx, //SW, S32, S16, S8
        5'b1110x: signedImm = 1; //BEQ, BEQAL
        endcase
    end

    wire ji_type;
    assign ji_type = &amp;canonInst[61:57]; //Imm Type, Unit 7, JALI or JI

    always &#64;(*) begin
        load_rs1 = 0;
        load_rs1_rs2 = 0;
        load_rs1_rd = 0;

        if(~canonInst[61]) begin //R-Type
            if(canonInst[60:58] &lt; 3'h5 || //Units 0-4
              (&amp;canonInst[60:58] &amp;&amp; canonInst[57:56] == 2'h1)) begin //F* Inst
                load_rs1_rs2 = 1;
            end else if(&amp;canonInst[60:58] &amp; canonInst[57]) begin //JAL, J
                load_rs1 = 1;
            end
        end else begin //I-Type
            if(canonInst[60:58] &lt; 3'h5 || //Units 0-4
              canonInst[60:58] == 3'h5 &amp;&amp; |canonInst[57:56]) begin //Unit 5 except LUI
                load_rs1 = 1;
            end else if(canonInst[60:58] == 3'h6 | //Unit 6
              &amp;canonInst[60:58] &amp; ~canonInst[57]) begin //BEQ, BEQAL
                load_rs1_rd = 1;
            end
        end
    end

    always &#64;(posedge clk or negedge rst_n)
    begin
        if(~rst_n) begin
            type &lt;= 0;
            unit &lt;= 0;
            op &lt;= 0;
            rs1_rn &lt;= 0;
            rs2_rn &lt;= 0;
            rd_rn &lt;= 0;
            rd2_rn &lt;= 0;
            imm_data &lt;= 0;
            r1_rn &lt;= 0;
            r2_rn &lt;= 0;
        end else begin
            if(cancel) begin
                type &lt;= 0;
                unit &lt;= 0;
                op &lt;= 0;
                rs1_rn &lt;= 0;
                rs2_rn &lt;= 0;
                rd_rn &lt;= 0;
                rd2_rn &lt;= 0;
                imm_data &lt;= 0;
                r1_rn &lt;= 0;
                r2_rn &lt;= 0;
            end else if(~stall) begin
                type &lt;= canonInst[61];
                unit &lt;= canonInst[60:58];
                op &lt;= canonInst[57:56];
                rs1_rn &lt;= canonInst[43:38];
                rs2_rn &lt;= canonInst[37:32];
                rd_rn &lt;= canonInst[55:50];
                rd2_rn &lt;= canonInst[49:44];
                imm_data &lt;= ji_type ? {{7{1'b0}},canonInst[55:0],1'b0} : //TODO Need to decide how upper bits are handled
                            signedImm ? {{32{canonInst[31]}},canonInst[31:0]} :
                            {{32{1'b0}},canonInst[31:0]};

                r1_rn &lt;= (load_rs1|load_rs1_rs2|load_rs1_rd) ? canonInst[43:38] : 6'h0;
                r2_rn &lt;= load_rs1_rd ? canonInst[55:50] :
                                       load_rs1_rs2 ? canonInst[37:32] :
                                       6'h0;
            end
        end
    end

endmodule</p></object>
<div class="highlight-verilog notranslate"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre>  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="c1">//Raisin64 Instruction Decode</span>

<span class="k">module</span> <span class="n">decode</span><span class="p">(</span>
    <span class="c1">//# {{clocks|Clocking}}</span>
    <span class="k">input</span> <span class="n">clk</span><span class="p">,</span>
    <span class="k">input</span> <span class="n">rst_n</span><span class="p">,</span>

    <span class="c1">//# {{data|Fetch Data}}</span>
    <span class="k">input</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">instIn</span><span class="p">,</span>

    <span class="c1">//# {{data|Instruction Data Fields}}</span>
    <span class="k">output</span> <span class="kt">reg</span> <span class="k">type</span><span class="p">,</span>
    <span class="k">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">unit</span><span class="p">,</span>
    <span class="k">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">op</span><span class="p">,</span>
    <span class="k">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">rs1_rn</span><span class="p">,</span>
    <span class="k">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">rs2_rn</span><span class="p">,</span>
    <span class="k">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">rd_rn</span><span class="p">,</span>
    <span class="k">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">rd2_rn</span><span class="p">,</span>
    <span class="k">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">imm_data</span><span class="p">,</span>

    <span class="c1">//Indicates which registers are loaded for this instruction</span>
    <span class="k">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">r1_rn</span><span class="p">,</span>
    <span class="k">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">r2_rn</span><span class="p">,</span>

    <span class="c1">//# {{control|Scheduler Feedback}}</span>
    <span class="k">input</span> <span class="n">stall</span><span class="p">,</span>
    <span class="k">input</span> <span class="n">cancel</span>
    <span class="p">);</span>

    <span class="kt">wire</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">canonInst</span><span class="p">;</span>
    <span class="kt">wire</span> <span class="n">badOpcode</span><span class="p">;</span>

    <span class="n">de_canonicalize</span> <span class="n">de_canonicalize_1</span><span class="p">(</span>
        <span class="p">.</span><span class="n">instIn</span><span class="p">(</span><span class="n">instIn</span><span class="p">),</span> <span class="p">.</span><span class="n">instOut</span><span class="p">(</span><span class="n">canonInst</span><span class="p">)</span>
        <span class="p">);</span>

    <span class="n">de_badDetect</span> <span class="n">de_badDetect_1</span><span class="p">(</span>
        <span class="p">.</span><span class="n">instOpByteIn</span><span class="p">(</span><span class="n">instIn</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">56</span><span class="p">]),</span> <span class="p">.</span><span class="n">badOpcode</span><span class="p">(</span><span class="n">badOpcode</span><span class="p">)</span>
        <span class="p">);</span>

    <span class="kt">reg</span> <span class="n">load_rs1</span><span class="p">,</span> <span class="n">load_rs1_rs2</span><span class="p">,</span> <span class="n">load_rs1_rd</span><span class="p">;</span>

    <span class="kt">reg</span> <span class="n">signedImm</span><span class="p">;</span>

    <span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span> <span class="k">begin</span>
        <span class="n">signedImm</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
        <span class="k">casex</span><span class="p">(</span><span class="n">canonInst</span><span class="p">[</span><span class="mh">60</span><span class="o">:</span><span class="mh">56</span><span class="p">])</span>
        <span class="mh">5</span><span class="mb">&#39;b000</span><span class="n">xx</span><span class="p">,</span> <span class="c1">//ADD, SUB</span>
        <span class="mh">5</span><span class="mb">&#39;b001</span><span class="n">x0</span><span class="p">,</span> <span class="c1">//SLTI, SGTI</span>
        <span class="mh">5</span><span class="mb">&#39;b10</span><span class="n">xxx</span><span class="p">,</span> <span class="c1">//LW, L32, L16, L8, LUI, L32S, L16S, L8S</span>
        <span class="mh">5</span><span class="mb">&#39;b110</span><span class="n">xx</span><span class="p">,</span> <span class="c1">//SW, S32, S16, S8</span>
        <span class="mh">5</span><span class="mb">&#39;b1110</span><span class="nl">x:</span> <span class="n">signedImm</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span> <span class="c1">//BEQ, BEQAL</span>
        <span class="k">endcase</span>
    <span class="k">end</span>

    <span class="kt">wire</span> <span class="n">ji_type</span><span class="p">;</span>
    <span class="k">assign</span> <span class="n">ji_type</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">canonInst</span><span class="p">[</span><span class="mh">61</span><span class="o">:</span><span class="mh">57</span><span class="p">];</span> <span class="c1">//Imm Type, Unit 7, JALI or JI</span>

    <span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span> <span class="k">begin</span>
        <span class="n">load_rs1</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
        <span class="n">load_rs1_rs2</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
        <span class="n">load_rs1_rd</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>

        <span class="k">if</span><span class="p">(</span><span class="o">~</span><span class="n">canonInst</span><span class="p">[</span><span class="mh">61</span><span class="p">])</span> <span class="k">begin</span> <span class="c1">//R-Type</span>
            <span class="k">if</span><span class="p">(</span><span class="n">canonInst</span><span class="p">[</span><span class="mh">60</span><span class="o">:</span><span class="mh">58</span><span class="p">]</span> <span class="o">&lt;</span> <span class="mh">3&#39;h5</span> <span class="o">||</span> <span class="c1">//Units 0-4</span>
              <span class="p">(</span><span class="o">&amp;</span><span class="n">canonInst</span><span class="p">[</span><span class="mh">60</span><span class="o">:</span><span class="mh">58</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="n">canonInst</span><span class="p">[</span><span class="mh">57</span><span class="o">:</span><span class="mh">56</span><span class="p">]</span> <span class="o">==</span> <span class="mh">2&#39;h1</span><span class="p">))</span> <span class="k">begin</span> <span class="c1">//F* Inst</span>
                <span class="n">load_rs1_rs2</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
            <span class="k">end</span> <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="o">&amp;</span><span class="n">canonInst</span><span class="p">[</span><span class="mh">60</span><span class="o">:</span><span class="mh">58</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">canonInst</span><span class="p">[</span><span class="mh">57</span><span class="p">])</span> <span class="k">begin</span> <span class="c1">//JAL, J</span>
                <span class="n">load_rs1</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
            <span class="k">end</span>
        <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="c1">//I-Type</span>
            <span class="k">if</span><span class="p">(</span><span class="n">canonInst</span><span class="p">[</span><span class="mh">60</span><span class="o">:</span><span class="mh">58</span><span class="p">]</span> <span class="o">&lt;</span> <span class="mh">3&#39;h5</span> <span class="o">||</span> <span class="c1">//Units 0-4</span>
              <span class="n">canonInst</span><span class="p">[</span><span class="mh">60</span><span class="o">:</span><span class="mh">58</span><span class="p">]</span> <span class="o">==</span> <span class="mh">3&#39;h5</span> <span class="o">&amp;&amp;</span> <span class="o">|</span><span class="n">canonInst</span><span class="p">[</span><span class="mh">57</span><span class="o">:</span><span class="mh">56</span><span class="p">])</span> <span class="k">begin</span> <span class="c1">//Unit 5 except LUI</span>
                <span class="n">load_rs1</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
            <span class="k">end</span> <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">canonInst</span><span class="p">[</span><span class="mh">60</span><span class="o">:</span><span class="mh">58</span><span class="p">]</span> <span class="o">==</span> <span class="mh">3&#39;h6</span> <span class="o">|</span> <span class="c1">//Unit 6</span>
              <span class="o">&amp;</span><span class="n">canonInst</span><span class="p">[</span><span class="mh">60</span><span class="o">:</span><span class="mh">58</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">canonInst</span><span class="p">[</span><span class="mh">57</span><span class="p">])</span> <span class="k">begin</span> <span class="c1">//BEQ, BEQAL</span>
                <span class="n">load_rs1_rd</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
            <span class="k">end</span>
        <span class="k">end</span>
    <span class="k">end</span>

    <span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_n</span><span class="p">)</span>
    <span class="k">begin</span>
        <span class="k">if</span><span class="p">(</span><span class="o">~</span><span class="n">rst_n</span><span class="p">)</span> <span class="k">begin</span>
            <span class="k">type</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
            <span class="n">unit</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
            <span class="n">op</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
            <span class="n">rs1_rn</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
            <span class="n">rs2_rn</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
            <span class="n">rd_rn</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
            <span class="n">rd2_rn</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
            <span class="n">imm_data</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
            <span class="n">r1_rn</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
            <span class="n">r2_rn</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
        <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
            <span class="k">if</span><span class="p">(</span><span class="n">cancel</span><span class="p">)</span> <span class="k">begin</span>
                <span class="k">type</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
                <span class="n">unit</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
                <span class="n">op</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
                <span class="n">rs1_rn</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
                <span class="n">rs2_rn</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
                <span class="n">rd_rn</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
                <span class="n">rd2_rn</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
                <span class="n">imm_data</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
                <span class="n">r1_rn</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
                <span class="n">r2_rn</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
            <span class="k">end</span> <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="o">~</span><span class="n">stall</span><span class="p">)</span> <span class="k">begin</span>
                <span class="k">type</span> <span class="o">&lt;=</span> <span class="n">canonInst</span><span class="p">[</span><span class="mh">61</span><span class="p">];</span>
                <span class="n">unit</span> <span class="o">&lt;=</span> <span class="n">canonInst</span><span class="p">[</span><span class="mh">60</span><span class="o">:</span><span class="mh">58</span><span class="p">];</span>
                <span class="n">op</span> <span class="o">&lt;=</span> <span class="n">canonInst</span><span class="p">[</span><span class="mh">57</span><span class="o">:</span><span class="mh">56</span><span class="p">];</span>
                <span class="n">rs1_rn</span> <span class="o">&lt;=</span> <span class="n">canonInst</span><span class="p">[</span><span class="mh">43</span><span class="o">:</span><span class="mh">38</span><span class="p">];</span>
                <span class="n">rs2_rn</span> <span class="o">&lt;=</span> <span class="n">canonInst</span><span class="p">[</span><span class="mh">37</span><span class="o">:</span><span class="mh">32</span><span class="p">];</span>
                <span class="n">rd_rn</span> <span class="o">&lt;=</span> <span class="n">canonInst</span><span class="p">[</span><span class="mh">55</span><span class="o">:</span><span class="mh">50</span><span class="p">];</span>
                <span class="n">rd2_rn</span> <span class="o">&lt;=</span> <span class="n">canonInst</span><span class="p">[</span><span class="mh">49</span><span class="o">:</span><span class="mh">44</span><span class="p">];</span>
                <span class="n">imm_data</span> <span class="o">&lt;=</span> <span class="n">ji_type</span> <span class="o">?</span> <span class="p">{{</span><span class="mh">7</span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">}},</span><span class="n">canonInst</span><span class="p">[</span><span class="mh">55</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">}</span> <span class="o">:</span> <span class="c1">//TODO Need to decide how upper bits are handled</span>
                            <span class="n">signedImm</span> <span class="o">?</span> <span class="p">{{</span><span class="mh">32</span><span class="p">{</span><span class="n">canonInst</span><span class="p">[</span><span class="mh">31</span><span class="p">]}},</span><span class="n">canonInst</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]}</span> <span class="o">:</span>
                            <span class="p">{{</span><span class="mh">32</span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">}},</span><span class="n">canonInst</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]};</span>

                <span class="n">r1_rn</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="n">load_rs1</span><span class="o">|</span><span class="n">load_rs1_rs2</span><span class="o">|</span><span class="n">load_rs1_rd</span><span class="p">)</span> <span class="o">?</span> <span class="n">canonInst</span><span class="p">[</span><span class="mh">43</span><span class="o">:</span><span class="mh">38</span><span class="p">]</span> <span class="o">:</span> <span class="mh">6&#39;h0</span><span class="p">;</span>
                <span class="n">r2_rn</span> <span class="o">&lt;=</span> <span class="n">load_rs1_rd</span> <span class="o">?</span> <span class="n">canonInst</span><span class="p">[</span><span class="mh">55</span><span class="o">:</span><span class="mh">50</span><span class="p">]</span> <span class="o">:</span>
                                       <span class="n">load_rs1_rs2</span> <span class="o">?</span> <span class="n">canonInst</span><span class="p">[</span><span class="mh">37</span><span class="o">:</span><span class="mh">32</span><span class="p">]</span> <span class="o">:</span>
                                       <span class="mh">6&#39;h0</span><span class="p">;</span>
            <span class="k">end</span>
        <span class="k">end</span>
    <span class="k">end</span>

<span class="k">endmodule</span>
</pre></div>
</td></tr></table></div>
</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="ex_advint.html" class="btn btn-neutral float-right" title="ex_advint.v" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="debug_control.html" class="btn btn-neutral" title="debug_control.v" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2018, Christopher Parish

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../" src="../../_static/documentation_options.js"></script>
        <script type="text/javascript" src="../../_static/jquery.js"></script>
        <script type="text/javascript" src="../../_static/underscore.js"></script>
        <script type="text/javascript" src="../../_static/doctools.js"></script>
    

  

  <script type="text/javascript" src="../../_static/js/theme.js"></script>

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>