
*** Running vivado
    with args -log mips_core.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mips_core.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source mips_core.tcl -notrace
Command: synth_design -top mips_core -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18624
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1071.430 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips_core' [D:/github/MIPS-single-cycle-RTL-design/src/mips_core.vhd:30]
INFO: [Synth 8-3491] module 'mips_ctrl' declared at 'D:/github/MIPS-single-cycle-RTL-design/src/mips_ctrl.vhd:6' bound to instance 'ctrlMIPS' of component 'mips_ctrl' [D:/github/MIPS-single-cycle-RTL-design/src/mips_core.vhd:175]
INFO: [Synth 8-638] synthesizing module 'mips_ctrl' [D:/github/MIPS-single-cycle-RTL-design/src/mips_ctrl.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'mips_ctrl' (1#1) [D:/github/MIPS-single-cycle-RTL-design/src/mips_ctrl.vhd:25]
INFO: [Synth 8-3491] module 'mips_reg' declared at 'D:/github/MIPS-single-cycle-RTL-design/src/mips_register.vhd:6' bound to instance 'reg32' of component 'mips_reg' [D:/github/MIPS-single-cycle-RTL-design/src/mips_core.vhd:198]
INFO: [Synth 8-638] synthesizing module 'mips_reg' [D:/github/MIPS-single-cycle-RTL-design/src/mips_register.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'mips_reg' (2#1) [D:/github/MIPS-single-cycle-RTL-design/src/mips_register.vhd:21]
INFO: [Synth 8-3491] module 'mips_alu' declared at 'D:/github/MIPS-single-cycle-RTL-design/src/mips_alu.vhd:5' bound to instance 'mipsAlu_32' of component 'mips_alu' [D:/github/MIPS-single-cycle-RTL-design/src/mips_core.vhd:218]
INFO: [Synth 8-638] synthesizing module 'mips_alu' [D:/github/MIPS-single-cycle-RTL-design/src/mips_alu.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'mips_alu' (3#1) [D:/github/MIPS-single-cycle-RTL-design/src/mips_alu.vhd:17]
INFO: [Synth 8-3491] module 'mips_aluctrl' declared at 'D:/github/MIPS-single-cycle-RTL-design/src/mips_aluctrl.vhd:7' bound to instance 'aluctrlmips' of component 'mips_aluctrl' [D:/github/MIPS-single-cycle-RTL-design/src/mips_core.vhd:229]
INFO: [Synth 8-638] synthesizing module 'mips_aluctrl' [D:/github/MIPS-single-cycle-RTL-design/src/mips_aluctrl.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'mips_aluctrl' (4#1) [D:/github/MIPS-single-cycle-RTL-design/src/mips_aluctrl.vhd:16]
INFO: [Synth 8-3491] module 'DataMemory' declared at 'D:/github/MIPS-single-cycle-RTL-design/src/mips_mem.vhd:5' bound to instance 'memMIPS' of component 'DataMemory' [D:/github/MIPS-single-cycle-RTL-design/src/mips_core.vhd:304]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [D:/github/MIPS-single-cycle-RTL-design/src/mips_mem.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (5#1) [D:/github/MIPS-single-cycle-RTL-design/src/mips_mem.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'mips_core' (6#1) [D:/github/MIPS-single-cycle-RTL-design/src/mips_core.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1071.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1071.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1071.430 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1071.430 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/github/MIPS-single-cycle-RTL-design/mips_proj/mips_proj.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [D:/github/MIPS-single-cycle-RTL-design/mips_proj/mips_proj.srcs/constrs_1/new/const.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1179.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1191.199 ; gain = 11.641
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1191.199 ; gain = 119.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1191.199 ; gain = 119.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1191.199 ; gain = 119.770
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [D:/github/MIPS-single-cycle-RTL-design/src/mips_ctrl.vhd:58]
WARNING: [Synth 8-327] inferring latch for variable 'Jump_reg' [D:/github/MIPS-single-cycle-RTL-design/src/mips_ctrl.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [D:/github/MIPS-single-cycle-RTL-design/src/mips_ctrl.vhd:67]
WARNING: [Synth 8-327] inferring latch for variable 'MemRead_reg' [D:/github/MIPS-single-cycle-RTL-design/src/mips_ctrl.vhd:62]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [D:/github/MIPS-single-cycle-RTL-design/src/mips_ctrl.vhd:60]
WARNING: [Synth 8-327] inferring latch for variable 'ALUop_reg' [D:/github/MIPS-single-cycle-RTL-design/src/mips_ctrl.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [D:/github/MIPS-single-cycle-RTL-design/src/mips_ctrl.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [D:/github/MIPS-single-cycle-RTL-design/src/mips_ctrl.vhd:59]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [D:/github/MIPS-single-cycle-RTL-design/src/mips_ctrl.vhd:61]
WARNING: [Synth 8-327] inferring latch for variable 'BranchType_reg' [D:/github/MIPS-single-cycle-RTL-design/src/mips_ctrl.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'AndLink_reg' [D:/github/MIPS-single-cycle-RTL-design/src/mips_ctrl.vhd:65]
WARNING: [Synth 8-327] inferring latch for variable 'ALR_reg' [D:/github/MIPS-single-cycle-RTL-design/src/mips_ctrl.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'SpecialMemOp_reg' [D:/github/MIPS-single-cycle-RTL-design/src/mips_ctrl.vhd:257]
WARNING: [Synth 8-327] inferring latch for variable 'mult_temp_reg' [D:/github/MIPS-single-cycle-RTL-design/src/mips_alu.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 'JalrCtrl_reg' [D:/github/MIPS-single-cycle-RTL-design/src/mips_aluctrl.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'write_data_to_mem_reg' [D:/github/MIPS-single-cycle-RTL-design/src/mips_mem.vhd:42]
WARNING: [Synth 8-327] inferring latch for variable 'pcPlusFour2_reg' [D:/github/MIPS-single-cycle-RTL-design/src/mips_core.vhd:246]
WARNING: [Synth 8-327] inferring latch for variable 'condALU_reg' [D:/github/MIPS-single-cycle-RTL-design/src/mips_core.vhd:244]
WARNING: [Synth 8-327] inferring latch for variable 'condNotEq_reg' [D:/github/MIPS-single-cycle-RTL-design/src/mips_core.vhd:251]
WARNING: [Synth 8-327] inferring latch for variable 'condBgez_reg' [D:/github/MIPS-single-cycle-RTL-design/src/mips_core.vhd:259]
WARNING: [Synth 8-327] inferring latch for variable 'condBltz_reg' [D:/github/MIPS-single-cycle-RTL-design/src/mips_core.vhd:267]
WARNING: [Synth 8-327] inferring latch for variable 'condBlez_reg' [D:/github/MIPS-single-cycle-RTL-design/src/mips_core.vhd:275]
WARNING: [Synth 8-327] inferring latch for variable 'condBgtz_reg' [D:/github/MIPS-single-cycle-RTL-design/src/mips_core.vhd:283]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1191.199 ; gain = 119.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 33    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	  33 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 13    
	   2 Input   31 Bit        Muxes := 1     
	  27 Input    5 Bit        Muxes := 1     
	  13 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 6     
	   6 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   8 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 79    
	   8 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 7     
	   7 Input    1 Bit        Muxes := 2     
	  20 Input    1 Bit        Muxes := 1     
	  28 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP D0, operation Mode is: A*B.
DSP Report: operator D0 is absorbed into DSP D0.
DSP Report: operator D0 is absorbed into DSP D0.
DSP Report: Generating DSP D0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator D0 is absorbed into DSP D0.
DSP Report: operator D0 is absorbed into DSP D0.
DSP Report: Generating DSP D0, operation Mode is: A*B.
DSP Report: operator D0 is absorbed into DSP D0.
DSP Report: operator D0 is absorbed into DSP D0.
DSP Report: Generating DSP D0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator D0 is absorbed into DSP D0.
DSP Report: operator D0 is absorbed into DSP D0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1191.199 ; gain = 119.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mips_alu    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mips_alu    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mips_alu    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mips_alu    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1200.961 ; gain = 129.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1286.023 ; gain = 214.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1286.984 ; gain = 215.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1286.984 ; gain = 215.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1286.984 ; gain = 215.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1286.984 ; gain = 215.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1286.984 ; gain = 215.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1286.984 ; gain = 215.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1286.984 ; gain = 215.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    44|
|2     |DSP48E1 |     3|
|3     |LUT1    |     1|
|4     |LUT2    |   170|
|5     |LUT3    |    57|
|6     |LUT4    |   106|
|7     |LUT5    |   285|
|8     |LUT6    |   896|
|9     |MUXF7   |   339|
|10    |MUXF8   |    64|
|11    |FDCE    |  1021|
|12    |FDPE    |     1|
|13    |LD      |    71|
|14    |LDC     |     3|
|15    |LDCP    |     1|
|16    |LDP     |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1286.984 ; gain = 215.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 1286.984 ; gain = 95.785
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1286.984 ; gain = 215.555
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1298.832 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 526 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'mips_core' is not ideal for floorplanning, since the cellview 'mips_reg' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1298.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  LD => LDCE: 71 instances
  LDC => LDCE: 3 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 1 instance 
  LDP => LDPE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1298.832 ; gain = 227.402
INFO: [Common 17-1381] The checkpoint 'D:/github/MIPS-single-cycle-RTL-design/mips_proj/mips_proj.runs/synth_1/mips_core.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mips_core_utilization_synth.rpt -pb mips_core_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 22 13:14:05 2023...
