# Multi port memory.

## Abstract
The present invention is especially directed towards a memory array 10 which utilizes means 24 26 for compar ing the address inputs of word decoders 12 14 in the system such that, when a compare occurs, selected ones of the word decoders are disabled to prevent a multiple read and selected higher order read heads 22 23 are inhibited while switching the output data onto all of the output lines having the same address as the uninhibited word decoder.