<profile>

<section name = "Vivado HLS Report for 'AXISTry'" level="0">
<item name = "Date">Thu Oct 17 19:36:25 2019
</item>
<item name = "Version">2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)</item>
<item name = "Project">AXISTry</item>
<item name = "Solution">AXISTry_Soln</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 6.08, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">20, 20, 21, 21, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- AXISTry_for1">14, 14, 7, -, -, 2, no</column>
<column name="- AXISTry_for2">4, 4, 2, -, -, 2, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 51</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 8, 0, 0</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 147</column>
<column name="Register">-, -, 226, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 3, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="AXISTry_mul_32ns_bkb_U0">AXISTry_mul_32ns_bkb, 0, 8, 0, 0</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_2_fu_114_p2">+, 0, 0, 2, 2, 1</column>
<column name="i_3_fu_140_p2">+, 0, 0, 2, 2, 1</column>
<column name="M_AXIS_V_data_1_load_A">and, 0, 0, 1, 1, 1</column>
<column name="M_AXIS_V_data_1_load_B">and, 0, 0, 1, 1, 1</column>
<column name="M_AXIS_V_last_1_load_A">and, 0, 0, 1, 1, 1</column>
<column name="M_AXIS_V_last_1_load_B">and, 0, 0, 1, 1, 1</column>
<column name="S_AXIS_V_data_0_load_A">and, 0, 0, 1, 1, 1</column>
<column name="S_AXIS_V_data_0_load_B">and, 0, 0, 1, 1, 1</column>
<column name="M_AXIS_V_data_1_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="M_AXIS_V_last_1_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="S_AXIS_V_data_0_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="exitcond3_fu_108_p2">icmp, 0, 0, 2, 2, 3</column>
<column name="exitcond_fu_134_p2">icmp, 0, 0, 2, 2, 3</column>
<column name="tmp_5_fu_146_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="tmp_last_fu_175_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="write_output_data_fu_166_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="M_AXIS_TDATA_blk_n">1, 2, 1, 2</column>
<column name="M_AXIS_V_data_1_data_out">32, 2, 32, 64</column>
<column name="M_AXIS_V_data_1_state">2, 3, 2, 6</column>
<column name="M_AXIS_V_last_1_data_out">1, 2, 1, 2</column>
<column name="M_AXIS_V_last_1_state">2, 3, 2, 6</column>
<column name="S_AXIS_TDATA_blk_n">1, 2, 1, 2</column>
<column name="S_AXIS_V_data_0_data_out">32, 2, 32, 64</column>
<column name="S_AXIS_V_data_0_state">2, 3, 2, 6</column>
<column name="S_AXIS_V_last_0_state">2, 3, 2, 6</column>
<column name="ap_NS_fsm">4, 11, 1, 11</column>
<column name="i_1_reg_97">2, 2, 2, 4</column>
<column name="i_reg_74">2, 2, 2, 4</column>
<column name="product_reg_85">64, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="M_AXIS_V_data_1_payload_A">32, 0, 32, 0</column>
<column name="M_AXIS_V_data_1_payload_B">32, 0, 32, 0</column>
<column name="M_AXIS_V_data_1_sel_rd">1, 0, 1, 0</column>
<column name="M_AXIS_V_data_1_sel_wr">1, 0, 1, 0</column>
<column name="M_AXIS_V_data_1_state">2, 0, 2, 0</column>
<column name="M_AXIS_V_last_1_payload_A">1, 0, 1, 0</column>
<column name="M_AXIS_V_last_1_payload_B">1, 0, 1, 0</column>
<column name="M_AXIS_V_last_1_sel_rd">1, 0, 1, 0</column>
<column name="M_AXIS_V_last_1_sel_wr">1, 0, 1, 0</column>
<column name="M_AXIS_V_last_1_state">2, 0, 2, 0</column>
<column name="S_AXIS_V_data_0_payload_A">32, 0, 32, 0</column>
<column name="S_AXIS_V_data_0_payload_B">32, 0, 32, 0</column>
<column name="S_AXIS_V_data_0_sel_rd">1, 0, 1, 0</column>
<column name="S_AXIS_V_data_0_sel_wr">1, 0, 1, 0</column>
<column name="S_AXIS_V_data_0_state">2, 0, 2, 0</column>
<column name="S_AXIS_V_last_0_state">2, 0, 2, 0</column>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="i_1_reg_97">2, 0, 2, 0</column>
<column name="i_2_reg_185">2, 0, 2, 0</column>
<column name="i_3_reg_203">2, 0, 2, 0</column>
<column name="i_reg_74">2, 0, 2, 0</column>
<column name="product_reg_85">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, AXISTry, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, AXISTry, return value</column>
<column name="S_AXIS_TDATA">in, 32, axis, S_AXIS_V_data, pointer</column>
<column name="S_AXIS_TVALID">in, 1, axis, S_AXIS_V_last, pointer</column>
<column name="S_AXIS_TREADY">out, 1, axis, S_AXIS_V_last, pointer</column>
<column name="S_AXIS_TLAST">in, 1, axis, S_AXIS_V_last, pointer</column>
<column name="M_AXIS_TDATA">out, 32, axis, M_AXIS_V_data, pointer</column>
<column name="M_AXIS_TVALID">out, 1, axis, M_AXIS_V_last, pointer</column>
<column name="M_AXIS_TREADY">in, 1, axis, M_AXIS_V_last, pointer</column>
<column name="M_AXIS_TLAST">out, 1, axis, M_AXIS_V_last, pointer</column>
</table>
</item>
</section>
</profile>
