0.7
2020.2
May 22 2024
18:54:44
/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1729598951,verilog,,/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sources_1/imports/new/alu.v,,clk_wiz_0,,,../../../../uart_protocol_fpga.ip_user_files/ipstatic,,,,,
/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1729598951,verilog,,/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../uart_protocol_fpga.ip_user_files/ipstatic,,,,,
/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sim_1/new/baud_rate_generator_tb.v,1729783145,verilog,,,,baud_rate_generator_tb,,,../../../../uart_protocol_fpga.ip_user_files/ipstatic,,,,,
/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sim_1/new/top_tb.v,1729792021,verilog,,,,top_tb,,,../../../../uart_protocol_fpga.ip_user_files/ipstatic,,,,,
/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sources_1/imports/new/alu.v,1729758445,verilog,,/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sources_1/new/baud_rate_generator.v,,alu,,,../../../../uart_protocol_fpga.ip_user_files/ipstatic,,,,,
/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sources_1/new/baud_rate_generator.v,1729782207,verilog,,/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sources_1/new/interface.v,,baud_rate_generator,,,../../../../uart_protocol_fpga.ip_user_files/ipstatic,,,,,
/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sources_1/new/interface.v,1729015530,verilog,,/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sources_1/new/top.v,,interface,,,../../../../uart_protocol_fpga.ip_user_files/ipstatic,,,,,
/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sources_1/new/top.v,1729791384,verilog,,/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sources_1/new/uart_rx.v,,top,,,../../../../uart_protocol_fpga.ip_user_files/ipstatic,,,,,
/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sources_1/new/uart_rx.v,1729757918,verilog,,/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sources_1/new/uart_tx.v,,uart_rx,,,../../../../uart_protocol_fpga.ip_user_files/ipstatic,,,,,
/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sources_1/new/uart_tx.v,1729758292,verilog,,/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sim_1/new/top_tb.v,,uart_tx,,,../../../../uart_protocol_fpga.ip_user_files/ipstatic,,,,,
