#ifndef SOC_H
#define SOC_H
#define SYSTEM_PLIC_SYSTEM_CORES_0_EXTERNAL_INTERRUPT 0
#define SYSTEM_PLIC_SYSTEM_GPIO_0_IO_INTERRUPTS_0 12
#define SYSTEM_PLIC_SYSTEM_GPIO_0_IO_INTERRUPTS_1 13
#define SYSTEM_RISCV_ISA_RV32I 1
#define SYSTEM_RISCV_ISA_EXT_M 1
#define SYSTEM_RISCV_ISA_EXT_A 0
#define SYSTEM_RISCV_ISA_EXT_C 0
#define SYSTEM_RISCV_ISA_EXT_F 0
#define SYSTEM_RISCV_ISA_EXT_D 0
#define SYSTEM_RISCV_ISA_EXT_ZICSR 1
#define SYSTEM_RISCV_ISA_EXT_ZIFENCE 1
#define SYSTEM_CLINT_HZ 25000000
#define SYSTEM_RAM_A_SIZE 4096
#define SYSTEM_CORES_0_CFU 0
#define SYSTEM_CORES_0_FPU 0
#define SYSTEM_CORES_0_MMU 0
#define SYSTEM_CORES_0_SUPERVISOR 0
#define SYSTEM_BRIDGE_BMB 0x0
#define SYSTEM_RAM_A_CTRL 0xf9000000
#define SYSTEM_RAM_A_CTRL_SIZE 0x1000
#define SYSTEM_BMB_PERIPHERAL_BMB 0xf8000000
#define SYSTEM_BMB_PERIPHERAL_BMB_SIZE 0x1000000
#define SYSTEM_PLIC_CTRL 0xf8c00000
#define SYSTEM_PLIC_CTRL_SIZE 0x400000
#define SYSTEM_CLINT_CTRL 0xf8b00000
#define SYSTEM_CLINT_CTRL_SIZE 0x10000
#define SYSTEM_GPIO_0_IO_CTRL 0xf8015000
#define SYSTEM_GPIO_0_IO_CTRL_SIZE 0x100
#endif
