;redcode
;assert 1
	SPL 0, <-52
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @-121, @152
	SLT 300, 90
	SLT 300, 90
	DJN 300, 90
	SUB #0, -3
	CMP #0, -3
	ADD 210, 32
	JMN 0, <39
	SUB <800, @2
	SUB <800, @2
	MOV -8, <-20
	JMZ 810, 65
	JMZ 810, 65
	MOV 810, 65
	JMP 0, #4
	SUB @128, 106
	SLT 300, 90
	SLT 300, 90
	SUB #90, <-3
	SLT 300, 90
	DJN 810, 65
	JMN 30, 9
	JMN 30, 9
	DAT #0, <4
	ADD -1, <-0
	ADD -1, <-0
	ADD <30, 9
	SPL 0, <32
	SUB 121, 100
	ADD #0, -3
	SUB @-127, 100
	ADD @-127, 100
	SPL @12, #0
	ADD #270, <1
	JMZ 810, 65
	SPL 0, <-52
	SPL @12, #0
	SUB #90, <-3
	SPL 0, <-52
	JMN 0, 909
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	SPL 0, <-52
	CMP -207, <-120
	DJN -1, @-20
	DJN -1, @-20
