

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Mon May 13 23:43:54 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       OPT3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    21.764|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  91139|  91139|  91139|  91139|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+------+------+------+------+---------+
        |                       |            |   Latency   |   Interval  | Pipeline|
        |        Instance       |   Module   |  min |  max |  min |  max |   Type  |
        +-----------------------+------------+------+------+------+------+---------+
        |grp_conv_2_fu_539      |conv_2      |  9900|  9900|  9900|  9900|   none  |
        |grp_conv_1_fu_667      |conv_1      |  3422|  3422|  3422|  3422|   none  |
        |grp_dense_out_fu_674   |dense_out   |  1544|  1544|  1544|  1544|   none  |
        |grp_max_pool_2_fu_686  |max_pool_2  |  1603|  1603|  1603|  1603|   none  |
        |grp_max_pool_1_fu_694  |max_pool_1  |  8113|  8113|  8113|  8113|   none  |
        |grp_flat_fu_712        |flat        |   402|   402|   402|   402|   none  |
        +-----------------------+------------+------+------+------+------+---------+

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1                |   1624|   1624|        58|          -|          -|     28|    no    |
        | + Loop 1.1             |     56|     56|         2|          -|          -|     28|    no    |
        |- DENSE_LOOP_FLAT_LOOP  |  60008|  60008|        12|          3|          1|  20000|    yes   |
        |- DENSE_LOOP_FLAT_LOOP  |   4508|   4508|        12|          3|          1|   1500|    yes   |
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 12
  * Pipeline-1: initiation interval (II) = 3, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 2
  Pipeline-0 : II = 3, D = 12, States = { 14 15 16 17 18 19 20 21 22 23 24 25 }
  Pipeline-1 : II = 3, D = 12, States = { 27 28 29 30 31 32 33 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 26 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 14 
26 --> 27 
27 --> 39 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 27 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !35"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !41"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%conv_1_input = alloca [784 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 44 'alloca' 'conv_1_input' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([784 x float]* %cnn_input, [5 x i8]* @p_str40, i32 0, i32 0, [1 x i8]* @p_str141, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str141, [1 x i8]* @p_str141, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str141) nounwind" [cnn/cnn.cpp:18]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction, [5 x i8]* @p_str40, i32 0, i32 0, [1 x i8]* @p_str141, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str141, [1 x i8]* @p_str141, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str141) nounwind" [cnn/cnn.cpp:18]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str242, i32 0, i32 0, [1 x i8]* @p_str141, i32 0, i32 0, [9 x i8]* @p_str343, [1 x i8]* @p_str141, [1 x i8]* @p_str141, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str141) nounwind" [cnn/cnn.cpp:18]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.76ns)   --->   "br label %.loopexit" [cnn/cnn.cpp:23]   --->   Operation 48 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %0 ], [ %ix_in, %.loopexit.loopexit ]"   --->   Operation 49 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 50 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %i_0, -4" [cnn/cnn.cpp:23]   --->   Operation 51 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn/cnn.cpp:23]   --->   Operation 53 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %meminst.preheader, label %1" [cnn/cnn.cpp:23]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.73ns)   --->   "%ix_in = add i10 %ix_in_0, 28" [cnn/cnn.cpp:28]   --->   Operation 55 'add' 'ix_in' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_20 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [cnn/cnn.cpp:27]   --->   Operation 56 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %tmp_20 to i11" [cnn/cnn.cpp:27]   --->   Operation 57 'zext' 'zext_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_21 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)" [cnn/cnn.cpp:27]   --->   Operation 58 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i7 %tmp_21 to i11" [cnn/cnn.cpp:27]   --->   Operation 59 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.73ns)   --->   "%sub_ln27 = sub i11 %zext_ln27, %zext_ln27_2" [cnn/cnn.cpp:27]   --->   Operation 60 'sub' 'sub_ln27' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.76ns)   --->   "br label %2" [cnn/cnn.cpp:25]   --->   Operation 61 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 62 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x float]* %conv_1_input) nounwind" [cnn/cnn.cpp:33]   --->   Operation 62 'call' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %1 ], [ %add_ln28, %3 ]" [cnn/cnn.cpp:28]   --->   Operation 63 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %1 ], [ %j_1, %3 ]"   --->   Operation 64 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %j_0, -4" [cnn/cnn.cpp:25]   --->   Operation 65 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 66 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.78ns)   --->   "%j_1 = add i5 %j_0, 1" [cnn/cnn.cpp:25]   --->   Operation 67 'add' 'j_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.loopexit.loopexit, label %3" [cnn/cnn.cpp:25]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i10 %ix_in_1 to i64" [cnn/cnn.cpp:27]   --->   Operation 69 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 70 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 71 'load' 'cnn_input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i5 %j_0 to i11" [cnn/cnn.cpp:27]   --->   Operation 72 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.63ns)   --->   "%add_ln27 = add i11 %sub_ln27, %zext_ln27_3" [cnn/cnn.cpp:27]   --->   Operation 73 'add' 'add_ln27' <Predicate = (!icmp_ln25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %ix_in_1, 1" [cnn/cnn.cpp:28]   --->   Operation 74 'add' 'add_ln28' <Predicate = (!icmp_ln25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 75 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 76 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 76 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i11 %add_ln27 to i64" [cnn/cnn.cpp:27]   --->   Operation 77 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%conv_1_input_addr = getelementptr [784 x float]* %conv_1_input, i64 0, i64 %sext_ln27" [cnn/cnn.cpp:27]   --->   Operation 78 'getelementptr' 'conv_1_input_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 79 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "br label %2" [cnn/cnn.cpp:25]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 81 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x float]* %conv_1_input) nounwind" [cnn/cnn.cpp:33]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 82 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x float]* @conv_1_out, [169 x float]* @max_pool_1_out_0, [169 x float]* @max_pool_1_out_1, [169 x float]* @max_pool_1_out_2, [169 x float]* @max_pool_1_out_3, [169 x float]* @max_pool_1_out_4, [169 x float]* @max_pool_1_out_5) nounwind" [cnn/cnn.cpp:38]   --->   Operation 82 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 83 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x float]* @conv_1_out, [169 x float]* @max_pool_1_out_0, [169 x float]* @max_pool_1_out_1, [169 x float]* @max_pool_1_out_2, [169 x float]* @max_pool_1_out_3, [169 x float]* @max_pool_1_out_4, [169 x float]* @max_pool_1_out_5) nounwind" [cnn/cnn.cpp:38]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 84 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([1936 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:43]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 85 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([1936 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:43]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 86 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([400 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:48]   --->   Operation 86 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([400 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:48]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 88 [2/2] (0.00ns)   --->   "call fastcc void @flat([400 x float]* @flat_array) nounwind" [cnn/cnn.cpp:53]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 1.76>
ST_13 : Operation 89 [1/2] (0.00ns)   --->   "call fastcc void @flat([400 x float]* @flat_array) nounwind" [cnn/cnn.cpp:53]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 90 [1/1] (1.76ns)   --->   "br label %4" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 90 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 11> <Delay = 12.2>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ 0, %meminst.preheader ], [ %add_ln9, %ifFalse ]" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 91 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %meminst.preheader ], [ %select_ln14_2, %ifFalse ]" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 92 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%sum_0_i = phi float [ 0.000000e+00, %meminst.preheader ], [ %sum, %ifFalse ]"   --->   Operation 93 'phi' 'sum_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%j_0_i = phi i9 [ 0, %meminst.preheader ], [ %j, %ifFalse ]"   --->   Operation 94 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (2.31ns)   --->   "%icmp_ln9 = icmp eq i15 %indvar_flatten, -12768" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 95 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 96 [1/1] (1.94ns)   --->   "%add_ln9 = add i15 %indvar_flatten, 1" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 96 'add' 'add_ln9' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %dense_1.exit.preheader.preheader, label %FLAT_LOOP" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i_0_i, 1" [cnn/dense_1.cpp:9->cnn/cnn.cpp:58]   --->   Operation 98 'add' 'i_1' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 99 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %j_0_i, -112" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 99 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln9)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 100 [1/1] (0.96ns)   --->   "%select_ln14_1 = select i1 %icmp_ln13, i9 0, i9 %j_0_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 100 'select' 'select_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 101 [1/1] (1.18ns)   --->   "%select_ln14_2 = select i1 %icmp_ln13, i6 %i_1, i6 %i_0_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 101 'select' 'select_ln14_2' <Predicate = (!icmp_ln9)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %select_ln14_2 to i15" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 102 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i9 %select_ln14_1 to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 103 'zext' 'zext_ln14_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln14_8 = zext i9 %select_ln14_1 to i15" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 104 'zext' 'zext_ln14_8' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (3.36ns) (grouped into DSP with root node add_ln14)   --->   "%mul_ln14 = mul i15 %zext_ln14_8, 50" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 105 'mul' 'mul_ln14' <Predicate = (!icmp_ln9)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 106 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln14 = add i15 %mul_ln14, %zext_ln13" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 106 'add' 'add_ln14' <Predicate = (!icmp_ln9)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln14_9 = zext i15 %add_ln14 to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 107 'zext' 'zext_ln14_9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%dense_1_weights_addr = getelementptr [20000 x float]* @dense_1_weights, i64 0, i64 %zext_ln14_9" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 108 'getelementptr' 'dense_1_weights_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [400 x float]* @flat_array, i64 0, i64 %zext_ln14_5" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 109 'getelementptr' 'flat_array_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 110 [2/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 110 'load' 'flat_array_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_14 : Operation 111 [2/2] (3.25ns)   --->   "%dense_1_weights_load = load float* %dense_1_weights_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 111 'load' 'dense_1_weights_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 112 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 15.6>
ST_15 : Operation 113 [1/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 113 'load' 'flat_array_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_15 : Operation 114 [1/2] (3.25ns)   --->   "%dense_1_weights_load = load float* %dense_1_weights_addr, align 4" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 114 'load' 'dense_1_weights_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_15 : Operation 115 [2/2] (12.3ns)   --->   "%tmp_i_22 = fmul float %flat_array_load, %dense_1_weights_load" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 115 'fmul' 'tmp_i_22' <Predicate = (!icmp_ln9)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 12.3>
ST_16 : Operation 116 [1/2] (12.3ns)   --->   "%tmp_i_22 = fmul float %flat_array_load, %dense_1_weights_load" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 116 'fmul' 'tmp_i_22' <Predicate = (!icmp_ln9)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 117 [1/1] (1.82ns)   --->   "%j = add i9 %select_ln14_1, 1" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 117 'add' 'j' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 11.2>
ST_17 : Operation 118 [1/1] (0.69ns)   --->   "%select_ln14 = select i1 %icmp_ln13, float 0.000000e+00, float %sum_0_i" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 118 'select' 'select_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 119 [4/4] (10.5ns)   --->   "%sum = fadd float %select_ln14, %tmp_i_22" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 119 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 120 [1/1] (1.66ns)   --->   "%icmp_ln13_1 = icmp eq i9 %j, -112" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 120 'icmp' 'icmp_ln13_1' <Predicate = (!icmp_ln9)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %ifTrue, label %ifFalse" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 121 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 18 <SV = 15> <Delay = 21.7>
ST_18 : Operation 122 [3/4] (10.5ns)   --->   "%sum = fadd float %select_ln14, %tmp_i_22" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 122 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 21.7>
ST_19 : Operation 123 [2/4] (10.5ns)   --->   "%sum = fadd float %select_ln14, %tmp_i_22" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 123 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 21.7>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %select_ln14_2 to i64" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 124 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_20 : Operation 125 [1/4] (10.5ns)   --->   "%sum = fadd float %select_ln14, %tmp_i_22" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 125 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%dense_1_bias_addr = getelementptr inbounds [50 x float]* @dense_1_bias, i64 0, i64 %zext_ln14" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 126 'getelementptr' 'dense_1_bias_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_20 : Operation 127 [2/2] (3.25ns)   --->   "%dense_1_bias_load = load float* %dense_1_bias_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 127 'load' 'dense_1_bias_load' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 21 <SV = 18> <Delay = 13.7>
ST_21 : Operation 128 [1/2] (3.25ns)   --->   "%dense_1_bias_load = load float* %dense_1_bias_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 128 'load' 'dense_1_bias_load' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_21 : Operation 129 [4/4] (10.5ns)   --->   "%tmp_i = fadd float %sum, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 129 'fadd' 'tmp_i' <Predicate = (icmp_ln13_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 10.5>
ST_22 : Operation 130 [3/4] (10.5ns)   --->   "%tmp_i = fadd float %sum, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 130 'fadd' 'tmp_i' <Predicate = (icmp_ln13_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 10.5>
ST_23 : Operation 131 [2/4] (10.5ns)   --->   "%tmp_i = fadd float %sum, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 131 'fadd' 'tmp_i' <Predicate = (icmp_ln13_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 15.9>
ST_24 : Operation 132 [1/4] (10.5ns)   --->   "%tmp_i = fadd float %sum, %dense_1_bias_load" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 132 'fadd' 'tmp_i' <Predicate = (icmp_ln13_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 133 [2/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %tmp_i, 0.000000e+00" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 133 'fcmp' 'tmp_s' <Predicate = (icmp_ln13_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 22> <Delay = 9.66>
ST_25 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @DENSE_LOOP_FLAT_LOOP)"   --->   Operation 134 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 135 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20000, i64 20000, i64 20000) nounwind"   --->   Operation 135 'speclooptripcount' 'empty_21' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str125) nounwind" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 136 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_17_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str125) nounwind" [cnn/dense_1.cpp:13->cnn/cnn.cpp:58]   --->   Operation 137 'specregionbegin' 'tmp_17_i' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str226) nounwind" [cnn/dense_1.cpp:14->cnn/cnn.cpp:58]   --->   Operation 138 'specpipeline' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 139 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str125, i32 %tmp_17_i) nounwind" [cnn/dense_1.cpp:15->cnn/cnn.cpp:58]   --->   Operation 139 'specregionend' 'empty_23' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%dense_1_out_addr = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 140 'getelementptr' 'dense_1_out_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast float %tmp_i to i32" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 141 'bitcast' 'bitcast_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19, i32 23, i32 30)" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 142 'partselect' 'tmp' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i32 %bitcast_ln19 to i23" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 143 'trunc' 'trunc_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_25 : Operation 144 [1/1] (1.55ns)   --->   "%icmp_ln19 = icmp ne i8 %tmp, -1" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 144 'icmp' 'icmp_ln19' <Predicate = (icmp_ln13_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 145 [1/1] (2.44ns)   --->   "%icmp_ln19_1 = icmp eq i23 %trunc_ln19, 0" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 145 'icmp' 'icmp_ln19_1' <Predicate = (icmp_ln13_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%or_ln19 = or i1 %icmp_ln19_1, %icmp_ln19" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 146 'or' 'or_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 147 [1/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %tmp_i, 0.000000e+00" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 147 'fcmp' 'tmp_s' <Predicate = (icmp_ln13_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%and_ln19 = and i1 %or_ln19, %tmp_s" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 148 'and' 'and_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 149 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19 = select i1 %and_ln19, float 0.000000e+00, float %tmp_i" [cnn/dense_1.cpp:19->cnn/cnn.cpp:58]   --->   Operation 149 'select' 'select_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 150 [1/1] (3.25ns)   --->   "store float %select_ln19, float* %dense_1_out_addr, align 4" [cnn/dense_1.cpp:17->cnn/cnn.cpp:58]   --->   Operation 150 'store' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_25 : Operation 151 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 151 'br' <Predicate = (icmp_ln13_1)> <Delay = 0.00>

State 26 <SV = 12> <Delay = 1.76>
ST_26 : Operation 152 [1/1] (1.76ns)   --->   "br label %dense_1.exit.preheader" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 152 'br' <Predicate = true> <Delay = 1.76>

State 27 <SV = 13> <Delay = 11.2>
ST_27 : Operation 153 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i11 [ %add_ln9_2, %ifFalse4 ], [ 0, %dense_1.exit.preheader.preheader ]" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 153 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 154 [1/1] (0.00ns)   --->   "%i_0_i5 = phi i5 [ %select_ln14_5, %ifFalse4 ], [ 0, %dense_1.exit.preheader.preheader ]" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 154 'phi' 'i_0_i5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 155 [1/1] (0.00ns)   --->   "%sum_0_i8 = phi float [ %sum_1, %ifFalse4 ], [ 0.000000e+00, %dense_1.exit.preheader.preheader ]"   --->   Operation 155 'phi' 'sum_0_i8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 156 [1/1] (0.00ns)   --->   "%j_0_i9 = phi i6 [ %j_2, %ifFalse4 ], [ 0, %dense_1.exit.preheader.preheader ]"   --->   Operation 156 'phi' 'j_0_i9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 157 [1/1] (1.88ns)   --->   "%icmp_ln9_1 = icmp eq i11 %indvar_flatten11, -548" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 157 'icmp' 'icmp_ln9_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 158 [1/1] (1.63ns)   --->   "%add_ln9_2 = add i11 %indvar_flatten11, 1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 158 'add' 'add_ln9_2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_1, label %dense_2.exit, label %FLAT_LOOP1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 160 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i_0_i5, 1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 160 'add' 'i_2' <Predicate = (!icmp_ln9_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 161 [1/1] (1.42ns)   --->   "%icmp_ln13_2 = icmp eq i6 %j_0_i9, -14" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 161 'icmp' 'icmp_ln13_2' <Predicate = (!icmp_ln9_1)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 162 [1/1] (1.18ns)   --->   "%select_ln14_4 = select i1 %icmp_ln13_2, i6 0, i6 %j_0_i9" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 162 'select' 'select_ln14_4' <Predicate = (!icmp_ln9_1)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 163 [1/1] (1.21ns)   --->   "%select_ln14_5 = select i1 %icmp_ln13_2, i5 %i_2, i5 %i_0_i5" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 163 'select' 'select_ln14_5' <Predicate = (!icmp_ln9_1)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i5 %select_ln14_5 to i12" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 164 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i6 %select_ln14_4 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 165 'zext' 'zext_ln14_6' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_22 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln14_4, i5 0)" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 166 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln14_10 = zext i11 %tmp_22 to i12" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 167 'zext' 'zext_ln14_10' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_23 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %select_ln14_4, i1 false)" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 168 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln14_11 = zext i7 %tmp_23 to i12" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 169 'zext' 'zext_ln14_11' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln14 = sub i12 %zext_ln14_10, %zext_ln14_11" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 170 'sub' 'sub_ln14' <Predicate = (!icmp_ln9_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 171 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln14_3 = add i12 %sub_ln14, %zext_ln13_1" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 171 'add' 'add_ln14_3' <Predicate = (!icmp_ln9_1)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i12 %add_ln14_3 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 172 'sext' 'sext_ln14' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 173 [1/1] (0.00ns)   --->   "%dense_2_weights_addr = getelementptr [1500 x float]* @dense_2_weights, i64 0, i64 %sext_ln14" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 173 'getelementptr' 'dense_2_weights_addr' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 174 [1/1] (0.00ns)   --->   "%dense_1_out_addr_1 = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14_6" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 174 'getelementptr' 'dense_1_out_addr_1' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_27 : Operation 175 [2/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr_1, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 175 'load' 'dense_1_out_load' <Predicate = (!icmp_ln9_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_27 : Operation 176 [2/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 176 'load' 'dense_2_weights_load' <Predicate = (!icmp_ln9_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "br label %dense_1.exit.preheader"   --->   Operation 177 'br' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>

State 28 <SV = 14> <Delay = 15.6>
ST_28 : Operation 178 [1/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr_1, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 178 'load' 'dense_1_out_load' <Predicate = (!icmp_ln9_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_28 : Operation 179 [1/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 179 'load' 'dense_2_weights_load' <Predicate = (!icmp_ln9_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_28 : Operation 180 [2/2] (12.3ns)   --->   "%tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 180 'fmul' 'tmp_7_i' <Predicate = (!icmp_ln9_1)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 15> <Delay = 12.3>
ST_29 : Operation 181 [1/2] (12.3ns)   --->   "%tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 181 'fmul' 'tmp_7_i' <Predicate = (!icmp_ln9_1)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 182 [1/1] (1.82ns)   --->   "%j_2 = add i6 %select_ln14_4, 1" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 182 'add' 'j_2' <Predicate = (!icmp_ln9_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 16> <Delay = 11.2>
ST_30 : Operation 183 [1/1] (0.69ns)   --->   "%select_ln14_3 = select i1 %icmp_ln13_2, float 0.000000e+00, float %sum_0_i8" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 183 'select' 'select_ln14_3' <Predicate = (!icmp_ln9_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 184 [4/4] (10.5ns)   --->   "%sum_1 = fadd float %select_ln14_3, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 184 'fadd' 'sum_1' <Predicate = (!icmp_ln9_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 185 [1/1] (1.42ns)   --->   "%icmp_ln13_3 = icmp eq i6 %j_2, -14" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 185 'icmp' 'icmp_ln13_3' <Predicate = (!icmp_ln9_1)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 186 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_3, label %ifTrue3, label %ifFalse4" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 186 'br' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>

State 31 <SV = 17> <Delay = 21.7>
ST_31 : Operation 187 [3/4] (10.5ns)   --->   "%sum_1 = fadd float %select_ln14_3, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 187 'fadd' 'sum_1' <Predicate = (!icmp_ln9_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 18> <Delay = 21.7>
ST_32 : Operation 188 [2/4] (10.5ns)   --->   "%sum_1 = fadd float %select_ln14_3, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 188 'fadd' 'sum_1' <Predicate = (!icmp_ln9_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 19> <Delay = 21.7>
ST_33 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i5 %select_ln14_5 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 189 'zext' 'zext_ln14_7' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_33 : Operation 190 [1/4] (10.5ns)   --->   "%sum_1 = fadd float %select_ln14_3, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 190 'fadd' 'sum_1' <Predicate = (!icmp_ln9_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 191 [1/1] (0.00ns)   --->   "%dense_2_bias_addr = getelementptr inbounds [30 x float]* @dense_2_bias, i64 0, i64 %zext_ln14_7" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 191 'getelementptr' 'dense_2_bias_addr' <Predicate = (icmp_ln13_3)> <Delay = 0.00>
ST_33 : Operation 192 [2/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 192 'load' 'dense_2_bias_load' <Predicate = (icmp_ln13_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 34 <SV = 20> <Delay = 13.7>
ST_34 : Operation 193 [1/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 193 'load' 'dense_2_bias_load' <Predicate = (icmp_ln13_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_34 : Operation 194 [4/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_1, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 194 'fadd' 'tmp_i1' <Predicate = (icmp_ln13_3)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 21> <Delay = 10.5>
ST_35 : Operation 195 [3/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_1, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 195 'fadd' 'tmp_i1' <Predicate = (icmp_ln13_3)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 22> <Delay = 10.5>
ST_36 : Operation 196 [2/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_1, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 196 'fadd' 'tmp_i1' <Predicate = (icmp_ln13_3)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 23> <Delay = 15.9>
ST_37 : Operation 197 [1/4] (10.5ns)   --->   "%tmp_i1 = fadd float %sum_1, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 197 'fadd' 'tmp_i1' <Predicate = (icmp_ln13_3)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 198 [2/2] (5.43ns)   --->   "%tmp_19 = fcmp olt float %tmp_i1, 0.000000e+00" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 198 'fcmp' 'tmp_19' <Predicate = (icmp_ln13_3)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 24> <Delay = 8.73>
ST_38 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @DENSE_LOOP_FLAT_LOOP)"   --->   Operation 199 'specloopname' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_38 : Operation 200 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1500, i64 1500, i64 1500) nounwind"   --->   Operation 200 'speclooptripcount' 'empty_24' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_38 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str122) nounwind" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 201 'specloopname' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_38 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_15_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str122) nounwind" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 202 'specregionbegin' 'tmp_15_i' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_38 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str223) nounwind" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 203 'specpipeline' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_38 : Operation 204 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str122, i32 %tmp_15_i) nounwind" [cnn/dense_2.cpp:15->cnn/cnn.cpp:63]   --->   Operation 204 'specregionend' 'empty_25' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_38 : Operation 205 [1/1] (0.00ns)   --->   "%dense_2_out_addr = getelementptr [30 x float]* @dense_2_out, i64 0, i64 %zext_ln14_7" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 205 'getelementptr' 'dense_2_out_addr' <Predicate = (icmp_ln13_3)> <Delay = 0.00>
ST_38 : Operation 206 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast float %tmp_i1 to i32" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 206 'bitcast' 'bitcast_ln19_1' <Predicate = (icmp_ln13_3)> <Delay = 0.00>
ST_38 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19_1, i32 23, i32 30)" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 207 'partselect' 'tmp_18' <Predicate = (icmp_ln13_3)> <Delay = 0.00>
ST_38 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i32 %bitcast_ln19_1 to i23" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 208 'trunc' 'trunc_ln19_1' <Predicate = (icmp_ln13_3)> <Delay = 0.00>
ST_38 : Operation 209 [1/1] (1.55ns)   --->   "%icmp_ln19_2 = icmp ne i8 %tmp_18, -1" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 209 'icmp' 'icmp_ln19_2' <Predicate = (icmp_ln13_3)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 210 [1/1] (2.44ns)   --->   "%icmp_ln19_3 = icmp eq i23 %trunc_ln19_1, 0" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 210 'icmp' 'icmp_ln19_3' <Predicate = (icmp_ln13_3)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_1)   --->   "%or_ln19_1 = or i1 %icmp_ln19_3, %icmp_ln19_2" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 211 'or' 'or_ln19_1' <Predicate = (icmp_ln13_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 212 [1/2] (5.43ns)   --->   "%tmp_19 = fcmp olt float %tmp_i1, 0.000000e+00" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 212 'fcmp' 'tmp_19' <Predicate = (icmp_ln13_3)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_1)   --->   "%and_ln19_1 = and i1 %or_ln19_1, %tmp_19" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 213 'and' 'and_ln19_1' <Predicate = (icmp_ln13_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 214 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19_1 = select i1 %and_ln19_1, float 0.000000e+00, float %tmp_i1" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 214 'select' 'select_ln19_1' <Predicate = (icmp_ln13_3)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 215 [1/1] (2.32ns)   --->   "store float %select_ln19_1, float* %dense_2_out_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 215 'store' <Predicate = (icmp_ln13_3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_38 : Operation 216 [1/1] (0.00ns)   --->   "br label %ifFalse4"   --->   Operation 216 'br' <Predicate = (icmp_ln13_3)> <Delay = 0.00>

State 39 <SV = 14> <Delay = 0.00>
ST_39 : Operation 217 [2/2] (0.00ns)   --->   "call fastcc void @dense_out([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:66]   --->   Operation 217 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 15> <Delay = 0.00>
ST_40 : Operation 218 [1/2] (0.00ns)   --->   "call fastcc void @dense_out([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:66]   --->   Operation 218 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 219 [1/1] (0.00ns)   --->   "ret void" [cnn/cnn.cpp:67]   --->   Operation 219 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cnn_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ conv_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ max_pool_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ flat_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_1_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000000000000000000000000000000]
conv_1_input         (alloca           ) [ 00111100000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 00000000000000000000000000000000000000000]
br_ln23              (br               ) [ 01111000000000000000000000000000000000000]
ix_in_0              (phi              ) [ 00111000000000000000000000000000000000000]
i_0                  (phi              ) [ 00100000000000000000000000000000000000000]
icmp_ln23            (icmp             ) [ 00111000000000000000000000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000000000000000000000]
i                    (add              ) [ 01111000000000000000000000000000000000000]
br_ln23              (br               ) [ 00000000000000000000000000000000000000000]
ix_in                (add              ) [ 01111000000000000000000000000000000000000]
tmp_20               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln27            (zext             ) [ 00000000000000000000000000000000000000000]
tmp_21               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln27_2          (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln27             (sub              ) [ 00011000000000000000000000000000000000000]
br_ln25              (br               ) [ 00111000000000000000000000000000000000000]
ix_in_1              (phi              ) [ 00010000000000000000000000000000000000000]
j_0                  (phi              ) [ 00010000000000000000000000000000000000000]
icmp_ln25            (icmp             ) [ 00111000000000000000000000000000000000000]
empty_20             (speclooptripcount) [ 00000000000000000000000000000000000000000]
j_1                  (add              ) [ 00111000000000000000000000000000000000000]
br_ln25              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln27_1          (zext             ) [ 00000000000000000000000000000000000000000]
cnn_input_addr       (getelementptr    ) [ 00001000000000000000000000000000000000000]
zext_ln27_3          (zext             ) [ 00000000000000000000000000000000000000000]
add_ln27             (add              ) [ 00001000000000000000000000000000000000000]
add_ln28             (add              ) [ 00111000000000000000000000000000000000000]
br_ln0               (br               ) [ 01111000000000000000000000000000000000000]
cnn_input_load       (load             ) [ 00000000000000000000000000000000000000000]
sext_ln27            (sext             ) [ 00000000000000000000000000000000000000000]
conv_1_input_addr    (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000000000000000000]
br_ln25              (br               ) [ 00111000000000000000000000000000000000000]
call_ln33            (call             ) [ 00000000000000000000000000000000000000000]
call_ln38            (call             ) [ 00000000000000000000000000000000000000000]
call_ln43            (call             ) [ 00000000000000000000000000000000000000000]
call_ln48            (call             ) [ 00000000000000000000000000000000000000000]
call_ln53            (call             ) [ 00000000000000000000000000000000000000000]
br_ln9               (br               ) [ 00000000000001111111111111000000000000000]
indvar_flatten       (phi              ) [ 00000000000000111111111111000000000000000]
i_0_i                (phi              ) [ 00000000000000111111111111000000000000000]
sum_0_i              (phi              ) [ 00000000000000111100011111000000000000000]
j_0_i                (phi              ) [ 00000000000000111111111111000000000000000]
icmp_ln9             (icmp             ) [ 00000000000000111111111111000000000000000]
add_ln9              (add              ) [ 00000000000001111111111111000000000000000]
br_ln9               (br               ) [ 00000000000000000000000000000000000000000]
i_1                  (add              ) [ 00000000000000000000000000000000000000000]
icmp_ln13            (icmp             ) [ 00000000000000111100000000000000000000000]
select_ln14_1        (select           ) [ 00000000000000011000000000000000000000000]
select_ln14_2        (select           ) [ 00000000000001111111111111000000000000000]
zext_ln13            (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln14_5          (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln14_8          (zext             ) [ 00000000000000000000000000000000000000000]
mul_ln14             (mul              ) [ 00000000000000000000000000000000000000000]
add_ln14             (add              ) [ 00000000000000000000000000000000000000000]
zext_ln14_9          (zext             ) [ 00000000000000000000000000000000000000000]
dense_1_weights_addr (getelementptr    ) [ 00000000000000010000000000000000000000000]
flat_array_addr      (getelementptr    ) [ 00000000000000010000000000000000000000000]
br_ln0               (br               ) [ 00000000000001111111111111000000000000000]
flat_array_load      (load             ) [ 00000000000000001000000000000000000000000]
dense_1_weights_load (load             ) [ 00000000000000001000000000000000000000000]
tmp_i_22             (fmul             ) [ 00000000000000111111100000000000000000000]
j                    (add              ) [ 00000000000001111111111111000000000000000]
select_ln14          (select           ) [ 00000000000000111011100000000000000000000]
icmp_ln13_1          (icmp             ) [ 00000000000000111011111111000000000000000]
br_ln13              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln14            (zext             ) [ 00000000000000111000011111000000000000000]
sum                  (fadd             ) [ 00000000000001111000011111000000000000000]
dense_1_bias_addr    (getelementptr    ) [ 00000000000000010000010000000000000000000]
dense_1_bias_load    (load             ) [ 00000000000000111000001110000000000000000]
tmp_i                (fadd             ) [ 00000000000000001000000001000000000000000]
specloopname_ln0     (specloopname     ) [ 00000000000000000000000000000000000000000]
empty_21             (speclooptripcount) [ 00000000000000000000000000000000000000000]
specloopname_ln13    (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_17_i             (specregionbegin  ) [ 00000000000000000000000000000000000000000]
specpipeline_ln14    (specpipeline     ) [ 00000000000000000000000000000000000000000]
empty_23             (specregionend    ) [ 00000000000000000000000000000000000000000]
dense_1_out_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000]
bitcast_ln19         (bitcast          ) [ 00000000000000000000000000000000000000000]
tmp                  (partselect       ) [ 00000000000000000000000000000000000000000]
trunc_ln19           (trunc            ) [ 00000000000000000000000000000000000000000]
icmp_ln19            (icmp             ) [ 00000000000000000000000000000000000000000]
icmp_ln19_1          (icmp             ) [ 00000000000000000000000000000000000000000]
or_ln19              (or               ) [ 00000000000000000000000000000000000000000]
tmp_s                (fcmp             ) [ 00000000000000000000000000000000000000000]
and_ln19             (and              ) [ 00000000000000000000000000000000000000000]
select_ln19          (select           ) [ 00000000000000000000000000000000000000000]
store_ln17           (store            ) [ 00000000000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000000000000000000000000000]
br_ln9               (br               ) [ 00000000000000000000000000111111111111100]
indvar_flatten11     (phi              ) [ 00000000000000000000000000011111111111100]
i_0_i5               (phi              ) [ 00000000000000000000000000011111111111100]
sum_0_i8             (phi              ) [ 00000000000000000000000000011110001111100]
j_0_i9               (phi              ) [ 00000000000000000000000000011111111111100]
icmp_ln9_1           (icmp             ) [ 00000000000000000000000000011111111111100]
add_ln9_2            (add              ) [ 00000000000000000000000000111111111111100]
br_ln9               (br               ) [ 00000000000000000000000000000000000000000]
i_2                  (add              ) [ 00000000000000000000000000000000000000000]
icmp_ln13_2          (icmp             ) [ 00000000000000000000000000011110000000000]
select_ln14_4        (select           ) [ 00000000000000000000000000001100000000000]
select_ln14_5        (select           ) [ 00000000000000000000000000111111111111100]
zext_ln13_1          (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln14_6          (zext             ) [ 00000000000000000000000000000000000000000]
tmp_22               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln14_10         (zext             ) [ 00000000000000000000000000000000000000000]
tmp_23               (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln14_11         (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln14             (sub              ) [ 00000000000000000000000000000000000000000]
add_ln14_3           (add              ) [ 00000000000000000000000000000000000000000]
sext_ln14            (sext             ) [ 00000000000000000000000000000000000000000]
dense_2_weights_addr (getelementptr    ) [ 00000000000000000000000000001000000000000]
dense_1_out_addr_1   (getelementptr    ) [ 00000000000000000000000000001000000000000]
br_ln0               (br               ) [ 00000000000000000000000000111111111111100]
dense_1_out_load     (load             ) [ 00000000000000000000000000000100000000000]
dense_2_weights_load (load             ) [ 00000000000000000000000000000100000000000]
tmp_7_i              (fmul             ) [ 00000000000000000000000000011111110000000]
j_2                  (add              ) [ 00000000000000000000000000111111111111100]
select_ln14_3        (select           ) [ 00000000000000000000000000011101110000000]
icmp_ln13_3          (icmp             ) [ 00000000000000000000000000011101111111100]
br_ln13              (br               ) [ 00000000000000000000000000000000000000000]
zext_ln14_7          (zext             ) [ 00000000000000000000000000011100001111100]
sum_1                (fadd             ) [ 00000000000000000000000000111100001111100]
dense_2_bias_addr    (getelementptr    ) [ 00000000000000000000000000001000001000000]
dense_2_bias_load    (load             ) [ 00000000000000000000000000011100000111000]
tmp_i1               (fadd             ) [ 00000000000000000000000000000100000000100]
specloopname_ln0     (specloopname     ) [ 00000000000000000000000000000000000000000]
empty_24             (speclooptripcount) [ 00000000000000000000000000000000000000000]
specloopname_ln13    (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_15_i             (specregionbegin  ) [ 00000000000000000000000000000000000000000]
specpipeline_ln14    (specpipeline     ) [ 00000000000000000000000000000000000000000]
empty_25             (specregionend    ) [ 00000000000000000000000000000000000000000]
dense_2_out_addr     (getelementptr    ) [ 00000000000000000000000000000000000000000]
bitcast_ln19_1       (bitcast          ) [ 00000000000000000000000000000000000000000]
tmp_18               (partselect       ) [ 00000000000000000000000000000000000000000]
trunc_ln19_1         (trunc            ) [ 00000000000000000000000000000000000000000]
icmp_ln19_2          (icmp             ) [ 00000000000000000000000000000000000000000]
icmp_ln19_3          (icmp             ) [ 00000000000000000000000000000000000000000]
or_ln19_1            (or               ) [ 00000000000000000000000000000000000000000]
tmp_19               (fcmp             ) [ 00000000000000000000000000000000000000000]
and_ln19_1           (and              ) [ 00000000000000000000000000000000000000000]
select_ln19_1        (select           ) [ 00000000000000000000000000000000000000000]
store_ln17           (store            ) [ 00000000000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000000000000000000000000000]
call_ln66            (call             ) [ 00000000000000000000000000000000000000000]
ret_ln67             (ret              ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cnn_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="max_pool_1_out_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_pool_1_out_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_pool_1_out_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="max_pool_1_out_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="max_pool_1_out_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="max_pool_1_out_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_5"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_2_weights_0_0_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_2_weights_0_0_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_2_weights_0_0_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_2_weights_0_0_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_2_weights_0_0_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_0_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_2_weights_0_0_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_0_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_2_weights_0_1_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv_2_weights_0_1_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv_2_weights_0_1_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv_2_weights_0_1_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv_2_weights_0_1_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv_2_weights_0_1_5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv_2_weights_0_2_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv_2_weights_0_2_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv_2_weights_0_2_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv_2_weights_0_2_3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_2_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv_2_weights_0_2_4">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_2_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv_2_weights_0_2_5">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_2_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv_2_weights_1_0_0">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv_2_weights_1_0_1">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="conv_2_weights_1_0_2">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="conv_2_weights_1_0_3">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv_2_weights_1_0_4">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_0_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="conv_2_weights_1_0_5">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_0_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="conv_2_weights_1_1_0">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="conv_2_weights_1_1_1">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="conv_2_weights_1_1_2">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="conv_2_weights_1_1_3">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="conv_2_weights_1_1_4">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="conv_2_weights_1_1_5">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="conv_2_weights_1_2_0">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="conv_2_weights_1_2_1">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="conv_2_weights_1_2_2">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="conv_2_weights_1_2_3">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_2_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="conv_2_weights_1_2_4">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_2_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="conv_2_weights_1_2_5">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_2_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="conv_2_weights_2_0_0">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="conv_2_weights_2_0_1">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="conv_2_weights_2_0_2">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="conv_2_weights_2_0_3">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="conv_2_weights_2_0_4">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_0_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="conv_2_weights_2_0_5">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_0_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="conv_2_weights_2_1_0">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="conv_2_weights_2_1_1">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="conv_2_weights_2_1_2">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="conv_2_weights_2_1_3">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="conv_2_weights_2_1_4">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="conv_2_weights_2_1_5">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="conv_2_weights_2_2_0">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="conv_2_weights_2_2_1">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="conv_2_weights_2_2_2">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="conv_2_weights_2_2_3">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_2_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="conv_2_weights_2_2_4">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_2_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="conv_2_weights_2_2_5">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_2_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="conv_2_bias">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="conv_2_out">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="max_pool_2_out">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="flat_array">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="dense_1_bias">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="dense_1_out">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="dense_1_weights">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="dense_2_bias">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="dense_2_out">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="dense_2_weights">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="dense_out_weights">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="dense_out_bias">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str141"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str242"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str343"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="DENSE_LOOP_FLAT_LOOP"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str125"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str226"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out"/></StgValue>
</bind>
</comp>

<comp id="276" class="1004" name="conv_1_input_alloca_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="cnn_input_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="10" slack="0"/>
<pin id="284" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cnn_input_addr/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnn_input_load/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="conv_1_input_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="11" slack="0"/>
<pin id="297" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_addr/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln27_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="dense_1_weights_addr_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="15" slack="0"/>
<pin id="310" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_weights_addr/14 "/>
</bind>
</comp>

<comp id="313" class="1004" name="flat_array_addr_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="9" slack="0"/>
<pin id="317" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr/14 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="9" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flat_array_load/14 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="15" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_weights_load/14 "/>
</bind>
</comp>

<comp id="332" class="1004" name="dense_1_bias_addr_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="6" slack="0"/>
<pin id="336" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_bias_addr/20 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_access_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_bias_load/20 "/>
</bind>
</comp>

<comp id="345" class="1004" name="dense_1_out_addr_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="6" slack="5"/>
<pin id="349" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_addr/25 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln17/25 dense_1_out_load/27 "/>
</bind>
</comp>

<comp id="358" class="1004" name="dense_2_weights_addr_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="12" slack="0"/>
<pin id="362" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_weights_addr/27 "/>
</bind>
</comp>

<comp id="365" class="1004" name="dense_1_out_addr_1_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="6" slack="0"/>
<pin id="369" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_addr_1/27 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_access_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_weights_load/27 "/>
</bind>
</comp>

<comp id="379" class="1004" name="dense_2_bias_addr_gep_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="5" slack="0"/>
<pin id="383" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_bias_addr/33 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_access_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_bias_load/33 "/>
</bind>
</comp>

<comp id="392" class="1004" name="dense_2_out_addr_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="5" slack="5"/>
<pin id="396" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_addr/38 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln17_access_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/38 "/>
</bind>
</comp>

<comp id="405" class="1005" name="ix_in_0_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="10" slack="1"/>
<pin id="407" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ix_in_0 (phireg) "/>
</bind>
</comp>

<comp id="409" class="1004" name="ix_in_0_phi_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="412" dir="0" index="2" bw="10" slack="0"/>
<pin id="413" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_0/2 "/>
</bind>
</comp>

<comp id="417" class="1005" name="i_0_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="1"/>
<pin id="419" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="421" class="1004" name="i_0_phi_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="5" slack="0"/>
<pin id="425" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="428" class="1005" name="ix_in_1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="430" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="ix_in_1 (phireg) "/>
</bind>
</comp>

<comp id="431" class="1004" name="ix_in_1_phi_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="10" slack="1"/>
<pin id="433" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="434" dir="0" index="2" bw="10" slack="0"/>
<pin id="435" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_1/3 "/>
</bind>
</comp>

<comp id="438" class="1005" name="j_0_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="1"/>
<pin id="440" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="442" class="1004" name="j_0_phi_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="5" slack="0"/>
<pin id="446" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="449" class="1005" name="indvar_flatten_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="15" slack="1"/>
<pin id="451" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="453" class="1004" name="indvar_flatten_phi_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="456" dir="0" index="2" bw="15" slack="0"/>
<pin id="457" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/14 "/>
</bind>
</comp>

<comp id="460" class="1005" name="i_0_i_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="6" slack="1"/>
<pin id="462" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="464" class="1004" name="i_0_i_phi_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="6" slack="0"/>
<pin id="468" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/14 "/>
</bind>
</comp>

<comp id="471" class="1005" name="sum_0_i_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_i (phireg) "/>
</bind>
</comp>

<comp id="475" class="1004" name="sum_0_i_phi_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="478" dir="0" index="2" bw="32" slack="1"/>
<pin id="479" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_i/14 "/>
</bind>
</comp>

<comp id="483" class="1005" name="j_0_i_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="9" slack="1"/>
<pin id="485" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="487" class="1004" name="j_0_i_phi_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="1"/>
<pin id="489" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="490" dir="0" index="2" bw="9" slack="1"/>
<pin id="491" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="492" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/14 "/>
</bind>
</comp>

<comp id="494" class="1005" name="indvar_flatten11_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="11" slack="1"/>
<pin id="496" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="498" class="1004" name="indvar_flatten11_phi_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="11" slack="0"/>
<pin id="500" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="501" dir="0" index="2" bw="1" slack="1"/>
<pin id="502" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="503" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/27 "/>
</bind>
</comp>

<comp id="505" class="1005" name="i_0_i5_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="1"/>
<pin id="507" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i5 (phireg) "/>
</bind>
</comp>

<comp id="509" class="1004" name="i_0_i5_phi_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="0"/>
<pin id="511" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="512" dir="0" index="2" bw="1" slack="1"/>
<pin id="513" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="514" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i5/27 "/>
</bind>
</comp>

<comp id="516" class="1005" name="sum_0_i8_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_i8 (phireg) "/>
</bind>
</comp>

<comp id="520" class="1004" name="sum_0_i8_phi_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="32" slack="1"/>
<pin id="524" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="525" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_i8/27 "/>
</bind>
</comp>

<comp id="528" class="1005" name="j_0_i9_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="6" slack="1"/>
<pin id="530" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i9 (phireg) "/>
</bind>
</comp>

<comp id="532" class="1004" name="j_0_i9_phi_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="6" slack="1"/>
<pin id="534" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="535" dir="0" index="2" bw="1" slack="1"/>
<pin id="536" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="537" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i9/27 "/>
</bind>
</comp>

<comp id="539" class="1004" name="grp_conv_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="0" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="0"/>
<pin id="542" dir="0" index="2" bw="32" slack="0"/>
<pin id="543" dir="0" index="3" bw="32" slack="0"/>
<pin id="544" dir="0" index="4" bw="32" slack="0"/>
<pin id="545" dir="0" index="5" bw="32" slack="0"/>
<pin id="546" dir="0" index="6" bw="32" slack="0"/>
<pin id="547" dir="0" index="7" bw="32" slack="0"/>
<pin id="548" dir="0" index="8" bw="32" slack="0"/>
<pin id="549" dir="0" index="9" bw="32" slack="0"/>
<pin id="550" dir="0" index="10" bw="32" slack="0"/>
<pin id="551" dir="0" index="11" bw="32" slack="0"/>
<pin id="552" dir="0" index="12" bw="32" slack="0"/>
<pin id="553" dir="0" index="13" bw="32" slack="0"/>
<pin id="554" dir="0" index="14" bw="32" slack="0"/>
<pin id="555" dir="0" index="15" bw="32" slack="0"/>
<pin id="556" dir="0" index="16" bw="32" slack="0"/>
<pin id="557" dir="0" index="17" bw="32" slack="0"/>
<pin id="558" dir="0" index="18" bw="32" slack="0"/>
<pin id="559" dir="0" index="19" bw="32" slack="0"/>
<pin id="560" dir="0" index="20" bw="32" slack="0"/>
<pin id="561" dir="0" index="21" bw="32" slack="0"/>
<pin id="562" dir="0" index="22" bw="32" slack="0"/>
<pin id="563" dir="0" index="23" bw="32" slack="0"/>
<pin id="564" dir="0" index="24" bw="32" slack="0"/>
<pin id="565" dir="0" index="25" bw="32" slack="0"/>
<pin id="566" dir="0" index="26" bw="32" slack="0"/>
<pin id="567" dir="0" index="27" bw="32" slack="0"/>
<pin id="568" dir="0" index="28" bw="32" slack="0"/>
<pin id="569" dir="0" index="29" bw="32" slack="0"/>
<pin id="570" dir="0" index="30" bw="32" slack="0"/>
<pin id="571" dir="0" index="31" bw="32" slack="0"/>
<pin id="572" dir="0" index="32" bw="32" slack="0"/>
<pin id="573" dir="0" index="33" bw="32" slack="0"/>
<pin id="574" dir="0" index="34" bw="32" slack="0"/>
<pin id="575" dir="0" index="35" bw="32" slack="0"/>
<pin id="576" dir="0" index="36" bw="32" slack="0"/>
<pin id="577" dir="0" index="37" bw="32" slack="0"/>
<pin id="578" dir="0" index="38" bw="32" slack="0"/>
<pin id="579" dir="0" index="39" bw="32" slack="0"/>
<pin id="580" dir="0" index="40" bw="32" slack="0"/>
<pin id="581" dir="0" index="41" bw="32" slack="0"/>
<pin id="582" dir="0" index="42" bw="32" slack="0"/>
<pin id="583" dir="0" index="43" bw="32" slack="0"/>
<pin id="584" dir="0" index="44" bw="32" slack="0"/>
<pin id="585" dir="0" index="45" bw="32" slack="0"/>
<pin id="586" dir="0" index="46" bw="32" slack="0"/>
<pin id="587" dir="0" index="47" bw="32" slack="0"/>
<pin id="588" dir="0" index="48" bw="32" slack="0"/>
<pin id="589" dir="0" index="49" bw="32" slack="0"/>
<pin id="590" dir="0" index="50" bw="32" slack="0"/>
<pin id="591" dir="0" index="51" bw="32" slack="0"/>
<pin id="592" dir="0" index="52" bw="32" slack="0"/>
<pin id="593" dir="0" index="53" bw="32" slack="0"/>
<pin id="594" dir="0" index="54" bw="32" slack="0"/>
<pin id="595" dir="0" index="55" bw="32" slack="0"/>
<pin id="596" dir="0" index="56" bw="32" slack="0"/>
<pin id="597" dir="0" index="57" bw="32" slack="0"/>
<pin id="598" dir="0" index="58" bw="32" slack="0"/>
<pin id="599" dir="0" index="59" bw="32" slack="0"/>
<pin id="600" dir="0" index="60" bw="32" slack="0"/>
<pin id="601" dir="0" index="61" bw="32" slack="0"/>
<pin id="602" dir="0" index="62" bw="32" slack="0"/>
<pin id="603" dir="1" index="63" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/8 "/>
</bind>
</comp>

<comp id="667" class="1004" name="grp_conv_1_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="0" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="670" dir="0" index="2" bw="32" slack="0"/>
<pin id="671" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/2 "/>
</bind>
</comp>

<comp id="674" class="1004" name="grp_dense_out_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="0" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="0"/>
<pin id="677" dir="0" index="2" bw="32" slack="0"/>
<pin id="678" dir="0" index="3" bw="32" slack="0"/>
<pin id="679" dir="0" index="4" bw="32" slack="0"/>
<pin id="680" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/39 "/>
</bind>
</comp>

<comp id="686" class="1004" name="grp_max_pool_2_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="0" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="0" index="2" bw="32" slack="0"/>
<pin id="690" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/10 "/>
</bind>
</comp>

<comp id="694" class="1004" name="grp_max_pool_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="0" slack="0"/>
<pin id="696" dir="0" index="1" bw="32" slack="0"/>
<pin id="697" dir="0" index="2" bw="32" slack="0"/>
<pin id="698" dir="0" index="3" bw="32" slack="0"/>
<pin id="699" dir="0" index="4" bw="32" slack="0"/>
<pin id="700" dir="0" index="5" bw="32" slack="0"/>
<pin id="701" dir="0" index="6" bw="32" slack="0"/>
<pin id="702" dir="0" index="7" bw="32" slack="0"/>
<pin id="703" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/6 "/>
</bind>
</comp>

<comp id="712" class="1004" name="grp_flat_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="0" slack="0"/>
<pin id="714" dir="0" index="1" bw="32" slack="0"/>
<pin id="715" dir="0" index="2" bw="32" slack="0"/>
<pin id="716" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/12 "/>
</bind>
</comp>

<comp id="720" class="1004" name="grp_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="0"/>
<pin id="722" dir="0" index="1" bw="32" slack="0"/>
<pin id="723" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/17 tmp_i/21 sum_1/30 tmp_i1/34 "/>
</bind>
</comp>

<comp id="726" class="1004" name="grp_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="0"/>
<pin id="728" dir="0" index="1" bw="32" slack="0"/>
<pin id="729" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_22/15 tmp_7_i/28 "/>
</bind>
</comp>

<comp id="734" class="1004" name="grp_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="0" index="1" bw="32" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/24 tmp_19/37 "/>
</bind>
</comp>

<comp id="740" class="1005" name="reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="1"/>
<pin id="742" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_22 tmp_7_i "/>
</bind>
</comp>

<comp id="745" class="1005" name="reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="1"/>
<pin id="747" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum sum_1 "/>
</bind>
</comp>

<comp id="752" class="1005" name="reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i tmp_i1 "/>
</bind>
</comp>

<comp id="757" class="1004" name="icmp_ln23_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="5" slack="0"/>
<pin id="759" dir="0" index="1" bw="3" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="763" class="1004" name="i_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="5" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="769" class="1004" name="ix_in_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="10" slack="0"/>
<pin id="771" dir="0" index="1" bw="6" slack="0"/>
<pin id="772" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_in/2 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_20_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="10" slack="0"/>
<pin id="777" dir="0" index="1" bw="5" slack="0"/>
<pin id="778" dir="0" index="2" bw="1" slack="0"/>
<pin id="779" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="zext_ln27_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="10" slack="0"/>
<pin id="785" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_21_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="7" slack="0"/>
<pin id="789" dir="0" index="1" bw="5" slack="0"/>
<pin id="790" dir="0" index="2" bw="1" slack="0"/>
<pin id="791" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="795" class="1004" name="zext_ln27_2_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="7" slack="0"/>
<pin id="797" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/2 "/>
</bind>
</comp>

<comp id="799" class="1004" name="sub_ln27_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="10" slack="0"/>
<pin id="801" dir="0" index="1" bw="7" slack="0"/>
<pin id="802" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln27/2 "/>
</bind>
</comp>

<comp id="805" class="1004" name="icmp_ln25_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="5" slack="0"/>
<pin id="807" dir="0" index="1" bw="3" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/3 "/>
</bind>
</comp>

<comp id="811" class="1004" name="j_1_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="5" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="817" class="1004" name="zext_ln27_1_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="10" slack="0"/>
<pin id="819" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/3 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln27_3_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="5" slack="0"/>
<pin id="824" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_3/3 "/>
</bind>
</comp>

<comp id="826" class="1004" name="add_ln27_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="11" slack="1"/>
<pin id="828" dir="0" index="1" bw="5" slack="0"/>
<pin id="829" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/3 "/>
</bind>
</comp>

<comp id="831" class="1004" name="add_ln28_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="10" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="837" class="1004" name="sext_ln27_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="11" slack="1"/>
<pin id="839" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/4 "/>
</bind>
</comp>

<comp id="841" class="1004" name="icmp_ln9_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="15" slack="0"/>
<pin id="843" dir="0" index="1" bw="15" slack="0"/>
<pin id="844" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/14 "/>
</bind>
</comp>

<comp id="847" class="1004" name="add_ln9_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="15" slack="0"/>
<pin id="849" dir="0" index="1" bw="1" slack="0"/>
<pin id="850" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/14 "/>
</bind>
</comp>

<comp id="853" class="1004" name="i_1_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="6" slack="0"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/14 "/>
</bind>
</comp>

<comp id="859" class="1004" name="icmp_ln13_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="9" slack="0"/>
<pin id="861" dir="0" index="1" bw="8" slack="0"/>
<pin id="862" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/14 "/>
</bind>
</comp>

<comp id="865" class="1004" name="select_ln14_1_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="1" slack="0"/>
<pin id="868" dir="0" index="2" bw="9" slack="0"/>
<pin id="869" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_1/14 "/>
</bind>
</comp>

<comp id="873" class="1004" name="select_ln14_2_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="6" slack="0"/>
<pin id="876" dir="0" index="2" bw="6" slack="0"/>
<pin id="877" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_2/14 "/>
</bind>
</comp>

<comp id="881" class="1004" name="zext_ln13_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="6" slack="0"/>
<pin id="883" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/14 "/>
</bind>
</comp>

<comp id="885" class="1004" name="zext_ln14_5_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="9" slack="0"/>
<pin id="887" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_5/14 "/>
</bind>
</comp>

<comp id="890" class="1004" name="zext_ln14_8_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="9" slack="0"/>
<pin id="892" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_8/14 "/>
</bind>
</comp>

<comp id="894" class="1004" name="zext_ln14_9_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="15" slack="0"/>
<pin id="896" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_9/14 "/>
</bind>
</comp>

<comp id="898" class="1004" name="j_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="9" slack="2"/>
<pin id="900" dir="0" index="1" bw="1" slack="0"/>
<pin id="901" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/16 "/>
</bind>
</comp>

<comp id="903" class="1004" name="select_ln14_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="3"/>
<pin id="905" dir="0" index="1" bw="32" slack="0"/>
<pin id="906" dir="0" index="2" bw="32" slack="3"/>
<pin id="907" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/17 "/>
</bind>
</comp>

<comp id="911" class="1004" name="icmp_ln13_1_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="9" slack="1"/>
<pin id="913" dir="0" index="1" bw="8" slack="0"/>
<pin id="914" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_1/17 "/>
</bind>
</comp>

<comp id="916" class="1004" name="zext_ln14_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="6" slack="6"/>
<pin id="918" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/20 "/>
</bind>
</comp>

<comp id="920" class="1004" name="bitcast_ln19_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="1"/>
<pin id="922" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/25 "/>
</bind>
</comp>

<comp id="924" class="1004" name="tmp_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="8" slack="0"/>
<pin id="926" dir="0" index="1" bw="32" slack="0"/>
<pin id="927" dir="0" index="2" bw="6" slack="0"/>
<pin id="928" dir="0" index="3" bw="6" slack="0"/>
<pin id="929" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/25 "/>
</bind>
</comp>

<comp id="934" class="1004" name="trunc_ln19_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="0"/>
<pin id="936" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/25 "/>
</bind>
</comp>

<comp id="938" class="1004" name="icmp_ln19_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="8" slack="0"/>
<pin id="940" dir="0" index="1" bw="1" slack="0"/>
<pin id="941" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/25 "/>
</bind>
</comp>

<comp id="944" class="1004" name="icmp_ln19_1_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="23" slack="0"/>
<pin id="946" dir="0" index="1" bw="1" slack="0"/>
<pin id="947" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/25 "/>
</bind>
</comp>

<comp id="950" class="1004" name="or_ln19_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="0"/>
<pin id="952" dir="0" index="1" bw="1" slack="0"/>
<pin id="953" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/25 "/>
</bind>
</comp>

<comp id="956" class="1004" name="and_ln19_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="0"/>
<pin id="958" dir="0" index="1" bw="1" slack="0"/>
<pin id="959" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19/25 "/>
</bind>
</comp>

<comp id="962" class="1004" name="select_ln19_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="0"/>
<pin id="964" dir="0" index="1" bw="32" slack="0"/>
<pin id="965" dir="0" index="2" bw="32" slack="1"/>
<pin id="966" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/25 "/>
</bind>
</comp>

<comp id="971" class="1004" name="icmp_ln9_1_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="11" slack="0"/>
<pin id="973" dir="0" index="1" bw="11" slack="0"/>
<pin id="974" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_1/27 "/>
</bind>
</comp>

<comp id="977" class="1004" name="add_ln9_2_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="11" slack="0"/>
<pin id="979" dir="0" index="1" bw="1" slack="0"/>
<pin id="980" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_2/27 "/>
</bind>
</comp>

<comp id="983" class="1004" name="i_2_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="5" slack="0"/>
<pin id="985" dir="0" index="1" bw="1" slack="0"/>
<pin id="986" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/27 "/>
</bind>
</comp>

<comp id="989" class="1004" name="icmp_ln13_2_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="6" slack="0"/>
<pin id="991" dir="0" index="1" bw="5" slack="0"/>
<pin id="992" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_2/27 "/>
</bind>
</comp>

<comp id="995" class="1004" name="select_ln14_4_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="0"/>
<pin id="997" dir="0" index="1" bw="1" slack="0"/>
<pin id="998" dir="0" index="2" bw="6" slack="0"/>
<pin id="999" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_4/27 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="select_ln14_5_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1005" dir="0" index="1" bw="5" slack="0"/>
<pin id="1006" dir="0" index="2" bw="5" slack="0"/>
<pin id="1007" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_5/27 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="zext_ln13_1_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="5" slack="0"/>
<pin id="1013" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/27 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="zext_ln14_6_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="6" slack="0"/>
<pin id="1017" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_6/27 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_22_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="11" slack="0"/>
<pin id="1022" dir="0" index="1" bw="6" slack="0"/>
<pin id="1023" dir="0" index="2" bw="1" slack="0"/>
<pin id="1024" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/27 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="zext_ln14_10_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="11" slack="0"/>
<pin id="1030" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_10/27 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="tmp_23_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="7" slack="0"/>
<pin id="1034" dir="0" index="1" bw="6" slack="0"/>
<pin id="1035" dir="0" index="2" bw="1" slack="0"/>
<pin id="1036" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/27 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="zext_ln14_11_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="7" slack="0"/>
<pin id="1042" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_11/27 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="sub_ln14_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="11" slack="0"/>
<pin id="1046" dir="0" index="1" bw="7" slack="0"/>
<pin id="1047" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14/27 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="add_ln14_3_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="12" slack="0"/>
<pin id="1052" dir="0" index="1" bw="5" slack="0"/>
<pin id="1053" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_3/27 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="sext_ln14_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="12" slack="0"/>
<pin id="1058" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/27 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="j_2_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="6" slack="2"/>
<pin id="1063" dir="0" index="1" bw="1" slack="0"/>
<pin id="1064" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/29 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="select_ln14_3_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="3"/>
<pin id="1068" dir="0" index="1" bw="32" slack="0"/>
<pin id="1069" dir="0" index="2" bw="32" slack="3"/>
<pin id="1070" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_3/30 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="icmp_ln13_3_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="6" slack="1"/>
<pin id="1076" dir="0" index="1" bw="5" slack="0"/>
<pin id="1077" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_3/30 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="zext_ln14_7_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="5" slack="6"/>
<pin id="1081" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_7/33 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="bitcast_ln19_1_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="32" slack="1"/>
<pin id="1085" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_1/38 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="tmp_18_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="8" slack="0"/>
<pin id="1089" dir="0" index="1" bw="32" slack="0"/>
<pin id="1090" dir="0" index="2" bw="6" slack="0"/>
<pin id="1091" dir="0" index="3" bw="6" slack="0"/>
<pin id="1092" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/38 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="trunc_ln19_1_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="32" slack="0"/>
<pin id="1099" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19_1/38 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="icmp_ln19_2_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="8" slack="0"/>
<pin id="1103" dir="0" index="1" bw="1" slack="0"/>
<pin id="1104" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_2/38 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="icmp_ln19_3_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="23" slack="0"/>
<pin id="1109" dir="0" index="1" bw="1" slack="0"/>
<pin id="1110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_3/38 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="or_ln19_1_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="0"/>
<pin id="1115" dir="0" index="1" bw="1" slack="0"/>
<pin id="1116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_1/38 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="and_ln19_1_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19_1/38 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="select_ln19_1_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127" dir="0" index="1" bw="32" slack="0"/>
<pin id="1128" dir="0" index="2" bw="32" slack="1"/>
<pin id="1129" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_1/38 "/>
</bind>
</comp>

<comp id="1134" class="1007" name="grp_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="9" slack="0"/>
<pin id="1136" dir="0" index="1" bw="15" slack="0"/>
<pin id="1137" dir="0" index="2" bw="6" slack="0"/>
<pin id="1138" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln14/14 add_ln14/14 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="i_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="5" slack="0"/>
<pin id="1148" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1151" class="1005" name="ix_in_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="10" slack="0"/>
<pin id="1153" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ix_in "/>
</bind>
</comp>

<comp id="1156" class="1005" name="sub_ln27_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="11" slack="1"/>
<pin id="1158" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln27 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="j_1_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="5" slack="0"/>
<pin id="1166" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="cnn_input_addr_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="10" slack="1"/>
<pin id="1171" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cnn_input_addr "/>
</bind>
</comp>

<comp id="1174" class="1005" name="add_ln27_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="11" slack="1"/>
<pin id="1176" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="add_ln28_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="10" slack="0"/>
<pin id="1181" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="icmp_ln9_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="1"/>
<pin id="1186" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="add_ln9_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="15" slack="0"/>
<pin id="1190" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="icmp_ln13_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="1" slack="3"/>
<pin id="1195" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="select_ln14_1_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="9" slack="2"/>
<pin id="1200" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="select_ln14_1 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="select_ln14_2_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="6" slack="0"/>
<pin id="1205" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln14_2 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="dense_1_weights_addr_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="15" slack="1"/>
<pin id="1211" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_weights_addr "/>
</bind>
</comp>

<comp id="1214" class="1005" name="flat_array_addr_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="9" slack="1"/>
<pin id="1216" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_addr "/>
</bind>
</comp>

<comp id="1219" class="1005" name="flat_array_load_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="32" slack="1"/>
<pin id="1221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_load "/>
</bind>
</comp>

<comp id="1224" class="1005" name="dense_1_weights_load_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="1"/>
<pin id="1226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_weights_load "/>
</bind>
</comp>

<comp id="1229" class="1005" name="j_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="9" slack="1"/>
<pin id="1231" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1235" class="1005" name="select_ln14_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="32" slack="1"/>
<pin id="1237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="icmp_ln13_1_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="1" slack="3"/>
<pin id="1242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13_1 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="zext_ln14_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="64" slack="5"/>
<pin id="1246" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="dense_1_bias_addr_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="6" slack="1"/>
<pin id="1251" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_bias_addr "/>
</bind>
</comp>

<comp id="1254" class="1005" name="dense_1_bias_load_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="32" slack="1"/>
<pin id="1256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_bias_load "/>
</bind>
</comp>

<comp id="1259" class="1005" name="icmp_ln9_1_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="1" slack="1"/>
<pin id="1261" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9_1 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="add_ln9_2_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="11" slack="0"/>
<pin id="1265" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9_2 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="icmp_ln13_2_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="3"/>
<pin id="1270" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln13_2 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="select_ln14_4_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="6" slack="2"/>
<pin id="1275" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="select_ln14_4 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="select_ln14_5_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="5" slack="0"/>
<pin id="1280" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln14_5 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="dense_2_weights_addr_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="11" slack="1"/>
<pin id="1286" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_addr "/>
</bind>
</comp>

<comp id="1289" class="1005" name="dense_1_out_addr_1_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="6" slack="1"/>
<pin id="1291" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_addr_1 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="dense_1_out_load_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="32" slack="1"/>
<pin id="1296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_load "/>
</bind>
</comp>

<comp id="1299" class="1005" name="dense_2_weights_load_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="32" slack="1"/>
<pin id="1301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_load "/>
</bind>
</comp>

<comp id="1304" class="1005" name="j_2_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="6" slack="1"/>
<pin id="1306" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="select_ln14_3_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="32" slack="1"/>
<pin id="1312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14_3 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="icmp_ln13_3_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="1" slack="3"/>
<pin id="1317" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13_3 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="zext_ln14_7_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="64" slack="5"/>
<pin id="1321" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln14_7 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="dense_2_bias_addr_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="5" slack="1"/>
<pin id="1326" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_addr "/>
</bind>
</comp>

<comp id="1329" class="1005" name="dense_2_bias_load_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="32" slack="1"/>
<pin id="1331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="279"><net_src comp="156" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="0" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="192" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="280" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="192" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="287" pin="3"/><net_sink comp="299" pin=1"/></net>

<net id="305"><net_src comp="293" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="311"><net_src comp="138" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="192" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="132" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="192" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="313" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="306" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="134" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="192" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="332" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="350"><net_src comp="136" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="192" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="345" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="363"><net_src comp="144" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="192" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="370"><net_src comp="136" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="192" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="365" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="378"><net_src comp="358" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="384"><net_src comp="140" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="192" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="391"><net_src comp="379" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="397"><net_src comp="142" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="192" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="392" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="170" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="415"><net_src comp="405" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="409" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="420"><net_src comp="172" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="437"><net_src comp="405" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="441"><net_src comp="172" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="438" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="204" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="459"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="206" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="208" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="471" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="475" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="486"><net_src comp="210" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="493"><net_src comp="483" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="497"><net_src comp="254" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="504"><net_src comp="494" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="508"><net_src comp="172" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="515"><net_src comp="505" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="519"><net_src comp="208" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="526"><net_src comp="516" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="527"><net_src comp="520" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="531"><net_src comp="206" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="538"><net_src comp="528" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="604"><net_src comp="198" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="605"><net_src comp="128" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="606"><net_src comp="18" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="607"><net_src comp="6" pin="0"/><net_sink comp="539" pin=3"/></net>

<net id="608"><net_src comp="20" pin="0"/><net_sink comp="539" pin=4"/></net>

<net id="609"><net_src comp="8" pin="0"/><net_sink comp="539" pin=5"/></net>

<net id="610"><net_src comp="22" pin="0"/><net_sink comp="539" pin=6"/></net>

<net id="611"><net_src comp="10" pin="0"/><net_sink comp="539" pin=7"/></net>

<net id="612"><net_src comp="24" pin="0"/><net_sink comp="539" pin=8"/></net>

<net id="613"><net_src comp="12" pin="0"/><net_sink comp="539" pin=9"/></net>

<net id="614"><net_src comp="26" pin="0"/><net_sink comp="539" pin=10"/></net>

<net id="615"><net_src comp="14" pin="0"/><net_sink comp="539" pin=11"/></net>

<net id="616"><net_src comp="28" pin="0"/><net_sink comp="539" pin=12"/></net>

<net id="617"><net_src comp="16" pin="0"/><net_sink comp="539" pin=13"/></net>

<net id="618"><net_src comp="30" pin="0"/><net_sink comp="539" pin=14"/></net>

<net id="619"><net_src comp="32" pin="0"/><net_sink comp="539" pin=15"/></net>

<net id="620"><net_src comp="34" pin="0"/><net_sink comp="539" pin=16"/></net>

<net id="621"><net_src comp="36" pin="0"/><net_sink comp="539" pin=17"/></net>

<net id="622"><net_src comp="38" pin="0"/><net_sink comp="539" pin=18"/></net>

<net id="623"><net_src comp="40" pin="0"/><net_sink comp="539" pin=19"/></net>

<net id="624"><net_src comp="42" pin="0"/><net_sink comp="539" pin=20"/></net>

<net id="625"><net_src comp="44" pin="0"/><net_sink comp="539" pin=21"/></net>

<net id="626"><net_src comp="46" pin="0"/><net_sink comp="539" pin=22"/></net>

<net id="627"><net_src comp="48" pin="0"/><net_sink comp="539" pin=23"/></net>

<net id="628"><net_src comp="50" pin="0"/><net_sink comp="539" pin=24"/></net>

<net id="629"><net_src comp="52" pin="0"/><net_sink comp="539" pin=25"/></net>

<net id="630"><net_src comp="54" pin="0"/><net_sink comp="539" pin=26"/></net>

<net id="631"><net_src comp="56" pin="0"/><net_sink comp="539" pin=27"/></net>

<net id="632"><net_src comp="58" pin="0"/><net_sink comp="539" pin=28"/></net>

<net id="633"><net_src comp="60" pin="0"/><net_sink comp="539" pin=29"/></net>

<net id="634"><net_src comp="62" pin="0"/><net_sink comp="539" pin=30"/></net>

<net id="635"><net_src comp="64" pin="0"/><net_sink comp="539" pin=31"/></net>

<net id="636"><net_src comp="66" pin="0"/><net_sink comp="539" pin=32"/></net>

<net id="637"><net_src comp="68" pin="0"/><net_sink comp="539" pin=33"/></net>

<net id="638"><net_src comp="70" pin="0"/><net_sink comp="539" pin=34"/></net>

<net id="639"><net_src comp="72" pin="0"/><net_sink comp="539" pin=35"/></net>

<net id="640"><net_src comp="74" pin="0"/><net_sink comp="539" pin=36"/></net>

<net id="641"><net_src comp="76" pin="0"/><net_sink comp="539" pin=37"/></net>

<net id="642"><net_src comp="78" pin="0"/><net_sink comp="539" pin=38"/></net>

<net id="643"><net_src comp="80" pin="0"/><net_sink comp="539" pin=39"/></net>

<net id="644"><net_src comp="82" pin="0"/><net_sink comp="539" pin=40"/></net>

<net id="645"><net_src comp="84" pin="0"/><net_sink comp="539" pin=41"/></net>

<net id="646"><net_src comp="86" pin="0"/><net_sink comp="539" pin=42"/></net>

<net id="647"><net_src comp="88" pin="0"/><net_sink comp="539" pin=43"/></net>

<net id="648"><net_src comp="90" pin="0"/><net_sink comp="539" pin=44"/></net>

<net id="649"><net_src comp="92" pin="0"/><net_sink comp="539" pin=45"/></net>

<net id="650"><net_src comp="94" pin="0"/><net_sink comp="539" pin=46"/></net>

<net id="651"><net_src comp="96" pin="0"/><net_sink comp="539" pin=47"/></net>

<net id="652"><net_src comp="98" pin="0"/><net_sink comp="539" pin=48"/></net>

<net id="653"><net_src comp="100" pin="0"/><net_sink comp="539" pin=49"/></net>

<net id="654"><net_src comp="102" pin="0"/><net_sink comp="539" pin=50"/></net>

<net id="655"><net_src comp="104" pin="0"/><net_sink comp="539" pin=51"/></net>

<net id="656"><net_src comp="106" pin="0"/><net_sink comp="539" pin=52"/></net>

<net id="657"><net_src comp="108" pin="0"/><net_sink comp="539" pin=53"/></net>

<net id="658"><net_src comp="110" pin="0"/><net_sink comp="539" pin=54"/></net>

<net id="659"><net_src comp="112" pin="0"/><net_sink comp="539" pin=55"/></net>

<net id="660"><net_src comp="114" pin="0"/><net_sink comp="539" pin=56"/></net>

<net id="661"><net_src comp="116" pin="0"/><net_sink comp="539" pin=57"/></net>

<net id="662"><net_src comp="118" pin="0"/><net_sink comp="539" pin=58"/></net>

<net id="663"><net_src comp="120" pin="0"/><net_sink comp="539" pin=59"/></net>

<net id="664"><net_src comp="122" pin="0"/><net_sink comp="539" pin=60"/></net>

<net id="665"><net_src comp="124" pin="0"/><net_sink comp="539" pin=61"/></net>

<net id="666"><net_src comp="126" pin="0"/><net_sink comp="539" pin=62"/></net>

<net id="672"><net_src comp="190" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="4" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="681"><net_src comp="274" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="682"><net_src comp="2" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="146" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="684"><net_src comp="142" pin="0"/><net_sink comp="674" pin=3"/></net>

<net id="685"><net_src comp="148" pin="0"/><net_sink comp="674" pin=4"/></net>

<net id="691"><net_src comp="200" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="130" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="128" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="704"><net_src comp="196" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="705"><net_src comp="4" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="706"><net_src comp="6" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="707"><net_src comp="8" pin="0"/><net_sink comp="694" pin=3"/></net>

<net id="708"><net_src comp="10" pin="0"/><net_sink comp="694" pin=4"/></net>

<net id="709"><net_src comp="12" pin="0"/><net_sink comp="694" pin=5"/></net>

<net id="710"><net_src comp="14" pin="0"/><net_sink comp="694" pin=6"/></net>

<net id="711"><net_src comp="16" pin="0"/><net_sink comp="694" pin=7"/></net>

<net id="717"><net_src comp="202" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="132" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="130" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="724"><net_src comp="339" pin="3"/><net_sink comp="720" pin=1"/></net>

<net id="725"><net_src comp="386" pin="3"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="320" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="326" pin="3"/><net_sink comp="726" pin=1"/></net>

<net id="732"><net_src comp="352" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="373" pin="3"/><net_sink comp="726" pin=1"/></net>

<net id="738"><net_src comp="720" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="208" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="743"><net_src comp="726" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="748"><net_src comp="720" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="751"><net_src comp="745" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="755"><net_src comp="720" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="761"><net_src comp="421" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="174" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="421" pin="4"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="180" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="409" pin="4"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="182" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="780"><net_src comp="184" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="421" pin="4"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="172" pin="0"/><net_sink comp="775" pin=2"/></net>

<net id="786"><net_src comp="775" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="792"><net_src comp="186" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="421" pin="4"/><net_sink comp="787" pin=1"/></net>

<net id="794"><net_src comp="188" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="798"><net_src comp="787" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="783" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="795" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="442" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="174" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="442" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="180" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="820"><net_src comp="431" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="825"><net_src comp="442" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="830"><net_src comp="822" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="835"><net_src comp="431" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="194" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="840"><net_src comp="837" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="845"><net_src comp="453" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="212" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="851"><net_src comp="453" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="214" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="464" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="216" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="487" pin="4"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="218" pin="0"/><net_sink comp="859" pin=1"/></net>

<net id="870"><net_src comp="859" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="871"><net_src comp="210" pin="0"/><net_sink comp="865" pin=1"/></net>

<net id="872"><net_src comp="487" pin="4"/><net_sink comp="865" pin=2"/></net>

<net id="878"><net_src comp="859" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="879"><net_src comp="853" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="880"><net_src comp="464" pin="4"/><net_sink comp="873" pin=2"/></net>

<net id="884"><net_src comp="873" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="888"><net_src comp="865" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="893"><net_src comp="865" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="897"><net_src comp="894" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="902"><net_src comp="222" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="908"><net_src comp="208" pin="0"/><net_sink comp="903" pin=1"/></net>

<net id="909"><net_src comp="471" pin="1"/><net_sink comp="903" pin=2"/></net>

<net id="910"><net_src comp="903" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="915"><net_src comp="218" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="919"><net_src comp="916" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="923"><net_src comp="752" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="930"><net_src comp="244" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="920" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="932"><net_src comp="246" pin="0"/><net_sink comp="924" pin=2"/></net>

<net id="933"><net_src comp="248" pin="0"/><net_sink comp="924" pin=3"/></net>

<net id="937"><net_src comp="920" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="942"><net_src comp="924" pin="4"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="250" pin="0"/><net_sink comp="938" pin=1"/></net>

<net id="948"><net_src comp="934" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="252" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="954"><net_src comp="944" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="938" pin="2"/><net_sink comp="950" pin=1"/></net>

<net id="960"><net_src comp="950" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="734" pin="2"/><net_sink comp="956" pin=1"/></net>

<net id="967"><net_src comp="956" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="968"><net_src comp="208" pin="0"/><net_sink comp="962" pin=1"/></net>

<net id="969"><net_src comp="752" pin="1"/><net_sink comp="962" pin=2"/></net>

<net id="970"><net_src comp="962" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="975"><net_src comp="498" pin="4"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="256" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="981"><net_src comp="498" pin="4"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="258" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="987"><net_src comp="509" pin="4"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="180" pin="0"/><net_sink comp="983" pin=1"/></net>

<net id="993"><net_src comp="532" pin="4"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="260" pin="0"/><net_sink comp="989" pin=1"/></net>

<net id="1000"><net_src comp="989" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1001"><net_src comp="206" pin="0"/><net_sink comp="995" pin=1"/></net>

<net id="1002"><net_src comp="532" pin="4"/><net_sink comp="995" pin=2"/></net>

<net id="1008"><net_src comp="989" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1009"><net_src comp="983" pin="2"/><net_sink comp="1003" pin=1"/></net>

<net id="1010"><net_src comp="509" pin="4"/><net_sink comp="1003" pin=2"/></net>

<net id="1014"><net_src comp="1003" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1018"><net_src comp="995" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="1025"><net_src comp="262" pin="0"/><net_sink comp="1020" pin=0"/></net>

<net id="1026"><net_src comp="995" pin="3"/><net_sink comp="1020" pin=1"/></net>

<net id="1027"><net_src comp="172" pin="0"/><net_sink comp="1020" pin=2"/></net>

<net id="1031"><net_src comp="1020" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1037"><net_src comp="264" pin="0"/><net_sink comp="1032" pin=0"/></net>

<net id="1038"><net_src comp="995" pin="3"/><net_sink comp="1032" pin=1"/></net>

<net id="1039"><net_src comp="266" pin="0"/><net_sink comp="1032" pin=2"/></net>

<net id="1043"><net_src comp="1032" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1048"><net_src comp="1028" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1049"><net_src comp="1040" pin="1"/><net_sink comp="1044" pin=1"/></net>

<net id="1054"><net_src comp="1044" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="1011" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1059"><net_src comp="1050" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="1065"><net_src comp="216" pin="0"/><net_sink comp="1061" pin=1"/></net>

<net id="1071"><net_src comp="208" pin="0"/><net_sink comp="1066" pin=1"/></net>

<net id="1072"><net_src comp="516" pin="1"/><net_sink comp="1066" pin=2"/></net>

<net id="1073"><net_src comp="1066" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="1078"><net_src comp="260" pin="0"/><net_sink comp="1074" pin=1"/></net>

<net id="1082"><net_src comp="1079" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="1086"><net_src comp="752" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1093"><net_src comp="244" pin="0"/><net_sink comp="1087" pin=0"/></net>

<net id="1094"><net_src comp="1083" pin="1"/><net_sink comp="1087" pin=1"/></net>

<net id="1095"><net_src comp="246" pin="0"/><net_sink comp="1087" pin=2"/></net>

<net id="1096"><net_src comp="248" pin="0"/><net_sink comp="1087" pin=3"/></net>

<net id="1100"><net_src comp="1083" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1105"><net_src comp="1087" pin="4"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="250" pin="0"/><net_sink comp="1101" pin=1"/></net>

<net id="1111"><net_src comp="1097" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="252" pin="0"/><net_sink comp="1107" pin=1"/></net>

<net id="1117"><net_src comp="1107" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1118"><net_src comp="1101" pin="2"/><net_sink comp="1113" pin=1"/></net>

<net id="1123"><net_src comp="1113" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="734" pin="2"/><net_sink comp="1119" pin=1"/></net>

<net id="1130"><net_src comp="1119" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1131"><net_src comp="208" pin="0"/><net_sink comp="1125" pin=1"/></net>

<net id="1132"><net_src comp="752" pin="1"/><net_sink comp="1125" pin=2"/></net>

<net id="1133"><net_src comp="1125" pin="3"/><net_sink comp="399" pin=1"/></net>

<net id="1139"><net_src comp="890" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1140"><net_src comp="220" pin="0"/><net_sink comp="1134" pin=1"/></net>

<net id="1141"><net_src comp="881" pin="1"/><net_sink comp="1134" pin=2"/></net>

<net id="1142"><net_src comp="1134" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="1149"><net_src comp="763" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="1154"><net_src comp="769" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="1159"><net_src comp="799" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1167"><net_src comp="811" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="1172"><net_src comp="280" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="1177"><net_src comp="826" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1182"><net_src comp="831" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="1187"><net_src comp="841" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1191"><net_src comp="847" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="1196"><net_src comp="859" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1201"><net_src comp="865" pin="3"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1206"><net_src comp="873" pin="3"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="1208"><net_src comp="1203" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1212"><net_src comp="306" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1217"><net_src comp="313" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1222"><net_src comp="320" pin="3"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1227"><net_src comp="326" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="1232"><net_src comp="898" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="1234"><net_src comp="1229" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="1238"><net_src comp="903" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1243"><net_src comp="911" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1247"><net_src comp="916" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="1252"><net_src comp="332" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="1257"><net_src comp="339" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="1262"><net_src comp="971" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1266"><net_src comp="977" pin="2"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1271"><net_src comp="989" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1276"><net_src comp="995" pin="3"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1281"><net_src comp="1003" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1283"><net_src comp="1278" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1287"><net_src comp="358" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="1292"><net_src comp="365" pin="3"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1297"><net_src comp="352" pin="3"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1302"><net_src comp="373" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="1307"><net_src comp="1061" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="1309"><net_src comp="1304" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1313"><net_src comp="1066" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1318"><net_src comp="1074" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1322"><net_src comp="1079" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="1327"><net_src comp="379" pin="3"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1332"><net_src comp="386" pin="3"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="720" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {39 40 }
	Port: conv_1_out | {2 5 }
	Port: max_pool_1_out_0 | {6 7 }
	Port: max_pool_1_out_1 | {6 7 }
	Port: max_pool_1_out_2 | {6 7 }
	Port: max_pool_1_out_3 | {6 7 }
	Port: max_pool_1_out_4 | {6 7 }
	Port: max_pool_1_out_5 | {6 7 }
	Port: conv_2_out | {8 9 }
	Port: max_pool_2_out | {10 11 }
	Port: flat_array | {12 13 }
	Port: dense_1_out | {25 }
	Port: dense_2_out | {38 }
 - Input state : 
	Port: cnn : cnn_input | {3 4 }
	Port: cnn : conv_1_out | {6 7 }
	Port: cnn : max_pool_1_out_0 | {8 9 }
	Port: cnn : max_pool_1_out_1 | {8 9 }
	Port: cnn : max_pool_1_out_2 | {8 9 }
	Port: cnn : max_pool_1_out_3 | {8 9 }
	Port: cnn : max_pool_1_out_4 | {8 9 }
	Port: cnn : max_pool_1_out_5 | {8 9 }
	Port: cnn : conv_2_weights_0_0_0 | {8 9 }
	Port: cnn : conv_2_weights_0_0_1 | {8 9 }
	Port: cnn : conv_2_weights_0_0_2 | {8 9 }
	Port: cnn : conv_2_weights_0_0_3 | {8 9 }
	Port: cnn : conv_2_weights_0_0_4 | {8 9 }
	Port: cnn : conv_2_weights_0_0_5 | {8 9 }
	Port: cnn : conv_2_weights_0_1_0 | {8 9 }
	Port: cnn : conv_2_weights_0_1_1 | {8 9 }
	Port: cnn : conv_2_weights_0_1_2 | {8 9 }
	Port: cnn : conv_2_weights_0_1_3 | {8 9 }
	Port: cnn : conv_2_weights_0_1_4 | {8 9 }
	Port: cnn : conv_2_weights_0_1_5 | {8 9 }
	Port: cnn : conv_2_weights_0_2_0 | {8 9 }
	Port: cnn : conv_2_weights_0_2_1 | {8 9 }
	Port: cnn : conv_2_weights_0_2_2 | {8 9 }
	Port: cnn : conv_2_weights_0_2_3 | {8 9 }
	Port: cnn : conv_2_weights_0_2_4 | {8 9 }
	Port: cnn : conv_2_weights_0_2_5 | {8 9 }
	Port: cnn : conv_2_weights_1_0_0 | {8 9 }
	Port: cnn : conv_2_weights_1_0_1 | {8 9 }
	Port: cnn : conv_2_weights_1_0_2 | {8 9 }
	Port: cnn : conv_2_weights_1_0_3 | {8 9 }
	Port: cnn : conv_2_weights_1_0_4 | {8 9 }
	Port: cnn : conv_2_weights_1_0_5 | {8 9 }
	Port: cnn : conv_2_weights_1_1_0 | {8 9 }
	Port: cnn : conv_2_weights_1_1_1 | {8 9 }
	Port: cnn : conv_2_weights_1_1_2 | {8 9 }
	Port: cnn : conv_2_weights_1_1_3 | {8 9 }
	Port: cnn : conv_2_weights_1_1_4 | {8 9 }
	Port: cnn : conv_2_weights_1_1_5 | {8 9 }
	Port: cnn : conv_2_weights_1_2_0 | {8 9 }
	Port: cnn : conv_2_weights_1_2_1 | {8 9 }
	Port: cnn : conv_2_weights_1_2_2 | {8 9 }
	Port: cnn : conv_2_weights_1_2_3 | {8 9 }
	Port: cnn : conv_2_weights_1_2_4 | {8 9 }
	Port: cnn : conv_2_weights_1_2_5 | {8 9 }
	Port: cnn : conv_2_weights_2_0_0 | {8 9 }
	Port: cnn : conv_2_weights_2_0_1 | {8 9 }
	Port: cnn : conv_2_weights_2_0_2 | {8 9 }
	Port: cnn : conv_2_weights_2_0_3 | {8 9 }
	Port: cnn : conv_2_weights_2_0_4 | {8 9 }
	Port: cnn : conv_2_weights_2_0_5 | {8 9 }
	Port: cnn : conv_2_weights_2_1_0 | {8 9 }
	Port: cnn : conv_2_weights_2_1_1 | {8 9 }
	Port: cnn : conv_2_weights_2_1_2 | {8 9 }
	Port: cnn : conv_2_weights_2_1_3 | {8 9 }
	Port: cnn : conv_2_weights_2_1_4 | {8 9 }
	Port: cnn : conv_2_weights_2_1_5 | {8 9 }
	Port: cnn : conv_2_weights_2_2_0 | {8 9 }
	Port: cnn : conv_2_weights_2_2_1 | {8 9 }
	Port: cnn : conv_2_weights_2_2_2 | {8 9 }
	Port: cnn : conv_2_weights_2_2_3 | {8 9 }
	Port: cnn : conv_2_weights_2_2_4 | {8 9 }
	Port: cnn : conv_2_weights_2_2_5 | {8 9 }
	Port: cnn : conv_2_bias | {8 9 }
	Port: cnn : conv_2_out | {10 11 }
	Port: cnn : max_pool_2_out | {12 13 }
	Port: cnn : flat_array | {14 15 }
	Port: cnn : dense_1_bias | {20 21 }
	Port: cnn : dense_1_out | {27 28 }
	Port: cnn : dense_1_weights | {14 15 }
	Port: cnn : dense_2_bias | {33 34 }
	Port: cnn : dense_2_out | {39 40 }
	Port: cnn : dense_2_weights | {27 28 }
	Port: cnn : dense_out_weights | {39 40 }
	Port: cnn : dense_out_bias | {39 40 }
  - Chain level:
	State 1
	State 2
		icmp_ln23 : 1
		i : 1
		br_ln23 : 2
		ix_in : 1
		tmp_20 : 1
		zext_ln27 : 2
		tmp_21 : 1
		zext_ln27_2 : 2
		sub_ln27 : 3
	State 3
		icmp_ln25 : 1
		j_1 : 1
		br_ln25 : 2
		zext_ln27_1 : 1
		cnn_input_addr : 2
		cnn_input_load : 3
		zext_ln27_3 : 1
		add_ln27 : 2
		add_ln28 : 1
	State 4
		conv_1_input_addr : 1
		store_ln27 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		icmp_ln9 : 1
		add_ln9 : 1
		br_ln9 : 2
		i_1 : 1
		icmp_ln13 : 1
		select_ln14_1 : 2
		select_ln14_2 : 2
		zext_ln13 : 3
		zext_ln14_5 : 3
		zext_ln14_8 : 3
		mul_ln14 : 4
		add_ln14 : 5
		zext_ln14_9 : 6
		dense_1_weights_addr : 7
		flat_array_addr : 4
		flat_array_load : 5
		dense_1_weights_load : 8
	State 15
		tmp_i_22 : 1
	State 16
	State 17
		sum : 1
		br_ln13 : 1
	State 18
	State 19
	State 20
		dense_1_bias_addr : 1
		dense_1_bias_load : 2
	State 21
		tmp_i : 1
	State 22
	State 23
	State 24
		tmp_s : 1
	State 25
		empty_23 : 1
		tmp : 1
		trunc_ln19 : 1
		icmp_ln19 : 2
		icmp_ln19_1 : 2
		or_ln19 : 3
		and_ln19 : 3
		select_ln19 : 3
		store_ln17 : 4
	State 26
	State 27
		icmp_ln9_1 : 1
		add_ln9_2 : 1
		br_ln9 : 2
		i_2 : 1
		icmp_ln13_2 : 1
		select_ln14_4 : 2
		select_ln14_5 : 2
		zext_ln13_1 : 3
		zext_ln14_6 : 3
		tmp_22 : 3
		zext_ln14_10 : 4
		tmp_23 : 3
		zext_ln14_11 : 4
		sub_ln14 : 5
		add_ln14_3 : 6
		sext_ln14 : 7
		dense_2_weights_addr : 8
		dense_1_out_addr_1 : 4
		dense_1_out_load : 5
		dense_2_weights_load : 9
	State 28
		tmp_7_i : 1
	State 29
	State 30
		sum_1 : 1
		br_ln13 : 1
	State 31
	State 32
	State 33
		dense_2_bias_addr : 1
		dense_2_bias_load : 2
	State 34
		tmp_i1 : 1
	State 35
	State 36
	State 37
		tmp_19 : 1
	State 38
		empty_25 : 1
		tmp_18 : 1
		trunc_ln19_1 : 1
		icmp_ln19_2 : 2
		icmp_ln19_3 : 2
		or_ln19_1 : 3
		and_ln19_1 : 3
		select_ln19_1 : 3
		store_ln17 : 4
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   grp_conv_2_fu_539   |    0    |    56   | 210.772 |  10545  |  11165  |    0    |
|          |   grp_conv_1_fu_667   |    0    |    58   | 103.802 |   8192  |  10758  |    0    |
|   call   |  grp_dense_out_fu_674 |    0    |    14   | 17.8272 |   1765  |   3233  |    0    |
|          | grp_max_pool_2_fu_686 |    0    |    0    | 10.7512 |   372   |   884   |    0    |
|          | grp_max_pool_1_fu_694 |    0    |    0    | 10.7055 |   365   |   807   |    0    |
|          |    grp_flat_fu_712    |    0    |    0    |  1.769  |   129   |   269   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fadd   |       grp_fu_720      |    0    |    2    |    0    |   227   |   403   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fmul   |       grp_fu_726      |    0    |    3    |    0    |   128   |   320   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fcmp   |       grp_fu_734      |    0    |    0    |    0    |    66   |   239   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |        i_fu_763       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      ix_in_fu_769     |    0    |    0    |    0    |    0    |    14   |    0    |
|          |       j_1_fu_811      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln27_fu_826    |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    add_ln28_fu_831    |    0    |    0    |    0    |    0    |    14   |    0    |
|    add   |     add_ln9_fu_847    |    0    |    0    |    0    |    0    |    21   |    0    |
|          |       i_1_fu_853      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        j_fu_898       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln9_2_fu_977   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       i_2_fu_983      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln14_3_fu_1050  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |      j_2_fu_1061      |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    icmp_ln23_fu_757   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln25_fu_805   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln9_fu_841    |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    icmp_ln13_fu_859   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   icmp_ln13_1_fu_911  |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |    icmp_ln19_fu_938   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln19_1_fu_944  |    0    |    0    |    0    |    0    |    18   |    0    |
|          |   icmp_ln9_1_fu_971   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   icmp_ln13_2_fu_989  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |  icmp_ln13_3_fu_1074  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |  icmp_ln19_2_fu_1101  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |  icmp_ln19_3_fu_1107  |    0    |    0    |    0    |    0    |    18   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |  select_ln14_1_fu_865 |    0    |    0    |    0    |    0    |    9    |    0    |
|          |  select_ln14_2_fu_873 |    0    |    0    |    0    |    0    |    6    |    0    |
|          |   select_ln14_fu_903  |    0    |    0    |    0    |    0    |    32   |    0    |
|  select  |   select_ln19_fu_962  |    0    |    0    |    0    |    0    |    32   |    0    |
|          |  select_ln14_4_fu_995 |    0    |    0    |    0    |    0    |    6    |    0    |
|          | select_ln14_5_fu_1003 |    0    |    0    |    0    |    0    |    5    |    0    |
|          | select_ln14_3_fu_1066 |    0    |    0    |    0    |    0    |    32   |    0    |
|          | select_ln19_1_fu_1125 |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    sub   |    sub_ln27_fu_799    |    0    |    0    |    0    |    0    |    14   |    0    |
|          |    sub_ln14_fu_1044   |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    or    |     or_ln19_fu_950    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   or_ln19_1_fu_1113   |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    and   |    and_ln19_fu_956    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   and_ln19_1_fu_1119  |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|  muladd  |      grp_fu_1134      |    0    |    1    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |     tmp_20_fu_775     |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|     tmp_21_fu_787     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_22_fu_1020    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_23_fu_1032    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    zext_ln27_fu_783   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_2_fu_795  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_1_fu_817  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_3_fu_822  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln13_fu_881   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_5_fu_885  |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |   zext_ln14_8_fu_890  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_9_fu_894  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln14_fu_916   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln13_1_fu_1011  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_6_fu_1015  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_10_fu_1028 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_11_fu_1040 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_7_fu_1079  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   sext   |    sext_ln27_fu_837   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   sext_ln14_fu_1056   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|partselect|       tmp_fu_924      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_18_fu_1087    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |   trunc_ln19_fu_934   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  trunc_ln19_1_fu_1097 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                       |    0    |   134   | 355.628 |  21789  |  28597  |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|    conv_1_input    |    2   |    0   |    0   |    0   |
|     conv_1_out     |    8   |    0   |    0   |    0   |
|     conv_2_bias    |    0   |   32   |    8   |    -   |
|     conv_2_out     |    4   |    0   |    0   |    0   |
|conv_2_weights_0_0_0|    0   |   32   |    8   |    -   |
|conv_2_weights_0_0_1|    0   |   32   |    8   |    -   |
|conv_2_weights_0_0_2|    0   |   32   |    8   |    -   |
|conv_2_weights_0_0_3|    0   |   32   |    8   |    -   |
|conv_2_weights_0_0_4|    0   |   32   |    8   |    -   |
|conv_2_weights_0_0_5|    0   |   32   |    8   |    -   |
|conv_2_weights_0_1_0|    0   |   32   |    8   |    -   |
|conv_2_weights_0_1_1|    0   |   32   |    8   |    -   |
|conv_2_weights_0_1_2|    0   |   32   |    8   |    -   |
|conv_2_weights_0_1_3|    0   |   32   |    8   |    -   |
|conv_2_weights_0_1_4|    0   |   32   |    8   |    -   |
|conv_2_weights_0_1_5|    0   |   32   |    8   |    -   |
|conv_2_weights_0_2_0|    0   |   32   |    8   |    -   |
|conv_2_weights_0_2_1|    0   |   32   |    8   |    -   |
|conv_2_weights_0_2_2|    0   |   32   |    8   |    -   |
|conv_2_weights_0_2_3|    0   |   32   |    8   |    -   |
|conv_2_weights_0_2_4|    0   |   32   |    8   |    -   |
|conv_2_weights_0_2_5|    0   |   32   |    8   |    -   |
|conv_2_weights_1_0_0|    0   |   32   |    8   |    -   |
|conv_2_weights_1_0_1|    0   |   32   |    8   |    -   |
|conv_2_weights_1_0_2|    0   |   32   |    8   |    -   |
|conv_2_weights_1_0_3|    0   |   32   |    8   |    -   |
|conv_2_weights_1_0_4|    0   |   32   |    8   |    -   |
|conv_2_weights_1_0_5|    0   |   32   |    8   |    -   |
|conv_2_weights_1_1_0|    0   |   32   |    8   |    -   |
|conv_2_weights_1_1_1|    0   |   32   |    8   |    -   |
|conv_2_weights_1_1_2|    0   |   32   |    8   |    -   |
|conv_2_weights_1_1_3|    0   |   32   |    8   |    -   |
|conv_2_weights_1_1_4|    0   |   32   |    8   |    -   |
|conv_2_weights_1_1_5|    0   |   32   |    8   |    -   |
|conv_2_weights_1_2_0|    0   |   32   |    8   |    -   |
|conv_2_weights_1_2_1|    0   |   32   |    8   |    -   |
|conv_2_weights_1_2_2|    0   |   32   |    8   |    -   |
|conv_2_weights_1_2_3|    0   |   32   |    8   |    -   |
|conv_2_weights_1_2_4|    0   |   32   |    8   |    -   |
|conv_2_weights_1_2_5|    0   |   32   |    8   |    -   |
|conv_2_weights_2_0_0|    0   |   32   |    8   |    -   |
|conv_2_weights_2_0_1|    0   |   32   |    8   |    -   |
|conv_2_weights_2_0_2|    0   |   32   |    8   |    -   |
|conv_2_weights_2_0_3|    0   |   32   |    8   |    -   |
|conv_2_weights_2_0_4|    0   |   32   |    8   |    -   |
|conv_2_weights_2_0_5|    0   |   32   |    8   |    -   |
|conv_2_weights_2_1_0|    0   |   32   |    8   |    -   |
|conv_2_weights_2_1_1|    0   |   32   |    8   |    -   |
|conv_2_weights_2_1_2|    0   |   32   |    8   |    -   |
|conv_2_weights_2_1_3|    0   |   32   |    8   |    -   |
|conv_2_weights_2_1_4|    0   |   32   |    8   |    -   |
|conv_2_weights_2_1_5|    0   |   32   |    8   |    -   |
|conv_2_weights_2_2_0|    0   |   32   |    8   |    -   |
|conv_2_weights_2_2_1|    0   |   32   |    8   |    -   |
|conv_2_weights_2_2_2|    0   |   32   |    8   |    -   |
|conv_2_weights_2_2_3|    0   |   32   |    8   |    -   |
|conv_2_weights_2_2_4|    0   |   32   |    8   |    -   |
|conv_2_weights_2_2_5|    0   |   32   |    8   |    -   |
|    dense_1_bias    |    1   |    0   |    0   |    -   |
|     dense_1_out    |    1   |    0   |    0   |    0   |
|   dense_1_weights  |   64   |    0   |    0   |    -   |
|    dense_2_bias    |    0   |   32   |   15   |    -   |
|     dense_2_out    |    0   |   64   |   15   |    0   |
|   dense_2_weights  |    4   |    0   |    0   |    -   |
|   dense_out_bias   |    0   |   32   |    5   |    -   |
|  dense_out_weights |    1   |    0   |    0   |    -   |
|     flat_array     |    1   |    0   |    0   |    0   |
|  max_pool_1_out_0  |    2   |    0   |    0   |    0   |
|  max_pool_1_out_1  |    2   |    0   |    0   |    0   |
|  max_pool_1_out_2  |    2   |    0   |    0   |    0   |
|  max_pool_1_out_3  |    2   |    0   |    0   |    0   |
|  max_pool_1_out_4  |    2   |    0   |    0   |    0   |
|  max_pool_1_out_5  |    2   |    0   |    0   |    0   |
|   max_pool_2_out   |    1   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |   99   |  1888  |   475  |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln27_reg_1174      |   11   |
|      add_ln28_reg_1179      |   10   |
|      add_ln9_2_reg_1263     |   11   |
|       add_ln9_reg_1188      |   15   |
|   cnn_input_addr_reg_1169   |   10   |
|  dense_1_bias_addr_reg_1249 |    6   |
|  dense_1_bias_load_reg_1254 |   32   |
| dense_1_out_addr_1_reg_1289 |    6   |
|  dense_1_out_load_reg_1294  |   32   |
|dense_1_weights_addr_reg_1209|   15   |
|dense_1_weights_load_reg_1224|   32   |
|  dense_2_bias_addr_reg_1324 |    5   |
|  dense_2_bias_load_reg_1329 |   32   |
|dense_2_weights_addr_reg_1284|   11   |
|dense_2_weights_load_reg_1299|   32   |
|   flat_array_addr_reg_1214  |    9   |
|   flat_array_load_reg_1219  |   32   |
|        i_0_i5_reg_505       |    5   |
|        i_0_i_reg_460        |    6   |
|         i_0_reg_417         |    5   |
|          i_reg_1146         |    5   |
|     icmp_ln13_1_reg_1240    |    1   |
|     icmp_ln13_2_reg_1268    |    1   |
|     icmp_ln13_3_reg_1315    |    1   |
|      icmp_ln13_reg_1193     |    1   |
|     icmp_ln9_1_reg_1259     |    1   |
|      icmp_ln9_reg_1184      |    1   |
|   indvar_flatten11_reg_494  |   11   |
|    indvar_flatten_reg_449   |   15   |
|       ix_in_0_reg_405       |   10   |
|       ix_in_1_reg_428       |   10   |
|        ix_in_reg_1151       |   10   |
|        j_0_i9_reg_528       |    6   |
|        j_0_i_reg_483        |    9   |
|         j_0_reg_438         |    5   |
|         j_1_reg_1164        |    5   |
|         j_2_reg_1304        |    6   |
|          j_reg_1229         |    9   |
|           reg_740           |   32   |
|           reg_745           |   32   |
|           reg_752           |   32   |
|    select_ln14_1_reg_1198   |    9   |
|    select_ln14_2_reg_1203   |    6   |
|    select_ln14_3_reg_1310   |   32   |
|    select_ln14_4_reg_1273   |    6   |
|    select_ln14_5_reg_1278   |    5   |
|     select_ln14_reg_1235    |   32   |
|      sub_ln27_reg_1156      |   11   |
|       sum_0_i8_reg_516      |   32   |
|       sum_0_i_reg_471       |   32   |
|     zext_ln14_7_reg_1319    |   64   |
|      zext_ln14_reg_1244     |   64   |
+-----------------------------+--------+
|            Total            |   813  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_287 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_320 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_326 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_339 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_352 |  p0  |   3  |   6  |   18   ||    15   |
| grp_access_fu_373 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_386 |  p0  |   2  |   5  |   10   ||    9    |
|  ix_in_0_reg_405  |  p0  |   2  |  10  |   20   ||    9    |
|  sum_0_i_reg_471  |  p0  |   2  |  32  |   64   ||    9    |
|  sum_0_i8_reg_516 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_720    |  p0  |   5  |  32  |   160  ||    27   |
|     grp_fu_720    |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_726    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_726    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_734    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   918  || 27.0382 ||   201   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   134  |   355  |  21789 |  28597 |    0   |
|   Memory  |   99   |    -   |    -   |  1888  |   475  |    0   |
|Multiplexer|    -   |    -   |   27   |    -   |   201  |    -   |
|  Register |    -   |    -   |    -   |   813  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   99   |   134  |   382  |  24490 |  29273 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
