# do Raiden.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:26 on Jun 28,2017
# vlog -work work Raiden.vo 
# -- Compiling module Datapath
# -- Compiling module hard_block
# 
# Top level modules:
# 	Datapath
# End time: 17:17:26 on Jun 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:27 on Jun 28,2017
# vlog -work work Waveform.vwf.vt 
# -- Compiling module Datapath_vlg_vec_tst
# 
# Top level modules:
# 	Datapath_vlg_vec_tst
# End time: 17:17:27 on Jun 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Datapath_vlg_vec_tst 
# Start time: 17:17:28 on Jun 28,2017
# Loading work.Datapath_vlg_vec_tst
# Loading work.Datapath
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading cycloneive_ver.cycloneive_mac_mult
# Loading cycloneive_ver.cycloneive_mac_data_reg
# Loading cycloneive_ver.cycloneive_mac_sign_reg
# Loading cycloneive_ver.cycloneive_mac_mult_internal
# Loading cycloneive_ver.cycloneive_mac_out
# Loading altera_ver.PRIM_GDFF_LOW
# after#26
# ** Note: $finish    : Waveform.vwf.vt(71)
#    Time: 1 us  Iteration: 0  Instance: /Datapath_vlg_vec_tst
# End time: 17:17:30 on Jun 28,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
