

================================================================
== Vitis HLS Report for 'mp_mul_4_Pipeline_VITIS_LOOP_144_2'
================================================================
* Date:           Tue May 20 14:30:50 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       17|  0.100 us|  0.170 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_144_2  |        8|       15|         9|          1|          1|  1 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.57>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%v_114 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 12 'alloca' 'v_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 14 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvars_iv31_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %indvars_iv31"   --->   Operation 15 'read' 'indvars_iv31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln143_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln143"   --->   Operation 16 'read' 'zext_ln143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v_017_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_017"   --->   Operation 17 'read' 'v_017_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_read"   --->   Operation 18 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln143_cast = zext i4 %zext_ln143_read"   --->   Operation 19 'zext' 'zext_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 0, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 20 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_017_read, i64 %v_114" [src/generic/fp_generic.c:140]   --->   Operation 21 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln143_cast, i64 %u_80_out" [src/generic/fp_generic.c:140]   --->   Operation 22 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 0, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 23 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_24 = load i4 %j" [src/generic/fp_generic.c:145]   --->   Operation 25 'load' 'j_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%icmp_ln144 = icmp_eq  i4 %j_24, i4 %indvars_iv31_read" [src/generic/fp_generic.c:144]   --->   Operation 26 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln144 = add i4 %j_24, i4 1" [src/generic/fp_generic.c:144]   --->   Operation 27 'add' 'add_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc.split, void %for.inc22.exitStub" [src/generic/fp_generic.c:144]   --->   Operation 28 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i4 %j_24" [src/generic/fp_generic.c:145]   --->   Operation 29 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i3 %trunc_ln145" [src/generic/fp_generic.c:145]   --->   Operation 30 'zext' 'zext_ln145' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%R_Z_addr = getelementptr i64 %R_Z, i32 0, i32 %zext_ln145" [src/generic/fp_generic.c:145]   --->   Operation 31 'getelementptr' 'R_Z_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%R_Z_load = load i4 %R_Z_addr" [src/generic/fp_generic.c:145]   --->   Operation 32 'load' 'R_Z_load' <Predicate = (!icmp_ln144)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 33 [1/1] (1.73ns)   --->   "%sub_ln145 = sub i4 %i_cast, i4 %j_24" [src/generic/fp_generic.c:145]   --->   Operation 33 'sub' 'sub_ln145' <Predicate = (!icmp_ln144)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln145 = sext i4 %sub_ln145" [src/generic/fp_generic.c:145]   --->   Operation 34 'sext' 'sext_ln145' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i64 %b, i32 0, i32 %sext_ln145" [src/generic/fp_generic.c:145]   --->   Operation 35 'getelementptr' 'b_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%b_load = load i4 %b_addr" [src/generic/fp_generic.c:145]   --->   Operation 36 'load' 'b_load' <Predicate = (!icmp_ln144)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln144, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 37 'store' 'store_ln139' <Predicate = (!icmp_ln144)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 38 [1/2] ( I:3.25ns O:3.25ns )   --->   "%R_Z_load = load i4 %R_Z_addr" [src/generic/fp_generic.c:145]   --->   Operation 38 'load' 'R_Z_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%al = trunc i64 %R_Z_load" [src/generic/fp_generic.c:145]   --->   Operation 39 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] ( I:3.25ns O:3.25ns )   --->   "%b_load = load i4 %b_addr" [src/generic/fp_generic.c:145]   --->   Operation 40 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%bl = trunc i64 %b_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:145]   --->   Operation 41 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %R_Z_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 42 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %b_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 43 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 44 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 45 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln105_91 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 46 'zext' 'zext_ln105_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 47 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_91, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 48 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 49 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_91, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 50 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 51 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 52 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_91, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 52 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 53 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 54 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln106_135 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 55 'trunc' 'trunc_ln106_135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_91, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 56 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln106_136 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 57 'trunc' 'trunc_ln106_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 58 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln106_137 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 59 'trunc' 'trunc_ln106_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_229 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 60 'partselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_231 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 61 'partselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_232 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 62 'partselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_233 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 63 'partselect' 'tmp_233' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_229" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 64 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_136" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 65 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln123_81 = zext i32 %trunc_ln106_135" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 66 'zext' 'zext_ln123_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_81" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 67 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln123_82 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 68 'zext' 'zext_ln123_82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_82, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 69 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_230 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 70 'partselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 71 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.92>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln106_100 = zext i2 %tmp_230" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 72 'zext' 'zext_ln106_100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln106_101 = zext i32 %tmp_231" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 73 'zext' 'zext_ln106_101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln106_102 = zext i32 %tmp_232" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 74 'zext' 'zext_ln106_102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_137" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 75 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_98 = add i32 %trunc_ln106_137, i32 %tmp_231" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 76 'add' 'add_ln130_98' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 77 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_101" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 77 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln130_81 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 78 'zext' 'zext_ln130_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (2.55ns)   --->   "%add_ln130_99 = add i33 %zext_ln106_102, i33 %zext_ln106_100" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 79 'add' 'add_ln130_99' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_99" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 80 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln130_82 = zext i33 %add_ln130_99" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 81 'zext' 'zext_ln130_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130_98" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 82 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 83 [1/1] (2.59ns)   --->   "%temp_44 = add i34 %zext_ln130_82, i34 %zext_ln130_81" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 83 'add' 'temp_44' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_234 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_44, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 84 'partselect' 'tmp_234' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.04>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%v_114_load = load i64 %v_114" [src/generic/fp_generic.c:146]   --->   Operation 85 'load' 'v_114_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 86 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_233, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 87 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%and_ln133_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_234, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 88 'bitconcatenate' 'and_ln133_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_s" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 89 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 90 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:146]   --->   Operation 91 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (3.52ns)   --->   "%v_138 = add i64 %or_ln, i64 %v_114_load" [src/generic/fp_generic.c:146]   --->   Operation 92 'add' 'v_138' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105 = xor i64 %v_138, i64 %shl_ln" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 93 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_36 = xor i64 %shl_ln, i64 %v_114_load" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 94 'xor' 'xor_ln105_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105 = or i64 %xor_ln105, i64 %xor_ln105_36" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 95 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_37 = xor i64 %or_ln105, i64 %v_138" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 96 'xor' 'xor_ln105_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_37, i32 63" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 97 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_92 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 98 'zext' 'zext_ln105_92' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:147]   --->   Operation 99 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln12 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_s, i32 %add_ln105" [src/generic/fp_generic.c:147]   --->   Operation 100 'bitconcatenate' 'or_ln12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln12, i64 %zext_ln105_92" [src/generic/fp_generic.c:147]   --->   Operation 101 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_138, i64 %v_114" [src/generic/fp_generic.c:140]   --->   Operation 102 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 5.10>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%u_80_out_load = load i64 %u_80_out" [src/generic/fp_generic.c:147]   --->   Operation 103 'load' 'u_80_out_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (3.52ns)   --->   "%v = add i64 %tempReg, i64 %u_80_out_load" [src/generic/fp_generic.c:147]   --->   Operation 104 'add' 'v' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v, i64 %u_80_out" [src/generic/fp_generic.c:140]   --->   Operation 105 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%v_114_load_1 = load i64 %v_114"   --->   Operation 125 'load' 'v_114_load_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_114_out, i64 %v_114_load_1"   --->   Operation 126 'write' 'write_ln0' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 127 'ret' 'ret_ln0' <Predicate = (icmp_ln144)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 4.31>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%t_out_load = load i4 %t_out" [src/generic/fp_generic.c:148]   --->   Operation 106 'load' 't_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 107 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 108 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/generic/fp_generic.c:144]   --->   Operation 109 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_23)   --->   "%xor_ln147 = xor i64 %v, i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 110 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_23)   --->   "%xor_ln147_21 = xor i64 %tempReg, i64 %u_80_out_load" [src/generic/fp_generic.c:147]   --->   Operation 111 'xor' 'xor_ln147_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_23)   --->   "%or_ln147 = or i64 %xor_ln147, i64 %xor_ln147_21" [src/generic/fp_generic.c:147]   --->   Operation 112 'or' 'or_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:147]   --->   Operation 113 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_22 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:147]   --->   Operation 114 'xor' 'xor_ln147_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%trunc_ln147 = trunc i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 115 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln147_22, i63 %trunc_ln147" [src/generic/fp_generic.c:147]   --->   Operation 116 'bitconcatenate' 'xor_ln147_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%and_ln147 = and i64 %xor_ln147_s, i64 %add_ln133" [src/generic/fp_generic.c:147]   --->   Operation 117 'and' 'and_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln147_23 = xor i64 %or_ln147, i64 %v" [src/generic/fp_generic.c:147]   --->   Operation 118 'xor' 'xor_ln147_23' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%or_ln147_9 = or i64 %xor_ln147_23, i64 %and_ln147" [src/generic/fp_generic.c:147]   --->   Operation 119 'or' 'or_ln147_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln147_9, i32 63" [src/generic/fp_generic.c:148]   --->   Operation 120 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%zext_ln148 = zext i1 %tmp" [src/generic/fp_generic.c:148]   --->   Operation 121 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (1.73ns) (out node of the LUT)   --->   "%u = add i4 %zext_ln148, i4 %t_out_load" [src/generic/fp_generic.c:148]   --->   Operation 122 'add' 'u' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %u, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 123 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc" [src/generic/fp_generic.c:144]   --->   Operation 124 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_017]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln143]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indvars_iv31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ R_Z]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_114_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_80_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_114                   (alloca           ) [ 0111111110]
j                       (alloca           ) [ 0100000000]
i_read                  (read             ) [ 0000000000]
indvars_iv31_read       (read             ) [ 0000000000]
zext_ln143_read         (read             ) [ 0000000000]
v_017_read              (read             ) [ 0000000000]
i_cast                  (zext             ) [ 0000000000]
zext_ln143_cast         (zext             ) [ 0000000000]
store_ln139             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln0                  (br               ) [ 0000000000]
j_24                    (load             ) [ 0000000000]
icmp_ln144              (icmp             ) [ 0111111110]
add_ln144               (add              ) [ 0000000000]
br_ln144                (br               ) [ 0000000000]
trunc_ln145             (trunc            ) [ 0000000000]
zext_ln145              (zext             ) [ 0000000000]
R_Z_addr                (getelementptr    ) [ 0110000000]
sub_ln145               (sub              ) [ 0000000000]
sext_ln145              (sext             ) [ 0000000000]
b_addr                  (getelementptr    ) [ 0110000000]
store_ln139             (store            ) [ 0000000000]
R_Z_load                (load             ) [ 0000000000]
al                      (trunc            ) [ 0101000000]
b_load                  (load             ) [ 0000000000]
bl                      (trunc            ) [ 0101000000]
ah                      (partselect       ) [ 0101000000]
bh                      (partselect       ) [ 0101000000]
zext_ln105              (zext             ) [ 0100100000]
zext_ln110              (zext             ) [ 0100100000]
zext_ln105_91           (zext             ) [ 0100100000]
zext_ln112              (zext             ) [ 0100100000]
albl                    (mul              ) [ 0000000000]
trunc_ln106             (trunc            ) [ 0100011100]
albh                    (mul              ) [ 0000000000]
trunc_ln106_135         (trunc            ) [ 0100010000]
ahbl                    (mul              ) [ 0000000000]
trunc_ln106_136         (trunc            ) [ 0100010000]
ahbh                    (mul              ) [ 0000000000]
trunc_ln106_137         (trunc            ) [ 0100011000]
tmp_229                 (partselect       ) [ 0100010000]
tmp_231                 (partselect       ) [ 0100011000]
tmp_232                 (partselect       ) [ 0100011000]
tmp_233                 (partselect       ) [ 0100011100]
zext_ln106              (zext             ) [ 0000000000]
zext_ln123              (zext             ) [ 0000000000]
zext_ln123_81           (zext             ) [ 0000000000]
add_ln123               (add              ) [ 0000000000]
zext_ln123_82           (zext             ) [ 0000000000]
temp                    (add              ) [ 0000000000]
tmp_230                 (partselect       ) [ 0100001000]
trunc_ln125             (trunc            ) [ 0100001100]
zext_ln106_100          (zext             ) [ 0000000000]
zext_ln106_101          (zext             ) [ 0000000000]
zext_ln106_102          (zext             ) [ 0000000000]
zext_ln130              (zext             ) [ 0000000000]
add_ln130_98            (add              ) [ 0000000000]
add_ln130               (add              ) [ 0000000000]
zext_ln130_81           (zext             ) [ 0000000000]
add_ln130_99            (add              ) [ 0000000000]
trunc_ln130             (trunc            ) [ 0000000000]
zext_ln130_82           (zext             ) [ 0000000000]
add_ln105               (add              ) [ 0100000100]
temp_44                 (add              ) [ 0000000000]
tmp_234                 (partselect       ) [ 0100000100]
v_114_load              (load             ) [ 0000000000]
shl_ln                  (bitconcatenate   ) [ 0000000000]
and_ln                  (bitconcatenate   ) [ 0000000000]
and_ln133_s             (bitconcatenate   ) [ 0000000000]
zext_ln133              (zext             ) [ 0000000000]
add_ln133               (add              ) [ 0100000011]
or_ln                   (bitconcatenate   ) [ 0000000000]
v_138                   (add              ) [ 0000000000]
xor_ln105               (xor              ) [ 0000000000]
xor_ln105_36            (xor              ) [ 0000000000]
or_ln105                (or               ) [ 0000000000]
xor_ln105_37            (xor              ) [ 0000000000]
carry                   (bitselect        ) [ 0000000000]
zext_ln105_92           (zext             ) [ 0000000000]
tmp_s                   (partselect       ) [ 0000000000]
or_ln12                 (bitconcatenate   ) [ 0000000000]
tempReg                 (add              ) [ 0100000011]
store_ln140             (store            ) [ 0000000000]
u_80_out_load           (load             ) [ 0100000001]
v                       (add              ) [ 0100000001]
store_ln140             (store            ) [ 0000000000]
t_out_load              (load             ) [ 0000000000]
specpipeline_ln139      (specpipeline     ) [ 0000000000]
speclooptripcount_ln139 (speclooptripcount) [ 0000000000]
specloopname_ln144      (specloopname     ) [ 0000000000]
xor_ln147               (xor              ) [ 0000000000]
xor_ln147_21            (xor              ) [ 0000000000]
or_ln147                (or               ) [ 0000000000]
bit_sel                 (bitselect        ) [ 0000000000]
xor_ln147_22            (xor              ) [ 0000000000]
trunc_ln147             (trunc            ) [ 0000000000]
xor_ln147_s             (bitconcatenate   ) [ 0000000000]
and_ln147               (and              ) [ 0000000000]
xor_ln147_23            (xor              ) [ 0000000000]
or_ln147_9              (or               ) [ 0000000000]
tmp                     (bitselect        ) [ 0000000000]
zext_ln148              (zext             ) [ 0000000000]
u                       (add              ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln144                (br               ) [ 0000000000]
v_114_load_1            (load             ) [ 0000000000]
write_ln0               (write            ) [ 0000000000]
ret_ln0                 (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_017">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_017"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln143">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="indvars_iv31">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv31"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="R_Z">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_Z"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v_114_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_114_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="u_80_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_80_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="t_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="v_114_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_114/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="j_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="0"/>
<pin id="86" dir="0" index="1" bw="3" slack="0"/>
<pin id="87" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvars_iv31_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv31_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln143_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln143_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="v_017_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_017_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln0_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="0" index="2" bw="64" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="115" class="1004" name="R_Z_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="3" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_Z_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_Z_load/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="b_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="0"/>
<pin id="137" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_cast_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln143_cast_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_cast/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln139_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="4" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln140_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln140_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="64" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln140_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="4" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="j_24_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_24/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln144_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln144_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="trunc_ln145_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln145_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sub_ln145_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="4" slack="0"/>
<pin id="214" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln145/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="sext_ln145_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln145/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln139_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="al_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="bl_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="ah_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="64" slack="0"/>
<pin id="238" dir="0" index="2" bw="7" slack="0"/>
<pin id="239" dir="0" index="3" bw="7" slack="0"/>
<pin id="240" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="bh_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="64" slack="0"/>
<pin id="248" dir="0" index="2" bw="7" slack="0"/>
<pin id="249" dir="0" index="3" bw="7" slack="0"/>
<pin id="250" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln105_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln110_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln105_91_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_91/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln112_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="trunc_ln106_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="trunc_ln106_135_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_135/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="trunc_ln106_136_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_136/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="trunc_ln106_137_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="0"/>
<pin id="289" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_137/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_229_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="0"/>
<pin id="294" dir="0" index="2" bw="7" slack="0"/>
<pin id="295" dir="0" index="3" bw="7" slack="0"/>
<pin id="296" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_229/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_231_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="64" slack="0"/>
<pin id="304" dir="0" index="2" bw="7" slack="0"/>
<pin id="305" dir="0" index="3" bw="7" slack="0"/>
<pin id="306" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_231/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_232_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="64" slack="0"/>
<pin id="314" dir="0" index="2" bw="7" slack="0"/>
<pin id="315" dir="0" index="3" bw="7" slack="0"/>
<pin id="316" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_232/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_233_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="64" slack="0"/>
<pin id="324" dir="0" index="2" bw="7" slack="0"/>
<pin id="325" dir="0" index="3" bw="7" slack="0"/>
<pin id="326" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_233/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln106_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln123_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln123_81_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_81/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln123_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln123_82_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="33" slack="0"/>
<pin id="348" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_82/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="temp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="33" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_230_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="0"/>
<pin id="358" dir="0" index="1" bw="34" slack="0"/>
<pin id="359" dir="0" index="2" bw="7" slack="0"/>
<pin id="360" dir="0" index="3" bw="7" slack="0"/>
<pin id="361" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_230/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln125_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="34" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln106_100_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="1"/>
<pin id="372" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_100/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln106_101_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="2"/>
<pin id="375" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_101/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln106_102_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="2"/>
<pin id="378" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_102/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln130_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="2"/>
<pin id="381" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln130_98_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="2"/>
<pin id="384" dir="0" index="1" bw="32" slack="2"/>
<pin id="385" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_98/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln130_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln130_81_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="33" slack="0"/>
<pin id="394" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_81/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln130_99_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="2" slack="0"/>
<pin id="399" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_99/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="trunc_ln130_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="33" slack="0"/>
<pin id="404" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln130_82_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="33" slack="0"/>
<pin id="408" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_82/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln105_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="temp_44_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="33" slack="0"/>
<pin id="418" dir="0" index="1" bw="33" slack="0"/>
<pin id="419" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_44/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_234_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="2" slack="0"/>
<pin id="424" dir="0" index="1" bw="34" slack="0"/>
<pin id="425" dir="0" index="2" bw="7" slack="0"/>
<pin id="426" dir="0" index="3" bw="7" slack="0"/>
<pin id="427" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_234/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="v_114_load_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="64" slack="6"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_114_load/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="shl_ln_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="2"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="and_ln_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="3"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="and_ln133_s_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="34" slack="0"/>
<pin id="451" dir="0" index="1" bw="2" slack="1"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_s/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln133_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="34" slack="0"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/7 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln133_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="34" slack="0"/>
<pin id="462" dir="0" index="1" bw="64" slack="0"/>
<pin id="463" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="or_ln_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="2"/>
<pin id="469" dir="0" index="2" bw="32" slack="3"/>
<pin id="470" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="v_138_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="0"/>
<pin id="474" dir="0" index="1" bw="64" slack="0"/>
<pin id="475" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_138/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="xor_ln105_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="0"/>
<pin id="480" dir="0" index="1" bw="64" slack="0"/>
<pin id="481" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="xor_ln105_36_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="0"/>
<pin id="486" dir="0" index="1" bw="64" slack="0"/>
<pin id="487" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_36/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="or_ln105_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="0"/>
<pin id="492" dir="0" index="1" bw="64" slack="0"/>
<pin id="493" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="xor_ln105_37_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="0"/>
<pin id="498" dir="0" index="1" bw="64" slack="0"/>
<pin id="499" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_37/7 "/>
</bind>
</comp>

<comp id="502" class="1004" name="carry_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="64" slack="0"/>
<pin id="505" dir="0" index="2" bw="7" slack="0"/>
<pin id="506" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln105_92_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_92/7 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_s_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="64" slack="0"/>
<pin id="517" dir="0" index="2" bw="7" slack="0"/>
<pin id="518" dir="0" index="3" bw="7" slack="0"/>
<pin id="519" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="or_ln12_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="0" index="2" bw="32" slack="1"/>
<pin id="528" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln12/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tempReg_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="64" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/7 "/>
</bind>
</comp>

<comp id="537" class="1004" name="store_ln140_store_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="0"/>
<pin id="539" dir="0" index="1" bw="64" slack="6"/>
<pin id="540" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="u_80_out_load_load_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="0"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_80_out_load/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="v_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="1"/>
<pin id="548" dir="0" index="1" bw="64" slack="0"/>
<pin id="549" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/8 "/>
</bind>
</comp>

<comp id="551" class="1004" name="store_ln140_store_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="0"/>
<pin id="553" dir="0" index="1" bw="64" slack="0"/>
<pin id="554" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="557" class="1004" name="t_out_load_load_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="0"/>
<pin id="559" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_out_load/9 "/>
</bind>
</comp>

<comp id="561" class="1004" name="xor_ln147_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="1"/>
<pin id="563" dir="0" index="1" bw="64" slack="2"/>
<pin id="564" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147/9 "/>
</bind>
</comp>

<comp id="565" class="1004" name="xor_ln147_21_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="64" slack="2"/>
<pin id="567" dir="0" index="1" bw="64" slack="1"/>
<pin id="568" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_21/9 "/>
</bind>
</comp>

<comp id="569" class="1004" name="or_ln147_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="64" slack="0"/>
<pin id="571" dir="0" index="1" bw="64" slack="0"/>
<pin id="572" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147/9 "/>
</bind>
</comp>

<comp id="575" class="1004" name="bit_sel_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="64" slack="2"/>
<pin id="578" dir="0" index="2" bw="7" slack="0"/>
<pin id="579" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/9 "/>
</bind>
</comp>

<comp id="582" class="1004" name="xor_ln147_22_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_22/9 "/>
</bind>
</comp>

<comp id="588" class="1004" name="trunc_ln147_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="2"/>
<pin id="590" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/9 "/>
</bind>
</comp>

<comp id="591" class="1004" name="xor_ln147_s_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="64" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="0" index="2" bw="63" slack="0"/>
<pin id="595" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln147_s/9 "/>
</bind>
</comp>

<comp id="599" class="1004" name="and_ln147_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="0"/>
<pin id="601" dir="0" index="1" bw="64" slack="2"/>
<pin id="602" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147/9 "/>
</bind>
</comp>

<comp id="604" class="1004" name="xor_ln147_23_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="64" slack="0"/>
<pin id="606" dir="0" index="1" bw="64" slack="1"/>
<pin id="607" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_23/9 "/>
</bind>
</comp>

<comp id="609" class="1004" name="or_ln147_9_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="64" slack="0"/>
<pin id="611" dir="0" index="1" bw="64" slack="0"/>
<pin id="612" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147_9/9 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="64" slack="0"/>
<pin id="618" dir="0" index="2" bw="7" slack="0"/>
<pin id="619" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln148_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/9 "/>
</bind>
</comp>

<comp id="627" class="1004" name="u_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="4" slack="0"/>
<pin id="630" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/9 "/>
</bind>
</comp>

<comp id="633" class="1004" name="store_ln140_store_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="4" slack="0"/>
<pin id="635" dir="0" index="1" bw="4" slack="0"/>
<pin id="636" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="639" class="1004" name="v_114_load_1_load_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="7"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_114_load_1/8 "/>
</bind>
</comp>

<comp id="643" class="1005" name="v_114_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="64" slack="0"/>
<pin id="645" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_114 "/>
</bind>
</comp>

<comp id="651" class="1005" name="j_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="4" slack="0"/>
<pin id="653" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="658" class="1005" name="icmp_ln144_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="7"/>
<pin id="660" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="662" class="1005" name="R_Z_addr_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="4" slack="1"/>
<pin id="664" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="R_Z_addr "/>
</bind>
</comp>

<comp id="667" class="1005" name="b_addr_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="4" slack="1"/>
<pin id="669" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="672" class="1005" name="al_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="677" class="1005" name="bl_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="682" class="1005" name="ah_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="687" class="1005" name="bh_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="1"/>
<pin id="689" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="692" class="1005" name="zext_ln105_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="64" slack="1"/>
<pin id="694" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="698" class="1005" name="zext_ln110_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="1"/>
<pin id="700" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="704" class="1005" name="zext_ln105_91_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="64" slack="1"/>
<pin id="706" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_91 "/>
</bind>
</comp>

<comp id="710" class="1005" name="zext_ln112_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="64" slack="1"/>
<pin id="712" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="716" class="1005" name="trunc_ln106_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="3"/>
<pin id="718" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="721" class="1005" name="trunc_ln106_135_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_135 "/>
</bind>
</comp>

<comp id="726" class="1005" name="trunc_ln106_136_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_136 "/>
</bind>
</comp>

<comp id="731" class="1005" name="trunc_ln106_137_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="2"/>
<pin id="733" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_137 "/>
</bind>
</comp>

<comp id="737" class="1005" name="tmp_229_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_229 "/>
</bind>
</comp>

<comp id="742" class="1005" name="tmp_231_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="2"/>
<pin id="744" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_231 "/>
</bind>
</comp>

<comp id="748" class="1005" name="tmp_232_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="2"/>
<pin id="750" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_232 "/>
</bind>
</comp>

<comp id="753" class="1005" name="tmp_233_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="3"/>
<pin id="755" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_233 "/>
</bind>
</comp>

<comp id="758" class="1005" name="tmp_230_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="2" slack="1"/>
<pin id="760" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_230 "/>
</bind>
</comp>

<comp id="763" class="1005" name="trunc_ln125_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="2"/>
<pin id="765" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="769" class="1005" name="add_ln105_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="1"/>
<pin id="771" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="774" class="1005" name="tmp_234_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="2" slack="1"/>
<pin id="776" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_234 "/>
</bind>
</comp>

<comp id="779" class="1005" name="add_ln133_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="64" slack="2"/>
<pin id="781" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="784" class="1005" name="tempReg_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="64" slack="1"/>
<pin id="786" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="793" class="1005" name="u_80_out_load_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="64" slack="1"/>
<pin id="795" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_80_out_load "/>
</bind>
</comp>

<comp id="798" class="1005" name="v_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="64" slack="1"/>
<pin id="800" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="74" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="160"><net_src comp="84" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="96" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="102" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="161" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="194"><net_src comp="187" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="90" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="187" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="187" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="215"><net_src comp="157" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="187" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="226"><net_src comp="196" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="122" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="135" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="122" pin="3"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="251"><net_src comp="32" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="135" pin="3"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="34" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="36" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="258"><net_src comp="255" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="268"><net_src comp="265" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="273"><net_src comp="270" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="278"><net_src comp="141" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="145" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="149" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="153" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="32" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="141" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="34" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="36" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="307"><net_src comp="32" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="149" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="34" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="317"><net_src comp="32" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="145" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="34" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="36" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="327"><net_src comp="32" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="153" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="34" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="330"><net_src comp="36" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="337" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="331" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="38" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="350" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="34" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="40" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="369"><net_src comp="350" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="390"><net_src comp="379" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="373" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="376" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="370" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="396" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="402" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="382" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="406" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="392" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="428"><net_src comp="38" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="416" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="34" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="40" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="440"><net_src comp="42" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="30" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="447"><net_src comp="42" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="30" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="44" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="30" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="459"><net_src comp="449" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="456" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="442" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="42" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="466" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="432" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="435" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="435" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="432" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="478" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="472" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="46" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="36" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="513"><net_src comp="502" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="520"><net_src comp="32" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="460" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="34" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="36" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="529"><net_src comp="42" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="514" pin="4"/><net_sink comp="524" pin=1"/></net>

<net id="535"><net_src comp="524" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="510" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="472" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="14" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="542" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="546" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="14" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="16" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="573"><net_src comp="561" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="565" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="580"><net_src comp="66" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="68" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="586"><net_src comp="575" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="70" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="596"><net_src comp="72" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="582" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="588" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="603"><net_src comp="591" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="569" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="604" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="599" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="620"><net_src comp="46" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="609" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="36" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="623" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="557" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="16" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="642"><net_src comp="639" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="646"><net_src comp="76" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="649"><net_src comp="643" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="650"><net_src comp="643" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="654"><net_src comp="80" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="657"><net_src comp="651" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="661"><net_src comp="190" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="115" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="670"><net_src comp="128" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="675"><net_src comp="227" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="680"><net_src comp="231" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="685"><net_src comp="235" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="690"><net_src comp="245" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="695"><net_src comp="255" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="701"><net_src comp="260" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="707"><net_src comp="265" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="713"><net_src comp="270" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="719"><net_src comp="275" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="724"><net_src comp="279" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="729"><net_src comp="283" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="734"><net_src comp="287" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="740"><net_src comp="291" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="745"><net_src comp="301" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="751"><net_src comp="311" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="756"><net_src comp="321" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="761"><net_src comp="356" pin="4"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="766"><net_src comp="366" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="772"><net_src comp="410" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="777"><net_src comp="422" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="782"><net_src comp="460" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="787"><net_src comp="531" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="790"><net_src comp="784" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="791"><net_src comp="784" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="792"><net_src comp="784" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="796"><net_src comp="542" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="801"><net_src comp="546" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="604" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v_114_out | {8 }
	Port: u_80_out | {1 8 }
	Port: t_out | {1 9 }
 - Input state : 
	Port: mp_mul.4_Pipeline_VITIS_LOOP_144_2 : v_017 | {1 }
	Port: mp_mul.4_Pipeline_VITIS_LOOP_144_2 : zext_ln143 | {1 }
	Port: mp_mul.4_Pipeline_VITIS_LOOP_144_2 : indvars_iv31 | {1 }
	Port: mp_mul.4_Pipeline_VITIS_LOOP_144_2 : R_Z | {1 2 }
	Port: mp_mul.4_Pipeline_VITIS_LOOP_144_2 : i | {1 }
	Port: mp_mul.4_Pipeline_VITIS_LOOP_144_2 : b | {1 2 }
	Port: mp_mul.4_Pipeline_VITIS_LOOP_144_2 : u_80_out | {8 }
	Port: mp_mul.4_Pipeline_VITIS_LOOP_144_2 : t_out | {9 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		j_24 : 1
		icmp_ln144 : 2
		add_ln144 : 2
		br_ln144 : 3
		trunc_ln145 : 2
		zext_ln145 : 3
		R_Z_addr : 4
		R_Z_load : 5
		sub_ln145 : 1
		sext_ln145 : 2
		b_addr : 3
		b_load : 4
		store_ln139 : 3
	State 2
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_135 : 1
		trunc_ln106_136 : 1
		trunc_ln106_137 : 1
		tmp_229 : 1
		tmp_231 : 1
		tmp_232 : 1
		tmp_233 : 1
	State 5
		add_ln123 : 1
		zext_ln123_82 : 2
		temp : 3
		tmp_230 : 4
		trunc_ln125 : 4
	State 6
		add_ln130 : 1
		zext_ln130_81 : 2
		add_ln130_99 : 1
		trunc_ln130 : 2
		zext_ln130_82 : 2
		add_ln105 : 3
		temp_44 : 3
		tmp_234 : 4
	State 7
		zext_ln133 : 1
		add_ln133 : 2
		v_138 : 1
		xor_ln105 : 2
		xor_ln105_36 : 1
		or_ln105 : 2
		xor_ln105_37 : 2
		carry : 2
		zext_ln105_92 : 3
		tmp_s : 3
		or_ln12 : 4
		tempReg : 4
		store_ln140 : 2
	State 8
		v : 1
		store_ln140 : 2
		write_ln0 : 1
	State 9
		xor_ln147_22 : 1
		xor_ln147_s : 1
		and_ln147 : 2
		or_ln147_9 : 2
		tmp : 2
		zext_ln148 : 3
		u : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_141          |    4    |   165   |    50   |
|    mul   |          grp_fu_145          |    4    |   165   |    50   |
|          |          grp_fu_149          |    4    |   165   |    50   |
|          |          grp_fu_153          |    4    |   165   |    50   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln144_fu_196       |    0    |    0    |    13   |
|          |       add_ln123_fu_340       |    0    |    0    |    39   |
|          |          temp_fu_350         |    0    |    0    |    40   |
|          |      add_ln130_98_fu_382     |    0    |    0    |    32   |
|          |       add_ln130_fu_386       |    0    |    0    |    39   |
|          |      add_ln130_99_fu_396     |    0    |    0    |    39   |
|    add   |       add_ln105_fu_410       |    0    |    0    |    32   |
|          |        temp_44_fu_416        |    0    |    0    |    40   |
|          |       add_ln133_fu_460       |    0    |    0    |    71   |
|          |         v_138_fu_472         |    0    |    0    |    71   |
|          |        tempReg_fu_531        |    0    |    0    |    71   |
|          |           v_fu_546           |    0    |    0    |    71   |
|          |           u_fu_627           |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |       xor_ln105_fu_478       |    0    |    0    |    64   |
|          |      xor_ln105_36_fu_484     |    0    |    0    |    64   |
|          |      xor_ln105_37_fu_496     |    0    |    0    |    64   |
|    xor   |       xor_ln147_fu_561       |    0    |    0    |    64   |
|          |      xor_ln147_21_fu_565     |    0    |    0    |    64   |
|          |      xor_ln147_22_fu_582     |    0    |    0    |    2    |
|          |      xor_ln147_23_fu_604     |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln105_fu_490       |    0    |    0    |    64   |
|    or    |        or_ln147_fu_569       |    0    |    0    |    64   |
|          |       or_ln147_9_fu_609      |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln147_fu_599       |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln144_fu_190      |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|    sub   |       sub_ln145_fu_211       |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |       i_read_read_fu_84      |    0    |    0    |    0    |
|   read   | indvars_iv31_read_read_fu_90 |    0    |    0    |    0    |
|          |  zext_ln143_read_read_fu_96  |    0    |    0    |    0    |
|          |    v_017_read_read_fu_102    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_108    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         i_cast_fu_157        |    0    |    0    |    0    |
|          |    zext_ln143_cast_fu_161    |    0    |    0    |    0    |
|          |       zext_ln145_fu_206      |    0    |    0    |    0    |
|          |       zext_ln105_fu_255      |    0    |    0    |    0    |
|          |       zext_ln110_fu_260      |    0    |    0    |    0    |
|          |     zext_ln105_91_fu_265     |    0    |    0    |    0    |
|          |       zext_ln112_fu_270      |    0    |    0    |    0    |
|          |       zext_ln106_fu_331      |    0    |    0    |    0    |
|          |       zext_ln123_fu_334      |    0    |    0    |    0    |
|   zext   |     zext_ln123_81_fu_337     |    0    |    0    |    0    |
|          |     zext_ln123_82_fu_346     |    0    |    0    |    0    |
|          |     zext_ln106_100_fu_370    |    0    |    0    |    0    |
|          |     zext_ln106_101_fu_373    |    0    |    0    |    0    |
|          |     zext_ln106_102_fu_376    |    0    |    0    |    0    |
|          |       zext_ln130_fu_379      |    0    |    0    |    0    |
|          |     zext_ln130_81_fu_392     |    0    |    0    |    0    |
|          |     zext_ln130_82_fu_406     |    0    |    0    |    0    |
|          |       zext_ln133_fu_456      |    0    |    0    |    0    |
|          |     zext_ln105_92_fu_510     |    0    |    0    |    0    |
|          |       zext_ln148_fu_623      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln145_fu_202      |    0    |    0    |    0    |
|          |           al_fu_227          |    0    |    0    |    0    |
|          |           bl_fu_231          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_275      |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_135_fu_279    |    0    |    0    |    0    |
|          |    trunc_ln106_136_fu_283    |    0    |    0    |    0    |
|          |    trunc_ln106_137_fu_287    |    0    |    0    |    0    |
|          |      trunc_ln125_fu_366      |    0    |    0    |    0    |
|          |      trunc_ln130_fu_402      |    0    |    0    |    0    |
|          |      trunc_ln147_fu_588      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |       sext_ln145_fu_217      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |           ah_fu_235          |    0    |    0    |    0    |
|          |           bh_fu_245          |    0    |    0    |    0    |
|          |        tmp_229_fu_291        |    0    |    0    |    0    |
|          |        tmp_231_fu_301        |    0    |    0    |    0    |
|partselect|        tmp_232_fu_311        |    0    |    0    |    0    |
|          |        tmp_233_fu_321        |    0    |    0    |    0    |
|          |        tmp_230_fu_356        |    0    |    0    |    0    |
|          |        tmp_234_fu_422        |    0    |    0    |    0    |
|          |         tmp_s_fu_514         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         shl_ln_fu_435        |    0    |    0    |    0    |
|          |         and_ln_fu_442        |    0    |    0    |    0    |
|bitconcatenate|      and_ln133_s_fu_449      |    0    |    0    |    0    |
|          |         or_ln_fu_466         |    0    |    0    |    0    |
|          |        or_ln12_fu_524        |    0    |    0    |    0    |
|          |      xor_ln147_s_fu_591      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         carry_fu_502         |    0    |    0    |    0    |
| bitselect|        bit_sel_fu_575        |    0    |    0    |    0    |
|          |          tmp_fu_615          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    16   |   660   |   1439  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    R_Z_addr_reg_662   |    4   |
|   add_ln105_reg_769   |   32   |
|   add_ln133_reg_779   |   64   |
|       ah_reg_682      |   32   |
|       al_reg_672      |   32   |
|     b_addr_reg_667    |    4   |
|       bh_reg_687      |   32   |
|       bl_reg_677      |   32   |
|   icmp_ln144_reg_658  |    1   |
|       j_reg_651       |    4   |
|    tempReg_reg_784    |   64   |
|    tmp_229_reg_737    |   32   |
|    tmp_230_reg_758    |    2   |
|    tmp_231_reg_742    |   32   |
|    tmp_232_reg_748    |   32   |
|    tmp_233_reg_753    |   32   |
|    tmp_234_reg_774    |    2   |
|trunc_ln106_135_reg_721|   32   |
|trunc_ln106_136_reg_726|   32   |
|trunc_ln106_137_reg_731|   32   |
|  trunc_ln106_reg_716  |   32   |
|  trunc_ln125_reg_763  |   32   |
| u_80_out_load_reg_793 |   64   |
|     v_114_reg_643     |   64   |
|       v_reg_798       |   64   |
| zext_ln105_91_reg_704 |   64   |
|   zext_ln105_reg_692  |   64   |
|   zext_ln110_reg_698  |   64   |
|   zext_ln112_reg_710  |   64   |
+-----------------------+--------+
|         Total         |  1041  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_122 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_135 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|     grp_fu_141    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_141    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_145    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_145    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_149    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_149    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_153    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_153    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   528  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1439  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1041  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1701  |  1529  |
+-----------+--------+--------+--------+--------+
