<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="stratix" />
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="DATAA_CLEAR" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="DATAA_CLOCK" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="DATAA_WIDTH" TYPE="INTEGER" />
		<PARAMETER NAME="DATAB_CLEAR" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="DATAB_CLOCK" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="DATAB_WIDTH" TYPE="INTEGER" />
		<PARAMETER NAME="OUTPUT_CLEAR" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="OUTPUT_CLOCK" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="SIGNA_CLEAR" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="SIGNA_CLOCK" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="SIGNA_INTERNALLY_GROUNDED" TYPE="STRING" VALUE="false|true" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="SIGNB_CLEAR" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="SIGNB_CLOCK" TYPE="STRING" VALUE="none|0|1|2|3|UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="SIGNB_INTERNALLY_GROUNDED" TYPE="STRING" VALUE="false|true" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="stratix_mac_mult" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="aclr" TYPE="INPUT" WIDTH="4" DEFAULT_VALUE="0" />
		<PORT NAME="clk" TYPE="INPUT" WIDTH="4" DEFAULT_VALUE="1" />
		<PORT NAME="dataa" TYPE="INPUT" WIDTH="dataa_width" DEFAULT_VALUE="1" SIM_DEFAULT_VALUE="0" />
		<PORT NAME="datab" TYPE="INPUT" WIDTH="datab_width" DEFAULT_VALUE="1" SIM_DEFAULT_VALUE="0" />
		<PORT NAME="dataout" TYPE="OUTPUT" WIDTH="dataa_width+datab_width" />
		<PORT NAME="ena" TYPE="INPUT" WIDTH="4" DEFAULT_VALUE="1" />
		<PORT NAME="scanouta" TYPE="OUTPUT" WIDTH="dataa_width" />
		<PORT NAME="scanoutb" TYPE="OUTPUT" WIDTH="datab_width" />
		<PORT NAME="signa" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="signb" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="devclrn" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
		<PORT NAME="devpor" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
	</PORTS>
</ROOT>
