;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @-127, 100
	SLT 0, -0
	SPL 0, <232
	SPL 0, <232
	SPL 0, <402
	DJN -1, @-20
	JMZ <-127, 100
	SUB @12, @10
	SUB 0, @232
	SUB #72, @220
	MOV -7, <-20
	ADD <0, @2
	ADD 210, 30
	SUB 0, 402
	SUB <0, @2
	SUB #62, @220
	SUB -207, <-122
	DAT #0, <2
	SUB @127, 106
	JMZ <-127, 100
	JMZ <-127, 100
	SUB <0, @2
	SLT 0, -0
	CMP 100, 2
	SUB #72, @220
	ADD 30, 9
	ADD 210, 30
	SUB 3, 20
	MOV -7, <-20
	SUB @-126, 100
	SUB @12, @10
	SUB -206, <-122
	SUB -1, -210
	ADD 30, 9
	JMP @72, #200
	JMP @72, #200
	ADD @-127, 100
	DJN -1, @-20
	SUB 3, 20
	SUB 300, 92
	SPL 0, <402
	DJN -1, @-20
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	JMZ 0, 900
	ADD 3, 20
