

================================================================
== Vitis HLS Report for 'scaled_fixed2ieee_63_1_Pipeline_4'
================================================================
* Date:           Wed Jul  9 04:19:50 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        TRANS_FFT
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.437 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        6|  16.000 ns|  48.000 ns|    2|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        0|        4|         1|          1|          1|  0 ~ 4|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%in_shift = alloca i32 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:419]   --->   Operation 4 'alloca' 'in_shift' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%shift = alloca i32 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:418]   --->   Operation 5 'alloca' 'shift' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c_3_02_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c_3_02_reload"   --->   Operation 7 'read' 'c_3_02_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c_2_05_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c_2_05_reload"   --->   Operation 8 'read' 'c_2_05_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c_1_04_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c_1_04_reload"   --->   Operation 9 'read' 'c_1_04_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%c_0_03_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c_0_03_reload"   --->   Operation 10 'read' 'c_0_03_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_val_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %in_val"   --->   Operation 11 'read' 'in_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln421 = store i3 0, i3 %i" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421]   --->   Operation 12 'store' 'store_ln421' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln418 = store i32 0, i32 %shift" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:418]   --->   Operation 13 'store' 'store_ln418' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln419 = store i63 %in_val_read, i63 %in_shift" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:419]   --->   Operation 14 'store' 'store_ln419' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body50"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.43>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%in_shift_2 = load i63 %in_shift" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421]   --->   Operation 16 'load' 'in_shift_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:422]   --->   Operation 17 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln421 = trunc i63 %in_shift_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421]   --->   Operation 18 'trunc' 'trunc_ln421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.57ns)   --->   "%icmp_ln421 = icmp_eq  i3 %i_1, i3 4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421]   --->   Operation 19 'icmp' 'icmp_ln421' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.57ns)   --->   "%add_ln421 = add i3 %i_1, i3 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421]   --->   Operation 20 'add' 'add_ln421' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln421 = br i1 %icmp_ln421, void %for.body50.split, void %for.body50.for.end62_ifconv_crit_edge.exitStub" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421]   --->   Operation 21 'br' 'br_ln421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%shift_load = load i32 %shift" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:422]   --->   Operation 22 'load' 'shift_load' <Predicate = (!icmp_ln421)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln419 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:419]   --->   Operation 23 'specpipeline' 'specpipeline_ln419' <Predicate = (!icmp_ln421)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln419 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4, i64 2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:419]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln419' <Predicate = (!icmp_ln421)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln422 = trunc i3 %i_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:422]   --->   Operation 25 'trunc' 'trunc_ln422' <Predicate = (!icmp_ln421)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.45ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %c_0_03_reload_read, i32 %c_1_04_reload_read, i32 %c_2_05_reload_read, i32 %c_3_02_reload_read, i2 %trunc_ln422" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:422]   --->   Operation 26 'mux' 'tmp_2' <Predicate = (!icmp_ln421)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.88ns)   --->   "%shift_1 = add i32 %tmp_2, i32 %shift_load" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:422]   --->   Operation 27 'add' 'shift_1' <Predicate = (!icmp_ln421)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_2, i32 31" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:423]   --->   Operation 28 'bitselect' 'tmp' <Predicate = (!icmp_ln421)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.88ns)   --->   "%sub_ln423 = sub i32 0, i32 %tmp_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:423]   --->   Operation 29 'sub' 'sub_ln423' <Predicate = (!icmp_ln421)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.22ns)   --->   "%select_ln423 = select i1 %tmp, i32 %sub_ln423, i32 %tmp_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:423]   --->   Operation 30 'select' 'select_ln423' <Predicate = (!icmp_ln421)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln423 = zext i32 %select_ln423" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:423]   --->   Operation 31 'zext' 'zext_ln423' <Predicate = (!icmp_ln421)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.09ns)   --->   "%ashr_ln423 = ashr i63 %in_shift_2, i63 %zext_ln423" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:423]   --->   Operation 32 'ashr' 'ashr_ln423' <Predicate = (!icmp_ln421)> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.09ns)   --->   "%shl_ln423 = shl i63 %in_shift_2, i63 %zext_ln423" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:423]   --->   Operation 33 'shl' 'shl_ln423' <Predicate = (!icmp_ln421)> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.39ns)   --->   "%in_shift_3 = select i1 %tmp, i63 %ashr_ln423, i63 %shl_ln423" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:423]   --->   Operation 34 'select' 'in_shift_3' <Predicate = (!icmp_ln421)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln424 = trunc i63 %in_shift_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:424]   --->   Operation 35 'trunc' 'trunc_ln424' <Predicate = (!icmp_ln421)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.88ns)   --->   "%icmp_ln424 = icmp_eq  i32 %tmp_2, i32 16" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:424]   --->   Operation 36 'icmp' 'icmp_ln424' <Predicate = (!icmp_ln421)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln424 = br i1 %icmp_ln424, void %for.body50.split.for.end62_ifconv_crit_edge.exitStub, void %for.inc60" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:424]   --->   Operation 37 'br' 'br_ln424' <Predicate = (!icmp_ln421)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln421 = store i3 %add_ln421, i3 %i" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421]   --->   Operation 38 'store' 'store_ln421' <Predicate = (!icmp_ln421 & icmp_ln424)> <Delay = 0.38>
ST_2 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln418 = store i32 %shift_1, i32 %shift" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:418]   --->   Operation 39 'store' 'store_ln418' <Predicate = (!icmp_ln421 & icmp_ln424)> <Delay = 0.38>
ST_2 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln419 = store i63 %in_shift_3, i63 %in_shift" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:419]   --->   Operation 40 'store' 'store_ln419' <Predicate = (!icmp_ln421 & icmp_ln424)> <Delay = 0.38>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln421 = br void %for.body50" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421]   --->   Operation 41 'br' 'br_ln421' <Predicate = (!icmp_ln421 & icmp_ln424)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln422 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %shift_out, i32 %shift_load" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:422]   --->   Operation 42 'write' 'write_ln422' <Predicate = (!icmp_ln421 & !icmp_ln424)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln421 = write void @_ssdm_op_Write.ap_auto.i62P0A, i62 %in_shift_out, i62 %trunc_ln421" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421]   --->   Operation 43 'write' 'write_ln421' <Predicate = (!icmp_ln421 & !icmp_ln424)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln422 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %shift_1_out, i32 %shift_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:422]   --->   Operation 44 'write' 'write_ln422' <Predicate = (!icmp_ln421 & !icmp_ln424)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln424 = write void @_ssdm_op_Write.ap_auto.i62P0A, i62 %in_shift_1_out, i62 %trunc_ln424" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:424]   --->   Operation 45 'write' 'write_ln424' <Predicate = (!icmp_ln421 & !icmp_ln424)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.38ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln421 & !icmp_ln424)> <Delay = 0.38>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shift_load_1 = load i32 %shift"   --->   Operation 47 'load' 'shift_load_1' <Predicate = (icmp_ln421)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %shift_out, i32 %shift_load_1"   --->   Operation 48 'write' 'write_ln0' <Predicate = (icmp_ln421)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln421 = write void @_ssdm_op_Write.ap_auto.i62P0A, i62 %in_shift_out, i62 %trunc_ln421" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421]   --->   Operation 49 'write' 'write_ln421' <Predicate = (icmp_ln421)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.38ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 50 'br' 'br_ln0' <Predicate = (icmp_ln421)> <Delay = 0.38>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %for.body50.for.end62_ifconv_crit_edge.exitStub, i1 0, void %for.body50.split.for.end62_ifconv_crit_edge.exitStub"   --->   Operation 51 'phi' 'UnifiedRetVal' <Predicate = (!icmp_ln424) | (icmp_ln421)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (!icmp_ln424) | (icmp_ln421)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 3 bit ('i', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421) [12]  (0.000 ns)
	'store' operation 0 bit ('store_ln421', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421) of constant 0 on local variable 'i', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421 [18]  (0.387 ns)

 <State 2>: 3.437ns
The critical path consists of the following:
	'load' operation 3 bit ('i', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:422) on local variable 'i', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:421 [24]  (0.000 ns)
	'mux' operation 32 bit ('tmp_2', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:422) [34]  (0.453 ns)
	'sub' operation 32 bit ('sub_ln423', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:423) [37]  (0.880 ns)
	'select' operation 32 bit ('select_ln423', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:423) [38]  (0.227 ns)
	'shl' operation 63 bit ('shl_ln423', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:423) [41]  (1.099 ns)
	'select' operation 63 bit ('in_shift', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:423) [42]  (0.392 ns)
	'store' operation 0 bit ('store_ln419', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:419) of variable 'in_shift', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:423 on local variable 'in_shift', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:419 [49]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
