// Seed: 3567876895
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @(negedge id_6 != -1'b0 - 1) if (-1'b0) $signed(63);
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd89,
    parameter id_6 = 32'd93
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  inout wire id_5;
  input wire _id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic _id_6;
  wire  id_7;
  assign id_2 = id_1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_7,
      id_5,
      id_5,
      id_2
  );
  logic [id_4 : id_6] id_8 = 1 == 1 - (id_7 && "" - 1);
  wire id_9;
endmodule
