// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Crypto1_Configurable_PE_2 (
        ap_clk,
        ap_rst,
        input1_val,
        input2_val,
        twiddle_factor_val2,
        MOD_INDEX,
        op,
        ap_return_0,
        ap_return_1
);


input   ap_clk;
input   ap_rst;
input  [31:0] input1_val;
input  [31:0] input2_val;
input  [31:0] twiddle_factor_val2;
input  [1:0] MOD_INDEX;
input  [2:0] op;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;

reg   [1:0] MOD_INDEX_read_reg_348;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_pp0_stage0_11001;
reg   [1:0] MOD_INDEX_read_reg_348_pp0_iter1_reg;
reg   [1:0] MOD_INDEX_read_reg_348_pp0_iter2_reg;
reg   [1:0] MOD_INDEX_read_reg_348_pp0_iter3_reg;
reg   [1:0] MOD_INDEX_read_reg_348_pp0_iter4_reg;
reg   [1:0] MOD_INDEX_read_reg_348_pp0_iter5_reg;
reg   [1:0] MOD_INDEX_read_reg_348_pp0_iter6_reg;
reg   [1:0] MOD_INDEX_read_reg_348_pp0_iter7_reg;
reg   [1:0] MOD_INDEX_read_reg_348_pp0_iter8_reg;
reg   [1:0] MOD_INDEX_read_reg_348_pp0_iter9_reg;
reg   [1:0] MOD_INDEX_read_reg_348_pp0_iter10_reg;
reg   [1:0] MOD_INDEX_read_reg_348_pp0_iter11_reg;
reg   [1:0] MOD_INDEX_read_reg_348_pp0_iter12_reg;
reg   [1:0] MOD_INDEX_read_reg_348_pp0_iter13_reg;
reg   [1:0] MOD_INDEX_read_reg_348_pp0_iter14_reg;
reg   [1:0] MOD_INDEX_read_reg_348_pp0_iter15_reg;
reg   [1:0] MOD_INDEX_read_reg_348_pp0_iter16_reg;
reg   [31:0] twiddle_factor_val2_read_reg_355;
reg   [31:0] input1_val_read_reg_366;
reg   [31:0] input1_val_read_reg_366_pp0_iter1_reg;
reg   [31:0] input1_val_read_reg_366_pp0_iter2_reg;
reg   [31:0] input1_val_read_reg_366_pp0_iter3_reg;
reg   [31:0] input1_val_read_reg_366_pp0_iter4_reg;
reg   [31:0] input1_val_read_reg_366_pp0_iter5_reg;
reg   [31:0] input1_val_read_reg_366_pp0_iter6_reg;
reg   [31:0] input1_val_read_reg_366_pp0_iter7_reg;
reg   [31:0] input1_val_read_reg_366_pp0_iter8_reg;
reg   [31:0] input1_val_read_reg_366_pp0_iter9_reg;
reg   [31:0] input1_val_read_reg_366_pp0_iter10_reg;
reg   [31:0] input1_val_read_reg_366_pp0_iter11_reg;
reg   [31:0] input1_val_read_reg_366_pp0_iter12_reg;
reg   [31:0] input1_val_read_reg_366_pp0_iter13_reg;
reg   [31:0] input1_val_read_reg_366_pp0_iter14_reg;
reg   [31:0] input1_val_read_reg_366_pp0_iter15_reg;
reg   [31:0] input1_val_read_reg_366_pp0_iter16_reg;
wire   [0:0] icmp_ln190_fu_107_p2;
reg   [0:0] icmp_ln190_reg_372;
reg   [0:0] icmp_ln190_reg_372_pp0_iter1_reg;
reg   [0:0] icmp_ln190_reg_372_pp0_iter2_reg;
reg   [0:0] icmp_ln190_reg_372_pp0_iter3_reg;
reg   [0:0] icmp_ln190_reg_372_pp0_iter4_reg;
reg   [0:0] icmp_ln190_reg_372_pp0_iter5_reg;
reg   [0:0] icmp_ln190_reg_372_pp0_iter6_reg;
reg   [0:0] icmp_ln190_reg_372_pp0_iter7_reg;
reg   [0:0] icmp_ln190_reg_372_pp0_iter8_reg;
reg   [0:0] icmp_ln190_reg_372_pp0_iter9_reg;
reg   [0:0] icmp_ln190_reg_372_pp0_iter10_reg;
reg   [0:0] icmp_ln190_reg_372_pp0_iter11_reg;
reg   [0:0] icmp_ln190_reg_372_pp0_iter12_reg;
reg   [0:0] icmp_ln190_reg_372_pp0_iter13_reg;
reg   [0:0] icmp_ln190_reg_372_pp0_iter14_reg;
reg   [0:0] icmp_ln190_reg_372_pp0_iter15_reg;
reg   [0:0] icmp_ln190_reg_372_pp0_iter16_reg;
reg   [0:0] icmp_ln190_reg_372_pp0_iter17_reg;
wire   [31:0] temp1_fu_113_p2;
reg   [31:0] temp1_reg_376;
wire   [0:0] icmp_ln76_fu_135_p2;
reg   [0:0] icmp_ln76_reg_381;
wire   [31:0] temp1_1_fu_141_p2;
reg   [31:0] temp1_1_reg_386;
wire   [31:0] res2_temp_2_fu_167_p3;
reg   [31:0] res2_temp_2_reg_391;
reg   [30:0] trunc_ln208_1_reg_396;
reg   [30:0] trunc_ln208_1_reg_396_pp0_iter1_reg;
reg   [30:0] trunc_ln208_1_reg_396_pp0_iter2_reg;
reg   [30:0] trunc_ln208_1_reg_396_pp0_iter3_reg;
reg   [30:0] trunc_ln208_1_reg_396_pp0_iter4_reg;
reg   [30:0] trunc_ln208_1_reg_396_pp0_iter5_reg;
reg   [30:0] trunc_ln208_1_reg_396_pp0_iter6_reg;
reg   [30:0] trunc_ln208_1_reg_396_pp0_iter7_reg;
reg   [30:0] trunc_ln208_1_reg_396_pp0_iter8_reg;
reg   [30:0] trunc_ln208_1_reg_396_pp0_iter9_reg;
reg   [30:0] trunc_ln208_1_reg_396_pp0_iter10_reg;
reg   [30:0] trunc_ln208_1_reg_396_pp0_iter11_reg;
reg   [30:0] trunc_ln208_1_reg_396_pp0_iter12_reg;
reg   [30:0] trunc_ln208_1_reg_396_pp0_iter13_reg;
reg   [30:0] trunc_ln208_1_reg_396_pp0_iter14_reg;
reg   [30:0] trunc_ln208_1_reg_396_pp0_iter15_reg;
reg   [30:0] trunc_ln208_1_reg_396_pp0_iter16_reg;
reg   [30:0] trunc_ln208_1_reg_396_pp0_iter17_reg;
wire   [31:0] add_ln208_1_fu_231_p2;
reg   [31:0] add_ln208_1_reg_402;
reg   [31:0] add_ln208_1_reg_402_pp0_iter2_reg;
reg   [31:0] add_ln208_1_reg_402_pp0_iter3_reg;
reg   [31:0] add_ln208_1_reg_402_pp0_iter4_reg;
reg   [31:0] add_ln208_1_reg_402_pp0_iter5_reg;
reg   [31:0] add_ln208_1_reg_402_pp0_iter6_reg;
reg   [31:0] add_ln208_1_reg_402_pp0_iter7_reg;
reg   [31:0] add_ln208_1_reg_402_pp0_iter8_reg;
reg   [31:0] add_ln208_1_reg_402_pp0_iter9_reg;
reg   [31:0] add_ln208_1_reg_402_pp0_iter10_reg;
reg   [31:0] add_ln208_1_reg_402_pp0_iter11_reg;
reg   [31:0] add_ln208_1_reg_402_pp0_iter12_reg;
reg   [31:0] add_ln208_1_reg_402_pp0_iter13_reg;
reg   [31:0] add_ln208_1_reg_402_pp0_iter14_reg;
reg   [31:0] add_ln208_1_reg_402_pp0_iter15_reg;
reg   [31:0] add_ln208_1_reg_402_pp0_iter16_reg;
reg   [31:0] add_ln208_1_reg_402_pp0_iter17_reg;
wire   [31:0] grp_MUL_MOD_fu_90_ap_return;
reg   [31:0] temp_reg_407;
wire   [31:0] res1_temp_2_fu_268_p3;
reg   [31:0] res1_temp_2_reg_413;
wire   [31:0] res2_temp_5_fu_294_p3;
reg   [31:0] res2_temp_5_reg_418;
wire   [31:0] grp_MUL_MOD_fu_100_ap_return;
reg   [31:0] temp_1_reg_423;
reg    grp_MUL_MOD_fu_90_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call0;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call0;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call0;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call0;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call0;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call0;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call0;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call0;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call0;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call0;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call0;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call0;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call0;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call0;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call0;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call0;
wire    ap_block_pp0_stage0_11001_ignoreCallOp27;
reg    grp_MUL_MOD_fu_100_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call19;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call19;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call19;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call19;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call19;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call19;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call19;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call19;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call19;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call19;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call19;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call19;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call19;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call19;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call19;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call19;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call19;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call19;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call19;
wire    ap_block_pp0_stage0_11001_ignoreCallOp48;
reg   [31:0] ap_phi_mux_phi_ln215_phi_fu_75_p4;
wire   [31:0] ap_phi_reg_pp0_iter18_phi_ln215_reg_72;
reg   [31:0] ap_phi_mux_phi_ln215_1_phi_fu_84_p4;
wire   [31:0] ap_phi_reg_pp0_iter18_phi_ln215_1_reg_81;
wire   [31:0] add_ln210_fu_329_p2;
wire    ap_block_pp0_stage0;
wire   [30:0] zext_ln76_cast_fu_119_p5;
wire   [31:0] zext_ln76_fu_131_p1;
wire   [31:0] res2_temp_fu_147_p2;
wire   [0:0] tmp_fu_153_p3;
wire   [31:0] res2_temp_1_fu_161_p2;
wire   [31:0] add_ln208_fu_175_p2;
wire   [0:0] xor_ln76_fu_191_p2;
wire   [31:0] temp1_2_fu_196_p3;
wire   [30:0] trunc_ln_fu_206_p4;
wire   [0:0] trunc_ln186_fu_202_p1;
wire   [30:0] select_ln208_fu_220_p3;
wire   [31:0] zext_ln208_fu_227_p1;
wire  signed [31:0] sext_ln208_fu_216_p1;
wire   [30:0] zext_ln76_3_cast_fu_241_p5;
wire   [31:0] res1_temp_fu_237_p2;
wire   [31:0] zext_ln76_1_fu_252_p1;
wire   [0:0] icmp_ln76_1_fu_256_p2;
wire   [31:0] res1_temp_1_fu_262_p2;
wire   [31:0] res2_temp_3_fu_276_p2;
wire   [0:0] tmp_47_fu_280_p3;
wire   [31:0] res2_temp_4_fu_288_p2;
wire   [30:0] trunc_ln1_fu_305_p4;
wire   [0:0] trunc_ln209_fu_302_p1;
wire   [30:0] select_ln210_fu_318_p3;
wire   [31:0] zext_ln210_fu_325_p1;
wire  signed [31:0] sext_ln210_fu_314_p1;
reg   [31:0] input1_val_int_reg;
reg   [31:0] input2_val_int_reg;
reg   [31:0] twiddle_factor_val2_int_reg;
reg   [1:0] MOD_INDEX_int_reg;
reg   [2:0] op_int_reg;
wire    ap_ce_reg;

Crypto1_MUL_MOD grp_MUL_MOD_fu_90(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input1_val(input2_val_int_reg),
    .input2_val(twiddle_factor_val2_int_reg),
    .MOD_INDEX(MOD_INDEX_int_reg),
    .ap_return(grp_MUL_MOD_fu_90_ap_return),
    .ap_ce(grp_MUL_MOD_fu_90_ap_ce)
);

Crypto1_MUL_MOD grp_MUL_MOD_fu_100(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input1_val(res2_temp_2_reg_391),
    .input2_val(twiddle_factor_val2_read_reg_355),
    .MOD_INDEX(MOD_INDEX_read_reg_348),
    .ap_return(grp_MUL_MOD_fu_100_ap_return),
    .ap_ce(grp_MUL_MOD_fu_100_ap_ce)
);

Crypto1_mux_3_2_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .din2_WIDTH( 31 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 31 ))
mux_3_2_31_1_0_U58(
    .din0(31'd1073750017),
    .din1(31'd1073815553),
    .din2(31'd1073872897),
    .din3(MOD_INDEX_int_reg),
    .dout(zext_ln76_cast_fu_119_p5)
);

Crypto1_mux_3_2_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .din2_WIDTH( 31 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 31 ))
mux_3_2_31_1_0_U59(
    .din0(31'd1073750017),
    .din1(31'd1073815553),
    .din2(31'd1073872897),
    .din3(MOD_INDEX_read_reg_348_pp0_iter16_reg),
    .dout(zext_ln76_3_cast_fu_241_p5)
);

always @ (posedge ap_clk) begin
    MOD_INDEX_int_reg <= MOD_INDEX;
end

always @ (posedge ap_clk) begin
    input1_val_int_reg <= input1_val;
end

always @ (posedge ap_clk) begin
    input2_val_int_reg <= input2_val;
end

always @ (posedge ap_clk) begin
    op_int_reg <= op;
end

always @ (posedge ap_clk) begin
    twiddle_factor_val2_int_reg <= twiddle_factor_val2;
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        MOD_INDEX_read_reg_348 <= MOD_INDEX_int_reg;
        MOD_INDEX_read_reg_348_pp0_iter10_reg <= MOD_INDEX_read_reg_348_pp0_iter9_reg;
        MOD_INDEX_read_reg_348_pp0_iter11_reg <= MOD_INDEX_read_reg_348_pp0_iter10_reg;
        MOD_INDEX_read_reg_348_pp0_iter12_reg <= MOD_INDEX_read_reg_348_pp0_iter11_reg;
        MOD_INDEX_read_reg_348_pp0_iter13_reg <= MOD_INDEX_read_reg_348_pp0_iter12_reg;
        MOD_INDEX_read_reg_348_pp0_iter14_reg <= MOD_INDEX_read_reg_348_pp0_iter13_reg;
        MOD_INDEX_read_reg_348_pp0_iter15_reg <= MOD_INDEX_read_reg_348_pp0_iter14_reg;
        MOD_INDEX_read_reg_348_pp0_iter16_reg <= MOD_INDEX_read_reg_348_pp0_iter15_reg;
        MOD_INDEX_read_reg_348_pp0_iter1_reg <= MOD_INDEX_read_reg_348;
        MOD_INDEX_read_reg_348_pp0_iter2_reg <= MOD_INDEX_read_reg_348_pp0_iter1_reg;
        MOD_INDEX_read_reg_348_pp0_iter3_reg <= MOD_INDEX_read_reg_348_pp0_iter2_reg;
        MOD_INDEX_read_reg_348_pp0_iter4_reg <= MOD_INDEX_read_reg_348_pp0_iter3_reg;
        MOD_INDEX_read_reg_348_pp0_iter5_reg <= MOD_INDEX_read_reg_348_pp0_iter4_reg;
        MOD_INDEX_read_reg_348_pp0_iter6_reg <= MOD_INDEX_read_reg_348_pp0_iter5_reg;
        MOD_INDEX_read_reg_348_pp0_iter7_reg <= MOD_INDEX_read_reg_348_pp0_iter6_reg;
        MOD_INDEX_read_reg_348_pp0_iter8_reg <= MOD_INDEX_read_reg_348_pp0_iter7_reg;
        MOD_INDEX_read_reg_348_pp0_iter9_reg <= MOD_INDEX_read_reg_348_pp0_iter8_reg;
        add_ln208_1_reg_402_pp0_iter10_reg <= add_ln208_1_reg_402_pp0_iter9_reg;
        add_ln208_1_reg_402_pp0_iter11_reg <= add_ln208_1_reg_402_pp0_iter10_reg;
        add_ln208_1_reg_402_pp0_iter12_reg <= add_ln208_1_reg_402_pp0_iter11_reg;
        add_ln208_1_reg_402_pp0_iter13_reg <= add_ln208_1_reg_402_pp0_iter12_reg;
        add_ln208_1_reg_402_pp0_iter14_reg <= add_ln208_1_reg_402_pp0_iter13_reg;
        add_ln208_1_reg_402_pp0_iter15_reg <= add_ln208_1_reg_402_pp0_iter14_reg;
        add_ln208_1_reg_402_pp0_iter16_reg <= add_ln208_1_reg_402_pp0_iter15_reg;
        add_ln208_1_reg_402_pp0_iter17_reg <= add_ln208_1_reg_402_pp0_iter16_reg;
        add_ln208_1_reg_402_pp0_iter2_reg <= add_ln208_1_reg_402;
        add_ln208_1_reg_402_pp0_iter3_reg <= add_ln208_1_reg_402_pp0_iter2_reg;
        add_ln208_1_reg_402_pp0_iter4_reg <= add_ln208_1_reg_402_pp0_iter3_reg;
        add_ln208_1_reg_402_pp0_iter5_reg <= add_ln208_1_reg_402_pp0_iter4_reg;
        add_ln208_1_reg_402_pp0_iter6_reg <= add_ln208_1_reg_402_pp0_iter5_reg;
        add_ln208_1_reg_402_pp0_iter7_reg <= add_ln208_1_reg_402_pp0_iter6_reg;
        add_ln208_1_reg_402_pp0_iter8_reg <= add_ln208_1_reg_402_pp0_iter7_reg;
        add_ln208_1_reg_402_pp0_iter9_reg <= add_ln208_1_reg_402_pp0_iter8_reg;
        icmp_ln190_reg_372 <= icmp_ln190_fu_107_p2;
        icmp_ln190_reg_372_pp0_iter10_reg <= icmp_ln190_reg_372_pp0_iter9_reg;
        icmp_ln190_reg_372_pp0_iter11_reg <= icmp_ln190_reg_372_pp0_iter10_reg;
        icmp_ln190_reg_372_pp0_iter12_reg <= icmp_ln190_reg_372_pp0_iter11_reg;
        icmp_ln190_reg_372_pp0_iter13_reg <= icmp_ln190_reg_372_pp0_iter12_reg;
        icmp_ln190_reg_372_pp0_iter14_reg <= icmp_ln190_reg_372_pp0_iter13_reg;
        icmp_ln190_reg_372_pp0_iter15_reg <= icmp_ln190_reg_372_pp0_iter14_reg;
        icmp_ln190_reg_372_pp0_iter16_reg <= icmp_ln190_reg_372_pp0_iter15_reg;
        icmp_ln190_reg_372_pp0_iter17_reg <= icmp_ln190_reg_372_pp0_iter16_reg;
        icmp_ln190_reg_372_pp0_iter1_reg <= icmp_ln190_reg_372;
        icmp_ln190_reg_372_pp0_iter2_reg <= icmp_ln190_reg_372_pp0_iter1_reg;
        icmp_ln190_reg_372_pp0_iter3_reg <= icmp_ln190_reg_372_pp0_iter2_reg;
        icmp_ln190_reg_372_pp0_iter4_reg <= icmp_ln190_reg_372_pp0_iter3_reg;
        icmp_ln190_reg_372_pp0_iter5_reg <= icmp_ln190_reg_372_pp0_iter4_reg;
        icmp_ln190_reg_372_pp0_iter6_reg <= icmp_ln190_reg_372_pp0_iter5_reg;
        icmp_ln190_reg_372_pp0_iter7_reg <= icmp_ln190_reg_372_pp0_iter6_reg;
        icmp_ln190_reg_372_pp0_iter8_reg <= icmp_ln190_reg_372_pp0_iter7_reg;
        icmp_ln190_reg_372_pp0_iter9_reg <= icmp_ln190_reg_372_pp0_iter8_reg;
        input1_val_read_reg_366 <= input1_val_int_reg;
        input1_val_read_reg_366_pp0_iter10_reg <= input1_val_read_reg_366_pp0_iter9_reg;
        input1_val_read_reg_366_pp0_iter11_reg <= input1_val_read_reg_366_pp0_iter10_reg;
        input1_val_read_reg_366_pp0_iter12_reg <= input1_val_read_reg_366_pp0_iter11_reg;
        input1_val_read_reg_366_pp0_iter13_reg <= input1_val_read_reg_366_pp0_iter12_reg;
        input1_val_read_reg_366_pp0_iter14_reg <= input1_val_read_reg_366_pp0_iter13_reg;
        input1_val_read_reg_366_pp0_iter15_reg <= input1_val_read_reg_366_pp0_iter14_reg;
        input1_val_read_reg_366_pp0_iter16_reg <= input1_val_read_reg_366_pp0_iter15_reg;
        input1_val_read_reg_366_pp0_iter1_reg <= input1_val_read_reg_366;
        input1_val_read_reg_366_pp0_iter2_reg <= input1_val_read_reg_366_pp0_iter1_reg;
        input1_val_read_reg_366_pp0_iter3_reg <= input1_val_read_reg_366_pp0_iter2_reg;
        input1_val_read_reg_366_pp0_iter4_reg <= input1_val_read_reg_366_pp0_iter3_reg;
        input1_val_read_reg_366_pp0_iter5_reg <= input1_val_read_reg_366_pp0_iter4_reg;
        input1_val_read_reg_366_pp0_iter6_reg <= input1_val_read_reg_366_pp0_iter5_reg;
        input1_val_read_reg_366_pp0_iter7_reg <= input1_val_read_reg_366_pp0_iter6_reg;
        input1_val_read_reg_366_pp0_iter8_reg <= input1_val_read_reg_366_pp0_iter7_reg;
        input1_val_read_reg_366_pp0_iter9_reg <= input1_val_read_reg_366_pp0_iter8_reg;
        trunc_ln208_1_reg_396_pp0_iter10_reg <= trunc_ln208_1_reg_396_pp0_iter9_reg;
        trunc_ln208_1_reg_396_pp0_iter11_reg <= trunc_ln208_1_reg_396_pp0_iter10_reg;
        trunc_ln208_1_reg_396_pp0_iter12_reg <= trunc_ln208_1_reg_396_pp0_iter11_reg;
        trunc_ln208_1_reg_396_pp0_iter13_reg <= trunc_ln208_1_reg_396_pp0_iter12_reg;
        trunc_ln208_1_reg_396_pp0_iter14_reg <= trunc_ln208_1_reg_396_pp0_iter13_reg;
        trunc_ln208_1_reg_396_pp0_iter15_reg <= trunc_ln208_1_reg_396_pp0_iter14_reg;
        trunc_ln208_1_reg_396_pp0_iter16_reg <= trunc_ln208_1_reg_396_pp0_iter15_reg;
        trunc_ln208_1_reg_396_pp0_iter17_reg <= trunc_ln208_1_reg_396_pp0_iter16_reg;
        trunc_ln208_1_reg_396_pp0_iter1_reg <= trunc_ln208_1_reg_396;
        trunc_ln208_1_reg_396_pp0_iter2_reg <= trunc_ln208_1_reg_396_pp0_iter1_reg;
        trunc_ln208_1_reg_396_pp0_iter3_reg <= trunc_ln208_1_reg_396_pp0_iter2_reg;
        trunc_ln208_1_reg_396_pp0_iter4_reg <= trunc_ln208_1_reg_396_pp0_iter3_reg;
        trunc_ln208_1_reg_396_pp0_iter5_reg <= trunc_ln208_1_reg_396_pp0_iter4_reg;
        trunc_ln208_1_reg_396_pp0_iter6_reg <= trunc_ln208_1_reg_396_pp0_iter5_reg;
        trunc_ln208_1_reg_396_pp0_iter7_reg <= trunc_ln208_1_reg_396_pp0_iter6_reg;
        trunc_ln208_1_reg_396_pp0_iter8_reg <= trunc_ln208_1_reg_396_pp0_iter7_reg;
        trunc_ln208_1_reg_396_pp0_iter9_reg <= trunc_ln208_1_reg_396_pp0_iter8_reg;
        twiddle_factor_val2_read_reg_355 <= twiddle_factor_val2_int_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln190_reg_372 == 1'd1))) begin
        add_ln208_1_reg_402 <= add_ln208_1_fu_231_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln190_fu_107_p2 == 1'd1))) begin
        icmp_ln76_reg_381 <= icmp_ln76_fu_135_p2;
        res2_temp_2_reg_391 <= res2_temp_2_fu_167_p3;
        temp1_1_reg_386 <= temp1_1_fu_141_p2;
        temp1_reg_376 <= temp1_fu_113_p2;
        trunc_ln208_1_reg_396 <= {{add_ln208_fu_175_p2[31:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln190_reg_372_pp0_iter16_reg == 1'd0))) begin
        res1_temp_2_reg_413 <= res1_temp_2_fu_268_p3;
        res2_temp_5_reg_418 <= res2_temp_5_fu_294_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln190_reg_372_pp0_iter16_reg == 1'd1))) begin
        temp_1_reg_423 <= grp_MUL_MOD_fu_100_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln190_reg_372_pp0_iter15_reg == 1'd0))) begin
        temp_reg_407 <= grp_MUL_MOD_fu_90_ap_return;
    end
end

always @ (*) begin
    if ((icmp_ln190_reg_372_pp0_iter17_reg == 1'd1)) begin
        ap_phi_mux_phi_ln215_1_phi_fu_84_p4 = add_ln210_fu_329_p2;
    end else if ((icmp_ln190_reg_372_pp0_iter17_reg == 1'd0)) begin
        ap_phi_mux_phi_ln215_1_phi_fu_84_p4 = res2_temp_5_reg_418;
    end else begin
        ap_phi_mux_phi_ln215_1_phi_fu_84_p4 = ap_phi_reg_pp0_iter18_phi_ln215_1_reg_81;
    end
end

always @ (*) begin
    if ((icmp_ln190_reg_372_pp0_iter17_reg == 1'd1)) begin
        ap_phi_mux_phi_ln215_phi_fu_75_p4 = add_ln208_1_reg_402_pp0_iter17_reg;
    end else if ((icmp_ln190_reg_372_pp0_iter17_reg == 1'd0)) begin
        ap_phi_mux_phi_ln215_phi_fu_75_p4 = res1_temp_2_reg_413;
    end else begin
        ap_phi_mux_phi_ln215_phi_fu_75_p4 = ap_phi_reg_pp0_iter18_phi_ln215_reg_72;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp48)) begin
        grp_MUL_MOD_fu_100_ap_ce = 1'b1;
    end else begin
        grp_MUL_MOD_fu_100_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp27)) begin
        grp_MUL_MOD_fu_90_ap_ce = 1'b1;
    end else begin
        grp_MUL_MOD_fu_90_ap_ce = 1'b0;
    end
end

assign add_ln208_1_fu_231_p2 = ($signed(zext_ln208_fu_227_p1) + $signed(sext_ln208_fu_216_p1));

assign add_ln208_fu_175_p2 = (zext_ln76_fu_131_p1 + 32'd1);

assign add_ln210_fu_329_p2 = ($signed(zext_ln210_fu_325_p1) + $signed(sext_ln210_fu_314_p1));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp48 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_phi_reg_pp0_iter18_phi_ln215_1_reg_81 = 'bx;

assign ap_phi_reg_pp0_iter18_phi_ln215_reg_72 = 'bx;

assign ap_return_0 = ap_phi_mux_phi_ln215_phi_fu_75_p4;

assign ap_return_1 = ap_phi_mux_phi_ln215_1_phi_fu_84_p4;

assign icmp_ln190_fu_107_p2 = ((op_int_reg == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln76_1_fu_256_p2 = (($signed(res1_temp_fu_237_p2) < $signed(zext_ln76_1_fu_252_p1)) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_135_p2 = (($signed(temp1_fu_113_p2) < $signed(zext_ln76_fu_131_p1)) ? 1'b1 : 1'b0);

assign res1_temp_1_fu_262_p2 = (res1_temp_fu_237_p2 - zext_ln76_1_fu_252_p1);

assign res1_temp_2_fu_268_p3 = ((icmp_ln76_1_fu_256_p2[0:0] == 1'b1) ? res1_temp_fu_237_p2 : res1_temp_1_fu_262_p2);

assign res1_temp_fu_237_p2 = (temp_reg_407 + input1_val_read_reg_366_pp0_iter16_reg);

assign res2_temp_1_fu_161_p2 = (zext_ln76_fu_131_p1 + res2_temp_fu_147_p2);

assign res2_temp_2_fu_167_p3 = ((tmp_fu_153_p3[0:0] == 1'b1) ? res2_temp_1_fu_161_p2 : res2_temp_fu_147_p2);

assign res2_temp_3_fu_276_p2 = (input1_val_read_reg_366_pp0_iter16_reg - temp_reg_407);

assign res2_temp_4_fu_288_p2 = (res2_temp_3_fu_276_p2 + zext_ln76_1_fu_252_p1);

assign res2_temp_5_fu_294_p3 = ((tmp_47_fu_280_p3[0:0] == 1'b1) ? res2_temp_4_fu_288_p2 : res2_temp_3_fu_276_p2);

assign res2_temp_fu_147_p2 = (input1_val_int_reg - input2_val_int_reg);

assign select_ln208_fu_220_p3 = ((trunc_ln186_fu_202_p1[0:0] == 1'b1) ? trunc_ln208_1_reg_396 : 31'd0);

assign select_ln210_fu_318_p3 = ((trunc_ln209_fu_302_p1[0:0] == 1'b1) ? trunc_ln208_1_reg_396_pp0_iter17_reg : 31'd0);

assign sext_ln208_fu_216_p1 = $signed(trunc_ln_fu_206_p4);

assign sext_ln210_fu_314_p1 = $signed(trunc_ln1_fu_305_p4);

assign temp1_1_fu_141_p2 = (temp1_fu_113_p2 - zext_ln76_fu_131_p1);

assign temp1_2_fu_196_p3 = ((xor_ln76_fu_191_p2[0:0] == 1'b1) ? temp1_1_reg_386 : temp1_reg_376);

assign temp1_fu_113_p2 = (input2_val_int_reg + input1_val_int_reg);

assign tmp_47_fu_280_p3 = res2_temp_3_fu_276_p2[32'd31];

assign tmp_fu_153_p3 = res2_temp_fu_147_p2[32'd31];

assign trunc_ln186_fu_202_p1 = temp1_2_fu_196_p3[0:0];

assign trunc_ln1_fu_305_p4 = {{temp_1_reg_423[31:1]}};

assign trunc_ln209_fu_302_p1 = temp_1_reg_423[0:0];

assign trunc_ln_fu_206_p4 = {{temp1_2_fu_196_p3[31:1]}};

assign xor_ln76_fu_191_p2 = (icmp_ln76_reg_381 ^ 1'd1);

assign zext_ln208_fu_227_p1 = select_ln208_fu_220_p3;

assign zext_ln210_fu_325_p1 = select_ln210_fu_318_p3;

assign zext_ln76_1_fu_252_p1 = zext_ln76_3_cast_fu_241_p5;

assign zext_ln76_fu_131_p1 = zext_ln76_cast_fu_119_p5;

endmodule //Crypto1_Configurable_PE_2
