-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
-- Date        : Tue Dec  9 21:08:13 2025
-- Host        : Vasile-Laptop running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/Facultate/AN3/Sem1/SSC/Proiect/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA_delta_perceptron/Perceptron-FPGA/Perceptron.gen/sources_1/bd/design_1/ip/design_1_Control_0_0/design_1_Control_0_0_sim_netlist.vhdl
-- Design      : design_1_Control_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Control_0_0_FPU_adder is
  port (
    adder1_done : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sum_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    clk : in STD_LOGIC;
    w : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_onehot_cur_state_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst : in STD_LOGIC;
    \B_mantissa_reg[21]_0\ : in STD_LOGIC;
    \B_mantissa_reg[17]_0\ : in STD_LOGIC;
    \B_mantissa_reg[16]_0\ : in STD_LOGIC;
    \B_mantissa_reg[15]_0\ : in STD_LOGIC;
    \B_mantissa_reg[14]_0\ : in STD_LOGIC;
    \B_mantissa_reg[13]_0\ : in STD_LOGIC;
    \B_mantissa_reg[12]_0\ : in STD_LOGIC;
    \B_mantissa_reg[11]_0\ : in STD_LOGIC;
    \B_mantissa_reg[10]_0\ : in STD_LOGIC;
    \B_mantissa_reg[5]_0\ : in STD_LOGIC;
    \B_mantissa_reg[3]_0\ : in STD_LOGIC;
    adder2_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Control_0_0_FPU_adder : entity is "FPU_adder";
end design_1_Control_0_0_FPU_adder;

architecture STRUCTURE of design_1_Control_0_0_FPU_adder is
  signal A_exp0 : STD_LOGIC;
  signal \A_exp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal A_mantissa : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal A_mantissa11_in : STD_LOGIC;
  signal A_mantissa60 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \A_mantissa[0]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_3__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_8__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_13_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_4__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_4__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_7__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_4__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_6__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_12__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_13__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_14__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_15__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_16_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_17_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_18_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_19_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_20_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_21_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_22_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_4__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_9__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_7__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_9__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_11__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_13_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_9__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_1_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_12__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_13_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_14_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_15_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_16_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_17_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_18_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_19_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_20__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_21__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_22__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_23__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_24_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_25_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_26_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_27_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_28_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_29_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_30_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_31_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_32_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_9__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_7__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_10__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_7__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_6__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_7__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_4__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_5__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa_reg[17]_i_6_n_1\ : STD_LOGIC;
  signal \A_mantissa_reg[17]_i_6_n_2\ : STD_LOGIC;
  signal \A_mantissa_reg[17]_i_6_n_3\ : STD_LOGIC;
  signal \A_mantissa_reg[24]_i_10_n_3\ : STD_LOGIC;
  signal \A_mantissa_reg[24]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa_reg[24]_i_11_n_1\ : STD_LOGIC;
  signal \A_mantissa_reg[24]_i_11_n_2\ : STD_LOGIC;
  signal \A_mantissa_reg[24]_i_11_n_3\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[23]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[24]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal A_sgn_reg_n_0 : STD_LOGIC;
  signal B_exp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B_mantissa : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal B_mantissa60 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \B_mantissa[0]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[0]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_12_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_4__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_5__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_6__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_8__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_3__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_6__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_12_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_12_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_12_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_7__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_12__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_13__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_14__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_15__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_16_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_17_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_18_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_19_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_20_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_21_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_22_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_8__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_5__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_12_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_13_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_14_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_3__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_11__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_12_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_13_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_14_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_8__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_1_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_12_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_13_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_14_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_15_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_16_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_17_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_18_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_19_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_20_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_21_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_22_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_24_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_25_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_26__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_27__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_28_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_29_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_30_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_31_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_32_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_33_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_34_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_35_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_36_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_37_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_38_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_39_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_40_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_4__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_8__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_8__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_4__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_6__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_5__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_3__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_4__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa_reg[17]_i_6_n_1\ : STD_LOGIC;
  signal \B_mantissa_reg[17]_i_6_n_2\ : STD_LOGIC;
  signal \B_mantissa_reg[17]_i_6_n_3\ : STD_LOGIC;
  signal \B_mantissa_reg[21]_i_9_n_3\ : STD_LOGIC;
  signal \B_mantissa_reg[24]_i_23_n_0\ : STD_LOGIC;
  signal \B_mantissa_reg[24]_i_23_n_1\ : STD_LOGIC;
  signal \B_mantissa_reg[24]_i_23_n_2\ : STD_LOGIC;
  signal \B_mantissa_reg[24]_i_23_n_3\ : STD_LOGIC;
  signal \B_mantissa_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa_reg[24]_i_4_n_1\ : STD_LOGIC;
  signal \B_mantissa_reg[24]_i_4_n_2\ : STD_LOGIC;
  signal \B_mantissa_reg[24]_i_4_n_3\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[23]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[24]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal B_sgn : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_9_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_state_reg[2]_i_4_n_1\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_4_n_2\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal \^adder1_done\ : STD_LOGIC;
  signal done0 : STD_LOGIC;
  signal in18 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sum_exp0 : STD_LOGIC;
  signal \sum_exp[0]_i_1_n_0\ : STD_LOGIC;
  signal \sum_exp[1]_i_1_n_0\ : STD_LOGIC;
  signal \sum_exp[2]_i_1_n_0\ : STD_LOGIC;
  signal \sum_exp[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_exp[4]_i_1_n_0\ : STD_LOGIC;
  signal \sum_exp[4]_i_3_n_0\ : STD_LOGIC;
  signal \sum_exp[4]_i_4_n_0\ : STD_LOGIC;
  signal \sum_exp[4]_i_5_n_0\ : STD_LOGIC;
  signal \sum_exp[4]_i_6_n_0\ : STD_LOGIC;
  signal \sum_exp[5]_i_1_n_0\ : STD_LOGIC;
  signal \sum_exp[6]_i_1_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_10_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_11_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_12_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_6_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_7__2_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_8__2_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_9_n_0\ : STD_LOGIC;
  signal \sum_exp_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \sum_exp_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \sum_exp_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \sum_exp_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \sum_exp_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \sum_exp_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \sum_exp_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \sum_exp_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \sum_exp_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \sum_exp_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \sum_exp_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \sum_exp_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \sum_exp_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[7]\ : STD_LOGIC;
  signal sum_mantissa0 : STD_LOGIC;
  signal \sum_mantissa[0]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[0]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[10]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[10]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[12]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[12]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[13]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[14]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[14]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[16]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[16]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[17]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[17]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[18]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[18]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[20]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[20]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[21]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[21]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[22]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[22]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[2]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[2]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_12_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[4]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[4]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[5]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[5]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[6]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[6]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[8]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[8]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[9]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[9]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal sum_sgn : STD_LOGIC;
  signal sum_sgn_i_10_n_0 : STD_LOGIC;
  signal sum_sgn_i_11_n_0 : STD_LOGIC;
  signal sum_sgn_i_12_n_0 : STD_LOGIC;
  signal sum_sgn_i_13_n_0 : STD_LOGIC;
  signal sum_sgn_i_14_n_0 : STD_LOGIC;
  signal sum_sgn_i_15_n_0 : STD_LOGIC;
  signal sum_sgn_i_17_n_0 : STD_LOGIC;
  signal sum_sgn_i_18_n_0 : STD_LOGIC;
  signal sum_sgn_i_19_n_0 : STD_LOGIC;
  signal sum_sgn_i_1_n_0 : STD_LOGIC;
  signal sum_sgn_i_20_n_0 : STD_LOGIC;
  signal sum_sgn_i_21_n_0 : STD_LOGIC;
  signal sum_sgn_i_22_n_0 : STD_LOGIC;
  signal sum_sgn_i_23_n_0 : STD_LOGIC;
  signal sum_sgn_i_24_n_0 : STD_LOGIC;
  signal sum_sgn_i_25_n_0 : STD_LOGIC;
  signal sum_sgn_i_26_n_0 : STD_LOGIC;
  signal sum_sgn_i_27_n_0 : STD_LOGIC;
  signal sum_sgn_i_28_n_0 : STD_LOGIC;
  signal sum_sgn_i_29_n_0 : STD_LOGIC;
  signal sum_sgn_i_30_n_0 : STD_LOGIC;
  signal sum_sgn_i_31_n_0 : STD_LOGIC;
  signal sum_sgn_i_32_n_0 : STD_LOGIC;
  signal sum_sgn_i_5_n_0 : STD_LOGIC;
  signal sum_sgn_i_6_n_0 : STD_LOGIC;
  signal sum_sgn_i_8_n_0 : STD_LOGIC;
  signal sum_sgn_i_9_n_0 : STD_LOGIC;
  signal sum_sgn_reg_i_16_n_0 : STD_LOGIC;
  signal sum_sgn_reg_i_16_n_1 : STD_LOGIC;
  signal sum_sgn_reg_i_16_n_2 : STD_LOGIC;
  signal sum_sgn_reg_i_16_n_3 : STD_LOGIC;
  signal sum_sgn_reg_i_3_n_3 : STD_LOGIC;
  signal sum_sgn_reg_i_4_n_0 : STD_LOGIC;
  signal sum_sgn_reg_i_4_n_1 : STD_LOGIC;
  signal sum_sgn_reg_i_4_n_2 : STD_LOGIC;
  signal sum_sgn_reg_i_4_n_3 : STD_LOGIC;
  signal sum_sgn_reg_i_7_n_0 : STD_LOGIC;
  signal sum_sgn_reg_i_7_n_1 : STD_LOGIC;
  signal sum_sgn_reg_i_7_n_2 : STD_LOGIC;
  signal sum_sgn_reg_i_7_n_3 : STD_LOGIC;
  signal sum_sgn_reg_n_0 : STD_LOGIC;
  signal \NLW_A_mantissa_reg[24]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_A_mantissa_reg[24]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_mantissa_reg[21]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_mantissa_reg[21]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_mantissa_reg[24]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_exp_reg[7]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sum_exp_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sum_mantissa_reg[24]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[24]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_sum_sgn_reg_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sgn_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_sum_sgn_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sgn_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sgn_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \A_mantissa[0]_i_1\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_11\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_6\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_7\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_10\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_12\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_2\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_6__0\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_7\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_8\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_13\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_3__3\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_4__0\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_6\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_8\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_9\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_10\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_2\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_4__2\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_5\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_8\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_10\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_2\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_4__2\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_7__2\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_10\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_2\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_4__2\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_5\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_11\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_2\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_4__2\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_6__2\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \A_mantissa[17]_i_16\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \A_mantissa[17]_i_2\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \A_mantissa[17]_i_20\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \A_mantissa[17]_i_21\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \A_mantissa[17]_i_4__2\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \A_mantissa[17]_i_5\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_5\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_7__3\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_8\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \A_mantissa[19]_i_2\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \A_mantissa[19]_i_6\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \A_mantissa[19]_i_7\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \A_mantissa[1]_i_7\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \A_mantissa[20]_i_5\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \A_mantissa[20]_i_6\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \A_mantissa[20]_i_9\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_12\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_2\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_5\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_7\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_9__2\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \A_mantissa[22]_i_12\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \A_mantissa[22]_i_13\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \A_mantissa[22]_i_6\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \A_mantissa[22]_i_7\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \A_mantissa[23]_i_3\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_12__1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_14\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_15\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_18\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_24\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_25\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_26\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_27\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_28\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_29\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_31\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_32\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_4\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_11\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_5\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_8\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \A_mantissa[3]_i_12\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \A_mantissa[3]_i_2\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \A_mantissa[3]_i_3\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_2\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_6__2\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_7__2\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_8\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \A_mantissa[5]_i_2\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \A_mantissa[5]_i_3\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \A_mantissa[5]_i_5\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \A_mantissa[5]_i_8\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \A_mantissa[6]_i_7\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \A_mantissa[7]_i_3\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \A_mantissa[7]_i_8\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_5\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_7\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_11\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_2\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_9\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \B_mantissa[10]_i_10\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \B_mantissa[10]_i_12\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \B_mantissa[10]_i_7\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \B_mantissa[10]_i_8__3\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_11\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_7\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_12\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_4__1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_6\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_9\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_10\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_4\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_5\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_8\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_11\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_4\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_5\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_7__0\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \B_mantissa[15]_i_10\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \B_mantissa[15]_i_4\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \B_mantissa[15]_i_5\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_11\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_4\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_7__3\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \B_mantissa[17]_i_20\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \B_mantissa[17]_i_21\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \B_mantissa[17]_i_4\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_4\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_7\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_9\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \B_mantissa[19]_i_7\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \B_mantissa[1]_i_7\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \B_mantissa[20]_i_5\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \B_mantissa[20]_i_8\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \B_mantissa[21]_i_11\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \B_mantissa[21]_i_14\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \B_mantissa[21]_i_7\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \B_mantissa[21]_i_8\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_12\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_13\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_14\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_6\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_7\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \B_mantissa[23]_i_3\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_20\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_25\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_26__0\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_27__0\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_28\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_30\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_31\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_32\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_33\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_34\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_35\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_40\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_9\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \B_mantissa[2]_i_10\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \B_mantissa[2]_i_8\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \B_mantissa[3]_i_5\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \B_mantissa[3]_i_9\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_10\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_4\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_6\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_8__1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_9\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \B_mantissa[5]_i_3\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \B_mantissa[5]_i_5\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \B_mantissa[5]_i_8\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \B_mantissa[6]_i_4\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \B_mantissa[6]_i_7\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \B_mantissa[7]_i_3\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \B_mantissa[7]_i_6\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \B_mantissa[7]_i_8\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_3\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_6\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_7\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_10\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_6\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_7\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_3\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_3\ : label is "soft_lutpair498";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "align_state:001,addition_state:010,output_state:100,normalize_state:011,wait_state:000,iSTATE:101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "align_state:001,addition_state:010,output_state:100,normalize_state:011,wait_state:000,iSTATE:101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "align_state:001,addition_state:010,output_state:100,normalize_state:011,wait_state:000,iSTATE:101";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \sum_exp_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_exp_reg[7]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sum_mantissa[0]_i_2\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \sum_mantissa[23]_i_2\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \sum_mantissa[24]_i_3\ : label is "soft_lutpair537";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[11]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[11]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[15]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[15]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[19]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[19]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[23]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[23]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[24]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[24]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[3]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[3]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[7]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[7]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of sum_sgn_reg_i_16 : label is 11;
  attribute COMPARATOR_THRESHOLD of sum_sgn_reg_i_3 : label is 11;
  attribute COMPARATOR_THRESHOLD of sum_sgn_reg_i_4 : label is 11;
  attribute COMPARATOR_THRESHOLD of sum_sgn_reg_i_7 : label is 11;
begin
  \FSM_sequential_state_reg[0]_0\(0) <= \^fsm_sequential_state_reg[0]_0\(0);
  adder1_done <= \^adder1_done\;
\A_exp[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => \FSM_onehot_cur_state_reg[3]\(0),
      I2 => rst,
      I3 => state(2),
      I4 => state(1),
      O => A_exp0
    );
\A_exp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => w(23),
      Q => \A_exp__0\(0),
      R => '0'
    );
\A_exp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => w(24),
      Q => \A_exp__0\(1),
      R => '0'
    );
\A_exp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => w(25),
      Q => \A_exp__0\(2),
      R => '0'
    );
\A_exp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => w(26),
      Q => \A_exp__0\(3),
      R => '0'
    );
\A_exp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => w(27),
      Q => \A_exp__0\(4),
      R => '0'
    );
\A_exp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => w(28),
      Q => \A_exp__0\(5),
      R => '0'
    );
\A_exp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => w(29),
      Q => \A_exp__0\(6),
      R => '0'
    );
\A_exp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => w(30),
      Q => \A_exp__0\(7),
      R => '0'
    );
\A_mantissa[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \A_mantissa[0]_i_2_n_0\,
      I1 => \A_mantissa[0]_i_3_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => w(0),
      O => A_mantissa(0)
    );
\A_mantissa[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A808A808A80"
    )
        port map (
      I0 => \A_mantissa[21]_i_9__2_n_0\,
      I1 => \A_mantissa[1]_i_4__0_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[0]_i_4__3_n_0\,
      I4 => \A_mantissa[24]_i_17_n_0\,
      I5 => \A_mantissa_reg_n_0_[0]\,
      O => \A_mantissa[0]_i_2_n_0\
    );
\A_mantissa[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \A_mantissa[24]_i_16_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(3),
      I5 => A_mantissa60(4),
      O => \A_mantissa[0]_i_3_n_0\
    );
\A_mantissa[0]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \A_mantissa[2]_i_10_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[2]_i_11_n_0\,
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[4]_i_9_n_0\,
      I5 => \A_mantissa[0]_i_5_n_0\,
      O => \A_mantissa[0]_i_4__3_n_0\
    );
\A_mantissa[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => \A_mantissa_reg_n_0_[8]\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa_reg_n_0_[16]\,
      I4 => A_mantissa60(4),
      I5 => \A_mantissa_reg_n_0_[0]\,
      O => \A_mantissa[0]_i_5_n_0\
    );
\A_mantissa[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4F4F44"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => w(10),
      I2 => \A_mantissa[10]_i_2_n_0\,
      I3 => \A_mantissa[10]_i_3__3_n_0\,
      I4 => \A_mantissa[10]_i_4_n_0\,
      O => A_mantissa(10)
    );
\A_mantissa[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDCFDDFFFF0000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[14]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[10]_i_11_n_0\,
      I5 => A_mantissa60(2),
      O => \A_mantissa[10]_i_10_n_0\
    );
\A_mantissa[10]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFDD"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[10]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => A_mantissa60(3),
      O => \A_mantissa[10]_i_11_n_0\
    );
\A_mantissa[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00BAFFFF"
    )
        port map (
      I0 => \A_mantissa[24]_i_17_n_0\,
      I1 => \A_mantissa[11]_i_7_n_0\,
      I2 => \A_mantissa[24]_i_19_n_0\,
      I3 => \A_mantissa_reg_n_0_[10]\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \A_mantissa[10]_i_5_n_0\,
      O => \A_mantissa[10]_i_2_n_0\
    );
\A_mantissa[10]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC000023200000"
    )
        port map (
      I0 => \A_mantissa[11]_i_9_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[13]_i_9_n_0\,
      I4 => \A_mantissa[22]_i_9__3_n_0\,
      I5 => \A_mantissa[10]_i_6_n_0\,
      O => \A_mantissa[10]_i_3__3_n_0\
    );
\A_mantissa[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AFFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_9__2_n_0\,
      I1 => \A_mantissa[11]_i_10_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[10]_i_7_n_0\,
      I4 => \A_mantissa[10]_i_8__1_n_0\,
      O => \A_mantissa[10]_i_4_n_0\
    );
\A_mantissa[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2008888800088888"
    )
        port map (
      I0 => \A_mantissa[24]_i_16_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(3),
      I5 => A_mantissa60(0),
      O => \A_mantissa[10]_i_5_n_0\
    );
\A_mantissa[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[10]_i_9_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[12]_i_11_n_0\,
      O => \A_mantissa[10]_i_6_n_0\
    );
\A_mantissa[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[12]_i_12_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[10]_i_10_n_0\,
      O => \A_mantissa[10]_i_7_n_0\
    );
\A_mantissa[10]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555150055555555"
    )
        port map (
      I0 => \A_mantissa[24]_i_17_n_0\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa[22]_i_5_n_0\,
      I3 => \A_mantissa[22]_i_6_n_0\,
      I4 => \A_mantissa[12]_i_6_n_0\,
      I5 => \A_mantissa[24]_i_19_n_0\,
      O => \A_mantissa[10]_i_8__1_n_0\
    );
\A_mantissa[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044F04400"
    )
        port map (
      I0 => \A_mantissa[22]_i_5_n_0\,
      I1 => \A_mantissa_reg_n_0_[7]\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[18]_i_5_n_0\,
      I4 => \A_mantissa_reg_n_0_[3]\,
      I5 => \A_mantissa[17]_i_19_n_0\,
      O => \A_mantissa[10]_i_9_n_0\
    );
\A_mantissa[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \A_mantissa[11]_i_2_n_0\,
      I1 => \A_mantissa[11]_i_3__1_n_0\,
      I2 => \A_mantissa_reg_n_0_[11]\,
      I3 => \A_mantissa[11]_i_4__0_n_0\,
      I4 => \A_mantissa[11]_i_5__0_n_0\,
      I5 => \A_mantissa[11]_i_6__0_n_0\,
      O => A_mantissa(11)
    );
\A_mantissa[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[13]_i_11_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[11]_i_11_n_0\,
      O => \A_mantissa[11]_i_10_n_0\
    );
\A_mantissa[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDCFDDFFFF0000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[11]_i_12_n_0\,
      I5 => A_mantissa60(2),
      O => \A_mantissa[11]_i_11_n_0\
    );
\A_mantissa[11]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFDD"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[11]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[19]\,
      I3 => A_mantissa60(3),
      O => \A_mantissa[11]_i_12_n_0\
    );
\A_mantissa[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w(11),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[11]_i_2_n_0\
    );
\A_mantissa[11]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454555555555"
    )
        port map (
      I0 => \A_mantissa[24]_i_17_n_0\,
      I1 => \A_mantissa[11]_i_7_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[11]_i_8_n_0\,
      I4 => \A_mantissa[22]_i_7_n_0\,
      I5 => \A_mantissa[24]_i_19_n_0\,
      O => \A_mantissa[11]_i_3__1_n_0\
    );
\A_mantissa[11]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"622A0000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[24]_i_16_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[11]_i_4__0_n_0\
    );
\A_mantissa[11]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3BC80800000000"
    )
        port map (
      I0 => \A_mantissa[11]_i_9_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[13]_i_9_n_0\,
      I4 => \A_mantissa[12]_i_8_n_0\,
      I5 => \A_mantissa[22]_i_9__3_n_0\,
      O => \A_mantissa[11]_i_5__0_n_0\
    );
\A_mantissa[11]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \A_mantissa[11]_i_10_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[12]_i_9_n_0\,
      I3 => \A_mantissa[21]_i_9__2_n_0\,
      O => \A_mantissa[11]_i_6__0_n_0\
    );
\A_mantissa[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE007FFF"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      O => \A_mantissa[11]_i_7_n_0\
    );
\A_mantissa[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A8"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      O => \A_mantissa[11]_i_8_n_0\
    );
\A_mantissa[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[0]\,
      I1 => \A_mantissa_reg_n_0_[8]\,
      I2 => \A_mantissa[18]_i_5_n_0\,
      I3 => \A_mantissa[17]_i_19_n_0\,
      I4 => \A_mantissa_reg_n_0_[4]\,
      I5 => \A_mantissa[22]_i_5_n_0\,
      O => \A_mantissa[11]_i_9_n_0\
    );
\A_mantissa[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F444F4444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => w(12),
      I2 => \A_mantissa[12]_i_2_n_0\,
      I3 => \A_mantissa[12]_i_3__3_n_0\,
      I4 => \A_mantissa[12]_i_4__0_n_0\,
      I5 => \A_mantissa[12]_i_5_n_0\,
      O => A_mantissa(12)
    );
\A_mantissa[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828080828080888"
    )
        port map (
      I0 => \A_mantissa[24]_i_19_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(3),
      I3 => A_mantissa60(0),
      I4 => A_mantissa60(2),
      I5 => A_mantissa60(1),
      O => \A_mantissa[12]_i_10_n_0\
    );
\A_mantissa[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => \A_mantissa_reg_n_0_[9]\,
      I2 => \A_mantissa[18]_i_5_n_0\,
      I3 => \A_mantissa[17]_i_19_n_0\,
      I4 => \A_mantissa_reg_n_0_[5]\,
      I5 => \A_mantissa[22]_i_5_n_0\,
      O => \A_mantissa[12]_i_11_n_0\
    );
\A_mantissa[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF470000FF47"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[20]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[12]_i_13_n_0\,
      O => \A_mantissa[12]_i_12_n_0\
    );
\A_mantissa[12]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5F3"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => \A_mantissa_reg_n_0_[16]\,
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(3),
      O => \A_mantissa[12]_i_13_n_0\
    );
\A_mantissa[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00BAFFFF"
    )
        port map (
      I0 => \A_mantissa[24]_i_17_n_0\,
      I1 => \A_mantissa[12]_i_6_n_0\,
      I2 => \A_mantissa[24]_i_19_n_0\,
      I3 => \A_mantissa_reg_n_0_[12]\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \A_mantissa[12]_i_7_n_0\,
      O => \A_mantissa[12]_i_2_n_0\
    );
\A_mantissa[12]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1013FFFF"
    )
        port map (
      I0 => \A_mantissa[13]_i_9_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[15]_i_8_n_0\,
      I4 => \A_mantissa[22]_i_9__3_n_0\,
      O => \A_mantissa[12]_i_3__3_n_0\
    );
\A_mantissa[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \A_mantissa[12]_i_8_n_0\,
      I1 => A_mantissa60(0),
      O => \A_mantissa[12]_i_4__0_n_0\
    );
\A_mantissa[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF202A"
    )
        port map (
      I0 => \A_mantissa[21]_i_9__2_n_0\,
      I1 => \A_mantissa[13]_i_10_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[12]_i_9_n_0\,
      I4 => \A_mantissa[12]_i_10_n_0\,
      I5 => \A_mantissa[24]_i_17_n_0\,
      O => \A_mantissa[12]_i_5_n_0\
    );
\A_mantissa[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0037FF"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      O => \A_mantissa[12]_i_6_n_0\
    );
\A_mantissa[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AA880002AA8000"
    )
        port map (
      I0 => \A_mantissa[24]_i_16_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[12]_i_7_n_0\
    );
\A_mantissa[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[12]_i_11_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[14]_i_9_n_0\,
      O => \A_mantissa[12]_i_8_n_0\
    );
\A_mantissa[12]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[14]_i_11_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[12]_i_12_n_0\,
      O => \A_mantissa[12]_i_9_n_0\
    );
\A_mantissa[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAAABAB"
    )
        port map (
      I0 => \A_mantissa[13]_i_2_n_0\,
      I1 => \A_mantissa[13]_i_3_n_0\,
      I2 => \A_mantissa[13]_i_4__2_n_0\,
      I3 => \A_mantissa[13]_i_5_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[13]_i_6_n_0\,
      O => A_mantissa(13)
    );
\A_mantissa[13]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[15]_i_11_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[13]_i_11_n_0\,
      O => \A_mantissa[13]_i_10_n_0\
    );
\A_mantissa[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F5F0FFF3F3"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[17]\,
      I1 => \A_mantissa_reg_n_0_[13]\,
      I2 => A_mantissa60(4),
      I3 => \A_mantissa_reg_n_0_[21]\,
      I4 => A_mantissa60(3),
      I5 => A_mantissa60(2),
      O => \A_mantissa[13]_i_11_n_0\
    );
\A_mantissa[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w(13),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[13]_i_2_n_0\
    );
\A_mantissa[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1FFF1F"
    )
        port map (
      I0 => \A_mantissa[13]_i_7_n_0\,
      I1 => \A_mantissa_reg_n_0_[13]\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \A_mantissa[24]_i_16_n_0\,
      I4 => \A_mantissa[13]_i_8_n_0\,
      O => \A_mantissa[13]_i_3_n_0\
    );
\A_mantissa[13]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1013FFFF"
    )
        port map (
      I0 => \A_mantissa[14]_i_9_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[16]_i_8_n_0\,
      I4 => \A_mantissa[22]_i_9__3_n_0\,
      O => \A_mantissa[13]_i_4__2_n_0\
    );
\A_mantissa[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[13]_i_9_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[15]_i_8_n_0\,
      O => \A_mantissa[13]_i_5_n_0\
    );
\A_mantissa[13]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AFFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_9__2_n_0\,
      I1 => \A_mantissa[14]_i_10_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[13]_i_10_n_0\,
      I4 => \A_mantissa[13]_i_7_n_0\,
      O => \A_mantissa[13]_i_6_n_0\
    );
\A_mantissa[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540000FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[24]_i_17_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(3),
      I5 => \A_mantissa[16]_i_7_n_0\,
      O => \A_mantissa[13]_i_7_n_0\
    );
\A_mantissa[13]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"99D5"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      O => \A_mantissa[13]_i_8_n_0\
    );
\A_mantissa[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[2]\,
      I1 => \A_mantissa_reg_n_0_[10]\,
      I2 => \A_mantissa[18]_i_5_n_0\,
      I3 => \A_mantissa[17]_i_19_n_0\,
      I4 => \A_mantissa_reg_n_0_[6]\,
      I5 => \A_mantissa[22]_i_5_n_0\,
      O => \A_mantissa[13]_i_9_n_0\
    );
\A_mantissa[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABABAA"
    )
        port map (
      I0 => \A_mantissa[14]_i_2_n_0\,
      I1 => \A_mantissa[14]_i_3_n_0\,
      I2 => \A_mantissa[14]_i_4__2_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[15]_i_5_n_0\,
      I5 => \A_mantissa[14]_i_5_n_0\,
      O => A_mantissa(14)
    );
\A_mantissa[14]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[16]_i_12_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[14]_i_11_n_0\,
      O => \A_mantissa[14]_i_10_n_0\
    );
\A_mantissa[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F5F0FFF3F3"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[18]\,
      I1 => \A_mantissa_reg_n_0_[14]\,
      I2 => A_mantissa60(4),
      I3 => \A_mantissa_reg_n_0_[22]\,
      I4 => A_mantissa60(3),
      I5 => A_mantissa60(2),
      O => \A_mantissa[14]_i_11_n_0\
    );
\A_mantissa[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w(14),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[14]_i_2_n_0\
    );
\A_mantissa[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1FFFFFF11111111"
    )
        port map (
      I0 => \A_mantissa[14]_i_6_n_0\,
      I1 => \A_mantissa_reg_n_0_[14]\,
      I2 => A_mantissa60(0),
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \A_mantissa[14]_i_7__2_n_0\,
      I5 => \A_mantissa[14]_i_8__0_n_0\,
      O => \A_mantissa[14]_i_3_n_0\
    );
\A_mantissa[14]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04C4FFFF"
    )
        port map (
      I0 => \A_mantissa[14]_i_9_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[16]_i_8_n_0\,
      I4 => \A_mantissa[22]_i_9__3_n_0\,
      O => \A_mantissa[14]_i_4__2_n_0\
    );
\A_mantissa[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AFFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_9__2_n_0\,
      I1 => \A_mantissa[15]_i_9_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[14]_i_10_n_0\,
      I4 => \A_mantissa[14]_i_6_n_0\,
      O => \A_mantissa[14]_i_5_n_0\
    );
\A_mantissa[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000028FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[24]_i_17_n_0\,
      I5 => \A_mantissa[16]_i_7_n_0\,
      O => \A_mantissa[14]_i_6_n_0\
    );
\A_mantissa[14]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(3),
      O => \A_mantissa[14]_i_7__2_n_0\
    );
\A_mantissa[14]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666A0000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[21]_i_9__2_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[14]_i_8__0_n_0\
    );
\A_mantissa[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[3]\,
      I1 => \A_mantissa_reg_n_0_[11]\,
      I2 => \A_mantissa[18]_i_5_n_0\,
      I3 => \A_mantissa[17]_i_19_n_0\,
      I4 => \A_mantissa_reg_n_0_[7]\,
      I5 => \A_mantissa[22]_i_5_n_0\,
      O => \A_mantissa[14]_i_9_n_0\
    );
\A_mantissa[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAAABAB"
    )
        port map (
      I0 => \A_mantissa[15]_i_2_n_0\,
      I1 => \A_mantissa[15]_i_3_n_0\,
      I2 => \A_mantissa[15]_i_4__2_n_0\,
      I3 => \A_mantissa[15]_i_5_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[15]_i_6_n_0\,
      O => A_mantissa(15)
    );
\A_mantissa[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[0]\,
      I1 => \A_mantissa[22]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[8]\,
      I3 => \A_mantissa[17]_i_19_n_0\,
      O => \A_mantissa[15]_i_10_n_0\
    );
\A_mantissa[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F5F0FFF3F3"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[19]\,
      I1 => \A_mantissa_reg_n_0_[15]\,
      I2 => A_mantissa60(4),
      I3 => \A_mantissa_reg_n_0_[23]\,
      I4 => A_mantissa60(3),
      I5 => A_mantissa60(2),
      O => \A_mantissa[15]_i_11_n_0\
    );
\A_mantissa[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w(15),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[15]_i_2_n_0\
    );
\A_mantissa[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4FFF4F"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => \A_mantissa[15]_i_7_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \A_mantissa[21]_i_9__2_n_0\,
      I4 => \A_mantissa[16]_i_6__2_n_0\,
      O => \A_mantissa[15]_i_3_n_0\
    );
\A_mantissa[15]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1013FFFF"
    )
        port map (
      I0 => \A_mantissa[16]_i_8_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[16]_i_9_n_0\,
      I4 => \A_mantissa[22]_i_9__3_n_0\,
      O => \A_mantissa[15]_i_4__2_n_0\
    );
\A_mantissa[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[15]_i_8_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[17]_i_10_n_0\,
      O => \A_mantissa[15]_i_5_n_0\
    );
\A_mantissa[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4700"
    )
        port map (
      I0 => \A_mantissa[16]_i_10_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[15]_i_9_n_0\,
      I3 => \A_mantissa[21]_i_9__2_n_0\,
      I4 => \A_mantissa[15]_i_7_n_0\,
      O => \A_mantissa[15]_i_6_n_0\
    );
\A_mantissa[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8AAA"
    )
        port map (
      I0 => \A_mantissa[16]_i_7_n_0\,
      I1 => \A_mantissa[24]_i_17_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(1),
      I5 => A_mantissa60(2),
      O => \A_mantissa[15]_i_7_n_0\
    );
\A_mantissa[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[4]\,
      I1 => \A_mantissa[22]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => \A_mantissa[17]_i_19_n_0\,
      I4 => \A_mantissa[18]_i_5_n_0\,
      I5 => \A_mantissa[15]_i_10_n_0\,
      O => \A_mantissa[15]_i_8_n_0\
    );
\A_mantissa[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FF47FFFF0000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => \A_mantissa[17]_i_16_n_0\,
      I4 => \A_mantissa[15]_i_11_n_0\,
      I5 => A_mantissa60(1),
      O => \A_mantissa[15]_i_9_n_0\
    );
\A_mantissa[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABABAA"
    )
        port map (
      I0 => \A_mantissa[16]_i_2_n_0\,
      I1 => \A_mantissa[16]_i_3_n_0\,
      I2 => \A_mantissa[16]_i_4__2_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[17]_i_5_n_0\,
      I5 => \A_mantissa[16]_i_5_n_0\,
      O => A_mantissa(16)
    );
\A_mantissa[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FF47FFFF0000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[22]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => \A_mantissa[17]_i_16_n_0\,
      I4 => \A_mantissa[16]_i_12_n_0\,
      I5 => A_mantissa60(1),
      O => \A_mantissa[16]_i_10_n_0\
    );
\A_mantissa[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => \A_mantissa[22]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[9]\,
      I3 => \A_mantissa[17]_i_19_n_0\,
      O => \A_mantissa[16]_i_11_n_0\
    );
\A_mantissa[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF55FF33FF0F"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[20]\,
      I1 => \A_mantissa_reg_n_0_[24]\,
      I2 => \A_mantissa_reg_n_0_[16]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(3),
      I5 => A_mantissa60(2),
      O => \A_mantissa[16]_i_12_n_0\
    );
\A_mantissa[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w(16),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[16]_i_2_n_0\
    );
\A_mantissa[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00FFFFDF00DF00"
    )
        port map (
      I0 => \A_mantissa[16]_i_6__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \A_mantissa[17]_i_9__2_n_0\,
      I4 => \A_mantissa_reg_n_0_[16]\,
      I5 => \A_mantissa[16]_i_7_n_0\,
      O => \A_mantissa[16]_i_3_n_0\
    );
\A_mantissa[16]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04C4FFFF"
    )
        port map (
      I0 => \A_mantissa[16]_i_8_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[16]_i_9_n_0\,
      I4 => \A_mantissa[22]_i_9__3_n_0\,
      O => \A_mantissa[16]_i_4__2_n_0\
    );
\A_mantissa[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAEFAA"
    )
        port map (
      I0 => \A_mantissa[16]_i_7_n_0\,
      I1 => \A_mantissa[17]_i_17_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[21]_i_9__2_n_0\,
      I4 => \A_mantissa[16]_i_10_n_0\,
      O => \A_mantissa[16]_i_5_n_0\
    );
\A_mantissa[16]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9995"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      O => \A_mantissa[16]_i_6__2_n_0\
    );
\A_mantissa[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE80000000"
    )
        port map (
      I0 => \A_mantissa[22]_i_7_n_0\,
      I1 => \A_mantissa[20]_i_6_n_0\,
      I2 => A_mantissa60(6),
      I3 => A_mantissa60(5),
      I4 => A_mantissa60(7),
      I5 => \A_mantissa_reg[24]_i_10_n_3\,
      O => \A_mantissa[16]_i_7_n_0\
    );
\A_mantissa[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[5]\,
      I1 => \A_mantissa[22]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[13]\,
      I3 => \A_mantissa[17]_i_19_n_0\,
      I4 => \A_mantissa[18]_i_5_n_0\,
      I5 => \A_mantissa[16]_i_11_n_0\,
      O => \A_mantissa[16]_i_8_n_0\
    );
\A_mantissa[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[7]\,
      I1 => \A_mantissa[22]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[15]\,
      I3 => \A_mantissa[17]_i_19_n_0\,
      I4 => \A_mantissa[18]_i_5_n_0\,
      I5 => \A_mantissa[18]_i_8_n_0\,
      O => \A_mantissa[16]_i_9_n_0\
    );
\A_mantissa[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAAABAB"
    )
        port map (
      I0 => \A_mantissa[17]_i_2_n_0\,
      I1 => \A_mantissa[17]_i_3_n_0\,
      I2 => \A_mantissa[17]_i_4__2_n_0\,
      I3 => \A_mantissa[17]_i_5_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[17]_i_7_n_0\,
      O => A_mantissa(17)
    );
\A_mantissa[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[6]\,
      I1 => \A_mantissa[22]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[14]\,
      I3 => \A_mantissa[17]_i_19_n_0\,
      I4 => \A_mantissa[18]_i_5_n_0\,
      I5 => \A_mantissa[17]_i_20_n_0\,
      O => \A_mantissa[17]_i_10_n_0\
    );
\A_mantissa[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \A_mantissa[22]_i_12_n_0\,
      I1 => \A_mantissa[18]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \A_mantissa[22]_i_5_n_0\,
      I4 => \A_mantissa_reg_n_0_[12]\,
      I5 => \A_mantissa[17]_i_19_n_0\,
      O => \A_mantissa[17]_i_11_n_0\
    );
\A_mantissa[17]_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(3),
      I1 => \A_exp__0\(3),
      O => \A_mantissa[17]_i_12__2_n_0\
    );
\A_mantissa[17]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      O => \A_mantissa[17]_i_13__2_n_0\
    );
\A_mantissa[17]_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(1),
      I1 => \A_exp__0\(1),
      O => \A_mantissa[17]_i_14__2_n_0\
    );
\A_mantissa[17]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      O => \A_mantissa[17]_i_15__2_n_0\
    );
\A_mantissa[17]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(4),
      O => \A_mantissa[17]_i_16_n_0\
    );
\A_mantissa[17]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[19]\,
      I3 => \A_mantissa[17]_i_16_n_0\,
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[17]_i_21_n_0\,
      O => \A_mantissa[17]_i_17_n_0\
    );
\A_mantissa[17]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF470000FF47FFFF"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => \A_mantissa[17]_i_16_n_0\,
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[17]_i_22_n_0\,
      O => \A_mantissa[17]_i_18_n_0\
    );
\A_mantissa[17]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(3),
      O => \A_mantissa[17]_i_19_n_0\
    );
\A_mantissa[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w(17),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[17]_i_2_n_0\
    );
\A_mantissa[17]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[2]\,
      I1 => \A_mantissa[22]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[10]\,
      I3 => \A_mantissa[17]_i_19_n_0\,
      O => \A_mantissa[17]_i_20_n_0\
    );
\A_mantissa[17]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(3),
      O => \A_mantissa[17]_i_21_n_0\
    );
\A_mantissa[17]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[22]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(3),
      O => \A_mantissa[17]_i_22_n_0\
    );
\A_mantissa[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44404444"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[17]\,
      I1 => \A_mantissa_reg[24]_i_10_n_3\,
      I2 => A_mantissa60(3),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[17]_i_8_n_0\,
      I5 => \A_mantissa[17]_i_9__2_n_0\,
      O => \A_mantissa[17]_i_3_n_0\
    );
\A_mantissa[17]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \A_mantissa[18]_i_6_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[22]_i_9__3_n_0\,
      O => \A_mantissa[17]_i_4__2_n_0\
    );
\A_mantissa[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[17]_i_10_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[17]_i_11_n_0\,
      O => \A_mantissa[17]_i_5_n_0\
    );
\A_mantissa[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFEEFFFF00000000"
    )
        port map (
      I0 => \A_mantissa[17]_i_16_n_0\,
      I1 => \A_mantissa[17]_i_17_n_0\,
      I2 => \A_mantissa[17]_i_18_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[17]_i_8_n_0\,
      I5 => \A_mantissa_reg[24]_i_10_n_3\,
      O => \A_mantissa[17]_i_7_n_0\
    );
\A_mantissa[17]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(5),
      I2 => A_mantissa60(6),
      O => \A_mantissa[17]_i_8_n_0\
    );
\A_mantissa[17]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666E0000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[21]_i_9__2_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[17]_i_9__2_n_0\
    );
\A_mantissa[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAFCAA00AA00AA"
    )
        port map (
      I0 => w(18),
      I1 => \A_mantissa[18]_i_2_n_0\,
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \A_mantissa[18]_i_3_n_0\,
      I5 => \A_mantissa[18]_i_4_n_0\,
      O => A_mantissa(18)
    );
\A_mantissa[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B3F3F3F"
    )
        port map (
      I0 => \A_mantissa[22]_i_6_n_0\,
      I1 => \A_mantissa[24]_i_19_n_0\,
      I2 => \A_mantissa[22]_i_7_n_0\,
      I3 => \A_mantissa[18]_i_5_n_0\,
      I4 => \A_mantissa[22]_i_5_n_0\,
      I5 => \A_mantissa[24]_i_17_n_0\,
      O => \A_mantissa[18]_i_2_n_0\
    );
\A_mantissa[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAA8002AAAA00"
    )
        port map (
      I0 => \A_mantissa[24]_i_16_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[18]_i_3_n_0\
    );
\A_mantissa[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E020FFFFFFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[19]_i_5_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[22]_i_9__3_n_0\,
      I3 => \A_mantissa[18]_i_6_n_0\,
      I4 => \A_mantissa[18]_i_7__3_n_0\,
      I5 => \A_mantissa[18]_i_2_n_0\,
      O => \A_mantissa[18]_i_4_n_0\
    );
\A_mantissa[18]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(0),
      O => \A_mantissa[18]_i_5_n_0\
    );
\A_mantissa[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[22]_i_13_n_0\,
      I1 => \A_mantissa[18]_i_8_n_0\,
      I2 => \A_mantissa[22]_i_6_n_0\,
      I3 => \A_mantissa[24]_i_25_n_0\,
      I4 => \A_mantissa[18]_i_5_n_0\,
      I5 => \A_mantissa[20]_i_9_n_0\,
      O => \A_mantissa[18]_i_6_n_0\
    );
\A_mantissa[18]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \A_mantissa[17]_i_18_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[19]_i_8_n_0\,
      I3 => \A_mantissa[21]_i_9__2_n_0\,
      O => \A_mantissa[18]_i_7__3_n_0\
    );
\A_mantissa[18]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[3]\,
      I1 => \A_mantissa[22]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[11]\,
      I3 => \A_mantissa[17]_i_19_n_0\,
      O => \A_mantissa[18]_i_8_n_0\
    );
\A_mantissa[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFF444444444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => w(19),
      I2 => \A_mantissa[19]_i_2_n_0\,
      I3 => \A_mantissa_reg_n_0_[19]\,
      I4 => \A_mantissa[19]_i_3__0_n_0\,
      I5 => \A_mantissa[19]_i_4_n_0\,
      O => A_mantissa(19)
    );
\A_mantissa[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFFF"
    )
        port map (
      I0 => \A_mantissa[24]_i_17_n_0\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[22]_i_7_n_0\,
      I4 => \A_mantissa[20]_i_2_n_0\,
      O => \A_mantissa[19]_i_2_n_0\
    );
\A_mantissa[19]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57EA0000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[24]_i_16_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[19]_i_3__0_n_0\
    );
\A_mantissa[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE020FFFF"
    )
        port map (
      I0 => \A_mantissa[20]_i_7_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[22]_i_9__3_n_0\,
      I3 => \A_mantissa[19]_i_5_n_0\,
      I4 => \A_mantissa[19]_i_2_n_0\,
      I5 => \A_mantissa[19]_i_6_n_0\,
      O => \A_mantissa[19]_i_4_n_0\
    );
\A_mantissa[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[22]_i_12_n_0\,
      I1 => \A_mantissa[19]_i_7_n_0\,
      I2 => \A_mantissa[22]_i_6_n_0\,
      I3 => \A_mantissa[24]_i_29_n_0\,
      I4 => \A_mantissa[18]_i_5_n_0\,
      I5 => \A_mantissa[21]_i_12_n_0\,
      O => \A_mantissa[19]_i_5_n_0\
    );
\A_mantissa[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C404"
    )
        port map (
      I0 => \A_mantissa[19]_i_8_n_0\,
      I1 => \A_mantissa[21]_i_9__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[20]_i_10_n_0\,
      O => \A_mantissa[19]_i_6_n_0\
    );
\A_mantissa[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[4]\,
      I1 => \A_mantissa[22]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => \A_mantissa[17]_i_19_n_0\,
      O => \A_mantissa[19]_i_7_n_0\
    );
\A_mantissa[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCF44CF77"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => A_mantissa60(2),
      I4 => \A_mantissa_reg_n_0_[19]\,
      I5 => \A_mantissa[17]_i_16_n_0\,
      O => \A_mantissa[19]_i_8_n_0\
    );
\A_mantissa[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444F4FF44444444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => w(1),
      I2 => \A_mantissa_reg_n_0_[1]\,
      I3 => \A_mantissa[24]_i_3_n_0\,
      I4 => \A_mantissa[1]_i_2__0_n_0\,
      I5 => \A_mantissa[1]_i_3_n_0\,
      O => A_mantissa(1)
    );
\A_mantissa[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[24]_i_16_n_0\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(3),
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[1]_i_2__0_n_0\
    );
\A_mantissa[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => \A_mantissa[21]_i_9__2_n_0\,
      I1 => \A_mantissa[2]_i_7__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[1]_i_4__0_n_0\,
      I4 => \A_mantissa[1]_i_5_n_0\,
      I5 => \A_mantissa[24]_i_3_n_0\,
      O => \A_mantissa[1]_i_3_n_0\
    );
\A_mantissa[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \A_mantissa[3]_i_11_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[3]_i_12_n_0\,
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[1]_i_6_n_0\,
      I5 => \A_mantissa[1]_i_7_n_0\,
      O => \A_mantissa[1]_i_4__0_n_0\
    );
\A_mantissa[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \A_mantissa[22]_i_9__3_n_0\,
      I1 => \A_mantissa[17]_i_19_n_0\,
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => \A_mantissa[22]_i_5_n_0\,
      I4 => \A_mantissa[18]_i_5_n_0\,
      I5 => \A_mantissa[22]_i_6_n_0\,
      O => \A_mantissa[1]_i_5_n_0\
    );
\A_mantissa[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[13]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[5]\,
      O => \A_mantissa[1]_i_6_n_0\
    );
\A_mantissa[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[1]\,
      O => \A_mantissa[1]_i_7_n_0\
    );
\A_mantissa[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACFAA00AA00AA"
    )
        port map (
      I0 => w(20),
      I1 => \A_mantissa_reg_n_0_[20]\,
      I2 => \A_mantissa[20]_i_2_n_0\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \A_mantissa[20]_i_3_n_0\,
      I5 => \A_mantissa[20]_i_4_n_0\,
      O => A_mantissa(20)
    );
\A_mantissa[20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[22]\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => A_mantissa60(2),
      I4 => \A_mantissa_reg_n_0_[20]\,
      I5 => \A_mantissa[17]_i_16_n_0\,
      O => \A_mantissa[20]_i_10_n_0\
    );
\A_mantissa[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD40000000"
    )
        port map (
      I0 => \A_mantissa[20]_i_5_n_0\,
      I1 => \A_mantissa[20]_i_6_n_0\,
      I2 => A_mantissa60(6),
      I3 => A_mantissa60(5),
      I4 => A_mantissa60(7),
      I5 => \A_mantissa_reg[24]_i_10_n_3\,
      O => \A_mantissa[20]_i_2_n_0\
    );
\A_mantissa[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222AA8A8222AA888"
    )
        port map (
      I0 => \A_mantissa[24]_i_16_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[20]_i_3_n_0\
    );
\A_mantissa[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \A_mantissa[20]_i_7_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[22]_i_9__3_n_0\,
      I3 => \A_mantissa[21]_i_8_n_0\,
      I4 => \A_mantissa[20]_i_8_n_0\,
      O => \A_mantissa[20]_i_4_n_0\
    );
\A_mantissa[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000037"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      O => \A_mantissa[20]_i_5_n_0\
    );
\A_mantissa[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(0),
      O => \A_mantissa[20]_i_6_n_0\
    );
\A_mantissa[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[24]_i_25_n_0\,
      I1 => \A_mantissa[20]_i_9_n_0\,
      I2 => \A_mantissa[22]_i_6_n_0\,
      I3 => \A_mantissa[24]_i_27_n_0\,
      I4 => \A_mantissa[18]_i_5_n_0\,
      I5 => \A_mantissa[22]_i_13_n_0\,
      O => \A_mantissa[20]_i_7_n_0\
    );
\A_mantissa[20]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAAEAAA"
    )
        port map (
      I0 => \A_mantissa[20]_i_2_n_0\,
      I1 => \A_mantissa[21]_i_11_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[21]_i_9__2_n_0\,
      I4 => \A_mantissa[20]_i_10_n_0\,
      O => \A_mantissa[20]_i_8_n_0\
    );
\A_mantissa[20]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[5]\,
      I1 => \A_mantissa[22]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[13]\,
      I3 => \A_mantissa[17]_i_19_n_0\,
      O => \A_mantissa[20]_i_9_n_0\
    );
\A_mantissa[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \A_mantissa[21]_i_2_n_0\,
      I1 => \A_mantissa[21]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => \A_mantissa[21]_i_4_n_0\,
      I4 => \A_mantissa[21]_i_5_n_0\,
      I5 => \A_mantissa[21]_i_6_n_0\,
      O => A_mantissa(21)
    );
\A_mantissa[21]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000B0008"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(3),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[22]\,
      I5 => A_mantissa60(2),
      O => \A_mantissa[21]_i_10_n_0\
    );
\A_mantissa[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000B0008"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(3),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[21]\,
      I5 => A_mantissa60(2),
      O => \A_mantissa[21]_i_11_n_0\
    );
\A_mantissa[21]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[6]\,
      I1 => \A_mantissa[22]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[14]\,
      I3 => \A_mantissa[17]_i_19_n_0\,
      O => \A_mantissa[21]_i_12_n_0\
    );
\A_mantissa[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w(21),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[21]_i_2_n_0\
    );
\A_mantissa[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF45FF"
    )
        port map (
      I0 => \A_mantissa[22]_i_7_n_0\,
      I1 => \A_mantissa[21]_i_7_n_0\,
      I2 => \A_mantissa[22]_i_5_n_0\,
      I3 => \A_mantissa[24]_i_19_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[20]_i_2_n_0\,
      O => \A_mantissa[21]_i_3_n_0\
    );
\A_mantissa[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FA0000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[24]_i_16_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[21]_i_4_n_0\
    );
\A_mantissa[21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \A_mantissa[21]_i_8_n_0\,
      I1 => \A_mantissa[22]_i_9__3_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[22]_i_10_n_0\,
      O => \A_mantissa[21]_i_5_n_0\
    );
\A_mantissa[21]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"775F"
    )
        port map (
      I0 => \A_mantissa[21]_i_9__2_n_0\,
      I1 => \A_mantissa[21]_i_10_n_0\,
      I2 => \A_mantissa[21]_i_11_n_0\,
      I3 => A_mantissa60(0),
      O => \A_mantissa[21]_i_6_n_0\
    );
\A_mantissa[21]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(2),
      O => \A_mantissa[21]_i_7_n_0\
    );
\A_mantissa[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[24]_i_29_n_0\,
      I1 => \A_mantissa[21]_i_12_n_0\,
      I2 => \A_mantissa[22]_i_6_n_0\,
      I3 => \A_mantissa[24]_i_31_n_0\,
      I4 => \A_mantissa[18]_i_5_n_0\,
      I5 => \A_mantissa[22]_i_12_n_0\,
      O => \A_mantissa[21]_i_8_n_0\
    );
\A_mantissa[21]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => A_mantissa60(6),
      I1 => A_mantissa60(5),
      I2 => A_mantissa60(7),
      I3 => \A_mantissa_reg[24]_i_10_n_3\,
      O => \A_mantissa[21]_i_9__2_n_0\
    );
\A_mantissa[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAFCAA00AA00AA"
    )
        port map (
      I0 => w(22),
      I1 => \A_mantissa[22]_i_2_n_0\,
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \A_mantissa[22]_i_3_n_0\,
      I5 => \A_mantissa[22]_i_4_n_0\,
      O => A_mantissa(22)
    );
\A_mantissa[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[24]_i_27_n_0\,
      I1 => \A_mantissa[22]_i_13_n_0\,
      I2 => \A_mantissa[22]_i_6_n_0\,
      I3 => \A_mantissa[24]_i_24_n_0\,
      I4 => \A_mantissa[18]_i_5_n_0\,
      I5 => \A_mantissa[24]_i_25_n_0\,
      O => \A_mantissa[22]_i_10_n_0\
    );
\A_mantissa[22]_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222E2200000000"
    )
        port map (
      I0 => \A_mantissa[21]_i_10_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[24]_i_18_n_0\,
      I3 => \A_mantissa_reg_n_0_[23]\,
      I4 => \A_mantissa[17]_i_16_n_0\,
      I5 => \A_mantissa[21]_i_9__2_n_0\,
      O => \A_mantissa[22]_i_11__3_n_0\
    );
\A_mantissa[22]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[8]\,
      I1 => \A_mantissa[22]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => \A_mantissa[17]_i_19_n_0\,
      I4 => \A_mantissa_reg_n_0_[16]\,
      O => \A_mantissa[22]_i_12_n_0\
    );
\A_mantissa[22]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[7]\,
      I1 => \A_mantissa[22]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[15]\,
      I3 => \A_mantissa[17]_i_19_n_0\,
      O => \A_mantissa[22]_i_13_n_0\
    );
\A_mantissa[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000555577F7"
    )
        port map (
      I0 => \A_mantissa[24]_i_19_n_0\,
      I1 => \A_mantissa[22]_i_5_n_0\,
      I2 => \A_mantissa[22]_i_6_n_0\,
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[22]_i_7_n_0\,
      I5 => \A_mantissa[24]_i_17_n_0\,
      O => \A_mantissa[22]_i_2_n_0\
    );
\A_mantissa[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222AAAA8222AA8A8"
    )
        port map (
      I0 => \A_mantissa[24]_i_16_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[22]_i_3_n_0\
    );
\A_mantissa[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE020FFFF"
    )
        port map (
      I0 => \A_mantissa[22]_i_8_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[22]_i_9__3_n_0\,
      I3 => \A_mantissa[22]_i_10_n_0\,
      I4 => \A_mantissa[22]_i_2_n_0\,
      I5 => \A_mantissa[22]_i_11__3_n_0\,
      O => \A_mantissa[22]_i_4_n_0\
    );
\A_mantissa[22]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      O => \A_mantissa[22]_i_5_n_0\
    );
\A_mantissa[22]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(1),
      O => \A_mantissa[22]_i_6_n_0\
    );
\A_mantissa[22]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666666A"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(1),
      O => \A_mantissa[22]_i_7_n_0\
    );
\A_mantissa[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[24]_i_31_n_0\,
      I1 => \A_mantissa[22]_i_12_n_0\,
      I2 => \A_mantissa[22]_i_6_n_0\,
      I3 => \A_mantissa[24]_i_28_n_0\,
      I4 => \A_mantissa[18]_i_5_n_0\,
      I5 => \A_mantissa[24]_i_29_n_0\,
      O => \A_mantissa[22]_i_8_n_0\
    );
\A_mantissa[22]_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \A_mantissa[24]_i_32_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(3),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(2),
      I5 => A_mantissa60(0),
      O => \A_mantissa[22]_i_9__3_n_0\
    );
\A_mantissa[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300FFFFAAAAAAAA"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => \A_mantissa[23]_i_2_n_0\,
      I2 => \A_mantissa[23]_i_3_n_0\,
      I3 => \A_mantissa[23]_i_4_n_0\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \A_mantissa[24]_i_1_n_0\,
      O => \A_mantissa[23]_i_1_n_0\
    );
\A_mantissa[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555504000440"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => \A_mantissa[24]_i_19_n_0\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[24]_i_18_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[16]_i_7_n_0\,
      O => \A_mantissa[23]_i_2_n_0\
    );
\A_mantissa[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AAAA8"
    )
        port map (
      I0 => \A_mantissa[24]_i_16_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(4),
      O => \A_mantissa[23]_i_3_n_0\
    );
\A_mantissa[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \A_mantissa[22]_i_8_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[22]_i_9__3_n_0\,
      I3 => \A_mantissa[24]_i_13_n_0\,
      I4 => \A_mantissa[23]_i_5_n_0\,
      O => \A_mantissa[23]_i_4_n_0\
    );
\A_mantissa[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2028FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[24]_i_19_n_0\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa[24]_i_18_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[16]_i_7_n_0\,
      I5 => \A_mantissa[23]_i_6__0_n_0\,
      O => \A_mantissa[23]_i_5_n_0\
    );
\A_mantissa[23]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFBFFFBFFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[17]_i_16_n_0\,
      I1 => \A_mantissa_reg_n_0_[23]\,
      I2 => \A_mantissa[24]_i_18_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa_reg_n_0_[24]\,
      I5 => \A_mantissa[21]_i_9__2_n_0\,
      O => \A_mantissa[23]_i_6__0_n_0\
    );
\A_mantissa[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030AA00000000"
    )
        port map (
      I0 => \FSM_onehot_cur_state_reg[3]\(0),
      I1 => \A_mantissa[24]_i_3_n_0\,
      I2 => \A_mantissa[24]_i_4_n_0\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => state(1),
      I5 => \A_mantissa[24]_i_5_n_0\,
      O => \A_mantissa[24]_i_1_n_0\
    );
\A_mantissa[24]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      O => \A_mantissa[24]_i_12__1_n_0\
    );
\A_mantissa[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[24]_i_24_n_0\,
      I1 => \A_mantissa[24]_i_25_n_0\,
      I2 => \A_mantissa[22]_i_6_n_0\,
      I3 => \A_mantissa[24]_i_26_n_0\,
      I4 => \A_mantissa[18]_i_5_n_0\,
      I5 => \A_mantissa[24]_i_27_n_0\,
      O => \A_mantissa[24]_i_13_n_0\
    );
\A_mantissa[24]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => \A_mantissa[24]_i_28_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[24]_i_29_n_0\,
      O => \A_mantissa[24]_i_14_n_0\
    );
\A_mantissa[24]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => \A_mantissa[24]_i_30_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[24]_i_31_n_0\,
      O => \A_mantissa[24]_i_15_n_0\
    );
\A_mantissa[24]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFF80808000"
    )
        port map (
      I0 => \A_mantissa[24]_i_32_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(3),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[21]_i_9__2_n_0\,
      O => \A_mantissa[24]_i_16_n_0\
    );
\A_mantissa[24]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808000AAAAAAAA"
    )
        port map (
      I0 => \A_mantissa_reg[24]_i_10_n_3\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[24]_i_18_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[17]_i_8_n_0\,
      O => \A_mantissa[24]_i_17_n_0\
    );
\A_mantissa[24]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => A_mantissa60(2),
      O => \A_mantissa[24]_i_18_n_0\
    );
\A_mantissa[24]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFF80808000"
    )
        port map (
      I0 => \A_mantissa[24]_i_32_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[24]_i_18_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[21]_i_9__2_n_0\,
      O => \A_mantissa[24]_i_19_n_0\
    );
\A_mantissa[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040004000F000000"
    )
        port map (
      I0 => \A_mantissa[24]_i_6_n_0\,
      I1 => \A_mantissa[24]_i_7_n_0\,
      I2 => \A_mantissa[24]_i_8_n_0\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \A_mantissa_reg_n_0_[24]\,
      I5 => \A_mantissa[24]_i_9__2_n_0\,
      O => A_mantissa(24)
    );
\A_mantissa[24]_i_20__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(7),
      I1 => \A_exp__0\(7),
      O => \A_mantissa[24]_i_20__3_n_0\
    );
\A_mantissa[24]_i_21__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      O => \A_mantissa[24]_i_21__3_n_0\
    );
\A_mantissa[24]_i_22__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(5),
      I1 => \A_exp__0\(5),
      O => \A_mantissa[24]_i_22__3_n_0\
    );
\A_mantissa[24]_i_23__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      O => \A_mantissa[24]_i_23__3_n_0\
    );
\A_mantissa[24]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[13]\,
      I1 => \A_mantissa[22]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[5]\,
      I3 => \A_mantissa[17]_i_19_n_0\,
      I4 => \A_mantissa_reg_n_0_[21]\,
      O => \A_mantissa[24]_i_24_n_0\
    );
\A_mantissa[24]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => \A_mantissa[22]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[1]\,
      I3 => \A_mantissa[17]_i_19_n_0\,
      I4 => \A_mantissa_reg_n_0_[17]\,
      O => \A_mantissa[24]_i_25_n_0\
    );
\A_mantissa[24]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => \A_mantissa[22]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[7]\,
      I3 => \A_mantissa[17]_i_19_n_0\,
      I4 => \A_mantissa_reg_n_0_[23]\,
      O => \A_mantissa[24]_i_26_n_0\
    );
\A_mantissa[24]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[11]\,
      I1 => \A_mantissa[22]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[3]\,
      I3 => \A_mantissa[17]_i_19_n_0\,
      I4 => \A_mantissa_reg_n_0_[19]\,
      O => \A_mantissa[24]_i_27_n_0\
    );
\A_mantissa[24]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[14]\,
      I1 => \A_mantissa[22]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \A_mantissa[17]_i_19_n_0\,
      I4 => \A_mantissa_reg_n_0_[22]\,
      O => \A_mantissa[24]_i_28_n_0\
    );
\A_mantissa[24]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[10]\,
      I1 => \A_mantissa[22]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[2]\,
      I3 => \A_mantissa[17]_i_19_n_0\,
      I4 => \A_mantissa_reg_n_0_[18]\,
      O => \A_mantissa[24]_i_29_n_0\
    );
\A_mantissa[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA80"
    )
        port map (
      I0 => \A_mantissa_reg[24]_i_10_n_3\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(7),
      I4 => A_mantissa60(5),
      I5 => A_mantissa60(6),
      O => \A_mantissa[24]_i_3_n_0\
    );
\A_mantissa[24]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[0]\,
      I1 => \A_mantissa_reg_n_0_[16]\,
      I2 => \A_mantissa[22]_i_5_n_0\,
      I3 => \A_mantissa_reg_n_0_[8]\,
      I4 => \A_mantissa[17]_i_19_n_0\,
      I5 => \A_mantissa_reg_n_0_[24]\,
      O => \A_mantissa[24]_i_30_n_0\
    );
\A_mantissa[24]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[12]\,
      I1 => \A_mantissa[22]_i_5_n_0\,
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \A_mantissa[17]_i_19_n_0\,
      I4 => \A_mantissa_reg_n_0_[20]\,
      O => \A_mantissa[24]_i_31_n_0\
    );
\A_mantissa[24]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => A_mantissa60(5),
      I1 => A_mantissa60(7),
      I2 => A_mantissa60(6),
      I3 => \A_mantissa_reg[24]_i_10_n_3\,
      O => \A_mantissa[24]_i_32_n_0\
    );
\A_mantissa[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_mantissa11_in,
      I1 => \B_mantissa_reg[24]_i_4_n_0\,
      O => \A_mantissa[24]_i_4_n_0\
    );
\A_mantissa[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst,
      I1 => state(2),
      O => \A_mantissa[24]_i_5_n_0\
    );
\A_mantissa[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFFFFFFFFFFFDF"
    )
        port map (
      I0 => \A_mantissa[24]_i_12__1_n_0\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg[24]_i_10_n_3\,
      I3 => A_mantissa60(6),
      I4 => A_mantissa60(7),
      I5 => A_mantissa60(5),
      O => \A_mantissa[24]_i_6_n_0\
    );
\A_mantissa[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \A_mantissa[24]_i_13_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[24]_i_14_n_0\,
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[24]_i_15_n_0\,
      O => \A_mantissa[24]_i_7_n_0\
    );
\A_mantissa[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FFFFFE00000000"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      I5 => \A_mantissa[24]_i_16_n_0\,
      O => \A_mantissa[24]_i_8_n_0\
    );
\A_mantissa[24]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5400000155555555"
    )
        port map (
      I0 => \A_mantissa[24]_i_17_n_0\,
      I1 => \A_mantissa[24]_i_18_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      I5 => \A_mantissa[24]_i_19_n_0\,
      O => \A_mantissa[24]_i_9__2_n_0\
    );
\A_mantissa[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4444444444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => w(2),
      I2 => \A_mantissa[2]_i_2_n_0\,
      I3 => \A_mantissa[2]_i_3_n_0\,
      I4 => \A_mantissa_reg_n_0_[2]\,
      I5 => \A_mantissa[2]_i_4_n_0\,
      O => A_mantissa(2)
    );
\A_mantissa[2]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[14]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[6]\,
      O => \A_mantissa[2]_i_10_n_0\
    );
\A_mantissa[2]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[10]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[2]\,
      O => \A_mantissa[2]_i_11_n_0\
    );
\A_mantissa[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2022FFFF"
    )
        port map (
      I0 => \A_mantissa[24]_i_16_n_0\,
      I1 => \A_mantissa[2]_i_5_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(1),
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[2]_i_2_n_0\
    );
\A_mantissa[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[22]_i_6_n_0\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa[22]_i_5_n_0\,
      I3 => \A_mantissa[24]_i_19_n_0\,
      I4 => \A_mantissa[18]_i_5_n_0\,
      I5 => \A_mantissa[24]_i_17_n_0\,
      O => \A_mantissa[2]_i_3_n_0\
    );
\A_mantissa[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBBBBBBBBB"
    )
        port map (
      I0 => \A_mantissa[2]_i_6_n_0\,
      I1 => \A_mantissa[2]_i_3_n_0\,
      I2 => \A_mantissa[2]_i_7__2_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[3]_i_10__2_n_0\,
      I5 => \A_mantissa[21]_i_9__2_n_0\,
      O => \A_mantissa[2]_i_4_n_0\
    );
\A_mantissa[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFF7"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      O => \A_mantissa[2]_i_5_n_0\
    );
\A_mantissa[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA000A000A000A00"
    )
        port map (
      I0 => \A_mantissa[3]_i_8_n_0\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[22]_i_9__3_n_0\,
      I4 => \A_mantissa[2]_i_8_n_0\,
      I5 => \A_mantissa[2]_i_9_n_0\,
      O => \A_mantissa[2]_i_6_n_0\
    );
\A_mantissa[2]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \A_mantissa[2]_i_10_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[2]_i_11_n_0\,
      I3 => \A_mantissa[4]_i_8_n_0\,
      I4 => \A_mantissa[4]_i_9_n_0\,
      I5 => A_mantissa60(1),
      O => \A_mantissa[2]_i_7__2_n_0\
    );
\A_mantissa[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C801"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      O => \A_mantissa[2]_i_8_n_0\
    );
\A_mantissa[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(0),
      I5 => A_mantissa60(4),
      O => \A_mantissa[2]_i_9_n_0\
    );
\A_mantissa[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \A_mantissa[3]_i_2_n_0\,
      I1 => \A_mantissa[3]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[3]\,
      I3 => \A_mantissa[3]_i_4__0_n_0\,
      I4 => \A_mantissa[3]_i_5_n_0\,
      I5 => \A_mantissa[3]_i_6_n_0\,
      O => A_mantissa(3)
    );
\A_mantissa[3]_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \A_mantissa[3]_i_11_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[3]_i_12_n_0\,
      I3 => \A_mantissa[5]_i_9_n_0\,
      I4 => A_mantissa60(1),
      O => \A_mantissa[3]_i_10__2_n_0\
    );
\A_mantissa[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[7]\,
      O => \A_mantissa[3]_i_11_n_0\
    );
\A_mantissa[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[11]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[19]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[3]\,
      O => \A_mantissa[3]_i_12_n_0\
    );
\A_mantissa[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w(3),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[3]_i_2_n_0\
    );
\A_mantissa[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005D"
    )
        port map (
      I0 => \A_mantissa[3]_i_7__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[24]_i_17_n_0\,
      O => \A_mantissa[3]_i_3_n_0\
    );
\A_mantissa[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20080000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[24]_i_16_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[3]_i_4__0_n_0\
    );
\A_mantissa[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \A_mantissa[3]_i_8_n_0\,
      I1 => \A_mantissa[22]_i_9__3_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[3]_i_9_n_0\,
      O => \A_mantissa[3]_i_5_n_0\
    );
\A_mantissa[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \A_mantissa[21]_i_9__2_n_0\,
      I1 => \A_mantissa[3]_i_10__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[4]_i_7__2_n_0\,
      O => \A_mantissa[3]_i_6_n_0\
    );
\A_mantissa[3]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200000000080"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => \A_mantissa[24]_i_19_n_0\,
      I3 => A_mantissa60(0),
      I4 => A_mantissa60(1),
      I5 => A_mantissa60(2),
      O => \A_mantissa[3]_i_7__2_n_0\
    );
\A_mantissa[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000B0800000000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[0]\,
      I1 => \A_mantissa[22]_i_6_n_0\,
      I2 => \A_mantissa[17]_i_19_n_0\,
      I3 => \A_mantissa_reg_n_0_[2]\,
      I4 => \A_mantissa[22]_i_5_n_0\,
      I5 => \A_mantissa[18]_i_5_n_0\,
      O => \A_mantissa[3]_i_8_n_0\
    );
\A_mantissa[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000B0800000000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => \A_mantissa[22]_i_6_n_0\,
      I2 => \A_mantissa[17]_i_19_n_0\,
      I3 => \A_mantissa_reg_n_0_[3]\,
      I4 => \A_mantissa[22]_i_5_n_0\,
      I5 => \A_mantissa[18]_i_5_n_0\,
      O => \A_mantissa[3]_i_9_n_0\
    );
\A_mantissa[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFFFF00FE0000"
    )
        port map (
      I0 => \A_mantissa[4]_i_2_n_0\,
      I1 => \A_mantissa[4]_i_3_n_0\,
      I2 => \A_mantissa[4]_i_4_n_0\,
      I3 => \A_mantissa[4]_i_5_n_0\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => w(4),
      O => A_mantissa(4)
    );
\A_mantissa[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[4]\,
      I1 => \A_mantissa[24]_i_17_n_0\,
      O => \A_mantissa[4]_i_2_n_0\
    );
\A_mantissa[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F555F4F4F5554444"
    )
        port map (
      I0 => \A_mantissa[4]_i_6__2_n_0\,
      I1 => \A_mantissa[5]_i_7_n_0\,
      I2 => \A_mantissa[21]_i_9__2_n_0\,
      I3 => \A_mantissa[5]_i_8_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[4]_i_7__2_n_0\,
      O => \A_mantissa[4]_i_3_n_0\
    );
\A_mantissa[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[4]\,
      I1 => \A_mantissa[18]_i_5_n_0\,
      I2 => \A_mantissa[24]_i_19_n_0\,
      I3 => \A_mantissa[22]_i_5_n_0\,
      I4 => A_mantissa60(4),
      O => \A_mantissa[4]_i_4_n_0\
    );
\A_mantissa[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A0000002800000"
    )
        port map (
      I0 => \A_mantissa[24]_i_16_n_0\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[4]_i_5_n_0\
    );
\A_mantissa[4]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \A_mantissa[3]_i_9_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[22]_i_9__3_n_0\,
      O => \A_mantissa[4]_i_6__2_n_0\
    );
\A_mantissa[4]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \A_mantissa[4]_i_8_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[4]_i_9_n_0\,
      I3 => \A_mantissa[6]_i_9_n_0\,
      I4 => A_mantissa60(1),
      O => \A_mantissa[4]_i_7__2_n_0\
    );
\A_mantissa[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[16]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[8]\,
      O => \A_mantissa[4]_i_8_n_0\
    );
\A_mantissa[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[12]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[4]\,
      O => \A_mantissa[4]_i_9_n_0\
    );
\A_mantissa[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAEFAAEA"
    )
        port map (
      I0 => \A_mantissa[5]_i_2_n_0\,
      I1 => \A_mantissa_reg_n_0_[5]\,
      I2 => \A_mantissa[5]_i_3_n_0\,
      I3 => \A_mantissa[5]_i_4__1_n_0\,
      I4 => \A_mantissa[5]_i_5_n_0\,
      I5 => \A_mantissa[5]_i_6__0_n_0\,
      O => A_mantissa(5)
    );
\A_mantissa[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w(5),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[5]_i_2_n_0\
    );
\A_mantissa[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFAB"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[24]_i_17_n_0\,
      I4 => \A_mantissa[9]_i_7_n_0\,
      O => \A_mantissa[5]_i_3_n_0\
    );
\A_mantissa[5]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A00000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[24]_i_16_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[5]_i_4__1_n_0\
    );
\A_mantissa[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => \A_mantissa[6]_i_6_n_0\,
      I1 => \A_mantissa[22]_i_9__3_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[5]_i_7_n_0\,
      O => \A_mantissa[5]_i_5_n_0\
    );
\A_mantissa[5]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \A_mantissa[5]_i_8_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[6]_i_7_n_0\,
      I3 => \A_mantissa[21]_i_9__2_n_0\,
      O => \A_mantissa[5]_i_6__0_n_0\
    );
\A_mantissa[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000000"
    )
        port map (
      I0 => \A_mantissa[17]_i_19_n_0\,
      I1 => \A_mantissa_reg_n_0_[2]\,
      I2 => \A_mantissa[22]_i_5_n_0\,
      I3 => \A_mantissa[18]_i_5_n_0\,
      I4 => \A_mantissa[22]_i_6_n_0\,
      I5 => \A_mantissa[7]_i_6_n_0\,
      O => \A_mantissa[5]_i_7_n_0\
    );
\A_mantissa[5]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[7]_i_9_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[5]_i_9_n_0\,
      O => \A_mantissa[5]_i_8_n_0\
    );
\A_mantissa[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022FFFF30220000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[1]_i_6_n_0\,
      O => \A_mantissa[5]_i_9_n_0\
    );
\A_mantissa[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A3A0A3A0A3A0A0A"
    )
        port map (
      I0 => w(6),
      I1 => \A_mantissa[6]_i_2_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \A_mantissa[6]_i_3_n_0\,
      I4 => \A_mantissa[6]_i_4__2_n_0\,
      I5 => \A_mantissa[6]_i_5_n_0\,
      O => A_mantissa(6)
    );
\A_mantissa[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFEB"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[24]_i_17_n_0\,
      I4 => \A_mantissa[9]_i_7_n_0\,
      I5 => \A_mantissa_reg_n_0_[6]\,
      O => \A_mantissa[6]_i_2_n_0\
    );
\A_mantissa[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2228000020280000"
    )
        port map (
      I0 => \A_mantissa[24]_i_16_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[6]_i_3_n_0\
    );
\A_mantissa[6]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC000023200000"
    )
        port map (
      I0 => \A_mantissa[7]_i_6_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[9]_i_8_n_0\,
      I4 => \A_mantissa[22]_i_9__3_n_0\,
      I5 => \A_mantissa[6]_i_6_n_0\,
      O => \A_mantissa[6]_i_4__2_n_0\
    );
\A_mantissa[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A80"
    )
        port map (
      I0 => \A_mantissa[21]_i_9__2_n_0\,
      I1 => \A_mantissa[7]_i_8_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[6]_i_7_n_0\,
      I4 => \A_mantissa[6]_i_8_n_0\,
      O => \A_mantissa[6]_i_5_n_0\
    );
\A_mantissa[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000000"
    )
        port map (
      I0 => \A_mantissa[17]_i_19_n_0\,
      I1 => \A_mantissa_reg_n_0_[3]\,
      I2 => \A_mantissa[22]_i_5_n_0\,
      I3 => \A_mantissa[18]_i_5_n_0\,
      I4 => \A_mantissa[22]_i_6_n_0\,
      I5 => \A_mantissa[8]_i_8_n_0\,
      O => \A_mantissa[6]_i_6_n_0\
    );
\A_mantissa[6]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[8]_i_9_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[6]_i_9_n_0\,
      O => \A_mantissa[6]_i_7_n_0\
    );
\A_mantissa[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FF00FF80"
    )
        port map (
      I0 => \A_mantissa[24]_i_19_n_0\,
      I1 => \A_mantissa[22]_i_5_n_0\,
      I2 => A_mantissa60(4),
      I3 => \A_mantissa[24]_i_17_n_0\,
      I4 => \A_mantissa[22]_i_6_n_0\,
      I5 => A_mantissa60(2),
      O => \A_mantissa[6]_i_8_n_0\
    );
\A_mantissa[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022FFFF30220000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[10]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[2]_i_10_n_0\,
      O => \A_mantissa[6]_i_9_n_0\
    );
\A_mantissa[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A3A0A3A0A3A0A0A"
    )
        port map (
      I0 => w(7),
      I1 => \A_mantissa[7]_i_2_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \A_mantissa[7]_i_3_n_0\,
      I4 => \A_mantissa[7]_i_4__1_n_0\,
      I5 => \A_mantissa[7]_i_5_n_0\,
      O => A_mantissa(7)
    );
\A_mantissa[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFEF"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[24]_i_17_n_0\,
      I4 => \A_mantissa[9]_i_7_n_0\,
      I5 => \A_mantissa_reg_n_0_[7]\,
      O => \A_mantissa[7]_i_2_n_0\
    );
\A_mantissa[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080880"
    )
        port map (
      I0 => \A_mantissa[24]_i_16_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(3),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(1),
      O => \A_mantissa[7]_i_3_n_0\
    );
\A_mantissa[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3B0000C8080000"
    )
        port map (
      I0 => \A_mantissa[7]_i_6_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[9]_i_8_n_0\,
      I4 => \A_mantissa[22]_i_9__3_n_0\,
      I5 => \A_mantissa[8]_i_6_n_0\,
      O => \A_mantissa[7]_i_4__1_n_0\
    );
\A_mantissa[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEEAAA"
    )
        port map (
      I0 => \A_mantissa[7]_i_7_n_0\,
      I1 => \A_mantissa[21]_i_9__2_n_0\,
      I2 => \A_mantissa[8]_i_7_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[7]_i_8_n_0\,
      O => \A_mantissa[7]_i_5_n_0\
    );
\A_mantissa[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044F04400"
    )
        port map (
      I0 => \A_mantissa[22]_i_5_n_0\,
      I1 => \A_mantissa_reg_n_0_[4]\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[18]_i_5_n_0\,
      I4 => \A_mantissa_reg_n_0_[0]\,
      I5 => \A_mantissa[17]_i_19_n_0\,
      O => \A_mantissa[7]_i_6_n_0\
    );
\A_mantissa[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20FF20FF00FF80"
    )
        port map (
      I0 => \A_mantissa[24]_i_19_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(4),
      I3 => \A_mantissa[24]_i_17_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[24]_i_18_n_0\,
      O => \A_mantissa[7]_i_7_n_0\
    );
\A_mantissa[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[9]_i_10_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[7]_i_9_n_0\,
      O => \A_mantissa[7]_i_8_n_0\
    );
\A_mantissa[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022FFFF30220000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[11]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[19]\,
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[3]_i_11_n_0\,
      O => \A_mantissa[7]_i_9_n_0\
    );
\A_mantissa[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4F4F44"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => w(8),
      I2 => \A_mantissa[8]_i_2_n_0\,
      I3 => \A_mantissa[8]_i_3__0_n_0\,
      I4 => \A_mantissa[8]_i_4_n_0\,
      O => A_mantissa(8)
    );
\A_mantissa[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF1FFFF11111111"
    )
        port map (
      I0 => \A_mantissa[9]_i_7_n_0\,
      I1 => \A_mantissa_reg_n_0_[8]\,
      I2 => \A_mantissa[8]_i_5_n_0\,
      I3 => A_mantissa60(3),
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \A_mantissa[9]_i_4__0_n_0\,
      O => \A_mantissa[8]_i_2_n_0\
    );
\A_mantissa[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC000023200000"
    )
        port map (
      I0 => \A_mantissa[9]_i_8_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[11]_i_9_n_0\,
      I4 => \A_mantissa[22]_i_9__3_n_0\,
      I5 => \A_mantissa[8]_i_6_n_0\,
      O => \A_mantissa[8]_i_3__0_n_0\
    );
\A_mantissa[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_9__2_n_0\,
      I1 => \A_mantissa[9]_i_9_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[8]_i_7_n_0\,
      I4 => \A_mantissa[9]_i_7_n_0\,
      O => \A_mantissa[8]_i_4_n_0\
    );
\A_mantissa[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      O => \A_mantissa[8]_i_5_n_0\
    );
\A_mantissa[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[8]_i_8_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[10]_i_9_n_0\,
      O => \A_mantissa[8]_i_6_n_0\
    );
\A_mantissa[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \A_mantissa[10]_i_10_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[8]_i_9_n_0\,
      O => \A_mantissa[8]_i_7_n_0\
    );
\A_mantissa[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044F04400"
    )
        port map (
      I0 => \A_mantissa[22]_i_5_n_0\,
      I1 => \A_mantissa_reg_n_0_[5]\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[18]_i_5_n_0\,
      I4 => \A_mantissa_reg_n_0_[1]\,
      I5 => \A_mantissa[17]_i_19_n_0\,
      O => \A_mantissa[8]_i_8_n_0\
    );
\A_mantissa[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[20]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[4]_i_8_n_0\,
      O => \A_mantissa[8]_i_9_n_0\
    );
\A_mantissa[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAFEAAFEAABA"
    )
        port map (
      I0 => \A_mantissa[9]_i_2_n_0\,
      I1 => \A_mantissa[9]_i_3_n_0\,
      I2 => \A_mantissa_reg_n_0_[9]\,
      I3 => \A_mantissa[9]_i_4__0_n_0\,
      I4 => \A_mantissa[9]_i_5__2_n_0\,
      I5 => \A_mantissa[9]_i_6_n_0\,
      O => A_mantissa(9)
    );
\A_mantissa[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"302230220000FFFF"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[13]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[9]_i_11_n_0\,
      I5 => A_mantissa60(2),
      O => \A_mantissa[9]_i_10_n_0\
    );
\A_mantissa[9]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFDD"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => A_mantissa60(3),
      O => \A_mantissa[9]_i_11_n_0\
    );
\A_mantissa[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => w(9),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[9]_i_2_n_0\
    );
\A_mantissa[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA2A"
    )
        port map (
      I0 => \A_mantissa[9]_i_7_n_0\,
      I1 => \A_mantissa[24]_i_19_n_0\,
      I2 => \A_mantissa[22]_i_7_n_0\,
      I3 => \A_mantissa[11]_i_8_n_0\,
      I4 => A_mantissa60(0),
      I5 => A_mantissa60(1),
      O => \A_mantissa[9]_i_3_n_0\
    );
\A_mantissa[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57000000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[21]_i_9__2_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[9]_i_4__0_n_0\
    );
\A_mantissa[9]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3BC80800000000"
    )
        port map (
      I0 => \A_mantissa[9]_i_8_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[11]_i_9_n_0\,
      I4 => \A_mantissa[10]_i_6_n_0\,
      I5 => \A_mantissa[22]_i_9__3_n_0\,
      O => \A_mantissa[9]_i_5__2_n_0\
    );
\A_mantissa[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => \A_mantissa[21]_i_9__2_n_0\,
      I1 => \A_mantissa[9]_i_9_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[10]_i_7_n_0\,
      O => \A_mantissa[9]_i_6_n_0\
    );
\A_mantissa[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => \A_mantissa[24]_i_17_n_0\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa[22]_i_5_n_0\,
      I3 => \A_mantissa[24]_i_19_n_0\,
      O => \A_mantissa[9]_i_7_n_0\
    );
\A_mantissa[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044F04400"
    )
        port map (
      I0 => \A_mantissa[22]_i_5_n_0\,
      I1 => \A_mantissa_reg_n_0_[6]\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[18]_i_5_n_0\,
      I4 => \A_mantissa_reg_n_0_[2]\,
      I5 => \A_mantissa[17]_i_19_n_0\,
      O => \A_mantissa[9]_i_8_n_0\
    );
\A_mantissa[9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \A_mantissa[11]_i_11_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[9]_i_10_n_0\,
      O => \A_mantissa[9]_i_9_n_0\
    );
\A_mantissa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(0),
      Q => \A_mantissa_reg_n_0_[0]\,
      R => '0'
    );
\A_mantissa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(10),
      Q => \A_mantissa_reg_n_0_[10]\,
      R => '0'
    );
\A_mantissa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(11),
      Q => \A_mantissa_reg_n_0_[11]\,
      R => '0'
    );
\A_mantissa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(12),
      Q => \A_mantissa_reg_n_0_[12]\,
      R => '0'
    );
\A_mantissa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(13),
      Q => \A_mantissa_reg_n_0_[13]\,
      R => '0'
    );
\A_mantissa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(14),
      Q => \A_mantissa_reg_n_0_[14]\,
      R => '0'
    );
\A_mantissa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(15),
      Q => \A_mantissa_reg_n_0_[15]\,
      R => '0'
    );
\A_mantissa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(16),
      Q => \A_mantissa_reg_n_0_[16]\,
      R => '0'
    );
\A_mantissa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(17),
      Q => \A_mantissa_reg_n_0_[17]\,
      R => '0'
    );
\A_mantissa_reg[17]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \A_mantissa_reg[17]_i_6_n_0\,
      CO(2) => \A_mantissa_reg[17]_i_6_n_1\,
      CO(1) => \A_mantissa_reg[17]_i_6_n_2\,
      CO(0) => \A_mantissa_reg[17]_i_6_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B_exp(3 downto 0),
      O(3 downto 0) => A_mantissa60(3 downto 0),
      S(3) => \A_mantissa[17]_i_12__2_n_0\,
      S(2) => \A_mantissa[17]_i_13__2_n_0\,
      S(1) => \A_mantissa[17]_i_14__2_n_0\,
      S(0) => \A_mantissa[17]_i_15__2_n_0\
    );
\A_mantissa_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(18),
      Q => \A_mantissa_reg_n_0_[18]\,
      R => '0'
    );
\A_mantissa_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(19),
      Q => \A_mantissa_reg_n_0_[19]\,
      R => '0'
    );
\A_mantissa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(1),
      Q => \A_mantissa_reg_n_0_[1]\,
      R => '0'
    );
\A_mantissa_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(20),
      Q => \A_mantissa_reg_n_0_[20]\,
      R => '0'
    );
\A_mantissa_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(21),
      Q => \A_mantissa_reg_n_0_[21]\,
      R => '0'
    );
\A_mantissa_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(22),
      Q => \A_mantissa_reg_n_0_[22]\,
      R => '0'
    );
\A_mantissa_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \A_mantissa[23]_i_1_n_0\,
      Q => \A_mantissa_reg_n_0_[23]\,
      R => '0'
    );
\A_mantissa_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(24),
      Q => \A_mantissa_reg_n_0_[24]\,
      R => '0'
    );
\A_mantissa_reg[24]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \A_mantissa_reg[24]_i_11_n_0\,
      CO(3 downto 1) => \NLW_A_mantissa_reg[24]_i_10_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \A_mantissa_reg[24]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_A_mantissa_reg[24]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\A_mantissa_reg[24]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \A_mantissa_reg[17]_i_6_n_0\,
      CO(3) => \A_mantissa_reg[24]_i_11_n_0\,
      CO(2) => \A_mantissa_reg[24]_i_11_n_1\,
      CO(1) => \A_mantissa_reg[24]_i_11_n_2\,
      CO(0) => \A_mantissa_reg[24]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B_exp(7 downto 4),
      O(3 downto 0) => A_mantissa60(7 downto 4),
      S(3) => \A_mantissa[24]_i_20__3_n_0\,
      S(2) => \A_mantissa[24]_i_21__3_n_0\,
      S(1) => \A_mantissa[24]_i_22__3_n_0\,
      S(0) => \A_mantissa[24]_i_23__3_n_0\
    );
\A_mantissa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(2),
      Q => \A_mantissa_reg_n_0_[2]\,
      R => '0'
    );
\A_mantissa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(3),
      Q => \A_mantissa_reg_n_0_[3]\,
      R => '0'
    );
\A_mantissa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(4),
      Q => \A_mantissa_reg_n_0_[4]\,
      R => '0'
    );
\A_mantissa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(5),
      Q => \A_mantissa_reg_n_0_[5]\,
      R => '0'
    );
\A_mantissa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(6),
      Q => \A_mantissa_reg_n_0_[6]\,
      R => '0'
    );
\A_mantissa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(7),
      Q => \A_mantissa_reg_n_0_[7]\,
      R => '0'
    );
\A_mantissa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(8),
      Q => \A_mantissa_reg_n_0_[8]\,
      R => '0'
    );
\A_mantissa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1_n_0\,
      D => A_mantissa(9),
      Q => \A_mantissa_reg_n_0_[9]\,
      R => '0'
    );
A_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => w(31),
      Q => A_sgn_reg_n_0,
      R => '0'
    );
\B_exp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(12),
      Q => B_exp(0),
      R => '0'
    );
\B_exp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(13),
      Q => B_exp(1),
      R => '0'
    );
\B_exp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(14),
      Q => B_exp(2),
      R => '0'
    );
\B_exp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(15),
      Q => B_exp(3),
      R => '0'
    );
\B_exp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(16),
      Q => B_exp(4),
      R => '0'
    );
\B_exp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(17),
      Q => B_exp(5),
      R => '0'
    );
\B_exp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(18),
      Q => B_exp(6),
      R => '0'
    );
\B_exp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(19),
      Q => B_exp(7),
      R => '0'
    );
\B_mantissa[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF3A0A0A"
    )
        port map (
      I0 => Q(0),
      I1 => B_mantissa60(0),
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa[1]_i_2_n_0\,
      I4 => \B_mantissa[0]_i_2_n_0\,
      O => B_mantissa(0)
    );
\B_mantissa[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A808A808A80"
    )
        port map (
      I0 => \B_mantissa[21]_i_11_n_0\,
      I1 => \B_mantissa[1]_i_5__2_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[0]_i_3__3_n_0\,
      I4 => \B_mantissa[24]_i_10_n_0\,
      I5 => \B_mantissa_reg_n_0_[0]\,
      O => \B_mantissa[0]_i_2_n_0\
    );
\B_mantissa[0]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \B_mantissa[2]_i_9_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[2]_i_10_n_0\,
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[4]_i_11_n_0\,
      I5 => \B_mantissa[0]_i_4_n_0\,
      O => \B_mantissa[0]_i_3__3_n_0\
    );
\B_mantissa[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => \B_mantissa_reg_n_0_[8]\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa_reg_n_0_[16]\,
      I4 => B_mantissa60(4),
      I5 => \B_mantissa_reg_n_0_[0]\,
      O => \B_mantissa[0]_i_4_n_0\
    );
\B_mantissa[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \B_mantissa_reg[10]_0\,
      I1 => \B_mantissa[10]_i_3__0_n_0\,
      I2 => \B_mantissa_reg_n_0_[10]\,
      I3 => \B_mantissa[10]_i_4__3_n_0\,
      I4 => \B_mantissa[10]_i_5__1_n_0\,
      I5 => \B_mantissa[10]_i_6__3_n_0\,
      O => B_mantissa(10)
    );
\B_mantissa[10]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[12]_i_11_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[10]_i_11_n_0\,
      O => \B_mantissa[10]_i_10_n_0\
    );
\B_mantissa[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDCFDDFFFF0000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[22]\,
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[10]_i_12_n_0\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[10]_i_11_n_0\
    );
\B_mantissa[10]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5F3"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => \B_mantissa_reg_n_0_[10]\,
      I2 => B_mantissa60(4),
      I3 => B_mantissa60(3),
      O => \B_mantissa[10]_i_12_n_0\
    );
\B_mantissa[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555150055555555"
    )
        port map (
      I0 => \B_mantissa[24]_i_10_n_0\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[22]_i_5_n_0\,
      I3 => \B_mantissa[22]_i_6_n_0\,
      I4 => \B_mantissa[12]_i_6_n_0\,
      I5 => \B_mantissa[24]_i_8_n_0\,
      O => \B_mantissa[10]_i_3__0_n_0\
    );
\B_mantissa[10]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47440000FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[10]_i_7_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[10]_i_8__3_n_0\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[24]_i_24_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[10]_i_4__3_n_0\
    );
\B_mantissa[10]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB3BC808"
    )
        port map (
      I0 => \B_mantissa[10]_i_9_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[12]_i_8_n_0\,
      I4 => \B_mantissa[11]_i_7_n_0\,
      I5 => \B_mantissa[22]_i_8__2_n_0\,
      O => \B_mantissa[10]_i_5__1_n_0\
    );
\B_mantissa[10]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF00FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[11]_i_8_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[11]_i_9_n_0\,
      I3 => \B_mantissa[10]_i_10_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[21]_i_11_n_0\,
      O => \B_mantissa[10]_i_6__3_n_0\
    );
\B_mantissa[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9DD5"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      O => \B_mantissa[10]_i_7_n_0\
    );
\B_mantissa[10]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(3),
      O => \B_mantissa[10]_i_8__3_n_0\
    );
\B_mantissa[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404040F000000"
    )
        port map (
      I0 => \B_mantissa[22]_i_5_n_0\,
      I1 => \B_mantissa_reg_n_0_[7]\,
      I2 => \B_mantissa[17]_i_19_n_0\,
      I3 => \B_mantissa_reg_n_0_[3]\,
      I4 => B_mantissa60(3),
      I5 => \B_mantissa[4]_i_6_n_0\,
      O => \B_mantissa[10]_i_9_n_0\
    );
\B_mantissa[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \B_mantissa_reg[11]_0\,
      I1 => \B_mantissa[11]_i_3__2_n_0\,
      I2 => \B_mantissa_reg_n_0_[11]\,
      I3 => \B_mantissa[11]_i_4__0_n_0\,
      I4 => \B_mantissa[11]_i_5__0_n_0\,
      I5 => \B_mantissa[11]_i_6__3_n_0\,
      O => B_mantissa(11)
    );
\B_mantissa[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0CFA0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => \B_mantissa_reg_n_0_[8]\,
      I2 => \B_mantissa[4]_i_6_n_0\,
      I3 => \B_mantissa[22]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[4]\,
      I5 => \B_mantissa[17]_i_19_n_0\,
      O => \B_mantissa[11]_i_10_n_0\
    );
\B_mantissa[11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(3),
      I3 => \B_mantissa_reg_n_0_[23]\,
      O => \B_mantissa[11]_i_11_n_0\
    );
\B_mantissa[11]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455040055555555"
    )
        port map (
      I0 => \B_mantissa[24]_i_10_n_0\,
      I1 => \B_mantissa[24]_i_9_n_0\,
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[12]_i_6_n_0\,
      I5 => \B_mantissa[24]_i_8_n_0\,
      O => \B_mantissa[11]_i_3__2_n_0\
    );
\B_mantissa[11]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"622A0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => \B_mantissa[24]_i_24_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[11]_i_4__0_n_0\
    );
\B_mantissa[11]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEC2320"
    )
        port map (
      I0 => \B_mantissa[12]_i_8_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[14]_i_10_n_0\,
      I4 => \B_mantissa[11]_i_7_n_0\,
      I5 => \B_mantissa[22]_i_8__2_n_0\,
      O => \B_mantissa[11]_i_5__0_n_0\
    );
\B_mantissa[11]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B8FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[11]_i_8_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[11]_i_9_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[12]_i_9_n_0\,
      I5 => \B_mantissa[21]_i_11_n_0\,
      O => \B_mantissa[11]_i_6__3_n_0\
    );
\B_mantissa[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[11]_i_10_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[13]_i_9_n_0\,
      O => \B_mantissa[11]_i_7_n_0\
    );
\B_mantissa[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFFFF47FF47"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[13]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[21]\,
      I5 => B_mantissa60(3),
      O => \B_mantissa[11]_i_8_n_0\
    );
\B_mantissa[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF470000FF47"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[11]\,
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[11]_i_11_n_0\,
      O => \B_mantissa[11]_i_9_n_0\
    );
\B_mantissa[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABABAA"
    )
        port map (
      I0 => \B_mantissa_reg[12]_0\,
      I1 => \B_mantissa[12]_i_3_n_0\,
      I2 => \B_mantissa[12]_i_4__1_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[13]_i_5_n_0\,
      I5 => \B_mantissa[12]_i_5_n_0\,
      O => B_mantissa(12)
    );
\B_mantissa[12]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000075FF"
    )
        port map (
      I0 => \B_mantissa[24]_i_8_n_0\,
      I1 => \B_mantissa[4]_i_6_n_0\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa[22]_i_7_n_0\,
      I4 => \B_mantissa[24]_i_10_n_0\,
      O => \B_mantissa[12]_i_10_n_0\
    );
\B_mantissa[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF470000FF47"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[12]_i_12_n_0\,
      O => \B_mantissa[12]_i_11_n_0\
    );
\B_mantissa[12]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5F3"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => \B_mantissa_reg_n_0_[16]\,
      I2 => B_mantissa60(4),
      I3 => B_mantissa60(3),
      O => \B_mantissa[12]_i_12_n_0\
    );
\B_mantissa[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00F2FFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_8_n_0\,
      I1 => \B_mantissa[12]_i_6_n_0\,
      I2 => \B_mantissa[24]_i_10_n_0\,
      I3 => \B_mantissa_reg_n_0_[12]\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \B_mantissa[12]_i_7_n_0\,
      O => \B_mantissa[12]_i_3_n_0\
    );
\B_mantissa[12]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04C4"
    )
        port map (
      I0 => \B_mantissa[12]_i_8_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[14]_i_10_n_0\,
      I4 => \B_mantissa[22]_i_8__2_n_0\,
      O => \B_mantissa[12]_i_4__1_n_0\
    );
\B_mantissa[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AFFFF"
    )
        port map (
      I0 => \B_mantissa[21]_i_11_n_0\,
      I1 => \B_mantissa[13]_i_10_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[12]_i_9_n_0\,
      I4 => \B_mantissa[12]_i_10_n_0\,
      O => \B_mantissa[12]_i_5_n_0\
    );
\B_mantissa[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0037FF"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      O => \B_mantissa[12]_i_6_n_0\
    );
\B_mantissa[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AA880002AA8000"
    )
        port map (
      I0 => \B_mantissa[24]_i_24_n_0\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[12]_i_7_n_0\
    );
\B_mantissa[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \B_mantissa_reg_n_0_[9]\,
      I2 => \B_mantissa[4]_i_6_n_0\,
      I3 => \B_mantissa[17]_i_19_n_0\,
      I4 => \B_mantissa_reg_n_0_[5]\,
      I5 => \B_mantissa[22]_i_5_n_0\,
      O => \B_mantissa[12]_i_8_n_0\
    );
\B_mantissa[12]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[14]_i_12_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[12]_i_11_n_0\,
      O => \B_mantissa[12]_i_9_n_0\
    );
\B_mantissa[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAAABAB"
    )
        port map (
      I0 => \B_mantissa_reg[13]_0\,
      I1 => \B_mantissa[13]_i_3_n_0\,
      I2 => \B_mantissa[13]_i_4_n_0\,
      I3 => \B_mantissa[13]_i_5_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[13]_i_6_n_0\,
      O => B_mantissa(13)
    );
\B_mantissa[13]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[15]_i_11_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[11]_i_8_n_0\,
      O => \B_mantissa[13]_i_10_n_0\
    );
\B_mantissa[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1FFF1F"
    )
        port map (
      I0 => \B_mantissa[13]_i_7_n_0\,
      I1 => \B_mantissa_reg_n_0_[13]\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa[24]_i_24_n_0\,
      I4 => \B_mantissa[13]_i_8_n_0\,
      O => \B_mantissa[13]_i_3_n_0\
    );
\B_mantissa[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAABAF"
    )
        port map (
      I0 => \B_mantissa[22]_i_8__2_n_0\,
      I1 => \B_mantissa[14]_i_10_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[16]_i_8_n_0\,
      O => \B_mantissa[13]_i_4_n_0\
    );
\B_mantissa[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[13]_i_9_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[15]_i_8_n_0\,
      O => \B_mantissa[13]_i_5_n_0\
    );
\B_mantissa[13]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D555DDD"
    )
        port map (
      I0 => \B_mantissa[13]_i_7_n_0\,
      I1 => \B_mantissa[21]_i_11_n_0\,
      I2 => \B_mantissa[14]_i_11_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[13]_i_10_n_0\,
      O => \B_mantissa[13]_i_6_n_0\
    );
\B_mantissa[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540000FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_10_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(3),
      I5 => \B_mantissa[16]_i_6_n_0\,
      O => \B_mantissa[13]_i_7_n_0\
    );
\B_mantissa[13]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"99D5"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      O => \B_mantissa[13]_i_8_n_0\
    );
\B_mantissa[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0CFA0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => \B_mantissa_reg_n_0_[10]\,
      I2 => \B_mantissa[4]_i_6_n_0\,
      I3 => \B_mantissa[22]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[6]\,
      I5 => \B_mantissa[17]_i_19_n_0\,
      O => \B_mantissa[13]_i_9_n_0\
    );
\B_mantissa[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAAABAB"
    )
        port map (
      I0 => \B_mantissa_reg[14]_0\,
      I1 => \B_mantissa[14]_i_3_n_0\,
      I2 => \B_mantissa[14]_i_4_n_0\,
      I3 => \B_mantissa[14]_i_5_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[14]_i_6_n_0\,
      O => B_mantissa(14)
    );
\B_mantissa[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \B_mantissa_reg_n_0_[11]\,
      I2 => \B_mantissa[4]_i_6_n_0\,
      I3 => \B_mantissa[17]_i_19_n_0\,
      I4 => \B_mantissa_reg_n_0_[7]\,
      I5 => \B_mantissa[22]_i_5_n_0\,
      O => \B_mantissa[14]_i_10_n_0\
    );
\B_mantissa[14]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[16]_i_12_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[14]_i_12_n_0\,
      O => \B_mantissa[14]_i_11_n_0\
    );
\B_mantissa[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F5F0FFF3F3"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => \B_mantissa_reg_n_0_[14]\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa_reg_n_0_[22]\,
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(2),
      O => \B_mantissa[14]_i_12_n_0\
    );
\B_mantissa[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DF00DF00FFFF"
    )
        port map (
      I0 => \B_mantissa[14]_i_7__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa[14]_i_8__0_n_0\,
      I4 => \B_mantissa[14]_i_9_n_0\,
      I5 => \B_mantissa_reg_n_0_[14]\,
      O => \B_mantissa[14]_i_3_n_0\
    );
\B_mantissa[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAABAF"
    )
        port map (
      I0 => \B_mantissa[22]_i_8__2_n_0\,
      I1 => \B_mantissa[15]_i_8_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[17]_i_10_n_0\,
      O => \B_mantissa[14]_i_4_n_0\
    );
\B_mantissa[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[14]_i_10_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[16]_i_8_n_0\,
      O => \B_mantissa[14]_i_5_n_0\
    );
\B_mantissa[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AFFFF"
    )
        port map (
      I0 => \B_mantissa[21]_i_11_n_0\,
      I1 => \B_mantissa[15]_i_9_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[14]_i_11_n_0\,
      I4 => \B_mantissa[14]_i_9_n_0\,
      O => \B_mantissa[14]_i_6_n_0\
    );
\B_mantissa[14]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(3),
      O => \B_mantissa[14]_i_7__0_n_0\
    );
\B_mantissa[14]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666A0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => \B_mantissa[21]_i_11_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[14]_i_8__0_n_0\
    );
\B_mantissa[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00101000FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_10_n_0\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[16]_i_6_n_0\,
      O => \B_mantissa[14]_i_9_n_0\
    );
\B_mantissa[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABABAA"
    )
        port map (
      I0 => \B_mantissa_reg[15]_0\,
      I1 => \B_mantissa[15]_i_3_n_0\,
      I2 => \B_mantissa[15]_i_4_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[15]_i_5_n_0\,
      I5 => \B_mantissa[15]_i_6_n_0\,
      O => B_mantissa(15)
    );
\B_mantissa[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => \B_mantissa[22]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[8]\,
      I3 => \B_mantissa[17]_i_19_n_0\,
      O => \B_mantissa[15]_i_10_n_0\
    );
\B_mantissa[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF5FFF5F0F3FFF3"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => \B_mantissa_reg_n_0_[15]\,
      I2 => B_mantissa60(4),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa_reg_n_0_[23]\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[15]_i_11_n_0\
    );
\B_mantissa[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1FFF1F"
    )
        port map (
      I0 => \B_mantissa[15]_i_7_n_0\,
      I1 => \B_mantissa_reg_n_0_[15]\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa[21]_i_11_n_0\,
      I4 => \B_mantissa[16]_i_7__3_n_0\,
      O => \B_mantissa[15]_i_3_n_0\
    );
\B_mantissa[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAFABA"
    )
        port map (
      I0 => \B_mantissa[22]_i_8__2_n_0\,
      I1 => \B_mantissa[15]_i_8_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[17]_i_10_n_0\,
      O => \B_mantissa[15]_i_4_n_0\
    );
\B_mantissa[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[16]_i_8_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[16]_i_9_n_0\,
      O => \B_mantissa[15]_i_5_n_0\
    );
\B_mantissa[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AFFFF"
    )
        port map (
      I0 => \B_mantissa[21]_i_11_n_0\,
      I1 => \B_mantissa[16]_i_10_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[15]_i_9_n_0\,
      I4 => \B_mantissa[15]_i_7_n_0\,
      O => \B_mantissa[15]_i_6_n_0\
    );
\B_mantissa[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[24]_i_10_n_0\,
      I5 => \B_mantissa[16]_i_6_n_0\,
      O => \B_mantissa[15]_i_7_n_0\
    );
\B_mantissa[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2230FFFF22300000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => \B_mantissa[17]_i_19_n_0\,
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => \B_mantissa[22]_i_5_n_0\,
      I4 => \B_mantissa[4]_i_6_n_0\,
      I5 => \B_mantissa[15]_i_10_n_0\,
      O => \B_mantissa[15]_i_8_n_0\
    );
\B_mantissa[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[22]_i_14_n_0\,
      I3 => \B_mantissa_reg_n_0_[17]\,
      I4 => B_mantissa60(1),
      I5 => \B_mantissa[15]_i_11_n_0\,
      O => \B_mantissa[15]_i_9_n_0\
    );
\B_mantissa[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABABAA"
    )
        port map (
      I0 => \B_mantissa_reg[16]_0\,
      I1 => \B_mantissa[16]_i_3_n_0\,
      I2 => \B_mantissa[16]_i_4_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[17]_i_5_n_0\,
      I5 => \B_mantissa[16]_i_5_n_0\,
      O => B_mantissa(16)
    );
\B_mantissa[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FF47FFFF0000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[18]\,
      I3 => \B_mantissa[22]_i_14_n_0\,
      I4 => \B_mantissa[16]_i_12_n_0\,
      I5 => B_mantissa60(1),
      O => \B_mantissa[16]_i_10_n_0\
    );
\B_mantissa[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \B_mantissa[22]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[9]\,
      I3 => \B_mantissa[17]_i_19_n_0\,
      O => \B_mantissa[16]_i_11_n_0\
    );
\B_mantissa[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF55FF33FF0F"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => \B_mantissa_reg_n_0_[24]\,
      I2 => \B_mantissa_reg_n_0_[16]\,
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(2),
      O => \B_mantissa[16]_i_12_n_0\
    );
\B_mantissa[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4FFFFF44444444"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[16]\,
      I1 => \B_mantissa[16]_i_6_n_0\,
      I2 => \B_mantissa[16]_i_7__3_n_0\,
      I3 => B_mantissa60(0),
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \B_mantissa[17]_i_8__1_n_0\,
      O => \B_mantissa[16]_i_3_n_0\
    );
\B_mantissa[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAFABA"
    )
        port map (
      I0 => \B_mantissa[22]_i_8__2_n_0\,
      I1 => \B_mantissa[16]_i_8_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[16]_i_9_n_0\,
      O => \B_mantissa[16]_i_4_n_0\
    );
\B_mantissa[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \B_mantissa[16]_i_6_n_0\,
      I1 => \B_mantissa[17]_i_16_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[16]_i_10_n_0\,
      I4 => \B_mantissa[21]_i_11_n_0\,
      O => \B_mantissa[16]_i_5_n_0\
    );
\B_mantissa[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(6),
      I2 => B_mantissa60(5),
      I3 => B_mantissa60(7),
      I4 => \B_mantissa[24]_i_26__0_n_0\,
      I5 => \B_mantissa_reg[21]_i_9_n_3\,
      O => \B_mantissa[16]_i_6_n_0\
    );
\B_mantissa[16]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9995"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      O => \B_mantissa[16]_i_7__3_n_0\
    );
\B_mantissa[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \B_mantissa[22]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[13]\,
      I3 => \B_mantissa[17]_i_19_n_0\,
      I4 => \B_mantissa[4]_i_6_n_0\,
      I5 => \B_mantissa[16]_i_11_n_0\,
      O => \B_mantissa[16]_i_8_n_0\
    );
\B_mantissa[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \B_mantissa[22]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[15]\,
      I3 => \B_mantissa[17]_i_19_n_0\,
      I4 => \B_mantissa[4]_i_6_n_0\,
      I5 => \B_mantissa[18]_i_7_n_0\,
      O => \B_mantissa[16]_i_9_n_0\
    );
\B_mantissa[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAAABAB"
    )
        port map (
      I0 => \B_mantissa_reg[17]_0\,
      I1 => \B_mantissa[17]_i_3_n_0\,
      I2 => \B_mantissa[17]_i_4_n_0\,
      I3 => \B_mantissa[17]_i_5_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[17]_i_7_n_0\,
      O => B_mantissa(17)
    );
\B_mantissa[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => \B_mantissa[22]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[14]\,
      I3 => \B_mantissa[17]_i_19_n_0\,
      I4 => \B_mantissa[4]_i_6_n_0\,
      I5 => \B_mantissa[17]_i_20_n_0\,
      O => \B_mantissa[17]_i_10_n_0\
    );
\B_mantissa[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B888B888BB8888"
    )
        port map (
      I0 => \B_mantissa[22]_i_13_n_0\,
      I1 => \B_mantissa[4]_i_6_n_0\,
      I2 => \B_mantissa_reg_n_0_[4]\,
      I3 => \B_mantissa[17]_i_19_n_0\,
      I4 => \B_mantissa_reg_n_0_[12]\,
      I5 => \B_mantissa[22]_i_5_n_0\,
      O => \B_mantissa[17]_i_11_n_0\
    );
\B_mantissa[17]_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(3),
      I1 => B_exp(3),
      O => \B_mantissa[17]_i_12__2_n_0\
    );
\B_mantissa[17]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(2),
      I1 => B_exp(2),
      O => \B_mantissa[17]_i_13__2_n_0\
    );
\B_mantissa[17]_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(1),
      I1 => B_exp(1),
      O => \B_mantissa[17]_i_14__2_n_0\
    );
\B_mantissa[17]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(0),
      I1 => B_exp(0),
      O => \B_mantissa[17]_i_15__2_n_0\
    );
\B_mantissa[17]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FF47FFFF0000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[19]\,
      I3 => \B_mantissa[22]_i_14_n_0\,
      I4 => \B_mantissa[17]_i_21_n_0\,
      I5 => B_mantissa60(1),
      O => \B_mantissa[17]_i_16_n_0\
    );
\B_mantissa[17]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[20]\,
      I3 => \B_mantissa[22]_i_14_n_0\,
      I4 => B_mantissa60(1),
      I5 => \B_mantissa[17]_i_22_n_0\,
      O => \B_mantissa[17]_i_17_n_0\
    );
\B_mantissa[17]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \B_mantissa_reg[21]_i_9_n_3\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(6),
      I3 => B_mantissa60(5),
      I4 => B_mantissa60(7),
      I5 => B_mantissa60(4),
      O => \B_mantissa[17]_i_18_n_0\
    );
\B_mantissa[17]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(3),
      O => \B_mantissa[17]_i_19_n_0\
    );
\B_mantissa[17]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => \B_mantissa[22]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[10]\,
      I3 => \B_mantissa[17]_i_19_n_0\,
      O => \B_mantissa[17]_i_20_n_0\
    );
\B_mantissa[17]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(4),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa_reg_n_0_[17]\,
      O => \B_mantissa[17]_i_21_n_0\
    );
\B_mantissa[17]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[18]\,
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(3),
      O => \B_mantissa[17]_i_22_n_0\
    );
\B_mantissa[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABABABAAA"
    )
        port map (
      I0 => \B_mantissa[17]_i_8__1_n_0\,
      I1 => \B_mantissa_reg_n_0_[17]\,
      I2 => \B_mantissa_reg[21]_i_9_n_3\,
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[17]_i_9_n_0\,
      I5 => B_mantissa60(4),
      O => \B_mantissa[17]_i_3_n_0\
    );
\B_mantissa[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \B_mantissa[22]_i_8__2_n_0\,
      I1 => \B_mantissa[18]_i_5_n_0\,
      I2 => B_mantissa60(0),
      O => \B_mantissa[17]_i_4_n_0\
    );
\B_mantissa[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[17]_i_10_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[17]_i_11_n_0\,
      O => \B_mantissa[17]_i_5_n_0\
    );
\B_mantissa[17]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD100"
    )
        port map (
      I0 => \B_mantissa[17]_i_16_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[17]_i_17_n_0\,
      I3 => \B_mantissa[21]_i_11_n_0\,
      I4 => \B_mantissa[17]_i_18_n_0\,
      O => \B_mantissa[17]_i_7_n_0\
    );
\B_mantissa[17]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666E0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => \B_mantissa[21]_i_11_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[17]_i_8__1_n_0\
    );
\B_mantissa[17]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(5),
      I2 => B_mantissa60(6),
      O => \B_mantissa[17]_i_9_n_0\
    );
\B_mantissa[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A0A0A"
    )
        port map (
      I0 => Q(8),
      I1 => \B_mantissa[18]_i_2_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa[18]_i_3_n_0\,
      I4 => \B_mantissa[18]_i_4_n_0\,
      O => B_mantissa(18)
    );
\B_mantissa[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555445"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => \B_mantissa[22]_i_7_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[24]_i_10_n_0\,
      I5 => \B_mantissa[20]_i_2_n_0\,
      O => \B_mantissa[18]_i_2_n_0\
    );
\B_mantissa[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAA8002AAAA00"
    )
        port map (
      I0 => \B_mantissa[24]_i_24_n_0\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[18]_i_3_n_0\
    );
\B_mantissa[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \B_mantissa[22]_i_8__2_n_0\,
      I1 => \B_mantissa[18]_i_5_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[19]_i_5_n_0\,
      I4 => \B_mantissa[18]_i_6_n_0\,
      O => \B_mantissa[18]_i_4_n_0\
    );
\B_mantissa[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[22]_i_12_n_0\,
      I1 => \B_mantissa[18]_i_7_n_0\,
      I2 => \B_mantissa[22]_i_6_n_0\,
      I3 => \B_mantissa[24]_i_33_n_0\,
      I4 => \B_mantissa[4]_i_6_n_0\,
      I5 => \B_mantissa[20]_i_8_n_0\,
      O => \B_mantissa[18]_i_5_n_0\
    );
\B_mantissa[18]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD755555"
    )
        port map (
      I0 => \B_mantissa[18]_i_8_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[17]_i_17_n_0\,
      I3 => \B_mantissa[19]_i_8_n_0\,
      I4 => \B_mantissa[21]_i_11_n_0\,
      O => \B_mantissa[18]_i_6_n_0\
    );
\B_mantissa[18]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \B_mantissa[22]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[11]\,
      I3 => \B_mantissa[17]_i_19_n_0\,
      O => \B_mantissa[18]_i_7_n_0\
    );
\B_mantissa[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF0F0F0FCF0D0D"
    )
        port map (
      I0 => \B_mantissa[24]_i_40_n_0\,
      I1 => \B_mantissa[20]_i_5_n_0\,
      I2 => \B_mantissa_reg[21]_i_9_n_3\,
      I3 => \B_mantissa[17]_i_9_n_0\,
      I4 => \B_mantissa[21]_i_8_n_0\,
      I5 => \B_mantissa[18]_i_9_n_0\,
      O => \B_mantissa[18]_i_8_n_0\
    );
\B_mantissa[18]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(4),
      O => \B_mantissa[18]_i_9_n_0\
    );
\B_mantissa[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFF444444444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(9),
      I2 => \B_mantissa[19]_i_2_n_0\,
      I3 => \B_mantissa_reg_n_0_[19]\,
      I4 => \B_mantissa[19]_i_3__0_n_0\,
      I5 => \B_mantissa[19]_i_4_n_0\,
      O => B_mantissa(19)
    );
\B_mantissa[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => \B_mantissa[20]_i_2_n_0\,
      I1 => \B_mantissa[24]_i_10_n_0\,
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[22]_i_7_n_0\,
      O => \B_mantissa[19]_i_2_n_0\
    );
\B_mantissa[19]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57EA0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[24]_i_24_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[19]_i_3__0_n_0\
    );
\B_mantissa[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FFFFFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[22]_i_8__2_n_0\,
      I1 => \B_mantissa[20]_i_6_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[19]_i_5_n_0\,
      I4 => \B_mantissa[19]_i_2_n_0\,
      I5 => \B_mantissa[19]_i_6_n_0\,
      O => \B_mantissa[19]_i_4_n_0\
    );
\B_mantissa[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[22]_i_13_n_0\,
      I1 => \B_mantissa[19]_i_7_n_0\,
      I2 => \B_mantissa[22]_i_6_n_0\,
      I3 => \B_mantissa[24]_i_31_n_0\,
      I4 => \B_mantissa[4]_i_6_n_0\,
      I5 => \B_mantissa[21]_i_14_n_0\,
      O => \B_mantissa[19]_i_5_n_0\
    );
\B_mantissa[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \B_mantissa[21]_i_11_n_0\,
      I1 => \B_mantissa[19]_i_8_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[20]_i_9_n_0\,
      O => \B_mantissa[19]_i_6_n_0\
    );
\B_mantissa[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2230"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => \B_mantissa[17]_i_19_n_0\,
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => \B_mantissa[22]_i_5_n_0\,
      O => \B_mantissa[19]_i_7_n_0\
    );
\B_mantissa[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa_reg_n_0_[23]\,
      I3 => B_mantissa60(2),
      I4 => \B_mantissa_reg_n_0_[19]\,
      I5 => \B_mantissa[22]_i_14_n_0\,
      O => \B_mantissa[19]_i_8_n_0\
    );
\B_mantissa[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F4444F4444444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(1),
      I2 => \B_mantissa[24]_i_3_n_0\,
      I3 => \B_mantissa_reg_n_0_[1]\,
      I4 => \B_mantissa[1]_i_2_n_0\,
      I5 => \B_mantissa[1]_i_3_n_0\,
      O => B_mantissa(1)
    );
\B_mantissa[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => \B_mantissa[24]_i_24_n_0\,
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(3),
      O => \B_mantissa[1]_i_2_n_0\
    );
\B_mantissa[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \B_mantissa[1]_i_4_n_0\,
      I1 => \B_mantissa[2]_i_6__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[1]_i_5__2_n_0\,
      I4 => \B_mantissa[21]_i_11_n_0\,
      O => \B_mantissa[1]_i_3_n_0\
    );
\B_mantissa[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \B_mantissa[2]_i_8_n_0\,
      I1 => \B_mantissa_reg_n_0_[0]\,
      I2 => \B_mantissa[17]_i_19_n_0\,
      I3 => B_mantissa60(0),
      I4 => B_mantissa60(1),
      I5 => \B_mantissa[22]_i_8__2_n_0\,
      O => \B_mantissa[1]_i_4_n_0\
    );
\B_mantissa[1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \B_mantissa[3]_i_9_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[3]_i_10_n_0\,
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[1]_i_6_n_0\,
      I5 => \B_mantissa[1]_i_7_n_0\,
      O => \B_mantissa[1]_i_5__2_n_0\
    );
\B_mantissa[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[21]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[5]\,
      O => \B_mantissa[1]_i_6_n_0\
    );
\B_mantissa[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[17]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[1]\,
      O => \B_mantissa[1]_i_7_n_0\
    );
\B_mantissa[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAFCAA00AA00AA"
    )
        port map (
      I0 => Q(10),
      I1 => \B_mantissa[20]_i_2_n_0\,
      I2 => \B_mantissa_reg_n_0_[20]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \B_mantissa[20]_i_3_n_0\,
      I5 => \B_mantissa[20]_i_4_n_0\,
      O => B_mantissa(20)
    );
\B_mantissa[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008EFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[20]_i_5_n_0\,
      I1 => \B_mantissa[21]_i_8_n_0\,
      I2 => B_mantissa60(5),
      I3 => B_mantissa60(7),
      I4 => B_mantissa60(6),
      I5 => \B_mantissa_reg[21]_i_9_n_3\,
      O => \B_mantissa[20]_i_2_n_0\
    );
\B_mantissa[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222AA8A8222AA888"
    )
        port map (
      I0 => \B_mantissa[24]_i_24_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[20]_i_3_n_0\
    );
\B_mantissa[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \B_mantissa[22]_i_8__2_n_0\,
      I1 => \B_mantissa[20]_i_6_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[21]_i_10_n_0\,
      I4 => \B_mantissa[20]_i_7_n_0\,
      O => \B_mantissa[20]_i_4_n_0\
    );
\B_mantissa[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000037"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      O => \B_mantissa[20]_i_5_n_0\
    );
\B_mantissa[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[24]_i_33_n_0\,
      I1 => \B_mantissa[20]_i_8_n_0\,
      I2 => \B_mantissa[22]_i_6_n_0\,
      I3 => \B_mantissa[24]_i_35_n_0\,
      I4 => \B_mantissa[4]_i_6_n_0\,
      I5 => \B_mantissa[22]_i_12_n_0\,
      O => \B_mantissa[20]_i_6_n_0\
    );
\B_mantissa[20]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B800FFFF"
    )
        port map (
      I0 => \B_mantissa[21]_i_13_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[20]_i_9_n_0\,
      I3 => \B_mantissa[21]_i_11_n_0\,
      I4 => \B_mantissa[20]_i_2_n_0\,
      O => \B_mantissa[20]_i_7_n_0\
    );
\B_mantissa[20]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \B_mantissa[22]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[13]\,
      I3 => \B_mantissa[17]_i_19_n_0\,
      O => \B_mantissa[20]_i_8_n_0\
    );
\B_mantissa[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa_reg_n_0_[24]\,
      I3 => B_mantissa60(2),
      I4 => \B_mantissa_reg_n_0_[20]\,
      I5 => \B_mantissa[22]_i_14_n_0\,
      O => \B_mantissa[20]_i_9_n_0\
    );
\B_mantissa[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \B_mantissa_reg[21]_0\,
      I1 => \B_mantissa[21]_i_3__2_n_0\,
      I2 => \B_mantissa_reg_n_0_[21]\,
      I3 => \B_mantissa[21]_i_4__1_n_0\,
      I4 => \B_mantissa[21]_i_5_n_0\,
      I5 => \B_mantissa[21]_i_6_n_0\,
      O => B_mantissa(21)
    );
\B_mantissa[21]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0AFAFCFC0CFC0"
    )
        port map (
      I0 => \B_mantissa[24]_i_31_n_0\,
      I1 => \B_mantissa[21]_i_14_n_0\,
      I2 => \B_mantissa[22]_i_6_n_0\,
      I3 => \B_mantissa[22]_i_13_n_0\,
      I4 => \B_mantissa[24]_i_28_n_0\,
      I5 => \B_mantissa[4]_i_6_n_0\,
      O => \B_mantissa[21]_i_10_n_0\
    );
\B_mantissa[21]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \B_mantissa_reg[21]_i_9_n_3\,
      I1 => B_mantissa60(6),
      I2 => B_mantissa60(5),
      I3 => B_mantissa60(7),
      O => \B_mantissa[21]_i_11_n_0\
    );
\B_mantissa[21]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000B0008"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[22]\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[21]_i_12_n_0\
    );
\B_mantissa[21]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => \B_mantissa_reg_n_0_[21]\,
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(4),
      O => \B_mantissa[21]_i_13_n_0\
    );
\B_mantissa[21]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => \B_mantissa[22]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[14]\,
      I3 => \B_mantissa[17]_i_19_n_0\,
      O => \B_mantissa[21]_i_14_n_0\
    );
\B_mantissa[21]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008EFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[21]_i_7_n_0\,
      I1 => \B_mantissa[21]_i_8_n_0\,
      I2 => B_mantissa60(5),
      I3 => B_mantissa60(7),
      I4 => B_mantissa60(6),
      I5 => \B_mantissa_reg[21]_i_9_n_3\,
      O => \B_mantissa[21]_i_3__2_n_0\
    );
\B_mantissa[21]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FA0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[24]_i_24_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[21]_i_4__1_n_0\
    );
\B_mantissa[21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa[21]_i_10_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[22]_i_9_n_0\,
      I3 => \B_mantissa[22]_i_8__2_n_0\,
      O => \B_mantissa[21]_i_5_n_0\
    );
\B_mantissa[21]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"775F"
    )
        port map (
      I0 => \B_mantissa[21]_i_11_n_0\,
      I1 => \B_mantissa[21]_i_12_n_0\,
      I2 => \B_mantissa[21]_i_13_n_0\,
      I3 => B_mantissa60(0),
      O => \B_mantissa[21]_i_6_n_0\
    );
\B_mantissa[21]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC80033"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(3),
      O => \B_mantissa[21]_i_7_n_0\
    );
\B_mantissa[21]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7777777F"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(1),
      O => \B_mantissa[21]_i_8_n_0\
    );
\B_mantissa[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAFCAA00AA00AA"
    )
        port map (
      I0 => Q(11),
      I1 => \B_mantissa[22]_i_2_n_0\,
      I2 => \B_mantissa_reg_n_0_[22]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \B_mantissa[22]_i_3_n_0\,
      I5 => \B_mantissa[22]_i_4_n_0\,
      O => B_mantissa(22)
    );
\B_mantissa[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F30AFAF3F30A0A0"
    )
        port map (
      I0 => \B_mantissa[22]_i_13_n_0\,
      I1 => \B_mantissa[24]_i_28_n_0\,
      I2 => \B_mantissa[22]_i_6_n_0\,
      I3 => \B_mantissa[24]_i_30_n_0\,
      I4 => \B_mantissa[4]_i_6_n_0\,
      I5 => \B_mantissa[24]_i_31_n_0\,
      O => \B_mantissa[22]_i_10_n_0\
    );
\B_mantissa[22]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8CCFBFFFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_25_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[22]_i_14_n_0\,
      I3 => \B_mantissa_reg_n_0_[23]\,
      I4 => \B_mantissa[21]_i_12_n_0\,
      I5 => \B_mantissa[21]_i_11_n_0\,
      O => \B_mantissa[22]_i_11__0_n_0\
    );
\B_mantissa[22]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \B_mantissa[22]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[15]\,
      I3 => \B_mantissa[17]_i_19_n_0\,
      O => \B_mantissa[22]_i_12_n_0\
    );
\B_mantissa[22]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => \B_mantissa[22]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[0]\,
      I3 => \B_mantissa[17]_i_19_n_0\,
      I4 => \B_mantissa_reg_n_0_[16]\,
      O => \B_mantissa[22]_i_13_n_0\
    );
\B_mantissa[22]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(4),
      O => \B_mantissa[22]_i_14_n_0\
    );
\B_mantissa[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000555577F7"
    )
        port map (
      I0 => \B_mantissa[24]_i_8_n_0\,
      I1 => \B_mantissa[22]_i_5_n_0\,
      I2 => \B_mantissa[22]_i_6_n_0\,
      I3 => B_mantissa60(2),
      I4 => \B_mantissa[22]_i_7_n_0\,
      I5 => \B_mantissa[24]_i_10_n_0\,
      O => \B_mantissa[22]_i_2_n_0\
    );
\B_mantissa[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222AAAA8222AA8A8"
    )
        port map (
      I0 => \B_mantissa[24]_i_24_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[22]_i_3_n_0\
    );
\B_mantissa[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFFFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[22]_i_8__2_n_0\,
      I1 => \B_mantissa[22]_i_9_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[22]_i_10_n_0\,
      I4 => \B_mantissa[22]_i_2_n_0\,
      I5 => \B_mantissa[22]_i_11__0_n_0\,
      O => \B_mantissa[22]_i_4_n_0\
    );
\B_mantissa[22]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(0),
      O => \B_mantissa[22]_i_5_n_0\
    );
\B_mantissa[22]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(1),
      O => \B_mantissa[22]_i_6_n_0\
    );
\B_mantissa[22]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666666A"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(1),
      O => \B_mantissa[22]_i_7_n_0\
    );
\B_mantissa[22]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[24]_i_40_n_0\,
      O => \B_mantissa[22]_i_8__2_n_0\
    );
\B_mantissa[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[24]_i_35_n_0\,
      I1 => \B_mantissa[22]_i_12_n_0\,
      I2 => \B_mantissa[22]_i_6_n_0\,
      I3 => \B_mantissa[24]_i_32_n_0\,
      I4 => \B_mantissa[4]_i_6_n_0\,
      I5 => \B_mantissa[24]_i_33_n_0\,
      O => \B_mantissa[22]_i_9_n_0\
    );
\B_mantissa[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E00FFFFAAAAAAAA"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => \B_mantissa[23]_i_2_n_0\,
      I2 => \B_mantissa[23]_i_3_n_0\,
      I3 => \B_mantissa[23]_i_4_n_0\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \B_mantissa[24]_i_1_n_0\,
      O => \B_mantissa[23]_i_1_n_0\
    );
\B_mantissa[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FE03FFFF"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[24]_i_8_n_0\,
      I5 => \B_mantissa[16]_i_6_n_0\,
      O => \B_mantissa[23]_i_2_n_0\
    );
\B_mantissa[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AAAA8"
    )
        port map (
      I0 => \B_mantissa[24]_i_24_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      O => \B_mantissa[23]_i_3_n_0\
    );
\B_mantissa[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FFFFFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[22]_i_8__2_n_0\,
      I1 => \B_mantissa[24]_i_22_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[22]_i_10_n_0\,
      I4 => \B_mantissa[23]_i_5__0_n_0\,
      I5 => \B_mantissa[23]_i_2_n_0\,
      O => \B_mantissa[23]_i_4_n_0\
    );
\B_mantissa[23]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFBFFFBFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[22]_i_14_n_0\,
      I1 => \B_mantissa_reg_n_0_[23]\,
      I2 => \B_mantissa[24]_i_25_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa_reg_n_0_[24]\,
      I5 => \B_mantissa[21]_i_11_n_0\,
      O => \B_mantissa[23]_i_5__0_n_0\
    );
\B_mantissa[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030AA00000000"
    )
        port map (
      I0 => \FSM_onehot_cur_state_reg[3]\(0),
      I1 => \B_mantissa[24]_i_3_n_0\,
      I2 => \B_mantissa_reg[24]_i_4_n_0\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => state(1),
      I5 => \A_mantissa[24]_i_5_n_0\,
      O => \B_mantissa[24]_i_1_n_0\
    );
\B_mantissa[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAA8AAA8"
    )
        port map (
      I0 => \B_mantissa_reg[21]_i_9_n_3\,
      I1 => B_mantissa60(7),
      I2 => B_mantissa60(5),
      I3 => B_mantissa60(6),
      I4 => B_mantissa60(4),
      I5 => \B_mantissa[24]_i_26__0_n_0\,
      O => \B_mantissa[24]_i_10_n_0\
    );
\B_mantissa[24]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \A_exp__0\(6),
      I1 => B_exp(6),
      I2 => B_exp(7),
      I3 => \A_exp__0\(7),
      O => \B_mantissa[24]_i_11_n_0\
    );
\B_mantissa[24]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \A_exp__0\(4),
      I1 => B_exp(4),
      I2 => B_exp(5),
      I3 => \A_exp__0\(5),
      O => \B_mantissa[24]_i_12_n_0\
    );
\B_mantissa[24]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \A_exp__0\(2),
      I1 => B_exp(2),
      I2 => B_exp(3),
      I3 => \A_exp__0\(3),
      O => \B_mantissa[24]_i_13_n_0\
    );
\B_mantissa[24]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \A_exp__0\(0),
      I1 => B_exp(0),
      I2 => B_exp(1),
      I3 => \A_exp__0\(1),
      O => \B_mantissa[24]_i_14_n_0\
    );
\B_mantissa[24]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      I2 => \A_exp__0\(7),
      I3 => B_exp(7),
      O => \B_mantissa[24]_i_15_n_0\
    );
\B_mantissa[24]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      I2 => \A_exp__0\(5),
      I3 => B_exp(5),
      O => \B_mantissa[24]_i_16_n_0\
    );
\B_mantissa[24]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      I2 => \A_exp__0\(3),
      I3 => B_exp(3),
      O => \B_mantissa[24]_i_17_n_0\
    );
\B_mantissa[24]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      I2 => \A_exp__0\(1),
      I3 => B_exp(1),
      O => \B_mantissa[24]_i_18_n_0\
    );
\B_mantissa[24]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFFFFFFFFFFFDF"
    )
        port map (
      I0 => \B_mantissa[24]_i_27__0_n_0\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg[21]_i_9_n_3\,
      I3 => B_mantissa60(6),
      I4 => B_mantissa60(7),
      I5 => B_mantissa60(5),
      O => \B_mantissa[24]_i_19_n_0\
    );
\B_mantissa[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10103000"
    )
        port map (
      I0 => \B_mantissa[24]_i_5_n_0\,
      I1 => \B_mantissa[24]_i_6_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa_reg_n_0_[24]\,
      I4 => \B_mantissa[24]_i_7_n_0\,
      O => B_mantissa(24)
    );
\B_mantissa[24]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000103"
    )
        port map (
      I0 => \B_mantissa[24]_i_28_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => \B_mantissa[24]_i_29_n_0\,
      O => \B_mantissa[24]_i_20_n_0\
    );
\B_mantissa[24]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => \B_mantissa[24]_i_30_n_0\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[24]_i_31_n_0\,
      O => \B_mantissa[24]_i_21_n_0\
    );
\B_mantissa[24]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[24]_i_32_n_0\,
      I1 => \B_mantissa[24]_i_33_n_0\,
      I2 => \B_mantissa[22]_i_6_n_0\,
      I3 => \B_mantissa[24]_i_34_n_0\,
      I4 => \B_mantissa[4]_i_6_n_0\,
      I5 => \B_mantissa[24]_i_35_n_0\,
      O => \B_mantissa[24]_i_22_n_0\
    );
\B_mantissa[24]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAAA2A2A2AAA"
    )
        port map (
      I0 => \B_mantissa[21]_i_11_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[24]_i_40_n_0\,
      O => \B_mantissa[24]_i_24_n_0\
    );
\B_mantissa[24]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => B_mantissa60(2),
      O => \B_mantissa[24]_i_25_n_0\
    );
\B_mantissa[24]_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(3),
      O => \B_mantissa[24]_i_26__0_n_0\
    );
\B_mantissa[24]_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(0),
      O => \B_mantissa[24]_i_27__0_n_0\
    );
\B_mantissa[24]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => \B_mantissa[22]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[4]\,
      I3 => \B_mantissa[17]_i_19_n_0\,
      I4 => \B_mantissa_reg_n_0_[20]\,
      O => \B_mantissa[24]_i_28_n_0\
    );
\B_mantissa[24]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => \B_mantissa_reg_n_0_[24]\,
      I2 => \B_mantissa[22]_i_5_n_0\,
      I3 => \B_mantissa_reg_n_0_[0]\,
      I4 => \B_mantissa[17]_i_19_n_0\,
      I5 => \B_mantissa_reg_n_0_[16]\,
      O => \B_mantissa[24]_i_29_n_0\
    );
\B_mantissa[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \B_mantissa[24]_i_8_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[24]_i_9_n_0\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[24]_i_10_n_0\,
      O => \B_mantissa[24]_i_3_n_0\
    );
\B_mantissa[24]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => \B_mantissa[22]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[6]\,
      I3 => \B_mantissa[17]_i_19_n_0\,
      I4 => \B_mantissa_reg_n_0_[22]\,
      O => \B_mantissa[24]_i_30_n_0\
    );
\B_mantissa[24]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => \B_mantissa[22]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[2]\,
      I3 => \B_mantissa[17]_i_19_n_0\,
      I4 => \B_mantissa_reg_n_0_[18]\,
      O => \B_mantissa[24]_i_31_n_0\
    );
\B_mantissa[24]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => \B_mantissa[22]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[5]\,
      I3 => \B_mantissa[17]_i_19_n_0\,
      I4 => \B_mantissa_reg_n_0_[21]\,
      O => \B_mantissa[24]_i_32_n_0\
    );
\B_mantissa[24]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \B_mantissa[22]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[1]\,
      I3 => \B_mantissa[17]_i_19_n_0\,
      I4 => \B_mantissa_reg_n_0_[17]\,
      O => \B_mantissa[24]_i_33_n_0\
    );
\B_mantissa[24]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => \B_mantissa[22]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[7]\,
      I3 => \B_mantissa[17]_i_19_n_0\,
      I4 => \B_mantissa_reg_n_0_[23]\,
      O => \B_mantissa[24]_i_34_n_0\
    );
\B_mantissa[24]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \B_mantissa[22]_i_5_n_0\,
      I2 => \B_mantissa_reg_n_0_[3]\,
      I3 => \B_mantissa[17]_i_19_n_0\,
      I4 => \B_mantissa_reg_n_0_[19]\,
      O => \B_mantissa[24]_i_35_n_0\
    );
\B_mantissa[24]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(7),
      I1 => B_exp(7),
      O => \B_mantissa[24]_i_36_n_0\
    );
\B_mantissa[24]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(6),
      I1 => B_exp(6),
      O => \B_mantissa[24]_i_37_n_0\
    );
\B_mantissa[24]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(5),
      I1 => B_exp(5),
      O => \B_mantissa[24]_i_38_n_0\
    );
\B_mantissa[24]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(4),
      I1 => B_exp(4),
      O => \B_mantissa[24]_i_39_n_0\
    );
\B_mantissa[24]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => B_mantissa60(5),
      I1 => B_mantissa60(7),
      I2 => B_mantissa60(6),
      I3 => \B_mantissa_reg[21]_i_9_n_3\,
      O => \B_mantissa[24]_i_40_n_0\
    );
\B_mantissa[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABBBBBBBABBB"
    )
        port map (
      I0 => \B_mantissa[24]_i_19_n_0\,
      I1 => \B_mantissa[24]_i_20_n_0\,
      I2 => \B_mantissa[24]_i_21_n_0\,
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[24]_i_22_n_0\,
      O => \B_mantissa[24]_i_5_n_0\
    );
\B_mantissa[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFF1FFE00000000"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[24]_i_24_n_0\,
      O => \B_mantissa[24]_i_6_n_0\
    );
\B_mantissa[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FD555557"
    )
        port map (
      I0 => \B_mantissa[24]_i_8_n_0\,
      I1 => \B_mantissa[24]_i_25_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      I5 => \B_mantissa[24]_i_10_n_0\,
      O => \B_mantissa[24]_i_7_n_0\
    );
\B_mantissa[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000780000000"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => \B_mantissa[24]_i_26__0_n_0\,
      I2 => B_mantissa60(5),
      I3 => B_mantissa60(7),
      I4 => B_mantissa60(6),
      I5 => \B_mantissa_reg[21]_i_9_n_3\,
      O => \B_mantissa[24]_i_8_n_0\
    );
\B_mantissa[24]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD5557"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(3),
      O => \B_mantissa[24]_i_9_n_0\
    );
\B_mantissa[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAFCAA00AA00AA"
    )
        port map (
      I0 => Q(2),
      I1 => \B_mantissa[2]_i_2__3_n_0\,
      I2 => \B_mantissa_reg_n_0_[2]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \B_mantissa[2]_i_3_n_0\,
      I5 => \B_mantissa[2]_i_4_n_0\,
      O => B_mantissa(2)
    );
\B_mantissa[2]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[18]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[2]\,
      O => \B_mantissa[2]_i_10_n_0\
    );
\B_mantissa[2]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555155555555555"
    )
        port map (
      I0 => \B_mantissa[24]_i_10_n_0\,
      I1 => \B_mantissa[4]_i_6_n_0\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa[22]_i_5_n_0\,
      I4 => \B_mantissa[22]_i_6_n_0\,
      I5 => \B_mantissa[24]_i_8_n_0\,
      O => \B_mantissa[2]_i_2__3_n_0\
    );
\B_mantissa[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000008000800"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => \B_mantissa[24]_i_24_n_0\,
      I4 => B_mantissa60(0),
      I5 => B_mantissa60(1),
      O => \B_mantissa[2]_i_3_n_0\
    );
\B_mantissa[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBBBBBBBBB"
    )
        port map (
      I0 => \B_mantissa[2]_i_5_n_0\,
      I1 => \B_mantissa[2]_i_2__3_n_0\,
      I2 => \B_mantissa[2]_i_6__0_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[3]_i_8__1_n_0\,
      I5 => \B_mantissa[21]_i_11_n_0\,
      O => \B_mantissa[2]_i_4_n_0\
    );
\B_mantissa[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA000A000A000A"
    )
        port map (
      I0 => \B_mantissa[3]_i_7_n_0\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[22]_i_8__2_n_0\,
      I4 => \B_mantissa[2]_i_7_n_0\,
      I5 => \B_mantissa[2]_i_8_n_0\,
      O => \B_mantissa[2]_i_5_n_0\
    );
\B_mantissa[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \B_mantissa[2]_i_9_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[2]_i_10_n_0\,
      I3 => \B_mantissa[4]_i_10_n_0\,
      I4 => \B_mantissa[4]_i_11_n_0\,
      I5 => B_mantissa60(1),
      O => \B_mantissa[2]_i_6__0_n_0\
    );
\B_mantissa[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(0),
      I5 => B_mantissa60(4),
      O => \B_mantissa[2]_i_7_n_0\
    );
\B_mantissa[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C801"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(3),
      O => \B_mantissa[2]_i_8_n_0\
    );
\B_mantissa[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[22]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[6]\,
      O => \B_mantissa[2]_i_9_n_0\
    );
\B_mantissa[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAFEAAFEAABA"
    )
        port map (
      I0 => \B_mantissa_reg[3]_0\,
      I1 => \B_mantissa[3]_i_3_n_0\,
      I2 => \B_mantissa_reg_n_0_[3]\,
      I3 => \B_mantissa[3]_i_4__3_n_0\,
      I4 => \B_mantissa[3]_i_5_n_0\,
      I5 => \B_mantissa[3]_i_6_n_0\,
      O => B_mantissa(3)
    );
\B_mantissa[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[19]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[3]\,
      O => \B_mantissa[3]_i_10_n_0\
    );
\B_mantissa[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => \B_mantissa[4]_i_9_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[24]_i_10_n_0\,
      O => \B_mantissa[3]_i_3_n_0\
    );
\B_mantissa[3]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20080000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[24]_i_24_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[3]_i_4__3_n_0\
    );
\B_mantissa[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \B_mantissa[4]_i_7_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[3]_i_7_n_0\,
      I3 => \B_mantissa[22]_i_8__2_n_0\,
      O => \B_mantissa[3]_i_5_n_0\
    );
\B_mantissa[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa[3]_i_8__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[4]_i_8__1_n_0\,
      I3 => \B_mantissa[21]_i_11_n_0\,
      O => \B_mantissa[3]_i_6_n_0\
    );
\B_mantissa[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000B000800"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => \B_mantissa[22]_i_6_n_0\,
      I2 => \B_mantissa[22]_i_5_n_0\,
      I3 => \B_mantissa[4]_i_6_n_0\,
      I4 => \B_mantissa_reg_n_0_[2]\,
      I5 => \B_mantissa[17]_i_19_n_0\,
      O => \B_mantissa[3]_i_7_n_0\
    );
\B_mantissa[3]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \B_mantissa[3]_i_9_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[3]_i_10_n_0\,
      I3 => \B_mantissa[5]_i_9_n_0\,
      I4 => B_mantissa60(1),
      O => \B_mantissa[3]_i_8__1_n_0\
    );
\B_mantissa[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[23]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[7]\,
      O => \B_mantissa[3]_i_9_n_0\
    );
\B_mantissa[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222E222E222E2222"
    )
        port map (
      I0 => Q(3),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      I2 => \B_mantissa[4]_i_2_n_0\,
      I3 => \B_mantissa[4]_i_3__3_n_0\,
      I4 => \B_mantissa[4]_i_4_n_0\,
      I5 => \B_mantissa[4]_i_5_n_0\,
      O => B_mantissa(4)
    );
\B_mantissa[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[16]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[24]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[8]\,
      O => \B_mantissa[4]_i_10_n_0\
    );
\B_mantissa[4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[20]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[4]\,
      O => \B_mantissa[4]_i_11_n_0\
    );
\B_mantissa[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A0000002800000"
    )
        port map (
      I0 => \B_mantissa[24]_i_24_n_0\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[4]_i_2_n_0\
    );
\B_mantissa[4]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5444444444444444"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => \B_mantissa[24]_i_10_n_0\,
      I2 => \B_mantissa[4]_i_6_n_0\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[22]_i_5_n_0\,
      I5 => \B_mantissa[24]_i_8_n_0\,
      O => \B_mantissa[4]_i_3__3_n_0\
    );
\B_mantissa[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \B_mantissa[5]_i_7_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[4]_i_7_n_0\,
      I3 => \B_mantissa[22]_i_8__2_n_0\,
      O => \B_mantissa[4]_i_4_n_0\
    );
\B_mantissa[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \B_mantissa[21]_i_11_n_0\,
      I1 => \B_mantissa[5]_i_8_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[4]_i_8__1_n_0\,
      I4 => \B_mantissa[4]_i_9_n_0\,
      O => \B_mantissa[4]_i_5_n_0\
    );
\B_mantissa[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(0),
      O => \B_mantissa[4]_i_6_n_0\
    );
\B_mantissa[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000B000800"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \B_mantissa[22]_i_6_n_0\,
      I2 => \B_mantissa[22]_i_5_n_0\,
      I3 => \B_mantissa[4]_i_6_n_0\,
      I4 => \B_mantissa_reg_n_0_[3]\,
      I5 => \B_mantissa[17]_i_19_n_0\,
      O => \B_mantissa[4]_i_7_n_0\
    );
\B_mantissa[4]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \B_mantissa[4]_i_10_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[4]_i_11_n_0\,
      I3 => \B_mantissa[6]_i_9_n_0\,
      I4 => B_mantissa60(1),
      O => \B_mantissa[4]_i_8__1_n_0\
    );
\B_mantissa[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_8_n_0\,
      I1 => \B_mantissa[22]_i_5_n_0\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa[4]_i_6_n_0\,
      I4 => \B_mantissa[24]_i_10_n_0\,
      O => \B_mantissa[4]_i_9_n_0\
    );
\B_mantissa[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAFEAAFEAABA"
    )
        port map (
      I0 => \B_mantissa_reg[5]_0\,
      I1 => \B_mantissa[5]_i_3_n_0\,
      I2 => \B_mantissa_reg_n_0_[5]\,
      I3 => \B_mantissa[5]_i_4__2_n_0\,
      I4 => \B_mantissa[5]_i_5_n_0\,
      I5 => \B_mantissa[5]_i_6__1_n_0\,
      O => B_mantissa(5)
    );
\B_mantissa[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABBBA"
    )
        port map (
      I0 => \B_mantissa[8]_i_3_n_0\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[24]_i_10_n_0\,
      O => \B_mantissa[5]_i_3_n_0\
    );
\B_mantissa[5]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A00000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[24]_i_24_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[5]_i_4__2_n_0\
    );
\B_mantissa[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \B_mantissa[6]_i_6_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[5]_i_7_n_0\,
      I3 => \B_mantissa[22]_i_8__2_n_0\,
      O => \B_mantissa[5]_i_5_n_0\
    );
\B_mantissa[5]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa[5]_i_8_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[6]_i_7_n_0\,
      I3 => \B_mantissa[21]_i_11_n_0\,
      O => \B_mantissa[5]_i_6__1_n_0\
    );
\B_mantissa[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00400000"
    )
        port map (
      I0 => \B_mantissa[22]_i_5_n_0\,
      I1 => \B_mantissa[4]_i_6_n_0\,
      I2 => \B_mantissa_reg_n_0_[2]\,
      I3 => \B_mantissa[17]_i_19_n_0\,
      I4 => \B_mantissa[22]_i_6_n_0\,
      I5 => \B_mantissa[7]_i_9_n_0\,
      O => \B_mantissa[5]_i_7_n_0\
    );
\B_mantissa[5]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[7]_i_10_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[5]_i_9_n_0\,
      O => \B_mantissa[5]_i_8_n_0\
    );
\B_mantissa[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022FFFF30220000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[17]\,
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[1]_i_6_n_0\,
      O => \B_mantissa[5]_i_9_n_0\
    );
\B_mantissa[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A3A0A3A0A3A0A0A"
    )
        port map (
      I0 => Q(4),
      I1 => \B_mantissa[6]_i_2__3_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa[6]_i_3_n_0\,
      I4 => \B_mantissa[6]_i_4_n_0\,
      I5 => \B_mantissa[6]_i_5_n_0\,
      O => B_mantissa(6)
    );
\B_mantissa[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555445"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[24]_i_10_n_0\,
      I5 => \B_mantissa[8]_i_3_n_0\,
      O => \B_mantissa[6]_i_2__3_n_0\
    );
\B_mantissa[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2228000020280000"
    )
        port map (
      I0 => \B_mantissa[24]_i_24_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[6]_i_3_n_0\
    );
\B_mantissa[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \B_mantissa[7]_i_6_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[6]_i_6_n_0\,
      I3 => \B_mantissa[22]_i_8__2_n_0\,
      O => \B_mantissa[6]_i_4_n_0\
    );
\B_mantissa[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \B_mantissa[21]_i_11_n_0\,
      I1 => \B_mantissa[7]_i_8_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[6]_i_7_n_0\,
      I4 => \B_mantissa[6]_i_8_n_0\,
      O => \B_mantissa[6]_i_5_n_0\
    );
\B_mantissa[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00400000"
    )
        port map (
      I0 => \B_mantissa[22]_i_5_n_0\,
      I1 => \B_mantissa[4]_i_6_n_0\,
      I2 => \B_mantissa_reg_n_0_[3]\,
      I3 => \B_mantissa[17]_i_19_n_0\,
      I4 => \B_mantissa[22]_i_6_n_0\,
      I5 => \B_mantissa[8]_i_8_n_0\,
      O => \B_mantissa[6]_i_6_n_0\
    );
\B_mantissa[6]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[8]_i_9_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[6]_i_9_n_0\,
      O => \B_mantissa[6]_i_7_n_0\
    );
\B_mantissa[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F007F00FF007F"
    )
        port map (
      I0 => \B_mantissa[22]_i_5_n_0\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[24]_i_8_n_0\,
      I3 => \B_mantissa[24]_i_10_n_0\,
      I4 => \B_mantissa[22]_i_6_n_0\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[6]_i_8_n_0\
    );
\B_mantissa[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3210FFFF32100000"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[10]\,
      I3 => \B_mantissa_reg_n_0_[18]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[2]_i_9_n_0\,
      O => \B_mantissa[6]_i_9_n_0\
    );
\B_mantissa[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A3A0A3A0A3A0A0A"
    )
        port map (
      I0 => Q(5),
      I1 => \B_mantissa[7]_i_2_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa[7]_i_3_n_0\,
      I4 => \B_mantissa[7]_i_4__1_n_0\,
      I5 => \B_mantissa[7]_i_5_n_0\,
      O => B_mantissa(7)
    );
\B_mantissa[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[11]\,
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[3]_i_9_n_0\,
      O => \B_mantissa[7]_i_10_n_0\
    );
\B_mantissa[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555455"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[24]_i_10_n_0\,
      I5 => \B_mantissa[8]_i_3_n_0\,
      O => \B_mantissa[7]_i_2_n_0\
    );
\B_mantissa[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080880"
    )
        port map (
      I0 => \B_mantissa[24]_i_24_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(1),
      O => \B_mantissa[7]_i_3_n_0\
    );
\B_mantissa[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEC2320"
    )
        port map (
      I0 => \B_mantissa[8]_i_8_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[10]_i_9_n_0\,
      I4 => \B_mantissa[7]_i_6_n_0\,
      I5 => \B_mantissa[22]_i_8__2_n_0\,
      O => \B_mantissa[7]_i_4__1_n_0\
    );
\B_mantissa[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFD55555"
    )
        port map (
      I0 => \B_mantissa[7]_i_7_n_0\,
      I1 => \B_mantissa[8]_i_7_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[7]_i_8_n_0\,
      I4 => \B_mantissa[21]_i_11_n_0\,
      O => \B_mantissa[7]_i_5_n_0\
    );
\B_mantissa[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[7]_i_9_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[9]_i_8_n_0\,
      O => \B_mantissa[7]_i_6_n_0\
    );
\B_mantissa[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF00BF00FF007F"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[24]_i_8_n_0\,
      I3 => \B_mantissa[24]_i_10_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[24]_i_25_n_0\,
      O => \B_mantissa[7]_i_7_n_0\
    );
\B_mantissa[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[9]_i_9_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[7]_i_10_n_0\,
      O => \B_mantissa[7]_i_8_n_0\
    );
\B_mantissa[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022F02200"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => \B_mantissa[22]_i_5_n_0\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa[4]_i_6_n_0\,
      I4 => \B_mantissa_reg_n_0_[0]\,
      I5 => \B_mantissa[17]_i_19_n_0\,
      O => \B_mantissa[7]_i_9_n_0\
    );
\B_mantissa[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F444F4F4F4F4F"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(6),
      I2 => \B_mantissa[8]_i_2_n_0\,
      I3 => \B_mantissa[8]_i_3_n_0\,
      I4 => \B_mantissa[8]_i_4__3_n_0\,
      I5 => \B_mantissa[8]_i_5__3_n_0\,
      O => B_mantissa(8)
    );
\B_mantissa[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF1FFFF11111111"
    )
        port map (
      I0 => \B_mantissa[8]_i_3_n_0\,
      I1 => \B_mantissa_reg_n_0_[8]\,
      I2 => \B_mantissa[8]_i_6_n_0\,
      I3 => B_mantissa60(3),
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \B_mantissa[9]_i_3__2_n_0\,
      O => \B_mantissa[8]_i_2_n_0\
    );
\B_mantissa[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => \B_mantissa[24]_i_8_n_0\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[22]_i_5_n_0\,
      I3 => \B_mantissa[24]_i_10_n_0\,
      O => \B_mantissa[8]_i_3_n_0\
    );
\B_mantissa[8]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa[8]_i_7_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[9]_i_7_n_0\,
      I3 => \B_mantissa[21]_i_11_n_0\,
      O => \B_mantissa[8]_i_4__3_n_0\
    );
\B_mantissa[8]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04C437F7"
    )
        port map (
      I0 => \B_mantissa[8]_i_8_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[10]_i_9_n_0\,
      I4 => \B_mantissa[9]_i_6_n_0\,
      I5 => \B_mantissa[22]_i_8__2_n_0\,
      O => \B_mantissa[8]_i_5__3_n_0\
    );
\B_mantissa[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      O => \B_mantissa[8]_i_6_n_0\
    );
\B_mantissa[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \B_mantissa[10]_i_11_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[8]_i_9_n_0\,
      O => \B_mantissa[8]_i_7_n_0\
    );
\B_mantissa[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044004400F00000"
    )
        port map (
      I0 => \B_mantissa[22]_i_5_n_0\,
      I1 => \B_mantissa_reg_n_0_[5]\,
      I2 => \B_mantissa_reg_n_0_[1]\,
      I3 => \B_mantissa[17]_i_19_n_0\,
      I4 => B_mantissa60(3),
      I5 => \B_mantissa[4]_i_6_n_0\,
      O => \B_mantissa[8]_i_8_n_0\
    );
\B_mantissa[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[4]_i_10_n_0\,
      O => \B_mantissa[8]_i_9_n_0\
    );
\B_mantissa[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444F444F4444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(7),
      I2 => \B_mantissa[9]_i_2_n_0\,
      I3 => \B_mantissa[9]_i_3__2_n_0\,
      I4 => \B_mantissa[9]_i_4__3_n_0\,
      I5 => \B_mantissa[9]_i_5_n_0\,
      O => B_mantissa(9)
    );
\B_mantissa[9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFDD"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[17]\,
      I3 => B_mantissa60(3),
      O => \B_mantissa[9]_i_10_n_0\
    );
\B_mantissa[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(6),
      I2 => B_mantissa60(5),
      I3 => B_mantissa60(7),
      I4 => \B_mantissa_reg[21]_i_9_n_3\,
      I5 => \B_mantissa_reg_n_0_[9]\,
      O => \B_mantissa[9]_i_2_n_0\
    );
\B_mantissa[9]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57000000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[21]_i_11_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[9]_i_3__2_n_0\
    );
\B_mantissa[9]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEC2320"
    )
        port map (
      I0 => \B_mantissa[10]_i_9_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[12]_i_8_n_0\,
      I4 => \B_mantissa[9]_i_6_n_0\,
      I5 => \B_mantissa[22]_i_8__2_n_0\,
      O => \B_mantissa[9]_i_4__3_n_0\
    );
\B_mantissa[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000BFBA0000"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => \B_mantissa[10]_i_10_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[9]_i_7_n_0\,
      I4 => \B_mantissa_reg[21]_i_9_n_3\,
      I5 => \B_mantissa[17]_i_9_n_0\,
      O => \B_mantissa[9]_i_5_n_0\
    );
\B_mantissa[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[9]_i_8_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[11]_i_10_n_0\,
      O => \B_mantissa[9]_i_6_n_0\
    );
\B_mantissa[9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \B_mantissa[11]_i_9_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[9]_i_9_n_0\,
      O => \B_mantissa[9]_i_7_n_0\
    );
\B_mantissa[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202020F000000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => \B_mantissa[22]_i_5_n_0\,
      I2 => \B_mantissa[17]_i_19_n_0\,
      I3 => \B_mantissa_reg_n_0_[2]\,
      I4 => B_mantissa60(3),
      I5 => \B_mantissa[4]_i_6_n_0\,
      O => \B_mantissa[9]_i_8_n_0\
    );
\B_mantissa[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"302230220000FFFF"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[21]\,
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[9]_i_10_n_0\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[9]_i_9_n_0\
    );
\B_mantissa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(0),
      Q => \B_mantissa_reg_n_0_[0]\,
      R => '0'
    );
\B_mantissa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(10),
      Q => \B_mantissa_reg_n_0_[10]\,
      R => '0'
    );
\B_mantissa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(11),
      Q => \B_mantissa_reg_n_0_[11]\,
      R => '0'
    );
\B_mantissa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(12),
      Q => \B_mantissa_reg_n_0_[12]\,
      R => '0'
    );
\B_mantissa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(13),
      Q => \B_mantissa_reg_n_0_[13]\,
      R => '0'
    );
\B_mantissa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(14),
      Q => \B_mantissa_reg_n_0_[14]\,
      R => '0'
    );
\B_mantissa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(15),
      Q => \B_mantissa_reg_n_0_[15]\,
      R => '0'
    );
\B_mantissa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(16),
      Q => \B_mantissa_reg_n_0_[16]\,
      R => '0'
    );
\B_mantissa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(17),
      Q => \B_mantissa_reg_n_0_[17]\,
      R => '0'
    );
\B_mantissa_reg[17]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_mantissa_reg[17]_i_6_n_0\,
      CO(2) => \B_mantissa_reg[17]_i_6_n_1\,
      CO(1) => \B_mantissa_reg[17]_i_6_n_2\,
      CO(0) => \B_mantissa_reg[17]_i_6_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \A_exp__0\(3 downto 0),
      O(3 downto 0) => B_mantissa60(3 downto 0),
      S(3) => \B_mantissa[17]_i_12__2_n_0\,
      S(2) => \B_mantissa[17]_i_13__2_n_0\,
      S(1) => \B_mantissa[17]_i_14__2_n_0\,
      S(0) => \B_mantissa[17]_i_15__2_n_0\
    );
\B_mantissa_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(18),
      Q => \B_mantissa_reg_n_0_[18]\,
      R => '0'
    );
\B_mantissa_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(19),
      Q => \B_mantissa_reg_n_0_[19]\,
      R => '0'
    );
\B_mantissa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(1),
      Q => \B_mantissa_reg_n_0_[1]\,
      R => '0'
    );
\B_mantissa_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(20),
      Q => \B_mantissa_reg_n_0_[20]\,
      R => '0'
    );
\B_mantissa_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(21),
      Q => \B_mantissa_reg_n_0_[21]\,
      R => '0'
    );
\B_mantissa_reg[21]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_mantissa_reg[24]_i_23_n_0\,
      CO(3 downto 1) => \NLW_B_mantissa_reg[21]_i_9_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \B_mantissa_reg[21]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_B_mantissa_reg[21]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\B_mantissa_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(22),
      Q => \B_mantissa_reg_n_0_[22]\,
      R => '0'
    );
\B_mantissa_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B_mantissa[23]_i_1_n_0\,
      Q => \B_mantissa_reg_n_0_[23]\,
      R => '0'
    );
\B_mantissa_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(24),
      Q => \B_mantissa_reg_n_0_[24]\,
      R => '0'
    );
\B_mantissa_reg[24]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_mantissa_reg[17]_i_6_n_0\,
      CO(3) => \B_mantissa_reg[24]_i_23_n_0\,
      CO(2) => \B_mantissa_reg[24]_i_23_n_1\,
      CO(1) => \B_mantissa_reg[24]_i_23_n_2\,
      CO(0) => \B_mantissa_reg[24]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \A_exp__0\(7 downto 4),
      O(3 downto 0) => B_mantissa60(7 downto 4),
      S(3) => \B_mantissa[24]_i_36_n_0\,
      S(2) => \B_mantissa[24]_i_37_n_0\,
      S(1) => \B_mantissa[24]_i_38_n_0\,
      S(0) => \B_mantissa[24]_i_39_n_0\
    );
\B_mantissa_reg[24]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_mantissa_reg[24]_i_4_n_0\,
      CO(2) => \B_mantissa_reg[24]_i_4_n_1\,
      CO(1) => \B_mantissa_reg[24]_i_4_n_2\,
      CO(0) => \B_mantissa_reg[24]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \B_mantissa[24]_i_11_n_0\,
      DI(2) => \B_mantissa[24]_i_12_n_0\,
      DI(1) => \B_mantissa[24]_i_13_n_0\,
      DI(0) => \B_mantissa[24]_i_14_n_0\,
      O(3 downto 0) => \NLW_B_mantissa_reg[24]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_mantissa[24]_i_15_n_0\,
      S(2) => \B_mantissa[24]_i_16_n_0\,
      S(1) => \B_mantissa[24]_i_17_n_0\,
      S(0) => \B_mantissa[24]_i_18_n_0\
    );
\B_mantissa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(2),
      Q => \B_mantissa_reg_n_0_[2]\,
      R => '0'
    );
\B_mantissa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(3),
      Q => \B_mantissa_reg_n_0_[3]\,
      R => '0'
    );
\B_mantissa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(4),
      Q => \B_mantissa_reg_n_0_[4]\,
      R => '0'
    );
\B_mantissa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(5),
      Q => \B_mantissa_reg_n_0_[5]\,
      R => '0'
    );
\B_mantissa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(6),
      Q => \B_mantissa_reg_n_0_[6]\,
      R => '0'
    );
\B_mantissa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(7),
      Q => \B_mantissa_reg_n_0_[7]\,
      R => '0'
    );
\B_mantissa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(8),
      Q => \B_mantissa_reg_n_0_[8]\,
      R => '0'
    );
\B_mantissa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1_n_0\,
      D => B_mantissa(9),
      Q => \B_mantissa_reg_n_0_[9]\,
      R => '0'
    );
B_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(20),
      Q => B_sgn,
      R => '0'
    );
\FSM_onehot_cur_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \FSM_onehot_cur_state_reg[3]\(0),
      I1 => \^adder1_done\,
      I2 => adder2_done,
      I3 => \FSM_onehot_cur_state_reg[3]\(1),
      O => D(0)
    );
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2A332A"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_2_n_0\,
      I1 => state(2),
      I2 => state(1),
      I3 => \FSM_onehot_cur_state_reg[3]\(0),
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \FSM_sequential_state[0]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0B0A0A"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_2_n_0\,
      I1 => \FSM_sequential_state[1]_i_3_n_0\,
      I2 => state(2),
      I3 => state(1),
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \FSM_sequential_state[1]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAAA"
    )
        port map (
      I0 => state(1),
      I1 => p_0_in,
      I2 => p_1_in,
      I3 => \sum_exp[7]_i_3_n_0\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \FSM_sequential_state[1]_i_2_n_0\
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \B_mantissa[24]_i_3_n_0\,
      I1 => \B_mantissa_reg[24]_i_4_n_0\,
      I2 => A_mantissa11_in,
      I3 => \A_mantissa[24]_i_3_n_0\,
      O => \FSM_sequential_state[1]_i_3_n_0\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D050D050DF50D05"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_2_n_0\,
      I1 => \FSM_sequential_state[2]_i_3_n_0\,
      I2 => state(2),
      I3 => state(1),
      I4 => \FSM_onehot_cur_state_reg[3]\(0),
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \FSM_sequential_state[2]_i_1_n_0\
    );
\FSM_sequential_state[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      I2 => \A_exp__0\(5),
      I3 => B_exp(5),
      O => \FSM_sequential_state[2]_i_10_n_0\
    );
\FSM_sequential_state[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      I2 => \A_exp__0\(3),
      I3 => B_exp(3),
      O => \FSM_sequential_state[2]_i_11_n_0\
    );
\FSM_sequential_state[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      I2 => \A_exp__0\(1),
      I3 => B_exp(1),
      O => \FSM_sequential_state[2]_i_12_n_0\
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDFFFFFFFDFFF"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => state(1),
      I2 => \A_mantissa[24]_i_3_n_0\,
      I3 => A_mantissa11_in,
      I4 => \B_mantissa_reg[24]_i_4_n_0\,
      I5 => \B_mantissa[24]_i_3_n_0\,
      O => \FSM_sequential_state[2]_i_2_n_0\
    );
\FSM_sequential_state[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => \sum_exp[7]_i_3_n_0\,
      I2 => p_1_in,
      I3 => p_0_in,
      O => \FSM_sequential_state[2]_i_3_n_0\
    );
\FSM_sequential_state[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      I2 => \A_exp__0\(7),
      I3 => B_exp(7),
      O => \FSM_sequential_state[2]_i_5_n_0\
    );
\FSM_sequential_state[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      I2 => \A_exp__0\(5),
      I3 => B_exp(5),
      O => \FSM_sequential_state[2]_i_6_n_0\
    );
\FSM_sequential_state[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      I2 => \A_exp__0\(3),
      I3 => B_exp(3),
      O => \FSM_sequential_state[2]_i_7_n_0\
    );
\FSM_sequential_state[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      I2 => \A_exp__0\(1),
      I3 => B_exp(1),
      O => \FSM_sequential_state[2]_i_8_n_0\
    );
\FSM_sequential_state[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      I2 => \A_exp__0\(7),
      I3 => B_exp(7),
      O => \FSM_sequential_state[2]_i_9_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \FSM_sequential_state[0]_i_1_n_0\,
      Q => \^fsm_sequential_state_reg[0]_0\(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \FSM_sequential_state[1]_i_1_n_0\,
      Q => state(1)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \FSM_sequential_state[2]_i_1_n_0\,
      Q => state(2)
    );
\FSM_sequential_state_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => A_mantissa11_in,
      CO(2) => \FSM_sequential_state_reg[2]_i_4_n_1\,
      CO(1) => \FSM_sequential_state_reg[2]_i_4_n_2\,
      CO(0) => \FSM_sequential_state_reg[2]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_sequential_state[2]_i_5_n_0\,
      DI(2) => \FSM_sequential_state[2]_i_6_n_0\,
      DI(1) => \FSM_sequential_state[2]_i_7_n_0\,
      DI(0) => \FSM_sequential_state[2]_i_8_n_0\,
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[2]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_sequential_state[2]_i_9_n_0\,
      S(2) => \FSM_sequential_state[2]_i_10_n_0\,
      S(1) => \FSM_sequential_state[2]_i_11_n_0\,
      S(0) => \FSM_sequential_state[2]_i_12_n_0\
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \FSM_onehot_cur_state_reg[3]\(0),
      Q => \^adder1_done\,
      R => '0'
    );
\sum[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => rst,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      O => done0
    );
\sum_exp[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B8B800FFB8B8"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_mantissa[24]_i_4_n_0\,
      I2 => \A_exp__0\(0),
      I3 => \sum_exp[7]_i_3_n_0\,
      I4 => state(1),
      I5 => \sum_exp_reg_n_0_[0]\,
      O => \sum_exp[0]_i_1_n_0\
    );
\sum_exp[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(1),
      I1 => \A_mantissa[24]_i_4_n_0\,
      I2 => \A_exp__0\(1),
      I3 => \sum_exp[7]_i_3_n_0\,
      I4 => state(1),
      I5 => \sum_exp_reg[4]_i_2_n_7\,
      O => \sum_exp[1]_i_1_n_0\
    );
\sum_exp[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_mantissa[24]_i_4_n_0\,
      I2 => \A_exp__0\(2),
      I3 => \sum_exp[7]_i_3_n_0\,
      I4 => state(1),
      I5 => \sum_exp_reg[4]_i_2_n_6\,
      O => \sum_exp[2]_i_1_n_0\
    );
\sum_exp[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(3),
      I1 => \A_mantissa[24]_i_4_n_0\,
      I2 => \A_exp__0\(3),
      I3 => \sum_exp[7]_i_3_n_0\,
      I4 => state(1),
      I5 => \sum_exp_reg[4]_i_2_n_5\,
      O => \sum_exp[3]_i_1_n_0\
    );
\sum_exp[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_mantissa[24]_i_4_n_0\,
      I2 => \A_exp__0\(4),
      I3 => \sum_exp[7]_i_3_n_0\,
      I4 => state(1),
      I5 => \sum_exp_reg[4]_i_2_n_4\,
      O => \sum_exp[4]_i_1_n_0\
    );
\sum_exp[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[3]\,
      I1 => \sum_exp_reg_n_0_[4]\,
      O => \sum_exp[4]_i_3_n_0\
    );
\sum_exp[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[2]\,
      I1 => \sum_exp_reg_n_0_[3]\,
      O => \sum_exp[4]_i_4_n_0\
    );
\sum_exp[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[1]\,
      I1 => \sum_exp_reg_n_0_[2]\,
      O => \sum_exp[4]_i_5_n_0\
    );
\sum_exp[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[1]\,
      I1 => p_1_in,
      O => \sum_exp[4]_i_6_n_0\
    );
\sum_exp[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(5),
      I1 => \A_mantissa[24]_i_4_n_0\,
      I2 => \A_exp__0\(5),
      I3 => \sum_exp[7]_i_3_n_0\,
      I4 => state(1),
      I5 => \sum_exp_reg[7]_i_4_n_7\,
      O => \sum_exp[5]_i_1_n_0\
    );
\sum_exp[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_mantissa[24]_i_4_n_0\,
      I2 => \A_exp__0\(6),
      I3 => \sum_exp[7]_i_3_n_0\,
      I4 => state(1),
      I5 => \sum_exp_reg[7]_i_4_n_6\,
      O => \sum_exp[6]_i_1_n_0\
    );
\sum_exp[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000DF00000000"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => state(1),
      I3 => rst,
      I4 => state(2),
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => sum_exp0
    );
\sum_exp[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[11]\,
      I1 => \sum_mantissa_reg_n_0_[9]\,
      I2 => \sum_mantissa_reg_n_0_[15]\,
      I3 => p_0_in,
      O => \sum_exp[7]_i_10_n_0\
    );
\sum_exp[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[22]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[10]\,
      I3 => \sum_mantissa_reg_n_0_[16]\,
      I4 => \sum_mantissa_reg_n_0_[4]\,
      I5 => \sum_mantissa_reg_n_0_[19]\,
      O => \sum_exp[7]_i_11_n_0\
    );
\sum_exp[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[18]\,
      I1 => \sum_mantissa_reg_n_0_[0]\,
      I2 => \sum_mantissa_reg_n_0_[17]\,
      I3 => \sum_mantissa_reg_n_0_[13]\,
      O => \sum_exp[7]_i_12_n_0\
    );
\sum_exp[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(7),
      I1 => \A_mantissa[24]_i_4_n_0\,
      I2 => \A_exp__0\(7),
      I3 => \sum_exp[7]_i_3_n_0\,
      I4 => state(1),
      I5 => \sum_exp_reg[7]_i_4_n_5\,
      O => \sum_exp[7]_i_2_n_0\
    );
\sum_exp[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sum_exp[7]_i_5_n_0\,
      I1 => \sum_mantissa_reg_n_0_[7]\,
      I2 => \sum_mantissa_reg_n_0_[1]\,
      I3 => \sum_mantissa_reg_n_0_[12]\,
      I4 => \sum_exp[7]_i_6_n_0\,
      O => \sum_exp[7]_i_3_n_0\
    );
\sum_exp[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[14]\,
      I1 => \sum_mantissa_reg_n_0_[21]\,
      I2 => \sum_mantissa_reg_n_0_[2]\,
      I3 => \sum_mantissa_reg_n_0_[20]\,
      I4 => \sum_exp[7]_i_10_n_0\,
      O => \sum_exp[7]_i_5_n_0\
    );
\sum_exp[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sum_exp[7]_i_11_n_0\,
      I1 => \sum_exp[7]_i_12_n_0\,
      I2 => \sum_mantissa_reg_n_0_[8]\,
      I3 => \sum_mantissa_reg_n_0_[6]\,
      I4 => \sum_mantissa_reg_n_0_[5]\,
      I5 => \sum_mantissa_reg_n_0_[3]\,
      O => \sum_exp[7]_i_6_n_0\
    );
\sum_exp[7]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[6]\,
      I1 => \sum_exp_reg_n_0_[7]\,
      O => \sum_exp[7]_i_7__2_n_0\
    );
\sum_exp[7]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[5]\,
      I1 => \sum_exp_reg_n_0_[6]\,
      O => \sum_exp[7]_i_8__2_n_0\
    );
\sum_exp[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[4]\,
      I1 => \sum_exp_reg_n_0_[5]\,
      O => \sum_exp[7]_i_9_n_0\
    );
\sum_exp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[0]_i_1_n_0\,
      Q => \sum_exp_reg_n_0_[0]\,
      R => '0'
    );
\sum_exp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[1]_i_1_n_0\,
      Q => \sum_exp_reg_n_0_[1]\,
      R => '0'
    );
\sum_exp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[2]_i_1_n_0\,
      Q => \sum_exp_reg_n_0_[2]\,
      R => '0'
    );
\sum_exp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[3]_i_1_n_0\,
      Q => \sum_exp_reg_n_0_[3]\,
      R => '0'
    );
\sum_exp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[4]_i_1_n_0\,
      Q => \sum_exp_reg_n_0_[4]\,
      R => '0'
    );
\sum_exp_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_exp_reg[4]_i_2_n_0\,
      CO(2) => \sum_exp_reg[4]_i_2_n_1\,
      CO(1) => \sum_exp_reg[4]_i_2_n_2\,
      CO(0) => \sum_exp_reg[4]_i_2_n_3\,
      CYINIT => \sum_exp_reg_n_0_[0]\,
      DI(3) => \sum_exp_reg_n_0_[3]\,
      DI(2) => \sum_exp_reg_n_0_[2]\,
      DI(1) => \sum_exp_reg_n_0_[1]\,
      DI(0) => p_1_in,
      O(3) => \sum_exp_reg[4]_i_2_n_4\,
      O(2) => \sum_exp_reg[4]_i_2_n_5\,
      O(1) => \sum_exp_reg[4]_i_2_n_6\,
      O(0) => \sum_exp_reg[4]_i_2_n_7\,
      S(3) => \sum_exp[4]_i_3_n_0\,
      S(2) => \sum_exp[4]_i_4_n_0\,
      S(1) => \sum_exp[4]_i_5_n_0\,
      S(0) => \sum_exp[4]_i_6_n_0\
    );
\sum_exp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[5]_i_1_n_0\,
      Q => \sum_exp_reg_n_0_[5]\,
      R => '0'
    );
\sum_exp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[6]_i_1_n_0\,
      Q => \sum_exp_reg_n_0_[6]\,
      R => '0'
    );
\sum_exp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[7]_i_2_n_0\,
      Q => \sum_exp_reg_n_0_[7]\,
      R => '0'
    );
\sum_exp_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_exp_reg[4]_i_2_n_0\,
      CO(3 downto 2) => \NLW_sum_exp_reg[7]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sum_exp_reg[7]_i_4_n_2\,
      CO(0) => \sum_exp_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sum_exp_reg_n_0_[5]\,
      DI(0) => \sum_exp_reg_n_0_[4]\,
      O(3) => \NLW_sum_exp_reg[7]_i_4_O_UNCONNECTED\(3),
      O(2) => \sum_exp_reg[7]_i_4_n_5\,
      O(1) => \sum_exp_reg[7]_i_4_n_6\,
      O(0) => \sum_exp_reg[7]_i_4_n_7\,
      S(3) => '0',
      S(2) => \sum_exp[7]_i_7__2_n_0\,
      S(1) => \sum_exp[7]_i_8__2_n_0\,
      S(0) => \sum_exp[7]_i_9_n_0\
    );
\sum_mantissa[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[0]_i_2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => \B_mantissa_reg[24]_i_4_n_0\,
      I4 => \B_mantissa_reg_n_0_[0]\,
      O => \sum_mantissa[0]_i_1_n_0\
    );
\sum_mantissa[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_mantissa_reg_n_0_[1]\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => in18(0),
      O => \sum_mantissa[0]_i_2_n_0\
    );
\sum_mantissa[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[10]_i_2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[10]\,
      I3 => \B_mantissa_reg[24]_i_4_n_0\,
      I4 => \B_mantissa_reg_n_0_[10]\,
      O => \sum_mantissa[10]_i_1_n_0\
    );
\sum_mantissa[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[11]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[9]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(10),
      O => \sum_mantissa[10]_i_2_n_0\
    );
\sum_mantissa[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[11]_i_2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[11]\,
      I3 => \B_mantissa_reg[24]_i_4_n_0\,
      I4 => \B_mantissa_reg_n_0_[11]\,
      O => \sum_mantissa[11]_i_1_n_0\
    );
\sum_mantissa[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[9]\,
      O => \sum_mantissa[11]_i_10_n_0\
    );
\sum_mantissa[11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[8]\,
      O => \sum_mantissa[11]_i_11_n_0\
    );
\sum_mantissa[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[12]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[10]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(11),
      O => \sum_mantissa[11]_i_2_n_0\
    );
\sum_mantissa[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(11)
    );
\sum_mantissa[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(10)
    );
\sum_mantissa[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(9)
    );
\sum_mantissa[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(8)
    );
\sum_mantissa[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[11]\,
      O => \sum_mantissa[11]_i_8_n_0\
    );
\sum_mantissa[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[10]\,
      O => \sum_mantissa[11]_i_9_n_0\
    );
\sum_mantissa[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[12]_i_2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => \B_mantissa_reg[24]_i_4_n_0\,
      I4 => \B_mantissa_reg_n_0_[12]\,
      O => \sum_mantissa[12]_i_1_n_0\
    );
\sum_mantissa[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[13]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[11]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(12),
      O => \sum_mantissa[12]_i_2_n_0\
    );
\sum_mantissa[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[13]_i_2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[13]\,
      I3 => \B_mantissa_reg[24]_i_4_n_0\,
      I4 => \B_mantissa_reg_n_0_[13]\,
      O => \sum_mantissa[13]_i_1_n_0\
    );
\sum_mantissa[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[14]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[12]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(13),
      O => \sum_mantissa[13]_i_2_n_0\
    );
\sum_mantissa[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[14]_i_2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[14]\,
      I3 => \B_mantissa_reg[24]_i_4_n_0\,
      I4 => \B_mantissa_reg_n_0_[14]\,
      O => \sum_mantissa[14]_i_1_n_0\
    );
\sum_mantissa[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[15]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[13]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(14),
      O => \sum_mantissa[14]_i_2_n_0\
    );
\sum_mantissa[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[15]_i_2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[15]\,
      I3 => \B_mantissa_reg[24]_i_4_n_0\,
      I4 => \B_mantissa_reg_n_0_[15]\,
      O => \sum_mantissa[15]_i_1_n_0\
    );
\sum_mantissa[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[13]\,
      O => \sum_mantissa[15]_i_10_n_0\
    );
\sum_mantissa[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[12]\,
      O => \sum_mantissa[15]_i_11_n_0\
    );
\sum_mantissa[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[16]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[14]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(15),
      O => \sum_mantissa[15]_i_2_n_0\
    );
\sum_mantissa[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(15)
    );
\sum_mantissa[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(14)
    );
\sum_mantissa[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(13)
    );
\sum_mantissa[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(12)
    );
\sum_mantissa[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[15]\,
      O => \sum_mantissa[15]_i_8_n_0\
    );
\sum_mantissa[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[14]\,
      O => \sum_mantissa[15]_i_9_n_0\
    );
\sum_mantissa[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[16]_i_2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[16]\,
      I3 => \B_mantissa_reg[24]_i_4_n_0\,
      I4 => \B_mantissa_reg_n_0_[16]\,
      O => \sum_mantissa[16]_i_1_n_0\
    );
\sum_mantissa[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[17]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[15]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(16),
      O => \sum_mantissa[16]_i_2_n_0\
    );
\sum_mantissa[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[17]_i_2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => \B_mantissa_reg[24]_i_4_n_0\,
      I4 => \B_mantissa_reg_n_0_[17]\,
      O => \sum_mantissa[17]_i_1_n_0\
    );
\sum_mantissa[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[18]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[16]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(17),
      O => \sum_mantissa[17]_i_2_n_0\
    );
\sum_mantissa[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[18]_i_2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => \B_mantissa_reg[24]_i_4_n_0\,
      I4 => \B_mantissa_reg_n_0_[18]\,
      O => \sum_mantissa[18]_i_1_n_0\
    );
\sum_mantissa[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[19]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[17]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(18),
      O => \sum_mantissa[18]_i_2_n_0\
    );
\sum_mantissa[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[19]_i_2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[19]\,
      I3 => \B_mantissa_reg[24]_i_4_n_0\,
      I4 => \B_mantissa_reg_n_0_[19]\,
      O => \sum_mantissa[19]_i_1_n_0\
    );
\sum_mantissa[19]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[17]\,
      O => \sum_mantissa[19]_i_10_n_0\
    );
\sum_mantissa[19]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[16]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[16]\,
      O => \sum_mantissa[19]_i_11_n_0\
    );
\sum_mantissa[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[20]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[18]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(19),
      O => \sum_mantissa[19]_i_2_n_0\
    );
\sum_mantissa[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(19)
    );
\sum_mantissa[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(18)
    );
\sum_mantissa[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(17)
    );
\sum_mantissa[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[16]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(16)
    );
\sum_mantissa[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[19]\,
      O => \sum_mantissa[19]_i_8_n_0\
    );
\sum_mantissa[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[18]\,
      O => \sum_mantissa[19]_i_9_n_0\
    );
\sum_mantissa[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[1]_i_2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[1]\,
      I3 => \B_mantissa_reg[24]_i_4_n_0\,
      I4 => \B_mantissa_reg_n_0_[1]\,
      O => \sum_mantissa[1]_i_1_n_0\
    );
\sum_mantissa[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[2]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[0]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(1),
      O => \sum_mantissa[1]_i_2_n_0\
    );
\sum_mantissa[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[20]_i_2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => \B_mantissa_reg[24]_i_4_n_0\,
      I4 => \B_mantissa_reg_n_0_[20]\,
      O => \sum_mantissa[20]_i_1_n_0\
    );
\sum_mantissa[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[21]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[19]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(20),
      O => \sum_mantissa[20]_i_2_n_0\
    );
\sum_mantissa[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[21]_i_2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => \B_mantissa_reg[24]_i_4_n_0\,
      I4 => \B_mantissa_reg_n_0_[21]\,
      O => \sum_mantissa[21]_i_1_n_0\
    );
\sum_mantissa[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[22]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[20]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(21),
      O => \sum_mantissa[21]_i_2_n_0\
    );
\sum_mantissa[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[22]_i_2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => \B_mantissa_reg[24]_i_4_n_0\,
      I4 => \B_mantissa_reg_n_0_[22]\,
      O => \sum_mantissa[22]_i_1_n_0\
    );
\sum_mantissa[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[21]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(22),
      O => \sum_mantissa[22]_i_2_n_0\
    );
\sum_mantissa[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[23]_i_2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => \B_mantissa_reg[24]_i_4_n_0\,
      I4 => \B_mantissa_reg_n_0_[23]\,
      O => \sum_mantissa[23]_i_1_n_0\
    );
\sum_mantissa[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[21]\,
      O => \sum_mantissa[23]_i_10_n_0\
    );
\sum_mantissa[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[20]\,
      O => \sum_mantissa[23]_i_11_n_0\
    );
\sum_mantissa[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_mantissa_reg_n_0_[22]\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => in18(23),
      O => \sum_mantissa[23]_i_2_n_0\
    );
\sum_mantissa[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(23)
    );
\sum_mantissa[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(22)
    );
\sum_mantissa[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(21)
    );
\sum_mantissa[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(20)
    );
\sum_mantissa[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[23]\,
      O => \sum_mantissa[23]_i_8_n_0\
    );
\sum_mantissa[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[22]\,
      O => \sum_mantissa[23]_i_9_n_0\
    );
\sum_mantissa[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F000055550000"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_2_n_0\,
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      I2 => p_0_in,
      I3 => p_1_in,
      I4 => \A_mantissa[24]_i_5_n_0\,
      I5 => state(1),
      O => sum_mantissa0
    );
\sum_mantissa[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[24]_i_3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => \B_mantissa_reg[24]_i_4_n_0\,
      I4 => \B_mantissa_reg_n_0_[24]\,
      O => \sum_mantissa[24]_i_2_n_0\
    );
\sum_mantissa[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => in18(24),
      O => \sum_mantissa[24]_i_3_n_0\
    );
\sum_mantissa[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => A_sgn_reg_n_0,
      I1 => B_sgn,
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => \B_mantissa_reg_n_0_[24]\,
      O => \sum_mantissa[24]_i_5_n_0\
    );
\sum_mantissa[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[2]_i_2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[2]\,
      I3 => \B_mantissa_reg[24]_i_4_n_0\,
      I4 => \B_mantissa_reg_n_0_[2]\,
      O => \sum_mantissa[2]_i_1_n_0\
    );
\sum_mantissa[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[3]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[1]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(2),
      O => \sum_mantissa[2]_i_2_n_0\
    );
\sum_mantissa[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[3]_i_2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[3]\,
      I3 => \B_mantissa_reg[24]_i_4_n_0\,
      I4 => \B_mantissa_reg_n_0_[3]\,
      O => \sum_mantissa[3]_i_1_n_0\
    );
\sum_mantissa[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[2]\,
      O => \sum_mantissa[3]_i_10_n_0\
    );
\sum_mantissa[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[1]\,
      O => \sum_mantissa[3]_i_11_n_0\
    );
\sum_mantissa[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[0]\,
      O => \sum_mantissa[3]_i_12_n_0\
    );
\sum_mantissa[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[4]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[2]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(3),
      O => \sum_mantissa[3]_i_2_n_0\
    );
\sum_mantissa[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => B_sgn,
      I1 => A_sgn_reg_n_0,
      O => \sum_mantissa[3]_i_4_n_0\
    );
\sum_mantissa[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(3)
    );
\sum_mantissa[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(2)
    );
\sum_mantissa[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(1)
    );
\sum_mantissa[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(0)
    );
\sum_mantissa[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[3]\,
      O => \sum_mantissa[3]_i_9_n_0\
    );
\sum_mantissa[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[4]_i_2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \B_mantissa_reg[24]_i_4_n_0\,
      I4 => \B_mantissa_reg_n_0_[4]\,
      O => \sum_mantissa[4]_i_1_n_0\
    );
\sum_mantissa[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[5]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[3]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(4),
      O => \sum_mantissa[4]_i_2_n_0\
    );
\sum_mantissa[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[5]_i_2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[5]\,
      I3 => \B_mantissa_reg[24]_i_4_n_0\,
      I4 => \B_mantissa_reg_n_0_[5]\,
      O => \sum_mantissa[5]_i_1_n_0\
    );
\sum_mantissa[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[6]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[4]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(5),
      O => \sum_mantissa[5]_i_2_n_0\
    );
\sum_mantissa[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[6]_i_2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \B_mantissa_reg[24]_i_4_n_0\,
      I4 => \B_mantissa_reg_n_0_[6]\,
      O => \sum_mantissa[6]_i_1_n_0\
    );
\sum_mantissa[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[7]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[5]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(6),
      O => \sum_mantissa[6]_i_2_n_0\
    );
\sum_mantissa[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[7]_i_2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[7]\,
      I3 => \B_mantissa_reg[24]_i_4_n_0\,
      I4 => \B_mantissa_reg_n_0_[7]\,
      O => \sum_mantissa[7]_i_1_n_0\
    );
\sum_mantissa[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[5]\,
      O => \sum_mantissa[7]_i_10_n_0\
    );
\sum_mantissa[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[4]\,
      O => \sum_mantissa[7]_i_11_n_0\
    );
\sum_mantissa[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[8]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[6]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(7),
      O => \sum_mantissa[7]_i_2_n_0\
    );
\sum_mantissa[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(7)
    );
\sum_mantissa[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(6)
    );
\sum_mantissa[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(5)
    );
\sum_mantissa[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => sum_sgn_reg_i_3_n_3,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(4)
    );
\sum_mantissa[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[7]\,
      O => \sum_mantissa[7]_i_8_n_0\
    );
\sum_mantissa[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[6]\,
      O => \sum_mantissa[7]_i_9_n_0\
    );
\sum_mantissa[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[8]_i_2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[8]\,
      I3 => \B_mantissa_reg[24]_i_4_n_0\,
      I4 => \B_mantissa_reg_n_0_[8]\,
      O => \sum_mantissa[8]_i_1_n_0\
    );
\sum_mantissa[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[9]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[7]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(8),
      O => \sum_mantissa[8]_i_2_n_0\
    );
\sum_mantissa[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[9]_i_2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[9]\,
      I3 => \B_mantissa_reg[24]_i_4_n_0\,
      I4 => \B_mantissa_reg_n_0_[9]\,
      O => \sum_mantissa[9]_i_1_n_0\
    );
\sum_mantissa[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[10]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[8]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(9),
      O => \sum_mantissa[9]_i_2_n_0\
    );
\sum_mantissa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[0]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[0]\,
      R => '0'
    );
\sum_mantissa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[10]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[10]\,
      R => '0'
    );
\sum_mantissa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[11]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[11]\,
      R => '0'
    );
\sum_mantissa_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[7]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[11]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[11]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[11]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(11 downto 8),
      O(3 downto 0) => in18(11 downto 8),
      S(3) => \sum_mantissa[11]_i_8_n_0\,
      S(2) => \sum_mantissa[11]_i_9_n_0\,
      S(1) => \sum_mantissa[11]_i_10_n_0\,
      S(0) => \sum_mantissa[11]_i_11_n_0\
    );
\sum_mantissa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[12]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[12]\,
      R => '0'
    );
\sum_mantissa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[13]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[13]\,
      R => '0'
    );
\sum_mantissa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[14]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[14]\,
      R => '0'
    );
\sum_mantissa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[15]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[15]\,
      R => '0'
    );
\sum_mantissa_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[11]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[15]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[15]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[15]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(15 downto 12),
      O(3 downto 0) => in18(15 downto 12),
      S(3) => \sum_mantissa[15]_i_8_n_0\,
      S(2) => \sum_mantissa[15]_i_9_n_0\,
      S(1) => \sum_mantissa[15]_i_10_n_0\,
      S(0) => \sum_mantissa[15]_i_11_n_0\
    );
\sum_mantissa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[16]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[16]\,
      R => '0'
    );
\sum_mantissa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[17]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[17]\,
      R => '0'
    );
\sum_mantissa_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[18]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[18]\,
      R => '0'
    );
\sum_mantissa_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[19]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[19]\,
      R => '0'
    );
\sum_mantissa_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[15]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[19]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[19]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[19]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(19 downto 16),
      O(3 downto 0) => in18(19 downto 16),
      S(3) => \sum_mantissa[19]_i_8_n_0\,
      S(2) => \sum_mantissa[19]_i_9_n_0\,
      S(1) => \sum_mantissa[19]_i_10_n_0\,
      S(0) => \sum_mantissa[19]_i_11_n_0\
    );
\sum_mantissa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[1]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[1]\,
      R => '0'
    );
\sum_mantissa_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[20]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[20]\,
      R => '0'
    );
\sum_mantissa_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[21]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[21]\,
      R => '0'
    );
\sum_mantissa_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[22]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[22]\,
      R => '0'
    );
\sum_mantissa_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[23]_i_1_n_0\,
      Q => p_0_in,
      R => '0'
    );
\sum_mantissa_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[19]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[23]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[23]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[23]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(23 downto 20),
      O(3 downto 0) => in18(23 downto 20),
      S(3) => \sum_mantissa[23]_i_8_n_0\,
      S(2) => \sum_mantissa[23]_i_9_n_0\,
      S(1) => \sum_mantissa[23]_i_10_n_0\,
      S(0) => \sum_mantissa[23]_i_11_n_0\
    );
\sum_mantissa_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[24]_i_2_n_0\,
      Q => p_1_in,
      R => '0'
    );
\sum_mantissa_reg[24]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[23]_i_3_n_0\,
      CO(3 downto 0) => \NLW_sum_mantissa_reg[24]_i_4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sum_mantissa_reg[24]_i_4_O_UNCONNECTED\(3 downto 1),
      O(0) => in18(24),
      S(3 downto 1) => B"000",
      S(0) => \sum_mantissa[24]_i_5_n_0\
    );
\sum_mantissa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[2]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[2]\,
      R => '0'
    );
\sum_mantissa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[3]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[3]\,
      R => '0'
    );
\sum_mantissa_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_mantissa_reg[3]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[3]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[3]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[3]_i_3_n_3\,
      CYINIT => \sum_mantissa[3]_i_4_n_0\,
      DI(3 downto 0) => \p_1_in__0\(3 downto 0),
      O(3 downto 0) => in18(3 downto 0),
      S(3) => \sum_mantissa[3]_i_9_n_0\,
      S(2) => \sum_mantissa[3]_i_10_n_0\,
      S(1) => \sum_mantissa[3]_i_11_n_0\,
      S(0) => \sum_mantissa[3]_i_12_n_0\
    );
\sum_mantissa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[4]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[4]\,
      R => '0'
    );
\sum_mantissa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[5]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[5]\,
      R => '0'
    );
\sum_mantissa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[6]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[6]\,
      R => '0'
    );
\sum_mantissa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[7]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[7]\,
      R => '0'
    );
\sum_mantissa_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[3]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[7]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[7]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[7]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(7 downto 4),
      O(3 downto 0) => in18(7 downto 4),
      S(3) => \sum_mantissa[7]_i_8_n_0\,
      S(2) => \sum_mantissa[7]_i_9_n_0\,
      S(1) => \sum_mantissa[7]_i_10_n_0\,
      S(0) => \sum_mantissa[7]_i_11_n_0\
    );
\sum_mantissa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[8]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[8]\,
      R => '0'
    );
\sum_mantissa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[9]_i_1_n_0\,
      Q => \sum_mantissa_reg_n_0_[9]\,
      R => '0'
    );
\sum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_mantissa_reg_n_0_[0]\,
      Q => \sum_reg[31]_0\(0),
      R => '0'
    );
\sum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_mantissa_reg_n_0_[10]\,
      Q => \sum_reg[31]_0\(10),
      R => '0'
    );
\sum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_mantissa_reg_n_0_[11]\,
      Q => \sum_reg[31]_0\(11),
      R => '0'
    );
\sum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_mantissa_reg_n_0_[12]\,
      Q => \sum_reg[31]_0\(12),
      R => '0'
    );
\sum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_mantissa_reg_n_0_[13]\,
      Q => \sum_reg[31]_0\(13),
      R => '0'
    );
\sum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_mantissa_reg_n_0_[14]\,
      Q => \sum_reg[31]_0\(14),
      R => '0'
    );
\sum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_mantissa_reg_n_0_[15]\,
      Q => \sum_reg[31]_0\(15),
      R => '0'
    );
\sum_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_mantissa_reg_n_0_[16]\,
      Q => \sum_reg[31]_0\(16),
      R => '0'
    );
\sum_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_mantissa_reg_n_0_[17]\,
      Q => \sum_reg[31]_0\(17),
      R => '0'
    );
\sum_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_mantissa_reg_n_0_[18]\,
      Q => \sum_reg[31]_0\(18),
      R => '0'
    );
\sum_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_mantissa_reg_n_0_[19]\,
      Q => \sum_reg[31]_0\(19),
      R => '0'
    );
\sum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_mantissa_reg_n_0_[1]\,
      Q => \sum_reg[31]_0\(1),
      R => '0'
    );
\sum_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_mantissa_reg_n_0_[20]\,
      Q => \sum_reg[31]_0\(20),
      R => '0'
    );
\sum_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_mantissa_reg_n_0_[21]\,
      Q => \sum_reg[31]_0\(21),
      R => '0'
    );
\sum_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_mantissa_reg_n_0_[22]\,
      Q => \sum_reg[31]_0\(22),
      R => '0'
    );
\sum_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_exp_reg_n_0_[0]\,
      Q => \sum_reg[31]_0\(23),
      R => '0'
    );
\sum_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_exp_reg_n_0_[1]\,
      Q => \sum_reg[31]_0\(24),
      R => '0'
    );
\sum_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_exp_reg_n_0_[2]\,
      Q => \sum_reg[31]_0\(25),
      R => '0'
    );
\sum_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_exp_reg_n_0_[3]\,
      Q => \sum_reg[31]_0\(26),
      R => '0'
    );
\sum_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_exp_reg_n_0_[4]\,
      Q => \sum_reg[31]_0\(27),
      R => '0'
    );
\sum_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_exp_reg_n_0_[5]\,
      Q => \sum_reg[31]_0\(28),
      R => '0'
    );
\sum_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_exp_reg_n_0_[6]\,
      Q => \sum_reg[31]_0\(29),
      R => '0'
    );
\sum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_mantissa_reg_n_0_[2]\,
      Q => \sum_reg[31]_0\(2),
      R => '0'
    );
\sum_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_exp_reg_n_0_[7]\,
      Q => \sum_reg[31]_0\(30),
      R => '0'
    );
\sum_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => sum_sgn_reg_n_0,
      Q => \sum_reg[31]_0\(31),
      R => '0'
    );
\sum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_mantissa_reg_n_0_[3]\,
      Q => \sum_reg[31]_0\(3),
      R => '0'
    );
\sum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_mantissa_reg_n_0_[4]\,
      Q => \sum_reg[31]_0\(4),
      R => '0'
    );
\sum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_mantissa_reg_n_0_[5]\,
      Q => \sum_reg[31]_0\(5),
      R => '0'
    );
\sum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_mantissa_reg_n_0_[6]\,
      Q => \sum_reg[31]_0\(6),
      R => '0'
    );
\sum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_mantissa_reg_n_0_[7]\,
      Q => \sum_reg[31]_0\(7),
      R => '0'
    );
\sum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_mantissa_reg_n_0_[8]\,
      Q => \sum_reg[31]_0\(8),
      R => '0'
    );
\sum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => done0,
      D => \sum_mantissa_reg_n_0_[9]\,
      Q => \sum_reg[31]_0\(9),
      R => '0'
    );
sum_sgn_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBBBB00808888"
    )
        port map (
      I0 => sum_sgn,
      I1 => \A_mantissa[24]_i_5_n_0\,
      I2 => state(1),
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \FSM_sequential_state[2]_i_2_n_0\,
      I5 => sum_sgn_reg_n_0,
      O => sum_sgn_i_1_n_0
    );
sum_sgn_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[19]\,
      I1 => \B_mantissa_reg_n_0_[19]\,
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => \B_mantissa_reg_n_0_[18]\,
      O => sum_sgn_i_10_n_0
    );
sum_sgn_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[17]\,
      I1 => \B_mantissa_reg_n_0_[17]\,
      I2 => \A_mantissa_reg_n_0_[16]\,
      I3 => \B_mantissa_reg_n_0_[16]\,
      O => sum_sgn_i_11_n_0
    );
sum_sgn_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => \A_mantissa_reg_n_0_[23]\,
      I2 => \B_mantissa_reg_n_0_[22]\,
      I3 => \A_mantissa_reg_n_0_[22]\,
      O => sum_sgn_i_12_n_0
    );
sum_sgn_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => \A_mantissa_reg_n_0_[21]\,
      I2 => \B_mantissa_reg_n_0_[20]\,
      I3 => \A_mantissa_reg_n_0_[20]\,
      O => sum_sgn_i_13_n_0
    );
sum_sgn_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => \A_mantissa_reg_n_0_[19]\,
      I2 => \B_mantissa_reg_n_0_[18]\,
      I3 => \A_mantissa_reg_n_0_[18]\,
      O => sum_sgn_i_14_n_0
    );
sum_sgn_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => \A_mantissa_reg_n_0_[17]\,
      I2 => \B_mantissa_reg_n_0_[16]\,
      I3 => \A_mantissa_reg_n_0_[16]\,
      O => sum_sgn_i_15_n_0
    );
sum_sgn_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => \B_mantissa_reg_n_0_[15]\,
      I2 => \A_mantissa_reg_n_0_[14]\,
      I3 => \B_mantissa_reg_n_0_[14]\,
      O => sum_sgn_i_17_n_0
    );
sum_sgn_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[13]\,
      I1 => \B_mantissa_reg_n_0_[13]\,
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => \B_mantissa_reg_n_0_[12]\,
      O => sum_sgn_i_18_n_0
    );
sum_sgn_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[11]\,
      I1 => \B_mantissa_reg_n_0_[11]\,
      I2 => \A_mantissa_reg_n_0_[10]\,
      I3 => \B_mantissa_reg_n_0_[10]\,
      O => sum_sgn_i_19_n_0
    );
sum_sgn_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB84700"
    )
        port map (
      I0 => \B_mantissa_reg[24]_i_4_n_0\,
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      I2 => sum_sgn_reg_i_3_n_3,
      I3 => B_sgn,
      I4 => A_sgn_reg_n_0,
      O => sum_sgn
    );
sum_sgn_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => \B_mantissa_reg_n_0_[9]\,
      I2 => \A_mantissa_reg_n_0_[8]\,
      I3 => \B_mantissa_reg_n_0_[8]\,
      O => sum_sgn_i_20_n_0
    );
sum_sgn_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => \A_mantissa_reg_n_0_[15]\,
      I2 => \B_mantissa_reg_n_0_[14]\,
      I3 => \A_mantissa_reg_n_0_[14]\,
      O => sum_sgn_i_21_n_0
    );
sum_sgn_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => \A_mantissa_reg_n_0_[13]\,
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => \A_mantissa_reg_n_0_[12]\,
      O => sum_sgn_i_22_n_0
    );
sum_sgn_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \A_mantissa_reg_n_0_[11]\,
      I2 => \B_mantissa_reg_n_0_[10]\,
      I3 => \A_mantissa_reg_n_0_[10]\,
      O => sum_sgn_i_23_n_0
    );
sum_sgn_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \A_mantissa_reg_n_0_[9]\,
      I2 => \B_mantissa_reg_n_0_[8]\,
      I3 => \A_mantissa_reg_n_0_[8]\,
      O => sum_sgn_i_24_n_0
    );
sum_sgn_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[7]\,
      I1 => \B_mantissa_reg_n_0_[7]\,
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \B_mantissa_reg_n_0_[6]\,
      O => sum_sgn_i_25_n_0
    );
sum_sgn_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[5]\,
      I1 => \B_mantissa_reg_n_0_[5]\,
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \B_mantissa_reg_n_0_[4]\,
      O => sum_sgn_i_26_n_0
    );
sum_sgn_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[3]\,
      I1 => \B_mantissa_reg_n_0_[3]\,
      I2 => \A_mantissa_reg_n_0_[2]\,
      I3 => \B_mantissa_reg_n_0_[2]\,
      O => sum_sgn_i_27_n_0
    );
sum_sgn_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => \B_mantissa_reg_n_0_[1]\,
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => \B_mantissa_reg_n_0_[0]\,
      O => sum_sgn_i_28_n_0
    );
sum_sgn_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \A_mantissa_reg_n_0_[7]\,
      I2 => \B_mantissa_reg_n_0_[6]\,
      I3 => \A_mantissa_reg_n_0_[6]\,
      O => sum_sgn_i_29_n_0
    );
sum_sgn_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \A_mantissa_reg_n_0_[5]\,
      I2 => \B_mantissa_reg_n_0_[4]\,
      I3 => \A_mantissa_reg_n_0_[4]\,
      O => sum_sgn_i_30_n_0
    );
sum_sgn_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \A_mantissa_reg_n_0_[3]\,
      I2 => \B_mantissa_reg_n_0_[2]\,
      I3 => \A_mantissa_reg_n_0_[2]\,
      O => sum_sgn_i_31_n_0
    );
sum_sgn_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \A_mantissa_reg_n_0_[1]\,
      I2 => \B_mantissa_reg_n_0_[0]\,
      I3 => \A_mantissa_reg_n_0_[0]\,
      O => sum_sgn_i_32_n_0
    );
sum_sgn_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => \B_mantissa_reg_n_0_[24]\,
      O => sum_sgn_i_5_n_0
    );
sum_sgn_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => \A_mantissa_reg_n_0_[24]\,
      O => sum_sgn_i_6_n_0
    );
sum_sgn_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => \B_mantissa_reg_n_0_[23]\,
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => \B_mantissa_reg_n_0_[22]\,
      O => sum_sgn_i_8_n_0
    );
sum_sgn_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => \B_mantissa_reg_n_0_[21]\,
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => \B_mantissa_reg_n_0_[20]\,
      O => sum_sgn_i_9_n_0
    );
sum_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sum_sgn_i_1_n_0,
      Q => sum_sgn_reg_n_0,
      R => '0'
    );
sum_sgn_reg_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_sgn_reg_i_16_n_0,
      CO(2) => sum_sgn_reg_i_16_n_1,
      CO(1) => sum_sgn_reg_i_16_n_2,
      CO(0) => sum_sgn_reg_i_16_n_3,
      CYINIT => '1',
      DI(3) => sum_sgn_i_25_n_0,
      DI(2) => sum_sgn_i_26_n_0,
      DI(1) => sum_sgn_i_27_n_0,
      DI(0) => sum_sgn_i_28_n_0,
      O(3 downto 0) => NLW_sum_sgn_reg_i_16_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sgn_i_29_n_0,
      S(2) => sum_sgn_i_30_n_0,
      S(1) => sum_sgn_i_31_n_0,
      S(0) => sum_sgn_i_32_n_0
    );
sum_sgn_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sgn_reg_i_4_n_0,
      CO(3 downto 1) => NLW_sum_sgn_reg_i_3_CO_UNCONNECTED(3 downto 1),
      CO(0) => sum_sgn_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_sgn_i_5_n_0,
      O(3 downto 0) => NLW_sum_sgn_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => sum_sgn_i_6_n_0
    );
sum_sgn_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sgn_reg_i_7_n_0,
      CO(3) => sum_sgn_reg_i_4_n_0,
      CO(2) => sum_sgn_reg_i_4_n_1,
      CO(1) => sum_sgn_reg_i_4_n_2,
      CO(0) => sum_sgn_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => sum_sgn_i_8_n_0,
      DI(2) => sum_sgn_i_9_n_0,
      DI(1) => sum_sgn_i_10_n_0,
      DI(0) => sum_sgn_i_11_n_0,
      O(3 downto 0) => NLW_sum_sgn_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sgn_i_12_n_0,
      S(2) => sum_sgn_i_13_n_0,
      S(1) => sum_sgn_i_14_n_0,
      S(0) => sum_sgn_i_15_n_0
    );
sum_sgn_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sgn_reg_i_16_n_0,
      CO(3) => sum_sgn_reg_i_7_n_0,
      CO(2) => sum_sgn_reg_i_7_n_1,
      CO(1) => sum_sgn_reg_i_7_n_2,
      CO(0) => sum_sgn_reg_i_7_n_3,
      CYINIT => '0',
      DI(3) => sum_sgn_i_17_n_0,
      DI(2) => sum_sgn_i_18_n_0,
      DI(1) => sum_sgn_i_19_n_0,
      DI(0) => sum_sgn_i_20_n_0,
      O(3 downto 0) => NLW_sum_sgn_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sgn_i_21_n_0,
      S(2) => sum_sgn_i_22_n_0,
      S(1) => sum_sgn_i_23_n_0,
      S(0) => sum_sgn_i_24_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Control_0_0_FPU_adder_2 is
  port (
    delta_ok : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    adder2_done : out STD_LOGIC;
    per_out : out STD_LOGIC;
    desired_point_type : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    start_per : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    A_sgn_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    B_sgn_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Control_0_0_FPU_adder_2 : entity is "FPU_adder";
end design_1_Control_0_0_FPU_adder_2;

architecture STRUCTURE of design_1_Control_0_0_FPU_adder_2 is
  signal A_exp0 : STD_LOGIC;
  signal \A_exp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal A_mantissa : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal A_mantissa11_in : STD_LOGIC;
  signal A_mantissa60 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \A_mantissa[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_10__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_11__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_12__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_13_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_14_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_15_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_16_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_17_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_18_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_19_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_20_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_9__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_12__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_13__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_13__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_14__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_15__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_16__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_17__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_18__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_19__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_20_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_21_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_22_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_23_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_24__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_25__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_5_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa_reg[21]_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa_reg[21]_i_4_n_1\ : STD_LOGIC;
  signal \A_mantissa_reg[21]_i_4_n_2\ : STD_LOGIC;
  signal \A_mantissa_reg[21]_i_4_n_3\ : STD_LOGIC;
  signal \A_mantissa_reg[21]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa_reg[21]_i_8_n_1\ : STD_LOGIC;
  signal \A_mantissa_reg[21]_i_8_n_2\ : STD_LOGIC;
  signal \A_mantissa_reg[21]_i_8_n_3\ : STD_LOGIC;
  signal \A_mantissa_reg[24]_i_5_n_3\ : STD_LOGIC;
  signal \A_mantissa_reg[24]_i_8_n_1\ : STD_LOGIC;
  signal \A_mantissa_reg[24]_i_8_n_2\ : STD_LOGIC;
  signal \A_mantissa_reg[24]_i_8_n_3\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[23]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[24]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal A_sgn_reg_n_0 : STD_LOGIC;
  signal B_exp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B_mantissa : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal B_mantissa60 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \B_mantissa[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[0]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_10__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_11__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_12__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_13__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_14__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_15_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_16_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_17_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_18_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_19_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_20_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_9__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_7_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_11__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_12__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_13__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_14__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_15__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_16__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa_reg[21]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa_reg[21]_i_4_n_1\ : STD_LOGIC;
  signal \B_mantissa_reg[21]_i_4_n_2\ : STD_LOGIC;
  signal \B_mantissa_reg[21]_i_4_n_3\ : STD_LOGIC;
  signal \B_mantissa_reg[21]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa_reg[21]_i_8_n_1\ : STD_LOGIC;
  signal \B_mantissa_reg[21]_i_8_n_2\ : STD_LOGIC;
  signal \B_mantissa_reg[21]_i_8_n_3\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[23]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[24]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal B_sgn : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_10__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_11__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_12__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \^adder2_done\ : STD_LOGIC;
  signal done_i_1_n_0 : STD_LOGIC;
  signal in18 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \sum[31]_i_1__0_n_0\ : STD_LOGIC;
  signal sum_mantissa0 : STD_LOGIC;
  signal \sum_mantissa[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_10__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_11__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_11__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_10__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_11__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_8__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_9__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_10__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_11__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_12_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_13_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_14_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_15_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_16_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_10__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_11__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_12__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_11__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[11]_i_3__0_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[11]_i_3__0_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[11]_i_3__0_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[15]_i_3__0_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[15]_i_3__0_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[15]_i_3__0_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[19]_i_3__0_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[19]_i_3__0_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[19]_i_3__0_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[23]_i_3__0_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[23]_i_3__0_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[23]_i_3__0_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[24]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[24]_i_5_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[24]_i_5_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[24]_i_5_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[3]_i_3__0_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[3]_i_3__0_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[3]_i_3__0_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[7]_i_3__0_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[7]_i_3__0_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[7]_i_3__0_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal sum_sgn : STD_LOGIC;
  signal \sum_sgn_i_10__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_11__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_12__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_13__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_14__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_15__0_n_0\ : STD_LOGIC;
  signal sum_sgn_i_16_n_0 : STD_LOGIC;
  signal \sum_sgn_i_18__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_19__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_20__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_21__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_22__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_23__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_24__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_25__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_26__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_27__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_28__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_29__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_30__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_31__0_n_0\ : STD_LOGIC;
  signal \sum_sgn_i_32__0_n_0\ : STD_LOGIC;
  signal sum_sgn_i_33_n_0 : STD_LOGIC;
  signal sum_sgn_i_3_n_0 : STD_LOGIC;
  signal \sum_sgn_i_6__0_n_0\ : STD_LOGIC;
  signal sum_sgn_i_7_n_0 : STD_LOGIC;
  signal \sum_sgn_i_9__0_n_0\ : STD_LOGIC;
  signal sum_sgn_reg_i_17_n_0 : STD_LOGIC;
  signal sum_sgn_reg_i_17_n_1 : STD_LOGIC;
  signal sum_sgn_reg_i_17_n_2 : STD_LOGIC;
  signal sum_sgn_reg_i_17_n_3 : STD_LOGIC;
  signal \sum_sgn_reg_i_4__0_n_3\ : STD_LOGIC;
  signal sum_sgn_reg_i_5_n_0 : STD_LOGIC;
  signal sum_sgn_reg_i_5_n_1 : STD_LOGIC;
  signal sum_sgn_reg_i_5_n_2 : STD_LOGIC;
  signal sum_sgn_reg_i_5_n_3 : STD_LOGIC;
  signal sum_sgn_reg_i_8_n_0 : STD_LOGIC;
  signal sum_sgn_reg_i_8_n_1 : STD_LOGIC;
  signal sum_sgn_reg_i_8_n_2 : STD_LOGIC;
  signal sum_sgn_reg_i_8_n_3 : STD_LOGIC;
  signal sum_sgn_reg_n_0 : STD_LOGIC;
  signal weighted_sum : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \NLW_A_mantissa_reg[24]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_A_mantissa_reg[24]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_A_mantissa_reg[24]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_sequential_state_reg[2]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_FSM_sequential_state_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[24]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[24]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[24]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_sum_sgn_reg_i_17_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_sgn_reg_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_sgn_reg_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sgn_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sgn_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \A_mantissa[0]_i_1__0\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_5__0\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_6__0\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_7__0\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_8\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_5\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_6\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_7__0\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_6__0\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_7__0\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_5__0\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_6__0\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_7__0\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_5__0\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_6__0\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_7\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_8\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_5__0\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_6__0\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_7__0\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_8__0\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_9__0\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_6\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_7__0\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_8__0\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \A_mantissa[17]_i_7__0\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_7\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \A_mantissa[19]_i_10\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \A_mantissa[19]_i_7__0\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \A_mantissa[1]_i_5__0\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \A_mantissa[20]_i_10__0\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_20\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \A_mantissa[22]_i_5__0\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \A_mantissa[22]_i_8__0\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \A_mantissa[22]_i_9\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \A_mantissa[23]_i_4__0\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_9\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_5__0\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \A_mantissa[3]_i_5__0\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_5__0\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \A_mantissa[5]_i_4\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \A_mantissa[5]_i_5__0\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \A_mantissa[6]_i_1__0\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \A_mantissa[7]_i_1__0\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_1__0\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_5\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_6__0\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_7__0\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_8__0\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \B_mantissa[10]_i_5\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \B_mantissa[10]_i_6\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \B_mantissa[10]_i_7__0\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \B_mantissa[10]_i_8\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_5\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_6\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_7__0\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_6__0\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_7__0\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_5__0\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_6__0\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_7__0\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_5__0\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_6__0\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_7\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_8\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \B_mantissa[15]_i_5__0\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \B_mantissa[15]_i_6__0\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \B_mantissa[15]_i_7__0\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \B_mantissa[15]_i_8__0\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_6__0\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_7\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_8__0\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \B_mantissa[17]_i_7__0\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_7__0\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \B_mantissa[19]_i_10\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \B_mantissa[19]_i_7__0\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \B_mantissa[1]_i_5\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \B_mantissa[20]_i_10\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \B_mantissa[21]_i_20\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_5__0\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_8\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \B_mantissa[23]_i_5\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \B_mantissa[23]_i_7\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \B_mantissa[23]_i_8\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_7__0\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_9__0\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \B_mantissa[2]_i_5__0\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \B_mantissa[3]_i_5__0\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_5__0\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \B_mantissa[5]_i_5__0\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_5__0\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_6__0\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_7__0\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_8__0\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_3__0\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_11__0\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_13\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_5__0\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_7__0\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_8__0\ : label is "soft_lutpair574";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "align_state:001,addition_state:010,output_state:100,normalize_state:011,wait_state:000,iSTATE:101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "align_state:001,addition_state:010,output_state:100,normalize_state:011,wait_state:000,iSTATE:101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "align_state:001,addition_state:010,output_state:100,normalize_state:011,wait_state:000,iSTATE:101";
  attribute SOFT_HLUTNM of delta_ok_INST_0 : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of per_out_INST_0 : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \sum_mantissa[22]_i_2__0\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \sum_mantissa[24]_i_6\ : label is "soft_lutpair573";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[11]_i_3__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[11]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[15]_i_3__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[15]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[19]_i_3__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[19]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[23]_i_3__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[23]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[24]_i_7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[24]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[3]_i_3__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[3]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa_reg[7]_i_3__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[7]_i_3__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of sum_sgn_reg_i_17 : label is 11;
  attribute COMPARATOR_THRESHOLD of \sum_sgn_reg_i_4__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of sum_sgn_reg_i_5 : label is 11;
  attribute COMPARATOR_THRESHOLD of sum_sgn_reg_i_8 : label is 11;
begin
  adder2_done <= \^adder2_done\;
\A_exp[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => Q(0),
      I3 => state(1),
      I4 => rst,
      O => A_exp0
    );
\A_exp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(23),
      Q => \A_exp__0\(0),
      R => '0'
    );
\A_exp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(24),
      Q => \A_exp__0\(1),
      R => '0'
    );
\A_exp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(25),
      Q => \A_exp__0\(2),
      R => '0'
    );
\A_exp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(26),
      Q => \A_exp__0\(3),
      R => '0'
    );
\A_exp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(27),
      Q => \A_exp__0\(4),
      R => '0'
    );
\A_exp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(28),
      Q => \A_exp__0\(5),
      R => '0'
    );
\A_exp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(29),
      Q => \A_exp__0\(6),
      R => '0'
    );
\A_exp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(30),
      Q => \A_exp__0\(7),
      R => '0'
    );
\A_mantissa[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[0]_i_2__0_n_0\,
      I1 => state(0),
      I2 => A_sgn_reg_0(0),
      O => A_mantissa(0)
    );
\A_mantissa[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0E200000000"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__0_n_0\,
      I1 => A_mantissa60(5),
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => A_mantissa60(6),
      I4 => A_mantissa60(7),
      I5 => \A_mantissa_reg[24]_i_5_n_3\,
      O => \A_mantissa[0]_i_2__0_n_0\
    );
\A_mantissa[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \A_mantissa[0]_i_4_n_0\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa[16]_i_8__0_n_0\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[16]_i_5__0_n_0\,
      O => \A_mantissa[0]_i_3__0_n_0\
    );
\A_mantissa[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0D1F0C0"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(1),
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => A_mantissa60(2),
      I4 => \A_mantissa_reg_n_0_[24]\,
      O => \A_mantissa[0]_i_4_n_0\
    );
\A_mantissa[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \A_mantissa[10]_i_2__0_n_0\,
      I1 => \A_mantissa_reg[24]_i_5_n_3\,
      I2 => \A_mantissa[10]_i_3_n_0\,
      I3 => A_mantissa60(7),
      I4 => state(0),
      I5 => A_sgn_reg_0(10),
      O => A_mantissa(10)
    );
\A_mantissa[10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(6),
      I2 => \A_mantissa_reg_n_0_[10]\,
      I3 => A_mantissa60(5),
      I4 => \A_mantissa[10]_i_4__0_n_0\,
      O => \A_mantissa[10]_i_2__0_n_0\
    );
\A_mantissa[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => A_mantissa60(5),
      I1 => \A_mantissa[10]_i_5__0_n_0\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[10]_i_6__0_n_0\,
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(6),
      O => \A_mantissa[10]_i_3_n_0\
    );
\A_mantissa[10]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \A_mantissa[10]_i_7__0_n_0\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa[18]_i_7_n_0\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[10]_i_8_n_0\,
      O => \A_mantissa[10]_i_4__0_n_0\
    );
\A_mantissa[10]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0800000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(2),
      I3 => \A_mantissa_reg_n_0_[0]\,
      I4 => A_mantissa60(1),
      O => \A_mantissa[10]_i_5__0_n_0\
    );
\A_mantissa[10]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[19]_i_9_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[18]_i_9_n_0\,
      O => \A_mantissa[10]_i_6__0_n_0\
    );
\A_mantissa[10]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C800"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => \A_mantissa_reg_n_0_[10]\,
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      O => \A_mantissa[10]_i_7__0_n_0\
    );
\A_mantissa[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[19]_i_8__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[18]_i_8__0_n_0\,
      O => \A_mantissa[10]_i_8_n_0\
    );
\A_mantissa[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \A_mantissa[11]_i_2__0_n_0\,
      I1 => \A_mantissa_reg[24]_i_5_n_3\,
      I2 => \A_mantissa[11]_i_3_n_0\,
      I3 => A_mantissa60(7),
      I4 => state(0),
      I5 => A_sgn_reg_0(11),
      O => A_mantissa(11)
    );
\A_mantissa[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(6),
      I2 => \A_mantissa_reg_n_0_[11]\,
      I3 => A_mantissa60(5),
      I4 => \A_mantissa[11]_i_4_n_0\,
      O => \A_mantissa[11]_i_2__0_n_0\
    );
\A_mantissa[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => A_mantissa60(5),
      I1 => \A_mantissa[19]_i_6__0_n_0\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[11]_i_5_n_0\,
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(6),
      O => \A_mantissa[11]_i_3_n_0\
    );
\A_mantissa[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \A_mantissa[11]_i_6_n_0\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa[19]_i_7__0_n_0\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[11]_i_7__0_n_0\,
      O => \A_mantissa[11]_i_4_n_0\
    );
\A_mantissa[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[20]_i_9__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[19]_i_9_n_0\,
      O => \A_mantissa[11]_i_5_n_0\
    );
\A_mantissa[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C800"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => \A_mantissa_reg_n_0_[11]\,
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      O => \A_mantissa[11]_i_6_n_0\
    );
\A_mantissa[11]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[20]_i_8__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[19]_i_8__0_n_0\,
      O => \A_mantissa[11]_i_7__0_n_0\
    );
\A_mantissa[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \A_mantissa[12]_i_2__0_n_0\,
      I1 => \A_mantissa_reg[24]_i_5_n_3\,
      I2 => \A_mantissa[12]_i_3_n_0\,
      I3 => A_mantissa60(7),
      I4 => state(0),
      I5 => A_sgn_reg_0(12),
      O => A_mantissa(12)
    );
\A_mantissa[12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(6),
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => A_mantissa60(5),
      I4 => \A_mantissa[12]_i_4_n_0\,
      O => \A_mantissa[12]_i_2__0_n_0\
    );
\A_mantissa[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => A_mantissa60(5),
      I1 => \A_mantissa[20]_i_6__0_n_0\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[12]_i_5__0_n_0\,
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(6),
      O => \A_mantissa[12]_i_3_n_0\
    );
\A_mantissa[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \A_mantissa[12]_i_6__0_n_0\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa[20]_i_7__0_n_0\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[12]_i_7__0_n_0\,
      O => \A_mantissa[12]_i_4_n_0\
    );
\A_mantissa[12]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[21]_i_15_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[20]_i_9__0_n_0\,
      O => \A_mantissa[12]_i_5__0_n_0\
    );
\A_mantissa[12]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C800"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => \A_mantissa_reg_n_0_[12]\,
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      O => \A_mantissa[12]_i_6__0_n_0\
    );
\A_mantissa[12]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[21]_i_14_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[20]_i_8__0_n_0\,
      O => \A_mantissa[12]_i_7__0_n_0\
    );
\A_mantissa[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \A_mantissa[13]_i_2__0_n_0\,
      I1 => \A_mantissa_reg[24]_i_5_n_3\,
      I2 => \A_mantissa[13]_i_3__0_n_0\,
      I3 => A_mantissa60(7),
      I4 => state(0),
      I5 => A_sgn_reg_0(13),
      O => A_mantissa(13)
    );
\A_mantissa[13]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(6),
      I2 => \A_mantissa_reg_n_0_[13]\,
      I3 => A_mantissa60(5),
      I4 => \A_mantissa[13]_i_4_n_0\,
      O => \A_mantissa[13]_i_2__0_n_0\
    );
\A_mantissa[13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => A_mantissa60(5),
      I1 => \A_mantissa[21]_i_7__0_n_0\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[13]_i_5__0_n_0\,
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(6),
      O => \A_mantissa[13]_i_3__0_n_0\
    );
\A_mantissa[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \A_mantissa[13]_i_6__0_n_0\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa[21]_i_13_n_0\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[13]_i_7__0_n_0\,
      O => \A_mantissa[13]_i_4_n_0\
    );
\A_mantissa[13]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[22]_i_13__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[21]_i_15_n_0\,
      O => \A_mantissa[13]_i_5__0_n_0\
    );
\A_mantissa[13]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C800"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => \A_mantissa_reg_n_0_[13]\,
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      O => \A_mantissa[13]_i_6__0_n_0\
    );
\A_mantissa[13]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[22]_i_11_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[21]_i_14_n_0\,
      O => \A_mantissa[13]_i_7__0_n_0\
    );
\A_mantissa[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \A_mantissa[14]_i_2__0_n_0\,
      I1 => \A_mantissa_reg[24]_i_5_n_3\,
      I2 => \A_mantissa[14]_i_3__0_n_0\,
      I3 => A_mantissa60(7),
      I4 => state(0),
      I5 => A_sgn_reg_0(14),
      O => A_mantissa(14)
    );
\A_mantissa[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(6),
      I2 => \A_mantissa_reg_n_0_[14]\,
      I3 => A_mantissa60(5),
      I4 => \A_mantissa[14]_i_4_n_0\,
      O => \A_mantissa[14]_i_2__0_n_0\
    );
\A_mantissa[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => A_mantissa60(5),
      I1 => \A_mantissa[14]_i_5__0_n_0\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[14]_i_6__0_n_0\,
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(6),
      O => \A_mantissa[14]_i_3__0_n_0\
    );
\A_mantissa[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \A_mantissa[14]_i_7_n_0\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa[22]_i_7__0_n_0\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[14]_i_8_n_0\,
      O => \A_mantissa[14]_i_4_n_0\
    );
\A_mantissa[14]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[22]_i_9_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[22]_i_8__0_n_0\,
      O => \A_mantissa[14]_i_5__0_n_0\
    );
\A_mantissa[14]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[22]_i_12__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[22]_i_13__0_n_0\,
      O => \A_mantissa[14]_i_6__0_n_0\
    );
\A_mantissa[14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C800"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => \A_mantissa_reg_n_0_[14]\,
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      O => \A_mantissa[14]_i_7_n_0\
    );
\A_mantissa[14]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[22]_i_10__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[22]_i_11_n_0\,
      O => \A_mantissa[14]_i_8_n_0\
    );
\A_mantissa[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \A_mantissa[15]_i_2__0_n_0\,
      I1 => \A_mantissa_reg[24]_i_5_n_3\,
      I2 => \A_mantissa[15]_i_3__0_n_0\,
      I3 => A_mantissa60(7),
      I4 => state(0),
      I5 => A_sgn_reg_0(15),
      O => A_mantissa(15)
    );
\A_mantissa[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(6),
      I2 => \A_mantissa_reg_n_0_[15]\,
      I3 => A_mantissa60(5),
      I4 => \A_mantissa[15]_i_4_n_0\,
      O => \A_mantissa[15]_i_2__0_n_0\
    );
\A_mantissa[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => A_mantissa60(5),
      I1 => \A_mantissa[15]_i_5__0_n_0\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[15]_i_6__0_n_0\,
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(6),
      O => \A_mantissa[15]_i_3__0_n_0\
    );
\A_mantissa[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \A_mantissa[15]_i_7__0_n_0\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa[15]_i_8__0_n_0\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[15]_i_9__0_n_0\,
      O => \A_mantissa[15]_i_4_n_0\
    );
\A_mantissa[15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[24]_i_20_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[22]_i_9_n_0\,
      O => \A_mantissa[15]_i_5__0_n_0\
    );
\A_mantissa[15]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[24]_i_25__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[22]_i_12__0_n_0\,
      O => \A_mantissa[15]_i_6__0_n_0\
    );
\A_mantissa[15]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C800"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => \A_mantissa_reg_n_0_[15]\,
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      O => \A_mantissa[15]_i_7__0_n_0\
    );
\A_mantissa[15]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(2),
      I3 => \A_mantissa_reg_n_0_[23]\,
      I4 => A_mantissa60(1),
      O => \A_mantissa[15]_i_8__0_n_0\
    );
\A_mantissa[15]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[24]_i_23_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[22]_i_10__0_n_0\,
      O => \A_mantissa[15]_i_9__0_n_0\
    );
\A_mantissa[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \A_mantissa[16]_i_2__0_n_0\,
      I1 => \A_mantissa_reg[24]_i_5_n_3\,
      I2 => \A_mantissa[16]_i_3__0_n_0\,
      I3 => state(0),
      I4 => A_sgn_reg_0(16),
      O => A_mantissa(16)
    );
\A_mantissa[16]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(6),
      I2 => \A_mantissa_reg_n_0_[16]\,
      I3 => A_mantissa60(5),
      I4 => \A_mantissa[16]_i_4_n_0\,
      O => \A_mantissa[16]_i_2__0_n_0\
    );
\A_mantissa[16]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => A_mantissa60(6),
      I1 => A_mantissa60(4),
      I2 => \A_mantissa[16]_i_5__0_n_0\,
      I3 => A_mantissa60(5),
      I4 => A_mantissa60(7),
      O => \A_mantissa[16]_i_3__0_n_0\
    );
\A_mantissa[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \A_mantissa[16]_i_6_n_0\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa[16]_i_7__0_n_0\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[16]_i_8__0_n_0\,
      O => \A_mantissa[16]_i_4_n_0\
    );
\A_mantissa[16]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[24]_i_24__0_n_0\,
      I1 => \A_mantissa[24]_i_25__0_n_0\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[24]_i_21_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[24]_i_20_n_0\,
      O => \A_mantissa[16]_i_5__0_n_0\
    );
\A_mantissa[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C800"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => \A_mantissa_reg_n_0_[16]\,
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      O => \A_mantissa[16]_i_6_n_0\
    );
\A_mantissa[16]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => \A_mantissa_reg_n_0_[24]\,
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      O => \A_mantissa[16]_i_7__0_n_0\
    );
\A_mantissa[16]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[24]_i_22_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[24]_i_23_n_0\,
      O => \A_mantissa[16]_i_8__0_n_0\
    );
\A_mantissa[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \A_mantissa[17]_i_2__0_n_0\,
      I1 => \A_mantissa_reg[24]_i_5_n_3\,
      I2 => \A_mantissa[17]_i_3__0_n_0\,
      I3 => state(0),
      I4 => A_sgn_reg_0(17),
      O => A_mantissa(17)
    );
\A_mantissa[17]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(6),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => A_mantissa60(5),
      I4 => \A_mantissa[17]_i_4_n_0\,
      O => \A_mantissa[17]_i_2__0_n_0\
    );
\A_mantissa[17]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => A_mantissa60(6),
      I1 => \A_mantissa[17]_i_5__0_n_0\,
      I2 => A_mantissa60(4),
      I3 => \A_mantissa[17]_i_6_n_0\,
      I4 => A_mantissa60(5),
      I5 => A_mantissa60(7),
      O => \A_mantissa[17]_i_3__0_n_0\
    );
\A_mantissa[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C800C80000FF0000"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => \A_mantissa_reg_n_0_[17]\,
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[17]_i_7__0_n_0\,
      I5 => A_mantissa60(3),
      O => \A_mantissa[17]_i_4_n_0\
    );
\A_mantissa[17]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(3),
      O => \A_mantissa[17]_i_5__0_n_0\
    );
\A_mantissa[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[18]_i_8__0_n_0\,
      I1 => \A_mantissa[24]_i_24__0_n_0\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[18]_i_9_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[24]_i_21_n_0\,
      O => \A_mantissa[17]_i_6_n_0\
    );
\A_mantissa[17]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[18]_i_10_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[24]_i_22_n_0\,
      O => \A_mantissa[17]_i_7__0_n_0\
    );
\A_mantissa[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => \A_mantissa_reg_n_0_[20]\,
      I2 => A_mantissa60(1),
      I3 => \A_mantissa_reg_n_0_[22]\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa_reg_n_0_[18]\,
      O => \A_mantissa[18]_i_10_n_0\
    );
\A_mantissa[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \A_mantissa[18]_i_2__0_n_0\,
      I1 => \A_mantissa_reg[24]_i_5_n_3\,
      I2 => \A_mantissa[18]_i_3__0_n_0\,
      I3 => state(0),
      I4 => A_sgn_reg_0(18),
      O => A_mantissa(18)
    );
\A_mantissa[18]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(6),
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => A_mantissa60(5),
      I4 => \A_mantissa[18]_i_4__0_n_0\,
      O => \A_mantissa[18]_i_2__0_n_0\
    );
\A_mantissa[18]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => A_mantissa60(6),
      I1 => \A_mantissa[18]_i_5__0_n_0\,
      I2 => A_mantissa60(4),
      I3 => \A_mantissa[18]_i_6__0_n_0\,
      I4 => A_mantissa60(5),
      I5 => A_mantissa60(7),
      O => \A_mantissa[18]_i_3__0_n_0\
    );
\A_mantissa[18]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C800C80000FF0000"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => \A_mantissa_reg_n_0_[18]\,
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[18]_i_7_n_0\,
      I5 => A_mantissa60(3),
      O => \A_mantissa[18]_i_4__0_n_0\
    );
\A_mantissa[18]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A080008000000000"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => \A_mantissa_reg_n_0_[0]\,
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa_reg_n_0_[1]\,
      I5 => A_mantissa60(3),
      O => \A_mantissa[18]_i_5__0_n_0\
    );
\A_mantissa[18]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[19]_i_8__0_n_0\,
      I1 => \A_mantissa[18]_i_8__0_n_0\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[19]_i_9_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[18]_i_9_n_0\,
      O => \A_mantissa[18]_i_6__0_n_0\
    );
\A_mantissa[18]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[19]_i_10_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[18]_i_10_n_0\,
      O => \A_mantissa[18]_i_7_n_0\
    );
\A_mantissa[18]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[16]\,
      I1 => \A_mantissa_reg_n_0_[12]\,
      I2 => A_mantissa60(1),
      I3 => \A_mantissa_reg_n_0_[14]\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa_reg_n_0_[10]\,
      O => \A_mantissa[18]_i_8__0_n_0\
    );
\A_mantissa[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[8]\,
      I1 => \A_mantissa_reg_n_0_[4]\,
      I2 => A_mantissa60(1),
      I3 => \A_mantissa_reg_n_0_[6]\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa_reg_n_0_[2]\,
      O => \A_mantissa[18]_i_9_n_0\
    );
\A_mantissa[19]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => A_mantissa60(2),
      I4 => \A_mantissa_reg_n_0_[19]\,
      O => \A_mantissa[19]_i_10_n_0\
    );
\A_mantissa[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \A_mantissa[19]_i_2__0_n_0\,
      I1 => \A_mantissa_reg[24]_i_5_n_3\,
      I2 => \A_mantissa[19]_i_3_n_0\,
      I3 => A_mantissa60(7),
      I4 => state(0),
      I5 => A_sgn_reg_0(19),
      O => A_mantissa(19)
    );
\A_mantissa[19]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(6),
      I2 => \A_mantissa_reg_n_0_[19]\,
      I3 => A_mantissa60(5),
      I4 => \A_mantissa[19]_i_4__0_n_0\,
      O => \A_mantissa[19]_i_2__0_n_0\
    );
\A_mantissa[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80808000000000"
    )
        port map (
      I0 => A_mantissa60(5),
      I1 => \A_mantissa[19]_i_5__0_n_0\,
      I2 => A_mantissa60(4),
      I3 => \A_mantissa[19]_i_6__0_n_0\,
      I4 => A_mantissa60(3),
      I5 => A_mantissa60(6),
      O => \A_mantissa[19]_i_3_n_0\
    );
\A_mantissa[19]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C800C80000FF0000"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => \A_mantissa_reg_n_0_[19]\,
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[19]_i_7__0_n_0\,
      I5 => A_mantissa60(3),
      O => \A_mantissa[19]_i_4__0_n_0\
    );
\A_mantissa[19]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[20]_i_8__0_n_0\,
      I1 => \A_mantissa[19]_i_8__0_n_0\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[20]_i_9__0_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[19]_i_9_n_0\,
      O => \A_mantissa[19]_i_5__0_n_0\
    );
\A_mantissa[19]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF00A000C000C000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[2]\,
      I1 => \A_mantissa_reg_n_0_[0]\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(2),
      I4 => \A_mantissa_reg_n_0_[1]\,
      I5 => A_mantissa60(1),
      O => \A_mantissa[19]_i_6__0_n_0\
    );
\A_mantissa[19]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[20]_i_11_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[19]_i_10_n_0\,
      O => \A_mantissa[19]_i_7__0_n_0\
    );
\A_mantissa[19]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[17]\,
      I1 => \A_mantissa_reg_n_0_[13]\,
      I2 => A_mantissa60(1),
      I3 => \A_mantissa_reg_n_0_[15]\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa_reg_n_0_[11]\,
      O => \A_mantissa[19]_i_8__0_n_0\
    );
\A_mantissa[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => \A_mantissa_reg_n_0_[5]\,
      I2 => A_mantissa60(1),
      I3 => \A_mantissa_reg_n_0_[7]\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa_reg_n_0_[3]\,
      O => \A_mantissa[19]_i_9_n_0\
    );
\A_mantissa[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \A_mantissa[1]_i_2_n_0\,
      I1 => \A_mantissa_reg[24]_i_5_n_3\,
      I2 => \A_mantissa[1]_i_3__0_n_0\,
      I3 => state(0),
      I4 => A_sgn_reg_0(1),
      O => A_mantissa(1)
    );
\A_mantissa[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(6),
      I2 => \A_mantissa_reg_n_0_[1]\,
      I3 => A_mantissa60(5),
      I4 => \A_mantissa[1]_i_4_n_0\,
      O => \A_mantissa[1]_i_2_n_0\
    );
\A_mantissa[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => A_mantissa60(6),
      I1 => A_mantissa60(4),
      I2 => \A_mantissa[17]_i_5__0_n_0\,
      I3 => A_mantissa60(5),
      I4 => A_mantissa60(7),
      O => \A_mantissa[1]_i_3__0_n_0\
    );
\A_mantissa[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \A_mantissa[1]_i_5__0_n_0\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa[17]_i_7__0_n_0\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[17]_i_6_n_0\,
      O => \A_mantissa[1]_i_4_n_0\
    );
\A_mantissa[1]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => \A_mantissa_reg_n_0_[1]\,
      I2 => A_mantissa60(2),
      O => \A_mantissa[1]_i_5__0_n_0\
    );
\A_mantissa[20]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[2]\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => A_mantissa60(2),
      O => \A_mantissa[20]_i_10__0_n_0\
    );
\A_mantissa[20]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[22]\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => A_mantissa60(2),
      I4 => \A_mantissa_reg_n_0_[20]\,
      O => \A_mantissa[20]_i_11_n_0\
    );
\A_mantissa[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \A_mantissa[20]_i_2__0_n_0\,
      I1 => \A_mantissa_reg[24]_i_5_n_3\,
      I2 => \A_mantissa[20]_i_3__0_n_0\,
      I3 => A_mantissa60(7),
      I4 => state(0),
      I5 => A_sgn_reg_0(20),
      O => A_mantissa(20)
    );
\A_mantissa[20]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(6),
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => A_mantissa60(5),
      I4 => \A_mantissa[20]_i_4__0_n_0\,
      O => \A_mantissa[20]_i_2__0_n_0\
    );
\A_mantissa[20]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80808000000000"
    )
        port map (
      I0 => A_mantissa60(5),
      I1 => \A_mantissa[20]_i_5__0_n_0\,
      I2 => A_mantissa60(4),
      I3 => \A_mantissa[20]_i_6__0_n_0\,
      I4 => A_mantissa60(3),
      I5 => A_mantissa60(6),
      O => \A_mantissa[20]_i_3__0_n_0\
    );
\A_mantissa[20]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C800C80000FF0000"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => \A_mantissa_reg_n_0_[20]\,
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[20]_i_7__0_n_0\,
      I5 => A_mantissa60(3),
      O => \A_mantissa[20]_i_4__0_n_0\
    );
\A_mantissa[20]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[21]_i_14_n_0\,
      I1 => \A_mantissa[20]_i_8__0_n_0\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[21]_i_15_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[20]_i_9__0_n_0\,
      O => \A_mantissa[20]_i_5__0_n_0\
    );
\A_mantissa[20]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB8000000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[3]\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa_reg_n_0_[1]\,
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[20]_i_10__0_n_0\,
      O => \A_mantissa[20]_i_6__0_n_0\
    );
\A_mantissa[20]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[20]_i_11_n_0\,
      O => \A_mantissa[20]_i_7__0_n_0\
    );
\A_mantissa[20]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[18]\,
      I1 => \A_mantissa_reg_n_0_[14]\,
      I2 => A_mantissa60(1),
      I3 => \A_mantissa_reg_n_0_[16]\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa_reg_n_0_[12]\,
      O => \A_mantissa[20]_i_8__0_n_0\
    );
\A_mantissa[20]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[10]\,
      I1 => \A_mantissa_reg_n_0_[6]\,
      I2 => A_mantissa60(1),
      I3 => \A_mantissa_reg_n_0_[8]\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa_reg_n_0_[4]\,
      O => \A_mantissa[20]_i_9__0_n_0\
    );
\A_mantissa[21]_i_10__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      O => \A_mantissa[21]_i_10__3_n_0\
    );
\A_mantissa[21]_i_11__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(5),
      I1 => \A_exp__0\(5),
      O => \A_mantissa[21]_i_11__3_n_0\
    );
\A_mantissa[21]_i_12__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      O => \A_mantissa[21]_i_12__3_n_0\
    );
\A_mantissa[21]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[21]_i_20_n_0\,
      O => \A_mantissa[21]_i_13_n_0\
    );
\A_mantissa[21]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[19]\,
      I1 => \A_mantissa_reg_n_0_[15]\,
      I2 => A_mantissa60(1),
      I3 => \A_mantissa_reg_n_0_[17]\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa_reg_n_0_[13]\,
      O => \A_mantissa[21]_i_14_n_0\
    );
\A_mantissa[21]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[11]\,
      I1 => \A_mantissa_reg_n_0_[7]\,
      I2 => A_mantissa60(1),
      I3 => \A_mantissa_reg_n_0_[9]\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa_reg_n_0_[5]\,
      O => \A_mantissa[21]_i_15_n_0\
    );
\A_mantissa[21]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(3),
      I1 => \A_exp__0\(3),
      O => \A_mantissa[21]_i_16_n_0\
    );
\A_mantissa[21]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      O => \A_mantissa[21]_i_17_n_0\
    );
\A_mantissa[21]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(1),
      I1 => \A_exp__0\(1),
      O => \A_mantissa[21]_i_18_n_0\
    );
\A_mantissa[21]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      O => \A_mantissa[21]_i_19_n_0\
    );
\A_mantissa[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \A_mantissa[21]_i_2__0_n_0\,
      I1 => \A_mantissa_reg[24]_i_5_n_3\,
      I2 => \A_mantissa[21]_i_3__0_n_0\,
      I3 => A_mantissa60(7),
      I4 => state(0),
      I5 => A_sgn_reg_0(21),
      O => A_mantissa(21)
    );
\A_mantissa[21]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => A_mantissa60(2),
      O => \A_mantissa[21]_i_20_n_0\
    );
\A_mantissa[21]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(6),
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => A_mantissa60(5),
      I4 => \A_mantissa[21]_i_5__0_n_0\,
      O => \A_mantissa[21]_i_2__0_n_0\
    );
\A_mantissa[21]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80808000000000"
    )
        port map (
      I0 => A_mantissa60(5),
      I1 => \A_mantissa[21]_i_6__0_n_0\,
      I2 => A_mantissa60(4),
      I3 => \A_mantissa[21]_i_7__0_n_0\,
      I4 => A_mantissa60(3),
      I5 => A_mantissa60(6),
      O => \A_mantissa[21]_i_3__0_n_0\
    );
\A_mantissa[21]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C800C80000FF0000"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => \A_mantissa_reg_n_0_[21]\,
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[21]_i_13_n_0\,
      I5 => A_mantissa60(3),
      O => \A_mantissa[21]_i_5__0_n_0\
    );
\A_mantissa[21]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[22]_i_11_n_0\,
      I1 => \A_mantissa[21]_i_14_n_0\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[22]_i_13__0_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[21]_i_15_n_0\,
      O => \A_mantissa[21]_i_6__0_n_0\
    );
\A_mantissa[21]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888888888"
    )
        port map (
      I0 => \A_mantissa[22]_i_8__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa_reg_n_0_[3]\,
      I3 => A_mantissa60(1),
      I4 => \A_mantissa_reg_n_0_[1]\,
      I5 => A_mantissa60(2),
      O => \A_mantissa[21]_i_7__0_n_0\
    );
\A_mantissa[21]_i_9__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(7),
      I1 => \A_exp__0\(7),
      O => \A_mantissa[21]_i_9__3_n_0\
    );
\A_mantissa[22]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => \A_mantissa_reg_n_0_[17]\,
      I2 => A_mantissa60(1),
      I3 => \A_mantissa_reg_n_0_[19]\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa_reg_n_0_[15]\,
      O => \A_mantissa[22]_i_10__0_n_0\
    );
\A_mantissa[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[20]\,
      I1 => \A_mantissa_reg_n_0_[16]\,
      I2 => A_mantissa60(1),
      I3 => \A_mantissa_reg_n_0_[18]\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa_reg_n_0_[14]\,
      O => \A_mantissa[22]_i_11_n_0\
    );
\A_mantissa[22]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[13]\,
      I1 => \A_mantissa_reg_n_0_[9]\,
      I2 => A_mantissa60(1),
      I3 => \A_mantissa_reg_n_0_[11]\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa_reg_n_0_[7]\,
      O => \A_mantissa[22]_i_12__0_n_0\
    );
\A_mantissa[22]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[12]\,
      I1 => \A_mantissa_reg_n_0_[8]\,
      I2 => A_mantissa60(1),
      I3 => \A_mantissa_reg_n_0_[10]\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa_reg_n_0_[6]\,
      O => \A_mantissa[22]_i_13__0_n_0\
    );
\A_mantissa[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \A_mantissa[22]_i_2__0_n_0\,
      I1 => \A_mantissa_reg[24]_i_5_n_3\,
      I2 => \A_mantissa[22]_i_3__0_n_0\,
      I3 => state(0),
      I4 => A_sgn_reg_0(22),
      O => A_mantissa(22)
    );
\A_mantissa[22]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(6),
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => A_mantissa60(5),
      I4 => \A_mantissa[22]_i_4__0_n_0\,
      O => \A_mantissa[22]_i_2__0_n_0\
    );
\A_mantissa[22]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => A_mantissa60(6),
      I1 => \A_mantissa[22]_i_5__0_n_0\,
      I2 => A_mantissa60(4),
      I3 => \A_mantissa[22]_i_6__0_n_0\,
      I4 => A_mantissa60(5),
      I5 => A_mantissa60(7),
      O => \A_mantissa[22]_i_3__0_n_0\
    );
\A_mantissa[22]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C800C80000FF0000"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => \A_mantissa_reg_n_0_[22]\,
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[22]_i_7__0_n_0\,
      I5 => A_mantissa60(3),
      O => \A_mantissa[22]_i_4__0_n_0\
    );
\A_mantissa[22]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \A_mantissa[22]_i_8__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[22]_i_9_n_0\,
      I3 => A_mantissa60(3),
      O => \A_mantissa[22]_i_5__0_n_0\
    );
\A_mantissa[22]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[22]_i_10__0_n_0\,
      I1 => \A_mantissa[22]_i_11_n_0\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[22]_i_12__0_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[22]_i_13__0_n_0\,
      O => \A_mantissa[22]_i_6__0_n_0\
    );
\A_mantissa[22]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => A_mantissa60(1),
      I4 => \A_mantissa_reg_n_0_[22]\,
      I5 => A_mantissa60(2),
      O => \A_mantissa[22]_i_7__0_n_0\
    );
\A_mantissa[22]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[4]\,
      I1 => \A_mantissa_reg_n_0_[0]\,
      I2 => A_mantissa60(1),
      I3 => \A_mantissa_reg_n_0_[2]\,
      I4 => A_mantissa60(2),
      O => \A_mantissa[22]_i_8__0_n_0\
    );
\A_mantissa[22]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[5]\,
      I1 => \A_mantissa_reg_n_0_[1]\,
      I2 => A_mantissa60(1),
      I3 => \A_mantissa_reg_n_0_[3]\,
      I4 => A_mantissa60(2),
      O => \A_mantissa[22]_i_9_n_0\
    );
\A_mantissa[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFFFFAAAAAAAA"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => \A_mantissa[23]_i_2__0_n_0\,
      I2 => \A_mantissa_reg[24]_i_5_n_3\,
      I3 => \A_mantissa[23]_i_3__0_n_0\,
      I4 => state(0),
      I5 => \A_mantissa[24]_i_1__0_n_0\,
      O => \A_mantissa[23]_i_1__0_n_0\
    );
\A_mantissa[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => A_mantissa60(6),
      I1 => \A_mantissa[23]_i_4__0_n_0\,
      I2 => A_mantissa60(4),
      I3 => \A_mantissa[23]_i_5__0_n_0\,
      I4 => A_mantissa60(5),
      I5 => A_mantissa60(7),
      O => \A_mantissa[23]_i_2__0_n_0\
    );
\A_mantissa[23]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(6),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => A_mantissa60(5),
      I4 => \A_mantissa[23]_i_6_n_0\,
      O => \A_mantissa[23]_i_3__0_n_0\
    );
\A_mantissa[23]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \A_mantissa[22]_i_9_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[24]_i_20_n_0\,
      I3 => A_mantissa60(3),
      O => \A_mantissa[23]_i_4__0_n_0\
    );
\A_mantissa[23]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[24]_i_23_n_0\,
      I1 => \A_mantissa[22]_i_10__0_n_0\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[24]_i_25__0_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[22]_i_12__0_n_0\,
      O => \A_mantissa[23]_i_5__0_n_0\
    );
\A_mantissa[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C800C80000FF0000"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => \A_mantissa_reg_n_0_[23]\,
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[15]_i_8__0_n_0\,
      I5 => A_mantissa60(3),
      O => \A_mantissa[23]_i_6_n_0\
    );
\A_mantissa[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[24]_i_22_n_0\,
      I1 => \A_mantissa[24]_i_23_n_0\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[24]_i_24__0_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[24]_i_25__0_n_0\,
      O => \A_mantissa[24]_i_10_n_0\
    );
\A_mantissa[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00A00000000100"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(2),
      I3 => \A_mantissa_reg_n_0_[24]\,
      I4 => A_mantissa60(1),
      I5 => A_mantissa60(3),
      O => \A_mantissa[24]_i_11_n_0\
    );
\A_mantissa[24]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \A_exp__0\(6),
      I1 => B_exp(6),
      I2 => B_exp(7),
      I3 => \A_exp__0\(7),
      O => \A_mantissa[24]_i_12_n_0\
    );
\A_mantissa[24]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \A_exp__0\(4),
      I1 => B_exp(4),
      I2 => B_exp(5),
      I3 => \A_exp__0\(5),
      O => \A_mantissa[24]_i_13__0_n_0\
    );
\A_mantissa[24]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \A_exp__0\(2),
      I1 => B_exp(2),
      I2 => B_exp(3),
      I3 => \A_exp__0\(3),
      O => \A_mantissa[24]_i_14__0_n_0\
    );
\A_mantissa[24]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \A_exp__0\(0),
      I1 => B_exp(0),
      I2 => B_exp(1),
      I3 => \A_exp__0\(1),
      O => \A_mantissa[24]_i_15__0_n_0\
    );
\A_mantissa[24]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => B_exp(6),
      I1 => B_exp(7),
      I2 => \A_exp__0\(7),
      I3 => \A_exp__0\(6),
      O => \A_mantissa[24]_i_16__0_n_0\
    );
\A_mantissa[24]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => B_exp(4),
      I1 => B_exp(5),
      I2 => \A_exp__0\(5),
      I3 => \A_exp__0\(4),
      O => \A_mantissa[24]_i_17__0_n_0\
    );
\A_mantissa[24]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => B_exp(2),
      I1 => B_exp(3),
      I2 => \A_exp__0\(3),
      I3 => \A_exp__0\(2),
      O => \A_mantissa[24]_i_18__0_n_0\
    );
\A_mantissa[24]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => B_exp(0),
      I1 => B_exp(1),
      I2 => \A_exp__0\(1),
      I3 => \A_exp__0\(0),
      O => \A_mantissa[24]_i_19__0_n_0\
    );
\A_mantissa[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => state(2),
      I1 => \A_mantissa[24]_i_3__0_n_0\,
      I2 => rst,
      O => \A_mantissa[24]_i_1__0_n_0\
    );
\A_mantissa[24]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[6]\,
      I1 => \A_mantissa_reg_n_0_[2]\,
      I2 => A_mantissa60(1),
      I3 => \A_mantissa_reg_n_0_[4]\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa_reg_n_0_[0]\,
      O => \A_mantissa[24]_i_20_n_0\
    );
\A_mantissa[24]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[7]\,
      I1 => \A_mantissa_reg_n_0_[3]\,
      I2 => A_mantissa60(1),
      I3 => \A_mantissa_reg_n_0_[5]\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa_reg_n_0_[1]\,
      O => \A_mantissa[24]_i_21_n_0\
    );
\A_mantissa[24]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => \A_mantissa_reg_n_0_[19]\,
      I2 => A_mantissa60(1),
      I3 => \A_mantissa_reg_n_0_[21]\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa_reg_n_0_[17]\,
      O => \A_mantissa[24]_i_22_n_0\
    );
\A_mantissa[24]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[22]\,
      I1 => \A_mantissa_reg_n_0_[18]\,
      I2 => A_mantissa60(1),
      I3 => \A_mantissa_reg_n_0_[20]\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa_reg_n_0_[16]\,
      O => \A_mantissa[24]_i_23_n_0\
    );
\A_mantissa[24]_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => \A_mantissa_reg_n_0_[11]\,
      I2 => A_mantissa60(1),
      I3 => \A_mantissa_reg_n_0_[13]\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa_reg_n_0_[9]\,
      O => \A_mantissa[24]_i_24__0_n_0\
    );
\A_mantissa[24]_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[14]\,
      I1 => \A_mantissa_reg_n_0_[10]\,
      I2 => A_mantissa60(1),
      I3 => \A_mantissa_reg_n_0_[12]\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa_reg_n_0_[8]\,
      O => \A_mantissa[24]_i_25__0_n_0\
    );
\A_mantissa[24]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \A_mantissa[24]_i_4__0_n_0\,
      I1 => \A_mantissa_reg[24]_i_5_n_3\,
      I2 => \A_mantissa[24]_i_6__0_n_0\,
      I3 => state(0),
      O => A_mantissa(24)
    );
\A_mantissa[24]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E222222"
    )
        port map (
      I0 => Q(0),
      I1 => state(0),
      I2 => \sum_mantissa_reg[24]_i_5_n_0\,
      I3 => \A_mantissa[24]_i_7__0_n_0\,
      I4 => A_mantissa11_in,
      I5 => state(1),
      O => \A_mantissa[24]_i_3__0_n_0\
    );
\A_mantissa[24]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => A_mantissa60(6),
      I1 => \A_mantissa[24]_i_9_n_0\,
      I2 => A_mantissa60(4),
      I3 => \A_mantissa[24]_i_10_n_0\,
      I4 => A_mantissa60(5),
      I5 => A_mantissa60(7),
      O => \A_mantissa[24]_i_4__0_n_0\
    );
\A_mantissa[24]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(6),
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => A_mantissa60(5),
      I4 => \A_mantissa[24]_i_11_n_0\,
      O => \A_mantissa[24]_i_6__0_n_0\
    );
\A_mantissa[24]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000111FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(5),
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(6),
      I5 => \A_mantissa_reg[24]_i_5_n_3\,
      O => \A_mantissa[24]_i_7__0_n_0\
    );
\A_mantissa[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \A_mantissa[24]_i_20_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[24]_i_21_n_0\,
      I3 => A_mantissa60(3),
      O => \A_mantissa[24]_i_9_n_0\
    );
\A_mantissa[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \A_mantissa[2]_i_2__0_n_0\,
      I1 => \A_mantissa_reg[24]_i_5_n_3\,
      I2 => \A_mantissa[2]_i_3__0_n_0\,
      I3 => state(0),
      I4 => A_sgn_reg_0(2),
      O => A_mantissa(2)
    );
\A_mantissa[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(6),
      I2 => \A_mantissa_reg_n_0_[2]\,
      I3 => A_mantissa60(5),
      I4 => \A_mantissa[2]_i_4__0_n_0\,
      O => \A_mantissa[2]_i_2__0_n_0\
    );
\A_mantissa[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => A_mantissa60(6),
      I1 => A_mantissa60(4),
      I2 => \A_mantissa[18]_i_5__0_n_0\,
      I3 => A_mantissa60(5),
      I4 => A_mantissa60(7),
      O => \A_mantissa[2]_i_3__0_n_0\
    );
\A_mantissa[2]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \A_mantissa[2]_i_5__0_n_0\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa[18]_i_7_n_0\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[18]_i_6__0_n_0\,
      O => \A_mantissa[2]_i_4__0_n_0\
    );
\A_mantissa[2]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => \A_mantissa_reg_n_0_[2]\,
      I2 => A_mantissa60(2),
      O => \A_mantissa[2]_i_5__0_n_0\
    );
\A_mantissa[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \A_mantissa[3]_i_2__0_n_0\,
      I1 => \A_mantissa_reg[24]_i_5_n_3\,
      I2 => \A_mantissa[3]_i_3__0_n_0\,
      I3 => state(0),
      I4 => A_sgn_reg_0(3),
      O => A_mantissa(3)
    );
\A_mantissa[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(6),
      I2 => \A_mantissa_reg_n_0_[3]\,
      I3 => A_mantissa60(5),
      I4 => \A_mantissa[3]_i_4_n_0\,
      O => \A_mantissa[3]_i_2__0_n_0\
    );
\A_mantissa[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => A_mantissa60(6),
      I1 => A_mantissa60(4),
      I2 => \A_mantissa[19]_i_6__0_n_0\,
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(5),
      I5 => A_mantissa60(7),
      O => \A_mantissa[3]_i_3__0_n_0\
    );
\A_mantissa[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \A_mantissa[3]_i_5__0_n_0\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa[19]_i_7__0_n_0\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[19]_i_5__0_n_0\,
      O => \A_mantissa[3]_i_4_n_0\
    );
\A_mantissa[3]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => \A_mantissa_reg_n_0_[3]\,
      I2 => A_mantissa60(2),
      O => \A_mantissa[3]_i_5__0_n_0\
    );
\A_mantissa[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \A_mantissa[4]_i_2__0_n_0\,
      I1 => \A_mantissa_reg[24]_i_5_n_3\,
      I2 => \A_mantissa[4]_i_3__0_n_0\,
      I3 => state(0),
      I4 => A_sgn_reg_0(4),
      O => A_mantissa(4)
    );
\A_mantissa[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(6),
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => A_mantissa60(5),
      I4 => \A_mantissa[4]_i_4__0_n_0\,
      O => \A_mantissa[4]_i_2__0_n_0\
    );
\A_mantissa[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => A_mantissa60(6),
      I1 => A_mantissa60(4),
      I2 => \A_mantissa[20]_i_6__0_n_0\,
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(5),
      I5 => A_mantissa60(7),
      O => \A_mantissa[4]_i_3__0_n_0\
    );
\A_mantissa[4]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \A_mantissa[4]_i_5__0_n_0\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa[20]_i_7__0_n_0\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[20]_i_5__0_n_0\,
      O => \A_mantissa[4]_i_4__0_n_0\
    );
\A_mantissa[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => \A_mantissa_reg_n_0_[4]\,
      I2 => A_mantissa60(2),
      O => \A_mantissa[4]_i_5__0_n_0\
    );
\A_mantissa[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \A_mantissa[5]_i_2__0_n_0\,
      I1 => \A_mantissa_reg[24]_i_5_n_3\,
      I2 => \A_mantissa[5]_i_3__0_n_0\,
      I3 => state(0),
      I4 => A_sgn_reg_0(5),
      O => A_mantissa(5)
    );
\A_mantissa[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(6),
      I2 => \A_mantissa_reg_n_0_[5]\,
      I3 => A_mantissa60(5),
      I4 => \A_mantissa[5]_i_4_n_0\,
      O => \A_mantissa[5]_i_2__0_n_0\
    );
\A_mantissa[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => A_mantissa60(6),
      I1 => A_mantissa60(4),
      I2 => \A_mantissa[21]_i_7__0_n_0\,
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(5),
      I5 => A_mantissa60(7),
      O => \A_mantissa[5]_i_3__0_n_0\
    );
\A_mantissa[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \A_mantissa[5]_i_5__0_n_0\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa[21]_i_13_n_0\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[21]_i_6__0_n_0\,
      O => \A_mantissa[5]_i_4_n_0\
    );
\A_mantissa[5]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => \A_mantissa_reg_n_0_[5]\,
      I2 => A_mantissa60(2),
      O => \A_mantissa[5]_i_5__0_n_0\
    );
\A_mantissa[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[6]_i_2__0_n_0\,
      I1 => state(0),
      I2 => A_sgn_reg_0(6),
      O => A_mantissa(6)
    );
\A_mantissa[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[6]\,
      I1 => A_mantissa60(7),
      I2 => \A_mantissa[6]_i_3__0_n_0\,
      I3 => \A_mantissa_reg[24]_i_5_n_3\,
      I4 => \A_mantissa[6]_i_4_n_0\,
      O => \A_mantissa[6]_i_2__0_n_0\
    );
\A_mantissa[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => A_mantissa60(6),
      I1 => \A_mantissa_reg_n_0_[6]\,
      I2 => A_mantissa60(5),
      I3 => \A_mantissa[6]_i_5__0_n_0\,
      I4 => A_mantissa60(4),
      I5 => \A_mantissa[22]_i_6__0_n_0\,
      O => \A_mantissa[6]_i_3__0_n_0\
    );
\A_mantissa[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => A_mantissa60(6),
      I1 => A_mantissa60(4),
      I2 => \A_mantissa[22]_i_5__0_n_0\,
      I3 => A_mantissa60(5),
      I4 => A_mantissa60(7),
      O => \A_mantissa[6]_i_4_n_0\
    );
\A_mantissa[6]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => \A_mantissa_reg_n_0_[6]\,
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[22]_i_7__0_n_0\,
      O => \A_mantissa[6]_i_5__0_n_0\
    );
\A_mantissa[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[7]_i_2__0_n_0\,
      I1 => state(0),
      I2 => A_sgn_reg_0(7),
      O => A_mantissa(7)
    );
\A_mantissa[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[7]\,
      I1 => A_mantissa60(7),
      I2 => \A_mantissa[7]_i_3__0_n_0\,
      I3 => \A_mantissa_reg[24]_i_5_n_3\,
      I4 => \A_mantissa[7]_i_4_n_0\,
      O => \A_mantissa[7]_i_2__0_n_0\
    );
\A_mantissa[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => A_mantissa60(6),
      I1 => \A_mantissa_reg_n_0_[7]\,
      I2 => A_mantissa60(5),
      I3 => \A_mantissa[7]_i_5__0_n_0\,
      I4 => A_mantissa60(4),
      I5 => \A_mantissa[23]_i_5__0_n_0\,
      O => \A_mantissa[7]_i_3__0_n_0\
    );
\A_mantissa[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => A_mantissa60(6),
      I1 => A_mantissa60(4),
      I2 => \A_mantissa[23]_i_4__0_n_0\,
      I3 => A_mantissa60(5),
      I4 => A_mantissa60(7),
      O => \A_mantissa[7]_i_4_n_0\
    );
\A_mantissa[7]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => \A_mantissa_reg_n_0_[7]\,
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[15]_i_8__0_n_0\,
      O => \A_mantissa[7]_i_5__0_n_0\
    );
\A_mantissa[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[8]_i_2__0_n_0\,
      I1 => state(0),
      I2 => A_sgn_reg_0(8),
      O => A_mantissa(8)
    );
\A_mantissa[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[8]\,
      I1 => A_mantissa60(7),
      I2 => \A_mantissa[8]_i_3_n_0\,
      I3 => \A_mantissa_reg[24]_i_5_n_3\,
      I4 => \A_mantissa[8]_i_4__0_n_0\,
      O => \A_mantissa[8]_i_2__0_n_0\
    );
\A_mantissa[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => A_mantissa60(6),
      I1 => \A_mantissa_reg_n_0_[8]\,
      I2 => A_mantissa60(5),
      I3 => \A_mantissa[8]_i_5__0_n_0\,
      I4 => A_mantissa60(4),
      I5 => \A_mantissa[24]_i_10_n_0\,
      O => \A_mantissa[8]_i_3_n_0\
    );
\A_mantissa[8]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => A_mantissa60(6),
      I1 => A_mantissa60(4),
      I2 => \A_mantissa[24]_i_9_n_0\,
      I3 => A_mantissa60(5),
      I4 => A_mantissa60(7),
      O => \A_mantissa[8]_i_4__0_n_0\
    );
\A_mantissa[8]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808088888380"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[8]\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa_reg_n_0_[24]\,
      I4 => A_mantissa60(2),
      I5 => A_mantissa60(0),
      O => \A_mantissa[8]_i_5__0_n_0\
    );
\A_mantissa[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \A_mantissa[9]_i_2__0_n_0\,
      I1 => \A_mantissa_reg[24]_i_5_n_3\,
      I2 => \A_mantissa[9]_i_3__0_n_0\,
      I3 => A_mantissa60(7),
      I4 => state(0),
      I5 => A_sgn_reg_0(9),
      O => A_mantissa(9)
    );
\A_mantissa[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(6),
      I2 => \A_mantissa_reg_n_0_[9]\,
      I3 => A_mantissa60(5),
      I4 => \A_mantissa[9]_i_4_n_0\,
      O => \A_mantissa[9]_i_2__0_n_0\
    );
\A_mantissa[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => A_mantissa60(5),
      I1 => \A_mantissa[9]_i_5_n_0\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[9]_i_6__0_n_0\,
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(6),
      O => \A_mantissa[9]_i_3__0_n_0\
    );
\A_mantissa[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \A_mantissa[9]_i_7__0_n_0\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa[17]_i_7__0_n_0\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[9]_i_8__0_n_0\,
      O => \A_mantissa[9]_i_4_n_0\
    );
\A_mantissa[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => \A_mantissa_reg_n_0_[0]\,
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      O => \A_mantissa[9]_i_5_n_0\
    );
\A_mantissa[9]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[18]_i_9_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[24]_i_21_n_0\,
      O => \A_mantissa[9]_i_6__0_n_0\
    );
\A_mantissa[9]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C800"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => \A_mantissa_reg_n_0_[9]\,
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      O => \A_mantissa[9]_i_7__0_n_0\
    );
\A_mantissa[9]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[18]_i_8__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[24]_i_24__0_n_0\,
      O => \A_mantissa[9]_i_8__0_n_0\
    );
\A_mantissa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(0),
      Q => \A_mantissa_reg_n_0_[0]\,
      R => '0'
    );
\A_mantissa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(10),
      Q => \A_mantissa_reg_n_0_[10]\,
      R => '0'
    );
\A_mantissa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(11),
      Q => \A_mantissa_reg_n_0_[11]\,
      R => '0'
    );
\A_mantissa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(12),
      Q => \A_mantissa_reg_n_0_[12]\,
      R => '0'
    );
\A_mantissa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(13),
      Q => \A_mantissa_reg_n_0_[13]\,
      R => '0'
    );
\A_mantissa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(14),
      Q => \A_mantissa_reg_n_0_[14]\,
      R => '0'
    );
\A_mantissa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(15),
      Q => \A_mantissa_reg_n_0_[15]\,
      R => '0'
    );
\A_mantissa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(16),
      Q => \A_mantissa_reg_n_0_[16]\,
      R => '0'
    );
\A_mantissa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(17),
      Q => \A_mantissa_reg_n_0_[17]\,
      R => '0'
    );
\A_mantissa_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(18),
      Q => \A_mantissa_reg_n_0_[18]\,
      R => '0'
    );
\A_mantissa_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(19),
      Q => \A_mantissa_reg_n_0_[19]\,
      R => '0'
    );
\A_mantissa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(1),
      Q => \A_mantissa_reg_n_0_[1]\,
      R => '0'
    );
\A_mantissa_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(20),
      Q => \A_mantissa_reg_n_0_[20]\,
      R => '0'
    );
\A_mantissa_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(21),
      Q => \A_mantissa_reg_n_0_[21]\,
      R => '0'
    );
\A_mantissa_reg[21]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \A_mantissa_reg[21]_i_8_n_0\,
      CO(3) => \A_mantissa_reg[21]_i_4_n_0\,
      CO(2) => \A_mantissa_reg[21]_i_4_n_1\,
      CO(1) => \A_mantissa_reg[21]_i_4_n_2\,
      CO(0) => \A_mantissa_reg[21]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B_exp(7 downto 4),
      O(3 downto 0) => A_mantissa60(7 downto 4),
      S(3) => \A_mantissa[21]_i_9__3_n_0\,
      S(2) => \A_mantissa[21]_i_10__3_n_0\,
      S(1) => \A_mantissa[21]_i_11__3_n_0\,
      S(0) => \A_mantissa[21]_i_12__3_n_0\
    );
\A_mantissa_reg[21]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \A_mantissa_reg[21]_i_8_n_0\,
      CO(2) => \A_mantissa_reg[21]_i_8_n_1\,
      CO(1) => \A_mantissa_reg[21]_i_8_n_2\,
      CO(0) => \A_mantissa_reg[21]_i_8_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B_exp(3 downto 0),
      O(3 downto 0) => A_mantissa60(3 downto 0),
      S(3) => \A_mantissa[21]_i_16_n_0\,
      S(2) => \A_mantissa[21]_i_17_n_0\,
      S(1) => \A_mantissa[21]_i_18_n_0\,
      S(0) => \A_mantissa[21]_i_19_n_0\
    );
\A_mantissa_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(22),
      Q => \A_mantissa_reg_n_0_[22]\,
      R => '0'
    );
\A_mantissa_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \A_mantissa[23]_i_1__0_n_0\,
      Q => \A_mantissa_reg_n_0_[23]\,
      R => '0'
    );
\A_mantissa_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(24),
      Q => \A_mantissa_reg_n_0_[24]\,
      R => '0'
    );
\A_mantissa_reg[24]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \A_mantissa_reg[21]_i_4_n_0\,
      CO(3 downto 1) => \NLW_A_mantissa_reg[24]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \A_mantissa_reg[24]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_A_mantissa_reg[24]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\A_mantissa_reg[24]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => A_mantissa11_in,
      CO(2) => \A_mantissa_reg[24]_i_8_n_1\,
      CO(1) => \A_mantissa_reg[24]_i_8_n_2\,
      CO(0) => \A_mantissa_reg[24]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \A_mantissa[24]_i_12_n_0\,
      DI(2) => \A_mantissa[24]_i_13__0_n_0\,
      DI(1) => \A_mantissa[24]_i_14__0_n_0\,
      DI(0) => \A_mantissa[24]_i_15__0_n_0\,
      O(3 downto 0) => \NLW_A_mantissa_reg[24]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \A_mantissa[24]_i_16__0_n_0\,
      S(2) => \A_mantissa[24]_i_17__0_n_0\,
      S(1) => \A_mantissa[24]_i_18__0_n_0\,
      S(0) => \A_mantissa[24]_i_19__0_n_0\
    );
\A_mantissa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(2),
      Q => \A_mantissa_reg_n_0_[2]\,
      R => '0'
    );
\A_mantissa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(3),
      Q => \A_mantissa_reg_n_0_[3]\,
      R => '0'
    );
\A_mantissa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(4),
      Q => \A_mantissa_reg_n_0_[4]\,
      R => '0'
    );
\A_mantissa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(5),
      Q => \A_mantissa_reg_n_0_[5]\,
      R => '0'
    );
\A_mantissa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(6),
      Q => \A_mantissa_reg_n_0_[6]\,
      R => '0'
    );
\A_mantissa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(7),
      Q => \A_mantissa_reg_n_0_[7]\,
      R => '0'
    );
\A_mantissa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(8),
      Q => \A_mantissa_reg_n_0_[8]\,
      R => '0'
    );
\A_mantissa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__0_n_0\,
      D => A_mantissa(9),
      Q => \A_mantissa_reg_n_0_[9]\,
      R => '0'
    );
A_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(31),
      Q => A_sgn_reg_n_0,
      R => '0'
    );
\B_exp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => B_sgn_reg_0(23),
      Q => B_exp(0),
      R => '0'
    );
\B_exp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => B_sgn_reg_0(24),
      Q => B_exp(1),
      R => '0'
    );
\B_exp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => B_sgn_reg_0(25),
      Q => B_exp(2),
      R => '0'
    );
\B_exp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => B_sgn_reg_0(26),
      Q => B_exp(3),
      R => '0'
    );
\B_exp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => B_sgn_reg_0(27),
      Q => B_exp(4),
      R => '0'
    );
\B_exp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => B_sgn_reg_0(28),
      Q => B_exp(5),
      R => '0'
    );
\B_exp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => B_sgn_reg_0(29),
      Q => B_exp(6),
      R => '0'
    );
\B_exp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => B_sgn_reg_0(30),
      Q => B_exp(7),
      R => '0'
    );
\B_mantissa[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \B_mantissa[0]_i_2__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => B_sgn_reg_0(0),
      I3 => state(0),
      O => B_mantissa(0)
    );
\B_mantissa[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(6),
      I2 => \B_mantissa_reg_n_0_[0]\,
      I3 => B_mantissa60(5),
      I4 => \B_mantissa[0]_i_3_n_0\,
      O => \B_mantissa[0]_i_2__0_n_0\
    );
\B_mantissa[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_mantissa[0]_i_4__0_n_0\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa[16]_i_8__0_n_0\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[16]_i_5__0_n_0\,
      O => \B_mantissa[0]_i_3_n_0\
    );
\B_mantissa[0]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0D1F0C0"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(1),
      I2 => \B_mantissa_reg_n_0_[0]\,
      I3 => B_mantissa60(2),
      I4 => \B_mantissa_reg_n_0_[24]\,
      O => \B_mantissa[0]_i_4__0_n_0\
    );
\B_mantissa[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \B_mantissa[10]_i_2__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \B_mantissa[10]_i_3_n_0\,
      I3 => B_mantissa60(7),
      I4 => state(0),
      I5 => B_sgn_reg_0(10),
      O => B_mantissa(10)
    );
\B_mantissa[10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(6),
      I2 => \B_mantissa_reg_n_0_[10]\,
      I3 => B_mantissa60(5),
      I4 => \B_mantissa[10]_i_4_n_0\,
      O => \B_mantissa[10]_i_2__0_n_0\
    );
\B_mantissa[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => B_mantissa60(5),
      I1 => \B_mantissa[10]_i_5_n_0\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa[10]_i_6_n_0\,
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(6),
      O => \B_mantissa[10]_i_3_n_0\
    );
\B_mantissa[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_mantissa[10]_i_7__0_n_0\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[18]_i_7__0_n_0\,
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[10]_i_8_n_0\,
      O => \B_mantissa[10]_i_4_n_0\
    );
\B_mantissa[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0800000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(2),
      I3 => \B_mantissa_reg_n_0_[0]\,
      I4 => B_mantissa60(1),
      O => \B_mantissa[10]_i_5_n_0\
    );
\B_mantissa[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[19]_i_9_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[18]_i_9__0_n_0\,
      O => \B_mantissa[10]_i_6_n_0\
    );
\B_mantissa[10]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C800"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => \B_mantissa_reg_n_0_[10]\,
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(3),
      O => \B_mantissa[10]_i_7__0_n_0\
    );
\B_mantissa[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[19]_i_8__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[18]_i_8__0_n_0\,
      O => \B_mantissa[10]_i_8_n_0\
    );
\B_mantissa[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \B_mantissa[11]_i_2__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \B_mantissa[11]_i_3_n_0\,
      I3 => B_mantissa60(7),
      I4 => state(0),
      I5 => B_sgn_reg_0(11),
      O => B_mantissa(11)
    );
\B_mantissa[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(6),
      I2 => \B_mantissa_reg_n_0_[11]\,
      I3 => B_mantissa60(5),
      I4 => \B_mantissa[11]_i_4_n_0\,
      O => \B_mantissa[11]_i_2__0_n_0\
    );
\B_mantissa[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => B_mantissa60(5),
      I1 => \B_mantissa[19]_i_6__0_n_0\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa[11]_i_5_n_0\,
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(6),
      O => \B_mantissa[11]_i_3_n_0\
    );
\B_mantissa[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_mantissa[11]_i_6_n_0\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[19]_i_7__0_n_0\,
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[11]_i_7__0_n_0\,
      O => \B_mantissa[11]_i_4_n_0\
    );
\B_mantissa[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[20]_i_9__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[19]_i_9_n_0\,
      O => \B_mantissa[11]_i_5_n_0\
    );
\B_mantissa[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C800"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => \B_mantissa_reg_n_0_[11]\,
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(3),
      O => \B_mantissa[11]_i_6_n_0\
    );
\B_mantissa[11]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[20]_i_8__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[19]_i_8__0_n_0\,
      O => \B_mantissa[11]_i_7__0_n_0\
    );
\B_mantissa[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \B_mantissa[12]_i_2__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \B_mantissa[12]_i_3__0_n_0\,
      I3 => B_mantissa60(7),
      I4 => state(0),
      I5 => B_sgn_reg_0(12),
      O => B_mantissa(12)
    );
\B_mantissa[12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(6),
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => B_mantissa60(5),
      I4 => \B_mantissa[12]_i_4_n_0\,
      O => \B_mantissa[12]_i_2__0_n_0\
    );
\B_mantissa[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => B_mantissa60(5),
      I1 => \B_mantissa[20]_i_6__0_n_0\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa[12]_i_5__0_n_0\,
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(6),
      O => \B_mantissa[12]_i_3__0_n_0\
    );
\B_mantissa[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_mantissa[12]_i_6__0_n_0\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[20]_i_7__0_n_0\,
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[12]_i_7__0_n_0\,
      O => \B_mantissa[12]_i_4_n_0\
    );
\B_mantissa[12]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[21]_i_15_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[20]_i_9__0_n_0\,
      O => \B_mantissa[12]_i_5__0_n_0\
    );
\B_mantissa[12]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C800"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => \B_mantissa_reg_n_0_[12]\,
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(3),
      O => \B_mantissa[12]_i_6__0_n_0\
    );
\B_mantissa[12]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[21]_i_14__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[20]_i_8__0_n_0\,
      O => \B_mantissa[12]_i_7__0_n_0\
    );
\B_mantissa[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \B_mantissa[13]_i_2__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \B_mantissa[13]_i_3__0_n_0\,
      I3 => B_mantissa60(7),
      I4 => state(0),
      I5 => B_sgn_reg_0(13),
      O => B_mantissa(13)
    );
\B_mantissa[13]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(6),
      I2 => \B_mantissa_reg_n_0_[13]\,
      I3 => B_mantissa60(5),
      I4 => \B_mantissa[13]_i_4__0_n_0\,
      O => \B_mantissa[13]_i_2__0_n_0\
    );
\B_mantissa[13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => B_mantissa60(5),
      I1 => \B_mantissa[21]_i_7__0_n_0\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa[13]_i_5__0_n_0\,
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(6),
      O => \B_mantissa[13]_i_3__0_n_0\
    );
\B_mantissa[13]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_mantissa[13]_i_6__0_n_0\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[21]_i_13__0_n_0\,
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[13]_i_7__0_n_0\,
      O => \B_mantissa[13]_i_4__0_n_0\
    );
\B_mantissa[13]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[22]_i_10__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[21]_i_15_n_0\,
      O => \B_mantissa[13]_i_5__0_n_0\
    );
\B_mantissa[13]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C800"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => \B_mantissa_reg_n_0_[13]\,
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(3),
      O => \B_mantissa[13]_i_6__0_n_0\
    );
\B_mantissa[13]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[22]_i_9__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[21]_i_14__0_n_0\,
      O => \B_mantissa[13]_i_7__0_n_0\
    );
\B_mantissa[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \B_mantissa[14]_i_2__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \B_mantissa[14]_i_3__0_n_0\,
      I3 => B_mantissa60(7),
      I4 => state(0),
      I5 => B_sgn_reg_0(14),
      O => B_mantissa(14)
    );
\B_mantissa[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(6),
      I2 => \B_mantissa_reg_n_0_[14]\,
      I3 => B_mantissa60(5),
      I4 => \B_mantissa[14]_i_4__0_n_0\,
      O => \B_mantissa[14]_i_2__0_n_0\
    );
\B_mantissa[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => B_mantissa60(5),
      I1 => \B_mantissa[14]_i_5__0_n_0\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa[14]_i_6__0_n_0\,
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(6),
      O => \B_mantissa[14]_i_3__0_n_0\
    );
\B_mantissa[14]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_mantissa[14]_i_7_n_0\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[22]_i_7__0_n_0\,
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[14]_i_8_n_0\,
      O => \B_mantissa[14]_i_4__0_n_0\
    );
\B_mantissa[14]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[23]_i_8_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[22]_i_8_n_0\,
      O => \B_mantissa[14]_i_5__0_n_0\
    );
\B_mantissa[14]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[23]_i_10_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[22]_i_10__0_n_0\,
      O => \B_mantissa[14]_i_6__0_n_0\
    );
\B_mantissa[14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C800"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => \B_mantissa_reg_n_0_[14]\,
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(3),
      O => \B_mantissa[14]_i_7_n_0\
    );
\B_mantissa[14]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[23]_i_9_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[22]_i_9__0_n_0\,
      O => \B_mantissa[14]_i_8_n_0\
    );
\B_mantissa[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \B_mantissa[15]_i_2__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \B_mantissa[15]_i_3__0_n_0\,
      I3 => B_mantissa60(7),
      I4 => state(0),
      I5 => B_sgn_reg_0(15),
      O => B_mantissa(15)
    );
\B_mantissa[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(6),
      I2 => \B_mantissa_reg_n_0_[15]\,
      I3 => B_mantissa60(5),
      I4 => \B_mantissa[15]_i_4__0_n_0\,
      O => \B_mantissa[15]_i_2__0_n_0\
    );
\B_mantissa[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => B_mantissa60(5),
      I1 => \B_mantissa[15]_i_5__0_n_0\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa[15]_i_6__0_n_0\,
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(6),
      O => \B_mantissa[15]_i_3__0_n_0\
    );
\B_mantissa[15]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_mantissa[15]_i_7__0_n_0\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[23]_i_7_n_0\,
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[15]_i_8__0_n_0\,
      O => \B_mantissa[15]_i_4__0_n_0\
    );
\B_mantissa[15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[24]_i_11__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[23]_i_8_n_0\,
      O => \B_mantissa[15]_i_5__0_n_0\
    );
\B_mantissa[15]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[24]_i_16__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[23]_i_10_n_0\,
      O => \B_mantissa[15]_i_6__0_n_0\
    );
\B_mantissa[15]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C800"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => \B_mantissa_reg_n_0_[15]\,
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(3),
      O => \B_mantissa[15]_i_7__0_n_0\
    );
\B_mantissa[15]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[24]_i_14__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[23]_i_9_n_0\,
      O => \B_mantissa[15]_i_8__0_n_0\
    );
\B_mantissa[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_mantissa[16]_i_2__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \B_mantissa[16]_i_3__0_n_0\,
      I3 => state(0),
      I4 => B_sgn_reg_0(16),
      O => B_mantissa(16)
    );
\B_mantissa[16]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(6),
      I2 => \B_mantissa_reg_n_0_[16]\,
      I3 => B_mantissa60(5),
      I4 => \B_mantissa[16]_i_4__0_n_0\,
      O => \B_mantissa[16]_i_2__0_n_0\
    );
\B_mantissa[16]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => B_mantissa60(6),
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[16]_i_5__0_n_0\,
      I3 => B_mantissa60(5),
      I4 => B_mantissa60(7),
      O => \B_mantissa[16]_i_3__0_n_0\
    );
\B_mantissa[16]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_mantissa[16]_i_6__0_n_0\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[16]_i_7_n_0\,
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[16]_i_8__0_n_0\,
      O => \B_mantissa[16]_i_4__0_n_0\
    );
\B_mantissa[16]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[24]_i_15__0_n_0\,
      I1 => \B_mantissa[24]_i_16__0_n_0\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa[24]_i_12__0_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[24]_i_11__0_n_0\,
      O => \B_mantissa[16]_i_5__0_n_0\
    );
\B_mantissa[16]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C800"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => \B_mantissa_reg_n_0_[16]\,
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(3),
      O => \B_mantissa[16]_i_6__0_n_0\
    );
\B_mantissa[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => \B_mantissa_reg_n_0_[24]\,
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(0),
      O => \B_mantissa[16]_i_7_n_0\
    );
\B_mantissa[16]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[24]_i_14__0_n_0\,
      O => \B_mantissa[16]_i_8__0_n_0\
    );
\B_mantissa[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_mantissa[17]_i_2__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \B_mantissa[17]_i_3__0_n_0\,
      I3 => state(0),
      I4 => B_sgn_reg_0(17),
      O => B_mantissa(17)
    );
\B_mantissa[17]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(6),
      I2 => \B_mantissa_reg_n_0_[17]\,
      I3 => B_mantissa60(5),
      I4 => \B_mantissa[17]_i_4__0_n_0\,
      O => \B_mantissa[17]_i_2__0_n_0\
    );
\B_mantissa[17]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => B_mantissa60(6),
      I1 => \B_mantissa[17]_i_5__0_n_0\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa[17]_i_6_n_0\,
      I4 => B_mantissa60(5),
      I5 => B_mantissa60(7),
      O => \B_mantissa[17]_i_3__0_n_0\
    );
\B_mantissa[17]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C800C80000FF0000"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => \B_mantissa_reg_n_0_[17]\,
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[17]_i_7__0_n_0\,
      I5 => B_mantissa60(3),
      O => \B_mantissa[17]_i_4__0_n_0\
    );
\B_mantissa[17]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[0]\,
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(3),
      O => \B_mantissa[17]_i_5__0_n_0\
    );
\B_mantissa[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[18]_i_8__0_n_0\,
      I1 => \B_mantissa[24]_i_15__0_n_0\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa[18]_i_9__0_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[24]_i_12__0_n_0\,
      O => \B_mantissa[17]_i_6_n_0\
    );
\B_mantissa[17]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[18]_i_10_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[24]_i_13__0_n_0\,
      O => \B_mantissa[17]_i_7__0_n_0\
    );
\B_mantissa[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => \B_mantissa_reg_n_0_[20]\,
      I2 => B_mantissa60(1),
      I3 => \B_mantissa_reg_n_0_[22]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa_reg_n_0_[18]\,
      O => \B_mantissa[18]_i_10_n_0\
    );
\B_mantissa[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_mantissa[18]_i_2__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \B_mantissa[18]_i_3__0_n_0\,
      I3 => state(0),
      I4 => B_sgn_reg_0(18),
      O => B_mantissa(18)
    );
\B_mantissa[18]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(6),
      I2 => \B_mantissa_reg_n_0_[18]\,
      I3 => B_mantissa60(5),
      I4 => \B_mantissa[18]_i_4__0_n_0\,
      O => \B_mantissa[18]_i_2__0_n_0\
    );
\B_mantissa[18]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => B_mantissa60(6),
      I1 => \B_mantissa[18]_i_5__0_n_0\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa[18]_i_6__0_n_0\,
      I4 => B_mantissa60(5),
      I5 => B_mantissa60(7),
      O => \B_mantissa[18]_i_3__0_n_0\
    );
\B_mantissa[18]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C800C80000FF0000"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => \B_mantissa_reg_n_0_[18]\,
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[18]_i_7__0_n_0\,
      I5 => B_mantissa60(3),
      O => \B_mantissa[18]_i_4__0_n_0\
    );
\B_mantissa[18]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A080008000000000"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => \B_mantissa_reg_n_0_[0]\,
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa_reg_n_0_[1]\,
      I5 => B_mantissa60(3),
      O => \B_mantissa[18]_i_5__0_n_0\
    );
\B_mantissa[18]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[19]_i_8__0_n_0\,
      I1 => \B_mantissa[18]_i_8__0_n_0\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa[19]_i_9_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[18]_i_9__0_n_0\,
      O => \B_mantissa[18]_i_6__0_n_0\
    );
\B_mantissa[18]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[19]_i_10_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[18]_i_10_n_0\,
      O => \B_mantissa[18]_i_7__0_n_0\
    );
\B_mantissa[18]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[16]\,
      I1 => \B_mantissa_reg_n_0_[12]\,
      I2 => B_mantissa60(1),
      I3 => \B_mantissa_reg_n_0_[14]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa_reg_n_0_[10]\,
      O => \B_mantissa[18]_i_8__0_n_0\
    );
\B_mantissa[18]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => \B_mantissa_reg_n_0_[4]\,
      I2 => B_mantissa60(1),
      I3 => \B_mantissa_reg_n_0_[6]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa_reg_n_0_[2]\,
      O => \B_mantissa[18]_i_9__0_n_0\
    );
\B_mantissa[19]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa_reg_n_0_[23]\,
      I3 => B_mantissa60(2),
      I4 => \B_mantissa_reg_n_0_[19]\,
      O => \B_mantissa[19]_i_10_n_0\
    );
\B_mantissa[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \B_mantissa[19]_i_2__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \B_mantissa[19]_i_3_n_0\,
      I3 => B_mantissa60(7),
      I4 => state(0),
      I5 => B_sgn_reg_0(19),
      O => B_mantissa(19)
    );
\B_mantissa[19]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(6),
      I2 => \B_mantissa_reg_n_0_[19]\,
      I3 => B_mantissa60(5),
      I4 => \B_mantissa[19]_i_4__0_n_0\,
      O => \B_mantissa[19]_i_2__0_n_0\
    );
\B_mantissa[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80808000000000"
    )
        port map (
      I0 => B_mantissa60(5),
      I1 => \B_mantissa[19]_i_5__0_n_0\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa[19]_i_6__0_n_0\,
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(6),
      O => \B_mantissa[19]_i_3_n_0\
    );
\B_mantissa[19]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C800C80000FF0000"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => \B_mantissa_reg_n_0_[19]\,
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[19]_i_7__0_n_0\,
      I5 => B_mantissa60(3),
      O => \B_mantissa[19]_i_4__0_n_0\
    );
\B_mantissa[19]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[20]_i_8__0_n_0\,
      I1 => \B_mantissa[19]_i_8__0_n_0\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa[20]_i_9__0_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[19]_i_9_n_0\,
      O => \B_mantissa[19]_i_5__0_n_0\
    );
\B_mantissa[19]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF00A000C000C000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => \B_mantissa_reg_n_0_[0]\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(2),
      I4 => \B_mantissa_reg_n_0_[1]\,
      I5 => B_mantissa60(1),
      O => \B_mantissa[19]_i_6__0_n_0\
    );
\B_mantissa[19]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[20]_i_11_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[19]_i_10_n_0\,
      O => \B_mantissa[19]_i_7__0_n_0\
    );
\B_mantissa[19]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => \B_mantissa_reg_n_0_[13]\,
      I2 => B_mantissa60(1),
      I3 => \B_mantissa_reg_n_0_[15]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa_reg_n_0_[11]\,
      O => \B_mantissa[19]_i_8__0_n_0\
    );
\B_mantissa[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \B_mantissa_reg_n_0_[5]\,
      I2 => B_mantissa60(1),
      I3 => \B_mantissa_reg_n_0_[7]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa_reg_n_0_[3]\,
      O => \B_mantissa[19]_i_9_n_0\
    );
\B_mantissa[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_mantissa[1]_i_2__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \B_mantissa[1]_i_3__0_n_0\,
      I3 => state(0),
      I4 => B_sgn_reg_0(1),
      O => B_mantissa(1)
    );
\B_mantissa[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(6),
      I2 => \B_mantissa_reg_n_0_[1]\,
      I3 => B_mantissa60(5),
      I4 => \B_mantissa[1]_i_4__0_n_0\,
      O => \B_mantissa[1]_i_2__0_n_0\
    );
\B_mantissa[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => B_mantissa60(6),
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[17]_i_5__0_n_0\,
      I3 => B_mantissa60(5),
      I4 => B_mantissa60(7),
      O => \B_mantissa[1]_i_3__0_n_0\
    );
\B_mantissa[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_mantissa[1]_i_5_n_0\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa[17]_i_7__0_n_0\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[17]_i_6_n_0\,
      O => \B_mantissa[1]_i_4__0_n_0\
    );
\B_mantissa[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => \B_mantissa_reg_n_0_[1]\,
      I2 => B_mantissa60(2),
      O => \B_mantissa[1]_i_5_n_0\
    );
\B_mantissa[20]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa_reg_n_0_[0]\,
      I3 => B_mantissa60(2),
      O => \B_mantissa[20]_i_10_n_0\
    );
\B_mantissa[20]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa_reg_n_0_[24]\,
      I3 => B_mantissa60(2),
      I4 => \B_mantissa_reg_n_0_[20]\,
      O => \B_mantissa[20]_i_11_n_0\
    );
\B_mantissa[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \B_mantissa[20]_i_2__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \B_mantissa[20]_i_3__0_n_0\,
      I3 => B_mantissa60(7),
      I4 => state(0),
      I5 => B_sgn_reg_0(20),
      O => B_mantissa(20)
    );
\B_mantissa[20]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(6),
      I2 => \B_mantissa_reg_n_0_[20]\,
      I3 => B_mantissa60(5),
      I4 => \B_mantissa[20]_i_4__0_n_0\,
      O => \B_mantissa[20]_i_2__0_n_0\
    );
\B_mantissa[20]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80808000000000"
    )
        port map (
      I0 => B_mantissa60(5),
      I1 => \B_mantissa[20]_i_5__0_n_0\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa[20]_i_6__0_n_0\,
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(6),
      O => \B_mantissa[20]_i_3__0_n_0\
    );
\B_mantissa[20]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C800C80000FF0000"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => \B_mantissa_reg_n_0_[20]\,
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[20]_i_7__0_n_0\,
      I5 => B_mantissa60(3),
      O => \B_mantissa[20]_i_4__0_n_0\
    );
\B_mantissa[20]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[21]_i_14__0_n_0\,
      I1 => \B_mantissa[20]_i_8__0_n_0\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa[21]_i_15_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[20]_i_9__0_n_0\,
      O => \B_mantissa[20]_i_5__0_n_0\
    );
\B_mantissa[20]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB8000000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa_reg_n_0_[1]\,
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[20]_i_10_n_0\,
      O => \B_mantissa[20]_i_6__0_n_0\
    );
\B_mantissa[20]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa_reg_n_0_[21]\,
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[20]_i_11_n_0\,
      O => \B_mantissa[20]_i_7__0_n_0\
    );
\B_mantissa[20]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => \B_mantissa_reg_n_0_[14]\,
      I2 => B_mantissa60(1),
      I3 => \B_mantissa_reg_n_0_[16]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa_reg_n_0_[12]\,
      O => \B_mantissa[20]_i_8__0_n_0\
    );
\B_mantissa[20]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => \B_mantissa_reg_n_0_[6]\,
      I2 => B_mantissa60(1),
      I3 => \B_mantissa_reg_n_0_[8]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa_reg_n_0_[4]\,
      O => \B_mantissa[20]_i_9__0_n_0\
    );
\B_mantissa[21]_i_10__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(6),
      I1 => B_exp(6),
      O => \B_mantissa[21]_i_10__3_n_0\
    );
\B_mantissa[21]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(5),
      I1 => B_exp(5),
      O => \B_mantissa[21]_i_11__1_n_0\
    );
\B_mantissa[21]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(4),
      I1 => B_exp(4),
      O => \B_mantissa[21]_i_12__1_n_0\
    );
\B_mantissa[21]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa_reg_n_0_[22]\,
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[21]_i_20_n_0\,
      O => \B_mantissa[21]_i_13__0_n_0\
    );
\B_mantissa[21]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => \B_mantissa_reg_n_0_[15]\,
      I2 => B_mantissa60(1),
      I3 => \B_mantissa_reg_n_0_[17]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa_reg_n_0_[13]\,
      O => \B_mantissa[21]_i_14__0_n_0\
    );
\B_mantissa[21]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \B_mantissa_reg_n_0_[7]\,
      I2 => B_mantissa60(1),
      I3 => \B_mantissa_reg_n_0_[9]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa_reg_n_0_[5]\,
      O => \B_mantissa[21]_i_15_n_0\
    );
\B_mantissa[21]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(3),
      I1 => B_exp(3),
      O => \B_mantissa[21]_i_16_n_0\
    );
\B_mantissa[21]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(2),
      I1 => B_exp(2),
      O => \B_mantissa[21]_i_17_n_0\
    );
\B_mantissa[21]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(1),
      I1 => B_exp(1),
      O => \B_mantissa[21]_i_18_n_0\
    );
\B_mantissa[21]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(0),
      I1 => B_exp(0),
      O => \B_mantissa[21]_i_19_n_0\
    );
\B_mantissa[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \B_mantissa[21]_i_2__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \B_mantissa[21]_i_3_n_0\,
      I3 => B_mantissa60(7),
      I4 => state(0),
      I5 => B_sgn_reg_0(21),
      O => B_mantissa(21)
    );
\B_mantissa[21]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa_reg_n_0_[21]\,
      I3 => B_mantissa60(2),
      O => \B_mantissa[21]_i_20_n_0\
    );
\B_mantissa[21]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(6),
      I2 => \B_mantissa_reg_n_0_[21]\,
      I3 => B_mantissa60(5),
      I4 => \B_mantissa[21]_i_5__0_n_0\,
      O => \B_mantissa[21]_i_2__0_n_0\
    );
\B_mantissa[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80808000000000"
    )
        port map (
      I0 => B_mantissa60(5),
      I1 => \B_mantissa[21]_i_6__0_n_0\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa[21]_i_7__0_n_0\,
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(6),
      O => \B_mantissa[21]_i_3_n_0\
    );
\B_mantissa[21]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C800C80000FF0000"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => \B_mantissa_reg_n_0_[21]\,
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[21]_i_13__0_n_0\,
      I5 => B_mantissa60(3),
      O => \B_mantissa[21]_i_5__0_n_0\
    );
\B_mantissa[21]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[22]_i_9__0_n_0\,
      I1 => \B_mantissa[21]_i_14__0_n_0\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa[22]_i_10__0_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[21]_i_15_n_0\,
      O => \B_mantissa[21]_i_6__0_n_0\
    );
\B_mantissa[21]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888888888"
    )
        port map (
      I0 => \B_mantissa[22]_i_8_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa_reg_n_0_[3]\,
      I3 => B_mantissa60(1),
      I4 => \B_mantissa_reg_n_0_[1]\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[21]_i_7__0_n_0\
    );
\B_mantissa[21]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(7),
      I1 => B_exp(7),
      O => \B_mantissa[21]_i_9__2_n_0\
    );
\B_mantissa[22]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => \B_mantissa_reg_n_0_[8]\,
      I2 => B_mantissa60(1),
      I3 => \B_mantissa_reg_n_0_[10]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa_reg_n_0_[6]\,
      O => \B_mantissa[22]_i_10__0_n_0\
    );
\B_mantissa[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_mantissa[22]_i_2__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \B_mantissa[22]_i_3__0_n_0\,
      I3 => state(0),
      I4 => B_sgn_reg_0(22),
      O => B_mantissa(22)
    );
\B_mantissa[22]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(6),
      I2 => \B_mantissa_reg_n_0_[22]\,
      I3 => B_mantissa60(5),
      I4 => \B_mantissa[22]_i_4__0_n_0\,
      O => \B_mantissa[22]_i_2__0_n_0\
    );
\B_mantissa[22]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => B_mantissa60(6),
      I1 => \B_mantissa[22]_i_5__0_n_0\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa[22]_i_6__0_n_0\,
      I4 => B_mantissa60(5),
      I5 => B_mantissa60(7),
      O => \B_mantissa[22]_i_3__0_n_0\
    );
\B_mantissa[22]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C800C80000FF0000"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => \B_mantissa_reg_n_0_[22]\,
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[22]_i_7__0_n_0\,
      I5 => B_mantissa60(3),
      O => \B_mantissa[22]_i_4__0_n_0\
    );
\B_mantissa[22]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa[22]_i_8_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[23]_i_8_n_0\,
      I3 => B_mantissa60(3),
      O => \B_mantissa[22]_i_5__0_n_0\
    );
\B_mantissa[22]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[23]_i_9_n_0\,
      I1 => \B_mantissa[22]_i_9__0_n_0\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa[23]_i_10_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[22]_i_10__0_n_0\,
      O => \B_mantissa[22]_i_6__0_n_0\
    );
\B_mantissa[22]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa_reg_n_0_[24]\,
      I3 => B_mantissa60(1),
      I4 => \B_mantissa_reg_n_0_[22]\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[22]_i_7__0_n_0\
    );
\B_mantissa[22]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => \B_mantissa_reg_n_0_[0]\,
      I2 => B_mantissa60(1),
      I3 => \B_mantissa_reg_n_0_[2]\,
      I4 => B_mantissa60(2),
      O => \B_mantissa[22]_i_8_n_0\
    );
\B_mantissa[22]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => \B_mantissa_reg_n_0_[16]\,
      I2 => B_mantissa60(1),
      I3 => \B_mantissa_reg_n_0_[18]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa_reg_n_0_[14]\,
      O => \B_mantissa[22]_i_9__0_n_0\
    );
\B_mantissa[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => \B_mantissa_reg_n_0_[9]\,
      I2 => B_mantissa60(1),
      I3 => \B_mantissa_reg_n_0_[11]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa_reg_n_0_[7]\,
      O => \B_mantissa[23]_i_10_n_0\
    );
\B_mantissa[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \B_mantissa[23]_i_2__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \B_mantissa[23]_i_3__0_n_0\,
      I3 => state(0),
      O => B_mantissa(23)
    );
\B_mantissa[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0E2FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[23]_i_4__0_n_0\,
      I1 => B_mantissa60(5),
      I2 => \B_mantissa_reg_n_0_[23]\,
      I3 => B_mantissa60(6),
      I4 => B_mantissa60(7),
      I5 => state(0),
      O => \B_mantissa[23]_i_2__0_n_0\
    );
\B_mantissa[23]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => B_mantissa60(6),
      I1 => \B_mantissa[23]_i_5_n_0\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa[23]_i_6_n_0\,
      I4 => B_mantissa60(5),
      I5 => B_mantissa60(7),
      O => \B_mantissa[23]_i_3__0_n_0\
    );
\B_mantissa[23]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C800C80000FF0000"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => \B_mantissa_reg_n_0_[23]\,
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[23]_i_7_n_0\,
      I5 => B_mantissa60(3),
      O => \B_mantissa[23]_i_4__0_n_0\
    );
\B_mantissa[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa[23]_i_8_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[24]_i_11__0_n_0\,
      I3 => B_mantissa60(3),
      O => \B_mantissa[23]_i_5_n_0\
    );
\B_mantissa[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[24]_i_14__0_n_0\,
      I1 => \B_mantissa[23]_i_9_n_0\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa[24]_i_16__0_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[23]_i_10_n_0\,
      O => \B_mantissa[23]_i_6_n_0\
    );
\B_mantissa[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(2),
      I3 => \B_mantissa_reg_n_0_[23]\,
      I4 => B_mantissa60(1),
      O => \B_mantissa[23]_i_7_n_0\
    );
\B_mantissa[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \B_mantissa_reg_n_0_[1]\,
      I2 => B_mantissa60(1),
      I3 => \B_mantissa_reg_n_0_[3]\,
      I4 => B_mantissa60(2),
      O => \B_mantissa[23]_i_8_n_0\
    );
\B_mantissa[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => \B_mantissa_reg_n_0_[17]\,
      I2 => B_mantissa60(1),
      I3 => \B_mantissa_reg_n_0_[19]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa_reg_n_0_[15]\,
      O => \B_mantissa[23]_i_9_n_0\
    );
\B_mantissa[24]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__0_n_0\,
      I1 => \B_mantissa[24]_i_14__0_n_0\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa[24]_i_15__0_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[24]_i_16__0_n_0\,
      O => \B_mantissa[24]_i_10__0_n_0\
    );
\B_mantissa[24]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => \B_mantissa_reg_n_0_[2]\,
      I2 => B_mantissa60(1),
      I3 => \B_mantissa_reg_n_0_[4]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa_reg_n_0_[0]\,
      O => \B_mantissa[24]_i_11__0_n_0\
    );
\B_mantissa[24]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \B_mantissa_reg_n_0_[3]\,
      I2 => B_mantissa60(1),
      I3 => \B_mantissa_reg_n_0_[5]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa_reg_n_0_[1]\,
      O => \B_mantissa[24]_i_12__0_n_0\
    );
\B_mantissa[24]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => \B_mantissa_reg_n_0_[19]\,
      I2 => B_mantissa60(1),
      I3 => \B_mantissa_reg_n_0_[21]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa_reg_n_0_[17]\,
      O => \B_mantissa[24]_i_13__0_n_0\
    );
\B_mantissa[24]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => \B_mantissa_reg_n_0_[18]\,
      I2 => B_mantissa60(1),
      I3 => \B_mantissa_reg_n_0_[20]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa_reg_n_0_[16]\,
      O => \B_mantissa[24]_i_14__0_n_0\
    );
\B_mantissa[24]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => \B_mantissa_reg_n_0_[11]\,
      I2 => B_mantissa60(1),
      I3 => \B_mantissa_reg_n_0_[13]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa_reg_n_0_[9]\,
      O => \B_mantissa[24]_i_15__0_n_0\
    );
\B_mantissa[24]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => \B_mantissa_reg_n_0_[10]\,
      I2 => B_mantissa60(1),
      I3 => \B_mantissa_reg_n_0_[12]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa_reg_n_0_[8]\,
      O => \B_mantissa[24]_i_16__0_n_0\
    );
\B_mantissa[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \B_mantissa[24]_i_3__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \B_mantissa[24]_i_4_n_0\,
      I3 => rst,
      O => \B_mantissa[24]_i_1__0_n_0\
    );
\B_mantissa[24]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \B_mantissa[24]_i_5__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \B_mantissa[24]_i_6__0_n_0\,
      I3 => state(0),
      O => B_mantissa(24)
    );
\B_mantissa[24]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => state(1),
      I1 => \sum_mantissa_reg[24]_i_5_n_0\,
      I2 => state(0),
      I3 => Q(0),
      I4 => state(2),
      O => \B_mantissa[24]_i_3__0_n_0\
    );
\B_mantissa[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040554000"
    )
        port map (
      I0 => state(1),
      I1 => \B_mantissa[24]_i_7__0_n_0\,
      I2 => \sum_mantissa_reg[24]_i_5_n_0\,
      I3 => state(0),
      I4 => Q(0),
      I5 => state(2),
      O => \B_mantissa[24]_i_4_n_0\
    );
\B_mantissa[24]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0E200000000"
    )
        port map (
      I0 => \B_mantissa[24]_i_8__0_n_0\,
      I1 => B_mantissa60(5),
      I2 => \B_mantissa_reg_n_0_[24]\,
      I3 => B_mantissa60(6),
      I4 => B_mantissa60(7),
      I5 => state(0),
      O => \B_mantissa[24]_i_5__0_n_0\
    );
\B_mantissa[24]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => B_mantissa60(6),
      I1 => \B_mantissa[24]_i_9__0_n_0\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa[24]_i_10__0_n_0\,
      I4 => B_mantissa60(5),
      I5 => B_mantissa60(7),
      O => \B_mantissa[24]_i_6__0_n_0\
    );
\B_mantissa[24]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000015"
    )
        port map (
      I0 => B_mantissa60(6),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(4),
      I3 => B_mantissa60(5),
      I4 => B_mantissa60(7),
      O => \B_mantissa[24]_i_7__0_n_0\
    );
\B_mantissa[24]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00A00000000100"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(2),
      I3 => \B_mantissa_reg_n_0_[24]\,
      I4 => B_mantissa60(1),
      I5 => B_mantissa60(3),
      O => \B_mantissa[24]_i_8__0_n_0\
    );
\B_mantissa[24]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa[24]_i_11__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[24]_i_12__0_n_0\,
      I3 => B_mantissa60(3),
      O => \B_mantissa[24]_i_9__0_n_0\
    );
\B_mantissa[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_mantissa[2]_i_2_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \B_mantissa[2]_i_3__0_n_0\,
      I3 => state(0),
      I4 => B_sgn_reg_0(2),
      O => B_mantissa(2)
    );
\B_mantissa[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(6),
      I2 => \B_mantissa_reg_n_0_[2]\,
      I3 => B_mantissa60(5),
      I4 => \B_mantissa[2]_i_4__0_n_0\,
      O => \B_mantissa[2]_i_2_n_0\
    );
\B_mantissa[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => B_mantissa60(6),
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[18]_i_5__0_n_0\,
      I3 => B_mantissa60(5),
      I4 => B_mantissa60(7),
      O => \B_mantissa[2]_i_3__0_n_0\
    );
\B_mantissa[2]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_mantissa[2]_i_5__0_n_0\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa[18]_i_7__0_n_0\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[18]_i_6__0_n_0\,
      O => \B_mantissa[2]_i_4__0_n_0\
    );
\B_mantissa[2]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => \B_mantissa_reg_n_0_[2]\,
      I2 => B_mantissa60(2),
      O => \B_mantissa[2]_i_5__0_n_0\
    );
\B_mantissa[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_mantissa[3]_i_2__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \B_mantissa[3]_i_3__0_n_0\,
      I3 => state(0),
      I4 => B_sgn_reg_0(3),
      O => B_mantissa(3)
    );
\B_mantissa[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(6),
      I2 => \B_mantissa_reg_n_0_[3]\,
      I3 => B_mantissa60(5),
      I4 => \B_mantissa[3]_i_4_n_0\,
      O => \B_mantissa[3]_i_2__0_n_0\
    );
\B_mantissa[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => B_mantissa60(6),
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[19]_i_6__0_n_0\,
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(5),
      I5 => B_mantissa60(7),
      O => \B_mantissa[3]_i_3__0_n_0\
    );
\B_mantissa[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_mantissa[3]_i_5__0_n_0\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa[19]_i_7__0_n_0\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[19]_i_5__0_n_0\,
      O => \B_mantissa[3]_i_4_n_0\
    );
\B_mantissa[3]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => \B_mantissa_reg_n_0_[3]\,
      I2 => B_mantissa60(2),
      O => \B_mantissa[3]_i_5__0_n_0\
    );
\B_mantissa[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_mantissa[4]_i_2__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \B_mantissa[4]_i_3_n_0\,
      I3 => state(0),
      I4 => B_sgn_reg_0(4),
      O => B_mantissa(4)
    );
\B_mantissa[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(6),
      I2 => \B_mantissa_reg_n_0_[4]\,
      I3 => B_mantissa60(5),
      I4 => \B_mantissa[4]_i_4__0_n_0\,
      O => \B_mantissa[4]_i_2__0_n_0\
    );
\B_mantissa[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => B_mantissa60(6),
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[20]_i_6__0_n_0\,
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(5),
      I5 => B_mantissa60(7),
      O => \B_mantissa[4]_i_3_n_0\
    );
\B_mantissa[4]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_mantissa[4]_i_5__0_n_0\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa[20]_i_7__0_n_0\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[20]_i_5__0_n_0\,
      O => \B_mantissa[4]_i_4__0_n_0\
    );
\B_mantissa[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => \B_mantissa_reg_n_0_[4]\,
      I2 => B_mantissa60(2),
      O => \B_mantissa[4]_i_5__0_n_0\
    );
\B_mantissa[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_mantissa[5]_i_2__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \B_mantissa[5]_i_3__0_n_0\,
      I3 => state(0),
      I4 => B_sgn_reg_0(5),
      O => B_mantissa(5)
    );
\B_mantissa[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(6),
      I2 => \B_mantissa_reg_n_0_[5]\,
      I3 => B_mantissa60(5),
      I4 => \B_mantissa[5]_i_4_n_0\,
      O => \B_mantissa[5]_i_2__0_n_0\
    );
\B_mantissa[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => B_mantissa60(6),
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[21]_i_7__0_n_0\,
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(5),
      I5 => B_mantissa60(7),
      O => \B_mantissa[5]_i_3__0_n_0\
    );
\B_mantissa[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_mantissa[5]_i_5__0_n_0\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa[21]_i_13__0_n_0\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[21]_i_6__0_n_0\,
      O => \B_mantissa[5]_i_4_n_0\
    );
\B_mantissa[5]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => \B_mantissa_reg_n_0_[5]\,
      I2 => B_mantissa60(2),
      O => \B_mantissa[5]_i_5__0_n_0\
    );
\B_mantissa[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_mantissa[6]_i_2_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \B_mantissa[6]_i_3__0_n_0\,
      I3 => state(0),
      I4 => B_sgn_reg_0(6),
      O => B_mantissa(6)
    );
\B_mantissa[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => B_mantissa60(7),
      I2 => \B_mantissa[6]_i_4__0_n_0\,
      I3 => state(0),
      I4 => B_sgn_reg_0(6),
      O => \B_mantissa[6]_i_2_n_0\
    );
\B_mantissa[6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => B_mantissa60(6),
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[22]_i_5__0_n_0\,
      I3 => B_mantissa60(5),
      I4 => B_mantissa60(7),
      O => \B_mantissa[6]_i_3__0_n_0\
    );
\B_mantissa[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => B_mantissa60(6),
      I1 => \B_mantissa_reg_n_0_[6]\,
      I2 => B_mantissa60(5),
      I3 => \B_mantissa[6]_i_5__0_n_0\,
      I4 => B_mantissa60(4),
      I5 => \B_mantissa[22]_i_6__0_n_0\,
      O => \B_mantissa[6]_i_4__0_n_0\
    );
\B_mantissa[6]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => \B_mantissa_reg_n_0_[6]\,
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[22]_i_7__0_n_0\,
      O => \B_mantissa[6]_i_5__0_n_0\
    );
\B_mantissa[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_mantissa[7]_i_2__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \B_mantissa[7]_i_3__0_n_0\,
      I3 => state(0),
      I4 => B_sgn_reg_0(7),
      O => B_mantissa(7)
    );
\B_mantissa[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => B_mantissa60(7),
      I2 => \B_mantissa[7]_i_4_n_0\,
      I3 => state(0),
      I4 => B_sgn_reg_0(7),
      O => \B_mantissa[7]_i_2__0_n_0\
    );
\B_mantissa[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => B_mantissa60(6),
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[23]_i_5_n_0\,
      I3 => B_mantissa60(5),
      I4 => B_mantissa60(7),
      O => \B_mantissa[7]_i_3__0_n_0\
    );
\B_mantissa[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => B_mantissa60(6),
      I1 => \B_mantissa_reg_n_0_[7]\,
      I2 => B_mantissa60(5),
      I3 => \B_mantissa[7]_i_5__0_n_0\,
      I4 => B_mantissa60(4),
      I5 => \B_mantissa[23]_i_6_n_0\,
      O => \B_mantissa[7]_i_4_n_0\
    );
\B_mantissa[7]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8FFC800"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => \B_mantissa_reg_n_0_[7]\,
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[23]_i_7_n_0\,
      O => \B_mantissa[7]_i_5__0_n_0\
    );
\B_mantissa[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_mantissa[8]_i_2__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \B_mantissa[8]_i_3__0_n_0\,
      I3 => state(0),
      I4 => B_sgn_reg_0(8),
      O => B_mantissa(8)
    );
\B_mantissa[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => B_mantissa60(7),
      I2 => \B_mantissa[8]_i_4_n_0\,
      I3 => state(0),
      I4 => B_sgn_reg_0(8),
      O => \B_mantissa[8]_i_2__0_n_0\
    );
\B_mantissa[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => B_mantissa60(6),
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[24]_i_9__0_n_0\,
      I3 => B_mantissa60(5),
      I4 => B_mantissa60(7),
      O => \B_mantissa[8]_i_3__0_n_0\
    );
\B_mantissa[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => B_mantissa60(6),
      I1 => \B_mantissa_reg_n_0_[8]\,
      I2 => B_mantissa60(5),
      I3 => \B_mantissa[8]_i_5_n_0\,
      I4 => B_mantissa60(4),
      I5 => \B_mantissa[24]_i_10__0_n_0\,
      O => \B_mantissa[8]_i_4_n_0\
    );
\B_mantissa[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808088888380"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa_reg_n_0_[24]\,
      I4 => B_mantissa60(2),
      I5 => B_mantissa60(0),
      O => \B_mantissa[8]_i_5_n_0\
    );
\B_mantissa[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => \B_mantissa[9]_i_2__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \B_mantissa[9]_i_3_n_0\,
      I3 => B_mantissa60(7),
      I4 => state(0),
      I5 => B_sgn_reg_0(9),
      O => B_mantissa(9)
    );
\B_mantissa[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(6),
      I2 => \B_mantissa_reg_n_0_[9]\,
      I3 => B_mantissa60(5),
      I4 => \B_mantissa[9]_i_4_n_0\,
      O => \B_mantissa[9]_i_2__0_n_0\
    );
\B_mantissa[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => B_mantissa60(5),
      I1 => \B_mantissa[9]_i_5__0_n_0\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa[9]_i_6__0_n_0\,
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(6),
      O => \B_mantissa[9]_i_3_n_0\
    );
\B_mantissa[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_mantissa[9]_i_7__0_n_0\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[17]_i_7__0_n_0\,
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[9]_i_8__0_n_0\,
      O => \B_mantissa[9]_i_4_n_0\
    );
\B_mantissa[9]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => \B_mantissa_reg_n_0_[0]\,
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(0),
      O => \B_mantissa[9]_i_5__0_n_0\
    );
\B_mantissa[9]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[18]_i_9__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[24]_i_12__0_n_0\,
      O => \B_mantissa[9]_i_6__0_n_0\
    );
\B_mantissa[9]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C800"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => \B_mantissa_reg_n_0_[9]\,
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(3),
      O => \B_mantissa[9]_i_7__0_n_0\
    );
\B_mantissa[9]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[18]_i_8__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[24]_i_15__0_n_0\,
      O => \B_mantissa[9]_i_8__0_n_0\
    );
\B_mantissa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(0),
      Q => \B_mantissa_reg_n_0_[0]\,
      R => '0'
    );
\B_mantissa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(10),
      Q => \B_mantissa_reg_n_0_[10]\,
      R => '0'
    );
\B_mantissa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(11),
      Q => \B_mantissa_reg_n_0_[11]\,
      R => '0'
    );
\B_mantissa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(12),
      Q => \B_mantissa_reg_n_0_[12]\,
      R => '0'
    );
\B_mantissa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(13),
      Q => \B_mantissa_reg_n_0_[13]\,
      R => '0'
    );
\B_mantissa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(14),
      Q => \B_mantissa_reg_n_0_[14]\,
      R => '0'
    );
\B_mantissa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(15),
      Q => \B_mantissa_reg_n_0_[15]\,
      R => '0'
    );
\B_mantissa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(16),
      Q => \B_mantissa_reg_n_0_[16]\,
      R => '0'
    );
\B_mantissa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(17),
      Q => \B_mantissa_reg_n_0_[17]\,
      R => '0'
    );
\B_mantissa_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(18),
      Q => \B_mantissa_reg_n_0_[18]\,
      R => '0'
    );
\B_mantissa_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(19),
      Q => \B_mantissa_reg_n_0_[19]\,
      R => '0'
    );
\B_mantissa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(1),
      Q => \B_mantissa_reg_n_0_[1]\,
      R => '0'
    );
\B_mantissa_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(20),
      Q => \B_mantissa_reg_n_0_[20]\,
      R => '0'
    );
\B_mantissa_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(21),
      Q => \B_mantissa_reg_n_0_[21]\,
      R => '0'
    );
\B_mantissa_reg[21]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_mantissa_reg[21]_i_8_n_0\,
      CO(3) => \B_mantissa_reg[21]_i_4_n_0\,
      CO(2) => \B_mantissa_reg[21]_i_4_n_1\,
      CO(1) => \B_mantissa_reg[21]_i_4_n_2\,
      CO(0) => \B_mantissa_reg[21]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \A_exp__0\(7 downto 4),
      O(3 downto 0) => B_mantissa60(7 downto 4),
      S(3) => \B_mantissa[21]_i_9__2_n_0\,
      S(2) => \B_mantissa[21]_i_10__3_n_0\,
      S(1) => \B_mantissa[21]_i_11__1_n_0\,
      S(0) => \B_mantissa[21]_i_12__1_n_0\
    );
\B_mantissa_reg[21]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_mantissa_reg[21]_i_8_n_0\,
      CO(2) => \B_mantissa_reg[21]_i_8_n_1\,
      CO(1) => \B_mantissa_reg[21]_i_8_n_2\,
      CO(0) => \B_mantissa_reg[21]_i_8_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \A_exp__0\(3 downto 0),
      O(3 downto 0) => B_mantissa60(3 downto 0),
      S(3) => \B_mantissa[21]_i_16_n_0\,
      S(2) => \B_mantissa[21]_i_17_n_0\,
      S(1) => \B_mantissa[21]_i_18_n_0\,
      S(0) => \B_mantissa[21]_i_19_n_0\
    );
\B_mantissa_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(22),
      Q => \B_mantissa_reg_n_0_[22]\,
      R => '0'
    );
\B_mantissa_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(23),
      Q => \B_mantissa_reg_n_0_[23]\,
      R => '0'
    );
\B_mantissa_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(24),
      Q => \B_mantissa_reg_n_0_[24]\,
      R => '0'
    );
\B_mantissa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(2),
      Q => \B_mantissa_reg_n_0_[2]\,
      R => '0'
    );
\B_mantissa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(3),
      Q => \B_mantissa_reg_n_0_[3]\,
      R => '0'
    );
\B_mantissa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(4),
      Q => \B_mantissa_reg_n_0_[4]\,
      R => '0'
    );
\B_mantissa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(5),
      Q => \B_mantissa_reg_n_0_[5]\,
      R => '0'
    );
\B_mantissa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(6),
      Q => \B_mantissa_reg_n_0_[6]\,
      R => '0'
    );
\B_mantissa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(7),
      Q => \B_mantissa_reg_n_0_[7]\,
      R => '0'
    );
\B_mantissa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(8),
      Q => \B_mantissa_reg_n_0_[8]\,
      R => '0'
    );
\B_mantissa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__0_n_0\,
      D => B_mantissa(9),
      Q => \B_mantissa_reg_n_0_[9]\,
      R => '0'
    );
B_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => B_sgn_reg_0(31),
      Q => B_sgn,
      R => '0'
    );
\FSM_onehot_cur_state[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(0),
      I1 => \^adder2_done\,
      I2 => Q(1),
      I3 => start_per,
      O => D(0)
    );
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008B88"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2_n_0\,
      I1 => state(1),
      I2 => state(0),
      I3 => Q(0),
      I4 => state(2),
      O => \FSM_sequential_state[0]_i_1__0_n_0\
    );
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005554FFFFFFFF"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_mantissa_reg_n_0_[22]\,
      I2 => \FSM_sequential_state[0]_i_3_n_0\,
      I3 => \sum_mantissa_reg_n_0_[21]\,
      I4 => p_0_in,
      I5 => state(0),
      O => \FSM_sequential_state[0]_i_2_n_0\
    );
\FSM_sequential_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[19]\,
      I1 => \sum_mantissa_reg_n_0_[17]\,
      I2 => \FSM_sequential_state[0]_i_4_n_0\,
      I3 => \sum_mantissa_reg_n_0_[16]\,
      I4 => \sum_mantissa_reg_n_0_[18]\,
      I5 => \sum_mantissa_reg_n_0_[20]\,
      O => \FSM_sequential_state[0]_i_3_n_0\
    );
\FSM_sequential_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[14]\,
      I1 => \sum_mantissa_reg_n_0_[13]\,
      I2 => \FSM_sequential_state[0]_i_5_n_0\,
      I3 => \sum_mantissa_reg_n_0_[10]\,
      I4 => \sum_mantissa_reg_n_0_[12]\,
      I5 => \sum_mantissa_reg_n_0_[15]\,
      O => \FSM_sequential_state[0]_i_4_n_0\
    );
\FSM_sequential_state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[9]\,
      I1 => \sum_mantissa_reg_n_0_[6]\,
      I2 => \FSM_sequential_state[0]_i_6_n_0\,
      I3 => \sum_mantissa_reg_n_0_[7]\,
      I4 => \sum_mantissa_reg_n_0_[8]\,
      I5 => \sum_mantissa_reg_n_0_[11]\,
      O => \FSM_sequential_state[0]_i_5_n_0\
    );
\FSM_sequential_state[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[4]\,
      I1 => \sum_mantissa_reg_n_0_[2]\,
      I2 => \sum_mantissa_reg_n_0_[0]\,
      I3 => \sum_mantissa_reg_n_0_[1]\,
      I4 => \sum_mantissa_reg_n_0_[3]\,
      I5 => \sum_mantissa_reg_n_0_[5]\,
      O => \FSM_sequential_state[0]_i_6_n_0\
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAAAAA"
    )
        port map (
      I0 => \state__0\(1),
      I1 => state(1),
      I2 => state(0),
      I3 => Q(0),
      I4 => state(2),
      O => \FSM_sequential_state[1]_i_1__0_n_0\
    );
\FSM_sequential_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_3__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \FSM_sequential_state[1]_i_4_n_0\,
      I3 => state(1),
      I4 => \FSM_sequential_state[0]_i_2_n_0\,
      I5 => state(2),
      O => \state__0\(1)
    );
\FSM_sequential_state[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD0D0000"
    )
        port map (
      I0 => A_mantissa11_in,
      I1 => \A_mantissa[24]_i_7__0_n_0\,
      I2 => \sum_mantissa_reg[24]_i_5_n_0\,
      I3 => \B_mantissa[24]_i_7__0_n_0\,
      I4 => state(0),
      O => \FSM_sequential_state[1]_i_3__0_n_0\
    );
\FSM_sequential_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => \sum_mantissa_reg[24]_i_5_n_0\,
      I1 => \A_mantissa[24]_i_7__0_n_0\,
      I2 => A_mantissa11_in,
      I3 => state(0),
      O => \FSM_sequential_state[1]_i_4_n_0\
    );
\FSM_sequential_state[2]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000000"
    )
        port map (
      I0 => \A_mantissa_reg[24]_i_5_n_3\,
      I1 => A_mantissa60(6),
      I2 => \FSM_sequential_state[2]_i_13_n_0\,
      I3 => A_mantissa60(5),
      I4 => A_mantissa60(7),
      I5 => A_mantissa11_in,
      O => \FSM_sequential_state[2]_i_10__0_n_0\
    );
\FSM_sequential_state[2]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => B_mantissa60(6),
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(5),
      I4 => B_mantissa60(7),
      O => \FSM_sequential_state[2]_i_11__0_n_0\
    );
\FSM_sequential_state[2]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[14]\,
      I1 => \sum_mantissa_reg_n_0_[13]\,
      I2 => \FSM_sequential_state[2]_i_14_n_0\,
      I3 => \sum_mantissa_reg_n_0_[10]\,
      I4 => \sum_mantissa_reg_n_0_[12]\,
      I5 => \sum_mantissa_reg_n_0_[15]\,
      O => \FSM_sequential_state[2]_i_12__0_n_0\
    );
\FSM_sequential_state[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(4),
      O => \FSM_sequential_state[2]_i_13_n_0\
    );
\FSM_sequential_state[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[9]\,
      I1 => \sum_mantissa_reg_n_0_[6]\,
      I2 => \FSM_sequential_state[2]_i_15_n_0\,
      I3 => \sum_mantissa_reg_n_0_[7]\,
      I4 => \sum_mantissa_reg_n_0_[8]\,
      I5 => \sum_mantissa_reg_n_0_[11]\,
      O => \FSM_sequential_state[2]_i_14_n_0\
    );
\FSM_sequential_state[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[4]\,
      I1 => \sum_mantissa_reg_n_0_[2]\,
      I2 => \sum_mantissa_reg_n_0_[1]\,
      I3 => \sum_mantissa_reg_n_0_[0]\,
      I4 => \sum_mantissa_reg_n_0_[3]\,
      I5 => \sum_mantissa_reg_n_0_[5]\,
      O => \FSM_sequential_state[2]_i_15_n_0\
    );
\FSM_sequential_state[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_2__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \FSM_sequential_state[2]_i_4_n_0\,
      I3 => \FSM_sequential_state[2]_i_5__0_n_0\,
      I4 => state(2),
      O => \FSM_sequential_state[2]_i_1__0_n_0\
    );
\FSM_sequential_state[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => state(0),
      I1 => Q(0),
      I2 => state(2),
      I3 => \FSM_sequential_state[2]_i_6__0_n_0\,
      I4 => state(1),
      I5 => \FSM_sequential_state[2]_i_7__0_n_0\,
      O => \FSM_sequential_state[2]_i_2__0_n_0\
    );
\FSM_sequential_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => state(0),
      I1 => Q(0),
      I2 => state(2),
      I3 => \FSM_sequential_state[2]_i_6__0_n_0\,
      I4 => state(1),
      I5 => \FSM_sequential_state[2]_i_8__0_n_0\,
      O => \FSM_sequential_state[2]_i_4_n_0\
    );
\FSM_sequential_state[2]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => Q(0),
      I3 => state(2),
      O => \FSM_sequential_state[2]_i_5__0_n_0\
    );
\FSM_sequential_state[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAABA00000000"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_mantissa_reg_n_0_[22]\,
      I2 => \FSM_sequential_state[2]_i_9__0_n_0\,
      I3 => \sum_mantissa_reg_n_0_[21]\,
      I4 => p_0_in,
      I5 => state(0),
      O => \FSM_sequential_state[2]_i_6__0_n_0\
    );
\FSM_sequential_state[2]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_10__0_n_0\,
      I1 => \sum_mantissa_reg[24]_i_5_n_0\,
      I2 => \FSM_sequential_state[2]_i_11__0_n_0\,
      I3 => state(0),
      O => \FSM_sequential_state[2]_i_7__0_n_0\
    );
\FSM_sequential_state[2]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \sum_mantissa_reg[24]_i_5_n_0\,
      I1 => \FSM_sequential_state[2]_i_10__0_n_0\,
      I2 => state(0),
      O => \FSM_sequential_state[2]_i_8__0_n_0\
    );
\FSM_sequential_state[2]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[19]\,
      I1 => \sum_mantissa_reg_n_0_[17]\,
      I2 => \FSM_sequential_state[2]_i_12__0_n_0\,
      I3 => \sum_mantissa_reg_n_0_[16]\,
      I4 => \sum_mantissa_reg_n_0_[18]\,
      I5 => \sum_mantissa_reg_n_0_[20]\,
      O => \FSM_sequential_state[2]_i_9__0_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \FSM_sequential_state[0]_i_1__0_n_0\,
      Q => state(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \FSM_sequential_state[1]_i_1__0_n_0\,
      Q => state(1)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \FSM_sequential_state[2]_i_1__0_n_0\,
      Q => state(2)
    );
\FSM_sequential_state_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_mantissa_reg[21]_i_4_n_0\,
      CO(3 downto 1) => \NLW_FSM_sequential_state_reg[2]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \FSM_sequential_state_reg[2]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_sequential_state_reg[2]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
delta_ok_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => desired_point_type,
      I1 => weighted_sum(31),
      O => delta_ok
    );
done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => Q(0),
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      I4 => rst,
      I5 => \^adder2_done\,
      O => done_i_1_n_0
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => done_i_1_n_0,
      Q => \^adder2_done\,
      R => '0'
    );
per_out_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => weighted_sum(31),
      O => per_out
    );
\sum[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => sum_sgn_reg_n_0,
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      I4 => rst,
      I5 => weighted_sum(31),
      O => \sum[31]_i_1__0_n_0\
    );
\sum_mantissa[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[0]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => \sum_mantissa_reg[24]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[0]\,
      O => \sum_mantissa[0]_i_1__0_n_0\
    );
\sum_mantissa[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1]\,
      I1 => p_1_in,
      I2 => state(0),
      I3 => in18(0),
      O => \sum_mantissa[0]_i_2__0_n_0\
    );
\sum_mantissa[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[10]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[10]\,
      I3 => \sum_mantissa_reg[24]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[10]\,
      O => \sum_mantissa[10]_i_1__0_n_0\
    );
\sum_mantissa[10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[11]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[9]\,
      I3 => state(0),
      I4 => in18(10),
      O => \sum_mantissa[10]_i_2__0_n_0\
    );
\sum_mantissa[11]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \A_mantissa_reg_n_0_[9]\,
      I2 => A_sgn_reg_n_0,
      I3 => B_sgn,
      O => \sum_mantissa[11]_i_10__0_n_0\
    );
\sum_mantissa[11]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => \A_mantissa_reg_n_0_[8]\,
      I2 => A_sgn_reg_n_0,
      I3 => B_sgn,
      O => \sum_mantissa[11]_i_11__0_n_0\
    );
\sum_mantissa[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[11]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[11]\,
      I3 => \sum_mantissa_reg[24]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[11]\,
      O => \sum_mantissa[11]_i_1__0_n_0\
    );
\sum_mantissa[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[12]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[10]\,
      I3 => state(0),
      I4 => in18(11),
      O => \sum_mantissa[11]_i_2__0_n_0\
    );
\sum_mantissa[11]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \sum_sgn_reg_i_4__0_n_3\,
      I1 => B_sgn,
      I2 => A_sgn_reg_n_0,
      I3 => \B_mantissa_reg_n_0_[11]\,
      O => \p_1_in__0\(11)
    );
\sum_mantissa[11]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \sum_sgn_reg_i_4__0_n_3\,
      I1 => B_sgn,
      I2 => A_sgn_reg_n_0,
      I3 => \B_mantissa_reg_n_0_[10]\,
      O => \p_1_in__0\(10)
    );
\sum_mantissa[11]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \sum_sgn_reg_i_4__0_n_3\,
      I1 => B_sgn,
      I2 => A_sgn_reg_n_0,
      I3 => \B_mantissa_reg_n_0_[9]\,
      O => \p_1_in__0\(9)
    );
\sum_mantissa[11]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \sum_sgn_reg_i_4__0_n_3\,
      I1 => B_sgn,
      I2 => A_sgn_reg_n_0,
      I3 => \B_mantissa_reg_n_0_[8]\,
      O => \p_1_in__0\(8)
    );
\sum_mantissa[11]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \A_mantissa_reg_n_0_[11]\,
      I2 => A_sgn_reg_n_0,
      I3 => B_sgn,
      O => \sum_mantissa[11]_i_8__0_n_0\
    );
\sum_mantissa[11]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => \A_mantissa_reg_n_0_[10]\,
      I2 => A_sgn_reg_n_0,
      I3 => B_sgn,
      O => \sum_mantissa[11]_i_9__0_n_0\
    );
\sum_mantissa[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[12]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => \sum_mantissa_reg[24]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[12]\,
      O => \sum_mantissa[12]_i_1__0_n_0\
    );
\sum_mantissa[12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[13]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[11]\,
      I3 => state(0),
      I4 => in18(12),
      O => \sum_mantissa[12]_i_2__0_n_0\
    );
\sum_mantissa[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[13]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[13]\,
      I3 => \sum_mantissa_reg[24]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[13]\,
      O => \sum_mantissa[13]_i_1__0_n_0\
    );
\sum_mantissa[13]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[14]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[12]\,
      I3 => state(0),
      I4 => in18(13),
      O => \sum_mantissa[13]_i_2__0_n_0\
    );
\sum_mantissa[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[14]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[14]\,
      I3 => \sum_mantissa_reg[24]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[14]\,
      O => \sum_mantissa[14]_i_1__0_n_0\
    );
\sum_mantissa[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[15]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[13]\,
      I3 => state(0),
      I4 => in18(14),
      O => \sum_mantissa[14]_i_2__0_n_0\
    );
\sum_mantissa[15]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => \A_mantissa_reg_n_0_[13]\,
      I2 => A_sgn_reg_n_0,
      I3 => B_sgn,
      O => \sum_mantissa[15]_i_10__0_n_0\
    );
\sum_mantissa[15]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => \A_mantissa_reg_n_0_[12]\,
      I2 => A_sgn_reg_n_0,
      I3 => B_sgn,
      O => \sum_mantissa[15]_i_11__0_n_0\
    );
\sum_mantissa[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[15]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[15]\,
      I3 => \sum_mantissa_reg[24]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[15]\,
      O => \sum_mantissa[15]_i_1__0_n_0\
    );
\sum_mantissa[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[16]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[14]\,
      I3 => state(0),
      I4 => in18(15),
      O => \sum_mantissa[15]_i_2__0_n_0\
    );
\sum_mantissa[15]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \sum_sgn_reg_i_4__0_n_3\,
      I1 => B_sgn,
      I2 => A_sgn_reg_n_0,
      I3 => \B_mantissa_reg_n_0_[15]\,
      O => \p_1_in__0\(15)
    );
\sum_mantissa[15]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \sum_sgn_reg_i_4__0_n_3\,
      I1 => B_sgn,
      I2 => A_sgn_reg_n_0,
      I3 => \B_mantissa_reg_n_0_[14]\,
      O => \p_1_in__0\(14)
    );
\sum_mantissa[15]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \sum_sgn_reg_i_4__0_n_3\,
      I1 => B_sgn,
      I2 => A_sgn_reg_n_0,
      I3 => \B_mantissa_reg_n_0_[13]\,
      O => \p_1_in__0\(13)
    );
\sum_mantissa[15]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \sum_sgn_reg_i_4__0_n_3\,
      I1 => B_sgn,
      I2 => A_sgn_reg_n_0,
      I3 => \B_mantissa_reg_n_0_[12]\,
      O => \p_1_in__0\(12)
    );
\sum_mantissa[15]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => \A_mantissa_reg_n_0_[15]\,
      I2 => A_sgn_reg_n_0,
      I3 => B_sgn,
      O => \sum_mantissa[15]_i_8__0_n_0\
    );
\sum_mantissa[15]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => \A_mantissa_reg_n_0_[14]\,
      I2 => A_sgn_reg_n_0,
      I3 => B_sgn,
      O => \sum_mantissa[15]_i_9__0_n_0\
    );
\sum_mantissa[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[16]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[16]\,
      I3 => \sum_mantissa_reg[24]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[16]\,
      O => \sum_mantissa[16]_i_1__0_n_0\
    );
\sum_mantissa[16]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[17]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[15]\,
      I3 => state(0),
      I4 => in18(16),
      O => \sum_mantissa[16]_i_2__0_n_0\
    );
\sum_mantissa[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[17]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => \sum_mantissa_reg[24]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[17]\,
      O => \sum_mantissa[17]_i_1__0_n_0\
    );
\sum_mantissa[17]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[18]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[16]\,
      I3 => state(0),
      I4 => in18(17),
      O => \sum_mantissa[17]_i_2__0_n_0\
    );
\sum_mantissa[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[18]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => \sum_mantissa_reg[24]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[18]\,
      O => \sum_mantissa[18]_i_1__0_n_0\
    );
\sum_mantissa[18]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[19]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[17]\,
      I3 => state(0),
      I4 => in18(18),
      O => \sum_mantissa[18]_i_2__0_n_0\
    );
\sum_mantissa[19]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => \A_mantissa_reg_n_0_[17]\,
      I2 => A_sgn_reg_n_0,
      I3 => B_sgn,
      O => \sum_mantissa[19]_i_10__0_n_0\
    );
\sum_mantissa[19]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[16]\,
      I1 => \A_mantissa_reg_n_0_[16]\,
      I2 => A_sgn_reg_n_0,
      I3 => B_sgn,
      O => \sum_mantissa[19]_i_11__0_n_0\
    );
\sum_mantissa[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[19]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[19]\,
      I3 => \sum_mantissa_reg[24]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[19]\,
      O => \sum_mantissa[19]_i_1__0_n_0\
    );
\sum_mantissa[19]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[20]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[18]\,
      I3 => state(0),
      I4 => in18(19),
      O => \sum_mantissa[19]_i_2__0_n_0\
    );
\sum_mantissa[19]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \sum_sgn_reg_i_4__0_n_3\,
      I1 => B_sgn,
      I2 => A_sgn_reg_n_0,
      I3 => \B_mantissa_reg_n_0_[19]\,
      O => \p_1_in__0\(19)
    );
\sum_mantissa[19]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \sum_sgn_reg_i_4__0_n_3\,
      I1 => B_sgn,
      I2 => A_sgn_reg_n_0,
      I3 => \B_mantissa_reg_n_0_[18]\,
      O => \p_1_in__0\(18)
    );
\sum_mantissa[19]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \sum_sgn_reg_i_4__0_n_3\,
      I1 => B_sgn,
      I2 => A_sgn_reg_n_0,
      I3 => \B_mantissa_reg_n_0_[17]\,
      O => \p_1_in__0\(17)
    );
\sum_mantissa[19]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \sum_sgn_reg_i_4__0_n_3\,
      I1 => B_sgn,
      I2 => A_sgn_reg_n_0,
      I3 => \B_mantissa_reg_n_0_[16]\,
      O => \p_1_in__0\(16)
    );
\sum_mantissa[19]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => \A_mantissa_reg_n_0_[19]\,
      I2 => A_sgn_reg_n_0,
      I3 => B_sgn,
      O => \sum_mantissa[19]_i_8__0_n_0\
    );
\sum_mantissa[19]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => \A_mantissa_reg_n_0_[18]\,
      I2 => A_sgn_reg_n_0,
      I3 => B_sgn,
      O => \sum_mantissa[19]_i_9__0_n_0\
    );
\sum_mantissa[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[1]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[1]\,
      I3 => \sum_mantissa_reg[24]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[1]\,
      O => \sum_mantissa[1]_i_1__0_n_0\
    );
\sum_mantissa[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[2]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[0]\,
      I3 => state(0),
      I4 => in18(1),
      O => \sum_mantissa[1]_i_2__0_n_0\
    );
\sum_mantissa[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[20]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => \sum_mantissa_reg[24]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[20]\,
      O => \sum_mantissa[20]_i_1__0_n_0\
    );
\sum_mantissa[20]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[21]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[19]\,
      I3 => state(0),
      I4 => in18(20),
      O => \sum_mantissa[20]_i_2__0_n_0\
    );
\sum_mantissa[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[21]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => \sum_mantissa_reg[24]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[21]\,
      O => \sum_mantissa[21]_i_1__0_n_0\
    );
\sum_mantissa[21]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[22]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[20]\,
      I3 => state(0),
      I4 => in18(21),
      O => \sum_mantissa[21]_i_2__0_n_0\
    );
\sum_mantissa[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[22]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => \sum_mantissa_reg[24]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[22]\,
      O => \sum_mantissa[22]_i_1__0_n_0\
    );
\sum_mantissa[22]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[21]\,
      I3 => state(0),
      I4 => in18(22),
      O => \sum_mantissa[22]_i_2__0_n_0\
    );
\sum_mantissa[23]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => \A_mantissa_reg_n_0_[21]\,
      I2 => A_sgn_reg_n_0,
      I3 => B_sgn,
      O => \sum_mantissa[23]_i_10__0_n_0\
    );
\sum_mantissa[23]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => \A_mantissa_reg_n_0_[20]\,
      I2 => A_sgn_reg_n_0,
      I3 => B_sgn,
      O => \sum_mantissa[23]_i_11__0_n_0\
    );
\sum_mantissa[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[23]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => \sum_mantissa_reg[24]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[23]\,
      O => \sum_mantissa[23]_i_1__0_n_0\
    );
\sum_mantissa[23]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[22]\,
      I1 => p_1_in,
      I2 => state(0),
      I3 => in18(23),
      O => \sum_mantissa[23]_i_2__0_n_0\
    );
\sum_mantissa[23]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \sum_sgn_reg_i_4__0_n_3\,
      I1 => B_sgn,
      I2 => A_sgn_reg_n_0,
      I3 => \B_mantissa_reg_n_0_[23]\,
      O => \p_1_in__0\(23)
    );
\sum_mantissa[23]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \sum_sgn_reg_i_4__0_n_3\,
      I1 => B_sgn,
      I2 => A_sgn_reg_n_0,
      I3 => \B_mantissa_reg_n_0_[22]\,
      O => \p_1_in__0\(22)
    );
\sum_mantissa[23]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \sum_sgn_reg_i_4__0_n_3\,
      I1 => B_sgn,
      I2 => A_sgn_reg_n_0,
      I3 => \B_mantissa_reg_n_0_[21]\,
      O => \p_1_in__0\(21)
    );
\sum_mantissa[23]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \sum_sgn_reg_i_4__0_n_3\,
      I1 => B_sgn,
      I2 => A_sgn_reg_n_0,
      I3 => \B_mantissa_reg_n_0_[20]\,
      O => \p_1_in__0\(20)
    );
\sum_mantissa[23]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => \A_mantissa_reg_n_0_[23]\,
      I2 => A_sgn_reg_n_0,
      I3 => B_sgn,
      O => \sum_mantissa[23]_i_8__0_n_0\
    );
\sum_mantissa[23]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => \A_mantissa_reg_n_0_[22]\,
      I2 => A_sgn_reg_n_0,
      I3 => B_sgn,
      O => \sum_mantissa[23]_i_9__0_n_0\
    );
\sum_mantissa[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      I2 => \A_exp__0\(3),
      I3 => B_exp(3),
      O => \sum_mantissa[24]_i_10_n_0\
    );
\sum_mantissa[24]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      I2 => \A_exp__0\(1),
      I3 => B_exp(1),
      O => \sum_mantissa[24]_i_11_n_0\
    );
\sum_mantissa[24]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => B_exp(6),
      I1 => B_exp(7),
      I2 => \A_exp__0\(7),
      I3 => \A_exp__0\(6),
      O => \sum_mantissa[24]_i_12_n_0\
    );
\sum_mantissa[24]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => B_exp(4),
      I1 => B_exp(5),
      I2 => \A_exp__0\(5),
      I3 => \A_exp__0\(4),
      O => \sum_mantissa[24]_i_13_n_0\
    );
\sum_mantissa[24]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => B_exp(2),
      I1 => B_exp(3),
      I2 => \A_exp__0\(3),
      I3 => \A_exp__0\(2),
      O => \sum_mantissa[24]_i_14_n_0\
    );
\sum_mantissa[24]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => B_exp(0),
      I1 => B_exp(1),
      I2 => \A_exp__0\(1),
      I3 => \A_exp__0\(0),
      O => \sum_mantissa[24]_i_15_n_0\
    );
\sum_mantissa[24]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => \A_mantissa_reg_n_0_[24]\,
      I2 => A_sgn_reg_n_0,
      I3 => B_sgn,
      O => \sum_mantissa[24]_i_16_n_0\
    );
\sum_mantissa[24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sum_mantissa[24]_i_3__0_n_0\,
      I1 => rst,
      O => sum_mantissa0
    );
\sum_mantissa[24]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[24]_i_4_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => \sum_mantissa_reg[24]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[24]\,
      O => \sum_mantissa[24]_i_2__0_n_0\
    );
\sum_mantissa[24]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_7__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \FSM_sequential_state[2]_i_8__0_n_0\,
      I3 => state(1),
      I4 => \sum_mantissa[24]_i_6_n_0\,
      I5 => state(2),
      O => \sum_mantissa[24]_i_3__0_n_0\
    );
\sum_mantissa[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => state(0),
      I3 => in18(24),
      O => \sum_mantissa[24]_i_4_n_0\
    );
\sum_mantissa[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => state(0),
      O => \sum_mantissa[24]_i_6_n_0\
    );
\sum_mantissa[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      I2 => \A_exp__0\(7),
      I3 => B_exp(7),
      O => \sum_mantissa[24]_i_8_n_0\
    );
\sum_mantissa[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      I2 => \A_exp__0\(5),
      I3 => B_exp(5),
      O => \sum_mantissa[24]_i_9_n_0\
    );
\sum_mantissa[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[2]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[2]\,
      I3 => \sum_mantissa_reg[24]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[2]\,
      O => \sum_mantissa[2]_i_1__0_n_0\
    );
\sum_mantissa[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[3]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[1]\,
      I3 => state(0),
      I4 => in18(2),
      O => \sum_mantissa[2]_i_2__0_n_0\
    );
\sum_mantissa[3]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => \A_mantissa_reg_n_0_[2]\,
      I2 => A_sgn_reg_n_0,
      I3 => B_sgn,
      O => \sum_mantissa[3]_i_10__0_n_0\
    );
\sum_mantissa[3]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \A_mantissa_reg_n_0_[1]\,
      I2 => A_sgn_reg_n_0,
      I3 => B_sgn,
      O => \sum_mantissa[3]_i_11__0_n_0\
    );
\sum_mantissa[3]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => \A_mantissa_reg_n_0_[0]\,
      I2 => A_sgn_reg_n_0,
      I3 => B_sgn,
      O => \sum_mantissa[3]_i_12__0_n_0\
    );
\sum_mantissa[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[3]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[3]\,
      I3 => \sum_mantissa_reg[24]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[3]\,
      O => \sum_mantissa[3]_i_1__0_n_0\
    );
\sum_mantissa[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[4]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[2]\,
      I3 => state(0),
      I4 => in18(3),
      O => \sum_mantissa[3]_i_2__0_n_0\
    );
\sum_mantissa[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => B_sgn,
      I1 => A_sgn_reg_n_0,
      O => \sum_mantissa[3]_i_4__0_n_0\
    );
\sum_mantissa[3]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \sum_sgn_reg_i_4__0_n_3\,
      I1 => B_sgn,
      I2 => A_sgn_reg_n_0,
      I3 => \B_mantissa_reg_n_0_[3]\,
      O => \p_1_in__0\(3)
    );
\sum_mantissa[3]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \sum_sgn_reg_i_4__0_n_3\,
      I1 => B_sgn,
      I2 => A_sgn_reg_n_0,
      I3 => \B_mantissa_reg_n_0_[2]\,
      O => \p_1_in__0\(2)
    );
\sum_mantissa[3]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \sum_sgn_reg_i_4__0_n_3\,
      I1 => B_sgn,
      I2 => A_sgn_reg_n_0,
      I3 => \B_mantissa_reg_n_0_[1]\,
      O => \p_1_in__0\(1)
    );
\sum_mantissa[3]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \sum_sgn_reg_i_4__0_n_3\,
      I1 => B_sgn,
      I2 => A_sgn_reg_n_0,
      I3 => \B_mantissa_reg_n_0_[0]\,
      O => \p_1_in__0\(0)
    );
\sum_mantissa[3]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \A_mantissa_reg_n_0_[3]\,
      I2 => A_sgn_reg_n_0,
      I3 => B_sgn,
      O => \sum_mantissa[3]_i_9__0_n_0\
    );
\sum_mantissa[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[4]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \sum_mantissa_reg[24]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[4]\,
      O => \sum_mantissa[4]_i_1__0_n_0\
    );
\sum_mantissa[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[5]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[3]\,
      I3 => state(0),
      I4 => in18(4),
      O => \sum_mantissa[4]_i_2__0_n_0\
    );
\sum_mantissa[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[5]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[5]\,
      I3 => \sum_mantissa_reg[24]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[5]\,
      O => \sum_mantissa[5]_i_1__0_n_0\
    );
\sum_mantissa[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[6]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[4]\,
      I3 => state(0),
      I4 => in18(5),
      O => \sum_mantissa[5]_i_2__0_n_0\
    );
\sum_mantissa[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[6]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \sum_mantissa_reg[24]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[6]\,
      O => \sum_mantissa[6]_i_1__0_n_0\
    );
\sum_mantissa[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[7]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[5]\,
      I3 => state(0),
      I4 => in18(6),
      O => \sum_mantissa[6]_i_2__0_n_0\
    );
\sum_mantissa[7]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \A_mantissa_reg_n_0_[5]\,
      I2 => A_sgn_reg_n_0,
      I3 => B_sgn,
      O => \sum_mantissa[7]_i_10__0_n_0\
    );
\sum_mantissa[7]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => \A_mantissa_reg_n_0_[4]\,
      I2 => A_sgn_reg_n_0,
      I3 => B_sgn,
      O => \sum_mantissa[7]_i_11__0_n_0\
    );
\sum_mantissa[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[7]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[7]\,
      I3 => \sum_mantissa_reg[24]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[7]\,
      O => \sum_mantissa[7]_i_1__0_n_0\
    );
\sum_mantissa[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[8]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[6]\,
      I3 => state(0),
      I4 => in18(7),
      O => \sum_mantissa[7]_i_2__0_n_0\
    );
\sum_mantissa[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \sum_sgn_reg_i_4__0_n_3\,
      I1 => B_sgn,
      I2 => A_sgn_reg_n_0,
      I3 => \B_mantissa_reg_n_0_[7]\,
      O => \p_1_in__0\(7)
    );
\sum_mantissa[7]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \sum_sgn_reg_i_4__0_n_3\,
      I1 => B_sgn,
      I2 => A_sgn_reg_n_0,
      I3 => \B_mantissa_reg_n_0_[6]\,
      O => \p_1_in__0\(6)
    );
\sum_mantissa[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \sum_sgn_reg_i_4__0_n_3\,
      I1 => B_sgn,
      I2 => A_sgn_reg_n_0,
      I3 => \B_mantissa_reg_n_0_[5]\,
      O => \p_1_in__0\(5)
    );
\sum_mantissa[7]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => \sum_sgn_reg_i_4__0_n_3\,
      I1 => B_sgn,
      I2 => A_sgn_reg_n_0,
      I3 => \B_mantissa_reg_n_0_[4]\,
      O => \p_1_in__0\(4)
    );
\sum_mantissa[7]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \A_mantissa_reg_n_0_[7]\,
      I2 => A_sgn_reg_n_0,
      I3 => B_sgn,
      O => \sum_mantissa[7]_i_8__0_n_0\
    );
\sum_mantissa[7]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => \A_mantissa_reg_n_0_[6]\,
      I2 => A_sgn_reg_n_0,
      I3 => B_sgn,
      O => \sum_mantissa[7]_i_9__0_n_0\
    );
\sum_mantissa[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[8]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[8]\,
      I3 => \sum_mantissa_reg[24]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[8]\,
      O => \sum_mantissa[8]_i_1__0_n_0\
    );
\sum_mantissa[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[9]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[7]\,
      I3 => state(0),
      I4 => in18(8),
      O => \sum_mantissa[8]_i_2__0_n_0\
    );
\sum_mantissa[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[9]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[9]\,
      I3 => \sum_mantissa_reg[24]_i_5_n_0\,
      I4 => \B_mantissa_reg_n_0_[9]\,
      O => \sum_mantissa[9]_i_1__0_n_0\
    );
\sum_mantissa[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[10]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[8]\,
      I3 => state(0),
      I4 => in18(9),
      O => \sum_mantissa[9]_i_2__0_n_0\
    );
\sum_mantissa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[0]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[0]\,
      R => '0'
    );
\sum_mantissa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[10]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[10]\,
      R => '0'
    );
\sum_mantissa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[11]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[11]\,
      R => '0'
    );
\sum_mantissa_reg[11]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[7]_i_3__0_n_0\,
      CO(3) => \sum_mantissa_reg[11]_i_3__0_n_0\,
      CO(2) => \sum_mantissa_reg[11]_i_3__0_n_1\,
      CO(1) => \sum_mantissa_reg[11]_i_3__0_n_2\,
      CO(0) => \sum_mantissa_reg[11]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(11 downto 8),
      O(3 downto 0) => in18(11 downto 8),
      S(3) => \sum_mantissa[11]_i_8__0_n_0\,
      S(2) => \sum_mantissa[11]_i_9__0_n_0\,
      S(1) => \sum_mantissa[11]_i_10__0_n_0\,
      S(0) => \sum_mantissa[11]_i_11__0_n_0\
    );
\sum_mantissa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[12]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[12]\,
      R => '0'
    );
\sum_mantissa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[13]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[13]\,
      R => '0'
    );
\sum_mantissa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[14]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[14]\,
      R => '0'
    );
\sum_mantissa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[15]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[15]\,
      R => '0'
    );
\sum_mantissa_reg[15]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[11]_i_3__0_n_0\,
      CO(3) => \sum_mantissa_reg[15]_i_3__0_n_0\,
      CO(2) => \sum_mantissa_reg[15]_i_3__0_n_1\,
      CO(1) => \sum_mantissa_reg[15]_i_3__0_n_2\,
      CO(0) => \sum_mantissa_reg[15]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(15 downto 12),
      O(3 downto 0) => in18(15 downto 12),
      S(3) => \sum_mantissa[15]_i_8__0_n_0\,
      S(2) => \sum_mantissa[15]_i_9__0_n_0\,
      S(1) => \sum_mantissa[15]_i_10__0_n_0\,
      S(0) => \sum_mantissa[15]_i_11__0_n_0\
    );
\sum_mantissa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[16]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[16]\,
      R => '0'
    );
\sum_mantissa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[17]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[17]\,
      R => '0'
    );
\sum_mantissa_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[18]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[18]\,
      R => '0'
    );
\sum_mantissa_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[19]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[19]\,
      R => '0'
    );
\sum_mantissa_reg[19]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[15]_i_3__0_n_0\,
      CO(3) => \sum_mantissa_reg[19]_i_3__0_n_0\,
      CO(2) => \sum_mantissa_reg[19]_i_3__0_n_1\,
      CO(1) => \sum_mantissa_reg[19]_i_3__0_n_2\,
      CO(0) => \sum_mantissa_reg[19]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(19 downto 16),
      O(3 downto 0) => in18(19 downto 16),
      S(3) => \sum_mantissa[19]_i_8__0_n_0\,
      S(2) => \sum_mantissa[19]_i_9__0_n_0\,
      S(1) => \sum_mantissa[19]_i_10__0_n_0\,
      S(0) => \sum_mantissa[19]_i_11__0_n_0\
    );
\sum_mantissa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[1]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[1]\,
      R => '0'
    );
\sum_mantissa_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[20]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[20]\,
      R => '0'
    );
\sum_mantissa_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[21]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[21]\,
      R => '0'
    );
\sum_mantissa_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[22]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[22]\,
      R => '0'
    );
\sum_mantissa_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[23]_i_1__0_n_0\,
      Q => p_0_in,
      R => '0'
    );
\sum_mantissa_reg[23]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[19]_i_3__0_n_0\,
      CO(3) => \sum_mantissa_reg[23]_i_3__0_n_0\,
      CO(2) => \sum_mantissa_reg[23]_i_3__0_n_1\,
      CO(1) => \sum_mantissa_reg[23]_i_3__0_n_2\,
      CO(0) => \sum_mantissa_reg[23]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(23 downto 20),
      O(3 downto 0) => in18(23 downto 20),
      S(3) => \sum_mantissa[23]_i_8__0_n_0\,
      S(2) => \sum_mantissa[23]_i_9__0_n_0\,
      S(1) => \sum_mantissa[23]_i_10__0_n_0\,
      S(0) => \sum_mantissa[23]_i_11__0_n_0\
    );
\sum_mantissa_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[24]_i_2__0_n_0\,
      Q => p_1_in,
      R => '0'
    );
\sum_mantissa_reg[24]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_mantissa_reg[24]_i_5_n_0\,
      CO(2) => \sum_mantissa_reg[24]_i_5_n_1\,
      CO(1) => \sum_mantissa_reg[24]_i_5_n_2\,
      CO(0) => \sum_mantissa_reg[24]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \sum_mantissa[24]_i_8_n_0\,
      DI(2) => \sum_mantissa[24]_i_9_n_0\,
      DI(1) => \sum_mantissa[24]_i_10_n_0\,
      DI(0) => \sum_mantissa[24]_i_11_n_0\,
      O(3 downto 0) => \NLW_sum_mantissa_reg[24]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[24]_i_12_n_0\,
      S(2) => \sum_mantissa[24]_i_13_n_0\,
      S(1) => \sum_mantissa[24]_i_14_n_0\,
      S(0) => \sum_mantissa[24]_i_15_n_0\
    );
\sum_mantissa_reg[24]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[23]_i_3__0_n_0\,
      CO(3 downto 0) => \NLW_sum_mantissa_reg[24]_i_7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sum_mantissa_reg[24]_i_7_O_UNCONNECTED\(3 downto 1),
      O(0) => in18(24),
      S(3 downto 1) => B"000",
      S(0) => \sum_mantissa[24]_i_16_n_0\
    );
\sum_mantissa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[2]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[2]\,
      R => '0'
    );
\sum_mantissa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[3]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[3]\,
      R => '0'
    );
\sum_mantissa_reg[3]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_mantissa_reg[3]_i_3__0_n_0\,
      CO(2) => \sum_mantissa_reg[3]_i_3__0_n_1\,
      CO(1) => \sum_mantissa_reg[3]_i_3__0_n_2\,
      CO(0) => \sum_mantissa_reg[3]_i_3__0_n_3\,
      CYINIT => \sum_mantissa[3]_i_4__0_n_0\,
      DI(3 downto 0) => \p_1_in__0\(3 downto 0),
      O(3 downto 0) => in18(3 downto 0),
      S(3) => \sum_mantissa[3]_i_9__0_n_0\,
      S(2) => \sum_mantissa[3]_i_10__0_n_0\,
      S(1) => \sum_mantissa[3]_i_11__0_n_0\,
      S(0) => \sum_mantissa[3]_i_12__0_n_0\
    );
\sum_mantissa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[4]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[4]\,
      R => '0'
    );
\sum_mantissa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[5]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[5]\,
      R => '0'
    );
\sum_mantissa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[6]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[6]\,
      R => '0'
    );
\sum_mantissa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[7]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[7]\,
      R => '0'
    );
\sum_mantissa_reg[7]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[3]_i_3__0_n_0\,
      CO(3) => \sum_mantissa_reg[7]_i_3__0_n_0\,
      CO(2) => \sum_mantissa_reg[7]_i_3__0_n_1\,
      CO(1) => \sum_mantissa_reg[7]_i_3__0_n_2\,
      CO(0) => \sum_mantissa_reg[7]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(7 downto 4),
      O(3 downto 0) => in18(7 downto 4),
      S(3) => \sum_mantissa[7]_i_8__0_n_0\,
      S(2) => \sum_mantissa[7]_i_9__0_n_0\,
      S(1) => \sum_mantissa[7]_i_10__0_n_0\,
      S(0) => \sum_mantissa[7]_i_11__0_n_0\
    );
\sum_mantissa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[8]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[8]\,
      R => '0'
    );
\sum_mantissa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[9]_i_1__0_n_0\,
      Q => \sum_mantissa_reg_n_0_[9]\,
      R => '0'
    );
\sum_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \sum[31]_i_1__0_n_0\,
      Q => weighted_sum(31),
      R => '0'
    );
\sum_sgn_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => \B_mantissa_reg_n_0_[20]\,
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => \B_mantissa_reg_n_0_[21]\,
      O => \sum_sgn_i_10__0_n_0\
    );
\sum_sgn_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[19]\,
      I1 => \B_mantissa_reg_n_0_[18]\,
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => \B_mantissa_reg_n_0_[19]\,
      O => \sum_sgn_i_11__0_n_0\
    );
\sum_sgn_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => \B_mantissa_reg_n_0_[16]\,
      I2 => \A_mantissa_reg_n_0_[16]\,
      I3 => \A_mantissa_reg_n_0_[17]\,
      O => \sum_sgn_i_12__0_n_0\
    );
\sum_sgn_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => \A_mantissa_reg_n_0_[23]\,
      I2 => \B_mantissa_reg_n_0_[23]\,
      I3 => \A_mantissa_reg_n_0_[22]\,
      O => \sum_sgn_i_13__0_n_0\
    );
\sum_sgn_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => \A_mantissa_reg_n_0_[20]\,
      I2 => \B_mantissa_reg_n_0_[20]\,
      I3 => \B_mantissa_reg_n_0_[21]\,
      O => \sum_sgn_i_14__0_n_0\
    );
\sum_sgn_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[19]\,
      I1 => \A_mantissa_reg_n_0_[18]\,
      I2 => \B_mantissa_reg_n_0_[18]\,
      I3 => \B_mantissa_reg_n_0_[19]\,
      O => \sum_sgn_i_15__0_n_0\
    );
sum_sgn_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => \A_mantissa_reg_n_0_[16]\,
      I2 => \B_mantissa_reg_n_0_[16]\,
      I3 => \A_mantissa_reg_n_0_[17]\,
      O => sum_sgn_i_16_n_0
    );
\sum_sgn_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => \B_mantissa_reg_n_0_[14]\,
      I2 => \A_mantissa_reg_n_0_[14]\,
      I3 => \A_mantissa_reg_n_0_[15]\,
      O => \sum_sgn_i_18__0_n_0\
    );
\sum_sgn_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => \B_mantissa_reg_n_0_[12]\,
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => \A_mantissa_reg_n_0_[13]\,
      O => \sum_sgn_i_19__0_n_0\
    );
\sum_sgn_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sum_sgn,
      I1 => sum_sgn_i_3_n_0,
      I2 => rst,
      I3 => sum_sgn_reg_n_0,
      O => \sum_sgn_i_1__0_n_0\
    );
\sum_sgn_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \B_mantissa_reg_n_0_[10]\,
      I2 => \A_mantissa_reg_n_0_[10]\,
      I3 => \A_mantissa_reg_n_0_[11]\,
      O => \sum_sgn_i_20__0_n_0\
    );
\sum_sgn_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \B_mantissa_reg_n_0_[8]\,
      I2 => \A_mantissa_reg_n_0_[8]\,
      I3 => \A_mantissa_reg_n_0_[9]\,
      O => \sum_sgn_i_21__0_n_0\
    );
\sum_sgn_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => \A_mantissa_reg_n_0_[14]\,
      I2 => \B_mantissa_reg_n_0_[14]\,
      I3 => \A_mantissa_reg_n_0_[15]\,
      O => \sum_sgn_i_22__0_n_0\
    );
\sum_sgn_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => \A_mantissa_reg_n_0_[12]\,
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => \A_mantissa_reg_n_0_[13]\,
      O => \sum_sgn_i_23__0_n_0\
    );
\sum_sgn_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \A_mantissa_reg_n_0_[10]\,
      I2 => \B_mantissa_reg_n_0_[10]\,
      I3 => \A_mantissa_reg_n_0_[11]\,
      O => \sum_sgn_i_24__0_n_0\
    );
\sum_sgn_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \A_mantissa_reg_n_0_[8]\,
      I2 => \B_mantissa_reg_n_0_[8]\,
      I3 => \A_mantissa_reg_n_0_[9]\,
      O => \sum_sgn_i_25__0_n_0\
    );
\sum_sgn_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \B_mantissa_reg_n_0_[6]\,
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \A_mantissa_reg_n_0_[7]\,
      O => \sum_sgn_i_26__0_n_0\
    );
\sum_sgn_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \B_mantissa_reg_n_0_[4]\,
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \A_mantissa_reg_n_0_[5]\,
      O => \sum_sgn_i_27__0_n_0\
    );
\sum_sgn_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \B_mantissa_reg_n_0_[2]\,
      I2 => \A_mantissa_reg_n_0_[2]\,
      I3 => \A_mantissa_reg_n_0_[3]\,
      O => \sum_sgn_i_28__0_n_0\
    );
\sum_sgn_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => \B_mantissa_reg_n_0_[0]\,
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => \B_mantissa_reg_n_0_[1]\,
      O => \sum_sgn_i_29__0_n_0\
    );
\sum_sgn_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB84700"
    )
        port map (
      I0 => \sum_mantissa_reg[24]_i_5_n_0\,
      I1 => state(0),
      I2 => \sum_sgn_reg_i_4__0_n_3\,
      I3 => B_sgn,
      I4 => A_sgn_reg_n_0,
      O => sum_sgn
    );
sum_sgn_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B8FFB8"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_7__0_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_3\,
      I2 => \FSM_sequential_state[2]_i_8__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => state(2),
      O => sum_sgn_i_3_n_0
    );
\sum_sgn_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \A_mantissa_reg_n_0_[6]\,
      I2 => \B_mantissa_reg_n_0_[6]\,
      I3 => \A_mantissa_reg_n_0_[7]\,
      O => \sum_sgn_i_30__0_n_0\
    );
\sum_sgn_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \A_mantissa_reg_n_0_[4]\,
      I2 => \B_mantissa_reg_n_0_[4]\,
      I3 => \A_mantissa_reg_n_0_[5]\,
      O => \sum_sgn_i_31__0_n_0\
    );
\sum_sgn_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \A_mantissa_reg_n_0_[2]\,
      I2 => \B_mantissa_reg_n_0_[2]\,
      I3 => \A_mantissa_reg_n_0_[3]\,
      O => \sum_sgn_i_32__0_n_0\
    );
sum_sgn_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => \A_mantissa_reg_n_0_[0]\,
      I2 => \B_mantissa_reg_n_0_[0]\,
      I3 => \B_mantissa_reg_n_0_[1]\,
      O => sum_sgn_i_33_n_0
    );
\sum_sgn_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => \B_mantissa_reg_n_0_[24]\,
      O => \sum_sgn_i_6__0_n_0\
    );
sum_sgn_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => \A_mantissa_reg_n_0_[24]\,
      O => sum_sgn_i_7_n_0
    );
\sum_sgn_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => \A_mantissa_reg_n_0_[22]\,
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => \B_mantissa_reg_n_0_[23]\,
      O => \sum_sgn_i_9__0_n_0\
    );
sum_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \sum_sgn_i_1__0_n_0\,
      Q => sum_sgn_reg_n_0,
      R => '0'
    );
sum_sgn_reg_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_sgn_reg_i_17_n_0,
      CO(2) => sum_sgn_reg_i_17_n_1,
      CO(1) => sum_sgn_reg_i_17_n_2,
      CO(0) => sum_sgn_reg_i_17_n_3,
      CYINIT => '1',
      DI(3) => \sum_sgn_i_26__0_n_0\,
      DI(2) => \sum_sgn_i_27__0_n_0\,
      DI(1) => \sum_sgn_i_28__0_n_0\,
      DI(0) => \sum_sgn_i_29__0_n_0\,
      O(3 downto 0) => NLW_sum_sgn_reg_i_17_O_UNCONNECTED(3 downto 0),
      S(3) => \sum_sgn_i_30__0_n_0\,
      S(2) => \sum_sgn_i_31__0_n_0\,
      S(1) => \sum_sgn_i_32__0_n_0\,
      S(0) => sum_sgn_i_33_n_0
    );
\sum_sgn_reg_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sgn_reg_i_5_n_0,
      CO(3 downto 1) => \NLW_sum_sgn_reg_i_4__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum_sgn_reg_i_4__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sum_sgn_i_6__0_n_0\,
      O(3 downto 0) => \NLW_sum_sgn_reg_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => sum_sgn_i_7_n_0
    );
sum_sgn_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sgn_reg_i_8_n_0,
      CO(3) => sum_sgn_reg_i_5_n_0,
      CO(2) => sum_sgn_reg_i_5_n_1,
      CO(1) => sum_sgn_reg_i_5_n_2,
      CO(0) => sum_sgn_reg_i_5_n_3,
      CYINIT => '0',
      DI(3) => \sum_sgn_i_9__0_n_0\,
      DI(2) => \sum_sgn_i_10__0_n_0\,
      DI(1) => \sum_sgn_i_11__0_n_0\,
      DI(0) => \sum_sgn_i_12__0_n_0\,
      O(3 downto 0) => NLW_sum_sgn_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => \sum_sgn_i_13__0_n_0\,
      S(2) => \sum_sgn_i_14__0_n_0\,
      S(1) => \sum_sgn_i_15__0_n_0\,
      S(0) => sum_sgn_i_16_n_0
    );
sum_sgn_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sgn_reg_i_17_n_0,
      CO(3) => sum_sgn_reg_i_8_n_0,
      CO(2) => sum_sgn_reg_i_8_n_1,
      CO(1) => sum_sgn_reg_i_8_n_2,
      CO(0) => sum_sgn_reg_i_8_n_3,
      CYINIT => '0',
      DI(3) => \sum_sgn_i_18__0_n_0\,
      DI(2) => \sum_sgn_i_19__0_n_0\,
      DI(1) => \sum_sgn_i_20__0_n_0\,
      DI(0) => \sum_sgn_i_21__0_n_0\,
      O(3 downto 0) => NLW_sum_sgn_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => \sum_sgn_i_22__0_n_0\,
      S(2) => \sum_sgn_i_23__0_n_0\,
      S(1) => \sum_sgn_i_24__0_n_0\,
      S(0) => \sum_sgn_i_25__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Control_0_0_FPU_adder_4 is
  port (
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sum_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 22 downto 0 );
    clk : in STD_LOGIC;
    A_sgn_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mul_done : in STD_LOGIC;
    \FSM_sequential_cur_state_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    start_delta : in STD_LOGIC;
    rst_adder_async : in STD_LOGIC;
    \B_mantissa_reg[6]_0\ : in STD_LOGIC;
    \B_mantissa_reg[14]_0\ : in STD_LOGIC;
    \B_mantissa_reg[17]_0\ : in STD_LOGIC;
    \B_mantissa_reg[16]_0\ : in STD_LOGIC;
    \B_mantissa_reg[15]_0\ : in STD_LOGIC;
    \B_mantissa_reg[13]_0\ : in STD_LOGIC;
    \B_mantissa_reg[11]_0\ : in STD_LOGIC;
    \B_mantissa_reg[9]_0\ : in STD_LOGIC;
    \B_mantissa_reg[4]_0\ : in STD_LOGIC;
    \corrected_w[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sel_corrected_w : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \corrected_w[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Control_0_0_FPU_adder_4 : entity is "FPU_adder";
end design_1_Control_0_0_FPU_adder_4;

architecture STRUCTURE of design_1_Control_0_0_FPU_adder_4 is
  signal A_exp0 : STD_LOGIC;
  signal \A_exp[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \A_exp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal A_mantissa : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal A_mantissa11_in : STD_LOGIC;
  signal \A_mantissa1_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \A_mantissa1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \A_mantissa1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \A_mantissa1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \A_mantissa1_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \A_mantissa1_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \A_mantissa1_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \A_mantissa5_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \A_mantissa5_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa5_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa5_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa5_carry__0_n_0\ : STD_LOGIC;
  signal \A_mantissa5_carry__0_n_1\ : STD_LOGIC;
  signal \A_mantissa5_carry__0_n_2\ : STD_LOGIC;
  signal \A_mantissa5_carry__0_n_3\ : STD_LOGIC;
  signal \A_mantissa5_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \A_mantissa5_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa5_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa5_carry_i_4__1_n_0\ : STD_LOGIC;
  signal A_mantissa5_carry_n_0 : STD_LOGIC;
  signal A_mantissa5_carry_n_1 : STD_LOGIC;
  signal A_mantissa5_carry_n_2 : STD_LOGIC;
  signal A_mantissa5_carry_n_3 : STD_LOGIC;
  signal A_mantissa60 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \A_mantissa[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_10__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_11__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_12__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_2__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_3__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_4__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_5__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_6__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_7__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_8__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_9__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_10__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_11__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_2__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_3__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_4__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_5__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_6__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_7__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_8__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_9__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_10__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_11__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_12__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_6__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_7__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_8__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_9__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_10__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_2__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_3__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_5__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_6__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_7__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_8__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_9__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_10__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_11__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_12__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_2__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_3__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_5__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_6__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_7__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_8__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_9__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_10__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_11__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_2__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_3__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_5__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_6__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_7__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_8__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_9__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_10__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_11__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_12__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_3__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_5__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_6__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_7__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_8__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_9__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_10__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_11__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_12__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_13__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_14__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_15__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_16__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_2__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_3__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_5__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_6__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_7__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_8__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_9__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_2__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_3__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_4__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_5__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_6__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_7__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_8__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_9__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_2__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_3__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_4__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_5__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_6__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_7__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_8__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_4__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_5__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_6__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_7__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_2__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_3__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_4__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_5__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_6__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_7__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_8__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_9__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_10__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_11__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_12__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_13__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_2__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_3__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_4__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_5__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_6__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_7__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_8__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_9__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_10__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_11__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_12__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_13__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_2__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_3__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_4__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_5__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_6__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_7__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_8__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_9__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_2__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_3__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_4__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_5__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_10__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_11__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_13__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_14__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_15__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_16__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_17__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_18__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_19__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_20__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_21__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_22__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_23__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_24__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_25__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_3__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_4__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_5__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_6__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_7__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_8__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_9__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_10__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_11__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_12__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_4__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_5__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_6__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_7__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_8__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_9__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_10__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_3__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_4__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_5__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_6__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_7__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_8__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_9__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_10__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_11__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_7__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_8__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_9__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_2__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_3__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_4__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_5__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_6__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_7__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_8__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_9__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_3__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_5__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_6__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_7__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_8__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_9__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_3__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_4__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_7__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_8__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_9__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_5__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_6__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_7__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_8__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_9__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_10__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_11__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_2__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_3__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_4__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_5__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_6__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_7__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_8__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_9__2_n_0\ : STD_LOGIC;
  signal \A_mantissa_reg[24]_i_12__0_n_3\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[23]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[24]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal A_sgn_reg_n_0 : STD_LOGIC;
  signal B_exp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B_mantissa : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \B_mantissa5_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \B_mantissa5_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \B_mantissa5_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa5_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa5_carry__0_n_0\ : STD_LOGIC;
  signal \B_mantissa5_carry__0_n_1\ : STD_LOGIC;
  signal \B_mantissa5_carry__0_n_2\ : STD_LOGIC;
  signal \B_mantissa5_carry__0_n_3\ : STD_LOGIC;
  signal \B_mantissa5_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \B_mantissa5_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \B_mantissa5_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa5_carry_i_4__1_n_0\ : STD_LOGIC;
  signal B_mantissa5_carry_n_0 : STD_LOGIC;
  signal B_mantissa5_carry_n_1 : STD_LOGIC;
  signal B_mantissa5_carry_n_2 : STD_LOGIC;
  signal B_mantissa5_carry_n_3 : STD_LOGIC;
  signal B_mantissa60 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \B_mantissa[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_10__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_11__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_2__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_3__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_4__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_5__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_6__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_7__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_8__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_9__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_10__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_11__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_4__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_5__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_6__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_7__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_8__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_9__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_10__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_6__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_7__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_8__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_9__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_10__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_3__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_4__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_5__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_6__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_7__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_8__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_9__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_10__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_11__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_12__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_3__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_4__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_5__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_6__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_7__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_8__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_9__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_10__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_11__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_3__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_4__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_5__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_6__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_7__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_8__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_9__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_10__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_11__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_12__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_13__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_3__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_4__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_5__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_6__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_7__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_8__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_9__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_10__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_11__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_12__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_13__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_14__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_15__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_16__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_17__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_18__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_3__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_4__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_5__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_6__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_7__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_9__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_2__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_3__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_4__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_5__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_6__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_7__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_8__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_9__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_2__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_3__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_4__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_5__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_6__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_7__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_8__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_4__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_6__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_7__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_8__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_10__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_11__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_2__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_3__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_4__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_5__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_6__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_7__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_8__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_9__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_10__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_2__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_5__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_6__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_7__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_8__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_9__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_10__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_11__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_12__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_13__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_14__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_15__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_16__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_2__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_3__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_4__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_5__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_6__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_7__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_8__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_9__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_2__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_3__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_4__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_5__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_10__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_11__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_12__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_13__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_14__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_15__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_17__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_18__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_19__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_20__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_21__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_22__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_23__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_24__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_25__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_3__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_4__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_5__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_6__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_7__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_8__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_9__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_3__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_4__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_5__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_6__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_7__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_8__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_9__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_3__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_5__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_6__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_7__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_9__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_10__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_11__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_12__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_6__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_7__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_9__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_2__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_3__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_5__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_7__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_8__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_9__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_10__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_11__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_3__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_4__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_5__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_6__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_7__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_8__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_9__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_10__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_3__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_4__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_7__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_8__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_9__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_6__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_7__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_8__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_9__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_10__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_11__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_4__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_5__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_6__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_7__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_8__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_9__1_n_0\ : STD_LOGIC;
  signal \B_mantissa_reg[24]_i_16__0_n_3\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[23]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[24]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal B_sgn : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5__3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal adder_done : STD_LOGIC;
  signal corrected_w2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i__carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__7_n_0\ : STD_LOGIC;
  signal in18 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_4\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_5\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_6\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_7\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal rst_adder : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sum0 : STD_LOGIC;
  signal sum_exp0 : STD_LOGIC;
  signal \sum_exp[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_exp[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_exp[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_exp[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_exp[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_exp[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_exp[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_6__2_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[7]\ : STD_LOGIC;
  signal sum_mantissa0 : STD_LOGIC;
  signal \sum_mantissa0_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__0_n_1\ : STD_LOGIC;
  signal \sum_mantissa0_carry__0_n_2\ : STD_LOGIC;
  signal \sum_mantissa0_carry__0_n_3\ : STD_LOGIC;
  signal \sum_mantissa0_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__1_i_8__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__1_n_1\ : STD_LOGIC;
  signal \sum_mantissa0_carry__1_n_2\ : STD_LOGIC;
  signal \sum_mantissa0_carry__1_n_3\ : STD_LOGIC;
  signal \sum_mantissa0_carry__2_i_5__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__2_i_6__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__2_i_7__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__2_i_8__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__2_n_1\ : STD_LOGIC;
  signal \sum_mantissa0_carry__2_n_2\ : STD_LOGIC;
  signal \sum_mantissa0_carry__2_n_3\ : STD_LOGIC;
  signal \sum_mantissa0_carry__3_i_5__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__3_i_6__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__3_i_7__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__3_i_8__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__3_n_1\ : STD_LOGIC;
  signal \sum_mantissa0_carry__3_n_2\ : STD_LOGIC;
  signal \sum_mantissa0_carry__3_n_3\ : STD_LOGIC;
  signal \sum_mantissa0_carry__4_i_5__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__4_i_6__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__4_i_7__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__4_i_8__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__4_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__4_n_1\ : STD_LOGIC;
  signal \sum_mantissa0_carry__4_n_2\ : STD_LOGIC;
  signal \sum_mantissa0_carry__4_n_3\ : STD_LOGIC;
  signal \sum_mantissa0_carry__5_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry_i_8__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry_i_9__1_n_0\ : STD_LOGIC;
  signal sum_mantissa0_carry_n_0 : STD_LOGIC;
  signal sum_mantissa0_carry_n_1 : STD_LOGIC;
  signal sum_mantissa0_carry_n_2 : STD_LOGIC;
  signal sum_mantissa0_carry_n_3 : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \sum_mantissa[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[10]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[13]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[14]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[17]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[18]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[20]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[21]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[21]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[22]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[22]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_3__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[5]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[9]_i_2__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal sum_sgn : STD_LOGIC;
  signal \sum_sgn_i_1__3_n_0\ : STD_LOGIC;
  signal sum_sgn_reg_n_0 : STD_LOGIC;
  signal \NLW_A_mantissa1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_A_mantissa1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_A_mantissa_reg[24]_i_12__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_A_mantissa_reg[24]_i_12__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_mantissa_reg[24]_i_16__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_mantissa_reg[24]_i_16__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__5/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_inferred__5/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sum_mantissa0_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa0_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_mantissa1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa1_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_mantissa1_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \A_mantissa[0]_i_5__1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_10__2\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_12__1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_2__3\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_7__3\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_8__3\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_11__1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_2__3\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_7__3\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_10__2\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_12__1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_2__3\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_4__3\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_6__3\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_10__2\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_2__3\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_4__1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_5__3\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_8__2\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_11__2\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_2__3\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_4__1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_5__3\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_8__3\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_10__2\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_2__3\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_4__1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_5__3\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_11__2\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_2__3\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_4__1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_7__3\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \A_mantissa[17]_i_14__1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \A_mantissa[17]_i_15__1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \A_mantissa[17]_i_2__3\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \A_mantissa[17]_i_4__1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_4__3\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_7__2\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_9__2\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \A_mantissa[19]_i_7__3\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \A_mantissa[1]_i_7__2\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \A_mantissa[20]_i_5__3\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \A_mantissa[20]_i_8__3\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_12__2\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_13__2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_2__3\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_7__3\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_8__2\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \A_mantissa[22]_i_11__2\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \A_mantissa[22]_i_12__3\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \A_mantissa[22]_i_13__2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \A_mantissa[22]_i_5__3\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \A_mantissa[22]_i_6__3\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \A_mantissa[23]_i_3__3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_10__2\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_11__2\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_14__3\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_17__2\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_18__3\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_19__3\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_20__2\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_21__2\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_22__2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_23__2\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_25__3\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_4__3\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_12__1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_7__1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_9__2\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \A_mantissa[3]_i_10__1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \A_mantissa[3]_i_2__3\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \A_mantissa[3]_i_5__3\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_11__1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_4__3\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_6__1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_8__1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_9__2\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \A_mantissa[5]_i_2__3\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \A_mantissa[5]_i_3__2\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \A_mantissa[5]_i_5__2\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \A_mantissa[5]_i_8__2\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \A_mantissa[6]_i_4__1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \A_mantissa[6]_i_7__2\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \A_mantissa[7]_i_2__3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \A_mantissa[7]_i_6__1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \A_mantissa[7]_i_7__2\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_5__3\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_6__2\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_8__2\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_11__2\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_6__2\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_7__3\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \B_mantissa[0]_i_3__1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \B_mantissa[10]_i_10__2\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \B_mantissa[10]_i_11__2\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \B_mantissa[10]_i_4__2\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_11__2\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_3__1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_7__3\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_8__2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_10__1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_3__3\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_4__3\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_6__3\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_4__3\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_7__2\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_9__2\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_11__2\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_4__3\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_5__3\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_8__3\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \B_mantissa[15]_i_10__2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \B_mantissa[15]_i_4__3\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \B_mantissa[15]_i_5__3\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_11__2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_12__2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_4__3\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_6__3\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \B_mantissa[17]_i_16__2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \B_mantissa[17]_i_4__3\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_4__3\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_7__3\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_9__3\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \B_mantissa[19]_i_7__3\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \B_mantissa[1]_i_7__2\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \B_mantissa[1]_i_8__1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \B_mantissa[20]_i_10__1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \B_mantissa[20]_i_5__3\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \B_mantissa[20]_i_6__3\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \B_mantissa[20]_i_7__3\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \B_mantissa[21]_i_3__1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \B_mantissa[21]_i_5__3\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \B_mantissa[21]_i_6__3\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \B_mantissa[21]_i_9__1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_12__1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_13__1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_14__1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_15__0\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_6__3\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_7__3\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \B_mantissa[23]_i_2__2\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_10__3\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_11__3\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_14__2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_15__3\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_18__2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_19__2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_20__2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_21__2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_22__2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_23__1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_24__2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_25__2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_6__2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_7__3\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_8__3\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \B_mantissa[2]_i_2__2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \B_mantissa[2]_i_9__2\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \B_mantissa[3]_i_5__3\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \B_mantissa[3]_i_9__2\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_10__2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_11__1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_4__3\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_5__3\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_7__2\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_8__0\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \B_mantissa[5]_i_3__3\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \B_mantissa[5]_i_4__1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \B_mantissa[5]_i_7__2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \B_mantissa[5]_i_8__2\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \B_mantissa[6]_i_10__1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \B_mantissa[6]_i_3__3\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \B_mantissa[6]_i_5__2\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \B_mantissa[6]_i_7__2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \B_mantissa[7]_i_3__3\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \B_mantissa[7]_i_8__2\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_5__2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_6__2\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_8__2\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_11__0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_7__3\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_8__3\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \FSM_sequential_cur_state[0]_i_1__1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \FSM_sequential_cur_state[2]_i_1__1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2__3\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_3__2\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_5__3\ : label is "soft_lutpair358";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "align_state:001,addition_state:010,output_state:100,normalize_state:011,wait_state:000,iSTATE:101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "align_state:001,addition_state:010,output_state:100,normalize_state:011,wait_state:000,iSTATE:101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "align_state:001,addition_state:010,output_state:100,normalize_state:011,wait_state:000,iSTATE:101";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_inferred__5/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_inferred__5/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sum_mantissa0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of sum_mantissa0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa0_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa0_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa0_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa0_carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa0_carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \sum_mantissa1_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sum_mantissa1_inferred__0/i__carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sum_mantissa1_inferred__0/i__carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sum_mantissa1_inferred__0/i__carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \sum_mantissa[0]_i_2__3\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \sum_mantissa[23]_i_2__3\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \sum_mantissa[24]_i_3__3\ : label is "soft_lutpair388";
begin
  \FSM_sequential_state_reg[0]_0\(0) <= \^fsm_sequential_state_reg[0]_0\(0);
\A_exp[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \A_exp[7]_i_2__1_n_0\,
      I1 => state(1),
      I2 => mul_done,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      O => A_exp0
    );
\A_exp[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => \FSM_sequential_cur_state_reg[2]\(2),
      I1 => \FSM_sequential_cur_state_reg[2]\(1),
      I2 => rst_adder_async,
      I3 => state(2),
      O => \A_exp[7]_i_2__1_n_0\
    );
\A_exp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(23),
      Q => \A_exp__0\(0),
      R => '0'
    );
\A_exp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(24),
      Q => \A_exp__0\(1),
      R => '0'
    );
\A_exp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(25),
      Q => \A_exp__0\(2),
      R => '0'
    );
\A_exp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(26),
      Q => \A_exp__0\(3),
      R => '0'
    );
\A_exp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(27),
      Q => \A_exp__0\(4),
      R => '0'
    );
\A_exp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(28),
      Q => \A_exp__0\(5),
      R => '0'
    );
\A_exp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(29),
      Q => \A_exp__0\(6),
      R => '0'
    );
\A_exp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(30),
      Q => \A_exp__0\(7),
      R => '0'
    );
\A_mantissa1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \A_mantissa1_inferred__1/i__carry_n_0\,
      CO(2) => \A_mantissa1_inferred__1/i__carry_n_1\,
      CO(1) => \A_mantissa1_inferred__1/i__carry_n_2\,
      CO(0) => \A_mantissa1_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__5_n_0\,
      DI(2) => \i__carry_i_2__5_n_0\,
      DI(1) => \i__carry_i_3__5_n_0\,
      DI(0) => \i__carry_i_4__5_n_0\,
      O(3 downto 0) => \NLW_A_mantissa1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__7_n_0\,
      S(2) => \i__carry_i_6__7_n_0\,
      S(1) => \i__carry_i_7__7_n_0\,
      S(0) => \i__carry_i_8__7_n_0\
    );
\A_mantissa1_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => A_mantissa11_in,
      CO(2) => \A_mantissa1_inferred__2/i__carry_n_1\,
      CO(1) => \A_mantissa1_inferred__2/i__carry_n_2\,
      CO(0) => \A_mantissa1_inferred__2/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__6_n_0\,
      DI(2) => \i__carry_i_2__6_n_0\,
      DI(1) => \i__carry_i_3__6_n_0\,
      DI(0) => \i__carry_i_4__6_n_0\,
      O(3 downto 0) => \NLW_A_mantissa1_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__5_n_0\,
      S(2) => \i__carry_i_6__5_n_0\,
      S(1) => \i__carry_i_7__5_n_0\,
      S(0) => \i__carry_i_8__5_n_0\
    );
A_mantissa5_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => A_mantissa5_carry_n_0,
      CO(2) => A_mantissa5_carry_n_1,
      CO(1) => A_mantissa5_carry_n_2,
      CO(0) => A_mantissa5_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B_exp(3 downto 0),
      O(3 downto 0) => A_mantissa60(3 downto 0),
      S(3) => \A_mantissa5_carry_i_1__1_n_0\,
      S(2) => \A_mantissa5_carry_i_2__1_n_0\,
      S(1) => \A_mantissa5_carry_i_3__1_n_0\,
      S(0) => \A_mantissa5_carry_i_4__1_n_0\
    );
\A_mantissa5_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => A_mantissa5_carry_n_0,
      CO(3) => \A_mantissa5_carry__0_n_0\,
      CO(2) => \A_mantissa5_carry__0_n_1\,
      CO(1) => \A_mantissa5_carry__0_n_2\,
      CO(0) => \A_mantissa5_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B_exp(7 downto 4),
      O(3 downto 0) => A_mantissa60(7 downto 4),
      S(3) => \A_mantissa5_carry__0_i_1__1_n_0\,
      S(2) => \A_mantissa5_carry__0_i_2__1_n_0\,
      S(1) => \A_mantissa5_carry__0_i_3__1_n_0\,
      S(0) => \A_mantissa5_carry__0_i_4__1_n_0\
    );
\A_mantissa5_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(7),
      I1 => \A_exp__0\(7),
      O => \A_mantissa5_carry__0_i_1__1_n_0\
    );
\A_mantissa5_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      O => \A_mantissa5_carry__0_i_2__1_n_0\
    );
\A_mantissa5_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(5),
      I1 => \A_exp__0\(5),
      O => \A_mantissa5_carry__0_i_3__1_n_0\
    );
\A_mantissa5_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      O => \A_mantissa5_carry__0_i_4__1_n_0\
    );
\A_mantissa5_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(3),
      I1 => \A_exp__0\(3),
      O => \A_mantissa5_carry_i_1__1_n_0\
    );
\A_mantissa5_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      O => \A_mantissa5_carry_i_2__1_n_0\
    );
\A_mantissa5_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(1),
      I1 => \A_exp__0\(1),
      O => \A_mantissa5_carry_i_3__1_n_0\
    );
\A_mantissa5_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      O => \A_mantissa5_carry_i_4__1_n_0\
    );
\A_mantissa[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A3A0A3A3A0A0A0A"
    )
        port map (
      I0 => A_sgn_reg_0(0),
      I1 => \A_mantissa[0]_i_2__3_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \A_mantissa[0]_i_3__3_n_0\,
      I4 => \A_mantissa_reg_n_0_[0]\,
      I5 => \A_mantissa[0]_i_4__2_n_0\,
      O => A_mantissa(0)
    );
\A_mantissa[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      I5 => \A_mantissa[24]_i_16__3_n_0\,
      O => \A_mantissa[0]_i_2__3_n_0\
    );
\A_mantissa[0]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA80"
    )
        port map (
      I0 => \A_mantissa_reg[24]_i_12__0_n_3\,
      I1 => \A_mantissa[0]_i_5__1_n_0\,
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(7),
      I4 => A_mantissa60(5),
      I5 => A_mantissa60(6),
      O => \A_mantissa[0]_i_3__3_n_0\
    );
\A_mantissa[0]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \A_mantissa[0]_i_6__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[1]_i_4__3_n_0\,
      I3 => \A_mantissa[21]_i_12__2_n_0\,
      O => \A_mantissa[0]_i_4__2_n_0\
    );
\A_mantissa[0]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      O => \A_mantissa[0]_i_5__1_n_0\
    );
\A_mantissa[0]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \A_mantissa[2]_i_11__2_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[2]_i_12__1_n_0\,
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[4]_i_11__1_n_0\,
      I5 => \A_mantissa[0]_i_7__0_n_0\,
      O => \A_mantissa[0]_i_6__1_n_0\
    );
\A_mantissa[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => \A_mantissa_reg_n_0_[8]\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa_reg_n_0_[16]\,
      I4 => A_mantissa60(4),
      I5 => \A_mantissa_reg_n_0_[0]\,
      O => \A_mantissa[0]_i_7__0_n_0\
    );
\A_mantissa[10]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[12]_i_11__2_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[10]_i_11__2_n_0\,
      O => \A_mantissa[10]_i_10__2_n_0\
    );
\A_mantissa[10]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDCFDDFFFF0000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[14]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[10]_i_12__1_n_0\,
      I5 => A_mantissa60(2),
      O => \A_mantissa[10]_i_11__2_n_0\
    );
\A_mantissa[10]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFDD"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[10]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => A_mantissa60(3),
      O => \A_mantissa[10]_i_12__1_n_0\
    );
\A_mantissa[10]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \A_mantissa[10]_i_2__3_n_0\,
      I1 => \A_mantissa[10]_i_3__2_n_0\,
      I2 => \A_mantissa_reg_n_0_[10]\,
      I3 => \A_mantissa[10]_i_4__2_n_0\,
      I4 => \A_mantissa[10]_i_5__3_n_0\,
      I5 => \A_mantissa[10]_i_6__3_n_0\,
      O => A_mantissa(10)
    );
\A_mantissa[10]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(10),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[10]_i_2__3_n_0\
    );
\A_mantissa[10]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555450055555555"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__3_n_0\,
      I1 => \A_mantissa[22]_i_7__3_n_0\,
      I2 => A_mantissa60(4),
      I3 => \A_mantissa[22]_i_6__3_n_0\,
      I4 => \A_mantissa[12]_i_6__3_n_0\,
      I5 => \A_mantissa[24]_i_9__1_n_0\,
      O => \A_mantissa[10]_i_3__2_n_0\
    );
\A_mantissa[10]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004744FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[10]_i_7__3_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[10]_i_8__3_n_0\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[24]_i_16__3_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[10]_i_4__2_n_0\
    );
\A_mantissa[10]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB3BC808"
    )
        port map (
      I0 => \A_mantissa[10]_i_9__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[12]_i_8__2_n_0\,
      I4 => \A_mantissa[11]_i_7__3_n_0\,
      I5 => \A_mantissa[2]_i_3__2_n_0\,
      O => \A_mantissa[10]_i_5__3_n_0\
    );
\A_mantissa[10]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747FF00FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[11]_i_8__2_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[11]_i_9__2_n_0\,
      I3 => \A_mantissa[10]_i_10__2_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[21]_i_12__2_n_0\,
      O => \A_mantissa[10]_i_6__3_n_0\
    );
\A_mantissa[10]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9DD5"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      O => \A_mantissa[10]_i_7__3_n_0\
    );
\A_mantissa[10]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(3),
      O => \A_mantissa[10]_i_8__3_n_0\
    );
\A_mantissa[10]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080F000000"
    )
        port map (
      I0 => \A_mantissa[22]_i_7__3_n_0\,
      I1 => \A_mantissa_reg_n_0_[7]\,
      I2 => \A_mantissa[2]_i_8__2_n_0\,
      I3 => \A_mantissa_reg_n_0_[3]\,
      I4 => A_mantissa60(3),
      I5 => \A_mantissa[4]_i_6__1_n_0\,
      O => \A_mantissa[10]_i_9__2_n_0\
    );
\A_mantissa[11]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00A000C000C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[8]\,
      I1 => \A_mantissa_reg_n_0_[0]\,
      I2 => \A_mantissa[4]_i_6__1_n_0\,
      I3 => \A_mantissa[2]_i_8__2_n_0\,
      I4 => \A_mantissa_reg_n_0_[4]\,
      I5 => \A_mantissa[22]_i_7__3_n_0\,
      O => \A_mantissa[11]_i_10__2_n_0\
    );
\A_mantissa[11]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[19]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[11]\,
      I3 => A_mantissa60(4),
      O => \A_mantissa[11]_i_11__1_n_0\
    );
\A_mantissa[11]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \A_mantissa[11]_i_2__3_n_0\,
      I1 => \A_mantissa[11]_i_3__3_n_0\,
      I2 => \A_mantissa_reg_n_0_[11]\,
      I3 => \A_mantissa[11]_i_4__3_n_0\,
      I4 => \A_mantissa[11]_i_5__3_n_0\,
      I5 => \A_mantissa[11]_i_6__3_n_0\,
      O => A_mantissa(11)
    );
\A_mantissa[11]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(11),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[11]_i_2__3_n_0\
    );
\A_mantissa[11]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455040055555555"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__3_n_0\,
      I1 => \A_mantissa[24]_i_10__2_n_0\,
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[12]_i_6__3_n_0\,
      I5 => \A_mantissa[24]_i_9__1_n_0\,
      O => \A_mantissa[11]_i_3__3_n_0\
    );
\A_mantissa[11]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000622AFFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[24]_i_16__3_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[11]_i_4__3_n_0\
    );
\A_mantissa[11]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEC2320"
    )
        port map (
      I0 => \A_mantissa[12]_i_8__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[14]_i_10__2_n_0\,
      I4 => \A_mantissa[11]_i_7__3_n_0\,
      I5 => \A_mantissa[2]_i_3__2_n_0\,
      O => \A_mantissa[11]_i_5__3_n_0\
    );
\A_mantissa[11]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF470047FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[11]_i_8__2_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[11]_i_9__2_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[12]_i_10__2_n_0\,
      I5 => \A_mantissa[21]_i_12__2_n_0\,
      O => \A_mantissa[11]_i_6__3_n_0\
    );
\A_mantissa[11]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[11]_i_10__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[13]_i_9__2_n_0\,
      O => \A_mantissa[11]_i_7__3_n_0\
    );
\A_mantissa[11]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[17]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa_reg_n_0_[13]\,
      I5 => A_mantissa60(4),
      O => \A_mantissa[11]_i_8__2_n_0\
    );
\A_mantissa[11]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[15]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[11]_i_11__1_n_0\,
      O => \A_mantissa[11]_i_9__2_n_0\
    );
\A_mantissa[12]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[14]_i_12__1_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[12]_i_11__2_n_0\,
      O => \A_mantissa[12]_i_10__2_n_0\
    );
\A_mantissa[12]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F3FFFFF5F30000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => \A_mantissa_reg_n_0_[16]\,
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[12]_i_12__1_n_0\,
      O => \A_mantissa[12]_i_11__2_n_0\
    );
\A_mantissa[12]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFDD"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[12]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => A_mantissa60(3),
      O => \A_mantissa[12]_i_12__1_n_0\
    );
\A_mantissa[12]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABABAA"
    )
        port map (
      I0 => \A_mantissa[12]_i_2__3_n_0\,
      I1 => \A_mantissa[12]_i_3__2_n_0\,
      I2 => \A_mantissa[12]_i_4__3_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[13]_i_5__3_n_0\,
      I5 => \A_mantissa[12]_i_5__3_n_0\,
      O => A_mantissa(12)
    );
\A_mantissa[12]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(12),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[12]_i_2__3_n_0\
    );
\A_mantissa[12]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00BAFFFF"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__3_n_0\,
      I1 => \A_mantissa[12]_i_6__3_n_0\,
      I2 => \A_mantissa[24]_i_9__1_n_0\,
      I3 => \A_mantissa_reg_n_0_[12]\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \A_mantissa[12]_i_7__2_n_0\,
      O => \A_mantissa[12]_i_3__2_n_0\
    );
\A_mantissa[12]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04C4"
    )
        port map (
      I0 => \A_mantissa[12]_i_8__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[14]_i_10__2_n_0\,
      I4 => \A_mantissa[2]_i_3__2_n_0\,
      O => \A_mantissa[12]_i_4__3_n_0\
    );
\A_mantissa[12]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5DF5555"
    )
        port map (
      I0 => \A_mantissa[12]_i_9__2_n_0\,
      I1 => \A_mantissa[13]_i_10__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[12]_i_10__2_n_0\,
      I4 => \A_mantissa[21]_i_12__2_n_0\,
      O => \A_mantissa[12]_i_5__3_n_0\
    );
\A_mantissa[12]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA85F7F"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      I4 => A_mantissa60(4),
      O => \A_mantissa[12]_i_6__3_n_0\
    );
\A_mantissa[12]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155440001554000"
    )
        port map (
      I0 => \A_mantissa[24]_i_16__3_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[12]_i_7__2_n_0\
    );
\A_mantissa[12]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00A000C000C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => \A_mantissa_reg_n_0_[1]\,
      I2 => \A_mantissa[4]_i_6__1_n_0\,
      I3 => \A_mantissa[2]_i_8__2_n_0\,
      I4 => \A_mantissa_reg_n_0_[5]\,
      I5 => \A_mantissa[22]_i_7__3_n_0\,
      O => \A_mantissa[12]_i_8__2_n_0\
    );
\A_mantissa[12]_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10555555"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__3_n_0\,
      I1 => \A_mantissa[4]_i_6__1_n_0\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[22]_i_5__3_n_0\,
      I4 => \A_mantissa[24]_i_9__1_n_0\,
      O => \A_mantissa[12]_i_9__2_n_0\
    );
\A_mantissa[13]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[15]_i_11__2_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[11]_i_8__2_n_0\,
      O => \A_mantissa[13]_i_10__2_n_0\
    );
\A_mantissa[13]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAAABAB"
    )
        port map (
      I0 => \A_mantissa[13]_i_2__3_n_0\,
      I1 => \A_mantissa[13]_i_3__3_n_0\,
      I2 => \A_mantissa[13]_i_4__1_n_0\,
      I3 => \A_mantissa[13]_i_5__3_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[13]_i_6__2_n_0\,
      O => A_mantissa(13)
    );
\A_mantissa[13]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(13),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[13]_i_2__3_n_0\
    );
\A_mantissa[13]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1F1FFF"
    )
        port map (
      I0 => \A_mantissa[13]_i_7__3_n_0\,
      I1 => \A_mantissa_reg_n_0_[13]\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \A_mantissa[24]_i_16__3_n_0\,
      I4 => \A_mantissa[13]_i_8__2_n_0\,
      O => \A_mantissa[13]_i_3__3_n_0\
    );
\A_mantissa[13]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAABAF"
    )
        port map (
      I0 => \A_mantissa[2]_i_3__2_n_0\,
      I1 => \A_mantissa[14]_i_10__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[16]_i_8__3_n_0\,
      O => \A_mantissa[13]_i_4__1_n_0\
    );
\A_mantissa[13]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[13]_i_9__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[15]_i_8__3_n_0\,
      O => \A_mantissa[13]_i_5__3_n_0\
    );
\A_mantissa[13]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D55FD55"
    )
        port map (
      I0 => \A_mantissa[13]_i_7__3_n_0\,
      I1 => \A_mantissa[13]_i_10__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[21]_i_12__2_n_0\,
      I4 => \A_mantissa[14]_i_11__2_n_0\,
      O => \A_mantissa[13]_i_6__2_n_0\
    );
\A_mantissa[13]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540000FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__3_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(3),
      I5 => \A_mantissa[16]_i_6__1_n_0\,
      O => \A_mantissa[13]_i_7__3_n_0\
    );
\A_mantissa[13]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"99D5"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      O => \A_mantissa[13]_i_8__2_n_0\
    );
\A_mantissa[13]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00A000C000C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[10]\,
      I1 => \A_mantissa_reg_n_0_[2]\,
      I2 => \A_mantissa[4]_i_6__1_n_0\,
      I3 => \A_mantissa[2]_i_8__2_n_0\,
      I4 => \A_mantissa_reg_n_0_[6]\,
      I5 => \A_mantissa[22]_i_7__3_n_0\,
      O => \A_mantissa[13]_i_9__2_n_0\
    );
\A_mantissa[14]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00A000C000C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[11]\,
      I1 => \A_mantissa_reg_n_0_[3]\,
      I2 => \A_mantissa[4]_i_6__1_n_0\,
      I3 => \A_mantissa[2]_i_8__2_n_0\,
      I4 => \A_mantissa_reg_n_0_[7]\,
      I5 => \A_mantissa[22]_i_7__3_n_0\,
      O => \A_mantissa[14]_i_10__2_n_0\
    );
\A_mantissa[14]_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[16]_i_12__2_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[14]_i_12__1_n_0\,
      O => \A_mantissa[14]_i_11__2_n_0\
    );
\A_mantissa[14]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFFFF47FF47"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[18]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[14]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[22]\,
      I5 => A_mantissa60(3),
      O => \A_mantissa[14]_i_12__1_n_0\
    );
\A_mantissa[14]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABABAA"
    )
        port map (
      I0 => \A_mantissa[14]_i_2__3_n_0\,
      I1 => \A_mantissa[14]_i_3__3_n_0\,
      I2 => \A_mantissa[14]_i_4__1_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[14]_i_5__3_n_0\,
      I5 => \A_mantissa[14]_i_6__3_n_0\,
      O => A_mantissa(14)
    );
\A_mantissa[14]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(14),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[14]_i_2__3_n_0\
    );
\A_mantissa[14]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1FFFFFF11111111"
    )
        port map (
      I0 => \A_mantissa[14]_i_7__1_n_0\,
      I1 => \A_mantissa_reg_n_0_[14]\,
      I2 => A_mantissa60(0),
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \A_mantissa[14]_i_8__3_n_0\,
      I5 => \A_mantissa[14]_i_9__2_n_0\,
      O => \A_mantissa[14]_i_3__3_n_0\
    );
\A_mantissa[14]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAFABA"
    )
        port map (
      I0 => \A_mantissa[2]_i_3__2_n_0\,
      I1 => \A_mantissa[14]_i_10__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[16]_i_8__3_n_0\,
      O => \A_mantissa[14]_i_4__1_n_0\
    );
\A_mantissa[14]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[15]_i_8__3_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[17]_i_9__1_n_0\,
      O => \A_mantissa[14]_i_5__3_n_0\
    );
\A_mantissa[14]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AFFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_12__2_n_0\,
      I1 => \A_mantissa[15]_i_9__3_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[14]_i_11__2_n_0\,
      I4 => \A_mantissa[14]_i_7__1_n_0\,
      O => \A_mantissa[14]_i_6__3_n_0\
    );
\A_mantissa[14]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00101000FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__3_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(3),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[16]_i_6__1_n_0\,
      O => \A_mantissa[14]_i_7__1_n_0\
    );
\A_mantissa[14]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(3),
      O => \A_mantissa[14]_i_8__3_n_0\
    );
\A_mantissa[14]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666A0000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[21]_i_12__2_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[14]_i_9__2_n_0\
    );
\A_mantissa[15]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[8]\,
      I1 => \A_mantissa[22]_i_7__3_n_0\,
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => \A_mantissa[2]_i_8__2_n_0\,
      O => \A_mantissa[15]_i_10__2_n_0\
    );
\A_mantissa[15]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[19]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa_reg_n_0_[15]\,
      I5 => A_mantissa60(4),
      O => \A_mantissa[15]_i_11__2_n_0\
    );
\A_mantissa[15]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABABAA"
    )
        port map (
      I0 => \A_mantissa[15]_i_2__3_n_0\,
      I1 => \A_mantissa[15]_i_3__3_n_0\,
      I2 => \A_mantissa[15]_i_4__1_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[15]_i_5__3_n_0\,
      I5 => \A_mantissa[15]_i_6__3_n_0\,
      O => A_mantissa(15)
    );
\A_mantissa[15]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(15),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[15]_i_2__3_n_0\
    );
\A_mantissa[15]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1FFF1F"
    )
        port map (
      I0 => \A_mantissa[15]_i_7__2_n_0\,
      I1 => \A_mantissa_reg_n_0_[15]\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \A_mantissa[21]_i_12__2_n_0\,
      I4 => \A_mantissa[16]_i_7__3_n_0\,
      O => \A_mantissa[15]_i_3__3_n_0\
    );
\A_mantissa[15]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAFABA"
    )
        port map (
      I0 => \A_mantissa[2]_i_3__2_n_0\,
      I1 => \A_mantissa[15]_i_8__3_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[17]_i_9__1_n_0\,
      O => \A_mantissa[15]_i_4__1_n_0\
    );
\A_mantissa[15]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[16]_i_8__3_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[16]_i_9__2_n_0\,
      O => \A_mantissa[15]_i_5__3_n_0\
    );
\A_mantissa[15]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AFFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_12__2_n_0\,
      I1 => \A_mantissa[16]_i_10__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[15]_i_9__3_n_0\,
      I4 => \A_mantissa[15]_i_7__2_n_0\,
      O => \A_mantissa[15]_i_6__3_n_0\
    );
\A_mantissa[15]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000200FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[0]_i_3__3_n_0\,
      I5 => \A_mantissa[16]_i_6__1_n_0\,
      O => \A_mantissa[15]_i_7__2_n_0\
    );
\A_mantissa[15]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[12]\,
      I1 => \A_mantissa[22]_i_7__3_n_0\,
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \A_mantissa[2]_i_8__2_n_0\,
      I4 => \A_mantissa[4]_i_6__1_n_0\,
      I5 => \A_mantissa[15]_i_10__2_n_0\,
      O => \A_mantissa[15]_i_8__3_n_0\
    );
\A_mantissa[15]_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF470000FF47FFFF"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => \A_mantissa[22]_i_13__2_n_0\,
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[15]_i_11__2_n_0\,
      O => \A_mantissa[15]_i_9__3_n_0\
    );
\A_mantissa[16]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[22]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[22]_i_13__2_n_0\,
      I3 => \A_mantissa_reg_n_0_[18]\,
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[16]_i_12__2_n_0\,
      O => \A_mantissa[16]_i_10__2_n_0\
    );
\A_mantissa[16]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => \A_mantissa[22]_i_7__3_n_0\,
      I2 => \A_mantissa_reg_n_0_[1]\,
      I3 => \A_mantissa[2]_i_8__2_n_0\,
      O => \A_mantissa[16]_i_11__2_n_0\
    );
\A_mantissa[16]_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCFFFFF4477"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[20]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => \A_mantissa_reg_n_0_[16]\,
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(3),
      O => \A_mantissa[16]_i_12__2_n_0\
    );
\A_mantissa[16]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABABAA"
    )
        port map (
      I0 => \A_mantissa[16]_i_2__3_n_0\,
      I1 => \A_mantissa[16]_i_3__3_n_0\,
      I2 => \A_mantissa[16]_i_4__1_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[17]_i_5__3_n_0\,
      I5 => \A_mantissa[16]_i_5__3_n_0\,
      O => A_mantissa(16)
    );
\A_mantissa[16]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(16),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[16]_i_2__3_n_0\
    );
\A_mantissa[16]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F444F4F4F4F4F"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[16]\,
      I1 => \A_mantissa[16]_i_6__1_n_0\,
      I2 => \A_mantissa[17]_i_8__2_n_0\,
      I3 => \A_mantissa[16]_i_7__3_n_0\,
      I4 => A_mantissa60(0),
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[16]_i_3__3_n_0\
    );
\A_mantissa[16]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAFABA"
    )
        port map (
      I0 => \A_mantissa[2]_i_3__2_n_0\,
      I1 => \A_mantissa[16]_i_8__3_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[16]_i_9__2_n_0\,
      O => \A_mantissa[16]_i_4__1_n_0\
    );
\A_mantissa[16]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \A_mantissa[16]_i_6__1_n_0\,
      I1 => \A_mantissa[17]_i_12__1_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[16]_i_10__2_n_0\,
      I4 => \A_mantissa[21]_i_12__2_n_0\,
      O => \A_mantissa[16]_i_5__3_n_0\
    );
\A_mantissa[16]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(6),
      I2 => A_mantissa60(5),
      I3 => A_mantissa60(7),
      I4 => \A_mantissa_reg[24]_i_12__0_n_3\,
      I5 => \A_mantissa[0]_i_5__1_n_0\,
      O => \A_mantissa[16]_i_6__1_n_0\
    );
\A_mantissa[16]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9995"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      O => \A_mantissa[16]_i_7__3_n_0\
    );
\A_mantissa[16]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[13]\,
      I1 => \A_mantissa[22]_i_7__3_n_0\,
      I2 => \A_mantissa_reg_n_0_[5]\,
      I3 => \A_mantissa[2]_i_8__2_n_0\,
      I4 => \A_mantissa[4]_i_6__1_n_0\,
      I5 => \A_mantissa[16]_i_11__2_n_0\,
      O => \A_mantissa[16]_i_8__3_n_0\
    );
\A_mantissa[16]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => \A_mantissa[22]_i_7__3_n_0\,
      I2 => \A_mantissa_reg_n_0_[7]\,
      I3 => \A_mantissa[2]_i_8__2_n_0\,
      I4 => \A_mantissa[4]_i_6__1_n_0\,
      I5 => \A_mantissa[18]_i_7__2_n_0\,
      O => \A_mantissa[16]_i_9__2_n_0\
    );
\A_mantissa[17]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \A_mantissa[22]_i_12__3_n_0\,
      I1 => \A_mantissa[4]_i_6__1_n_0\,
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => \A_mantissa[22]_i_7__3_n_0\,
      I4 => \A_mantissa_reg_n_0_[4]\,
      I5 => \A_mantissa[2]_i_8__2_n_0\,
      O => \A_mantissa[17]_i_10__2_n_0\
    );
\A_mantissa[17]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[22]_i_13__2_n_0\,
      I3 => \A_mantissa_reg_n_0_[20]\,
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[17]_i_15__1_n_0\,
      O => \A_mantissa[17]_i_11__2_n_0\
    );
\A_mantissa[17]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[22]_i_13__2_n_0\,
      I3 => \A_mantissa_reg_n_0_[19]\,
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[17]_i_16__2_n_0\,
      O => \A_mantissa[17]_i_12__1_n_0\
    );
\A_mantissa[17]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \A_mantissa_reg[24]_i_12__0_n_3\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(4),
      I3 => \A_mantissa[17]_i_7__2_n_0\,
      O => \A_mantissa[17]_i_13__1_n_0\
    );
\A_mantissa[17]_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[10]\,
      I1 => \A_mantissa[22]_i_7__3_n_0\,
      I2 => \A_mantissa_reg_n_0_[2]\,
      I3 => \A_mantissa[2]_i_8__2_n_0\,
      O => \A_mantissa[17]_i_14__1_n_0\
    );
\A_mantissa[17]_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[22]\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(3),
      I4 => \A_mantissa_reg_n_0_[18]\,
      O => \A_mantissa[17]_i_15__1_n_0\
    );
\A_mantissa[17]_i_16__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF47"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(3),
      O => \A_mantissa[17]_i_16__2_n_0\
    );
\A_mantissa[17]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAAABAB"
    )
        port map (
      I0 => \A_mantissa[17]_i_2__3_n_0\,
      I1 => \A_mantissa[17]_i_3__3_n_0\,
      I2 => \A_mantissa[17]_i_4__1_n_0\,
      I3 => \A_mantissa[17]_i_5__3_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[17]_i_6__2_n_0\,
      O => A_mantissa(17)
    );
\A_mantissa[17]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(17),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[17]_i_2__3_n_0\
    );
\A_mantissa[17]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44404444FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[17]\,
      I1 => \A_mantissa_reg[24]_i_12__0_n_3\,
      I2 => A_mantissa60(3),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[17]_i_7__2_n_0\,
      I5 => \A_mantissa[17]_i_8__2_n_0\,
      O => \A_mantissa[17]_i_3__3_n_0\
    );
\A_mantissa[17]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \A_mantissa[2]_i_3__2_n_0\,
      I1 => \A_mantissa[18]_i_5__3_n_0\,
      I2 => A_mantissa60(0),
      O => \A_mantissa[17]_i_4__1_n_0\
    );
\A_mantissa[17]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[17]_i_9__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[17]_i_10__2_n_0\,
      O => \A_mantissa[17]_i_5__3_n_0\
    );
\A_mantissa[17]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4700"
    )
        port map (
      I0 => \A_mantissa[17]_i_11__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[17]_i_12__1_n_0\,
      I3 => \A_mantissa[21]_i_12__2_n_0\,
      I4 => \A_mantissa[17]_i_13__1_n_0\,
      O => \A_mantissa[17]_i_6__2_n_0\
    );
\A_mantissa[17]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010100010101"
    )
        port map (
      I0 => A_mantissa60(6),
      I1 => A_mantissa60(5),
      I2 => A_mantissa60(7),
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(3),
      I5 => \A_mantissa[8]_i_6__2_n_0\,
      O => \A_mantissa[17]_i_7__2_n_0\
    );
\A_mantissa[17]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88802222AAAAAAAA"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(3),
      I5 => \A_mantissa[21]_i_12__2_n_0\,
      O => \A_mantissa[17]_i_8__2_n_0\
    );
\A_mantissa[17]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[14]\,
      I1 => \A_mantissa[22]_i_7__3_n_0\,
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \A_mantissa[2]_i_8__2_n_0\,
      I4 => \A_mantissa[4]_i_6__1_n_0\,
      I5 => \A_mantissa[17]_i_14__1_n_0\,
      O => \A_mantissa[17]_i_9__1_n_0\
    );
\A_mantissa[18]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A0A0A"
    )
        port map (
      I0 => A_sgn_reg_0(18),
      I1 => \A_mantissa[18]_i_2__3_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \A_mantissa[18]_i_3__3_n_0\,
      I4 => \A_mantissa[18]_i_4__3_n_0\,
      O => A_mantissa(18)
    );
\A_mantissa[18]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555445"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[18]\,
      I1 => \A_mantissa[22]_i_5__3_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[0]_i_3__3_n_0\,
      I5 => \A_mantissa[20]_i_2__3_n_0\,
      O => \A_mantissa[18]_i_2__3_n_0\
    );
\A_mantissa[18]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115544411154444"
    )
        port map (
      I0 => \A_mantissa[24]_i_16__3_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[18]_i_3__3_n_0\
    );
\A_mantissa[18]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5404"
    )
        port map (
      I0 => \A_mantissa[2]_i_3__2_n_0\,
      I1 => \A_mantissa[19]_i_5__3_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[18]_i_5__3_n_0\,
      I4 => \A_mantissa[18]_i_6__3_n_0\,
      O => \A_mantissa[18]_i_4__3_n_0\
    );
\A_mantissa[18]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[22]_i_11__2_n_0\,
      I1 => \A_mantissa[18]_i_7__2_n_0\,
      I2 => \A_mantissa[22]_i_6__3_n_0\,
      I3 => \A_mantissa[24]_i_19__3_n_0\,
      I4 => \A_mantissa[4]_i_6__1_n_0\,
      I5 => \A_mantissa[20]_i_8__3_n_0\,
      O => \A_mantissa[18]_i_5__3_n_0\
    );
\A_mantissa[18]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D555DDD"
    )
        port map (
      I0 => \A_mantissa[18]_i_8__3_n_0\,
      I1 => \A_mantissa[21]_i_12__2_n_0\,
      I2 => \A_mantissa[19]_i_8__3_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[17]_i_11__2_n_0\,
      O => \A_mantissa[18]_i_6__3_n_0\
    );
\A_mantissa[18]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[11]\,
      I1 => \A_mantissa[22]_i_7__3_n_0\,
      I2 => \A_mantissa_reg_n_0_[3]\,
      I3 => \A_mantissa[2]_i_8__2_n_0\,
      O => \A_mantissa[18]_i_7__2_n_0\
    );
\A_mantissa[18]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0FFF0E0F0ECF"
    )
        port map (
      I0 => \A_mantissa[2]_i_7__1_n_0\,
      I1 => \A_mantissa[20]_i_5__3_n_0\,
      I2 => \A_mantissa_reg[24]_i_12__0_n_3\,
      I3 => \A_mantissa[21]_i_8__2_n_0\,
      I4 => \A_mantissa[9]_i_8__3_n_0\,
      I5 => \A_mantissa[18]_i_9__2_n_0\,
      O => \A_mantissa[18]_i_8__3_n_0\
    );
\A_mantissa[18]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2814"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(4),
      O => \A_mantissa[18]_i_9__2_n_0\
    );
\A_mantissa[19]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFF444444444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => A_sgn_reg_0(19),
      I2 => \A_mantissa[19]_i_2__3_n_0\,
      I3 => \A_mantissa_reg_n_0_[19]\,
      I4 => \A_mantissa[19]_i_3__3_n_0\,
      I5 => \A_mantissa[19]_i_4__3_n_0\,
      O => A_mantissa(19)
    );
\A_mantissa[19]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \A_mantissa[20]_i_2__3_n_0\,
      I1 => \A_mantissa[0]_i_3__3_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[22]_i_5__3_n_0\,
      O => \A_mantissa[19]_i_2__3_n_0\
    );
\A_mantissa[19]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000057EAFFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[24]_i_16__3_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[19]_i_3__3_n_0\
    );
\A_mantissa[19]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFFFFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[2]_i_3__2_n_0\,
      I1 => \A_mantissa[19]_i_5__3_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[20]_i_6__3_n_0\,
      I4 => \A_mantissa[19]_i_6__3_n_0\,
      I5 => \A_mantissa[19]_i_2__3_n_0\,
      O => \A_mantissa[19]_i_4__3_n_0\
    );
\A_mantissa[19]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[22]_i_12__3_n_0\,
      I1 => \A_mantissa[19]_i_7__3_n_0\,
      I2 => \A_mantissa[22]_i_6__3_n_0\,
      I3 => \A_mantissa[24]_i_23__2_n_0\,
      I4 => \A_mantissa[4]_i_6__1_n_0\,
      I5 => \A_mantissa[21]_i_13__2_n_0\,
      O => \A_mantissa[19]_i_5__3_n_0\
    );
\A_mantissa[19]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \A_mantissa[19]_i_8__3_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[20]_i_9__3_n_0\,
      I3 => \A_mantissa[21]_i_12__2_n_0\,
      O => \A_mantissa[19]_i_6__3_n_0\
    );
\A_mantissa[19]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[12]\,
      I1 => \A_mantissa[22]_i_7__3_n_0\,
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \A_mantissa[2]_i_8__2_n_0\,
      O => \A_mantissa[19]_i_7__3_n_0\
    );
\A_mantissa[19]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF44FFFFCF77"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[22]_i_13__2_n_0\,
      I5 => \A_mantissa_reg_n_0_[19]\,
      O => \A_mantissa[19]_i_8__3_n_0\
    );
\A_mantissa[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444F4FF44444444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => A_sgn_reg_0(1),
      I2 => \A_mantissa_reg_n_0_[1]\,
      I3 => \A_mantissa[24]_i_3__3_n_0\,
      I4 => \A_mantissa[1]_i_2__3_n_0\,
      I5 => \A_mantissa[1]_i_3__3_n_0\,
      O => A_mantissa(1)
    );
\A_mantissa[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[24]_i_16__3_n_0\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(3),
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[1]_i_2__3_n_0\
    );
\A_mantissa[1]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => \A_mantissa[21]_i_12__2_n_0\,
      I1 => \A_mantissa[2]_i_10__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[1]_i_4__3_n_0\,
      I4 => \A_mantissa[1]_i_5__3_n_0\,
      I5 => \A_mantissa[24]_i_3__3_n_0\,
      O => \A_mantissa[1]_i_3__3_n_0\
    );
\A_mantissa[1]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \A_mantissa[3]_i_9__2_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[3]_i_10__1_n_0\,
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[1]_i_6__2_n_0\,
      I5 => \A_mantissa[1]_i_7__2_n_0\,
      O => \A_mantissa[1]_i_4__3_n_0\
    );
\A_mantissa[1]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \A_mantissa[2]_i_9__2_n_0\,
      I1 => \A_mantissa_reg_n_0_[0]\,
      I2 => \A_mantissa[2]_i_8__2_n_0\,
      I3 => A_mantissa60(0),
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[2]_i_3__2_n_0\,
      O => \A_mantissa[1]_i_5__3_n_0\
    );
\A_mantissa[1]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[13]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[5]\,
      O => \A_mantissa[1]_i_6__2_n_0\
    );
\A_mantissa[1]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[1]\,
      O => \A_mantissa[1]_i_7__2_n_0\
    );
\A_mantissa[20]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAFCAA00AA00AA"
    )
        port map (
      I0 => A_sgn_reg_0(20),
      I1 => \A_mantissa[20]_i_2__3_n_0\,
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \A_mantissa[20]_i_3__3_n_0\,
      I5 => \A_mantissa[20]_i_4__3_n_0\,
      O => A_mantissa(20)
    );
\A_mantissa[20]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002BFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[20]_i_5__3_n_0\,
      I1 => \A_mantissa[21]_i_8__2_n_0\,
      I2 => A_mantissa60(5),
      I3 => A_mantissa60(7),
      I4 => A_mantissa60(6),
      I5 => \A_mantissa_reg[24]_i_12__0_n_3\,
      O => \A_mantissa[20]_i_2__3_n_0\
    );
\A_mantissa[20]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115545411155444"
    )
        port map (
      I0 => \A_mantissa[24]_i_16__3_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[20]_i_3__3_n_0\
    );
\A_mantissa[20]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \A_mantissa[2]_i_3__2_n_0\,
      I1 => \A_mantissa[20]_i_6__3_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[21]_i_9__1_n_0\,
      I4 => \A_mantissa[20]_i_7__3_n_0\,
      O => \A_mantissa[20]_i_4__3_n_0\
    );
\A_mantissa[20]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80515"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      I4 => A_mantissa60(4),
      O => \A_mantissa[20]_i_5__3_n_0\
    );
\A_mantissa[20]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[24]_i_19__3_n_0\,
      I1 => \A_mantissa[20]_i_8__3_n_0\,
      I2 => \A_mantissa[22]_i_6__3_n_0\,
      I3 => \A_mantissa[24]_i_21__2_n_0\,
      I4 => \A_mantissa[4]_i_6__1_n_0\,
      I5 => \A_mantissa[22]_i_11__2_n_0\,
      O => \A_mantissa[20]_i_6__3_n_0\
    );
\A_mantissa[20]_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AFFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_12__2_n_0\,
      I1 => \A_mantissa[21]_i_10__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[20]_i_9__3_n_0\,
      I4 => \A_mantissa[20]_i_2__3_n_0\,
      O => \A_mantissa[20]_i_7__3_n_0\
    );
\A_mantissa[20]_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[13]\,
      I1 => \A_mantissa[22]_i_7__3_n_0\,
      I2 => \A_mantissa_reg_n_0_[5]\,
      I3 => \A_mantissa[2]_i_8__2_n_0\,
      O => \A_mantissa[20]_i_8__3_n_0\
    );
\A_mantissa[20]_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF44FFFFCF77"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[22]\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[22]_i_13__2_n_0\,
      I5 => \A_mantissa_reg_n_0_[20]\,
      O => \A_mantissa[20]_i_9__3_n_0\
    );
\A_mantissa[21]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4F7"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => \A_mantissa_reg_n_0_[21]\,
      I4 => A_mantissa60(3),
      I5 => A_mantissa60(4),
      O => \A_mantissa[21]_i_10__2_n_0\
    );
\A_mantissa[21]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4F7"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => \A_mantissa_reg_n_0_[22]\,
      I4 => A_mantissa60(3),
      I5 => A_mantissa60(4),
      O => \A_mantissa[21]_i_11__2_n_0\
    );
\A_mantissa[21]_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \A_mantissa_reg[24]_i_12__0_n_3\,
      I1 => A_mantissa60(6),
      I2 => A_mantissa60(5),
      I3 => A_mantissa60(7),
      O => \A_mantissa[21]_i_12__2_n_0\
    );
\A_mantissa[21]_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[14]\,
      I1 => \A_mantissa[22]_i_7__3_n_0\,
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \A_mantissa[2]_i_8__2_n_0\,
      O => \A_mantissa[21]_i_13__2_n_0\
    );
\A_mantissa[21]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \A_mantissa[21]_i_2__3_n_0\,
      I1 => \A_mantissa[21]_i_3__3_n_0\,
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => \A_mantissa[21]_i_4__2_n_0\,
      I4 => \A_mantissa[21]_i_5__3_n_0\,
      I5 => \A_mantissa[21]_i_6__3_n_0\,
      O => A_mantissa(21)
    );
\A_mantissa[21]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(21),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[21]_i_2__3_n_0\
    );
\A_mantissa[21]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002BFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_7__3_n_0\,
      I1 => \A_mantissa[21]_i_8__2_n_0\,
      I2 => A_mantissa60(5),
      I3 => A_mantissa60(7),
      I4 => A_mantissa60(6),
      I5 => \A_mantissa_reg[24]_i_12__0_n_3\,
      O => \A_mantissa[21]_i_3__3_n_0\
    );
\A_mantissa[21]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000057FAFFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[24]_i_16__3_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[21]_i_4__2_n_0\
    );
\A_mantissa[21]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa[21]_i_9__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[22]_i_8__3_n_0\,
      I3 => \A_mantissa[2]_i_3__2_n_0\,
      O => \A_mantissa[21]_i_5__3_n_0\
    );
\A_mantissa[21]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \A_mantissa[21]_i_10__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[21]_i_11__2_n_0\,
      I3 => \A_mantissa[21]_i_12__2_n_0\,
      O => \A_mantissa[21]_i_6__3_n_0\
    );
\A_mantissa[21]_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC80033"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(3),
      O => \A_mantissa[21]_i_7__3_n_0\
    );
\A_mantissa[21]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      O => \A_mantissa[21]_i_8__2_n_0\
    );
\A_mantissa[21]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[24]_i_23__2_n_0\,
      I1 => \A_mantissa[21]_i_13__2_n_0\,
      I2 => \A_mantissa[22]_i_6__3_n_0\,
      I3 => \A_mantissa[24]_i_25__3_n_0\,
      I4 => \A_mantissa[4]_i_6__1_n_0\,
      I5 => \A_mantissa[22]_i_12__3_n_0\,
      O => \A_mantissa[21]_i_9__1_n_0\
    );
\A_mantissa[22]_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE2EEFFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_11__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[22]_i_13__2_n_0\,
      I3 => \A_mantissa_reg_n_0_[23]\,
      I4 => \A_mantissa[24]_i_17__2_n_0\,
      I5 => \A_mantissa[21]_i_12__2_n_0\,
      O => \A_mantissa[22]_i_10__3_n_0\
    );
\A_mantissa[22]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => \A_mantissa[22]_i_7__3_n_0\,
      I2 => \A_mantissa_reg_n_0_[7]\,
      I3 => \A_mantissa[2]_i_8__2_n_0\,
      O => \A_mantissa[22]_i_11__2_n_0\
    );
\A_mantissa[22]_i_12__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[0]\,
      I1 => \A_mantissa_reg_n_0_[16]\,
      I2 => \A_mantissa[22]_i_7__3_n_0\,
      I3 => \A_mantissa_reg_n_0_[8]\,
      I4 => \A_mantissa[2]_i_8__2_n_0\,
      O => \A_mantissa[22]_i_12__3_n_0\
    );
\A_mantissa[22]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(4),
      O => \A_mantissa[22]_i_13__2_n_0\
    );
\A_mantissa[22]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAFCAA00AA00AA"
    )
        port map (
      I0 => A_sgn_reg_0(22),
      I1 => \A_mantissa[22]_i_2__3_n_0\,
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \A_mantissa[22]_i_3__3_n_0\,
      I5 => \A_mantissa[22]_i_4__3_n_0\,
      O => A_mantissa(22)
    );
\A_mantissa[22]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111555500105555"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__3_n_0\,
      I1 => \A_mantissa[22]_i_5__3_n_0\,
      I2 => \A_mantissa[22]_i_6__3_n_0\,
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[24]_i_9__1_n_0\,
      I5 => \A_mantissa[22]_i_7__3_n_0\,
      O => \A_mantissa[22]_i_2__3_n_0\
    );
\A_mantissa[22]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505055555555450"
    )
        port map (
      I0 => \A_mantissa[24]_i_16__3_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(2),
      I5 => A_mantissa60(3),
      O => \A_mantissa[22]_i_3__3_n_0\
    );
\A_mantissa[22]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFFFFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[2]_i_3__2_n_0\,
      I1 => \A_mantissa[22]_i_8__3_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[22]_i_9__2_n_0\,
      I4 => \A_mantissa[22]_i_2__3_n_0\,
      I5 => \A_mantissa[22]_i_10__3_n_0\,
      O => \A_mantissa[22]_i_4__3_n_0\
    );
\A_mantissa[22]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAAA"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(3),
      O => \A_mantissa[22]_i_5__3_n_0\
    );
\A_mantissa[22]_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(1),
      O => \A_mantissa[22]_i_6__3_n_0\
    );
\A_mantissa[22]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      O => \A_mantissa[22]_i_7__3_n_0\
    );
\A_mantissa[22]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[24]_i_21__2_n_0\,
      I1 => \A_mantissa[22]_i_11__2_n_0\,
      I2 => \A_mantissa[22]_i_6__3_n_0\,
      I3 => \A_mantissa[24]_i_18__3_n_0\,
      I4 => \A_mantissa[4]_i_6__1_n_0\,
      I5 => \A_mantissa[24]_i_19__3_n_0\,
      O => \A_mantissa[22]_i_8__3_n_0\
    );
\A_mantissa[22]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[24]_i_25__3_n_0\,
      I1 => \A_mantissa[22]_i_12__3_n_0\,
      I2 => \A_mantissa[22]_i_6__3_n_0\,
      I3 => \A_mantissa[24]_i_22__2_n_0\,
      I4 => \A_mantissa[4]_i_6__1_n_0\,
      I5 => \A_mantissa[24]_i_23__2_n_0\,
      O => \A_mantissa[22]_i_9__2_n_0\
    );
\A_mantissa[23]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E00FFFFAAAAAAAA"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => \A_mantissa[23]_i_2__2_n_0\,
      I2 => \A_mantissa[23]_i_3__3_n_0\,
      I3 => \A_mantissa[23]_i_4__3_n_0\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \A_mantissa[24]_i_1__3_n_0\,
      O => \A_mantissa[23]_i_1__3_n_0\
    );
\A_mantissa[23]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDFDDD7"
    )
        port map (
      I0 => \A_mantissa[24]_i_9__1_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[16]_i_6__1_n_0\,
      O => \A_mantissa[23]_i_2__2_n_0\
    );
\A_mantissa[23]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000057FE"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[24]_i_16__3_n_0\,
      O => \A_mantissa[23]_i_3__3_n_0\
    );
\A_mantissa[23]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFFFFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[2]_i_3__2_n_0\,
      I1 => \A_mantissa[22]_i_9__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[24]_i_13__3_n_0\,
      I4 => \A_mantissa[23]_i_5__3_n_0\,
      I5 => \A_mantissa[23]_i_2__2_n_0\,
      O => \A_mantissa[23]_i_4__3_n_0\
    );
\A_mantissa[23]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFEFFFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[24]_i_17__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => \A_mantissa[22]_i_13__2_n_0\,
      I4 => \A_mantissa_reg_n_0_[24]\,
      I5 => \A_mantissa[21]_i_12__2_n_0\,
      O => \A_mantissa[23]_i_5__3_n_0\
    );
\A_mantissa[24]_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE01FFFF"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      O => \A_mantissa[24]_i_10__2_n_0\
    );
\A_mantissa[24]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(3),
      O => \A_mantissa[24]_i_11__2_n_0\
    );
\A_mantissa[24]_i_13__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[24]_i_18__3_n_0\,
      I1 => \A_mantissa[24]_i_19__3_n_0\,
      I2 => \A_mantissa[22]_i_6__3_n_0\,
      I3 => \A_mantissa[24]_i_20__2_n_0\,
      I4 => \A_mantissa[4]_i_6__1_n_0\,
      I5 => \A_mantissa[24]_i_21__2_n_0\,
      O => \A_mantissa[24]_i_13__3_n_0\
    );
\A_mantissa[24]_i_14__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => \A_mantissa[24]_i_22__2_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[24]_i_23__2_n_0\,
      O => \A_mantissa[24]_i_14__3_n_0\
    );
\A_mantissa[24]_i_15__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => \A_mantissa[24]_i_24__3_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[24]_i_25__3_n_0\,
      O => \A_mantissa[24]_i_15__2_n_0\
    );
\A_mantissa[24]_i_16__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800000BBBFFFFF"
    )
        port map (
      I0 => \A_mantissa[2]_i_7__1_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(4),
      I5 => \A_mantissa[21]_i_12__2_n_0\,
      O => \A_mantissa[24]_i_16__3_n_0\
    );
\A_mantissa[24]_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => A_mantissa60(2),
      O => \A_mantissa[24]_i_17__2_n_0\
    );
\A_mantissa[24]_i_18__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[5]\,
      I1 => \A_mantissa_reg_n_0_[21]\,
      I2 => \A_mantissa[22]_i_7__3_n_0\,
      I3 => \A_mantissa_reg_n_0_[13]\,
      I4 => \A_mantissa[2]_i_8__2_n_0\,
      O => \A_mantissa[24]_i_18__3_n_0\
    );
\A_mantissa[24]_i_19__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => \A_mantissa_reg_n_0_[17]\,
      I2 => \A_mantissa[22]_i_7__3_n_0\,
      I3 => \A_mantissa_reg_n_0_[9]\,
      I4 => \A_mantissa[2]_i_8__2_n_0\,
      O => \A_mantissa[24]_i_19__3_n_0\
    );
\A_mantissa[24]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003000AA00000000"
    )
        port map (
      I0 => mul_done,
      I1 => \A_mantissa[24]_i_3__3_n_0\,
      I2 => \A_mantissa[24]_i_4__3_n_0\,
      I3 => state(1),
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \A_exp[7]_i_2__1_n_0\,
      O => \A_mantissa[24]_i_1__3_n_0\
    );
\A_mantissa[24]_i_20__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[7]\,
      I1 => \A_mantissa_reg_n_0_[23]\,
      I2 => \A_mantissa[22]_i_7__3_n_0\,
      I3 => \A_mantissa_reg_n_0_[15]\,
      I4 => \A_mantissa[2]_i_8__2_n_0\,
      O => \A_mantissa[24]_i_20__2_n_0\
    );
\A_mantissa[24]_i_21__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[3]\,
      I1 => \A_mantissa_reg_n_0_[19]\,
      I2 => \A_mantissa[22]_i_7__3_n_0\,
      I3 => \A_mantissa_reg_n_0_[11]\,
      I4 => \A_mantissa[2]_i_8__2_n_0\,
      O => \A_mantissa[24]_i_21__2_n_0\
    );
\A_mantissa[24]_i_22__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[6]\,
      I1 => \A_mantissa_reg_n_0_[22]\,
      I2 => \A_mantissa[22]_i_7__3_n_0\,
      I3 => \A_mantissa_reg_n_0_[14]\,
      I4 => \A_mantissa[2]_i_8__2_n_0\,
      O => \A_mantissa[24]_i_22__2_n_0\
    );
\A_mantissa[24]_i_23__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[2]\,
      I1 => \A_mantissa_reg_n_0_[18]\,
      I2 => \A_mantissa[22]_i_7__3_n_0\,
      I3 => \A_mantissa_reg_n_0_[10]\,
      I4 => \A_mantissa[2]_i_8__2_n_0\,
      O => \A_mantissa[24]_i_23__2_n_0\
    );
\A_mantissa[24]_i_24__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFCFCFA0A0C0C"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[0]\,
      I1 => \A_mantissa_reg_n_0_[16]\,
      I2 => \A_mantissa[22]_i_7__3_n_0\,
      I3 => \A_mantissa_reg_n_0_[8]\,
      I4 => \A_mantissa[2]_i_8__2_n_0\,
      I5 => \A_mantissa_reg_n_0_[24]\,
      O => \A_mantissa[24]_i_24__3_n_0\
    );
\A_mantissa[24]_i_25__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[4]\,
      I1 => \A_mantissa_reg_n_0_[20]\,
      I2 => \A_mantissa[22]_i_7__3_n_0\,
      I3 => \A_mantissa_reg_n_0_[12]\,
      I4 => \A_mantissa[2]_i_8__2_n_0\,
      O => \A_mantissa[24]_i_25__3_n_0\
    );
\A_mantissa[24]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040004000F000000"
    )
        port map (
      I0 => \A_mantissa[24]_i_5__2_n_0\,
      I1 => \A_mantissa[24]_i_6__3_n_0\,
      I2 => \A_mantissa[24]_i_7__2_n_0\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \A_mantissa_reg_n_0_[24]\,
      I5 => \A_mantissa[24]_i_8__2_n_0\,
      O => A_mantissa(24)
    );
\A_mantissa[24]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF0002"
    )
        port map (
      I0 => \A_mantissa[24]_i_9__1_n_0\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => \A_mantissa[24]_i_10__2_n_0\,
      I4 => \A_mantissa[0]_i_3__3_n_0\,
      I5 => A_mantissa60(0),
      O => \A_mantissa[24]_i_3__3_n_0\
    );
\A_mantissa[24]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_mantissa11_in,
      I1 => \A_mantissa1_inferred__1/i__carry_n_0\,
      O => \A_mantissa[24]_i_4__3_n_0\
    );
\A_mantissa[24]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD2FFFFFFF"
    )
        port map (
      I0 => \A_mantissa[24]_i_11__2_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(5),
      I3 => A_mantissa60(7),
      I4 => A_mantissa60(6),
      I5 => \A_mantissa_reg[24]_i_12__0_n_3\,
      O => \A_mantissa[24]_i_5__2_n_0\
    );
\A_mantissa[24]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \A_mantissa[24]_i_13__3_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[24]_i_14__3_n_0\,
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[24]_i_15__2_n_0\,
      O => \A_mantissa[24]_i_6__3_n_0\
    );
\A_mantissa[24]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115555511155554"
    )
        port map (
      I0 => \A_mantissa[24]_i_16__3_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[24]_i_7__2_n_0\
    );
\A_mantissa[24]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440000155555555"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__3_n_0\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa[24]_i_17__2_n_0\,
      I3 => A_mantissa60(0),
      I4 => A_mantissa60(4),
      I5 => \A_mantissa[24]_i_9__1_n_0\,
      O => \A_mantissa[24]_i_8__2_n_0\
    );
\A_mantissa[24]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000780000000"
    )
        port map (
      I0 => \A_mantissa[0]_i_5__1_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(5),
      I3 => A_mantissa60(7),
      I4 => A_mantissa60(6),
      I5 => \A_mantissa_reg[24]_i_12__0_n_3\,
      O => \A_mantissa[24]_i_9__1_n_0\
    );
\A_mantissa[2]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \A_mantissa[2]_i_11__2_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[2]_i_12__1_n_0\,
      I3 => \A_mantissa[4]_i_10__1_n_0\,
      I4 => \A_mantissa[4]_i_11__1_n_0\,
      I5 => A_mantissa60(1),
      O => \A_mantissa[2]_i_10__2_n_0\
    );
\A_mantissa[2]_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[14]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[6]\,
      O => \A_mantissa[2]_i_11__2_n_0\
    );
\A_mantissa[2]_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[10]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[2]\,
      O => \A_mantissa[2]_i_12__1_n_0\
    );
\A_mantissa[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F444F4444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => A_sgn_reg_0(2),
      I2 => \A_mantissa[2]_i_2__3_n_0\,
      I3 => \A_mantissa[2]_i_3__2_n_0\,
      I4 => \A_mantissa[2]_i_4__3_n_0\,
      I5 => \A_mantissa[2]_i_5__3_n_0\,
      O => A_mantissa(2)
    );
\A_mantissa[2]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFFFFF44444444"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[2]\,
      I1 => \A_mantissa[2]_i_6__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(1),
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \A_mantissa[3]_i_4__3_n_0\,
      O => \A_mantissa[2]_i_2__3_n_0\
    );
\A_mantissa[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \A_mantissa[2]_i_7__1_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(0),
      I5 => A_mantissa60(3),
      O => \A_mantissa[2]_i_3__2_n_0\
    );
\A_mantissa[2]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20000000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => \A_mantissa[2]_i_8__2_n_0\,
      I2 => \A_mantissa[2]_i_9__2_n_0\,
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[3]_i_7__1_n_0\,
      O => \A_mantissa[2]_i_4__3_n_0\
    );
\A_mantissa[2]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEEAAA"
    )
        port map (
      I0 => \A_mantissa[2]_i_6__2_n_0\,
      I1 => \A_mantissa[21]_i_12__2_n_0\,
      I2 => \A_mantissa[3]_i_8__2_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[2]_i_10__2_n_0\,
      O => \A_mantissa[2]_i_5__3_n_0\
    );
\A_mantissa[2]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__3_n_0\,
      I1 => \A_mantissa[22]_i_6__3_n_0\,
      I2 => \A_mantissa[22]_i_7__3_n_0\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[4]_i_6__1_n_0\,
      I5 => \A_mantissa[24]_i_9__1_n_0\,
      O => \A_mantissa[2]_i_6__2_n_0\
    );
\A_mantissa[2]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => A_mantissa60(5),
      I1 => A_mantissa60(7),
      I2 => A_mantissa60(6),
      I3 => \A_mantissa_reg[24]_i_12__0_n_3\,
      O => \A_mantissa[2]_i_7__1_n_0\
    );
\A_mantissa[2]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(1),
      O => \A_mantissa[2]_i_8__2_n_0\
    );
\A_mantissa[2]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A801"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      O => \A_mantissa[2]_i_9__2_n_0\
    );
\A_mantissa[3]_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[11]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[19]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[3]\,
      O => \A_mantissa[3]_i_10__1_n_0\
    );
\A_mantissa[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \A_mantissa[3]_i_2__3_n_0\,
      I1 => \A_mantissa[3]_i_3__3_n_0\,
      I2 => \A_mantissa_reg_n_0_[3]\,
      I3 => \A_mantissa[3]_i_4__3_n_0\,
      I4 => \A_mantissa[3]_i_5__3_n_0\,
      I5 => \A_mantissa[3]_i_6__2_n_0\,
      O => A_mantissa(3)
    );
\A_mantissa[3]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(3),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[3]_i_2__3_n_0\
    );
\A_mantissa[3]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \A_mantissa[4]_i_8__1_n_0\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[0]_i_3__3_n_0\,
      O => \A_mantissa[3]_i_3__3_n_0\
    );
\A_mantissa[3]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002008FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[24]_i_16__3_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[3]_i_4__3_n_0\
    );
\A_mantissa[3]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa[3]_i_7__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[4]_i_7__1_n_0\,
      I3 => \A_mantissa[2]_i_3__2_n_0\,
      O => \A_mantissa[3]_i_5__3_n_0\
    );
\A_mantissa[3]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \A_mantissa[21]_i_12__2_n_0\,
      I1 => \A_mantissa[3]_i_8__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[4]_i_9__2_n_0\,
      O => \A_mantissa[3]_i_6__2_n_0\
    );
\A_mantissa[3]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B08000000000000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[0]\,
      I1 => \A_mantissa[22]_i_6__3_n_0\,
      I2 => \A_mantissa[2]_i_8__2_n_0\,
      I3 => \A_mantissa_reg_n_0_[2]\,
      I4 => \A_mantissa[4]_i_6__1_n_0\,
      I5 => \A_mantissa[22]_i_7__3_n_0\,
      O => \A_mantissa[3]_i_7__1_n_0\
    );
\A_mantissa[3]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \A_mantissa[3]_i_9__2_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[3]_i_10__1_n_0\,
      I3 => \A_mantissa[5]_i_9__2_n_0\,
      I4 => A_mantissa60(1),
      O => \A_mantissa[3]_i_8__2_n_0\
    );
\A_mantissa[3]_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[7]\,
      O => \A_mantissa[3]_i_9__2_n_0\
    );
\A_mantissa[4]_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[16]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[8]\,
      O => \A_mantissa[4]_i_10__1_n_0\
    );
\A_mantissa[4]_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[12]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[4]\,
      O => \A_mantissa[4]_i_11__1_n_0\
    );
\A_mantissa[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A3A0A3A0A3A0A0A"
    )
        port map (
      I0 => A_sgn_reg_0(4),
      I1 => \A_mantissa[4]_i_2__3_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \A_mantissa[4]_i_3__3_n_0\,
      I4 => \A_mantissa[4]_i_4__3_n_0\,
      I5 => \A_mantissa[4]_i_5__3_n_0\,
      O => A_mantissa(4)
    );
\A_mantissa[4]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555510000000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[4]\,
      I1 => \A_mantissa[22]_i_7__3_n_0\,
      I2 => A_mantissa60(4),
      I3 => \A_mantissa[4]_i_6__1_n_0\,
      I4 => \A_mantissa[24]_i_9__1_n_0\,
      I5 => \A_mantissa[0]_i_3__3_n_0\,
      O => \A_mantissa[4]_i_2__3_n_0\
    );
\A_mantissa[4]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0150000001400000"
    )
        port map (
      I0 => \A_mantissa[24]_i_16__3_n_0\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[4]_i_3__3_n_0\
    );
\A_mantissa[4]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \A_mantissa[5]_i_7__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[4]_i_7__1_n_0\,
      I3 => \A_mantissa[2]_i_3__2_n_0\,
      O => \A_mantissa[4]_i_4__3_n_0\
    );
\A_mantissa[4]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFD55555"
    )
        port map (
      I0 => \A_mantissa[4]_i_8__1_n_0\,
      I1 => \A_mantissa[5]_i_8__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[4]_i_9__2_n_0\,
      I4 => \A_mantissa[21]_i_12__2_n_0\,
      O => \A_mantissa[4]_i_5__3_n_0\
    );
\A_mantissa[4]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(0),
      O => \A_mantissa[4]_i_6__1_n_0\
    );
\A_mantissa[4]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B0008000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => \A_mantissa[22]_i_6__3_n_0\,
      I2 => \A_mantissa[4]_i_6__1_n_0\,
      I3 => \A_mantissa[22]_i_7__3_n_0\,
      I4 => \A_mantissa_reg_n_0_[3]\,
      I5 => \A_mantissa[2]_i_8__2_n_0\,
      O => \A_mantissa[4]_i_7__1_n_0\
    );
\A_mantissa[4]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55551555"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__3_n_0\,
      I1 => \A_mantissa[24]_i_9__1_n_0\,
      I2 => \A_mantissa[4]_i_6__1_n_0\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[22]_i_7__3_n_0\,
      O => \A_mantissa[4]_i_8__1_n_0\
    );
\A_mantissa[4]_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \A_mantissa[4]_i_10__1_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[4]_i_11__1_n_0\,
      I3 => \A_mantissa[6]_i_9__2_n_0\,
      I4 => A_mantissa60(1),
      O => \A_mantissa[4]_i_9__2_n_0\
    );
\A_mantissa[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAFEAAFEAABA"
    )
        port map (
      I0 => \A_mantissa[5]_i_2__3_n_0\,
      I1 => \A_mantissa[5]_i_3__2_n_0\,
      I2 => \A_mantissa_reg_n_0_[5]\,
      I3 => \A_mantissa[5]_i_4__3_n_0\,
      I4 => \A_mantissa[5]_i_5__2_n_0\,
      I5 => \A_mantissa[5]_i_6__2_n_0\,
      O => A_mantissa(5)
    );
\A_mantissa[5]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(5),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[5]_i_2__3_n_0\
    );
\A_mantissa[5]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABBBA"
    )
        port map (
      I0 => \A_mantissa[8]_i_5__3_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[0]_i_3__3_n_0\,
      O => \A_mantissa[5]_i_3__2_n_0\
    );
\A_mantissa[5]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A0FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[24]_i_16__3_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[5]_i_4__3_n_0\
    );
\A_mantissa[5]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa[5]_i_7__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[6]_i_6__2_n_0\,
      I3 => \A_mantissa[2]_i_3__2_n_0\,
      O => \A_mantissa[5]_i_5__2_n_0\
    );
\A_mantissa[5]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \A_mantissa[5]_i_8__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[6]_i_7__2_n_0\,
      I3 => \A_mantissa[21]_i_12__2_n_0\,
      O => \A_mantissa[5]_i_6__2_n_0\
    );
\A_mantissa[5]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40000000"
    )
        port map (
      I0 => \A_mantissa[2]_i_8__2_n_0\,
      I1 => \A_mantissa_reg_n_0_[2]\,
      I2 => \A_mantissa[4]_i_6__1_n_0\,
      I3 => \A_mantissa[22]_i_7__3_n_0\,
      I4 => \A_mantissa[22]_i_6__3_n_0\,
      I5 => \A_mantissa[7]_i_9__2_n_0\,
      O => \A_mantissa[5]_i_7__2_n_0\
    );
\A_mantissa[5]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[7]_i_10__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[5]_i_9__2_n_0\,
      O => \A_mantissa[5]_i_8__2_n_0\
    );
\A_mantissa[5]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[17]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[9]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[1]_i_6__2_n_0\,
      O => \A_mantissa[5]_i_9__2_n_0\
    );
\A_mantissa[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222E222E222E2222"
    )
        port map (
      I0 => A_sgn_reg_0(6),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      I2 => \A_mantissa[6]_i_2__3_n_0\,
      I3 => \A_mantissa[6]_i_3__3_n_0\,
      I4 => \A_mantissa[6]_i_4__1_n_0\,
      I5 => \A_mantissa[6]_i_5__3_n_0\,
      O => A_mantissa(6)
    );
\A_mantissa[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1114000010140000"
    )
        port map (
      I0 => \A_mantissa[24]_i_16__3_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[6]_i_2__3_n_0\
    );
\A_mantissa[6]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555445"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[6]\,
      I1 => \A_mantissa[0]_i_3__3_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[8]_i_5__3_n_0\,
      O => \A_mantissa[6]_i_3__3_n_0\
    );
\A_mantissa[6]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \A_mantissa[7]_i_6__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[6]_i_6__2_n_0\,
      I3 => \A_mantissa[2]_i_3__2_n_0\,
      O => \A_mantissa[6]_i_4__1_n_0\
    );
\A_mantissa[6]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_12__2_n_0\,
      I1 => \A_mantissa[7]_i_7__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[6]_i_7__2_n_0\,
      I4 => \A_mantissa[6]_i_8__2_n_0\,
      O => \A_mantissa[6]_i_5__3_n_0\
    );
\A_mantissa[6]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => \A_mantissa[4]_i_6__1_n_0\,
      I1 => \A_mantissa[22]_i_7__3_n_0\,
      I2 => \A_mantissa_reg_n_0_[3]\,
      I3 => \A_mantissa[2]_i_8__2_n_0\,
      I4 => \A_mantissa[22]_i_6__3_n_0\,
      I5 => \A_mantissa[8]_i_7__2_n_0\,
      O => \A_mantissa[6]_i_6__2_n_0\
    );
\A_mantissa[6]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[8]_i_9__2_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[6]_i_9__2_n_0\,
      O => \A_mantissa[6]_i_7__2_n_0\
    );
\A_mantissa[6]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DFFFDFDF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => \A_mantissa[22]_i_7__3_n_0\,
      I2 => \A_mantissa[24]_i_9__1_n_0\,
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[22]_i_6__3_n_0\,
      I5 => \A_mantissa[0]_i_3__3_n_0\,
      O => \A_mantissa[6]_i_8__2_n_0\
    );
\A_mantissa[6]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022FFFF30220000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[10]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[2]_i_11__2_n_0\,
      O => \A_mantissa[6]_i_9__2_n_0\
    );
\A_mantissa[7]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[19]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[11]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[3]_i_9__2_n_0\,
      O => \A_mantissa[7]_i_10__0_n_0\
    );
\A_mantissa[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222E222E222E2222"
    )
        port map (
      I0 => A_sgn_reg_0(7),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      I2 => \A_mantissa[7]_i_2__3_n_0\,
      I3 => \A_mantissa[7]_i_3__3_n_0\,
      I4 => \A_mantissa[7]_i_4__3_n_0\,
      I5 => \A_mantissa[7]_i_5__2_n_0\,
      O => A_mantissa(7)
    );
\A_mantissa[7]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040440"
    )
        port map (
      I0 => \A_mantissa[24]_i_16__3_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(3),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(1),
      O => \A_mantissa[7]_i_2__3_n_0\
    );
\A_mantissa[7]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555455"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[7]\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[0]_i_3__3_n_0\,
      I5 => \A_mantissa[8]_i_5__3_n_0\,
      O => \A_mantissa[7]_i_3__3_n_0\
    );
\A_mantissa[7]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEC2320"
    )
        port map (
      I0 => \A_mantissa[8]_i_7__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[10]_i_9__2_n_0\,
      I4 => \A_mantissa[7]_i_6__1_n_0\,
      I5 => \A_mantissa[2]_i_3__2_n_0\,
      O => \A_mantissa[7]_i_4__3_n_0\
    );
\A_mantissa[7]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_12__2_n_0\,
      I1 => \A_mantissa[8]_i_8__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[7]_i_7__2_n_0\,
      I4 => \A_mantissa[7]_i_8__2_n_0\,
      O => \A_mantissa[7]_i_5__2_n_0\
    );
\A_mantissa[7]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[7]_i_9__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[9]_i_9__2_n_0\,
      O => \A_mantissa[7]_i_6__1_n_0\
    );
\A_mantissa[7]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[9]_i_10__2_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[7]_i_10__0_n_0\,
      O => \A_mantissa[7]_i_7__2_n_0\
    );
\A_mantissa[7]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DF00DF00FF007F"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => \A_mantissa[24]_i_9__1_n_0\,
      I3 => \A_mantissa[0]_i_3__3_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[24]_i_17__2_n_0\,
      O => \A_mantissa[7]_i_8__2_n_0\
    );
\A_mantissa[7]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088F08800"
    )
        port map (
      I0 => \A_mantissa[22]_i_7__3_n_0\,
      I1 => \A_mantissa_reg_n_0_[4]\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[4]_i_6__1_n_0\,
      I4 => \A_mantissa_reg_n_0_[0]\,
      I5 => \A_mantissa[2]_i_8__2_n_0\,
      O => \A_mantissa[7]_i_9__2_n_0\
    );
\A_mantissa[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4F4F44"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => A_sgn_reg_0(8),
      I2 => \A_mantissa[8]_i_2__3_n_0\,
      I3 => \A_mantissa[8]_i_3__3_n_0\,
      I4 => \A_mantissa[8]_i_4__3_n_0\,
      O => A_mantissa(8)
    );
\A_mantissa[8]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1FFFFFF11111111"
    )
        port map (
      I0 => \A_mantissa[8]_i_5__3_n_0\,
      I1 => \A_mantissa_reg_n_0_[8]\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[8]_i_6__2_n_0\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \A_mantissa[9]_i_3__3_n_0\,
      O => \A_mantissa[8]_i_2__3_n_0\
    );
\A_mantissa[8]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB3BC808"
    )
        port map (
      I0 => \A_mantissa[8]_i_7__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[10]_i_9__2_n_0\,
      I4 => \A_mantissa[9]_i_6__2_n_0\,
      I5 => \A_mantissa[2]_i_3__2_n_0\,
      O => \A_mantissa[8]_i_3__3_n_0\
    );
\A_mantissa[8]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_12__2_n_0\,
      I1 => \A_mantissa[9]_i_7__3_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[8]_i_8__2_n_0\,
      I4 => \A_mantissa[8]_i_5__3_n_0\,
      O => \A_mantissa[8]_i_4__3_n_0\
    );
\A_mantissa[8]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => \A_mantissa[24]_i_9__1_n_0\,
      I1 => \A_mantissa[22]_i_7__3_n_0\,
      I2 => A_mantissa60(4),
      I3 => \A_mantissa[0]_i_3__3_n_0\,
      O => \A_mantissa[8]_i_5__3_n_0\
    );
\A_mantissa[8]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      O => \A_mantissa[8]_i_6__2_n_0\
    );
\A_mantissa[8]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008800F00000"
    )
        port map (
      I0 => \A_mantissa[22]_i_7__3_n_0\,
      I1 => \A_mantissa_reg_n_0_[5]\,
      I2 => \A_mantissa_reg_n_0_[1]\,
      I3 => \A_mantissa[2]_i_8__2_n_0\,
      I4 => A_mantissa60(3),
      I5 => \A_mantissa[4]_i_6__1_n_0\,
      O => \A_mantissa[8]_i_7__2_n_0\
    );
\A_mantissa[8]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \A_mantissa[10]_i_11__2_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[8]_i_9__2_n_0\,
      O => \A_mantissa[8]_i_8__2_n_0\
    );
\A_mantissa[8]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022FFFF30220000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[12]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[4]_i_10__1_n_0\,
      O => \A_mantissa[8]_i_9__2_n_0\
    );
\A_mantissa[9]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[13]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[9]_i_11__2_n_0\,
      O => \A_mantissa[9]_i_10__2_n_0\
    );
\A_mantissa[9]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[17]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[9]\,
      I3 => A_mantissa60(4),
      O => \A_mantissa[9]_i_11__2_n_0\
    );
\A_mantissa[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444F444F4444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => A_sgn_reg_0(9),
      I2 => \A_mantissa[9]_i_2__3_n_0\,
      I3 => \A_mantissa[9]_i_3__3_n_0\,
      I4 => \A_mantissa[9]_i_4__3_n_0\,
      I5 => \A_mantissa[9]_i_5__1_n_0\,
      O => A_mantissa(9)
    );
\A_mantissa[9]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(6),
      I2 => A_mantissa60(5),
      I3 => A_mantissa60(7),
      I4 => \A_mantissa_reg[24]_i_12__0_n_3\,
      I5 => \A_mantissa_reg_n_0_[9]\,
      O => \A_mantissa[9]_i_2__3_n_0\
    );
\A_mantissa[9]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57000000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[21]_i_12__2_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[9]_i_3__3_n_0\
    );
\A_mantissa[9]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEC2320"
    )
        port map (
      I0 => \A_mantissa[10]_i_9__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[12]_i_8__2_n_0\,
      I4 => \A_mantissa[9]_i_6__2_n_0\,
      I5 => \A_mantissa[2]_i_3__2_n_0\,
      O => \A_mantissa[9]_i_4__3_n_0\
    );
\A_mantissa[9]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AFEE0000"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => \A_mantissa[9]_i_7__3_n_0\,
      I2 => \A_mantissa[10]_i_10__2_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa_reg[24]_i_12__0_n_3\,
      I5 => \A_mantissa[9]_i_8__3_n_0\,
      O => \A_mantissa[9]_i_5__1_n_0\
    );
\A_mantissa[9]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[9]_i_9__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[11]_i_10__2_n_0\,
      O => \A_mantissa[9]_i_6__2_n_0\
    );
\A_mantissa[9]_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[11]_i_9__2_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[9]_i_10__2_n_0\,
      O => \A_mantissa[9]_i_7__3_n_0\
    );
\A_mantissa[9]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(5),
      I2 => A_mantissa60(6),
      O => \A_mantissa[9]_i_8__3_n_0\
    );
\A_mantissa[9]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088F08800"
    )
        port map (
      I0 => \A_mantissa[22]_i_7__3_n_0\,
      I1 => \A_mantissa_reg_n_0_[6]\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[4]_i_6__1_n_0\,
      I4 => \A_mantissa_reg_n_0_[2]\,
      I5 => \A_mantissa[2]_i_8__2_n_0\,
      O => \A_mantissa[9]_i_9__2_n_0\
    );
\A_mantissa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__3_n_0\,
      D => A_mantissa(0),
      Q => \A_mantissa_reg_n_0_[0]\,
      R => '0'
    );
\A_mantissa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__3_n_0\,
      D => A_mantissa(10),
      Q => \A_mantissa_reg_n_0_[10]\,
      R => '0'
    );
\A_mantissa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__3_n_0\,
      D => A_mantissa(11),
      Q => \A_mantissa_reg_n_0_[11]\,
      R => '0'
    );
\A_mantissa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__3_n_0\,
      D => A_mantissa(12),
      Q => \A_mantissa_reg_n_0_[12]\,
      R => '0'
    );
\A_mantissa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__3_n_0\,
      D => A_mantissa(13),
      Q => \A_mantissa_reg_n_0_[13]\,
      R => '0'
    );
\A_mantissa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__3_n_0\,
      D => A_mantissa(14),
      Q => \A_mantissa_reg_n_0_[14]\,
      R => '0'
    );
\A_mantissa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__3_n_0\,
      D => A_mantissa(15),
      Q => \A_mantissa_reg_n_0_[15]\,
      R => '0'
    );
\A_mantissa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__3_n_0\,
      D => A_mantissa(16),
      Q => \A_mantissa_reg_n_0_[16]\,
      R => '0'
    );
\A_mantissa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__3_n_0\,
      D => A_mantissa(17),
      Q => \A_mantissa_reg_n_0_[17]\,
      R => '0'
    );
\A_mantissa_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__3_n_0\,
      D => A_mantissa(18),
      Q => \A_mantissa_reg_n_0_[18]\,
      R => '0'
    );
\A_mantissa_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__3_n_0\,
      D => A_mantissa(19),
      Q => \A_mantissa_reg_n_0_[19]\,
      R => '0'
    );
\A_mantissa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__3_n_0\,
      D => A_mantissa(1),
      Q => \A_mantissa_reg_n_0_[1]\,
      R => '0'
    );
\A_mantissa_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__3_n_0\,
      D => A_mantissa(20),
      Q => \A_mantissa_reg_n_0_[20]\,
      R => '0'
    );
\A_mantissa_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__3_n_0\,
      D => A_mantissa(21),
      Q => \A_mantissa_reg_n_0_[21]\,
      R => '0'
    );
\A_mantissa_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__3_n_0\,
      D => A_mantissa(22),
      Q => \A_mantissa_reg_n_0_[22]\,
      R => '0'
    );
\A_mantissa_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \A_mantissa[23]_i_1__3_n_0\,
      Q => \A_mantissa_reg_n_0_[23]\,
      R => '0'
    );
\A_mantissa_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__3_n_0\,
      D => A_mantissa(24),
      Q => \A_mantissa_reg_n_0_[24]\,
      R => '0'
    );
\A_mantissa_reg[24]_i_12__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \A_mantissa5_carry__0_n_0\,
      CO(3 downto 1) => \NLW_A_mantissa_reg[24]_i_12__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \A_mantissa_reg[24]_i_12__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_A_mantissa_reg[24]_i_12__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\A_mantissa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__3_n_0\,
      D => A_mantissa(2),
      Q => \A_mantissa_reg_n_0_[2]\,
      R => '0'
    );
\A_mantissa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__3_n_0\,
      D => A_mantissa(3),
      Q => \A_mantissa_reg_n_0_[3]\,
      R => '0'
    );
\A_mantissa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__3_n_0\,
      D => A_mantissa(4),
      Q => \A_mantissa_reg_n_0_[4]\,
      R => '0'
    );
\A_mantissa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__3_n_0\,
      D => A_mantissa(5),
      Q => \A_mantissa_reg_n_0_[5]\,
      R => '0'
    );
\A_mantissa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__3_n_0\,
      D => A_mantissa(6),
      Q => \A_mantissa_reg_n_0_[6]\,
      R => '0'
    );
\A_mantissa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__3_n_0\,
      D => A_mantissa(7),
      Q => \A_mantissa_reg_n_0_[7]\,
      R => '0'
    );
\A_mantissa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__3_n_0\,
      D => A_mantissa(8),
      Q => \A_mantissa_reg_n_0_[8]\,
      R => '0'
    );
\A_mantissa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__3_n_0\,
      D => A_mantissa(9),
      Q => \A_mantissa_reg_n_0_[9]\,
      R => '0'
    );
A_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(31),
      Q => A_sgn_reg_n_0,
      R => '0'
    );
\B_exp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(14),
      Q => B_exp(0),
      R => '0'
    );
\B_exp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(15),
      Q => B_exp(1),
      R => '0'
    );
\B_exp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(16),
      Q => B_exp(2),
      R => '0'
    );
\B_exp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(17),
      Q => B_exp(3),
      R => '0'
    );
\B_exp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(18),
      Q => B_exp(4),
      R => '0'
    );
\B_exp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(19),
      Q => B_exp(5),
      R => '0'
    );
\B_exp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(20),
      Q => B_exp(6),
      R => '0'
    );
\B_exp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(21),
      Q => B_exp(7),
      R => '0'
    );
B_mantissa5_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => B_mantissa5_carry_n_0,
      CO(2) => B_mantissa5_carry_n_1,
      CO(1) => B_mantissa5_carry_n_2,
      CO(0) => B_mantissa5_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \A_exp__0\(3 downto 0),
      O(3 downto 0) => B_mantissa60(3 downto 0),
      S(3) => \B_mantissa5_carry_i_1__1_n_0\,
      S(2) => \B_mantissa5_carry_i_2__1_n_0\,
      S(1) => \B_mantissa5_carry_i_3__1_n_0\,
      S(0) => \B_mantissa5_carry_i_4__1_n_0\
    );
\B_mantissa5_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => B_mantissa5_carry_n_0,
      CO(3) => \B_mantissa5_carry__0_n_0\,
      CO(2) => \B_mantissa5_carry__0_n_1\,
      CO(1) => \B_mantissa5_carry__0_n_2\,
      CO(0) => \B_mantissa5_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \A_exp__0\(7 downto 4),
      O(3 downto 0) => B_mantissa60(7 downto 4),
      S(3) => \B_mantissa5_carry__0_i_1__1_n_0\,
      S(2) => \B_mantissa5_carry__0_i_2__1_n_0\,
      S(1) => \B_mantissa5_carry__0_i_3__1_n_0\,
      S(0) => \B_mantissa5_carry__0_i_4__1_n_0\
    );
\B_mantissa5_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(7),
      I1 => B_exp(7),
      O => \B_mantissa5_carry__0_i_1__1_n_0\
    );
\B_mantissa5_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(6),
      I1 => B_exp(6),
      O => \B_mantissa5_carry__0_i_2__1_n_0\
    );
\B_mantissa5_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(5),
      I1 => B_exp(5),
      O => \B_mantissa5_carry__0_i_3__1_n_0\
    );
\B_mantissa5_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(4),
      I1 => B_exp(4),
      O => \B_mantissa5_carry__0_i_4__1_n_0\
    );
\B_mantissa5_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(3),
      I1 => B_exp(3),
      O => \B_mantissa5_carry_i_1__1_n_0\
    );
\B_mantissa5_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(2),
      I1 => B_exp(2),
      O => \B_mantissa5_carry_i_2__1_n_0\
    );
\B_mantissa5_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(1),
      I1 => B_exp(1),
      O => \B_mantissa5_carry_i_3__1_n_0\
    );
\B_mantissa5_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(0),
      I1 => B_exp(0),
      O => \B_mantissa5_carry_i_4__1_n_0\
    );
\B_mantissa[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A3A0A3A3A0A0A0A"
    )
        port map (
      I0 => Q(0),
      I1 => \B_mantissa[0]_i_2__3_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa[0]_i_3__1_n_0\,
      I4 => \B_mantissa_reg_n_0_[0]\,
      I5 => \B_mantissa[0]_i_4__2_n_0\,
      O => B_mantissa(0)
    );
\B_mantissa[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      I5 => \B_mantissa[24]_i_13__2_n_0\,
      O => \B_mantissa[0]_i_2__3_n_0\
    );
\B_mantissa[0]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \B_mantissa_reg[24]_i_16__0_n_3\,
      I1 => \B_mantissa[21]_i_6__3_n_0\,
      I2 => B_mantissa60(7),
      I3 => B_mantissa60(5),
      I4 => B_mantissa60(6),
      O => \B_mantissa[0]_i_3__1_n_0\
    );
\B_mantissa[0]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa[0]_i_5__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[1]_i_4__3_n_0\,
      I3 => \B_mantissa[17]_i_12__1_n_0\,
      O => \B_mantissa[0]_i_4__2_n_0\
    );
\B_mantissa[0]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \B_mantissa[2]_i_8__2_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[2]_i_9__2_n_0\,
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[4]_i_12__0_n_0\,
      I5 => \B_mantissa[0]_i_6__0_n_0\,
      O => \B_mantissa[0]_i_5__1_n_0\
    );
\B_mantissa[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => \B_mantissa_reg_n_0_[8]\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa_reg_n_0_[16]\,
      I4 => B_mantissa60(4),
      I5 => \B_mantissa_reg_n_0_[0]\,
      O => \B_mantissa[0]_i_6__0_n_0\
    );
\B_mantissa[10]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5F3"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => \B_mantissa_reg_n_0_[16]\,
      I2 => B_mantissa60(4),
      I3 => B_mantissa60(3),
      O => \B_mantissa[10]_i_10__2_n_0\
    );
\B_mantissa[10]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5F3"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => \B_mantissa_reg_n_0_[10]\,
      I2 => B_mantissa60(4),
      I3 => B_mantissa60(3),
      O => \B_mantissa[10]_i_11__2_n_0\
    );
\B_mantissa[10]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F4F4F4F"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(7),
      I2 => \B_mantissa[10]_i_2__3_n_0\,
      I3 => \B_mantissa[10]_i_3__3_n_0\,
      I4 => \B_mantissa[10]_i_4__2_n_0\,
      I5 => \B_mantissa[10]_i_5__3_n_0\,
      O => B_mantissa(10)
    );
\B_mantissa[10]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0057FFFF"
    )
        port map (
      I0 => \B_mantissa[12]_i_6__3_n_0\,
      I1 => \B_mantissa[12]_i_7__3_n_0\,
      I2 => \B_mantissa[22]_i_7__3_n_0\,
      I3 => \B_mantissa_reg_n_0_[10]\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \B_mantissa[10]_i_6__2_n_0\,
      O => \B_mantissa[10]_i_2__3_n_0\
    );
\B_mantissa[10]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3B0000C8080000"
    )
        port map (
      I0 => \B_mantissa[10]_i_7__3_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[12]_i_9__2_n_0\,
      I4 => \B_mantissa[22]_i_9__3_n_0\,
      I5 => \B_mantissa[11]_i_7__3_n_0\,
      O => \B_mantissa[10]_i_3__3_n_0\
    );
\B_mantissa[10]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
        port map (
      I0 => \B_mantissa[12]_i_6__3_n_0\,
      I1 => \B_mantissa[12]_i_7__3_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(1),
      O => \B_mantissa[10]_i_4__2_n_0\
    );
\B_mantissa[10]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B8FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[10]_i_8__2_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[10]_i_9__1_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[11]_i_8__2_n_0\,
      I5 => \B_mantissa[17]_i_12__1_n_0\,
      O => \B_mantissa[10]_i_5__3_n_0\
    );
\B_mantissa[10]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2008888800088888"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__2_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(0),
      O => \B_mantissa[10]_i_6__2_n_0\
    );
\B_mantissa[10]_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B080"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \B_mantissa[4]_i_8__0_n_0\,
      I2 => \B_mantissa[22]_i_5__3_n_0\,
      I3 => \B_mantissa_reg_n_0_[3]\,
      I4 => \B_mantissa[17]_i_15__1_n_0\,
      O => \B_mantissa[10]_i_7__3_n_0\
    );
\B_mantissa[10]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF470000FF47"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[10]_i_10__2_n_0\,
      O => \B_mantissa[10]_i_8__2_n_0\
    );
\B_mantissa[10]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDCFDDFFFF0000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[22]\,
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[10]_i_11__2_n_0\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[10]_i_9__1_n_0\
    );
\B_mantissa[11]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDCFDDFFFF0000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[23]\,
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[11]_i_11__2_n_0\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[11]_i_10__2_n_0\
    );
\B_mantissa[11]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFDD"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[19]\,
      I3 => B_mantissa60(3),
      O => \B_mantissa[11]_i_11__2_n_0\
    );
\B_mantissa[11]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \B_mantissa_reg[11]_0\,
      I1 => \B_mantissa[11]_i_3__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[11]\,
      I3 => \B_mantissa[11]_i_4__3_n_0\,
      I4 => \B_mantissa[11]_i_5__3_n_0\,
      I5 => \B_mantissa[11]_i_6__2_n_0\,
      O => B_mantissa(11)
    );
\B_mantissa[11]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \B_mantissa[12]_i_6__3_n_0\,
      I1 => \B_mantissa[12]_i_7__3_n_0\,
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(0),
      O => \B_mantissa[11]_i_3__1_n_0\
    );
\B_mantissa[11]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42AA0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[24]_i_13__2_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[11]_i_4__3_n_0\
    );
\B_mantissa[11]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC000023200000"
    )
        port map (
      I0 => \B_mantissa[12]_i_9__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[14]_i_10__2_n_0\,
      I4 => \B_mantissa[22]_i_9__3_n_0\,
      I5 => \B_mantissa[11]_i_7__3_n_0\,
      O => \B_mantissa[11]_i_5__3_n_0\
    );
\B_mantissa[11]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \B_mantissa[11]_i_8__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[12]_i_10__1_n_0\,
      I3 => \B_mantissa[17]_i_12__1_n_0\,
      O => \B_mantissa[11]_i_6__2_n_0\
    );
\B_mantissa[11]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[11]_i_9__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[13]_i_8__2_n_0\,
      O => \B_mantissa[11]_i_7__3_n_0\
    );
\B_mantissa[11]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[13]_i_10__2_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[11]_i_10__2_n_0\,
      O => \B_mantissa[11]_i_8__2_n_0\
    );
\B_mantissa[11]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00A000C000C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => \B_mantissa_reg_n_0_[0]\,
      I2 => \B_mantissa[4]_i_8__0_n_0\,
      I3 => \B_mantissa[17]_i_15__1_n_0\,
      I4 => \B_mantissa_reg_n_0_[4]\,
      I5 => \B_mantissa[22]_i_5__3_n_0\,
      O => \B_mantissa[11]_i_9__2_n_0\
    );
\B_mantissa[12]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[14]_i_12__2_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[10]_i_8__2_n_0\,
      O => \B_mantissa[12]_i_10__1_n_0\
    );
\B_mantissa[12]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F444F4444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(8),
      I2 => \B_mantissa[12]_i_2__3_n_0\,
      I3 => \B_mantissa[12]_i_3__3_n_0\,
      I4 => \B_mantissa[12]_i_4__3_n_0\,
      I5 => \B_mantissa[12]_i_5__3_n_0\,
      O => B_mantissa(12)
    );
\B_mantissa[12]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07FF"
    )
        port map (
      I0 => \B_mantissa[12]_i_6__3_n_0\,
      I1 => \B_mantissa[12]_i_7__3_n_0\,
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \B_mantissa[12]_i_8__2_n_0\,
      O => \B_mantissa[12]_i_2__3_n_0\
    );
\B_mantissa[12]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1013FFFF"
    )
        port map (
      I0 => \B_mantissa[13]_i_8__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[15]_i_8__3_n_0\,
      I4 => \B_mantissa[22]_i_9__3_n_0\,
      O => \B_mantissa[12]_i_3__3_n_0\
    );
\B_mantissa[12]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB3B"
    )
        port map (
      I0 => \B_mantissa[12]_i_9__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[14]_i_10__2_n_0\,
      O => \B_mantissa[12]_i_4__3_n_0\
    );
\B_mantissa[12]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202AFFFFFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[17]_i_12__1_n_0\,
      I1 => \B_mantissa[13]_i_9__2_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[12]_i_10__1_n_0\,
      I4 => \B_mantissa[12]_i_7__3_n_0\,
      I5 => \B_mantissa[12]_i_6__3_n_0\,
      O => \B_mantissa[12]_i_5__3_n_0\
    );
\B_mantissa[12]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \B_mantissa[0]_i_3__1_n_0\,
      I1 => \B_mantissa[22]_i_5__3_n_0\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa[24]_i_7__3_n_0\,
      O => \B_mantissa[12]_i_6__3_n_0\
    );
\B_mantissa[12]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBD5F7DFFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(3),
      I5 => \B_mantissa[24]_i_7__3_n_0\,
      O => \B_mantissa[12]_i_7__3_n_0\
    );
\B_mantissa[12]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222A8080222A8000"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__2_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[12]_i_8__2_n_0\
    );
\B_mantissa[12]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00A000C000C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \B_mantissa_reg_n_0_[1]\,
      I2 => \B_mantissa[4]_i_8__0_n_0\,
      I3 => \B_mantissa[17]_i_15__1_n_0\,
      I4 => \B_mantissa_reg_n_0_[5]\,
      I5 => \B_mantissa[22]_i_5__3_n_0\,
      O => \B_mantissa[12]_i_9__2_n_0\
    );
\B_mantissa[13]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFFFF47FF47"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[13]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[21]\,
      I5 => B_mantissa60(3),
      O => \B_mantissa[13]_i_10__2_n_0\
    );
\B_mantissa[13]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABABAA"
    )
        port map (
      I0 => \B_mantissa_reg[13]_0\,
      I1 => \B_mantissa[13]_i_3__3_n_0\,
      I2 => \B_mantissa[13]_i_4__3_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[14]_i_5__3_n_0\,
      I5 => \B_mantissa[13]_i_5__3_n_0\,
      O => B_mantissa(13)
    );
\B_mantissa[13]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1FFF1F"
    )
        port map (
      I0 => \B_mantissa[13]_i_6__3_n_0\,
      I1 => \B_mantissa_reg_n_0_[13]\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa[24]_i_13__2_n_0\,
      I4 => \B_mantissa[13]_i_7__2_n_0\,
      O => \B_mantissa[13]_i_3__3_n_0\
    );
\B_mantissa[13]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04C4FFFF"
    )
        port map (
      I0 => \B_mantissa[13]_i_8__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[15]_i_8__3_n_0\,
      I4 => \B_mantissa[22]_i_9__3_n_0\,
      O => \B_mantissa[13]_i_4__3_n_0\
    );
\B_mantissa[13]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D555DDD"
    )
        port map (
      I0 => \B_mantissa[13]_i_6__3_n_0\,
      I1 => \B_mantissa[17]_i_12__1_n_0\,
      I2 => \B_mantissa[14]_i_11__2_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[13]_i_9__2_n_0\,
      O => \B_mantissa[13]_i_5__3_n_0\
    );
\B_mantissa[13]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540000FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[0]_i_3__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(3),
      I5 => \B_mantissa[16]_i_7__2_n_0\,
      O => \B_mantissa[13]_i_6__3_n_0\
    );
\B_mantissa[13]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"99D5"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      O => \B_mantissa[13]_i_7__2_n_0\
    );
\B_mantissa[13]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00A000C000C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => \B_mantissa_reg_n_0_[2]\,
      I2 => \B_mantissa[4]_i_8__0_n_0\,
      I3 => \B_mantissa[17]_i_15__1_n_0\,
      I4 => \B_mantissa_reg_n_0_[6]\,
      I5 => \B_mantissa[22]_i_5__3_n_0\,
      O => \B_mantissa[13]_i_8__2_n_0\
    );
\B_mantissa[13]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[15]_i_11__2_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[13]_i_10__2_n_0\,
      O => \B_mantissa[13]_i_9__2_n_0\
    );
\B_mantissa[14]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00A000C000C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \B_mantissa_reg_n_0_[3]\,
      I2 => \B_mantissa[4]_i_8__0_n_0\,
      I3 => \B_mantissa[17]_i_15__1_n_0\,
      I4 => \B_mantissa_reg_n_0_[7]\,
      I5 => \B_mantissa[22]_i_5__3_n_0\,
      O => \B_mantissa[14]_i_10__2_n_0\
    );
\B_mantissa[14]_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[16]_i_13__1_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[14]_i_12__2_n_0\,
      O => \B_mantissa[14]_i_11__2_n_0\
    );
\B_mantissa[14]_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F5F0FFF3F3"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => \B_mantissa_reg_n_0_[14]\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa_reg_n_0_[22]\,
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(2),
      O => \B_mantissa[14]_i_12__2_n_0\
    );
\B_mantissa[14]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAAABAB"
    )
        port map (
      I0 => \B_mantissa_reg[14]_0\,
      I1 => \B_mantissa[14]_i_3__3_n_0\,
      I2 => \B_mantissa[14]_i_4__3_n_0\,
      I3 => \B_mantissa[14]_i_5__3_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[14]_i_6__3_n_0\,
      O => B_mantissa(14)
    );
\B_mantissa[14]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1FFFFF11111111"
    )
        port map (
      I0 => \B_mantissa[14]_i_7__3_n_0\,
      I1 => \B_mantissa_reg_n_0_[14]\,
      I2 => \B_mantissa[14]_i_8__3_n_0\,
      I3 => B_mantissa60(0),
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \B_mantissa[14]_i_9__2_n_0\,
      O => \B_mantissa[14]_i_3__3_n_0\
    );
\B_mantissa[14]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1013FFFF"
    )
        port map (
      I0 => \B_mantissa[15]_i_8__3_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[17]_i_9__2_n_0\,
      I4 => \B_mantissa[22]_i_9__3_n_0\,
      O => \B_mantissa[14]_i_4__3_n_0\
    );
\B_mantissa[14]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[14]_i_10__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[16]_i_8__2_n_0\,
      O => \B_mantissa[14]_i_5__3_n_0\
    );
\B_mantissa[14]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AFFFF"
    )
        port map (
      I0 => \B_mantissa[17]_i_12__1_n_0\,
      I1 => \B_mantissa[15]_i_9__2_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[14]_i_11__2_n_0\,
      I4 => \B_mantissa[14]_i_7__3_n_0\,
      O => \B_mantissa[14]_i_6__3_n_0\
    );
\B_mantissa[14]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020FFFFFF"
    )
        port map (
      I0 => \B_mantissa[22]_i_7__3_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[22]_i_5__3_n_0\,
      I3 => \B_mantissa[22]_i_6__3_n_0\,
      I4 => \B_mantissa[17]_i_12__1_n_0\,
      I5 => \B_mantissa[0]_i_3__1_n_0\,
      O => \B_mantissa[14]_i_7__3_n_0\
    );
\B_mantissa[14]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(3),
      O => \B_mantissa[14]_i_8__3_n_0\
    );
\B_mantissa[14]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666A0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => \B_mantissa[17]_i_12__1_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[14]_i_9__2_n_0\
    );
\B_mantissa[15]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => \B_mantissa[22]_i_5__3_n_0\,
      I2 => \B_mantissa_reg_n_0_[0]\,
      I3 => \B_mantissa[17]_i_15__1_n_0\,
      O => \B_mantissa[15]_i_10__2_n_0\
    );
\B_mantissa[15]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F5F0FFF3F3"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => \B_mantissa_reg_n_0_[15]\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa_reg_n_0_[23]\,
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(2),
      O => \B_mantissa[15]_i_11__2_n_0\
    );
\B_mantissa[15]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABABAA"
    )
        port map (
      I0 => \B_mantissa_reg[15]_0\,
      I1 => \B_mantissa[15]_i_3__3_n_0\,
      I2 => \B_mantissa[15]_i_4__3_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[15]_i_5__3_n_0\,
      I5 => \B_mantissa[15]_i_6__3_n_0\,
      O => B_mantissa(15)
    );
\B_mantissa[15]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D5D5DFF"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => \B_mantissa[17]_i_12__1_n_0\,
      I2 => \B_mantissa[16]_i_6__3_n_0\,
      I3 => \B_mantissa[15]_i_7__3_n_0\,
      I4 => \B_mantissa_reg_n_0_[15]\,
      O => \B_mantissa[15]_i_3__3_n_0\
    );
\B_mantissa[15]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04C4FFFF"
    )
        port map (
      I0 => \B_mantissa[15]_i_8__3_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[17]_i_9__2_n_0\,
      I4 => \B_mantissa[22]_i_9__3_n_0\,
      O => \B_mantissa[15]_i_4__3_n_0\
    );
\B_mantissa[15]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[16]_i_8__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[16]_i_9__2_n_0\,
      O => \B_mantissa[15]_i_5__3_n_0\
    );
\B_mantissa[15]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AFFFF"
    )
        port map (
      I0 => \B_mantissa[17]_i_12__1_n_0\,
      I1 => \B_mantissa[16]_i_10__2_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[15]_i_9__2_n_0\,
      I4 => \B_mantissa[15]_i_7__3_n_0\,
      O => \B_mantissa[15]_i_6__3_n_0\
    );
\B_mantissa[15]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A877FFFF"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => \B_mantissa[22]_i_14__1_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[17]_i_12__1_n_0\,
      I5 => \B_mantissa[0]_i_3__1_n_0\,
      O => \B_mantissa[15]_i_7__3_n_0\
    );
\B_mantissa[15]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => \B_mantissa[22]_i_5__3_n_0\,
      I2 => \B_mantissa_reg_n_0_[4]\,
      I3 => \B_mantissa[17]_i_15__1_n_0\,
      I4 => \B_mantissa[4]_i_8__0_n_0\,
      I5 => \B_mantissa[15]_i_10__2_n_0\,
      O => \B_mantissa[15]_i_8__3_n_0\
    );
\B_mantissa[15]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[22]_i_15__0_n_0\,
      I3 => \B_mantissa_reg_n_0_[17]\,
      I4 => B_mantissa60(1),
      I5 => \B_mantissa[15]_i_11__2_n_0\,
      O => \B_mantissa[15]_i_9__2_n_0\
    );
\B_mantissa[16]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FF47FFFF0000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[18]\,
      I3 => \B_mantissa[22]_i_15__0_n_0\,
      I4 => \B_mantissa[16]_i_13__1_n_0\,
      I5 => B_mantissa60(1),
      O => \B_mantissa[16]_i_10__2_n_0\
    );
\B_mantissa[16]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(0),
      O => \B_mantissa[16]_i_11__2_n_0\
    );
\B_mantissa[16]_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \B_mantissa[22]_i_5__3_n_0\,
      I2 => \B_mantissa_reg_n_0_[1]\,
      I3 => \B_mantissa[17]_i_15__1_n_0\,
      O => \B_mantissa[16]_i_12__2_n_0\
    );
\B_mantissa[16]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF55FF33FF0F"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => \B_mantissa_reg_n_0_[24]\,
      I2 => \B_mantissa_reg_n_0_[16]\,
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(2),
      O => \B_mantissa[16]_i_13__1_n_0\
    );
\B_mantissa[16]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABABAA"
    )
        port map (
      I0 => \B_mantissa_reg[16]_0\,
      I1 => \B_mantissa[16]_i_3__3_n_0\,
      I2 => \B_mantissa[16]_i_4__3_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[17]_i_5__3_n_0\,
      I5 => \B_mantissa[16]_i_5__3_n_0\,
      O => B_mantissa(16)
    );
\B_mantissa[16]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00FFFFDF00DF00"
    )
        port map (
      I0 => \B_mantissa[16]_i_6__3_n_0\,
      I1 => B_mantissa60(0),
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa[17]_i_7__3_n_0\,
      I4 => \B_mantissa_reg_n_0_[16]\,
      I5 => \B_mantissa[16]_i_7__2_n_0\,
      O => \B_mantissa[16]_i_3__3_n_0\
    );
\B_mantissa[16]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04C4FFFF"
    )
        port map (
      I0 => \B_mantissa[16]_i_8__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[16]_i_9__2_n_0\,
      I4 => \B_mantissa[22]_i_9__3_n_0\,
      O => \B_mantissa[16]_i_4__3_n_0\
    );
\B_mantissa[16]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFFFCCCCCCCC"
    )
        port map (
      I0 => \B_mantissa[22]_i_6__3_n_0\,
      I1 => \B_mantissa[0]_i_3__1_n_0\,
      I2 => \B_mantissa[17]_i_13__1_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[16]_i_10__2_n_0\,
      I5 => \B_mantissa[17]_i_12__1_n_0\,
      O => \B_mantissa[16]_i_5__3_n_0\
    );
\B_mantissa[16]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9995"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      O => \B_mantissa[16]_i_6__3_n_0\
    );
\B_mantissa[16]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \B_mantissa_reg[24]_i_16__0_n_3\,
      I1 => B_mantissa60(6),
      I2 => B_mantissa60(5),
      I3 => B_mantissa60(7),
      I4 => B_mantissa60(4),
      I5 => \B_mantissa[16]_i_11__2_n_0\,
      O => \B_mantissa[16]_i_7__2_n_0\
    );
\B_mantissa[16]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => \B_mantissa[22]_i_5__3_n_0\,
      I2 => \B_mantissa_reg_n_0_[5]\,
      I3 => \B_mantissa[17]_i_15__1_n_0\,
      I4 => \B_mantissa[4]_i_8__0_n_0\,
      I5 => \B_mantissa[16]_i_12__2_n_0\,
      O => \B_mantissa[16]_i_8__2_n_0\
    );
\B_mantissa[16]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => \B_mantissa[22]_i_5__3_n_0\,
      I2 => \B_mantissa_reg_n_0_[7]\,
      I3 => \B_mantissa[17]_i_15__1_n_0\,
      I4 => \B_mantissa[4]_i_8__0_n_0\,
      I5 => \B_mantissa[18]_i_7__3_n_0\,
      O => \B_mantissa[16]_i_9__2_n_0\
    );
\B_mantissa[17]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \B_mantissa[22]_i_13__1_n_0\,
      I1 => \B_mantissa[4]_i_8__0_n_0\,
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => \B_mantissa[22]_i_5__3_n_0\,
      I4 => \B_mantissa_reg_n_0_[4]\,
      I5 => \B_mantissa[17]_i_15__1_n_0\,
      O => \B_mantissa[17]_i_10__2_n_0\
    );
\B_mantissa[17]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[20]\,
      I3 => \B_mantissa[22]_i_15__0_n_0\,
      I4 => B_mantissa60(1),
      I5 => \B_mantissa[17]_i_17__2_n_0\,
      O => \B_mantissa[17]_i_11__2_n_0\
    );
\B_mantissa[17]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \B_mantissa_reg[24]_i_16__0_n_3\,
      I1 => B_mantissa60(6),
      I2 => B_mantissa60(5),
      I3 => B_mantissa60(7),
      O => \B_mantissa[17]_i_12__1_n_0\
    );
\B_mantissa[17]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FF47FFFF0000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[19]\,
      I3 => \B_mantissa[22]_i_15__0_n_0\,
      I4 => \B_mantissa[17]_i_18__2_n_0\,
      I5 => B_mantissa60(1),
      O => \B_mantissa[17]_i_13__1_n_0\
    );
\B_mantissa[17]_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \B_mantissa_reg[24]_i_16__0_n_3\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(4),
      I3 => \B_mantissa[17]_i_8__0_n_0\,
      O => \B_mantissa[17]_i_14__1_n_0\
    );
\B_mantissa[17]_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(0),
      I4 => B_mantissa60(3),
      O => \B_mantissa[17]_i_15__1_n_0\
    );
\B_mantissa[17]_i_16__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => \B_mantissa[22]_i_5__3_n_0\,
      I2 => \B_mantissa_reg_n_0_[2]\,
      I3 => \B_mantissa[17]_i_15__1_n_0\,
      O => \B_mantissa[17]_i_16__2_n_0\
    );
\B_mantissa[17]_i_17__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[18]\,
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(3),
      O => \B_mantissa[17]_i_17__2_n_0\
    );
\B_mantissa[17]_i_18__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(4),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa_reg_n_0_[17]\,
      O => \B_mantissa[17]_i_18__2_n_0\
    );
\B_mantissa[17]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAAABAB"
    )
        port map (
      I0 => \B_mantissa_reg[17]_0\,
      I1 => \B_mantissa[17]_i_3__3_n_0\,
      I2 => \B_mantissa[17]_i_4__3_n_0\,
      I3 => \B_mantissa[17]_i_5__3_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[17]_i_6__2_n_0\,
      O => B_mantissa(17)
    );
\B_mantissa[17]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAABABABABA"
    )
        port map (
      I0 => \B_mantissa[17]_i_7__3_n_0\,
      I1 => \B_mantissa_reg_n_0_[17]\,
      I2 => \B_mantissa_reg[24]_i_16__0_n_3\,
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      I5 => \B_mantissa[17]_i_8__0_n_0\,
      O => \B_mantissa[17]_i_3__3_n_0\
    );
\B_mantissa[17]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \B_mantissa[18]_i_5__3_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[22]_i_9__3_n_0\,
      O => \B_mantissa[17]_i_4__3_n_0\
    );
\B_mantissa[17]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[17]_i_9__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[17]_i_10__2_n_0\,
      O => \B_mantissa[17]_i_5__3_n_0\
    );
\B_mantissa[17]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80B0"
    )
        port map (
      I0 => \B_mantissa[17]_i_11__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[17]_i_12__1_n_0\,
      I3 => \B_mantissa[17]_i_13__1_n_0\,
      I4 => \B_mantissa[17]_i_14__1_n_0\,
      O => \B_mantissa[17]_i_6__2_n_0\
    );
\B_mantissa[17]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666E0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => \B_mantissa[17]_i_12__1_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[17]_i_7__3_n_0\
    );
\B_mantissa[17]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010100010101"
    )
        port map (
      I0 => B_mantissa60(6),
      I1 => B_mantissa60(5),
      I2 => B_mantissa60(7),
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(3),
      I5 => \B_mantissa[24]_i_14__2_n_0\,
      O => \B_mantissa[17]_i_8__0_n_0\
    );
\B_mantissa[17]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => \B_mantissa[22]_i_5__3_n_0\,
      I2 => \B_mantissa_reg_n_0_[6]\,
      I3 => \B_mantissa[17]_i_15__1_n_0\,
      I4 => \B_mantissa[4]_i_8__0_n_0\,
      I5 => \B_mantissa[17]_i_16__2_n_0\,
      O => \B_mantissa[17]_i_9__2_n_0\
    );
\B_mantissa[18]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A0A0A"
    )
        port map (
      I0 => Q(9),
      I1 => \B_mantissa[18]_i_2__3_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa[18]_i_3__3_n_0\,
      I4 => \B_mantissa[18]_i_4__3_n_0\,
      O => B_mantissa(18)
    );
\B_mantissa[18]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555445"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => \B_mantissa[22]_i_6__3_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[0]_i_3__1_n_0\,
      I5 => \B_mantissa[20]_i_2__3_n_0\,
      O => \B_mantissa[18]_i_2__3_n_0\
    );
\B_mantissa[18]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAA8002AAAA00"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__2_n_0\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[18]_i_3__3_n_0\
    );
\B_mantissa[18]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \B_mantissa[18]_i_5__3_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[22]_i_9__3_n_0\,
      I3 => \B_mantissa[19]_i_5__3_n_0\,
      I4 => \B_mantissa[18]_i_6__3_n_0\,
      O => \B_mantissa[18]_i_4__3_n_0\
    );
\B_mantissa[18]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[22]_i_12__1_n_0\,
      I1 => \B_mantissa[18]_i_7__3_n_0\,
      I2 => \B_mantissa[22]_i_7__3_n_0\,
      I3 => \B_mantissa[24]_i_22__2_n_0\,
      I4 => \B_mantissa[4]_i_8__0_n_0\,
      I5 => \B_mantissa[20]_i_10__1_n_0\,
      O => \B_mantissa[18]_i_5__3_n_0\
    );
\B_mantissa[18]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFD55555"
    )
        port map (
      I0 => \B_mantissa[18]_i_8__3_n_0\,
      I1 => \B_mantissa[19]_i_8__3_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[17]_i_11__2_n_0\,
      I4 => \B_mantissa[17]_i_12__1_n_0\,
      O => \B_mantissa[18]_i_6__3_n_0\
    );
\B_mantissa[18]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \B_mantissa[22]_i_5__3_n_0\,
      I2 => \B_mantissa_reg_n_0_[3]\,
      I3 => \B_mantissa[17]_i_15__1_n_0\,
      O => \B_mantissa[18]_i_7__3_n_0\
    );
\B_mantissa[18]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0FFF0E0F0ECF"
    )
        port map (
      I0 => \B_mantissa[24]_i_25__2_n_0\,
      I1 => \B_mantissa[20]_i_5__3_n_0\,
      I2 => \B_mantissa_reg[24]_i_16__0_n_3\,
      I3 => \B_mantissa[21]_i_6__3_n_0\,
      I4 => \B_mantissa[24]_i_15__3_n_0\,
      I5 => \B_mantissa[18]_i_9__3_n_0\,
      O => \B_mantissa[18]_i_8__3_n_0\
    );
\B_mantissa[18]_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2814"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(4),
      O => \B_mantissa[18]_i_9__3_n_0\
    );
\B_mantissa[19]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFF444444444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(10),
      I2 => \B_mantissa[19]_i_2__3_n_0\,
      I3 => \B_mantissa_reg_n_0_[19]\,
      I4 => \B_mantissa[19]_i_3__3_n_0\,
      I5 => \B_mantissa[19]_i_4__3_n_0\,
      O => B_mantissa(19)
    );
\B_mantissa[19]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \B_mantissa[20]_i_2__3_n_0\,
      I1 => \B_mantissa[0]_i_3__1_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[22]_i_6__3_n_0\,
      O => \B_mantissa[19]_i_2__3_n_0\
    );
\B_mantissa[19]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"766E0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[24]_i_13__2_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[19]_i_3__3_n_0\
    );
\B_mantissa[19]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E020FFFFFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[20]_i_8__3_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[22]_i_9__3_n_0\,
      I3 => \B_mantissa[19]_i_5__3_n_0\,
      I4 => \B_mantissa[19]_i_6__3_n_0\,
      I5 => \B_mantissa[19]_i_2__3_n_0\,
      O => \B_mantissa[19]_i_4__3_n_0\
    );
\B_mantissa[19]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[22]_i_13__1_n_0\,
      I1 => \B_mantissa[19]_i_7__3_n_0\,
      I2 => \B_mantissa[22]_i_7__3_n_0\,
      I3 => \B_mantissa[24]_i_20__2_n_0\,
      I4 => \B_mantissa[4]_i_8__0_n_0\,
      I5 => \B_mantissa[21]_i_9__1_n_0\,
      O => \B_mantissa[19]_i_5__3_n_0\
    );
\B_mantissa[19]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"775F"
    )
        port map (
      I0 => \B_mantissa[17]_i_12__1_n_0\,
      I1 => \B_mantissa[20]_i_11__1_n_0\,
      I2 => \B_mantissa[19]_i_8__3_n_0\,
      I3 => B_mantissa60(0),
      O => \B_mantissa[19]_i_6__3_n_0\
    );
\B_mantissa[19]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => \B_mantissa[22]_i_5__3_n_0\,
      I2 => \B_mantissa_reg_n_0_[4]\,
      I3 => \B_mantissa[17]_i_15__1_n_0\,
      O => \B_mantissa[19]_i_7__3_n_0\
    );
\B_mantissa[19]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa_reg_n_0_[23]\,
      I3 => B_mantissa60(2),
      I4 => \B_mantissa_reg_n_0_[19]\,
      I5 => \B_mantissa[22]_i_15__0_n_0\,
      O => \B_mantissa[19]_i_8__3_n_0\
    );
\B_mantissa[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F444444FFF4"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(1),
      I2 => \B_mantissa[24]_i_3__2_n_0\,
      I3 => \B_mantissa_reg_n_0_[1]\,
      I4 => \B_mantissa[1]_i_2__3_n_0\,
      I5 => \B_mantissa[1]_i_3__2_n_0\,
      O => B_mantissa(1)
    );
\B_mantissa[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[24]_i_13__2_n_0\,
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(3),
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[1]_i_2__3_n_0\
    );
\B_mantissa[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757F0000757F757F"
    )
        port map (
      I0 => \B_mantissa[17]_i_12__1_n_0\,
      I1 => \B_mantissa[2]_i_6__2_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[1]_i_4__3_n_0\,
      I4 => \B_mantissa[1]_i_5__1_n_0\,
      I5 => \B_mantissa[22]_i_9__3_n_0\,
      O => \B_mantissa[1]_i_3__2_n_0\
    );
\B_mantissa[1]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \B_mantissa[3]_i_8__0_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[3]_i_9__2_n_0\,
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[1]_i_6__2_n_0\,
      I5 => \B_mantissa[1]_i_7__2_n_0\,
      O => \B_mantissa[1]_i_4__3_n_0\
    );
\B_mantissa[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7CFF7FFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[17]_i_15__1_n_0\,
      I4 => \B_mantissa_reg_n_0_[1]\,
      I5 => \B_mantissa[1]_i_8__1_n_0\,
      O => \B_mantissa[1]_i_5__1_n_0\
    );
\B_mantissa[1]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[21]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[5]\,
      O => \B_mantissa[1]_i_6__2_n_0\
    );
\B_mantissa[1]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[17]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[1]\,
      O => \B_mantissa[1]_i_7__2_n_0\
    );
\B_mantissa[1]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A801"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      O => \B_mantissa[1]_i_8__1_n_0\
    );
\B_mantissa[20]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => \B_mantissa[22]_i_5__3_n_0\,
      I2 => \B_mantissa_reg_n_0_[5]\,
      I3 => \B_mantissa[17]_i_15__1_n_0\,
      O => \B_mantissa[20]_i_10__1_n_0\
    );
\B_mantissa[20]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa_reg_n_0_[24]\,
      I3 => B_mantissa60(2),
      I4 => \B_mantissa_reg_n_0_[20]\,
      I5 => \B_mantissa[22]_i_15__0_n_0\,
      O => \B_mantissa[20]_i_11__1_n_0\
    );
\B_mantissa[20]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFF444444444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(11),
      I2 => \B_mantissa[20]_i_2__3_n_0\,
      I3 => \B_mantissa_reg_n_0_[20]\,
      I4 => \B_mantissa[20]_i_3__3_n_0\,
      I5 => \B_mantissa[20]_i_4__3_n_0\,
      O => B_mantissa(20)
    );
\B_mantissa[20]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002BFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[20]_i_5__3_n_0\,
      I1 => \B_mantissa[21]_i_6__3_n_0\,
      I2 => B_mantissa60(5),
      I3 => B_mantissa60(7),
      I4 => B_mantissa60(6),
      I5 => \B_mantissa_reg[24]_i_16__0_n_3\,
      O => \B_mantissa[20]_i_2__3_n_0\
    );
\B_mantissa[20]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0F2FAF"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__2_n_0\,
      I1 => \B_mantissa[20]_i_6__3_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[20]_i_7__3_n_0\,
      O => \B_mantissa[20]_i_3__3_n_0\
    );
\B_mantissa[20]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \B_mantissa[20]_i_8__3_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[22]_i_9__3_n_0\,
      I3 => \B_mantissa[21]_i_7__3_n_0\,
      I4 => \B_mantissa[20]_i_9__3_n_0\,
      O => \B_mantissa[20]_i_4__3_n_0\
    );
\B_mantissa[20]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88998991"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(0),
      O => \B_mantissa[20]_i_5__3_n_0\
    );
\B_mantissa[20]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A805"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      O => \B_mantissa[20]_i_6__3_n_0\
    );
\B_mantissa[20]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8991"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      O => \B_mantissa[20]_i_7__3_n_0\
    );
\B_mantissa[20]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[24]_i_22__2_n_0\,
      I1 => \B_mantissa[20]_i_10__1_n_0\,
      I2 => \B_mantissa[22]_i_7__3_n_0\,
      I3 => \B_mantissa[24]_i_24__2_n_0\,
      I4 => \B_mantissa[4]_i_8__0_n_0\,
      I5 => \B_mantissa[22]_i_12__1_n_0\,
      O => \B_mantissa[20]_i_8__3_n_0\
    );
\B_mantissa[20]_i_9__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD755555"
    )
        port map (
      I0 => \B_mantissa[20]_i_2__3_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[20]_i_11__1_n_0\,
      I3 => \B_mantissa[21]_i_10__2_n_0\,
      I4 => \B_mantissa[17]_i_12__1_n_0\,
      O => \B_mantissa[20]_i_9__3_n_0\
    );
\B_mantissa[21]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => \B_mantissa_reg_n_0_[21]\,
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(4),
      O => \B_mantissa[21]_i_10__2_n_0\
    );
\B_mantissa[21]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAFCAA00AA00AA"
    )
        port map (
      I0 => Q(12),
      I1 => \B_mantissa[21]_i_2__3_n_0\,
      I2 => \B_mantissa_reg_n_0_[21]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \B_mantissa[21]_i_3__1_n_0\,
      I5 => \B_mantissa[21]_i_4__0_n_0\,
      O => B_mantissa(21)
    );
\B_mantissa[21]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002BFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[21]_i_5__3_n_0\,
      I1 => \B_mantissa[21]_i_6__3_n_0\,
      I2 => B_mantissa60(5),
      I3 => B_mantissa60(7),
      I4 => B_mantissa60(6),
      I5 => \B_mantissa_reg[24]_i_16__0_n_3\,
      O => \B_mantissa[21]_i_2__3_n_0\
    );
\B_mantissa[21]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AA8A8"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__2_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      O => \B_mantissa[21]_i_3__1_n_0\
    );
\B_mantissa[21]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \B_mantissa[21]_i_7__3_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[22]_i_9__3_n_0\,
      I3 => \B_mantissa[22]_i_8__1_n_0\,
      I4 => \B_mantissa[21]_i_8__2_n_0\,
      O => \B_mantissa[21]_i_4__0_n_0\
    );
\B_mantissa[21]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC80033"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(3),
      O => \B_mantissa[21]_i_5__3_n_0\
    );
\B_mantissa[21]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      O => \B_mantissa[21]_i_6__3_n_0\
    );
\B_mantissa[21]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[24]_i_20__2_n_0\,
      I1 => \B_mantissa[21]_i_9__1_n_0\,
      I2 => \B_mantissa[22]_i_7__3_n_0\,
      I3 => \B_mantissa[24]_i_18__2_n_0\,
      I4 => \B_mantissa[4]_i_8__0_n_0\,
      I5 => \B_mantissa[22]_i_13__1_n_0\,
      O => \B_mantissa[21]_i_7__3_n_0\
    );
\B_mantissa[21]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E400FFFF"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => \B_mantissa[21]_i_10__2_n_0\,
      I2 => \B_mantissa[22]_i_16__0_n_0\,
      I3 => \B_mantissa[17]_i_12__1_n_0\,
      I4 => \B_mantissa[21]_i_2__3_n_0\,
      O => \B_mantissa[21]_i_8__2_n_0\
    );
\B_mantissa[21]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => \B_mantissa[22]_i_5__3_n_0\,
      I2 => \B_mantissa_reg_n_0_[6]\,
      I3 => \B_mantissa[17]_i_15__1_n_0\,
      O => \B_mantissa[21]_i_9__1_n_0\
    );
\B_mantissa[22]_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[24]_i_18__2_n_0\,
      I1 => \B_mantissa[22]_i_13__1_n_0\,
      I2 => \B_mantissa[22]_i_7__3_n_0\,
      I3 => \B_mantissa[24]_i_19__2_n_0\,
      I4 => \B_mantissa[4]_i_8__0_n_0\,
      I5 => \B_mantissa[24]_i_20__2_n_0\,
      O => \B_mantissa[22]_i_10__3_n_0\
    );
\B_mantissa[22]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8CCFBFFFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[22]_i_14__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[22]_i_15__0_n_0\,
      I3 => \B_mantissa_reg_n_0_[23]\,
      I4 => \B_mantissa[22]_i_16__0_n_0\,
      I5 => \B_mantissa[17]_i_12__1_n_0\,
      O => \B_mantissa[22]_i_11__2_n_0\
    );
\B_mantissa[22]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => \B_mantissa[22]_i_5__3_n_0\,
      I2 => \B_mantissa_reg_n_0_[7]\,
      I3 => \B_mantissa[17]_i_15__1_n_0\,
      O => \B_mantissa[22]_i_12__1_n_0\
    );
\B_mantissa[22]_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => \B_mantissa_reg_n_0_[16]\,
      I2 => \B_mantissa[22]_i_5__3_n_0\,
      I3 => \B_mantissa_reg_n_0_[8]\,
      I4 => \B_mantissa[17]_i_15__1_n_0\,
      O => \B_mantissa[22]_i_13__1_n_0\
    );
\B_mantissa[22]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => B_mantissa60(2),
      O => \B_mantissa[22]_i_14__1_n_0\
    );
\B_mantissa[22]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(4),
      O => \B_mantissa[22]_i_15__0_n_0\
    );
\B_mantissa[22]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000B0008"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[22]\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[22]_i_16__0_n_0\
    );
\B_mantissa[22]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAFCAA00AA00AA"
    )
        port map (
      I0 => Q(13),
      I1 => \B_mantissa[22]_i_2__2_n_0\,
      I2 => \B_mantissa_reg_n_0_[22]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \B_mantissa[22]_i_3__3_n_0\,
      I5 => \B_mantissa[22]_i_4__3_n_0\,
      O => B_mantissa(22)
    );
\B_mantissa[22]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050D050D050F050D"
    )
        port map (
      I0 => \B_mantissa[24]_i_7__3_n_0\,
      I1 => \B_mantissa[22]_i_5__3_n_0\,
      I2 => \B_mantissa[0]_i_3__1_n_0\,
      I3 => \B_mantissa[22]_i_6__3_n_0\,
      I4 => \B_mantissa[22]_i_7__3_n_0\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[22]_i_2__2_n_0\
    );
\B_mantissa[22]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0AAAAAAAA8A0"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(4),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(2),
      I5 => B_mantissa60(3),
      O => \B_mantissa[22]_i_3__3_n_0\
    );
\B_mantissa[22]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[22]_i_8__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[22]_i_9__3_n_0\,
      I3 => \B_mantissa[22]_i_10__3_n_0\,
      I4 => \B_mantissa[22]_i_11__2_n_0\,
      I5 => \B_mantissa[22]_i_2__2_n_0\,
      O => \B_mantissa[22]_i_4__3_n_0\
    );
\B_mantissa[22]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(0),
      O => \B_mantissa[22]_i_5__3_n_0\
    );
\B_mantissa[22]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAAA"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(3),
      O => \B_mantissa[22]_i_6__3_n_0\
    );
\B_mantissa[22]_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(1),
      O => \B_mantissa[22]_i_7__3_n_0\
    );
\B_mantissa[22]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[24]_i_24__2_n_0\,
      I1 => \B_mantissa[22]_i_12__1_n_0\,
      I2 => \B_mantissa[22]_i_7__3_n_0\,
      I3 => \B_mantissa[24]_i_21__2_n_0\,
      I4 => \B_mantissa[4]_i_8__0_n_0\,
      I5 => \B_mantissa[24]_i_22__2_n_0\,
      O => \B_mantissa[22]_i_8__1_n_0\
    );
\B_mantissa[22]_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \B_mantissa[24]_i_25__2_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(0),
      I4 => B_mantissa60(2),
      I5 => B_mantissa60(1),
      O => \B_mantissa[22]_i_9__3_n_0\
    );
\B_mantissa[23]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3200FFFFAAAAAAAA"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => \B_mantissa[23]_i_2__2_n_0\,
      I2 => \B_mantissa[23]_i_3__3_n_0\,
      I3 => \B_mantissa[23]_i_4__3_n_0\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \B_mantissa[24]_i_1__3_n_0\,
      O => \B_mantissa[23]_i_1__3_n_0\
    );
\B_mantissa[23]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AAAA8"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__2_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      O => \B_mantissa[23]_i_2__2_n_0\
    );
\B_mantissa[23]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4445444155555555"
    )
        port map (
      I0 => \B_mantissa[16]_i_7__2_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[24]_i_7__3_n_0\,
      O => \B_mantissa[23]_i_3__3_n_0\
    );
\B_mantissa[23]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E020FFFFFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_12__3_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[22]_i_9__3_n_0\,
      I3 => \B_mantissa[22]_i_10__3_n_0\,
      I4 => \B_mantissa[23]_i_3__3_n_0\,
      I5 => \B_mantissa[23]_i_5__3_n_0\,
      O => \B_mantissa[23]_i_4__3_n_0\
    );
\B_mantissa[23]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFBFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[22]_i_15__0_n_0\,
      I1 => \B_mantissa_reg_n_0_[23]\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[22]_i_14__1_n_0\,
      I4 => \B_mantissa_reg_n_0_[24]\,
      I5 => \B_mantissa[17]_i_12__1_n_0\,
      O => \B_mantissa[23]_i_5__3_n_0\
    );
\B_mantissa[24]_i_10__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10110001"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => \B_mantissa[24]_i_17__2_n_0\,
      I4 => \B_mantissa[24]_i_18__2_n_0\,
      O => \B_mantissa[24]_i_10__3_n_0\
    );
\B_mantissa[24]_i_11__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => \B_mantissa[24]_i_19__2_n_0\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[24]_i_20__2_n_0\,
      O => \B_mantissa[24]_i_11__3_n_0\
    );
\B_mantissa[24]_i_12__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[24]_i_21__2_n_0\,
      I1 => \B_mantissa[24]_i_22__2_n_0\,
      I2 => \B_mantissa[22]_i_7__3_n_0\,
      I3 => \B_mantissa[24]_i_23__1_n_0\,
      I4 => \B_mantissa[4]_i_8__0_n_0\,
      I5 => \B_mantissa[24]_i_24__2_n_0\,
      O => \B_mantissa[24]_i_12__3_n_0\
    );
\B_mantissa[24]_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFF44400000"
    )
        port map (
      I0 => \B_mantissa[24]_i_25__2_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(4),
      I5 => \B_mantissa[17]_i_12__1_n_0\,
      O => \B_mantissa[24]_i_13__2_n_0\
    );
\B_mantissa[24]_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      O => \B_mantissa[24]_i_14__2_n_0\
    );
\B_mantissa[24]_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(5),
      I2 => B_mantissa60(6),
      O => \B_mantissa[24]_i_15__3_n_0\
    );
\B_mantissa[24]_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => \B_mantissa_reg_n_0_[24]\,
      I2 => \B_mantissa[22]_i_5__3_n_0\,
      I3 => \B_mantissa_reg_n_0_[0]\,
      I4 => \B_mantissa[17]_i_15__1_n_0\,
      I5 => \B_mantissa_reg_n_0_[16]\,
      O => \B_mantissa[24]_i_17__2_n_0\
    );
\B_mantissa[24]_i_18__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => \B_mantissa_reg_n_0_[20]\,
      I2 => \B_mantissa[22]_i_5__3_n_0\,
      I3 => \B_mantissa_reg_n_0_[12]\,
      I4 => \B_mantissa[17]_i_15__1_n_0\,
      O => \B_mantissa[24]_i_18__2_n_0\
    );
\B_mantissa[24]_i_19__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => \B_mantissa_reg_n_0_[22]\,
      I2 => \B_mantissa[22]_i_5__3_n_0\,
      I3 => \B_mantissa_reg_n_0_[14]\,
      I4 => \B_mantissa[17]_i_15__1_n_0\,
      O => \B_mantissa[24]_i_19__2_n_0\
    );
\B_mantissa[24]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C000AA00"
    )
        port map (
      I0 => mul_done,
      I1 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I2 => \B_mantissa[24]_i_3__2_n_0\,
      I3 => \A_exp[7]_i_2__1_n_0\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => state(1),
      O => \B_mantissa[24]_i_1__3_n_0\
    );
\B_mantissa[24]_i_20__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => \B_mantissa_reg_n_0_[18]\,
      I2 => \B_mantissa[22]_i_5__3_n_0\,
      I3 => \B_mantissa_reg_n_0_[10]\,
      I4 => \B_mantissa[17]_i_15__1_n_0\,
      O => \B_mantissa[24]_i_20__2_n_0\
    );
\B_mantissa[24]_i_21__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \B_mantissa_reg_n_0_[21]\,
      I2 => \B_mantissa[22]_i_5__3_n_0\,
      I3 => \B_mantissa_reg_n_0_[13]\,
      I4 => \B_mantissa[17]_i_15__1_n_0\,
      O => \B_mantissa[24]_i_21__2_n_0\
    );
\B_mantissa[24]_i_22__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \B_mantissa_reg_n_0_[17]\,
      I2 => \B_mantissa[22]_i_5__3_n_0\,
      I3 => \B_mantissa_reg_n_0_[9]\,
      I4 => \B_mantissa[17]_i_15__1_n_0\,
      O => \B_mantissa[24]_i_22__2_n_0\
    );
\B_mantissa[24]_i_23__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \B_mantissa_reg_n_0_[23]\,
      I2 => \B_mantissa[22]_i_5__3_n_0\,
      I3 => \B_mantissa_reg_n_0_[15]\,
      I4 => \B_mantissa[17]_i_15__1_n_0\,
      O => \B_mantissa[24]_i_23__1_n_0\
    );
\B_mantissa[24]_i_24__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \B_mantissa_reg_n_0_[19]\,
      I2 => \B_mantissa[22]_i_5__3_n_0\,
      I3 => \B_mantissa_reg_n_0_[11]\,
      I4 => \B_mantissa[17]_i_15__1_n_0\,
      O => \B_mantissa[24]_i_24__2_n_0\
    );
\B_mantissa[24]_i_25__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => B_mantissa60(5),
      I1 => B_mantissa60(7),
      I2 => B_mantissa60(6),
      I3 => \B_mantissa_reg[24]_i_16__0_n_3\,
      O => \B_mantissa[24]_i_25__2_n_0\
    );
\B_mantissa[24]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10103000"
    )
        port map (
      I0 => \B_mantissa[24]_i_4__2_n_0\,
      I1 => \B_mantissa[24]_i_5__3_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa_reg_n_0_[24]\,
      I4 => \B_mantissa[24]_i_6__2_n_0\,
      O => B_mantissa(24)
    );
\B_mantissa[24]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF7FFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_7__3_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[24]_i_8__3_n_0\,
      I5 => \B_mantissa[0]_i_3__1_n_0\,
      O => \B_mantissa[24]_i_3__2_n_0\
    );
\B_mantissa[24]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABBBBBBBABBB"
    )
        port map (
      I0 => \B_mantissa[24]_i_9__2_n_0\,
      I1 => \B_mantissa[24]_i_10__3_n_0\,
      I2 => \B_mantissa[24]_i_11__3_n_0\,
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[24]_i_12__3_n_0\,
      O => \B_mantissa[24]_i_4__2_n_0\
    );
\B_mantissa[24]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222AAAAA222AAAA8"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__2_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[24]_i_5__3_n_0\
    );
\B_mantissa[24]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFF"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => \B_mantissa[24]_i_14__2_n_0\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa[24]_i_15__3_n_0\,
      I4 => \B_mantissa_reg[24]_i_16__0_n_3\,
      O => \B_mantissa[24]_i_6__2_n_0\
    );
\B_mantissa[24]_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00018000"
    )
        port map (
      I0 => \B_mantissa[21]_i_6__3_n_0\,
      I1 => B_mantissa60(5),
      I2 => B_mantissa60(7),
      I3 => B_mantissa60(6),
      I4 => \B_mantissa_reg[24]_i_16__0_n_3\,
      O => \B_mantissa[24]_i_7__3_n_0\
    );
\B_mantissa[24]_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01C8"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(3),
      O => \B_mantissa[24]_i_8__3_n_0\
    );
\B_mantissa[24]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD2FFFFFFF"
    )
        port map (
      I0 => \B_mantissa[8]_i_6__2_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(5),
      I3 => B_mantissa60(7),
      I4 => B_mantissa60(6),
      I5 => \B_mantissa_reg[24]_i_16__0_n_3\,
      O => \B_mantissa[24]_i_9__2_n_0\
    );
\B_mantissa[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4444444444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(2),
      I2 => \B_mantissa[2]_i_2__2_n_0\,
      I3 => \B_mantissa[2]_i_3__3_n_0\,
      I4 => \B_mantissa_reg_n_0_[2]\,
      I5 => \B_mantissa[2]_i_4__3_n_0\,
      O => B_mantissa(2)
    );
\B_mantissa[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F4F0F4F"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => \B_mantissa[7]_i_3__3_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(0),
      O => \B_mantissa[2]_i_2__2_n_0\
    );
\B_mantissa[2]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545555555555555"
    )
        port map (
      I0 => \B_mantissa[0]_i_3__1_n_0\,
      I1 => \B_mantissa[22]_i_5__3_n_0\,
      I2 => \B_mantissa[4]_i_8__0_n_0\,
      I3 => \B_mantissa[22]_i_7__3_n_0\,
      I4 => B_mantissa60(4),
      I5 => \B_mantissa[24]_i_7__3_n_0\,
      O => \B_mantissa[2]_i_3__3_n_0\
    );
\B_mantissa[2]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEAFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[2]_i_5__3_n_0\,
      I1 => \B_mantissa[17]_i_12__1_n_0\,
      I2 => \B_mantissa[2]_i_6__2_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[3]_i_6__2_n_0\,
      I5 => \B_mantissa[2]_i_3__3_n_0\,
      O => \B_mantissa[2]_i_4__3_n_0\
    );
\B_mantissa[2]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \B_mantissa[22]_i_9__3_n_0\,
      I1 => \B_mantissa[3]_i_7__2_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[2]_i_7__1_n_0\,
      O => \B_mantissa[2]_i_5__3_n_0\
    );
\B_mantissa[2]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \B_mantissa[2]_i_8__2_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[2]_i_9__2_n_0\,
      I3 => \B_mantissa[4]_i_11__1_n_0\,
      I4 => \B_mantissa[4]_i_12__0_n_0\,
      I5 => B_mantissa60(1),
      O => \B_mantissa[2]_i_6__2_n_0\
    );
\B_mantissa[2]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFEFFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(0),
      I4 => B_mantissa60(3),
      I5 => \B_mantissa_reg_n_0_[1]\,
      O => \B_mantissa[2]_i_7__1_n_0\
    );
\B_mantissa[2]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[22]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[6]\,
      O => \B_mantissa[2]_i_8__2_n_0\
    );
\B_mantissa[2]_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[18]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[2]\,
      O => \B_mantissa[2]_i_9__2_n_0\
    );
\B_mantissa[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F444444FFF4"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(3),
      I2 => \B_mantissa[3]_i_2__3_n_0\,
      I3 => \B_mantissa_reg_n_0_[3]\,
      I4 => \B_mantissa[3]_i_3__3_n_0\,
      I5 => \B_mantissa[3]_i_4__2_n_0\,
      O => B_mantissa(3)
    );
\B_mantissa[3]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \B_mantissa[4]_i_4__3_n_0\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[0]_i_3__1_n_0\,
      O => \B_mantissa[3]_i_2__3_n_0\
    );
\B_mantissa[3]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000080FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__2_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(1),
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[3]_i_3__3_n_0\
    );
\B_mantissa[3]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15111555"
    )
        port map (
      I0 => \B_mantissa[3]_i_5__3_n_0\,
      I1 => \B_mantissa[17]_i_12__1_n_0\,
      I2 => \B_mantissa[4]_i_10__2_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[3]_i_6__2_n_0\,
      O => \B_mantissa[3]_i_4__2_n_0\
    );
\B_mantissa[3]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => \B_mantissa[4]_i_9__2_n_0\,
      I1 => \B_mantissa[22]_i_9__3_n_0\,
      I2 => \B_mantissa[3]_i_7__2_n_0\,
      I3 => B_mantissa60(0),
      O => \B_mantissa[3]_i_5__3_n_0\
    );
\B_mantissa[3]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \B_mantissa[3]_i_8__0_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[3]_i_9__2_n_0\,
      I3 => \B_mantissa[5]_i_9__2_n_0\,
      I4 => B_mantissa60(1),
      O => \B_mantissa[3]_i_6__2_n_0\
    );
\B_mantissa[3]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3FFFFFFF7FFF7F"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => \B_mantissa[4]_i_8__0_n_0\,
      I2 => \B_mantissa[22]_i_5__3_n_0\,
      I3 => \B_mantissa[17]_i_15__1_n_0\,
      I4 => \B_mantissa_reg_n_0_[0]\,
      I5 => \B_mantissa[22]_i_7__3_n_0\,
      O => \B_mantissa[3]_i_7__2_n_0\
    );
\B_mantissa[3]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[23]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[7]\,
      O => \B_mantissa[3]_i_8__0_n_0\
    );
\B_mantissa[3]_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[19]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[3]\,
      O => \B_mantissa[3]_i_9__2_n_0\
    );
\B_mantissa[4]_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \B_mantissa[4]_i_11__1_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[4]_i_12__0_n_0\,
      I3 => \B_mantissa[6]_i_11__1_n_0\,
      I4 => B_mantissa60(1),
      O => \B_mantissa[4]_i_10__2_n_0\
    );
\B_mantissa[4]_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[16]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[24]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[8]\,
      O => \B_mantissa[4]_i_11__1_n_0\
    );
\B_mantissa[4]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[20]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[4]\,
      O => \B_mantissa[4]_i_12__0_n_0\
    );
\B_mantissa[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBABBBAABAA"
    )
        port map (
      I0 => \B_mantissa_reg[4]_0\,
      I1 => \B_mantissa[4]_i_3__2_n_0\,
      I2 => \B_mantissa[4]_i_4__3_n_0\,
      I3 => \B_mantissa_reg_n_0_[4]\,
      I4 => \B_mantissa[4]_i_5__3_n_0\,
      I5 => \B_mantissa[4]_i_6__2_n_0\,
      O => B_mantissa(4)
    );
\B_mantissa[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAF8FAF0F0F0F0F"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(1),
      I5 => \B_mantissa[4]_i_7__2_n_0\,
      O => \B_mantissa[4]_i_3__2_n_0\
    );
\B_mantissa[4]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55551555"
    )
        port map (
      I0 => \B_mantissa[0]_i_3__1_n_0\,
      I1 => \B_mantissa[4]_i_8__0_n_0\,
      I2 => \B_mantissa[24]_i_7__3_n_0\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[22]_i_5__3_n_0\,
      O => \B_mantissa[4]_i_4__3_n_0\
    );
\B_mantissa[4]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => \B_mantissa[5]_i_6__0_n_0\,
      I1 => \B_mantissa[22]_i_9__3_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[4]_i_9__2_n_0\,
      O => \B_mantissa[4]_i_5__3_n_0\
    );
\B_mantissa[4]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa[4]_i_10__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[5]_i_7__2_n_0\,
      I3 => \B_mantissa[17]_i_12__1_n_0\,
      O => \B_mantissa[4]_i_6__2_n_0\
    );
\B_mantissa[4]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1C00"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(4),
      O => \B_mantissa[4]_i_7__2_n_0\
    );
\B_mantissa[4]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(0),
      O => \B_mantissa[4]_i_8__0_n_0\
    );
\B_mantissa[4]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B0008000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \B_mantissa[22]_i_7__3_n_0\,
      I2 => \B_mantissa[4]_i_8__0_n_0\,
      I3 => \B_mantissa[22]_i_5__3_n_0\,
      I4 => \B_mantissa_reg_n_0_[3]\,
      I5 => \B_mantissa[17]_i_15__1_n_0\,
      O => \B_mantissa[4]_i_9__2_n_0\
    );
\B_mantissa[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110FFFF11100000"
    )
        port map (
      I0 => \B_mantissa[5]_i_2__3_n_0\,
      I1 => \B_mantissa[5]_i_3__3_n_0\,
      I2 => \B_mantissa[5]_i_4__1_n_0\,
      I3 => \B_mantissa[5]_i_5__3_n_0\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => Q(4),
      O => B_mantissa(5)
    );
\B_mantissa[5]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055554445"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \B_mantissa[0]_i_3__1_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[12]_i_6__3_n_0\,
      O => \B_mantissa[5]_i_2__3_n_0\
    );
\B_mantissa[5]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000880"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__2_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(1),
      O => \B_mantissa[5]_i_3__3_n_0\
    );
\B_mantissa[5]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \B_mantissa[5]_i_6__0_n_0\,
      I1 => \B_mantissa[22]_i_9__3_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[6]_i_9__2_n_0\,
      O => \B_mantissa[5]_i_4__1_n_0\
    );
\B_mantissa[5]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A80FFFF8A80"
    )
        port map (
      I0 => \B_mantissa[17]_i_12__1_n_0\,
      I1 => \B_mantissa[6]_i_10__1_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[5]_i_7__2_n_0\,
      I4 => \B_mantissa[5]_i_8__2_n_0\,
      I5 => \B_mantissa[12]_i_6__3_n_0\,
      O => \B_mantissa[5]_i_5__3_n_0\
    );
\B_mantissa[5]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => \B_mantissa[4]_i_8__0_n_0\,
      I1 => \B_mantissa[22]_i_5__3_n_0\,
      I2 => \B_mantissa_reg_n_0_[2]\,
      I3 => \B_mantissa[17]_i_15__1_n_0\,
      I4 => \B_mantissa[22]_i_7__3_n_0\,
      I5 => \B_mantissa[7]_i_9__2_n_0\,
      O => \B_mantissa[5]_i_6__0_n_0\
    );
\B_mantissa[5]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[7]_i_10__2_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[5]_i_9__2_n_0\,
      O => \B_mantissa[5]_i_7__2_n_0\
    );
\B_mantissa[5]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
        port map (
      I0 => \B_mantissa[0]_i_3__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      O => \B_mantissa[5]_i_8__2_n_0\
    );
\B_mantissa[5]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022FFFF30220000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[17]\,
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[1]_i_6__2_n_0\,
      O => \B_mantissa[5]_i_9__2_n_0\
    );
\B_mantissa[6]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[8]_i_9__2_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[6]_i_11__1_n_0\,
      O => \B_mantissa[6]_i_10__1_n_0\
    );
\B_mantissa[6]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3210FFFF32100000"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[10]\,
      I3 => \B_mantissa_reg_n_0_[18]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[2]_i_8__2_n_0\,
      O => \B_mantissa[6]_i_11__1_n_0\
    );
\B_mantissa[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \B_mantissa_reg[6]_0\,
      I1 => \B_mantissa[6]_i_3__3_n_0\,
      I2 => \B_mantissa_reg_n_0_[6]\,
      I3 => \B_mantissa[6]_i_4__3_n_0\,
      I4 => \B_mantissa[6]_i_5__2_n_0\,
      I5 => \B_mantissa[6]_i_6__1_n_0\,
      O => B_mantissa(6)
    );
\B_mantissa[6]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABBA"
    )
        port map (
      I0 => \B_mantissa[12]_i_6__3_n_0\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[0]_i_3__1_n_0\,
      O => \B_mantissa[6]_i_3__3_n_0\
    );
\B_mantissa[6]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040FFF0FF"
    )
        port map (
      I0 => \B_mantissa[6]_i_7__2_n_0\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[24]_i_13__2_n_0\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[6]_i_8__1_n_0\,
      O => \B_mantissa[6]_i_4__3_n_0\
    );
\B_mantissa[6]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \B_mantissa[6]_i_9__2_n_0\,
      I1 => \B_mantissa[22]_i_9__3_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[7]_i_6__1_n_0\,
      O => \B_mantissa[6]_i_5__2_n_0\
    );
\B_mantissa[6]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \B_mantissa[17]_i_12__1_n_0\,
      I1 => \B_mantissa[6]_i_10__1_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[7]_i_8__2_n_0\,
      O => \B_mantissa[6]_i_6__1_n_0\
    );
\B_mantissa[6]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      O => \B_mantissa[6]_i_7__2_n_0\
    );
\B_mantissa[6]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404444444040444"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      I2 => B_mantissa60(4),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(2),
      I5 => B_mantissa60(1),
      O => \B_mantissa[6]_i_8__1_n_0\
    );
\B_mantissa[6]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => \B_mantissa[4]_i_8__0_n_0\,
      I1 => \B_mantissa[22]_i_5__3_n_0\,
      I2 => \B_mantissa_reg_n_0_[3]\,
      I3 => \B_mantissa[17]_i_15__1_n_0\,
      I4 => \B_mantissa[22]_i_7__3_n_0\,
      I5 => \B_mantissa[8]_i_7__2_n_0\,
      O => \B_mantissa[6]_i_9__2_n_0\
    );
\B_mantissa[7]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022FFFF30220000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[19]\,
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[3]_i_8__0_n_0\,
      O => \B_mantissa[7]_i_10__2_n_0\
    );
\B_mantissa[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A3A0A3A0A3A0A0A"
    )
        port map (
      I0 => Q(5),
      I1 => \B_mantissa[7]_i_2__3_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa[7]_i_3__3_n_0\,
      I4 => \B_mantissa[7]_i_4__3_n_0\,
      I5 => \B_mantissa[7]_i_5__2_n_0\,
      O => B_mantissa(7)
    );
\B_mantissa[7]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555455"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[0]_i_3__1_n_0\,
      I5 => \B_mantissa[12]_i_6__3_n_0\,
      O => \B_mantissa[7]_i_2__3_n_0\
    );
\B_mantissa[7]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080880"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__2_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(1),
      O => \B_mantissa[7]_i_3__3_n_0\
    );
\B_mantissa[7]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC232000000000"
    )
        port map (
      I0 => \B_mantissa[8]_i_7__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[10]_i_7__3_n_0\,
      I4 => \B_mantissa[7]_i_6__1_n_0\,
      I5 => \B_mantissa[22]_i_9__3_n_0\,
      O => \B_mantissa[7]_i_4__3_n_0\
    );
\B_mantissa[7]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFD55555"
    )
        port map (
      I0 => \B_mantissa[7]_i_7__2_n_0\,
      I1 => \B_mantissa[8]_i_8__2_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[7]_i_8__2_n_0\,
      I4 => \B_mantissa[17]_i_12__1_n_0\,
      O => \B_mantissa[7]_i_5__2_n_0\
    );
\B_mantissa[7]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[7]_i_9__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[9]_i_9__1_n_0\,
      O => \B_mantissa[7]_i_6__1_n_0\
    );
\B_mantissa[7]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F700F700FF007F"
    )
        port map (
      I0 => \B_mantissa[24]_i_7__3_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(3),
      I3 => \B_mantissa[0]_i_3__1_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[22]_i_14__1_n_0\,
      O => \B_mantissa[7]_i_7__2_n_0\
    );
\B_mantissa[7]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[9]_i_10__1_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[7]_i_10__2_n_0\,
      O => \B_mantissa[7]_i_8__2_n_0\
    );
\B_mantissa[7]_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B080"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => \B_mantissa[4]_i_8__0_n_0\,
      I2 => \B_mantissa[22]_i_5__3_n_0\,
      I3 => \B_mantissa_reg_n_0_[0]\,
      I4 => \B_mantissa[17]_i_15__1_n_0\,
      O => \B_mantissa[7]_i_9__2_n_0\
    );
\B_mantissa[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4F4F44"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(6),
      I2 => \B_mantissa[8]_i_2__3_n_0\,
      I3 => \B_mantissa[8]_i_3__3_n_0\,
      I4 => \B_mantissa[8]_i_4__2_n_0\,
      O => B_mantissa(8)
    );
\B_mantissa[8]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1FFF1F"
    )
        port map (
      I0 => \B_mantissa[12]_i_6__3_n_0\,
      I1 => \B_mantissa_reg_n_0_[8]\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa[8]_i_5__2_n_0\,
      I4 => \B_mantissa[8]_i_6__2_n_0\,
      O => \B_mantissa[8]_i_2__3_n_0\
    );
\B_mantissa[8]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3BC80800000000"
    )
        port map (
      I0 => \B_mantissa[8]_i_7__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[10]_i_7__3_n_0\,
      I4 => \B_mantissa[9]_i_7__3_n_0\,
      I5 => \B_mantissa[22]_i_9__3_n_0\,
      O => \B_mantissa[8]_i_3__3_n_0\
    );
\B_mantissa[8]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \B_mantissa[17]_i_12__1_n_0\,
      I1 => \B_mantissa[9]_i_8__3_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[8]_i_8__2_n_0\,
      I4 => \B_mantissa[12]_i_6__3_n_0\,
      O => \B_mantissa[8]_i_4__2_n_0\
    );
\B_mantissa[8]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00088888"
    )
        port map (
      I0 => \B_mantissa[17]_i_12__1_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(3),
      O => \B_mantissa[8]_i_5__2_n_0\
    );
\B_mantissa[8]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      O => \B_mantissa[8]_i_6__2_n_0\
    );
\B_mantissa[8]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B080"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \B_mantissa[4]_i_8__0_n_0\,
      I2 => \B_mantissa[22]_i_5__3_n_0\,
      I3 => \B_mantissa_reg_n_0_[1]\,
      I4 => \B_mantissa[17]_i_15__1_n_0\,
      O => \B_mantissa[8]_i_7__2_n_0\
    );
\B_mantissa[8]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \B_mantissa[10]_i_9__1_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[8]_i_9__2_n_0\,
      O => \B_mantissa[8]_i_8__2_n_0\
    );
\B_mantissa[8]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[4]_i_11__1_n_0\,
      O => \B_mantissa[8]_i_9__2_n_0\
    );
\B_mantissa[9]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"302230220000FFFF"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[21]\,
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[9]_i_11__0_n_0\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[9]_i_10__1_n_0\
    );
\B_mantissa[9]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFDD"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[17]\,
      I3 => B_mantissa60(3),
      O => \B_mantissa[9]_i_11__0_n_0\
    );
\B_mantissa[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAFEAAFEAABA"
    )
        port map (
      I0 => \B_mantissa_reg[9]_0\,
      I1 => \B_mantissa[9]_i_3__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[9]\,
      I3 => \B_mantissa[9]_i_4__2_n_0\,
      I4 => \B_mantissa[9]_i_5__3_n_0\,
      I5 => \B_mantissa[9]_i_6__3_n_0\,
      O => B_mantissa(9)
    );
\B_mantissa[9]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \B_mantissa[12]_i_6__3_n_0\,
      I1 => \B_mantissa[12]_i_7__3_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(1),
      O => \B_mantissa[9]_i_3__1_n_0\
    );
\B_mantissa[9]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57000000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[17]_i_12__1_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[9]_i_4__2_n_0\
    );
\B_mantissa[9]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC000023200000"
    )
        port map (
      I0 => \B_mantissa[10]_i_7__3_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[12]_i_9__2_n_0\,
      I4 => \B_mantissa[22]_i_9__3_n_0\,
      I5 => \B_mantissa[9]_i_7__3_n_0\,
      O => \B_mantissa[9]_i_5__3_n_0\
    );
\B_mantissa[9]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47470000FF000000"
    )
        port map (
      I0 => \B_mantissa[10]_i_8__2_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[10]_i_9__1_n_0\,
      I3 => \B_mantissa[9]_i_8__3_n_0\,
      I4 => \B_mantissa[17]_i_12__1_n_0\,
      I5 => B_mantissa60(0),
      O => \B_mantissa[9]_i_6__3_n_0\
    );
\B_mantissa[9]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[9]_i_9__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[11]_i_9__2_n_0\,
      O => \B_mantissa[9]_i_7__3_n_0\
    );
\B_mantissa[9]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \B_mantissa[11]_i_10__2_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[9]_i_10__1_n_0\,
      O => \B_mantissa[9]_i_8__3_n_0\
    );
\B_mantissa[9]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B080"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => \B_mantissa[4]_i_8__0_n_0\,
      I2 => \B_mantissa[22]_i_5__3_n_0\,
      I3 => \B_mantissa_reg_n_0_[2]\,
      I4 => \B_mantissa[17]_i_15__1_n_0\,
      O => \B_mantissa[9]_i_9__1_n_0\
    );
\B_mantissa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__3_n_0\,
      D => B_mantissa(0),
      Q => \B_mantissa_reg_n_0_[0]\,
      R => '0'
    );
\B_mantissa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__3_n_0\,
      D => B_mantissa(10),
      Q => \B_mantissa_reg_n_0_[10]\,
      R => '0'
    );
\B_mantissa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__3_n_0\,
      D => B_mantissa(11),
      Q => \B_mantissa_reg_n_0_[11]\,
      R => '0'
    );
\B_mantissa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__3_n_0\,
      D => B_mantissa(12),
      Q => \B_mantissa_reg_n_0_[12]\,
      R => '0'
    );
\B_mantissa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__3_n_0\,
      D => B_mantissa(13),
      Q => \B_mantissa_reg_n_0_[13]\,
      R => '0'
    );
\B_mantissa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__3_n_0\,
      D => B_mantissa(14),
      Q => \B_mantissa_reg_n_0_[14]\,
      R => '0'
    );
\B_mantissa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__3_n_0\,
      D => B_mantissa(15),
      Q => \B_mantissa_reg_n_0_[15]\,
      R => '0'
    );
\B_mantissa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__3_n_0\,
      D => B_mantissa(16),
      Q => \B_mantissa_reg_n_0_[16]\,
      R => '0'
    );
\B_mantissa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__3_n_0\,
      D => B_mantissa(17),
      Q => \B_mantissa_reg_n_0_[17]\,
      R => '0'
    );
\B_mantissa_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__3_n_0\,
      D => B_mantissa(18),
      Q => \B_mantissa_reg_n_0_[18]\,
      R => '0'
    );
\B_mantissa_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__3_n_0\,
      D => B_mantissa(19),
      Q => \B_mantissa_reg_n_0_[19]\,
      R => '0'
    );
\B_mantissa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__3_n_0\,
      D => B_mantissa(1),
      Q => \B_mantissa_reg_n_0_[1]\,
      R => '0'
    );
\B_mantissa_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__3_n_0\,
      D => B_mantissa(20),
      Q => \B_mantissa_reg_n_0_[20]\,
      R => '0'
    );
\B_mantissa_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__3_n_0\,
      D => B_mantissa(21),
      Q => \B_mantissa_reg_n_0_[21]\,
      R => '0'
    );
\B_mantissa_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__3_n_0\,
      D => B_mantissa(22),
      Q => \B_mantissa_reg_n_0_[22]\,
      R => '0'
    );
\B_mantissa_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B_mantissa[23]_i_1__3_n_0\,
      Q => \B_mantissa_reg_n_0_[23]\,
      R => '0'
    );
\B_mantissa_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__3_n_0\,
      D => B_mantissa(24),
      Q => \B_mantissa_reg_n_0_[24]\,
      R => '0'
    );
\B_mantissa_reg[24]_i_16__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_mantissa5_carry__0_n_0\,
      CO(3 downto 1) => \NLW_B_mantissa_reg[24]_i_16__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \B_mantissa_reg[24]_i_16__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_B_mantissa_reg[24]_i_16__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\B_mantissa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__3_n_0\,
      D => B_mantissa(2),
      Q => \B_mantissa_reg_n_0_[2]\,
      R => '0'
    );
\B_mantissa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__3_n_0\,
      D => B_mantissa(3),
      Q => \B_mantissa_reg_n_0_[3]\,
      R => '0'
    );
\B_mantissa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__3_n_0\,
      D => B_mantissa(4),
      Q => \B_mantissa_reg_n_0_[4]\,
      R => '0'
    );
\B_mantissa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__3_n_0\,
      D => B_mantissa(5),
      Q => \B_mantissa_reg_n_0_[5]\,
      R => '0'
    );
\B_mantissa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__3_n_0\,
      D => B_mantissa(6),
      Q => \B_mantissa_reg_n_0_[6]\,
      R => '0'
    );
\B_mantissa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__3_n_0\,
      D => B_mantissa(7),
      Q => \B_mantissa_reg_n_0_[7]\,
      R => '0'
    );
\B_mantissa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__3_n_0\,
      D => B_mantissa(8),
      Q => \B_mantissa_reg_n_0_[8]\,
      R => '0'
    );
\B_mantissa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__3_n_0\,
      D => B_mantissa(9),
      Q => \B_mantissa_reg_n_0_[9]\,
      R => '0'
    );
B_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(22),
      Q => B_sgn,
      R => '0'
    );
\FSM_sequential_cur_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00544454"
    )
        port map (
      I0 => \FSM_sequential_cur_state_reg[2]\(2),
      I1 => \FSM_sequential_cur_state_reg[2]\(1),
      I2 => start_delta,
      I3 => \FSM_sequential_cur_state_reg[2]\(0),
      I4 => adder_done,
      O => D(0)
    );
\FSM_sequential_cur_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => adder_done,
      I1 => \FSM_sequential_cur_state_reg[2]\(1),
      I2 => \FSM_sequential_cur_state_reg[2]\(0),
      I3 => \FSM_sequential_cur_state_reg[2]\(2),
      O => D(1)
    );
\FSM_sequential_cur_state[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \FSM_sequential_cur_state_reg[2]\(2),
      I1 => \FSM_sequential_cur_state_reg[2]\(0),
      I2 => adder_done,
      I3 => \FSM_sequential_cur_state_reg[2]\(1),
      O => D(2)
    );
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AEAEAE"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_3__2_n_0\,
      I1 => mul_done,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => state(1),
      I4 => state(2),
      O => \state__0\(0)
    );
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF20"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => state(1),
      I2 => \FSM_sequential_state[1]_i_2__3_n_0\,
      I3 => \FSM_sequential_state[1]_i_3__2_n_0\,
      I4 => state(2),
      O => \state__0\(1)
    );
\FSM_sequential_state[1]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F077"
    )
        port map (
      I0 => A_mantissa11_in,
      I1 => \A_mantissa[24]_i_3__3_n_0\,
      I2 => \B_mantissa[24]_i_3__2_n_0\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      O => \FSM_sequential_state[1]_i_2__3_n_0\
    );
\FSM_sequential_state[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAAA"
    )
        port map (
      I0 => state(1),
      I1 => p_0_in,
      I2 => p_1_in,
      I3 => \sum_exp[7]_i_3__2_n_0\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \FSM_sequential_state[1]_i_3__2_n_0\
    );
\FSM_sequential_state[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => mul_done,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \FSM_sequential_state[2]_i_1__3_n_0\
    );
\FSM_sequential_state[2]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F000F404F404F"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => mul_done,
      I2 => state(2),
      I3 => \FSM_sequential_state[2]_i_4__2_n_0\,
      I4 => \FSM_sequential_state[2]_i_5__3_n_0\,
      I5 => state(1),
      O => \state__0\(2)
    );
\FSM_sequential_state[2]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \FSM_sequential_cur_state_reg[2]\(2),
      I1 => \FSM_sequential_cur_state_reg[2]\(1),
      I2 => rst_adder_async,
      O => rst_adder
    );
\FSM_sequential_state[2]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDFFDFFFDFFFDF"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => state(1),
      I2 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I3 => \B_mantissa[24]_i_3__2_n_0\,
      I4 => \A_mantissa[24]_i_3__3_n_0\,
      I5 => A_mantissa11_in,
      O => \FSM_sequential_state[2]_i_4__2_n_0\
    );
\FSM_sequential_state[2]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => \sum_exp[7]_i_3__2_n_0\,
      I2 => p_1_in,
      I3 => p_0_in,
      O => \FSM_sequential_state[2]_i_5__3_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__3_n_0\,
      CLR => rst_adder,
      D => \state__0\(0),
      Q => \^fsm_sequential_state_reg[0]_0\(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__3_n_0\,
      CLR => rst_adder,
      D => \state__0\(1),
      Q => state(1)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__3_n_0\,
      CLR => rst_adder,
      D => \state__0\(2),
      Q => state(2)
    );
\corrected_w_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(0),
      I1 => \corrected_w[31]\(0),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(0),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(0)
    );
\corrected_w_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(10),
      I1 => \corrected_w[31]\(10),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(10),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(10)
    );
\corrected_w_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(11),
      I1 => \corrected_w[31]\(11),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(11),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(11)
    );
\corrected_w_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(12),
      I1 => \corrected_w[31]\(12),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(12),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(12)
    );
\corrected_w_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(13),
      I1 => \corrected_w[31]\(13),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(13),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(13)
    );
\corrected_w_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(14),
      I1 => \corrected_w[31]\(14),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(14),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(14)
    );
\corrected_w_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(15),
      I1 => \corrected_w[31]\(15),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(15),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(15)
    );
\corrected_w_reg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(16),
      I1 => \corrected_w[31]\(16),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(16),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(16)
    );
\corrected_w_reg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(17),
      I1 => \corrected_w[31]\(17),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(17),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(17)
    );
\corrected_w_reg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(18),
      I1 => \corrected_w[31]\(18),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(18),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(18)
    );
\corrected_w_reg[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(19),
      I1 => \corrected_w[31]\(19),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(19),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(19)
    );
\corrected_w_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(1),
      I1 => \corrected_w[31]\(1),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(1),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(1)
    );
\corrected_w_reg[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(20),
      I1 => \corrected_w[31]\(20),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(20),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(20)
    );
\corrected_w_reg[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(21),
      I1 => \corrected_w[31]\(21),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(21),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(21)
    );
\corrected_w_reg[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(22),
      I1 => \corrected_w[31]\(22),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(22),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(22)
    );
\corrected_w_reg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(23),
      I1 => \corrected_w[31]\(23),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(23),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(23)
    );
\corrected_w_reg[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(24),
      I1 => \corrected_w[31]\(24),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(24),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(24)
    );
\corrected_w_reg[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(25),
      I1 => \corrected_w[31]\(25),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(25),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(25)
    );
\corrected_w_reg[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(26),
      I1 => \corrected_w[31]\(26),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(26),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(26)
    );
\corrected_w_reg[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(27),
      I1 => \corrected_w[31]\(27),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(27),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(27)
    );
\corrected_w_reg[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(28),
      I1 => \corrected_w[31]\(28),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(28),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(28)
    );
\corrected_w_reg[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(29),
      I1 => \corrected_w[31]\(29),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(29),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(29)
    );
\corrected_w_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(2),
      I1 => \corrected_w[31]\(2),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(2),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(2)
    );
\corrected_w_reg[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(30),
      I1 => \corrected_w[31]\(30),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(30),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(30)
    );
\corrected_w_reg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(31),
      I1 => \corrected_w[31]\(31),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(31),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(31)
    );
\corrected_w_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(3),
      I1 => \corrected_w[31]\(3),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(3),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(3)
    );
\corrected_w_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(4),
      I1 => \corrected_w[31]\(4),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(4),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(4)
    );
\corrected_w_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(5),
      I1 => \corrected_w[31]\(5),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(5),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(5)
    );
\corrected_w_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(6),
      I1 => \corrected_w[31]\(6),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(6),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(6)
    );
\corrected_w_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(7),
      I1 => \corrected_w[31]\(7),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(7),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(7)
    );
\corrected_w_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(8),
      I1 => \corrected_w[31]\(8),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(8),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(8)
    );
\corrected_w_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => corrected_w2(9),
      I1 => \corrected_w[31]\(9),
      I2 => sel_corrected_w(0),
      I3 => \corrected_w[31]_0\(9),
      I4 => sel_corrected_w(1),
      O => \sum_reg[31]_0\(9)
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => mul_done,
      Q => adder_done,
      R => '0'
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => \B_mantissa_reg_n_0_[15]\,
      I2 => \A_mantissa_reg_n_0_[14]\,
      I3 => \B_mantissa_reg_n_0_[14]\,
      O => \i__carry__0_i_1__1_n_0\
    );
\i__carry__0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[6]\,
      I1 => \sum_exp_reg_n_0_[7]\,
      O => \i__carry__0_i_1__4_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[13]\,
      I1 => \B_mantissa_reg_n_0_[13]\,
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => \B_mantissa_reg_n_0_[12]\,
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[5]\,
      I1 => \sum_exp_reg_n_0_[6]\,
      O => \i__carry__0_i_2__4_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[11]\,
      I1 => \B_mantissa_reg_n_0_[11]\,
      I2 => \A_mantissa_reg_n_0_[10]\,
      I3 => \B_mantissa_reg_n_0_[10]\,
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[4]\,
      I1 => \sum_exp_reg_n_0_[5]\,
      O => \i__carry__0_i_3__4_n_0\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => \B_mantissa_reg_n_0_[9]\,
      I2 => \A_mantissa_reg_n_0_[8]\,
      I3 => \B_mantissa_reg_n_0_[8]\,
      O => \i__carry__0_i_4__1_n_0\
    );
\i__carry__0_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => \A_mantissa_reg_n_0_[15]\,
      I2 => \B_mantissa_reg_n_0_[14]\,
      I3 => \A_mantissa_reg_n_0_[14]\,
      O => \i__carry__0_i_5__1_n_0\
    );
\i__carry__0_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => \A_mantissa_reg_n_0_[13]\,
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => \A_mantissa_reg_n_0_[12]\,
      O => \i__carry__0_i_6__1_n_0\
    );
\i__carry__0_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \A_mantissa_reg_n_0_[11]\,
      I2 => \B_mantissa_reg_n_0_[10]\,
      I3 => \A_mantissa_reg_n_0_[10]\,
      O => \i__carry__0_i_7__1_n_0\
    );
\i__carry__0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \A_mantissa_reg_n_0_[9]\,
      I2 => \B_mantissa_reg_n_0_[8]\,
      I3 => \A_mantissa_reg_n_0_[8]\,
      O => \i__carry__0_i_8__1_n_0\
    );
\i__carry__1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => \B_mantissa_reg_n_0_[23]\,
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => \B_mantissa_reg_n_0_[22]\,
      O => \i__carry__1_i_1__1_n_0\
    );
\i__carry__1_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => \B_mantissa_reg_n_0_[21]\,
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => \B_mantissa_reg_n_0_[20]\,
      O => \i__carry__1_i_2__1_n_0\
    );
\i__carry__1_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[19]\,
      I1 => \B_mantissa_reg_n_0_[19]\,
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => \B_mantissa_reg_n_0_[18]\,
      O => \i__carry__1_i_3__1_n_0\
    );
\i__carry__1_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[17]\,
      I1 => \B_mantissa_reg_n_0_[17]\,
      I2 => \A_mantissa_reg_n_0_[16]\,
      I3 => \B_mantissa_reg_n_0_[16]\,
      O => \i__carry__1_i_4__1_n_0\
    );
\i__carry__1_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => \A_mantissa_reg_n_0_[23]\,
      I2 => \B_mantissa_reg_n_0_[22]\,
      I3 => \A_mantissa_reg_n_0_[22]\,
      O => \i__carry__1_i_5__1_n_0\
    );
\i__carry__1_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => \A_mantissa_reg_n_0_[21]\,
      I2 => \B_mantissa_reg_n_0_[20]\,
      I3 => \A_mantissa_reg_n_0_[20]\,
      O => \i__carry__1_i_6__1_n_0\
    );
\i__carry__1_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => \A_mantissa_reg_n_0_[19]\,
      I2 => \B_mantissa_reg_n_0_[18]\,
      I3 => \A_mantissa_reg_n_0_[18]\,
      O => \i__carry__1_i_7__1_n_0\
    );
\i__carry__1_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => \A_mantissa_reg_n_0_[17]\,
      I2 => \B_mantissa_reg_n_0_[16]\,
      I3 => \A_mantissa_reg_n_0_[16]\,
      O => \i__carry__1_i_8__1_n_0\
    );
\i__carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => \B_mantissa_reg_n_0_[24]\,
      O => \i__carry__2_i_1__1_n_0\
    );
\i__carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => \A_mantissa_reg_n_0_[24]\,
      O => \i__carry__2_i_2__1_n_0\
    );
\i__carry_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[3]\,
      I1 => \sum_exp_reg_n_0_[4]\,
      O => \i__carry_i_1__10_n_0\
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \A_exp__0\(6),
      I1 => B_exp(6),
      I2 => B_exp(7),
      I3 => \A_exp__0\(7),
      O => \i__carry_i_1__5_n_0\
    );
\i__carry_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      I2 => \A_exp__0\(7),
      I3 => B_exp(7),
      O => \i__carry_i_1__6_n_0\
    );
\i__carry_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[7]\,
      I1 => \B_mantissa_reg_n_0_[7]\,
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \B_mantissa_reg_n_0_[6]\,
      O => \i__carry_i_1__7_n_0\
    );
\i__carry_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[2]\,
      I1 => \sum_exp_reg_n_0_[3]\,
      O => \i__carry_i_2__10_n_0\
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \A_exp__0\(4),
      I1 => B_exp(4),
      I2 => B_exp(5),
      I3 => \A_exp__0\(5),
      O => \i__carry_i_2__5_n_0\
    );
\i__carry_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      I2 => \A_exp__0\(5),
      I3 => B_exp(5),
      O => \i__carry_i_2__6_n_0\
    );
\i__carry_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[5]\,
      I1 => \B_mantissa_reg_n_0_[5]\,
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \B_mantissa_reg_n_0_[4]\,
      O => \i__carry_i_2__7_n_0\
    );
\i__carry_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[1]\,
      I1 => \sum_exp_reg_n_0_[2]\,
      O => \i__carry_i_3__10_n_0\
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \A_exp__0\(2),
      I1 => B_exp(2),
      I2 => B_exp(3),
      I3 => \A_exp__0\(3),
      O => \i__carry_i_3__5_n_0\
    );
\i__carry_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      I2 => \A_exp__0\(3),
      I3 => B_exp(3),
      O => \i__carry_i_3__6_n_0\
    );
\i__carry_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[3]\,
      I1 => \B_mantissa_reg_n_0_[3]\,
      I2 => \A_mantissa_reg_n_0_[2]\,
      I3 => \B_mantissa_reg_n_0_[2]\,
      O => \i__carry_i_3__7_n_0\
    );
\i__carry_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[1]\,
      I1 => p_1_in,
      O => \i__carry_i_4__10_n_0\
    );
\i__carry_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \A_exp__0\(0),
      I1 => B_exp(0),
      I2 => B_exp(1),
      I3 => \A_exp__0\(1),
      O => \i__carry_i_4__5_n_0\
    );
\i__carry_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      I2 => \A_exp__0\(1),
      I3 => B_exp(1),
      O => \i__carry_i_4__6_n_0\
    );
\i__carry_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => \B_mantissa_reg_n_0_[1]\,
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => \B_mantissa_reg_n_0_[0]\,
      O => \i__carry_i_4__7_n_0\
    );
\i__carry_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      I2 => \A_exp__0\(7),
      I3 => B_exp(7),
      O => \i__carry_i_5__5_n_0\
    );
\i__carry_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \A_mantissa_reg_n_0_[7]\,
      I2 => \B_mantissa_reg_n_0_[6]\,
      I3 => \A_mantissa_reg_n_0_[6]\,
      O => \i__carry_i_5__6_n_0\
    );
\i__carry_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      I2 => \A_exp__0\(7),
      I3 => B_exp(7),
      O => \i__carry_i_5__7_n_0\
    );
\i__carry_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      I2 => \A_exp__0\(5),
      I3 => B_exp(5),
      O => \i__carry_i_6__5_n_0\
    );
\i__carry_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \A_mantissa_reg_n_0_[5]\,
      I2 => \B_mantissa_reg_n_0_[4]\,
      I3 => \A_mantissa_reg_n_0_[4]\,
      O => \i__carry_i_6__6_n_0\
    );
\i__carry_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      I2 => \A_exp__0\(5),
      I3 => B_exp(5),
      O => \i__carry_i_6__7_n_0\
    );
\i__carry_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      I2 => \A_exp__0\(3),
      I3 => B_exp(3),
      O => \i__carry_i_7__5_n_0\
    );
\i__carry_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \A_mantissa_reg_n_0_[3]\,
      I2 => \B_mantissa_reg_n_0_[2]\,
      I3 => \A_mantissa_reg_n_0_[2]\,
      O => \i__carry_i_7__6_n_0\
    );
\i__carry_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      I2 => \A_exp__0\(3),
      I3 => B_exp(3),
      O => \i__carry_i_7__7_n_0\
    );
\i__carry_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      I2 => \A_exp__0\(1),
      I3 => B_exp(1),
      O => \i__carry_i_8__5_n_0\
    );
\i__carry_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \A_mantissa_reg_n_0_[1]\,
      I2 => \B_mantissa_reg_n_0_[0]\,
      I3 => \A_mantissa_reg_n_0_[0]\,
      O => \i__carry_i_8__6_n_0\
    );
\i__carry_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      I2 => \A_exp__0\(1),
      I3 => B_exp(1),
      O => \i__carry_i_8__7_n_0\
    );
\p_0_out_inferred__5/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__5/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__5/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__5/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__5/i__carry_n_3\,
      CYINIT => \sum_exp_reg_n_0_[0]\,
      DI(3) => \sum_exp_reg_n_0_[3]\,
      DI(2) => \sum_exp_reg_n_0_[2]\,
      DI(1) => \sum_exp_reg_n_0_[1]\,
      DI(0) => p_1_in,
      O(3) => \p_0_out_inferred__5/i__carry_n_4\,
      O(2) => \p_0_out_inferred__5/i__carry_n_5\,
      O(1) => \p_0_out_inferred__5/i__carry_n_6\,
      O(0) => \p_0_out_inferred__5/i__carry_n_7\,
      S(3) => \i__carry_i_1__10_n_0\,
      S(2) => \i__carry_i_2__10_n_0\,
      S(1) => \i__carry_i_3__10_n_0\,
      S(0) => \i__carry_i_4__10_n_0\
    );
\p_0_out_inferred__5/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__5/i__carry_n_0\,
      CO(3 downto 2) => \NLW_p_0_out_inferred__5/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_inferred__5/i__carry__0_n_2\,
      CO(0) => \p_0_out_inferred__5/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sum_exp_reg_n_0_[5]\,
      DI(0) => \sum_exp_reg_n_0_[4]\,
      O(3) => \NLW_p_0_out_inferred__5/i__carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_inferred__5/i__carry__0_n_5\,
      O(1) => \p_0_out_inferred__5/i__carry__0_n_6\,
      O(0) => \p_0_out_inferred__5/i__carry__0_n_7\,
      S(3) => '0',
      S(2) => \i__carry__0_i_1__4_n_0\,
      S(1) => \i__carry__0_i_2__4_n_0\,
      S(0) => \i__carry__0_i_3__4_n_0\
    );
\sum[31]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000E0000"
    )
        port map (
      I0 => \FSM_sequential_cur_state_reg[2]\(2),
      I1 => \FSM_sequential_cur_state_reg[2]\(1),
      I2 => rst_adder_async,
      I3 => state(1),
      I4 => state(2),
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => sum0
    );
\sum_exp[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B8B800FFB8B8"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_mantissa[24]_i_4__3_n_0\,
      I2 => \A_exp__0\(0),
      I3 => \sum_exp[7]_i_3__2_n_0\,
      I4 => state(1),
      I5 => \sum_exp_reg_n_0_[0]\,
      O => \sum_exp[0]_i_1__2_n_0\
    );
\sum_exp[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(1),
      I1 => \A_mantissa[24]_i_4__3_n_0\,
      I2 => \A_exp__0\(1),
      I3 => \sum_exp[7]_i_3__2_n_0\,
      I4 => state(1),
      I5 => \p_0_out_inferred__5/i__carry_n_7\,
      O => \sum_exp[1]_i_1__2_n_0\
    );
\sum_exp[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_mantissa[24]_i_4__3_n_0\,
      I2 => \A_exp__0\(2),
      I3 => \sum_exp[7]_i_3__2_n_0\,
      I4 => state(1),
      I5 => \p_0_out_inferred__5/i__carry_n_6\,
      O => \sum_exp[2]_i_1__2_n_0\
    );
\sum_exp[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(3),
      I1 => \A_mantissa[24]_i_4__3_n_0\,
      I2 => \A_exp__0\(3),
      I3 => \sum_exp[7]_i_3__2_n_0\,
      I4 => state(1),
      I5 => \p_0_out_inferred__5/i__carry_n_5\,
      O => \sum_exp[3]_i_1__2_n_0\
    );
\sum_exp[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_mantissa[24]_i_4__3_n_0\,
      I2 => \A_exp__0\(4),
      I3 => \sum_exp[7]_i_3__2_n_0\,
      I4 => state(1),
      I5 => \p_0_out_inferred__5/i__carry_n_4\,
      O => \sum_exp[4]_i_1__2_n_0\
    );
\sum_exp[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(5),
      I1 => \A_mantissa[24]_i_4__3_n_0\,
      I2 => \A_exp__0\(5),
      I3 => \sum_exp[7]_i_3__2_n_0\,
      I4 => state(1),
      I5 => \p_0_out_inferred__5/i__carry__0_n_7\,
      O => \sum_exp[5]_i_1__2_n_0\
    );
\sum_exp[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_mantissa[24]_i_4__3_n_0\,
      I2 => \A_exp__0\(6),
      I3 => \sum_exp[7]_i_3__2_n_0\,
      I4 => state(1),
      I5 => \p_0_out_inferred__5/i__carry__0_n_6\,
      O => \sum_exp[6]_i_1__2_n_0\
    );
\sum_exp[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF000000"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => state(1),
      I3 => \A_exp[7]_i_2__1_n_0\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      O => sum_exp0
    );
\sum_exp[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(7),
      I1 => \A_mantissa[24]_i_4__3_n_0\,
      I2 => \A_exp__0\(7),
      I3 => \sum_exp[7]_i_3__2_n_0\,
      I4 => state(1),
      I5 => \p_0_out_inferred__5/i__carry__0_n_5\,
      O => \sum_exp[7]_i_2__2_n_0\
    );
\sum_exp[7]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sum_exp[7]_i_4__1_n_0\,
      I1 => \sum_mantissa_reg_n_0_[15]\,
      I2 => \sum_mantissa_reg_n_0_[4]\,
      I3 => \sum_mantissa_reg_n_0_[16]\,
      I4 => \sum_exp[7]_i_5__2_n_0\,
      O => \sum_exp[7]_i_3__2_n_0\
    );
\sum_exp[7]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[17]\,
      I1 => \sum_mantissa_reg_n_0_[21]\,
      I2 => \sum_mantissa_reg_n_0_[6]\,
      I3 => \sum_mantissa_reg_n_0_[7]\,
      I4 => \sum_exp[7]_i_6__2_n_0\,
      O => \sum_exp[7]_i_4__1_n_0\
    );
\sum_exp[7]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sum_exp[7]_i_7__1_n_0\,
      I1 => \sum_exp[7]_i_8__1_n_0\,
      I2 => \sum_mantissa_reg_n_0_[20]\,
      I3 => \sum_mantissa_reg_n_0_[5]\,
      I4 => \sum_mantissa_reg_n_0_[14]\,
      I5 => \sum_mantissa_reg_n_0_[3]\,
      O => \sum_exp[7]_i_5__2_n_0\
    );
\sum_exp[7]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[9]\,
      I1 => \sum_mantissa_reg_n_0_[1]\,
      I2 => \sum_mantissa_reg_n_0_[12]\,
      I3 => p_0_in,
      O => \sum_exp[7]_i_6__2_n_0\
    );
\sum_exp[7]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[22]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[8]\,
      I3 => \sum_mantissa_reg_n_0_[11]\,
      I4 => \sum_mantissa_reg_n_0_[0]\,
      I5 => \sum_mantissa_reg_n_0_[13]\,
      O => \sum_exp[7]_i_7__1_n_0\
    );
\sum_exp[7]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[19]\,
      I1 => \sum_mantissa_reg_n_0_[18]\,
      I2 => \sum_mantissa_reg_n_0_[10]\,
      I3 => \sum_mantissa_reg_n_0_[2]\,
      O => \sum_exp[7]_i_8__1_n_0\
    );
\sum_exp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[0]_i_1__2_n_0\,
      Q => \sum_exp_reg_n_0_[0]\,
      R => '0'
    );
\sum_exp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[1]_i_1__2_n_0\,
      Q => \sum_exp_reg_n_0_[1]\,
      R => '0'
    );
\sum_exp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[2]_i_1__2_n_0\,
      Q => \sum_exp_reg_n_0_[2]\,
      R => '0'
    );
\sum_exp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[3]_i_1__2_n_0\,
      Q => \sum_exp_reg_n_0_[3]\,
      R => '0'
    );
\sum_exp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[4]_i_1__2_n_0\,
      Q => \sum_exp_reg_n_0_[4]\,
      R => '0'
    );
\sum_exp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[5]_i_1__2_n_0\,
      Q => \sum_exp_reg_n_0_[5]\,
      R => '0'
    );
\sum_exp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[6]_i_1__2_n_0\,
      Q => \sum_exp_reg_n_0_[6]\,
      R => '0'
    );
\sum_exp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[7]_i_2__2_n_0\,
      Q => \sum_exp_reg_n_0_[7]\,
      R => '0'
    );
sum_mantissa0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_mantissa0_carry_n_0,
      CO(2) => sum_mantissa0_carry_n_1,
      CO(1) => sum_mantissa0_carry_n_2,
      CO(0) => sum_mantissa0_carry_n_3,
      CYINIT => \sum_mantissa0_carry_i_1__1_n_0\,
      DI(3 downto 0) => \p_1_in__0\(3 downto 0),
      O(3 downto 0) => in18(3 downto 0),
      S(3) => \sum_mantissa0_carry_i_6__1_n_0\,
      S(2) => \sum_mantissa0_carry_i_7__1_n_0\,
      S(1) => \sum_mantissa0_carry_i_8__1_n_0\,
      S(0) => \sum_mantissa0_carry_i_9__1_n_0\
    );
\sum_mantissa0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sum_mantissa0_carry_n_0,
      CO(3) => \sum_mantissa0_carry__0_n_0\,
      CO(2) => \sum_mantissa0_carry__0_n_1\,
      CO(1) => \sum_mantissa0_carry__0_n_2\,
      CO(0) => \sum_mantissa0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(7 downto 4),
      O(3 downto 0) => in18(7 downto 4),
      S(3) => \sum_mantissa0_carry__0_i_5__1_n_0\,
      S(2) => \sum_mantissa0_carry__0_i_6__1_n_0\,
      S(1) => \sum_mantissa0_carry__0_i_7__1_n_0\,
      S(0) => \sum_mantissa0_carry__0_i_8__1_n_0\
    );
\sum_mantissa0_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(7)
    );
\sum_mantissa0_carry__0_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(6)
    );
\sum_mantissa0_carry__0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(5)
    );
\sum_mantissa0_carry__0_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(4)
    );
\sum_mantissa0_carry__0_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[7]\,
      O => \sum_mantissa0_carry__0_i_5__1_n_0\
    );
\sum_mantissa0_carry__0_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[6]\,
      O => \sum_mantissa0_carry__0_i_6__1_n_0\
    );
\sum_mantissa0_carry__0_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[5]\,
      O => \sum_mantissa0_carry__0_i_7__1_n_0\
    );
\sum_mantissa0_carry__0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[4]\,
      O => \sum_mantissa0_carry__0_i_8__1_n_0\
    );
\sum_mantissa0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa0_carry__0_n_0\,
      CO(3) => \sum_mantissa0_carry__1_n_0\,
      CO(2) => \sum_mantissa0_carry__1_n_1\,
      CO(1) => \sum_mantissa0_carry__1_n_2\,
      CO(0) => \sum_mantissa0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(11 downto 8),
      O(3 downto 0) => in18(11 downto 8),
      S(3) => \sum_mantissa0_carry__1_i_5__1_n_0\,
      S(2) => \sum_mantissa0_carry__1_i_6__1_n_0\,
      S(1) => \sum_mantissa0_carry__1_i_7__1_n_0\,
      S(0) => \sum_mantissa0_carry__1_i_8__1_n_0\
    );
\sum_mantissa0_carry__1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(11)
    );
\sum_mantissa0_carry__1_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(10)
    );
\sum_mantissa0_carry__1_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(9)
    );
\sum_mantissa0_carry__1_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(8)
    );
\sum_mantissa0_carry__1_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[11]\,
      O => \sum_mantissa0_carry__1_i_5__1_n_0\
    );
\sum_mantissa0_carry__1_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[10]\,
      O => \sum_mantissa0_carry__1_i_6__1_n_0\
    );
\sum_mantissa0_carry__1_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[9]\,
      O => \sum_mantissa0_carry__1_i_7__1_n_0\
    );
\sum_mantissa0_carry__1_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[8]\,
      O => \sum_mantissa0_carry__1_i_8__1_n_0\
    );
\sum_mantissa0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa0_carry__1_n_0\,
      CO(3) => \sum_mantissa0_carry__2_n_0\,
      CO(2) => \sum_mantissa0_carry__2_n_1\,
      CO(1) => \sum_mantissa0_carry__2_n_2\,
      CO(0) => \sum_mantissa0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(15 downto 12),
      O(3 downto 0) => in18(15 downto 12),
      S(3) => \sum_mantissa0_carry__2_i_5__1_n_0\,
      S(2) => \sum_mantissa0_carry__2_i_6__1_n_0\,
      S(1) => \sum_mantissa0_carry__2_i_7__1_n_0\,
      S(0) => \sum_mantissa0_carry__2_i_8__1_n_0\
    );
\sum_mantissa0_carry__2_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(15)
    );
\sum_mantissa0_carry__2_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(14)
    );
\sum_mantissa0_carry__2_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(13)
    );
\sum_mantissa0_carry__2_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(12)
    );
\sum_mantissa0_carry__2_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[15]\,
      O => \sum_mantissa0_carry__2_i_5__1_n_0\
    );
\sum_mantissa0_carry__2_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[14]\,
      O => \sum_mantissa0_carry__2_i_6__1_n_0\
    );
\sum_mantissa0_carry__2_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[13]\,
      O => \sum_mantissa0_carry__2_i_7__1_n_0\
    );
\sum_mantissa0_carry__2_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[12]\,
      O => \sum_mantissa0_carry__2_i_8__1_n_0\
    );
\sum_mantissa0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa0_carry__2_n_0\,
      CO(3) => \sum_mantissa0_carry__3_n_0\,
      CO(2) => \sum_mantissa0_carry__3_n_1\,
      CO(1) => \sum_mantissa0_carry__3_n_2\,
      CO(0) => \sum_mantissa0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(19 downto 16),
      O(3 downto 0) => in18(19 downto 16),
      S(3) => \sum_mantissa0_carry__3_i_5__1_n_0\,
      S(2) => \sum_mantissa0_carry__3_i_6__1_n_0\,
      S(1) => \sum_mantissa0_carry__3_i_7__1_n_0\,
      S(0) => \sum_mantissa0_carry__3_i_8__1_n_0\
    );
\sum_mantissa0_carry__3_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(19)
    );
\sum_mantissa0_carry__3_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(18)
    );
\sum_mantissa0_carry__3_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(17)
    );
\sum_mantissa0_carry__3_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[16]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(16)
    );
\sum_mantissa0_carry__3_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[19]\,
      O => \sum_mantissa0_carry__3_i_5__1_n_0\
    );
\sum_mantissa0_carry__3_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[18]\,
      O => \sum_mantissa0_carry__3_i_6__1_n_0\
    );
\sum_mantissa0_carry__3_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[17]\,
      O => \sum_mantissa0_carry__3_i_7__1_n_0\
    );
\sum_mantissa0_carry__3_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[16]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[16]\,
      O => \sum_mantissa0_carry__3_i_8__1_n_0\
    );
\sum_mantissa0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa0_carry__3_n_0\,
      CO(3) => \sum_mantissa0_carry__4_n_0\,
      CO(2) => \sum_mantissa0_carry__4_n_1\,
      CO(1) => \sum_mantissa0_carry__4_n_2\,
      CO(0) => \sum_mantissa0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(23 downto 20),
      O(3 downto 0) => in18(23 downto 20),
      S(3) => \sum_mantissa0_carry__4_i_5__1_n_0\,
      S(2) => \sum_mantissa0_carry__4_i_6__1_n_0\,
      S(1) => \sum_mantissa0_carry__4_i_7__1_n_0\,
      S(0) => \sum_mantissa0_carry__4_i_8__1_n_0\
    );
\sum_mantissa0_carry__4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(23)
    );
\sum_mantissa0_carry__4_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(22)
    );
\sum_mantissa0_carry__4_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(21)
    );
\sum_mantissa0_carry__4_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(20)
    );
\sum_mantissa0_carry__4_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[23]\,
      O => \sum_mantissa0_carry__4_i_5__1_n_0\
    );
\sum_mantissa0_carry__4_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[22]\,
      O => \sum_mantissa0_carry__4_i_6__1_n_0\
    );
\sum_mantissa0_carry__4_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[21]\,
      O => \sum_mantissa0_carry__4_i_7__1_n_0\
    );
\sum_mantissa0_carry__4_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[20]\,
      O => \sum_mantissa0_carry__4_i_8__1_n_0\
    );
\sum_mantissa0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa0_carry__4_n_0\,
      CO(3 downto 0) => \NLW_sum_mantissa0_carry__5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sum_mantissa0_carry__5_O_UNCONNECTED\(3 downto 1),
      O(0) => in18(24),
      S(3 downto 1) => B"000",
      S(0) => \sum_mantissa0_carry__5_i_1__1_n_0\
    );
\sum_mantissa0_carry__5_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => A_sgn_reg_n_0,
      I1 => B_sgn,
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => \B_mantissa_reg_n_0_[24]\,
      O => \sum_mantissa0_carry__5_i_1__1_n_0\
    );
\sum_mantissa0_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => B_sgn,
      I1 => A_sgn_reg_n_0,
      O => \sum_mantissa0_carry_i_1__1_n_0\
    );
\sum_mantissa0_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(3)
    );
\sum_mantissa0_carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(2)
    );
\sum_mantissa0_carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(1)
    );
\sum_mantissa0_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(0)
    );
\sum_mantissa0_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[3]\,
      O => \sum_mantissa0_carry_i_6__1_n_0\
    );
\sum_mantissa0_carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[2]\,
      O => \sum_mantissa0_carry_i_7__1_n_0\
    );
\sum_mantissa0_carry_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[1]\,
      O => \sum_mantissa0_carry_i_8__1_n_0\
    );
\sum_mantissa0_carry_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[0]\,
      O => \sum_mantissa0_carry_i_9__1_n_0\
    );
\sum_mantissa1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_mantissa1_inferred__0/i__carry_n_0\,
      CO(2) => \sum_mantissa1_inferred__0/i__carry_n_1\,
      CO(1) => \sum_mantissa1_inferred__0/i__carry_n_2\,
      CO(0) => \sum_mantissa1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__7_n_0\,
      DI(2) => \i__carry_i_2__7_n_0\,
      DI(1) => \i__carry_i_3__7_n_0\,
      DI(0) => \i__carry_i_4__7_n_0\,
      O(3 downto 0) => \NLW_sum_mantissa1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__6_n_0\,
      S(2) => \i__carry_i_6__6_n_0\,
      S(1) => \i__carry_i_7__6_n_0\,
      S(0) => \i__carry_i_8__6_n_0\
    );
\sum_mantissa1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa1_inferred__0/i__carry_n_0\,
      CO(3) => \sum_mantissa1_inferred__0/i__carry__0_n_0\,
      CO(2) => \sum_mantissa1_inferred__0/i__carry__0_n_1\,
      CO(1) => \sum_mantissa1_inferred__0/i__carry__0_n_2\,
      CO(0) => \sum_mantissa1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__1_n_0\,
      DI(2) => \i__carry__0_i_2__1_n_0\,
      DI(1) => \i__carry__0_i_3__1_n_0\,
      DI(0) => \i__carry__0_i_4__1_n_0\,
      O(3 downto 0) => \NLW_sum_mantissa1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_5__1_n_0\,
      S(2) => \i__carry__0_i_6__1_n_0\,
      S(1) => \i__carry__0_i_7__1_n_0\,
      S(0) => \i__carry__0_i_8__1_n_0\
    );
\sum_mantissa1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa1_inferred__0/i__carry__0_n_0\,
      CO(3) => \sum_mantissa1_inferred__0/i__carry__1_n_0\,
      CO(2) => \sum_mantissa1_inferred__0/i__carry__1_n_1\,
      CO(1) => \sum_mantissa1_inferred__0/i__carry__1_n_2\,
      CO(0) => \sum_mantissa1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__1_i_1__1_n_0\,
      DI(2) => \i__carry__1_i_2__1_n_0\,
      DI(1) => \i__carry__1_i_3__1_n_0\,
      DI(0) => \i__carry__1_i_4__1_n_0\,
      O(3 downto 0) => \NLW_sum_mantissa1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_5__1_n_0\,
      S(2) => \i__carry__1_i_6__1_n_0\,
      S(1) => \i__carry__1_i_7__1_n_0\,
      S(0) => \i__carry__1_i_8__1_n_0\
    );
\sum_mantissa1_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa1_inferred__0/i__carry__1_n_0\,
      CO(3 downto 1) => \NLW_sum_mantissa1_inferred__0/i__carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry__2_i_1__1_n_0\,
      O(3 downto 0) => \NLW_sum_mantissa1_inferred__0/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \i__carry__2_i_2__1_n_0\
    );
\sum_mantissa[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[0]_i_2__3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[0]\,
      O => \sum_mantissa[0]_i_1__3_n_0\
    );
\sum_mantissa[0]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_mantissa_reg_n_0_[1]\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => in18(0),
      O => \sum_mantissa[0]_i_2__3_n_0\
    );
\sum_mantissa[10]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[10]_i_2__3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[10]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[10]\,
      O => \sum_mantissa[10]_i_1__3_n_0\
    );
\sum_mantissa[10]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[11]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[9]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(10),
      O => \sum_mantissa[10]_i_2__3_n_0\
    );
\sum_mantissa[11]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[11]_i_2__3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[11]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[11]\,
      O => \sum_mantissa[11]_i_1__3_n_0\
    );
\sum_mantissa[11]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[12]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[10]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(11),
      O => \sum_mantissa[11]_i_2__3_n_0\
    );
\sum_mantissa[12]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[12]_i_2__3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[12]\,
      O => \sum_mantissa[12]_i_1__3_n_0\
    );
\sum_mantissa[12]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[13]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[11]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(12),
      O => \sum_mantissa[12]_i_2__3_n_0\
    );
\sum_mantissa[13]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[13]_i_2__3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[13]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[13]\,
      O => \sum_mantissa[13]_i_1__3_n_0\
    );
\sum_mantissa[13]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[14]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[12]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(13),
      O => \sum_mantissa[13]_i_2__3_n_0\
    );
\sum_mantissa[14]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[14]_i_2__3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[14]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[14]\,
      O => \sum_mantissa[14]_i_1__3_n_0\
    );
\sum_mantissa[14]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[15]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[13]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(14),
      O => \sum_mantissa[14]_i_2__3_n_0\
    );
\sum_mantissa[15]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[15]_i_2__3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[15]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[15]\,
      O => \sum_mantissa[15]_i_1__3_n_0\
    );
\sum_mantissa[15]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[16]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[14]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(15),
      O => \sum_mantissa[15]_i_2__3_n_0\
    );
\sum_mantissa[16]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[16]_i_2__3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[16]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[16]\,
      O => \sum_mantissa[16]_i_1__3_n_0\
    );
\sum_mantissa[16]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[17]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[15]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(16),
      O => \sum_mantissa[16]_i_2__3_n_0\
    );
\sum_mantissa[17]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[17]_i_2__3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[17]\,
      O => \sum_mantissa[17]_i_1__3_n_0\
    );
\sum_mantissa[17]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[18]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[16]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(17),
      O => \sum_mantissa[17]_i_2__3_n_0\
    );
\sum_mantissa[18]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[18]_i_2__3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[18]\,
      O => \sum_mantissa[18]_i_1__3_n_0\
    );
\sum_mantissa[18]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[19]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[17]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(18),
      O => \sum_mantissa[18]_i_2__3_n_0\
    );
\sum_mantissa[19]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[19]_i_2__3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[19]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[19]\,
      O => \sum_mantissa[19]_i_1__3_n_0\
    );
\sum_mantissa[19]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[20]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[18]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(19),
      O => \sum_mantissa[19]_i_2__3_n_0\
    );
\sum_mantissa[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[1]_i_2__3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[1]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[1]\,
      O => \sum_mantissa[1]_i_1__3_n_0\
    );
\sum_mantissa[1]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[2]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[0]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(1),
      O => \sum_mantissa[1]_i_2__3_n_0\
    );
\sum_mantissa[20]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[20]_i_2__3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[20]\,
      O => \sum_mantissa[20]_i_1__3_n_0\
    );
\sum_mantissa[20]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[21]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[19]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(20),
      O => \sum_mantissa[20]_i_2__3_n_0\
    );
\sum_mantissa[21]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[21]_i_2__3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[21]\,
      O => \sum_mantissa[21]_i_1__3_n_0\
    );
\sum_mantissa[21]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[22]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[20]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(21),
      O => \sum_mantissa[21]_i_2__3_n_0\
    );
\sum_mantissa[22]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[22]_i_2__3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[22]\,
      O => \sum_mantissa[22]_i_1__3_n_0\
    );
\sum_mantissa[22]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[21]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(22),
      O => \sum_mantissa[22]_i_2__3_n_0\
    );
\sum_mantissa[23]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[23]_i_2__3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[23]\,
      O => \sum_mantissa[23]_i_1__3_n_0\
    );
\sum_mantissa[23]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_mantissa_reg_n_0_[22]\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => in18(23),
      O => \sum_mantissa[23]_i_2__3_n_0\
    );
\sum_mantissa[24]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF555500000000"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_4__2_n_0\,
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      I2 => p_1_in,
      I3 => p_0_in,
      I4 => state(1),
      I5 => \A_exp[7]_i_2__1_n_0\,
      O => sum_mantissa0
    );
\sum_mantissa[24]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[24]_i_3__3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[24]\,
      O => \sum_mantissa[24]_i_2__3_n_0\
    );
\sum_mantissa[24]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => in18(24),
      O => \sum_mantissa[24]_i_3__3_n_0\
    );
\sum_mantissa[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[2]_i_2__3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[2]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[2]\,
      O => \sum_mantissa[2]_i_1__3_n_0\
    );
\sum_mantissa[2]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[3]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[1]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(2),
      O => \sum_mantissa[2]_i_2__3_n_0\
    );
\sum_mantissa[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[3]_i_2__3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[3]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[3]\,
      O => \sum_mantissa[3]_i_1__3_n_0\
    );
\sum_mantissa[3]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[4]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[2]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(3),
      O => \sum_mantissa[3]_i_2__3_n_0\
    );
\sum_mantissa[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[4]_i_2__3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[4]\,
      O => \sum_mantissa[4]_i_1__3_n_0\
    );
\sum_mantissa[4]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[5]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[3]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(4),
      O => \sum_mantissa[4]_i_2__3_n_0\
    );
\sum_mantissa[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[5]_i_2__3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[5]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[5]\,
      O => \sum_mantissa[5]_i_1__3_n_0\
    );
\sum_mantissa[5]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[6]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[4]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(5),
      O => \sum_mantissa[5]_i_2__3_n_0\
    );
\sum_mantissa[6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[6]_i_2__3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[6]\,
      O => \sum_mantissa[6]_i_1__3_n_0\
    );
\sum_mantissa[6]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[7]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[5]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(6),
      O => \sum_mantissa[6]_i_2__3_n_0\
    );
\sum_mantissa[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[7]_i_2__3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[7]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[7]\,
      O => \sum_mantissa[7]_i_1__3_n_0\
    );
\sum_mantissa[7]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[8]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[6]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(7),
      O => \sum_mantissa[7]_i_2__3_n_0\
    );
\sum_mantissa[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[8]_i_2__3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[8]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[8]\,
      O => \sum_mantissa[8]_i_1__3_n_0\
    );
\sum_mantissa[8]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[9]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[7]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(8),
      O => \sum_mantissa[8]_i_2__3_n_0\
    );
\sum_mantissa[9]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[9]_i_2__3_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[9]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[9]\,
      O => \sum_mantissa[9]_i_1__3_n_0\
    );
\sum_mantissa[9]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[10]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[8]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(9),
      O => \sum_mantissa[9]_i_2__3_n_0\
    );
\sum_mantissa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[0]_i_1__3_n_0\,
      Q => \sum_mantissa_reg_n_0_[0]\,
      R => '0'
    );
\sum_mantissa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[10]_i_1__3_n_0\,
      Q => \sum_mantissa_reg_n_0_[10]\,
      R => '0'
    );
\sum_mantissa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[11]_i_1__3_n_0\,
      Q => \sum_mantissa_reg_n_0_[11]\,
      R => '0'
    );
\sum_mantissa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[12]_i_1__3_n_0\,
      Q => \sum_mantissa_reg_n_0_[12]\,
      R => '0'
    );
\sum_mantissa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[13]_i_1__3_n_0\,
      Q => \sum_mantissa_reg_n_0_[13]\,
      R => '0'
    );
\sum_mantissa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[14]_i_1__3_n_0\,
      Q => \sum_mantissa_reg_n_0_[14]\,
      R => '0'
    );
\sum_mantissa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[15]_i_1__3_n_0\,
      Q => \sum_mantissa_reg_n_0_[15]\,
      R => '0'
    );
\sum_mantissa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[16]_i_1__3_n_0\,
      Q => \sum_mantissa_reg_n_0_[16]\,
      R => '0'
    );
\sum_mantissa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[17]_i_1__3_n_0\,
      Q => \sum_mantissa_reg_n_0_[17]\,
      R => '0'
    );
\sum_mantissa_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[18]_i_1__3_n_0\,
      Q => \sum_mantissa_reg_n_0_[18]\,
      R => '0'
    );
\sum_mantissa_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[19]_i_1__3_n_0\,
      Q => \sum_mantissa_reg_n_0_[19]\,
      R => '0'
    );
\sum_mantissa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[1]_i_1__3_n_0\,
      Q => \sum_mantissa_reg_n_0_[1]\,
      R => '0'
    );
\sum_mantissa_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[20]_i_1__3_n_0\,
      Q => \sum_mantissa_reg_n_0_[20]\,
      R => '0'
    );
\sum_mantissa_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[21]_i_1__3_n_0\,
      Q => \sum_mantissa_reg_n_0_[21]\,
      R => '0'
    );
\sum_mantissa_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[22]_i_1__3_n_0\,
      Q => \sum_mantissa_reg_n_0_[22]\,
      R => '0'
    );
\sum_mantissa_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[23]_i_1__3_n_0\,
      Q => p_0_in,
      R => '0'
    );
\sum_mantissa_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[24]_i_2__3_n_0\,
      Q => p_1_in,
      R => '0'
    );
\sum_mantissa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[2]_i_1__3_n_0\,
      Q => \sum_mantissa_reg_n_0_[2]\,
      R => '0'
    );
\sum_mantissa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[3]_i_1__3_n_0\,
      Q => \sum_mantissa_reg_n_0_[3]\,
      R => '0'
    );
\sum_mantissa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[4]_i_1__3_n_0\,
      Q => \sum_mantissa_reg_n_0_[4]\,
      R => '0'
    );
\sum_mantissa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[5]_i_1__3_n_0\,
      Q => \sum_mantissa_reg_n_0_[5]\,
      R => '0'
    );
\sum_mantissa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[6]_i_1__3_n_0\,
      Q => \sum_mantissa_reg_n_0_[6]\,
      R => '0'
    );
\sum_mantissa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[7]_i_1__3_n_0\,
      Q => \sum_mantissa_reg_n_0_[7]\,
      R => '0'
    );
\sum_mantissa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[8]_i_1__3_n_0\,
      Q => \sum_mantissa_reg_n_0_[8]\,
      R => '0'
    );
\sum_mantissa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[9]_i_1__3_n_0\,
      Q => \sum_mantissa_reg_n_0_[9]\,
      R => '0'
    );
\sum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[0]\,
      Q => corrected_w2(0),
      R => '0'
    );
\sum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[10]\,
      Q => corrected_w2(10),
      R => '0'
    );
\sum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[11]\,
      Q => corrected_w2(11),
      R => '0'
    );
\sum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[12]\,
      Q => corrected_w2(12),
      R => '0'
    );
\sum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[13]\,
      Q => corrected_w2(13),
      R => '0'
    );
\sum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[14]\,
      Q => corrected_w2(14),
      R => '0'
    );
\sum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[15]\,
      Q => corrected_w2(15),
      R => '0'
    );
\sum_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[16]\,
      Q => corrected_w2(16),
      R => '0'
    );
\sum_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[17]\,
      Q => corrected_w2(17),
      R => '0'
    );
\sum_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[18]\,
      Q => corrected_w2(18),
      R => '0'
    );
\sum_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[19]\,
      Q => corrected_w2(19),
      R => '0'
    );
\sum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[1]\,
      Q => corrected_w2(1),
      R => '0'
    );
\sum_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[20]\,
      Q => corrected_w2(20),
      R => '0'
    );
\sum_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[21]\,
      Q => corrected_w2(21),
      R => '0'
    );
\sum_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[22]\,
      Q => corrected_w2(22),
      R => '0'
    );
\sum_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[0]\,
      Q => corrected_w2(23),
      R => '0'
    );
\sum_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[1]\,
      Q => corrected_w2(24),
      R => '0'
    );
\sum_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[2]\,
      Q => corrected_w2(25),
      R => '0'
    );
\sum_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[3]\,
      Q => corrected_w2(26),
      R => '0'
    );
\sum_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[4]\,
      Q => corrected_w2(27),
      R => '0'
    );
\sum_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[5]\,
      Q => corrected_w2(28),
      R => '0'
    );
\sum_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[6]\,
      Q => corrected_w2(29),
      R => '0'
    );
\sum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[2]\,
      Q => corrected_w2(2),
      R => '0'
    );
\sum_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[7]\,
      Q => corrected_w2(30),
      R => '0'
    );
\sum_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => sum_sgn_reg_n_0,
      Q => corrected_w2(31),
      R => '0'
    );
\sum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[3]\,
      Q => corrected_w2(3),
      R => '0'
    );
\sum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[4]\,
      Q => corrected_w2(4),
      R => '0'
    );
\sum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[5]\,
      Q => corrected_w2(5),
      R => '0'
    );
\sum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[6]\,
      Q => corrected_w2(6),
      R => '0'
    );
\sum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[7]\,
      Q => corrected_w2(7),
      R => '0'
    );
\sum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[8]\,
      Q => corrected_w2(8),
      R => '0'
    );
\sum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[9]\,
      Q => corrected_w2(9),
      R => '0'
    );
\sum_sgn_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBBBB00808888"
    )
        port map (
      I0 => sum_sgn,
      I1 => \A_exp[7]_i_2__1_n_0\,
      I2 => state(1),
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \FSM_sequential_state[2]_i_4__2_n_0\,
      I5 => sum_sgn_reg_n_0,
      O => \sum_sgn_i_1__3_n_0\
    );
\sum_sgn_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB84700"
    )
        port map (
      I0 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      I2 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I3 => B_sgn,
      I4 => A_sgn_reg_n_0,
      O => sum_sgn
    );
sum_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \sum_sgn_i_1__3_n_0\,
      Q => sum_sgn_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Control_0_0_FPU_adder_6 is
  port (
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sum_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 22 downto 0 );
    clk : in STD_LOGIC;
    A_sgn_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mul_done : in STD_LOGIC;
    \FSM_sequential_cur_state_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    start_delta : in STD_LOGIC;
    rst_adder_async : in STD_LOGIC;
    \B_mantissa_reg[6]_0\ : in STD_LOGIC;
    \B_mantissa_reg[14]_0\ : in STD_LOGIC;
    \B_mantissa_reg[17]_0\ : in STD_LOGIC;
    \B_mantissa_reg[16]_0\ : in STD_LOGIC;
    \B_mantissa_reg[15]_0\ : in STD_LOGIC;
    \B_mantissa_reg[13]_0\ : in STD_LOGIC;
    \B_mantissa_reg[11]_0\ : in STD_LOGIC;
    \B_mantissa_reg[9]_0\ : in STD_LOGIC;
    \B_mantissa_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Control_0_0_FPU_adder_6 : entity is "FPU_adder";
end design_1_Control_0_0_FPU_adder_6;

architecture STRUCTURE of design_1_Control_0_0_FPU_adder_6 is
  signal A_exp0 : STD_LOGIC;
  signal \A_exp[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \A_exp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal A_mantissa : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal A_mantissa11_in : STD_LOGIC;
  signal \A_mantissa1_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \A_mantissa1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \A_mantissa1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \A_mantissa1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \A_mantissa1_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \A_mantissa1_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \A_mantissa1_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \A_mantissa5_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \A_mantissa5_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa5_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa5_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa5_carry__0_n_0\ : STD_LOGIC;
  signal \A_mantissa5_carry__0_n_1\ : STD_LOGIC;
  signal \A_mantissa5_carry__0_n_2\ : STD_LOGIC;
  signal \A_mantissa5_carry__0_n_3\ : STD_LOGIC;
  signal \A_mantissa5_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \A_mantissa5_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \A_mantissa5_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa5_carry_i_4__0_n_0\ : STD_LOGIC;
  signal A_mantissa5_carry_n_0 : STD_LOGIC;
  signal A_mantissa5_carry_n_1 : STD_LOGIC;
  signal A_mantissa5_carry_n_2 : STD_LOGIC;
  signal A_mantissa5_carry_n_3 : STD_LOGIC;
  signal A_mantissa60 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \A_mantissa[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_10__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_11__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_12__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_5__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_6__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_7__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_8__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_9__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_10__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_11__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_3__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_4__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_5__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_6__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_7__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_8__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_9__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_10__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_11__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_12__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_6__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_7__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_8__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_9__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_10__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_2__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_3__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_5__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_6__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_7__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_8__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_9__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_10__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_11__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_12__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_2__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_3__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_5__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_6__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_8__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_9__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_10__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_11__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_5__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_6__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_7__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_8__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_9__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_10__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_11__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_12__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_7__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_8__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_9__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_10__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_11__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_12__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_13__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_14__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_15__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_16__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_2__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_3__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_5__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_6__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_7__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_8__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_2__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_3__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_4__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_5__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_6__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_7__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_8__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_9__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_2__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_3__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_4__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_5__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_6__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_7__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_8__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_5__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_6__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_7__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_4__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_5__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_6__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_7__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_8__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_9__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_10__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_11__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_12__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_13__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_2__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_3__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_5__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_6__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_7__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_8__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_10__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_11__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_12__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_13__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_2__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_3__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_4__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_5__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_6__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_7__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_8__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_9__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_3__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_4__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_5__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_10__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_11__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_13__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_14__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_15__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_16__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_17__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_18__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_19__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_20__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_21__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_22__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_23__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_24__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_25__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_3__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_4__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_5__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_6__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_7__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_8__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_10__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_11__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_12__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_6__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_8__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_9__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_5__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_8__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_9__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_11__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_9__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_4__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_5__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_6__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_7__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_8__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_9__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_3__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_5__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_6__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_7__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_8__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_9__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_9__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_6__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_7__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_8__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_9__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_10__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_11__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_3__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_4__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_6__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_7__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_8__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_9__1_n_0\ : STD_LOGIC;
  signal \A_mantissa_reg[24]_i_12_n_3\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[23]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[24]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal A_sgn_reg_n_0 : STD_LOGIC;
  signal B_exp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B_mantissa : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \B_mantissa5_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \B_mantissa5_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa5_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa5_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa5_carry__0_n_0\ : STD_LOGIC;
  signal \B_mantissa5_carry__0_n_1\ : STD_LOGIC;
  signal \B_mantissa5_carry__0_n_2\ : STD_LOGIC;
  signal \B_mantissa5_carry__0_n_3\ : STD_LOGIC;
  signal \B_mantissa5_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \B_mantissa5_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa5_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa5_carry_i_4__0_n_0\ : STD_LOGIC;
  signal B_mantissa5_carry_n_0 : STD_LOGIC;
  signal B_mantissa5_carry_n_1 : STD_LOGIC;
  signal B_mantissa5_carry_n_2 : STD_LOGIC;
  signal B_mantissa5_carry_n_3 : STD_LOGIC;
  signal B_mantissa60 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \B_mantissa[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[0]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_10__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_11__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_3__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_5__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_6__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_7__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_8__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_10__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_11__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_4__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_5__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_6__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_7__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_8__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_9__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_6__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_7__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_8__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_9__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_10__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_3__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_4__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_5__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_6__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_7__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_8__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_9__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_10__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_11__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_12__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_3__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_4__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_5__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_6__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_7__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_8__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_9__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_10__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_11__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_4__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_5__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_6__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_7__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_8__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_9__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_10__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_11__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_12__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_13__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_6__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_7__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_8__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_9__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_10__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_11__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_12__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_13__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_14__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_15__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_16__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_17__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_18__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_3__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_4__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_5__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_6__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_7__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_9__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_2__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_3__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_4__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_5__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_6__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_7__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_8__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_9__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_2__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_3__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_4__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_5__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_6__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_7__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_8__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_6__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_7__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_11__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_4__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_5__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_6__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_7__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_8__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_9__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_10__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_2__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_5__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_6__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_7__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_8__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_10__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_11__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_12__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_13__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_14__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_15_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_16_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_2__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_3__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_4__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_5__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_6__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_7__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_9__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_3__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_4__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_5__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_10__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_11__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_12__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_13__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_14__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_15__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_17__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_18__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_19__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_20__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_21__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_22__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_23__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_24__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_25__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_5__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_6__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_7__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_8__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_9__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_6__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_8__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_9__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_5__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_7__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_9__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_10__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_11__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_12_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_7__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_9__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_3__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_5__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_7__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_8__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_9__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_11__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_3__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_4__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_5__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_7__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_9__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_10__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_9__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_6__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_7__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_8__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_9__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_5__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_6__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_7__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_8__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa_reg[24]_i_16_n_3\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[23]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[24]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal B_sgn : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal adder_done : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__4_n_0\ : STD_LOGIC;
  signal in18 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_4\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_5\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_6\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_7\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal rst_adder : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sum0 : STD_LOGIC;
  signal sum_exp0 : STD_LOGIC;
  signal \sum_exp[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_exp[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_exp[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_exp[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_exp[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_exp[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_exp[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[7]\ : STD_LOGIC;
  signal sum_mantissa0 : STD_LOGIC;
  signal \sum_mantissa0_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__0_n_1\ : STD_LOGIC;
  signal \sum_mantissa0_carry__0_n_2\ : STD_LOGIC;
  signal \sum_mantissa0_carry__0_n_3\ : STD_LOGIC;
  signal \sum_mantissa0_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__1_n_1\ : STD_LOGIC;
  signal \sum_mantissa0_carry__1_n_2\ : STD_LOGIC;
  signal \sum_mantissa0_carry__1_n_3\ : STD_LOGIC;
  signal \sum_mantissa0_carry__2_i_5__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__2_i_6__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__2_i_7__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__2_i_8__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__2_n_1\ : STD_LOGIC;
  signal \sum_mantissa0_carry__2_n_2\ : STD_LOGIC;
  signal \sum_mantissa0_carry__2_n_3\ : STD_LOGIC;
  signal \sum_mantissa0_carry__3_i_5__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__3_i_6__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__3_i_7__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__3_i_8__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__3_n_1\ : STD_LOGIC;
  signal \sum_mantissa0_carry__3_n_2\ : STD_LOGIC;
  signal \sum_mantissa0_carry__3_n_3\ : STD_LOGIC;
  signal \sum_mantissa0_carry__4_i_5__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__4_i_6__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__4_i_7__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__4_i_8__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__4_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__4_n_1\ : STD_LOGIC;
  signal \sum_mantissa0_carry__4_n_2\ : STD_LOGIC;
  signal \sum_mantissa0_carry__4_n_3\ : STD_LOGIC;
  signal \sum_mantissa0_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry_i_9__0_n_0\ : STD_LOGIC;
  signal sum_mantissa0_carry_n_0 : STD_LOGIC;
  signal sum_mantissa0_carry_n_1 : STD_LOGIC;
  signal sum_mantissa0_carry_n_2 : STD_LOGIC;
  signal sum_mantissa0_carry_n_3 : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \sum_mantissa[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[13]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[14]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[17]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[18]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[21]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[22]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_3__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal sum_sgn : STD_LOGIC;
  signal \sum_sgn_i_1__2_n_0\ : STD_LOGIC;
  signal sum_sgn_reg_n_0 : STD_LOGIC;
  signal \NLW_A_mantissa1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_A_mantissa1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_A_mantissa_reg[24]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_A_mantissa_reg[24]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_mantissa_reg[24]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_mantissa_reg[24]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__5/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_inferred__5/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sum_mantissa0_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa0_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_mantissa1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa1_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_mantissa1_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \A_mantissa[0]_i_5__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_10__1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_12__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_2__2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_7__2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_8__2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_11__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_2__2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_7__2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_10__1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_12__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_2__2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_4__2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_6__2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_10__1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_2__2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_4__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_5__2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_8__1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_11__1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_2__2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_4__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_5__2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_8__2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_10__1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_2__2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_4__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_5__2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_11__1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_2__2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_4__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_7__2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \A_mantissa[17]_i_14__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \A_mantissa[17]_i_15__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \A_mantissa[17]_i_2__2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \A_mantissa[17]_i_4__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_4__2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_7__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_9__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \A_mantissa[19]_i_7__2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \A_mantissa[1]_i_7__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \A_mantissa[20]_i_5__2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \A_mantissa[20]_i_8__2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_12__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_13__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_2__2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_7__2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_8__1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \A_mantissa[22]_i_11__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \A_mantissa[22]_i_12__2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \A_mantissa[22]_i_13__1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \A_mantissa[22]_i_5__2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \A_mantissa[22]_i_6__2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \A_mantissa[23]_i_3__2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_10__1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_11__1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_14__2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_17__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_18__2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_19__2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_20__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_21__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_22__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_23__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_25__2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_4__2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_12__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_7__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_9__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \A_mantissa[3]_i_10__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \A_mantissa[3]_i_2__2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \A_mantissa[3]_i_5__2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_11__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_4__2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_6__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_8__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_9__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \A_mantissa[5]_i_2__2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \A_mantissa[5]_i_3__1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \A_mantissa[5]_i_5__1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \A_mantissa[5]_i_8__1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \A_mantissa[6]_i_4__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \A_mantissa[6]_i_7__1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \A_mantissa[7]_i_2__2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \A_mantissa[7]_i_6__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \A_mantissa[7]_i_7__1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_5__2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_6__1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_8__1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_11__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_6__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_7__2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \B_mantissa[0]_i_3__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \B_mantissa[10]_i_10__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \B_mantissa[10]_i_11__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \B_mantissa[10]_i_4__1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_11__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_3__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_7__2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_8__1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_10__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_3__2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_4__2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_6__2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_4__2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_7__1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_9__1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_11__1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_4__2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_5__2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_8__2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \B_mantissa[15]_i_10__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \B_mantissa[15]_i_4__2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \B_mantissa[15]_i_5__2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_11__1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_12__1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_4__2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_6__2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \B_mantissa[17]_i_16__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \B_mantissa[17]_i_4__2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_4__2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_7__2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_9__2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \B_mantissa[19]_i_7__2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \B_mantissa[1]_i_7__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \B_mantissa[1]_i_8__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \B_mantissa[20]_i_10__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \B_mantissa[20]_i_5__2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \B_mantissa[20]_i_6__2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \B_mantissa[20]_i_7__2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \B_mantissa[21]_i_3__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \B_mantissa[21]_i_5__2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \B_mantissa[21]_i_6__2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \B_mantissa[21]_i_9__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_12__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_13__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_14__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_15\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_6__2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_7__2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \B_mantissa[23]_i_2__1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_10__2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_11__2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_14__1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_15__2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_18__1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_19__1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_20__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_21__1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_22__1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_23__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_24__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_25__1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_6__3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_7__2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_8__2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \B_mantissa[2]_i_2__1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \B_mantissa[2]_i_9__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \B_mantissa[3]_i_5__2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \B_mantissa[3]_i_9__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_10__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_11__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_4__2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_5__2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_7__1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_8\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \B_mantissa[5]_i_3__2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \B_mantissa[5]_i_4__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \B_mantissa[5]_i_7__1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \B_mantissa[5]_i_8__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \B_mantissa[6]_i_10__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \B_mantissa[6]_i_3__2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \B_mantissa[6]_i_5__1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \B_mantissa[6]_i_7__1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \B_mantissa[7]_i_3__2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \B_mantissa[7]_i_8__1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_5__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_6__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_8__1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_11\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_7__2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_8__2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \FSM_sequential_cur_state[0]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \FSM_sequential_cur_state[2]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2__2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_3__1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_5__2\ : label is "soft_lutpair200";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "align_state:001,addition_state:010,output_state:100,normalize_state:011,wait_state:000,iSTATE:101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "align_state:001,addition_state:010,output_state:100,normalize_state:011,wait_state:000,iSTATE:101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "align_state:001,addition_state:010,output_state:100,normalize_state:011,wait_state:000,iSTATE:101";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_inferred__5/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_inferred__5/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sum_mantissa0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of sum_mantissa0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa0_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa0_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa0_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa0_carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa0_carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \sum_mantissa1_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sum_mantissa1_inferred__0/i__carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sum_mantissa1_inferred__0/i__carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sum_mantissa1_inferred__0/i__carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \sum_mantissa[0]_i_2__2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \sum_mantissa[23]_i_2__2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sum_mantissa[24]_i_3__2\ : label is "soft_lutpair230";
begin
  \FSM_sequential_state_reg[0]_0\(0) <= \^fsm_sequential_state_reg[0]_0\(0);
\A_exp[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \A_exp[7]_i_2__0_n_0\,
      I1 => state(1),
      I2 => mul_done,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      O => A_exp0
    );
\A_exp[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => \FSM_sequential_cur_state_reg[2]\(2),
      I1 => \FSM_sequential_cur_state_reg[2]\(1),
      I2 => rst_adder_async,
      I3 => state(2),
      O => \A_exp[7]_i_2__0_n_0\
    );
\A_exp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(23),
      Q => \A_exp__0\(0),
      R => '0'
    );
\A_exp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(24),
      Q => \A_exp__0\(1),
      R => '0'
    );
\A_exp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(25),
      Q => \A_exp__0\(2),
      R => '0'
    );
\A_exp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(26),
      Q => \A_exp__0\(3),
      R => '0'
    );
\A_exp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(27),
      Q => \A_exp__0\(4),
      R => '0'
    );
\A_exp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(28),
      Q => \A_exp__0\(5),
      R => '0'
    );
\A_exp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(29),
      Q => \A_exp__0\(6),
      R => '0'
    );
\A_exp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(30),
      Q => \A_exp__0\(7),
      R => '0'
    );
\A_mantissa1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \A_mantissa1_inferred__1/i__carry_n_0\,
      CO(2) => \A_mantissa1_inferred__1/i__carry_n_1\,
      CO(1) => \A_mantissa1_inferred__1/i__carry_n_2\,
      CO(0) => \A_mantissa1_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__2_n_0\,
      DI(2) => \i__carry_i_2__2_n_0\,
      DI(1) => \i__carry_i_3__2_n_0\,
      DI(0) => \i__carry_i_4__2_n_0\,
      O(3 downto 0) => \NLW_A_mantissa1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__4_n_0\,
      S(2) => \i__carry_i_6__4_n_0\,
      S(1) => \i__carry_i_7__4_n_0\,
      S(0) => \i__carry_i_8__4_n_0\
    );
\A_mantissa1_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => A_mantissa11_in,
      CO(2) => \A_mantissa1_inferred__2/i__carry_n_1\,
      CO(1) => \A_mantissa1_inferred__2/i__carry_n_2\,
      CO(0) => \A_mantissa1_inferred__2/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__3_n_0\,
      DI(2) => \i__carry_i_2__3_n_0\,
      DI(1) => \i__carry_i_3__3_n_0\,
      DI(0) => \i__carry_i_4__3_n_0\,
      O(3 downto 0) => \NLW_A_mantissa1_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__2_n_0\,
      S(2) => \i__carry_i_6__2_n_0\,
      S(1) => \i__carry_i_7__2_n_0\,
      S(0) => \i__carry_i_8__2_n_0\
    );
A_mantissa5_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => A_mantissa5_carry_n_0,
      CO(2) => A_mantissa5_carry_n_1,
      CO(1) => A_mantissa5_carry_n_2,
      CO(0) => A_mantissa5_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B_exp(3 downto 0),
      O(3 downto 0) => A_mantissa60(3 downto 0),
      S(3) => \A_mantissa5_carry_i_1__0_n_0\,
      S(2) => \A_mantissa5_carry_i_2__0_n_0\,
      S(1) => \A_mantissa5_carry_i_3__0_n_0\,
      S(0) => \A_mantissa5_carry_i_4__0_n_0\
    );
\A_mantissa5_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => A_mantissa5_carry_n_0,
      CO(3) => \A_mantissa5_carry__0_n_0\,
      CO(2) => \A_mantissa5_carry__0_n_1\,
      CO(1) => \A_mantissa5_carry__0_n_2\,
      CO(0) => \A_mantissa5_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B_exp(7 downto 4),
      O(3 downto 0) => A_mantissa60(7 downto 4),
      S(3) => \A_mantissa5_carry__0_i_1__0_n_0\,
      S(2) => \A_mantissa5_carry__0_i_2__0_n_0\,
      S(1) => \A_mantissa5_carry__0_i_3__0_n_0\,
      S(0) => \A_mantissa5_carry__0_i_4__0_n_0\
    );
\A_mantissa5_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(7),
      I1 => \A_exp__0\(7),
      O => \A_mantissa5_carry__0_i_1__0_n_0\
    );
\A_mantissa5_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      O => \A_mantissa5_carry__0_i_2__0_n_0\
    );
\A_mantissa5_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(5),
      I1 => \A_exp__0\(5),
      O => \A_mantissa5_carry__0_i_3__0_n_0\
    );
\A_mantissa5_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      O => \A_mantissa5_carry__0_i_4__0_n_0\
    );
\A_mantissa5_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(3),
      I1 => \A_exp__0\(3),
      O => \A_mantissa5_carry_i_1__0_n_0\
    );
\A_mantissa5_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      O => \A_mantissa5_carry_i_2__0_n_0\
    );
\A_mantissa5_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(1),
      I1 => \A_exp__0\(1),
      O => \A_mantissa5_carry_i_3__0_n_0\
    );
\A_mantissa5_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      O => \A_mantissa5_carry_i_4__0_n_0\
    );
\A_mantissa[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A3A0A3A3A0A0A0A"
    )
        port map (
      I0 => A_sgn_reg_0(0),
      I1 => \A_mantissa[0]_i_2__2_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \A_mantissa[0]_i_3__2_n_0\,
      I4 => \A_mantissa_reg_n_0_[0]\,
      I5 => \A_mantissa[0]_i_4__1_n_0\,
      O => A_mantissa(0)
    );
\A_mantissa[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      I5 => \A_mantissa[24]_i_16__2_n_0\,
      O => \A_mantissa[0]_i_2__2_n_0\
    );
\A_mantissa[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA80"
    )
        port map (
      I0 => \A_mantissa_reg[24]_i_12_n_3\,
      I1 => \A_mantissa[0]_i_5__0_n_0\,
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(7),
      I4 => A_mantissa60(5),
      I5 => A_mantissa60(6),
      O => \A_mantissa[0]_i_3__2_n_0\
    );
\A_mantissa[0]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \A_mantissa[0]_i_6__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[1]_i_4__2_n_0\,
      I3 => \A_mantissa[21]_i_12__1_n_0\,
      O => \A_mantissa[0]_i_4__1_n_0\
    );
\A_mantissa[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      O => \A_mantissa[0]_i_5__0_n_0\
    );
\A_mantissa[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \A_mantissa[2]_i_11__1_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[2]_i_12__0_n_0\,
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[4]_i_11__0_n_0\,
      I5 => \A_mantissa[0]_i_7_n_0\,
      O => \A_mantissa[0]_i_6__0_n_0\
    );
\A_mantissa[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => \A_mantissa_reg_n_0_[8]\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa_reg_n_0_[16]\,
      I4 => A_mantissa60(4),
      I5 => \A_mantissa_reg_n_0_[0]\,
      O => \A_mantissa[0]_i_7_n_0\
    );
\A_mantissa[10]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[12]_i_11__1_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[10]_i_11__1_n_0\,
      O => \A_mantissa[10]_i_10__1_n_0\
    );
\A_mantissa[10]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDCFDDFFFF0000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[14]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[10]_i_12__0_n_0\,
      I5 => A_mantissa60(2),
      O => \A_mantissa[10]_i_11__1_n_0\
    );
\A_mantissa[10]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFDD"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[10]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => A_mantissa60(3),
      O => \A_mantissa[10]_i_12__0_n_0\
    );
\A_mantissa[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \A_mantissa[10]_i_2__2_n_0\,
      I1 => \A_mantissa[10]_i_3__1_n_0\,
      I2 => \A_mantissa_reg_n_0_[10]\,
      I3 => \A_mantissa[10]_i_4__1_n_0\,
      I4 => \A_mantissa[10]_i_5__2_n_0\,
      I5 => \A_mantissa[10]_i_6__2_n_0\,
      O => A_mantissa(10)
    );
\A_mantissa[10]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(10),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[10]_i_2__2_n_0\
    );
\A_mantissa[10]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555450055555555"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__2_n_0\,
      I1 => \A_mantissa[22]_i_7__2_n_0\,
      I2 => A_mantissa60(4),
      I3 => \A_mantissa[22]_i_6__2_n_0\,
      I4 => \A_mantissa[12]_i_6__2_n_0\,
      I5 => \A_mantissa[24]_i_9__0_n_0\,
      O => \A_mantissa[10]_i_3__1_n_0\
    );
\A_mantissa[10]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004744FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[10]_i_7__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[10]_i_8__2_n_0\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[24]_i_16__2_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[10]_i_4__1_n_0\
    );
\A_mantissa[10]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB3BC808"
    )
        port map (
      I0 => \A_mantissa[10]_i_9__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[12]_i_8__1_n_0\,
      I4 => \A_mantissa[11]_i_7__2_n_0\,
      I5 => \A_mantissa[2]_i_3__1_n_0\,
      O => \A_mantissa[10]_i_5__2_n_0\
    );
\A_mantissa[10]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4747FF00FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[11]_i_8__1_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[11]_i_9__1_n_0\,
      I3 => \A_mantissa[10]_i_10__1_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[21]_i_12__1_n_0\,
      O => \A_mantissa[10]_i_6__2_n_0\
    );
\A_mantissa[10]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9DD5"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      O => \A_mantissa[10]_i_7__2_n_0\
    );
\A_mantissa[10]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(3),
      O => \A_mantissa[10]_i_8__2_n_0\
    );
\A_mantissa[10]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080F000000"
    )
        port map (
      I0 => \A_mantissa[22]_i_7__2_n_0\,
      I1 => \A_mantissa_reg_n_0_[7]\,
      I2 => \A_mantissa[2]_i_8__1_n_0\,
      I3 => \A_mantissa_reg_n_0_[3]\,
      I4 => A_mantissa60(3),
      I5 => \A_mantissa[4]_i_6__0_n_0\,
      O => \A_mantissa[10]_i_9__1_n_0\
    );
\A_mantissa[11]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00A000C000C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[8]\,
      I1 => \A_mantissa_reg_n_0_[0]\,
      I2 => \A_mantissa[4]_i_6__0_n_0\,
      I3 => \A_mantissa[2]_i_8__1_n_0\,
      I4 => \A_mantissa_reg_n_0_[4]\,
      I5 => \A_mantissa[22]_i_7__2_n_0\,
      O => \A_mantissa[11]_i_10__1_n_0\
    );
\A_mantissa[11]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[19]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[11]\,
      I3 => A_mantissa60(4),
      O => \A_mantissa[11]_i_11__0_n_0\
    );
\A_mantissa[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \A_mantissa[11]_i_2__2_n_0\,
      I1 => \A_mantissa[11]_i_3__2_n_0\,
      I2 => \A_mantissa_reg_n_0_[11]\,
      I3 => \A_mantissa[11]_i_4__2_n_0\,
      I4 => \A_mantissa[11]_i_5__2_n_0\,
      I5 => \A_mantissa[11]_i_6__2_n_0\,
      O => A_mantissa(11)
    );
\A_mantissa[11]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(11),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[11]_i_2__2_n_0\
    );
\A_mantissa[11]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455040055555555"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__2_n_0\,
      I1 => \A_mantissa[24]_i_10__1_n_0\,
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[12]_i_6__2_n_0\,
      I5 => \A_mantissa[24]_i_9__0_n_0\,
      O => \A_mantissa[11]_i_3__2_n_0\
    );
\A_mantissa[11]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000622AFFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[24]_i_16__2_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[11]_i_4__2_n_0\
    );
\A_mantissa[11]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEC2320"
    )
        port map (
      I0 => \A_mantissa[12]_i_8__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[14]_i_10__1_n_0\,
      I4 => \A_mantissa[11]_i_7__2_n_0\,
      I5 => \A_mantissa[2]_i_3__1_n_0\,
      O => \A_mantissa[11]_i_5__2_n_0\
    );
\A_mantissa[11]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF470047FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[11]_i_8__1_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[11]_i_9__1_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[12]_i_10__1_n_0\,
      I5 => \A_mantissa[21]_i_12__1_n_0\,
      O => \A_mantissa[11]_i_6__2_n_0\
    );
\A_mantissa[11]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[11]_i_10__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[13]_i_9__1_n_0\,
      O => \A_mantissa[11]_i_7__2_n_0\
    );
\A_mantissa[11]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[17]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa_reg_n_0_[13]\,
      I5 => A_mantissa60(4),
      O => \A_mantissa[11]_i_8__1_n_0\
    );
\A_mantissa[11]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[15]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[11]_i_11__0_n_0\,
      O => \A_mantissa[11]_i_9__1_n_0\
    );
\A_mantissa[12]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[14]_i_12__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[12]_i_11__1_n_0\,
      O => \A_mantissa[12]_i_10__1_n_0\
    );
\A_mantissa[12]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F3FFFFF5F30000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => \A_mantissa_reg_n_0_[16]\,
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[12]_i_12__0_n_0\,
      O => \A_mantissa[12]_i_11__1_n_0\
    );
\A_mantissa[12]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFDD"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[12]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => A_mantissa60(3),
      O => \A_mantissa[12]_i_12__0_n_0\
    );
\A_mantissa[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABABAA"
    )
        port map (
      I0 => \A_mantissa[12]_i_2__2_n_0\,
      I1 => \A_mantissa[12]_i_3__1_n_0\,
      I2 => \A_mantissa[12]_i_4__2_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[13]_i_5__2_n_0\,
      I5 => \A_mantissa[12]_i_5__2_n_0\,
      O => A_mantissa(12)
    );
\A_mantissa[12]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(12),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[12]_i_2__2_n_0\
    );
\A_mantissa[12]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00BAFFFF"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__2_n_0\,
      I1 => \A_mantissa[12]_i_6__2_n_0\,
      I2 => \A_mantissa[24]_i_9__0_n_0\,
      I3 => \A_mantissa_reg_n_0_[12]\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \A_mantissa[12]_i_7__1_n_0\,
      O => \A_mantissa[12]_i_3__1_n_0\
    );
\A_mantissa[12]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04C4"
    )
        port map (
      I0 => \A_mantissa[12]_i_8__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[14]_i_10__1_n_0\,
      I4 => \A_mantissa[2]_i_3__1_n_0\,
      O => \A_mantissa[12]_i_4__2_n_0\
    );
\A_mantissa[12]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5DF5555"
    )
        port map (
      I0 => \A_mantissa[12]_i_9__1_n_0\,
      I1 => \A_mantissa[13]_i_10__1_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[12]_i_10__1_n_0\,
      I4 => \A_mantissa[21]_i_12__1_n_0\,
      O => \A_mantissa[12]_i_5__2_n_0\
    );
\A_mantissa[12]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA85F7F"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      I4 => A_mantissa60(4),
      O => \A_mantissa[12]_i_6__2_n_0\
    );
\A_mantissa[12]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155440001554000"
    )
        port map (
      I0 => \A_mantissa[24]_i_16__2_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[12]_i_7__1_n_0\
    );
\A_mantissa[12]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00A000C000C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => \A_mantissa_reg_n_0_[1]\,
      I2 => \A_mantissa[4]_i_6__0_n_0\,
      I3 => \A_mantissa[2]_i_8__1_n_0\,
      I4 => \A_mantissa_reg_n_0_[5]\,
      I5 => \A_mantissa[22]_i_7__2_n_0\,
      O => \A_mantissa[12]_i_8__1_n_0\
    );
\A_mantissa[12]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10555555"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__2_n_0\,
      I1 => \A_mantissa[4]_i_6__0_n_0\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[22]_i_5__2_n_0\,
      I4 => \A_mantissa[24]_i_9__0_n_0\,
      O => \A_mantissa[12]_i_9__1_n_0\
    );
\A_mantissa[13]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[15]_i_11__1_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[11]_i_8__1_n_0\,
      O => \A_mantissa[13]_i_10__1_n_0\
    );
\A_mantissa[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAAABAB"
    )
        port map (
      I0 => \A_mantissa[13]_i_2__2_n_0\,
      I1 => \A_mantissa[13]_i_3__2_n_0\,
      I2 => \A_mantissa[13]_i_4__0_n_0\,
      I3 => \A_mantissa[13]_i_5__2_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[13]_i_6__1_n_0\,
      O => A_mantissa(13)
    );
\A_mantissa[13]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(13),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[13]_i_2__2_n_0\
    );
\A_mantissa[13]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1F1FFF"
    )
        port map (
      I0 => \A_mantissa[13]_i_7__2_n_0\,
      I1 => \A_mantissa_reg_n_0_[13]\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \A_mantissa[24]_i_16__2_n_0\,
      I4 => \A_mantissa[13]_i_8__1_n_0\,
      O => \A_mantissa[13]_i_3__2_n_0\
    );
\A_mantissa[13]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAABAF"
    )
        port map (
      I0 => \A_mantissa[2]_i_3__1_n_0\,
      I1 => \A_mantissa[14]_i_10__1_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[16]_i_8__2_n_0\,
      O => \A_mantissa[13]_i_4__0_n_0\
    );
\A_mantissa[13]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[13]_i_9__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[15]_i_8__2_n_0\,
      O => \A_mantissa[13]_i_5__2_n_0\
    );
\A_mantissa[13]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D55FD55"
    )
        port map (
      I0 => \A_mantissa[13]_i_7__2_n_0\,
      I1 => \A_mantissa[13]_i_10__1_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[21]_i_12__1_n_0\,
      I4 => \A_mantissa[14]_i_11__1_n_0\,
      O => \A_mantissa[13]_i_6__1_n_0\
    );
\A_mantissa[13]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540000FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(3),
      I5 => \A_mantissa[16]_i_6__0_n_0\,
      O => \A_mantissa[13]_i_7__2_n_0\
    );
\A_mantissa[13]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"99D5"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      O => \A_mantissa[13]_i_8__1_n_0\
    );
\A_mantissa[13]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00A000C000C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[10]\,
      I1 => \A_mantissa_reg_n_0_[2]\,
      I2 => \A_mantissa[4]_i_6__0_n_0\,
      I3 => \A_mantissa[2]_i_8__1_n_0\,
      I4 => \A_mantissa_reg_n_0_[6]\,
      I5 => \A_mantissa[22]_i_7__2_n_0\,
      O => \A_mantissa[13]_i_9__1_n_0\
    );
\A_mantissa[14]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00A000C000C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[11]\,
      I1 => \A_mantissa_reg_n_0_[3]\,
      I2 => \A_mantissa[4]_i_6__0_n_0\,
      I3 => \A_mantissa[2]_i_8__1_n_0\,
      I4 => \A_mantissa_reg_n_0_[7]\,
      I5 => \A_mantissa[22]_i_7__2_n_0\,
      O => \A_mantissa[14]_i_10__1_n_0\
    );
\A_mantissa[14]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[16]_i_12__1_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[14]_i_12__0_n_0\,
      O => \A_mantissa[14]_i_11__1_n_0\
    );
\A_mantissa[14]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFFFF47FF47"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[18]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[14]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[22]\,
      I5 => A_mantissa60(3),
      O => \A_mantissa[14]_i_12__0_n_0\
    );
\A_mantissa[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABABAA"
    )
        port map (
      I0 => \A_mantissa[14]_i_2__2_n_0\,
      I1 => \A_mantissa[14]_i_3__2_n_0\,
      I2 => \A_mantissa[14]_i_4__0_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[14]_i_5__2_n_0\,
      I5 => \A_mantissa[14]_i_6__2_n_0\,
      O => A_mantissa(14)
    );
\A_mantissa[14]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(14),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[14]_i_2__2_n_0\
    );
\A_mantissa[14]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1FFFFFF11111111"
    )
        port map (
      I0 => \A_mantissa[14]_i_7__0_n_0\,
      I1 => \A_mantissa_reg_n_0_[14]\,
      I2 => A_mantissa60(0),
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \A_mantissa[14]_i_8__2_n_0\,
      I5 => \A_mantissa[14]_i_9__1_n_0\,
      O => \A_mantissa[14]_i_3__2_n_0\
    );
\A_mantissa[14]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAFABA"
    )
        port map (
      I0 => \A_mantissa[2]_i_3__1_n_0\,
      I1 => \A_mantissa[14]_i_10__1_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[16]_i_8__2_n_0\,
      O => \A_mantissa[14]_i_4__0_n_0\
    );
\A_mantissa[14]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[15]_i_8__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[17]_i_9__0_n_0\,
      O => \A_mantissa[14]_i_5__2_n_0\
    );
\A_mantissa[14]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AFFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_12__1_n_0\,
      I1 => \A_mantissa[15]_i_9__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[14]_i_11__1_n_0\,
      I4 => \A_mantissa[14]_i_7__0_n_0\,
      O => \A_mantissa[14]_i_6__2_n_0\
    );
\A_mantissa[14]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00101000FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__2_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(3),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[16]_i_6__0_n_0\,
      O => \A_mantissa[14]_i_7__0_n_0\
    );
\A_mantissa[14]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(3),
      O => \A_mantissa[14]_i_8__2_n_0\
    );
\A_mantissa[14]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666A0000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[21]_i_12__1_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[14]_i_9__1_n_0\
    );
\A_mantissa[15]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[8]\,
      I1 => \A_mantissa[22]_i_7__2_n_0\,
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => \A_mantissa[2]_i_8__1_n_0\,
      O => \A_mantissa[15]_i_10__1_n_0\
    );
\A_mantissa[15]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[19]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa_reg_n_0_[15]\,
      I5 => A_mantissa60(4),
      O => \A_mantissa[15]_i_11__1_n_0\
    );
\A_mantissa[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABABAA"
    )
        port map (
      I0 => \A_mantissa[15]_i_2__2_n_0\,
      I1 => \A_mantissa[15]_i_3__2_n_0\,
      I2 => \A_mantissa[15]_i_4__0_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[15]_i_5__2_n_0\,
      I5 => \A_mantissa[15]_i_6__2_n_0\,
      O => A_mantissa(15)
    );
\A_mantissa[15]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(15),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[15]_i_2__2_n_0\
    );
\A_mantissa[15]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1FFF1F"
    )
        port map (
      I0 => \A_mantissa[15]_i_7__1_n_0\,
      I1 => \A_mantissa_reg_n_0_[15]\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \A_mantissa[21]_i_12__1_n_0\,
      I4 => \A_mantissa[16]_i_7__2_n_0\,
      O => \A_mantissa[15]_i_3__2_n_0\
    );
\A_mantissa[15]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAFABA"
    )
        port map (
      I0 => \A_mantissa[2]_i_3__1_n_0\,
      I1 => \A_mantissa[15]_i_8__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[17]_i_9__0_n_0\,
      O => \A_mantissa[15]_i_4__0_n_0\
    );
\A_mantissa[15]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[16]_i_8__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[16]_i_9__1_n_0\,
      O => \A_mantissa[15]_i_5__2_n_0\
    );
\A_mantissa[15]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AFFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_12__1_n_0\,
      I1 => \A_mantissa[16]_i_10__1_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[15]_i_9__2_n_0\,
      I4 => \A_mantissa[15]_i_7__1_n_0\,
      O => \A_mantissa[15]_i_6__2_n_0\
    );
\A_mantissa[15]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000200FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[0]_i_3__2_n_0\,
      I5 => \A_mantissa[16]_i_6__0_n_0\,
      O => \A_mantissa[15]_i_7__1_n_0\
    );
\A_mantissa[15]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[12]\,
      I1 => \A_mantissa[22]_i_7__2_n_0\,
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \A_mantissa[2]_i_8__1_n_0\,
      I4 => \A_mantissa[4]_i_6__0_n_0\,
      I5 => \A_mantissa[15]_i_10__1_n_0\,
      O => \A_mantissa[15]_i_8__2_n_0\
    );
\A_mantissa[15]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF470000FF47FFFF"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => \A_mantissa[22]_i_13__1_n_0\,
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[15]_i_11__1_n_0\,
      O => \A_mantissa[15]_i_9__2_n_0\
    );
\A_mantissa[16]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[22]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[22]_i_13__1_n_0\,
      I3 => \A_mantissa_reg_n_0_[18]\,
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[16]_i_12__1_n_0\,
      O => \A_mantissa[16]_i_10__1_n_0\
    );
\A_mantissa[16]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => \A_mantissa[22]_i_7__2_n_0\,
      I2 => \A_mantissa_reg_n_0_[1]\,
      I3 => \A_mantissa[2]_i_8__1_n_0\,
      O => \A_mantissa[16]_i_11__1_n_0\
    );
\A_mantissa[16]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCFFFFF4477"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[20]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => \A_mantissa_reg_n_0_[16]\,
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(3),
      O => \A_mantissa[16]_i_12__1_n_0\
    );
\A_mantissa[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABABAA"
    )
        port map (
      I0 => \A_mantissa[16]_i_2__2_n_0\,
      I1 => \A_mantissa[16]_i_3__2_n_0\,
      I2 => \A_mantissa[16]_i_4__0_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[17]_i_5__2_n_0\,
      I5 => \A_mantissa[16]_i_5__2_n_0\,
      O => A_mantissa(16)
    );
\A_mantissa[16]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(16),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[16]_i_2__2_n_0\
    );
\A_mantissa[16]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F444F4F4F4F4F"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[16]\,
      I1 => \A_mantissa[16]_i_6__0_n_0\,
      I2 => \A_mantissa[17]_i_8__1_n_0\,
      I3 => \A_mantissa[16]_i_7__2_n_0\,
      I4 => A_mantissa60(0),
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[16]_i_3__2_n_0\
    );
\A_mantissa[16]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAFABA"
    )
        port map (
      I0 => \A_mantissa[2]_i_3__1_n_0\,
      I1 => \A_mantissa[16]_i_8__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[16]_i_9__1_n_0\,
      O => \A_mantissa[16]_i_4__0_n_0\
    );
\A_mantissa[16]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \A_mantissa[16]_i_6__0_n_0\,
      I1 => \A_mantissa[17]_i_12__0_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[16]_i_10__1_n_0\,
      I4 => \A_mantissa[21]_i_12__1_n_0\,
      O => \A_mantissa[16]_i_5__2_n_0\
    );
\A_mantissa[16]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(6),
      I2 => A_mantissa60(5),
      I3 => A_mantissa60(7),
      I4 => \A_mantissa_reg[24]_i_12_n_3\,
      I5 => \A_mantissa[0]_i_5__0_n_0\,
      O => \A_mantissa[16]_i_6__0_n_0\
    );
\A_mantissa[16]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9995"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      O => \A_mantissa[16]_i_7__2_n_0\
    );
\A_mantissa[16]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[13]\,
      I1 => \A_mantissa[22]_i_7__2_n_0\,
      I2 => \A_mantissa_reg_n_0_[5]\,
      I3 => \A_mantissa[2]_i_8__1_n_0\,
      I4 => \A_mantissa[4]_i_6__0_n_0\,
      I5 => \A_mantissa[16]_i_11__1_n_0\,
      O => \A_mantissa[16]_i_8__2_n_0\
    );
\A_mantissa[16]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => \A_mantissa[22]_i_7__2_n_0\,
      I2 => \A_mantissa_reg_n_0_[7]\,
      I3 => \A_mantissa[2]_i_8__1_n_0\,
      I4 => \A_mantissa[4]_i_6__0_n_0\,
      I5 => \A_mantissa[18]_i_7__1_n_0\,
      O => \A_mantissa[16]_i_9__1_n_0\
    );
\A_mantissa[17]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \A_mantissa[22]_i_12__2_n_0\,
      I1 => \A_mantissa[4]_i_6__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => \A_mantissa[22]_i_7__2_n_0\,
      I4 => \A_mantissa_reg_n_0_[4]\,
      I5 => \A_mantissa[2]_i_8__1_n_0\,
      O => \A_mantissa[17]_i_10__1_n_0\
    );
\A_mantissa[17]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[22]_i_13__1_n_0\,
      I3 => \A_mantissa_reg_n_0_[20]\,
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[17]_i_15__0_n_0\,
      O => \A_mantissa[17]_i_11__1_n_0\
    );
\A_mantissa[17]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[22]_i_13__1_n_0\,
      I3 => \A_mantissa_reg_n_0_[19]\,
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[17]_i_16__1_n_0\,
      O => \A_mantissa[17]_i_12__0_n_0\
    );
\A_mantissa[17]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \A_mantissa_reg[24]_i_12_n_3\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(4),
      I3 => \A_mantissa[17]_i_7__1_n_0\,
      O => \A_mantissa[17]_i_13__0_n_0\
    );
\A_mantissa[17]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[10]\,
      I1 => \A_mantissa[22]_i_7__2_n_0\,
      I2 => \A_mantissa_reg_n_0_[2]\,
      I3 => \A_mantissa[2]_i_8__1_n_0\,
      O => \A_mantissa[17]_i_14__0_n_0\
    );
\A_mantissa[17]_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[22]\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(3),
      I4 => \A_mantissa_reg_n_0_[18]\,
      O => \A_mantissa[17]_i_15__0_n_0\
    );
\A_mantissa[17]_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF47"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(3),
      O => \A_mantissa[17]_i_16__1_n_0\
    );
\A_mantissa[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAAABAB"
    )
        port map (
      I0 => \A_mantissa[17]_i_2__2_n_0\,
      I1 => \A_mantissa[17]_i_3__2_n_0\,
      I2 => \A_mantissa[17]_i_4__0_n_0\,
      I3 => \A_mantissa[17]_i_5__2_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[17]_i_6__1_n_0\,
      O => A_mantissa(17)
    );
\A_mantissa[17]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(17),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[17]_i_2__2_n_0\
    );
\A_mantissa[17]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44404444FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[17]\,
      I1 => \A_mantissa_reg[24]_i_12_n_3\,
      I2 => A_mantissa60(3),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[17]_i_7__1_n_0\,
      I5 => \A_mantissa[17]_i_8__1_n_0\,
      O => \A_mantissa[17]_i_3__2_n_0\
    );
\A_mantissa[17]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \A_mantissa[2]_i_3__1_n_0\,
      I1 => \A_mantissa[18]_i_5__2_n_0\,
      I2 => A_mantissa60(0),
      O => \A_mantissa[17]_i_4__0_n_0\
    );
\A_mantissa[17]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[17]_i_9__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[17]_i_10__1_n_0\,
      O => \A_mantissa[17]_i_5__2_n_0\
    );
\A_mantissa[17]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4700"
    )
        port map (
      I0 => \A_mantissa[17]_i_11__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[17]_i_12__0_n_0\,
      I3 => \A_mantissa[21]_i_12__1_n_0\,
      I4 => \A_mantissa[17]_i_13__0_n_0\,
      O => \A_mantissa[17]_i_6__1_n_0\
    );
\A_mantissa[17]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010100010101"
    )
        port map (
      I0 => A_mantissa60(6),
      I1 => A_mantissa60(5),
      I2 => A_mantissa60(7),
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(3),
      I5 => \A_mantissa[8]_i_6__1_n_0\,
      O => \A_mantissa[17]_i_7__1_n_0\
    );
\A_mantissa[17]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88802222AAAAAAAA"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(3),
      I5 => \A_mantissa[21]_i_12__1_n_0\,
      O => \A_mantissa[17]_i_8__1_n_0\
    );
\A_mantissa[17]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[14]\,
      I1 => \A_mantissa[22]_i_7__2_n_0\,
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \A_mantissa[2]_i_8__1_n_0\,
      I4 => \A_mantissa[4]_i_6__0_n_0\,
      I5 => \A_mantissa[17]_i_14__0_n_0\,
      O => \A_mantissa[17]_i_9__0_n_0\
    );
\A_mantissa[18]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A0A0A"
    )
        port map (
      I0 => A_sgn_reg_0(18),
      I1 => \A_mantissa[18]_i_2__2_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \A_mantissa[18]_i_3__2_n_0\,
      I4 => \A_mantissa[18]_i_4__2_n_0\,
      O => A_mantissa(18)
    );
\A_mantissa[18]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555445"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[18]\,
      I1 => \A_mantissa[22]_i_5__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[0]_i_3__2_n_0\,
      I5 => \A_mantissa[20]_i_2__2_n_0\,
      O => \A_mantissa[18]_i_2__2_n_0\
    );
\A_mantissa[18]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115544411154444"
    )
        port map (
      I0 => \A_mantissa[24]_i_16__2_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[18]_i_3__2_n_0\
    );
\A_mantissa[18]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5404"
    )
        port map (
      I0 => \A_mantissa[2]_i_3__1_n_0\,
      I1 => \A_mantissa[19]_i_5__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[18]_i_5__2_n_0\,
      I4 => \A_mantissa[18]_i_6__2_n_0\,
      O => \A_mantissa[18]_i_4__2_n_0\
    );
\A_mantissa[18]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[22]_i_11__1_n_0\,
      I1 => \A_mantissa[18]_i_7__1_n_0\,
      I2 => \A_mantissa[22]_i_6__2_n_0\,
      I3 => \A_mantissa[24]_i_19__2_n_0\,
      I4 => \A_mantissa[4]_i_6__0_n_0\,
      I5 => \A_mantissa[20]_i_8__2_n_0\,
      O => \A_mantissa[18]_i_5__2_n_0\
    );
\A_mantissa[18]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D555DDD"
    )
        port map (
      I0 => \A_mantissa[18]_i_8__2_n_0\,
      I1 => \A_mantissa[21]_i_12__1_n_0\,
      I2 => \A_mantissa[19]_i_8__2_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[17]_i_11__1_n_0\,
      O => \A_mantissa[18]_i_6__2_n_0\
    );
\A_mantissa[18]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[11]\,
      I1 => \A_mantissa[22]_i_7__2_n_0\,
      I2 => \A_mantissa_reg_n_0_[3]\,
      I3 => \A_mantissa[2]_i_8__1_n_0\,
      O => \A_mantissa[18]_i_7__1_n_0\
    );
\A_mantissa[18]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0FFF0E0F0ECF"
    )
        port map (
      I0 => \A_mantissa[2]_i_7__0_n_0\,
      I1 => \A_mantissa[20]_i_5__2_n_0\,
      I2 => \A_mantissa_reg[24]_i_12_n_3\,
      I3 => \A_mantissa[21]_i_8__1_n_0\,
      I4 => \A_mantissa[9]_i_8__2_n_0\,
      I5 => \A_mantissa[18]_i_9__1_n_0\,
      O => \A_mantissa[18]_i_8__2_n_0\
    );
\A_mantissa[18]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2814"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(4),
      O => \A_mantissa[18]_i_9__1_n_0\
    );
\A_mantissa[19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFF444444444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => A_sgn_reg_0(19),
      I2 => \A_mantissa[19]_i_2__2_n_0\,
      I3 => \A_mantissa_reg_n_0_[19]\,
      I4 => \A_mantissa[19]_i_3__2_n_0\,
      I5 => \A_mantissa[19]_i_4__2_n_0\,
      O => A_mantissa(19)
    );
\A_mantissa[19]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \A_mantissa[20]_i_2__2_n_0\,
      I1 => \A_mantissa[0]_i_3__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[22]_i_5__2_n_0\,
      O => \A_mantissa[19]_i_2__2_n_0\
    );
\A_mantissa[19]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000057EAFFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[24]_i_16__2_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[19]_i_3__2_n_0\
    );
\A_mantissa[19]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFFFFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[2]_i_3__1_n_0\,
      I1 => \A_mantissa[19]_i_5__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[20]_i_6__2_n_0\,
      I4 => \A_mantissa[19]_i_6__2_n_0\,
      I5 => \A_mantissa[19]_i_2__2_n_0\,
      O => \A_mantissa[19]_i_4__2_n_0\
    );
\A_mantissa[19]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[22]_i_12__2_n_0\,
      I1 => \A_mantissa[19]_i_7__2_n_0\,
      I2 => \A_mantissa[22]_i_6__2_n_0\,
      I3 => \A_mantissa[24]_i_23__1_n_0\,
      I4 => \A_mantissa[4]_i_6__0_n_0\,
      I5 => \A_mantissa[21]_i_13__1_n_0\,
      O => \A_mantissa[19]_i_5__2_n_0\
    );
\A_mantissa[19]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \A_mantissa[19]_i_8__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[20]_i_9__2_n_0\,
      I3 => \A_mantissa[21]_i_12__1_n_0\,
      O => \A_mantissa[19]_i_6__2_n_0\
    );
\A_mantissa[19]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[12]\,
      I1 => \A_mantissa[22]_i_7__2_n_0\,
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \A_mantissa[2]_i_8__1_n_0\,
      O => \A_mantissa[19]_i_7__2_n_0\
    );
\A_mantissa[19]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF44FFFFCF77"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[22]_i_13__1_n_0\,
      I5 => \A_mantissa_reg_n_0_[19]\,
      O => \A_mantissa[19]_i_8__2_n_0\
    );
\A_mantissa[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444F4FF44444444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => A_sgn_reg_0(1),
      I2 => \A_mantissa_reg_n_0_[1]\,
      I3 => \A_mantissa[24]_i_3__2_n_0\,
      I4 => \A_mantissa[1]_i_2__2_n_0\,
      I5 => \A_mantissa[1]_i_3__2_n_0\,
      O => A_mantissa(1)
    );
\A_mantissa[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[24]_i_16__2_n_0\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(3),
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[1]_i_2__2_n_0\
    );
\A_mantissa[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => \A_mantissa[21]_i_12__1_n_0\,
      I1 => \A_mantissa[2]_i_10__1_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[1]_i_4__2_n_0\,
      I4 => \A_mantissa[1]_i_5__2_n_0\,
      I5 => \A_mantissa[24]_i_3__2_n_0\,
      O => \A_mantissa[1]_i_3__2_n_0\
    );
\A_mantissa[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \A_mantissa[3]_i_9__1_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[3]_i_10__0_n_0\,
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[1]_i_6__1_n_0\,
      I5 => \A_mantissa[1]_i_7__1_n_0\,
      O => \A_mantissa[1]_i_4__2_n_0\
    );
\A_mantissa[1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \A_mantissa[2]_i_9__1_n_0\,
      I1 => \A_mantissa_reg_n_0_[0]\,
      I2 => \A_mantissa[2]_i_8__1_n_0\,
      I3 => A_mantissa60(0),
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[2]_i_3__1_n_0\,
      O => \A_mantissa[1]_i_5__2_n_0\
    );
\A_mantissa[1]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[13]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[5]\,
      O => \A_mantissa[1]_i_6__1_n_0\
    );
\A_mantissa[1]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[1]\,
      O => \A_mantissa[1]_i_7__1_n_0\
    );
\A_mantissa[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAFCAA00AA00AA"
    )
        port map (
      I0 => A_sgn_reg_0(20),
      I1 => \A_mantissa[20]_i_2__2_n_0\,
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \A_mantissa[20]_i_3__2_n_0\,
      I5 => \A_mantissa[20]_i_4__2_n_0\,
      O => A_mantissa(20)
    );
\A_mantissa[20]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002BFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[20]_i_5__2_n_0\,
      I1 => \A_mantissa[21]_i_8__1_n_0\,
      I2 => A_mantissa60(5),
      I3 => A_mantissa60(7),
      I4 => A_mantissa60(6),
      I5 => \A_mantissa_reg[24]_i_12_n_3\,
      O => \A_mantissa[20]_i_2__2_n_0\
    );
\A_mantissa[20]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115545411155444"
    )
        port map (
      I0 => \A_mantissa[24]_i_16__2_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[20]_i_3__2_n_0\
    );
\A_mantissa[20]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \A_mantissa[2]_i_3__1_n_0\,
      I1 => \A_mantissa[20]_i_6__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[21]_i_9__0_n_0\,
      I4 => \A_mantissa[20]_i_7__2_n_0\,
      O => \A_mantissa[20]_i_4__2_n_0\
    );
\A_mantissa[20]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80515"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      I4 => A_mantissa60(4),
      O => \A_mantissa[20]_i_5__2_n_0\
    );
\A_mantissa[20]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[24]_i_19__2_n_0\,
      I1 => \A_mantissa[20]_i_8__2_n_0\,
      I2 => \A_mantissa[22]_i_6__2_n_0\,
      I3 => \A_mantissa[24]_i_21__1_n_0\,
      I4 => \A_mantissa[4]_i_6__0_n_0\,
      I5 => \A_mantissa[22]_i_11__1_n_0\,
      O => \A_mantissa[20]_i_6__2_n_0\
    );
\A_mantissa[20]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AFFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_12__1_n_0\,
      I1 => \A_mantissa[21]_i_10__1_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[20]_i_9__2_n_0\,
      I4 => \A_mantissa[20]_i_2__2_n_0\,
      O => \A_mantissa[20]_i_7__2_n_0\
    );
\A_mantissa[20]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[13]\,
      I1 => \A_mantissa[22]_i_7__2_n_0\,
      I2 => \A_mantissa_reg_n_0_[5]\,
      I3 => \A_mantissa[2]_i_8__1_n_0\,
      O => \A_mantissa[20]_i_8__2_n_0\
    );
\A_mantissa[20]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF44FFFFCF77"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[22]\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[22]_i_13__1_n_0\,
      I5 => \A_mantissa_reg_n_0_[20]\,
      O => \A_mantissa[20]_i_9__2_n_0\
    );
\A_mantissa[21]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4F7"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => \A_mantissa_reg_n_0_[21]\,
      I4 => A_mantissa60(3),
      I5 => A_mantissa60(4),
      O => \A_mantissa[21]_i_10__1_n_0\
    );
\A_mantissa[21]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4F7"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => \A_mantissa_reg_n_0_[22]\,
      I4 => A_mantissa60(3),
      I5 => A_mantissa60(4),
      O => \A_mantissa[21]_i_11__1_n_0\
    );
\A_mantissa[21]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \A_mantissa_reg[24]_i_12_n_3\,
      I1 => A_mantissa60(6),
      I2 => A_mantissa60(5),
      I3 => A_mantissa60(7),
      O => \A_mantissa[21]_i_12__1_n_0\
    );
\A_mantissa[21]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[14]\,
      I1 => \A_mantissa[22]_i_7__2_n_0\,
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \A_mantissa[2]_i_8__1_n_0\,
      O => \A_mantissa[21]_i_13__1_n_0\
    );
\A_mantissa[21]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \A_mantissa[21]_i_2__2_n_0\,
      I1 => \A_mantissa[21]_i_3__2_n_0\,
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => \A_mantissa[21]_i_4__1_n_0\,
      I4 => \A_mantissa[21]_i_5__2_n_0\,
      I5 => \A_mantissa[21]_i_6__2_n_0\,
      O => A_mantissa(21)
    );
\A_mantissa[21]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(21),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[21]_i_2__2_n_0\
    );
\A_mantissa[21]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002BFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_7__2_n_0\,
      I1 => \A_mantissa[21]_i_8__1_n_0\,
      I2 => A_mantissa60(5),
      I3 => A_mantissa60(7),
      I4 => A_mantissa60(6),
      I5 => \A_mantissa_reg[24]_i_12_n_3\,
      O => \A_mantissa[21]_i_3__2_n_0\
    );
\A_mantissa[21]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000057FAFFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[24]_i_16__2_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[21]_i_4__1_n_0\
    );
\A_mantissa[21]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa[21]_i_9__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[22]_i_8__2_n_0\,
      I3 => \A_mantissa[2]_i_3__1_n_0\,
      O => \A_mantissa[21]_i_5__2_n_0\
    );
\A_mantissa[21]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \A_mantissa[21]_i_10__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[21]_i_11__1_n_0\,
      I3 => \A_mantissa[21]_i_12__1_n_0\,
      O => \A_mantissa[21]_i_6__2_n_0\
    );
\A_mantissa[21]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC80033"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(3),
      O => \A_mantissa[21]_i_7__2_n_0\
    );
\A_mantissa[21]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      O => \A_mantissa[21]_i_8__1_n_0\
    );
\A_mantissa[21]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[24]_i_23__1_n_0\,
      I1 => \A_mantissa[21]_i_13__1_n_0\,
      I2 => \A_mantissa[22]_i_6__2_n_0\,
      I3 => \A_mantissa[24]_i_25__2_n_0\,
      I4 => \A_mantissa[4]_i_6__0_n_0\,
      I5 => \A_mantissa[22]_i_12__2_n_0\,
      O => \A_mantissa[21]_i_9__0_n_0\
    );
\A_mantissa[22]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE2EEFFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_11__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[22]_i_13__1_n_0\,
      I3 => \A_mantissa_reg_n_0_[23]\,
      I4 => \A_mantissa[24]_i_17__1_n_0\,
      I5 => \A_mantissa[21]_i_12__1_n_0\,
      O => \A_mantissa[22]_i_10__2_n_0\
    );
\A_mantissa[22]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => \A_mantissa[22]_i_7__2_n_0\,
      I2 => \A_mantissa_reg_n_0_[7]\,
      I3 => \A_mantissa[2]_i_8__1_n_0\,
      O => \A_mantissa[22]_i_11__1_n_0\
    );
\A_mantissa[22]_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[0]\,
      I1 => \A_mantissa_reg_n_0_[16]\,
      I2 => \A_mantissa[22]_i_7__2_n_0\,
      I3 => \A_mantissa_reg_n_0_[8]\,
      I4 => \A_mantissa[2]_i_8__1_n_0\,
      O => \A_mantissa[22]_i_12__2_n_0\
    );
\A_mantissa[22]_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(4),
      O => \A_mantissa[22]_i_13__1_n_0\
    );
\A_mantissa[22]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAFCAA00AA00AA"
    )
        port map (
      I0 => A_sgn_reg_0(22),
      I1 => \A_mantissa[22]_i_2__2_n_0\,
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \A_mantissa[22]_i_3__2_n_0\,
      I5 => \A_mantissa[22]_i_4__2_n_0\,
      O => A_mantissa(22)
    );
\A_mantissa[22]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111555500105555"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__2_n_0\,
      I1 => \A_mantissa[22]_i_5__2_n_0\,
      I2 => \A_mantissa[22]_i_6__2_n_0\,
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[24]_i_9__0_n_0\,
      I5 => \A_mantissa[22]_i_7__2_n_0\,
      O => \A_mantissa[22]_i_2__2_n_0\
    );
\A_mantissa[22]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505055555555450"
    )
        port map (
      I0 => \A_mantissa[24]_i_16__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(2),
      I5 => A_mantissa60(3),
      O => \A_mantissa[22]_i_3__2_n_0\
    );
\A_mantissa[22]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFFFFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[2]_i_3__1_n_0\,
      I1 => \A_mantissa[22]_i_8__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[22]_i_9__1_n_0\,
      I4 => \A_mantissa[22]_i_2__2_n_0\,
      I5 => \A_mantissa[22]_i_10__2_n_0\,
      O => \A_mantissa[22]_i_4__2_n_0\
    );
\A_mantissa[22]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAAA"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(3),
      O => \A_mantissa[22]_i_5__2_n_0\
    );
\A_mantissa[22]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(1),
      O => \A_mantissa[22]_i_6__2_n_0\
    );
\A_mantissa[22]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      O => \A_mantissa[22]_i_7__2_n_0\
    );
\A_mantissa[22]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[24]_i_21__1_n_0\,
      I1 => \A_mantissa[22]_i_11__1_n_0\,
      I2 => \A_mantissa[22]_i_6__2_n_0\,
      I3 => \A_mantissa[24]_i_18__2_n_0\,
      I4 => \A_mantissa[4]_i_6__0_n_0\,
      I5 => \A_mantissa[24]_i_19__2_n_0\,
      O => \A_mantissa[22]_i_8__2_n_0\
    );
\A_mantissa[22]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[24]_i_25__2_n_0\,
      I1 => \A_mantissa[22]_i_12__2_n_0\,
      I2 => \A_mantissa[22]_i_6__2_n_0\,
      I3 => \A_mantissa[24]_i_22__1_n_0\,
      I4 => \A_mantissa[4]_i_6__0_n_0\,
      I5 => \A_mantissa[24]_i_23__1_n_0\,
      O => \A_mantissa[22]_i_9__1_n_0\
    );
\A_mantissa[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E00FFFFAAAAAAAA"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => \A_mantissa[23]_i_2__1_n_0\,
      I2 => \A_mantissa[23]_i_3__2_n_0\,
      I3 => \A_mantissa[23]_i_4__2_n_0\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \A_mantissa[24]_i_1__2_n_0\,
      O => \A_mantissa[23]_i_1__2_n_0\
    );
\A_mantissa[23]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDFDDD7"
    )
        port map (
      I0 => \A_mantissa[24]_i_9__0_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[16]_i_6__0_n_0\,
      O => \A_mantissa[23]_i_2__1_n_0\
    );
\A_mantissa[23]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000057FE"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[24]_i_16__2_n_0\,
      O => \A_mantissa[23]_i_3__2_n_0\
    );
\A_mantissa[23]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFFFFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[2]_i_3__1_n_0\,
      I1 => \A_mantissa[22]_i_9__1_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[24]_i_13__2_n_0\,
      I4 => \A_mantissa[23]_i_5__2_n_0\,
      I5 => \A_mantissa[23]_i_2__1_n_0\,
      O => \A_mantissa[23]_i_4__2_n_0\
    );
\A_mantissa[23]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFEFFFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[24]_i_17__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => \A_mantissa[22]_i_13__1_n_0\,
      I4 => \A_mantissa_reg_n_0_[24]\,
      I5 => \A_mantissa[21]_i_12__1_n_0\,
      O => \A_mantissa[23]_i_5__2_n_0\
    );
\A_mantissa[24]_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE01FFFF"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      O => \A_mantissa[24]_i_10__1_n_0\
    );
\A_mantissa[24]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(3),
      O => \A_mantissa[24]_i_11__1_n_0\
    );
\A_mantissa[24]_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[24]_i_18__2_n_0\,
      I1 => \A_mantissa[24]_i_19__2_n_0\,
      I2 => \A_mantissa[22]_i_6__2_n_0\,
      I3 => \A_mantissa[24]_i_20__1_n_0\,
      I4 => \A_mantissa[4]_i_6__0_n_0\,
      I5 => \A_mantissa[24]_i_21__1_n_0\,
      O => \A_mantissa[24]_i_13__2_n_0\
    );
\A_mantissa[24]_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => \A_mantissa[24]_i_22__1_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[24]_i_23__1_n_0\,
      O => \A_mantissa[24]_i_14__2_n_0\
    );
\A_mantissa[24]_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => \A_mantissa[24]_i_24__2_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[24]_i_25__2_n_0\,
      O => \A_mantissa[24]_i_15__1_n_0\
    );
\A_mantissa[24]_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88800000BBBFFFFF"
    )
        port map (
      I0 => \A_mantissa[2]_i_7__0_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(4),
      I5 => \A_mantissa[21]_i_12__1_n_0\,
      O => \A_mantissa[24]_i_16__2_n_0\
    );
\A_mantissa[24]_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => A_mantissa60(2),
      O => \A_mantissa[24]_i_17__1_n_0\
    );
\A_mantissa[24]_i_18__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[5]\,
      I1 => \A_mantissa_reg_n_0_[21]\,
      I2 => \A_mantissa[22]_i_7__2_n_0\,
      I3 => \A_mantissa_reg_n_0_[13]\,
      I4 => \A_mantissa[2]_i_8__1_n_0\,
      O => \A_mantissa[24]_i_18__2_n_0\
    );
\A_mantissa[24]_i_19__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => \A_mantissa_reg_n_0_[17]\,
      I2 => \A_mantissa[22]_i_7__2_n_0\,
      I3 => \A_mantissa_reg_n_0_[9]\,
      I4 => \A_mantissa[2]_i_8__1_n_0\,
      O => \A_mantissa[24]_i_19__2_n_0\
    );
\A_mantissa[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003000AA00000000"
    )
        port map (
      I0 => mul_done,
      I1 => \A_mantissa[24]_i_3__2_n_0\,
      I2 => \A_mantissa[24]_i_4__2_n_0\,
      I3 => state(1),
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \A_exp[7]_i_2__0_n_0\,
      O => \A_mantissa[24]_i_1__2_n_0\
    );
\A_mantissa[24]_i_20__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[7]\,
      I1 => \A_mantissa_reg_n_0_[23]\,
      I2 => \A_mantissa[22]_i_7__2_n_0\,
      I3 => \A_mantissa_reg_n_0_[15]\,
      I4 => \A_mantissa[2]_i_8__1_n_0\,
      O => \A_mantissa[24]_i_20__1_n_0\
    );
\A_mantissa[24]_i_21__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[3]\,
      I1 => \A_mantissa_reg_n_0_[19]\,
      I2 => \A_mantissa[22]_i_7__2_n_0\,
      I3 => \A_mantissa_reg_n_0_[11]\,
      I4 => \A_mantissa[2]_i_8__1_n_0\,
      O => \A_mantissa[24]_i_21__1_n_0\
    );
\A_mantissa[24]_i_22__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[6]\,
      I1 => \A_mantissa_reg_n_0_[22]\,
      I2 => \A_mantissa[22]_i_7__2_n_0\,
      I3 => \A_mantissa_reg_n_0_[14]\,
      I4 => \A_mantissa[2]_i_8__1_n_0\,
      O => \A_mantissa[24]_i_22__1_n_0\
    );
\A_mantissa[24]_i_23__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[2]\,
      I1 => \A_mantissa_reg_n_0_[18]\,
      I2 => \A_mantissa[22]_i_7__2_n_0\,
      I3 => \A_mantissa_reg_n_0_[10]\,
      I4 => \A_mantissa[2]_i_8__1_n_0\,
      O => \A_mantissa[24]_i_23__1_n_0\
    );
\A_mantissa[24]_i_24__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFCFCFA0A0C0C"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[0]\,
      I1 => \A_mantissa_reg_n_0_[16]\,
      I2 => \A_mantissa[22]_i_7__2_n_0\,
      I3 => \A_mantissa_reg_n_0_[8]\,
      I4 => \A_mantissa[2]_i_8__1_n_0\,
      I5 => \A_mantissa_reg_n_0_[24]\,
      O => \A_mantissa[24]_i_24__2_n_0\
    );
\A_mantissa[24]_i_25__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[4]\,
      I1 => \A_mantissa_reg_n_0_[20]\,
      I2 => \A_mantissa[22]_i_7__2_n_0\,
      I3 => \A_mantissa_reg_n_0_[12]\,
      I4 => \A_mantissa[2]_i_8__1_n_0\,
      O => \A_mantissa[24]_i_25__2_n_0\
    );
\A_mantissa[24]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040004000F000000"
    )
        port map (
      I0 => \A_mantissa[24]_i_5__1_n_0\,
      I1 => \A_mantissa[24]_i_6__2_n_0\,
      I2 => \A_mantissa[24]_i_7__1_n_0\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \A_mantissa_reg_n_0_[24]\,
      I5 => \A_mantissa[24]_i_8__1_n_0\,
      O => A_mantissa(24)
    );
\A_mantissa[24]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF0002"
    )
        port map (
      I0 => \A_mantissa[24]_i_9__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => \A_mantissa[24]_i_10__1_n_0\,
      I4 => \A_mantissa[0]_i_3__2_n_0\,
      I5 => A_mantissa60(0),
      O => \A_mantissa[24]_i_3__2_n_0\
    );
\A_mantissa[24]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_mantissa11_in,
      I1 => \A_mantissa1_inferred__1/i__carry_n_0\,
      O => \A_mantissa[24]_i_4__2_n_0\
    );
\A_mantissa[24]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD2FFFFFFF"
    )
        port map (
      I0 => \A_mantissa[24]_i_11__1_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(5),
      I3 => A_mantissa60(7),
      I4 => A_mantissa60(6),
      I5 => \A_mantissa_reg[24]_i_12_n_3\,
      O => \A_mantissa[24]_i_5__1_n_0\
    );
\A_mantissa[24]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \A_mantissa[24]_i_13__2_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[24]_i_14__2_n_0\,
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[24]_i_15__1_n_0\,
      O => \A_mantissa[24]_i_6__2_n_0\
    );
\A_mantissa[24]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115555511155554"
    )
        port map (
      I0 => \A_mantissa[24]_i_16__2_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[24]_i_7__1_n_0\
    );
\A_mantissa[24]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440000155555555"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__2_n_0\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa[24]_i_17__1_n_0\,
      I3 => A_mantissa60(0),
      I4 => A_mantissa60(4),
      I5 => \A_mantissa[24]_i_9__0_n_0\,
      O => \A_mantissa[24]_i_8__1_n_0\
    );
\A_mantissa[24]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000780000000"
    )
        port map (
      I0 => \A_mantissa[0]_i_5__0_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(5),
      I3 => A_mantissa60(7),
      I4 => A_mantissa60(6),
      I5 => \A_mantissa_reg[24]_i_12_n_3\,
      O => \A_mantissa[24]_i_9__0_n_0\
    );
\A_mantissa[2]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \A_mantissa[2]_i_11__1_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[2]_i_12__0_n_0\,
      I3 => \A_mantissa[4]_i_10__0_n_0\,
      I4 => \A_mantissa[4]_i_11__0_n_0\,
      I5 => A_mantissa60(1),
      O => \A_mantissa[2]_i_10__1_n_0\
    );
\A_mantissa[2]_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[14]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[6]\,
      O => \A_mantissa[2]_i_11__1_n_0\
    );
\A_mantissa[2]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[10]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[2]\,
      O => \A_mantissa[2]_i_12__0_n_0\
    );
\A_mantissa[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F444F4444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => A_sgn_reg_0(2),
      I2 => \A_mantissa[2]_i_2__2_n_0\,
      I3 => \A_mantissa[2]_i_3__1_n_0\,
      I4 => \A_mantissa[2]_i_4__2_n_0\,
      I5 => \A_mantissa[2]_i_5__2_n_0\,
      O => A_mantissa(2)
    );
\A_mantissa[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFFFFF44444444"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[2]\,
      I1 => \A_mantissa[2]_i_6__1_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(1),
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \A_mantissa[3]_i_4__2_n_0\,
      O => \A_mantissa[2]_i_2__2_n_0\
    );
\A_mantissa[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \A_mantissa[2]_i_7__0_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(0),
      I5 => A_mantissa60(3),
      O => \A_mantissa[2]_i_3__1_n_0\
    );
\A_mantissa[2]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20000000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => \A_mantissa[2]_i_8__1_n_0\,
      I2 => \A_mantissa[2]_i_9__1_n_0\,
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[3]_i_7__0_n_0\,
      O => \A_mantissa[2]_i_4__2_n_0\
    );
\A_mantissa[2]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEEAAA"
    )
        port map (
      I0 => \A_mantissa[2]_i_6__1_n_0\,
      I1 => \A_mantissa[21]_i_12__1_n_0\,
      I2 => \A_mantissa[3]_i_8__1_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[2]_i_10__1_n_0\,
      O => \A_mantissa[2]_i_5__2_n_0\
    );
\A_mantissa[2]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__2_n_0\,
      I1 => \A_mantissa[22]_i_6__2_n_0\,
      I2 => \A_mantissa[22]_i_7__2_n_0\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[4]_i_6__0_n_0\,
      I5 => \A_mantissa[24]_i_9__0_n_0\,
      O => \A_mantissa[2]_i_6__1_n_0\
    );
\A_mantissa[2]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => A_mantissa60(5),
      I1 => A_mantissa60(7),
      I2 => A_mantissa60(6),
      I3 => \A_mantissa_reg[24]_i_12_n_3\,
      O => \A_mantissa[2]_i_7__0_n_0\
    );
\A_mantissa[2]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(1),
      O => \A_mantissa[2]_i_8__1_n_0\
    );
\A_mantissa[2]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A801"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      O => \A_mantissa[2]_i_9__1_n_0\
    );
\A_mantissa[3]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[11]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[19]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[3]\,
      O => \A_mantissa[3]_i_10__0_n_0\
    );
\A_mantissa[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \A_mantissa[3]_i_2__2_n_0\,
      I1 => \A_mantissa[3]_i_3__2_n_0\,
      I2 => \A_mantissa_reg_n_0_[3]\,
      I3 => \A_mantissa[3]_i_4__2_n_0\,
      I4 => \A_mantissa[3]_i_5__2_n_0\,
      I5 => \A_mantissa[3]_i_6__1_n_0\,
      O => A_mantissa(3)
    );
\A_mantissa[3]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(3),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[3]_i_2__2_n_0\
    );
\A_mantissa[3]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \A_mantissa[4]_i_8__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[0]_i_3__2_n_0\,
      O => \A_mantissa[3]_i_3__2_n_0\
    );
\A_mantissa[3]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002008FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[24]_i_16__2_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[3]_i_4__2_n_0\
    );
\A_mantissa[3]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa[3]_i_7__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[4]_i_7__0_n_0\,
      I3 => \A_mantissa[2]_i_3__1_n_0\,
      O => \A_mantissa[3]_i_5__2_n_0\
    );
\A_mantissa[3]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \A_mantissa[21]_i_12__1_n_0\,
      I1 => \A_mantissa[3]_i_8__1_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[4]_i_9__1_n_0\,
      O => \A_mantissa[3]_i_6__1_n_0\
    );
\A_mantissa[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B08000000000000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[0]\,
      I1 => \A_mantissa[22]_i_6__2_n_0\,
      I2 => \A_mantissa[2]_i_8__1_n_0\,
      I3 => \A_mantissa_reg_n_0_[2]\,
      I4 => \A_mantissa[4]_i_6__0_n_0\,
      I5 => \A_mantissa[22]_i_7__2_n_0\,
      O => \A_mantissa[3]_i_7__0_n_0\
    );
\A_mantissa[3]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \A_mantissa[3]_i_9__1_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[3]_i_10__0_n_0\,
      I3 => \A_mantissa[5]_i_9__1_n_0\,
      I4 => A_mantissa60(1),
      O => \A_mantissa[3]_i_8__1_n_0\
    );
\A_mantissa[3]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[7]\,
      O => \A_mantissa[3]_i_9__1_n_0\
    );
\A_mantissa[4]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[16]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[8]\,
      O => \A_mantissa[4]_i_10__0_n_0\
    );
\A_mantissa[4]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[12]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[4]\,
      O => \A_mantissa[4]_i_11__0_n_0\
    );
\A_mantissa[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A3A0A3A0A3A0A0A"
    )
        port map (
      I0 => A_sgn_reg_0(4),
      I1 => \A_mantissa[4]_i_2__2_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \A_mantissa[4]_i_3__2_n_0\,
      I4 => \A_mantissa[4]_i_4__2_n_0\,
      I5 => \A_mantissa[4]_i_5__2_n_0\,
      O => A_mantissa(4)
    );
\A_mantissa[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555510000000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[4]\,
      I1 => \A_mantissa[22]_i_7__2_n_0\,
      I2 => A_mantissa60(4),
      I3 => \A_mantissa[4]_i_6__0_n_0\,
      I4 => \A_mantissa[24]_i_9__0_n_0\,
      I5 => \A_mantissa[0]_i_3__2_n_0\,
      O => \A_mantissa[4]_i_2__2_n_0\
    );
\A_mantissa[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0150000001400000"
    )
        port map (
      I0 => \A_mantissa[24]_i_16__2_n_0\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[4]_i_3__2_n_0\
    );
\A_mantissa[4]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \A_mantissa[5]_i_7__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[4]_i_7__0_n_0\,
      I3 => \A_mantissa[2]_i_3__1_n_0\,
      O => \A_mantissa[4]_i_4__2_n_0\
    );
\A_mantissa[4]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFD55555"
    )
        port map (
      I0 => \A_mantissa[4]_i_8__0_n_0\,
      I1 => \A_mantissa[5]_i_8__1_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[4]_i_9__1_n_0\,
      I4 => \A_mantissa[21]_i_12__1_n_0\,
      O => \A_mantissa[4]_i_5__2_n_0\
    );
\A_mantissa[4]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(0),
      O => \A_mantissa[4]_i_6__0_n_0\
    );
\A_mantissa[4]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B0008000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => \A_mantissa[22]_i_6__2_n_0\,
      I2 => \A_mantissa[4]_i_6__0_n_0\,
      I3 => \A_mantissa[22]_i_7__2_n_0\,
      I4 => \A_mantissa_reg_n_0_[3]\,
      I5 => \A_mantissa[2]_i_8__1_n_0\,
      O => \A_mantissa[4]_i_7__0_n_0\
    );
\A_mantissa[4]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55551555"
    )
        port map (
      I0 => \A_mantissa[0]_i_3__2_n_0\,
      I1 => \A_mantissa[24]_i_9__0_n_0\,
      I2 => \A_mantissa[4]_i_6__0_n_0\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[22]_i_7__2_n_0\,
      O => \A_mantissa[4]_i_8__0_n_0\
    );
\A_mantissa[4]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \A_mantissa[4]_i_10__0_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[4]_i_11__0_n_0\,
      I3 => \A_mantissa[6]_i_9__1_n_0\,
      I4 => A_mantissa60(1),
      O => \A_mantissa[4]_i_9__1_n_0\
    );
\A_mantissa[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAFEAAFEAABA"
    )
        port map (
      I0 => \A_mantissa[5]_i_2__2_n_0\,
      I1 => \A_mantissa[5]_i_3__1_n_0\,
      I2 => \A_mantissa_reg_n_0_[5]\,
      I3 => \A_mantissa[5]_i_4__2_n_0\,
      I4 => \A_mantissa[5]_i_5__1_n_0\,
      I5 => \A_mantissa[5]_i_6__1_n_0\,
      O => A_mantissa(5)
    );
\A_mantissa[5]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(5),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[5]_i_2__2_n_0\
    );
\A_mantissa[5]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABBBA"
    )
        port map (
      I0 => \A_mantissa[8]_i_5__2_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[0]_i_3__2_n_0\,
      O => \A_mantissa[5]_i_3__1_n_0\
    );
\A_mantissa[5]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A0FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[24]_i_16__2_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[5]_i_4__2_n_0\
    );
\A_mantissa[5]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa[5]_i_7__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[6]_i_6__1_n_0\,
      I3 => \A_mantissa[2]_i_3__1_n_0\,
      O => \A_mantissa[5]_i_5__1_n_0\
    );
\A_mantissa[5]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \A_mantissa[5]_i_8__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[6]_i_7__1_n_0\,
      I3 => \A_mantissa[21]_i_12__1_n_0\,
      O => \A_mantissa[5]_i_6__1_n_0\
    );
\A_mantissa[5]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40000000"
    )
        port map (
      I0 => \A_mantissa[2]_i_8__1_n_0\,
      I1 => \A_mantissa_reg_n_0_[2]\,
      I2 => \A_mantissa[4]_i_6__0_n_0\,
      I3 => \A_mantissa[22]_i_7__2_n_0\,
      I4 => \A_mantissa[22]_i_6__2_n_0\,
      I5 => \A_mantissa[7]_i_9__1_n_0\,
      O => \A_mantissa[5]_i_7__1_n_0\
    );
\A_mantissa[5]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[7]_i_10_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[5]_i_9__1_n_0\,
      O => \A_mantissa[5]_i_8__1_n_0\
    );
\A_mantissa[5]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[17]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[9]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[1]_i_6__1_n_0\,
      O => \A_mantissa[5]_i_9__1_n_0\
    );
\A_mantissa[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222E222E222E2222"
    )
        port map (
      I0 => A_sgn_reg_0(6),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      I2 => \A_mantissa[6]_i_2__2_n_0\,
      I3 => \A_mantissa[6]_i_3__2_n_0\,
      I4 => \A_mantissa[6]_i_4__0_n_0\,
      I5 => \A_mantissa[6]_i_5__2_n_0\,
      O => A_mantissa(6)
    );
\A_mantissa[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1114000010140000"
    )
        port map (
      I0 => \A_mantissa[24]_i_16__2_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[6]_i_2__2_n_0\
    );
\A_mantissa[6]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555445"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[6]\,
      I1 => \A_mantissa[0]_i_3__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[8]_i_5__2_n_0\,
      O => \A_mantissa[6]_i_3__2_n_0\
    );
\A_mantissa[6]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \A_mantissa[7]_i_6__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[6]_i_6__1_n_0\,
      I3 => \A_mantissa[2]_i_3__1_n_0\,
      O => \A_mantissa[6]_i_4__0_n_0\
    );
\A_mantissa[6]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_12__1_n_0\,
      I1 => \A_mantissa[7]_i_7__1_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[6]_i_7__1_n_0\,
      I4 => \A_mantissa[6]_i_8__1_n_0\,
      O => \A_mantissa[6]_i_5__2_n_0\
    );
\A_mantissa[6]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => \A_mantissa[4]_i_6__0_n_0\,
      I1 => \A_mantissa[22]_i_7__2_n_0\,
      I2 => \A_mantissa_reg_n_0_[3]\,
      I3 => \A_mantissa[2]_i_8__1_n_0\,
      I4 => \A_mantissa[22]_i_6__2_n_0\,
      I5 => \A_mantissa[8]_i_7__1_n_0\,
      O => \A_mantissa[6]_i_6__1_n_0\
    );
\A_mantissa[6]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[8]_i_9__1_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[6]_i_9__1_n_0\,
      O => \A_mantissa[6]_i_7__1_n_0\
    );
\A_mantissa[6]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DFFFDFDF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => \A_mantissa[22]_i_7__2_n_0\,
      I2 => \A_mantissa[24]_i_9__0_n_0\,
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[22]_i_6__2_n_0\,
      I5 => \A_mantissa[0]_i_3__2_n_0\,
      O => \A_mantissa[6]_i_8__1_n_0\
    );
\A_mantissa[6]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022FFFF30220000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[10]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[2]_i_11__1_n_0\,
      O => \A_mantissa[6]_i_9__1_n_0\
    );
\A_mantissa[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[19]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[11]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[3]_i_9__1_n_0\,
      O => \A_mantissa[7]_i_10_n_0\
    );
\A_mantissa[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222E222E222E2222"
    )
        port map (
      I0 => A_sgn_reg_0(7),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      I2 => \A_mantissa[7]_i_2__2_n_0\,
      I3 => \A_mantissa[7]_i_3__2_n_0\,
      I4 => \A_mantissa[7]_i_4__2_n_0\,
      I5 => \A_mantissa[7]_i_5__1_n_0\,
      O => A_mantissa(7)
    );
\A_mantissa[7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040440"
    )
        port map (
      I0 => \A_mantissa[24]_i_16__2_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(3),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(1),
      O => \A_mantissa[7]_i_2__2_n_0\
    );
\A_mantissa[7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555455"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[7]\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[0]_i_3__2_n_0\,
      I5 => \A_mantissa[8]_i_5__2_n_0\,
      O => \A_mantissa[7]_i_3__2_n_0\
    );
\A_mantissa[7]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEC2320"
    )
        port map (
      I0 => \A_mantissa[8]_i_7__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[10]_i_9__1_n_0\,
      I4 => \A_mantissa[7]_i_6__0_n_0\,
      I5 => \A_mantissa[2]_i_3__1_n_0\,
      O => \A_mantissa[7]_i_4__2_n_0\
    );
\A_mantissa[7]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_12__1_n_0\,
      I1 => \A_mantissa[8]_i_8__1_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[7]_i_7__1_n_0\,
      I4 => \A_mantissa[7]_i_8__1_n_0\,
      O => \A_mantissa[7]_i_5__1_n_0\
    );
\A_mantissa[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[7]_i_9__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[9]_i_9__1_n_0\,
      O => \A_mantissa[7]_i_6__0_n_0\
    );
\A_mantissa[7]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[9]_i_10__1_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[7]_i_10_n_0\,
      O => \A_mantissa[7]_i_7__1_n_0\
    );
\A_mantissa[7]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DF00DF00FF007F"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => \A_mantissa[24]_i_9__0_n_0\,
      I3 => \A_mantissa[0]_i_3__2_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[24]_i_17__1_n_0\,
      O => \A_mantissa[7]_i_8__1_n_0\
    );
\A_mantissa[7]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088F08800"
    )
        port map (
      I0 => \A_mantissa[22]_i_7__2_n_0\,
      I1 => \A_mantissa_reg_n_0_[4]\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[4]_i_6__0_n_0\,
      I4 => \A_mantissa_reg_n_0_[0]\,
      I5 => \A_mantissa[2]_i_8__1_n_0\,
      O => \A_mantissa[7]_i_9__1_n_0\
    );
\A_mantissa[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4F4F44"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => A_sgn_reg_0(8),
      I2 => \A_mantissa[8]_i_2__2_n_0\,
      I3 => \A_mantissa[8]_i_3__2_n_0\,
      I4 => \A_mantissa[8]_i_4__2_n_0\,
      O => A_mantissa(8)
    );
\A_mantissa[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1FFFFFF11111111"
    )
        port map (
      I0 => \A_mantissa[8]_i_5__2_n_0\,
      I1 => \A_mantissa_reg_n_0_[8]\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[8]_i_6__1_n_0\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \A_mantissa[9]_i_3__2_n_0\,
      O => \A_mantissa[8]_i_2__2_n_0\
    );
\A_mantissa[8]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB3BC808"
    )
        port map (
      I0 => \A_mantissa[8]_i_7__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[10]_i_9__1_n_0\,
      I4 => \A_mantissa[9]_i_6__1_n_0\,
      I5 => \A_mantissa[2]_i_3__1_n_0\,
      O => \A_mantissa[8]_i_3__2_n_0\
    );
\A_mantissa[8]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_12__1_n_0\,
      I1 => \A_mantissa[9]_i_7__2_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[8]_i_8__1_n_0\,
      I4 => \A_mantissa[8]_i_5__2_n_0\,
      O => \A_mantissa[8]_i_4__2_n_0\
    );
\A_mantissa[8]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => \A_mantissa[24]_i_9__0_n_0\,
      I1 => \A_mantissa[22]_i_7__2_n_0\,
      I2 => A_mantissa60(4),
      I3 => \A_mantissa[0]_i_3__2_n_0\,
      O => \A_mantissa[8]_i_5__2_n_0\
    );
\A_mantissa[8]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      O => \A_mantissa[8]_i_6__1_n_0\
    );
\A_mantissa[8]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008800F00000"
    )
        port map (
      I0 => \A_mantissa[22]_i_7__2_n_0\,
      I1 => \A_mantissa_reg_n_0_[5]\,
      I2 => \A_mantissa_reg_n_0_[1]\,
      I3 => \A_mantissa[2]_i_8__1_n_0\,
      I4 => A_mantissa60(3),
      I5 => \A_mantissa[4]_i_6__0_n_0\,
      O => \A_mantissa[8]_i_7__1_n_0\
    );
\A_mantissa[8]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \A_mantissa[10]_i_11__1_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[8]_i_9__1_n_0\,
      O => \A_mantissa[8]_i_8__1_n_0\
    );
\A_mantissa[8]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022FFFF30220000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[12]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[4]_i_10__0_n_0\,
      O => \A_mantissa[8]_i_9__1_n_0\
    );
\A_mantissa[9]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[13]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[9]_i_11__1_n_0\,
      O => \A_mantissa[9]_i_10__1_n_0\
    );
\A_mantissa[9]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[17]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[9]\,
      I3 => A_mantissa60(4),
      O => \A_mantissa[9]_i_11__1_n_0\
    );
\A_mantissa[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444F444F4444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => A_sgn_reg_0(9),
      I2 => \A_mantissa[9]_i_2__2_n_0\,
      I3 => \A_mantissa[9]_i_3__2_n_0\,
      I4 => \A_mantissa[9]_i_4__2_n_0\,
      I5 => \A_mantissa[9]_i_5__0_n_0\,
      O => A_mantissa(9)
    );
\A_mantissa[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(6),
      I2 => A_mantissa60(5),
      I3 => A_mantissa60(7),
      I4 => \A_mantissa_reg[24]_i_12_n_3\,
      I5 => \A_mantissa_reg_n_0_[9]\,
      O => \A_mantissa[9]_i_2__2_n_0\
    );
\A_mantissa[9]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57000000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[21]_i_12__1_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[9]_i_3__2_n_0\
    );
\A_mantissa[9]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEC2320"
    )
        port map (
      I0 => \A_mantissa[10]_i_9__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[12]_i_8__1_n_0\,
      I4 => \A_mantissa[9]_i_6__1_n_0\,
      I5 => \A_mantissa[2]_i_3__1_n_0\,
      O => \A_mantissa[9]_i_4__2_n_0\
    );
\A_mantissa[9]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AFEE0000"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => \A_mantissa[9]_i_7__2_n_0\,
      I2 => \A_mantissa[10]_i_10__1_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa_reg[24]_i_12_n_3\,
      I5 => \A_mantissa[9]_i_8__2_n_0\,
      O => \A_mantissa[9]_i_5__0_n_0\
    );
\A_mantissa[9]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[9]_i_9__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[11]_i_10__1_n_0\,
      O => \A_mantissa[9]_i_6__1_n_0\
    );
\A_mantissa[9]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[11]_i_9__1_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[9]_i_10__1_n_0\,
      O => \A_mantissa[9]_i_7__2_n_0\
    );
\A_mantissa[9]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(5),
      I2 => A_mantissa60(6),
      O => \A_mantissa[9]_i_8__2_n_0\
    );
\A_mantissa[9]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088F08800"
    )
        port map (
      I0 => \A_mantissa[22]_i_7__2_n_0\,
      I1 => \A_mantissa_reg_n_0_[6]\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa[4]_i_6__0_n_0\,
      I4 => \A_mantissa_reg_n_0_[2]\,
      I5 => \A_mantissa[2]_i_8__1_n_0\,
      O => \A_mantissa[9]_i_9__1_n_0\
    );
\A_mantissa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__2_n_0\,
      D => A_mantissa(0),
      Q => \A_mantissa_reg_n_0_[0]\,
      R => '0'
    );
\A_mantissa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__2_n_0\,
      D => A_mantissa(10),
      Q => \A_mantissa_reg_n_0_[10]\,
      R => '0'
    );
\A_mantissa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__2_n_0\,
      D => A_mantissa(11),
      Q => \A_mantissa_reg_n_0_[11]\,
      R => '0'
    );
\A_mantissa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__2_n_0\,
      D => A_mantissa(12),
      Q => \A_mantissa_reg_n_0_[12]\,
      R => '0'
    );
\A_mantissa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__2_n_0\,
      D => A_mantissa(13),
      Q => \A_mantissa_reg_n_0_[13]\,
      R => '0'
    );
\A_mantissa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__2_n_0\,
      D => A_mantissa(14),
      Q => \A_mantissa_reg_n_0_[14]\,
      R => '0'
    );
\A_mantissa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__2_n_0\,
      D => A_mantissa(15),
      Q => \A_mantissa_reg_n_0_[15]\,
      R => '0'
    );
\A_mantissa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__2_n_0\,
      D => A_mantissa(16),
      Q => \A_mantissa_reg_n_0_[16]\,
      R => '0'
    );
\A_mantissa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__2_n_0\,
      D => A_mantissa(17),
      Q => \A_mantissa_reg_n_0_[17]\,
      R => '0'
    );
\A_mantissa_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__2_n_0\,
      D => A_mantissa(18),
      Q => \A_mantissa_reg_n_0_[18]\,
      R => '0'
    );
\A_mantissa_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__2_n_0\,
      D => A_mantissa(19),
      Q => \A_mantissa_reg_n_0_[19]\,
      R => '0'
    );
\A_mantissa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__2_n_0\,
      D => A_mantissa(1),
      Q => \A_mantissa_reg_n_0_[1]\,
      R => '0'
    );
\A_mantissa_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__2_n_0\,
      D => A_mantissa(20),
      Q => \A_mantissa_reg_n_0_[20]\,
      R => '0'
    );
\A_mantissa_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__2_n_0\,
      D => A_mantissa(21),
      Q => \A_mantissa_reg_n_0_[21]\,
      R => '0'
    );
\A_mantissa_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__2_n_0\,
      D => A_mantissa(22),
      Q => \A_mantissa_reg_n_0_[22]\,
      R => '0'
    );
\A_mantissa_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \A_mantissa[23]_i_1__2_n_0\,
      Q => \A_mantissa_reg_n_0_[23]\,
      R => '0'
    );
\A_mantissa_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__2_n_0\,
      D => A_mantissa(24),
      Q => \A_mantissa_reg_n_0_[24]\,
      R => '0'
    );
\A_mantissa_reg[24]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \A_mantissa5_carry__0_n_0\,
      CO(3 downto 1) => \NLW_A_mantissa_reg[24]_i_12_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \A_mantissa_reg[24]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_A_mantissa_reg[24]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\A_mantissa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__2_n_0\,
      D => A_mantissa(2),
      Q => \A_mantissa_reg_n_0_[2]\,
      R => '0'
    );
\A_mantissa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__2_n_0\,
      D => A_mantissa(3),
      Q => \A_mantissa_reg_n_0_[3]\,
      R => '0'
    );
\A_mantissa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__2_n_0\,
      D => A_mantissa(4),
      Q => \A_mantissa_reg_n_0_[4]\,
      R => '0'
    );
\A_mantissa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__2_n_0\,
      D => A_mantissa(5),
      Q => \A_mantissa_reg_n_0_[5]\,
      R => '0'
    );
\A_mantissa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__2_n_0\,
      D => A_mantissa(6),
      Q => \A_mantissa_reg_n_0_[6]\,
      R => '0'
    );
\A_mantissa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__2_n_0\,
      D => A_mantissa(7),
      Q => \A_mantissa_reg_n_0_[7]\,
      R => '0'
    );
\A_mantissa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__2_n_0\,
      D => A_mantissa(8),
      Q => \A_mantissa_reg_n_0_[8]\,
      R => '0'
    );
\A_mantissa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__2_n_0\,
      D => A_mantissa(9),
      Q => \A_mantissa_reg_n_0_[9]\,
      R => '0'
    );
A_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(31),
      Q => A_sgn_reg_n_0,
      R => '0'
    );
\B_exp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(14),
      Q => B_exp(0),
      R => '0'
    );
\B_exp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(15),
      Q => B_exp(1),
      R => '0'
    );
\B_exp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(16),
      Q => B_exp(2),
      R => '0'
    );
\B_exp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(17),
      Q => B_exp(3),
      R => '0'
    );
\B_exp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(18),
      Q => B_exp(4),
      R => '0'
    );
\B_exp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(19),
      Q => B_exp(5),
      R => '0'
    );
\B_exp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(20),
      Q => B_exp(6),
      R => '0'
    );
\B_exp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(21),
      Q => B_exp(7),
      R => '0'
    );
B_mantissa5_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => B_mantissa5_carry_n_0,
      CO(2) => B_mantissa5_carry_n_1,
      CO(1) => B_mantissa5_carry_n_2,
      CO(0) => B_mantissa5_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \A_exp__0\(3 downto 0),
      O(3 downto 0) => B_mantissa60(3 downto 0),
      S(3) => \B_mantissa5_carry_i_1__0_n_0\,
      S(2) => \B_mantissa5_carry_i_2__0_n_0\,
      S(1) => \B_mantissa5_carry_i_3__0_n_0\,
      S(0) => \B_mantissa5_carry_i_4__0_n_0\
    );
\B_mantissa5_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => B_mantissa5_carry_n_0,
      CO(3) => \B_mantissa5_carry__0_n_0\,
      CO(2) => \B_mantissa5_carry__0_n_1\,
      CO(1) => \B_mantissa5_carry__0_n_2\,
      CO(0) => \B_mantissa5_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \A_exp__0\(7 downto 4),
      O(3 downto 0) => B_mantissa60(7 downto 4),
      S(3) => \B_mantissa5_carry__0_i_1__0_n_0\,
      S(2) => \B_mantissa5_carry__0_i_2__0_n_0\,
      S(1) => \B_mantissa5_carry__0_i_3__0_n_0\,
      S(0) => \B_mantissa5_carry__0_i_4__0_n_0\
    );
\B_mantissa5_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(7),
      I1 => B_exp(7),
      O => \B_mantissa5_carry__0_i_1__0_n_0\
    );
\B_mantissa5_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(6),
      I1 => B_exp(6),
      O => \B_mantissa5_carry__0_i_2__0_n_0\
    );
\B_mantissa5_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(5),
      I1 => B_exp(5),
      O => \B_mantissa5_carry__0_i_3__0_n_0\
    );
\B_mantissa5_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(4),
      I1 => B_exp(4),
      O => \B_mantissa5_carry__0_i_4__0_n_0\
    );
\B_mantissa5_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(3),
      I1 => B_exp(3),
      O => \B_mantissa5_carry_i_1__0_n_0\
    );
\B_mantissa5_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(2),
      I1 => B_exp(2),
      O => \B_mantissa5_carry_i_2__0_n_0\
    );
\B_mantissa5_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(1),
      I1 => B_exp(1),
      O => \B_mantissa5_carry_i_3__0_n_0\
    );
\B_mantissa5_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(0),
      I1 => B_exp(0),
      O => \B_mantissa5_carry_i_4__0_n_0\
    );
\B_mantissa[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A3A0A3A3A0A0A0A"
    )
        port map (
      I0 => Q(0),
      I1 => \B_mantissa[0]_i_2__2_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa[0]_i_3__0_n_0\,
      I4 => \B_mantissa_reg_n_0_[0]\,
      I5 => \B_mantissa[0]_i_4__1_n_0\,
      O => B_mantissa(0)
    );
\B_mantissa[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      I5 => \B_mantissa[24]_i_13__1_n_0\,
      O => \B_mantissa[0]_i_2__2_n_0\
    );
\B_mantissa[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \B_mantissa_reg[24]_i_16_n_3\,
      I1 => \B_mantissa[21]_i_6__2_n_0\,
      I2 => B_mantissa60(7),
      I3 => B_mantissa60(5),
      I4 => B_mantissa60(6),
      O => \B_mantissa[0]_i_3__0_n_0\
    );
\B_mantissa[0]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa[0]_i_5__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[1]_i_4__2_n_0\,
      I3 => \B_mantissa[17]_i_12__0_n_0\,
      O => \B_mantissa[0]_i_4__1_n_0\
    );
\B_mantissa[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \B_mantissa[2]_i_8__1_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[2]_i_9__1_n_0\,
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[4]_i_12_n_0\,
      I5 => \B_mantissa[0]_i_6_n_0\,
      O => \B_mantissa[0]_i_5__0_n_0\
    );
\B_mantissa[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => \B_mantissa_reg_n_0_[8]\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa_reg_n_0_[16]\,
      I4 => B_mantissa60(4),
      I5 => \B_mantissa_reg_n_0_[0]\,
      O => \B_mantissa[0]_i_6_n_0\
    );
\B_mantissa[10]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5F3"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => \B_mantissa_reg_n_0_[16]\,
      I2 => B_mantissa60(4),
      I3 => B_mantissa60(3),
      O => \B_mantissa[10]_i_10__1_n_0\
    );
\B_mantissa[10]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5F3"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => \B_mantissa_reg_n_0_[10]\,
      I2 => B_mantissa60(4),
      I3 => B_mantissa60(3),
      O => \B_mantissa[10]_i_11__1_n_0\
    );
\B_mantissa[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F4F4F4F"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(7),
      I2 => \B_mantissa[10]_i_2__2_n_0\,
      I3 => \B_mantissa[10]_i_3__2_n_0\,
      I4 => \B_mantissa[10]_i_4__1_n_0\,
      I5 => \B_mantissa[10]_i_5__2_n_0\,
      O => B_mantissa(10)
    );
\B_mantissa[10]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0057FFFF"
    )
        port map (
      I0 => \B_mantissa[12]_i_6__2_n_0\,
      I1 => \B_mantissa[12]_i_7__2_n_0\,
      I2 => \B_mantissa[22]_i_7__2_n_0\,
      I3 => \B_mantissa_reg_n_0_[10]\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \B_mantissa[10]_i_6__1_n_0\,
      O => \B_mantissa[10]_i_2__2_n_0\
    );
\B_mantissa[10]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3B0000C8080000"
    )
        port map (
      I0 => \B_mantissa[10]_i_7__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[12]_i_9__1_n_0\,
      I4 => \B_mantissa[22]_i_9__2_n_0\,
      I5 => \B_mantissa[11]_i_7__2_n_0\,
      O => \B_mantissa[10]_i_3__2_n_0\
    );
\B_mantissa[10]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
        port map (
      I0 => \B_mantissa[12]_i_6__2_n_0\,
      I1 => \B_mantissa[12]_i_7__2_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(1),
      O => \B_mantissa[10]_i_4__1_n_0\
    );
\B_mantissa[10]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B8FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[10]_i_8__1_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[10]_i_9__0_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[11]_i_8__1_n_0\,
      I5 => \B_mantissa[17]_i_12__0_n_0\,
      O => \B_mantissa[10]_i_5__2_n_0\
    );
\B_mantissa[10]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2008888800088888"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__1_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(0),
      O => \B_mantissa[10]_i_6__1_n_0\
    );
\B_mantissa[10]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B080"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \B_mantissa[4]_i_8_n_0\,
      I2 => \B_mantissa[22]_i_5__2_n_0\,
      I3 => \B_mantissa_reg_n_0_[3]\,
      I4 => \B_mantissa[17]_i_15__0_n_0\,
      O => \B_mantissa[10]_i_7__2_n_0\
    );
\B_mantissa[10]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF470000FF47"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[10]_i_10__1_n_0\,
      O => \B_mantissa[10]_i_8__1_n_0\
    );
\B_mantissa[10]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDCFDDFFFF0000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[22]\,
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[10]_i_11__1_n_0\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[10]_i_9__0_n_0\
    );
\B_mantissa[11]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDCFDDFFFF0000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[23]\,
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[11]_i_11__1_n_0\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[11]_i_10__1_n_0\
    );
\B_mantissa[11]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFDD"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[19]\,
      I3 => B_mantissa60(3),
      O => \B_mantissa[11]_i_11__1_n_0\
    );
\B_mantissa[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \B_mantissa_reg[11]_0\,
      I1 => \B_mantissa[11]_i_3__0_n_0\,
      I2 => \B_mantissa_reg_n_0_[11]\,
      I3 => \B_mantissa[11]_i_4__2_n_0\,
      I4 => \B_mantissa[11]_i_5__2_n_0\,
      I5 => \B_mantissa[11]_i_6__1_n_0\,
      O => B_mantissa(11)
    );
\B_mantissa[11]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \B_mantissa[12]_i_6__2_n_0\,
      I1 => \B_mantissa[12]_i_7__2_n_0\,
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(0),
      O => \B_mantissa[11]_i_3__0_n_0\
    );
\B_mantissa[11]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42AA0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[24]_i_13__1_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[11]_i_4__2_n_0\
    );
\B_mantissa[11]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC000023200000"
    )
        port map (
      I0 => \B_mantissa[12]_i_9__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[14]_i_10__1_n_0\,
      I4 => \B_mantissa[22]_i_9__2_n_0\,
      I5 => \B_mantissa[11]_i_7__2_n_0\,
      O => \B_mantissa[11]_i_5__2_n_0\
    );
\B_mantissa[11]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \B_mantissa[11]_i_8__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[12]_i_10__0_n_0\,
      I3 => \B_mantissa[17]_i_12__0_n_0\,
      O => \B_mantissa[11]_i_6__1_n_0\
    );
\B_mantissa[11]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[11]_i_9__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[13]_i_8__1_n_0\,
      O => \B_mantissa[11]_i_7__2_n_0\
    );
\B_mantissa[11]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[13]_i_10__1_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[11]_i_10__1_n_0\,
      O => \B_mantissa[11]_i_8__1_n_0\
    );
\B_mantissa[11]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00A000C000C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => \B_mantissa_reg_n_0_[0]\,
      I2 => \B_mantissa[4]_i_8_n_0\,
      I3 => \B_mantissa[17]_i_15__0_n_0\,
      I4 => \B_mantissa_reg_n_0_[4]\,
      I5 => \B_mantissa[22]_i_5__2_n_0\,
      O => \B_mantissa[11]_i_9__1_n_0\
    );
\B_mantissa[12]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[14]_i_12__1_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[10]_i_8__1_n_0\,
      O => \B_mantissa[12]_i_10__0_n_0\
    );
\B_mantissa[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F444F4444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(8),
      I2 => \B_mantissa[12]_i_2__2_n_0\,
      I3 => \B_mantissa[12]_i_3__2_n_0\,
      I4 => \B_mantissa[12]_i_4__2_n_0\,
      I5 => \B_mantissa[12]_i_5__2_n_0\,
      O => B_mantissa(12)
    );
\B_mantissa[12]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07FF"
    )
        port map (
      I0 => \B_mantissa[12]_i_6__2_n_0\,
      I1 => \B_mantissa[12]_i_7__2_n_0\,
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \B_mantissa[12]_i_8__1_n_0\,
      O => \B_mantissa[12]_i_2__2_n_0\
    );
\B_mantissa[12]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1013FFFF"
    )
        port map (
      I0 => \B_mantissa[13]_i_8__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[15]_i_8__2_n_0\,
      I4 => \B_mantissa[22]_i_9__2_n_0\,
      O => \B_mantissa[12]_i_3__2_n_0\
    );
\B_mantissa[12]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB3B"
    )
        port map (
      I0 => \B_mantissa[12]_i_9__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[14]_i_10__1_n_0\,
      O => \B_mantissa[12]_i_4__2_n_0\
    );
\B_mantissa[12]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202AFFFFFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[17]_i_12__0_n_0\,
      I1 => \B_mantissa[13]_i_9__1_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[12]_i_10__0_n_0\,
      I4 => \B_mantissa[12]_i_7__2_n_0\,
      I5 => \B_mantissa[12]_i_6__2_n_0\,
      O => \B_mantissa[12]_i_5__2_n_0\
    );
\B_mantissa[12]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \B_mantissa[0]_i_3__0_n_0\,
      I1 => \B_mantissa[22]_i_5__2_n_0\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa[24]_i_7__2_n_0\,
      O => \B_mantissa[12]_i_6__2_n_0\
    );
\B_mantissa[12]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBD5F7DFFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(3),
      I5 => \B_mantissa[24]_i_7__2_n_0\,
      O => \B_mantissa[12]_i_7__2_n_0\
    );
\B_mantissa[12]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222A8080222A8000"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__1_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[12]_i_8__1_n_0\
    );
\B_mantissa[12]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00A000C000C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \B_mantissa_reg_n_0_[1]\,
      I2 => \B_mantissa[4]_i_8_n_0\,
      I3 => \B_mantissa[17]_i_15__0_n_0\,
      I4 => \B_mantissa_reg_n_0_[5]\,
      I5 => \B_mantissa[22]_i_5__2_n_0\,
      O => \B_mantissa[12]_i_9__1_n_0\
    );
\B_mantissa[13]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFFFF47FF47"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[13]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[21]\,
      I5 => B_mantissa60(3),
      O => \B_mantissa[13]_i_10__1_n_0\
    );
\B_mantissa[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABABAA"
    )
        port map (
      I0 => \B_mantissa_reg[13]_0\,
      I1 => \B_mantissa[13]_i_3__2_n_0\,
      I2 => \B_mantissa[13]_i_4__2_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[14]_i_5__2_n_0\,
      I5 => \B_mantissa[13]_i_5__2_n_0\,
      O => B_mantissa(13)
    );
\B_mantissa[13]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1FFF1F"
    )
        port map (
      I0 => \B_mantissa[13]_i_6__2_n_0\,
      I1 => \B_mantissa_reg_n_0_[13]\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa[24]_i_13__1_n_0\,
      I4 => \B_mantissa[13]_i_7__1_n_0\,
      O => \B_mantissa[13]_i_3__2_n_0\
    );
\B_mantissa[13]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04C4FFFF"
    )
        port map (
      I0 => \B_mantissa[13]_i_8__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[15]_i_8__2_n_0\,
      I4 => \B_mantissa[22]_i_9__2_n_0\,
      O => \B_mantissa[13]_i_4__2_n_0\
    );
\B_mantissa[13]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D555DDD"
    )
        port map (
      I0 => \B_mantissa[13]_i_6__2_n_0\,
      I1 => \B_mantissa[17]_i_12__0_n_0\,
      I2 => \B_mantissa[14]_i_11__1_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[13]_i_9__1_n_0\,
      O => \B_mantissa[13]_i_5__2_n_0\
    );
\B_mantissa[13]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540000FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[0]_i_3__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(3),
      I5 => \B_mantissa[16]_i_7__1_n_0\,
      O => \B_mantissa[13]_i_6__2_n_0\
    );
\B_mantissa[13]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"99D5"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      O => \B_mantissa[13]_i_7__1_n_0\
    );
\B_mantissa[13]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00A000C000C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => \B_mantissa_reg_n_0_[2]\,
      I2 => \B_mantissa[4]_i_8_n_0\,
      I3 => \B_mantissa[17]_i_15__0_n_0\,
      I4 => \B_mantissa_reg_n_0_[6]\,
      I5 => \B_mantissa[22]_i_5__2_n_0\,
      O => \B_mantissa[13]_i_8__1_n_0\
    );
\B_mantissa[13]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[15]_i_11__1_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[13]_i_10__1_n_0\,
      O => \B_mantissa[13]_i_9__1_n_0\
    );
\B_mantissa[14]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00A000C000C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \B_mantissa_reg_n_0_[3]\,
      I2 => \B_mantissa[4]_i_8_n_0\,
      I3 => \B_mantissa[17]_i_15__0_n_0\,
      I4 => \B_mantissa_reg_n_0_[7]\,
      I5 => \B_mantissa[22]_i_5__2_n_0\,
      O => \B_mantissa[14]_i_10__1_n_0\
    );
\B_mantissa[14]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[16]_i_13__0_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[14]_i_12__1_n_0\,
      O => \B_mantissa[14]_i_11__1_n_0\
    );
\B_mantissa[14]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F5F0FFF3F3"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => \B_mantissa_reg_n_0_[14]\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa_reg_n_0_[22]\,
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(2),
      O => \B_mantissa[14]_i_12__1_n_0\
    );
\B_mantissa[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAAABAB"
    )
        port map (
      I0 => \B_mantissa_reg[14]_0\,
      I1 => \B_mantissa[14]_i_3__2_n_0\,
      I2 => \B_mantissa[14]_i_4__2_n_0\,
      I3 => \B_mantissa[14]_i_5__2_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[14]_i_6__2_n_0\,
      O => B_mantissa(14)
    );
\B_mantissa[14]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1FFFFF11111111"
    )
        port map (
      I0 => \B_mantissa[14]_i_7__2_n_0\,
      I1 => \B_mantissa_reg_n_0_[14]\,
      I2 => \B_mantissa[14]_i_8__2_n_0\,
      I3 => B_mantissa60(0),
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \B_mantissa[14]_i_9__1_n_0\,
      O => \B_mantissa[14]_i_3__2_n_0\
    );
\B_mantissa[14]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1013FFFF"
    )
        port map (
      I0 => \B_mantissa[15]_i_8__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[17]_i_9__1_n_0\,
      I4 => \B_mantissa[22]_i_9__2_n_0\,
      O => \B_mantissa[14]_i_4__2_n_0\
    );
\B_mantissa[14]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[14]_i_10__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[16]_i_8__1_n_0\,
      O => \B_mantissa[14]_i_5__2_n_0\
    );
\B_mantissa[14]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AFFFF"
    )
        port map (
      I0 => \B_mantissa[17]_i_12__0_n_0\,
      I1 => \B_mantissa[15]_i_9__1_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[14]_i_11__1_n_0\,
      I4 => \B_mantissa[14]_i_7__2_n_0\,
      O => \B_mantissa[14]_i_6__2_n_0\
    );
\B_mantissa[14]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020FFFFFF"
    )
        port map (
      I0 => \B_mantissa[22]_i_7__2_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[22]_i_5__2_n_0\,
      I3 => \B_mantissa[22]_i_6__2_n_0\,
      I4 => \B_mantissa[17]_i_12__0_n_0\,
      I5 => \B_mantissa[0]_i_3__0_n_0\,
      O => \B_mantissa[14]_i_7__2_n_0\
    );
\B_mantissa[14]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(3),
      O => \B_mantissa[14]_i_8__2_n_0\
    );
\B_mantissa[14]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666A0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => \B_mantissa[17]_i_12__0_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[14]_i_9__1_n_0\
    );
\B_mantissa[15]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => \B_mantissa[22]_i_5__2_n_0\,
      I2 => \B_mantissa_reg_n_0_[0]\,
      I3 => \B_mantissa[17]_i_15__0_n_0\,
      O => \B_mantissa[15]_i_10__1_n_0\
    );
\B_mantissa[15]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F5F0FFF3F3"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => \B_mantissa_reg_n_0_[15]\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa_reg_n_0_[23]\,
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(2),
      O => \B_mantissa[15]_i_11__1_n_0\
    );
\B_mantissa[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABABAA"
    )
        port map (
      I0 => \B_mantissa_reg[15]_0\,
      I1 => \B_mantissa[15]_i_3__2_n_0\,
      I2 => \B_mantissa[15]_i_4__2_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[15]_i_5__2_n_0\,
      I5 => \B_mantissa[15]_i_6__2_n_0\,
      O => B_mantissa(15)
    );
\B_mantissa[15]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D5D5DFF"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => \B_mantissa[17]_i_12__0_n_0\,
      I2 => \B_mantissa[16]_i_6__2_n_0\,
      I3 => \B_mantissa[15]_i_7__2_n_0\,
      I4 => \B_mantissa_reg_n_0_[15]\,
      O => \B_mantissa[15]_i_3__2_n_0\
    );
\B_mantissa[15]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04C4FFFF"
    )
        port map (
      I0 => \B_mantissa[15]_i_8__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[17]_i_9__1_n_0\,
      I4 => \B_mantissa[22]_i_9__2_n_0\,
      O => \B_mantissa[15]_i_4__2_n_0\
    );
\B_mantissa[15]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[16]_i_8__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[16]_i_9__1_n_0\,
      O => \B_mantissa[15]_i_5__2_n_0\
    );
\B_mantissa[15]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AFFFF"
    )
        port map (
      I0 => \B_mantissa[17]_i_12__0_n_0\,
      I1 => \B_mantissa[16]_i_10__1_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[15]_i_9__1_n_0\,
      I4 => \B_mantissa[15]_i_7__2_n_0\,
      O => \B_mantissa[15]_i_6__2_n_0\
    );
\B_mantissa[15]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A877FFFF"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => \B_mantissa[22]_i_14__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[17]_i_12__0_n_0\,
      I5 => \B_mantissa[0]_i_3__0_n_0\,
      O => \B_mantissa[15]_i_7__2_n_0\
    );
\B_mantissa[15]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => \B_mantissa[22]_i_5__2_n_0\,
      I2 => \B_mantissa_reg_n_0_[4]\,
      I3 => \B_mantissa[17]_i_15__0_n_0\,
      I4 => \B_mantissa[4]_i_8_n_0\,
      I5 => \B_mantissa[15]_i_10__1_n_0\,
      O => \B_mantissa[15]_i_8__2_n_0\
    );
\B_mantissa[15]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[22]_i_15_n_0\,
      I3 => \B_mantissa_reg_n_0_[17]\,
      I4 => B_mantissa60(1),
      I5 => \B_mantissa[15]_i_11__1_n_0\,
      O => \B_mantissa[15]_i_9__1_n_0\
    );
\B_mantissa[16]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FF47FFFF0000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[18]\,
      I3 => \B_mantissa[22]_i_15_n_0\,
      I4 => \B_mantissa[16]_i_13__0_n_0\,
      I5 => B_mantissa60(1),
      O => \B_mantissa[16]_i_10__1_n_0\
    );
\B_mantissa[16]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(0),
      O => \B_mantissa[16]_i_11__1_n_0\
    );
\B_mantissa[16]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \B_mantissa[22]_i_5__2_n_0\,
      I2 => \B_mantissa_reg_n_0_[1]\,
      I3 => \B_mantissa[17]_i_15__0_n_0\,
      O => \B_mantissa[16]_i_12__1_n_0\
    );
\B_mantissa[16]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF55FF33FF0F"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => \B_mantissa_reg_n_0_[24]\,
      I2 => \B_mantissa_reg_n_0_[16]\,
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(2),
      O => \B_mantissa[16]_i_13__0_n_0\
    );
\B_mantissa[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABABAA"
    )
        port map (
      I0 => \B_mantissa_reg[16]_0\,
      I1 => \B_mantissa[16]_i_3__2_n_0\,
      I2 => \B_mantissa[16]_i_4__2_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[17]_i_5__2_n_0\,
      I5 => \B_mantissa[16]_i_5__2_n_0\,
      O => B_mantissa(16)
    );
\B_mantissa[16]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00FFFFDF00DF00"
    )
        port map (
      I0 => \B_mantissa[16]_i_6__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa[17]_i_7__2_n_0\,
      I4 => \B_mantissa_reg_n_0_[16]\,
      I5 => \B_mantissa[16]_i_7__1_n_0\,
      O => \B_mantissa[16]_i_3__2_n_0\
    );
\B_mantissa[16]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04C4FFFF"
    )
        port map (
      I0 => \B_mantissa[16]_i_8__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[16]_i_9__1_n_0\,
      I4 => \B_mantissa[22]_i_9__2_n_0\,
      O => \B_mantissa[16]_i_4__2_n_0\
    );
\B_mantissa[16]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFFFCCCCCCCC"
    )
        port map (
      I0 => \B_mantissa[22]_i_6__2_n_0\,
      I1 => \B_mantissa[0]_i_3__0_n_0\,
      I2 => \B_mantissa[17]_i_13__0_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[16]_i_10__1_n_0\,
      I5 => \B_mantissa[17]_i_12__0_n_0\,
      O => \B_mantissa[16]_i_5__2_n_0\
    );
\B_mantissa[16]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9995"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      O => \B_mantissa[16]_i_6__2_n_0\
    );
\B_mantissa[16]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \B_mantissa_reg[24]_i_16_n_3\,
      I1 => B_mantissa60(6),
      I2 => B_mantissa60(5),
      I3 => B_mantissa60(7),
      I4 => B_mantissa60(4),
      I5 => \B_mantissa[16]_i_11__1_n_0\,
      O => \B_mantissa[16]_i_7__1_n_0\
    );
\B_mantissa[16]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => \B_mantissa[22]_i_5__2_n_0\,
      I2 => \B_mantissa_reg_n_0_[5]\,
      I3 => \B_mantissa[17]_i_15__0_n_0\,
      I4 => \B_mantissa[4]_i_8_n_0\,
      I5 => \B_mantissa[16]_i_12__1_n_0\,
      O => \B_mantissa[16]_i_8__1_n_0\
    );
\B_mantissa[16]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => \B_mantissa[22]_i_5__2_n_0\,
      I2 => \B_mantissa_reg_n_0_[7]\,
      I3 => \B_mantissa[17]_i_15__0_n_0\,
      I4 => \B_mantissa[4]_i_8_n_0\,
      I5 => \B_mantissa[18]_i_7__2_n_0\,
      O => \B_mantissa[16]_i_9__1_n_0\
    );
\B_mantissa[17]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \B_mantissa[22]_i_13__0_n_0\,
      I1 => \B_mantissa[4]_i_8_n_0\,
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => \B_mantissa[22]_i_5__2_n_0\,
      I4 => \B_mantissa_reg_n_0_[4]\,
      I5 => \B_mantissa[17]_i_15__0_n_0\,
      O => \B_mantissa[17]_i_10__1_n_0\
    );
\B_mantissa[17]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[20]\,
      I3 => \B_mantissa[22]_i_15_n_0\,
      I4 => B_mantissa60(1),
      I5 => \B_mantissa[17]_i_17__1_n_0\,
      O => \B_mantissa[17]_i_11__1_n_0\
    );
\B_mantissa[17]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \B_mantissa_reg[24]_i_16_n_3\,
      I1 => B_mantissa60(6),
      I2 => B_mantissa60(5),
      I3 => B_mantissa60(7),
      O => \B_mantissa[17]_i_12__0_n_0\
    );
\B_mantissa[17]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FF47FFFF0000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[19]\,
      I3 => \B_mantissa[22]_i_15_n_0\,
      I4 => \B_mantissa[17]_i_18__1_n_0\,
      I5 => B_mantissa60(1),
      O => \B_mantissa[17]_i_13__0_n_0\
    );
\B_mantissa[17]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \B_mantissa_reg[24]_i_16_n_3\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(4),
      I3 => \B_mantissa[17]_i_8_n_0\,
      O => \B_mantissa[17]_i_14__0_n_0\
    );
\B_mantissa[17]_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(0),
      I4 => B_mantissa60(3),
      O => \B_mantissa[17]_i_15__0_n_0\
    );
\B_mantissa[17]_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => \B_mantissa[22]_i_5__2_n_0\,
      I2 => \B_mantissa_reg_n_0_[2]\,
      I3 => \B_mantissa[17]_i_15__0_n_0\,
      O => \B_mantissa[17]_i_16__1_n_0\
    );
\B_mantissa[17]_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[18]\,
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(3),
      O => \B_mantissa[17]_i_17__1_n_0\
    );
\B_mantissa[17]_i_18__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(4),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa_reg_n_0_[17]\,
      O => \B_mantissa[17]_i_18__1_n_0\
    );
\B_mantissa[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAAABAB"
    )
        port map (
      I0 => \B_mantissa_reg[17]_0\,
      I1 => \B_mantissa[17]_i_3__2_n_0\,
      I2 => \B_mantissa[17]_i_4__2_n_0\,
      I3 => \B_mantissa[17]_i_5__2_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[17]_i_6__1_n_0\,
      O => B_mantissa(17)
    );
\B_mantissa[17]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAABABABABA"
    )
        port map (
      I0 => \B_mantissa[17]_i_7__2_n_0\,
      I1 => \B_mantissa_reg_n_0_[17]\,
      I2 => \B_mantissa_reg[24]_i_16_n_3\,
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      I5 => \B_mantissa[17]_i_8_n_0\,
      O => \B_mantissa[17]_i_3__2_n_0\
    );
\B_mantissa[17]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \B_mantissa[18]_i_5__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[22]_i_9__2_n_0\,
      O => \B_mantissa[17]_i_4__2_n_0\
    );
\B_mantissa[17]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[17]_i_9__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[17]_i_10__1_n_0\,
      O => \B_mantissa[17]_i_5__2_n_0\
    );
\B_mantissa[17]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80B0"
    )
        port map (
      I0 => \B_mantissa[17]_i_11__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[17]_i_12__0_n_0\,
      I3 => \B_mantissa[17]_i_13__0_n_0\,
      I4 => \B_mantissa[17]_i_14__0_n_0\,
      O => \B_mantissa[17]_i_6__1_n_0\
    );
\B_mantissa[17]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666E0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => \B_mantissa[17]_i_12__0_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[17]_i_7__2_n_0\
    );
\B_mantissa[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010100010101"
    )
        port map (
      I0 => B_mantissa60(6),
      I1 => B_mantissa60(5),
      I2 => B_mantissa60(7),
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(3),
      I5 => \B_mantissa[24]_i_14__1_n_0\,
      O => \B_mantissa[17]_i_8_n_0\
    );
\B_mantissa[17]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => \B_mantissa[22]_i_5__2_n_0\,
      I2 => \B_mantissa_reg_n_0_[6]\,
      I3 => \B_mantissa[17]_i_15__0_n_0\,
      I4 => \B_mantissa[4]_i_8_n_0\,
      I5 => \B_mantissa[17]_i_16__1_n_0\,
      O => \B_mantissa[17]_i_9__1_n_0\
    );
\B_mantissa[18]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A0A0A"
    )
        port map (
      I0 => Q(9),
      I1 => \B_mantissa[18]_i_2__2_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa[18]_i_3__2_n_0\,
      I4 => \B_mantissa[18]_i_4__2_n_0\,
      O => B_mantissa(18)
    );
\B_mantissa[18]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555445"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => \B_mantissa[22]_i_6__2_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[0]_i_3__0_n_0\,
      I5 => \B_mantissa[20]_i_2__2_n_0\,
      O => \B_mantissa[18]_i_2__2_n_0\
    );
\B_mantissa[18]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAA8002AAAA00"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__1_n_0\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[18]_i_3__2_n_0\
    );
\B_mantissa[18]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \B_mantissa[18]_i_5__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[22]_i_9__2_n_0\,
      I3 => \B_mantissa[19]_i_5__2_n_0\,
      I4 => \B_mantissa[18]_i_6__2_n_0\,
      O => \B_mantissa[18]_i_4__2_n_0\
    );
\B_mantissa[18]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[22]_i_12__0_n_0\,
      I1 => \B_mantissa[18]_i_7__2_n_0\,
      I2 => \B_mantissa[22]_i_7__2_n_0\,
      I3 => \B_mantissa[24]_i_22__1_n_0\,
      I4 => \B_mantissa[4]_i_8_n_0\,
      I5 => \B_mantissa[20]_i_10__0_n_0\,
      O => \B_mantissa[18]_i_5__2_n_0\
    );
\B_mantissa[18]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFD55555"
    )
        port map (
      I0 => \B_mantissa[18]_i_8__2_n_0\,
      I1 => \B_mantissa[19]_i_8__2_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[17]_i_11__1_n_0\,
      I4 => \B_mantissa[17]_i_12__0_n_0\,
      O => \B_mantissa[18]_i_6__2_n_0\
    );
\B_mantissa[18]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \B_mantissa[22]_i_5__2_n_0\,
      I2 => \B_mantissa_reg_n_0_[3]\,
      I3 => \B_mantissa[17]_i_15__0_n_0\,
      O => \B_mantissa[18]_i_7__2_n_0\
    );
\B_mantissa[18]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0FFF0E0F0ECF"
    )
        port map (
      I0 => \B_mantissa[24]_i_25__1_n_0\,
      I1 => \B_mantissa[20]_i_5__2_n_0\,
      I2 => \B_mantissa_reg[24]_i_16_n_3\,
      I3 => \B_mantissa[21]_i_6__2_n_0\,
      I4 => \B_mantissa[24]_i_15__2_n_0\,
      I5 => \B_mantissa[18]_i_9__2_n_0\,
      O => \B_mantissa[18]_i_8__2_n_0\
    );
\B_mantissa[18]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2814"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(4),
      O => \B_mantissa[18]_i_9__2_n_0\
    );
\B_mantissa[19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFF444444444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(10),
      I2 => \B_mantissa[19]_i_2__2_n_0\,
      I3 => \B_mantissa_reg_n_0_[19]\,
      I4 => \B_mantissa[19]_i_3__2_n_0\,
      I5 => \B_mantissa[19]_i_4__2_n_0\,
      O => B_mantissa(19)
    );
\B_mantissa[19]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \B_mantissa[20]_i_2__2_n_0\,
      I1 => \B_mantissa[0]_i_3__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[22]_i_6__2_n_0\,
      O => \B_mantissa[19]_i_2__2_n_0\
    );
\B_mantissa[19]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"766E0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[24]_i_13__1_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[19]_i_3__2_n_0\
    );
\B_mantissa[19]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E020FFFFFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[20]_i_8__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[22]_i_9__2_n_0\,
      I3 => \B_mantissa[19]_i_5__2_n_0\,
      I4 => \B_mantissa[19]_i_6__2_n_0\,
      I5 => \B_mantissa[19]_i_2__2_n_0\,
      O => \B_mantissa[19]_i_4__2_n_0\
    );
\B_mantissa[19]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[22]_i_13__0_n_0\,
      I1 => \B_mantissa[19]_i_7__2_n_0\,
      I2 => \B_mantissa[22]_i_7__2_n_0\,
      I3 => \B_mantissa[24]_i_20__1_n_0\,
      I4 => \B_mantissa[4]_i_8_n_0\,
      I5 => \B_mantissa[21]_i_9__0_n_0\,
      O => \B_mantissa[19]_i_5__2_n_0\
    );
\B_mantissa[19]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"775F"
    )
        port map (
      I0 => \B_mantissa[17]_i_12__0_n_0\,
      I1 => \B_mantissa[20]_i_11__0_n_0\,
      I2 => \B_mantissa[19]_i_8__2_n_0\,
      I3 => B_mantissa60(0),
      O => \B_mantissa[19]_i_6__2_n_0\
    );
\B_mantissa[19]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => \B_mantissa[22]_i_5__2_n_0\,
      I2 => \B_mantissa_reg_n_0_[4]\,
      I3 => \B_mantissa[17]_i_15__0_n_0\,
      O => \B_mantissa[19]_i_7__2_n_0\
    );
\B_mantissa[19]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa_reg_n_0_[23]\,
      I3 => B_mantissa60(2),
      I4 => \B_mantissa_reg_n_0_[19]\,
      I5 => \B_mantissa[22]_i_15_n_0\,
      O => \B_mantissa[19]_i_8__2_n_0\
    );
\B_mantissa[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F444444FFF4"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(1),
      I2 => \B_mantissa[24]_i_3__1_n_0\,
      I3 => \B_mantissa_reg_n_0_[1]\,
      I4 => \B_mantissa[1]_i_2__2_n_0\,
      I5 => \B_mantissa[1]_i_3__1_n_0\,
      O => B_mantissa(1)
    );
\B_mantissa[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[24]_i_13__1_n_0\,
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(3),
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[1]_i_2__2_n_0\
    );
\B_mantissa[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757F0000757F757F"
    )
        port map (
      I0 => \B_mantissa[17]_i_12__0_n_0\,
      I1 => \B_mantissa[2]_i_6__1_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[1]_i_4__2_n_0\,
      I4 => \B_mantissa[1]_i_5__0_n_0\,
      I5 => \B_mantissa[22]_i_9__2_n_0\,
      O => \B_mantissa[1]_i_3__1_n_0\
    );
\B_mantissa[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \B_mantissa[3]_i_8_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[3]_i_9__1_n_0\,
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[1]_i_6__1_n_0\,
      I5 => \B_mantissa[1]_i_7__1_n_0\,
      O => \B_mantissa[1]_i_4__2_n_0\
    );
\B_mantissa[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7CFF7FFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[17]_i_15__0_n_0\,
      I4 => \B_mantissa_reg_n_0_[1]\,
      I5 => \B_mantissa[1]_i_8__0_n_0\,
      O => \B_mantissa[1]_i_5__0_n_0\
    );
\B_mantissa[1]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[21]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[5]\,
      O => \B_mantissa[1]_i_6__1_n_0\
    );
\B_mantissa[1]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[17]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[1]\,
      O => \B_mantissa[1]_i_7__1_n_0\
    );
\B_mantissa[1]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A801"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      O => \B_mantissa[1]_i_8__0_n_0\
    );
\B_mantissa[20]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => \B_mantissa[22]_i_5__2_n_0\,
      I2 => \B_mantissa_reg_n_0_[5]\,
      I3 => \B_mantissa[17]_i_15__0_n_0\,
      O => \B_mantissa[20]_i_10__0_n_0\
    );
\B_mantissa[20]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa_reg_n_0_[24]\,
      I3 => B_mantissa60(2),
      I4 => \B_mantissa_reg_n_0_[20]\,
      I5 => \B_mantissa[22]_i_15_n_0\,
      O => \B_mantissa[20]_i_11__0_n_0\
    );
\B_mantissa[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFF444444444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(11),
      I2 => \B_mantissa[20]_i_2__2_n_0\,
      I3 => \B_mantissa_reg_n_0_[20]\,
      I4 => \B_mantissa[20]_i_3__2_n_0\,
      I5 => \B_mantissa[20]_i_4__2_n_0\,
      O => B_mantissa(20)
    );
\B_mantissa[20]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002BFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[20]_i_5__2_n_0\,
      I1 => \B_mantissa[21]_i_6__2_n_0\,
      I2 => B_mantissa60(5),
      I3 => B_mantissa60(7),
      I4 => B_mantissa60(6),
      I5 => \B_mantissa_reg[24]_i_16_n_3\,
      O => \B_mantissa[20]_i_2__2_n_0\
    );
\B_mantissa[20]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0F2FAF"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__1_n_0\,
      I1 => \B_mantissa[20]_i_6__2_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[20]_i_7__2_n_0\,
      O => \B_mantissa[20]_i_3__2_n_0\
    );
\B_mantissa[20]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \B_mantissa[20]_i_8__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[22]_i_9__2_n_0\,
      I3 => \B_mantissa[21]_i_7__2_n_0\,
      I4 => \B_mantissa[20]_i_9__2_n_0\,
      O => \B_mantissa[20]_i_4__2_n_0\
    );
\B_mantissa[20]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88998991"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(0),
      O => \B_mantissa[20]_i_5__2_n_0\
    );
\B_mantissa[20]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A805"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      O => \B_mantissa[20]_i_6__2_n_0\
    );
\B_mantissa[20]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8991"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      O => \B_mantissa[20]_i_7__2_n_0\
    );
\B_mantissa[20]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[24]_i_22__1_n_0\,
      I1 => \B_mantissa[20]_i_10__0_n_0\,
      I2 => \B_mantissa[22]_i_7__2_n_0\,
      I3 => \B_mantissa[24]_i_24__1_n_0\,
      I4 => \B_mantissa[4]_i_8_n_0\,
      I5 => \B_mantissa[22]_i_12__0_n_0\,
      O => \B_mantissa[20]_i_8__2_n_0\
    );
\B_mantissa[20]_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD755555"
    )
        port map (
      I0 => \B_mantissa[20]_i_2__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[20]_i_11__0_n_0\,
      I3 => \B_mantissa[21]_i_10__1_n_0\,
      I4 => \B_mantissa[17]_i_12__0_n_0\,
      O => \B_mantissa[20]_i_9__2_n_0\
    );
\B_mantissa[21]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => \B_mantissa_reg_n_0_[21]\,
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(4),
      O => \B_mantissa[21]_i_10__1_n_0\
    );
\B_mantissa[21]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAFCAA00AA00AA"
    )
        port map (
      I0 => Q(12),
      I1 => \B_mantissa[21]_i_2__2_n_0\,
      I2 => \B_mantissa_reg_n_0_[21]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \B_mantissa[21]_i_3__0_n_0\,
      I5 => \B_mantissa[21]_i_4_n_0\,
      O => B_mantissa(21)
    );
\B_mantissa[21]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002BFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[21]_i_5__2_n_0\,
      I1 => \B_mantissa[21]_i_6__2_n_0\,
      I2 => B_mantissa60(5),
      I3 => B_mantissa60(7),
      I4 => B_mantissa60(6),
      I5 => \B_mantissa_reg[24]_i_16_n_3\,
      O => \B_mantissa[21]_i_2__2_n_0\
    );
\B_mantissa[21]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AA8A8"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__1_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      O => \B_mantissa[21]_i_3__0_n_0\
    );
\B_mantissa[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \B_mantissa[21]_i_7__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[22]_i_9__2_n_0\,
      I3 => \B_mantissa[22]_i_8__0_n_0\,
      I4 => \B_mantissa[21]_i_8__1_n_0\,
      O => \B_mantissa[21]_i_4_n_0\
    );
\B_mantissa[21]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC80033"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(3),
      O => \B_mantissa[21]_i_5__2_n_0\
    );
\B_mantissa[21]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      O => \B_mantissa[21]_i_6__2_n_0\
    );
\B_mantissa[21]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[24]_i_20__1_n_0\,
      I1 => \B_mantissa[21]_i_9__0_n_0\,
      I2 => \B_mantissa[22]_i_7__2_n_0\,
      I3 => \B_mantissa[24]_i_18__1_n_0\,
      I4 => \B_mantissa[4]_i_8_n_0\,
      I5 => \B_mantissa[22]_i_13__0_n_0\,
      O => \B_mantissa[21]_i_7__2_n_0\
    );
\B_mantissa[21]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E400FFFF"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => \B_mantissa[21]_i_10__1_n_0\,
      I2 => \B_mantissa[22]_i_16_n_0\,
      I3 => \B_mantissa[17]_i_12__0_n_0\,
      I4 => \B_mantissa[21]_i_2__2_n_0\,
      O => \B_mantissa[21]_i_8__1_n_0\
    );
\B_mantissa[21]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => \B_mantissa[22]_i_5__2_n_0\,
      I2 => \B_mantissa_reg_n_0_[6]\,
      I3 => \B_mantissa[17]_i_15__0_n_0\,
      O => \B_mantissa[21]_i_9__0_n_0\
    );
\B_mantissa[22]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[24]_i_18__1_n_0\,
      I1 => \B_mantissa[22]_i_13__0_n_0\,
      I2 => \B_mantissa[22]_i_7__2_n_0\,
      I3 => \B_mantissa[24]_i_19__1_n_0\,
      I4 => \B_mantissa[4]_i_8_n_0\,
      I5 => \B_mantissa[24]_i_20__1_n_0\,
      O => \B_mantissa[22]_i_10__2_n_0\
    );
\B_mantissa[22]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8CCFBFFFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[22]_i_14__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[22]_i_15_n_0\,
      I3 => \B_mantissa_reg_n_0_[23]\,
      I4 => \B_mantissa[22]_i_16_n_0\,
      I5 => \B_mantissa[17]_i_12__0_n_0\,
      O => \B_mantissa[22]_i_11__1_n_0\
    );
\B_mantissa[22]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => \B_mantissa[22]_i_5__2_n_0\,
      I2 => \B_mantissa_reg_n_0_[7]\,
      I3 => \B_mantissa[17]_i_15__0_n_0\,
      O => \B_mantissa[22]_i_12__0_n_0\
    );
\B_mantissa[22]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => \B_mantissa_reg_n_0_[16]\,
      I2 => \B_mantissa[22]_i_5__2_n_0\,
      I3 => \B_mantissa_reg_n_0_[8]\,
      I4 => \B_mantissa[17]_i_15__0_n_0\,
      O => \B_mantissa[22]_i_13__0_n_0\
    );
\B_mantissa[22]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => B_mantissa60(2),
      O => \B_mantissa[22]_i_14__0_n_0\
    );
\B_mantissa[22]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(4),
      O => \B_mantissa[22]_i_15_n_0\
    );
\B_mantissa[22]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000B0008"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[22]\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[22]_i_16_n_0\
    );
\B_mantissa[22]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAFCAA00AA00AA"
    )
        port map (
      I0 => Q(13),
      I1 => \B_mantissa[22]_i_2__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[22]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \B_mantissa[22]_i_3__2_n_0\,
      I5 => \B_mantissa[22]_i_4__2_n_0\,
      O => B_mantissa(22)
    );
\B_mantissa[22]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050D050D050F050D"
    )
        port map (
      I0 => \B_mantissa[24]_i_7__2_n_0\,
      I1 => \B_mantissa[22]_i_5__2_n_0\,
      I2 => \B_mantissa[0]_i_3__0_n_0\,
      I3 => \B_mantissa[22]_i_6__2_n_0\,
      I4 => \B_mantissa[22]_i_7__2_n_0\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[22]_i_2__1_n_0\
    );
\B_mantissa[22]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0AAAAAAAA8A0"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(4),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(2),
      I5 => B_mantissa60(3),
      O => \B_mantissa[22]_i_3__2_n_0\
    );
\B_mantissa[22]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[22]_i_8__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[22]_i_9__2_n_0\,
      I3 => \B_mantissa[22]_i_10__2_n_0\,
      I4 => \B_mantissa[22]_i_11__1_n_0\,
      I5 => \B_mantissa[22]_i_2__1_n_0\,
      O => \B_mantissa[22]_i_4__2_n_0\
    );
\B_mantissa[22]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(0),
      O => \B_mantissa[22]_i_5__2_n_0\
    );
\B_mantissa[22]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAAA"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(3),
      O => \B_mantissa[22]_i_6__2_n_0\
    );
\B_mantissa[22]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(1),
      O => \B_mantissa[22]_i_7__2_n_0\
    );
\B_mantissa[22]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[24]_i_24__1_n_0\,
      I1 => \B_mantissa[22]_i_12__0_n_0\,
      I2 => \B_mantissa[22]_i_7__2_n_0\,
      I3 => \B_mantissa[24]_i_21__1_n_0\,
      I4 => \B_mantissa[4]_i_8_n_0\,
      I5 => \B_mantissa[24]_i_22__1_n_0\,
      O => \B_mantissa[22]_i_8__0_n_0\
    );
\B_mantissa[22]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \B_mantissa[24]_i_25__1_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(0),
      I4 => B_mantissa60(2),
      I5 => B_mantissa60(1),
      O => \B_mantissa[22]_i_9__2_n_0\
    );
\B_mantissa[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3200FFFFAAAAAAAA"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => \B_mantissa[23]_i_2__1_n_0\,
      I2 => \B_mantissa[23]_i_3__2_n_0\,
      I3 => \B_mantissa[23]_i_4__2_n_0\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \B_mantissa[24]_i_1__2_n_0\,
      O => \B_mantissa[23]_i_1__2_n_0\
    );
\B_mantissa[23]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AAAA8"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__1_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      O => \B_mantissa[23]_i_2__1_n_0\
    );
\B_mantissa[23]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4445444155555555"
    )
        port map (
      I0 => \B_mantissa[16]_i_7__1_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[24]_i_7__2_n_0\,
      O => \B_mantissa[23]_i_3__2_n_0\
    );
\B_mantissa[23]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E020FFFFFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_12__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[22]_i_9__2_n_0\,
      I3 => \B_mantissa[22]_i_10__2_n_0\,
      I4 => \B_mantissa[23]_i_3__2_n_0\,
      I5 => \B_mantissa[23]_i_5__2_n_0\,
      O => \B_mantissa[23]_i_4__2_n_0\
    );
\B_mantissa[23]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFBFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[22]_i_15_n_0\,
      I1 => \B_mantissa_reg_n_0_[23]\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[22]_i_14__0_n_0\,
      I4 => \B_mantissa_reg_n_0_[24]\,
      I5 => \B_mantissa[17]_i_12__0_n_0\,
      O => \B_mantissa[23]_i_5__2_n_0\
    );
\B_mantissa[24]_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10110001"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => \B_mantissa[24]_i_17__1_n_0\,
      I4 => \B_mantissa[24]_i_18__1_n_0\,
      O => \B_mantissa[24]_i_10__2_n_0\
    );
\B_mantissa[24]_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => \B_mantissa[24]_i_19__1_n_0\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[24]_i_20__1_n_0\,
      O => \B_mantissa[24]_i_11__2_n_0\
    );
\B_mantissa[24]_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[24]_i_21__1_n_0\,
      I1 => \B_mantissa[24]_i_22__1_n_0\,
      I2 => \B_mantissa[22]_i_7__2_n_0\,
      I3 => \B_mantissa[24]_i_23__0_n_0\,
      I4 => \B_mantissa[4]_i_8_n_0\,
      I5 => \B_mantissa[24]_i_24__1_n_0\,
      O => \B_mantissa[24]_i_12__2_n_0\
    );
\B_mantissa[24]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFF44400000"
    )
        port map (
      I0 => \B_mantissa[24]_i_25__1_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(4),
      I5 => \B_mantissa[17]_i_12__0_n_0\,
      O => \B_mantissa[24]_i_13__1_n_0\
    );
\B_mantissa[24]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      O => \B_mantissa[24]_i_14__1_n_0\
    );
\B_mantissa[24]_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(5),
      I2 => B_mantissa60(6),
      O => \B_mantissa[24]_i_15__2_n_0\
    );
\B_mantissa[24]_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => \B_mantissa_reg_n_0_[24]\,
      I2 => \B_mantissa[22]_i_5__2_n_0\,
      I3 => \B_mantissa_reg_n_0_[0]\,
      I4 => \B_mantissa[17]_i_15__0_n_0\,
      I5 => \B_mantissa_reg_n_0_[16]\,
      O => \B_mantissa[24]_i_17__1_n_0\
    );
\B_mantissa[24]_i_18__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => \B_mantissa_reg_n_0_[20]\,
      I2 => \B_mantissa[22]_i_5__2_n_0\,
      I3 => \B_mantissa_reg_n_0_[12]\,
      I4 => \B_mantissa[17]_i_15__0_n_0\,
      O => \B_mantissa[24]_i_18__1_n_0\
    );
\B_mantissa[24]_i_19__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => \B_mantissa_reg_n_0_[22]\,
      I2 => \B_mantissa[22]_i_5__2_n_0\,
      I3 => \B_mantissa_reg_n_0_[14]\,
      I4 => \B_mantissa[17]_i_15__0_n_0\,
      O => \B_mantissa[24]_i_19__1_n_0\
    );
\B_mantissa[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C000AA00"
    )
        port map (
      I0 => mul_done,
      I1 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I2 => \B_mantissa[24]_i_3__1_n_0\,
      I3 => \A_exp[7]_i_2__0_n_0\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => state(1),
      O => \B_mantissa[24]_i_1__2_n_0\
    );
\B_mantissa[24]_i_20__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => \B_mantissa_reg_n_0_[18]\,
      I2 => \B_mantissa[22]_i_5__2_n_0\,
      I3 => \B_mantissa_reg_n_0_[10]\,
      I4 => \B_mantissa[17]_i_15__0_n_0\,
      O => \B_mantissa[24]_i_20__1_n_0\
    );
\B_mantissa[24]_i_21__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \B_mantissa_reg_n_0_[21]\,
      I2 => \B_mantissa[22]_i_5__2_n_0\,
      I3 => \B_mantissa_reg_n_0_[13]\,
      I4 => \B_mantissa[17]_i_15__0_n_0\,
      O => \B_mantissa[24]_i_21__1_n_0\
    );
\B_mantissa[24]_i_22__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \B_mantissa_reg_n_0_[17]\,
      I2 => \B_mantissa[22]_i_5__2_n_0\,
      I3 => \B_mantissa_reg_n_0_[9]\,
      I4 => \B_mantissa[17]_i_15__0_n_0\,
      O => \B_mantissa[24]_i_22__1_n_0\
    );
\B_mantissa[24]_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \B_mantissa_reg_n_0_[23]\,
      I2 => \B_mantissa[22]_i_5__2_n_0\,
      I3 => \B_mantissa_reg_n_0_[15]\,
      I4 => \B_mantissa[17]_i_15__0_n_0\,
      O => \B_mantissa[24]_i_23__0_n_0\
    );
\B_mantissa[24]_i_24__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \B_mantissa_reg_n_0_[19]\,
      I2 => \B_mantissa[22]_i_5__2_n_0\,
      I3 => \B_mantissa_reg_n_0_[11]\,
      I4 => \B_mantissa[17]_i_15__0_n_0\,
      O => \B_mantissa[24]_i_24__1_n_0\
    );
\B_mantissa[24]_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => B_mantissa60(5),
      I1 => B_mantissa60(7),
      I2 => B_mantissa60(6),
      I3 => \B_mantissa_reg[24]_i_16_n_3\,
      O => \B_mantissa[24]_i_25__1_n_0\
    );
\B_mantissa[24]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10103000"
    )
        port map (
      I0 => \B_mantissa[24]_i_4__1_n_0\,
      I1 => \B_mantissa[24]_i_5__2_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa_reg_n_0_[24]\,
      I4 => \B_mantissa[24]_i_6__3_n_0\,
      O => B_mantissa(24)
    );
\B_mantissa[24]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF7FFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_7__2_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[24]_i_8__2_n_0\,
      I5 => \B_mantissa[0]_i_3__0_n_0\,
      O => \B_mantissa[24]_i_3__1_n_0\
    );
\B_mantissa[24]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABBBBBBBABBB"
    )
        port map (
      I0 => \B_mantissa[24]_i_9__1_n_0\,
      I1 => \B_mantissa[24]_i_10__2_n_0\,
      I2 => \B_mantissa[24]_i_11__2_n_0\,
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[24]_i_12__2_n_0\,
      O => \B_mantissa[24]_i_4__1_n_0\
    );
\B_mantissa[24]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222AAAAA222AAAA8"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__1_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[24]_i_5__2_n_0\
    );
\B_mantissa[24]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFF"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => \B_mantissa[24]_i_14__1_n_0\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa[24]_i_15__2_n_0\,
      I4 => \B_mantissa_reg[24]_i_16_n_3\,
      O => \B_mantissa[24]_i_6__3_n_0\
    );
\B_mantissa[24]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00018000"
    )
        port map (
      I0 => \B_mantissa[21]_i_6__2_n_0\,
      I1 => B_mantissa60(5),
      I2 => B_mantissa60(7),
      I3 => B_mantissa60(6),
      I4 => \B_mantissa_reg[24]_i_16_n_3\,
      O => \B_mantissa[24]_i_7__2_n_0\
    );
\B_mantissa[24]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01C8"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(3),
      O => \B_mantissa[24]_i_8__2_n_0\
    );
\B_mantissa[24]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD2FFFFFFF"
    )
        port map (
      I0 => \B_mantissa[8]_i_6__1_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(5),
      I3 => B_mantissa60(7),
      I4 => B_mantissa60(6),
      I5 => \B_mantissa_reg[24]_i_16_n_3\,
      O => \B_mantissa[24]_i_9__1_n_0\
    );
\B_mantissa[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4444444444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(2),
      I2 => \B_mantissa[2]_i_2__1_n_0\,
      I3 => \B_mantissa[2]_i_3__2_n_0\,
      I4 => \B_mantissa_reg_n_0_[2]\,
      I5 => \B_mantissa[2]_i_4__2_n_0\,
      O => B_mantissa(2)
    );
\B_mantissa[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F4F0F4F"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => \B_mantissa[7]_i_3__2_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(0),
      O => \B_mantissa[2]_i_2__1_n_0\
    );
\B_mantissa[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545555555555555"
    )
        port map (
      I0 => \B_mantissa[0]_i_3__0_n_0\,
      I1 => \B_mantissa[22]_i_5__2_n_0\,
      I2 => \B_mantissa[4]_i_8_n_0\,
      I3 => \B_mantissa[22]_i_7__2_n_0\,
      I4 => B_mantissa60(4),
      I5 => \B_mantissa[24]_i_7__2_n_0\,
      O => \B_mantissa[2]_i_3__2_n_0\
    );
\B_mantissa[2]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAEAFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[2]_i_5__2_n_0\,
      I1 => \B_mantissa[17]_i_12__0_n_0\,
      I2 => \B_mantissa[2]_i_6__1_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[3]_i_6__1_n_0\,
      I5 => \B_mantissa[2]_i_3__2_n_0\,
      O => \B_mantissa[2]_i_4__2_n_0\
    );
\B_mantissa[2]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \B_mantissa[22]_i_9__2_n_0\,
      I1 => \B_mantissa[3]_i_7__1_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[2]_i_7__0_n_0\,
      O => \B_mantissa[2]_i_5__2_n_0\
    );
\B_mantissa[2]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \B_mantissa[2]_i_8__1_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[2]_i_9__1_n_0\,
      I3 => \B_mantissa[4]_i_11__0_n_0\,
      I4 => \B_mantissa[4]_i_12_n_0\,
      I5 => B_mantissa60(1),
      O => \B_mantissa[2]_i_6__1_n_0\
    );
\B_mantissa[2]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFEFFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(0),
      I4 => B_mantissa60(3),
      I5 => \B_mantissa_reg_n_0_[1]\,
      O => \B_mantissa[2]_i_7__0_n_0\
    );
\B_mantissa[2]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[22]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[6]\,
      O => \B_mantissa[2]_i_8__1_n_0\
    );
\B_mantissa[2]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[18]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[2]\,
      O => \B_mantissa[2]_i_9__1_n_0\
    );
\B_mantissa[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F444444FFF4"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(3),
      I2 => \B_mantissa[3]_i_2__2_n_0\,
      I3 => \B_mantissa_reg_n_0_[3]\,
      I4 => \B_mantissa[3]_i_3__2_n_0\,
      I5 => \B_mantissa[3]_i_4__1_n_0\,
      O => B_mantissa(3)
    );
\B_mantissa[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \B_mantissa[4]_i_4__2_n_0\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[0]_i_3__0_n_0\,
      O => \B_mantissa[3]_i_2__2_n_0\
    );
\B_mantissa[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000080FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__1_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(1),
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[3]_i_3__2_n_0\
    );
\B_mantissa[3]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15111555"
    )
        port map (
      I0 => \B_mantissa[3]_i_5__2_n_0\,
      I1 => \B_mantissa[17]_i_12__0_n_0\,
      I2 => \B_mantissa[4]_i_10__1_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[3]_i_6__1_n_0\,
      O => \B_mantissa[3]_i_4__1_n_0\
    );
\B_mantissa[3]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => \B_mantissa[4]_i_9__1_n_0\,
      I1 => \B_mantissa[22]_i_9__2_n_0\,
      I2 => \B_mantissa[3]_i_7__1_n_0\,
      I3 => B_mantissa60(0),
      O => \B_mantissa[3]_i_5__2_n_0\
    );
\B_mantissa[3]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \B_mantissa[3]_i_8_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[3]_i_9__1_n_0\,
      I3 => \B_mantissa[5]_i_9__1_n_0\,
      I4 => B_mantissa60(1),
      O => \B_mantissa[3]_i_6__1_n_0\
    );
\B_mantissa[3]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3FFFFFFF7FFF7F"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => \B_mantissa[4]_i_8_n_0\,
      I2 => \B_mantissa[22]_i_5__2_n_0\,
      I3 => \B_mantissa[17]_i_15__0_n_0\,
      I4 => \B_mantissa_reg_n_0_[0]\,
      I5 => \B_mantissa[22]_i_7__2_n_0\,
      O => \B_mantissa[3]_i_7__1_n_0\
    );
\B_mantissa[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[23]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[7]\,
      O => \B_mantissa[3]_i_8_n_0\
    );
\B_mantissa[3]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[19]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[3]\,
      O => \B_mantissa[3]_i_9__1_n_0\
    );
\B_mantissa[4]_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \B_mantissa[4]_i_11__0_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[4]_i_12_n_0\,
      I3 => \B_mantissa[6]_i_11__0_n_0\,
      I4 => B_mantissa60(1),
      O => \B_mantissa[4]_i_10__1_n_0\
    );
\B_mantissa[4]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[16]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[24]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[8]\,
      O => \B_mantissa[4]_i_11__0_n_0\
    );
\B_mantissa[4]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[20]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[4]\,
      O => \B_mantissa[4]_i_12_n_0\
    );
\B_mantissa[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBABBBAABAA"
    )
        port map (
      I0 => \B_mantissa_reg[4]_0\,
      I1 => \B_mantissa[4]_i_3__1_n_0\,
      I2 => \B_mantissa[4]_i_4__2_n_0\,
      I3 => \B_mantissa_reg_n_0_[4]\,
      I4 => \B_mantissa[4]_i_5__2_n_0\,
      I5 => \B_mantissa[4]_i_6__1_n_0\,
      O => B_mantissa(4)
    );
\B_mantissa[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAF8FAF0F0F0F0F"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(1),
      I5 => \B_mantissa[4]_i_7__1_n_0\,
      O => \B_mantissa[4]_i_3__1_n_0\
    );
\B_mantissa[4]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55551555"
    )
        port map (
      I0 => \B_mantissa[0]_i_3__0_n_0\,
      I1 => \B_mantissa[4]_i_8_n_0\,
      I2 => \B_mantissa[24]_i_7__2_n_0\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[22]_i_5__2_n_0\,
      O => \B_mantissa[4]_i_4__2_n_0\
    );
\B_mantissa[4]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => \B_mantissa[5]_i_6_n_0\,
      I1 => \B_mantissa[22]_i_9__2_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[4]_i_9__1_n_0\,
      O => \B_mantissa[4]_i_5__2_n_0\
    );
\B_mantissa[4]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa[4]_i_10__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[5]_i_7__1_n_0\,
      I3 => \B_mantissa[17]_i_12__0_n_0\,
      O => \B_mantissa[4]_i_6__1_n_0\
    );
\B_mantissa[4]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1C00"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(4),
      O => \B_mantissa[4]_i_7__1_n_0\
    );
\B_mantissa[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(0),
      O => \B_mantissa[4]_i_8_n_0\
    );
\B_mantissa[4]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B0008000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \B_mantissa[22]_i_7__2_n_0\,
      I2 => \B_mantissa[4]_i_8_n_0\,
      I3 => \B_mantissa[22]_i_5__2_n_0\,
      I4 => \B_mantissa_reg_n_0_[3]\,
      I5 => \B_mantissa[17]_i_15__0_n_0\,
      O => \B_mantissa[4]_i_9__1_n_0\
    );
\B_mantissa[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110FFFF11100000"
    )
        port map (
      I0 => \B_mantissa[5]_i_2__2_n_0\,
      I1 => \B_mantissa[5]_i_3__2_n_0\,
      I2 => \B_mantissa[5]_i_4__0_n_0\,
      I3 => \B_mantissa[5]_i_5__2_n_0\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => Q(4),
      O => B_mantissa(5)
    );
\B_mantissa[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055554445"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \B_mantissa[0]_i_3__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[12]_i_6__2_n_0\,
      O => \B_mantissa[5]_i_2__2_n_0\
    );
\B_mantissa[5]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000880"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__1_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(1),
      O => \B_mantissa[5]_i_3__2_n_0\
    );
\B_mantissa[5]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \B_mantissa[5]_i_6_n_0\,
      I1 => \B_mantissa[22]_i_9__2_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[6]_i_9__1_n_0\,
      O => \B_mantissa[5]_i_4__0_n_0\
    );
\B_mantissa[5]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A80FFFF8A80"
    )
        port map (
      I0 => \B_mantissa[17]_i_12__0_n_0\,
      I1 => \B_mantissa[6]_i_10__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[5]_i_7__1_n_0\,
      I4 => \B_mantissa[5]_i_8__1_n_0\,
      I5 => \B_mantissa[12]_i_6__2_n_0\,
      O => \B_mantissa[5]_i_5__2_n_0\
    );
\B_mantissa[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => \B_mantissa[4]_i_8_n_0\,
      I1 => \B_mantissa[22]_i_5__2_n_0\,
      I2 => \B_mantissa_reg_n_0_[2]\,
      I3 => \B_mantissa[17]_i_15__0_n_0\,
      I4 => \B_mantissa[22]_i_7__2_n_0\,
      I5 => \B_mantissa[7]_i_9__1_n_0\,
      O => \B_mantissa[5]_i_6_n_0\
    );
\B_mantissa[5]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[7]_i_10__1_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[5]_i_9__1_n_0\,
      O => \B_mantissa[5]_i_7__1_n_0\
    );
\B_mantissa[5]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
        port map (
      I0 => \B_mantissa[0]_i_3__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      O => \B_mantissa[5]_i_8__1_n_0\
    );
\B_mantissa[5]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022FFFF30220000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[17]\,
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[1]_i_6__1_n_0\,
      O => \B_mantissa[5]_i_9__1_n_0\
    );
\B_mantissa[6]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[8]_i_9__1_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[6]_i_11__0_n_0\,
      O => \B_mantissa[6]_i_10__0_n_0\
    );
\B_mantissa[6]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3210FFFF32100000"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[10]\,
      I3 => \B_mantissa_reg_n_0_[18]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[2]_i_8__1_n_0\,
      O => \B_mantissa[6]_i_11__0_n_0\
    );
\B_mantissa[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \B_mantissa_reg[6]_0\,
      I1 => \B_mantissa[6]_i_3__2_n_0\,
      I2 => \B_mantissa_reg_n_0_[6]\,
      I3 => \B_mantissa[6]_i_4__2_n_0\,
      I4 => \B_mantissa[6]_i_5__1_n_0\,
      I5 => \B_mantissa[6]_i_6__0_n_0\,
      O => B_mantissa(6)
    );
\B_mantissa[6]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABBA"
    )
        port map (
      I0 => \B_mantissa[12]_i_6__2_n_0\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[0]_i_3__0_n_0\,
      O => \B_mantissa[6]_i_3__2_n_0\
    );
\B_mantissa[6]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040FFF0FF"
    )
        port map (
      I0 => \B_mantissa[6]_i_7__1_n_0\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[24]_i_13__1_n_0\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[6]_i_8__0_n_0\,
      O => \B_mantissa[6]_i_4__2_n_0\
    );
\B_mantissa[6]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \B_mantissa[6]_i_9__1_n_0\,
      I1 => \B_mantissa[22]_i_9__2_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[7]_i_6__0_n_0\,
      O => \B_mantissa[6]_i_5__1_n_0\
    );
\B_mantissa[6]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \B_mantissa[17]_i_12__0_n_0\,
      I1 => \B_mantissa[6]_i_10__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[7]_i_8__1_n_0\,
      O => \B_mantissa[6]_i_6__0_n_0\
    );
\B_mantissa[6]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      O => \B_mantissa[6]_i_7__1_n_0\
    );
\B_mantissa[6]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404444444040444"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      I2 => B_mantissa60(4),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(2),
      I5 => B_mantissa60(1),
      O => \B_mantissa[6]_i_8__0_n_0\
    );
\B_mantissa[6]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => \B_mantissa[4]_i_8_n_0\,
      I1 => \B_mantissa[22]_i_5__2_n_0\,
      I2 => \B_mantissa_reg_n_0_[3]\,
      I3 => \B_mantissa[17]_i_15__0_n_0\,
      I4 => \B_mantissa[22]_i_7__2_n_0\,
      I5 => \B_mantissa[8]_i_7__1_n_0\,
      O => \B_mantissa[6]_i_9__1_n_0\
    );
\B_mantissa[7]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022FFFF30220000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[19]\,
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[3]_i_8_n_0\,
      O => \B_mantissa[7]_i_10__1_n_0\
    );
\B_mantissa[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A3A0A3A0A3A0A0A"
    )
        port map (
      I0 => Q(5),
      I1 => \B_mantissa[7]_i_2__2_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa[7]_i_3__2_n_0\,
      I4 => \B_mantissa[7]_i_4__2_n_0\,
      I5 => \B_mantissa[7]_i_5__1_n_0\,
      O => B_mantissa(7)
    );
\B_mantissa[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555455"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[0]_i_3__0_n_0\,
      I5 => \B_mantissa[12]_i_6__2_n_0\,
      O => \B_mantissa[7]_i_2__2_n_0\
    );
\B_mantissa[7]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080880"
    )
        port map (
      I0 => \B_mantissa[24]_i_13__1_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(1),
      O => \B_mantissa[7]_i_3__2_n_0\
    );
\B_mantissa[7]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC232000000000"
    )
        port map (
      I0 => \B_mantissa[8]_i_7__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[10]_i_7__2_n_0\,
      I4 => \B_mantissa[7]_i_6__0_n_0\,
      I5 => \B_mantissa[22]_i_9__2_n_0\,
      O => \B_mantissa[7]_i_4__2_n_0\
    );
\B_mantissa[7]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFD55555"
    )
        port map (
      I0 => \B_mantissa[7]_i_7__1_n_0\,
      I1 => \B_mantissa[8]_i_8__1_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[7]_i_8__1_n_0\,
      I4 => \B_mantissa[17]_i_12__0_n_0\,
      O => \B_mantissa[7]_i_5__1_n_0\
    );
\B_mantissa[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[7]_i_9__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[9]_i_9__0_n_0\,
      O => \B_mantissa[7]_i_6__0_n_0\
    );
\B_mantissa[7]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F700F700FF007F"
    )
        port map (
      I0 => \B_mantissa[24]_i_7__2_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(3),
      I3 => \B_mantissa[0]_i_3__0_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[22]_i_14__0_n_0\,
      O => \B_mantissa[7]_i_7__1_n_0\
    );
\B_mantissa[7]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[9]_i_10__0_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[7]_i_10__1_n_0\,
      O => \B_mantissa[7]_i_8__1_n_0\
    );
\B_mantissa[7]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B080"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => \B_mantissa[4]_i_8_n_0\,
      I2 => \B_mantissa[22]_i_5__2_n_0\,
      I3 => \B_mantissa_reg_n_0_[0]\,
      I4 => \B_mantissa[17]_i_15__0_n_0\,
      O => \B_mantissa[7]_i_9__1_n_0\
    );
\B_mantissa[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4F4F44"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(6),
      I2 => \B_mantissa[8]_i_2__2_n_0\,
      I3 => \B_mantissa[8]_i_3__2_n_0\,
      I4 => \B_mantissa[8]_i_4__1_n_0\,
      O => B_mantissa(8)
    );
\B_mantissa[8]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1FFF1F"
    )
        port map (
      I0 => \B_mantissa[12]_i_6__2_n_0\,
      I1 => \B_mantissa_reg_n_0_[8]\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa[8]_i_5__1_n_0\,
      I4 => \B_mantissa[8]_i_6__1_n_0\,
      O => \B_mantissa[8]_i_2__2_n_0\
    );
\B_mantissa[8]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3BC80800000000"
    )
        port map (
      I0 => \B_mantissa[8]_i_7__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[10]_i_7__2_n_0\,
      I4 => \B_mantissa[9]_i_7__2_n_0\,
      I5 => \B_mantissa[22]_i_9__2_n_0\,
      O => \B_mantissa[8]_i_3__2_n_0\
    );
\B_mantissa[8]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \B_mantissa[17]_i_12__0_n_0\,
      I1 => \B_mantissa[9]_i_8__2_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[8]_i_8__1_n_0\,
      I4 => \B_mantissa[12]_i_6__2_n_0\,
      O => \B_mantissa[8]_i_4__1_n_0\
    );
\B_mantissa[8]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00088888"
    )
        port map (
      I0 => \B_mantissa[17]_i_12__0_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(3),
      O => \B_mantissa[8]_i_5__1_n_0\
    );
\B_mantissa[8]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      O => \B_mantissa[8]_i_6__1_n_0\
    );
\B_mantissa[8]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B080"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \B_mantissa[4]_i_8_n_0\,
      I2 => \B_mantissa[22]_i_5__2_n_0\,
      I3 => \B_mantissa_reg_n_0_[1]\,
      I4 => \B_mantissa[17]_i_15__0_n_0\,
      O => \B_mantissa[8]_i_7__1_n_0\
    );
\B_mantissa[8]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \B_mantissa[10]_i_9__0_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[8]_i_9__1_n_0\,
      O => \B_mantissa[8]_i_8__1_n_0\
    );
\B_mantissa[8]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[4]_i_11__0_n_0\,
      O => \B_mantissa[8]_i_9__1_n_0\
    );
\B_mantissa[9]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"302230220000FFFF"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[21]\,
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[9]_i_11_n_0\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[9]_i_10__0_n_0\
    );
\B_mantissa[9]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFDD"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[17]\,
      I3 => B_mantissa60(3),
      O => \B_mantissa[9]_i_11_n_0\
    );
\B_mantissa[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAFEAAFEAABA"
    )
        port map (
      I0 => \B_mantissa_reg[9]_0\,
      I1 => \B_mantissa[9]_i_3__0_n_0\,
      I2 => \B_mantissa_reg_n_0_[9]\,
      I3 => \B_mantissa[9]_i_4__1_n_0\,
      I4 => \B_mantissa[9]_i_5__2_n_0\,
      I5 => \B_mantissa[9]_i_6__2_n_0\,
      O => B_mantissa(9)
    );
\B_mantissa[9]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \B_mantissa[12]_i_6__2_n_0\,
      I1 => \B_mantissa[12]_i_7__2_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(1),
      O => \B_mantissa[9]_i_3__0_n_0\
    );
\B_mantissa[9]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57000000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[17]_i_12__0_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[9]_i_4__1_n_0\
    );
\B_mantissa[9]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC000023200000"
    )
        port map (
      I0 => \B_mantissa[10]_i_7__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[12]_i_9__1_n_0\,
      I4 => \B_mantissa[22]_i_9__2_n_0\,
      I5 => \B_mantissa[9]_i_7__2_n_0\,
      O => \B_mantissa[9]_i_5__2_n_0\
    );
\B_mantissa[9]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47470000FF000000"
    )
        port map (
      I0 => \B_mantissa[10]_i_8__1_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[10]_i_9__0_n_0\,
      I3 => \B_mantissa[9]_i_8__2_n_0\,
      I4 => \B_mantissa[17]_i_12__0_n_0\,
      I5 => B_mantissa60(0),
      O => \B_mantissa[9]_i_6__2_n_0\
    );
\B_mantissa[9]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \B_mantissa[9]_i_9__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[11]_i_9__1_n_0\,
      O => \B_mantissa[9]_i_7__2_n_0\
    );
\B_mantissa[9]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \B_mantissa[11]_i_10__1_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[9]_i_10__0_n_0\,
      O => \B_mantissa[9]_i_8__2_n_0\
    );
\B_mantissa[9]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B080"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => \B_mantissa[4]_i_8_n_0\,
      I2 => \B_mantissa[22]_i_5__2_n_0\,
      I3 => \B_mantissa_reg_n_0_[2]\,
      I4 => \B_mantissa[17]_i_15__0_n_0\,
      O => \B_mantissa[9]_i_9__0_n_0\
    );
\B_mantissa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__2_n_0\,
      D => B_mantissa(0),
      Q => \B_mantissa_reg_n_0_[0]\,
      R => '0'
    );
\B_mantissa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__2_n_0\,
      D => B_mantissa(10),
      Q => \B_mantissa_reg_n_0_[10]\,
      R => '0'
    );
\B_mantissa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__2_n_0\,
      D => B_mantissa(11),
      Q => \B_mantissa_reg_n_0_[11]\,
      R => '0'
    );
\B_mantissa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__2_n_0\,
      D => B_mantissa(12),
      Q => \B_mantissa_reg_n_0_[12]\,
      R => '0'
    );
\B_mantissa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__2_n_0\,
      D => B_mantissa(13),
      Q => \B_mantissa_reg_n_0_[13]\,
      R => '0'
    );
\B_mantissa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__2_n_0\,
      D => B_mantissa(14),
      Q => \B_mantissa_reg_n_0_[14]\,
      R => '0'
    );
\B_mantissa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__2_n_0\,
      D => B_mantissa(15),
      Q => \B_mantissa_reg_n_0_[15]\,
      R => '0'
    );
\B_mantissa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__2_n_0\,
      D => B_mantissa(16),
      Q => \B_mantissa_reg_n_0_[16]\,
      R => '0'
    );
\B_mantissa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__2_n_0\,
      D => B_mantissa(17),
      Q => \B_mantissa_reg_n_0_[17]\,
      R => '0'
    );
\B_mantissa_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__2_n_0\,
      D => B_mantissa(18),
      Q => \B_mantissa_reg_n_0_[18]\,
      R => '0'
    );
\B_mantissa_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__2_n_0\,
      D => B_mantissa(19),
      Q => \B_mantissa_reg_n_0_[19]\,
      R => '0'
    );
\B_mantissa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__2_n_0\,
      D => B_mantissa(1),
      Q => \B_mantissa_reg_n_0_[1]\,
      R => '0'
    );
\B_mantissa_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__2_n_0\,
      D => B_mantissa(20),
      Q => \B_mantissa_reg_n_0_[20]\,
      R => '0'
    );
\B_mantissa_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__2_n_0\,
      D => B_mantissa(21),
      Q => \B_mantissa_reg_n_0_[21]\,
      R => '0'
    );
\B_mantissa_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__2_n_0\,
      D => B_mantissa(22),
      Q => \B_mantissa_reg_n_0_[22]\,
      R => '0'
    );
\B_mantissa_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B_mantissa[23]_i_1__2_n_0\,
      Q => \B_mantissa_reg_n_0_[23]\,
      R => '0'
    );
\B_mantissa_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__2_n_0\,
      D => B_mantissa(24),
      Q => \B_mantissa_reg_n_0_[24]\,
      R => '0'
    );
\B_mantissa_reg[24]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_mantissa5_carry__0_n_0\,
      CO(3 downto 1) => \NLW_B_mantissa_reg[24]_i_16_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \B_mantissa_reg[24]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_B_mantissa_reg[24]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\B_mantissa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__2_n_0\,
      D => B_mantissa(2),
      Q => \B_mantissa_reg_n_0_[2]\,
      R => '0'
    );
\B_mantissa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__2_n_0\,
      D => B_mantissa(3),
      Q => \B_mantissa_reg_n_0_[3]\,
      R => '0'
    );
\B_mantissa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__2_n_0\,
      D => B_mantissa(4),
      Q => \B_mantissa_reg_n_0_[4]\,
      R => '0'
    );
\B_mantissa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__2_n_0\,
      D => B_mantissa(5),
      Q => \B_mantissa_reg_n_0_[5]\,
      R => '0'
    );
\B_mantissa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__2_n_0\,
      D => B_mantissa(6),
      Q => \B_mantissa_reg_n_0_[6]\,
      R => '0'
    );
\B_mantissa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__2_n_0\,
      D => B_mantissa(7),
      Q => \B_mantissa_reg_n_0_[7]\,
      R => '0'
    );
\B_mantissa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__2_n_0\,
      D => B_mantissa(8),
      Q => \B_mantissa_reg_n_0_[8]\,
      R => '0'
    );
\B_mantissa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__2_n_0\,
      D => B_mantissa(9),
      Q => \B_mantissa_reg_n_0_[9]\,
      R => '0'
    );
B_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(22),
      Q => B_sgn,
      R => '0'
    );
\FSM_sequential_cur_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00544454"
    )
        port map (
      I0 => \FSM_sequential_cur_state_reg[2]\(2),
      I1 => \FSM_sequential_cur_state_reg[2]\(1),
      I2 => start_delta,
      I3 => \FSM_sequential_cur_state_reg[2]\(0),
      I4 => adder_done,
      O => D(0)
    );
\FSM_sequential_cur_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => adder_done,
      I1 => \FSM_sequential_cur_state_reg[2]\(1),
      I2 => \FSM_sequential_cur_state_reg[2]\(0),
      I3 => \FSM_sequential_cur_state_reg[2]\(2),
      O => D(1)
    );
\FSM_sequential_cur_state[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \FSM_sequential_cur_state_reg[2]\(2),
      I1 => \FSM_sequential_cur_state_reg[2]\(0),
      I2 => adder_done,
      I3 => \FSM_sequential_cur_state_reg[2]\(1),
      O => D(2)
    );
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AEAEAE"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_3__1_n_0\,
      I1 => mul_done,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => state(1),
      I4 => state(2),
      O => \state__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF20"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => state(1),
      I2 => \FSM_sequential_state[1]_i_2__2_n_0\,
      I3 => \FSM_sequential_state[1]_i_3__1_n_0\,
      I4 => state(2),
      O => \state__0\(1)
    );
\FSM_sequential_state[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F077"
    )
        port map (
      I0 => A_mantissa11_in,
      I1 => \A_mantissa[24]_i_3__2_n_0\,
      I2 => \B_mantissa[24]_i_3__1_n_0\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      O => \FSM_sequential_state[1]_i_2__2_n_0\
    );
\FSM_sequential_state[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAAA"
    )
        port map (
      I0 => state(1),
      I1 => p_0_in,
      I2 => p_1_in,
      I3 => \sum_exp[7]_i_3__1_n_0\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \FSM_sequential_state[1]_i_3__1_n_0\
    );
\FSM_sequential_state[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => mul_done,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \FSM_sequential_state[2]_i_1__2_n_0\
    );
\FSM_sequential_state[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F000F404F404F"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => mul_done,
      I2 => state(2),
      I3 => \FSM_sequential_state[2]_i_4__1_n_0\,
      I4 => \FSM_sequential_state[2]_i_5__2_n_0\,
      I5 => state(1),
      O => \state__0\(2)
    );
\FSM_sequential_state[2]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \FSM_sequential_cur_state_reg[2]\(2),
      I1 => \FSM_sequential_cur_state_reg[2]\(1),
      I2 => rst_adder_async,
      O => rst_adder
    );
\FSM_sequential_state[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDFFDFFFDFFFDF"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => state(1),
      I2 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I3 => \B_mantissa[24]_i_3__1_n_0\,
      I4 => \A_mantissa[24]_i_3__2_n_0\,
      I5 => A_mantissa11_in,
      O => \FSM_sequential_state[2]_i_4__1_n_0\
    );
\FSM_sequential_state[2]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => \sum_exp[7]_i_3__1_n_0\,
      I2 => p_1_in,
      I3 => p_0_in,
      O => \FSM_sequential_state[2]_i_5__2_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__2_n_0\,
      CLR => rst_adder,
      D => \state__0\(0),
      Q => \^fsm_sequential_state_reg[0]_0\(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__2_n_0\,
      CLR => rst_adder,
      D => \state__0\(1),
      Q => state(1)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__2_n_0\,
      CLR => rst_adder,
      D => \state__0\(2),
      Q => state(2)
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => mul_done,
      Q => adder_done,
      R => '0'
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => \B_mantissa_reg_n_0_[15]\,
      I2 => \A_mantissa_reg_n_0_[14]\,
      I3 => \B_mantissa_reg_n_0_[14]\,
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[6]\,
      I1 => \sum_exp_reg_n_0_[7]\,
      O => \i__carry__0_i_1__3_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[13]\,
      I1 => \B_mantissa_reg_n_0_[13]\,
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => \B_mantissa_reg_n_0_[12]\,
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[5]\,
      I1 => \sum_exp_reg_n_0_[6]\,
      O => \i__carry__0_i_2__3_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[11]\,
      I1 => \B_mantissa_reg_n_0_[11]\,
      I2 => \A_mantissa_reg_n_0_[10]\,
      I3 => \B_mantissa_reg_n_0_[10]\,
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[4]\,
      I1 => \sum_exp_reg_n_0_[5]\,
      O => \i__carry__0_i_3__3_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => \B_mantissa_reg_n_0_[9]\,
      I2 => \A_mantissa_reg_n_0_[8]\,
      I3 => \B_mantissa_reg_n_0_[8]\,
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => \A_mantissa_reg_n_0_[15]\,
      I2 => \B_mantissa_reg_n_0_[14]\,
      I3 => \A_mantissa_reg_n_0_[14]\,
      O => \i__carry__0_i_5__0_n_0\
    );
\i__carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => \A_mantissa_reg_n_0_[13]\,
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => \A_mantissa_reg_n_0_[12]\,
      O => \i__carry__0_i_6__0_n_0\
    );
\i__carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \A_mantissa_reg_n_0_[11]\,
      I2 => \B_mantissa_reg_n_0_[10]\,
      I3 => \A_mantissa_reg_n_0_[10]\,
      O => \i__carry__0_i_7__0_n_0\
    );
\i__carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \A_mantissa_reg_n_0_[9]\,
      I2 => \B_mantissa_reg_n_0_[8]\,
      I3 => \A_mantissa_reg_n_0_[8]\,
      O => \i__carry__0_i_8__0_n_0\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => \B_mantissa_reg_n_0_[23]\,
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => \B_mantissa_reg_n_0_[22]\,
      O => \i__carry__1_i_1__0_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => \B_mantissa_reg_n_0_[21]\,
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => \B_mantissa_reg_n_0_[20]\,
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[19]\,
      I1 => \B_mantissa_reg_n_0_[19]\,
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => \B_mantissa_reg_n_0_[18]\,
      O => \i__carry__1_i_3__0_n_0\
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[17]\,
      I1 => \B_mantissa_reg_n_0_[17]\,
      I2 => \A_mantissa_reg_n_0_[16]\,
      I3 => \B_mantissa_reg_n_0_[16]\,
      O => \i__carry__1_i_4__0_n_0\
    );
\i__carry__1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => \A_mantissa_reg_n_0_[23]\,
      I2 => \B_mantissa_reg_n_0_[22]\,
      I3 => \A_mantissa_reg_n_0_[22]\,
      O => \i__carry__1_i_5__0_n_0\
    );
\i__carry__1_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => \A_mantissa_reg_n_0_[21]\,
      I2 => \B_mantissa_reg_n_0_[20]\,
      I3 => \A_mantissa_reg_n_0_[20]\,
      O => \i__carry__1_i_6__0_n_0\
    );
\i__carry__1_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => \A_mantissa_reg_n_0_[19]\,
      I2 => \B_mantissa_reg_n_0_[18]\,
      I3 => \A_mantissa_reg_n_0_[18]\,
      O => \i__carry__1_i_7__0_n_0\
    );
\i__carry__1_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => \A_mantissa_reg_n_0_[17]\,
      I2 => \B_mantissa_reg_n_0_[16]\,
      I3 => \A_mantissa_reg_n_0_[16]\,
      O => \i__carry__1_i_8__0_n_0\
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => \B_mantissa_reg_n_0_[24]\,
      O => \i__carry__2_i_1__0_n_0\
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => \A_mantissa_reg_n_0_[24]\,
      O => \i__carry__2_i_2__0_n_0\
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \A_exp__0\(6),
      I1 => B_exp(6),
      I2 => B_exp(7),
      I3 => \A_exp__0\(7),
      O => \i__carry_i_1__2_n_0\
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      I2 => \A_exp__0\(7),
      I3 => B_exp(7),
      O => \i__carry_i_1__3_n_0\
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[7]\,
      I1 => \B_mantissa_reg_n_0_[7]\,
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \B_mantissa_reg_n_0_[6]\,
      O => \i__carry_i_1__4_n_0\
    );
\i__carry_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[3]\,
      I1 => \sum_exp_reg_n_0_[4]\,
      O => \i__carry_i_1__9_n_0\
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \A_exp__0\(4),
      I1 => B_exp(4),
      I2 => B_exp(5),
      I3 => \A_exp__0\(5),
      O => \i__carry_i_2__2_n_0\
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      I2 => \A_exp__0\(5),
      I3 => B_exp(5),
      O => \i__carry_i_2__3_n_0\
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[5]\,
      I1 => \B_mantissa_reg_n_0_[5]\,
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \B_mantissa_reg_n_0_[4]\,
      O => \i__carry_i_2__4_n_0\
    );
\i__carry_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[2]\,
      I1 => \sum_exp_reg_n_0_[3]\,
      O => \i__carry_i_2__9_n_0\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \A_exp__0\(2),
      I1 => B_exp(2),
      I2 => B_exp(3),
      I3 => \A_exp__0\(3),
      O => \i__carry_i_3__2_n_0\
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      I2 => \A_exp__0\(3),
      I3 => B_exp(3),
      O => \i__carry_i_3__3_n_0\
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[3]\,
      I1 => \B_mantissa_reg_n_0_[3]\,
      I2 => \A_mantissa_reg_n_0_[2]\,
      I3 => \B_mantissa_reg_n_0_[2]\,
      O => \i__carry_i_3__4_n_0\
    );
\i__carry_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[1]\,
      I1 => \sum_exp_reg_n_0_[2]\,
      O => \i__carry_i_3__9_n_0\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \A_exp__0\(0),
      I1 => B_exp(0),
      I2 => B_exp(1),
      I3 => \A_exp__0\(1),
      O => \i__carry_i_4__2_n_0\
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      I2 => \A_exp__0\(1),
      I3 => B_exp(1),
      O => \i__carry_i_4__3_n_0\
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => \B_mantissa_reg_n_0_[1]\,
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => \B_mantissa_reg_n_0_[0]\,
      O => \i__carry_i_4__4_n_0\
    );
\i__carry_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[1]\,
      I1 => p_1_in,
      O => \i__carry_i_4__9_n_0\
    );
\i__carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      I2 => \A_exp__0\(7),
      I3 => B_exp(7),
      O => \i__carry_i_5__2_n_0\
    );
\i__carry_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \A_mantissa_reg_n_0_[7]\,
      I2 => \B_mantissa_reg_n_0_[6]\,
      I3 => \A_mantissa_reg_n_0_[6]\,
      O => \i__carry_i_5__3_n_0\
    );
\i__carry_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      I2 => \A_exp__0\(7),
      I3 => B_exp(7),
      O => \i__carry_i_5__4_n_0\
    );
\i__carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      I2 => \A_exp__0\(5),
      I3 => B_exp(5),
      O => \i__carry_i_6__2_n_0\
    );
\i__carry_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \A_mantissa_reg_n_0_[5]\,
      I2 => \B_mantissa_reg_n_0_[4]\,
      I3 => \A_mantissa_reg_n_0_[4]\,
      O => \i__carry_i_6__3_n_0\
    );
\i__carry_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      I2 => \A_exp__0\(5),
      I3 => B_exp(5),
      O => \i__carry_i_6__4_n_0\
    );
\i__carry_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      I2 => \A_exp__0\(3),
      I3 => B_exp(3),
      O => \i__carry_i_7__2_n_0\
    );
\i__carry_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \A_mantissa_reg_n_0_[3]\,
      I2 => \B_mantissa_reg_n_0_[2]\,
      I3 => \A_mantissa_reg_n_0_[2]\,
      O => \i__carry_i_7__3_n_0\
    );
\i__carry_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      I2 => \A_exp__0\(3),
      I3 => B_exp(3),
      O => \i__carry_i_7__4_n_0\
    );
\i__carry_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      I2 => \A_exp__0\(1),
      I3 => B_exp(1),
      O => \i__carry_i_8__2_n_0\
    );
\i__carry_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \A_mantissa_reg_n_0_[1]\,
      I2 => \B_mantissa_reg_n_0_[0]\,
      I3 => \A_mantissa_reg_n_0_[0]\,
      O => \i__carry_i_8__3_n_0\
    );
\i__carry_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      I2 => \A_exp__0\(1),
      I3 => B_exp(1),
      O => \i__carry_i_8__4_n_0\
    );
\p_0_out_inferred__5/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__5/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__5/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__5/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__5/i__carry_n_3\,
      CYINIT => \sum_exp_reg_n_0_[0]\,
      DI(3) => \sum_exp_reg_n_0_[3]\,
      DI(2) => \sum_exp_reg_n_0_[2]\,
      DI(1) => \sum_exp_reg_n_0_[1]\,
      DI(0) => p_1_in,
      O(3) => \p_0_out_inferred__5/i__carry_n_4\,
      O(2) => \p_0_out_inferred__5/i__carry_n_5\,
      O(1) => \p_0_out_inferred__5/i__carry_n_6\,
      O(0) => \p_0_out_inferred__5/i__carry_n_7\,
      S(3) => \i__carry_i_1__9_n_0\,
      S(2) => \i__carry_i_2__9_n_0\,
      S(1) => \i__carry_i_3__9_n_0\,
      S(0) => \i__carry_i_4__9_n_0\
    );
\p_0_out_inferred__5/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__5/i__carry_n_0\,
      CO(3 downto 2) => \NLW_p_0_out_inferred__5/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_inferred__5/i__carry__0_n_2\,
      CO(0) => \p_0_out_inferred__5/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sum_exp_reg_n_0_[5]\,
      DI(0) => \sum_exp_reg_n_0_[4]\,
      O(3) => \NLW_p_0_out_inferred__5/i__carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_inferred__5/i__carry__0_n_5\,
      O(1) => \p_0_out_inferred__5/i__carry__0_n_6\,
      O(0) => \p_0_out_inferred__5/i__carry__0_n_7\,
      S(3) => '0',
      S(2) => \i__carry__0_i_1__3_n_0\,
      S(1) => \i__carry__0_i_2__3_n_0\,
      S(0) => \i__carry__0_i_3__3_n_0\
    );
\sum[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000E0000"
    )
        port map (
      I0 => \FSM_sequential_cur_state_reg[2]\(2),
      I1 => \FSM_sequential_cur_state_reg[2]\(1),
      I2 => rst_adder_async,
      I3 => state(1),
      I4 => state(2),
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => sum0
    );
\sum_exp[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B8B800FFB8B8"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_mantissa[24]_i_4__2_n_0\,
      I2 => \A_exp__0\(0),
      I3 => \sum_exp[7]_i_3__1_n_0\,
      I4 => state(1),
      I5 => \sum_exp_reg_n_0_[0]\,
      O => \sum_exp[0]_i_1__1_n_0\
    );
\sum_exp[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(1),
      I1 => \A_mantissa[24]_i_4__2_n_0\,
      I2 => \A_exp__0\(1),
      I3 => \sum_exp[7]_i_3__1_n_0\,
      I4 => state(1),
      I5 => \p_0_out_inferred__5/i__carry_n_7\,
      O => \sum_exp[1]_i_1__1_n_0\
    );
\sum_exp[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_mantissa[24]_i_4__2_n_0\,
      I2 => \A_exp__0\(2),
      I3 => \sum_exp[7]_i_3__1_n_0\,
      I4 => state(1),
      I5 => \p_0_out_inferred__5/i__carry_n_6\,
      O => \sum_exp[2]_i_1__1_n_0\
    );
\sum_exp[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(3),
      I1 => \A_mantissa[24]_i_4__2_n_0\,
      I2 => \A_exp__0\(3),
      I3 => \sum_exp[7]_i_3__1_n_0\,
      I4 => state(1),
      I5 => \p_0_out_inferred__5/i__carry_n_5\,
      O => \sum_exp[3]_i_1__1_n_0\
    );
\sum_exp[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_mantissa[24]_i_4__2_n_0\,
      I2 => \A_exp__0\(4),
      I3 => \sum_exp[7]_i_3__1_n_0\,
      I4 => state(1),
      I5 => \p_0_out_inferred__5/i__carry_n_4\,
      O => \sum_exp[4]_i_1__1_n_0\
    );
\sum_exp[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(5),
      I1 => \A_mantissa[24]_i_4__2_n_0\,
      I2 => \A_exp__0\(5),
      I3 => \sum_exp[7]_i_3__1_n_0\,
      I4 => state(1),
      I5 => \p_0_out_inferred__5/i__carry__0_n_7\,
      O => \sum_exp[5]_i_1__1_n_0\
    );
\sum_exp[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_mantissa[24]_i_4__2_n_0\,
      I2 => \A_exp__0\(6),
      I3 => \sum_exp[7]_i_3__1_n_0\,
      I4 => state(1),
      I5 => \p_0_out_inferred__5/i__carry__0_n_6\,
      O => \sum_exp[6]_i_1__1_n_0\
    );
\sum_exp[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF000000"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => state(1),
      I3 => \A_exp[7]_i_2__0_n_0\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      O => sum_exp0
    );
\sum_exp[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(7),
      I1 => \A_mantissa[24]_i_4__2_n_0\,
      I2 => \A_exp__0\(7),
      I3 => \sum_exp[7]_i_3__1_n_0\,
      I4 => state(1),
      I5 => \p_0_out_inferred__5/i__carry__0_n_5\,
      O => \sum_exp[7]_i_2__1_n_0\
    );
\sum_exp[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sum_exp[7]_i_4__0_n_0\,
      I1 => \sum_mantissa_reg_n_0_[15]\,
      I2 => \sum_mantissa_reg_n_0_[4]\,
      I3 => \sum_mantissa_reg_n_0_[16]\,
      I4 => \sum_exp[7]_i_5__1_n_0\,
      O => \sum_exp[7]_i_3__1_n_0\
    );
\sum_exp[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[17]\,
      I1 => \sum_mantissa_reg_n_0_[21]\,
      I2 => \sum_mantissa_reg_n_0_[6]\,
      I3 => \sum_mantissa_reg_n_0_[7]\,
      I4 => \sum_exp[7]_i_6__1_n_0\,
      O => \sum_exp[7]_i_4__0_n_0\
    );
\sum_exp[7]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sum_exp[7]_i_7__0_n_0\,
      I1 => \sum_exp[7]_i_8__0_n_0\,
      I2 => \sum_mantissa_reg_n_0_[20]\,
      I3 => \sum_mantissa_reg_n_0_[5]\,
      I4 => \sum_mantissa_reg_n_0_[14]\,
      I5 => \sum_mantissa_reg_n_0_[3]\,
      O => \sum_exp[7]_i_5__1_n_0\
    );
\sum_exp[7]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[9]\,
      I1 => \sum_mantissa_reg_n_0_[1]\,
      I2 => \sum_mantissa_reg_n_0_[12]\,
      I3 => p_0_in,
      O => \sum_exp[7]_i_6__1_n_0\
    );
\sum_exp[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[22]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[8]\,
      I3 => \sum_mantissa_reg_n_0_[11]\,
      I4 => \sum_mantissa_reg_n_0_[0]\,
      I5 => \sum_mantissa_reg_n_0_[13]\,
      O => \sum_exp[7]_i_7__0_n_0\
    );
\sum_exp[7]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[19]\,
      I1 => \sum_mantissa_reg_n_0_[18]\,
      I2 => \sum_mantissa_reg_n_0_[10]\,
      I3 => \sum_mantissa_reg_n_0_[2]\,
      O => \sum_exp[7]_i_8__0_n_0\
    );
\sum_exp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[0]_i_1__1_n_0\,
      Q => \sum_exp_reg_n_0_[0]\,
      R => '0'
    );
\sum_exp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[1]_i_1__1_n_0\,
      Q => \sum_exp_reg_n_0_[1]\,
      R => '0'
    );
\sum_exp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[2]_i_1__1_n_0\,
      Q => \sum_exp_reg_n_0_[2]\,
      R => '0'
    );
\sum_exp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[3]_i_1__1_n_0\,
      Q => \sum_exp_reg_n_0_[3]\,
      R => '0'
    );
\sum_exp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[4]_i_1__1_n_0\,
      Q => \sum_exp_reg_n_0_[4]\,
      R => '0'
    );
\sum_exp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[5]_i_1__1_n_0\,
      Q => \sum_exp_reg_n_0_[5]\,
      R => '0'
    );
\sum_exp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[6]_i_1__1_n_0\,
      Q => \sum_exp_reg_n_0_[6]\,
      R => '0'
    );
\sum_exp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[7]_i_2__1_n_0\,
      Q => \sum_exp_reg_n_0_[7]\,
      R => '0'
    );
sum_mantissa0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_mantissa0_carry_n_0,
      CO(2) => sum_mantissa0_carry_n_1,
      CO(1) => sum_mantissa0_carry_n_2,
      CO(0) => sum_mantissa0_carry_n_3,
      CYINIT => \sum_mantissa0_carry_i_1__0_n_0\,
      DI(3 downto 0) => \p_1_in__0\(3 downto 0),
      O(3 downto 0) => in18(3 downto 0),
      S(3) => \sum_mantissa0_carry_i_6__0_n_0\,
      S(2) => \sum_mantissa0_carry_i_7__0_n_0\,
      S(1) => \sum_mantissa0_carry_i_8__0_n_0\,
      S(0) => \sum_mantissa0_carry_i_9__0_n_0\
    );
\sum_mantissa0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sum_mantissa0_carry_n_0,
      CO(3) => \sum_mantissa0_carry__0_n_0\,
      CO(2) => \sum_mantissa0_carry__0_n_1\,
      CO(1) => \sum_mantissa0_carry__0_n_2\,
      CO(0) => \sum_mantissa0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(7 downto 4),
      O(3 downto 0) => in18(7 downto 4),
      S(3) => \sum_mantissa0_carry__0_i_5__0_n_0\,
      S(2) => \sum_mantissa0_carry__0_i_6__0_n_0\,
      S(1) => \sum_mantissa0_carry__0_i_7__0_n_0\,
      S(0) => \sum_mantissa0_carry__0_i_8__0_n_0\
    );
\sum_mantissa0_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(7)
    );
\sum_mantissa0_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(6)
    );
\sum_mantissa0_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(5)
    );
\sum_mantissa0_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(4)
    );
\sum_mantissa0_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[7]\,
      O => \sum_mantissa0_carry__0_i_5__0_n_0\
    );
\sum_mantissa0_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[6]\,
      O => \sum_mantissa0_carry__0_i_6__0_n_0\
    );
\sum_mantissa0_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[5]\,
      O => \sum_mantissa0_carry__0_i_7__0_n_0\
    );
\sum_mantissa0_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[4]\,
      O => \sum_mantissa0_carry__0_i_8__0_n_0\
    );
\sum_mantissa0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa0_carry__0_n_0\,
      CO(3) => \sum_mantissa0_carry__1_n_0\,
      CO(2) => \sum_mantissa0_carry__1_n_1\,
      CO(1) => \sum_mantissa0_carry__1_n_2\,
      CO(0) => \sum_mantissa0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(11 downto 8),
      O(3 downto 0) => in18(11 downto 8),
      S(3) => \sum_mantissa0_carry__1_i_5__0_n_0\,
      S(2) => \sum_mantissa0_carry__1_i_6__0_n_0\,
      S(1) => \sum_mantissa0_carry__1_i_7__0_n_0\,
      S(0) => \sum_mantissa0_carry__1_i_8__0_n_0\
    );
\sum_mantissa0_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(11)
    );
\sum_mantissa0_carry__1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(10)
    );
\sum_mantissa0_carry__1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(9)
    );
\sum_mantissa0_carry__1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(8)
    );
\sum_mantissa0_carry__1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[11]\,
      O => \sum_mantissa0_carry__1_i_5__0_n_0\
    );
\sum_mantissa0_carry__1_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[10]\,
      O => \sum_mantissa0_carry__1_i_6__0_n_0\
    );
\sum_mantissa0_carry__1_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[9]\,
      O => \sum_mantissa0_carry__1_i_7__0_n_0\
    );
\sum_mantissa0_carry__1_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[8]\,
      O => \sum_mantissa0_carry__1_i_8__0_n_0\
    );
\sum_mantissa0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa0_carry__1_n_0\,
      CO(3) => \sum_mantissa0_carry__2_n_0\,
      CO(2) => \sum_mantissa0_carry__2_n_1\,
      CO(1) => \sum_mantissa0_carry__2_n_2\,
      CO(0) => \sum_mantissa0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(15 downto 12),
      O(3 downto 0) => in18(15 downto 12),
      S(3) => \sum_mantissa0_carry__2_i_5__0_n_0\,
      S(2) => \sum_mantissa0_carry__2_i_6__0_n_0\,
      S(1) => \sum_mantissa0_carry__2_i_7__0_n_0\,
      S(0) => \sum_mantissa0_carry__2_i_8__0_n_0\
    );
\sum_mantissa0_carry__2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(15)
    );
\sum_mantissa0_carry__2_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(14)
    );
\sum_mantissa0_carry__2_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(13)
    );
\sum_mantissa0_carry__2_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(12)
    );
\sum_mantissa0_carry__2_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[15]\,
      O => \sum_mantissa0_carry__2_i_5__0_n_0\
    );
\sum_mantissa0_carry__2_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[14]\,
      O => \sum_mantissa0_carry__2_i_6__0_n_0\
    );
\sum_mantissa0_carry__2_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[13]\,
      O => \sum_mantissa0_carry__2_i_7__0_n_0\
    );
\sum_mantissa0_carry__2_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[12]\,
      O => \sum_mantissa0_carry__2_i_8__0_n_0\
    );
\sum_mantissa0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa0_carry__2_n_0\,
      CO(3) => \sum_mantissa0_carry__3_n_0\,
      CO(2) => \sum_mantissa0_carry__3_n_1\,
      CO(1) => \sum_mantissa0_carry__3_n_2\,
      CO(0) => \sum_mantissa0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(19 downto 16),
      O(3 downto 0) => in18(19 downto 16),
      S(3) => \sum_mantissa0_carry__3_i_5__0_n_0\,
      S(2) => \sum_mantissa0_carry__3_i_6__0_n_0\,
      S(1) => \sum_mantissa0_carry__3_i_7__0_n_0\,
      S(0) => \sum_mantissa0_carry__3_i_8__0_n_0\
    );
\sum_mantissa0_carry__3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(19)
    );
\sum_mantissa0_carry__3_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(18)
    );
\sum_mantissa0_carry__3_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(17)
    );
\sum_mantissa0_carry__3_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[16]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(16)
    );
\sum_mantissa0_carry__3_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[19]\,
      O => \sum_mantissa0_carry__3_i_5__0_n_0\
    );
\sum_mantissa0_carry__3_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[18]\,
      O => \sum_mantissa0_carry__3_i_6__0_n_0\
    );
\sum_mantissa0_carry__3_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[17]\,
      O => \sum_mantissa0_carry__3_i_7__0_n_0\
    );
\sum_mantissa0_carry__3_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[16]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[16]\,
      O => \sum_mantissa0_carry__3_i_8__0_n_0\
    );
\sum_mantissa0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa0_carry__3_n_0\,
      CO(3) => \sum_mantissa0_carry__4_n_0\,
      CO(2) => \sum_mantissa0_carry__4_n_1\,
      CO(1) => \sum_mantissa0_carry__4_n_2\,
      CO(0) => \sum_mantissa0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(23 downto 20),
      O(3 downto 0) => in18(23 downto 20),
      S(3) => \sum_mantissa0_carry__4_i_5__0_n_0\,
      S(2) => \sum_mantissa0_carry__4_i_6__0_n_0\,
      S(1) => \sum_mantissa0_carry__4_i_7__0_n_0\,
      S(0) => \sum_mantissa0_carry__4_i_8__0_n_0\
    );
\sum_mantissa0_carry__4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(23)
    );
\sum_mantissa0_carry__4_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(22)
    );
\sum_mantissa0_carry__4_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(21)
    );
\sum_mantissa0_carry__4_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(20)
    );
\sum_mantissa0_carry__4_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[23]\,
      O => \sum_mantissa0_carry__4_i_5__0_n_0\
    );
\sum_mantissa0_carry__4_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[22]\,
      O => \sum_mantissa0_carry__4_i_6__0_n_0\
    );
\sum_mantissa0_carry__4_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[21]\,
      O => \sum_mantissa0_carry__4_i_7__0_n_0\
    );
\sum_mantissa0_carry__4_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[20]\,
      O => \sum_mantissa0_carry__4_i_8__0_n_0\
    );
\sum_mantissa0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa0_carry__4_n_0\,
      CO(3 downto 0) => \NLW_sum_mantissa0_carry__5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sum_mantissa0_carry__5_O_UNCONNECTED\(3 downto 1),
      O(0) => in18(24),
      S(3 downto 1) => B"000",
      S(0) => \sum_mantissa0_carry__5_i_1__0_n_0\
    );
\sum_mantissa0_carry__5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => A_sgn_reg_n_0,
      I1 => B_sgn,
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => \B_mantissa_reg_n_0_[24]\,
      O => \sum_mantissa0_carry__5_i_1__0_n_0\
    );
\sum_mantissa0_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => B_sgn,
      I1 => A_sgn_reg_n_0,
      O => \sum_mantissa0_carry_i_1__0_n_0\
    );
\sum_mantissa0_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(3)
    );
\sum_mantissa0_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(2)
    );
\sum_mantissa0_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(1)
    );
\sum_mantissa0_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(0)
    );
\sum_mantissa0_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[3]\,
      O => \sum_mantissa0_carry_i_6__0_n_0\
    );
\sum_mantissa0_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[2]\,
      O => \sum_mantissa0_carry_i_7__0_n_0\
    );
\sum_mantissa0_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[1]\,
      O => \sum_mantissa0_carry_i_8__0_n_0\
    );
\sum_mantissa0_carry_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[0]\,
      O => \sum_mantissa0_carry_i_9__0_n_0\
    );
\sum_mantissa1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_mantissa1_inferred__0/i__carry_n_0\,
      CO(2) => \sum_mantissa1_inferred__0/i__carry_n_1\,
      CO(1) => \sum_mantissa1_inferred__0/i__carry_n_2\,
      CO(0) => \sum_mantissa1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__4_n_0\,
      DI(2) => \i__carry_i_2__4_n_0\,
      DI(1) => \i__carry_i_3__4_n_0\,
      DI(0) => \i__carry_i_4__4_n_0\,
      O(3 downto 0) => \NLW_sum_mantissa1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__3_n_0\,
      S(2) => \i__carry_i_6__3_n_0\,
      S(1) => \i__carry_i_7__3_n_0\,
      S(0) => \i__carry_i_8__3_n_0\
    );
\sum_mantissa1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa1_inferred__0/i__carry_n_0\,
      CO(3) => \sum_mantissa1_inferred__0/i__carry__0_n_0\,
      CO(2) => \sum_mantissa1_inferred__0/i__carry__0_n_1\,
      CO(1) => \sum_mantissa1_inferred__0/i__carry__0_n_2\,
      CO(0) => \sum_mantissa1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__0_n_0\,
      DI(2) => \i__carry__0_i_2__0_n_0\,
      DI(1) => \i__carry__0_i_3__0_n_0\,
      DI(0) => \i__carry__0_i_4__0_n_0\,
      O(3 downto 0) => \NLW_sum_mantissa1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_5__0_n_0\,
      S(2) => \i__carry__0_i_6__0_n_0\,
      S(1) => \i__carry__0_i_7__0_n_0\,
      S(0) => \i__carry__0_i_8__0_n_0\
    );
\sum_mantissa1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa1_inferred__0/i__carry__0_n_0\,
      CO(3) => \sum_mantissa1_inferred__0/i__carry__1_n_0\,
      CO(2) => \sum_mantissa1_inferred__0/i__carry__1_n_1\,
      CO(1) => \sum_mantissa1_inferred__0/i__carry__1_n_2\,
      CO(0) => \sum_mantissa1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__1_i_1__0_n_0\,
      DI(2) => \i__carry__1_i_2__0_n_0\,
      DI(1) => \i__carry__1_i_3__0_n_0\,
      DI(0) => \i__carry__1_i_4__0_n_0\,
      O(3 downto 0) => \NLW_sum_mantissa1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_5__0_n_0\,
      S(2) => \i__carry__1_i_6__0_n_0\,
      S(1) => \i__carry__1_i_7__0_n_0\,
      S(0) => \i__carry__1_i_8__0_n_0\
    );
\sum_mantissa1_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa1_inferred__0/i__carry__1_n_0\,
      CO(3 downto 1) => \NLW_sum_mantissa1_inferred__0/i__carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry__2_i_1__0_n_0\,
      O(3 downto 0) => \NLW_sum_mantissa1_inferred__0/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \i__carry__2_i_2__0_n_0\
    );
\sum_mantissa[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[0]_i_2__2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[0]\,
      O => \sum_mantissa[0]_i_1__2_n_0\
    );
\sum_mantissa[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_mantissa_reg_n_0_[1]\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => in18(0),
      O => \sum_mantissa[0]_i_2__2_n_0\
    );
\sum_mantissa[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[10]_i_2__2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[10]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[10]\,
      O => \sum_mantissa[10]_i_1__2_n_0\
    );
\sum_mantissa[10]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[11]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[9]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(10),
      O => \sum_mantissa[10]_i_2__2_n_0\
    );
\sum_mantissa[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[11]_i_2__2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[11]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[11]\,
      O => \sum_mantissa[11]_i_1__2_n_0\
    );
\sum_mantissa[11]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[12]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[10]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(11),
      O => \sum_mantissa[11]_i_2__2_n_0\
    );
\sum_mantissa[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[12]_i_2__2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[12]\,
      O => \sum_mantissa[12]_i_1__2_n_0\
    );
\sum_mantissa[12]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[13]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[11]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(12),
      O => \sum_mantissa[12]_i_2__2_n_0\
    );
\sum_mantissa[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[13]_i_2__2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[13]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[13]\,
      O => \sum_mantissa[13]_i_1__2_n_0\
    );
\sum_mantissa[13]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[14]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[12]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(13),
      O => \sum_mantissa[13]_i_2__2_n_0\
    );
\sum_mantissa[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[14]_i_2__2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[14]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[14]\,
      O => \sum_mantissa[14]_i_1__2_n_0\
    );
\sum_mantissa[14]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[15]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[13]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(14),
      O => \sum_mantissa[14]_i_2__2_n_0\
    );
\sum_mantissa[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[15]_i_2__2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[15]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[15]\,
      O => \sum_mantissa[15]_i_1__2_n_0\
    );
\sum_mantissa[15]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[16]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[14]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(15),
      O => \sum_mantissa[15]_i_2__2_n_0\
    );
\sum_mantissa[16]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[16]_i_2__2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[16]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[16]\,
      O => \sum_mantissa[16]_i_1__2_n_0\
    );
\sum_mantissa[16]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[17]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[15]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(16),
      O => \sum_mantissa[16]_i_2__2_n_0\
    );
\sum_mantissa[17]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[17]_i_2__2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[17]\,
      O => \sum_mantissa[17]_i_1__2_n_0\
    );
\sum_mantissa[17]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[18]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[16]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(17),
      O => \sum_mantissa[17]_i_2__2_n_0\
    );
\sum_mantissa[18]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[18]_i_2__2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[18]\,
      O => \sum_mantissa[18]_i_1__2_n_0\
    );
\sum_mantissa[18]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[19]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[17]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(18),
      O => \sum_mantissa[18]_i_2__2_n_0\
    );
\sum_mantissa[19]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[19]_i_2__2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[19]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[19]\,
      O => \sum_mantissa[19]_i_1__2_n_0\
    );
\sum_mantissa[19]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[20]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[18]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(19),
      O => \sum_mantissa[19]_i_2__2_n_0\
    );
\sum_mantissa[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[1]_i_2__2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[1]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[1]\,
      O => \sum_mantissa[1]_i_1__2_n_0\
    );
\sum_mantissa[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[2]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[0]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(1),
      O => \sum_mantissa[1]_i_2__2_n_0\
    );
\sum_mantissa[20]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[20]_i_2__2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[20]\,
      O => \sum_mantissa[20]_i_1__2_n_0\
    );
\sum_mantissa[20]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[21]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[19]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(20),
      O => \sum_mantissa[20]_i_2__2_n_0\
    );
\sum_mantissa[21]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[21]_i_2__2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[21]\,
      O => \sum_mantissa[21]_i_1__2_n_0\
    );
\sum_mantissa[21]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[22]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[20]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(21),
      O => \sum_mantissa[21]_i_2__2_n_0\
    );
\sum_mantissa[22]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[22]_i_2__2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[22]\,
      O => \sum_mantissa[22]_i_1__2_n_0\
    );
\sum_mantissa[22]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[21]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(22),
      O => \sum_mantissa[22]_i_2__2_n_0\
    );
\sum_mantissa[23]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[23]_i_2__2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[23]\,
      O => \sum_mantissa[23]_i_1__2_n_0\
    );
\sum_mantissa[23]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_mantissa_reg_n_0_[22]\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => in18(23),
      O => \sum_mantissa[23]_i_2__2_n_0\
    );
\sum_mantissa[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF555500000000"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_4__1_n_0\,
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      I2 => p_1_in,
      I3 => p_0_in,
      I4 => state(1),
      I5 => \A_exp[7]_i_2__0_n_0\,
      O => sum_mantissa0
    );
\sum_mantissa[24]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[24]_i_3__2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[24]\,
      O => \sum_mantissa[24]_i_2__2_n_0\
    );
\sum_mantissa[24]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => in18(24),
      O => \sum_mantissa[24]_i_3__2_n_0\
    );
\sum_mantissa[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[2]_i_2__2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[2]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[2]\,
      O => \sum_mantissa[2]_i_1__2_n_0\
    );
\sum_mantissa[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[3]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[1]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(2),
      O => \sum_mantissa[2]_i_2__2_n_0\
    );
\sum_mantissa[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[3]_i_2__2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[3]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[3]\,
      O => \sum_mantissa[3]_i_1__2_n_0\
    );
\sum_mantissa[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[4]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[2]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(3),
      O => \sum_mantissa[3]_i_2__2_n_0\
    );
\sum_mantissa[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[4]_i_2__2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[4]\,
      O => \sum_mantissa[4]_i_1__2_n_0\
    );
\sum_mantissa[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[5]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[3]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(4),
      O => \sum_mantissa[4]_i_2__2_n_0\
    );
\sum_mantissa[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[5]_i_2__2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[5]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[5]\,
      O => \sum_mantissa[5]_i_1__2_n_0\
    );
\sum_mantissa[5]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[6]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[4]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(5),
      O => \sum_mantissa[5]_i_2__2_n_0\
    );
\sum_mantissa[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[6]_i_2__2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[6]\,
      O => \sum_mantissa[6]_i_1__2_n_0\
    );
\sum_mantissa[6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[7]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[5]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(6),
      O => \sum_mantissa[6]_i_2__2_n_0\
    );
\sum_mantissa[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[7]_i_2__2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[7]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[7]\,
      O => \sum_mantissa[7]_i_1__2_n_0\
    );
\sum_mantissa[7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[8]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[6]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(7),
      O => \sum_mantissa[7]_i_2__2_n_0\
    );
\sum_mantissa[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[8]_i_2__2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[8]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[8]\,
      O => \sum_mantissa[8]_i_1__2_n_0\
    );
\sum_mantissa[8]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[9]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[7]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(8),
      O => \sum_mantissa[8]_i_2__2_n_0\
    );
\sum_mantissa[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[9]_i_2__2_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[9]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[9]\,
      O => \sum_mantissa[9]_i_1__2_n_0\
    );
\sum_mantissa[9]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[10]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[8]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(9),
      O => \sum_mantissa[9]_i_2__2_n_0\
    );
\sum_mantissa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[0]_i_1__2_n_0\,
      Q => \sum_mantissa_reg_n_0_[0]\,
      R => '0'
    );
\sum_mantissa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[10]_i_1__2_n_0\,
      Q => \sum_mantissa_reg_n_0_[10]\,
      R => '0'
    );
\sum_mantissa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[11]_i_1__2_n_0\,
      Q => \sum_mantissa_reg_n_0_[11]\,
      R => '0'
    );
\sum_mantissa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[12]_i_1__2_n_0\,
      Q => \sum_mantissa_reg_n_0_[12]\,
      R => '0'
    );
\sum_mantissa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[13]_i_1__2_n_0\,
      Q => \sum_mantissa_reg_n_0_[13]\,
      R => '0'
    );
\sum_mantissa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[14]_i_1__2_n_0\,
      Q => \sum_mantissa_reg_n_0_[14]\,
      R => '0'
    );
\sum_mantissa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[15]_i_1__2_n_0\,
      Q => \sum_mantissa_reg_n_0_[15]\,
      R => '0'
    );
\sum_mantissa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[16]_i_1__2_n_0\,
      Q => \sum_mantissa_reg_n_0_[16]\,
      R => '0'
    );
\sum_mantissa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[17]_i_1__2_n_0\,
      Q => \sum_mantissa_reg_n_0_[17]\,
      R => '0'
    );
\sum_mantissa_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[18]_i_1__2_n_0\,
      Q => \sum_mantissa_reg_n_0_[18]\,
      R => '0'
    );
\sum_mantissa_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[19]_i_1__2_n_0\,
      Q => \sum_mantissa_reg_n_0_[19]\,
      R => '0'
    );
\sum_mantissa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[1]_i_1__2_n_0\,
      Q => \sum_mantissa_reg_n_0_[1]\,
      R => '0'
    );
\sum_mantissa_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[20]_i_1__2_n_0\,
      Q => \sum_mantissa_reg_n_0_[20]\,
      R => '0'
    );
\sum_mantissa_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[21]_i_1__2_n_0\,
      Q => \sum_mantissa_reg_n_0_[21]\,
      R => '0'
    );
\sum_mantissa_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[22]_i_1__2_n_0\,
      Q => \sum_mantissa_reg_n_0_[22]\,
      R => '0'
    );
\sum_mantissa_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[23]_i_1__2_n_0\,
      Q => p_0_in,
      R => '0'
    );
\sum_mantissa_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[24]_i_2__2_n_0\,
      Q => p_1_in,
      R => '0'
    );
\sum_mantissa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[2]_i_1__2_n_0\,
      Q => \sum_mantissa_reg_n_0_[2]\,
      R => '0'
    );
\sum_mantissa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[3]_i_1__2_n_0\,
      Q => \sum_mantissa_reg_n_0_[3]\,
      R => '0'
    );
\sum_mantissa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[4]_i_1__2_n_0\,
      Q => \sum_mantissa_reg_n_0_[4]\,
      R => '0'
    );
\sum_mantissa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[5]_i_1__2_n_0\,
      Q => \sum_mantissa_reg_n_0_[5]\,
      R => '0'
    );
\sum_mantissa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[6]_i_1__2_n_0\,
      Q => \sum_mantissa_reg_n_0_[6]\,
      R => '0'
    );
\sum_mantissa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[7]_i_1__2_n_0\,
      Q => \sum_mantissa_reg_n_0_[7]\,
      R => '0'
    );
\sum_mantissa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[8]_i_1__2_n_0\,
      Q => \sum_mantissa_reg_n_0_[8]\,
      R => '0'
    );
\sum_mantissa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[9]_i_1__2_n_0\,
      Q => \sum_mantissa_reg_n_0_[9]\,
      R => '0'
    );
\sum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[0]\,
      Q => \sum_reg[31]_0\(0),
      R => '0'
    );
\sum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[10]\,
      Q => \sum_reg[31]_0\(10),
      R => '0'
    );
\sum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[11]\,
      Q => \sum_reg[31]_0\(11),
      R => '0'
    );
\sum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[12]\,
      Q => \sum_reg[31]_0\(12),
      R => '0'
    );
\sum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[13]\,
      Q => \sum_reg[31]_0\(13),
      R => '0'
    );
\sum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[14]\,
      Q => \sum_reg[31]_0\(14),
      R => '0'
    );
\sum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[15]\,
      Q => \sum_reg[31]_0\(15),
      R => '0'
    );
\sum_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[16]\,
      Q => \sum_reg[31]_0\(16),
      R => '0'
    );
\sum_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[17]\,
      Q => \sum_reg[31]_0\(17),
      R => '0'
    );
\sum_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[18]\,
      Q => \sum_reg[31]_0\(18),
      R => '0'
    );
\sum_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[19]\,
      Q => \sum_reg[31]_0\(19),
      R => '0'
    );
\sum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[1]\,
      Q => \sum_reg[31]_0\(1),
      R => '0'
    );
\sum_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[20]\,
      Q => \sum_reg[31]_0\(20),
      R => '0'
    );
\sum_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[21]\,
      Q => \sum_reg[31]_0\(21),
      R => '0'
    );
\sum_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[22]\,
      Q => \sum_reg[31]_0\(22),
      R => '0'
    );
\sum_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[0]\,
      Q => \sum_reg[31]_0\(23),
      R => '0'
    );
\sum_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[1]\,
      Q => \sum_reg[31]_0\(24),
      R => '0'
    );
\sum_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[2]\,
      Q => \sum_reg[31]_0\(25),
      R => '0'
    );
\sum_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[3]\,
      Q => \sum_reg[31]_0\(26),
      R => '0'
    );
\sum_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[4]\,
      Q => \sum_reg[31]_0\(27),
      R => '0'
    );
\sum_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[5]\,
      Q => \sum_reg[31]_0\(28),
      R => '0'
    );
\sum_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[6]\,
      Q => \sum_reg[31]_0\(29),
      R => '0'
    );
\sum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[2]\,
      Q => \sum_reg[31]_0\(2),
      R => '0'
    );
\sum_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[7]\,
      Q => \sum_reg[31]_0\(30),
      R => '0'
    );
\sum_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => sum_sgn_reg_n_0,
      Q => \sum_reg[31]_0\(31),
      R => '0'
    );
\sum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[3]\,
      Q => \sum_reg[31]_0\(3),
      R => '0'
    );
\sum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[4]\,
      Q => \sum_reg[31]_0\(4),
      R => '0'
    );
\sum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[5]\,
      Q => \sum_reg[31]_0\(5),
      R => '0'
    );
\sum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[6]\,
      Q => \sum_reg[31]_0\(6),
      R => '0'
    );
\sum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[7]\,
      Q => \sum_reg[31]_0\(7),
      R => '0'
    );
\sum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[8]\,
      Q => \sum_reg[31]_0\(8),
      R => '0'
    );
\sum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[9]\,
      Q => \sum_reg[31]_0\(9),
      R => '0'
    );
\sum_sgn_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBBBB00808888"
    )
        port map (
      I0 => sum_sgn,
      I1 => \A_exp[7]_i_2__0_n_0\,
      I2 => state(1),
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \FSM_sequential_state[2]_i_4__1_n_0\,
      I5 => sum_sgn_reg_n_0,
      O => \sum_sgn_i_1__2_n_0\
    );
\sum_sgn_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB84700"
    )
        port map (
      I0 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      I2 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I3 => B_sgn,
      I4 => A_sgn_reg_n_0,
      O => sum_sgn
    );
sum_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \sum_sgn_i_1__2_n_0\,
      Q => sum_sgn_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Control_0_0_FPU_adder_8 is
  port (
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sum_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    clk : in STD_LOGIC;
    A_sgn_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mul_done : in STD_LOGIC;
    \FSM_sequential_cur_state_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    start_delta : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    \B_mantissa_reg[3]_0\ : in STD_LOGIC;
    \B_mantissa_reg[6]_0\ : in STD_LOGIC;
    \B_mantissa_reg[7]_0\ : in STD_LOGIC;
    \B_mantissa_reg[5]_0\ : in STD_LOGIC;
    \B_mantissa_reg[21]_0\ : in STD_LOGIC;
    \B_mantissa_reg[17]_0\ : in STD_LOGIC;
    \B_mantissa_reg[16]_0\ : in STD_LOGIC;
    \B_mantissa_reg[15]_0\ : in STD_LOGIC;
    \B_mantissa_reg[14]_0\ : in STD_LOGIC;
    \B_mantissa_reg[13]_0\ : in STD_LOGIC;
    \B_mantissa_reg[11]_0\ : in STD_LOGIC;
    \B_mantissa_reg[9]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Control_0_0_FPU_adder_8 : entity is "FPU_adder";
end design_1_Control_0_0_FPU_adder_8;

architecture STRUCTURE of design_1_Control_0_0_FPU_adder_8 is
  signal A_exp0 : STD_LOGIC;
  signal \A_exp[7]_i_2_n_0\ : STD_LOGIC;
  signal \A_exp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal A_mantissa : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal A_mantissa11_in : STD_LOGIC;
  signal \A_mantissa1_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \A_mantissa1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \A_mantissa1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \A_mantissa1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \A_mantissa1_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \A_mantissa1_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \A_mantissa1_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \A_mantissa5_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \A_mantissa5_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \A_mantissa5_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \A_mantissa5_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \A_mantissa5_carry__0_n_0\ : STD_LOGIC;
  signal \A_mantissa5_carry__0_n_1\ : STD_LOGIC;
  signal \A_mantissa5_carry__0_n_2\ : STD_LOGIC;
  signal \A_mantissa5_carry__0_n_3\ : STD_LOGIC;
  signal A_mantissa5_carry_i_1_n_0 : STD_LOGIC;
  signal A_mantissa5_carry_i_2_n_0 : STD_LOGIC;
  signal A_mantissa5_carry_i_3_n_0 : STD_LOGIC;
  signal A_mantissa5_carry_i_4_n_0 : STD_LOGIC;
  signal A_mantissa5_carry_n_0 : STD_LOGIC;
  signal A_mantissa5_carry_n_1 : STD_LOGIC;
  signal A_mantissa5_carry_n_2 : STD_LOGIC;
  signal A_mantissa5_carry_n_3 : STD_LOGIC;
  signal A_mantissa60 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \A_mantissa[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[0]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_11__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_4__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_5__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_6__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_7__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[10]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_5__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_6__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_7__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_11__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_6__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_7__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[12]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_4__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_5__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_6__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_7__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[13]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_11__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_4__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_5__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_6__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_7__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_8__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[14]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_11__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_4__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_6__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_7__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_8__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[15]_i_9__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_11__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_12__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_13_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_4__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_6__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_7__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_8__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[16]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_11__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_13_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_14_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_15_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_16__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_17__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_4__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_5__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_7__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[17]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_5__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_6__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_8__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[18]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_5__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_6__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_7__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[19]_i_8__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[1]_i_8_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_6__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_7__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_8__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[20]_i_9__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_11__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_12__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_13__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_5__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_6__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_7__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[21]_i_9_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_10__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_11__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_12__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_13__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_5__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_6__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_7__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_8__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[22]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_2__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[23]_i_5__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_11__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_12__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_13__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_14__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_15__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_16__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_18__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_19__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_20__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_21__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_22__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_23__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_24__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_25__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_26__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_6__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_7__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[24]_i_9__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_11__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_12_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_3__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_10_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_11_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_7_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_8__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_3__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_5__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_6_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[5]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_4__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_5__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[6]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_5__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_6__2_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[8]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_10__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_11__0_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_4__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_5__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_6__3_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_7__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_8__1_n_0\ : STD_LOGIC;
  signal \A_mantissa[9]_i_9__0_n_0\ : STD_LOGIC;
  signal \A_mantissa_reg[24]_i_17_n_3\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[23]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[24]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \A_mantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal A_sgn_reg_n_0 : STD_LOGIC;
  signal B_exp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B_mantissa : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \B_mantissa5_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \B_mantissa5_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \B_mantissa5_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \B_mantissa5_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \B_mantissa5_carry__0_n_0\ : STD_LOGIC;
  signal \B_mantissa5_carry__0_n_1\ : STD_LOGIC;
  signal \B_mantissa5_carry__0_n_2\ : STD_LOGIC;
  signal \B_mantissa5_carry__0_n_3\ : STD_LOGIC;
  signal B_mantissa5_carry_i_1_n_0 : STD_LOGIC;
  signal B_mantissa5_carry_i_2_n_0 : STD_LOGIC;
  signal B_mantissa5_carry_i_3_n_0 : STD_LOGIC;
  signal B_mantissa5_carry_i_4_n_0 : STD_LOGIC;
  signal B_mantissa5_carry_n_0 : STD_LOGIC;
  signal B_mantissa5_carry_n_1 : STD_LOGIC;
  signal B_mantissa5_carry_n_2 : STD_LOGIC;
  signal B_mantissa5_carry_n_3 : STD_LOGIC;
  signal B_mantissa60 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \B_mantissa[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[0]_i_5_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_11__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_12__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_7__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[10]_i_9__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_11__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_3__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_5__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_7__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_10__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_11__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_12__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_13_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_6__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_7__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[12]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_5__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_6__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_7__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[13]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_11__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_12__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_5__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_6__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_7__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_8__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[14]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_11__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_6__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_7__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_8__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_11__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_12__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_13_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_6__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_8__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[16]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_11__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_12_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_13_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_14_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_15_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_16__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_17__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_18__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_5__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_7__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_8__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[17]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_2__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_5__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_6__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_7__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_8__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[18]_i_9__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_5__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_6__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_7__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[19]_i_8__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_5__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[1]_i_8_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_6__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_7__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_8__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[20]_i_9__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_11__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_12__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_3__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_4__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_5__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_6__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_7__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[21]_i_9_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_10__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_2__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_5__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_6__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_7__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_8__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[22]_i_9__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_2__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[23]_i_5__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_10__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_11__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_12__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_13__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_15__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_16__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_17__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_18__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_19__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_20__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_21__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_22__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_23_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_24__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_25__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_26_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_27_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_28__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_29__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_3__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_5__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_6__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_7__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_8__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[24]_i_9__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_6_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_7__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_8__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_8__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_4__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_5__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_6__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[5]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_4__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_5__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_6__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_8__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[6]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_11_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_5__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_6__2_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_10_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[8]_i_9__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_3__3_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_5__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_6__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_7__1_n_0\ : STD_LOGIC;
  signal \B_mantissa[9]_i_8__1_n_0\ : STD_LOGIC;
  signal \B_mantissa_reg[24]_i_14_n_3\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[23]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[24]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \B_mantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal B_sgn : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal adder_done : STD_LOGIC;
  signal \i__carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal in18 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_0\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_1\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_2\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_3\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_4\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_5\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_6\ : STD_LOGIC;
  signal \p_0_out_inferred__5/i__carry_n_7\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal rst_adder : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sum0 : STD_LOGIC;
  signal sum_exp0 : STD_LOGIC;
  signal \sum_exp[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_exp[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_exp[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_exp[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_exp[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_exp[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_exp[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_7_n_0\ : STD_LOGIC;
  signal \sum_exp[7]_i_8_n_0\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_exp_reg_n_0_[7]\ : STD_LOGIC;
  signal sum_mantissa0 : STD_LOGIC;
  signal \sum_mantissa0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__0_n_1\ : STD_LOGIC;
  signal \sum_mantissa0_carry__0_n_2\ : STD_LOGIC;
  signal \sum_mantissa0_carry__0_n_3\ : STD_LOGIC;
  signal \sum_mantissa0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__1_n_1\ : STD_LOGIC;
  signal \sum_mantissa0_carry__1_n_2\ : STD_LOGIC;
  signal \sum_mantissa0_carry__1_n_3\ : STD_LOGIC;
  signal \sum_mantissa0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__2_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__2_n_1\ : STD_LOGIC;
  signal \sum_mantissa0_carry__2_n_2\ : STD_LOGIC;
  signal \sum_mantissa0_carry__2_n_3\ : STD_LOGIC;
  signal \sum_mantissa0_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__3_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__3_n_1\ : STD_LOGIC;
  signal \sum_mantissa0_carry__3_n_2\ : STD_LOGIC;
  signal \sum_mantissa0_carry__3_n_3\ : STD_LOGIC;
  signal \sum_mantissa0_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__4_n_0\ : STD_LOGIC;
  signal \sum_mantissa0_carry__4_n_1\ : STD_LOGIC;
  signal \sum_mantissa0_carry__4_n_2\ : STD_LOGIC;
  signal \sum_mantissa0_carry__4_n_3\ : STD_LOGIC;
  signal \sum_mantissa0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal sum_mantissa0_carry_i_1_n_0 : STD_LOGIC;
  signal sum_mantissa0_carry_i_6_n_0 : STD_LOGIC;
  signal sum_mantissa0_carry_i_7_n_0 : STD_LOGIC;
  signal sum_mantissa0_carry_i_8_n_0 : STD_LOGIC;
  signal sum_mantissa0_carry_i_9_n_0 : STD_LOGIC;
  signal sum_mantissa0_carry_n_0 : STD_LOGIC;
  signal sum_mantissa0_carry_n_1 : STD_LOGIC;
  signal sum_mantissa0_carry_n_2 : STD_LOGIC;
  signal sum_mantissa0_carry_n_3 : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \sum_mantissa1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \sum_mantissa[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[17]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[18]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[21]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[22]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal sum_sgn : STD_LOGIC;
  signal \sum_sgn_i_1__1_n_0\ : STD_LOGIC;
  signal sum_sgn_reg_n_0 : STD_LOGIC;
  signal \NLW_A_mantissa1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_A_mantissa1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_A_mantissa_reg[24]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_A_mantissa_reg[24]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_mantissa_reg[24]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_mantissa_reg[24]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_inferred__5/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_inferred__5/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sum_mantissa0_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa0_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_mantissa1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa1_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_mantissa1_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \A_mantissa[0]_i_3__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_11__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_12\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_5__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \A_mantissa[10]_i_7__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_10__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_2__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_3__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \A_mantissa[11]_i_8__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_11__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_2__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_4__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_5__1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \A_mantissa[12]_i_7__3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_2__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_4__3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_7__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \A_mantissa[13]_i_9__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_11__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_2__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_4__3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \A_mantissa[14]_i_7__3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_10__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_11__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_2__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_4__3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \A_mantissa[15]_i_5__1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_11__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_12__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_2__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_4__3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \A_mantissa[16]_i_6__3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \A_mantissa[17]_i_14\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \A_mantissa[17]_i_15\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \A_mantissa[17]_i_2__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \A_mantissa[17]_i_4__3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_4__1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \A_mantissa[18]_i_7__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \A_mantissa[19]_i_7__1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \A_mantissa[1]_i_7__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \A_mantissa[20]_i_5__1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \A_mantissa[20]_i_8__1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_13__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_2__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_7__1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \A_mantissa[21]_i_8__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \A_mantissa[22]_i_11__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \A_mantissa[22]_i_12__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \A_mantissa[22]_i_13__3\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \A_mantissa[22]_i_6__1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \A_mantissa[22]_i_7__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \A_mantissa[23]_i_3__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_10__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_11__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_12__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_13__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_15__3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_18__1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_20__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_21__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_22__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_23__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_24__1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_25__1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_26__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_7__3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_8__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \A_mantissa[24]_i_9__3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_12\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_7\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \A_mantissa[2]_i_9__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \A_mantissa[3]_i_10\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \A_mantissa[3]_i_3__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \A_mantissa[3]_i_9__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_11\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_4__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_6\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_8__2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \A_mantissa[4]_i_9__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \A_mantissa[5]_i_2__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \A_mantissa[5]_i_4__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \A_mantissa[5]_i_6\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \A_mantissa[5]_i_8__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \A_mantissa[6]_i_7__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \A_mantissa[6]_i_8__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \A_mantissa[7]_i_2__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \A_mantissa[7]_i_3__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \A_mantissa[7]_i_8__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_5__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_6__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \A_mantissa[8]_i_7__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_11__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \A_mantissa[9]_i_2__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \B_mantissa[10]_i_12__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \B_mantissa[10]_i_5__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \B_mantissa[10]_i_7__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \B_mantissa[10]_i_8__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_11__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_6__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_7__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_9__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_13\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_3__1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_4__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_6__1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_8__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_9__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_10__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_4__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_5__1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_8__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_4__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_5__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_7__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \B_mantissa[15]_i_10__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \B_mantissa[15]_i_4__1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \B_mantissa[15]_i_5__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_12__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_4__1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_5__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_8__3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \B_mantissa[17]_i_12\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \B_mantissa[17]_i_16__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \B_mantissa[17]_i_18__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \B_mantissa[17]_i_4__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \B_mantissa[17]_i_6__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_10__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_4__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_7__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \B_mantissa[18]_i_9__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \B_mantissa[19]_i_2__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \B_mantissa[19]_i_7__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \B_mantissa[1]_i_2__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \B_mantissa[1]_i_8\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \B_mantissa[20]_i_5__1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \B_mantissa[20]_i_8__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \B_mantissa[21]_i_12__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \B_mantissa[21]_i_7__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_10__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_11\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_5__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \B_mantissa[22]_i_9__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \B_mantissa[23]_i_3__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_12__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_13__3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_15__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_16__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_18__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_21__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_22__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_23\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_24__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_25__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_27\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_28__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_29__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \B_mantissa[24]_i_4__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \B_mantissa[2]_i_5__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \B_mantissa[2]_i_9__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \B_mantissa[3]_i_4__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \B_mantissa[3]_i_9__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_4__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_7__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_8__2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \B_mantissa[4]_i_9__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \B_mantissa[5]_i_5__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \B_mantissa[5]_i_8__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \B_mantissa[6]_i_10\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \B_mantissa[6]_i_3__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \B_mantissa[6]_i_7__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \B_mantissa[6]_i_8__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \B_mantissa[7]_i_10__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \B_mantissa[7]_i_3__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_5__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_6__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \B_mantissa[8]_i_8__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_8__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \FSM_sequential_cur_state[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \FSM_sequential_cur_state[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_5__1\ : label is "soft_lutpair51";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "align_state:001,addition_state:010,output_state:100,normalize_state:011,wait_state:000,iSTATE:101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "align_state:001,addition_state:010,output_state:100,normalize_state:011,wait_state:000,iSTATE:101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "align_state:001,addition_state:010,output_state:100,normalize_state:011,wait_state:000,iSTATE:101";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_inferred__5/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_inferred__5/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sum_mantissa0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of sum_mantissa0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa0_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa0_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa0_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa0_carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sum_mantissa0_carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \sum_mantissa1_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sum_mantissa1_inferred__0/i__carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sum_mantissa1_inferred__0/i__carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sum_mantissa1_inferred__0/i__carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \sum_mantissa[0]_i_2__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sum_mantissa[23]_i_2__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sum_mantissa[24]_i_3__1\ : label is "soft_lutpair76";
begin
  \FSM_sequential_state_reg[0]_0\(0) <= \^fsm_sequential_state_reg[0]_0\(0);
\A_exp[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \A_exp[7]_i_2_n_0\,
      I1 => state(1),
      I2 => mul_done,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      O => A_exp0
    );
\A_exp[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => \FSM_sequential_cur_state_reg[2]\(2),
      I1 => \FSM_sequential_cur_state_reg[2]\(1),
      I2 => \FSM_sequential_state_reg[2]_0\,
      I3 => state(2),
      O => \A_exp[7]_i_2_n_0\
    );
\A_exp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(23),
      Q => \A_exp__0\(0),
      R => '0'
    );
\A_exp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(24),
      Q => \A_exp__0\(1),
      R => '0'
    );
\A_exp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(25),
      Q => \A_exp__0\(2),
      R => '0'
    );
\A_exp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(26),
      Q => \A_exp__0\(3),
      R => '0'
    );
\A_exp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(27),
      Q => \A_exp__0\(4),
      R => '0'
    );
\A_exp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(28),
      Q => \A_exp__0\(5),
      R => '0'
    );
\A_exp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(29),
      Q => \A_exp__0\(6),
      R => '0'
    );
\A_exp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(30),
      Q => \A_exp__0\(7),
      R => '0'
    );
\A_mantissa1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \A_mantissa1_inferred__1/i__carry_n_0\,
      CO(2) => \A_mantissa1_inferred__1/i__carry_n_1\,
      CO(1) => \A_mantissa1_inferred__1/i__carry_n_2\,
      CO(0) => \A_mantissa1_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1_n_0\,
      DI(2) => \i__carry_i_2_n_0\,
      DI(1) => \i__carry_i_3_n_0\,
      DI(0) => \i__carry_i_4_n_0\,
      O(3 downto 0) => \NLW_A_mantissa1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__1_n_0\,
      S(2) => \i__carry_i_6__1_n_0\,
      S(1) => \i__carry_i_7__1_n_0\,
      S(0) => \i__carry_i_8__1_n_0\
    );
\A_mantissa1_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => A_mantissa11_in,
      CO(2) => \A_mantissa1_inferred__2/i__carry_n_1\,
      CO(1) => \A_mantissa1_inferred__2/i__carry_n_2\,
      CO(0) => \A_mantissa1_inferred__2/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__0_n_0\,
      DI(2) => \i__carry_i_2__0_n_0\,
      DI(1) => \i__carry_i_3__0_n_0\,
      DI(0) => \i__carry_i_4__0_n_0\,
      O(3 downto 0) => \NLW_A_mantissa1_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5_n_0\,
      S(2) => \i__carry_i_6_n_0\,
      S(1) => \i__carry_i_7_n_0\,
      S(0) => \i__carry_i_8_n_0\
    );
A_mantissa5_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => A_mantissa5_carry_n_0,
      CO(2) => A_mantissa5_carry_n_1,
      CO(1) => A_mantissa5_carry_n_2,
      CO(0) => A_mantissa5_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B_exp(3 downto 0),
      O(3 downto 0) => A_mantissa60(3 downto 0),
      S(3) => A_mantissa5_carry_i_1_n_0,
      S(2) => A_mantissa5_carry_i_2_n_0,
      S(1) => A_mantissa5_carry_i_3_n_0,
      S(0) => A_mantissa5_carry_i_4_n_0
    );
\A_mantissa5_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => A_mantissa5_carry_n_0,
      CO(3) => \A_mantissa5_carry__0_n_0\,
      CO(2) => \A_mantissa5_carry__0_n_1\,
      CO(1) => \A_mantissa5_carry__0_n_2\,
      CO(0) => \A_mantissa5_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B_exp(7 downto 4),
      O(3 downto 0) => A_mantissa60(7 downto 4),
      S(3) => \A_mantissa5_carry__0_i_1_n_0\,
      S(2) => \A_mantissa5_carry__0_i_2_n_0\,
      S(1) => \A_mantissa5_carry__0_i_3_n_0\,
      S(0) => \A_mantissa5_carry__0_i_4_n_0\
    );
\A_mantissa5_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(7),
      I1 => \A_exp__0\(7),
      O => \A_mantissa5_carry__0_i_1_n_0\
    );
\A_mantissa5_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      O => \A_mantissa5_carry__0_i_2_n_0\
    );
\A_mantissa5_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(5),
      I1 => \A_exp__0\(5),
      O => \A_mantissa5_carry__0_i_3_n_0\
    );
\A_mantissa5_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      O => \A_mantissa5_carry__0_i_4_n_0\
    );
A_mantissa5_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(3),
      I1 => \A_exp__0\(3),
      O => A_mantissa5_carry_i_1_n_0
    );
A_mantissa5_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      O => A_mantissa5_carry_i_2_n_0
    );
A_mantissa5_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(1),
      I1 => \A_exp__0\(1),
      O => A_mantissa5_carry_i_3_n_0
    );
A_mantissa5_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      O => A_mantissa5_carry_i_4_n_0
    );
\A_mantissa[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAFFFF8AAA0000"
    )
        port map (
      I0 => \A_mantissa[0]_i_2__1_n_0\,
      I1 => \A_mantissa[0]_i_3__1_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[0]_i_4__0_n_0\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => A_sgn_reg_0(0),
      O => A_mantissa(0)
    );
\A_mantissa[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A808A808A80"
    )
        port map (
      I0 => \A_mantissa[21]_i_12__0_n_0\,
      I1 => \A_mantissa[1]_i_4__1_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[0]_i_5__2_n_0\,
      I4 => \A_mantissa[24]_i_10__0_n_0\,
      I5 => \A_mantissa_reg_n_0_[0]\,
      O => \A_mantissa[0]_i_2__1_n_0\
    );
\A_mantissa[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(3),
      I3 => A_mantissa60(4),
      O => \A_mantissa[0]_i_3__1_n_0\
    );
\A_mantissa[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFF44400000"
    )
        port map (
      I0 => \A_mantissa[2]_i_7_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(4),
      I5 => \A_mantissa[21]_i_12__0_n_0\,
      O => \A_mantissa[0]_i_4__0_n_0\
    );
\A_mantissa[0]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \A_mantissa[2]_i_11__0_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[2]_i_12_n_0\,
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[4]_i_11_n_0\,
      I5 => \A_mantissa[0]_i_6_n_0\,
      O => \A_mantissa[0]_i_5__2_n_0\
    );
\A_mantissa[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => \A_mantissa_reg_n_0_[8]\,
      I2 => A_mantissa60(3),
      I3 => \A_mantissa_reg_n_0_[16]\,
      I4 => A_mantissa60(4),
      I5 => \A_mantissa_reg_n_0_[0]\,
      O => \A_mantissa[0]_i_6_n_0\
    );
\A_mantissa[10]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B080"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[7]\,
      I1 => \A_mantissa[4]_i_6_n_0\,
      I2 => \A_mantissa[22]_i_5__1_n_0\,
      I3 => \A_mantissa_reg_n_0_[3]\,
      I4 => \A_mantissa[2]_i_8__0_n_0\,
      O => \A_mantissa[10]_i_10__0_n_0\
    );
\A_mantissa[10]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFDD"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[12]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => A_mantissa60(3),
      O => \A_mantissa[10]_i_11__0_n_0\
    );
\A_mantissa[10]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5F3"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[18]\,
      I1 => \A_mantissa_reg_n_0_[10]\,
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(3),
      O => \A_mantissa[10]_i_12_n_0\
    );
\A_mantissa[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F4F4F4F"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => A_sgn_reg_0(10),
      I2 => \A_mantissa[10]_i_2__1_n_0\,
      I3 => \A_mantissa[10]_i_3__0_n_0\,
      I4 => \A_mantissa[10]_i_4__3_n_0\,
      I5 => \A_mantissa[10]_i_5__1_n_0\,
      O => A_mantissa(10)
    );
\A_mantissa[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0057FFFF"
    )
        port map (
      I0 => \A_mantissa[12]_i_7__3_n_0\,
      I1 => \A_mantissa[12]_i_8__0_n_0\,
      I2 => \A_mantissa[22]_i_7__1_n_0\,
      I3 => \A_mantissa_reg_n_0_[10]\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \A_mantissa[10]_i_6__1_n_0\,
      O => \A_mantissa[10]_i_2__1_n_0\
    );
\A_mantissa[10]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => \A_mantissa[11]_i_7__1_n_0\,
      I1 => \A_mantissa[2]_i_3__3_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[10]_i_7__1_n_0\,
      O => \A_mantissa[10]_i_3__0_n_0\
    );
\A_mantissa[10]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B8FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[10]_i_8__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[10]_i_9__0_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[11]_i_8__0_n_0\,
      I5 => \A_mantissa[21]_i_12__0_n_0\,
      O => \A_mantissa[10]_i_4__3_n_0\
    );
\A_mantissa[10]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AA8"
    )
        port map (
      I0 => \A_mantissa[12]_i_7__3_n_0\,
      I1 => \A_mantissa[12]_i_8__0_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(1),
      O => \A_mantissa[10]_i_5__1_n_0\
    );
\A_mantissa[10]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2008888800088888"
    )
        port map (
      I0 => \A_mantissa[0]_i_4__0_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(3),
      I5 => A_mantissa60(0),
      O => \A_mantissa[10]_i_6__1_n_0\
    );
\A_mantissa[10]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[10]_i_10__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[12]_i_10__0_n_0\,
      O => \A_mantissa[10]_i_7__1_n_0\
    );
\A_mantissa[10]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F3FFFFF5F30000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => \A_mantissa_reg_n_0_[16]\,
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[10]_i_11__0_n_0\,
      O => \A_mantissa[10]_i_8__0_n_0\
    );
\A_mantissa[10]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDCFDDFFFF0000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[14]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[10]_i_12_n_0\,
      I5 => A_mantissa60(2),
      O => \A_mantissa[10]_i_9__0_n_0\
    );
\A_mantissa[11]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[19]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[11]\,
      I3 => A_mantissa60(4),
      O => \A_mantissa[11]_i_10__0_n_0\
    );
\A_mantissa[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \A_mantissa[11]_i_2__1_n_0\,
      I1 => \A_mantissa[11]_i_3__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[11]\,
      I3 => \A_mantissa[11]_i_4__1_n_0\,
      I4 => \A_mantissa[11]_i_5__1_n_0\,
      I5 => \A_mantissa[11]_i_6__1_n_0\,
      O => A_mantissa(11)
    );
\A_mantissa[11]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(11),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[11]_i_2__1_n_0\
    );
\A_mantissa[11]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \A_mantissa[12]_i_7__3_n_0\,
      I1 => \A_mantissa[12]_i_8__0_n_0\,
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      O => \A_mantissa[11]_i_3__0_n_0\
    );
\A_mantissa[11]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"622A0000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[0]_i_4__0_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[11]_i_4__1_n_0\
    );
\A_mantissa[11]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC000023200000"
    )
        port map (
      I0 => \A_mantissa[12]_i_10__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[14]_i_10__0_n_0\,
      I4 => \A_mantissa[2]_i_3__3_n_0\,
      I5 => \A_mantissa[11]_i_7__1_n_0\,
      O => \A_mantissa[11]_i_5__1_n_0\
    );
\A_mantissa[11]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \A_mantissa[11]_i_8__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[12]_i_11__0_n_0\,
      I3 => \A_mantissa[21]_i_12__0_n_0\,
      O => \A_mantissa[11]_i_6__1_n_0\
    );
\A_mantissa[11]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[9]_i_8__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[13]_i_8__0_n_0\,
      O => \A_mantissa[11]_i_7__1_n_0\
    );
\A_mantissa[11]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \A_mantissa[13]_i_10__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[11]_i_9__0_n_0\,
      O => \A_mantissa[11]_i_8__0_n_0\
    );
\A_mantissa[11]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[15]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[11]_i_10__0_n_0\,
      O => \A_mantissa[11]_i_9__0_n_0\
    );
\A_mantissa[12]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00A000C000C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => \A_mantissa_reg_n_0_[1]\,
      I2 => \A_mantissa[4]_i_6_n_0\,
      I3 => \A_mantissa[2]_i_8__0_n_0\,
      I4 => \A_mantissa_reg_n_0_[5]\,
      I5 => \A_mantissa[22]_i_5__1_n_0\,
      O => \A_mantissa[12]_i_10__0_n_0\
    );
\A_mantissa[12]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[14]_i_12_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[10]_i_8__0_n_0\,
      O => \A_mantissa[12]_i_11__0_n_0\
    );
\A_mantissa[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABABAA"
    )
        port map (
      I0 => \A_mantissa[12]_i_2__1_n_0\,
      I1 => \A_mantissa[12]_i_3__0_n_0\,
      I2 => \A_mantissa[12]_i_4__1_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[12]_i_5__1_n_0\,
      I5 => \A_mantissa[12]_i_6__1_n_0\,
      O => A_mantissa(12)
    );
\A_mantissa[12]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(12),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[12]_i_2__1_n_0\
    );
\A_mantissa[12]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07FF"
    )
        port map (
      I0 => \A_mantissa[12]_i_7__3_n_0\,
      I1 => \A_mantissa[12]_i_8__0_n_0\,
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \A_mantissa[12]_i_9__0_n_0\,
      O => \A_mantissa[12]_i_3__0_n_0\
    );
\A_mantissa[12]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04C4FFFF"
    )
        port map (
      I0 => \A_mantissa[12]_i_10__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[14]_i_10__0_n_0\,
      I4 => \A_mantissa[2]_i_3__3_n_0\,
      O => \A_mantissa[12]_i_4__1_n_0\
    );
\A_mantissa[12]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[13]_i_8__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[15]_i_8__1_n_0\,
      O => \A_mantissa[12]_i_5__1_n_0\
    );
\A_mantissa[12]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B100FFFFFFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => \A_mantissa[12]_i_11__0_n_0\,
      I2 => \A_mantissa[13]_i_9__0_n_0\,
      I3 => \A_mantissa[21]_i_12__0_n_0\,
      I4 => \A_mantissa[12]_i_8__0_n_0\,
      I5 => \A_mantissa[12]_i_7__3_n_0\,
      O => \A_mantissa[12]_i_6__1_n_0\
    );
\A_mantissa[12]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \A_mantissa[24]_i_10__0_n_0\,
      I1 => \A_mantissa[22]_i_5__1_n_0\,
      I2 => A_mantissa60(4),
      I3 => \A_mantissa[24]_i_8__0_n_0\,
      O => \A_mantissa[12]_i_7__3_n_0\
    );
\A_mantissa[12]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBD5F7DFFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(3),
      I5 => \A_mantissa[24]_i_8__0_n_0\,
      O => \A_mantissa[12]_i_8__0_n_0\
    );
\A_mantissa[12]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AA880002AA8000"
    )
        port map (
      I0 => \A_mantissa[0]_i_4__0_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[12]_i_9__0_n_0\
    );
\A_mantissa[13]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[17]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa_reg_n_0_[13]\,
      I5 => A_mantissa60(4),
      O => \A_mantissa[13]_i_10__0_n_0\
    );
\A_mantissa[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABABAA"
    )
        port map (
      I0 => \A_mantissa[13]_i_2__1_n_0\,
      I1 => \A_mantissa[13]_i_3__1_n_0\,
      I2 => \A_mantissa[13]_i_4__3_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[14]_i_5__1_n_0\,
      I5 => \A_mantissa[13]_i_5__1_n_0\,
      O => A_mantissa(13)
    );
\A_mantissa[13]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(13),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[13]_i_2__1_n_0\
    );
\A_mantissa[13]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1FFF1F"
    )
        port map (
      I0 => \A_mantissa[13]_i_6__3_n_0\,
      I1 => \A_mantissa_reg_n_0_[13]\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \A_mantissa[0]_i_4__0_n_0\,
      I4 => \A_mantissa[13]_i_7__1_n_0\,
      O => \A_mantissa[13]_i_3__1_n_0\
    );
\A_mantissa[13]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04C4FFFF"
    )
        port map (
      I0 => \A_mantissa[13]_i_8__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[15]_i_8__1_n_0\,
      I4 => \A_mantissa[2]_i_3__3_n_0\,
      O => \A_mantissa[13]_i_4__3_n_0\
    );
\A_mantissa[13]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55DDD5D5"
    )
        port map (
      I0 => \A_mantissa[13]_i_6__3_n_0\,
      I1 => \A_mantissa[21]_i_12__0_n_0\,
      I2 => \A_mantissa[13]_i_9__0_n_0\,
      I3 => \A_mantissa[14]_i_11__0_n_0\,
      I4 => A_mantissa60(0),
      O => \A_mantissa[13]_i_5__1_n_0\
    );
\A_mantissa[13]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540000FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[24]_i_10__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(3),
      I5 => \A_mantissa[16]_i_7__1_n_0\,
      O => \A_mantissa[13]_i_6__3_n_0\
    );
\A_mantissa[13]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"99D5"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      O => \A_mantissa[13]_i_7__1_n_0\
    );
\A_mantissa[13]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00A000C000C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[10]\,
      I1 => \A_mantissa_reg_n_0_[2]\,
      I2 => \A_mantissa[4]_i_6_n_0\,
      I3 => \A_mantissa[2]_i_8__0_n_0\,
      I4 => \A_mantissa_reg_n_0_[6]\,
      I5 => \A_mantissa[22]_i_5__1_n_0\,
      O => \A_mantissa[13]_i_8__0_n_0\
    );
\A_mantissa[13]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[15]_i_12_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[13]_i_10__0_n_0\,
      O => \A_mantissa[13]_i_9__0_n_0\
    );
\A_mantissa[14]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00A000C000C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[11]\,
      I1 => \A_mantissa_reg_n_0_[3]\,
      I2 => \A_mantissa[4]_i_6_n_0\,
      I3 => \A_mantissa[2]_i_8__0_n_0\,
      I4 => \A_mantissa_reg_n_0_[7]\,
      I5 => \A_mantissa[22]_i_5__1_n_0\,
      O => \A_mantissa[14]_i_10__0_n_0\
    );
\A_mantissa[14]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[16]_i_13_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[14]_i_12_n_0\,
      O => \A_mantissa[14]_i_11__0_n_0\
    );
\A_mantissa[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFFFF47FF47"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[18]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[14]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[22]\,
      I5 => A_mantissa60(3),
      O => \A_mantissa[14]_i_12_n_0\
    );
\A_mantissa[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAAABAB"
    )
        port map (
      I0 => \A_mantissa[14]_i_2__1_n_0\,
      I1 => \A_mantissa[14]_i_3__1_n_0\,
      I2 => \A_mantissa[14]_i_4__3_n_0\,
      I3 => \A_mantissa[14]_i_5__1_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[14]_i_6__1_n_0\,
      O => A_mantissa(14)
    );
\A_mantissa[14]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(14),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[14]_i_2__1_n_0\
    );
\A_mantissa[14]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BF00BF00FFFF"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      I2 => \A_mantissa[14]_i_7__3_n_0\,
      I3 => \A_mantissa[14]_i_8__1_n_0\,
      I4 => \A_mantissa[14]_i_9__0_n_0\,
      I5 => \A_mantissa_reg_n_0_[14]\,
      O => \A_mantissa[14]_i_3__1_n_0\
    );
\A_mantissa[14]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1013FFFF"
    )
        port map (
      I0 => \A_mantissa[15]_i_8__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[17]_i_9_n_0\,
      I4 => \A_mantissa[2]_i_3__3_n_0\,
      O => \A_mantissa[14]_i_4__3_n_0\
    );
\A_mantissa[14]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[14]_i_10__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[16]_i_8__1_n_0\,
      O => \A_mantissa[14]_i_5__1_n_0\
    );
\A_mantissa[14]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AFFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_12__0_n_0\,
      I1 => \A_mantissa[15]_i_9__1_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[14]_i_11__0_n_0\,
      I4 => \A_mantissa[14]_i_9__0_n_0\,
      O => \A_mantissa[14]_i_6__1_n_0\
    );
\A_mantissa[14]_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(3),
      O => \A_mantissa[14]_i_7__3_n_0\
    );
\A_mantissa[14]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666A0000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[21]_i_12__0_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[14]_i_8__1_n_0\
    );
\A_mantissa[14]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020FFFFFF"
    )
        port map (
      I0 => \A_mantissa[22]_i_7__1_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[22]_i_5__1_n_0\,
      I3 => \A_mantissa[22]_i_6__1_n_0\,
      I4 => \A_mantissa[21]_i_12__0_n_0\,
      I5 => \A_mantissa[24]_i_10__0_n_0\,
      O => \A_mantissa[14]_i_9__0_n_0\
    );
\A_mantissa[15]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => A_mantissa60(2),
      O => \A_mantissa[15]_i_10__0_n_0\
    );
\A_mantissa[15]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[8]\,
      I1 => \A_mantissa[22]_i_5__1_n_0\,
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => \A_mantissa[2]_i_8__0_n_0\,
      O => \A_mantissa[15]_i_11__0_n_0\
    );
\A_mantissa[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[19]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => A_mantissa60(3),
      I4 => \A_mantissa_reg_n_0_[15]\,
      I5 => A_mantissa60(4),
      O => \A_mantissa[15]_i_12_n_0\
    );
\A_mantissa[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAAABAB"
    )
        port map (
      I0 => \A_mantissa[15]_i_2__1_n_0\,
      I1 => \A_mantissa[15]_i_3__1_n_0\,
      I2 => \A_mantissa[15]_i_4__3_n_0\,
      I3 => \A_mantissa[15]_i_5__1_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[15]_i_6__1_n_0\,
      O => A_mantissa(15)
    );
\A_mantissa[15]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(15),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[15]_i_2__1_n_0\
    );
\A_mantissa[15]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1FFF1F"
    )
        port map (
      I0 => \A_mantissa[15]_i_7__3_n_0\,
      I1 => \A_mantissa_reg_n_0_[15]\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \A_mantissa[21]_i_12__0_n_0\,
      I4 => \A_mantissa[16]_i_6__3_n_0\,
      O => \A_mantissa[15]_i_3__1_n_0\
    );
\A_mantissa[15]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1013FFFF"
    )
        port map (
      I0 => \A_mantissa[16]_i_8__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[16]_i_9__0_n_0\,
      I4 => \A_mantissa[2]_i_3__3_n_0\,
      O => \A_mantissa[15]_i_4__3_n_0\
    );
\A_mantissa[15]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[15]_i_8__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[17]_i_9_n_0\,
      O => \A_mantissa[15]_i_5__1_n_0\
    );
\A_mantissa[15]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AFFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_12__0_n_0\,
      I1 => \A_mantissa[16]_i_10__0_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[15]_i_9__1_n_0\,
      I4 => \A_mantissa[15]_i_7__3_n_0\,
      O => \A_mantissa[15]_i_6__1_n_0\
    );
\A_mantissa[15]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A877FFFF"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => \A_mantissa[15]_i_10__0_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[21]_i_12__0_n_0\,
      I5 => \A_mantissa[24]_i_10__0_n_0\,
      O => \A_mantissa[15]_i_7__3_n_0\
    );
\A_mantissa[15]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[12]\,
      I1 => \A_mantissa[22]_i_5__1_n_0\,
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \A_mantissa[2]_i_8__0_n_0\,
      I4 => \A_mantissa[4]_i_6_n_0\,
      I5 => \A_mantissa[15]_i_11__0_n_0\,
      O => \A_mantissa[15]_i_8__1_n_0\
    );
\A_mantissa[15]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF470000FF47FFFF"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => \A_mantissa[17]_i_15_n_0\,
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[15]_i_12_n_0\,
      O => \A_mantissa[15]_i_9__1_n_0\
    );
\A_mantissa[16]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[22]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[17]_i_15_n_0\,
      I3 => \A_mantissa_reg_n_0_[18]\,
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[16]_i_13_n_0\,
      O => \A_mantissa[16]_i_10__0_n_0\
    );
\A_mantissa[16]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      O => \A_mantissa[16]_i_11__0_n_0\
    );
\A_mantissa[16]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => \A_mantissa[22]_i_5__1_n_0\,
      I2 => \A_mantissa_reg_n_0_[1]\,
      I3 => \A_mantissa[2]_i_8__0_n_0\,
      O => \A_mantissa[16]_i_12__0_n_0\
    );
\A_mantissa[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCFCFFFFF4477"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[20]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => \A_mantissa_reg_n_0_[16]\,
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(3),
      O => \A_mantissa[16]_i_13_n_0\
    );
\A_mantissa[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABABAA"
    )
        port map (
      I0 => \A_mantissa[16]_i_2__1_n_0\,
      I1 => \A_mantissa[16]_i_3__1_n_0\,
      I2 => \A_mantissa[16]_i_4__3_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[17]_i_5__1_n_0\,
      I5 => \A_mantissa[16]_i_5__1_n_0\,
      O => A_mantissa(16)
    );
\A_mantissa[16]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(16),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[16]_i_2__1_n_0\
    );
\A_mantissa[16]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00FFFFDF00DF00"
    )
        port map (
      I0 => \A_mantissa[16]_i_6__3_n_0\,
      I1 => A_mantissa60(0),
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \A_mantissa[17]_i_7__3_n_0\,
      I4 => \A_mantissa_reg_n_0_[16]\,
      I5 => \A_mantissa[16]_i_7__1_n_0\,
      O => \A_mantissa[16]_i_3__1_n_0\
    );
\A_mantissa[16]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04C4FFFF"
    )
        port map (
      I0 => \A_mantissa[16]_i_8__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[16]_i_9__0_n_0\,
      I4 => \A_mantissa[2]_i_3__3_n_0\,
      O => \A_mantissa[16]_i_4__3_n_0\
    );
\A_mantissa[16]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFFFCCCCCCCC"
    )
        port map (
      I0 => \A_mantissa[22]_i_6__1_n_0\,
      I1 => \A_mantissa[24]_i_10__0_n_0\,
      I2 => \A_mantissa[17]_i_12_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[16]_i_10__0_n_0\,
      I5 => \A_mantissa[21]_i_12__0_n_0\,
      O => \A_mantissa[16]_i_5__1_n_0\
    );
\A_mantissa[16]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9995"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      O => \A_mantissa[16]_i_6__3_n_0\
    );
\A_mantissa[16]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \A_mantissa_reg[24]_i_17_n_3\,
      I1 => A_mantissa60(6),
      I2 => A_mantissa60(5),
      I3 => A_mantissa60(7),
      I4 => A_mantissa60(4),
      I5 => \A_mantissa[16]_i_11__0_n_0\,
      O => \A_mantissa[16]_i_7__1_n_0\
    );
\A_mantissa[16]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[13]\,
      I1 => \A_mantissa[22]_i_5__1_n_0\,
      I2 => \A_mantissa_reg_n_0_[5]\,
      I3 => \A_mantissa[2]_i_8__0_n_0\,
      I4 => \A_mantissa[4]_i_6_n_0\,
      I5 => \A_mantissa[16]_i_12__0_n_0\,
      O => \A_mantissa[16]_i_8__1_n_0\
    );
\A_mantissa[16]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => \A_mantissa[22]_i_5__1_n_0\,
      I2 => \A_mantissa_reg_n_0_[7]\,
      I3 => \A_mantissa[2]_i_8__0_n_0\,
      I4 => \A_mantissa[4]_i_6_n_0\,
      I5 => \A_mantissa[18]_i_7__0_n_0\,
      O => \A_mantissa[16]_i_9__0_n_0\
    );
\A_mantissa[17]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \A_mantissa[22]_i_12__1_n_0\,
      I1 => \A_mantissa[4]_i_6_n_0\,
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => \A_mantissa[22]_i_5__1_n_0\,
      I4 => \A_mantissa_reg_n_0_[4]\,
      I5 => \A_mantissa[2]_i_8__0_n_0\,
      O => \A_mantissa[17]_i_10__0_n_0\
    );
\A_mantissa[17]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[17]_i_15_n_0\,
      I3 => \A_mantissa_reg_n_0_[20]\,
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[17]_i_16__0_n_0\,
      O => \A_mantissa[17]_i_11__0_n_0\
    );
\A_mantissa[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[17]_i_15_n_0\,
      I3 => \A_mantissa_reg_n_0_[19]\,
      I4 => A_mantissa60(1),
      I5 => \A_mantissa[17]_i_17__0_n_0\,
      O => \A_mantissa[17]_i_12_n_0\
    );
\A_mantissa[17]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \A_mantissa_reg[24]_i_17_n_3\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(4),
      I3 => \A_mantissa[17]_i_8__0_n_0\,
      O => \A_mantissa[17]_i_13_n_0\
    );
\A_mantissa[17]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[10]\,
      I1 => \A_mantissa[22]_i_5__1_n_0\,
      I2 => \A_mantissa_reg_n_0_[2]\,
      I3 => \A_mantissa[2]_i_8__0_n_0\,
      O => \A_mantissa[17]_i_14_n_0\
    );
\A_mantissa[17]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(4),
      O => \A_mantissa[17]_i_15_n_0\
    );
\A_mantissa[17]_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[22]\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(3),
      I4 => \A_mantissa_reg_n_0_[18]\,
      O => \A_mantissa[17]_i_16__0_n_0\
    );
\A_mantissa[17]_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF47"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(3),
      O => \A_mantissa[17]_i_17__0_n_0\
    );
\A_mantissa[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAAABAB"
    )
        port map (
      I0 => \A_mantissa[17]_i_2__1_n_0\,
      I1 => \A_mantissa[17]_i_3__1_n_0\,
      I2 => \A_mantissa[17]_i_4__3_n_0\,
      I3 => \A_mantissa[17]_i_5__1_n_0\,
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[17]_i_6__0_n_0\,
      O => A_mantissa(17)
    );
\A_mantissa[17]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(17),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[17]_i_2__1_n_0\
    );
\A_mantissa[17]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAABABABABA"
    )
        port map (
      I0 => \A_mantissa[17]_i_7__3_n_0\,
      I1 => \A_mantissa_reg_n_0_[17]\,
      I2 => \A_mantissa_reg[24]_i_17_n_3\,
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      I5 => \A_mantissa[17]_i_8__0_n_0\,
      O => \A_mantissa[17]_i_3__1_n_0\
    );
\A_mantissa[17]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \A_mantissa[18]_i_5__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[2]_i_3__3_n_0\,
      O => \A_mantissa[17]_i_4__3_n_0\
    );
\A_mantissa[17]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[17]_i_9_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[17]_i_10__0_n_0\,
      O => \A_mantissa[17]_i_5__1_n_0\
    );
\A_mantissa[17]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4700"
    )
        port map (
      I0 => \A_mantissa[17]_i_11__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[17]_i_12_n_0\,
      I3 => \A_mantissa[21]_i_12__0_n_0\,
      I4 => \A_mantissa[17]_i_13_n_0\,
      O => \A_mantissa[17]_i_6__0_n_0\
    );
\A_mantissa[17]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666E0000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[21]_i_12__0_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[17]_i_7__3_n_0\
    );
\A_mantissa[17]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010100010101"
    )
        port map (
      I0 => A_mantissa60(6),
      I1 => A_mantissa60(5),
      I2 => A_mantissa60(7),
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(3),
      I5 => \A_mantissa[24]_i_15__3_n_0\,
      O => \A_mantissa[17]_i_8__0_n_0\
    );
\A_mantissa[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[14]\,
      I1 => \A_mantissa[22]_i_5__1_n_0\,
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \A_mantissa[2]_i_8__0_n_0\,
      I4 => \A_mantissa[4]_i_6_n_0\,
      I5 => \A_mantissa[17]_i_14_n_0\,
      O => \A_mantissa[17]_i_9_n_0\
    );
\A_mantissa[18]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A0A0A"
    )
        port map (
      I0 => A_sgn_reg_0(18),
      I1 => \A_mantissa[18]_i_2__1_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \A_mantissa[18]_i_3__1_n_0\,
      I4 => \A_mantissa[18]_i_4__1_n_0\,
      O => A_mantissa(18)
    );
\A_mantissa[18]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555445"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[18]\,
      I1 => \A_mantissa[22]_i_6__1_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[24]_i_10__0_n_0\,
      I5 => \A_mantissa[20]_i_2__1_n_0\,
      O => \A_mantissa[18]_i_2__1_n_0\
    );
\A_mantissa[18]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AAAA8002AAAA00"
    )
        port map (
      I0 => \A_mantissa[0]_i_4__0_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[18]_i_3__1_n_0\
    );
\A_mantissa[18]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \A_mantissa[18]_i_5__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[2]_i_3__3_n_0\,
      I3 => \A_mantissa[19]_i_5__1_n_0\,
      I4 => \A_mantissa[18]_i_6__1_n_0\,
      O => \A_mantissa[18]_i_4__1_n_0\
    );
\A_mantissa[18]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[22]_i_11__0_n_0\,
      I1 => \A_mantissa[18]_i_7__0_n_0\,
      I2 => \A_mantissa[22]_i_7__1_n_0\,
      I3 => \A_mantissa[24]_i_24__1_n_0\,
      I4 => \A_mantissa[4]_i_6_n_0\,
      I5 => \A_mantissa[20]_i_8__1_n_0\,
      O => \A_mantissa[18]_i_5__1_n_0\
    );
\A_mantissa[18]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D555DDD"
    )
        port map (
      I0 => \A_mantissa[18]_i_8__1_n_0\,
      I1 => \A_mantissa[21]_i_12__0_n_0\,
      I2 => \A_mantissa[19]_i_8__1_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[17]_i_11__0_n_0\,
      O => \A_mantissa[18]_i_6__1_n_0\
    );
\A_mantissa[18]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[11]\,
      I1 => \A_mantissa[22]_i_5__1_n_0\,
      I2 => \A_mantissa_reg_n_0_[3]\,
      I3 => \A_mantissa[2]_i_8__0_n_0\,
      O => \A_mantissa[18]_i_7__0_n_0\
    );
\A_mantissa[18]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0FFF0E0F0ECF"
    )
        port map (
      I0 => \A_mantissa[2]_i_7_n_0\,
      I1 => \A_mantissa[20]_i_5__1_n_0\,
      I2 => \A_mantissa_reg[24]_i_17_n_3\,
      I3 => \A_mantissa[21]_i_8__0_n_0\,
      I4 => \A_mantissa[24]_i_16__1_n_0\,
      I5 => \A_mantissa[18]_i_9__0_n_0\,
      O => \A_mantissa[18]_i_8__1_n_0\
    );
\A_mantissa[18]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2814"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(4),
      O => \A_mantissa[18]_i_9__0_n_0\
    );
\A_mantissa[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFF444444444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => A_sgn_reg_0(19),
      I2 => \A_mantissa[19]_i_2__1_n_0\,
      I3 => \A_mantissa_reg_n_0_[19]\,
      I4 => \A_mantissa[19]_i_3__1_n_0\,
      I5 => \A_mantissa[19]_i_4__1_n_0\,
      O => A_mantissa(19)
    );
\A_mantissa[19]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \A_mantissa[20]_i_2__1_n_0\,
      I1 => \A_mantissa[24]_i_10__0_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[22]_i_6__1_n_0\,
      O => \A_mantissa[19]_i_2__1_n_0\
    );
\A_mantissa[19]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57EA0000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[0]_i_4__0_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[19]_i_3__1_n_0\
    );
\A_mantissa[19]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFFFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[19]_i_5__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[2]_i_3__3_n_0\,
      I3 => \A_mantissa[20]_i_6__1_n_0\,
      I4 => \A_mantissa[19]_i_6__1_n_0\,
      I5 => \A_mantissa[19]_i_2__1_n_0\,
      O => \A_mantissa[19]_i_4__1_n_0\
    );
\A_mantissa[19]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[22]_i_12__1_n_0\,
      I1 => \A_mantissa[19]_i_7__1_n_0\,
      I2 => \A_mantissa[22]_i_7__1_n_0\,
      I3 => \A_mantissa[24]_i_22__0_n_0\,
      I4 => \A_mantissa[4]_i_6_n_0\,
      I5 => \A_mantissa[21]_i_13__0_n_0\,
      O => \A_mantissa[19]_i_5__1_n_0\
    );
\A_mantissa[19]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \A_mantissa[19]_i_8__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[20]_i_9__1_n_0\,
      I3 => \A_mantissa[21]_i_12__0_n_0\,
      O => \A_mantissa[19]_i_6__1_n_0\
    );
\A_mantissa[19]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[12]\,
      I1 => \A_mantissa[22]_i_5__1_n_0\,
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \A_mantissa[2]_i_8__0_n_0\,
      O => \A_mantissa[19]_i_7__1_n_0\
    );
\A_mantissa[19]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF44FFFFCF77"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[17]_i_15_n_0\,
      I5 => \A_mantissa_reg_n_0_[19]\,
      O => \A_mantissa[19]_i_8__1_n_0\
    );
\A_mantissa[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444F4FF4444F444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => A_sgn_reg_0(1),
      I2 => \A_mantissa_reg_n_0_[1]\,
      I3 => \A_mantissa[24]_i_3__1_n_0\,
      I4 => \A_mantissa[1]_i_2__1_n_0\,
      I5 => \A_mantissa[1]_i_3__1_n_0\,
      O => A_mantissa(1)
    );
\A_mantissa[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(3),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[0]_i_4__0_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[1]_i_2__1_n_0\
    );
\A_mantissa[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A80"
    )
        port map (
      I0 => \A_mantissa[21]_i_12__0_n_0\,
      I1 => \A_mantissa[2]_i_10__0_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[1]_i_4__1_n_0\,
      I4 => \A_mantissa[1]_i_5__1_n_0\,
      O => \A_mantissa[1]_i_3__1_n_0\
    );
\A_mantissa[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \A_mantissa[3]_i_9__0_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[3]_i_10_n_0\,
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[1]_i_6__0_n_0\,
      I5 => \A_mantissa[1]_i_7__0_n_0\,
      O => \A_mantissa[1]_i_4__1_n_0\
    );
\A_mantissa[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA800080008000"
    )
        port map (
      I0 => \A_mantissa[2]_i_3__3_n_0\,
      I1 => \A_mantissa[1]_i_8_n_0\,
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa_reg_n_0_[1]\,
      I5 => \A_mantissa[24]_i_18__1_n_0\,
      O => \A_mantissa[1]_i_5__1_n_0\
    );
\A_mantissa[1]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[13]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[5]\,
      O => \A_mantissa[1]_i_6__0_n_0\
    );
\A_mantissa[1]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[1]\,
      O => \A_mantissa[1]_i_7__0_n_0\
    );
\A_mantissa[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800800100000000"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(1),
      I5 => \A_mantissa_reg_n_0_[0]\,
      O => \A_mantissa[1]_i_8_n_0\
    );
\A_mantissa[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAFCAA00AA00AA"
    )
        port map (
      I0 => A_sgn_reg_0(20),
      I1 => \A_mantissa[20]_i_2__1_n_0\,
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \A_mantissa[20]_i_3__1_n_0\,
      I5 => \A_mantissa[20]_i_4__1_n_0\,
      O => A_mantissa(20)
    );
\A_mantissa[20]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002BFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[20]_i_5__1_n_0\,
      I1 => A_mantissa60(6),
      I2 => A_mantissa60(5),
      I3 => A_mantissa60(7),
      I4 => \A_mantissa[21]_i_8__0_n_0\,
      I5 => \A_mantissa_reg[24]_i_17_n_3\,
      O => \A_mantissa[20]_i_2__1_n_0\
    );
\A_mantissa[20]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222AA8A8222AA888"
    )
        port map (
      I0 => \A_mantissa[0]_i_4__0_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[20]_i_3__1_n_0\
    );
\A_mantissa[20]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \A_mantissa[20]_i_6__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[2]_i_3__3_n_0\,
      I3 => \A_mantissa[21]_i_9_n_0\,
      I4 => \A_mantissa[20]_i_7__1_n_0\,
      O => \A_mantissa[20]_i_4__1_n_0\
    );
\A_mantissa[20]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80515"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      I4 => A_mantissa60(4),
      O => \A_mantissa[20]_i_5__1_n_0\
    );
\A_mantissa[20]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[24]_i_24__1_n_0\,
      I1 => \A_mantissa[20]_i_8__1_n_0\,
      I2 => \A_mantissa[22]_i_7__1_n_0\,
      I3 => \A_mantissa[24]_i_26__0_n_0\,
      I4 => \A_mantissa[4]_i_6_n_0\,
      I5 => \A_mantissa[22]_i_11__0_n_0\,
      O => \A_mantissa[20]_i_6__1_n_0\
    );
\A_mantissa[20]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AFFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_12__0_n_0\,
      I1 => \A_mantissa[21]_i_10__0_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[20]_i_9__1_n_0\,
      I4 => \A_mantissa[20]_i_2__1_n_0\,
      O => \A_mantissa[20]_i_7__1_n_0\
    );
\A_mantissa[20]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[13]\,
      I1 => \A_mantissa[22]_i_5__1_n_0\,
      I2 => \A_mantissa_reg_n_0_[5]\,
      I3 => \A_mantissa[2]_i_8__0_n_0\,
      O => \A_mantissa[20]_i_8__1_n_0\
    );
\A_mantissa[20]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF44FFFFCF77"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[22]\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => A_mantissa60(2),
      I4 => \A_mantissa[17]_i_15_n_0\,
      I5 => \A_mantissa_reg_n_0_[20]\,
      O => \A_mantissa[20]_i_9__1_n_0\
    );
\A_mantissa[21]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4F7"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => \A_mantissa_reg_n_0_[21]\,
      I4 => A_mantissa60(3),
      I5 => A_mantissa60(4),
      O => \A_mantissa[21]_i_10__0_n_0\
    );
\A_mantissa[21]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4F7"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => \A_mantissa_reg_n_0_[22]\,
      I4 => A_mantissa60(3),
      I5 => A_mantissa60(4),
      O => \A_mantissa[21]_i_11__0_n_0\
    );
\A_mantissa[21]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \A_mantissa_reg[24]_i_17_n_3\,
      I1 => A_mantissa60(6),
      I2 => A_mantissa60(5),
      I3 => A_mantissa60(7),
      O => \A_mantissa[21]_i_12__0_n_0\
    );
\A_mantissa[21]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[14]\,
      I1 => \A_mantissa[22]_i_5__1_n_0\,
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \A_mantissa[2]_i_8__0_n_0\,
      O => \A_mantissa[21]_i_13__0_n_0\
    );
\A_mantissa[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \A_mantissa[21]_i_2__1_n_0\,
      I1 => \A_mantissa[21]_i_3__1_n_0\,
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => \A_mantissa[21]_i_4__0_n_0\,
      I4 => \A_mantissa[21]_i_5__1_n_0\,
      I5 => \A_mantissa[21]_i_6__1_n_0\,
      O => A_mantissa(21)
    );
\A_mantissa[21]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(21),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[21]_i_2__1_n_0\
    );
\A_mantissa[21]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002BFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_7__1_n_0\,
      I1 => A_mantissa60(6),
      I2 => A_mantissa60(5),
      I3 => A_mantissa60(7),
      I4 => \A_mantissa[21]_i_8__0_n_0\,
      I5 => \A_mantissa_reg[24]_i_17_n_3\,
      O => \A_mantissa[21]_i_3__1_n_0\
    );
\A_mantissa[21]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FA0000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[0]_i_4__0_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[21]_i_4__0_n_0\
    );
\A_mantissa[21]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => \A_mantissa[22]_i_8__1_n_0\,
      I1 => \A_mantissa[2]_i_3__3_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[21]_i_9_n_0\,
      O => \A_mantissa[21]_i_5__1_n_0\
    );
\A_mantissa[21]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \A_mantissa[21]_i_10__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[21]_i_11__0_n_0\,
      I3 => \A_mantissa[21]_i_12__0_n_0\,
      O => \A_mantissa[21]_i_6__1_n_0\
    );
\A_mantissa[21]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC80033"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(3),
      O => \A_mantissa[21]_i_7__1_n_0\
    );
\A_mantissa[21]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      O => \A_mantissa[21]_i_8__0_n_0\
    );
\A_mantissa[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[24]_i_22__0_n_0\,
      I1 => \A_mantissa[21]_i_13__0_n_0\,
      I2 => \A_mantissa[22]_i_7__1_n_0\,
      I3 => \A_mantissa[24]_i_20__0_n_0\,
      I4 => \A_mantissa[4]_i_6_n_0\,
      I5 => \A_mantissa[22]_i_12__1_n_0\,
      O => \A_mantissa[21]_i_9_n_0\
    );
\A_mantissa[22]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE2FFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_11__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[22]_i_13__3_n_0\,
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[21]_i_12__0_n_0\,
      O => \A_mantissa[22]_i_10__1_n_0\
    );
\A_mantissa[22]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => \A_mantissa[22]_i_5__1_n_0\,
      I2 => \A_mantissa_reg_n_0_[7]\,
      I3 => \A_mantissa[2]_i_8__0_n_0\,
      O => \A_mantissa[22]_i_11__0_n_0\
    );
\A_mantissa[22]_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[0]\,
      I1 => \A_mantissa_reg_n_0_[16]\,
      I2 => \A_mantissa[22]_i_5__1_n_0\,
      I3 => \A_mantissa_reg_n_0_[8]\,
      I4 => \A_mantissa[2]_i_8__0_n_0\,
      O => \A_mantissa[22]_i_12__1_n_0\
    );
\A_mantissa[22]_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[23]\,
      O => \A_mantissa[22]_i_13__3_n_0\
    );
\A_mantissa[22]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAFCAA00AA00AA"
    )
        port map (
      I0 => A_sgn_reg_0(22),
      I1 => \A_mantissa[22]_i_2__1_n_0\,
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \A_mantissa[22]_i_3__1_n_0\,
      I5 => \A_mantissa[22]_i_4__1_n_0\,
      O => A_mantissa(22)
    );
\A_mantissa[22]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050D050D050F050D"
    )
        port map (
      I0 => \A_mantissa[24]_i_8__0_n_0\,
      I1 => \A_mantissa[22]_i_5__1_n_0\,
      I2 => \A_mantissa[24]_i_10__0_n_0\,
      I3 => \A_mantissa[22]_i_6__1_n_0\,
      I4 => \A_mantissa[22]_i_7__1_n_0\,
      I5 => A_mantissa60(2),
      O => \A_mantissa[22]_i_2__1_n_0\
    );
\A_mantissa[22]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0AAAAAAAA8A0"
    )
        port map (
      I0 => \A_mantissa[0]_i_4__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(4),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(2),
      I5 => A_mantissa60(3),
      O => \A_mantissa[22]_i_3__1_n_0\
    );
\A_mantissa[22]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFFFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[22]_i_8__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[2]_i_3__3_n_0\,
      I3 => \A_mantissa[22]_i_9__0_n_0\,
      I4 => \A_mantissa[22]_i_10__1_n_0\,
      I5 => \A_mantissa[22]_i_2__1_n_0\,
      O => \A_mantissa[22]_i_4__1_n_0\
    );
\A_mantissa[22]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(0),
      O => \A_mantissa[22]_i_5__1_n_0\
    );
\A_mantissa[22]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAAA"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(3),
      O => \A_mantissa[22]_i_6__1_n_0\
    );
\A_mantissa[22]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(1),
      O => \A_mantissa[22]_i_7__1_n_0\
    );
\A_mantissa[22]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[24]_i_26__0_n_0\,
      I1 => \A_mantissa[22]_i_11__0_n_0\,
      I2 => \A_mantissa[22]_i_7__1_n_0\,
      I3 => \A_mantissa[24]_i_23__0_n_0\,
      I4 => \A_mantissa[4]_i_6_n_0\,
      I5 => \A_mantissa[24]_i_24__1_n_0\,
      O => \A_mantissa[22]_i_8__1_n_0\
    );
\A_mantissa[22]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[24]_i_20__0_n_0\,
      I1 => \A_mantissa[22]_i_12__1_n_0\,
      I2 => \A_mantissa[22]_i_7__1_n_0\,
      I3 => \A_mantissa[24]_i_21__0_n_0\,
      I4 => \A_mantissa[4]_i_6_n_0\,
      I5 => \A_mantissa[24]_i_22__0_n_0\,
      O => \A_mantissa[22]_i_9__0_n_0\
    );
\A_mantissa[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E00FFFFAAAAAAAA"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => \A_mantissa[23]_i_2__3_n_0\,
      I2 => \A_mantissa[23]_i_3__1_n_0\,
      I3 => \A_mantissa[23]_i_4__1_n_0\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \A_mantissa[24]_i_1__1_n_0\,
      O => \A_mantissa[23]_i_1__1_n_0\
    );
\A_mantissa[23]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444445155555555"
    )
        port map (
      I0 => \A_mantissa[16]_i_7__1_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[24]_i_8__0_n_0\,
      O => \A_mantissa[23]_i_2__3_n_0\
    );
\A_mantissa[23]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AAAA8"
    )
        port map (
      I0 => \A_mantissa[0]_i_4__0_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(4),
      O => \A_mantissa[23]_i_3__1_n_0\
    );
\A_mantissa[23]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E020FFFFFFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[24]_i_14__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[2]_i_3__3_n_0\,
      I3 => \A_mantissa[22]_i_9__0_n_0\,
      I4 => \A_mantissa[23]_i_5__1_n_0\,
      I5 => \A_mantissa[23]_i_2__3_n_0\,
      O => \A_mantissa[23]_i_4__1_n_0\
    );
\A_mantissa[23]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFEFFFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[15]_i_10__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => \A_mantissa[17]_i_15_n_0\,
      I4 => \A_mantissa_reg_n_0_[24]\,
      I5 => \A_mantissa[21]_i_12__0_n_0\,
      O => \A_mantissa[23]_i_5__1_n_0\
    );
\A_mantissa[24]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \A_mantissa_reg[24]_i_17_n_3\,
      I1 => \A_mantissa[21]_i_8__0_n_0\,
      I2 => A_mantissa60(7),
      I3 => A_mantissa60(5),
      I4 => A_mantissa60(6),
      O => \A_mantissa[24]_i_10__0_n_0\
    );
\A_mantissa[24]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDBFFF"
    )
        port map (
      I0 => \A_mantissa[24]_i_18__1_n_0\,
      I1 => A_mantissa60(5),
      I2 => A_mantissa60(7),
      I3 => A_mantissa60(6),
      I4 => \A_mantissa_reg[24]_i_17_n_3\,
      O => \A_mantissa[24]_i_11__0_n_0\
    );
\A_mantissa[24]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10110001"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => \A_mantissa[24]_i_19__1_n_0\,
      I4 => \A_mantissa[24]_i_20__0_n_0\,
      O => \A_mantissa[24]_i_12__0_n_0\
    );
\A_mantissa[24]_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => \A_mantissa[24]_i_21__0_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[24]_i_22__0_n_0\,
      O => \A_mantissa[24]_i_13__1_n_0\
    );
\A_mantissa[24]_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \A_mantissa[24]_i_23__0_n_0\,
      I1 => \A_mantissa[24]_i_24__1_n_0\,
      I2 => \A_mantissa[22]_i_7__1_n_0\,
      I3 => \A_mantissa[24]_i_25__1_n_0\,
      I4 => \A_mantissa[4]_i_6_n_0\,
      I5 => \A_mantissa[24]_i_26__0_n_0\,
      O => \A_mantissa[24]_i_14__1_n_0\
    );
\A_mantissa[24]_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      O => \A_mantissa[24]_i_15__3_n_0\
    );
\A_mantissa[24]_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => A_mantissa60(7),
      I1 => A_mantissa60(5),
      I2 => A_mantissa60(6),
      O => \A_mantissa[24]_i_16__1_n_0\
    );
\A_mantissa[24]_i_18__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(4),
      O => \A_mantissa[24]_i_18__1_n_0\
    );
\A_mantissa[24]_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[8]\,
      I1 => \A_mantissa_reg_n_0_[24]\,
      I2 => \A_mantissa[22]_i_5__1_n_0\,
      I3 => \A_mantissa_reg_n_0_[0]\,
      I4 => \A_mantissa[2]_i_8__0_n_0\,
      I5 => \A_mantissa_reg_n_0_[16]\,
      O => \A_mantissa[24]_i_19__1_n_0\
    );
\A_mantissa[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003000AA00000000"
    )
        port map (
      I0 => mul_done,
      I1 => \A_mantissa[24]_i_3__1_n_0\,
      I2 => \A_mantissa[24]_i_4__1_n_0\,
      I3 => state(1),
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \A_exp[7]_i_2_n_0\,
      O => \A_mantissa[24]_i_1__1_n_0\
    );
\A_mantissa[24]_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[4]\,
      I1 => \A_mantissa_reg_n_0_[20]\,
      I2 => \A_mantissa[22]_i_5__1_n_0\,
      I3 => \A_mantissa_reg_n_0_[12]\,
      I4 => \A_mantissa[2]_i_8__0_n_0\,
      O => \A_mantissa[24]_i_20__0_n_0\
    );
\A_mantissa[24]_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[6]\,
      I1 => \A_mantissa_reg_n_0_[22]\,
      I2 => \A_mantissa[22]_i_5__1_n_0\,
      I3 => \A_mantissa_reg_n_0_[14]\,
      I4 => \A_mantissa[2]_i_8__0_n_0\,
      O => \A_mantissa[24]_i_21__0_n_0\
    );
\A_mantissa[24]_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[2]\,
      I1 => \A_mantissa_reg_n_0_[18]\,
      I2 => \A_mantissa[22]_i_5__1_n_0\,
      I3 => \A_mantissa_reg_n_0_[10]\,
      I4 => \A_mantissa[2]_i_8__0_n_0\,
      O => \A_mantissa[24]_i_22__0_n_0\
    );
\A_mantissa[24]_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[5]\,
      I1 => \A_mantissa_reg_n_0_[21]\,
      I2 => \A_mantissa[22]_i_5__1_n_0\,
      I3 => \A_mantissa_reg_n_0_[13]\,
      I4 => \A_mantissa[2]_i_8__0_n_0\,
      O => \A_mantissa[24]_i_23__0_n_0\
    );
\A_mantissa[24]_i_24__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => \A_mantissa_reg_n_0_[17]\,
      I2 => \A_mantissa[22]_i_5__1_n_0\,
      I3 => \A_mantissa_reg_n_0_[9]\,
      I4 => \A_mantissa[2]_i_8__0_n_0\,
      O => \A_mantissa[24]_i_24__1_n_0\
    );
\A_mantissa[24]_i_25__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[7]\,
      I1 => \A_mantissa_reg_n_0_[23]\,
      I2 => \A_mantissa[22]_i_5__1_n_0\,
      I3 => \A_mantissa_reg_n_0_[15]\,
      I4 => \A_mantissa[2]_i_8__0_n_0\,
      O => \A_mantissa[24]_i_25__1_n_0\
    );
\A_mantissa[24]_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[3]\,
      I1 => \A_mantissa_reg_n_0_[19]\,
      I2 => \A_mantissa[22]_i_5__1_n_0\,
      I3 => \A_mantissa_reg_n_0_[11]\,
      I4 => \A_mantissa[2]_i_8__0_n_0\,
      O => \A_mantissa[24]_i_26__0_n_0\
    );
\A_mantissa[24]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10103000"
    )
        port map (
      I0 => \A_mantissa[24]_i_5__0_n_0\,
      I1 => \A_mantissa[24]_i_6__1_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \A_mantissa_reg_n_0_[24]\,
      I4 => \A_mantissa[24]_i_7__3_n_0\,
      O => A_mantissa(24)
    );
\A_mantissa[24]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FF02"
    )
        port map (
      I0 => \A_mantissa[24]_i_8__0_n_0\,
      I1 => \A_mantissa[24]_i_9__3_n_0\,
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[24]_i_10__0_n_0\,
      I4 => A_mantissa60(0),
      O => \A_mantissa[24]_i_3__1_n_0\
    );
\A_mantissa[24]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_mantissa11_in,
      I1 => \A_mantissa1_inferred__1/i__carry_n_0\,
      O => \A_mantissa[24]_i_4__1_n_0\
    );
\A_mantissa[24]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABBBBBBBABBB"
    )
        port map (
      I0 => \A_mantissa[24]_i_11__0_n_0\,
      I1 => \A_mantissa[24]_i_12__0_n_0\,
      I2 => \A_mantissa[24]_i_13__1_n_0\,
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[24]_i_14__1_n_0\,
      O => \A_mantissa[24]_i_5__0_n_0\
    );
\A_mantissa[24]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222AAAAA222AAAA8"
    )
        port map (
      I0 => \A_mantissa[0]_i_4__0_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[24]_i_6__1_n_0\
    );
\A_mantissa[24]_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFF"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => \A_mantissa[24]_i_15__3_n_0\,
      I2 => A_mantissa60(4),
      I3 => \A_mantissa[24]_i_16__1_n_0\,
      I4 => \A_mantissa_reg[24]_i_17_n_3\,
      O => \A_mantissa[24]_i_7__3_n_0\
    );
\A_mantissa[24]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00018000"
    )
        port map (
      I0 => A_mantissa60(6),
      I1 => A_mantissa60(5),
      I2 => A_mantissa60(7),
      I3 => \A_mantissa[21]_i_8__0_n_0\,
      I4 => \A_mantissa_reg[24]_i_17_n_3\,
      O => \A_mantissa[24]_i_8__0_n_0\
    );
\A_mantissa[24]_i_9__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDFFFF7"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(2),
      O => \A_mantissa[24]_i_9__3_n_0\
    );
\A_mantissa[2]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \A_mantissa[2]_i_11__0_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[2]_i_12_n_0\,
      I3 => \A_mantissa[4]_i_10_n_0\,
      I4 => \A_mantissa[4]_i_11_n_0\,
      I5 => A_mantissa60(1),
      O => \A_mantissa[2]_i_10__0_n_0\
    );
\A_mantissa[2]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[14]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[6]\,
      O => \A_mantissa[2]_i_11__0_n_0\
    );
\A_mantissa[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[10]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[2]\,
      O => \A_mantissa[2]_i_12_n_0\
    );
\A_mantissa[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F4F444444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => A_sgn_reg_0(2),
      I2 => \A_mantissa[2]_i_2__1_n_0\,
      I3 => \A_mantissa[2]_i_3__3_n_0\,
      I4 => \A_mantissa[2]_i_4__1_n_0\,
      I5 => \A_mantissa[2]_i_5__1_n_0\,
      O => A_mantissa(2)
    );
\A_mantissa[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00FFFFBF00BF00"
    )
        port map (
      I0 => A_mantissa60(0),
      I1 => A_mantissa60(1),
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \A_mantissa[3]_i_4__1_n_0\,
      I4 => \A_mantissa_reg_n_0_[2]\,
      I5 => \A_mantissa[2]_i_6__0_n_0\,
      O => \A_mantissa[2]_i_2__1_n_0\
    );
\A_mantissa[2]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \A_mantissa[2]_i_7_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(0),
      I5 => A_mantissa60(3),
      O => \A_mantissa[2]_i_3__3_n_0\
    );
\A_mantissa[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20000000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => \A_mantissa[2]_i_8__0_n_0\,
      I2 => \A_mantissa[2]_i_9__0_n_0\,
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(0),
      I5 => \A_mantissa[3]_i_7_n_0\,
      O => \A_mantissa[2]_i_4__1_n_0\
    );
\A_mantissa[2]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEEAAA"
    )
        port map (
      I0 => \A_mantissa[2]_i_6__0_n_0\,
      I1 => \A_mantissa[21]_i_12__0_n_0\,
      I2 => \A_mantissa[3]_i_8__0_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[2]_i_10__0_n_0\,
      O => \A_mantissa[2]_i_5__1_n_0\
    );
\A_mantissa[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
        port map (
      I0 => \A_mantissa[24]_i_10__0_n_0\,
      I1 => \A_mantissa[22]_i_7__1_n_0\,
      I2 => \A_mantissa[4]_i_6_n_0\,
      I3 => \A_mantissa[22]_i_5__1_n_0\,
      I4 => A_mantissa60(4),
      I5 => \A_mantissa[24]_i_8__0_n_0\,
      O => \A_mantissa[2]_i_6__0_n_0\
    );
\A_mantissa[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => A_mantissa60(5),
      I1 => A_mantissa60(7),
      I2 => A_mantissa60(6),
      I3 => \A_mantissa_reg[24]_i_17_n_3\,
      O => \A_mantissa[2]_i_7_n_0\
    );
\A_mantissa[2]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(2),
      I4 => A_mantissa60(1),
      O => \A_mantissa[2]_i_8__0_n_0\
    );
\A_mantissa[2]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A801"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      O => \A_mantissa[2]_i_9__0_n_0\
    );
\A_mantissa[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[11]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[19]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[3]\,
      O => \A_mantissa[3]_i_10_n_0\
    );
\A_mantissa[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \A_mantissa[3]_i_2__1_n_0\,
      I1 => \A_mantissa[3]_i_3__1_n_0\,
      I2 => \A_mantissa_reg_n_0_[3]\,
      I3 => \A_mantissa[3]_i_4__1_n_0\,
      I4 => \A_mantissa[3]_i_5__1_n_0\,
      I5 => \A_mantissa[3]_i_6__0_n_0\,
      O => A_mantissa(3)
    );
\A_mantissa[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(3),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[3]_i_2__1_n_0\
    );
\A_mantissa[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \A_mantissa[4]_i_9__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[24]_i_10__0_n_0\,
      O => \A_mantissa[3]_i_3__1_n_0\
    );
\A_mantissa[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20080000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => \A_mantissa[0]_i_4__0_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[3]_i_4__1_n_0\
    );
\A_mantissa[3]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => \A_mantissa[4]_i_7_n_0\,
      I1 => \A_mantissa[2]_i_3__3_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[3]_i_7_n_0\,
      O => \A_mantissa[3]_i_5__1_n_0\
    );
\A_mantissa[3]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \A_mantissa[21]_i_12__0_n_0\,
      I1 => \A_mantissa[3]_i_8__0_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[4]_i_8__2_n_0\,
      O => \A_mantissa[3]_i_6__0_n_0\
    );
\A_mantissa[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B00000008000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[0]\,
      I1 => \A_mantissa[22]_i_7__1_n_0\,
      I2 => \A_mantissa[4]_i_6_n_0\,
      I3 => \A_mantissa[22]_i_5__1_n_0\,
      I4 => \A_mantissa[2]_i_8__0_n_0\,
      I5 => \A_mantissa_reg_n_0_[2]\,
      O => \A_mantissa[3]_i_7_n_0\
    );
\A_mantissa[3]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \A_mantissa[3]_i_9__0_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[3]_i_10_n_0\,
      I3 => \A_mantissa[5]_i_9__0_n_0\,
      I4 => A_mantissa60(1),
      O => \A_mantissa[3]_i_8__0_n_0\
    );
\A_mantissa[3]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[7]\,
      O => \A_mantissa[3]_i_9__0_n_0\
    );
\A_mantissa[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[16]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[8]\,
      O => \A_mantissa[4]_i_10_n_0\
    );
\A_mantissa[4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[12]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => A_mantissa60(4),
      I4 => \A_mantissa_reg_n_0_[4]\,
      O => \A_mantissa[4]_i_11_n_0\
    );
\A_mantissa[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A3A0A3A0A3A0A0A"
    )
        port map (
      I0 => A_sgn_reg_0(4),
      I1 => \A_mantissa[4]_i_2__1_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \A_mantissa[4]_i_3__1_n_0\,
      I4 => \A_mantissa[4]_i_4__1_n_0\,
      I5 => \A_mantissa[4]_i_5__1_n_0\,
      O => A_mantissa(4)
    );
\A_mantissa[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500400000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[4]\,
      I1 => \A_mantissa[24]_i_8__0_n_0\,
      I2 => \A_mantissa[4]_i_6_n_0\,
      I3 => \A_mantissa[22]_i_5__1_n_0\,
      I4 => A_mantissa60(4),
      I5 => \A_mantissa[24]_i_10__0_n_0\,
      O => \A_mantissa[4]_i_2__1_n_0\
    );
\A_mantissa[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A0000002800000"
    )
        port map (
      I0 => \A_mantissa[0]_i_4__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[4]_i_3__1_n_0\
    );
\A_mantissa[4]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => \A_mantissa[5]_i_7__0_n_0\,
      I1 => \A_mantissa[2]_i_3__3_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[4]_i_7_n_0\,
      O => \A_mantissa[4]_i_4__1_n_0\
    );
\A_mantissa[4]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_12__0_n_0\,
      I1 => \A_mantissa[5]_i_8__0_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[4]_i_8__2_n_0\,
      I4 => \A_mantissa[4]_i_9__0_n_0\,
      O => \A_mantissa[4]_i_5__1_n_0\
    );
\A_mantissa[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => A_mantissa60(2),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(0),
      O => \A_mantissa[4]_i_6_n_0\
    );
\A_mantissa[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B0008000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => \A_mantissa[22]_i_7__1_n_0\,
      I2 => \A_mantissa[4]_i_6_n_0\,
      I3 => \A_mantissa[22]_i_5__1_n_0\,
      I4 => \A_mantissa_reg_n_0_[3]\,
      I5 => \A_mantissa[2]_i_8__0_n_0\,
      O => \A_mantissa[4]_i_7_n_0\
    );
\A_mantissa[4]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \A_mantissa[4]_i_10_n_0\,
      I1 => A_mantissa60(2),
      I2 => \A_mantissa[4]_i_11_n_0\,
      I3 => \A_mantissa[6]_i_9__0_n_0\,
      I4 => A_mantissa60(1),
      O => \A_mantissa[4]_i_8__2_n_0\
    );
\A_mantissa[4]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51555555"
    )
        port map (
      I0 => \A_mantissa[24]_i_10__0_n_0\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa[22]_i_5__1_n_0\,
      I3 => \A_mantissa[4]_i_6_n_0\,
      I4 => \A_mantissa[24]_i_8__0_n_0\,
      O => \A_mantissa[4]_i_9__0_n_0\
    );
\A_mantissa[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0E0E0E04"
    )
        port map (
      I0 => \A_mantissa[5]_i_2__1_n_0\,
      I1 => \A_mantissa_reg_n_0_[5]\,
      I2 => \A_mantissa[5]_i_3__3_n_0\,
      I3 => \A_mantissa[5]_i_4__0_n_0\,
      I4 => \A_mantissa[5]_i_5__3_n_0\,
      I5 => \A_mantissa[5]_i_6_n_0\,
      O => A_mantissa(5)
    );
\A_mantissa[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABBBA"
    )
        port map (
      I0 => \A_mantissa[12]_i_7__3_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[24]_i_10__0_n_0\,
      O => \A_mantissa[5]_i_2__1_n_0\
    );
\A_mantissa[5]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A00000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(4),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(3),
      I4 => \A_mantissa[0]_i_4__0_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[5]_i_3__3_n_0\
    );
\A_mantissa[5]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \A_mantissa[5]_i_7__0_n_0\,
      I1 => \A_mantissa[2]_i_3__3_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[6]_i_6__0_n_0\,
      O => \A_mantissa[5]_i_4__0_n_0\
    );
\A_mantissa[5]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \A_mantissa[5]_i_8__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[6]_i_8__0_n_0\,
      I3 => \A_mantissa[21]_i_12__0_n_0\,
      O => \A_mantissa[5]_i_5__3_n_0\
    );
\A_mantissa[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(5),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[5]_i_6_n_0\
    );
\A_mantissa[5]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000000"
    )
        port map (
      I0 => \A_mantissa[4]_i_6_n_0\,
      I1 => \A_mantissa[22]_i_5__1_n_0\,
      I2 => \A_mantissa[2]_i_8__0_n_0\,
      I3 => \A_mantissa_reg_n_0_[2]\,
      I4 => \A_mantissa[22]_i_7__1_n_0\,
      I5 => \A_mantissa[7]_i_7__0_n_0\,
      O => \A_mantissa[5]_i_7__0_n_0\
    );
\A_mantissa[5]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[7]_i_9__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[5]_i_9__0_n_0\,
      O => \A_mantissa[5]_i_8__0_n_0\
    );
\A_mantissa[5]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[17]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[9]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[1]_i_6__0_n_0\,
      O => \A_mantissa[5]_i_9__0_n_0\
    );
\A_mantissa[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A3A0A3A0A3A0A0A"
    )
        port map (
      I0 => A_sgn_reg_0(6),
      I1 => \A_mantissa[6]_i_2__1_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \A_mantissa[6]_i_3__1_n_0\,
      I4 => \A_mantissa[6]_i_4__3_n_0\,
      I5 => \A_mantissa[6]_i_5__1_n_0\,
      O => A_mantissa(6)
    );
\A_mantissa[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555445"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[6]\,
      I1 => \A_mantissa[24]_i_10__0_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[12]_i_7__3_n_0\,
      O => \A_mantissa[6]_i_2__1_n_0\
    );
\A_mantissa[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2228000020280000"
    )
        port map (
      I0 => \A_mantissa[0]_i_4__0_n_0\,
      I1 => A_mantissa60(3),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(4),
      I5 => A_mantissa60(0),
      O => \A_mantissa[6]_i_3__1_n_0\
    );
\A_mantissa[6]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC000023200000"
    )
        port map (
      I0 => \A_mantissa[7]_i_7__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[9]_i_7__1_n_0\,
      I4 => \A_mantissa[2]_i_3__3_n_0\,
      I5 => \A_mantissa[6]_i_6__0_n_0\,
      O => \A_mantissa[6]_i_4__3_n_0\
    );
\A_mantissa[6]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF22222222222"
    )
        port map (
      I0 => \A_mantissa[6]_i_7__0_n_0\,
      I1 => \A_mantissa[12]_i_7__3_n_0\,
      I2 => \A_mantissa[7]_i_8__0_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[6]_i_8__0_n_0\,
      I5 => \A_mantissa[21]_i_12__0_n_0\,
      O => \A_mantissa[6]_i_5__1_n_0\
    );
\A_mantissa[6]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => \A_mantissa[4]_i_6_n_0\,
      I1 => \A_mantissa[22]_i_5__1_n_0\,
      I2 => \A_mantissa_reg_n_0_[3]\,
      I3 => \A_mantissa[2]_i_8__0_n_0\,
      I4 => \A_mantissa[22]_i_7__1_n_0\,
      I5 => \A_mantissa[8]_i_8__0_n_0\,
      O => \A_mantissa[6]_i_6__0_n_0\
    );
\A_mantissa[6]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEB"
    )
        port map (
      I0 => \A_mantissa[24]_i_10__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(2),
      O => \A_mantissa[6]_i_7__0_n_0\
    );
\A_mantissa[6]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[8]_i_9__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[6]_i_9__0_n_0\,
      O => \A_mantissa[6]_i_8__0_n_0\
    );
\A_mantissa[6]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3210FFFF32100000"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[10]\,
      I3 => \A_mantissa_reg_n_0_[18]\,
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[2]_i_11__0_n_0\,
      O => \A_mantissa[6]_i_9__0_n_0\
    );
\A_mantissa[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAFEAAFEAABA"
    )
        port map (
      I0 => \A_mantissa[7]_i_2__1_n_0\,
      I1 => \A_mantissa[7]_i_3__1_n_0\,
      I2 => \A_mantissa_reg_n_0_[7]\,
      I3 => \A_mantissa[7]_i_4__0_n_0\,
      I4 => \A_mantissa[7]_i_5__3_n_0\,
      I5 => \A_mantissa[7]_i_6__2_n_0\,
      O => A_mantissa(7)
    );
\A_mantissa[7]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(7),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[7]_i_2__1_n_0\
    );
\A_mantissa[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => \A_mantissa[12]_i_7__3_n_0\,
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(1),
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[24]_i_10__0_n_0\,
      O => \A_mantissa[7]_i_3__1_n_0\
    );
\A_mantissa[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E000000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(1),
      I1 => A_mantissa60(2),
      I2 => A_mantissa60(3),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[0]_i_4__0_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[7]_i_4__0_n_0\
    );
\A_mantissa[7]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3BC80800000000"
    )
        port map (
      I0 => \A_mantissa[7]_i_7__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[9]_i_7__1_n_0\,
      I4 => \A_mantissa[8]_i_6__0_n_0\,
      I5 => \A_mantissa[2]_i_3__3_n_0\,
      O => \A_mantissa[7]_i_5__3_n_0\
    );
\A_mantissa[7]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \A_mantissa[7]_i_8__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => \A_mantissa[8]_i_7__0_n_0\,
      I3 => \A_mantissa[21]_i_12__0_n_0\,
      O => \A_mantissa[7]_i_6__2_n_0\
    );
\A_mantissa[7]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[4]\,
      I1 => \A_mantissa[4]_i_6_n_0\,
      I2 => \A_mantissa[22]_i_5__1_n_0\,
      I3 => \A_mantissa[2]_i_8__0_n_0\,
      I4 => \A_mantissa_reg_n_0_[0]\,
      O => \A_mantissa[7]_i_7__0_n_0\
    );
\A_mantissa[7]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[9]_i_10__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[7]_i_9__0_n_0\,
      O => \A_mantissa[7]_i_8__0_n_0\
    );
\A_mantissa[7]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[19]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[11]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[3]_i_9__0_n_0\,
      O => \A_mantissa[7]_i_9__0_n_0\
    );
\A_mantissa[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4F4F44"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => A_sgn_reg_0(8),
      I2 => \A_mantissa[8]_i_2__1_n_0\,
      I3 => \A_mantissa[8]_i_3__1_n_0\,
      I4 => \A_mantissa[8]_i_4__1_n_0\,
      O => A_mantissa(8)
    );
\A_mantissa[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1F1F1FFF1FFF1F"
    )
        port map (
      I0 => \A_mantissa[12]_i_7__3_n_0\,
      I1 => \A_mantissa_reg_n_0_[8]\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \A_mantissa[8]_i_5__1_n_0\,
      I4 => A_mantissa60(3),
      I5 => \A_mantissa[24]_i_15__3_n_0\,
      O => \A_mantissa[8]_i_2__1_n_0\
    );
\A_mantissa[8]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC000023200000"
    )
        port map (
      I0 => \A_mantissa[9]_i_7__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[9]_i_8__1_n_0\,
      I4 => \A_mantissa[2]_i_3__3_n_0\,
      I5 => \A_mantissa[8]_i_6__0_n_0\,
      O => \A_mantissa[8]_i_3__1_n_0\
    );
\A_mantissa[8]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \A_mantissa[21]_i_12__0_n_0\,
      I1 => \A_mantissa[9]_i_9__0_n_0\,
      I2 => A_mantissa60(0),
      I3 => \A_mantissa[8]_i_7__0_n_0\,
      I4 => \A_mantissa[12]_i_7__3_n_0\,
      O => \A_mantissa[8]_i_4__1_n_0\
    );
\A_mantissa[8]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00088888"
    )
        port map (
      I0 => \A_mantissa[21]_i_12__0_n_0\,
      I1 => A_mantissa60(4),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(1),
      I4 => A_mantissa60(3),
      O => \A_mantissa[8]_i_5__1_n_0\
    );
\A_mantissa[8]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \A_mantissa[8]_i_8__0_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[10]_i_10__0_n_0\,
      O => \A_mantissa[8]_i_6__0_n_0\
    );
\A_mantissa[8]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \A_mantissa[10]_i_9__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[8]_i_9__0_n_0\,
      O => \A_mantissa[8]_i_7__0_n_0\
    );
\A_mantissa[8]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[5]\,
      I1 => \A_mantissa[4]_i_6_n_0\,
      I2 => \A_mantissa[22]_i_5__1_n_0\,
      I3 => \A_mantissa[2]_i_8__0_n_0\,
      I4 => \A_mantissa_reg_n_0_[1]\,
      O => \A_mantissa[8]_i_8__0_n_0\
    );
\A_mantissa[8]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022FFFF30220000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[12]\,
      I1 => A_mantissa60(4),
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => A_mantissa60(3),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[4]_i_10_n_0\,
      O => \A_mantissa[8]_i_9__0_n_0\
    );
\A_mantissa[9]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[13]\,
      I3 => A_mantissa60(4),
      I4 => A_mantissa60(2),
      I5 => \A_mantissa[9]_i_11__0_n_0\,
      O => \A_mantissa[9]_i_10__0_n_0\
    );
\A_mantissa[9]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[17]\,
      I1 => A_mantissa60(3),
      I2 => \A_mantissa_reg_n_0_[9]\,
      I3 => A_mantissa60(4),
      O => \A_mantissa[9]_i_11__0_n_0\
    );
\A_mantissa[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \A_mantissa[9]_i_2__1_n_0\,
      I1 => \A_mantissa[9]_i_3__1_n_0\,
      I2 => \A_mantissa_reg_n_0_[9]\,
      I3 => \A_mantissa[9]_i_4__1_n_0\,
      I4 => \A_mantissa[9]_i_5__3_n_0\,
      I5 => \A_mantissa[9]_i_6__3_n_0\,
      O => A_mantissa(9)
    );
\A_mantissa[9]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => A_sgn_reg_0(9),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[9]_i_2__1_n_0\
    );
\A_mantissa[9]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \A_mantissa[12]_i_7__3_n_0\,
      I1 => \A_mantissa[12]_i_8__0_n_0\,
      I2 => A_mantissa60(0),
      I3 => A_mantissa60(1),
      O => \A_mantissa[9]_i_3__1_n_0\
    );
\A_mantissa[9]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57000000FFFFFFFF"
    )
        port map (
      I0 => A_mantissa60(3),
      I1 => A_mantissa60(1),
      I2 => A_mantissa60(2),
      I3 => A_mantissa60(4),
      I4 => \A_mantissa[21]_i_12__0_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \A_mantissa[9]_i_4__1_n_0\
    );
\A_mantissa[9]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3B0000C8080000"
    )
        port map (
      I0 => \A_mantissa[9]_i_7__1_n_0\,
      I1 => A_mantissa60(0),
      I2 => A_mantissa60(1),
      I3 => \A_mantissa[9]_i_8__1_n_0\,
      I4 => \A_mantissa[2]_i_3__3_n_0\,
      I5 => \A_mantissa[10]_i_7__1_n_0\,
      O => \A_mantissa[9]_i_5__3_n_0\
    );
\A_mantissa[9]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B8FFFFFFFFFF"
    )
        port map (
      I0 => \A_mantissa[10]_i_8__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[10]_i_9__0_n_0\,
      I3 => A_mantissa60(0),
      I4 => \A_mantissa[9]_i_9__0_n_0\,
      I5 => \A_mantissa[21]_i_12__0_n_0\,
      O => \A_mantissa[9]_i_6__3_n_0\
    );
\A_mantissa[9]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[6]\,
      I1 => \A_mantissa[4]_i_6_n_0\,
      I2 => \A_mantissa[22]_i_5__1_n_0\,
      I3 => \A_mantissa[2]_i_8__0_n_0\,
      I4 => \A_mantissa_reg_n_0_[2]\,
      O => \A_mantissa[9]_i_7__1_n_0\
    );
\A_mantissa[9]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AF00A000C000C0"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[8]\,
      I1 => \A_mantissa_reg_n_0_[0]\,
      I2 => \A_mantissa[4]_i_6_n_0\,
      I3 => \A_mantissa[2]_i_8__0_n_0\,
      I4 => \A_mantissa_reg_n_0_[4]\,
      I5 => \A_mantissa[22]_i_5__1_n_0\,
      O => \A_mantissa[9]_i_8__1_n_0\
    );
\A_mantissa[9]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \A_mantissa[11]_i_9__0_n_0\,
      I1 => A_mantissa60(1),
      I2 => \A_mantissa[9]_i_10__0_n_0\,
      O => \A_mantissa[9]_i_9__0_n_0\
    );
\A_mantissa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__1_n_0\,
      D => A_mantissa(0),
      Q => \A_mantissa_reg_n_0_[0]\,
      R => '0'
    );
\A_mantissa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__1_n_0\,
      D => A_mantissa(10),
      Q => \A_mantissa_reg_n_0_[10]\,
      R => '0'
    );
\A_mantissa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__1_n_0\,
      D => A_mantissa(11),
      Q => \A_mantissa_reg_n_0_[11]\,
      R => '0'
    );
\A_mantissa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__1_n_0\,
      D => A_mantissa(12),
      Q => \A_mantissa_reg_n_0_[12]\,
      R => '0'
    );
\A_mantissa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__1_n_0\,
      D => A_mantissa(13),
      Q => \A_mantissa_reg_n_0_[13]\,
      R => '0'
    );
\A_mantissa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__1_n_0\,
      D => A_mantissa(14),
      Q => \A_mantissa_reg_n_0_[14]\,
      R => '0'
    );
\A_mantissa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__1_n_0\,
      D => A_mantissa(15),
      Q => \A_mantissa_reg_n_0_[15]\,
      R => '0'
    );
\A_mantissa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__1_n_0\,
      D => A_mantissa(16),
      Q => \A_mantissa_reg_n_0_[16]\,
      R => '0'
    );
\A_mantissa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__1_n_0\,
      D => A_mantissa(17),
      Q => \A_mantissa_reg_n_0_[17]\,
      R => '0'
    );
\A_mantissa_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__1_n_0\,
      D => A_mantissa(18),
      Q => \A_mantissa_reg_n_0_[18]\,
      R => '0'
    );
\A_mantissa_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__1_n_0\,
      D => A_mantissa(19),
      Q => \A_mantissa_reg_n_0_[19]\,
      R => '0'
    );
\A_mantissa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__1_n_0\,
      D => A_mantissa(1),
      Q => \A_mantissa_reg_n_0_[1]\,
      R => '0'
    );
\A_mantissa_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__1_n_0\,
      D => A_mantissa(20),
      Q => \A_mantissa_reg_n_0_[20]\,
      R => '0'
    );
\A_mantissa_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__1_n_0\,
      D => A_mantissa(21),
      Q => \A_mantissa_reg_n_0_[21]\,
      R => '0'
    );
\A_mantissa_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__1_n_0\,
      D => A_mantissa(22),
      Q => \A_mantissa_reg_n_0_[22]\,
      R => '0'
    );
\A_mantissa_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \A_mantissa[23]_i_1__1_n_0\,
      Q => \A_mantissa_reg_n_0_[23]\,
      R => '0'
    );
\A_mantissa_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__1_n_0\,
      D => A_mantissa(24),
      Q => \A_mantissa_reg_n_0_[24]\,
      R => '0'
    );
\A_mantissa_reg[24]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \A_mantissa5_carry__0_n_0\,
      CO(3 downto 1) => \NLW_A_mantissa_reg[24]_i_17_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \A_mantissa_reg[24]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_A_mantissa_reg[24]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\A_mantissa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__1_n_0\,
      D => A_mantissa(2),
      Q => \A_mantissa_reg_n_0_[2]\,
      R => '0'
    );
\A_mantissa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__1_n_0\,
      D => A_mantissa(3),
      Q => \A_mantissa_reg_n_0_[3]\,
      R => '0'
    );
\A_mantissa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__1_n_0\,
      D => A_mantissa(4),
      Q => \A_mantissa_reg_n_0_[4]\,
      R => '0'
    );
\A_mantissa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__1_n_0\,
      D => A_mantissa(5),
      Q => \A_mantissa_reg_n_0_[5]\,
      R => '0'
    );
\A_mantissa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__1_n_0\,
      D => A_mantissa(6),
      Q => \A_mantissa_reg_n_0_[6]\,
      R => '0'
    );
\A_mantissa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__1_n_0\,
      D => A_mantissa(7),
      Q => \A_mantissa_reg_n_0_[7]\,
      R => '0'
    );
\A_mantissa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__1_n_0\,
      D => A_mantissa(8),
      Q => \A_mantissa_reg_n_0_[8]\,
      R => '0'
    );
\A_mantissa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \A_mantissa[24]_i_1__1_n_0\,
      D => A_mantissa(9),
      Q => \A_mantissa_reg_n_0_[9]\,
      R => '0'
    );
A_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => A_sgn_reg_0(31),
      Q => A_sgn_reg_n_0,
      R => '0'
    );
\B_exp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(11),
      Q => B_exp(0),
      R => '0'
    );
\B_exp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(12),
      Q => B_exp(1),
      R => '0'
    );
\B_exp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(13),
      Q => B_exp(2),
      R => '0'
    );
\B_exp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(14),
      Q => B_exp(3),
      R => '0'
    );
\B_exp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(15),
      Q => B_exp(4),
      R => '0'
    );
\B_exp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(16),
      Q => B_exp(5),
      R => '0'
    );
\B_exp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(17),
      Q => B_exp(6),
      R => '0'
    );
\B_exp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(18),
      Q => B_exp(7),
      R => '0'
    );
B_mantissa5_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => B_mantissa5_carry_n_0,
      CO(2) => B_mantissa5_carry_n_1,
      CO(1) => B_mantissa5_carry_n_2,
      CO(0) => B_mantissa5_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \A_exp__0\(3 downto 0),
      O(3 downto 0) => B_mantissa60(3 downto 0),
      S(3) => B_mantissa5_carry_i_1_n_0,
      S(2) => B_mantissa5_carry_i_2_n_0,
      S(1) => B_mantissa5_carry_i_3_n_0,
      S(0) => B_mantissa5_carry_i_4_n_0
    );
\B_mantissa5_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => B_mantissa5_carry_n_0,
      CO(3) => \B_mantissa5_carry__0_n_0\,
      CO(2) => \B_mantissa5_carry__0_n_1\,
      CO(1) => \B_mantissa5_carry__0_n_2\,
      CO(0) => \B_mantissa5_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \A_exp__0\(7 downto 4),
      O(3 downto 0) => B_mantissa60(7 downto 4),
      S(3) => \B_mantissa5_carry__0_i_1_n_0\,
      S(2) => \B_mantissa5_carry__0_i_2_n_0\,
      S(1) => \B_mantissa5_carry__0_i_3_n_0\,
      S(0) => \B_mantissa5_carry__0_i_4_n_0\
    );
\B_mantissa5_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(7),
      I1 => B_exp(7),
      O => \B_mantissa5_carry__0_i_1_n_0\
    );
\B_mantissa5_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(6),
      I1 => B_exp(6),
      O => \B_mantissa5_carry__0_i_2_n_0\
    );
\B_mantissa5_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(5),
      I1 => B_exp(5),
      O => \B_mantissa5_carry__0_i_3_n_0\
    );
\B_mantissa5_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(4),
      I1 => B_exp(4),
      O => \B_mantissa5_carry__0_i_4_n_0\
    );
B_mantissa5_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(3),
      I1 => B_exp(3),
      O => B_mantissa5_carry_i_1_n_0
    );
B_mantissa5_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(2),
      I1 => B_exp(2),
      O => B_mantissa5_carry_i_2_n_0
    );
B_mantissa5_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(1),
      I1 => B_exp(1),
      O => B_mantissa5_carry_i_3_n_0
    );
B_mantissa5_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \A_exp__0\(0),
      I1 => B_exp(0),
      O => B_mantissa5_carry_i_4_n_0
    );
\B_mantissa[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(0),
      I2 => \B_mantissa[0]_i_2__1_n_0\,
      I3 => \B_mantissa_reg_n_0_[0]\,
      I4 => \B_mantissa[24]_i_4__0_n_0\,
      I5 => \B_mantissa[0]_i_3__2_n_0\,
      O => B_mantissa(0)
    );
\B_mantissa[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_21__0_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(4),
      I3 => \B_mantissa[24]_i_20__0_n_0\,
      I4 => B_mantissa60(0),
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[0]_i_2__1_n_0\
    );
\B_mantissa[0]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa[0]_i_4__3_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[1]_i_5__3_n_0\,
      I3 => \B_mantissa[21]_i_9_n_0\,
      O => \B_mantissa[0]_i_3__2_n_0\
    );
\B_mantissa[0]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \B_mantissa[2]_i_8__0_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[2]_i_9__0_n_0\,
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[4]_i_10__0_n_0\,
      I5 => \B_mantissa[0]_i_5_n_0\,
      O => \B_mantissa[0]_i_4__3_n_0\
    );
\B_mantissa[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => \B_mantissa_reg_n_0_[8]\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa_reg_n_0_[16]\,
      I4 => B_mantissa60(4),
      I5 => \B_mantissa_reg_n_0_[0]\,
      O => \B_mantissa[0]_i_5_n_0\
    );
\B_mantissa[10]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044F04400"
    )
        port map (
      I0 => \B_mantissa[24]_i_10__1_n_0\,
      I1 => \B_mantissa_reg_n_0_[7]\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa[24]_i_11__1_n_0\,
      I4 => \B_mantissa_reg_n_0_[3]\,
      I5 => \B_mantissa[2]_i_6_n_0\,
      O => \B_mantissa[10]_i_10__0_n_0\
    );
\B_mantissa[10]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDCFDDFFFF0000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[22]\,
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[10]_i_12__0_n_0\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[10]_i_11__0_n_0\
    );
\B_mantissa[10]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFDD"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[18]\,
      I3 => B_mantissa60(3),
      O => \B_mantissa[10]_i_12__0_n_0\
    );
\B_mantissa[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4F4F44"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(5),
      I2 => \B_mantissa[10]_i_2__1_n_0\,
      I3 => \B_mantissa[10]_i_3__1_n_0\,
      I4 => \B_mantissa[10]_i_4__0_n_0\,
      O => B_mantissa(10)
    );
\B_mantissa[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00BAFFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_4__0_n_0\,
      I1 => \B_mantissa[10]_i_5__0_n_0\,
      I2 => \B_mantissa[24]_i_12__1_n_0\,
      I3 => \B_mantissa_reg_n_0_[10]\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \B_mantissa[10]_i_6__0_n_0\,
      O => \B_mantissa[10]_i_2__1_n_0\
    );
\B_mantissa[10]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE000032020000"
    )
        port map (
      I0 => \B_mantissa[13]_i_9__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[11]_i_8__0_n_0\,
      I4 => \B_mantissa[17]_i_5__1_n_0\,
      I5 => \B_mantissa[10]_i_7__1_n_0\,
      O => \B_mantissa[10]_i_3__1_n_0\
    );
\B_mantissa[10]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AFFFF"
    )
        port map (
      I0 => \B_mantissa[21]_i_9_n_0\,
      I1 => \B_mantissa[11]_i_9__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[10]_i_8__0_n_0\,
      I4 => \B_mantissa[10]_i_9__2_n_0\,
      O => \B_mantissa[10]_i_4__0_n_0\
    );
\B_mantissa[10]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7EF0F0F"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(4),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(3),
      O => \B_mantissa[10]_i_5__0_n_0\
    );
\B_mantissa[10]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1004444400044444"
    )
        port map (
      I0 => \B_mantissa[24]_i_20__0_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(0),
      O => \B_mantissa[10]_i_6__0_n_0\
    );
\B_mantissa[10]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \B_mantissa[12]_i_11__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[10]_i_10__0_n_0\,
      O => \B_mantissa[10]_i_7__1_n_0\
    );
\B_mantissa[10]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[12]_i_12__0_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[10]_i_11__0_n_0\,
      O => \B_mantissa[10]_i_8__0_n_0\
    );
\B_mantissa[10]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4045454555555555"
    )
        port map (
      I0 => \B_mantissa[24]_i_4__0_n_0\,
      I1 => \B_mantissa[12]_i_6__1_n_0\,
      I2 => \B_mantissa[24]_i_13__3_n_0\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[24]_i_10__1_n_0\,
      I5 => \B_mantissa[24]_i_12__1_n_0\,
      O => \B_mantissa[10]_i_9__2_n_0\
    );
\B_mantissa[11]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFDDCFDDFFFF0000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[23]\,
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[11]_i_11__0_n_0\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[11]_i_10__0_n_0\
    );
\B_mantissa[11]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFDD"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[19]\,
      I3 => B_mantissa60(3),
      O => \B_mantissa[11]_i_11__0_n_0\
    );
\B_mantissa[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \B_mantissa_reg[11]_0\,
      I1 => \B_mantissa[11]_i_3__3_n_0\,
      I2 => \B_mantissa_reg_n_0_[11]\,
      I3 => \B_mantissa[11]_i_4__1_n_0\,
      I4 => \B_mantissa[11]_i_5__1_n_0\,
      I5 => \B_mantissa[11]_i_6__0_n_0\,
      O => B_mantissa(11)
    );
\B_mantissa[11]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455100055555555"
    )
        port map (
      I0 => \B_mantissa[24]_i_4__0_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[11]_i_7__1_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[12]_i_6__1_n_0\,
      I5 => \B_mantissa[24]_i_12__1_n_0\,
      O => \B_mantissa[11]_i_3__3_n_0\
    );
\B_mantissa[11]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000042AAFFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[24]_i_20__0_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[11]_i_4__1_n_0\
    );
\B_mantissa[11]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB300008C800000"
    )
        port map (
      I0 => \B_mantissa[13]_i_9__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[11]_i_8__0_n_0\,
      I4 => \B_mantissa[17]_i_5__1_n_0\,
      I5 => \B_mantissa[12]_i_8__0_n_0\,
      O => \B_mantissa[11]_i_5__1_n_0\
    );
\B_mantissa[11]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => \B_mantissa[11]_i_9__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[12]_i_9__0_n_0\,
      I3 => \B_mantissa[21]_i_9_n_0\,
      O => \B_mantissa[11]_i_6__0_n_0\
    );
\B_mantissa[11]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD5557"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(3),
      O => \B_mantissa[11]_i_7__1_n_0\
    );
\B_mantissa[11]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => \B_mantissa_reg_n_0_[8]\,
      I2 => \B_mantissa[24]_i_11__1_n_0\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      I4 => \B_mantissa_reg_n_0_[4]\,
      I5 => \B_mantissa[24]_i_10__1_n_0\,
      O => \B_mantissa[11]_i_8__0_n_0\
    );
\B_mantissa[11]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[13]_i_11_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[11]_i_10__0_n_0\,
      O => \B_mantissa[11]_i_9__0_n_0\
    );
\B_mantissa[12]_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10555555"
    )
        port map (
      I0 => \B_mantissa[24]_i_4__0_n_0\,
      I1 => \B_mantissa[24]_i_11__1_n_0\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa[22]_i_5__1_n_0\,
      I4 => \B_mantissa[24]_i_12__1_n_0\,
      O => \B_mantissa[12]_i_10__2_n_0\
    );
\B_mantissa[12]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \B_mantissa_reg_n_0_[9]\,
      I2 => \B_mantissa[24]_i_11__1_n_0\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      I4 => \B_mantissa_reg_n_0_[5]\,
      I5 => \B_mantissa[24]_i_10__1_n_0\,
      O => \B_mantissa[12]_i_11__0_n_0\
    );
\B_mantissa[12]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF470000FF47"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[12]_i_13_n_0\,
      O => \B_mantissa[12]_i_12__0_n_0\
    );
\B_mantissa[12]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5F3"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => \B_mantissa_reg_n_0_[16]\,
      I2 => B_mantissa60(4),
      I3 => B_mantissa60(3),
      O => \B_mantissa[12]_i_13_n_0\
    );
\B_mantissa[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F444F4444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(6),
      I2 => \B_mantissa[12]_i_2__1_n_0\,
      I3 => \B_mantissa[12]_i_3__1_n_0\,
      I4 => \B_mantissa[12]_i_4__0_n_0\,
      I5 => \B_mantissa[12]_i_5__1_n_0\,
      O => B_mantissa(12)
    );
\B_mantissa[12]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00BAFFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_4__0_n_0\,
      I1 => \B_mantissa[12]_i_6__1_n_0\,
      I2 => \B_mantissa[24]_i_12__1_n_0\,
      I3 => \B_mantissa_reg_n_0_[12]\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \B_mantissa[12]_i_7__1_n_0\,
      O => \B_mantissa[12]_i_2__1_n_0\
    );
\B_mantissa[12]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0131FFFF"
    )
        port map (
      I0 => \B_mantissa[15]_i_8__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[13]_i_9__0_n_0\,
      I4 => \B_mantissa[17]_i_5__1_n_0\,
      O => \B_mantissa[12]_i_3__1_n_0\
    );
\B_mantissa[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \B_mantissa[12]_i_8__0_n_0\,
      I1 => B_mantissa60(0),
      O => \B_mantissa[12]_i_4__0_n_0\
    );
\B_mantissa[12]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AFFFF"
    )
        port map (
      I0 => \B_mantissa[21]_i_9_n_0\,
      I1 => \B_mantissa[13]_i_10__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[12]_i_9__0_n_0\,
      I4 => \B_mantissa[12]_i_10__2_n_0\,
      O => \B_mantissa[12]_i_5__1_n_0\
    );
\B_mantissa[12]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0037FF"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      O => \B_mantissa[12]_i_6__1_n_0\
    );
\B_mantissa[12]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115404011154000"
    )
        port map (
      I0 => \B_mantissa[24]_i_20__0_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[12]_i_7__1_n_0\
    );
\B_mantissa[12]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \B_mantissa[14]_i_10__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[12]_i_11__0_n_0\,
      O => \B_mantissa[12]_i_8__0_n_0\
    );
\B_mantissa[12]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[14]_i_12__0_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[12]_i_12__0_n_0\,
      O => \B_mantissa[12]_i_9__0_n_0\
    );
\B_mantissa[13]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[15]_i_11__0_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[13]_i_11_n_0\,
      O => \B_mantissa[13]_i_10__0_n_0\
    );
\B_mantissa[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFFFFF47FF47"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[13]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[21]\,
      I5 => B_mantissa60(3),
      O => \B_mantissa[13]_i_11_n_0\
    );
\B_mantissa[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAAABAB"
    )
        port map (
      I0 => \B_mantissa_reg[13]_0\,
      I1 => \B_mantissa[13]_i_3__1_n_0\,
      I2 => \B_mantissa[13]_i_4__1_n_0\,
      I3 => \B_mantissa[13]_i_5__1_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[13]_i_6__1_n_0\,
      O => B_mantissa(13)
    );
\B_mantissa[13]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1F1FFF"
    )
        port map (
      I0 => \B_mantissa[13]_i_7__3_n_0\,
      I1 => \B_mantissa_reg_n_0_[13]\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa[24]_i_20__0_n_0\,
      I4 => \B_mantissa[13]_i_8__0_n_0\,
      O => \B_mantissa[13]_i_3__1_n_0\
    );
\B_mantissa[13]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0131FFFF"
    )
        port map (
      I0 => \B_mantissa[16]_i_10__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[14]_i_10__0_n_0\,
      I4 => \B_mantissa[17]_i_5__1_n_0\,
      O => \B_mantissa[13]_i_4__1_n_0\
    );
\B_mantissa[13]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \B_mantissa[15]_i_8__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[13]_i_9__0_n_0\,
      O => \B_mantissa[13]_i_5__1_n_0\
    );
\B_mantissa[13]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AFFFF"
    )
        port map (
      I0 => \B_mantissa[21]_i_9_n_0\,
      I1 => \B_mantissa[14]_i_11__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[13]_i_10__0_n_0\,
      I4 => \B_mantissa[13]_i_7__3_n_0\,
      O => \B_mantissa[13]_i_6__1_n_0\
    );
\B_mantissa[13]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00540000FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_4__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(3),
      I5 => \B_mantissa[16]_i_7__0_n_0\,
      O => \B_mantissa[13]_i_7__3_n_0\
    );
\B_mantissa[13]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"99D5"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      O => \B_mantissa[13]_i_8__0_n_0\
    );
\B_mantissa[13]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => \B_mantissa_reg_n_0_[10]\,
      I2 => \B_mantissa[24]_i_11__1_n_0\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      I4 => \B_mantissa_reg_n_0_[6]\,
      I5 => \B_mantissa[24]_i_10__1_n_0\,
      O => \B_mantissa[13]_i_9__0_n_0\
    );
\B_mantissa[14]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A000CF00C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \B_mantissa_reg_n_0_[11]\,
      I2 => \B_mantissa[24]_i_11__1_n_0\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      I4 => \B_mantissa_reg_n_0_[7]\,
      I5 => \B_mantissa[24]_i_10__1_n_0\,
      O => \B_mantissa[14]_i_10__0_n_0\
    );
\B_mantissa[14]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[16]_i_13_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[14]_i_12__0_n_0\,
      O => \B_mantissa[14]_i_11__0_n_0\
    );
\B_mantissa[14]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F5F0FFF3F3"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => \B_mantissa_reg_n_0_[14]\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa_reg_n_0_[22]\,
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(2),
      O => \B_mantissa[14]_i_12__0_n_0\
    );
\B_mantissa[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAAABAB"
    )
        port map (
      I0 => \B_mantissa_reg[14]_0\,
      I1 => \B_mantissa[14]_i_3__1_n_0\,
      I2 => \B_mantissa[14]_i_4__1_n_0\,
      I3 => \B_mantissa[14]_i_5__1_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[14]_i_6__1_n_0\,
      O => B_mantissa(14)
    );
\B_mantissa[14]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00FFFFBF00BF00"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      I2 => \B_mantissa[14]_i_7__1_n_0\,
      I3 => \B_mantissa[14]_i_8__1_n_0\,
      I4 => \B_mantissa_reg_n_0_[14]\,
      I5 => \B_mantissa[14]_i_9__0_n_0\,
      O => \B_mantissa[14]_i_3__1_n_0\
    );
\B_mantissa[14]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0131FFFF"
    )
        port map (
      I0 => \B_mantissa[17]_i_10__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[15]_i_8__1_n_0\,
      I4 => \B_mantissa[17]_i_5__1_n_0\,
      O => \B_mantissa[14]_i_4__1_n_0\
    );
\B_mantissa[14]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \B_mantissa[16]_i_10__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[14]_i_10__0_n_0\,
      O => \B_mantissa[14]_i_5__1_n_0\
    );
\B_mantissa[14]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4700"
    )
        port map (
      I0 => \B_mantissa[15]_i_9__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[14]_i_11__0_n_0\,
      I3 => \B_mantissa[21]_i_9_n_0\,
      I4 => \B_mantissa[14]_i_9__0_n_0\,
      O => \B_mantissa[14]_i_6__1_n_0\
    );
\B_mantissa[14]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(3),
      O => \B_mantissa[14]_i_7__1_n_0\
    );
\B_mantissa[14]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666A0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => \B_mantissa[21]_i_9_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[14]_i_8__1_n_0\
    );
\B_mantissa[14]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8F0F8F8"
    )
        port map (
      I0 => \B_mantissa[22]_i_5__1_n_0\,
      I1 => \B_mantissa[21]_i_9_n_0\,
      I2 => \B_mantissa[24]_i_4__0_n_0\,
      I3 => \B_mantissa[24]_i_11__1_n_0\,
      I4 => B_mantissa60(3),
      I5 => \B_mantissa[24]_i_13__3_n_0\,
      O => \B_mantissa[14]_i_9__0_n_0\
    );
\B_mantissa[15]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => \B_mantissa[24]_i_10__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[8]\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      O => \B_mantissa[15]_i_10__0_n_0\
    );
\B_mantissa[15]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5F5F0FFF3F3"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => \B_mantissa_reg_n_0_[15]\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa_reg_n_0_[23]\,
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(2),
      O => \B_mantissa[15]_i_11__0_n_0\
    );
\B_mantissa[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAAABAB"
    )
        port map (
      I0 => \B_mantissa_reg[15]_0\,
      I1 => \B_mantissa[15]_i_3__1_n_0\,
      I2 => \B_mantissa[15]_i_4__1_n_0\,
      I3 => \B_mantissa[15]_i_5__1_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[15]_i_6__1_n_0\,
      O => B_mantissa(15)
    );
\B_mantissa[15]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1FFF1F"
    )
        port map (
      I0 => \B_mantissa[15]_i_7__1_n_0\,
      I1 => \B_mantissa_reg_n_0_[15]\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa[21]_i_9_n_0\,
      I4 => \B_mantissa[16]_i_8__3_n_0\,
      O => \B_mantissa[15]_i_3__1_n_0\
    );
\B_mantissa[15]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0131FFFF"
    )
        port map (
      I0 => \B_mantissa[16]_i_9__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[16]_i_10__0_n_0\,
      I4 => \B_mantissa[17]_i_5__1_n_0\,
      O => \B_mantissa[15]_i_4__1_n_0\
    );
\B_mantissa[15]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \B_mantissa[17]_i_10__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[15]_i_8__1_n_0\,
      O => \B_mantissa[15]_i_5__1_n_0\
    );
\B_mantissa[15]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AFFFF"
    )
        port map (
      I0 => \B_mantissa[21]_i_9_n_0\,
      I1 => \B_mantissa[16]_i_11__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[15]_i_9__0_n_0\,
      I4 => \B_mantissa[15]_i_7__1_n_0\,
      O => \B_mantissa[15]_i_6__1_n_0\
    );
\B_mantissa[15]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E05FFFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_21__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[21]_i_9_n_0\,
      I5 => \B_mantissa[24]_i_4__0_n_0\,
      O => \B_mantissa[15]_i_7__1_n_0\
    );
\B_mantissa[15]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => \B_mantissa[24]_i_10__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      I4 => \B_mantissa[24]_i_11__1_n_0\,
      I5 => \B_mantissa[15]_i_10__0_n_0\,
      O => \B_mantissa[15]_i_8__1_n_0\
    );
\B_mantissa[15]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[22]_i_11_n_0\,
      I3 => \B_mantissa_reg_n_0_[17]\,
      I4 => B_mantissa60(1),
      I5 => \B_mantissa[15]_i_11__0_n_0\,
      O => \B_mantissa[15]_i_9__0_n_0\
    );
\B_mantissa[16]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \B_mantissa[24]_i_10__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[13]\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      I4 => \B_mantissa[24]_i_11__1_n_0\,
      I5 => \B_mantissa[16]_i_12__0_n_0\,
      O => \B_mantissa[16]_i_10__0_n_0\
    );
\B_mantissa[16]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FF47FFFF0000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[18]\,
      I3 => \B_mantissa[22]_i_11_n_0\,
      I4 => \B_mantissa[16]_i_13_n_0\,
      I5 => B_mantissa60(1),
      O => \B_mantissa[16]_i_11__0_n_0\
    );
\B_mantissa[16]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \B_mantissa[24]_i_10__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[9]\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      O => \B_mantissa[16]_i_12__0_n_0\
    );
\B_mantissa[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF55FF33FF0F"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => \B_mantissa_reg_n_0_[24]\,
      I2 => \B_mantissa_reg_n_0_[16]\,
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(2),
      O => \B_mantissa[16]_i_13_n_0\
    );
\B_mantissa[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABABABAA"
    )
        port map (
      I0 => \B_mantissa_reg[16]_0\,
      I1 => \B_mantissa[16]_i_3__1_n_0\,
      I2 => \B_mantissa[16]_i_4__1_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[16]_i_5__1_n_0\,
      I5 => \B_mantissa[16]_i_6__1_n_0\,
      O => B_mantissa(16)
    );
\B_mantissa[16]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4FFFFF44444444"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[16]\,
      I1 => \B_mantissa[16]_i_7__0_n_0\,
      I2 => \B_mantissa[16]_i_8__3_n_0\,
      I3 => B_mantissa60(0),
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \B_mantissa[17]_i_8__2_n_0\,
      O => \B_mantissa[16]_i_3__1_n_0\
    );
\B_mantissa[16]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"404CFFFF"
    )
        port map (
      I0 => \B_mantissa[16]_i_9__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[16]_i_10__0_n_0\,
      I4 => \B_mantissa[17]_i_5__1_n_0\,
      O => \B_mantissa[16]_i_4__1_n_0\
    );
\B_mantissa[16]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \B_mantissa[17]_i_11__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[17]_i_10__0_n_0\,
      O => \B_mantissa[16]_i_5__1_n_0\
    );
\B_mantissa[16]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFFFCCCCCCCC"
    )
        port map (
      I0 => \B_mantissa[22]_i_5__1_n_0\,
      I1 => \B_mantissa[24]_i_4__0_n_0\,
      I2 => \B_mantissa[17]_i_14_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[16]_i_11__0_n_0\,
      I5 => \B_mantissa[21]_i_9_n_0\,
      O => \B_mantissa[16]_i_6__1_n_0\
    );
\B_mantissa[16]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCCCCCC8"
    )
        port map (
      I0 => \B_mantissa[24]_i_15__1_n_0\,
      I1 => \B_mantissa_reg[24]_i_14_n_3\,
      I2 => B_mantissa60(6),
      I3 => B_mantissa60(5),
      I4 => B_mantissa60(7),
      I5 => \B_mantissa[22]_i_5__1_n_0\,
      O => \B_mantissa[16]_i_7__0_n_0\
    );
\B_mantissa[16]_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9995"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      O => \B_mantissa[16]_i_8__3_n_0\
    );
\B_mantissa[16]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \B_mantissa[24]_i_10__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[15]\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      I4 => \B_mantissa[24]_i_11__1_n_0\,
      I5 => \B_mantissa[18]_i_7__1_n_0\,
      O => \B_mantissa[16]_i_9__0_n_0\
    );
\B_mantissa[17]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => \B_mantissa[24]_i_10__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[14]\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      I4 => \B_mantissa[24]_i_11__1_n_0\,
      I5 => \B_mantissa[17]_i_16__0_n_0\,
      O => \B_mantissa[17]_i_10__0_n_0\
    );
\B_mantissa[17]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => \B_mantissa[22]_i_10__1_n_0\,
      I1 => \B_mantissa[24]_i_11__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[4]\,
      I3 => \B_mantissa[24]_i_10__1_n_0\,
      I4 => \B_mantissa_reg_n_0_[12]\,
      I5 => \B_mantissa[2]_i_6_n_0\,
      O => \B_mantissa[17]_i_11__0_n_0\
    );
\B_mantissa[17]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => B_mantissa60(5),
      I1 => B_mantissa60(7),
      I2 => B_mantissa60(6),
      I3 => \B_mantissa_reg[24]_i_14_n_3\,
      O => \B_mantissa[17]_i_12_n_0\
    );
\B_mantissa[17]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[20]\,
      I3 => \B_mantissa[22]_i_11_n_0\,
      I4 => B_mantissa60(1),
      I5 => \B_mantissa[17]_i_17__0_n_0\,
      O => \B_mantissa[17]_i_13_n_0\
    );
\B_mantissa[17]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FF47FFFF0000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[19]\,
      I3 => \B_mantissa[22]_i_11_n_0\,
      I4 => \B_mantissa[17]_i_18__0_n_0\,
      I5 => B_mantissa60(1),
      O => \B_mantissa[17]_i_14_n_0\
    );
\B_mantissa[17]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \B_mantissa_reg[24]_i_14_n_3\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(4),
      I3 => \B_mantissa[17]_i_9__0_n_0\,
      O => \B_mantissa[17]_i_15_n_0\
    );
\B_mantissa[17]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => \B_mantissa[24]_i_10__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[10]\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      O => \B_mantissa[17]_i_16__0_n_0\
    );
\B_mantissa[17]_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa_reg_n_0_[18]\,
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(3),
      O => \B_mantissa[17]_i_17__0_n_0\
    );
\B_mantissa[17]_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFF7"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(4),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa_reg_n_0_[17]\,
      O => \B_mantissa[17]_i_18__0_n_0\
    );
\B_mantissa[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAAAAAA"
    )
        port map (
      I0 => \B_mantissa_reg[17]_0\,
      I1 => \B_mantissa[17]_i_3__1_n_0\,
      I2 => \B_mantissa[17]_i_4__1_n_0\,
      I3 => \B_mantissa[17]_i_5__1_n_0\,
      I4 => \B_mantissa[17]_i_6__0_n_0\,
      I5 => \B_mantissa[17]_i_7__1_n_0\,
      O => B_mantissa(17)
    );
\B_mantissa[17]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAABABABABA"
    )
        port map (
      I0 => \B_mantissa[17]_i_8__2_n_0\,
      I1 => \B_mantissa_reg_n_0_[17]\,
      I2 => \B_mantissa_reg[24]_i_14_n_3\,
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      I5 => \B_mantissa[17]_i_9__0_n_0\,
      O => \B_mantissa[17]_i_3__1_n_0\
    );
\B_mantissa[17]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10D0"
    )
        port map (
      I0 => \B_mantissa[17]_i_10__0_n_0\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[17]_i_11__0_n_0\,
      O => \B_mantissa[17]_i_4__1_n_0\
    );
\B_mantissa[17]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \B_mantissa[17]_i_12_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(2),
      I5 => B_mantissa60(0),
      O => \B_mantissa[17]_i_5__1_n_0\
    );
\B_mantissa[17]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => \B_mantissa[18]_i_5__1_n_0\,
      O => \B_mantissa[17]_i_6__0_n_0\
    );
\B_mantissa[17]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80B0"
    )
        port map (
      I0 => \B_mantissa[17]_i_13_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[21]_i_9_n_0\,
      I3 => \B_mantissa[17]_i_14_n_0\,
      I4 => \B_mantissa[17]_i_15_n_0\,
      O => \B_mantissa[17]_i_7__1_n_0\
    );
\B_mantissa[17]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57AA0000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[21]_i_9_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[17]_i_8__2_n_0\
    );
\B_mantissa[17]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010101010101"
    )
        port map (
      I0 => B_mantissa60(6),
      I1 => B_mantissa60(5),
      I2 => B_mantissa60(7),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      I5 => \B_mantissa[8]_i_6__0_n_0\,
      O => \B_mantissa[17]_i_9__0_n_0\
    );
\B_mantissa[18]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(4),
      O => \B_mantissa[18]_i_10__0_n_0\
    );
\B_mantissa[18]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A0A0A"
    )
        port map (
      I0 => Q(7),
      I1 => \B_mantissa[18]_i_2__1_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa[18]_i_3__1_n_0\,
      I4 => \B_mantissa[18]_i_4__1_n_0\,
      O => B_mantissa(18)
    );
\B_mantissa[18]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555445"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => \B_mantissa[22]_i_5__1_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[24]_i_4__0_n_0\,
      I5 => \B_mantissa[20]_i_2__1_n_0\,
      O => \B_mantissa[18]_i_2__1_n_0\
    );
\B_mantissa[18]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115544411154444"
    )
        port map (
      I0 => \B_mantissa[24]_i_20__0_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[18]_i_3__1_n_0\
    );
\B_mantissa[18]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE020"
    )
        port map (
      I0 => \B_mantissa[19]_i_5__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[17]_i_5__1_n_0\,
      I3 => \B_mantissa[18]_i_5__1_n_0\,
      I4 => \B_mantissa[18]_i_6__1_n_0\,
      O => \B_mantissa[18]_i_4__1_n_0\
    );
\B_mantissa[18]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[24]_i_25__0_n_0\,
      I1 => \B_mantissa[20]_i_8__1_n_0\,
      I2 => \B_mantissa[24]_i_13__3_n_0\,
      I3 => \B_mantissa[22]_i_9__1_n_0\,
      I4 => \B_mantissa[24]_i_11__1_n_0\,
      I5 => \B_mantissa[18]_i_7__1_n_0\,
      O => \B_mantissa[18]_i_5__1_n_0\
    );
\B_mantissa[18]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFD55555"
    )
        port map (
      I0 => \B_mantissa[18]_i_8__1_n_0\,
      I1 => \B_mantissa[19]_i_8__1_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[17]_i_13_n_0\,
      I4 => \B_mantissa[21]_i_9_n_0\,
      O => \B_mantissa[18]_i_6__1_n_0\
    );
\B_mantissa[18]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \B_mantissa[24]_i_10__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[11]\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      O => \B_mantissa[18]_i_7__1_n_0\
    );
\B_mantissa[18]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0FFF0E0F0ECF"
    )
        port map (
      I0 => \B_mantissa[17]_i_12_n_0\,
      I1 => \B_mantissa[20]_i_5__1_n_0\,
      I2 => \B_mantissa_reg[24]_i_14_n_3\,
      I3 => \B_mantissa[24]_i_15__1_n_0\,
      I4 => \B_mantissa[18]_i_9__1_n_0\,
      I5 => \B_mantissa[18]_i_10__0_n_0\,
      O => \B_mantissa[18]_i_8__1_n_0\
    );
\B_mantissa[18]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => B_mantissa60(7),
      I1 => B_mantissa60(5),
      I2 => B_mantissa60(6),
      O => \B_mantissa[18]_i_9__1_n_0\
    );
\B_mantissa[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFF444444444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(8),
      I2 => \B_mantissa[19]_i_2__1_n_0\,
      I3 => \B_mantissa_reg_n_0_[19]\,
      I4 => \B_mantissa[19]_i_3__1_n_0\,
      I5 => \B_mantissa[19]_i_4__1_n_0\,
      O => B_mantissa(19)
    );
\B_mantissa[19]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => \B_mantissa[20]_i_2__1_n_0\,
      I1 => \B_mantissa[24]_i_4__0_n_0\,
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[22]_i_5__1_n_0\,
      O => \B_mantissa[19]_i_2__1_n_0\
    );
\B_mantissa[19]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000766EFFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[24]_i_20__0_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[19]_i_3__1_n_0\
    );
\B_mantissa[19]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[19]_i_5__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[17]_i_5__1_n_0\,
      I3 => \B_mantissa[20]_i_6__1_n_0\,
      I4 => \B_mantissa[19]_i_6__1_n_0\,
      I5 => \B_mantissa[19]_i_2__1_n_0\,
      O => \B_mantissa[19]_i_4__1_n_0\
    );
\B_mantissa[19]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[24]_i_29__0_n_0\,
      I1 => \B_mantissa[21]_i_12__0_n_0\,
      I2 => \B_mantissa[24]_i_13__3_n_0\,
      I3 => \B_mantissa[22]_i_10__1_n_0\,
      I4 => \B_mantissa[24]_i_11__1_n_0\,
      I5 => \B_mantissa[19]_i_7__1_n_0\,
      O => \B_mantissa[19]_i_5__1_n_0\
    );
\B_mantissa[19]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \B_mantissa[21]_i_9_n_0\,
      I1 => \B_mantissa[19]_i_8__1_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[20]_i_9__1_n_0\,
      O => \B_mantissa[19]_i_6__1_n_0\
    );
\B_mantissa[19]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => \B_mantissa[24]_i_10__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      O => \B_mantissa[19]_i_7__1_n_0\
    );
\B_mantissa[19]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa_reg_n_0_[23]\,
      I3 => B_mantissa60(2),
      I4 => \B_mantissa_reg_n_0_[19]\,
      I5 => \B_mantissa[22]_i_11_n_0\,
      O => \B_mantissa[19]_i_8__1_n_0\
    );
\B_mantissa[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F444444FFF4"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(1),
      I2 => \B_mantissa[1]_i_2__1_n_0\,
      I3 => \B_mantissa_reg_n_0_[1]\,
      I4 => \B_mantissa[1]_i_3__3_n_0\,
      I5 => \B_mantissa[1]_i_4__1_n_0\,
      O => B_mantissa(1)
    );
\B_mantissa[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \B_mantissa[24]_i_4__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[24]_i_3__3_n_0\,
      O => \B_mantissa[1]_i_2__1_n_0\
    );
\B_mantissa[1]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000040FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_20__0_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(1),
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[1]_i_3__3_n_0\
    );
\B_mantissa[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757F0000757F757F"
    )
        port map (
      I0 => \B_mantissa[21]_i_9_n_0\,
      I1 => \B_mantissa[2]_i_7__2_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[1]_i_5__3_n_0\,
      I4 => \B_mantissa[1]_i_6__0_n_0\,
      I5 => \B_mantissa[17]_i_5__1_n_0\,
      O => \B_mantissa[1]_i_4__1_n_0\
    );
\B_mantissa[1]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \B_mantissa[7]_i_11_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[3]_i_9__0_n_0\,
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[1]_i_7__0_n_0\,
      I5 => \B_mantissa[1]_i_8_n_0\,
      O => \B_mantissa[1]_i_5__3_n_0\
    );
\B_mantissa[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7CFF7FFF"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[2]_i_5__1_n_0\,
      I4 => \B_mantissa_reg_n_0_[1]\,
      I5 => \B_mantissa[2]_i_6_n_0\,
      O => \B_mantissa[1]_i_6__0_n_0\
    );
\B_mantissa[1]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[21]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[5]\,
      O => \B_mantissa[1]_i_7__0_n_0\
    );
\B_mantissa[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[17]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[1]\,
      O => \B_mantissa[1]_i_8_n_0\
    );
\B_mantissa[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAFCAA00AA00AA"
    )
        port map (
      I0 => Q(9),
      I1 => \B_mantissa[20]_i_2__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[20]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \B_mantissa[20]_i_3__1_n_0\,
      I5 => \B_mantissa[20]_i_4__1_n_0\,
      O => B_mantissa(20)
    );
\B_mantissa[20]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002BFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[20]_i_5__1_n_0\,
      I1 => \B_mantissa[24]_i_15__1_n_0\,
      I2 => B_mantissa60(5),
      I3 => B_mantissa60(7),
      I4 => B_mantissa60(6),
      I5 => \B_mantissa_reg[24]_i_14_n_3\,
      O => \B_mantissa[20]_i_2__1_n_0\
    );
\B_mantissa[20]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155555001555540"
    )
        port map (
      I0 => \B_mantissa[24]_i_20__0_n_0\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[20]_i_3__1_n_0\
    );
\B_mantissa[20]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \B_mantissa[20]_i_6__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[17]_i_5__1_n_0\,
      I3 => \B_mantissa[21]_i_8__0_n_0\,
      I4 => \B_mantissa[20]_i_7__1_n_0\,
      O => \B_mantissa[20]_i_4__1_n_0\
    );
\B_mantissa[20]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000037"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      O => \B_mantissa[20]_i_5__1_n_0\
    );
\B_mantissa[20]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[24]_i_23_n_0\,
      I1 => \B_mantissa[22]_i_9__1_n_0\,
      I2 => \B_mantissa[24]_i_13__3_n_0\,
      I3 => \B_mantissa[24]_i_25__0_n_0\,
      I4 => \B_mantissa[24]_i_11__1_n_0\,
      I5 => \B_mantissa[20]_i_8__1_n_0\,
      O => \B_mantissa[20]_i_6__1_n_0\
    );
\B_mantissa[20]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E400FFFF"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => \B_mantissa[20]_i_9__1_n_0\,
      I2 => \B_mantissa[21]_i_10__0_n_0\,
      I3 => \B_mantissa[21]_i_9_n_0\,
      I4 => \B_mantissa[20]_i_2__1_n_0\,
      O => \B_mantissa[20]_i_7__1_n_0\
    );
\B_mantissa[20]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \B_mantissa[24]_i_10__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[13]\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      O => \B_mantissa[20]_i_8__1_n_0\
    );
\B_mantissa[20]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa_reg_n_0_[24]\,
      I3 => B_mantissa60(2),
      I4 => \B_mantissa_reg_n_0_[20]\,
      I5 => \B_mantissa[22]_i_11_n_0\,
      O => \B_mantissa[20]_i_9__1_n_0\
    );
\B_mantissa[21]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => \B_mantissa_reg_n_0_[21]\,
      I4 => B_mantissa60(3),
      I5 => B_mantissa60(4),
      O => \B_mantissa[21]_i_10__0_n_0\
    );
\B_mantissa[21]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000B0008"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[22]\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[21]_i_11__0_n_0\
    );
\B_mantissa[21]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => \B_mantissa[24]_i_10__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[14]\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      O => \B_mantissa[21]_i_12__0_n_0\
    );
\B_mantissa[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \B_mantissa_reg[21]_0\,
      I1 => \B_mantissa[21]_i_3__3_n_0\,
      I2 => \B_mantissa_reg_n_0_[21]\,
      I3 => \B_mantissa[21]_i_4__2_n_0\,
      I4 => \B_mantissa[21]_i_5__1_n_0\,
      I5 => \B_mantissa[21]_i_6__1_n_0\,
      O => B_mantissa(21)
    );
\B_mantissa[21]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002BFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[21]_i_7__1_n_0\,
      I1 => \B_mantissa[24]_i_15__1_n_0\,
      I2 => B_mantissa60(5),
      I3 => B_mantissa60(7),
      I4 => B_mantissa60(6),
      I5 => \B_mantissa_reg[24]_i_14_n_3\,
      O => \B_mantissa[21]_i_3__3_n_0\
    );
\B_mantissa[21]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000057FAFFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[24]_i_20__0_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[21]_i_4__2_n_0\
    );
\B_mantissa[21]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \B_mantissa[21]_i_8__0_n_0\,
      I1 => \B_mantissa[17]_i_5__1_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[22]_i_6__1_n_0\,
      O => \B_mantissa[21]_i_5__1_n_0\
    );
\B_mantissa[21]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \B_mantissa[21]_i_9_n_0\,
      I1 => \B_mantissa[21]_i_10__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[21]_i_11__0_n_0\,
      O => \B_mantissa[21]_i_6__1_n_0\
    );
\B_mantissa[21]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC80033"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(3),
      O => \B_mantissa[21]_i_7__1_n_0\
    );
\B_mantissa[21]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[24]_i_27_n_0\,
      I1 => \B_mantissa[22]_i_10__1_n_0\,
      I2 => \B_mantissa[24]_i_13__3_n_0\,
      I3 => \B_mantissa[24]_i_29__0_n_0\,
      I4 => \B_mantissa[24]_i_11__1_n_0\,
      I5 => \B_mantissa[21]_i_12__0_n_0\,
      O => \B_mantissa[21]_i_8__0_n_0\
    );
\B_mantissa[21]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \B_mantissa_reg[24]_i_14_n_3\,
      I1 => B_mantissa60(6),
      I2 => B_mantissa60(5),
      I3 => B_mantissa60(7),
      O => \B_mantissa[21]_i_9_n_0\
    );
\B_mantissa[22]_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => \B_mantissa[24]_i_10__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[0]\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      I4 => \B_mantissa_reg_n_0_[16]\,
      O => \B_mantissa[22]_i_10__1_n_0\
    );
\B_mantissa[22]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(4),
      O => \B_mantissa[22]_i_11_n_0\
    );
\B_mantissa[22]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAFCAA00AA00AA"
    )
        port map (
      I0 => Q(10),
      I1 => \B_mantissa[22]_i_2__3_n_0\,
      I2 => \B_mantissa_reg_n_0_[22]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \B_mantissa[22]_i_3__1_n_0\,
      I5 => \B_mantissa[22]_i_4__1_n_0\,
      O => B_mantissa(22)
    );
\B_mantissa[22]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001555511115555"
    )
        port map (
      I0 => \B_mantissa[24]_i_4__0_n_0\,
      I1 => \B_mantissa[22]_i_5__1_n_0\,
      I2 => \B_mantissa[24]_i_11__1_n_0\,
      I3 => \B_mantissa[24]_i_13__3_n_0\,
      I4 => \B_mantissa[24]_i_12__1_n_0\,
      I5 => \B_mantissa[24]_i_10__1_n_0\,
      O => \B_mantissa[22]_i_2__3_n_0\
    );
\B_mantissa[22]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115555411155454"
    )
        port map (
      I0 => \B_mantissa[24]_i_20__0_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      I5 => B_mantissa60(0),
      O => \B_mantissa[22]_i_3__1_n_0\
    );
\B_mantissa[22]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[22]_i_6__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[17]_i_5__1_n_0\,
      I3 => \B_mantissa[22]_i_7__1_n_0\,
      I4 => \B_mantissa[22]_i_2__3_n_0\,
      I5 => \B_mantissa[22]_i_8__3_n_0\,
      O => \B_mantissa[22]_i_4__1_n_0\
    );
\B_mantissa[22]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666666A"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(1),
      O => \B_mantissa[22]_i_5__1_n_0\
    );
\B_mantissa[22]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[24]_i_24__0_n_0\,
      I1 => \B_mantissa[24]_i_25__0_n_0\,
      I2 => \B_mantissa[24]_i_13__3_n_0\,
      I3 => \B_mantissa[24]_i_23_n_0\,
      I4 => \B_mantissa[24]_i_11__1_n_0\,
      I5 => \B_mantissa[22]_i_9__1_n_0\,
      O => \B_mantissa[22]_i_6__1_n_0\
    );
\B_mantissa[22]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[24]_i_28__0_n_0\,
      I1 => \B_mantissa[24]_i_29__0_n_0\,
      I2 => \B_mantissa[24]_i_13__3_n_0\,
      I3 => \B_mantissa[24]_i_27_n_0\,
      I4 => \B_mantissa[24]_i_11__1_n_0\,
      I5 => \B_mantissa[22]_i_10__1_n_0\,
      O => \B_mantissa[22]_i_7__1_n_0\
    );
\B_mantissa[22]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8CCFBFFFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_21__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[22]_i_11_n_0\,
      I3 => \B_mantissa_reg_n_0_[23]\,
      I4 => \B_mantissa[21]_i_11__0_n_0\,
      I5 => \B_mantissa[21]_i_9_n_0\,
      O => \B_mantissa[22]_i_8__3_n_0\
    );
\B_mantissa[22]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \B_mantissa[24]_i_10__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[15]\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      O => \B_mantissa[22]_i_9__1_n_0\
    );
\B_mantissa[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E00FFFFAAAAAAAA"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => \B_mantissa[23]_i_2__3_n_0\,
      I2 => \B_mantissa[23]_i_3__1_n_0\,
      I3 => \B_mantissa[23]_i_4__1_n_0\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \B_mantissa[24]_i_1__1_n_0\,
      O => \B_mantissa[23]_i_1__1_n_0\
    );
\B_mantissa[23]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554000555555555"
    )
        port map (
      I0 => \B_mantissa[16]_i_7__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(3),
      I5 => \B_mantissa[24]_i_12__1_n_0\,
      O => \B_mantissa[23]_i_2__3_n_0\
    );
\B_mantissa[23]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000057FE"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[24]_i_20__0_n_0\,
      O => \B_mantissa[23]_i_3__1_n_0\
    );
\B_mantissa[23]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E020FFFFFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_17__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[17]_i_5__1_n_0\,
      I3 => \B_mantissa[22]_i_7__1_n_0\,
      I4 => \B_mantissa[23]_i_5__1_n_0\,
      I5 => \B_mantissa[23]_i_2__3_n_0\,
      O => \B_mantissa[23]_i_4__1_n_0\
    );
\B_mantissa[23]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFBFFFBFFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[22]_i_11_n_0\,
      I1 => \B_mantissa_reg_n_0_[23]\,
      I2 => \B_mantissa[24]_i_21__0_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa_reg_n_0_[24]\,
      I5 => \B_mantissa[21]_i_9_n_0\,
      O => \B_mantissa[23]_i_5__1_n_0\
    );
\B_mantissa[24]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(0),
      O => \B_mantissa[24]_i_10__1_n_0\
    );
\B_mantissa[24]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => B_mantissa60(2),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(0),
      O => \B_mantissa[24]_i_11__1_n_0\
    );
\B_mantissa[24]_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00018000"
    )
        port map (
      I0 => \B_mantissa[24]_i_15__1_n_0\,
      I1 => B_mantissa60(5),
      I2 => B_mantissa60(7),
      I3 => B_mantissa60(6),
      I4 => \B_mantissa_reg[24]_i_14_n_3\,
      O => \B_mantissa[24]_i_12__1_n_0\
    );
\B_mantissa[24]_i_13__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(1),
      O => \B_mantissa[24]_i_13__3_n_0\
    );
\B_mantissa[24]_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(3),
      O => \B_mantissa[24]_i_15__1_n_0\
    );
\B_mantissa[24]_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(0),
      O => \B_mantissa[24]_i_16__1_n_0\
    );
\B_mantissa[24]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa[24]_i_22__0_n_0\,
      I1 => \B_mantissa[24]_i_23_n_0\,
      I2 => \B_mantissa[24]_i_13__3_n_0\,
      I3 => \B_mantissa[24]_i_24__0_n_0\,
      I4 => \B_mantissa[24]_i_11__1_n_0\,
      I5 => \B_mantissa[24]_i_25__0_n_0\,
      O => \B_mantissa[24]_i_17__0_n_0\
    );
\B_mantissa[24]_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => \B_mantissa[24]_i_26_n_0\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[24]_i_27_n_0\,
      O => \B_mantissa[24]_i_18__0_n_0\
    );
\B_mantissa[24]_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE8882"
    )
        port map (
      I0 => \B_mantissa[24]_i_28__0_n_0\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[24]_i_29__0_n_0\,
      O => \B_mantissa[24]_i_19__0_n_0\
    );
\B_mantissa[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEEEAAAAAAAAA"
    )
        port map (
      I0 => A_exp0,
      I1 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I2 => \B_mantissa[24]_i_3__3_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[24]_i_4__0_n_0\,
      I5 => \B_mantissa[24]_i_5__1_n_0\,
      O => \B_mantissa[24]_i_1__1_n_0\
    );
\B_mantissa[24]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8000000ABFFFFFF"
    )
        port map (
      I0 => \B_mantissa[17]_i_12_n_0\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(3),
      I5 => \B_mantissa[21]_i_9_n_0\,
      O => \B_mantissa[24]_i_20__0_n_0\
    );
\B_mantissa[24]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => B_mantissa60(2),
      O => \B_mantissa[24]_i_21__0_n_0\
    );
\B_mantissa[24]_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => \B_mantissa[24]_i_10__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[7]\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      I4 => \B_mantissa_reg_n_0_[23]\,
      O => \B_mantissa[24]_i_22__0_n_0\
    );
\B_mantissa[24]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \B_mantissa[24]_i_10__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[3]\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      I4 => \B_mantissa_reg_n_0_[19]\,
      O => \B_mantissa[24]_i_23_n_0\
    );
\B_mantissa[24]_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => \B_mantissa[24]_i_10__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[5]\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      I4 => \B_mantissa_reg_n_0_[21]\,
      O => \B_mantissa[24]_i_24__0_n_0\
    );
\B_mantissa[24]_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \B_mantissa[24]_i_10__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[1]\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      I4 => \B_mantissa_reg_n_0_[17]\,
      O => \B_mantissa[24]_i_25__0_n_0\
    );
\B_mantissa[24]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => \B_mantissa_reg_n_0_[16]\,
      I2 => \B_mantissa[24]_i_10__1_n_0\,
      I3 => \B_mantissa_reg_n_0_[8]\,
      I4 => \B_mantissa[2]_i_6_n_0\,
      I5 => \B_mantissa_reg_n_0_[24]\,
      O => \B_mantissa[24]_i_26_n_0\
    );
\B_mantissa[24]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => \B_mantissa[24]_i_10__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[4]\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      I4 => \B_mantissa_reg_n_0_[20]\,
      O => \B_mantissa[24]_i_27_n_0\
    );
\B_mantissa[24]_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => \B_mantissa[24]_i_10__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[6]\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      I4 => \B_mantissa_reg_n_0_[22]\,
      O => \B_mantissa[24]_i_28__0_n_0\
    );
\B_mantissa[24]_i_29__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => \B_mantissa[24]_i_10__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[2]\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      I4 => \B_mantissa_reg_n_0_[18]\,
      O => \B_mantissa[24]_i_29__0_n_0\
    );
\B_mantissa[24]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040004000F000000"
    )
        port map (
      I0 => \B_mantissa[24]_i_6__1_n_0\,
      I1 => \B_mantissa[24]_i_7__1_n_0\,
      I2 => \B_mantissa[24]_i_8__1_n_0\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \B_mantissa_reg_n_0_[24]\,
      I5 => \B_mantissa[24]_i_9__3_n_0\,
      O => B_mantissa(24)
    );
\B_mantissa[24]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555555555555"
    )
        port map (
      I0 => \B_mantissa[24]_i_4__0_n_0\,
      I1 => \B_mantissa[24]_i_10__1_n_0\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa[24]_i_11__1_n_0\,
      I4 => \B_mantissa[24]_i_12__1_n_0\,
      I5 => \B_mantissa[24]_i_13__3_n_0\,
      O => \B_mantissa[24]_i_3__3_n_0\
    );
\B_mantissa[24]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \B_mantissa_reg[24]_i_14_n_3\,
      I1 => \B_mantissa[24]_i_15__1_n_0\,
      I2 => B_mantissa60(7),
      I3 => B_mantissa60(5),
      I4 => B_mantissa60(6),
      O => \B_mantissa[24]_i_4__0_n_0\
    );
\B_mantissa[24]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011100000"
    )
        port map (
      I0 => state(2),
      I1 => \FSM_sequential_state_reg[2]_0\,
      I2 => \FSM_sequential_cur_state_reg[2]\(1),
      I3 => \FSM_sequential_cur_state_reg[2]\(2),
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => state(1),
      O => \B_mantissa[24]_i_5__1_n_0\
    );
\B_mantissa[24]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD2FFFFFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_16__1_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(5),
      I3 => B_mantissa60(7),
      I4 => B_mantissa60(6),
      I5 => \B_mantissa_reg[24]_i_14_n_3\,
      O => \B_mantissa[24]_i_6__1_n_0\
    );
\B_mantissa[24]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => \B_mantissa[24]_i_17__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[24]_i_18__0_n_0\,
      I3 => B_mantissa60(1),
      I4 => \B_mantissa[24]_i_19__0_n_0\,
      O => \B_mantissa[24]_i_7__1_n_0\
    );
\B_mantissa[24]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000777F777E"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[24]_i_20__0_n_0\,
      O => \B_mantissa[24]_i_8__1_n_0\
    );
\B_mantissa[24]_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5400000155555555"
    )
        port map (
      I0 => \B_mantissa[24]_i_4__0_n_0\,
      I1 => \B_mantissa[24]_i_21__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      I5 => \B_mantissa[24]_i_12__1_n_0\,
      O => \B_mantissa[24]_i_9__3_n_0\
    );
\B_mantissa[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F444F4444"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(2),
      I2 => \B_mantissa[2]_i_2__0_n_0\,
      I3 => \B_mantissa[2]_i_3__1_n_0\,
      I4 => \B_mantissa[17]_i_5__1_n_0\,
      I5 => \B_mantissa[2]_i_4__1_n_0\,
      O => B_mantissa(2)
    );
\B_mantissa[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F700F700FFFF"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[3]_i_3__1_n_0\,
      I4 => \B_mantissa[24]_i_3__3_n_0\,
      I5 => \B_mantissa_reg_n_0_[2]\,
      O => \B_mantissa[2]_i_2__0_n_0\
    );
\B_mantissa[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFFF7F0000"
    )
        port map (
      I0 => B_mantissa60(1),
      I1 => \B_mantissa[2]_i_5__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[1]\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[3]_i_7__0_n_0\,
      O => \B_mantissa[2]_i_3__1_n_0\
    );
\B_mantissa[2]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFD55555"
    )
        port map (
      I0 => \B_mantissa[24]_i_3__3_n_0\,
      I1 => \B_mantissa[3]_i_8__2_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[2]_i_7__2_n_0\,
      I4 => \B_mantissa[21]_i_9_n_0\,
      O => \B_mantissa[2]_i_4__1_n_0\
    );
\B_mantissa[2]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C801"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(3),
      O => \B_mantissa[2]_i_5__1_n_0\
    );
\B_mantissa[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(3),
      O => \B_mantissa[2]_i_6_n_0\
    );
\B_mantissa[2]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \B_mantissa[2]_i_8__0_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[2]_i_9__0_n_0\,
      I3 => \B_mantissa[4]_i_9__0_n_0\,
      I4 => \B_mantissa[4]_i_10__0_n_0\,
      I5 => B_mantissa60(1),
      O => \B_mantissa[2]_i_7__2_n_0\
    );
\B_mantissa[2]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[22]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[6]\,
      O => \B_mantissa[2]_i_8__0_n_0\
    );
\B_mantissa[2]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[18]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[2]\,
      O => \B_mantissa[2]_i_9__0_n_0\
    );
\B_mantissa[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBABBBAABAA"
    )
        port map (
      I0 => \B_mantissa_reg[3]_0\,
      I1 => \B_mantissa[3]_i_3__1_n_0\,
      I2 => \B_mantissa[3]_i_4__0_n_0\,
      I3 => \B_mantissa_reg_n_0_[3]\,
      I4 => \B_mantissa[3]_i_5__1_n_0\,
      I5 => \B_mantissa[3]_i_6__0_n_0\,
      O => B_mantissa(3)
    );
\B_mantissa[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04000040FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_20__0_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(3),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(1),
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[3]_i_3__1_n_0\
    );
\B_mantissa[3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => \B_mantissa[4]_i_7__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[24]_i_4__0_n_0\,
      O => \B_mantissa[3]_i_4__0_n_0\
    );
\B_mantissa[3]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4C40"
    )
        port map (
      I0 => \B_mantissa[3]_i_7__0_n_0\,
      I1 => \B_mantissa[17]_i_5__1_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[4]_i_6__0_n_0\,
      O => \B_mantissa[3]_i_5__1_n_0\
    );
\B_mantissa[3]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa[3]_i_8__2_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[4]_i_8__2_n_0\,
      I3 => \B_mantissa[21]_i_9_n_0\,
      O => \B_mantissa[3]_i_6__0_n_0\
    );
\B_mantissa[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFFFDDFFFF"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => \B_mantissa[2]_i_6_n_0\,
      I2 => \B_mantissa_reg_n_0_[2]\,
      I3 => \B_mantissa[24]_i_10__1_n_0\,
      I4 => \B_mantissa[24]_i_11__1_n_0\,
      I5 => \B_mantissa[24]_i_13__3_n_0\,
      O => \B_mantissa[3]_i_7__0_n_0\
    );
\B_mantissa[3]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \B_mantissa[7]_i_11_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[3]_i_9__0_n_0\,
      I3 => \B_mantissa[5]_i_9__0_n_0\,
      I4 => B_mantissa60(1),
      O => \B_mantissa[3]_i_8__2_n_0\
    );
\B_mantissa[3]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[19]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[3]\,
      O => \B_mantissa[3]_i_9__0_n_0\
    );
\B_mantissa[4]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[20]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[4]\,
      O => \B_mantissa[4]_i_10__0_n_0\
    );
\B_mantissa[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A3A0A3A0A3A0A0A"
    )
        port map (
      I0 => Q(3),
      I1 => \B_mantissa[4]_i_2__1_n_0\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => \B_mantissa[4]_i_3__0_n_0\,
      I4 => \B_mantissa[4]_i_4__1_n_0\,
      I5 => \B_mantissa[4]_i_5__1_n_0\,
      O => B_mantissa(4)
    );
\B_mantissa[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555540000000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => \B_mantissa[24]_i_11__1_n_0\,
      I2 => \B_mantissa[24]_i_12__1_n_0\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[24]_i_10__1_n_0\,
      I5 => \B_mantissa[24]_i_4__0_n_0\,
      O => \B_mantissa[4]_i_2__1_n_0\
    );
\B_mantissa[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000302C0000"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(1),
      I4 => B_mantissa60(4),
      I5 => \B_mantissa[24]_i_20__0_n_0\,
      O => \B_mantissa[4]_i_3__0_n_0\
    );
\B_mantissa[4]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => \B_mantissa[5]_i_7__0_n_0\,
      I1 => \B_mantissa[17]_i_5__1_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[4]_i_6__0_n_0\,
      O => \B_mantissa[4]_i_4__1_n_0\
    );
\B_mantissa[4]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFD55555"
    )
        port map (
      I0 => \B_mantissa[4]_i_7__0_n_0\,
      I1 => \B_mantissa[5]_i_8__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[4]_i_8__2_n_0\,
      I4 => \B_mantissa[21]_i_9_n_0\,
      O => \B_mantissa[4]_i_5__1_n_0\
    );
\B_mantissa[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000B0800000000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \B_mantissa[24]_i_13__3_n_0\,
      I2 => \B_mantissa[2]_i_6_n_0\,
      I3 => \B_mantissa_reg_n_0_[1]\,
      I4 => \B_mantissa[24]_i_10__1_n_0\,
      I5 => \B_mantissa[24]_i_11__1_n_0\,
      O => \B_mantissa[4]_i_6__0_n_0\
    );
\B_mantissa[4]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => \B_mantissa[24]_i_4__0_n_0\,
      I1 => \B_mantissa[24]_i_10__1_n_0\,
      I2 => B_mantissa60(4),
      I3 => \B_mantissa[24]_i_12__1_n_0\,
      I4 => \B_mantissa[24]_i_11__1_n_0\,
      O => \B_mantissa[4]_i_7__0_n_0\
    );
\B_mantissa[4]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \B_mantissa[4]_i_9__0_n_0\,
      I1 => B_mantissa60(2),
      I2 => \B_mantissa[4]_i_10__0_n_0\,
      I3 => \B_mantissa[6]_i_11_n_0\,
      I4 => B_mantissa60(1),
      O => \B_mantissa[4]_i_8__2_n_0\
    );
\B_mantissa[4]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[16]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[24]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[8]\,
      O => \B_mantissa[4]_i_9__0_n_0\
    );
\B_mantissa[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAFEAAFEAABA"
    )
        port map (
      I0 => \B_mantissa_reg[5]_0\,
      I1 => \B_mantissa[5]_i_3__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[5]\,
      I3 => \B_mantissa[5]_i_4__3_n_0\,
      I4 => \B_mantissa[5]_i_5__1_n_0\,
      I5 => \B_mantissa[5]_i_6__2_n_0\,
      O => B_mantissa(5)
    );
\B_mantissa[5]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABBBA"
    )
        port map (
      I0 => \B_mantissa[8]_i_5__0_n_0\,
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[24]_i_4__0_n_0\,
      O => \B_mantissa[5]_i_3__1_n_0\
    );
\B_mantissa[5]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00044400FFFFFFFF"
    )
        port map (
      I0 => \B_mantissa[24]_i_20__0_n_0\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(3),
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[5]_i_4__3_n_0\
    );
\B_mantissa[5]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => \B_mantissa[6]_i_9__0_n_0\,
      I1 => \B_mantissa[17]_i_5__1_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[5]_i_7__0_n_0\,
      O => \B_mantissa[5]_i_5__1_n_0\
    );
\B_mantissa[5]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \B_mantissa[5]_i_8__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => \B_mantissa[6]_i_10_n_0\,
      I3 => \B_mantissa[21]_i_9_n_0\,
      O => \B_mantissa[5]_i_6__2_n_0\
    );
\B_mantissa[5]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888B8888888888"
    )
        port map (
      I0 => \B_mantissa[7]_i_7__0_n_0\,
      I1 => \B_mantissa[24]_i_13__3_n_0\,
      I2 => \B_mantissa[2]_i_6_n_0\,
      I3 => \B_mantissa_reg_n_0_[2]\,
      I4 => \B_mantissa[24]_i_10__1_n_0\,
      I5 => \B_mantissa[24]_i_11__1_n_0\,
      O => \B_mantissa[5]_i_7__0_n_0\
    );
\B_mantissa[5]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[7]_i_9__0_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[5]_i_9__0_n_0\,
      O => \B_mantissa[5]_i_8__0_n_0\
    );
\B_mantissa[5]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3202FFFF32020000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(3),
      I3 => \B_mantissa_reg_n_0_[17]\,
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[1]_i_7__0_n_0\,
      O => \B_mantissa[5]_i_9__0_n_0\
    );
\B_mantissa[6]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_mantissa[8]_i_10_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[6]_i_11_n_0\,
      O => \B_mantissa[6]_i_10_n_0\
    );
\B_mantissa[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022FFFF30220000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[18]\,
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[2]_i_8__0_n_0\,
      O => \B_mantissa[6]_i_11_n_0\
    );
\B_mantissa[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \B_mantissa_reg[6]_0\,
      I1 => \B_mantissa[6]_i_3__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[6]\,
      I3 => \B_mantissa[6]_i_4__1_n_0\,
      I4 => \B_mantissa[6]_i_5__3_n_0\,
      I5 => \B_mantissa[6]_i_6__2_n_0\,
      O => B_mantissa(6)
    );
\B_mantissa[6]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABE"
    )
        port map (
      I0 => \B_mantissa[8]_i_5__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => B_mantissa60(2),
      I4 => \B_mantissa[24]_i_4__0_n_0\,
      O => \B_mantissa[6]_i_3__1_n_0\
    );
\B_mantissa[6]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333F333333BBBB"
    )
        port map (
      I0 => \B_mantissa[6]_i_7__0_n_0\,
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      I2 => \B_mantissa[6]_i_8__2_n_0\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[24]_i_20__0_n_0\,
      I5 => B_mantissa60(0),
      O => \B_mantissa[6]_i_4__1_n_0\
    );
\B_mantissa[6]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE000032020000"
    )
        port map (
      I0 => \B_mantissa[9]_i_7__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[7]_i_7__0_n_0\,
      I4 => \B_mantissa[17]_i_5__1_n_0\,
      I5 => \B_mantissa[6]_i_9__0_n_0\,
      O => \B_mantissa[6]_i_5__3_n_0\
    );
\B_mantissa[6]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF00FFFFFF"
    )
        port map (
      I0 => \B_mantissa[7]_i_8__0_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[7]_i_9__0_n_0\,
      I3 => \B_mantissa[21]_i_9_n_0\,
      I4 => \B_mantissa[6]_i_10_n_0\,
      I5 => B_mantissa60(0),
      O => \B_mantissa[6]_i_6__2_n_0\
    );
\B_mantissa[6]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A0"
    )
        port map (
      I0 => B_mantissa60(4),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      O => \B_mantissa[6]_i_7__0_n_0\
    );
\B_mantissa[6]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      O => \B_mantissa[6]_i_8__2_n_0\
    );
\B_mantissa[6]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888B8888888888"
    )
        port map (
      I0 => \B_mantissa[8]_i_9__0_n_0\,
      I1 => \B_mantissa[24]_i_13__3_n_0\,
      I2 => \B_mantissa[2]_i_6_n_0\,
      I3 => \B_mantissa_reg_n_0_[3]\,
      I4 => \B_mantissa[24]_i_10__1_n_0\,
      I5 => \B_mantissa[24]_i_11__1_n_0\,
      O => \B_mantissa[6]_i_9__0_n_0\
    );
\B_mantissa[7]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => B_mantissa60(4),
      I2 => B_mantissa60(3),
      I3 => \B_mantissa_reg_n_0_[17]\,
      O => \B_mantissa[7]_i_10__0_n_0\
    );
\B_mantissa[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[23]\,
      I3 => B_mantissa60(4),
      I4 => \B_mantissa_reg_n_0_[7]\,
      O => \B_mantissa[7]_i_11_n_0\
    );
\B_mantissa[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAABAAAFEAAFE"
    )
        port map (
      I0 => \B_mantissa_reg[7]_0\,
      I1 => \B_mantissa[7]_i_3__1_n_0\,
      I2 => \B_mantissa_reg_n_0_[7]\,
      I3 => \B_mantissa[7]_i_4__0_n_0\,
      I4 => \B_mantissa[7]_i_5__3_n_0\,
      I5 => \B_mantissa[7]_i_6__2_n_0\,
      O => B_mantissa(7)
    );
\B_mantissa[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \B_mantissa[8]_i_5__0_n_0\,
      I1 => \B_mantissa[24]_i_4__0_n_0\,
      I2 => B_mantissa60(0),
      I3 => B_mantissa60(2),
      I4 => B_mantissa60(1),
      O => \B_mantissa[7]_i_3__1_n_0\
    );
\B_mantissa[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555557FD5555"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(4),
      I5 => \B_mantissa[24]_i_20__0_n_0\,
      O => \B_mantissa[7]_i_4__0_n_0\
    );
\B_mantissa[7]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB300008C800000"
    )
        port map (
      I0 => \B_mantissa[9]_i_7__1_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[7]_i_7__0_n_0\,
      I4 => \B_mantissa[17]_i_5__1_n_0\,
      I5 => \B_mantissa[8]_i_7__0_n_0\,
      O => \B_mantissa[7]_i_5__3_n_0\
    );
\B_mantissa[7]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF47FFFFFF47FF"
    )
        port map (
      I0 => \B_mantissa[7]_i_8__0_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[7]_i_9__0_n_0\,
      I3 => \B_mantissa[21]_i_9_n_0\,
      I4 => B_mantissa60(0),
      I5 => \B_mantissa[8]_i_8__0_n_0\,
      O => \B_mantissa[7]_i_6__2_n_0\
    );
\B_mantissa[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044004400F00000"
    )
        port map (
      I0 => \B_mantissa[24]_i_10__1_n_0\,
      I1 => \B_mantissa_reg_n_0_[4]\,
      I2 => \B_mantissa_reg_n_0_[0]\,
      I3 => \B_mantissa[2]_i_6_n_0\,
      I4 => B_mantissa60(3),
      I5 => \B_mantissa[24]_i_11__1_n_0\,
      O => \B_mantissa[7]_i_7__0_n_0\
    );
\B_mantissa[7]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"302230220000FFFF"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[21]\,
      I3 => B_mantissa60(3),
      I4 => \B_mantissa[7]_i_10__0_n_0\,
      I5 => B_mantissa60(2),
      O => \B_mantissa[7]_i_8__0_n_0\
    );
\B_mantissa[7]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3022FFFF30220000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa_reg_n_0_[19]\,
      I3 => B_mantissa60(3),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[7]_i_11_n_0\,
      O => \B_mantissa[7]_i_9__0_n_0\
    );
\B_mantissa[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => B_mantissa60(3),
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => B_mantissa60(4),
      I4 => B_mantissa60(2),
      I5 => \B_mantissa[4]_i_9__0_n_0\,
      O => \B_mantissa[8]_i_10_n_0\
    );
\B_mantissa[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4F4F44"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => Q(4),
      I2 => \B_mantissa[8]_i_2__1_n_0\,
      I3 => \B_mantissa[8]_i_3__1_n_0\,
      I4 => \B_mantissa[8]_i_4__0_n_0\,
      O => B_mantissa(8)
    );
\B_mantissa[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF1FFFF11111111"
    )
        port map (
      I0 => \B_mantissa[8]_i_5__0_n_0\,
      I1 => \B_mantissa_reg_n_0_[8]\,
      I2 => \B_mantissa[8]_i_6__0_n_0\,
      I3 => B_mantissa60(3),
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      I5 => \B_mantissa[9]_i_4__0_n_0\,
      O => \B_mantissa[8]_i_2__1_n_0\
    );
\B_mantissa[8]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE000032020000"
    )
        port map (
      I0 => \B_mantissa[11]_i_8__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[9]_i_7__1_n_0\,
      I4 => \B_mantissa[17]_i_5__1_n_0\,
      I5 => \B_mantissa[8]_i_7__0_n_0\,
      O => \B_mantissa[8]_i_3__1_n_0\
    );
\B_mantissa[8]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => \B_mantissa[21]_i_9_n_0\,
      I1 => \B_mantissa[9]_i_8__1_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[8]_i_8__0_n_0\,
      I4 => \B_mantissa[8]_i_5__0_n_0\,
      O => \B_mantissa[8]_i_4__0_n_0\
    );
\B_mantissa[8]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => \B_mantissa[24]_i_12__1_n_0\,
      I1 => B_mantissa60(4),
      I2 => \B_mantissa[24]_i_10__1_n_0\,
      I3 => \B_mantissa[24]_i_4__0_n_0\,
      O => \B_mantissa[8]_i_5__0_n_0\
    );
\B_mantissa[8]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => B_mantissa60(0),
      I1 => B_mantissa60(2),
      I2 => B_mantissa60(1),
      O => \B_mantissa[8]_i_6__0_n_0\
    );
\B_mantissa[8]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE82"
    )
        port map (
      I0 => \B_mantissa[10]_i_10__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[8]_i_9__0_n_0\,
      O => \B_mantissa[8]_i_7__0_n_0\
    );
\B_mantissa[8]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \B_mantissa[10]_i_11__0_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[8]_i_10_n_0\,
      O => \B_mantissa[8]_i_8__0_n_0\
    );
\B_mantissa[8]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044F04400"
    )
        port map (
      I0 => \B_mantissa[24]_i_10__1_n_0\,
      I1 => \B_mantissa_reg_n_0_[5]\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa[24]_i_11__1_n_0\,
      I4 => \B_mantissa_reg_n_0_[1]\,
      I5 => \B_mantissa[2]_i_6_n_0\,
      O => \B_mantissa[8]_i_9__0_n_0\
    );
\B_mantissa[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAFEAAFEAABA"
    )
        port map (
      I0 => \B_mantissa_reg[9]_0\,
      I1 => \B_mantissa[9]_i_3__3_n_0\,
      I2 => \B_mantissa_reg_n_0_[9]\,
      I3 => \B_mantissa[9]_i_4__0_n_0\,
      I4 => \B_mantissa[9]_i_5__1_n_0\,
      I5 => \B_mantissa[9]_i_6__1_n_0\,
      O => B_mantissa(9)
    );
\B_mantissa[9]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440555555555555"
    )
        port map (
      I0 => \B_mantissa[24]_i_4__0_n_0\,
      I1 => B_mantissa60(3),
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[24]_i_21__0_n_0\,
      I4 => B_mantissa60(4),
      I5 => \B_mantissa[24]_i_12__1_n_0\,
      O => \B_mantissa[9]_i_3__3_n_0\
    );
\B_mantissa[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57000000FFFFFFFF"
    )
        port map (
      I0 => B_mantissa60(3),
      I1 => B_mantissa60(1),
      I2 => B_mantissa60(2),
      I3 => B_mantissa60(4),
      I4 => \B_mantissa[21]_i_9_n_0\,
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \B_mantissa[9]_i_4__0_n_0\
    );
\B_mantissa[9]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB38C8000000000"
    )
        port map (
      I0 => \B_mantissa[11]_i_8__0_n_0\,
      I1 => B_mantissa60(0),
      I2 => B_mantissa60(1),
      I3 => \B_mantissa[9]_i_7__1_n_0\,
      I4 => \B_mantissa[10]_i_7__1_n_0\,
      I5 => \B_mantissa[17]_i_5__1_n_0\,
      O => \B_mantissa[9]_i_5__1_n_0\
    );
\B_mantissa[9]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A8"
    )
        port map (
      I0 => \B_mantissa[21]_i_9_n_0\,
      I1 => \B_mantissa[9]_i_8__1_n_0\,
      I2 => B_mantissa60(0),
      I3 => \B_mantissa[10]_i_8__0_n_0\,
      O => \B_mantissa[9]_i_6__1_n_0\
    );
\B_mantissa[9]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044F04400"
    )
        port map (
      I0 => \B_mantissa[24]_i_10__1_n_0\,
      I1 => \B_mantissa_reg_n_0_[6]\,
      I2 => B_mantissa60(3),
      I3 => \B_mantissa[24]_i_11__1_n_0\,
      I4 => \B_mantissa_reg_n_0_[2]\,
      I5 => \B_mantissa[2]_i_6_n_0\,
      O => \B_mantissa[9]_i_7__1_n_0\
    );
\B_mantissa[9]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \B_mantissa[11]_i_10__0_n_0\,
      I1 => B_mantissa60(1),
      I2 => \B_mantissa[7]_i_8__0_n_0\,
      O => \B_mantissa[9]_i_8__1_n_0\
    );
\B_mantissa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__1_n_0\,
      D => B_mantissa(0),
      Q => \B_mantissa_reg_n_0_[0]\,
      R => '0'
    );
\B_mantissa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__1_n_0\,
      D => B_mantissa(10),
      Q => \B_mantissa_reg_n_0_[10]\,
      R => '0'
    );
\B_mantissa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__1_n_0\,
      D => B_mantissa(11),
      Q => \B_mantissa_reg_n_0_[11]\,
      R => '0'
    );
\B_mantissa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__1_n_0\,
      D => B_mantissa(12),
      Q => \B_mantissa_reg_n_0_[12]\,
      R => '0'
    );
\B_mantissa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__1_n_0\,
      D => B_mantissa(13),
      Q => \B_mantissa_reg_n_0_[13]\,
      R => '0'
    );
\B_mantissa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__1_n_0\,
      D => B_mantissa(14),
      Q => \B_mantissa_reg_n_0_[14]\,
      R => '0'
    );
\B_mantissa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__1_n_0\,
      D => B_mantissa(15),
      Q => \B_mantissa_reg_n_0_[15]\,
      R => '0'
    );
\B_mantissa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__1_n_0\,
      D => B_mantissa(16),
      Q => \B_mantissa_reg_n_0_[16]\,
      R => '0'
    );
\B_mantissa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__1_n_0\,
      D => B_mantissa(17),
      Q => \B_mantissa_reg_n_0_[17]\,
      R => '0'
    );
\B_mantissa_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__1_n_0\,
      D => B_mantissa(18),
      Q => \B_mantissa_reg_n_0_[18]\,
      R => '0'
    );
\B_mantissa_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__1_n_0\,
      D => B_mantissa(19),
      Q => \B_mantissa_reg_n_0_[19]\,
      R => '0'
    );
\B_mantissa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__1_n_0\,
      D => B_mantissa(1),
      Q => \B_mantissa_reg_n_0_[1]\,
      R => '0'
    );
\B_mantissa_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__1_n_0\,
      D => B_mantissa(20),
      Q => \B_mantissa_reg_n_0_[20]\,
      R => '0'
    );
\B_mantissa_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__1_n_0\,
      D => B_mantissa(21),
      Q => \B_mantissa_reg_n_0_[21]\,
      R => '0'
    );
\B_mantissa_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__1_n_0\,
      D => B_mantissa(22),
      Q => \B_mantissa_reg_n_0_[22]\,
      R => '0'
    );
\B_mantissa_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \B_mantissa[23]_i_1__1_n_0\,
      Q => \B_mantissa_reg_n_0_[23]\,
      R => '0'
    );
\B_mantissa_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__1_n_0\,
      D => B_mantissa(24),
      Q => \B_mantissa_reg_n_0_[24]\,
      R => '0'
    );
\B_mantissa_reg[24]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_mantissa5_carry__0_n_0\,
      CO(3 downto 1) => \NLW_B_mantissa_reg[24]_i_14_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \B_mantissa_reg[24]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_B_mantissa_reg[24]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\B_mantissa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__1_n_0\,
      D => B_mantissa(2),
      Q => \B_mantissa_reg_n_0_[2]\,
      R => '0'
    );
\B_mantissa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__1_n_0\,
      D => B_mantissa(3),
      Q => \B_mantissa_reg_n_0_[3]\,
      R => '0'
    );
\B_mantissa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__1_n_0\,
      D => B_mantissa(4),
      Q => \B_mantissa_reg_n_0_[4]\,
      R => '0'
    );
\B_mantissa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__1_n_0\,
      D => B_mantissa(5),
      Q => \B_mantissa_reg_n_0_[5]\,
      R => '0'
    );
\B_mantissa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__1_n_0\,
      D => B_mantissa(6),
      Q => \B_mantissa_reg_n_0_[6]\,
      R => '0'
    );
\B_mantissa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__1_n_0\,
      D => B_mantissa(7),
      Q => \B_mantissa_reg_n_0_[7]\,
      R => '0'
    );
\B_mantissa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__1_n_0\,
      D => B_mantissa(8),
      Q => \B_mantissa_reg_n_0_[8]\,
      R => '0'
    );
\B_mantissa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \B_mantissa[24]_i_1__1_n_0\,
      D => B_mantissa(9),
      Q => \B_mantissa_reg_n_0_[9]\,
      R => '0'
    );
B_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(19),
      Q => B_sgn,
      R => '0'
    );
\FSM_sequential_cur_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00544454"
    )
        port map (
      I0 => \FSM_sequential_cur_state_reg[2]\(2),
      I1 => \FSM_sequential_cur_state_reg[2]\(1),
      I2 => start_delta,
      I3 => \FSM_sequential_cur_state_reg[2]\(0),
      I4 => adder_done,
      O => D(0)
    );
\FSM_sequential_cur_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => adder_done,
      I1 => \FSM_sequential_cur_state_reg[2]\(1),
      I2 => \FSM_sequential_cur_state_reg[2]\(0),
      I3 => \FSM_sequential_cur_state_reg[2]\(2),
      O => D(1)
    );
\FSM_sequential_cur_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \FSM_sequential_cur_state_reg[2]\(2),
      I1 => \FSM_sequential_cur_state_reg[2]\(0),
      I2 => adder_done,
      I3 => \FSM_sequential_cur_state_reg[2]\(1),
      O => D(2)
    );
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AEAEAE"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I1 => mul_done,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => state(1),
      I4 => state(2),
      O => \state__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF20"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => state(1),
      I2 => \FSM_sequential_state[2]_i_4__0_n_0\,
      I3 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I4 => state(2),
      O => \state__0\(1)
    );
\FSM_sequential_state[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAAA"
    )
        port map (
      I0 => state(1),
      I1 => p_0_in,
      I2 => p_1_in,
      I3 => \sum_exp[7]_i_3__0_n_0\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \FSM_sequential_state[1]_i_2__1_n_0\
    );
\FSM_sequential_state[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => mul_done,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      O => \FSM_sequential_state[2]_i_1__1_n_0\
    );
\FSM_sequential_state[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333000003880388"
    )
        port map (
      I0 => mul_done,
      I1 => state(2),
      I2 => \FSM_sequential_state[2]_i_4__0_n_0\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \FSM_sequential_state[2]_i_5__1_n_0\,
      I5 => state(1),
      O => \state__0\(2)
    );
\FSM_sequential_state[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \FSM_sequential_cur_state_reg[2]\(2),
      I1 => \FSM_sequential_cur_state_reg[2]\(1),
      I2 => \FSM_sequential_state_reg[2]_0\,
      O => rst_adder
    );
\FSM_sequential_state[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0F0077777777"
    )
        port map (
      I0 => A_mantissa11_in,
      I1 => \A_mantissa[24]_i_3__1_n_0\,
      I2 => \B_mantissa[24]_i_4__0_n_0\,
      I3 => B_mantissa60(0),
      I4 => \B_mantissa[24]_i_3__3_n_0\,
      I5 => \A_mantissa1_inferred__1/i__carry_n_0\,
      O => \FSM_sequential_state[2]_i_4__0_n_0\
    );
\FSM_sequential_state[2]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \^fsm_sequential_state_reg[0]_0\(0),
      I1 => \sum_exp[7]_i_3__0_n_0\,
      I2 => p_1_in,
      I3 => p_0_in,
      O => \FSM_sequential_state[2]_i_5__1_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__1_n_0\,
      CLR => rst_adder,
      D => \state__0\(0),
      Q => \^fsm_sequential_state_reg[0]_0\(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__1_n_0\,
      CLR => rst_adder,
      D => \state__0\(1),
      Q => state(1)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_state[2]_i_1__1_n_0\,
      CLR => rst_adder,
      D => \state__0\(2),
      Q => state(2)
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => mul_done,
      Q => adder_done,
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[15]\,
      I1 => \B_mantissa_reg_n_0_[15]\,
      I2 => \A_mantissa_reg_n_0_[14]\,
      I3 => \B_mantissa_reg_n_0_[14]\,
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[6]\,
      I1 => \sum_exp_reg_n_0_[7]\,
      O => \i__carry__0_i_1__2_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[13]\,
      I1 => \B_mantissa_reg_n_0_[13]\,
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => \B_mantissa_reg_n_0_[12]\,
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[5]\,
      I1 => \sum_exp_reg_n_0_[6]\,
      O => \i__carry__0_i_2__2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[11]\,
      I1 => \B_mantissa_reg_n_0_[11]\,
      I2 => \A_mantissa_reg_n_0_[10]\,
      I3 => \B_mantissa_reg_n_0_[10]\,
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[4]\,
      I1 => \sum_exp_reg_n_0_[5]\,
      O => \i__carry__0_i_3__2_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[9]\,
      I1 => \B_mantissa_reg_n_0_[9]\,
      I2 => \A_mantissa_reg_n_0_[8]\,
      I3 => \B_mantissa_reg_n_0_[8]\,
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => \A_mantissa_reg_n_0_[15]\,
      I2 => \B_mantissa_reg_n_0_[14]\,
      I3 => \A_mantissa_reg_n_0_[14]\,
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => \A_mantissa_reg_n_0_[13]\,
      I2 => \B_mantissa_reg_n_0_[12]\,
      I3 => \A_mantissa_reg_n_0_[12]\,
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \A_mantissa_reg_n_0_[11]\,
      I2 => \B_mantissa_reg_n_0_[10]\,
      I3 => \A_mantissa_reg_n_0_[10]\,
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \A_mantissa_reg_n_0_[9]\,
      I2 => \B_mantissa_reg_n_0_[8]\,
      I3 => \A_mantissa_reg_n_0_[8]\,
      O => \i__carry__0_i_8_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[23]\,
      I1 => \B_mantissa_reg_n_0_[23]\,
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => \B_mantissa_reg_n_0_[22]\,
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[21]\,
      I1 => \B_mantissa_reg_n_0_[21]\,
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => \B_mantissa_reg_n_0_[20]\,
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[19]\,
      I1 => \B_mantissa_reg_n_0_[19]\,
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => \B_mantissa_reg_n_0_[18]\,
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[17]\,
      I1 => \B_mantissa_reg_n_0_[17]\,
      I2 => \A_mantissa_reg_n_0_[16]\,
      I3 => \B_mantissa_reg_n_0_[16]\,
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => \A_mantissa_reg_n_0_[23]\,
      I2 => \B_mantissa_reg_n_0_[22]\,
      I3 => \A_mantissa_reg_n_0_[22]\,
      O => \i__carry__1_i_5_n_0\
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => \A_mantissa_reg_n_0_[21]\,
      I2 => \B_mantissa_reg_n_0_[20]\,
      I3 => \A_mantissa_reg_n_0_[20]\,
      O => \i__carry__1_i_6_n_0\
    );
\i__carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => \A_mantissa_reg_n_0_[19]\,
      I2 => \B_mantissa_reg_n_0_[18]\,
      I3 => \A_mantissa_reg_n_0_[18]\,
      O => \i__carry__1_i_7_n_0\
    );
\i__carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => \A_mantissa_reg_n_0_[17]\,
      I2 => \B_mantissa_reg_n_0_[16]\,
      I3 => \A_mantissa_reg_n_0_[16]\,
      O => \i__carry__1_i_8_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[24]\,
      I1 => \B_mantissa_reg_n_0_[24]\,
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[24]\,
      I1 => \A_mantissa_reg_n_0_[24]\,
      O => \i__carry__2_i_2_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \A_exp__0\(6),
      I1 => B_exp(6),
      I2 => B_exp(7),
      I3 => \A_exp__0\(7),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      I2 => \A_exp__0\(7),
      I3 => B_exp(7),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[7]\,
      I1 => \B_mantissa_reg_n_0_[7]\,
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \B_mantissa_reg_n_0_[6]\,
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[3]\,
      I1 => \sum_exp_reg_n_0_[4]\,
      O => \i__carry_i_1__8_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \A_exp__0\(4),
      I1 => B_exp(4),
      I2 => B_exp(5),
      I3 => \A_exp__0\(5),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      I2 => \A_exp__0\(5),
      I3 => B_exp(5),
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[5]\,
      I1 => \B_mantissa_reg_n_0_[5]\,
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \B_mantissa_reg_n_0_[4]\,
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[2]\,
      I1 => \sum_exp_reg_n_0_[3]\,
      O => \i__carry_i_2__8_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \A_exp__0\(2),
      I1 => B_exp(2),
      I2 => B_exp(3),
      I3 => \A_exp__0\(3),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      I2 => \A_exp__0\(3),
      I3 => B_exp(3),
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[3]\,
      I1 => \B_mantissa_reg_n_0_[3]\,
      I2 => \A_mantissa_reg_n_0_[2]\,
      I3 => \B_mantissa_reg_n_0_[2]\,
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[1]\,
      I1 => \sum_exp_reg_n_0_[2]\,
      O => \i__carry_i_3__8_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \A_exp__0\(0),
      I1 => B_exp(0),
      I2 => B_exp(1),
      I3 => \A_exp__0\(1),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      I2 => \A_exp__0\(1),
      I3 => B_exp(1),
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \A_mantissa_reg_n_0_[1]\,
      I1 => \B_mantissa_reg_n_0_[1]\,
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => \B_mantissa_reg_n_0_[0]\,
      O => \i__carry_i_4__1_n_0\
    );
\i__carry_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sum_exp_reg_n_0_[1]\,
      I1 => p_1_in,
      O => \i__carry_i_4__8_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      I2 => \A_exp__0\(7),
      I3 => B_exp(7),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \A_mantissa_reg_n_0_[7]\,
      I2 => \B_mantissa_reg_n_0_[6]\,
      I3 => \A_mantissa_reg_n_0_[6]\,
      O => \i__carry_i_5__0_n_0\
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_exp__0\(6),
      I2 => \A_exp__0\(7),
      I3 => B_exp(7),
      O => \i__carry_i_5__1_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      I2 => \A_exp__0\(5),
      I3 => B_exp(5),
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \A_mantissa_reg_n_0_[5]\,
      I2 => \B_mantissa_reg_n_0_[4]\,
      I3 => \A_mantissa_reg_n_0_[4]\,
      O => \i__carry_i_6__0_n_0\
    );
\i__carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_exp__0\(4),
      I2 => \A_exp__0\(5),
      I3 => B_exp(5),
      O => \i__carry_i_6__1_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      I2 => \A_exp__0\(3),
      I3 => B_exp(3),
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \A_mantissa_reg_n_0_[3]\,
      I2 => \B_mantissa_reg_n_0_[2]\,
      I3 => \A_mantissa_reg_n_0_[2]\,
      O => \i__carry_i_7__0_n_0\
    );
\i__carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_exp__0\(2),
      I2 => \A_exp__0\(3),
      I3 => B_exp(3),
      O => \i__carry_i_7__1_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      I2 => \A_exp__0\(1),
      I3 => B_exp(1),
      O => \i__carry_i_8_n_0\
    );
\i__carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \A_mantissa_reg_n_0_[1]\,
      I2 => \B_mantissa_reg_n_0_[0]\,
      I3 => \A_mantissa_reg_n_0_[0]\,
      O => \i__carry_i_8__0_n_0\
    );
\i__carry_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_exp__0\(0),
      I2 => \A_exp__0\(1),
      I3 => B_exp(1),
      O => \i__carry_i_8__1_n_0\
    );
\p_0_out_inferred__5/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0_out_inferred__5/i__carry_n_0\,
      CO(2) => \p_0_out_inferred__5/i__carry_n_1\,
      CO(1) => \p_0_out_inferred__5/i__carry_n_2\,
      CO(0) => \p_0_out_inferred__5/i__carry_n_3\,
      CYINIT => \sum_exp_reg_n_0_[0]\,
      DI(3) => \sum_exp_reg_n_0_[3]\,
      DI(2) => \sum_exp_reg_n_0_[2]\,
      DI(1) => \sum_exp_reg_n_0_[1]\,
      DI(0) => p_1_in,
      O(3) => \p_0_out_inferred__5/i__carry_n_4\,
      O(2) => \p_0_out_inferred__5/i__carry_n_5\,
      O(1) => \p_0_out_inferred__5/i__carry_n_6\,
      O(0) => \p_0_out_inferred__5/i__carry_n_7\,
      S(3) => \i__carry_i_1__8_n_0\,
      S(2) => \i__carry_i_2__8_n_0\,
      S(1) => \i__carry_i_3__8_n_0\,
      S(0) => \i__carry_i_4__8_n_0\
    );
\p_0_out_inferred__5/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_inferred__5/i__carry_n_0\,
      CO(3 downto 2) => \NLW_p_0_out_inferred__5/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_inferred__5/i__carry__0_n_2\,
      CO(0) => \p_0_out_inferred__5/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sum_exp_reg_n_0_[5]\,
      DI(0) => \sum_exp_reg_n_0_[4]\,
      O(3) => \NLW_p_0_out_inferred__5/i__carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_inferred__5/i__carry__0_n_5\,
      O(1) => \p_0_out_inferred__5/i__carry__0_n_6\,
      O(0) => \p_0_out_inferred__5/i__carry__0_n_7\,
      S(3) => '0',
      S(2) => \i__carry__0_i_1__2_n_0\,
      S(1) => \i__carry__0_i_2__2_n_0\,
      S(0) => \i__carry__0_i_3__2_n_0\
    );
\sum[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000E0000"
    )
        port map (
      I0 => \FSM_sequential_cur_state_reg[2]\(2),
      I1 => \FSM_sequential_cur_state_reg[2]\(1),
      I2 => \FSM_sequential_state_reg[2]_0\,
      I3 => state(1),
      I4 => state(2),
      I5 => \^fsm_sequential_state_reg[0]_0\(0),
      O => sum0
    );
\sum_exp[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B8B800FFB8B8"
    )
        port map (
      I0 => B_exp(0),
      I1 => \A_mantissa[24]_i_4__1_n_0\,
      I2 => \A_exp__0\(0),
      I3 => \sum_exp[7]_i_3__0_n_0\,
      I4 => state(1),
      I5 => \sum_exp_reg_n_0_[0]\,
      O => \sum_exp[0]_i_1__0_n_0\
    );
\sum_exp[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(1),
      I1 => \A_mantissa[24]_i_4__1_n_0\,
      I2 => \A_exp__0\(1),
      I3 => \sum_exp[7]_i_3__0_n_0\,
      I4 => state(1),
      I5 => \p_0_out_inferred__5/i__carry_n_7\,
      O => \sum_exp[1]_i_1__0_n_0\
    );
\sum_exp[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(2),
      I1 => \A_mantissa[24]_i_4__1_n_0\,
      I2 => \A_exp__0\(2),
      I3 => \sum_exp[7]_i_3__0_n_0\,
      I4 => state(1),
      I5 => \p_0_out_inferred__5/i__carry_n_6\,
      O => \sum_exp[2]_i_1__0_n_0\
    );
\sum_exp[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(3),
      I1 => \A_mantissa[24]_i_4__1_n_0\,
      I2 => \A_exp__0\(3),
      I3 => \sum_exp[7]_i_3__0_n_0\,
      I4 => state(1),
      I5 => \p_0_out_inferred__5/i__carry_n_5\,
      O => \sum_exp[3]_i_1__0_n_0\
    );
\sum_exp[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(4),
      I1 => \A_mantissa[24]_i_4__1_n_0\,
      I2 => \A_exp__0\(4),
      I3 => \sum_exp[7]_i_3__0_n_0\,
      I4 => state(1),
      I5 => \p_0_out_inferred__5/i__carry_n_4\,
      O => \sum_exp[4]_i_1__0_n_0\
    );
\sum_exp[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(5),
      I1 => \A_mantissa[24]_i_4__1_n_0\,
      I2 => \A_exp__0\(5),
      I3 => \sum_exp[7]_i_3__0_n_0\,
      I4 => state(1),
      I5 => \p_0_out_inferred__5/i__carry__0_n_7\,
      O => \sum_exp[5]_i_1__0_n_0\
    );
\sum_exp[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(6),
      I1 => \A_mantissa[24]_i_4__1_n_0\,
      I2 => \A_exp__0\(6),
      I3 => \sum_exp[7]_i_3__0_n_0\,
      I4 => state(1),
      I5 => \p_0_out_inferred__5/i__carry__0_n_6\,
      O => \sum_exp[6]_i_1__0_n_0\
    );
\sum_exp[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF000000"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => state(1),
      I3 => \A_exp[7]_i_2_n_0\,
      I4 => \^fsm_sequential_state_reg[0]_0\(0),
      O => sum_exp0
    );
\sum_exp[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB8B80000B8B8"
    )
        port map (
      I0 => B_exp(7),
      I1 => \A_mantissa[24]_i_4__1_n_0\,
      I2 => \A_exp__0\(7),
      I3 => \sum_exp[7]_i_3__0_n_0\,
      I4 => state(1),
      I5 => \p_0_out_inferred__5/i__carry__0_n_5\,
      O => \sum_exp[7]_i_2__0_n_0\
    );
\sum_exp[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sum_exp[7]_i_4_n_0\,
      I1 => \sum_mantissa_reg_n_0_[6]\,
      I2 => \sum_mantissa_reg_n_0_[2]\,
      I3 => \sum_mantissa_reg_n_0_[17]\,
      I4 => \sum_exp[7]_i_5__0_n_0\,
      O => \sum_exp[7]_i_3__0_n_0\
    );
\sum_exp[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_0_in,
      I1 => \sum_mantissa_reg_n_0_[5]\,
      I2 => \sum_mantissa_reg_n_0_[20]\,
      I3 => \sum_mantissa_reg_n_0_[21]\,
      I4 => \sum_exp[7]_i_6__0_n_0\,
      O => \sum_exp[7]_i_4_n_0\
    );
\sum_exp[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sum_exp[7]_i_7_n_0\,
      I1 => \sum_exp[7]_i_8_n_0\,
      I2 => \sum_mantissa_reg_n_0_[8]\,
      I3 => \sum_mantissa_reg_n_0_[7]\,
      I4 => \sum_mantissa_reg_n_0_[13]\,
      I5 => \sum_mantissa_reg_n_0_[3]\,
      O => \sum_exp[7]_i_5__0_n_0\
    );
\sum_exp[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[19]\,
      I1 => \sum_mantissa_reg_n_0_[0]\,
      I2 => \sum_mantissa_reg_n_0_[14]\,
      I3 => \sum_mantissa_reg_n_0_[11]\,
      O => \sum_exp[7]_i_6__0_n_0\
    );
\sum_exp[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[22]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[12]\,
      I3 => \sum_mantissa_reg_n_0_[18]\,
      I4 => \sum_mantissa_reg_n_0_[4]\,
      I5 => \sum_mantissa_reg_n_0_[16]\,
      O => \sum_exp[7]_i_7_n_0\
    );
\sum_exp[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[10]\,
      I1 => \sum_mantissa_reg_n_0_[1]\,
      I2 => \sum_mantissa_reg_n_0_[15]\,
      I3 => \sum_mantissa_reg_n_0_[9]\,
      O => \sum_exp[7]_i_8_n_0\
    );
\sum_exp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[0]_i_1__0_n_0\,
      Q => \sum_exp_reg_n_0_[0]\,
      R => '0'
    );
\sum_exp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[1]_i_1__0_n_0\,
      Q => \sum_exp_reg_n_0_[1]\,
      R => '0'
    );
\sum_exp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[2]_i_1__0_n_0\,
      Q => \sum_exp_reg_n_0_[2]\,
      R => '0'
    );
\sum_exp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[3]_i_1__0_n_0\,
      Q => \sum_exp_reg_n_0_[3]\,
      R => '0'
    );
\sum_exp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[4]_i_1__0_n_0\,
      Q => \sum_exp_reg_n_0_[4]\,
      R => '0'
    );
\sum_exp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[5]_i_1__0_n_0\,
      Q => \sum_exp_reg_n_0_[5]\,
      R => '0'
    );
\sum_exp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[6]_i_1__0_n_0\,
      Q => \sum_exp_reg_n_0_[6]\,
      R => '0'
    );
\sum_exp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_exp0,
      D => \sum_exp[7]_i_2__0_n_0\,
      Q => \sum_exp_reg_n_0_[7]\,
      R => '0'
    );
sum_mantissa0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_mantissa0_carry_n_0,
      CO(2) => sum_mantissa0_carry_n_1,
      CO(1) => sum_mantissa0_carry_n_2,
      CO(0) => sum_mantissa0_carry_n_3,
      CYINIT => sum_mantissa0_carry_i_1_n_0,
      DI(3 downto 0) => \p_1_in__0\(3 downto 0),
      O(3 downto 0) => in18(3 downto 0),
      S(3) => sum_mantissa0_carry_i_6_n_0,
      S(2) => sum_mantissa0_carry_i_7_n_0,
      S(1) => sum_mantissa0_carry_i_8_n_0,
      S(0) => sum_mantissa0_carry_i_9_n_0
    );
\sum_mantissa0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sum_mantissa0_carry_n_0,
      CO(3) => \sum_mantissa0_carry__0_n_0\,
      CO(2) => \sum_mantissa0_carry__0_n_1\,
      CO(1) => \sum_mantissa0_carry__0_n_2\,
      CO(0) => \sum_mantissa0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(7 downto 4),
      O(3 downto 0) => in18(7 downto 4),
      S(3) => \sum_mantissa0_carry__0_i_5_n_0\,
      S(2) => \sum_mantissa0_carry__0_i_6_n_0\,
      S(1) => \sum_mantissa0_carry__0_i_7_n_0\,
      S(0) => \sum_mantissa0_carry__0_i_8_n_0\
    );
\sum_mantissa0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(7)
    );
\sum_mantissa0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(6)
    );
\sum_mantissa0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(5)
    );
\sum_mantissa0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(4)
    );
\sum_mantissa0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[7]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[7]\,
      O => \sum_mantissa0_carry__0_i_5_n_0\
    );
\sum_mantissa0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[6]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[6]\,
      O => \sum_mantissa0_carry__0_i_6_n_0\
    );
\sum_mantissa0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[5]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[5]\,
      O => \sum_mantissa0_carry__0_i_7_n_0\
    );
\sum_mantissa0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[4]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[4]\,
      O => \sum_mantissa0_carry__0_i_8_n_0\
    );
\sum_mantissa0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa0_carry__0_n_0\,
      CO(3) => \sum_mantissa0_carry__1_n_0\,
      CO(2) => \sum_mantissa0_carry__1_n_1\,
      CO(1) => \sum_mantissa0_carry__1_n_2\,
      CO(0) => \sum_mantissa0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(11 downto 8),
      O(3 downto 0) => in18(11 downto 8),
      S(3) => \sum_mantissa0_carry__1_i_5_n_0\,
      S(2) => \sum_mantissa0_carry__1_i_6_n_0\,
      S(1) => \sum_mantissa0_carry__1_i_7_n_0\,
      S(0) => \sum_mantissa0_carry__1_i_8_n_0\
    );
\sum_mantissa0_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(11)
    );
\sum_mantissa0_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(10)
    );
\sum_mantissa0_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(9)
    );
\sum_mantissa0_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(8)
    );
\sum_mantissa0_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[11]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[11]\,
      O => \sum_mantissa0_carry__1_i_5_n_0\
    );
\sum_mantissa0_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[10]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[10]\,
      O => \sum_mantissa0_carry__1_i_6_n_0\
    );
\sum_mantissa0_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[9]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[9]\,
      O => \sum_mantissa0_carry__1_i_7_n_0\
    );
\sum_mantissa0_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[8]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[8]\,
      O => \sum_mantissa0_carry__1_i_8_n_0\
    );
\sum_mantissa0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa0_carry__1_n_0\,
      CO(3) => \sum_mantissa0_carry__2_n_0\,
      CO(2) => \sum_mantissa0_carry__2_n_1\,
      CO(1) => \sum_mantissa0_carry__2_n_2\,
      CO(0) => \sum_mantissa0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(15 downto 12),
      O(3 downto 0) => in18(15 downto 12),
      S(3) => \sum_mantissa0_carry__2_i_5_n_0\,
      S(2) => \sum_mantissa0_carry__2_i_6_n_0\,
      S(1) => \sum_mantissa0_carry__2_i_7_n_0\,
      S(0) => \sum_mantissa0_carry__2_i_8_n_0\
    );
\sum_mantissa0_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(15)
    );
\sum_mantissa0_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(14)
    );
\sum_mantissa0_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(13)
    );
\sum_mantissa0_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(12)
    );
\sum_mantissa0_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[15]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[15]\,
      O => \sum_mantissa0_carry__2_i_5_n_0\
    );
\sum_mantissa0_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[14]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[14]\,
      O => \sum_mantissa0_carry__2_i_6_n_0\
    );
\sum_mantissa0_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[13]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[13]\,
      O => \sum_mantissa0_carry__2_i_7_n_0\
    );
\sum_mantissa0_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[12]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[12]\,
      O => \sum_mantissa0_carry__2_i_8_n_0\
    );
\sum_mantissa0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa0_carry__2_n_0\,
      CO(3) => \sum_mantissa0_carry__3_n_0\,
      CO(2) => \sum_mantissa0_carry__3_n_1\,
      CO(1) => \sum_mantissa0_carry__3_n_2\,
      CO(0) => \sum_mantissa0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(19 downto 16),
      O(3 downto 0) => in18(19 downto 16),
      S(3) => \sum_mantissa0_carry__3_i_5_n_0\,
      S(2) => \sum_mantissa0_carry__3_i_6_n_0\,
      S(1) => \sum_mantissa0_carry__3_i_7_n_0\,
      S(0) => \sum_mantissa0_carry__3_i_8_n_0\
    );
\sum_mantissa0_carry__3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(19)
    );
\sum_mantissa0_carry__3_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(18)
    );
\sum_mantissa0_carry__3_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(17)
    );
\sum_mantissa0_carry__3_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[16]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(16)
    );
\sum_mantissa0_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[19]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[19]\,
      O => \sum_mantissa0_carry__3_i_5_n_0\
    );
\sum_mantissa0_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[18]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[18]\,
      O => \sum_mantissa0_carry__3_i_6_n_0\
    );
\sum_mantissa0_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[17]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[17]\,
      O => \sum_mantissa0_carry__3_i_7_n_0\
    );
\sum_mantissa0_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[16]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[16]\,
      O => \sum_mantissa0_carry__3_i_8_n_0\
    );
\sum_mantissa0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa0_carry__3_n_0\,
      CO(3) => \sum_mantissa0_carry__4_n_0\,
      CO(2) => \sum_mantissa0_carry__4_n_1\,
      CO(1) => \sum_mantissa0_carry__4_n_2\,
      CO(0) => \sum_mantissa0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \p_1_in__0\(23 downto 20),
      O(3 downto 0) => in18(23 downto 20),
      S(3) => \sum_mantissa0_carry__4_i_5_n_0\,
      S(2) => \sum_mantissa0_carry__4_i_6_n_0\,
      S(1) => \sum_mantissa0_carry__4_i_7_n_0\,
      S(0) => \sum_mantissa0_carry__4_i_8_n_0\
    );
\sum_mantissa0_carry__4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(23)
    );
\sum_mantissa0_carry__4_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(22)
    );
\sum_mantissa0_carry__4_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(21)
    );
\sum_mantissa0_carry__4_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(20)
    );
\sum_mantissa0_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[23]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[23]\,
      O => \sum_mantissa0_carry__4_i_5_n_0\
    );
\sum_mantissa0_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[22]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[22]\,
      O => \sum_mantissa0_carry__4_i_6_n_0\
    );
\sum_mantissa0_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[21]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[21]\,
      O => \sum_mantissa0_carry__4_i_7_n_0\
    );
\sum_mantissa0_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[20]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[20]\,
      O => \sum_mantissa0_carry__4_i_8_n_0\
    );
\sum_mantissa0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa0_carry__4_n_0\,
      CO(3 downto 0) => \NLW_sum_mantissa0_carry__5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sum_mantissa0_carry__5_O_UNCONNECTED\(3 downto 1),
      O(0) => in18(24),
      S(3 downto 1) => B"000",
      S(0) => \sum_mantissa0_carry__5_i_1_n_0\
    );
\sum_mantissa0_carry__5_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => A_sgn_reg_n_0,
      I1 => B_sgn,
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => \B_mantissa_reg_n_0_[24]\,
      O => \sum_mantissa0_carry__5_i_1_n_0\
    );
sum_mantissa0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => B_sgn,
      I1 => A_sgn_reg_n_0,
      O => sum_mantissa0_carry_i_1_n_0
    );
sum_mantissa0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(3)
    );
sum_mantissa0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(2)
    );
sum_mantissa0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(1)
    );
sum_mantissa0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A66A"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I2 => B_sgn,
      I3 => A_sgn_reg_n_0,
      O => \p_1_in__0\(0)
    );
sum_mantissa0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[3]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[3]\,
      O => sum_mantissa0_carry_i_6_n_0
    );
sum_mantissa0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[2]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[2]\,
      O => sum_mantissa0_carry_i_7_n_0
    );
sum_mantissa0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[1]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[1]\,
      O => sum_mantissa0_carry_i_8_n_0
    );
sum_mantissa0_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \B_mantissa_reg_n_0_[0]\,
      I1 => A_sgn_reg_n_0,
      I2 => B_sgn,
      I3 => \A_mantissa_reg_n_0_[0]\,
      O => sum_mantissa0_carry_i_9_n_0
    );
\sum_mantissa1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_mantissa1_inferred__0/i__carry_n_0\,
      CO(2) => \sum_mantissa1_inferred__0/i__carry_n_1\,
      CO(1) => \sum_mantissa1_inferred__0/i__carry_n_2\,
      CO(0) => \sum_mantissa1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__1_n_0\,
      DI(2) => \i__carry_i_2__1_n_0\,
      DI(1) => \i__carry_i_3__1_n_0\,
      DI(0) => \i__carry_i_4__1_n_0\,
      O(3 downto 0) => \NLW_sum_mantissa1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__0_n_0\,
      S(2) => \i__carry_i_6__0_n_0\,
      S(1) => \i__carry_i_7__0_n_0\,
      S(0) => \i__carry_i_8__0_n_0\
    );
\sum_mantissa1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa1_inferred__0/i__carry_n_0\,
      CO(3) => \sum_mantissa1_inferred__0/i__carry__0_n_0\,
      CO(2) => \sum_mantissa1_inferred__0/i__carry__0_n_1\,
      CO(1) => \sum_mantissa1_inferred__0/i__carry__0_n_2\,
      CO(0) => \sum_mantissa1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1_n_0\,
      DI(2) => \i__carry__0_i_2_n_0\,
      DI(1) => \i__carry__0_i_3_n_0\,
      DI(0) => \i__carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_sum_mantissa1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_5_n_0\,
      S(2) => \i__carry__0_i_6_n_0\,
      S(1) => \i__carry__0_i_7_n_0\,
      S(0) => \i__carry__0_i_8_n_0\
    );
\sum_mantissa1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa1_inferred__0/i__carry__0_n_0\,
      CO(3) => \sum_mantissa1_inferred__0/i__carry__1_n_0\,
      CO(2) => \sum_mantissa1_inferred__0/i__carry__1_n_1\,
      CO(1) => \sum_mantissa1_inferred__0/i__carry__1_n_2\,
      CO(0) => \sum_mantissa1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__1_i_1_n_0\,
      DI(2) => \i__carry__1_i_2_n_0\,
      DI(1) => \i__carry__1_i_3_n_0\,
      DI(0) => \i__carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_sum_mantissa1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_5_n_0\,
      S(2) => \i__carry__1_i_6_n_0\,
      S(1) => \i__carry__1_i_7_n_0\,
      S(0) => \i__carry__1_i_8_n_0\
    );
\sum_mantissa1_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa1_inferred__0/i__carry__1_n_0\,
      CO(3 downto 1) => \NLW_sum_mantissa1_inferred__0/i__carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry__2_i_1_n_0\,
      O(3 downto 0) => \NLW_sum_mantissa1_inferred__0/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \i__carry__2_i_2_n_0\
    );
\sum_mantissa[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[0]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[0]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[0]\,
      O => \sum_mantissa[0]_i_1__1_n_0\
    );
\sum_mantissa[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_mantissa_reg_n_0_[1]\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => in18(0),
      O => \sum_mantissa[0]_i_2__1_n_0\
    );
\sum_mantissa[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[10]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[10]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[10]\,
      O => \sum_mantissa[10]_i_1__1_n_0\
    );
\sum_mantissa[10]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[11]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[9]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(10),
      O => \sum_mantissa[10]_i_2__1_n_0\
    );
\sum_mantissa[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[11]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[11]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[11]\,
      O => \sum_mantissa[11]_i_1__1_n_0\
    );
\sum_mantissa[11]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[12]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[10]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(11),
      O => \sum_mantissa[11]_i_2__1_n_0\
    );
\sum_mantissa[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[12]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[12]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[12]\,
      O => \sum_mantissa[12]_i_1__1_n_0\
    );
\sum_mantissa[12]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[13]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[11]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(12),
      O => \sum_mantissa[12]_i_2__1_n_0\
    );
\sum_mantissa[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[13]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[13]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[13]\,
      O => \sum_mantissa[13]_i_1__1_n_0\
    );
\sum_mantissa[13]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[14]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[12]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(13),
      O => \sum_mantissa[13]_i_2__1_n_0\
    );
\sum_mantissa[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[14]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[14]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[14]\,
      O => \sum_mantissa[14]_i_1__1_n_0\
    );
\sum_mantissa[14]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[15]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[13]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(14),
      O => \sum_mantissa[14]_i_2__1_n_0\
    );
\sum_mantissa[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[15]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[15]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[15]\,
      O => \sum_mantissa[15]_i_1__1_n_0\
    );
\sum_mantissa[15]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[16]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[14]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(15),
      O => \sum_mantissa[15]_i_2__1_n_0\
    );
\sum_mantissa[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[16]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[16]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[16]\,
      O => \sum_mantissa[16]_i_1__1_n_0\
    );
\sum_mantissa[16]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[17]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[15]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(16),
      O => \sum_mantissa[16]_i_2__1_n_0\
    );
\sum_mantissa[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[17]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[17]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[17]\,
      O => \sum_mantissa[17]_i_1__1_n_0\
    );
\sum_mantissa[17]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[18]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[16]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(17),
      O => \sum_mantissa[17]_i_2__1_n_0\
    );
\sum_mantissa[18]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[18]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[18]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[18]\,
      O => \sum_mantissa[18]_i_1__1_n_0\
    );
\sum_mantissa[18]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[19]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[17]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(18),
      O => \sum_mantissa[18]_i_2__1_n_0\
    );
\sum_mantissa[19]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[19]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[19]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[19]\,
      O => \sum_mantissa[19]_i_1__1_n_0\
    );
\sum_mantissa[19]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[20]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[18]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(19),
      O => \sum_mantissa[19]_i_2__1_n_0\
    );
\sum_mantissa[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[1]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[1]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[1]\,
      O => \sum_mantissa[1]_i_1__1_n_0\
    );
\sum_mantissa[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[2]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[0]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(1),
      O => \sum_mantissa[1]_i_2__1_n_0\
    );
\sum_mantissa[20]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[20]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[20]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[20]\,
      O => \sum_mantissa[20]_i_1__1_n_0\
    );
\sum_mantissa[20]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[21]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[19]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(20),
      O => \sum_mantissa[20]_i_2__1_n_0\
    );
\sum_mantissa[21]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[21]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[21]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[21]\,
      O => \sum_mantissa[21]_i_1__1_n_0\
    );
\sum_mantissa[21]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[22]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[20]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(21),
      O => \sum_mantissa[21]_i_2__1_n_0\
    );
\sum_mantissa[22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[22]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[22]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[22]\,
      O => \sum_mantissa[22]_i_1__1_n_0\
    );
\sum_mantissa[22]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[21]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(22),
      O => \sum_mantissa[22]_i_2__1_n_0\
    );
\sum_mantissa[23]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[23]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[23]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[23]\,
      O => \sum_mantissa[23]_i_1__1_n_0\
    );
\sum_mantissa[23]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => p_1_in,
      I1 => \sum_mantissa_reg_n_0_[22]\,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => in18(23),
      O => \sum_mantissa[23]_i_2__1_n_0\
    );
\sum_mantissa[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FF444400000000"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_4__0_n_0\,
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      I2 => p_1_in,
      I3 => p_0_in,
      I4 => state(1),
      I5 => \A_exp[7]_i_2_n_0\,
      O => sum_mantissa0
    );
\sum_mantissa[24]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[24]_i_3__1_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[24]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[24]\,
      O => \sum_mantissa[24]_i_2__1_n_0\
    );
\sum_mantissa[24]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      I2 => \^fsm_sequential_state_reg[0]_0\(0),
      I3 => in18(24),
      O => \sum_mantissa[24]_i_3__1_n_0\
    );
\sum_mantissa[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[2]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[2]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[2]\,
      O => \sum_mantissa[2]_i_1__1_n_0\
    );
\sum_mantissa[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[3]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[1]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(2),
      O => \sum_mantissa[2]_i_2__1_n_0\
    );
\sum_mantissa[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[3]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[3]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[3]\,
      O => \sum_mantissa[3]_i_1__1_n_0\
    );
\sum_mantissa[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[4]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[2]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(3),
      O => \sum_mantissa[3]_i_2__1_n_0\
    );
\sum_mantissa[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[4]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[4]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[4]\,
      O => \sum_mantissa[4]_i_1__1_n_0\
    );
\sum_mantissa[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[5]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[3]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(4),
      O => \sum_mantissa[4]_i_2__1_n_0\
    );
\sum_mantissa[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[5]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[5]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[5]\,
      O => \sum_mantissa[5]_i_1__1_n_0\
    );
\sum_mantissa[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[6]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[4]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(5),
      O => \sum_mantissa[5]_i_2__1_n_0\
    );
\sum_mantissa[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[6]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[6]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[6]\,
      O => \sum_mantissa[6]_i_1__1_n_0\
    );
\sum_mantissa[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[7]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[5]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(6),
      O => \sum_mantissa[6]_i_2__1_n_0\
    );
\sum_mantissa[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[7]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[7]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[7]\,
      O => \sum_mantissa[7]_i_1__1_n_0\
    );
\sum_mantissa[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[8]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[6]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(7),
      O => \sum_mantissa[7]_i_2__1_n_0\
    );
\sum_mantissa[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[8]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[8]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[8]\,
      O => \sum_mantissa[8]_i_1__1_n_0\
    );
\sum_mantissa[8]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[9]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[7]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(8),
      O => \sum_mantissa[8]_i_2__1_n_0\
    );
\sum_mantissa[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sum_mantissa[9]_i_2__1_n_0\,
      I1 => state(1),
      I2 => \A_mantissa_reg_n_0_[9]\,
      I3 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I4 => \B_mantissa_reg_n_0_[9]\,
      O => \sum_mantissa[9]_i_1__1_n_0\
    );
\sum_mantissa[9]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[10]\,
      I1 => p_1_in,
      I2 => \sum_mantissa_reg_n_0_[8]\,
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => in18(9),
      O => \sum_mantissa[9]_i_2__1_n_0\
    );
\sum_mantissa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[0]_i_1__1_n_0\,
      Q => \sum_mantissa_reg_n_0_[0]\,
      R => '0'
    );
\sum_mantissa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[10]_i_1__1_n_0\,
      Q => \sum_mantissa_reg_n_0_[10]\,
      R => '0'
    );
\sum_mantissa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[11]_i_1__1_n_0\,
      Q => \sum_mantissa_reg_n_0_[11]\,
      R => '0'
    );
\sum_mantissa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[12]_i_1__1_n_0\,
      Q => \sum_mantissa_reg_n_0_[12]\,
      R => '0'
    );
\sum_mantissa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[13]_i_1__1_n_0\,
      Q => \sum_mantissa_reg_n_0_[13]\,
      R => '0'
    );
\sum_mantissa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[14]_i_1__1_n_0\,
      Q => \sum_mantissa_reg_n_0_[14]\,
      R => '0'
    );
\sum_mantissa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[15]_i_1__1_n_0\,
      Q => \sum_mantissa_reg_n_0_[15]\,
      R => '0'
    );
\sum_mantissa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[16]_i_1__1_n_0\,
      Q => \sum_mantissa_reg_n_0_[16]\,
      R => '0'
    );
\sum_mantissa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[17]_i_1__1_n_0\,
      Q => \sum_mantissa_reg_n_0_[17]\,
      R => '0'
    );
\sum_mantissa_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[18]_i_1__1_n_0\,
      Q => \sum_mantissa_reg_n_0_[18]\,
      R => '0'
    );
\sum_mantissa_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[19]_i_1__1_n_0\,
      Q => \sum_mantissa_reg_n_0_[19]\,
      R => '0'
    );
\sum_mantissa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[1]_i_1__1_n_0\,
      Q => \sum_mantissa_reg_n_0_[1]\,
      R => '0'
    );
\sum_mantissa_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[20]_i_1__1_n_0\,
      Q => \sum_mantissa_reg_n_0_[20]\,
      R => '0'
    );
\sum_mantissa_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[21]_i_1__1_n_0\,
      Q => \sum_mantissa_reg_n_0_[21]\,
      R => '0'
    );
\sum_mantissa_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[22]_i_1__1_n_0\,
      Q => \sum_mantissa_reg_n_0_[22]\,
      R => '0'
    );
\sum_mantissa_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[23]_i_1__1_n_0\,
      Q => p_0_in,
      R => '0'
    );
\sum_mantissa_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[24]_i_2__1_n_0\,
      Q => p_1_in,
      R => '0'
    );
\sum_mantissa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[2]_i_1__1_n_0\,
      Q => \sum_mantissa_reg_n_0_[2]\,
      R => '0'
    );
\sum_mantissa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[3]_i_1__1_n_0\,
      Q => \sum_mantissa_reg_n_0_[3]\,
      R => '0'
    );
\sum_mantissa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[4]_i_1__1_n_0\,
      Q => \sum_mantissa_reg_n_0_[4]\,
      R => '0'
    );
\sum_mantissa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[5]_i_1__1_n_0\,
      Q => \sum_mantissa_reg_n_0_[5]\,
      R => '0'
    );
\sum_mantissa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[6]_i_1__1_n_0\,
      Q => \sum_mantissa_reg_n_0_[6]\,
      R => '0'
    );
\sum_mantissa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[7]_i_1__1_n_0\,
      Q => \sum_mantissa_reg_n_0_[7]\,
      R => '0'
    );
\sum_mantissa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[8]_i_1__1_n_0\,
      Q => \sum_mantissa_reg_n_0_[8]\,
      R => '0'
    );
\sum_mantissa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum_mantissa0,
      D => \sum_mantissa[9]_i_1__1_n_0\,
      Q => \sum_mantissa_reg_n_0_[9]\,
      R => '0'
    );
\sum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[0]\,
      Q => \sum_reg[31]_0\(0),
      R => '0'
    );
\sum_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[10]\,
      Q => \sum_reg[31]_0\(10),
      R => '0'
    );
\sum_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[11]\,
      Q => \sum_reg[31]_0\(11),
      R => '0'
    );
\sum_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[12]\,
      Q => \sum_reg[31]_0\(12),
      R => '0'
    );
\sum_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[13]\,
      Q => \sum_reg[31]_0\(13),
      R => '0'
    );
\sum_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[14]\,
      Q => \sum_reg[31]_0\(14),
      R => '0'
    );
\sum_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[15]\,
      Q => \sum_reg[31]_0\(15),
      R => '0'
    );
\sum_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[16]\,
      Q => \sum_reg[31]_0\(16),
      R => '0'
    );
\sum_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[17]\,
      Q => \sum_reg[31]_0\(17),
      R => '0'
    );
\sum_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[18]\,
      Q => \sum_reg[31]_0\(18),
      R => '0'
    );
\sum_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[19]\,
      Q => \sum_reg[31]_0\(19),
      R => '0'
    );
\sum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[1]\,
      Q => \sum_reg[31]_0\(1),
      R => '0'
    );
\sum_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[20]\,
      Q => \sum_reg[31]_0\(20),
      R => '0'
    );
\sum_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[21]\,
      Q => \sum_reg[31]_0\(21),
      R => '0'
    );
\sum_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[22]\,
      Q => \sum_reg[31]_0\(22),
      R => '0'
    );
\sum_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[0]\,
      Q => \sum_reg[31]_0\(23),
      R => '0'
    );
\sum_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[1]\,
      Q => \sum_reg[31]_0\(24),
      R => '0'
    );
\sum_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[2]\,
      Q => \sum_reg[31]_0\(25),
      R => '0'
    );
\sum_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[3]\,
      Q => \sum_reg[31]_0\(26),
      R => '0'
    );
\sum_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[4]\,
      Q => \sum_reg[31]_0\(27),
      R => '0'
    );
\sum_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[5]\,
      Q => \sum_reg[31]_0\(28),
      R => '0'
    );
\sum_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[6]\,
      Q => \sum_reg[31]_0\(29),
      R => '0'
    );
\sum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[2]\,
      Q => \sum_reg[31]_0\(2),
      R => '0'
    );
\sum_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_exp_reg_n_0_[7]\,
      Q => \sum_reg[31]_0\(30),
      R => '0'
    );
\sum_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => sum_sgn_reg_n_0,
      Q => \sum_reg[31]_0\(31),
      R => '0'
    );
\sum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[3]\,
      Q => \sum_reg[31]_0\(3),
      R => '0'
    );
\sum_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[4]\,
      Q => \sum_reg[31]_0\(4),
      R => '0'
    );
\sum_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[5]\,
      Q => \sum_reg[31]_0\(5),
      R => '0'
    );
\sum_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[6]\,
      Q => \sum_reg[31]_0\(6),
      R => '0'
    );
\sum_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[7]\,
      Q => \sum_reg[31]_0\(7),
      R => '0'
    );
\sum_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[8]\,
      Q => \sum_reg[31]_0\(8),
      R => '0'
    );
\sum_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sum0,
      D => \sum_mantissa_reg_n_0_[9]\,
      Q => \sum_reg[31]_0\(9),
      R => '0'
    );
\sum_sgn_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFBBF00800880"
    )
        port map (
      I0 => sum_sgn,
      I1 => \A_exp[7]_i_2_n_0\,
      I2 => state(1),
      I3 => \^fsm_sequential_state_reg[0]_0\(0),
      I4 => \FSM_sequential_state[2]_i_4__0_n_0\,
      I5 => sum_sgn_reg_n_0,
      O => \sum_sgn_i_1__1_n_0\
    );
\sum_sgn_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB84700"
    )
        port map (
      I0 => \A_mantissa1_inferred__1/i__carry_n_0\,
      I1 => \^fsm_sequential_state_reg[0]_0\(0),
      I2 => \sum_mantissa1_inferred__0/i__carry__2_n_3\,
      I3 => B_sgn,
      I4 => A_sgn_reg_n_0,
      O => sum_sgn
    );
sum_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \sum_sgn_i_1__1_n_0\,
      Q => sum_sgn_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Control_0_0_FPU_multiplier is
  port (
    \product_reg[21]_0\ : out STD_LOGIC;
    \product_reg[31]_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \product_reg[17]_0\ : out STD_LOGIC;
    \product_reg[16]_0\ : out STD_LOGIC;
    \product_reg[15]_0\ : out STD_LOGIC;
    \product_reg[14]_0\ : out STD_LOGIC;
    \product_reg[13]_0\ : out STD_LOGIC;
    \product_reg[12]_0\ : out STD_LOGIC;
    \product_reg[11]_0\ : out STD_LOGIC;
    \product_reg[10]_0\ : out STD_LOGIC;
    \product_reg[5]_0\ : out STD_LOGIC;
    \product_reg[3]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    B_sgn_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rst : in STD_LOGIC;
    \B_mantissa_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_cur_state_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mul2_done : in STD_LOGIC;
    adder1_done : in STD_LOGIC;
    start_per : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Control_0_0_FPU_multiplier : entity is "FPU_multiplier";
end design_1_Control_0_0_FPU_multiplier;

architecture STRUCTURE of design_1_Control_0_0_FPU_multiplier is
  signal A_exp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal A_exp0 : STD_LOGIC;
  signal A_sgn : STD_LOGIC;
  signal B_exp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B_sgn_reg_n_0 : STD_LOGIC;
  signal E_temp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal E_temp0 : STD_LOGIC;
  signal \E_temp[3]_i_2_n_0\ : STD_LOGIC;
  signal \E_temp[3]_i_3_n_0\ : STD_LOGIC;
  signal \E_temp[3]_i_4_n_0\ : STD_LOGIC;
  signal \E_temp[3]_i_5_n_0\ : STD_LOGIC;
  signal \E_temp[7]_i_2_n_0\ : STD_LOGIC;
  signal \E_temp[7]_i_3_n_0\ : STD_LOGIC;
  signal \E_temp[7]_i_4_n_0\ : STD_LOGIC;
  signal \E_temp[7]_i_5_n_0\ : STD_LOGIC;
  signal \E_temp_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \E_temp_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \E_temp_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \E_temp_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \E_temp_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \E_temp_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \E_temp_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \E_temp_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal M_full : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal M_full0 : STD_LOGIC;
  signal M_full_reg0 : STD_LOGIC;
  signal \M_full_reg_reg__0\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \M_norm[0]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[10]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[11]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[12]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[13]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[14]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[15]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[16]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[17]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[18]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[19]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[1]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[20]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[21]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[22]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[23]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[24]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[25]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[26]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[27]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[28]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[29]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[2]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[30]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[31]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[32]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[33]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[34]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[35]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[36]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[37]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[38]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[39]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[3]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[40]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[41]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[42]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[43]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[44]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[45]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[46]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[4]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[5]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[6]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[7]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[8]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm[9]_i_1_n_0\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[0]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[10]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[11]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[12]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[13]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[14]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[15]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[16]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[17]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[18]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[19]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[1]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[20]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[21]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[22]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[24]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[25]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[26]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[27]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[28]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[29]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[2]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[30]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[31]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[32]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[33]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[34]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[35]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[36]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[37]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[38]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[39]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[3]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[40]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[41]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[42]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[43]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[44]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[45]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[46]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[4]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[5]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[6]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[7]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[8]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[9]\ : STD_LOGIC;
  signal Product_sgn : STD_LOGIC;
  signal Product_sgn_i_1_n_0 : STD_LOGIC;
  signal Product_sgn_i_2_n_0 : STD_LOGIC;
  signal \_inferred__0/s_i_2_n_0\ : STD_LOGIC;
  signal \_inferred__0/s_i_3_n_0\ : STD_LOGIC;
  signal \_inferred__0/s_i_4_n_0\ : STD_LOGIC;
  signal \_inferred__0/s_i_5_n_0\ : STD_LOGIC;
  signal \done_i_1__0_n_0\ : STD_LOGIC;
  signal eZ0 : STD_LOGIC;
  signal \eZ[0]_i_1_n_0\ : STD_LOGIC;
  signal \eZ[1]_i_1_n_0\ : STD_LOGIC;
  signal \eZ[2]_i_1_n_0\ : STD_LOGIC;
  signal \eZ[2]_i_2_n_0\ : STD_LOGIC;
  signal \eZ[3]_i_1_n_0\ : STD_LOGIC;
  signal \eZ[3]_i_2_n_0\ : STD_LOGIC;
  signal \eZ[3]_i_3_n_0\ : STD_LOGIC;
  signal \eZ[4]_i_1_n_0\ : STD_LOGIC;
  signal \eZ[4]_i_2_n_0\ : STD_LOGIC;
  signal \eZ[4]_i_3_n_0\ : STD_LOGIC;
  signal \eZ[5]_i_1_n_0\ : STD_LOGIC;
  signal \eZ[5]_i_2_n_0\ : STD_LOGIC;
  signal \eZ[5]_i_3_n_0\ : STD_LOGIC;
  signal \eZ[6]_i_1_n_0\ : STD_LOGIC;
  signal \eZ[6]_i_2_n_0\ : STD_LOGIC;
  signal \eZ[7]_i_1_n_0\ : STD_LOGIC;
  signal \eZ[7]_i_2_n_0\ : STD_LOGIC;
  signal \eZ[7]_i_3_n_0\ : STD_LOGIC;
  signal \eZ[8]_i_2_n_0\ : STD_LOGIC;
  signal \eZ[8]_i_3_n_0\ : STD_LOGIC;
  signal \eZ[8]_i_4_n_0\ : STD_LOGIC;
  signal \eZ_reg_n_0_[0]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[1]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[2]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[3]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[4]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[5]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[6]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[7]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[8]\ : STD_LOGIC;
  signal g : STD_LOGIC;
  signal g0 : STD_LOGIC;
  signal g_i_1_n_0 : STD_LOGIC;
  signal g_i_2_n_0 : STD_LOGIC;
  signal mant : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal mant0 : STD_LOGIC;
  signal \mant[0]_i_1_n_0\ : STD_LOGIC;
  signal \mant[10]_i_1_n_0\ : STD_LOGIC;
  signal \mant[11]_i_1_n_0\ : STD_LOGIC;
  signal \mant[12]_i_1_n_0\ : STD_LOGIC;
  signal \mant[13]_i_1_n_0\ : STD_LOGIC;
  signal \mant[14]_i_1_n_0\ : STD_LOGIC;
  signal \mant[15]_i_1_n_0\ : STD_LOGIC;
  signal \mant[16]_i_1_n_0\ : STD_LOGIC;
  signal \mant[17]_i_1_n_0\ : STD_LOGIC;
  signal \mant[18]_i_1_n_0\ : STD_LOGIC;
  signal \mant[19]_i_1_n_0\ : STD_LOGIC;
  signal \mant[1]_i_1_n_0\ : STD_LOGIC;
  signal \mant[20]_i_1_n_0\ : STD_LOGIC;
  signal \mant[21]_i_1_n_0\ : STD_LOGIC;
  signal \mant[22]_i_2_n_0\ : STD_LOGIC;
  signal \mant[22]_i_4_n_0\ : STD_LOGIC;
  signal \mant[2]_i_1_n_0\ : STD_LOGIC;
  signal \mant[3]_i_1_n_0\ : STD_LOGIC;
  signal \mant[4]_i_1_n_0\ : STD_LOGIC;
  signal \mant[5]_i_1_n_0\ : STD_LOGIC;
  signal \mant[6]_i_1_n_0\ : STD_LOGIC;
  signal \mant[7]_i_1_n_0\ : STD_LOGIC;
  signal \mant[8]_i_1_n_0\ : STD_LOGIC;
  signal \mant[9]_i_1_n_0\ : STD_LOGIC;
  signal mul1_done : STD_LOGIC;
  signal multOp_n_100 : STD_LOGIC;
  signal multOp_n_101 : STD_LOGIC;
  signal multOp_n_102 : STD_LOGIC;
  signal multOp_n_103 : STD_LOGIC;
  signal multOp_n_104 : STD_LOGIC;
  signal multOp_n_105 : STD_LOGIC;
  signal multOp_n_106 : STD_LOGIC;
  signal multOp_n_107 : STD_LOGIC;
  signal multOp_n_108 : STD_LOGIC;
  signal multOp_n_109 : STD_LOGIC;
  signal multOp_n_110 : STD_LOGIC;
  signal multOp_n_111 : STD_LOGIC;
  signal multOp_n_112 : STD_LOGIC;
  signal multOp_n_113 : STD_LOGIC;
  signal multOp_n_114 : STD_LOGIC;
  signal multOp_n_115 : STD_LOGIC;
  signal multOp_n_116 : STD_LOGIC;
  signal multOp_n_117 : STD_LOGIC;
  signal multOp_n_118 : STD_LOGIC;
  signal multOp_n_119 : STD_LOGIC;
  signal multOp_n_120 : STD_LOGIC;
  signal multOp_n_121 : STD_LOGIC;
  signal multOp_n_122 : STD_LOGIC;
  signal multOp_n_123 : STD_LOGIC;
  signal multOp_n_124 : STD_LOGIC;
  signal multOp_n_125 : STD_LOGIC;
  signal multOp_n_126 : STD_LOGIC;
  signal multOp_n_127 : STD_LOGIC;
  signal multOp_n_128 : STD_LOGIC;
  signal multOp_n_129 : STD_LOGIC;
  signal multOp_n_130 : STD_LOGIC;
  signal multOp_n_131 : STD_LOGIC;
  signal multOp_n_132 : STD_LOGIC;
  signal multOp_n_133 : STD_LOGIC;
  signal multOp_n_134 : STD_LOGIC;
  signal multOp_n_135 : STD_LOGIC;
  signal multOp_n_136 : STD_LOGIC;
  signal multOp_n_137 : STD_LOGIC;
  signal multOp_n_138 : STD_LOGIC;
  signal multOp_n_139 : STD_LOGIC;
  signal multOp_n_140 : STD_LOGIC;
  signal multOp_n_141 : STD_LOGIC;
  signal multOp_n_142 : STD_LOGIC;
  signal multOp_n_143 : STD_LOGIC;
  signal multOp_n_144 : STD_LOGIC;
  signal multOp_n_145 : STD_LOGIC;
  signal multOp_n_146 : STD_LOGIC;
  signal multOp_n_147 : STD_LOGIC;
  signal multOp_n_148 : STD_LOGIC;
  signal multOp_n_149 : STD_LOGIC;
  signal multOp_n_150 : STD_LOGIC;
  signal multOp_n_151 : STD_LOGIC;
  signal multOp_n_152 : STD_LOGIC;
  signal multOp_n_153 : STD_LOGIC;
  signal multOp_n_58 : STD_LOGIC;
  signal multOp_n_59 : STD_LOGIC;
  signal multOp_n_60 : STD_LOGIC;
  signal multOp_n_61 : STD_LOGIC;
  signal multOp_n_62 : STD_LOGIC;
  signal multOp_n_63 : STD_LOGIC;
  signal multOp_n_64 : STD_LOGIC;
  signal multOp_n_65 : STD_LOGIC;
  signal multOp_n_66 : STD_LOGIC;
  signal multOp_n_67 : STD_LOGIC;
  signal multOp_n_68 : STD_LOGIC;
  signal multOp_n_69 : STD_LOGIC;
  signal multOp_n_70 : STD_LOGIC;
  signal multOp_n_71 : STD_LOGIC;
  signal multOp_n_72 : STD_LOGIC;
  signal multOp_n_73 : STD_LOGIC;
  signal multOp_n_74 : STD_LOGIC;
  signal multOp_n_75 : STD_LOGIC;
  signal multOp_n_76 : STD_LOGIC;
  signal multOp_n_77 : STD_LOGIC;
  signal multOp_n_78 : STD_LOGIC;
  signal multOp_n_79 : STD_LOGIC;
  signal multOp_n_80 : STD_LOGIC;
  signal multOp_n_81 : STD_LOGIC;
  signal multOp_n_82 : STD_LOGIC;
  signal multOp_n_83 : STD_LOGIC;
  signal multOp_n_84 : STD_LOGIC;
  signal multOp_n_85 : STD_LOGIC;
  signal multOp_n_86 : STD_LOGIC;
  signal multOp_n_87 : STD_LOGIC;
  signal multOp_n_88 : STD_LOGIC;
  signal multOp_n_89 : STD_LOGIC;
  signal multOp_n_90 : STD_LOGIC;
  signal multOp_n_91 : STD_LOGIC;
  signal multOp_n_92 : STD_LOGIC;
  signal multOp_n_93 : STD_LOGIC;
  signal multOp_n_94 : STD_LOGIC;
  signal multOp_n_95 : STD_LOGIC;
  signal multOp_n_96 : STD_LOGIC;
  signal multOp_n_97 : STD_LOGIC;
  signal multOp_n_98 : STD_LOGIC;
  signal multOp_n_99 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \plusOp_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__4_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__4_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \product[31]_i_1_n_0\ : STD_LOGIC;
  signal productx : STD_LOGIC_VECTOR ( 21 downto 3 );
  signal r : STD_LOGIC;
  signal r_i_1_n_0 : STD_LOGIC;
  signal s_i_1_n_0 : STD_LOGIC;
  signal s_reg_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \state[0]_i_10_n_0\ : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[0]_i_3_n_0\ : STD_LOGIC;
  signal \state[0]_i_4_n_0\ : STD_LOGIC;
  signal \state[0]_i_5_n_0\ : STD_LOGIC;
  signal \state[0]_i_6_n_0\ : STD_LOGIC;
  signal \state[0]_i_7_n_0\ : STD_LOGIC;
  signal \state[0]_i_8_n_0\ : STD_LOGIC;
  signal \state[0]_i_9_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_10_n_0\ : STD_LOGIC;
  signal \state[2]_i_11_n_0\ : STD_LOGIC;
  signal \state[2]_i_12_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \state[2]_i_6_n_0\ : STD_LOGIC;
  signal \state[2]_i_7_n_0\ : STD_LOGIC;
  signal \state[2]_i_8_n_0\ : STD_LOGIC;
  signal \state[2]_i_9_n_0\ : STD_LOGIC;
  signal \state[3]_i_1_n_0\ : STD_LOGIC;
  signal \state[3]_i_3_n_0\ : STD_LOGIC;
  signal \state[3]_i_4_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_n_0_[3]\ : STD_LOGIC;
  signal \NLW_E_temp_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_E_temp_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_M_full_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_M_full_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_M_full_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_M_full_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_M_full_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_multOp_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_multOp_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_multOp_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_inferred__1/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_plusOp_inferred__1/i__carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_mantissa[10]_i_2\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_2\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \B_mantissa[12]_i_2\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_2\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_2\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \B_mantissa[15]_i_2\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_2\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \B_mantissa[17]_i_2\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \B_mantissa[21]_i_2\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \B_mantissa[5]_i_2\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \M_norm[10]_i_1\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \M_norm[11]_i_1\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \M_norm[12]_i_1\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \M_norm[13]_i_1\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \M_norm[14]_i_1\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \M_norm[15]_i_1\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \M_norm[16]_i_1\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \M_norm[17]_i_1\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \M_norm[18]_i_1\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \M_norm[19]_i_1\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \M_norm[1]_i_1\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \M_norm[20]_i_1\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \M_norm[21]_i_1\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \M_norm[22]_i_1\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \M_norm[23]_i_1\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \M_norm[24]_i_1\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \M_norm[25]_i_1\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \M_norm[26]_i_1\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \M_norm[27]_i_1\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \M_norm[28]_i_1\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \M_norm[29]_i_1\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \M_norm[2]_i_1\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \M_norm[30]_i_1\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \M_norm[31]_i_1\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \M_norm[32]_i_1\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \M_norm[33]_i_1\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \M_norm[34]_i_1\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \M_norm[35]_i_1\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \M_norm[36]_i_1\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \M_norm[37]_i_1\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \M_norm[38]_i_1\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \M_norm[39]_i_1\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \M_norm[3]_i_1\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \M_norm[40]_i_1\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \M_norm[41]_i_1\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \M_norm[42]_i_1\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \M_norm[43]_i_1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \M_norm[44]_i_1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \M_norm[45]_i_1\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \M_norm[46]_i_1\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \M_norm[4]_i_1\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \M_norm[5]_i_1\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \M_norm[6]_i_1\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \M_norm[7]_i_1\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \M_norm[8]_i_1\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \M_norm[9]_i_1\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of Product_sgn_i_2 : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \eZ[0]_i_1\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \eZ[1]_i_1\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \eZ[2]_i_2\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \eZ[3]_i_2\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \eZ[3]_i_3\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \eZ[4]_i_2\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \eZ[4]_i_3\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \eZ[5]_i_2\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \eZ[5]_i_3\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \eZ[6]_i_1\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \eZ[7]_i_2\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \eZ[8]_i_3\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of g_i_2 : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \mant[10]_i_1\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \mant[11]_i_1\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \mant[12]_i_1\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \mant[13]_i_1\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \mant[14]_i_1\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \mant[15]_i_1\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \mant[16]_i_1\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \mant[17]_i_1\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \mant[18]_i_1\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \mant[19]_i_1\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \mant[1]_i_1\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \mant[20]_i_1\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \mant[21]_i_1\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \mant[22]_i_2\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \mant[22]_i_3\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \mant[22]_i_4\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \mant[2]_i_1\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \mant[3]_i_1\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \mant[4]_i_1\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \mant[5]_i_1\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \mant[6]_i_1\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \mant[7]_i_1\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \mant[8]_i_1\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \mant[9]_i_1\ : label is "soft_lutpair652";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of multOp : label is "{SYNTH-11 {cell *THIS*}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry__4\ : label is 35;
  attribute SOFT_HLUTNM of \product[10]_i_1\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \product[11]_i_1\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \product[12]_i_1\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \product[13]_i_1\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \product[14]_i_1\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \product[15]_i_1\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \product[16]_i_1\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \product[17]_i_1\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \product[18]_i_1\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \product[19]_i_1\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \product[1]_i_1\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \product[20]_i_1\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \product[21]_i_1\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \product[22]_i_1\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \product[23]_i_1\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \product[24]_i_1\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \product[25]_i_1\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \product[26]_i_1\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \product[27]_i_1\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \product[28]_i_1\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \product[29]_i_1\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \product[2]_i_1\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \product[30]_i_1\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \product[31]_i_2\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \product[3]_i_1\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \product[4]_i_1\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \product[5]_i_1\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \product[6]_i_1\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \product[7]_i_1\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \product[8]_i_1\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \product[9]_i_1\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \state[0]_i_2\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \state[0]_i_9\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \state[1]_i_3\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \state[2]_i_3\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \state[3]_i_4\ : label is "soft_lutpair614";
begin
\A_exp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(23),
      Q => A_exp(0),
      R => '0'
    );
\A_exp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(24),
      Q => A_exp(1),
      R => '0'
    );
\A_exp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(25),
      Q => A_exp(2),
      R => '0'
    );
\A_exp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(26),
      Q => A_exp(3),
      R => '0'
    );
\A_exp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(27),
      Q => A_exp(4),
      R => '0'
    );
\A_exp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(28),
      Q => A_exp(5),
      R => '0'
    );
\A_exp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(29),
      Q => A_exp(6),
      R => '0'
    );
\A_exp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(30),
      Q => A_exp(7),
      R => '0'
    );
A_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => Q(31),
      Q => A_sgn,
      R => '0'
    );
\B_exp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => B_sgn_reg_0(23),
      Q => B_exp(0),
      R => '0'
    );
\B_exp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => B_sgn_reg_0(24),
      Q => B_exp(1),
      R => '0'
    );
\B_exp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => B_sgn_reg_0(25),
      Q => B_exp(2),
      R => '0'
    );
\B_exp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => B_sgn_reg_0(26),
      Q => B_exp(3),
      R => '0'
    );
\B_exp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => B_sgn_reg_0(27),
      Q => B_exp(4),
      R => '0'
    );
\B_exp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => B_sgn_reg_0(28),
      Q => B_exp(5),
      R => '0'
    );
\B_exp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => B_sgn_reg_0(29),
      Q => B_exp(6),
      R => '0'
    );
\B_exp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => B_sgn_reg_0(30),
      Q => B_exp(7),
      R => '0'
    );
\B_mantissa[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => productx(10),
      I1 => \B_mantissa_reg[21]\(0),
      O => \product_reg[10]_0\
    );
\B_mantissa[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => productx(11),
      I1 => \B_mantissa_reg[21]\(0),
      O => \product_reg[11]_0\
    );
\B_mantissa[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => productx(12),
      I1 => \B_mantissa_reg[21]\(0),
      O => \product_reg[12]_0\
    );
\B_mantissa[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => productx(13),
      I1 => \B_mantissa_reg[21]\(0),
      O => \product_reg[13]_0\
    );
\B_mantissa[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => productx(14),
      I1 => \B_mantissa_reg[21]\(0),
      O => \product_reg[14]_0\
    );
\B_mantissa[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => productx(15),
      I1 => \B_mantissa_reg[21]\(0),
      O => \product_reg[15]_0\
    );
\B_mantissa[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => productx(16),
      I1 => \B_mantissa_reg[21]\(0),
      O => \product_reg[16]_0\
    );
\B_mantissa[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => productx(17),
      I1 => \B_mantissa_reg[21]\(0),
      O => \product_reg[17]_0\
    );
\B_mantissa[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => productx(21),
      I1 => \B_mantissa_reg[21]\(0),
      O => \product_reg[21]_0\
    );
\B_mantissa[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => productx(3),
      I1 => \B_mantissa_reg[21]\(0),
      O => \product_reg[3]_0\
    );
\B_mantissa[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => productx(5),
      I1 => \B_mantissa_reg[21]\(0),
      O => \product_reg[5]_0\
    );
B_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_exp0,
      D => B_sgn_reg_0(31),
      Q => B_sgn_reg_n_0,
      R => '0'
    );
\E_temp[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A_exp(3),
      I1 => B_exp(3),
      O => \E_temp[3]_i_2_n_0\
    );
\E_temp[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A_exp(2),
      I1 => B_exp(2),
      O => \E_temp[3]_i_3_n_0\
    );
\E_temp[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A_exp(1),
      I1 => B_exp(1),
      O => \E_temp[3]_i_4_n_0\
    );
\E_temp[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A_exp(0),
      I1 => B_exp(0),
      O => \E_temp[3]_i_5_n_0\
    );
\E_temp[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A_exp(7),
      I1 => B_exp(7),
      O => \E_temp[7]_i_2_n_0\
    );
\E_temp[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A_exp(6),
      I1 => B_exp(6),
      O => \E_temp[7]_i_3_n_0\
    );
\E_temp[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A_exp(5),
      I1 => B_exp(5),
      O => \E_temp[7]_i_4_n_0\
    );
\E_temp[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => A_exp(4),
      I1 => B_exp(4),
      O => \E_temp[7]_i_5_n_0\
    );
\E_temp[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => rst,
      I4 => \state_reg_n_0_[1]\,
      O => E_temp0
    );
\E_temp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E_temp0,
      D => plusOp(0),
      Q => E_temp(0),
      R => '0'
    );
\E_temp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E_temp0,
      D => plusOp(1),
      Q => E_temp(1),
      R => '0'
    );
\E_temp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E_temp0,
      D => plusOp(2),
      Q => E_temp(2),
      R => '0'
    );
\E_temp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E_temp0,
      D => plusOp(3),
      Q => E_temp(3),
      R => '0'
    );
\E_temp_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \E_temp_reg[3]_i_1_n_0\,
      CO(2) => \E_temp_reg[3]_i_1_n_1\,
      CO(1) => \E_temp_reg[3]_i_1_n_2\,
      CO(0) => \E_temp_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => A_exp(3 downto 0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3) => \E_temp[3]_i_2_n_0\,
      S(2) => \E_temp[3]_i_3_n_0\,
      S(1) => \E_temp[3]_i_4_n_0\,
      S(0) => \E_temp[3]_i_5_n_0\
    );
\E_temp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E_temp0,
      D => plusOp(4),
      Q => E_temp(4),
      R => '0'
    );
\E_temp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E_temp0,
      D => plusOp(5),
      Q => E_temp(5),
      R => '0'
    );
\E_temp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E_temp0,
      D => plusOp(6),
      Q => E_temp(6),
      R => '0'
    );
\E_temp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E_temp0,
      D => plusOp(7),
      Q => E_temp(7),
      R => '0'
    );
\E_temp_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \E_temp_reg[3]_i_1_n_0\,
      CO(3) => \E_temp_reg[7]_i_1_n_0\,
      CO(2) => \E_temp_reg[7]_i_1_n_1\,
      CO(1) => \E_temp_reg[7]_i_1_n_2\,
      CO(0) => \E_temp_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => A_exp(7 downto 4),
      O(3 downto 0) => plusOp(7 downto 4),
      S(3) => \E_temp[7]_i_2_n_0\,
      S(2) => \E_temp[7]_i_3_n_0\,
      S(1) => \E_temp[7]_i_4_n_0\,
      S(0) => \E_temp[7]_i_5_n_0\
    );
\E_temp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E_temp0,
      D => plusOp(8),
      Q => E_temp(8),
      R => '0'
    );
\E_temp_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \E_temp_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_E_temp_reg[8]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => plusOp(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_E_temp_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\FSM_onehot_cur_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F8F8F8"
    )
        port map (
      I0 => \FSM_onehot_cur_state_reg[2]\(0),
      I1 => start_per,
      I2 => \FSM_onehot_cur_state_reg[2]\(1),
      I3 => mul1_done,
      I4 => mul2_done,
      O => D(0)
    );
\FSM_onehot_cur_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => mul1_done,
      I1 => mul2_done,
      I2 => \FSM_onehot_cur_state_reg[2]\(1),
      I3 => adder1_done,
      I4 => \FSM_onehot_cur_state_reg[2]\(2),
      O => D(1)
    );
\M_full[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => rst,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[3]\,
      O => M_full0
    );
\M_full_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(0),
      Q => M_full(0),
      R => '0'
    );
\M_full_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(10),
      Q => M_full(10),
      R => '0'
    );
\M_full_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(11),
      Q => M_full(11),
      R => '0'
    );
\M_full_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(12),
      Q => M_full(12),
      R => '0'
    );
\M_full_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(13),
      Q => M_full(13),
      R => '0'
    );
\M_full_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(14),
      Q => M_full(14),
      R => '0'
    );
\M_full_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(15),
      Q => M_full(15),
      R => '0'
    );
\M_full_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(16),
      Q => M_full(16),
      R => '0'
    );
\M_full_reg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => rst,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[3]\,
      O => M_full_reg0
    );
\M_full_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(17),
      Q => M_full(17),
      R => '0'
    );
\M_full_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(18),
      Q => M_full(18),
      R => '0'
    );
\M_full_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(19),
      Q => M_full(19),
      R => '0'
    );
\M_full_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(1),
      Q => M_full(1),
      R => '0'
    );
\M_full_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(20),
      Q => M_full(20),
      R => '0'
    );
\M_full_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(21),
      Q => M_full(21),
      R => '0'
    );
\M_full_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(22),
      Q => M_full(22),
      R => '0'
    );
\M_full_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(23),
      Q => M_full(23),
      R => '0'
    );
\M_full_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(24),
      Q => M_full(24),
      R => '0'
    );
\M_full_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(25),
      Q => M_full(25),
      R => '0'
    );
\M_full_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(26),
      Q => M_full(26),
      R => '0'
    );
\M_full_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(27),
      Q => M_full(27),
      R => '0'
    );
\M_full_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(28),
      Q => M_full(28),
      R => '0'
    );
\M_full_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(29),
      Q => M_full(29),
      R => '0'
    );
\M_full_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(2),
      Q => M_full(2),
      R => '0'
    );
\M_full_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(30),
      Q => M_full(30),
      R => '0'
    );
\M_full_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(31),
      Q => M_full(31),
      R => '0'
    );
\M_full_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(32),
      Q => M_full(32),
      R => '0'
    );
\M_full_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(33),
      Q => M_full(33),
      R => '0'
    );
\M_full_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(34),
      Q => M_full(34),
      R => '0'
    );
\M_full_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(35),
      Q => M_full(35),
      R => '0'
    );
\M_full_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(36),
      Q => M_full(36),
      R => '0'
    );
\M_full_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(37),
      Q => M_full(37),
      R => '0'
    );
\M_full_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(38),
      Q => M_full(38),
      R => '0'
    );
\M_full_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(39),
      Q => M_full(39),
      R => '0'
    );
\M_full_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(3),
      Q => M_full(3),
      R => '0'
    );
\M_full_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(40),
      Q => M_full(40),
      R => '0'
    );
\M_full_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(41),
      Q => M_full(41),
      R => '0'
    );
\M_full_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(42),
      Q => M_full(42),
      R => '0'
    );
\M_full_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(43),
      Q => M_full(43),
      R => '0'
    );
\M_full_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(44),
      Q => M_full(44),
      R => '0'
    );
\M_full_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(45),
      Q => M_full(45),
      R => '0'
    );
\M_full_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(46),
      Q => M_full(46),
      R => '0'
    );
\M_full_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(47),
      Q => M_full(47),
      R => '0'
    );
\M_full_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(4),
      Q => M_full(4),
      R => '0'
    );
\M_full_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(5),
      Q => M_full(5),
      R => '0'
    );
\M_full_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(6),
      Q => M_full(6),
      R => '0'
    );
\M_full_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(7),
      Q => M_full(7),
      R => '0'
    );
\M_full_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(8),
      Q => M_full(8),
      R => '0'
    );
\M_full_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(9),
      Q => M_full(9),
      R => '0'
    );
M_full_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000001",
      A(22 downto 0) => B_sgn_reg_0(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_M_full_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => B"000000000001",
      B(5 downto 0) => Q(22 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_M_full_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_M_full_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_M_full_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => A_exp0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => A_exp0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => M_full_reg0,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_M_full_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_M_full_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_M_full_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 0) => \M_full_reg_reg__0\(47 downto 17),
      PATTERNBDETECT => NLW_M_full_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_M_full_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => multOp_n_106,
      PCIN(46) => multOp_n_107,
      PCIN(45) => multOp_n_108,
      PCIN(44) => multOp_n_109,
      PCIN(43) => multOp_n_110,
      PCIN(42) => multOp_n_111,
      PCIN(41) => multOp_n_112,
      PCIN(40) => multOp_n_113,
      PCIN(39) => multOp_n_114,
      PCIN(38) => multOp_n_115,
      PCIN(37) => multOp_n_116,
      PCIN(36) => multOp_n_117,
      PCIN(35) => multOp_n_118,
      PCIN(34) => multOp_n_119,
      PCIN(33) => multOp_n_120,
      PCIN(32) => multOp_n_121,
      PCIN(31) => multOp_n_122,
      PCIN(30) => multOp_n_123,
      PCIN(29) => multOp_n_124,
      PCIN(28) => multOp_n_125,
      PCIN(27) => multOp_n_126,
      PCIN(26) => multOp_n_127,
      PCIN(25) => multOp_n_128,
      PCIN(24) => multOp_n_129,
      PCIN(23) => multOp_n_130,
      PCIN(22) => multOp_n_131,
      PCIN(21) => multOp_n_132,
      PCIN(20) => multOp_n_133,
      PCIN(19) => multOp_n_134,
      PCIN(18) => multOp_n_135,
      PCIN(17) => multOp_n_136,
      PCIN(16) => multOp_n_137,
      PCIN(15) => multOp_n_138,
      PCIN(14) => multOp_n_139,
      PCIN(13) => multOp_n_140,
      PCIN(12) => multOp_n_141,
      PCIN(11) => multOp_n_142,
      PCIN(10) => multOp_n_143,
      PCIN(9) => multOp_n_144,
      PCIN(8) => multOp_n_145,
      PCIN(7) => multOp_n_146,
      PCIN(6) => multOp_n_147,
      PCIN(5) => multOp_n_148,
      PCIN(4) => multOp_n_149,
      PCIN(3) => multOp_n_150,
      PCIN(2) => multOp_n_151,
      PCIN(1) => multOp_n_152,
      PCIN(0) => multOp_n_153,
      PCOUT(47 downto 0) => NLW_M_full_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_M_full_reg_reg_UNDERFLOW_UNCONNECTED
    );
\M_full_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_105,
      Q => \M_full_reg_reg__0\(0),
      R => '0'
    );
\M_full_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_95,
      Q => \M_full_reg_reg__0\(10),
      R => '0'
    );
\M_full_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_94,
      Q => \M_full_reg_reg__0\(11),
      R => '0'
    );
\M_full_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_93,
      Q => \M_full_reg_reg__0\(12),
      R => '0'
    );
\M_full_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_92,
      Q => \M_full_reg_reg__0\(13),
      R => '0'
    );
\M_full_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_91,
      Q => \M_full_reg_reg__0\(14),
      R => '0'
    );
\M_full_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_90,
      Q => \M_full_reg_reg__0\(15),
      R => '0'
    );
\M_full_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_89,
      Q => \M_full_reg_reg__0\(16),
      R => '0'
    );
\M_full_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_104,
      Q => \M_full_reg_reg__0\(1),
      R => '0'
    );
\M_full_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_103,
      Q => \M_full_reg_reg__0\(2),
      R => '0'
    );
\M_full_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_102,
      Q => \M_full_reg_reg__0\(3),
      R => '0'
    );
\M_full_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_101,
      Q => \M_full_reg_reg__0\(4),
      R => '0'
    );
\M_full_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_100,
      Q => \M_full_reg_reg__0\(5),
      R => '0'
    );
\M_full_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_99,
      Q => \M_full_reg_reg__0\(6),
      R => '0'
    );
\M_full_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_98,
      Q => \M_full_reg_reg__0\(7),
      R => '0'
    );
\M_full_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_97,
      Q => \M_full_reg_reg__0\(8),
      R => '0'
    );
\M_full_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_96,
      Q => \M_full_reg_reg__0\(9),
      R => '0'
    );
\M_norm[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => M_full(47),
      I1 => M_full(0),
      O => \M_norm[0]_i_1_n_0\
    );
\M_norm[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(10),
      I1 => M_full(47),
      I2 => M_full(9),
      O => \M_norm[10]_i_1_n_0\
    );
\M_norm[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(11),
      I1 => M_full(47),
      I2 => M_full(10),
      O => \M_norm[11]_i_1_n_0\
    );
\M_norm[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(12),
      I1 => M_full(47),
      I2 => M_full(11),
      O => \M_norm[12]_i_1_n_0\
    );
\M_norm[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(13),
      I1 => M_full(47),
      I2 => M_full(12),
      O => \M_norm[13]_i_1_n_0\
    );
\M_norm[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(14),
      I1 => M_full(47),
      I2 => M_full(13),
      O => \M_norm[14]_i_1_n_0\
    );
\M_norm[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(15),
      I1 => M_full(47),
      I2 => M_full(14),
      O => \M_norm[15]_i_1_n_0\
    );
\M_norm[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(16),
      I1 => M_full(47),
      I2 => M_full(15),
      O => \M_norm[16]_i_1_n_0\
    );
\M_norm[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(17),
      I1 => M_full(47),
      I2 => M_full(16),
      O => \M_norm[17]_i_1_n_0\
    );
\M_norm[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(18),
      I1 => M_full(47),
      I2 => M_full(17),
      O => \M_norm[18]_i_1_n_0\
    );
\M_norm[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(19),
      I1 => M_full(47),
      I2 => M_full(18),
      O => \M_norm[19]_i_1_n_0\
    );
\M_norm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(1),
      I1 => M_full(47),
      I2 => M_full(0),
      O => \M_norm[1]_i_1_n_0\
    );
\M_norm[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(20),
      I1 => M_full(47),
      I2 => M_full(19),
      O => \M_norm[20]_i_1_n_0\
    );
\M_norm[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(21),
      I1 => M_full(47),
      I2 => M_full(20),
      O => \M_norm[21]_i_1_n_0\
    );
\M_norm[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(22),
      I1 => M_full(47),
      I2 => M_full(21),
      O => \M_norm[22]_i_1_n_0\
    );
\M_norm[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(23),
      I1 => M_full(47),
      I2 => M_full(22),
      O => \M_norm[23]_i_1_n_0\
    );
\M_norm[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(24),
      I1 => M_full(47),
      I2 => M_full(23),
      O => \M_norm[24]_i_1_n_0\
    );
\M_norm[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(25),
      I1 => M_full(47),
      I2 => M_full(24),
      O => \M_norm[25]_i_1_n_0\
    );
\M_norm[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(26),
      I1 => M_full(47),
      I2 => M_full(25),
      O => \M_norm[26]_i_1_n_0\
    );
\M_norm[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(27),
      I1 => M_full(47),
      I2 => M_full(26),
      O => \M_norm[27]_i_1_n_0\
    );
\M_norm[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(28),
      I1 => M_full(47),
      I2 => M_full(27),
      O => \M_norm[28]_i_1_n_0\
    );
\M_norm[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(29),
      I1 => M_full(47),
      I2 => M_full(28),
      O => \M_norm[29]_i_1_n_0\
    );
\M_norm[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(2),
      I1 => M_full(47),
      I2 => M_full(1),
      O => \M_norm[2]_i_1_n_0\
    );
\M_norm[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(30),
      I1 => M_full(47),
      I2 => M_full(29),
      O => \M_norm[30]_i_1_n_0\
    );
\M_norm[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(31),
      I1 => M_full(47),
      I2 => M_full(30),
      O => \M_norm[31]_i_1_n_0\
    );
\M_norm[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(32),
      I1 => M_full(47),
      I2 => M_full(31),
      O => \M_norm[32]_i_1_n_0\
    );
\M_norm[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(33),
      I1 => M_full(47),
      I2 => M_full(32),
      O => \M_norm[33]_i_1_n_0\
    );
\M_norm[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(34),
      I1 => M_full(47),
      I2 => M_full(33),
      O => \M_norm[34]_i_1_n_0\
    );
\M_norm[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(35),
      I1 => M_full(47),
      I2 => M_full(34),
      O => \M_norm[35]_i_1_n_0\
    );
\M_norm[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(36),
      I1 => M_full(47),
      I2 => M_full(35),
      O => \M_norm[36]_i_1_n_0\
    );
\M_norm[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(37),
      I1 => M_full(47),
      I2 => M_full(36),
      O => \M_norm[37]_i_1_n_0\
    );
\M_norm[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(38),
      I1 => M_full(47),
      I2 => M_full(37),
      O => \M_norm[38]_i_1_n_0\
    );
\M_norm[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(39),
      I1 => M_full(47),
      I2 => M_full(38),
      O => \M_norm[39]_i_1_n_0\
    );
\M_norm[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(3),
      I1 => M_full(47),
      I2 => M_full(2),
      O => \M_norm[3]_i_1_n_0\
    );
\M_norm[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(40),
      I1 => M_full(47),
      I2 => M_full(39),
      O => \M_norm[40]_i_1_n_0\
    );
\M_norm[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(41),
      I1 => M_full(47),
      I2 => M_full(40),
      O => \M_norm[41]_i_1_n_0\
    );
\M_norm[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(42),
      I1 => M_full(47),
      I2 => M_full(41),
      O => \M_norm[42]_i_1_n_0\
    );
\M_norm[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(43),
      I1 => M_full(47),
      I2 => M_full(42),
      O => \M_norm[43]_i_1_n_0\
    );
\M_norm[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(44),
      I1 => M_full(47),
      I2 => M_full(43),
      O => \M_norm[44]_i_1_n_0\
    );
\M_norm[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(45),
      I1 => M_full(47),
      I2 => M_full(44),
      O => \M_norm[45]_i_1_n_0\
    );
\M_norm[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(46),
      I1 => M_full(47),
      I2 => M_full(45),
      O => \M_norm[46]_i_1_n_0\
    );
\M_norm[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(4),
      I1 => M_full(47),
      I2 => M_full(3),
      O => \M_norm[4]_i_1_n_0\
    );
\M_norm[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(5),
      I1 => M_full(47),
      I2 => M_full(4),
      O => \M_norm[5]_i_1_n_0\
    );
\M_norm[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(6),
      I1 => M_full(47),
      I2 => M_full(5),
      O => \M_norm[6]_i_1_n_0\
    );
\M_norm[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(7),
      I1 => M_full(47),
      I2 => M_full(6),
      O => \M_norm[7]_i_1_n_0\
    );
\M_norm[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(8),
      I1 => M_full(47),
      I2 => M_full(7),
      O => \M_norm[8]_i_1_n_0\
    );
\M_norm[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(9),
      I1 => M_full(47),
      I2 => M_full(8),
      O => \M_norm[9]_i_1_n_0\
    );
\M_norm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[0]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[0]\,
      R => '0'
    );
\M_norm_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[10]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[10]\,
      R => '0'
    );
\M_norm_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[11]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[11]\,
      R => '0'
    );
\M_norm_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[12]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[12]\,
      R => '0'
    );
\M_norm_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[13]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[13]\,
      R => '0'
    );
\M_norm_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[14]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[14]\,
      R => '0'
    );
\M_norm_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[15]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[15]\,
      R => '0'
    );
\M_norm_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[16]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[16]\,
      R => '0'
    );
\M_norm_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[17]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[17]\,
      R => '0'
    );
\M_norm_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[18]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[18]\,
      R => '0'
    );
\M_norm_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[19]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[19]\,
      R => '0'
    );
\M_norm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[1]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[1]\,
      R => '0'
    );
\M_norm_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[20]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[20]\,
      R => '0'
    );
\M_norm_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[21]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[21]\,
      R => '0'
    );
\M_norm_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[22]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[22]\,
      R => '0'
    );
\M_norm_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[23]_i_1_n_0\,
      Q => p_0_in,
      R => '0'
    );
\M_norm_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[24]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[24]\,
      R => '0'
    );
\M_norm_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[25]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[25]\,
      R => '0'
    );
\M_norm_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[26]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[26]\,
      R => '0'
    );
\M_norm_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[27]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[27]\,
      R => '0'
    );
\M_norm_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[28]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[28]\,
      R => '0'
    );
\M_norm_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[29]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[29]\,
      R => '0'
    );
\M_norm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[2]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[2]\,
      R => '0'
    );
\M_norm_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[30]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[30]\,
      R => '0'
    );
\M_norm_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[31]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[31]\,
      R => '0'
    );
\M_norm_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[32]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[32]\,
      R => '0'
    );
\M_norm_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[33]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[33]\,
      R => '0'
    );
\M_norm_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[34]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[34]\,
      R => '0'
    );
\M_norm_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[35]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[35]\,
      R => '0'
    );
\M_norm_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[36]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[36]\,
      R => '0'
    );
\M_norm_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[37]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[37]\,
      R => '0'
    );
\M_norm_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[38]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[38]\,
      R => '0'
    );
\M_norm_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[39]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[39]\,
      R => '0'
    );
\M_norm_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[3]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[3]\,
      R => '0'
    );
\M_norm_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[40]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[40]\,
      R => '0'
    );
\M_norm_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[41]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[41]\,
      R => '0'
    );
\M_norm_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[42]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[42]\,
      R => '0'
    );
\M_norm_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[43]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[43]\,
      R => '0'
    );
\M_norm_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[44]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[44]\,
      R => '0'
    );
\M_norm_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[45]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[45]\,
      R => '0'
    );
\M_norm_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[46]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[46]\,
      R => '0'
    );
\M_norm_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[4]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[4]\,
      R => '0'
    );
\M_norm_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[5]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[5]\,
      R => '0'
    );
\M_norm_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[6]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[6]\,
      R => '0'
    );
\M_norm_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[7]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[7]\,
      R => '0'
    );
\M_norm_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[8]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[8]\,
      R => '0'
    );
\M_norm_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[9]_i_1_n_0\,
      Q => \M_norm_reg_n_0_[9]\,
      R => '0'
    );
Product_sgn_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFFFFF60000000"
    )
        port map (
      I0 => B_sgn_reg_n_0,
      I1 => A_sgn,
      I2 => Product_sgn_i_2_n_0,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => Product_sgn,
      O => Product_sgn_i_1_n_0
    );
Product_sgn_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => rst,
      I2 => \state_reg_n_0_[0]\,
      O => Product_sgn_i_2_n_0
    );
Product_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Product_sgn_i_1_n_0,
      Q => Product_sgn,
      R => '0'
    );
\_inferred__0/s_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \M_norm_reg_n_0_[14]\,
      I1 => \M_norm_reg_n_0_[15]\,
      I2 => \M_norm_reg_n_0_[12]\,
      I3 => \M_norm_reg_n_0_[13]\,
      I4 => \M_norm_reg_n_0_[11]\,
      I5 => \M_norm_reg_n_0_[10]\,
      O => \_inferred__0/s_i_2_n_0\
    );
\_inferred__0/s_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \M_norm_reg_n_0_[20]\,
      I1 => \M_norm_reg_n_0_[21]\,
      I2 => \M_norm_reg_n_0_[18]\,
      I3 => \M_norm_reg_n_0_[19]\,
      I4 => \M_norm_reg_n_0_[17]\,
      I5 => \M_norm_reg_n_0_[16]\,
      O => \_inferred__0/s_i_3_n_0\
    );
\_inferred__0/s_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \M_norm_reg_n_0_[1]\,
      I1 => \M_norm_reg_n_0_[0]\,
      I2 => \M_norm_reg_n_0_[3]\,
      I3 => \M_norm_reg_n_0_[2]\,
      O => \_inferred__0/s_i_4_n_0\
    );
\_inferred__0/s_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \M_norm_reg_n_0_[8]\,
      I1 => \M_norm_reg_n_0_[9]\,
      I2 => \M_norm_reg_n_0_[6]\,
      I3 => \M_norm_reg_n_0_[7]\,
      I4 => \M_norm_reg_n_0_[5]\,
      I5 => \M_norm_reg_n_0_[4]\,
      O => \_inferred__0/s_i_5_n_0\
    );
\done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFEFF80000000"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \FSM_onehot_cur_state_reg[2]\(1),
      I4 => \state_reg_n_0_[0]\,
      I5 => mul1_done,
      O => \done_i_1__0_n_0\
    );
done_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \done_i_1__0_n_0\,
      Q => mul1_done
    );
\eZ[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \eZ_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => E_temp(0),
      O => \eZ[0]_i_1_n_0\
    );
\eZ[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66660FF0"
    )
        port map (
      I0 => \eZ_reg_n_0_[1]\,
      I1 => \eZ_reg_n_0_[0]\,
      I2 => E_temp(1),
      I3 => E_temp(0),
      I4 => \state_reg_n_0_[3]\,
      O => \eZ[1]_i_1_n_0\
    );
\eZ[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6AFF006A6A00FF"
    )
        port map (
      I0 => \eZ_reg_n_0_[2]\,
      I1 => \eZ_reg_n_0_[1]\,
      I2 => \eZ_reg_n_0_[0]\,
      I3 => E_temp(2),
      I4 => \state_reg_n_0_[3]\,
      I5 => \eZ[2]_i_2_n_0\,
      O => \eZ[2]_i_1_n_0\
    );
\eZ[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => E_temp(0),
      I1 => E_temp(1),
      O => \eZ[2]_i_2_n_0\
    );
\eZ[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99F0990F"
    )
        port map (
      I0 => \eZ_reg_n_0_[3]\,
      I1 => \eZ[3]_i_2_n_0\,
      I2 => E_temp(3),
      I3 => \state_reg_n_0_[3]\,
      I4 => \eZ[3]_i_3_n_0\,
      O => \eZ[3]_i_1_n_0\
    );
\eZ[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \eZ_reg_n_0_[1]\,
      I1 => \eZ_reg_n_0_[0]\,
      I2 => \eZ_reg_n_0_[2]\,
      O => \eZ[3]_i_2_n_0\
    );
\eZ[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => E_temp(1),
      I1 => E_temp(0),
      I2 => E_temp(2),
      O => \eZ[3]_i_3_n_0\
    );
\eZ[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99F0990F"
    )
        port map (
      I0 => \eZ_reg_n_0_[4]\,
      I1 => \eZ[4]_i_2_n_0\,
      I2 => E_temp(4),
      I3 => \state_reg_n_0_[3]\,
      I4 => \eZ[4]_i_3_n_0\,
      O => \eZ[4]_i_1_n_0\
    );
\eZ[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \eZ_reg_n_0_[2]\,
      I1 => \eZ_reg_n_0_[0]\,
      I2 => \eZ_reg_n_0_[1]\,
      I3 => \eZ_reg_n_0_[3]\,
      O => \eZ[4]_i_2_n_0\
    );
\eZ[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => E_temp(2),
      I1 => E_temp(0),
      I2 => E_temp(1),
      I3 => E_temp(3),
      O => \eZ[4]_i_3_n_0\
    );
\eZ[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99F0990F"
    )
        port map (
      I0 => \eZ_reg_n_0_[5]\,
      I1 => \eZ[5]_i_2_n_0\,
      I2 => E_temp(5),
      I3 => \state_reg_n_0_[3]\,
      I4 => \eZ[5]_i_3_n_0\,
      O => \eZ[5]_i_1_n_0\
    );
\eZ[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \eZ_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[1]\,
      I2 => \eZ_reg_n_0_[0]\,
      I3 => \eZ_reg_n_0_[2]\,
      I4 => \eZ_reg_n_0_[4]\,
      O => \eZ[5]_i_2_n_0\
    );
\eZ[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => E_temp(3),
      I1 => E_temp(1),
      I2 => E_temp(0),
      I3 => E_temp(2),
      I4 => E_temp(4),
      O => \eZ[5]_i_3_n_0\
    );
\eZ[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99F0990F"
    )
        port map (
      I0 => \eZ_reg_n_0_[6]\,
      I1 => \eZ[6]_i_2_n_0\,
      I2 => E_temp(6),
      I3 => \state_reg_n_0_[3]\,
      I4 => \eZ[7]_i_3_n_0\,
      O => \eZ[6]_i_1_n_0\
    );
\eZ[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \eZ_reg_n_0_[4]\,
      I1 => \eZ_reg_n_0_[2]\,
      I2 => \eZ_reg_n_0_[0]\,
      I3 => \eZ_reg_n_0_[1]\,
      I4 => \eZ_reg_n_0_[3]\,
      I5 => \eZ_reg_n_0_[5]\,
      O => \eZ[6]_i_2_n_0\
    );
\eZ[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999999990F00F0FF"
    )
        port map (
      I0 => \eZ_reg_n_0_[7]\,
      I1 => \eZ[7]_i_2_n_0\,
      I2 => \eZ[7]_i_3_n_0\,
      I3 => E_temp(6),
      I4 => E_temp(7),
      I5 => \state_reg_n_0_[3]\,
      O => \eZ[7]_i_1_n_0\
    );
\eZ[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \eZ[6]_i_2_n_0\,
      I1 => \eZ_reg_n_0_[6]\,
      O => \eZ[7]_i_2_n_0\
    );
\eZ[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => E_temp(4),
      I1 => E_temp(2),
      I2 => E_temp(0),
      I3 => E_temp(1),
      I4 => E_temp(3),
      I5 => E_temp(5),
      O => \eZ[7]_i_3_n_0\
    );
\eZ[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020003000000"
    )
        port map (
      I0 => M_full(47),
      I1 => \state_reg_n_0_[1]\,
      I2 => rst,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[3]\,
      O => eZ0
    );
\eZ[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99F0990F"
    )
        port map (
      I0 => \eZ_reg_n_0_[8]\,
      I1 => \eZ[8]_i_3_n_0\,
      I2 => E_temp(8),
      I3 => \state_reg_n_0_[3]\,
      I4 => \eZ[8]_i_4_n_0\,
      O => \eZ[8]_i_2_n_0\
    );
\eZ[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \eZ_reg_n_0_[6]\,
      I1 => \eZ[6]_i_2_n_0\,
      I2 => \eZ_reg_n_0_[7]\,
      O => \eZ[8]_i_3_n_0\
    );
\eZ[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => E_temp(7),
      I1 => E_temp(6),
      I2 => \eZ[7]_i_3_n_0\,
      O => \eZ[8]_i_4_n_0\
    );
\eZ_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[0]_i_1_n_0\,
      Q => \eZ_reg_n_0_[0]\,
      R => '0'
    );
\eZ_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[1]_i_1_n_0\,
      Q => \eZ_reg_n_0_[1]\,
      R => '0'
    );
\eZ_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[2]_i_1_n_0\,
      Q => \eZ_reg_n_0_[2]\,
      R => '0'
    );
\eZ_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[3]_i_1_n_0\,
      Q => \eZ_reg_n_0_[3]\,
      R => '0'
    );
\eZ_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[4]_i_1_n_0\,
      Q => \eZ_reg_n_0_[4]\,
      R => '0'
    );
\eZ_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[5]_i_1_n_0\,
      Q => \eZ_reg_n_0_[5]\,
      R => '0'
    );
\eZ_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[6]_i_1_n_0\,
      Q => \eZ_reg_n_0_[6]\,
      R => '0'
    );
\eZ_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[7]_i_1_n_0\,
      Q => \eZ_reg_n_0_[7]\,
      R => '0'
    );
\eZ_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[8]_i_2_n_0\,
      Q => \eZ_reg_n_0_[8]\,
      R => '0'
    );
g_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => g_i_2_n_0,
      I5 => g,
      O => g_i_1_n_0
    );
g_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => g_i_2_n_0
    );
g_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => g_i_1_n_0,
      Q => g,
      R => '0'
    );
\mant[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \M_norm_reg_n_0_[24]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => mant(0),
      O => \mant[0]_i_1_n_0\
    );
\mant[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[34]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__1_n_6\,
      O => \mant[10]_i_1_n_0\
    );
\mant[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[35]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__1_n_5\,
      O => \mant[11]_i_1_n_0\
    );
\mant[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[36]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__1_n_4\,
      O => \mant[12]_i_1_n_0\
    );
\mant[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[37]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__2_n_7\,
      O => \mant[13]_i_1_n_0\
    );
\mant[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[38]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__2_n_6\,
      O => \mant[14]_i_1_n_0\
    );
\mant[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[39]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__2_n_5\,
      O => \mant[15]_i_1_n_0\
    );
\mant[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[40]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__2_n_4\,
      O => \mant[16]_i_1_n_0\
    );
\mant[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[41]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__3_n_7\,
      O => \mant[17]_i_1_n_0\
    );
\mant[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[42]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__3_n_6\,
      O => \mant[18]_i_1_n_0\
    );
\mant[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[43]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__3_n_5\,
      O => \mant[19]_i_1_n_0\
    );
\mant[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[25]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry_n_7\,
      O => \mant[1]_i_1_n_0\
    );
\mant[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[44]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__3_n_4\,
      O => \mant[20]_i_1_n_0\
    );
\mant[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[45]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__4_n_7\,
      O => \mant[21]_i_1_n_0\
    );
\mant[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAAAAAA"
    )
        port map (
      I0 => g0,
      I1 => \mant[22]_i_4_n_0\,
      I2 => \state[0]_i_2_n_0\,
      I3 => r,
      I4 => s_reg_n_0,
      I5 => g,
      O => mant0
    );
\mant[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[46]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__4_n_6\,
      O => \mant[22]_i_2_n_0\
    );
\mant[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => rst,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      O => g0
    );
\mant[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => rst,
      I2 => \state_reg_n_0_[0]\,
      O => \mant[22]_i_4_n_0\
    );
\mant[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[26]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry_n_6\,
      O => \mant[2]_i_1_n_0\
    );
\mant[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[27]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry_n_5\,
      O => \mant[3]_i_1_n_0\
    );
\mant[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[28]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry_n_4\,
      O => \mant[4]_i_1_n_0\
    );
\mant[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[29]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__0_n_7\,
      O => \mant[5]_i_1_n_0\
    );
\mant[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[30]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__0_n_6\,
      O => \mant[6]_i_1_n_0\
    );
\mant[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[31]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__0_n_5\,
      O => \mant[7]_i_1_n_0\
    );
\mant[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[32]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__0_n_4\,
      O => \mant[8]_i_1_n_0\
    );
\mant[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[33]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__1_n_7\,
      O => \mant[9]_i_1_n_0\
    );
\mant_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[0]_i_1_n_0\,
      Q => mant(0),
      R => '0'
    );
\mant_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[10]_i_1_n_0\,
      Q => mant(10),
      R => '0'
    );
\mant_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[11]_i_1_n_0\,
      Q => mant(11),
      R => '0'
    );
\mant_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[12]_i_1_n_0\,
      Q => mant(12),
      R => '0'
    );
\mant_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[13]_i_1_n_0\,
      Q => mant(13),
      R => '0'
    );
\mant_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[14]_i_1_n_0\,
      Q => mant(14),
      R => '0'
    );
\mant_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[15]_i_1_n_0\,
      Q => mant(15),
      R => '0'
    );
\mant_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[16]_i_1_n_0\,
      Q => mant(16),
      R => '0'
    );
\mant_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[17]_i_1_n_0\,
      Q => mant(17),
      R => '0'
    );
\mant_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[18]_i_1_n_0\,
      Q => mant(18),
      R => '0'
    );
\mant_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[19]_i_1_n_0\,
      Q => mant(19),
      R => '0'
    );
\mant_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[1]_i_1_n_0\,
      Q => mant(1),
      R => '0'
    );
\mant_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[20]_i_1_n_0\,
      Q => mant(20),
      R => '0'
    );
\mant_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[21]_i_1_n_0\,
      Q => mant(21),
      R => '0'
    );
\mant_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[22]_i_2_n_0\,
      Q => mant(22),
      R => '0'
    );
\mant_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[2]_i_1_n_0\,
      Q => mant(2),
      R => '0'
    );
\mant_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[3]_i_1_n_0\,
      Q => mant(3),
      R => '0'
    );
\mant_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[4]_i_1_n_0\,
      Q => mant(4),
      R => '0'
    );
\mant_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[5]_i_1_n_0\,
      Q => mant(5),
      R => '0'
    );
\mant_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[6]_i_1_n_0\,
      Q => mant(6),
      R => '0'
    );
\mant_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[7]_i_1_n_0\,
      Q => mant(7),
      R => '0'
    );
\mant_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[8]_i_1_n_0\,
      Q => mant(8),
      R => '0'
    );
\mant_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[9]_i_1_n_0\,
      Q => mant(9),
      R => '0'
    );
multOp: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000001",
      A(22 downto 0) => B_sgn_reg_0(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_multOp_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Q(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_multOp_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_multOp_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_multOp_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => A_exp0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => A_exp0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_multOp_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_multOp_OVERFLOW_UNCONNECTED,
      P(47) => multOp_n_58,
      P(46) => multOp_n_59,
      P(45) => multOp_n_60,
      P(44) => multOp_n_61,
      P(43) => multOp_n_62,
      P(42) => multOp_n_63,
      P(41) => multOp_n_64,
      P(40) => multOp_n_65,
      P(39) => multOp_n_66,
      P(38) => multOp_n_67,
      P(37) => multOp_n_68,
      P(36) => multOp_n_69,
      P(35) => multOp_n_70,
      P(34) => multOp_n_71,
      P(33) => multOp_n_72,
      P(32) => multOp_n_73,
      P(31) => multOp_n_74,
      P(30) => multOp_n_75,
      P(29) => multOp_n_76,
      P(28) => multOp_n_77,
      P(27) => multOp_n_78,
      P(26) => multOp_n_79,
      P(25) => multOp_n_80,
      P(24) => multOp_n_81,
      P(23) => multOp_n_82,
      P(22) => multOp_n_83,
      P(21) => multOp_n_84,
      P(20) => multOp_n_85,
      P(19) => multOp_n_86,
      P(18) => multOp_n_87,
      P(17) => multOp_n_88,
      P(16) => multOp_n_89,
      P(15) => multOp_n_90,
      P(14) => multOp_n_91,
      P(13) => multOp_n_92,
      P(12) => multOp_n_93,
      P(11) => multOp_n_94,
      P(10) => multOp_n_95,
      P(9) => multOp_n_96,
      P(8) => multOp_n_97,
      P(7) => multOp_n_98,
      P(6) => multOp_n_99,
      P(5) => multOp_n_100,
      P(4) => multOp_n_101,
      P(3) => multOp_n_102,
      P(2) => multOp_n_103,
      P(1) => multOp_n_104,
      P(0) => multOp_n_105,
      PATTERNBDETECT => NLW_multOp_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_multOp_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => multOp_n_106,
      PCOUT(46) => multOp_n_107,
      PCOUT(45) => multOp_n_108,
      PCOUT(44) => multOp_n_109,
      PCOUT(43) => multOp_n_110,
      PCOUT(42) => multOp_n_111,
      PCOUT(41) => multOp_n_112,
      PCOUT(40) => multOp_n_113,
      PCOUT(39) => multOp_n_114,
      PCOUT(38) => multOp_n_115,
      PCOUT(37) => multOp_n_116,
      PCOUT(36) => multOp_n_117,
      PCOUT(35) => multOp_n_118,
      PCOUT(34) => multOp_n_119,
      PCOUT(33) => multOp_n_120,
      PCOUT(32) => multOp_n_121,
      PCOUT(31) => multOp_n_122,
      PCOUT(30) => multOp_n_123,
      PCOUT(29) => multOp_n_124,
      PCOUT(28) => multOp_n_125,
      PCOUT(27) => multOp_n_126,
      PCOUT(26) => multOp_n_127,
      PCOUT(25) => multOp_n_128,
      PCOUT(24) => multOp_n_129,
      PCOUT(23) => multOp_n_130,
      PCOUT(22) => multOp_n_131,
      PCOUT(21) => multOp_n_132,
      PCOUT(20) => multOp_n_133,
      PCOUT(19) => multOp_n_134,
      PCOUT(18) => multOp_n_135,
      PCOUT(17) => multOp_n_136,
      PCOUT(16) => multOp_n_137,
      PCOUT(15) => multOp_n_138,
      PCOUT(14) => multOp_n_139,
      PCOUT(13) => multOp_n_140,
      PCOUT(12) => multOp_n_141,
      PCOUT(11) => multOp_n_142,
      PCOUT(10) => multOp_n_143,
      PCOUT(9) => multOp_n_144,
      PCOUT(8) => multOp_n_145,
      PCOUT(7) => multOp_n_146,
      PCOUT(6) => multOp_n_147,
      PCOUT(5) => multOp_n_148,
      PCOUT(4) => multOp_n_149,
      PCOUT(3) => multOp_n_150,
      PCOUT(2) => multOp_n_151,
      PCOUT(1) => multOp_n_152,
      PCOUT(0) => multOp_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_multOp_UNDERFLOW_UNCONNECTED
    );
multOp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \FSM_onehot_cur_state_reg[2]\(1),
      I3 => \state_reg_n_0_[0]\,
      I4 => rst,
      I5 => \state_reg_n_0_[1]\,
      O => A_exp0
    );
\plusOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__1/i__carry_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry_n_3\,
      CYINIT => mant(0),
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry_n_4\,
      O(2) => \plusOp_inferred__1/i__carry_n_5\,
      O(1) => \plusOp_inferred__1/i__carry_n_6\,
      O(0) => \plusOp_inferred__1/i__carry_n_7\,
      S(3 downto 0) => mant(4 downto 1)
    );
\plusOp_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__0_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__0_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__0_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__0_n_7\,
      S(3 downto 0) => mant(8 downto 5)
    );
\plusOp_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__1_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__1_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__1_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__1_n_7\,
      S(3 downto 0) => mant(12 downto 9)
    );
\plusOp_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__1_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__2_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__2_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__2_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__2_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__2_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__2_n_7\,
      S(3 downto 0) => mant(16 downto 13)
    );
\plusOp_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__2_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__3_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__3_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__3_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__3_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__3_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__3_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__3_n_7\,
      S(3 downto 0) => mant(20 downto 17)
    );
\plusOp_inferred__1/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__3_n_0\,
      CO(3 downto 1) => \NLW_plusOp_inferred__1/i__carry__4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \plusOp_inferred__1/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_plusOp_inferred__1/i__carry__4_O_UNCONNECTED\(3 downto 2),
      O(1) => \plusOp_inferred__1/i__carry__4_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__4_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => mant(22 downto 21)
    );
\product[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(0),
      O => p_1_in(0)
    );
\product[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(10),
      O => p_1_in(10)
    );
\product[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(11),
      O => p_1_in(11)
    );
\product[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(12),
      O => p_1_in(12)
    );
\product[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(13),
      O => p_1_in(13)
    );
\product[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(14),
      O => p_1_in(14)
    );
\product[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(15),
      O => p_1_in(15)
    );
\product[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(16),
      O => p_1_in(16)
    );
\product[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(17),
      O => p_1_in(17)
    );
\product[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(18),
      O => p_1_in(18)
    );
\product[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(19),
      O => p_1_in(19)
    );
\product[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(1),
      O => p_1_in(1)
    );
\product[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(20),
      O => p_1_in(20)
    );
\product[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(21),
      O => p_1_in(21)
    );
\product[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(22),
      O => p_1_in(22)
    );
\product[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[0]\,
      O => p_1_in(23)
    );
\product[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[1]\,
      O => p_1_in(24)
    );
\product[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[2]\,
      O => p_1_in(25)
    );
\product[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[3]\,
      O => p_1_in(26)
    );
\product[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[4]\,
      O => p_1_in(27)
    );
\product[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[5]\,
      O => p_1_in(28)
    );
\product[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[6]\,
      O => p_1_in(29)
    );
\product[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(2),
      O => p_1_in(2)
    );
\product[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[7]\,
      O => p_1_in(30)
    );
\product[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4020"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[2]\,
      O => \product[31]_i_1_n_0\
    );
\product[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => Product_sgn,
      O => p_1_in(31)
    );
\product[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(3),
      O => p_1_in(3)
    );
\product[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(4),
      O => p_1_in(4)
    );
\product[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(5),
      O => p_1_in(5)
    );
\product[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(6),
      O => p_1_in(6)
    );
\product[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(7),
      O => p_1_in(7)
    );
\product[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(8),
      O => p_1_in(8)
    );
\product[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(9),
      O => p_1_in(9)
    );
\product_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(0),
      Q => \product_reg[31]_0\(0)
    );
\product_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(10),
      Q => productx(10)
    );
\product_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(11),
      Q => productx(11)
    );
\product_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(12),
      Q => productx(12)
    );
\product_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(13),
      Q => productx(13)
    );
\product_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(14),
      Q => productx(14)
    );
\product_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(15),
      Q => productx(15)
    );
\product_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(16),
      Q => productx(16)
    );
\product_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(17),
      Q => productx(17)
    );
\product_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(18),
      Q => \product_reg[31]_0\(8)
    );
\product_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(19),
      Q => \product_reg[31]_0\(9)
    );
\product_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(1),
      Q => \product_reg[31]_0\(1)
    );
\product_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(20),
      Q => \product_reg[31]_0\(10)
    );
\product_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(21),
      Q => productx(21)
    );
\product_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(22),
      Q => \product_reg[31]_0\(11)
    );
\product_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(23),
      Q => \product_reg[31]_0\(12)
    );
\product_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(24),
      Q => \product_reg[31]_0\(13)
    );
\product_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(25),
      Q => \product_reg[31]_0\(14)
    );
\product_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(26),
      Q => \product_reg[31]_0\(15)
    );
\product_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(27),
      Q => \product_reg[31]_0\(16)
    );
\product_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(28),
      Q => \product_reg[31]_0\(17)
    );
\product_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(29),
      Q => \product_reg[31]_0\(18)
    );
\product_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(2),
      Q => \product_reg[31]_0\(2)
    );
\product_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(30),
      Q => \product_reg[31]_0\(19)
    );
\product_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(31),
      Q => \product_reg[31]_0\(20)
    );
\product_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(3),
      Q => productx(3)
    );
\product_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(4),
      Q => \product_reg[31]_0\(3)
    );
\product_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(5),
      Q => productx(5)
    );
\product_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(6),
      Q => \product_reg[31]_0\(4)
    );
\product_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(7),
      Q => \product_reg[31]_0\(5)
    );
\product_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(8),
      Q => \product_reg[31]_0\(6)
    );
\product_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1_n_0\,
      CLR => rst,
      D => p_1_in(9),
      Q => \product_reg[31]_0\(7)
    );
r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \M_norm_reg_n_0_[22]\,
      I1 => rst,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => g_i_2_n_0,
      I5 => r,
      O => r_i_1_n_0
    );
r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => r_i_1_n_0,
      Q => r,
      R => '0'
    );
s_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \_inferred__0/s_i_2_n_0\,
      I1 => \_inferred__0/s_i_3_n_0\,
      I2 => \_inferred__0/s_i_4_n_0\,
      I3 => \_inferred__0/s_i_5_n_0\,
      I4 => g0,
      I5 => s_reg_n_0,
      O => s_i_1_n_0
    );
s_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_i_1_n_0,
      Q => s_reg_n_0,
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF40"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => \FSM_onehot_cur_state_reg[2]\(1),
      I2 => \state_reg_n_0_[1]\,
      I3 => \state[0]_i_3_n_0\,
      I4 => \state[1]_i_3_n_0\,
      I5 => \state[0]_i_4_n_0\,
      O => state(0)
    );
\state[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(7),
      I5 => Q(6),
      O => \state[0]_i_10_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      O => \state[0]_i_2_n_0\
    );
\state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \state[0]_i_5_n_0\,
      I1 => \state[0]_i_6_n_0\,
      I2 => \state[0]_i_7_n_0\,
      I3 => \state[0]_i_8_n_0\,
      I4 => \state[0]_i_9_n_0\,
      I5 => \state[0]_i_10_n_0\,
      O => \state[0]_i_3_n_0\
    );
\state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555D5959555D5858"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state[3]_i_3_n_0\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \FSM_onehot_cur_state_reg[2]\(1),
      O => \state[0]_i_4_n_0\
    );
\state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      I2 => Q(20),
      I3 => Q(21),
      I4 => Q(25),
      I5 => Q(24),
      O => \state[0]_i_5_n_0\
    );
\state[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(28),
      I1 => Q(29),
      I2 => Q(26),
      I3 => Q(27),
      I4 => Q(31),
      I5 => Q(30),
      O => \state[0]_i_6_n_0\
    );
\state[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      I2 => Q(14),
      I3 => Q(15),
      I4 => Q(19),
      I5 => Q(18),
      O => \state[0]_i_7_n_0\
    );
\state[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(8),
      I3 => Q(9),
      I4 => Q(13),
      I5 => Q(12),
      O => \state[0]_i_8_n_0\
    );
\state[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => Q(0),
      I1 => \state_reg_n_0_[0]\,
      I2 => Q(1),
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      O => \state[0]_i_9_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => \state[1]_i_3_n_0\,
      O => state(1)
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88FF5FAAFF00FF00"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \FSM_onehot_cur_state_reg[2]\(1),
      I2 => \state[3]_i_3_n_0\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \state_reg_n_0_[1]\,
      O => \state[1]_i_2_n_0\
    );
\state[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state[2]_i_4_n_0\,
      O => \state[1]_i_3_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAFFFFFFAAAAAA"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => \FSM_onehot_cur_state_reg[2]\(1),
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[2]\,
      O => state(2)
    );
\state[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => B_sgn_reg_0(5),
      I1 => B_sgn_reg_0(4),
      I2 => B_sgn_reg_0(7),
      I3 => B_sgn_reg_0(6),
      O => \state[2]_i_10_n_0\
    );
\state[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => B_sgn_reg_0(29),
      I1 => B_sgn_reg_0(28),
      I2 => B_sgn_reg_0(31),
      I3 => B_sgn_reg_0(30),
      O => \state[2]_i_11_n_0\
    );
\state[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => B_sgn_reg_0(21),
      I1 => B_sgn_reg_0(20),
      I2 => B_sgn_reg_0(23),
      I3 => B_sgn_reg_0(22),
      O => \state[2]_i_12_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888F88888"
    )
        port map (
      I0 => \state[2]_i_3_n_0\,
      I1 => \state[2]_i_4_n_0\,
      I2 => \eZ[8]_i_3_n_0\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \eZ_reg_n_0_[8]\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[2]\,
      O => \state[2]_i_3_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \state[2]_i_5_n_0\,
      I1 => \state[2]_i_6_n_0\,
      I2 => \state[2]_i_7_n_0\,
      I3 => \state[2]_i_8_n_0\,
      O => \state[2]_i_4_n_0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => B_sgn_reg_0(10),
      I1 => B_sgn_reg_0(11),
      I2 => B_sgn_reg_0(8),
      I3 => B_sgn_reg_0(9),
      I4 => \state[2]_i_9_n_0\,
      O => \state[2]_i_5_n_0\
    );
\state[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => B_sgn_reg_0(2),
      I1 => B_sgn_reg_0(3),
      I2 => B_sgn_reg_0(0),
      I3 => B_sgn_reg_0(1),
      I4 => \state[2]_i_10_n_0\,
      O => \state[2]_i_6_n_0\
    );
\state[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => B_sgn_reg_0(26),
      I1 => B_sgn_reg_0(27),
      I2 => B_sgn_reg_0(24),
      I3 => B_sgn_reg_0(25),
      I4 => \state[2]_i_11_n_0\,
      O => \state[2]_i_7_n_0\
    );
\state[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => B_sgn_reg_0(18),
      I1 => B_sgn_reg_0(19),
      I2 => B_sgn_reg_0(16),
      I3 => B_sgn_reg_0(17),
      I4 => \state[2]_i_12_n_0\,
      O => \state[2]_i_8_n_0\
    );
\state[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => B_sgn_reg_0(13),
      I1 => B_sgn_reg_0(12),
      I2 => B_sgn_reg_0(15),
      I3 => B_sgn_reg_0(14),
      O => \state[2]_i_9_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_cur_state_reg[2]\(1),
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      O => \state[3]_i_1_n_0\
    );
\state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3BF0F0F0F0F0F0"
    )
        port map (
      I0 => \state[3]_i_3_n_0\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \FSM_onehot_cur_state_reg[2]\(1),
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => state(3)
    );
\state[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \state[3]_i_4_n_0\,
      I1 => \eZ_reg_n_0_[5]\,
      I2 => \eZ_reg_n_0_[6]\,
      I3 => \eZ_reg_n_0_[3]\,
      I4 => \eZ_reg_n_0_[4]\,
      O => \state[3]_i_3_n_0\
    );
\state[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \eZ_reg_n_0_[0]\,
      I1 => \eZ_reg_n_0_[7]\,
      I2 => \eZ_reg_n_0_[8]\,
      I3 => \eZ_reg_n_0_[2]\,
      I4 => \eZ_reg_n_0_[1]\,
      O => \state[3]_i_4_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \state[3]_i_1_n_0\,
      CLR => rst,
      D => state(0),
      Q => \state_reg_n_0_[0]\
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \state[3]_i_1_n_0\,
      CLR => rst,
      D => state(1),
      Q => \state_reg_n_0_[1]\
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \state[3]_i_1_n_0\,
      CLR => rst,
      D => state(2),
      Q => \state_reg_n_0_[2]\
    );
\state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \state[3]_i_1_n_0\,
      CLR => rst,
      D => state(3),
      Q => \state_reg_n_0_[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Control_0_0_FPU_multiplier_3 is
  port (
    mul2_done : out STD_LOGIC;
    \product_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    A_sgn_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    B_sgn_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Control_0_0_FPU_multiplier_3 : entity is "FPU_multiplier";
end design_1_Control_0_0_FPU_multiplier_3;

architecture STRUCTURE of design_1_Control_0_0_FPU_multiplier_3 is
  signal \A_exp_reg_n_0_[0]\ : STD_LOGIC;
  signal \A_exp_reg_n_0_[1]\ : STD_LOGIC;
  signal \A_exp_reg_n_0_[2]\ : STD_LOGIC;
  signal \A_exp_reg_n_0_[3]\ : STD_LOGIC;
  signal \A_exp_reg_n_0_[4]\ : STD_LOGIC;
  signal \A_exp_reg_n_0_[5]\ : STD_LOGIC;
  signal \A_exp_reg_n_0_[6]\ : STD_LOGIC;
  signal \A_exp_reg_n_0_[7]\ : STD_LOGIC;
  signal A_sgn : STD_LOGIC;
  signal A_sgn0 : STD_LOGIC;
  signal \B_exp_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_exp_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_exp_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_exp_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_exp_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_exp_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_exp_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_exp_reg_n_0_[7]\ : STD_LOGIC;
  signal B_sgn_reg_n_0 : STD_LOGIC;
  signal E_temp0 : STD_LOGIC;
  signal \E_temp[3]_i_2_n_0\ : STD_LOGIC;
  signal \E_temp[3]_i_3_n_0\ : STD_LOGIC;
  signal \E_temp[3]_i_4_n_0\ : STD_LOGIC;
  signal \E_temp[3]_i_5_n_0\ : STD_LOGIC;
  signal \E_temp[7]_i_2_n_0\ : STD_LOGIC;
  signal \E_temp[7]_i_3_n_0\ : STD_LOGIC;
  signal \E_temp[7]_i_4_n_0\ : STD_LOGIC;
  signal \E_temp[7]_i_5_n_0\ : STD_LOGIC;
  signal \E_temp_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \E_temp_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \E_temp_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \E_temp_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \E_temp_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \E_temp_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \E_temp_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \E_temp_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \E_temp_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \E_temp_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \E_temp_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \E_temp_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \E_temp_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \E_temp_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \E_temp_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \E_temp_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \E_temp_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \E_temp_reg_n_0_[0]\ : STD_LOGIC;
  signal \E_temp_reg_n_0_[1]\ : STD_LOGIC;
  signal \E_temp_reg_n_0_[2]\ : STD_LOGIC;
  signal \E_temp_reg_n_0_[3]\ : STD_LOGIC;
  signal \E_temp_reg_n_0_[4]\ : STD_LOGIC;
  signal \E_temp_reg_n_0_[5]\ : STD_LOGIC;
  signal \E_temp_reg_n_0_[6]\ : STD_LOGIC;
  signal \E_temp_reg_n_0_[7]\ : STD_LOGIC;
  signal \E_temp_reg_n_0_[8]\ : STD_LOGIC;
  signal M_full : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal M_full0 : STD_LOGIC;
  signal M_full_reg0 : STD_LOGIC;
  signal \M_full_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \M_full_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \M_full_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \M_full_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \M_full_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \M_full_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \M_full_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \M_full_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \M_full_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \M_full_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \M_full_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \M_full_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \M_full_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \M_full_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \M_full_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \M_full_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \M_full_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal M_full_reg_reg_n_100 : STD_LOGIC;
  signal M_full_reg_reg_n_101 : STD_LOGIC;
  signal M_full_reg_reg_n_102 : STD_LOGIC;
  signal M_full_reg_reg_n_103 : STD_LOGIC;
  signal M_full_reg_reg_n_104 : STD_LOGIC;
  signal M_full_reg_reg_n_105 : STD_LOGIC;
  signal M_full_reg_reg_n_75 : STD_LOGIC;
  signal M_full_reg_reg_n_76 : STD_LOGIC;
  signal M_full_reg_reg_n_77 : STD_LOGIC;
  signal M_full_reg_reg_n_78 : STD_LOGIC;
  signal M_full_reg_reg_n_79 : STD_LOGIC;
  signal M_full_reg_reg_n_80 : STD_LOGIC;
  signal M_full_reg_reg_n_81 : STD_LOGIC;
  signal M_full_reg_reg_n_82 : STD_LOGIC;
  signal M_full_reg_reg_n_83 : STD_LOGIC;
  signal M_full_reg_reg_n_84 : STD_LOGIC;
  signal M_full_reg_reg_n_85 : STD_LOGIC;
  signal M_full_reg_reg_n_86 : STD_LOGIC;
  signal M_full_reg_reg_n_87 : STD_LOGIC;
  signal M_full_reg_reg_n_88 : STD_LOGIC;
  signal M_full_reg_reg_n_89 : STD_LOGIC;
  signal M_full_reg_reg_n_90 : STD_LOGIC;
  signal M_full_reg_reg_n_91 : STD_LOGIC;
  signal M_full_reg_reg_n_92 : STD_LOGIC;
  signal M_full_reg_reg_n_93 : STD_LOGIC;
  signal M_full_reg_reg_n_94 : STD_LOGIC;
  signal M_full_reg_reg_n_95 : STD_LOGIC;
  signal M_full_reg_reg_n_96 : STD_LOGIC;
  signal M_full_reg_reg_n_97 : STD_LOGIC;
  signal M_full_reg_reg_n_98 : STD_LOGIC;
  signal M_full_reg_reg_n_99 : STD_LOGIC;
  signal \M_norm[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[34]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[35]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[37]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[38]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[39]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[41]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[42]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[43]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[44]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[45]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[46]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[0]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[10]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[11]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[12]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[13]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[14]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[15]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[16]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[17]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[18]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[19]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[1]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[20]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[21]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[22]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[23]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[24]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[25]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[26]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[27]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[28]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[29]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[2]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[30]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[31]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[32]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[33]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[34]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[35]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[36]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[37]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[38]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[39]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[3]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[40]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[41]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[42]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[43]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[44]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[45]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[46]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[4]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[5]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[6]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[7]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[8]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[9]\ : STD_LOGIC;
  signal \Product_sgn_i_1__0_n_0\ : STD_LOGIC;
  signal \Product_sgn_i_2__0_n_0\ : STD_LOGIC;
  signal Product_sgn_reg_n_0 : STD_LOGIC;
  signal \done_i_1__1_n_0\ : STD_LOGIC;
  signal eZ0 : STD_LOGIC;
  signal \eZ[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \eZ[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \eZ[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \eZ[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \eZ[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \eZ[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \eZ[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \eZ[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \eZ[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \eZ[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \eZ[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \eZ[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \eZ[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \eZ[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \eZ[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \eZ[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \eZ[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \eZ[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \eZ[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \eZ[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \eZ[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \eZ_reg_n_0_[0]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[1]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[2]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[3]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[4]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[5]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[6]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[7]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[8]\ : STD_LOGIC;
  signal g : STD_LOGIC;
  signal g0 : STD_LOGIC;
  signal \g_i_1__0_n_0\ : STD_LOGIC;
  signal \g_i_2__0_n_0\ : STD_LOGIC;
  signal mant0 : STD_LOGIC;
  signal \mant[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mant[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \mant[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \mant[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \mant[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \mant[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \mant[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \mant[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \mant[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \mant[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \mant[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \mant[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mant[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \mant[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \mant[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \mant[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \mant[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \mant[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \mant[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \mant[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \mant[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \mant[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \mant[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \mant[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \mant_reg_n_0_[0]\ : STD_LOGIC;
  signal \mant_reg_n_0_[10]\ : STD_LOGIC;
  signal \mant_reg_n_0_[11]\ : STD_LOGIC;
  signal \mant_reg_n_0_[12]\ : STD_LOGIC;
  signal \mant_reg_n_0_[13]\ : STD_LOGIC;
  signal \mant_reg_n_0_[14]\ : STD_LOGIC;
  signal \mant_reg_n_0_[15]\ : STD_LOGIC;
  signal \mant_reg_n_0_[16]\ : STD_LOGIC;
  signal \mant_reg_n_0_[17]\ : STD_LOGIC;
  signal \mant_reg_n_0_[18]\ : STD_LOGIC;
  signal \mant_reg_n_0_[19]\ : STD_LOGIC;
  signal \mant_reg_n_0_[1]\ : STD_LOGIC;
  signal \mant_reg_n_0_[20]\ : STD_LOGIC;
  signal \mant_reg_n_0_[21]\ : STD_LOGIC;
  signal \mant_reg_n_0_[22]\ : STD_LOGIC;
  signal \mant_reg_n_0_[2]\ : STD_LOGIC;
  signal \mant_reg_n_0_[3]\ : STD_LOGIC;
  signal \mant_reg_n_0_[4]\ : STD_LOGIC;
  signal \mant_reg_n_0_[5]\ : STD_LOGIC;
  signal \mant_reg_n_0_[6]\ : STD_LOGIC;
  signal \mant_reg_n_0_[7]\ : STD_LOGIC;
  signal \mant_reg_n_0_[8]\ : STD_LOGIC;
  signal \mant_reg_n_0_[9]\ : STD_LOGIC;
  signal \^mul2_done\ : STD_LOGIC;
  signal multOp_n_100 : STD_LOGIC;
  signal multOp_n_101 : STD_LOGIC;
  signal multOp_n_102 : STD_LOGIC;
  signal multOp_n_103 : STD_LOGIC;
  signal multOp_n_104 : STD_LOGIC;
  signal multOp_n_105 : STD_LOGIC;
  signal multOp_n_106 : STD_LOGIC;
  signal multOp_n_107 : STD_LOGIC;
  signal multOp_n_108 : STD_LOGIC;
  signal multOp_n_109 : STD_LOGIC;
  signal multOp_n_110 : STD_LOGIC;
  signal multOp_n_111 : STD_LOGIC;
  signal multOp_n_112 : STD_LOGIC;
  signal multOp_n_113 : STD_LOGIC;
  signal multOp_n_114 : STD_LOGIC;
  signal multOp_n_115 : STD_LOGIC;
  signal multOp_n_116 : STD_LOGIC;
  signal multOp_n_117 : STD_LOGIC;
  signal multOp_n_118 : STD_LOGIC;
  signal multOp_n_119 : STD_LOGIC;
  signal multOp_n_120 : STD_LOGIC;
  signal multOp_n_121 : STD_LOGIC;
  signal multOp_n_122 : STD_LOGIC;
  signal multOp_n_123 : STD_LOGIC;
  signal multOp_n_124 : STD_LOGIC;
  signal multOp_n_125 : STD_LOGIC;
  signal multOp_n_126 : STD_LOGIC;
  signal multOp_n_127 : STD_LOGIC;
  signal multOp_n_128 : STD_LOGIC;
  signal multOp_n_129 : STD_LOGIC;
  signal multOp_n_130 : STD_LOGIC;
  signal multOp_n_131 : STD_LOGIC;
  signal multOp_n_132 : STD_LOGIC;
  signal multOp_n_133 : STD_LOGIC;
  signal multOp_n_134 : STD_LOGIC;
  signal multOp_n_135 : STD_LOGIC;
  signal multOp_n_136 : STD_LOGIC;
  signal multOp_n_137 : STD_LOGIC;
  signal multOp_n_138 : STD_LOGIC;
  signal multOp_n_139 : STD_LOGIC;
  signal multOp_n_140 : STD_LOGIC;
  signal multOp_n_141 : STD_LOGIC;
  signal multOp_n_142 : STD_LOGIC;
  signal multOp_n_143 : STD_LOGIC;
  signal multOp_n_144 : STD_LOGIC;
  signal multOp_n_145 : STD_LOGIC;
  signal multOp_n_146 : STD_LOGIC;
  signal multOp_n_147 : STD_LOGIC;
  signal multOp_n_148 : STD_LOGIC;
  signal multOp_n_149 : STD_LOGIC;
  signal multOp_n_150 : STD_LOGIC;
  signal multOp_n_151 : STD_LOGIC;
  signal multOp_n_152 : STD_LOGIC;
  signal multOp_n_153 : STD_LOGIC;
  signal multOp_n_58 : STD_LOGIC;
  signal multOp_n_59 : STD_LOGIC;
  signal multOp_n_60 : STD_LOGIC;
  signal multOp_n_61 : STD_LOGIC;
  signal multOp_n_62 : STD_LOGIC;
  signal multOp_n_63 : STD_LOGIC;
  signal multOp_n_64 : STD_LOGIC;
  signal multOp_n_65 : STD_LOGIC;
  signal multOp_n_66 : STD_LOGIC;
  signal multOp_n_67 : STD_LOGIC;
  signal multOp_n_68 : STD_LOGIC;
  signal multOp_n_69 : STD_LOGIC;
  signal multOp_n_70 : STD_LOGIC;
  signal multOp_n_71 : STD_LOGIC;
  signal multOp_n_72 : STD_LOGIC;
  signal multOp_n_73 : STD_LOGIC;
  signal multOp_n_74 : STD_LOGIC;
  signal multOp_n_75 : STD_LOGIC;
  signal multOp_n_76 : STD_LOGIC;
  signal multOp_n_77 : STD_LOGIC;
  signal multOp_n_78 : STD_LOGIC;
  signal multOp_n_79 : STD_LOGIC;
  signal multOp_n_80 : STD_LOGIC;
  signal multOp_n_81 : STD_LOGIC;
  signal multOp_n_82 : STD_LOGIC;
  signal multOp_n_83 : STD_LOGIC;
  signal multOp_n_84 : STD_LOGIC;
  signal multOp_n_85 : STD_LOGIC;
  signal multOp_n_86 : STD_LOGIC;
  signal multOp_n_87 : STD_LOGIC;
  signal multOp_n_88 : STD_LOGIC;
  signal multOp_n_89 : STD_LOGIC;
  signal multOp_n_90 : STD_LOGIC;
  signal multOp_n_91 : STD_LOGIC;
  signal multOp_n_92 : STD_LOGIC;
  signal multOp_n_93 : STD_LOGIC;
  signal multOp_n_94 : STD_LOGIC;
  signal multOp_n_95 : STD_LOGIC;
  signal multOp_n_96 : STD_LOGIC;
  signal multOp_n_97 : STD_LOGIC;
  signal multOp_n_98 : STD_LOGIC;
  signal multOp_n_99 : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__4_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__4_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \product[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \product[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \product[9]_i_1__0_n_0\ : STD_LOGIC;
  signal r : STD_LOGIC;
  signal \r_i_1__0_n_0\ : STD_LOGIC;
  signal \s_i_1__0_n_0\ : STD_LOGIC;
  signal s_i_2_n_0 : STD_LOGIC;
  signal s_i_3_n_0 : STD_LOGIC;
  signal s_i_4_n_0 : STD_LOGIC;
  signal s_i_5_n_0 : STD_LOGIC;
  signal s_reg_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \state[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \state[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \state[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \state[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \state[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \state[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \state[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_10__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_11__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_12__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \state[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \state[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_n_0_[3]\ : STD_LOGIC;
  signal \NLW_E_temp_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_E_temp_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_M_full_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_M_full_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_M_full_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_M_full_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_M_full_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_multOp_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_multOp_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_multOp_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_inferred__1/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_plusOp_inferred__1/i__carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \M_norm[10]_i_1__0\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \M_norm[11]_i_1__0\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \M_norm[12]_i_1__0\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \M_norm[13]_i_1__0\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \M_norm[14]_i_1__0\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \M_norm[15]_i_1__0\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \M_norm[16]_i_1__0\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \M_norm[17]_i_1__0\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \M_norm[18]_i_1__0\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \M_norm[19]_i_1__0\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \M_norm[1]_i_1__0\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \M_norm[20]_i_1__0\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \M_norm[21]_i_1__0\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \M_norm[22]_i_1__0\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \M_norm[23]_i_1__0\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \M_norm[24]_i_1__0\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \M_norm[25]_i_1__0\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \M_norm[26]_i_1__0\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \M_norm[27]_i_1__0\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \M_norm[28]_i_1__0\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \M_norm[29]_i_1__0\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \M_norm[2]_i_1__0\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \M_norm[30]_i_1__0\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \M_norm[31]_i_1__0\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \M_norm[32]_i_1__0\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \M_norm[33]_i_1__0\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \M_norm[34]_i_1__0\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \M_norm[35]_i_1__0\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \M_norm[36]_i_1__0\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \M_norm[37]_i_1__0\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \M_norm[38]_i_1__0\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \M_norm[39]_i_1__0\ : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \M_norm[3]_i_1__0\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \M_norm[40]_i_1__0\ : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \M_norm[41]_i_1__0\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \M_norm[42]_i_1__0\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \M_norm[43]_i_1__0\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \M_norm[44]_i_1__0\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \M_norm[45]_i_1__0\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \M_norm[46]_i_1__0\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \M_norm[4]_i_1__0\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \M_norm[5]_i_1__0\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \M_norm[6]_i_1__0\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \M_norm[7]_i_1__0\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \M_norm[8]_i_1__0\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \M_norm[9]_i_1__0\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \Product_sgn_i_2__0\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \eZ[0]_i_1__0\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \eZ[1]_i_1__0\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \eZ[2]_i_2__0\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \eZ[3]_i_2__0\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \eZ[3]_i_3__0\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \eZ[4]_i_2__0\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \eZ[4]_i_3__0\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \eZ[5]_i_2__0\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \eZ[5]_i_3__0\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \eZ[6]_i_1__0\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \eZ[7]_i_2__0\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \eZ[8]_i_3__0\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \g_i_2__0\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \mant[10]_i_1__0\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \mant[11]_i_1__0\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \mant[12]_i_1__0\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \mant[13]_i_1__0\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \mant[14]_i_1__0\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \mant[15]_i_1__0\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \mant[16]_i_1__0\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \mant[17]_i_1__0\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \mant[18]_i_1__0\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \mant[19]_i_1__0\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \mant[1]_i_1__0\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \mant[20]_i_1__0\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \mant[21]_i_1__0\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \mant[22]_i_2__0\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \mant[22]_i_3__0\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \mant[22]_i_4__0\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \mant[2]_i_1__0\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \mant[3]_i_1__0\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \mant[4]_i_1__0\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \mant[5]_i_1__0\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \mant[6]_i_1__0\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \mant[7]_i_1__0\ : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of \mant[8]_i_1__0\ : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of \mant[9]_i_1__0\ : label is "soft_lutpair717";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of multOp : label is "{SYNTH-11 {cell *THIS*}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry__4\ : label is 35;
  attribute SOFT_HLUTNM of \product[10]_i_1__0\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \product[11]_i_1__0\ : label is "soft_lutpair731";
  attribute SOFT_HLUTNM of \product[12]_i_1__0\ : label is "soft_lutpair731";
  attribute SOFT_HLUTNM of \product[13]_i_1__0\ : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of \product[14]_i_1__0\ : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of \product[15]_i_1__0\ : label is "soft_lutpair729";
  attribute SOFT_HLUTNM of \product[16]_i_1__0\ : label is "soft_lutpair729";
  attribute SOFT_HLUTNM of \product[17]_i_1__0\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \product[18]_i_1__0\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \product[19]_i_1__0\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \product[1]_i_1__0\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of \product[20]_i_1__0\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \product[21]_i_1__0\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \product[22]_i_1__0\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \product[23]_i_1__0\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \product[24]_i_1__0\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \product[25]_i_1__0\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \product[26]_i_1__0\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \product[27]_i_1__0\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \product[28]_i_1__0\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \product[29]_i_1__0\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \product[2]_i_1__0\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of \product[30]_i_1__0\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \product[31]_i_2__0\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \product[3]_i_1__0\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \product[4]_i_1__0\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \product[5]_i_1__0\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \product[6]_i_1__0\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \product[7]_i_1__0\ : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \product[8]_i_1__0\ : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \product[9]_i_1__0\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \state[0]_i_2__0\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \state[0]_i_9__0\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \state[1]_i_3__0\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \state[2]_i_3__0\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \state[3]_i_4__0\ : label is "soft_lutpair679";
begin
  mul2_done <= \^mul2_done\;
\A_exp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => A_sgn_reg_0(23),
      Q => \A_exp_reg_n_0_[0]\,
      R => '0'
    );
\A_exp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => A_sgn_reg_0(24),
      Q => \A_exp_reg_n_0_[1]\,
      R => '0'
    );
\A_exp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => A_sgn_reg_0(25),
      Q => \A_exp_reg_n_0_[2]\,
      R => '0'
    );
\A_exp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => A_sgn_reg_0(26),
      Q => \A_exp_reg_n_0_[3]\,
      R => '0'
    );
\A_exp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => A_sgn_reg_0(27),
      Q => \A_exp_reg_n_0_[4]\,
      R => '0'
    );
\A_exp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => A_sgn_reg_0(28),
      Q => \A_exp_reg_n_0_[5]\,
      R => '0'
    );
\A_exp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => A_sgn_reg_0(29),
      Q => \A_exp_reg_n_0_[6]\,
      R => '0'
    );
\A_exp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => A_sgn_reg_0(30),
      Q => \A_exp_reg_n_0_[7]\,
      R => '0'
    );
A_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => A_sgn_reg_0(31),
      Q => A_sgn,
      R => '0'
    );
\B_exp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(23),
      Q => \B_exp_reg_n_0_[0]\,
      R => '0'
    );
\B_exp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(24),
      Q => \B_exp_reg_n_0_[1]\,
      R => '0'
    );
\B_exp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(25),
      Q => \B_exp_reg_n_0_[2]\,
      R => '0'
    );
\B_exp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(26),
      Q => \B_exp_reg_n_0_[3]\,
      R => '0'
    );
\B_exp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(27),
      Q => \B_exp_reg_n_0_[4]\,
      R => '0'
    );
\B_exp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(28),
      Q => \B_exp_reg_n_0_[5]\,
      R => '0'
    );
\B_exp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(29),
      Q => \B_exp_reg_n_0_[6]\,
      R => '0'
    );
\B_exp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(30),
      Q => \B_exp_reg_n_0_[7]\,
      R => '0'
    );
B_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(31),
      Q => B_sgn_reg_n_0,
      R => '0'
    );
\E_temp[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \A_exp_reg_n_0_[3]\,
      I1 => \B_exp_reg_n_0_[3]\,
      O => \E_temp[3]_i_2_n_0\
    );
\E_temp[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \A_exp_reg_n_0_[2]\,
      I1 => \B_exp_reg_n_0_[2]\,
      O => \E_temp[3]_i_3_n_0\
    );
\E_temp[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \A_exp_reg_n_0_[1]\,
      I1 => \B_exp_reg_n_0_[1]\,
      O => \E_temp[3]_i_4_n_0\
    );
\E_temp[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \A_exp_reg_n_0_[0]\,
      I1 => \B_exp_reg_n_0_[0]\,
      O => \E_temp[3]_i_5_n_0\
    );
\E_temp[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \A_exp_reg_n_0_[7]\,
      I1 => \B_exp_reg_n_0_[7]\,
      O => \E_temp[7]_i_2_n_0\
    );
\E_temp[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \A_exp_reg_n_0_[6]\,
      I1 => \B_exp_reg_n_0_[6]\,
      O => \E_temp[7]_i_3_n_0\
    );
\E_temp[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \A_exp_reg_n_0_[5]\,
      I1 => \B_exp_reg_n_0_[5]\,
      O => \E_temp[7]_i_4_n_0\
    );
\E_temp[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \A_exp_reg_n_0_[4]\,
      I1 => \B_exp_reg_n_0_[4]\,
      O => \E_temp[7]_i_5_n_0\
    );
\E_temp[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => rst,
      I4 => \state_reg_n_0_[1]\,
      O => E_temp0
    );
\E_temp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E_temp0,
      D => \E_temp_reg[3]_i_1_n_7\,
      Q => \E_temp_reg_n_0_[0]\,
      R => '0'
    );
\E_temp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E_temp0,
      D => \E_temp_reg[3]_i_1_n_6\,
      Q => \E_temp_reg_n_0_[1]\,
      R => '0'
    );
\E_temp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E_temp0,
      D => \E_temp_reg[3]_i_1_n_5\,
      Q => \E_temp_reg_n_0_[2]\,
      R => '0'
    );
\E_temp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E_temp0,
      D => \E_temp_reg[3]_i_1_n_4\,
      Q => \E_temp_reg_n_0_[3]\,
      R => '0'
    );
\E_temp_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \E_temp_reg[3]_i_1_n_0\,
      CO(2) => \E_temp_reg[3]_i_1_n_1\,
      CO(1) => \E_temp_reg[3]_i_1_n_2\,
      CO(0) => \E_temp_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \A_exp_reg_n_0_[3]\,
      DI(2) => \A_exp_reg_n_0_[2]\,
      DI(1) => \A_exp_reg_n_0_[1]\,
      DI(0) => \A_exp_reg_n_0_[0]\,
      O(3) => \E_temp_reg[3]_i_1_n_4\,
      O(2) => \E_temp_reg[3]_i_1_n_5\,
      O(1) => \E_temp_reg[3]_i_1_n_6\,
      O(0) => \E_temp_reg[3]_i_1_n_7\,
      S(3) => \E_temp[3]_i_2_n_0\,
      S(2) => \E_temp[3]_i_3_n_0\,
      S(1) => \E_temp[3]_i_4_n_0\,
      S(0) => \E_temp[3]_i_5_n_0\
    );
\E_temp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E_temp0,
      D => \E_temp_reg[7]_i_1_n_7\,
      Q => \E_temp_reg_n_0_[4]\,
      R => '0'
    );
\E_temp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E_temp0,
      D => \E_temp_reg[7]_i_1_n_6\,
      Q => \E_temp_reg_n_0_[5]\,
      R => '0'
    );
\E_temp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E_temp0,
      D => \E_temp_reg[7]_i_1_n_5\,
      Q => \E_temp_reg_n_0_[6]\,
      R => '0'
    );
\E_temp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E_temp0,
      D => \E_temp_reg[7]_i_1_n_4\,
      Q => \E_temp_reg_n_0_[7]\,
      R => '0'
    );
\E_temp_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \E_temp_reg[3]_i_1_n_0\,
      CO(3) => \E_temp_reg[7]_i_1_n_0\,
      CO(2) => \E_temp_reg[7]_i_1_n_1\,
      CO(1) => \E_temp_reg[7]_i_1_n_2\,
      CO(0) => \E_temp_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \A_exp_reg_n_0_[7]\,
      DI(2) => \A_exp_reg_n_0_[6]\,
      DI(1) => \A_exp_reg_n_0_[5]\,
      DI(0) => \A_exp_reg_n_0_[4]\,
      O(3) => \E_temp_reg[7]_i_1_n_4\,
      O(2) => \E_temp_reg[7]_i_1_n_5\,
      O(1) => \E_temp_reg[7]_i_1_n_6\,
      O(0) => \E_temp_reg[7]_i_1_n_7\,
      S(3) => \E_temp[7]_i_2_n_0\,
      S(2) => \E_temp[7]_i_3_n_0\,
      S(1) => \E_temp[7]_i_4_n_0\,
      S(0) => \E_temp[7]_i_5_n_0\
    );
\E_temp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E_temp0,
      D => \E_temp_reg[8]_i_2_n_3\,
      Q => \E_temp_reg_n_0_[8]\,
      R => '0'
    );
\E_temp_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \E_temp_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_E_temp_reg[8]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \E_temp_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_E_temp_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\M_full[47]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => rst,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[3]\,
      O => M_full0
    );
\M_full_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg_n_0_[0]\,
      Q => M_full(0),
      R => '0'
    );
\M_full_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg_n_0_[10]\,
      Q => M_full(10),
      R => '0'
    );
\M_full_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg_n_0_[11]\,
      Q => M_full(11),
      R => '0'
    );
\M_full_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg_n_0_[12]\,
      Q => M_full(12),
      R => '0'
    );
\M_full_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg_n_0_[13]\,
      Q => M_full(13),
      R => '0'
    );
\M_full_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg_n_0_[14]\,
      Q => M_full(14),
      R => '0'
    );
\M_full_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg_n_0_[15]\,
      Q => M_full(15),
      R => '0'
    );
\M_full_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg_n_0_[16]\,
      Q => M_full(16),
      R => '0'
    );
\M_full_reg[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => rst,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[3]\,
      O => M_full_reg0
    );
\M_full_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_105,
      Q => M_full(17),
      R => '0'
    );
\M_full_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_104,
      Q => M_full(18),
      R => '0'
    );
\M_full_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_103,
      Q => M_full(19),
      R => '0'
    );
\M_full_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg_n_0_[1]\,
      Q => M_full(1),
      R => '0'
    );
\M_full_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_102,
      Q => M_full(20),
      R => '0'
    );
\M_full_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_101,
      Q => M_full(21),
      R => '0'
    );
\M_full_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_100,
      Q => M_full(22),
      R => '0'
    );
\M_full_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_99,
      Q => M_full(23),
      R => '0'
    );
\M_full_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_98,
      Q => M_full(24),
      R => '0'
    );
\M_full_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_97,
      Q => M_full(25),
      R => '0'
    );
\M_full_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_96,
      Q => M_full(26),
      R => '0'
    );
\M_full_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_95,
      Q => M_full(27),
      R => '0'
    );
\M_full_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_94,
      Q => M_full(28),
      R => '0'
    );
\M_full_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_93,
      Q => M_full(29),
      R => '0'
    );
\M_full_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg_n_0_[2]\,
      Q => M_full(2),
      R => '0'
    );
\M_full_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_92,
      Q => M_full(30),
      R => '0'
    );
\M_full_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_91,
      Q => M_full(31),
      R => '0'
    );
\M_full_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_90,
      Q => M_full(32),
      R => '0'
    );
\M_full_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_89,
      Q => M_full(33),
      R => '0'
    );
\M_full_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_88,
      Q => M_full(34),
      R => '0'
    );
\M_full_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_87,
      Q => M_full(35),
      R => '0'
    );
\M_full_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_86,
      Q => M_full(36),
      R => '0'
    );
\M_full_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_85,
      Q => M_full(37),
      R => '0'
    );
\M_full_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_84,
      Q => M_full(38),
      R => '0'
    );
\M_full_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_83,
      Q => M_full(39),
      R => '0'
    );
\M_full_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg_n_0_[3]\,
      Q => M_full(3),
      R => '0'
    );
\M_full_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_82,
      Q => M_full(40),
      R => '0'
    );
\M_full_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_81,
      Q => M_full(41),
      R => '0'
    );
\M_full_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_80,
      Q => M_full(42),
      R => '0'
    );
\M_full_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_79,
      Q => M_full(43),
      R => '0'
    );
\M_full_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_78,
      Q => M_full(44),
      R => '0'
    );
\M_full_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_77,
      Q => M_full(45),
      R => '0'
    );
\M_full_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_76,
      Q => M_full(46),
      R => '0'
    );
\M_full_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => M_full_reg_reg_n_75,
      Q => M_full(47),
      R => '0'
    );
\M_full_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg_n_0_[4]\,
      Q => M_full(4),
      R => '0'
    );
\M_full_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg_n_0_[5]\,
      Q => M_full(5),
      R => '0'
    );
\M_full_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg_n_0_[6]\,
      Q => M_full(6),
      R => '0'
    );
\M_full_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg_n_0_[7]\,
      Q => M_full(7),
      R => '0'
    );
\M_full_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg_n_0_[8]\,
      Q => M_full(8),
      R => '0'
    );
\M_full_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg_n_0_[9]\,
      Q => M_full(9),
      R => '0'
    );
M_full_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000001",
      A(22 downto 0) => B_sgn_reg_0(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_M_full_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => B"000000000001",
      B(5 downto 0) => A_sgn_reg_0(22 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_M_full_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_M_full_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_M_full_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => A_sgn0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => A_sgn0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => M_full_reg0,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_M_full_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_M_full_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_M_full_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30) => M_full_reg_reg_n_75,
      P(29) => M_full_reg_reg_n_76,
      P(28) => M_full_reg_reg_n_77,
      P(27) => M_full_reg_reg_n_78,
      P(26) => M_full_reg_reg_n_79,
      P(25) => M_full_reg_reg_n_80,
      P(24) => M_full_reg_reg_n_81,
      P(23) => M_full_reg_reg_n_82,
      P(22) => M_full_reg_reg_n_83,
      P(21) => M_full_reg_reg_n_84,
      P(20) => M_full_reg_reg_n_85,
      P(19) => M_full_reg_reg_n_86,
      P(18) => M_full_reg_reg_n_87,
      P(17) => M_full_reg_reg_n_88,
      P(16) => M_full_reg_reg_n_89,
      P(15) => M_full_reg_reg_n_90,
      P(14) => M_full_reg_reg_n_91,
      P(13) => M_full_reg_reg_n_92,
      P(12) => M_full_reg_reg_n_93,
      P(11) => M_full_reg_reg_n_94,
      P(10) => M_full_reg_reg_n_95,
      P(9) => M_full_reg_reg_n_96,
      P(8) => M_full_reg_reg_n_97,
      P(7) => M_full_reg_reg_n_98,
      P(6) => M_full_reg_reg_n_99,
      P(5) => M_full_reg_reg_n_100,
      P(4) => M_full_reg_reg_n_101,
      P(3) => M_full_reg_reg_n_102,
      P(2) => M_full_reg_reg_n_103,
      P(1) => M_full_reg_reg_n_104,
      P(0) => M_full_reg_reg_n_105,
      PATTERNBDETECT => NLW_M_full_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_M_full_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => multOp_n_106,
      PCIN(46) => multOp_n_107,
      PCIN(45) => multOp_n_108,
      PCIN(44) => multOp_n_109,
      PCIN(43) => multOp_n_110,
      PCIN(42) => multOp_n_111,
      PCIN(41) => multOp_n_112,
      PCIN(40) => multOp_n_113,
      PCIN(39) => multOp_n_114,
      PCIN(38) => multOp_n_115,
      PCIN(37) => multOp_n_116,
      PCIN(36) => multOp_n_117,
      PCIN(35) => multOp_n_118,
      PCIN(34) => multOp_n_119,
      PCIN(33) => multOp_n_120,
      PCIN(32) => multOp_n_121,
      PCIN(31) => multOp_n_122,
      PCIN(30) => multOp_n_123,
      PCIN(29) => multOp_n_124,
      PCIN(28) => multOp_n_125,
      PCIN(27) => multOp_n_126,
      PCIN(26) => multOp_n_127,
      PCIN(25) => multOp_n_128,
      PCIN(24) => multOp_n_129,
      PCIN(23) => multOp_n_130,
      PCIN(22) => multOp_n_131,
      PCIN(21) => multOp_n_132,
      PCIN(20) => multOp_n_133,
      PCIN(19) => multOp_n_134,
      PCIN(18) => multOp_n_135,
      PCIN(17) => multOp_n_136,
      PCIN(16) => multOp_n_137,
      PCIN(15) => multOp_n_138,
      PCIN(14) => multOp_n_139,
      PCIN(13) => multOp_n_140,
      PCIN(12) => multOp_n_141,
      PCIN(11) => multOp_n_142,
      PCIN(10) => multOp_n_143,
      PCIN(9) => multOp_n_144,
      PCIN(8) => multOp_n_145,
      PCIN(7) => multOp_n_146,
      PCIN(6) => multOp_n_147,
      PCIN(5) => multOp_n_148,
      PCIN(4) => multOp_n_149,
      PCIN(3) => multOp_n_150,
      PCIN(2) => multOp_n_151,
      PCIN(1) => multOp_n_152,
      PCIN(0) => multOp_n_153,
      PCOUT(47 downto 0) => NLW_M_full_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_M_full_reg_reg_UNDERFLOW_UNCONNECTED
    );
\M_full_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_105,
      Q => \M_full_reg_reg_n_0_[0]\,
      R => '0'
    );
\M_full_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_95,
      Q => \M_full_reg_reg_n_0_[10]\,
      R => '0'
    );
\M_full_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_94,
      Q => \M_full_reg_reg_n_0_[11]\,
      R => '0'
    );
\M_full_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_93,
      Q => \M_full_reg_reg_n_0_[12]\,
      R => '0'
    );
\M_full_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_92,
      Q => \M_full_reg_reg_n_0_[13]\,
      R => '0'
    );
\M_full_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_91,
      Q => \M_full_reg_reg_n_0_[14]\,
      R => '0'
    );
\M_full_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_90,
      Q => \M_full_reg_reg_n_0_[15]\,
      R => '0'
    );
\M_full_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_89,
      Q => \M_full_reg_reg_n_0_[16]\,
      R => '0'
    );
\M_full_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_104,
      Q => \M_full_reg_reg_n_0_[1]\,
      R => '0'
    );
\M_full_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_103,
      Q => \M_full_reg_reg_n_0_[2]\,
      R => '0'
    );
\M_full_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_102,
      Q => \M_full_reg_reg_n_0_[3]\,
      R => '0'
    );
\M_full_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_101,
      Q => \M_full_reg_reg_n_0_[4]\,
      R => '0'
    );
\M_full_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_100,
      Q => \M_full_reg_reg_n_0_[5]\,
      R => '0'
    );
\M_full_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_99,
      Q => \M_full_reg_reg_n_0_[6]\,
      R => '0'
    );
\M_full_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_98,
      Q => \M_full_reg_reg_n_0_[7]\,
      R => '0'
    );
\M_full_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_97,
      Q => \M_full_reg_reg_n_0_[8]\,
      R => '0'
    );
\M_full_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_96,
      Q => \M_full_reg_reg_n_0_[9]\,
      R => '0'
    );
\M_norm[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => M_full(47),
      I1 => M_full(0),
      O => \M_norm[0]_i_1__0_n_0\
    );
\M_norm[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(10),
      I1 => M_full(47),
      I2 => M_full(9),
      O => \M_norm[10]_i_1__0_n_0\
    );
\M_norm[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(11),
      I1 => M_full(47),
      I2 => M_full(10),
      O => \M_norm[11]_i_1__0_n_0\
    );
\M_norm[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(12),
      I1 => M_full(47),
      I2 => M_full(11),
      O => \M_norm[12]_i_1__0_n_0\
    );
\M_norm[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(13),
      I1 => M_full(47),
      I2 => M_full(12),
      O => \M_norm[13]_i_1__0_n_0\
    );
\M_norm[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(14),
      I1 => M_full(47),
      I2 => M_full(13),
      O => \M_norm[14]_i_1__0_n_0\
    );
\M_norm[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(15),
      I1 => M_full(47),
      I2 => M_full(14),
      O => \M_norm[15]_i_1__0_n_0\
    );
\M_norm[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(16),
      I1 => M_full(47),
      I2 => M_full(15),
      O => \M_norm[16]_i_1__0_n_0\
    );
\M_norm[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(17),
      I1 => M_full(47),
      I2 => M_full(16),
      O => \M_norm[17]_i_1__0_n_0\
    );
\M_norm[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(18),
      I1 => M_full(47),
      I2 => M_full(17),
      O => \M_norm[18]_i_1__0_n_0\
    );
\M_norm[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(19),
      I1 => M_full(47),
      I2 => M_full(18),
      O => \M_norm[19]_i_1__0_n_0\
    );
\M_norm[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(1),
      I1 => M_full(47),
      I2 => M_full(0),
      O => \M_norm[1]_i_1__0_n_0\
    );
\M_norm[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(20),
      I1 => M_full(47),
      I2 => M_full(19),
      O => \M_norm[20]_i_1__0_n_0\
    );
\M_norm[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(21),
      I1 => M_full(47),
      I2 => M_full(20),
      O => \M_norm[21]_i_1__0_n_0\
    );
\M_norm[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(22),
      I1 => M_full(47),
      I2 => M_full(21),
      O => \M_norm[22]_i_1__0_n_0\
    );
\M_norm[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(23),
      I1 => M_full(47),
      I2 => M_full(22),
      O => \M_norm[23]_i_1__0_n_0\
    );
\M_norm[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(24),
      I1 => M_full(47),
      I2 => M_full(23),
      O => \M_norm[24]_i_1__0_n_0\
    );
\M_norm[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(25),
      I1 => M_full(47),
      I2 => M_full(24),
      O => \M_norm[25]_i_1__0_n_0\
    );
\M_norm[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(26),
      I1 => M_full(47),
      I2 => M_full(25),
      O => \M_norm[26]_i_1__0_n_0\
    );
\M_norm[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(27),
      I1 => M_full(47),
      I2 => M_full(26),
      O => \M_norm[27]_i_1__0_n_0\
    );
\M_norm[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(28),
      I1 => M_full(47),
      I2 => M_full(27),
      O => \M_norm[28]_i_1__0_n_0\
    );
\M_norm[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(29),
      I1 => M_full(47),
      I2 => M_full(28),
      O => \M_norm[29]_i_1__0_n_0\
    );
\M_norm[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(2),
      I1 => M_full(47),
      I2 => M_full(1),
      O => \M_norm[2]_i_1__0_n_0\
    );
\M_norm[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(30),
      I1 => M_full(47),
      I2 => M_full(29),
      O => \M_norm[30]_i_1__0_n_0\
    );
\M_norm[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(31),
      I1 => M_full(47),
      I2 => M_full(30),
      O => \M_norm[31]_i_1__0_n_0\
    );
\M_norm[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(32),
      I1 => M_full(47),
      I2 => M_full(31),
      O => \M_norm[32]_i_1__0_n_0\
    );
\M_norm[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(33),
      I1 => M_full(47),
      I2 => M_full(32),
      O => \M_norm[33]_i_1__0_n_0\
    );
\M_norm[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(34),
      I1 => M_full(47),
      I2 => M_full(33),
      O => \M_norm[34]_i_1__0_n_0\
    );
\M_norm[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(35),
      I1 => M_full(47),
      I2 => M_full(34),
      O => \M_norm[35]_i_1__0_n_0\
    );
\M_norm[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(36),
      I1 => M_full(47),
      I2 => M_full(35),
      O => \M_norm[36]_i_1__0_n_0\
    );
\M_norm[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(37),
      I1 => M_full(47),
      I2 => M_full(36),
      O => \M_norm[37]_i_1__0_n_0\
    );
\M_norm[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(38),
      I1 => M_full(47),
      I2 => M_full(37),
      O => \M_norm[38]_i_1__0_n_0\
    );
\M_norm[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(39),
      I1 => M_full(47),
      I2 => M_full(38),
      O => \M_norm[39]_i_1__0_n_0\
    );
\M_norm[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(3),
      I1 => M_full(47),
      I2 => M_full(2),
      O => \M_norm[3]_i_1__0_n_0\
    );
\M_norm[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(40),
      I1 => M_full(47),
      I2 => M_full(39),
      O => \M_norm[40]_i_1__0_n_0\
    );
\M_norm[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(41),
      I1 => M_full(47),
      I2 => M_full(40),
      O => \M_norm[41]_i_1__0_n_0\
    );
\M_norm[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(42),
      I1 => M_full(47),
      I2 => M_full(41),
      O => \M_norm[42]_i_1__0_n_0\
    );
\M_norm[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(43),
      I1 => M_full(47),
      I2 => M_full(42),
      O => \M_norm[43]_i_1__0_n_0\
    );
\M_norm[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(44),
      I1 => M_full(47),
      I2 => M_full(43),
      O => \M_norm[44]_i_1__0_n_0\
    );
\M_norm[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(45),
      I1 => M_full(47),
      I2 => M_full(44),
      O => \M_norm[45]_i_1__0_n_0\
    );
\M_norm[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(46),
      I1 => M_full(47),
      I2 => M_full(45),
      O => \M_norm[46]_i_1__0_n_0\
    );
\M_norm[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(4),
      I1 => M_full(47),
      I2 => M_full(3),
      O => \M_norm[4]_i_1__0_n_0\
    );
\M_norm[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(5),
      I1 => M_full(47),
      I2 => M_full(4),
      O => \M_norm[5]_i_1__0_n_0\
    );
\M_norm[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(6),
      I1 => M_full(47),
      I2 => M_full(5),
      O => \M_norm[6]_i_1__0_n_0\
    );
\M_norm[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(7),
      I1 => M_full(47),
      I2 => M_full(6),
      O => \M_norm[7]_i_1__0_n_0\
    );
\M_norm[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(8),
      I1 => M_full(47),
      I2 => M_full(7),
      O => \M_norm[8]_i_1__0_n_0\
    );
\M_norm[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(9),
      I1 => M_full(47),
      I2 => M_full(8),
      O => \M_norm[9]_i_1__0_n_0\
    );
\M_norm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[0]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[0]\,
      R => '0'
    );
\M_norm_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[10]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[10]\,
      R => '0'
    );
\M_norm_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[11]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[11]\,
      R => '0'
    );
\M_norm_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[12]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[12]\,
      R => '0'
    );
\M_norm_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[13]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[13]\,
      R => '0'
    );
\M_norm_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[14]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[14]\,
      R => '0'
    );
\M_norm_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[15]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[15]\,
      R => '0'
    );
\M_norm_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[16]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[16]\,
      R => '0'
    );
\M_norm_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[17]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[17]\,
      R => '0'
    );
\M_norm_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[18]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[18]\,
      R => '0'
    );
\M_norm_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[19]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[19]\,
      R => '0'
    );
\M_norm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[1]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[1]\,
      R => '0'
    );
\M_norm_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[20]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[20]\,
      R => '0'
    );
\M_norm_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[21]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[21]\,
      R => '0'
    );
\M_norm_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[22]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[22]\,
      R => '0'
    );
\M_norm_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[23]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[23]\,
      R => '0'
    );
\M_norm_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[24]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[24]\,
      R => '0'
    );
\M_norm_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[25]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[25]\,
      R => '0'
    );
\M_norm_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[26]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[26]\,
      R => '0'
    );
\M_norm_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[27]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[27]\,
      R => '0'
    );
\M_norm_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[28]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[28]\,
      R => '0'
    );
\M_norm_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[29]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[29]\,
      R => '0'
    );
\M_norm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[2]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[2]\,
      R => '0'
    );
\M_norm_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[30]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[30]\,
      R => '0'
    );
\M_norm_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[31]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[31]\,
      R => '0'
    );
\M_norm_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[32]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[32]\,
      R => '0'
    );
\M_norm_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[33]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[33]\,
      R => '0'
    );
\M_norm_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[34]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[34]\,
      R => '0'
    );
\M_norm_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[35]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[35]\,
      R => '0'
    );
\M_norm_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[36]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[36]\,
      R => '0'
    );
\M_norm_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[37]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[37]\,
      R => '0'
    );
\M_norm_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[38]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[38]\,
      R => '0'
    );
\M_norm_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[39]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[39]\,
      R => '0'
    );
\M_norm_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[3]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[3]\,
      R => '0'
    );
\M_norm_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[40]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[40]\,
      R => '0'
    );
\M_norm_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[41]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[41]\,
      R => '0'
    );
\M_norm_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[42]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[42]\,
      R => '0'
    );
\M_norm_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[43]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[43]\,
      R => '0'
    );
\M_norm_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[44]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[44]\,
      R => '0'
    );
\M_norm_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[45]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[45]\,
      R => '0'
    );
\M_norm_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[46]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[46]\,
      R => '0'
    );
\M_norm_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[4]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[4]\,
      R => '0'
    );
\M_norm_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[5]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[5]\,
      R => '0'
    );
\M_norm_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[6]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[6]\,
      R => '0'
    );
\M_norm_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[7]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[7]\,
      R => '0'
    );
\M_norm_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[8]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[8]\,
      R => '0'
    );
\M_norm_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[9]_i_1__0_n_0\,
      Q => \M_norm_reg_n_0_[9]\,
      R => '0'
    );
\Product_sgn_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFFFFF60000000"
    )
        port map (
      I0 => B_sgn_reg_n_0,
      I1 => A_sgn,
      I2 => \Product_sgn_i_2__0_n_0\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => Product_sgn_reg_n_0,
      O => \Product_sgn_i_1__0_n_0\
    );
\Product_sgn_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => rst,
      I2 => \state_reg_n_0_[0]\,
      O => \Product_sgn_i_2__0_n_0\
    );
Product_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Product_sgn_i_1__0_n_0\,
      Q => Product_sgn_reg_n_0,
      R => '0'
    );
\done_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFEFF80000000"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => Q(0),
      I4 => \state_reg_n_0_[0]\,
      I5 => \^mul2_done\,
      O => \done_i_1__1_n_0\
    );
done_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \done_i_1__1_n_0\,
      Q => \^mul2_done\
    );
\eZ[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \eZ_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \E_temp_reg_n_0_[0]\,
      O => \eZ[0]_i_1__0_n_0\
    );
\eZ[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66660FF0"
    )
        port map (
      I0 => \eZ_reg_n_0_[1]\,
      I1 => \eZ_reg_n_0_[0]\,
      I2 => \E_temp_reg_n_0_[1]\,
      I3 => \E_temp_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[3]\,
      O => \eZ[1]_i_1__0_n_0\
    );
\eZ[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6AFF006A6A00FF"
    )
        port map (
      I0 => \eZ_reg_n_0_[2]\,
      I1 => \eZ_reg_n_0_[1]\,
      I2 => \eZ_reg_n_0_[0]\,
      I3 => \E_temp_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \eZ[2]_i_2__0_n_0\,
      O => \eZ[2]_i_1__0_n_0\
    );
\eZ[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \E_temp_reg_n_0_[0]\,
      I1 => \E_temp_reg_n_0_[1]\,
      O => \eZ[2]_i_2__0_n_0\
    );
\eZ[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99F0990F"
    )
        port map (
      I0 => \eZ_reg_n_0_[3]\,
      I1 => \eZ[3]_i_2__0_n_0\,
      I2 => \E_temp_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \eZ[3]_i_3__0_n_0\,
      O => \eZ[3]_i_1__0_n_0\
    );
\eZ[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \eZ_reg_n_0_[1]\,
      I1 => \eZ_reg_n_0_[0]\,
      I2 => \eZ_reg_n_0_[2]\,
      O => \eZ[3]_i_2__0_n_0\
    );
\eZ[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \E_temp_reg_n_0_[1]\,
      I1 => \E_temp_reg_n_0_[0]\,
      I2 => \E_temp_reg_n_0_[2]\,
      O => \eZ[3]_i_3__0_n_0\
    );
\eZ[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99F0990F"
    )
        port map (
      I0 => \eZ_reg_n_0_[4]\,
      I1 => \eZ[4]_i_2__0_n_0\,
      I2 => \E_temp_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \eZ[4]_i_3__0_n_0\,
      O => \eZ[4]_i_1__0_n_0\
    );
\eZ[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \eZ_reg_n_0_[2]\,
      I1 => \eZ_reg_n_0_[0]\,
      I2 => \eZ_reg_n_0_[1]\,
      I3 => \eZ_reg_n_0_[3]\,
      O => \eZ[4]_i_2__0_n_0\
    );
\eZ[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \E_temp_reg_n_0_[2]\,
      I1 => \E_temp_reg_n_0_[0]\,
      I2 => \E_temp_reg_n_0_[1]\,
      I3 => \E_temp_reg_n_0_[3]\,
      O => \eZ[4]_i_3__0_n_0\
    );
\eZ[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99F0990F"
    )
        port map (
      I0 => \eZ_reg_n_0_[5]\,
      I1 => \eZ[5]_i_2__0_n_0\,
      I2 => \E_temp_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \eZ[5]_i_3__0_n_0\,
      O => \eZ[5]_i_1__0_n_0\
    );
\eZ[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \eZ_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[1]\,
      I2 => \eZ_reg_n_0_[0]\,
      I3 => \eZ_reg_n_0_[2]\,
      I4 => \eZ_reg_n_0_[4]\,
      O => \eZ[5]_i_2__0_n_0\
    );
\eZ[5]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \E_temp_reg_n_0_[3]\,
      I1 => \E_temp_reg_n_0_[1]\,
      I2 => \E_temp_reg_n_0_[0]\,
      I3 => \E_temp_reg_n_0_[2]\,
      I4 => \E_temp_reg_n_0_[4]\,
      O => \eZ[5]_i_3__0_n_0\
    );
\eZ[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99F0990F"
    )
        port map (
      I0 => \eZ_reg_n_0_[6]\,
      I1 => \eZ[6]_i_2__0_n_0\,
      I2 => \E_temp_reg_n_0_[6]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \eZ[7]_i_3__0_n_0\,
      O => \eZ[6]_i_1__0_n_0\
    );
\eZ[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \eZ_reg_n_0_[4]\,
      I1 => \eZ_reg_n_0_[2]\,
      I2 => \eZ_reg_n_0_[0]\,
      I3 => \eZ_reg_n_0_[1]\,
      I4 => \eZ_reg_n_0_[3]\,
      I5 => \eZ_reg_n_0_[5]\,
      O => \eZ[6]_i_2__0_n_0\
    );
\eZ[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999999990F00F0FF"
    )
        port map (
      I0 => \eZ_reg_n_0_[7]\,
      I1 => \eZ[7]_i_2__0_n_0\,
      I2 => \eZ[7]_i_3__0_n_0\,
      I3 => \E_temp_reg_n_0_[6]\,
      I4 => \E_temp_reg_n_0_[7]\,
      I5 => \state_reg_n_0_[3]\,
      O => \eZ[7]_i_1__0_n_0\
    );
\eZ[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \eZ[6]_i_2__0_n_0\,
      I1 => \eZ_reg_n_0_[6]\,
      O => \eZ[7]_i_2__0_n_0\
    );
\eZ[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \E_temp_reg_n_0_[4]\,
      I1 => \E_temp_reg_n_0_[2]\,
      I2 => \E_temp_reg_n_0_[0]\,
      I3 => \E_temp_reg_n_0_[1]\,
      I4 => \E_temp_reg_n_0_[3]\,
      I5 => \E_temp_reg_n_0_[5]\,
      O => \eZ[7]_i_3__0_n_0\
    );
\eZ[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020003000000"
    )
        port map (
      I0 => M_full(47),
      I1 => \state_reg_n_0_[1]\,
      I2 => rst,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[3]\,
      O => eZ0
    );
\eZ[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99F0990F"
    )
        port map (
      I0 => \eZ_reg_n_0_[8]\,
      I1 => \eZ[8]_i_3__0_n_0\,
      I2 => \E_temp_reg_n_0_[8]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \eZ[8]_i_4__0_n_0\,
      O => \eZ[8]_i_2__0_n_0\
    );
\eZ[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \eZ_reg_n_0_[6]\,
      I1 => \eZ[6]_i_2__0_n_0\,
      I2 => \eZ_reg_n_0_[7]\,
      O => \eZ[8]_i_3__0_n_0\
    );
\eZ[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \E_temp_reg_n_0_[7]\,
      I1 => \E_temp_reg_n_0_[6]\,
      I2 => \eZ[7]_i_3__0_n_0\,
      O => \eZ[8]_i_4__0_n_0\
    );
\eZ_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[0]_i_1__0_n_0\,
      Q => \eZ_reg_n_0_[0]\,
      R => '0'
    );
\eZ_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[1]_i_1__0_n_0\,
      Q => \eZ_reg_n_0_[1]\,
      R => '0'
    );
\eZ_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[2]_i_1__0_n_0\,
      Q => \eZ_reg_n_0_[2]\,
      R => '0'
    );
\eZ_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[3]_i_1__0_n_0\,
      Q => \eZ_reg_n_0_[3]\,
      R => '0'
    );
\eZ_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[4]_i_1__0_n_0\,
      Q => \eZ_reg_n_0_[4]\,
      R => '0'
    );
\eZ_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[5]_i_1__0_n_0\,
      Q => \eZ_reg_n_0_[5]\,
      R => '0'
    );
\eZ_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[6]_i_1__0_n_0\,
      Q => \eZ_reg_n_0_[6]\,
      R => '0'
    );
\eZ_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[7]_i_1__0_n_0\,
      Q => \eZ_reg_n_0_[7]\,
      R => '0'
    );
\eZ_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[8]_i_2__0_n_0\,
      Q => \eZ_reg_n_0_[8]\,
      R => '0'
    );
\g_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \M_norm_reg_n_0_[23]\,
      I1 => rst,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \g_i_2__0_n_0\,
      I5 => g,
      O => \g_i_1__0_n_0\
    );
\g_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => \g_i_2__0_n_0\
    );
g_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \g_i_1__0_n_0\,
      Q => g,
      R => '0'
    );
\mant[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \M_norm_reg_n_0_[24]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \mant_reg_n_0_[0]\,
      O => \mant[0]_i_1__0_n_0\
    );
\mant[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[34]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__1_n_6\,
      O => \mant[10]_i_1__0_n_0\
    );
\mant[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[35]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__1_n_5\,
      O => \mant[11]_i_1__0_n_0\
    );
\mant[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[36]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__1_n_4\,
      O => \mant[12]_i_1__0_n_0\
    );
\mant[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[37]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__2_n_7\,
      O => \mant[13]_i_1__0_n_0\
    );
\mant[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[38]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__2_n_6\,
      O => \mant[14]_i_1__0_n_0\
    );
\mant[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[39]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__2_n_5\,
      O => \mant[15]_i_1__0_n_0\
    );
\mant[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[40]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__2_n_4\,
      O => \mant[16]_i_1__0_n_0\
    );
\mant[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[41]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__3_n_7\,
      O => \mant[17]_i_1__0_n_0\
    );
\mant[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[42]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__3_n_6\,
      O => \mant[18]_i_1__0_n_0\
    );
\mant[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[43]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__3_n_5\,
      O => \mant[19]_i_1__0_n_0\
    );
\mant[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[25]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry_n_7\,
      O => \mant[1]_i_1__0_n_0\
    );
\mant[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[44]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__3_n_4\,
      O => \mant[20]_i_1__0_n_0\
    );
\mant[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[45]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__4_n_7\,
      O => \mant[21]_i_1__0_n_0\
    );
\mant[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAAAAAA"
    )
        port map (
      I0 => g0,
      I1 => \mant[22]_i_4__0_n_0\,
      I2 => \state[0]_i_2__0_n_0\,
      I3 => r,
      I4 => s_reg_n_0,
      I5 => g,
      O => mant0
    );
\mant[22]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[46]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__4_n_6\,
      O => \mant[22]_i_2__0_n_0\
    );
\mant[22]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => rst,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      O => g0
    );
\mant[22]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => rst,
      I2 => \state_reg_n_0_[0]\,
      O => \mant[22]_i_4__0_n_0\
    );
\mant[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[26]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry_n_6\,
      O => \mant[2]_i_1__0_n_0\
    );
\mant[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[27]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry_n_5\,
      O => \mant[3]_i_1__0_n_0\
    );
\mant[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[28]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry_n_4\,
      O => \mant[4]_i_1__0_n_0\
    );
\mant[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[29]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__0_n_7\,
      O => \mant[5]_i_1__0_n_0\
    );
\mant[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[30]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__0_n_6\,
      O => \mant[6]_i_1__0_n_0\
    );
\mant[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[31]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__0_n_5\,
      O => \mant[7]_i_1__0_n_0\
    );
\mant[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[32]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__0_n_4\,
      O => \mant[8]_i_1__0_n_0\
    );
\mant[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[33]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__1_n_7\,
      O => \mant[9]_i_1__0_n_0\
    );
\mant_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[0]_i_1__0_n_0\,
      Q => \mant_reg_n_0_[0]\,
      R => '0'
    );
\mant_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[10]_i_1__0_n_0\,
      Q => \mant_reg_n_0_[10]\,
      R => '0'
    );
\mant_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[11]_i_1__0_n_0\,
      Q => \mant_reg_n_0_[11]\,
      R => '0'
    );
\mant_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[12]_i_1__0_n_0\,
      Q => \mant_reg_n_0_[12]\,
      R => '0'
    );
\mant_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[13]_i_1__0_n_0\,
      Q => \mant_reg_n_0_[13]\,
      R => '0'
    );
\mant_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[14]_i_1__0_n_0\,
      Q => \mant_reg_n_0_[14]\,
      R => '0'
    );
\mant_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[15]_i_1__0_n_0\,
      Q => \mant_reg_n_0_[15]\,
      R => '0'
    );
\mant_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[16]_i_1__0_n_0\,
      Q => \mant_reg_n_0_[16]\,
      R => '0'
    );
\mant_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[17]_i_1__0_n_0\,
      Q => \mant_reg_n_0_[17]\,
      R => '0'
    );
\mant_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[18]_i_1__0_n_0\,
      Q => \mant_reg_n_0_[18]\,
      R => '0'
    );
\mant_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[19]_i_1__0_n_0\,
      Q => \mant_reg_n_0_[19]\,
      R => '0'
    );
\mant_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[1]_i_1__0_n_0\,
      Q => \mant_reg_n_0_[1]\,
      R => '0'
    );
\mant_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[20]_i_1__0_n_0\,
      Q => \mant_reg_n_0_[20]\,
      R => '0'
    );
\mant_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[21]_i_1__0_n_0\,
      Q => \mant_reg_n_0_[21]\,
      R => '0'
    );
\mant_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[22]_i_2__0_n_0\,
      Q => \mant_reg_n_0_[22]\,
      R => '0'
    );
\mant_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[2]_i_1__0_n_0\,
      Q => \mant_reg_n_0_[2]\,
      R => '0'
    );
\mant_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[3]_i_1__0_n_0\,
      Q => \mant_reg_n_0_[3]\,
      R => '0'
    );
\mant_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[4]_i_1__0_n_0\,
      Q => \mant_reg_n_0_[4]\,
      R => '0'
    );
\mant_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[5]_i_1__0_n_0\,
      Q => \mant_reg_n_0_[5]\,
      R => '0'
    );
\mant_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[6]_i_1__0_n_0\,
      Q => \mant_reg_n_0_[6]\,
      R => '0'
    );
\mant_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[7]_i_1__0_n_0\,
      Q => \mant_reg_n_0_[7]\,
      R => '0'
    );
\mant_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[8]_i_1__0_n_0\,
      Q => \mant_reg_n_0_[8]\,
      R => '0'
    );
\mant_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[9]_i_1__0_n_0\,
      Q => \mant_reg_n_0_[9]\,
      R => '0'
    );
multOp: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000001",
      A(22 downto 0) => B_sgn_reg_0(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_multOp_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => A_sgn_reg_0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_multOp_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_multOp_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_multOp_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => A_sgn0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => A_sgn0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_multOp_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_multOp_OVERFLOW_UNCONNECTED,
      P(47) => multOp_n_58,
      P(46) => multOp_n_59,
      P(45) => multOp_n_60,
      P(44) => multOp_n_61,
      P(43) => multOp_n_62,
      P(42) => multOp_n_63,
      P(41) => multOp_n_64,
      P(40) => multOp_n_65,
      P(39) => multOp_n_66,
      P(38) => multOp_n_67,
      P(37) => multOp_n_68,
      P(36) => multOp_n_69,
      P(35) => multOp_n_70,
      P(34) => multOp_n_71,
      P(33) => multOp_n_72,
      P(32) => multOp_n_73,
      P(31) => multOp_n_74,
      P(30) => multOp_n_75,
      P(29) => multOp_n_76,
      P(28) => multOp_n_77,
      P(27) => multOp_n_78,
      P(26) => multOp_n_79,
      P(25) => multOp_n_80,
      P(24) => multOp_n_81,
      P(23) => multOp_n_82,
      P(22) => multOp_n_83,
      P(21) => multOp_n_84,
      P(20) => multOp_n_85,
      P(19) => multOp_n_86,
      P(18) => multOp_n_87,
      P(17) => multOp_n_88,
      P(16) => multOp_n_89,
      P(15) => multOp_n_90,
      P(14) => multOp_n_91,
      P(13) => multOp_n_92,
      P(12) => multOp_n_93,
      P(11) => multOp_n_94,
      P(10) => multOp_n_95,
      P(9) => multOp_n_96,
      P(8) => multOp_n_97,
      P(7) => multOp_n_98,
      P(6) => multOp_n_99,
      P(5) => multOp_n_100,
      P(4) => multOp_n_101,
      P(3) => multOp_n_102,
      P(2) => multOp_n_103,
      P(1) => multOp_n_104,
      P(0) => multOp_n_105,
      PATTERNBDETECT => NLW_multOp_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_multOp_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => multOp_n_106,
      PCOUT(46) => multOp_n_107,
      PCOUT(45) => multOp_n_108,
      PCOUT(44) => multOp_n_109,
      PCOUT(43) => multOp_n_110,
      PCOUT(42) => multOp_n_111,
      PCOUT(41) => multOp_n_112,
      PCOUT(40) => multOp_n_113,
      PCOUT(39) => multOp_n_114,
      PCOUT(38) => multOp_n_115,
      PCOUT(37) => multOp_n_116,
      PCOUT(36) => multOp_n_117,
      PCOUT(35) => multOp_n_118,
      PCOUT(34) => multOp_n_119,
      PCOUT(33) => multOp_n_120,
      PCOUT(32) => multOp_n_121,
      PCOUT(31) => multOp_n_122,
      PCOUT(30) => multOp_n_123,
      PCOUT(29) => multOp_n_124,
      PCOUT(28) => multOp_n_125,
      PCOUT(27) => multOp_n_126,
      PCOUT(26) => multOp_n_127,
      PCOUT(25) => multOp_n_128,
      PCOUT(24) => multOp_n_129,
      PCOUT(23) => multOp_n_130,
      PCOUT(22) => multOp_n_131,
      PCOUT(21) => multOp_n_132,
      PCOUT(20) => multOp_n_133,
      PCOUT(19) => multOp_n_134,
      PCOUT(18) => multOp_n_135,
      PCOUT(17) => multOp_n_136,
      PCOUT(16) => multOp_n_137,
      PCOUT(15) => multOp_n_138,
      PCOUT(14) => multOp_n_139,
      PCOUT(13) => multOp_n_140,
      PCOUT(12) => multOp_n_141,
      PCOUT(11) => multOp_n_142,
      PCOUT(10) => multOp_n_143,
      PCOUT(9) => multOp_n_144,
      PCOUT(8) => multOp_n_145,
      PCOUT(7) => multOp_n_146,
      PCOUT(6) => multOp_n_147,
      PCOUT(5) => multOp_n_148,
      PCOUT(4) => multOp_n_149,
      PCOUT(3) => multOp_n_150,
      PCOUT(2) => multOp_n_151,
      PCOUT(1) => multOp_n_152,
      PCOUT(0) => multOp_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_multOp_UNDERFLOW_UNCONNECTED
    );
\multOp_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => Q(0),
      I3 => \state_reg_n_0_[0]\,
      I4 => rst,
      I5 => \state_reg_n_0_[1]\,
      O => A_sgn0
    );
\plusOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__1/i__carry_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry_n_3\,
      CYINIT => \mant_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry_n_4\,
      O(2) => \plusOp_inferred__1/i__carry_n_5\,
      O(1) => \plusOp_inferred__1/i__carry_n_6\,
      O(0) => \plusOp_inferred__1/i__carry_n_7\,
      S(3) => \mant_reg_n_0_[4]\,
      S(2) => \mant_reg_n_0_[3]\,
      S(1) => \mant_reg_n_0_[2]\,
      S(0) => \mant_reg_n_0_[1]\
    );
\plusOp_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__0_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__0_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__0_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__0_n_7\,
      S(3) => \mant_reg_n_0_[8]\,
      S(2) => \mant_reg_n_0_[7]\,
      S(1) => \mant_reg_n_0_[6]\,
      S(0) => \mant_reg_n_0_[5]\
    );
\plusOp_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__1_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__1_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__1_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__1_n_7\,
      S(3) => \mant_reg_n_0_[12]\,
      S(2) => \mant_reg_n_0_[11]\,
      S(1) => \mant_reg_n_0_[10]\,
      S(0) => \mant_reg_n_0_[9]\
    );
\plusOp_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__1_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__2_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__2_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__2_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__2_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__2_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__2_n_7\,
      S(3) => \mant_reg_n_0_[16]\,
      S(2) => \mant_reg_n_0_[15]\,
      S(1) => \mant_reg_n_0_[14]\,
      S(0) => \mant_reg_n_0_[13]\
    );
\plusOp_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__2_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__3_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__3_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__3_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__3_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__3_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__3_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__3_n_7\,
      S(3) => \mant_reg_n_0_[20]\,
      S(2) => \mant_reg_n_0_[19]\,
      S(1) => \mant_reg_n_0_[18]\,
      S(0) => \mant_reg_n_0_[17]\
    );
\plusOp_inferred__1/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__3_n_0\,
      CO(3 downto 1) => \NLW_plusOp_inferred__1/i__carry__4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \plusOp_inferred__1/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_plusOp_inferred__1/i__carry__4_O_UNCONNECTED\(3 downto 2),
      O(1) => \plusOp_inferred__1/i__carry__4_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__4_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \mant_reg_n_0_[22]\,
      S(0) => \mant_reg_n_0_[21]\
    );
\product[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \mant_reg_n_0_[0]\,
      O => \product[0]_i_1__0_n_0\
    );
\product[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \mant_reg_n_0_[10]\,
      O => \product[10]_i_1__0_n_0\
    );
\product[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \mant_reg_n_0_[11]\,
      O => \product[11]_i_1__0_n_0\
    );
\product[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \mant_reg_n_0_[12]\,
      O => \product[12]_i_1__0_n_0\
    );
\product[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \mant_reg_n_0_[13]\,
      O => \product[13]_i_1__0_n_0\
    );
\product[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \mant_reg_n_0_[14]\,
      O => \product[14]_i_1__0_n_0\
    );
\product[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \mant_reg_n_0_[15]\,
      O => \product[15]_i_1__0_n_0\
    );
\product[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \mant_reg_n_0_[16]\,
      O => \product[16]_i_1__0_n_0\
    );
\product[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \mant_reg_n_0_[17]\,
      O => \product[17]_i_1__0_n_0\
    );
\product[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \mant_reg_n_0_[18]\,
      O => \product[18]_i_1__0_n_0\
    );
\product[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \mant_reg_n_0_[19]\,
      O => \product[19]_i_1__0_n_0\
    );
\product[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \mant_reg_n_0_[1]\,
      O => \product[1]_i_1__0_n_0\
    );
\product[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \mant_reg_n_0_[20]\,
      O => \product[20]_i_1__0_n_0\
    );
\product[21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \mant_reg_n_0_[21]\,
      O => \product[21]_i_1__0_n_0\
    );
\product[22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \mant_reg_n_0_[22]\,
      O => \product[22]_i_1__0_n_0\
    );
\product[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[0]\,
      O => \product[23]_i_1__0_n_0\
    );
\product[24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[1]\,
      O => \product[24]_i_1__0_n_0\
    );
\product[25]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[2]\,
      O => \product[25]_i_1__0_n_0\
    );
\product[26]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[3]\,
      O => \product[26]_i_1__0_n_0\
    );
\product[27]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[4]\,
      O => \product[27]_i_1__0_n_0\
    );
\product[28]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[5]\,
      O => \product[28]_i_1__0_n_0\
    );
\product[29]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[6]\,
      O => \product[29]_i_1__0_n_0\
    );
\product[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \mant_reg_n_0_[2]\,
      O => \product[2]_i_1__0_n_0\
    );
\product[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[7]\,
      O => \product[30]_i_1__0_n_0\
    );
\product[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4020"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[2]\,
      O => \product[31]_i_1__0_n_0\
    );
\product[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => Product_sgn_reg_n_0,
      O => \product[31]_i_2__0_n_0\
    );
\product[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \mant_reg_n_0_[3]\,
      O => \product[3]_i_1__0_n_0\
    );
\product[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \mant_reg_n_0_[4]\,
      O => \product[4]_i_1__0_n_0\
    );
\product[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \mant_reg_n_0_[5]\,
      O => \product[5]_i_1__0_n_0\
    );
\product[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \mant_reg_n_0_[6]\,
      O => \product[6]_i_1__0_n_0\
    );
\product[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \mant_reg_n_0_[7]\,
      O => \product[7]_i_1__0_n_0\
    );
\product[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \mant_reg_n_0_[8]\,
      O => \product[8]_i_1__0_n_0\
    );
\product[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \mant_reg_n_0_[9]\,
      O => \product[9]_i_1__0_n_0\
    );
\product_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[0]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(0)
    );
\product_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[10]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(10)
    );
\product_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[11]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(11)
    );
\product_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[12]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(12)
    );
\product_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[13]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(13)
    );
\product_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[14]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(14)
    );
\product_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[15]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(15)
    );
\product_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[16]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(16)
    );
\product_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[17]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(17)
    );
\product_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[18]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(18)
    );
\product_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[19]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(19)
    );
\product_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[1]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(1)
    );
\product_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[20]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(20)
    );
\product_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[21]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(21)
    );
\product_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[22]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(22)
    );
\product_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[23]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(23)
    );
\product_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[24]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(24)
    );
\product_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[25]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(25)
    );
\product_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[26]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(26)
    );
\product_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[27]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(27)
    );
\product_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[28]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(28)
    );
\product_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[29]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(29)
    );
\product_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[2]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(2)
    );
\product_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[30]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(30)
    );
\product_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[31]_i_2__0_n_0\,
      Q => \product_reg[31]_0\(31)
    );
\product_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[3]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(3)
    );
\product_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[4]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(4)
    );
\product_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[5]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(5)
    );
\product_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[6]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(6)
    );
\product_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[7]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(7)
    );
\product_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[8]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(8)
    );
\product_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__0_n_0\,
      CLR => rst,
      D => \product[9]_i_1__0_n_0\,
      Q => \product_reg[31]_0\(9)
    );
\r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \M_norm_reg_n_0_[22]\,
      I1 => rst,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \g_i_2__0_n_0\,
      I5 => r,
      O => \r_i_1__0_n_0\
    );
r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \r_i_1__0_n_0\,
      Q => r,
      R => '0'
    );
\s_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => s_i_2_n_0,
      I1 => s_i_3_n_0,
      I2 => s_i_4_n_0,
      I3 => s_i_5_n_0,
      I4 => g0,
      I5 => s_reg_n_0,
      O => \s_i_1__0_n_0\
    );
s_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \M_norm_reg_n_0_[14]\,
      I1 => \M_norm_reg_n_0_[15]\,
      I2 => \M_norm_reg_n_0_[12]\,
      I3 => \M_norm_reg_n_0_[13]\,
      I4 => \M_norm_reg_n_0_[11]\,
      I5 => \M_norm_reg_n_0_[10]\,
      O => s_i_2_n_0
    );
s_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \M_norm_reg_n_0_[20]\,
      I1 => \M_norm_reg_n_0_[21]\,
      I2 => \M_norm_reg_n_0_[18]\,
      I3 => \M_norm_reg_n_0_[19]\,
      I4 => \M_norm_reg_n_0_[17]\,
      I5 => \M_norm_reg_n_0_[16]\,
      O => s_i_3_n_0
    );
s_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \M_norm_reg_n_0_[1]\,
      I1 => \M_norm_reg_n_0_[0]\,
      I2 => \M_norm_reg_n_0_[3]\,
      I3 => \M_norm_reg_n_0_[2]\,
      O => s_i_4_n_0
    );
s_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \M_norm_reg_n_0_[8]\,
      I1 => \M_norm_reg_n_0_[9]\,
      I2 => \M_norm_reg_n_0_[6]\,
      I3 => \M_norm_reg_n_0_[7]\,
      I4 => \M_norm_reg_n_0_[5]\,
      I5 => \M_norm_reg_n_0_[4]\,
      O => s_i_5_n_0
    );
s_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \s_i_1__0_n_0\,
      Q => s_reg_n_0,
      R => '0'
    );
\state[0]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => A_sgn_reg_0(4),
      I1 => A_sgn_reg_0(5),
      I2 => A_sgn_reg_0(2),
      I3 => A_sgn_reg_0(3),
      I4 => A_sgn_reg_0(7),
      I5 => A_sgn_reg_0(6),
      O => \state[0]_i_10__0_n_0\
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF40"
    )
        port map (
      I0 => \state[0]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => \state[0]_i_3__0_n_0\,
      I4 => \state[1]_i_3__0_n_0\,
      I5 => \state[0]_i_4__0_n_0\,
      O => state(0)
    );
\state[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      O => \state[0]_i_2__0_n_0\
    );
\state[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \state[0]_i_5__0_n_0\,
      I1 => \state[0]_i_6__0_n_0\,
      I2 => \state[0]_i_7__0_n_0\,
      I3 => \state[0]_i_8__0_n_0\,
      I4 => \state[0]_i_9__0_n_0\,
      I5 => \state[0]_i_10__0_n_0\,
      O => \state[0]_i_3__0_n_0\
    );
\state[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555D5959555D5858"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state[3]_i_3__0_n_0\,
      I4 => \state_reg_n_0_[2]\,
      I5 => Q(0),
      O => \state[0]_i_4__0_n_0\
    );
\state[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => A_sgn_reg_0(22),
      I1 => A_sgn_reg_0(23),
      I2 => A_sgn_reg_0(20),
      I3 => A_sgn_reg_0(21),
      I4 => A_sgn_reg_0(25),
      I5 => A_sgn_reg_0(24),
      O => \state[0]_i_5__0_n_0\
    );
\state[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => A_sgn_reg_0(28),
      I1 => A_sgn_reg_0(29),
      I2 => A_sgn_reg_0(26),
      I3 => A_sgn_reg_0(27),
      I4 => A_sgn_reg_0(31),
      I5 => A_sgn_reg_0(30),
      O => \state[0]_i_6__0_n_0\
    );
\state[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => A_sgn_reg_0(16),
      I1 => A_sgn_reg_0(17),
      I2 => A_sgn_reg_0(14),
      I3 => A_sgn_reg_0(15),
      I4 => A_sgn_reg_0(19),
      I5 => A_sgn_reg_0(18),
      O => \state[0]_i_7__0_n_0\
    );
\state[0]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => A_sgn_reg_0(10),
      I1 => A_sgn_reg_0(11),
      I2 => A_sgn_reg_0(8),
      I3 => A_sgn_reg_0(9),
      I4 => A_sgn_reg_0(13),
      I5 => A_sgn_reg_0(12),
      O => \state[0]_i_8__0_n_0\
    );
\state[0]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => A_sgn_reg_0(0),
      I1 => \state_reg_n_0_[0]\,
      I2 => A_sgn_reg_0(1),
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      O => \state[0]_i_9__0_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state[1]_i_2__0_n_0\,
      I1 => \state[1]_i_3__0_n_0\,
      O => state(1)
    );
\state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88FF5FAAFF00FF00"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => Q(0),
      I2 => \state[3]_i_3__0_n_0\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \state_reg_n_0_[1]\,
      O => \state[1]_i_2__0_n_0\
    );
\state[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state[2]_i_4__0_n_0\,
      O => \state[1]_i_3__0_n_0\
    );
\state[2]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => B_sgn_reg_0(5),
      I1 => B_sgn_reg_0(4),
      I2 => B_sgn_reg_0(7),
      I3 => B_sgn_reg_0(6),
      O => \state[2]_i_10__0_n_0\
    );
\state[2]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => B_sgn_reg_0(29),
      I1 => B_sgn_reg_0(28),
      I2 => B_sgn_reg_0(31),
      I3 => B_sgn_reg_0(30),
      O => \state[2]_i_11__0_n_0\
    );
\state[2]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => B_sgn_reg_0(21),
      I1 => B_sgn_reg_0(20),
      I2 => B_sgn_reg_0(23),
      I3 => B_sgn_reg_0(22),
      O => \state[2]_i_12__0_n_0\
    );
\state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAFFFFFFAAAAAA"
    )
        port map (
      I0 => \state[2]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[2]\,
      O => state(2)
    );
\state[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888F88888"
    )
        port map (
      I0 => \state[2]_i_3__0_n_0\,
      I1 => \state[2]_i_4__0_n_0\,
      I2 => \eZ[8]_i_3__0_n_0\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \eZ_reg_n_0_[8]\,
      O => \state[2]_i_2__0_n_0\
    );
\state[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[2]\,
      O => \state[2]_i_3__0_n_0\
    );
\state[2]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \state[2]_i_5__0_n_0\,
      I1 => \state[2]_i_6__0_n_0\,
      I2 => \state[2]_i_7__0_n_0\,
      I3 => \state[2]_i_8__0_n_0\,
      O => \state[2]_i_4__0_n_0\
    );
\state[2]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => B_sgn_reg_0(10),
      I1 => B_sgn_reg_0(11),
      I2 => B_sgn_reg_0(8),
      I3 => B_sgn_reg_0(9),
      I4 => \state[2]_i_9__0_n_0\,
      O => \state[2]_i_5__0_n_0\
    );
\state[2]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => B_sgn_reg_0(2),
      I1 => B_sgn_reg_0(3),
      I2 => B_sgn_reg_0(0),
      I3 => B_sgn_reg_0(1),
      I4 => \state[2]_i_10__0_n_0\,
      O => \state[2]_i_6__0_n_0\
    );
\state[2]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => B_sgn_reg_0(26),
      I1 => B_sgn_reg_0(27),
      I2 => B_sgn_reg_0(24),
      I3 => B_sgn_reg_0(25),
      I4 => \state[2]_i_11__0_n_0\,
      O => \state[2]_i_7__0_n_0\
    );
\state[2]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => B_sgn_reg_0(18),
      I1 => B_sgn_reg_0(19),
      I2 => B_sgn_reg_0(16),
      I3 => B_sgn_reg_0(17),
      I4 => \state[2]_i_12__0_n_0\,
      O => \state[2]_i_8__0_n_0\
    );
\state[2]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => B_sgn_reg_0(13),
      I1 => B_sgn_reg_0(12),
      I2 => B_sgn_reg_0(15),
      I3 => B_sgn_reg_0(14),
      O => \state[2]_i_9__0_n_0\
    );
\state[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      O => \state[3]_i_1__0_n_0\
    );
\state[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3BF0F0F0F0F0F0"
    )
        port map (
      I0 => \state[3]_i_3__0_n_0\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => Q(0),
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => state(3)
    );
\state[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \state[3]_i_4__0_n_0\,
      I1 => \eZ_reg_n_0_[5]\,
      I2 => \eZ_reg_n_0_[6]\,
      I3 => \eZ_reg_n_0_[3]\,
      I4 => \eZ_reg_n_0_[4]\,
      O => \state[3]_i_3__0_n_0\
    );
\state[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \eZ_reg_n_0_[0]\,
      I1 => \eZ_reg_n_0_[7]\,
      I2 => \eZ_reg_n_0_[8]\,
      I3 => \eZ_reg_n_0_[2]\,
      I4 => \eZ_reg_n_0_[1]\,
      O => \state[3]_i_4__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \state[3]_i_1__0_n_0\,
      CLR => rst,
      D => state(0),
      Q => \state_reg_n_0_[0]\
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \state[3]_i_1__0_n_0\,
      CLR => rst,
      D => state(1),
      Q => \state_reg_n_0_[1]\
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \state[3]_i_1__0_n_0\,
      CLR => rst,
      D => state(2),
      Q => \state_reg_n_0_[2]\
    );
\state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \state[3]_i_1__0_n_0\,
      CLR => rst,
      D => state(3),
      Q => \state_reg_n_0_[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Control_0_0_FPU_multiplier_5 is
  port (
    mul_done : out STD_LOGIC;
    \product_reg[17]_0\ : out STD_LOGIC;
    \product_reg[31]_0\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    \product_reg[16]_0\ : out STD_LOGIC;
    \product_reg[15]_0\ : out STD_LOGIC;
    \product_reg[14]_0\ : out STD_LOGIC;
    \product_reg[13]_0\ : out STD_LOGIC;
    \product_reg[11]_0\ : out STD_LOGIC;
    \product_reg[9]_0\ : out STD_LOGIC;
    \product_reg[6]_0\ : out STD_LOGIC;
    \product_reg[4]_0\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    B_sgn_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rate : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rst_adder_async : in STD_LOGIC;
    \B_mantissa_reg[17]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Control_0_0_FPU_multiplier_5 : entity is "FPU_multiplier";
end design_1_Control_0_0_FPU_multiplier_5;

architecture STRUCTURE of design_1_Control_0_0_FPU_multiplier_5 is
  signal A_sgn : STD_LOGIC;
  signal A_sgn0 : STD_LOGIC;
  signal B_exp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B_sgn_reg_n_0 : STD_LOGIC;
  signal E_temp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \E_temp[4]_i_2_n_0\ : STD_LOGIC;
  signal \E_temp[4]_i_3_n_0\ : STD_LOGIC;
  signal \E_temp[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \E_temp[8]_i_3_n_0\ : STD_LOGIC;
  signal \E_temp[8]_i_4_n_0\ : STD_LOGIC;
  signal \E_temp_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \E_temp_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \E_temp_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \E_temp_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \E_temp_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \E_temp_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal M_full : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal M_full0 : STD_LOGIC;
  signal M_full_reg0 : STD_LOGIC;
  signal \M_full_reg[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \M_full_reg_reg__0\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \M_norm[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[21]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[22]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[25]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[26]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[27]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[29]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[30]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[31]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[32]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[33]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[34]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[35]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[36]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[37]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[38]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[39]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[40]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[41]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[42]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[43]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[44]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[45]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[46]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[0]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[10]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[11]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[12]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[13]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[14]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[15]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[16]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[17]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[18]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[19]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[1]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[20]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[21]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[22]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[24]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[25]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[26]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[27]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[28]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[29]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[2]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[30]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[31]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[32]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[33]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[34]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[35]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[36]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[37]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[38]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[39]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[3]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[40]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[41]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[42]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[43]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[44]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[45]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[46]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[4]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[5]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[6]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[7]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[8]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[9]\ : STD_LOGIC;
  signal Product_sgn : STD_LOGIC;
  signal \Product_sgn_i_1__3_n_0\ : STD_LOGIC;
  signal \Product_sgn_i_2__3_n_0\ : STD_LOGIC;
  signal \_inferred__0/s_i_2_n_0\ : STD_LOGIC;
  signal \_inferred__0/s_i_3_n_0\ : STD_LOGIC;
  signal \_inferred__0/s_i_5_n_0\ : STD_LOGIC;
  signal \_inferred__0/s_i_6_n_0\ : STD_LOGIC;
  signal \done_i_1__4_n_0\ : STD_LOGIC;
  signal eZ0 : STD_LOGIC;
  signal \eZ[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \eZ[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \eZ[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \eZ[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \eZ[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \eZ[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \eZ[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \eZ[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \eZ[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \eZ[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \eZ[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \eZ[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \eZ[5]_i_3__2_n_0\ : STD_LOGIC;
  signal \eZ[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \eZ[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \eZ[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \eZ[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \eZ[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \eZ[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \eZ_reg_n_0_[0]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[1]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[2]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[3]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[4]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[5]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[6]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[7]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[8]\ : STD_LOGIC;
  signal g : STD_LOGIC;
  signal g0 : STD_LOGIC;
  signal \g_i_1__3_n_0\ : STD_LOGIC;
  signal \g_i_2__3_n_0\ : STD_LOGIC;
  signal mant : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal mant0 : STD_LOGIC;
  signal \mant[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \mant[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \mant[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \mant[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \mant[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \mant[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \mant[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \mant[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \mant[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \mant[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \mant[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \mant[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \mant[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \mant[21]_i_1__3_n_0\ : STD_LOGIC;
  signal \mant[22]_i_2__3_n_0\ : STD_LOGIC;
  signal \mant[22]_i_3__3_n_0\ : STD_LOGIC;
  signal \mant[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \mant[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \mant[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \mant[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \mant[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \mant[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \mant[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \mant[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \^mul_done\ : STD_LOGIC;
  signal \multOp_i_2__1_n_0\ : STD_LOGIC;
  signal multOp_n_100 : STD_LOGIC;
  signal multOp_n_101 : STD_LOGIC;
  signal multOp_n_102 : STD_LOGIC;
  signal multOp_n_103 : STD_LOGIC;
  signal multOp_n_104 : STD_LOGIC;
  signal multOp_n_105 : STD_LOGIC;
  signal multOp_n_106 : STD_LOGIC;
  signal multOp_n_107 : STD_LOGIC;
  signal multOp_n_108 : STD_LOGIC;
  signal multOp_n_109 : STD_LOGIC;
  signal multOp_n_110 : STD_LOGIC;
  signal multOp_n_111 : STD_LOGIC;
  signal multOp_n_112 : STD_LOGIC;
  signal multOp_n_113 : STD_LOGIC;
  signal multOp_n_114 : STD_LOGIC;
  signal multOp_n_115 : STD_LOGIC;
  signal multOp_n_116 : STD_LOGIC;
  signal multOp_n_117 : STD_LOGIC;
  signal multOp_n_118 : STD_LOGIC;
  signal multOp_n_119 : STD_LOGIC;
  signal multOp_n_120 : STD_LOGIC;
  signal multOp_n_121 : STD_LOGIC;
  signal multOp_n_122 : STD_LOGIC;
  signal multOp_n_123 : STD_LOGIC;
  signal multOp_n_124 : STD_LOGIC;
  signal multOp_n_125 : STD_LOGIC;
  signal multOp_n_126 : STD_LOGIC;
  signal multOp_n_127 : STD_LOGIC;
  signal multOp_n_128 : STD_LOGIC;
  signal multOp_n_129 : STD_LOGIC;
  signal multOp_n_130 : STD_LOGIC;
  signal multOp_n_131 : STD_LOGIC;
  signal multOp_n_132 : STD_LOGIC;
  signal multOp_n_133 : STD_LOGIC;
  signal multOp_n_134 : STD_LOGIC;
  signal multOp_n_135 : STD_LOGIC;
  signal multOp_n_136 : STD_LOGIC;
  signal multOp_n_137 : STD_LOGIC;
  signal multOp_n_138 : STD_LOGIC;
  signal multOp_n_139 : STD_LOGIC;
  signal multOp_n_140 : STD_LOGIC;
  signal multOp_n_141 : STD_LOGIC;
  signal multOp_n_142 : STD_LOGIC;
  signal multOp_n_143 : STD_LOGIC;
  signal multOp_n_144 : STD_LOGIC;
  signal multOp_n_145 : STD_LOGIC;
  signal multOp_n_146 : STD_LOGIC;
  signal multOp_n_147 : STD_LOGIC;
  signal multOp_n_148 : STD_LOGIC;
  signal multOp_n_149 : STD_LOGIC;
  signal multOp_n_150 : STD_LOGIC;
  signal multOp_n_151 : STD_LOGIC;
  signal multOp_n_152 : STD_LOGIC;
  signal multOp_n_153 : STD_LOGIC;
  signal multOp_n_58 : STD_LOGIC;
  signal multOp_n_59 : STD_LOGIC;
  signal multOp_n_60 : STD_LOGIC;
  signal multOp_n_61 : STD_LOGIC;
  signal multOp_n_62 : STD_LOGIC;
  signal multOp_n_63 : STD_LOGIC;
  signal multOp_n_64 : STD_LOGIC;
  signal multOp_n_65 : STD_LOGIC;
  signal multOp_n_66 : STD_LOGIC;
  signal multOp_n_67 : STD_LOGIC;
  signal multOp_n_68 : STD_LOGIC;
  signal multOp_n_69 : STD_LOGIC;
  signal multOp_n_70 : STD_LOGIC;
  signal multOp_n_71 : STD_LOGIC;
  signal multOp_n_72 : STD_LOGIC;
  signal multOp_n_73 : STD_LOGIC;
  signal multOp_n_74 : STD_LOGIC;
  signal multOp_n_75 : STD_LOGIC;
  signal multOp_n_76 : STD_LOGIC;
  signal multOp_n_77 : STD_LOGIC;
  signal multOp_n_78 : STD_LOGIC;
  signal multOp_n_79 : STD_LOGIC;
  signal multOp_n_80 : STD_LOGIC;
  signal multOp_n_81 : STD_LOGIC;
  signal multOp_n_82 : STD_LOGIC;
  signal multOp_n_83 : STD_LOGIC;
  signal multOp_n_84 : STD_LOGIC;
  signal multOp_n_85 : STD_LOGIC;
  signal multOp_n_86 : STD_LOGIC;
  signal multOp_n_87 : STD_LOGIC;
  signal multOp_n_88 : STD_LOGIC;
  signal multOp_n_89 : STD_LOGIC;
  signal multOp_n_90 : STD_LOGIC;
  signal multOp_n_91 : STD_LOGIC;
  signal multOp_n_92 : STD_LOGIC;
  signal multOp_n_93 : STD_LOGIC;
  signal multOp_n_94 : STD_LOGIC;
  signal multOp_n_95 : STD_LOGIC;
  signal multOp_n_96 : STD_LOGIC;
  signal multOp_n_97 : STD_LOGIC;
  signal multOp_n_98 : STD_LOGIC;
  signal multOp_n_99 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \plusOp_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__4_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__4_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \product[31]_i_1__3_n_0\ : STD_LOGIC;
  signal r : STD_LOGIC;
  signal \r_i_1__3_n_0\ : STD_LOGIC;
  signal rst_mul : STD_LOGIC;
  signal \s_i_1__3_n_0\ : STD_LOGIC;
  signal s_reg_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \state[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_10__2_n_0\ : STD_LOGIC;
  signal \state[2]_i_11__2_n_0\ : STD_LOGIC;
  signal \state[2]_i_12__2_n_0\ : STD_LOGIC;
  signal \state[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \state[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \state[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \state[2]_i_6__2_n_0\ : STD_LOGIC;
  signal \state[2]_i_7__2_n_0\ : STD_LOGIC;
  signal \state[2]_i_8__2_n_0\ : STD_LOGIC;
  signal \state[2]_i_9__2_n_0\ : STD_LOGIC;
  signal \state[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \state[3]_i_4__3_n_0\ : STD_LOGIC;
  signal \state[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \state[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_n_0_[3]\ : STD_LOGIC;
  signal weight_adjustment_value : STD_LOGIC_VECTOR ( 17 downto 4 );
  signal \NLW_E_temp_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_E_temp_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_M_full_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_M_full_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_M_full_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_M_full_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_M_full_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_multOp_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_multOp_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_multOp_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_inferred__1/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_plusOp_inferred__1/i__carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_2__3\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_2__3\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_2__3\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \B_mantissa[15]_i_2__3\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_2__3\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \B_mantissa[17]_i_2__3\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \B_mantissa[6]_i_2__2\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_2__3\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \M_full_reg[16]_i_2__0\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \M_norm[10]_i_1__3\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \M_norm[11]_i_1__3\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \M_norm[12]_i_1__3\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \M_norm[13]_i_1__3\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \M_norm[14]_i_1__3\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \M_norm[15]_i_1__3\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \M_norm[16]_i_1__3\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \M_norm[17]_i_1__3\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \M_norm[18]_i_1__3\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \M_norm[19]_i_1__3\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \M_norm[1]_i_1__3\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \M_norm[20]_i_1__3\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \M_norm[21]_i_1__3\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \M_norm[22]_i_1__3\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \M_norm[23]_i_1__3\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \M_norm[24]_i_1__3\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \M_norm[25]_i_1__3\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \M_norm[26]_i_1__3\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \M_norm[27]_i_1__3\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \M_norm[28]_i_1__3\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \M_norm[29]_i_1__3\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \M_norm[2]_i_1__3\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \M_norm[30]_i_1__3\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \M_norm[31]_i_1__3\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \M_norm[32]_i_1__3\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \M_norm[33]_i_1__3\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \M_norm[34]_i_1__3\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \M_norm[35]_i_1__3\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \M_norm[36]_i_1__3\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \M_norm[37]_i_1__3\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \M_norm[38]_i_1__3\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \M_norm[39]_i_1__3\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \M_norm[3]_i_1__3\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \M_norm[40]_i_1__3\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \M_norm[41]_i_1__3\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \M_norm[42]_i_1__3\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \M_norm[43]_i_1__3\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \M_norm[44]_i_1__3\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \M_norm[45]_i_1__3\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \M_norm[46]_i_1__3\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \M_norm[4]_i_1__3\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \M_norm[5]_i_1__3\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \M_norm[6]_i_1__3\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \M_norm[7]_i_1__3\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \M_norm[8]_i_1__3\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \M_norm[9]_i_1__3\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \eZ[0]_i_1__3\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \eZ[1]_i_1__2\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \eZ[2]_i_2__2\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \eZ[3]_i_2__2\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \eZ[3]_i_3__2\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \eZ[4]_i_2__2\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \eZ[4]_i_3__2\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \eZ[5]_i_2__2\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \eZ[5]_i_3__2\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \eZ[6]_i_1__2\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \eZ[8]_i_3__3\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \g_i_2__3\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \mant[10]_i_1__3\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \mant[11]_i_1__3\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \mant[12]_i_1__3\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \mant[13]_i_1__3\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \mant[14]_i_1__3\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \mant[15]_i_1__3\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \mant[16]_i_1__3\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \mant[17]_i_1__3\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \mant[18]_i_1__3\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \mant[19]_i_1__3\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \mant[1]_i_1__3\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \mant[20]_i_1__3\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \mant[21]_i_1__3\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \mant[22]_i_2__3\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \mant[2]_i_1__3\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \mant[3]_i_1__3\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \mant[4]_i_1__3\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \mant[5]_i_1__3\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \mant[6]_i_1__3\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \mant[7]_i_1__3\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \mant[8]_i_1__3\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \mant[9]_i_1__3\ : label is "soft_lutpair446";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of multOp : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \multOp_i_2__1\ : label is "soft_lutpair407";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \plusOp_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \plusOp_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \plusOp_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \plusOp_inferred__1/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \plusOp_inferred__1/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \plusOp_inferred__1/i__carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \product[10]_i_1__3\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \product[11]_i_1__3\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \product[12]_i_1__3\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \product[13]_i_1__3\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \product[14]_i_1__3\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \product[15]_i_1__3\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \product[16]_i_1__3\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \product[17]_i_1__3\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \product[18]_i_1__3\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \product[19]_i_1__3\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \product[1]_i_1__3\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \product[20]_i_1__3\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \product[21]_i_1__3\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \product[22]_i_1__3\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \product[23]_i_1__3\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \product[24]_i_1__3\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \product[25]_i_1__3\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \product[26]_i_1__3\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \product[27]_i_1__3\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \product[28]_i_1__3\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \product[29]_i_1__3\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \product[2]_i_1__3\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \product[30]_i_1__3\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \product[31]_i_2__3\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \product[3]_i_1__3\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \product[4]_i_1__3\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \product[5]_i_1__3\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \product[6]_i_1__3\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \product[7]_i_1__3\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \product[8]_i_1__3\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \product[9]_i_1__3\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \s_i_4__1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \state[1]_i_2__2\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \state[1]_i_3__2\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \state[2]_i_2__2\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \state[3]_i_4__3\ : label is "soft_lutpair412";
begin
  mul_done <= \^mul_done\;
A_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => rate(0),
      Q => A_sgn,
      R => '0'
    );
\B_exp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(23),
      Q => B_exp(0),
      R => '0'
    );
\B_exp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(24),
      Q => B_exp(1),
      R => '0'
    );
\B_exp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(25),
      Q => B_exp(2),
      R => '0'
    );
\B_exp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(26),
      Q => B_exp(3),
      R => '0'
    );
\B_exp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(27),
      Q => B_exp(4),
      R => '0'
    );
\B_exp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(28),
      Q => B_exp(5),
      R => '0'
    );
\B_exp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(29),
      Q => B_exp(6),
      R => '0'
    );
\B_exp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(30),
      Q => B_exp(7),
      R => '0'
    );
\B_mantissa[11]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(11),
      I1 => \B_mantissa_reg[17]\(0),
      O => \product_reg[11]_0\
    );
\B_mantissa[13]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(13),
      I1 => \B_mantissa_reg[17]\(0),
      O => \product_reg[13]_0\
    );
\B_mantissa[14]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(14),
      I1 => \B_mantissa_reg[17]\(0),
      O => \product_reg[14]_0\
    );
\B_mantissa[15]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(15),
      I1 => \B_mantissa_reg[17]\(0),
      O => \product_reg[15]_0\
    );
\B_mantissa[16]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(16),
      I1 => \B_mantissa_reg[17]\(0),
      O => \product_reg[16]_0\
    );
\B_mantissa[17]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(17),
      I1 => \B_mantissa_reg[17]\(0),
      O => \product_reg[17]_0\
    );
\B_mantissa[4]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(4),
      I1 => \B_mantissa_reg[17]\(0),
      O => \product_reg[4]_0\
    );
\B_mantissa[6]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(6),
      I1 => \B_mantissa_reg[17]\(0),
      O => \product_reg[6]_0\
    );
\B_mantissa[9]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(9),
      I1 => \B_mantissa_reg[17]\(0),
      O => \product_reg[9]_0\
    );
B_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(31),
      Q => B_sgn_reg_n_0,
      R => '0'
    );
\E_temp[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => B_exp(0),
      O => plusOp(0)
    );
\E_temp[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => B_exp(4),
      O => \E_temp[4]_i_2_n_0\
    );
\E_temp[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => B_exp(2),
      O => \E_temp[4]_i_3_n_0\
    );
\E_temp[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \M_full_reg[16]_i_2__0_n_0\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[2]\,
      O => \E_temp[8]_i_1__2_n_0\
    );
\E_temp[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => B_exp(6),
      O => \E_temp[8]_i_3_n_0\
    );
\E_temp[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => B_exp(5),
      O => \E_temp[8]_i_4_n_0\
    );
\E_temp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \E_temp[8]_i_1__2_n_0\,
      D => plusOp(0),
      Q => E_temp(0),
      R => '0'
    );
\E_temp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \E_temp[8]_i_1__2_n_0\,
      D => plusOp(1),
      Q => E_temp(1),
      R => '0'
    );
\E_temp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \E_temp[8]_i_1__2_n_0\,
      D => plusOp(2),
      Q => E_temp(2),
      R => '0'
    );
\E_temp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \E_temp[8]_i_1__2_n_0\,
      D => plusOp(3),
      Q => E_temp(3),
      R => '0'
    );
\E_temp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \E_temp[8]_i_1__2_n_0\,
      D => plusOp(4),
      Q => E_temp(4),
      R => '0'
    );
\E_temp_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \E_temp_reg[4]_i_1_n_0\,
      CO(2) => \E_temp_reg[4]_i_1_n_1\,
      CO(1) => \E_temp_reg[4]_i_1_n_2\,
      CO(0) => \E_temp_reg[4]_i_1_n_3\,
      CYINIT => B_exp(0),
      DI(3 downto 0) => B"1010",
      O(3 downto 0) => plusOp(4 downto 1),
      S(3) => \E_temp[4]_i_2_n_0\,
      S(2) => B_exp(3),
      S(1) => \E_temp[4]_i_3_n_0\,
      S(0) => B_exp(1)
    );
\E_temp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \E_temp[8]_i_1__2_n_0\,
      D => plusOp(5),
      Q => E_temp(5),
      R => '0'
    );
\E_temp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \E_temp[8]_i_1__2_n_0\,
      D => plusOp(6),
      Q => E_temp(6),
      R => '0'
    );
\E_temp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \E_temp[8]_i_1__2_n_0\,
      D => plusOp(7),
      Q => E_temp(7),
      R => '0'
    );
\E_temp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \E_temp[8]_i_1__2_n_0\,
      D => plusOp(8),
      Q => E_temp(8),
      R => '0'
    );
\E_temp_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \E_temp_reg[4]_i_1_n_0\,
      CO(3) => plusOp(8),
      CO(2) => \NLW_E_temp_reg[8]_i_2_CO_UNCONNECTED\(2),
      CO(1) => \E_temp_reg[8]_i_2_n_2\,
      CO(0) => \E_temp_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3) => \NLW_E_temp_reg[8]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(7 downto 5),
      S(3) => '1',
      S(2) => B_exp(7),
      S(1) => \E_temp[8]_i_3_n_0\,
      S(0) => \E_temp[8]_i_4_n_0\
    );
\M_full[47]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \M_full_reg[16]_i_2__0_n_0\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      O => M_full0
    );
\M_full_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(0),
      Q => M_full(0),
      R => '0'
    );
\M_full_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(10),
      Q => M_full(10),
      R => '0'
    );
\M_full_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(11),
      Q => M_full(11),
      R => '0'
    );
\M_full_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(12),
      Q => M_full(12),
      R => '0'
    );
\M_full_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(13),
      Q => M_full(13),
      R => '0'
    );
\M_full_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(14),
      Q => M_full(14),
      R => '0'
    );
\M_full_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(15),
      Q => M_full(15),
      R => '0'
    );
\M_full_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(16),
      Q => M_full(16),
      R => '0'
    );
\M_full_reg[16]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \M_full_reg[16]_i_2__0_n_0\,
      O => M_full_reg0
    );
\M_full_reg[16]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => rst_adder_async,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      O => \M_full_reg[16]_i_2__0_n_0\
    );
\M_full_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(17),
      Q => M_full(17),
      R => '0'
    );
\M_full_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(18),
      Q => M_full(18),
      R => '0'
    );
\M_full_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(19),
      Q => M_full(19),
      R => '0'
    );
\M_full_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(1),
      Q => M_full(1),
      R => '0'
    );
\M_full_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(20),
      Q => M_full(20),
      R => '0'
    );
\M_full_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(21),
      Q => M_full(21),
      R => '0'
    );
\M_full_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(22),
      Q => M_full(22),
      R => '0'
    );
\M_full_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(23),
      Q => M_full(23),
      R => '0'
    );
\M_full_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(24),
      Q => M_full(24),
      R => '0'
    );
\M_full_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(25),
      Q => M_full(25),
      R => '0'
    );
\M_full_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(26),
      Q => M_full(26),
      R => '0'
    );
\M_full_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(27),
      Q => M_full(27),
      R => '0'
    );
\M_full_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(28),
      Q => M_full(28),
      R => '0'
    );
\M_full_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(29),
      Q => M_full(29),
      R => '0'
    );
\M_full_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(2),
      Q => M_full(2),
      R => '0'
    );
\M_full_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(30),
      Q => M_full(30),
      R => '0'
    );
\M_full_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(31),
      Q => M_full(31),
      R => '0'
    );
\M_full_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(32),
      Q => M_full(32),
      R => '0'
    );
\M_full_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(33),
      Q => M_full(33),
      R => '0'
    );
\M_full_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(34),
      Q => M_full(34),
      R => '0'
    );
\M_full_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(35),
      Q => M_full(35),
      R => '0'
    );
\M_full_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(36),
      Q => M_full(36),
      R => '0'
    );
\M_full_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(37),
      Q => M_full(37),
      R => '0'
    );
\M_full_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(38),
      Q => M_full(38),
      R => '0'
    );
\M_full_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(39),
      Q => M_full(39),
      R => '0'
    );
\M_full_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(3),
      Q => M_full(3),
      R => '0'
    );
\M_full_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(40),
      Q => M_full(40),
      R => '0'
    );
\M_full_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(41),
      Q => M_full(41),
      R => '0'
    );
\M_full_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(42),
      Q => M_full(42),
      R => '0'
    );
\M_full_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(43),
      Q => M_full(43),
      R => '0'
    );
\M_full_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(44),
      Q => M_full(44),
      R => '0'
    );
\M_full_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(45),
      Q => M_full(45),
      R => '0'
    );
\M_full_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(46),
      Q => M_full(46),
      R => '0'
    );
\M_full_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(47),
      Q => M_full(47),
      R => '0'
    );
\M_full_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(4),
      Q => M_full(4),
      R => '0'
    );
\M_full_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(5),
      Q => M_full(5),
      R => '0'
    );
\M_full_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(6),
      Q => M_full(6),
      R => '0'
    );
\M_full_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(7),
      Q => M_full(7),
      R => '0'
    );
\M_full_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(8),
      Q => M_full(8),
      R => '0'
    );
\M_full_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(9),
      Q => M_full(9),
      R => '0'
    );
M_full_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000001",
      A(22 downto 0) => B_sgn_reg_0(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_M_full_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001000001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_M_full_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_M_full_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_M_full_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => A_sgn0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => A_sgn0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => M_full_reg0,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_M_full_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_M_full_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_M_full_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 0) => \M_full_reg_reg__0\(47 downto 17),
      PATTERNBDETECT => NLW_M_full_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_M_full_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => multOp_n_106,
      PCIN(46) => multOp_n_107,
      PCIN(45) => multOp_n_108,
      PCIN(44) => multOp_n_109,
      PCIN(43) => multOp_n_110,
      PCIN(42) => multOp_n_111,
      PCIN(41) => multOp_n_112,
      PCIN(40) => multOp_n_113,
      PCIN(39) => multOp_n_114,
      PCIN(38) => multOp_n_115,
      PCIN(37) => multOp_n_116,
      PCIN(36) => multOp_n_117,
      PCIN(35) => multOp_n_118,
      PCIN(34) => multOp_n_119,
      PCIN(33) => multOp_n_120,
      PCIN(32) => multOp_n_121,
      PCIN(31) => multOp_n_122,
      PCIN(30) => multOp_n_123,
      PCIN(29) => multOp_n_124,
      PCIN(28) => multOp_n_125,
      PCIN(27) => multOp_n_126,
      PCIN(26) => multOp_n_127,
      PCIN(25) => multOp_n_128,
      PCIN(24) => multOp_n_129,
      PCIN(23) => multOp_n_130,
      PCIN(22) => multOp_n_131,
      PCIN(21) => multOp_n_132,
      PCIN(20) => multOp_n_133,
      PCIN(19) => multOp_n_134,
      PCIN(18) => multOp_n_135,
      PCIN(17) => multOp_n_136,
      PCIN(16) => multOp_n_137,
      PCIN(15) => multOp_n_138,
      PCIN(14) => multOp_n_139,
      PCIN(13) => multOp_n_140,
      PCIN(12) => multOp_n_141,
      PCIN(11) => multOp_n_142,
      PCIN(10) => multOp_n_143,
      PCIN(9) => multOp_n_144,
      PCIN(8) => multOp_n_145,
      PCIN(7) => multOp_n_146,
      PCIN(6) => multOp_n_147,
      PCIN(5) => multOp_n_148,
      PCIN(4) => multOp_n_149,
      PCIN(3) => multOp_n_150,
      PCIN(2) => multOp_n_151,
      PCIN(1) => multOp_n_152,
      PCIN(0) => multOp_n_153,
      PCOUT(47 downto 0) => NLW_M_full_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_M_full_reg_reg_UNDERFLOW_UNCONNECTED
    );
\M_full_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_105,
      Q => \M_full_reg_reg__0\(0),
      R => '0'
    );
\M_full_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_95,
      Q => \M_full_reg_reg__0\(10),
      R => '0'
    );
\M_full_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_94,
      Q => \M_full_reg_reg__0\(11),
      R => '0'
    );
\M_full_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_93,
      Q => \M_full_reg_reg__0\(12),
      R => '0'
    );
\M_full_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_92,
      Q => \M_full_reg_reg__0\(13),
      R => '0'
    );
\M_full_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_91,
      Q => \M_full_reg_reg__0\(14),
      R => '0'
    );
\M_full_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_90,
      Q => \M_full_reg_reg__0\(15),
      R => '0'
    );
\M_full_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_89,
      Q => \M_full_reg_reg__0\(16),
      R => '0'
    );
\M_full_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_104,
      Q => \M_full_reg_reg__0\(1),
      R => '0'
    );
\M_full_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_103,
      Q => \M_full_reg_reg__0\(2),
      R => '0'
    );
\M_full_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_102,
      Q => \M_full_reg_reg__0\(3),
      R => '0'
    );
\M_full_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_101,
      Q => \M_full_reg_reg__0\(4),
      R => '0'
    );
\M_full_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_100,
      Q => \M_full_reg_reg__0\(5),
      R => '0'
    );
\M_full_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_99,
      Q => \M_full_reg_reg__0\(6),
      R => '0'
    );
\M_full_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_98,
      Q => \M_full_reg_reg__0\(7),
      R => '0'
    );
\M_full_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_97,
      Q => \M_full_reg_reg__0\(8),
      R => '0'
    );
\M_full_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_96,
      Q => \M_full_reg_reg__0\(9),
      R => '0'
    );
\M_norm[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => M_full(47),
      I1 => M_full(0),
      O => \M_norm[0]_i_1__3_n_0\
    );
\M_norm[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(10),
      I1 => M_full(47),
      I2 => M_full(9),
      O => \M_norm[10]_i_1__3_n_0\
    );
\M_norm[11]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(11),
      I1 => M_full(47),
      I2 => M_full(10),
      O => \M_norm[11]_i_1__3_n_0\
    );
\M_norm[12]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(12),
      I1 => M_full(47),
      I2 => M_full(11),
      O => \M_norm[12]_i_1__3_n_0\
    );
\M_norm[13]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(13),
      I1 => M_full(47),
      I2 => M_full(12),
      O => \M_norm[13]_i_1__3_n_0\
    );
\M_norm[14]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(14),
      I1 => M_full(47),
      I2 => M_full(13),
      O => \M_norm[14]_i_1__3_n_0\
    );
\M_norm[15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(15),
      I1 => M_full(47),
      I2 => M_full(14),
      O => \M_norm[15]_i_1__3_n_0\
    );
\M_norm[16]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(16),
      I1 => M_full(47),
      I2 => M_full(15),
      O => \M_norm[16]_i_1__3_n_0\
    );
\M_norm[17]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(17),
      I1 => M_full(47),
      I2 => M_full(16),
      O => \M_norm[17]_i_1__3_n_0\
    );
\M_norm[18]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(18),
      I1 => M_full(47),
      I2 => M_full(17),
      O => \M_norm[18]_i_1__3_n_0\
    );
\M_norm[19]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(19),
      I1 => M_full(47),
      I2 => M_full(18),
      O => \M_norm[19]_i_1__3_n_0\
    );
\M_norm[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(1),
      I1 => M_full(47),
      I2 => M_full(0),
      O => \M_norm[1]_i_1__3_n_0\
    );
\M_norm[20]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(20),
      I1 => M_full(47),
      I2 => M_full(19),
      O => \M_norm[20]_i_1__3_n_0\
    );
\M_norm[21]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(21),
      I1 => M_full(47),
      I2 => M_full(20),
      O => \M_norm[21]_i_1__3_n_0\
    );
\M_norm[22]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(22),
      I1 => M_full(47),
      I2 => M_full(21),
      O => \M_norm[22]_i_1__3_n_0\
    );
\M_norm[23]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(23),
      I1 => M_full(47),
      I2 => M_full(22),
      O => \M_norm[23]_i_1__3_n_0\
    );
\M_norm[24]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(24),
      I1 => M_full(47),
      I2 => M_full(23),
      O => \M_norm[24]_i_1__3_n_0\
    );
\M_norm[25]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(25),
      I1 => M_full(47),
      I2 => M_full(24),
      O => \M_norm[25]_i_1__3_n_0\
    );
\M_norm[26]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(26),
      I1 => M_full(47),
      I2 => M_full(25),
      O => \M_norm[26]_i_1__3_n_0\
    );
\M_norm[27]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(27),
      I1 => M_full(47),
      I2 => M_full(26),
      O => \M_norm[27]_i_1__3_n_0\
    );
\M_norm[28]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(28),
      I1 => M_full(47),
      I2 => M_full(27),
      O => \M_norm[28]_i_1__3_n_0\
    );
\M_norm[29]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(29),
      I1 => M_full(47),
      I2 => M_full(28),
      O => \M_norm[29]_i_1__3_n_0\
    );
\M_norm[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(2),
      I1 => M_full(47),
      I2 => M_full(1),
      O => \M_norm[2]_i_1__3_n_0\
    );
\M_norm[30]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(30),
      I1 => M_full(47),
      I2 => M_full(29),
      O => \M_norm[30]_i_1__3_n_0\
    );
\M_norm[31]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(31),
      I1 => M_full(47),
      I2 => M_full(30),
      O => \M_norm[31]_i_1__3_n_0\
    );
\M_norm[32]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(32),
      I1 => M_full(47),
      I2 => M_full(31),
      O => \M_norm[32]_i_1__3_n_0\
    );
\M_norm[33]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(33),
      I1 => M_full(47),
      I2 => M_full(32),
      O => \M_norm[33]_i_1__3_n_0\
    );
\M_norm[34]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(34),
      I1 => M_full(47),
      I2 => M_full(33),
      O => \M_norm[34]_i_1__3_n_0\
    );
\M_norm[35]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(35),
      I1 => M_full(47),
      I2 => M_full(34),
      O => \M_norm[35]_i_1__3_n_0\
    );
\M_norm[36]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(36),
      I1 => M_full(47),
      I2 => M_full(35),
      O => \M_norm[36]_i_1__3_n_0\
    );
\M_norm[37]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(37),
      I1 => M_full(47),
      I2 => M_full(36),
      O => \M_norm[37]_i_1__3_n_0\
    );
\M_norm[38]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(38),
      I1 => M_full(47),
      I2 => M_full(37),
      O => \M_norm[38]_i_1__3_n_0\
    );
\M_norm[39]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(39),
      I1 => M_full(47),
      I2 => M_full(38),
      O => \M_norm[39]_i_1__3_n_0\
    );
\M_norm[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(3),
      I1 => M_full(47),
      I2 => M_full(2),
      O => \M_norm[3]_i_1__3_n_0\
    );
\M_norm[40]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(40),
      I1 => M_full(47),
      I2 => M_full(39),
      O => \M_norm[40]_i_1__3_n_0\
    );
\M_norm[41]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(41),
      I1 => M_full(47),
      I2 => M_full(40),
      O => \M_norm[41]_i_1__3_n_0\
    );
\M_norm[42]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(42),
      I1 => M_full(47),
      I2 => M_full(41),
      O => \M_norm[42]_i_1__3_n_0\
    );
\M_norm[43]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(43),
      I1 => M_full(47),
      I2 => M_full(42),
      O => \M_norm[43]_i_1__3_n_0\
    );
\M_norm[44]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(44),
      I1 => M_full(47),
      I2 => M_full(43),
      O => \M_norm[44]_i_1__3_n_0\
    );
\M_norm[45]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(45),
      I1 => M_full(47),
      I2 => M_full(44),
      O => \M_norm[45]_i_1__3_n_0\
    );
\M_norm[46]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(46),
      I1 => M_full(47),
      I2 => M_full(45),
      O => \M_norm[46]_i_1__3_n_0\
    );
\M_norm[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(4),
      I1 => M_full(47),
      I2 => M_full(3),
      O => \M_norm[4]_i_1__3_n_0\
    );
\M_norm[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(5),
      I1 => M_full(47),
      I2 => M_full(4),
      O => \M_norm[5]_i_1__3_n_0\
    );
\M_norm[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(6),
      I1 => M_full(47),
      I2 => M_full(5),
      O => \M_norm[6]_i_1__3_n_0\
    );
\M_norm[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(7),
      I1 => M_full(47),
      I2 => M_full(6),
      O => \M_norm[7]_i_1__3_n_0\
    );
\M_norm[8]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(8),
      I1 => M_full(47),
      I2 => M_full(7),
      O => \M_norm[8]_i_1__3_n_0\
    );
\M_norm[9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(9),
      I1 => M_full(47),
      I2 => M_full(8),
      O => \M_norm[9]_i_1__3_n_0\
    );
\M_norm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[0]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[0]\,
      R => '0'
    );
\M_norm_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[10]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[10]\,
      R => '0'
    );
\M_norm_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[11]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[11]\,
      R => '0'
    );
\M_norm_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[12]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[12]\,
      R => '0'
    );
\M_norm_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[13]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[13]\,
      R => '0'
    );
\M_norm_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[14]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[14]\,
      R => '0'
    );
\M_norm_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[15]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[15]\,
      R => '0'
    );
\M_norm_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[16]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[16]\,
      R => '0'
    );
\M_norm_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[17]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[17]\,
      R => '0'
    );
\M_norm_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[18]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[18]\,
      R => '0'
    );
\M_norm_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[19]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[19]\,
      R => '0'
    );
\M_norm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[1]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[1]\,
      R => '0'
    );
\M_norm_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[20]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[20]\,
      R => '0'
    );
\M_norm_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[21]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[21]\,
      R => '0'
    );
\M_norm_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[22]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[22]\,
      R => '0'
    );
\M_norm_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[23]_i_1__3_n_0\,
      Q => p_0_in,
      R => '0'
    );
\M_norm_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[24]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[24]\,
      R => '0'
    );
\M_norm_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[25]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[25]\,
      R => '0'
    );
\M_norm_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[26]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[26]\,
      R => '0'
    );
\M_norm_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[27]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[27]\,
      R => '0'
    );
\M_norm_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[28]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[28]\,
      R => '0'
    );
\M_norm_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[29]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[29]\,
      R => '0'
    );
\M_norm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[2]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[2]\,
      R => '0'
    );
\M_norm_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[30]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[30]\,
      R => '0'
    );
\M_norm_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[31]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[31]\,
      R => '0'
    );
\M_norm_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[32]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[32]\,
      R => '0'
    );
\M_norm_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[33]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[33]\,
      R => '0'
    );
\M_norm_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[34]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[34]\,
      R => '0'
    );
\M_norm_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[35]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[35]\,
      R => '0'
    );
\M_norm_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[36]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[36]\,
      R => '0'
    );
\M_norm_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[37]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[37]\,
      R => '0'
    );
\M_norm_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[38]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[38]\,
      R => '0'
    );
\M_norm_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[39]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[39]\,
      R => '0'
    );
\M_norm_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[3]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[3]\,
      R => '0'
    );
\M_norm_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[40]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[40]\,
      R => '0'
    );
\M_norm_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[41]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[41]\,
      R => '0'
    );
\M_norm_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[42]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[42]\,
      R => '0'
    );
\M_norm_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[43]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[43]\,
      R => '0'
    );
\M_norm_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[44]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[44]\,
      R => '0'
    );
\M_norm_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[45]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[45]\,
      R => '0'
    );
\M_norm_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[46]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[46]\,
      R => '0'
    );
\M_norm_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[4]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[4]\,
      R => '0'
    );
\M_norm_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[5]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[5]\,
      R => '0'
    );
\M_norm_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[6]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[6]\,
      R => '0'
    );
\M_norm_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[7]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[7]\,
      R => '0'
    );
\M_norm_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[8]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[8]\,
      R => '0'
    );
\M_norm_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[9]_i_1__3_n_0\,
      Q => \M_norm_reg_n_0_[9]\,
      R => '0'
    );
\Product_sgn_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFFFFF60000000"
    )
        port map (
      I0 => B_sgn_reg_n_0,
      I1 => A_sgn,
      I2 => \Product_sgn_i_2__3_n_0\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => Product_sgn,
      O => \Product_sgn_i_1__3_n_0\
    );
\Product_sgn_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000EA0000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => rst_adder_async,
      I4 => \state_reg_n_0_[0]\,
      I5 => \state_reg_n_0_[1]\,
      O => \Product_sgn_i_2__3_n_0\
    );
Product_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Product_sgn_i_1__3_n_0\,
      Q => Product_sgn,
      R => '0'
    );
\_inferred__0/s_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \M_norm_reg_n_0_[2]\,
      I1 => \M_norm_reg_n_0_[3]\,
      I2 => \M_norm_reg_n_0_[0]\,
      I3 => \M_norm_reg_n_0_[1]\,
      I4 => \_inferred__0/s_i_5_n_0\,
      I5 => \_inferred__0/s_i_6_n_0\,
      O => \_inferred__0/s_i_2_n_0\
    );
\_inferred__0/s_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \M_norm_reg_n_0_[8]\,
      I1 => \M_norm_reg_n_0_[9]\,
      I2 => \M_norm_reg_n_0_[6]\,
      I3 => \M_norm_reg_n_0_[7]\,
      I4 => \M_norm_reg_n_0_[5]\,
      I5 => \M_norm_reg_n_0_[4]\,
      O => \_inferred__0/s_i_3_n_0\
    );
\_inferred__0/s_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \M_norm_reg_n_0_[20]\,
      I1 => \M_norm_reg_n_0_[21]\,
      I2 => \M_norm_reg_n_0_[18]\,
      I3 => \M_norm_reg_n_0_[19]\,
      I4 => \M_norm_reg_n_0_[17]\,
      I5 => \M_norm_reg_n_0_[16]\,
      O => \_inferred__0/s_i_5_n_0\
    );
\_inferred__0/s_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \M_norm_reg_n_0_[14]\,
      I1 => \M_norm_reg_n_0_[15]\,
      I2 => \M_norm_reg_n_0_[12]\,
      I3 => \M_norm_reg_n_0_[13]\,
      I4 => \M_norm_reg_n_0_[11]\,
      I5 => \M_norm_reg_n_0_[10]\,
      O => \_inferred__0/s_i_6_n_0\
    );
\done_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFD80000000"
    )
        port map (
      I0 => \state[3]_i_4__3_n_0\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \^mul_done\,
      O => \done_i_1__4_n_0\
    );
done_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_mul,
      D => \done_i_1__4_n_0\,
      Q => \^mul_done\
    );
\eZ[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => E_temp(0),
      I1 => \eZ_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[3]\,
      O => \eZ[0]_i_1__3_n_0\
    );
\eZ[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \eZ_reg_n_0_[0]\,
      I1 => \eZ_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => E_temp(0),
      I4 => E_temp(1),
      O => \eZ[1]_i_1__2_n_0\
    );
\eZ[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A006AFF6AFF6A00"
    )
        port map (
      I0 => \eZ_reg_n_0_[2]\,
      I1 => \eZ_reg_n_0_[1]\,
      I2 => \eZ_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => E_temp(2),
      I5 => \eZ[2]_i_2__2_n_0\,
      O => \eZ[2]_i_1__3_n_0\
    );
\eZ[2]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => E_temp(0),
      I1 => E_temp(1),
      O => \eZ[2]_i_2__2_n_0\
    );
\eZ[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \eZ_reg_n_0_[3]\,
      I1 => \eZ[3]_i_2__2_n_0\,
      I2 => \state_reg_n_0_[3]\,
      I3 => E_temp(3),
      I4 => \eZ[3]_i_3__2_n_0\,
      O => \eZ[3]_i_1__3_n_0\
    );
\eZ[3]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \eZ_reg_n_0_[1]\,
      I1 => \eZ_reg_n_0_[0]\,
      I2 => \eZ_reg_n_0_[2]\,
      O => \eZ[3]_i_2__2_n_0\
    );
\eZ[3]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => E_temp(2),
      I1 => E_temp(1),
      I2 => E_temp(0),
      O => \eZ[3]_i_3__2_n_0\
    );
\eZ[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \eZ_reg_n_0_[4]\,
      I1 => \eZ[4]_i_2__2_n_0\,
      I2 => \state_reg_n_0_[3]\,
      I3 => E_temp(4),
      I4 => \eZ[4]_i_3__2_n_0\,
      O => \eZ[4]_i_1__3_n_0\
    );
\eZ[4]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \eZ_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[2]\,
      I2 => \eZ_reg_n_0_[0]\,
      I3 => \eZ_reg_n_0_[1]\,
      O => \eZ[4]_i_2__2_n_0\
    );
\eZ[4]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => E_temp(3),
      I1 => E_temp(0),
      I2 => E_temp(1),
      I3 => E_temp(2),
      O => \eZ[4]_i_3__2_n_0\
    );
\eZ[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \eZ_reg_n_0_[5]\,
      I1 => \eZ[5]_i_2__2_n_0\,
      I2 => \state_reg_n_0_[3]\,
      I3 => E_temp(5),
      I4 => \eZ[5]_i_3__2_n_0\,
      O => \eZ[5]_i_1__3_n_0\
    );
\eZ[5]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \eZ_reg_n_0_[4]\,
      I1 => \eZ_reg_n_0_[1]\,
      I2 => \eZ_reg_n_0_[0]\,
      I3 => \eZ_reg_n_0_[2]\,
      I4 => \eZ_reg_n_0_[3]\,
      O => \eZ[5]_i_2__2_n_0\
    );
\eZ[5]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => E_temp(4),
      I1 => E_temp(2),
      I2 => E_temp(1),
      I3 => E_temp(0),
      I4 => E_temp(3),
      O => \eZ[5]_i_3__2_n_0\
    );
\eZ[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \eZ_reg_n_0_[6]\,
      I1 => \eZ[7]_i_2__2_n_0\,
      I2 => \state_reg_n_0_[3]\,
      I3 => E_temp(6),
      I4 => \eZ[6]_i_2__3_n_0\,
      O => \eZ[6]_i_1__2_n_0\
    );
\eZ[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => E_temp(5),
      I1 => E_temp(3),
      I2 => E_temp(0),
      I3 => E_temp(1),
      I4 => E_temp(2),
      I5 => E_temp(4),
      O => \eZ[6]_i_2__3_n_0\
    );
\eZ[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AFF6A006A006AFF"
    )
        port map (
      I0 => \eZ_reg_n_0_[7]\,
      I1 => \eZ[7]_i_2__2_n_0\,
      I2 => \eZ_reg_n_0_[6]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => E_temp(7),
      I5 => \eZ[8]_i_3__3_n_0\,
      O => \eZ[7]_i_1__3_n_0\
    );
\eZ[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \eZ_reg_n_0_[5]\,
      I1 => \eZ_reg_n_0_[3]\,
      I2 => \eZ_reg_n_0_[2]\,
      I3 => \eZ_reg_n_0_[0]\,
      I4 => \eZ_reg_n_0_[1]\,
      I5 => \eZ_reg_n_0_[4]\,
      O => \eZ[7]_i_2__2_n_0\
    );
\eZ[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040400000400000"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \M_full_reg[16]_i_2__0_n_0\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => M_full(47),
      O => eZ0
    );
\eZ[8]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F606F60606F"
    )
        port map (
      I0 => \eZ_reg_n_0_[8]\,
      I1 => \state[2]_i_2__2_n_0\,
      I2 => \state_reg_n_0_[3]\,
      I3 => E_temp(8),
      I4 => \eZ[8]_i_3__3_n_0\,
      I5 => E_temp(7),
      O => \eZ[8]_i_2__3_n_0\
    );
\eZ[8]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => E_temp(6),
      I1 => \eZ[6]_i_2__3_n_0\,
      O => \eZ[8]_i_3__3_n_0\
    );
\eZ_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[0]_i_1__3_n_0\,
      Q => \eZ_reg_n_0_[0]\,
      R => '0'
    );
\eZ_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[1]_i_1__2_n_0\,
      Q => \eZ_reg_n_0_[1]\,
      R => '0'
    );
\eZ_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[2]_i_1__3_n_0\,
      Q => \eZ_reg_n_0_[2]\,
      R => '0'
    );
\eZ_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[3]_i_1__3_n_0\,
      Q => \eZ_reg_n_0_[3]\,
      R => '0'
    );
\eZ_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[4]_i_1__3_n_0\,
      Q => \eZ_reg_n_0_[4]\,
      R => '0'
    );
\eZ_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[5]_i_1__3_n_0\,
      Q => \eZ_reg_n_0_[5]\,
      R => '0'
    );
\eZ_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[6]_i_1__2_n_0\,
      Q => \eZ_reg_n_0_[6]\,
      R => '0'
    );
\eZ_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[7]_i_1__3_n_0\,
      Q => \eZ_reg_n_0_[7]\,
      R => '0'
    );
\eZ_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[8]_i_2__3_n_0\,
      Q => \eZ_reg_n_0_[8]\,
      R => '0'
    );
\g_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => p_0_in,
      I1 => \g_i_2__3_n_0\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => g,
      O => \g_i_1__3_n_0\
    );
\g_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EA0000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => rst_adder_async,
      I4 => \state_reg_n_0_[3]\,
      O => \g_i_2__3_n_0\
    );
g_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \g_i_1__3_n_0\,
      Q => g,
      R => '0'
    );
\mant[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \M_norm_reg_n_0_[24]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => mant(0),
      O => \mant[0]_i_1__3_n_0\
    );
\mant[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[34]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__1_n_6\,
      O => \mant[10]_i_1__3_n_0\
    );
\mant[11]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[35]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__1_n_5\,
      O => \mant[11]_i_1__3_n_0\
    );
\mant[12]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[36]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__1_n_4\,
      O => \mant[12]_i_1__3_n_0\
    );
\mant[13]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[37]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__2_n_7\,
      O => \mant[13]_i_1__3_n_0\
    );
\mant[14]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[38]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__2_n_6\,
      O => \mant[14]_i_1__3_n_0\
    );
\mant[15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[39]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__2_n_5\,
      O => \mant[15]_i_1__3_n_0\
    );
\mant[16]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[40]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__2_n_4\,
      O => \mant[16]_i_1__3_n_0\
    );
\mant[17]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[41]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__3_n_7\,
      O => \mant[17]_i_1__3_n_0\
    );
\mant[18]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[42]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__3_n_6\,
      O => \mant[18]_i_1__3_n_0\
    );
\mant[19]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[43]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__3_n_5\,
      O => \mant[19]_i_1__3_n_0\
    );
\mant[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[25]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry_n_7\,
      O => \mant[1]_i_1__3_n_0\
    );
\mant[20]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[44]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__3_n_4\,
      O => \mant[20]_i_1__3_n_0\
    );
\mant[21]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[45]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__4_n_7\,
      O => \mant[21]_i_1__3_n_0\
    );
\mant[22]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222000"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => rst_adder_async,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => \mant[22]_i_3__3_n_0\,
      O => mant0
    );
\mant[22]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[46]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__4_n_6\,
      O => \mant[22]_i_2__3_n_0\
    );
\mant[22]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFF77777777"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => r,
      I3 => g,
      I4 => s_reg_n_0,
      I5 => \state_reg_n_0_[2]\,
      O => \mant[22]_i_3__3_n_0\
    );
\mant[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[26]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry_n_6\,
      O => \mant[2]_i_1__3_n_0\
    );
\mant[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[27]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry_n_5\,
      O => \mant[3]_i_1__3_n_0\
    );
\mant[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[28]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry_n_4\,
      O => \mant[4]_i_1__3_n_0\
    );
\mant[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[29]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__0_n_7\,
      O => \mant[5]_i_1__3_n_0\
    );
\mant[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[30]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__0_n_6\,
      O => \mant[6]_i_1__3_n_0\
    );
\mant[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[31]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__0_n_5\,
      O => \mant[7]_i_1__3_n_0\
    );
\mant[8]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[32]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__0_n_4\,
      O => \mant[8]_i_1__3_n_0\
    );
\mant[9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[33]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__1_n_7\,
      O => \mant[9]_i_1__3_n_0\
    );
\mant_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[0]_i_1__3_n_0\,
      Q => mant(0),
      R => '0'
    );
\mant_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[10]_i_1__3_n_0\,
      Q => mant(10),
      R => '0'
    );
\mant_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[11]_i_1__3_n_0\,
      Q => mant(11),
      R => '0'
    );
\mant_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[12]_i_1__3_n_0\,
      Q => mant(12),
      R => '0'
    );
\mant_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[13]_i_1__3_n_0\,
      Q => mant(13),
      R => '0'
    );
\mant_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[14]_i_1__3_n_0\,
      Q => mant(14),
      R => '0'
    );
\mant_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[15]_i_1__3_n_0\,
      Q => mant(15),
      R => '0'
    );
\mant_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[16]_i_1__3_n_0\,
      Q => mant(16),
      R => '0'
    );
\mant_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[17]_i_1__3_n_0\,
      Q => mant(17),
      R => '0'
    );
\mant_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[18]_i_1__3_n_0\,
      Q => mant(18),
      R => '0'
    );
\mant_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[19]_i_1__3_n_0\,
      Q => mant(19),
      R => '0'
    );
\mant_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[1]_i_1__3_n_0\,
      Q => mant(1),
      R => '0'
    );
\mant_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[20]_i_1__3_n_0\,
      Q => mant(20),
      R => '0'
    );
\mant_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[21]_i_1__3_n_0\,
      Q => mant(21),
      R => '0'
    );
\mant_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[22]_i_2__3_n_0\,
      Q => mant(22),
      R => '0'
    );
\mant_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[2]_i_1__3_n_0\,
      Q => mant(2),
      R => '0'
    );
\mant_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[3]_i_1__3_n_0\,
      Q => mant(3),
      R => '0'
    );
\mant_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[4]_i_1__3_n_0\,
      Q => mant(4),
      R => '0'
    );
\mant_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[5]_i_1__3_n_0\,
      Q => mant(5),
      R => '0'
    );
\mant_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[6]_i_1__3_n_0\,
      Q => mant(6),
      R => '0'
    );
\mant_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[7]_i_1__3_n_0\,
      Q => mant(7),
      R => '0'
    );
\mant_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[8]_i_1__3_n_0\,
      Q => mant(8),
      R => '0'
    );
\mant_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[9]_i_1__3_n_0\,
      Q => mant(9),
      R => '0'
    );
multOp: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000001",
      A(22 downto 0) => B_sgn_reg_0(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_multOp_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"010001001001101111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_multOp_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_multOp_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_multOp_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => A_sgn0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => A_sgn0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_multOp_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_multOp_OVERFLOW_UNCONNECTED,
      P(47) => multOp_n_58,
      P(46) => multOp_n_59,
      P(45) => multOp_n_60,
      P(44) => multOp_n_61,
      P(43) => multOp_n_62,
      P(42) => multOp_n_63,
      P(41) => multOp_n_64,
      P(40) => multOp_n_65,
      P(39) => multOp_n_66,
      P(38) => multOp_n_67,
      P(37) => multOp_n_68,
      P(36) => multOp_n_69,
      P(35) => multOp_n_70,
      P(34) => multOp_n_71,
      P(33) => multOp_n_72,
      P(32) => multOp_n_73,
      P(31) => multOp_n_74,
      P(30) => multOp_n_75,
      P(29) => multOp_n_76,
      P(28) => multOp_n_77,
      P(27) => multOp_n_78,
      P(26) => multOp_n_79,
      P(25) => multOp_n_80,
      P(24) => multOp_n_81,
      P(23) => multOp_n_82,
      P(22) => multOp_n_83,
      P(21) => multOp_n_84,
      P(20) => multOp_n_85,
      P(19) => multOp_n_86,
      P(18) => multOp_n_87,
      P(17) => multOp_n_88,
      P(16) => multOp_n_89,
      P(15) => multOp_n_90,
      P(14) => multOp_n_91,
      P(13) => multOp_n_92,
      P(12) => multOp_n_93,
      P(11) => multOp_n_94,
      P(10) => multOp_n_95,
      P(9) => multOp_n_96,
      P(8) => multOp_n_97,
      P(7) => multOp_n_98,
      P(6) => multOp_n_99,
      P(5) => multOp_n_100,
      P(4) => multOp_n_101,
      P(3) => multOp_n_102,
      P(2) => multOp_n_103,
      P(1) => multOp_n_104,
      P(0) => multOp_n_105,
      PATTERNBDETECT => NLW_multOp_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_multOp_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => multOp_n_106,
      PCOUT(46) => multOp_n_107,
      PCOUT(45) => multOp_n_108,
      PCOUT(44) => multOp_n_109,
      PCOUT(43) => multOp_n_110,
      PCOUT(42) => multOp_n_111,
      PCOUT(41) => multOp_n_112,
      PCOUT(40) => multOp_n_113,
      PCOUT(39) => multOp_n_114,
      PCOUT(38) => multOp_n_115,
      PCOUT(37) => multOp_n_116,
      PCOUT(36) => multOp_n_117,
      PCOUT(35) => multOp_n_118,
      PCOUT(34) => multOp_n_119,
      PCOUT(33) => multOp_n_120,
      PCOUT(32) => multOp_n_121,
      PCOUT(31) => multOp_n_122,
      PCOUT(30) => multOp_n_123,
      PCOUT(29) => multOp_n_124,
      PCOUT(28) => multOp_n_125,
      PCOUT(27) => multOp_n_126,
      PCOUT(26) => multOp_n_127,
      PCOUT(25) => multOp_n_128,
      PCOUT(24) => multOp_n_129,
      PCOUT(23) => multOp_n_130,
      PCOUT(22) => multOp_n_131,
      PCOUT(21) => multOp_n_132,
      PCOUT(20) => multOp_n_133,
      PCOUT(19) => multOp_n_134,
      PCOUT(18) => multOp_n_135,
      PCOUT(17) => multOp_n_136,
      PCOUT(16) => multOp_n_137,
      PCOUT(15) => multOp_n_138,
      PCOUT(14) => multOp_n_139,
      PCOUT(13) => multOp_n_140,
      PCOUT(12) => multOp_n_141,
      PCOUT(11) => multOp_n_142,
      PCOUT(10) => multOp_n_143,
      PCOUT(9) => multOp_n_144,
      PCOUT(8) => multOp_n_145,
      PCOUT(7) => multOp_n_146,
      PCOUT(6) => multOp_n_147,
      PCOUT(5) => multOp_n_148,
      PCOUT(4) => multOp_n_149,
      PCOUT(3) => multOp_n_150,
      PCOUT(2) => multOp_n_151,
      PCOUT(1) => multOp_n_152,
      PCOUT(0) => multOp_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_multOp_UNDERFLOW_UNCONNECTED
    );
\multOp_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => rst_adder_async,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \multOp_i_2__1_n_0\,
      O => A_sgn0
    );
\multOp_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      O => \multOp_i_2__1_n_0\
    );
\plusOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__1/i__carry_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry_n_3\,
      CYINIT => mant(0),
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry_n_4\,
      O(2) => \plusOp_inferred__1/i__carry_n_5\,
      O(1) => \plusOp_inferred__1/i__carry_n_6\,
      O(0) => \plusOp_inferred__1/i__carry_n_7\,
      S(3 downto 0) => mant(4 downto 1)
    );
\plusOp_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__0_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__0_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__0_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__0_n_7\,
      S(3 downto 0) => mant(8 downto 5)
    );
\plusOp_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__1_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__1_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__1_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__1_n_7\,
      S(3 downto 0) => mant(12 downto 9)
    );
\plusOp_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__1_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__2_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__2_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__2_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__2_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__2_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__2_n_7\,
      S(3 downto 0) => mant(16 downto 13)
    );
\plusOp_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__2_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__3_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__3_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__3_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__3_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__3_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__3_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__3_n_7\,
      S(3 downto 0) => mant(20 downto 17)
    );
\plusOp_inferred__1/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__3_n_0\,
      CO(3 downto 1) => \NLW_plusOp_inferred__1/i__carry__4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \plusOp_inferred__1/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_plusOp_inferred__1/i__carry__4_O_UNCONNECTED\(3 downto 2),
      O(1) => \plusOp_inferred__1/i__carry__4_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__4_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => mant(22 downto 21)
    );
\product[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(0),
      O => p_1_in(0)
    );
\product[10]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(10),
      O => p_1_in(10)
    );
\product[11]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(11),
      O => p_1_in(11)
    );
\product[12]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(12),
      O => p_1_in(12)
    );
\product[13]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(13),
      O => p_1_in(13)
    );
\product[14]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(14),
      O => p_1_in(14)
    );
\product[15]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(15),
      O => p_1_in(15)
    );
\product[16]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(16),
      O => p_1_in(16)
    );
\product[17]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(17),
      O => p_1_in(17)
    );
\product[18]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(18),
      O => p_1_in(18)
    );
\product[19]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(19),
      O => p_1_in(19)
    );
\product[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(1),
      O => p_1_in(1)
    );
\product[20]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(20),
      O => p_1_in(20)
    );
\product[21]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(21),
      O => p_1_in(21)
    );
\product[22]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(22),
      O => p_1_in(22)
    );
\product[23]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[0]\,
      O => p_1_in(23)
    );
\product[24]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[1]\,
      O => p_1_in(24)
    );
\product[25]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[2]\,
      O => p_1_in(25)
    );
\product[26]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[3]\,
      O => p_1_in(26)
    );
\product[27]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[4]\,
      O => p_1_in(27)
    );
\product[28]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[5]\,
      O => p_1_in(28)
    );
\product[29]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[6]\,
      O => p_1_in(29)
    );
\product[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(2),
      O => p_1_in(2)
    );
\product[30]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[7]\,
      O => p_1_in(30)
    );
\product[31]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0840"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[3]\,
      O => \product[31]_i_1__3_n_0\
    );
\product[31]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => Product_sgn,
      O => p_1_in(31)
    );
\product[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(3),
      O => p_1_in(3)
    );
\product[4]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(4),
      O => p_1_in(4)
    );
\product[5]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(5),
      O => p_1_in(5)
    );
\product[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(6),
      O => p_1_in(6)
    );
\product[7]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(7),
      O => p_1_in(7)
    );
\product[8]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(8),
      O => p_1_in(8)
    );
\product[9]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(9),
      O => p_1_in(9)
    );
\product_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(0),
      Q => \product_reg[31]_0\(0)
    );
\product_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(10),
      Q => \product_reg[31]_0\(7)
    );
\product_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(11),
      Q => weight_adjustment_value(11)
    );
\product_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(12),
      Q => \product_reg[31]_0\(8)
    );
\product_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(13),
      Q => weight_adjustment_value(13)
    );
\product_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(14),
      Q => weight_adjustment_value(14)
    );
\product_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(15),
      Q => weight_adjustment_value(15)
    );
\product_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(16),
      Q => weight_adjustment_value(16)
    );
\product_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(17),
      Q => weight_adjustment_value(17)
    );
\product_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(18),
      Q => \product_reg[31]_0\(9)
    );
\product_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(19),
      Q => \product_reg[31]_0\(10)
    );
\product_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(1),
      Q => \product_reg[31]_0\(1)
    );
\product_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(20),
      Q => \product_reg[31]_0\(11)
    );
\product_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(21),
      Q => \product_reg[31]_0\(12)
    );
\product_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(22),
      Q => \product_reg[31]_0\(13)
    );
\product_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(23),
      Q => \product_reg[31]_0\(14)
    );
\product_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(24),
      Q => \product_reg[31]_0\(15)
    );
\product_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(25),
      Q => \product_reg[31]_0\(16)
    );
\product_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(26),
      Q => \product_reg[31]_0\(17)
    );
\product_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(27),
      Q => \product_reg[31]_0\(18)
    );
\product_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(28),
      Q => \product_reg[31]_0\(19)
    );
\product_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(29),
      Q => \product_reg[31]_0\(20)
    );
\product_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(2),
      Q => \product_reg[31]_0\(2)
    );
\product_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(30),
      Q => \product_reg[31]_0\(21)
    );
\product_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(31),
      Q => \product_reg[31]_0\(22)
    );
\product_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(3),
      Q => \product_reg[31]_0\(3)
    );
\product_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(4),
      Q => weight_adjustment_value(4)
    );
\product_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(5),
      Q => \product_reg[31]_0\(4)
    );
\product_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(6),
      Q => weight_adjustment_value(6)
    );
\product_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(7),
      Q => \product_reg[31]_0\(5)
    );
\product_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(8),
      Q => \product_reg[31]_0\(6)
    );
\product_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__3_n_0\,
      CLR => rst_mul,
      D => p_1_in(9),
      Q => weight_adjustment_value(9)
    );
\r_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \M_norm_reg_n_0_[22]\,
      I1 => \g_i_2__3_n_0\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => r,
      O => \r_i_1__3_n_0\
    );
r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \r_i_1__3_n_0\,
      Q => r,
      R => '0'
    );
\s_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \_inferred__0/s_i_2_n_0\,
      I1 => \_inferred__0/s_i_3_n_0\,
      I2 => g0,
      I3 => s_reg_n_0,
      O => \s_i_1__3_n_0\
    );
\s_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \M_full_reg[16]_i_2__0_n_0\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[2]\,
      O => g0
    );
s_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \s_i_1__3_n_0\,
      Q => s_reg_n_0,
      R => '0'
    );
\state[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4444444CCCCFFFC"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state[0]_i_2__2_n_0\,
      I2 => \state[3]_i_4__3_n_0\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => state(0)
    );
\state[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state[1]_i_4__0_n_0\,
      I1 => \state[1]_i_3__2_n_0\,
      O => \state[0]_i_2__2_n_0\
    );
\state[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFFFF55D0F0FF50"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state[1]_i_2__2_n_0\,
      I2 => \state[1]_i_3__2_n_0\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state[1]_i_4__0_n_0\,
      O => state(1)
    );
\state[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \state_reg_n_0_[2]\,
      O => \state[1]_i_2__2_n_0\
    );
\state[1]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state[3]_i_5__1_n_0\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[2]\,
      O => \state[1]_i_3__2_n_0\
    );
\state[1]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state[2]_i_4__2_n_0\,
      I3 => \state_reg_n_0_[0]\,
      O => \state[1]_i_4__0_n_0\
    );
\state[2]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => B_sgn_reg_0(5),
      I1 => B_sgn_reg_0(2),
      I2 => B_sgn_reg_0(1),
      I3 => B_sgn_reg_0(15),
      O => \state[2]_i_10__2_n_0\
    );
\state[2]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => B_sgn_reg_0(23),
      I1 => B_sgn_reg_0(7),
      I2 => B_sgn_reg_0(25),
      I3 => B_sgn_reg_0(13),
      O => \state[2]_i_11__2_n_0\
    );
\state[2]_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => B_sgn_reg_0(17),
      I1 => B_sgn_reg_0(3),
      I2 => B_sgn_reg_0(4),
      I3 => B_sgn_reg_0(0),
      O => \state[2]_i_12__2_n_0\
    );
\state[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55005700"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state[2]_i_2__2_n_0\,
      I2 => \eZ_reg_n_0_[8]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \state[2]_i_3__2_n_0\,
      O => state(2)
    );
\state[2]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \eZ_reg_n_0_[7]\,
      I1 => \eZ[7]_i_2__2_n_0\,
      I2 => \eZ_reg_n_0_[6]\,
      O => \state[2]_i_2__2_n_0\
    );
\state[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCBC3030CCCC3000"
    )
        port map (
      I0 => \state[3]_i_4__3_n_0\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state[2]_i_4__2_n_0\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \state_reg_n_0_[0]\,
      O => \state[2]_i_3__2_n_0\
    );
\state[2]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \state[2]_i_5__2_n_0\,
      I1 => \state[2]_i_6__2_n_0\,
      I2 => \state[2]_i_7__2_n_0\,
      I3 => \state[2]_i_8__2_n_0\,
      O => \state[2]_i_4__2_n_0\
    );
\state[2]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => B_sgn_reg_0(8),
      I1 => B_sgn_reg_0(28),
      I2 => B_sgn_reg_0(11),
      I3 => B_sgn_reg_0(24),
      I4 => \state[2]_i_9__2_n_0\,
      O => \state[2]_i_5__2_n_0\
    );
\state[2]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => B_sgn_reg_0(22),
      I1 => B_sgn_reg_0(16),
      I2 => B_sgn_reg_0(10),
      I3 => B_sgn_reg_0(31),
      I4 => \state[2]_i_10__2_n_0\,
      O => \state[2]_i_6__2_n_0\
    );
\state[2]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => B_sgn_reg_0(12),
      I1 => B_sgn_reg_0(6),
      I2 => B_sgn_reg_0(21),
      I3 => B_sgn_reg_0(19),
      I4 => \state[2]_i_11__2_n_0\,
      O => \state[2]_i_7__2_n_0\
    );
\state[2]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => B_sgn_reg_0(20),
      I1 => B_sgn_reg_0(18),
      I2 => B_sgn_reg_0(9),
      I3 => B_sgn_reg_0(29),
      I4 => \state[2]_i_12__2_n_0\,
      O => \state[2]_i_8__2_n_0\
    );
\state[2]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => B_sgn_reg_0(26),
      I1 => B_sgn_reg_0(14),
      I2 => B_sgn_reg_0(30),
      I3 => B_sgn_reg_0(27),
      O => \state[2]_i_9__2_n_0\
    );
\state[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state[3]_i_4__3_n_0\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[2]\,
      O => \state[3]_i_1__3_n_0\
    );
\state[3]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFFFFAF00A000"
    )
        port map (
      I0 => \state[3]_i_5__1_n_0\,
      I1 => \state[3]_i_4__3_n_0\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \state_reg_n_0_[3]\,
      O => state(3)
    );
\state[3]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF15"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => rst_adder_async,
      O => rst_mul
    );
\state[3]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      O => \state[3]_i_4__3_n_0\
    );
\state[3]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state[3]_i_6__0_n_0\,
      I2 => \eZ_reg_n_0_[2]\,
      I3 => \eZ_reg_n_0_[7]\,
      I4 => \eZ_reg_n_0_[3]\,
      O => \state[3]_i_5__1_n_0\
    );
\state[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \eZ_reg_n_0_[1]\,
      I1 => \eZ_reg_n_0_[0]\,
      I2 => \eZ_reg_n_0_[4]\,
      I3 => \eZ_reg_n_0_[6]\,
      I4 => \eZ_reg_n_0_[8]\,
      I5 => \eZ_reg_n_0_[5]\,
      O => \state[3]_i_6__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \state[3]_i_1__3_n_0\,
      CLR => rst_mul,
      D => state(0),
      Q => \state_reg_n_0_[0]\
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \state[3]_i_1__3_n_0\,
      CLR => rst_mul,
      D => state(1),
      Q => \state_reg_n_0_[1]\
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \state[3]_i_1__3_n_0\,
      CLR => rst_mul,
      D => state(2),
      Q => \state_reg_n_0_[2]\
    );
\state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \state[3]_i_1__3_n_0\,
      CLR => rst_mul,
      D => state(3),
      Q => \state_reg_n_0_[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Control_0_0_FPU_multiplier_7 is
  port (
    rate : out STD_LOGIC_VECTOR ( 0 to 0 );
    mul_done : out STD_LOGIC;
    \product_reg[17]_0\ : out STD_LOGIC;
    \product_reg[31]_0\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    \product_reg[16]_0\ : out STD_LOGIC;
    \product_reg[15]_0\ : out STD_LOGIC;
    \product_reg[14]_0\ : out STD_LOGIC;
    \product_reg[13]_0\ : out STD_LOGIC;
    \product_reg[11]_0\ : out STD_LOGIC;
    \product_reg[9]_0\ : out STD_LOGIC;
    \product_reg[6]_0\ : out STD_LOGIC;
    \product_reg[4]_0\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    B_sgn_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rst_adder_async : in STD_LOGIC;
    desired_point_type : in STD_LOGIC;
    \B_mantissa_reg[17]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Control_0_0_FPU_multiplier_7 : entity is "FPU_multiplier";
end design_1_Control_0_0_FPU_multiplier_7;

architecture STRUCTURE of design_1_Control_0_0_FPU_multiplier_7 is
  signal A_sgn : STD_LOGIC;
  signal A_sgn0 : STD_LOGIC;
  signal B_exp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B_sgn_reg_n_0 : STD_LOGIC;
  signal E_temp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \E_temp[4]_i_2_n_0\ : STD_LOGIC;
  signal \E_temp[4]_i_3_n_0\ : STD_LOGIC;
  signal \E_temp[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \E_temp[8]_i_3_n_0\ : STD_LOGIC;
  signal \E_temp[8]_i_4_n_0\ : STD_LOGIC;
  signal \E_temp_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \E_temp_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \E_temp_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \E_temp_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \E_temp_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \E_temp_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal M_full : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal M_full0 : STD_LOGIC;
  signal M_full_reg0 : STD_LOGIC;
  signal \M_full_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \M_full_reg_reg__0\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \M_norm[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[32]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[33]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[34]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[35]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[36]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[37]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[38]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[39]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[40]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[41]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[42]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[43]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[44]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[45]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[46]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[0]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[10]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[11]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[12]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[13]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[14]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[15]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[16]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[17]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[18]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[19]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[1]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[20]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[21]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[22]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[24]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[25]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[26]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[27]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[28]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[29]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[2]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[30]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[31]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[32]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[33]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[34]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[35]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[36]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[37]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[38]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[39]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[3]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[40]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[41]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[42]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[43]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[44]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[45]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[46]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[4]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[5]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[6]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[7]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[8]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[9]\ : STD_LOGIC;
  signal Product_sgn : STD_LOGIC;
  signal \Product_sgn_i_1__2_n_0\ : STD_LOGIC;
  signal \Product_sgn_i_2__2_n_0\ : STD_LOGIC;
  signal \_inferred__0/s_i_2_n_0\ : STD_LOGIC;
  signal \_inferred__0/s_i_3_n_0\ : STD_LOGIC;
  signal \_inferred__0/s_i_5_n_0\ : STD_LOGIC;
  signal \_inferred__0/s_i_6_n_0\ : STD_LOGIC;
  signal \done_i_1__3_n_0\ : STD_LOGIC;
  signal eZ0 : STD_LOGIC;
  signal \eZ[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \eZ[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \eZ[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \eZ[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \eZ[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \eZ[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \eZ[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \eZ[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \eZ[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \eZ[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \eZ[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \eZ[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \eZ[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \eZ[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \eZ[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \eZ[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \eZ[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \eZ[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \eZ[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \eZ_reg_n_0_[0]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[1]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[2]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[3]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[4]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[5]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[6]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[7]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[8]\ : STD_LOGIC;
  signal g : STD_LOGIC;
  signal g0 : STD_LOGIC;
  signal \g_i_1__2_n_0\ : STD_LOGIC;
  signal \g_i_2__2_n_0\ : STD_LOGIC;
  signal mant : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal mant0 : STD_LOGIC;
  signal \mant[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \mant[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \mant[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \mant[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \mant[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \mant[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \mant[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \mant[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \mant[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \mant[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \mant[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \mant[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \mant[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \mant[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \mant[22]_i_2__2_n_0\ : STD_LOGIC;
  signal \mant[22]_i_3__2_n_0\ : STD_LOGIC;
  signal \mant[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \mant[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \mant[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \mant[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \mant[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \mant[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \mant[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \mant[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \^mul_done\ : STD_LOGIC;
  signal \multOp_i_2__0_n_0\ : STD_LOGIC;
  signal multOp_n_100 : STD_LOGIC;
  signal multOp_n_101 : STD_LOGIC;
  signal multOp_n_102 : STD_LOGIC;
  signal multOp_n_103 : STD_LOGIC;
  signal multOp_n_104 : STD_LOGIC;
  signal multOp_n_105 : STD_LOGIC;
  signal multOp_n_106 : STD_LOGIC;
  signal multOp_n_107 : STD_LOGIC;
  signal multOp_n_108 : STD_LOGIC;
  signal multOp_n_109 : STD_LOGIC;
  signal multOp_n_110 : STD_LOGIC;
  signal multOp_n_111 : STD_LOGIC;
  signal multOp_n_112 : STD_LOGIC;
  signal multOp_n_113 : STD_LOGIC;
  signal multOp_n_114 : STD_LOGIC;
  signal multOp_n_115 : STD_LOGIC;
  signal multOp_n_116 : STD_LOGIC;
  signal multOp_n_117 : STD_LOGIC;
  signal multOp_n_118 : STD_LOGIC;
  signal multOp_n_119 : STD_LOGIC;
  signal multOp_n_120 : STD_LOGIC;
  signal multOp_n_121 : STD_LOGIC;
  signal multOp_n_122 : STD_LOGIC;
  signal multOp_n_123 : STD_LOGIC;
  signal multOp_n_124 : STD_LOGIC;
  signal multOp_n_125 : STD_LOGIC;
  signal multOp_n_126 : STD_LOGIC;
  signal multOp_n_127 : STD_LOGIC;
  signal multOp_n_128 : STD_LOGIC;
  signal multOp_n_129 : STD_LOGIC;
  signal multOp_n_130 : STD_LOGIC;
  signal multOp_n_131 : STD_LOGIC;
  signal multOp_n_132 : STD_LOGIC;
  signal multOp_n_133 : STD_LOGIC;
  signal multOp_n_134 : STD_LOGIC;
  signal multOp_n_135 : STD_LOGIC;
  signal multOp_n_136 : STD_LOGIC;
  signal multOp_n_137 : STD_LOGIC;
  signal multOp_n_138 : STD_LOGIC;
  signal multOp_n_139 : STD_LOGIC;
  signal multOp_n_140 : STD_LOGIC;
  signal multOp_n_141 : STD_LOGIC;
  signal multOp_n_142 : STD_LOGIC;
  signal multOp_n_143 : STD_LOGIC;
  signal multOp_n_144 : STD_LOGIC;
  signal multOp_n_145 : STD_LOGIC;
  signal multOp_n_146 : STD_LOGIC;
  signal multOp_n_147 : STD_LOGIC;
  signal multOp_n_148 : STD_LOGIC;
  signal multOp_n_149 : STD_LOGIC;
  signal multOp_n_150 : STD_LOGIC;
  signal multOp_n_151 : STD_LOGIC;
  signal multOp_n_152 : STD_LOGIC;
  signal multOp_n_153 : STD_LOGIC;
  signal multOp_n_58 : STD_LOGIC;
  signal multOp_n_59 : STD_LOGIC;
  signal multOp_n_60 : STD_LOGIC;
  signal multOp_n_61 : STD_LOGIC;
  signal multOp_n_62 : STD_LOGIC;
  signal multOp_n_63 : STD_LOGIC;
  signal multOp_n_64 : STD_LOGIC;
  signal multOp_n_65 : STD_LOGIC;
  signal multOp_n_66 : STD_LOGIC;
  signal multOp_n_67 : STD_LOGIC;
  signal multOp_n_68 : STD_LOGIC;
  signal multOp_n_69 : STD_LOGIC;
  signal multOp_n_70 : STD_LOGIC;
  signal multOp_n_71 : STD_LOGIC;
  signal multOp_n_72 : STD_LOGIC;
  signal multOp_n_73 : STD_LOGIC;
  signal multOp_n_74 : STD_LOGIC;
  signal multOp_n_75 : STD_LOGIC;
  signal multOp_n_76 : STD_LOGIC;
  signal multOp_n_77 : STD_LOGIC;
  signal multOp_n_78 : STD_LOGIC;
  signal multOp_n_79 : STD_LOGIC;
  signal multOp_n_80 : STD_LOGIC;
  signal multOp_n_81 : STD_LOGIC;
  signal multOp_n_82 : STD_LOGIC;
  signal multOp_n_83 : STD_LOGIC;
  signal multOp_n_84 : STD_LOGIC;
  signal multOp_n_85 : STD_LOGIC;
  signal multOp_n_86 : STD_LOGIC;
  signal multOp_n_87 : STD_LOGIC;
  signal multOp_n_88 : STD_LOGIC;
  signal multOp_n_89 : STD_LOGIC;
  signal multOp_n_90 : STD_LOGIC;
  signal multOp_n_91 : STD_LOGIC;
  signal multOp_n_92 : STD_LOGIC;
  signal multOp_n_93 : STD_LOGIC;
  signal multOp_n_94 : STD_LOGIC;
  signal multOp_n_95 : STD_LOGIC;
  signal multOp_n_96 : STD_LOGIC;
  signal multOp_n_97 : STD_LOGIC;
  signal multOp_n_98 : STD_LOGIC;
  signal multOp_n_99 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \plusOp_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__4_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__4_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \product[31]_i_1__2_n_0\ : STD_LOGIC;
  signal r : STD_LOGIC;
  signal \r_i_1__2_n_0\ : STD_LOGIC;
  signal \^rate\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_mul : STD_LOGIC;
  signal \s_i_1__2_n_0\ : STD_LOGIC;
  signal s_reg_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \state[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_10__1_n_0\ : STD_LOGIC;
  signal \state[2]_i_11__1_n_0\ : STD_LOGIC;
  signal \state[2]_i_12__1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \state[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \state[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \state[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \state[2]_i_6__1_n_0\ : STD_LOGIC;
  signal \state[2]_i_7__1_n_0\ : STD_LOGIC;
  signal \state[2]_i_8__1_n_0\ : STD_LOGIC;
  signal \state[2]_i_9__1_n_0\ : STD_LOGIC;
  signal \state[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \state[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \state[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \state[3]_i_6_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_n_0_[3]\ : STD_LOGIC;
  signal weight_adjustment_value : STD_LOGIC_VECTOR ( 17 downto 4 );
  signal \NLW_E_temp_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_E_temp_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_M_full_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_M_full_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_M_full_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_M_full_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_M_full_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_multOp_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_multOp_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_multOp_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_inferred__1/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_plusOp_inferred__1/i__carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_2__2\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_2__2\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_2__2\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \B_mantissa[15]_i_2__2\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_2__2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \B_mantissa[17]_i_2__2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \B_mantissa[6]_i_2__1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_2__2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \M_full_reg[16]_i_2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \M_norm[10]_i_1__2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \M_norm[11]_i_1__2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \M_norm[12]_i_1__2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \M_norm[13]_i_1__2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \M_norm[14]_i_1__2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \M_norm[15]_i_1__2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \M_norm[16]_i_1__2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \M_norm[17]_i_1__2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \M_norm[18]_i_1__2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \M_norm[19]_i_1__2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \M_norm[1]_i_1__2\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \M_norm[20]_i_1__2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \M_norm[21]_i_1__2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \M_norm[22]_i_1__2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \M_norm[23]_i_1__2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \M_norm[24]_i_1__2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \M_norm[25]_i_1__2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \M_norm[26]_i_1__2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \M_norm[27]_i_1__2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \M_norm[28]_i_1__2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \M_norm[29]_i_1__2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \M_norm[2]_i_1__2\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \M_norm[30]_i_1__2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \M_norm[31]_i_1__2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \M_norm[32]_i_1__2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \M_norm[33]_i_1__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \M_norm[34]_i_1__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \M_norm[35]_i_1__2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \M_norm[36]_i_1__2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \M_norm[37]_i_1__2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \M_norm[38]_i_1__2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \M_norm[39]_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \M_norm[3]_i_1__2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \M_norm[40]_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \M_norm[41]_i_1__2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \M_norm[42]_i_1__2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \M_norm[43]_i_1__2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \M_norm[44]_i_1__2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \M_norm[45]_i_1__2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \M_norm[46]_i_1__2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \M_norm[4]_i_1__2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \M_norm[5]_i_1__2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \M_norm[6]_i_1__2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \M_norm[7]_i_1__2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \M_norm[8]_i_1__2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \M_norm[9]_i_1__2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \eZ[0]_i_1__2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \eZ[1]_i_1__1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \eZ[2]_i_2__1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \eZ[3]_i_2__1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \eZ[3]_i_3__1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \eZ[4]_i_2__1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \eZ[4]_i_3__1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \eZ[5]_i_2__1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \eZ[5]_i_3__1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \eZ[6]_i_1__1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \eZ[8]_i_3__2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \g_i_2__2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \mant[10]_i_1__2\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \mant[11]_i_1__2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \mant[12]_i_1__2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \mant[13]_i_1__2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \mant[14]_i_1__2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \mant[15]_i_1__2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \mant[16]_i_1__2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \mant[17]_i_1__2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \mant[18]_i_1__2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \mant[19]_i_1__2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \mant[1]_i_1__2\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \mant[20]_i_1__2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \mant[21]_i_1__2\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \mant[22]_i_2__2\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \mant[2]_i_1__2\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \mant[3]_i_1__2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \mant[4]_i_1__2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \mant[5]_i_1__2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \mant[6]_i_1__2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \mant[7]_i_1__2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \mant[8]_i_1__2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \mant[9]_i_1__2\ : label is "soft_lutpair288";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of multOp : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \multOp_i_2__0\ : label is "soft_lutpair249";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \plusOp_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \plusOp_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \plusOp_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \plusOp_inferred__1/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \plusOp_inferred__1/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \plusOp_inferred__1/i__carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \product[10]_i_1__2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \product[11]_i_1__2\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \product[12]_i_1__2\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \product[13]_i_1__2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \product[14]_i_1__2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \product[15]_i_1__2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \product[16]_i_1__2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \product[17]_i_1__2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \product[18]_i_1__2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \product[19]_i_1__2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \product[1]_i_1__2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \product[20]_i_1__2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \product[21]_i_1__2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \product[22]_i_1__2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \product[23]_i_1__2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \product[24]_i_1__2\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \product[25]_i_1__2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \product[26]_i_1__2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \product[27]_i_1__2\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \product[28]_i_1__2\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \product[29]_i_1__2\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \product[2]_i_1__2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \product[30]_i_1__2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \product[31]_i_2__2\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \product[3]_i_1__2\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \product[4]_i_1__2\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \product[5]_i_1__2\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \product[6]_i_1__2\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \product[7]_i_1__2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \product[8]_i_1__2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \product[9]_i_1__2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \s_i_4__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \state[1]_i_2__1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \state[1]_i_3__1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \state[2]_i_2__1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \state[3]_i_4__2\ : label is "soft_lutpair254";
begin
  mul_done <= \^mul_done\;
  rate(0) <= \^rate\(0);
\A_sgn_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => desired_point_type,
      O => \^rate\(0)
    );
A_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => \^rate\(0),
      Q => A_sgn,
      R => '0'
    );
\B_exp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(23),
      Q => B_exp(0),
      R => '0'
    );
\B_exp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(24),
      Q => B_exp(1),
      R => '0'
    );
\B_exp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(25),
      Q => B_exp(2),
      R => '0'
    );
\B_exp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(26),
      Q => B_exp(3),
      R => '0'
    );
\B_exp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(27),
      Q => B_exp(4),
      R => '0'
    );
\B_exp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(28),
      Q => B_exp(5),
      R => '0'
    );
\B_exp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(29),
      Q => B_exp(6),
      R => '0'
    );
\B_exp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(30),
      Q => B_exp(7),
      R => '0'
    );
\B_mantissa[11]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(11),
      I1 => \B_mantissa_reg[17]\(0),
      O => \product_reg[11]_0\
    );
\B_mantissa[13]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(13),
      I1 => \B_mantissa_reg[17]\(0),
      O => \product_reg[13]_0\
    );
\B_mantissa[14]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(14),
      I1 => \B_mantissa_reg[17]\(0),
      O => \product_reg[14]_0\
    );
\B_mantissa[15]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(15),
      I1 => \B_mantissa_reg[17]\(0),
      O => \product_reg[15]_0\
    );
\B_mantissa[16]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(16),
      I1 => \B_mantissa_reg[17]\(0),
      O => \product_reg[16]_0\
    );
\B_mantissa[17]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(17),
      I1 => \B_mantissa_reg[17]\(0),
      O => \product_reg[17]_0\
    );
\B_mantissa[4]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(4),
      I1 => \B_mantissa_reg[17]\(0),
      O => \product_reg[4]_0\
    );
\B_mantissa[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(6),
      I1 => \B_mantissa_reg[17]\(0),
      O => \product_reg[6]_0\
    );
\B_mantissa[9]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(9),
      I1 => \B_mantissa_reg[17]\(0),
      O => \product_reg[9]_0\
    );
B_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => A_sgn0,
      D => B_sgn_reg_0(31),
      Q => B_sgn_reg_n_0,
      R => '0'
    );
\E_temp[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => B_exp(0),
      O => plusOp(0)
    );
\E_temp[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => B_exp(4),
      O => \E_temp[4]_i_2_n_0\
    );
\E_temp[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => B_exp(2),
      O => \E_temp[4]_i_3_n_0\
    );
\E_temp[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \M_full_reg[16]_i_2_n_0\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[2]\,
      O => \E_temp[8]_i_1__1_n_0\
    );
\E_temp[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => B_exp(6),
      O => \E_temp[8]_i_3_n_0\
    );
\E_temp[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => B_exp(5),
      O => \E_temp[8]_i_4_n_0\
    );
\E_temp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \E_temp[8]_i_1__1_n_0\,
      D => plusOp(0),
      Q => E_temp(0),
      R => '0'
    );
\E_temp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \E_temp[8]_i_1__1_n_0\,
      D => plusOp(1),
      Q => E_temp(1),
      R => '0'
    );
\E_temp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \E_temp[8]_i_1__1_n_0\,
      D => plusOp(2),
      Q => E_temp(2),
      R => '0'
    );
\E_temp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \E_temp[8]_i_1__1_n_0\,
      D => plusOp(3),
      Q => E_temp(3),
      R => '0'
    );
\E_temp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \E_temp[8]_i_1__1_n_0\,
      D => plusOp(4),
      Q => E_temp(4),
      R => '0'
    );
\E_temp_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \E_temp_reg[4]_i_1_n_0\,
      CO(2) => \E_temp_reg[4]_i_1_n_1\,
      CO(1) => \E_temp_reg[4]_i_1_n_2\,
      CO(0) => \E_temp_reg[4]_i_1_n_3\,
      CYINIT => B_exp(0),
      DI(3 downto 0) => B"1010",
      O(3 downto 0) => plusOp(4 downto 1),
      S(3) => \E_temp[4]_i_2_n_0\,
      S(2) => B_exp(3),
      S(1) => \E_temp[4]_i_3_n_0\,
      S(0) => B_exp(1)
    );
\E_temp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \E_temp[8]_i_1__1_n_0\,
      D => plusOp(5),
      Q => E_temp(5),
      R => '0'
    );
\E_temp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \E_temp[8]_i_1__1_n_0\,
      D => plusOp(6),
      Q => E_temp(6),
      R => '0'
    );
\E_temp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \E_temp[8]_i_1__1_n_0\,
      D => plusOp(7),
      Q => E_temp(7),
      R => '0'
    );
\E_temp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \E_temp[8]_i_1__1_n_0\,
      D => plusOp(8),
      Q => E_temp(8),
      R => '0'
    );
\E_temp_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \E_temp_reg[4]_i_1_n_0\,
      CO(3) => plusOp(8),
      CO(2) => \NLW_E_temp_reg[8]_i_2_CO_UNCONNECTED\(2),
      CO(1) => \E_temp_reg[8]_i_2_n_2\,
      CO(0) => \E_temp_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3) => \NLW_E_temp_reg[8]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(7 downto 5),
      S(3) => '1',
      S(2) => B_exp(7),
      S(1) => \E_temp[8]_i_3_n_0\,
      S(0) => \E_temp[8]_i_4_n_0\
    );
\M_full[47]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \M_full_reg[16]_i_2_n_0\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      O => M_full0
    );
\M_full_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(0),
      Q => M_full(0),
      R => '0'
    );
\M_full_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(10),
      Q => M_full(10),
      R => '0'
    );
\M_full_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(11),
      Q => M_full(11),
      R => '0'
    );
\M_full_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(12),
      Q => M_full(12),
      R => '0'
    );
\M_full_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(13),
      Q => M_full(13),
      R => '0'
    );
\M_full_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(14),
      Q => M_full(14),
      R => '0'
    );
\M_full_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(15),
      Q => M_full(15),
      R => '0'
    );
\M_full_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(16),
      Q => M_full(16),
      R => '0'
    );
\M_full_reg[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \M_full_reg[16]_i_2_n_0\,
      O => M_full_reg0
    );
\M_full_reg[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => rst_adder_async,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      O => \M_full_reg[16]_i_2_n_0\
    );
\M_full_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(17),
      Q => M_full(17),
      R => '0'
    );
\M_full_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(18),
      Q => M_full(18),
      R => '0'
    );
\M_full_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(19),
      Q => M_full(19),
      R => '0'
    );
\M_full_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(1),
      Q => M_full(1),
      R => '0'
    );
\M_full_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(20),
      Q => M_full(20),
      R => '0'
    );
\M_full_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(21),
      Q => M_full(21),
      R => '0'
    );
\M_full_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(22),
      Q => M_full(22),
      R => '0'
    );
\M_full_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(23),
      Q => M_full(23),
      R => '0'
    );
\M_full_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(24),
      Q => M_full(24),
      R => '0'
    );
\M_full_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(25),
      Q => M_full(25),
      R => '0'
    );
\M_full_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(26),
      Q => M_full(26),
      R => '0'
    );
\M_full_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(27),
      Q => M_full(27),
      R => '0'
    );
\M_full_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(28),
      Q => M_full(28),
      R => '0'
    );
\M_full_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(29),
      Q => M_full(29),
      R => '0'
    );
\M_full_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(2),
      Q => M_full(2),
      R => '0'
    );
\M_full_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(30),
      Q => M_full(30),
      R => '0'
    );
\M_full_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(31),
      Q => M_full(31),
      R => '0'
    );
\M_full_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(32),
      Q => M_full(32),
      R => '0'
    );
\M_full_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(33),
      Q => M_full(33),
      R => '0'
    );
\M_full_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(34),
      Q => M_full(34),
      R => '0'
    );
\M_full_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(35),
      Q => M_full(35),
      R => '0'
    );
\M_full_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(36),
      Q => M_full(36),
      R => '0'
    );
\M_full_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(37),
      Q => M_full(37),
      R => '0'
    );
\M_full_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(38),
      Q => M_full(38),
      R => '0'
    );
\M_full_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(39),
      Q => M_full(39),
      R => '0'
    );
\M_full_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(3),
      Q => M_full(3),
      R => '0'
    );
\M_full_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(40),
      Q => M_full(40),
      R => '0'
    );
\M_full_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(41),
      Q => M_full(41),
      R => '0'
    );
\M_full_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(42),
      Q => M_full(42),
      R => '0'
    );
\M_full_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(43),
      Q => M_full(43),
      R => '0'
    );
\M_full_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(44),
      Q => M_full(44),
      R => '0'
    );
\M_full_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(45),
      Q => M_full(45),
      R => '0'
    );
\M_full_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(46),
      Q => M_full(46),
      R => '0'
    );
\M_full_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(47),
      Q => M_full(47),
      R => '0'
    );
\M_full_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(4),
      Q => M_full(4),
      R => '0'
    );
\M_full_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(5),
      Q => M_full(5),
      R => '0'
    );
\M_full_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(6),
      Q => M_full(6),
      R => '0'
    );
\M_full_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(7),
      Q => M_full(7),
      R => '0'
    );
\M_full_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(8),
      Q => M_full(8),
      R => '0'
    );
\M_full_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_full_reg_reg__0\(9),
      Q => M_full(9),
      R => '0'
    );
M_full_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000001",
      A(22 downto 0) => B_sgn_reg_0(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_M_full_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001000001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_M_full_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_M_full_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_M_full_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => A_sgn0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => A_sgn0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => M_full_reg0,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_M_full_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_M_full_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_M_full_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 0) => \M_full_reg_reg__0\(47 downto 17),
      PATTERNBDETECT => NLW_M_full_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_M_full_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => multOp_n_106,
      PCIN(46) => multOp_n_107,
      PCIN(45) => multOp_n_108,
      PCIN(44) => multOp_n_109,
      PCIN(43) => multOp_n_110,
      PCIN(42) => multOp_n_111,
      PCIN(41) => multOp_n_112,
      PCIN(40) => multOp_n_113,
      PCIN(39) => multOp_n_114,
      PCIN(38) => multOp_n_115,
      PCIN(37) => multOp_n_116,
      PCIN(36) => multOp_n_117,
      PCIN(35) => multOp_n_118,
      PCIN(34) => multOp_n_119,
      PCIN(33) => multOp_n_120,
      PCIN(32) => multOp_n_121,
      PCIN(31) => multOp_n_122,
      PCIN(30) => multOp_n_123,
      PCIN(29) => multOp_n_124,
      PCIN(28) => multOp_n_125,
      PCIN(27) => multOp_n_126,
      PCIN(26) => multOp_n_127,
      PCIN(25) => multOp_n_128,
      PCIN(24) => multOp_n_129,
      PCIN(23) => multOp_n_130,
      PCIN(22) => multOp_n_131,
      PCIN(21) => multOp_n_132,
      PCIN(20) => multOp_n_133,
      PCIN(19) => multOp_n_134,
      PCIN(18) => multOp_n_135,
      PCIN(17) => multOp_n_136,
      PCIN(16) => multOp_n_137,
      PCIN(15) => multOp_n_138,
      PCIN(14) => multOp_n_139,
      PCIN(13) => multOp_n_140,
      PCIN(12) => multOp_n_141,
      PCIN(11) => multOp_n_142,
      PCIN(10) => multOp_n_143,
      PCIN(9) => multOp_n_144,
      PCIN(8) => multOp_n_145,
      PCIN(7) => multOp_n_146,
      PCIN(6) => multOp_n_147,
      PCIN(5) => multOp_n_148,
      PCIN(4) => multOp_n_149,
      PCIN(3) => multOp_n_150,
      PCIN(2) => multOp_n_151,
      PCIN(1) => multOp_n_152,
      PCIN(0) => multOp_n_153,
      PCOUT(47 downto 0) => NLW_M_full_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_M_full_reg_reg_UNDERFLOW_UNCONNECTED
    );
\M_full_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_105,
      Q => \M_full_reg_reg__0\(0),
      R => '0'
    );
\M_full_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_95,
      Q => \M_full_reg_reg__0\(10),
      R => '0'
    );
\M_full_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_94,
      Q => \M_full_reg_reg__0\(11),
      R => '0'
    );
\M_full_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_93,
      Q => \M_full_reg_reg__0\(12),
      R => '0'
    );
\M_full_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_92,
      Q => \M_full_reg_reg__0\(13),
      R => '0'
    );
\M_full_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_91,
      Q => \M_full_reg_reg__0\(14),
      R => '0'
    );
\M_full_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_90,
      Q => \M_full_reg_reg__0\(15),
      R => '0'
    );
\M_full_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_89,
      Q => \M_full_reg_reg__0\(16),
      R => '0'
    );
\M_full_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_104,
      Q => \M_full_reg_reg__0\(1),
      R => '0'
    );
\M_full_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_103,
      Q => \M_full_reg_reg__0\(2),
      R => '0'
    );
\M_full_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_102,
      Q => \M_full_reg_reg__0\(3),
      R => '0'
    );
\M_full_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_101,
      Q => \M_full_reg_reg__0\(4),
      R => '0'
    );
\M_full_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_100,
      Q => \M_full_reg_reg__0\(5),
      R => '0'
    );
\M_full_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_99,
      Q => \M_full_reg_reg__0\(6),
      R => '0'
    );
\M_full_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_98,
      Q => \M_full_reg_reg__0\(7),
      R => '0'
    );
\M_full_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_97,
      Q => \M_full_reg_reg__0\(8),
      R => '0'
    );
\M_full_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full_reg0,
      D => multOp_n_96,
      Q => \M_full_reg_reg__0\(9),
      R => '0'
    );
\M_norm[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => M_full(47),
      I1 => M_full(0),
      O => \M_norm[0]_i_1__2_n_0\
    );
\M_norm[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(10),
      I1 => M_full(47),
      I2 => M_full(9),
      O => \M_norm[10]_i_1__2_n_0\
    );
\M_norm[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(11),
      I1 => M_full(47),
      I2 => M_full(10),
      O => \M_norm[11]_i_1__2_n_0\
    );
\M_norm[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(12),
      I1 => M_full(47),
      I2 => M_full(11),
      O => \M_norm[12]_i_1__2_n_0\
    );
\M_norm[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(13),
      I1 => M_full(47),
      I2 => M_full(12),
      O => \M_norm[13]_i_1__2_n_0\
    );
\M_norm[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(14),
      I1 => M_full(47),
      I2 => M_full(13),
      O => \M_norm[14]_i_1__2_n_0\
    );
\M_norm[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(15),
      I1 => M_full(47),
      I2 => M_full(14),
      O => \M_norm[15]_i_1__2_n_0\
    );
\M_norm[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(16),
      I1 => M_full(47),
      I2 => M_full(15),
      O => \M_norm[16]_i_1__2_n_0\
    );
\M_norm[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(17),
      I1 => M_full(47),
      I2 => M_full(16),
      O => \M_norm[17]_i_1__2_n_0\
    );
\M_norm[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(18),
      I1 => M_full(47),
      I2 => M_full(17),
      O => \M_norm[18]_i_1__2_n_0\
    );
\M_norm[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(19),
      I1 => M_full(47),
      I2 => M_full(18),
      O => \M_norm[19]_i_1__2_n_0\
    );
\M_norm[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(1),
      I1 => M_full(47),
      I2 => M_full(0),
      O => \M_norm[1]_i_1__2_n_0\
    );
\M_norm[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(20),
      I1 => M_full(47),
      I2 => M_full(19),
      O => \M_norm[20]_i_1__2_n_0\
    );
\M_norm[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(21),
      I1 => M_full(47),
      I2 => M_full(20),
      O => \M_norm[21]_i_1__2_n_0\
    );
\M_norm[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(22),
      I1 => M_full(47),
      I2 => M_full(21),
      O => \M_norm[22]_i_1__2_n_0\
    );
\M_norm[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(23),
      I1 => M_full(47),
      I2 => M_full(22),
      O => \M_norm[23]_i_1__2_n_0\
    );
\M_norm[24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(24),
      I1 => M_full(47),
      I2 => M_full(23),
      O => \M_norm[24]_i_1__2_n_0\
    );
\M_norm[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(25),
      I1 => M_full(47),
      I2 => M_full(24),
      O => \M_norm[25]_i_1__2_n_0\
    );
\M_norm[26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(26),
      I1 => M_full(47),
      I2 => M_full(25),
      O => \M_norm[26]_i_1__2_n_0\
    );
\M_norm[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(27),
      I1 => M_full(47),
      I2 => M_full(26),
      O => \M_norm[27]_i_1__2_n_0\
    );
\M_norm[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(28),
      I1 => M_full(47),
      I2 => M_full(27),
      O => \M_norm[28]_i_1__2_n_0\
    );
\M_norm[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(29),
      I1 => M_full(47),
      I2 => M_full(28),
      O => \M_norm[29]_i_1__2_n_0\
    );
\M_norm[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(2),
      I1 => M_full(47),
      I2 => M_full(1),
      O => \M_norm[2]_i_1__2_n_0\
    );
\M_norm[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(30),
      I1 => M_full(47),
      I2 => M_full(29),
      O => \M_norm[30]_i_1__2_n_0\
    );
\M_norm[31]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(31),
      I1 => M_full(47),
      I2 => M_full(30),
      O => \M_norm[31]_i_1__2_n_0\
    );
\M_norm[32]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(32),
      I1 => M_full(47),
      I2 => M_full(31),
      O => \M_norm[32]_i_1__2_n_0\
    );
\M_norm[33]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(33),
      I1 => M_full(47),
      I2 => M_full(32),
      O => \M_norm[33]_i_1__2_n_0\
    );
\M_norm[34]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(34),
      I1 => M_full(47),
      I2 => M_full(33),
      O => \M_norm[34]_i_1__2_n_0\
    );
\M_norm[35]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(35),
      I1 => M_full(47),
      I2 => M_full(34),
      O => \M_norm[35]_i_1__2_n_0\
    );
\M_norm[36]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(36),
      I1 => M_full(47),
      I2 => M_full(35),
      O => \M_norm[36]_i_1__2_n_0\
    );
\M_norm[37]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(37),
      I1 => M_full(47),
      I2 => M_full(36),
      O => \M_norm[37]_i_1__2_n_0\
    );
\M_norm[38]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(38),
      I1 => M_full(47),
      I2 => M_full(37),
      O => \M_norm[38]_i_1__2_n_0\
    );
\M_norm[39]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(39),
      I1 => M_full(47),
      I2 => M_full(38),
      O => \M_norm[39]_i_1__2_n_0\
    );
\M_norm[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(3),
      I1 => M_full(47),
      I2 => M_full(2),
      O => \M_norm[3]_i_1__2_n_0\
    );
\M_norm[40]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(40),
      I1 => M_full(47),
      I2 => M_full(39),
      O => \M_norm[40]_i_1__2_n_0\
    );
\M_norm[41]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(41),
      I1 => M_full(47),
      I2 => M_full(40),
      O => \M_norm[41]_i_1__2_n_0\
    );
\M_norm[42]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(42),
      I1 => M_full(47),
      I2 => M_full(41),
      O => \M_norm[42]_i_1__2_n_0\
    );
\M_norm[43]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(43),
      I1 => M_full(47),
      I2 => M_full(42),
      O => \M_norm[43]_i_1__2_n_0\
    );
\M_norm[44]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(44),
      I1 => M_full(47),
      I2 => M_full(43),
      O => \M_norm[44]_i_1__2_n_0\
    );
\M_norm[45]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(45),
      I1 => M_full(47),
      I2 => M_full(44),
      O => \M_norm[45]_i_1__2_n_0\
    );
\M_norm[46]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(46),
      I1 => M_full(47),
      I2 => M_full(45),
      O => \M_norm[46]_i_1__2_n_0\
    );
\M_norm[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(4),
      I1 => M_full(47),
      I2 => M_full(3),
      O => \M_norm[4]_i_1__2_n_0\
    );
\M_norm[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(5),
      I1 => M_full(47),
      I2 => M_full(4),
      O => \M_norm[5]_i_1__2_n_0\
    );
\M_norm[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(6),
      I1 => M_full(47),
      I2 => M_full(5),
      O => \M_norm[6]_i_1__2_n_0\
    );
\M_norm[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(7),
      I1 => M_full(47),
      I2 => M_full(6),
      O => \M_norm[7]_i_1__2_n_0\
    );
\M_norm[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(8),
      I1 => M_full(47),
      I2 => M_full(7),
      O => \M_norm[8]_i_1__2_n_0\
    );
\M_norm[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(9),
      I1 => M_full(47),
      I2 => M_full(8),
      O => \M_norm[9]_i_1__2_n_0\
    );
\M_norm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[0]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[0]\,
      R => '0'
    );
\M_norm_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[10]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[10]\,
      R => '0'
    );
\M_norm_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[11]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[11]\,
      R => '0'
    );
\M_norm_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[12]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[12]\,
      R => '0'
    );
\M_norm_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[13]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[13]\,
      R => '0'
    );
\M_norm_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[14]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[14]\,
      R => '0'
    );
\M_norm_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[15]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[15]\,
      R => '0'
    );
\M_norm_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[16]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[16]\,
      R => '0'
    );
\M_norm_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[17]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[17]\,
      R => '0'
    );
\M_norm_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[18]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[18]\,
      R => '0'
    );
\M_norm_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[19]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[19]\,
      R => '0'
    );
\M_norm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[1]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[1]\,
      R => '0'
    );
\M_norm_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[20]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[20]\,
      R => '0'
    );
\M_norm_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[21]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[21]\,
      R => '0'
    );
\M_norm_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[22]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[22]\,
      R => '0'
    );
\M_norm_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[23]_i_1__2_n_0\,
      Q => p_0_in,
      R => '0'
    );
\M_norm_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[24]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[24]\,
      R => '0'
    );
\M_norm_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[25]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[25]\,
      R => '0'
    );
\M_norm_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[26]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[26]\,
      R => '0'
    );
\M_norm_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[27]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[27]\,
      R => '0'
    );
\M_norm_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[28]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[28]\,
      R => '0'
    );
\M_norm_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[29]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[29]\,
      R => '0'
    );
\M_norm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[2]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[2]\,
      R => '0'
    );
\M_norm_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[30]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[30]\,
      R => '0'
    );
\M_norm_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[31]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[31]\,
      R => '0'
    );
\M_norm_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[32]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[32]\,
      R => '0'
    );
\M_norm_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[33]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[33]\,
      R => '0'
    );
\M_norm_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[34]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[34]\,
      R => '0'
    );
\M_norm_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[35]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[35]\,
      R => '0'
    );
\M_norm_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[36]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[36]\,
      R => '0'
    );
\M_norm_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[37]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[37]\,
      R => '0'
    );
\M_norm_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[38]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[38]\,
      R => '0'
    );
\M_norm_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[39]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[39]\,
      R => '0'
    );
\M_norm_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[3]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[3]\,
      R => '0'
    );
\M_norm_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[40]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[40]\,
      R => '0'
    );
\M_norm_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[41]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[41]\,
      R => '0'
    );
\M_norm_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[42]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[42]\,
      R => '0'
    );
\M_norm_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[43]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[43]\,
      R => '0'
    );
\M_norm_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[44]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[44]\,
      R => '0'
    );
\M_norm_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[45]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[45]\,
      R => '0'
    );
\M_norm_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[46]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[46]\,
      R => '0'
    );
\M_norm_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[4]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[4]\,
      R => '0'
    );
\M_norm_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[5]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[5]\,
      R => '0'
    );
\M_norm_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[6]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[6]\,
      R => '0'
    );
\M_norm_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[7]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[7]\,
      R => '0'
    );
\M_norm_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[8]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[8]\,
      R => '0'
    );
\M_norm_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => M_full0,
      D => \M_norm[9]_i_1__2_n_0\,
      Q => \M_norm_reg_n_0_[9]\,
      R => '0'
    );
\Product_sgn_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFFFFF60000000"
    )
        port map (
      I0 => B_sgn_reg_n_0,
      I1 => A_sgn,
      I2 => \Product_sgn_i_2__2_n_0\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => Product_sgn,
      O => \Product_sgn_i_1__2_n_0\
    );
\Product_sgn_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000EA0000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => rst_adder_async,
      I4 => \state_reg_n_0_[0]\,
      I5 => \state_reg_n_0_[1]\,
      O => \Product_sgn_i_2__2_n_0\
    );
Product_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Product_sgn_i_1__2_n_0\,
      Q => Product_sgn,
      R => '0'
    );
\_inferred__0/s_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \M_norm_reg_n_0_[2]\,
      I1 => \M_norm_reg_n_0_[3]\,
      I2 => \M_norm_reg_n_0_[0]\,
      I3 => \M_norm_reg_n_0_[1]\,
      I4 => \_inferred__0/s_i_5_n_0\,
      I5 => \_inferred__0/s_i_6_n_0\,
      O => \_inferred__0/s_i_2_n_0\
    );
\_inferred__0/s_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \M_norm_reg_n_0_[8]\,
      I1 => \M_norm_reg_n_0_[9]\,
      I2 => \M_norm_reg_n_0_[6]\,
      I3 => \M_norm_reg_n_0_[7]\,
      I4 => \M_norm_reg_n_0_[5]\,
      I5 => \M_norm_reg_n_0_[4]\,
      O => \_inferred__0/s_i_3_n_0\
    );
\_inferred__0/s_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \M_norm_reg_n_0_[20]\,
      I1 => \M_norm_reg_n_0_[21]\,
      I2 => \M_norm_reg_n_0_[18]\,
      I3 => \M_norm_reg_n_0_[19]\,
      I4 => \M_norm_reg_n_0_[17]\,
      I5 => \M_norm_reg_n_0_[16]\,
      O => \_inferred__0/s_i_5_n_0\
    );
\_inferred__0/s_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \M_norm_reg_n_0_[14]\,
      I1 => \M_norm_reg_n_0_[15]\,
      I2 => \M_norm_reg_n_0_[12]\,
      I3 => \M_norm_reg_n_0_[13]\,
      I4 => \M_norm_reg_n_0_[11]\,
      I5 => \M_norm_reg_n_0_[10]\,
      O => \_inferred__0/s_i_6_n_0\
    );
\done_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFD80000000"
    )
        port map (
      I0 => \state[3]_i_4__2_n_0\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \^mul_done\,
      O => \done_i_1__3_n_0\
    );
done_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_mul,
      D => \done_i_1__3_n_0\,
      Q => \^mul_done\
    );
\eZ[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => E_temp(0),
      I1 => \eZ_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[3]\,
      O => \eZ[0]_i_1__2_n_0\
    );
\eZ[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \eZ_reg_n_0_[0]\,
      I1 => \eZ_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => E_temp(0),
      I4 => E_temp(1),
      O => \eZ[1]_i_1__1_n_0\
    );
\eZ[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A006AFF6AFF6A00"
    )
        port map (
      I0 => \eZ_reg_n_0_[2]\,
      I1 => \eZ_reg_n_0_[1]\,
      I2 => \eZ_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => E_temp(2),
      I5 => \eZ[2]_i_2__1_n_0\,
      O => \eZ[2]_i_1__2_n_0\
    );
\eZ[2]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => E_temp(0),
      I1 => E_temp(1),
      O => \eZ[2]_i_2__1_n_0\
    );
\eZ[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \eZ_reg_n_0_[3]\,
      I1 => \eZ[3]_i_2__1_n_0\,
      I2 => \state_reg_n_0_[3]\,
      I3 => E_temp(3),
      I4 => \eZ[3]_i_3__1_n_0\,
      O => \eZ[3]_i_1__2_n_0\
    );
\eZ[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \eZ_reg_n_0_[1]\,
      I1 => \eZ_reg_n_0_[0]\,
      I2 => \eZ_reg_n_0_[2]\,
      O => \eZ[3]_i_2__1_n_0\
    );
\eZ[3]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => E_temp(2),
      I1 => E_temp(1),
      I2 => E_temp(0),
      O => \eZ[3]_i_3__1_n_0\
    );
\eZ[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \eZ_reg_n_0_[4]\,
      I1 => \eZ[4]_i_2__1_n_0\,
      I2 => \state_reg_n_0_[3]\,
      I3 => E_temp(4),
      I4 => \eZ[4]_i_3__1_n_0\,
      O => \eZ[4]_i_1__2_n_0\
    );
\eZ[4]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \eZ_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[2]\,
      I2 => \eZ_reg_n_0_[0]\,
      I3 => \eZ_reg_n_0_[1]\,
      O => \eZ[4]_i_2__1_n_0\
    );
\eZ[4]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => E_temp(3),
      I1 => E_temp(0),
      I2 => E_temp(1),
      I3 => E_temp(2),
      O => \eZ[4]_i_3__1_n_0\
    );
\eZ[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \eZ_reg_n_0_[5]\,
      I1 => \eZ[5]_i_2__1_n_0\,
      I2 => \state_reg_n_0_[3]\,
      I3 => E_temp(5),
      I4 => \eZ[5]_i_3__1_n_0\,
      O => \eZ[5]_i_1__2_n_0\
    );
\eZ[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \eZ_reg_n_0_[4]\,
      I1 => \eZ_reg_n_0_[1]\,
      I2 => \eZ_reg_n_0_[0]\,
      I3 => \eZ_reg_n_0_[2]\,
      I4 => \eZ_reg_n_0_[3]\,
      O => \eZ[5]_i_2__1_n_0\
    );
\eZ[5]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => E_temp(4),
      I1 => E_temp(2),
      I2 => E_temp(1),
      I3 => E_temp(0),
      I4 => E_temp(3),
      O => \eZ[5]_i_3__1_n_0\
    );
\eZ[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \eZ_reg_n_0_[6]\,
      I1 => \eZ[7]_i_2__1_n_0\,
      I2 => \state_reg_n_0_[3]\,
      I3 => E_temp(6),
      I4 => \eZ[6]_i_2__2_n_0\,
      O => \eZ[6]_i_1__1_n_0\
    );
\eZ[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => E_temp(5),
      I1 => E_temp(3),
      I2 => E_temp(0),
      I3 => E_temp(1),
      I4 => E_temp(2),
      I5 => E_temp(4),
      O => \eZ[6]_i_2__2_n_0\
    );
\eZ[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AFF6A006A006AFF"
    )
        port map (
      I0 => \eZ_reg_n_0_[7]\,
      I1 => \eZ[7]_i_2__1_n_0\,
      I2 => \eZ_reg_n_0_[6]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => E_temp(7),
      I5 => \eZ[8]_i_3__2_n_0\,
      O => \eZ[7]_i_1__2_n_0\
    );
\eZ[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \eZ_reg_n_0_[5]\,
      I1 => \eZ_reg_n_0_[3]\,
      I2 => \eZ_reg_n_0_[2]\,
      I3 => \eZ_reg_n_0_[0]\,
      I4 => \eZ_reg_n_0_[1]\,
      I5 => \eZ_reg_n_0_[4]\,
      O => \eZ[7]_i_2__1_n_0\
    );
\eZ[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040400000400000"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \M_full_reg[16]_i_2_n_0\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => M_full(47),
      O => eZ0
    );
\eZ[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F606F60606F"
    )
        port map (
      I0 => \eZ_reg_n_0_[8]\,
      I1 => \state[2]_i_2__1_n_0\,
      I2 => \state_reg_n_0_[3]\,
      I3 => E_temp(8),
      I4 => \eZ[8]_i_3__2_n_0\,
      I5 => E_temp(7),
      O => \eZ[8]_i_2__2_n_0\
    );
\eZ[8]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => E_temp(6),
      I1 => \eZ[6]_i_2__2_n_0\,
      O => \eZ[8]_i_3__2_n_0\
    );
\eZ_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[0]_i_1__2_n_0\,
      Q => \eZ_reg_n_0_[0]\,
      R => '0'
    );
\eZ_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[1]_i_1__1_n_0\,
      Q => \eZ_reg_n_0_[1]\,
      R => '0'
    );
\eZ_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[2]_i_1__2_n_0\,
      Q => \eZ_reg_n_0_[2]\,
      R => '0'
    );
\eZ_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[3]_i_1__2_n_0\,
      Q => \eZ_reg_n_0_[3]\,
      R => '0'
    );
\eZ_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[4]_i_1__2_n_0\,
      Q => \eZ_reg_n_0_[4]\,
      R => '0'
    );
\eZ_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[5]_i_1__2_n_0\,
      Q => \eZ_reg_n_0_[5]\,
      R => '0'
    );
\eZ_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[6]_i_1__1_n_0\,
      Q => \eZ_reg_n_0_[6]\,
      R => '0'
    );
\eZ_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[7]_i_1__2_n_0\,
      Q => \eZ_reg_n_0_[7]\,
      R => '0'
    );
\eZ_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[8]_i_2__2_n_0\,
      Q => \eZ_reg_n_0_[8]\,
      R => '0'
    );
\g_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => p_0_in,
      I1 => \g_i_2__2_n_0\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => g,
      O => \g_i_1__2_n_0\
    );
\g_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EA0000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => rst_adder_async,
      I4 => \state_reg_n_0_[3]\,
      O => \g_i_2__2_n_0\
    );
g_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \g_i_1__2_n_0\,
      Q => g,
      R => '0'
    );
\mant[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \M_norm_reg_n_0_[24]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => mant(0),
      O => \mant[0]_i_1__2_n_0\
    );
\mant[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[34]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__1_n_6\,
      O => \mant[10]_i_1__2_n_0\
    );
\mant[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[35]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__1_n_5\,
      O => \mant[11]_i_1__2_n_0\
    );
\mant[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[36]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__1_n_4\,
      O => \mant[12]_i_1__2_n_0\
    );
\mant[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[37]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__2_n_7\,
      O => \mant[13]_i_1__2_n_0\
    );
\mant[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[38]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__2_n_6\,
      O => \mant[14]_i_1__2_n_0\
    );
\mant[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[39]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__2_n_5\,
      O => \mant[15]_i_1__2_n_0\
    );
\mant[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[40]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__2_n_4\,
      O => \mant[16]_i_1__2_n_0\
    );
\mant[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[41]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__3_n_7\,
      O => \mant[17]_i_1__2_n_0\
    );
\mant[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[42]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__3_n_6\,
      O => \mant[18]_i_1__2_n_0\
    );
\mant[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[43]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__3_n_5\,
      O => \mant[19]_i_1__2_n_0\
    );
\mant[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[25]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry_n_7\,
      O => \mant[1]_i_1__2_n_0\
    );
\mant[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[44]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__3_n_4\,
      O => \mant[20]_i_1__2_n_0\
    );
\mant[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[45]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__4_n_7\,
      O => \mant[21]_i_1__2_n_0\
    );
\mant[22]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222000"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => rst_adder_async,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => \mant[22]_i_3__2_n_0\,
      O => mant0
    );
\mant[22]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[46]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__4_n_6\,
      O => \mant[22]_i_2__2_n_0\
    );
\mant[22]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFF77777777"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => r,
      I3 => g,
      I4 => s_reg_n_0,
      I5 => \state_reg_n_0_[2]\,
      O => \mant[22]_i_3__2_n_0\
    );
\mant[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[26]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry_n_6\,
      O => \mant[2]_i_1__2_n_0\
    );
\mant[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[27]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry_n_5\,
      O => \mant[3]_i_1__2_n_0\
    );
\mant[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[28]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry_n_4\,
      O => \mant[4]_i_1__2_n_0\
    );
\mant[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[29]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__0_n_7\,
      O => \mant[5]_i_1__2_n_0\
    );
\mant[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[30]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__0_n_6\,
      O => \mant[6]_i_1__2_n_0\
    );
\mant[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[31]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__0_n_5\,
      O => \mant[7]_i_1__2_n_0\
    );
\mant[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[32]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__0_n_4\,
      O => \mant[8]_i_1__2_n_0\
    );
\mant[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[33]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__1_n_7\,
      O => \mant[9]_i_1__2_n_0\
    );
\mant_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[0]_i_1__2_n_0\,
      Q => mant(0),
      R => '0'
    );
\mant_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[10]_i_1__2_n_0\,
      Q => mant(10),
      R => '0'
    );
\mant_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[11]_i_1__2_n_0\,
      Q => mant(11),
      R => '0'
    );
\mant_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[12]_i_1__2_n_0\,
      Q => mant(12),
      R => '0'
    );
\mant_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[13]_i_1__2_n_0\,
      Q => mant(13),
      R => '0'
    );
\mant_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[14]_i_1__2_n_0\,
      Q => mant(14),
      R => '0'
    );
\mant_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[15]_i_1__2_n_0\,
      Q => mant(15),
      R => '0'
    );
\mant_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[16]_i_1__2_n_0\,
      Q => mant(16),
      R => '0'
    );
\mant_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[17]_i_1__2_n_0\,
      Q => mant(17),
      R => '0'
    );
\mant_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[18]_i_1__2_n_0\,
      Q => mant(18),
      R => '0'
    );
\mant_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[19]_i_1__2_n_0\,
      Q => mant(19),
      R => '0'
    );
\mant_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[1]_i_1__2_n_0\,
      Q => mant(1),
      R => '0'
    );
\mant_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[20]_i_1__2_n_0\,
      Q => mant(20),
      R => '0'
    );
\mant_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[21]_i_1__2_n_0\,
      Q => mant(21),
      R => '0'
    );
\mant_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[22]_i_2__2_n_0\,
      Q => mant(22),
      R => '0'
    );
\mant_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[2]_i_1__2_n_0\,
      Q => mant(2),
      R => '0'
    );
\mant_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[3]_i_1__2_n_0\,
      Q => mant(3),
      R => '0'
    );
\mant_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[4]_i_1__2_n_0\,
      Q => mant(4),
      R => '0'
    );
\mant_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[5]_i_1__2_n_0\,
      Q => mant(5),
      R => '0'
    );
\mant_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[6]_i_1__2_n_0\,
      Q => mant(6),
      R => '0'
    );
\mant_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[7]_i_1__2_n_0\,
      Q => mant(7),
      R => '0'
    );
\mant_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[8]_i_1__2_n_0\,
      Q => mant(8),
      R => '0'
    );
\mant_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[9]_i_1__2_n_0\,
      Q => mant(9),
      R => '0'
    );
multOp: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 23) => B"0000001",
      A(22 downto 0) => B_sgn_reg_0(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_multOp_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"010001001001101111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_multOp_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_multOp_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_multOp_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => A_sgn0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => A_sgn0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_multOp_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_multOp_OVERFLOW_UNCONNECTED,
      P(47) => multOp_n_58,
      P(46) => multOp_n_59,
      P(45) => multOp_n_60,
      P(44) => multOp_n_61,
      P(43) => multOp_n_62,
      P(42) => multOp_n_63,
      P(41) => multOp_n_64,
      P(40) => multOp_n_65,
      P(39) => multOp_n_66,
      P(38) => multOp_n_67,
      P(37) => multOp_n_68,
      P(36) => multOp_n_69,
      P(35) => multOp_n_70,
      P(34) => multOp_n_71,
      P(33) => multOp_n_72,
      P(32) => multOp_n_73,
      P(31) => multOp_n_74,
      P(30) => multOp_n_75,
      P(29) => multOp_n_76,
      P(28) => multOp_n_77,
      P(27) => multOp_n_78,
      P(26) => multOp_n_79,
      P(25) => multOp_n_80,
      P(24) => multOp_n_81,
      P(23) => multOp_n_82,
      P(22) => multOp_n_83,
      P(21) => multOp_n_84,
      P(20) => multOp_n_85,
      P(19) => multOp_n_86,
      P(18) => multOp_n_87,
      P(17) => multOp_n_88,
      P(16) => multOp_n_89,
      P(15) => multOp_n_90,
      P(14) => multOp_n_91,
      P(13) => multOp_n_92,
      P(12) => multOp_n_93,
      P(11) => multOp_n_94,
      P(10) => multOp_n_95,
      P(9) => multOp_n_96,
      P(8) => multOp_n_97,
      P(7) => multOp_n_98,
      P(6) => multOp_n_99,
      P(5) => multOp_n_100,
      P(4) => multOp_n_101,
      P(3) => multOp_n_102,
      P(2) => multOp_n_103,
      P(1) => multOp_n_104,
      P(0) => multOp_n_105,
      PATTERNBDETECT => NLW_multOp_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_multOp_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => multOp_n_106,
      PCOUT(46) => multOp_n_107,
      PCOUT(45) => multOp_n_108,
      PCOUT(44) => multOp_n_109,
      PCOUT(43) => multOp_n_110,
      PCOUT(42) => multOp_n_111,
      PCOUT(41) => multOp_n_112,
      PCOUT(40) => multOp_n_113,
      PCOUT(39) => multOp_n_114,
      PCOUT(38) => multOp_n_115,
      PCOUT(37) => multOp_n_116,
      PCOUT(36) => multOp_n_117,
      PCOUT(35) => multOp_n_118,
      PCOUT(34) => multOp_n_119,
      PCOUT(33) => multOp_n_120,
      PCOUT(32) => multOp_n_121,
      PCOUT(31) => multOp_n_122,
      PCOUT(30) => multOp_n_123,
      PCOUT(29) => multOp_n_124,
      PCOUT(28) => multOp_n_125,
      PCOUT(27) => multOp_n_126,
      PCOUT(26) => multOp_n_127,
      PCOUT(25) => multOp_n_128,
      PCOUT(24) => multOp_n_129,
      PCOUT(23) => multOp_n_130,
      PCOUT(22) => multOp_n_131,
      PCOUT(21) => multOp_n_132,
      PCOUT(20) => multOp_n_133,
      PCOUT(19) => multOp_n_134,
      PCOUT(18) => multOp_n_135,
      PCOUT(17) => multOp_n_136,
      PCOUT(16) => multOp_n_137,
      PCOUT(15) => multOp_n_138,
      PCOUT(14) => multOp_n_139,
      PCOUT(13) => multOp_n_140,
      PCOUT(12) => multOp_n_141,
      PCOUT(11) => multOp_n_142,
      PCOUT(10) => multOp_n_143,
      PCOUT(9) => multOp_n_144,
      PCOUT(8) => multOp_n_145,
      PCOUT(7) => multOp_n_146,
      PCOUT(6) => multOp_n_147,
      PCOUT(5) => multOp_n_148,
      PCOUT(4) => multOp_n_149,
      PCOUT(3) => multOp_n_150,
      PCOUT(2) => multOp_n_151,
      PCOUT(1) => multOp_n_152,
      PCOUT(0) => multOp_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_multOp_UNDERFLOW_UNCONNECTED
    );
\multOp_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => rst_adder_async,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \multOp_i_2__0_n_0\,
      O => A_sgn0
    );
\multOp_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      O => \multOp_i_2__0_n_0\
    );
\plusOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__1/i__carry_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry_n_3\,
      CYINIT => mant(0),
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry_n_4\,
      O(2) => \plusOp_inferred__1/i__carry_n_5\,
      O(1) => \plusOp_inferred__1/i__carry_n_6\,
      O(0) => \plusOp_inferred__1/i__carry_n_7\,
      S(3 downto 0) => mant(4 downto 1)
    );
\plusOp_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__0_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__0_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__0_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__0_n_7\,
      S(3 downto 0) => mant(8 downto 5)
    );
\plusOp_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__1_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__1_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__1_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__1_n_7\,
      S(3 downto 0) => mant(12 downto 9)
    );
\plusOp_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__1_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__2_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__2_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__2_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__2_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__2_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__2_n_7\,
      S(3 downto 0) => mant(16 downto 13)
    );
\plusOp_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__2_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__3_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__3_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__3_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__3_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__3_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__3_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__3_n_7\,
      S(3 downto 0) => mant(20 downto 17)
    );
\plusOp_inferred__1/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__3_n_0\,
      CO(3 downto 1) => \NLW_plusOp_inferred__1/i__carry__4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \plusOp_inferred__1/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_plusOp_inferred__1/i__carry__4_O_UNCONNECTED\(3 downto 2),
      O(1) => \plusOp_inferred__1/i__carry__4_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__4_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => mant(22 downto 21)
    );
\product[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(0),
      O => p_1_in(0)
    );
\product[10]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(10),
      O => p_1_in(10)
    );
\product[11]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(11),
      O => p_1_in(11)
    );
\product[12]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(12),
      O => p_1_in(12)
    );
\product[13]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(13),
      O => p_1_in(13)
    );
\product[14]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(14),
      O => p_1_in(14)
    );
\product[15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(15),
      O => p_1_in(15)
    );
\product[16]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(16),
      O => p_1_in(16)
    );
\product[17]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(17),
      O => p_1_in(17)
    );
\product[18]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(18),
      O => p_1_in(18)
    );
\product[19]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(19),
      O => p_1_in(19)
    );
\product[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(1),
      O => p_1_in(1)
    );
\product[20]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(20),
      O => p_1_in(20)
    );
\product[21]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(21),
      O => p_1_in(21)
    );
\product[22]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(22),
      O => p_1_in(22)
    );
\product[23]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[0]\,
      O => p_1_in(23)
    );
\product[24]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[1]\,
      O => p_1_in(24)
    );
\product[25]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[2]\,
      O => p_1_in(25)
    );
\product[26]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[3]\,
      O => p_1_in(26)
    );
\product[27]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[4]\,
      O => p_1_in(27)
    );
\product[28]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[5]\,
      O => p_1_in(28)
    );
\product[29]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[6]\,
      O => p_1_in(29)
    );
\product[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(2),
      O => p_1_in(2)
    );
\product[30]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[7]\,
      O => p_1_in(30)
    );
\product[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0840"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[3]\,
      O => \product[31]_i_1__2_n_0\
    );
\product[31]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => Product_sgn,
      O => p_1_in(31)
    );
\product[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(3),
      O => p_1_in(3)
    );
\product[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(4),
      O => p_1_in(4)
    );
\product[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(5),
      O => p_1_in(5)
    );
\product[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(6),
      O => p_1_in(6)
    );
\product[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(7),
      O => p_1_in(7)
    );
\product[8]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(8),
      O => p_1_in(8)
    );
\product[9]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(9),
      O => p_1_in(9)
    );
\product_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(0),
      Q => \product_reg[31]_0\(0)
    );
\product_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(10),
      Q => \product_reg[31]_0\(7)
    );
\product_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(11),
      Q => weight_adjustment_value(11)
    );
\product_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(12),
      Q => \product_reg[31]_0\(8)
    );
\product_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(13),
      Q => weight_adjustment_value(13)
    );
\product_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(14),
      Q => weight_adjustment_value(14)
    );
\product_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(15),
      Q => weight_adjustment_value(15)
    );
\product_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(16),
      Q => weight_adjustment_value(16)
    );
\product_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(17),
      Q => weight_adjustment_value(17)
    );
\product_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(18),
      Q => \product_reg[31]_0\(9)
    );
\product_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(19),
      Q => \product_reg[31]_0\(10)
    );
\product_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(1),
      Q => \product_reg[31]_0\(1)
    );
\product_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(20),
      Q => \product_reg[31]_0\(11)
    );
\product_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(21),
      Q => \product_reg[31]_0\(12)
    );
\product_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(22),
      Q => \product_reg[31]_0\(13)
    );
\product_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(23),
      Q => \product_reg[31]_0\(14)
    );
\product_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(24),
      Q => \product_reg[31]_0\(15)
    );
\product_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(25),
      Q => \product_reg[31]_0\(16)
    );
\product_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(26),
      Q => \product_reg[31]_0\(17)
    );
\product_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(27),
      Q => \product_reg[31]_0\(18)
    );
\product_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(28),
      Q => \product_reg[31]_0\(19)
    );
\product_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(29),
      Q => \product_reg[31]_0\(20)
    );
\product_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(2),
      Q => \product_reg[31]_0\(2)
    );
\product_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(30),
      Q => \product_reg[31]_0\(21)
    );
\product_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(31),
      Q => \product_reg[31]_0\(22)
    );
\product_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(3),
      Q => \product_reg[31]_0\(3)
    );
\product_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(4),
      Q => weight_adjustment_value(4)
    );
\product_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(5),
      Q => \product_reg[31]_0\(4)
    );
\product_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(6),
      Q => weight_adjustment_value(6)
    );
\product_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(7),
      Q => \product_reg[31]_0\(5)
    );
\product_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(8),
      Q => \product_reg[31]_0\(6)
    );
\product_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__2_n_0\,
      CLR => rst_mul,
      D => p_1_in(9),
      Q => weight_adjustment_value(9)
    );
\r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \M_norm_reg_n_0_[22]\,
      I1 => \g_i_2__2_n_0\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => r,
      O => \r_i_1__2_n_0\
    );
r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \r_i_1__2_n_0\,
      Q => r,
      R => '0'
    );
\s_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \_inferred__0/s_i_2_n_0\,
      I1 => \_inferred__0/s_i_3_n_0\,
      I2 => g0,
      I3 => s_reg_n_0,
      O => \s_i_1__2_n_0\
    );
\s_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \M_full_reg[16]_i_2_n_0\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[2]\,
      O => g0
    );
s_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \s_i_1__2_n_0\,
      Q => s_reg_n_0,
      R => '0'
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4444444CCCCFFFC"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state[0]_i_2__1_n_0\,
      I2 => \state[3]_i_4__2_n_0\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => state(0)
    );
\state[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state[1]_i_4_n_0\,
      I1 => \state[1]_i_3__1_n_0\,
      O => \state[0]_i_2__1_n_0\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFFFF55D0F0FF50"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state[1]_i_2__1_n_0\,
      I2 => \state[1]_i_3__1_n_0\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state[1]_i_4_n_0\,
      O => state(1)
    );
\state[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \state_reg_n_0_[2]\,
      O => \state[1]_i_2__1_n_0\
    );
\state[1]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state[3]_i_5__0_n_0\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[2]\,
      O => \state[1]_i_3__1_n_0\
    );
\state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state[2]_i_4__1_n_0\,
      I3 => \state_reg_n_0_[0]\,
      O => \state[1]_i_4_n_0\
    );
\state[2]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => B_sgn_reg_0(5),
      I1 => B_sgn_reg_0(2),
      I2 => B_sgn_reg_0(1),
      I3 => B_sgn_reg_0(15),
      O => \state[2]_i_10__1_n_0\
    );
\state[2]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => B_sgn_reg_0(23),
      I1 => B_sgn_reg_0(7),
      I2 => B_sgn_reg_0(25),
      I3 => B_sgn_reg_0(13),
      O => \state[2]_i_11__1_n_0\
    );
\state[2]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => B_sgn_reg_0(17),
      I1 => B_sgn_reg_0(3),
      I2 => B_sgn_reg_0(4),
      I3 => B_sgn_reg_0(0),
      O => \state[2]_i_12__1_n_0\
    );
\state[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55005700"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state[2]_i_2__1_n_0\,
      I2 => \eZ_reg_n_0_[8]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \state[2]_i_3__1_n_0\,
      O => state(2)
    );
\state[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \eZ_reg_n_0_[7]\,
      I1 => \eZ[7]_i_2__1_n_0\,
      I2 => \eZ_reg_n_0_[6]\,
      O => \state[2]_i_2__1_n_0\
    );
\state[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCBC3030CCCC3000"
    )
        port map (
      I0 => \state[3]_i_4__2_n_0\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state[2]_i_4__1_n_0\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \state_reg_n_0_[0]\,
      O => \state[2]_i_3__1_n_0\
    );
\state[2]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \state[2]_i_5__1_n_0\,
      I1 => \state[2]_i_6__1_n_0\,
      I2 => \state[2]_i_7__1_n_0\,
      I3 => \state[2]_i_8__1_n_0\,
      O => \state[2]_i_4__1_n_0\
    );
\state[2]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => B_sgn_reg_0(8),
      I1 => B_sgn_reg_0(28),
      I2 => B_sgn_reg_0(11),
      I3 => B_sgn_reg_0(24),
      I4 => \state[2]_i_9__1_n_0\,
      O => \state[2]_i_5__1_n_0\
    );
\state[2]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => B_sgn_reg_0(22),
      I1 => B_sgn_reg_0(16),
      I2 => B_sgn_reg_0(10),
      I3 => B_sgn_reg_0(31),
      I4 => \state[2]_i_10__1_n_0\,
      O => \state[2]_i_6__1_n_0\
    );
\state[2]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => B_sgn_reg_0(12),
      I1 => B_sgn_reg_0(6),
      I2 => B_sgn_reg_0(21),
      I3 => B_sgn_reg_0(19),
      I4 => \state[2]_i_11__1_n_0\,
      O => \state[2]_i_7__1_n_0\
    );
\state[2]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => B_sgn_reg_0(20),
      I1 => B_sgn_reg_0(18),
      I2 => B_sgn_reg_0(9),
      I3 => B_sgn_reg_0(29),
      I4 => \state[2]_i_12__1_n_0\,
      O => \state[2]_i_8__1_n_0\
    );
\state[2]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => B_sgn_reg_0(26),
      I1 => B_sgn_reg_0(14),
      I2 => B_sgn_reg_0(30),
      I3 => B_sgn_reg_0(27),
      O => \state[2]_i_9__1_n_0\
    );
\state[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state[3]_i_4__2_n_0\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[2]\,
      O => \state[3]_i_1__2_n_0\
    );
\state[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFFFFAF00A000"
    )
        port map (
      I0 => \state[3]_i_5__0_n_0\,
      I1 => \state[3]_i_4__2_n_0\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \state_reg_n_0_[3]\,
      O => state(3)
    );
\state[3]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF15"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => rst_adder_async,
      O => rst_mul
    );
\state[3]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      O => \state[3]_i_4__2_n_0\
    );
\state[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state[3]_i_6_n_0\,
      I2 => \eZ_reg_n_0_[2]\,
      I3 => \eZ_reg_n_0_[7]\,
      I4 => \eZ_reg_n_0_[3]\,
      O => \state[3]_i_5__0_n_0\
    );
\state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \eZ_reg_n_0_[1]\,
      I1 => \eZ_reg_n_0_[0]\,
      I2 => \eZ_reg_n_0_[4]\,
      I3 => \eZ_reg_n_0_[6]\,
      I4 => \eZ_reg_n_0_[8]\,
      I5 => \eZ_reg_n_0_[5]\,
      O => \state[3]_i_6_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \state[3]_i_1__2_n_0\,
      CLR => rst_mul,
      D => state(0),
      Q => \state_reg_n_0_[0]\
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \state[3]_i_1__2_n_0\,
      CLR => rst_mul,
      D => state(1),
      Q => \state_reg_n_0_[1]\
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \state[3]_i_1__2_n_0\,
      CLR => rst_mul,
      D => state(2),
      Q => \state_reg_n_0_[2]\
    );
\state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \state[3]_i_1__2_n_0\,
      CLR => rst_mul,
      D => state(3),
      Q => \state_reg_n_0_[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Control_0_0_FPU_multiplier_9 is
  port (
    mul_done : out STD_LOGIC;
    \product_reg[21]_0\ : out STD_LOGIC;
    \product_reg[31]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \product_reg[17]_0\ : out STD_LOGIC;
    \product_reg[16]_0\ : out STD_LOGIC;
    \product_reg[15]_0\ : out STD_LOGIC;
    \product_reg[14]_0\ : out STD_LOGIC;
    \product_reg[13]_0\ : out STD_LOGIC;
    \product_reg[11]_0\ : out STD_LOGIC;
    \product_reg[9]_0\ : out STD_LOGIC;
    \product_reg[7]_0\ : out STD_LOGIC;
    \product_reg[6]_0\ : out STD_LOGIC;
    \product_reg[5]_0\ : out STD_LOGIC;
    \product_reg[3]_0\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    \product_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    desired_point_type : in STD_LOGIC;
    \B_mantissa_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Control_0_0_FPU_multiplier_9 : entity is "FPU_multiplier";
end design_1_Control_0_0_FPU_multiplier_9;

architecture STRUCTURE of design_1_Control_0_0_FPU_multiplier_9 is
  signal A_sgn : STD_LOGIC;
  signal A_sgn0 : STD_LOGIC;
  signal A_sgn_i_1_n_0 : STD_LOGIC;
  signal M_full : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \M_full[47]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_full_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \M_full_reg_reg__0\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \M_norm[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[32]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[33]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[34]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[35]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[36]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[37]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[38]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[39]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[40]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[41]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[42]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[43]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[44]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[45]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[46]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[0]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[10]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[11]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[12]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[13]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[14]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[15]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[16]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[17]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[18]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[19]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[1]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[20]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[21]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[22]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[24]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[25]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[26]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[27]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[28]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[29]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[2]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[30]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[31]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[32]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[33]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[34]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[35]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[36]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[37]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[38]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[39]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[3]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[40]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[41]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[42]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[43]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[44]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[45]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[46]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[4]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[5]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[6]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[7]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[8]\ : STD_LOGIC;
  signal \M_norm_reg_n_0_[9]\ : STD_LOGIC;
  signal Product_sgn : STD_LOGIC;
  signal \Product_sgn_i_1__1_n_0\ : STD_LOGIC;
  signal \Product_sgn_i_2__1_n_0\ : STD_LOGIC;
  signal \_inferred__0/s_i_2_n_0\ : STD_LOGIC;
  signal \_inferred__0/s_i_3_n_0\ : STD_LOGIC;
  signal \_inferred__0/s_i_5_n_0\ : STD_LOGIC;
  signal \_inferred__0/s_i_6_n_0\ : STD_LOGIC;
  signal \done_i_1__2_n_0\ : STD_LOGIC;
  signal eZ0 : STD_LOGIC;
  signal \eZ[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \eZ[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \eZ[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \eZ[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \eZ[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \eZ[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \eZ[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \eZ[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \eZ[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \eZ[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \eZ[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \eZ_reg_n_0_[0]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[1]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[2]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[3]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[4]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[5]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[6]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[7]\ : STD_LOGIC;
  signal \eZ_reg_n_0_[8]\ : STD_LOGIC;
  signal g : STD_LOGIC;
  signal g0 : STD_LOGIC;
  signal \g_i_1__1_n_0\ : STD_LOGIC;
  signal \g_i_2__1_n_0\ : STD_LOGIC;
  signal mant : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal mant0 : STD_LOGIC;
  signal \mant[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mant[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \mant[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \mant[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \mant[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \mant[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \mant[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \mant[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \mant[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \mant[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \mant[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \mant[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \mant[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \mant[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \mant[22]_i_2__1_n_0\ : STD_LOGIC;
  signal \mant[22]_i_3__1_n_0\ : STD_LOGIC;
  signal \mant[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \mant[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \mant[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \mant[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \mant[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \mant[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \mant[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \mant[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \^mul_done\ : STD_LOGIC;
  signal multOp_i_2_n_0 : STD_LOGIC;
  signal multOp_i_3_n_0 : STD_LOGIC;
  signal multOp_n_100 : STD_LOGIC;
  signal multOp_n_101 : STD_LOGIC;
  signal multOp_n_102 : STD_LOGIC;
  signal multOp_n_103 : STD_LOGIC;
  signal multOp_n_104 : STD_LOGIC;
  signal multOp_n_105 : STD_LOGIC;
  signal multOp_n_106 : STD_LOGIC;
  signal multOp_n_107 : STD_LOGIC;
  signal multOp_n_108 : STD_LOGIC;
  signal multOp_n_109 : STD_LOGIC;
  signal multOp_n_110 : STD_LOGIC;
  signal multOp_n_111 : STD_LOGIC;
  signal multOp_n_112 : STD_LOGIC;
  signal multOp_n_113 : STD_LOGIC;
  signal multOp_n_114 : STD_LOGIC;
  signal multOp_n_115 : STD_LOGIC;
  signal multOp_n_116 : STD_LOGIC;
  signal multOp_n_117 : STD_LOGIC;
  signal multOp_n_118 : STD_LOGIC;
  signal multOp_n_119 : STD_LOGIC;
  signal multOp_n_120 : STD_LOGIC;
  signal multOp_n_121 : STD_LOGIC;
  signal multOp_n_122 : STD_LOGIC;
  signal multOp_n_123 : STD_LOGIC;
  signal multOp_n_124 : STD_LOGIC;
  signal multOp_n_125 : STD_LOGIC;
  signal multOp_n_126 : STD_LOGIC;
  signal multOp_n_127 : STD_LOGIC;
  signal multOp_n_128 : STD_LOGIC;
  signal multOp_n_129 : STD_LOGIC;
  signal multOp_n_130 : STD_LOGIC;
  signal multOp_n_131 : STD_LOGIC;
  signal multOp_n_132 : STD_LOGIC;
  signal multOp_n_133 : STD_LOGIC;
  signal multOp_n_134 : STD_LOGIC;
  signal multOp_n_135 : STD_LOGIC;
  signal multOp_n_136 : STD_LOGIC;
  signal multOp_n_137 : STD_LOGIC;
  signal multOp_n_138 : STD_LOGIC;
  signal multOp_n_139 : STD_LOGIC;
  signal multOp_n_140 : STD_LOGIC;
  signal multOp_n_141 : STD_LOGIC;
  signal multOp_n_142 : STD_LOGIC;
  signal multOp_n_143 : STD_LOGIC;
  signal multOp_n_144 : STD_LOGIC;
  signal multOp_n_145 : STD_LOGIC;
  signal multOp_n_146 : STD_LOGIC;
  signal multOp_n_147 : STD_LOGIC;
  signal multOp_n_148 : STD_LOGIC;
  signal multOp_n_149 : STD_LOGIC;
  signal multOp_n_150 : STD_LOGIC;
  signal multOp_n_151 : STD_LOGIC;
  signal multOp_n_152 : STD_LOGIC;
  signal multOp_n_153 : STD_LOGIC;
  signal multOp_n_24 : STD_LOGIC;
  signal multOp_n_25 : STD_LOGIC;
  signal multOp_n_26 : STD_LOGIC;
  signal multOp_n_27 : STD_LOGIC;
  signal multOp_n_28 : STD_LOGIC;
  signal multOp_n_29 : STD_LOGIC;
  signal multOp_n_30 : STD_LOGIC;
  signal multOp_n_31 : STD_LOGIC;
  signal multOp_n_32 : STD_LOGIC;
  signal multOp_n_33 : STD_LOGIC;
  signal multOp_n_34 : STD_LOGIC;
  signal multOp_n_35 : STD_LOGIC;
  signal multOp_n_36 : STD_LOGIC;
  signal multOp_n_37 : STD_LOGIC;
  signal multOp_n_38 : STD_LOGIC;
  signal multOp_n_39 : STD_LOGIC;
  signal multOp_n_40 : STD_LOGIC;
  signal multOp_n_41 : STD_LOGIC;
  signal multOp_n_42 : STD_LOGIC;
  signal multOp_n_43 : STD_LOGIC;
  signal multOp_n_44 : STD_LOGIC;
  signal multOp_n_45 : STD_LOGIC;
  signal multOp_n_46 : STD_LOGIC;
  signal multOp_n_47 : STD_LOGIC;
  signal multOp_n_48 : STD_LOGIC;
  signal multOp_n_49 : STD_LOGIC;
  signal multOp_n_50 : STD_LOGIC;
  signal multOp_n_51 : STD_LOGIC;
  signal multOp_n_52 : STD_LOGIC;
  signal multOp_n_53 : STD_LOGIC;
  signal multOp_n_58 : STD_LOGIC;
  signal multOp_n_59 : STD_LOGIC;
  signal multOp_n_60 : STD_LOGIC;
  signal multOp_n_61 : STD_LOGIC;
  signal multOp_n_62 : STD_LOGIC;
  signal multOp_n_63 : STD_LOGIC;
  signal multOp_n_64 : STD_LOGIC;
  signal multOp_n_65 : STD_LOGIC;
  signal multOp_n_66 : STD_LOGIC;
  signal multOp_n_67 : STD_LOGIC;
  signal multOp_n_68 : STD_LOGIC;
  signal multOp_n_69 : STD_LOGIC;
  signal multOp_n_70 : STD_LOGIC;
  signal multOp_n_71 : STD_LOGIC;
  signal multOp_n_72 : STD_LOGIC;
  signal multOp_n_73 : STD_LOGIC;
  signal multOp_n_74 : STD_LOGIC;
  signal multOp_n_75 : STD_LOGIC;
  signal multOp_n_76 : STD_LOGIC;
  signal multOp_n_77 : STD_LOGIC;
  signal multOp_n_78 : STD_LOGIC;
  signal multOp_n_79 : STD_LOGIC;
  signal multOp_n_80 : STD_LOGIC;
  signal multOp_n_81 : STD_LOGIC;
  signal multOp_n_82 : STD_LOGIC;
  signal multOp_n_83 : STD_LOGIC;
  signal multOp_n_84 : STD_LOGIC;
  signal multOp_n_85 : STD_LOGIC;
  signal multOp_n_86 : STD_LOGIC;
  signal multOp_n_87 : STD_LOGIC;
  signal multOp_n_88 : STD_LOGIC;
  signal multOp_n_89 : STD_LOGIC;
  signal multOp_n_90 : STD_LOGIC;
  signal multOp_n_91 : STD_LOGIC;
  signal multOp_n_92 : STD_LOGIC;
  signal multOp_n_93 : STD_LOGIC;
  signal multOp_n_94 : STD_LOGIC;
  signal multOp_n_95 : STD_LOGIC;
  signal multOp_n_96 : STD_LOGIC;
  signal multOp_n_97 : STD_LOGIC;
  signal multOp_n_98 : STD_LOGIC;
  signal multOp_n_99 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \plusOp_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__3_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__4_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__4_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \product[31]_i_1__1_n_0\ : STD_LOGIC;
  signal r : STD_LOGIC;
  signal \r_i_1__1_n_0\ : STD_LOGIC;
  signal rst_mul : STD_LOGIC;
  signal \s_i_1__1_n_0\ : STD_LOGIC;
  signal s_reg_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \state[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \state[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \state[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \state[3]_i_5_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_n_0_[3]\ : STD_LOGIC;
  signal weight_adjustment_value : STD_LOGIC_VECTOR ( 21 downto 3 );
  signal NLW_M_full_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_M_full_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_M_full_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_M_full_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_M_full_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_M_full_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_multOp_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_multOp_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_multOp_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_inferred__1/i__carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_plusOp_inferred__1/i__carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_mantissa[11]_i_2__1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \B_mantissa[13]_i_2__1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \B_mantissa[14]_i_2__1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \B_mantissa[15]_i_2__1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \B_mantissa[16]_i_2__1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \B_mantissa[17]_i_2__1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \B_mantissa[21]_i_2__1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \B_mantissa[3]_i_2__1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \B_mantissa[5]_i_2__1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \B_mantissa[6]_i_2__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \B_mantissa[7]_i_2__1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \B_mantissa[9]_i_2__1\ : label is "soft_lutpair135";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of M_full_reg_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \M_norm[10]_i_1__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \M_norm[11]_i_1__1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \M_norm[12]_i_1__1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \M_norm[13]_i_1__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \M_norm[14]_i_1__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \M_norm[15]_i_1__1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \M_norm[16]_i_1__1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \M_norm[17]_i_1__1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \M_norm[18]_i_1__1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \M_norm[19]_i_1__1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \M_norm[1]_i_1__1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \M_norm[20]_i_1__1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \M_norm[21]_i_1__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \M_norm[22]_i_1__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \M_norm[23]_i_1__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \M_norm[24]_i_1__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \M_norm[25]_i_1__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \M_norm[26]_i_1__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \M_norm[27]_i_1__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \M_norm[28]_i_1__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \M_norm[29]_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \M_norm[2]_i_1__1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \M_norm[30]_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \M_norm[31]_i_1__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \M_norm[32]_i_1__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \M_norm[33]_i_1__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \M_norm[34]_i_1__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \M_norm[35]_i_1__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \M_norm[36]_i_1__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \M_norm[37]_i_1__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \M_norm[38]_i_1__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \M_norm[39]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \M_norm[3]_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \M_norm[40]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \M_norm[41]_i_1__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \M_norm[42]_i_1__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \M_norm[43]_i_1__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \M_norm[44]_i_1__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \M_norm[45]_i_1__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \M_norm[46]_i_1__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \M_norm[4]_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \M_norm[5]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \M_norm[6]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \M_norm[7]_i_1__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \M_norm[8]_i_1__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \M_norm[9]_i_1__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \Product_sgn_i_1__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \eZ[1]_i_1__3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \eZ[2]_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \eZ[3]_i_1__1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \eZ[4]_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \eZ[7]_i_1__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \eZ[8]_i_2__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \g_i_2__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mant[10]_i_1__1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mant[11]_i_1__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mant[12]_i_1__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mant[13]_i_1__1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mant[14]_i_1__1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mant[15]_i_1__1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mant[16]_i_1__1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mant[17]_i_1__1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mant[18]_i_1__1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mant[19]_i_1__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mant[1]_i_1__1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mant[20]_i_1__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mant[21]_i_1__1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mant[22]_i_2__1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mant[2]_i_1__1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mant[3]_i_1__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mant[4]_i_1__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mant[5]_i_1__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mant[6]_i_1__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mant[7]_i_1__1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \mant[8]_i_1__1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \mant[9]_i_1__1\ : label is "soft_lutpair127";
  attribute METHODOLOGY_DRC_VIOS of multOp : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of multOp_i_2 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of multOp_i_3 : label is "soft_lutpair96";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \plusOp_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \plusOp_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \plusOp_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \plusOp_inferred__1/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \plusOp_inferred__1/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \plusOp_inferred__1/i__carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \plusOp_inferred__1/i__carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \product[10]_i_1__1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \product[11]_i_1__1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \product[12]_i_1__1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \product[13]_i_1__1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \product[14]_i_1__1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \product[15]_i_1__1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \product[16]_i_1__1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \product[17]_i_1__1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \product[18]_i_1__1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \product[19]_i_1__1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \product[1]_i_1__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \product[20]_i_1__1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \product[21]_i_1__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \product[22]_i_1__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \product[23]_i_1__1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \product[24]_i_1__1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \product[25]_i_1__1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \product[26]_i_1__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \product[27]_i_1__1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \product[28]_i_1__1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \product[29]_i_1__1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \product[2]_i_1__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \product[30]_i_1__1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \product[31]_i_2__1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \product[3]_i_1__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \product[4]_i_1__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \product[5]_i_1__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \product[6]_i_1__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \product[7]_i_1__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \product[8]_i_1__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \product[9]_i_1__1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \state[3]_i_4__1\ : label is "soft_lutpair97";
begin
  mul_done <= \^mul_done\;
A_sgn_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => desired_point_type,
      I1 => A_sgn0,
      I2 => A_sgn,
      O => A_sgn_i_1_n_0
    );
A_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => A_sgn_i_1_n_0,
      Q => A_sgn,
      R => '0'
    );
\B_mantissa[11]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(11),
      I1 => \B_mantissa_reg[21]\(0),
      O => \product_reg[11]_0\
    );
\B_mantissa[13]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(13),
      I1 => \B_mantissa_reg[21]\(0),
      O => \product_reg[13]_0\
    );
\B_mantissa[14]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(14),
      I1 => \B_mantissa_reg[21]\(0),
      O => \product_reg[14]_0\
    );
\B_mantissa[15]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(15),
      I1 => \B_mantissa_reg[21]\(0),
      O => \product_reg[15]_0\
    );
\B_mantissa[16]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(16),
      I1 => \B_mantissa_reg[21]\(0),
      O => \product_reg[16]_0\
    );
\B_mantissa[17]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(17),
      I1 => \B_mantissa_reg[21]\(0),
      O => \product_reg[17]_0\
    );
\B_mantissa[21]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(21),
      I1 => \B_mantissa_reg[21]\(0),
      O => \product_reg[21]_0\
    );
\B_mantissa[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(3),
      I1 => \B_mantissa_reg[21]\(0),
      O => \product_reg[3]_0\
    );
\B_mantissa[5]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(5),
      I1 => \B_mantissa_reg[21]\(0),
      O => \product_reg[5]_0\
    );
\B_mantissa[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(6),
      I1 => \B_mantissa_reg[21]\(0),
      O => \product_reg[6]_0\
    );
\B_mantissa[7]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(7),
      I1 => \B_mantissa_reg[21]\(0),
      O => \product_reg[7]_0\
    );
\B_mantissa[9]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weight_adjustment_value(9),
      I1 => \B_mantissa_reg[21]\(0),
      O => \product_reg[9]_0\
    );
\M_full[47]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => multOp_i_2_n_0,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[3]\,
      O => \M_full[47]_i_1__3_n_0\
    );
\M_full_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(0),
      Q => M_full(0),
      R => '0'
    );
\M_full_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(10),
      Q => M_full(10),
      R => '0'
    );
\M_full_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(11),
      Q => M_full(11),
      R => '0'
    );
\M_full_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(12),
      Q => M_full(12),
      R => '0'
    );
\M_full_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(13),
      Q => M_full(13),
      R => '0'
    );
\M_full_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(14),
      Q => M_full(14),
      R => '0'
    );
\M_full_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(15),
      Q => M_full(15),
      R => '0'
    );
\M_full_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(16),
      Q => M_full(16),
      R => '0'
    );
\M_full_reg[16]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => multOp_i_2_n_0,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[3]\,
      O => \M_full_reg[16]_i_1__3_n_0\
    );
\M_full_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(17),
      Q => M_full(17),
      R => '0'
    );
\M_full_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(18),
      Q => M_full(18),
      R => '0'
    );
\M_full_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(19),
      Q => M_full(19),
      R => '0'
    );
\M_full_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(1),
      Q => M_full(1),
      R => '0'
    );
\M_full_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(20),
      Q => M_full(20),
      R => '0'
    );
\M_full_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(21),
      Q => M_full(21),
      R => '0'
    );
\M_full_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(22),
      Q => M_full(22),
      R => '0'
    );
\M_full_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(23),
      Q => M_full(23),
      R => '0'
    );
\M_full_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(24),
      Q => M_full(24),
      R => '0'
    );
\M_full_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(25),
      Q => M_full(25),
      R => '0'
    );
\M_full_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(26),
      Q => M_full(26),
      R => '0'
    );
\M_full_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(27),
      Q => M_full(27),
      R => '0'
    );
\M_full_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(28),
      Q => M_full(28),
      R => '0'
    );
\M_full_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(29),
      Q => M_full(29),
      R => '0'
    );
\M_full_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(2),
      Q => M_full(2),
      R => '0'
    );
\M_full_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(30),
      Q => M_full(30),
      R => '0'
    );
\M_full_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(31),
      Q => M_full(31),
      R => '0'
    );
\M_full_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(32),
      Q => M_full(32),
      R => '0'
    );
\M_full_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(33),
      Q => M_full(33),
      R => '0'
    );
\M_full_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(34),
      Q => M_full(34),
      R => '0'
    );
\M_full_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(35),
      Q => M_full(35),
      R => '0'
    );
\M_full_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(36),
      Q => M_full(36),
      R => '0'
    );
\M_full_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(37),
      Q => M_full(37),
      R => '0'
    );
\M_full_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(38),
      Q => M_full(38),
      R => '0'
    );
\M_full_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(39),
      Q => M_full(39),
      R => '0'
    );
\M_full_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(3),
      Q => M_full(3),
      R => '0'
    );
\M_full_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(40),
      Q => M_full(40),
      R => '0'
    );
\M_full_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(41),
      Q => M_full(41),
      R => '0'
    );
\M_full_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(42),
      Q => M_full(42),
      R => '0'
    );
\M_full_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(43),
      Q => M_full(43),
      R => '0'
    );
\M_full_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(44),
      Q => M_full(44),
      R => '0'
    );
\M_full_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(45),
      Q => M_full(45),
      R => '0'
    );
\M_full_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(46),
      Q => M_full(46),
      R => '0'
    );
\M_full_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(47),
      Q => M_full(47),
      R => '0'
    );
\M_full_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(4),
      Q => M_full(4),
      R => '0'
    );
\M_full_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(5),
      Q => M_full(5),
      R => '0'
    );
\M_full_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(6),
      Q => M_full(6),
      R => '0'
    );
\M_full_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(7),
      Q => M_full(7),
      R => '0'
    );
\M_full_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(8),
      Q => M_full(8),
      R => '0'
    );
\M_full_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_full_reg_reg__0\(9),
      Q => M_full(9),
      R => '0'
    );
M_full_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => multOp_n_24,
      ACIN(28) => multOp_n_25,
      ACIN(27) => multOp_n_26,
      ACIN(26) => multOp_n_27,
      ACIN(25) => multOp_n_28,
      ACIN(24) => multOp_n_29,
      ACIN(23) => multOp_n_30,
      ACIN(22) => multOp_n_31,
      ACIN(21) => multOp_n_32,
      ACIN(20) => multOp_n_33,
      ACIN(19) => multOp_n_34,
      ACIN(18) => multOp_n_35,
      ACIN(17) => multOp_n_36,
      ACIN(16) => multOp_n_37,
      ACIN(15) => multOp_n_38,
      ACIN(14) => multOp_n_39,
      ACIN(13) => multOp_n_40,
      ACIN(12) => multOp_n_41,
      ACIN(11) => multOp_n_42,
      ACIN(10) => multOp_n_43,
      ACIN(9) => multOp_n_44,
      ACIN(8) => multOp_n_45,
      ACIN(7) => multOp_n_46,
      ACIN(6) => multOp_n_47,
      ACIN(5) => multOp_n_48,
      ACIN(4) => multOp_n_49,
      ACIN(3) => multOp_n_50,
      ACIN(2) => multOp_n_51,
      ACIN(1) => multOp_n_52,
      ACIN(0) => multOp_n_53,
      ACOUT(29 downto 0) => NLW_M_full_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001000001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_M_full_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_M_full_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_M_full_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => A_sgn0,
      CEP => \M_full_reg[16]_i_1__3_n_0\,
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_M_full_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_M_full_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_M_full_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 0) => \M_full_reg_reg__0\(47 downto 17),
      PATTERNBDETECT => NLW_M_full_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_M_full_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => multOp_n_106,
      PCIN(46) => multOp_n_107,
      PCIN(45) => multOp_n_108,
      PCIN(44) => multOp_n_109,
      PCIN(43) => multOp_n_110,
      PCIN(42) => multOp_n_111,
      PCIN(41) => multOp_n_112,
      PCIN(40) => multOp_n_113,
      PCIN(39) => multOp_n_114,
      PCIN(38) => multOp_n_115,
      PCIN(37) => multOp_n_116,
      PCIN(36) => multOp_n_117,
      PCIN(35) => multOp_n_118,
      PCIN(34) => multOp_n_119,
      PCIN(33) => multOp_n_120,
      PCIN(32) => multOp_n_121,
      PCIN(31) => multOp_n_122,
      PCIN(30) => multOp_n_123,
      PCIN(29) => multOp_n_124,
      PCIN(28) => multOp_n_125,
      PCIN(27) => multOp_n_126,
      PCIN(26) => multOp_n_127,
      PCIN(25) => multOp_n_128,
      PCIN(24) => multOp_n_129,
      PCIN(23) => multOp_n_130,
      PCIN(22) => multOp_n_131,
      PCIN(21) => multOp_n_132,
      PCIN(20) => multOp_n_133,
      PCIN(19) => multOp_n_134,
      PCIN(18) => multOp_n_135,
      PCIN(17) => multOp_n_136,
      PCIN(16) => multOp_n_137,
      PCIN(15) => multOp_n_138,
      PCIN(14) => multOp_n_139,
      PCIN(13) => multOp_n_140,
      PCIN(12) => multOp_n_141,
      PCIN(11) => multOp_n_142,
      PCIN(10) => multOp_n_143,
      PCIN(9) => multOp_n_144,
      PCIN(8) => multOp_n_145,
      PCIN(7) => multOp_n_146,
      PCIN(6) => multOp_n_147,
      PCIN(5) => multOp_n_148,
      PCIN(4) => multOp_n_149,
      PCIN(3) => multOp_n_150,
      PCIN(2) => multOp_n_151,
      PCIN(1) => multOp_n_152,
      PCIN(0) => multOp_n_153,
      PCOUT(47 downto 0) => NLW_M_full_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_M_full_reg_reg_UNDERFLOW_UNCONNECTED
    );
\M_full_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full_reg[16]_i_1__3_n_0\,
      D => multOp_n_105,
      Q => \M_full_reg_reg__0\(0),
      R => '0'
    );
\M_full_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full_reg[16]_i_1__3_n_0\,
      D => multOp_n_95,
      Q => \M_full_reg_reg__0\(10),
      R => '0'
    );
\M_full_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full_reg[16]_i_1__3_n_0\,
      D => multOp_n_94,
      Q => \M_full_reg_reg__0\(11),
      R => '0'
    );
\M_full_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full_reg[16]_i_1__3_n_0\,
      D => multOp_n_93,
      Q => \M_full_reg_reg__0\(12),
      R => '0'
    );
\M_full_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full_reg[16]_i_1__3_n_0\,
      D => multOp_n_92,
      Q => \M_full_reg_reg__0\(13),
      R => '0'
    );
\M_full_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full_reg[16]_i_1__3_n_0\,
      D => multOp_n_91,
      Q => \M_full_reg_reg__0\(14),
      R => '0'
    );
\M_full_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full_reg[16]_i_1__3_n_0\,
      D => multOp_n_90,
      Q => \M_full_reg_reg__0\(15),
      R => '0'
    );
\M_full_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full_reg[16]_i_1__3_n_0\,
      D => multOp_n_89,
      Q => \M_full_reg_reg__0\(16),
      R => '0'
    );
\M_full_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full_reg[16]_i_1__3_n_0\,
      D => multOp_n_104,
      Q => \M_full_reg_reg__0\(1),
      R => '0'
    );
\M_full_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full_reg[16]_i_1__3_n_0\,
      D => multOp_n_103,
      Q => \M_full_reg_reg__0\(2),
      R => '0'
    );
\M_full_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full_reg[16]_i_1__3_n_0\,
      D => multOp_n_102,
      Q => \M_full_reg_reg__0\(3),
      R => '0'
    );
\M_full_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full_reg[16]_i_1__3_n_0\,
      D => multOp_n_101,
      Q => \M_full_reg_reg__0\(4),
      R => '0'
    );
\M_full_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full_reg[16]_i_1__3_n_0\,
      D => multOp_n_100,
      Q => \M_full_reg_reg__0\(5),
      R => '0'
    );
\M_full_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full_reg[16]_i_1__3_n_0\,
      D => multOp_n_99,
      Q => \M_full_reg_reg__0\(6),
      R => '0'
    );
\M_full_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full_reg[16]_i_1__3_n_0\,
      D => multOp_n_98,
      Q => \M_full_reg_reg__0\(7),
      R => '0'
    );
\M_full_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full_reg[16]_i_1__3_n_0\,
      D => multOp_n_97,
      Q => \M_full_reg_reg__0\(8),
      R => '0'
    );
\M_full_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full_reg[16]_i_1__3_n_0\,
      D => multOp_n_96,
      Q => \M_full_reg_reg__0\(9),
      R => '0'
    );
\M_norm[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => M_full(47),
      I1 => M_full(0),
      O => \M_norm[0]_i_1__1_n_0\
    );
\M_norm[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(10),
      I1 => M_full(47),
      I2 => M_full(9),
      O => \M_norm[10]_i_1__1_n_0\
    );
\M_norm[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(11),
      I1 => M_full(47),
      I2 => M_full(10),
      O => \M_norm[11]_i_1__1_n_0\
    );
\M_norm[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(12),
      I1 => M_full(47),
      I2 => M_full(11),
      O => \M_norm[12]_i_1__1_n_0\
    );
\M_norm[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(13),
      I1 => M_full(47),
      I2 => M_full(12),
      O => \M_norm[13]_i_1__1_n_0\
    );
\M_norm[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(14),
      I1 => M_full(47),
      I2 => M_full(13),
      O => \M_norm[14]_i_1__1_n_0\
    );
\M_norm[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(15),
      I1 => M_full(47),
      I2 => M_full(14),
      O => \M_norm[15]_i_1__1_n_0\
    );
\M_norm[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(16),
      I1 => M_full(47),
      I2 => M_full(15),
      O => \M_norm[16]_i_1__1_n_0\
    );
\M_norm[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(17),
      I1 => M_full(47),
      I2 => M_full(16),
      O => \M_norm[17]_i_1__1_n_0\
    );
\M_norm[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(18),
      I1 => M_full(47),
      I2 => M_full(17),
      O => \M_norm[18]_i_1__1_n_0\
    );
\M_norm[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(19),
      I1 => M_full(47),
      I2 => M_full(18),
      O => \M_norm[19]_i_1__1_n_0\
    );
\M_norm[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(1),
      I1 => M_full(47),
      I2 => M_full(0),
      O => \M_norm[1]_i_1__1_n_0\
    );
\M_norm[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(20),
      I1 => M_full(47),
      I2 => M_full(19),
      O => \M_norm[20]_i_1__1_n_0\
    );
\M_norm[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(21),
      I1 => M_full(47),
      I2 => M_full(20),
      O => \M_norm[21]_i_1__1_n_0\
    );
\M_norm[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(22),
      I1 => M_full(47),
      I2 => M_full(21),
      O => \M_norm[22]_i_1__1_n_0\
    );
\M_norm[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(23),
      I1 => M_full(47),
      I2 => M_full(22),
      O => \M_norm[23]_i_1__1_n_0\
    );
\M_norm[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(24),
      I1 => M_full(47),
      I2 => M_full(23),
      O => \M_norm[24]_i_1__1_n_0\
    );
\M_norm[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(25),
      I1 => M_full(47),
      I2 => M_full(24),
      O => \M_norm[25]_i_1__1_n_0\
    );
\M_norm[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(26),
      I1 => M_full(47),
      I2 => M_full(25),
      O => \M_norm[26]_i_1__1_n_0\
    );
\M_norm[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(27),
      I1 => M_full(47),
      I2 => M_full(26),
      O => \M_norm[27]_i_1__1_n_0\
    );
\M_norm[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(28),
      I1 => M_full(47),
      I2 => M_full(27),
      O => \M_norm[28]_i_1__1_n_0\
    );
\M_norm[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(29),
      I1 => M_full(47),
      I2 => M_full(28),
      O => \M_norm[29]_i_1__1_n_0\
    );
\M_norm[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(2),
      I1 => M_full(47),
      I2 => M_full(1),
      O => \M_norm[2]_i_1__1_n_0\
    );
\M_norm[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(30),
      I1 => M_full(47),
      I2 => M_full(29),
      O => \M_norm[30]_i_1__1_n_0\
    );
\M_norm[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(31),
      I1 => M_full(47),
      I2 => M_full(30),
      O => \M_norm[31]_i_1__1_n_0\
    );
\M_norm[32]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(32),
      I1 => M_full(47),
      I2 => M_full(31),
      O => \M_norm[32]_i_1__1_n_0\
    );
\M_norm[33]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(33),
      I1 => M_full(47),
      I2 => M_full(32),
      O => \M_norm[33]_i_1__1_n_0\
    );
\M_norm[34]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(34),
      I1 => M_full(47),
      I2 => M_full(33),
      O => \M_norm[34]_i_1__1_n_0\
    );
\M_norm[35]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(35),
      I1 => M_full(47),
      I2 => M_full(34),
      O => \M_norm[35]_i_1__1_n_0\
    );
\M_norm[36]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(36),
      I1 => M_full(47),
      I2 => M_full(35),
      O => \M_norm[36]_i_1__1_n_0\
    );
\M_norm[37]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(37),
      I1 => M_full(47),
      I2 => M_full(36),
      O => \M_norm[37]_i_1__1_n_0\
    );
\M_norm[38]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(38),
      I1 => M_full(47),
      I2 => M_full(37),
      O => \M_norm[38]_i_1__1_n_0\
    );
\M_norm[39]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(39),
      I1 => M_full(47),
      I2 => M_full(38),
      O => \M_norm[39]_i_1__1_n_0\
    );
\M_norm[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(3),
      I1 => M_full(47),
      I2 => M_full(2),
      O => \M_norm[3]_i_1__1_n_0\
    );
\M_norm[40]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(40),
      I1 => M_full(47),
      I2 => M_full(39),
      O => \M_norm[40]_i_1__1_n_0\
    );
\M_norm[41]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(41),
      I1 => M_full(47),
      I2 => M_full(40),
      O => \M_norm[41]_i_1__1_n_0\
    );
\M_norm[42]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(42),
      I1 => M_full(47),
      I2 => M_full(41),
      O => \M_norm[42]_i_1__1_n_0\
    );
\M_norm[43]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(43),
      I1 => M_full(47),
      I2 => M_full(42),
      O => \M_norm[43]_i_1__1_n_0\
    );
\M_norm[44]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(44),
      I1 => M_full(47),
      I2 => M_full(43),
      O => \M_norm[44]_i_1__1_n_0\
    );
\M_norm[45]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(45),
      I1 => M_full(47),
      I2 => M_full(44),
      O => \M_norm[45]_i_1__1_n_0\
    );
\M_norm[46]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(46),
      I1 => M_full(47),
      I2 => M_full(45),
      O => \M_norm[46]_i_1__1_n_0\
    );
\M_norm[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(4),
      I1 => M_full(47),
      I2 => M_full(3),
      O => \M_norm[4]_i_1__1_n_0\
    );
\M_norm[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(5),
      I1 => M_full(47),
      I2 => M_full(4),
      O => \M_norm[5]_i_1__1_n_0\
    );
\M_norm[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(6),
      I1 => M_full(47),
      I2 => M_full(5),
      O => \M_norm[6]_i_1__1_n_0\
    );
\M_norm[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(7),
      I1 => M_full(47),
      I2 => M_full(6),
      O => \M_norm[7]_i_1__1_n_0\
    );
\M_norm[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(8),
      I1 => M_full(47),
      I2 => M_full(7),
      O => \M_norm[8]_i_1__1_n_0\
    );
\M_norm[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_full(9),
      I1 => M_full(47),
      I2 => M_full(8),
      O => \M_norm[9]_i_1__1_n_0\
    );
\M_norm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[0]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[0]\,
      R => '0'
    );
\M_norm_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[10]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[10]\,
      R => '0'
    );
\M_norm_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[11]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[11]\,
      R => '0'
    );
\M_norm_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[12]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[12]\,
      R => '0'
    );
\M_norm_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[13]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[13]\,
      R => '0'
    );
\M_norm_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[14]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[14]\,
      R => '0'
    );
\M_norm_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[15]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[15]\,
      R => '0'
    );
\M_norm_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[16]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[16]\,
      R => '0'
    );
\M_norm_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[17]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[17]\,
      R => '0'
    );
\M_norm_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[18]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[18]\,
      R => '0'
    );
\M_norm_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[19]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[19]\,
      R => '0'
    );
\M_norm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[1]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[1]\,
      R => '0'
    );
\M_norm_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[20]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[20]\,
      R => '0'
    );
\M_norm_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[21]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[21]\,
      R => '0'
    );
\M_norm_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[22]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[22]\,
      R => '0'
    );
\M_norm_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[23]_i_1__1_n_0\,
      Q => p_0_in,
      R => '0'
    );
\M_norm_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[24]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[24]\,
      R => '0'
    );
\M_norm_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[25]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[25]\,
      R => '0'
    );
\M_norm_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[26]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[26]\,
      R => '0'
    );
\M_norm_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[27]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[27]\,
      R => '0'
    );
\M_norm_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[28]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[28]\,
      R => '0'
    );
\M_norm_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[29]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[29]\,
      R => '0'
    );
\M_norm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[2]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[2]\,
      R => '0'
    );
\M_norm_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[30]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[30]\,
      R => '0'
    );
\M_norm_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[31]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[31]\,
      R => '0'
    );
\M_norm_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[32]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[32]\,
      R => '0'
    );
\M_norm_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[33]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[33]\,
      R => '0'
    );
\M_norm_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[34]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[34]\,
      R => '0'
    );
\M_norm_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[35]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[35]\,
      R => '0'
    );
\M_norm_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[36]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[36]\,
      R => '0'
    );
\M_norm_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[37]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[37]\,
      R => '0'
    );
\M_norm_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[38]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[38]\,
      R => '0'
    );
\M_norm_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[39]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[39]\,
      R => '0'
    );
\M_norm_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[3]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[3]\,
      R => '0'
    );
\M_norm_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[40]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[40]\,
      R => '0'
    );
\M_norm_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[41]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[41]\,
      R => '0'
    );
\M_norm_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[42]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[42]\,
      R => '0'
    );
\M_norm_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[43]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[43]\,
      R => '0'
    );
\M_norm_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[44]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[44]\,
      R => '0'
    );
\M_norm_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[45]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[45]\,
      R => '0'
    );
\M_norm_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[46]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[46]\,
      R => '0'
    );
\M_norm_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[4]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[4]\,
      R => '0'
    );
\M_norm_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[5]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[5]\,
      R => '0'
    );
\M_norm_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[6]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[6]\,
      R => '0'
    );
\M_norm_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[7]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[7]\,
      R => '0'
    );
\M_norm_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[8]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[8]\,
      R => '0'
    );
\M_norm_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \M_full[47]_i_1__3_n_0\,
      D => \M_norm[9]_i_1__1_n_0\,
      Q => \M_norm_reg_n_0_[9]\,
      R => '0'
    );
\Product_sgn_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => A_sgn,
      I1 => \Product_sgn_i_2__1_n_0\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => Product_sgn,
      O => \Product_sgn_i_1__1_n_0\
    );
\Product_sgn_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000EA00000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \product_reg[0]_0\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => \Product_sgn_i_2__1_n_0\
    );
Product_sgn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \Product_sgn_i_1__1_n_0\,
      Q => Product_sgn,
      R => '0'
    );
\_inferred__0/s_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \M_norm_reg_n_0_[2]\,
      I1 => \M_norm_reg_n_0_[3]\,
      I2 => \M_norm_reg_n_0_[0]\,
      I3 => \M_norm_reg_n_0_[1]\,
      I4 => \_inferred__0/s_i_5_n_0\,
      I5 => \_inferred__0/s_i_6_n_0\,
      O => \_inferred__0/s_i_2_n_0\
    );
\_inferred__0/s_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \M_norm_reg_n_0_[8]\,
      I1 => \M_norm_reg_n_0_[9]\,
      I2 => \M_norm_reg_n_0_[6]\,
      I3 => \M_norm_reg_n_0_[7]\,
      I4 => \M_norm_reg_n_0_[5]\,
      I5 => \M_norm_reg_n_0_[4]\,
      O => \_inferred__0/s_i_3_n_0\
    );
\_inferred__0/s_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \M_norm_reg_n_0_[20]\,
      I1 => \M_norm_reg_n_0_[21]\,
      I2 => \M_norm_reg_n_0_[18]\,
      I3 => \M_norm_reg_n_0_[19]\,
      I4 => \M_norm_reg_n_0_[17]\,
      I5 => \M_norm_reg_n_0_[16]\,
      O => \_inferred__0/s_i_5_n_0\
    );
\_inferred__0/s_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \M_norm_reg_n_0_[14]\,
      I1 => \M_norm_reg_n_0_[15]\,
      I2 => \M_norm_reg_n_0_[12]\,
      I3 => \M_norm_reg_n_0_[13]\,
      I4 => \M_norm_reg_n_0_[11]\,
      I5 => \M_norm_reg_n_0_[10]\,
      O => \_inferred__0/s_i_6_n_0\
    );
\done_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFD80000000"
    )
        port map (
      I0 => multOp_i_3_n_0,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \^mul_done\,
      O => \done_i_1__2_n_0\
    );
done_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst_mul,
      D => \done_i_1__2_n_0\,
      Q => \^mul_done\
    );
\eZ[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \eZ_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[3]\,
      O => \eZ[0]_i_1__1_n_0\
    );
\eZ[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \eZ_reg_n_0_[1]\,
      I1 => \eZ_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[3]\,
      O => \eZ[1]_i_1__3_n_0\
    );
\eZ[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \eZ_reg_n_0_[2]\,
      I1 => \eZ_reg_n_0_[1]\,
      I2 => \eZ_reg_n_0_[0]\,
      O => \eZ[2]_i_1__1_n_0\
    );
\eZ[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[1]\,
      I2 => \eZ_reg_n_0_[0]\,
      I3 => \eZ_reg_n_0_[2]\,
      I4 => \eZ_reg_n_0_[3]\,
      O => \eZ[3]_i_1__1_n_0\
    );
\eZ[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \eZ_reg_n_0_[4]\,
      I1 => \eZ_reg_n_0_[3]\,
      I2 => \eZ_reg_n_0_[1]\,
      I3 => \eZ_reg_n_0_[0]\,
      I4 => \eZ_reg_n_0_[2]\,
      O => \eZ[4]_i_1__1_n_0\
    );
\eZ[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \eZ_reg_n_0_[5]\,
      I1 => \eZ_reg_n_0_[2]\,
      I2 => \eZ_reg_n_0_[0]\,
      I3 => \eZ_reg_n_0_[1]\,
      I4 => \eZ_reg_n_0_[3]\,
      I5 => \eZ_reg_n_0_[4]\,
      O => \eZ[5]_i_1__1_n_0\
    );
\eZ[6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => multOp_i_2_n_0,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[3]\,
      O => \eZ[6]_i_1__3_n_0\
    );
\eZ[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \eZ_reg_n_0_[6]\,
      I1 => \eZ[8]_i_3__1_n_0\,
      O => \eZ[6]_i_2__1_n_0\
    );
\eZ[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[6]\,
      I2 => \eZ[8]_i_3__1_n_0\,
      I3 => \eZ_reg_n_0_[7]\,
      O => \eZ[7]_i_1__1_n_0\
    );
\eZ[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200020200000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => multOp_i_2_n_0,
      I3 => M_full(47),
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[3]\,
      O => eZ0
    );
\eZ[8]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ[8]_i_3__1_n_0\,
      I2 => \eZ_reg_n_0_[6]\,
      I3 => \eZ_reg_n_0_[7]\,
      I4 => \eZ_reg_n_0_[8]\,
      O => \eZ[8]_i_2__1_n_0\
    );
\eZ[8]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \eZ_reg_n_0_[5]\,
      I1 => \eZ_reg_n_0_[2]\,
      I2 => \eZ_reg_n_0_[0]\,
      I3 => \eZ_reg_n_0_[1]\,
      I4 => \eZ_reg_n_0_[3]\,
      I5 => \eZ_reg_n_0_[4]\,
      O => \eZ[8]_i_3__1_n_0\
    );
\eZ_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[0]_i_1__1_n_0\,
      Q => \eZ_reg_n_0_[0]\,
      R => '0'
    );
\eZ_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[1]_i_1__3_n_0\,
      Q => \eZ_reg_n_0_[1]\,
      R => '0'
    );
\eZ_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[2]_i_1__1_n_0\,
      Q => \eZ_reg_n_0_[2]\,
      S => \eZ[6]_i_1__3_n_0\
    );
\eZ_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[3]_i_1__1_n_0\,
      Q => \eZ_reg_n_0_[3]\,
      R => '0'
    );
\eZ_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[4]_i_1__1_n_0\,
      Q => \eZ_reg_n_0_[4]\,
      S => \eZ[6]_i_1__3_n_0\
    );
\eZ_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[5]_i_1__1_n_0\,
      Q => \eZ_reg_n_0_[5]\,
      S => \eZ[6]_i_1__3_n_0\
    );
\eZ_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[6]_i_2__1_n_0\,
      Q => \eZ_reg_n_0_[6]\,
      S => \eZ[6]_i_1__3_n_0\
    );
\eZ_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[7]_i_1__1_n_0\,
      Q => \eZ_reg_n_0_[7]\,
      R => '0'
    );
\eZ_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => eZ0,
      D => \eZ[8]_i_2__1_n_0\,
      Q => \eZ_reg_n_0_[8]\,
      R => '0'
    );
\g_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => p_0_in,
      I1 => multOp_i_2_n_0,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \g_i_2__1_n_0\,
      I5 => g,
      O => \g_i_1__1_n_0\
    );
\g_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      O => \g_i_2__1_n_0\
    );
g_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \g_i_1__1_n_0\,
      Q => g,
      R => '0'
    );
\mant[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \M_norm_reg_n_0_[24]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => mant(0),
      O => \mant[0]_i_1__1_n_0\
    );
\mant[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[34]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__1_n_6\,
      O => \mant[10]_i_1__1_n_0\
    );
\mant[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[35]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__1_n_5\,
      O => \mant[11]_i_1__1_n_0\
    );
\mant[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[36]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__1_n_4\,
      O => \mant[12]_i_1__1_n_0\
    );
\mant[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[37]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__2_n_7\,
      O => \mant[13]_i_1__1_n_0\
    );
\mant[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[38]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__2_n_6\,
      O => \mant[14]_i_1__1_n_0\
    );
\mant[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[39]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__2_n_5\,
      O => \mant[15]_i_1__1_n_0\
    );
\mant[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[40]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__2_n_4\,
      O => \mant[16]_i_1__1_n_0\
    );
\mant[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[41]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__3_n_7\,
      O => \mant[17]_i_1__1_n_0\
    );
\mant[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[42]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__3_n_6\,
      O => \mant[18]_i_1__1_n_0\
    );
\mant[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[43]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__3_n_5\,
      O => \mant[19]_i_1__1_n_0\
    );
\mant[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[25]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry_n_7\,
      O => \mant[1]_i_1__1_n_0\
    );
\mant[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[44]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__3_n_4\,
      O => \mant[20]_i_1__1_n_0\
    );
\mant[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[45]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__4_n_7\,
      O => \mant[21]_i_1__1_n_0\
    );
\mant[22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20080000"
    )
        port map (
      I0 => \mant[22]_i_3__1_n_0\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => multOp_i_2_n_0,
      O => mant0
    );
\mant[22]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[46]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__4_n_6\,
      O => \mant[22]_i_2__1_n_0\
    );
\mant[22]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C4C4C444"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => r,
      I3 => s_reg_n_0,
      I4 => g,
      O => \mant[22]_i_3__1_n_0\
    );
\mant[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[26]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry_n_6\,
      O => \mant[2]_i_1__1_n_0\
    );
\mant[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[27]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry_n_5\,
      O => \mant[3]_i_1__1_n_0\
    );
\mant[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[28]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry_n_4\,
      O => \mant[4]_i_1__1_n_0\
    );
\mant[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[29]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__0_n_7\,
      O => \mant[5]_i_1__1_n_0\
    );
\mant[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[30]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__0_n_6\,
      O => \mant[6]_i_1__1_n_0\
    );
\mant[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[31]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__0_n_5\,
      O => \mant[7]_i_1__1_n_0\
    );
\mant[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[32]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__0_n_4\,
      O => \mant[8]_i_1__1_n_0\
    );
\mant[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \M_norm_reg_n_0_[33]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \plusOp_inferred__1/i__carry__1_n_7\,
      O => \mant[9]_i_1__1_n_0\
    );
\mant_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[0]_i_1__1_n_0\,
      Q => mant(0),
      R => '0'
    );
\mant_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[10]_i_1__1_n_0\,
      Q => mant(10),
      R => '0'
    );
\mant_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[11]_i_1__1_n_0\,
      Q => mant(11),
      R => '0'
    );
\mant_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[12]_i_1__1_n_0\,
      Q => mant(12),
      R => '0'
    );
\mant_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[13]_i_1__1_n_0\,
      Q => mant(13),
      R => '0'
    );
\mant_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[14]_i_1__1_n_0\,
      Q => mant(14),
      R => '0'
    );
\mant_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[15]_i_1__1_n_0\,
      Q => mant(15),
      R => '0'
    );
\mant_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[16]_i_1__1_n_0\,
      Q => mant(16),
      R => '0'
    );
\mant_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[17]_i_1__1_n_0\,
      Q => mant(17),
      R => '0'
    );
\mant_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[18]_i_1__1_n_0\,
      Q => mant(18),
      R => '0'
    );
\mant_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[19]_i_1__1_n_0\,
      Q => mant(19),
      R => '0'
    );
\mant_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[1]_i_1__1_n_0\,
      Q => mant(1),
      R => '0'
    );
\mant_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[20]_i_1__1_n_0\,
      Q => mant(20),
      R => '0'
    );
\mant_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[21]_i_1__1_n_0\,
      Q => mant(21),
      R => '0'
    );
\mant_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[22]_i_2__1_n_0\,
      Q => mant(22),
      R => '0'
    );
\mant_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[2]_i_1__1_n_0\,
      Q => mant(2),
      R => '0'
    );
\mant_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[3]_i_1__1_n_0\,
      Q => mant(3),
      R => '0'
    );
\mant_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[4]_i_1__1_n_0\,
      Q => mant(4),
      R => '0'
    );
\mant_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[5]_i_1__1_n_0\,
      Q => mant(5),
      R => '0'
    );
\mant_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[6]_i_1__1_n_0\,
      Q => mant(6),
      R => '0'
    );
\mant_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[7]_i_1__1_n_0\,
      Q => mant(7),
      R => '0'
    );
\mant_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[8]_i_1__1_n_0\,
      Q => mant(8),
      R => '0'
    );
\mant_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mant0,
      D => \mant[9]_i_1__1_n_0\,
      Q => mant(9),
      R => '0'
    );
multOp: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000100000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => multOp_n_24,
      ACOUT(28) => multOp_n_25,
      ACOUT(27) => multOp_n_26,
      ACOUT(26) => multOp_n_27,
      ACOUT(25) => multOp_n_28,
      ACOUT(24) => multOp_n_29,
      ACOUT(23) => multOp_n_30,
      ACOUT(22) => multOp_n_31,
      ACOUT(21) => multOp_n_32,
      ACOUT(20) => multOp_n_33,
      ACOUT(19) => multOp_n_34,
      ACOUT(18) => multOp_n_35,
      ACOUT(17) => multOp_n_36,
      ACOUT(16) => multOp_n_37,
      ACOUT(15) => multOp_n_38,
      ACOUT(14) => multOp_n_39,
      ACOUT(13) => multOp_n_40,
      ACOUT(12) => multOp_n_41,
      ACOUT(11) => multOp_n_42,
      ACOUT(10) => multOp_n_43,
      ACOUT(9) => multOp_n_44,
      ACOUT(8) => multOp_n_45,
      ACOUT(7) => multOp_n_46,
      ACOUT(6) => multOp_n_47,
      ACOUT(5) => multOp_n_48,
      ACOUT(4) => multOp_n_49,
      ACOUT(3) => multOp_n_50,
      ACOUT(2) => multOp_n_51,
      ACOUT(1) => multOp_n_52,
      ACOUT(0) => multOp_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"010001001001101111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_multOp_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_multOp_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_multOp_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => A_sgn0,
      CEP => '0',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_multOp_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_multOp_OVERFLOW_UNCONNECTED,
      P(47) => multOp_n_58,
      P(46) => multOp_n_59,
      P(45) => multOp_n_60,
      P(44) => multOp_n_61,
      P(43) => multOp_n_62,
      P(42) => multOp_n_63,
      P(41) => multOp_n_64,
      P(40) => multOp_n_65,
      P(39) => multOp_n_66,
      P(38) => multOp_n_67,
      P(37) => multOp_n_68,
      P(36) => multOp_n_69,
      P(35) => multOp_n_70,
      P(34) => multOp_n_71,
      P(33) => multOp_n_72,
      P(32) => multOp_n_73,
      P(31) => multOp_n_74,
      P(30) => multOp_n_75,
      P(29) => multOp_n_76,
      P(28) => multOp_n_77,
      P(27) => multOp_n_78,
      P(26) => multOp_n_79,
      P(25) => multOp_n_80,
      P(24) => multOp_n_81,
      P(23) => multOp_n_82,
      P(22) => multOp_n_83,
      P(21) => multOp_n_84,
      P(20) => multOp_n_85,
      P(19) => multOp_n_86,
      P(18) => multOp_n_87,
      P(17) => multOp_n_88,
      P(16) => multOp_n_89,
      P(15) => multOp_n_90,
      P(14) => multOp_n_91,
      P(13) => multOp_n_92,
      P(12) => multOp_n_93,
      P(11) => multOp_n_94,
      P(10) => multOp_n_95,
      P(9) => multOp_n_96,
      P(8) => multOp_n_97,
      P(7) => multOp_n_98,
      P(6) => multOp_n_99,
      P(5) => multOp_n_100,
      P(4) => multOp_n_101,
      P(3) => multOp_n_102,
      P(2) => multOp_n_103,
      P(1) => multOp_n_104,
      P(0) => multOp_n_105,
      PATTERNBDETECT => NLW_multOp_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_multOp_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => multOp_n_106,
      PCOUT(46) => multOp_n_107,
      PCOUT(45) => multOp_n_108,
      PCOUT(44) => multOp_n_109,
      PCOUT(43) => multOp_n_110,
      PCOUT(42) => multOp_n_111,
      PCOUT(41) => multOp_n_112,
      PCOUT(40) => multOp_n_113,
      PCOUT(39) => multOp_n_114,
      PCOUT(38) => multOp_n_115,
      PCOUT(37) => multOp_n_116,
      PCOUT(36) => multOp_n_117,
      PCOUT(35) => multOp_n_118,
      PCOUT(34) => multOp_n_119,
      PCOUT(33) => multOp_n_120,
      PCOUT(32) => multOp_n_121,
      PCOUT(31) => multOp_n_122,
      PCOUT(30) => multOp_n_123,
      PCOUT(29) => multOp_n_124,
      PCOUT(28) => multOp_n_125,
      PCOUT(27) => multOp_n_126,
      PCOUT(26) => multOp_n_127,
      PCOUT(25) => multOp_n_128,
      PCOUT(24) => multOp_n_129,
      PCOUT(23) => multOp_n_130,
      PCOUT(22) => multOp_n_131,
      PCOUT(21) => multOp_n_132,
      PCOUT(20) => multOp_n_133,
      PCOUT(19) => multOp_n_134,
      PCOUT(18) => multOp_n_135,
      PCOUT(17) => multOp_n_136,
      PCOUT(16) => multOp_n_137,
      PCOUT(15) => multOp_n_138,
      PCOUT(14) => multOp_n_139,
      PCOUT(13) => multOp_n_140,
      PCOUT(12) => multOp_n_141,
      PCOUT(11) => multOp_n_142,
      PCOUT(10) => multOp_n_143,
      PCOUT(9) => multOp_n_144,
      PCOUT(8) => multOp_n_145,
      PCOUT(7) => multOp_n_146,
      PCOUT(6) => multOp_n_147,
      PCOUT(5) => multOp_n_148,
      PCOUT(4) => multOp_n_149,
      PCOUT(3) => multOp_n_150,
      PCOUT(2) => multOp_n_151,
      PCOUT(1) => multOp_n_152,
      PCOUT(0) => multOp_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_multOp_UNDERFLOW_UNCONNECTED
    );
\multOp_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => multOp_i_2_n_0,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => multOp_i_3_n_0,
      O => A_sgn0
    );
multOp_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \product_reg[0]_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      O => multOp_i_2_n_0
    );
multOp_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      O => multOp_i_3_n_0
    );
\plusOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__1/i__carry_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry_n_3\,
      CYINIT => mant(0),
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry_n_4\,
      O(2) => \plusOp_inferred__1/i__carry_n_5\,
      O(1) => \plusOp_inferred__1/i__carry_n_6\,
      O(0) => \plusOp_inferred__1/i__carry_n_7\,
      S(3 downto 0) => mant(4 downto 1)
    );
\plusOp_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__0_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__0_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__0_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__0_n_7\,
      S(3 downto 0) => mant(8 downto 5)
    );
\plusOp_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__1_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__1_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__1_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__1_n_7\,
      S(3 downto 0) => mant(12 downto 9)
    );
\plusOp_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__1_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__2_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__2_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__2_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__2_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__2_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__2_n_7\,
      S(3 downto 0) => mant(16 downto 13)
    );
\plusOp_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__2_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__3_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__3_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__3_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__1/i__carry__3_n_4\,
      O(2) => \plusOp_inferred__1/i__carry__3_n_5\,
      O(1) => \plusOp_inferred__1/i__carry__3_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__3_n_7\,
      S(3 downto 0) => mant(20 downto 17)
    );
\plusOp_inferred__1/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__3_n_0\,
      CO(3 downto 1) => \NLW_plusOp_inferred__1/i__carry__4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \plusOp_inferred__1/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_plusOp_inferred__1/i__carry__4_O_UNCONNECTED\(3 downto 2),
      O(1) => \plusOp_inferred__1/i__carry__4_n_6\,
      O(0) => \plusOp_inferred__1/i__carry__4_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => mant(22 downto 21)
    );
\product[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(0),
      O => p_1_in(0)
    );
\product[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(10),
      O => p_1_in(10)
    );
\product[11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(11),
      O => p_1_in(11)
    );
\product[12]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(12),
      O => p_1_in(12)
    );
\product[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(13),
      O => p_1_in(13)
    );
\product[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(14),
      O => p_1_in(14)
    );
\product[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(15),
      O => p_1_in(15)
    );
\product[16]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(16),
      O => p_1_in(16)
    );
\product[17]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(17),
      O => p_1_in(17)
    );
\product[18]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(18),
      O => p_1_in(18)
    );
\product[19]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(19),
      O => p_1_in(19)
    );
\product[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(1),
      O => p_1_in(1)
    );
\product[20]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(20),
      O => p_1_in(20)
    );
\product[21]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(21),
      O => p_1_in(21)
    );
\product[22]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(22),
      O => p_1_in(22)
    );
\product[23]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[0]\,
      O => p_1_in(23)
    );
\product[24]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[1]\,
      O => p_1_in(24)
    );
\product[25]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[2]\,
      O => p_1_in(25)
    );
\product[26]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[3]\,
      O => p_1_in(26)
    );
\product[27]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[4]\,
      O => p_1_in(27)
    );
\product[28]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[5]\,
      O => p_1_in(28)
    );
\product[29]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[6]\,
      O => p_1_in(29)
    );
\product[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(2),
      O => p_1_in(2)
    );
\product[30]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[7]\,
      O => p_1_in(30)
    );
\product[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1080"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      O => \product[31]_i_1__1_n_0\
    );
\product[31]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => Product_sgn,
      O => p_1_in(31)
    );
\product[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(3),
      O => p_1_in(3)
    );
\product[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(4),
      O => p_1_in(4)
    );
\product[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(5),
      O => p_1_in(5)
    );
\product[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(6),
      O => p_1_in(6)
    );
\product[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(7),
      O => p_1_in(7)
    );
\product[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(8),
      O => p_1_in(8)
    );
\product[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => mant(9),
      O => p_1_in(9)
    );
\product_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(0),
      Q => \product_reg[31]_0\(0)
    );
\product_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(10),
      Q => \product_reg[31]_0\(5)
    );
\product_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(11),
      Q => weight_adjustment_value(11)
    );
\product_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(12),
      Q => \product_reg[31]_0\(6)
    );
\product_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(13),
      Q => weight_adjustment_value(13)
    );
\product_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(14),
      Q => weight_adjustment_value(14)
    );
\product_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(15),
      Q => weight_adjustment_value(15)
    );
\product_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(16),
      Q => weight_adjustment_value(16)
    );
\product_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(17),
      Q => weight_adjustment_value(17)
    );
\product_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(18),
      Q => \product_reg[31]_0\(7)
    );
\product_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(19),
      Q => \product_reg[31]_0\(8)
    );
\product_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(1),
      Q => \product_reg[31]_0\(1)
    );
\product_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(20),
      Q => \product_reg[31]_0\(9)
    );
\product_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(21),
      Q => weight_adjustment_value(21)
    );
\product_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(22),
      Q => \product_reg[31]_0\(10)
    );
\product_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(23),
      Q => \product_reg[31]_0\(11)
    );
\product_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(24),
      Q => \product_reg[31]_0\(12)
    );
\product_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(25),
      Q => \product_reg[31]_0\(13)
    );
\product_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(26),
      Q => \product_reg[31]_0\(14)
    );
\product_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(27),
      Q => \product_reg[31]_0\(15)
    );
\product_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(28),
      Q => \product_reg[31]_0\(16)
    );
\product_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(29),
      Q => \product_reg[31]_0\(17)
    );
\product_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(2),
      Q => \product_reg[31]_0\(2)
    );
\product_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(30),
      Q => \product_reg[31]_0\(18)
    );
\product_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(31),
      Q => \product_reg[31]_0\(19)
    );
\product_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(3),
      Q => weight_adjustment_value(3)
    );
\product_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(4),
      Q => \product_reg[31]_0\(3)
    );
\product_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(5),
      Q => weight_adjustment_value(5)
    );
\product_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(6),
      Q => weight_adjustment_value(6)
    );
\product_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(7),
      Q => weight_adjustment_value(7)
    );
\product_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(8),
      Q => \product_reg[31]_0\(4)
    );
\product_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => \product[31]_i_1__1_n_0\,
      CLR => rst_mul,
      D => p_1_in(9),
      Q => weight_adjustment_value(9)
    );
\r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \M_norm_reg_n_0_[22]\,
      I1 => multOp_i_2_n_0,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \g_i_2__1_n_0\,
      I5 => r,
      O => \r_i_1__1_n_0\
    );
r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \r_i_1__1_n_0\,
      Q => r,
      R => '0'
    );
\s_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \_inferred__0/s_i_2_n_0\,
      I1 => \_inferred__0/s_i_3_n_0\,
      I2 => g0,
      I3 => s_reg_n_0,
      O => \s_i_1__1_n_0\
    );
s_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => multOp_i_2_n_0,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      O => g0
    );
s_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \s_i_1__1_n_0\,
      Q => s_reg_n_0,
      R => '0'
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000AF00FFFFF0FC"
    )
        port map (
      I0 => \state[3]_i_4__1_n_0\,
      I1 => multOp_i_3_n_0,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \state_reg_n_0_[0]\,
      O => state(0)
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFF00FF0AFF0FF00"
    )
        port map (
      I0 => \state[3]_i_4__1_n_0\,
      I1 => multOp_i_3_n_0,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[3]\,
      O => state(1)
    );
\state[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2CAC8C832CAC8C8"
    )
        port map (
      I0 => \state[2]_i_2__3_n_0\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => multOp_i_3_n_0,
      O => state(2)
    );
\state[2]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFFFFFFFFFFFF"
    )
        port map (
      I0 => \eZ[8]_i_3__1_n_0\,
      I1 => \eZ_reg_n_0_[6]\,
      I2 => \eZ_reg_n_0_[7]\,
      I3 => \eZ_reg_n_0_[8]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[1]\,
      O => \state[2]_i_2__3_n_0\
    );
\state[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => multOp_i_3_n_0,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[2]\,
      O => \state[3]_i_1__1_n_0\
    );
\state[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFF00C0C0C0"
    )
        port map (
      I0 => multOp_i_3_n_0,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state[3]_i_4__1_n_0\,
      I5 => \state_reg_n_0_[3]\,
      O => state(3)
    );
\state[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF15"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \product_reg[0]_0\,
      O => rst_mul
    );
\state[3]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \eZ_reg_n_0_[3]\,
      I1 => \eZ_reg_n_0_[7]\,
      I2 => \eZ_reg_n_0_[2]\,
      I3 => \state[3]_i_5_n_0\,
      O => \state[3]_i_4__1_n_0\
    );
\state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \eZ_reg_n_0_[1]\,
      I1 => \eZ_reg_n_0_[0]\,
      I2 => \eZ_reg_n_0_[4]\,
      I3 => \eZ_reg_n_0_[6]\,
      I4 => \eZ_reg_n_0_[8]\,
      I5 => \eZ_reg_n_0_[5]\,
      O => \state[3]_i_5_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \state[3]_i_1__1_n_0\,
      CLR => rst_mul,
      D => state(0),
      Q => \state_reg_n_0_[0]\
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \state[3]_i_1__1_n_0\,
      CLR => rst_mul,
      D => state(1),
      Q => \state_reg_n_0_[1]\
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \state[3]_i_1__1_n_0\,
      CLR => rst_mul,
      D => state(2),
      Q => \state_reg_n_0_[2]\
    );
\state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \state[3]_i_1__1_n_0\,
      CLR => rst_mul,
      D => state(3),
      Q => \state_reg_n_0_[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Control_0_0_Perceptron is
  port (
    delta_ok : out STD_LOGIC;
    done_per : out STD_LOGIC;
    per_out : out STD_LOGIC;
    desired_point_type : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    w : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    B_sgn_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    A_sgn_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    B_sgn_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    start_per : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Control_0_0_Perceptron : entity is "Perceptron";
end design_1_Control_0_0_Perceptron;

architecture STRUCTURE of design_1_Control_0_0_Perceptron is
  signal \FSM_onehot_cur_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cur_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_cur_state_reg_n_0_[4]\ : STD_LOGIC;
  signal adder1_done : STD_LOGIC;
  signal adder2_done : STD_LOGIC;
  signal fpu_adder1_n_2 : STD_LOGIC;
  signal fpu_adder2_n_1 : STD_LOGIC;
  signal fpu_mul1_n_0 : STD_LOGIC;
  signal fpu_mul1_n_22 : STD_LOGIC;
  signal fpu_mul1_n_23 : STD_LOGIC;
  signal fpu_mul1_n_24 : STD_LOGIC;
  signal fpu_mul1_n_25 : STD_LOGIC;
  signal fpu_mul1_n_26 : STD_LOGIC;
  signal fpu_mul1_n_27 : STD_LOGIC;
  signal fpu_mul1_n_28 : STD_LOGIC;
  signal fpu_mul1_n_29 : STD_LOGIC;
  signal fpu_mul1_n_30 : STD_LOGIC;
  signal fpu_mul1_n_31 : STD_LOGIC;
  signal fpu_mul1_n_32 : STD_LOGIC;
  signal fpu_mul1_n_33 : STD_LOGIC;
  signal mul2_done : STD_LOGIC;
  signal productx : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal producty : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal start_adder1 : STD_LOGIC;
  signal start_adder2 : STD_LOGIC;
  signal start_mul1 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sum : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_cur_state[0]_i_1\ : label is "soft_lutpair737";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cur_state_reg[0]\ : label is "mul:00010,add1:00100,add2:01000,done_st:10000,idle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cur_state_reg[1]\ : label is "mul:00010,add1:00100,add2:01000,done_st:10000,idle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cur_state_reg[2]\ : label is "mul:00010,add1:00100,add2:01000,done_st:10000,idle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cur_state_reg[3]\ : label is "mul:00010,add1:00100,add2:01000,done_st:10000,idle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cur_state_reg[4]\ : label is "mul:00010,add1:00100,add2:01000,done_st:10000,idle:00001";
  attribute SOFT_HLUTNM of done_per_INST_0 : label is "soft_lutpair737";
begin
\FSM_onehot_cur_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \FSM_onehot_cur_state_reg_n_0_[0]\,
      I1 => start_per,
      I2 => \FSM_onehot_cur_state_reg_n_0_[4]\,
      O => \FSM_onehot_cur_state[0]_i_1_n_0\
    );
\FSM_onehot_cur_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_cur_state[0]_i_1_n_0\,
      PRE => rst,
      Q => \FSM_onehot_cur_state_reg_n_0_[0]\
    );
\FSM_onehot_cur_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => fpu_mul1_n_33,
      Q => start_mul1
    );
\FSM_onehot_cur_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => fpu_mul1_n_32,
      Q => start_adder1
    );
\FSM_onehot_cur_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => fpu_adder1_n_2,
      Q => start_adder2
    );
\FSM_onehot_cur_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => fpu_adder2_n_1,
      Q => \FSM_onehot_cur_state_reg_n_0_[4]\
    );
done_per_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start_per,
      I1 => \FSM_onehot_cur_state_reg_n_0_[4]\,
      O => done_per
    );
fpu_adder1: entity work.design_1_Control_0_0_FPU_adder
     port map (
      \B_mantissa_reg[10]_0\ => fpu_mul1_n_29,
      \B_mantissa_reg[11]_0\ => fpu_mul1_n_28,
      \B_mantissa_reg[12]_0\ => fpu_mul1_n_27,
      \B_mantissa_reg[13]_0\ => fpu_mul1_n_26,
      \B_mantissa_reg[14]_0\ => fpu_mul1_n_25,
      \B_mantissa_reg[15]_0\ => fpu_mul1_n_24,
      \B_mantissa_reg[16]_0\ => fpu_mul1_n_23,
      \B_mantissa_reg[17]_0\ => fpu_mul1_n_22,
      \B_mantissa_reg[21]_0\ => fpu_mul1_n_0,
      \B_mantissa_reg[3]_0\ => fpu_mul1_n_31,
      \B_mantissa_reg[5]_0\ => fpu_mul1_n_30,
      D(0) => fpu_adder1_n_2,
      \FSM_onehot_cur_state_reg[3]\(1) => start_adder2,
      \FSM_onehot_cur_state_reg[3]\(0) => start_adder1,
      \FSM_sequential_state_reg[0]_0\(0) => state(0),
      Q(20 downto 11) => productx(31 downto 22),
      Q(10 downto 8) => productx(20 downto 18),
      Q(7 downto 4) => productx(9 downto 6),
      Q(3) => productx(4),
      Q(2 downto 0) => productx(2 downto 0),
      adder1_done => adder1_done,
      adder2_done => adder2_done,
      clk => clk,
      rst => rst,
      \sum_reg[31]_0\(31 downto 0) => sum(31 downto 0),
      w(31 downto 0) => w(31 downto 0)
    );
fpu_adder2: entity work.design_1_Control_0_0_FPU_adder_2
     port map (
      A_sgn_reg_0(31 downto 0) => sum(31 downto 0),
      B_sgn_reg_0(31 downto 0) => producty(31 downto 0),
      D(0) => fpu_adder2_n_1,
      Q(1) => \FSM_onehot_cur_state_reg_n_0_[4]\,
      Q(0) => start_adder2,
      adder2_done => adder2_done,
      clk => clk,
      delta_ok => delta_ok,
      desired_point_type => desired_point_type,
      per_out => per_out,
      rst => rst,
      start_per => start_per
    );
fpu_mul1: entity work.design_1_Control_0_0_FPU_multiplier
     port map (
      \B_mantissa_reg[21]\(0) => state(0),
      B_sgn_reg_0(31 downto 0) => B_sgn_reg(31 downto 0),
      D(1) => fpu_mul1_n_32,
      D(0) => fpu_mul1_n_33,
      \FSM_onehot_cur_state_reg[2]\(2) => start_adder1,
      \FSM_onehot_cur_state_reg[2]\(1) => start_mul1,
      \FSM_onehot_cur_state_reg[2]\(0) => \FSM_onehot_cur_state_reg_n_0_[0]\,
      Q(31 downto 0) => Q(31 downto 0),
      adder1_done => adder1_done,
      clk => clk,
      mul2_done => mul2_done,
      \product_reg[10]_0\ => fpu_mul1_n_29,
      \product_reg[11]_0\ => fpu_mul1_n_28,
      \product_reg[12]_0\ => fpu_mul1_n_27,
      \product_reg[13]_0\ => fpu_mul1_n_26,
      \product_reg[14]_0\ => fpu_mul1_n_25,
      \product_reg[15]_0\ => fpu_mul1_n_24,
      \product_reg[16]_0\ => fpu_mul1_n_23,
      \product_reg[17]_0\ => fpu_mul1_n_22,
      \product_reg[21]_0\ => fpu_mul1_n_0,
      \product_reg[31]_0\(20 downto 11) => productx(31 downto 22),
      \product_reg[31]_0\(10 downto 8) => productx(20 downto 18),
      \product_reg[31]_0\(7 downto 4) => productx(9 downto 6),
      \product_reg[31]_0\(3) => productx(4),
      \product_reg[31]_0\(2 downto 0) => productx(2 downto 0),
      \product_reg[3]_0\ => fpu_mul1_n_31,
      \product_reg[5]_0\ => fpu_mul1_n_30,
      rst => rst,
      start_per => start_per
    );
fpu_mul2: entity work.design_1_Control_0_0_FPU_multiplier_3
     port map (
      A_sgn_reg_0(31 downto 0) => A_sgn_reg(31 downto 0),
      B_sgn_reg_0(31 downto 0) => B_sgn_reg_0(31 downto 0),
      Q(0) => start_mul1,
      clk => clk,
      mul2_done => mul2_done,
      \product_reg[31]_0\(31 downto 0) => producty(31 downto 0),
      rst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Control_0_0_delta_rule_unit is
  port (
    rst_adder_async : out STD_LOGIC;
    \FSM_sequential_cur_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sum_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rst : in STD_LOGIC;
    desired_point_type : in STD_LOGIC;
    start_delta : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Control_0_0_delta_rule_unit : entity is "delta_rule_unit";
end design_1_Control_0_0_delta_rule_unit;

architecture STRUCTURE of design_1_Control_0_0_delta_rule_unit is
  signal \^fsm_sequential_cur_state_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fpu_adder2_n_1 : STD_LOGIC;
  signal fpu_mul_n_1 : STD_LOGIC;
  signal fpu_mul_n_22 : STD_LOGIC;
  signal fpu_mul_n_23 : STD_LOGIC;
  signal fpu_mul_n_24 : STD_LOGIC;
  signal fpu_mul_n_25 : STD_LOGIC;
  signal fpu_mul_n_26 : STD_LOGIC;
  signal fpu_mul_n_27 : STD_LOGIC;
  signal fpu_mul_n_28 : STD_LOGIC;
  signal fpu_mul_n_29 : STD_LOGIC;
  signal fpu_mul_n_30 : STD_LOGIC;
  signal fpu_mul_n_31 : STD_LOGIC;
  signal fpu_mul_n_32 : STD_LOGIC;
  signal mul_done : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rst_adder_async\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal weight_adjustment_value : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_state_reg[0]\ : label is "strt:010,idle:000,rst_st:001,computing:011,signal_stop:100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_state_reg[1]\ : label is "strt:010,idle:000,rst_st:001,computing:011,signal_stop:100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_state_reg[2]\ : label is "strt:010,idle:000,rst_st:001,computing:011,signal_stop:100";
begin
  \FSM_sequential_cur_state_reg[2]_0\(2 downto 0) <= \^fsm_sequential_cur_state_reg[2]_0\(2 downto 0);
  rst_adder_async <= \^rst_adder_async\;
\FSM_sequential_cur_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => next_state(0),
      Q => \^fsm_sequential_cur_state_reg[2]_0\(0)
    );
\FSM_sequential_cur_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => next_state(1),
      Q => \^fsm_sequential_cur_state_reg[2]_0\(1)
    );
\FSM_sequential_cur_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => fpu_adder2_n_1,
      Q => \^fsm_sequential_cur_state_reg[2]_0\(2)
    );
fpu_adder2: entity work.design_1_Control_0_0_FPU_adder_8
     port map (
      A_sgn_reg_0(31 downto 0) => Q(31 downto 0),
      \B_mantissa_reg[11]_0\ => fpu_mul_n_27,
      \B_mantissa_reg[13]_0\ => fpu_mul_n_26,
      \B_mantissa_reg[14]_0\ => fpu_mul_n_25,
      \B_mantissa_reg[15]_0\ => fpu_mul_n_24,
      \B_mantissa_reg[16]_0\ => fpu_mul_n_23,
      \B_mantissa_reg[17]_0\ => fpu_mul_n_22,
      \B_mantissa_reg[21]_0\ => fpu_mul_n_1,
      \B_mantissa_reg[3]_0\ => fpu_mul_n_32,
      \B_mantissa_reg[5]_0\ => fpu_mul_n_31,
      \B_mantissa_reg[6]_0\ => fpu_mul_n_30,
      \B_mantissa_reg[7]_0\ => fpu_mul_n_29,
      \B_mantissa_reg[9]_0\ => fpu_mul_n_28,
      D(2) => fpu_adder2_n_1,
      D(1 downto 0) => next_state(1 downto 0),
      \FSM_sequential_cur_state_reg[2]\(2 downto 0) => \^fsm_sequential_cur_state_reg[2]_0\(2 downto 0),
      \FSM_sequential_state_reg[0]_0\(0) => state(0),
      \FSM_sequential_state_reg[2]_0\ => \^rst_adder_async\,
      Q(19 downto 10) => weight_adjustment_value(31 downto 22),
      Q(9 downto 7) => weight_adjustment_value(20 downto 18),
      Q(6) => weight_adjustment_value(12),
      Q(5) => weight_adjustment_value(10),
      Q(4) => weight_adjustment_value(8),
      Q(3) => weight_adjustment_value(4),
      Q(2 downto 0) => weight_adjustment_value(2 downto 0),
      clk => clk,
      mul_done => mul_done,
      start_delta => start_delta,
      \sum_reg[31]_0\(31 downto 0) => \sum_reg[31]\(31 downto 0)
    );
fpu_mul: entity work.design_1_Control_0_0_FPU_multiplier_9
     port map (
      \B_mantissa_reg[21]\(0) => state(0),
      Q(2 downto 0) => \^fsm_sequential_cur_state_reg[2]_0\(2 downto 0),
      clk => clk,
      desired_point_type => desired_point_type,
      mul_done => mul_done,
      \product_reg[0]_0\ => \^rst_adder_async\,
      \product_reg[11]_0\ => fpu_mul_n_27,
      \product_reg[13]_0\ => fpu_mul_n_26,
      \product_reg[14]_0\ => fpu_mul_n_25,
      \product_reg[15]_0\ => fpu_mul_n_24,
      \product_reg[16]_0\ => fpu_mul_n_23,
      \product_reg[17]_0\ => fpu_mul_n_22,
      \product_reg[21]_0\ => fpu_mul_n_1,
      \product_reg[31]_0\(19 downto 10) => weight_adjustment_value(31 downto 22),
      \product_reg[31]_0\(9 downto 7) => weight_adjustment_value(20 downto 18),
      \product_reg[31]_0\(6) => weight_adjustment_value(12),
      \product_reg[31]_0\(5) => weight_adjustment_value(10),
      \product_reg[31]_0\(4) => weight_adjustment_value(8),
      \product_reg[31]_0\(3) => weight_adjustment_value(4),
      \product_reg[31]_0\(2 downto 0) => weight_adjustment_value(2 downto 0),
      \product_reg[3]_0\ => fpu_mul_n_32,
      \product_reg[5]_0\ => fpu_mul_n_31,
      \product_reg[6]_0\ => fpu_mul_n_30,
      \product_reg[7]_0\ => fpu_mul_n_29,
      \product_reg[9]_0\ => fpu_mul_n_28
    );
rst_mul_async_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => \^rst_adder_async\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Control_0_0_delta_rule_unit_0 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rate : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sum_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \FSM_sequential_cur_state_reg[1]_0\ : out STD_LOGIC;
    rst_adder_async : in STD_LOGIC;
    desired_point_type : in STD_LOGIC;
    clk : in STD_LOGIC;
    A_sgn_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rst : in STD_LOGIC;
    B_sgn_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    start_delta : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Control_0_0_delta_rule_unit_0 : entity is "delta_rule_unit";
end design_1_Control_0_0_delta_rule_unit_0;

architecture STRUCTURE of design_1_Control_0_0_delta_rule_unit_0 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cur_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal fpu_adder2_n_1 : STD_LOGIC;
  signal fpu_mul_n_2 : STD_LOGIC;
  signal fpu_mul_n_26 : STD_LOGIC;
  signal fpu_mul_n_27 : STD_LOGIC;
  signal fpu_mul_n_28 : STD_LOGIC;
  signal fpu_mul_n_29 : STD_LOGIC;
  signal fpu_mul_n_30 : STD_LOGIC;
  signal fpu_mul_n_31 : STD_LOGIC;
  signal fpu_mul_n_32 : STD_LOGIC;
  signal fpu_mul_n_33 : STD_LOGIC;
  signal mul_done : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal weight_adjustment_value : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_state_reg[0]\ : label is "strt:010,idle:000,rst_st:001,computing:011,signal_stop:100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_state_reg[1]\ : label is "strt:010,idle:000,rst_st:001,computing:011,signal_stop:100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_state_reg[2]\ : label is "strt:010,idle:000,rst_st:001,computing:011,signal_stop:100";
begin
  Q(0) <= \^q\(0);
\FSM_sequential_cur_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => next_state(0),
      Q => cur_state(0)
    );
\FSM_sequential_cur_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => next_state(1),
      Q => cur_state(1)
    );
\FSM_sequential_cur_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => fpu_adder2_n_1,
      Q => \^q\(0)
    );
delta_done_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cur_state(1),
      I1 => cur_state(0),
      O => \FSM_sequential_cur_state_reg[1]_0\
    );
fpu_adder2: entity work.design_1_Control_0_0_FPU_adder_6
     port map (
      A_sgn_reg_0(31 downto 0) => A_sgn_reg(31 downto 0),
      \B_mantissa_reg[11]_0\ => fpu_mul_n_30,
      \B_mantissa_reg[13]_0\ => fpu_mul_n_29,
      \B_mantissa_reg[14]_0\ => fpu_mul_n_28,
      \B_mantissa_reg[15]_0\ => fpu_mul_n_27,
      \B_mantissa_reg[16]_0\ => fpu_mul_n_26,
      \B_mantissa_reg[17]_0\ => fpu_mul_n_2,
      \B_mantissa_reg[4]_0\ => fpu_mul_n_33,
      \B_mantissa_reg[6]_0\ => fpu_mul_n_32,
      \B_mantissa_reg[9]_0\ => fpu_mul_n_31,
      D(2) => fpu_adder2_n_1,
      D(1 downto 0) => next_state(1 downto 0),
      \FSM_sequential_cur_state_reg[2]\(2) => \^q\(0),
      \FSM_sequential_cur_state_reg[2]\(1 downto 0) => cur_state(1 downto 0),
      \FSM_sequential_state_reg[0]_0\(0) => state(0),
      Q(22 downto 9) => weight_adjustment_value(31 downto 18),
      Q(8) => weight_adjustment_value(12),
      Q(7) => weight_adjustment_value(10),
      Q(6 downto 5) => weight_adjustment_value(8 downto 7),
      Q(4) => weight_adjustment_value(5),
      Q(3 downto 0) => weight_adjustment_value(3 downto 0),
      clk => clk,
      mul_done => mul_done,
      rst_adder_async => rst_adder_async,
      start_delta => start_delta,
      \sum_reg[31]_0\(31 downto 0) => \sum_reg[31]\(31 downto 0)
    );
fpu_mul: entity work.design_1_Control_0_0_FPU_multiplier_7
     port map (
      \B_mantissa_reg[17]\(0) => state(0),
      B_sgn_reg_0(31 downto 0) => B_sgn_reg(31 downto 0),
      Q(2) => \^q\(0),
      Q(1 downto 0) => cur_state(1 downto 0),
      clk => clk,
      desired_point_type => desired_point_type,
      mul_done => mul_done,
      \product_reg[11]_0\ => fpu_mul_n_30,
      \product_reg[13]_0\ => fpu_mul_n_29,
      \product_reg[14]_0\ => fpu_mul_n_28,
      \product_reg[15]_0\ => fpu_mul_n_27,
      \product_reg[16]_0\ => fpu_mul_n_26,
      \product_reg[17]_0\ => fpu_mul_n_2,
      \product_reg[31]_0\(22 downto 9) => weight_adjustment_value(31 downto 18),
      \product_reg[31]_0\(8) => weight_adjustment_value(12),
      \product_reg[31]_0\(7) => weight_adjustment_value(10),
      \product_reg[31]_0\(6 downto 5) => weight_adjustment_value(8 downto 7),
      \product_reg[31]_0\(4) => weight_adjustment_value(5),
      \product_reg[31]_0\(3 downto 0) => weight_adjustment_value(3 downto 0),
      \product_reg[4]_0\ => fpu_mul_n_33,
      \product_reg[6]_0\ => fpu_mul_n_32,
      \product_reg[9]_0\ => fpu_mul_n_31,
      rate(0) => rate(0),
      rst_adder_async => rst_adder_async
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Control_0_0_delta_rule_unit_1 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rst_adder_async : in STD_LOGIC;
    \corrected_w[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sel_corrected_w : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \corrected_w[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    A_sgn_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rst : in STD_LOGIC;
    B_sgn_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rate : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_delta : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Control_0_0_delta_rule_unit_1 : entity is "delta_rule_unit";
end design_1_Control_0_0_delta_rule_unit_1;

architecture STRUCTURE of design_1_Control_0_0_delta_rule_unit_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fpu_adder2_n_1 : STD_LOGIC;
  signal fpu_mul_n_1 : STD_LOGIC;
  signal fpu_mul_n_25 : STD_LOGIC;
  signal fpu_mul_n_26 : STD_LOGIC;
  signal fpu_mul_n_27 : STD_LOGIC;
  signal fpu_mul_n_28 : STD_LOGIC;
  signal fpu_mul_n_29 : STD_LOGIC;
  signal fpu_mul_n_30 : STD_LOGIC;
  signal fpu_mul_n_31 : STD_LOGIC;
  signal fpu_mul_n_32 : STD_LOGIC;
  signal mul_done : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal weight_adjustment_value : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_state_reg[0]\ : label is "strt:010,idle:000,rst_st:001,computing:011,signal_stop:100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_state_reg[1]\ : label is "strt:010,idle:000,rst_st:001,computing:011,signal_stop:100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_state_reg[2]\ : label is "strt:010,idle:000,rst_st:001,computing:011,signal_stop:100";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FSM_sequential_cur_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => next_state(0),
      Q => \^q\(0)
    );
\FSM_sequential_cur_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => next_state(1),
      Q => \^q\(1)
    );
\FSM_sequential_cur_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => fpu_adder2_n_1,
      Q => \^q\(2)
    );
fpu_adder2: entity work.design_1_Control_0_0_FPU_adder_4
     port map (
      A_sgn_reg_0(31 downto 0) => A_sgn_reg(31 downto 0),
      \B_mantissa_reg[11]_0\ => fpu_mul_n_29,
      \B_mantissa_reg[13]_0\ => fpu_mul_n_28,
      \B_mantissa_reg[14]_0\ => fpu_mul_n_27,
      \B_mantissa_reg[15]_0\ => fpu_mul_n_26,
      \B_mantissa_reg[16]_0\ => fpu_mul_n_25,
      \B_mantissa_reg[17]_0\ => fpu_mul_n_1,
      \B_mantissa_reg[4]_0\ => fpu_mul_n_32,
      \B_mantissa_reg[6]_0\ => fpu_mul_n_31,
      \B_mantissa_reg[9]_0\ => fpu_mul_n_30,
      D(2) => fpu_adder2_n_1,
      D(1 downto 0) => next_state(1 downto 0),
      \FSM_sequential_cur_state_reg[2]\(2 downto 0) => \^q\(2 downto 0),
      \FSM_sequential_state_reg[0]_0\(0) => state(0),
      Q(22 downto 9) => weight_adjustment_value(31 downto 18),
      Q(8) => weight_adjustment_value(12),
      Q(7) => weight_adjustment_value(10),
      Q(6 downto 5) => weight_adjustment_value(8 downto 7),
      Q(4) => weight_adjustment_value(5),
      Q(3 downto 0) => weight_adjustment_value(3 downto 0),
      clk => clk,
      \corrected_w[31]\(31 downto 0) => \corrected_w[31]\(31 downto 0),
      \corrected_w[31]_0\(31 downto 0) => \corrected_w[31]_0\(31 downto 0),
      mul_done => mul_done,
      rst_adder_async => rst_adder_async,
      sel_corrected_w(1 downto 0) => sel_corrected_w(1 downto 0),
      start_delta => start_delta,
      \sum_reg[31]_0\(31 downto 0) => D(31 downto 0)
    );
fpu_mul: entity work.design_1_Control_0_0_FPU_multiplier_5
     port map (
      \B_mantissa_reg[17]\(0) => state(0),
      B_sgn_reg_0(31 downto 0) => B_sgn_reg(31 downto 0),
      Q(2 downto 0) => \^q\(2 downto 0),
      clk => clk,
      mul_done => mul_done,
      \product_reg[11]_0\ => fpu_mul_n_29,
      \product_reg[13]_0\ => fpu_mul_n_28,
      \product_reg[14]_0\ => fpu_mul_n_27,
      \product_reg[15]_0\ => fpu_mul_n_26,
      \product_reg[16]_0\ => fpu_mul_n_25,
      \product_reg[17]_0\ => fpu_mul_n_1,
      \product_reg[31]_0\(22 downto 9) => weight_adjustment_value(31 downto 18),
      \product_reg[31]_0\(8) => weight_adjustment_value(12),
      \product_reg[31]_0\(7) => weight_adjustment_value(10),
      \product_reg[31]_0\(6 downto 5) => weight_adjustment_value(8 downto 7),
      \product_reg[31]_0\(4) => weight_adjustment_value(5),
      \product_reg[31]_0\(3 downto 0) => weight_adjustment_value(3 downto 0),
      \product_reg[4]_0\ => fpu_mul_n_32,
      \product_reg[6]_0\ => fpu_mul_n_31,
      \product_reg[9]_0\ => fpu_mul_n_30,
      rate(0) => rate(0),
      rst_adder_async => rst_adder_async
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Control_0_0_Control is
  port (
    delta_ok : out STD_LOGIC;
    done_per : out STD_LOGIC;
    per_out : out STD_LOGIC;
    delta_done : out STD_LOGIC;
    corrected_w : out STD_LOGIC_VECTOR ( 31 downto 0 );
    desired_point_type : in STD_LOGIC;
    sel_w : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    w : in STD_LOGIC_VECTOR ( 31 downto 0 );
    start_per : in STD_LOGIC;
    start_delta : in STD_LOGIC;
    input_val : in STD_LOGIC_VECTOR ( 31 downto 0 );
    update_input : in STD_LOGIC;
    sel_input : in STD_LOGIC;
    update_w : in STD_LOGIC;
    sel_corrected_w : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_Control_0_0_Control : entity is "Control";
end design_1_Control_0_0_Control;

architecture STRUCTURE of design_1_Control_0_0_Control is
  signal corrected_w0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal corrected_w1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \corrected_w_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal cur_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cur_state_0 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal cur_state_1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal delta_done_INST_0_i_1_n_0 : STD_LOGIC;
  signal delta_rule_unit2_n_34 : STD_LOGIC;
  signal delta_rule_unit3_n_10 : STD_LOGIC;
  signal delta_rule_unit3_n_11 : STD_LOGIC;
  signal delta_rule_unit3_n_12 : STD_LOGIC;
  signal delta_rule_unit3_n_13 : STD_LOGIC;
  signal delta_rule_unit3_n_14 : STD_LOGIC;
  signal delta_rule_unit3_n_15 : STD_LOGIC;
  signal delta_rule_unit3_n_16 : STD_LOGIC;
  signal delta_rule_unit3_n_17 : STD_LOGIC;
  signal delta_rule_unit3_n_18 : STD_LOGIC;
  signal delta_rule_unit3_n_19 : STD_LOGIC;
  signal delta_rule_unit3_n_20 : STD_LOGIC;
  signal delta_rule_unit3_n_21 : STD_LOGIC;
  signal delta_rule_unit3_n_22 : STD_LOGIC;
  signal delta_rule_unit3_n_23 : STD_LOGIC;
  signal delta_rule_unit3_n_24 : STD_LOGIC;
  signal delta_rule_unit3_n_25 : STD_LOGIC;
  signal delta_rule_unit3_n_26 : STD_LOGIC;
  signal delta_rule_unit3_n_27 : STD_LOGIC;
  signal delta_rule_unit3_n_28 : STD_LOGIC;
  signal delta_rule_unit3_n_29 : STD_LOGIC;
  signal delta_rule_unit3_n_3 : STD_LOGIC;
  signal delta_rule_unit3_n_30 : STD_LOGIC;
  signal delta_rule_unit3_n_31 : STD_LOGIC;
  signal delta_rule_unit3_n_32 : STD_LOGIC;
  signal delta_rule_unit3_n_33 : STD_LOGIC;
  signal delta_rule_unit3_n_34 : STD_LOGIC;
  signal delta_rule_unit3_n_4 : STD_LOGIC;
  signal delta_rule_unit3_n_5 : STD_LOGIC;
  signal delta_rule_unit3_n_6 : STD_LOGIC;
  signal delta_rule_unit3_n_7 : STD_LOGIC;
  signal delta_rule_unit3_n_8 : STD_LOGIC;
  signal delta_rule_unit3_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal rate : STD_LOGIC_VECTOR ( 31 to 31 );
  signal rst_adder_async : STD_LOGIC;
  signal w0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \w0[31]_i_1_n_0\ : STD_LOGIC;
  signal w1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \w1[31]_i_1_n_0\ : STD_LOGIC;
  signal w2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \w2[31]_i_1_n_0\ : STD_LOGIC;
  signal x_input : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y_input : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[10]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[11]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[12]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[13]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[14]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[15]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[16]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[16]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[17]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[17]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[18]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[18]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[19]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[19]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[20]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[20]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[21]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[21]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[22]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[22]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[23]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[23]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[24]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[24]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[25]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[25]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[26]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[26]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[27]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[27]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[28]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[28]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[29]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[29]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[30]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[30]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[31]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[31]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[8]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \corrected_w_reg[9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \corrected_w_reg[9]\ : label is "VCC:GE GND:CLR";
begin
\corrected_w_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_34,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(0)
    );
\corrected_w_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_24,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(10)
    );
\corrected_w_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_23,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(11)
    );
\corrected_w_reg[12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_22,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(12)
    );
\corrected_w_reg[13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_21,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(13)
    );
\corrected_w_reg[14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_20,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(14)
    );
\corrected_w_reg[15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_19,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(15)
    );
\corrected_w_reg[16]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_18,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(16)
    );
\corrected_w_reg[17]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_17,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(17)
    );
\corrected_w_reg[18]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_16,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(18)
    );
\corrected_w_reg[19]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_15,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(19)
    );
\corrected_w_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_33,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(1)
    );
\corrected_w_reg[20]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_14,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(20)
    );
\corrected_w_reg[21]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_13,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(21)
    );
\corrected_w_reg[22]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_12,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(22)
    );
\corrected_w_reg[23]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_11,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(23)
    );
\corrected_w_reg[24]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_10,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(24)
    );
\corrected_w_reg[25]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_9,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(25)
    );
\corrected_w_reg[26]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_8,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(26)
    );
\corrected_w_reg[27]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_7,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(27)
    );
\corrected_w_reg[28]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_6,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(28)
    );
\corrected_w_reg[29]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_5,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(29)
    );
\corrected_w_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_32,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(2)
    );
\corrected_w_reg[30]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_4,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(30)
    );
\corrected_w_reg[31]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_3,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(31)
    );
\corrected_w_reg[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sel_corrected_w(0),
      I1 => sel_corrected_w(1),
      O => \corrected_w_reg[31]_i_2_n_0\
    );
\corrected_w_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_31,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(3)
    );
\corrected_w_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_30,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(4)
    );
\corrected_w_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_29,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(5)
    );
\corrected_w_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_28,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(6)
    );
\corrected_w_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_27,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(7)
    );
\corrected_w_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_26,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(8)
    );
\corrected_w_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => delta_rule_unit3_n_25,
      G => \corrected_w_reg[31]_i_2_n_0\,
      GE => '1',
      Q => corrected_w(9)
    );
delta_done_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000D0000"
    )
        port map (
      I0 => start_delta,
      I1 => cur_state(2),
      I2 => cur_state(1),
      I3 => cur_state(0),
      I4 => delta_done_INST_0_i_1_n_0,
      O => delta_done
    );
delta_done_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0203000300000000"
    )
        port map (
      I0 => cur_state_1(2),
      I1 => cur_state_1(1),
      I2 => cur_state_1(0),
      I3 => start_delta,
      I4 => cur_state_0(2),
      I5 => delta_rule_unit2_n_34,
      O => delta_done_INST_0_i_1_n_0
    );
delta_rule_unit1: entity work.design_1_Control_0_0_delta_rule_unit
     port map (
      \FSM_sequential_cur_state_reg[2]_0\(2 downto 0) => cur_state(2 downto 0),
      Q(31 downto 0) => w0(31 downto 0),
      clk => clk,
      desired_point_type => desired_point_type,
      rst => rst,
      rst_adder_async => rst_adder_async,
      start_delta => start_delta,
      \sum_reg[31]\(31 downto 0) => corrected_w0(31 downto 0)
    );
delta_rule_unit2: entity work.design_1_Control_0_0_delta_rule_unit_0
     port map (
      A_sgn_reg(31 downto 0) => w1(31 downto 0),
      B_sgn_reg(31 downto 0) => x_input(31 downto 0),
      \FSM_sequential_cur_state_reg[1]_0\ => delta_rule_unit2_n_34,
      Q(0) => cur_state_0(2),
      clk => clk,
      desired_point_type => desired_point_type,
      rate(0) => rate(31),
      rst => rst,
      rst_adder_async => rst_adder_async,
      start_delta => start_delta,
      \sum_reg[31]\(31 downto 0) => corrected_w1(31 downto 0)
    );
delta_rule_unit3: entity work.design_1_Control_0_0_delta_rule_unit_1
     port map (
      A_sgn_reg(31 downto 0) => w2(31 downto 0),
      B_sgn_reg(31 downto 0) => y_input(31 downto 0),
      D(31) => delta_rule_unit3_n_3,
      D(30) => delta_rule_unit3_n_4,
      D(29) => delta_rule_unit3_n_5,
      D(28) => delta_rule_unit3_n_6,
      D(27) => delta_rule_unit3_n_7,
      D(26) => delta_rule_unit3_n_8,
      D(25) => delta_rule_unit3_n_9,
      D(24) => delta_rule_unit3_n_10,
      D(23) => delta_rule_unit3_n_11,
      D(22) => delta_rule_unit3_n_12,
      D(21) => delta_rule_unit3_n_13,
      D(20) => delta_rule_unit3_n_14,
      D(19) => delta_rule_unit3_n_15,
      D(18) => delta_rule_unit3_n_16,
      D(17) => delta_rule_unit3_n_17,
      D(16) => delta_rule_unit3_n_18,
      D(15) => delta_rule_unit3_n_19,
      D(14) => delta_rule_unit3_n_20,
      D(13) => delta_rule_unit3_n_21,
      D(12) => delta_rule_unit3_n_22,
      D(11) => delta_rule_unit3_n_23,
      D(10) => delta_rule_unit3_n_24,
      D(9) => delta_rule_unit3_n_25,
      D(8) => delta_rule_unit3_n_26,
      D(7) => delta_rule_unit3_n_27,
      D(6) => delta_rule_unit3_n_28,
      D(5) => delta_rule_unit3_n_29,
      D(4) => delta_rule_unit3_n_30,
      D(3) => delta_rule_unit3_n_31,
      D(2) => delta_rule_unit3_n_32,
      D(1) => delta_rule_unit3_n_33,
      D(0) => delta_rule_unit3_n_34,
      Q(2 downto 0) => cur_state_1(2 downto 0),
      clk => clk,
      \corrected_w[31]\(31 downto 0) => corrected_w1(31 downto 0),
      \corrected_w[31]_0\(31 downto 0) => corrected_w0(31 downto 0),
      rate(0) => rate(31),
      rst => rst,
      rst_adder_async => rst_adder_async,
      sel_corrected_w(1 downto 0) => sel_corrected_w(1 downto 0),
      start_delta => start_delta
    );
perceptron: entity work.design_1_Control_0_0_Perceptron
     port map (
      A_sgn_reg(31 downto 0) => w2(31 downto 0),
      B_sgn_reg(31 downto 0) => x_input(31 downto 0),
      B_sgn_reg_0(31 downto 0) => y_input(31 downto 0),
      Q(31 downto 0) => w1(31 downto 0),
      clk => clk,
      delta_ok => delta_ok,
      desired_point_type => desired_point_type,
      done_per => done_per,
      per_out => per_out,
      rst => rst,
      start_per => start_per,
      w(31 downto 0) => w(31 downto 0)
    );
\w0[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel_w(0),
      I1 => sel_w(1),
      O => \w0[31]_i_1_n_0\
    );
\w0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(0),
      Q => w0(0),
      R => '0'
    );
\w0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(10),
      Q => w0(10),
      R => '0'
    );
\w0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(11),
      Q => w0(11),
      R => '0'
    );
\w0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(12),
      Q => w0(12),
      R => '0'
    );
\w0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(13),
      Q => w0(13),
      R => '0'
    );
\w0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(14),
      Q => w0(14),
      R => '0'
    );
\w0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(15),
      Q => w0(15),
      R => '0'
    );
\w0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(16),
      Q => w0(16),
      R => '0'
    );
\w0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(17),
      Q => w0(17),
      R => '0'
    );
\w0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(18),
      Q => w0(18),
      R => '0'
    );
\w0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(19),
      Q => w0(19),
      R => '0'
    );
\w0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(1),
      Q => w0(1),
      R => '0'
    );
\w0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(20),
      Q => w0(20),
      R => '0'
    );
\w0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(21),
      Q => w0(21),
      R => '0'
    );
\w0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(22),
      Q => w0(22),
      R => '0'
    );
\w0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(23),
      Q => w0(23),
      R => '0'
    );
\w0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(24),
      Q => w0(24),
      R => '0'
    );
\w0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(25),
      Q => w0(25),
      R => '0'
    );
\w0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(26),
      Q => w0(26),
      R => '0'
    );
\w0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(27),
      Q => w0(27),
      R => '0'
    );
\w0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(28),
      Q => w0(28),
      R => '0'
    );
\w0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(29),
      Q => w0(29),
      R => '0'
    );
\w0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(2),
      Q => w0(2),
      R => '0'
    );
\w0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(30),
      Q => w0(30),
      R => '0'
    );
\w0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(31),
      Q => w0(31),
      R => '0'
    );
\w0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(3),
      Q => w0(3),
      R => '0'
    );
\w0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(4),
      Q => w0(4),
      R => '0'
    );
\w0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(5),
      Q => w0(5),
      R => '0'
    );
\w0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(6),
      Q => w0(6),
      R => '0'
    );
\w0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(7),
      Q => w0(7),
      R => '0'
    );
\w0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(8),
      Q => w0(8),
      R => '0'
    );
\w0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w0[31]_i_1_n_0\,
      D => w(9),
      Q => w0(9),
      R => '0'
    );
\w1[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel_w(0),
      I1 => sel_w(1),
      O => \w1[31]_i_1_n_0\
    );
\w1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(0),
      Q => w1(0),
      R => '0'
    );
\w1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(10),
      Q => w1(10),
      R => '0'
    );
\w1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(11),
      Q => w1(11),
      R => '0'
    );
\w1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(12),
      Q => w1(12),
      R => '0'
    );
\w1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(13),
      Q => w1(13),
      R => '0'
    );
\w1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(14),
      Q => w1(14),
      R => '0'
    );
\w1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(15),
      Q => w1(15),
      R => '0'
    );
\w1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(16),
      Q => w1(16),
      R => '0'
    );
\w1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(17),
      Q => w1(17),
      R => '0'
    );
\w1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(18),
      Q => w1(18),
      R => '0'
    );
\w1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(19),
      Q => w1(19),
      R => '0'
    );
\w1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(1),
      Q => w1(1),
      R => '0'
    );
\w1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(20),
      Q => w1(20),
      R => '0'
    );
\w1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(21),
      Q => w1(21),
      R => '0'
    );
\w1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(22),
      Q => w1(22),
      R => '0'
    );
\w1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(23),
      Q => w1(23),
      R => '0'
    );
\w1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(24),
      Q => w1(24),
      R => '0'
    );
\w1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(25),
      Q => w1(25),
      R => '0'
    );
\w1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(26),
      Q => w1(26),
      R => '0'
    );
\w1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(27),
      Q => w1(27),
      R => '0'
    );
\w1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(28),
      Q => w1(28),
      R => '0'
    );
\w1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(29),
      Q => w1(29),
      R => '0'
    );
\w1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(2),
      Q => w1(2),
      R => '0'
    );
\w1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(30),
      Q => w1(30),
      R => '0'
    );
\w1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(31),
      Q => w1(31),
      R => '0'
    );
\w1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(3),
      Q => w1(3),
      R => '0'
    );
\w1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(4),
      Q => w1(4),
      R => '0'
    );
\w1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(5),
      Q => w1(5),
      R => '0'
    );
\w1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(6),
      Q => w1(6),
      R => '0'
    );
\w1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(7),
      Q => w1(7),
      R => '0'
    );
\w1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(8),
      Q => w1(8),
      R => '0'
    );
\w1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w1[31]_i_1_n_0\,
      D => w(9),
      Q => w1(9),
      R => '0'
    );
\w2[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel_w(1),
      I1 => sel_w(0),
      O => \w2[31]_i_1_n_0\
    );
\w2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(0),
      Q => w2(0),
      R => '0'
    );
\w2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(10),
      Q => w2(10),
      R => '0'
    );
\w2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(11),
      Q => w2(11),
      R => '0'
    );
\w2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(12),
      Q => w2(12),
      R => '0'
    );
\w2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(13),
      Q => w2(13),
      R => '0'
    );
\w2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(14),
      Q => w2(14),
      R => '0'
    );
\w2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(15),
      Q => w2(15),
      R => '0'
    );
\w2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(16),
      Q => w2(16),
      R => '0'
    );
\w2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(17),
      Q => w2(17),
      R => '0'
    );
\w2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(18),
      Q => w2(18),
      R => '0'
    );
\w2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(19),
      Q => w2(19),
      R => '0'
    );
\w2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(1),
      Q => w2(1),
      R => '0'
    );
\w2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(20),
      Q => w2(20),
      R => '0'
    );
\w2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(21),
      Q => w2(21),
      R => '0'
    );
\w2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(22),
      Q => w2(22),
      R => '0'
    );
\w2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(23),
      Q => w2(23),
      R => '0'
    );
\w2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(24),
      Q => w2(24),
      R => '0'
    );
\w2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(25),
      Q => w2(25),
      R => '0'
    );
\w2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(26),
      Q => w2(26),
      R => '0'
    );
\w2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(27),
      Q => w2(27),
      R => '0'
    );
\w2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(28),
      Q => w2(28),
      R => '0'
    );
\w2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(29),
      Q => w2(29),
      R => '0'
    );
\w2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(2),
      Q => w2(2),
      R => '0'
    );
\w2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(30),
      Q => w2(30),
      R => '0'
    );
\w2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(31),
      Q => w2(31),
      R => '0'
    );
\w2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(3),
      Q => w2(3),
      R => '0'
    );
\w2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(4),
      Q => w2(4),
      R => '0'
    );
\w2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(5),
      Q => w2(5),
      R => '0'
    );
\w2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(6),
      Q => w2(6),
      R => '0'
    );
\w2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(7),
      Q => w2(7),
      R => '0'
    );
\w2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(8),
      Q => w2(8),
      R => '0'
    );
\w2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => update_w,
      CE => \w2[31]_i_1_n_0\,
      D => w(9),
      Q => w2(9),
      R => '0'
    );
\x_input[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel_input,
      O => p_0_in
    );
\x_input_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(0),
      Q => x_input(0),
      R => '0'
    );
\x_input_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(10),
      Q => x_input(10),
      R => '0'
    );
\x_input_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(11),
      Q => x_input(11),
      R => '0'
    );
\x_input_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(12),
      Q => x_input(12),
      R => '0'
    );
\x_input_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(13),
      Q => x_input(13),
      R => '0'
    );
\x_input_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(14),
      Q => x_input(14),
      R => '0'
    );
\x_input_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(15),
      Q => x_input(15),
      R => '0'
    );
\x_input_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(16),
      Q => x_input(16),
      R => '0'
    );
\x_input_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(17),
      Q => x_input(17),
      R => '0'
    );
\x_input_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(18),
      Q => x_input(18),
      R => '0'
    );
\x_input_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(19),
      Q => x_input(19),
      R => '0'
    );
\x_input_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(1),
      Q => x_input(1),
      R => '0'
    );
\x_input_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(20),
      Q => x_input(20),
      R => '0'
    );
\x_input_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(21),
      Q => x_input(21),
      R => '0'
    );
\x_input_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(22),
      Q => x_input(22),
      R => '0'
    );
\x_input_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(23),
      Q => x_input(23),
      R => '0'
    );
\x_input_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(24),
      Q => x_input(24),
      R => '0'
    );
\x_input_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(25),
      Q => x_input(25),
      R => '0'
    );
\x_input_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(26),
      Q => x_input(26),
      R => '0'
    );
\x_input_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(27),
      Q => x_input(27),
      R => '0'
    );
\x_input_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(28),
      Q => x_input(28),
      R => '0'
    );
\x_input_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(29),
      Q => x_input(29),
      R => '0'
    );
\x_input_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(2),
      Q => x_input(2),
      R => '0'
    );
\x_input_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(30),
      Q => x_input(30),
      R => '0'
    );
\x_input_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(31),
      Q => x_input(31),
      R => '0'
    );
\x_input_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(3),
      Q => x_input(3),
      R => '0'
    );
\x_input_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(4),
      Q => x_input(4),
      R => '0'
    );
\x_input_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(5),
      Q => x_input(5),
      R => '0'
    );
\x_input_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(6),
      Q => x_input(6),
      R => '0'
    );
\x_input_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(7),
      Q => x_input(7),
      R => '0'
    );
\x_input_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(8),
      Q => x_input(8),
      R => '0'
    );
\x_input_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => p_0_in,
      D => input_val(9),
      Q => x_input(9),
      R => '0'
    );
\y_input_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(0),
      Q => y_input(0),
      R => '0'
    );
\y_input_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(10),
      Q => y_input(10),
      R => '0'
    );
\y_input_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(11),
      Q => y_input(11),
      R => '0'
    );
\y_input_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(12),
      Q => y_input(12),
      R => '0'
    );
\y_input_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(13),
      Q => y_input(13),
      R => '0'
    );
\y_input_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(14),
      Q => y_input(14),
      R => '0'
    );
\y_input_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(15),
      Q => y_input(15),
      R => '0'
    );
\y_input_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(16),
      Q => y_input(16),
      R => '0'
    );
\y_input_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(17),
      Q => y_input(17),
      R => '0'
    );
\y_input_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(18),
      Q => y_input(18),
      R => '0'
    );
\y_input_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(19),
      Q => y_input(19),
      R => '0'
    );
\y_input_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(1),
      Q => y_input(1),
      R => '0'
    );
\y_input_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(20),
      Q => y_input(20),
      R => '0'
    );
\y_input_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(21),
      Q => y_input(21),
      R => '0'
    );
\y_input_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(22),
      Q => y_input(22),
      R => '0'
    );
\y_input_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(23),
      Q => y_input(23),
      R => '0'
    );
\y_input_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(24),
      Q => y_input(24),
      R => '0'
    );
\y_input_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(25),
      Q => y_input(25),
      R => '0'
    );
\y_input_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(26),
      Q => y_input(26),
      R => '0'
    );
\y_input_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(27),
      Q => y_input(27),
      R => '0'
    );
\y_input_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(28),
      Q => y_input(28),
      R => '0'
    );
\y_input_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(29),
      Q => y_input(29),
      R => '0'
    );
\y_input_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(2),
      Q => y_input(2),
      R => '0'
    );
\y_input_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(30),
      Q => y_input(30),
      R => '0'
    );
\y_input_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(31),
      Q => y_input(31),
      R => '0'
    );
\y_input_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(3),
      Q => y_input(3),
      R => '0'
    );
\y_input_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(4),
      Q => y_input(4),
      R => '0'
    );
\y_input_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(5),
      Q => y_input(5),
      R => '0'
    );
\y_input_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(6),
      Q => y_input(6),
      R => '0'
    );
\y_input_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(7),
      Q => y_input(7),
      R => '0'
    );
\y_input_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(8),
      Q => y_input(8),
      R => '0'
    );
\y_input_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => update_input,
      CE => sel_input,
      D => input_val(9),
      Q => y_input(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_Control_0_0 is
  port (
    clk : in STD_LOGIC;
    input_val : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sel_input : in STD_LOGIC;
    update_input : in STD_LOGIC;
    w : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rst : in STD_LOGIC;
    start_per : in STD_LOGIC;
    update_w : in STD_LOGIC;
    done_per : out STD_LOGIC;
    per_out : out STD_LOGIC;
    sel_corrected_w : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sel_w : in STD_LOGIC_VECTOR ( 1 downto 0 );
    start_delta : in STD_LOGIC;
    desired_point_type : in STD_LOGIC;
    corrected_w : out STD_LOGIC_VECTOR ( 31 downto 0 );
    delta_ok : out STD_LOGIC;
    delta_done : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_Control_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_Control_0_0 : entity is "design_1_Control_0_0,Control,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_Control_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of design_1_Control_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of design_1_Control_0_0 : entity is "Control,Vivado 2024.1";
end design_1_Control_0_0;

architecture STRUCTURE of design_1_Control_0_0 is
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET rst, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute x_interface_parameter of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
U0: entity work.design_1_Control_0_0_Control
     port map (
      clk => clk,
      corrected_w(31 downto 0) => corrected_w(31 downto 0),
      delta_done => delta_done,
      delta_ok => delta_ok,
      desired_point_type => desired_point_type,
      done_per => done_per,
      input_val(31 downto 0) => input_val(31 downto 0),
      per_out => per_out,
      rst => rst,
      sel_corrected_w(1 downto 0) => sel_corrected_w(1 downto 0),
      sel_input => sel_input,
      sel_w(1 downto 0) => sel_w(1 downto 0),
      start_delta => start_delta,
      start_per => start_per,
      update_input => update_input,
      update_w => update_w,
      w(31 downto 0) => w(31 downto 0)
    );
end STRUCTURE;
