Real time: Nov/25/2014 03:54:48

Profiler Stats
--------------
Elapsed_time_in_seconds: 8605
Elapsed_time_in_minutes: 143.417
Elapsed_time_in_hours: 2.39028
Elapsed_time_in_days: 0.0995949

Virtual_time_in_seconds: 8588.32
Virtual_time_in_minutes: 143.139
Virtual_time_in_hours:   2.38564
Virtual_time_in_days:    2.38564

Ruby_current_time: 92662403
Ruby_start_time: 1
Ruby_cycles: 92662402

mbytes_resident: 2914.41
mbytes_total: 2959.96
resident_ratio: 0.984611

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 9.26624e+07 [ 9.26624e+07 9.26624e+07 9.26624e+07 9.26624e+07 9.26624e+07 9.26624e+07 9.26624e+07 9.26624e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 2916
  L1D_cache_total_misses: 2875	(98.594%)
  L1D_cache_total_demand_misses: 2875
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 2875
  L1D_cache_misses_per_instruction: 2875
  L1D_cache_instructions_per_misses: 0.000347826

  L1D_cache_request_type_LD:   1689	(57.9218)%
  L1D_cache_request_type_ST:   1227	(42.0782)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 2916 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 2916 ]

  L1D_cache_miss_type_LD:   1668	(58.0174)%
  L1D_cache_miss_type_ST:   1207	(41.9826)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 6063428
  L1T_cache_total_misses: 4203309	(69.3223%)
  L1T_cache_total_demand_misses: 4203309
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 4.20331e+06
  L1T_cache_misses_per_instruction: 4.20331e+06
  L1T_cache_instructions_per_misses: 2.37908e-07

  L1T_cache_request_type_LD:   1405699	(23.1832)%
  L1T_cache_request_type_ST:   4657729	(76.8168)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 6063428 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 6063428 ]

  L1T_cache_miss_type_LD:   98451	(2.34223)%
  L1T_cache_miss_type_ST:   4104858	(97.6578)%

L2_cache cache stats: 
  L2_cache_total_requests: 4406
  L2_cache_total_misses: 1108	(25.1475%)
  L2_cache_total_demand_misses: 1108
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 1108
  L2_cache_misses_per_instruction: 1108
  L2_cache_instructions_per_misses: 0.000902527

  L2_cache_request_type_LD:   1668	(37.8575)%
  L2_cache_request_type_ST:   2738	(62.1425)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 4406 average:     8 | standard deviation: 0 | 0 0 0 0 4406 ]

  L2_cache_miss_type_LD:   335	(30.2347)%
  L2_cache_miss_type_ST:   773	(69.7653)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 4756180
  L2T_cache_total_misses: 1531	(0.0321897%)
  L2T_cache_total_demand_misses: 1531
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 1531
  L2T_cache_misses_per_instruction: 1531
  L2T_cache_instructions_per_misses: 0.000653168

  L2T_cache_request_type_LD:   98451	(2.06996)%
  L2T_cache_request_type_ST:   4657729	(97.93)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 4756180 average: 31.5032 | standard deviation: 3.41704 | 0 0 0 0 98451 0 4657729 ]

  L2T_cache_miss_type_LD:   1404	(91.7048)%
  L2T_cache_miss_type_ST:   127	(8.29523)%


TBE Queries: 4765507
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 4 max: 112 count: 4765507 average: 0.924177 | standard deviation: 1.56307 | 4761276 894 175 208 192 195 184 148 134 122 117 107 107 117 175 278 250 186 127 132 100 128 81 50 7 4 4 5 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 64 count: 6066344 average: 1.96712 | standard deviation: 0.911992 | 1519969 4472399 70073 2700 97 31 28 26 25 26 22 21 24 27 31 34 37 40 48 44 45 59 55 50 41 33 36 35 34 50 70 86 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 1457 count: 6066344 average: 25.3582 | standard deviation: 13.35 | 1307289 0 0 4652998 101633 200 1 734 6 3 0 0 2 94 1386 298 13 10 8 18 7 9 7 7 14 8 12 7 11 8 6 7 7 28 26 7 178 18 137 23 21 28 19 44 36 99 38 28 32 26 28 23 24 21 24 26 21 16 18 18 17 16 10 19 15 14 23 17 14 27 12 23 13 22 27 16 10 19 14 15 9 16 12 10 13 10 6 7 4 12 6 9 3 4 9 6 4 4 2 3 5 6 4 1 1 2 1 3 1 1 1 1 0 1 1 4 0 0 3 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 2 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 1117 count: 1407388 average: 6.15808 | standard deviation: 9.50128 | 1407011 21 345 7 1 0 1 1 1 0 ]
miss_latency_ST: [binsize: 256 max: 1457 count: 4658956 average: 31.1582 | standard deviation: 7.73222 | 4657764 724 416 48 3 1 0 0 0 0 ]
miss_latency_L1Cache: [binsize: 8 max: 908 count: 1666 average: 124.72 | standard deviation: 99.3782 | 1 0 0 0 0 183 0 733 4 3 0 0 2 94 2 278 7 1 0 0 0 1 0 0 0 1 0 1 0 0 2 0 0 21 21 1 164 4 125 2 3 0 0 1 1 0 0 0 0 0 1 1 1 1 0 2 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 8 max: 1457 count: 6064678 average: 25.3309 | standard deviation: 13.1471 | 1307288 0 0 4652998 101633 17 1 1 2 0 0 0 0 0 1384 20 6 9 8 18 7 8 7 7 14 7 12 6 11 8 4 7 7 7 5 6 14 14 12 21 18 28 19 43 35 99 38 28 32 26 27 22 23 20 24 24 21 15 18 18 17 16 10 19 15 14 23 16 14 27 12 23 13 22 27 16 10 19 14 15 9 16 12 10 13 10 6 7 4 12 6 9 3 4 9 6 4 4 2 3 5 6 4 1 1 2 0 3 1 1 1 1 0 0 1 4 0 0 3 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 2 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 2 max: 64 count: 6066344 average: 1.96712 | standard deviation: 0.911992 | 1519969 4472399 70073 2700 97 31 28 26 25 26 22 21 24 27 31 34 37 40 48 44 45 59 55 50 41 33 36 35 34 50 70 86 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 5 count: 50 average:  2.78 | standard deviation: 1.23718 | 0 8 17 6 16 3 ]
Sequencer_1: [binsize: 2 max: 64 count: 2866 average: 17.0167 | standard deviation: 21.9676 | 1409 250 40 33 29 30 28 26 25 26 22 21 24 27 31 34 37 40 48 44 45 59 55 50 41 33 36 35 34 50 70 86 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 8 count: 1437 average: 2.23869 | standard deviation: 0.688141 | 0 122 895 400 6 8 2 3 1 ]
SequencerACC_1: [binsize: 1 max: 9 count: 3555828 average: 1.98904 | standard deviation: 0.671219 | 0 820447 1954012 781327 17 7 3 5 9 1 ]
SequencerACC_2: [binsize: 1 max: 9 count: 437426 average: 2.07561 | standard deviation: 0.777982 | 0 63882 315536 31010 17078 8145 1555 188 31 1 ]
SequencerACC_3: [binsize: 1 max: 10 count: 2068737 average: 1.88545 | standard deviation: 0.737611 | 0 634101 1089940 299006 40159 4594 686 225 23 2 1 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 16 max: 573 count: 19482 average: 47.9615 | standard deviation: 66.8192 | 2135 12756 893 461 368 336 284 275 274 208 238 179 188 126 110 96 83 65 65 79 55 35 30 29 37 31 13 8 7 6 4 4 2 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 16 max: 573 count: 6991 average: 51.1917 | standard deviation: 74.9131 | 801 4496 352 160 114 81 62 63 57 63 98 81 126 83 59 37 42 28 19 47 35 20 15 11 6 7 5 6 3 3 4 3 2 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 16 max: 504 count: 12491 average: 46.1536 | standard deviation: 61.7579 | 1334 8260 541 301 254 255 222 212 217 145 140 98 62 43 51 59 41 37 46 32 20 15 15 18 31 24 8 2 4 3 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 20 count: 10 average:  12.8 | standard deviation: 3.55903 | 0 0 0 0 0 0 0 0 0 0 0 7 1 0 0 0 0 0 0 1 1 ]
  virtual_network_3_delay_cycles: [binsize: 16 max: 573 count: 6981 average: 51.2467 | standard deviation: 74.9525 | 793 4494 352 160 114 81 62 63 57 63 98 81 126 83 59 37 42 28 19 47 35 20 15 11 6 7 5 6 3 3 4 3 2 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 8391
system_time: 196
page_reclaims: 746261
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 808

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 5540
L2_TO_L2T_MSG = 950
L2_DATA_GX = 3275
L2T_TO_L1T_DATA = 393804
L1_DATA_GX = 0
L2_TO_L2T_ACK = 954
L2T_TO_L1T_MSG = 4657729
L2_DATA_S = 11090
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 397
L1_MSG = 0
L2_COHMSG_FWD = 6
L1_DATA_F = 10
L1_DATA_PX = 13005
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 18630916
L2_MSG = 0
L2_COHMSG_INV = 4
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 2863
L2_ATOMIC = 0
L2_TO_L2T_DATA = 7655
L1_DATA = 0
L1_COHMSG = 9628
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 98451
----------------------
total_flits_messages = 23836277
----------------------

DMA = 8330
DATA_GX_OW = 4828
DATA_PX_C = 10404
DATA_PX_D = 2601
DATA_GX_C = 1207
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:50 full:0 size:[binsize: 1 max: 3 count: 50 average:  1.68 | standard deviation: 0.714286 | 0 23 20 7 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:2866 full:0 size:[binsize: 2 max: 64 count: 2866 average: 7.58374 | standard deviation: 13.5075 | 1697 297 121 90 62 55 48 41 36 35 32 29 24 22 22 21 20 19 15 14 14 14 14 14 14 14 14 14 12 12 12 12 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=5699 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=14222665 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=1402975 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=3098028 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=4947598 [L2TCache]=0 [L2Cache]=3571 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=103879 [L2TCache]=0 [L2Cache]=944 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=56 [L2TCache]=0 [L2Cache]=29 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=7426 [L2Cache]=0 [L1Cache]=11673 [Directory]=560 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=2068 [L2Cache]=0 [L1Cache]=5499 [Directory]=542 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=41 [L2Cache]=0 [L1Cache]=66 [Directory]=6 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=22 [L2Cache]=30 [L1Cache]=10 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=2 [L2Cache]=18457 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1350 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1485 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1440 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1265 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00780967 flits/cycle
total_flits_on_link = 47761753
-------------
Total VC Load [0] = 16193 flits
Total VC Load [1] = 16105 flits
Total VC Load [2] = 15180 flits
Total VC Load [3] = 14836 flits
Total VC Load [4] = 986 flits
Total VC Load [5] = 981 flits
Total VC Load [6] = 943 flits
Total VC Load [7] = 914 flits
Total VC Load [8] = 935 flits
Total VC Load [9] = 966 flits
Total VC Load [10] = 980 flits
Total VC Load [11] = 953 flits
Total VC Load [12] = 29737 flits
Total VC Load [13] = 28405 flits
Total VC Load [14] = 28852 flits
Total VC Load [15] = 27206 flits
Total VC Load [16] = 3956 flits
Total VC Load [17] = 3981 flits
Total VC Load [18] = 3939 flits
Total VC Load [19] = 3905 flits
Total VC Load [20] = 9364385 flits
Total VC Load [21] = 9365689 flits
Total VC Load [22] = 9364780 flits
Total VC Load [23] = 9363880 flits
Total VC Load [24] = 2525958 flits
Total VC Load [25] = 2525992 flits
Total VC Load [26] = 2526169 flits
Total VC Load [27] = 2524947 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.000174753 flits/cycle 
Average VC Load [1] = 0.000173803 flits/cycle 
Average VC Load [2] = 0.00016382 flits/cycle 
Average VC Load [3] = 0.000160108 flits/cycle 
Average VC Load [4] = 1.06408e-05 flits/cycle 
Average VC Load [5] = 1.05868e-05 flits/cycle 
Average VC Load [6] = 1.01767e-05 flits/cycle 
Average VC Load [7] = 9.86376e-06 flits/cycle 
Average VC Load [8] = 1.00904e-05 flits/cycle 
Average VC Load [9] = 1.04249e-05 flits/cycle 
Average VC Load [10] = 1.0576e-05 flits/cycle 
Average VC Load [11] = 1.02846e-05 flits/cycle 
Average VC Load [12] = 0.000320918 flits/cycle 
Average VC Load [13] = 0.000306543 flits/cycle 
Average VC Load [14] = 0.000311367 flits/cycle 
Average VC Load [15] = 0.000293603 flits/cycle 
Average VC Load [16] = 4.26926e-05 flits/cycle 
Average VC Load [17] = 4.29624e-05 flits/cycle 
Average VC Load [18] = 4.25092e-05 flits/cycle 
Average VC Load [19] = 4.21422e-05 flits/cycle 
Average VC Load [20] = 0.101059 flits/cycle 
Average VC Load [21] = 0.101073 flits/cycle 
Average VC Load [22] = 0.101063 flits/cycle 
Average VC Load [23] = 0.101054 flits/cycle 
Average VC Load [24] = 0.0272598 flits/cycle 
Average VC Load [25] = 0.0272602 flits/cycle 
Average VC Load [26] = 0.0272621 flits/cycle 
Average VC Load [27] = 0.0272489 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 8.27804
-------------
Dynamic_Link_Power = 0.057115
Static_Link_Power = 0.733365
Total_Link_Power = 0.79048
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00239412, Crossbar: 0.00459943, VC allocator: 0.000503043, SW allocator: 0.00137464, Clock: 0.153216, Total: 0.162087
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.70099
Dynamic_Router_Power = 0.162087
Static_Router_Power = 1.53891
Total_Router_Power = 1.70099
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.219202
Total_Static_Power = 2.27227
Total_Power = 2.49148
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  1405699
L1_WThru  4657729
L1_Atomic  0
L1_Replacement  509
Data  0
Data_Done  98451
Ack  0
Ack_Done  4657729
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  98451
I  L1_WThru  4104858
I  L1_Atomic  0 <-- 
I  L1_Replacement  505

S  Load  1307248
S  L1_WThru  552871
S  L1_Atomic  0 <-- 
S  L1_Replacement  4

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  98451

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  4113513
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  544216

 --- L2TCache ---
 - Event Counts -
L1_GETS  98451
L1_Write  4104858
L1_Upgrade_T  548465
L1_Upgrade_NT  4406
L2_Atomic  0
L2_Expire  6
L2_Replacement  0
L2_Replacement_clean  0
Data  1
Data_all_Acks  1530
Ack  3
Ack_all  1
WB_Ack  950
Fwd_GETX  552
Fwd_GETS  398
Inv  0

 - Transitions -
NP  L1_GETS  1404
NP  L1_Write  127
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  97044
E  L1_Write  4104731
E  L1_Upgrade_NT  4406
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  549
E  Fwd_GETS  395
E  Inv  0 <-- 

S  L1_GETS  3
S  L1_Upgrade_T  548465
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  3
S  Fwd_GETS  3
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  1
IS  Data_all_Acks  1403
IS  Ack  3
IS  Ack_all  1

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  127
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  6
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  950
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  1668
L1_GETX  2738
L1_UPGRADE  0
L1_PUTX  2864
L1_PUTX_old  54
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  1108
WB_Data  2
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  2
Unblock_Cancel  0
Exclusive_Unblock  4403
PUTX_ACC  817
DATA_ACC  133

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  335
NP  L1_GETX  773
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  2
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  933
M  L1_GETX  1407
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  400
MT  L1_GETX  556
MT  L1_PUTX  2863
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  335

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  773

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  2

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  1
MT_MB  L1_PUTX_old  54
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  4401
MT_MB  PUTX_ACC  419
MT_MB  DATA_ACC  133

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  2
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  398
MT_IIB  DATA_ACC  0 <-- 

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  2

 --- L1Cache ---
 - Event Counts -
Load  1776
Ifetch  0
Store  1227
Inv  4
L1_Replacement  0
Force_L1_Replacement  5726
Fwd_GETX  4
Fwd_GETS  2
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  2218
DataS_fromL1  2
Data_all_Acks  655
Ack  0
Ack_all  0
WB_Ack  2863

 - Transitions -
NP  Load  1668
NP  Ifetch  0 <-- 
NP  Store  1200
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 
NP  Force_L1_Replacement  0 <-- 

I  Load  0 <-- 
I  Ifetch  0 <-- 
I  Store  7
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 
I  Force_L1_Replacement  0 <-- 

S  Load  1
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  4
S  L1_Replacement  0 <-- 
S  Force_L1_Replacement  0 <-- 

E  Load  16
E  Ifetch  0 <-- 
E  Store  0 <-- 
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Force_L1_Replacement  1663
E  Fwd_GETX  0 <-- 
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  4
M  Ifetch  0 <-- 
M  Store  20
M  Inv  0 <-- 
M  L1_Replacement  0 <-- 
M  Force_L1_Replacement  1200
M  Fwd_GETX  4
M  Fwd_GETS  2
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Force_L1_Replacement  0 <-- 
IS  Data_Exclusive  1666
IS  DataS_fromL1  2
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Force_L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  552
IM  Data_all_Acks  655
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Force_L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Force_L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  87
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Force_L1_Replacement  2863
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  2863

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 
E_I  Force_L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  Force_L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  1108
Data  0

 - Transitions -
I  Fetch  1108
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:1430 full:0 size:[binsize: 1 max: 7 count: 1430 average:   1.1 | standard deviation: 0.378757 | 0 1304 120 1 2 1 1 1 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:3555808 full:0 size:[binsize: 1 max: 7 count: 3555808 average: 1.00088 | standard deviation: 0.0300036 | 0 3552690 3113 1 1 1 1 1 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:354040 full:0 size:[binsize: 1 max: 3 count: 354040 average: 1.01942 | standard deviation: 0.138314 | 0 347182 6842 16 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:844902 full:0 size:[binsize: 1 max: 3 count: 844902 average: 1.05571 | standard deviation: 0.232464 | 0 798434 45864 604 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:1430 full:0 size:[binsize: 1 max: 1 count: 1430 average:     1 | standard deviation: 0 | 0 1430 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:3555808 full:0 size:[binsize: 1 max: 2 count: 3555808 average:     1 | standard deviation: 0.000749973 | 0 3555806 2 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:354040 full:0 size:[binsize: 1 max: 2 count: 354040 average: 1.00065 | standard deviation: 0.0255435 | 0 353809 231 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:844902 full:0 size:[binsize: 1 max: 2 count: 844902 average: 1.00416 | standard deviation: 0.0643806 | 0 841386 3516 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:4730146 full:0 size:[binsize: 1 max: 4 count: 4730146 average: 1.18136 | standard deviation: 0.387158 | 0 3875641 851167 3324 14 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:26014 full:0 size:[binsize: 1 max: 2 count: 26014 average: 1.0045 | standard deviation: 0.0670653 | 0 25897 117 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:20 full:0 size:[binsize: 1 max: 2 count: 20 average:   1.2 | standard deviation: 0.458831 | 0 16 4 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:4730146 full:0 size:[binsize: 1 max: 2 count: 4730146 average: 1.00211 | standard deviation: 0.0459287 | 0 4720147 9999 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:26014 full:0 size:[binsize: 1 max: 2 count: 26014 average: 1.00261 | standard deviation: 0.0511281 | 0 25946 68 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:20 full:0 size:[binsize: 1 max: 2 count: 20 average:  1.15 | standard deviation: 0.39736 | 0 17 3 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:1824 full:0 size:[binsize: 1 max: 18 count: 1824 average: 1.63706 | standard deviation: 2.19784 | 0 1564 65 56 33 22 12 8 8 11 9 9 3 6 2 2 9 4 1 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:517 full:0 size:[binsize: 1 max: 4 count: 517 average: 1.19149 | standard deviation: 0.548076 | 0 450 40 22 5 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:7 full:0 size:[binsize: 1 max: 2 count: 7 average: 1.28571 | standard deviation: 0.57735 | 0 5 2 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:111 full:0 size:[binsize: 1 max: 16 count: 111 average: 5.04505 | standard deviation: 3.97378 | 0 21 18 15 12 7 4 5 4 5 5 5 3 3 2 1 1 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:19 full:0 size:[binsize: 1 max: 4 count: 19 average: 1.68421 | standard deviation: 0.912871 | 0 10 6 2 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:3 full:0 size:[binsize: 1 max: 2 count: 3 average: 1.33333 | standard deviation: 0.707107 | 0 2 1 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:1192 full:0 size:[binsize: 1 max: 2 count: 1192 average: 1.00084 | standard deviation: 0.0289764 | 0 1191 1 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:332 full:0 size:[binsize: 1 max: 2 count: 332 average: 1.00301 | standard deviation: 0.054965 | 0 331 1 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:7 full:0 size:[binsize: 1 max: 2 count: 7 average: 1.14286 | standard deviation: 0.408248 | 0 6 1 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:743 full:0 size:[binsize: 1 max: 2 count: 743 average: 1.15478 | standard deviation: 0.363422 | 0 628 115 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:204 full:0 size:[binsize: 1 max: 2 count: 204 average: 1.11765 | standard deviation: 0.329203 | 0 180 24 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:3 full:0 size:[binsize: 1 max: 1 count: 3 average:     1 | standard deviation: 0 | 0 3 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:1939 full:0 size:[binsize: 1 max: 2 count: 1939 average: 1.01392 | standard deviation: 0.118033 | 0 1912 27 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:536 full:0 size:[binsize: 1 max: 2 count: 536 average: 1.01866 | standard deviation: 0.136717 | 0 526 10 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:10 full:0 size:[binsize: 1 max: 2 count: 10 average:   1.1 | standard deviation: 0.333333 | 0 9 1 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:560 full:0 size:[binsize: 1 max: 4 count: 560 average: 1.38393 | standard deviation: 0.625916 | 0 384 141 31 4 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:542 full:0 size:[binsize: 1 max: 3 count: 542 average: 1.22325 | standard deviation: 0.425613 | 0 423 117 2 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:6 full:0 size:[binsize: 1 max: 2 count: 6 average: 1.16667 | standard deviation: 0.447214 | 0 5 1 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:751 full:0 size:[binsize: 1 max: 19 count: 751 average: 3.32091 | standard deviation: 3.8311 | 0 421 106 30 9 18 18 20 24 23 26 14 12 8 9 6 3 1 2 1 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:204 full:0 size:[binsize: 1 max: 7 count: 204 average: 1.57843 | standard deviation: 1.2116 | 0 144 38 5 6 6 2 3 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:3 full:0 size:[binsize: 1 max: 2 count: 3 average: 1.33333 | standard deviation: 0.707107 | 0 2 1 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:5814 full:0 size:[binsize: 2 max: 92 count: 5814 average: 9.54403 | standard deviation: 20.1259 | 3208 1440 148 39 31 24 33 24 13 17 13 11 15 12 15 15 18 15 14 12 23 37 46 38 38 43 46 32 47 29 26 28 20 31 22 19 12 20 24 17 21 15 6 15 22 18 2 0 0 0 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:2367 full:0 size:[binsize: 2 max: 53 count: 2367 average: 4.00422 | standard deviation: 9.03085 | 1495 599 45 16 9 14 10 9 7 7 2 9 11 8 7 8 9 14 16 10 16 20 6 6 5 6 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:32 full:0 size:[binsize: 1 max: 2 count: 32 average: 1.1875 | standard deviation: 0.40161 | 0 26 6 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:3138 full:0 size:[binsize: 1 max: 2 count: 3138 average: 1.05035 | standard deviation: 0.219397 | 0 2980 158 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:1249 full:0 size:[binsize: 1 max: 2 count: 1249 average: 1.06725 | standard deviation: 0.251597 | 0 1165 84 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:18 full:0 size:[binsize: 1 max: 1 count: 18 average:     1 | standard deviation: 0 | 0 18 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:5709 full:0 size:[binsize: 1 max: 4 count: 5709 average: 1.08145 | standard deviation: 0.279528 | 0 5252 450 6 1 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:2348 full:0 size:[binsize: 1 max: 2 count: 2348 average: 1.06261 | standard deviation: 0.242484 | 0 2201 147 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:29 full:0 size:[binsize: 1 max: 2 count: 29 average: 1.03448 | standard deviation: 0.188982 | 0 28 1 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:673 full:0 size:[binsize: 1 max: 2 count: 673 average: 1.05498 | standard deviation: 0.228218 | 0 636 37 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:561 full:0 size:[binsize: 1 max: 2 count: 561 average: 1.02852 | standard deviation: 0.169031 | 0 545 16 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:9 full:0 size:[binsize: 1 max: 1 count: 9 average:     1 | standard deviation: 0 | 0 9 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:10 full:0 size:[binsize: 1 max: 2 count: 10 average:   1.2 | standard deviation: 0.471405 | 0 8 2 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:5728 full:0 size:[binsize: 2 max: 74 count: 5728 average: 10.1144 | standard deviation: 15.5854 | 3434 187 143 102 101 121 139 142 116 121 103 76 71 74 62 72 46 50 41 37 36 43 50 58 44 37 48 46 39 28 18 8 9 4 8 8 4 2 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:10 full:0 size:[binsize: 1 max: 2 count: 10 average:   1.2 | standard deviation: 0.471405 | 0 8 2 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:10 full:0 size:[binsize: 1 max: 1 count: 10 average:     1 | standard deviation: 0 | 0 10 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:2865 full:0 size:[binsize: 1 max: 6 count: 2865 average: 1.07749 | standard deviation: 0.330587 | 0 2677 168 11 5 3 1 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:8 full:0 size:[binsize: 1 max: 1 count: 8 average:     1 | standard deviation: 0 | 0 8 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:10 full:0 size:[binsize: 1 max: 1 count: 10 average:     1 | standard deviation: 0 | 0 10 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:5728 full:0 size:[binsize: 1 max: 2 count: 5728 average: 1.05848 | standard deviation: 0.234898 | 0 5393 335 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:270 full:0 size:[binsize: 1 max: 1 count: 270 average:     1 | standard deviation: 0 | 0 270 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:297 full:0 size:[binsize: 1 max: 2 count: 297 average: 1.01347 | standard deviation: 0.116248 | 0 293 4 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:288 full:0 size:[binsize: 1 max: 2 count: 288 average: 1.01042 | standard deviation: 0.10224 | 0 285 3 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:253 full:0 size:[binsize: 1 max: 1 count: 253 average:     1 | standard deviation: 0 | 0 253 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:270 full:0 size:[binsize: 1 max: 17 count: 270 average: 3.85185 | standard deviation: 3.96312 | 0 128 27 18 15 12 10 10 10 6 7 7 6 4 4 4 1 1 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:297 full:0 size:[binsize: 1 max: 23 count: 297 average: 5.74411 | standard deviation: 5.23082 | 0 106 19 16 15 15 14 11 14 13 15 12 11 6 6 8 4 3 3 2 1 1 1 1 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:288 full:0 size:[binsize: 1 max: 24 count: 288 average: 5.05208 | standard deviation: 5.05061 | 0 123 13 11 19 15 15 18 16 9 8 4 5 9 4 5 3 2 3 1 1 1 1 1 1 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:253 full:0 size:[binsize: 1 max: 15 count: 253 average: 3.3004 | standard deviation: 3.34522 | 0 134 21 14 13 16 13 7 9 7 6 4 3 3 1 2 ]
