Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/seven_seg_18.v" into library work
Parsing module <seven_seg_18>.
Analyzing Verilog file "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/decoder_19.v" into library work
Parsing module <decoder_19>.
Analyzing Verilog file "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/counter_17.v" into library work
Parsing module <counter_17>.
Analyzing Verilog file "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/cmp_11.v" into library work
Parsing module <cmp_11>.
Analyzing Verilog file "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/boolean_10.v" into library work
Parsing module <boolean_10>.
Analyzing Verilog file "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/bitshifter_12.v" into library work
Parsing module <bitshifter_12>.
Analyzing Verilog file "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/adder_9.v" into library work
Parsing module <adder_9>.
Analyzing Verilog file "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/testcmp_4.v" into library work
Parsing module <compareTester_4>.
Analyzing Verilog file "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/testbool_2.v" into library work
Parsing module <testbool_2>.
Analyzing Verilog file "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/testbitshifter_5.v" into library work
Parsing module <testbitshifter_5>.
Analyzing Verilog file "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/testadd_3.v" into library work
Parsing module <testadd_3>.
Analyzing Verilog file "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/reset_conditioner_8.v" into library work
Parsing module <reset_conditioner_8>.
Analyzing Verilog file "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/multi_seven_seg_6.v" into library work
Parsing module <multi_seven_seg_6>.
Analyzing Verilog file "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/failtests_7.v" into library work
Parsing module <failtests_7>.
Analyzing Verilog file "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/alu_1.v" into library work
Parsing module <alu_1>.
Analyzing Verilog file "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <alu_1>.

Elaborating module <adder_9>.
WARNING:HDLCompiler:1127 - "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/alu_1.v" Line 35: Assignment to M_adder1_car ignored, since the identifier is never used

Elaborating module <boolean_10>.

Elaborating module <cmp_11>.

Elaborating module <bitshifter_12>.
WARNING:HDLCompiler:1127 - "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 49: Assignment to M_alu_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 50: Assignment to M_alu_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 51: Assignment to M_alu_n ignored, since the identifier is never used

Elaborating module <testbool_2>.

Elaborating module <testadd_3>.
WARNING:HDLCompiler:1127 - "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/testadd_3.v" Line 38: Assignment to M_adder_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/testadd_3.v" Line 39: Assignment to M_adder_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/testadd_3.v" Line 40: Assignment to M_adder_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/testadd_3.v" Line 41: Assignment to M_adder_car ignored, since the identifier is never used

Elaborating module <compareTester_4>.

Elaborating module <testbitshifter_5>.

Elaborating module <multi_seven_seg_6>.

Elaborating module <counter_17>.

Elaborating module <seven_seg_18>.

Elaborating module <decoder_19>.

Elaborating module <failtests_7>.
WARNING:HDLCompiler:1127 - "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/failtests_7.v" Line 38: Assignment to M_adder_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/failtests_7.v" Line 39: Assignment to M_adder_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/failtests_7.v" Line 40: Assignment to M_adder_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/failtests_7.v" Line 41: Assignment to M_adder_car ignored, since the identifier is never used

Elaborating module <reset_conditioner_8>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 44: Output port <z> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 44: Output port <v> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 44: Output port <n> of the instance <alu> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <M_aMemory_q>.
    Found 16-bit register for signal <M_bMemory_q>.
    Found 2-bit register for signal <M_state_q>.
    Found 3-bit register for signal <M_innerState_q>.
    Found 4x16-bit Read Only RAM for signal <PWR_1_o_PWR_1_o_mux_23_OUT>
    Found 4x16-bit Read Only RAM for signal <PWR_1_o_PWR_1_o_mux_27_OUT>
    Found 4x16-bit Read Only RAM for signal <PWR_1_o_PWR_1_o_mux_31_OUT>
    Found 8x29-bit Read Only RAM for signal <_n0178>
    Found 16-bit 7-to-1 multiplexer for signal <M_innerState_q[2]_PWR_1_o_wide_mux_41_OUT> created at line 225.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 145
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 145
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 145
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 145
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 145
    Found 1-bit tristate buffer for signal <avr_rx> created at line 145
    Summary:
	inferred   4 RAM(s).
	inferred  37 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <alu_1>.
    Related source file is "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/alu_1.v".
INFO:Xst:3210 - "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/alu_1.v" line 27: Output port <car> of the instance <adder1> is unconnected or connected to loadless signal.
    Found 16-bit 4-to-1 multiplexer for signal <c> created at line 88.
    Summary:
	inferred   4 Multiplexer(s).
Unit <alu_1> synthesized.

Synthesizing Unit <adder_9>.
    Related source file is "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/adder_9.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 17-bit subtractor for signal <diff> created at line 32.
    Found 17-bit subtractor for signal <GND_3_o_a[15]_sub_9_OUT> created at line 40.
    Found 17-bit adder for signal <n0040> created at line 28.
    Found 16x16-bit multiplier for signal <n0033> created at line 36.
    Found 16x16-bit multiplier for signal <n0035> created at line 40.
    Found 17-bit 4-to-1 multiplexer for signal <sum> created at line 26.
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Multiplexer(s).
Unit <adder_9> synthesized.

Synthesizing Unit <div_16u_16u>.
    Related source file is "".
    Found 32-bit adder for signal <n0956> created at line 0.
    Found 32-bit adder for signal <GND_5_o_b[15]_add_1_OUT> created at line 0.
    Found 31-bit adder for signal <n0960> created at line 0.
    Found 31-bit adder for signal <GND_5_o_b[15]_add_3_OUT> created at line 0.
    Found 30-bit adder for signal <n0964> created at line 0.
    Found 30-bit adder for signal <GND_5_o_b[15]_add_5_OUT> created at line 0.
    Found 29-bit adder for signal <n0968> created at line 0.
    Found 29-bit adder for signal <GND_5_o_b[15]_add_7_OUT> created at line 0.
    Found 28-bit adder for signal <n0972> created at line 0.
    Found 28-bit adder for signal <GND_5_o_b[15]_add_9_OUT> created at line 0.
    Found 27-bit adder for signal <n0976> created at line 0.
    Found 27-bit adder for signal <GND_5_o_b[15]_add_11_OUT> created at line 0.
    Found 26-bit adder for signal <n0980> created at line 0.
    Found 26-bit adder for signal <GND_5_o_b[15]_add_13_OUT> created at line 0.
    Found 25-bit adder for signal <n0984> created at line 0.
    Found 25-bit adder for signal <GND_5_o_b[15]_add_15_OUT> created at line 0.
    Found 24-bit adder for signal <n0988> created at line 0.
    Found 24-bit adder for signal <GND_5_o_b[15]_add_17_OUT> created at line 0.
    Found 23-bit adder for signal <n0992> created at line 0.
    Found 23-bit adder for signal <GND_5_o_b[15]_add_19_OUT> created at line 0.
    Found 22-bit adder for signal <n0996> created at line 0.
    Found 22-bit adder for signal <GND_5_o_b[15]_add_21_OUT> created at line 0.
    Found 21-bit adder for signal <n1000> created at line 0.
    Found 21-bit adder for signal <GND_5_o_b[15]_add_23_OUT> created at line 0.
    Found 20-bit adder for signal <n1004> created at line 0.
    Found 20-bit adder for signal <GND_5_o_b[15]_add_25_OUT> created at line 0.
    Found 19-bit adder for signal <n1008> created at line 0.
    Found 19-bit adder for signal <GND_5_o_b[15]_add_27_OUT> created at line 0.
    Found 18-bit adder for signal <n1012> created at line 0.
    Found 18-bit adder for signal <GND_5_o_b[15]_add_29_OUT> created at line 0.
    Found 17-bit adder for signal <n1016> created at line 0.
    Found 17-bit adder for signal <GND_5_o_b[15]_add_31_OUT> created at line 0.
    Found 32-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 241 Multiplexer(s).
Unit <div_16u_16u> synthesized.

Synthesizing Unit <boolean_10>.
    Related source file is "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/boolean_10.v".
    Summary:
Unit <boolean_10> synthesized.

Synthesizing Unit <cmp_11>.
    Related source file is "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/cmp_11.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 4-to-1 multiplexer for signal <comp> created at line 20.
    Found 16-bit comparator equal for signal <a[15]_b[15]_equal_1_o> created at line 22
    Found 16-bit comparator greater for signal <a[15]_b[15]_LessThan_2_o> created at line 25
    Found 16-bit comparator lessequal for signal <n0002> created at line 28
    Summary:
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <cmp_11> synthesized.

Synthesizing Unit <bitshifter_12>.
    Related source file is "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/bitshifter_12.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <b<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <a[15]_b[3]_shift_left_0_OUT> created at line 20
    Found 16-bit shifter logical right for signal <a[15]_b[3]_shift_right_1_OUT> created at line 23
    Found 16-bit shifter arithmetic right for signal <a[15]_b[3]_shift_right_2_OUT> created at line 26
    Found 16-bit 4-to-1 multiplexer for signal <c> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <bitshifter_12> synthesized.

Synthesizing Unit <testbool_2>.
    Related source file is "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/testbool_2.v".
    Found 2-bit register for signal <M_state_q>.
    Found 4-bit register for signal <M_counter_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 25                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <M_counter_d> created at line 101.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <testbool_2> synthesized.

Synthesizing Unit <testadd_3>.
    Related source file is "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/testadd_3.v".
INFO:Xst:3210 - "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/testadd_3.v" line 33: Output port <z> of the instance <adder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/testadd_3.v" line 33: Output port <v> of the instance <adder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/testadd_3.v" line 33: Output port <n> of the instance <adder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/testadd_3.v" line 33: Output port <car> of the instance <adder> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <M_state_q>.
    Found 4-bit register for signal <M_test_counter_q>.
    Found finite state machine <FSM_1> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 33                                             |
    | Inputs             | 12                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <M_test_counter_d> created at line 182.
    Found 16x38-bit Read Only RAM for signal <_n0092>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <testadd_3> synthesized.

Synthesizing Unit <compareTester_4>.
    Related source file is "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/testcmp_4.v".
    Found 2-bit register for signal <M_state_q>.
    Found 4-bit register for signal <M_counter_q>.
    Found finite state machine <FSM_2> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 29                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <M_counter_d> created at line 166.
    Found 16x38-bit Read Only RAM for signal <_n0072>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <compareTester_4> synthesized.

Synthesizing Unit <testbitshifter_5>.
    Related source file is "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/testbitshifter_5.v".
    Found 5-bit register for signal <M_test_counter_q>.
    Found 2-bit register for signal <M_state_q>.
    Found finite state machine <FSM_3> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 36                                             |
    | Inputs             | 19                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <M_test_counter_d> created at line 142.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <testbitshifter_5> synthesized.

Synthesizing Unit <multi_seven_seg_6>.
    Related source file is "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/multi_seven_seg_6.v".
    Found 4-bit adder for signal <M_ctr_value[1]_GND_13_o_add_0_OUT> created at line 48.
    Found 31-bit shifter logical right for signal <n0010> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <multi_seven_seg_6> synthesized.

Synthesizing Unit <counter_17>.
    Related source file is "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/counter_17.v".
    Found 18-bit register for signal <M_ctr_q>.
    Found 18-bit adder for signal <M_ctr_q[17]_GND_14_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_17> synthesized.

Synthesizing Unit <seven_seg_18>.
    Related source file is "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/seven_seg_18.v".
    Found 16x7-bit Read Only RAM for signal <segs>
    Summary:
	inferred   1 RAM(s).
Unit <seven_seg_18> synthesized.

Synthesizing Unit <decoder_19>.
    Related source file is "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/decoder_19.v".
    Summary:
	no macro.
Unit <decoder_19> synthesized.

Synthesizing Unit <failtests_7>.
    Related source file is "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/failtests_7.v".
INFO:Xst:3210 - "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/failtests_7.v" line 33: Output port <z> of the instance <adder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/failtests_7.v" line 33: Output port <v> of the instance <adder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/failtests_7.v" line 33: Output port <n> of the instance <adder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/failtests_7.v" line 33: Output port <car> of the instance <adder> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <M_state_q>.
    Found 5-bit register for signal <M_test_counter_q>.
    Found finite state machine <FSM_4> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 48                                             |
    | Inputs             | 23                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <M_test_counter_d> created at line 182.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <failtests_7> synthesized.

Synthesizing Unit <reset_conditioner_8>.
    Related source file is "C:/Users/sidha/Documents/GitHub/16bitALU/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/reset_conditioner_8.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_8> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 16x38-bit single-port Read Only RAM                   : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x16-bit single-port Read Only RAM                    : 3
 8x29-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 6
 16x16-bit multiplier                                  : 6
# Adders/Subtractors                                   : 109
 17-bit adder                                          : 6
 17-bit addsub                                         : 3
 17-bit subtractor                                     : 3
 18-bit adder                                          : 7
 19-bit adder                                          : 6
 20-bit adder                                          : 6
 21-bit adder                                          : 6
 22-bit adder                                          : 6
 23-bit adder                                          : 6
 24-bit adder                                          : 6
 25-bit adder                                          : 6
 26-bit adder                                          : 6
 27-bit adder                                          : 6
 28-bit adder                                          : 6
 29-bit adder                                          : 6
 30-bit adder                                          : 6
 31-bit adder                                          : 6
 32-bit adder                                          : 6
 4-bit adder                                           : 4
 5-bit adder                                           : 2
# Registers                                            : 11
 16-bit register                                       : 2
 18-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 1
 4-bit register                                        : 4
 5-bit register                                        : 2
# Comparators                                          : 57
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 5
 17-bit comparator lessequal                           : 3
 18-bit comparator lessequal                           : 3
 19-bit comparator lessequal                           : 3
 20-bit comparator lessequal                           : 3
 21-bit comparator lessequal                           : 3
 22-bit comparator lessequal                           : 3
 23-bit comparator lessequal                           : 3
 24-bit comparator lessequal                           : 3
 25-bit comparator lessequal                           : 3
 26-bit comparator lessequal                           : 3
 27-bit comparator lessequal                           : 3
 28-bit comparator lessequal                           : 3
 29-bit comparator lessequal                           : 3
 30-bit comparator lessequal                           : 3
 31-bit comparator lessequal                           : 3
 32-bit comparator lessequal                           : 3
# Multiplexers                                         : 780
 1-bit 2-to-1 multiplexer                              : 728
 1-bit 4-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 18
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 7-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 18
 18-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 6
# Logic shifters                                       : 7
 16-bit shifter arithmetic right                       : 2
 16-bit shifter logical left                           : 2
 16-bit shifter logical right                          : 2
 31-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 5
# Xors                                                 : 2
 16-bit xor2                                           : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <compareTester_4>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0072> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 38-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_counter_q>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <compareTester_4> synthesized (advanced).

Synthesizing (advanced) Unit <counter_17>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_17> synthesized (advanced).

Synthesizing (advanced) Unit <failtests_7>.
The following registers are absorbed into counter <M_test_counter_q>: 1 register on signal <M_test_counter_q>.
Unit <failtests_7> synthesized (advanced).

Synthesizing (advanced) Unit <mojo_top_0>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PWR_1_o_PWR_1_o_mux_27_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 16-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_booleanTester_status> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PWR_1_o_PWR_1_o_mux_23_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 16-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_adderTester_status> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PWR_1_o_PWR_1_o_mux_31_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 16-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_compareTester_status> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0178> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 29-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_innerState_q> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mojo_top_0> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_18>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segs>          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_18> synthesized (advanced).

Synthesizing (advanced) Unit <testadd_3>.
The following registers are absorbed into counter <M_test_counter_q>: 1 register on signal <M_test_counter_q>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0092> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 38-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_test_counter_q> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <testadd_3> synthesized (advanced).

Synthesizing (advanced) Unit <testbitshifter_5>.
The following registers are absorbed into counter <M_test_counter_q>: 1 register on signal <M_test_counter_q>.
Unit <testbitshifter_5> synthesized (advanced).

Synthesizing (advanced) Unit <testbool_2>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
Unit <testbool_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 16x38-bit single-port distributed Read Only RAM       : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x16-bit single-port distributed Read Only RAM        : 3
 8x29-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 6
 16x16-bit multiplier                                  : 6
# Adders/Subtractors                                   : 55
 16-bit adder carry in                                 : 48
 17-bit addsub                                         : 3
 17-bit subtractor                                     : 3
 4-bit adder                                           : 1
# Counters                                             : 6
 18-bit up counter                                     : 1
 4-bit up counter                                      : 3
 5-bit up counter                                      : 2
# Registers                                            : 41
 Flip-Flops                                            : 41
# Comparators                                          : 57
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 5
 17-bit comparator lessequal                           : 3
 18-bit comparator lessequal                           : 3
 19-bit comparator lessequal                           : 3
 20-bit comparator lessequal                           : 3
 21-bit comparator lessequal                           : 3
 22-bit comparator lessequal                           : 3
 23-bit comparator lessequal                           : 3
 24-bit comparator lessequal                           : 3
 25-bit comparator lessequal                           : 3
 26-bit comparator lessequal                           : 3
 27-bit comparator lessequal                           : 3
 28-bit comparator lessequal                           : 3
 29-bit comparator lessequal                           : 3
 30-bit comparator lessequal                           : 3
 31-bit comparator lessequal                           : 3
 32-bit comparator lessequal                           : 3
# Multiplexers                                         : 774
 1-bit 2-to-1 multiplexer                              : 723
 1-bit 4-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 18
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 7-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 18
 3-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 6
# Logic shifters                                       : 7
 16-bit shifter arithmetic right                       : 2
 16-bit shifter logical left                           : 2
 16-bit shifter logical right                          : 2
 31-bit shifter logical right                          : 1
# FSMs                                                 : 5
# Xors                                                 : 2
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <booleanTester/FSM_0> on signal <M_state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <adderTester/FSM_1> on signal <M_state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <compareTester/FSM_2> on signal <M_state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <shifterTester/FSM_3> on signal <M_state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <errorTester/FSM_4> on signal <M_state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <testbool_2> ...

Optimizing unit <testadd_3> ...

Optimizing unit <adder_9> ...

Optimizing unit <div_16u_16u> ...

Optimizing unit <compareTester_4> ...

Optimizing unit <testbitshifter_5> ...

Optimizing unit <failtests_7> ...

Optimizing unit <alu_1> ...
WARNING:Xst:2677 - Node <adderTester/adder/Mmult_n0035> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <adderTester/adder/Mmult_n0033> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <errorTester/adder/Mmult_n0033> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <errorTester/adder/Mmult_n0035> of sequential type is unconnected in block <mojo_top_0>.
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_0> in Unit <mojo_top_0> is equivalent to the following 5 FFs/Latches, which will be removed : <booleanTester/M_counter_q_0> <adderTester/M_test_counter_q_0> <compareTester/M_counter_q_0> <shifterTester/M_test_counter_q_0> <errorTester/M_test_counter_q_0> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_1> in Unit <mojo_top_0> is equivalent to the following 5 FFs/Latches, which will be removed : <booleanTester/M_counter_q_1> <adderTester/M_test_counter_q_1> <compareTester/M_counter_q_1> <shifterTester/M_test_counter_q_1> <errorTester/M_test_counter_q_1> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_2> in Unit <mojo_top_0> is equivalent to the following 5 FFs/Latches, which will be removed : <booleanTester/M_counter_q_2> <adderTester/M_test_counter_q_2> <compareTester/M_counter_q_2> <shifterTester/M_test_counter_q_2> <errorTester/M_test_counter_q_2> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_3> in Unit <mojo_top_0> is equivalent to the following 5 FFs/Latches, which will be removed : <booleanTester/M_counter_q_3> <adderTester/M_test_counter_q_3> <compareTester/M_counter_q_3> <shifterTester/M_test_counter_q_3> <errorTester/M_test_counter_q_3> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_4> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <shifterTester/M_test_counter_q_4> <errorTester/M_test_counter_q_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 22.
FlipFlop adderTester/M_state_q_FSM_FFd1 has been replicated 1 time(s)
FlipFlop adderTester/M_state_q_FSM_FFd2 has been replicated 1 time(s)
FlipFlop seg/ctr/M_ctr_q_0 has been replicated 3 time(s)
FlipFlop seg/ctr/M_ctr_q_1 has been replicated 3 time(s)
FlipFlop seg/ctr/M_ctr_q_2 has been replicated 2 time(s)
FlipFlop seg/ctr/M_ctr_q_3 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 81
 Flip-Flops                                            : 81

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1516
#      GND                         : 9
#      INV                         : 3
#      LUT1                        : 17
#      LUT2                        : 24
#      LUT3                        : 130
#      LUT4                        : 230
#      LUT5                        : 183
#      LUT6                        : 361
#      MUXCY                       : 325
#      MUXF7                       : 7
#      VCC                         : 8
#      XORCY                       : 219
# FlipFlops/Latches                : 81
#      FDR                         : 42
#      FDRE                        : 35
#      FDS                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 80
#      IBUF                        : 30
#      OBUF                        : 44
#      OBUFT                       : 6
# DSPs                             : 2
#      DSP48A1                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              81  out of  11440     0%  
 Number of Slice LUTs:                  948  out of   5720    16%  
    Number used as Logic:               948  out of   5720    16%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    972
   Number with an unused Flip Flop:     891  out of    972    91%  
   Number with an unused LUT:            24  out of    972     2%  
   Number of fully used LUT-FF pairs:    57  out of    972     5%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          87
 Number of bonded IOBs:                  81  out of    102    79%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 81    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 10.994ns (Maximum Frequency: 90.961MHz)
   Minimum input arrival time before clock: 4.067ns
   Maximum output required time after clock: 75.993ns
   Maximum combinational path delay: 13.363ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.994ns (frequency: 90.961MHz)
  Total number of paths / destination ports: 864755 / 157
-------------------------------------------------------------------------
Delay:               10.994ns (Levels of Logic = 16)
  Source:            errorTester/M_state_q_FSM_FFd1 (FF)
  Destination:       errorTester/M_state_q_FSM_FFd2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: errorTester/M_state_q_FSM_FFd1 to errorTester/M_state_q_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.525   1.236  M_state_q_FSM_FFd1 (M_state_q_FSM_FFd1)
     LUT3:I0->O            4   0.235   0.804  M_state_q_FSM_FFd1-In11_1 (M_state_q_FSM_FFd1-In11)
     LUT5:I4->O            1   0.254   0.681  Mmux_M_adder_a11 (M_adder_a<0>)
     begin scope: 'errorTester/adder:a<0>'
     MUXCY:DI->O           1   0.181   0.000  Msub_diff_cy<0> (Msub_diff_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Msub_diff_cy<1> (Msub_diff_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Msub_diff_cy<2> (Msub_diff_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Msub_diff_cy<3> (Msub_diff_cy<3>)
     XORCY:CI->O           2   0.206   0.726  Msub_diff_xor<4> (diff<4>)
     LUT4:I3->O            1   0.254   0.000  Mmux_sum3_rs_lut<4> (Mmux_sum3_rs_lut<4>)
     MUXCY:S->O            1   0.215   0.000  Mmux_sum3_rs_cy<4> (Mmux_sum3_rs_cy<4>)
     XORCY:CI->O           2   0.206   1.181  Mmux_sum3_rs_xor<5> (sumresult<5>)
     end scope: 'errorTester/adder:sumresult<5>'
     LUT6:I0->O            1   0.254   0.682  M_state_q_FSM_FFd2-In17 (M_state_q_FSM_FFd2-In17)
     LUT6:I5->O            1   0.254   0.790  M_state_q_FSM_FFd2-In111_SW0 (N28)
     LUT6:I4->O            2   0.250   0.726  M_state_q_FSM_FFd2-In112_SW0 (N43)
     LUT6:I5->O            1   0.254   0.682  M_state_q_FSM_FFd2-In112 (M_state_q_FSM_FFd2-In1)
     LUT6:I5->O            1   0.254   0.000  M_state_q_FSM_FFd2-In (M_state_q_FSM_FFd2-In)
     FDR:D                     0.074          M_state_q_FSM_FFd2
    ----------------------------------------
    Total                     10.994ns (3.486ns logic, 7.508ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 113 / 74
-------------------------------------------------------------------------
Offset:              4.067ns (Levels of Logic = 2)
  Source:            io_dip<22> (PAD)
  Destination:       M_aMemory_q_0 (FF)
  Destination Clock: clk rising

  Data Path: io_dip<22> to M_aMemory_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   1.002  io_dip_22_IBUF (io_dip_22_IBUF)
     LUT4:I0->O           16   0.254   1.181  _n0160_inv1 (_n0160_inv)
     FDRE:CE                   0.302          M_aMemory_q_0
    ----------------------------------------
    Total                      4.067ns (1.884ns logic, 2.183ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7572092070783397900000 / 27
-------------------------------------------------------------------------
Offset:              75.993ns (Levels of Logic = 130)
  Source:            M_state_q_0 (FF)
  Destination:       io_led<13> (PAD)
  Source Clock:      clk rising

  Data Path: M_state_q_0 to io_led<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            212   0.525   2.648  M_state_q_0 (M_state_q_0)
     LUT3:I0->O           35   0.235   2.025  Mmux_M_alu_b131 (M_alu_b<6>)
     begin scope: 'alu:b<6>'
     begin scope: 'alu/adder1:b<6>'
     begin scope: 'alu/adder1/a[15]_b[15]_div_6:b<6>'
     LUT6:I0->O            1   0.254   0.958  o<15>222 (o<15>222)
     LUT5:I1->O            5   0.254   1.271  o<15>223 (o<15>22)
     LUT6:I1->O            2   0.254   0.834  o<14>21 (o<14>)
     LUT5:I3->O            3   0.250   1.042  Mmux_a[0]_GND_5_o_MUX_186_o151 (a[14]_GND_5_o_MUX_172_o)
     LUT6:I2->O            3   0.254   1.221  o<13>31 (o<13>)
     LUT6:I0->O            4   0.254   1.080  Mmux_a[0]_GND_5_o_MUX_244_o151 (a[14]_GND_5_o_MUX_230_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_o<12>_lut<1> (Mcompar_o<12>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<12>_cy<1> (Mcompar_o<12>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<2> (Mcompar_o<12>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<3> (Mcompar_o<12>_cy<3>)
     MUXCY:CI->O           5   0.235   1.296  Mcompar_o<12>_cy<4> (o<12>)
     LUT6:I0->O            7   0.254   1.138  Mmux_a[0]_GND_5_o_MUX_300_o141 (a[13]_GND_5_o_MUX_287_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<11>_lut<1> (Mcompar_o<11>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<11>_cy<1> (Mcompar_o<11>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<2> (Mcompar_o<11>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<3> (Mcompar_o<11>_cy<3>)
     MUXCY:CI->O          12   0.235   1.524  Mcompar_o<11>_cy<4> (o<11>)
     LUT6:I0->O            7   0.254   1.186  Mmux_a[0]_GND_5_o_MUX_354_o151 (a[14]_GND_5_o_MUX_340_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_o<10>_lut<2> (Mcompar_o<10>_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<10>_cy<2> (Mcompar_o<10>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<10>_cy<3> (Mcompar_o<10>_cy<3>)
     MUXCY:CI->O          20   0.235   1.741  Mcompar_o<10>_cy<4> (o<10>)
     LUT6:I0->O            6   0.254   1.152  Mmux_a[0]_GND_5_o_MUX_406_o131 (a[12]_GND_5_o_MUX_394_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<9>_lutdi1 (Mcompar_o<9>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<9>_cy<1> (Mcompar_o<9>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<2> (Mcompar_o<9>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<3> (Mcompar_o<9>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<4> (Mcompar_o<9>_cy<4>)
     MUXCY:CI->O          29   0.235   1.900  Mcompar_o<9>_cy<5> (o<9>)
     LUT5:I0->O            2   0.254   1.002  Mmux_a[0]_GND_5_o_MUX_456_o1151 (a[9]_GND_5_o_MUX_447_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<8>_lutdi (Mcompar_o<8>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<8>_cy<0> (Mcompar_o<8>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<1> (Mcompar_o<8>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<2> (Mcompar_o<8>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<3> (Mcompar_o<8>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<4> (Mcompar_o<8>_cy<4>)
     MUXCY:CI->O          18   0.235   1.665  Mcompar_o<8>_cy<5> (o<8>)
     LUT5:I0->O            6   0.254   1.152  Mmux_a[0]_GND_5_o_MUX_504_o111 (a[10]_GND_5_o_MUX_494_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<7>_lutdi1 (Mcompar_o<7>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<7>_cy<1> (Mcompar_o<7>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<2> (Mcompar_o<7>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<3> (Mcompar_o<7>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<4> (Mcompar_o<7>_cy<4>)
     MUXCY:CI->O          37   0.235   2.034  Mcompar_o<7>_cy<5> (o<7>)
     LUT5:I0->O            2   0.254   1.002  Mmux_a[0]_GND_5_o_MUX_550_o1131 (a[7]_GND_5_o_MUX_543_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<6>_lutdi (Mcompar_o<6>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<6>_cy<0> (Mcompar_o<6>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<1> (Mcompar_o<6>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<2> (Mcompar_o<6>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<3> (Mcompar_o<6>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<4> (Mcompar_o<6>_cy<4>)
     MUXCY:CI->O          22   0.235   1.764  Mcompar_o<6>_cy<5> (o<6>)
     LUT5:I0->O            6   0.254   1.152  Mmux_a[0]_GND_5_o_MUX_594_o1141 (a[8]_GND_5_o_MUX_586_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<5>_lutdi1 (Mcompar_o<5>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<5>_cy<1> (Mcompar_o<5>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<2> (Mcompar_o<5>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<3> (Mcompar_o<5>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<4> (Mcompar_o<5>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<5> (Mcompar_o<5>_cy<5>)
     MUXCY:CI->O          45   0.235   2.167  Mcompar_o<5>_cy<6> (o<5>)
     LUT5:I0->O            2   0.254   1.002  Mmux_a[0]_GND_5_o_MUX_636_o1111 (a[5]_GND_5_o_MUX_631_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<4>_lutdi (Mcompar_o<4>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<4>_cy<0> (Mcompar_o<4>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<1> (Mcompar_o<4>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<2> (Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<3> (Mcompar_o<4>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<4> (Mcompar_o<4>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<5> (Mcompar_o<4>_cy<5>)
     MUXCY:CI->O          27   0.235   1.866  Mcompar_o<4>_cy<6> (o<4>)
     LUT5:I0->O            6   0.254   1.152  Mmux_a[0]_GND_5_o_MUX_676_o1121 (a[6]_GND_5_o_MUX_670_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<3>_lutdi1 (Mcompar_o<3>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<3>_cy<1> (Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<2> (Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<3> (Mcompar_o<3>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<4> (Mcompar_o<3>_cy<4>)
     MUXCY:CI->O           1   0.235   0.682  Mcompar_o<3>_cy<5> (Mcompar_o<3>_cy<5>)
     LUT6:I5->O           52   0.254   2.267  Mcompar_o<3>_cy<6> (o<3>)
     LUT5:I0->O            3   0.254   1.042  Mmux_a[0]_GND_5_o_MUX_714_o191 (a[3]_GND_5_o_MUX_711_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<2>_lutdi (Mcompar_o<2>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<2>_cy<0> (Mcompar_o<2>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<1> (Mcompar_o<2>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<2> (Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<3> (Mcompar_o<2>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<4> (Mcompar_o<2>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<5> (Mcompar_o<2>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<6> (Mcompar_o<2>_cy<6>)
     MUXCY:CI->O          42   0.235   2.117  Mcompar_o<2>_cy<7> (o<2>)
     LUT5:I0->O            2   0.254   1.002  Mmux_a[0]_GND_5_o_MUX_750_o181 (a[2]_GND_5_o_MUX_748_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<1>_lutdi (Mcompar_o<1>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<1>_cy<0> (Mcompar_o<1>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<1> (Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<2> (Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<3> (Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<4> (Mcompar_o<1>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<5> (Mcompar_o<1>_cy<5>)
     MUXCY:CI->O           1   0.235   0.682  Mcompar_o<1>_cy<6> (Mcompar_o<1>_cy<6>)
     LUT6:I5->O           16   0.254   1.612  Mcompar_o<1>_cy<7> (o<1>)
     LUT5:I0->O            2   0.254   1.002  Mmux_n095081 (n0950<1>)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<0>_lutdi (Mcompar_o<0>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<0>_cy<0> (Mcompar_o<0>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<1> (Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<2> (Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<3> (Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<4> (Mcompar_o<0>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<5> (Mcompar_o<0>_cy<5>)
     MUXCY:CI->O           1   0.235   0.682  Mcompar_o<0>_cy<6> (Mcompar_o<0>_cy<6>)
     LUT6:I5->O            1   0.254   0.681  Mcompar_o<0>_cy<7> (o<0>)
     end scope: 'alu/adder1/a[15]_b[15]_div_6:o<0>'
     DSP48A1:B0->M0        1   3.894   0.682  Mmult_n0035 (n0035<0>)
     LUT5:I4->O            1   0.254   0.000  Mmux_sum3_rs_lut<0> (Mmux_sum3_rs_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mmux_sum3_rs_cy<0> (Mmux_sum3_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_sum3_rs_cy<1> (Mmux_sum3_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_sum3_rs_cy<2> (Mmux_sum3_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_sum3_rs_cy<3> (Mmux_sum3_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_sum3_rs_cy<4> (Mmux_sum3_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_sum3_rs_cy<5> (Mmux_sum3_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_sum3_rs_cy<6> (Mmux_sum3_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_sum3_rs_cy<7> (Mmux_sum3_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_sum3_rs_cy<8> (Mmux_sum3_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_sum3_rs_cy<9> (Mmux_sum3_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_sum3_rs_cy<10> (Mmux_sum3_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_sum3_rs_cy<11> (Mmux_sum3_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_sum3_rs_cy<12> (Mmux_sum3_rs_cy<12>)
     XORCY:CI->O           1   0.206   0.682  Mmux_sum3_rs_xor<13> (sumresult<13>)
     end scope: 'alu/adder1:sumresult<13>'
     end scope: 'alu:M_adder1_sumresult<13>'
     LUT6:I5->O            1   0.254   0.958  io_led<13>9_SW0 (N68)
     LUT6:I2->O            1   0.254   0.681  io_led<13>9 (io_led_13_OBUF)
     OBUF:I->O                 2.912          io_led_13_OBUF (io_led<13>)
    ----------------------------------------
    Total                     75.993ns (24.247ns logic, 51.746ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1038 / 16
-------------------------------------------------------------------------
Delay:               13.363ns (Levels of Logic = 8)
  Source:            io_dip<16> (PAD)
  Destination:       io_led<0> (PAD)

  Data Path: io_dip<16> to io_led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.328   1.209  io_dip_16_IBUF (io_dip_16_IBUF)
     LUT3:I2->O           72   0.254   2.447  Mmux_M_alu_alufn11 (M_alu_alufn<0>)
     LUT6:I0->O            1   0.254   1.112  io_led<0>2 (io_led<0>2)
     LUT6:I1->O            1   0.254   0.682  io_led<0>4 (io_led<0>4)
     LUT6:I5->O            1   0.254   0.790  io_led<0>5 (io_led<0>5)
     LUT6:I4->O            1   0.250   0.682  io_led<0>9 (io_led<0>9)
     LUT6:I5->O            1   0.254   0.681  io_led<0>10 (io_led_0_OBUF)
     OBUF:I->O                 2.912          io_led_0_OBUF (io_led<0>)
    ----------------------------------------
    Total                     13.363ns (5.760ns logic, 7.603ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.994|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 15.17 secs
 
--> 

Total memory usage is 241224 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :   26 (   0 filtered)

