module dataPath(
	input clk,
	input reg [31:0] In.Port,
	output reg [31:0] Out.Port
	);
	//can only have one value at a time
	wire [31:0] Bus;
	//define wires of registers
	wire [31:0] BusMuxInR0;
	wire [31:0] BusMuxInR1;
	wire [31:0] BusMuxInR2;
	wire [31:0] BusMuxInR3;
	wire [31:0] BusMuxInR4;
	wire [31:0] BusMuxInR5;
	wire [31:0] BusMuxInR6;
	wire [31:0] BusMuxInR7;
	wire [31:0] BusMuxInR8;
	wire [31:0] BusMuxInR9;
	wire [31:0] BusMuxInR10;
	wire [31:0] BusMuxInR11;
	wire [31:0] BusMuxInR12;
	wire [31:0] BusMuxInR13;
	wire [31:0] BusMuxInR14;
	wire [31:0] BusMuxInR15;
	
	wire
	
	
	