// Seed: 248408509
module module_0 (
    input tri id_0
);
  assign id_2 = 1;
  wire id_3;
  assign id_2 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output supply0 id_3,
    output wor id_4,
    input wire id_5,
    input supply1 id_6,
    output wor id_7,
    input wire id_8,
    input uwire id_9,
    input uwire id_10,
    output logic id_11,
    input tri id_12,
    output tri id_13,
    input tri0 id_14
);
  always id_11 <= #1 1;
  module_0(
      id_8
  );
endmodule
