--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml NERP_demo_top.twx NERP_demo_top.ncd -o NERP_demo_top.twr
NERP_demo_top.pcf -ucf Nexys3.ucf

Design file:              NERP_demo_top.ncd
Physical constraint file: NERP_demo_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btnD        |    3.876(R)|      SLOW  |    0.606(R)|      SLOW  |clk_BUFGP         |   0.000|
btnU        |    4.364(R)|      SLOW  |    0.607(R)|      SLOW  |clk_BUFGP         |   0.000|
clr         |    5.626(R)|      SLOW  |   -0.631(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SCLK_1      |        10.992(R)|      SLOW  |         6.351(R)|      FAST  |clk_BUFGP         |   0.000|
SCLK_2      |        10.216(R)|      SLOW  |         5.840(R)|      FAST  |clk_BUFGP         |   0.000|
blue<0>     |        23.528(R)|      SLOW  |         6.331(R)|      FAST  |clk_BUFGP         |   0.000|
blue<1>     |        23.285(R)|      SLOW  |         6.164(R)|      FAST  |clk_BUFGP         |   0.000|
green<0>    |        23.330(R)|      SLOW  |         5.343(R)|      FAST  |clk_BUFGP         |   0.000|
green<1>    |        23.570(R)|      SLOW  |         5.189(R)|      FAST  |clk_BUFGP         |   0.000|
green<2>    |        23.368(R)|      SLOW  |         5.386(R)|      FAST  |clk_BUFGP         |   0.000|
out_btnD    |         7.642(R)|      SLOW  |         4.126(R)|      FAST  |clk_BUFGP         |   0.000|
out_btnU    |         7.125(R)|      SLOW  |         3.833(R)|      FAST  |clk_BUFGP         |   0.000|
red<0>      |        23.529(R)|      SLOW  |         5.096(R)|      FAST  |clk_BUFGP         |   0.000|
red<1>      |        23.447(R)|      SLOW  |         6.042(R)|      FAST  |clk_BUFGP         |   0.000|
red<2>      |        23.392(R)|      SLOW  |         5.033(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.809|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jun 05 16:11:31 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 242 MB



