============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Teriia
   Run Date =   Sat Jul  2 13:17:42 2022

   Run on =     DESKTOP-ND05MAH
============================================================
RUN-1002 : start command "open_project SDRV4_0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/ip/fifo8in.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../../../rtl/PWM.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../../../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(696)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1158)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../../../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../../../rtl/Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../../../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../../../rtl/filter.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../../../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../../../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/gmii2rgmii.v
HDL-1007 : analyze verilog file ../../../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../../../rtl/ip/oddr.v
RUN-1001 : Project manager successfully analyzed 74 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SDRV4_0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db ../syn_1/SDRV4_0_gate.db" in  1.802845s wall, 1.703125s user + 0.093750s system = 1.796875s CPU (99.7%)

RUN-1004 : used memory is 343 MB, reserved memory is 320 MB, peak memory is 351 MB
RUN-1002 : start command "read_sdc ../../../pin/timing_cons.sdc"
USR-1009 : NO module with IP_SDC ...
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "create_clock -name adc_clkl -period 62.5 -waveform 0 31.25 "
RUN-1102 : create_clock: clock name: adc_clkl, type: 0, period: 62500, rise: 0, fall: 31250.
RUN-1002 : start command "get_nets  rgmii_rxc "
RUN-1002 : start command "create_clock -name rgmii_rxcl -period 8 -waveform 0 4 "
RUN-1102 : create_clock: clock name: rgmii_rxcl, type: 0, period: 8000, rise: 0, fall: 4000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "get_nets differentiator/filter/CLK"
RUN-1002 : start command "create_generated_clock -name filter_clkl -source  -master_clock adc_clkl -divide_by 32 -phase 0 "
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "set_false_path -from  -to "
SYN-1001 : 	kept net: differentiator/clk(differentiator/clk_syn_1)
SYN-1001 : 	kept net: differentiator/filter/CLK(differentiator/filter/CLK_syn_5)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../../pin/timing_cons.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SDR_Pad
SYN-5055 WARNING: The kept net PLL/clk0_out will be merged to another kept net CW_clk
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CW_clk driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net differentiator/clk is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net QN8027_clk_dup_1 is clkc2 of pll PLL/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc3 of pll PLL/pll_inst.
SYN-4019 : Net clk_in_dup_1 is refclk of pll PLL/pll_inst.
SYN-4020 : Net clk_in_dup_1 is fbclk of pll PLL/pll_inst.
SYN-4024 : Net "differentiator/filter/CLK" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "rgmii_rxc_dup_1" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/rowcnt[1]" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/sa_clk" drives clk pins.
SYN-4024 : Net "u_spi_master/u_spictrl/u_clkgen/spi_clk" drives clk pins.
SYN-4024 : Net "i2c/DUT_FIFO_TX/w_counter_n" drives clk pins.
SYN-4024 : Net "APBTube/ClkDiv/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net APBTube/ClkDiv/div_clk as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/rowcnt[1] as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/sa_clk as clock net
SYN-4025 : Tag rtl::Net CW_clk as clock net
SYN-4025 : Tag rtl::Net QN8027_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net differentiator/clk as clock net
SYN-4025 : Tag rtl::Net differentiator/filter/CLK as clock net
SYN-4025 : Tag rtl::Net i2c/DUT_FIFO_TX/w_counter_n as clock net
SYN-4025 : Tag rtl::Net rgmii_rxc_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net u_spi_master/u_spictrl/u_clkgen/spi_clk as clock net
SYN-4026 : Tagged 13 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net differentiator/filter/CLK to drive 445 clock pins.
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net rgmii_rxc_dup_1 to drive 94 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/rowcnt[1] to drive 26 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/sa_clk to drive 10 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_spi_master/u_spictrl/u_clkgen/spi_clk to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net i2c/DUT_FIFO_TX/w_counter_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net APBTube/ClkDiv/div_clk to drive 2 clock pins.
PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 13102 instances
RUN-0007 : 8485 luts, 3412 seqs, 704 mslices, 365 lslices, 79 pads, 14 brams, 29 dsps
RUN-1001 : There are total 15615 nets
RUN-1001 : 9322 nets have 2 pins
RUN-1001 : 4793 nets have [3 - 5] pins
RUN-1001 : 832 nets have [6 - 10] pins
RUN-1001 : 347 nets have [11 - 20] pins
RUN-1001 : 299 nets have [21 - 99] pins
RUN-1001 : 22 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     380     
RUN-1001 :   No   |  No   |  Yes  |     920     
RUN-1001 :   No   |  Yes  |  No   |     107     
RUN-1001 :   Yes  |  No   |  No   |     803     
RUN-1001 :   Yes  |  No   |  Yes  |    1069     
RUN-1001 :   Yes  |  Yes  |  No   |     133     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    10   |  89   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 108
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13100 instances, 8485 luts, 3412 seqs, 1069 slices, 187 macros(1069 instances: 704 mslices 365 lslices)
PHY-3001 : Huge net LCD_RST_dup_37 with 1521 pins
PHY-0007 : Cell area utilization is 54%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 64783, tnet num: 15316, tinst num: 13100, tnode num: 76639, tedge num: 107070.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15316 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.417551s wall, 1.328125s user + 0.093750s system = 1.421875s CPU (100.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.43928e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13100.
PHY-3001 : Level 1 #clusters 1902.
PHY-3001 : End clustering;  0.091272s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (171.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 54%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.29103e+06, overlap = 473.844
PHY-3002 : Step(2): len = 1.16625e+06, overlap = 442.219
PHY-3002 : Step(3): len = 790706, overlap = 575.5
PHY-3002 : Step(4): len = 696571, overlap = 624.156
PHY-3002 : Step(5): len = 566312, overlap = 750.406
PHY-3002 : Step(6): len = 498344, overlap = 809.969
PHY-3002 : Step(7): len = 395539, overlap = 931.75
PHY-3002 : Step(8): len = 342875, overlap = 981.031
PHY-3002 : Step(9): len = 287984, overlap = 1036.88
PHY-3002 : Step(10): len = 260055, overlap = 1046.81
PHY-3002 : Step(11): len = 224749, overlap = 1110.47
PHY-3002 : Step(12): len = 204241, overlap = 1145.56
PHY-3002 : Step(13): len = 182809, overlap = 1189.44
PHY-3002 : Step(14): len = 168029, overlap = 1217
PHY-3002 : Step(15): len = 151655, overlap = 1241.38
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.6887e-06
PHY-3002 : Step(16): len = 155873, overlap = 1230.19
PHY-3002 : Step(17): len = 190375, overlap = 1175.66
PHY-3002 : Step(18): len = 206076, overlap = 1114.5
PHY-3002 : Step(19): len = 216649, overlap = 1105.16
PHY-3002 : Step(20): len = 217813, overlap = 1088.94
PHY-3002 : Step(21): len = 220098, overlap = 1042.69
PHY-3002 : Step(22): len = 220470, overlap = 1035.03
PHY-3002 : Step(23): len = 222750, overlap = 1026.41
PHY-3002 : Step(24): len = 223858, overlap = 1009.78
PHY-3002 : Step(25): len = 223647, overlap = 985.344
PHY-3002 : Step(26): len = 223958, overlap = 963.125
PHY-3002 : Step(27): len = 224566, overlap = 940.75
PHY-3002 : Step(28): len = 223993, overlap = 915.438
PHY-3002 : Step(29): len = 220740, overlap = 916.219
PHY-3002 : Step(30): len = 219737, overlap = 928.438
PHY-3002 : Step(31): len = 218371, overlap = 923.656
PHY-3002 : Step(32): len = 216278, overlap = 937.938
PHY-3002 : Step(33): len = 214380, overlap = 963.562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.37741e-06
PHY-3002 : Step(34): len = 231182, overlap = 928.344
PHY-3002 : Step(35): len = 250335, overlap = 912.875
PHY-3002 : Step(36): len = 258238, overlap = 919.125
PHY-3002 : Step(37): len = 261176, overlap = 916.375
PHY-3002 : Step(38): len = 259558, overlap = 903.156
PHY-3002 : Step(39): len = 257311, overlap = 906.406
PHY-3002 : Step(40): len = 255277, overlap = 906.062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.75482e-06
PHY-3002 : Step(41): len = 273787, overlap = 853.344
PHY-3002 : Step(42): len = 290969, overlap = 797.562
PHY-3002 : Step(43): len = 303087, overlap = 751.188
PHY-3002 : Step(44): len = 308642, overlap = 751.094
PHY-3002 : Step(45): len = 308302, overlap = 738.625
PHY-3002 : Step(46): len = 306662, overlap = 748.688
PHY-3002 : Step(47): len = 304131, overlap = 756.562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.35096e-05
PHY-3002 : Step(48): len = 329533, overlap = 703
PHY-3002 : Step(49): len = 354466, overlap = 691.188
PHY-3002 : Step(50): len = 369062, overlap = 628.469
PHY-3002 : Step(51): len = 372357, overlap = 616.031
PHY-3002 : Step(52): len = 368558, overlap = 618.438
PHY-3002 : Step(53): len = 365812, overlap = 624.469
PHY-3002 : Step(54): len = 362458, overlap = 623.594
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.70193e-05
PHY-3002 : Step(55): len = 392847, overlap = 567.469
PHY-3002 : Step(56): len = 424898, overlap = 538.812
PHY-3002 : Step(57): len = 442600, overlap = 515.375
PHY-3002 : Step(58): len = 445932, overlap = 483.25
PHY-3002 : Step(59): len = 441125, overlap = 476.625
PHY-3002 : Step(60): len = 436948, overlap = 469.219
PHY-3002 : Step(61): len = 431755, overlap = 453.344
PHY-3002 : Step(62): len = 430002, overlap = 443.938
PHY-3002 : Step(63): len = 430138, overlap = 449.906
PHY-3002 : Step(64): len = 431824, overlap = 450.812
PHY-3002 : Step(65): len = 432034, overlap = 443.844
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.40385e-05
PHY-3002 : Step(66): len = 460862, overlap = 397.438
PHY-3002 : Step(67): len = 479507, overlap = 401.875
PHY-3002 : Step(68): len = 486633, overlap = 396
PHY-3002 : Step(69): len = 488650, overlap = 398.281
PHY-3002 : Step(70): len = 489461, overlap = 380.875
PHY-3002 : Step(71): len = 488359, overlap = 364.281
PHY-3002 : Step(72): len = 485895, overlap = 365.375
PHY-3002 : Step(73): len = 485547, overlap = 355.812
PHY-3002 : Step(74): len = 484622, overlap = 367.25
PHY-3002 : Step(75): len = 483638, overlap = 351.5
PHY-3002 : Step(76): len = 482671, overlap = 365.562
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000108077
PHY-3002 : Step(77): len = 503683, overlap = 348.344
PHY-3002 : Step(78): len = 520150, overlap = 318.281
PHY-3002 : Step(79): len = 525148, overlap = 325.75
PHY-3002 : Step(80): len = 530246, overlap = 323.156
PHY-3002 : Step(81): len = 535604, overlap = 311.969
PHY-3002 : Step(82): len = 537410, overlap = 297.375
PHY-3002 : Step(83): len = 534616, overlap = 293.531
PHY-3002 : Step(84): len = 533823, overlap = 284.156
PHY-3002 : Step(85): len = 534622, overlap = 282.094
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000216154
PHY-3002 : Step(86): len = 552732, overlap = 252.25
PHY-3002 : Step(87): len = 566657, overlap = 233.125
PHY-3002 : Step(88): len = 571006, overlap = 228.375
PHY-3002 : Step(89): len = 573667, overlap = 225.688
PHY-3002 : Step(90): len = 577027, overlap = 217.906
PHY-3002 : Step(91): len = 578743, overlap = 222.469
PHY-3002 : Step(92): len = 577506, overlap = 222.594
PHY-3002 : Step(93): len = 577808, overlap = 227.594
PHY-3002 : Step(94): len = 579041, overlap = 235.438
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000432308
PHY-3002 : Step(95): len = 589294, overlap = 216.562
PHY-3002 : Step(96): len = 598627, overlap = 220.969
PHY-3002 : Step(97): len = 601301, overlap = 229.25
PHY-3002 : Step(98): len = 603179, overlap = 228.188
PHY-3002 : Step(99): len = 606954, overlap = 220.969
PHY-3002 : Step(100): len = 609773, overlap = 202.125
PHY-3002 : Step(101): len = 609686, overlap = 200.719
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000759963
PHY-3002 : Step(102): len = 615222, overlap = 194.875
PHY-3002 : Step(103): len = 619799, overlap = 190.312
PHY-3002 : Step(104): len = 622044, overlap = 195.406
PHY-3002 : Step(105): len = 624394, overlap = 196.812
PHY-3002 : Step(106): len = 627338, overlap = 192.062
PHY-3002 : Step(107): len = 628871, overlap = 193.156
PHY-3002 : Step(108): len = 628078, overlap = 194.812
PHY-3002 : Step(109): len = 628011, overlap = 197.312
PHY-3002 : Step(110): len = 629126, overlap = 188.062
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00142902
PHY-3002 : Step(111): len = 633815, overlap = 202.75
PHY-3002 : Step(112): len = 638700, overlap = 201.031
PHY-3002 : Step(113): len = 640944, overlap = 191.719
PHY-3002 : Step(114): len = 643298, overlap = 189.656
PHY-3002 : Step(115): len = 646532, overlap = 191.062
PHY-3002 : Step(116): len = 648673, overlap = 185.375
PHY-3002 : Step(117): len = 648331, overlap = 182.219
PHY-3002 : Step(118): len = 648275, overlap = 181.094
PHY-3002 : Step(119): len = 648917, overlap = 178.969
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021147s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (295.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15615.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 926880, over cnt = 2155(6%), over = 11436, worst = 69
PHY-1001 : End global iterations;  0.634576s wall, 0.937500s user + 0.187500s system = 1.125000s CPU (177.3%)

PHY-1001 : Congestion index: top1 = 114.50, top5 = 82.35, top10 = 69.03, top15 = 61.20.
PHY-3001 : End congestion estimation;  0.834755s wall, 1.125000s user + 0.187500s system = 1.312500s CPU (157.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15316 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.632637s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (96.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000261166
PHY-3002 : Step(120): len = 814619, overlap = 113.438
PHY-3002 : Step(121): len = 812332, overlap = 90.2188
PHY-3002 : Step(122): len = 804541, overlap = 81.5625
PHY-3002 : Step(123): len = 800504, overlap = 59.1875
PHY-3002 : Step(124): len = 801090, overlap = 52.375
PHY-3002 : Step(125): len = 802037, overlap = 43.9688
PHY-3002 : Step(126): len = 801402, overlap = 42.1875
PHY-3002 : Step(127): len = 798786, overlap = 46.25
PHY-3002 : Step(128): len = 797638, overlap = 46.5938
PHY-3002 : Step(129): len = 794383, overlap = 45.2812
PHY-3002 : Step(130): len = 788050, overlap = 44.4062
PHY-3002 : Step(131): len = 781098, overlap = 44.0625
PHY-3002 : Step(132): len = 776716, overlap = 43.1562
PHY-3002 : Step(133): len = 772477, overlap = 44.75
PHY-3002 : Step(134): len = 768013, overlap = 45.0625
PHY-3002 : Step(135): len = 762780, overlap = 42.7188
PHY-3002 : Step(136): len = 761078, overlap = 45.5
PHY-3002 : Step(137): len = 759986, overlap = 44.375
PHY-3002 : Step(138): len = 757097, overlap = 44.5
PHY-3002 : Step(139): len = 753213, overlap = 44.9062
PHY-3002 : Step(140): len = 750060, overlap = 38.1562
PHY-3002 : Step(141): len = 748480, overlap = 37.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000522333
PHY-3002 : Step(142): len = 757228, overlap = 29.8438
PHY-3002 : Step(143): len = 761228, overlap = 30.4062
PHY-3002 : Step(144): len = 767446, overlap = 30.5938
PHY-3002 : Step(145): len = 770641, overlap = 31.375
PHY-3002 : Step(146): len = 770186, overlap = 29.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00104467
PHY-3002 : Step(147): len = 775063, overlap = 29.4375
PHY-3002 : Step(148): len = 777515, overlap = 28
PHY-3002 : Step(149): len = 789722, overlap = 28.3438
PHY-3002 : Step(150): len = 795703, overlap = 26.0938
PHY-3002 : Step(151): len = 795472, overlap = 27.0312
PHY-3002 : Step(152): len = 794705, overlap = 25.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 55/15615.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 922784, over cnt = 3038(8%), over = 13156, worst = 36
PHY-1001 : End global iterations;  0.886927s wall, 1.515625s user + 0.046875s system = 1.562500s CPU (176.2%)

PHY-1001 : Congestion index: top1 = 111.03, top5 = 82.52, top10 = 70.17, top15 = 63.19.
PHY-3001 : End congestion estimation;  1.128350s wall, 1.734375s user + 0.046875s system = 1.781250s CPU (157.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15316 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.647296s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000249135
PHY-3002 : Step(153): len = 784412, overlap = 155.188
PHY-3002 : Step(154): len = 773721, overlap = 133.969
PHY-3002 : Step(155): len = 761961, overlap = 109.625
PHY-3002 : Step(156): len = 750358, overlap = 111.344
PHY-3002 : Step(157): len = 739588, overlap = 112.438
PHY-3002 : Step(158): len = 729677, overlap = 112.031
PHY-3002 : Step(159): len = 721959, overlap = 112.531
PHY-3002 : Step(160): len = 715964, overlap = 113.75
PHY-3002 : Step(161): len = 710261, overlap = 111.969
PHY-3002 : Step(162): len = 704269, overlap = 114.062
PHY-3002 : Step(163): len = 698478, overlap = 113.844
PHY-3002 : Step(164): len = 693353, overlap = 120.125
PHY-3002 : Step(165): len = 688922, overlap = 127.125
PHY-3002 : Step(166): len = 683990, overlap = 125.531
PHY-3002 : Step(167): len = 680590, overlap = 124.938
PHY-3002 : Step(168): len = 677537, overlap = 117.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000498271
PHY-3002 : Step(169): len = 687452, overlap = 106.562
PHY-3002 : Step(170): len = 691929, overlap = 102.781
PHY-3002 : Step(171): len = 696840, overlap = 102.656
PHY-3002 : Step(172): len = 700378, overlap = 96.6562
PHY-3002 : Step(173): len = 705402, overlap = 94.125
PHY-3002 : Step(174): len = 710569, overlap = 91.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000996542
PHY-3002 : Step(175): len = 717090, overlap = 90.4375
PHY-3002 : Step(176): len = 719898, overlap = 80.9062
PHY-3002 : Step(177): len = 725276, overlap = 77.6875
PHY-3002 : Step(178): len = 730128, overlap = 78.8438
PHY-3002 : Step(179): len = 735121, overlap = 80.6562
PHY-3002 : Step(180): len = 736545, overlap = 77.5625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 64783, tnet num: 15316, tinst num: 13100, tnode num: 76639, tedge num: 107070.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.106083s wall, 1.078125s user + 0.031250s system = 1.109375s CPU (100.3%)

RUN-1004 : used memory is 543 MB, reserved memory is 530 MB, peak memory is 639 MB
OPT-1001 : Total overflow 401.66 peak overflow 5.78
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 326/15615.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 877768, over cnt = 3295(9%), over = 12230, worst = 26
PHY-1001 : End global iterations;  0.968795s wall, 1.515625s user + 0.046875s system = 1.562500s CPU (161.3%)

PHY-1001 : Congestion index: top1 = 91.01, top5 = 72.79, top10 = 64.37, top15 = 59.24.
PHY-1001 : End incremental global routing;  1.180722s wall, 1.734375s user + 0.046875s system = 1.781250s CPU (150.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15316 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.650051s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (98.5%)

OPT-1001 : 25 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 79 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 12984 has valid locations, 173 needs to be replaced
PHY-3001 : design contains 13248 instances, 8493 luts, 3552 seqs, 1069 slices, 187 macros(1069 instances: 704 mslices 365 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 750779
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13551/15763.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 885400, over cnt = 3314(9%), over = 12284, worst = 26
PHY-1001 : End global iterations;  0.195963s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (127.6%)

PHY-1001 : Congestion index: top1 = 90.62, top5 = 73.00, top10 = 64.65, top15 = 59.58.
PHY-3001 : End congestion estimation;  0.428309s wall, 0.437500s user + 0.046875s system = 0.484375s CPU (113.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 65323, tnet num: 15464, tinst num: 13248, tnode num: 77537, tedge num: 107854.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.108575s wall, 1.062500s user + 0.046875s system = 1.109375s CPU (100.1%)

RUN-1004 : used memory is 589 MB, reserved memory is 585 MB, peak memory is 649 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15464 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.738029s wall, 1.687500s user + 0.046875s system = 1.734375s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(181): len = 750123, overlap = 0
PHY-3002 : Step(182): len = 749841, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13676/15763.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 885176, over cnt = 3296(9%), over = 12329, worst = 26
PHY-1001 : End global iterations;  0.141525s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (154.6%)

PHY-1001 : Congestion index: top1 = 90.78, top5 = 73.14, top10 = 64.76, top15 = 59.63.
PHY-3001 : End congestion estimation;  0.373460s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (117.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15464 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.668925s wall, 0.625000s user + 0.046875s system = 0.671875s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000785605
PHY-3002 : Step(183): len = 749751, overlap = 78.75
PHY-3002 : Step(184): len = 749761, overlap = 77.9375
PHY-3001 : Final: Len = 749761, Over = 77.9375
PHY-3001 : End incremental placement;  3.593909s wall, 3.546875s user + 0.281250s system = 3.828125s CPU (106.5%)

OPT-1001 : Total overflow 403.12 peak overflow 5.78
OPT-1001 : End high-fanout net optimization;  5.810284s wall, 6.281250s user + 0.359375s system = 6.640625s CPU (114.3%)

OPT-1001 : Current memory(MB): used = 651, reserve = 640, peak = 665.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13650/15763.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 887088, over cnt = 3281(9%), over = 11834, worst = 26
PHY-1002 : len = 953440, over cnt = 2434(6%), over = 5974, worst = 19
PHY-1002 : len = 988760, over cnt = 1141(3%), over = 2549, worst = 19
PHY-1002 : len = 1.01302e+06, over cnt = 480(1%), over = 898, worst = 18
PHY-1002 : len = 1.02593e+06, over cnt = 17(0%), over = 25, worst = 5
PHY-1001 : End global iterations;  1.684109s wall, 2.265625s user + 0.078125s system = 2.343750s CPU (139.2%)

PHY-1001 : Congestion index: top1 = 70.52, top5 = 63.03, top10 = 58.33, top15 = 55.37.
OPT-1001 : End congestion update;  1.917166s wall, 2.500000s user + 0.078125s system = 2.578125s CPU (134.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15464 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.547626s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (99.9%)

OPT-0007 : Start: WNS -28525 TNS -313259 NUM_FEPS 11
OPT-6001 CRITICAL-WARNING: Abort timing optimization due to too bad WNS.
OPT-1001 : Current memory(MB): used = 651, reserve = 640, peak = 665.
OPT-1001 : End physical optimization;  9.623357s wall, 10.640625s user + 0.468750s system = 11.109375s CPU (115.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8493 LUT to BLE ...
SYN-4008 : Packed 8493 LUT and 1406 SEQ to BLE.
SYN-4003 : Packing 2146 remaining SEQ's ...
SYN-4005 : Packed 1897 SEQ with LUT/SLICE
SYN-4006 : 5248 single LUT's are left
SYN-4006 : 249 single SEQ's are left
SYN-4011 : Packing model "SDR_Pad" (AL_USER_NORMAL) with 8742/9955 primitive instances ...
PHY-3001 : End packing;  0.861838s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (99.7%)

PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 6065 instances
RUN-1001 : 2964 mslices, 2965 lslices, 79 pads, 14 brams, 29 dsps
RUN-1001 : There are total 14616 nets
RUN-1001 : 7642 nets have 2 pins
RUN-1001 : 5165 nets have [3 - 5] pins
RUN-1001 : 974 nets have [6 - 10] pins
RUN-1001 : 396 nets have [11 - 20] pins
RUN-1001 : 434 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 6063 instances, 5929 slices, 187 macros(1069 instances: 704 mslices 365 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : After packing: Len = 771621, Over = 193.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8404/14616.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 999056, over cnt = 2229(6%), over = 3456, worst = 7
PHY-1002 : len = 1.00611e+06, over cnt = 1348(3%), over = 1787, worst = 6
PHY-1002 : len = 1.02153e+06, over cnt = 384(1%), over = 453, worst = 4
PHY-1002 : len = 1.02628e+06, over cnt = 126(0%), over = 151, worst = 4
PHY-1002 : len = 1.03e+06, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End global iterations;  1.511588s wall, 2.156250s user + 0.140625s system = 2.296875s CPU (152.0%)

PHY-1001 : Congestion index: top1 = 71.44, top5 = 63.59, top10 = 58.63, top15 = 55.53.
PHY-3001 : End congestion estimation;  1.820065s wall, 2.453125s user + 0.140625s system = 2.593750s CPU (142.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 63417, tnet num: 14317, tinst num: 6063, tnode num: 73444, tedge num: 108483.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.271073s wall, 1.218750s user + 0.046875s system = 1.265625s CPU (99.6%)

RUN-1004 : used memory is 600 MB, reserved memory is 597 MB, peak memory is 665 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14317 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.914876s wall, 1.859375s user + 0.062500s system = 1.921875s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.87815e-05
PHY-3002 : Step(185): len = 754929, overlap = 194.25
PHY-3002 : Step(186): len = 743649, overlap = 208.75
PHY-3002 : Step(187): len = 736507, overlap = 219
PHY-3002 : Step(188): len = 730494, overlap = 231.75
PHY-3002 : Step(189): len = 725947, overlap = 235.25
PHY-3002 : Step(190): len = 722486, overlap = 239
PHY-3002 : Step(191): len = 719016, overlap = 242
PHY-3002 : Step(192): len = 716139, overlap = 247
PHY-3002 : Step(193): len = 713322, overlap = 246
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000137563
PHY-3002 : Step(194): len = 729042, overlap = 213.25
PHY-3002 : Step(195): len = 738298, overlap = 199.25
PHY-3002 : Step(196): len = 744874, overlap = 187.75
PHY-3002 : Step(197): len = 746888, overlap = 186.25
PHY-3002 : Step(198): len = 746589, overlap = 179.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000275126
PHY-3002 : Step(199): len = 760946, overlap = 163.5
PHY-3002 : Step(200): len = 769402, overlap = 158
PHY-3002 : Step(201): len = 781473, overlap = 144.75
PHY-3002 : Step(202): len = 785277, overlap = 140.5
PHY-3002 : Step(203): len = 785127, overlap = 137
PHY-3002 : Step(204): len = 784445, overlap = 138.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.811494s wall, 0.562500s user + 1.828125s system = 2.390625s CPU (294.6%)

PHY-3001 : Trial Legalized: Len = 840516
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 472/14616.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.00682e+06, over cnt = 3009(8%), over = 5659, worst = 11
PHY-1002 : len = 1.03392e+06, over cnt = 1935(5%), over = 2965, worst = 11
PHY-1002 : len = 1.05678e+06, over cnt = 881(2%), over = 1295, worst = 8
PHY-1002 : len = 1.07019e+06, over cnt = 292(0%), over = 451, worst = 5
PHY-1002 : len = 1.07959e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.106915s wall, 3.281250s user + 0.171875s system = 3.453125s CPU (163.9%)

PHY-1001 : Congestion index: top1 = 70.28, top5 = 63.28, top10 = 59.16, top15 = 56.40.
PHY-3001 : End congestion estimation;  2.430184s wall, 3.593750s user + 0.187500s system = 3.781250s CPU (155.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14317 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.707324s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000184213
PHY-3002 : Step(205): len = 808707, overlap = 54.25
PHY-3002 : Step(206): len = 796765, overlap = 71.25
PHY-3002 : Step(207): len = 788390, overlap = 94.5
PHY-3002 : Step(208): len = 782752, overlap = 112.5
PHY-3002 : Step(209): len = 779185, overlap = 130.75
PHY-3002 : Step(210): len = 777401, overlap = 133.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000368425
PHY-3002 : Step(211): len = 788508, overlap = 116.75
PHY-3002 : Step(212): len = 793484, overlap = 110.75
PHY-3002 : Step(213): len = 799194, overlap = 106.25
PHY-3002 : Step(214): len = 804650, overlap = 100.75
PHY-3002 : Step(215): len = 805860, overlap = 96.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018495s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.5%)

PHY-3001 : Legalized: Len = 823904, Over = 0
PHY-3001 : Spreading special nets. 39 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.048336s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.0%)

PHY-3001 : 65 instances has been re-located, deltaX = 25, deltaY = 32, maxDist = 2.
PHY-3001 : Final: Len = 824650, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 63417, tnet num: 14317, tinst num: 6063, tnode num: 73444, tedge num: 108483.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.449143s wall, 1.375000s user + 0.046875s system = 1.421875s CPU (98.1%)

RUN-1004 : used memory is 648 MB, reserved memory is 642 MB, peak memory is 688 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4442/14616.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.01689e+06, over cnt = 2770(7%), over = 4571, worst = 7
PHY-1002 : len = 1.03699e+06, over cnt = 1545(4%), over = 2012, worst = 5
PHY-1002 : len = 1.05401e+06, over cnt = 544(1%), over = 664, worst = 5
PHY-1002 : len = 1.0629e+06, over cnt = 105(0%), over = 129, worst = 4
PHY-1002 : len = 1.066e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.967855s wall, 2.812500s user + 0.296875s system = 3.109375s CPU (158.0%)

PHY-1001 : Congestion index: top1 = 68.60, top5 = 61.88, top10 = 57.78, top15 = 54.97.
PHY-1001 : End incremental global routing;  2.248592s wall, 3.078125s user + 0.296875s system = 3.375000s CPU (150.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14317 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.626613s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (99.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.240720s wall, 4.031250s user + 0.328125s system = 4.359375s CPU (134.5%)

OPT-1001 : Current memory(MB): used = 673, reserve = 668, peak = 688.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13319/14616.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.066e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.120263s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (90.9%)

PHY-1001 : Congestion index: top1 = 68.60, top5 = 61.88, top10 = 57.78, top15 = 54.97.
OPT-1001 : End congestion update;  0.404234s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (100.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14317 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.555270s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (95.7%)

OPT-0007 : Start: WNS -25772 TNS -282176 NUM_FEPS 11
OPT-1001 : End path based optimization;  0.961286s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (99.2%)

OPT-1001 : Current memory(MB): used = 685, reserve = 677, peak = 688.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14317 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.548431s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (96.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13319/14616.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.066e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.123784s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (88.4%)

PHY-1001 : Congestion index: top1 = 68.60, top5 = 61.88, top10 = 57.78, top15 = 54.97.
PHY-1001 : End incremental global routing;  0.413369s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (98.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14317 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.679937s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (101.1%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13319/14616.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.066e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.122836s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.8%)

PHY-1001 : Congestion index: top1 = 68.60, top5 = 61.88, top10 = 57.78, top15 = 54.97.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14317 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.559154s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (100.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -25772 TNS -282176 NUM_FEPS 11
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 68.172414
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -25772ps with too many logic level 62 
RUN-1001 :       #2 path slack -25757ps with too many logic level 62 
RUN-1001 :       #3 path slack -25722ps with too many logic level 62 
RUN-1001 :       #4 path slack -25722ps with too many logic level 62 
RUN-1001 :       #5 path slack -25707ps with too many logic level 62 
RUN-1001 :       #6 path slack -25707ps with too many logic level 62 
RUN-1001 :       #7 path slack -25672ps with too many logic level 62 
RUN-1001 :       #8 path slack -25672ps with too many logic level 62 
RUN-1001 :       #9 path slack -25672ps with too many logic level 62 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   0 HFN exist on timing critical paths out of 14616 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 14616 nets
OPT-1001 : End physical optimization;  8.582696s wall, 9.421875s user + 0.468750s system = 9.890625s CPU (115.2%)

RUN-1003 : finish command "place" in  38.182600s wall, 63.343750s user + 10.390625s system = 73.734375s CPU (193.1%)

RUN-1004 : used memory is 674 MB, reserved memory is 667 MB, peak memory is 688 MB
RUN-1002 : start command "export_db SDRV4_0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_place.db" in  1.727365s wall, 2.890625s user + 0.093750s system = 2.984375s CPU (172.8%)

RUN-1004 : used memory is 674 MB, reserved memory is 668 MB, peak memory is 715 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route effort high"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |    high    |      medium      |   *    
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 6065 instances
RUN-1001 : 2964 mslices, 2965 lslices, 79 pads, 14 brams, 29 dsps
RUN-1001 : There are total 14616 nets
RUN-1001 : 7642 nets have 2 pins
RUN-1001 : 5165 nets have [3 - 5] pins
RUN-1001 : 974 nets have [6 - 10] pins
RUN-1001 : 396 nets have [11 - 20] pins
RUN-1001 : 434 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 63417, tnet num: 14317, tinst num: 6063, tnode num: 73444, tedge num: 108483.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.288123s wall, 1.203125s user + 0.062500s system = 1.265625s CPU (98.3%)

RUN-1004 : used memory is 661 MB, reserved memory is 654 MB, peak memory is 715 MB
PHY-1001 : 2964 mslices, 2965 lslices, 79 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14317 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 982144, over cnt = 2967(8%), over = 5499, worst = 10
PHY-1002 : len = 1.00662e+06, over cnt = 1951(5%), over = 3049, worst = 10
PHY-1002 : len = 1.02545e+06, over cnt = 1014(2%), over = 1531, worst = 8
PHY-1002 : len = 1.0503e+06, over cnt = 30(0%), over = 43, worst = 5
PHY-1002 : len = 1.05148e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.076072s wall, 3.234375s user + 0.109375s system = 3.343750s CPU (161.1%)

PHY-1001 : Congestion index: top1 = 66.44, top5 = 61.12, top10 = 57.15, top15 = 54.38.
PHY-1001 : End global routing;  2.369556s wall, 3.484375s user + 0.125000s system = 3.609375s CPU (152.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 692, reserve = 683, peak = 715.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_10 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : Current memory(MB): used = 956, reserve = 951, peak = 956.
PHY-1001 : End build detailed router design. 4.793045s wall, 4.500000s user + 0.281250s system = 4.781250s CPU (99.8%)

PHY-1001 : Detail Route in high effort ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 143536, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 6.725708s wall, 6.609375s user + 0.109375s system = 6.718750s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 989, reserve = 986, peak = 989.
PHY-1001 : End phase 1; 6.734047s wall, 6.625000s user + 0.109375s system = 6.734375s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Patch 7530 net; 24.695628s wall, 24.000000s user + 0.671875s system = 24.671875s CPU (99.9%)

PHY-1022 : len = 1.98176e+06, over cnt = 718(0%), over = 720, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 1002, reserve = 997, peak = 1002.
PHY-1001 : End initial routed; 69.640000s wall, 89.437500s user + 1.453125s system = 90.890625s CPU (130.5%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 3395/13415(25%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -42.633  |  -1344.782  |  606  
RUN-1001 :   Hold   |  -3.203   |   -18.375   |   6   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 2.803705s wall, 2.625000s user + 0.093750s system = 2.718750s CPU (97.0%)

PHY-1001 : Current memory(MB): used = 1012, reserve = 1008, peak = 1012.
PHY-1001 : End phase 2; 72.443776s wall, 92.062500s user + 1.546875s system = 93.609375s CPU (129.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
TMR-6004 CRITICAL-WARNING: Update detail net delay: Net u_logic/Shopw6_dup_3 (642) is not fully routed (2), use basic model instead.
PHY-1001 : Processed 1489 nets with SWNS -40.095ns STNS -1246.830ns FEP 598.
PHY-1001 : End OPT Iter 1; 0.855670s wall, 4.828125s user + 0.078125s system = 4.906250s CPU (573.4%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 1077 nets with SWNS -39.072ns STNS -702.896ns FEP 334.
PHY-1001 : End OPT Iter 2; 2.220963s wall, 5.937500s user + 0.078125s system = 6.015625s CPU (270.9%)

PHY-1001 : ===== OPT Iter 3 =====
PHY-1001 : Processed 62 pins with SWNS -37.825ns STNS -689.209ns FEP 334.
PHY-1001 : End OPT Iter 3; 0.396032s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (98.6%)

PHY-1022 : len = 2.00735e+06, over cnt = 3530(0%), over = 3560, worst = 2, crit = 0
PHY-1001 : End optimize timing; 3.709146s wall, 11.375000s user + 0.171875s system = 11.546875s CPU (311.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.9668e+06, over cnt = 347(0%), over = 354, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 16.101131s wall, 18.343750s user + 0.328125s system = 18.671875s CPU (116.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.96607e+06, over cnt = 79(0%), over = 81, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 6.999482s wall, 6.968750s user + 0.046875s system = 7.015625s CPU (100.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.96705e+06, over cnt = 45(0%), over = 46, worst = 2, crit = 0
PHY-1001 : End DR Iter 3; 12.879240s wall, 12.703125s user + 0.140625s system = 12.843750s CPU (99.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.9672e+06, over cnt = 42(0%), over = 43, worst = 2, crit = 0
PHY-1001 : End DR Iter 4; 18.175431s wall, 17.828125s user + 0.312500s system = 18.140625s CPU (99.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.96746e+06, over cnt = 39(0%), over = 40, worst = 2, crit = 0
PHY-1001 : End DR Iter 5; 19.713349s wall, 19.328125s user + 0.250000s system = 19.578125s CPU (99.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.96748e+06, over cnt = 36(0%), over = 38, worst = 2, crit = 0
PHY-1001 : End DR Iter 6; 22.121623s wall, 21.359375s user + 0.734375s system = 22.093750s CPU (99.9%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.96719e+06, over cnt = 35(0%), over = 36, worst = 2, crit = 0
PHY-1001 : End DR Iter 7; 25.658028s wall, 25.187500s user + 0.390625s system = 25.578125s CPU (99.7%)

PHY-1001 : Switch mode......
PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.96746e+06, over cnt = 34(0%), over = 34, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.268579s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (104.7%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.96672e+06, over cnt = 30(0%), over = 30, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.353418s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (110.5%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.96722e+06, over cnt = 25(0%), over = 25, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.480280s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (100.9%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 1.9673e+06, over cnt = 22(0%), over = 22, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.752454s wall, 0.750000s user + 0.031250s system = 0.781250s CPU (103.8%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 1.96728e+06, over cnt = 20(0%), over = 20, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 2.111336s wall, 2.078125s user + 0.046875s system = 2.125000s CPU (100.6%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 1.96734e+06, over cnt = 22(0%), over = 22, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.260841s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (95.8%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 1.96744e+06, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 0.391560s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (115.7%)

PHY-1001 : ==== DR Iter 15 ====
PHY-1022 : len = 1.96766e+06, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 0.376769s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (124.4%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 1.96815e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.609931s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (99.9%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 1.96774e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 1.290276s wall, 1.234375s user + 0.046875s system = 1.281250s CPU (99.3%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 1.96778e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 1.156026s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (100.0%)

PHY-1001 : ===== DR Iter 19 =====
PHY-1022 : len = 1.96778e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 19; 0.207630s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (97.8%)

PHY-1001 : ==== DR Iter 20 ====
PHY-1022 : len = 1.96786e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 20; 0.227156s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (110.1%)

PHY-1001 : ==== DR Iter 21 ====
PHY-1022 : len = 1.96815e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 21; 0.203872s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (115.0%)

PHY-1001 : ==== DR Iter 22 ====
PHY-1022 : len = 1.96846e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 22; 0.170783s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.6%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 3104/13415(23%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -38.481  |  -892.344  |  494  
RUN-1001 :   Hold   |  -3.203   |  -18.375   |   6   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.628668s wall, 2.562500s user + 0.062500s system = 2.625000s CPU (99.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 1297 feed throughs used by 811 nets
PHY-1001 : End commit to database; 1.975621s wall, 1.828125s user + 0.140625s system = 1.968750s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 1098, reserve = 1097, peak = 1098.
PHY-1001 : End phase 3; 139.098613s wall, 146.640625s user + 2.828125s system = 149.468750s CPU (107.5%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 57 pins with SWNS -37.695ns STNS -883.698ns FEP 494.
PHY-1001 : End OPT Iter 1; 0.494009s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (98.0%)

PHY-1022 : len = 1.9685e+06, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.705370s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (101.9%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-37.695ns, -883.698ns, 494}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.96839e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.150150s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.7%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 3104/13415(23%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -38.342  |  -890.815  |  494  
RUN-1001 :   Hold   |  -3.203   |  -18.375   |   6   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.779238s wall, 2.718750s user + 0.046875s system = 2.765625s CPU (99.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 1299 feed throughs used by 813 nets
PHY-1001 : End commit to database; 2.035083s wall, 1.875000s user + 0.156250s system = 2.031250s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 1106, reserve = 1105, peak = 1106.
PHY-1001 : End phase 4; 5.722099s wall, 5.515625s user + 0.203125s system = 5.718750s CPU (99.9%)

PHY-1003 : Routed, final wirelength = 1.96839e+06
PHY-1001 : Current memory(MB): used = 1107, reserve = 1107, peak = 1107.
PHY-1001 : End export database. 0.058090s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (80.7%)

PHY-1001 : End detail routing;  229.273018s wall, 255.796875s user + 4.984375s system = 260.781250s CPU (113.7%)

RUN-1003 : finish command "route" in  233.789311s wall, 261.343750s user + 5.171875s system = 266.515625s CPU (114.0%)

RUN-1004 : used memory is 1042 MB, reserved memory is 1040 MB, peak memory is 1107 MB
RUN-1002 : start command "report_area -io_info -file SDRV4_0_phy.area"
RUN-1001 : standard
***Report Model: SDR_Pad Device: EG4S20BG256***

IO Statistics
#IO                        79
  #input                   19
  #output                  57
  #inout                    3

Utilization Statistics
#lut                    11335   out of  19600   57.83%
#reg                     3741   out of  19600   19.09%
#le                     11584
  #lut only              7843   out of  11584   67.71%
  #reg only               249   out of  11584    2.15%
  #lut&reg               3492   out of  11584   30.15%
#dsp                       29   out of     29  100.00%
#bram                       6   out of     64    9.38%
  #bram9k                   4
  #fifo9k                   2
#bram32k                    8   out of     16   50.00%
#adc                        1   out of      1  100.00%
#pad                       79   out of    186   42.47%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                   Type               DriverType         Driver                                                    Fanout
#1        u_logic/SCLK                               GCLK               pll                PLL/pll_inst.clkc3                                        2316
#2        differentiator/filter/CLK                  GCLK               mslice             differentiator/filter_clk_r_reg_syn_10.q0                 284
#3        SWCLK_dup_1                                GCLK               io                 SWCLK_syn_2.di                                            80
#4        rgmii_rxc_dup_1                            GCLK               io                 rgmii_rxc_syn_2.di                                        70
#5        differentiator/clk                         GCLK               pll                PLL/pll_inst.clkc1                                        16
#6        APB_Keyboard/KeyToCol/rowcnt[1]            GCLK               lslice             APB_Keyboard/KeyToCol/reg7_syn_13.q0                      15
#7        APB_Keyboard/KeyToCol/sa_clk               GCLK               lslice             APB_Keyboard/KeyToCol/sa_clk_reg_syn_9.q1                 9
#8        u_spi_master/u_spictrl/u_clkgen/spi_clk    GCLK               lslice             u_spi_master/u_spictrl/u_clkgen/spi_clk_reg_syn_177.q0    4
#9        i2c/DUT_FIFO_TX/w_counter_n                GCLK               lslice             i2c/DUT_FIFO_TX/reg0_syn_83.f1                            2
#10       APBTube/ClkDiv/div_clk                     GCLK               mslice             APBTube/ClkDiv/div_clk_reg_syn_9.q0                       1
#11       clk_in_dup_1                               GeneralRouting     io                 clk_in_syn_2.di                                           1
#12       PLL/clk0_buf                               GCLK               pll                PLL/pll_inst.clkc0                                        0
#13       QN8027_clk_dup_1                           GCLK               pll                PLL/pll_inst.clkc2                                        0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     BGM_sw         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD           INPUT        F13        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
     clk_in         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      engg          INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
     mic_in         INPUT        P11        LVCMOS33          N/A          PULLUP      NONE    
   out_switch       INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
   pwm_start        INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   rgmii_rxc        INPUT         K6        LVCMOS33          N/A          PULLUP      NONE    
       A           OUTPUT         A4        LVCMOS33           8            NONE       NONE    
    Audio_Lo       OUTPUT         P8        LVCMOS33           8            NONE       NONE    
       B           OUTPUT         A6        LVCMOS33           8            NONE       NONE    
       C           OUTPUT         B8        LVCMOS33           8            NONE       NONE    
       D           OUTPUT         E8        LVCMOS33           8            NONE       NONE    
     DIG[3]        OUTPUT         A3        LVCMOS33           8            NONE       NONE    
     DIG[2]        OUTPUT         A5        LVCMOS33           8            NONE       NONE    
     DIG[1]        OUTPUT         B6        LVCMOS33           8            NONE       NONE    
     DIG[0]        OUTPUT         C9        LVCMOS33           8            NONE       NONE    
       DP          OUTPUT         C8        LVCMOS33           8            NONE       NONE    
       E           OUTPUT         A7        LVCMOS33           8            NONE       NONE    
       F           OUTPUT         B5        LVCMOS33           8            NONE       NONE    
       G           OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   LCD_BL_CTR      OUTPUT         F5        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT         C7        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT         E3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT         C3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT         B1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT         A2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT         B2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT         F6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT         B3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT         D5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT         C4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT         E6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT         C5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT         C6        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT         E7        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT         D8        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT         D6        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT         F7        LVCMOS33           8            NONE       NONE    
   MSI001_clk      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
    PWM_out        OUTPUT        H11        LVCMOS33           8            NONE       NONE    
   QN8027_clk      OUTPUT        T15        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT         M9        LVCMOS33           8            NONE       NONE    
    SPI_CS_0       OUTPUT         P9        LVCMOS33           8            NONE       NONE    
   SPI_SDO_0       OUTPUT         N9        LVCMOS33           8            NONE       NONE    
      TXD          OUTPUT        F15        LVCMOS33           8            NONE       NONE    
  empty_flag1      OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  empty_flag2      OUTPUT        B16        LVCMOS33           8            NONE       NONE    
   full_flag1      OUTPUT        B15        LVCMOS33           8            NONE       NONE    
   full_flag2      OUTPUT        C15        LVCMOS33           8            NONE       NONE    
  rgmii_td[3]      OUTPUT         G5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[2]      OUTPUT         H4        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[1]      OUTPUT         G6        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[0]      OUTPUT         H5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_tx_ctl     OUTPUT         G3        LVCMOS33           8            NONE      ODDRX1   
   rgmii_txc       OUTPUT         H3        LVCMOS33           8            NONE      ODDRX1   
     row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
  speaker_out      OUTPUT         N8        LVCMOS33           8            NONE       NONE    
      SCL           INOUT         P7        LVCMOS33           8           PULLUP      NONE    
      SDA           INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                                |Module                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                                     |SDR_Pad                         |11584  |10347   |988     |3747    |14      |29      |
|  ADC                                   |ADC                             |0      |0       |0       |0       |0       |0       |
|  AHB_FIFO_Interface                    |AHB_FIFO_Interface              |8      |8       |0       |2       |0       |0       |
|  APBTube                               |APBTube                         |90     |78      |10      |61      |0       |0       |
|    ClkDiv                              |ClkDiv                          |29     |19      |10      |9       |0       |0       |
|    DigSel                              |DigSel                          |2      |2       |0       |2       |0       |0       |
|    SSeg                                |SSeg                            |10     |10      |0       |2       |0       |0       |
|  APB_Keyboard                          |APB_Keyboard                    |114    |97      |15      |69      |0       |0       |
|    KeyToCol                            |KeyToCol                        |94     |77      |15      |51      |0       |0       |
|  Buzzer                                |Buzzer                          |636    |569     |44      |312     |0       |0       |
|    APB_BDMAC                           |APB_BDMAC                       |88     |82      |0       |64      |0       |0       |
|    AddrCnt_BGM                         |AddrCnt                         |61     |53      |8       |32      |0       |0       |
|    AddrCnt_Sound                       |AddrCnt                         |66     |58      |8       |30      |0       |0       |
|    BDMA_BGM                            |BDMA                            |34     |34      |0       |32      |0       |0       |
|    BDMA_Sound                          |BDMA                            |34     |34      |0       |30      |0       |0       |
|    BeatCnt_BGM                         |BeatCnt                         |57     |49      |8       |23      |0       |0       |
|    BeatCnt_Sound                       |BeatCnt                         |62     |47      |8       |31      |0       |0       |
|    BuzzerCtr_BGM                       |BuzzerCtr                       |8      |8       |0       |0       |0       |0       |
|    BuzzerCtr_Sound                     |BuzzerCtr                       |8      |8       |0       |3       |0       |0       |
|    TunePWM_BGM                         |TunePWM                         |103    |97      |6       |28      |0       |0       |
|    TunePWM_Sound                       |TunePWM                         |99     |93      |6       |24      |0       |0       |
|  Interface_9341                        |Interface_9341                  |9      |9       |0       |4       |0       |0       |
|  Interface_9341_FIFO                   |FIFO_synq                       |134    |128     |6       |32      |0       |0       |
|  PLL                                   |PLL                             |0      |0       |0       |0       |0       |0       |
|  PTFIFO                                |FIFO_synq                       |116    |108     |8       |13      |0       |0       |
|  Printer                               |Printer                         |350    |323     |26      |141     |0       |0       |
|    LCD_ini                             |LCD_ini                         |74     |64      |9       |21      |0       |0       |
|      Block_ROM_init_data               |Block_ROM_init_data             |32     |32      |0       |0       |0       |0       |
|      Block_ROM_init_sign               |Block_ROM_init_sign             |4      |4       |0       |0       |0       |0       |
|    Printer_ctr                         |Printer_ctr                     |74     |74      |0       |40      |0       |0       |
|  RAMCODE_Interface                     |AHBlite_Block_RAM               |76     |76      |0       |26      |0       |0       |
|  RAMDATA_Interface                     |AHBlite_Block_RAM               |38     |38      |0       |18      |0       |0       |
|  RAM_CODE                              |Block_RAM                       |4      |4       |0       |0       |8       |0       |
|  RAM_DATA                              |Block_RAM                       |4      |4       |0       |1       |4       |0       |
|  RSSI_reader                           |RSSI_reader                     |21     |17      |4       |9       |0       |0       |
|  RealTankSoCBusMtx                     |RealTankSoCBusMtx               |166    |166     |0       |81      |0       |0       |
|    u_RealTankSoCBusIn_0                |RealTankSoCBusIn                |20     |20      |0       |9       |0       |0       |
|    u_RealTankSoCBusIn_1                |RealTankSoCBusIn                |14     |14      |0       |13      |0       |0       |
|    u_RealTankSoCBusIn_2                |RealTankSoCBusIn                |14     |14      |0       |13      |0       |0       |
|    u_RealTankSoCBusIn_3                |RealTankSoCBusIn                |14     |14      |0       |14      |0       |0       |
|    u_realtanksocbusdecs0               |RealTankSoCBusDecS0             |6      |6       |0       |1       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |4      |4       |0       |1       |0       |0       |
|    u_realtanksocbusoutm0_0             |RealTankSoCBusOutM0             |64     |64      |0       |26      |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM0             |62     |62      |0       |24      |0       |0       |
|    u_realtanksocbusoutm1_1             |RealTankSoCBusOutM1             |2      |2       |0       |0       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM1             |2      |2       |0       |0       |0       |0       |
|    u_realtanksocbusoutm2_2             |RealTankSoCBusOutM2             |20     |20      |0       |4       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM2             |18     |18      |0       |3       |0       |0       |
|    u_realtanksocbusoutm3_3             |RealTankSoCBusOutM3             |12     |12      |0       |1       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM3             |12     |12      |0       |1       |0       |0       |
|  SNR_reader                            |SNR_reader                      |97     |75      |22      |13      |0       |0       |
|  Timer                                 |Timer                           |39     |28      |10      |23      |0       |0       |
|  UART                                  |cmsdk_apb_uart                  |182    |170     |12      |105     |0       |0       |
|  ahb_to_apb                            |cmsdk_ahb_to_apb                |78     |78      |0       |15      |0       |0       |
|  differentiator                        |differentiator                  |1282   |588     |487     |473     |0       |26      |
|    filter                              |filter                          |1117   |495     |415     |456     |0       |24      |
|  ethernet                              |ethernet                        |247    |227     |20      |68      |2       |0       |
|    Ethernet_TX_Inst                    |Ethernet_TX                     |241    |221     |20      |63      |0       |0       |
|    Gmii_to_Rgmii                       |Gmii_to_Rgmii                   |6      |6       |0       |5       |0       |0       |
|    fifo1                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|    fifo2                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|  i2c                                   |i2c                             |445    |349     |92      |96      |0       |0       |
|    DUT_APB                             |apb                             |21     |17      |0       |19      |0       |0       |
|    DUT_FIFO_TX                         |i2c_fifo                        |62     |62      |0       |19      |0       |0       |
|    DUT_I2C_INTERNAL_RX_TX              |module_i2c                      |362    |270     |92      |58      |0       |0       |
|  pwm_dac                               |pwm                             |478    |346     |132     |52      |0       |0       |
|  u_RSSI_APB                            |RSSI_APB_interface              |2      |2       |0       |1       |0       |0       |
|  u_logic                               |cortexm0ds_logic                |5947   |5888    |59      |1559    |0       |3       |
|  u_spi_master                          |apb_spi_master                  |990    |945     |41      |550     |0       |0       |
|    u_axiregs                           |spi_master_apb_if               |111    |111     |0       |106     |0       |0       |
|    u_rxfifo                            |spi_master_fifo                 |18     |18      |0       |5       |0       |0       |
|    u_spictrl                           |spi_master_controller           |592    |551     |41      |214     |0       |0       |
|      u_clkgen                          |spi_master_clkgen               |70     |65      |5       |23      |0       |0       |
|      u_rxreg                           |spi_master_rx                   |69     |51      |18      |32      |0       |0       |
|      u_txreg                           |spi_master_tx                   |433    |415     |18      |152     |0       |0       |
|    u_txfifo                            |spi_master_fifo                 |269    |265     |0       |225     |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7565  
    #2          2       3049  
    #3          3       1328  
    #4          4       785   
    #5        5-10      1035  
    #6        11-50     740   
    #7       51-100      24   
    #8       101-500     1    
  Average     3.22            

RUN-1002 : start command "export_db SDRV4_0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_pr.db" in  2.571463s wall, 4.390625s user + 0.140625s system = 4.531250s CPU (176.2%)

RUN-1004 : used memory is 1044 MB, reserved memory is 1042 MB, peak memory is 1107 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 63417, tnet num: 14317, tinst num: 6063, tnode num: 73444, tedge num: 108483.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.376974s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (97.6%)

RUN-1004 : used memory is 1047 MB, reserved memory is 1045 MB, peak memory is 1107 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14317 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 13 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
	APBTube/ClkDiv/div_clk_syn_6
	APB_Keyboard/KeyToCol/rowcnt[1]_syn_10
	APB_Keyboard/KeyToCol/sa_clk_syn_6
	CW_clk
	QN8027_clk_dup_1
	SWCLK_syn_4
	clk_in_dup_1
	i2c/DUT_FIFO_TX/w_counter_n_syn_2
	u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SDRV4_0_phy.timing, timing summary in SDRV4_0_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing" in  1.037304s wall, 1.000000s user + 0.031250s system = 1.031250s CPU (99.4%)

RUN-1004 : used memory is 1051 MB, reserved memory is 1049 MB, peak memory is 1107 MB
RUN-1002 : start command "export_bid SDRV4_0_inst.bid"
RUN-1002 : start command "bitgen -bit SDRV4_0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 6063
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 14616, pip num: 160576
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 1299
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3183 valid insts, and 440059 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100011010000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file SDRV4_0.bit.
RUN-1003 : finish command "bitgen -bit SDRV4_0.bit" in  11.749100s wall, 147.734375s user + 2.875000s system = 150.609375s CPU (1281.9%)

RUN-1004 : used memory is 1128 MB, reserved memory is 1135 MB, peak memory is 1313 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20220702_131742.log"
