1	Q	_	_	NN	_	_	_	_	_
2	:	_	_	:	_	_	_	_	_
3	How	_	_	WRB	_	_	_	_	_
4	should	_	_	MD	_	_	_	_	_
5	C++	_	_	NNP	_	_	_	_	_
6	support	_	_	VB	_	_	_	_	_
7	persistent	_	_	JJ	_	_	_	_	_
8	memory	_	_	NN	_	_	_	_	_
9	?	_	_	.	_	_	_	_	_


1	Optane	_	_	NNP	_	_	_	_	_
2	DDR4	_	_	NNP	_	_	_	_	_


1	DIMMs	_	_	NNS	_	_	_	_	_
2	have	_	_	VBP	_	_	_	_	_
3	been	_	_	VBN	_	_	_	_	_
4	announced	_	_	VBN	_	_	_	_	_
5	(	_	_	-LRB-	_	_	_	_	_
6	https://www.anandtech.com/show/12828/intel-launches-optane-dimms-up-to-512gb-apache-pass-is-here	_	_	NNP	_	_	_	_	_
7	)	_	_	-RRB-	_	_	_	_	_
8	.	_	_	.	_	_	_	_	_


1	These	_	_	DT	_	_	_	_	_
2	fit	_	_	VBP	_	_	_	_	_
3	into	_	_	IN	_	_	_	_	_
4	your	_	_	PRP$	_	_	_	_	_
5	RAM	_	_	NN	_	_	_	_	_
6	slots	_	_	NNS	_	_	_	_	_
7	,	_	_	,	_	_	_	_	_
8	and	_	_	CC	_	_	_	_	_
9	on	_	_	IN	_	_	_	_	_
10	supporting	_	_	VBG	_	_	_	_	_
11	motherboards	_	_	NNS	_	_	_	_	_
12	(	_	_	-LRB-	_	_	_	_	_
13	i.	_	_	FW	_	_	_	_	_
14	e.	_	_	FW	_	_	_	_	_
15	none	_	_	NN	_	_	_	_	_
16	of	_	_	IN	_	_	_	_	_
17	the	_	_	DT	_	_	_	_	_
18	current	_	_	JJ	_	_	_	_	_
19	ones	_	_	NNS	_	_	_	_	_
20	)	_	_	-RRB-	_	_	_	_	_
21	,	_	_	,	_	_	_	_	_
22	they	_	_	PRP	_	_	_	_	_
23	can	_	_	MD	_	_	_	_	_
24	be	_	_	VB	_	_	_	_	_
25	configured	_	_	VBN	_	_	_	_	_
26	in	_	_	IN	_	_	_	_	_
27	the	_	_	DT	_	_	_	_	_
28	BIOS	_	_	NNP	_	_	_	_	_
29	to	_	_	TO	_	_	_	_	_
30	appear	_	_	VB	_	_	_	_	_
31	either	_	_	CC	_	_	_	_	_
32	as	_	_	IN	_	_	_	_	_
33	a	_	_	DT	_	_	_	_	_
34	hard	_	_	JJ	_	_	_	_	_
35	drive	_	_	NN	_	_	_	_	_
36	,	_	_	,	_	_	_	_	_
37	or	_	_	CC	_	_	_	_	_
38	as	_	_	IN	_	_	_	_	_
39	RAM	_	_	NNP	_	_	_	_	_
40	,	_	_	,	_	_	_	_	_
41	to	_	_	TO	_	_	_	_	_
42	your	_	_	PRP$	_	_	_	_	_
43	system	_	_	NN	_	_	_	_	_
44	.	_	_	.	_	_	_	_	_


1	Next	_	_	JJ	_	_	_	_	_
2	year	_	_	NN	_	_	_	_	_
3	's	_	_	POS	_	_	_	_	_
4	motherboards	_	_	NNS	_	_	_	_	_
5	which	_	_	WDT	_	_	_	_	_
6	support	_	_	VBP	_	_	_	_	_
7	PRAM	_	_	NN	_	_	_	_	_
8	DIMMs	_	_	NNS	_	_	_	_	_
9	should	_	_	MD	_	_	_	_	_
10	have	_	_	VB	_	_	_	_	_
11	sufficient	_	_	JJ	_	_	_	_	_
12	slots	_	_	NNS	_	_	_	_	_
13	for	_	_	IN	_	_	_	_	_
14	fitting	_	_	VBG	_	_	_	_	_
15	up	_	_	RP	_	_	_	_	_
16	to	_	_	TO	_	_	_	_	_
17	64Tb	_	_	NN	_	_	_	_	_
18	(	_	_	-LRB-	_	_	_	_	_
19	yes	_	_	UH	_	_	_	_	_
20	,	_	_	,	_	_	_	_	_
21	terabytes	_	_	NNS	_	_	_	_	_
22	)	_	_	-RRB-	_	_	_	_	_
23	of	_	_	IN	_	_	_	_	_
24	DIMMs	_	_	NNS	_	_	_	_	_
25	,	_	_	,	_	_	_	_	_
26	though	_	_	IN	_	_	_	_	_
27	these	_	_	DT	_	_	_	_	_
28	will	_	_	MD	_	_	_	_	_
29	probably	_	_	RB	_	_	_	_	_
30	be	_	_	VB	_	_	_	_	_
31	server	_	_	NN	_	_	_	_	_
32	motherboards	_	_	NNS	_	_	_	_	_
33	.	_	_	.	_	_	_	_	_


1	Despite	_	_	IN	_	_	_	_	_
2	some	_	_	DT	_	_	_	_	_
3	of	_	_	IN	_	_	_	_	_
4	the	_	_	DT	_	_	_	_	_
5	misinformation	_	_	NN	_	_	_	_	_
6	currently	_	_	RB	_	_	_	_	_
7	going	_	_	VBG	_	_	_	_	_
8	around	_	_	RP	_	_	_	_	_
9	,	_	_	,	_	_	_	_	_
10	Optane	_	_	NNP	_	_	_	_	_
11	DIMMs	_	_	NNP	_	_	_	_	_
12	have	_	_	VBP	_	_	_	_	_
13	a	_	_	DT	_	_	_	_	_
14	similar	_	_	JJ	_	_	_	_	_
15	read	_	_	NN	_	_	_	_	_
16	latency	_	_	NN	_	_	_	_	_
17	to	_	_	TO	_	_	_	_	_
18	normal	_	_	JJ	_	_	_	_	_
19	DDR4	_	_	NNP	_	_	_	_	_
20	RAM	_	_	NN	_	_	_	_	_
21	,	_	_	,	_	_	_	_	_
22	but	_	_	CC	_	_	_	_	_
23	about	_	_	RB	_	_	_	_	_
24	double	_	_	JJ	_	_	_	_	_
25	the	_	_	DT	_	_	_	_	_
26	write	_	_	NN	_	_	_	_	_
27	latency	_	_	NN	_	_	_	_	_
28	.	_	_	.	_	_	_	_	_


1	Bandwidth	_	_	NN	_	_	_	_	_
2	is	_	_	VBZ	_	_	_	_	_
3	similar	_	_	JJ	_	_	_	_	_
4	to	_	_	TO	_	_	_	_	_
5	DDR4	_	_	NNP	_	_	_	_	_
6	RAM	_	_	NNP	_	_	_	_	_
7	i.e.	_	_	FW	_	_	_	_	_
8	lots	_	_	NNS	_	_	_	_	_
9	.	_	_	.	_	_	_	_	_


1	Unlike	_	_	IN	_	_	_	_	_
2	DRAM	_	_	NNP	_	_	_	_	_
3	,	_	_	,	_	_	_	_	_
4	PRAM	_	_	NNP	_	_	_	_	_
5	does	_	_	VBZ	_	_	_	_	_
6	not	_	_	RB	_	_	_	_	_
7	require	_	_	VB	_	_	_	_	_
8	constant	_	_	JJ	_	_	_	_	_
9	DRAM	_	_	NN	_	_	_	_	_
10	refreshes	_	_	NNS	_	_	_	_	_
11	,	_	_	,	_	_	_	_	_
12	and	_	_	CC	_	_	_	_	_
13	thus	_	_	RB	_	_	_	_	_
14	is	_	_	VBZ	_	_	_	_	_
15	especially	_	_	RB	_	_	_	_	_
16	attractive	_	_	JJ	_	_	_	_	_
17	to	_	_	TO	_	_	_	_	_
18	power	_	_	NN	_	_	_	_	_
19	conserving	_	_	VBG	_	_	_	_	_
20	devices	_	_	NNS	_	_	_	_	_
21	such	_	_	JJ	_	_	_	_	_
22	as	_	_	IN	_	_	_	_	_
23	laptops	_	_	NNS	_	_	_	_	_
24	and	_	_	CC	_	_	_	_	_
25	mobile	_	_	JJ	_	_	_	_	_
26	phones	_	_	NNS	_	_	_	_	_
27	.	_	_	.	_	_	_	_	_


1	The	_	_	DT	_	_	_	_	_
2	dollars	_	_	NNS	_	_	_	_	_
3	per	_	_	IN	_	_	_	_	_
4	Gb	_	_	NN	_	_	_	_	_
5	ratio	_	_	NN	_	_	_	_	_
6	is	_	_	VBZ	_	_	_	_	_
7	dropping	_	_	VBG	_	_	_	_	_
8	faster	_	_	RBR	_	_	_	_	_
9	than	_	_	IN	_	_	_	_	_
10	any	_	_	DT	_	_	_	_	_
11	other	_	_	JJ	_	_	_	_	_
12	type	_	_	NN	_	_	_	_	_
13	of	_	_	IN	_	_	_	_	_
14	storage	_	_	NN	_	_	_	_	_
15	currently	_	_	RB	_	_	_	_	_
16	,	_	_	,	_	_	_	_	_
17	as	_	_	IN	_	_	_	_	_
18	if	_	_	IN	_	_	_	_	_
19	trends	_	_	NNS	_	_	_	_	_
20	continue	_	_	VBP	_	_	_	_	_
21	,	_	_	,	_	_	_	_	_
22	they	_	_	PRP	_	_	_	_	_
23	will	_	_	MD	_	_	_	_	_
24	match	_	_	VB	_	_	_	_	_
25	the	_	_	DT	_	_	_	_	_
26	capacity	_	_	NN	_	_	_	_	_
27	per	_	_	IN	_	_	_	_	_
28	dollar	_	_	NN	_	_	_	_	_
29	of	_	_	IN	_	_	_	_	_
30	flash	_	_	NN	_	_	_	_	_
31	storage	_	_	NN	_	_	_	_	_
32	around	_	_	IN	_	_	_	_	_
33	this	_	_	DT	_	_	_	_	_
34	time	_	_	NN	_	_	_	_	_
35	next	_	_	JJ	_	_	_	_	_
36	year	_	_	NN	_	_	_	_	_
37	(	_	_	-LRB-	_	_	_	_	_
38	see	_	_	VB	_	_	_	_	_
39	Figure	_	_	NN	_	_	_	_	_
40	1	_	_	CD	_	_	_	_	_
41	in	_	_	IN	_	_	_	_	_
42	http://www.open-std.org/jtc1/sc22/wg21/docs/papers/2018/p1026r0.pdf	_	_	NNP	_	_	_	_	_
43	)	_	_	-RRB-	_	_	_	_	_
44	.	_	_	.	_	_	_	_	_


1	Persisting	_	_	VBG	_	_	_	_	_
2	data	_	_	NNS	_	_	_	_	_
3	to	_	_	TO	_	_	_	_	_
4	these	_	_	DT	_	_	_	_	_
5	DIMMs	_	_	NNS	_	_	_	_	_
6	is	_	_	VBZ	_	_	_	_	_
7	as	_	_	RB	_	_	_	_	_
8	straightforward	_	_	JJ	_	_	_	_	_
9	as	_	_	IN	_	_	_	_	_
10	telling	_	_	VBG	_	_	_	_	_
11	your	_	_	PRP$	_	_	_	_	_
12	CPU	_	_	NN	_	_	_	_	_
13	to	_	_	TO	_	_	_	_	_
14	flush	_	_	VB	_	_	_	_	_
15	modified	_	_	VBN	_	_	_	_	_
16	cache	_	_	NN	_	_	_	_	_
17	lines	_	_	NNS	_	_	_	_	_
18	to	_	_	TO	_	_	_	_	_
19	main	_	_	JJ	_	_	_	_	_
20	memory	_	_	NN	_	_	_	_	_
21	.	_	_	.	_	_	_	_	_


1	On	_	_	IN	_	_	_	_	_
2	current	_	_	JJ	_	_	_	_	_
3	Intel	_	_	NNP	_	_	_	_	_
4	CPUs	_	_	NNPS	_	_	_	_	_
5	,	_	_	,	_	_	_	_	_
6	this	_	_	DT	_	_	_	_	_
7	is	_	_	VBZ	_	_	_	_	_
8	inefficient	_	_	JJ	_	_	_	_	_
9	as	_	_	IN	_	_	_	_	_
10	one	_	_	CD	_	_	_	_	_
11	must	_	_	MD	_	_	_	_	_
12	also	_	_	RB	_	_	_	_	_
13	evict	_	_	VB	_	_	_	_	_
14	those	_	_	DT	_	_	_	_	_
15	lines	_	_	NNS	_	_	_	_	_
16	from	_	_	IN	_	_	_	_	_
17	the	_	_	DT	_	_	_	_	_
18	cache	_	_	NN	_	_	_	_	_
19	,	_	_	,	_	_	_	_	_
20	but	_	_	CC	_	_	_	_	_
21	on	_	_	IN	_	_	_	_	_
22	all	_	_	DT	_	_	_	_	_
23	recent	_	_	JJ	_	_	_	_	_
24	ARM	_	_	NNP	_	_	_	_	_
25	CPUs	_	_	NNS	_	_	_	_	_
26	and	_	_	CC	_	_	_	_	_
27	on	_	_	IN	_	_	_	_	_
28	Ice	_	_	NNP	_	_	_	_	_
29	Lake	_	_	NNP	_	_	_	_	_
30	Intel	_	_	NNP	_	_	_	_	_
31	CPUs	_	_	NNS	_	_	_	_	_
32	onwards	_	_	RB	_	_	_	_	_
33	,	_	_	,	_	_	_	_	_
34	one	_	_	PRP	_	_	_	_	_
35	can	_	_	MD	_	_	_	_	_
36	flush	_	_	VB	_	_	_	_	_
37	modified	_	_	VBN	_	_	_	_	_
38	cache	_	_	NN	_	_	_	_	_
39	lines	_	_	NNS	_	_	_	_	_
40	without	_	_	IN	_	_	_	_	_
41	eviction	_	_	NN	_	_	_	_	_
42	.	_	_	.	_	_	_	_	_


1	So	_	_	RB	_	_	_	_	_
2	,	_	_	,	_	_	_	_	_
3	given	_	_	VBN	_	_	_	_	_
4	that	_	_	IN	_	_	_	_	_
5	we	_	_	PRP	_	_	_	_	_
6	're	_	_	VBP	_	_	_	_	_
7	about	_	_	RB	_	_	_	_	_
8	a	_	_	DT	_	_	_	_	_
9	year	_	_	NN	_	_	_	_	_
10	out	_	_	RP	_	_	_	_	_
11	from	_	_	IN	_	_	_	_	_
12	these	_	_	DT	_	_	_	_	_
13	things	_	_	NNS	_	_	_	_	_
14	appearing	_	_	VBG	_	_	_	_	_
15	in	_	_	IN	_	_	_	_	_
16	commodity	_	_	NN	_	_	_	_	_
17	(	_	_	-LRB-	_	_	_	_	_
18	if	_	_	IN	_	_	_	_	_
19	likely	_	_	JJ	_	_	_	_	_
20	premium	_	_	NN	_	_	_	_	_
21	)	_	_	-RRB-	_	_	_	_	_
22	hardware	_	_	NN	_	_	_	_	_
23	,	_	_	,	_	_	_	_	_
24	how	_	_	WRB	_	_	_	_	_
25	would	_	_	MD	_	_	_	_	_
26	/r/cpp	_	_	PRP	_	_	_	_	_
27	like	_	_	VB	_	_	_	_	_
28	to	_	_	TO	_	_	_	_	_
29	see	_	_	VB	_	_	_	_	_
30	C++	_	_	NNP	_	_	_	_	_
31	support	_	_	VB	_	_	_	_	_
32	persistent	_	_	JJ	_	_	_	_	_
33	memory	_	_	NN	_	_	_	_	_
34	?	_	_	.	_	_	_	_	_


1	Some	_	_	DT	_	_	_	_	_
2	options	_	_	NNS	_	_	_	_	_
3	:	_	_	:	_	_	_	_	_
4	1	_	_	CD	_	_	_	_	_
5	.	_	_	.	_	_	_	_	_


1	Do	_	_	VB	_	_	_	_	_
2	nothing	_	_	NN	_	_	_	_	_
3	,	_	_	,	_	_	_	_	_
4	see	_	_	VB	_	_	_	_	_
5	how	_	_	WRB	_	_	_	_	_
6	things	_	_	NNS	_	_	_	_	_
7	are	_	_	VBP	_	_	_	_	_
8	in	_	_	IN	_	_	_	_	_
9	a	_	_	DT	_	_	_	_	_
10	few	_	_	JJ	_	_	_	_	_
11	years	_	_	NNS	_	_	_	_	_
12	from	_	_	IN	_	_	_	_	_
13	now	_	_	RB	_	_	_	_	_
14	.	_	_	.	_	_	_	_	_


1	2	_	_	CD	_	_	_	_	_
2	.	_	_	.	_	_	_	_	_


1	Intel	_	_	NNP	_	_	_	_	_
2	's	_	_	POS	_	_	_	_	_
3	persistent	_	_	JJ	_	_	_	_	_
4	memory	_	_	NN	_	_	_	_	_
5	library	_	_	NN	_	_	_	_	_
6	(	_	_	-LRB-	_	_	_	_	_
7	http://pmem.io/pmdk/	_	_	NNP	_	_	_	_	_
8	)	_	_	-RRB-	_	_	_	_	_
9	will	_	_	MD	_	_	_	_	_
10	be	_	_	VB	_	_	_	_	_
11	sufficient	_	_	JJ	_	_	_	_	_
12	.	_	_	.	_	_	_	_	_
13	3	_	_	CD	_	_	_	_	_
14	.	_	_	.	_	_	_	_	_


1	Intel	_	_	NNP	_	_	_	_	_
2	's	_	_	POS	_	_	_	_	_
3	persistent	_	_	JJ	_	_	_	_	_
4	memory	_	_	NN	_	_	_	_	_
5	library	_	_	NN	_	_	_	_	_
6	is	_	_	VBZ	_	_	_	_	_
7	too	_	_	RB	_	_	_	_	_
8	alien	_	_	JJ	_	_	_	_	_
9	,	_	_	,	_	_	_	_	_
10	we	_	_	PRP	_	_	_	_	_
11	need	_	_	VBP	_	_	_	_	_
12	something	_	_	NN	_	_	_	_	_
13	more	_	_	JJR	_	_	_	_	_
14	STLish	_	_	NNP	_	_	_	_	_
15	.	_	_	.	_	_	_	_	_
16	4	_	_	CD	_	_	_	_	_
17	.	_	_	.	_	_	_	_	_


1	We	_	_	PRP	_	_	_	_	_
2	need	_	_	VBP	_	_	_	_	_
3	this	_	_	DT	_	_	_	_	_
4	support	_	_	NN	_	_	_	_	_
5	immediately	_	_	RB	_	_	_	_	_
6	!	_	_	.	_	_	_	_	_


1	Refactor	_	_	VB	_	_	_	_	_
2	the	_	_	DT	_	_	_	_	_
3	C++	_	_	NNP	_	_	_	_	_
4	23	_	_	CD	_	_	_	_	_
5	standard	_	_	NN	_	_	_	_	_
6	to	_	_	TO	_	_	_	_	_
7	directly	_	_	RB	_	_	_	_	_
8	support	_	_	VB	_	_	_	_	_
9	persistent	_	_	JJ	_	_	_	_	_
10	memory	_	_	NN	_	_	_	_	_
11	(	_	_	-LRB-	_	_	_	_	_
12	understanding	_	_	VBG	_	_	_	_	_
13	that	_	_	IN	_	_	_	_	_
14	this	_	_	DT	_	_	_	_	_
15	will	_	_	MD	_	_	_	_	_
16	slip	_	_	VB	_	_	_	_	_
17	the	_	_	DT	_	_	_	_	_
18	release	_	_	NN	_	_	_	_	_
19	date	_	_	NN	_	_	_	_	_
20	considerably	_	_	RB	_	_	_	_	_
21	later	_	_	RBR	_	_	_	_	_
22	than	_	_	IN	_	_	_	_	_
23	2023	_	_	CD	_	_	_	_	_
24	)	_	_	-RRB-	_	_	_	_	_
25	Disclaimer	_	_	NN	_	_	_	_	_
26	:	_	_	:	_	_	_	_	_
27	I	_	_	PRP	_	_	_	_	_
28	'm	_	_	VBP	_	_	_	_	_
29	the	_	_	DT	_	_	_	_	_
30	guy	_	_	NN	_	_	_	_	_
31	presenting	_	_	VBG	_	_	_	_	_
32	P1026	_	_	NNP	_	_	_	_	_
33	A	_	_	DT	_	_	_	_	_
34	call	_	_	NN	_	_	_	_	_
35	for	_	_	IN	_	_	_	_	_
36	a	_	_	DT	_	_	_	_	_
37	Data	_	_	NNP	_	_	_	_	_
38	Persistence	_	_	NNP	_	_	_	_	_
39	(	_	_	-LRB-	_	_	_	_	_
40	iostream	_	_	NN	_	_	_	_	_
41	v2	_	_	NN	_	_	_	_	_
42	)	_	_	-RRB-	_	_	_	_	_
43	study	_	_	NN	_	_	_	_	_
44	group	_	_	NN	_	_	_	_	_
45	to	_	_	TO	_	_	_	_	_
46	WG21	_	_	NNP	_	_	_	_	_
47	LEWG	_	_	NNP	_	_	_	_	_
48	this	_	_	DT	_	_	_	_	_
49	Wednesday	_	_	NNP	_	_	_	_	_
50	morning	_	_	NN	_	_	_	_	_
51	coming	_	_	VBG	_	_	_	_	_
52	,	_	_	,	_	_	_	_	_
53	and	_	_	CC	_	_	_	_	_
54	I	_	_	PRP	_	_	_	_	_
55	am	_	_	VBP	_	_	_	_	_
56	absolutely	_	_	RB	_	_	_	_	_
57	canvassing	_	_	VBG	_	_	_	_	_
58	for	_	_	IN	_	_	_	_	_
59	what	_	_	WP	_	_	_	_	_
60	kind	_	_	NN	_	_	_	_	_
61	of	_	_	IN	_	_	_	_	_
62	feelings	_	_	NNS	_	_	_	_	_
63	the	_	_	DT	_	_	_	_	_
64	C++	_	_	NNP	_	_	_	_	_
65	userbase	_	_	NN	_	_	_	_	_
66	have	_	_	VBP	_	_	_	_	_
67	regarding	_	_	VBG	_	_	_	_	_
68	support	_	_	NN	_	_	_	_	_
69	for	_	_	IN	_	_	_	_	_
70	persistent	_	_	JJ	_	_	_	_	_
71	memory	_	_	NN	_	_	_	_	_
72	.	_	_	.	_	_	_	_	_


1	WG21	_	_	NNP	_	_	_	_	_
2	will	_	_	MD	_	_	_	_	_
3	likely	_	_	RB	_	_	_	_	_
4	prefer	_	_	VB	_	_	_	_	_
5	option	_	_	NN	_	_	_	_	_
6	1	_	_	CD	_	_	_	_	_
7	above	_	_	RB	_	_	_	_	_
8	,	_	_	,	_	_	_	_	_
9	but	_	_	CC	_	_	_	_	_
10	if	_	_	IN	_	_	_	_	_
11	the	_	_	DT	_	_	_	_	_
12	C++	_	_	NNP	_	_	_	_	_
13	community	_	_	NN	_	_	_	_	_
14	were	_	_	VBD	_	_	_	_	_
15	feeling	_	_	VBG	_	_	_	_	_
16	very	_	_	RB	_	_	_	_	_
17	strongly	_	_	RB	_	_	_	_	_
18	about	_	_	IN	_	_	_	_	_
19	option	_	_	NN	_	_	_	_	_
20	4	_	_	CD	_	_	_	_	_
21	...	_	_	:	_	_	_	_	_
22	:	_	_	:	_	_	_	_	_
23	)	_	_	-RRB-	_	_	_	_	_
24	Anyway	_	_	RB	_	_	_	_	_
25	,	_	_	,	_	_	_	_	_
26	this	_	_	DT	_	_	_	_	_
27	is	_	_	VBZ	_	_	_	_	_
28	your	_	_	PRP$	_	_	_	_	_
29	chance	_	_	NN	_	_	_	_	_
30	to	_	_	TO	_	_	_	_	_
31	get	_	_	VB	_	_	_	_	_
32	feedback	_	_	NN	_	_	_	_	_
33	to	_	_	TO	_	_	_	_	_
34	the	_	_	DT	_	_	_	_	_
35	C++	_	_	NNP	_	_	_	_	_
36	standards	_	_	NNS	_	_	_	_	_
37	committee	_	_	NN	_	_	_	_	_
38	,	_	_	,	_	_	_	_	_
39	and	_	_	CC	_	_	_	_	_
40	maybe	_	_	RB	_	_	_	_	_
41	help	_	_	VB	_	_	_	_	_
42	guide	_	_	VB	_	_	_	_	_
43	a	_	_	DT	_	_	_	_	_
44	decision	_	_	NN	_	_	_	_	_
45	.	_	_	.	_	_	_	_	_


1	Many	_	_	JJ	_	_	_	_	_
2	thanks	_	_	NNS	_	_	_	_	_
3	in	_	_	IN	_	_	_	_	_
4	advance	_	_	NN	_	_	_	_	_
5	for	_	_	IN	_	_	_	_	_
6	your	_	_	PRP$	_	_	_	_	_
7	time	_	_	NN	_	_	_	_	_
8	and	_	_	CC	_	_	_	_	_
9	feedback	_	_	NN	_	_	_	_	_
10	.	_	_	.	_	_	_	_	_


1	http://www.open-std.org/jtc1/sc22/wg21/docs/papers/2018/p1026r0.pdf	_	_	NNP	_	_	_	_	_


1	Non-volatile	_	_	JJ	_	_	_	_	_
2	RAM	_	_	NN	_	_	_	_	_
3	is	_	_	VBZ	_	_	_	_	_
4	nothing	_	_	NN	_	_	_	_	_
5	new	_	_	JJ	_	_	_	_	_
6	,	_	_	,	_	_	_	_	_
7	one	_	_	CD	_	_	_	_	_
8	of	_	_	IN	_	_	_	_	_
9	the	_	_	DT	_	_	_	_	_
10	first	_	_	JJ	_	_	_	_	_
11	C	_	_	NNP	_	_	_	_	_
12	embedded	_	_	VBN	_	_	_	_	_
13	systems	_	_	NNS	_	_	_	_	_
14	I	_	_	PRP	_	_	_	_	_
15	worked	_	_	VBD	_	_	_	_	_
16	on	_	_	IN	_	_	_	_	_
17	had	_	_	VBD	_	_	_	_	_
18	only	_	_	RB	_	_	_	_	_
19	NVRAM	_	_	NN	_	_	_	_	_
20	,	_	_	,	_	_	_	_	_
21	which	_	_	WDT	_	_	_	_	_
22	was	_	_	VBD	_	_	_	_	_
23	used	_	_	VBN	_	_	_	_	_
24	for	_	_	IN	_	_	_	_	_
25	working	_	_	VBG	_	_	_	_	_
26	memory	_	_	NN	_	_	_	_	_
27	as	_	_	RB	_	_	_	_	_
28	well	_	_	RB	_	_	_	_	_
29	as	_	_	IN	_	_	_	_	_
30	storage	_	_	NN	_	_	_	_	_
31	.	_	_	.	_	_	_	_	_


1	Incidentally	_	_	RB	_	_	_	_	_
2	the	_	_	DT	_	_	_	_	_
3	manufacturer	_	_	NN	_	_	_	_	_
4	collapsed	_	_	VBD	_	_	_	_	_
5	because	_	_	IN	_	_	_	_	_
6	they	_	_	PRP	_	_	_	_	_
7	could	_	_	MD	_	_	_	_	_
8	n't	_	_	RB	_	_	_	_	_
9	compete	_	_	VB	_	_	_	_	_
10	on	_	_	IN	_	_	_	_	_
11	price	_	_	NN	_	_	_	_	_
12	with	_	_	IN	_	_	_	_	_
13	other	_	_	JJ	_	_	_	_	_
14	devices	_	_	NNS	_	_	_	_	_
15	that	_	_	WDT	_	_	_	_	_
16	used	_	_	VBD	_	_	_	_	_
17	a	_	_	DT	_	_	_	_	_
18	mix	_	_	NN	_	_	_	_	_
19	of	_	_	IN	_	_	_	_	_
20	cheap	_	_	JJ	_	_	_	_	_
21	RAM	_	_	NNP	_	_	_	_	_
22	and	_	_	CC	_	_	_	_	_
23	Flash	_	_	NNP	_	_	_	_	_
24	.	_	_	.	_	_	_	_	_


1	I	_	_	PRP	_	_	_	_	_
2	do	_	_	VBP	_	_	_	_	_
3	n't	_	_	RB	_	_	_	_	_
4	recall	_	_	VB	_	_	_	_	_
5	the	_	_	DT	_	_	_	_	_
6	exact	_	_	JJ	_	_	_	_	_
7	details	_	_	NNS	_	_	_	_	_
8	now	_	_	RB	_	_	_	_	_
9	,	_	_	,	_	_	_	_	_
10	but	_	_	CC	_	_	_	_	_
11	I	_	_	PRP	_	_	_	_	_
12	think	_	_	VBP	_	_	_	_	_
13	the	_	_	DT	_	_	_	_	_
14	way	_	_	NN	_	_	_	_	_
15	the	_	_	DT	_	_	_	_	_
16	OS	_	_	NNP	_	_	_	_	_
17	set	_	_	VBD	_	_	_	_	_
18	up	_	_	RP	_	_	_	_	_
19	was	_	_	VBD	_	_	_	_	_
20	that	_	_	IN	_	_	_	_	_
21	certain	_	_	JJ	_	_	_	_	_
22	address	_	_	NN	_	_	_	_	_
23	ranges	_	_	NNS	_	_	_	_	_
24	would	_	_	MD	_	_	_	_	_
25	be	_	_	VB	_	_	_	_	_
26	marked	_	_	VBN	_	_	_	_	_
27	as	_	_	IN	_	_	_	_	_
28	do	_	_	VBP	_	_	_	_	_
29	n't	_	_	RB	_	_	_	_	_
30	reset	_	_	VB	_	_	_	_	_
31	on	_	_	IN	_	_	_	_	_
32	startup	_	_	NN	_	_	_	_	_
33	,	_	_	,	_	_	_	_	_
34	and	_	_	CC	_	_	_	_	_
35	we	_	_	PRP	_	_	_	_	_
36	could	_	_	MD	_	_	_	_	_
37	assign	_	_	VB	_	_	_	_	_
38	variables	_	_	NNS	_	_	_	_	_
39	to	_	_	TO	_	_	_	_	_
40	that	_	_	DT	_	_	_	_	_
41	address	_	_	NN	_	_	_	_	_
42	range	_	_	NN	_	_	_	_	_
43	via	_	_	IN	_	_	_	_	_
44	a	_	_	DT	_	_	_	_	_
45	source	_	_	NN	_	_	_	_	_
46	code	_	_	NN	_	_	_	_	_
47	extension	_	_	NN	_	_	_	_	_
48	.	_	_	.	_	_	_	_	_


1	Then	_	_	RB	_	_	_	_	_
2	we	_	_	PRP	_	_	_	_	_
3	could	_	_	MD	_	_	_	_	_
4	either	_	_	RB	_	_	_	_	_
5	just	_	_	RB	_	_	_	_	_
6	work	_	_	VB	_	_	_	_	_
7	directly	_	_	RB	_	_	_	_	_
8	in	_	_	IN	_	_	_	_	_
9	those	_	_	DT	_	_	_	_	_
10	variables	_	_	NNS	_	_	_	_	_
11	,	_	_	,	_	_	_	_	_
12	or	_	_	CC	_	_	_	_	_
13	(	_	_	-LRB-	_	_	_	_	_
14	to	_	_	TO	_	_	_	_	_
15	support	_	_	VB	_	_	_	_	_
16	adding	_	_	VBG	_	_	_	_	_
17	struct	_	_	NN	_	_	_	_	_
18	members	_	_	NNS	_	_	_	_	_
19	in	_	_	IN	_	_	_	_	_
20	future	_	_	NN	_	_	_	_	_
21	)	_	_	-RRB-	_	_	_	_	_
22	.	_	_	.	_	_	_	_	_
23	memcpy	_	_	NN	_	_	_	_	_
24	in	_	_	IN	_	_	_	_	_
25	and	_	_	CC	_	_	_	_	_
26	out	_	_	IN	_	_	_	_	_
27	of	_	_	IN	_	_	_	_	_
28	it	_	_	PRP	_	_	_	_	_
29	with	_	_	IN	_	_	_	_	_
30	some	_	_	DT	_	_	_	_	_
31	primitive	_	_	JJ	_	_	_	_	_
32	serialization	_	_	NN	_	_	_	_	_
33	.	_	_	.	_	_	_	_	_


1	I	_	_	PRP	_	_	_	_	_
2	'm	_	_	VBP	_	_	_	_	_
3	sure	_	_	JJ	_	_	_	_	_
4	people	_	_	NNS	_	_	_	_	_
5	can	_	_	MD	_	_	_	_	_
6	come	_	_	VB	_	_	_	_	_
7	up	_	_	RP	_	_	_	_	_
8	with	_	_	IN	_	_	_	_	_
9	much	_	_	RB	_	_	_	_	_
10	better	_	_	JJR	_	_	_	_	_
11	idioms	_	_	NNS	_	_	_	_	_
12	nowdays	_	_	RB	_	_	_	_	_
13	though	_	_	RB	_	_	_	_	_
14	:	_	_	:	_	_	_	_	_
15	)	_	_	-RRB-	_	_	_	_	_

