#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Dec 22 09:02:08 2021
# Process ID: 28560
# Current directory: C:/Users/younj/Desktop/dsd_final/build/hw_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5100 C:\Users\younj\Desktop\dsd_final\build\hw_test\hw_test.xpr
# Log file: C:/Users/younj/Desktop/dsd_final/build/hw_test/vivado.log
# Journal file: C:/Users/younj/Desktop/dsd_final/build/hw_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 1136.156 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_interconnect_1/axi_interconnect_1.xci' is already up-to-date
[Wed Dec 22 09:03:01 2021] Launched clk_gen_synth_1, axi_vdma_0_synth_1, mig_dram_synth_1, axi4_32_to_axilite_synth_1, axi_to_apb_synth_1, axi_crossbar_0_synth_1, sram_32x1024_synth_1, sram_32x2112_synth_1, sram_32x2560_synth_1, axi_crossbar_1_synth_1...
Run output will be captured here:
clk_gen_synth_1: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/clk_gen_synth_1/runme.log
axi_vdma_0_synth_1: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/axi_vdma_0_synth_1/runme.log
mig_dram_synth_1: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/mig_dram_synth_1/runme.log
axi4_32_to_axilite_synth_1: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/axi4_32_to_axilite_synth_1/runme.log
axi_to_apb_synth_1: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/axi_to_apb_synth_1/runme.log
axi_crossbar_0_synth_1: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/axi_crossbar_0_synth_1/runme.log
sram_32x1024_synth_1: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/sram_32x1024_synth_1/runme.log
sram_32x2112_synth_1: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/sram_32x2112_synth_1/runme.log
sram_32x2560_synth_1: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/sram_32x2560_synth_1/runme.log
axi_crossbar_1_synth_1: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/axi_crossbar_1_synth_1/runme.log
[Wed Dec 22 09:03:06 2021] Launched synth_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1136.156 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_interconnect_1/axi_interconnect_1.xci' is already up-to-date
[Wed Dec 22 09:15:13 2021] Launched synth_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_interconnect_1/axi_interconnect_1.xci' is already up-to-date
[Wed Dec 22 09:17:23 2021] Launched impl_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_interconnect_1/axi_interconnect_1.xci' is already up-to-date
[Wed Dec 22 09:25:48 2021] Launched impl_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 27 2021-02:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2021 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1136.156 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AFEE07A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2838.051 ; gain = 1701.895
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_interconnect_1/axi_interconnect_1.xci' is already up-to-date
[Wed Dec 22 09:40:13 2021] Launched synth_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_interconnect_1/axi_interconnect_1.xci' is already up-to-date
[Wed Dec 22 09:42:36 2021] Launched impl_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/younj/Desktop/dsd_final/src/common_ip/axi_interconnect_1/axi_interconnect_1.xci' is already up-to-date
[Wed Dec 22 09:50:58 2021] Launched impl_1...
Run output will be captured here: C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 27 2021-02:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2021 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2886.234 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AFEE07A
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Vivado 12-106] *** Exception: java.nio.file.InvalidPathException: Trailing char < > at index 26: C:\Users\younj\Documents\   (See C:/Users/younj/Desktop/dsd_final/build/hw_test/vivado_pid28560.debug)
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 22 10:13:12 2021...
