{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1472077063047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1472077063063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 24 19:17:42 2016 " "Processing started: Wed Aug 24 19:17:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1472077063063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472077063063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ManchesterDec -c ManchesterDec " "Command: quartus_map --read_settings_files=on --write_settings_files=off ManchesterDec -c ManchesterDec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472077063063 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1472077063453 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a concurrent statement ManchesterDec.vhd(84) " "VHDL syntax error at ManchesterDec.vhd(84) near text \"BEGIN\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a concurrent statement" {  } { { "ManchesterDec.vhd" "" { Text "C:/Users/owner/Desktop/Manchester Decoder/ManchesterDec.vhd" 84 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472077076157 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ELSIF\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement ManchesterDec.vhd(94) " "VHDL syntax error at ManchesterDec.vhd(94) near text \"ELSIF\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "ManchesterDec.vhd" "" { Text "C:/Users/owner/Desktop/Manchester Decoder/ManchesterDec.vhd" 94 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472077076157 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" ManchesterDec.vhd(99) " "VHDL syntax error at ManchesterDec.vhd(99) near text \"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "ManchesterDec.vhd" "" { Text "C:/Users/owner/Desktop/Manchester Decoder/ManchesterDec.vhd" 99 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472077076157 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ELSIF\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement ManchesterDec.vhd(108) " "VHDL syntax error at ManchesterDec.vhd(108) near text \"ELSIF\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "ManchesterDec.vhd" "" { Text "C:/Users/owner/Desktop/Manchester Decoder/ManchesterDec.vhd" 108 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472077076157 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" ManchesterDec.vhd(113) " "VHDL syntax error at ManchesterDec.vhd(113) near text \"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "ManchesterDec.vhd" "" { Text "C:/Users/owner/Desktop/Manchester Decoder/ManchesterDec.vhd" 113 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472077076157 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ELSIF\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement ManchesterDec.vhd(121) " "VHDL syntax error at ManchesterDec.vhd(121) near text \"ELSIF\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "ManchesterDec.vhd" "" { Text "C:/Users/owner/Desktop/Manchester Decoder/ManchesterDec.vhd" 121 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472077076157 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" ManchesterDec.vhd(126) " "VHDL syntax error at ManchesterDec.vhd(126) near text \"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "ManchesterDec.vhd" "" { Text "C:/Users/owner/Desktop/Manchester Decoder/ManchesterDec.vhd" 126 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472077076157 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ELSIF\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement ManchesterDec.vhd(134) " "VHDL syntax error at ManchesterDec.vhd(134) near text \"ELSIF\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "ManchesterDec.vhd" "" { Text "C:/Users/owner/Desktop/Manchester Decoder/ManchesterDec.vhd" 134 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472077076157 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" ManchesterDec.vhd(139) " "VHDL syntax error at ManchesterDec.vhd(139) near text \"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "ManchesterDec.vhd" "" { Text "C:/Users/owner/Desktop/Manchester Decoder/ManchesterDec.vhd" 139 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472077076157 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ELSIF\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement ManchesterDec.vhd(147) " "VHDL syntax error at ManchesterDec.vhd(147) near text \"ELSIF\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "ManchesterDec.vhd" "" { Text "C:/Users/owner/Desktop/Manchester Decoder/ManchesterDec.vhd" 147 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472077076157 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" ManchesterDec.vhd(152) " "VHDL syntax error at ManchesterDec.vhd(152) near text \"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "ManchesterDec.vhd" "" { Text "C:/Users/owner/Desktop/Manchester Decoder/ManchesterDec.vhd" 152 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472077076157 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"CASE\";  expecting \";\", or an identifier (\"case\" is a reserved keyword), or \"architecture\" ManchesterDec.vhd(159) " "VHDL syntax error at ManchesterDec.vhd(159) near text \"CASE\";  expecting \";\", or an identifier (\"case\" is a reserved keyword), or \"architecture\"" {  } { { "ManchesterDec.vhd" "" { Text "C:/Users/owner/Desktop/Manchester Decoder/ManchesterDec.vhd" 159 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472077076157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manchesterdec.vhd 0 0 " "Found 0 design units, including 0 entities, in source file manchesterdec.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472077076157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste man dec.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste man dec.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Teste Man Dec " "Found entity 1: Teste Man Dec" {  } { { "Teste Man Dec.bdf" "" { Schematic "C:/Users/owner/Desktop/Manchester Decoder/Teste Man Dec.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472077076157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472077076157 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "844 " "Peak virtual memory: 844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1472077076298 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 24 19:17:56 2016 " "Processing ended: Wed Aug 24 19:17:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1472077076298 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1472077076298 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1472077076298 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1472077076298 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1472077076923 ""}
