# Project Configuration
board:
  name: "de10_nano"
  device_family: "Cyclone V"
  device: "5CSEBA6U23I7"
  top_level_entity: "top"

# Pin Assignments
pins:
  clocks:
    - signal: "FPGA_CLK1_50"
      pin: "V11"
      io_standard: "3.3-V LVTTL"
    - signal: "FPGA_CLK2_50"
      pin: "Y13"
      io_standard: "3.3-V LVTTL"
    - signal: "FPGA_CLK3_50"
      pin: "E11"
      io_standard: "3.3-V LVTTL"

  leds:
    - signal: "LED[0]"
      pin: "W15"
      io_standard: "3.3-V LVTTL"
    - signal: "LED[1]"
      pin: "AA24"
      io_standard: "3.3-V LVTTL"
    - signal: "LED[2]"
      pin: "V16"
      io_standard: "3.3-V LVTTL"
    - signal: "LED[3]"
      pin: "V15"
      io_standard: "3.3-V LVTTL"
    - signal: "LED[4]"
      pin: "AF26"
      io_standard: "3.3-V LVTTL"
    - signal: "LED[5]"
      pin: "AE26"
      io_standard: "3.3-V LVTTL"
    - signal: "LED[6]"
      pin: "Y16"
      io_standard: "3.3-V LVTTL"
    - signal: "LED[7]"
      pin: "AA23"
      io_standard: "3.3-V LVTTL"

  keys:
    - signal: "KEY[0]"
      pin: "AH17"
      io_standard: "3.3-V LVTTL"
    - signal: "KEY[1]"
      pin: "AH16"
      io_standard: "3.3-V LVTTL"

  switches:
    - signal: "SW[0]"
      pin: "Y24"
      io_standard: "3.3-V LVTTL"
    - signal: "SW[1]"
      pin: "W24"
      io_standard: "3.3-V LVTTL"
    - signal: "SW[2]"
      pin: "W21"
      io_standard: "3.3-V LVTTL"
    - signal: "SW[3]"
      pin: "W20"
      io_standard: "3.3-V LVTTL"

# Compilation Settings
compilation:
  optimization_mode: "BALANCED"
  synthesis_effort: "AUTO"
  fitter_effort: "STANDARD FIT"
  power_optimization: "NORMAL COMPILATION"
  timing_requirements:
    fmax: "50MHz"
    tsu: "5ns"
    tco: "10ns"
    tpd: "12ns"

# Simulation Settings
simulation:
  tool: "ModelSim-Altera"
  time_unit: "1 ns"
  time_precision: "1 ps"
  simulation_mode: "TIMING"

# File Lists
files:
  rtl:
    - "src/top.v"
    - "src/pll.v"
    - "src/uart.v"
  constraints:
    - "constraints/timing.sdc"
    - "constraints/pins.tcl"
  testbench:
    - "sim/tb_top.v"
    - "sim/wave.do"

# Additional Settings
settings:
  generate_netlist: true
  enable_signaltap: false
  enable_programming_file: true
  create_archive: true
  generate_reports:
    - timing
    - resource
    - power
    - io