Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SerialAdder_tb_behav xil_defaultlib.SerialAdder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VeriLogProjects/8bSBA/8bSBA.srcs/sources_1/new/SerialAdder.v" Line 1. Module SerialAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VeriLogProjects/8bSBA/8bSBA.srcs/sources_1/new/Controller.v" Line 1. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VeriLogProjects/8bSBA/8bSBA.srcs/sources_1/new/ShiftRegister.v" Line 1. Module ShiftReg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VeriLogProjects/8bSBA/8bSBA.srcs/sources_1/new/ShiftRegister.v" Line 1. Module ShiftReg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VeriLogProjects/8bSBA/8bSBA.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VeriLogProjects/8bSBA/8bSBA.srcs/sources_1/new/SerialAdder.v" Line 1. Module SerialAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VeriLogProjects/8bSBA/8bSBA.srcs/sources_1/new/Controller.v" Line 1. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VeriLogProjects/8bSBA/8bSBA.srcs/sources_1/new/ShiftRegister.v" Line 1. Module ShiftReg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VeriLogProjects/8bSBA/8bSBA.srcs/sources_1/new/ShiftRegister.v" Line 1. Module ShiftReg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VeriLogProjects/8bSBA/8bSBA.srcs/sources_1/new/FullAdder.v" Line 1. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.SerialAdder
Compiling module xil_defaultlib.SerialAdder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SerialAdder_tb_behav
