// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_2 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_338_p2;
reg   [0:0] icmp_ln86_reg_1326;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1326_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1326_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1326_pp0_iter3_reg;
wire   [0:0] icmp_ln86_58_fu_344_p2;
reg   [0:0] icmp_ln86_58_reg_1337;
wire   [0:0] icmp_ln86_59_fu_350_p2;
reg   [0:0] icmp_ln86_59_reg_1342;
reg   [0:0] icmp_ln86_59_reg_1342_pp0_iter1_reg;
reg   [0:0] icmp_ln86_59_reg_1342_pp0_iter2_reg;
wire   [0:0] icmp_ln86_60_fu_356_p2;
reg   [0:0] icmp_ln86_60_reg_1348;
wire   [0:0] icmp_ln86_61_fu_362_p2;
reg   [0:0] icmp_ln86_61_reg_1354;
reg   [0:0] icmp_ln86_61_reg_1354_pp0_iter1_reg;
wire   [0:0] icmp_ln86_62_fu_368_p2;
reg   [0:0] icmp_ln86_62_reg_1360;
reg   [0:0] icmp_ln86_62_reg_1360_pp0_iter1_reg;
reg   [0:0] icmp_ln86_62_reg_1360_pp0_iter2_reg;
reg   [0:0] icmp_ln86_62_reg_1360_pp0_iter3_reg;
wire   [0:0] icmp_ln86_63_fu_374_p2;
reg   [0:0] icmp_ln86_63_reg_1366;
reg   [0:0] icmp_ln86_63_reg_1366_pp0_iter1_reg;
reg   [0:0] icmp_ln86_63_reg_1366_pp0_iter2_reg;
reg   [0:0] icmp_ln86_63_reg_1366_pp0_iter3_reg;
wire   [0:0] icmp_ln86_64_fu_380_p2;
reg   [0:0] icmp_ln86_64_reg_1372;
wire   [0:0] icmp_ln86_65_fu_386_p2;
reg   [0:0] icmp_ln86_65_reg_1378;
reg   [0:0] icmp_ln86_65_reg_1378_pp0_iter1_reg;
wire   [0:0] icmp_ln86_66_fu_392_p2;
reg   [0:0] icmp_ln86_66_reg_1384;
reg   [0:0] icmp_ln86_66_reg_1384_pp0_iter1_reg;
reg   [0:0] icmp_ln86_66_reg_1384_pp0_iter2_reg;
wire   [0:0] icmp_ln86_67_fu_398_p2;
reg   [0:0] icmp_ln86_67_reg_1390;
reg   [0:0] icmp_ln86_67_reg_1390_pp0_iter1_reg;
reg   [0:0] icmp_ln86_67_reg_1390_pp0_iter2_reg;
reg   [0:0] icmp_ln86_67_reg_1390_pp0_iter3_reg;
wire   [0:0] icmp_ln86_68_fu_404_p2;
reg   [0:0] icmp_ln86_68_reg_1396;
reg   [0:0] icmp_ln86_68_reg_1396_pp0_iter1_reg;
reg   [0:0] icmp_ln86_68_reg_1396_pp0_iter2_reg;
reg   [0:0] icmp_ln86_68_reg_1396_pp0_iter3_reg;
wire   [0:0] icmp_ln86_69_fu_410_p2;
reg   [0:0] icmp_ln86_69_reg_1402;
reg   [0:0] icmp_ln86_69_reg_1402_pp0_iter1_reg;
reg   [0:0] icmp_ln86_69_reg_1402_pp0_iter2_reg;
reg   [0:0] icmp_ln86_69_reg_1402_pp0_iter3_reg;
reg   [0:0] icmp_ln86_69_reg_1402_pp0_iter4_reg;
wire   [0:0] icmp_ln86_70_fu_416_p2;
reg   [0:0] icmp_ln86_70_reg_1408;
reg   [0:0] icmp_ln86_70_reg_1408_pp0_iter1_reg;
reg   [0:0] icmp_ln86_70_reg_1408_pp0_iter2_reg;
reg   [0:0] icmp_ln86_70_reg_1408_pp0_iter3_reg;
reg   [0:0] icmp_ln86_70_reg_1408_pp0_iter4_reg;
reg   [0:0] icmp_ln86_70_reg_1408_pp0_iter5_reg;
wire   [0:0] icmp_ln86_71_fu_422_p2;
reg   [0:0] icmp_ln86_71_reg_1414;
reg   [0:0] icmp_ln86_71_reg_1414_pp0_iter1_reg;
reg   [0:0] icmp_ln86_71_reg_1414_pp0_iter2_reg;
reg   [0:0] icmp_ln86_71_reg_1414_pp0_iter3_reg;
reg   [0:0] icmp_ln86_71_reg_1414_pp0_iter4_reg;
reg   [0:0] icmp_ln86_71_reg_1414_pp0_iter5_reg;
reg   [0:0] icmp_ln86_71_reg_1414_pp0_iter6_reg;
wire   [0:0] icmp_ln86_72_fu_428_p2;
reg   [0:0] icmp_ln86_72_reg_1420;
reg   [0:0] icmp_ln86_72_reg_1420_pp0_iter1_reg;
wire   [0:0] icmp_ln86_73_fu_434_p2;
reg   [0:0] icmp_ln86_73_reg_1425;
wire   [0:0] icmp_ln86_74_fu_440_p2;
reg   [0:0] icmp_ln86_74_reg_1430;
reg   [0:0] icmp_ln86_74_reg_1430_pp0_iter1_reg;
wire   [0:0] icmp_ln86_75_fu_446_p2;
reg   [0:0] icmp_ln86_75_reg_1435;
reg   [0:0] icmp_ln86_75_reg_1435_pp0_iter1_reg;
wire   [0:0] icmp_ln86_76_fu_452_p2;
reg   [0:0] icmp_ln86_76_reg_1440;
reg   [0:0] icmp_ln86_76_reg_1440_pp0_iter1_reg;
reg   [0:0] icmp_ln86_76_reg_1440_pp0_iter2_reg;
wire   [0:0] icmp_ln86_77_fu_458_p2;
reg   [0:0] icmp_ln86_77_reg_1445;
reg   [0:0] icmp_ln86_77_reg_1445_pp0_iter1_reg;
reg   [0:0] icmp_ln86_77_reg_1445_pp0_iter2_reg;
wire   [0:0] icmp_ln86_78_fu_464_p2;
reg   [0:0] icmp_ln86_78_reg_1450;
reg   [0:0] icmp_ln86_78_reg_1450_pp0_iter1_reg;
reg   [0:0] icmp_ln86_78_reg_1450_pp0_iter2_reg;
wire   [0:0] icmp_ln86_79_fu_470_p2;
reg   [0:0] icmp_ln86_79_reg_1455;
reg   [0:0] icmp_ln86_79_reg_1455_pp0_iter1_reg;
reg   [0:0] icmp_ln86_79_reg_1455_pp0_iter2_reg;
reg   [0:0] icmp_ln86_79_reg_1455_pp0_iter3_reg;
wire   [0:0] icmp_ln86_80_fu_476_p2;
reg   [0:0] icmp_ln86_80_reg_1460;
reg   [0:0] icmp_ln86_80_reg_1460_pp0_iter1_reg;
reg   [0:0] icmp_ln86_80_reg_1460_pp0_iter2_reg;
reg   [0:0] icmp_ln86_80_reg_1460_pp0_iter3_reg;
wire   [0:0] icmp_ln86_81_fu_482_p2;
reg   [0:0] icmp_ln86_81_reg_1465;
reg   [0:0] icmp_ln86_81_reg_1465_pp0_iter1_reg;
reg   [0:0] icmp_ln86_81_reg_1465_pp0_iter2_reg;
reg   [0:0] icmp_ln86_81_reg_1465_pp0_iter3_reg;
wire   [0:0] icmp_ln86_82_fu_488_p2;
reg   [0:0] icmp_ln86_82_reg_1470;
reg   [0:0] icmp_ln86_82_reg_1470_pp0_iter1_reg;
reg   [0:0] icmp_ln86_82_reg_1470_pp0_iter2_reg;
reg   [0:0] icmp_ln86_82_reg_1470_pp0_iter3_reg;
reg   [0:0] icmp_ln86_82_reg_1470_pp0_iter4_reg;
wire   [0:0] icmp_ln86_83_fu_494_p2;
reg   [0:0] icmp_ln86_83_reg_1475;
reg   [0:0] icmp_ln86_83_reg_1475_pp0_iter1_reg;
reg   [0:0] icmp_ln86_83_reg_1475_pp0_iter2_reg;
reg   [0:0] icmp_ln86_83_reg_1475_pp0_iter3_reg;
reg   [0:0] icmp_ln86_83_reg_1475_pp0_iter4_reg;
wire   [0:0] icmp_ln86_84_fu_500_p2;
reg   [0:0] icmp_ln86_84_reg_1480;
reg   [0:0] icmp_ln86_84_reg_1480_pp0_iter1_reg;
reg   [0:0] icmp_ln86_84_reg_1480_pp0_iter2_reg;
reg   [0:0] icmp_ln86_84_reg_1480_pp0_iter3_reg;
reg   [0:0] icmp_ln86_84_reg_1480_pp0_iter4_reg;
wire   [0:0] icmp_ln86_85_fu_506_p2;
reg   [0:0] icmp_ln86_85_reg_1485;
reg   [0:0] icmp_ln86_85_reg_1485_pp0_iter1_reg;
reg   [0:0] icmp_ln86_85_reg_1485_pp0_iter2_reg;
reg   [0:0] icmp_ln86_85_reg_1485_pp0_iter3_reg;
reg   [0:0] icmp_ln86_85_reg_1485_pp0_iter4_reg;
reg   [0:0] icmp_ln86_85_reg_1485_pp0_iter5_reg;
wire   [0:0] icmp_ln86_86_fu_512_p2;
reg   [0:0] icmp_ln86_86_reg_1490;
reg   [0:0] icmp_ln86_86_reg_1490_pp0_iter1_reg;
reg   [0:0] icmp_ln86_86_reg_1490_pp0_iter2_reg;
reg   [0:0] icmp_ln86_86_reg_1490_pp0_iter3_reg;
reg   [0:0] icmp_ln86_86_reg_1490_pp0_iter4_reg;
reg   [0:0] icmp_ln86_86_reg_1490_pp0_iter5_reg;
wire   [0:0] icmp_ln86_87_fu_518_p2;
reg   [0:0] icmp_ln86_87_reg_1495;
reg   [0:0] icmp_ln86_87_reg_1495_pp0_iter1_reg;
reg   [0:0] icmp_ln86_87_reg_1495_pp0_iter2_reg;
reg   [0:0] icmp_ln86_87_reg_1495_pp0_iter3_reg;
reg   [0:0] icmp_ln86_87_reg_1495_pp0_iter4_reg;
reg   [0:0] icmp_ln86_87_reg_1495_pp0_iter5_reg;
reg   [0:0] icmp_ln86_87_reg_1495_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_524_p2;
reg   [0:0] and_ln102_reg_1500;
reg   [0:0] and_ln102_reg_1500_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1500_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_535_p2;
reg   [0:0] and_ln104_reg_1510;
wire   [0:0] and_ln102_57_fu_540_p2;
reg   [0:0] and_ln102_57_reg_1516;
wire   [0:0] and_ln104_15_fu_549_p2;
reg   [0:0] and_ln104_15_reg_1523;
wire   [0:0] and_ln102_61_fu_554_p2;
reg   [0:0] and_ln102_61_reg_1528;
wire   [0:0] and_ln102_62_fu_564_p2;
reg   [0:0] and_ln102_62_reg_1534;
wire   [0:0] or_ln117_fu_580_p2;
reg   [0:0] or_ln117_reg_1540;
wire   [0:0] xor_ln104_fu_586_p2;
reg   [0:0] xor_ln104_reg_1545;
wire   [0:0] and_ln102_58_fu_591_p2;
reg   [0:0] and_ln102_58_reg_1551;
wire   [0:0] and_ln104_16_fu_600_p2;
reg   [0:0] and_ln104_16_reg_1557;
reg   [0:0] and_ln104_16_reg_1557_pp0_iter3_reg;
wire   [0:0] and_ln102_63_fu_610_p2;
reg   [0:0] and_ln102_63_reg_1563;
wire   [3:0] select_ln117_61_fu_711_p3;
reg   [3:0] select_ln117_61_reg_1568;
wire   [0:0] or_ln117_62_fu_718_p2;
reg   [0:0] or_ln117_62_reg_1573;
wire   [0:0] and_ln102_56_fu_723_p2;
reg   [0:0] and_ln102_56_reg_1579;
wire   [0:0] and_ln104_14_fu_732_p2;
reg   [0:0] and_ln104_14_reg_1585;
wire   [0:0] and_ln102_59_fu_737_p2;
reg   [0:0] and_ln102_59_reg_1591;
wire   [0:0] and_ln102_65_fu_751_p2;
reg   [0:0] and_ln102_65_reg_1597;
wire   [0:0] or_ln117_66_fu_825_p2;
reg   [0:0] or_ln117_66_reg_1603;
wire   [3:0] select_ln117_67_fu_839_p3;
reg   [3:0] select_ln117_67_reg_1608;
wire   [0:0] and_ln104_17_fu_852_p2;
reg   [0:0] and_ln104_17_reg_1613;
wire   [0:0] and_ln102_60_fu_857_p2;
reg   [0:0] and_ln102_60_reg_1618;
reg   [0:0] and_ln102_60_reg_1618_pp0_iter5_reg;
wire   [0:0] and_ln104_18_fu_866_p2;
reg   [0:0] and_ln104_18_reg_1625;
reg   [0:0] and_ln104_18_reg_1625_pp0_iter5_reg;
reg   [0:0] and_ln104_18_reg_1625_pp0_iter6_reg;
wire   [0:0] and_ln102_66_fu_881_p2;
reg   [0:0] and_ln102_66_reg_1631;
wire   [0:0] or_ln117_71_fu_964_p2;
reg   [0:0] or_ln117_71_reg_1636;
wire   [4:0] select_ln117_73_fu_976_p3;
reg   [4:0] select_ln117_73_reg_1641;
wire   [0:0] or_ln117_73_fu_984_p2;
reg   [0:0] or_ln117_73_reg_1646;
wire   [0:0] or_ln117_75_fu_990_p2;
reg   [0:0] or_ln117_75_reg_1652;
reg   [0:0] or_ln117_75_reg_1652_pp0_iter5_reg;
wire   [0:0] or_ln117_77_fu_1066_p2;
reg   [0:0] or_ln117_77_reg_1660;
wire   [4:0] select_ln117_79_fu_1079_p3;
reg   [4:0] select_ln117_79_reg_1665;
wire   [0:0] or_ln117_81_fu_1141_p2;
reg   [0:0] or_ln117_81_reg_1670;
wire   [4:0] select_ln117_83_fu_1155_p3;
reg   [4:0] select_ln117_83_reg_1675;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_29_fu_530_p2;
wire   [0:0] xor_ln104_31_fu_544_p2;
wire   [0:0] xor_ln104_35_fu_559_p2;
wire   [0:0] and_ln102_85_fu_569_p2;
wire   [0:0] and_ln102_70_fu_574_p2;
wire   [0:0] xor_ln104_32_fu_595_p2;
wire   [0:0] xor_ln104_36_fu_605_p2;
wire   [0:0] and_ln102_86_fu_623_p2;
wire   [0:0] and_ln102_69_fu_615_p2;
wire   [0:0] xor_ln117_fu_633_p2;
wire   [1:0] zext_ln117_fu_639_p1;
wire   [1:0] select_ln117_fu_643_p3;
wire   [1:0] select_ln117_56_fu_650_p3;
wire   [0:0] and_ln102_71_fu_619_p2;
wire   [2:0] zext_ln117_7_fu_657_p1;
wire   [0:0] or_ln117_58_fu_661_p2;
wire   [2:0] select_ln117_57_fu_666_p3;
wire   [0:0] or_ln117_59_fu_673_p2;
wire   [0:0] and_ln102_72_fu_628_p2;
wire   [2:0] select_ln117_58_fu_677_p3;
wire   [0:0] or_ln117_60_fu_685_p2;
wire   [2:0] select_ln117_59_fu_691_p3;
wire   [2:0] select_ln117_60_fu_699_p3;
wire   [3:0] zext_ln117_8_fu_707_p1;
wire   [0:0] xor_ln104_30_fu_727_p2;
wire   [0:0] xor_ln104_37_fu_742_p2;
wire   [0:0] and_ln102_87_fu_760_p2;
wire   [0:0] and_ln102_64_fu_747_p2;
wire   [0:0] and_ln102_73_fu_756_p2;
wire   [0:0] or_ln117_61_fu_775_p2;
wire   [0:0] and_ln102_74_fu_765_p2;
wire   [3:0] select_ln117_62_fu_780_p3;
wire   [0:0] or_ln117_63_fu_787_p2;
wire   [3:0] select_ln117_63_fu_792_p3;
wire   [0:0] or_ln117_64_fu_799_p2;
wire   [0:0] and_ln102_75_fu_770_p2;
wire   [3:0] select_ln117_64_fu_803_p3;
wire   [0:0] or_ln117_65_fu_811_p2;
wire   [3:0] select_ln117_65_fu_817_p3;
wire   [3:0] select_ln117_66_fu_831_p3;
wire   [0:0] xor_ln104_33_fu_847_p2;
wire   [0:0] xor_ln104_34_fu_861_p2;
wire   [0:0] xor_ln104_38_fu_871_p2;
wire   [0:0] and_ln102_88_fu_886_p2;
wire   [0:0] xor_ln104_39_fu_876_p2;
wire   [0:0] and_ln102_89_fu_900_p2;
wire   [0:0] and_ln102_76_fu_891_p2;
wire   [0:0] or_ln117_67_fu_910_p2;
wire   [3:0] select_ln117_68_fu_915_p3;
wire   [0:0] and_ln102_77_fu_896_p2;
wire   [4:0] zext_ln117_9_fu_922_p1;
wire   [0:0] or_ln117_68_fu_926_p2;
wire   [4:0] select_ln117_69_fu_931_p3;
wire   [0:0] or_ln117_69_fu_938_p2;
wire   [0:0] and_ln102_78_fu_905_p2;
wire   [4:0] select_ln117_70_fu_942_p3;
wire   [0:0] or_ln117_70_fu_950_p2;
wire   [4:0] select_ln117_71_fu_956_p3;
wire   [4:0] select_ln117_72_fu_968_p3;
wire   [0:0] xor_ln104_40_fu_994_p2;
wire   [0:0] and_ln102_90_fu_1007_p2;
wire   [0:0] and_ln102_67_fu_999_p2;
wire   [0:0] and_ln102_79_fu_1003_p2;
wire   [0:0] or_ln117_72_fu_1022_p2;
wire   [0:0] and_ln102_80_fu_1012_p2;
wire   [4:0] select_ln117_74_fu_1027_p3;
wire   [0:0] or_ln117_74_fu_1034_p2;
wire   [4:0] select_ln117_75_fu_1039_p3;
wire   [0:0] and_ln102_81_fu_1017_p2;
wire   [4:0] select_ln117_76_fu_1046_p3;
wire   [0:0] or_ln117_76_fu_1054_p2;
wire   [4:0] select_ln117_77_fu_1059_p3;
wire   [4:0] select_ln117_78_fu_1071_p3;
wire   [0:0] xor_ln104_41_fu_1087_p2;
wire   [0:0] and_ln102_91_fu_1096_p2;
wire   [0:0] and_ln102_68_fu_1092_p2;
wire   [0:0] and_ln102_82_fu_1101_p2;
wire   [0:0] or_ln117_78_fu_1111_p2;
wire   [0:0] or_ln117_79_fu_1116_p2;
wire   [0:0] and_ln102_83_fu_1106_p2;
wire   [4:0] select_ln117_80_fu_1120_p3;
wire   [0:0] or_ln117_80_fu_1127_p2;
wire   [4:0] select_ln117_81_fu_1133_p3;
wire   [4:0] select_ln117_82_fu_1147_p3;
wire   [0:0] xor_ln104_42_fu_1163_p2;
wire   [0:0] and_ln102_92_fu_1168_p2;
wire   [0:0] and_ln102_84_fu_1173_p2;
wire   [0:0] or_ln117_82_fu_1178_p2;
wire   [11:0] agg_result_fu_1190_p65;
wire   [4:0] agg_result_fu_1190_p66;
wire   [11:0] agg_result_fu_1190_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
wire   [4:0] agg_result_fu_1190_p1;
wire   [4:0] agg_result_fu_1190_p3;
wire   [4:0] agg_result_fu_1190_p5;
wire   [4:0] agg_result_fu_1190_p7;
wire   [4:0] agg_result_fu_1190_p9;
wire   [4:0] agg_result_fu_1190_p11;
wire   [4:0] agg_result_fu_1190_p13;
wire   [4:0] agg_result_fu_1190_p15;
wire   [4:0] agg_result_fu_1190_p17;
wire   [4:0] agg_result_fu_1190_p19;
wire   [4:0] agg_result_fu_1190_p21;
wire   [4:0] agg_result_fu_1190_p23;
wire   [4:0] agg_result_fu_1190_p25;
wire   [4:0] agg_result_fu_1190_p27;
wire   [4:0] agg_result_fu_1190_p29;
wire   [4:0] agg_result_fu_1190_p31;
wire  signed [4:0] agg_result_fu_1190_p33;
wire  signed [4:0] agg_result_fu_1190_p35;
wire  signed [4:0] agg_result_fu_1190_p37;
wire  signed [4:0] agg_result_fu_1190_p39;
wire  signed [4:0] agg_result_fu_1190_p41;
wire  signed [4:0] agg_result_fu_1190_p43;
wire  signed [4:0] agg_result_fu_1190_p45;
wire  signed [4:0] agg_result_fu_1190_p47;
wire  signed [4:0] agg_result_fu_1190_p49;
wire  signed [4:0] agg_result_fu_1190_p51;
wire  signed [4:0] agg_result_fu_1190_p53;
wire  signed [4:0] agg_result_fu_1190_p55;
wire  signed [4:0] agg_result_fu_1190_p57;
wire  signed [4:0] agg_result_fu_1190_p59;
wire  signed [4:0] agg_result_fu_1190_p61;
wire  signed [4:0] agg_result_fu_1190_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x24 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x24_U1290(
    .din0(12'd12),
    .din1(12'd968),
    .din2(12'd3941),
    .din3(12'd4060),
    .din4(12'd948),
    .din5(12'd3683),
    .din6(12'd3765),
    .din7(12'd3290),
    .din8(12'd3471),
    .din9(12'd320),
    .din10(12'd3588),
    .din11(12'd2387),
    .din12(12'd214),
    .din13(12'd3601),
    .din14(12'd671),
    .din15(12'd3893),
    .din16(12'd4063),
    .din17(12'd177),
    .din18(12'd1141),
    .din19(12'd3851),
    .din20(12'd808),
    .din21(12'd3828),
    .din22(12'd1152),
    .din23(12'd3967),
    .din24(12'd8),
    .din25(12'd3983),
    .din26(12'd240),
    .din27(12'd44),
    .din28(12'd4083),
    .din29(12'd3997),
    .din30(12'd0),
    .din31(12'd87),
    .def(agg_result_fu_1190_p65),
    .sel(agg_result_fu_1190_p66),
    .dout(agg_result_fu_1190_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_56_reg_1579 <= and_ln102_56_fu_723_p2;
        and_ln102_57_reg_1516 <= and_ln102_57_fu_540_p2;
        and_ln102_58_reg_1551 <= and_ln102_58_fu_591_p2;
        and_ln102_59_reg_1591 <= and_ln102_59_fu_737_p2;
        and_ln102_60_reg_1618 <= and_ln102_60_fu_857_p2;
        and_ln102_60_reg_1618_pp0_iter5_reg <= and_ln102_60_reg_1618;
        and_ln102_61_reg_1528 <= and_ln102_61_fu_554_p2;
        and_ln102_62_reg_1534 <= and_ln102_62_fu_564_p2;
        and_ln102_63_reg_1563 <= and_ln102_63_fu_610_p2;
        and_ln102_65_reg_1597 <= and_ln102_65_fu_751_p2;
        and_ln102_66_reg_1631 <= and_ln102_66_fu_881_p2;
        and_ln102_reg_1500 <= and_ln102_fu_524_p2;
        and_ln102_reg_1500_pp0_iter1_reg <= and_ln102_reg_1500;
        and_ln102_reg_1500_pp0_iter2_reg <= and_ln102_reg_1500_pp0_iter1_reg;
        and_ln104_14_reg_1585 <= and_ln104_14_fu_732_p2;
        and_ln104_15_reg_1523 <= and_ln104_15_fu_549_p2;
        and_ln104_16_reg_1557 <= and_ln104_16_fu_600_p2;
        and_ln104_16_reg_1557_pp0_iter3_reg <= and_ln104_16_reg_1557;
        and_ln104_17_reg_1613 <= and_ln104_17_fu_852_p2;
        and_ln104_18_reg_1625 <= and_ln104_18_fu_866_p2;
        and_ln104_18_reg_1625_pp0_iter5_reg <= and_ln104_18_reg_1625;
        and_ln104_18_reg_1625_pp0_iter6_reg <= and_ln104_18_reg_1625_pp0_iter5_reg;
        and_ln104_reg_1510 <= and_ln104_fu_535_p2;
        icmp_ln86_58_reg_1337 <= icmp_ln86_58_fu_344_p2;
        icmp_ln86_59_reg_1342 <= icmp_ln86_59_fu_350_p2;
        icmp_ln86_59_reg_1342_pp0_iter1_reg <= icmp_ln86_59_reg_1342;
        icmp_ln86_59_reg_1342_pp0_iter2_reg <= icmp_ln86_59_reg_1342_pp0_iter1_reg;
        icmp_ln86_60_reg_1348 <= icmp_ln86_60_fu_356_p2;
        icmp_ln86_61_reg_1354 <= icmp_ln86_61_fu_362_p2;
        icmp_ln86_61_reg_1354_pp0_iter1_reg <= icmp_ln86_61_reg_1354;
        icmp_ln86_62_reg_1360 <= icmp_ln86_62_fu_368_p2;
        icmp_ln86_62_reg_1360_pp0_iter1_reg <= icmp_ln86_62_reg_1360;
        icmp_ln86_62_reg_1360_pp0_iter2_reg <= icmp_ln86_62_reg_1360_pp0_iter1_reg;
        icmp_ln86_62_reg_1360_pp0_iter3_reg <= icmp_ln86_62_reg_1360_pp0_iter2_reg;
        icmp_ln86_63_reg_1366 <= icmp_ln86_63_fu_374_p2;
        icmp_ln86_63_reg_1366_pp0_iter1_reg <= icmp_ln86_63_reg_1366;
        icmp_ln86_63_reg_1366_pp0_iter2_reg <= icmp_ln86_63_reg_1366_pp0_iter1_reg;
        icmp_ln86_63_reg_1366_pp0_iter3_reg <= icmp_ln86_63_reg_1366_pp0_iter2_reg;
        icmp_ln86_64_reg_1372 <= icmp_ln86_64_fu_380_p2;
        icmp_ln86_65_reg_1378 <= icmp_ln86_65_fu_386_p2;
        icmp_ln86_65_reg_1378_pp0_iter1_reg <= icmp_ln86_65_reg_1378;
        icmp_ln86_66_reg_1384 <= icmp_ln86_66_fu_392_p2;
        icmp_ln86_66_reg_1384_pp0_iter1_reg <= icmp_ln86_66_reg_1384;
        icmp_ln86_66_reg_1384_pp0_iter2_reg <= icmp_ln86_66_reg_1384_pp0_iter1_reg;
        icmp_ln86_67_reg_1390 <= icmp_ln86_67_fu_398_p2;
        icmp_ln86_67_reg_1390_pp0_iter1_reg <= icmp_ln86_67_reg_1390;
        icmp_ln86_67_reg_1390_pp0_iter2_reg <= icmp_ln86_67_reg_1390_pp0_iter1_reg;
        icmp_ln86_67_reg_1390_pp0_iter3_reg <= icmp_ln86_67_reg_1390_pp0_iter2_reg;
        icmp_ln86_68_reg_1396 <= icmp_ln86_68_fu_404_p2;
        icmp_ln86_68_reg_1396_pp0_iter1_reg <= icmp_ln86_68_reg_1396;
        icmp_ln86_68_reg_1396_pp0_iter2_reg <= icmp_ln86_68_reg_1396_pp0_iter1_reg;
        icmp_ln86_68_reg_1396_pp0_iter3_reg <= icmp_ln86_68_reg_1396_pp0_iter2_reg;
        icmp_ln86_69_reg_1402 <= icmp_ln86_69_fu_410_p2;
        icmp_ln86_69_reg_1402_pp0_iter1_reg <= icmp_ln86_69_reg_1402;
        icmp_ln86_69_reg_1402_pp0_iter2_reg <= icmp_ln86_69_reg_1402_pp0_iter1_reg;
        icmp_ln86_69_reg_1402_pp0_iter3_reg <= icmp_ln86_69_reg_1402_pp0_iter2_reg;
        icmp_ln86_69_reg_1402_pp0_iter4_reg <= icmp_ln86_69_reg_1402_pp0_iter3_reg;
        icmp_ln86_70_reg_1408 <= icmp_ln86_70_fu_416_p2;
        icmp_ln86_70_reg_1408_pp0_iter1_reg <= icmp_ln86_70_reg_1408;
        icmp_ln86_70_reg_1408_pp0_iter2_reg <= icmp_ln86_70_reg_1408_pp0_iter1_reg;
        icmp_ln86_70_reg_1408_pp0_iter3_reg <= icmp_ln86_70_reg_1408_pp0_iter2_reg;
        icmp_ln86_70_reg_1408_pp0_iter4_reg <= icmp_ln86_70_reg_1408_pp0_iter3_reg;
        icmp_ln86_70_reg_1408_pp0_iter5_reg <= icmp_ln86_70_reg_1408_pp0_iter4_reg;
        icmp_ln86_71_reg_1414 <= icmp_ln86_71_fu_422_p2;
        icmp_ln86_71_reg_1414_pp0_iter1_reg <= icmp_ln86_71_reg_1414;
        icmp_ln86_71_reg_1414_pp0_iter2_reg <= icmp_ln86_71_reg_1414_pp0_iter1_reg;
        icmp_ln86_71_reg_1414_pp0_iter3_reg <= icmp_ln86_71_reg_1414_pp0_iter2_reg;
        icmp_ln86_71_reg_1414_pp0_iter4_reg <= icmp_ln86_71_reg_1414_pp0_iter3_reg;
        icmp_ln86_71_reg_1414_pp0_iter5_reg <= icmp_ln86_71_reg_1414_pp0_iter4_reg;
        icmp_ln86_71_reg_1414_pp0_iter6_reg <= icmp_ln86_71_reg_1414_pp0_iter5_reg;
        icmp_ln86_72_reg_1420 <= icmp_ln86_72_fu_428_p2;
        icmp_ln86_72_reg_1420_pp0_iter1_reg <= icmp_ln86_72_reg_1420;
        icmp_ln86_73_reg_1425 <= icmp_ln86_73_fu_434_p2;
        icmp_ln86_74_reg_1430 <= icmp_ln86_74_fu_440_p2;
        icmp_ln86_74_reg_1430_pp0_iter1_reg <= icmp_ln86_74_reg_1430;
        icmp_ln86_75_reg_1435 <= icmp_ln86_75_fu_446_p2;
        icmp_ln86_75_reg_1435_pp0_iter1_reg <= icmp_ln86_75_reg_1435;
        icmp_ln86_76_reg_1440 <= icmp_ln86_76_fu_452_p2;
        icmp_ln86_76_reg_1440_pp0_iter1_reg <= icmp_ln86_76_reg_1440;
        icmp_ln86_76_reg_1440_pp0_iter2_reg <= icmp_ln86_76_reg_1440_pp0_iter1_reg;
        icmp_ln86_77_reg_1445 <= icmp_ln86_77_fu_458_p2;
        icmp_ln86_77_reg_1445_pp0_iter1_reg <= icmp_ln86_77_reg_1445;
        icmp_ln86_77_reg_1445_pp0_iter2_reg <= icmp_ln86_77_reg_1445_pp0_iter1_reg;
        icmp_ln86_78_reg_1450 <= icmp_ln86_78_fu_464_p2;
        icmp_ln86_78_reg_1450_pp0_iter1_reg <= icmp_ln86_78_reg_1450;
        icmp_ln86_78_reg_1450_pp0_iter2_reg <= icmp_ln86_78_reg_1450_pp0_iter1_reg;
        icmp_ln86_79_reg_1455 <= icmp_ln86_79_fu_470_p2;
        icmp_ln86_79_reg_1455_pp0_iter1_reg <= icmp_ln86_79_reg_1455;
        icmp_ln86_79_reg_1455_pp0_iter2_reg <= icmp_ln86_79_reg_1455_pp0_iter1_reg;
        icmp_ln86_79_reg_1455_pp0_iter3_reg <= icmp_ln86_79_reg_1455_pp0_iter2_reg;
        icmp_ln86_80_reg_1460 <= icmp_ln86_80_fu_476_p2;
        icmp_ln86_80_reg_1460_pp0_iter1_reg <= icmp_ln86_80_reg_1460;
        icmp_ln86_80_reg_1460_pp0_iter2_reg <= icmp_ln86_80_reg_1460_pp0_iter1_reg;
        icmp_ln86_80_reg_1460_pp0_iter3_reg <= icmp_ln86_80_reg_1460_pp0_iter2_reg;
        icmp_ln86_81_reg_1465 <= icmp_ln86_81_fu_482_p2;
        icmp_ln86_81_reg_1465_pp0_iter1_reg <= icmp_ln86_81_reg_1465;
        icmp_ln86_81_reg_1465_pp0_iter2_reg <= icmp_ln86_81_reg_1465_pp0_iter1_reg;
        icmp_ln86_81_reg_1465_pp0_iter3_reg <= icmp_ln86_81_reg_1465_pp0_iter2_reg;
        icmp_ln86_82_reg_1470 <= icmp_ln86_82_fu_488_p2;
        icmp_ln86_82_reg_1470_pp0_iter1_reg <= icmp_ln86_82_reg_1470;
        icmp_ln86_82_reg_1470_pp0_iter2_reg <= icmp_ln86_82_reg_1470_pp0_iter1_reg;
        icmp_ln86_82_reg_1470_pp0_iter3_reg <= icmp_ln86_82_reg_1470_pp0_iter2_reg;
        icmp_ln86_82_reg_1470_pp0_iter4_reg <= icmp_ln86_82_reg_1470_pp0_iter3_reg;
        icmp_ln86_83_reg_1475 <= icmp_ln86_83_fu_494_p2;
        icmp_ln86_83_reg_1475_pp0_iter1_reg <= icmp_ln86_83_reg_1475;
        icmp_ln86_83_reg_1475_pp0_iter2_reg <= icmp_ln86_83_reg_1475_pp0_iter1_reg;
        icmp_ln86_83_reg_1475_pp0_iter3_reg <= icmp_ln86_83_reg_1475_pp0_iter2_reg;
        icmp_ln86_83_reg_1475_pp0_iter4_reg <= icmp_ln86_83_reg_1475_pp0_iter3_reg;
        icmp_ln86_84_reg_1480 <= icmp_ln86_84_fu_500_p2;
        icmp_ln86_84_reg_1480_pp0_iter1_reg <= icmp_ln86_84_reg_1480;
        icmp_ln86_84_reg_1480_pp0_iter2_reg <= icmp_ln86_84_reg_1480_pp0_iter1_reg;
        icmp_ln86_84_reg_1480_pp0_iter3_reg <= icmp_ln86_84_reg_1480_pp0_iter2_reg;
        icmp_ln86_84_reg_1480_pp0_iter4_reg <= icmp_ln86_84_reg_1480_pp0_iter3_reg;
        icmp_ln86_85_reg_1485 <= icmp_ln86_85_fu_506_p2;
        icmp_ln86_85_reg_1485_pp0_iter1_reg <= icmp_ln86_85_reg_1485;
        icmp_ln86_85_reg_1485_pp0_iter2_reg <= icmp_ln86_85_reg_1485_pp0_iter1_reg;
        icmp_ln86_85_reg_1485_pp0_iter3_reg <= icmp_ln86_85_reg_1485_pp0_iter2_reg;
        icmp_ln86_85_reg_1485_pp0_iter4_reg <= icmp_ln86_85_reg_1485_pp0_iter3_reg;
        icmp_ln86_85_reg_1485_pp0_iter5_reg <= icmp_ln86_85_reg_1485_pp0_iter4_reg;
        icmp_ln86_86_reg_1490 <= icmp_ln86_86_fu_512_p2;
        icmp_ln86_86_reg_1490_pp0_iter1_reg <= icmp_ln86_86_reg_1490;
        icmp_ln86_86_reg_1490_pp0_iter2_reg <= icmp_ln86_86_reg_1490_pp0_iter1_reg;
        icmp_ln86_86_reg_1490_pp0_iter3_reg <= icmp_ln86_86_reg_1490_pp0_iter2_reg;
        icmp_ln86_86_reg_1490_pp0_iter4_reg <= icmp_ln86_86_reg_1490_pp0_iter3_reg;
        icmp_ln86_86_reg_1490_pp0_iter5_reg <= icmp_ln86_86_reg_1490_pp0_iter4_reg;
        icmp_ln86_87_reg_1495 <= icmp_ln86_87_fu_518_p2;
        icmp_ln86_87_reg_1495_pp0_iter1_reg <= icmp_ln86_87_reg_1495;
        icmp_ln86_87_reg_1495_pp0_iter2_reg <= icmp_ln86_87_reg_1495_pp0_iter1_reg;
        icmp_ln86_87_reg_1495_pp0_iter3_reg <= icmp_ln86_87_reg_1495_pp0_iter2_reg;
        icmp_ln86_87_reg_1495_pp0_iter4_reg <= icmp_ln86_87_reg_1495_pp0_iter3_reg;
        icmp_ln86_87_reg_1495_pp0_iter5_reg <= icmp_ln86_87_reg_1495_pp0_iter4_reg;
        icmp_ln86_87_reg_1495_pp0_iter6_reg <= icmp_ln86_87_reg_1495_pp0_iter5_reg;
        icmp_ln86_reg_1326 <= icmp_ln86_fu_338_p2;
        icmp_ln86_reg_1326_pp0_iter1_reg <= icmp_ln86_reg_1326;
        icmp_ln86_reg_1326_pp0_iter2_reg <= icmp_ln86_reg_1326_pp0_iter1_reg;
        icmp_ln86_reg_1326_pp0_iter3_reg <= icmp_ln86_reg_1326_pp0_iter2_reg;
        or_ln117_62_reg_1573 <= or_ln117_62_fu_718_p2;
        or_ln117_66_reg_1603 <= or_ln117_66_fu_825_p2;
        or_ln117_71_reg_1636 <= or_ln117_71_fu_964_p2;
        or_ln117_73_reg_1646 <= or_ln117_73_fu_984_p2;
        or_ln117_75_reg_1652 <= or_ln117_75_fu_990_p2;
        or_ln117_75_reg_1652_pp0_iter5_reg <= or_ln117_75_reg_1652;
        or_ln117_77_reg_1660 <= or_ln117_77_fu_1066_p2;
        or_ln117_81_reg_1670 <= or_ln117_81_fu_1141_p2;
        or_ln117_reg_1540 <= or_ln117_fu_580_p2;
        select_ln117_61_reg_1568 <= select_ln117_61_fu_711_p3;
        select_ln117_67_reg_1608 <= select_ln117_67_fu_839_p3;
        select_ln117_73_reg_1641 <= select_ln117_73_fu_976_p3;
        select_ln117_79_reg_1665 <= select_ln117_79_fu_1079_p3;
        select_ln117_83_reg_1675 <= select_ln117_83_fu_1155_p3;
        xor_ln104_reg_1545 <= xor_ln104_fu_586_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1190_p65 = 'bx;

assign agg_result_fu_1190_p66 = ((or_ln117_82_fu_1178_p2[0:0] == 1'b1) ? select_ln117_83_reg_1675 : 5'd31);

assign and_ln102_56_fu_723_p2 = (xor_ln104_reg_1545 & icmp_ln86_59_reg_1342_pp0_iter2_reg);

assign and_ln102_57_fu_540_p2 = (icmp_ln86_60_reg_1348 & and_ln102_reg_1500);

assign and_ln102_58_fu_591_p2 = (icmp_ln86_61_reg_1354_pp0_iter1_reg & and_ln104_reg_1510);

assign and_ln102_59_fu_737_p2 = (icmp_ln86_62_reg_1360_pp0_iter2_reg & and_ln102_56_fu_723_p2);

assign and_ln102_60_fu_857_p2 = (icmp_ln86_63_reg_1366_pp0_iter3_reg & and_ln104_14_reg_1585);

assign and_ln102_61_fu_554_p2 = (icmp_ln86_64_reg_1372 & and_ln102_57_fu_540_p2);

assign and_ln102_62_fu_564_p2 = (icmp_ln86_65_reg_1378 & and_ln104_15_fu_549_p2);

assign and_ln102_63_fu_610_p2 = (icmp_ln86_66_reg_1384_pp0_iter1_reg & and_ln102_58_fu_591_p2);

assign and_ln102_64_fu_747_p2 = (icmp_ln86_67_reg_1390_pp0_iter2_reg & and_ln104_16_reg_1557);

assign and_ln102_65_fu_751_p2 = (icmp_ln86_68_reg_1396_pp0_iter2_reg & and_ln102_59_fu_737_p2);

assign and_ln102_66_fu_881_p2 = (icmp_ln86_69_reg_1402_pp0_iter3_reg & and_ln104_17_fu_852_p2);

assign and_ln102_67_fu_999_p2 = (icmp_ln86_70_reg_1408_pp0_iter4_reg & and_ln102_60_reg_1618);

assign and_ln102_68_fu_1092_p2 = (icmp_ln86_71_reg_1414_pp0_iter5_reg & and_ln104_18_reg_1625_pp0_iter5_reg);

assign and_ln102_69_fu_615_p2 = (icmp_ln86_72_reg_1420_pp0_iter1_reg & and_ln102_61_reg_1528);

assign and_ln102_70_fu_574_p2 = (and_ln102_85_fu_569_p2 & and_ln102_57_fu_540_p2);

assign and_ln102_71_fu_619_p2 = (icmp_ln86_74_reg_1430_pp0_iter1_reg & and_ln102_62_reg_1534);

assign and_ln102_72_fu_628_p2 = (and_ln104_15_reg_1523 & and_ln102_86_fu_623_p2);

assign and_ln102_73_fu_756_p2 = (icmp_ln86_76_reg_1440_pp0_iter2_reg & and_ln102_63_reg_1563);

assign and_ln102_74_fu_765_p2 = (and_ln102_87_fu_760_p2 & and_ln102_58_reg_1551);

assign and_ln102_75_fu_770_p2 = (icmp_ln86_78_reg_1450_pp0_iter2_reg & and_ln102_64_fu_747_p2);

assign and_ln102_76_fu_891_p2 = (and_ln104_16_reg_1557_pp0_iter3_reg & and_ln102_88_fu_886_p2);

assign and_ln102_77_fu_896_p2 = (icmp_ln86_80_reg_1460_pp0_iter3_reg & and_ln102_65_reg_1597);

assign and_ln102_78_fu_905_p2 = (and_ln102_89_fu_900_p2 & and_ln102_59_reg_1591);

assign and_ln102_79_fu_1003_p2 = (icmp_ln86_82_reg_1470_pp0_iter4_reg & and_ln102_66_reg_1631);

assign and_ln102_80_fu_1012_p2 = (and_ln104_17_reg_1613 & and_ln102_90_fu_1007_p2);

assign and_ln102_81_fu_1017_p2 = (icmp_ln86_84_reg_1480_pp0_iter4_reg & and_ln102_67_fu_999_p2);

assign and_ln102_82_fu_1101_p2 = (and_ln102_91_fu_1096_p2 & and_ln102_60_reg_1618_pp0_iter5_reg);

assign and_ln102_83_fu_1106_p2 = (icmp_ln86_86_reg_1490_pp0_iter5_reg & and_ln102_68_fu_1092_p2);

assign and_ln102_84_fu_1173_p2 = (and_ln104_18_reg_1625_pp0_iter6_reg & and_ln102_92_fu_1168_p2);

assign and_ln102_85_fu_569_p2 = (xor_ln104_35_fu_559_p2 & icmp_ln86_73_reg_1425);

assign and_ln102_86_fu_623_p2 = (xor_ln104_36_fu_605_p2 & icmp_ln86_75_reg_1435_pp0_iter1_reg);

assign and_ln102_87_fu_760_p2 = (xor_ln104_37_fu_742_p2 & icmp_ln86_77_reg_1445_pp0_iter2_reg);

assign and_ln102_88_fu_886_p2 = (xor_ln104_38_fu_871_p2 & icmp_ln86_79_reg_1455_pp0_iter3_reg);

assign and_ln102_89_fu_900_p2 = (xor_ln104_39_fu_876_p2 & icmp_ln86_81_reg_1465_pp0_iter3_reg);

assign and_ln102_90_fu_1007_p2 = (xor_ln104_40_fu_994_p2 & icmp_ln86_83_reg_1475_pp0_iter4_reg);

assign and_ln102_91_fu_1096_p2 = (xor_ln104_41_fu_1087_p2 & icmp_ln86_85_reg_1485_pp0_iter5_reg);

assign and_ln102_92_fu_1168_p2 = (xor_ln104_42_fu_1163_p2 & icmp_ln86_87_reg_1495_pp0_iter6_reg);

assign and_ln102_fu_524_p2 = (icmp_ln86_fu_338_p2 & icmp_ln86_58_fu_344_p2);

assign and_ln104_14_fu_732_p2 = (xor_ln104_reg_1545 & xor_ln104_30_fu_727_p2);

assign and_ln104_15_fu_549_p2 = (xor_ln104_31_fu_544_p2 & and_ln102_reg_1500);

assign and_ln104_16_fu_600_p2 = (xor_ln104_32_fu_595_p2 & and_ln104_reg_1510);

assign and_ln104_17_fu_852_p2 = (xor_ln104_33_fu_847_p2 & and_ln102_56_reg_1579);

assign and_ln104_18_fu_866_p2 = (xor_ln104_34_fu_861_p2 & and_ln104_14_reg_1585);

assign and_ln104_fu_535_p2 = (xor_ln104_29_fu_530_p2 & icmp_ln86_reg_1326);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1190_p67;

assign icmp_ln86_58_fu_344_p2 = (($signed(p_read4_int_reg) < $signed(18'd821)) ? 1'b1 : 1'b0);

assign icmp_ln86_59_fu_350_p2 = (($signed(p_read12_int_reg) < $signed(18'd260822)) ? 1'b1 : 1'b0);

assign icmp_ln86_60_fu_356_p2 = (($signed(p_read12_int_reg) < $signed(18'd517)) ? 1'b1 : 1'b0);

assign icmp_ln86_61_fu_362_p2 = (($signed(p_read1_int_reg) < $signed(18'd1338)) ? 1'b1 : 1'b0);

assign icmp_ln86_62_fu_368_p2 = (($signed(p_read4_int_reg) < $signed(18'd261275)) ? 1'b1 : 1'b0);

assign icmp_ln86_63_fu_374_p2 = (($signed(p_read9_int_reg) < $signed(18'd261164)) ? 1'b1 : 1'b0);

assign icmp_ln86_64_fu_380_p2 = (($signed(p_read7_int_reg) < $signed(18'd261500)) ? 1'b1 : 1'b0);

assign icmp_ln86_65_fu_386_p2 = (($signed(p_read1_int_reg) < $signed(18'd1270)) ? 1'b1 : 1'b0);

assign icmp_ln86_66_fu_392_p2 = (($signed(p_read12_int_reg) < $signed(18'd1402)) ? 1'b1 : 1'b0);

assign icmp_ln86_67_fu_398_p2 = (($signed(p_read5_int_reg) < $signed(18'd459)) ? 1'b1 : 1'b0);

assign icmp_ln86_68_fu_404_p2 = (($signed(p_read11_int_reg) < $signed(18'd1897)) ? 1'b1 : 1'b0);

assign icmp_ln86_69_fu_410_p2 = (($signed(p_read1_int_reg) < $signed(18'd262091)) ? 1'b1 : 1'b0);

assign icmp_ln86_70_fu_416_p2 = (($signed(p_read8_int_reg) < $signed(18'd261078)) ? 1'b1 : 1'b0);

assign icmp_ln86_71_fu_422_p2 = (($signed(p_read6_int_reg) < $signed(18'd262015)) ? 1'b1 : 1'b0);

assign icmp_ln86_72_fu_428_p2 = (($signed(p_read7_int_reg) < $signed(18'd261491)) ? 1'b1 : 1'b0);

assign icmp_ln86_73_fu_434_p2 = (($signed(p_read9_int_reg) < $signed(18'd262095)) ? 1'b1 : 1'b0);

assign icmp_ln86_74_fu_440_p2 = (($signed(p_read3_int_reg) < $signed(18'd500)) ? 1'b1 : 1'b0);

assign icmp_ln86_75_fu_446_p2 = (($signed(p_read3_int_reg) < $signed(18'd577)) ? 1'b1 : 1'b0);

assign icmp_ln86_76_fu_452_p2 = (($signed(p_read2_int_reg) < $signed(18'd260219)) ? 1'b1 : 1'b0);

assign icmp_ln86_77_fu_458_p2 = (($signed(p_read8_int_reg) < $signed(18'd261919)) ? 1'b1 : 1'b0);

assign icmp_ln86_78_fu_464_p2 = (($signed(p_read7_int_reg) < $signed(18'd261317)) ? 1'b1 : 1'b0);

assign icmp_ln86_79_fu_470_p2 = (($signed(p_read13_int_reg) < $signed(18'd265)) ? 1'b1 : 1'b0);

assign icmp_ln86_80_fu_476_p2 = (($signed(p_read1_int_reg) < $signed(18'd873)) ? 1'b1 : 1'b0);

assign icmp_ln86_81_fu_482_p2 = (($signed(p_read9_int_reg) < $signed(18'd2333)) ? 1'b1 : 1'b0);

assign icmp_ln86_82_fu_488_p2 = (($signed(p_read12_int_reg) < $signed(18'd260811)) ? 1'b1 : 1'b0);

assign icmp_ln86_83_fu_494_p2 = (($signed(p_read1_int_reg) < $signed(18'd1012)) ? 1'b1 : 1'b0);

assign icmp_ln86_84_fu_500_p2 = (($signed(p_read10_int_reg) < $signed(18'd261188)) ? 1'b1 : 1'b0);

assign icmp_ln86_85_fu_506_p2 = (($signed(p_read12_int_reg) < $signed(18'd262024)) ? 1'b1 : 1'b0);

assign icmp_ln86_86_fu_512_p2 = (($signed(p_read12_int_reg) < $signed(18'd204)) ? 1'b1 : 1'b0);

assign icmp_ln86_87_fu_518_p2 = (($signed(p_read9_int_reg) < $signed(18'd1595)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_338_p2 = (($signed(p_read2_int_reg) < $signed(18'd260490)) ? 1'b1 : 1'b0);

assign or_ln117_58_fu_661_p2 = (and_ln102_71_fu_619_p2 | and_ln102_57_reg_1516);

assign or_ln117_59_fu_673_p2 = (and_ln102_62_reg_1534 | and_ln102_57_reg_1516);

assign or_ln117_60_fu_685_p2 = (or_ln117_59_fu_673_p2 | and_ln102_72_fu_628_p2);

assign or_ln117_61_fu_775_p2 = (and_ln102_reg_1500_pp0_iter2_reg | and_ln102_73_fu_756_p2);

assign or_ln117_62_fu_718_p2 = (and_ln102_reg_1500_pp0_iter1_reg | and_ln102_63_fu_610_p2);

assign or_ln117_63_fu_787_p2 = (or_ln117_62_reg_1573 | and_ln102_74_fu_765_p2);

assign or_ln117_64_fu_799_p2 = (and_ln102_reg_1500_pp0_iter2_reg | and_ln102_58_reg_1551);

assign or_ln117_65_fu_811_p2 = (or_ln117_64_fu_799_p2 | and_ln102_75_fu_770_p2);

assign or_ln117_66_fu_825_p2 = (or_ln117_64_fu_799_p2 | and_ln102_64_fu_747_p2);

assign or_ln117_67_fu_910_p2 = (or_ln117_66_reg_1603 | and_ln102_76_fu_891_p2);

assign or_ln117_68_fu_926_p2 = (icmp_ln86_reg_1326_pp0_iter3_reg | and_ln102_77_fu_896_p2);

assign or_ln117_69_fu_938_p2 = (icmp_ln86_reg_1326_pp0_iter3_reg | and_ln102_65_reg_1597);

assign or_ln117_70_fu_950_p2 = (or_ln117_69_fu_938_p2 | and_ln102_78_fu_905_p2);

assign or_ln117_71_fu_964_p2 = (icmp_ln86_reg_1326_pp0_iter3_reg | and_ln102_59_reg_1591);

assign or_ln117_72_fu_1022_p2 = (or_ln117_71_reg_1636 | and_ln102_79_fu_1003_p2);

assign or_ln117_73_fu_984_p2 = (or_ln117_71_fu_964_p2 | and_ln102_66_fu_881_p2);

assign or_ln117_74_fu_1034_p2 = (or_ln117_73_reg_1646 | and_ln102_80_fu_1012_p2);

assign or_ln117_75_fu_990_p2 = (icmp_ln86_reg_1326_pp0_iter3_reg | and_ln102_56_reg_1579);

assign or_ln117_76_fu_1054_p2 = (or_ln117_75_reg_1652 | and_ln102_81_fu_1017_p2);

assign or_ln117_77_fu_1066_p2 = (or_ln117_75_reg_1652 | and_ln102_67_fu_999_p2);

assign or_ln117_78_fu_1111_p2 = (or_ln117_77_reg_1660 | and_ln102_82_fu_1101_p2);

assign or_ln117_79_fu_1116_p2 = (or_ln117_75_reg_1652_pp0_iter5_reg | and_ln102_60_reg_1618_pp0_iter5_reg);

assign or_ln117_80_fu_1127_p2 = (or_ln117_79_fu_1116_p2 | and_ln102_83_fu_1106_p2);

assign or_ln117_81_fu_1141_p2 = (or_ln117_79_fu_1116_p2 | and_ln102_68_fu_1092_p2);

assign or_ln117_82_fu_1178_p2 = (or_ln117_81_reg_1670 | and_ln102_84_fu_1173_p2);

assign or_ln117_fu_580_p2 = (and_ln102_70_fu_574_p2 | and_ln102_61_fu_554_p2);

assign select_ln117_56_fu_650_p3 = ((or_ln117_reg_1540[0:0] == 1'b1) ? select_ln117_fu_643_p3 : 2'd3);

assign select_ln117_57_fu_666_p3 = ((and_ln102_57_reg_1516[0:0] == 1'b1) ? zext_ln117_7_fu_657_p1 : 3'd4);

assign select_ln117_58_fu_677_p3 = ((or_ln117_58_fu_661_p2[0:0] == 1'b1) ? select_ln117_57_fu_666_p3 : 3'd5);

assign select_ln117_59_fu_691_p3 = ((or_ln117_59_fu_673_p2[0:0] == 1'b1) ? select_ln117_58_fu_677_p3 : 3'd6);

assign select_ln117_60_fu_699_p3 = ((or_ln117_60_fu_685_p2[0:0] == 1'b1) ? select_ln117_59_fu_691_p3 : 3'd7);

assign select_ln117_61_fu_711_p3 = ((and_ln102_reg_1500_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_8_fu_707_p1 : 4'd8);

assign select_ln117_62_fu_780_p3 = ((or_ln117_61_fu_775_p2[0:0] == 1'b1) ? select_ln117_61_reg_1568 : 4'd9);

assign select_ln117_63_fu_792_p3 = ((or_ln117_62_reg_1573[0:0] == 1'b1) ? select_ln117_62_fu_780_p3 : 4'd10);

assign select_ln117_64_fu_803_p3 = ((or_ln117_63_fu_787_p2[0:0] == 1'b1) ? select_ln117_63_fu_792_p3 : 4'd11);

assign select_ln117_65_fu_817_p3 = ((or_ln117_64_fu_799_p2[0:0] == 1'b1) ? select_ln117_64_fu_803_p3 : 4'd12);

assign select_ln117_66_fu_831_p3 = ((or_ln117_65_fu_811_p2[0:0] == 1'b1) ? select_ln117_65_fu_817_p3 : 4'd13);

assign select_ln117_67_fu_839_p3 = ((or_ln117_66_fu_825_p2[0:0] == 1'b1) ? select_ln117_66_fu_831_p3 : 4'd14);

assign select_ln117_68_fu_915_p3 = ((or_ln117_67_fu_910_p2[0:0] == 1'b1) ? select_ln117_67_reg_1608 : 4'd15);

assign select_ln117_69_fu_931_p3 = ((icmp_ln86_reg_1326_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_9_fu_922_p1 : 5'd16);

assign select_ln117_70_fu_942_p3 = ((or_ln117_68_fu_926_p2[0:0] == 1'b1) ? select_ln117_69_fu_931_p3 : 5'd17);

assign select_ln117_71_fu_956_p3 = ((or_ln117_69_fu_938_p2[0:0] == 1'b1) ? select_ln117_70_fu_942_p3 : 5'd18);

assign select_ln117_72_fu_968_p3 = ((or_ln117_70_fu_950_p2[0:0] == 1'b1) ? select_ln117_71_fu_956_p3 : 5'd19);

assign select_ln117_73_fu_976_p3 = ((or_ln117_71_fu_964_p2[0:0] == 1'b1) ? select_ln117_72_fu_968_p3 : 5'd20);

assign select_ln117_74_fu_1027_p3 = ((or_ln117_72_fu_1022_p2[0:0] == 1'b1) ? select_ln117_73_reg_1641 : 5'd21);

assign select_ln117_75_fu_1039_p3 = ((or_ln117_73_reg_1646[0:0] == 1'b1) ? select_ln117_74_fu_1027_p3 : 5'd22);

assign select_ln117_76_fu_1046_p3 = ((or_ln117_74_fu_1034_p2[0:0] == 1'b1) ? select_ln117_75_fu_1039_p3 : 5'd23);

assign select_ln117_77_fu_1059_p3 = ((or_ln117_75_reg_1652[0:0] == 1'b1) ? select_ln117_76_fu_1046_p3 : 5'd24);

assign select_ln117_78_fu_1071_p3 = ((or_ln117_76_fu_1054_p2[0:0] == 1'b1) ? select_ln117_77_fu_1059_p3 : 5'd25);

assign select_ln117_79_fu_1079_p3 = ((or_ln117_77_fu_1066_p2[0:0] == 1'b1) ? select_ln117_78_fu_1071_p3 : 5'd26);

assign select_ln117_80_fu_1120_p3 = ((or_ln117_78_fu_1111_p2[0:0] == 1'b1) ? select_ln117_79_reg_1665 : 5'd27);

assign select_ln117_81_fu_1133_p3 = ((or_ln117_79_fu_1116_p2[0:0] == 1'b1) ? select_ln117_80_fu_1120_p3 : 5'd28);

assign select_ln117_82_fu_1147_p3 = ((or_ln117_80_fu_1127_p2[0:0] == 1'b1) ? select_ln117_81_fu_1133_p3 : 5'd29);

assign select_ln117_83_fu_1155_p3 = ((or_ln117_81_fu_1141_p2[0:0] == 1'b1) ? select_ln117_82_fu_1147_p3 : 5'd30);

assign select_ln117_fu_643_p3 = ((and_ln102_61_reg_1528[0:0] == 1'b1) ? zext_ln117_fu_639_p1 : 2'd2);

assign xor_ln104_29_fu_530_p2 = (icmp_ln86_58_reg_1337 ^ 1'd1);

assign xor_ln104_30_fu_727_p2 = (icmp_ln86_59_reg_1342_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_31_fu_544_p2 = (icmp_ln86_60_reg_1348 ^ 1'd1);

assign xor_ln104_32_fu_595_p2 = (icmp_ln86_61_reg_1354_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_33_fu_847_p2 = (icmp_ln86_62_reg_1360_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_34_fu_861_p2 = (icmp_ln86_63_reg_1366_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_35_fu_559_p2 = (icmp_ln86_64_reg_1372 ^ 1'd1);

assign xor_ln104_36_fu_605_p2 = (icmp_ln86_65_reg_1378_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_37_fu_742_p2 = (icmp_ln86_66_reg_1384_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_38_fu_871_p2 = (icmp_ln86_67_reg_1390_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_39_fu_876_p2 = (icmp_ln86_68_reg_1396_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_40_fu_994_p2 = (icmp_ln86_69_reg_1402_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_41_fu_1087_p2 = (icmp_ln86_70_reg_1408_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_42_fu_1163_p2 = (icmp_ln86_71_reg_1414_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_586_p2 = (icmp_ln86_reg_1326_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_633_p2 = (1'd1 ^ and_ln102_69_fu_615_p2);

assign zext_ln117_7_fu_657_p1 = select_ln117_56_fu_650_p3;

assign zext_ln117_8_fu_707_p1 = select_ln117_60_fu_699_p3;

assign zext_ln117_9_fu_922_p1 = select_ln117_68_fu_915_p3;

assign zext_ln117_fu_639_p1 = xor_ln117_fu_633_p2;

endmodule //conifer_jettag_accelerator_decision_function_2
