$date
	Wed Dec 28 00:19:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_d $end
$var wire 1 ! clk $end
$var wire 1 " mode $end
$var wire 1 # reset $end
$var wire 3 $ count [2:0] $end
$var reg 3 % pre_state [0:2] $end
$scope module d0 $end
$var wire 1 & D $end
$var wire 1 ! clk $end
$var wire 1 # sync_reset $end
$var reg 1 ' Q $end
$upscope $end
$scope module d1 $end
$var wire 1 ( D $end
$var wire 1 ! clk $end
$var wire 1 # sync_reset $end
$var reg 1 ) Q $end
$upscope $end
$scope module d2 $end
$var wire 1 * D $end
$var wire 1 ! clk $end
$var wire 1 # sync_reset $end
$var reg 1 + Q $end
$upscope $end
$upscope $end
$scope module counter_tb $end
$var wire 3 , count [2:0] $end
$var reg 1 - clk $end
$var reg 1 . mode $end
$var reg 1 / reset $end
$var integer 32 0 i [31:0] $end
$scope module c1 $end
$var wire 1 - clk $end
$var wire 1 . mode $end
$var wire 1 / reset $end
$var wire 3 1 count [2:0] $end
$var wire 1 2 C $end
$var wire 1 3 B $end
$var wire 1 4 A $end
$var reg 3 5 current_state [0:2] $end
$scope module JK1 $end
$var wire 1 6 J $end
$var wire 1 7 K $end
$var wire 1 - clk $end
$var wire 1 / sync_reset $end
$var reg 1 8 Q $end
$upscope $end
$scope module JK2 $end
$var wire 1 9 J $end
$var wire 1 : K $end
$var wire 1 - clk $end
$var wire 1 / sync_reset $end
$var reg 1 ; Q $end
$upscope $end
$scope module JK3 $end
$var wire 1 < J $end
$var wire 1 = K $end
$var wire 1 - clk $end
$var wire 1 / sync_reset $end
$var reg 1 > Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x>
x=
x<
x;
x:
x9
x8
x7
x6
bx 5
x4
x3
x2
bx 1
b0 0
x/
x.
0-
bx ,
x+
x*
x)
x(
x'
x&
bx %
bx $
z#
z"
z!
$end
#10000
07
06
0:
09
04
03
02
08
0;
b0 ,
b0 1
0>
b0 5
1<
1=
b1 0
1-
1/
0.
#20000
b10 0
0-
#30000
b11 0
1-
#32000
0/
#40000
b100 0
0-
#50000
1:
19
12
b1 5
b1 ,
b1 1
1>
b101 0
1-
#60000
b110 0
0-
#70000
0:
09
13
02
b10 5
0>
b10 ,
b10 1
1;
b111 0
1-
#80000
b1000 0
0-
#90000
17
16
1:
19
12
b11 5
b11 ,
b11 1
1>
b1001 0
1-
#100000
b1010 0
0-
#110000
07
06
0:
09
14
03
02
b100 5
0>
0;
b100 ,
b100 1
18
b1011 0
1-
#120000
b1100 0
0-
#130000
1:
19
12
b101 5
b101 ,
b101 1
1>
b1101 0
1-
#140000
b1110 0
0-
#150000
0:
09
13
02
b110 5
0>
b110 ,
b110 1
1;
b1111 0
1-
#160000
b10000 0
0-
#170000
17
16
1:
19
12
b111 5
b111 ,
b111 1
1>
b10001 0
1-
#180000
b10010 0
0-
#182000
06
07
09
0=
1.
#190000
1=
0<
03
b101 5
b101 ,
b101 1
0;
b10011 0
1-
#200000
b10100 0
0-
#210000
17
0:
02
b100 5
b100 ,
b100 1
0>
b10101 0
1-
#220000
b10110 0
0-
#230000
1<
0=
04
b0 5
b0 ,
b0 1
08
b10111 0
1-
#240000
b11000 0
0-
#250000
07
19
12
b1 5
b1 ,
b1 1
1>
b11001 0
1-
#260000
b11010 0
0-
#270000
0<
1=
13
b11 5
b11 ,
b11 1
1;
b11011 0
1-
#280000
b11100 0
0-
#290000
16
09
02
b10 5
b10 ,
b10 1
0>
b11101 0
1-
#300000
b11110 0
0-
#310000
0=
1<
14
b110 5
b110 ,
b110 1
18
b11111 0
1-
#320000
b100000 0
0-
#330000
06
1:
12
b111 5
b111 ,
b111 1
1>
b100001 0
1-
#332000
17
1<
0:
04
03
02
b0 5
1/
#340000
b100010 0
0-
#350000
0>
0;
b0 ,
b0 1
08
b100011 0
1-
#354000
