# 
# Steps log generated by SDx
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running xocc
Environment variables :
------------------------------------------
HDI_PROCESSOR=i686
HOME=C:\Users\Naimu
RDI_ARGS= --iprepo C:/Users/Naimu/workspace/lab_2/Release/_sds/iprepo/repo --iprepo C:/Xilinx/SDx/2018.3/data/ip/xilinx --platform C:/Xilinx/SDx/2018.3/platforms/zed/zed.xpfm --temp_dir C:/Users/Naimu/workspace/lab_2/Release/_sds/p0 --output_dir C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vpl --input_file C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/.xsd/top.bd.tcl --target hw --save_temps --kernels block_mmult:madd:adapter --webtalk_flag SDSoC --remote_ip_cache C:/Users/Naimu/workspace/ip_cache --xp \"param:compiler.deleteDefaultReportConfigs=false\"
RDI_ARGS_FUNCTION=RDI_EXEC_DEFAULT
XILINX_OPENCL=C:/Xilinx/SDx/2018.3
XILINX_XD=C:/Xilinx/SDx/2018.3
_RDI_BINROOT=C:\Xilinx\SDx\2018.3\bin
_RDI_CWD=C:\Users\Naimu\workspace\lab_2\Release
_RDI_DONT_SET_XILINX_AS_PATH=True
_RDI_VERSION_PROG=vpl
_valid=False
ALLUSERSPROFILE=C:\ProgramData
APPDATA=C:\Users\Naimu\AppData\Roaming
CHARPOP=1
ChocolateyInstall=C:\ProgramData\chocolatey
ChocolateyLastPathUpdate=Tue Jan 15 23:44:05 2019
CommonProgramFiles(x86)=C:\Program Files (x86)\Common Files
CommonProgramFiles=C:\Program Files\Common Files
CommonProgramW6432=C:\Program Files\Common Files
COMPUTERNAME=DESKTOP-6OLIA81
ComSpec=C:\WINDOWS\system32\cmd.exe
CWD=C:\Users\Naimu\workspace\lab_2\Release
DriverData=C:\Windows\System32\Drivers\DriverData
FPS_BROWSER_APP_PROFILE_STRING=Internet Explorer
FPS_BROWSER_USER_PROFILE_STRING=Default
HDI_APPROOT=C:/Xilinx/SDx/2018.3
HOMEDRIVE=C:
HOMEPATH=\Users\Naimu
INT_VARIABLE_NAME=XILINX_PATH
ISL_IOSTREAMS_RSA=C:/Xilinx/SDx/2018.3/tps/isl
kubectl=C:\Windows\System32\kubectl.exe
LOCALAPPDATA=C:\Users\Naimu\AppData\Local
LOGONSERVER=\\DESKTOP-6OLIA81
MAKEFLAGS=
MAKELEVEL=1
MFLAGS=
minikube=C:\Windows\System32\minikube.exe
NOSPLASH=false
NUMBER_OF_PROCESSORS=4
OneDrive=C:\Users\Naimu\Documents\Uni Work\CS - Robotic Systems\OneDriveStuff\OneDrive - University of Bristol
OneDriveCommercial=C:\Users\Naimu\Documents\Uni Work\CS - Robotic Systems\OneDriveStuff\OneDrive - University of Bristol
OneDriveConsumer=C:\Users\Naimu\OneDrive
OS=Windows_NT
PATH=C:/Xilinx/Vivado/2018.3/tps/win64/binutils-2.26/bin;C:/Xilinx/SDK/2018.3/gnu/aarch64/nt/aarch64-linux/bin;C:/Xilinx/SDx/2018.3/bin/../gnu/ppc64le/4.9.3/win64/bin;C:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/bin;C:/Xilinx/Vivado/2018.3/tps/mingw/6.2.0/win64.o/nt/bin;C:/Xilinx/SDx/2018.3/bin;C:/Xilinx/SDx/2018.3/lib/win64.o;C:/Xilinx/SDx/2018.3/tps/win64/jre9.0.4/bin/server;C:/Xilinx/SDx/2018.3/tps/win64/jre9.0.4/bin;C:/Xilinx/SDK/2018.3/bin;C:/Xilinx/SDx/2018.3\tps\win64\libxslt\bin;C:/Xilinx/SDK/2018.3\gnuwin\bin;C:/Xilinx/SDK/2018.3\gnu\arm\nt\bin;C:/Xilinx/Vivado/2018.3\bin;C:\Xilinx\SDK\2018.3\gnu\microblaze\nt\bin;C:\Xilinx\SDK\2018.3\gnu\microblaze\linux_toolchain\nt64_le\bin;C:\Xilinx\SDK\2018.3\gnu\microblaze\linux_toolchain\nt64_be\bin;C:\Xilinx\SDK\2018.3\gnu\aarch64\nt\aarch64-none\bin;C:\Xilinx\SDK\2018.3\gnu\aarch64\nt\aarch64-linux\bin;C:\Xilinx\SDK\2018.3\gnu\armr5\nt\gcc-arm-none-eabi\bin;C:\Xilinx\SDK\2018.3\gnu\aarch32\nt\gcc-arm-none-eabi\bin;C:\Xilinx\SDK\2018.3\gnu\aarch32\nt\gcc-arm-linux-gnueabi\bin;C:\Xilinx\SDK\2018.3\tps\win64\cmake-3.3.2\bin;;C:\Xilinx\SDK\2018.3\lib\win64.o;C:\Program Files\Haskell\bin;C:\Program Files\Haskell Platform\8.6.3\lib\extralibs\bin;C:\Program Files\Haskell Platform\8.6.3\bin;C:\Program Files (x86)\Embarcadero\Studio\19.0\bin;C:\Users\Public\Documents\Embarcadero\Studio\19.0\Bpl;C:\Program Files (x86)\Embarcadero\Studio\19.0\bin64;C:\Users\Public\Documents\Embarcadero\Studio\19.0\Bpl\Win64;C:\WINDOWS\system32;C:\WINDOWS;C:\WINDOWS\System32\Wbem;C:\WINDOWS\System32\WindowsPowerShell\v1.0\;C:\HashiCorp\Vagrant\bin;C:\Program Files\dotnet\;C:\Program Files\Microsoft SQL Server\130\Tools\Binn\;C:\Program Files\MATLAB\R2018b\bin;C:\Program Files\PuTTY\;C:\WINDOWS\System32\OpenSSH\;C:\Program Files (x86)\IVI Foundation\VISA\WinNT\Bin;C:\Program Files\nodejs\;C:\Program Files\Git\cmd;C:\Users\Naimu\AppData\Roaming\Python\Python37\Scripts;C:\ProgramData\chocolatey\bin;C:\Program Files\Haskell Platform\8.6.3\mingw\bin;C:\Program Files\swipl\bin;C:\Users\Naimu\AppData\Roaming\cabal\bin;C:\Users\Naimu\AppData\Roaming\local\bin;C:\Users\Naimu\AppData\Local\Programs\Python\Python37-32\Scripts\;C:\Users\Naimu\AppData\Local\Programs\Python\Python37-32\;C:\Users\Naimu\AppData\Local\Microsoft\WindowsApps;C:\Users\Naimu\AppData\Local\Programs\Microsoft VS Code\bin;C:\Users\Naimu\AppData\Local\Programs\MiKTeX 2.9\miktex\bin\x64\;C:\Users\Naimu\AppData\Roaming\npm;C:\Users\Naimu\AppData\Local\hyper\app-2.1.1\resources\bin;C:\Users\Naimu\AppData\Local\.meteor;C:\Xilinx\SDx\2018.3\tps\mingw\6.2.0\win64.o\nt\bin;C:\Xilinx\SDx\2018.3\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
PATHEXT=.COM;.EXE;.BAT;.CMD;.VBS;.VBE;.JS;.JSE;.WSF;.WSH;.MSC
PROCESSOR_ARCHITECTURE=AMD64
PROCESSOR_IDENTIFIER=Intel64 Family 6 Model 142 Stepping 9, GenuineIntel
PROCESSOR_LEVEL=6
PROCESSOR_REVISION=8e09
PRODVERSION_EXE=C:/Xilinx/SDx/2018.3/bin/unwrapped/win64.o/prodversion.exe
ProgramData=C:\ProgramData
ProgramFiles(x86)=C:\Program Files (x86)
ProgramFiles=C:\Program Files
ProgramW6432=C:\Program Files
PROMPT=$P$G
PSModulePath=C:\Program Files\WindowsPowerShell\Modules;C:\WINDOWS\system32\WindowsPowerShell\v1.0\Modules
PUBLIC=C:\Users\Public
PWD=C:\Users\Naimu\workspace\lab_2\Release
RDI_APPROOT=C:/Xilinx/SDx/2018.3
RDI_BASEROOT=C:/Xilinx/SDx
RDI_BINDIR=C:/Xilinx/SDx/2018.3/bin
RDI_BINROOT=C:/Xilinx/SDx/2018.3/bin
RDI_BUILD=yes
RDI_CHECK_PROG=True
RDI_DATADIR=C:/Xilinx/SDx/2018.3/data
RDI_INSTALLROOT=C:/Xilinx
RDI_INSTALLVER=2018.3
RDI_INSTALLVERSION=2018.3
RDI_JAVA_VERSION=9.0.4
RDI_JAVAROOT=C:/Xilinx/SDx/2018.3/tps/win64/jre9.0.4
RDI_LIBDIR=C:/Xilinx/SDx/2018.3/lib/win64.o
RDI_MINGW_LIB=C:/Xilinx/SDx/2018.3\tps\mingw\6.2.0\win64.o\nt\bin;C:/Xilinx/SDx/2018.3\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
RDI_OPT_EXT=.o
RDI_OS_ARCH=64
RDI_PLATFORM=win64
RDI_PREPEND_PATH=C:/Xilinx/SDK/2018.3/bin;C:/Xilinx/SDK/2018.3/bin;C:/Xilinx/SDK/2018.3/bin
RDI_PROG=C:/Xilinx/SDx/2018.3/bin/unwrapped/win64.o/vpl.exe
RDI_PROGNAME=vpl.exe
RDI_TPS_ROOT=C:/Xilinx/Vivado/2018.3/tps/win64
RDI_VERBOSE=False
RT_LIBPATH=C:/Xilinx/SDx/2018.3/scripts/rt/data
RT_TCL_PATH=C:/Xilinx/SDx/2018.3/scripts/rt/base_tcl/tcl
SESSIONNAME=Console
STACK_ROOT=C:\sr
SYNTH_COMMON=C:/Xilinx/SDx/2018.3/scripts/rt/data
SystemDrive=C:
SystemRoot=C:\WINDOWS
TCL_LIBRARY=C:/Xilinx/SDx/2018.3/tps/tcl/tcl8.5
TEMP=C:\Users\Naimu\AppData\Local\Temp
terraform=C:\Windows\System32\terraform.exe
TMP=C:\Users\Naimu\AppData\Local\Temp
USERDOMAIN_ROAMINGPROFILE=DESKTOP-6OLIA81
USERDOMAIN=DESKTOP-6OLIA81
USERNAME=Naimu
USERPROFILE=C:\Users\Naimu
VBOX_MSI_INSTALL_PATH=C:\Program Files\Oracle\VirtualBox\
VXIPNPPATH=C:\Program Files (x86)\IVI Foundation\VISA\
windir=C:\WINDOWS
XIL_CHECK_TCL_DEBUG=False
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XILINX_PLANAHEAD=C:/Xilinx/SDx/2018.3
XILINX_SDK=C:/Xilinx/SDK/2018.3
XILINX_SDX_VERSION=SDx v2018.3 (64-bit)
XILINX_SDX=C:/Xilinx/SDx/2018.3
XILINX_VERSION_DEFAULT=2018.3
XILINX_VERSION_SDX=2018.3
XILINX_VIVADO_HLS=C:/Xilinx/Vivado/2018.3
XILINX_VIVADO=C:/Xilinx/Vivado/2018.3
XSDK_BATCH=0
XVREDIST=C:/Xilinx/SDx/2018.3\tps\win64\xvcredist.exe


------------------------------------------
VPL internal step: generating ipirun.tcl for vivado
timestamp: 14 Mar 2019 09:43:28
------------------------------------------
step: running vivado to generate bitstream
timestamp: 14 Mar 2019 09:43:28
launch dir: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado
cmd: C:/Xilinx/Vivado/2018.3/bin/vivado -mode batch -notrace -source C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/ipirun.tcl -messageDb C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/vivado.pb
   -----------------------
   VPL internal step: creating sdx tcl hooks for implementation run
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:1705
   timestamp: 14 March 2019 09:43:33
   -----------------------
   VPL internal step: source .local/dsa/prj/rebuild.tcl to create prj project
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:229
   timestamp: 14 March 2019 09:43:33
   -----------------------
   VPL internal step: update_ip_catalog
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:1087
   timestamp: 14 March 2019 09:43:42
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location C:/Users/Naimu/workspace/ip_cache
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:1097
   timestamp: 14 March 2019 09:43:47
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files zed.bd]
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:873
   timestamp: 14 March 2019 09:43:47
   -----------------------
   VPL internal step: source .local/top.bd.tcl
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:890
   timestamp: 14 March 2019 09:43:50
   -----------------------
   VPL internal step: save_bd_design
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:893
   timestamp: 14 March 2019 09:47:13
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:660
   timestamp: 14 March 2019 09:47:33
   -----------------------
   VPL internal step: assign_bd_address
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:666
   timestamp: 14 March 2019 09:47:33
   -----------------------
   VPL internal step: bd::util_cmd set_bd_source SDSoC [current_bd_design]
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:677
   timestamp: 14 March 2019 09:47:37
   -----------------------
   VPL internal step: save_bd_design
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:683
   timestamp: 14 March 2019 09:47:37
   -----------------------
   VPL internal step: writing address_map.xml
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:690
   timestamp: 14 March 2019 09:47:40
   -----------------------
   VPL internal step: writing debug ip layout
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:695
   timestamp: 14 March 2019 09:47:40
   -----------------------
   VPL internal step: generate_target all [get_files zed.bd]
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:709
   timestamp: 14 March 2019 09:47:40
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files zed.bd]]
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:976
   timestamp: 14 March 2019 09:49:49
   -----------------------
   VPL internal step: write_hwdef -force -file output/system.hdf
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:717
   timestamp: 14 March 2019 09:51:42
   -----------------------
   VPL internal step: add_files -norecurse [make_wrapper -top -files [get_files zed.bd]]
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:721
   timestamp: 14 March 2019 09:51:45
   -----------------------
   VPL internal step: writing user synth clock constraints in output/zed_ooc_copy.xdc
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:1133
   timestamp: 14 March 2019 09:51:45
   -----------------------
   VPL internal step: add_files output/zed_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:1137
   timestamp: 14 March 2019 09:51:45
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:263
   timestamp: 14 March 2019 09:51:45
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:271
   timestamp: 14 March 2019 09:51:45
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:281
   timestamp: 14 March 2019 09:51:55
   -----------------------
   VPL internal step: launch_runs synth_1 -jobs 2  
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:465
   timestamp: 14 March 2019 09:51:55
   -----------------------
   VPL internal step: generating resource usage report 'output/resource.json'
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:2812
   timestamp: 14 March 2019 09:58:04
   -----------------------
   VPL internal step: log_generated_reports for synthesis 'output/generated_reports.log'
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:485
   timestamp: 14 March 2019 09:58:04
   -----------------------
   VPL internal step: launched run synth_1
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 March 2019 09:58:05
   -----------------------
   VPL internal step: launched run zed_block_mmult_1_0_synth_1
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 March 2019 09:58:05
   -----------------------
   VPL internal step: launched run zed_madd_1_0_synth_1
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 March 2019 09:58:05
   -----------------------
   VPL internal step: launched run zed_xbar_0_synth_1
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 March 2019 09:58:05
   -----------------------
   VPL internal step: launched run zed_xbar_1_synth_1
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 March 2019 09:58:05
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream 
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:527
   timestamp: 14 March 2019 09:58:05
   -----------------------
   VPL internal step: log_generated_reports for implementation 'output/generated_reports.log'
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:540
   timestamp: 14 March 2019 10:06:44
status: success
------------------------------------------
VPL internal step: generating ipirun.tcl for vivado
timestamp: 14 Mar 2019 10:45:16
------------------------------------------
step: running vivado to generate bitstream
timestamp: 14 Mar 2019 10:45:16
launch dir: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado
cmd: C:/Xilinx/Vivado/2018.3/bin/vivado -mode batch -notrace -source C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/ipirun.tcl -messageDb C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/vivado.pb
   -----------------------
   VPL internal step: creating sdx tcl hooks for implementation run
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:1705
   timestamp: 14 March 2019 10:45:20
   -----------------------
   VPL internal step: source .local/dsa/prj/rebuild.tcl to create prj project
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:229
   timestamp: 14 March 2019 10:45:20
   -----------------------
   VPL internal step: update_ip_catalog
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:1087
   timestamp: 14 March 2019 10:45:29
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location C:/Users/Naimu/workspace/ip_cache
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:1097
   timestamp: 14 March 2019 10:45:33
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files zed.bd]
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:873
   timestamp: 14 March 2019 10:45:33
   -----------------------
   VPL internal step: source .local/top.bd.tcl
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:890
   timestamp: 14 March 2019 10:45:35
   -----------------------
   VPL internal step: save_bd_design
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:893
   timestamp: 14 March 2019 10:49:00
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:660
   timestamp: 14 March 2019 10:49:17
   -----------------------
   VPL internal step: assign_bd_address
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:666
   timestamp: 14 March 2019 10:49:17
   -----------------------
   VPL internal step: bd::util_cmd set_bd_source SDSoC [current_bd_design]
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:677
   timestamp: 14 March 2019 10:49:20
   -----------------------
   VPL internal step: save_bd_design
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:683
   timestamp: 14 March 2019 10:49:20
   -----------------------
   VPL internal step: writing address_map.xml
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:690
   timestamp: 14 March 2019 10:49:23
   -----------------------
   VPL internal step: writing debug ip layout
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:695
   timestamp: 14 March 2019 10:49:23
   -----------------------
   VPL internal step: generate_target all [get_files zed.bd]
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:709
   timestamp: 14 March 2019 10:49:23
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files zed.bd]]
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:976
   timestamp: 14 March 2019 10:52:00
   -----------------------
   VPL internal step: write_hwdef -force -file output/system.hdf
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:717
   timestamp: 14 March 2019 10:53:52
   -----------------------
   VPL internal step: add_files -norecurse [make_wrapper -top -files [get_files zed.bd]]
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:721
   timestamp: 14 March 2019 10:53:55
   -----------------------
   VPL internal step: writing user synth clock constraints in output/zed_ooc_copy.xdc
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:1133
   timestamp: 14 March 2019 10:53:55
   -----------------------
   VPL internal step: add_files output/zed_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:1137
   timestamp: 14 March 2019 10:53:55
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:263
   timestamp: 14 March 2019 10:53:55
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:271
   timestamp: 14 March 2019 10:53:55
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:281
   timestamp: 14 March 2019 10:54:01
   -----------------------
   VPL internal step: launch_runs synth_1 -jobs 2  
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:465
   timestamp: 14 March 2019 10:54:02
   -----------------------
   VPL internal step: generating resource usage report 'output/resource.json'
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:2812
   timestamp: 14 March 2019 11:04:12
   -----------------------
   VPL internal step: log_generated_reports for synthesis 'output/generated_reports.log'
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:485
   timestamp: 14 March 2019 11:04:12
   -----------------------
   VPL internal step: launched run synth_1
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 March 2019 11:04:12
   -----------------------
   VPL internal step: launched run zed_block_mmult_1_0_synth_1
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 March 2019 11:04:12
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream 
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:527
   timestamp: 14 March 2019 11:04:12
   -----------------------
   VPL internal step: log_generated_reports for implementation 'output/generated_reports.log'
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:540
   timestamp: 14 March 2019 11:08:42
   VPL status: fail (place_design ERROR)
   VPL log: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/impl_1/runme.log
status: fail
------------------------------------------
VPL internal step: generating ipirun.tcl for vivado
timestamp: 14 Mar 2019 11:14:53
------------------------------------------
step: running vivado to generate bitstream
timestamp: 14 Mar 2019 11:14:54
launch dir: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado
cmd: C:/Xilinx/Vivado/2018.3/bin/vivado -mode batch -notrace -source C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/ipirun.tcl -messageDb C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/vivado.pb
   -----------------------
   VPL internal step: creating sdx tcl hooks for implementation run
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:1705
   timestamp: 14 March 2019 11:15:05
   -----------------------
   VPL internal step: source .local/dsa/prj/rebuild.tcl to create prj project
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:229
   timestamp: 14 March 2019 11:15:06
   -----------------------
   VPL internal step: update_ip_catalog
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:1087
   timestamp: 14 March 2019 11:15:21
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location C:/Users/Naimu/workspace/ip_cache
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:1097
   timestamp: 14 March 2019 11:15:33
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files zed.bd]
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:873
   timestamp: 14 March 2019 11:15:33
   -----------------------
   VPL internal step: source .local/top.bd.tcl
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:890
   timestamp: 14 March 2019 11:15:37
   -----------------------
   VPL internal step: save_bd_design
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:893
   timestamp: 14 March 2019 11:22:45
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:660
   timestamp: 14 March 2019 11:23:24
   -----------------------
   VPL internal step: assign_bd_address
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:666
   timestamp: 14 March 2019 11:23:24
   -----------------------
   VPL internal step: bd::util_cmd set_bd_source SDSoC [current_bd_design]
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:677
   timestamp: 14 March 2019 11:23:33
   -----------------------
   VPL internal step: save_bd_design
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:683
   timestamp: 14 March 2019 11:23:33
   -----------------------
   VPL internal step: writing address_map.xml
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:690
   timestamp: 14 March 2019 11:23:40
   -----------------------
   VPL internal step: writing debug ip layout
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:695
   timestamp: 14 March 2019 11:23:40
   -----------------------
   VPL internal step: generate_target all [get_files zed.bd]
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:709
   timestamp: 14 March 2019 11:23:40
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files zed.bd]]
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:976
   timestamp: 14 March 2019 11:28:44
   -----------------------
   VPL internal step: write_hwdef -force -file output/system.hdf
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:717
   timestamp: 14 March 2019 11:32:59
   -----------------------
   VPL internal step: add_files -norecurse [make_wrapper -top -files [get_files zed.bd]]
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:721
   timestamp: 14 March 2019 11:33:04
   -----------------------
   VPL internal step: writing user synth clock constraints in output/zed_ooc_copy.xdc
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:1133
   timestamp: 14 March 2019 11:33:04
   -----------------------
   VPL internal step: add_files output/zed_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:1137
   timestamp: 14 March 2019 11:33:04
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:263
   timestamp: 14 March 2019 11:33:04
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:271
   timestamp: 14 March 2019 11:33:04
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:281
   timestamp: 14 March 2019 11:33:15
   -----------------------
   VPL internal step: launch_runs synth_1 -jobs 2  
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:465
   timestamp: 14 March 2019 11:33:16
   -----------------------
   VPL internal step: generating resource usage report 'output/resource.json'
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:2812
   timestamp: 14 March 2019 11:47:10
   -----------------------
   VPL internal step: log_generated_reports for synthesis 'output/generated_reports.log'
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:485
   timestamp: 14 March 2019 11:47:10
   -----------------------
   VPL internal step: launched run synth_1
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 March 2019 11:47:10
   -----------------------
   VPL internal step: launched run zed_block_mmult_1_0_synth_1
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 14 March 2019 11:47:10
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream 
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:527
   timestamp: 14 March 2019 11:47:10
   -----------------------
   VPL internal step: log_generated_reports for implementation 'output/generated_reports.log'
   File: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/ocl_util.tcl:540
   timestamp: 14 March 2019 12:09:21
status: success
