$date
  Tue May 28 09:38:37 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb $end
$var reg 1 ! data $end
$var reg 1 " address $end
$var reg 1 # enable $end
$var reg 2 $ output_value[1:0] $end
$scope module uut $end
$var reg 1 % data $end
$var reg 1 & address $end
$var reg 1 ' enable $end
$var reg 2 ( output_value[1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
bXX $
0%
0&
0'
bXX (
#1000000
1!
1%
#2000000
0!
1"
0%
1&
#3000000
1!
1%
#4000000
0!
0"
1#
bX0 $
0%
0&
1'
bX0 (
#5000000
1!
bX1 $
1%
bX1 (
#6000000
0!
1"
b01 $
0%
1&
b01 (
#7000000
1!
b11 $
1%
b11 (
#8000000
