Analysis & Synthesis report for mips_project
Sat Apr 29 22:14:10 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat Apr 29 22:14:10 2017           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; mips_project                                ;
; Top-level Entity Name              ; mips_project                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; mips_project       ; mips_project       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sat Apr 29 22:13:54 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mips_project -c mips_project
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file mips_project.v
    Info (12023): Found entity 1: main File: C:/Users/Hesham/Desktop/yarab/mips_project.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file add_32.v
    Info (12023): Found entity 1: add_32 File: C:/Users/Hesham/Desktop/yarab/add_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/Hesham/Desktop/yarab/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_control.v
    Info (12023): Found entity 1: alu_control File: C:/Users/Hesham/Desktop/yarab/alu_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file if_id_reg.v
    Info (12023): Found entity 1: IF_ID_reg File: C:/Users/Hesham/Desktop/yarab/IF_ID_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2x1_32.v
    Info (12023): Found entity 1: mux_2x1_32 File: C:/Users/Hesham/Desktop/yarab/mux_2x1_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: register_file File: C:/Users/Hesham/Desktop/yarab/register_file.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_left_2.v
    Info (12023): Found entity 1: shift_left_2 File: C:/Users/Hesham/Desktop/yarab/shift_left_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign_extender_16to32.v
    Info (12023): Found entity 1: sign_extender_16to32 File: C:/Users/Hesham/Desktop/yarab/sign_extender_16to32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id_ex_reg.v
    Info (12023): Found entity 1: ID_EX_reg File: C:/Users/Hesham/Desktop/yarab/ID_EX_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_wb_reg.v
    Info (12023): Found entity 1: MEM_WB_reg File: C:/Users/Hesham/Desktop/yarab/MEM_WB_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ex_mem_reg.v
    Info (12023): Found entity 1: EX_MEM_reg File: C:/Users/Hesham/Desktop/yarab/EX_MEM_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2x1_5.v
    Info (12023): Found entity 1: mux_2x1_5 File: C:/Users/Hesham/Desktop/yarab/mux_2x1_5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg32.v
    Info (12023): Found entity 1: reg32 File: C:/Users/Hesham/Desktop/yarab/reg32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: Control File: C:/Users/Hesham/Desktop/yarab/Control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_4.v
    Info (12023): Found entity 1: pc_4 File: C:/Users/Hesham/Desktop/yarab/pc_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: DataMemory File: C:/Users/Hesham/Desktop/yarab/DataMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.v
    Info (12023): Found entity 1: instruction_memory File: C:/Users/Hesham/Desktop/yarab/instruction_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file stageone.v
    Info (12023): Found entity 1: StageOne File: C:/Users/Hesham/Desktop/yarab/StageOne.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file stagetwo.v
    Info (12023): Found entity 1: StageTwo File: C:/Users/Hesham/Desktop/yarab/StageTwo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file stagethree.v
    Info (12023): Found entity 1: StageThree File: C:/Users/Hesham/Desktop/yarab/StageThree.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file stagefour.v
    Info (12023): Found entity 1: StageFour File: C:/Users/Hesham/Desktop/yarab/StageFour.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file stagefive.v
    Info (12023): Found entity 1: StageFive File: C:/Users/Hesham/Desktop/yarab/StageFive.v Line: 1
Error (10228): Verilog HDL error at test.v(1): module "add_32" cannot be declared more than once File: C:/Users/Hesham/Desktop/yarab/test.v Line: 1
Info (10499): HDL info at add_32.v(1): see declaration for object "add_32" File: C:/Users/Hesham/Desktop/yarab/add_32.v Line: 1
Error (10112): Ignored design unit "ALU" at test.v(8) due to previous errors File: C:/Users/Hesham/Desktop/yarab/test.v Line: 8
Error (10112): Ignored design unit "alu_control" at test.v(33) due to previous errors File: C:/Users/Hesham/Desktop/yarab/test.v Line: 33
Error (10112): Ignored design unit "Control" at test.v(82) due to previous errors File: C:/Users/Hesham/Desktop/yarab/test.v Line: 82
Error (10112): Ignored design unit "DataMemory" at test.v(205) due to previous errors File: C:/Users/Hesham/Desktop/yarab/test.v Line: 205
Error (10112): Ignored design unit "EX_MEM_reg" at test.v(222) due to previous errors File: C:/Users/Hesham/Desktop/yarab/test.v Line: 222
Error (10112): Ignored design unit "ID_EX_reg" at test.v(253) due to previous errors File: C:/Users/Hesham/Desktop/yarab/test.v Line: 253
Error (10112): Ignored design unit "IF_ID_reg" at test.v(295) due to previous errors File: C:/Users/Hesham/Desktop/yarab/test.v Line: 295
Error (10112): Ignored design unit "MEM_WB_reg" at test.v(309) due to previous errors File: C:/Users/Hesham/Desktop/yarab/test.v Line: 309
Error (10112): Ignored design unit "mux_2x1_5" at test.v(335) due to previous errors File: C:/Users/Hesham/Desktop/yarab/test.v Line: 335
Error (10112): Ignored design unit "mux_2x1_32" at test.v(356) due to previous errors File: C:/Users/Hesham/Desktop/yarab/test.v Line: 356
Error (10112): Ignored design unit "pc_4" at test.v(382) due to previous errors File: C:/Users/Hesham/Desktop/yarab/test.v Line: 382
Error (10112): Ignored design unit "reg32" at test.v(396) due to previous errors File: C:/Users/Hesham/Desktop/yarab/test.v Line: 396
Error (10112): Ignored design unit "register_file" at test.v(413) due to previous errors File: C:/Users/Hesham/Desktop/yarab/test.v Line: 413
Error (10112): Ignored design unit "shift_left_2" at test.v(465) due to previous errors File: C:/Users/Hesham/Desktop/yarab/test.v Line: 465
Error (10112): Ignored design unit "sign_extender_16to32" at test.v(479) due to previous errors File: C:/Users/Hesham/Desktop/yarab/test.v Line: 479
Error (10112): Ignored design unit "StageFive" at test.v(493) due to previous errors File: C:/Users/Hesham/Desktop/yarab/test.v Line: 493
Error (10112): Ignored design unit "StageFour" at test.v(513) due to previous errors File: C:/Users/Hesham/Desktop/yarab/test.v Line: 513
Error (10112): Ignored design unit "StageOne" at test.v(544) due to previous errors File: C:/Users/Hesham/Desktop/yarab/test.v Line: 544
Info (12021): Found 0 design units, including 0 entities, in source file test.v
Info (144001): Generated suppressed messages file C:/Users/Hesham/Desktop/yarab/output_files/mips_project.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning
    Error: Peak virtual memory: 796 megabytes
    Error: Processing ended: Sat Apr 29 22:14:10 2017
    Error: Elapsed time: 00:00:16
    Error: Total CPU time (on all processors): 00:00:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Hesham/Desktop/yarab/output_files/mips_project.map.smsg.


