$comment
	File created using the following command:
		vcd file SRAM_32_BOARD.msim.vcd -direction
$end
$date
	Fri Nov 10 15:28:31 2017
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module Ramport_vlg_vec_tst $end
$var reg 3 ! address [2:0] $end
$var reg 1 " clock $end
$var reg 8 # data [7:0] $end
$var reg 1 $ wren $end
$var wire 1 % q [7] $end
$var wire 1 & q [6] $end
$var wire 1 ' q [5] $end
$var wire 1 ( q [4] $end
$var wire 1 ) q [3] $end
$var wire 1 * q [2] $end
$var wire 1 + q [1] $end
$var wire 1 , q [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 q[0]~output_o $end
$var wire 1 4 q[1]~output_o $end
$var wire 1 5 q[2]~output_o $end
$var wire 1 6 q[3]~output_o $end
$var wire 1 7 q[4]~output_o $end
$var wire 1 8 q[5]~output_o $end
$var wire 1 9 q[6]~output_o $end
$var wire 1 : q[7]~output_o $end
$var wire 1 ; wren~input_o $end
$var wire 1 < clock~input_o $end
$var wire 1 = data[0]~input_o $end
$var wire 1 > address[0]~input_o $end
$var wire 1 ? address[1]~input_o $end
$var wire 1 @ address[2]~input_o $end
$var wire 1 A data[1]~input_o $end
$var wire 1 B data[2]~input_o $end
$var wire 1 C data[3]~input_o $end
$var wire 1 D data[4]~input_o $end
$var wire 1 E data[5]~input_o $end
$var wire 1 F data[6]~input_o $end
$var wire 1 G data[7]~input_o $end
$var wire 1 H altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 I altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 J altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 K altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 L altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 M altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 N altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 O altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 P altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 Q altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 R altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 S altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 T altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 U altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 V altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 W altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 X altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 Y altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 Z altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 [ altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 \ altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 ] altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 ^ altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 _ altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 ` altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 a altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
b11111111 #
1$
0,
0+
0*
0)
0(
0'
0&
0%
0-
1.
x/
10
11
12
03
04
05
06
07
08
09
0:
1;
0<
1=
0>
0?
0@
1A
1B
1C
1D
1E
1F
1G
0O
0N
0M
0L
0K
0J
0I
0H
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
$end
#20000
1"
1<
#40000
0"
0<
#80000
1"
1<
1a
1`
1_
1^
1]
1\
1[
1Z
1O
1N
1M
1L
1K
1J
1I
1H
1:
19
18
17
16
15
14
13
1,
1+
1*
1)
1(
1'
1&
1%
#100000
0"
0<
#400000
0$
0;
#1000000
