# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../loadsranm.srcs/sources_1/new/xiaodou.v"
verilog xil_defaultlib  "../../../loadsranm.srcs/sources_1/new/segMsg.v"
verilog xil_defaultlib  "../../../loadsranm.srcs/sources_1/new/GPU.v"
verilog xil_defaultlib  "../../../loadsranm.srcs/sources_1/new/clkDiv.v"
verilog xil_defaultlib  "../../../loadsranm.srcs/sources_1/new/sramW.v"
verilog xil_defaultlib  "../../../loadsranm.srcs/sources_1/imports/new/loadsram.v"
verilog xil_defaultlib  "../../../loadsranm.srcs/sim_1/new/test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
