// Seed: 4174052291
module module_0 (
    output supply1 id_0,
    input wand id_1,
    output tri id_2
);
  assign id_0 = 1 == (-1'b0) ? -1 : -1;
  logic id_4;
  ;
  logic [-1 : -1] id_5;
  assign module_1.id_0 = 0;
  always @(posedge id_4 or posedge -1 * "") begin : LABEL_0
    id_5 <= -1'b0 | -1;
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd67
) (
    input supply0 id_0,
    input wand id_1,
    input wand _id_2,
    input wire id_3,
    output wand id_4
);
  assign id_4 = id_0 == 1;
  assign id_4 = -1;
  assign id_4 = id_2;
  uwire [id_2 : 1] id_6;
  localparam id_7 = 1 ? -1 : 1;
  wire id_8;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4
  );
  assign id_6 = id_7;
  assign id_8 = id_8;
  assign id_6 = -1;
endmodule
