

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_204_17'
================================================================
* Date:           Sun Nov 13 23:03:26 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  8.000 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  96.000 ns|  96.000 ns|   12|   12|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_204_17  |       10|       10|         8|          1|          1|     4|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%dst_counter = alloca i32 1"   --->   Operation 12 'alloca' 'dst_counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 120000, void @empty, void @empty_0, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%dst_buff_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dst_buff"   --->   Operation 14 'read' 'dst_buff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%dst_counter_20_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dst_counter_20_reload"   --->   Operation 15 'read' 'dst_counter_20_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %dst_counter_20_reload_read, i32 %dst_counter"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body334"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.07>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%j_3 = load i3 %j" [top.cpp:204]   --->   Operation 19 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.13ns)   --->   "%icmp_ln204 = icmp_eq  i3 %j_3, i3 4" [top.cpp:204]   --->   Operation 22 'icmp' 'icmp_ln204' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.65ns)   --->   "%j_4 = add i3 %j_3, i3 1" [top.cpp:204]   --->   Operation 24 'add' 'j_4' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln204 = br i1 %icmp_ln204, void %for.body334.split, void %for.end344_ifconv.exitStub" [top.cpp:204]   --->   Operation 25 'br' 'br_ln204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%dst_counter_load_3 = load i32 %dst_counter" [top.cpp:205]   --->   Operation 26 'load' 'dst_counter_load_3' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%j_12_cast = zext i3 %j_3" [top.cpp:204]   --->   Operation 27 'zext' 'j_12_cast' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.55ns)   --->   "%add_ln205 = add i32 %j_12_cast, i32 %dst_counter_load_3" [top.cpp:205]   --->   Operation 28 'add' 'add_ln205' <Predicate = (!icmp_ln204)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i32 %add_ln205" [top.cpp:205]   --->   Operation 29 'zext' 'zext_ln205' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (3.52ns)   --->   "%add_ln205_1 = add i64 %zext_ln205, i64 %dst_buff_read" [top.cpp:205]   --->   Operation 30 'add' 'add_ln205_1' <Predicate = (!icmp_ln204)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln205_1" [top.cpp:205]   --->   Operation 31 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.13ns)   --->   "%icmp_ln206 = icmp_eq  i3 %j_3, i3 3" [top.cpp:206]   --->   Operation 32 'icmp' 'icmp_ln206' <Predicate = (!icmp_ln204)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.55ns)   --->   "%add_ln207 = add i32 %dst_counter_load_3, i32 4" [top.cpp:207]   --->   Operation 33 'add' 'add_ln207' <Predicate = (!icmp_ln204)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.69ns)   --->   "%dst_counter_5 = select i1 %icmp_ln206, i32 %add_ln207, i32 %dst_counter_load_3" [top.cpp:206]   --->   Operation 34 'select' 'dst_counter_5' <Predicate = (!icmp_ln204)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln204 = store i32 %dst_counter_5, i32 %dst_counter" [top.cpp:204]   --->   Operation 35 'store' 'store_ln204' <Predicate = (!icmp_ln204)> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln204 = store i3 %j_4, i3 %j" [top.cpp:204]   --->   Operation 36 'store' 'store_ln204' <Predicate = (!icmp_ln204)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 8.00>
ST_3 : Operation 37 [1/1] (8.00ns)   --->   "%gmem_addr_14_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [top.cpp:205]   --->   Operation 37 'writereq' 'gmem_addr_14_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.00>
ST_4 : Operation 38 [1/1] (8.00ns)   --->   "%write_ln205 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem_addr, i8 0, i1 1" [top.cpp:205]   --->   Operation 38 'write' 'write_ln205' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.00>
ST_5 : Operation 39 [5/5] (8.00ns)   --->   "%gmem_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:205]   --->   Operation 39 'writeresp' 'gmem_addr_14_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.00>
ST_6 : Operation 40 [4/5] (8.00ns)   --->   "%gmem_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:205]   --->   Operation 40 'writeresp' 'gmem_addr_14_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.00>
ST_7 : Operation 41 [3/5] (8.00ns)   --->   "%gmem_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:205]   --->   Operation 41 'writeresp' 'gmem_addr_14_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.00>
ST_8 : Operation 42 [2/5] (8.00ns)   --->   "%gmem_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:205]   --->   Operation 42 'writeresp' 'gmem_addr_14_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%dst_counter_load = load i32 %dst_counter"   --->   Operation 46 'load' 'dst_counter_load' <Predicate = (icmp_ln204)> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_counter_23_out, i32 %dst_counter_load"   --->   Operation 47 'write' 'write_ln0' <Predicate = (icmp_ln204)> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln204)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln204 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [top.cpp:204]   --->   Operation 43 'specloopname' 'specloopname_ln204' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/5] (8.00ns)   --->   "%gmem_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:205]   --->   Operation 44 'writeresp' 'gmem_addr_14_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln204 = br void %for.body334" [top.cpp:204]   --->   Operation 45 'br' 'br_ln204' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 0ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('dst_counter') [6]  (0 ns)
	'store' operation ('store_ln0') of variable 'dst_counter_20_reload_read' on local variable 'dst_counter' [10]  (1.59 ns)

 <State 2>: 6.07ns
The critical path consists of the following:
	'load' operation ('j', top.cpp:204) on local variable 'j' [14]  (0 ns)
	'add' operation ('add_ln205', top.cpp:205) [25]  (2.55 ns)
	'add' operation ('add_ln205_1', top.cpp:205) [27]  (3.52 ns)

 <State 3>: 8ns
The critical path consists of the following:
	bus request operation ('gmem_addr_14_req', top.cpp:205) on port 'gmem' (top.cpp:205) [29]  (8 ns)

 <State 4>: 8ns
The critical path consists of the following:
	bus write operation ('write_ln205', top.cpp:205) on port 'gmem' (top.cpp:205) [30]  (8 ns)

 <State 5>: 8ns
The critical path consists of the following:
	bus response operation ('gmem_addr_14_resp', top.cpp:205) on port 'gmem' (top.cpp:205) [31]  (8 ns)

 <State 6>: 8ns
The critical path consists of the following:
	bus response operation ('gmem_addr_14_resp', top.cpp:205) on port 'gmem' (top.cpp:205) [31]  (8 ns)

 <State 7>: 8ns
The critical path consists of the following:
	bus response operation ('gmem_addr_14_resp', top.cpp:205) on port 'gmem' (top.cpp:205) [31]  (8 ns)

 <State 8>: 8ns
The critical path consists of the following:
	bus response operation ('gmem_addr_14_resp', top.cpp:205) on port 'gmem' (top.cpp:205) [31]  (8 ns)

 <State 9>: 8ns
The critical path consists of the following:
	bus response operation ('gmem_addr_14_resp', top.cpp:205) on port 'gmem' (top.cpp:205) [31]  (8 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
