0.7
2020.2
Oct 13 2023
20:47:58
D:/Vivado projects/End_eval/End_eval.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/ALU.v,1754072097,verilog,,D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/LSU.v,D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/operators.v;D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/source.v,alu_selector;and_8bit;dec1x17;final_out;functionselector_8bit,,,,,,,,
D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/LSU.v,1754066036,verilog,,D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/PC.v,D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/lsu_modules.v;D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/source.v,LSU,,,,,,,,
D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/PC.v,1754063589,verilog,,D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/drop_register.v,D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/pc_modules.v;D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/source.v,program_counter,,,,,,,,
D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/drop_register.v,1754055085,verilog,,D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/lsu_modules.v,D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/source.v,drop_register,,,,,,,,
D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/lsu_modules.v,1754068112,verilog,,D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/operators.v,D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/source.v,conditional_jump;dr_to_memory;dr_to_wr;initialize_value;memory_to_wr;raw_to_proper,,,,,,,,
D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/operators.v,1754045478,verilog,,D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/pc_modules.v,D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/source.v,adder_8bit;adder_subtractor_8bit;and_op;arithmetic_left_shift;arithmetic_right_shift;cla4;comp;decrementer_8bit;divider;eq;incrementer_8bit;logical_left_shift;logical_right_shift;multiplier;not_op;or_op;sub_8bit,,,,,,,,
D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/pc_modules.v,1754045503,verilog,,D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/processor.v,D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/source.v,counter;jump_code;program_sorter,,,,,,,,
D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/processor.v,1754066089,verilog,,D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/working_register.v,D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/source.v;D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/PC.v;D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/working_register.v;D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/drop_register.v;D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/ALU.v;D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/LSU.v,processor,,,,,,,,
D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/source.v,1754070107,verilog,,D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/source.v,,d_flip_flop;mux32x8;mux4x1;mux64x16;mux64x8;mux8x1;pipeline;register_8bit,,,,,,,,
D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/testbench.v,1754067743,verilog,,,,testbench,,,,,,,,
D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/working_register.v,1754045696,verilog,,D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/testbench.v,D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/source.v,working_register,,,,,,,,
