// Code your design here
module fa(
  input a,b,c,
  output reg s,ca
); 
  always@(*)
    begin
     s=a^b^c;
      ca=(a&b)|(b&c)|(c&a);
    end
endmodule
/////////////////////////////
// Code your testbench here
// or browse Examples
module tb;
  reg a,b,c;
  
  wire s;
  wire ca;
  
  fa dut(a,b,c,s,ca);
  
  initial begin
    $monitor("a:%b || b:%b || c:%b || ca:%b || s:%b  ",a,b,c,ca,s);
  
    for (int j=0;j<8;j++)begin
      {a,b,c}=j;
      #10;
    end
    
  end
  
  
  
endmodule
