# My [HDLBits](https://hdlbits.01xz.net/) solutions

## Contents

- Getting Started
  - [x] [Getting Started](./1%20Getting%20Started/step_one.v)
  - [x] [Output Zero](./1%20Getting%20Started/zero.v)
- Verilog Language
  - Basics
    - [x] [Simple wire](./2%20Verilog%20Language/1%20Basics/wire.v)
    - [x] [Four wires](./2%20Verilog%20Language/1%20Basics/wire4.v)
    - [x] [Inverter](./2%20Verilog%20Language/1%20Basics/notgate.v)
    - [x] [AND gate](./2%20Verilog%20Language/1%20Basics/andgate.v)
    - [x] [NOR gate](./2%20Verilog%20Language/1%20Basics/norgate.v)
    - [x] [XNOR gate](./2%20Verilog%20Language/1%20Basics/xnorgate.v)
    - [x] [Declaring wires](./2%20Verilog%20Language/1%20Basics/wire_decl.v)
    - [x] [7458 chip](./2%20Verilog%20Language/1%20Basics/7458.v)
  - Vectors
    - [ ] [Vectors](./2%20Verilog%20Language/2%20Vectors/vector0.v)
    - [ ] [Vectors in more detail](./2%20Verilog%20Language/2%20Vectors/vector1.v)
    - [ ] [Vector part select](./2%20Verilog%20Language/2%20Vectors/vector2.v)
    - [ ] Bitwise operators
    - [ ] Four-input gates
