#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5563147c2070 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
v0x556314810130_0 .var/i "__vunit_check_count", 31 0;
v0x55631480bee0_0 .var/str "__vunit_current_test";
v0x5563147ecb20_0 .var/i "__vunit_fail_count", 31 0;
v0x5563147ecf10_0 .var/i "__vunit_test_done", 31 0;
S_0x5563147c9da0 .scope autotask, "__vunit_print_summary" "__vunit_print_summary" 3 48, 3 48 0, S_0x5563147c2070;
 .timescale 0 0;
TD_$unit.__vunit_print_summary ;
    %vpi_call/w 3 49 "$display", "\000" {0 0 0};
    %vpi_call/w 3 50 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 51 "$display", "                     TEST SUMMARY" {0 0 0};
    %vpi_call/w 3 52 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 53 "$display", "  Total Checks : %0d", v0x556314810130_0 {0 0 0};
    %vpi_call/w 3 54 "$display", "  Failures     : %0d", v0x5563147ecb20_0 {0 0 0};
    %vpi_call/w 3 55 "$display", "------------------------------------------------------------" {0 0 0};
    %load/vec4 v0x5563147ecb20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call/w 3 57 "$display", "  RESULT: *** PASSED ***" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 59 "$display", "  RESULT: *** FAILED ***" {0 0 0};
T_0.1 ;
    %vpi_call/w 3 61 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 62 "$display", "\000" {0 0 0};
    %end;
S_0x5563147c8370 .scope autotask, "__vunit_write_result" "__vunit_write_result" 3 35, 3 35 0, S_0x5563147c2070;
 .timescale 0 0;
v0x55631480faf0_0 .var/i "failed", 31 0;
v0x55631480fe20_0 .var/i "fd", 31 0;
TD_$unit.__vunit_write_result ;
    %vpi_func 3 37 "$fopen" 32, "vunit_exit_code.txt", "w" {0 0 0};
    %store/vec4 v0x55631480fe20_0, 0, 32;
    %load/vec4 v0x55631480fe20_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x55631480faf0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %vpi_call/w 3 39 "$fdisplay", v0x55631480fe20_0, "%0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 40 "$fclose", v0x55631480fe20_0 {0 0 0};
T_1.2 ;
    %end;
S_0x556314753b60 .scope module, "async_fifo_full_timing_tb" "async_fifo_full_timing_tb" 4 15;
 .timescale -12 -12;
P_0x5563147e1450 .param/l "ADDR_WIDTH" 1 4 19, +C4<00000000000000000000000000000100>;
P_0x5563147e1490 .param/l "DATA_WIDTH" 1 4 18, +C4<00000000000000000000000000001000>;
P_0x5563147e14d0 .param/l "DEPTH" 1 4 20, +C4<00000000000000000000000000010000>;
v0x556314845840_0 .net "empty", 0 0, L_0x556314846760;  1 drivers
v0x556314845910_0 .net "full", 0 0, L_0x556314857e60;  1 drivers
v0x5563148459e0_0 .var/i "full_deassert_cycles", 31 0;
v0x556314845ab0_0 .net "has_data", 0 0, L_0x556314846a70;  1 drivers
v0x556314845b80_0 .var "rd_clk", 0 0;
v0x556314845cc0_0 .net "rd_data", 7 0, v0x556314843790_0;  1 drivers
v0x556314845d60_0 .var "rd_en", 0 0;
v0x556314845e00_0 .var "rst", 0 0;
v0x556314845ea0_0 .var "wr_clk", 0 0;
v0x556314845fd0_0 .var "wr_data", 7 0;
v0x556314846070_0 .var "wr_en", 0 0;
v0x556314846140_0 .var/i "write_count", 31 0;
S_0x55631482e5b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 127, 4 127 0, S_0x556314753b60;
 .timescale -12 -12;
v0x5563147e0770_0 .var/2s "i", 31 0;
E_0x55631476aaa0 .event posedge, v0x556314830a20_0;
S_0x55631482e850 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 177, 4 177 0, S_0x556314753b60;
 .timescale -12 -12;
v0x55631482ea50_0 .var/2s "i", 31 0;
S_0x55631482eb30 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 293, 4 293 0, S_0x556314753b60;
 .timescale -12 -12;
v0x55631482f030_0 .var/2s "cycle", 31 0;
S_0x55631482ed10 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 4 310, 4 310 0, S_0x55631482eb30;
 .timescale -12 -12;
v0x55631482ef30_0 .var/2s "i", 31 0;
E_0x55631476c570 .event posedge, v0x556314830080_0;
S_0x55631482f130 .scope begin, "$unm_blk_68" "$unm_blk_68" 4 238, 4 238 0, S_0x556314753b60;
 .timescale -12 -12;
v0x55631482f610_0 .var/i "accepted_writes", 31 0;
S_0x55631482f310 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 253, 4 253 0, S_0x55631482f130;
 .timescale -12 -12;
v0x55631482f510_0 .var/2s "i", 31 0;
S_0x55631482f710 .scope module, "DUT" "async_fifo" 4 46, 5 11 0, S_0x556314753b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /INPUT 1 "rd_clk";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 8 "rd_data";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 1 "has_data";
P_0x5563147d52e0 .param/l "ADDR_WIDTH" 0 5 13, +C4<00000000000000000000000000000100>;
P_0x5563147d5320 .param/l "DATA_WIDTH" 0 5 12, +C4<00000000000000000000000000001000>;
P_0x5563147d5360 .param/l "DEPTH" 1 5 43, +C4<00000000000000000000000000010000>;
P_0x5563147d53a0 .param/str "RAM_TYPE" 1 5 45, "DISTRIBUTED";
P_0x5563147d53e0 .param/l "RESERVE" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x55631480ffd0 .functor NOT 1, v0x556314843ff0_0, C4<0>, C4<0>, C4<0>;
L_0x5563148571c0 .functor XOR 1, L_0x556314857700, L_0x556314857830, C4<0>, C4<0>;
L_0x55631480bd40 .functor AND 1, L_0x556314857530, L_0x5563148571c0, C4<1>, C4<1>;
L_0x5563147ec980 .functor OR 1, v0x5563148333a0_0, v0x556314844da0_0, C4<0>, C4<0>;
L_0x5563147ecdf0 .functor NOT 1, L_0x556314857a60, C4<0>, C4<0>, C4<0>;
L_0x5563147e05d0 .functor AND 1, v0x556314846070_0, L_0x5563147ecdf0, C4<1>, C4<1>;
L_0x5563148582d0 .functor AND 1, v0x556314845d60_0, L_0x556314858230, C4<1>, C4<1>;
L_0x7ff009865018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556314831940_0 .net/2u *"_ivl_10", 0 0, L_0x7ff009865018;  1 drivers
v0x556314831a40_0 .net *"_ivl_14", 0 0, L_0x556314846930;  1 drivers
L_0x7ff009865060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556314831b00_0 .net/2u *"_ivl_16", 0 0, L_0x7ff009865060;  1 drivers
v0x556314831bf0_0 .net *"_ivl_18", 0 0, L_0x55631480ffd0;  1 drivers
L_0x7ff0098650a8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x556314831cd0_0 .net/2u *"_ivl_24", 31 0, L_0x7ff0098650a8;  1 drivers
L_0x7ff0098650f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556314831e00_0 .net/2u *"_ivl_26", 0 0, L_0x7ff0098650f0;  1 drivers
v0x556314831ee0_0 .net *"_ivl_28", 5 0, L_0x556314856da0;  1 drivers
v0x556314831fc0_0 .net *"_ivl_30", 31 0, L_0x556314856f40;  1 drivers
L_0x7ff009865138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5563148320a0_0 .net *"_ivl_33", 25 0, L_0x7ff009865138;  1 drivers
v0x556314832180_0 .net *"_ivl_34", 31 0, L_0x556314857080;  1 drivers
v0x556314832260_0 .net *"_ivl_39", 3 0, L_0x556314857320;  1 drivers
v0x556314832340_0 .net *"_ivl_41", 3 0, L_0x556314857440;  1 drivers
v0x556314832420_0 .net *"_ivl_42", 0 0, L_0x556314857530;  1 drivers
v0x5563148324e0_0 .net *"_ivl_45", 0 0, L_0x556314857700;  1 drivers
v0x5563148325c0_0 .net *"_ivl_47", 0 0, L_0x556314857830;  1 drivers
v0x5563148326a0_0 .net *"_ivl_48", 0 0, L_0x5563148571c0;  1 drivers
v0x556314832760_0 .net *"_ivl_51", 0 0, L_0x55631480bd40;  1 drivers
L_0x7ff009865180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556314832820_0 .net/2u *"_ivl_52", 0 0, L_0x7ff009865180;  1 drivers
L_0x7ff0098651c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556314832900_0 .net/2u *"_ivl_54", 0 0, L_0x7ff0098651c8;  1 drivers
v0x5563148329e0_0 .net *"_ivl_58", 31 0, L_0x556314857bf0;  1 drivers
L_0x7ff009865210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556314832ac0_0 .net *"_ivl_61", 25 0, L_0x7ff009865210;  1 drivers
L_0x7ff009865258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556314832ba0_0 .net/2u *"_ivl_62", 31 0, L_0x7ff009865258;  1 drivers
v0x556314832c80_0 .net *"_ivl_64", 0 0, L_0x5563148578d0;  1 drivers
L_0x7ff0098652a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556314832d40_0 .net/2u *"_ivl_66", 0 0, L_0x7ff0098652a0;  1 drivers
v0x556314832e20_0 .net *"_ivl_68", 0 0, L_0x5563147ec980;  1 drivers
v0x556314832f00_0 .net *"_ivl_72", 0 0, L_0x5563147ecdf0;  1 drivers
v0x556314832fe0_0 .net *"_ivl_77", 0 0, L_0x556314858230;  1 drivers
v0x5563148330a0_0 .net *"_ivl_8", 0 0, L_0x556314846610;  1 drivers
v0x556314833160_0 .net "empty", 0 0, L_0x556314846760;  alias, 1 drivers
v0x556314833220_0 .net "full", 0 0, L_0x556314857e60;  alias, 1 drivers
v0x5563148332e0_0 .net "full_i", 0 0, L_0x556314857a60;  1 drivers
v0x5563148333a0_0 .var "full_reg", 0 0;
v0x556314833460_0 .net "has_data", 0 0, L_0x556314846a70;  alias, 1 drivers
v0x556314833520_0 .net "occup", 4 0, L_0x556314846ca0;  1 drivers
v0x556314833600 .array "ram", 0 15, 7 0;
v0x5563148436f0_0 .net "rd_clk", 0 0, v0x556314845b80_0;  1 drivers
v0x556314843790_0 .var "rd_data", 7 0;
v0x556314843850_0 .net "rd_en", 0 0, v0x556314845d60_0;  1 drivers
v0x556314843910_0 .net "rd_en_i", 0 0, L_0x5563148582d0;  1 drivers
v0x5563148439d0_0 .var "rd_ptr", 4 0;
v0x556314843ab0_0 .net "rd_ptr_dec", 4 0, L_0x5563148464e0;  1 drivers
v0x556314843b90_0 .net "rd_ptr_gray", 4 0, L_0x5563148462e0;  1 drivers
v0x556314843c70_0 .var "rd_ptr_gray_r", 4 0;
v0x556314843d50_0 .var "rd_ptr_s1", 4 0;
v0x556314843e30_0 .var "rd_ptr_s2", 4 0;
v0x556314843f10_0 .var "rd_ptr_sync", 4 0;
v0x556314843ff0_0 .var "rd_rst", 0 0;
v0x5563148440b0_0 .var "rd_rst_cnt", 2 0;
v0x556314844190_0 .net "rst", 0 0, v0x556314845e00_0;  1 drivers
v0x556314844230_0 .net "rst_sr", 0 0, v0x556314830240_0;  1 drivers
v0x556314844300_0 .net "rst_sw", 0 0, v0x556314830c10_0;  1 drivers
v0x5563148443d0_0 .net "space", 5 0, L_0x556314857230;  1 drivers
v0x556314844470_0 .net "wr_clk", 0 0, v0x556314845ea0_0;  1 drivers
v0x556314844540_0 .net "wr_data", 7 0, v0x556314845fd0_0;  1 drivers
v0x556314844600_0 .net "wr_en", 0 0, v0x556314846070_0;  1 drivers
v0x5563148446c0_0 .net "wr_en_i", 0 0, L_0x5563147e05d0;  1 drivers
v0x556314844780_0 .var "wr_ptr", 4 0;
v0x556314844860_0 .net "wr_ptr_dec", 4 0, L_0x5563148463e0;  1 drivers
v0x556314844940_0 .net "wr_ptr_gray", 4 0, L_0x5563148461e0;  1 drivers
v0x556314844a20_0 .var "wr_ptr_gray_r", 4 0;
v0x556314844b00_0 .var "wr_ptr_s1", 4 0;
v0x556314844be0_0 .var "wr_ptr_s2", 4 0;
v0x556314844cc0_0 .var "wr_ptr_sync", 4 0;
v0x556314844da0_0 .var "wr_rst", 0 0;
v0x556314844e60_0 .var "wr_rst_cnt", 2 0;
L_0x5563148461e0 .ufunc/vec4 TD_async_fifo_full_timing_tb.DUT.binary2gray, 5, v0x556314844780_0 (v0x5563148313a0_0) S_0x556314831000;
L_0x5563148462e0 .ufunc/vec4 TD_async_fifo_full_timing_tb.DUT.binary2gray, 5, v0x5563148439d0_0 (v0x5563148313a0_0) S_0x556314831000;
L_0x5563148463e0 .ufunc/vec4 TD_async_fifo_full_timing_tb.DUT.gray2binary, 5, v0x556314844be0_0 (v0x556314831850_0) S_0x556314831490;
L_0x5563148464e0 .ufunc/vec4 TD_async_fifo_full_timing_tb.DUT.gray2binary, 5, v0x556314843e30_0 (v0x556314831850_0) S_0x556314831490;
L_0x556314846610 .cmp/eq 5, v0x5563148439d0_0, v0x556314844cc0_0;
L_0x556314846760 .functor MUXZ 1, v0x556314843ff0_0, L_0x7ff009865018, L_0x556314846610, C4<>;
L_0x556314846930 .cmp/eq 5, v0x5563148439d0_0, v0x556314844cc0_0;
L_0x556314846a70 .functor MUXZ 1, L_0x55631480ffd0, L_0x7ff009865060, L_0x556314846930, C4<>;
L_0x556314846ca0 .arith/sub 5, v0x556314844780_0, v0x556314843f10_0;
L_0x556314856da0 .concat [ 5 1 0 0], L_0x556314846ca0, L_0x7ff0098650f0;
L_0x556314856f40 .concat [ 6 26 0 0], L_0x556314856da0, L_0x7ff009865138;
L_0x556314857080 .arith/sub 32, L_0x7ff0098650a8, L_0x556314856f40;
L_0x556314857230 .part L_0x556314857080, 0, 6;
L_0x556314857320 .part v0x556314844780_0, 0, 4;
L_0x556314857440 .part v0x556314843f10_0, 0, 4;
L_0x556314857530 .cmp/eq 4, L_0x556314857320, L_0x556314857440;
L_0x556314857700 .part v0x556314844780_0, 4, 1;
L_0x556314857830 .part v0x556314843f10_0, 4, 1;
L_0x556314857a60 .functor MUXZ 1, L_0x7ff0098651c8, L_0x7ff009865180, L_0x55631480bd40, C4<>;
L_0x556314857bf0 .concat [ 6 26 0 0], L_0x556314857230, L_0x7ff009865210;
L_0x5563148578d0 .cmp/ge 32, L_0x7ff009865258, L_0x556314857bf0;
L_0x556314857e60 .functor MUXZ 1, L_0x5563147ec980, L_0x7ff0098652a0, L_0x5563148578d0, C4<>;
L_0x556314858230 .reduce/nor L_0x556314846760;
S_0x55631482fc80 .scope module, "SYNC_RR" "sync_reg" 5 38, 6 7 0, S_0x55631482f710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x55631480c660 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x55631480c6a0 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x556314830080_0 .net "clk", 0 0, v0x556314845b80_0;  alias, 1 drivers
v0x556314830160_0 .net "din", 0 0, v0x556314845e00_0;  alias, 1 drivers
v0x556314830240_0 .var "dout", 0 0;
v0x556314830330_0 .net "rst", 0 0, v0x556314845e00_0;  alias, 1 drivers
v0x556314830400_0 .var "sync_r1", 0 0;
v0x556314830510_0 .var "sync_r2", 0 0;
E_0x55631476bfe0 .event posedge, v0x556314830160_0, v0x556314830080_0;
S_0x556314830670 .scope module, "SYNC_WR" "sync_reg" 5 32, 6 7 0, S_0x55631482f710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x55631482fed0 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x55631482ff10 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x556314830a20_0 .net "clk", 0 0, v0x556314845ea0_0;  alias, 1 drivers
v0x556314830b00_0 .net "din", 0 0, v0x556314845e00_0;  alias, 1 drivers
v0x556314830c10_0 .var "dout", 0 0;
v0x556314830cd0_0 .net "rst", 0 0, v0x556314845e00_0;  alias, 1 drivers
v0x556314830d70_0 .var "sync_r1", 0 0;
v0x556314830ea0_0 .var "sync_r2", 0 0;
E_0x55631476cfd0 .event posedge, v0x556314830160_0, v0x556314830a20_0;
S_0x556314831000 .scope function.vec4.s5, "binary2gray" "binary2gray" 5 83, 5 83 0, S_0x55631482f710;
 .timescale 0 0;
; Variable binary2gray is vec4 return value of scope S_0x556314831000
v0x5563148312c0_0 .var/i "i", 31 0;
v0x5563148313a0_0 .var "input_value", 4 0;
TD_async_fifo_full_timing_tb.DUT.binary2gray ;
    %load/vec4 v0x5563148313a0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5563148312c0_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x5563148312c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x5563148313a0_0;
    %load/vec4 v0x5563148312c0_0;
    %part/s 1;
    %load/vec4 v0x5563148313a0_0;
    %load/vec4 v0x5563148312c0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x5563148312c0_0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %load/vec4 v0x5563148312c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5563148312c0_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
S_0x556314831490 .scope function.vec4.s5, "gray2binary" "gray2binary" 5 93, 5 93 0, S_0x55631482f710;
 .timescale 0 0;
; Variable gray2binary is vec4 return value of scope S_0x556314831490
v0x556314831770_0 .var/i "i", 31 0;
v0x556314831850_0 .var "input_value", 4 0;
TD_async_fifo_full_timing_tb.DUT.gray2binary ;
    %load/vec4 v0x556314831850_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x556314831770_0, 0, 32;
T_3.8 ;
    %load/vec4 v0x556314831770_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x556314831850_0;
    %load/vec4 v0x556314831770_0;
    %subi 1, 0, 32;
    %part/s 1;
    %retload/vec4 0; Load gray2binary (draw_signal_vec4)
    %load/vec4 v0x556314831770_0;
    %part/s 1;
    %xor;
    %load/vec4 v0x556314831770_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %load/vec4 v0x556314831770_0;
    %subi 1, 0, 32;
    %store/vec4 v0x556314831770_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %end;
S_0x5563148450e0 .scope begin, "__vunit_watchdog_block" "__vunit_watchdog_block" 4 340, 4 340 0, S_0x556314753b60;
 .timescale -12 -12;
S_0x556314845270 .scope begin, "completion_thread" "completion_thread" 4 355, 4 355 0, S_0x5563148450e0;
 .timescale -12 -12;
E_0x55631476eba0 .event anyedge, v0x5563147ecf10_0;
S_0x556314845460 .scope begin, "timeout_thread" "timeout_thread" 4 342, 4 342 0, S_0x5563148450e0;
 .timescale -12 -12;
S_0x556314845660 .scope autotask, "wait_reset_complete" "wait_reset_complete" 4 60, 4 60 0, S_0x556314753b60;
 .timescale -12 -12;
TD_async_fifo_full_timing_tb.wait_reset_complete ;
T_4.10 ;
    %load/vec4 v0x556314844da0_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.12, 8;
    %load/vec4 v0x556314843ff0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.12;
    %jmp/0xz T_4.11, 8;
    %wait E_0x55631476aaa0;
    %jmp T_4.10;
T_4.11 ;
    %pushi/vec4 5, 0, 32;
T_4.13 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.14, 5;
    %jmp/1 T_4.14, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55631476aaa0;
    %jmp T_4.13;
T_4.14 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5563147c2070;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556314810130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5563147ecb20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5563147ecf10_0, 0, 32;
    %pushi/str "";
    %store/str v0x55631480bee0_0;
    %end;
    .thread T_5, $init;
    .scope S_0x556314830670;
T_6 ;
    %wait E_0x55631476cfd0;
    %load/vec4 v0x556314830cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556314830d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556314830ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556314830c10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x556314830b00_0;
    %assign/vec4 v0x556314830d70_0, 0;
    %load/vec4 v0x556314830d70_0;
    %assign/vec4 v0x556314830ea0_0, 0;
    %load/vec4 v0x556314830ea0_0;
    %assign/vec4 v0x556314830c10_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55631482fc80;
T_7 ;
    %wait E_0x55631476bfe0;
    %load/vec4 v0x556314830330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556314830400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556314830510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556314830240_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x556314830160_0;
    %assign/vec4 v0x556314830400_0, 0;
    %load/vec4 v0x556314830400_0;
    %assign/vec4 v0x556314830510_0, 0;
    %load/vec4 v0x556314830510_0;
    %assign/vec4 v0x556314830240_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55631482f710;
T_8 ;
    %wait E_0x55631476c570;
    %load/vec4 v0x556314843ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x556314844b00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x556314844be0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x556314844cc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x556314843c70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x556314843b90_0;
    %assign/vec4 v0x556314843c70_0, 0;
    %load/vec4 v0x556314844a20_0;
    %assign/vec4 v0x556314844b00_0, 0;
    %load/vec4 v0x556314844b00_0;
    %assign/vec4 v0x556314844be0_0, 0;
    %load/vec4 v0x556314844860_0;
    %assign/vec4 v0x556314844cc0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55631482f710;
T_9 ;
    %wait E_0x55631476aaa0;
    %load/vec4 v0x556314844da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x556314843d50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x556314843e30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x556314843f10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x556314844a20_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x556314844940_0;
    %assign/vec4 v0x556314844a20_0, 0;
    %load/vec4 v0x556314843c70_0;
    %assign/vec4 v0x556314843d50_0, 0;
    %load/vec4 v0x556314843d50_0;
    %assign/vec4 v0x556314843e30_0, 0;
    %load/vec4 v0x556314843ab0_0;
    %assign/vec4 v0x556314843f10_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55631482f710;
T_10 ;
    %wait E_0x55631476aaa0;
    %load/vec4 v0x556314844da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5563148333a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5563148333a0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55631482f710;
T_11 ;
    %wait E_0x55631476aaa0;
    %load/vec4 v0x556314844300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x556314844e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556314844da0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x556314844e60_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x556314844e60_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x556314844e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556314844da0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314844da0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55631482f710;
T_12 ;
    %wait E_0x55631476aaa0;
    %load/vec4 v0x556314844da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x556314844780_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x556314844600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %load/vec4 v0x5563148332e0_0;
    %nor/r;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x556314844780_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x556314844780_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55631482f710;
T_13 ;
    %wait E_0x55631476aaa0;
    %load/vec4 v0x5563148446c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x556314844540_0;
    %load/vec4 v0x556314844780_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556314833600, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55631482f710;
T_14 ;
    %wait E_0x55631476c570;
    %load/vec4 v0x556314844230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5563148440b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556314843ff0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5563148440b0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x5563148440b0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x5563148440b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556314843ff0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314843ff0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55631482f710;
T_15 ;
    %wait E_0x55631476c570;
    %load/vec4 v0x556314843ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5563148439d0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x556314843850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.4, 9;
    %load/vec4 v0x556314833160_0;
    %nor/r;
    %and;
T_15.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x5563148439d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5563148439d0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55631482f710;
T_16 ;
    %wait E_0x55631476c570;
    %load/vec4 v0x556314843910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5563148439d0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x556314833600, 4;
    %assign/vec4 v0x556314843790_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x556314753b60;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556314845ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556314845b80_0, 0, 1;
    %end;
    .thread T_17, $init;
    .scope S_0x556314753b60;
T_18 ;
    %delay 10000, 0;
    %load/vec4 v0x556314845ea0_0;
    %nor/r;
    %assign/vec4 v0x556314845ea0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x556314753b60;
T_19 ;
    %delay 10000, 0;
    %load/vec4 v0x556314845b80_0;
    %nor/r;
    %assign/vec4 v0x556314845b80_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x556314753b60;
T_20 ;
    %pushi/str "Full-Assert-At-Capacity";
    %store/str v0x55631480bee0_0;
    %vpi_call/w 4 72 "$display", "\000" {0 0 0};
    %vpi_call/w 4 73 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 74 "$display", "  TEST CASE: %s", "Full-Assert-At-Capacity" {0 0 0};
    %vpi_call/w 4 75 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 76 "$display", "\000" {0 0 0};
    %vpi_call/w 4 71 "$display", "Testing: Full flag assertion at capacity" {0 0 0};
    %vpi_call/w 4 72 "$display", "  FIFO depth: %0d entries", P_0x5563147e14d0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556314845e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314846070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314845d60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556314845fd0_0, 0;
    %pushi/vec4 20, 0, 32;
T_20.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.1, 5;
    %jmp/1 T_20.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55631476aaa0;
    %jmp T_20.0;
T_20.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314845e00_0, 0;
    %alloc S_0x556314845660;
    %fork TD_async_fifo_full_timing_tb.wait_reset_complete, S_0x556314845660;
    %join;
    %free S_0x556314845660;
    %load/vec4 v0x556314810130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556314810130_0, 0, 32;
    %load/vec4 v0x556314845910_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_20.2, 6;
    %vpi_call/w 4 89 "$display", "\000" {0 0 0};
    %vpi_call/w 4 90 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 91 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000001010101 {0 0 0};
    %vpi_call/w 4 92 "$display", "  Test: %s", v0x55631480bee0_0 {0 0 0};
    %vpi_call/w 4 93 "$display", "  Expected: %0d (0x%0h)", v0x556314845910_0, v0x556314845910_0 {0 0 0};
    %vpi_call/w 4 94 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 95 "$display", "\000" {0 0 0};
    %load/vec4 v0x5563147ecb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5563147ecb20_0, 0, 32;
T_20.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556314846140_0, 0, 32;
T_20.4 ;
    %load/vec4 v0x556314845910_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.6, 9;
    %load/vec4 v0x556314846140_0;
    %cmpi/s 21, 0, 32;
    %flag_get/vec4 5;
    %and;
T_20.6;
    %flag_set/vec4 8;
    %jmp/0xz T_20.5, 8;
    %wait E_0x55631476aaa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556314846070_0, 0;
    %load/vec4 v0x556314846140_0;
    %pad/s 8;
    %assign/vec4 v0x556314845fd0_0, 0;
    %wait E_0x55631476aaa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314846070_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x556314846140_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x556314846140_0, 0, 32;
    %load/vec4 v0x556314845910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.7, 8;
    %vpi_call/w 4 98 "$display", "  Write %0d: full=%b, wr_ptr=%0d", v0x556314846140_0, v0x556314845910_0, v0x556314844780_0 {0 0 0};
T_20.7 ;
    %jmp T_20.4;
T_20.5 ;
    %vpi_call/w 4 103 "$display", "  Full asserted after %0d writes", v0x556314846140_0 {0 0 0};
    %load/vec4 v0x556314810130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556314810130_0, 0, 32;
    %load/vec4 v0x556314846140_0;
    %cmpi/s 15, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_20.11, 5;
    %load/vec4 v0x556314846140_0;
    %cmpi/s 17, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_20.11;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.9, 8;
    %vpi_call/w 4 110 "$display", "\000" {0 0 0};
    %vpi_call/w 4 111 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 112 "$display", "  CHECK_TRUE at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000001101010 {0 0 0};
    %vpi_call/w 4 113 "$display", "  Test: %s", v0x55631480bee0_0 {0 0 0};
    %vpi_call/w 4 114 "$display", "  Condition was FALSE" {0 0 0};
    %vpi_call/w 4 115 "$display", "\000" {0 0 0};
    %load/vec4 v0x5563147ecb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5563147ecb20_0, 0, 32;
T_20.9 ;
    %load/vec4 v0x556314810130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556314810130_0, 0, 32;
    %load/vec4 v0x556314845910_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_20.12, 6;
    %vpi_call/w 4 111 "$display", "\000" {0 0 0};
    %vpi_call/w 4 112 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 113 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000001101011 {0 0 0};
    %vpi_call/w 4 114 "$display", "  Test: %s", v0x55631480bee0_0 {0 0 0};
    %vpi_call/w 4 115 "$display", "  Expected: %0d (0x%0h)", v0x556314845910_0, v0x556314845910_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 117 "$display", "\000" {0 0 0};
    %load/vec4 v0x5563147ecb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5563147ecb20_0, 0, 32;
T_20.12 ;
    %vpi_call/w 4 109 "$display", "  PASS: Full asserts at capacity" {0 0 0};
    %pushi/str "Full-Deassert-After-Read";
    %store/str v0x55631480bee0_0;
    %vpi_call/w 4 117 "$display", "\000" {0 0 0};
    %vpi_call/w 4 118 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 119 "$display", "  TEST CASE: %s", "Full-Deassert-After-Read" {0 0 0};
    %vpi_call/w 4 120 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 121 "$display", "\000" {0 0 0};
    %vpi_call/w 4 116 "$display", "Testing: Full flag deassertion after read" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556314845e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314846070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314845d60_0, 0;
    %pushi/vec4 20, 0, 32;
T_20.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.15, 5;
    %jmp/1 T_20.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55631476aaa0;
    %jmp T_20.14;
T_20.15 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314845e00_0, 0;
    %alloc S_0x556314845660;
    %fork TD_async_fifo_full_timing_tb.wait_reset_complete, S_0x556314845660;
    %join;
    %free S_0x556314845660;
    %fork t_1, S_0x55631482e5b0;
    %jmp t_0;
    .scope S_0x55631482e5b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5563147e0770_0, 0, 32;
T_20.16 ;
    %load/vec4 v0x5563147e0770_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_20.17, 5;
    %wait E_0x55631476aaa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556314846070_0, 0;
    %load/vec4 v0x5563147e0770_0;
    %pad/s 8;
    %assign/vec4 v0x556314845fd0_0, 0;
    %wait E_0x55631476aaa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314846070_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5563147e0770_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5563147e0770_0, 0, 32;
    %jmp T_20.16;
T_20.17 ;
    %end;
    .scope S_0x556314753b60;
t_0 %join;
    %pushi/vec4 5, 0, 32;
T_20.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.19, 5;
    %jmp/1 T_20.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55631476aaa0;
    %jmp T_20.18;
T_20.19 ;
    %pop/vec4 1;
    %load/vec4 v0x556314810130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556314810130_0, 0, 32;
    %load/vec4 v0x556314845910_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_20.20, 6;
    %vpi_call/w 4 141 "$display", "\000" {0 0 0};
    %vpi_call/w 4 142 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 143 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000010001001 {0 0 0};
    %vpi_call/w 4 144 "$display", "  Test: %s", v0x55631480bee0_0 {0 0 0};
    %vpi_call/w 4 145 "$display", "  Expected: %0d (0x%0h)", v0x556314845910_0, v0x556314845910_0 {0 0 0};
    %vpi_call/w 4 146 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 147 "$display", "\000" {0 0 0};
    %load/vec4 v0x5563147ecb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5563147ecb20_0, 0, 32;
T_20.20 ;
    %pushi/vec4 5, 0, 32;
T_20.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.23, 5;
    %jmp/1 T_20.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55631476c570;
    %jmp T_20.22;
T_20.23 ;
    %pop/vec4 1;
    %wait E_0x55631476c570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556314845d60_0, 0;
    %wait E_0x55631476c570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314845d60_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5563148459e0_0, 0, 32;
T_20.24 ;
    %load/vec4 v0x556314845910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.26, 9;
    %load/vec4 v0x5563148459e0_0;
    %cmpi/s 20, 0, 32;
    %flag_get/vec4 5;
    %and;
T_20.26;
    %flag_set/vec4 8;
    %jmp/0xz T_20.25, 8;
    %wait E_0x55631476aaa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5563148459e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5563148459e0_0, 0, 32;
    %jmp T_20.24;
T_20.25 ;
    %vpi_call/w 4 153 "$display", "  Full deasserted after %0d wr_clk cycles", v0x5563148459e0_0 {0 0 0};
    %load/vec4 v0x556314810130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556314810130_0, 0, 32;
    %load/vec4 v0x5563148459e0_0;
    %cmpi/s 2, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_20.29, 5;
    %load/vec4 v0x5563148459e0_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_20.29;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.27, 8;
    %vpi_call/w 4 160 "$display", "\000" {0 0 0};
    %vpi_call/w 4 161 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 162 "$display", "  CHECK_TRUE at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000010011100 {0 0 0};
    %vpi_call/w 4 163 "$display", "  Test: %s", v0x55631480bee0_0 {0 0 0};
    %vpi_call/w 4 164 "$display", "  Condition was FALSE" {0 0 0};
    %vpi_call/w 4 165 "$display", "\000" {0 0 0};
    %load/vec4 v0x5563147ecb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5563147ecb20_0, 0, 32;
T_20.27 ;
    %load/vec4 v0x556314810130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556314810130_0, 0, 32;
    %load/vec4 v0x556314845910_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_20.30, 6;
    %vpi_call/w 4 161 "$display", "\000" {0 0 0};
    %vpi_call/w 4 162 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 163 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000010011101 {0 0 0};
    %vpi_call/w 4 164 "$display", "  Test: %s", v0x55631480bee0_0 {0 0 0};
    %vpi_call/w 4 165 "$display", "  Expected: %0d (0x%0h)", v0x556314845910_0, v0x556314845910_0 {0 0 0};
    %vpi_call/w 4 166 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 167 "$display", "\000" {0 0 0};
    %load/vec4 v0x5563147ecb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5563147ecb20_0, 0, 32;
T_20.30 ;
    %vpi_call/w 4 159 "$display", "  PASS: Full deasserts after read" {0 0 0};
    %pushi/str "Full-Exact-Boundary";
    %store/str v0x55631480bee0_0;
    %vpi_call/w 4 167 "$display", "\000" {0 0 0};
    %vpi_call/w 4 168 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 169 "$display", "  TEST CASE: %s", "Full-Exact-Boundary" {0 0 0};
    %vpi_call/w 4 170 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 171 "$display", "\000" {0 0 0};
    %vpi_call/w 4 166 "$display", "Testing: Full at exact capacity boundary" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556314845e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314846070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314845d60_0, 0;
    %pushi/vec4 20, 0, 32;
T_20.32 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.33, 5;
    %jmp/1 T_20.33, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55631476aaa0;
    %jmp T_20.32;
T_20.33 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314845e00_0, 0;
    %alloc S_0x556314845660;
    %fork TD_async_fifo_full_timing_tb.wait_reset_complete, S_0x556314845660;
    %join;
    %free S_0x556314845660;
    %fork t_3, S_0x55631482e850;
    %jmp t_2;
    .scope S_0x55631482e850;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55631482ea50_0, 0, 32;
T_20.34 ;
    %load/vec4 v0x55631482ea50_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_20.35, 5;
    %wait E_0x55631476aaa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556314846070_0, 0;
    %load/vec4 v0x55631482ea50_0;
    %pad/s 8;
    %assign/vec4 v0x556314845fd0_0, 0;
    %wait E_0x55631476aaa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314846070_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55631482ea50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55631482ea50_0, 0, 32;
    %jmp T_20.34;
T_20.35 ;
    %end;
    .scope S_0x556314753b60;
t_2 %join;
    %pushi/vec4 5, 0, 32;
T_20.36 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.37, 5;
    %jmp/1 T_20.37, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55631476aaa0;
    %jmp T_20.36;
T_20.37 ;
    %pop/vec4 1;
    %vpi_call/w 4 186 "$display", "  After %0d writes: full=%b", 32'sb00000000000000000000000000001111, v0x556314845910_0 {0 0 0};
    %load/vec4 v0x556314810130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556314810130_0, 0, 32;
    %load/vec4 v0x556314845910_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_20.38, 6;
    %vpi_call/w 4 193 "$display", "\000" {0 0 0};
    %vpi_call/w 4 194 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 195 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000010111101 {0 0 0};
    %vpi_call/w 4 196 "$display", "  Test: %s", v0x55631480bee0_0 {0 0 0};
    %vpi_call/w 4 197 "$display", "  Expected: %0d (0x%0h)", v0x556314845910_0, v0x556314845910_0 {0 0 0};
    %vpi_call/w 4 198 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 199 "$display", "\000" {0 0 0};
    %load/vec4 v0x5563147ecb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5563147ecb20_0, 0, 32;
T_20.38 ;
    %wait E_0x55631476aaa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556314846070_0, 0;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x556314845fd0_0, 0;
    %wait E_0x55631476aaa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314846070_0, 0;
    %pushi/vec4 3, 0, 32;
T_20.40 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.41, 5;
    %jmp/1 T_20.41, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55631476aaa0;
    %jmp T_20.40;
T_20.41 ;
    %pop/vec4 1;
    %vpi_call/w 4 200 "$display", "  After %0d writes: full=%b", P_0x5563147e14d0, v0x556314845910_0 {0 0 0};
    %load/vec4 v0x556314810130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556314810130_0, 0, 32;
    %load/vec4 v0x556314845910_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_20.42, 6;
    %vpi_call/w 4 205 "$display", "\000" {0 0 0};
    %vpi_call/w 4 206 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 207 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000011001001 {0 0 0};
    %vpi_call/w 4 208 "$display", "  Test: %s", v0x55631480bee0_0 {0 0 0};
    %vpi_call/w 4 209 "$display", "  Expected: %0d (0x%0h)", v0x556314845910_0, v0x556314845910_0 {0 0 0};
    %vpi_call/w 4 210 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 211 "$display", "\000" {0 0 0};
    %load/vec4 v0x5563147ecb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5563147ecb20_0, 0, 32;
T_20.42 ;
    %vpi_call/w 4 203 "$display", "  PASS: Full at exact boundary correct" {0 0 0};
    %pushi/str "Full-During-Reset";
    %store/str v0x55631480bee0_0;
    %vpi_call/w 4 211 "$display", "\000" {0 0 0};
    %vpi_call/w 4 212 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 213 "$display", "  TEST CASE: %s", "Full-During-Reset" {0 0 0};
    %vpi_call/w 4 214 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 215 "$display", "\000" {0 0 0};
    %vpi_call/w 4 210 "$display", "Testing: Full flag during reset" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556314845e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314846070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314845d60_0, 0;
    %pushi/vec4 5, 0, 32;
T_20.44 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.45, 5;
    %jmp/1 T_20.45, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55631476aaa0;
    %jmp T_20.44;
T_20.45 ;
    %pop/vec4 1;
    %load/vec4 v0x556314810130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556314810130_0, 0, 32;
    %load/vec4 v0x556314845910_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_20.46, 6;
    %vpi_call/w 4 222 "$display", "\000" {0 0 0};
    %vpi_call/w 4 223 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 224 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000011011010 {0 0 0};
    %vpi_call/w 4 225 "$display", "  Test: %s", v0x55631480bee0_0 {0 0 0};
    %vpi_call/w 4 226 "$display", "  Expected: %0d (0x%0h)", v0x556314845910_0, v0x556314845910_0 {0 0 0};
    %vpi_call/w 4 227 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 228 "$display", "\000" {0 0 0};
    %load/vec4 v0x5563147ecb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5563147ecb20_0, 0, 32;
T_20.46 ;
    %pushi/vec4 15, 0, 32;
T_20.48 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.49, 5;
    %jmp/1 T_20.49, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55631476aaa0;
    %jmp T_20.48;
T_20.49 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314845e00_0, 0;
T_20.50 ;
    %load/vec4 v0x556314844da0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_20.51, 8;
    %wait E_0x55631476aaa0;
    %jmp T_20.50;
T_20.51 ;
    %pushi/vec4 3, 0, 32;
T_20.52 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.53, 5;
    %jmp/1 T_20.53, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55631476aaa0;
    %jmp T_20.52;
T_20.53 ;
    %pop/vec4 1;
    %load/vec4 v0x556314810130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556314810130_0, 0, 32;
    %load/vec4 v0x556314845910_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_20.54, 6;
    %vpi_call/w 4 234 "$display", "\000" {0 0 0};
    %vpi_call/w 4 235 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 236 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000011100110 {0 0 0};
    %vpi_call/w 4 237 "$display", "  Test: %s", v0x55631480bee0_0 {0 0 0};
    %vpi_call/w 4 238 "$display", "  Expected: %0d (0x%0h)", v0x556314845910_0, v0x556314845910_0 {0 0 0};
    %vpi_call/w 4 239 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 240 "$display", "\000" {0 0 0};
    %load/vec4 v0x5563147ecb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5563147ecb20_0, 0, 32;
T_20.54 ;
    %vpi_call/w 4 232 "$display", "  PASS: Full during reset correct" {0 0 0};
    %pushi/str "Conservative-Full";
    %store/str v0x55631480bee0_0;
    %vpi_call/w 4 240 "$display", "\000" {0 0 0};
    %vpi_call/w 4 241 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 242 "$display", "  TEST CASE: %s", "Conservative-Full" {0 0 0};
    %vpi_call/w 4 243 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 244 "$display", "\000" {0 0 0};
    %fork t_5, S_0x55631482f130;
    %jmp t_4;
    .scope S_0x55631482f130;
t_5 ;
    %vpi_call/w 4 241 "$display", "Testing: Conservative full assertion (never late)" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556314845e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314846070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314845d60_0, 0;
    %pushi/vec4 20, 0, 32;
T_20.56 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.57, 5;
    %jmp/1 T_20.57, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55631476aaa0;
    %jmp T_20.56;
T_20.57 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314845e00_0, 0;
    %alloc S_0x556314845660;
    %fork TD_async_fifo_full_timing_tb.wait_reset_complete, S_0x556314845660;
    %join;
    %free S_0x556314845660;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55631482f610_0, 0, 32;
    %fork t_7, S_0x55631482f310;
    %jmp t_6;
    .scope S_0x55631482f310;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55631482f510_0, 0, 32;
T_20.58 ;
    %load/vec4 v0x55631482f510_0;
    %cmpi/s 21, 0, 32;
    %jmp/0xz T_20.59, 5;
    %wait E_0x55631476aaa0;
    %load/vec4 v0x556314845910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.60, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556314846070_0, 0;
    %load/vec4 v0x55631482f510_0;
    %pad/s 8;
    %assign/vec4 v0x556314845fd0_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55631482f610_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55631482f610_0, 0, 32;
    %jmp T_20.61;
T_20.60 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314846070_0, 0;
T_20.61 ;
    %wait E_0x55631476aaa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314846070_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55631482f510_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55631482f510_0, 0, 32;
    %jmp T_20.58;
T_20.59 ;
    %end;
    .scope S_0x55631482f130;
t_6 %join;
    %vpi_call/w 4 266 "$display", "  Attempted %0d writes, accepted %0d", 32'sb00000000000000000000000000010101, v0x55631482f610_0 {0 0 0};
    %load/vec4 v0x556314810130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556314810130_0, 0, 32;
    %load/vec4 v0x55631482f610_0;
    %cmpi/s 16, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.62, 8;
    %vpi_call/w 4 273 "$display", "\000" {0 0 0};
    %vpi_call/w 4 274 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 275 "$display", "  CHECK_TRUE at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000100001101 {0 0 0};
    %vpi_call/w 4 276 "$display", "  Test: %s", v0x55631480bee0_0 {0 0 0};
    %vpi_call/w 4 277 "$display", "  Condition was FALSE" {0 0 0};
    %vpi_call/w 4 278 "$display", "\000" {0 0 0};
    %load/vec4 v0x5563147ecb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5563147ecb20_0, 0, 32;
T_20.62 ;
    %load/vec4 v0x556314810130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556314810130_0, 0, 32;
    %pushi/vec4 14, 0, 32;
    %load/vec4 v0x55631482f610_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.64, 8;
    %vpi_call/w 4 276 "$display", "\000" {0 0 0};
    %vpi_call/w 4 277 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 278 "$display", "  CHECK_TRUE at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000100010000 {0 0 0};
    %vpi_call/w 4 279 "$display", "  Test: %s", v0x55631480bee0_0 {0 0 0};
    %vpi_call/w 4 280 "$display", "  Condition was FALSE" {0 0 0};
    %vpi_call/w 4 281 "$display", "\000" {0 0 0};
    %load/vec4 v0x5563147ecb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5563147ecb20_0, 0, 32;
T_20.64 ;
    %vpi_call/w 4 274 "$display", "  PASS: Full is conservative (accepted %0d/%0d)", v0x55631482f610_0, P_0x5563147e14d0 {0 0 0};
    %end;
    .scope S_0x556314753b60;
t_4 %join;
    %pushi/str "Full-Transitions";
    %store/str v0x55631480bee0_0;
    %vpi_call/w 4 283 "$display", "\000" {0 0 0};
    %vpi_call/w 4 284 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 285 "$display", "  TEST CASE: %s", "Full-Transitions" {0 0 0};
    %vpi_call/w 4 286 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 287 "$display", "\000" {0 0 0};
    %vpi_call/w 4 282 "$display", "Testing: Full flag transitions" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556314845e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314846070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314845d60_0, 0;
    %pushi/vec4 20, 0, 32;
T_20.66 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.67, 5;
    %jmp/1 T_20.67, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55631476aaa0;
    %jmp T_20.66;
T_20.67 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314845e00_0, 0;
    %alloc S_0x556314845660;
    %fork TD_async_fifo_full_timing_tb.wait_reset_complete, S_0x556314845660;
    %join;
    %free S_0x556314845660;
    %fork t_9, S_0x55631482eb30;
    %jmp t_8;
    .scope S_0x55631482eb30;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55631482f030_0, 0, 32;
T_20.68 ;
    %load/vec4 v0x55631482f030_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_20.69, 5;
    %vpi_call/w 4 294 "$display", "  Cycle %0d", v0x55631482f030_0 {0 0 0};
T_20.70 ;
    %load/vec4 v0x556314845910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_20.71, 8;
    %wait E_0x55631476aaa0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556314846070_0, 0;
    %load/vec4 v0x55631482f030_0;
    %pad/s 8;
    %assign/vec4 v0x556314845fd0_0, 0;
    %wait E_0x55631476aaa0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314846070_0, 0;
    %jmp T_20.70;
T_20.71 ;
    %load/vec4 v0x556314810130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556314810130_0, 0, 32;
    %load/vec4 v0x556314845910_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_20.72, 6;
    %vpi_call/w 4 309 "$display", "\000" {0 0 0};
    %vpi_call/w 4 310 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 311 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000100110001 {0 0 0};
    %vpi_call/w 4 312 "$display", "  Test: %s", v0x55631480bee0_0 {0 0 0};
    %vpi_call/w 4 313 "$display", "  Expected: %0d (0x%0h)", v0x556314845910_0, v0x556314845910_0 {0 0 0};
    %vpi_call/w 4 314 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 315 "$display", "\000" {0 0 0};
    %load/vec4 v0x5563147ecb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5563147ecb20_0, 0, 32;
T_20.72 ;
    %vpi_call/w 4 306 "$display", "    Filled to full" {0 0 0};
    %pushi/vec4 5, 0, 32;
T_20.74 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.75, 5;
    %jmp/1 T_20.75, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55631476c570;
    %jmp T_20.74;
T_20.75 ;
    %pop/vec4 1;
    %fork t_11, S_0x55631482ed10;
    %jmp t_10;
    .scope S_0x55631482ed10;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55631482ef30_0, 0, 32;
T_20.76 ;
    %load/vec4 v0x55631482ef30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_20.77, 5;
    %wait E_0x55631476c570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556314845d60_0, 0;
    %wait E_0x55631476c570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314845d60_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55631482ef30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55631482ef30_0, 0, 32;
    %jmp T_20.76;
T_20.77 ;
    %end;
    .scope S_0x55631482eb30;
t_10 %join;
    %pushi/vec4 10, 0, 32;
T_20.78 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.79, 5;
    %jmp/1 T_20.79, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55631476aaa0;
    %jmp T_20.78;
T_20.79 ;
    %pop/vec4 1;
    %load/vec4 v0x556314810130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556314810130_0, 0, 32;
    %load/vec4 v0x556314845910_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_20.80, 6;
    %vpi_call/w 4 323 "$display", "\000" {0 0 0};
    %vpi_call/w 4 324 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 325 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv", 32'sb00000000000000000000000100111111 {0 0 0};
    %vpi_call/w 4 326 "$display", "  Test: %s", v0x55631480bee0_0 {0 0 0};
    %vpi_call/w 4 327 "$display", "  Expected: %0d (0x%0h)", v0x556314845910_0, v0x556314845910_0 {0 0 0};
    %vpi_call/w 4 328 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 329 "$display", "\000" {0 0 0};
    %load/vec4 v0x5563147ecb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5563147ecb20_0, 0, 32;
T_20.80 ;
    %vpi_call/w 4 320 "$display", "    Drained half, full=%b", v0x556314845910_0 {0 0 0};
    %pushi/vec4 5, 0, 32;
T_20.82 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.83, 5;
    %jmp/1 T_20.83, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55631476c570;
    %jmp T_20.82;
T_20.83 ;
    %pop/vec4 1;
T_20.84 ;
    %load/vec4 v0x556314845840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_20.85, 8;
    %wait E_0x55631476c570;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556314845d60_0, 0;
    %wait E_0x55631476c570;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556314845d60_0, 0;
    %wait E_0x55631476c570;
    %jmp T_20.84;
T_20.85 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55631482f030_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55631482f030_0, 0, 32;
    %jmp T_20.68;
T_20.69 ;
    %end;
    .scope S_0x556314753b60;
t_8 %join;
    %vpi_call/w 4 333 "$display", "  PASS: Full transitions correct" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5563147ecf10_0, 0, 32;
    %end;
    .thread T_20;
    .scope S_0x556314753b60;
T_21 ;
    %fork t_13, S_0x5563148450e0;
    %jmp t_12;
    .scope S_0x5563148450e0;
t_13 ;
    %fork t_15, S_0x5563148450e0;
    %fork t_16, S_0x5563148450e0;
    %join;
    %join;
    %jmp t_14;
t_15 ;
    %fork t_18, S_0x556314845460;
    %jmp t_17;
    .scope S_0x556314845460;
t_18 ;
    %delay 1000000000, 0;
    %load/vec4 v0x5563147ecf10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %vpi_call/w 4 345 "$display", "\000" {0 0 0};
    %vpi_call/w 4 346 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %vpi_call/w 4 347 "$display", "  WATCHDOG TIMEOUT after %0t", $time {0 0 0};
    %vpi_call/w 4 348 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %load/vec4 v0x5563147ecb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5563147ecb20_0, 0, 32;
    %alloc S_0x5563147c9da0;
    %fork TD_$unit.__vunit_print_summary, S_0x5563147c9da0;
    %join;
    %free S_0x5563147c9da0;
    %alloc S_0x5563147c8370;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55631480faf0_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x5563147c8370;
    %join;
    %free S_0x5563147c8370;
    %vpi_call/w 4 352 "$finish" {0 0 0};
T_21.0 ;
    %end;
    .scope S_0x5563148450e0;
t_17 %join;
    %end;
t_16 ;
    %fork t_20, S_0x556314845270;
    %jmp t_19;
    .scope S_0x556314845270;
t_20 ;
T_21.2 ;
    %load/vec4 v0x5563147ecf10_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_21.3, 6;
    %wait E_0x55631476eba0;
    %jmp T_21.2;
T_21.3 ;
    %disable S_0x556314845460;
    %alloc S_0x5563147c9da0;
    %fork TD_$unit.__vunit_print_summary, S_0x5563147c9da0;
    %join;
    %free S_0x5563147c9da0;
    %alloc S_0x5563147c8370;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5563147ecb20_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55631480faf0_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x5563147c8370;
    %join;
    %free S_0x5563147c8370;
    %vpi_call/w 4 360 "$finish" {0 0 0};
    %end;
    .scope S_0x5563148450e0;
t_19 %join;
    %end;
    .scope S_0x5563148450e0;
t_14 ;
    %end;
    .scope S_0x556314753b60;
t_12 %join;
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "/workspace/_cmake/vunit/vunit_defines.svh";
    "/workspace/src/cores/async_fifo/test/full_timing/async_fifo_full_timing_tb.sv";
    "/workspace/src/cores/async_fifo/rtl/async_fifo.v";
    "/workspace/build/stubs/sync_reg.v";
