Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/Mohammed Khandwawala/Desktop/desktop/test/microtest_isim_beh.exe" -prj "C:/Users/Mohammed Khandwawala/Desktop/desktop/test/microtest_beh.prj" "work.microtest" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Mohammed Khandwawala/Desktop/desktop/test/ALU.v" into library work
Analyzing Verilog file "C:/Users/Mohammed Khandwawala/Desktop/desktop/test/eu.v" into library work
Analyzing Verilog file "C:/Users/Mohammed Khandwawala/Desktop/desktop/test/cu.v" into library work
Analyzing Verilog file "C:/Users/Mohammed Khandwawala/Desktop/desktop/test/microprocessor.v" into library work
Analyzing Verilog file "C:/Users/Mohammed Khandwawala/Desktop/desktop/test/microtest.v" into library work
Analyzing Verilog file "C:/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ALU
Compiling module eu
Compiling module cu
Compiling module microprocessor
Compiling module microtest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/Users/Mohammed Khandwawala/Desktop/desktop/test/microtest_isim_beh.exe
Fuse Memory Usage: 28840 KB
Fuse CPU Usage: 437 ms
