This file is for generic, configurable VHDL code done by me. The goal is to be as reusable and generic as possible.
