analyze -library WORK -format sverilog {/users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/apu_core_package.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/apu_macros.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_config.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_defines.sv}
analyze -library WORK -format sverilog {/users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_aes_registers.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_alu_basic.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_alu.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_aes_wb.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_decoder.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_debug_unit.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_cs_registers.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_core.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_controller.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_compressed_decoder.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_apu_disp.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_alu_div.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_hwloop_regs.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_hwloop_controller.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_fetch_fifo.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_ex_stage.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_register_file.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_prefetch_L0_buffer.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_prefetch_buffer.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_mult.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_load_store_unit.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_L0_buffer.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_int_controller.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_if_stage.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/riscv_id_stage.sv}
analyze -library WORK -format sverilog {/users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/aes/subbytes.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/aes/shiftrow.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/aes/sbox.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/aes/rounndlast.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/aes/rounds.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/aes/riscv_aes_cipher.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/aes/mixcolumn.sv /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/aes/keygeneration.sv}
elaborate riscv_core -architecture verilog -library WORK
create_clock -name "clock_name" -period 40 -waveform { 0 20  }  { clk_i  }
set_dont_touch_network  [ find clock clock_name ]
compile -exact_map
write -hierarchy -format ddc -output /users/%%user%%/Workarea/pulp/pulpenix/src/ips/riscv/design_syn/synthTemp.ddc
quit
