INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test1024mau1024/test1024mau1024.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test1024mau1024/test1024mau1024.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test1024mau1024/test1024mau1024.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test1024mau1024/test1024mau1024.srcs/sources_1/bd/design_1/ipshared/874d/hdl/verilog/acc1024_1024_mau_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc1024_1024_mau_bkb_rom
INFO: [VRFC 10-311] analyzing module acc1024_1024_mau_bkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test1024mau1024/test1024mau1024.srcs/sources_1/bd/design_1/ipshared/874d/hdl/verilog/acc1024_1024_mau_cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc1024_1024_mau_cud_rom
INFO: [VRFC 10-311] analyzing module acc1024_1024_mau_cud
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test1024mau1024/test1024mau1024.srcs/sources_1/bd/design_1/ipshared/874d/hdl/verilog/HLS_free_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLS_free_1_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test1024mau1024/test1024mau1024.srcs/sources_1/bd/design_1/ipshared/874d/hdl/verilog/HLS_malloc_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLS_malloc_1_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test1024mau1024/test1024mau1024.srcs/sources_1/bd/design_1/ipshared/874d/hdl/verilog/acc1024_1024_mau.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc1024_1024_mau
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test1024mau1024/test1024mau1024.ip_user_files/bd/design_1/ip/design_1_acc1024_1024_mau_0_0/sim/design_1_acc1024_1024_mau_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_acc1024_1024_mau_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test1024mau1024/test1024mau1024.srcs/sources_1/bd/design_1/ipshared/42fc/hdl/verilog/HTA1024_theta_addhbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA1024_theta_addhbi_ram
INFO: [VRFC 10-311] analyzing module HTA1024_theta_addhbi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test1024mau1024/test1024mau1024.srcs/sources_1/bd/design_1/ipshared/42fc/hdl/verilog/HTA1024_theta_addibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA1024_theta_addibs_ram
INFO: [VRFC 10-311] analyzing module HTA1024_theta_addibs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test1024mau1024/test1024mau1024.srcs/sources_1/bd/design_1/ipshared/42fc/hdl/verilog/HTA1024_theta_budfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA1024_theta_budfYi_ram
INFO: [VRFC 10-311] analyzing module HTA1024_theta_budfYi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test1024mau1024/test1024mau1024.srcs/sources_1/bd/design_1/ipshared/42fc/hdl/verilog/HTA1024_theta_budg8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA1024_theta_budg8j_ram
INFO: [VRFC 10-311] analyzing module HTA1024_theta_budg8j
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test1024mau1024/test1024mau1024.srcs/sources_1/bd/design_1/ipshared/42fc/hdl/verilog/HTA1024_theta_grobkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA1024_theta_grobkb_ram
INFO: [VRFC 10-311] analyzing module HTA1024_theta_grobkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test1024mau1024/test1024mau1024.srcs/sources_1/bd/design_1/ipshared/42fc/hdl/verilog/HTA1024_theta_grodEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA1024_theta_grodEe_rom
INFO: [VRFC 10-311] analyzing module HTA1024_theta_grodEe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test1024mau1024/test1024mau1024.srcs/sources_1/bd/design_1/ipshared/42fc/hdl/verilog/HTA1024_theta_marjbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA1024_theta_marjbC_rom
INFO: [VRFC 10-311] analyzing module HTA1024_theta_marjbC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test1024mau1024/test1024mau1024.srcs/sources_1/bd/design_1/ipshared/42fc/hdl/verilog/HTA1024_theta_muxkbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA1024_theta_muxkbM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test1024mau1024/test1024mau1024.srcs/sources_1/bd/design_1/ipshared/42fc/hdl/verilog/HTA1024_theta_shieOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA1024_theta_shieOg_rom
INFO: [VRFC 10-311] analyzing module HTA1024_theta_shieOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test1024mau1024/test1024mau1024.srcs/sources_1/bd/design_1/ipshared/42fc/hdl/verilog/log_2_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test1024mau1024/test1024mau1024.srcs/sources_1/bd/design_1/ipshared/42fc/hdl/verilog/HTA1024_theta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HTA1024_theta
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test1024mau1024/test1024mau1024.ip_user_files/bd/design_1/ip/design_1_HTA1024_theta_0_0/sim/design_1_HTA1024_theta_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_HTA1024_theta_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test1024mau1024/test1024mau1024.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
