The following files were generated for 'ibert' in directory
D:\cern\glib\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\glib\ise_project\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * ibert.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * example_ibert.bit
   * example_ibert.map.mrp
   * example_ibert.map.pcf
   * example_ibert.ncd
   * example_ibert.pad
   * example_ibert.pad.csv
   * example_ibert.pad.txt
   * ibert/example_design/example_ibert.vhd
   * ibert/example_design/ibert_top.ucf
   * ibert/implement/chipscope_icon_1.xco
   * ibert/implement/coregen.cgp
   * ibert/implement/example_implement_ibert.prj
   * ibert/implement/example_implement_ibert.xst
   * ibert/implement/implement.bat
   * ibert/implement/implement.sh
   * ibert.gts
   * ibert.ngc
   * ibert.vhd
   * ibert.vho
   * vivado_ibert.ngc

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * ibert.vho

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * ibert.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * ibert.sym

Generate ISE metadata:
   Create a metadata file for use when including this core in ISE designs

   * ibert_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * ibert.gise
   * ibert.xise

Deliver Readme:
   Readme file for the IP.

   * ibert_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * ibert_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

