
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//less_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017e0 <.init>:
  4017e0:	stp	x29, x30, [sp, #-16]!
  4017e4:	mov	x29, sp
  4017e8:	bl	401d20 <setlocale@plt+0x60>
  4017ec:	ldp	x29, x30, [sp], #16
  4017f0:	ret

Disassembly of section .plt:

0000000000401800 <memcpy@plt-0x20>:
  401800:	stp	x16, x30, [sp, #-16]!
  401804:	adrp	x16, 42a000 <winch@@Base+0x159c0>
  401808:	ldr	x17, [x16, #4088]
  40180c:	add	x16, x16, #0xff8
  401810:	br	x17
  401814:	nop
  401818:	nop
  40181c:	nop

0000000000401820 <memcpy@plt>:
  401820:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401824:	ldr	x17, [x16]
  401828:	add	x16, x16, #0x0
  40182c:	br	x17

0000000000401830 <strlen@plt>:
  401830:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401834:	ldr	x17, [x16, #8]
  401838:	add	x16, x16, #0x8
  40183c:	br	x17

0000000000401840 <exit@plt>:
  401840:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401844:	ldr	x17, [x16, #16]
  401848:	add	x16, x16, #0x10
  40184c:	br	x17

0000000000401850 <_setjmp@plt>:
  401850:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401854:	ldr	x17, [x16, #24]
  401858:	add	x16, x16, #0x18
  40185c:	br	x17

0000000000401860 <dup@plt>:
  401860:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401864:	ldr	x17, [x16, #32]
  401868:	add	x16, x16, #0x20
  40186c:	br	x17

0000000000401870 <sigprocmask@plt>:
  401870:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401874:	ldr	x17, [x16, #40]
  401878:	add	x16, x16, #0x28
  40187c:	br	x17

0000000000401880 <cfgetospeed@plt>:
  401880:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401884:	ldr	x17, [x16, #48]
  401888:	add	x16, x16, #0x30
  40188c:	br	x17

0000000000401890 <tputs@plt>:
  401890:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401894:	ldr	x17, [x16, #56]
  401898:	add	x16, x16, #0x38
  40189c:	br	x17

00000000004018a0 <fgets_unlocked@plt>:
  4018a0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #64]
  4018a8:	add	x16, x16, #0x40
  4018ac:	br	x17

00000000004018b0 <sprintf@plt>:
  4018b0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #72]
  4018b8:	add	x16, x16, #0x48
  4018bc:	br	x17

00000000004018c0 <putc@plt>:
  4018c0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #80]
  4018c8:	add	x16, x16, #0x50
  4018cc:	br	x17

00000000004018d0 <kill@plt>:
  4018d0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #88]
  4018d8:	add	x16, x16, #0x58
  4018dc:	br	x17

00000000004018e0 <lseek@plt>:
  4018e0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #96]
  4018e8:	add	x16, x16, #0x60
  4018ec:	br	x17

00000000004018f0 <tgoto@plt>:
  4018f0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #104]
  4018f8:	add	x16, x16, #0x68
  4018fc:	br	x17

0000000000401900 <snprintf@plt>:
  401900:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401904:	ldr	x17, [x16, #112]
  401908:	add	x16, x16, #0x70
  40190c:	br	x17

0000000000401910 <tcgetattr@plt>:
  401910:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401914:	ldr	x17, [x16, #120]
  401918:	add	x16, x16, #0x78
  40191c:	br	x17

0000000000401920 <fileno@plt>:
  401920:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401924:	ldr	x17, [x16, #128]
  401928:	add	x16, x16, #0x80
  40192c:	br	x17

0000000000401930 <signal@plt>:
  401930:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401934:	ldr	x17, [x16, #136]
  401938:	add	x16, x16, #0x88
  40193c:	br	x17

0000000000401940 <fclose@plt>:
  401940:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401944:	ldr	x17, [x16, #144]
  401948:	add	x16, x16, #0x90
  40194c:	br	x17

0000000000401950 <fsync@plt>:
  401950:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401954:	ldr	x17, [x16, #152]
  401958:	add	x16, x16, #0x98
  40195c:	br	x17

0000000000401960 <atoi@plt>:
  401960:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401964:	ldr	x17, [x16, #160]
  401968:	add	x16, x16, #0xa0
  40196c:	br	x17

0000000000401970 <getpid@plt>:
  401970:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401974:	ldr	x17, [x16, #168]
  401978:	add	x16, x16, #0xa8
  40197c:	br	x17

0000000000401980 <nl_langinfo@plt>:
  401980:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401984:	ldr	x17, [x16, #176]
  401988:	add	x16, x16, #0xb0
  40198c:	br	x17

0000000000401990 <fopen@plt>:
  401990:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401994:	ldr	x17, [x16, #184]
  401998:	add	x16, x16, #0xb8
  40199c:	br	x17

00000000004019a0 <time@plt>:
  4019a0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #192]
  4019a8:	add	x16, x16, #0xc0
  4019ac:	br	x17

00000000004019b0 <open@plt>:
  4019b0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #200]
  4019b8:	add	x16, x16, #0xc8
  4019bc:	br	x17

00000000004019c0 <popen@plt>:
  4019c0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #208]
  4019c8:	add	x16, x16, #0xd0
  4019cc:	br	x17

00000000004019d0 <sigemptyset@plt>:
  4019d0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #216]
  4019d8:	add	x16, x16, #0xd8
  4019dc:	br	x17

00000000004019e0 <strncmp@plt>:
  4019e0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #224]
  4019e8:	add	x16, x16, #0xe0
  4019ec:	br	x17

00000000004019f0 <__libc_start_main@plt>:
  4019f0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #232]
  4019f8:	add	x16, x16, #0xe8
  4019fc:	br	x17

0000000000401a00 <strcat@plt>:
  401a00:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #240]
  401a08:	add	x16, x16, #0xf0
  401a0c:	br	x17

0000000000401a10 <fgetc@plt>:
  401a10:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #248]
  401a18:	add	x16, x16, #0xf8
  401a1c:	br	x17

0000000000401a20 <tgetflag@plt>:
  401a20:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #256]
  401a28:	add	x16, x16, #0x100
  401a2c:	br	x17

0000000000401a30 <memset@plt>:
  401a30:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #264]
  401a38:	add	x16, x16, #0x108
  401a3c:	br	x17

0000000000401a40 <sleep@plt>:
  401a40:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #272]
  401a48:	add	x16, x16, #0x110
  401a4c:	br	x17

0000000000401a50 <fchmod@plt>:
  401a50:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #280]
  401a58:	add	x16, x16, #0x118
  401a5c:	br	x17

0000000000401a60 <tgetent@plt>:
  401a60:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #288]
  401a68:	add	x16, x16, #0x120
  401a6c:	br	x17

0000000000401a70 <calloc@plt>:
  401a70:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #296]
  401a78:	add	x16, x16, #0x128
  401a7c:	br	x17

0000000000401a80 <tgetnum@plt>:
  401a80:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #304]
  401a88:	add	x16, x16, #0x130
  401a8c:	br	x17

0000000000401a90 <getc@plt>:
  401a90:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #312]
  401a98:	add	x16, x16, #0x138
  401a9c:	br	x17

0000000000401aa0 <system@plt>:
  401aa0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #320]
  401aa8:	add	x16, x16, #0x140
  401aac:	br	x17

0000000000401ab0 <strerror@plt>:
  401ab0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #328]
  401ab8:	add	x16, x16, #0x148
  401abc:	br	x17

0000000000401ac0 <close@plt>:
  401ac0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #336]
  401ac8:	add	x16, x16, #0x150
  401acc:	br	x17

0000000000401ad0 <__gmon_start__@plt>:
  401ad0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #344]
  401ad8:	add	x16, x16, #0x158
  401adc:	br	x17

0000000000401ae0 <write@plt>:
  401ae0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #352]
  401ae8:	add	x16, x16, #0x160
  401aec:	br	x17

0000000000401af0 <abort@plt>:
  401af0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #360]
  401af8:	add	x16, x16, #0x168
  401afc:	br	x17

0000000000401b00 <strcmp@plt>:
  401b00:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #368]
  401b08:	add	x16, x16, #0x170
  401b0c:	br	x17

0000000000401b10 <__ctype_b_loc@plt>:
  401b10:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #376]
  401b18:	add	x16, x16, #0x178
  401b1c:	br	x17

0000000000401b20 <free@plt>:
  401b20:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #384]
  401b28:	add	x16, x16, #0x180
  401b2c:	br	x17

0000000000401b30 <strchr@plt>:
  401b30:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #392]
  401b38:	add	x16, x16, #0x188
  401b3c:	br	x17

0000000000401b40 <rename@plt>:
  401b40:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #400]
  401b48:	add	x16, x16, #0x190
  401b4c:	br	x17

0000000000401b50 <strcpy@plt>:
  401b50:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #408]
  401b58:	add	x16, x16, #0x198
  401b5c:	br	x17

0000000000401b60 <read@plt>:
  401b60:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #416]
  401b68:	add	x16, x16, #0x1a0
  401b6c:	br	x17

0000000000401b70 <tcsetattr@plt>:
  401b70:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #424]
  401b78:	add	x16, x16, #0x1a8
  401b7c:	br	x17

0000000000401b80 <isatty@plt>:
  401b80:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #432]
  401b88:	add	x16, x16, #0x1b0
  401b8c:	br	x17

0000000000401b90 <iswupper@plt>:
  401b90:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #440]
  401b98:	add	x16, x16, #0x1b8
  401b9c:	br	x17

0000000000401ba0 <tgetstr@plt>:
  401ba0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #448]
  401ba8:	add	x16, x16, #0x1c0
  401bac:	br	x17

0000000000401bb0 <__fxstat@plt>:
  401bb0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #456]
  401bb8:	add	x16, x16, #0x1c8
  401bbc:	br	x17

0000000000401bc0 <strstr@plt>:
  401bc0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #464]
  401bc8:	add	x16, x16, #0x1d0
  401bcc:	br	x17

0000000000401bd0 <realpath@plt>:
  401bd0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #472]
  401bd8:	add	x16, x16, #0x1d8
  401bdc:	br	x17

0000000000401be0 <regexec@plt>:
  401be0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #480]
  401be8:	add	x16, x16, #0x1e0
  401bec:	br	x17

0000000000401bf0 <longjmp@plt>:
  401bf0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #488]
  401bf8:	add	x16, x16, #0x1e8
  401bfc:	br	x17

0000000000401c00 <regfree@plt>:
  401c00:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #496]
  401c08:	add	x16, x16, #0x1f0
  401c0c:	br	x17

0000000000401c10 <regcomp@plt>:
  401c10:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #504]
  401c18:	add	x16, x16, #0x1f8
  401c1c:	br	x17

0000000000401c20 <strncpy@plt>:
  401c20:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #512]
  401c28:	add	x16, x16, #0x200
  401c2c:	br	x17

0000000000401c30 <pclose@plt>:
  401c30:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401c34:	ldr	x17, [x16, #520]
  401c38:	add	x16, x16, #0x208
  401c3c:	br	x17

0000000000401c40 <__errno_location@plt>:
  401c40:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401c44:	ldr	x17, [x16, #528]
  401c48:	add	x16, x16, #0x210
  401c4c:	br	x17

0000000000401c50 <getenv@plt>:
  401c50:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401c54:	ldr	x17, [x16, #536]
  401c58:	add	x16, x16, #0x218
  401c5c:	br	x17

0000000000401c60 <__xstat@plt>:
  401c60:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401c64:	ldr	x17, [x16, #544]
  401c68:	add	x16, x16, #0x220
  401c6c:	br	x17

0000000000401c70 <towlower@plt>:
  401c70:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401c74:	ldr	x17, [x16, #552]
  401c78:	add	x16, x16, #0x228
  401c7c:	br	x17

0000000000401c80 <fprintf@plt>:
  401c80:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401c84:	ldr	x17, [x16, #560]
  401c88:	add	x16, x16, #0x230
  401c8c:	br	x17

0000000000401c90 <fgets@plt>:
  401c90:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401c94:	ldr	x17, [x16, #568]
  401c98:	add	x16, x16, #0x238
  401c9c:	br	x17

0000000000401ca0 <creat@plt>:
  401ca0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401ca4:	ldr	x17, [x16, #576]
  401ca8:	add	x16, x16, #0x240
  401cac:	br	x17

0000000000401cb0 <ioctl@plt>:
  401cb0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401cb4:	ldr	x17, [x16, #584]
  401cb8:	add	x16, x16, #0x248
  401cbc:	br	x17

0000000000401cc0 <setlocale@plt>:
  401cc0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  401cc4:	ldr	x17, [x16, #592]
  401cc8:	add	x16, x16, #0x250
  401ccc:	br	x17

Disassembly of section .text:

0000000000401cd0 <clear@@Base-0x1404>:
  401cd0:	mov	x29, #0x0                   	// #0
  401cd4:	mov	x30, #0x0                   	// #0
  401cd8:	mov	x5, x0
  401cdc:	ldr	x1, [sp]
  401ce0:	add	x2, sp, #0x8
  401ce4:	mov	x6, sp
  401ce8:	movz	x0, #0x0, lsl #48
  401cec:	movk	x0, #0x0, lsl #32
  401cf0:	movk	x0, #0x40, lsl #16
  401cf4:	movk	x0, #0x1ddc
  401cf8:	movz	x3, #0x0, lsl #48
  401cfc:	movk	x3, #0x0, lsl #32
  401d00:	movk	x3, #0x41, lsl #16
  401d04:	movk	x3, #0x5498
  401d08:	movz	x4, #0x0, lsl #48
  401d0c:	movk	x4, #0x0, lsl #32
  401d10:	movk	x4, #0x41, lsl #16
  401d14:	movk	x4, #0x5518
  401d18:	bl	4019f0 <__libc_start_main@plt>
  401d1c:	bl	401af0 <abort@plt>
  401d20:	adrp	x0, 42a000 <winch@@Base+0x159c0>
  401d24:	ldr	x0, [x0, #4064]
  401d28:	cbz	x0, 401d30 <setlocale@plt+0x70>
  401d2c:	b	401ad0 <__gmon_start__@plt>
  401d30:	ret
  401d34:	nop
  401d38:	adrp	x0, 42e000 <winch@@Base+0x199c0>
  401d3c:	add	x0, x0, #0x7f0
  401d40:	adrp	x1, 42e000 <winch@@Base+0x199c0>
  401d44:	add	x1, x1, #0x7f0
  401d48:	cmp	x1, x0
  401d4c:	b.eq	401d64 <setlocale@plt+0xa4>  // b.none
  401d50:	adrp	x1, 415000 <winch@@Base+0x9c0>
  401d54:	ldr	x1, [x1, #1368]
  401d58:	cbz	x1, 401d64 <setlocale@plt+0xa4>
  401d5c:	mov	x16, x1
  401d60:	br	x16
  401d64:	ret
  401d68:	adrp	x0, 42e000 <winch@@Base+0x199c0>
  401d6c:	add	x0, x0, #0x7f0
  401d70:	adrp	x1, 42e000 <winch@@Base+0x199c0>
  401d74:	add	x1, x1, #0x7f0
  401d78:	sub	x1, x1, x0
  401d7c:	lsr	x2, x1, #63
  401d80:	add	x1, x2, x1, asr #3
  401d84:	cmp	xzr, x1, asr #1
  401d88:	asr	x1, x1, #1
  401d8c:	b.eq	401da4 <setlocale@plt+0xe4>  // b.none
  401d90:	adrp	x2, 415000 <winch@@Base+0x9c0>
  401d94:	ldr	x2, [x2, #1376]
  401d98:	cbz	x2, 401da4 <setlocale@plt+0xe4>
  401d9c:	mov	x16, x2
  401da0:	br	x16
  401da4:	ret
  401da8:	stp	x29, x30, [sp, #-32]!
  401dac:	mov	x29, sp
  401db0:	str	x19, [sp, #16]
  401db4:	adrp	x19, 42e000 <winch@@Base+0x199c0>
  401db8:	ldrb	w0, [x19, #2049]
  401dbc:	cbnz	w0, 401dcc <setlocale@plt+0x10c>
  401dc0:	bl	401d38 <setlocale@plt+0x78>
  401dc4:	mov	w0, #0x1                   	// #1
  401dc8:	strb	w0, [x19, #2049]
  401dcc:	ldr	x19, [sp, #16]
  401dd0:	ldp	x29, x30, [sp], #32
  401dd4:	ret
  401dd8:	b	401d68 <setlocale@plt+0xa8>
  401ddc:	stp	x29, x30, [sp, #-64]!
  401de0:	stp	x24, x23, [sp, #16]
  401de4:	stp	x22, x21, [sp, #32]
  401de8:	stp	x20, x19, [sp, #48]
  401dec:	mov	x19, x1
  401df0:	ldr	x8, [x19], #8
  401df4:	mov	w20, w0
  401df8:	adrp	x0, 415000 <winch@@Base+0x9c0>
  401dfc:	adrp	x21, 433000 <PC+0x4800>
  401e00:	adrp	x22, 433000 <PC+0x4800>
  401e04:	add	x0, x0, #0x568
  401e08:	mov	x29, sp
  401e0c:	str	x8, [x21, #240]
  401e10:	str	wzr, [x22, #284]
  401e14:	bl	40939c <clear@@Base+0x62c8>
  401e18:	bl	409418 <clear@@Base+0x6344>
  401e1c:	cbnz	w0, 401e28 <setlocale@plt+0x168>
  401e20:	mov	w8, #0x1                   	// #1
  401e24:	str	w8, [x22, #284]
  401e28:	mov	w0, #0x1                   	// #1
  401e2c:	mov	w22, #0x1                   	// #1
  401e30:	bl	401b80 <isatty@plt>
  401e34:	adrp	x23, 433000 <PC+0x4800>
  401e38:	str	w0, [x23, #268]
  401e3c:	bl	40f364 <clear@@Base+0xc290>
  401e40:	bl	408fa4 <clear@@Base+0x5ed0>
  401e44:	bl	402714 <setlocale@plt+0xa54>
  401e48:	bl	408e70 <clear@@Base+0x5d9c>
  401e4c:	bl	4046dc <clear@@Base+0x1608>
  401e50:	bl	40cc18 <clear@@Base+0x9b44>
  401e54:	bl	405f98 <clear@@Base+0x2ec4>
  401e58:	bl	4112bc <clear@@Base+0xe1e8>
  401e5c:	bl	412e8c <error@@Base+0x1350>
  401e60:	ldr	x0, [x21, #240]
  401e64:	bl	40b51c <clear@@Base+0x8448>
  401e68:	adrp	x1, 415000 <winch@@Base+0x9c0>
  401e6c:	add	x1, x1, #0x573
  401e70:	bl	401b00 <strcmp@plt>
  401e74:	adrp	x21, 432000 <PC+0x3800>
  401e78:	cbnz	w0, 401e80 <setlocale@plt+0x1c0>
  401e7c:	str	w22, [x21, #756]
  401e80:	sub	w24, w20, #0x1
  401e84:	bl	4125d8 <error@@Base+0xa9c>
  401e88:	ldr	w8, [x21, #756]
  401e8c:	adrp	x9, 419000 <winch@@Base+0x49c0>
  401e90:	adrp	x10, 415000 <winch@@Base+0x9c0>
  401e94:	add	x9, x9, #0xb01
  401e98:	add	x10, x10, #0x578
  401e9c:	cmp	w8, #0x0
  401ea0:	csel	x0, x10, x9, eq  // eq = none
  401ea4:	bl	40939c <clear@@Base+0x62c8>
  401ea8:	cbz	x0, 401eb4 <setlocale@plt+0x1f4>
  401eac:	bl	40212c <setlocale@plt+0x46c>
  401eb0:	bl	4107e8 <clear@@Base+0xd714>
  401eb4:	cmp	w20, #0x2
  401eb8:	b.lt	401f28 <setlocale@plt+0x268>  // b.tstop
  401ebc:	adrp	x21, 415000 <winch@@Base+0x9c0>
  401ec0:	add	x21, x21, #0x57d
  401ec4:	ldr	x22, [x19]
  401ec8:	ldrb	w8, [x22]
  401ecc:	cmp	w8, #0x2d
  401ed0:	b.eq	401edc <setlocale@plt+0x21c>  // b.none
  401ed4:	cmp	w8, #0x2b
  401ed8:	b.ne	401ee4 <setlocale@plt+0x224>  // b.any
  401edc:	ldrb	w8, [x22, #1]
  401ee0:	cbnz	w8, 401ef0 <setlocale@plt+0x230>
  401ee4:	bl	411064 <clear@@Base+0xdf90>
  401ee8:	cbz	w0, 401f24 <setlocale@plt+0x264>
  401eec:	ldr	x22, [x19]
  401ef0:	mov	x0, x22
  401ef4:	mov	x1, x21
  401ef8:	add	x19, x19, #0x8
  401efc:	sub	w24, w24, #0x1
  401f00:	bl	401b00 <strcmp@plt>
  401f04:	cbz	w0, 401f28 <setlocale@plt+0x268>
  401f08:	mov	x0, x22
  401f0c:	bl	4107e8 <clear@@Base+0xd714>
  401f10:	sub	w20, w20, #0x1
  401f14:	cmp	w20, #0x1
  401f18:	b.gt	401ec4 <setlocale@plt+0x204>
  401f1c:	mov	w24, wzr
  401f20:	b	401f28 <setlocale@plt+0x268>
  401f24:	sub	w24, w20, #0x1
  401f28:	bl	411064 <clear@@Base+0xdf90>
  401f2c:	cbnz	w0, 401fb0 <setlocale@plt+0x2f0>
  401f30:	adrp	x0, 415000 <winch@@Base+0x9c0>
  401f34:	add	x0, x0, #0x580
  401f38:	bl	40939c <clear@@Base+0x62c8>
  401f3c:	adrp	x20, 433000 <PC+0x4800>
  401f40:	str	x0, [x20, #296]
  401f44:	cbz	x0, 401f50 <setlocale@plt+0x290>
  401f48:	ldrb	w8, [x0]
  401f4c:	cbnz	w8, 401f74 <setlocale@plt+0x2b4>
  401f50:	adrp	x0, 415000 <winch@@Base+0x9c0>
  401f54:	add	x0, x0, #0x587
  401f58:	bl	40939c <clear@@Base+0x62c8>
  401f5c:	str	x0, [x20, #296]
  401f60:	bl	409418 <clear@@Base+0x6344>
  401f64:	cbz	w0, 401f74 <setlocale@plt+0x2b4>
  401f68:	adrp	x8, 415000 <winch@@Base+0x9c0>
  401f6c:	add	x8, x8, #0x58e
  401f70:	str	x8, [x20, #296]
  401f74:	adrp	x0, 415000 <winch@@Base+0x9c0>
  401f78:	add	x0, x0, #0x591
  401f7c:	bl	40939c <clear@@Base+0x62c8>
  401f80:	adrp	x20, 433000 <PC+0x4800>
  401f84:	str	x0, [x20, #272]
  401f88:	bl	409418 <clear@@Base+0x6344>
  401f8c:	cbz	w0, 401f9c <setlocale@plt+0x2dc>
  401f90:	adrp	x8, 415000 <winch@@Base+0x9c0>
  401f94:	add	x8, x8, #0x59a
  401f98:	str	x8, [x20, #272]
  401f9c:	adrp	x8, 433000 <PC+0x4800>
  401fa0:	ldr	w8, [x8, #264]
  401fa4:	cbnz	w8, 401fbc <setlocale@plt+0x2fc>
  401fa8:	mov	x1, xzr
  401fac:	b	401fd0 <setlocale@plt+0x310>
  401fb0:	bl	411078 <clear@@Base+0xdfa4>
  401fb4:	mov	w0, wzr
  401fb8:	bl	40215c <setlocale@plt+0x49c>
  401fbc:	adrp	x0, 415000 <winch@@Base+0x9c0>
  401fc0:	add	x0, x0, #0x5a9
  401fc4:	mov	x1, xzr
  401fc8:	bl	40be58 <clear@@Base+0x8d84>
  401fcc:	mov	x1, x0
  401fd0:	cmp	w24, #0x1
  401fd4:	b.lt	401ffc <setlocale@plt+0x33c>  // b.tstop
  401fd8:	add	w20, w24, #0x1
  401fdc:	ldr	x0, [x19], #8
  401fe0:	bl	40be58 <clear@@Base+0x8d84>
  401fe4:	mov	x0, xzr
  401fe8:	bl	40be2c <clear@@Base+0x8d58>
  401fec:	sub	w20, w20, #0x1
  401ff0:	cmp	w20, #0x1
  401ff4:	mov	x1, x0
  401ff8:	b.gt	401fdc <setlocale@plt+0x31c>
  401ffc:	ldr	w8, [x23, #268]
  402000:	cbnz	w8, 402020 <setlocale@plt+0x360>
  402004:	bl	40a37c <clear@@Base+0x72a8>
  402008:	cbnz	w0, 401fb4 <setlocale@plt+0x2f4>
  40200c:	bl	40a558 <clear@@Base+0x7484>
  402010:	mov	w0, #0x1                   	// #1
  402014:	bl	40a3fc <clear@@Base+0x7328>
  402018:	cbz	w0, 40200c <setlocale@plt+0x34c>
  40201c:	b	401fb4 <setlocale@plt+0x2f4>
  402020:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  402024:	ldr	w8, [x8, #2104]
  402028:	cbz	w8, 402048 <setlocale@plt+0x388>
  40202c:	adrp	x8, 433000 <PC+0x4800>
  402030:	ldr	w8, [x8, #464]
  402034:	cbnz	w8, 402048 <setlocale@plt+0x388>
  402038:	adrp	x0, 415000 <winch@@Base+0x9c0>
  40203c:	add	x0, x0, #0x5c0
  402040:	mov	x1, xzr
  402044:	bl	411b3c <error@@Base>
  402048:	bl	4153ec <winch@@Base+0xdac>
  40204c:	mov	w0, #0x1                   	// #1
  402050:	bl	4022b0 <setlocale@plt+0x5f0>
  402054:	mov	w0, #0x1                   	// #1
  402058:	bl	414684 <winch@@Base+0x44>
  40205c:	adrp	x19, 432000 <PC+0x3800>
  402060:	ldr	x8, [x19, #680]
  402064:	cbnz	x8, 402080 <setlocale@plt+0x3c0>
  402068:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  40206c:	ldr	x0, [x8, #2000]
  402070:	adrp	x1, 415000 <winch@@Base+0x9c0>
  402074:	add	x1, x1, #0x57e
  402078:	bl	401b00 <strcmp@plt>
  40207c:	cbnz	w0, 4020d8 <setlocale@plt+0x418>
  402080:	bl	40be4c <clear@@Base+0x8d78>
  402084:	cmp	w0, #0x1
  402088:	b.lt	4020a0 <setlocale@plt+0x3e0>  // b.tstop
  40208c:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402090:	add	x0, x0, #0x5ea
  402094:	mov	x1, xzr
  402098:	bl	411b3c <error@@Base>
  40209c:	b	402100 <setlocale@plt+0x440>
  4020a0:	ldr	x0, [x19, #680]
  4020a4:	bl	414a28 <winch@@Base+0x3e8>
  4020a8:	bl	4152a0 <winch@@Base+0xc60>
  4020ac:	cbnz	w0, 402100 <setlocale@plt+0x440>
  4020b0:	bl	415044 <winch@@Base+0xa04>
  4020b4:	adrp	x8, 433000 <PC+0x4800>
  4020b8:	cmn	x0, #0x1
  4020bc:	str	x0, [x8, #248]
  4020c0:	b.eq	402100 <setlocale@plt+0x440>  // b.none
  4020c4:	adrp	x8, 433000 <PC+0x4800>
  4020c8:	ldr	w8, [x8, #508]
  4020cc:	adrp	x9, 433000 <PC+0x4800>
  4020d0:	str	w8, [x9, #256]
  4020d4:	b	402120 <setlocale@plt+0x460>
  4020d8:	bl	40a37c <clear@@Base+0x72a8>
  4020dc:	cbnz	w0, 402100 <setlocale@plt+0x440>
  4020e0:	adrp	x19, 433000 <PC+0x4800>
  4020e4:	ldr	w8, [x19, #476]
  4020e8:	cbz	w8, 402120 <setlocale@plt+0x460>
  4020ec:	bl	40be4c <clear@@Base+0x8d78>
  4020f0:	cmp	w0, #0x2
  4020f4:	b.lt	402108 <setlocale@plt+0x448>  // b.tstop
  4020f8:	str	wzr, [x19, #476]
  4020fc:	b	402120 <setlocale@plt+0x460>
  402100:	mov	w0, #0x1                   	// #1
  402104:	bl	40215c <setlocale@plt+0x49c>
  402108:	adrp	x8, 433000 <PC+0x4800>
  40210c:	ldr	w8, [x8, #532]
  402110:	cbnz	w8, 402120 <setlocale@plt+0x460>
  402114:	bl	40bcc0 <clear@@Base+0x8bec>
  402118:	adrp	x8, 433000 <PC+0x4800>
  40211c:	str	w0, [x8, #292]
  402120:	bl	402e0c <setlocale@plt+0x114c>
  402124:	bl	4070e4 <clear@@Base+0x4010>
  402128:	b	401fb4 <setlocale@plt+0x2f4>
  40212c:	stp	x29, x30, [sp, #-32]!
  402130:	str	x19, [sp, #16]
  402134:	mov	x29, sp
  402138:	mov	x19, x0
  40213c:	bl	401830 <strlen@plt>
  402140:	add	w0, w0, #0x1
  402144:	mov	w1, #0x1                   	// #1
  402148:	bl	4021d4 <setlocale@plt+0x514>
  40214c:	mov	x1, x19
  402150:	ldr	x19, [sp, #16]
  402154:	ldp	x29, x30, [sp], #32
  402158:	b	401b50 <strcpy@plt>
  40215c:	stp	x29, x30, [sp, #-32]!
  402160:	str	x19, [sp, #16]
  402164:	mov	x29, sp
  402168:	tbz	w0, #31, 402178 <setlocale@plt+0x4b8>
  40216c:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  402170:	ldr	w19, [x8, #2096]
  402174:	b	402184 <setlocale@plt+0x4c4>
  402178:	mov	w19, w0
  40217c:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  402180:	str	w0, [x8, #2096]
  402184:	adrp	x8, 433000 <PC+0x4800>
  402188:	mov	w9, #0x1                   	// #1
  40218c:	mov	x0, xzr
  402190:	str	w9, [x8, #280]
  402194:	bl	409a64 <clear@@Base+0x6990>
  402198:	bl	406208 <clear@@Base+0x3134>
  40219c:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4021a0:	ldr	w8, [x8, #2080]
  4021a4:	cbz	w8, 4021b8 <setlocale@plt+0x4f8>
  4021a8:	adrp	x8, 433000 <PC+0x4800>
  4021ac:	ldr	w8, [x8, #268]
  4021b0:	cbz	w8, 4021b8 <setlocale@plt+0x4f8>
  4021b4:	bl	403108 <clear@@Base+0x34>
  4021b8:	bl	402f20 <setlocale@plt+0x1260>
  4021bc:	bl	411860 <clear@@Base+0xe78c>
  4021c0:	mov	w0, wzr
  4021c4:	bl	4022b0 <setlocale@plt+0x5f0>
  4021c8:	bl	415420 <winch@@Base+0xde0>
  4021cc:	mov	w0, w19
  4021d0:	bl	401840 <exit@plt>
  4021d4:	stp	x29, x30, [sp, #-16]!
  4021d8:	mov	w1, w1
  4021dc:	sxtw	x0, w0
  4021e0:	mov	x29, sp
  4021e4:	bl	401a70 <calloc@plt>
  4021e8:	cbz	x0, 4021f4 <setlocale@plt+0x534>
  4021ec:	ldp	x29, x30, [sp], #16
  4021f0:	ret
  4021f4:	adrp	x0, 415000 <winch@@Base+0x9c0>
  4021f8:	add	x0, x0, #0x60e
  4021fc:	mov	x1, xzr
  402200:	bl	411b3c <error@@Base>
  402204:	mov	w0, #0x1                   	// #1
  402208:	bl	40215c <setlocale@plt+0x49c>
  40220c:	ldrb	w8, [x0]
  402210:	cmp	w8, #0x20
  402214:	b.eq	402220 <setlocale@plt+0x560>  // b.none
  402218:	cmp	w8, #0x9
  40221c:	b.ne	402228 <setlocale@plt+0x568>  // b.any
  402220:	add	x0, x0, #0x1
  402224:	b	40220c <setlocale@plt+0x54c>
  402228:	ret
  40222c:	ldrb	w10, [x1]
  402230:	cbz	w10, 4022a0 <setlocale@plt+0x5e0>
  402234:	mov	x8, x0
  402238:	mov	x0, xzr
  40223c:	add	x9, x1, #0x1
  402240:	ldrb	w11, [x8, x0]
  402244:	cbz	w2, 40226c <setlocale@plt+0x5ac>
  402248:	cbnz	w0, 40225c <setlocale@plt+0x59c>
  40224c:	sub	w12, w11, #0x61
  402250:	and	w12, w12, #0xff
  402254:	cmp	w12, #0x1a
  402258:	b.cc	4022a8 <setlocale@plt+0x5e8>  // b.lo, b.ul, b.last
  40225c:	sub	w12, w11, #0x41
  402260:	add	w13, w11, #0x20
  402264:	cmp	w12, #0x1a
  402268:	csel	w11, w13, w11, cc  // cc = lo, ul, last
  40226c:	and	w12, w10, #0xff
  402270:	sub	w10, w10, #0x41
  402274:	and	w10, w10, #0xff
  402278:	cmp	w10, #0x1a
  40227c:	ccmp	w0, #0x0, #0x4, cc  // cc = lo, ul, last
  402280:	add	w10, w12, #0x20
  402284:	csel	w10, w10, w12, ne  // ne = any
  402288:	cmp	w11, w10
  40228c:	b.ne	40229c <setlocale@plt+0x5dc>  // b.any
  402290:	ldrb	w10, [x9, x0]
  402294:	add	x0, x0, #0x1
  402298:	cbnz	w10, 402240 <setlocale@plt+0x580>
  40229c:	ret
  4022a0:	mov	w0, wzr
  4022a4:	ret
  4022a8:	mov	w0, #0xffffffff            	// #-1
  4022ac:	ret
  4022b0:	sub	sp, sp, #0x70
  4022b4:	stp	x20, x19, [sp, #96]
  4022b8:	adrp	x20, 42e000 <winch@@Base+0x199c0>
  4022bc:	ldr	w8, [x20, #2120]
  4022c0:	stp	x29, x30, [sp, #64]
  4022c4:	str	x21, [sp, #80]
  4022c8:	add	x29, sp, #0x40
  4022cc:	cmp	w8, w0
  4022d0:	b.eq	402494 <setlocale@plt+0x7d4>  // b.none
  4022d4:	mov	w19, w0
  4022d8:	adrp	x8, 433000 <PC+0x4800>
  4022dc:	mov	w9, #0x8                   	// #8
  4022e0:	adrp	x21, 433000 <PC+0x4800>
  4022e4:	str	w9, [x8, #348]
  4022e8:	cbz	w0, 402364 <setlocale@plt+0x6a4>
  4022ec:	ldr	w0, [x21, #644]
  4022f0:	mov	x1, sp
  4022f4:	bl	401910 <tcgetattr@plt>
  4022f8:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4022fc:	ldrb	w9, [x8, #2184]
  402300:	tbnz	w9, #0, 40232c <setlocale@plt+0x66c>
  402304:	ldp	q0, q1, [sp]
  402308:	ldr	q2, [sp, #32]
  40230c:	ldur	q3, [sp, #44]
  402310:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  402314:	add	x9, x9, #0x84c
  402318:	mov	w10, #0x1                   	// #1
  40231c:	stp	q0, q1, [x9]
  402320:	str	q2, [x9, #32]
  402324:	stur	q3, [x9, #44]
  402328:	strb	w10, [x8, #2184]
  40232c:	mov	x0, sp
  402330:	bl	401880 <cfgetospeed@plt>
  402334:	cmp	w0, #0xf
  402338:	b.hi	402388 <setlocale@plt+0x6c8>  // b.pmore
  40233c:	adrp	x9, 415000 <winch@@Base+0x9c0>
  402340:	mov	w8, w0
  402344:	add	x9, x9, #0x625
  402348:	adr	x10, 40235c <setlocale@plt+0x69c>
  40234c:	ldrb	w11, [x9, x8]
  402350:	add	x10, x10, x11, lsl #2
  402354:	mov	w8, wzr
  402358:	br	x10
  40235c:	mov	w8, #0x1                   	// #1
  402360:	b	40241c <setlocale@plt+0x75c>
  402364:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  402368:	add	x8, x8, #0x84c
  40236c:	ldp	q0, q1, [x8]
  402370:	ldr	q2, [x8, #32]
  402374:	ldur	q3, [x8, #44]
  402378:	stp	q0, q1, [sp]
  40237c:	str	q2, [sp, #32]
  402380:	stur	q3, [sp, #44]
  402384:	b	402478 <setlocale@plt+0x7b8>
  402388:	mov	w8, #0x1001                	// #4097
  40238c:	cmp	w0, w8
  402390:	b.eq	402418 <setlocale@plt+0x758>  // b.none
  402394:	mov	w8, #0x1002                	// #4098
  402398:	cmp	w0, w8
  40239c:	b.ne	402424 <setlocale@plt+0x764>  // b.any
  4023a0:	mov	w8, #0x11                  	// #17
  4023a4:	b	40241c <setlocale@plt+0x75c>
  4023a8:	mov	w8, #0x2                   	// #2
  4023ac:	b	40241c <setlocale@plt+0x75c>
  4023b0:	mov	w8, #0x3                   	// #3
  4023b4:	b	40241c <setlocale@plt+0x75c>
  4023b8:	mov	w8, #0x4                   	// #4
  4023bc:	b	40241c <setlocale@plt+0x75c>
  4023c0:	mov	w8, #0x5                   	// #5
  4023c4:	b	40241c <setlocale@plt+0x75c>
  4023c8:	mov	w8, #0x6                   	// #6
  4023cc:	b	40241c <setlocale@plt+0x75c>
  4023d0:	mov	w8, #0x7                   	// #7
  4023d4:	b	40241c <setlocale@plt+0x75c>
  4023d8:	mov	w8, #0x8                   	// #8
  4023dc:	b	40241c <setlocale@plt+0x75c>
  4023e0:	mov	w8, #0x9                   	// #9
  4023e4:	b	40241c <setlocale@plt+0x75c>
  4023e8:	mov	w8, #0xa                   	// #10
  4023ec:	b	40241c <setlocale@plt+0x75c>
  4023f0:	mov	w8, #0xb                   	// #11
  4023f4:	b	40241c <setlocale@plt+0x75c>
  4023f8:	mov	w8, #0xc                   	// #12
  4023fc:	b	40241c <setlocale@plt+0x75c>
  402400:	mov	w8, #0xd                   	// #13
  402404:	b	40241c <setlocale@plt+0x75c>
  402408:	mov	w8, #0xe                   	// #14
  40240c:	b	40241c <setlocale@plt+0x75c>
  402410:	mov	w8, #0xf                   	// #15
  402414:	b	40241c <setlocale@plt+0x75c>
  402418:	mov	w8, #0x10                  	// #16
  40241c:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  402420:	strh	w8, [x9, #2032]
  402424:	ldrb	w8, [sp, #19]
  402428:	adrp	x9, 433000 <PC+0x4800>
  40242c:	ldrb	w10, [sp, #20]
  402430:	strb	wzr, [sp, #32]
  402434:	str	w8, [x9, #324]
  402438:	ldrb	w9, [sp, #31]
  40243c:	adrp	x8, 433000 <PC+0x4800>
  402440:	str	w10, [x8, #320]
  402444:	adrp	x8, 433000 <PC+0x4800>
  402448:	str	w9, [x8, #384]
  40244c:	ldr	w8, [sp, #12]
  402450:	mov	w9, #0x100                 	// #256
  402454:	strh	w9, [sp, #22]
  402458:	ldr	w9, [sp, #4]
  40245c:	mov	w10, #0xffffff85            	// #-123
  402460:	and	w8, w8, w10
  402464:	str	w8, [sp, #12]
  402468:	mov	w8, #0x1805                	// #6149
  40246c:	and	w9, w9, #0xffffffc7
  402470:	orr	w8, w9, w8
  402474:	str	w8, [sp, #4]
  402478:	ldr	w0, [x21, #644]
  40247c:	bl	401950 <fsync@plt>
  402480:	ldr	w0, [x21, #644]
  402484:	mov	x2, sp
  402488:	mov	w1, #0x1                   	// #1
  40248c:	bl	401b70 <tcsetattr@plt>
  402490:	str	w19, [x20, #2120]
  402494:	ldp	x20, x19, [sp, #96]
  402498:	ldr	x21, [sp, #80]
  40249c:	ldp	x29, x30, [sp, #64]
  4024a0:	add	sp, sp, #0x70
  4024a4:	ret
  4024a8:	sub	sp, sp, #0x30
  4024ac:	add	x2, sp, #0x8
  4024b0:	mov	w0, #0x2                   	// #2
  4024b4:	mov	w1, #0x5413                	// #21523
  4024b8:	stp	x29, x30, [sp, #16]
  4024bc:	stp	x20, x19, [sp, #32]
  4024c0:	add	x29, sp, #0x10
  4024c4:	bl	401cb0 <ioctl@plt>
  4024c8:	adrp	x20, 433000 <PC+0x4800>
  4024cc:	cbz	w0, 4024fc <setlocale@plt+0x83c>
  4024d0:	mov	w19, wzr
  4024d4:	adrp	x0, 415000 <winch@@Base+0x9c0>
  4024d8:	add	x0, x0, #0x63e
  4024dc:	bl	40939c <clear@@Base+0x62c8>
  4024e0:	cbz	x0, 40250c <setlocale@plt+0x84c>
  4024e4:	bl	401960 <atoi@plt>
  4024e8:	str	w0, [x20, #328]
  4024ec:	cmp	w0, #0x0
  4024f0:	b.gt	402524 <setlocale@plt+0x864>
  4024f4:	mov	w0, #0x18                  	// #24
  4024f8:	b	402520 <setlocale@plt+0x860>
  4024fc:	ldrh	w0, [sp, #8]
  402500:	ldrh	w19, [sp, #10]
  402504:	cbnz	w0, 402520 <setlocale@plt+0x860>
  402508:	b	4024d4 <setlocale@plt+0x814>
  40250c:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402510:	add	x0, x0, #0x644
  402514:	bl	402590 <setlocale@plt+0x8d0>
  402518:	cmp	w0, #0x0
  40251c:	b.le	402588 <setlocale@plt+0x8c8>
  402520:	str	w0, [x20, #328]
  402524:	adrp	x20, 433000 <PC+0x4800>
  402528:	cbz	w19, 402540 <setlocale@plt+0x880>
  40252c:	str	w19, [x20, #340]
  402530:	ldp	x20, x19, [sp, #32]
  402534:	ldp	x29, x30, [sp, #16]
  402538:	add	sp, sp, #0x30
  40253c:	ret
  402540:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402544:	add	x0, x0, #0x647
  402548:	bl	40939c <clear@@Base+0x62c8>
  40254c:	cbz	x0, 402568 <setlocale@plt+0x8a8>
  402550:	bl	401960 <atoi@plt>
  402554:	str	w0, [x20, #340]
  402558:	cmp	w0, #0x0
  40255c:	b.gt	402530 <setlocale@plt+0x870>
  402560:	mov	w19, #0x50                  	// #80
  402564:	b	40252c <setlocale@plt+0x86c>
  402568:	adrp	x0, 415000 <winch@@Base+0x9c0>
  40256c:	add	x0, x0, #0x64f
  402570:	bl	402590 <setlocale@plt+0x8d0>
  402574:	mov	w19, w0
  402578:	cmp	w0, #0x0
  40257c:	b.gt	40252c <setlocale@plt+0x86c>
  402580:	ldr	w0, [x20, #340]
  402584:	b	402558 <setlocale@plt+0x898>
  402588:	ldr	w0, [x20, #328]
  40258c:	b	4024ec <setlocale@plt+0x82c>
  402590:	stp	x29, x30, [sp, #-32]!
  402594:	str	x19, [sp, #16]
  402598:	mov	x29, sp
  40259c:	mov	x19, x0
  4025a0:	bl	403434 <clear@@Base+0x360>
  4025a4:	cbz	x0, 4025b4 <setlocale@plt+0x8f4>
  4025a8:	ldr	x19, [sp, #16]
  4025ac:	ldp	x29, x30, [sp], #32
  4025b0:	b	401960 <atoi@plt>
  4025b4:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4025b8:	ldrb	w8, [x8, #3252]
  4025bc:	tbz	w8, #0, 4025d0 <setlocale@plt+0x910>
  4025c0:	ldr	x19, [sp, #16]
  4025c4:	mov	w0, #0xffffffff            	// #-1
  4025c8:	ldp	x29, x30, [sp], #32
  4025cc:	ret
  4025d0:	mov	x0, x19
  4025d4:	ldr	x19, [sp, #16]
  4025d8:	ldp	x29, x30, [sp], #32
  4025dc:	b	401a80 <tgetnum@plt>
  4025e0:	stp	x29, x30, [sp, #-32]!
  4025e4:	str	x19, [sp, #16]
  4025e8:	adrp	x19, 42e000 <winch@@Base+0x199c0>
  4025ec:	sub	w8, w0, #0x1
  4025f0:	mov	x29, sp
  4025f4:	add	x19, x19, #0x88c
  4025f8:	cmp	w8, #0x8
  4025fc:	str	x19, [x29, #24]
  402600:	b.hi	402628 <setlocale@plt+0x968>  // b.pmore
  402604:	adrp	x9, 415000 <winch@@Base+0x9c0>
  402608:	add	x9, x9, #0x635
  40260c:	adr	x10, 40261c <setlocale@plt+0x95c>
  402610:	ldrb	w11, [x9, x8]
  402614:	add	x10, x10, x11, lsl #2
  402618:	br	x10
  40261c:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402620:	add	x0, x0, #0x652
  402624:	b	402688 <setlocale@plt+0x9c8>
  402628:	cmp	w0, #0x28
  40262c:	b.ne	4026c0 <setlocale@plt+0xa00>  // b.any
  402630:	mov	w8, #0xb                   	// #11
  402634:	b	4026b4 <setlocale@plt+0x9f4>
  402638:	adrp	x0, 415000 <winch@@Base+0x9c0>
  40263c:	add	x0, x0, #0x655
  402640:	b	402688 <setlocale@plt+0x9c8>
  402644:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402648:	add	x0, x0, #0x658
  40264c:	b	402688 <setlocale@plt+0x9c8>
  402650:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402654:	add	x0, x0, #0x65b
  402658:	b	402688 <setlocale@plt+0x9c8>
  40265c:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402660:	add	x0, x0, #0x65e
  402664:	b	402688 <setlocale@plt+0x9c8>
  402668:	adrp	x0, 415000 <winch@@Base+0x9c0>
  40266c:	add	x0, x0, #0x661
  402670:	b	402688 <setlocale@plt+0x9c8>
  402674:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402678:	add	x0, x0, #0x664
  40267c:	b	402688 <setlocale@plt+0x9c8>
  402680:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402684:	add	x0, x0, #0x667
  402688:	add	x1, x29, #0x18
  40268c:	bl	4026c8 <setlocale@plt+0xa08>
  402690:	ldr	x19, [sp, #16]
  402694:	ldp	x29, x30, [sp], #32
  402698:	ret
  40269c:	adrp	x0, 415000 <winch@@Base+0x9c0>
  4026a0:	add	x0, x0, #0x66a
  4026a4:	add	x1, x29, #0x18
  4026a8:	bl	4026c8 <setlocale@plt+0xa08>
  4026ac:	cbnz	x0, 402690 <setlocale@plt+0x9d0>
  4026b0:	mov	w8, #0x7f                  	// #127
  4026b4:	mov	x0, x19
  4026b8:	strh	w8, [x19]
  4026bc:	b	402690 <setlocale@plt+0x9d0>
  4026c0:	mov	x0, xzr
  4026c4:	b	402690 <setlocale@plt+0x9d0>
  4026c8:	stp	x29, x30, [sp, #-32]!
  4026cc:	stp	x20, x19, [sp, #16]
  4026d0:	mov	x29, sp
  4026d4:	mov	x19, x1
  4026d8:	mov	x20, x0
  4026dc:	bl	403434 <clear@@Base+0x360>
  4026e0:	cbnz	x0, 4026f4 <setlocale@plt+0xa34>
  4026e4:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4026e8:	ldrb	w8, [x8, #3252]
  4026ec:	tbz	w8, #0, 402700 <setlocale@plt+0xa40>
  4026f0:	mov	x0, xzr
  4026f4:	ldp	x20, x19, [sp, #16]
  4026f8:	ldp	x29, x30, [sp], #32
  4026fc:	ret
  402700:	mov	x0, x20
  402704:	mov	x1, x19
  402708:	ldp	x20, x19, [sp, #16]
  40270c:	ldp	x29, x30, [sp], #32
  402710:	b	401ba0 <tgetstr@plt>
  402714:	stp	x29, x30, [sp, #-80]!
  402718:	str	x28, [sp, #16]
  40271c:	stp	x24, x23, [sp, #32]
  402720:	stp	x22, x21, [sp, #48]
  402724:	stp	x20, x19, [sp, #64]
  402728:	mov	x29, sp
  40272c:	sub	sp, sp, #0x800
  402730:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402734:	add	x0, x0, #0x66d
  402738:	bl	40939c <clear@@Base+0x62c8>
  40273c:	bl	409418 <clear@@Base+0x6344>
  402740:	cmp	w0, #0x0
  402744:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402748:	cset	w8, eq  // eq = none
  40274c:	adrp	x9, 42b000 <winch@@Base+0x169c0>
  402750:	add	x0, x0, #0x680
  402754:	str	w8, [x9, #636]
  402758:	bl	40939c <clear@@Base+0x62c8>
  40275c:	adrp	x8, 415000 <winch@@Base+0x9c0>
  402760:	add	x8, x8, #0x685
  402764:	cmp	x0, #0x0
  402768:	adrp	x19, 42e000 <winch@@Base+0x199c0>
  40276c:	csel	x1, x8, x0, eq  // eq = none
  402770:	mov	x0, sp
  402774:	strb	wzr, [x19, #3252]
  402778:	bl	401a60 <tgetent@plt>
  40277c:	cmp	w0, #0x1
  402780:	b.eq	40278c <setlocale@plt+0xacc>  // b.none
  402784:	mov	w8, #0x1                   	// #1
  402788:	strb	w8, [x19, #3252]
  40278c:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402790:	add	x0, x0, #0x68d
  402794:	bl	402d54 <setlocale@plt+0x1094>
  402798:	cbz	w0, 4027a4 <setlocale@plt+0xae4>
  40279c:	mov	w8, #0x1                   	// #1
  4027a0:	strb	w8, [x19, #3252]
  4027a4:	bl	4024a8 <setlocale@plt+0x7e8>
  4027a8:	bl	412320 <error@@Base+0x7e4>
  4027ac:	adrp	x0, 415000 <winch@@Base+0x9c0>
  4027b0:	add	x0, x0, #0x690
  4027b4:	bl	402d54 <setlocale@plt+0x1094>
  4027b8:	adrp	x8, 433000 <PC+0x4800>
  4027bc:	str	w0, [x8, #356]
  4027c0:	adrp	x0, 415000 <winch@@Base+0x9c0>
  4027c4:	add	x0, x0, #0x693
  4027c8:	bl	402d54 <setlocale@plt+0x1094>
  4027cc:	adrp	x8, 433000 <PC+0x4800>
  4027d0:	str	w0, [x8, #308]
  4027d4:	adrp	x0, 415000 <winch@@Base+0x9c0>
  4027d8:	add	x0, x0, #0x696
  4027dc:	bl	402d54 <setlocale@plt+0x1094>
  4027e0:	adrp	x23, 433000 <PC+0x4800>
  4027e4:	str	w0, [x23, #312]
  4027e8:	adrp	x0, 415000 <winch@@Base+0x9c0>
  4027ec:	add	x0, x0, #0x699
  4027f0:	bl	402d54 <setlocale@plt+0x1094>
  4027f4:	adrp	x20, 433000 <PC+0x4800>
  4027f8:	str	w0, [x20, #352]
  4027fc:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402800:	add	x0, x0, #0xf4c
  402804:	bl	402d54 <setlocale@plt+0x1094>
  402808:	adrp	x8, 433000 <PC+0x4800>
  40280c:	str	w0, [x8, #372]
  402810:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402814:	add	x0, x0, #0x69c
  402818:	bl	402590 <setlocale@plt+0x8d0>
  40281c:	bic	w8, w0, w0, asr #31
  402820:	adrp	x9, 433000 <PC+0x4800>
  402824:	adrp	x10, 433000 <PC+0x4800>
  402828:	str	w8, [x9, #316]
  40282c:	adrp	x9, 433000 <PC+0x4800>
  402830:	str	w8, [x10, #344]
  402834:	adrp	x10, 433000 <PC+0x4800>
  402838:	str	w8, [x9, #332]
  40283c:	adrp	x9, 433000 <PC+0x4800>
  402840:	str	w8, [x10, #376]
  402844:	adrp	x10, 433000 <PC+0x4800>
  402848:	cmp	w0, #0x1
  40284c:	str	w8, [x9, #368]
  402850:	adrp	x9, 433000 <PC+0x4800>
  402854:	str	w8, [x10, #380]
  402858:	adrp	x10, 433000 <PC+0x4800>
  40285c:	str	w8, [x9, #336]
  402860:	str	w8, [x10, #364]
  402864:	b.lt	402870 <setlocale@plt+0xbb0>  // b.tstop
  402868:	adrp	x8, 433000 <PC+0x4800>
  40286c:	str	wzr, [x8, #580]
  402870:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  402874:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402878:	add	x8, x8, #0x8b4
  40287c:	add	x0, x0, #0x69f
  402880:	add	x1, x29, #0x18
  402884:	str	x8, [x29, #24]
  402888:	bl	4026c8 <setlocale@plt+0xa08>
  40288c:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  402890:	str	x0, [x8, #3256]
  402894:	cbz	x0, 4028a4 <setlocale@plt+0xbe4>
  402898:	ldrb	w8, [x0]
  40289c:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  4028a0:	strb	w8, [x9, #2048]
  4028a4:	adrp	x0, 41a000 <winch@@Base+0x59c0>
  4028a8:	add	x0, x0, #0x75d
  4028ac:	add	x1, x29, #0x18
  4028b0:	bl	4026c8 <setlocale@plt+0xa08>
  4028b4:	adrp	x19, 415000 <winch@@Base+0x9c0>
  4028b8:	add	x19, x19, #0x6f9
  4028bc:	cmp	x0, #0x0
  4028c0:	csel	x8, x19, x0, eq  // eq = none
  4028c4:	adrp	x0, 41a000 <winch@@Base+0x59c0>
  4028c8:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  4028cc:	add	x0, x0, #0x155
  4028d0:	add	x1, x29, #0x18
  4028d4:	str	x8, [x9, #3264]
  4028d8:	bl	4026c8 <setlocale@plt+0xa08>
  4028dc:	cmp	x0, #0x0
  4028e0:	csel	x8, x19, x0, eq  // eq = none
  4028e4:	adrp	x0, 415000 <winch@@Base+0x9c0>
  4028e8:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  4028ec:	add	x0, x0, #0x6a2
  4028f0:	add	x1, x29, #0x18
  4028f4:	str	x8, [x9, #3272]
  4028f8:	bl	4026c8 <setlocale@plt+0xa08>
  4028fc:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  402900:	str	x0, [x8, #2112]
  402904:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402908:	add	x0, x0, #0x6a5
  40290c:	add	x1, x29, #0x18
  402910:	bl	4026c8 <setlocale@plt+0xa08>
  402914:	adrp	x8, 415000 <winch@@Base+0x9c0>
  402918:	add	x8, x8, #0x6b1
  40291c:	cmp	x0, #0x0
  402920:	csel	x8, x8, x0, eq  // eq = none
  402924:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402928:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  40292c:	add	x0, x0, #0x6c2
  402930:	add	x1, x29, #0x18
  402934:	str	x8, [x9, #3280]
  402938:	bl	4026c8 <setlocale@plt+0xa08>
  40293c:	adrp	x8, 415000 <winch@@Base+0x9c0>
  402940:	add	x8, x8, #0x6cc
  402944:	cmp	x0, #0x0
  402948:	csel	x8, x8, x0, eq  // eq = none
  40294c:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402950:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  402954:	add	x0, x0, #0x6dd
  402958:	add	x1, x29, #0x18
  40295c:	str	x8, [x9, #3288]
  402960:	bl	4026c8 <setlocale@plt+0xa08>
  402964:	cmp	x0, #0x0
  402968:	csel	x8, x19, x0, eq  // eq = none
  40296c:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402970:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  402974:	add	x0, x0, #0x7ed
  402978:	add	x1, x29, #0x18
  40297c:	str	x8, [x9, #3296]
  402980:	bl	4026c8 <setlocale@plt+0xa08>
  402984:	cmp	x0, #0x0
  402988:	csel	x8, x19, x0, eq  // eq = none
  40298c:	adrp	x0, 41a000 <winch@@Base+0x59c0>
  402990:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  402994:	add	x0, x0, #0x5ad
  402998:	add	x1, x29, #0x18
  40299c:	str	x8, [x9, #3304]
  4029a0:	bl	4026c8 <setlocale@plt+0xa08>
  4029a4:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4029a8:	str	x0, [x8, #3312]
  4029ac:	cbz	x0, 4029b8 <setlocale@plt+0xcf8>
  4029b0:	ldrb	w9, [x0]
  4029b4:	cbnz	w9, 4029c8 <setlocale@plt+0xd08>
  4029b8:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  4029bc:	mov	w10, #0x1                   	// #1
  4029c0:	str	w10, [x9, #2104]
  4029c4:	str	x19, [x8, #3312]
  4029c8:	adrp	x0, 415000 <winch@@Base+0x9c0>
  4029cc:	add	x0, x0, #0x6e0
  4029d0:	add	x1, x29, #0x18
  4029d4:	bl	4026c8 <setlocale@plt+0xa08>
  4029d8:	ldr	w9, [x20, #352]
  4029dc:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4029e0:	str	x0, [x8, #3320]
  4029e4:	cbz	w9, 402a04 <setlocale@plt+0xd44>
  4029e8:	cbz	x0, 4029f4 <setlocale@plt+0xd34>
  4029ec:	ldrb	w9, [x0]
  4029f0:	cbnz	w9, 402a04 <setlocale@plt+0xd44>
  4029f4:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  4029f8:	mov	w10, #0x1                   	// #1
  4029fc:	str	w10, [x9, #2104]
  402a00:	str	x19, [x8, #3320]
  402a04:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402a08:	add	x0, x0, #0x6e3
  402a0c:	add	x1, x29, #0x18
  402a10:	bl	4026c8 <setlocale@plt+0xa08>
  402a14:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  402a18:	str	x0, [x8, #3328]
  402a1c:	cbz	x0, 402a28 <setlocale@plt+0xd68>
  402a20:	ldrb	w9, [x0]
  402a24:	cbnz	w9, 402a40 <setlocale@plt+0xd80>
  402a28:	adrp	x11, 419000 <winch@@Base+0x49c0>
  402a2c:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  402a30:	mov	w10, #0x1                   	// #1
  402a34:	add	x11, x11, #0x808
  402a38:	str	w10, [x9, #2104]
  402a3c:	str	x11, [x8, #3328]
  402a40:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402a44:	add	x0, x0, #0x6e6
  402a48:	add	x1, x29, #0x18
  402a4c:	bl	4026c8 <setlocale@plt+0xa08>
  402a50:	adrp	x24, 42e000 <winch@@Base+0x199c0>
  402a54:	str	x0, [x24, #3336]
  402a58:	cbz	x0, 402a6c <setlocale@plt+0xdac>
  402a5c:	ldrb	w8, [x0]
  402a60:	cbz	w8, 402a6c <setlocale@plt+0xdac>
  402a64:	mov	w8, #0x1                   	// #1
  402a68:	b	402a74 <setlocale@plt+0xdb4>
  402a6c:	mov	w8, wzr
  402a70:	str	x19, [x24, #3336]
  402a74:	adrp	x20, 42e000 <winch@@Base+0x199c0>
  402a78:	adrp	x21, 42e000 <winch@@Base+0x199c0>
  402a7c:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402a80:	adrp	x1, 41a000 <winch@@Base+0x59c0>
  402a84:	add	x20, x20, #0xd10
  402a88:	add	x21, x21, #0xd18
  402a8c:	adrp	x9, 433000 <PC+0x4800>
  402a90:	add	x0, x0, #0x6e9
  402a94:	add	x1, x1, #0x5ea
  402a98:	add	x6, x29, #0x18
  402a9c:	mov	x2, x20
  402aa0:	mov	x3, x21
  402aa4:	mov	x4, x19
  402aa8:	mov	x5, x19
  402aac:	str	w8, [x9, #360]
  402ab0:	bl	4035d4 <clear@@Base+0x500>
  402ab4:	ldr	x4, [x20]
  402ab8:	ldr	x5, [x21]
  402abc:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402ac0:	adrp	x1, 415000 <winch@@Base+0x9c0>
  402ac4:	adrp	x2, 42e000 <winch@@Base+0x199c0>
  402ac8:	adrp	x3, 42e000 <winch@@Base+0x199c0>
  402acc:	add	x0, x0, #0x6ec
  402ad0:	add	x1, x1, #0x6ef
  402ad4:	add	x2, x2, #0xd20
  402ad8:	add	x3, x3, #0xd28
  402adc:	add	x6, x29, #0x18
  402ae0:	bl	4035d4 <clear@@Base+0x500>
  402ae4:	ldr	x4, [x20]
  402ae8:	ldr	x5, [x21]
  402aec:	adrp	x22, 41a000 <winch@@Base+0x59c0>
  402af0:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402af4:	add	x22, x22, #0x3ce
  402af8:	adrp	x2, 42e000 <winch@@Base+0x199c0>
  402afc:	adrp	x3, 42e000 <winch@@Base+0x199c0>
  402b00:	add	x0, x0, #0x6f2
  402b04:	add	x2, x2, #0xd30
  402b08:	add	x3, x3, #0xd38
  402b0c:	add	x6, x29, #0x18
  402b10:	mov	x1, x22
  402b14:	bl	4035d4 <clear@@Base+0x500>
  402b18:	ldr	x4, [x20]
  402b1c:	ldr	x5, [x21]
  402b20:	adrp	x0, 41a000 <winch@@Base+0x59c0>
  402b24:	adrp	x2, 42e000 <winch@@Base+0x199c0>
  402b28:	adrp	x3, 42e000 <winch@@Base+0x199c0>
  402b2c:	add	x0, x0, #0x59b
  402b30:	add	x2, x2, #0xd40
  402b34:	add	x3, x3, #0xd48
  402b38:	add	x6, x29, #0x18
  402b3c:	mov	x1, x22
  402b40:	bl	4035d4 <clear@@Base+0x500>
  402b44:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402b48:	add	x0, x0, #0x6f5
  402b4c:	add	x1, x29, #0x18
  402b50:	bl	4026c8 <setlocale@plt+0xa08>
  402b54:	cmp	x0, #0x0
  402b58:	csel	x8, x19, x0, eq  // eq = none
  402b5c:	adrp	x0, 41a000 <winch@@Base+0x59c0>
  402b60:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  402b64:	add	x0, x0, #0x6ce
  402b68:	str	x8, [x9, #3408]
  402b6c:	bl	402d54 <setlocale@plt+0x1094>
  402b70:	adrp	x20, 42e000 <winch@@Base+0x199c0>
  402b74:	cbz	w0, 402be4 <setlocale@plt+0xf24>
  402b78:	adrp	x8, 415000 <winch@@Base+0x9c0>
  402b7c:	add	x8, x8, #0x6f8
  402b80:	str	x8, [x20, #3416]
  402b84:	adrp	x0, 416000 <winch@@Base+0x19c0>
  402b88:	add	x0, x0, #0x2b6
  402b8c:	add	x1, x29, #0x18
  402b90:	bl	4026c8 <setlocale@plt+0xa08>
  402b94:	ldr	x8, [x24, #3336]
  402b98:	cmp	x0, #0x0
  402b9c:	csel	x20, x19, x0, eq  // eq = none
  402ba0:	ldrb	w9, [x8]
  402ba4:	cbz	w9, 402c08 <setlocale@plt+0xf48>
  402ba8:	ldr	x21, [x29, #24]
  402bac:	mov	x0, x8
  402bb0:	mov	w1, wzr
  402bb4:	mov	w2, wzr
  402bb8:	bl	4018f0 <tgoto@plt>
  402bbc:	mov	x1, x0
  402bc0:	mov	x0, x21
  402bc4:	bl	401b50 <strcpy@plt>
  402bc8:	ldr	x21, [x29, #24]
  402bcc:	mov	x0, x21
  402bd0:	bl	401830 <strlen@plt>
  402bd4:	add	x8, x0, x21
  402bd8:	add	x8, x8, #0x1
  402bdc:	str	x8, [x29, #24]
  402be0:	b	402c0c <setlocale@plt+0xf4c>
  402be4:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402be8:	add	x0, x0, #0x6fa
  402bec:	add	x1, x29, #0x18
  402bf0:	bl	4026c8 <setlocale@plt+0xa08>
  402bf4:	str	x0, [x20, #3416]
  402bf8:	cbz	x0, 402b78 <setlocale@plt+0xeb8>
  402bfc:	ldrb	w8, [x0]
  402c00:	cbnz	w8, 402b84 <setlocale@plt+0xec4>
  402c04:	b	402b78 <setlocale@plt+0xeb8>
  402c08:	mov	x21, x19
  402c0c:	adrp	x2, 415000 <winch@@Base+0x9c0>
  402c10:	add	x2, x2, #0x6fd
  402c14:	mov	x0, x20
  402c18:	mov	x1, x21
  402c1c:	bl	403514 <clear@@Base+0x440>
  402c20:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  402c24:	str	x0, [x8, #3424]
  402c28:	adrp	x0, 41a000 <winch@@Base+0x59c0>
  402c2c:	add	x0, x0, #0x24
  402c30:	add	x1, x29, #0x18
  402c34:	bl	4026c8 <setlocale@plt+0xa08>
  402c38:	ldr	x8, [x24, #3336]
  402c3c:	cmp	x0, #0x0
  402c40:	csel	x20, x19, x0, eq  // eq = none
  402c44:	ldrb	w9, [x8]
  402c48:	cbz	w9, 402c90 <setlocale@plt+0xfd0>
  402c4c:	adrp	x9, 433000 <PC+0x4800>
  402c50:	ldr	w9, [x9, #328]
  402c54:	ldr	x21, [x29, #24]
  402c58:	mov	x0, x8
  402c5c:	mov	w1, wzr
  402c60:	sub	w2, w9, #0x1
  402c64:	bl	4018f0 <tgoto@plt>
  402c68:	mov	x1, x0
  402c6c:	mov	x0, x21
  402c70:	bl	401b50 <strcpy@plt>
  402c74:	ldr	x21, [x29, #24]
  402c78:	mov	x0, x21
  402c7c:	bl	401830 <strlen@plt>
  402c80:	add	x8, x0, x21
  402c84:	add	x8, x8, #0x1
  402c88:	str	x8, [x29, #24]
  402c8c:	b	402c94 <setlocale@plt+0xfd4>
  402c90:	mov	x21, x19
  402c94:	adrp	x22, 415000 <winch@@Base+0x9c0>
  402c98:	add	x22, x22, #0x701
  402c9c:	mov	x0, x20
  402ca0:	mov	x1, x21
  402ca4:	mov	x2, x22
  402ca8:	bl	403514 <clear@@Base+0x440>
  402cac:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  402cb0:	str	x0, [x8, #3432]
  402cb4:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402cb8:	add	x0, x0, #0x703
  402cbc:	add	x1, x29, #0x18
  402cc0:	bl	4026c8 <setlocale@plt+0xa08>
  402cc4:	cmp	x0, #0x0
  402cc8:	csel	x8, x22, x0, eq  // eq = none
  402ccc:	adrp	x0, 41a000 <winch@@Base+0x59c0>
  402cd0:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  402cd4:	add	x0, x0, #0x6b3
  402cd8:	add	x1, x29, #0x18
  402cdc:	str	x8, [x9, #3440]
  402ce0:	bl	4026c8 <setlocale@plt+0xa08>
  402ce4:	cmp	x0, #0x0
  402ce8:	csel	x20, x19, x0, eq  // eq = none
  402cec:	adrp	x0, 415000 <winch@@Base+0x9c0>
  402cf0:	add	x0, x0, #0x706
  402cf4:	add	x1, x29, #0x18
  402cf8:	bl	4026c8 <setlocale@plt+0xa08>
  402cfc:	ldr	w8, [x23, #312]
  402d00:	cbnz	w8, 402d1c <setlocale@plt+0x105c>
  402d04:	cmp	x0, #0x0
  402d08:	csel	x1, x19, x0, eq  // eq = none
  402d0c:	mov	x0, x20
  402d10:	mov	x2, x19
  402d14:	bl	403514 <clear@@Base+0x440>
  402d18:	mov	x20, x0
  402d1c:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  402d20:	str	x20, [x8, #3448]
  402d24:	ldrb	w8, [x20]
  402d28:	cbnz	w8, 402d38 <setlocale@plt+0x1078>
  402d2c:	adrp	x8, 42f000 <PC+0x800>
  402d30:	mov	w9, #0x1                   	// #1
  402d34:	str	w9, [x8, #2040]
  402d38:	add	sp, sp, #0x800
  402d3c:	ldp	x20, x19, [sp, #64]
  402d40:	ldp	x22, x21, [sp, #48]
  402d44:	ldp	x24, x23, [sp, #32]
  402d48:	ldr	x28, [sp, #16]
  402d4c:	ldp	x29, x30, [sp], #80
  402d50:	ret
  402d54:	stp	x29, x30, [sp, #-32]!
  402d58:	str	x19, [sp, #16]
  402d5c:	mov	x29, sp
  402d60:	mov	x19, x0
  402d64:	bl	403434 <clear@@Base+0x360>
  402d68:	cbz	x0, 402d88 <setlocale@plt+0x10c8>
  402d6c:	ldrb	w8, [x0]
  402d70:	cmp	w8, #0x0
  402d74:	cset	w9, ne  // ne = any
  402d78:	cmp	w8, #0x30
  402d7c:	cset	w8, ne  // ne = any
  402d80:	and	w0, w9, w8
  402d84:	b	402d98 <setlocale@plt+0x10d8>
  402d88:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  402d8c:	ldrb	w8, [x8, #3252]
  402d90:	tbz	w8, #0, 402da4 <setlocale@plt+0x10e4>
  402d94:	mov	w0, wzr
  402d98:	ldr	x19, [sp, #16]
  402d9c:	ldp	x29, x30, [sp], #32
  402da0:	ret
  402da4:	mov	x0, x19
  402da8:	ldr	x19, [sp, #16]
  402dac:	ldp	x29, x30, [sp], #32
  402db0:	b	401a20 <tgetflag@plt>
  402db4:	adrp	x8, 433000 <PC+0x4800>
  402db8:	ldr	w8, [x8, #456]
  402dbc:	cbz	w8, 402ddc <setlocale@plt+0x111c>
  402dc0:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  402dc4:	adrp	x9, 433000 <PC+0x4800>
  402dc8:	ldr	x0, [x8, #3280]
  402dcc:	ldr	w1, [x9, #328]
  402dd0:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  402dd4:	add	x2, x2, #0x7f8
  402dd8:	b	401890 <tputs@plt>
  402ddc:	ret
  402de0:	adrp	x8, 433000 <PC+0x4800>
  402de4:	ldr	w8, [x8, #456]
  402de8:	cbz	w8, 402e08 <setlocale@plt+0x1148>
  402dec:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  402df0:	adrp	x9, 433000 <PC+0x4800>
  402df4:	ldr	x0, [x8, #3288]
  402df8:	ldr	w1, [x9, #328]
  402dfc:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  402e00:	add	x2, x2, #0x7f8
  402e04:	b	401890 <tputs@plt>
  402e08:	ret
  402e0c:	stp	x29, x30, [sp, #-32]!
  402e10:	adrp	x8, 433000 <PC+0x4800>
  402e14:	ldr	w8, [x8, #476]
  402e18:	stp	x20, x19, [sp, #16]
  402e1c:	adrp	x19, 433000 <PC+0x4800>
  402e20:	mov	x29, sp
  402e24:	cbz	w8, 402e34 <setlocale@plt+0x1174>
  402e28:	adrp	x8, 433000 <PC+0x4800>
  402e2c:	ldr	w8, [x8, #292]
  402e30:	cbnz	w8, 402ea0 <setlocale@plt+0x11e0>
  402e34:	adrp	x8, 433000 <PC+0x4800>
  402e38:	ldr	w8, [x8, #532]
  402e3c:	cbnz	w8, 402e58 <setlocale@plt+0x1198>
  402e40:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  402e44:	ldr	x0, [x8, #3296]
  402e48:	ldr	w1, [x19, #328]
  402e4c:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  402e50:	add	x2, x2, #0x7f8
  402e54:	bl	401890 <tputs@plt>
  402e58:	adrp	x8, 433000 <PC+0x4800>
  402e5c:	ldr	w8, [x8, #480]
  402e60:	cbnz	w8, 402e7c <setlocale@plt+0x11bc>
  402e64:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  402e68:	ldr	x0, [x8, #3264]
  402e6c:	ldr	w1, [x19, #328]
  402e70:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  402e74:	add	x2, x2, #0x7f8
  402e78:	bl	401890 <tputs@plt>
  402e7c:	adrp	x8, 433000 <PC+0x4800>
  402e80:	ldr	w8, [x8, #456]
  402e84:	cbz	w8, 402ea0 <setlocale@plt+0x11e0>
  402e88:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  402e8c:	ldr	x0, [x8, #3280]
  402e90:	ldr	w1, [x19, #328]
  402e94:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  402e98:	add	x2, x2, #0x7f8
  402e9c:	bl	401890 <tputs@plt>
  402ea0:	adrp	x8, 433000 <PC+0x4800>
  402ea4:	ldr	w8, [x8, #468]
  402ea8:	cbz	w8, 402ed8 <setlocale@plt+0x1218>
  402eac:	ldr	w8, [x19, #328]
  402eb0:	cmp	w8, #0x2
  402eb4:	b.lt	402ef0 <setlocale@plt+0x1230>  // b.tstop
  402eb8:	mov	w20, #0x1                   	// #1
  402ebc:	mov	w0, #0xa                   	// #10
  402ec0:	bl	4117f8 <clear@@Base+0xe724>
  402ec4:	ldr	w8, [x19, #328]
  402ec8:	add	w20, w20, #0x1
  402ecc:	cmp	w20, w8
  402ed0:	b.lt	402ebc <setlocale@plt+0x11fc>  // b.tstop
  402ed4:	b	402ef0 <setlocale@plt+0x1230>
  402ed8:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  402edc:	ldr	x0, [x8, #3440]
  402ee0:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  402ee4:	add	x2, x2, #0x7f8
  402ee8:	mov	w1, #0x1                   	// #1
  402eec:	bl	401890 <tputs@plt>
  402ef0:	ldp	x20, x19, [sp, #16]
  402ef4:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  402ef8:	mov	w9, #0x1                   	// #1
  402efc:	strb	w9, [x8, #3456]
  402f00:	ldp	x29, x30, [sp], #32
  402f04:	ret
  402f08:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  402f0c:	ldr	x0, [x8, #3440]
  402f10:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  402f14:	add	x2, x2, #0x7f8
  402f18:	mov	w1, #0x1                   	// #1
  402f1c:	b	401890 <tputs@plt>
  402f20:	stp	x29, x30, [sp, #-32]!
  402f24:	stp	x20, x19, [sp, #16]
  402f28:	adrp	x19, 42e000 <winch@@Base+0x199c0>
  402f2c:	ldrb	w8, [x19, #3456]
  402f30:	mov	x29, sp
  402f34:	cmp	w8, #0x1
  402f38:	b.ne	402fc8 <setlocale@plt+0x1308>  // b.any
  402f3c:	adrp	x8, 433000 <PC+0x4800>
  402f40:	ldr	w8, [x8, #476]
  402f44:	cbz	w8, 402f54 <setlocale@plt+0x1294>
  402f48:	adrp	x8, 433000 <PC+0x4800>
  402f4c:	ldr	w8, [x8, #292]
  402f50:	cbnz	w8, 402fc4 <setlocale@plt+0x1304>
  402f54:	adrp	x8, 433000 <PC+0x4800>
  402f58:	ldr	w8, [x8, #456]
  402f5c:	adrp	x20, 433000 <PC+0x4800>
  402f60:	cbz	w8, 402f7c <setlocale@plt+0x12bc>
  402f64:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  402f68:	ldr	x0, [x8, #3288]
  402f6c:	ldr	w1, [x20, #328]
  402f70:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  402f74:	add	x2, x2, #0x7f8
  402f78:	bl	401890 <tputs@plt>
  402f7c:	adrp	x8, 433000 <PC+0x4800>
  402f80:	ldr	w8, [x8, #480]
  402f84:	cbnz	w8, 402fa0 <setlocale@plt+0x12e0>
  402f88:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  402f8c:	ldr	x0, [x8, #3272]
  402f90:	ldr	w1, [x20, #328]
  402f94:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  402f98:	add	x2, x2, #0x7f8
  402f9c:	bl	401890 <tputs@plt>
  402fa0:	adrp	x8, 433000 <PC+0x4800>
  402fa4:	ldr	w8, [x8, #532]
  402fa8:	cbnz	w8, 402fc4 <setlocale@plt+0x1304>
  402fac:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  402fb0:	ldr	x0, [x8, #3304]
  402fb4:	ldr	w1, [x20, #328]
  402fb8:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  402fbc:	add	x2, x2, #0x7f8
  402fc0:	bl	401890 <tputs@plt>
  402fc4:	strb	wzr, [x19, #3456]
  402fc8:	ldp	x20, x19, [sp, #16]
  402fcc:	ldp	x29, x30, [sp], #32
  402fd0:	ret
  402fd4:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  402fd8:	ldr	x0, [x8, #3424]
  402fdc:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  402fe0:	add	x2, x2, #0x7f8
  402fe4:	mov	w1, #0x1                   	// #1
  402fe8:	b	401890 <tputs@plt>
  402fec:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  402ff0:	adrp	x9, 433000 <PC+0x4800>
  402ff4:	ldr	x0, [x8, #3448]
  402ff8:	ldr	w1, [x9, #328]
  402ffc:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  403000:	add	x2, x2, #0x7f8
  403004:	b	401890 <tputs@plt>
  403008:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  40300c:	ldrb	w8, [x8, #3456]
  403010:	cmp	w8, #0x1
  403014:	b.ne	403030 <setlocale@plt+0x1370>  // b.any
  403018:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  40301c:	ldr	x0, [x8, #3432]
  403020:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  403024:	add	x2, x2, #0x7f8
  403028:	mov	w1, #0x1                   	// #1
  40302c:	b	401890 <tputs@plt>
  403030:	ret
  403034:	ret
  403038:	stp	x29, x30, [sp, #-16]!
  40303c:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  403040:	ldr	x8, [x8, #3336]
  403044:	mov	w2, w0
  403048:	mov	w1, wzr
  40304c:	mov	x29, sp
  403050:	mov	x0, x8
  403054:	bl	4018f0 <tgoto@plt>
  403058:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  40305c:	add	x2, x2, #0x7f8
  403060:	mov	w1, #0x1                   	// #1
  403064:	ldp	x29, x30, [sp], #16
  403068:	b	401890 <tputs@plt>
  40306c:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  403070:	ldr	x0, [x8, #3408]
  403074:	ldrb	w8, [x0]
  403078:	cbz	w8, 403090 <setlocale@plt+0x13d0>
  40307c:	adrp	x8, 433000 <PC+0x4800>
  403080:	ldr	w1, [x8, #328]
  403084:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  403088:	add	x2, x2, #0x7f8
  40308c:	b	401890 <tputs@plt>
  403090:	ret
  403094:	adrp	x8, 433000 <PC+0x4800>
  403098:	ldr	w8, [x8, #500]
  40309c:	cmp	w8, #0x2
  4030a0:	b.ne	4030c8 <setlocale@plt+0x1408>  // b.any
  4030a4:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4030a8:	ldr	x0, [x8, #3408]
  4030ac:	ldrb	w8, [x0]
  4030b0:	cbz	w8, 4030d0 <setlocale@plt+0x1410>
  4030b4:	adrp	x8, 433000 <PC+0x4800>
  4030b8:	ldr	w1, [x8, #328]
  4030bc:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  4030c0:	add	x2, x2, #0x7f8
  4030c4:	b	401890 <tputs@plt>
  4030c8:	mov	w0, #0x7                   	// #7
  4030cc:	b	4117f8 <clear@@Base+0xe724>
  4030d0:	ret

00000000004030d4 <clear@@Base>:
  4030d4:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4030d8:	adrp	x9, 433000 <PC+0x4800>
  4030dc:	ldr	x0, [x8, #3328]
  4030e0:	ldr	w1, [x9, #328]
  4030e4:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  4030e8:	add	x2, x2, #0x7f8
  4030ec:	b	401890 <tputs@plt>
  4030f0:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4030f4:	ldr	x0, [x8, #3312]
  4030f8:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  4030fc:	add	x2, x2, #0x7f8
  403100:	mov	w1, #0x1                   	// #1
  403104:	b	401890 <tputs@plt>
  403108:	stp	x29, x30, [sp, #-32]!
  40310c:	adrp	x8, 433000 <PC+0x4800>
  403110:	ldr	w8, [x8, #568]
  403114:	str	x19, [sp, #16]
  403118:	mov	x29, sp
  40311c:	cbz	w8, 40313c <clear@@Base+0x68>
  403120:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  403124:	ldrb	w8, [x8, #3456]
  403128:	cmp	w8, #0x1
  40312c:	b.ne	403158 <clear@@Base+0x84>  // b.any
  403130:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  403134:	add	x8, x8, #0xd68
  403138:	b	403144 <clear@@Base+0x70>
  40313c:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  403140:	add	x8, x8, #0xd70
  403144:	ldr	x0, [x8]
  403148:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  40314c:	add	x2, x2, #0x7f8
  403150:	mov	w1, #0x1                   	// #1
  403154:	bl	401890 <tputs@plt>
  403158:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  40315c:	ldr	w19, [x8, #3460]
  403160:	cbz	w19, 40317c <clear@@Base+0xa8>
  403164:	bl	4031bc <clear@@Base+0xe8>
  403168:	bl	403188 <clear@@Base+0xb4>
  40316c:	mov	w0, w19
  403170:	ldr	x19, [sp, #16]
  403174:	ldp	x29, x30, [sp], #32
  403178:	b	40326c <clear@@Base+0x198>
  40317c:	ldr	x19, [sp, #16]
  403180:	ldp	x29, x30, [sp], #32
  403184:	b	403188 <clear@@Base+0xb4>
  403188:	adrp	x8, 433000 <PC+0x4800>
  40318c:	ldr	w8, [x8, #352]
  403190:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  403194:	adrp	x10, 42e000 <winch@@Base+0x199c0>
  403198:	add	x9, x9, #0xcf0
  40319c:	add	x10, x10, #0xcf8
  4031a0:	cmp	w8, #0x0
  4031a4:	csel	x8, x9, x10, eq  // eq = none
  4031a8:	ldr	x0, [x8]
  4031ac:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  4031b0:	add	x2, x2, #0x7f8
  4031b4:	mov	w1, #0x1                   	// #1
  4031b8:	b	401890 <tputs@plt>
  4031bc:	stp	x29, x30, [sp, #-32]!
  4031c0:	str	x19, [sp, #16]
  4031c4:	adrp	x19, 42e000 <winch@@Base+0x199c0>
  4031c8:	ldr	w8, [x19, #3460]
  4031cc:	mov	x29, sp
  4031d0:	tbnz	w8, #3, 403208 <clear@@Base+0x134>
  4031d4:	tbnz	w8, #2, 403228 <clear@@Base+0x154>
  4031d8:	tbnz	w8, #1, 403248 <clear@@Base+0x174>
  4031dc:	tbz	w8, #0, 4031f8 <clear@@Base+0x124>
  4031e0:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4031e4:	ldr	x0, [x8, #3368]
  4031e8:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  4031ec:	add	x2, x2, #0x7f8
  4031f0:	mov	w1, #0x1                   	// #1
  4031f4:	bl	401890 <tputs@plt>
  4031f8:	str	wzr, [x19, #3460]
  4031fc:	ldr	x19, [sp, #16]
  403200:	ldp	x29, x30, [sp], #32
  403204:	ret
  403208:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  40320c:	ldr	x0, [x8, #3352]
  403210:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  403214:	add	x2, x2, #0x7f8
  403218:	mov	w1, #0x1                   	// #1
  40321c:	bl	401890 <tputs@plt>
  403220:	ldr	w8, [x19, #3460]
  403224:	tbz	w8, #2, 4031d8 <clear@@Base+0x104>
  403228:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  40322c:	ldr	x0, [x8, #3400]
  403230:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  403234:	add	x2, x2, #0x7f8
  403238:	mov	w1, #0x1                   	// #1
  40323c:	bl	401890 <tputs@plt>
  403240:	ldr	w8, [x19, #3460]
  403244:	tbz	w8, #1, 4031dc <clear@@Base+0x108>
  403248:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  40324c:	ldr	x0, [x8, #3384]
  403250:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  403254:	add	x2, x2, #0x7f8
  403258:	mov	w1, #0x1                   	// #1
  40325c:	bl	401890 <tputs@plt>
  403260:	ldr	w8, [x19, #3460]
  403264:	tbnz	w8, #0, 4031e0 <clear@@Base+0x10c>
  403268:	b	4031f8 <clear@@Base+0x124>
  40326c:	stp	x29, x30, [sp, #-48]!
  403270:	adrp	x8, 42b000 <winch@@Base+0x169c0>
  403274:	ldr	w8, [x8, #1840]
  403278:	lsl	w9, w0, #26
  40327c:	stp	x20, x19, [sp, #32]
  403280:	str	x21, [sp, #16]
  403284:	and	w8, w8, w9, asr #31
  403288:	orr	w19, w8, w0
  40328c:	lsr	w20, w19, #3
  403290:	mov	x29, sp
  403294:	tbz	w19, #0, 4032b0 <clear@@Base+0x1dc>
  403298:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  40329c:	ldr	x0, [x8, #3360]
  4032a0:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  4032a4:	add	x2, x2, #0x7f8
  4032a8:	mov	w1, #0x1                   	// #1
  4032ac:	bl	401890 <tputs@plt>
  4032b0:	and	w20, w20, #0x8
  4032b4:	and	w21, w19, #0xffffff9f
  4032b8:	tbz	w19, #1, 4032d4 <clear@@Base+0x200>
  4032bc:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4032c0:	ldr	x0, [x8, #3376]
  4032c4:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  4032c8:	add	x2, x2, #0x7f8
  4032cc:	mov	w1, #0x1                   	// #1
  4032d0:	bl	401890 <tputs@plt>
  4032d4:	orr	w20, w20, w21
  4032d8:	tbz	w19, #2, 4032f4 <clear@@Base+0x220>
  4032dc:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4032e0:	ldr	x0, [x8, #3392]
  4032e4:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  4032e8:	add	x2, x2, #0x7f8
  4032ec:	mov	w1, #0x1                   	// #1
  4032f0:	bl	401890 <tputs@plt>
  4032f4:	tbz	w20, #3, 403310 <clear@@Base+0x23c>
  4032f8:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4032fc:	ldr	x0, [x8, #3344]
  403300:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  403304:	add	x2, x2, #0x7f8
  403308:	mov	w1, #0x1                   	// #1
  40330c:	bl	401890 <tputs@plt>
  403310:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  403314:	str	w20, [x8, #3460]
  403318:	ldp	x20, x19, [sp, #32]
  40331c:	ldr	x21, [sp, #16]
  403320:	ldp	x29, x30, [sp], #48
  403324:	ret
  403328:	adrp	x8, 42b000 <winch@@Base+0x169c0>
  40332c:	ldr	w8, [x8, #1840]
  403330:	lsl	w9, w0, #26
  403334:	and	w8, w8, w9, asr #31
  403338:	orr	w8, w8, w0
  40333c:	lsr	w9, w8, #3
  403340:	and	w9, w9, #0x8
  403344:	and	w8, w8, #0xffffff9f
  403348:	orr	w0, w9, w8
  40334c:	ret
  403350:	stp	x29, x30, [sp, #-32]!
  403354:	adrp	x8, 42b000 <winch@@Base+0x169c0>
  403358:	ldr	w8, [x8, #1840]
  40335c:	lsl	w9, w0, #26
  403360:	adrp	x10, 42e000 <winch@@Base+0x199c0>
  403364:	ldr	w10, [x10, #3460]
  403368:	and	w8, w8, w9, asr #31
  40336c:	orr	w8, w8, w0
  403370:	lsr	w9, w8, #3
  403374:	and	w8, w8, #0xffffff8f
  403378:	and	w9, w9, #0x8
  40337c:	orr	w8, w9, w8
  403380:	and	w9, w10, #0xffffffef
  403384:	cmp	w8, w9
  403388:	str	x19, [sp, #16]
  40338c:	mov	x29, sp
  403390:	b.ne	4033a0 <clear@@Base+0x2cc>  // b.any
  403394:	ldr	x19, [sp, #16]
  403398:	ldp	x29, x30, [sp], #32
  40339c:	ret
  4033a0:	mov	w19, w0
  4033a4:	bl	4031bc <clear@@Base+0xe8>
  4033a8:	mov	w0, w19
  4033ac:	ldr	x19, [sp, #16]
  4033b0:	ldp	x29, x30, [sp], #32
  4033b4:	b	40326c <clear@@Base+0x198>
  4033b8:	adrp	x8, 42b000 <winch@@Base+0x169c0>
  4033bc:	ldr	w8, [x8, #1840]
  4033c0:	lsl	w9, w0, #26
  4033c4:	lsl	w10, w1, #26
  4033c8:	and	w9, w8, w9, asr #31
  4033cc:	and	w8, w8, w10, asr #31
  4033d0:	orr	w9, w9, w0
  4033d4:	orr	w8, w8, w1
  4033d8:	lsr	w10, w9, #3
  4033dc:	lsr	w11, w8, #3
  4033e0:	and	w9, w9, #0xffffff9f
  4033e4:	and	w8, w8, #0xffffff9f
  4033e8:	and	w10, w10, #0x8
  4033ec:	and	w11, w11, #0x8
  4033f0:	orr	w9, w10, w9
  4033f4:	orr	w8, w11, w8
  4033f8:	cmp	w9, w8
  4033fc:	cset	w0, eq  // eq = none
  403400:	ret
  403404:	adrp	x8, 42b000 <winch@@Base+0x169c0>
  403408:	ldr	w8, [x8, #636]
  40340c:	cbz	w8, 40341c <clear@@Base+0x348>
  403410:	adrp	x0, 415000 <winch@@Base+0x9c0>
  403414:	add	x0, x0, #0x709
  403418:	b	4118d4 <clear@@Base+0xe800>
  40341c:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  403420:	ldr	x0, [x8, #3416]
  403424:	adrp	x2, 411000 <clear@@Base+0xdf2c>
  403428:	add	x2, x2, #0x7f8
  40342c:	mov	w1, #0x1                   	// #1
  403430:	b	401890 <tputs@plt>
  403434:	sub	sp, sp, #0x70
  403438:	adrp	x8, 42b000 <winch@@Base+0x169c0>
  40343c:	ldr	w8, [x8, #636]
  403440:	stp	x20, x19, [sp, #96]
  403444:	mov	x19, x0
  403448:	stp	x29, x30, [sp, #64]
  40344c:	stp	x22, x21, [sp, #80]
  403450:	add	x29, sp, #0x40
  403454:	cbz	w8, 4034d4 <clear@@Base+0x400>
  403458:	adrp	x21, 42e000 <winch@@Base+0x199c0>
  40345c:	ldr	x20, [x21, #3464]
  403460:	cbz	x20, 40347c <clear@@Base+0x3a8>
  403464:	ldr	x0, [x20, #8]
  403468:	mov	x1, x19
  40346c:	bl	401b00 <strcmp@plt>
  403470:	cbz	w0, 4034f8 <clear@@Base+0x424>
  403474:	ldr	x20, [x20]
  403478:	cbnz	x20, 403464 <clear@@Base+0x390>
  40347c:	mov	w0, #0x1                   	// #1
  403480:	mov	w1, #0x18                  	// #24
  403484:	bl	4021d4 <setlocale@plt+0x514>
  403488:	mov	x20, x0
  40348c:	mov	x0, x19
  403490:	bl	40212c <setlocale@plt+0x46c>
  403494:	str	x0, [x20, #8]
  403498:	mov	x0, x19
  40349c:	bl	401830 <strlen@plt>
  4034a0:	add	w0, w0, #0x3
  4034a4:	mov	w1, #0x1                   	// #1
  4034a8:	bl	4021d4 <setlocale@plt+0x514>
  4034ac:	adrp	x1, 415000 <winch@@Base+0x9c0>
  4034b0:	mov	x22, x20
  4034b4:	add	x1, x1, #0x70e
  4034b8:	mov	x2, x19
  4034bc:	str	x0, [x22, #16]!
  4034c0:	bl	4018b0 <sprintf@plt>
  4034c4:	ldr	x8, [x21, #3464]
  4034c8:	str	x8, [x20]
  4034cc:	str	x20, [x21, #3464]
  4034d0:	b	4034fc <clear@@Base+0x428>
  4034d4:	adrp	x2, 415000 <winch@@Base+0x9c0>
  4034d8:	add	x2, x2, #0x713
  4034dc:	mov	x0, sp
  4034e0:	mov	w1, #0x40                  	// #64
  4034e4:	mov	x3, x19
  4034e8:	bl	401900 <snprintf@plt>
  4034ec:	mov	x0, sp
  4034f0:	bl	40939c <clear@@Base+0x62c8>
  4034f4:	b	403500 <clear@@Base+0x42c>
  4034f8:	add	x22, x20, #0x10
  4034fc:	ldr	x0, [x22]
  403500:	ldp	x20, x19, [sp, #96]
  403504:	ldp	x22, x21, [sp, #80]
  403508:	ldp	x29, x30, [sp, #64]
  40350c:	add	sp, sp, #0x70
  403510:	ret
  403514:	stp	x29, x30, [sp, #-64]!
  403518:	stp	x24, x23, [sp, #16]
  40351c:	stp	x22, x21, [sp, #32]
  403520:	stp	x20, x19, [sp, #48]
  403524:	ldrb	w9, [x0]
  403528:	ldrb	w8, [x1]
  40352c:	mov	x19, x1
  403530:	mov	x29, sp
  403534:	cbz	w9, 40358c <clear@@Base+0x4b8>
  403538:	mov	x20, x0
  40353c:	cbz	w8, 4035a4 <clear@@Base+0x4d0>
  403540:	adrp	x22, 433000 <PC+0x4800>
  403544:	ldr	w1, [x22, #328]
  403548:	adrp	x21, 403000 <setlocale@plt+0x1340>
  40354c:	add	x21, x21, #0x5c0
  403550:	adrp	x23, 42e000 <winch@@Base+0x199c0>
  403554:	mov	x0, x20
  403558:	mov	x2, x21
  40355c:	str	wzr, [x23, #3472]
  403560:	bl	401890 <tputs@plt>
  403564:	ldr	w1, [x22, #328]
  403568:	ldr	w24, [x23, #3472]
  40356c:	mov	x0, x19
  403570:	mov	x2, x21
  403574:	str	wzr, [x23, #3472]
  403578:	bl	401890 <tputs@plt>
  40357c:	ldr	w8, [x23, #3472]
  403580:	cmp	w24, w8
  403584:	csel	x19, x20, x19, lt  // lt = tstop
  403588:	b	4035a8 <clear@@Base+0x4d4>
  40358c:	cbnz	w8, 4035a8 <clear@@Base+0x4d4>
  403590:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  403594:	mov	w9, #0x1                   	// #1
  403598:	str	w9, [x8, #2104]
  40359c:	mov	x19, x2
  4035a0:	b	4035a8 <clear@@Base+0x4d4>
  4035a4:	mov	x19, x20
  4035a8:	mov	x0, x19
  4035ac:	ldp	x20, x19, [sp, #48]
  4035b0:	ldp	x22, x21, [sp, #32]
  4035b4:	ldp	x24, x23, [sp, #16]
  4035b8:	ldp	x29, x30, [sp], #64
  4035bc:	ret
  4035c0:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4035c4:	ldr	w9, [x8, #3472]
  4035c8:	add	w9, w9, #0x1
  4035cc:	str	w9, [x8, #3472]
  4035d0:	ret
  4035d4:	stp	x29, x30, [sp, #-64]!
  4035d8:	stp	x24, x23, [sp, #16]
  4035dc:	mov	x23, x1
  4035e0:	mov	x1, x6
  4035e4:	stp	x22, x21, [sp, #32]
  4035e8:	stp	x20, x19, [sp, #48]
  4035ec:	mov	x29, sp
  4035f0:	mov	x20, x6
  4035f4:	mov	x21, x5
  4035f8:	mov	x22, x4
  4035fc:	mov	x19, x3
  403600:	mov	x24, x2
  403604:	bl	4026c8 <setlocale@plt+0xa08>
  403608:	str	x0, [x24]
  40360c:	cbz	x0, 40364c <clear@@Base+0x578>
  403610:	mov	x0, x23
  403614:	mov	x1, x20
  403618:	bl	4026c8 <setlocale@plt+0xa08>
  40361c:	str	x0, [x19]
  403620:	cbnz	x0, 403654 <clear@@Base+0x580>
  403624:	adrp	x0, 41a000 <winch@@Base+0x59c0>
  403628:	add	x0, x0, #0x3ce
  40362c:	mov	x1, x20
  403630:	bl	4026c8 <setlocale@plt+0xa08>
  403634:	adrp	x8, 415000 <winch@@Base+0x9c0>
  403638:	add	x8, x8, #0x6f9
  40363c:	cmp	x0, #0x0
  403640:	csel	x8, x8, x0, eq  // eq = none
  403644:	str	x8, [x19]
  403648:	b	403654 <clear@@Base+0x580>
  40364c:	str	x22, [x24]
  403650:	str	x21, [x19]
  403654:	ldp	x20, x19, [sp, #48]
  403658:	ldp	x22, x21, [sp, #32]
  40365c:	ldp	x24, x23, [sp, #16]
  403660:	ldp	x29, x30, [sp], #64
  403664:	ret
  403668:	stp	x29, x30, [sp, #-64]!
  40366c:	cmp	w2, #0x0
  403670:	stp	x22, x21, [sp, #32]
  403674:	mov	w21, w0
  403678:	csetm	w0, eq  // eq = none
  40367c:	str	x23, [sp, #16]
  403680:	stp	x20, x19, [sp, #48]
  403684:	mov	x29, sp
  403688:	mov	w22, w3
  40368c:	mov	w19, w2
  403690:	mov	w20, w1
  403694:	bl	412210 <error@@Base+0x6d4>
  403698:	cmn	x0, #0x1
  40369c:	b.eq	4036a8 <clear@@Base+0x5d4>  // b.none
  4036a0:	bl	403f24 <clear@@Base+0xe50>
  4036a4:	cbz	w0, 4036cc <clear@@Base+0x5f8>
  4036a8:	cbz	w19, 4036f0 <clear@@Base+0x61c>
  4036ac:	adrp	x0, 415000 <winch@@Base+0x9c0>
  4036b0:	add	x0, x0, #0x723
  4036b4:	b	403704 <clear@@Base+0x630>
  4036b8:	cmp	w0, w21
  4036bc:	b.ne	4036cc <clear@@Base+0x5f8>  // b.any
  4036c0:	cmp	w22, #0x2
  4036c4:	sub	w22, w22, #0x1
  4036c8:	b.lt	40371c <clear@@Base+0x648>  // b.tstop
  4036cc:	bl	403de4 <clear@@Base+0xd10>
  4036d0:	cmp	w0, #0xa
  4036d4:	b.eq	4036e0 <clear@@Base+0x60c>  // b.none
  4036d8:	cmn	w0, #0x1
  4036dc:	b.ne	4036b8 <clear@@Base+0x5e4>  // b.any
  4036e0:	cbz	w19, 4036fc <clear@@Base+0x628>
  4036e4:	adrp	x0, 415000 <winch@@Base+0x9c0>
  4036e8:	add	x0, x0, #0x74e
  4036ec:	b	403704 <clear@@Base+0x630>
  4036f0:	adrp	x0, 415000 <winch@@Base+0x9c0>
  4036f4:	add	x0, x0, #0x737
  4036f8:	b	403704 <clear@@Base+0x630>
  4036fc:	adrp	x0, 415000 <winch@@Base+0x9c0>
  403700:	add	x0, x0, #0x765
  403704:	ldp	x20, x19, [sp, #48]
  403708:	ldp	x22, x21, [sp, #32]
  40370c:	ldr	x23, [sp, #16]
  403710:	mov	x1, xzr
  403714:	ldp	x29, x30, [sp], #64
  403718:	b	411b3c <error@@Base>
  40371c:	cbnz	w19, 403724 <clear@@Base+0x650>
  403720:	bl	4041f4 <clear@@Base+0x1120>
  403724:	adrp	x8, 404000 <clear@@Base+0xf2c>
  403728:	adrp	x9, 403000 <setlocale@plt+0x1340>
  40372c:	add	x8, x8, #0x1f4
  403730:	add	x9, x9, #0xde4
  403734:	cmp	w19, #0x0
  403738:	csel	x22, x9, x8, ne  // ne = any
  40373c:	blr	x22
  403740:	cmn	w0, #0x1
  403744:	b.eq	40377c <clear@@Base+0x6a8>  // b.none
  403748:	mov	w23, wzr
  40374c:	cmp	w0, w21
  403750:	b.ne	40375c <clear@@Base+0x688>  // b.any
  403754:	add	w23, w23, #0x1
  403758:	b	403770 <clear@@Base+0x69c>
  40375c:	cmp	w0, w20
  403760:	b.ne	403770 <clear@@Base+0x69c>  // b.any
  403764:	cmp	w23, #0x0
  403768:	b.le	403788 <clear@@Base+0x6b4>
  40376c:	sub	w23, w23, #0x1
  403770:	blr	x22
  403774:	cmn	w0, #0x1
  403778:	b.ne	40374c <clear@@Base+0x678>  // b.any
  40377c:	adrp	x0, 415000 <winch@@Base+0x9c0>
  403780:	add	x0, x0, #0x77f
  403784:	b	403704 <clear@@Base+0x630>
  403788:	bl	403cdc <clear@@Base+0xc08>
  40378c:	cmp	w19, #0x0
  403790:	ldp	x20, x19, [sp, #48]
  403794:	ldp	x22, x21, [sp, #32]
  403798:	ldr	x23, [sp, #16]
  40379c:	mov	w8, #0xffffffff            	// #-1
  4037a0:	cneg	w1, w8, eq  // eq = none
  4037a4:	ldp	x29, x30, [sp], #64
  4037a8:	b	40ca70 <clear@@Base+0x999c>
  4037ac:	sub	sp, sp, #0xe0
  4037b0:	stp	x24, x23, [sp, #176]
  4037b4:	adrp	x23, 42e000 <winch@@Base+0x199c0>
  4037b8:	stp	x26, x25, [sp, #160]
  4037bc:	ldr	x25, [x23, #3480]
  4037c0:	stp	x29, x30, [sp, #128]
  4037c4:	str	x27, [sp, #144]
  4037c8:	stp	x22, x21, [sp, #192]
  4037cc:	stp	x20, x19, [sp, #208]
  4037d0:	add	x29, sp, #0x80
  4037d4:	cbz	x25, 403940 <clear@@Base+0x86c>
  4037d8:	ldr	x9, [x25]
  4037dc:	mov	w8, #0x8024                	// #32804
  4037e0:	add	x20, x25, x8
  4037e4:	cmp	x9, x25
  4037e8:	b.eq	403814 <clear@@Base+0x740>  // b.none
  4037ec:	ldur	x8, [x20, #20]
  4037f0:	ldr	x10, [x9, #32]
  4037f4:	cmp	x8, x10
  4037f8:	b.ne	403818 <clear@@Base+0x744>  // b.any
  4037fc:	ldr	w10, [x20, #28]
  403800:	ldr	w11, [x9, #40]
  403804:	cmp	w10, w11
  403808:	b.cs	403818 <clear@@Base+0x744>  // b.hs, b.nlast
  40380c:	add	x8, x9, x10
  403810:	b	403c3c <clear@@Base+0xb68>
  403814:	ldur	x8, [x20, #20]
  403818:	and	x24, x8, #0x3ff
  40381c:	add	x21, x25, x24, lsl #5
  403820:	ldr	x19, [x21, #48]!
  403824:	sub	x22, x21, #0x10
  403828:	cmp	x19, x22
  40382c:	b.eq	403844 <clear@@Base+0x770>  // b.none
  403830:	ldr	x9, [x19, #32]
  403834:	cmp	x9, x8
  403838:	b.eq	4038e4 <clear@@Base+0x810>  // b.none
  40383c:	ldr	x19, [x19, #16]
  403840:	b	403828 <clear@@Base+0x754>
  403844:	ldr	x19, [x25, #8]
  403848:	cmp	x19, x25
  40384c:	b.eq	40385c <clear@@Base+0x788>  // b.none
  403850:	ldr	x8, [x19, #32]
  403854:	cmn	x8, #0x1
  403858:	b.eq	403904 <clear@@Base+0x830>  // b.none
  40385c:	adrp	x26, 433000 <PC+0x4800>
  403860:	ldr	w8, [x26, #536]
  403864:	cbz	w8, 403870 <clear@@Base+0x79c>
  403868:	ldrb	w8, [x20]
  40386c:	tbz	w8, #0, 403888 <clear@@Base+0x7b4>
  403870:	adrp	x8, 42b000 <winch@@Base+0x169c0>
  403874:	ldr	w8, [x8, #640]
  403878:	tbnz	w8, #31, 403888 <clear@@Base+0x7b4>
  40387c:	ldr	w9, [x20, #12]
  403880:	cmp	w9, w8
  403884:	b.ge	403904 <clear@@Base+0x830>  // b.tcont
  403888:	mov	w0, #0x1                   	// #1
  40388c:	mov	w1, #0x2030                	// #8240
  403890:	bl	401a70 <calloc@plt>
  403894:	cbz	x0, 4038fc <clear@@Base+0x828>
  403898:	ldr	w8, [x20, #12]
  40389c:	mov	x9, #0xffffffffffffffff    	// #-1
  4038a0:	mov	x19, x0
  4038a4:	add	w8, w8, #0x1
  4038a8:	str	w8, [x20, #12]
  4038ac:	str	x9, [x0, #32]
  4038b0:	str	x25, [x0]
  4038b4:	ldr	x8, [x25, #8]
  4038b8:	add	x9, x25, #0x20
  4038bc:	str	x8, [x0, #8]
  4038c0:	ldr	x8, [x25, #8]
  4038c4:	str	x0, [x8]
  4038c8:	ldr	x8, [x25, #48]
  4038cc:	str	x0, [x25, #8]
  4038d0:	stp	x8, x9, [x0, #16]
  4038d4:	ldr	x8, [x25, #48]
  4038d8:	str	x0, [x8, #24]
  4038dc:	str	x0, [x25, #48]
  4038e0:	b	403904 <clear@@Base+0x830>
  4038e4:	ldr	w9, [x20, #28]
  4038e8:	ldr	w10, [x19, #40]
  4038ec:	cmp	w9, w10
  4038f0:	b.cs	403934 <clear@@Base+0x860>  // b.hs, b.nlast
  4038f4:	mov	w26, wzr
  4038f8:	b	403bac <clear@@Base+0xad8>
  4038fc:	str	wzr, [x26, #536]
  403900:	ldr	x19, [x25, #8]
  403904:	ldp	x9, x8, [x19, #16]
  403908:	str	x8, [x9, #24]
  40390c:	ldr	x8, [x19, #24]
  403910:	str	x9, [x8, #16]
  403914:	ldur	x8, [x20, #20]
  403918:	str	wzr, [x19, #40]
  40391c:	str	x8, [x19, #32]
  403920:	ldr	x9, [x21]
  403924:	stp	x9, x22, [x19, #16]
  403928:	ldr	x9, [x21]
  40392c:	str	x19, [x9, #24]
  403930:	str	x19, [x21]
  403934:	ldr	w9, [x19, #40]
  403938:	mov	w26, wzr
  40393c:	b	403948 <clear@@Base+0x874>
  403940:	mov	w0, #0xffffffff            	// #-1
  403944:	b	403c48 <clear@@Base+0xb74>
  403948:	mov	w10, #0x8020                	// #32800
  40394c:	lsl	x11, x8, #13
  403950:	add	x8, x25, x10
  403954:	add	x20, x11, w9, uxtw
  403958:	adrp	x27, 433000 <PC+0x4800>
  40395c:	cbz	x25, 40399c <clear@@Base+0x8c8>
  403960:	ldr	w9, [x27, #388]
  403964:	cbnz	w9, 40399c <clear@@Base+0x8c8>
  403968:	ldr	w9, [x8, #4]
  40396c:	tbnz	w9, #3, 40397c <clear@@Base+0x8a8>
  403970:	tbnz	w9, #4, 403988 <clear@@Base+0x8b4>
  403974:	ldr	x9, [x8, #40]
  403978:	b	40398c <clear@@Base+0x8b8>
  40397c:	adrp	x9, 419000 <winch@@Base+0x49c0>
  403980:	ldrsw	x9, [x9, #1128]
  403984:	b	40398c <clear@@Base+0x8b8>
  403988:	mov	x9, xzr
  40398c:	cmn	x9, #0x1
  403990:	b.eq	40399c <clear@@Base+0x8c8>  // b.none
  403994:	cmp	x20, x9
  403998:	b.ge	403940 <clear@@Base+0x86c>  // b.tcont
  40399c:	ldr	x9, [x8, #8]
  4039a0:	cmp	x20, x9
  4039a4:	b.eq	4039d4 <clear@@Base+0x900>  // b.none
  4039a8:	ldrb	w9, [x8, #4]
  4039ac:	tbz	w9, #0, 403c44 <clear@@Base+0xb70>
  4039b0:	ldr	w0, [x8]
  4039b4:	mov	x1, x20
  4039b8:	mov	w2, wzr
  4039bc:	bl	4018e0 <lseek@plt>
  4039c0:	cmn	x0, #0x1
  4039c4:	b.eq	403c68 <clear@@Base+0xb94>  // b.none
  4039c8:	ldr	x25, [x23, #3480]
  4039cc:	mov	w8, #0x8028                	// #32808
  4039d0:	str	x20, [x25, x8]
  4039d4:	adrp	x8, 42b000 <winch@@Base+0x169c0>
  4039d8:	ldr	w9, [x8, #644]
  4039dc:	cmn	w9, #0x1
  4039e0:	b.eq	403a00 <clear@@Base+0x92c>  // b.none
  4039e4:	ldr	w10, [x19, #40]
  4039e8:	mov	w11, #0xffffffff            	// #-1
  4039ec:	mov	w21, #0x1                   	// #1
  4039f0:	add	x10, x19, x10
  4039f4:	strb	w9, [x10, #44]
  4039f8:	str	w11, [x8, #644]
  4039fc:	b	403a74 <clear@@Base+0x9a0>
  403a00:	mov	w8, #0x8020                	// #32800
  403a04:	add	x8, x25, x8
  403a08:	ldrb	w9, [x8, #4]
  403a0c:	tbnz	w9, #3, 403a58 <clear@@Base+0x984>
  403a10:	ldr	w9, [x19, #40]
  403a14:	ldr	w0, [x8]
  403a18:	mov	w8, #0x2000                	// #8192
  403a1c:	add	x10, x19, x9
  403a20:	add	x1, x10, #0x2c
  403a24:	sub	w2, w8, w9
  403a28:	bl	4114fc <clear@@Base+0xe428>
  403a2c:	cmn	w0, #0x2
  403a30:	b.eq	403940 <clear@@Base+0x86c>  // b.none
  403a34:	mov	w21, w0
  403a38:	tbz	w0, #31, 403a74 <clear@@Base+0x9a0>
  403a3c:	adrp	x0, 415000 <winch@@Base+0x9c0>
  403a40:	add	x0, x0, #0x79e
  403a44:	mov	x1, xzr
  403a48:	bl	411b3c <error@@Base>
  403a4c:	bl	4030f0 <clear@@Base+0x1c>
  403a50:	mov	w21, wzr
  403a54:	b	403a74 <clear@@Base+0x9a0>
  403a58:	adrp	x8, 416000 <winch@@Base+0x19c0>
  403a5c:	add	x8, x8, #0x3a0
  403a60:	ldr	w9, [x19, #40]
  403a64:	ldrb	w8, [x8, x20]
  403a68:	mov	w21, #0x1                   	// #1
  403a6c:	add	x9, x19, x9
  403a70:	strb	w8, [x9, #44]
  403a74:	cmp	w21, #0x1
  403a78:	b.lt	403ab0 <clear@@Base+0x9dc>  // b.tstop
  403a7c:	adrp	x8, 433000 <PC+0x4800>
  403a80:	ldr	w8, [x8, #284]
  403a84:	cbnz	w8, 403ab0 <clear@@Base+0x9dc>
  403a88:	adrp	x8, 42b000 <winch@@Base+0x169c0>
  403a8c:	ldr	w0, [x8, #632]
  403a90:	tbnz	w0, #31, 403ab0 <clear@@Base+0x9dc>
  403a94:	ldr	w8, [x19, #40]
  403a98:	mov	w22, w21
  403a9c:	mov	x2, x22
  403aa0:	add	x8, x19, x8
  403aa4:	add	x1, x8, #0x2c
  403aa8:	bl	401ae0 <write@plt>
  403aac:	b	403ab4 <clear@@Base+0x9e0>
  403ab0:	mov	w22, w21
  403ab4:	ldr	x25, [x23, #3480]
  403ab8:	mov	w8, #0x8028                	// #32808
  403abc:	add	x8, x25, x8
  403ac0:	ldr	x9, [x8]
  403ac4:	add	x9, x9, x22
  403ac8:	str	x9, [x8]
  403acc:	ldr	w9, [x19, #40]
  403ad0:	add	w9, w9, w21
  403ad4:	str	w9, [x19, #40]
  403ad8:	cbnz	w21, 403bac <clear@@Base+0xad8>
  403adc:	str	x20, [x8, #32]
  403ae0:	ldr	w8, [x27, #388]
  403ae4:	cbz	w8, 403b9c <clear@@Base+0xac8>
  403ae8:	cbnz	w26, 403b04 <clear@@Base+0xa30>
  403aec:	bl	412d84 <error@@Base+0x1248>
  403af0:	str	x0, [sp]
  403af4:	adrp	x0, 416000 <winch@@Base+0x19c0>
  403af8:	add	x0, x0, #0x2db
  403afc:	mov	x1, sp
  403b00:	bl	411d9c <error@@Base+0x260>
  403b04:	mov	w0, #0x1                   	// #1
  403b08:	mov	w26, #0x1                   	// #1
  403b0c:	bl	401a40 <sleep@plt>
  403b10:	adrp	x8, 433000 <PC+0x4800>
  403b14:	ldr	w8, [x8, #588]
  403b18:	cmp	w8, #0x1
  403b1c:	b.ne	403b9c <clear@@Base+0xac8>  // b.any
  403b20:	ldr	x8, [x23, #3480]
  403b24:	cbz	x8, 403b40 <clear@@Base+0xa6c>
  403b28:	mov	w9, #0x8038                	// #32824
  403b2c:	add	x8, x8, x9
  403b30:	ldr	x9, [x8]
  403b34:	ldr	w8, [x8, #8]
  403b38:	add	x20, x8, x9, lsl #13
  403b3c:	b	403b44 <clear@@Base+0xa70>
  403b40:	mov	x20, #0xffffffffffffffff    	// #-1
  403b44:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  403b48:	ldr	x0, [x8, #2064]
  403b4c:	bl	40bfb0 <clear@@Base+0x8edc>
  403b50:	mov	x1, sp
  403b54:	bl	415520 <winch@@Base+0xee0>
  403b58:	cbnz	w0, 403b98 <clear@@Base+0xac4>
  403b5c:	adrp	x9, 433000 <PC+0x4800>
  403b60:	ldr	x8, [sp, #8]
  403b64:	ldr	x9, [x9, #392]
  403b68:	cmp	x8, x9
  403b6c:	b.ne	403c80 <clear@@Base+0xbac>  // b.any
  403b70:	adrp	x9, 433000 <PC+0x4800>
  403b74:	ldr	x8, [sp]
  403b78:	ldr	x9, [x9, #400]
  403b7c:	cmp	x8, x9
  403b80:	b.ne	403c80 <clear@@Base+0xbac>  // b.any
  403b84:	cmn	x20, #0x1
  403b88:	b.eq	403b98 <clear@@Base+0xac4>  // b.none
  403b8c:	ldr	x8, [sp, #48]
  403b90:	cmp	x8, x20
  403b94:	b.lt	403c80 <clear@@Base+0xbac>  // b.tstop
  403b98:	mov	w26, #0x1                   	// #1
  403b9c:	adrp	x8, 433000 <PC+0x4800>
  403ba0:	ldr	w8, [x8, #640]
  403ba4:	cbnz	w8, 403940 <clear@@Base+0x86c>
  403ba8:	ldr	x25, [x23, #3480]
  403bac:	ldr	x8, [x25]
  403bb0:	cmp	x8, x19
  403bb4:	b.eq	403c14 <clear@@Base+0xb40>  // b.none
  403bb8:	ldp	x9, x8, [x19]
  403bbc:	str	x8, [x9, #8]
  403bc0:	ldr	x8, [x19, #8]
  403bc4:	str	x9, [x8]
  403bc8:	ldr	x8, [x23, #3480]
  403bcc:	ldr	x8, [x8]
  403bd0:	str	x8, [x19]
  403bd4:	ldr	x25, [x23, #3480]
  403bd8:	str	x25, [x19, #8]
  403bdc:	ldr	x8, [x25]
  403be0:	add	x10, x25, x24, lsl #5
  403be4:	str	x19, [x8, #8]
  403be8:	str	x19, [x25]
  403bec:	ldp	x9, x8, [x19, #16]
  403bf0:	str	x8, [x9, #24]
  403bf4:	ldr	x8, [x19, #24]
  403bf8:	str	x9, [x8, #16]
  403bfc:	ldr	x8, [x10, #48]
  403c00:	add	x9, x10, #0x20
  403c04:	stp	x8, x9, [x19, #16]
  403c08:	ldr	x8, [x10, #48]
  403c0c:	str	x19, [x8, #24]
  403c10:	str	x19, [x10, #48]
  403c14:	mov	w8, #0x8040                	// #32832
  403c18:	ldr	w8, [x25, x8]
  403c1c:	ldr	w9, [x19, #40]
  403c20:	cmp	w8, w9
  403c24:	b.cc	403c38 <clear@@Base+0xb64>  // b.lo, b.ul, b.last
  403c28:	mov	w8, #0x8038                	// #32824
  403c2c:	add	x8, x25, x8
  403c30:	ldr	x8, [x8]
  403c34:	b	403948 <clear@@Base+0x874>
  403c38:	add	x8, x19, x8
  403c3c:	ldrb	w0, [x8, #44]
  403c40:	b	403c48 <clear@@Base+0xb74>
  403c44:	mov	w0, #0x3f                  	// #63
  403c48:	ldp	x20, x19, [sp, #208]
  403c4c:	ldp	x22, x21, [sp, #192]
  403c50:	ldp	x24, x23, [sp, #176]
  403c54:	ldp	x26, x25, [sp, #160]
  403c58:	ldr	x27, [sp, #144]
  403c5c:	ldp	x29, x30, [sp, #128]
  403c60:	add	sp, sp, #0xe0
  403c64:	ret
  403c68:	adrp	x0, 415000 <winch@@Base+0x9c0>
  403c6c:	add	x0, x0, #0x793
  403c70:	mov	x1, xzr
  403c74:	bl	411b3c <error@@Base>
  403c78:	bl	4030f0 <clear@@Base+0x1c>
  403c7c:	b	403940 <clear@@Base+0x86c>
  403c80:	adrp	x8, 433000 <PC+0x4800>
  403c84:	mov	w9, #0x2                   	// #2
  403c88:	str	w9, [x8, #412]
  403c8c:	b	403940 <clear@@Base+0x86c>
  403c90:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  403c94:	ldr	x8, [x8, #3480]
  403c98:	mov	x0, #0xffffffffffffffff    	// #-1
  403c9c:	cbz	x8, 403cc4 <clear@@Base+0xbf0>
  403ca0:	adrp	x9, 433000 <PC+0x4800>
  403ca4:	ldr	w9, [x9, #388]
  403ca8:	cbnz	w9, 403cc4 <clear@@Base+0xbf0>
  403cac:	mov	w9, #0x8024                	// #32804
  403cb0:	add	x8, x8, x9
  403cb4:	ldr	w9, [x8]
  403cb8:	tbnz	w9, #3, 403cc8 <clear@@Base+0xbf4>
  403cbc:	tbnz	w9, #4, 403cd4 <clear@@Base+0xc00>
  403cc0:	ldur	x0, [x8, #36]
  403cc4:	ret
  403cc8:	adrp	x8, 419000 <winch@@Base+0x49c0>
  403ccc:	ldrsw	x0, [x8, #1128]
  403cd0:	ret
  403cd4:	mov	x0, xzr
  403cd8:	ret
  403cdc:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  403ce0:	ldr	x8, [x8, #3480]
  403ce4:	cbz	x8, 403d00 <clear@@Base+0xc2c>
  403ce8:	mov	w9, #0x8038                	// #32824
  403cec:	add	x8, x8, x9
  403cf0:	ldr	x9, [x8]
  403cf4:	ldr	w8, [x8, #8]
  403cf8:	add	x0, x8, x9, lsl #13
  403cfc:	ret
  403d00:	mov	x0, #0xffffffffffffffff    	// #-1
  403d04:	ret
  403d08:	stp	x29, x30, [sp, #-32]!
  403d0c:	stp	x20, x19, [sp, #16]
  403d10:	mov	w19, w0
  403d14:	cmn	w0, #0x1
  403d18:	adrp	x20, 42b000 <winch@@Base+0x169c0>
  403d1c:	mov	x29, sp
  403d20:	b.eq	403d40 <clear@@Base+0xc6c>  // b.none
  403d24:	ldr	w8, [x20, #644]
  403d28:	cmn	w8, #0x1
  403d2c:	b.eq	403d40 <clear@@Base+0xc6c>  // b.none
  403d30:	adrp	x0, 415000 <winch@@Base+0x9c0>
  403d34:	add	x0, x0, #0x7a9
  403d38:	mov	x1, xzr
  403d3c:	bl	411b3c <error@@Base>
  403d40:	str	w19, [x20, #644]
  403d44:	ldp	x20, x19, [sp, #16]
  403d48:	ldp	x29, x30, [sp], #32
  403d4c:	ret
  403d50:	stp	x29, x30, [sp, #-32]!
  403d54:	stp	x20, x19, [sp, #16]
  403d58:	adrp	x19, 42b000 <winch@@Base+0x169c0>
  403d5c:	ldr	w0, [x19, #632]
  403d60:	mov	x29, sp
  403d64:	tbnz	w0, #31, 403dd8 <clear@@Base+0xd04>
  403d68:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  403d6c:	ldrb	w9, [x8, #3488]
  403d70:	tbnz	w9, #0, 403dc4 <clear@@Base+0xcf0>
  403d74:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  403d78:	ldr	x9, [x9, #3480]
  403d7c:	mov	w10, #0x8048                	// #32840
  403d80:	ldr	x9, [x9, x10]
  403d84:	cmn	x9, #0x1
  403d88:	b.ne	403dc4 <clear@@Base+0xcf0>  // b.any
  403d8c:	adrp	x0, 415000 <winch@@Base+0x9c0>
  403d90:	mov	w9, #0x1                   	// #1
  403d94:	add	x0, x0, #0x7be
  403d98:	mov	x1, xzr
  403d9c:	strb	w9, [x8, #3488]
  403da0:	bl	411d9c <error@@Base+0x260>
  403da4:	adrp	x20, 433000 <PC+0x4800>
  403da8:	bl	403de4 <clear@@Base+0xd10>
  403dac:	cmn	w0, #0x1
  403db0:	b.eq	403dc0 <clear@@Base+0xcec>  // b.none
  403db4:	ldrb	w8, [x20, #640]
  403db8:	tst	w8, #0x3
  403dbc:	b.eq	403da8 <clear@@Base+0xcd4>  // b.none
  403dc0:	ldr	w0, [x19, #632]
  403dc4:	bl	401ac0 <close@plt>
  403dc8:	mov	w8, #0xffffffff            	// #-1
  403dcc:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  403dd0:	str	w8, [x19, #632]
  403dd4:	str	xzr, [x9, #2088]
  403dd8:	ldp	x20, x19, [sp, #16]
  403ddc:	ldp	x29, x30, [sp], #32
  403de0:	ret
  403de4:	stp	x29, x30, [sp, #-32]!
  403de8:	str	x19, [sp, #16]
  403dec:	adrp	x19, 42e000 <winch@@Base+0x199c0>
  403df0:	ldr	x8, [x19, #3480]
  403df4:	mov	x29, sp
  403df8:	cbz	x8, 403e34 <clear@@Base+0xd60>
  403dfc:	bl	4037ac <clear@@Base+0x6d8>
  403e00:	cmn	w0, #0x1
  403e04:	b.eq	403e4c <clear@@Base+0xd78>  // b.none
  403e08:	ldr	x8, [x19, #3480]
  403e0c:	mov	w9, #0x8040                	// #32832
  403e10:	mov	w10, #0x8038                	// #32824
  403e14:	mov	w11, #0x1ffe                	// #8190
  403e18:	ldr	w9, [x8, x9]
  403e1c:	add	x8, x8, x10
  403e20:	cmp	w9, w11
  403e24:	b.hi	403e3c <clear@@Base+0xd68>  // b.pmore
  403e28:	add	w9, w9, #0x1
  403e2c:	str	w9, [x8, #8]
  403e30:	b	403e4c <clear@@Base+0xd78>
  403e34:	mov	w0, #0xffffffff            	// #-1
  403e38:	b	403e4c <clear@@Base+0xd78>
  403e3c:	ldr	x9, [x8]
  403e40:	str	wzr, [x8, #8]
  403e44:	add	x9, x9, #0x1
  403e48:	str	x9, [x8]
  403e4c:	ldr	x19, [sp, #16]
  403e50:	ldp	x29, x30, [sp], #32
  403e54:	ret
  403e58:	stp	x29, x30, [sp, #-64]!
  403e5c:	stp	x20, x19, [sp, #48]
  403e60:	adrp	x20, 42e000 <winch@@Base+0x199c0>
  403e64:	ldr	x8, [x20, #3480]
  403e68:	stp	x24, x23, [sp, #16]
  403e6c:	stp	x22, x21, [sp, #32]
  403e70:	mov	w9, #0x8028                	// #32808
  403e74:	ldr	x10, [x8, x9]
  403e78:	mov	w9, #0x1fff                	// #8191
  403e7c:	mov	w11, #0x3ffe                	// #16382
  403e80:	mov	x29, sp
  403e84:	add	x9, x10, x9
  403e88:	add	x11, x10, x11
  403e8c:	cmp	x9, #0x0
  403e90:	csel	x9, x11, x9, lt  // lt = tstop
  403e94:	cmp	x10, #0x1
  403e98:	b.lt	403f10 <clear@@Base+0xe3c>  // b.tstop
  403e9c:	adrp	x19, 415000 <winch@@Base+0x9c0>
  403ea0:	mov	x21, xzr
  403ea4:	mov	w23, wzr
  403ea8:	asr	x22, x9, #13
  403eac:	add	x19, x19, #0x7d0
  403eb0:	adrp	x24, 42b000 <winch@@Base+0x169c0>
  403eb4:	ldr	x9, [x8]
  403eb8:	cmp	x9, x8
  403ebc:	b.eq	403ed4 <clear@@Base+0xe00>  // b.none
  403ec0:	ldr	x10, [x9, #32]
  403ec4:	cmp	x10, x21
  403ec8:	b.eq	403eec <clear@@Base+0xe18>  // b.none
  403ecc:	ldr	x9, [x9]
  403ed0:	b	403eb8 <clear@@Base+0xde4>
  403ed4:	cbnz	w23, 403efc <clear@@Base+0xe28>
  403ed8:	mov	x0, x19
  403edc:	mov	x1, xzr
  403ee0:	bl	411b3c <error@@Base>
  403ee4:	mov	w23, #0x1                   	// #1
  403ee8:	b	403efc <clear@@Base+0xe28>
  403eec:	ldr	w0, [x24, #632]
  403ef0:	ldr	w2, [x9, #40]
  403ef4:	add	x1, x9, #0x2c
  403ef8:	bl	401ae0 <write@plt>
  403efc:	add	x21, x21, #0x1
  403f00:	cmp	x21, x22
  403f04:	b.ge	403f10 <clear@@Base+0xe3c>  // b.tcont
  403f08:	ldr	x8, [x20, #3480]
  403f0c:	b	403eb4 <clear@@Base+0xde0>
  403f10:	ldp	x20, x19, [sp, #48]
  403f14:	ldp	x22, x21, [sp, #32]
  403f18:	ldp	x24, x23, [sp, #16]
  403f1c:	ldp	x29, x30, [sp], #64
  403f20:	ret
  403f24:	stp	x29, x30, [sp, #-48]!
  403f28:	stp	x20, x19, [sp, #32]
  403f2c:	adrp	x20, 42e000 <winch@@Base+0x199c0>
  403f30:	ldr	x9, [x20, #3480]
  403f34:	stp	x22, x21, [sp, #16]
  403f38:	mov	x29, sp
  403f3c:	cbz	x9, 40405c <clear@@Base+0xf88>
  403f40:	adrp	x8, 433000 <PC+0x4800>
  403f44:	ldr	w10, [x8, #388]
  403f48:	mov	w8, #0x8024                	// #32804
  403f4c:	mov	x19, x0
  403f50:	add	x8, x9, x8
  403f54:	cbz	w10, 403f64 <clear@@Base+0xe90>
  403f58:	mov	x10, #0xffffffffffffffff    	// #-1
  403f5c:	tbz	x19, #63, 403f94 <clear@@Base+0xec0>
  403f60:	b	403fa4 <clear@@Base+0xed0>
  403f64:	ldr	w10, [x8]
  403f68:	tbnz	w10, #3, 403f7c <clear@@Base+0xea8>
  403f6c:	tbnz	w10, #4, 403f8c <clear@@Base+0xeb8>
  403f70:	ldur	x10, [x8, #36]
  403f74:	tbz	x19, #63, 403f94 <clear@@Base+0xec0>
  403f78:	b	403fa4 <clear@@Base+0xed0>
  403f7c:	adrp	x10, 419000 <winch@@Base+0x49c0>
  403f80:	ldrsw	x10, [x10, #1128]
  403f84:	tbz	x19, #63, 403f94 <clear@@Base+0xec0>
  403f88:	b	403fa4 <clear@@Base+0xed0>
  403f8c:	mov	x10, xzr
  403f90:	tbnz	x19, #63, 403fa4 <clear@@Base+0xed0>
  403f94:	cmn	x10, #0x1
  403f98:	b.eq	403fac <clear@@Base+0xed8>  // b.none
  403f9c:	cmp	x10, x19
  403fa0:	b.ge	403fac <clear@@Base+0xed8>  // b.tcont
  403fa4:	mov	w0, #0x1                   	// #1
  403fa8:	b	404060 <clear@@Base+0xf8c>
  403fac:	ldrb	w11, [x8]
  403fb0:	lsr	x10, x19, #13
  403fb4:	tbnz	w11, #0, 403fc4 <clear@@Base+0xef0>
  403fb8:	ldur	x11, [x8, #4]
  403fbc:	cmp	x11, x19
  403fc0:	b.ne	403fec <clear@@Base+0xf18>  // b.any
  403fc4:	mov	w9, #0x1fff                	// #8191
  403fc8:	add	x9, x19, x9
  403fcc:	cmp	x19, #0x0
  403fd0:	csel	x9, x9, x19, lt  // lt = tstop
  403fd4:	and	w9, w9, #0xffffe000
  403fd8:	mov	w0, wzr
  403fdc:	sub	w9, w19, w9
  403fe0:	stur	x10, [x8, #20]
  403fe4:	str	w9, [x8, #28]
  403fe8:	b	404060 <clear@@Base+0xf8c>
  403fec:	ubfx	x12, x19, #13, #10
  403ff0:	add	x12, x9, x12, lsl #5
  403ff4:	ldr	x9, [x12, #48]
  403ff8:	add	x12, x12, #0x20
  403ffc:	cmp	x9, x12
  404000:	b.eq	404018 <clear@@Base+0xf44>  // b.none
  404004:	ldr	x13, [x9, #32]
  404008:	cmp	x13, x10
  40400c:	b.eq	403fc4 <clear@@Base+0xef0>  // b.none
  404010:	ldr	x9, [x9, #16]
  404014:	b	403ffc <clear@@Base+0xf28>
  404018:	cmp	x11, x19
  40401c:	b.gt	403fa4 <clear@@Base+0xed0>
  404020:	b.ge	40405c <clear@@Base+0xf88>  // b.tcont
  404024:	adrp	x21, 433000 <PC+0x4800>
  404028:	mov	w22, #0x8028                	// #32808
  40402c:	bl	403de4 <clear@@Base+0xd10>
  404030:	cmn	w0, #0x1
  404034:	b.eq	403fa4 <clear@@Base+0xed0>  // b.none
  404038:	ldrb	w8, [x21, #640]
  40403c:	tst	w8, #0x3
  404040:	b.ne	403fa4 <clear@@Base+0xed0>  // b.any
  404044:	ldr	x8, [x20, #3480]
  404048:	mov	w0, wzr
  40404c:	ldr	x8, [x8, x22]
  404050:	cmp	x8, x19
  404054:	b.lt	40402c <clear@@Base+0xf58>  // b.tstop
  404058:	b	404060 <clear@@Base+0xf8c>
  40405c:	mov	w0, wzr
  404060:	ldp	x20, x19, [sp, #32]
  404064:	ldp	x22, x21, [sp, #16]
  404068:	ldp	x29, x30, [sp], #48
  40406c:	ret
  404070:	stp	x29, x30, [sp, #-32]!
  404074:	str	x19, [sp, #16]
  404078:	adrp	x19, 42e000 <winch@@Base+0x199c0>
  40407c:	ldr	x8, [x19, #3480]
  404080:	mov	x29, sp
  404084:	cbz	x8, 40410c <clear@@Base+0x1038>
  404088:	mov	w9, #0x8020                	// #32800
  40408c:	add	x9, x8, x9
  404090:	ldrb	w10, [x9, #4]
  404094:	tbz	w10, #0, 4040ac <clear@@Base+0xfd8>
  404098:	ldr	w0, [x9]
  40409c:	bl	40b4c8 <clear@@Base+0x83f4>
  4040a0:	ldr	x8, [x19, #3480]
  4040a4:	mov	w9, #0x8048                	// #32840
  4040a8:	str	x0, [x8, x9]
  4040ac:	cbz	x8, 4040e8 <clear@@Base+0x1014>
  4040b0:	adrp	x9, 433000 <PC+0x4800>
  4040b4:	ldr	w9, [x9, #388]
  4040b8:	cbnz	w9, 4040e8 <clear@@Base+0x1014>
  4040bc:	mov	w9, #0x8024                	// #32804
  4040c0:	add	x8, x8, x9
  4040c4:	ldr	w9, [x8]
  4040c8:	tbnz	w9, #3, 4040d8 <clear@@Base+0x1004>
  4040cc:	tbnz	w9, #4, 40411c <clear@@Base+0x1048>
  4040d0:	ldur	x0, [x8, #36]
  4040d4:	b	4040e0 <clear@@Base+0x100c>
  4040d8:	adrp	x8, 419000 <winch@@Base+0x49c0>
  4040dc:	ldrsw	x0, [x8, #1128]
  4040e0:	cmn	x0, #0x1
  4040e4:	b.ne	404120 <clear@@Base+0x104c>  // b.any
  4040e8:	bl	403de4 <clear@@Base+0xd10>
  4040ec:	cmn	w0, #0x1
  4040f0:	b.eq	40410c <clear@@Base+0x1038>  // b.none
  4040f4:	adrp	x8, 433000 <PC+0x4800>
  4040f8:	ldrb	w8, [x8, #640]
  4040fc:	tst	w8, #0x3
  404100:	b.eq	4040e8 <clear@@Base+0x1014>  // b.none
  404104:	mov	w0, #0x1                   	// #1
  404108:	b	404110 <clear@@Base+0x103c>
  40410c:	mov	w0, wzr
  404110:	ldr	x19, [sp, #16]
  404114:	ldp	x29, x30, [sp], #32
  404118:	ret
  40411c:	mov	x0, xzr
  404120:	ldr	x19, [sp, #16]
  404124:	ldp	x29, x30, [sp], #32
  404128:	b	403f24 <clear@@Base+0xe50>
  40412c:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  404130:	ldr	x8, [x8, #3480]
  404134:	cbz	x8, 404178 <clear@@Base+0x10a4>
  404138:	mov	w9, #0x8024                	// #32804
  40413c:	ldrb	w9, [x8, x9]
  404140:	tbnz	w9, #0, 404178 <clear@@Base+0x10a4>
  404144:	ldr	x9, [x8]
  404148:	cmp	x9, x8
  40414c:	b.eq	40417c <clear@@Base+0x10a8>  // b.none
  404150:	mov	x0, xzr
  404154:	ldr	x10, [x9, #32]
  404158:	ldr	w11, [x9, #40]
  40415c:	ldr	x9, [x9]
  404160:	add	x10, x11, x10, lsl #13
  404164:	cmp	x10, x0
  404168:	csel	x0, x10, x0, gt
  40416c:	cmp	x9, x8
  404170:	b.ne	404154 <clear@@Base+0x1080>  // b.any
  404174:	b	403f24 <clear@@Base+0xe50>
  404178:	b	404070 <clear@@Base+0xf9c>
  40417c:	mov	x0, xzr
  404180:	b	403f24 <clear@@Base+0xe50>
  404184:	stp	x29, x30, [sp, #-16]!
  404188:	mov	x0, xzr
  40418c:	mov	x29, sp
  404190:	bl	403f24 <clear@@Base+0xe50>
  404194:	cbz	w0, 4041ec <clear@@Base+0x1118>
  404198:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  40419c:	ldr	x9, [x8, #3480]
  4041a0:	ldr	x8, [x9]
  4041a4:	cmp	x8, x9
  4041a8:	b.eq	4041e8 <clear@@Base+0x1114>  // b.none
  4041ac:	mov	w10, #0x8038                	// #32824
  4041b0:	add	x10, x9, x10
  4041b4:	mov	x11, x8
  4041b8:	ldr	x12, [x11, #32]
  4041bc:	ldr	x13, [x8, #32]
  4041c0:	cmp	x12, x13
  4041c4:	csel	x8, x11, x8, lt  // lt = tstop
  4041c8:	ldr	x11, [x11]
  4041cc:	cmp	x11, x9
  4041d0:	b.ne	4041b8 <clear@@Base+0x10e4>  // b.any
  4041d4:	ldr	x8, [x8, #32]
  4041d8:	mov	w0, wzr
  4041dc:	str	wzr, [x10, #8]
  4041e0:	str	x8, [x10]
  4041e4:	b	4041ec <clear@@Base+0x1118>
  4041e8:	mov	w0, #0x1                   	// #1
  4041ec:	ldp	x29, x30, [sp], #16
  4041f0:	ret
  4041f4:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4041f8:	ldr	x10, [x8, #3480]
  4041fc:	cbz	x10, 40425c <clear@@Base+0x1188>
  404200:	mov	w8, #0x8024                	// #32804
  404204:	add	x8, x10, x8
  404208:	ldr	w9, [x8, #28]
  40420c:	cbz	w9, 40421c <clear@@Base+0x1148>
  404210:	sub	w9, w9, #0x1
  404214:	str	w9, [x8, #28]
  404218:	b	4037ac <clear@@Base+0x6d8>
  40421c:	ldur	x9, [x8, #20]
  404220:	subs	x9, x9, #0x1
  404224:	b.lt	40425c <clear@@Base+0x1188>  // b.tstop
  404228:	ldrb	w11, [x8]
  40422c:	tbnz	w11, #0, 404264 <clear@@Base+0x1190>
  404230:	and	x11, x9, #0x3ff
  404234:	add	x11, x10, x11, lsl #5
  404238:	ldr	x10, [x11, #48]
  40423c:	add	x11, x11, #0x20
  404240:	cmp	x10, x11
  404244:	b.eq	40425c <clear@@Base+0x1188>  // b.none
  404248:	ldr	x12, [x10, #32]
  40424c:	cmp	x12, x9
  404250:	b.eq	404264 <clear@@Base+0x1190>  // b.none
  404254:	ldr	x10, [x10, #16]
  404258:	b	404240 <clear@@Base+0x116c>
  40425c:	mov	w0, #0xffffffff            	// #-1
  404260:	ret
  404264:	stur	x9, [x8, #20]
  404268:	mov	w9, #0x1fff                	// #8191
  40426c:	b	404214 <clear@@Base+0x1140>
  404270:	tbnz	w0, #31, 40429c <clear@@Base+0x11c8>
  404274:	mov	w8, #0x1fff                	// #8191
  404278:	mov	w9, #0x3ffe                	// #16382
  40427c:	add	w8, w8, w0, lsl #10
  404280:	add	w9, w9, w0, lsl #10
  404284:	cmp	w8, #0x0
  404288:	csel	w8, w9, w8, lt  // lt = tstop
  40428c:	asr	w8, w8, #13
  404290:	cmp	w8, #0x1
  404294:	csinc	w8, w8, wzr, gt
  404298:	b	4042a0 <clear@@Base+0x11cc>
  40429c:	mov	w8, #0xffffffff            	// #-1
  4042a0:	adrp	x9, 42b000 <winch@@Base+0x169c0>
  4042a4:	str	w8, [x9, #640]
  4042a8:	ret
  4042ac:	stp	x29, x30, [sp, #-32]!
  4042b0:	str	x19, [sp, #16]
  4042b4:	adrp	x19, 42e000 <winch@@Base+0x199c0>
  4042b8:	ldr	x8, [x19, #3480]
  4042bc:	mov	x29, sp
  4042c0:	cbz	x8, 404364 <clear@@Base+0x1290>
  4042c4:	mov	w9, #0x8020                	// #32800
  4042c8:	add	x9, x8, x9
  4042cc:	ldrb	w10, [x9, #4]
  4042d0:	tbnz	w10, #0, 4042e0 <clear@@Base+0x120c>
  4042d4:	mov	x8, #0xffffffffffffffff    	// #-1
  4042d8:	str	x8, [x9, #40]
  4042dc:	b	404364 <clear@@Base+0x1290>
  4042e0:	ldr	x10, [x8]
  4042e4:	cmp	x10, x8
  4042e8:	b.eq	404300 <clear@@Base+0x122c>  // b.none
  4042ec:	mov	x11, #0xffffffffffffffff    	// #-1
  4042f0:	str	x11, [x10, #32]
  4042f4:	ldr	x10, [x10]
  4042f8:	cmp	x10, x8
  4042fc:	b.ne	4042f0 <clear@@Base+0x121c>  // b.any
  404300:	ldr	w0, [x9]
  404304:	bl	40b4c8 <clear@@Base+0x83f4>
  404308:	ldr	x9, [x19, #3480]
  40430c:	mov	w8, #0x8020                	// #32800
  404310:	mov	w10, #0x8048                	// #32840
  404314:	mov	w11, #0x8028                	// #32808
  404318:	mov	w12, #0x8038                	// #32824
  40431c:	mov	w13, #0x8040                	// #32832
  404320:	add	x8, x9, x8
  404324:	str	x0, [x9, x10]
  404328:	str	xzr, [x9, x11]
  40432c:	str	xzr, [x9, x12]
  404330:	str	wzr, [x9, x13]
  404334:	cbnz	x0, 40434c <clear@@Base+0x1278>
  404338:	ldr	w9, [x8, #4]
  40433c:	mov	x10, #0xffffffffffffffff    	// #-1
  404340:	str	x10, [x8, #40]
  404344:	and	w9, w9, #0xfffffffe
  404348:	str	w9, [x8, #4]
  40434c:	ldr	w0, [x8]
  404350:	mov	x1, xzr
  404354:	mov	w2, wzr
  404358:	bl	4018e0 <lseek@plt>
  40435c:	cmn	x0, #0x1
  404360:	b.eq	404370 <clear@@Base+0x129c>  // b.none
  404364:	ldr	x19, [sp, #16]
  404368:	ldp	x29, x30, [sp], #32
  40436c:	ret
  404370:	ldr	x19, [sp, #16]
  404374:	adrp	x0, 415000 <winch@@Base+0x9c0>
  404378:	add	x0, x0, #0x7f0
  40437c:	mov	x1, xzr
  404380:	ldp	x29, x30, [sp], #32
  404384:	b	411b3c <error@@Base>
  404388:	stp	x29, x30, [sp, #-16]!
  40438c:	mov	w1, #0x1                   	// #1
  404390:	mov	w2, wzr
  404394:	mov	x29, sp
  404398:	bl	4018e0 <lseek@plt>
  40439c:	cmn	x0, #0x1
  4043a0:	cset	w0, ne  // ne = any
  4043a4:	ldp	x29, x30, [sp], #16
  4043a8:	ret
  4043ac:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4043b0:	ldr	x8, [x8, #3480]
  4043b4:	mov	w9, #0x8028                	// #32808
  4043b8:	add	x8, x8, x9
  4043bc:	ldr	x9, [x8]
  4043c0:	str	x9, [x8, #32]
  4043c4:	ret
  4043c8:	stp	x29, x30, [sp, #-48]!
  4043cc:	stp	x22, x21, [sp, #16]
  4043d0:	stp	x20, x19, [sp, #32]
  4043d4:	adrp	x21, 42e000 <winch@@Base+0x199c0>
  4043d8:	ldr	x8, [x21, #2064]
  4043dc:	mov	w19, w0
  4043e0:	mov	x29, sp
  4043e4:	mov	w20, w1
  4043e8:	mov	x0, x8
  4043ec:	bl	40c008 <clear@@Base+0x8f34>
  4043f0:	adrp	x22, 42e000 <winch@@Base+0x199c0>
  4043f4:	str	x0, [x22, #3480]
  4043f8:	cbnz	x0, 40448c <clear@@Base+0x13b8>
  4043fc:	mov	w0, #0x1                   	// #1
  404400:	mov	w1, #0x8050                	// #32848
  404404:	bl	401a70 <calloc@plt>
  404408:	mov	w9, #0x8020                	// #32800
  40440c:	mov	x1, x0
  404410:	mov	x8, xzr
  404414:	mov	w10, #0xffffffff            	// #-1
  404418:	mov	x11, #0xffffffffffffffff    	// #-1
  40441c:	add	x9, x0, x9
  404420:	str	x0, [x22, #3480]
  404424:	stp	x0, x0, [x0]
  404428:	stp	w10, w20, [x9]
  40442c:	str	x11, [x9, #40]
  404430:	add	x9, x1, x8
  404434:	add	x8, x8, #0x20
  404438:	add	x10, x9, #0x20
  40443c:	cmp	x8, #0x8, lsl #12
  404440:	stp	x10, x10, [x9, #48]
  404444:	b.ne	404430 <clear@@Base+0x135c>  // b.any
  404448:	tbz	w20, #0, 404480 <clear@@Base+0x13ac>
  40444c:	mov	w1, #0x1                   	// #1
  404450:	mov	w0, w19
  404454:	mov	w2, wzr
  404458:	bl	4018e0 <lseek@plt>
  40445c:	cmn	x0, #0x1
  404460:	b.eq	40446c <clear@@Base+0x1398>  // b.none
  404464:	ldr	x1, [x22, #3480]
  404468:	b	404480 <clear@@Base+0x13ac>
  40446c:	ldr	x1, [x22, #3480]
  404470:	mov	w8, #0x8024                	// #32804
  404474:	ldr	w9, [x1, x8]
  404478:	and	w9, w9, #0xfffffffe
  40447c:	str	w9, [x1, x8]
  404480:	ldr	x0, [x21, #2064]
  404484:	bl	40c010 <clear@@Base+0x8f3c>
  404488:	ldr	x0, [x22, #3480]
  40448c:	mov	w8, #0x8020                	// #32800
  404490:	add	x8, x0, x8
  404494:	ldr	w9, [x8]
  404498:	cmn	w9, #0x1
  40449c:	b.ne	4044a4 <clear@@Base+0x13d0>  // b.any
  4044a0:	str	w19, [x8]
  4044a4:	ldp	x20, x19, [sp, #32]
  4044a8:	ldp	x22, x21, [sp, #16]
  4044ac:	ldp	x29, x30, [sp], #48
  4044b0:	b	4042ac <clear@@Base+0x11d8>
  4044b4:	stp	x29, x30, [sp, #-32]!
  4044b8:	stp	x20, x19, [sp, #16]
  4044bc:	adrp	x19, 42e000 <winch@@Base+0x199c0>
  4044c0:	ldr	x0, [x19, #3480]
  4044c4:	mov	x29, sp
  4044c8:	cbz	x0, 404574 <clear@@Base+0x14a0>
  4044cc:	mov	w8, #0x8024                	// #32804
  4044d0:	ldr	w8, [x0, x8]
  4044d4:	mov	w9, #0xd                   	// #13
  4044d8:	mov	w20, #0x1                   	// #1
  4044dc:	tst	w8, w9
  4044e0:	b.eq	404548 <clear@@Base+0x1474>  // b.none
  4044e4:	tbnz	w8, #1, 404548 <clear@@Base+0x1474>
  4044e8:	ldr	x8, [x0]
  4044ec:	cmp	x8, x0
  4044f0:	b.eq	404514 <clear@@Base+0x1440>  // b.none
  4044f4:	ldp	x10, x9, [x8]
  4044f8:	mov	x0, x8
  4044fc:	str	x9, [x10, #8]
  404500:	ldr	x9, [x8, #8]
  404504:	str	x10, [x9]
  404508:	bl	401b20 <free@plt>
  40450c:	ldr	x0, [x19, #3480]
  404510:	b	4044e8 <clear@@Base+0x1414>
  404514:	mov	w9, #0x8024                	// #32804
  404518:	mov	x8, xzr
  40451c:	mov	w10, #0x8030                	// #32816
  404520:	add	x9, x0, x9
  404524:	str	wzr, [x0, x10]
  404528:	add	x10, x0, x8
  40452c:	add	x8, x8, #0x20
  404530:	add	x11, x10, #0x20
  404534:	cmp	x8, #0x8, lsl #12
  404538:	stp	x11, x11, [x10, #48]
  40453c:	b.ne	404528 <clear@@Base+0x1454>  // b.any
  404540:	ldr	w8, [x9]
  404544:	mov	w20, wzr
  404548:	tbnz	w8, #1, 404574 <clear@@Base+0x14a0>
  40454c:	tst	w8, #0xc
  404550:	b.ne	404564 <clear@@Base+0x1490>  // b.any
  404554:	mov	w8, #0x8020                	// #32800
  404558:	ldr	w0, [x0, x8]
  40455c:	bl	401ac0 <close@plt>
  404560:	ldr	x0, [x19, #3480]
  404564:	mov	w8, #0x8020                	// #32800
  404568:	mov	w9, #0xffffffff            	// #-1
  40456c:	str	w9, [x0, x8]
  404570:	cbz	w20, 404580 <clear@@Base+0x14ac>
  404574:	ldp	x20, x19, [sp, #16]
  404578:	ldp	x29, x30, [sp], #32
  40457c:	ret
  404580:	bl	401b20 <free@plt>
  404584:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  404588:	str	xzr, [x19, #3480]
  40458c:	ldr	x0, [x8, #2064]
  404590:	ldp	x20, x19, [sp, #16]
  404594:	mov	x1, xzr
  404598:	ldp	x29, x30, [sp], #32
  40459c:	b	40c010 <clear@@Base+0x8f3c>
  4045a0:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4045a4:	ldr	x8, [x8, #3480]
  4045a8:	cbz	x8, 4045b8 <clear@@Base+0x14e4>
  4045ac:	mov	w9, #0x8024                	// #32804
  4045b0:	ldr	w0, [x8, x9]
  4045b4:	ret
  4045b8:	mov	w0, wzr
  4045bc:	ret
  4045c0:	stp	x29, x30, [sp, #-48]!
  4045c4:	stp	x22, x21, [sp, #16]
  4045c8:	stp	x20, x19, [sp, #32]
  4045cc:	mov	x22, x3
  4045d0:	mov	x21, x2
  4045d4:	mov	x19, x1
  4045d8:	mov	x20, x0
  4045dc:	mov	x29, sp
  4045e0:	cbz	x0, 404614 <clear@@Base+0x1540>
  4045e4:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4045e8:	ldr	w8, [x8, #3496]
  4045ec:	cbz	w8, 404614 <clear@@Base+0x1540>
  4045f0:	ldrb	w9, [x20]
  4045f4:	cbz	w9, 40465c <clear@@Base+0x1588>
  4045f8:	add	x8, x20, #0x1
  4045fc:	sub	w9, w9, #0x20
  404600:	and	w9, w9, #0xff
  404604:	cmp	w9, #0x5e
  404608:	b.hi	40465c <clear@@Base+0x1588>  // b.pmore
  40460c:	ldrb	w9, [x8], #1
  404610:	cbnz	w9, 4045fc <clear@@Base+0x1528>
  404614:	cbz	x20, 40465c <clear@@Base+0x1588>
  404618:	ldrb	w8, [x20]
  40461c:	cbz	w8, 40465c <clear@@Base+0x1588>
  404620:	cmp	w8, #0x2a
  404624:	b.ne	40464c <clear@@Base+0x1578>  // b.any
  404628:	ldrb	w8, [x20, #1]
  40462c:	cbz	w8, 40465c <clear@@Base+0x1588>
  404630:	mov	x0, x20
  404634:	ldrb	w8, [x0, #2]!
  404638:	cbz	w8, 40465c <clear@@Base+0x1588>
  40463c:	mov	w1, #0x6e                  	// #110
  404640:	bl	401b30 <strchr@plt>
  404644:	cbnz	x0, 40465c <clear@@Base+0x1588>
  404648:	b	404660 <clear@@Base+0x158c>
  40464c:	mov	w1, #0x6e                  	// #110
  404650:	mov	x0, x20
  404654:	bl	401b30 <strchr@plt>
  404658:	cbz	x0, 4046c8 <clear@@Base+0x15f4>
  40465c:	mov	x20, x22
  404660:	ldrb	w8, [x20]
  404664:	cmp	w8, #0x2a
  404668:	b.ne	4046c8 <clear@@Base+0x15f4>  // b.any
  40466c:	ldrb	w8, [x20, #1]
  404670:	cmp	w8, #0x6a
  404674:	b.le	404698 <clear@@Base+0x15c4>
  404678:	cmp	w8, #0x75
  40467c:	b.eq	4046ac <clear@@Base+0x15d8>  // b.none
  404680:	cmp	w8, #0x73
  404684:	b.eq	4046b4 <clear@@Base+0x15e0>  // b.none
  404688:	cmp	w8, #0x6b
  40468c:	b.ne	4046bc <clear@@Base+0x15e8>  // b.any
  404690:	mov	w8, #0x4                   	// #4
  404694:	b	4046c0 <clear@@Base+0x15ec>
  404698:	cbz	w8, 4046c8 <clear@@Base+0x15f4>
  40469c:	cmp	w8, #0x64
  4046a0:	b.ne	4046bc <clear@@Base+0x15e8>  // b.any
  4046a4:	mov	w8, #0x2                   	// #2
  4046a8:	b	4046c0 <clear@@Base+0x15ec>
  4046ac:	mov	w8, #0x1                   	// #1
  4046b0:	b	4046c0 <clear@@Base+0x15ec>
  4046b4:	mov	w8, #0x8                   	// #8
  4046b8:	b	4046c0 <clear@@Base+0x15ec>
  4046bc:	mov	w8, wzr
  4046c0:	add	x20, x20, #0x2
  4046c4:	str	w8, [x21]
  4046c8:	str	x20, [x19]
  4046cc:	ldp	x20, x19, [sp, #32]
  4046d0:	ldp	x22, x21, [sp, #16]
  4046d4:	ldp	x29, x30, [sp], #48
  4046d8:	ret
  4046dc:	stp	x29, x30, [sp, #-32]!
  4046e0:	adrp	x1, 415000 <winch@@Base+0x9c0>
  4046e4:	add	x1, x1, #0x6f9
  4046e8:	mov	w0, #0x6                   	// #6
  4046ec:	str	x19, [sp, #16]
  4046f0:	mov	x29, sp
  4046f4:	bl	401cc0 <setlocale@plt>
  4046f8:	adrp	x0, 415000 <winch@@Base+0x9c0>
  4046fc:	add	x0, x0, #0xd20
  404700:	bl	40939c <clear@@Base+0x62c8>
  404704:	mov	w1, wzr
  404708:	bl	40508c <clear@@Base+0x1fb8>
  40470c:	cbz	w0, 404768 <clear@@Base+0x1694>
  404710:	adrp	x0, 415000 <winch@@Base+0x9c0>
  404714:	add	x0, x0, #0xcf0
  404718:	bl	40939c <clear@@Base+0x62c8>
  40471c:	adrp	x19, 42b000 <winch@@Base+0x169c0>
  404720:	adrp	x1, 42e000 <winch@@Base+0x199c0>
  404724:	add	x19, x19, #0x730
  404728:	adrp	x3, 415000 <winch@@Base+0x9c0>
  40472c:	add	x1, x1, #0xdb0
  404730:	add	x3, x3, #0xcfb
  404734:	mov	x2, x19
  404738:	bl	4045c0 <clear@@Base+0x14ec>
  40473c:	adrp	x0, 415000 <winch@@Base+0x9c0>
  404740:	add	x0, x0, #0xd04
  404744:	bl	40939c <clear@@Base+0x62c8>
  404748:	mov	x2, x19
  40474c:	ldr	x19, [sp, #16]
  404750:	adrp	x1, 42e000 <winch@@Base+0x199c0>
  404754:	adrp	x3, 415000 <winch@@Base+0x9c0>
  404758:	add	x1, x1, #0xdb8
  40475c:	add	x3, x3, #0xd12
  404760:	ldp	x29, x30, [sp], #32
  404764:	b	4045c0 <clear@@Base+0x14ec>
  404768:	adrp	x0, 415000 <winch@@Base+0x9c0>
  40476c:	add	x0, x0, #0xd2c
  404770:	bl	40939c <clear@@Base+0x62c8>
  404774:	mov	x19, x0
  404778:	bl	409418 <clear@@Base+0x6344>
  40477c:	cbz	w0, 404880 <clear@@Base+0x17ac>
  404780:	mov	w0, #0xe                   	// #14
  404784:	bl	401980 <nl_langinfo@plt>
  404788:	mov	w1, #0x1                   	// #1
  40478c:	bl	40508c <clear@@Base+0x1fb8>
  404790:	cbnz	w0, 404710 <clear@@Base+0x163c>
  404794:	adrp	x0, 415000 <winch@@Base+0x9c0>
  404798:	add	x0, x0, #0xd38
  40479c:	bl	40939c <clear@@Base+0x62c8>
  4047a0:	mov	x19, x0
  4047a4:	cbnz	x0, 4047d0 <clear@@Base+0x16fc>
  4047a8:	adrp	x0, 415000 <winch@@Base+0x9c0>
  4047ac:	add	x0, x0, #0xd3f
  4047b0:	bl	40939c <clear@@Base+0x62c8>
  4047b4:	mov	x19, x0
  4047b8:	cbnz	x0, 4047d0 <clear@@Base+0x16fc>
  4047bc:	adrp	x0, 415000 <winch@@Base+0x9c0>
  4047c0:	add	x0, x0, #0xd48
  4047c4:	bl	40939c <clear@@Base+0x62c8>
  4047c8:	mov	x19, x0
  4047cc:	cbz	x0, 404834 <clear@@Base+0x1760>
  4047d0:	adrp	x1, 415000 <winch@@Base+0x9c0>
  4047d4:	add	x1, x1, #0xb74
  4047d8:	mov	x0, x19
  4047dc:	bl	401bc0 <strstr@plt>
  4047e0:	cbnz	x0, 404820 <clear@@Base+0x174c>
  4047e4:	adrp	x1, 415000 <winch@@Base+0x9c0>
  4047e8:	add	x1, x1, #0x85e
  4047ec:	mov	x0, x19
  4047f0:	bl	401bc0 <strstr@plt>
  4047f4:	cbnz	x0, 404820 <clear@@Base+0x174c>
  4047f8:	adrp	x1, 415000 <winch@@Base+0x9c0>
  4047fc:	add	x1, x1, #0xb7f
  404800:	mov	x0, x19
  404804:	bl	401bc0 <strstr@plt>
  404808:	cbnz	x0, 404820 <clear@@Base+0x174c>
  40480c:	adrp	x1, 415000 <winch@@Base+0x9c0>
  404810:	add	x1, x1, #0xb7a
  404814:	mov	x0, x19
  404818:	bl	401bc0 <strstr@plt>
  40481c:	cbz	x0, 404834 <clear@@Base+0x1760>
  404820:	adrp	x0, 415000 <winch@@Base+0x9c0>
  404824:	add	x0, x0, #0x85e
  404828:	mov	w1, #0x1                   	// #1
  40482c:	bl	40508c <clear@@Base+0x1fb8>
  404830:	cbnz	w0, 404710 <clear@@Base+0x163c>
  404834:	bl	401b10 <__ctype_b_loc@plt>
  404838:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  40483c:	mov	x8, xzr
  404840:	add	x9, x9, #0xdc0
  404844:	mov	w10, #0x3                   	// #3
  404848:	mov	w11, #0x2                   	// #2
  40484c:	ldr	x12, [x0]
  404850:	ldrh	w12, [x12, x8, lsl #1]
  404854:	tbnz	w12, #14, 404864 <clear@@Base+0x1790>
  404858:	tbnz	w12, #1, 40486c <clear@@Base+0x1798>
  40485c:	strb	w10, [x9, x8]
  404860:	b	404870 <clear@@Base+0x179c>
  404864:	strb	wzr, [x9, x8]
  404868:	b	404870 <clear@@Base+0x179c>
  40486c:	strb	w11, [x9, x8]
  404870:	add	x8, x8, #0x1
  404874:	cmp	x8, #0x100
  404878:	b.ne	40484c <clear@@Base+0x1778>  // b.any
  40487c:	b	404710 <clear@@Base+0x163c>
  404880:	mov	x0, x19
  404884:	bl	405154 <clear@@Base+0x2080>
  404888:	b	404710 <clear@@Base+0x163c>
  40488c:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  404890:	ldr	w8, [x8, #3496]
  404894:	cbz	w8, 40489c <clear@@Base+0x17c8>
  404898:	b	4048b4 <clear@@Base+0x17e0>
  40489c:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  4048a0:	and	x8, x0, #0xff
  4048a4:	add	x9, x9, #0xdc0
  4048a8:	ldrb	w8, [x9, x8]
  4048ac:	and	w0, w8, #0x1
  4048b0:	ret
  4048b4:	stp	x29, x30, [sp, #-32]!
  4048b8:	adrp	x1, 42c000 <winch@@Base+0x179c0>
  4048bc:	add	x1, x1, #0xc28
  4048c0:	str	x19, [sp, #16]
  4048c4:	mov	x29, sp
  4048c8:	mov	x19, x0
  4048cc:	bl	404fc0 <clear@@Base+0x1eec>
  4048d0:	cbz	w0, 4048dc <clear@@Base+0x1808>
  4048d4:	mov	w0, #0x1                   	// #1
  4048d8:	b	40490c <clear@@Base+0x1838>
  4048dc:	adrp	x8, 433000 <PC+0x4800>
  4048e0:	ldr	w8, [x8, #540]
  4048e4:	cmp	w8, #0x2
  4048e8:	b.ne	404908 <clear@@Base+0x1834>  // b.any
  4048ec:	adrp	x1, 42d000 <winch@@Base+0x189c0>
  4048f0:	add	x1, x1, #0x448
  4048f4:	mov	x0, x19
  4048f8:	bl	404fc0 <clear@@Base+0x1eec>
  4048fc:	cmp	w0, #0x0
  404900:	cset	w0, ne  // ne = any
  404904:	b	40490c <clear@@Base+0x1838>
  404908:	mov	w0, wzr
  40490c:	ldr	x19, [sp, #16]
  404910:	ldp	x29, x30, [sp], #32
  404914:	ret
  404918:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  40491c:	and	x8, x0, #0xff
  404920:	add	x9, x9, #0xdc0
  404924:	ldrb	w8, [x9, x8]
  404928:	and	w0, w8, #0x2
  40492c:	ret
  404930:	stp	x29, x30, [sp, #-16]!
  404934:	and	x3, x0, #0xff
  404938:	cmp	x3, #0x80
  40493c:	mov	x29, sp
  404940:	b.cc	40496c <clear@@Base+0x1898>  // b.lo, b.ul, b.last
  404944:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  404948:	ldr	w8, [x8, #3496]
  40494c:	cbz	w8, 40496c <clear@@Base+0x1898>
  404950:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  404954:	ldr	x2, [x8, #3504]
  404958:	adrp	x0, 42e000 <winch@@Base+0x199c0>
  40495c:	add	x0, x0, #0xec0
  404960:	mov	w1, #0x20                  	// #32
  404964:	bl	401900 <snprintf@plt>
  404968:	b	4049dc <clear@@Base+0x1908>
  40496c:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  404970:	add	x9, x9, #0xdc0
  404974:	ldrb	w8, [x9, x3]
  404978:	tbnz	w8, #1, 404990 <clear@@Base+0x18bc>
  40497c:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  404980:	add	x8, x8, #0xec0
  404984:	strb	w0, [x8]
  404988:	strb	wzr, [x8, #1]
  40498c:	b	4049dc <clear@@Base+0x1908>
  404990:	cmp	x3, #0x1b
  404994:	b.ne	4049ac <clear@@Base+0x18d8>  // b.any
  404998:	mov	w9, #0x5345                	// #21317
  40499c:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4049a0:	movk	w9, #0x43, lsl #16
  4049a4:	str	w9, [x8, #3776]
  4049a8:	b	4049dc <clear@@Base+0x1908>
  4049ac:	cmp	x3, #0x7f
  4049b0:	b.hi	404950 <clear@@Base+0x187c>  // b.pmore
  4049b4:	eor	x8, x3, #0x40
  4049b8:	ldrb	w9, [x9, x8]
  4049bc:	tbnz	w9, #1, 404950 <clear@@Base+0x187c>
  4049c0:	adrp	x0, 42e000 <winch@@Base+0x199c0>
  4049c4:	adrp	x2, 415000 <winch@@Base+0x9c0>
  4049c8:	add	x0, x0, #0xec0
  4049cc:	add	x2, x2, #0xd1c
  4049d0:	mov	w1, #0x20                  	// #32
  4049d4:	mov	w3, w8
  4049d8:	bl	401900 <snprintf@plt>
  4049dc:	adrp	x0, 42e000 <winch@@Base+0x199c0>
  4049e0:	add	x0, x0, #0xec0
  4049e4:	ldp	x29, x30, [sp], #16
  4049e8:	ret
  4049ec:	stp	x29, x30, [sp, #-32]!
  4049f0:	cmp	x0, #0x1b
  4049f4:	str	x19, [sp, #16]
  4049f8:	mov	x29, sp
  4049fc:	b.ne	404a14 <clear@@Base+0x1940>  // b.any
  404a00:	mov	w9, #0x5345                	// #21317
  404a04:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  404a08:	movk	w9, #0x43, lsl #16
  404a0c:	str	w9, [x8, #3808]
  404a10:	b	404ad0 <clear@@Base+0x19fc>
  404a14:	mov	x19, x0
  404a18:	cmp	x0, #0x7f
  404a1c:	b.hi	404a30 <clear@@Base+0x195c>  // b.pmore
  404a20:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  404a24:	add	x8, x8, #0xdc0
  404a28:	ldrb	w9, [x8, x19]
  404a2c:	tbnz	w9, #1, 404a8c <clear@@Base+0x19b8>
  404a30:	mov	x0, x19
  404a34:	bl	4048b4 <clear@@Base+0x17e0>
  404a38:	cbz	w0, 404a5c <clear@@Base+0x1988>
  404a3c:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  404a40:	ldr	x2, [x8, #3512]
  404a44:	adrp	x0, 42e000 <winch@@Base+0x199c0>
  404a48:	add	x0, x0, #0xee0
  404a4c:	mov	w1, #0x20                  	// #32
  404a50:	mov	x3, x19
  404a54:	bl	401900 <snprintf@plt>
  404a58:	b	404ad0 <clear@@Base+0x19fc>
  404a5c:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  404a60:	add	x8, x8, #0xee0
  404a64:	lsr	x9, x19, #31
  404a68:	str	x8, [x29, #24]
  404a6c:	cmp	x9, #0x0
  404a70:	mov	w8, #0xfffd                	// #65533
  404a74:	csel	x1, x8, x19, ne  // ne = any
  404a78:	add	x0, x29, #0x18
  404a7c:	bl	404ae4 <clear@@Base+0x1a10>
  404a80:	ldr	x8, [x29, #24]
  404a84:	strb	wzr, [x8]
  404a88:	b	404ad0 <clear@@Base+0x19fc>
  404a8c:	eor	x9, x19, #0x40
  404a90:	ldrb	w8, [x8, x9]
  404a94:	tbnz	w8, #1, 404ab4 <clear@@Base+0x19e0>
  404a98:	adrp	x0, 42e000 <winch@@Base+0x199c0>
  404a9c:	adrp	x2, 415000 <winch@@Base+0x9c0>
  404aa0:	eor	w3, w19, #0x40
  404aa4:	add	x0, x0, #0xee0
  404aa8:	add	x2, x2, #0xd1c
  404aac:	mov	w1, #0x20                  	// #32
  404ab0:	b	404acc <clear@@Base+0x19f8>
  404ab4:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  404ab8:	ldr	x2, [x8, #3504]
  404abc:	adrp	x0, 42e000 <winch@@Base+0x199c0>
  404ac0:	add	x0, x0, #0xee0
  404ac4:	mov	w1, #0x20                  	// #32
  404ac8:	mov	w3, w19
  404acc:	bl	401900 <snprintf@plt>
  404ad0:	ldr	x19, [sp, #16]
  404ad4:	adrp	x0, 42e000 <winch@@Base+0x199c0>
  404ad8:	add	x0, x0, #0xee0
  404adc:	ldp	x29, x30, [sp], #32
  404ae0:	ret
  404ae4:	cmp	x1, #0x80
  404ae8:	b.cc	404b10 <clear@@Base+0x1a3c>  // b.lo, b.ul, b.last
  404aec:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  404af0:	ldr	w8, [x8, #3496]
  404af4:	cbz	w8, 404b10 <clear@@Base+0x1a3c>
  404af8:	cmp	x1, #0x7ff
  404afc:	b.hi	404b24 <clear@@Base+0x1a50>  // b.pmore
  404b00:	ldr	x8, [x0]
  404b04:	ubfx	x9, x1, #6, #26
  404b08:	orr	w9, w9, #0xc0
  404b0c:	b	404bd8 <clear@@Base+0x1b04>
  404b10:	ldr	x8, [x0]
  404b14:	add	x9, x8, #0x1
  404b18:	str	x9, [x0]
  404b1c:	strb	w1, [x8]
  404b20:	ret
  404b24:	lsr	x8, x1, #16
  404b28:	cbnz	x8, 404b3c <clear@@Base+0x1a68>
  404b2c:	ldr	x8, [x0]
  404b30:	ubfx	x9, x1, #12, #20
  404b34:	orr	w9, w9, #0xe0
  404b38:	b	404bc0 <clear@@Base+0x1aec>
  404b3c:	lsr	x8, x1, #21
  404b40:	cbnz	x8, 404b54 <clear@@Base+0x1a80>
  404b44:	ldr	x8, [x0]
  404b48:	ubfx	x9, x1, #18, #14
  404b4c:	orr	w9, w9, #0xf0
  404b50:	b	404ba8 <clear@@Base+0x1ad4>
  404b54:	lsr	x8, x1, #26
  404b58:	cbnz	x8, 404b6c <clear@@Base+0x1a98>
  404b5c:	ldr	x8, [x0]
  404b60:	ubfx	x9, x1, #24, #8
  404b64:	orr	w9, w9, #0xf0
  404b68:	b	404b90 <clear@@Base+0x1abc>
  404b6c:	ldr	x8, [x0]
  404b70:	mov	w9, #0xf0                  	// #240
  404b74:	bfxil	w9, w1, #30, #1
  404b78:	add	x10, x8, #0x1
  404b7c:	str	x10, [x0]
  404b80:	strb	w9, [x8]
  404b84:	ldr	x8, [x0]
  404b88:	mov	w9, #0x80                  	// #128
  404b8c:	bfxil	w9, w1, #24, #6
  404b90:	add	x10, x8, #0x1
  404b94:	str	x10, [x0]
  404b98:	strb	w9, [x8]
  404b9c:	ldr	x8, [x0]
  404ba0:	mov	w9, #0x80                  	// #128
  404ba4:	bfxil	w9, w1, #18, #6
  404ba8:	add	x10, x8, #0x1
  404bac:	str	x10, [x0]
  404bb0:	strb	w9, [x8]
  404bb4:	ldr	x8, [x0]
  404bb8:	mov	w9, #0x80                  	// #128
  404bbc:	bfxil	w9, w1, #12, #6
  404bc0:	add	x10, x8, #0x1
  404bc4:	str	x10, [x0]
  404bc8:	strb	w9, [x8]
  404bcc:	ldr	x8, [x0]
  404bd0:	mov	w9, #0x80                  	// #128
  404bd4:	bfxil	w9, w1, #6, #6
  404bd8:	add	x10, x8, #0x1
  404bdc:	str	x10, [x0]
  404be0:	strb	w9, [x8]
  404be4:	ldr	x8, [x0]
  404be8:	mov	w9, #0x80                  	// #128
  404bec:	bfxil	w9, w1, #0, #6
  404bf0:	add	x10, x8, #0x1
  404bf4:	str	x10, [x0]
  404bf8:	strb	w9, [x8]
  404bfc:	ret
  404c00:	tbnz	w0, #7, 404c0c <clear@@Base+0x1b38>
  404c04:	mov	w0, #0x1                   	// #1
  404c08:	ret
  404c0c:	and	w8, w0, #0xff
  404c10:	and	w9, w8, #0xe0
  404c14:	cmp	w9, #0xc0
  404c18:	b.ne	404c24 <clear@@Base+0x1b50>  // b.any
  404c1c:	mov	w0, #0x2                   	// #2
  404c20:	ret
  404c24:	and	w9, w8, #0xf0
  404c28:	cmp	w9, #0xe0
  404c2c:	b.ne	404c38 <clear@@Base+0x1b64>  // b.any
  404c30:	mov	w0, #0x3                   	// #3
  404c34:	ret
  404c38:	and	w9, w8, #0xf8
  404c3c:	cmp	w9, #0xf0
  404c40:	b.ne	404c4c <clear@@Base+0x1b78>  // b.any
  404c44:	mov	w0, #0x4                   	// #4
  404c48:	ret
  404c4c:	and	w9, w8, #0xfc
  404c50:	cmp	w9, #0xf8
  404c54:	b.ne	404c60 <clear@@Base+0x1b8c>  // b.any
  404c58:	mov	w0, #0x5                   	// #5
  404c5c:	ret
  404c60:	and	w8, w8, #0xfe
  404c64:	cmp	w8, #0xfc
  404c68:	mov	w8, #0x6                   	// #6
  404c6c:	csinc	w0, w8, wzr, eq  // eq = none
  404c70:	ret
  404c74:	stp	x29, x30, [sp, #-48]!
  404c78:	stp	x20, x19, [sp, #32]
  404c7c:	ldrb	w20, [x0]
  404c80:	str	x21, [sp, #16]
  404c84:	mov	x29, sp
  404c88:	cmp	w20, #0xfd
  404c8c:	b.hi	404ca8 <clear@@Base+0x1bd4>  // b.pmore
  404c90:	mov	x19, x0
  404c94:	mov	w0, w20
  404c98:	mov	w21, w1
  404c9c:	bl	404c00 <clear@@Base+0x1b2c>
  404ca0:	cmp	w0, w21
  404ca4:	b.le	404cbc <clear@@Base+0x1be8>
  404ca8:	mov	w0, wzr
  404cac:	ldp	x20, x19, [sp, #32]
  404cb0:	ldr	x21, [sp, #16]
  404cb4:	ldp	x29, x30, [sp], #48
  404cb8:	ret
  404cbc:	cmp	w0, #0x1
  404cc0:	b.eq	404cac <clear@@Base+0x1bd8>  // b.none
  404cc4:	cmp	w0, #0x2
  404cc8:	b.ne	404cd8 <clear@@Base+0x1c04>  // b.any
  404ccc:	cmp	w20, #0xc2
  404cd0:	b.cc	404ca8 <clear@@Base+0x1bd4>  // b.lo, b.ul, b.last
  404cd4:	b	404d08 <clear@@Base+0x1c34>
  404cd8:	mov	w8, #0x8                   	// #8
  404cdc:	sub	w8, w8, w0
  404ce0:	mov	w9, #0xffffffff            	// #-1
  404ce4:	lsl	w8, w9, w8
  404ce8:	cmp	w20, w8, uxtb
  404cec:	b.ne	404d00 <clear@@Base+0x1c2c>  // b.any
  404cf0:	ldrb	w9, [x19, #1]
  404cf4:	and	w8, w8, w9
  404cf8:	cmp	w8, #0x80
  404cfc:	b.eq	404ca8 <clear@@Base+0x1bd4>  // b.none
  404d00:	cmp	w0, #0x2
  404d04:	b.lt	404d30 <clear@@Base+0x1c5c>  // b.tstop
  404d08:	mov	w9, w0
  404d0c:	add	x8, x19, #0x1
  404d10:	sub	x9, x9, #0x1
  404d14:	ldrb	w10, [x8]
  404d18:	and	w10, w10, #0xc0
  404d1c:	cmp	w10, #0x80
  404d20:	b.ne	404ca8 <clear@@Base+0x1bd4>  // b.any
  404d24:	subs	x9, x9, #0x1
  404d28:	add	x8, x8, #0x1
  404d2c:	b.ne	404d14 <clear@@Base+0x1c40>  // b.any
  404d30:	mov	w0, #0x1                   	// #1
  404d34:	b	404cac <clear@@Base+0x1bd8>
  404d38:	ldr	x8, [x0]
  404d3c:	add	x8, x8, #0x1
  404d40:	cmp	x8, x1
  404d44:	str	x8, [x0]
  404d48:	b.cs	404d74 <clear@@Base+0x1ca0>  // b.hs, b.nlast
  404d4c:	ldrsb	w11, [x8], #1
  404d50:	mvn	w9, w11
  404d54:	orr	w10, w9, #0xffffff00
  404d58:	tst	w10, #0xc0
  404d5c:	cset	w9, ne  // ne = any
  404d60:	tst	w10, #0xfe
  404d64:	cset	w10, eq  // eq = none
  404d68:	tbz	w11, #31, 404d74 <clear@@Base+0x1ca0>
  404d6c:	orr	w9, w9, w10
  404d70:	tbnz	w9, #0, 404d40 <clear@@Base+0x1c6c>
  404d74:	ret
  404d78:	stp	x29, x30, [sp, #-32]!
  404d7c:	stp	x20, x19, [sp, #16]
  404d80:	mov	x19, x0
  404d84:	ldrb	w0, [x0]
  404d88:	mov	x29, sp
  404d8c:	and	x20, x0, #0xff
  404d90:	bl	404c00 <clear@@Base+0x1b2c>
  404d94:	sub	w8, w0, #0x2
  404d98:	cmp	w8, #0x4
  404d9c:	b.hi	404e88 <clear@@Base+0x1db4>  // b.pmore
  404da0:	adrp	x9, 415000 <winch@@Base+0x9c0>
  404da4:	add	x9, x9, #0x800
  404da8:	adr	x10, 404db8 <clear@@Base+0x1ce4>
  404dac:	ldrb	w11, [x9, x8]
  404db0:	add	x10, x10, x11, lsl #2
  404db4:	br	x10
  404db8:	ldrb	w8, [x19, #1]
  404dbc:	and	x9, x20, #0x1f
  404dc0:	and	x20, x8, #0x3f
  404dc4:	bfi	x20, x9, #6, #5
  404dc8:	b	404e88 <clear@@Base+0x1db4>
  404dcc:	ldrb	w8, [x19, #1]
  404dd0:	ldrb	w10, [x19, #2]
  404dd4:	and	x9, x20, #0xf
  404dd8:	lsl	x20, x9, #12
  404ddc:	and	x8, x8, #0x3f
  404de0:	b	404e80 <clear@@Base+0x1dac>
  404de4:	ldrb	w9, [x19, #1]
  404de8:	ldrb	w10, [x19, #2]
  404dec:	and	x8, x20, #0x7
  404df0:	ldrb	w11, [x19, #3]
  404df4:	lsl	x20, x8, #18
  404df8:	and	x8, x9, #0x3f
  404dfc:	bfi	x20, x8, #12, #6
  404e00:	and	x8, x10, #0x3f
  404e04:	bfi	x20, x8, #6, #6
  404e08:	bfxil	x20, x11, #0, #6
  404e0c:	b	404e88 <clear@@Base+0x1db4>
  404e10:	ldrb	w9, [x19, #1]
  404e14:	ldrb	w10, [x19, #2]
  404e18:	ldrb	w11, [x19, #3]
  404e1c:	and	x8, x20, #0x3
  404e20:	ldrb	w12, [x19, #4]
  404e24:	lsl	x20, x8, #24
  404e28:	and	x8, x9, #0x3f
  404e2c:	and	x9, x10, #0x3f
  404e30:	bfi	x20, x8, #18, #6
  404e34:	bfi	x20, x9, #12, #6
  404e38:	and	x8, x11, #0x3f
  404e3c:	bfi	x20, x8, #6, #6
  404e40:	bfxil	x20, x12, #0, #6
  404e44:	b	404e88 <clear@@Base+0x1db4>
  404e48:	ldrb	w8, [x19, #1]
  404e4c:	ldrb	w10, [x19, #2]
  404e50:	and	x9, x20, #0x1
  404e54:	lsl	x20, x9, #30
  404e58:	and	x8, x8, #0x3f
  404e5c:	bfi	x20, x8, #24, #6
  404e60:	ldrb	w8, [x19, #3]
  404e64:	and	x9, x10, #0x3f
  404e68:	bfi	x20, x9, #18, #6
  404e6c:	ldrb	w9, [x19, #4]
  404e70:	ldrb	w10, [x19, #5]
  404e74:	and	x8, x8, #0x3f
  404e78:	bfi	x20, x8, #12, #6
  404e7c:	and	x8, x9, #0x3f
  404e80:	bfi	x20, x8, #6, #6
  404e84:	bfxil	x20, x10, #0, #6
  404e88:	mov	x0, x20
  404e8c:	ldp	x20, x19, [sp, #16]
  404e90:	ldp	x29, x30, [sp], #32
  404e94:	ret
  404e98:	stp	x29, x30, [sp, #-48]!
  404e9c:	stp	x22, x21, [sp, #16]
  404ea0:	stp	x20, x19, [sp, #32]
  404ea4:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  404ea8:	ldr	w8, [x8, #3496]
  404eac:	ldr	x20, [x0]
  404eb0:	mov	x21, x2
  404eb4:	mov	x19, x0
  404eb8:	mov	x29, sp
  404ebc:	cbz	w8, 404f0c <clear@@Base+0x1e38>
  404ec0:	cmp	w1, #0x0
  404ec4:	b.le	404ee8 <clear@@Base+0x1e14>
  404ec8:	ldrb	w0, [x20]
  404ecc:	bl	404c00 <clear@@Base+0x1b2c>
  404ed0:	add	x22, x20, w0, sxtw
  404ed4:	cmp	x22, x21
  404ed8:	b.ls	404f24 <clear@@Base+0x1e50>  // b.plast
  404edc:	mov	x0, xzr
  404ee0:	mov	x20, x21
  404ee4:	b	404f48 <clear@@Base+0x1e74>
  404ee8:	cmp	x20, x21
  404eec:	b.ls	404f44 <clear@@Base+0x1e70>  // b.plast
  404ef0:	ldrb	w8, [x20, #-1]!
  404ef4:	and	w8, w8, #0xc0
  404ef8:	cmp	w8, #0x80
  404efc:	b.eq	404ee8 <clear@@Base+0x1e14>  // b.none
  404f00:	mov	x0, x20
  404f04:	bl	404d78 <clear@@Base+0x1ca4>
  404f08:	b	404f48 <clear@@Base+0x1e74>
  404f0c:	cmp	w1, #0x1
  404f10:	b.lt	404f34 <clear@@Base+0x1e60>  // b.tstop
  404f14:	cmp	x20, x21
  404f18:	b.cs	404f44 <clear@@Base+0x1e70>  // b.hs, b.nlast
  404f1c:	ldrb	w0, [x20], #1
  404f20:	b	404f48 <clear@@Base+0x1e74>
  404f24:	mov	x0, x20
  404f28:	bl	404d78 <clear@@Base+0x1ca4>
  404f2c:	mov	x20, x22
  404f30:	b	404f48 <clear@@Base+0x1e74>
  404f34:	cmp	x20, x21
  404f38:	b.ls	404f44 <clear@@Base+0x1e70>  // b.plast
  404f3c:	ldrb	w0, [x20, #-1]!
  404f40:	b	404f48 <clear@@Base+0x1e74>
  404f44:	mov	x0, xzr
  404f48:	str	x20, [x19]
  404f4c:	ldp	x20, x19, [sp, #32]
  404f50:	ldp	x22, x21, [sp, #16]
  404f54:	ldp	x29, x30, [sp], #48
  404f58:	ret
  404f5c:	stp	x29, x30, [sp, #-32]!
  404f60:	adrp	x1, 42c000 <winch@@Base+0x179c0>
  404f64:	add	x1, x1, #0xb18
  404f68:	str	x19, [sp, #16]
  404f6c:	mov	x29, sp
  404f70:	mov	x19, x0
  404f74:	bl	404fc0 <clear@@Base+0x1eec>
  404f78:	cbz	w0, 404f84 <clear@@Base+0x1eb0>
  404f7c:	mov	w0, #0x1                   	// #1
  404f80:	b	404fb4 <clear@@Base+0x1ee0>
  404f84:	adrp	x8, 433000 <PC+0x4800>
  404f88:	ldr	w8, [x8, #540]
  404f8c:	cmp	w8, #0x2
  404f90:	b.ne	404f9c <clear@@Base+0x1ec8>  // b.any
  404f94:	mov	w0, wzr
  404f98:	b	404fb4 <clear@@Base+0x1ee0>
  404f9c:	adrp	x1, 42d000 <winch@@Base+0x189c0>
  404fa0:	add	x1, x1, #0x448
  404fa4:	mov	x0, x19
  404fa8:	bl	404fc0 <clear@@Base+0x1eec>
  404fac:	cmp	w0, #0x0
  404fb0:	cset	w0, ne  // ne = any
  404fb4:	ldr	x19, [sp, #16]
  404fb8:	ldp	x29, x30, [sp], #32
  404fbc:	ret
  404fc0:	ldr	x9, [x1]
  404fc4:	ldr	x8, [x9]
  404fc8:	cmp	x8, x0
  404fcc:	b.ls	404fdc <clear@@Base+0x1f08>  // b.plast
  404fd0:	mov	w8, wzr
  404fd4:	mov	w0, w8
  404fd8:	ret
  404fdc:	ldr	w11, [x1, #8]
  404fe0:	mov	w10, wzr
  404fe4:	cmp	w10, w11
  404fe8:	b.ge	404fd0 <clear@@Base+0x1efc>  // b.tcont
  404fec:	sub	w8, w11, #0x1
  404ff0:	add	w11, w10, w8
  404ff4:	cmp	w11, #0x0
  404ff8:	cinc	w12, w11, lt  // lt = tstop
  404ffc:	asr	w11, w12, #1
  405000:	add	x13, x9, w11, sxtw #4
  405004:	ldr	x13, [x13, #8]
  405008:	cmp	x13, x0
  40500c:	b.cs	405020 <clear@@Base+0x1f4c>  // b.hs, b.nlast
  405010:	cmp	w11, w8
  405014:	add	w10, w11, #0x1
  405018:	b.lt	404ff0 <clear@@Base+0x1f1c>  // b.tstop
  40501c:	b	404fd0 <clear@@Base+0x1efc>
  405020:	sbfx	x8, x12, #1, #31
  405024:	lsl	x8, x8, #4
  405028:	ldr	x8, [x9, x8]
  40502c:	cmp	x8, x0
  405030:	mov	w8, #0x1                   	// #1
  405034:	b.hi	404fe4 <clear@@Base+0x1f10>  // b.pmore
  405038:	b	404fd4 <clear@@Base+0x1f00>
  40503c:	adrp	x1, 42d000 <winch@@Base+0x189c0>
  405040:	add	x1, x1, #0x308
  405044:	b	404fc0 <clear@@Base+0x1eec>
  405048:	adrp	x9, 415000 <winch@@Base+0x9c0>
  40504c:	mov	x8, xzr
  405050:	add	x9, x9, #0x808
  405054:	ldr	x10, [x9, x8]
  405058:	cmp	x10, x0
  40505c:	b.ne	405070 <clear@@Base+0x1f9c>  // b.any
  405060:	add	x10, x9, x8
  405064:	ldr	x10, [x10, #8]
  405068:	cmp	x10, x1
  40506c:	b.eq	405084 <clear@@Base+0x1fb0>  // b.none
  405070:	add	x8, x8, #0x10
  405074:	cmp	x8, #0x40
  405078:	b.ne	405054 <clear@@Base+0x1f80>  // b.any
  40507c:	mov	w0, wzr
  405080:	ret
  405084:	mov	w0, #0x1                   	// #1
  405088:	ret
  40508c:	stp	x29, x30, [sp, #-48]!
  405090:	str	x21, [sp, #16]
  405094:	stp	x20, x19, [sp, #32]
  405098:	mov	x29, sp
  40509c:	cbz	x0, 405128 <clear@@Base+0x2054>
  4050a0:	ldrb	w8, [x0]
  4050a4:	mov	x20, x0
  4050a8:	cbz	w8, 405124 <clear@@Base+0x2050>
  4050ac:	adrp	x8, 42b000 <winch@@Base+0x169c0>
  4050b0:	mov	w19, w1
  4050b4:	ldr	x1, [x8, #1152]
  4050b8:	cbz	x1, 4050e0 <clear@@Base+0x200c>
  4050bc:	adrp	x21, 42b000 <winch@@Base+0x169c0>
  4050c0:	add	x21, x21, #0x490
  4050c4:	mov	x0, x20
  4050c8:	bl	401b00 <strcmp@plt>
  4050cc:	cbz	w0, 4050dc <clear@@Base+0x2008>
  4050d0:	ldr	x1, [x21], #16
  4050d4:	cbnz	x1, 4050c4 <clear@@Base+0x1ff0>
  4050d8:	b	4050e0 <clear@@Base+0x200c>
  4050dc:	ldur	x20, [x21, #-8]
  4050e0:	adrp	x8, 42b000 <winch@@Base+0x169c0>
  4050e4:	ldr	x1, [x8, #648]
  4050e8:	cbz	x1, 405108 <clear@@Base+0x2034>
  4050ec:	adrp	x21, 42b000 <winch@@Base+0x169c0>
  4050f0:	add	x21, x21, #0x2a0
  4050f4:	mov	x0, x20
  4050f8:	bl	401b00 <strcmp@plt>
  4050fc:	cbz	w0, 405138 <clear@@Base+0x2064>
  405100:	ldr	x1, [x21], #24
  405104:	cbnz	x1, 4050f4 <clear@@Base+0x2020>
  405108:	cbnz	w19, 405124 <clear@@Base+0x2050>
  40510c:	adrp	x0, 415000 <winch@@Base+0x9c0>
  405110:	add	x0, x0, #0xd4d
  405114:	mov	x1, xzr
  405118:	bl	411b3c <error@@Base>
  40511c:	mov	w0, #0x1                   	// #1
  405120:	bl	40215c <setlocale@plt+0x49c>
  405124:	mov	w0, wzr
  405128:	ldp	x20, x19, [sp, #32]
  40512c:	ldr	x21, [sp, #16]
  405130:	ldp	x29, x30, [sp], #48
  405134:	ret
  405138:	ldur	x0, [x21, #-8]
  40513c:	bl	405154 <clear@@Base+0x2080>
  405140:	ldur	x8, [x21, #-16]
  405144:	mov	w0, #0x1                   	// #1
  405148:	cbz	x8, 405128 <clear@@Base+0x2054>
  40514c:	str	w0, [x8]
  405150:	b	405128 <clear@@Base+0x2054>
  405154:	stp	x29, x30, [sp, #-96]!
  405158:	stp	x26, x25, [sp, #32]
  40515c:	stp	x24, x23, [sp, #48]
  405160:	stp	x22, x21, [sp, #64]
  405164:	stp	x20, x19, [sp, #80]
  405168:	ldrb	w8, [x0]
  40516c:	adrp	x24, 42e000 <winch@@Base+0x199c0>
  405170:	add	x24, x24, #0xdc0
  405174:	str	x27, [sp, #16]
  405178:	mov	x29, sp
  40517c:	cbz	w8, 405264 <clear@@Base+0x2190>
  405180:	adrp	x19, 42e000 <winch@@Base+0x199c0>
  405184:	adrp	x25, 42e000 <winch@@Base+0x199c0>
  405188:	adrp	x22, 415000 <winch@@Base+0x9c0>
  40518c:	adrp	x23, 415000 <winch@@Base+0x9c0>
  405190:	mov	x21, x0
  405194:	mov	w20, wzr
  405198:	add	x19, x19, #0xdc0
  40519c:	mov	w26, #0xa                   	// #10
  4051a0:	add	x25, x25, #0xec0
  4051a4:	add	x22, x22, #0xd72
  4051a8:	add	x23, x23, #0xd62
  4051ac:	mov	w27, wzr
  4051b0:	add	x21, x21, #0x1
  4051b4:	and	w9, w8, #0xff
  4051b8:	sub	w10, w9, #0x30
  4051bc:	cmp	w10, #0xa
  4051c0:	b.cs	4051dc <clear@@Base+0x2108>  // b.hs, b.nlast
  4051c4:	mul	w9, w27, w26
  4051c8:	add	w9, w9, w8, uxtb
  4051cc:	ldrb	w8, [x21], #1
  4051d0:	sub	w27, w9, #0x30
  4051d4:	cbnz	w8, 4051b4 <clear@@Base+0x20e0>
  4051d8:	b	405258 <clear@@Base+0x2184>
  4051dc:	cmp	w9, #0x2e
  4051e0:	b.eq	4051fc <clear@@Base+0x2128>  // b.none
  4051e4:	cmp	w9, #0x62
  4051e8:	b.eq	405204 <clear@@Base+0x2130>  // b.none
  4051ec:	cmp	w9, #0x63
  4051f0:	b.ne	40520c <clear@@Base+0x2138>  // b.any
  4051f4:	mov	w20, #0x2                   	// #2
  4051f8:	b	405220 <clear@@Base+0x214c>
  4051fc:	mov	w20, wzr
  405200:	b	405220 <clear@@Base+0x214c>
  405204:	mov	w20, #0x3                   	// #3
  405208:	b	405220 <clear@@Base+0x214c>
  40520c:	mov	x0, x23
  405210:	mov	x1, xzr
  405214:	bl	411b3c <error@@Base>
  405218:	mov	w0, #0x1                   	// #1
  40521c:	bl	40215c <setlocale@plt+0x49c>
  405220:	add	w27, w27, #0x1
  405224:	cmp	x19, x25
  405228:	b.cc	405240 <clear@@Base+0x216c>  // b.lo, b.ul, b.last
  40522c:	mov	x0, x22
  405230:	mov	x1, xzr
  405234:	bl	411b3c <error@@Base>
  405238:	mov	w0, #0x1                   	// #1
  40523c:	bl	40215c <setlocale@plt+0x49c>
  405240:	sub	w27, w27, #0x1
  405244:	cmp	w27, #0x1
  405248:	strb	w20, [x19], #1
  40524c:	b.gt	405224 <clear@@Base+0x2150>
  405250:	ldrb	w8, [x21]
  405254:	cbnz	w8, 4051ac <clear@@Base+0x20d8>
  405258:	cmp	x19, x25
  40525c:	b.cc	40526c <clear@@Base+0x2198>  // b.lo, b.ul, b.last
  405260:	b	405280 <clear@@Base+0x21ac>
  405264:	mov	w20, wzr
  405268:	mov	x19, x24
  40526c:	sub	x8, x24, x19
  405270:	add	x2, x8, #0x100
  405274:	mov	x0, x19
  405278:	mov	w1, w20
  40527c:	bl	401a30 <memset@plt>
  405280:	ldp	x20, x19, [sp, #80]
  405284:	ldp	x22, x21, [sp, #64]
  405288:	ldp	x24, x23, [sp, #48]
  40528c:	ldp	x26, x25, [sp, #32]
  405290:	ldr	x27, [sp, #16]
  405294:	ldp	x29, x30, [sp], #96
  405298:	ret
  40529c:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  4052a0:	adrp	x8, 42f000 <PC+0x800>
  4052a4:	add	x9, x9, #0xf00
  4052a8:	str	x9, [x8, #1792]
  4052ac:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4052b0:	adrp	x9, 42f000 <PC+0x800>
  4052b4:	strb	wzr, [x8, #3840]
  4052b8:	adrp	x8, 42f000 <PC+0x800>
  4052bc:	str	wzr, [x9, #1800]
  4052c0:	adrp	x9, 42f000 <PC+0x800>
  4052c4:	str	wzr, [x8, #1804]
  4052c8:	adrp	x8, 42f000 <PC+0x800>
  4052cc:	strb	wzr, [x9, #1808]
  4052d0:	adrp	x9, 42d000 <winch@@Base+0x189c0>
  4052d4:	str	wzr, [x8, #1812]
  4052d8:	mov	w8, #0xffffffff            	// #-1
  4052dc:	str	w8, [x9, #1264]
  4052e0:	ret
  4052e4:	adrp	x8, 42f000 <PC+0x800>
  4052e8:	adrp	x9, 42f000 <PC+0x800>
  4052ec:	adrp	x10, 42f000 <PC+0x800>
  4052f0:	adrp	x11, 42d000 <winch@@Base+0x189c0>
  4052f4:	mov	w12, #0xffffffff            	// #-1
  4052f8:	str	wzr, [x8, #1816]
  4052fc:	str	wzr, [x9, #1800]
  405300:	str	wzr, [x10, #1812]
  405304:	str	w12, [x11, #1264]
  405308:	ret
  40530c:	sub	sp, sp, #0x60
  405310:	stp	x29, x30, [sp, #16]
  405314:	stp	x26, x25, [sp, #32]
  405318:	stp	x24, x23, [sp, #48]
  40531c:	stp	x22, x21, [sp, #64]
  405320:	stp	x20, x19, [sp, #80]
  405324:	add	x29, sp, #0x10
  405328:	mov	x19, x0
  40532c:	bl	401830 <strlen@plt>
  405330:	ldrb	w8, [x19]
  405334:	cbz	w8, 4053f4 <clear@@Base+0x2320>
  405338:	mov	x21, xzr
  40533c:	add	x20, x19, x0
  405340:	mov	w23, #0x1                   	// #1
  405344:	adrp	x24, 42e000 <winch@@Base+0x199c0>
  405348:	adrp	x25, 42f000 <PC+0x800>
  40534c:	adrp	x26, 42f000 <PC+0x800>
  405350:	add	x0, sp, #0x8
  405354:	mov	w1, #0x1                   	// #1
  405358:	mov	x2, x20
  40535c:	mov	x22, x21
  405360:	str	x19, [sp, #8]
  405364:	bl	404e98 <clear@@Base+0x1dc4>
  405368:	ldr	x8, [sp, #8]
  40536c:	mov	x21, x0
  405370:	cmp	x19, x8
  405374:	b.cs	40538c <clear@@Base+0x22b8>  // b.hs, b.nlast
  405378:	ldrb	w0, [x19], #1
  40537c:	bl	4117f8 <clear@@Base+0xe724>
  405380:	ldr	x8, [sp, #8]
  405384:	cmp	x19, x8
  405388:	b.cc	405378 <clear@@Base+0x22a4>  // b.lo, b.ul, b.last
  40538c:	ldr	w8, [x24, #3496]
  405390:	cbz	w8, 4053b8 <clear@@Base+0x22e4>
  405394:	mov	x0, x21
  405398:	bl	404f5c <clear@@Base+0x1e88>
  40539c:	cbnz	w0, 4053b0 <clear@@Base+0x22dc>
  4053a0:	mov	x0, x22
  4053a4:	mov	x1, x21
  4053a8:	bl	405048 <clear@@Base+0x1f74>
  4053ac:	cbz	w0, 4053e0 <clear@@Base+0x230c>
  4053b0:	mov	w8, wzr
  4053b4:	b	4053bc <clear@@Base+0x22e8>
  4053b8:	mov	w8, #0x1                   	// #1
  4053bc:	ldr	w9, [x25, #1800]
  4053c0:	ldr	w10, [x26, #1816]
  4053c4:	add	w9, w9, w8
  4053c8:	add	w8, w10, w8
  4053cc:	str	w9, [x25, #1800]
  4053d0:	str	w8, [x26, #1816]
  4053d4:	ldrb	w8, [x19]
  4053d8:	cbnz	w8, 405350 <clear@@Base+0x227c>
  4053dc:	b	4053f4 <clear@@Base+0x2320>
  4053e0:	mov	x0, x21
  4053e4:	bl	40503c <clear@@Base+0x1f68>
  4053e8:	cmp	w0, #0x0
  4053ec:	cinc	w8, w23, ne  // ne = any
  4053f0:	b	4053bc <clear@@Base+0x22e8>
  4053f4:	ldp	x20, x19, [sp, #80]
  4053f8:	ldp	x22, x21, [sp, #64]
  4053fc:	ldp	x24, x23, [sp, #48]
  405400:	ldp	x26, x25, [sp, #32]
  405404:	ldp	x29, x30, [sp, #16]
  405408:	add	sp, sp, #0x60
  40540c:	ret
  405410:	sub	sp, sp, #0x30
  405414:	stp	x20, x19, [sp, #32]
  405418:	adrp	x20, 42e000 <winch@@Base+0x199c0>
  40541c:	add	x20, x20, #0xf00
  405420:	mov	x0, x20
  405424:	stp	x29, x30, [sp, #16]
  405428:	add	x29, sp, #0x10
  40542c:	str	x20, [sp, #8]
  405430:	bl	401830 <strlen@plt>
  405434:	ldrb	w8, [x20]
  405438:	cbz	w8, 405468 <clear@@Base+0x2394>
  40543c:	mov	w19, wzr
  405440:	add	x20, x20, x0
  405444:	add	x0, sp, #0x8
  405448:	mov	w1, #0x1                   	// #1
  40544c:	mov	x2, x20
  405450:	bl	404e98 <clear@@Base+0x1dc4>
  405454:	ldr	x8, [sp, #8]
  405458:	add	w19, w19, #0x1
  40545c:	ldrb	w8, [x8]
  405460:	cbnz	w8, 405444 <clear@@Base+0x2370>
  405464:	b	40546c <clear@@Base+0x2398>
  405468:	mov	w19, wzr
  40546c:	mov	w0, w19
  405470:	ldp	x20, x19, [sp, #32]
  405474:	ldp	x29, x30, [sp, #16]
  405478:	add	sp, sp, #0x30
  40547c:	ret
  405480:	adrp	x8, 42f000 <PC+0x800>
  405484:	adrp	x9, 42f000 <PC+0x800>
  405488:	str	x0, [x8, #1824]
  40548c:	str	w1, [x9, #1832]
  405490:	cbz	x0, 405498 <clear@@Base+0x23c4>
  405494:	str	x0, [x0, #16]
  405498:	ret
  40549c:	stp	x29, x30, [sp, #-64]!
  4054a0:	stp	x24, x23, [sp, #16]
  4054a4:	stp	x22, x21, [sp, #32]
  4054a8:	stp	x20, x19, [sp, #48]
  4054ac:	ldrb	w8, [x1]
  4054b0:	mov	x29, sp
  4054b4:	cbz	w8, 405578 <clear@@Base+0x24a4>
  4054b8:	adrp	x8, 433000 <PC+0x4800>
  4054bc:	ldr	w8, [x8, #528]
  4054c0:	mov	w20, w2
  4054c4:	mov	x21, x1
  4054c8:	mov	x19, x0
  4054cc:	cbz	w8, 40551c <clear@@Base+0x2448>
  4054d0:	ldr	x22, [x19]
  4054d4:	ldr	x23, [x22, #24]
  4054d8:	cbz	x23, 40551c <clear@@Base+0x2448>
  4054dc:	ldr	x24, [x22]
  4054e0:	mov	x0, x23
  4054e4:	mov	x1, x21
  4054e8:	bl	401b00 <strcmp@plt>
  4054ec:	cbnz	w0, 405510 <clear@@Base+0x243c>
  4054f0:	ldr	x8, [x22, #8]
  4054f4:	mov	x0, x23
  4054f8:	str	x24, [x8]
  4054fc:	ldr	x9, [x22]
  405500:	str	x8, [x9, #8]
  405504:	bl	401b20 <free@plt>
  405508:	mov	x0, x22
  40550c:	bl	401b20 <free@plt>
  405510:	ldr	x23, [x24, #24]
  405514:	mov	x22, x24
  405518:	cbnz	x23, 4054dc <clear@@Base+0x2408>
  40551c:	ldr	x22, [x19, #8]
  405520:	cmp	x22, x19
  405524:	b.eq	405538 <clear@@Base+0x2464>  // b.none
  405528:	ldr	x0, [x22, #24]
  40552c:	mov	x1, x21
  405530:	bl	401b00 <strcmp@plt>
  405534:	cbz	w0, 405570 <clear@@Base+0x249c>
  405538:	mov	w0, #0x1                   	// #1
  40553c:	mov	w1, #0x28                  	// #40
  405540:	bl	4021d4 <setlocale@plt+0x514>
  405544:	mov	x22, x0
  405548:	mov	x0, x21
  40554c:	bl	40212c <setlocale@plt+0x46c>
  405550:	str	x0, [x22, #24]
  405554:	str	w20, [x22, #32]
  405558:	str	x19, [x22]
  40555c:	ldr	x8, [x19, #8]
  405560:	str	x8, [x22, #8]
  405564:	ldr	x8, [x19, #8]
  405568:	str	x22, [x8]
  40556c:	str	x22, [x19, #8]
  405570:	ldr	x8, [x22]
  405574:	str	x8, [x19, #16]
  405578:	ldp	x20, x19, [sp, #48]
  40557c:	ldp	x22, x21, [sp, #32]
  405580:	ldp	x24, x23, [sp, #16]
  405584:	ldp	x29, x30, [sp], #64
  405588:	ret
  40558c:	stp	x29, x30, [sp, #-32]!
  405590:	stp	x20, x19, [sp, #16]
  405594:	adrp	x19, 42f000 <PC+0x800>
  405598:	ldr	x0, [x19, #1824]
  40559c:	mov	x29, sp
  4055a0:	cbz	x0, 4055d0 <clear@@Base+0x24fc>
  4055a4:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  4055a8:	ldr	x8, [x8, #1208]
  4055ac:	cmp	x0, x8
  4055b0:	b.eq	4055d0 <clear@@Base+0x24fc>  // b.none
  4055b4:	adrp	x1, 42e000 <winch@@Base+0x199c0>
  4055b8:	add	x1, x1, #0xf00
  4055bc:	mov	w2, #0x1                   	// #1
  4055c0:	mov	w20, #0x1                   	// #1
  4055c4:	bl	40549c <clear@@Base+0x23c8>
  4055c8:	ldr	x8, [x19, #1824]
  4055cc:	str	w20, [x8, #32]
  4055d0:	ldp	x20, x19, [sp, #16]
  4055d4:	ldp	x29, x30, [sp], #32
  4055d8:	ret
  4055dc:	sub	sp, sp, #0x70
  4055e0:	stp	x29, x30, [sp, #16]
  4055e4:	stp	x28, x27, [sp, #32]
  4055e8:	stp	x26, x25, [sp, #48]
  4055ec:	stp	x24, x23, [sp, #64]
  4055f0:	stp	x22, x21, [sp, #80]
  4055f4:	stp	x20, x19, [sp, #96]
  4055f8:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4055fc:	ldr	w8, [x8, #3496]
  405600:	mov	w19, w0
  405604:	add	x29, sp, #0x10
  405608:	cbz	w8, 405660 <clear@@Base+0x258c>
  40560c:	adrp	x21, 42f000 <PC+0x800>
  405610:	ldr	w8, [x21, #1812]
  405614:	cbz	w8, 405678 <clear@@Base+0x25a4>
  405618:	and	w9, w19, #0xc0
  40561c:	cmp	w9, #0x80
  405620:	b.ne	405670 <clear@@Base+0x259c>  // b.any
  405624:	adrp	x9, 42f000 <PC+0x800>
  405628:	ldrsw	x10, [x9, #1844]
  40562c:	adrp	x11, 42f000 <PC+0x800>
  405630:	add	x11, x11, #0x72c
  405634:	add	w1, w10, #0x1
  405638:	cmp	w1, w8
  40563c:	str	w1, [x9, #1844]
  405640:	strb	w19, [x11, x10]
  405644:	b.lt	405de4 <clear@@Base+0x2d10>  // b.tstop
  405648:	adrp	x0, 42f000 <PC+0x800>
  40564c:	add	x0, x0, #0x72c
  405650:	bl	404c74 <clear@@Base+0x1ba0>
  405654:	cbz	w0, 40577c <clear@@Base+0x26a8>
  405658:	ldr	w20, [x21, #1812]
  40565c:	b	405694 <clear@@Base+0x25c0>
  405660:	adrp	x8, 42f000 <PC+0x800>
  405664:	strb	w19, [x8, #1836]
  405668:	mov	w20, #0x1                   	// #1
  40566c:	b	405698 <clear@@Base+0x25c4>
  405670:	str	wzr, [x21, #1812]
  405674:	bl	403094 <setlocale@plt+0x13d4>
  405678:	adrp	x8, 42f000 <PC+0x800>
  40567c:	mov	w20, #0x1                   	// #1
  405680:	adrp	x9, 42f000 <PC+0x800>
  405684:	str	w20, [x8, #1844]
  405688:	strb	w19, [x9, #1836]
  40568c:	tbnz	w19, #7, 40574c <clear@@Base+0x2678>
  405690:	str	w20, [x21, #1812]
  405694:	str	wzr, [x21, #1812]
  405698:	adrp	x21, 42f000 <PC+0x800>
  40569c:	ldrb	w8, [x21, #1808]
  4056a0:	cmp	w8, #0x1
  4056a4:	b.ne	4056b8 <clear@@Base+0x25e4>  // b.any
  4056a8:	adrp	x0, 42f000 <PC+0x800>
  4056ac:	add	x0, x0, #0x72c
  4056b0:	strb	wzr, [x21, #1808]
  4056b4:	b	405928 <clear@@Base+0x2854>
  4056b8:	bl	406e6c <clear@@Base+0x3d98>
  4056bc:	cmp	w20, #0x1
  4056c0:	b.ne	405920 <clear@@Base+0x284c>  // b.any
  4056c4:	cbz	w0, 405920 <clear@@Base+0x284c>
  4056c8:	adrp	x22, 42f000 <PC+0x800>
  4056cc:	ldr	x8, [x22, #1824]
  4056d0:	adrp	x9, 42d000 <winch@@Base+0x189c0>
  4056d4:	ldr	x9, [x9, #1160]
  4056d8:	mov	w10, #0x4                   	// #4
  4056dc:	cmp	x8, #0x0
  4056e0:	cset	w11, eq  // eq = none
  4056e4:	lsl	w12, w11, #1
  4056e8:	bfi	w10, w11, #1, #1
  4056ec:	cmp	x8, x9
  4056f0:	csel	w1, w10, w12, eq  // eq = none
  4056f4:	mov	w0, w19
  4056f8:	bl	40969c <clear@@Base+0x65c8>
  4056fc:	sub	w8, w0, #0x1
  405700:	mov	w19, w0
  405704:	cmp	w8, #0x13
  405708:	b.hi	405854 <clear@@Base+0x2780>  // b.pmore
  40570c:	adrp	x9, 415000 <winch@@Base+0x9c0>
  405710:	add	x9, x9, #0xd8a
  405714:	adr	x10, 405724 <clear@@Base+0x2650>
  405718:	ldrh	w11, [x9, x8, lsl #1]
  40571c:	add	x10, x10, x11, lsl #2
  405720:	br	x10
  405724:	adrp	x23, 42f000 <PC+0x800>
  405728:	cmp	w19, #0xf
  40572c:	adrp	x24, 42f000 <PC+0x800>
  405730:	adrp	x26, 42f000 <PC+0x800>
  405734:	adrp	x28, 42f000 <PC+0x800>
  405738:	b.eq	405868 <clear@@Base+0x2794>  // b.none
  40573c:	ldrb	w8, [x23, #1848]
  405740:	cbz	w8, 405868 <clear@@Base+0x2794>
  405744:	ldr	x1, [x24, #1864]
  405748:	b	405d28 <clear@@Base+0x2c54>
  40574c:	mvn	w8, w19
  405750:	tst	w8, #0xc0
  405754:	b.ne	405780 <clear@@Base+0x26ac>  // b.any
  405758:	and	w8, w19, #0xfe
  40575c:	cmp	w8, #0xfe
  405760:	b.eq	405780 <clear@@Base+0x26ac>  // b.none
  405764:	mov	w0, w19
  405768:	bl	404c00 <clear@@Base+0x1b2c>
  40576c:	mov	w8, w0
  405770:	mov	w0, wzr
  405774:	str	w8, [x21, #1812]
  405778:	b	405de8 <clear@@Base+0x2d14>
  40577c:	str	wzr, [x21, #1812]
  405780:	bl	403094 <setlocale@plt+0x13d4>
  405784:	mov	w0, #0x2                   	// #2
  405788:	b	405de8 <clear@@Base+0x2d14>
  40578c:	ldr	x23, [x22, #1824]
  405790:	adrp	x8, 42f000 <PC+0x800>
  405794:	strb	wzr, [x8, #1848]
  405798:	cbz	x23, 405de0 <clear@@Base+0x2d0c>
  40579c:	adrp	x9, 42d000 <winch@@Base+0x189c0>
  4057a0:	ldr	w8, [x9, #1264]
  4057a4:	tbz	w8, #31, 4057c0 <clear@@Base+0x26ec>
  4057a8:	adrp	x8, 42f000 <PC+0x800>
  4057ac:	ldr	w8, [x8, #1792]
  4057b0:	adrp	x10, 42e000 <winch@@Base+0x199c0>
  4057b4:	add	x10, x10, #0xf00
  4057b8:	sub	w8, w8, w10
  4057bc:	str	w8, [x9, #1264]
  4057c0:	ldr	x24, [x23, #16]
  4057c4:	adrp	x20, 42e000 <winch@@Base+0x199c0>
  4057c8:	sxtw	x21, w8
  4057cc:	add	x20, x20, #0xf00
  4057d0:	cmp	w19, #0xd
  4057d4:	cset	w8, eq  // eq = none
  4057d8:	ldr	x24, [x24, w8, uxtw #3]
  4057dc:	cmp	x24, x23
  4057e0:	b.eq	405de0 <clear@@Base+0x2d0c>  // b.none
  4057e4:	ldr	x22, [x24, #24]
  4057e8:	mov	x0, x20
  4057ec:	mov	x2, x21
  4057f0:	mov	x1, x22
  4057f4:	bl	4019e0 <strncmp@plt>
  4057f8:	cbnz	w0, 4057d0 <clear@@Base+0x26fc>
  4057fc:	adrp	x8, 415000 <winch@@Base+0x9c0>
  405800:	add	x8, x8, #0x6f9
  405804:	cmp	x22, #0x0
  405808:	adrp	x9, 42f000 <PC+0x800>
  40580c:	str	x24, [x23, #16]
  405810:	csel	x19, x8, x22, eq  // eq = none
  405814:	str	wzr, [x9, #1804]
  405818:	bl	406a58 <clear@@Base+0x3984>
  40581c:	bl	4030f0 <clear@@Base+0x1c>
  405820:	mov	x0, x20
  405824:	mov	x1, x19
  405828:	bl	401b50 <strcpy@plt>
  40582c:	ldrb	w8, [x20]
  405830:	adrp	x19, 42f000 <PC+0x800>
  405834:	str	x20, [x19, #1792]
  405838:	cbz	w8, 405de4 <clear@@Base+0x2d10>
  40583c:	bl	40669c <clear@@Base+0x35c8>
  405840:	ldr	x8, [x19, #1792]
  405844:	mov	w0, wzr
  405848:	ldrb	w8, [x8]
  40584c:	cbnz	w8, 40583c <clear@@Base+0x2768>
  405850:	b	405de8 <clear@@Base+0x2d14>
  405854:	cmp	w19, #0x65
  405858:	b.eq	405de4 <clear@@Base+0x2d10>  // b.none
  40585c:	adrp	x8, 42f000 <PC+0x800>
  405860:	strb	wzr, [x8, #1848]
  405864:	b	405920 <clear@@Base+0x284c>
  405868:	adrp	x27, 42f000 <PC+0x800>
  40586c:	ldr	x0, [x27, #1856]
  405870:	cbz	x0, 40587c <clear@@Base+0x27a8>
  405874:	bl	401b20 <free@plt>
  405878:	str	xzr, [x27, #1856]
  40587c:	bl	40a690 <clear@@Base+0x75bc>
  405880:	mov	x21, x0
  405884:	bl	401830 <strlen@plt>
  405888:	ldr	x25, [x26, #1792]
  40588c:	mov	x22, x0
  405890:	ldrb	w8, [x25]
  405894:	orr	w9, w8, #0x20
  405898:	cmp	w9, #0x20
  40589c:	b.eq	4058c0 <clear@@Base+0x27ec>  // b.none
  4058a0:	b	4058b0 <clear@@Base+0x27dc>
  4058a4:	bl	40669c <clear@@Base+0x35c8>
  4058a8:	ldr	x25, [x26, #1792]
  4058ac:	ldrb	w8, [x25]
  4058b0:	orr	w8, w8, #0x20
  4058b4:	and	w8, w8, #0xff
  4058b8:	cmp	w8, #0x20
  4058bc:	b.ne	4058a4 <clear@@Base+0x27d0>  // b.any
  4058c0:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4058c4:	add	x8, x8, #0xf00
  4058c8:	cmp	x25, x8
  4058cc:	b.eq	405d00 <clear@@Base+0x2c2c>  // b.none
  4058d0:	b.ls	4058f4 <clear@@Base+0x2820>  // b.plast
  4058d4:	adrp	x20, 42e000 <winch@@Base+0x199c0>
  4058d8:	add	x20, x20, #0xf00
  4058dc:	ldrb	w8, [x20]
  4058e0:	cmp	w8, #0x20
  4058e4:	b.ne	405b80 <clear@@Base+0x2aac>  // b.any
  4058e8:	add	x20, x20, #0x1
  4058ec:	cmp	x25, x20
  4058f0:	b.ne	4058dc <clear@@Base+0x2808>  // b.any
  4058f4:	mov	x20, x25
  4058f8:	b	405c50 <clear@@Base+0x2b7c>
  4058fc:	adrp	x8, 42f000 <PC+0x800>
  405900:	strb	wzr, [x8, #1848]
  405904:	bl	406c34 <clear@@Base+0x3b60>
  405908:	b	405918 <clear@@Base+0x2844>
  40590c:	adrp	x8, 42f000 <PC+0x800>
  405910:	strb	wzr, [x8, #1848]
  405914:	bl	406ccc <clear@@Base+0x3bf8>
  405918:	cmp	w0, #0x2
  40591c:	b.cc	405de8 <clear@@Base+0x2d14>  // b.lo, b.ul, b.last
  405920:	adrp	x0, 42f000 <PC+0x800>
  405924:	add	x0, x0, #0x72c
  405928:	mov	w1, w20
  40592c:	ldp	x20, x19, [sp, #96]
  405930:	ldp	x22, x21, [sp, #80]
  405934:	ldp	x24, x23, [sp, #64]
  405938:	ldp	x26, x25, [sp, #48]
  40593c:	ldp	x28, x27, [sp, #32]
  405940:	ldp	x29, x30, [sp, #16]
  405944:	add	sp, sp, #0x70
  405948:	b	405e08 <clear@@Base+0x2d34>
  40594c:	adrp	x8, 42f000 <PC+0x800>
  405950:	strb	wzr, [x8, #1848]
  405954:	bl	40669c <clear@@Base+0x35c8>
  405958:	b	405de4 <clear@@Base+0x2d10>
  40595c:	adrp	x8, 42f000 <PC+0x800>
  405960:	strb	wzr, [x8, #1848]
  405964:	bl	4068b8 <clear@@Base+0x37e4>
  405968:	b	405de4 <clear@@Base+0x2d10>
  40596c:	adrp	x19, 42f000 <PC+0x800>
  405970:	ldr	x8, [x19, #1792]
  405974:	adrp	x20, 42e000 <winch@@Base+0x199c0>
  405978:	add	x20, x20, #0xf00
  40597c:	adrp	x9, 42f000 <PC+0x800>
  405980:	cmp	x8, x20
  405984:	strb	wzr, [x9, #1848]
  405988:	b.ls	4059a8 <clear@@Base+0x28d4>  // b.plast
  40598c:	ldurb	w9, [x8, #-1]
  405990:	cmp	w9, #0x20
  405994:	b.ne	4059a8 <clear@@Base+0x28d4>  // b.any
  405998:	bl	4068b8 <clear@@Base+0x37e4>
  40599c:	ldr	x8, [x19, #1792]
  4059a0:	cmp	x8, x20
  4059a4:	b.hi	40598c <clear@@Base+0x28b8>  // b.pmore
  4059a8:	cmp	x8, x20
  4059ac:	b.ls	405de4 <clear@@Base+0x2d10>  // b.plast
  4059b0:	ldurb	w8, [x8, #-1]
  4059b4:	cmp	w8, #0x20
  4059b8:	b.eq	405de4 <clear@@Base+0x2d10>  // b.none
  4059bc:	bl	4068b8 <clear@@Base+0x37e4>
  4059c0:	ldr	x8, [x19, #1792]
  4059c4:	mov	w0, wzr
  4059c8:	cmp	x8, x20
  4059cc:	b.hi	4059b0 <clear@@Base+0x28dc>  // b.pmore
  4059d0:	b	405de8 <clear@@Base+0x2d14>
  4059d4:	adrp	x8, 42f000 <PC+0x800>
  4059d8:	adrp	x19, 42f000 <PC+0x800>
  4059dc:	strb	wzr, [x8, #1848]
  4059e0:	ldr	x8, [x19, #1792]
  4059e4:	ldrb	w8, [x8]
  4059e8:	cbz	w8, 405de4 <clear@@Base+0x2d10>
  4059ec:	cmp	w8, #0x20
  4059f0:	b.eq	4059fc <clear@@Base+0x2928>  // b.none
  4059f4:	bl	40669c <clear@@Base+0x35c8>
  4059f8:	b	4059e0 <clear@@Base+0x290c>
  4059fc:	bl	40669c <clear@@Base+0x35c8>
  405a00:	ldr	x8, [x19, #1792]
  405a04:	mov	w0, wzr
  405a08:	ldrb	w8, [x8]
  405a0c:	cmp	w8, #0x20
  405a10:	b.eq	4059fc <clear@@Base+0x2928>  // b.none
  405a14:	b	405de8 <clear@@Base+0x2d14>
  405a18:	adrp	x8, 42f000 <PC+0x800>
  405a1c:	mov	w0, wzr
  405a20:	strb	wzr, [x8, #1848]
  405a24:	b	405de8 <clear@@Base+0x2d14>
  405a28:	adrp	x8, 42f000 <PC+0x800>
  405a2c:	strb	wzr, [x8, #1848]
  405a30:	bl	406d28 <clear@@Base+0x3c54>
  405a34:	b	405de4 <clear@@Base+0x2d10>
  405a38:	adrp	x8, 42f000 <PC+0x800>
  405a3c:	adrp	x9, 42f000 <PC+0x800>
  405a40:	strb	wzr, [x8, #1848]
  405a44:	str	wzr, [x9, #1804]
  405a48:	bl	406a58 <clear@@Base+0x3984>
  405a4c:	adrp	x8, 42f000 <PC+0x800>
  405a50:	ldr	x0, [x8, #1792]
  405a54:	bl	4065b0 <clear@@Base+0x34dc>
  405a58:	b	405de4 <clear@@Base+0x2d10>
  405a5c:	adrp	x19, 42f000 <PC+0x800>
  405a60:	ldr	x8, [x19, #1792]
  405a64:	adrp	x9, 42f000 <PC+0x800>
  405a68:	strb	wzr, [x9, #1848]
  405a6c:	ldrb	w8, [x8]
  405a70:	cbz	w8, 405de4 <clear@@Base+0x2d10>
  405a74:	bl	40669c <clear@@Base+0x35c8>
  405a78:	ldr	x8, [x19, #1792]
  405a7c:	mov	w0, wzr
  405a80:	ldrb	w8, [x8]
  405a84:	cbnz	w8, 405a74 <clear@@Base+0x29a0>
  405a88:	b	405de8 <clear@@Base+0x2d14>
  405a8c:	adrp	x19, 42f000 <PC+0x800>
  405a90:	ldr	x8, [x19, #1792]
  405a94:	adrp	x20, 42e000 <winch@@Base+0x199c0>
  405a98:	add	x20, x20, #0xf00
  405a9c:	mov	w0, wzr
  405aa0:	adrp	x9, 42f000 <PC+0x800>
  405aa4:	cmp	x8, x20
  405aa8:	strb	wzr, [x9, #1848]
  405aac:	b.ls	405de8 <clear@@Base+0x2d14>  // b.plast
  405ab0:	ldurb	w8, [x8, #-1]
  405ab4:	cmp	w8, #0x20
  405ab8:	b.ne	405ae0 <clear@@Base+0x2a0c>  // b.any
  405abc:	bl	406c34 <clear@@Base+0x3b60>
  405ac0:	ldr	x8, [x19, #1792]
  405ac4:	cmp	x8, x20
  405ac8:	b.ls	405de4 <clear@@Base+0x2d10>  // b.plast
  405acc:	ldurb	w8, [x8, #-1]
  405ad0:	mov	w0, wzr
  405ad4:	cmp	w8, #0x20
  405ad8:	b.eq	405abc <clear@@Base+0x29e8>  // b.none
  405adc:	b	405de8 <clear@@Base+0x2d14>
  405ae0:	bl	406c34 <clear@@Base+0x3b60>
  405ae4:	ldr	x8, [x19, #1792]
  405ae8:	cmp	x8, x20
  405aec:	b.ls	405de4 <clear@@Base+0x2d10>  // b.plast
  405af0:	ldurb	w8, [x8, #-1]
  405af4:	mov	w0, wzr
  405af8:	cmp	w8, #0x20
  405afc:	b.ne	405ae0 <clear@@Base+0x2a0c>  // b.any
  405b00:	b	405de8 <clear@@Base+0x2d14>
  405b04:	adrp	x19, 42f000 <PC+0x800>
  405b08:	ldr	x8, [x19, #1792]
  405b0c:	adrp	x9, 42f000 <PC+0x800>
  405b10:	strb	wzr, [x9, #1848]
  405b14:	ldrb	w8, [x8]
  405b18:	cmp	w8, #0x20
  405b1c:	b.ne	405b3c <clear@@Base+0x2a68>  // b.any
  405b20:	bl	406d28 <clear@@Base+0x3c54>
  405b24:	ldr	x8, [x19, #1792]
  405b28:	mov	w0, wzr
  405b2c:	ldrb	w8, [x8]
  405b30:	cmp	w8, #0x20
  405b34:	b.eq	405b20 <clear@@Base+0x2a4c>  // b.none
  405b38:	b	405de8 <clear@@Base+0x2d14>
  405b3c:	orr	w8, w8, #0x20
  405b40:	and	w8, w8, #0xff
  405b44:	cmp	w8, #0x20
  405b48:	b.eq	405de4 <clear@@Base+0x2d10>  // b.none
  405b4c:	bl	406d28 <clear@@Base+0x3c54>
  405b50:	ldr	x8, [x19, #1792]
  405b54:	ldrb	w8, [x8]
  405b58:	b	405b3c <clear@@Base+0x2a68>
  405b5c:	mov	w8, #0x1                   	// #1
  405b60:	mov	w0, wzr
  405b64:	strb	w8, [x21, #1808]
  405b68:	b	405de8 <clear@@Base+0x2d14>
  405b6c:	adrp	x8, 42f000 <PC+0x800>
  405b70:	strb	wzr, [x8, #1848]
  405b74:	bl	406ccc <clear@@Base+0x3bf8>
  405b78:	mov	w0, #0x1                   	// #1
  405b7c:	b	405de8 <clear@@Base+0x2d14>
  405b80:	adrp	x9, 42d000 <winch@@Base+0x189c0>
  405b84:	ldrb	w9, [x9, #1116]
  405b88:	adrp	x10, 42d000 <winch@@Base+0x189c0>
  405b8c:	adrp	x24, 42e000 <winch@@Base+0x199c0>
  405b90:	mov	w8, wzr
  405b94:	stur	w9, [x29, #-4]
  405b98:	ldrb	w9, [x10, #1112]
  405b9c:	mov	w27, wzr
  405ba0:	sxtw	x23, w22
  405ba4:	add	x24, x24, #0xf00
  405ba8:	str	w9, [sp, #8]
  405bac:	mov	x9, #0xffffffff00000000    	// #-4294967296
  405bb0:	add	x9, x9, x22, lsl #32
  405bb4:	asr	x9, x9, #32
  405bb8:	str	x9, [sp]
  405bbc:	cbz	w8, 405bc8 <clear@@Base+0x2af4>
  405bc0:	mov	w8, wzr
  405bc4:	b	405c44 <clear@@Base+0x2b70>
  405bc8:	cmp	w22, #0x1
  405bcc:	b.lt	405bf0 <clear@@Base+0x2b1c>  // b.tstop
  405bd0:	add	x8, x24, x23
  405bd4:	cmp	x8, x25
  405bd8:	b.cs	405bf0 <clear@@Base+0x2b1c>  // b.hs, b.nlast
  405bdc:	mov	x0, x24
  405be0:	mov	x1, x21
  405be4:	mov	x2, x23
  405be8:	bl	4019e0 <strncmp@plt>
  405bec:	cbz	w0, 405c24 <clear@@Base+0x2b50>
  405bf0:	ldrb	w9, [x24]
  405bf4:	cbz	w27, 405c0c <clear@@Base+0x2b38>
  405bf8:	ldur	w10, [x29, #-4]
  405bfc:	mov	w8, wzr
  405c00:	cmp	w9, w10
  405c04:	csel	w27, wzr, w27, eq  // eq = none
  405c08:	b	405c44 <clear@@Base+0x2b70>
  405c0c:	ldr	w8, [sp, #8]
  405c10:	cmp	w9, w8
  405c14:	b.ne	405c34 <clear@@Base+0x2b60>  // b.any
  405c18:	mov	w8, wzr
  405c1c:	mov	w27, #0x1                   	// #1
  405c20:	b	405c44 <clear@@Base+0x2b70>
  405c24:	ldr	x8, [sp]
  405c28:	add	x24, x24, x8
  405c2c:	mov	w8, #0x1                   	// #1
  405c30:	b	405c44 <clear@@Base+0x2b70>
  405c34:	cmp	w9, #0x20
  405c38:	mov	w27, wzr
  405c3c:	mov	w8, wzr
  405c40:	csinc	x20, x20, x24, ne  // ne = any
  405c44:	add	x24, x24, #0x1
  405c48:	cmp	x24, x25
  405c4c:	b.cc	405bbc <clear@@Base+0x2ae8>  // b.lo, b.ul, b.last
  405c50:	adrp	x23, 42f000 <PC+0x800>
  405c54:	adrp	x24, 42f000 <PC+0x800>
  405c58:	adrp	x27, 42f000 <PC+0x800>
  405c5c:	cbz	x20, 405d00 <clear@@Base+0x2c2c>
  405c60:	adrp	x21, 42f000 <PC+0x800>
  405c64:	ldr	x0, [x21, #1896]
  405c68:	str	x20, [x28, #1888]
  405c6c:	cbz	x0, 405c78 <clear@@Base+0x2ba4>
  405c70:	bl	401b20 <free@plt>
  405c74:	ldr	x25, [x26, #1792]
  405c78:	sub	w8, w25, w20
  405c7c:	add	w0, w8, #0x1
  405c80:	mov	w1, #0x1                   	// #1
  405c84:	bl	4021d4 <setlocale@plt+0x514>
  405c88:	ldr	x8, [x26, #1792]
  405c8c:	mov	x1, x20
  405c90:	str	x0, [x21, #1896]
  405c94:	sub	x2, x8, x20
  405c98:	bl	401c20 <strncpy@plt>
  405c9c:	ldr	x8, [x26, #1792]
  405ca0:	adrp	x9, 42d000 <winch@@Base+0x189c0>
  405ca4:	ldrb	w22, [x8]
  405ca8:	strb	wzr, [x8]
  405cac:	ldrb	w8, [x20]
  405cb0:	ldrb	w9, [x9, #1112]
  405cb4:	cmp	w8, w9
  405cb8:	b.ne	405ce4 <clear@@Base+0x2c10>  // b.any
  405cbc:	add	x21, x20, #0x1
  405cc0:	mov	x0, x21
  405cc4:	bl	40a6bc <clear@@Base+0x75e8>
  405cc8:	cbz	x0, 405cec <clear@@Base+0x2c18>
  405ccc:	mov	x20, x0
  405cd0:	bl	40aab8 <clear@@Base+0x79e4>
  405cd4:	str	x0, [x27, #1856]
  405cd8:	mov	x0, x20
  405cdc:	bl	401b20 <free@plt>
  405ce0:	b	405cf8 <clear@@Base+0x2c24>
  405ce4:	mov	x0, x20
  405ce8:	b	405cf0 <clear@@Base+0x2c1c>
  405cec:	mov	x0, x21
  405cf0:	bl	40aab8 <clear@@Base+0x79e4>
  405cf4:	str	x0, [x27, #1856]
  405cf8:	ldr	x8, [x26, #1792]
  405cfc:	strb	w22, [x8]
  405d00:	ldr	x1, [x27, #1856]
  405d04:	cbz	x1, 405de0 <clear@@Base+0x2d0c>
  405d08:	cmp	w19, #0xf
  405d0c:	b.eq	405d34 <clear@@Base+0x2c60>  // b.none
  405d10:	adrp	x0, 42f000 <PC+0x800>
  405d14:	mov	w8, #0x1                   	// #1
  405d18:	add	x0, x0, #0x750
  405d1c:	strb	w8, [x23, #1848]
  405d20:	bl	409884 <clear@@Base+0x67b0>
  405d24:	mov	x1, xzr
  405d28:	mov	w0, w19
  405d2c:	bl	406d54 <clear@@Base+0x3c80>
  405d30:	mov	x1, x0
  405d34:	ldr	x8, [x26, #1792]
  405d38:	ldr	x9, [x28, #1888]
  405d3c:	str	x1, [x24, #1864]
  405d40:	cmp	x8, x9
  405d44:	b.ls	405d60 <clear@@Base+0x2c8c>  // b.plast
  405d48:	bl	406c34 <clear@@Base+0x3b60>
  405d4c:	ldr	x8, [x26, #1792]
  405d50:	ldr	x9, [x28, #1888]
  405d54:	cmp	x8, x9
  405d58:	b.hi	405d48 <clear@@Base+0x2c74>  // b.pmore
  405d5c:	ldr	x1, [x24, #1864]
  405d60:	cbz	x1, 405dc8 <clear@@Base+0x2cf4>
  405d64:	mov	x0, x1
  405d68:	bl	406d88 <clear@@Base+0x3cb4>
  405d6c:	cbnz	w0, 405ddc <clear@@Base+0x2d08>
  405d70:	ldr	x0, [x24, #1864]
  405d74:	bl	40b3b0 <clear@@Base+0x82dc>
  405d78:	cbz	w0, 405de8 <clear@@Base+0x2d14>
  405d7c:	ldr	x8, [x26, #1792]
  405d80:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  405d84:	add	x9, x9, #0xf00
  405d88:	cmp	x8, x9
  405d8c:	b.ls	405da8 <clear@@Base+0x2cd4>  // b.plast
  405d90:	adrp	x9, 42d000 <winch@@Base+0x189c0>
  405d94:	ldurb	w8, [x8, #-1]
  405d98:	ldrb	w9, [x9, #1116]
  405d9c:	cmp	w8, w9
  405da0:	b.ne	405da8 <clear@@Base+0x2cd4>  // b.any
  405da4:	bl	406c34 <clear@@Base+0x3b60>
  405da8:	adrp	x0, 415000 <winch@@Base+0x9c0>
  405dac:	add	x0, x0, #0xdd9
  405db0:	bl	40939c <clear@@Base+0x62c8>
  405db4:	adrp	x8, 416000 <winch@@Base+0x19c0>
  405db8:	add	x8, x8, #0x9c
  405dbc:	cmp	x0, #0x0
  405dc0:	csel	x0, x8, x0, eq  // eq = none
  405dc4:	b	405dd4 <clear@@Base+0x2d00>
  405dc8:	adrp	x8, 42f000 <PC+0x800>
  405dcc:	ldr	x0, [x8, #1896]
  405dd0:	strb	wzr, [x23, #1848]
  405dd4:	bl	406d88 <clear@@Base+0x3cb4>
  405dd8:	cbz	w0, 405de8 <clear@@Base+0x2d14>
  405ddc:	strb	wzr, [x23, #1848]
  405de0:	bl	403094 <setlocale@plt+0x13d4>
  405de4:	mov	w0, wzr
  405de8:	ldp	x20, x19, [sp, #96]
  405dec:	ldp	x22, x21, [sp, #80]
  405df0:	ldp	x24, x23, [sp, #64]
  405df4:	ldp	x26, x25, [sp, #48]
  405df8:	ldp	x28, x27, [sp, #32]
  405dfc:	ldp	x29, x30, [sp, #16]
  405e00:	add	sp, sp, #0x70
  405e04:	ret
  405e08:	stp	x29, x30, [sp, #-48]!
  405e0c:	str	x21, [sp, #16]
  405e10:	adrp	x21, 42e000 <winch@@Base+0x199c0>
  405e14:	add	x21, x21, #0xf00
  405e18:	stp	x20, x19, [sp, #32]
  405e1c:	mov	x19, x0
  405e20:	mov	x0, x21
  405e24:	mov	x29, sp
  405e28:	mov	w20, w1
  405e2c:	bl	401830 <strlen@plt>
  405e30:	add	x9, x0, w20, sxtw
  405e34:	cmp	x9, #0x7ff
  405e38:	b.cc	405e48 <clear@@Base+0x2d74>  // b.lo, b.ul, b.last
  405e3c:	bl	403094 <setlocale@plt+0x13d4>
  405e40:	mov	w0, #0x2                   	// #2
  405e44:	b	405eb8 <clear@@Base+0x2de4>
  405e48:	adrp	x9, 42f000 <PC+0x800>
  405e4c:	mov	x8, x0
  405e50:	ldr	x0, [x9, #1792]
  405e54:	add	x10, x21, x8
  405e58:	sxtw	x8, w20
  405e5c:	cmp	x10, x0
  405e60:	b.cc	405e7c <clear@@Base+0x2da8>  // b.lo, b.ul, b.last
  405e64:	ldrb	w11, [x10]
  405e68:	ldr	x0, [x9, #1792]
  405e6c:	strb	w11, [x10, x8]
  405e70:	sub	x10, x10, #0x1
  405e74:	cmp	x10, x0
  405e78:	b.cs	405e64 <clear@@Base+0x2d90>  // b.hs, b.nlast
  405e7c:	cmp	w20, #0x1
  405e80:	b.lt	405ea0 <clear@@Base+0x2dcc>  // b.tstop
  405e84:	ldrb	w10, [x19], #1
  405e88:	strb	w10, [x0], #1
  405e8c:	ldr	x10, [x9, #1792]
  405e90:	add	x11, x10, x8
  405e94:	cmp	x0, x11
  405e98:	b.cc	405e84 <clear@@Base+0x2db0>  // b.lo, b.ul, b.last
  405e9c:	mov	x0, x10
  405ea0:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  405ea4:	mov	w9, #0xffffffff            	// #-1
  405ea8:	str	w9, [x8, #1264]
  405eac:	bl	4065b0 <clear@@Base+0x34dc>
  405eb0:	bl	40669c <clear@@Base+0x35c8>
  405eb4:	mov	w0, wzr
  405eb8:	ldp	x20, x19, [sp, #32]
  405ebc:	ldr	x21, [sp, #16]
  405ec0:	ldp	x29, x30, [sp], #48
  405ec4:	ret
  405ec8:	sub	sp, sp, #0x30
  405ecc:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  405ed0:	add	x9, x9, #0xf00
  405ed4:	ldrb	w8, [x9]
  405ed8:	stp	x20, x19, [sp, #32]
  405edc:	mov	x19, x0
  405ee0:	mov	x20, xzr
  405ee4:	sub	w10, w8, #0x30
  405ee8:	cmp	w10, #0x9
  405eec:	stp	x29, x30, [sp, #16]
  405ef0:	add	x29, sp, #0x10
  405ef4:	str	x9, [sp, #8]
  405ef8:	b.hi	405f2c <clear@@Base+0x2e58>  // b.pmore
  405efc:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  405f00:	add	x9, x9, #0xf01
  405f04:	mov	w10, #0xa                   	// #10
  405f08:	mul	x11, x20, x10
  405f0c:	str	x9, [sp, #8]
  405f10:	add	x11, x11, w8, uxtb
  405f14:	ldrb	w8, [x9], #1
  405f18:	sub	x20, x11, #0x30
  405f1c:	sub	w12, w8, #0x30
  405f20:	cmp	w12, #0xa
  405f24:	b.cc	405f08 <clear@@Base+0x2e34>  // b.lo, b.ul, b.last
  405f28:	sub	x9, x9, #0x1
  405f2c:	str	xzr, [x19]
  405f30:	ldrb	w8, [x9], #1
  405f34:	cmp	w8, #0x2e
  405f38:	str	x9, [sp, #8]
  405f3c:	b.ne	405f54 <clear@@Base+0x2e80>  // b.any
  405f40:	add	x0, sp, #0x8
  405f44:	add	x2, sp, #0x4
  405f48:	mov	x1, xzr
  405f4c:	bl	4110b8 <clear@@Base+0xdfe4>
  405f50:	str	x0, [x19]
  405f54:	mov	x0, x20
  405f58:	ldp	x20, x19, [sp, #32]
  405f5c:	ldp	x29, x30, [sp, #16]
  405f60:	add	sp, sp, #0x30
  405f64:	ret
  405f68:	adrp	x0, 42e000 <winch@@Base+0x199c0>
  405f6c:	add	x0, x0, #0xf00
  405f70:	ret
  405f74:	adrp	x8, 42f000 <PC+0x800>
  405f78:	ldr	x8, [x8, #1824]
  405f7c:	cbz	x8, 405f90 <clear@@Base+0x2ebc>
  405f80:	ldr	x8, [x8, #16]
  405f84:	ldr	x8, [x8, #8]
  405f88:	ldr	x0, [x8, #24]
  405f8c:	ret
  405f90:	mov	x0, xzr
  405f94:	ret
  405f98:	adrp	x0, 406000 <clear@@Base+0x2f2c>
  405f9c:	add	x0, x0, #0x1e4
  405fa0:	mov	x1, xzr
  405fa4:	mov	w2, wzr
  405fa8:	mov	w3, wzr
  405fac:	b	405fb0 <clear@@Base+0x2edc>
  405fb0:	stp	x29, x30, [sp, #-96]!
  405fb4:	stp	x28, x27, [sp, #16]
  405fb8:	stp	x26, x25, [sp, #32]
  405fbc:	stp	x24, x23, [sp, #48]
  405fc0:	stp	x22, x21, [sp, #64]
  405fc4:	stp	x20, x19, [sp, #80]
  405fc8:	mov	x29, sp
  405fcc:	sub	sp, sp, #0x820
  405fd0:	mov	x20, x1
  405fd4:	mov	x19, x0
  405fd8:	stp	w3, w2, [x29, #-16]
  405fdc:	bl	4063ac <clear@@Base+0x32d8>
  405fe0:	cbz	x0, 4061b4 <clear@@Base+0x30e0>
  405fe4:	adrp	x1, 415000 <winch@@Base+0x9c0>
  405fe8:	add	x1, x1, #0x97a
  405fec:	mov	x22, x0
  405ff0:	bl	401990 <fopen@plt>
  405ff4:	mov	x21, x0
  405ff8:	mov	x0, x22
  405ffc:	bl	401b20 <free@plt>
  406000:	cbz	x21, 4061b4 <clear@@Base+0x30e0>
  406004:	add	x0, sp, #0x10
  406008:	mov	w1, #0x800                 	// #2048
  40600c:	mov	x2, x21
  406010:	bl	4018a0 <fgets_unlocked@plt>
  406014:	cbz	x0, 4061ac <clear@@Base+0x30d8>
  406018:	mov	x8, #0x6c2e                	// #27694
  40601c:	ldp	x9, x10, [sp, #16]
  406020:	mov	x11, #0x7473                	// #29811
  406024:	movk	x8, #0x7365, lsl #16
  406028:	movk	x11, #0x726f, lsl #16
  40602c:	ldur	x12, [sp, #27]
  406030:	mov	x13, #0x7972                	// #31090
  406034:	movk	x8, #0x2d73, lsl #32
  406038:	movk	x11, #0x2d79, lsl #32
  40603c:	movk	x13, #0x662d, lsl #16
  406040:	movk	x8, #0x6968, lsl #48
  406044:	movk	x11, #0x6966, lsl #48
  406048:	movk	x13, #0x6c69, lsl #32
  40604c:	movk	x13, #0x3a65, lsl #48
  406050:	eor	x8, x9, x8
  406054:	eor	x9, x10, x11
  406058:	eor	x10, x12, x13
  40605c:	orr	x8, x8, x9
  406060:	orr	x8, x8, x10
  406064:	cbnz	x8, 4061ac <clear@@Base+0x30d8>
  406068:	add	x0, sp, #0x10
  40606c:	mov	w1, #0x800                 	// #2048
  406070:	mov	x2, x21
  406074:	add	x22, sp, #0x10
  406078:	bl	4018a0 <fgets_unlocked@plt>
  40607c:	cbz	x0, 4061ac <clear@@Base+0x30d8>
  406080:	mov	x26, #0x732e                	// #29486
  406084:	movk	x26, #0x6165, lsl #16
  406088:	orr	x8, x22, #0x1
  40608c:	movk	x26, #0x6372, lsl #32
  406090:	mov	w27, #0x732e                	// #29486
  406094:	mov	w28, #0x6c65                	// #27749
  406098:	mov	w22, #0x6d2e                	// #27950
  40609c:	mov	x24, xzr
  4060a0:	mov	x23, xzr
  4060a4:	movk	x26, #0x68, lsl #48
  4060a8:	movk	w27, #0x6568, lsl #16
  4060ac:	movk	w28, #0x6c, lsl #16
  4060b0:	movk	w22, #0x7261, lsl #16
  4060b4:	mov	w25, #0x6b                  	// #107
  4060b8:	str	x8, [sp, #8]
  4060bc:	add	x8, sp, #0x10
  4060c0:	ldrb	w9, [x8]
  4060c4:	cbz	w9, 4060e4 <clear@@Base+0x3010>
  4060c8:	cmp	w9, #0xd
  4060cc:	b.eq	4060e0 <clear@@Base+0x300c>  // b.none
  4060d0:	cmp	w9, #0xa
  4060d4:	b.eq	4060e0 <clear@@Base+0x300c>  // b.none
  4060d8:	add	x8, x8, #0x1
  4060dc:	b	4060c0 <clear@@Base+0x2fec>
  4060e0:	strb	wzr, [x8]
  4060e4:	ldr	x8, [sp, #16]
  4060e8:	cmp	x8, x26
  4060ec:	b.eq	406150 <clear@@Base+0x307c>  // b.none
  4060f0:	ldr	w8, [sp, #16]
  4060f4:	ldur	w9, [sp, #19]
  4060f8:	eor	w8, w8, w27
  4060fc:	eor	w9, w9, w28
  406100:	orr	w8, w8, w9
  406104:	cbz	w8, 406160 <clear@@Base+0x308c>
  406108:	ldr	w8, [sp, #16]
  40610c:	ldrh	w9, [sp, #20]
  406110:	eor	w8, w8, w22
  406114:	eor	w9, w9, w25
  406118:	orr	w8, w8, w9
  40611c:	cbz	w8, 406170 <clear@@Base+0x309c>
  406120:	ldrb	w8, [sp, #16]
  406124:	cmp	w8, #0x6d
  406128:	b.eq	406178 <clear@@Base+0x30a4>  // b.none
  40612c:	cmp	w8, #0x22
  406130:	b.ne	406198 <clear@@Base+0x30c4>  // b.any
  406134:	cbz	x23, 406198 <clear@@Base+0x30c4>
  406138:	cbz	x24, 406188 <clear@@Base+0x30b4>
  40613c:	ldr	w8, [x24]
  406140:	subs	w8, w8, #0x1
  406144:	b.lt	406188 <clear@@Base+0x30b4>  // b.tstop
  406148:	str	w8, [x24]
  40614c:	b	406198 <clear@@Base+0x30c4>
  406150:	adrp	x23, 42d000 <winch@@Base+0x189c0>
  406154:	sub	x24, x29, #0xc
  406158:	add	x23, x23, #0x460
  40615c:	b	406198 <clear@@Base+0x30c4>
  406160:	adrp	x23, 42d000 <winch@@Base+0x189c0>
  406164:	sub	x24, x29, #0x10
  406168:	add	x23, x23, #0x4c0
  40616c:	b	406198 <clear@@Base+0x30c4>
  406170:	mov	x23, xzr
  406174:	b	406198 <clear@@Base+0x30c4>
  406178:	add	x2, sp, #0x10
  40617c:	mov	x0, x20
  406180:	mov	x1, xzr
  406184:	b	406194 <clear@@Base+0x30c0>
  406188:	ldr	x2, [sp, #8]
  40618c:	mov	x0, x20
  406190:	mov	x1, x23
  406194:	blr	x19
  406198:	add	x0, sp, #0x10
  40619c:	mov	w1, #0x800                 	// #2048
  4061a0:	mov	x2, x21
  4061a4:	bl	4018a0 <fgets_unlocked@plt>
  4061a8:	cbnz	x0, 4060bc <clear@@Base+0x2fe8>
  4061ac:	mov	x0, x21
  4061b0:	bl	401940 <fclose@plt>
  4061b4:	mov	x0, x20
  4061b8:	mov	x1, xzr
  4061bc:	mov	x2, xzr
  4061c0:	blr	x19
  4061c4:	add	sp, sp, #0x820
  4061c8:	ldp	x20, x19, [sp, #80]
  4061cc:	ldp	x22, x21, [sp, #64]
  4061d0:	ldp	x24, x23, [sp, #48]
  4061d4:	ldp	x26, x25, [sp, #32]
  4061d8:	ldp	x28, x27, [sp, #16]
  4061dc:	ldp	x29, x30, [sp], #96
  4061e0:	ret
  4061e4:	cbz	x1, 4061f8 <clear@@Base+0x3124>
  4061e8:	mov	x0, x1
  4061ec:	mov	x1, x2
  4061f0:	mov	w2, wzr
  4061f4:	b	40549c <clear@@Base+0x23c8>
  4061f8:	cbz	x2, 406204 <clear@@Base+0x3130>
  4061fc:	mov	x0, x2
  406200:	b	40f9ac <clear@@Base+0xc8d8>
  406204:	ret
  406208:	sub	sp, sp, #0xc0
  40620c:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  406210:	adrp	x9, 42d000 <winch@@Base+0x189c0>
  406214:	ldr	w8, [x8, #1152]
  406218:	ldr	w9, [x9, #1248]
  40621c:	adrp	x10, 431000 <PC+0x2800>
  406220:	ldr	w10, [x10, #2568]
  406224:	stp	x29, x30, [sp, #128]
  406228:	orr	w8, w9, w8
  40622c:	str	x23, [sp, #144]
  406230:	orr	w8, w8, w10
  406234:	stp	x22, x21, [sp, #160]
  406238:	stp	x20, x19, [sp, #176]
  40623c:	add	x29, sp, #0x80
  406240:	cbz	w8, 406394 <clear@@Base+0x32c0>
  406244:	bl	4063ac <clear@@Base+0x32d8>
  406248:	cbz	x0, 406394 <clear@@Base+0x32c0>
  40624c:	mov	x19, x0
  406250:	bl	401830 <strlen@plt>
  406254:	add	w1, w0, #0x1
  406258:	mov	w0, #0x1                   	// #1
  40625c:	bl	4021d4 <setlocale@plt+0x514>
  406260:	mov	x1, x19
  406264:	mov	x20, x0
  406268:	bl	401b50 <strcpy@plt>
  40626c:	bl	401830 <strlen@plt>
  406270:	add	x8, x0, x20
  406274:	ldurb	w9, [x8, #-1]
  406278:	mov	w10, #0x51                  	// #81
  40627c:	adrp	x1, 415000 <winch@@Base+0x9c0>
  406280:	add	x1, x1, #0x951
  406284:	cmp	w9, #0x51
  406288:	mov	w9, #0x5a                  	// #90
  40628c:	csel	w9, w9, w10, eq  // eq = none
  406290:	mov	x0, x20
  406294:	sturb	w9, [x8, #-1]
  406298:	bl	401990 <fopen@plt>
  40629c:	cbz	x0, 406384 <clear@@Base+0x32b0>
  4062a0:	mov	x21, x0
  4062a4:	bl	401920 <fileno@plt>
  4062a8:	mov	x1, sp
  4062ac:	bl	415530 <winch@@Base+0xef0>
  4062b0:	tbnz	w0, #31, 4062d4 <clear@@Base+0x3200>
  4062b4:	ldr	w8, [sp, #16]
  4062b8:	and	w8, w8, #0xf000
  4062bc:	cmp	w8, #0x8, lsl #12
  4062c0:	b.ne	4062d4 <clear@@Base+0x3200>  // b.any
  4062c4:	mov	x0, x21
  4062c8:	bl	401920 <fileno@plt>
  4062cc:	mov	w1, #0x180                 	// #384
  4062d0:	bl	401a50 <fchmod@plt>
  4062d4:	adrp	x0, 415000 <winch@@Base+0x9c0>
  4062d8:	add	x0, x0, #0xdb2
  4062dc:	bl	40939c <clear@@Base+0x62c8>
  4062e0:	cbz	x0, 4062f0 <clear@@Base+0x321c>
  4062e4:	bl	401960 <atoi@plt>
  4062e8:	cmp	w0, #0x0
  4062ec:	b.gt	4062f4 <clear@@Base+0x3220>
  4062f0:	mov	w0, #0x64                  	// #100
  4062f4:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  4062f8:	mvn	w22, w0
  4062fc:	add	x8, x8, #0x460
  406300:	ldr	x8, [x8]
  406304:	add	w22, w22, #0x1
  406308:	ldr	x9, [x8, #24]
  40630c:	cbnz	x9, 406300 <clear@@Base+0x322c>
  406310:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  406314:	mvn	w23, w0
  406318:	add	x8, x8, #0x4c0
  40631c:	ldr	x8, [x8]
  406320:	add	w23, w23, #0x1
  406324:	ldr	x9, [x8, #24]
  406328:	cbnz	x9, 40631c <clear@@Base+0x3248>
  40632c:	adrp	x1, 419000 <winch@@Base+0x49c0>
  406330:	adrp	x2, 415000 <winch@@Base+0x9c0>
  406334:	add	x1, x1, #0x61a
  406338:	add	x2, x2, #0xdbf
  40633c:	mov	x0, x21
  406340:	bl	401c80 <fprintf@plt>
  406344:	adrp	x0, 406000 <clear@@Base+0x2f2c>
  406348:	add	x0, x0, #0x47c
  40634c:	mov	x1, sp
  406350:	mov	w2, w22
  406354:	mov	w3, w23
  406358:	stp	xzr, x21, [sp]
  40635c:	bl	405fb0 <clear@@Base+0x2edc>
  406360:	adrp	x1, 415000 <winch@@Base+0x9c0>
  406364:	add	x1, x1, #0xdd3
  406368:	mov	x0, x21
  40636c:	bl	40f8cc <clear@@Base+0xc7f8>
  406370:	mov	x0, x21
  406374:	bl	401940 <fclose@plt>
  406378:	mov	x0, x20
  40637c:	mov	x1, x19
  406380:	bl	401b40 <rename@plt>
  406384:	mov	x0, x20
  406388:	bl	401b20 <free@plt>
  40638c:	mov	x0, x19
  406390:	bl	401b20 <free@plt>
  406394:	ldp	x20, x19, [sp, #176]
  406398:	ldp	x22, x21, [sp, #160]
  40639c:	ldr	x23, [sp, #144]
  4063a0:	ldp	x29, x30, [sp, #128]
  4063a4:	add	sp, sp, #0xc0
  4063a8:	ret
  4063ac:	stp	x29, x30, [sp, #-48]!
  4063b0:	adrp	x0, 415000 <winch@@Base+0x9c0>
  4063b4:	add	x0, x0, #0xdf8
  4063b8:	str	x21, [sp, #16]
  4063bc:	stp	x20, x19, [sp, #32]
  4063c0:	mov	x29, sp
  4063c4:	bl	40939c <clear@@Base+0x62c8>
  4063c8:	mov	x19, x0
  4063cc:	bl	409418 <clear@@Base+0x6344>
  4063d0:	cbz	w0, 406428 <clear@@Base+0x3354>
  4063d4:	adrp	x0, 415000 <winch@@Base+0x9c0>
  4063d8:	add	x0, x0, #0xe0f
  4063dc:	bl	40939c <clear@@Base+0x62c8>
  4063e0:	mov	x19, x0
  4063e4:	bl	409418 <clear@@Base+0x6344>
  4063e8:	cbnz	w0, 406464 <clear@@Base+0x3390>
  4063ec:	mov	x0, x19
  4063f0:	bl	401830 <strlen@plt>
  4063f4:	add	w21, w0, #0xa
  4063f8:	mov	w1, #0x1                   	// #1
  4063fc:	mov	w0, w21
  406400:	bl	4021d4 <setlocale@plt+0x514>
  406404:	adrp	x2, 415000 <winch@@Base+0x9c0>
  406408:	adrp	x4, 415000 <winch@@Base+0x9c0>
  40640c:	sxtw	x1, w21
  406410:	add	x2, x2, #0xe14
  406414:	add	x4, x4, #0xe1a
  406418:	mov	x3, x19
  40641c:	mov	x20, x0
  406420:	bl	401900 <snprintf@plt>
  406424:	b	406468 <clear@@Base+0x3394>
  406428:	adrp	x1, 415000 <winch@@Base+0x9c0>
  40642c:	add	x1, x1, #0x57e
  406430:	mov	x0, x19
  406434:	bl	401b00 <strcmp@plt>
  406438:	cbz	w0, 406464 <clear@@Base+0x3390>
  40643c:	adrp	x1, 415000 <winch@@Base+0x9c0>
  406440:	add	x1, x1, #0xe05
  406444:	mov	x0, x19
  406448:	bl	401b00 <strcmp@plt>
  40644c:	cbz	w0, 406464 <clear@@Base+0x3390>
  406450:	mov	x0, x19
  406454:	ldp	x20, x19, [sp, #32]
  406458:	ldr	x21, [sp, #16]
  40645c:	ldp	x29, x30, [sp], #48
  406460:	b	40212c <setlocale@plt+0x46c>
  406464:	mov	x20, xzr
  406468:	mov	x0, x20
  40646c:	ldp	x20, x19, [sp, #32]
  406470:	ldr	x21, [sp, #16]
  406474:	ldp	x29, x30, [sp], #48
  406478:	ret
  40647c:	stp	x29, x30, [sp, #-48]!
  406480:	str	x21, [sp, #16]
  406484:	stp	x20, x19, [sp, #32]
  406488:	mov	x20, x2
  40648c:	mov	x21, x1
  406490:	mov	x19, x0
  406494:	mov	x29, sp
  406498:	cbz	x1, 406504 <clear@@Base+0x3430>
  40649c:	ldr	x0, [x19]
  4064a0:	cmp	x0, x21
  4064a4:	b.eq	406504 <clear@@Base+0x3430>  // b.none
  4064a8:	cbz	x0, 4064b4 <clear@@Base+0x33e0>
  4064ac:	ldr	x1, [x19, #8]
  4064b0:	bl	406e04 <clear@@Base+0x3d30>
  4064b4:	ldr	x0, [x19, #8]
  4064b8:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  4064bc:	add	x8, x8, #0x460
  4064c0:	cmp	x21, x8
  4064c4:	str	x21, [x19]
  4064c8:	b.eq	4064f0 <clear@@Base+0x341c>  // b.none
  4064cc:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  4064d0:	add	x8, x8, #0x4c0
  4064d4:	cmp	x21, x8
  4064d8:	b.ne	406504 <clear@@Base+0x3430>  // b.any
  4064dc:	adrp	x1, 419000 <winch@@Base+0x49c0>
  4064e0:	adrp	x2, 415000 <winch@@Base+0x9c0>
  4064e4:	add	x1, x1, #0x61a
  4064e8:	add	x2, x2, #0xdf1
  4064ec:	b	406500 <clear@@Base+0x342c>
  4064f0:	adrp	x1, 419000 <winch@@Base+0x49c0>
  4064f4:	adrp	x2, 415000 <winch@@Base+0x9c0>
  4064f8:	add	x1, x1, #0x61a
  4064fc:	add	x2, x2, #0xde9
  406500:	bl	401c80 <fprintf@plt>
  406504:	cbz	x20, 40652c <clear@@Base+0x3458>
  406508:	cbz	x21, 4065a0 <clear@@Base+0x34cc>
  40650c:	ldr	x0, [x19, #8]
  406510:	mov	x2, x20
  406514:	ldp	x20, x19, [sp, #32]
  406518:	ldr	x21, [sp, #16]
  40651c:	adrp	x1, 415000 <winch@@Base+0x9c0>
  406520:	add	x1, x1, #0xe23
  406524:	ldp	x29, x30, [sp], #48
  406528:	b	401c80 <fprintf@plt>
  40652c:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  406530:	ldr	w8, [x8, #1152]
  406534:	cbz	w8, 406560 <clear@@Base+0x348c>
  406538:	ldr	x0, [x19, #8]
  40653c:	adrp	x1, 419000 <winch@@Base+0x49c0>
  406540:	adrp	x2, 415000 <winch@@Base+0x9c0>
  406544:	add	x1, x1, #0x61a
  406548:	add	x2, x2, #0xde9
  40654c:	bl	401c80 <fprintf@plt>
  406550:	ldr	x1, [x19, #8]
  406554:	adrp	x0, 42d000 <winch@@Base+0x189c0>
  406558:	add	x0, x0, #0x460
  40655c:	bl	406e04 <clear@@Base+0x3d30>
  406560:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  406564:	ldr	w8, [x8, #1248]
  406568:	cbz	w8, 4065a0 <clear@@Base+0x34cc>
  40656c:	ldr	x0, [x19, #8]
  406570:	adrp	x1, 419000 <winch@@Base+0x49c0>
  406574:	adrp	x2, 415000 <winch@@Base+0x9c0>
  406578:	add	x1, x1, #0x61a
  40657c:	add	x2, x2, #0xdf1
  406580:	bl	401c80 <fprintf@plt>
  406584:	ldr	x1, [x19, #8]
  406588:	ldp	x20, x19, [sp, #32]
  40658c:	ldr	x21, [sp, #16]
  406590:	adrp	x0, 42d000 <winch@@Base+0x189c0>
  406594:	add	x0, x0, #0x4c0
  406598:	ldp	x29, x30, [sp], #48
  40659c:	b	406e04 <clear@@Base+0x3d30>
  4065a0:	ldp	x20, x19, [sp, #32]
  4065a4:	ldr	x21, [sp, #16]
  4065a8:	ldp	x29, x30, [sp], #48
  4065ac:	ret
  4065b0:	sub	sp, sp, #0x40
  4065b4:	stp	x29, x30, [sp, #16]
  4065b8:	stp	x22, x21, [sp, #32]
  4065bc:	stp	x20, x19, [sp, #48]
  4065c0:	add	x29, sp, #0x10
  4065c4:	mov	x19, x0
  4065c8:	bl	4030f0 <clear@@Base+0x1c>
  4065cc:	adrp	x20, 42f000 <PC+0x800>
  4065d0:	ldr	x8, [x20, #1792]
  4065d4:	ldrb	w9, [x8]
  4065d8:	cbz	w9, 406680 <clear@@Base+0x35ac>
  4065dc:	adrp	x21, 42f000 <PC+0x800>
  4065e0:	adrp	x22, 433000 <PC+0x4800>
  4065e4:	add	x0, sp, #0x8
  4065e8:	add	x1, sp, #0x4
  4065ec:	mov	x2, xzr
  4065f0:	str	x8, [sp, #8]
  4065f4:	bl	406780 <clear@@Base+0x36ac>
  4065f8:	ldr	w8, [x21, #1800]
  4065fc:	ldr	w9, [sp, #4]
  406600:	ldr	w10, [x22, #340]
  406604:	add	w8, w9, w8
  406608:	cmp	w8, w10
  40660c:	b.ge	406668 <clear@@Base+0x3594>  // b.tcont
  406610:	ldr	x8, [sp, #8]
  406614:	str	x8, [x20, #1792]
  406618:	bl	4118d4 <clear@@Base+0xe800>
  40661c:	ldr	w9, [sp, #4]
  406620:	ldr	w10, [x21, #1800]
  406624:	ldr	x8, [x20, #1792]
  406628:	add	w9, w10, w9
  40662c:	str	w9, [x21, #1800]
  406630:	ldrb	w9, [x8]
  406634:	cbnz	w9, 4065e4 <clear@@Base+0x3510>
  406638:	b	406680 <clear@@Base+0x35ac>
  40663c:	add	x0, sp, #0x8
  406640:	add	x1, sp, #0x4
  406644:	mov	x2, xzr
  406648:	str	x8, [sp, #8]
  40664c:	bl	406780 <clear@@Base+0x36ac>
  406650:	ldr	w8, [sp, #4]
  406654:	cmp	w8, #0x0
  406658:	b.gt	40667c <clear@@Base+0x35a8>
  40665c:	ldr	x8, [sp, #8]
  406660:	str	x8, [x20, #1792]
  406664:	bl	4118d4 <clear@@Base+0xe800>
  406668:	ldr	x8, [x20, #1792]
  40666c:	ldrb	w9, [x8]
  406670:	cbnz	w9, 40663c <clear@@Base+0x3568>
  406674:	b	406680 <clear@@Base+0x35ac>
  406678:	bl	4068b8 <clear@@Base+0x37e4>
  40667c:	ldr	x8, [x20, #1792]
  406680:	cmp	x8, x19
  406684:	b.hi	406678 <clear@@Base+0x35a4>  // b.pmore
  406688:	ldp	x20, x19, [sp, #48]
  40668c:	ldp	x22, x21, [sp, #32]
  406690:	ldp	x29, x30, [sp, #16]
  406694:	add	sp, sp, #0x40
  406698:	ret
  40669c:	sub	sp, sp, #0x40
  4066a0:	stp	x20, x19, [sp, #48]
  4066a4:	adrp	x20, 42f000 <PC+0x800>
  4066a8:	ldr	x8, [x20, #1792]
  4066ac:	stp	x29, x30, [sp, #16]
  4066b0:	str	x21, [sp, #32]
  4066b4:	add	x29, sp, #0x10
  4066b8:	ldrb	w9, [x8]
  4066bc:	cbz	w9, 40676c <clear@@Base+0x3698>
  4066c0:	add	x0, x29, #0x18
  4066c4:	sub	x1, x29, #0x4
  4066c8:	mov	x2, xzr
  4066cc:	str	x8, [x29, #24]
  4066d0:	bl	406780 <clear@@Base+0x36ac>
  4066d4:	adrp	x21, 42f000 <PC+0x800>
  4066d8:	ldur	w8, [x29, #-4]
  4066dc:	ldr	w10, [x21, #1800]
  4066e0:	adrp	x9, 433000 <PC+0x4800>
  4066e4:	ldr	w9, [x9, #340]
  4066e8:	mov	x19, x0
  4066ec:	add	w8, w8, w10
  4066f0:	cmp	w8, w9
  4066f4:	b.ge	406710 <clear@@Base+0x363c>  // b.tcont
  4066f8:	sub	w9, w9, #0x1
  4066fc:	cmp	w8, w9
  406700:	b.ne	406714 <clear@@Base+0x3640>  // b.any
  406704:	ldr	x8, [x20, #1792]
  406708:	ldrb	w8, [x8, #1]
  40670c:	cbz	w8, 406714 <clear@@Base+0x3640>
  406710:	bl	406b34 <clear@@Base+0x3a60>
  406714:	ldr	x8, [x29, #24]
  406718:	ldur	w9, [x29, #-4]
  40671c:	ldr	w10, [x21, #1800]
  406720:	mov	x0, x19
  406724:	str	x8, [x20, #1792]
  406728:	add	w8, w10, w9
  40672c:	str	w8, [x21, #1800]
  406730:	bl	4118d4 <clear@@Base+0xe800>
  406734:	ldr	x8, [x20, #1792]
  406738:	ldrb	w8, [x8]
  40673c:	cbz	w8, 40676c <clear@@Base+0x3698>
  406740:	add	x0, x29, #0x18
  406744:	sub	x1, x29, #0x4
  406748:	mov	x2, xzr
  40674c:	bl	406780 <clear@@Base+0x36ac>
  406750:	ldur	w8, [x29, #-4]
  406754:	cmp	w8, #0x0
  406758:	b.gt	40676c <clear@@Base+0x3698>
  40675c:	bl	4118d4 <clear@@Base+0xe800>
  406760:	ldr	x8, [x29, #24]
  406764:	str	x8, [x20, #1792]
  406768:	b	406738 <clear@@Base+0x3664>
  40676c:	ldp	x20, x19, [sp, #48]
  406770:	ldr	x21, [sp, #32]
  406774:	ldp	x29, x30, [sp, #16]
  406778:	add	sp, sp, #0x40
  40677c:	ret
  406780:	stp	x29, x30, [sp, #-48]!
  406784:	stp	x22, x21, [sp, #16]
  406788:	stp	x20, x19, [sp, #32]
  40678c:	ldr	x21, [x0]
  406790:	mov	x20, x0
  406794:	mov	x29, sp
  406798:	mov	x19, x2
  40679c:	mov	x0, x21
  4067a0:	mov	x22, x1
  4067a4:	bl	401830 <strlen@plt>
  4067a8:	add	x2, x21, x0
  4067ac:	mov	w1, #0x1                   	// #1
  4067b0:	mov	x0, x20
  4067b4:	bl	404e98 <clear@@Base+0x1dc4>
  4067b8:	ldr	w8, [x20]
  4067bc:	mov	x1, x0
  4067c0:	mov	x0, x21
  4067c4:	mov	x3, x22
  4067c8:	sub	w2, w8, w21
  4067cc:	mov	x4, x19
  4067d0:	ldp	x20, x19, [sp, #32]
  4067d4:	ldp	x22, x21, [sp, #16]
  4067d8:	ldp	x29, x30, [sp], #48
  4067dc:	b	4067e0 <clear@@Base+0x370c>
  4067e0:	sub	sp, sp, #0x40
  4067e4:	stp	x22, x21, [sp, #32]
  4067e8:	stp	x20, x19, [sp, #48]
  4067ec:	mov	x19, x4
  4067f0:	mov	x20, x3
  4067f4:	mov	x22, x1
  4067f8:	cmp	w2, #0x1
  4067fc:	stp	x29, x30, [sp, #16]
  406800:	add	x29, sp, #0x10
  406804:	str	x0, [sp, #8]
  406808:	b.ne	406844 <clear@@Base+0x3770>  // b.any
  40680c:	sxtw	x0, w22
  406810:	bl	404930 <clear@@Base+0x185c>
  406814:	mov	x21, x0
  406818:	bl	401830 <strlen@plt>
  40681c:	cbz	x20, 406824 <clear@@Base+0x3750>
  406820:	str	w0, [x20]
  406824:	cbz	x19, 40682c <clear@@Base+0x3758>
  406828:	str	w0, [x19]
  40682c:	mov	x0, x21
  406830:	ldp	x20, x19, [sp, #48]
  406834:	ldp	x22, x21, [sp, #32]
  406838:	ldp	x29, x30, [sp, #16]
  40683c:	add	sp, sp, #0x40
  406840:	ret
  406844:	mov	x0, x22
  406848:	bl	4049ec <clear@@Base+0x1918>
  40684c:	mov	x21, x0
  406850:	mov	x0, x22
  406854:	bl	404f5c <clear@@Base+0x1e88>
  406858:	cbz	w0, 406868 <clear@@Base+0x3794>
  40685c:	mov	w0, wzr
  406860:	cbnz	x20, 406820 <clear@@Base+0x374c>
  406864:	b	406824 <clear@@Base+0x3750>
  406868:	mov	x0, x22
  40686c:	bl	4048b4 <clear@@Base+0x17e0>
  406870:	cbz	w0, 40687c <clear@@Base+0x37a8>
  406874:	mov	x0, x21
  406878:	b	406818 <clear@@Base+0x3744>
  40687c:	adrp	x2, 42e000 <winch@@Base+0x199c0>
  406880:	add	x2, x2, #0xf00
  406884:	add	x0, sp, #0x8
  406888:	mov	w1, #0xffffffff            	// #-1
  40688c:	bl	404e98 <clear@@Base+0x1dc4>
  406890:	mov	x1, x22
  406894:	bl	405048 <clear@@Base+0x1f74>
  406898:	cbnz	w0, 40685c <clear@@Base+0x3788>
  40689c:	mov	x0, x22
  4068a0:	bl	40503c <clear@@Base+0x1f68>
  4068a4:	cmp	w0, #0x0
  4068a8:	mov	w8, #0x1                   	// #1
  4068ac:	cinc	w0, w8, ne  // ne = any
  4068b0:	cbnz	x20, 406820 <clear@@Base+0x374c>
  4068b4:	b	406824 <clear@@Base+0x3750>
  4068b8:	sub	sp, sp, #0x70
  4068bc:	stp	x20, x19, [sp, #96]
  4068c0:	adrp	x20, 42f000 <PC+0x800>
  4068c4:	stp	x22, x21, [sp, #80]
  4068c8:	ldr	x22, [x20, #1792]
  4068cc:	adrp	x19, 42e000 <winch@@Base+0x199c0>
  4068d0:	add	x19, x19, #0xf00
  4068d4:	stp	x29, x30, [sp, #32]
  4068d8:	cmp	x22, x19
  4068dc:	stp	x26, x25, [sp, #48]
  4068e0:	stp	x24, x23, [sp, #64]
  4068e4:	add	x29, sp, #0x20
  4068e8:	str	xzr, [sp]
  4068ec:	b.ls	406a3c <clear@@Base+0x3968>  // b.plast
  4068f0:	str	x22, [sp, #8]
  4068f4:	add	x0, sp, #0x8
  4068f8:	mov	w1, #0xffffffff            	// #-1
  4068fc:	mov	x2, x19
  406900:	bl	404e98 <clear@@Base+0x1dc4>
  406904:	mov	x1, x0
  406908:	ldr	x0, [sp, #8]
  40690c:	add	x3, sp, #0x4
  406910:	mov	x4, sp
  406914:	sub	w2, w22, w0
  406918:	bl	4067e0 <clear@@Base+0x370c>
  40691c:	ldr	w8, [sp, #4]
  406920:	ldr	x22, [sp, #8]
  406924:	cmp	w8, #0x0
  406928:	b.gt	406934 <clear@@Base+0x3860>
  40692c:	cmp	x22, x19
  406930:	b.hi	4068f4 <clear@@Base+0x3820>  // b.pmore
  406934:	adrp	x23, 42f000 <PC+0x800>
  406938:	adrp	x21, 42f000 <PC+0x800>
  40693c:	ldr	w10, [x23, #1816]
  406940:	ldr	w9, [x21, #1800]
  406944:	add	w11, w8, w10
  406948:	cmp	w9, w11
  40694c:	b.ge	406a08 <clear@@Base+0x3934>  // b.tcont
  406950:	adrp	x22, 42f000 <PC+0x800>
  406954:	ldrsw	x8, [x22, #1804]
  406958:	add	x24, x19, x8
  40695c:	cmp	w8, #0x1
  406960:	stur	x24, [x29, #-8]
  406964:	b.lt	4069dc <clear@@Base+0x3908>  // b.tstop
  406968:	adrp	x25, 433000 <PC+0x4800>
  40696c:	ldr	w8, [x25, #340]
  406970:	sub	w8, w8, w10
  406974:	cmp	w8, #0x2
  406978:	b.lt	4069dc <clear@@Base+0x3908>  // b.tstop
  40697c:	mov	w26, wzr
  406980:	sub	x0, x29, #0x8
  406984:	mov	w1, #0xffffffff            	// #-1
  406988:	mov	x2, x19
  40698c:	bl	404e98 <clear@@Base+0x1dc4>
  406990:	mov	x1, x0
  406994:	ldur	x0, [x29, #-8]
  406998:	sub	x3, x29, #0xc
  40699c:	mov	x4, xzr
  4069a0:	sub	w2, w24, w0
  4069a4:	bl	4067e0 <clear@@Base+0x370c>
  4069a8:	ldr	w8, [x25, #340]
  4069ac:	ldr	w9, [x23, #1816]
  4069b0:	ldur	x24, [x29, #-8]
  4069b4:	sub	w8, w8, w9
  4069b8:	cmp	w8, #0x0
  4069bc:	cinc	w8, w8, lt  // lt = tstop
  4069c0:	cmp	x24, x19
  4069c4:	b.ls	4069dc <clear@@Base+0x3908>  // b.plast
  4069c8:	ldur	w9, [x29, #-12]
  4069cc:	asr	w8, w8, #1
  4069d0:	add	w26, w9, w26
  4069d4:	cmp	w26, w8
  4069d8:	b.lt	406980 <clear@@Base+0x38ac>  // b.tstop
  4069dc:	ldr	x19, [x20, #1792]
  4069e0:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4069e4:	add	x8, x8, #0xf00
  4069e8:	sub	w8, w24, w8
  4069ec:	str	w8, [x22, #1804]
  4069f0:	bl	406a58 <clear@@Base+0x3984>
  4069f4:	mov	x0, x19
  4069f8:	bl	4065b0 <clear@@Base+0x34dc>
  4069fc:	ldr	x22, [sp, #8]
  406a00:	ldr	w8, [sp, #4]
  406a04:	ldr	w9, [x21, #1800]
  406a08:	ldr	w10, [sp]
  406a0c:	sub	w8, w9, w8
  406a10:	str	w8, [x21, #1800]
  406a14:	str	x22, [x20, #1792]
  406a18:	subs	w8, w10, #0x1
  406a1c:	str	w8, [sp]
  406a20:	b.lt	406a3c <clear@@Base+0x3968>  // b.tstop
  406a24:	bl	403404 <clear@@Base+0x330>
  406a28:	ldr	w8, [sp]
  406a2c:	sub	w9, w8, #0x1
  406a30:	cmp	w8, #0x0
  406a34:	str	w9, [sp]
  406a38:	b.gt	406a24 <clear@@Base+0x3950>
  406a3c:	ldp	x20, x19, [sp, #96]
  406a40:	ldp	x22, x21, [sp, #80]
  406a44:	ldp	x24, x23, [sp, #64]
  406a48:	ldp	x26, x25, [sp, #48]
  406a4c:	ldp	x29, x30, [sp, #32]
  406a50:	add	sp, sp, #0x70
  406a54:	ret
  406a58:	stp	x29, x30, [sp, #-64]!
  406a5c:	stp	x22, x21, [sp, #32]
  406a60:	adrp	x21, 42f000 <PC+0x800>
  406a64:	adrp	x22, 42f000 <PC+0x800>
  406a68:	ldr	w8, [x21, #1800]
  406a6c:	ldr	w9, [x22, #1816]
  406a70:	str	x23, [sp, #16]
  406a74:	stp	x20, x19, [sp, #48]
  406a78:	mov	x29, sp
  406a7c:	cmp	w8, w9
  406a80:	b.le	406b04 <clear@@Base+0x3a30>
  406a84:	adrp	x19, 42f000 <PC+0x800>
  406a88:	adrp	x20, 42e000 <winch@@Base+0x199c0>
  406a8c:	add	x19, x19, #0x700
  406a90:	add	x20, x20, #0xf00
  406a94:	ldr	w23, [x19]
  406a98:	mov	w1, #0xffffffff            	// #-1
  406a9c:	mov	x0, x19
  406aa0:	mov	x2, x20
  406aa4:	bl	404e98 <clear@@Base+0x1dc4>
  406aa8:	mov	x1, x0
  406aac:	ldr	x0, [x19]
  406ab0:	add	x3, x29, #0x1c
  406ab4:	add	x4, x29, #0x18
  406ab8:	sub	w2, w23, w0
  406abc:	bl	4067e0 <clear@@Base+0x370c>
  406ac0:	ldr	w8, [x29, #24]
  406ac4:	subs	w8, w8, #0x1
  406ac8:	str	w8, [x29, #24]
  406acc:	b.lt	406ae8 <clear@@Base+0x3a14>  // b.tstop
  406ad0:	bl	403404 <clear@@Base+0x330>
  406ad4:	ldr	w8, [x29, #24]
  406ad8:	sub	w9, w8, #0x1
  406adc:	cmp	w8, #0x0
  406ae0:	str	w9, [x29, #24]
  406ae4:	b.gt	406ad0 <clear@@Base+0x39fc>
  406ae8:	ldr	w8, [x29, #28]
  406aec:	ldr	w9, [x21, #1800]
  406af0:	ldr	w10, [x22, #1816]
  406af4:	sub	w8, w9, w8
  406af8:	cmp	w8, w10
  406afc:	str	w8, [x21, #1800]
  406b00:	b.gt	406a94 <clear@@Base+0x39c0>
  406b04:	adrp	x8, 42f000 <PC+0x800>
  406b08:	ldrsw	x8, [x8, #1804]
  406b0c:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  406b10:	ldp	x20, x19, [sp, #48]
  406b14:	ldp	x22, x21, [sp, #32]
  406b18:	ldr	x23, [sp, #16]
  406b1c:	add	x9, x9, #0xf00
  406b20:	add	x8, x9, x8
  406b24:	adrp	x9, 42f000 <PC+0x800>
  406b28:	str	x8, [x9, #1792]
  406b2c:	ldp	x29, x30, [sp], #64
  406b30:	ret
  406b34:	sub	sp, sp, #0x50
  406b38:	stp	x22, x21, [sp, #48]
  406b3c:	stp	x20, x19, [sp, #64]
  406b40:	adrp	x19, 433000 <PC+0x4800>
  406b44:	adrp	x21, 42f000 <PC+0x800>
  406b48:	adrp	x20, 42f000 <PC+0x800>
  406b4c:	ldr	w9, [x19, #340]
  406b50:	ldr	w10, [x21, #1816]
  406b54:	ldrsw	x8, [x20, #1804]
  406b58:	adrp	x11, 42e000 <winch@@Base+0x199c0>
  406b5c:	add	x11, x11, #0xf00
  406b60:	sub	w9, w9, w10
  406b64:	stp	x29, x30, [sp, #32]
  406b68:	add	x29, sp, #0x20
  406b6c:	add	x8, x11, x8
  406b70:	cmp	w9, #0x2
  406b74:	stur	x8, [x29, #-8]
  406b78:	b.lt	406bec <clear@@Base+0x3b18>  // b.tstop
  406b7c:	mov	w22, wzr
  406b80:	ldrb	w9, [x8]
  406b84:	cbz	w9, 406bec <clear@@Base+0x3b18>
  406b88:	sub	x0, x29, #0x8
  406b8c:	add	x1, sp, #0x8
  406b90:	mov	x2, xzr
  406b94:	bl	406780 <clear@@Base+0x36ac>
  406b98:	ldr	w8, [sp, #8]
  406b9c:	ldr	w9, [x19, #340]
  406ba0:	ldr	w10, [x21, #1816]
  406ba4:	add	w22, w8, w22
  406ba8:	ldur	x8, [x29, #-8]
  406bac:	sub	w9, w9, w10
  406bb0:	cmp	w9, #0x0
  406bb4:	cinc	w9, w9, lt  // lt = tstop
  406bb8:	cmp	w22, w9, asr #1
  406bbc:	b.lt	406b80 <clear@@Base+0x3aac>  // b.tstop
  406bc0:	b	406bec <clear@@Base+0x3b18>
  406bc4:	add	x0, sp, #0x8
  406bc8:	sub	x1, x29, #0xc
  406bcc:	mov	x2, xzr
  406bd0:	str	x8, [sp, #8]
  406bd4:	bl	406780 <clear@@Base+0x36ac>
  406bd8:	ldur	w8, [x29, #-12]
  406bdc:	cmp	w8, #0x0
  406be0:	b.gt	406bf8 <clear@@Base+0x3b24>
  406be4:	ldr	x8, [sp, #8]
  406be8:	stur	x8, [x29, #-8]
  406bec:	ldrb	w9, [x8]
  406bf0:	cbnz	w9, 406bc4 <clear@@Base+0x3af0>
  406bf4:	b	406bfc <clear@@Base+0x3b28>
  406bf8:	ldur	x8, [x29, #-8]
  406bfc:	adrp	x9, 42f000 <PC+0x800>
  406c00:	ldr	x19, [x9, #1792]
  406c04:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  406c08:	add	x9, x9, #0xf00
  406c0c:	sub	w8, w8, w9
  406c10:	str	w8, [x20, #1804]
  406c14:	bl	406a58 <clear@@Base+0x3984>
  406c18:	mov	x0, x19
  406c1c:	bl	4065b0 <clear@@Base+0x34dc>
  406c20:	ldp	x20, x19, [sp, #64]
  406c24:	ldp	x22, x21, [sp, #48]
  406c28:	ldp	x29, x30, [sp, #32]
  406c2c:	add	sp, sp, #0x50
  406c30:	ret
  406c34:	stp	x29, x30, [sp, #-48]!
  406c38:	stp	x20, x19, [sp, #32]
  406c3c:	adrp	x20, 42f000 <PC+0x800>
  406c40:	str	x21, [sp, #16]
  406c44:	ldr	x21, [x20, #1792]
  406c48:	adrp	x19, 42e000 <winch@@Base+0x199c0>
  406c4c:	add	x19, x19, #0xf00
  406c50:	mov	x29, sp
  406c54:	cmp	x21, x19
  406c58:	b.eq	406cb8 <clear@@Base+0x3be4>  // b.none
  406c5c:	bl	4068b8 <clear@@Base+0x37e4>
  406c60:	ldr	x8, [x20, #1792]
  406c64:	sub	w9, w21, w8
  406c68:	sxtw	x9, w9
  406c6c:	ldrb	w10, [x8, x9]
  406c70:	strb	w10, [x8], #1
  406c74:	cbnz	w10, 406c6c <clear@@Base+0x3b98>
  406c78:	ldr	x0, [x20, #1792]
  406c7c:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  406c80:	mov	w9, #0xffffffff            	// #-1
  406c84:	str	w9, [x8, #1264]
  406c88:	bl	4065b0 <clear@@Base+0x34dc>
  406c8c:	ldr	x8, [x20, #1792]
  406c90:	adrp	x9, 42f000 <PC+0x800>
  406c94:	ldrb	w10, [x19]
  406c98:	ldrb	w9, [x9, #1832]
  406c9c:	cmp	x8, x19
  406ca0:	cset	w8, eq  // eq = none
  406ca4:	cmp	w10, #0x0
  406ca8:	and	w8, w9, w8
  406cac:	cset	w9, eq  // eq = none
  406cb0:	and	w0, w8, w9
  406cb4:	b	406cbc <clear@@Base+0x3be8>
  406cb8:	mov	w0, #0x1                   	// #1
  406cbc:	ldp	x20, x19, [sp, #32]
  406cc0:	ldr	x21, [sp, #16]
  406cc4:	ldp	x29, x30, [sp], #48
  406cc8:	ret
  406ccc:	stp	x29, x30, [sp, #-16]!
  406cd0:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  406cd4:	ldrb	w8, [x8, #3840]
  406cd8:	mov	x29, sp
  406cdc:	cbz	w8, 406d1c <clear@@Base+0x3c48>
  406ce0:	adrp	x8, 42f000 <PC+0x800>
  406ce4:	str	wzr, [x8, #1804]
  406ce8:	bl	406a58 <clear@@Base+0x3984>
  406cec:	adrp	x8, 42f000 <PC+0x800>
  406cf0:	ldr	x9, [x8, #1792]
  406cf4:	strb	wzr, [x9]
  406cf8:	ldr	x0, [x8, #1792]
  406cfc:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  406d00:	mov	w9, #0xffffffff            	// #-1
  406d04:	str	w9, [x8, #1264]
  406d08:	bl	4065b0 <clear@@Base+0x34dc>
  406d0c:	adrp	x8, 42f000 <PC+0x800>
  406d10:	ldr	w8, [x8, #1832]
  406d14:	and	w0, w8, #0x1
  406d18:	b	406d20 <clear@@Base+0x3c4c>
  406d1c:	mov	w0, #0x1                   	// #1
  406d20:	ldp	x29, x30, [sp], #16
  406d24:	ret
  406d28:	stp	x29, x30, [sp, #-16]!
  406d2c:	adrp	x8, 42f000 <PC+0x800>
  406d30:	ldr	x8, [x8, #1792]
  406d34:	mov	x29, sp
  406d38:	ldrb	w8, [x8]
  406d3c:	cbz	w8, 406d4c <clear@@Base+0x3c78>
  406d40:	bl	40669c <clear@@Base+0x35c8>
  406d44:	ldp	x29, x30, [sp], #16
  406d48:	b	406c34 <clear@@Base+0x3b60>
  406d4c:	ldp	x29, x30, [sp], #16
  406d50:	ret
  406d54:	cmp	w0, #0x12
  406d58:	b.eq	406d70 <clear@@Base+0x3c9c>  // b.none
  406d5c:	cmp	w0, #0x11
  406d60:	b.ne	406d7c <clear@@Base+0x3ca8>  // b.any
  406d64:	adrp	x0, 42f000 <PC+0x800>
  406d68:	add	x0, x0, #0x750
  406d6c:	b	4099b0 <clear@@Base+0x68dc>
  406d70:	adrp	x0, 42f000 <PC+0x800>
  406d74:	add	x0, x0, #0x750
  406d78:	b	409a10 <clear@@Base+0x693c>
  406d7c:	adrp	x0, 415000 <winch@@Base+0x9c0>
  406d80:	add	x0, x0, #0xde7
  406d84:	ret
  406d88:	sub	sp, sp, #0x30
  406d8c:	stp	x29, x30, [sp, #16]
  406d90:	stp	x20, x19, [sp, #32]
  406d94:	add	x29, sp, #0x10
  406d98:	mov	x19, x0
  406d9c:	bl	401830 <strlen@plt>
  406da0:	str	x19, [sp, #8]
  406da4:	ldrb	w8, [x19]
  406da8:	cbz	w8, 406de0 <clear@@Base+0x3d0c>
  406dac:	add	x20, x19, x0
  406db0:	add	x0, sp, #0x8
  406db4:	mov	w1, #0x1                   	// #1
  406db8:	mov	x2, x20
  406dbc:	bl	404e98 <clear@@Base+0x1dc4>
  406dc0:	ldr	w8, [sp, #8]
  406dc4:	mov	x0, x19
  406dc8:	sub	w1, w8, w19
  406dcc:	bl	405e08 <clear@@Base+0x2d34>
  406dd0:	cbnz	w0, 406de8 <clear@@Base+0x3d14>
  406dd4:	ldr	x19, [sp, #8]
  406dd8:	ldrb	w8, [x19]
  406ddc:	cbnz	w8, 406db0 <clear@@Base+0x3cdc>
  406de0:	mov	w19, wzr
  406de4:	b	406df0 <clear@@Base+0x3d1c>
  406de8:	mov	w19, w0
  406dec:	bl	403094 <setlocale@plt+0x13d4>
  406df0:	mov	w0, w19
  406df4:	ldp	x20, x19, [sp, #32]
  406df8:	ldp	x29, x30, [sp, #16]
  406dfc:	add	sp, sp, #0x30
  406e00:	ret
  406e04:	stp	x29, x30, [sp, #-48]!
  406e08:	stp	x22, x21, [sp, #16]
  406e0c:	stp	x20, x19, [sp, #32]
  406e10:	ldr	x21, [x0]
  406e14:	mov	x29, sp
  406e18:	ldr	x2, [x21, #24]
  406e1c:	add	x22, x21, #0x20
  406e20:	cbz	x2, 406e58 <clear@@Base+0x3d84>
  406e24:	adrp	x20, 415000 <winch@@Base+0x9c0>
  406e28:	mov	x19, x1
  406e2c:	add	x20, x20, #0xe23
  406e30:	ldr	w8, [x21, #32]
  406e34:	cbz	w8, 406e48 <clear@@Base+0x3d74>
  406e38:	mov	x0, x19
  406e3c:	mov	x1, x20
  406e40:	bl	401c80 <fprintf@plt>
  406e44:	str	wzr, [x22]
  406e48:	ldr	x21, [x21]
  406e4c:	ldr	x2, [x21, #24]
  406e50:	add	x22, x21, #0x20
  406e54:	cbnz	x2, 406e30 <clear@@Base+0x3d5c>
  406e58:	str	wzr, [x22]
  406e5c:	ldp	x20, x19, [sp, #32]
  406e60:	ldp	x22, x21, [sp, #16]
  406e64:	ldp	x29, x30, [sp], #48
  406e68:	ret
  406e6c:	adrp	x8, 42f000 <PC+0x800>
  406e70:	ldr	w8, [x8, #1904]
  406e74:	cmp	w8, #0x0
  406e78:	cset	w9, ne  // ne = any
  406e7c:	cmp	w8, #0x16
  406e80:	cset	w8, ne  // ne = any
  406e84:	and	w0, w9, w8
  406e88:	ret
  406e8c:	sub	sp, sp, #0x20
  406e90:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  406e94:	adrp	x0, 415000 <winch@@Base+0x9c0>
  406e98:	add	x8, x8, #0x7e8
  406e9c:	add	x0, x0, #0xf0c
  406ea0:	add	x1, sp, #0x8
  406ea4:	stp	x29, x30, [sp, #16]
  406ea8:	add	x29, sp, #0x10
  406eac:	str	x8, [sp, #8]
  406eb0:	bl	411b3c <error@@Base>
  406eb4:	ldp	x29, x30, [sp, #16]
  406eb8:	add	sp, sp, #0x20
  406ebc:	ret
  406ec0:	sub	sp, sp, #0xc0
  406ec4:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  406ec8:	stp	x20, x19, [sp, #176]
  406ecc:	ldr	x20, [x8, #2112]
  406ed0:	stp	x29, x30, [sp, #128]
  406ed4:	str	x23, [sp, #144]
  406ed8:	stp	x22, x21, [sp, #160]
  406edc:	add	x29, sp, #0x80
  406ee0:	bl	406f94 <clear@@Base+0x3ec0>
  406ee4:	mov	x19, x0
  406ee8:	cbz	x20, 406f78 <clear@@Base+0x3ea4>
  406eec:	ldrb	w8, [x20]
  406ef0:	cbz	x8, 406f78 <clear@@Base+0x3ea4>
  406ef4:	cmp	x19, x8
  406ef8:	str	x19, [sp]
  406efc:	b.ne	406f78 <clear@@Base+0x3ea4>  // b.any
  406f00:	mov	x8, sp
  406f04:	mov	x22, xzr
  406f08:	add	x21, x8, #0x8
  406f0c:	add	x23, x20, #0x1
  406f10:	ldrb	w8, [x23, x22]
  406f14:	cbz	w8, 406f74 <clear@@Base+0x3ea0>
  406f18:	add	x20, x22, #0x1
  406f1c:	bl	406f94 <clear@@Base+0x3ec0>
  406f20:	cmp	x22, #0x7d
  406f24:	str	x0, [x21, x22, lsl #3]
  406f28:	b.hi	406f3c <clear@@Base+0x3e68>  // b.pmore
  406f2c:	ldrb	w8, [x23, x22]
  406f30:	mov	x22, x20
  406f34:	cmp	x0, x8
  406f38:	b.eq	406f10 <clear@@Base+0x3e3c>  // b.none
  406f3c:	cmp	w20, #0x1
  406f40:	b.lt	406f78 <clear@@Base+0x3ea4>  // b.tstop
  406f44:	mov	x21, sp
  406f48:	adrp	x22, 42f000 <PC+0x800>
  406f4c:	ldr	x23, [x21, x20, lsl #3]
  406f50:	mov	w0, #0x1                   	// #1
  406f54:	mov	w1, #0x10                  	// #16
  406f58:	bl	4021d4 <setlocale@plt+0x514>
  406f5c:	ldr	x8, [x22, #1912]
  406f60:	subs	x20, x20, #0x1
  406f64:	stp	x8, x23, [x0]
  406f68:	str	x0, [x22, #1912]
  406f6c:	b.gt	406f4c <clear@@Base+0x3e78>
  406f70:	b	406f78 <clear@@Base+0x3ea4>
  406f74:	mov	w19, #0xa                   	// #10
  406f78:	mov	w0, w19
  406f7c:	ldp	x20, x19, [sp, #176]
  406f80:	ldp	x22, x21, [sp, #160]
  406f84:	ldr	x23, [sp, #144]
  406f88:	ldp	x29, x30, [sp, #128]
  406f8c:	add	sp, sp, #0xc0
  406f90:	ret
  406f94:	stp	x29, x30, [sp, #-32]!
  406f98:	adrp	x8, 42f000 <PC+0x800>
  406f9c:	ldr	x0, [x8, #1912]
  406fa0:	str	x19, [sp, #16]
  406fa4:	mov	x29, sp
  406fa8:	cbz	x0, 406fec <clear@@Base+0x3f18>
  406fac:	ldp	x9, x19, [x0]
  406fb0:	str	x9, [x8, #1912]
  406fb4:	bl	401b20 <free@plt>
  406fb8:	mov	w8, #0x40000000            	// #1073741824
  406fbc:	cmp	x19, x8
  406fc0:	b.ne	406ff4 <clear@@Base+0x3f20>  // b.any
  406fc4:	adrp	x8, 42f000 <PC+0x800>
  406fc8:	ldr	w8, [x8, #1904]
  406fcc:	cmp	w8, #0xf
  406fd0:	b.eq	406fe4 <clear@@Base+0x3f10>  // b.none
  406fd4:	cmp	w8, #0x6
  406fd8:	b.eq	407004 <clear@@Base+0x3f30>  // b.none
  406fdc:	cmp	w8, #0x5
  406fe0:	b.ne	406fec <clear@@Base+0x3f18>  // b.any
  406fe4:	mov	w19, #0xa                   	// #10
  406fe8:	b	406ff4 <clear@@Base+0x3f20>
  406fec:	bl	41542c <winch@@Base+0xdec>
  406ff0:	sxtw	x19, w0
  406ff4:	mov	x0, x19
  406ff8:	ldr	x19, [sp, #16]
  406ffc:	ldp	x29, x30, [sp], #32
  407000:	ret
  407004:	mov	w19, #0x67                  	// #103
  407008:	b	406ff4 <clear@@Base+0x3f20>
  40700c:	stp	x29, x30, [sp, #-32]!
  407010:	str	x19, [sp, #16]
  407014:	mov	x19, x0
  407018:	mov	w0, #0x1                   	// #1
  40701c:	mov	w1, #0x10                  	// #16
  407020:	mov	x29, sp
  407024:	bl	4021d4 <setlocale@plt+0x514>
  407028:	adrp	x8, 42f000 <PC+0x800>
  40702c:	ldr	x9, [x8, #1912]
  407030:	stp	x9, x19, [x0]
  407034:	ldr	x19, [sp, #16]
  407038:	str	x0, [x8, #1912]
  40703c:	ldp	x29, x30, [sp], #32
  407040:	ret
  407044:	stp	x29, x30, [sp, #-48]!
  407048:	stp	x22, x21, [sp, #16]
  40704c:	stp	x20, x19, [sp, #32]
  407050:	mov	x29, sp
  407054:	mov	x19, x0
  407058:	bl	401830 <strlen@plt>
  40705c:	add	x8, x19, x0
  407060:	sub	x20, x8, #0x1
  407064:	cmp	x20, x19
  407068:	b.cc	407094 <clear@@Base+0x3fc0>  // b.lo, b.ul, b.last
  40706c:	adrp	x21, 42f000 <PC+0x800>
  407070:	ldrb	w22, [x20], #-1
  407074:	mov	w0, #0x1                   	// #1
  407078:	mov	w1, #0x10                  	// #16
  40707c:	bl	4021d4 <setlocale@plt+0x514>
  407080:	ldr	x8, [x21, #1912]
  407084:	cmp	x20, x19
  407088:	stp	x8, x22, [x0]
  40708c:	str	x0, [x21, #1912]
  407090:	b.cs	407070 <clear@@Base+0x3f9c>  // b.hs, b.nlast
  407094:	ldp	x20, x19, [sp, #32]
  407098:	ldp	x22, x21, [sp, #16]
  40709c:	ldp	x29, x30, [sp], #48
  4070a0:	ret
  4070a4:	stp	x29, x30, [sp, #-32]!
  4070a8:	str	x19, [sp, #16]
  4070ac:	mov	x29, sp
  4070b0:	bl	406ec0 <clear@@Base+0x3dec>
  4070b4:	sxtw	x19, w0
  4070b8:	mov	w0, #0x1                   	// #1
  4070bc:	mov	w1, #0x10                  	// #16
  4070c0:	bl	4021d4 <setlocale@plt+0x514>
  4070c4:	adrp	x8, 42f000 <PC+0x800>
  4070c8:	ldr	x9, [x8, #1912]
  4070cc:	stp	x9, x19, [x0]
  4070d0:	str	x0, [x8, #1912]
  4070d4:	mov	x0, x19
  4070d8:	ldr	x19, [sp, #16]
  4070dc:	ldp	x29, x30, [sp], #32
  4070e0:	ret
  4070e4:	sub	sp, sp, #0xa0
  4070e8:	adrp	x8, 433000 <PC+0x4800>
  4070ec:	ldr	w8, [x8, #328]
  4070f0:	stp	x28, x27, [sp, #80]
  4070f4:	stp	x24, x23, [sp, #112]
  4070f8:	stp	x22, x21, [sp, #128]
  4070fc:	add	w9, w8, #0x1
  407100:	cmp	w9, #0x0
  407104:	add	w9, w8, #0x2
  407108:	csinc	w8, w9, w8, lt  // lt = tstop
  40710c:	stp	x20, x19, [sp, #144]
  407110:	adrp	x10, 42f000 <PC+0x800>
  407114:	mov	w11, #0x1                   	// #1
  407118:	adrp	x12, 433000 <PC+0x4800>
  40711c:	mov	w0, #0x65                  	// #101
  407120:	adrp	x21, 42f000 <PC+0x800>
  407124:	adrp	x23, 42f000 <PC+0x800>
  407128:	adrp	x22, 42f000 <PC+0x800>
  40712c:	adrp	x28, 433000 <PC+0x4800>
  407130:	adrp	x20, 42f000 <PC+0x800>
  407134:	adrp	x24, 433000 <PC+0x4800>
  407138:	adrp	x19, 433000 <PC+0x4800>
  40713c:	asr	w8, w8, #1
  407140:	stp	x29, x30, [sp, #64]
  407144:	stp	x26, x25, [sp, #96]
  407148:	add	x29, sp, #0x40
  40714c:	str	w8, [x12, #304]
  407150:	str	w11, [x10, #1920]
  407154:	mov	w27, w0
  407158:	ldr	w8, [x21, #1904]
  40715c:	cbz	w8, 407168 <clear@@Base+0x4094>
  407160:	str	wzr, [x21, #1904]
  407164:	bl	402db4 <setlocale@plt+0x10f4>
  407168:	bl	40558c <clear@@Base+0x24b8>
  40716c:	ldr	w8, [x28, #640]
  407170:	str	xzr, [x23, #1928]
  407174:	str	xzr, [x22, #1936]
  407178:	cbz	w8, 407194 <clear@@Base+0x40c0>
  40717c:	bl	4147b4 <winch@@Base+0x174>
  407180:	adrp	x8, 433000 <PC+0x4800>
  407184:	ldr	w8, [x8, #280]
  407188:	cbz	w8, 407194 <clear@@Base+0x40c0>
  40718c:	mov	w0, #0xffffffff            	// #-1
  407190:	bl	40215c <setlocale@plt+0x49c>
  407194:	bl	403034 <setlocale@plt+0x1374>
  407198:	bl	40529c <clear@@Base+0x21c8>
  40719c:	ldr	x8, [x20, #1912]
  4071a0:	cbz	x8, 4071b4 <clear@@Base+0x40e0>
  4071a4:	ldr	x8, [x8, #8]
  4071a8:	mov	w9, #0x40000000            	// #1073741824
  4071ac:	cmp	x8, x9
  4071b0:	b.ne	407284 <clear@@Base+0x41b0>  // b.any
  4071b4:	bl	4088ac <clear@@Base+0x57d8>
  4071b8:	mov	w0, #0xfffffffe            	// #-2
  4071bc:	bl	412210 <error@@Base+0x6d4>
  4071c0:	adrp	x8, 42f000 <PC+0x800>
  4071c4:	str	x0, [x8, #1944]
  4071c8:	bl	4111b4 <clear@@Base+0xe0e0>
  4071cc:	cmp	w0, #0x2
  4071d0:	b.ne	4071f8 <clear@@Base+0x4124>  // b.any
  4071d4:	bl	40b55c <clear@@Base+0x8488>
  4071d8:	cbz	w0, 4071f8 <clear@@Base+0x4124>
  4071dc:	bl	4045a0 <clear@@Base+0x14cc>
  4071e0:	tbnz	w0, #3, 4071f8 <clear@@Base+0x4124>
  4071e4:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4071e8:	ldr	x0, [x8, #2064]
  4071ec:	bl	40be0c <clear@@Base+0x8d38>
  4071f0:	cbnz	x0, 4071f8 <clear@@Base+0x4124>
  4071f4:	bl	40215c <setlocale@plt+0x49c>
  4071f8:	ldr	w8, [x24, #476]
  4071fc:	cbz	w8, 407224 <clear@@Base+0x4150>
  407200:	bl	40b5bc <clear@@Base+0x84e8>
  407204:	cbz	w0, 407224 <clear@@Base+0x4150>
  407208:	bl	4045a0 <clear@@Base+0x14cc>
  40720c:	tbnz	w0, #3, 407224 <clear@@Base+0x4150>
  407210:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  407214:	ldr	x0, [x8, #2064]
  407218:	bl	40be0c <clear@@Base+0x8d38>
  40721c:	cbnz	x0, 407224 <clear@@Base+0x4150>
  407220:	bl	40215c <setlocale@plt+0x49c>
  407224:	ldr	w8, [x19, #416]
  407228:	cbnz	w8, 407230 <clear@@Base+0x415c>
  40722c:	bl	403108 <clear@@Base+0x34>
  407230:	bl	4052e4 <clear@@Base+0x2210>
  407234:	str	wzr, [x19, #416]
  407238:	bl	412cf8 <error@@Base+0x11bc>
  40723c:	mov	x26, x0
  407240:	bl	414094 <error@@Base+0x2558>
  407244:	cbz	w0, 407254 <clear@@Base+0x4180>
  407248:	adrp	x0, 416000 <winch@@Base+0x19c0>
  40724c:	add	x0, x0, #0x26
  407250:	bl	4118d4 <clear@@Base+0xe800>
  407254:	cbz	x26, 407278 <clear@@Base+0x41a4>
  407258:	ldrb	w8, [x26]
  40725c:	cbz	w8, 407278 <clear@@Base+0x41a4>
  407260:	mov	w0, #0x8                   	// #8
  407264:	bl	40326c <clear@@Base+0x198>
  407268:	mov	x0, x26
  40726c:	bl	4118d4 <clear@@Base+0xe800>
  407270:	bl	4031bc <clear@@Base+0xe8>
  407274:	b	407280 <clear@@Base+0x41ac>
  407278:	mov	w0, #0x3a                  	// #58
  40727c:	bl	4117f8 <clear@@Base+0xe724>
  407280:	bl	4030f0 <clear@@Base+0x1c>
  407284:	ldr	w8, [x28, #640]
  407288:	cbnz	w8, 407158 <clear@@Base+0x4084>
  40728c:	cmp	w27, #0x65
  407290:	b.ne	4072a8 <clear@@Base+0x41d4>  // b.any
  407294:	bl	406ec0 <clear@@Base+0x3dec>
  407298:	ldr	w8, [x28, #640]
  40729c:	mov	w25, w0
  4072a0:	mov	w0, #0x65                  	// #101
  4072a4:	cbnz	w8, 407154 <clear@@Base+0x4080>
  4072a8:	mov	w0, w27
  4072ac:	cmp	w0, #0x65
  4072b0:	mov	w26, w0
  4072b4:	b.ne	407398 <clear@@Base+0x42c4>  // b.any
  4072b8:	ldr	w8, [x21, #1904]
  4072bc:	cmp	w8, #0xe
  4072c0:	b.le	407300 <clear@@Base+0x422c>
  4072c4:	cmp	w8, #0x2e
  4072c8:	b.gt	407430 <clear@@Base+0x435c>
  4072cc:	cmp	w8, #0xf
  4072d0:	adrp	x26, 42f000 <PC+0x800>
  4072d4:	b.eq	407444 <clear@@Base+0x4370>  // b.none
  4072d8:	cmp	w8, #0x16
  4072dc:	b.ne	407450 <clear@@Base+0x437c>  // b.any
  4072e0:	mov	w0, w25
  4072e4:	bl	4055dc <clear@@Base+0x2508>
  4072e8:	cmp	w0, #0x1
  4072ec:	b.eq	408324 <clear@@Base+0x5250>  // b.none
  4072f0:	bl	405410 <clear@@Base+0x233c>
  4072f4:	cbz	w0, 408324 <clear@@Base+0x5250>
  4072f8:	bl	405f68 <clear@@Base+0x2e94>
  4072fc:	b	407378 <clear@@Base+0x42a4>
  407300:	adrp	x26, 42f000 <PC+0x800>
  407304:	cbz	w8, 40736c <clear@@Base+0x4298>
  407308:	cmp	w8, #0x5
  40730c:	b.eq	407444 <clear@@Base+0x4370>  // b.none
  407310:	cmp	w8, #0x6
  407314:	b.ne	407450 <clear@@Base+0x437c>  // b.any
  407318:	cmp	w25, #0x2e
  40731c:	b.eq	407450 <clear@@Base+0x437c>  // b.none
  407320:	sub	w8, w25, #0x30
  407324:	cmp	w8, #0xa
  407328:	b.cc	407450 <clear@@Base+0x437c>  // b.lo, b.ul, b.last
  40732c:	mov	w1, #0xf                   	// #15
  407330:	mov	w0, w25
  407334:	bl	40969c <clear@@Base+0x65c8>
  407338:	cmp	w0, #0x64
  40733c:	b.ne	407450 <clear@@Base+0x437c>  // b.any
  407340:	adrp	x0, 42f000 <PC+0x800>
  407344:	add	x0, x0, #0x7a0
  407348:	bl	405ec8 <clear@@Base+0x2df4>
  40734c:	ldr	w8, [x21, #1904]
  407350:	str	x0, [x23, #1928]
  407354:	cbz	w8, 407360 <clear@@Base+0x428c>
  407358:	str	wzr, [x21, #1904]
  40735c:	bl	402db4 <setlocale@plt+0x10f4>
  407360:	bl	40558c <clear@@Base+0x24b8>
  407364:	ldr	w8, [x21, #1904]
  407368:	cbnz	w8, 4072e0 <clear@@Base+0x420c>
  40736c:	add	x0, sp, #0x14
  407370:	strb	w25, [sp, #20]
  407374:	strb	wzr, [sp, #21]
  407378:	add	x1, sp, #0x18
  40737c:	str	xzr, [sp, #24]
  407380:	bl	409158 <clear@@Base+0x6084>
  407384:	ldr	x8, [sp, #24]
  407388:	mov	w26, w0
  40738c:	cbz	x8, 407398 <clear@@Base+0x42c4>
  407390:	mov	x0, x8
  407394:	bl	407044 <clear@@Base+0x3f70>
  407398:	cmp	w26, #0x16
  40739c:	b.ne	4073e8 <clear@@Base+0x4314>  // b.any
  4073a0:	ldr	w8, [x21, #1904]
  4073a4:	cmp	w8, #0x16
  4073a8:	b.eq	407814 <clear@@Base+0x4740>  // b.none
  4073ac:	bl	40529c <clear@@Base+0x21c8>
  4073b0:	mov	w8, #0x16                  	// #22
  4073b4:	str	w8, [x21, #1904]
  4073b8:	bl	402de0 <setlocale@plt+0x1120>
  4073bc:	bl	403108 <clear@@Base+0x34>
  4073c0:	bl	4052e4 <clear@@Base+0x2210>
  4073c4:	adrp	x0, 416000 <winch@@Base+0x19c0>
  4073c8:	add	x0, x0, #0x27
  4073cc:	bl	40530c <clear@@Base+0x2238>
  4073d0:	mov	w1, #0x1                   	// #1
  4073d4:	mov	x0, xzr
  4073d8:	bl	405480 <clear@@Base+0x23ac>
  4073dc:	mov	w0, w25
  4073e0:	bl	4055dc <clear@@Base+0x2508>
  4073e4:	b	407814 <clear@@Base+0x4740>
  4073e8:	bl	40529c <clear@@Base+0x21c8>
  4073ec:	sub	w8, w26, #0x2
  4073f0:	cmp	w8, #0x63
  4073f4:	b.hi	4080fc <clear@@Base+0x5028>  // b.pmore
  4073f8:	adrp	x11, 415000 <winch@@Base+0x9c0>
  4073fc:	add	x11, x11, #0xe44
  407400:	adr	x9, 407154 <clear@@Base+0x4080>
  407404:	ldrh	w10, [x11, x8, lsl #1]
  407408:	add	x9, x9, x10, lsl #2
  40740c:	mov	w0, w26
  407410:	br	x9
  407414:	str	w26, [x21, #1904]
  407418:	bl	402de0 <setlocale@plt+0x1120>
  40741c:	bl	403108 <clear@@Base+0x34>
  407420:	bl	4052e4 <clear@@Base+0x2210>
  407424:	adrp	x0, 416000 <winch@@Base+0x19c0>
  407428:	add	x0, x0, #0x1b
  40742c:	b	407684 <clear@@Base+0x45b0>
  407430:	cmp	w8, #0x2f
  407434:	b.eq	4074d4 <clear@@Base+0x4400>  // b.none
  407438:	cmp	w8, #0x37
  40743c:	adrp	x26, 42f000 <PC+0x800>
  407440:	b.ne	407450 <clear@@Base+0x437c>  // b.any
  407444:	bl	405410 <clear@@Base+0x233c>
  407448:	cmp	w0, #0x0
  40744c:	b.le	407490 <clear@@Base+0x43bc>
  407450:	cmp	w25, #0xd
  407454:	b.eq	4079a8 <clear@@Base+0x48d4>  // b.none
  407458:	cmp	w25, #0xa
  40745c:	b.eq	4079a8 <clear@@Base+0x48d4>  // b.none
  407460:	mov	w0, w25
  407464:	bl	4055dc <clear@@Base+0x2508>
  407468:	cmp	w0, #0x1
  40746c:	b.eq	408324 <clear@@Base+0x5250>  // b.none
  407470:	ldr	w8, [x21, #1904]
  407474:	sub	w8, w8, #0x23
  407478:	cmp	w8, #0x1
  40747c:	b.hi	407814 <clear@@Base+0x4740>  // b.pmore
  407480:	bl	405410 <clear@@Base+0x233c>
  407484:	cmp	w0, #0x2
  407488:	b.lt	407814 <clear@@Base+0x4740>  // b.tstop
  40748c:	b	4079a8 <clear@@Base+0x48d4>
  407490:	cmp	w25, #0x20
  407494:	b.gt	4075c0 <clear@@Base+0x44ec>
  407498:	sub	w8, w25, #0x5
  40749c:	cmp	w8, #0xd
  4074a0:	b.hi	407460 <clear@@Base+0x438c>  // b.pmore
  4074a4:	adrp	x11, 415000 <winch@@Base+0x9c0>
  4074a8:	add	x11, x11, #0xe28
  4074ac:	adr	x9, 407460 <clear@@Base+0x438c>
  4074b0:	ldrh	w10, [x11, x8, lsl #1]
  4074b4:	add	x9, x9, x10, lsl #2
  4074b8:	mov	w8, #0x1000                	// #4096
  4074bc:	br	x9
  4074c0:	ldr	w8, [x21, #1904]
  4074c4:	cmp	w8, #0x37
  4074c8:	b.eq	407460 <clear@@Base+0x438c>  // b.none
  4074cc:	mov	w8, #0x4                   	// #4
  4074d0:	b	407804 <clear@@Base+0x4730>
  4074d4:	ldr	x8, [x22, #1936]
  4074d8:	cbnz	x8, 4074e4 <clear@@Base+0x4410>
  4074dc:	bl	405410 <clear@@Base+0x233c>
  4074e0:	cbz	w0, 407868 <clear@@Base+0x4794>
  4074e4:	adrp	x8, 42f000 <PC+0x800>
  4074e8:	ldrb	w8, [x8, #1972]
  4074ec:	cmp	w8, #0x1
  4074f0:	b.ne	40751c <clear@@Base+0x4448>  // b.any
  4074f4:	cmp	w25, #0xa
  4074f8:	b.eq	407504 <clear@@Base+0x4430>  // b.none
  4074fc:	cmp	w25, #0xd
  407500:	b.ne	40782c <clear@@Base+0x4758>  // b.any
  407504:	ldr	x8, [x22, #1936]
  407508:	cbz	x8, 4079d4 <clear@@Base+0x4900>
  40750c:	adrp	x8, 42f000 <PC+0x800>
  407510:	strb	wzr, [x8, #1972]
  407514:	bl	40529c <clear@@Base+0x21c8>
  407518:	b	407578 <clear@@Base+0x44a4>
  40751c:	ldr	x8, [x22, #1936]
  407520:	cbnz	x8, 407450 <clear@@Base+0x437c>
  407524:	adrp	x8, 433000 <PC+0x4800>
  407528:	ldr	w8, [x8, #324]
  40752c:	cmp	w8, w25
  407530:	b.eq	407450 <clear@@Base+0x437c>  // b.none
  407534:	adrp	x8, 433000 <PC+0x4800>
  407538:	ldr	w8, [x8, #348]
  40753c:	cmp	w8, w25
  407540:	b.eq	407450 <clear@@Base+0x437c>  // b.none
  407544:	adrp	x8, 433000 <PC+0x4800>
  407548:	ldr	w8, [x8, #320]
  40754c:	cmp	w8, w25
  407550:	b.eq	407450 <clear@@Base+0x437c>  // b.none
  407554:	mov	w0, w25
  407558:	bl	41133c <clear@@Base+0xe268>
  40755c:	str	x0, [x22, #1936]
  407560:	cbz	x0, 4079ec <clear@@Base+0x4918>
  407564:	sub	w8, w25, #0x61
  407568:	cmp	w8, #0x1a
  40756c:	cset	w8, cc  // cc = lo, ul, last
  407570:	adrp	x9, 42f000 <PC+0x800>
  407574:	str	w8, [x9, #1980]
  407578:	adrp	x8, 42f000 <PC+0x800>
  40757c:	ldr	w3, [x8, #1968]
  407580:	and	w8, w3, #0xffffffbf
  407584:	cmp	w8, #0x1
  407588:	b.ne	4079b8 <clear@@Base+0x48e4>  // b.any
  40758c:	ldr	x0, [x22, #1936]
  407590:	bl	411028 <clear@@Base+0xdf54>
  407594:	cbz	w0, 4079b0 <clear@@Base+0x48dc>
  407598:	ldr	x0, [x22, #1936]
  40759c:	bl	411040 <clear@@Base+0xdf6c>
  4075a0:	mov	w8, #0x2f                  	// #47
  4075a4:	mov	x25, x0
  4075a8:	str	w8, [x21, #1904]
  4075ac:	bl	402de0 <setlocale@plt+0x1120>
  4075b0:	bl	403108 <clear@@Base+0x34>
  4075b4:	bl	4052e4 <clear@@Base+0x2210>
  4075b8:	mov	x0, x25
  4075bc:	b	407684 <clear@@Base+0x45b0>
  4075c0:	cmp	w25, #0x21
  4075c4:	b.eq	4077ec <clear@@Base+0x4718>  // b.none
  4075c8:	cmp	w25, #0x40
  4075cc:	b.eq	4077f4 <clear@@Base+0x4720>  // b.none
  4075d0:	cmp	w25, #0x2a
  4075d4:	b.ne	407460 <clear@@Base+0x438c>  // b.any
  4075d8:	ldr	w8, [x21, #1904]
  4075dc:	cmp	w8, #0x37
  4075e0:	b.eq	407450 <clear@@Base+0x437c>  // b.none
  4075e4:	mov	w8, #0x200                 	// #512
  4075e8:	b	407804 <clear@@Base+0x4730>
  4075ec:	ldr	x8, [x23, #1928]
  4075f0:	mov	w9, #0x2                   	// #2
  4075f4:	b	407698 <clear@@Base+0x45c4>
  4075f8:	mov	w8, #0x6                   	// #6
  4075fc:	str	w8, [x21, #1904]
  407600:	bl	402de0 <setlocale@plt+0x1120>
  407604:	bl	403108 <clear@@Base+0x34>
  407608:	bl	4052e4 <clear@@Base+0x2210>
  40760c:	adrp	x0, 415000 <winch@@Base+0x9c0>
  407610:	add	x0, x0, #0xdd1
  407614:	bl	40530c <clear@@Base+0x2238>
  407618:	mov	w1, #0x1                   	// #1
  40761c:	mov	x0, xzr
  407620:	bl	405480 <clear@@Base+0x23ac>
  407624:	b	40781c <clear@@Base+0x4748>
  407628:	adrp	x8, 42f000 <PC+0x800>
  40762c:	str	wzr, [x8, #1968]
  407630:	b	4077cc <clear@@Base+0x46f8>
  407634:	adrp	x8, 433000 <PC+0x4800>
  407638:	ldr	w8, [x8, #284]
  40763c:	cbnz	w8, 407ea0 <clear@@Base+0x4dcc>
  407640:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  407644:	ldr	x25, [x8, #1208]
  407648:	mov	w8, #0x9                   	// #9
  40764c:	str	w8, [x21, #1904]
  407650:	bl	402de0 <setlocale@plt+0x1120>
  407654:	bl	403108 <clear@@Base+0x34>
  407658:	bl	4052e4 <clear@@Base+0x2210>
  40765c:	adrp	x0, 415000 <winch@@Base+0x9c0>
  407660:	add	x0, x0, #0xf14
  407664:	b	4076e4 <clear@@Base+0x4610>
  407668:	mov	w8, #0xa                   	// #10
  40766c:	str	w8, [x21, #1904]
  407670:	bl	402de0 <setlocale@plt+0x1120>
  407674:	bl	403108 <clear@@Base+0x34>
  407678:	bl	4052e4 <clear@@Base+0x2210>
  40767c:	adrp	x0, 415000 <winch@@Base+0x9c0>
  407680:	add	x0, x0, #0xfed
  407684:	bl	40530c <clear@@Base+0x2238>
  407688:	mov	x0, xzr
  40768c:	b	4077b4 <clear@@Base+0x46e0>
  407690:	ldr	x8, [x23, #1928]
  407694:	mov	w9, #0x1                   	// #1
  407698:	cmp	x8, #0x0
  40769c:	adrp	x8, 42f000 <PC+0x800>
  4076a0:	str	w9, [x8, #1920]
  4076a4:	b.gt	407810 <clear@@Base+0x473c>
  4076a8:	mov	w8, #0x1                   	// #1
  4076ac:	str	x8, [x23, #1928]
  4076b0:	b	407810 <clear@@Base+0x473c>
  4076b4:	adrp	x8, 433000 <PC+0x4800>
  4076b8:	ldr	w8, [x8, #284]
  4076bc:	cbnz	w8, 407ea0 <clear@@Base+0x4dcc>
  4076c0:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  4076c4:	ldr	x25, [x8, #1256]
  4076c8:	mov	w8, #0x1b                  	// #27
  4076cc:	str	w8, [x21, #1904]
  4076d0:	bl	402de0 <setlocale@plt+0x1120>
  4076d4:	bl	403108 <clear@@Base+0x34>
  4076d8:	bl	4052e4 <clear@@Base+0x2210>
  4076dc:	adrp	x0, 415000 <winch@@Base+0x9c0>
  4076e0:	add	x0, x0, #0xf7a
  4076e4:	bl	40530c <clear@@Base+0x2238>
  4076e8:	mov	x0, x25
  4076ec:	b	4077b4 <clear@@Base+0x46e0>
  4076f0:	adrp	x8, 433000 <PC+0x4800>
  4076f4:	ldr	w8, [x8, #284]
  4076f8:	cbnz	w8, 407ea0 <clear@@Base+0x4dcc>
  4076fc:	mov	w8, #0x25                  	// #37
  407700:	str	w8, [x21, #1904]
  407704:	bl	402de0 <setlocale@plt+0x1120>
  407708:	bl	403108 <clear@@Base+0x34>
  40770c:	bl	4052e4 <clear@@Base+0x2210>
  407710:	adrp	x0, 416000 <winch@@Base+0x19c0>
  407714:	add	x0, x0, #0x13
  407718:	bl	40530c <clear@@Base+0x2238>
  40771c:	mov	x0, xzr
  407720:	mov	w1, wzr
  407724:	bl	405480 <clear@@Base+0x23ac>
  407728:	bl	406ec0 <clear@@Base+0x3dec>
  40772c:	adrp	x8, 433000 <PC+0x4800>
  407730:	ldr	w8, [x8, #324]
  407734:	mov	w25, w0
  407738:	cmp	w8, w0
  40773c:	mov	w0, #0x65                  	// #101
  407740:	b.eq	407154 <clear@@Base+0x4080>  // b.none
  407744:	adrp	x8, 433000 <PC+0x4800>
  407748:	ldr	w8, [x8, #348]
  40774c:	cmp	w8, w25
  407750:	b.eq	407154 <clear@@Base+0x4080>  // b.none
  407754:	adrp	x8, 433000 <PC+0x4800>
  407758:	ldr	w8, [x8, #320]
  40775c:	cmp	w8, w25
  407760:	b.eq	407154 <clear@@Base+0x4080>  // b.none
  407764:	cmp	w25, #0xd
  407768:	ccmp	w25, #0xa, #0x4, ne  // ne = any
  40776c:	mov	w8, #0x2e                  	// #46
  407770:	csel	w25, w25, w8, ne  // ne = any
  407774:	mov	w0, w25
  407778:	bl	40f3d8 <clear@@Base+0xc304>
  40777c:	cbnz	w0, 408324 <clear@@Base+0x5250>
  407780:	adrp	x9, 42d000 <winch@@Base+0x189c0>
  407784:	ldr	x26, [x9, #1256]
  407788:	adrp	x8, 42f000 <PC+0x800>
  40778c:	strb	w25, [x8, #1976]
  407790:	mov	w8, #0x25                  	// #37
  407794:	str	w8, [x21, #1904]
  407798:	bl	402de0 <setlocale@plt+0x1120>
  40779c:	bl	403108 <clear@@Base+0x34>
  4077a0:	bl	4052e4 <clear@@Base+0x2210>
  4077a4:	adrp	x0, 415000 <winch@@Base+0x9c0>
  4077a8:	add	x0, x0, #0xf7a
  4077ac:	bl	40530c <clear@@Base+0x2238>
  4077b0:	mov	x0, x26
  4077b4:	mov	w1, wzr
  4077b8:	bl	405480 <clear@@Base+0x23ac>
  4077bc:	b	407814 <clear@@Base+0x4740>
  4077c0:	mov	w8, #0x1                   	// #1
  4077c4:	adrp	x9, 42f000 <PC+0x800>
  4077c8:	str	w8, [x9, #1968]
  4077cc:	adrp	x8, 42f000 <PC+0x800>
  4077d0:	strb	wzr, [x8, #1972]
  4077d4:	bl	40894c <clear@@Base+0x5878>
  4077d8:	b	407814 <clear@@Base+0x4740>
  4077dc:	mov	w8, #0x2001                	// #8193
  4077e0:	adrp	x9, 42f000 <PC+0x800>
  4077e4:	str	w8, [x9, #1920]
  4077e8:	b	407810 <clear@@Base+0x473c>
  4077ec:	mov	w8, #0x100                 	// #256
  4077f0:	b	407804 <clear@@Base+0x4730>
  4077f4:	ldr	w8, [x21, #1904]
  4077f8:	cmp	w8, #0x37
  4077fc:	b.eq	407450 <clear@@Base+0x437c>  // b.none
  407800:	mov	w8, #0x400                 	// #1024
  407804:	ldr	w9, [x26, #1920]
  407808:	eor	w8, w9, w8
  40780c:	str	w8, [x26, #1920]
  407810:	bl	408678 <clear@@Base+0x55a4>
  407814:	bl	406ec0 <clear@@Base+0x3dec>
  407818:	mov	w25, w0
  40781c:	ldr	w8, [x28, #640]
  407820:	mov	w0, #0x65                  	// #101
  407824:	cbz	w8, 4072ac <clear@@Base+0x41d8>
  407828:	b	407154 <clear@@Base+0x4080>
  40782c:	ldr	x8, [x22, #1936]
  407830:	cbz	x8, 4078a0 <clear@@Base+0x47cc>
  407834:	adrp	x8, 433000 <PC+0x4800>
  407838:	ldr	w8, [x8, #324]
  40783c:	cmp	w8, w25
  407840:	b.eq	408324 <clear@@Base+0x5250>  // b.none
  407844:	adrp	x8, 433000 <PC+0x4800>
  407848:	ldr	w8, [x8, #348]
  40784c:	cmp	w8, w25
  407850:	b.eq	408324 <clear@@Base+0x5250>  // b.none
  407854:	adrp	x8, 433000 <PC+0x4800>
  407858:	ldr	w8, [x8, #320]
  40785c:	cmp	w8, w25
  407860:	b.ne	407814 <clear@@Base+0x4740>  // b.any
  407864:	b	408324 <clear@@Base+0x5250>
  407868:	adrp	x8, 42f000 <PC+0x800>
  40786c:	ldr	w9, [x8, #1968]
  407870:	ands	w8, w9, #0xffffffbf
  407874:	b.eq	407948 <clear@@Base+0x4874>  // b.none
  407878:	cmp	w25, #0x2a
  40787c:	b.gt	407954 <clear@@Base+0x4880>
  407880:	cmp	w25, #0x10
  407884:	b.eq	407998 <clear@@Base+0x48c4>  // b.none
  407888:	cmp	w25, #0x21
  40788c:	b.ne	4074e4 <clear@@Base+0x4410>  // b.any
  407890:	cmp	w8, #0x3
  407894:	mov	w8, #0x3                   	// #3
  407898:	csinc	w8, w8, wzr, ne  // ne = any
  40789c:	b	40799c <clear@@Base+0x48c8>
  4078a0:	mov	w0, w25
  4078a4:	bl	4055dc <clear@@Base+0x2508>
  4078a8:	cmp	w0, #0x1
  4078ac:	b.eq	408324 <clear@@Base+0x5250>  // b.none
  4078b0:	bl	405f68 <clear@@Base+0x2e94>
  4078b4:	stur	x0, [x29, #-8]
  4078b8:	ldrb	w8, [x0]
  4078bc:	adrp	x9, 42f000 <PC+0x800>
  4078c0:	sub	x0, x29, #0x8
  4078c4:	sub	x1, x29, #0x10
  4078c8:	sub	w8, w8, #0x61
  4078cc:	cmp	w8, #0x1a
  4078d0:	cset	w8, cc  // cc = lo, ul, last
  4078d4:	sub	x2, x29, #0x14
  4078d8:	stur	wzr, [x29, #-20]
  4078dc:	str	w8, [x9, #1980]
  4078e0:	bl	411384 <clear@@Base+0xe2b0>
  4078e4:	str	x0, [x22, #1936]
  4078e8:	cbz	x0, 407984 <clear@@Base+0x48b0>
  4078ec:	bl	40529c <clear@@Base+0x21c8>
  4078f0:	bl	40894c <clear@@Base+0x5878>
  4078f4:	ldur	x8, [x29, #-16]
  4078f8:	stur	x8, [x29, #-8]
  4078fc:	ldrb	w8, [x8]
  407900:	cbz	w8, 407814 <clear@@Base+0x4740>
  407904:	adrp	x9, 42f000 <PC+0x800>
  407908:	ldr	w9, [x9, #1980]
  40790c:	and	w10, w8, #0xff
  407910:	sub	w8, w8, #0x61
  407914:	and	w8, w8, #0xff
  407918:	cmp	w9, #0x0
  40791c:	sub	w11, w10, #0x20
  407920:	ccmp	w8, #0x1a, #0x2, eq  // eq = none
  407924:	csel	w0, w11, w10, cc  // cc = lo, ul, last
  407928:	bl	4055dc <clear@@Base+0x2508>
  40792c:	cbnz	w0, 408324 <clear@@Base+0x5250>
  407930:	ldur	x8, [x29, #-8]
  407934:	add	x9, x8, #0x1
  407938:	stur	x9, [x29, #-8]
  40793c:	ldrb	w8, [x8, #1]
  407940:	cbnz	w8, 407904 <clear@@Base+0x4830>
  407944:	b	407814 <clear@@Base+0x4740>
  407948:	cmp	w25, #0x5f
  40794c:	b.ne	4074e4 <clear@@Base+0x4410>  // b.any
  407950:	b	407974 <clear@@Base+0x48a0>
  407954:	cmp	w25, #0x2d
  407958:	b.eq	407974 <clear@@Base+0x48a0>  // b.none
  40795c:	cmp	w25, #0x2b
  407960:	b.ne	4074e4 <clear@@Base+0x4410>  // b.any
  407964:	cmp	w8, #0x2
  407968:	mov	w8, #0x1                   	// #1
  40796c:	cinc	w8, w8, ne  // ne = any
  407970:	b	40799c <clear@@Base+0x48c8>
  407974:	mov	w8, #0x1                   	// #1
  407978:	adrp	x9, 42f000 <PC+0x800>
  40797c:	strb	w8, [x9, #1972]
  407980:	b	4077d4 <clear@@Base+0x4700>
  407984:	ldur	w8, [x29, #-20]
  407988:	cmp	w8, #0x1
  40798c:	b.eq	407814 <clear@@Base+0x4740>  // b.none
  407990:	bl	403094 <setlocale@plt+0x13d4>
  407994:	b	407814 <clear@@Base+0x4740>
  407998:	eor	w8, w9, #0x40
  40799c:	adrp	x9, 42f000 <PC+0x800>
  4079a0:	str	w8, [x9, #1968]
  4079a4:	b	4077d4 <clear@@Base+0x4700>
  4079a8:	bl	408a08 <clear@@Base+0x5934>
  4079ac:	b	408324 <clear@@Base+0x5250>
  4079b0:	adrp	x8, 42f000 <PC+0x800>
  4079b4:	ldr	w3, [x8, #1968]
  4079b8:	adrp	x8, 42f000 <PC+0x800>
  4079bc:	ldr	x0, [x22, #1936]
  4079c0:	ldr	w1, [x8, #1980]
  4079c4:	adrp	x2, 415000 <winch@@Base+0x9c0>
  4079c8:	add	x2, x2, #0x6f9
  4079cc:	bl	410d14 <clear@@Base+0xdc40>
  4079d0:	b	408324 <clear@@Base+0x5250>
  4079d4:	bl	405f68 <clear@@Base+0x2e94>
  4079d8:	str	x0, [sp, #32]
  4079dc:	adrp	x0, 416000 <winch@@Base+0x19c0>
  4079e0:	add	x1, sp, #0x20
  4079e4:	add	x0, x0, #0x29
  4079e8:	b	407eac <clear@@Base+0x4dd8>
  4079ec:	mov	w0, w25
  4079f0:	bl	4107a8 <clear@@Base+0xd6d4>
  4079f4:	str	x0, [sp, #32]
  4079f8:	adrp	x0, 416000 <winch@@Base+0x19c0>
  4079fc:	add	x1, sp, #0x20
  407a00:	add	x0, x0, #0x41
  407a04:	b	407eac <clear@@Base+0x4dd8>
  407a08:	bl	4045a0 <clear@@Base+0x14cc>
  407a0c:	mov	w8, w0
  407a10:	mov	w0, #0x65                  	// #101
  407a14:	tbnz	w8, #3, 407154 <clear@@Base+0x4080>
  407a18:	mov	w8, #0x1a                  	// #26
  407a1c:	str	w8, [x21, #1904]
  407a20:	bl	402de0 <setlocale@plt+0x1120>
  407a24:	bl	403108 <clear@@Base+0x34>
  407a28:	bl	4052e4 <clear@@Base+0x2210>
  407a2c:	adrp	x0, 415000 <winch@@Base+0x9c0>
  407a30:	add	x0, x0, #0xfef
  407a34:	bl	40530c <clear@@Base+0x2238>
  407a38:	mov	x0, xzr
  407a3c:	mov	w1, wzr
  407a40:	bl	405480 <clear@@Base+0x23ac>
  407a44:	bl	406ec0 <clear@@Base+0x3dec>
  407a48:	adrp	x8, 433000 <PC+0x4800>
  407a4c:	ldr	w8, [x8, #324]
  407a50:	mov	w25, w0
  407a54:	cmp	w8, w0
  407a58:	mov	w0, #0x65                  	// #101
  407a5c:	b.eq	407154 <clear@@Base+0x4080>  // b.none
  407a60:	adrp	x8, 433000 <PC+0x4800>
  407a64:	ldr	w8, [x8, #348]
  407a68:	cmp	w8, w25
  407a6c:	b.eq	407154 <clear@@Base+0x4080>  // b.none
  407a70:	adrp	x8, 433000 <PC+0x4800>
  407a74:	ldr	w8, [x8, #320]
  407a78:	cmp	w8, w25
  407a7c:	b.eq	407154 <clear@@Base+0x4080>  // b.none
  407a80:	cmp	w25, #0xa
  407a84:	mov	w0, #0x65                  	// #101
  407a88:	b.eq	407154 <clear@@Base+0x4080>  // b.none
  407a8c:	cmp	w25, #0xd
  407a90:	b.eq	407154 <clear@@Base+0x4080>  // b.none
  407a94:	cmp	w26, #0x3f
  407a98:	csetm	w1, eq  // eq = none
  407a9c:	mov	w0, w25
  407aa0:	bl	40f4f4 <clear@@Base+0xc420>
  407aa4:	b	407b28 <clear@@Base+0x4a54>
  407aa8:	ldr	x8, [x23, #1928]
  407aac:	cmp	x8, #0x0
  407ab0:	b.gt	407abc <clear@@Base+0x49e8>
  407ab4:	mov	w8, #0x1                   	// #1
  407ab8:	str	x8, [x23, #1928]
  407abc:	bl	412f64 <error@@Base+0x1428>
  407ac0:	bl	403108 <clear@@Base+0x34>
  407ac4:	bl	411860 <clear@@Base+0xe78c>
  407ac8:	ldr	w0, [x23, #1928]
  407acc:	b	4082ac <clear@@Base+0x51d8>
  407ad0:	ldr	x8, [x23, #1928]
  407ad4:	cmp	x8, #0x0
  407ad8:	b.gt	408308 <clear@@Base+0x5234>
  407adc:	b	4082fc <clear@@Base+0x5228>
  407ae0:	ldr	x8, [x23, #1928]
  407ae4:	adrp	x26, 433000 <PC+0x4800>
  407ae8:	cmp	x8, #0x1
  407aec:	b.lt	407af4 <clear@@Base+0x4a20>  // b.tstop
  407af0:	str	w8, [x26, #304]
  407af4:	bl	412f64 <error@@Base+0x1428>
  407af8:	bl	403108 <clear@@Base+0x34>
  407afc:	bl	411860 <clear@@Base+0xe78c>
  407b00:	ldr	w0, [x26, #304]
  407b04:	b	4082ac <clear@@Base+0x51d8>
  407b08:	bl	4045a0 <clear@@Base+0x14cc>
  407b0c:	tbz	w0, #0, 407b1c <clear@@Base+0x4a48>
  407b10:	bl	4042ac <clear@@Base+0x11d8>
  407b14:	bl	40e944 <clear@@Base+0xb870>
  407b18:	bl	413110 <error@@Base+0x15d4>
  407b1c:	bl	412f64 <error@@Base+0x1428>
  407b20:	bl	403108 <clear@@Base+0x34>
  407b24:	bl	411860 <clear@@Base+0xe78c>
  407b28:	bl	40c9dc <clear@@Base+0x9908>
  407b2c:	b	408324 <clear@@Base+0x5250>
  407b30:	ldr	x8, [x23, #1928]
  407b34:	cmp	x8, #0x0
  407b38:	b.gt	407b44 <clear@@Base+0x4a70>
  407b3c:	mov	w8, #0x1                   	// #1
  407b40:	str	x8, [x23, #1928]
  407b44:	bl	412f64 <error@@Base+0x1428>
  407b48:	bl	403108 <clear@@Base+0x34>
  407b4c:	bl	411860 <clear@@Base+0xe78c>
  407b50:	adrp	x8, 433000 <PC+0x4800>
  407b54:	ldr	w8, [x8, #524]
  407b58:	ldr	x0, [x23, #1928]
  407b5c:	cmp	w8, #0x2
  407b60:	b.ne	407b7c <clear@@Base+0x4aa8>  // b.any
  407b64:	cmp	x0, #0x2
  407b68:	b.lt	407b7c <clear@@Base+0x4aa8>  // b.tstop
  407b6c:	adrp	x8, 42f000 <PC+0x800>
  407b70:	ldr	x0, [x8, #1944]
  407b74:	bl	40c66c <clear@@Base+0x9598>
  407b78:	ldr	x0, [x23, #1928]
  407b7c:	b	40828c <clear@@Base+0x51b8>
  407b80:	ldr	x8, [x23, #1928]
  407b84:	cmp	x8, #0x0
  407b88:	b.gt	4082c4 <clear@@Base+0x51f0>
  407b8c:	b	4082b8 <clear@@Base+0x51e4>
  407b90:	ldr	x8, [x23, #1928]
  407b94:	adrp	x26, 433000 <PC+0x4800>
  407b98:	cmp	x8, #0x1
  407b9c:	b.lt	407ba4 <clear@@Base+0x4ad0>  // b.tstop
  407ba0:	str	w8, [x26, #304]
  407ba4:	bl	412f64 <error@@Base+0x1428>
  407ba8:	bl	403108 <clear@@Base+0x34>
  407bac:	bl	411860 <clear@@Base+0xe78c>
  407bb0:	adrp	x8, 433000 <PC+0x4800>
  407bb4:	ldr	w8, [x8, #524]
  407bb8:	cmp	w8, #0x2
  407bbc:	b.ne	407bcc <clear@@Base+0x4af8>  // b.any
  407bc0:	adrp	x8, 42f000 <PC+0x800>
  407bc4:	ldr	x0, [x8, #1944]
  407bc8:	bl	40c66c <clear@@Base+0x9598>
  407bcc:	ldr	w0, [x26, #304]
  407bd0:	b	40828c <clear@@Base+0x51b8>
  407bd4:	bl	412f64 <error@@Base+0x1428>
  407bd8:	bl	403108 <clear@@Base+0x34>
  407bdc:	bl	411860 <clear@@Base+0xe78c>
  407be0:	ldr	x0, [x23, #1928]
  407be4:	cmp	x0, #0x0
  407be8:	b.gt	4081b8 <clear@@Base+0x50e4>
  407bec:	bl	40c708 <clear@@Base+0x9634>
  407bf0:	b	408324 <clear@@Base+0x5250>
  407bf4:	ldr	x8, [x23, #1928]
  407bf8:	cmp	x8, #0x0
  407bfc:	b.gt	407c08 <clear@@Base+0x4b34>
  407c00:	mov	w8, #0x1                   	// #1
  407c04:	str	x8, [x23, #1928]
  407c08:	bl	412f64 <error@@Base+0x1428>
  407c0c:	bl	403108 <clear@@Base+0x34>
  407c10:	bl	411860 <clear@@Base+0xe78c>
  407c14:	ldr	x0, [x23, #1928]
  407c18:	b	4081b8 <clear@@Base+0x50e4>
  407c1c:	mov	w8, #0x12                  	// #18
  407c20:	str	w8, [x21, #1904]
  407c24:	bl	402de0 <setlocale@plt+0x1120>
  407c28:	bl	403108 <clear@@Base+0x34>
  407c2c:	bl	4052e4 <clear@@Base+0x2210>
  407c30:	adrp	x0, 416000 <winch@@Base+0x19c0>
  407c34:	add	x0, x0, #0x7
  407c38:	bl	40530c <clear@@Base+0x2238>
  407c3c:	mov	x0, xzr
  407c40:	mov	w1, wzr
  407c44:	bl	405480 <clear@@Base+0x23ac>
  407c48:	bl	406ec0 <clear@@Base+0x3dec>
  407c4c:	adrp	x8, 433000 <PC+0x4800>
  407c50:	ldr	w8, [x8, #324]
  407c54:	mov	w25, w0
  407c58:	cmp	w8, w0
  407c5c:	mov	w0, #0x65                  	// #101
  407c60:	b.eq	407154 <clear@@Base+0x4080>  // b.none
  407c64:	adrp	x8, 433000 <PC+0x4800>
  407c68:	ldr	w8, [x8, #348]
  407c6c:	cmp	w8, w25
  407c70:	b.eq	407154 <clear@@Base+0x4080>  // b.none
  407c74:	adrp	x8, 433000 <PC+0x4800>
  407c78:	ldr	w8, [x8, #320]
  407c7c:	cmp	w8, w25
  407c80:	b.eq	407154 <clear@@Base+0x4080>  // b.none
  407c84:	cmp	w25, #0xa
  407c88:	mov	w0, #0x65                  	// #101
  407c8c:	b.eq	407154 <clear@@Base+0x4080>  // b.none
  407c90:	cmp	w25, #0xd
  407c94:	b.eq	407154 <clear@@Base+0x4080>  // b.none
  407c98:	bl	412f64 <error@@Base+0x1428>
  407c9c:	bl	403108 <clear@@Base+0x34>
  407ca0:	bl	411860 <clear@@Base+0xe78c>
  407ca4:	mov	w0, w25
  407ca8:	bl	40f67c <clear@@Base+0xc5a8>
  407cac:	b	408324 <clear@@Base+0x5250>
  407cb0:	bl	4045a0 <clear@@Base+0x14cc>
  407cb4:	mov	w8, w0
  407cb8:	mov	w0, #0x65                  	// #101
  407cbc:	tbnz	w8, #3, 407154 <clear@@Base+0x4080>
  407cc0:	bl	412f64 <error@@Base+0x1428>
  407cc4:	bl	403108 <clear@@Base+0x34>
  407cc8:	bl	411860 <clear@@Base+0xe78c>
  407ccc:	adrp	x8, 433000 <PC+0x4800>
  407cd0:	adrp	x10, 433000 <PC+0x4800>
  407cd4:	ldr	w11, [x8, #432]
  407cd8:	ldr	w12, [x10, #540]
  407cdc:	adrp	x0, 415000 <winch@@Base+0x9c0>
  407ce0:	adrp	x9, 42f000 <PC+0x800>
  407ce4:	adrp	x13, 42f000 <PC+0x800>
  407ce8:	add	x0, x0, #0x5a9
  407cec:	str	wzr, [x8, #432]
  407cf0:	str	w11, [x9, #1960]
  407cf4:	str	w12, [x13, #1964]
  407cf8:	str	wzr, [x10, #540]
  407cfc:	bl	409a64 <clear@@Base+0x6990>
  407d00:	b	408324 <clear@@Base+0x5250>
  407d04:	bl	415288 <winch@@Base+0xc48>
  407d08:	cbz	w0, 40832c <clear@@Base+0x5258>
  407d0c:	adrp	x0, 415000 <winch@@Base+0x9c0>
  407d10:	add	x0, x0, #0xf7c
  407d14:	b	407ea8 <clear@@Base+0x4dd4>
  407d18:	ldr	x8, [x23, #1928]
  407d1c:	adrp	x26, 42f000 <PC+0x800>
  407d20:	tbnz	x8, #63, 40839c <clear@@Base+0x52c8>
  407d24:	cmp	x8, #0x64
  407d28:	b.gt	407d3c <clear@@Base+0x4c68>
  407d2c:	cmp	x8, #0x64
  407d30:	b.ne	4083a8 <clear@@Base+0x52d4>  // b.any
  407d34:	ldr	x8, [x26, #1952]
  407d38:	cbz	x8, 4083a8 <clear@@Base+0x52d4>
  407d3c:	mov	w8, #0x64                  	// #100
  407d40:	b	4083a0 <clear@@Base+0x52cc>
  407d44:	bl	415288 <winch@@Base+0xc48>
  407d48:	cbz	w0, 4083c4 <clear@@Base+0x52f0>
  407d4c:	adrp	x0, 415000 <winch@@Base+0x9c0>
  407d50:	add	x0, x0, #0xfa0
  407d54:	b	407ea8 <clear@@Base+0x4dd4>
  407d58:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  407d5c:	ldr	x8, [x8, #2064]
  407d60:	cbz	x8, 407da0 <clear@@Base+0x4ccc>
  407d64:	bl	4045a0 <clear@@Base+0x14cc>
  407d68:	tbz	w0, #3, 407da0 <clear@@Base+0x4ccc>
  407d6c:	adrp	x8, 42f000 <PC+0x800>
  407d70:	adrp	x9, 42f000 <PC+0x800>
  407d74:	ldr	w8, [x8, #1960]
  407d78:	ldr	w9, [x9, #1964]
  407d7c:	adrp	x10, 433000 <PC+0x4800>
  407d80:	adrp	x11, 433000 <PC+0x4800>
  407d84:	mov	w0, #0x1                   	// #1
  407d88:	str	w8, [x10, #432]
  407d8c:	str	w9, [x11, #540]
  407d90:	bl	40a42c <clear@@Base+0x7358>
  407d94:	mov	w8, w0
  407d98:	mov	w0, #0x65                  	// #101
  407d9c:	cbz	w8, 407154 <clear@@Base+0x4080>
  407da0:	ldr	x8, [sp, #24]
  407da4:	cbz	x8, 407db0 <clear@@Base+0x4cdc>
  407da8:	ldrb	w0, [x8]
  407dac:	bl	40215c <setlocale@plt+0x49c>
  407db0:	mov	w0, wzr
  407db4:	bl	40215c <setlocale@plt+0x49c>
  407db8:	b	408324 <clear@@Base+0x5250>
  407dbc:	bl	4045a0 <clear@@Base+0x14cc>
  407dc0:	mov	w8, w0
  407dc4:	mov	w0, #0x65                  	// #101
  407dc8:	tbnz	w8, #3, 407154 <clear@@Base+0x4080>
  407dcc:	bl	412f64 <error@@Base+0x1428>
  407dd0:	bl	403108 <clear@@Base+0x34>
  407dd4:	bl	411860 <clear@@Base+0xe78c>
  407dd8:	bl	412ce8 <error@@Base+0x11ac>
  407ddc:	str	x0, [sp, #8]
  407de0:	adrp	x0, 416000 <winch@@Base+0x19c0>
  407de4:	add	x0, x0, #0x2db
  407de8:	b	408410 <clear@@Base+0x533c>
  407dec:	ldr	x8, [x23, #1928]
  407df0:	cmp	x8, #0x0
  407df4:	b.gt	407e00 <clear@@Base+0x4d2c>
  407df8:	mov	w8, #0x1                   	// #1
  407dfc:	str	x8, [x23, #1928]
  407e00:	bl	412f64 <error@@Base+0x1428>
  407e04:	bl	403108 <clear@@Base+0x34>
  407e08:	bl	411860 <clear@@Base+0xe78c>
  407e0c:	adrp	x8, 433000 <PC+0x4800>
  407e10:	ldr	w8, [x8, #524]
  407e14:	ldr	x0, [x23, #1928]
  407e18:	cmp	w8, #0x2
  407e1c:	b.ne	407e38 <clear@@Base+0x4d64>  // b.any
  407e20:	cmp	x0, #0x2
  407e24:	b.lt	407e38 <clear@@Base+0x4d64>  // b.tstop
  407e28:	adrp	x8, 42f000 <PC+0x800>
  407e2c:	ldr	x0, [x8, #1944]
  407e30:	bl	40c66c <clear@@Base+0x9598>
  407e34:	ldr	x0, [x23, #1928]
  407e38:	mov	w1, #0x1                   	// #1
  407e3c:	b	408290 <clear@@Base+0x51bc>
  407e40:	ldr	x8, [x23, #1928]
  407e44:	cmp	x8, #0x0
  407e48:	b.gt	407e54 <clear@@Base+0x4d80>
  407e4c:	mov	w8, #0x1                   	// #1
  407e50:	str	x8, [x23, #1928]
  407e54:	bl	412f64 <error@@Base+0x1428>
  407e58:	bl	403108 <clear@@Base+0x34>
  407e5c:	bl	411860 <clear@@Base+0xe78c>
  407e60:	ldr	w0, [x23, #1928]
  407e64:	mov	w1, #0x1                   	// #1
  407e68:	b	4082b0 <clear@@Base+0x51dc>
  407e6c:	bl	412f64 <error@@Base+0x1428>
  407e70:	bl	403108 <clear@@Base+0x34>
  407e74:	bl	411860 <clear@@Base+0xe78c>
  407e78:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  407e7c:	add	x8, x8, #0x7e8
  407e80:	adrp	x0, 415000 <winch@@Base+0x9c0>
  407e84:	stur	x8, [x29, #-8]
  407e88:	add	x0, x0, #0xf0c
  407e8c:	sub	x1, x29, #0x8
  407e90:	b	407eac <clear@@Base+0x4dd8>
  407e94:	adrp	x8, 433000 <PC+0x4800>
  407e98:	ldr	w8, [x8, #284]
  407e9c:	cbz	w8, 408418 <clear@@Base+0x5344>
  407ea0:	adrp	x0, 415000 <winch@@Base+0x9c0>
  407ea4:	add	x0, x0, #0xf1e
  407ea8:	mov	x1, xzr
  407eac:	bl	411b3c <error@@Base>
  407eb0:	b	408324 <clear@@Base+0x5250>
  407eb4:	ldr	x8, [x23, #1928]
  407eb8:	cmp	x8, #0x1
  407ebc:	b.lt	4082b8 <clear@@Base+0x51e4>  // b.tstop
  407ec0:	adrp	x9, 433000 <PC+0x4800>
  407ec4:	str	w8, [x9, #444]
  407ec8:	b	4082c4 <clear@@Base+0x51f0>
  407ecc:	ldr	x8, [x23, #1928]
  407ed0:	cmp	x8, #0x1
  407ed4:	b.lt	4082fc <clear@@Base+0x5228>  // b.tstop
  407ed8:	adrp	x9, 433000 <PC+0x4800>
  407edc:	str	w8, [x9, #444]
  407ee0:	b	408308 <clear@@Base+0x5234>
  407ee4:	ldr	x0, [x23, #1928]
  407ee8:	cmp	x0, #0x0
  407eec:	b.gt	407ef8 <clear@@Base+0x4e24>
  407ef0:	mov	w0, #0x1                   	// #1
  407ef4:	str	x0, [x23, #1928]
  407ef8:	bl	40a4c8 <clear@@Base+0x73f4>
  407efc:	mov	w8, w0
  407f00:	mov	w0, #0x65                  	// #101
  407f04:	cbz	w8, 407154 <clear@@Base+0x4080>
  407f08:	adrp	x0, 415000 <winch@@Base+0x9c0>
  407f0c:	add	x0, x0, #0xfe0
  407f10:	b	407ea8 <clear@@Base+0x4dd4>
  407f14:	bl	413084 <error@@Base+0x1548>
  407f18:	b	408324 <clear@@Base+0x5250>
  407f1c:	ldr	x8, [x23, #1928]
  407f20:	cmp	x8, #0x0
  407f24:	b.gt	407f34 <clear@@Base+0x4e60>
  407f28:	bl	410788 <clear@@Base+0xd6b4>
  407f2c:	sxtw	x8, w0
  407f30:	str	x8, [x23, #1928]
  407f34:	bl	412f64 <error@@Base+0x1428>
  407f38:	bl	403108 <clear@@Base+0x34>
  407f3c:	bl	411860 <clear@@Base+0xe78c>
  407f40:	adrp	x8, 433000 <PC+0x4800>
  407f44:	ldr	w8, [x8, #524]
  407f48:	cmp	w8, #0x2
  407f4c:	b.ne	407f5c <clear@@Base+0x4e88>  // b.any
  407f50:	adrp	x8, 42f000 <PC+0x800>
  407f54:	ldr	x0, [x8, #1944]
  407f58:	bl	40c66c <clear@@Base+0x9598>
  407f5c:	ldr	w0, [x23, #1928]
  407f60:	mov	w1, #0x1                   	// #1
  407f64:	b	408290 <clear@@Base+0x51bc>
  407f68:	ldr	x8, [x23, #1928]
  407f6c:	cmp	x8, #0x1
  407f70:	b.lt	4084c0 <clear@@Base+0x53ec>  // b.tstop
  407f74:	adrp	x9, 433000 <PC+0x4800>
  407f78:	str	w8, [x9, #484]
  407f7c:	b	4084ec <clear@@Base+0x5418>
  407f80:	ldr	x8, [x23, #1928]
  407f84:	cmp	x8, #0x1
  407f88:	b.lt	40851c <clear@@Base+0x5448>  // b.tstop
  407f8c:	adrp	x9, 433000 <PC+0x4800>
  407f90:	str	w8, [x9, #484]
  407f94:	b	408548 <clear@@Base+0x5474>
  407f98:	ldr	x8, [x23, #1928]
  407f9c:	cmp	x8, #0x0
  407fa0:	b.gt	407fac <clear@@Base+0x4ed8>
  407fa4:	mov	w8, #0x1                   	// #1
  407fa8:	str	x8, [x23, #1928]
  407fac:	bl	408678 <clear@@Base+0x55a4>
  407fb0:	bl	412f64 <error@@Base+0x1428>
  407fb4:	bl	403108 <clear@@Base+0x34>
  407fb8:	bl	411860 <clear@@Base+0xe78c>
  407fbc:	ldr	w1, [x23, #1928]
  407fc0:	mov	x0, xzr
  407fc4:	mov	w2, wzr
  407fc8:	bl	408784 <clear@@Base+0x56b0>
  407fcc:	b	408324 <clear@@Base+0x5250>
  407fd0:	adrp	x10, 42f000 <PC+0x800>
  407fd4:	ldr	w8, [x10, #1920]
  407fd8:	ldr	x9, [x23, #1928]
  407fdc:	orr	w8, w8, #0x200
  407fe0:	cmp	x9, #0x0
  407fe4:	str	w8, [x10, #1920]
  407fe8:	b.gt	407fac <clear@@Base+0x4ed8>
  407fec:	b	407fa4 <clear@@Base+0x4ed0>
  407ff0:	adrp	x27, 42f000 <PC+0x800>
  407ff4:	ldr	w26, [x27, #1920]
  407ff8:	ldr	x9, [x23, #1928]
  407ffc:	mov	w8, #0x1                   	// #1
  408000:	tst	w26, #0x1
  408004:	and	w10, w26, #0xfffffffc
  408008:	cinc	w8, w8, ne  // ne = any
  40800c:	orr	w8, w8, w10
  408010:	b	408038 <clear@@Base+0x4f64>
  408014:	adrp	x27, 42f000 <PC+0x800>
  408018:	ldr	w26, [x27, #1920]
  40801c:	mov	w8, #0x1                   	// #1
  408020:	ldr	x9, [x23, #1928]
  408024:	tst	w26, #0x1
  408028:	and	w10, w26, #0xfffffffc
  40802c:	cinc	w8, w8, ne  // ne = any
  408030:	orr	w8, w10, w8
  408034:	orr	w8, w8, #0x200
  408038:	cmp	x9, #0x0
  40803c:	str	w8, [x27, #1920]
  408040:	b.gt	40804c <clear@@Base+0x4f78>
  408044:	mov	w8, #0x1                   	// #1
  408048:	str	x8, [x23, #1928]
  40804c:	bl	408678 <clear@@Base+0x55a4>
  408050:	bl	412f64 <error@@Base+0x1428>
  408054:	bl	403108 <clear@@Base+0x34>
  408058:	bl	411860 <clear@@Base+0xe78c>
  40805c:	ldr	w1, [x23, #1928]
  408060:	mov	x0, xzr
  408064:	mov	w2, wzr
  408068:	bl	408784 <clear@@Base+0x56b0>
  40806c:	str	w26, [x27, #1920]
  408070:	b	408324 <clear@@Base+0x5250>
  408074:	adrp	x8, 433000 <PC+0x4800>
  408078:	ldr	w8, [x8, #524]
  40807c:	cbz	w8, 40808c <clear@@Base+0x4fb8>
  408080:	adrp	x8, 42f000 <PC+0x800>
  408084:	ldr	x0, [x8, #1944]
  408088:	bl	40c66c <clear@@Base+0x9598>
  40808c:	mov	w0, wzr
  408090:	bl	408594 <clear@@Base+0x54c0>
  408094:	b	407154 <clear@@Base+0x4080>
  408098:	bl	412f64 <error@@Base+0x1428>
  40809c:	bl	403108 <clear@@Base+0x34>
  4080a0:	bl	411860 <clear@@Base+0xe78c>
  4080a4:	ldr	x0, [x23, #1928]
  4080a8:	tbz	x0, #63, 4080b4 <clear@@Base+0x4fe0>
  4080ac:	mov	x0, xzr
  4080b0:	str	xzr, [x23, #1928]
  4080b4:	adrp	x8, 433000 <PC+0x4800>
  4080b8:	ldr	w1, [x8, #508]
  4080bc:	bl	40ca70 <clear@@Base+0x999c>
  4080c0:	b	408324 <clear@@Base+0x5250>
  4080c4:	bl	4045a0 <clear@@Base+0x14cc>
  4080c8:	mov	w8, w0
  4080cc:	mov	w0, #0x65                  	// #101
  4080d0:	tbnz	w8, #3, 407154 <clear@@Base+0x4080>
  4080d4:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4080d8:	ldr	x26, [x8, #2064]
  4080dc:	mov	x0, x26
  4080e0:	bl	40bdd8 <clear@@Base+0x8d04>
  4080e4:	cbz	x0, 4080fc <clear@@Base+0x5028>
  4080e8:	bl	409a84 <clear@@Base+0x69b0>
  4080ec:	cbz	w0, 40857c <clear@@Base+0x54a8>
  4080f0:	mov	x0, x26
  4080f4:	bl	409fe4 <clear@@Base+0x6f10>
  4080f8:	b	408324 <clear@@Base+0x5250>
  4080fc:	bl	403094 <setlocale@plt+0x13d4>
  408100:	b	408324 <clear@@Base+0x5250>
  408104:	ldr	x0, [x23, #1928]
  408108:	cmp	x0, #0x0
  40810c:	b.gt	408118 <clear@@Base+0x5044>
  408110:	mov	w0, #0x1                   	// #1
  408114:	str	x0, [x23, #1928]
  408118:	bl	4151b8 <winch@@Base+0xb78>
  40811c:	cbnz	x0, 408148 <clear@@Base+0x5074>
  408120:	adrp	x0, 415000 <winch@@Base+0x9c0>
  408124:	add	x0, x0, #0xfc4
  408128:	b	407ea8 <clear@@Base+0x4dd4>
  40812c:	ldr	x0, [x23, #1928]
  408130:	cmp	x0, #0x0
  408134:	b.gt	408140 <clear@@Base+0x506c>
  408138:	mov	w0, #0x1                   	// #1
  40813c:	str	x0, [x23, #1928]
  408140:	bl	415220 <winch@@Base+0xbe0>
  408144:	cbz	x0, 408568 <clear@@Base+0x5494>
  408148:	mov	x26, x0
  40814c:	bl	412f64 <error@@Base+0x1428>
  408150:	bl	403108 <clear@@Base+0x34>
  408154:	bl	411860 <clear@@Base+0xe78c>
  408158:	mov	x0, x26
  40815c:	bl	409a64 <clear@@Base+0x6990>
  408160:	mov	w8, w0
  408164:	mov	w0, #0x65                  	// #101
  408168:	cbnz	w8, 407154 <clear@@Base+0x4080>
  40816c:	bl	415044 <winch@@Base+0xa04>
  408170:	mov	x8, x0
  408174:	cmn	x0, #0x1
  408178:	mov	w0, #0x65                  	// #101
  40817c:	b.eq	407154 <clear@@Base+0x4080>  // b.none
  408180:	adrp	x9, 433000 <PC+0x4800>
  408184:	ldr	w1, [x9, #508]
  408188:	mov	x0, x8
  40818c:	bl	40c79c <clear@@Base+0x96c8>
  408190:	b	408324 <clear@@Base+0x5250>
  408194:	mov	w0, #0x1                   	// #1
  408198:	bl	408594 <clear@@Base+0x54c0>
  40819c:	b	407154 <clear@@Base+0x4080>
  4081a0:	bl	412f64 <error@@Base+0x1428>
  4081a4:	bl	403108 <clear@@Base+0x34>
  4081a8:	bl	411860 <clear@@Base+0xe78c>
  4081ac:	ldr	x0, [x23, #1928]
  4081b0:	cmp	x0, #0x0
  4081b4:	b.le	408574 <clear@@Base+0x54a0>
  4081b8:	bl	40cadc <clear@@Base+0x9a08>
  4081bc:	b	408324 <clear@@Base+0x5250>
  4081c0:	adrp	x8, 433000 <PC+0x4800>
  4081c4:	adrp	x9, 433000 <PC+0x4800>
  4081c8:	mov	w10, #0x1                   	// #1
  4081cc:	str	wzr, [x8, #432]
  4081d0:	b	4081e8 <clear@@Base+0x5114>
  4081d4:	bl	40e324 <clear@@Base+0xb250>
  4081d8:	adrp	x8, 433000 <PC+0x4800>
  4081dc:	adrp	x9, 433000 <PC+0x4800>
  4081e0:	mov	w10, #0x1                   	// #1
  4081e4:	str	w0, [x8, #432]
  4081e8:	str	w10, [x9, #412]
  4081ec:	b	408324 <clear@@Base+0x5250>
  4081f0:	mov	w8, #0x3e                  	// #62
  4081f4:	str	w8, [x21, #1904]
  4081f8:	bl	402de0 <setlocale@plt+0x1120>
  4081fc:	bl	403108 <clear@@Base+0x34>
  408200:	bl	4052e4 <clear@@Base+0x2210>
  408204:	adrp	x0, 415000 <winch@@Base+0x9c0>
  408208:	add	x0, x0, #0xffa
  40820c:	bl	40530c <clear@@Base+0x2238>
  408210:	mov	x0, xzr
  408214:	mov	w1, wzr
  408218:	bl	405480 <clear@@Base+0x23ac>
  40821c:	bl	406ec0 <clear@@Base+0x3dec>
  408220:	adrp	x8, 433000 <PC+0x4800>
  408224:	ldr	w8, [x8, #324]
  408228:	mov	w25, w0
  40822c:	cmp	w8, w0
  408230:	mov	w0, #0x65                  	// #101
  408234:	b.eq	407154 <clear@@Base+0x4080>  // b.none
  408238:	adrp	x8, 433000 <PC+0x4800>
  40823c:	ldr	w8, [x8, #348]
  408240:	cmp	w8, w25
  408244:	b.eq	407154 <clear@@Base+0x4080>  // b.none
  408248:	adrp	x8, 433000 <PC+0x4800>
  40824c:	ldr	w8, [x8, #320]
  408250:	cmp	w8, w25
  408254:	b.eq	407154 <clear@@Base+0x4080>  // b.none
  408258:	cmp	w25, #0xa
  40825c:	mov	w0, #0x65                  	// #101
  408260:	b.eq	407154 <clear@@Base+0x4080>  // b.none
  408264:	cmp	w25, #0xd
  408268:	b.eq	407154 <clear@@Base+0x4080>  // b.none
  40826c:	mov	w0, w25
  408270:	bl	40f5e4 <clear@@Base+0xc510>
  408274:	b	407b28 <clear@@Base+0x4a54>
  408278:	bl	412f64 <error@@Base+0x1428>
  40827c:	bl	403108 <clear@@Base+0x34>
  408280:	bl	411860 <clear@@Base+0xe78c>
  408284:	adrp	x8, 433000 <PC+0x4800>
  408288:	ldr	w0, [x8, #496]
  40828c:	mov	w1, wzr
  408290:	mov	w2, wzr
  408294:	b	4082f4 <clear@@Base+0x5220>
  408298:	bl	412f64 <error@@Base+0x1428>
  40829c:	bl	403108 <clear@@Base+0x34>
  4082a0:	bl	411860 <clear@@Base+0xe78c>
  4082a4:	adrp	x8, 433000 <PC+0x4800>
  4082a8:	ldr	w0, [x8, #496]
  4082ac:	mov	w1, wzr
  4082b0:	mov	w2, wzr
  4082b4:	b	408320 <clear@@Base+0x524c>
  4082b8:	bl	410788 <clear@@Base+0xd6b4>
  4082bc:	sxtw	x8, w0
  4082c0:	str	x8, [x23, #1928]
  4082c4:	bl	412f64 <error@@Base+0x1428>
  4082c8:	bl	403108 <clear@@Base+0x34>
  4082cc:	bl	411860 <clear@@Base+0xe78c>
  4082d0:	adrp	x8, 433000 <PC+0x4800>
  4082d4:	ldr	w8, [x8, #524]
  4082d8:	cbz	w8, 4082e8 <clear@@Base+0x5214>
  4082dc:	adrp	x8, 42f000 <PC+0x800>
  4082e0:	ldr	x0, [x8, #1944]
  4082e4:	bl	40c66c <clear@@Base+0x9598>
  4082e8:	ldr	w0, [x23, #1928]
  4082ec:	mov	w2, #0x1                   	// #1
  4082f0:	mov	w1, wzr
  4082f4:	bl	40bafc <clear@@Base+0x8a28>
  4082f8:	b	408324 <clear@@Base+0x5250>
  4082fc:	bl	410788 <clear@@Base+0xd6b4>
  408300:	sxtw	x8, w0
  408304:	str	x8, [x23, #1928]
  408308:	bl	412f64 <error@@Base+0x1428>
  40830c:	bl	403108 <clear@@Base+0x34>
  408310:	bl	411860 <clear@@Base+0xe78c>
  408314:	ldr	w0, [x23, #1928]
  408318:	mov	w2, #0x1                   	// #1
  40831c:	mov	w1, wzr
  408320:	bl	40bc34 <clear@@Base+0x8b60>
  408324:	mov	w0, #0x65                  	// #101
  408328:	b	407154 <clear@@Base+0x4080>
  40832c:	ldr	x0, [x23, #1928]
  408330:	cmp	x0, #0x0
  408334:	b.gt	408340 <clear@@Base+0x526c>
  408338:	mov	w0, #0x1                   	// #1
  40833c:	str	x0, [x23, #1928]
  408340:	bl	40a3fc <clear@@Base+0x7328>
  408344:	mov	w8, w0
  408348:	mov	w0, #0x65                  	// #101
  40834c:	cbz	w8, 407154 <clear@@Base+0x4080>
  408350:	bl	4111b4 <clear@@Base+0xe0e0>
  408354:	cbz	w0, 408370 <clear@@Base+0x529c>
  408358:	bl	40b55c <clear@@Base+0x8488>
  40835c:	cbz	w0, 408370 <clear@@Base+0x529c>
  408360:	bl	4045a0 <clear@@Base+0x14cc>
  408364:	tbnz	w0, #3, 408370 <clear@@Base+0x529c>
  408368:	mov	w0, wzr
  40836c:	bl	40215c <setlocale@plt+0x49c>
  408370:	ldr	x8, [x23, #1928]
  408374:	adrp	x9, 415000 <winch@@Base+0x9c0>
  408378:	add	x9, x9, #0xf89
  40837c:	adrp	x0, 415000 <winch@@Base+0x9c0>
  408380:	cmp	x8, #0x1
  408384:	adrp	x8, 415000 <winch@@Base+0x9c0>
  408388:	add	x8, x8, #0x6f9
  40838c:	csel	x8, x9, x8, gt
  408390:	add	x0, x0, #0xf91
  408394:	str	x8, [sp, #8]
  408398:	b	408410 <clear@@Base+0x533c>
  40839c:	mov	x8, xzr
  4083a0:	str	x8, [x23, #1928]
  4083a4:	str	xzr, [x26, #1952]
  4083a8:	bl	412f64 <error@@Base+0x1428>
  4083ac:	bl	403108 <clear@@Base+0x34>
  4083b0:	bl	411860 <clear@@Base+0xe78c>
  4083b4:	ldr	w0, [x23, #1928]
  4083b8:	ldr	x1, [x26, #1952]
  4083bc:	bl	40cb84 <clear@@Base+0x9ab0>
  4083c0:	b	408324 <clear@@Base+0x5250>
  4083c4:	ldr	x0, [x23, #1928]
  4083c8:	cmp	x0, #0x0
  4083cc:	b.gt	4083d8 <clear@@Base+0x5304>
  4083d0:	mov	w0, #0x1                   	// #1
  4083d4:	str	x0, [x23, #1928]
  4083d8:	bl	40a42c <clear@@Base+0x7358>
  4083dc:	mov	w8, w0
  4083e0:	mov	w0, #0x65                  	// #101
  4083e4:	cbz	w8, 407154 <clear@@Base+0x4080>
  4083e8:	ldr	x8, [x23, #1928]
  4083ec:	adrp	x9, 415000 <winch@@Base+0x9c0>
  4083f0:	add	x9, x9, #0xf89
  4083f4:	adrp	x0, 415000 <winch@@Base+0x9c0>
  4083f8:	cmp	x8, #0x1
  4083fc:	adrp	x8, 415000 <winch@@Base+0x9c0>
  408400:	add	x8, x8, #0x6f9
  408404:	csel	x8, x9, x8, gt
  408408:	str	x8, [sp, #8]
  40840c:	add	x0, x0, #0xfb1
  408410:	add	x1, sp, #0x8
  408414:	b	407eac <clear@@Base+0x4dd8>
  408418:	bl	4045a0 <clear@@Base+0x14cc>
  40841c:	mov	w8, w0
  408420:	mov	w0, #0x65                  	// #101
  408424:	tbnz	w8, #3, 407154 <clear@@Base+0x4080>
  408428:	adrp	x26, 42e000 <winch@@Base+0x199c0>
  40842c:	ldr	x0, [x26, #2064]
  408430:	bl	40bfb0 <clear@@Base+0x8edc>
  408434:	adrp	x1, 415000 <winch@@Base+0x9c0>
  408438:	add	x1, x1, #0x57e
  40843c:	bl	401b00 <strcmp@plt>
  408440:	cbz	w0, 408588 <clear@@Base+0x54b4>
  408444:	ldr	x0, [x26, #2064]
  408448:	bl	40c058 <clear@@Base+0x8f84>
  40844c:	cbz	x0, 408460 <clear@@Base+0x538c>
  408450:	adrp	x0, 415000 <winch@@Base+0x9c0>
  408454:	add	x0, x0, #0xf4f
  408458:	mov	x1, xzr
  40845c:	bl	411b3c <error@@Base>
  408460:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  408464:	ldr	x26, [x8, #1256]
  408468:	mov	w8, #0x1b                  	// #27
  40846c:	str	w8, [x21, #1904]
  408470:	bl	402de0 <setlocale@plt+0x1120>
  408474:	bl	403108 <clear@@Base+0x34>
  408478:	bl	4052e4 <clear@@Base+0x2210>
  40847c:	adrp	x0, 415000 <winch@@Base+0x9c0>
  408480:	add	x0, x0, #0xf7a
  408484:	bl	40530c <clear@@Base+0x2238>
  408488:	mov	x0, x26
  40848c:	mov	w1, wzr
  408490:	bl	405480 <clear@@Base+0x23ac>
  408494:	bl	4088ac <clear@@Base+0x57d8>
  408498:	bl	412f64 <error@@Base+0x1428>
  40849c:	bl	403108 <clear@@Base+0x34>
  4084a0:	bl	411860 <clear@@Base+0xe78c>
  4084a4:	adrp	x8, 433000 <PC+0x4800>
  4084a8:	ldr	x0, [x8, #272]
  4084ac:	mov	w1, wzr
  4084b0:	bl	41267c <error@@Base+0xb40>
  4084b4:	mov	x1, xzr
  4084b8:	bl	40ef50 <clear@@Base+0xbe7c>
  4084bc:	b	408324 <clear@@Base+0x5250>
  4084c0:	adrp	x8, 433000 <PC+0x4800>
  4084c4:	ldr	w8, [x8, #484]
  4084c8:	cmp	w8, #0x0
  4084cc:	b.gt	4084e4 <clear@@Base+0x5410>
  4084d0:	adrp	x8, 433000 <PC+0x4800>
  4084d4:	ldr	w8, [x8, #340]
  4084d8:	cmp	w8, #0x0
  4084dc:	cinc	w8, w8, lt  // lt = tstop
  4084e0:	asr	w8, w8, #1
  4084e4:	sxtw	x8, w8
  4084e8:	str	x8, [x23, #1928]
  4084ec:	adrp	x9, 433000 <PC+0x4800>
  4084f0:	ldrsw	x10, [x9, #432]
  4084f4:	cmp	x8, x10
  4084f8:	b.le	408504 <clear@@Base+0x5430>
  4084fc:	mov	x8, x10
  408500:	str	x10, [x23, #1928]
  408504:	sub	w8, w10, w8
  408508:	adrp	x10, 433000 <PC+0x4800>
  40850c:	mov	w11, #0x1                   	// #1
  408510:	str	w8, [x9, #432]
  408514:	str	w11, [x10, #412]
  408518:	b	408324 <clear@@Base+0x5250>
  40851c:	adrp	x8, 433000 <PC+0x4800>
  408520:	ldr	w8, [x8, #484]
  408524:	cmp	w8, #0x0
  408528:	b.gt	408540 <clear@@Base+0x546c>
  40852c:	adrp	x8, 433000 <PC+0x4800>
  408530:	ldr	w8, [x8, #340]
  408534:	cmp	w8, #0x0
  408538:	cinc	w8, w8, lt  // lt = tstop
  40853c:	asr	w8, w8, #1
  408540:	sxtw	x9, w8
  408544:	str	x9, [x23, #1928]
  408548:	adrp	x9, 433000 <PC+0x4800>
  40854c:	ldr	w10, [x9, #432]
  408550:	adrp	x11, 433000 <PC+0x4800>
  408554:	mov	w12, #0x1                   	// #1
  408558:	str	w12, [x11, #412]
  40855c:	add	w8, w10, w8
  408560:	str	w8, [x9, #432]
  408564:	b	408324 <clear@@Base+0x5250>
  408568:	adrp	x0, 415000 <winch@@Base+0x9c0>
  40856c:	add	x0, x0, #0xfd0
  408570:	b	407ea8 <clear@@Base+0x4dd4>
  408574:	bl	40ca24 <clear@@Base+0x9950>
  408578:	b	408324 <clear@@Base+0x5250>
  40857c:	mov	x0, x26
  408580:	bl	40bd24 <clear@@Base+0x8c50>
  408584:	b	408324 <clear@@Base+0x5250>
  408588:	adrp	x0, 415000 <winch@@Base+0x9c0>
  40858c:	add	x0, x0, #0xf34
  408590:	b	407ea8 <clear@@Base+0x4dd4>
  408594:	stp	x29, x30, [sp, #-64]!
  408598:	str	x23, [sp, #16]
  40859c:	stp	x22, x21, [sp, #32]
  4085a0:	stp	x20, x19, [sp, #48]
  4085a4:	mov	x29, sp
  4085a8:	mov	w19, w0
  4085ac:	bl	4045a0 <clear@@Base+0x14cc>
  4085b0:	tbnz	w0, #3, 4085fc <clear@@Base+0x5528>
  4085b4:	bl	412f64 <error@@Base+0x1428>
  4085b8:	bl	403108 <clear@@Base+0x34>
  4085bc:	bl	411860 <clear@@Base+0xe78c>
  4085c0:	bl	40ca24 <clear@@Base+0x9950>
  4085c4:	bl	403c90 <clear@@Base+0xbbc>
  4085c8:	adrp	x21, 433000 <PC+0x4800>
  4085cc:	ldr	w9, [x21, #640]
  4085d0:	cmp	w19, #0x0
  4085d4:	adrp	x23, 433000 <PC+0x4800>
  4085d8:	csinv	x8, x0, xzr, ne  // ne = any
  4085dc:	adrp	x22, 433000 <PC+0x4800>
  4085e0:	mov	w10, #0x1                   	// #1
  4085e4:	str	x8, [x23, #424]
  4085e8:	str	w10, [x22, #388]
  4085ec:	cbnz	w9, 408638 <clear@@Base+0x5564>
  4085f0:	mov	x20, x0
  4085f4:	cbnz	w19, 408604 <clear@@Base+0x5530>
  4085f8:	b	40860c <clear@@Base+0x5538>
  4085fc:	mov	w0, #0x65                  	// #101
  408600:	b	408664 <clear@@Base+0x5590>
  408604:	cmp	x8, x20
  408608:	b.gt	408634 <clear@@Base+0x5560>
  40860c:	bl	4088ac <clear@@Base+0x57d8>
  408610:	mov	w0, #0x1                   	// #1
  408614:	mov	w1, wzr
  408618:	mov	w2, wzr
  40861c:	bl	40bafc <clear@@Base+0x8a28>
  408620:	ldr	w8, [x21, #640]
  408624:	cbnz	w8, 408638 <clear@@Base+0x5564>
  408628:	cbz	w19, 40860c <clear@@Base+0x5538>
  40862c:	ldr	x8, [x23, #424]
  408630:	b	408604 <clear@@Base+0x5530>
  408634:	bl	403094 <setlocale@plt+0x13d4>
  408638:	str	wzr, [x22, #388]
  40863c:	bl	4043ac <clear@@Base+0x12d8>
  408640:	ldr	w8, [x21, #640]
  408644:	cmp	w19, #0x0
  408648:	mov	w9, #0x32                  	// #50
  40864c:	mov	w10, #0x38                  	// #56
  408650:	csel	w9, w10, w9, ne  // ne = any
  408654:	tst	w8, #0x3
  408658:	ccmp	w8, #0x0, #0x4, eq  // eq = none
  40865c:	mov	w8, #0x65                  	// #101
  408660:	csel	w0, w9, w8, ne  // ne = any
  408664:	ldp	x20, x19, [sp, #48]
  408668:	ldp	x22, x21, [sp, #32]
  40866c:	ldr	x23, [sp, #16]
  408670:	ldp	x29, x30, [sp], #64
  408674:	ret
  408678:	stp	x29, x30, [sp, #-32]!
  40867c:	str	x19, [sp, #16]
  408680:	adrp	x19, 42f000 <PC+0x800>
  408684:	ldr	w8, [x19, #1920]
  408688:	mov	w9, #0xf                   	// #15
  40868c:	mov	w10, #0x5                   	// #5
  408690:	mov	w11, #0x37                  	// #55
  408694:	tst	w8, #0x1
  408698:	csel	w9, w10, w9, eq  // eq = none
  40869c:	tst	w8, #0x2000
  4086a0:	csel	w8, w9, w11, eq  // eq = none
  4086a4:	adrp	x9, 42f000 <PC+0x800>
  4086a8:	mov	x29, sp
  4086ac:	str	w8, [x9, #1904]
  4086b0:	bl	402de0 <setlocale@plt+0x1120>
  4086b4:	bl	403108 <clear@@Base+0x34>
  4086b8:	bl	4052e4 <clear@@Base+0x2210>
  4086bc:	ldr	w8, [x19, #1920]
  4086c0:	tbnz	w8, #8, 408730 <clear@@Base+0x565c>
  4086c4:	tbnz	w8, #10, 408744 <clear@@Base+0x5670>
  4086c8:	tbnz	w8, #9, 408758 <clear@@Base+0x5684>
  4086cc:	tbnz	w8, #2, 40876c <clear@@Base+0x5698>
  4086d0:	tbz	w8, #12, 4086e4 <clear@@Base+0x5610>
  4086d4:	adrp	x0, 416000 <winch@@Base+0x19c0>
  4086d8:	add	x0, x0, #0x90
  4086dc:	bl	40530c <clear@@Base+0x2238>
  4086e0:	ldr	w8, [x19, #1920]
  4086e4:	adrp	x9, 416000 <winch@@Base+0x19c0>
  4086e8:	adrp	x10, 415000 <winch@@Base+0x9c0>
  4086ec:	add	x9, x9, #0x9c
  4086f0:	add	x10, x10, #0xde7
  4086f4:	tst	w8, #0x1
  4086f8:	adrp	x11, 416000 <winch@@Base+0x19c0>
  4086fc:	add	x11, x11, #0x9b
  408700:	csel	x9, x10, x9, eq  // eq = none
  408704:	tst	w8, #0x2000
  408708:	csel	x0, x9, x11, eq  // eq = none
  40870c:	bl	40530c <clear@@Base+0x2238>
  408710:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  408714:	ldr	x0, [x8, #1160]
  408718:	ldr	x19, [sp, #16]
  40871c:	adrp	x8, 433000 <PC+0x4800>
  408720:	str	wzr, [x8, #416]
  408724:	mov	w1, wzr
  408728:	ldp	x29, x30, [sp], #32
  40872c:	b	405480 <clear@@Base+0x23ac>
  408730:	adrp	x0, 416000 <winch@@Base+0x19c0>
  408734:	add	x0, x0, #0x63
  408738:	bl	40530c <clear@@Base+0x2238>
  40873c:	ldr	w8, [x19, #1920]
  408740:	tbz	w8, #10, 4086c8 <clear@@Base+0x55f4>
  408744:	adrp	x0, 416000 <winch@@Base+0x19c0>
  408748:	add	x0, x0, #0x6e
  40874c:	bl	40530c <clear@@Base+0x2238>
  408750:	ldr	w8, [x19, #1920]
  408754:	tbz	w8, #9, 4086cc <clear@@Base+0x55f8>
  408758:	adrp	x0, 416000 <winch@@Base+0x19c0>
  40875c:	add	x0, x0, #0x7a
  408760:	bl	40530c <clear@@Base+0x2238>
  408764:	ldr	w8, [x19, #1920]
  408768:	tbz	w8, #2, 4086d0 <clear@@Base+0x55fc>
  40876c:	adrp	x0, 416000 <winch@@Base+0x19c0>
  408770:	add	x0, x0, #0x86
  408774:	bl	40530c <clear@@Base+0x2238>
  408778:	ldr	w8, [x19, #1920]
  40877c:	tbnz	w8, #12, 4086d4 <clear@@Base+0x5600>
  408780:	b	4086e4 <clear@@Base+0x5610>
  408784:	stp	x29, x30, [sp, #-64]!
  408788:	stp	x24, x23, [sp, #16]
  40878c:	stp	x22, x21, [sp, #32]
  408790:	stp	x20, x19, [sp, #48]
  408794:	mov	x29, sp
  408798:	mov	w20, w2
  40879c:	mov	w22, w1
  4087a0:	mov	x21, x0
  4087a4:	bl	409ed8 <clear@@Base+0x6e04>
  4087a8:	adrp	x23, 42f000 <PC+0x800>
  4087ac:	ldr	w8, [x23, #1920]
  4087b0:	mov	x19, x0
  4087b4:	tbnz	w8, #10, 4087c0 <clear@@Base+0x56ec>
  4087b8:	mov	w24, wzr
  4087bc:	b	4087e8 <clear@@Base+0x5714>
  4087c0:	tbnz	w8, #0, 4087d0 <clear@@Base+0x56fc>
  4087c4:	bl	40a414 <clear@@Base+0x7340>
  4087c8:	cbnz	w0, 408894 <clear@@Base+0x57c0>
  4087cc:	b	4087d8 <clear@@Base+0x5704>
  4087d0:	bl	40a37c <clear@@Base+0x72a8>
  4087d4:	cbnz	w0, 408894 <clear@@Base+0x57c0>
  4087d8:	ldr	w8, [x23, #1920]
  4087dc:	mov	w24, #0x1                   	// #1
  4087e0:	and	w8, w8, #0xfffffbff
  4087e4:	str	w8, [x23, #1920]
  4087e8:	mov	w0, w8
  4087ec:	mov	x1, x21
  4087f0:	mov	w2, w22
  4087f4:	bl	41360c <error@@Base+0x1ad0>
  4087f8:	ldr	w8, [x23, #1920]
  4087fc:	and	w9, w8, #0xfffffffb
  408800:	str	w9, [x23, #1920]
  408804:	cbz	w0, 408894 <clear@@Base+0x57c0>
  408808:	mov	w22, w0
  40880c:	tbnz	w22, #31, 40885c <clear@@Base+0x5788>
  408810:	tbz	w8, #9, 40885c <clear@@Base+0x5788>
  408814:	mov	w0, #0x1                   	// #1
  408818:	tbnz	w8, #0, 408828 <clear@@Base+0x5754>
  40881c:	bl	40a42c <clear@@Base+0x7358>
  408820:	cbz	w0, 408830 <clear@@Base+0x575c>
  408824:	b	40885c <clear@@Base+0x5788>
  408828:	bl	40a3fc <clear@@Base+0x7328>
  40882c:	cbnz	w0, 40885c <clear@@Base+0x5788>
  408830:	ldr	w0, [x23, #1920]
  408834:	mov	x1, x21
  408838:	mov	w2, w22
  40883c:	bl	41360c <error@@Base+0x1ad0>
  408840:	ldr	w8, [x23, #1920]
  408844:	mov	w22, w0
  408848:	mov	w24, #0x1                   	// #1
  40884c:	and	w9, w8, #0xfffffffb
  408850:	str	w9, [x23, #1920]
  408854:	cbnz	w0, 40880c <clear@@Base+0x5738>
  408858:	b	408894 <clear@@Base+0x57c0>
  40885c:	cbnz	w20, 408878 <clear@@Base+0x57a4>
  408860:	cmp	w22, #0x1
  408864:	b.lt	408878 <clear@@Base+0x57a4>  // b.tstop
  408868:	adrp	x0, 416000 <winch@@Base+0x19c0>
  40886c:	add	x0, x0, #0x9e
  408870:	mov	x1, xzr
  408874:	bl	411b3c <error@@Base>
  408878:	cbz	w24, 408894 <clear@@Base+0x57c0>
  40887c:	mov	x0, x19
  408880:	ldp	x20, x19, [sp, #48]
  408884:	ldp	x22, x21, [sp, #32]
  408888:	ldp	x24, x23, [sp, #16]
  40888c:	ldp	x29, x30, [sp], #64
  408890:	b	409fe4 <clear@@Base+0x6f10>
  408894:	mov	x0, x19
  408898:	ldp	x20, x19, [sp, #48]
  40889c:	ldp	x22, x21, [sp, #32]
  4088a0:	ldp	x24, x23, [sp, #16]
  4088a4:	ldp	x29, x30, [sp], #64
  4088a8:	b	409fd4 <clear@@Base+0x6f00>
  4088ac:	stp	x29, x30, [sp, #-48]!
  4088b0:	stp	x22, x21, [sp, #16]
  4088b4:	stp	x20, x19, [sp, #32]
  4088b8:	mov	x29, sp
  4088bc:	bl	412524 <error@@Base+0x9e8>
  4088c0:	cbz	w0, 4088e0 <clear@@Base+0x580c>
  4088c4:	adrp	x8, 433000 <PC+0x4800>
  4088c8:	ldr	x0, [x8, #248]
  4088cc:	cmn	x0, #0x1
  4088d0:	b.eq	408934 <clear@@Base+0x5860>  // b.none
  4088d4:	adrp	x8, 433000 <PC+0x4800>
  4088d8:	ldr	w1, [x8, #256]
  4088dc:	b	40893c <clear@@Base+0x5868>
  4088e0:	adrp	x8, 433000 <PC+0x4800>
  4088e4:	ldr	w8, [x8, #412]
  4088e8:	cbz	w8, 408924 <clear@@Base+0x5850>
  4088ec:	adrp	x19, 433000 <PC+0x4800>
  4088f0:	adrp	x20, 433000 <PC+0x4800>
  4088f4:	ldr	w22, [x19, #468]
  4088f8:	ldr	w21, [x20, #388]
  4088fc:	mov	w9, #0x1                   	// #1
  408900:	cmp	w8, #0x2
  408904:	str	w9, [x19, #468]
  408908:	str	wzr, [x20, #388]
  40890c:	b.ne	408918 <clear@@Base+0x5844>  // b.any
  408910:	bl	40a518 <clear@@Base+0x7444>
  408914:	bl	40c708 <clear@@Base+0x9634>
  408918:	bl	40c9dc <clear@@Base+0x9908>
  40891c:	str	w22, [x19, #468]
  408920:	str	w21, [x20, #388]
  408924:	ldp	x20, x19, [sp, #32]
  408928:	ldp	x22, x21, [sp, #16]
  40892c:	ldp	x29, x30, [sp], #48
  408930:	ret
  408934:	mov	w1, #0x1                   	// #1
  408938:	mov	x0, xzr
  40893c:	ldp	x20, x19, [sp, #32]
  408940:	ldp	x22, x21, [sp, #16]
  408944:	ldp	x29, x30, [sp], #48
  408948:	b	40c79c <clear@@Base+0x96c8>
  40894c:	stp	x29, x30, [sp, #-32]!
  408950:	stp	x20, x19, [sp, #16]
  408954:	adrp	x8, 42f000 <PC+0x800>
  408958:	ldr	w20, [x8, #1968]
  40895c:	adrp	x9, 415000 <winch@@Base+0x9c0>
  408960:	adrp	x8, 416000 <winch@@Base+0x19c0>
  408964:	add	x9, x9, #0x57e
  408968:	add	x8, x8, #0xb0
  40896c:	adrp	x10, 42f000 <PC+0x800>
  408970:	mov	w11, #0x2f                  	// #47
  408974:	tst	w20, #0xffffffbf
  408978:	mov	x29, sp
  40897c:	csel	x19, x8, x9, eq  // eq = none
  408980:	str	w11, [x10, #1904]
  408984:	bl	402de0 <setlocale@plt+0x1120>
  408988:	bl	403108 <clear@@Base+0x34>
  40898c:	bl	4052e4 <clear@@Base+0x2210>
  408990:	mov	x0, x19
  408994:	bl	40530c <clear@@Base+0x2238>
  408998:	adrp	x8, 42f000 <PC+0x800>
  40899c:	ldrb	w8, [x8, #1972]
  4089a0:	cmp	w8, #0x1
  4089a4:	b.ne	4089b0 <clear@@Base+0x58dc>  // b.any
  4089a8:	mov	x0, x19
  4089ac:	bl	40530c <clear@@Base+0x2238>
  4089b0:	and	w19, w20, #0xffffffbf
  4089b4:	tbz	w20, #6, 4089c4 <clear@@Base+0x58f0>
  4089b8:	adrp	x0, 416000 <winch@@Base+0x19c0>
  4089bc:	add	x0, x0, #0xb2
  4089c0:	bl	40530c <clear@@Base+0x2238>
  4089c4:	cmp	w19, #0x2
  4089c8:	b.eq	4089e0 <clear@@Base+0x590c>  // b.none
  4089cc:	cmp	w19, #0x3
  4089d0:	b.ne	4089ec <clear@@Base+0x5918>  // b.any
  4089d4:	adrp	x0, 415000 <winch@@Base+0x9c0>
  4089d8:	add	x0, x0, #0xf7a
  4089dc:	b	4089e8 <clear@@Base+0x5914>
  4089e0:	adrp	x0, 415000 <winch@@Base+0x9c0>
  4089e4:	add	x0, x0, #0xfed
  4089e8:	bl	40530c <clear@@Base+0x2238>
  4089ec:	adrp	x8, 433000 <PC+0x4800>
  4089f0:	str	wzr, [x8, #416]
  4089f4:	ldp	x20, x19, [sp, #16]
  4089f8:	mov	x0, xzr
  4089fc:	mov	w1, wzr
  408a00:	ldp	x29, x30, [sp], #32
  408a04:	b	405480 <clear@@Base+0x23ac>
  408a08:	stp	x29, x30, [sp, #-32]!
  408a0c:	stp	x20, x19, [sp, #16]
  408a10:	mov	x29, sp
  408a14:	bl	412f64 <error@@Base+0x1428>
  408a18:	bl	403108 <clear@@Base+0x34>
  408a1c:	bl	411860 <clear@@Base+0xe78c>
  408a20:	bl	405f68 <clear@@Base+0x2e94>
  408a24:	adrp	x8, 42f000 <PC+0x800>
  408a28:	ldr	w8, [x8, #1904]
  408a2c:	mov	x19, x0
  408a30:	cmp	w8, #0x22
  408a34:	b.gt	408af4 <clear@@Base+0x5a20>
  408a38:	cmp	w8, #0x9
  408a3c:	b.le	408b34 <clear@@Base+0x5a60>
  408a40:	cmp	w8, #0xa
  408a44:	b.eq	408ab8 <clear@@Base+0x59e4>  // b.none
  408a48:	cmp	w8, #0xf
  408a4c:	b.eq	408b8c <clear@@Base+0x5ab8>  // b.none
  408a50:	cmp	w8, #0x1b
  408a54:	b.ne	408c28 <clear@@Base+0x5b54>  // b.any
  408a58:	ldrb	w8, [x19]
  408a5c:	cmp	w8, #0x21
  408a60:	b.eq	408a80 <clear@@Base+0x59ac>  // b.none
  408a64:	adrp	x20, 42f000 <PC+0x800>
  408a68:	ldr	x0, [x20, #1984]
  408a6c:	cbz	x0, 408a74 <clear@@Base+0x59a0>
  408a70:	bl	401b20 <free@plt>
  408a74:	mov	x0, x19
  408a78:	bl	40a968 <clear@@Base+0x7894>
  408a7c:	str	x0, [x20, #1984]
  408a80:	adrp	x8, 433000 <PC+0x4800>
  408a84:	ldr	w8, [x8, #284]
  408a88:	cbnz	w8, 408c28 <clear@@Base+0x5b54>
  408a8c:	adrp	x8, 42f000 <PC+0x800>
  408a90:	ldr	x0, [x8, #1984]
  408a94:	cbnz	x0, 408aa0 <clear@@Base+0x59cc>
  408a98:	adrp	x0, 415000 <winch@@Base+0x9c0>
  408a9c:	add	x0, x0, #0x6f9
  408aa0:	ldp	x20, x19, [sp, #16]
  408aa4:	adrp	x1, 416000 <winch@@Base+0x19c0>
  408aa8:	add	x1, x1, #0x57
  408aac:	ldp	x29, x30, [sp], #32
  408ab0:	b	40ef50 <clear@@Base+0xbe7c>
  408ab4:	add	x19, x19, #0x1
  408ab8:	ldrb	w8, [x19]
  408abc:	cmp	w8, #0x2b
  408ac0:	b.eq	408ab4 <clear@@Base+0x59e0>  // b.none
  408ac4:	cmp	w8, #0x20
  408ac8:	b.eq	408ab4 <clear@@Base+0x59e0>  // b.none
  408acc:	adrp	x20, 42e000 <winch@@Base+0x199c0>
  408ad0:	ldr	x0, [x20, #2056]
  408ad4:	cbz	x0, 408ae0 <clear@@Base+0x5a0c>
  408ad8:	bl	401b20 <free@plt>
  408adc:	ldrb	w8, [x19]
  408ae0:	cbz	w8, 408c24 <clear@@Base+0x5b50>
  408ae4:	mov	x0, x19
  408ae8:	bl	40212c <setlocale@plt+0x46c>
  408aec:	str	x0, [x20, #2056]
  408af0:	b	408c28 <clear@@Base+0x5b54>
  408af4:	cmp	w8, #0x24
  408af8:	b.le	408b64 <clear@@Base+0x5a90>
  408afc:	cmp	w8, #0x25
  408b00:	b.eq	408ba8 <clear@@Base+0x5ad4>  // b.none
  408b04:	cmp	w8, #0x2f
  408b08:	b.eq	408bdc <clear@@Base+0x5b08>  // b.none
  408b0c:	cmp	w8, #0x37
  408b10:	b.ne	408c28 <clear@@Base+0x5b54>  // b.any
  408b14:	adrp	x8, 42f000 <PC+0x800>
  408b18:	ldr	w9, [x8, #1920]
  408b1c:	mov	x0, x19
  408b20:	eor	w1, w9, #0x100
  408b24:	str	w1, [x8, #1920]
  408b28:	ldp	x20, x19, [sp, #16]
  408b2c:	ldp	x29, x30, [sp], #32
  408b30:	b	4140e8 <error@@Base+0x25ac>
  408b34:	cmp	w8, #0x5
  408b38:	b.eq	408b8c <clear@@Base+0x5ab8>  // b.none
  408b3c:	cmp	w8, #0x9
  408b40:	b.ne	408c28 <clear@@Base+0x5b54>  // b.any
  408b44:	adrp	x8, 433000 <PC+0x4800>
  408b48:	ldr	w8, [x8, #284]
  408b4c:	cbnz	w8, 408c28 <clear@@Base+0x5b54>
  408b50:	mov	x0, x19
  408b54:	bl	40a1d8 <clear@@Base+0x7104>
  408b58:	ldp	x20, x19, [sp, #16]
  408b5c:	ldp	x29, x30, [sp], #32
  408b60:	b	4148f4 <winch@@Base+0x2b4>
  408b64:	cmp	w8, #0x23
  408b68:	b.eq	408c04 <clear@@Base+0x5b30>  // b.none
  408b6c:	cmp	w8, #0x24
  408b70:	b.ne	408c28 <clear@@Base+0x5b54>  // b.any
  408b74:	adrp	x8, 42f000 <PC+0x800>
  408b78:	ldrb	w0, [x19, #1]
  408b7c:	ldrb	w1, [x19]
  408b80:	ldr	w3, [x8, #1928]
  408b84:	mov	w2, wzr
  408b88:	b	408c18 <clear@@Base+0x5b44>
  408b8c:	adrp	x8, 42f000 <PC+0x800>
  408b90:	ldr	w1, [x8, #1928]
  408b94:	mov	x0, x19
  408b98:	ldp	x20, x19, [sp, #16]
  408b9c:	mov	w2, wzr
  408ba0:	ldp	x29, x30, [sp], #32
  408ba4:	b	408784 <clear@@Base+0x56b0>
  408ba8:	adrp	x8, 433000 <PC+0x4800>
  408bac:	ldr	w8, [x8, #284]
  408bb0:	cbnz	w8, 408c28 <clear@@Base+0x5b54>
  408bb4:	adrp	x8, 42f000 <PC+0x800>
  408bb8:	ldrb	w0, [x8, #1976]
  408bbc:	mov	x1, x19
  408bc0:	bl	40f15c <clear@@Base+0xc088>
  408bc4:	ldp	x20, x19, [sp, #16]
  408bc8:	adrp	x0, 416000 <winch@@Base+0x19c0>
  408bcc:	add	x0, x0, #0x5d
  408bd0:	mov	x1, xzr
  408bd4:	ldp	x29, x30, [sp], #32
  408bd8:	b	411b3c <error@@Base>
  408bdc:	adrp	x20, 42f000 <PC+0x800>
  408be0:	adrp	x8, 42f000 <PC+0x800>
  408be4:	adrp	x9, 42f000 <PC+0x800>
  408be8:	ldr	x0, [x20, #1936]
  408bec:	ldr	w1, [x8, #1980]
  408bf0:	ldr	w3, [x9, #1968]
  408bf4:	mov	x2, x19
  408bf8:	bl	410d14 <clear@@Base+0xdc40>
  408bfc:	str	xzr, [x20, #1936]
  408c00:	b	408c28 <clear@@Base+0x5b54>
  408c04:	adrp	x8, 42f000 <PC+0x800>
  408c08:	ldrb	w0, [x19]
  408c0c:	ldrb	w1, [x19, #1]
  408c10:	ldr	w3, [x8, #1928]
  408c14:	mov	w2, #0x1                   	// #1
  408c18:	ldp	x20, x19, [sp, #16]
  408c1c:	ldp	x29, x30, [sp], #32
  408c20:	b	403668 <clear@@Base+0x594>
  408c24:	str	xzr, [x20, #2056]
  408c28:	ldp	x20, x19, [sp, #16]
  408c2c:	ldp	x29, x30, [sp], #32
  408c30:	ret
  408c34:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  408c38:	ldr	w8, [x8, #3496]
  408c3c:	lsl	w9, w0, #2
  408c40:	cmp	w8, #0x0
  408c44:	csel	w8, w0, w9, eq  // eq = none
  408c48:	add	w0, w8, #0x1
  408c4c:	ret
  408c50:	stp	x29, x30, [sp, #-32]!
  408c54:	stp	x20, x19, [sp, #16]
  408c58:	mov	w20, w0
  408c5c:	mov	w0, #0x4                   	// #4
  408c60:	mov	w1, w20
  408c64:	mov	x29, sp
  408c68:	bl	4021d4 <setlocale@plt+0x514>
  408c6c:	cmp	w20, #0x1
  408c70:	mov	x19, x0
  408c74:	b.lt	408c8c <clear@@Base+0x5bb8>  // b.tstop
  408c78:	mov	w8, w20
  408c7c:	lsl	x2, x8, #2
  408c80:	mov	w1, #0xff                  	// #255
  408c84:	mov	x0, x19
  408c88:	bl	401a30 <memset@plt>
  408c8c:	mov	x0, x19
  408c90:	ldp	x20, x19, [sp, #16]
  408c94:	ldp	x29, x30, [sp], #32
  408c98:	ret
  408c9c:	sub	sp, sp, #0x80
  408ca0:	stp	x24, x23, [sp, #80]
  408ca4:	stp	x22, x21, [sp, #96]
  408ca8:	stp	x20, x19, [sp, #112]
  408cac:	mov	w21, w4
  408cb0:	mov	x23, x3
  408cb4:	mov	x22, x2
  408cb8:	mov	x19, x1
  408cbc:	mov	x20, x0
  408cc0:	stp	x29, x30, [sp, #32]
  408cc4:	stp	x28, x27, [sp, #48]
  408cc8:	stp	x26, x25, [sp, #64]
  408ccc:	add	x29, sp, #0x20
  408cd0:	cbz	x3, 408cdc <clear@@Base+0x5c08>
  408cd4:	ldrsw	x0, [x23]
  408cd8:	b	408ce4 <clear@@Base+0x5c10>
  408cdc:	mov	x0, x19
  408ce0:	bl	401830 <strlen@plt>
  408ce4:	cmp	x0, #0x1
  408ce8:	mov	x26, x20
  408cec:	str	x19, [sp, #16]
  408cf0:	stur	x20, [x29, #-8]
  408cf4:	b.lt	408e40 <clear@@Base+0x5d6c>  // b.tstop
  408cf8:	str	x23, [sp, #8]
  408cfc:	add	x24, x19, x0
  408d00:	adrp	x27, 42e000 <winch@@Base+0x199c0>
  408d04:	mov	x28, x20
  408d08:	mov	x23, x19
  408d0c:	mov	x26, x20
  408d10:	add	x0, sp, #0x10
  408d14:	mov	w1, #0x1                   	// #1
  408d18:	mov	x2, x24
  408d1c:	bl	404e98 <clear@@Base+0x1dc4>
  408d20:	mov	x25, x0
  408d24:	tbz	w21, #1, 408d7c <clear@@Base+0x5ca8>
  408d28:	cmp	x25, #0x8
  408d2c:	b.ne	408d7c <clear@@Base+0x5ca8>  // b.any
  408d30:	ldur	x9, [x29, #-8]
  408d34:	cmp	x9, x20
  408d38:	b.ls	408d7c <clear@@Base+0x5ca8>  // b.plast
  408d3c:	ldr	w8, [x27, #3496]
  408d40:	sub	x9, x9, #0x1
  408d44:	cmp	x9, x20
  408d48:	stur	x9, [x29, #-8]
  408d4c:	b.ls	408e00 <clear@@Base+0x5d2c>  // b.plast
  408d50:	cbz	w8, 408e00 <clear@@Base+0x5d2c>
  408d54:	ldrb	w10, [x9]
  408d58:	tbz	w10, #7, 408e00 <clear@@Base+0x5d2c>
  408d5c:	mvn	w11, w10
  408d60:	and	w11, w11, #0xc0
  408d64:	sub	x9, x9, #0x1
  408d68:	cbnz	w11, 408d44 <clear@@Base+0x5c70>
  408d6c:	and	w10, w10, #0xfe
  408d70:	cmp	w10, #0xfe
  408d74:	b.eq	408d44 <clear@@Base+0x5c70>  // b.none
  408d78:	b	408e00 <clear@@Base+0x5d2c>
  408d7c:	tbz	w21, #3, 408dc4 <clear@@Base+0x5cf0>
  408d80:	orr	x8, x25, #0x80
  408d84:	cmp	x8, #0x9b
  408d88:	b.ne	408dc4 <clear@@Base+0x5cf0>  // b.any
  408d8c:	ldr	x8, [sp, #16]
  408d90:	add	x8, x8, #0x1
  408d94:	cmp	x8, x24
  408d98:	str	x8, [sp, #16]
  408d9c:	b.cs	408e00 <clear@@Base+0x5d2c>  // b.hs, b.nlast
  408da0:	add	x9, x8, #0x1
  408da4:	str	x9, [sp, #16]
  408da8:	ldrb	w0, [x8]
  408dac:	bl	40d3d8 <clear@@Base+0xa304>
  408db0:	cbz	w0, 408e00 <clear@@Base+0x5d2c>
  408db4:	ldr	x8, [sp, #16]
  408db8:	cmp	x8, x24
  408dbc:	b.cc	408da0 <clear@@Base+0x5ccc>  // b.lo, b.ul, b.last
  408dc0:	b	408e00 <clear@@Base+0x5d2c>
  408dc4:	tbz	w21, #0, 408de0 <clear@@Base+0x5d0c>
  408dc8:	mov	w0, w25
  408dcc:	bl	401b90 <iswupper@plt>
  408dd0:	cbz	w0, 408de0 <clear@@Base+0x5d0c>
  408dd4:	mov	w0, w25
  408dd8:	bl	401c70 <towlower@plt>
  408ddc:	mov	w25, w0
  408de0:	sub	x0, x29, #0x8
  408de4:	mov	x1, x25
  408de8:	bl	404ae4 <clear@@Base+0x1a10>
  408dec:	cbz	x22, 408e00 <clear@@Base+0x5d2c>
  408df0:	sub	x9, x28, x20
  408df4:	sub	w8, w23, w19
  408df8:	sbfiz	x9, x9, #2, #32
  408dfc:	str	w8, [x22, x9]
  408e00:	ldur	x28, [x29, #-8]
  408e04:	ldr	x23, [sp, #16]
  408e08:	cmp	x28, x26
  408e0c:	csel	x26, x28, x26, hi  // hi = pmore
  408e10:	cmp	x23, x24
  408e14:	b.cc	408d10 <clear@@Base+0x5c3c>  // b.lo, b.ul, b.last
  408e18:	tbz	w21, #2, 408e3c <clear@@Base+0x5d68>
  408e1c:	ldr	x23, [sp, #8]
  408e20:	cmp	x26, x20
  408e24:	b.ls	408e40 <clear@@Base+0x5d6c>  // b.plast
  408e28:	mov	x8, x26
  408e2c:	ldrb	w9, [x8, #-1]!
  408e30:	cmp	w9, #0xd
  408e34:	csel	x26, x8, x26, eq  // eq = none
  408e38:	b	408e40 <clear@@Base+0x5d6c>
  408e3c:	ldr	x23, [sp, #8]
  408e40:	strb	wzr, [x26]
  408e44:	cbz	x23, 408e50 <clear@@Base+0x5d7c>
  408e48:	sub	w8, w26, w20
  408e4c:	str	w8, [x23]
  408e50:	ldp	x20, x19, [sp, #112]
  408e54:	ldp	x22, x21, [sp, #96]
  408e58:	ldp	x24, x23, [sp, #80]
  408e5c:	ldp	x26, x25, [sp, #64]
  408e60:	ldp	x28, x27, [sp, #48]
  408e64:	ldp	x29, x30, [sp, #32]
  408e68:	add	sp, sp, #0x80
  408e6c:	ret
  408e70:	stp	x29, x30, [sp, #-16]!
  408e74:	adrp	x8, 42f000 <PC+0x800>
  408e78:	ldr	x0, [x8, #1992]
  408e7c:	mov	x29, sp
  408e80:	bl	408eac <clear@@Base+0x5dd8>
  408e84:	adrp	x8, 42f000 <PC+0x800>
  408e88:	ldr	x0, [x8, #2000]
  408e8c:	bl	408eac <clear@@Base+0x5dd8>
  408e90:	adrp	x8, 42f000 <PC+0x800>
  408e94:	ldr	x0, [x8, #2008]
  408e98:	bl	408eac <clear@@Base+0x5dd8>
  408e9c:	adrp	x8, 42f000 <PC+0x800>
  408ea0:	ldr	x0, [x8, #2016]
  408ea4:	ldp	x29, x30, [sp], #16
  408ea8:	b	408eac <clear@@Base+0x5dd8>
  408eac:	stp	x29, x30, [sp, #-80]!
  408eb0:	stp	x26, x25, [sp, #16]
  408eb4:	stp	x24, x23, [sp, #32]
  408eb8:	stp	x22, x21, [sp, #48]
  408ebc:	stp	x20, x19, [sp, #64]
  408ec0:	mov	x29, sp
  408ec4:	cbz	x0, 408f8c <clear@@Base+0x5eb8>
  408ec8:	adrp	x21, 416000 <winch@@Base+0x19c0>
  408ecc:	mov	x19, x0
  408ed0:	add	x21, x21, #0x154
  408ed4:	mov	w22, #0x7f                  	// #127
  408ed8:	ldp	x23, x8, [x19, #8]
  408edc:	sub	x8, x8, x23
  408ee0:	cmp	w8, #0x1
  408ee4:	b.lt	408f84 <clear@@Base+0x5eb0>  // b.tstop
  408ee8:	add	x24, x23, w8, sxtw
  408eec:	mov	x25, x23
  408ef0:	ldrb	w8, [x25]
  408ef4:	cmp	w8, #0xb
  408ef8:	b.ne	408f40 <clear@@Base+0x5e6c>  // b.any
  408efc:	ldrb	w0, [x25, #1]
  408f00:	bl	4025e0 <setlocale@plt+0x920>
  408f04:	ldrb	w26, [x25, #2]
  408f08:	add	x25, x25, x26
  408f0c:	cbz	x0, 408f20 <clear@@Base+0x5e4c>
  408f10:	mov	x20, x0
  408f14:	bl	401830 <strlen@plt>
  408f18:	cmp	w0, w26
  408f1c:	b.le	408f24 <clear@@Base+0x5e50>
  408f20:	mov	x20, x21
  408f24:	ldrb	w8, [x20]
  408f28:	cbz	w8, 408ef0 <clear@@Base+0x5e1c>
  408f2c:	add	x9, x20, #0x1
  408f30:	strb	w8, [x23], #1
  408f34:	ldrb	w8, [x9], #1
  408f38:	cbnz	w8, 408f30 <clear@@Base+0x5e5c>
  408f3c:	b	408ef0 <clear@@Base+0x5e1c>
  408f40:	cbnz	w8, 408f58 <clear@@Base+0x5e84>
  408f44:	strb	wzr, [x23], #1
  408f48:	cmp	x23, x25
  408f4c:	b.hi	408f64 <clear@@Base+0x5e90>  // b.pmore
  408f50:	strb	w22, [x23], #1
  408f54:	b	408f48 <clear@@Base+0x5e74>
  408f58:	add	x25, x25, #0x1
  408f5c:	strb	w8, [x23], #1
  408f60:	b	408ef0 <clear@@Base+0x5e1c>
  408f64:	ldrsb	w8, [x25, #1]
  408f68:	add	x23, x25, #0x2
  408f6c:	tbz	w8, #31, 408f78 <clear@@Base+0x5ea4>
  408f70:	ldrb	w8, [x23], #1
  408f74:	cbnz	w8, 408f70 <clear@@Base+0x5e9c>
  408f78:	cmp	x23, x24
  408f7c:	mov	x25, x23
  408f80:	b.cc	408ef0 <clear@@Base+0x5e1c>  // b.lo, b.ul, b.last
  408f84:	ldr	x19, [x19]
  408f88:	cbnz	x19, 408ed8 <clear@@Base+0x5e04>
  408f8c:	ldp	x20, x19, [sp, #64]
  408f90:	ldp	x22, x21, [sp, #48]
  408f94:	ldp	x24, x23, [sp, #32]
  408f98:	ldp	x26, x25, [sp, #16]
  408f9c:	ldp	x29, x30, [sp], #80
  408fa0:	ret
  408fa4:	stp	x29, x30, [sp, #-16]!
  408fa8:	adrp	x0, 42d000 <winch@@Base+0x189c0>
  408fac:	add	x0, x0, #0x4f4
  408fb0:	mov	w1, #0x1f1                 	// #497
  408fb4:	mov	x29, sp
  408fb8:	bl	409014 <clear@@Base+0x5f40>
  408fbc:	adrp	x0, 42d000 <winch@@Base+0x189c0>
  408fc0:	add	x0, x0, #0x6e5
  408fc4:	mov	w1, #0xc9                  	// #201
  408fc8:	bl	409078 <clear@@Base+0x5fa4>
  408fcc:	adrp	x1, 416000 <winch@@Base+0x19c0>
  408fd0:	add	x1, x1, #0xb6
  408fd4:	mov	w2, #0x1                   	// #1
  408fd8:	mov	x0, xzr
  408fdc:	bl	4090dc <clear@@Base+0x6008>
  408fe0:	adrp	x0, 416000 <winch@@Base+0x19c0>
  408fe4:	adrp	x1, 416000 <winch@@Base+0x19c0>
  408fe8:	add	x0, x0, #0xc8
  408fec:	add	x1, x1, #0xd7
  408ff0:	mov	w2, #0x1                   	// #1
  408ff4:	bl	4090dc <clear@@Base+0x6008>
  408ff8:	adrp	x0, 416000 <winch@@Base+0x19c0>
  408ffc:	adrp	x1, 416000 <winch@@Base+0x19c0>
  409000:	add	x0, x0, #0xe4
  409004:	add	x1, x1, #0xec
  409008:	mov	w2, wzr
  40900c:	ldp	x29, x30, [sp], #16
  409010:	b	4090dc <clear@@Base+0x6008>
  409014:	stp	x29, x30, [sp, #-32]!
  409018:	stp	x20, x19, [sp, #16]
  40901c:	mov	x29, sp
  409020:	cbz	w1, 409054 <clear@@Base+0x5f80>
  409024:	mov	w20, w1
  409028:	mov	x19, x0
  40902c:	mov	w0, #0x1                   	// #1
  409030:	mov	w1, #0x18                  	// #24
  409034:	bl	401a70 <calloc@plt>
  409038:	cbz	x0, 409060 <clear@@Base+0x5f8c>
  40903c:	adrp	x8, 42f000 <PC+0x800>
  409040:	ldr	x9, [x8, #1992]
  409044:	add	x10, x19, w20, sxtw
  409048:	stp	x19, x10, [x0, #8]
  40904c:	str	x0, [x8, #1992]
  409050:	str	x9, [x0]
  409054:	ldp	x20, x19, [sp, #16]
  409058:	ldp	x29, x30, [sp], #32
  40905c:	ret
  409060:	ldp	x20, x19, [sp, #16]
  409064:	adrp	x0, 416000 <winch@@Base+0x19c0>
  409068:	add	x0, x0, #0xf2
  40906c:	mov	x1, xzr
  409070:	ldp	x29, x30, [sp], #32
  409074:	b	411b3c <error@@Base>
  409078:	stp	x29, x30, [sp, #-32]!
  40907c:	stp	x20, x19, [sp, #16]
  409080:	mov	x29, sp
  409084:	cbz	w1, 4090b8 <clear@@Base+0x5fe4>
  409088:	mov	w20, w1
  40908c:	mov	x19, x0
  409090:	mov	w0, #0x1                   	// #1
  409094:	mov	w1, #0x18                  	// #24
  409098:	bl	401a70 <calloc@plt>
  40909c:	cbz	x0, 4090c4 <clear@@Base+0x5ff0>
  4090a0:	adrp	x8, 42f000 <PC+0x800>
  4090a4:	ldr	x9, [x8, #2000]
  4090a8:	add	x10, x19, w20, sxtw
  4090ac:	stp	x19, x10, [x0, #8]
  4090b0:	str	x0, [x8, #2000]
  4090b4:	str	x9, [x0]
  4090b8:	ldp	x20, x19, [sp, #16]
  4090bc:	ldp	x29, x30, [sp], #32
  4090c0:	ret
  4090c4:	ldp	x20, x19, [sp, #16]
  4090c8:	adrp	x0, 416000 <winch@@Base+0x19c0>
  4090cc:	add	x0, x0, #0x112
  4090d0:	mov	x1, xzr
  4090d4:	ldp	x29, x30, [sp], #32
  4090d8:	b	411b3c <error@@Base>
  4090dc:	sub	sp, sp, #0x30
  4090e0:	stp	x20, x19, [sp, #32]
  4090e4:	mov	w19, w2
  4090e8:	mov	x20, x1
  4090ec:	stp	x29, x30, [sp, #16]
  4090f0:	add	x29, sp, #0x10
  4090f4:	cbz	x0, 409100 <clear@@Base+0x602c>
  4090f8:	bl	40939c <clear@@Base+0x62c8>
  4090fc:	cbnz	x0, 409108 <clear@@Base+0x6034>
  409100:	mov	x0, x20
  409104:	cbz	w19, 409110 <clear@@Base+0x603c>
  409108:	bl	40212c <setlocale@plt+0x46c>
  40910c:	b	409114 <clear@@Base+0x6040>
  409110:	bl	40a8a8 <clear@@Base+0x77d4>
  409114:	mov	x20, x0
  409118:	cbz	x0, 409148 <clear@@Base+0x6074>
  40911c:	mov	x0, x20
  409120:	mov	w1, w19
  409124:	bl	409434 <clear@@Base+0x6360>
  409128:	tbz	w0, #31, 409140 <clear@@Base+0x606c>
  40912c:	adrp	x0, 416000 <winch@@Base+0x19c0>
  409130:	add	x0, x0, #0x137
  409134:	add	x1, sp, #0x8
  409138:	str	x20, [sp, #8]
  40913c:	bl	411b3c <error@@Base>
  409140:	mov	x0, x20
  409144:	bl	401b20 <free@plt>
  409148:	ldp	x20, x19, [sp, #32]
  40914c:	ldp	x29, x30, [sp, #16]
  409150:	add	sp, sp, #0x30
  409154:	ret
  409158:	adrp	x8, 42f000 <PC+0x800>
  40915c:	ldr	x8, [x8, #1992]
  409160:	mov	x2, x1
  409164:	mov	x1, x0
  409168:	mov	x0, x8
  40916c:	b	409170 <clear@@Base+0x609c>
  409170:	stp	x29, x30, [sp, #-32]!
  409174:	str	x19, [sp, #16]
  409178:	mov	x29, sp
  40917c:	cbz	x0, 409240 <clear@@Base+0x616c>
  409180:	sub	x9, x1, #0x1
  409184:	ldp	x10, x8, [x0, #8]
  409188:	str	xzr, [x2]
  40918c:	cmp	x10, x8
  409190:	b.cs	409238 <clear@@Base+0x6164>  // b.hs, b.nlast
  409194:	mov	x11, x1
  409198:	ldrb	w12, [x10]
  40919c:	ldrb	w13, [x11]
  4091a0:	cmp	w12, w13
  4091a4:	b.ne	4091b0 <clear@@Base+0x60dc>  // b.any
  4091a8:	cbnz	w12, 4091f8 <clear@@Base+0x6124>
  4091ac:	b	40920c <clear@@Base+0x6138>
  4091b0:	cbz	w13, 409248 <clear@@Base+0x6174>
  4091b4:	add	x11, x10, #0x1
  4091b8:	cbz	w12, 4091c8 <clear@@Base+0x60f4>
  4091bc:	ldrb	w10, [x11], #1
  4091c0:	cbnz	w10, 4091bc <clear@@Base+0x60e8>
  4091c4:	b	4091d8 <clear@@Base+0x6104>
  4091c8:	ldrb	w11, [x11]
  4091cc:	cmp	w11, #0x67
  4091d0:	b.eq	409240 <clear@@Base+0x616c>  // b.none
  4091d4:	add	x11, x10, #0x1
  4091d8:	sub	x10, x11, #0x1
  4091dc:	ldrsb	w11, [x10, #1]!
  4091e0:	cmp	w11, #0x7f
  4091e4:	b.eq	4091dc <clear@@Base+0x6108>  // b.none
  4091e8:	tbz	w11, #31, 4091f4 <clear@@Base+0x6120>
  4091ec:	ldrb	w11, [x10, #1]!
  4091f0:	cbnz	w11, 4091ec <clear@@Base+0x6118>
  4091f4:	mov	x11, x9
  4091f8:	add	x10, x10, #0x1
  4091fc:	cmp	x10, x8
  409200:	add	x11, x11, #0x1
  409204:	b.cc	409198 <clear@@Base+0x60c4>  // b.lo, b.ul, b.last
  409208:	b	409238 <clear@@Base+0x6164>
  40920c:	add	x10, x10, #0x1
  409210:	ldrb	w8, [x10], #1
  409214:	cmp	w8, #0x7f
  409218:	b.eq	409210 <clear@@Base+0x613c>  // b.none
  40921c:	cmp	w8, #0x67
  409220:	b.eq	409240 <clear@@Base+0x616c>  // b.none
  409224:	tbz	w8, #7, 409230 <clear@@Base+0x615c>
  409228:	and	w8, w8, #0x7f
  40922c:	str	x10, [x2]
  409230:	cmp	w8, #0x64
  409234:	b.ne	40925c <clear@@Base+0x6188>  // b.any
  409238:	ldr	x0, [x0]
  40923c:	cbnz	x0, 409184 <clear@@Base+0x60b0>
  409240:	mov	w8, #0x64                  	// #100
  409244:	b	40924c <clear@@Base+0x6178>
  409248:	mov	w8, #0x16                  	// #22
  40924c:	ldr	x19, [sp, #16]
  409250:	mov	w0, w8
  409254:	ldp	x29, x30, [sp], #32
  409258:	ret
  40925c:	cmp	w8, #0x66
  409260:	b.eq	409240 <clear@@Base+0x616c>  // b.none
  409264:	cmp	w8, #0x44
  409268:	b.eq	4092b4 <clear@@Base+0x61e0>  // b.none
  40926c:	cmp	w8, #0x40
  409270:	b.ne	40924c <clear@@Base+0x6178>  // b.any
  409274:	bl	406ec0 <clear@@Base+0x3dec>
  409278:	mov	w19, w0
  40927c:	bl	406ec0 <clear@@Base+0x3dec>
  409280:	bl	406ec0 <clear@@Base+0x3dec>
  409284:	cmp	w19, #0x23
  409288:	b.eq	409350 <clear@@Base+0x627c>  // b.none
  40928c:	cmp	w19, #0x60
  409290:	b.eq	409338 <clear@@Base+0x6264>  // b.none
  409294:	cmp	w19, #0x61
  409298:	b.ne	40937c <clear@@Base+0x62a8>  // b.any
  40929c:	adrp	x8, 433000 <PC+0x4800>
  4092a0:	ldr	w8, [x8, #456]
  4092a4:	cmp	w8, #0x2
  4092a8:	mov	w8, #0x42                  	// #66
  4092ac:	cinc	w8, w8, eq  // eq = none
  4092b0:	b	40924c <clear@@Base+0x6178>
  4092b4:	add	x0, x29, #0x1c
  4092b8:	bl	409804 <clear@@Base+0x6730>
  4092bc:	mov	w8, #0x65                  	// #101
  4092c0:	tbnz	w0, #31, 40924c <clear@@Base+0x6178>
  4092c4:	ldrb	w9, [x29, #28]
  4092c8:	cmp	w9, #0x3b
  4092cc:	b.ne	40924c <clear@@Base+0x6178>  // b.any
  4092d0:	mov	w19, w0
  4092d4:	add	x0, x29, #0x1c
  4092d8:	bl	409804 <clear@@Base+0x6730>
  4092dc:	cmp	w0, #0x1
  4092e0:	mov	w8, #0x65                  	// #101
  4092e4:	b.lt	40924c <clear@@Base+0x6178>  // b.tstop
  4092e8:	ldrb	w9, [x29, #28]
  4092ec:	cmp	w9, #0x3b
  4092f0:	b.ne	40924c <clear@@Base+0x6178>  // b.any
  4092f4:	add	x0, x29, #0x1c
  4092f8:	bl	409804 <clear@@Base+0x6730>
  4092fc:	subs	w1, w0, #0x1
  409300:	b.lt	40937c <clear@@Base+0x62a8>  // b.tstop
  409304:	cmp	w19, #0x40
  409308:	b.eq	409338 <clear@@Base+0x6264>  // b.none
  40930c:	cmp	w19, #0x41
  409310:	b.eq	40929c <clear@@Base+0x61c8>  // b.none
  409314:	ldrb	w8, [x29, #28]
  409318:	cmp	w8, #0x6d
  40931c:	mov	w8, #0x65                  	// #101
  409320:	b.ne	40924c <clear@@Base+0x6178>  // b.any
  409324:	adrp	x9, 433000 <PC+0x4800>
  409328:	ldr	w9, [x9, #328]
  40932c:	cmp	w9, w0
  409330:	b.gt	409368 <clear@@Base+0x6294>
  409334:	b	40924c <clear@@Base+0x6178>
  409338:	adrp	x8, 433000 <PC+0x4800>
  40933c:	ldr	w8, [x8, #456]
  409340:	cmp	w8, #0x2
  409344:	mov	w8, #0x42                  	// #66
  409348:	cinc	w8, w8, ne  // ne = any
  40934c:	b	40924c <clear@@Base+0x6178>
  409350:	adrp	x8, 433000 <PC+0x4800>
  409354:	ldr	w8, [x8, #328]
  409358:	sub	w9, w0, #0x20
  40935c:	cmp	w8, w9
  409360:	b.le	40937c <clear@@Base+0x62a8>
  409364:	sub	w1, w0, #0x21
  409368:	mov	w0, #0x23                  	// #35
  40936c:	bl	40f4f4 <clear@@Base+0xc420>
  409370:	adrp	x8, 433000 <PC+0x4800>
  409374:	mov	w9, #0x1                   	// #1
  409378:	str	w9, [x8, #412]
  40937c:	mov	w8, #0x65                  	// #101
  409380:	b	40924c <clear@@Base+0x6178>
  409384:	adrp	x8, 42f000 <PC+0x800>
  409388:	ldr	x8, [x8, #2000]
  40938c:	mov	x2, x1
  409390:	mov	x1, x0
  409394:	mov	x0, x8
  409398:	b	409170 <clear@@Base+0x609c>
  40939c:	stp	x29, x30, [sp, #-32]!
  4093a0:	adrp	x8, 42f000 <PC+0x800>
  4093a4:	ldr	x8, [x8, #2008]
  4093a8:	str	x19, [sp, #16]
  4093ac:	mov	x29, sp
  4093b0:	mov	x19, x0
  4093b4:	add	x2, x29, #0x18
  4093b8:	mov	x0, x8
  4093bc:	mov	x1, x19
  4093c0:	bl	409170 <clear@@Base+0x609c>
  4093c4:	cmp	w0, #0x1
  4093c8:	b.ne	4093d4 <clear@@Base+0x6300>  // b.any
  4093cc:	ldr	x0, [x29, #24]
  4093d0:	b	40940c <clear@@Base+0x6338>
  4093d4:	mov	x0, x19
  4093d8:	bl	401c50 <getenv@plt>
  4093dc:	str	x0, [x29, #24]
  4093e0:	cbz	x0, 4093ec <clear@@Base+0x6318>
  4093e4:	ldrb	w8, [x0]
  4093e8:	cbnz	w8, 40940c <clear@@Base+0x6338>
  4093ec:	adrp	x8, 42f000 <PC+0x800>
  4093f0:	ldr	x0, [x8, #2016]
  4093f4:	add	x2, x29, #0x18
  4093f8:	mov	x1, x19
  4093fc:	bl	409170 <clear@@Base+0x609c>
  409400:	ldr	x8, [x29, #24]
  409404:	cmp	w0, #0x1
  409408:	csel	x0, x8, xzr, eq  // eq = none
  40940c:	ldr	x19, [sp, #16]
  409410:	ldp	x29, x30, [sp], #32
  409414:	ret
  409418:	cbz	x0, 40942c <clear@@Base+0x6358>
  40941c:	ldrb	w8, [x0]
  409420:	cmp	w8, #0x0
  409424:	cset	w0, eq  // eq = none
  409428:	ret
  40942c:	mov	w0, #0x1                   	// #1
  409430:	ret
  409434:	stp	x29, x30, [sp, #-64]!
  409438:	adrp	x8, 433000 <PC+0x4800>
  40943c:	ldr	w8, [x8, #284]
  409440:	str	x23, [sp, #16]
  409444:	stp	x22, x21, [sp, #32]
  409448:	stp	x20, x19, [sp, #48]
  40944c:	mov	x29, sp
  409450:	cbz	w8, 40945c <clear@@Base+0x6388>
  409454:	mov	w0, #0x1                   	// #1
  409458:	b	409634 <clear@@Base+0x6560>
  40945c:	mov	w19, w1
  409460:	mov	w1, wzr
  409464:	bl	4019b0 <open@plt>
  409468:	tbnz	w0, #31, 409454 <clear@@Base+0x6380>
  40946c:	mov	w22, w0
  409470:	bl	40b4c8 <clear@@Base+0x83f4>
  409474:	cmp	x0, #0x2
  409478:	b.le	409628 <clear@@Base+0x6554>
  40947c:	mov	x21, x0
  409480:	sxtw	x0, w0
  409484:	mov	w1, #0x1                   	// #1
  409488:	bl	401a70 <calloc@plt>
  40948c:	cbz	x0, 409628 <clear@@Base+0x6554>
  409490:	mov	x20, x0
  409494:	mov	w0, w22
  409498:	mov	x1, xzr
  40949c:	mov	w2, wzr
  4094a0:	bl	4018e0 <lseek@plt>
  4094a4:	cmn	x0, #0x1
  4094a8:	b.eq	409620 <clear@@Base+0x654c>  // b.none
  4094ac:	and	x2, x21, #0xffffffff
  4094b0:	mov	w0, w22
  4094b4:	mov	x1, x20
  4094b8:	bl	401b60 <read@plt>
  4094bc:	mov	x23, x0
  4094c0:	mov	w0, w22
  4094c4:	bl	401ac0 <close@plt>
  4094c8:	cmp	x23, x21
  4094cc:	b.ne	409648 <clear@@Base+0x6574>  // b.any
  4094d0:	ldrb	w9, [x20]
  4094d4:	lsl	x8, x21, #32
  4094d8:	cbnz	w9, 409654 <clear@@Base+0x6580>
  4094dc:	ldrb	w9, [x20, #1]
  4094e0:	cmp	w9, #0x4d
  4094e4:	b.ne	409654 <clear@@Base+0x6580>  // b.any
  4094e8:	ldrb	w9, [x20, #2]
  4094ec:	cmp	w9, #0x2b
  4094f0:	b.ne	409654 <clear@@Base+0x6580>  // b.any
  4094f4:	ldrb	w9, [x20, #3]
  4094f8:	cmp	w9, #0x47
  4094fc:	b.ne	409654 <clear@@Base+0x6580>  // b.any
  409500:	mov	x9, #0xfffd00000000        	// #281462091808768
  409504:	movk	x9, #0xffff, lsl #48
  409508:	add	x9, x8, x9
  40950c:	asr	x9, x9, #32
  409510:	ldrb	w9, [x20, x9]
  409514:	cmp	w9, #0x45
  409518:	b.ne	409630 <clear@@Base+0x655c>  // b.any
  40951c:	mov	x9, #0xfffffffe00000000    	// #-8589934592
  409520:	add	x9, x8, x9
  409524:	asr	x9, x9, #32
  409528:	ldrb	w9, [x20, x9]
  40952c:	cmp	w9, #0x6e
  409530:	b.ne	409630 <clear@@Base+0x655c>  // b.any
  409534:	mov	x9, #0xffffffff00000000    	// #-4294967296
  409538:	add	x8, x8, x9
  40953c:	asr	x8, x8, #32
  409540:	ldrb	w8, [x20, x8]
  409544:	cmp	w8, #0x64
  409548:	b.ne	409630 <clear@@Base+0x655c>  // b.any
  40954c:	adrp	x8, 42f000 <PC+0x800>
  409550:	adrp	x9, 42f000 <PC+0x800>
  409554:	add	x8, x8, #0x7e0
  409558:	add	x9, x9, #0x7d8
  40955c:	cmp	w19, #0x0
  409560:	adrp	x19, 416000 <winch@@Base+0x19c0>
  409564:	add	x21, x20, #0x4
  409568:	csel	x22, x9, x8, eq  // eq = none
  40956c:	add	x19, x19, #0x156
  409570:	ldrb	w8, [x21]
  409574:	cmp	w8, #0x75
  409578:	b.gt	4095a8 <clear@@Base+0x64d4>
  40957c:	cmp	w8, #0x63
  409580:	b.eq	4095ec <clear@@Base+0x6518>  // b.none
  409584:	cmp	w8, #0x65
  409588:	b.ne	409630 <clear@@Base+0x655c>  // b.any
  40958c:	ldrb	w8, [x21, #1]
  409590:	ldrb	w9, [x21, #2]
  409594:	add	x0, x21, #0x3
  409598:	add	w20, w8, w9, lsl #6
  40959c:	mov	w1, w20
  4095a0:	bl	409078 <clear@@Base+0x5fa4>
  4095a4:	b	409604 <clear@@Base+0x6530>
  4095a8:	cmp	w8, #0x76
  4095ac:	b.ne	409690 <clear@@Base+0x65bc>  // b.any
  4095b0:	ldrb	w8, [x21, #1]
  4095b4:	ldrb	w9, [x21, #2]
  4095b8:	add	x20, x8, x9, lsl #6
  4095bc:	cbz	w20, 409604 <clear@@Base+0x6530>
  4095c0:	mov	w0, #0x1                   	// #1
  4095c4:	mov	w1, #0x18                  	// #24
  4095c8:	bl	401a70 <calloc@plt>
  4095cc:	cbz	x0, 409610 <clear@@Base+0x653c>
  4095d0:	ldr	x9, [x22]
  4095d4:	add	x8, x21, #0x3
  4095d8:	add	x10, x8, x20
  4095dc:	stp	x8, x10, [x0, #8]
  4095e0:	str	x9, [x0]
  4095e4:	str	x0, [x22]
  4095e8:	b	409604 <clear@@Base+0x6530>
  4095ec:	ldrb	w8, [x21, #1]
  4095f0:	ldrb	w9, [x21, #2]
  4095f4:	add	x0, x21, #0x3
  4095f8:	add	w20, w8, w9, lsl #6
  4095fc:	mov	w1, w20
  409600:	bl	409014 <clear@@Base+0x5f40>
  409604:	add	x8, x21, x20
  409608:	add	x21, x8, #0x3
  40960c:	b	409570 <clear@@Base+0x649c>
  409610:	mov	x0, x19
  409614:	mov	x1, xzr
  409618:	bl	411b3c <error@@Base>
  40961c:	b	409604 <clear@@Base+0x6530>
  409620:	mov	x0, x20
  409624:	bl	401b20 <free@plt>
  409628:	mov	w0, w22
  40962c:	bl	401ac0 <close@plt>
  409630:	mov	w0, #0xffffffff            	// #-1
  409634:	ldp	x20, x19, [sp, #48]
  409638:	ldp	x22, x21, [sp, #32]
  40963c:	ldr	x23, [sp, #16]
  409640:	ldp	x29, x30, [sp], #64
  409644:	ret
  409648:	mov	x0, x20
  40964c:	bl	401b20 <free@plt>
  409650:	b	409630 <clear@@Base+0x655c>
  409654:	mov	x9, #0xffffffff00000000    	// #-4294967296
  409658:	add	x9, x8, x9
  40965c:	asr	x9, x9, #32
  409660:	ldrb	w9, [x20, x9]
  409664:	cbz	w9, 40967c <clear@@Base+0x65a8>
  409668:	mov	x9, #0xfffffffe00000000    	// #-8589934592
  40966c:	add	x8, x8, x9
  409670:	asr	x8, x8, #32
  409674:	ldrb	w8, [x20, x8]
  409678:	cbnz	w8, 409630 <clear@@Base+0x655c>
  40967c:	mov	x0, x20
  409680:	mov	w1, w21
  409684:	bl	409014 <clear@@Base+0x5f40>
  409688:	mov	w0, wzr
  40968c:	b	409634 <clear@@Base+0x6560>
  409690:	cmp	w8, #0x78
  409694:	b.eq	409688 <clear@@Base+0x65b4>  // b.none
  409698:	b	409630 <clear@@Base+0x655c>
  40969c:	sub	sp, sp, #0x70
  4096a0:	adrp	x8, 433000 <PC+0x4800>
  4096a4:	ldr	w8, [x8, #324]
  4096a8:	stp	x20, x19, [sp, #96]
  4096ac:	mov	w20, #0x1                   	// #1
  4096b0:	stp	x29, x30, [sp, #32]
  4096b4:	cmp	w8, w0
  4096b8:	str	x25, [sp, #48]
  4096bc:	stp	x24, x23, [sp, #64]
  4096c0:	stp	x22, x21, [sp, #80]
  4096c4:	add	x29, sp, #0x20
  4096c8:	b.eq	4097e4 <clear@@Base+0x6710>  // b.none
  4096cc:	adrp	x8, 433000 <PC+0x4800>
  4096d0:	ldr	w8, [x8, #348]
  4096d4:	mov	w21, w0
  4096d8:	cmp	w8, w0
  4096dc:	b.eq	4097e4 <clear@@Base+0x6710>  // b.none
  4096e0:	adrp	x8, 433000 <PC+0x4800>
  4096e4:	ldr	w8, [x8, #320]
  4096e8:	cmp	w8, w21
  4096ec:	b.ne	4096f8 <clear@@Base+0x6624>  // b.any
  4096f0:	mov	w20, #0x2                   	// #2
  4096f4:	b	4097e4 <clear@@Base+0x6710>
  4096f8:	mov	w19, w1
  4096fc:	mov	x22, xzr
  409700:	mov	x23, xzr
  409704:	add	x20, sp, #0xc
  409708:	adrp	x24, 42f000 <PC+0x800>
  40970c:	mov	x25, #0x100000000           	// #4294967296
  409710:	cbz	x23, 40971c <clear@@Base+0x6648>
  409714:	bl	406ec0 <clear@@Base+0x3dec>
  409718:	mov	w21, w0
  40971c:	ldr	x0, [x24, #2000]
  409720:	add	x8, x20, x23
  409724:	add	x1, sp, #0xc
  409728:	add	x2, x29, #0x18
  40972c:	strb	w21, [x8]
  409730:	add	x23, x23, #0x1
  409734:	strb	wzr, [x8, #1]
  409738:	bl	409170 <clear@@Base+0x609c>
  40973c:	cmp	w0, #0x16
  409740:	add	x22, x22, x25
  409744:	b.eq	409710 <clear@@Base+0x663c>  // b.none
  409748:	sub	w8, w0, #0x3
  40974c:	cmp	w8, #0x2
  409750:	cset	w8, cc  // cc = lo, ul, last
  409754:	tst	w8, w19, lsr #3
  409758:	mov	w8, #0x64                  	// #100
  40975c:	csel	w9, w8, w0, ne  // ne = any
  409760:	sub	w10, w9, #0xd
  409764:	cmp	w10, #0x2
  409768:	cset	w10, cc  // cc = lo, ul, last
  40976c:	tst	w10, w19, lsr #1
  409770:	csel	w20, w8, w9, ne  // ne = any
  409774:	tbnz	w19, #2, 409794 <clear@@Base+0x66c0>
  409778:	tbnz	w19, #0, 4097b8 <clear@@Base+0x66e4>
  40977c:	cmp	w20, #0x64
  409780:	b.eq	4097b8 <clear@@Base+0x66e4>  // b.none
  409784:	ldr	x0, [x29, #24]
  409788:	cbz	x0, 4097e4 <clear@@Base+0x6710>
  40978c:	bl	407044 <clear@@Base+0x3f70>
  409790:	b	4097e4 <clear@@Base+0x6710>
  409794:	cmp	w20, #0x12
  409798:	b.hi	409778 <clear@@Base+0x66a4>  // b.pmore
  40979c:	mov	w8, #0x1                   	// #1
  4097a0:	mov	w9, #0x8000                	// #32768
  4097a4:	lsl	w8, w8, w20
  4097a8:	movk	w9, #0x6, lsl #16
  4097ac:	tst	w8, w9
  4097b0:	b.eq	409778 <clear@@Base+0x66a4>  // b.none
  4097b4:	mov	w20, #0x64                  	// #100
  4097b8:	cmp	w23, #0x1
  4097bc:	b.eq	4097e4 <clear@@Base+0x6710>  // b.none
  4097c0:	add	x8, sp, #0xc
  4097c4:	asr	x19, x22, #32
  4097c8:	sub	x21, x8, #0x1
  4097cc:	ldrb	w0, [x21, x19]
  4097d0:	sub	x22, x19, #0x1
  4097d4:	bl	40700c <clear@@Base+0x3f38>
  4097d8:	cmp	x19, #0x2
  4097dc:	mov	x19, x22
  4097e0:	b.gt	4097cc <clear@@Base+0x66f8>
  4097e4:	mov	w0, w20
  4097e8:	ldp	x20, x19, [sp, #96]
  4097ec:	ldp	x22, x21, [sp, #80]
  4097f0:	ldp	x24, x23, [sp, #64]
  4097f4:	ldr	x25, [sp, #48]
  4097f8:	ldp	x29, x30, [sp, #32]
  4097fc:	add	sp, sp, #0x70
  409800:	ret
  409804:	stp	x29, x30, [sp, #-48]!
  409808:	str	x21, [sp, #16]
  40980c:	stp	x20, x19, [sp, #32]
  409810:	mov	x29, sp
  409814:	mov	x19, x0
  409818:	bl	406ec0 <clear@@Base+0x3dec>
  40981c:	and	w8, w0, #0xff
  409820:	sub	w9, w8, #0x30
  409824:	cmp	w9, #0x9
  409828:	b.ls	40983c <clear@@Base+0x6768>  // b.plast
  40982c:	mov	w20, wzr
  409830:	mov	w8, wzr
  409834:	cbnz	x19, 409868 <clear@@Base+0x6794>
  409838:	b	40986c <clear@@Base+0x6798>
  40983c:	mov	w20, wzr
  409840:	mov	w21, #0xa                   	// #10
  409844:	madd	w8, w20, w21, w8
  409848:	sub	w20, w8, #0x30
  40984c:	bl	406ec0 <clear@@Base+0x3dec>
  409850:	and	w8, w0, #0xff
  409854:	sub	w9, w8, #0x30
  409858:	cmp	w9, #0x9
  40985c:	b.ls	409844 <clear@@Base+0x6770>  // b.plast
  409860:	mov	w8, #0x1                   	// #1
  409864:	cbz	x19, 40986c <clear@@Base+0x6798>
  409868:	strb	w0, [x19]
  40986c:	cmp	w8, #0x0
  409870:	csinv	w0, w20, wzr, ne  // ne = any
  409874:	ldp	x20, x19, [sp, #32]
  409878:	ldr	x21, [sp, #16]
  40987c:	ldp	x29, x30, [sp], #48
  409880:	ret
  409884:	stp	x29, x30, [sp, #-96]!
  409888:	stp	x28, x27, [sp, #16]
  40988c:	stp	x26, x25, [sp, #32]
  409890:	stp	x24, x23, [sp, #48]
  409894:	stp	x22, x21, [sp, #64]
  409898:	stp	x20, x19, [sp, #80]
  40989c:	mov	x29, sp
  4098a0:	mov	x19, x1
  4098a4:	mov	x20, x0
  4098a8:	bl	40a690 <clear@@Base+0x75bc>
  4098ac:	mov	x21, x0
  4098b0:	bl	401830 <strlen@plt>
  4098b4:	mov	x22, x0
  4098b8:	mov	x0, x19
  4098bc:	bl	40220c <setlocale@plt+0x54c>
  4098c0:	mov	x23, x0
  4098c4:	str	x0, [x20]
  4098c8:	bl	401830 <strlen@plt>
  4098cc:	add	x24, x23, x0
  4098d0:	cmp	x24, x19
  4098d4:	str	x24, [x20, #8]
  4098d8:	b.ls	409994 <clear@@Base+0x68c0>  // b.plast
  4098dc:	mov	x9, #0xffffffff00000000    	// #-4294967296
  4098e0:	add	x9, x9, x22, lsl #32
  4098e4:	mov	w8, wzr
  4098e8:	mov	w28, wzr
  4098ec:	sxtw	x23, w22
  4098f0:	adrp	x25, 42d000 <winch@@Base+0x189c0>
  4098f4:	asr	x26, x9, #32
  4098f8:	adrp	x27, 42d000 <winch@@Base+0x189c0>
  4098fc:	cbz	w8, 409908 <clear@@Base+0x6834>
  409900:	mov	w8, wzr
  409904:	b	40996c <clear@@Base+0x6898>
  409908:	cmp	w22, #0x1
  40990c:	b.lt	409930 <clear@@Base+0x685c>  // b.tstop
  409910:	add	x8, x19, x23
  409914:	cmp	x8, x24
  409918:	b.cs	409930 <clear@@Base+0x685c>  // b.hs, b.nlast
  40991c:	mov	x0, x19
  409920:	mov	x1, x21
  409924:	mov	x2, x23
  409928:	bl	4019e0 <strncmp@plt>
  40992c:	cbz	w0, 409964 <clear@@Base+0x6890>
  409930:	ldrb	w9, [x19]
  409934:	cbz	w28, 40994c <clear@@Base+0x6878>
  409938:	ldrb	w10, [x27, #1116]
  40993c:	mov	w8, wzr
  409940:	cmp	w9, w10
  409944:	csel	w28, wzr, w28, eq  // eq = none
  409948:	b	40996c <clear@@Base+0x6898>
  40994c:	ldrb	w8, [x25, #1112]
  409950:	cmp	w9, w8
  409954:	b.ne	40997c <clear@@Base+0x68a8>  // b.any
  409958:	mov	w8, wzr
  40995c:	mov	w28, #0x1                   	// #1
  409960:	b	40996c <clear@@Base+0x6898>
  409964:	add	x19, x19, x26
  409968:	mov	w8, #0x1                   	// #1
  40996c:	add	x19, x19, #0x1
  409970:	cmp	x19, x24
  409974:	b.cc	4098fc <clear@@Base+0x6828>  // b.lo, b.ul, b.last
  409978:	b	409994 <clear@@Base+0x68c0>
  40997c:	cmp	w9, #0x20
  409980:	b.ne	40998c <clear@@Base+0x68b8>  // b.any
  409984:	strb	wzr, [x19]
  409988:	ldr	x24, [x20, #8]
  40998c:	mov	w28, wzr
  409990:	b	409900 <clear@@Base+0x682c>
  409994:	ldp	x20, x19, [sp, #80]
  409998:	ldp	x22, x21, [sp, #64]
  40999c:	ldp	x24, x23, [sp, #48]
  4099a0:	ldp	x26, x25, [sp, #32]
  4099a4:	ldp	x28, x27, [sp, #16]
  4099a8:	ldp	x29, x30, [sp], #96
  4099ac:	ret
  4099b0:	stp	x29, x30, [sp, #-32]!
  4099b4:	stp	x20, x19, [sp, #16]
  4099b8:	mov	x19, x0
  4099bc:	mov	x29, sp
  4099c0:	cbz	x1, 4099d8 <clear@@Base+0x6904>
  4099c4:	mov	x0, x1
  4099c8:	mov	x20, x1
  4099cc:	bl	401830 <strlen@plt>
  4099d0:	add	x9, x20, x0
  4099d4:	b	4099dc <clear@@Base+0x6908>
  4099d8:	ldr	x9, [x19]
  4099dc:	ldr	x8, [x19, #8]
  4099e0:	cmp	x9, x8
  4099e4:	b.cs	409a00 <clear@@Base+0x692c>  // b.hs, b.nlast
  4099e8:	sub	x9, x9, #0x1
  4099ec:	ldrb	w10, [x9, #1]!
  4099f0:	cbz	w10, 4099ec <clear@@Base+0x6918>
  4099f4:	cmp	x9, x8
  4099f8:	csel	x0, x9, xzr, cc  // cc = lo, ul, last
  4099fc:	b	409a04 <clear@@Base+0x6930>
  409a00:	mov	x0, xzr
  409a04:	ldp	x20, x19, [sp, #16]
  409a08:	ldp	x29, x30, [sp], #32
  409a0c:	ret
  409a10:	cbz	x1, 409a28 <clear@@Base+0x6954>
  409a14:	ldr	x8, [x0]
  409a18:	cmp	x8, x1
  409a1c:	b.cs	409a5c <clear@@Base+0x6988>  // b.hs, b.nlast
  409a20:	sub	x8, x1, #0x1
  409a24:	b	409a2c <clear@@Base+0x6958>
  409a28:	ldr	x8, [x0, #8]
  409a2c:	add	x8, x8, #0x1
  409a30:	ldrb	w9, [x8, #-1]!
  409a34:	cbz	w9, 409a30 <clear@@Base+0x695c>
  409a38:	ldr	x9, [x0]
  409a3c:	cmp	x8, x9
  409a40:	b.ls	409a5c <clear@@Base+0x6988>  // b.plast
  409a44:	cmp	x8, x9
  409a48:	ldrb	w10, [x8, #-1]!
  409a4c:	b.ls	409a54 <clear@@Base+0x6980>  // b.plast
  409a50:	cbnz	w10, 409a44 <clear@@Base+0x6970>
  409a54:	add	x0, x8, #0x1
  409a58:	ret
  409a5c:	mov	x0, xzr
  409a60:	ret
  409a64:	cbz	x0, 409a80 <clear@@Base+0x69ac>
  409a68:	stp	x29, x30, [sp, #-16]!
  409a6c:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  409a70:	ldr	x1, [x8, #2064]
  409a74:	mov	x29, sp
  409a78:	bl	40be58 <clear@@Base+0x8d84>
  409a7c:	ldp	x29, x30, [sp], #16
  409a80:	b	409a84 <clear@@Base+0x69b0>
  409a84:	sub	sp, sp, #0xe0
  409a88:	str	x25, [sp, #160]
  409a8c:	adrp	x25, 42e000 <winch@@Base+0x199c0>
  409a90:	ldr	x8, [x25, #2064]
  409a94:	stp	x29, x30, [sp, #144]
  409a98:	stp	x24, x23, [sp, #176]
  409a9c:	stp	x22, x21, [sp, #192]
  409aa0:	cmp	x8, x0
  409aa4:	stp	x20, x19, [sp, #208]
  409aa8:	add	x29, sp, #0x90
  409aac:	b.eq	409d5c <clear@@Base+0x6c88>  // b.none
  409ab0:	mov	x20, x0
  409ab4:	bl	403d50 <clear@@Base+0xc7c>
  409ab8:	ldr	x0, [x25, #2064]
  409abc:	cbz	x0, 409b04 <clear@@Base+0x6a30>
  409ac0:	mov	w1, #0x1                   	// #1
  409ac4:	bl	40bff0 <clear@@Base+0x8f1c>
  409ac8:	ldr	x21, [x25, #2064]
  409acc:	cbz	x21, 409b08 <clear@@Base+0x6a34>
  409ad0:	bl	4045a0 <clear@@Base+0x14cc>
  409ad4:	mov	w19, w0
  409ad8:	bl	409f08 <clear@@Base+0x6e34>
  409adc:	tbz	w19, #3, 409b08 <clear@@Base+0x6a34>
  409ae0:	mov	x0, x21
  409ae4:	bl	40c000 <clear@@Base+0x8f2c>
  409ae8:	cmp	w0, #0x1
  409aec:	b.gt	409b08 <clear@@Base+0x6a34>
  409af0:	mov	x0, x21
  409af4:	bl	40bd24 <clear@@Base+0x8c50>
  409af8:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  409afc:	ldr	x21, [x8, #2072]
  409b00:	b	409b08 <clear@@Base+0x6a34>
  409b04:	mov	x21, xzr
  409b08:	cbz	x20, 409b50 <clear@@Base+0x6a7c>
  409b0c:	mov	x0, x20
  409b10:	bl	40bfb0 <clear@@Base+0x8edc>
  409b14:	bl	40212c <setlocale@plt+0x46c>
  409b18:	mov	x19, x0
  409b1c:	mov	x0, x20
  409b20:	bl	40c020 <clear@@Base+0x8f4c>
  409b24:	stur	x0, [x29, #-8]
  409b28:	cbz	x0, 409b64 <clear@@Base+0x6a90>
  409b2c:	mov	w8, #0xffffffff            	// #-1
  409b30:	mov	x0, x20
  409b34:	str	w8, [x29, #28]
  409b38:	bl	40c058 <clear@@Base+0x8f84>
  409b3c:	cmp	x0, #0x0
  409b40:	mov	x22, x0
  409b44:	mov	w24, wzr
  409b48:	csel	x23, x19, x0, eq  // eq = none
  409b4c:	b	409bdc <clear@@Base+0x6b08>
  409b50:	cbz	x21, 409d5c <clear@@Base+0x6c88>
  409b54:	mov	w1, #0xffffffff            	// #-1
  409b58:	mov	x0, x21
  409b5c:	bl	40bff0 <clear@@Base+0x8f1c>
  409b60:	b	409d5c <clear@@Base+0x6c88>
  409b64:	adrp	x1, 415000 <winch@@Base+0x9c0>
  409b68:	add	x1, x1, #0x5a9
  409b6c:	mov	x0, x19
  409b70:	bl	401b00 <strcmp@plt>
  409b74:	cbz	w0, 409ba8 <clear@@Base+0x6ad4>
  409b78:	adrp	x1, 416000 <winch@@Base+0x19c0>
  409b7c:	add	x1, x1, #0x193
  409b80:	mov	x0, x19
  409b84:	bl	401b00 <strcmp@plt>
  409b88:	cbz	w0, 409ba8 <clear@@Base+0x6ad4>
  409b8c:	add	x1, x29, #0x1c
  409b90:	sub	x2, x29, #0x8
  409b94:	mov	x0, x19
  409b98:	bl	40b054 <clear@@Base+0x7f80>
  409b9c:	ldur	x24, [x29, #-8]
  409ba0:	mov	x22, x0
  409ba4:	b	409bb0 <clear@@Base+0x6adc>
  409ba8:	mov	x24, xzr
  409bac:	mov	x22, xzr
  409bb0:	adrp	x1, 415000 <winch@@Base+0x9c0>
  409bb4:	cmp	x22, #0x0
  409bb8:	add	x1, x1, #0x57e
  409bbc:	mov	x0, x19
  409bc0:	csel	x23, x22, x19, ne  // ne = any
  409bc4:	bl	401b00 <strcmp@plt>
  409bc8:	cbz	x24, 409d7c <clear@@Base+0x6ca8>
  409bcc:	cmp	w0, #0x0
  409bd0:	mov	w8, #0x4                   	// #4
  409bd4:	mov	w9, #0x6                   	// #6
  409bd8:	csel	w24, w9, w8, eq  // eq = none
  409bdc:	cbz	x21, 409bf4 <clear@@Base+0x6b20>
  409be0:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  409be4:	mov	w1, #0xffffffff            	// #-1
  409be8:	mov	x0, x21
  409bec:	str	x21, [x8, #2072]
  409bf0:	bl	40bff0 <clear@@Base+0x8f1c>
  409bf4:	mov	x0, x20
  409bf8:	mov	x1, x22
  409bfc:	str	x20, [x25, #2064]
  409c00:	bl	40c028 <clear@@Base+0x8f54>
  409c04:	ldr	x0, [x25, #2064]
  409c08:	ldur	x1, [x29, #-8]
  409c0c:	bl	40c018 <clear@@Base+0x8f44>
  409c10:	ldr	x0, [x25, #2064]
  409c14:	bl	40bfdc <clear@@Base+0x8f08>
  409c18:	ldr	x0, [x25, #2064]
  409c1c:	adrp	x1, 433000 <PC+0x4800>
  409c20:	add	x1, x1, #0xf8
  409c24:	bl	40bfd0 <clear@@Base+0x8efc>
  409c28:	ldr	w0, [x29, #28]
  409c2c:	adrp	x8, 433000 <PC+0x4800>
  409c30:	mov	w20, #0x1                   	// #1
  409c34:	mov	w1, w24
  409c38:	str	w20, [x8, #288]
  409c3c:	bl	4043c8 <clear@@Base+0x12f4>
  409c40:	adrp	x21, 433000 <PC+0x4800>
  409c44:	tbnz	w24, #3, 409cb4 <clear@@Base+0x6be0>
  409c48:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  409c4c:	ldr	x0, [x8, #2088]
  409c50:	cbz	x0, 409c60 <clear@@Base+0x6b8c>
  409c54:	ldr	w8, [x21, #268]
  409c58:	cbz	w8, 409c60 <clear@@Base+0x6b8c>
  409c5c:	bl	40a080 <clear@@Base+0x6fac>
  409c60:	adrp	x1, 415000 <winch@@Base+0x9c0>
  409c64:	add	x1, x1, #0x57e
  409c68:	mov	x0, x23
  409c6c:	bl	401b00 <strcmp@plt>
  409c70:	cbz	w0, 409c98 <clear@@Base+0x6bc4>
  409c74:	mov	x1, sp
  409c78:	mov	x0, x23
  409c7c:	bl	415520 <winch@@Base+0xee0>
  409c80:	cbnz	w0, 409c98 <clear@@Base+0x6bc4>
  409c84:	ldp	x9, x8, [sp]
  409c88:	adrp	x10, 433000 <PC+0x4800>
  409c8c:	adrp	x11, 433000 <PC+0x4800>
  409c90:	str	x8, [x10, #392]
  409c94:	str	x9, [x11, #400]
  409c98:	adrp	x22, 42e000 <winch@@Base+0x199c0>
  409c9c:	ldr	x8, [x22, #2056]
  409ca0:	cbz	x8, 409cb4 <clear@@Base+0x6be0>
  409ca4:	mov	w0, #0x40000000            	// #1073741824
  409ca8:	bl	40700c <clear@@Base+0x3f38>
  409cac:	ldr	x0, [x22, #2056]
  409cb0:	bl	407044 <clear@@Base+0x3f70>
  409cb4:	adrp	x23, 42e000 <winch@@Base+0x199c0>
  409cb8:	ldr	w22, [x23, #2080]
  409cbc:	bl	411860 <clear@@Base+0xe78c>
  409cc0:	ldr	w8, [x21, #268]
  409cc4:	str	w20, [x23, #2080]
  409cc8:	cbz	w8, 409d54 <clear@@Base+0x6c80>
  409ccc:	bl	4122ec <error@@Base+0x7b0>
  409cd0:	bl	40e944 <clear@@Base+0xb870>
  409cd4:	bl	413110 <error@@Base+0x15d4>
  409cd8:	adrp	x1, 415000 <winch@@Base+0x9c0>
  409cdc:	add	x1, x1, #0x5a9
  409ce0:	mov	x0, x19
  409ce4:	bl	401b00 <strcmp@plt>
  409ce8:	cbz	w0, 409d2c <clear@@Base+0x6c58>
  409cec:	adrp	x1, 416000 <winch@@Base+0x19c0>
  409cf0:	add	x1, x1, #0x193
  409cf4:	mov	x0, x19
  409cf8:	bl	401b00 <strcmp@plt>
  409cfc:	cbz	w0, 409d2c <clear@@Base+0x6c58>
  409d00:	mov	x0, x19
  409d04:	bl	40a6bc <clear@@Base+0x75e8>
  409d08:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  409d0c:	ldr	x8, [x8, #1208]
  409d10:	mov	x20, x0
  409d14:	mov	w2, #0x1                   	// #1
  409d18:	mov	x1, x20
  409d1c:	mov	x0, x8
  409d20:	bl	40549c <clear@@Base+0x23c8>
  409d24:	mov	x0, x20
  409d28:	bl	401b20 <free@plt>
  409d2c:	cbnz	w22, 409d54 <clear@@Base+0x6c80>
  409d30:	adrp	x8, 433000 <PC+0x4800>
  409d34:	ldr	w8, [x8, #596]
  409d38:	cmp	w8, #0x1
  409d3c:	b.lt	409d54 <clear@@Base+0x6c80>  // b.tstop
  409d40:	adrp	x0, 416000 <winch@@Base+0x19c0>
  409d44:	add	x0, x0, #0x2db
  409d48:	sub	x1, x29, #0x10
  409d4c:	stur	x19, [x29, #-16]
  409d50:	bl	411b3c <error@@Base>
  409d54:	mov	x0, x19
  409d58:	bl	401b20 <free@plt>
  409d5c:	mov	w0, wzr
  409d60:	ldp	x20, x19, [sp, #208]
  409d64:	ldp	x22, x21, [sp, #192]
  409d68:	ldp	x24, x23, [sp, #176]
  409d6c:	ldr	x25, [sp, #160]
  409d70:	ldp	x29, x30, [sp, #144]
  409d74:	add	sp, sp, #0xe0
  409d78:	ret
  409d7c:	cbz	w0, 409e24 <clear@@Base+0x6d50>
  409d80:	adrp	x1, 416000 <winch@@Base+0x19c0>
  409d84:	add	x1, x1, #0x193
  409d88:	mov	x0, x23
  409d8c:	bl	401b00 <strcmp@plt>
  409d90:	cbz	w0, 409e38 <clear@@Base+0x6d64>
  409d94:	adrp	x1, 415000 <winch@@Base+0x9c0>
  409d98:	add	x1, x1, #0x5a9
  409d9c:	mov	x0, x23
  409da0:	bl	401b00 <strcmp@plt>
  409da4:	cbz	w0, 409e48 <clear@@Base+0x6d74>
  409da8:	mov	x0, x23
  409dac:	bl	40b3ec <clear@@Base+0x8318>
  409db0:	stur	x0, [x29, #-16]
  409db4:	cbz	x0, 409e58 <clear@@Base+0x6d84>
  409db8:	adrp	x0, 416000 <winch@@Base+0x19c0>
  409dbc:	add	x0, x0, #0x2db
  409dc0:	sub	x1, x29, #0x10
  409dc4:	bl	411b3c <error@@Base>
  409dc8:	ldur	x0, [x29, #-16]
  409dcc:	bl	401b20 <free@plt>
  409dd0:	cbz	x22, 409df4 <clear@@Base+0x6d20>
  409dd4:	ldur	x0, [x29, #-8]
  409dd8:	cbz	x0, 409de0 <clear@@Base+0x6d0c>
  409ddc:	bl	401c30 <pclose@plt>
  409de0:	mov	x0, x22
  409de4:	mov	x1, x19
  409de8:	bl	40b26c <clear@@Base+0x8198>
  409dec:	mov	x0, x22
  409df0:	bl	401b20 <free@plt>
  409df4:	mov	x0, x20
  409df8:	bl	40bd24 <clear@@Base+0x8c50>
  409dfc:	mov	x0, x19
  409e00:	bl	401b20 <free@plt>
  409e04:	cmp	x21, x20
  409e08:	b.ne	409e14 <clear@@Base+0x6d40>  // b.any
  409e0c:	mov	w0, #0x1                   	// #1
  409e10:	bl	40215c <setlocale@plt+0x49c>
  409e14:	mov	x0, x21
  409e18:	bl	409fe4 <clear@@Base+0x6f10>
  409e1c:	mov	w0, #0x1                   	// #1
  409e20:	b	409d60 <clear@@Base+0x6c8c>
  409e24:	adrp	x8, 42f000 <PC+0x800>
  409e28:	ldr	w8, [x8, #2024]
  409e2c:	mov	w24, #0x2                   	// #2
  409e30:	str	w8, [x29, #28]
  409e34:	b	409bdc <clear@@Base+0x6b08>
  409e38:	mov	w8, #0xffffffff            	// #-1
  409e3c:	str	w8, [x29, #28]
  409e40:	mov	w24, #0x10                  	// #16
  409e44:	b	409bdc <clear@@Base+0x6b08>
  409e48:	mov	w8, #0xffffffff            	// #-1
  409e4c:	str	w8, [x29, #28]
  409e50:	mov	w24, #0x8                   	// #8
  409e54:	b	409bdc <clear@@Base+0x6b08>
  409e58:	mov	x0, x23
  409e5c:	mov	w1, wzr
  409e60:	bl	4019b0 <open@plt>
  409e64:	str	w0, [x29, #28]
  409e68:	tbnz	w0, #31, 409e8c <clear@@Base+0x6db8>
  409e6c:	adrp	x8, 433000 <PC+0x4800>
  409e70:	ldr	w8, [x8, #516]
  409e74:	cbnz	w8, 409e84 <clear@@Base+0x6db0>
  409e78:	mov	x0, x20
  409e7c:	bl	40bfe8 <clear@@Base+0x8f14>
  409e80:	cbz	w0, 409e9c <clear@@Base+0x6dc8>
  409e84:	mov	w24, #0x1                   	// #1
  409e88:	b	409bdc <clear@@Base+0x6b08>
  409e8c:	mov	x0, x19
  409e90:	bl	411650 <clear@@Base+0xe57c>
  409e94:	stur	x0, [x29, #-16]
  409e98:	b	409db8 <clear@@Base+0x6ce4>
  409e9c:	ldr	w0, [x29, #28]
  409ea0:	bl	40ad60 <clear@@Base+0x7c8c>
  409ea4:	cbz	w0, 409e84 <clear@@Base+0x6db0>
  409ea8:	adrp	x0, 416000 <winch@@Base+0x19c0>
  409eac:	add	x0, x0, #0x1ab
  409eb0:	sub	x1, x29, #0x10
  409eb4:	stur	x19, [x29, #-16]
  409eb8:	bl	411e08 <error@@Base+0x2cc>
  409ebc:	orr	w8, w0, #0x20
  409ec0:	cmp	w8, #0x79
  409ec4:	b.eq	409e84 <clear@@Base+0x6db0>  // b.none
  409ec8:	ldr	w0, [x29, #28]
  409ecc:	bl	401ac0 <close@plt>
  409ed0:	cbnz	x22, 409dd4 <clear@@Base+0x6d00>
  409ed4:	b	409df4 <clear@@Base+0x6d20>
  409ed8:	stp	x29, x30, [sp, #-32]!
  409edc:	str	x19, [sp, #16]
  409ee0:	adrp	x19, 42e000 <winch@@Base+0x199c0>
  409ee4:	ldr	x0, [x19, #2064]
  409ee8:	mov	x29, sp
  409eec:	cbz	x0, 409efc <clear@@Base+0x6e28>
  409ef0:	mov	w1, #0x1                   	// #1
  409ef4:	bl	40bff0 <clear@@Base+0x8f1c>
  409ef8:	ldr	x0, [x19, #2064]
  409efc:	ldr	x19, [sp, #16]
  409f00:	ldp	x29, x30, [sp], #32
  409f04:	ret
  409f08:	sub	sp, sp, #0x40
  409f0c:	str	x21, [sp, #32]
  409f10:	adrp	x21, 42e000 <winch@@Base+0x199c0>
  409f14:	ldr	x8, [x21, #2064]
  409f18:	stp	x29, x30, [sp, #16]
  409f1c:	stp	x20, x19, [sp, #48]
  409f20:	add	x29, sp, #0x10
  409f24:	cbz	x8, 409fc0 <clear@@Base+0x6eec>
  409f28:	mov	x0, sp
  409f2c:	mov	w1, wzr
  409f30:	bl	41241c <error@@Base+0x8e0>
  409f34:	ldr	x8, [sp]
  409f38:	cmn	x8, #0x1
  409f3c:	b.eq	409f50 <clear@@Base+0x6e7c>  // b.none
  409f40:	ldr	x0, [x21, #2064]
  409f44:	mov	x1, sp
  409f48:	bl	40bfc4 <clear@@Base+0x8ef0>
  409f4c:	bl	40f624 <clear@@Base+0xc550>
  409f50:	bl	4045a0 <clear@@Base+0x14cc>
  409f54:	mov	w20, w0
  409f58:	bl	4044b4 <clear@@Base+0x13e0>
  409f5c:	ldr	x0, [x21, #2064]
  409f60:	bl	40c058 <clear@@Base+0x8f84>
  409f64:	cbz	x0, 409fac <clear@@Base+0x6ed8>
  409f68:	mov	x19, x0
  409f6c:	ldr	x0, [x21, #2064]
  409f70:	bl	40c020 <clear@@Base+0x8f4c>
  409f74:	tbnz	w20, #1, 409f8c <clear@@Base+0x6eb8>
  409f78:	cbz	x0, 409f8c <clear@@Base+0x6eb8>
  409f7c:	bl	401c30 <pclose@plt>
  409f80:	ldr	x0, [x21, #2064]
  409f84:	mov	x1, xzr
  409f88:	bl	40c018 <clear@@Base+0x8f44>
  409f8c:	ldr	x0, [x21, #2064]
  409f90:	bl	40bfb0 <clear@@Base+0x8edc>
  409f94:	mov	x1, x0
  409f98:	mov	x0, x19
  409f9c:	bl	40b26c <clear@@Base+0x8198>
  409fa0:	ldr	x0, [x21, #2064]
  409fa4:	mov	x1, xzr
  409fa8:	bl	40c028 <clear@@Base+0x8f54>
  409fac:	adrp	x8, 433000 <PC+0x4800>
  409fb0:	adrp	x9, 433000 <PC+0x4800>
  409fb4:	str	xzr, [x21, #2064]
  409fb8:	str	xzr, [x8, #400]
  409fbc:	str	xzr, [x9, #392]
  409fc0:	ldp	x20, x19, [sp, #48]
  409fc4:	ldr	x21, [sp, #32]
  409fc8:	ldp	x29, x30, [sp, #16]
  409fcc:	add	sp, sp, #0x40
  409fd0:	ret
  409fd4:	cbz	x0, 409fe0 <clear@@Base+0x6f0c>
  409fd8:	mov	w1, #0xffffffff            	// #-1
  409fdc:	b	40bff0 <clear@@Base+0x8f1c>
  409fe0:	ret
  409fe4:	stp	x29, x30, [sp, #-48]!
  409fe8:	str	x21, [sp, #16]
  409fec:	mov	x21, x0
  409ff0:	stp	x20, x19, [sp, #32]
  409ff4:	mov	x29, sp
  409ff8:	cbz	x0, 40a008 <clear@@Base+0x6f34>
  409ffc:	mov	w1, #0xffffffff            	// #-1
  40a000:	mov	x0, x21
  40a004:	bl	40bff0 <clear@@Base+0x8f1c>
  40a008:	mov	x0, x21
  40a00c:	bl	40be0c <clear@@Base+0x8d38>
  40a010:	mov	x20, x0
  40a014:	mov	x0, x21
  40a018:	bl	40be2c <clear@@Base+0x8d58>
  40a01c:	mov	x19, x0
  40a020:	mov	x0, x21
  40a024:	bl	409a84 <clear@@Base+0x69b0>
  40a028:	cbz	w0, 40a070 <clear@@Base+0x6f9c>
  40a02c:	cbz	x20, 40a044 <clear@@Base+0x6f70>
  40a030:	mov	w2, #0x1                   	// #1
  40a034:	mov	x0, x20
  40a038:	mov	w1, wzr
  40a03c:	bl	40a444 <clear@@Base+0x7370>
  40a040:	cbz	w0, 40a070 <clear@@Base+0x6f9c>
  40a044:	cbz	x19, 40a05c <clear@@Base+0x6f88>
  40a048:	mov	w2, #0xffffffff            	// #-1
  40a04c:	mov	x0, x19
  40a050:	mov	w1, wzr
  40a054:	bl	40a444 <clear@@Base+0x7370>
  40a058:	cbz	w0, 40a070 <clear@@Base+0x6f9c>
  40a05c:	ldp	x20, x19, [sp, #32]
  40a060:	ldr	x21, [sp, #16]
  40a064:	mov	w0, #0x1                   	// #1
  40a068:	ldp	x29, x30, [sp], #48
  40a06c:	b	40215c <setlocale@plt+0x49c>
  40a070:	ldp	x20, x19, [sp, #32]
  40a074:	ldr	x21, [sp, #16]
  40a078:	ldp	x29, x30, [sp], #48
  40a07c:	ret
  40a080:	sub	sp, sp, #0x30
  40a084:	stp	x29, x30, [sp, #16]
  40a088:	stp	x20, x19, [sp, #32]
  40a08c:	add	x29, sp, #0x10
  40a090:	mov	x19, x0
  40a094:	bl	4045a0 <clear@@Base+0x14cc>
  40a098:	tbnz	w0, #0, 40a1c8 <clear@@Base+0x70f4>
  40a09c:	mov	x0, x19
  40a0a0:	mov	w1, wzr
  40a0a4:	bl	4019b0 <open@plt>
  40a0a8:	tbnz	w0, #31, 40a0bc <clear@@Base+0x6fe8>
  40a0ac:	bl	401ac0 <close@plt>
  40a0b0:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  40a0b4:	ldr	w8, [x8, #2084]
  40a0b8:	cbz	w8, 40a0c4 <clear@@Base+0x6ff0>
  40a0bc:	mov	w0, #0x4f                  	// #79
  40a0c0:	b	40a0d8 <clear@@Base+0x7004>
  40a0c4:	adrp	x0, 416000 <winch@@Base+0x19c0>
  40a0c8:	add	x0, x0, #0x201
  40a0cc:	add	x1, sp, #0x8
  40a0d0:	str	x19, [sp, #8]
  40a0d4:	bl	411e08 <error@@Base+0x2cc>
  40a0d8:	adrp	x20, 416000 <winch@@Base+0x19c0>
  40a0dc:	add	x20, x20, #0x238
  40a0e0:	cmp	w0, #0x63
  40a0e4:	b.le	40a0fc <clear@@Base+0x7028>
  40a0e8:	cmp	w0, #0x71
  40a0ec:	b.ne	40a118 <clear@@Base+0x7044>  // b.any
  40a0f0:	mov	w0, wzr
  40a0f4:	bl	40215c <setlocale@plt+0x49c>
  40a0f8:	b	40a13c <clear@@Base+0x7068>
  40a0fc:	cmp	w0, #0x4e
  40a100:	b.gt	40a12c <clear@@Base+0x7058>
  40a104:	cmp	w0, #0x41
  40a108:	b.eq	40a14c <clear@@Base+0x7078>  // b.none
  40a10c:	cmp	w0, #0x44
  40a110:	b.ne	40a13c <clear@@Base+0x7068>  // b.any
  40a114:	b	40a18c <clear@@Base+0x70b8>
  40a118:	cmp	w0, #0x64
  40a11c:	b.eq	40a18c <clear@@Base+0x70b8>  // b.none
  40a120:	cmp	w0, #0x6f
  40a124:	b.ne	40a13c <clear@@Base+0x7068>  // b.any
  40a128:	b	40a198 <clear@@Base+0x70c4>
  40a12c:	cmp	w0, #0x4f
  40a130:	b.eq	40a198 <clear@@Base+0x70c4>  // b.none
  40a134:	cmp	w0, #0x61
  40a138:	b.eq	40a14c <clear@@Base+0x7078>  // b.none
  40a13c:	mov	x0, x20
  40a140:	mov	x1, xzr
  40a144:	bl	411e08 <error@@Base+0x2cc>
  40a148:	b	40a0e0 <clear@@Base+0x700c>
  40a14c:	mov	w1, #0x401                 	// #1025
  40a150:	mov	x0, x19
  40a154:	bl	4019b0 <open@plt>
  40a158:	adrp	x20, 42b000 <winch@@Base+0x169c0>
  40a15c:	mov	w2, #0x2                   	// #2
  40a160:	mov	x1, xzr
  40a164:	str	w0, [x20, #632]
  40a168:	bl	4018e0 <lseek@plt>
  40a16c:	ldr	w8, [x20, #632]
  40a170:	cmn	x0, #0x1
  40a174:	b.ne	40a1b0 <clear@@Base+0x70dc>  // b.any
  40a178:	mov	w0, w8
  40a17c:	bl	401ac0 <close@plt>
  40a180:	mov	w8, #0xffffffff            	// #-1
  40a184:	str	w8, [x20, #632]
  40a188:	b	40a1b4 <clear@@Base+0x70e0>
  40a18c:	mov	x0, x19
  40a190:	bl	401b20 <free@plt>
  40a194:	b	40a1c8 <clear@@Base+0x70f4>
  40a198:	mov	w1, #0x1a4                 	// #420
  40a19c:	mov	x0, x19
  40a1a0:	bl	401ca0 <creat@plt>
  40a1a4:	mov	w8, w0
  40a1a8:	adrp	x9, 42b000 <winch@@Base+0x169c0>
  40a1ac:	str	w0, [x9, #632]
  40a1b0:	tbz	w8, #31, 40a1c8 <clear@@Base+0x70f4>
  40a1b4:	adrp	x0, 416000 <winch@@Base+0x19c0>
  40a1b8:	add	x0, x0, #0x276
  40a1bc:	add	x1, sp, #0x8
  40a1c0:	str	x19, [sp, #8]
  40a1c4:	bl	411b3c <error@@Base>
  40a1c8:	ldp	x20, x19, [sp, #32]
  40a1cc:	ldp	x29, x30, [sp, #16]
  40a1d0:	add	sp, sp, #0x30
  40a1d4:	ret
  40a1d8:	sub	sp, sp, #0x90
  40a1dc:	stp	x26, x25, [sp, #80]
  40a1e0:	adrp	x25, 42e000 <winch@@Base+0x199c0>
  40a1e4:	ldr	x8, [x25, #2064]
  40a1e8:	stp	x20, x19, [sp, #128]
  40a1ec:	mov	x20, x0
  40a1f0:	stp	x29, x30, [sp, #48]
  40a1f4:	stp	x28, x27, [sp, #64]
  40a1f8:	stp	x24, x23, [sp, #96]
  40a1fc:	stp	x22, x21, [sp, #112]
  40a200:	add	x29, sp, #0x30
  40a204:	cbz	x8, 40a220 <clear@@Base+0x714c>
  40a208:	mov	w1, #0x1                   	// #1
  40a20c:	mov	x0, x8
  40a210:	bl	40bff0 <clear@@Base+0x8f1c>
  40a214:	ldr	x8, [x25, #2064]
  40a218:	str	x8, [sp, #8]
  40a21c:	b	40a224 <clear@@Base+0x7150>
  40a220:	str	xzr, [sp, #8]
  40a224:	sub	x0, x29, #0x10
  40a228:	mov	x1, x20
  40a22c:	bl	409884 <clear@@Base+0x67b0>
  40a230:	ldp	x26, x27, [x29, #-16]
  40a234:	mov	x21, xzr
  40a238:	mov	x20, xzr
  40a23c:	mov	x8, x26
  40a240:	cbz	x21, 40a250 <clear@@Base+0x717c>
  40a244:	mov	x0, x21
  40a248:	bl	401830 <strlen@plt>
  40a24c:	add	x8, x21, x0
  40a250:	cmp	x8, x27
  40a254:	b.cs	40a2f8 <clear@@Base+0x7224>  // b.hs, b.nlast
  40a258:	sub	x21, x8, #0x1
  40a25c:	ldrb	w8, [x21, #1]!
  40a260:	cbz	w8, 40a25c <clear@@Base+0x7188>
  40a264:	cmp	x21, x27
  40a268:	b.cs	40a2f8 <clear@@Base+0x7224>  // b.hs, b.nlast
  40a26c:	mov	x0, x21
  40a270:	bl	40ab5c <clear@@Base+0x7a88>
  40a274:	mov	x22, x0
  40a278:	add	x0, sp, #0x10
  40a27c:	mov	x1, x22
  40a280:	bl	409884 <clear@@Base+0x67b0>
  40a284:	ldp	x28, x19, [sp, #16]
  40a288:	mov	x23, xzr
  40a28c:	mov	x8, x28
  40a290:	cbz	x23, 40a2a0 <clear@@Base+0x71cc>
  40a294:	mov	x0, x23
  40a298:	bl	401830 <strlen@plt>
  40a29c:	add	x8, x23, x0
  40a2a0:	cmp	x8, x19
  40a2a4:	b.cs	40a2ec <clear@@Base+0x7218>  // b.hs, b.nlast
  40a2a8:	sub	x23, x8, #0x1
  40a2ac:	ldrb	w8, [x23, #1]!
  40a2b0:	cbz	w8, 40a2ac <clear@@Base+0x71d8>
  40a2b4:	cmp	x23, x19
  40a2b8:	b.cs	40a2ec <clear@@Base+0x7218>  // b.hs, b.nlast
  40a2bc:	mov	x0, x23
  40a2c0:	bl	40a57c <clear@@Base+0x74a8>
  40a2c4:	mov	x24, x0
  40a2c8:	bl	409a64 <clear@@Base+0x6990>
  40a2cc:	cbnz	x20, 40a2e0 <clear@@Base+0x720c>
  40a2d0:	cbnz	w0, 40a2e0 <clear@@Base+0x720c>
  40a2d4:	ldr	x0, [x25, #2064]
  40a2d8:	bl	40bfb0 <clear@@Base+0x8edc>
  40a2dc:	mov	x20, x0
  40a2e0:	mov	x0, x24
  40a2e4:	bl	401b20 <free@plt>
  40a2e8:	b	40a28c <clear@@Base+0x71b8>
  40a2ec:	mov	x0, x22
  40a2f0:	bl	401b20 <free@plt>
  40a2f4:	b	40a23c <clear@@Base+0x7168>
  40a2f8:	cbz	x20, 40a330 <clear@@Base+0x725c>
  40a2fc:	ldr	x1, [x25, #2064]
  40a300:	mov	x0, x20
  40a304:	bl	40be58 <clear@@Base+0x8d84>
  40a308:	ldr	x8, [x25, #2064]
  40a30c:	cmp	x0, x8
  40a310:	b.eq	40a348 <clear@@Base+0x7274>  // b.none
  40a314:	ldr	x0, [sp, #8]
  40a318:	bl	409fe4 <clear@@Base+0x6f10>
  40a31c:	ldr	x1, [x25, #2064]
  40a320:	mov	x0, x20
  40a324:	bl	40be58 <clear@@Base+0x8d84>
  40a328:	bl	409a84 <clear@@Base+0x69b0>
  40a32c:	b	40a35c <clear@@Base+0x7288>
  40a330:	ldr	x0, [sp, #8]
  40a334:	cbz	x0, 40a340 <clear@@Base+0x726c>
  40a338:	mov	w1, #0xffffffff            	// #-1
  40a33c:	bl	40bff0 <clear@@Base+0x8f1c>
  40a340:	mov	w0, #0x1                   	// #1
  40a344:	b	40a35c <clear@@Base+0x7288>
  40a348:	ldr	x0, [sp, #8]
  40a34c:	cbz	x0, 40a35c <clear@@Base+0x7288>
  40a350:	mov	w1, #0xffffffff            	// #-1
  40a354:	bl	40bff0 <clear@@Base+0x8f1c>
  40a358:	mov	w0, wzr
  40a35c:	ldp	x20, x19, [sp, #128]
  40a360:	ldp	x22, x21, [sp, #112]
  40a364:	ldp	x24, x23, [sp, #96]
  40a368:	ldp	x26, x25, [sp, #80]
  40a36c:	ldp	x28, x27, [sp, #64]
  40a370:	ldp	x29, x30, [sp, #48]
  40a374:	add	sp, sp, #0x90
  40a378:	ret
  40a37c:	stp	x29, x30, [sp, #-16]!
  40a380:	mov	x29, sp
  40a384:	bl	40be4c <clear@@Base+0x8d78>
  40a388:	cbz	w0, 40a3a8 <clear@@Base+0x72d4>
  40a38c:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  40a390:	mov	w1, #0x1                   	// #1
  40a394:	mov	w2, #0x1                   	// #1
  40a398:	str	xzr, [x8, #2064]
  40a39c:	mov	x0, xzr
  40a3a0:	ldp	x29, x30, [sp], #16
  40a3a4:	b	40a444 <clear@@Base+0x7370>
  40a3a8:	ldp	x29, x30, [sp], #16
  40a3ac:	b	40a3b0 <clear@@Base+0x72dc>
  40a3b0:	stp	x29, x30, [sp, #-16]!
  40a3b4:	adrp	x8, 42f000 <PC+0x800>
  40a3b8:	ldr	w0, [x8, #2024]
  40a3bc:	mov	x29, sp
  40a3c0:	bl	401b80 <isatty@plt>
  40a3c4:	cbz	w0, 40a3e0 <clear@@Base+0x730c>
  40a3c8:	adrp	x0, 416000 <winch@@Base+0x19c0>
  40a3cc:	add	x0, x0, #0x1d7
  40a3d0:	mov	x1, xzr
  40a3d4:	bl	411b3c <error@@Base>
  40a3d8:	mov	w0, wzr
  40a3dc:	bl	40215c <setlocale@plt+0x49c>
  40a3e0:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  40a3e4:	ldr	x1, [x8, #2064]
  40a3e8:	adrp	x0, 415000 <winch@@Base+0x9c0>
  40a3ec:	add	x0, x0, #0x57e
  40a3f0:	bl	40be58 <clear@@Base+0x8d84>
  40a3f4:	ldp	x29, x30, [sp], #16
  40a3f8:	b	409a84 <clear@@Base+0x69b0>
  40a3fc:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  40a400:	ldr	x8, [x8, #2064]
  40a404:	mov	w2, #0x1                   	// #1
  40a408:	mov	w1, w0
  40a40c:	mov	x0, x8
  40a410:	b	40a444 <clear@@Base+0x7370>
  40a414:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  40a418:	mov	w1, #0x1                   	// #1
  40a41c:	mov	w2, #0xffffffff            	// #-1
  40a420:	mov	x0, xzr
  40a424:	str	xzr, [x8, #2064]
  40a428:	b	40a444 <clear@@Base+0x7370>
  40a42c:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  40a430:	ldr	x8, [x8, #2064]
  40a434:	mov	w2, #0xffffffff            	// #-1
  40a438:	mov	w1, w0
  40a43c:	mov	x0, x8
  40a440:	b	40a444 <clear@@Base+0x7370>
  40a444:	stp	x29, x30, [sp, #-64]!
  40a448:	str	x23, [sp, #16]
  40a44c:	stp	x22, x21, [sp, #32]
  40a450:	stp	x20, x19, [sp, #48]
  40a454:	mov	w19, w2
  40a458:	mov	w20, w1
  40a45c:	mov	x21, x0
  40a460:	adrp	x23, 433000 <PC+0x4800>
  40a464:	mov	x29, sp
  40a468:	mov	x0, x21
  40a46c:	cmp	w19, #0x1
  40a470:	b.lt	40a47c <clear@@Base+0x73a8>  // b.tstop
  40a474:	bl	40be0c <clear@@Base+0x8d38>
  40a478:	b	40a480 <clear@@Base+0x73ac>
  40a47c:	bl	40be2c <clear@@Base+0x8d58>
  40a480:	mov	x22, x0
  40a484:	cmp	w20, #0x0
  40a488:	b.gt	40a498 <clear@@Base+0x73c4>
  40a48c:	mov	x0, x21
  40a490:	bl	409a84 <clear@@Base+0x69b0>
  40a494:	cbz	w0, 40a4b4 <clear@@Base+0x73e0>
  40a498:	cbz	x22, 40a4b0 <clear@@Base+0x73dc>
  40a49c:	ldrb	w8, [x23, #640]
  40a4a0:	sub	w20, w20, #0x1
  40a4a4:	mov	x21, x22
  40a4a8:	tst	w8, #0x3
  40a4ac:	b.eq	40a468 <clear@@Base+0x7394>  // b.none
  40a4b0:	mov	w0, #0x1                   	// #1
  40a4b4:	ldp	x20, x19, [sp, #48]
  40a4b8:	ldp	x22, x21, [sp, #32]
  40a4bc:	ldr	x23, [sp, #16]
  40a4c0:	ldp	x29, x30, [sp], #64
  40a4c4:	ret
  40a4c8:	stp	x29, x30, [sp, #-32]!
  40a4cc:	stp	x20, x19, [sp, #16]
  40a4d0:	mov	w19, w0
  40a4d4:	mov	x20, xzr
  40a4d8:	mov	x29, sp
  40a4dc:	mov	x0, x20
  40a4e0:	bl	40be0c <clear@@Base+0x8d38>
  40a4e4:	cbz	x0, 40a508 <clear@@Base+0x7434>
  40a4e8:	mov	x20, x0
  40a4ec:	bl	40bfbc <clear@@Base+0x8ee8>
  40a4f0:	cmp	w0, w19
  40a4f4:	b.ne	40a4dc <clear@@Base+0x7408>  // b.any
  40a4f8:	mov	x0, x20
  40a4fc:	ldp	x20, x19, [sp, #16]
  40a500:	ldp	x29, x30, [sp], #32
  40a504:	b	409a84 <clear@@Base+0x69b0>
  40a508:	ldp	x20, x19, [sp, #16]
  40a50c:	mov	w0, #0x1                   	// #1
  40a510:	ldp	x29, x30, [sp], #32
  40a514:	ret
  40a518:	stp	x29, x30, [sp, #-32]!
  40a51c:	str	x19, [sp, #16]
  40a520:	adrp	x19, 42e000 <winch@@Base+0x199c0>
  40a524:	ldr	x0, [x19, #2064]
  40a528:	mov	x29, sp
  40a52c:	cbz	x0, 40a540 <clear@@Base+0x746c>
  40a530:	mov	w1, #0x1                   	// #1
  40a534:	bl	40bff0 <clear@@Base+0x8f1c>
  40a538:	ldr	x19, [x19, #2064]
  40a53c:	b	40a544 <clear@@Base+0x7470>
  40a540:	mov	x19, xzr
  40a544:	bl	409f08 <clear@@Base+0x6e34>
  40a548:	mov	x0, x19
  40a54c:	ldr	x19, [sp, #16]
  40a550:	ldp	x29, x30, [sp], #32
  40a554:	b	409fe4 <clear@@Base+0x6f10>
  40a558:	stp	x29, x30, [sp, #-16]!
  40a55c:	mov	x29, sp
  40a560:	bl	403de4 <clear@@Base+0xd10>
  40a564:	cmn	w0, #0x1
  40a568:	b.eq	40a574 <clear@@Base+0x74a0>  // b.none
  40a56c:	bl	4117f8 <clear@@Base+0xe724>
  40a570:	b	40a560 <clear@@Base+0x748c>
  40a574:	ldp	x29, x30, [sp], #16
  40a578:	b	411860 <clear@@Base+0xe78c>
  40a57c:	stp	x29, x30, [sp, #-64]!
  40a580:	stp	x24, x23, [sp, #16]
  40a584:	stp	x22, x21, [sp, #32]
  40a588:	stp	x20, x19, [sp, #48]
  40a58c:	mov	x29, sp
  40a590:	mov	x19, x0
  40a594:	bl	401830 <strlen@plt>
  40a598:	add	w0, w0, #0x1
  40a59c:	mov	w1, #0x1                   	// #1
  40a5a0:	bl	4021d4 <setlocale@plt+0x514>
  40a5a4:	adrp	x9, 42d000 <winch@@Base+0x189c0>
  40a5a8:	ldrb	w8, [x19]
  40a5ac:	ldrb	w9, [x9, #1112]
  40a5b0:	mov	x20, x0
  40a5b4:	cmp	w8, w9
  40a5b8:	b.ne	40a604 <clear@@Base+0x7530>  // b.any
  40a5bc:	mov	x9, x19
  40a5c0:	ldrb	w8, [x9, #1]!
  40a5c4:	mov	x24, x20
  40a5c8:	cbz	w8, 40a674 <clear@@Base+0x75a0>
  40a5cc:	adrp	x10, 42d000 <winch@@Base+0x189c0>
  40a5d0:	mov	x24, x20
  40a5d4:	ldrb	w11, [x10, #1116]
  40a5d8:	cmp	w11, w8, uxtb
  40a5dc:	b.ne	40a5f0 <clear@@Base+0x751c>  // b.any
  40a5e0:	ldrb	w9, [x19, #2]!
  40a5e4:	cmp	w9, w8, uxtb
  40a5e8:	b.ne	40a674 <clear@@Base+0x75a0>  // b.any
  40a5ec:	mov	x9, x19
  40a5f0:	strb	w8, [x24], #1
  40a5f4:	mov	x19, x9
  40a5f8:	ldrb	w8, [x9, #1]!
  40a5fc:	cbnz	w8, 40a5d4 <clear@@Base+0x7500>
  40a600:	b	40a674 <clear@@Base+0x75a0>
  40a604:	adrp	x0, 416000 <winch@@Base+0x19c0>
  40a608:	add	x0, x0, #0x28b
  40a60c:	bl	40939c <clear@@Base+0x62c8>
  40a610:	adrp	x8, 416000 <winch@@Base+0x19c0>
  40a614:	add	x8, x8, #0x29a
  40a618:	cmp	x0, #0x0
  40a61c:	csel	x21, x8, x0, eq  // eq = none
  40a620:	mov	x0, x21
  40a624:	bl	401830 <strlen@plt>
  40a628:	ldrb	w8, [x19]
  40a62c:	mov	x24, x20
  40a630:	cbz	w8, 40a674 <clear@@Base+0x75a0>
  40a634:	mov	x22, x0
  40a638:	sxtw	x23, w0
  40a63c:	mov	x24, x20
  40a640:	cmp	w22, #0x1
  40a644:	b.lt	40a668 <clear@@Base+0x7594>  // b.tstop
  40a648:	mov	x0, x19
  40a64c:	mov	x1, x21
  40a650:	mov	x2, x23
  40a654:	bl	4019e0 <strncmp@plt>
  40a658:	add	x8, x19, x23
  40a65c:	cmp	w0, #0x0
  40a660:	csel	x19, x8, x19, eq  // eq = none
  40a664:	ldrb	w8, [x19]
  40a668:	strb	w8, [x24], #1
  40a66c:	ldrb	w8, [x19, #1]!
  40a670:	cbnz	w8, 40a640 <clear@@Base+0x756c>
  40a674:	strb	wzr, [x24]
  40a678:	mov	x0, x20
  40a67c:	ldp	x20, x19, [sp, #48]
  40a680:	ldp	x22, x21, [sp, #32]
  40a684:	ldp	x24, x23, [sp, #16]
  40a688:	ldp	x29, x30, [sp], #64
  40a68c:	ret
  40a690:	stp	x29, x30, [sp, #-16]!
  40a694:	adrp	x0, 416000 <winch@@Base+0x19c0>
  40a698:	add	x0, x0, #0x28b
  40a69c:	mov	x29, sp
  40a6a0:	bl	40939c <clear@@Base+0x62c8>
  40a6a4:	adrp	x8, 416000 <winch@@Base+0x19c0>
  40a6a8:	add	x8, x8, #0x29a
  40a6ac:	cmp	x0, #0x0
  40a6b0:	csel	x0, x8, x0, eq  // eq = none
  40a6b4:	ldp	x29, x30, [sp], #16
  40a6b8:	ret
  40a6bc:	sub	sp, sp, #0x70
  40a6c0:	stp	x20, x19, [sp, #96]
  40a6c4:	mov	x20, x0
  40a6c8:	adrp	x0, 416000 <winch@@Base+0x19c0>
  40a6cc:	add	x0, x0, #0x28b
  40a6d0:	stp	x29, x30, [sp, #16]
  40a6d4:	stp	x28, x27, [sp, #32]
  40a6d8:	stp	x26, x25, [sp, #48]
  40a6dc:	stp	x24, x23, [sp, #64]
  40a6e0:	stp	x22, x21, [sp, #80]
  40a6e4:	add	x29, sp, #0x10
  40a6e8:	bl	40939c <clear@@Base+0x62c8>
  40a6ec:	adrp	x8, 416000 <winch@@Base+0x19c0>
  40a6f0:	add	x8, x8, #0x29a
  40a6f4:	cmp	x0, #0x0
  40a6f8:	csel	x25, x8, x0, eq  // eq = none
  40a6fc:	mov	x0, x25
  40a700:	bl	401830 <strlen@plt>
  40a704:	ldrb	w8, [x20]
  40a708:	mov	x21, x0
  40a70c:	adrp	x9, 42f000 <PC+0x800>
  40a710:	cbz	w8, 40a7bc <clear@@Base+0x76e8>
  40a714:	ldr	x22, [x9, #2032]
  40a718:	mov	w26, wzr
  40a71c:	mov	w23, wzr
  40a720:	mov	w19, #0x1                   	// #1
  40a724:	adrp	x27, 42d000 <winch@@Base+0x189c0>
  40a728:	adrp	x28, 42d000 <winch@@Base+0x189c0>
  40a72c:	mov	w0, #0x1                   	// #1
  40a730:	str	x25, [sp, #8]
  40a734:	ldrb	w9, [x28, #1116]
  40a738:	ldrb	w10, [x27, #1112]
  40a73c:	and	w24, w8, #0xff
  40a740:	add	w25, w0, #0x1
  40a744:	cmp	w24, w9
  40a748:	ccmp	w24, w10, #0x4, ne  // ne = any
  40a74c:	csinc	w26, w26, wzr, ne  // ne = any
  40a750:	cbnz	x22, 40a778 <clear@@Base+0x76a4>
  40a754:	adrp	x0, 416000 <winch@@Base+0x19c0>
  40a758:	add	x0, x0, #0x354
  40a75c:	bl	40939c <clear@@Base+0x62c8>
  40a760:	adrp	x8, 416000 <winch@@Base+0x19c0>
  40a764:	cmp	x0, #0x0
  40a768:	add	x8, x8, #0x362
  40a76c:	csel	x22, x8, x0, eq  // eq = none
  40a770:	adrp	x8, 42f000 <PC+0x800>
  40a774:	str	x22, [x8, #2032]
  40a778:	mov	x0, x22
  40a77c:	mov	w1, w24
  40a780:	bl	401b30 <strchr@plt>
  40a784:	cmp	w21, #0x0
  40a788:	ldrb	w8, [x20, x19]
  40a78c:	csinc	w9, w23, wzr, ne  // ne = any
  40a790:	cmp	x0, #0x0
  40a794:	csel	w10, wzr, w21, eq  // eq = none
  40a798:	add	w0, w25, w10
  40a79c:	csel	w23, w23, w9, eq  // eq = none
  40a7a0:	add	x19, x19, #0x1
  40a7a4:	cbnz	w8, 40a734 <clear@@Base+0x7660>
  40a7a8:	ldr	x25, [sp, #8]
  40a7ac:	cbz	w23, 40a7c0 <clear@@Base+0x76ec>
  40a7b0:	cbz	w26, 40a84c <clear@@Base+0x7778>
  40a7b4:	mov	x22, xzr
  40a7b8:	b	40a884 <clear@@Base+0x77b0>
  40a7bc:	mov	w0, #0x1                   	// #1
  40a7c0:	mov	w1, #0x1                   	// #1
  40a7c4:	bl	4021d4 <setlocale@plt+0x514>
  40a7c8:	ldrb	w8, [x20]
  40a7cc:	mov	x22, x0
  40a7d0:	mov	x23, x0
  40a7d4:	adrp	x26, 42f000 <PC+0x800>
  40a7d8:	cbz	w8, 40a844 <clear@@Base+0x7770>
  40a7dc:	add	x24, x20, #0x1
  40a7e0:	adrp	x20, 416000 <winch@@Base+0x19c0>
  40a7e4:	sxtw	x19, w21
  40a7e8:	add	x20, x20, #0x354
  40a7ec:	mov	x23, x22
  40a7f0:	ldr	x0, [x26, #2032]
  40a7f4:	and	w21, w8, #0xff
  40a7f8:	cbnz	x0, 40a818 <clear@@Base+0x7744>
  40a7fc:	mov	x0, x20
  40a800:	bl	40939c <clear@@Base+0x62c8>
  40a804:	adrp	x8, 416000 <winch@@Base+0x19c0>
  40a808:	cmp	x0, #0x0
  40a80c:	add	x8, x8, #0x362
  40a810:	csel	x0, x8, x0, eq  // eq = none
  40a814:	str	x0, [x26, #2032]
  40a818:	mov	w1, w21
  40a81c:	bl	401b30 <strchr@plt>
  40a820:	cbz	x0, 40a834 <clear@@Base+0x7760>
  40a824:	mov	x0, x23
  40a828:	mov	x1, x25
  40a82c:	bl	401b50 <strcpy@plt>
  40a830:	add	x23, x23, x19
  40a834:	ldurb	w8, [x24, #-1]
  40a838:	strb	w8, [x23], #1
  40a83c:	ldrb	w8, [x24], #1
  40a840:	cbnz	w8, 40a7f0 <clear@@Base+0x771c>
  40a844:	strb	wzr, [x23]
  40a848:	b	40a884 <clear@@Base+0x77b0>
  40a84c:	mov	x0, x20
  40a850:	bl	401830 <strlen@plt>
  40a854:	add	w19, w0, #0x3
  40a858:	mov	w1, #0x1                   	// #1
  40a85c:	mov	w0, w19
  40a860:	bl	4021d4 <setlocale@plt+0x514>
  40a864:	ldrb	w3, [x27, #1112]
  40a868:	ldrb	w5, [x28, #1116]
  40a86c:	adrp	x2, 416000 <winch@@Base+0x19c0>
  40a870:	sxtw	x1, w19
  40a874:	add	x2, x2, #0x29c
  40a878:	mov	x4, x20
  40a87c:	mov	x22, x0
  40a880:	bl	401900 <snprintf@plt>
  40a884:	mov	x0, x22
  40a888:	ldp	x20, x19, [sp, #96]
  40a88c:	ldp	x22, x21, [sp, #80]
  40a890:	ldp	x24, x23, [sp, #64]
  40a894:	ldp	x26, x25, [sp, #48]
  40a898:	ldp	x28, x27, [sp, #32]
  40a89c:	ldp	x29, x30, [sp, #16]
  40a8a0:	add	sp, sp, #0x70
  40a8a4:	ret
  40a8a8:	stp	x29, x30, [sp, #-48]!
  40a8ac:	stp	x20, x19, [sp, #32]
  40a8b0:	mov	x19, x0
  40a8b4:	adrp	x0, 415000 <winch@@Base+0x9c0>
  40a8b8:	add	x0, x0, #0xe0f
  40a8bc:	stp	x22, x21, [sp, #16]
  40a8c0:	mov	x29, sp
  40a8c4:	bl	40939c <clear@@Base+0x62c8>
  40a8c8:	cbz	x0, 40a950 <clear@@Base+0x787c>
  40a8cc:	ldrb	w8, [x0]
  40a8d0:	mov	x21, x0
  40a8d4:	cbz	w8, 40a950 <clear@@Base+0x787c>
  40a8d8:	mov	x0, x21
  40a8dc:	bl	401830 <strlen@plt>
  40a8e0:	mov	x20, x0
  40a8e4:	mov	x0, x19
  40a8e8:	bl	401830 <strlen@plt>
  40a8ec:	add	w8, w0, w20
  40a8f0:	add	w8, w8, #0x2
  40a8f4:	sxtw	x22, w8
  40a8f8:	mov	w1, #0x1                   	// #1
  40a8fc:	mov	x0, x22
  40a900:	bl	401a70 <calloc@plt>
  40a904:	mov	x20, x0
  40a908:	cbz	x0, 40a954 <clear@@Base+0x7880>
  40a90c:	adrp	x2, 416000 <winch@@Base+0x19c0>
  40a910:	adrp	x4, 416000 <winch@@Base+0x19c0>
  40a914:	add	x2, x2, #0x34d
  40a918:	add	x4, x4, #0x9c
  40a91c:	mov	x0, x20
  40a920:	mov	x1, x22
  40a924:	mov	x3, x21
  40a928:	mov	x5, x19
  40a92c:	bl	401900 <snprintf@plt>
  40a930:	mov	x0, x20
  40a934:	mov	w1, wzr
  40a938:	bl	4019b0 <open@plt>
  40a93c:	tbnz	w0, #31, 40a948 <clear@@Base+0x7874>
  40a940:	bl	401ac0 <close@plt>
  40a944:	b	40a954 <clear@@Base+0x7880>
  40a948:	mov	x0, x20
  40a94c:	bl	401b20 <free@plt>
  40a950:	mov	x20, xzr
  40a954:	mov	x0, x20
  40a958:	ldp	x20, x19, [sp, #32]
  40a95c:	ldp	x22, x21, [sp, #16]
  40a960:	ldp	x29, x30, [sp], #48
  40a964:	ret
  40a968:	stp	x29, x30, [sp, #-64]!
  40a96c:	stp	x24, x23, [sp, #16]
  40a970:	stp	x22, x21, [sp, #32]
  40a974:	stp	x20, x19, [sp, #48]
  40a978:	mov	x19, x0
  40a97c:	mov	w20, wzr
  40a980:	adrp	x22, 42e000 <winch@@Base+0x199c0>
  40a984:	adrp	x23, 42e000 <winch@@Base+0x199c0>
  40a988:	mov	x21, x0
  40a98c:	mov	x29, sp
  40a990:	ldrb	w8, [x21]
  40a994:	cmp	w8, #0x23
  40a998:	b.eq	40a9ac <clear@@Base+0x78d8>  // b.none
  40a99c:	cmp	w8, #0x25
  40a9a0:	b.eq	40a9ac <clear@@Base+0x78d8>  // b.none
  40a9a4:	cbnz	w8, 40a9f8 <clear@@Base+0x7924>
  40a9a8:	b	40aa04 <clear@@Base+0x7930>
  40a9ac:	cmp	x21, x19
  40a9b0:	b.ls	40a9c0 <clear@@Base+0x78ec>  // b.plast
  40a9b4:	ldurb	w9, [x21, #-1]
  40a9b8:	cmp	w9, w8
  40a9bc:	b.eq	40a9f8 <clear@@Base+0x7924>  // b.none
  40a9c0:	ldrb	w9, [x21, #1]
  40a9c4:	cmp	w9, w8
  40a9c8:	b.eq	40a9fc <clear@@Base+0x7928>  // b.none
  40a9cc:	ldr	x9, [x23, #2072]
  40a9d0:	ldr	x10, [x22, #2064]
  40a9d4:	cmp	w8, #0x23
  40a9d8:	csel	x9, x9, xzr, eq  // eq = none
  40a9dc:	cmp	w8, #0x25
  40a9e0:	csel	x0, x10, x9, eq  // eq = none
  40a9e4:	cbz	x0, 40a9f8 <clear@@Base+0x7924>
  40a9e8:	bl	40bfb0 <clear@@Base+0x8edc>
  40a9ec:	bl	401830 <strlen@plt>
  40a9f0:	add	w20, w20, w0
  40a9f4:	b	40a9fc <clear@@Base+0x7928>
  40a9f8:	add	w20, w20, #0x1
  40a9fc:	add	x21, x21, #0x1
  40aa00:	b	40a990 <clear@@Base+0x78bc>
  40aa04:	add	w0, w20, #0x1
  40aa08:	mov	w1, #0x1                   	// #1
  40aa0c:	bl	4021d4 <setlocale@plt+0x514>
  40aa10:	mov	x20, x0
  40aa14:	mov	x21, x0
  40aa18:	mov	x24, x19
  40aa1c:	ldrb	w8, [x24]
  40aa20:	cmp	w8, #0x23
  40aa24:	b.eq	40aa38 <clear@@Base+0x7964>  // b.none
  40aa28:	cmp	w8, #0x25
  40aa2c:	b.eq	40aa38 <clear@@Base+0x7964>  // b.none
  40aa30:	cbnz	w8, 40aa90 <clear@@Base+0x79bc>
  40aa34:	b	40aa9c <clear@@Base+0x79c8>
  40aa38:	cmp	x24, x19
  40aa3c:	b.ls	40aa4c <clear@@Base+0x7978>  // b.plast
  40aa40:	ldurb	w9, [x24, #-1]
  40aa44:	cmp	w9, w8
  40aa48:	b.eq	40aa90 <clear@@Base+0x79bc>  // b.none
  40aa4c:	ldrb	w9, [x24, #1]
  40aa50:	cmp	w9, w8
  40aa54:	b.eq	40aa94 <clear@@Base+0x79c0>  // b.none
  40aa58:	ldr	x9, [x23, #2072]
  40aa5c:	ldr	x10, [x22, #2064]
  40aa60:	cmp	w8, #0x23
  40aa64:	csel	x9, x9, xzr, eq  // eq = none
  40aa68:	cmp	w8, #0x25
  40aa6c:	csel	x0, x10, x9, eq  // eq = none
  40aa70:	cbz	x0, 40aa90 <clear@@Base+0x79bc>
  40aa74:	bl	40bfb0 <clear@@Base+0x8edc>
  40aa78:	mov	x1, x0
  40aa7c:	mov	x0, x21
  40aa80:	bl	401b50 <strcpy@plt>
  40aa84:	bl	401830 <strlen@plt>
  40aa88:	add	x21, x21, x0
  40aa8c:	b	40aa94 <clear@@Base+0x79c0>
  40aa90:	strb	w8, [x21], #1
  40aa94:	add	x24, x24, #0x1
  40aa98:	b	40aa1c <clear@@Base+0x7948>
  40aa9c:	strb	wzr, [x21]
  40aaa0:	mov	x0, x20
  40aaa4:	ldp	x20, x19, [sp, #48]
  40aaa8:	ldp	x22, x21, [sp, #32]
  40aaac:	ldp	x24, x23, [sp, #16]
  40aab0:	ldp	x29, x30, [sp], #64
  40aab4:	ret
  40aab8:	stp	x29, x30, [sp, #-48]!
  40aabc:	adrp	x8, 433000 <PC+0x4800>
  40aac0:	ldr	w8, [x8, #284]
  40aac4:	str	x21, [sp, #16]
  40aac8:	stp	x20, x19, [sp, #32]
  40aacc:	mov	x29, sp
  40aad0:	cbz	w8, 40aadc <clear@@Base+0x7a08>
  40aad4:	mov	x20, xzr
  40aad8:	b	40ab48 <clear@@Base+0x7a74>
  40aadc:	mov	x20, x0
  40aae0:	bl	401830 <strlen@plt>
  40aae4:	add	w21, w0, #0x2
  40aae8:	mov	w1, #0x1                   	// #1
  40aaec:	mov	w0, w21
  40aaf0:	bl	4021d4 <setlocale@plt+0x514>
  40aaf4:	adrp	x2, 416000 <winch@@Base+0x19c0>
  40aaf8:	sxtw	x1, w21
  40aafc:	add	x2, x2, #0x2a3
  40ab00:	mov	x3, x20
  40ab04:	mov	x19, x0
  40ab08:	bl	401900 <snprintf@plt>
  40ab0c:	mov	x0, x19
  40ab10:	bl	40ab5c <clear@@Base+0x7a88>
  40ab14:	mov	x20, x0
  40ab18:	bl	40a57c <clear@@Base+0x74a8>
  40ab1c:	mov	x1, x19
  40ab20:	mov	x21, x0
  40ab24:	bl	401b00 <strcmp@plt>
  40ab28:	cbnz	w0, 40ab38 <clear@@Base+0x7a64>
  40ab2c:	mov	x0, x20
  40ab30:	bl	401b20 <free@plt>
  40ab34:	mov	x20, xzr
  40ab38:	mov	x0, x21
  40ab3c:	bl	401b20 <free@plt>
  40ab40:	mov	x0, x19
  40ab44:	bl	401b20 <free@plt>
  40ab48:	mov	x0, x20
  40ab4c:	ldp	x20, x19, [sp, #32]
  40ab50:	ldr	x21, [sp, #16]
  40ab54:	ldp	x29, x30, [sp], #48
  40ab58:	ret
  40ab5c:	stp	x29, x30, [sp, #-64]!
  40ab60:	stp	x24, x23, [sp, #16]
  40ab64:	stp	x22, x21, [sp, #32]
  40ab68:	stp	x20, x19, [sp, #48]
  40ab6c:	mov	x29, sp
  40ab70:	bl	40a968 <clear@@Base+0x7894>
  40ab74:	adrp	x8, 433000 <PC+0x4800>
  40ab78:	ldr	w8, [x8, #284]
  40ab7c:	mov	x19, x0
  40ab80:	cbz	w8, 40ab9c <clear@@Base+0x7ac8>
  40ab84:	mov	x0, x19
  40ab88:	ldp	x20, x19, [sp, #48]
  40ab8c:	ldp	x22, x21, [sp, #32]
  40ab90:	ldp	x24, x23, [sp, #16]
  40ab94:	ldp	x29, x30, [sp], #64
  40ab98:	ret
  40ab9c:	adrp	x0, 416000 <winch@@Base+0x19c0>
  40aba0:	add	x0, x0, #0x28b
  40aba4:	bl	40939c <clear@@Base+0x62c8>
  40aba8:	adrp	x8, 416000 <winch@@Base+0x19c0>
  40abac:	add	x8, x8, #0x29a
  40abb0:	cmp	x0, #0x0
  40abb4:	csel	x8, x8, x0, eq  // eq = none
  40abb8:	ldrb	w9, [x8]
  40abbc:	adrp	x10, 415000 <winch@@Base+0x9c0>
  40abc0:	add	x10, x10, #0x57e
  40abc4:	cmp	w9, #0x0
  40abc8:	csel	x0, x10, x8, eq  // eq = none
  40abcc:	bl	40a6bc <clear@@Base+0x75e8>
  40abd0:	cbz	x0, 40ab84 <clear@@Base+0x7ab0>
  40abd4:	mov	x21, x0
  40abd8:	adrp	x0, 416000 <winch@@Base+0x19c0>
  40abdc:	add	x0, x0, #0x2a7
  40abe0:	bl	40939c <clear@@Base+0x62c8>
  40abe4:	mov	x20, x0
  40abe8:	bl	409418 <clear@@Base+0x6344>
  40abec:	adrp	x8, 416000 <winch@@Base+0x19c0>
  40abf0:	add	x8, x8, #0x2b0
  40abf4:	cmp	w0, #0x0
  40abf8:	csel	x22, x20, x8, eq  // eq = none
  40abfc:	mov	x0, x22
  40ac00:	bl	401830 <strlen@plt>
  40ac04:	mov	x20, x0
  40ac08:	mov	x0, x19
  40ac0c:	bl	401830 <strlen@plt>
  40ac10:	adrp	x24, 42f000 <PC+0x800>
  40ac14:	ldr	x8, [x24, #2032]
  40ac18:	add	x20, x0, x20
  40ac1c:	cbnz	x8, 40ac40 <clear@@Base+0x7b6c>
  40ac20:	adrp	x0, 416000 <winch@@Base+0x19c0>
  40ac24:	add	x0, x0, #0x354
  40ac28:	bl	40939c <clear@@Base+0x62c8>
  40ac2c:	adrp	x8, 416000 <winch@@Base+0x19c0>
  40ac30:	add	x8, x8, #0x362
  40ac34:	cmp	x0, #0x0
  40ac38:	csel	x8, x8, x0, eq  // eq = none
  40ac3c:	str	x8, [x24, #2032]
  40ac40:	mov	x0, x8
  40ac44:	bl	401830 <strlen@plt>
  40ac48:	lsl	w8, w0, #3
  40ac4c:	sub	w8, w8, w0
  40ac50:	add	w8, w20, w8
  40ac54:	add	w23, w8, #0x18
  40ac58:	mov	w1, #0x1                   	// #1
  40ac5c:	mov	w0, w23
  40ac60:	bl	4021d4 <setlocale@plt+0x514>
  40ac64:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  40ac68:	adrp	x9, 42d000 <winch@@Base+0x189c0>
  40ac6c:	ldrb	w4, [x8, #1112]
  40ac70:	ldrb	w5, [x9, #1116]
  40ac74:	adrp	x2, 416000 <winch@@Base+0x19c0>
  40ac78:	sxtw	x1, w23
  40ac7c:	add	x2, x2, #0x2b9
  40ac80:	mov	x3, x22
  40ac84:	mov	x6, x21
  40ac88:	mov	x20, x0
  40ac8c:	bl	401900 <snprintf@plt>
  40ac90:	mov	x0, x21
  40ac94:	bl	401b20 <free@plt>
  40ac98:	ldr	x21, [x24, #2032]
  40ac9c:	cbnz	x21, 40acc0 <clear@@Base+0x7bec>
  40aca0:	adrp	x0, 416000 <winch@@Base+0x19c0>
  40aca4:	add	x0, x0, #0x354
  40aca8:	bl	40939c <clear@@Base+0x62c8>
  40acac:	adrp	x8, 416000 <winch@@Base+0x19c0>
  40acb0:	add	x8, x8, #0x362
  40acb4:	cmp	x0, #0x0
  40acb8:	csel	x21, x8, x0, eq  // eq = none
  40acbc:	str	x21, [x24, #2032]
  40acc0:	ldrb	w22, [x21]
  40acc4:	mov	x0, x20
  40acc8:	bl	401830 <strlen@plt>
  40accc:	add	x0, x20, x0
  40acd0:	cbz	w22, 40ad00 <clear@@Base+0x7c2c>
  40acd4:	add	x23, x21, #0x1
  40acd8:	adrp	x21, 416000 <winch@@Base+0x19c0>
  40acdc:	add	x21, x21, #0x2d0
  40ace0:	and	w2, w22, #0xff
  40ace4:	mov	x1, x21
  40ace8:	bl	4018b0 <sprintf@plt>
  40acec:	ldrb	w22, [x23], #1
  40acf0:	mov	x0, x20
  40acf4:	bl	401830 <strlen@plt>
  40acf8:	add	x0, x20, x0
  40acfc:	cbnz	w22, 40ace0 <clear@@Base+0x7c0c>
  40ad00:	adrp	x1, 416000 <winch@@Base+0x19c0>
  40ad04:	add	x1, x1, #0x2d8
  40ad08:	mov	x2, x19
  40ad0c:	bl	4018b0 <sprintf@plt>
  40ad10:	mov	x0, x20
  40ad14:	bl	40ae80 <clear@@Base+0x7dac>
  40ad18:	mov	x21, x0
  40ad1c:	mov	x0, x20
  40ad20:	bl	401b20 <free@plt>
  40ad24:	cbz	x21, 40ab84 <clear@@Base+0x7ab0>
  40ad28:	mov	x0, x21
  40ad2c:	bl	40af5c <clear@@Base+0x7e88>
  40ad30:	mov	x20, x0
  40ad34:	mov	x0, x21
  40ad38:	bl	401c30 <pclose@plt>
  40ad3c:	ldrb	w8, [x20]
  40ad40:	cbz	w8, 40ad54 <clear@@Base+0x7c80>
  40ad44:	mov	x0, x19
  40ad48:	bl	401b20 <free@plt>
  40ad4c:	mov	x19, x20
  40ad50:	b	40ab84 <clear@@Base+0x7ab0>
  40ad54:	mov	x0, x20
  40ad58:	bl	401b20 <free@plt>
  40ad5c:	b	40ab84 <clear@@Base+0x7ab0>
  40ad60:	sub	sp, sp, #0x150
  40ad64:	stp	x29, x30, [sp, #272]
  40ad68:	stp	x28, x23, [sp, #288]
  40ad6c:	stp	x22, x21, [sp, #304]
  40ad70:	stp	x20, x19, [sp, #320]
  40ad74:	add	x29, sp, #0x110
  40ad78:	mov	w19, w0
  40ad7c:	bl	404388 <clear@@Base+0x12b4>
  40ad80:	cbz	w0, 40ae68 <clear@@Base+0x7d94>
  40ad84:	mov	w0, w19
  40ad88:	mov	x1, xzr
  40ad8c:	mov	w2, wzr
  40ad90:	bl	4018e0 <lseek@plt>
  40ad94:	cmn	x0, #0x1
  40ad98:	b.eq	40ae64 <clear@@Base+0x7d90>  // b.none
  40ad9c:	add	x1, sp, #0x10
  40ada0:	mov	w2, #0x100                 	// #256
  40ada4:	mov	w0, w19
  40ada8:	add	x20, sp, #0x10
  40adac:	bl	401b60 <read@plt>
  40adb0:	cmp	w0, #0x1
  40adb4:	b.lt	40ae64 <clear@@Base+0x7d90>  // b.tstop
  40adb8:	lsl	x8, x0, #32
  40adbc:	cmp	x8, #0x1
  40adc0:	mov	w21, wzr
  40adc4:	str	x20, [sp, #8]
  40adc8:	b.lt	40ae58 <clear@@Base+0x7d84>  // b.tstop
  40adcc:	add	x19, x20, w0, sxtw
  40add0:	lsr	x20, x8, #32
  40add4:	add	x0, sp, #0x10
  40add8:	adrp	x22, 42e000 <winch@@Base+0x199c0>
  40addc:	adrp	x23, 433000 <PC+0x4800>
  40ade0:	ldr	w8, [x22, #3496]
  40ade4:	cbz	w8, 40adf4 <clear@@Base+0x7d20>
  40ade8:	mov	w1, w20
  40adec:	bl	404c74 <clear@@Base+0x1ba0>
  40adf0:	cbz	w0, 40ae3c <clear@@Base+0x7d68>
  40adf4:	add	x0, sp, #0x8
  40adf8:	mov	w1, #0x1                   	// #1
  40adfc:	mov	x2, x19
  40ae00:	bl	404e98 <clear@@Base+0x1dc4>
  40ae04:	ldr	w8, [x23, #544]
  40ae08:	cmp	w8, #0x2
  40ae0c:	b.ne	40ae2c <clear@@Base+0x7d58>  // b.any
  40ae10:	orr	x8, x0, #0x80
  40ae14:	cmp	x8, #0x9b
  40ae18:	b.ne	40ae2c <clear@@Base+0x7d58>  // b.any
  40ae1c:	add	x0, sp, #0x8
  40ae20:	mov	x1, x19
  40ae24:	bl	40d430 <clear@@Base+0xa35c>
  40ae28:	b	40ae4c <clear@@Base+0x7d78>
  40ae2c:	bl	40488c <clear@@Base+0x17b8>
  40ae30:	cmp	w0, #0x0
  40ae34:	cinc	w21, w21, ne  // ne = any
  40ae38:	b	40ae4c <clear@@Base+0x7d78>
  40ae3c:	add	x0, sp, #0x8
  40ae40:	mov	x1, x19
  40ae44:	add	w21, w21, #0x1
  40ae48:	bl	404d38 <clear@@Base+0x1c64>
  40ae4c:	ldr	x0, [sp, #8]
  40ae50:	cmp	x0, x19
  40ae54:	b.cc	40ade0 <clear@@Base+0x7d0c>  // b.lo, b.ul, b.last
  40ae58:	cmp	w21, #0x5
  40ae5c:	cset	w0, gt
  40ae60:	b	40ae68 <clear@@Base+0x7d94>
  40ae64:	mov	w0, wzr
  40ae68:	ldp	x20, x19, [sp, #320]
  40ae6c:	ldp	x22, x21, [sp, #304]
  40ae70:	ldp	x28, x23, [sp, #288]
  40ae74:	ldp	x29, x30, [sp, #272]
  40ae78:	add	sp, sp, #0x150
  40ae7c:	ret
  40ae80:	stp	x29, x30, [sp, #-48]!
  40ae84:	stp	x22, x21, [sp, #16]
  40ae88:	mov	x21, x0
  40ae8c:	adrp	x0, 416000 <winch@@Base+0x19c0>
  40ae90:	add	x0, x0, #0x37e
  40ae94:	stp	x20, x19, [sp, #32]
  40ae98:	mov	x29, sp
  40ae9c:	bl	40939c <clear@@Base+0x62c8>
  40aea0:	mov	x19, x0
  40aea4:	bl	409418 <clear@@Base+0x6344>
  40aea8:	cbz	w0, 40aec8 <clear@@Base+0x7df4>
  40aeac:	mov	x0, x21
  40aeb0:	ldp	x20, x19, [sp, #32]
  40aeb4:	ldp	x22, x21, [sp, #16]
  40aeb8:	adrp	x1, 415000 <winch@@Base+0x9c0>
  40aebc:	add	x1, x1, #0x97a
  40aec0:	ldp	x29, x30, [sp], #48
  40aec4:	b	4019c0 <popen@plt>
  40aec8:	mov	x0, x21
  40aecc:	bl	40a6bc <clear@@Base+0x75e8>
  40aed0:	cbz	x0, 40aeac <clear@@Base+0x7dd8>
  40aed4:	mov	x20, x0
  40aed8:	mov	x0, x19
  40aedc:	bl	401830 <strlen@plt>
  40aee0:	mov	x21, x0
  40aee4:	mov	x0, x20
  40aee8:	bl	401830 <strlen@plt>
  40aeec:	add	w8, w0, w21
  40aef0:	add	w21, w8, #0x5
  40aef4:	mov	w1, #0x1                   	// #1
  40aef8:	mov	w0, w21
  40aefc:	bl	4021d4 <setlocale@plt+0x514>
  40af00:	adrp	x2, 416000 <winch@@Base+0x19c0>
  40af04:	adrp	x4, 416000 <winch@@Base+0x19c0>
  40af08:	sxtw	x1, w21
  40af0c:	add	x2, x2, #0x384
  40af10:	add	x4, x4, #0x34a
  40af14:	mov	x3, x19
  40af18:	mov	x5, x20
  40af1c:	mov	x22, x0
  40af20:	bl	401900 <snprintf@plt>
  40af24:	mov	x0, x20
  40af28:	bl	401b20 <free@plt>
  40af2c:	adrp	x1, 415000 <winch@@Base+0x9c0>
  40af30:	add	x1, x1, #0x97a
  40af34:	mov	x0, x22
  40af38:	bl	4019c0 <popen@plt>
  40af3c:	mov	x19, x0
  40af40:	mov	x0, x22
  40af44:	bl	401b20 <free@plt>
  40af48:	mov	x0, x19
  40af4c:	ldp	x20, x19, [sp, #32]
  40af50:	ldp	x22, x21, [sp, #16]
  40af54:	ldp	x29, x30, [sp], #48
  40af58:	ret
  40af5c:	stp	x29, x30, [sp, #-64]!
  40af60:	stp	x20, x19, [sp, #48]
  40af64:	mov	x19, x0
  40af68:	mov	w0, #0x64                  	// #100
  40af6c:	mov	w1, #0x1                   	// #1
  40af70:	stp	x24, x23, [sp, #16]
  40af74:	stp	x22, x21, [sp, #32]
  40af78:	mov	x29, sp
  40af7c:	mov	w20, #0x64                  	// #100
  40af80:	bl	4021d4 <setlocale@plt+0x514>
  40af84:	mov	x21, x0
  40af88:	mov	x24, x0
  40af8c:	mov	x0, x19
  40af90:	bl	401a90 <getc@plt>
  40af94:	cmn	w0, #0x1
  40af98:	b.eq	40aff8 <clear@@Base+0x7f24>  // b.none
  40af9c:	mov	w22, w0
  40afa0:	cmp	w0, #0xa
  40afa4:	b.eq	40aff8 <clear@@Base+0x7f24>  // b.none
  40afa8:	sub	x8, x24, x21
  40afac:	sub	w9, w20, #0x1
  40afb0:	cmp	x8, w9, sxtw
  40afb4:	b.lt	40aff0 <clear@@Base+0x7f1c>  // b.tstop
  40afb8:	lsl	w20, w20, #1
  40afbc:	mov	w1, #0x1                   	// #1
  40afc0:	mov	w0, w20
  40afc4:	strb	wzr, [x24]
  40afc8:	bl	4021d4 <setlocale@plt+0x514>
  40afcc:	mov	x1, x21
  40afd0:	mov	x23, x0
  40afd4:	bl	401b50 <strcpy@plt>
  40afd8:	mov	x0, x21
  40afdc:	bl	401b20 <free@plt>
  40afe0:	mov	x0, x23
  40afe4:	bl	401830 <strlen@plt>
  40afe8:	add	x24, x23, x0
  40afec:	mov	x21, x23
  40aff0:	strb	w22, [x24], #1
  40aff4:	b	40af8c <clear@@Base+0x7eb8>
  40aff8:	strb	wzr, [x24]
  40affc:	mov	x0, x21
  40b000:	ldp	x20, x19, [sp, #48]
  40b004:	ldp	x22, x21, [sp, #32]
  40b008:	ldp	x24, x23, [sp, #16]
  40b00c:	ldp	x29, x30, [sp], #64
  40b010:	ret
  40b014:	stp	x29, x30, [sp, #-32]!
  40b018:	stp	x28, x19, [sp, #16]
  40b01c:	mov	x29, sp
  40b020:	sub	sp, sp, #0x1, lsl #12
  40b024:	mov	x1, sp
  40b028:	mov	x19, x0
  40b02c:	bl	401bd0 <realpath@plt>
  40b030:	cbz	x0, 40b03c <clear@@Base+0x7f68>
  40b034:	mov	x0, sp
  40b038:	b	40b040 <clear@@Base+0x7f6c>
  40b03c:	mov	x0, x19
  40b040:	bl	40212c <setlocale@plt+0x46c>
  40b044:	add	sp, sp, #0x1, lsl #12
  40b048:	ldp	x28, x19, [sp, #16]
  40b04c:	ldp	x29, x30, [sp], #32
  40b050:	ret
  40b054:	stp	x29, x30, [sp, #-80]!
  40b058:	adrp	x8, 433000 <PC+0x4800>
  40b05c:	ldr	w8, [x8, #584]
  40b060:	stp	x22, x21, [sp, #48]
  40b064:	mov	x21, x0
  40b068:	mov	x0, xzr
  40b06c:	str	x25, [sp, #16]
  40b070:	stp	x24, x23, [sp, #32]
  40b074:	stp	x20, x19, [sp, #64]
  40b078:	mov	x29, sp
  40b07c:	cbz	w8, 40b1fc <clear@@Base+0x8128>
  40b080:	adrp	x8, 433000 <PC+0x4800>
  40b084:	ldr	w8, [x8, #284]
  40b088:	cbnz	w8, 40b1fc <clear@@Base+0x8128>
  40b08c:	mov	w0, #0xffffffff            	// #-1
  40b090:	mov	x20, x2
  40b094:	mov	x19, x1
  40b098:	bl	403d08 <clear@@Base+0xc34>
  40b09c:	adrp	x0, 415000 <winch@@Base+0x9c0>
  40b0a0:	add	x0, x0, #0xf71
  40b0a4:	bl	40939c <clear@@Base+0x62c8>
  40b0a8:	cbz	x0, 40b1fc <clear@@Base+0x8128>
  40b0ac:	mov	x22, x0
  40b0b0:	mov	x25, xzr
  40b0b4:	ldrb	w8, [x22, x25]
  40b0b8:	cmp	w8, #0x7c
  40b0bc:	b.ne	40b0c8 <clear@@Base+0x7ff4>  // b.any
  40b0c0:	add	x25, x25, #0x1
  40b0c4:	b	40b0b4 <clear@@Base+0x7fe0>
  40b0c8:	cmp	w8, #0x2d
  40b0cc:	b.ne	40b0dc <clear@@Base+0x8008>  // b.any
  40b0d0:	add	x8, x22, x25
  40b0d4:	add	x22, x8, #0x1
  40b0d8:	b	40b0f4 <clear@@Base+0x8020>
  40b0dc:	adrp	x1, 415000 <winch@@Base+0x9c0>
  40b0e0:	add	x1, x1, #0x57e
  40b0e4:	mov	x0, x21
  40b0e8:	bl	401b00 <strcmp@plt>
  40b0ec:	cbz	w0, 40b1f8 <clear@@Base+0x8124>
  40b0f0:	add	x22, x22, x25
  40b0f4:	mov	w8, wzr
  40b0f8:	mov	x9, x22
  40b0fc:	ldrb	w10, [x9]
  40b100:	cmp	w10, #0x25
  40b104:	b.eq	40b110 <clear@@Base+0x803c>  // b.none
  40b108:	cbnz	w10, 40b134 <clear@@Base+0x8060>
  40b10c:	b	40b13c <clear@@Base+0x8068>
  40b110:	mov	x10, x9
  40b114:	ldrb	w11, [x10, #1]!
  40b118:	cmp	w11, #0x25
  40b11c:	b.eq	40b130 <clear@@Base+0x805c>  // b.none
  40b120:	cmp	w11, #0x73
  40b124:	b.ne	40b1e8 <clear@@Base+0x8114>  // b.any
  40b128:	add	w8, w8, #0x1
  40b12c:	b	40b134 <clear@@Base+0x8060>
  40b130:	mov	x9, x10
  40b134:	add	x9, x9, #0x1
  40b138:	b	40b0fc <clear@@Base+0x8028>
  40b13c:	cmp	w8, #0x1
  40b140:	b.ne	40b1e8 <clear@@Base+0x8114>  // b.any
  40b144:	mov	x0, x21
  40b148:	bl	40a6bc <clear@@Base+0x75e8>
  40b14c:	mov	x21, x0
  40b150:	mov	x0, x22
  40b154:	bl	401830 <strlen@plt>
  40b158:	mov	x23, x0
  40b15c:	mov	x0, x21
  40b160:	bl	401830 <strlen@plt>
  40b164:	add	w8, w0, w23
  40b168:	add	w23, w8, #0x2
  40b16c:	mov	w1, #0x1                   	// #1
  40b170:	mov	w0, w23
  40b174:	bl	4021d4 <setlocale@plt+0x514>
  40b178:	sxtw	x1, w23
  40b17c:	mov	x2, x22
  40b180:	mov	x3, x21
  40b184:	mov	x24, x0
  40b188:	bl	401900 <snprintf@plt>
  40b18c:	mov	x0, x21
  40b190:	bl	401b20 <free@plt>
  40b194:	mov	x0, x24
  40b198:	bl	40ae80 <clear@@Base+0x7dac>
  40b19c:	mov	x21, x0
  40b1a0:	mov	x0, x24
  40b1a4:	bl	401b20 <free@plt>
  40b1a8:	cbz	x21, 40b1f8 <clear@@Base+0x8124>
  40b1ac:	mov	x0, x21
  40b1b0:	cbz	w25, 40b214 <clear@@Base+0x8140>
  40b1b4:	bl	401920 <fileno@plt>
  40b1b8:	add	x1, x29, #0x1c
  40b1bc:	mov	w2, #0x1                   	// #1
  40b1c0:	mov	w22, w0
  40b1c4:	bl	401b60 <read@plt>
  40b1c8:	cmp	x0, #0x1
  40b1cc:	b.ne	40b234 <clear@@Base+0x8160>  // b.any
  40b1d0:	ldrb	w0, [x29, #28]
  40b1d4:	bl	403d08 <clear@@Base+0xc34>
  40b1d8:	adrp	x0, 415000 <winch@@Base+0x9c0>
  40b1dc:	add	x0, x0, #0x57e
  40b1e0:	str	x21, [x20]
  40b1e4:	b	40b260 <clear@@Base+0x818c>
  40b1e8:	adrp	x0, 416000 <winch@@Base+0x19c0>
  40b1ec:	add	x0, x0, #0x2de
  40b1f0:	mov	x1, xzr
  40b1f4:	bl	411b3c <error@@Base>
  40b1f8:	mov	x0, xzr
  40b1fc:	ldp	x20, x19, [sp, #64]
  40b200:	ldp	x22, x21, [sp, #48]
  40b204:	ldp	x24, x23, [sp, #32]
  40b208:	ldr	x25, [sp, #16]
  40b20c:	ldp	x29, x30, [sp], #80
  40b210:	ret
  40b214:	bl	40af5c <clear@@Base+0x7e88>
  40b218:	mov	x19, x0
  40b21c:	mov	x0, x21
  40b220:	bl	401c30 <pclose@plt>
  40b224:	ldrb	w8, [x19]
  40b228:	cmp	w8, #0x0
  40b22c:	csel	x0, xzr, x19, eq  // eq = none
  40b230:	b	40b1fc <clear@@Base+0x8128>
  40b234:	mov	x0, x21
  40b238:	bl	401c30 <pclose@plt>
  40b23c:	mov	w8, w0
  40b240:	cmp	w25, #0x2
  40b244:	mov	x0, xzr
  40b248:	b.cc	40b1fc <clear@@Base+0x8128>  // b.lo, b.ul, b.last
  40b24c:	cbnz	w8, 40b1fc <clear@@Base+0x8128>
  40b250:	adrp	x0, 416000 <winch@@Base+0x19c0>
  40b254:	str	xzr, [x20]
  40b258:	add	x0, x0, #0x193
  40b25c:	mov	w22, #0xffffffff            	// #-1
  40b260:	str	w22, [x19]
  40b264:	bl	40212c <setlocale@plt+0x46c>
  40b268:	b	40b1fc <clear@@Base+0x8128>
  40b26c:	stp	x29, x30, [sp, #-64]!
  40b270:	stp	x22, x21, [sp, #32]
  40b274:	stp	x20, x19, [sp, #48]
  40b278:	adrp	x8, 433000 <PC+0x4800>
  40b27c:	ldr	w8, [x8, #284]
  40b280:	str	x23, [sp, #16]
  40b284:	mov	x29, sp
  40b288:	cbz	w8, 40b2a0 <clear@@Base+0x81cc>
  40b28c:	ldp	x20, x19, [sp, #48]
  40b290:	ldp	x22, x21, [sp, #32]
  40b294:	ldr	x23, [sp, #16]
  40b298:	ldp	x29, x30, [sp], #64
  40b29c:	ret
  40b2a0:	mov	x20, x0
  40b2a4:	mov	w0, #0xffffffff            	// #-1
  40b2a8:	mov	x19, x1
  40b2ac:	bl	403d08 <clear@@Base+0xc34>
  40b2b0:	adrp	x0, 416000 <winch@@Base+0x19c0>
  40b2b4:	add	x0, x0, #0x30d
  40b2b8:	bl	40939c <clear@@Base+0x62c8>
  40b2bc:	cbz	x0, 40b28c <clear@@Base+0x81b8>
  40b2c0:	mov	x21, x0
  40b2c4:	mov	w8, wzr
  40b2c8:	mov	x9, x0
  40b2cc:	ldrb	w10, [x9]
  40b2d0:	cmp	w10, #0x25
  40b2d4:	b.eq	40b2e0 <clear@@Base+0x820c>  // b.none
  40b2d8:	cbnz	w10, 40b304 <clear@@Base+0x8230>
  40b2dc:	b	40b30c <clear@@Base+0x8238>
  40b2e0:	mov	x10, x9
  40b2e4:	ldrb	w11, [x10, #1]!
  40b2e8:	cmp	w11, #0x25
  40b2ec:	b.eq	40b300 <clear@@Base+0x822c>  // b.none
  40b2f0:	cmp	w11, #0x73
  40b2f4:	b.ne	40b314 <clear@@Base+0x8240>  // b.any
  40b2f8:	add	w8, w8, #0x1
  40b2fc:	b	40b304 <clear@@Base+0x8230>
  40b300:	mov	x9, x10
  40b304:	add	x9, x9, #0x1
  40b308:	b	40b2cc <clear@@Base+0x81f8>
  40b30c:	cmp	w8, #0x3
  40b310:	b.lt	40b334 <clear@@Base+0x8260>  // b.tstop
  40b314:	ldp	x20, x19, [sp, #48]
  40b318:	ldp	x22, x21, [sp, #32]
  40b31c:	ldr	x23, [sp, #16]
  40b320:	adrp	x0, 416000 <winch@@Base+0x19c0>
  40b324:	add	x0, x0, #0x317
  40b328:	mov	x1, xzr
  40b32c:	ldp	x29, x30, [sp], #64
  40b330:	b	411b3c <error@@Base>
  40b334:	mov	x0, x21
  40b338:	bl	401830 <strlen@plt>
  40b33c:	mov	x22, x0
  40b340:	mov	x0, x19
  40b344:	bl	401830 <strlen@plt>
  40b348:	add	w22, w0, w22
  40b34c:	mov	x0, x20
  40b350:	bl	401830 <strlen@plt>
  40b354:	add	w8, w22, w0
  40b358:	add	w22, w8, #0x2
  40b35c:	mov	w1, #0x1                   	// #1
  40b360:	mov	w0, w22
  40b364:	bl	4021d4 <setlocale@plt+0x514>
  40b368:	sxtw	x1, w22
  40b36c:	mov	x2, x21
  40b370:	mov	x3, x19
  40b374:	mov	x4, x20
  40b378:	mov	x23, x0
  40b37c:	bl	401900 <snprintf@plt>
  40b380:	mov	x0, x23
  40b384:	bl	40ae80 <clear@@Base+0x7dac>
  40b388:	mov	x19, x0
  40b38c:	mov	x0, x23
  40b390:	bl	401b20 <free@plt>
  40b394:	cbz	x19, 40b28c <clear@@Base+0x81b8>
  40b398:	mov	x0, x19
  40b39c:	ldp	x20, x19, [sp, #48]
  40b3a0:	ldp	x22, x21, [sp, #32]
  40b3a4:	ldr	x23, [sp, #16]
  40b3a8:	ldp	x29, x30, [sp], #64
  40b3ac:	b	401c30 <pclose@plt>
  40b3b0:	sub	sp, sp, #0x90
  40b3b4:	mov	x1, sp
  40b3b8:	stp	x29, x30, [sp, #128]
  40b3bc:	add	x29, sp, #0x80
  40b3c0:	bl	415520 <winch@@Base+0xee0>
  40b3c4:	ldr	w8, [sp, #16]
  40b3c8:	cmp	w0, #0x0
  40b3cc:	ldp	x29, x30, [sp, #128]
  40b3d0:	cset	w9, ge  // ge = tcont
  40b3d4:	and	w8, w8, #0xf000
  40b3d8:	cmp	w8, #0x4, lsl #12
  40b3dc:	cset	w8, eq  // eq = none
  40b3e0:	and	w0, w9, w8
  40b3e4:	add	sp, sp, #0x90
  40b3e8:	ret
  40b3ec:	sub	sp, sp, #0xa0
  40b3f0:	stp	x20, x19, [sp, #144]
  40b3f4:	adrp	x20, 433000 <PC+0x4800>
  40b3f8:	ldr	w8, [x20, #516]
  40b3fc:	mov	x19, x0
  40b400:	stp	x29, x30, [sp, #128]
  40b404:	add	x29, sp, #0x80
  40b408:	cbz	w8, 40b43c <clear@@Base+0x8368>
  40b40c:	mov	x1, sp
  40b410:	mov	x0, x19
  40b414:	bl	415520 <winch@@Base+0xee0>
  40b418:	tbnz	w0, #31, 40b484 <clear@@Base+0x83b0>
  40b41c:	ldr	w8, [x20, #516]
  40b420:	cbnz	w8, 40b434 <clear@@Base+0x8360>
  40b424:	ldr	w8, [sp, #16]
  40b428:	and	w8, w8, #0xf000
  40b42c:	cmp	w8, #0x8, lsl #12
  40b430:	b.ne	40b490 <clear@@Base+0x83bc>  // b.any
  40b434:	mov	x0, xzr
  40b438:	b	40b4b8 <clear@@Base+0x83e4>
  40b43c:	mov	x1, sp
  40b440:	mov	x0, x19
  40b444:	bl	415520 <winch@@Base+0xee0>
  40b448:	tbnz	w0, #31, 40b40c <clear@@Base+0x8338>
  40b44c:	ldr	w8, [sp, #16]
  40b450:	and	w8, w8, #0xf000
  40b454:	cmp	w8, #0x4, lsl #12
  40b458:	b.ne	40b40c <clear@@Base+0x8338>  // b.any
  40b45c:	mov	x0, x19
  40b460:	bl	401830 <strlen@plt>
  40b464:	add	w0, w0, #0x10
  40b468:	mov	w1, #0x1                   	// #1
  40b46c:	bl	4021d4 <setlocale@plt+0x514>
  40b470:	mov	x1, x19
  40b474:	bl	401b50 <strcpy@plt>
  40b478:	adrp	x1, 42d000 <winch@@Base+0x189c0>
  40b47c:	add	x1, x1, #0x7ae
  40b480:	b	40b4b4 <clear@@Base+0x83e0>
  40b484:	mov	x0, x19
  40b488:	bl	411650 <clear@@Base+0xe57c>
  40b48c:	b	40b4b8 <clear@@Base+0x83e4>
  40b490:	mov	x0, x19
  40b494:	bl	401830 <strlen@plt>
  40b498:	add	w0, w0, #0x2a
  40b49c:	mov	w1, #0x1                   	// #1
  40b4a0:	bl	4021d4 <setlocale@plt+0x514>
  40b4a4:	mov	x1, x19
  40b4a8:	bl	401b50 <strcpy@plt>
  40b4ac:	adrp	x1, 42d000 <winch@@Base+0x189c0>
  40b4b0:	add	x1, x1, #0x7be
  40b4b4:	bl	401a00 <strcat@plt>
  40b4b8:	ldp	x20, x19, [sp, #144]
  40b4bc:	ldp	x29, x30, [sp, #128]
  40b4c0:	add	sp, sp, #0xa0
  40b4c4:	ret
  40b4c8:	sub	sp, sp, #0xa0
  40b4cc:	mov	x1, sp
  40b4d0:	stp	x29, x30, [sp, #128]
  40b4d4:	str	x19, [sp, #144]
  40b4d8:	add	x29, sp, #0x80
  40b4dc:	mov	w19, w0
  40b4e0:	bl	415530 <winch@@Base+0xef0>
  40b4e4:	tbnz	w0, #31, 40b4f0 <clear@@Base+0x841c>
  40b4e8:	ldr	x0, [sp, #48]
  40b4ec:	b	40b500 <clear@@Base+0x842c>
  40b4f0:	mov	w2, #0x2                   	// #2
  40b4f4:	mov	w0, w19
  40b4f8:	mov	x1, xzr
  40b4fc:	bl	4018e0 <lseek@plt>
  40b500:	ldr	x19, [sp, #144]
  40b504:	ldp	x29, x30, [sp, #128]
  40b508:	add	sp, sp, #0xa0
  40b50c:	ret
  40b510:	adrp	x0, 416000 <winch@@Base+0x19c0>
  40b514:	add	x0, x0, #0x34a
  40b518:	ret
  40b51c:	stp	x29, x30, [sp, #-32]!
  40b520:	str	x19, [sp, #16]
  40b524:	mov	x29, sp
  40b528:	mov	x19, x0
  40b52c:	bl	401830 <strlen@plt>
  40b530:	add	x8, x19, x0
  40b534:	cmp	x8, x19
  40b538:	b.ls	40b54c <clear@@Base+0x8478>  // b.plast
  40b53c:	ldrb	w9, [x8, #-1]!
  40b540:	cmp	w9, #0x2f
  40b544:	b.ne	40b534 <clear@@Base+0x8460>  // b.any
  40b548:	add	x19, x8, #0x1
  40b54c:	mov	x0, x19
  40b550:	ldr	x19, [sp, #16]
  40b554:	ldp	x29, x30, [sp], #32
  40b558:	ret
  40b55c:	stp	x29, x30, [sp, #-32]!
  40b560:	adrp	x8, 433000 <PC+0x4800>
  40b564:	ldr	w8, [x8, #388]
  40b568:	str	x19, [sp, #16]
  40b56c:	mov	x29, sp
  40b570:	cbz	w8, 40b584 <clear@@Base+0x84b0>
  40b574:	mov	w0, wzr
  40b578:	ldr	x19, [sp, #16]
  40b57c:	ldp	x29, x30, [sp], #32
  40b580:	ret
  40b584:	bl	403c90 <clear@@Base+0xbbc>
  40b588:	cmn	x0, #0x1
  40b58c:	b.eq	40b574 <clear@@Base+0x84a0>  // b.none
  40b590:	mov	w0, #0xfffffffe            	// #-2
  40b594:	bl	412210 <error@@Base+0x6d4>
  40b598:	cmn	x0, #0x1
  40b59c:	b.eq	40b5b4 <clear@@Base+0x84e0>  // b.none
  40b5a0:	mov	x19, x0
  40b5a4:	bl	403c90 <clear@@Base+0xbbc>
  40b5a8:	cmp	x19, x0
  40b5ac:	cset	w0, eq  // eq = none
  40b5b0:	b	40b578 <clear@@Base+0x84a4>
  40b5b4:	mov	w0, #0x1                   	// #1
  40b5b8:	b	40b578 <clear@@Base+0x84a4>
  40b5bc:	stp	x29, x30, [sp, #-16]!
  40b5c0:	mov	x29, sp
  40b5c4:	bl	40b55c <clear@@Base+0x8488>
  40b5c8:	cbz	w0, 40b5e0 <clear@@Base+0x850c>
  40b5cc:	mov	w0, wzr
  40b5d0:	bl	412210 <error@@Base+0x6d4>
  40b5d4:	add	x8, x0, #0x1
  40b5d8:	cmp	x8, #0x2
  40b5dc:	cset	w0, cc  // cc = lo, ul, last
  40b5e0:	ldp	x29, x30, [sp], #16
  40b5e4:	ret
  40b5e8:	adrp	x8, 433000 <PC+0x4800>
  40b5ec:	ldr	w9, [x8, #408]
  40b5f0:	cbz	w9, 40b5fc <clear@@Base+0x8528>
  40b5f4:	str	wzr, [x8, #408]
  40b5f8:	b	40c9dc <clear@@Base+0x9908>
  40b5fc:	ret
  40b600:	sub	sp, sp, #0x70
  40b604:	stp	x29, x30, [sp, #16]
  40b608:	stp	x28, x27, [sp, #32]
  40b60c:	stp	x26, x25, [sp, #48]
  40b610:	stp	x24, x23, [sp, #64]
  40b614:	stp	x22, x21, [sp, #80]
  40b618:	stp	x20, x19, [sp, #96]
  40b61c:	adrp	x8, 433000 <PC+0x4800>
  40b620:	ldr	w9, [x8, #408]
  40b624:	add	x29, sp, #0x10
  40b628:	mov	w19, w4
  40b62c:	mov	w23, w3
  40b630:	mov	x21, x1
  40b634:	mov	w22, w0
  40b638:	stur	w2, [x29, #-4]
  40b63c:	cbz	w9, 40b648 <clear@@Base+0x8574>
  40b640:	str	wzr, [x8, #408]
  40b644:	bl	40c9dc <clear@@Base+0x9908>
  40b648:	adrp	x20, 433000 <PC+0x4800>
  40b64c:	ldr	w8, [x20, #328]
  40b650:	cbz	w23, 40b664 <clear@@Base+0x8590>
  40b654:	cmp	w8, w22
  40b658:	b.gt	40b664 <clear@@Base+0x8590>
  40b65c:	mov	w23, #0x1                   	// #1
  40b660:	b	40b688 <clear@@Base+0x85b4>
  40b664:	adrp	x9, 433000 <PC+0x4800>
  40b668:	ldr	w9, [x9, #572]
  40b66c:	mov	w23, wzr
  40b670:	tbnz	w9, #31, 40b688 <clear@@Base+0x85b4>
  40b674:	cmp	w9, w22
  40b678:	b.ge	40b688 <clear@@Base+0x85b4>  // b.tcont
  40b67c:	sub	w8, w8, #0x1
  40b680:	cmp	w8, w22
  40b684:	cset	w23, ne  // ne = any
  40b688:	adrp	x8, 433000 <PC+0x4800>
  40b68c:	ldr	w8, [x8, #580]
  40b690:	adrp	x24, 433000 <PC+0x4800>
  40b694:	cmp	w8, #0x2
  40b698:	b.eq	40b6b0 <clear@@Base+0x85dc>  // b.none
  40b69c:	bl	414094 <error@@Base+0x2558>
  40b6a0:	adrp	x8, 433000 <PC+0x4800>
  40b6a4:	ldr	w8, [x8, #472]
  40b6a8:	orr	w8, w8, w0
  40b6ac:	cbz	w8, 40b6e0 <clear@@Base+0x860c>
  40b6b0:	adrp	x8, 42f000 <PC+0x800>
  40b6b4:	ldr	w9, [x24, #388]
  40b6b8:	ldrsw	x8, [x8, #2056]
  40b6bc:	mov	w10, #0xffffffff            	// #-1
  40b6c0:	mov	x0, x21
  40b6c4:	cmp	w9, #0x0
  40b6c8:	add	x1, x21, x8, lsl #2
  40b6cc:	cneg	w2, w10, ne  // ne = any
  40b6d0:	bl	413de4 <error@@Base+0x22a8>
  40b6d4:	mov	x0, x21
  40b6d8:	bl	413304 <error@@Base+0x17c8>
  40b6dc:	mov	x21, x0
  40b6e0:	adrp	x27, 433000 <PC+0x4800>
  40b6e4:	tbnz	w23, #0, 40b784 <clear@@Base+0x86b0>
  40b6e8:	ldr	w8, [x27, #468]
  40b6ec:	cbz	w8, 40b728 <clear@@Base+0x8654>
  40b6f0:	ldr	w8, [x20, #328]
  40b6f4:	sub	w8, w8, #0x1
  40b6f8:	cmp	w8, w22
  40b6fc:	b.gt	40b728 <clear@@Base+0x8654>
  40b700:	bl	403c90 <clear@@Base+0xbbc>
  40b704:	cmp	x21, x0
  40b708:	b.eq	40b728 <clear@@Base+0x8654>  // b.none
  40b70c:	bl	4122ec <error@@Base+0x7b0>
  40b710:	mov	x0, x21
  40b714:	bl	412270 <error@@Base+0x734>
  40b718:	bl	4030d4 <clear@@Base>
  40b71c:	bl	402fd4 <setlocale@plt+0x1314>
  40b720:	mov	w8, #0x1                   	// #1
  40b724:	stur	w8, [x29, #-4]
  40b728:	mov	w0, #0xfffffffe            	// #-2
  40b72c:	bl	412210 <error@@Base+0x6d4>
  40b730:	cmp	x21, x0
  40b734:	b.ne	40b740 <clear@@Base+0x866c>  // b.any
  40b738:	bl	412524 <error@@Base+0x9e8>
  40b73c:	cbz	w0, 40b784 <clear@@Base+0x86b0>
  40b740:	bl	4122ec <error@@Base+0x7b0>
  40b744:	mov	x0, x21
  40b748:	bl	412270 <error@@Base+0x734>
  40b74c:	ldr	w8, [x27, #468]
  40b750:	cbz	w8, 40b760 <clear@@Base+0x868c>
  40b754:	bl	4030d4 <clear@@Base>
  40b758:	bl	402fd4 <setlocale@plt+0x1314>
  40b75c:	b	40b77c <clear@@Base+0x86a8>
  40b760:	adrp	x8, 42f000 <PC+0x800>
  40b764:	ldrb	w8, [x8, #2044]
  40b768:	cmp	w8, #0x1
  40b76c:	b.ne	40b77c <clear@@Base+0x86a8>  // b.any
  40b770:	adrp	x0, 416000 <winch@@Base+0x19c0>
  40b774:	add	x0, x0, #0x38d
  40b778:	bl	4118d4 <clear@@Base+0xe800>
  40b77c:	mov	w8, #0x1                   	// #1
  40b780:	stur	w8, [x29, #-4]
  40b784:	cmp	w22, #0x1
  40b788:	b.lt	40b890 <clear@@Base+0x87bc>  // b.tstop
  40b78c:	adrp	x20, 433000 <PC+0x4800>
  40b790:	mov	w28, wzr
  40b794:	add	w22, w22, #0x1
  40b798:	adrp	x24, 432000 <PC+0x3800>
  40b79c:	adrp	x25, 432000 <PC+0x3800>
  40b7a0:	add	x20, x20, #0x198
  40b7a4:	mov	w26, #0x1                   	// #1
  40b7a8:	subs	w8, w19, #0x1
  40b7ac:	b.lt	40b7c0 <clear@@Base+0x86ec>  // b.tstop
  40b7b0:	cmp	w8, #0x0
  40b7b4:	csel	x21, xzr, x21, eq  // eq = none
  40b7b8:	mov	w19, w8
  40b7bc:	b	40b830 <clear@@Base+0x875c>
  40b7c0:	mov	x0, x21
  40b7c4:	bl	40c060 <clear@@Base+0x8f8c>
  40b7c8:	bl	413304 <error@@Base+0x17c8>
  40b7cc:	cmn	x0, #0x1
  40b7d0:	b.eq	40b7dc <clear@@Base+0x8708>  // b.none
  40b7d4:	mov	x21, x0
  40b7d8:	b	40b830 <clear@@Base+0x875c>
  40b7dc:	ldur	w8, [x29, #-4]
  40b7e0:	cbnz	w8, 40b7f4 <clear@@Base+0x8720>
  40b7e4:	mov	w0, wzr
  40b7e8:	bl	412210 <error@@Base+0x6d4>
  40b7ec:	cmn	x0, #0x1
  40b7f0:	b.ne	40b894 <clear@@Base+0x87c0>  // b.any
  40b7f4:	mov	w0, wzr
  40b7f8:	mov	w1, wzr
  40b7fc:	bl	41256c <error@@Base+0xa30>
  40b800:	cbnz	w0, 40b82c <clear@@Base+0x8758>
  40b804:	mov	w0, #0x1                   	// #1
  40b808:	mov	w1, #0x1                   	// #1
  40b80c:	bl	41256c <error@@Base+0xa30>
  40b810:	cbnz	w0, 40b82c <clear@@Base+0x8758>
  40b814:	adrp	x8, 433000 <PC+0x4800>
  40b818:	ldr	w8, [x8, #328]
  40b81c:	mov	w0, #0x2                   	// #2
  40b820:	sub	w1, w8, #0x1
  40b824:	bl	41256c <error@@Base+0xa30>
  40b828:	cbnz	w0, 40b894 <clear@@Base+0x87c0>
  40b82c:	mov	x21, #0xffffffffffffffff    	// #-1
  40b830:	mov	x0, x21
  40b834:	bl	412270 <error@@Base+0x734>
  40b838:	add	w28, w28, #0x1
  40b83c:	tbnz	w23, #0, 40b880 <clear@@Base+0x87ac>
  40b840:	cmn	x21, #0x1
  40b844:	b.ne	40b870 <clear@@Base+0x879c>  // b.any
  40b848:	adrp	x8, 42f000 <PC+0x800>
  40b84c:	ldrb	w8, [x8, #2044]
  40b850:	tbnz	w8, #0, 40b870 <clear@@Base+0x879c>
  40b854:	ldr	w8, [x27, #468]
  40b858:	cbnz	w8, 40b870 <clear@@Base+0x879c>
  40b85c:	ldr	x8, [x24, #680]
  40b860:	cbnz	x8, 40b870 <clear@@Base+0x879c>
  40b864:	ldr	w9, [x25, #688]
  40b868:	mov	x8, x20
  40b86c:	cbz	w9, 40b87c <clear@@Base+0x87a8>
  40b870:	bl	411754 <clear@@Base+0xe680>
  40b874:	adrp	x8, 433000 <PC+0x4800>
  40b878:	add	x8, x8, #0x1a0
  40b87c:	str	w26, [x8]
  40b880:	sub	w22, w22, #0x1
  40b884:	cmp	w22, #0x1
  40b888:	b.gt	40b7a8 <clear@@Base+0x86d4>
  40b88c:	b	40b894 <clear@@Base+0x87c0>
  40b890:	mov	w28, wzr
  40b894:	adrp	x8, 433000 <PC+0x4800>
  40b898:	ldr	w8, [x8, #388]
  40b89c:	orr	w8, w8, w28
  40b8a0:	cbnz	w8, 40b8c4 <clear@@Base+0x87f0>
  40b8a4:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  40b8a8:	ldr	w8, [x8, #2024]
  40b8ac:	cbz	w8, 40b8c4 <clear@@Base+0x87f0>
  40b8b0:	adrp	x8, 433000 <PC+0x4800>
  40b8b4:	ldr	w8, [x8, #500]
  40b8b8:	cbz	w8, 40b8d0 <clear@@Base+0x87fc>
  40b8bc:	bl	40306c <setlocale@plt+0x13ac>
  40b8c0:	b	40b8d4 <clear@@Base+0x8800>
  40b8c4:	cbz	w23, 40b8d4 <clear@@Base+0x8800>
  40b8c8:	bl	40c9dc <clear@@Base+0x9908>
  40b8cc:	b	40b8d4 <clear@@Base+0x8800>
  40b8d0:	bl	403094 <setlocale@plt+0x13d4>
  40b8d4:	mov	w8, #0x1                   	// #1
  40b8d8:	adrp	x9, 42f000 <PC+0x800>
  40b8dc:	strb	w8, [x9, #2044]
  40b8e0:	ldp	x20, x19, [sp, #96]
  40b8e4:	ldp	x22, x21, [sp, #80]
  40b8e8:	ldp	x24, x23, [sp, #64]
  40b8ec:	ldp	x26, x25, [sp, #48]
  40b8f0:	ldp	x28, x27, [sp, #32]
  40b8f4:	ldp	x29, x30, [sp, #16]
  40b8f8:	mov	w0, #0xffffffff            	// #-1
  40b8fc:	add	sp, sp, #0x70
  40b900:	b	40eeb4 <clear@@Base+0xbde0>
  40b904:	stp	x29, x30, [sp, #-64]!
  40b908:	stp	x22, x21, [sp, #32]
  40b90c:	stp	x20, x19, [sp, #48]
  40b910:	adrp	x8, 433000 <PC+0x4800>
  40b914:	ldr	w9, [x8, #408]
  40b918:	mov	w22, w3
  40b91c:	mov	w19, w2
  40b920:	mov	x20, x1
  40b924:	mov	w21, w0
  40b928:	str	x23, [sp, #16]
  40b92c:	mov	x29, sp
  40b930:	cbz	w9, 40b93c <clear@@Base+0x8868>
  40b934:	str	wzr, [x8, #408]
  40b938:	bl	40c9dc <clear@@Base+0x9908>
  40b93c:	adrp	x8, 42f000 <PC+0x800>
  40b940:	ldr	w8, [x8, #2040]
  40b944:	cbz	w8, 40b950 <clear@@Base+0x887c>
  40b948:	mov	w8, wzr
  40b94c:	b	40b97c <clear@@Base+0x88a8>
  40b950:	adrp	x8, 433000 <PC+0x4800>
  40b954:	ldr	w8, [x8, #460]
  40b958:	tbz	w8, #31, 40b97c <clear@@Base+0x88a8>
  40b95c:	adrp	x8, 433000 <PC+0x4800>
  40b960:	ldr	w8, [x8, #468]
  40b964:	cbz	w8, 40b978 <clear@@Base+0x88a4>
  40b968:	adrp	x8, 433000 <PC+0x4800>
  40b96c:	ldr	w8, [x8, #328]
  40b970:	sub	w8, w8, #0x2
  40b974:	b	40b97c <clear@@Base+0x88a8>
  40b978:	mov	w8, #0x2710                	// #10000
  40b97c:	cmp	w8, w21
  40b980:	b.ge	40b98c <clear@@Base+0x88b8>  // b.tcont
  40b984:	mov	w22, #0x1                   	// #1
  40b988:	b	40b9a8 <clear@@Base+0x88d4>
  40b98c:	adrp	x8, 433000 <PC+0x4800>
  40b990:	ldr	w8, [x8, #328]
  40b994:	cmp	w22, #0x0
  40b998:	cset	w9, ne  // ne = any
  40b99c:	cmp	w8, w21
  40b9a0:	cset	w8, le
  40b9a4:	and	w22, w9, w8
  40b9a8:	adrp	x8, 433000 <PC+0x4800>
  40b9ac:	ldr	w8, [x8, #580]
  40b9b0:	cmp	w8, #0x2
  40b9b4:	b.eq	40b9cc <clear@@Base+0x88f8>  // b.none
  40b9b8:	bl	414094 <error@@Base+0x2558>
  40b9bc:	adrp	x8, 433000 <PC+0x4800>
  40b9c0:	ldr	w8, [x8, #472]
  40b9c4:	orr	w8, w8, w0
  40b9c8:	cbz	w8, 40b9ec <clear@@Base+0x8918>
  40b9cc:	adrp	x8, 42f000 <PC+0x800>
  40b9d0:	ldrsw	x8, [x8, #2056]
  40b9d4:	mov	w2, #0xffffffff            	// #-1
  40b9d8:	mov	x1, x20
  40b9dc:	add	x8, x8, x8, lsl #1
  40b9e0:	subs	x8, x20, x8
  40b9e4:	csel	x0, xzr, x8, lt  // lt = tstop
  40b9e8:	bl	413de4 <error@@Base+0x22a8>
  40b9ec:	cmp	w21, #0x1
  40b9f0:	b.lt	40ba44 <clear@@Base+0x8970>  // b.tstop
  40b9f4:	mov	w23, wzr
  40b9f8:	add	w21, w21, #0x1
  40b9fc:	mov	x0, x20
  40ba00:	bl	413358 <error@@Base+0x181c>
  40ba04:	bl	40c3c0 <clear@@Base+0x92ec>
  40ba08:	mov	x20, x0
  40ba0c:	cbnz	w19, 40ba18 <clear@@Base+0x8944>
  40ba10:	cmn	x20, #0x1
  40ba14:	b.eq	40ba50 <clear@@Base+0x897c>  // b.none
  40ba18:	mov	x0, x20
  40ba1c:	bl	4122b4 <error@@Base+0x778>
  40ba20:	tbnz	w22, #0, 40ba30 <clear@@Base+0x895c>
  40ba24:	bl	402fd4 <setlocale@plt+0x1314>
  40ba28:	bl	402fec <setlocale@plt+0x132c>
  40ba2c:	bl	411754 <clear@@Base+0xe680>
  40ba30:	sub	w23, w23, #0x1
  40ba34:	add	w8, w21, w23
  40ba38:	cmp	w8, #0x1
  40ba3c:	b.gt	40b9fc <clear@@Base+0x8928>
  40ba40:	b	40ba78 <clear@@Base+0x89a4>
  40ba44:	mov	w8, wzr
  40ba48:	cbz	w8, 40ba58 <clear@@Base+0x8984>
  40ba4c:	b	40ba78 <clear@@Base+0x89a4>
  40ba50:	neg	w8, w23
  40ba54:	cbnz	w8, 40ba78 <clear@@Base+0x89a4>
  40ba58:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  40ba5c:	ldr	w8, [x8, #2024]
  40ba60:	cbz	w8, 40ba78 <clear@@Base+0x89a4>
  40ba64:	adrp	x8, 433000 <PC+0x4800>
  40ba68:	ldr	w8, [x8, #500]
  40ba6c:	cbz	w8, 40ba98 <clear@@Base+0x89c4>
  40ba70:	bl	40306c <setlocale@plt+0x13ac>
  40ba74:	b	40ba9c <clear@@Base+0x89c8>
  40ba78:	cbz	w22, 40ba84 <clear@@Base+0x89b0>
  40ba7c:	bl	40c9dc <clear@@Base+0x9908>
  40ba80:	b	40ba9c <clear@@Base+0x89c8>
  40ba84:	adrp	x8, 433000 <PC+0x4800>
  40ba88:	ldr	w8, [x8, #568]
  40ba8c:	cbnz	w8, 40ba9c <clear@@Base+0x89c8>
  40ba90:	bl	403008 <setlocale@plt+0x1348>
  40ba94:	b	40ba9c <clear@@Base+0x89c8>
  40ba98:	bl	403094 <setlocale@plt+0x13d4>
  40ba9c:	ldp	x20, x19, [sp, #48]
  40baa0:	ldp	x22, x21, [sp, #32]
  40baa4:	ldr	x23, [sp, #16]
  40baa8:	mov	w0, #0xffffffff            	// #-1
  40baac:	ldp	x29, x30, [sp], #64
  40bab0:	b	40eeb4 <clear@@Base+0xbde0>
  40bab4:	adrp	x8, 42f000 <PC+0x800>
  40bab8:	ldr	w8, [x8, #2040]
  40babc:	cbz	w8, 40bac8 <clear@@Base+0x89f4>
  40bac0:	mov	w0, wzr
  40bac4:	ret
  40bac8:	adrp	x8, 433000 <PC+0x4800>
  40bacc:	ldr	w0, [x8, #460]
  40bad0:	tbnz	w0, #31, 40bad8 <clear@@Base+0x8a04>
  40bad4:	ret
  40bad8:	adrp	x8, 433000 <PC+0x4800>
  40badc:	ldr	w8, [x8, #468]
  40bae0:	cbz	w8, 40baf4 <clear@@Base+0x8a20>
  40bae4:	adrp	x8, 433000 <PC+0x4800>
  40bae8:	ldr	w8, [x8, #328]
  40baec:	sub	w0, w8, #0x2
  40baf0:	ret
  40baf4:	mov	w0, #0x2710                	// #10000
  40baf8:	ret
  40bafc:	stp	x29, x30, [sp, #-48]!
  40bb00:	str	x21, [sp, #16]
  40bb04:	stp	x20, x19, [sp, #32]
  40bb08:	mov	x29, sp
  40bb0c:	mov	w19, w2
  40bb10:	mov	w20, w1
  40bb14:	mov	w21, w0
  40bb18:	bl	4111b4 <clear@@Base+0xe0e0>
  40bb1c:	cbz	w0, 40bb50 <clear@@Base+0x8a7c>
  40bb20:	bl	40b55c <clear@@Base+0x8488>
  40bb24:	cbz	w0, 40bb50 <clear@@Base+0x8a7c>
  40bb28:	bl	4045a0 <clear@@Base+0x14cc>
  40bb2c:	tbnz	w0, #3, 40bb50 <clear@@Base+0x8a7c>
  40bb30:	mov	w0, #0x1                   	// #1
  40bb34:	bl	40a3fc <clear@@Base+0x7328>
  40bb38:	cbz	w0, 40bc0c <clear@@Base+0x8b38>
  40bb3c:	ldp	x20, x19, [sp, #32]
  40bb40:	ldr	x21, [sp, #16]
  40bb44:	mov	w0, wzr
  40bb48:	ldp	x29, x30, [sp], #48
  40bb4c:	b	40215c <setlocale@plt+0x49c>
  40bb50:	mov	w0, #0xfffffffe            	// #-2
  40bb54:	bl	412210 <error@@Base+0x6d4>
  40bb58:	mov	x1, x0
  40bb5c:	cmn	x0, #0x1
  40bb60:	b.eq	40bb84 <clear@@Base+0x8ab0>  // b.none
  40bb64:	mov	w0, w21
  40bb68:	mov	w2, w20
  40bb6c:	mov	w3, w19
  40bb70:	ldp	x20, x19, [sp, #32]
  40bb74:	ldr	x21, [sp, #16]
  40bb78:	mov	w4, wzr
  40bb7c:	ldp	x29, x30, [sp], #48
  40bb80:	b	40b600 <clear@@Base+0x852c>
  40bb84:	cbz	w20, 40bba0 <clear@@Base+0x8acc>
  40bb88:	adrp	x8, 433000 <PC+0x4800>
  40bb8c:	ldr	w8, [x8, #328]
  40bb90:	mov	w0, #0x2                   	// #2
  40bb94:	sub	w1, w8, #0x1
  40bb98:	bl	41256c <error@@Base+0xa30>
  40bb9c:	cbz	w0, 40bc1c <clear@@Base+0x8b48>
  40bba0:	adrp	x8, 433000 <PC+0x4800>
  40bba4:	ldr	w8, [x8, #388]
  40bba8:	cbz	w8, 40bbf0 <clear@@Base+0x8b1c>
  40bbac:	bl	412524 <error@@Base+0x9e8>
  40bbb0:	cbz	w0, 40bbbc <clear@@Base+0x8ae8>
  40bbb4:	mov	x1, xzr
  40bbb8:	b	40bb64 <clear@@Base+0x8a90>
  40bbbc:	mov	w0, wzr
  40bbc0:	bl	412210 <error@@Base+0x6d4>
  40bbc4:	mov	x1, x0
  40bbc8:	mov	w0, #0x1                   	// #1
  40bbcc:	mov	w2, #0x1                   	// #1
  40bbd0:	mov	w3, wzr
  40bbd4:	bl	40b904 <clear@@Base+0x8830>
  40bbd8:	mov	w0, #0xfffffffe            	// #-2
  40bbdc:	bl	412210 <error@@Base+0x6d4>
  40bbe0:	cmn	x0, #0x1
  40bbe4:	b.eq	40bbbc <clear@@Base+0x8ae8>  // b.none
  40bbe8:	mov	x1, x0
  40bbec:	b	40bb64 <clear@@Base+0x8a90>
  40bbf0:	adrp	x8, 433000 <PC+0x4800>
  40bbf4:	ldr	w8, [x8, #500]
  40bbf8:	cbz	w8, 40bc24 <clear@@Base+0x8b50>
  40bbfc:	ldp	x20, x19, [sp, #32]
  40bc00:	ldr	x21, [sp, #16]
  40bc04:	ldp	x29, x30, [sp], #48
  40bc08:	b	40306c <setlocale@plt+0x13ac>
  40bc0c:	ldp	x20, x19, [sp, #32]
  40bc10:	ldr	x21, [sp, #16]
  40bc14:	ldp	x29, x30, [sp], #48
  40bc18:	ret
  40bc1c:	mov	x1, #0xffffffffffffffff    	// #-1
  40bc20:	b	40bb64 <clear@@Base+0x8a90>
  40bc24:	ldp	x20, x19, [sp, #32]
  40bc28:	ldr	x21, [sp, #16]
  40bc2c:	ldp	x29, x30, [sp], #48
  40bc30:	b	403094 <setlocale@plt+0x13d4>
  40bc34:	stp	x29, x30, [sp, #-48]!
  40bc38:	stp	x22, x21, [sp, #16]
  40bc3c:	mov	w21, w0
  40bc40:	mov	w0, wzr
  40bc44:	stp	x20, x19, [sp, #32]
  40bc48:	mov	x29, sp
  40bc4c:	mov	w19, w2
  40bc50:	mov	w20, w1
  40bc54:	bl	412210 <error@@Base+0x6d4>
  40bc58:	mov	x22, x0
  40bc5c:	cmn	x0, #0x1
  40bc60:	b.eq	40bc84 <clear@@Base+0x8bb0>  // b.none
  40bc64:	mov	w0, w21
  40bc68:	mov	x1, x22
  40bc6c:	mov	w2, w20
  40bc70:	mov	w3, w19
  40bc74:	ldp	x20, x19, [sp, #32]
  40bc78:	ldp	x22, x21, [sp, #16]
  40bc7c:	ldp	x29, x30, [sp], #48
  40bc80:	b	40b904 <clear@@Base+0x8830>
  40bc84:	cbz	w20, 40bc94 <clear@@Base+0x8bc0>
  40bc88:	mov	w0, #0xffffffff            	// #-1
  40bc8c:	bl	412210 <error@@Base+0x6d4>
  40bc90:	cbnz	x0, 40bc64 <clear@@Base+0x8b90>
  40bc94:	adrp	x8, 433000 <PC+0x4800>
  40bc98:	ldr	w8, [x8, #500]
  40bc9c:	cbz	w8, 40bcb0 <clear@@Base+0x8bdc>
  40bca0:	ldp	x20, x19, [sp, #32]
  40bca4:	ldp	x22, x21, [sp, #16]
  40bca8:	ldp	x29, x30, [sp], #48
  40bcac:	b	40306c <setlocale@plt+0x13ac>
  40bcb0:	ldp	x20, x19, [sp, #32]
  40bcb4:	ldp	x22, x21, [sp, #16]
  40bcb8:	ldp	x29, x30, [sp], #48
  40bcbc:	b	403094 <setlocale@plt+0x13d4>
  40bcc0:	stp	x29, x30, [sp, #-32]!
  40bcc4:	stp	x20, x19, [sp, #16]
  40bcc8:	adrp	x20, 433000 <PC+0x4800>
  40bccc:	ldr	w8, [x20, #328]
  40bcd0:	mov	x29, sp
  40bcd4:	cmp	w8, #0x1
  40bcd8:	b.lt	40bd04 <clear@@Base+0x8c30>  // b.tstop
  40bcdc:	mov	x0, xzr
  40bce0:	mov	w19, wzr
  40bce4:	bl	40c060 <clear@@Base+0x8f8c>
  40bce8:	cmn	x0, #0x1
  40bcec:	b.eq	40bd0c <clear@@Base+0x8c38>  // b.none
  40bcf0:	ldr	w8, [x20, #328]
  40bcf4:	add	w19, w19, #0x1
  40bcf8:	cmp	w19, w8
  40bcfc:	b.lt	40bce4 <clear@@Base+0x8c10>  // b.tstop
  40bd00:	b	40bd10 <clear@@Base+0x8c3c>
  40bd04:	mov	w19, wzr
  40bd08:	b	40bd10 <clear@@Base+0x8c3c>
  40bd0c:	ldr	w8, [x20, #328]
  40bd10:	cmp	w19, w8
  40bd14:	ldp	x20, x19, [sp, #16]
  40bd18:	cset	w0, lt  // lt = tstop
  40bd1c:	ldp	x29, x30, [sp], #32
  40bd20:	ret
  40bd24:	cbz	x0, 40bd5c <clear@@Base+0x8c88>
  40bd28:	stp	x29, x30, [sp, #-32]!
  40bd2c:	str	x19, [sp, #16]
  40bd30:	mov	x29, sp
  40bd34:	mov	x19, x0
  40bd38:	bl	40f804 <clear@@Base+0xc730>
  40bd3c:	adrp	x10, 42e000 <winch@@Base+0x199c0>
  40bd40:	ldr	x8, [x10, #2064]
  40bd44:	cmp	x8, x19
  40bd48:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  40bd4c:	add	x8, x8, #0x7f0
  40bd50:	b.eq	40bd60 <clear@@Base+0x8c8c>  // b.none
  40bd54:	ldr	x9, [x19, #8]
  40bd58:	b	40bd80 <clear@@Base+0x8cac>
  40bd5c:	ret
  40bd60:	ldr	x9, [x19, #8]
  40bd64:	cmp	x9, x8
  40bd68:	csel	x11, xzr, x9, eq  // eq = none
  40bd6c:	cbnz	x11, 40bd7c <clear@@Base+0x8ca8>
  40bd70:	ldr	x11, [x19]
  40bd74:	cmp	x11, x8
  40bd78:	csel	x11, xzr, x11, eq  // eq = none
  40bd7c:	str	x11, [x10, #2064]
  40bd80:	ldr	x10, [x19]
  40bd84:	str	x9, [x10, #8]
  40bd88:	ldr	x9, [x19, #8]
  40bd8c:	str	x10, [x9]
  40bd90:	ldr	x9, [x19]
  40bd94:	cmp	x9, x8
  40bd98:	b.eq	40bdb0 <clear@@Base+0x8cdc>  // b.none
  40bd9c:	ldr	w10, [x9, #32]
  40bda0:	sub	w10, w10, #0x1
  40bda4:	str	w10, [x9, #32]
  40bda8:	ldr	x9, [x9]
  40bdac:	b	40bd94 <clear@@Base+0x8cc0>
  40bdb0:	adrp	x8, 42f000 <PC+0x800>
  40bdb4:	ldr	w9, [x8, #2048]
  40bdb8:	sub	w9, w9, #0x1
  40bdbc:	str	w9, [x8, #2048]
  40bdc0:	ldr	x0, [x19, #16]
  40bdc4:	bl	401b20 <free@plt>
  40bdc8:	mov	x0, x19
  40bdcc:	ldr	x19, [sp, #16]
  40bdd0:	ldp	x29, x30, [sp], #32
  40bdd4:	b	401b20 <free@plt>
  40bdd8:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  40bddc:	add	x8, x8, #0x7f0
  40bde0:	cmp	x0, #0x0
  40bde4:	csel	x9, x8, x0, eq  // eq = none
  40bde8:	ldr	x10, [x9, #8]
  40bdec:	cmp	x10, x8
  40bdf0:	csel	x0, xzr, x10, eq  // eq = none
  40bdf4:	cbz	x0, 40bdfc <clear@@Base+0x8d28>
  40bdf8:	ret
  40bdfc:	ldr	x9, [x9]
  40be00:	cmp	x9, x8
  40be04:	csel	x0, xzr, x9, eq  // eq = none
  40be08:	ret
  40be0c:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  40be10:	add	x8, x8, #0x7f0
  40be14:	cmp	x0, #0x0
  40be18:	csel	x9, x8, x0, eq  // eq = none
  40be1c:	ldr	x9, [x9]
  40be20:	cmp	x9, x8
  40be24:	csel	x0, xzr, x9, eq  // eq = none
  40be28:	ret
  40be2c:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  40be30:	add	x8, x8, #0x7f0
  40be34:	cmp	x0, #0x0
  40be38:	csel	x9, x8, x0, eq  // eq = none
  40be3c:	ldr	x9, [x9, #8]
  40be40:	cmp	x9, x8
  40be44:	csel	x0, xzr, x9, eq  // eq = none
  40be48:	ret
  40be4c:	adrp	x8, 42f000 <PC+0x800>
  40be50:	ldr	w0, [x8, #2048]
  40be54:	ret
  40be58:	stp	x29, x30, [sp, #-80]!
  40be5c:	str	x25, [sp, #16]
  40be60:	stp	x24, x23, [sp, #32]
  40be64:	stp	x22, x21, [sp, #48]
  40be68:	stp	x20, x19, [sp, #64]
  40be6c:	mov	x29, sp
  40be70:	mov	x20, x1
  40be74:	mov	x21, x0
  40be78:	bl	40b014 <clear@@Base+0x7f40>
  40be7c:	adrp	x25, 42d000 <winch@@Base+0x189c0>
  40be80:	add	x25, x25, #0x7f0
  40be84:	ldr	x19, [x25]
  40be88:	mov	x22, x0
  40be8c:	cmp	x19, x25
  40be90:	b.eq	40bec4 <clear@@Base+0x8df0>  // b.none
  40be94:	ldr	x23, [x19, #16]
  40be98:	mov	x0, x21
  40be9c:	mov	x1, x23
  40bea0:	bl	401b00 <strcmp@plt>
  40bea4:	cbz	w0, 40bed0 <clear@@Base+0x8dfc>
  40bea8:	mov	x0, x22
  40beac:	mov	x1, x23
  40beb0:	bl	401b00 <strcmp@plt>
  40beb4:	cbz	w0, 40bed0 <clear@@Base+0x8dfc>
  40beb8:	ldr	x19, [x19]
  40bebc:	cmp	x19, x25
  40bec0:	b.ne	40be94 <clear@@Base+0x8dc0>  // b.any
  40bec4:	mov	x0, x22
  40bec8:	bl	401b20 <free@plt>
  40becc:	b	40bf04 <clear@@Base+0x8e30>
  40bed0:	mov	x0, x21
  40bed4:	bl	401830 <strlen@plt>
  40bed8:	mov	x24, x0
  40bedc:	mov	x0, x23
  40bee0:	bl	401830 <strlen@plt>
  40bee4:	cmp	x24, x0
  40bee8:	b.cs	40bef8 <clear@@Base+0x8e24>  // b.hs, b.nlast
  40beec:	mov	x0, x23
  40bef0:	mov	x1, x21
  40bef4:	bl	401b50 <strcpy@plt>
  40bef8:	mov	x0, x22
  40befc:	bl	401b20 <free@plt>
  40bf00:	cbnz	x19, 40bf94 <clear@@Base+0x8ec0>
  40bf04:	mov	w0, #0x1                   	// #1
  40bf08:	mov	w1, #0x50                  	// #80
  40bf0c:	bl	4021d4 <setlocale@plt+0x514>
  40bf10:	mov	x19, x0
  40bf14:	mov	x0, x21
  40bf18:	bl	40212c <setlocale@plt+0x46c>
  40bf1c:	mov	x8, #0xffffffffffffffff    	// #-1
  40bf20:	cmp	x20, #0x0
  40bf24:	strb	wzr, [x19, #40]
  40bf28:	str	wzr, [x19, #36]
  40bf2c:	stp	x0, xzr, [x19, #16]
  40bf30:	str	x8, [x19, #48]
  40bf34:	csel	x8, x25, x20, eq  // eq = none
  40bf38:	ldr	x9, [x8]
  40bf3c:	stp	x9, x8, [x19]
  40bf40:	ldr	x9, [x8]
  40bf44:	str	x19, [x9, #8]
  40bf48:	str	x19, [x8]
  40bf4c:	ldr	w9, [x8, #32]
  40bf50:	ldr	x8, [x19]
  40bf54:	add	w9, w9, #0x1
  40bf58:	cmp	x8, x25
  40bf5c:	str	w9, [x19, #32]
  40bf60:	b.eq	40bf7c <clear@@Base+0x8ea8>  // b.none
  40bf64:	ldr	w9, [x8, #32]
  40bf68:	add	w9, w9, #0x1
  40bf6c:	str	w9, [x8, #32]
  40bf70:	ldr	x8, [x8]
  40bf74:	cmp	x8, x25
  40bf78:	b.ne	40bf64 <clear@@Base+0x8e90>  // b.any
  40bf7c:	adrp	x8, 42f000 <PC+0x800>
  40bf80:	ldr	w9, [x8, #2048]
  40bf84:	mov	x0, x19
  40bf88:	add	w9, w9, #0x1
  40bf8c:	str	w9, [x8, #2048]
  40bf90:	bl	40f838 <clear@@Base+0xc764>
  40bf94:	mov	x0, x19
  40bf98:	ldp	x20, x19, [sp, #64]
  40bf9c:	ldp	x22, x21, [sp, #48]
  40bfa0:	ldp	x24, x23, [sp, #32]
  40bfa4:	ldr	x25, [sp, #16]
  40bfa8:	ldp	x29, x30, [sp], #80
  40bfac:	ret
  40bfb0:	cbz	x0, 40bfb8 <clear@@Base+0x8ee4>
  40bfb4:	ldr	x0, [x0, #16]
  40bfb8:	ret
  40bfbc:	ldr	w0, [x0, #32]
  40bfc0:	ret
  40bfc4:	ldr	q0, [x1]
  40bfc8:	str	q0, [x0, #48]
  40bfcc:	ret
  40bfd0:	ldr	q0, [x0, #48]
  40bfd4:	str	q0, [x1]
  40bfd8:	ret
  40bfdc:	mov	w8, #0x1                   	// #1
  40bfe0:	strb	w8, [x0, #40]
  40bfe4:	ret
  40bfe8:	ldrb	w0, [x0, #40]
  40bfec:	ret
  40bff0:	ldr	w8, [x0, #36]
  40bff4:	add	w8, w8, w1
  40bff8:	str	w8, [x0, #36]
  40bffc:	ret
  40c000:	ldr	w0, [x0, #36]
  40c004:	ret
  40c008:	ldr	x0, [x0, #24]
  40c00c:	ret
  40c010:	str	x1, [x0, #24]
  40c014:	ret
  40c018:	str	x1, [x0, #64]
  40c01c:	ret
  40c020:	ldr	x0, [x0, #64]
  40c024:	ret
  40c028:	stp	x29, x30, [sp, #-32]!
  40c02c:	stp	x20, x19, [sp, #16]
  40c030:	mov	x19, x0
  40c034:	ldr	x0, [x0, #72]
  40c038:	mov	x20, x1
  40c03c:	mov	x29, sp
  40c040:	cbz	x0, 40c048 <clear@@Base+0x8f74>
  40c044:	bl	401b20 <free@plt>
  40c048:	str	x20, [x19, #72]
  40c04c:	ldp	x20, x19, [sp, #16]
  40c050:	ldp	x29, x30, [sp], #32
  40c054:	ret
  40c058:	ldr	x0, [x0, #72]
  40c05c:	ret
  40c060:	stp	x29, x30, [sp, #-96]!
  40c064:	stp	x28, x27, [sp, #16]
  40c068:	stp	x26, x25, [sp, #32]
  40c06c:	stp	x24, x23, [sp, #48]
  40c070:	stp	x22, x21, [sp, #64]
  40c074:	stp	x20, x19, [sp, #80]
  40c078:	mov	x20, x0
  40c07c:	adrp	x24, 433000 <PC+0x4800>
  40c080:	adrp	x26, 42f000 <PC+0x800>
  40c084:	adrp	x27, 433000 <PC+0x4800>
  40c088:	mov	w25, #0xffffffff            	// #-1
  40c08c:	adrp	x23, 433000 <PC+0x4800>
  40c090:	adrp	x21, 433000 <PC+0x4800>
  40c094:	mov	x29, sp
  40c098:	cmn	x20, #0x1
  40c09c:	b.eq	40c30c <clear@@Base+0x9238>  // b.none
  40c0a0:	ldr	w8, [x24, #580]
  40c0a4:	cmp	w8, #0x2
  40c0a8:	b.eq	40c0bc <clear@@Base+0x8fe8>  // b.none
  40c0ac:	bl	414094 <error@@Base+0x2558>
  40c0b0:	ldr	w8, [x21, #472]
  40c0b4:	orr	w8, w8, w0
  40c0b8:	cbz	w8, 40c0e8 <clear@@Base+0x9014>
  40c0bc:	ldrsw	x8, [x26, #2056]
  40c0c0:	ldr	w9, [x27, #388]
  40c0c4:	mov	x0, x20
  40c0c8:	add	x8, x8, x8, lsl #1
  40c0cc:	cmp	w9, #0x0
  40c0d0:	add	x1, x20, x8
  40c0d4:	cneg	w2, w25, ne  // ne = any
  40c0d8:	bl	413de4 <error@@Base+0x22a8>
  40c0dc:	mov	x0, x20
  40c0e0:	bl	413304 <error@@Base+0x17c8>
  40c0e4:	mov	x20, x0
  40c0e8:	mov	x0, x20
  40c0ec:	bl	403f24 <clear@@Base+0xe50>
  40c0f0:	cbnz	w0, 40c370 <clear@@Base+0x929c>
  40c0f4:	ldrb	w8, [x23, #640]
  40c0f8:	mov	x19, x20
  40c0fc:	tst	w8, #0x3
  40c100:	b.ne	40c370 <clear@@Base+0x929c>  // b.any
  40c104:	bl	4041f4 <clear@@Base+0x1120>
  40c108:	cmn	w0, #0x1
  40c10c:	b.eq	40c130 <clear@@Base+0x905c>  // b.none
  40c110:	cmp	w0, #0xa
  40c114:	b.eq	40c12c <clear@@Base+0x9058>  // b.none
  40c118:	ldrb	w8, [x23, #640]
  40c11c:	sub	x19, x19, #0x1
  40c120:	tst	w8, #0x3
  40c124:	b.eq	40c104 <clear@@Base+0x9030>  // b.none
  40c128:	b	40c370 <clear@@Base+0x929c>
  40c12c:	bl	403de4 <clear@@Base+0xd10>
  40c130:	mov	x25, x21
  40c134:	bl	40ccc0 <clear@@Base+0x9bec>
  40c138:	mov	x0, x19
  40c13c:	bl	40cd30 <clear@@Base+0x9c5c>
  40c140:	mov	x0, x19
  40c144:	bl	403f24 <clear@@Base+0xe50>
  40c148:	cmp	x19, x20
  40c14c:	b.ge	40c1a4 <clear@@Base+0x90d0>  // b.tcont
  40c150:	mov	x21, x19
  40c154:	ldrb	w8, [x23, #640]
  40c158:	tst	w8, #0x3
  40c15c:	b.ne	40c370 <clear@@Base+0x929c>  // b.any
  40c160:	bl	403de4 <clear@@Base+0xd10>
  40c164:	mov	x1, x21
  40c168:	bl	40d474 <clear@@Base+0xa3a0>
  40c16c:	cmp	w0, #0x1
  40c170:	add	x21, x21, #0x1
  40c174:	b.lt	40c19c <clear@@Base+0x90c8>  // b.tstop
  40c178:	mov	w22, w0
  40c17c:	bl	40cf84 <clear@@Base+0x9eb0>
  40c180:	mov	w28, w22
  40c184:	add	w22, w22, #0x1
  40c188:	bl	4041f4 <clear@@Base+0x1120>
  40c18c:	sub	w22, w22, #0x1
  40c190:	cmp	w22, #0x1
  40c194:	b.gt	40c188 <clear@@Base+0x90b4>
  40c198:	sub	x21, x21, x28
  40c19c:	cmp	x21, x20
  40c1a0:	b.lt	40c154 <clear@@Base+0x9080>  // b.tstop
  40c1a4:	bl	40dc78 <clear@@Base+0xaba4>
  40c1a8:	bl	40cf84 <clear@@Base+0x9eb0>
  40c1ac:	bl	403de4 <clear@@Base+0xd10>
  40c1b0:	cmn	w0, #0x1
  40c1b4:	b.eq	40c370 <clear@@Base+0x929c>  // b.none
  40c1b8:	ldrb	w8, [x23, #640]
  40c1bc:	tst	w8, #0x3
  40c1c0:	b.ne	40c370 <clear@@Base+0x929c>  // b.any
  40c1c4:	cmp	w0, #0xa
  40c1c8:	cset	w8, eq  // eq = none
  40c1cc:	cmp	w0, #0xd
  40c1d0:	cset	w9, eq  // eq = none
  40c1d4:	mov	w20, w0
  40c1d8:	mov	x21, x25
  40c1dc:	orr	w22, w8, w9
  40c1e0:	cmp	w20, #0xd
  40c1e4:	b.eq	40c1fc <clear@@Base+0x9128>  // b.none
  40c1e8:	cmp	w20, #0xa
  40c1ec:	b.eq	40c22c <clear@@Base+0x9158>  // b.none
  40c1f0:	cmn	w20, #0x1
  40c1f4:	b.eq	40c22c <clear@@Base+0x9158>  // b.none
  40c1f8:	mov	w22, wzr
  40c1fc:	bl	403cdc <clear@@Base+0xc08>
  40c200:	sub	x1, x0, #0x1
  40c204:	mov	w0, w20
  40c208:	bl	40d474 <clear@@Base+0xa3a0>
  40c20c:	cmp	w0, #0x1
  40c210:	b.ge	40c27c <clear@@Base+0x91a8>  // b.tcont
  40c214:	bl	403de4 <clear@@Base+0xd10>
  40c218:	ldrb	w8, [x23, #640]
  40c21c:	mov	w20, w0
  40c220:	tst	w8, #0x3
  40c224:	b.eq	40c1e0 <clear@@Base+0x910c>  // b.none
  40c228:	b	40c370 <clear@@Base+0x929c>
  40c22c:	bl	40dc78 <clear@@Base+0xaba4>
  40c230:	mov	w21, w0
  40c234:	bl	403cdc <clear@@Base+0xc08>
  40c238:	mov	x20, x0
  40c23c:	mov	w1, wzr
  40c240:	cmp	w21, #0x1
  40c244:	mov	w0, #0x1                   	// #1
  40c248:	b.lt	40c274 <clear@@Base+0x91a0>  // b.tstop
  40c24c:	adrp	x8, 433000 <PC+0x4800>
  40c250:	adrp	x9, 433000 <PC+0x4800>
  40c254:	ldr	w8, [x8, #488]
  40c258:	ldr	w9, [x9, #432]
  40c25c:	orr	w8, w9, w8
  40c260:	cbnz	w8, 40c274 <clear@@Base+0x91a0>
  40c264:	add	w8, w21, #0x1
  40c268:	mov	w0, wzr
  40c26c:	mov	w1, wzr
  40c270:	sub	x20, x20, w8, sxtw
  40c274:	mov	x21, x25
  40c278:	b	40c2b0 <clear@@Base+0x91dc>
  40c27c:	adrp	x8, 433000 <PC+0x4800>
  40c280:	ldr	w8, [x8, #488]
  40c284:	cbnz	w8, 40c2cc <clear@@Base+0x91f8>
  40c288:	adrp	x8, 433000 <PC+0x4800>
  40c28c:	ldr	w8, [x8, #432]
  40c290:	cmp	w8, #0x1
  40c294:	b.ge	40c2cc <clear@@Base+0x91f8>  // b.tcont
  40c298:	mov	w20, w0
  40c29c:	bl	403cdc <clear@@Base+0xc08>
  40c2a0:	mov	x8, x0
  40c2a4:	mov	w0, wzr
  40c2a8:	mov	w1, wzr
  40c2ac:	sub	x20, x8, w20, uxtw
  40c2b0:	mov	w25, #0xffffffff            	// #-1
  40c2b4:	mov	w2, #0x1                   	// #1
  40c2b8:	bl	40dcb8 <clear@@Base+0xabe4>
  40c2bc:	mov	x0, x19
  40c2c0:	bl	4132b8 <error@@Base+0x177c>
  40c2c4:	cbnz	w0, 40c098 <clear@@Base+0x8fc4>
  40c2c8:	b	40c314 <clear@@Base+0x9240>
  40c2cc:	mov	w25, #0xffffffff            	// #-1
  40c2d0:	ldrb	w8, [x23, #640]
  40c2d4:	tst	w8, #0x3
  40c2d8:	b.ne	40c370 <clear@@Base+0x929c>  // b.any
  40c2dc:	bl	403de4 <clear@@Base+0xd10>
  40c2e0:	cmp	w0, #0xa
  40c2e4:	b.eq	40c2f0 <clear@@Base+0x921c>  // b.none
  40c2e8:	cmn	w0, #0x1
  40c2ec:	b.ne	40c2d0 <clear@@Base+0x91fc>  // b.any
  40c2f0:	bl	403cdc <clear@@Base+0xc08>
  40c2f4:	adrp	x8, 433000 <PC+0x4800>
  40c2f8:	mov	x20, x0
  40c2fc:	str	wzr, [x8, #476]
  40c300:	mov	w0, #0x1                   	// #1
  40c304:	mov	w1, #0x1                   	// #1
  40c308:	b	40c2b4 <clear@@Base+0x91e0>
  40c30c:	bl	40e01c <clear@@Base+0xaf48>
  40c310:	b	40c378 <clear@@Base+0x92a4>
  40c314:	ldr	w8, [x21, #472]
  40c318:	cbz	w8, 40c340 <clear@@Base+0x926c>
  40c31c:	bl	403cdc <clear@@Base+0xc08>
  40c320:	sub	x1, x0, #0x1
  40c324:	mov	w2, #0x1                   	// #1
  40c328:	mov	x0, x19
  40c32c:	mov	x3, xzr
  40c330:	bl	4133b8 <error@@Base+0x187c>
  40c334:	cbz	w0, 40c340 <clear@@Base+0x926c>
  40c338:	mov	w0, #0x2a                  	// #42
  40c33c:	bl	40df94 <clear@@Base+0xaec0>
  40c340:	cbz	w22, 40c378 <clear@@Base+0x92a4>
  40c344:	adrp	x8, 433000 <PC+0x4800>
  40c348:	ldr	w8, [x8, #436]
  40c34c:	cbz	w8, 40c378 <clear@@Base+0x92a4>
  40c350:	bl	403de4 <clear@@Base+0xd10>
  40c354:	cmp	w0, #0xa
  40c358:	b.eq	40c364 <clear@@Base+0x9290>  // b.none
  40c35c:	cmp	w0, #0xd
  40c360:	b.ne	40c398 <clear@@Base+0x92c4>  // b.any
  40c364:	ldrb	w8, [x23, #640]
  40c368:	tst	w8, #0x3
  40c36c:	b.eq	40c350 <clear@@Base+0x927c>  // b.none
  40c370:	bl	40e01c <clear@@Base+0xaf48>
  40c374:	mov	x20, #0xffffffffffffffff    	// #-1
  40c378:	mov	x0, x20
  40c37c:	ldp	x20, x19, [sp, #80]
  40c380:	ldp	x22, x21, [sp, #64]
  40c384:	ldp	x24, x23, [sp, #48]
  40c388:	ldp	x26, x25, [sp, #32]
  40c38c:	ldp	x28, x27, [sp, #16]
  40c390:	ldp	x29, x30, [sp], #96
  40c394:	ret
  40c398:	cmn	w0, #0x1
  40c39c:	b.eq	40c3a4 <clear@@Base+0x92d0>  // b.none
  40c3a0:	bl	4041f4 <clear@@Base+0x1120>
  40c3a4:	ldp	x20, x19, [sp, #80]
  40c3a8:	ldp	x22, x21, [sp, #64]
  40c3ac:	ldp	x24, x23, [sp, #48]
  40c3b0:	ldp	x26, x25, [sp, #32]
  40c3b4:	ldp	x28, x27, [sp, #16]
  40c3b8:	ldp	x29, x30, [sp], #96
  40c3bc:	b	403cdc <clear@@Base+0xc08>
  40c3c0:	stp	x29, x30, [sp, #-96]!
  40c3c4:	stp	x28, x27, [sp, #16]
  40c3c8:	stp	x26, x25, [sp, #32]
  40c3cc:	stp	x24, x23, [sp, #48]
  40c3d0:	stp	x22, x21, [sp, #64]
  40c3d4:	mov	x22, x0
  40c3d8:	adrp	x24, 433000 <PC+0x4800>
  40c3dc:	adrp	x25, 42f000 <PC+0x800>
  40c3e0:	adrp	x26, 433000 <PC+0x4800>
  40c3e4:	adrp	x27, 433000 <PC+0x4800>
  40c3e8:	adrp	x23, 433000 <PC+0x4800>
  40c3ec:	adrp	x21, 433000 <PC+0x4800>
  40c3f0:	stp	x20, x19, [sp, #80]
  40c3f4:	mov	x29, sp
  40c3f8:	cmp	x22, #0x0
  40c3fc:	b.le	40c610 <clear@@Base+0x953c>
  40c400:	ldr	w8, [x24, #580]
  40c404:	mov	x19, x22
  40c408:	cmp	w8, #0x2
  40c40c:	b.eq	40c420 <clear@@Base+0x934c>  // b.none
  40c410:	bl	414094 <error@@Base+0x2558>
  40c414:	ldr	w8, [x21, #472]
  40c418:	orr	w8, w8, w0
  40c41c:	cbz	w8, 40c43c <clear@@Base+0x9368>
  40c420:	ldrsw	x8, [x25, #2056]
  40c424:	mov	w2, #0xffffffff            	// #-1
  40c428:	mov	x1, x19
  40c42c:	add	x8, x8, x8, lsl #1
  40c430:	subs	x8, x19, x8
  40c434:	csel	x0, xzr, x8, lt  // lt = tstop
  40c438:	bl	413de4 <error@@Base+0x22a8>
  40c43c:	sub	x20, x19, #0x1
  40c440:	mov	x0, x20
  40c444:	bl	403f24 <clear@@Base+0xe50>
  40c448:	cbnz	w0, 40c610 <clear@@Base+0x953c>
  40c44c:	ldr	w8, [x26, #436]
  40c450:	cbz	w8, 40c4a8 <clear@@Base+0x93d4>
  40c454:	bl	403de4 <clear@@Base+0xd10>
  40c458:	bl	403de4 <clear@@Base+0xd10>
  40c45c:	mov	w21, w0
  40c460:	bl	4041f4 <clear@@Base+0x1120>
  40c464:	bl	4041f4 <clear@@Base+0x1120>
  40c468:	cmp	w21, #0xd
  40c46c:	b.eq	40c478 <clear@@Base+0x93a4>  // b.none
  40c470:	cmp	w21, #0xa
  40c474:	b.ne	40c4a8 <clear@@Base+0x93d4>  // b.any
  40c478:	bl	4041f4 <clear@@Base+0x1120>
  40c47c:	cmp	w0, #0xa
  40c480:	b.eq	40c48c <clear@@Base+0x93b8>  // b.none
  40c484:	cmp	w0, #0xd
  40c488:	b.ne	40c49c <clear@@Base+0x93c8>  // b.any
  40c48c:	ldrb	w8, [x27, #640]
  40c490:	tst	w8, #0x3
  40c494:	b.eq	40c478 <clear@@Base+0x93a4>  // b.none
  40c498:	b	40c610 <clear@@Base+0x953c>
  40c49c:	cmn	w0, #0x1
  40c4a0:	b.eq	40c610 <clear@@Base+0x953c>  // b.none
  40c4a4:	bl	403de4 <clear@@Base+0xd10>
  40c4a8:	ldrb	w8, [x27, #640]
  40c4ac:	tst	w8, #0x3
  40c4b0:	b.ne	40c610 <clear@@Base+0x953c>  // b.any
  40c4b4:	bl	4041f4 <clear@@Base+0x1120>
  40c4b8:	cmn	w0, #0x1
  40c4bc:	b.eq	40c4d4 <clear@@Base+0x9400>  // b.none
  40c4c0:	cmp	w0, #0xa
  40c4c4:	b.ne	40c4a8 <clear@@Base+0x93d4>  // b.any
  40c4c8:	bl	403cdc <clear@@Base+0xc08>
  40c4cc:	add	x28, x0, #0x1
  40c4d0:	b	40c4dc <clear@@Base+0x9408>
  40c4d4:	bl	403cdc <clear@@Base+0xc08>
  40c4d8:	mov	x28, x0
  40c4dc:	mov	x0, x28
  40c4e0:	bl	403f24 <clear@@Base+0xe50>
  40c4e4:	cbnz	w0, 40c610 <clear@@Base+0x953c>
  40c4e8:	mov	x25, x23
  40c4ec:	bl	40ccc0 <clear@@Base+0x9bec>
  40c4f0:	mov	x0, x28
  40c4f4:	bl	40cd30 <clear@@Base+0x9c5c>
  40c4f8:	mov	x22, x28
  40c4fc:	mov	x0, x22
  40c500:	bl	403f24 <clear@@Base+0xe50>
  40c504:	mov	x21, x22
  40c508:	bl	403de4 <clear@@Base+0xd10>
  40c50c:	cmn	w0, #0x1
  40c510:	b.eq	40c610 <clear@@Base+0x953c>  // b.none
  40c514:	ldrb	w8, [x27, #640]
  40c518:	tst	w8, #0x3
  40c51c:	b.ne	40c610 <clear@@Base+0x953c>  // b.any
  40c520:	mov	w23, w0
  40c524:	cmp	w0, #0xa
  40c528:	b.eq	40c554 <clear@@Base+0x9480>  // b.none
  40c52c:	bl	403cdc <clear@@Base+0xc08>
  40c530:	sub	x1, x0, #0x1
  40c534:	mov	w0, w23
  40c538:	bl	40d474 <clear@@Base+0xa3a0>
  40c53c:	cmp	w0, #0x1
  40c540:	b.ge	40c58c <clear@@Base+0x94b8>  // b.tcont
  40c544:	add	x21, x21, #0x1
  40c548:	cmp	x21, x19
  40c54c:	b.lt	40c508 <clear@@Base+0x9434>  // b.tstop
  40c550:	b	40c5d0 <clear@@Base+0x94fc>
  40c554:	bl	40dc78 <clear@@Base+0xaba4>
  40c558:	mov	w8, w0
  40c55c:	mov	w1, wzr
  40c560:	cmp	w0, #0x1
  40c564:	mov	w0, #0x1                   	// #1
  40c568:	b.lt	40c5d8 <clear@@Base+0x9504>  // b.tstop
  40c56c:	adrp	x10, 433000 <PC+0x4800>
  40c570:	ldr	w9, [x25, #488]
  40c574:	ldr	w10, [x10, #432]
  40c578:	mov	x23, x25
  40c57c:	orr	w9, w10, w9
  40c580:	cbnz	w9, 40c5dc <clear@@Base+0x9508>
  40c584:	add	w23, w8, #0x1
  40c588:	b	40c5a8 <clear@@Base+0x94d4>
  40c58c:	ldr	w8, [x25, #488]
  40c590:	cbnz	w8, 40c5fc <clear@@Base+0x9528>
  40c594:	adrp	x8, 433000 <PC+0x4800>
  40c598:	ldr	w8, [x8, #432]
  40c59c:	mov	w23, w0
  40c5a0:	cmp	w8, #0x1
  40c5a4:	b.ge	40c5fc <clear@@Base+0x9528>  // b.tcont
  40c5a8:	bl	40cf84 <clear@@Base+0x9eb0>
  40c5ac:	mov	w22, w23
  40c5b0:	mov	w23, #0x1                   	// #1
  40c5b4:	bl	4041f4 <clear@@Base+0x1120>
  40c5b8:	sub	x23, x23, #0x1
  40c5bc:	add	w8, w22, w23
  40c5c0:	cmp	w8, #0x1
  40c5c4:	b.gt	40c5b4 <clear@@Base+0x94e0>
  40c5c8:	add	x22, x21, x23
  40c5cc:	b	40c4fc <clear@@Base+0x9428>
  40c5d0:	mov	w0, wzr
  40c5d4:	mov	w1, wzr
  40c5d8:	mov	x23, x25
  40c5dc:	mov	w2, wzr
  40c5e0:	bl	40dcb8 <clear@@Base+0xabe4>
  40c5e4:	mov	x0, x28
  40c5e8:	bl	4132b8 <error@@Base+0x177c>
  40c5ec:	adrp	x21, 433000 <PC+0x4800>
  40c5f0:	adrp	x25, 42f000 <PC+0x800>
  40c5f4:	cbnz	w0, 40c3f8 <clear@@Base+0x9324>
  40c5f8:	b	40c638 <clear@@Base+0x9564>
  40c5fc:	adrp	x8, 433000 <PC+0x4800>
  40c600:	str	wzr, [x8, #476]
  40c604:	mov	w0, #0x1                   	// #1
  40c608:	mov	w1, #0x1                   	// #1
  40c60c:	b	40c5d8 <clear@@Base+0x9504>
  40c610:	bl	40e01c <clear@@Base+0xaf48>
  40c614:	mov	x22, #0xffffffffffffffff    	// #-1
  40c618:	mov	x0, x22
  40c61c:	ldp	x20, x19, [sp, #80]
  40c620:	ldp	x22, x21, [sp, #64]
  40c624:	ldp	x24, x23, [sp, #48]
  40c628:	ldp	x26, x25, [sp, #32]
  40c62c:	ldp	x28, x27, [sp, #16]
  40c630:	ldp	x29, x30, [sp], #96
  40c634:	ret
  40c638:	cmp	x19, #0x1
  40c63c:	b.lt	40c618 <clear@@Base+0x9544>  // b.tstop
  40c640:	ldr	w8, [x21, #472]
  40c644:	cbz	w8, 40c618 <clear@@Base+0x9544>
  40c648:	mov	w2, #0x1                   	// #1
  40c64c:	mov	x0, x28
  40c650:	mov	x1, x20
  40c654:	mov	x3, xzr
  40c658:	bl	4133b8 <error@@Base+0x187c>
  40c65c:	cbz	w0, 40c618 <clear@@Base+0x9544>
  40c660:	mov	w0, #0x2a                  	// #42
  40c664:	bl	40df94 <clear@@Base+0xaec0>
  40c668:	b	40c618 <clear@@Base+0x9544>
  40c66c:	stp	x29, x30, [sp, #-48]!
  40c670:	stp	x20, x19, [sp, #32]
  40c674:	mov	x19, x0
  40c678:	cmn	x0, #0x1
  40c67c:	str	x21, [sp, #16]
  40c680:	mov	x29, sp
  40c684:	b.eq	40c6f0 <clear@@Base+0x961c>  // b.none
  40c688:	mov	x0, x19
  40c68c:	bl	403f24 <clear@@Base+0xe50>
  40c690:	cbnz	w0, 40c6f8 <clear@@Base+0x9624>
  40c694:	b	40c69c <clear@@Base+0x95c8>
  40c698:	add	x19, x19, #0x1
  40c69c:	bl	403de4 <clear@@Base+0xd10>
  40c6a0:	cmn	w0, #0x1
  40c6a4:	b.eq	40c6bc <clear@@Base+0x95e8>  // b.none
  40c6a8:	cmp	w0, #0xd
  40c6ac:	b.eq	40c6b8 <clear@@Base+0x95e4>  // b.none
  40c6b0:	cmp	w0, #0xa
  40c6b4:	b.ne	40c698 <clear@@Base+0x95c4>  // b.any
  40c6b8:	bl	4041f4 <clear@@Base+0x1120>
  40c6bc:	adrp	x8, 42b000 <winch@@Base+0x169c0>
  40c6c0:	mov	w20, #0x1                   	// #1
  40c6c4:	mov	w21, #0x4801                	// #18433
  40c6c8:	str	x19, [x8, #624]
  40c6cc:	bl	4041f4 <clear@@Base+0x1120>
  40c6d0:	add	w8, w0, #0x1
  40c6d4:	cmp	w8, #0xe
  40c6d8:	b.hi	40c6e8 <clear@@Base+0x9614>  // b.pmore
  40c6dc:	lsl	w8, w20, w8
  40c6e0:	tst	w8, w21
  40c6e4:	b.ne	40c6f0 <clear@@Base+0x961c>  // b.any
  40c6e8:	sub	x19, x19, #0x1
  40c6ec:	b	40c6cc <clear@@Base+0x95f8>
  40c6f0:	adrp	x8, 42b000 <winch@@Base+0x169c0>
  40c6f4:	str	x19, [x8, #616]
  40c6f8:	ldp	x20, x19, [sp, #32]
  40c6fc:	ldr	x21, [sp, #16]
  40c700:	ldp	x29, x30, [sp], #48
  40c704:	ret
  40c708:	stp	x29, x30, [sp, #-32]!
  40c70c:	stp	x20, x19, [sp, #16]
  40c710:	mov	x29, sp
  40c714:	bl	404070 <clear@@Base+0xf9c>
  40c718:	cbz	w0, 40c734 <clear@@Base+0x9660>
  40c71c:	ldp	x20, x19, [sp, #16]
  40c720:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40c724:	add	x0, x0, #0x46c
  40c728:	mov	x1, xzr
  40c72c:	ldp	x29, x30, [sp], #32
  40c730:	b	411b3c <error@@Base>
  40c734:	bl	40f624 <clear@@Base+0xc550>
  40c738:	bl	4122ec <error@@Base+0x7b0>
  40c73c:	bl	403cdc <clear@@Base+0xc08>
  40c740:	mov	x19, x0
  40c744:	bl	40c3c0 <clear@@Base+0x92ec>
  40c748:	adrp	x20, 433000 <PC+0x4800>
  40c74c:	ldr	w8, [x20, #328]
  40c750:	cmn	x0, #0x1
  40c754:	sub	w1, w8, #0x1
  40c758:	b.eq	40c780 <clear@@Base+0x96ac>  // b.none
  40c75c:	bl	40c79c <clear@@Base+0x96c8>
  40c760:	ldr	w8, [x20, #328]
  40c764:	sub	w0, w8, #0x1
  40c768:	bl	412210 <error@@Base+0x6d4>
  40c76c:	cmp	x0, x19
  40c770:	b.ne	40c790 <clear@@Base+0x96bc>  // b.any
  40c774:	ldp	x20, x19, [sp, #16]
  40c778:	ldp	x29, x30, [sp], #32
  40c77c:	ret
  40c780:	ldp	x20, x19, [sp, #16]
  40c784:	mov	x0, xzr
  40c788:	ldp	x29, x30, [sp], #32
  40c78c:	b	40c79c <clear@@Base+0x96c8>
  40c790:	ldp	x20, x19, [sp, #16]
  40c794:	ldp	x29, x30, [sp], #32
  40c798:	b	40c9dc <clear@@Base+0x9908>
  40c79c:	stp	x29, x30, [sp, #-48]!
  40c7a0:	stp	x20, x19, [sp, #32]
  40c7a4:	mov	x19, x0
  40c7a8:	mov	w0, w1
  40c7ac:	stp	x22, x21, [sp, #16]
  40c7b0:	mov	x29, sp
  40c7b4:	bl	4125b0 <error@@Base+0xa74>
  40c7b8:	mov	w20, w0
  40c7bc:	mov	x0, x19
  40c7c0:	bl	4124cc <error@@Base+0x990>
  40c7c4:	tbnz	w0, #31, 40c7f8 <clear@@Base+0x9724>
  40c7c8:	sub	w19, w0, w20
  40c7cc:	cmp	w19, #0x1
  40c7d0:	b.lt	40c820 <clear@@Base+0x974c>  // b.tstop
  40c7d4:	mov	w0, #0xfffffffe            	// #-2
  40c7d8:	bl	412210 <error@@Base+0x6d4>
  40c7dc:	mov	x1, x0
  40c7e0:	mov	w2, #0x1                   	// #1
  40c7e4:	mov	w0, w19
  40c7e8:	mov	w3, wzr
  40c7ec:	mov	w4, wzr
  40c7f0:	bl	40b600 <clear@@Base+0x852c>
  40c7f4:	b	40c8b0 <clear@@Base+0x97dc>
  40c7f8:	mov	x0, x19
  40c7fc:	bl	403f24 <clear@@Base+0xe50>
  40c800:	cbz	w0, 40c840 <clear@@Base+0x976c>
  40c804:	ldp	x20, x19, [sp, #32]
  40c808:	ldp	x22, x21, [sp, #16]
  40c80c:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40c810:	add	x0, x0, #0x519
  40c814:	mov	x1, xzr
  40c818:	ldp	x29, x30, [sp], #48
  40c81c:	b	411b3c <error@@Base>
  40c820:	tbz	w19, #31, 40c8b0 <clear@@Base+0x97dc>
  40c824:	mov	w0, wzr
  40c828:	neg	w19, w19
  40c82c:	bl	412210 <error@@Base+0x6d4>
  40c830:	mov	x1, x0
  40c834:	mov	w2, #0x1                   	// #1
  40c838:	mov	w0, w19
  40c83c:	b	40c8a8 <clear@@Base+0x97d4>
  40c840:	bl	412210 <error@@Base+0x6d4>
  40c844:	mov	x21, x0
  40c848:	mov	w0, #0xfffffffe            	// #-2
  40c84c:	bl	412210 <error@@Base+0x6d4>
  40c850:	cmn	x21, #0x1
  40c854:	mov	x22, x0
  40c858:	b.eq	40c8e0 <clear@@Base+0x980c>  // b.none
  40c85c:	cmp	x21, x19
  40c860:	b.le	40c8e0 <clear@@Base+0x980c>
  40c864:	adrp	x22, 433000 <PC+0x4800>
  40c868:	ldr	w8, [x22, #328]
  40c86c:	sub	w8, w8, #0x1
  40c870:	cmp	w20, w8
  40c874:	b.ge	40c96c <clear@@Base+0x9898>  // b.tcont
  40c878:	mov	x0, x19
  40c87c:	bl	40c060 <clear@@Base+0x8f8c>
  40c880:	cmn	x0, #0x1
  40c884:	b.eq	40c968 <clear@@Base+0x9894>  // b.none
  40c888:	bl	413304 <error@@Base+0x17c8>
  40c88c:	mov	x19, x0
  40c890:	cmp	x0, x21
  40c894:	add	w20, w20, #0x1
  40c898:	b.lt	40c868 <clear@@Base+0x9794>  // b.tstop
  40c89c:	mov	w2, #0x1                   	// #1
  40c8a0:	mov	w0, w20
  40c8a4:	mov	x1, x21
  40c8a8:	mov	w3, wzr
  40c8ac:	bl	40b904 <clear@@Base+0x8830>
  40c8b0:	adrp	x8, 433000 <PC+0x4800>
  40c8b4:	ldr	w8, [x8, #524]
  40c8b8:	cbz	w8, 40c8d0 <clear@@Base+0x97fc>
  40c8bc:	ldp	x20, x19, [sp, #32]
  40c8c0:	ldp	x22, x21, [sp, #16]
  40c8c4:	mov	w0, #0x1                   	// #1
  40c8c8:	ldp	x29, x30, [sp], #48
  40c8cc:	b	412eb0 <error@@Base+0x1374>
  40c8d0:	ldp	x20, x19, [sp, #32]
  40c8d4:	ldp	x22, x21, [sp, #16]
  40c8d8:	ldp	x29, x30, [sp], #48
  40c8dc:	ret
  40c8e0:	cmp	w20, #0x1
  40c8e4:	b.lt	40c924 <clear@@Base+0x9850>  // b.tstop
  40c8e8:	mov	w21, wzr
  40c8ec:	cmn	x22, #0x1
  40c8f0:	b.eq	40c8fc <clear@@Base+0x9828>  // b.none
  40c8f4:	cmp	x19, x22
  40c8f8:	b.le	40c9bc <clear@@Base+0x98e8>
  40c8fc:	mov	x0, x19
  40c900:	bl	40c3c0 <clear@@Base+0x92ec>
  40c904:	mov	x19, x0
  40c908:	cmn	x0, #0x1
  40c90c:	b.eq	40c928 <clear@@Base+0x9854>  // b.none
  40c910:	add	w21, w21, #0x1
  40c914:	cmp	w20, w21
  40c918:	b.ne	40c8ec <clear@@Base+0x9818>  // b.any
  40c91c:	mov	w21, w20
  40c920:	b	40c928 <clear@@Base+0x9854>
  40c924:	mov	w21, wzr
  40c928:	bl	40f624 <clear@@Base+0xc550>
  40c92c:	adrp	x8, 433000 <PC+0x4800>
  40c930:	adrp	x9, 433000 <PC+0x4800>
  40c934:	adrp	x10, 433000 <PC+0x4800>
  40c938:	ldr	w9, [x9, #328]
  40c93c:	str	wzr, [x8, #408]
  40c940:	str	wzr, [x10, #412]
  40c944:	sub	w4, w20, w21
  40c948:	mov	x1, x19
  40c94c:	ldp	x20, x19, [sp, #32]
  40c950:	ldp	x22, x21, [sp, #16]
  40c954:	sub	w0, w9, #0x1
  40c958:	mov	w2, #0x1                   	// #1
  40c95c:	mov	w3, wzr
  40c960:	ldp	x29, x30, [sp], #48
  40c964:	b	40b600 <clear@@Base+0x852c>
  40c968:	mov	x19, #0xffffffffffffffff    	// #-1
  40c96c:	bl	40f624 <clear@@Base+0xc550>
  40c970:	adrp	x8, 433000 <PC+0x4800>
  40c974:	ldr	w8, [x8, #468]
  40c978:	cbz	w8, 40c984 <clear@@Base+0x98b0>
  40c97c:	bl	402fd4 <setlocale@plt+0x1314>
  40c980:	b	40c988 <clear@@Base+0x98b4>
  40c984:	bl	4030d4 <clear@@Base>
  40c988:	adrp	x8, 433000 <PC+0x4800>
  40c98c:	mov	x0, x19
  40c990:	str	wzr, [x8, #412]
  40c994:	bl	4122b4 <error@@Base+0x778>
  40c998:	ldr	w8, [x22, #328]
  40c99c:	mov	x1, x19
  40c9a0:	ldp	x20, x19, [sp, #32]
  40c9a4:	ldp	x22, x21, [sp, #16]
  40c9a8:	sub	w0, w8, #0x1
  40c9ac:	mov	w2, #0x1                   	// #1
  40c9b0:	mov	w3, wzr
  40c9b4:	ldp	x29, x30, [sp], #48
  40c9b8:	b	40b904 <clear@@Base+0x8830>
  40c9bc:	adrp	x8, 433000 <PC+0x4800>
  40c9c0:	ldr	w8, [x8, #328]
  40c9c4:	mvn	w9, w20
  40c9c8:	mov	w2, #0x1                   	// #1
  40c9cc:	mov	x1, x22
  40c9d0:	add	w8, w8, w9
  40c9d4:	add	w0, w8, w21
  40c9d8:	b	40c7e8 <clear@@Base+0x9714>
  40c9dc:	sub	sp, sp, #0x20
  40c9e0:	mov	x0, sp
  40c9e4:	mov	w1, wzr
  40c9e8:	stp	x29, x30, [sp, #16]
  40c9ec:	add	x29, sp, #0x10
  40c9f0:	bl	41241c <error@@Base+0x8e0>
  40c9f4:	bl	4122ec <error@@Base+0x7b0>
  40c9f8:	ldr	x0, [sp]
  40c9fc:	cmn	x0, #0x1
  40ca00:	b.eq	40ca0c <clear@@Base+0x9938>  // b.none
  40ca04:	ldr	w1, [sp, #8]
  40ca08:	b	40ca14 <clear@@Base+0x9940>
  40ca0c:	mov	w1, #0x1                   	// #1
  40ca10:	mov	x0, xzr
  40ca14:	bl	40c79c <clear@@Base+0x96c8>
  40ca18:	ldp	x29, x30, [sp, #16]
  40ca1c:	add	sp, sp, #0x20
  40ca20:	ret
  40ca24:	stp	x29, x30, [sp, #-16]!
  40ca28:	mov	x29, sp
  40ca2c:	bl	40412c <clear@@Base+0x1058>
  40ca30:	cbz	w0, 40ca48 <clear@@Base+0x9974>
  40ca34:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40ca38:	add	x0, x0, #0x487
  40ca3c:	mov	x1, xzr
  40ca40:	ldp	x29, x30, [sp], #16
  40ca44:	b	411b3c <error@@Base>
  40ca48:	bl	403cdc <clear@@Base+0xc08>
  40ca4c:	subs	x0, x0, #0x1
  40ca50:	b.lt	40ca68 <clear@@Base+0x9994>  // b.tstop
  40ca54:	adrp	x8, 433000 <PC+0x4800>
  40ca58:	ldr	w8, [x8, #328]
  40ca5c:	sub	w1, w8, #0x1
  40ca60:	ldp	x29, x30, [sp], #16
  40ca64:	b	40ca70 <clear@@Base+0x999c>
  40ca68:	ldp	x29, x30, [sp], #16
  40ca6c:	ret
  40ca70:	stp	x29, x30, [sp, #-32]!
  40ca74:	stp	x20, x19, [sp, #16]
  40ca78:	mov	x29, sp
  40ca7c:	mov	w19, w1
  40ca80:	mov	x20, x0
  40ca84:	bl	403f24 <clear@@Base+0xe50>
  40ca88:	cbnz	w0, 40cab4 <clear@@Base+0x99e0>
  40ca8c:	b	40ca98 <clear@@Base+0x99c4>
  40ca90:	cmp	w0, #0xa
  40ca94:	b.eq	40caa8 <clear@@Base+0x99d4>  // b.none
  40ca98:	bl	4041f4 <clear@@Base+0x1120>
  40ca9c:	cmn	w0, #0x1
  40caa0:	b.ne	40ca90 <clear@@Base+0x99bc>  // b.any
  40caa4:	b	40caac <clear@@Base+0x99d8>
  40caa8:	bl	403de4 <clear@@Base+0xd10>
  40caac:	bl	403cdc <clear@@Base+0xc08>
  40cab0:	mov	x20, x0
  40cab4:	adrp	x8, 433000 <PC+0x4800>
  40cab8:	ldr	w8, [x8, #524]
  40cabc:	cbz	w8, 40cac8 <clear@@Base+0x99f4>
  40cac0:	mov	x0, x20
  40cac4:	bl	40c66c <clear@@Base+0x9598>
  40cac8:	mov	x0, x20
  40cacc:	mov	w1, w19
  40cad0:	ldp	x20, x19, [sp, #16]
  40cad4:	ldp	x29, x30, [sp], #32
  40cad8:	b	40c79c <clear@@Base+0x96c8>
  40cadc:	sub	sp, sp, #0x30
  40cae0:	stp	x29, x30, [sp, #16]
  40cae4:	stp	x20, x19, [sp, #32]
  40cae8:	add	x29, sp, #0x10
  40caec:	mov	x19, x0
  40caf0:	bl	40ed4c <clear@@Base+0xbc78>
  40caf4:	cmn	x0, #0x1
  40caf8:	b.eq	40cb08 <clear@@Base+0x9a34>  // b.none
  40cafc:	mov	x20, x0
  40cb00:	bl	403f24 <clear@@Base+0xe50>
  40cb04:	cbz	w0, 40cb2c <clear@@Base+0x9a58>
  40cb08:	cmp	x19, #0x1
  40cb0c:	b.gt	40cb18 <clear@@Base+0x9a44>
  40cb10:	bl	404184 <clear@@Base+0x10b0>
  40cb14:	cbz	w0, 40cb54 <clear@@Base+0x9a80>
  40cb18:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40cb1c:	add	x0, x0, #0x4c6
  40cb20:	add	x1, sp, #0x8
  40cb24:	str	x19, [sp, #8]
  40cb28:	b	40cb70 <clear@@Base+0x9a9c>
  40cb2c:	adrp	x8, 433000 <PC+0x4800>
  40cb30:	ldr	w8, [x8, #524]
  40cb34:	cbz	w8, 40cb40 <clear@@Base+0x9a6c>
  40cb38:	mov	x0, x20
  40cb3c:	bl	40c66c <clear@@Base+0x9598>
  40cb40:	adrp	x8, 433000 <PC+0x4800>
  40cb44:	ldr	w1, [x8, #508]
  40cb48:	mov	x0, x20
  40cb4c:	bl	40c79c <clear@@Base+0x96c8>
  40cb50:	b	40cb74 <clear@@Base+0x9aa0>
  40cb54:	bl	403cdc <clear@@Base+0xc08>
  40cb58:	adrp	x8, 433000 <PC+0x4800>
  40cb5c:	ldr	w1, [x8, #508]
  40cb60:	bl	40c79c <clear@@Base+0x96c8>
  40cb64:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40cb68:	add	x0, x0, #0x4a5
  40cb6c:	mov	x1, xzr
  40cb70:	bl	411b3c <error@@Base>
  40cb74:	ldp	x20, x19, [sp, #32]
  40cb78:	ldp	x29, x30, [sp, #16]
  40cb7c:	add	sp, sp, #0x30
  40cb80:	ret
  40cb84:	stp	x29, x30, [sp, #-48]!
  40cb88:	str	x21, [sp, #16]
  40cb8c:	stp	x20, x19, [sp, #32]
  40cb90:	mov	x29, sp
  40cb94:	mov	x19, x1
  40cb98:	mov	w20, w0
  40cb9c:	bl	403c90 <clear@@Base+0xbbc>
  40cba0:	cmn	x0, #0x1
  40cba4:	b.ne	40cbbc <clear@@Base+0x9ae8>  // b.any
  40cba8:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40cbac:	add	x0, x0, #0x4e4
  40cbb0:	mov	x1, xzr
  40cbb4:	bl	411d9c <error@@Base+0x260>
  40cbb8:	bl	404070 <clear@@Base+0xf9c>
  40cbbc:	bl	403c90 <clear@@Base+0xbbc>
  40cbc0:	cmn	x0, #0x1
  40cbc4:	b.eq	40cbfc <clear@@Base+0x9b28>  // b.none
  40cbc8:	mov	w1, w20
  40cbcc:	mov	x2, x19
  40cbd0:	mov	x21, x0
  40cbd4:	bl	4116f4 <clear@@Base+0xe620>
  40cbd8:	adrp	x8, 433000 <PC+0x4800>
  40cbdc:	ldr	w1, [x8, #508]
  40cbe0:	sub	x8, x21, #0x1
  40cbe4:	cmp	x0, x21
  40cbe8:	ldp	x20, x19, [sp, #32]
  40cbec:	ldr	x21, [sp, #16]
  40cbf0:	csel	x0, x0, x8, lt  // lt = tstop
  40cbf4:	ldp	x29, x30, [sp], #48
  40cbf8:	b	40ca70 <clear@@Base+0x999c>
  40cbfc:	ldp	x20, x19, [sp, #32]
  40cc00:	ldr	x21, [sp, #16]
  40cc04:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40cc08:	add	x0, x0, #0x4ff
  40cc0c:	mov	x1, xzr
  40cc10:	ldp	x29, x30, [sp], #48
  40cc14:	b	411b3c <error@@Base>
  40cc18:	stp	x29, x30, [sp, #-32]!
  40cc1c:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40cc20:	add	x0, x0, #0x53b
  40cc24:	str	x19, [sp, #16]
  40cc28:	mov	x29, sp
  40cc2c:	bl	40939c <clear@@Base+0x62c8>
  40cc30:	adrp	x19, 42f000 <PC+0x800>
  40cc34:	str	x0, [x19, #2576]
  40cc38:	bl	409418 <clear@@Base+0x6344>
  40cc3c:	cbz	w0, 40cc4c <clear@@Base+0x9b78>
  40cc40:	adrp	x8, 419000 <winch@@Base+0x49c0>
  40cc44:	add	x8, x8, #0x578
  40cc48:	str	x8, [x19, #2576]
  40cc4c:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40cc50:	add	x0, x0, #0x54c
  40cc54:	bl	40939c <clear@@Base+0x62c8>
  40cc58:	adrp	x19, 42f000 <PC+0x800>
  40cc5c:	str	x0, [x19, #2584]
  40cc60:	bl	409418 <clear@@Base+0x6344>
  40cc64:	cbz	w0, 40cc74 <clear@@Base+0x9ba0>
  40cc68:	adrp	x8, 419000 <winch@@Base+0x49c0>
  40cc6c:	add	x8, x8, #0x55d
  40cc70:	str	x8, [x19, #2584]
  40cc74:	mov	w0, #0x400                 	// #1024
  40cc78:	mov	w1, #0x1                   	// #1
  40cc7c:	mov	w19, #0x400                 	// #1024
  40cc80:	bl	4021d4 <setlocale@plt+0x514>
  40cc84:	adrp	x8, 42f000 <PC+0x800>
  40cc88:	str	x0, [x8, #2592]
  40cc8c:	mov	w0, #0x400                 	// #1024
  40cc90:	mov	w1, #0x1                   	// #1
  40cc94:	bl	4021d4 <setlocale@plt+0x514>
  40cc98:	adrp	x9, 42f000 <PC+0x800>
  40cc9c:	str	w19, [x9, #2056]
  40cca0:	ldr	x19, [sp, #16]
  40cca4:	adrp	x8, 42f000 <PC+0x800>
  40cca8:	str	x0, [x8, #2600]
  40ccac:	ldp	x29, x30, [sp], #32
  40ccb0:	ret
  40ccb4:	cmp	x0, #0x80
  40ccb8:	cset	w0, cc  // cc = lo, ul, last
  40ccbc:	ret
  40ccc0:	adrp	x9, 42f000 <PC+0x800>
  40ccc4:	str	wzr, [x9, #2612]
  40ccc8:	adrp	x9, 42f000 <PC+0x800>
  40cccc:	str	wzr, [x9, #2620]
  40ccd0:	adrp	x9, 42f000 <PC+0x800>
  40ccd4:	str	wzr, [x9, #2628]
  40ccd8:	adrp	x9, 42f000 <PC+0x800>
  40ccdc:	adrp	x8, 42f000 <PC+0x800>
  40cce0:	str	wzr, [x9, #2636]
  40cce4:	adrp	x9, 433000 <PC+0x4800>
  40cce8:	str	wzr, [x8, #2608]
  40ccec:	adrp	x8, 42f000 <PC+0x800>
  40ccf0:	ldr	w9, [x9, #472]
  40ccf4:	str	wzr, [x8, #2616]
  40ccf8:	adrp	x8, 42f000 <PC+0x800>
  40ccfc:	str	wzr, [x8, #2624]
  40cd00:	adrp	x8, 42f000 <PC+0x800>
  40cd04:	str	wzr, [x8, #2632]
  40cd08:	adrp	x8, 42f000 <PC+0x800>
  40cd0c:	strb	wzr, [x8, #2640]
  40cd10:	adrp	x8, 42f000 <PC+0x800>
  40cd14:	cmp	w9, #0x0
  40cd18:	strb	wzr, [x8, #2648]
  40cd1c:	cset	w8, ne  // ne = any
  40cd20:	lsl	w8, w8, #1
  40cd24:	adrp	x9, 42f000 <PC+0x800>
  40cd28:	str	w8, [x9, #2652]
  40cd2c:	ret
  40cd30:	sub	sp, sp, #0x70
  40cd34:	str	x25, [sp, #48]
  40cd38:	adrp	x25, 433000 <PC+0x4800>
  40cd3c:	ldr	w8, [x25, #452]
  40cd40:	stp	x20, x19, [sp, #96]
  40cd44:	mov	x20, x0
  40cd48:	stp	x29, x30, [sp, #32]
  40cd4c:	cmp	w8, #0x2
  40cd50:	stp	x24, x23, [sp, #64]
  40cd54:	stp	x22, x21, [sp, #80]
  40cd58:	add	x29, sp, #0x20
  40cd5c:	b.ne	40cd70 <clear@@Base+0x9c9c>  // b.any
  40cd60:	mov	x0, x20
  40cd64:	bl	40eafc <clear@@Base+0xba28>
  40cd68:	mov	x19, x0
  40cd6c:	b	40cd74 <clear@@Base+0x9ca0>
  40cd70:	mov	x19, xzr
  40cd74:	adrp	x8, 433000 <PC+0x4800>
  40cd78:	ldr	w8, [x8, #472]
  40cd7c:	adrp	x21, 42f000 <PC+0x800>
  40cd80:	adrp	x24, 42f000 <PC+0x800>
  40cd84:	adrp	x23, 42f000 <PC+0x800>
  40cd88:	adrp	x22, 42f000 <PC+0x800>
  40cd8c:	cbz	w8, 40ce04 <clear@@Base+0x9d30>
  40cd90:	mov	x0, x20
  40cd94:	bl	40f798 <clear@@Base+0xc6c4>
  40cd98:	tst	w0, #0xff
  40cd9c:	mov	w8, #0x40                  	// #64
  40cda0:	b.ne	40cdcc <clear@@Base+0x9cf8>  // b.any
  40cda4:	adrp	x10, 42b000 <winch@@Base+0x169c0>
  40cda8:	adrp	x9, 42b000 <winch@@Base+0x169c0>
  40cdac:	ldr	x10, [x10, #624]
  40cdb0:	ldr	x9, [x9, #616]
  40cdb4:	mov	x11, #0xffffffffffffffff    	// #-1
  40cdb8:	mov	w0, #0x20                  	// #32
  40cdbc:	cmp	x10, x20
  40cdc0:	ccmp	x9, x20, #0x0, ge  // ge = tcont
  40cdc4:	ccmp	x9, x11, #0x4, le
  40cdc8:	csel	w8, wzr, w8, eq  // eq = none
  40cdcc:	ldrsw	x9, [x22, #2608]
  40cdd0:	ldr	x10, [x24, #2592]
  40cdd4:	add	x12, x9, #0x1
  40cdd8:	strb	w0, [x10, x9]
  40cddc:	ldr	x11, [x23, #2600]
  40cde0:	add	w13, w9, #0x2
  40cde4:	strb	w8, [x11, x9]
  40cde8:	ldr	w8, [x21, #2612]
  40cdec:	mov	w9, #0x20                  	// #32
  40cdf0:	str	w13, [x22, #2608]
  40cdf4:	strb	w9, [x10, x12]
  40cdf8:	add	w8, w8, #0x2
  40cdfc:	strb	wzr, [x11, x12]
  40ce00:	str	w8, [x21, #2612]
  40ce04:	ldr	w8, [x25, #452]
  40ce08:	cmp	w8, #0x2
  40ce0c:	b.ne	40ced4 <clear@@Base+0x9e00>  // b.any
  40ce10:	add	x1, sp, #0x8
  40ce14:	mov	x0, x19
  40ce18:	bl	411988 <clear@@Base+0xe8b4>
  40ce1c:	add	x0, sp, #0x8
  40ce20:	bl	401830 <strlen@plt>
  40ce24:	mov	w8, #0x7                   	// #7
  40ce28:	sub	w8, w8, w0
  40ce2c:	cmp	w0, #0x7
  40ce30:	csel	w8, w8, wzr, lt  // lt = tstop
  40ce34:	cmp	w8, #0x1
  40ce38:	b.lt	40ce84 <clear@@Base+0x9db0>  // b.tstop
  40ce3c:	ldrsw	x13, [x22, #2608]
  40ce40:	ldr	x12, [x24, #2592]
  40ce44:	ldr	x14, [x23, #2600]
  40ce48:	ldr	w10, [x21, #2612]
  40ce4c:	mov	x9, xzr
  40ce50:	and	x11, x13, #0xffffffff
  40ce54:	add	x12, x12, x13
  40ce58:	add	x13, x14, x13
  40ce5c:	mov	w14, #0x20                  	// #32
  40ce60:	strb	w14, [x12, x9]
  40ce64:	strb	wzr, [x13, x9]
  40ce68:	add	x9, x9, #0x1
  40ce6c:	cmp	w9, w8
  40ce70:	b.lt	40ce60 <clear@@Base+0x9d8c>  // b.tstop
  40ce74:	add	w11, w11, w9
  40ce78:	add	w9, w10, w9
  40ce7c:	str	w11, [x22, #2608]
  40ce80:	str	w9, [x21, #2612]
  40ce84:	cmp	w0, #0x0
  40ce88:	b.le	40cee4 <clear@@Base+0x9e10>
  40ce8c:	ldr	x9, [x24, #2592]
  40ce90:	ldr	x10, [x23, #2600]
  40ce94:	ldrsw	x14, [x22, #2608]
  40ce98:	ldr	w12, [x21, #2612]
  40ce9c:	and	x13, x0, #0xffffffff
  40cea0:	add	x15, sp, #0x8
  40cea4:	mov	w16, #0x2                   	// #2
  40cea8:	ldrb	w17, [x15], #1
  40ceac:	add	x11, x14, #0x1
  40ceb0:	subs	x13, x13, #0x1
  40ceb4:	strb	w17, [x9, x14]
  40ceb8:	strb	w16, [x10, x14]
  40cebc:	mov	x14, x11
  40cec0:	b.ne	40cea8 <clear@@Base+0x9dd4>  // b.any
  40cec4:	add	w12, w12, w0
  40cec8:	str	w11, [x22, #2608]
  40cecc:	str	w12, [x21, #2612]
  40ced0:	b	40cef4 <clear@@Base+0x9e20>
  40ced4:	adrp	x8, 42f000 <PC+0x800>
  40ced8:	ldr	w9, [x21, #2612]
  40cedc:	ldr	w8, [x8, #2652]
  40cee0:	b	40cf28 <clear@@Base+0x9e54>
  40cee4:	ldr	w11, [x22, #2608]
  40cee8:	ldr	x9, [x24, #2592]
  40ceec:	ldr	x10, [x23, #2600]
  40cef0:	ldr	w12, [x21, #2612]
  40cef4:	add	w13, w11, #0x1
  40cef8:	mov	w14, #0x20                  	// #32
  40cefc:	str	w13, [x22, #2608]
  40cf00:	strb	w14, [x9, w11, sxtw]
  40cf04:	strb	wzr, [x10, w11, sxtw]
  40cf08:	adrp	x10, 42f000 <PC+0x800>
  40cf0c:	ldr	w11, [x10, #2652]
  40cf10:	add	w8, w0, w8
  40cf14:	add	w9, w12, #0x1
  40cf18:	str	w9, [x21, #2612]
  40cf1c:	add	w8, w8, w11
  40cf20:	add	w8, w8, #0x1
  40cf24:	str	w8, [x10, #2652]
  40cf28:	cmp	w9, w8
  40cf2c:	b.ge	40cf68 <clear@@Base+0x9e94>  // b.tcont
  40cf30:	ldr	x11, [x24, #2592]
  40cf34:	ldrsw	x10, [x22, #2608]
  40cf38:	ldr	x12, [x23, #2600]
  40cf3c:	mov	w13, #0x20                  	// #32
  40cf40:	add	x11, x11, x10
  40cf44:	add	x12, x12, x10
  40cf48:	add	w9, w9, #0x1
  40cf4c:	strb	w13, [x11], #1
  40cf50:	strb	wzr, [x12], #1
  40cf54:	cmp	w9, w8
  40cf58:	add	w10, w10, #0x1
  40cf5c:	b.lt	40cf48 <clear@@Base+0x9e74>  // b.tstop
  40cf60:	str	w10, [x22, #2608]
  40cf64:	str	w9, [x21, #2612]
  40cf68:	ldp	x20, x19, [sp, #96]
  40cf6c:	ldp	x22, x21, [sp, #80]
  40cf70:	ldp	x24, x23, [sp, #64]
  40cf74:	ldr	x25, [sp, #48]
  40cf78:	ldp	x29, x30, [sp, #32]
  40cf7c:	add	sp, sp, #0x70
  40cf80:	ret
  40cf84:	adrp	x8, 42f000 <PC+0x800>
  40cf88:	ldr	w0, [x8, #2612]
  40cf8c:	b	40cf90 <clear@@Base+0x9ebc>
  40cf90:	sub	sp, sp, #0x80
  40cf94:	adrp	x14, 42f000 <PC+0x800>
  40cf98:	adrp	x8, 42f000 <PC+0x800>
  40cf9c:	stp	x28, x27, [sp, #48]
  40cfa0:	ldr	w9, [x14, #2612]
  40cfa4:	ldr	w27, [x8, #2652]
  40cfa8:	adrp	x8, 42f000 <PC+0x800>
  40cfac:	ldr	w28, [x8, #2608]
  40cfb0:	stp	x24, x23, [sp, #80]
  40cfb4:	sub	w8, w9, w27
  40cfb8:	cmp	w8, w0
  40cfbc:	csel	w8, w8, w0, lt  // lt = tstop
  40cfc0:	sub	w9, w28, w27
  40cfc4:	cmp	w8, w9
  40cfc8:	csel	w23, w9, w8, gt
  40cfcc:	mov	w24, wzr
  40cfd0:	stp	x29, x30, [sp, #32]
  40cfd4:	stp	x26, x25, [sp, #64]
  40cfd8:	stp	x22, x21, [sp, #96]
  40cfdc:	stp	x20, x19, [sp, #112]
  40cfe0:	add	x29, sp, #0x20
  40cfe4:	tbnz	w23, #31, 40d2f8 <clear@@Base+0xa224>
  40cfe8:	cmp	w28, w27
  40cfec:	b.le	40d2f8 <clear@@Base+0xa224>
  40cff0:	mov	x20, xzr
  40cff4:	mov	w24, wzr
  40cff8:	mov	w25, w27
  40cffc:	stur	w23, [x29, #-4]
  40d000:	sxtw	x8, w25
  40d004:	str	x8, [sp, #8]
  40d008:	sub	x8, x8, #0x1
  40d00c:	str	x8, [sp, #16]
  40d010:	adrp	x8, 42f000 <PC+0x800>
  40d014:	ldr	x19, [x8, #2592]
  40d018:	adrp	x8, 433000 <PC+0x4800>
  40d01c:	ldr	w8, [x8, #544]
  40d020:	sxtw	x22, w27
  40d024:	ldrb	w0, [x19, w27, sxtw]
  40d028:	cmp	w8, #0x2
  40d02c:	sxtb	w8, w0
  40d030:	b.ne	40d040 <clear@@Base+0x9f6c>  // b.any
  40d034:	orr	w9, w0, #0x80
  40d038:	cmp	w9, #0x9b
  40d03c:	b.eq	40d270 <clear@@Base+0xa19c>  // b.none
  40d040:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  40d044:	ldr	w9, [x9, #3496]
  40d048:	tbz	w8, #31, 40d0a8 <clear@@Base+0x9fd4>
  40d04c:	cbz	w9, 40d0a8 <clear@@Base+0x9fd4>
  40d050:	mov	w0, w8
  40d054:	bl	404c00 <clear@@Base+0x1b2c>
  40d058:	adrp	x8, 42f000 <PC+0x800>
  40d05c:	ldr	w28, [x8, #2608]
  40d060:	add	w26, w0, w27
  40d064:	cmp	w26, w28
  40d068:	b.gt	40d310 <clear@@Base+0xa23c>
  40d06c:	adrp	x8, 42f000 <PC+0x800>
  40d070:	ldr	x8, [x8, #2592]
  40d074:	mov	w21, w0
  40d078:	add	x0, x8, x22
  40d07c:	bl	404d78 <clear@@Base+0x1ca4>
  40d080:	mov	x19, x0
  40d084:	bl	404f5c <clear@@Base+0x1e88>
  40d088:	cbnz	w0, 40d09c <clear@@Base+0x9fc8>
  40d08c:	mov	x0, x20
  40d090:	mov	x1, x19
  40d094:	bl	405048 <clear@@Base+0x1f74>
  40d098:	cbz	w0, 40d20c <clear@@Base+0xa138>
  40d09c:	mov	w28, wzr
  40d0a0:	sub	w23, w23, w24
  40d0a4:	b	40d0ec <clear@@Base+0xa018>
  40d0a8:	cmp	w8, #0x8
  40d0ac:	b.ne	40d0cc <clear@@Base+0x9ff8>  // b.any
  40d0b0:	cbz	w9, 40d0dc <clear@@Base+0xa008>
  40d0b4:	mov	x0, x20
  40d0b8:	bl	40503c <clear@@Base+0x1f68>
  40d0bc:	cmp	w0, #0x0
  40d0c0:	mov	w8, #0xfffffffe            	// #-2
  40d0c4:	cinc	w28, w8, eq  // eq = none
  40d0c8:	b	40d0e0 <clear@@Base+0xa00c>
  40d0cc:	bl	404918 <clear@@Base+0x1844>
  40d0d0:	cmp	w0, #0x0
  40d0d4:	cset	w28, eq  // eq = none
  40d0d8:	b	40d0e0 <clear@@Base+0xa00c>
  40d0dc:	mov	w28, #0xffffffff            	// #-1
  40d0e0:	mov	x19, xzr
  40d0e4:	sub	w23, w23, w24
  40d0e8:	mov	w21, #0x1                   	// #1
  40d0ec:	cmp	w25, #0x1
  40d0f0:	b.lt	40d108 <clear@@Base+0xa034>  // b.tstop
  40d0f4:	adrp	x10, 42f000 <PC+0x800>
  40d0f8:	ldr	x8, [x10, #2600]
  40d0fc:	ldr	x9, [sp, #16]
  40d100:	ldrb	w20, [x8, x9]
  40d104:	b	40d110 <clear@@Base+0xa03c>
  40d108:	mov	w20, wzr
  40d10c:	adrp	x10, 42f000 <PC+0x800>
  40d110:	adrp	x8, 42f000 <PC+0x800>
  40d114:	ldr	w9, [x8, #2608]
  40d118:	ldr	x8, [x10, #2600]
  40d11c:	add	x26, x22, w21, sxtw
  40d120:	mov	w21, w20
  40d124:	cmp	w26, w9
  40d128:	b.ge	40d130 <clear@@Base+0xa05c>  // b.tcont
  40d12c:	ldrb	w21, [x8, x26]
  40d130:	ldrb	w0, [x8, x22]
  40d134:	mov	w1, w20
  40d138:	bl	4033b8 <clear@@Base+0x2e4>
  40d13c:	cbnz	w0, 40d160 <clear@@Base+0xa08c>
  40d140:	stur	w23, [x29, #-8]
  40d144:	adrp	x23, 42f000 <PC+0x800>
  40d148:	ldr	x8, [x23, #2600]
  40d14c:	mov	w1, w21
  40d150:	ldrb	w0, [x8, x22]
  40d154:	bl	4033b8 <clear@@Base+0x2e4>
  40d158:	cbz	w0, 40d198 <clear@@Base+0xa0c4>
  40d15c:	ldur	w23, [x29, #-8]
  40d160:	cmp	w23, w28
  40d164:	b.lt	40d300 <clear@@Base+0xa22c>  // b.tstop
  40d168:	adrp	x9, 42f000 <PC+0x800>
  40d16c:	ldur	w23, [x29, #-4]
  40d170:	add	w8, w28, w24
  40d174:	ldr	w28, [x9, #2608]
  40d178:	bic	w24, w8, w8, asr #31
  40d17c:	cmp	w23, w24
  40d180:	b.lt	40d30c <clear@@Base+0xa238>  // b.tstop
  40d184:	cmp	w26, w28
  40d188:	mov	x20, x19
  40d18c:	mov	w27, w26
  40d190:	b.lt	40d010 <clear@@Base+0x9f3c>  // b.tstop
  40d194:	b	40d30c <clear@@Base+0xa238>
  40d198:	ldr	x8, [x23, #2600]
  40d19c:	ldrb	w0, [x8, x22]
  40d1a0:	bl	40e3c8 <clear@@Base+0xb2f4>
  40d1a4:	adrp	x8, 42f000 <PC+0x800>
  40d1a8:	ldr	w8, [x8, #2608]
  40d1ac:	add	w28, w0, w28
  40d1b0:	cmp	w26, w8
  40d1b4:	b.ge	40d1cc <clear@@Base+0xa0f8>  // b.tcont
  40d1b8:	adrp	x8, 42f000 <PC+0x800>
  40d1bc:	ldr	x8, [x8, #2600]
  40d1c0:	ldrb	w0, [x8, x22]
  40d1c4:	bl	40e428 <clear@@Base+0xb354>
  40d1c8:	add	w28, w0, w28
  40d1cc:	mov	w0, w20
  40d1d0:	mov	w1, w21
  40d1d4:	bl	4033b8 <clear@@Base+0x2e4>
  40d1d8:	ldur	w23, [x29, #-8]
  40d1dc:	cbz	w0, 40d160 <clear@@Base+0xa08c>
  40d1e0:	mov	w0, w20
  40d1e4:	bl	40e428 <clear@@Base+0xb354>
  40d1e8:	adrp	x8, 42f000 <PC+0x800>
  40d1ec:	ldr	w8, [x8, #2608]
  40d1f0:	add	w28, w0, w28
  40d1f4:	cmp	w26, w8
  40d1f8:	b.ge	40d160 <clear@@Base+0xa08c>  // b.tcont
  40d1fc:	mov	w0, w21
  40d200:	bl	40e3c8 <clear@@Base+0xb2f4>
  40d204:	add	w28, w0, w28
  40d208:	b	40d160 <clear@@Base+0xa08c>
  40d20c:	mov	x0, x19
  40d210:	bl	40503c <clear@@Base+0x1f68>
  40d214:	cmp	w0, #0x0
  40d218:	sub	w23, w23, w24
  40d21c:	mov	w8, #0x1                   	// #1
  40d220:	cinc	w28, w8, ne  // ne = any
  40d224:	cmp	w23, #0x1
  40d228:	b.ne	40d0ec <clear@@Base+0xa018>  // b.any
  40d22c:	cbz	w0, 40d0ec <clear@@Base+0xa018>
  40d230:	adrp	x8, 42f000 <PC+0x800>
  40d234:	ldr	x8, [x8, #2600]
  40d238:	ldr	x10, [sp, #8]
  40d23c:	add	w25, w25, #0x1
  40d240:	add	w24, w24, #0x1
  40d244:	ldrb	w9, [x8, x22]
  40d248:	mov	w27, w26
  40d24c:	mov	w20, #0x20                  	// #32
  40d250:	strb	w9, [x8, x10]
  40d254:	adrp	x8, 42f000 <PC+0x800>
  40d258:	ldr	x8, [x8, #2592]
  40d25c:	mov	w9, #0x20                  	// #32
  40d260:	strb	w9, [x8, x10]
  40d264:	adrp	x8, 42f000 <PC+0x800>
  40d268:	ldr	w28, [x8, #2608]
  40d26c:	b	40d2dc <clear@@Base+0xa208>
  40d270:	ldr	x11, [sp, #8]
  40d274:	add	w10, w25, #0x1
  40d278:	sxtw	x25, w10
  40d27c:	strb	w8, [x19, x11]
  40d280:	adrp	x8, 42f000 <PC+0x800>
  40d284:	ldr	x21, [x8, #2600]
  40d288:	add	w8, w27, #0x1
  40d28c:	sxtw	x27, w8
  40d290:	ldrb	w9, [x21, x22]
  40d294:	sxtw	x22, w28
  40d298:	strb	w9, [x21, x11]
  40d29c:	cmp	x27, x22
  40d2a0:	b.ge	40d2dc <clear@@Base+0xa208>  // b.tcont
  40d2a4:	ldrb	w8, [x19, x27]
  40d2a8:	cbz	w8, 40d2dc <clear@@Base+0xa208>
  40d2ac:	strb	w8, [x19, x25]
  40d2b0:	ldrb	w8, [x21, x27]
  40d2b4:	add	x26, x25, #0x1
  40d2b8:	add	x23, x27, #0x1
  40d2bc:	strb	w8, [x21, x25]
  40d2c0:	ldrb	w0, [x19, x27]
  40d2c4:	bl	40d3d8 <clear@@Base+0xa304>
  40d2c8:	mov	x27, x23
  40d2cc:	mov	x25, x26
  40d2d0:	cbnz	w0, 40d29c <clear@@Base+0xa1c8>
  40d2d4:	mov	w25, w26
  40d2d8:	mov	w27, w23
  40d2dc:	ldur	w23, [x29, #-4]
  40d2e0:	adrp	x14, 42f000 <PC+0x800>
  40d2e4:	cmp	w23, w24
  40d2e8:	b.lt	40d314 <clear@@Base+0xa240>  // b.tstop
  40d2ec:	cmp	w27, w28
  40d2f0:	b.lt	40d000 <clear@@Base+0x9f2c>  // b.tstop
  40d2f4:	b	40d314 <clear@@Base+0xa240>
  40d2f8:	mov	w25, w27
  40d2fc:	b	40d314 <clear@@Base+0xa240>
  40d300:	adrp	x8, 42f000 <PC+0x800>
  40d304:	ldr	w28, [x8, #2608]
  40d308:	b	40d310 <clear@@Base+0xa23c>
  40d30c:	mov	w27, w26
  40d310:	adrp	x14, 42f000 <PC+0x800>
  40d314:	cmp	w27, w28
  40d318:	b.ge	40d35c <clear@@Base+0xa288>  // b.tcont
  40d31c:	adrp	x8, 42f000 <PC+0x800>
  40d320:	adrp	x9, 42f000 <PC+0x800>
  40d324:	ldr	x8, [x8, #2592]
  40d328:	ldr	x9, [x9, #2600]
  40d32c:	sxtw	x12, w27
  40d330:	sxtw	x10, w28
  40d334:	sxtw	x11, w25
  40d338:	ldrb	w13, [x8, x12]
  40d33c:	add	x25, x11, #0x1
  40d340:	strb	w13, [x8, x11]
  40d344:	ldrb	w13, [x9, x12]
  40d348:	add	x12, x12, #0x1
  40d34c:	cmp	x12, x10
  40d350:	strb	w13, [x9, x11]
  40d354:	mov	x11, x25
  40d358:	b.lt	40d338 <clear@@Base+0xa264>  // b.tstop
  40d35c:	ldr	w8, [x14, #2612]
  40d360:	adrp	x9, 42f000 <PC+0x800>
  40d364:	ldr	w10, [x9, #2624]
  40d368:	adrp	x11, 42f000 <PC+0x800>
  40d36c:	sub	w8, w8, w24
  40d370:	str	w25, [x11, #2608]
  40d374:	str	w8, [x14, #2612]
  40d378:	add	w8, w10, w24
  40d37c:	ldp	x20, x19, [sp, #112]
  40d380:	ldp	x22, x21, [sp, #96]
  40d384:	ldp	x24, x23, [sp, #80]
  40d388:	ldp	x26, x25, [sp, #64]
  40d38c:	ldp	x28, x27, [sp, #48]
  40d390:	ldp	x29, x30, [sp, #32]
  40d394:	str	w8, [x9, #2624]
  40d398:	add	sp, sp, #0x80
  40d39c:	ret
  40d3a0:	cmp	x0, #0x7f
  40d3a4:	b.ls	40d3b0 <clear@@Base+0xa2dc>  // b.plast
  40d3a8:	mov	w0, wzr
  40d3ac:	ret
  40d3b0:	stp	x29, x30, [sp, #-16]!
  40d3b4:	adrp	x8, 42f000 <PC+0x800>
  40d3b8:	mov	x1, x0
  40d3bc:	ldr	x0, [x8, #2576]
  40d3c0:	mov	x29, sp
  40d3c4:	bl	401b30 <strchr@plt>
  40d3c8:	cmp	x0, #0x0
  40d3cc:	cset	w0, ne  // ne = any
  40d3d0:	ldp	x29, x30, [sp], #16
  40d3d4:	ret
  40d3d8:	stp	x29, x30, [sp, #-32]!
  40d3dc:	cmp	x0, #0x7f
  40d3e0:	str	x19, [sp, #16]
  40d3e4:	mov	x29, sp
  40d3e8:	b.hi	40d404 <clear@@Base+0xa330>  // b.pmore
  40d3ec:	adrp	x8, 42f000 <PC+0x800>
  40d3f0:	mov	x19, x0
  40d3f4:	ldr	x0, [x8, #2576]
  40d3f8:	mov	w1, w19
  40d3fc:	bl	401b30 <strchr@plt>
  40d400:	cbz	x0, 40d40c <clear@@Base+0xa338>
  40d404:	mov	w0, wzr
  40d408:	b	40d424 <clear@@Base+0xa350>
  40d40c:	adrp	x8, 42f000 <PC+0x800>
  40d410:	ldr	x0, [x8, #2584]
  40d414:	mov	w1, w19
  40d418:	bl	401b30 <strchr@plt>
  40d41c:	cmp	x0, #0x0
  40d420:	cset	w0, ne  // ne = any
  40d424:	ldr	x19, [sp, #16]
  40d428:	ldp	x29, x30, [sp], #32
  40d42c:	ret
  40d430:	stp	x29, x30, [sp, #-32]!
  40d434:	stp	x20, x19, [sp, #16]
  40d438:	mov	x19, x1
  40d43c:	mov	x20, x0
  40d440:	mov	x29, sp
  40d444:	mov	w1, #0x1                   	// #1
  40d448:	mov	x0, x20
  40d44c:	mov	x2, x19
  40d450:	bl	404e98 <clear@@Base+0x1dc4>
  40d454:	ldr	x8, [x20]
  40d458:	cmp	x8, x19
  40d45c:	b.cs	40d468 <clear@@Base+0xa394>  // b.hs, b.nlast
  40d460:	bl	40d3d8 <clear@@Base+0xa304>
  40d464:	cbnz	w0, 40d444 <clear@@Base+0xa370>
  40d468:	ldp	x20, x19, [sp, #16]
  40d46c:	ldp	x29, x30, [sp], #32
  40d470:	ret
  40d474:	stp	x29, x30, [sp, #-80]!
  40d478:	stp	x22, x21, [sp, #48]
  40d47c:	adrp	x21, 42f000 <PC+0x800>
  40d480:	ldrb	w9, [x21, #2648]
  40d484:	mov	w8, #0xd                   	// #13
  40d488:	stp	x20, x19, [sp, #64]
  40d48c:	mov	x19, x1
  40d490:	cmp	w9, #0x0
  40d494:	csel	x8, x8, xzr, ne  // ne = any
  40d498:	cmp	w9, #0x1
  40d49c:	mov	w20, w0
  40d4a0:	str	x25, [sp, #16]
  40d4a4:	stp	x24, x23, [sp, #32]
  40d4a8:	mov	x29, sp
  40d4ac:	b.ne	40d4f0 <clear@@Base+0xa41c>  // b.any
  40d4b0:	and	w10, w20, #0xff
  40d4b4:	cmp	w10, #0xd
  40d4b8:	cset	w10, eq  // eq = none
  40d4bc:	and	w9, w10, w9
  40d4c0:	tbz	w9, #0, 40d4cc <clear@@Base+0xa3f8>
  40d4c4:	mov	w0, wzr
  40d4c8:	b	40d68c <clear@@Base+0xa5b8>
  40d4cc:	adrp	x9, 42f000 <PC+0x800>
  40d4d0:	ldr	x2, [x9, #2656]
  40d4d4:	mov	x0, x8
  40d4d8:	mov	x1, xzr
  40d4dc:	bl	40d704 <clear@@Base+0xa630>
  40d4e0:	cbz	w0, 40d4ec <clear@@Base+0xa418>
  40d4e4:	mov	w0, #0x1                   	// #1
  40d4e8:	b	40d68c <clear@@Base+0xa5b8>
  40d4ec:	strb	wzr, [x21, #2648]
  40d4f0:	and	w25, w20, #0xff
  40d4f4:	cmp	w25, #0xd
  40d4f8:	b.ne	40d554 <clear@@Base+0xa480>  // b.any
  40d4fc:	adrp	x8, 433000 <PC+0x4800>
  40d500:	ldr	w8, [x8, #540]
  40d504:	cbnz	w8, 40d554 <clear@@Base+0xa480>
  40d508:	adrp	x20, 42f000 <PC+0x800>
  40d50c:	ldr	w8, [x20, #2636]
  40d510:	cmp	w8, #0x1
  40d514:	b.lt	40d53c <clear@@Base+0xa468>  // b.tstop
  40d518:	adrp	x8, 42f000 <PC+0x800>
  40d51c:	ldr	x0, [x8, #2664]
  40d520:	bl	40dc08 <clear@@Base+0xab34>
  40d524:	mov	w8, w0
  40d528:	add	w0, w0, #0x1
  40d52c:	adrp	x9, 42f000 <PC+0x800>
  40d530:	str	w0, [x9, #2672]
  40d534:	str	wzr, [x20, #2636]
  40d538:	cbnz	w8, 40d68c <clear@@Base+0xa5b8>
  40d53c:	mov	w8, #0x1                   	// #1
  40d540:	adrp	x9, 42f000 <PC+0x800>
  40d544:	mov	w0, wzr
  40d548:	strb	w8, [x21, #2648]
  40d54c:	str	x19, [x9, #2656]
  40d550:	b	40d68c <clear@@Base+0xa5b8>
  40d554:	adrp	x22, 42e000 <winch@@Base+0x199c0>
  40d558:	ldr	w8, [x22, #3496]
  40d55c:	adrp	x23, 42f000 <PC+0x800>
  40d560:	cbz	w8, 40d608 <clear@@Base+0xa534>
  40d564:	adrp	x24, 42f000 <PC+0x800>
  40d568:	ldr	w8, [x24, #2636]
  40d56c:	cbz	w8, 40d5f4 <clear@@Base+0xa520>
  40d570:	and	w9, w25, #0xc0
  40d574:	cmp	w9, #0x80
  40d578:	b.ne	40d5d4 <clear@@Base+0xa500>  // b.any
  40d57c:	ldrsw	x9, [x23, #2672]
  40d580:	adrp	x10, 42f000 <PC+0x800>
  40d584:	add	x10, x10, #0xa74
  40d588:	add	w1, w9, #0x1
  40d58c:	cmp	w1, w8
  40d590:	str	w1, [x23, #2672]
  40d594:	strb	w20, [x10, x9]
  40d598:	b.lt	40d4c4 <clear@@Base+0xa3f0>  // b.tstop
  40d59c:	adrp	x0, 42f000 <PC+0x800>
  40d5a0:	add	x0, x0, #0xa74
  40d5a4:	bl	404c74 <clear@@Base+0x1ba0>
  40d5a8:	cbz	w0, 40d6e8 <clear@@Base+0xa614>
  40d5ac:	adrp	x19, 42f000 <PC+0x800>
  40d5b0:	add	x19, x19, #0xa74
  40d5b4:	mov	x0, x19
  40d5b8:	bl	404d78 <clear@@Base+0x1ca4>
  40d5bc:	adrp	x8, 42f000 <PC+0x800>
  40d5c0:	ldr	x2, [x8, #2664]
  40d5c4:	mov	x1, x19
  40d5c8:	bl	40d704 <clear@@Base+0xa630>
  40d5cc:	mov	w21, w0
  40d5d0:	b	40d6fc <clear@@Base+0xa628>
  40d5d4:	adrp	x8, 42f000 <PC+0x800>
  40d5d8:	ldr	x0, [x8, #2664]
  40d5dc:	bl	40dc08 <clear@@Base+0xab34>
  40d5e0:	mov	w21, w0
  40d5e4:	add	w8, w0, #0x1
  40d5e8:	str	w8, [x23, #2672]
  40d5ec:	str	wzr, [x24, #2636]
  40d5f0:	cbnz	w0, 40d61c <clear@@Base+0xa548>
  40d5f4:	mov	w8, #0x1                   	// #1
  40d5f8:	adrp	x9, 42f000 <PC+0x800>
  40d5fc:	str	w8, [x23, #2672]
  40d600:	strb	w20, [x9, #2676]
  40d604:	tbnz	w25, #7, 40d6a4 <clear@@Base+0xa5d0>
  40d608:	and	x0, x20, #0xff
  40d60c:	mov	x1, xzr
  40d610:	mov	x2, x19
  40d614:	bl	40d704 <clear@@Base+0xa630>
  40d618:	mov	w21, w0
  40d61c:	adrp	x8, 42f000 <PC+0x800>
  40d620:	adrp	x9, 433000 <PC+0x4800>
  40d624:	ldr	w8, [x8, #2624]
  40d628:	ldr	w10, [x9, #432]
  40d62c:	cmp	w8, w10
  40d630:	b.ge	40d674 <clear@@Base+0xa5a0>  // b.tcont
  40d634:	adrp	x10, 433000 <PC+0x4800>
  40d638:	ldr	w10, [x10, #340]
  40d63c:	adrp	x11, 42f000 <PC+0x800>
  40d640:	ldr	w11, [x11, #2612]
  40d644:	cmp	w10, #0x0
  40d648:	cinc	w10, w10, lt  // lt = tstop
  40d64c:	cmp	w11, w10, asr #1
  40d650:	b.le	40d674 <clear@@Base+0xa5a0>
  40d654:	adrp	x10, 42f000 <PC+0x800>
  40d658:	adrp	x11, 42f000 <PC+0x800>
  40d65c:	ldr	x10, [x10, #2592]
  40d660:	ldrsw	x11, [x11, #2608]
  40d664:	strb	wzr, [x10, x11]
  40d668:	ldr	w9, [x9, #432]
  40d66c:	sub	w0, w9, w8
  40d670:	bl	40cf90 <clear@@Base+0x9ebc>
  40d674:	ldr	w8, [x22, #3496]
  40d678:	ldr	w9, [x23, #2672]
  40d67c:	cmp	w8, #0x0
  40d680:	csinc	w8, w9, wzr, ne  // ne = any
  40d684:	cmp	w21, #0x0
  40d688:	csel	w0, wzr, w8, eq  // eq = none
  40d68c:	ldp	x20, x19, [sp, #64]
  40d690:	ldp	x22, x21, [sp, #48]
  40d694:	ldp	x24, x23, [sp, #32]
  40d698:	ldr	x25, [sp, #16]
  40d69c:	ldp	x29, x30, [sp], #80
  40d6a0:	ret
  40d6a4:	mvn	w8, w25
  40d6a8:	tst	w8, #0xc0
  40d6ac:	b.ne	40d6dc <clear@@Base+0xa608>  // b.any
  40d6b0:	and	w8, w25, #0xfe
  40d6b4:	cmp	w8, #0xfe
  40d6b8:	b.eq	40d6dc <clear@@Base+0xa608>  // b.none
  40d6bc:	mov	w0, w20
  40d6c0:	bl	404c00 <clear@@Base+0x1b2c>
  40d6c4:	mov	w8, w0
  40d6c8:	str	w8, [x24, #2636]
  40d6cc:	adrp	x8, 42f000 <PC+0x800>
  40d6d0:	mov	w0, wzr
  40d6d4:	str	x19, [x8, #2664]
  40d6d8:	b	40d68c <clear@@Base+0xa5b8>
  40d6dc:	mov	x0, x19
  40d6e0:	bl	40dc08 <clear@@Base+0xab34>
  40d6e4:	b	40d618 <clear@@Base+0xa544>
  40d6e8:	adrp	x8, 42f000 <PC+0x800>
  40d6ec:	ldr	x0, [x8, #2664]
  40d6f0:	bl	40dc08 <clear@@Base+0xab34>
  40d6f4:	mov	w21, w0
  40d6f8:	str	w0, [x23, #2672]
  40d6fc:	str	wzr, [x24, #2636]
  40d700:	b	40d61c <clear@@Base+0xa548>
  40d704:	stp	x29, x30, [sp, #-80]!
  40d708:	stp	x20, x19, [sp, #64]
  40d70c:	mov	x19, x2
  40d710:	cmp	x0, #0x8
  40d714:	mov	x20, x1
  40d718:	str	x25, [sp, #16]
  40d71c:	stp	x24, x23, [sp, #32]
  40d720:	stp	x22, x21, [sp, #48]
  40d724:	mov	x29, sp
  40d728:	b.ne	40d744 <clear@@Base+0xa670>  // b.any
  40d72c:	adrp	x8, 433000 <PC+0x4800>
  40d730:	ldr	w8, [x8, #540]
  40d734:	cmp	w8, #0x2
  40d738:	b.ne	40d790 <clear@@Base+0xa6bc>  // b.any
  40d73c:	mov	w21, #0x8                   	// #8
  40d740:	b	40dabc <clear@@Base+0xa9e8>
  40d744:	adrp	x24, 42f000 <PC+0x800>
  40d748:	ldr	w8, [x24, #2628]
  40d74c:	mov	x21, x0
  40d750:	adrp	x23, 42e000 <winch@@Base+0x199c0>
  40d754:	cmp	w8, #0x1
  40d758:	b.lt	40d7d8 <clear@@Base+0xa704>  // b.tstop
  40d75c:	ldr	w9, [x23, #3496]
  40d760:	adrp	x22, 42f000 <PC+0x800>
  40d764:	adrp	x25, 42f000 <PC+0x800>
  40d768:	ldr	x10, [x22, #2592]
  40d76c:	ldrsw	x8, [x25, #2608]
  40d770:	cmp	w9, #0x0
  40d774:	csetm	w11, ne  // ne = any
  40d778:	str	w11, [x24, #2628]
  40d77c:	add	x0, x10, x8
  40d780:	cbz	w9, 40d7e4 <clear@@Base+0xa710>
  40d784:	bl	404d78 <clear@@Base+0x1ca4>
  40d788:	ldrsw	x8, [x25, #2608]
  40d78c:	b	40d7e8 <clear@@Base+0xa714>
  40d790:	adrp	x21, 42f000 <PC+0x800>
  40d794:	adrp	x22, 42f000 <PC+0x800>
  40d798:	ldrsw	x9, [x21, #2608]
  40d79c:	ldr	w10, [x22, #2652]
  40d7a0:	cmp	w9, w10
  40d7a4:	b.le	40d7d0 <clear@@Base+0xa6fc>
  40d7a8:	adrp	x23, 42f000 <PC+0x800>
  40d7ac:	ldr	w11, [x23, #2612]
  40d7b0:	cmp	w11, w10
  40d7b4:	b.le	40d7d0 <clear@@Base+0xa6fc>
  40d7b8:	adrp	x24, 42f000 <PC+0x800>
  40d7bc:	ldr	x11, [x24, #2600]
  40d7c0:	add	x11, x9, x11
  40d7c4:	ldurb	w11, [x11, #-1]
  40d7c8:	tst	w11, #0x30
  40d7cc:	b.eq	40d9bc <clear@@Base+0xa8e8>  // b.none
  40d7d0:	mov	w0, #0x8                   	// #8
  40d7d4:	b	40daf0 <clear@@Base+0xaa1c>
  40d7d8:	tbnz	w8, #31, 40d848 <clear@@Base+0xa774>
  40d7dc:	mov	w22, wzr
  40d7e0:	b	40d880 <clear@@Base+0xa7ac>
  40d7e4:	ldrb	w0, [x0]
  40d7e8:	adrp	x9, 42f000 <PC+0x800>
  40d7ec:	ldr	x9, [x9, #2600]
  40d7f0:	cmp	x0, x21
  40d7f4:	ldrb	w9, [x9, x8]
  40d7f8:	b.ne	40d814 <clear@@Base+0xa740>  // b.any
  40d7fc:	cmp	x21, #0x5f
  40d800:	b.ne	40d830 <clear@@Base+0xa75c>  // b.any
  40d804:	tst	w9, #0x3
  40d808:	b.eq	40d9d8 <clear@@Base+0xa904>  // b.none
  40d80c:	orr	w22, w9, #0x3
  40d810:	b	40daac <clear@@Base+0xa9d8>
  40d814:	cmp	x21, #0x5f
  40d818:	b.ne	40d838 <clear@@Base+0xa764>  // b.any
  40d81c:	ldr	x10, [x22, #2592]
  40d820:	orr	w22, w9, #0x1
  40d824:	mov	x21, x0
  40d828:	add	x20, x10, x8
  40d82c:	b	40d880 <clear@@Base+0xa7ac>
  40d830:	orr	w22, w9, #0x2
  40d834:	b	40d880 <clear@@Base+0xa7ac>
  40d838:	cmp	x0, #0x5f
  40d83c:	cset	w8, eq  // eq = none
  40d840:	orr	w22, w9, w8
  40d844:	b	40d880 <clear@@Base+0xa7ac>
  40d848:	mov	x0, x21
  40d84c:	bl	404f5c <clear@@Base+0x1e88>
  40d850:	cbnz	w0, 40d878 <clear@@Base+0xa7a4>
  40d854:	adrp	x8, 42f000 <PC+0x800>
  40d858:	adrp	x9, 42f000 <PC+0x800>
  40d85c:	ldr	x8, [x8, #2592]
  40d860:	ldrsw	x9, [x9, #2608]
  40d864:	add	x0, x8, x9
  40d868:	bl	404d78 <clear@@Base+0x1ca4>
  40d86c:	mov	x1, x21
  40d870:	bl	405048 <clear@@Base+0x1f74>
  40d874:	cbz	w0, 40dbd4 <clear@@Base+0xab00>
  40d878:	adrp	x8, 42f000 <PC+0x800>
  40d87c:	ldr	w22, [x8, #2632]
  40d880:	cmp	x21, #0x9
  40d884:	b.ne	40d90c <clear@@Base+0xa838>  // b.any
  40d888:	adrp	x8, 433000 <PC+0x4800>
  40d88c:	ldr	w8, [x8, #540]
  40d890:	cmp	w8, #0x2
  40d894:	b.cs	40d924 <clear@@Base+0xa850>  // b.hs, b.nlast
  40d898:	adrp	x11, 42d000 <winch@@Base+0x189c0>
  40d89c:	ldr	w12, [x11, #2112]
  40d8a0:	adrp	x8, 42f000 <PC+0x800>
  40d8a4:	adrp	x9, 42f000 <PC+0x800>
  40d8a8:	adrp	x10, 42f000 <PC+0x800>
  40d8ac:	ldr	w21, [x8, #2612]
  40d8b0:	ldr	w8, [x9, #2624]
  40d8b4:	adrp	x9, 42f000 <PC+0x800>
  40d8b8:	ldr	w13, [x10, #2652]
  40d8bc:	sub	w10, w12, #0x1
  40d8c0:	add	x9, x9, #0x80c
  40d8c4:	ldr	w11, [x9, w10, sxtw #2]
  40d8c8:	add	w8, w8, w21
  40d8cc:	subs	w10, w12, #0x2
  40d8d0:	sub	w8, w8, w13
  40d8d4:	b.lt	40d930 <clear@@Base+0xa85c>  // b.tstop
  40d8d8:	cmp	w8, w11
  40d8dc:	b.ge	40d930 <clear@@Base+0xa85c>  // b.tcont
  40d8e0:	ldr	w11, [x9, w10, uxtw #2]
  40d8e4:	cmp	w8, w11
  40d8e8:	b.ge	40d8fc <clear@@Base+0xa828>  // b.tcont
  40d8ec:	cmp	w10, #0x0
  40d8f0:	sub	w10, w10, #0x1
  40d8f4:	b.gt	40d8e0 <clear@@Base+0xa80c>
  40d8f8:	mov	w10, #0xffffffff            	// #-1
  40d8fc:	add	x9, x9, w10, sxtw #2
  40d900:	ldr	w9, [x9, #4]
  40d904:	sub	w23, w9, w8
  40d908:	b	40d94c <clear@@Base+0xa878>
  40d90c:	cmp	x21, #0x80
  40d910:	b.cc	40dab0 <clear@@Base+0xa9dc>  // b.lo, b.ul, b.last
  40d914:	ldr	w8, [x23, #3496]
  40d918:	cbz	w8, 40dab0 <clear@@Base+0xa9dc>
  40d91c:	cbnz	w8, 40db08 <clear@@Base+0xaa34>
  40d920:	b	40dbb4 <clear@@Base+0xaae0>
  40d924:	b.ne	40dbec <clear@@Base+0xab18>  // b.any
  40d928:	mov	w21, #0x9                   	// #9
  40d92c:	b	40dabc <clear@@Base+0xa9e8>
  40d930:	adrp	x9, 42d000 <winch@@Base+0x189c0>
  40d934:	ldr	w9, [x9, #2116]
  40d938:	sub	w8, w8, w11
  40d93c:	sdiv	w10, w8, w9
  40d940:	neg	w8, w8
  40d944:	madd	w8, w10, w9, w8
  40d948:	add	w23, w9, w8
  40d94c:	mov	w0, #0x20                  	// #32
  40d950:	mov	w1, w22
  40d954:	mov	x2, xzr
  40d958:	bl	40e548 <clear@@Base+0xb474>
  40d95c:	mov	w20, w0
  40d960:	mov	w0, w22
  40d964:	bl	40e428 <clear@@Base+0xb354>
  40d968:	adrp	x9, 433000 <PC+0x4800>
  40d96c:	add	w8, w21, w23
  40d970:	ldr	w9, [x9, #340]
  40d974:	add	w8, w8, w20
  40d978:	add	w8, w8, w0
  40d97c:	sub	w8, w8, #0x1
  40d980:	cmp	w8, w9
  40d984:	b.gt	40dbcc <clear@@Base+0xaaf8>
  40d988:	adrp	x20, 416000 <winch@@Base+0x19c0>
  40d98c:	add	w21, w23, #0x1
  40d990:	add	x20, x20, #0x27
  40d994:	mov	w0, #0x20                  	// #32
  40d998:	mov	w1, w22
  40d99c:	mov	x2, x20
  40d9a0:	mov	x3, x19
  40d9a4:	bl	40e678 <clear@@Base+0xb5a4>
  40d9a8:	cbnz	w0, 40dbcc <clear@@Base+0xaaf8>
  40d9ac:	sub	w21, w21, #0x1
  40d9b0:	cmp	w21, #0x1
  40d9b4:	b.gt	40d994 <clear@@Base+0xa8c0>
  40d9b8:	b	40dbec <clear@@Base+0xab18>
  40d9bc:	cbz	w8, 40d9ec <clear@@Base+0xa918>
  40d9c0:	cmp	w8, #0x1
  40d9c4:	b.ne	40dbec <clear@@Base+0xab18>  // b.any
  40d9c8:	mov	w0, #0x8                   	// #8
  40d9cc:	mov	w1, wzr
  40d9d0:	mov	x2, xzr
  40d9d4:	b	40dbc0 <clear@@Base+0xaaec>
  40d9d8:	adrp	x8, 42f000 <PC+0x800>
  40d9dc:	ldr	w8, [x8, #2632]
  40d9e0:	cbz	w8, 40daa8 <clear@@Base+0xa9d4>
  40d9e4:	orr	w22, w8, w9
  40d9e8:	b	40daac <clear@@Base+0xa9d8>
  40d9ec:	adrp	x25, 42f000 <PC+0x800>
  40d9f0:	ldr	x8, [x25, #2592]
  40d9f4:	sxtw	x10, w10
  40d9f8:	add	x0, x29, #0x18
  40d9fc:	mov	w1, #0xffffffff            	// #-1
  40da00:	add	x9, x8, x9
  40da04:	add	x2, x8, x10
  40da08:	str	x9, [x29, #24]
  40da0c:	bl	404e98 <clear@@Base+0x1dc4>
  40da10:	ldr	w8, [x23, #2612]
  40da14:	mov	x19, x0
  40da18:	ldrsw	x11, [x21, #2608]
  40da1c:	ldr	w9, [x22, #2652]
  40da20:	mov	w10, wzr
  40da24:	cmp	w11, w9
  40da28:	b.le	40dbe4 <clear@@Base+0xab10>
  40da2c:	cmp	w8, w9
  40da30:	b.le	40dbe4 <clear@@Base+0xab10>
  40da34:	ldr	x8, [x24, #2600]
  40da38:	add	x8, x11, x8
  40da3c:	ldurb	w8, [x8, #-1]
  40da40:	tst	w8, #0x30
  40da44:	b.ne	40dbe0 <clear@@Base+0xab0c>  // b.any
  40da48:	ldr	w8, [x29, #24]
  40da4c:	ldr	x10, [x25, #2592]
  40da50:	sxtw	x9, w9
  40da54:	add	x0, x29, #0x18
  40da58:	mov	w1, #0xffffffff            	// #-1
  40da5c:	sub	w8, w8, w10
  40da60:	add	x2, x10, x9
  40da64:	str	w8, [x21, #2608]
  40da68:	bl	404e98 <clear@@Base+0x1dc4>
  40da6c:	ldr	x8, [x24, #2600]
  40da70:	ldrsw	x9, [x21, #2608]
  40da74:	mov	x20, x0
  40da78:	mov	x0, x19
  40da7c:	mov	x2, x20
  40da80:	ldrb	w1, [x8, x9]
  40da84:	bl	40e548 <clear@@Base+0xb474>
  40da88:	ldr	w8, [x23, #2612]
  40da8c:	cmp	w0, #0x1
  40da90:	mov	x19, x20
  40da94:	sub	w8, w8, w0
  40da98:	str	w8, [x23, #2612]
  40da9c:	b.lt	40da18 <clear@@Base+0xa944>  // b.tstop
  40daa0:	mov	w10, #0x1                   	// #1
  40daa4:	b	40dbe4 <clear@@Base+0xab10>
  40daa8:	orr	w22, w9, #0x2
  40daac:	mov	w21, #0x5f                  	// #95
  40dab0:	and	x0, x21, #0xff
  40dab4:	bl	404918 <clear@@Base+0x1844>
  40dab8:	cbz	w0, 40db00 <clear@@Base+0xaa2c>
  40dabc:	adrp	x8, 433000 <PC+0x4800>
  40dac0:	ldr	w8, [x8, #544]
  40dac4:	cmp	w8, #0x1
  40dac8:	b.eq	40dae0 <clear@@Base+0xaa0c>  // b.none
  40dacc:	cmp	w8, #0x2
  40dad0:	b.ne	40daec <clear@@Base+0xaa18>  // b.any
  40dad4:	orr	x8, x21, #0x80
  40dad8:	cmp	x8, #0x9b
  40dadc:	b.ne	40daec <clear@@Base+0xaa18>  // b.any
  40dae0:	mov	x0, x21
  40dae4:	mov	w1, wzr
  40dae8:	b	40dbbc <clear@@Base+0xaae8>
  40daec:	and	x0, x21, #0xff
  40daf0:	mov	x1, x19
  40daf4:	bl	40e488 <clear@@Base+0xb3b4>
  40daf8:	cbnz	w0, 40dbcc <clear@@Base+0xaaf8>
  40dafc:	b	40dbec <clear@@Base+0xab18>
  40db00:	ldr	w8, [x23, #3496]
  40db04:	cbz	w8, 40dbb4 <clear@@Base+0xaae0>
  40db08:	adrp	x8, 433000 <PC+0x4800>
  40db0c:	ldr	w8, [x8, #544]
  40db10:	cmp	w8, #0x1
  40db14:	b.eq	40dbb4 <clear@@Base+0xaae0>  // b.none
  40db18:	mov	x0, x21
  40db1c:	bl	4048b4 <clear@@Base+0x17e0>
  40db20:	cbz	w0, 40dbb4 <clear@@Base+0xaae0>
  40db24:	mov	x0, x21
  40db28:	bl	4049ec <clear@@Base+0x1918>
  40db2c:	adrp	x8, 42f000 <PC+0x800>
  40db30:	ldr	w23, [x8, #2612]
  40db34:	mov	x20, x0
  40db38:	bl	401830 <strlen@plt>
  40db3c:	adrp	x22, 42b000 <winch@@Base+0x169c0>
  40db40:	ldr	w1, [x22, #1840]
  40db44:	mov	x21, x0
  40db48:	mov	w0, #0x20                  	// #32
  40db4c:	mov	x2, xzr
  40db50:	bl	40e548 <clear@@Base+0xb474>
  40db54:	ldr	w8, [x22, #1840]
  40db58:	mov	w22, w0
  40db5c:	mov	w0, w8
  40db60:	bl	40e428 <clear@@Base+0xb354>
  40db64:	adrp	x9, 433000 <PC+0x4800>
  40db68:	add	w8, w23, w21
  40db6c:	ldr	w9, [x9, #340]
  40db70:	add	w8, w8, w22
  40db74:	add	w8, w8, w0
  40db78:	sub	w8, w8, #0x1
  40db7c:	cmp	w8, w9
  40db80:	b.gt	40dbcc <clear@@Base+0xaaf8>
  40db84:	ldrb	w8, [x20]
  40db88:	cbz	w8, 40dbec <clear@@Base+0xab18>
  40db8c:	add	x20, x20, #0x1
  40db90:	and	x0, x8, #0xff
  40db94:	mov	w1, #0x20                  	// #32
  40db98:	mov	x2, xzr
  40db9c:	mov	x3, x19
  40dba0:	bl	40e678 <clear@@Base+0xb5a4>
  40dba4:	cbnz	w0, 40dbcc <clear@@Base+0xaaf8>
  40dba8:	ldrb	w8, [x20], #1
  40dbac:	cbnz	w8, 40db90 <clear@@Base+0xaabc>
  40dbb0:	b	40dbec <clear@@Base+0xab18>
  40dbb4:	mov	x0, x21
  40dbb8:	mov	w1, w22
  40dbbc:	mov	x2, x20
  40dbc0:	mov	x3, x19
  40dbc4:	bl	40e678 <clear@@Base+0xb5a4>
  40dbc8:	cbz	w0, 40dbec <clear@@Base+0xab18>
  40dbcc:	mov	w0, #0x1                   	// #1
  40dbd0:	b	40dbf0 <clear@@Base+0xab1c>
  40dbd4:	mov	w22, wzr
  40dbd8:	str	wzr, [x24, #2628]
  40dbdc:	b	40d880 <clear@@Base+0xa7ac>
  40dbe0:	mov	w10, wzr
  40dbe4:	adrp	x8, 42f000 <PC+0x800>
  40dbe8:	str	w10, [x8, #2628]
  40dbec:	mov	w0, wzr
  40dbf0:	ldp	x20, x19, [sp, #64]
  40dbf4:	ldp	x22, x21, [sp, #48]
  40dbf8:	ldp	x24, x23, [sp, #32]
  40dbfc:	ldr	x25, [sp, #16]
  40dc00:	ldp	x29, x30, [sp], #80
  40dc04:	ret
  40dc08:	stp	x29, x30, [sp, #-48]!
  40dc0c:	stp	x20, x19, [sp, #32]
  40dc10:	adrp	x20, 42f000 <PC+0x800>
  40dc14:	ldr	w8, [x20, #2672]
  40dc18:	stp	x22, x21, [sp, #16]
  40dc1c:	mov	x29, sp
  40dc20:	cmp	w8, #0x1
  40dc24:	b.lt	40dc58 <clear@@Base+0xab84>  // b.tstop
  40dc28:	adrp	x22, 42f000 <PC+0x800>
  40dc2c:	mov	x19, x0
  40dc30:	mov	x21, xzr
  40dc34:	add	x22, x22, #0xa74
  40dc38:	ldrb	w0, [x22, x21]
  40dc3c:	mov	x1, x19
  40dc40:	bl	40e488 <clear@@Base+0xb3b4>
  40dc44:	cbnz	w0, 40dc60 <clear@@Base+0xab8c>
  40dc48:	ldrsw	x8, [x20, #2672]
  40dc4c:	add	x21, x21, #0x1
  40dc50:	cmp	x21, x8
  40dc54:	b.lt	40dc38 <clear@@Base+0xab64>  // b.tstop
  40dc58:	mov	w0, wzr
  40dc5c:	b	40dc68 <clear@@Base+0xab94>
  40dc60:	ldr	w8, [x20, #2672]
  40dc64:	sub	w0, w8, w21
  40dc68:	ldp	x20, x19, [sp, #32]
  40dc6c:	ldp	x22, x21, [sp, #16]
  40dc70:	ldp	x29, x30, [sp], #48
  40dc74:	ret
  40dc78:	stp	x29, x30, [sp, #-32]!
  40dc7c:	str	x19, [sp, #16]
  40dc80:	adrp	x19, 42f000 <PC+0x800>
  40dc84:	ldr	w8, [x19, #2636]
  40dc88:	mov	x29, sp
  40dc8c:	cmp	w8, #0x1
  40dc90:	b.lt	40dca8 <clear@@Base+0xabd4>  // b.tstop
  40dc94:	adrp	x8, 42f000 <PC+0x800>
  40dc98:	ldr	x0, [x8, #2664]
  40dc9c:	bl	40dc08 <clear@@Base+0xab34>
  40dca0:	str	wzr, [x19, #2636]
  40dca4:	b	40dcac <clear@@Base+0xabd8>
  40dca8:	mov	w0, wzr
  40dcac:	ldr	x19, [sp, #16]
  40dcb0:	ldp	x29, x30, [sp], #32
  40dcb4:	ret
  40dcb8:	stp	x29, x30, [sp, #-80]!
  40dcbc:	stp	x22, x21, [sp, #48]
  40dcc0:	adrp	x22, 42f000 <PC+0x800>
  40dcc4:	ldr	w8, [x22, #2636]
  40dcc8:	stp	x20, x19, [sp, #64]
  40dccc:	mov	w19, w2
  40dcd0:	mov	w21, w1
  40dcd4:	cmp	w8, #0x1
  40dcd8:	mov	w20, w0
  40dcdc:	stp	x26, x25, [sp, #16]
  40dce0:	stp	x24, x23, [sp, #32]
  40dce4:	mov	x29, sp
  40dce8:	b.lt	40dcfc <clear@@Base+0xac28>  // b.tstop
  40dcec:	adrp	x8, 42f000 <PC+0x800>
  40dcf0:	ldr	x0, [x8, #2664]
  40dcf4:	bl	40dc08 <clear@@Base+0xab34>
  40dcf8:	str	wzr, [x22, #2636]
  40dcfc:	cbnz	w20, 40dd28 <clear@@Base+0xac54>
  40dd00:	adrp	x8, 42f000 <PC+0x800>
  40dd04:	ldrb	w8, [x8, #2648]
  40dd08:	cbz	w8, 40dd28 <clear@@Base+0xac54>
  40dd0c:	adrp	x9, 42f000 <PC+0x800>
  40dd10:	ldr	x2, [x9, #2656]
  40dd14:	cmp	w8, #0x0
  40dd18:	mov	w8, #0xd                   	// #13
  40dd1c:	csel	x0, x8, xzr, ne  // ne = any
  40dd20:	mov	x1, xzr
  40dd24:	bl	40d704 <clear@@Base+0xa630>
  40dd28:	adrp	x8, 42f000 <PC+0x800>
  40dd2c:	adrp	x9, 433000 <PC+0x4800>
  40dd30:	ldr	w8, [x8, #2624]
  40dd34:	ldr	w9, [x9, #432]
  40dd38:	subs	w0, w9, w8
  40dd3c:	b.le	40dd44 <clear@@Base+0xac70>
  40dd40:	bl	40cf90 <clear@@Base+0x9ebc>
  40dd44:	adrp	x25, 433000 <PC+0x4800>
  40dd48:	adrp	x22, 42f000 <PC+0x800>
  40dd4c:	adrp	x24, 42f000 <PC+0x800>
  40dd50:	adrp	x23, 42f000 <PC+0x800>
  40dd54:	cbz	w21, 40dde8 <clear@@Base+0xad14>
  40dd58:	adrp	x26, 433000 <PC+0x4800>
  40dd5c:	ldrb	w8, [x26, #564]
  40dd60:	cbz	w8, 40dde8 <clear@@Base+0xad14>
  40dd64:	adrp	x21, 42f000 <PC+0x800>
  40dd68:	ldr	w8, [x21, #2612]
  40dd6c:	ldr	w9, [x25, #340]
  40dd70:	cmp	w8, w9
  40dd74:	b.lt	40dd90 <clear@@Base+0xacbc>  // b.tstop
  40dd78:	adrp	x8, 42f000 <PC+0x800>
  40dd7c:	adrp	x9, 42f000 <PC+0x800>
  40dd80:	ldr	w8, [x8, #2620]
  40dd84:	ldr	w9, [x9, #2616]
  40dd88:	str	w8, [x21, #2612]
  40dd8c:	str	w9, [x22, #2608]
  40dd90:	bl	40df04 <clear@@Base+0xae30>
  40dd94:	ldr	w9, [x25, #340]
  40dd98:	ldr	w8, [x21, #2612]
  40dd9c:	sub	w9, w9, #0x1
  40dda0:	cmp	w8, w9
  40dda4:	b.ge	40ddf8 <clear@@Base+0xad24>  // b.tcont
  40dda8:	ldr	x9, [x24, #2592]
  40ddac:	ldr	x10, [x23, #2600]
  40ddb0:	ldrsw	x13, [x22, #2608]
  40ddb4:	mov	w12, #0x20                  	// #32
  40ddb8:	strb	w12, [x9, x13]
  40ddbc:	strb	wzr, [x10, x13]
  40ddc0:	ldr	w14, [x25, #340]
  40ddc4:	add	x11, x13, #0x1
  40ddc8:	add	w8, w8, #0x1
  40ddcc:	sub	w13, w14, #0x1
  40ddd0:	cmp	w8, w13
  40ddd4:	mov	x13, x11
  40ddd8:	b.lt	40ddb8 <clear@@Base+0xace4>  // b.tstop
  40dddc:	str	w11, [x22, #2608]
  40dde0:	str	w8, [x21, #2612]
  40dde4:	b	40de04 <clear@@Base+0xad30>
  40dde8:	bl	40df04 <clear@@Base+0xae30>
  40ddec:	adrp	x8, 42f000 <PC+0x800>
  40ddf0:	ldr	w8, [x8, #2612]
  40ddf4:	b	40de28 <clear@@Base+0xad54>
  40ddf8:	ldr	w11, [x22, #2608]
  40ddfc:	ldr	x9, [x24, #2592]
  40de00:	ldr	x10, [x23, #2600]
  40de04:	adrp	x13, 433000 <PC+0x4800>
  40de08:	ldrb	w12, [x26, #564]
  40de0c:	ldr	w13, [x13, #440]
  40de10:	add	w14, w11, #0x1
  40de14:	add	w8, w8, #0x1
  40de18:	str	w14, [x22, #2608]
  40de1c:	strb	w12, [x9, w11, sxtw]
  40de20:	strb	w13, [x10, w11, sxtw]
  40de24:	str	w8, [x21, #2612]
  40de28:	ldr	w9, [x25, #340]
  40de2c:	cmp	w8, w9
  40de30:	b.lt	40deb8 <clear@@Base+0xade4>  // b.tstop
  40de34:	adrp	x9, 433000 <PC+0x4800>
  40de38:	ldr	w9, [x9, #356]
  40de3c:	cbz	w9, 40deb8 <clear@@Base+0xade4>
  40de40:	adrp	x9, 433000 <PC+0x4800>
  40de44:	ldr	w10, [x9, #308]
  40de48:	cmp	w20, #0x0
  40de4c:	cset	w9, ne  // ne = any
  40de50:	cmp	w10, #0x0
  40de54:	cset	w11, ne  // ne = any
  40de58:	and	w9, w9, w11
  40de5c:	tbnz	w9, #0, 40deb8 <clear@@Base+0xade4>
  40de60:	adrp	x9, 433000 <PC+0x4800>
  40de64:	ldr	w9, [x9, #544]
  40de68:	cmp	w9, #0x1
  40de6c:	b.eq	40deb8 <clear@@Base+0xade4>  // b.none
  40de70:	ldr	w9, [x22, #2608]
  40de74:	cbz	w19, 40def8 <clear@@Base+0xae24>
  40de78:	cbz	w10, 40def8 <clear@@Base+0xae24>
  40de7c:	ldr	x10, [x24, #2592]
  40de80:	sxtw	x12, w9
  40de84:	mov	w11, #0x20                  	// #32
  40de88:	add	w9, w9, #0x2
  40de8c:	strb	w11, [x10, x12]
  40de90:	ldr	x11, [x23, #2600]
  40de94:	mov	w13, #0x8                   	// #8
  40de98:	adrp	x14, 42f000 <PC+0x800>
  40de9c:	add	x15, x12, #0x1
  40dea0:	strb	wzr, [x11, x12]
  40dea4:	str	w9, [x22, #2608]
  40dea8:	strb	w13, [x10, x15]
  40deac:	strb	wzr, [x11, x15]
  40deb0:	str	w8, [x14, #2612]
  40deb4:	b	40ded8 <clear@@Base+0xae04>
  40deb8:	ldrsw	x8, [x22, #2608]
  40debc:	ldr	x10, [x24, #2592]
  40dec0:	mov	w11, #0xa                   	// #10
  40dec4:	add	w9, w8, #0x1
  40dec8:	str	w9, [x22, #2608]
  40decc:	strb	w11, [x10, x8]
  40ded0:	ldr	x11, [x23, #2600]
  40ded4:	strb	wzr, [x11, x8]
  40ded8:	strb	wzr, [x10, w9, sxtw]
  40dedc:	strb	wzr, [x11, w9, sxtw]
  40dee0:	ldp	x20, x19, [sp, #64]
  40dee4:	ldp	x22, x21, [sp, #48]
  40dee8:	ldp	x24, x23, [sp, #32]
  40deec:	ldp	x26, x25, [sp, #16]
  40def0:	ldp	x29, x30, [sp], #80
  40def4:	ret
  40def8:	ldr	x10, [x24, #2592]
  40defc:	ldr	x11, [x23, #2600]
  40df00:	b	40ded8 <clear@@Base+0xae04>
  40df04:	stp	x29, x30, [sp, #-16]!
  40df08:	adrp	x8, 433000 <PC+0x4800>
  40df0c:	ldr	w8, [x8, #544]
  40df10:	mov	x29, sp
  40df14:	cmp	w8, #0x2
  40df18:	b.ne	40df8c <clear@@Base+0xaeb8>  // b.any
  40df1c:	adrp	x8, 42f000 <PC+0x800>
  40df20:	ldr	x0, [x8, #2576]
  40df24:	mov	w1, #0x6d                  	// #109
  40df28:	bl	401b30 <strchr@plt>
  40df2c:	cbz	x0, 40df8c <clear@@Base+0xaeb8>
  40df30:	adrp	x10, 42f000 <PC+0x800>
  40df34:	adrp	x12, 42f000 <PC+0x800>
  40df38:	adrp	x9, 42f000 <PC+0x800>
  40df3c:	ldrsw	x14, [x9, #2608]
  40df40:	ldr	x13, [x10, #2592]
  40df44:	ldr	x15, [x12, #2600]
  40df48:	mov	x8, xzr
  40df4c:	and	x10, x14, #0xffffffff
  40df50:	add	x13, x13, x14
  40df54:	add	x14, x15, x14
  40df58:	adrp	x15, 419000 <winch@@Base+0x49c0>
  40df5c:	mov	w11, #0x1b                  	// #27
  40df60:	mov	w12, #0x10                  	// #16
  40df64:	add	x15, x15, #0x576
  40df68:	strb	w11, [x13, x8]
  40df6c:	add	x11, x15, x8
  40df70:	ldrb	w11, [x11, #1]
  40df74:	strb	w12, [x14, x8]
  40df78:	add	x8, x8, #0x1
  40df7c:	cmp	x8, #0x3
  40df80:	b.ne	40df68 <clear@@Base+0xae94>  // b.any
  40df84:	add	w8, w10, w8
  40df88:	str	w8, [x9, #2608]
  40df8c:	ldp	x29, x30, [sp], #16
  40df90:	ret
  40df94:	adrp	x8, 42f000 <PC+0x800>
  40df98:	ldr	x8, [x8, #2592]
  40df9c:	mov	w9, #0x40                  	// #64
  40dfa0:	strb	w0, [x8]
  40dfa4:	adrp	x8, 42f000 <PC+0x800>
  40dfa8:	ldr	x8, [x8, #2600]
  40dfac:	strb	w9, [x8]
  40dfb0:	ret
  40dfb4:	adrp	x8, 42f000 <PC+0x800>
  40dfb8:	ldrb	w8, [x8, #2640]
  40dfbc:	cmp	w8, #0x1
  40dfc0:	b.ne	40dfec <clear@@Base+0xaf18>  // b.any
  40dfc4:	adrp	x8, 433000 <PC+0x4800>
  40dfc8:	ldr	w8, [x8, #576]
  40dfcc:	cbz	w8, 40dfd8 <clear@@Base+0xaf04>
  40dfd0:	cbz	w0, 40e00c <clear@@Base+0xaf38>
  40dfd4:	sub	w0, w0, #0x1
  40dfd8:	cmp	w0, #0x0
  40dfdc:	mov	w8, #0xa                   	// #10
  40dfe0:	csel	w0, w8, wzr, eq  // eq = none
  40dfe4:	str	wzr, [x1]
  40dfe8:	ret
  40dfec:	adrp	x8, 42f000 <PC+0x800>
  40dff0:	ldr	x8, [x8, #2600]
  40dff4:	ldrb	w8, [x8, w0, sxtw]
  40dff8:	str	w8, [x1]
  40dffc:	adrp	x8, 42f000 <PC+0x800>
  40e000:	ldr	x8, [x8, #2592]
  40e004:	ldrb	w0, [x8, w0, sxtw]
  40e008:	ret
  40e00c:	mov	w8, #0x2                   	// #2
  40e010:	mov	w0, #0x7e                  	// #126
  40e014:	str	w8, [x1]
  40e018:	ret
  40e01c:	adrp	x8, 42f000 <PC+0x800>
  40e020:	mov	w9, #0x1                   	// #1
  40e024:	adrp	x10, 42f000 <PC+0x800>
  40e028:	strb	w9, [x8, #2640]
  40e02c:	str	wzr, [x10, #2624]
  40e030:	ret
  40e034:	stp	x29, x30, [sp, #-80]!
  40e038:	cmn	x0, #0x1
  40e03c:	stp	x26, x25, [sp, #16]
  40e040:	stp	x24, x23, [sp, #32]
  40e044:	stp	x22, x21, [sp, #48]
  40e048:	stp	x20, x19, [sp, #64]
  40e04c:	mov	x29, sp
  40e050:	b.eq	40e068 <clear@@Base+0xaf94>  // b.none
  40e054:	mov	x19, x2
  40e058:	mov	x20, x1
  40e05c:	bl	403f24 <clear@@Base+0xe50>
  40e060:	cbz	w0, 40e080 <clear@@Base+0xafac>
  40e064:	mov	x0, #0xffffffffffffffff    	// #-1
  40e068:	ldp	x20, x19, [sp, #64]
  40e06c:	ldp	x22, x21, [sp, #48]
  40e070:	ldp	x24, x23, [sp, #32]
  40e074:	ldp	x26, x25, [sp, #16]
  40e078:	ldp	x29, x30, [sp], #80
  40e07c:	ret
  40e080:	bl	403de4 <clear@@Base+0xd10>
  40e084:	cmn	w0, #0x1
  40e088:	b.eq	40e064 <clear@@Base+0xaf90>  // b.none
  40e08c:	mov	w21, w0
  40e090:	mov	x22, xzr
  40e094:	adrp	x24, 433000 <PC+0x4800>
  40e098:	adrp	x25, 42f000 <PC+0x800>
  40e09c:	adrp	x23, 42f000 <PC+0x800>
  40e0a0:	cmn	w21, #0x1
  40e0a4:	b.eq	40e0f0 <clear@@Base+0xb01c>  // b.none
  40e0a8:	cmp	w21, #0xa
  40e0ac:	b.eq	40e0f0 <clear@@Base+0xb01c>  // b.none
  40e0b0:	ldrb	w8, [x24, #640]
  40e0b4:	tst	w8, #0x3
  40e0b8:	b.ne	40e0f0 <clear@@Base+0xb01c>  // b.any
  40e0bc:	ldrsw	x8, [x25, #2056]
  40e0c0:	sub	x8, x8, #0x1
  40e0c4:	cmp	x22, x8
  40e0c8:	b.lt	40e0d4 <clear@@Base+0xb000>  // b.tstop
  40e0cc:	bl	40e11c <clear@@Base+0xb048>
  40e0d0:	cbnz	w0, 40e110 <clear@@Base+0xb03c>
  40e0d4:	ldr	x8, [x23, #2592]
  40e0d8:	add	x26, x22, #0x1
  40e0dc:	strb	w21, [x8, x22]
  40e0e0:	bl	403de4 <clear@@Base+0xd10>
  40e0e4:	mov	w21, w0
  40e0e8:	mov	x22, x26
  40e0ec:	b	40e0a0 <clear@@Base+0xafcc>
  40e0f0:	bl	403cdc <clear@@Base+0xc08>
  40e0f4:	ldr	x8, [x23, #2592]
  40e0f8:	strb	wzr, [x8, w22, uxtw]
  40e0fc:	cbz	x20, 40e104 <clear@@Base+0xb030>
  40e100:	str	x8, [x20]
  40e104:	cbz	x19, 40e068 <clear@@Base+0xaf94>
  40e108:	str	w22, [x19]
  40e10c:	b	40e068 <clear@@Base+0xaf94>
  40e110:	bl	403cdc <clear@@Base+0xc08>
  40e114:	sub	x0, x0, #0x1
  40e118:	b	40e0f4 <clear@@Base+0xb020>
  40e11c:	stp	x29, x30, [sp, #-80]!
  40e120:	stp	x24, x23, [sp, #32]
  40e124:	adrp	x24, 42f000 <PC+0x800>
  40e128:	stp	x22, x21, [sp, #48]
  40e12c:	ldrsw	x22, [x24, #2056]
  40e130:	stp	x20, x19, [sp, #64]
  40e134:	mov	w1, #0x1                   	// #1
  40e138:	stp	x26, x25, [sp, #16]
  40e13c:	lsl	x20, x22, #1
  40e140:	mov	x0, x20
  40e144:	mov	x29, sp
  40e148:	bl	401a70 <calloc@plt>
  40e14c:	mov	x19, x0
  40e150:	mov	w1, #0x1                   	// #1
  40e154:	mov	x0, x20
  40e158:	bl	401a70 <calloc@plt>
  40e15c:	mov	x21, x0
  40e160:	cbz	x19, 40e1b8 <clear@@Base+0xb0e4>
  40e164:	cbz	x21, 40e1b8 <clear@@Base+0xb0e4>
  40e168:	adrp	x25, 42f000 <PC+0x800>
  40e16c:	ldr	x1, [x25, #2592]
  40e170:	mov	x0, x19
  40e174:	mov	x2, x22
  40e178:	bl	401820 <memcpy@plt>
  40e17c:	adrp	x26, 42f000 <PC+0x800>
  40e180:	ldr	x23, [x26, #2600]
  40e184:	mov	x0, x21
  40e188:	mov	x2, x22
  40e18c:	mov	x1, x23
  40e190:	bl	401820 <memcpy@plt>
  40e194:	mov	x0, x23
  40e198:	bl	401b20 <free@plt>
  40e19c:	ldr	x0, [x25, #2592]
  40e1a0:	bl	401b20 <free@plt>
  40e1a4:	mov	w0, wzr
  40e1a8:	str	x19, [x25, #2592]
  40e1ac:	str	x21, [x26, #2600]
  40e1b0:	str	w20, [x24, #2056]
  40e1b4:	b	40e1d4 <clear@@Base+0xb100>
  40e1b8:	cbz	x21, 40e1c4 <clear@@Base+0xb0f0>
  40e1bc:	mov	x0, x21
  40e1c0:	bl	401b20 <free@plt>
  40e1c4:	cbz	x19, 40e1d0 <clear@@Base+0xb0fc>
  40e1c8:	mov	x0, x19
  40e1cc:	bl	401b20 <free@plt>
  40e1d0:	mov	w0, #0x1                   	// #1
  40e1d4:	ldp	x20, x19, [sp, #64]
  40e1d8:	ldp	x22, x21, [sp, #48]
  40e1dc:	ldp	x24, x23, [sp, #32]
  40e1e0:	ldp	x26, x25, [sp, #16]
  40e1e4:	ldp	x29, x30, [sp], #80
  40e1e8:	ret
  40e1ec:	stp	x29, x30, [sp, #-80]!
  40e1f0:	subs	x0, x0, #0x1
  40e1f4:	stp	x26, x25, [sp, #16]
  40e1f8:	stp	x24, x23, [sp, #32]
  40e1fc:	stp	x22, x21, [sp, #48]
  40e200:	stp	x20, x19, [sp, #64]
  40e204:	mov	x29, sp
  40e208:	b.lt	40e21c <clear@@Base+0xb148>  // b.tstop
  40e20c:	mov	x19, x2
  40e210:	mov	x20, x1
  40e214:	bl	403f24 <clear@@Base+0xe50>
  40e218:	cbz	w0, 40e238 <clear@@Base+0xb164>
  40e21c:	mov	x0, #0xffffffffffffffff    	// #-1
  40e220:	ldp	x20, x19, [sp, #64]
  40e224:	ldp	x22, x21, [sp, #48]
  40e228:	ldp	x24, x23, [sp, #32]
  40e22c:	ldp	x26, x25, [sp, #16]
  40e230:	ldp	x29, x30, [sp], #80
  40e234:	ret
  40e238:	adrp	x22, 42f000 <PC+0x800>
  40e23c:	ldrsw	x8, [x22, #2056]
  40e240:	adrp	x23, 42f000 <PC+0x800>
  40e244:	ldr	x9, [x23, #2592]
  40e248:	sub	x24, x8, #0x1
  40e24c:	strb	wzr, [x9, x24]
  40e250:	bl	4041f4 <clear@@Base+0x1120>
  40e254:	cmp	w0, #0xa
  40e258:	b.eq	40e2e8 <clear@@Base+0xb214>  // b.none
  40e25c:	mov	w21, w0
  40e260:	adrp	x25, 433000 <PC+0x4800>
  40e264:	ldrb	w8, [x25, #640]
  40e268:	tst	w8, #0x3
  40e26c:	b.ne	40e2e8 <clear@@Base+0xb214>  // b.any
  40e270:	cmn	w21, #0x1
  40e274:	b.eq	40e318 <clear@@Base+0xb244>  // b.none
  40e278:	cmp	w24, #0x1
  40e27c:	b.lt	40e288 <clear@@Base+0xb1b4>  // b.tstop
  40e280:	ldr	x8, [x23, #2592]
  40e284:	b	40e2cc <clear@@Base+0xb1f8>
  40e288:	ldrsw	x26, [x22, #2056]
  40e28c:	bl	40e11c <clear@@Base+0xb048>
  40e290:	cbnz	w0, 40e2e8 <clear@@Base+0xb214>
  40e294:	ldr	x8, [x23, #2592]
  40e298:	ldr	w10, [x22, #2056]
  40e29c:	sub	x11, x8, #0x1
  40e2a0:	add	x9, x11, x26
  40e2a4:	cmp	x9, x8
  40e2a8:	b.cc	40e2c8 <clear@@Base+0xb1f4>  // b.lo, b.ul, b.last
  40e2ac:	sxtw	x10, w10
  40e2b0:	add	x10, x11, x10
  40e2b4:	ldrb	w11, [x9], #-1
  40e2b8:	cmp	x9, x8
  40e2bc:	strb	w11, [x10], #-1
  40e2c0:	b.cs	40e2b4 <clear@@Base+0xb1e0>  // b.hs, b.nlast
  40e2c4:	ldr	w10, [x22, #2056]
  40e2c8:	sub	w24, w10, w26
  40e2cc:	sxtw	x9, w24
  40e2d0:	sub	x24, x9, #0x1
  40e2d4:	strb	w21, [x8, x24]
  40e2d8:	bl	4041f4 <clear@@Base+0x1120>
  40e2dc:	mov	w21, w0
  40e2e0:	cmp	w0, #0xa
  40e2e4:	b.ne	40e264 <clear@@Base+0xb190>  // b.any
  40e2e8:	bl	403cdc <clear@@Base+0xc08>
  40e2ec:	add	x0, x0, #0x1
  40e2f0:	cbz	x20, 40e300 <clear@@Base+0xb22c>
  40e2f4:	ldr	x8, [x23, #2592]
  40e2f8:	add	x8, x8, w24, sxtw
  40e2fc:	str	x8, [x20]
  40e300:	cbz	x19, 40e220 <clear@@Base+0xb14c>
  40e304:	ldr	w8, [x22, #2056]
  40e308:	mvn	w9, w24
  40e30c:	add	w8, w8, w9
  40e310:	str	w8, [x19]
  40e314:	b	40e220 <clear@@Base+0xb14c>
  40e318:	mov	x0, xzr
  40e31c:	cbnz	x20, 40e2f4 <clear@@Base+0xb220>
  40e320:	b	40e300 <clear@@Base+0xb22c>
  40e324:	stp	x29, x30, [sp, #-64]!
  40e328:	stp	x20, x19, [sp, #48]
  40e32c:	adrp	x19, 433000 <PC+0x4800>
  40e330:	ldr	w20, [x19, #340]
  40e334:	mov	w8, #0x7fffffff            	// #2147483647
  40e338:	str	w8, [x19, #340]
  40e33c:	adrp	x8, 433000 <PC+0x4800>
  40e340:	mov	w0, wzr
  40e344:	stp	x24, x23, [sp, #16]
  40e348:	stp	x22, x21, [sp, #32]
  40e34c:	mov	x29, sp
  40e350:	str	wzr, [x8, #432]
  40e354:	bl	412210 <error@@Base+0x6d4>
  40e358:	cmn	x0, #0x1
  40e35c:	mov	w21, wzr
  40e360:	b.eq	40e3a8 <clear@@Base+0xb2d4>  // b.none
  40e364:	adrp	x22, 433000 <PC+0x4800>
  40e368:	ldr	w8, [x22, #328]
  40e36c:	cmp	w8, #0x1
  40e370:	b.lt	40e3a8 <clear@@Base+0xb2d4>  // b.tstop
  40e374:	mov	w21, wzr
  40e378:	mov	w23, #0x1                   	// #1
  40e37c:	adrp	x24, 42f000 <PC+0x800>
  40e380:	bl	40c060 <clear@@Base+0x8f8c>
  40e384:	ldr	w8, [x24, #2612]
  40e388:	cmp	w8, w21
  40e38c:	csel	w21, w8, w21, gt
  40e390:	cmn	x0, #0x1
  40e394:	b.eq	40e3a8 <clear@@Base+0xb2d4>  // b.none
  40e398:	ldr	w8, [x22, #328]
  40e39c:	cmp	w23, w8
  40e3a0:	add	w23, w23, #0x1
  40e3a4:	b.lt	40e380 <clear@@Base+0xb2ac>  // b.tstop
  40e3a8:	subs	w8, w21, w20
  40e3ac:	str	w20, [x19, #340]
  40e3b0:	ldp	x20, x19, [sp, #48]
  40e3b4:	ldp	x22, x21, [sp, #32]
  40e3b8:	ldp	x24, x23, [sp, #16]
  40e3bc:	csel	w0, wzr, w8, lt  // lt = tstop
  40e3c0:	ldp	x29, x30, [sp], #64
  40e3c4:	ret
  40e3c8:	stp	x29, x30, [sp, #-16]!
  40e3cc:	mov	x29, sp
  40e3d0:	bl	403328 <clear@@Base+0x254>
  40e3d4:	adrp	x9, 433000 <PC+0x4800>
  40e3d8:	adrp	x10, 433000 <PC+0x4800>
  40e3dc:	ldr	w9, [x9, #380]
  40e3e0:	adrp	x11, 433000 <PC+0x4800>
  40e3e4:	ldr	w10, [x10, #376]
  40e3e8:	ldr	w11, [x11, #364]
  40e3ec:	sbfx	w8, w0, #0, #1
  40e3f0:	and	w8, w8, w9
  40e3f4:	lsl	w9, w0, #30
  40e3f8:	and	w9, w10, w9, asr #31
  40e3fc:	lsl	w10, w0, #29
  40e400:	and	w10, w11, w10, asr #31
  40e404:	adrp	x11, 433000 <PC+0x4800>
  40e408:	ldr	w11, [x11, #316]
  40e40c:	add	w8, w8, w9
  40e410:	lsl	w9, w0, #28
  40e414:	add	w8, w8, w10
  40e418:	and	w9, w11, w9, asr #31
  40e41c:	add	w0, w8, w9
  40e420:	ldp	x29, x30, [sp], #16
  40e424:	ret
  40e428:	stp	x29, x30, [sp, #-16]!
  40e42c:	mov	x29, sp
  40e430:	bl	403328 <clear@@Base+0x254>
  40e434:	adrp	x9, 433000 <PC+0x4800>
  40e438:	adrp	x10, 433000 <PC+0x4800>
  40e43c:	ldr	w9, [x9, #368]
  40e440:	adrp	x11, 433000 <PC+0x4800>
  40e444:	ldr	w10, [x10, #332]
  40e448:	ldr	w11, [x11, #336]
  40e44c:	sbfx	w8, w0, #0, #1
  40e450:	and	w8, w8, w9
  40e454:	lsl	w9, w0, #30
  40e458:	and	w9, w10, w9, asr #31
  40e45c:	lsl	w10, w0, #29
  40e460:	and	w10, w11, w10, asr #31
  40e464:	adrp	x11, 433000 <PC+0x4800>
  40e468:	ldr	w11, [x11, #344]
  40e46c:	add	w8, w8, w9
  40e470:	lsl	w9, w0, #28
  40e474:	add	w8, w8, w10
  40e478:	and	w9, w11, w9, asr #31
  40e47c:	add	w0, w8, w9
  40e480:	ldp	x29, x30, [sp], #16
  40e484:	ret
  40e488:	stp	x29, x30, [sp, #-64]!
  40e48c:	str	x23, [sp, #16]
  40e490:	stp	x22, x21, [sp, #32]
  40e494:	stp	x20, x19, [sp, #48]
  40e498:	mov	x29, sp
  40e49c:	mov	x19, x1
  40e4a0:	bl	404930 <clear@@Base+0x185c>
  40e4a4:	adrp	x8, 42f000 <PC+0x800>
  40e4a8:	ldr	w23, [x8, #2612]
  40e4ac:	mov	x20, x0
  40e4b0:	bl	401830 <strlen@plt>
  40e4b4:	adrp	x22, 42b000 <winch@@Base+0x169c0>
  40e4b8:	ldr	w1, [x22, #1840]
  40e4bc:	mov	x21, x0
  40e4c0:	mov	w0, #0x20                  	// #32
  40e4c4:	mov	x2, xzr
  40e4c8:	bl	40e548 <clear@@Base+0xb474>
  40e4cc:	ldr	w8, [x22, #1840]
  40e4d0:	mov	w22, w0
  40e4d4:	mov	w0, w8
  40e4d8:	bl	40e428 <clear@@Base+0xb354>
  40e4dc:	adrp	x9, 433000 <PC+0x4800>
  40e4e0:	add	w8, w23, w21
  40e4e4:	ldr	w9, [x9, #340]
  40e4e8:	add	w8, w8, w22
  40e4ec:	add	w8, w8, w0
  40e4f0:	sub	w8, w8, #0x1
  40e4f4:	cmp	w8, w9
  40e4f8:	b.le	40e504 <clear@@Base+0xb430>
  40e4fc:	mov	w0, #0x1                   	// #1
  40e500:	b	40e534 <clear@@Base+0xb460>
  40e504:	ldrb	w8, [x20]
  40e508:	cbz	w8, 40e530 <clear@@Base+0xb45c>
  40e50c:	add	x20, x20, #0x1
  40e510:	and	x0, x8, #0xff
  40e514:	mov	w1, #0x20                  	// #32
  40e518:	mov	x2, xzr
  40e51c:	mov	x3, x19
  40e520:	bl	40e678 <clear@@Base+0xb5a4>
  40e524:	cbnz	w0, 40e4fc <clear@@Base+0xb428>
  40e528:	ldrb	w8, [x20], #1
  40e52c:	cbnz	w8, 40e510 <clear@@Base+0xb43c>
  40e530:	mov	w0, wzr
  40e534:	ldp	x20, x19, [sp, #48]
  40e538:	ldp	x22, x21, [sp, #32]
  40e53c:	ldr	x23, [sp, #16]
  40e540:	ldp	x29, x30, [sp], #64
  40e544:	ret
  40e548:	stp	x29, x30, [sp, #-48]!
  40e54c:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  40e550:	ldr	w8, [x8, #3496]
  40e554:	stp	x22, x21, [sp, #16]
  40e558:	mov	x21, x2
  40e55c:	cmp	x0, #0x8
  40e560:	stp	x20, x19, [sp, #32]
  40e564:	mov	x29, sp
  40e568:	b.ne	40e588 <clear@@Base+0xb4b4>  // b.any
  40e56c:	cbz	w8, 40e660 <clear@@Base+0xb58c>
  40e570:	mov	x0, x21
  40e574:	bl	40503c <clear@@Base+0x1f68>
  40e578:	cmp	w0, #0x0
  40e57c:	mov	w8, #0xfffffffe            	// #-2
  40e580:	cinc	w20, w8, eq  // eq = none
  40e584:	b	40e664 <clear@@Base+0xb590>
  40e588:	mov	x20, x0
  40e58c:	mov	w19, w1
  40e590:	cmp	x0, #0x80
  40e594:	b.cc	40e64c <clear@@Base+0xb578>  // b.lo, b.ul, b.last
  40e598:	cbz	w8, 40e64c <clear@@Base+0xb578>
  40e59c:	mov	x0, x20
  40e5a0:	bl	404f5c <clear@@Base+0x1e88>
  40e5a4:	cbnz	w0, 40e658 <clear@@Base+0xb584>
  40e5a8:	mov	x0, x21
  40e5ac:	mov	x1, x20
  40e5b0:	bl	405048 <clear@@Base+0x1f74>
  40e5b4:	cbnz	w0, 40e658 <clear@@Base+0xb584>
  40e5b8:	mov	x0, x20
  40e5bc:	bl	40503c <clear@@Base+0x1f68>
  40e5c0:	adrp	x22, 42f000 <PC+0x800>
  40e5c4:	ldrsw	x8, [x22, #2608]
  40e5c8:	cmp	w0, #0x0
  40e5cc:	mov	w9, #0x1                   	// #1
  40e5d0:	cinc	w20, w9, ne  // ne = any
  40e5d4:	cmp	w8, #0x1
  40e5d8:	adrp	x21, 42f000 <PC+0x800>
  40e5dc:	b.lt	40e610 <clear@@Base+0xb53c>  // b.tstop
  40e5e0:	ldr	x9, [x21, #2600]
  40e5e4:	mov	w1, w19
  40e5e8:	add	x8, x8, x9
  40e5ec:	ldurb	w0, [x8, #-1]
  40e5f0:	bl	4033b8 <clear@@Base+0x2e4>
  40e5f4:	cbnz	w0, 40e610 <clear@@Base+0xb53c>
  40e5f8:	ldr	x8, [x21, #2600]
  40e5fc:	ldrsw	x9, [x22, #2608]
  40e600:	add	x8, x9, x8
  40e604:	ldurb	w0, [x8, #-1]
  40e608:	bl	40e428 <clear@@Base+0xb354>
  40e60c:	add	w20, w0, w20
  40e610:	mov	w0, w19
  40e614:	bl	403328 <clear@@Base+0x254>
  40e618:	cbz	w0, 40e664 <clear@@Base+0xb590>
  40e61c:	ldrsw	x8, [x22, #2608]
  40e620:	cbz	w8, 40e63c <clear@@Base+0xb568>
  40e624:	ldr	x9, [x21, #2600]
  40e628:	mov	w1, w19
  40e62c:	add	x8, x8, x9
  40e630:	ldurb	w0, [x8, #-1]
  40e634:	bl	4033b8 <clear@@Base+0x2e4>
  40e638:	cbnz	w0, 40e664 <clear@@Base+0xb590>
  40e63c:	mov	w0, w19
  40e640:	bl	40e3c8 <clear@@Base+0xb2f4>
  40e644:	add	w20, w0, w20
  40e648:	b	40e664 <clear@@Base+0xb590>
  40e64c:	and	x0, x20, #0xff
  40e650:	bl	404918 <clear@@Base+0x1844>
  40e654:	cbz	w0, 40e5b8 <clear@@Base+0xb4e4>
  40e658:	mov	w20, wzr
  40e65c:	b	40e664 <clear@@Base+0xb590>
  40e660:	mov	w20, #0xffffffff            	// #-1
  40e664:	mov	w0, w20
  40e668:	ldp	x20, x19, [sp, #32]
  40e66c:	ldp	x22, x21, [sp, #16]
  40e670:	ldp	x29, x30, [sp], #48
  40e674:	ret
  40e678:	sub	sp, sp, #0x60
  40e67c:	stp	x22, x21, [sp, #64]
  40e680:	stp	x20, x19, [sp, #80]
  40e684:	mov	x22, x3
  40e688:	mov	x19, x2
  40e68c:	mov	w20, w1
  40e690:	ands	w8, w1, #0x3
  40e694:	mov	x21, x0
  40e698:	stp	x29, x30, [sp, #16]
  40e69c:	stp	x26, x25, [sp, #32]
  40e6a0:	stp	x24, x23, [sp, #48]
  40e6a4:	add	x29, sp, #0x10
  40e6a8:	b.eq	40e6b4 <clear@@Base+0xb5e0>  // b.none
  40e6ac:	adrp	x9, 42f000 <PC+0x800>
  40e6b0:	str	w8, [x9, #2632]
  40e6b4:	add	x1, x22, #0x1
  40e6b8:	add	x3, sp, #0x8
  40e6bc:	mov	x0, x22
  40e6c0:	mov	w2, wzr
  40e6c4:	bl	4133b8 <error@@Base+0x187c>
  40e6c8:	cmp	w20, #0x10
  40e6cc:	b.eq	40e6f4 <clear@@Base+0xb620>  // b.none
  40e6d0:	cbz	w0, 40e6f4 <clear@@Base+0xb620>
  40e6d4:	adrp	x8, 433000 <PC+0x4800>
  40e6d8:	ldr	x9, [x8, #424]
  40e6dc:	cmn	x9, #0x1
  40e6e0:	b.eq	40e6f0 <clear@@Base+0xb61c>  // b.none
  40e6e4:	cmp	x9, x22
  40e6e8:	b.ge	40e6f0 <clear@@Base+0xb61c>  // b.tcont
  40e6ec:	str	x22, [x8, #424]
  40e6f0:	orr	w20, w20, #0x40
  40e6f4:	adrp	x26, 433000 <PC+0x4800>
  40e6f8:	ldr	w8, [x26, #544]
  40e6fc:	adrp	x23, 42f000 <PC+0x800>
  40e700:	adrp	x24, 42f000 <PC+0x800>
  40e704:	adrp	x25, 42f000 <PC+0x800>
  40e708:	cmp	w8, #0x2
  40e70c:	b.ne	40e788 <clear@@Base+0xb6b4>  // b.any
  40e710:	ldr	x2, [x25, #2592]
  40e714:	ldrsw	x8, [x23, #2608]
  40e718:	add	x9, x2, x8
  40e71c:	cmp	w8, #0x1
  40e720:	str	x9, [sp, #8]
  40e724:	b.lt	40e768 <clear@@Base+0xb694>  // b.tstop
  40e728:	add	x0, sp, #0x8
  40e72c:	mov	w1, #0xffffffff            	// #-1
  40e730:	bl	404e98 <clear@@Base+0x1dc4>
  40e734:	orr	x8, x0, #0x80
  40e738:	cmp	x8, #0x9b
  40e73c:	b.eq	40e8c8 <clear@@Base+0xb7f4>  // b.none
  40e740:	bl	40d3d8 <clear@@Base+0xa304>
  40e744:	cbz	w0, 40e758 <clear@@Base+0xb684>
  40e748:	ldr	x8, [sp, #8]
  40e74c:	ldr	x2, [x25, #2592]
  40e750:	cmp	x8, x2
  40e754:	b.hi	40e728 <clear@@Base+0xb654>  // b.pmore
  40e758:	ldr	w8, [x26, #544]
  40e75c:	cmp	w8, #0x2
  40e760:	cset	w8, eq  // eq = none
  40e764:	b	40e76c <clear@@Base+0xb698>
  40e768:	mov	w8, #0x1                   	// #1
  40e76c:	orr	x9, x21, #0x80
  40e770:	cmp	x9, #0x9b
  40e774:	b.ne	40e788 <clear@@Base+0xb6b4>  // b.any
  40e778:	tbz	w8, #0, 40e788 <clear@@Base+0xb6b4>
  40e77c:	mov	w22, wzr
  40e780:	mov	w20, #0x10                  	// #16
  40e784:	b	40e7c4 <clear@@Base+0xb6f0>
  40e788:	ldr	x2, [x25, #2592]
  40e78c:	ldrsw	x8, [x23, #2608]
  40e790:	add	x0, sp, #0x8
  40e794:	mov	w1, #0xffffffff            	// #-1
  40e798:	add	x8, x2, x8
  40e79c:	str	x8, [sp, #8]
  40e7a0:	bl	404e98 <clear@@Base+0x1dc4>
  40e7a4:	mov	x2, x0
  40e7a8:	mov	x0, x21
  40e7ac:	mov	w1, w20
  40e7b0:	bl	40e548 <clear@@Base+0xb474>
  40e7b4:	mov	w22, w0
  40e7b8:	ldr	w8, [x26, #544]
  40e7bc:	cmp	w8, #0x1
  40e7c0:	b.eq	40e7e8 <clear@@Base+0xb714>  // b.none
  40e7c4:	ldr	w8, [x24, #2612]
  40e7c8:	mov	w0, w20
  40e7cc:	add	w26, w8, w22
  40e7d0:	bl	40e428 <clear@@Base+0xb354>
  40e7d4:	adrp	x8, 433000 <PC+0x4800>
  40e7d8:	ldr	w8, [x8, #340]
  40e7dc:	add	w9, w26, w0
  40e7e0:	cmp	w9, w8
  40e7e4:	b.gt	40e82c <clear@@Base+0xb758>
  40e7e8:	cbz	x19, 40e7fc <clear@@Base+0xb728>
  40e7ec:	ldrb	w0, [x19]
  40e7f0:	bl	404c00 <clear@@Base+0x1b2c>
  40e7f4:	mov	w21, w0
  40e7f8:	b	40e808 <clear@@Base+0xb734>
  40e7fc:	strb	w21, [sp, #8]
  40e800:	mov	w21, #0x1                   	// #1
  40e804:	add	x19, sp, #0x8
  40e808:	adrp	x9, 42f000 <PC+0x800>
  40e80c:	ldr	w8, [x23, #2608]
  40e810:	ldr	w9, [x9, #2056]
  40e814:	add	w8, w8, w21
  40e818:	sub	w9, w9, #0x6
  40e81c:	cmp	w8, w9
  40e820:	b.lt	40e834 <clear@@Base+0xb760>  // b.tstop
  40e824:	bl	40e11c <clear@@Base+0xb048>
  40e828:	cbz	w0, 40e834 <clear@@Base+0xb760>
  40e82c:	mov	w0, #0x1                   	// #1
  40e830:	b	40e8ac <clear@@Base+0xb7d8>
  40e834:	ldr	w8, [x24, #2612]
  40e838:	cmp	w22, #0x1
  40e83c:	b.lt	40e860 <clear@@Base+0xb78c>  // b.tstop
  40e840:	adrp	x9, 42f000 <PC+0x800>
  40e844:	ldr	w10, [x9, #2620]
  40e848:	cmp	w8, w10
  40e84c:	b.le	40e860 <clear@@Base+0xb78c>
  40e850:	ldr	w10, [x23, #2608]
  40e854:	str	w8, [x9, #2620]
  40e858:	adrp	x9, 42f000 <PC+0x800>
  40e85c:	str	w10, [x9, #2616]
  40e860:	cmp	w21, #0x1
  40e864:	b.lt	40e8a0 <clear@@Base+0xb7cc>  // b.tstop
  40e868:	adrp	x10, 42f000 <PC+0x800>
  40e86c:	ldr	x9, [x25, #2592]
  40e870:	ldr	x10, [x10, #2600]
  40e874:	ldrsw	x11, [x23, #2608]
  40e878:	add	w12, w21, #0x1
  40e87c:	ldrb	w13, [x19], #1
  40e880:	add	x14, x11, #0x1
  40e884:	sub	w12, w12, #0x1
  40e888:	str	w14, [x23, #2608]
  40e88c:	cmp	w12, #0x1
  40e890:	strb	w13, [x9, x11]
  40e894:	strb	w20, [x10, x11]
  40e898:	mov	x11, x14
  40e89c:	b.gt	40e87c <clear@@Base+0xb7a8>
  40e8a0:	mov	w0, wzr
  40e8a4:	add	w8, w8, w22
  40e8a8:	str	w8, [x24, #2612]
  40e8ac:	ldp	x20, x19, [sp, #80]
  40e8b0:	ldp	x22, x21, [sp, #64]
  40e8b4:	ldp	x24, x23, [sp, #48]
  40e8b8:	ldp	x26, x25, [sp, #32]
  40e8bc:	ldp	x29, x30, [sp, #16]
  40e8c0:	add	sp, sp, #0x60
  40e8c4:	ret
  40e8c8:	cmp	x21, #0x7f
  40e8cc:	b.hi	40e8e4 <clear@@Base+0xb810>  // b.pmore
  40e8d0:	adrp	x8, 42f000 <PC+0x800>
  40e8d4:	ldr	x0, [x8, #2576]
  40e8d8:	mov	w1, w21
  40e8dc:	bl	401b30 <strchr@plt>
  40e8e0:	cbnz	x0, 40e8f0 <clear@@Base+0xb81c>
  40e8e4:	mov	x0, x21
  40e8e8:	bl	40d3d8 <clear@@Base+0xa304>
  40e8ec:	cbz	w0, 40e8fc <clear@@Base+0xb828>
  40e8f0:	mov	w22, wzr
  40e8f4:	mov	w20, #0x10                  	// #16
  40e8f8:	b	40e7b8 <clear@@Base+0xb6e4>
  40e8fc:	ldr	x2, [x25, #2592]
  40e900:	ldrsw	x8, [x23, #2608]
  40e904:	add	x8, x2, x8
  40e908:	str	x8, [sp, #8]
  40e90c:	add	x0, sp, #0x8
  40e910:	mov	w1, #0xffffffff            	// #-1
  40e914:	bl	404e98 <clear@@Base+0x1dc4>
  40e918:	ldr	x8, [sp, #8]
  40e91c:	ldr	x2, [x25, #2592]
  40e920:	orr	x9, x0, #0x80
  40e924:	cmp	x9, #0x9b
  40e928:	b.eq	40e934 <clear@@Base+0xb860>  // b.none
  40e92c:	cmp	x8, x2
  40e930:	b.hi	40e90c <clear@@Base+0xb838>  // b.pmore
  40e934:	sub	w8, w8, w2
  40e938:	mov	w0, wzr
  40e93c:	str	w8, [x23, #2608]
  40e940:	b	40e8ac <clear@@Base+0xb7d8>
  40e944:	adrp	x8, 42f000 <PC+0x800>
  40e948:	add	x8, x8, #0xa80
  40e94c:	adrp	x9, 431000 <PC+0x2800>
  40e950:	add	x9, x9, #0x970
  40e954:	mov	x10, x8
  40e958:	add	x11, x10, #0x28
  40e95c:	cmp	x11, x9
  40e960:	str	x11, [x10]
  40e964:	mov	x10, x11
  40e968:	b.cc	40e958 <clear@@Base+0xb884>  // b.lo, b.ul, b.last
  40e96c:	adrp	x9, 431000 <PC+0x2800>
  40e970:	mov	w10, #0x1f18                	// #7960
  40e974:	adrp	x12, 431000 <PC+0x2800>
  40e978:	str	xzr, [x8, #7920]
  40e97c:	adrp	x11, 431000 <PC+0x2800>
  40e980:	add	x12, x12, #0x9d0
  40e984:	mov	w13, #0x1                   	// #1
  40e988:	str	x8, [x9, #2496]
  40e98c:	add	x8, x8, x10
  40e990:	stp	x12, x12, [x12]
  40e994:	stp	xzr, xzr, [x12, #16]
  40e998:	str	x8, [x11, #2504]
  40e99c:	str	x13, [x12, #32]
  40e9a0:	ret
  40e9a4:	adrp	x8, 431000 <PC+0x2800>
  40e9a8:	add	x8, x8, #0x9d0
  40e9ac:	ldr	x10, [x8]
  40e9b0:	cmp	x10, x8
  40e9b4:	b.eq	40e9d8 <clear@@Base+0xb904>  // b.none
  40e9b8:	ldr	x9, [x10, #16]
  40e9bc:	cmp	x9, x1
  40e9c0:	b.ge	40e9e4 <clear@@Base+0xb910>  // b.tcont
  40e9c4:	ldr	x9, [x10, #32]
  40e9c8:	cmp	x9, x0
  40e9cc:	b.eq	40ea90 <clear@@Base+0xb9bc>  // b.none
  40e9d0:	ldr	x10, [x10]
  40e9d4:	b	40e9b0 <clear@@Base+0xb8dc>
  40e9d8:	mov	w12, #0x1                   	// #1
  40e9dc:	mov	x10, x8
  40e9e0:	b	40e9e8 <clear@@Base+0xb914>
  40e9e4:	mov	w12, wzr
  40e9e8:	adrp	x14, 431000 <PC+0x2800>
  40e9ec:	ldr	x13, [x14, #2496]
  40e9f0:	ldr	x11, [x10, #8]
  40e9f4:	adrp	x9, 431000 <PC+0x2800>
  40e9f8:	cbz	x13, 40ea08 <clear@@Base+0xb934>
  40e9fc:	ldr	x15, [x13]
  40ea00:	str	x15, [x14, #2496]
  40ea04:	b	40ea10 <clear@@Base+0xb93c>
  40ea08:	ldr	x13, [x9, #2504]
  40ea0c:	str	xzr, [x9, #2504]
  40ea10:	cmp	x13, x8
  40ea14:	stp	x10, x11, [x13]
  40ea18:	str	x1, [x13, #16]
  40ea1c:	str	x0, [x13, #32]
  40ea20:	str	x13, [x10, #8]
  40ea24:	str	x13, [x11]
  40ea28:	b.eq	40ea4c <clear@@Base+0xb978>  // b.none
  40ea2c:	ldr	x14, [x13]
  40ea30:	cmp	x14, x8
  40ea34:	b.eq	40ea4c <clear@@Base+0xb978>  // b.none
  40ea38:	ldr	x15, [x13, #8]
  40ea3c:	ldr	x14, [x14, #16]
  40ea40:	ldr	x15, [x15, #16]
  40ea44:	sub	x14, x14, x15
  40ea48:	str	x14, [x13, #24]
  40ea4c:	tbnz	w12, #0, 40ea68 <clear@@Base+0xb994>
  40ea50:	ldr	x12, [x10]
  40ea54:	cmp	x12, x8
  40ea58:	b.eq	40ea68 <clear@@Base+0xb994>  // b.none
  40ea5c:	ldr	x12, [x12, #16]
  40ea60:	sub	x12, x12, x1
  40ea64:	str	x12, [x10, #24]
  40ea68:	cmp	x11, x8
  40ea6c:	b.eq	40ea88 <clear@@Base+0xb9b4>  // b.none
  40ea70:	cmp	x13, x8
  40ea74:	b.eq	40ea88 <clear@@Base+0xb9b4>  // b.none
  40ea78:	ldr	x10, [x11, #8]
  40ea7c:	ldr	x10, [x10, #16]
  40ea80:	sub	x10, x1, x10
  40ea84:	str	x10, [x11, #24]
  40ea88:	ldr	x10, [x9, #2504]
  40ea8c:	cbz	x10, 40ea94 <clear@@Base+0xb9c0>
  40ea90:	ret
  40ea94:	ldr	x13, [x8]
  40ea98:	ldr	x11, [x13]
  40ea9c:	cmp	x11, x8
  40eaa0:	b.eq	40eae4 <clear@@Base+0xba10>  // b.none
  40eaa4:	ldr	x12, [x13, #24]
  40eaa8:	mov	x10, xzr
  40eaac:	mov	x14, x12
  40eab0:	cmp	x12, x14
  40eab4:	mov	x15, x11
  40eab8:	b.gt	40eacc <clear@@Base+0xb9f8>
  40eabc:	str	x13, [x9, #2504]
  40eac0:	ldr	x15, [x13]
  40eac4:	mov	x10, x13
  40eac8:	mov	x14, x12
  40eacc:	ldr	x11, [x15]
  40ead0:	cmp	x11, x8
  40ead4:	b.eq	40eae8 <clear@@Base+0xba14>  // b.none
  40ead8:	ldr	x12, [x15, #24]
  40eadc:	mov	x13, x15
  40eae0:	b	40eab0 <clear@@Base+0xb9dc>
  40eae4:	mov	x10, xzr
  40eae8:	ldp	x9, x8, [x10]
  40eaec:	str	x8, [x9, #8]
  40eaf0:	ldr	x8, [x10, #8]
  40eaf4:	str	x9, [x8]
  40eaf8:	ret
  40eafc:	stp	x29, x30, [sp, #-64]!
  40eb00:	stp	x20, x19, [sp, #48]
  40eb04:	cmn	x0, #0x1
  40eb08:	mov	x20, xzr
  40eb0c:	str	x23, [sp, #16]
  40eb10:	stp	x22, x21, [sp, #32]
  40eb14:	mov	x29, sp
  40eb18:	b.eq	40eccc <clear@@Base+0xbbf8>  // b.none
  40eb1c:	adrp	x22, 433000 <PC+0x4800>
  40eb20:	ldr	w8, [x22, #452]
  40eb24:	cbz	w8, 40eccc <clear@@Base+0xbbf8>
  40eb28:	mov	x19, x0
  40eb2c:	cmp	x0, #0x1
  40eb30:	b.lt	40eb68 <clear@@Base+0xba94>  // b.tstop
  40eb34:	adrp	x8, 431000 <PC+0x2800>
  40eb38:	add	x8, x8, #0x9d0
  40eb3c:	ldr	x20, [x8]
  40eb40:	cmp	x20, x8
  40eb44:	b.eq	40eb5c <clear@@Base+0xba88>  // b.none
  40eb48:	ldr	x9, [x20, #16]
  40eb4c:	cmp	x9, x19
  40eb50:	b.ge	40eb70 <clear@@Base+0xba9c>  // b.tcont
  40eb54:	ldr	x20, [x20]
  40eb58:	b	40eb40 <clear@@Base+0xba6c>
  40eb5c:	mov	w21, #0x1                   	// #1
  40eb60:	mov	x20, x8
  40eb64:	b	40eb74 <clear@@Base+0xbaa0>
  40eb68:	mov	w20, #0x1                   	// #1
  40eb6c:	b	40eccc <clear@@Base+0xbbf8>
  40eb70:	mov	w21, wzr
  40eb74:	ldr	x8, [x20, #16]
  40eb78:	cmp	x8, x19
  40eb7c:	b.ne	40eb88 <clear@@Base+0xbab4>  // b.any
  40eb80:	ldr	x20, [x20, #32]
  40eb84:	b	40eccc <clear@@Base+0xbbf8>
  40eb88:	bl	41162c <clear@@Base+0xe558>
  40eb8c:	adrp	x8, 431000 <PC+0x2800>
  40eb90:	str	x0, [x8, #2552]
  40eb94:	ldr	x23, [x20, #8]
  40eb98:	ldr	x0, [x23, #16]
  40eb9c:	tbnz	w21, #0, 40ebb4 <clear@@Base+0xbae0>
  40eba0:	ldr	x8, [x20, #16]
  40eba4:	sub	x9, x19, x0
  40eba8:	sub	x10, x8, x19
  40ebac:	cmp	x9, x10
  40ebb0:	b.ge	40ec2c <clear@@Base+0xbb58>  // b.tcont
  40ebb4:	bl	403f24 <clear@@Base+0xe50>
  40ebb8:	cbnz	w0, 40ecc8 <clear@@Base+0xbbf4>
  40ebbc:	adrp	x8, 431000 <PC+0x2800>
  40ebc0:	str	wzr, [x8, #2560]
  40ebc4:	ldr	x21, [x23, #16]
  40ebc8:	ldr	x20, [x23, #32]
  40ebcc:	cmp	x21, x19
  40ebd0:	b.ge	40ec10 <clear@@Base+0xbb3c>  // b.tcont
  40ebd4:	adrp	x23, 433000 <PC+0x4800>
  40ebd8:	mov	x0, x21
  40ebdc:	mov	x1, xzr
  40ebe0:	mov	x2, xzr
  40ebe4:	bl	40e034 <clear@@Base+0xaf60>
  40ebe8:	ldrb	w8, [x23, #640]
  40ebec:	tst	w8, #0x3
  40ebf0:	b.ne	40ec9c <clear@@Base+0xbbc8>  // b.any
  40ebf4:	mov	x21, x0
  40ebf8:	cmn	x0, #0x1
  40ebfc:	b.eq	40ecc8 <clear@@Base+0xbbf4>  // b.none
  40ec00:	bl	40ece4 <clear@@Base+0xbc10>
  40ec04:	cmp	x21, x19
  40ec08:	add	x20, x20, #0x1
  40ec0c:	b.lt	40ebd8 <clear@@Base+0xbb04>  // b.tstop
  40ec10:	mov	x0, x20
  40ec14:	mov	x1, x21
  40ec18:	bl	40e9a4 <clear@@Base+0xb8d0>
  40ec1c:	cmp	x21, x19
  40ec20:	cset	w8, gt
  40ec24:	sub	x0, x20, x8
  40ec28:	b	40ecd0 <clear@@Base+0xbbfc>
  40ec2c:	mov	x0, x8
  40ec30:	bl	403f24 <clear@@Base+0xe50>
  40ec34:	cbnz	w0, 40ecc8 <clear@@Base+0xbbf4>
  40ec38:	adrp	x8, 431000 <PC+0x2800>
  40ec3c:	str	wzr, [x8, #2560]
  40ec40:	ldr	x21, [x20, #16]
  40ec44:	ldr	x20, [x20, #32]
  40ec48:	cmp	x21, x19
  40ec4c:	b.le	40ec8c <clear@@Base+0xbbb8>
  40ec50:	adrp	x23, 433000 <PC+0x4800>
  40ec54:	mov	x0, x21
  40ec58:	mov	x1, xzr
  40ec5c:	mov	x2, xzr
  40ec60:	bl	40e1ec <clear@@Base+0xb118>
  40ec64:	ldrb	w8, [x23, #640]
  40ec68:	tst	w8, #0x3
  40ec6c:	b.ne	40ec9c <clear@@Base+0xbbc8>  // b.any
  40ec70:	mov	x21, x0
  40ec74:	cmn	x0, #0x1
  40ec78:	b.eq	40ecc8 <clear@@Base+0xbbf4>  // b.none
  40ec7c:	bl	40ece4 <clear@@Base+0xbc10>
  40ec80:	cmp	x21, x19
  40ec84:	sub	x20, x20, #0x1
  40ec88:	b.gt	40ec54 <clear@@Base+0xbb80>
  40ec8c:	mov	x0, x20
  40ec90:	mov	x1, x21
  40ec94:	bl	40e9a4 <clear@@Base+0xb8d0>
  40ec98:	b	40eccc <clear@@Base+0xbbf8>
  40ec9c:	ldr	w8, [x22, #452]
  40eca0:	cmp	w8, #0x2
  40eca4:	b.ne	40ecb4 <clear@@Base+0xbbe0>  // b.any
  40eca8:	adrp	x8, 433000 <PC+0x4800>
  40ecac:	mov	w9, #0x1                   	// #1
  40ecb0:	str	w9, [x8, #412]
  40ecb4:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40ecb8:	add	x0, x0, #0x57a
  40ecbc:	mov	x1, xzr
  40ecc0:	str	wzr, [x22, #452]
  40ecc4:	bl	411b3c <error@@Base>
  40ecc8:	mov	x20, xzr
  40eccc:	mov	x0, x20
  40ecd0:	ldp	x20, x19, [sp, #48]
  40ecd4:	ldp	x22, x21, [sp, #32]
  40ecd8:	ldr	x23, [sp, #16]
  40ecdc:	ldp	x29, x30, [sp], #64
  40ece0:	ret
  40ece4:	stp	x29, x30, [sp, #-32]!
  40ece8:	str	x19, [sp, #16]
  40ecec:	adrp	x19, 431000 <PC+0x2800>
  40ecf0:	ldr	w8, [x19, #2560]
  40ecf4:	mov	x29, sp
  40ecf8:	tbnz	w8, #31, 40ed40 <clear@@Base+0xbc6c>
  40ecfc:	add	w9, w8, #0x1
  40ed00:	cmp	w8, #0x64
  40ed04:	str	w9, [x19, #2560]
  40ed08:	b.lt	40ed40 <clear@@Base+0xbc6c>  // b.tstop
  40ed0c:	str	wzr, [x19, #2560]
  40ed10:	bl	41162c <clear@@Base+0xe558>
  40ed14:	adrp	x8, 431000 <PC+0x2800>
  40ed18:	ldr	x8, [x8, #2552]
  40ed1c:	add	x8, x8, #0x2
  40ed20:	cmp	x0, x8
  40ed24:	b.lt	40ed40 <clear@@Base+0xbc6c>  // b.tstop
  40ed28:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40ed2c:	add	x0, x0, #0x592
  40ed30:	mov	x1, xzr
  40ed34:	bl	411d9c <error@@Base+0x260>
  40ed38:	mov	w8, #0xffffffff            	// #-1
  40ed3c:	str	w8, [x19, #2560]
  40ed40:	ldr	x19, [sp, #16]
  40ed44:	ldp	x29, x30, [sp], #32
  40ed48:	ret
  40ed4c:	stp	x29, x30, [sp, #-48]!
  40ed50:	cmp	x0, #0x2
  40ed54:	stp	x22, x21, [sp, #16]
  40ed58:	stp	x20, x19, [sp, #32]
  40ed5c:	mov	x29, sp
  40ed60:	b.ge	40ed6c <clear@@Base+0xbc98>  // b.tcont
  40ed64:	mov	x0, xzr
  40ed68:	b	40eea4 <clear@@Base+0xbdd0>
  40ed6c:	adrp	x8, 431000 <PC+0x2800>
  40ed70:	add	x8, x8, #0x9d0
  40ed74:	ldr	x21, [x8]
  40ed78:	mov	x19, x0
  40ed7c:	cmp	x21, x8
  40ed80:	b.eq	40ed98 <clear@@Base+0xbcc4>  // b.none
  40ed84:	ldr	x9, [x21, #32]
  40ed88:	cmp	x9, x19
  40ed8c:	b.ge	40eda4 <clear@@Base+0xbcd0>  // b.tcont
  40ed90:	ldr	x21, [x21]
  40ed94:	b	40ed7c <clear@@Base+0xbca8>
  40ed98:	mov	w9, #0x1                   	// #1
  40ed9c:	mov	x21, x8
  40eda0:	b	40eda8 <clear@@Base+0xbcd4>
  40eda4:	mov	w9, wzr
  40eda8:	ldr	x8, [x21, #32]
  40edac:	subs	x8, x8, x19
  40edb0:	b.ne	40edbc <clear@@Base+0xbce8>  // b.any
  40edb4:	ldr	x0, [x21, #16]
  40edb8:	b	40eea4 <clear@@Base+0xbdd0>
  40edbc:	ldr	x22, [x21, #8]
  40edc0:	tbnz	w9, #0, 40edd4 <clear@@Base+0xbd00>
  40edc4:	ldr	x9, [x22, #32]
  40edc8:	sub	x9, x19, x9
  40edcc:	cmp	x9, x8
  40edd0:	b.ge	40ee30 <clear@@Base+0xbd5c>  // b.tcont
  40edd4:	ldr	x0, [x22, #16]
  40edd8:	bl	403f24 <clear@@Base+0xe50>
  40eddc:	cbnz	w0, 40ee3c <clear@@Base+0xbd68>
  40ede0:	ldr	x20, [x22, #32]
  40ede4:	ldr	x21, [x22, #16]
  40ede8:	cmp	x20, x19
  40edec:	b.ge	40ee94 <clear@@Base+0xbdc0>  // b.tcont
  40edf0:	adrp	x22, 433000 <PC+0x4800>
  40edf4:	mov	x0, x21
  40edf8:	mov	x1, xzr
  40edfc:	mov	x2, xzr
  40ee00:	bl	40e034 <clear@@Base+0xaf60>
  40ee04:	mov	x21, x0
  40ee08:	cmn	x0, #0x1
  40ee0c:	mov	x0, #0xffffffffffffffff    	// #-1
  40ee10:	b.eq	40eea4 <clear@@Base+0xbdd0>  // b.none
  40ee14:	ldr	w8, [x22, #640]
  40ee18:	and	w8, w8, #0x3
  40ee1c:	cbnz	w8, 40eea4 <clear@@Base+0xbdd0>
  40ee20:	add	x20, x20, #0x1
  40ee24:	cmp	x19, x20
  40ee28:	b.ne	40edf4 <clear@@Base+0xbd20>  // b.any
  40ee2c:	b	40ee90 <clear@@Base+0xbdbc>
  40ee30:	ldr	x0, [x21, #16]
  40ee34:	bl	403f24 <clear@@Base+0xe50>
  40ee38:	cbz	w0, 40ee44 <clear@@Base+0xbd70>
  40ee3c:	mov	x0, #0xffffffffffffffff    	// #-1
  40ee40:	b	40eea4 <clear@@Base+0xbdd0>
  40ee44:	ldr	x20, [x21, #32]
  40ee48:	ldr	x21, [x21, #16]
  40ee4c:	cmp	x20, x19
  40ee50:	b.le	40ee94 <clear@@Base+0xbdc0>
  40ee54:	adrp	x22, 433000 <PC+0x4800>
  40ee58:	mov	x0, x21
  40ee5c:	mov	x1, xzr
  40ee60:	mov	x2, xzr
  40ee64:	bl	40e1ec <clear@@Base+0xb118>
  40ee68:	mov	x21, x0
  40ee6c:	cmn	x0, #0x1
  40ee70:	mov	x0, #0xffffffffffffffff    	// #-1
  40ee74:	b.eq	40eea4 <clear@@Base+0xbdd0>  // b.none
  40ee78:	ldr	w8, [x22, #640]
  40ee7c:	and	w8, w8, #0x3
  40ee80:	cbnz	w8, 40eea4 <clear@@Base+0xbdd0>
  40ee84:	sub	x20, x20, #0x1
  40ee88:	cmp	x20, x19
  40ee8c:	b.gt	40ee58 <clear@@Base+0xbd84>
  40ee90:	mov	x20, x19
  40ee94:	mov	x0, x20
  40ee98:	mov	x1, x21
  40ee9c:	bl	40e9a4 <clear@@Base+0xb8d0>
  40eea0:	mov	x0, x21
  40eea4:	ldp	x20, x19, [sp, #32]
  40eea8:	ldp	x22, x21, [sp, #16]
  40eeac:	ldp	x29, x30, [sp], #48
  40eeb0:	ret
  40eeb4:	stp	x29, x30, [sp, #-48]!
  40eeb8:	stp	x22, x21, [sp, #16]
  40eebc:	stp	x20, x19, [sp, #32]
  40eec0:	mov	x29, sp
  40eec4:	mov	w21, w0
  40eec8:	bl	412210 <error@@Base+0x6d4>
  40eecc:	mov	x20, x0
  40eed0:	bl	403c90 <clear@@Base+0xbbc>
  40eed4:	cmn	x20, #0x1
  40eed8:	mov	x19, x0
  40eedc:	cset	w8, eq  // eq = none
  40eee0:	b.ne	40ef24 <clear@@Base+0xbe50>  // b.any
  40eee4:	tbnz	w21, #31, 40ef24 <clear@@Base+0xbe50>
  40eee8:	adrp	x22, 433000 <PC+0x4800>
  40eeec:	ldr	w9, [x22, #328]
  40eef0:	cmp	w9, w21
  40eef4:	b.le	40ef24 <clear@@Base+0xbe50>
  40eef8:	add	w21, w21, #0x1
  40eefc:	mov	w0, w21
  40ef00:	bl	412210 <error@@Base+0x6d4>
  40ef04:	cmn	x0, #0x1
  40ef08:	mov	x20, x0
  40ef0c:	cset	w8, eq  // eq = none
  40ef10:	b.ne	40ef24 <clear@@Base+0xbe50>  // b.any
  40ef14:	ldr	w9, [x22, #328]
  40ef18:	cmp	w21, w9
  40ef1c:	add	w21, w21, #0x1
  40ef20:	b.lt	40eefc <clear@@Base+0xbe28>  // b.tstop
  40ef24:	cmp	w8, #0x0
  40ef28:	csel	x20, x19, x20, ne  // ne = any
  40ef2c:	mov	x0, x20
  40ef30:	bl	40eafc <clear@@Base+0xba28>
  40ef34:	cmp	x20, x19
  40ef38:	ldp	x20, x19, [sp, #32]
  40ef3c:	ldp	x22, x21, [sp, #16]
  40ef40:	cset	w8, eq  // eq = none
  40ef44:	sub	x0, x0, x8
  40ef48:	ldp	x29, x30, [sp], #48
  40ef4c:	ret
  40ef50:	stp	x29, x30, [sp, #-80]!
  40ef54:	stp	x26, x25, [sp, #16]
  40ef58:	stp	x24, x23, [sp, #32]
  40ef5c:	stp	x22, x21, [sp, #48]
  40ef60:	stp	x20, x19, [sp, #64]
  40ef64:	ldrb	w8, [x0]
  40ef68:	mov	x21, x0
  40ef6c:	mov	x19, x1
  40ef70:	mov	x29, sp
  40ef74:	cmp	w8, #0x2d
  40ef78:	b.ne	40ef84 <clear@@Base+0xbeb0>  // b.any
  40ef7c:	add	x21, x21, #0x1
  40ef80:	b	40efa8 <clear@@Base+0xbed4>
  40ef84:	bl	403108 <clear@@Base+0x34>
  40ef88:	adrp	x0, 415000 <winch@@Base+0x9c0>
  40ef8c:	add	x0, x0, #0xf7a
  40ef90:	bl	4118d4 <clear@@Base+0xe800>
  40ef94:	mov	x0, x21
  40ef98:	bl	4118d4 <clear@@Base+0xe800>
  40ef9c:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40efa0:	add	x0, x0, #0x809
  40efa4:	bl	4118d4 <clear@@Base+0xe800>
  40efa8:	bl	409ed8 <clear@@Base+0x6e04>
  40efac:	mov	x20, x0
  40efb0:	mov	x0, xzr
  40efb4:	bl	409a84 <clear@@Base+0x69b0>
  40efb8:	bl	402f20 <setlocale@plt+0x1260>
  40efbc:	bl	411860 <clear@@Base+0xe78c>
  40efc0:	mov	w0, wzr
  40efc4:	bl	4022b0 <setlocale@plt+0x5f0>
  40efc8:	mov	w0, wzr
  40efcc:	bl	414684 <winch@@Base+0x44>
  40efd0:	mov	w0, wzr
  40efd4:	bl	401860 <dup@plt>
  40efd8:	mov	w22, w0
  40efdc:	mov	w0, wzr
  40efe0:	bl	401ac0 <close@plt>
  40efe4:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40efe8:	add	x0, x0, #0x5ab
  40efec:	mov	w1, wzr
  40eff0:	bl	4019b0 <open@plt>
  40eff4:	tbz	w0, #31, 40f000 <clear@@Base+0xbf2c>
  40eff8:	mov	w0, w22
  40effc:	bl	401860 <dup@plt>
  40f000:	adrp	x0, 416000 <winch@@Base+0x19c0>
  40f004:	add	x0, x0, #0x37e
  40f008:	bl	40939c <clear@@Base+0x62c8>
  40f00c:	cbz	x0, 40f0a8 <clear@@Base+0xbfd4>
  40f010:	ldrb	w8, [x0]
  40f014:	mov	x23, x0
  40f018:	cbz	w8, 40f0a8 <clear@@Base+0xbfd4>
  40f01c:	ldrb	w8, [x21]
  40f020:	cbz	w8, 40f098 <clear@@Base+0xbfc4>
  40f024:	mov	x0, x21
  40f028:	bl	40a6bc <clear@@Base+0x75e8>
  40f02c:	cbz	x0, 40f0a8 <clear@@Base+0xbfd4>
  40f030:	mov	x25, x0
  40f034:	mov	x0, x23
  40f038:	bl	401830 <strlen@plt>
  40f03c:	mov	x24, x0
  40f040:	mov	x0, x25
  40f044:	bl	401830 <strlen@plt>
  40f048:	add	w8, w0, w24
  40f04c:	add	w26, w8, #0x5
  40f050:	mov	w1, #0x1                   	// #1
  40f054:	mov	w0, w26
  40f058:	bl	4021d4 <setlocale@plt+0x514>
  40f05c:	mov	x24, x0
  40f060:	sxtw	x26, w26
  40f064:	bl	40b510 <clear@@Base+0x843c>
  40f068:	adrp	x2, 416000 <winch@@Base+0x19c0>
  40f06c:	mov	x4, x0
  40f070:	add	x2, x2, #0x384
  40f074:	mov	x0, x24
  40f078:	mov	x1, x26
  40f07c:	mov	x3, x23
  40f080:	mov	x5, x25
  40f084:	bl	401900 <snprintf@plt>
  40f088:	mov	x0, x25
  40f08c:	bl	401b20 <free@plt>
  40f090:	cbnz	x24, 40f0c8 <clear@@Base+0xbff4>
  40f094:	b	40f0a8 <clear@@Base+0xbfd4>
  40f098:	mov	x0, x23
  40f09c:	bl	40212c <setlocale@plt+0x46c>
  40f0a0:	mov	x24, x0
  40f0a4:	cbnz	x24, 40f0c8 <clear@@Base+0xbff4>
  40f0a8:	ldrb	w8, [x21]
  40f0ac:	cbz	w8, 40f0b8 <clear@@Base+0xbfe4>
  40f0b0:	mov	x0, x21
  40f0b4:	b	40f0c0 <clear@@Base+0xbfec>
  40f0b8:	adrp	x0, 41a000 <winch@@Base+0x59c0>
  40f0bc:	add	x0, x0, #0x72c
  40f0c0:	bl	40212c <setlocale@plt+0x46c>
  40f0c4:	mov	x24, x0
  40f0c8:	mov	x0, x24
  40f0cc:	bl	401aa0 <system@plt>
  40f0d0:	mov	x0, x24
  40f0d4:	bl	401b20 <free@plt>
  40f0d8:	mov	w0, wzr
  40f0dc:	bl	401ac0 <close@plt>
  40f0e0:	mov	w0, w22
  40f0e4:	bl	401860 <dup@plt>
  40f0e8:	mov	w0, w22
  40f0ec:	bl	401ac0 <close@plt>
  40f0f0:	mov	w0, #0x1                   	// #1
  40f0f4:	mov	w21, #0x1                   	// #1
  40f0f8:	bl	414684 <winch@@Base+0x44>
  40f0fc:	mov	w0, #0x1                   	// #1
  40f100:	bl	4022b0 <setlocale@plt+0x5f0>
  40f104:	cbz	x19, 40f12c <clear@@Base+0xc058>
  40f108:	mov	x0, x19
  40f10c:	bl	4118d4 <clear@@Base+0xe800>
  40f110:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40f114:	add	x0, x0, #0x5b4
  40f118:	bl	4118d4 <clear@@Base+0xe800>
  40f11c:	bl	411af8 <clear@@Base+0xea24>
  40f120:	mov	w0, #0xa                   	// #10
  40f124:	bl	4117f8 <clear@@Base+0xe724>
  40f128:	bl	411860 <clear@@Base+0xe78c>
  40f12c:	bl	402e0c <setlocale@plt+0x114c>
  40f130:	adrp	x8, 433000 <PC+0x4800>
  40f134:	mov	x0, x20
  40f138:	str	w21, [x8, #412]
  40f13c:	bl	409fe4 <clear@@Base+0x6f10>
  40f140:	ldp	x20, x19, [sp, #64]
  40f144:	ldp	x22, x21, [sp, #48]
  40f148:	ldp	x24, x23, [sp, #32]
  40f14c:	ldp	x26, x25, [sp, #16]
  40f150:	mov	w0, wzr
  40f154:	ldp	x29, x30, [sp], #80
  40f158:	b	414640 <winch@@Base>
  40f15c:	stp	x29, x30, [sp, #-48]!
  40f160:	stp	x22, x21, [sp, #16]
  40f164:	stp	x20, x19, [sp, #32]
  40f168:	mov	x29, sp
  40f16c:	mov	x19, x1
  40f170:	mov	w22, w0
  40f174:	bl	40f750 <clear@@Base+0xc67c>
  40f178:	cmn	x0, #0x1
  40f17c:	b.eq	40f1b4 <clear@@Base+0xc0e0>  // b.none
  40f180:	mov	x20, x0
  40f184:	mov	w0, wzr
  40f188:	bl	412210 <error@@Base+0x6d4>
  40f18c:	cmn	x0, #0x1
  40f190:	csel	x21, xzr, x0, eq  // eq = none
  40f194:	mov	w0, #0xffffffff            	// #-1
  40f198:	bl	412210 <error@@Base+0x6d4>
  40f19c:	cmp	w22, #0x2e
  40f1a0:	mov	x2, x0
  40f1a4:	b.ne	40f1c4 <clear@@Base+0xc0f0>  // b.any
  40f1a8:	mov	x0, x19
  40f1ac:	mov	x1, x21
  40f1b0:	b	40f1ec <clear@@Base+0xc118>
  40f1b4:	ldp	x20, x19, [sp, #32]
  40f1b8:	ldp	x22, x21, [sp, #16]
  40f1bc:	ldp	x29, x30, [sp], #48
  40f1c0:	ret
  40f1c4:	cmp	x20, x21
  40f1c8:	b.le	40f1e4 <clear@@Base+0xc110>
  40f1cc:	cmn	x2, #0x1
  40f1d0:	b.eq	40f1a8 <clear@@Base+0xc0d4>  // b.none
  40f1d4:	mov	x0, x19
  40f1d8:	mov	x1, x21
  40f1dc:	mov	x2, x20
  40f1e0:	b	40f1ec <clear@@Base+0xc118>
  40f1e4:	mov	x0, x19
  40f1e8:	mov	x1, x20
  40f1ec:	ldp	x20, x19, [sp, #32]
  40f1f0:	ldp	x22, x21, [sp, #16]
  40f1f4:	ldp	x29, x30, [sp], #48
  40f1f8:	b	40f1fc <clear@@Base+0xc128>
  40f1fc:	stp	x29, x30, [sp, #-48]!
  40f200:	stp	x22, x21, [sp, #16]
  40f204:	mov	x22, x0
  40f208:	mov	x0, x1
  40f20c:	stp	x20, x19, [sp, #32]
  40f210:	mov	x29, sp
  40f214:	mov	x20, x2
  40f218:	mov	x21, x1
  40f21c:	bl	403f24 <clear@@Base+0xe50>
  40f220:	cbz	w0, 40f23c <clear@@Base+0xc168>
  40f224:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40f228:	add	x0, x0, #0x5c5
  40f22c:	mov	x1, xzr
  40f230:	bl	411b3c <error@@Base>
  40f234:	mov	w0, #0xffffffff            	// #-1
  40f238:	b	40f348 <clear@@Base+0xc274>
  40f23c:	adrp	x1, 415000 <winch@@Base+0x9c0>
  40f240:	add	x1, x1, #0x951
  40f244:	mov	x0, x22
  40f248:	bl	4019c0 <popen@plt>
  40f24c:	cbz	x0, 40f358 <clear@@Base+0xc284>
  40f250:	mov	x19, x0
  40f254:	bl	403108 <clear@@Base+0x34>
  40f258:	adrp	x0, 415000 <winch@@Base+0x9c0>
  40f25c:	add	x0, x0, #0xf7a
  40f260:	bl	4118d4 <clear@@Base+0xe800>
  40f264:	mov	x0, x22
  40f268:	bl	4118d4 <clear@@Base+0xe800>
  40f26c:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40f270:	add	x0, x0, #0x809
  40f274:	bl	4118d4 <clear@@Base+0xe800>
  40f278:	bl	402f20 <setlocale@plt+0x1260>
  40f27c:	bl	411860 <clear@@Base+0xe78c>
  40f280:	mov	w0, wzr
  40f284:	bl	4022b0 <setlocale@plt+0x5f0>
  40f288:	mov	w0, wzr
  40f28c:	bl	414684 <winch@@Base+0x44>
  40f290:	mov	w0, #0xd                   	// #13
  40f294:	mov	w1, #0x1                   	// #1
  40f298:	bl	401930 <signal@plt>
  40f29c:	mov	w22, #0xffffffff            	// #-1
  40f2a0:	cmn	x20, #0x1
  40f2a4:	b.eq	40f2b4 <clear@@Base+0xc1e0>  // b.none
  40f2a8:	cmp	x21, x20
  40f2ac:	b.gt	40f2d8 <clear@@Base+0xc204>
  40f2b0:	add	x21, x21, #0x1
  40f2b4:	bl	403de4 <clear@@Base+0xd10>
  40f2b8:	mov	w22, w0
  40f2bc:	cmn	w0, #0x1
  40f2c0:	b.eq	40f2d8 <clear@@Base+0xc204>  // b.none
  40f2c4:	mov	w0, w22
  40f2c8:	mov	x1, x19
  40f2cc:	bl	4018c0 <putc@plt>
  40f2d0:	cmn	w0, #0x1
  40f2d4:	b.ne	40f2a0 <clear@@Base+0xc1cc>  // b.any
  40f2d8:	cmn	w22, #0x1
  40f2dc:	b.eq	40f308 <clear@@Base+0xc234>  // b.none
  40f2e0:	cmp	w22, #0xa
  40f2e4:	b.eq	40f308 <clear@@Base+0xc234>  // b.none
  40f2e8:	bl	403de4 <clear@@Base+0xd10>
  40f2ec:	cmn	w0, #0x1
  40f2f0:	b.eq	40f308 <clear@@Base+0xc234>  // b.none
  40f2f4:	mov	x1, x19
  40f2f8:	mov	w22, w0
  40f2fc:	bl	4018c0 <putc@plt>
  40f300:	cmn	w0, #0x1
  40f304:	b.ne	40f2d8 <clear@@Base+0xc204>  // b.any
  40f308:	mov	x0, x19
  40f30c:	bl	401c30 <pclose@plt>
  40f310:	mov	w0, #0xd                   	// #13
  40f314:	mov	x1, xzr
  40f318:	bl	401930 <signal@plt>
  40f31c:	mov	w0, #0x1                   	// #1
  40f320:	mov	w19, #0x1                   	// #1
  40f324:	bl	414684 <winch@@Base+0x44>
  40f328:	mov	w0, #0x1                   	// #1
  40f32c:	bl	4022b0 <setlocale@plt+0x5f0>
  40f330:	bl	402e0c <setlocale@plt+0x114c>
  40f334:	adrp	x8, 433000 <PC+0x4800>
  40f338:	mov	w0, wzr
  40f33c:	str	w19, [x8, #412]
  40f340:	bl	414640 <winch@@Base>
  40f344:	mov	w0, wzr
  40f348:	ldp	x20, x19, [sp, #32]
  40f34c:	ldp	x22, x21, [sp, #16]
  40f350:	ldp	x29, x30, [sp], #48
  40f354:	ret
  40f358:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40f35c:	add	x0, x0, #0x5e3
  40f360:	b	40f22c <clear@@Base+0xc158>
  40f364:	adrp	x10, 431000 <PC+0x2800>
  40f368:	mov	x8, xzr
  40f36c:	mov	x9, xzr
  40f370:	add	x10, x10, #0xa10
  40f374:	mov	x11, #0xffffffffffffffff    	// #-1
  40f378:	mov	w12, #0xffffffff            	// #-1
  40f37c:	mov	w13, #0x27                  	// #39
  40f380:	mov	w14, #0x61                  	// #97
  40f384:	cmp	w9, #0x34
  40f388:	b.eq	40f39c <clear@@Base+0xc2c8>  // b.none
  40f38c:	cmp	w9, #0x35
  40f390:	b.ne	40f3a4 <clear@@Base+0xc2d0>  // b.any
  40f394:	mov	w15, #0x27                  	// #39
  40f398:	b	40f3b0 <clear@@Base+0xc2dc>
  40f39c:	mov	w15, #0x23                  	// #35
  40f3a0:	b	40f3b0 <clear@@Base+0xc2dc>
  40f3a4:	cmp	x9, #0x1a
  40f3a8:	csel	x15, x14, x13, cc  // cc = lo, ul, last
  40f3ac:	add	w15, w9, w15
  40f3b0:	add	x16, x10, x8
  40f3b4:	add	x8, x8, #0x28
  40f3b8:	cmp	x8, #0x870
  40f3bc:	add	x9, x9, #0x1
  40f3c0:	strb	w15, [x16]
  40f3c4:	stp	xzr, x11, [x16, #16]
  40f3c8:	str	w12, [x16, #32]
  40f3cc:	str	xzr, [x16, #8]
  40f3d0:	b.ne	40f384 <clear@@Base+0xc2b0>  // b.any
  40f3d4:	ret
  40f3d8:	stp	x29, x30, [sp, #-16]!
  40f3dc:	mov	x29, sp
  40f3e0:	bl	40f3f4 <clear@@Base+0xc320>
  40f3e4:	cmp	x0, #0x0
  40f3e8:	cset	w0, eq  // eq = none
  40f3ec:	ldp	x29, x30, [sp], #16
  40f3f0:	ret
  40f3f4:	stp	x29, x30, [sp, #-32]!
  40f3f8:	cmp	w0, #0x2d
  40f3fc:	stp	x20, x19, [sp, #16]
  40f400:	mov	x29, sp
  40f404:	b.gt	40f424 <clear@@Base+0xc350>
  40f408:	cmp	w0, #0x24
  40f40c:	b.eq	40f454 <clear@@Base+0xc380>  // b.none
  40f410:	cmp	w0, #0x27
  40f414:	b.ne	40f48c <clear@@Base+0xc3b8>  // b.any
  40f418:	adrp	x19, 432000 <PC+0x3800>
  40f41c:	add	x19, x19, #0x258
  40f420:	b	40f4e4 <clear@@Base+0xc410>
  40f424:	cmp	w0, #0x2e
  40f428:	b.eq	40f468 <clear@@Base+0xc394>  // b.none
  40f42c:	cmp	w0, #0x5e
  40f430:	b.ne	40f48c <clear@@Base+0xc3b8>  // b.any
  40f434:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  40f438:	ldr	x8, [x8, #2064]
  40f43c:	adrp	x19, 432000 <PC+0x3800>
  40f440:	add	x19, x19, #0x280
  40f444:	stp	xzr, xzr, [x19, #16]
  40f448:	str	x8, [x19, #8]
  40f44c:	str	wzr, [x19, #32]
  40f450:	b	40f4e4 <clear@@Base+0xc410>
  40f454:	bl	404070 <clear@@Base+0xf9c>
  40f458:	cbz	w0, 40f4bc <clear@@Base+0xc3e8>
  40f45c:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40f460:	add	x0, x0, #0x46c
  40f464:	b	40f4ac <clear@@Base+0xc3d8>
  40f468:	adrp	x19, 432000 <PC+0x3800>
  40f46c:	add	x19, x19, #0x280
  40f470:	add	x0, x19, #0x18
  40f474:	mov	w1, wzr
  40f478:	bl	41241c <error@@Base+0x8e0>
  40f47c:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  40f480:	ldr	x8, [x8, #2064]
  40f484:	stp	x8, xzr, [x19, #8]
  40f488:	b	40f4e4 <clear@@Base+0xc410>
  40f48c:	bl	40f568 <clear@@Base+0xc494>
  40f490:	mov	x19, x0
  40f494:	cbz	x0, 40f4e4 <clear@@Base+0xc410>
  40f498:	ldr	x8, [x19, #24]
  40f49c:	cmn	x8, #0x1
  40f4a0:	b.ne	40f4e4 <clear@@Base+0xc410>  // b.any
  40f4a4:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40f4a8:	add	x0, x0, #0x61e
  40f4ac:	mov	x1, xzr
  40f4b0:	bl	411b3c <error@@Base>
  40f4b4:	mov	x19, xzr
  40f4b8:	b	40f4e4 <clear@@Base+0xc410>
  40f4bc:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  40f4c0:	ldr	x20, [x8, #2064]
  40f4c4:	bl	403cdc <clear@@Base+0xc08>
  40f4c8:	adrp	x8, 433000 <PC+0x4800>
  40f4cc:	ldr	w8, [x8, #328]
  40f4d0:	adrp	x19, 432000 <PC+0x3800>
  40f4d4:	add	x19, x19, #0x280
  40f4d8:	stp	xzr, x0, [x19, #16]
  40f4dc:	str	w8, [x19, #32]
  40f4e0:	str	x20, [x19, #8]
  40f4e4:	mov	x0, x19
  40f4e8:	ldp	x20, x19, [sp, #16]
  40f4ec:	ldp	x29, x30, [sp], #32
  40f4f0:	ret
  40f4f4:	sub	sp, sp, #0x30
  40f4f8:	stp	x29, x30, [sp, #16]
  40f4fc:	stp	x20, x19, [sp, #32]
  40f500:	add	x29, sp, #0x10
  40f504:	mov	w20, w1
  40f508:	bl	40f568 <clear@@Base+0xc494>
  40f50c:	cbz	x0, 40f558 <clear@@Base+0xc484>
  40f510:	mov	x19, x0
  40f514:	mov	x0, sp
  40f518:	mov	w1, w20
  40f51c:	bl	41241c <error@@Base+0x8e0>
  40f520:	ldr	x8, [sp]
  40f524:	cmn	x8, #0x1
  40f528:	b.eq	40f554 <clear@@Base+0xc480>  // b.none
  40f52c:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  40f530:	ldr	w10, [sp, #8]
  40f534:	ldr	x9, [x9, #2064]
  40f538:	adrp	x11, 431000 <PC+0x2800>
  40f53c:	mov	w12, #0x1                   	// #1
  40f540:	stp	xzr, x8, [x19, #16]
  40f544:	str	w10, [x19, #32]
  40f548:	str	x9, [x19, #8]
  40f54c:	str	w12, [x11, #2568]
  40f550:	b	40f558 <clear@@Base+0xc484>
  40f554:	bl	403094 <setlocale@plt+0x13d4>
  40f558:	ldp	x20, x19, [sp, #32]
  40f55c:	ldp	x29, x30, [sp, #16]
  40f560:	add	sp, sp, #0x30
  40f564:	ret
  40f568:	sub	w8, w0, #0x61
  40f56c:	cmp	w8, #0x19
  40f570:	b.hi	40f588 <clear@@Base+0xc4b4>  // b.pmore
  40f574:	adrp	x9, 431000 <PC+0x2800>
  40f578:	add	x9, x9, #0xa10
  40f57c:	mov	w10, #0x28                  	// #40
  40f580:	umaddl	x0, w8, w10, x9
  40f584:	ret
  40f588:	sub	w8, w0, #0x41
  40f58c:	cmp	w8, #0x19
  40f590:	b.hi	40f5ac <clear@@Base+0xc4d8>  // b.pmore
  40f594:	adrp	x8, 431000 <PC+0x2800>
  40f598:	add	x8, x8, #0xa10
  40f59c:	mov	w9, #0x28                  	// #40
  40f5a0:	smaddl	x8, w0, w9, x8
  40f5a4:	sub	x0, x8, #0x618
  40f5a8:	ret
  40f5ac:	cmp	w0, #0x23
  40f5b0:	b.ne	40f5c0 <clear@@Base+0xc4ec>  // b.any
  40f5b4:	adrp	x0, 432000 <PC+0x3800>
  40f5b8:	add	x0, x0, #0x230
  40f5bc:	ret
  40f5c0:	stp	x29, x30, [sp, #-16]!
  40f5c4:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40f5c8:	add	x0, x0, #0x62b
  40f5cc:	mov	x1, xzr
  40f5d0:	mov	x29, sp
  40f5d4:	bl	411b3c <error@@Base>
  40f5d8:	mov	x0, xzr
  40f5dc:	ldp	x29, x30, [sp], #16
  40f5e0:	ret
  40f5e4:	stp	x29, x30, [sp, #-16]!
  40f5e8:	mov	x29, sp
  40f5ec:	bl	40f568 <clear@@Base+0xc494>
  40f5f0:	cbz	x0, 40f614 <clear@@Base+0xc540>
  40f5f4:	ldr	x8, [x0, #24]
  40f5f8:	cmn	x8, #0x1
  40f5fc:	b.eq	40f61c <clear@@Base+0xc548>  // b.none
  40f600:	mov	x8, #0xffffffffffffffff    	// #-1
  40f604:	adrp	x9, 431000 <PC+0x2800>
  40f608:	mov	w10, #0x1                   	// #1
  40f60c:	str	x8, [x0, #24]
  40f610:	str	w10, [x9, #2568]
  40f614:	ldp	x29, x30, [sp], #16
  40f618:	ret
  40f61c:	ldp	x29, x30, [sp], #16
  40f620:	b	403094 <setlocale@plt+0x13d4>
  40f624:	sub	sp, sp, #0x20
  40f628:	stp	x29, x30, [sp, #16]
  40f62c:	add	x29, sp, #0x10
  40f630:	bl	4045a0 <clear@@Base+0x14cc>
  40f634:	tbnz	w0, #3, 40f670 <clear@@Base+0xc59c>
  40f638:	mov	x0, sp
  40f63c:	mov	w1, wzr
  40f640:	bl	41241c <error@@Base+0x8e0>
  40f644:	ldr	x8, [sp]
  40f648:	cmn	x8, #0x1
  40f64c:	b.eq	40f670 <clear@@Base+0xc59c>  // b.none
  40f650:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  40f654:	ldr	w10, [sp, #8]
  40f658:	ldr	x9, [x9, #2064]
  40f65c:	adrp	x11, 432000 <PC+0x3800>
  40f660:	add	x11, x11, #0x260
  40f664:	stp	xzr, x8, [x11, #8]
  40f668:	str	w10, [x11, #24]
  40f66c:	str	x9, [x11]
  40f670:	ldp	x29, x30, [sp, #16]
  40f674:	add	sp, sp, #0x20
  40f678:	ret
  40f67c:	stp	x29, x30, [sp, #-48]!
  40f680:	str	x21, [sp, #16]
  40f684:	stp	x20, x19, [sp, #32]
  40f688:	mov	x29, sp
  40f68c:	bl	40f3f4 <clear@@Base+0xc320>
  40f690:	cbz	x0, 40f728 <clear@@Base+0xc654>
  40f694:	adrp	x8, 432000 <PC+0x3800>
  40f698:	add	x8, x8, #0x258
  40f69c:	mov	x19, x0
  40f6a0:	cmp	x0, x8
  40f6a4:	adrp	x21, 42e000 <winch@@Base+0x199c0>
  40f6a8:	b.ne	40f6d8 <clear@@Base+0xc604>  // b.any
  40f6ac:	ldr	x8, [x8, #24]
  40f6b0:	cmn	x8, #0x1
  40f6b4:	b.ne	40f6d8 <clear@@Base+0xc604>  // b.any
  40f6b8:	adrp	x8, 433000 <PC+0x4800>
  40f6bc:	ldr	w8, [x8, #508]
  40f6c0:	ldr	x9, [x21, #2064]
  40f6c4:	adrp	x10, 432000 <PC+0x3800>
  40f6c8:	add	x10, x10, #0x260
  40f6cc:	stp	xzr, xzr, [x10, #8]
  40f6d0:	str	w8, [x10, #24]
  40f6d4:	str	x9, [x10]
  40f6d8:	ldr	x0, [x19, #8]
  40f6dc:	cbnz	x0, 40f70c <clear@@Base+0xc638>
  40f6e0:	ldr	x20, [x19, #16]
  40f6e4:	bl	40be2c <clear@@Base+0x8d58>
  40f6e8:	mov	x1, x0
  40f6ec:	mov	x0, x20
  40f6f0:	bl	40be58 <clear@@Base+0x8d84>
  40f6f4:	ldr	x8, [x19, #16]
  40f6f8:	str	x0, [x19, #8]
  40f6fc:	mov	x0, x8
  40f700:	bl	401b20 <free@plt>
  40f704:	ldr	x0, [x19, #8]
  40f708:	str	xzr, [x19, #16]
  40f70c:	ldr	x8, [x21, #2064]
  40f710:	ldr	x20, [x19, #24]
  40f714:	ldr	w19, [x19, #32]
  40f718:	cmp	x0, x8
  40f71c:	b.eq	40f738 <clear@@Base+0xc664>  // b.none
  40f720:	bl	409a84 <clear@@Base+0x69b0>
  40f724:	cbz	w0, 40f738 <clear@@Base+0xc664>
  40f728:	ldp	x20, x19, [sp, #32]
  40f72c:	ldr	x21, [sp, #16]
  40f730:	ldp	x29, x30, [sp], #48
  40f734:	ret
  40f738:	mov	x0, x20
  40f73c:	mov	w1, w19
  40f740:	ldp	x20, x19, [sp, #32]
  40f744:	ldr	x21, [sp, #16]
  40f748:	ldp	x29, x30, [sp], #48
  40f74c:	b	40c79c <clear@@Base+0x96c8>
  40f750:	stp	x29, x30, [sp, #-16]!
  40f754:	mov	x29, sp
  40f758:	bl	40f3f4 <clear@@Base+0xc320>
  40f75c:	cbz	x0, 40f784 <clear@@Base+0xc6b0>
  40f760:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  40f764:	ldr	x8, [x0, #8]
  40f768:	ldr	x9, [x9, #2064]
  40f76c:	cmp	x8, x9
  40f770:	b.eq	40f78c <clear@@Base+0xc6b8>  // b.none
  40f774:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40f778:	add	x0, x0, #0x5f6
  40f77c:	mov	x1, xzr
  40f780:	bl	411b3c <error@@Base>
  40f784:	mov	x0, #0xffffffffffffffff    	// #-1
  40f788:	b	40f790 <clear@@Base+0xc6bc>
  40f78c:	ldr	x0, [x0, #24]
  40f790:	ldp	x29, x30, [sp], #16
  40f794:	ret
  40f798:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  40f79c:	ldr	x9, [x9, #2064]
  40f7a0:	adrp	x10, 431000 <PC+0x2800>
  40f7a4:	mov	x8, xzr
  40f7a8:	add	x10, x10, #0xa28
  40f7ac:	ldur	x11, [x10, #-16]
  40f7b0:	cmp	x11, x9
  40f7b4:	b.ne	40f7c4 <clear@@Base+0xc6f0>  // b.any
  40f7b8:	ldr	x11, [x10]
  40f7bc:	cmp	x11, x0
  40f7c0:	b.eq	40f7dc <clear@@Base+0xc708>  // b.none
  40f7c4:	add	x8, x8, #0x1
  40f7c8:	cmp	x8, #0x35
  40f7cc:	add	x10, x10, #0x28
  40f7d0:	b.ne	40f7ac <clear@@Base+0xc6d8>  // b.any
  40f7d4:	mov	w0, wzr
  40f7d8:	ret
  40f7dc:	cmp	w8, #0x19
  40f7e0:	b.hi	40f7ec <clear@@Base+0xc718>  // b.pmore
  40f7e4:	add	w0, w8, #0x61
  40f7e8:	ret
  40f7ec:	cmp	w8, #0x33
  40f7f0:	b.hi	40f7fc <clear@@Base+0xc728>  // b.pmore
  40f7f4:	add	w0, w8, #0x27
  40f7f8:	ret
  40f7fc:	mov	w0, #0x23                  	// #35
  40f800:	ret
  40f804:	adrp	x9, 431000 <PC+0x2800>
  40f808:	mov	x8, xzr
  40f80c:	add	x9, x9, #0xa10
  40f810:	mov	x10, #0xffffffffffffffff    	// #-1
  40f814:	add	x11, x9, x8
  40f818:	ldr	x12, [x11, #8]
  40f81c:	cmp	x12, x0
  40f820:	b.ne	40f828 <clear@@Base+0xc754>  // b.any
  40f824:	str	x10, [x11, #24]
  40f828:	add	x8, x8, #0x28
  40f82c:	cmp	x8, #0x870
  40f830:	b.ne	40f814 <clear@@Base+0xc740>  // b.any
  40f834:	ret
  40f838:	stp	x29, x30, [sp, #-64]!
  40f83c:	stp	x24, x23, [sp, #16]
  40f840:	stp	x22, x21, [sp, #32]
  40f844:	stp	x20, x19, [sp, #48]
  40f848:	mov	x29, sp
  40f84c:	mov	x19, x0
  40f850:	bl	40bfb0 <clear@@Base+0x8edc>
  40f854:	bl	40b014 <clear@@Base+0x7f40>
  40f858:	adrp	x23, 431000 <PC+0x2800>
  40f85c:	mov	x20, x0
  40f860:	mov	x22, xzr
  40f864:	add	x23, x23, #0xa10
  40f868:	add	x24, x23, x22
  40f86c:	ldr	x0, [x24, #16]
  40f870:	cbz	x0, 40f8a8 <clear@@Base+0xc7d4>
  40f874:	bl	40b014 <clear@@Base+0x7f40>
  40f878:	mov	x21, x0
  40f87c:	mov	x0, x20
  40f880:	mov	x1, x21
  40f884:	bl	401b00 <strcmp@plt>
  40f888:	cbnz	w0, 40f8a0 <clear@@Base+0xc7cc>
  40f88c:	add	x8, x23, x22
  40f890:	str	x19, [x8, #8]
  40f894:	ldr	x0, [x24, #16]
  40f898:	bl	401b20 <free@plt>
  40f89c:	str	xzr, [x24, #16]
  40f8a0:	mov	x0, x21
  40f8a4:	bl	401b20 <free@plt>
  40f8a8:	add	x22, x22, #0x28
  40f8ac:	cmp	x22, #0x870
  40f8b0:	b.ne	40f868 <clear@@Base+0xc794>  // b.any
  40f8b4:	mov	x0, x20
  40f8b8:	ldp	x20, x19, [sp, #48]
  40f8bc:	ldp	x22, x21, [sp, #32]
  40f8c0:	ldp	x24, x23, [sp, #16]
  40f8c4:	ldp	x29, x30, [sp], #64
  40f8c8:	b	401b20 <free@plt>
  40f8cc:	sub	sp, sp, #0x60
  40f8d0:	adrp	x8, 433000 <PC+0x4800>
  40f8d4:	ldr	w8, [x8, #492]
  40f8d8:	stp	x29, x30, [sp, #32]
  40f8dc:	stp	x24, x23, [sp, #48]
  40f8e0:	stp	x22, x21, [sp, #64]
  40f8e4:	stp	x20, x19, [sp, #80]
  40f8e8:	add	x29, sp, #0x20
  40f8ec:	cbz	w8, 40f994 <clear@@Base+0xc8c0>
  40f8f0:	mov	x2, x1
  40f8f4:	adrp	x1, 419000 <winch@@Base+0x49c0>
  40f8f8:	add	x1, x1, #0x61a
  40f8fc:	mov	x19, x0
  40f900:	bl	401c80 <fprintf@plt>
  40f904:	adrp	x24, 431000 <PC+0x2800>
  40f908:	adrp	x20, 415000 <winch@@Base+0x9c0>
  40f90c:	adrp	x21, 419000 <winch@@Base+0x49c0>
  40f910:	mov	x23, xzr
  40f914:	add	x24, x24, #0xa10
  40f918:	add	x20, x20, #0x57e
  40f91c:	add	x21, x21, #0x60f
  40f920:	add	x22, x24, x23
  40f924:	ldr	x0, [x22, #24]
  40f928:	cmn	x0, #0x1
  40f92c:	b.eq	40f988 <clear@@Base+0xc8b4>  // b.none
  40f930:	add	x1, sp, #0x8
  40f934:	bl	411908 <clear@@Base+0xe834>
  40f938:	ldr	x0, [x22, #16]
  40f93c:	cbnz	x0, 40f94c <clear@@Base+0xc878>
  40f940:	add	x8, x24, x23
  40f944:	ldr	x0, [x8, #8]
  40f948:	bl	40bfb0 <clear@@Base+0x8edc>
  40f94c:	bl	40b014 <clear@@Base+0x7f40>
  40f950:	mov	x1, x20
  40f954:	mov	x22, x0
  40f958:	bl	401b00 <strcmp@plt>
  40f95c:	cbz	w0, 40f980 <clear@@Base+0xc8ac>
  40f960:	add	x8, x24, x23
  40f964:	ldrb	w2, [x8]
  40f968:	ldr	w3, [x8, #32]
  40f96c:	add	x4, sp, #0x8
  40f970:	mov	x0, x19
  40f974:	mov	x1, x21
  40f978:	mov	x5, x22
  40f97c:	bl	401c80 <fprintf@plt>
  40f980:	mov	x0, x22
  40f984:	bl	401b20 <free@plt>
  40f988:	add	x23, x23, #0x28
  40f98c:	cmp	x23, #0x848
  40f990:	b.ne	40f920 <clear@@Base+0xc84c>  // b.any
  40f994:	ldp	x20, x19, [sp, #80]
  40f998:	ldp	x22, x21, [sp, #64]
  40f99c:	ldp	x24, x23, [sp, #48]
  40f9a0:	ldp	x29, x30, [sp, #32]
  40f9a4:	add	sp, sp, #0x60
  40f9a8:	ret
  40f9ac:	sub	sp, sp, #0x30
  40f9b0:	stp	x20, x19, [sp, #32]
  40f9b4:	add	x20, x0, #0x1
  40f9b8:	stp	x29, x30, [sp, #16]
  40f9bc:	str	x20, [sp, #8]
  40f9c0:	ldrb	w8, [x0]
  40f9c4:	add	x29, sp, #0x10
  40f9c8:	cmp	w8, #0x6d
  40f9cc:	b.ne	40faac <clear@@Base+0xc9d8>  // b.any
  40f9d0:	ldrb	w8, [x20], #1
  40f9d4:	cmp	w8, #0x20
  40f9d8:	str	x20, [sp, #8]
  40f9dc:	b.eq	40f9d0 <clear@@Base+0xc8fc>  // b.none
  40f9e0:	ldurb	w0, [x20, #-1]
  40f9e4:	bl	40f568 <clear@@Base+0xc494>
  40f9e8:	cbz	x0, 40faac <clear@@Base+0xc9d8>
  40f9ec:	ldrb	w8, [x20]
  40f9f0:	mov	x19, x0
  40f9f4:	cmp	w8, #0x20
  40f9f8:	b.ne	40fa14 <clear@@Base+0xc940>  // b.any
  40f9fc:	add	x8, x20, #0x1
  40fa00:	str	x8, [sp, #8]
  40fa04:	ldrb	w9, [x8], #1
  40fa08:	cmp	w9, #0x20
  40fa0c:	b.eq	40fa00 <clear@@Base+0xc92c>  // b.none
  40fa10:	sub	x20, x8, #0x1
  40fa14:	add	x1, sp, #0x8
  40fa18:	mov	x0, x20
  40fa1c:	bl	411ac4 <clear@@Base+0xe9f0>
  40fa20:	mov	w8, w0
  40fa24:	ldr	x0, [sp, #8]
  40fa28:	adrp	x9, 433000 <PC+0x4800>
  40fa2c:	ldr	w9, [x9, #328]
  40fa30:	cmp	w8, #0x1
  40fa34:	ldrb	w10, [x0]
  40fa38:	csinc	w8, w8, wzr, gt
  40fa3c:	cmp	w8, w9
  40fa40:	csel	w20, w9, w8, gt
  40fa44:	cmp	w10, #0x20
  40fa48:	b.ne	40fa64 <clear@@Base+0xc990>  // b.any
  40fa4c:	add	x8, x0, #0x1
  40fa50:	str	x8, [sp, #8]
  40fa54:	ldrb	w9, [x8], #1
  40fa58:	cmp	w9, #0x20
  40fa5c:	b.eq	40fa50 <clear@@Base+0xc97c>  // b.none
  40fa60:	sub	x0, x8, #0x1
  40fa64:	add	x1, sp, #0x8
  40fa68:	bl	411a8c <clear@@Base+0xe9b8>
  40fa6c:	ldr	x8, [sp, #8]
  40fa70:	ldrb	w9, [x8]
  40fa74:	cmp	w9, #0x20
  40fa78:	b.ne	40fa94 <clear@@Base+0xc9c0>  // b.any
  40fa7c:	add	x8, x8, #0x1
  40fa80:	str	x8, [sp, #8]
  40fa84:	ldrb	w9, [x8], #1
  40fa88:	cmp	w9, #0x20
  40fa8c:	b.eq	40fa80 <clear@@Base+0xc9ac>  // b.none
  40fa90:	sub	x8, x8, #0x1
  40fa94:	stp	xzr, x0, [x19, #16]
  40fa98:	mov	x0, x8
  40fa9c:	str	w20, [x19, #32]
  40faa0:	str	xzr, [x19, #8]
  40faa4:	bl	40212c <setlocale@plt+0x46c>
  40faa8:	str	x0, [x19, #16]
  40faac:	ldp	x20, x19, [sp, #32]
  40fab0:	ldp	x29, x30, [sp, #16]
  40fab4:	add	sp, sp, #0x30
  40fab8:	ret
  40fabc:	sub	sp, sp, #0x30
  40fac0:	adrp	x8, 433000 <PC+0x4800>
  40fac4:	ldr	w8, [x8, #284]
  40fac8:	stp	x29, x30, [sp, #16]
  40facc:	stp	x20, x19, [sp, #32]
  40fad0:	add	x29, sp, #0x10
  40fad4:	cbz	w8, 40faf8 <clear@@Base+0xca24>
  40fad8:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40fadc:	add	x0, x0, #0x63f
  40fae0:	mov	x1, xzr
  40fae4:	bl	411b3c <error@@Base>
  40fae8:	ldp	x20, x19, [sp, #32]
  40faec:	ldp	x29, x30, [sp, #16]
  40faf0:	add	sp, sp, #0x30
  40faf4:	ret
  40faf8:	mov	x19, x1
  40fafc:	cmp	w0, #0x2
  40fb00:	b.eq	40fb24 <clear@@Base+0xca50>  // b.none
  40fb04:	cmp	w0, #0x1
  40fb08:	b.eq	40fb44 <clear@@Base+0xca70>  // b.none
  40fb0c:	cbnz	w0, 40fae8 <clear@@Base+0xca14>
  40fb10:	mov	x0, x19
  40fb14:	bl	40212c <setlocale@plt+0x46c>
  40fb18:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  40fb1c:	str	x0, [x8, #2088]
  40fb20:	b	40fae8 <clear@@Base+0xca14>
  40fb24:	bl	4045a0 <clear@@Base+0x14cc>
  40fb28:	tbnz	w0, #0, 40fb6c <clear@@Base+0xca98>
  40fb2c:	adrp	x8, 42b000 <winch@@Base+0x169c0>
  40fb30:	ldr	w8, [x8, #632]
  40fb34:	tbnz	w8, #31, 40fb84 <clear@@Base+0xcab0>
  40fb38:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40fb3c:	add	x0, x0, #0x675
  40fb40:	b	40fae0 <clear@@Base+0xca0c>
  40fb44:	adrp	x8, 42b000 <winch@@Base+0x169c0>
  40fb48:	ldr	w8, [x8, #632]
  40fb4c:	tbnz	w8, #31, 40fb78 <clear@@Base+0xcaa4>
  40fb50:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  40fb54:	ldr	x8, [x8, #2088]
  40fb58:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40fb5c:	add	x0, x0, #0x69c
  40fb60:	add	x1, sp, #0x8
  40fb64:	str	x8, [sp, #8]
  40fb68:	b	40fae4 <clear@@Base+0xca10>
  40fb6c:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40fb70:	add	x0, x0, #0x661
  40fb74:	b	40fae0 <clear@@Base+0xca0c>
  40fb78:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40fb7c:	add	x0, x0, #0x690
  40fb80:	b	40fae0 <clear@@Base+0xca0c>
  40fb84:	mov	x0, x19
  40fb88:	bl	40220c <setlocale@plt+0x54c>
  40fb8c:	adrp	x20, 42e000 <winch@@Base+0x199c0>
  40fb90:	ldr	x8, [x20, #2088]
  40fb94:	mov	x19, x0
  40fb98:	cbz	x8, 40fba4 <clear@@Base+0xcad0>
  40fb9c:	mov	x0, x8
  40fba0:	bl	401b20 <free@plt>
  40fba4:	mov	x0, x19
  40fba8:	bl	40ab5c <clear@@Base+0x7a88>
  40fbac:	mov	x19, x0
  40fbb0:	bl	40a57c <clear@@Base+0x74a8>
  40fbb4:	str	x0, [x20, #2088]
  40fbb8:	mov	x0, x19
  40fbbc:	bl	401b20 <free@plt>
  40fbc0:	ldr	x0, [x20, #2088]
  40fbc4:	bl	40a080 <clear@@Base+0x6fac>
  40fbc8:	bl	403e58 <clear@@Base+0xd84>
  40fbcc:	b	40fae8 <clear@@Base+0xca14>
  40fbd0:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  40fbd4:	mov	w9, #0x1                   	// #1
  40fbd8:	str	w9, [x8, #2084]
  40fbdc:	b	40fabc <clear@@Base+0xc9e8>
  40fbe0:	sub	sp, sp, #0x40
  40fbe4:	stp	x29, x30, [sp, #32]
  40fbe8:	add	x29, sp, #0x20
  40fbec:	cmp	w0, #0x2
  40fbf0:	str	x19, [sp, #48]
  40fbf4:	str	x1, [x29, #24]
  40fbf8:	b.eq	40fc08 <clear@@Base+0xcb34>  // b.none
  40fbfc:	cmp	w0, #0x1
  40fc00:	b.eq	40fc4c <clear@@Base+0xcb78>  // b.none
  40fc04:	cbnz	w0, 40fd44 <clear@@Base+0xcc70>
  40fc08:	ldrb	w8, [x1]
  40fc0c:	cmp	w8, #0x2e
  40fc10:	b.ne	40fcc0 <clear@@Base+0xcbec>  // b.any
  40fc14:	add	x8, x1, #0x1
  40fc18:	adrp	x1, 419000 <winch@@Base+0x49c0>
  40fc1c:	add	x1, x1, #0x6aa
  40fc20:	add	x0, x29, #0x18
  40fc24:	add	x2, sp, #0x8
  40fc28:	str	x8, [x29, #24]
  40fc2c:	bl	4110b8 <clear@@Base+0xdfe4>
  40fc30:	ldr	w8, [sp, #8]
  40fc34:	adrp	x9, 42d000 <winch@@Base+0x189c0>
  40fc38:	str	x0, [x9, #2120]
  40fc3c:	cbz	w8, 40fcec <clear@@Base+0xcc18>
  40fc40:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40fc44:	add	x0, x0, #0x6ac
  40fc48:	b	40fce4 <clear@@Base+0xcc10>
  40fc4c:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  40fc50:	ldr	x2, [x8, #2120]
  40fc54:	tbnz	x2, #63, 40fd28 <clear@@Base+0xcc54>
  40fc58:	adrp	x1, 419000 <winch@@Base+0x49c0>
  40fc5c:	add	x1, x1, #0x6f8
  40fc60:	add	x0, sp, #0x8
  40fc64:	add	x19, sp, #0x8
  40fc68:	bl	4018b0 <sprintf@plt>
  40fc6c:	add	x0, sp, #0x8
  40fc70:	bl	401830 <strlen@plt>
  40fc74:	lsl	x11, x0, #32
  40fc78:	sxtw	x9, w0
  40fc7c:	sub	x8, x19, #0x1
  40fc80:	mov	x10, #0xffffffff00000000    	// #-4294967296
  40fc84:	cmp	x9, #0x3
  40fc88:	mov	x12, x11
  40fc8c:	b.lt	40fca4 <clear@@Base+0xcbd0>  // b.tstop
  40fc90:	ldrb	w11, [x8, x9]
  40fc94:	sub	x9, x9, #0x1
  40fc98:	cmp	w11, #0x30
  40fc9c:	add	x11, x12, x10
  40fca0:	b.eq	40fc84 <clear@@Base+0xcbb0>  // b.none
  40fca4:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40fca8:	asr	x8, x12, #32
  40fcac:	add	x9, sp, #0x8
  40fcb0:	add	x0, x0, #0x6ff
  40fcb4:	strb	wzr, [x9, x8]
  40fcb8:	stur	x9, [x29, #-8]
  40fcbc:	b	40fd3c <clear@@Base+0xcc68>
  40fcc0:	adrp	x1, 419000 <winch@@Base+0x49c0>
  40fcc4:	add	x1, x1, #0x6aa
  40fcc8:	add	x0, x29, #0x18
  40fccc:	add	x2, sp, #0x8
  40fcd0:	bl	410c50 <clear@@Base+0xdb7c>
  40fcd4:	ldr	w8, [sp, #8]
  40fcd8:	cbz	w8, 40fd54 <clear@@Base+0xcc80>
  40fcdc:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40fce0:	add	x0, x0, #0x6c2
  40fce4:	mov	x1, xzr
  40fce8:	b	40fd40 <clear@@Base+0xcc6c>
  40fcec:	tbnz	x0, #63, 40fd44 <clear@@Base+0xcc70>
  40fcf0:	adrp	x8, 433000 <PC+0x4800>
  40fcf4:	ldrsw	x8, [x8, #328]
  40fcf8:	mov	x9, #0x34db                	// #13531
  40fcfc:	movk	x9, #0xd7b6, lsl #16
  40fd00:	movk	x9, #0xde82, lsl #32
  40fd04:	movk	x9, #0x431b, lsl #48
  40fd08:	mul	x8, x0, x8
  40fd0c:	smulh	x8, x8, x9
  40fd10:	lsr	x9, x8, #63
  40fd14:	lsr	x8, x8, #18
  40fd18:	add	w8, w8, w9
  40fd1c:	adrp	x9, 433000 <PC+0x4800>
  40fd20:	str	w8, [x9, #508]
  40fd24:	b	40fd44 <clear@@Base+0xcc70>
  40fd28:	adrp	x8, 433000 <PC+0x4800>
  40fd2c:	ldr	w8, [x8, #508]
  40fd30:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40fd34:	add	x0, x0, #0x6d6
  40fd38:	stur	w8, [x29, #-8]
  40fd3c:	sub	x1, x29, #0x8
  40fd40:	bl	411b3c <error@@Base>
  40fd44:	ldr	x19, [sp, #48]
  40fd48:	ldp	x29, x30, [sp, #32]
  40fd4c:	add	sp, sp, #0x40
  40fd50:	ret
  40fd54:	adrp	x8, 433000 <PC+0x4800>
  40fd58:	adrp	x9, 42d000 <winch@@Base+0x189c0>
  40fd5c:	mov	x10, #0xffffffffffffffff    	// #-1
  40fd60:	str	w0, [x8, #508]
  40fd64:	str	x10, [x9, #2120]
  40fd68:	b	40fd44 <clear@@Base+0xcc70>
  40fd6c:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  40fd70:	ldr	x8, [x8, #2120]
  40fd74:	tbnz	x8, #63, 40fdac <clear@@Base+0xccd8>
  40fd78:	adrp	x9, 433000 <PC+0x4800>
  40fd7c:	ldrsw	x9, [x9, #328]
  40fd80:	mov	x10, #0x34db                	// #13531
  40fd84:	movk	x10, #0xd7b6, lsl #16
  40fd88:	movk	x10, #0xde82, lsl #32
  40fd8c:	movk	x10, #0x431b, lsl #48
  40fd90:	mul	x8, x8, x9
  40fd94:	smulh	x8, x8, x10
  40fd98:	lsr	x9, x8, #63
  40fd9c:	lsr	x8, x8, #18
  40fda0:	add	w8, w8, w9
  40fda4:	adrp	x9, 433000 <PC+0x4800>
  40fda8:	str	w8, [x9, #508]
  40fdac:	ret
  40fdb0:	sub	sp, sp, #0x40
  40fdb4:	stp	x29, x30, [sp, #32]
  40fdb8:	add	x29, sp, #0x20
  40fdbc:	cmp	w0, #0x2
  40fdc0:	str	x19, [sp, #48]
  40fdc4:	str	x1, [x29, #24]
  40fdc8:	b.eq	40fdd8 <clear@@Base+0xcd04>  // b.none
  40fdcc:	cmp	w0, #0x1
  40fdd0:	b.eq	40fe1c <clear@@Base+0xcd48>  // b.none
  40fdd4:	cbnz	w0, 40ff14 <clear@@Base+0xce40>
  40fdd8:	ldrb	w8, [x1]
  40fddc:	cmp	w8, #0x2e
  40fde0:	b.ne	40fe90 <clear@@Base+0xcdbc>  // b.any
  40fde4:	add	x8, x1, #0x1
  40fde8:	adrp	x1, 419000 <winch@@Base+0x49c0>
  40fdec:	add	x1, x1, #0x725
  40fdf0:	add	x0, x29, #0x18
  40fdf4:	add	x2, sp, #0x8
  40fdf8:	str	x8, [x29, #24]
  40fdfc:	bl	4110b8 <clear@@Base+0xdfe4>
  40fe00:	ldr	w8, [sp, #8]
  40fe04:	adrp	x9, 42d000 <winch@@Base+0x189c0>
  40fe08:	str	x0, [x9, #2128]
  40fe0c:	cbz	w8, 40febc <clear@@Base+0xcde8>
  40fe10:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40fe14:	add	x0, x0, #0x727
  40fe18:	b	40feb4 <clear@@Base+0xcde0>
  40fe1c:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  40fe20:	ldr	x2, [x8, #2128]
  40fe24:	tbnz	x2, #63, 40fef8 <clear@@Base+0xce24>
  40fe28:	adrp	x1, 419000 <winch@@Base+0x49c0>
  40fe2c:	add	x1, x1, #0x6f8
  40fe30:	add	x0, sp, #0x8
  40fe34:	add	x19, sp, #0x8
  40fe38:	bl	4018b0 <sprintf@plt>
  40fe3c:	add	x0, sp, #0x8
  40fe40:	bl	401830 <strlen@plt>
  40fe44:	lsl	x11, x0, #32
  40fe48:	sxtw	x9, w0
  40fe4c:	sub	x8, x19, #0x1
  40fe50:	mov	x10, #0xffffffff00000000    	// #-4294967296
  40fe54:	cmp	x9, #0x3
  40fe58:	mov	x12, x11
  40fe5c:	b.lt	40fe74 <clear@@Base+0xcda0>  // b.tstop
  40fe60:	ldrb	w11, [x8, x9]
  40fe64:	sub	x9, x9, #0x1
  40fe68:	cmp	w11, #0x30
  40fe6c:	add	x11, x12, x10
  40fe70:	b.eq	40fe54 <clear@@Base+0xcd80>  // b.none
  40fe74:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40fe78:	asr	x8, x12, #32
  40fe7c:	add	x9, sp, #0x8
  40fe80:	add	x0, x0, #0x771
  40fe84:	strb	wzr, [x9, x8]
  40fe88:	stur	x9, [x29, #-8]
  40fe8c:	b	40ff0c <clear@@Base+0xce38>
  40fe90:	adrp	x1, 419000 <winch@@Base+0x49c0>
  40fe94:	add	x1, x1, #0x725
  40fe98:	add	x0, x29, #0x18
  40fe9c:	add	x2, sp, #0x8
  40fea0:	bl	410c50 <clear@@Base+0xdb7c>
  40fea4:	ldr	w8, [sp, #8]
  40fea8:	cbz	w8, 40ff24 <clear@@Base+0xce50>
  40feac:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40feb0:	add	x0, x0, #0x73f
  40feb4:	mov	x1, xzr
  40feb8:	b	40ff10 <clear@@Base+0xce3c>
  40febc:	tbnz	x0, #63, 40ff14 <clear@@Base+0xce40>
  40fec0:	adrp	x8, 433000 <PC+0x4800>
  40fec4:	ldrsw	x8, [x8, #340]
  40fec8:	mov	x9, #0x34db                	// #13531
  40fecc:	movk	x9, #0xd7b6, lsl #16
  40fed0:	movk	x9, #0xde82, lsl #32
  40fed4:	movk	x9, #0x431b, lsl #48
  40fed8:	mul	x8, x0, x8
  40fedc:	smulh	x8, x8, x9
  40fee0:	lsr	x9, x8, #63
  40fee4:	lsr	x8, x8, #18
  40fee8:	add	w8, w8, w9
  40feec:	adrp	x9, 433000 <PC+0x4800>
  40fef0:	str	w8, [x9, #484]
  40fef4:	b	40ff14 <clear@@Base+0xce40>
  40fef8:	adrp	x8, 433000 <PC+0x4800>
  40fefc:	ldr	w8, [x8, #484]
  40ff00:	adrp	x0, 419000 <winch@@Base+0x49c0>
  40ff04:	add	x0, x0, #0x755
  40ff08:	stur	w8, [x29, #-8]
  40ff0c:	sub	x1, x29, #0x8
  40ff10:	bl	411b3c <error@@Base>
  40ff14:	ldr	x19, [sp, #48]
  40ff18:	ldp	x29, x30, [sp, #32]
  40ff1c:	add	sp, sp, #0x40
  40ff20:	ret
  40ff24:	adrp	x8, 433000 <PC+0x4800>
  40ff28:	adrp	x9, 42d000 <winch@@Base+0x189c0>
  40ff2c:	mov	x10, #0xffffffffffffffff    	// #-1
  40ff30:	str	w0, [x8, #484]
  40ff34:	str	x10, [x9, #2128]
  40ff38:	b	40ff14 <clear@@Base+0xce40>
  40ff3c:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  40ff40:	ldr	x8, [x8, #2128]
  40ff44:	tbnz	x8, #63, 40ff7c <clear@@Base+0xcea8>
  40ff48:	adrp	x9, 433000 <PC+0x4800>
  40ff4c:	ldrsw	x9, [x9, #340]
  40ff50:	mov	x10, #0x34db                	// #13531
  40ff54:	movk	x10, #0xd7b6, lsl #16
  40ff58:	movk	x10, #0xde82, lsl #32
  40ff5c:	movk	x10, #0x431b, lsl #48
  40ff60:	mul	x8, x8, x9
  40ff64:	smulh	x8, x8, x10
  40ff68:	lsr	x9, x8, #63
  40ff6c:	lsr	x8, x8, #18
  40ff70:	add	w8, w8, w9
  40ff74:	adrp	x9, 433000 <PC+0x4800>
  40ff78:	str	w8, [x9, #484]
  40ff7c:	ret
  40ff80:	stp	x29, x30, [sp, #-32]!
  40ff84:	str	x19, [sp, #16]
  40ff88:	mov	x29, sp
  40ff8c:	cbnz	w0, 40ffb8 <clear@@Base+0xcee4>
  40ff90:	mov	x19, x1
  40ff94:	mov	x0, x1
  40ff98:	mov	w1, wzr
  40ff9c:	bl	409434 <clear@@Base+0x6360>
  40ffa0:	cbz	w0, 40ffb8 <clear@@Base+0xcee4>
  40ffa4:	adrp	x0, 416000 <winch@@Base+0x19c0>
  40ffa8:	add	x0, x0, #0x137
  40ffac:	add	x1, x29, #0x18
  40ffb0:	str	x19, [x29, #24]
  40ffb4:	bl	411b3c <error@@Base>
  40ffb8:	ldr	x19, [sp, #16]
  40ffbc:	ldp	x29, x30, [sp], #32
  40ffc0:	ret
  40ffc4:	stp	x29, x30, [sp, #-32]!
  40ffc8:	cmp	w0, #0x2
  40ffcc:	stp	x20, x19, [sp, #16]
  40ffd0:	mov	x29, sp
  40ffd4:	b.eq	40fff8 <clear@@Base+0xcf24>  // b.none
  40ffd8:	cbnz	w0, 40ffec <clear@@Base+0xcf18>
  40ffdc:	mov	x0, x1
  40ffe0:	bl	40212c <setlocale@plt+0x46c>
  40ffe4:	adrp	x8, 432000 <PC+0x3800>
  40ffe8:	str	x0, [x8, #680]
  40ffec:	ldp	x20, x19, [sp, #16]
  40fff0:	ldp	x29, x30, [sp], #32
  40fff4:	ret
  40fff8:	adrp	x8, 433000 <PC+0x4800>
  40fffc:	ldr	w8, [x8, #284]
  410000:	cbz	w8, 41001c <clear@@Base+0xcf48>
  410004:	ldp	x20, x19, [sp, #16]
  410008:	adrp	x0, 419000 <winch@@Base+0x49c0>
  41000c:	add	x0, x0, #0x795
  410010:	mov	x1, xzr
  410014:	ldp	x29, x30, [sp], #32
  410018:	b	411b3c <error@@Base>
  41001c:	mov	x0, x1
  410020:	bl	40220c <setlocale@plt+0x54c>
  410024:	bl	414a28 <winch@@Base+0x3e8>
  410028:	bl	409ed8 <clear@@Base+0x6e04>
  41002c:	mov	x19, x0
  410030:	bl	4152a0 <winch@@Base+0xc60>
  410034:	cbz	w0, 410048 <clear@@Base+0xcf74>
  410038:	mov	x0, x19
  41003c:	ldp	x20, x19, [sp, #16]
  410040:	ldp	x29, x30, [sp], #32
  410044:	b	409fe4 <clear@@Base+0x6f10>
  410048:	bl	415044 <winch@@Base+0xa04>
  41004c:	cmn	x0, #0x1
  410050:	b.eq	410038 <clear@@Base+0xcf64>  // b.none
  410054:	mov	x20, x0
  410058:	mov	x0, x19
  41005c:	bl	409fd4 <clear@@Base+0x6f00>
  410060:	adrp	x8, 433000 <PC+0x4800>
  410064:	ldr	w1, [x8, #508]
  410068:	mov	x0, x20
  41006c:	ldp	x20, x19, [sp, #16]
  410070:	ldp	x29, x30, [sp], #32
  410074:	b	40c79c <clear@@Base+0x96c8>
  410078:	sub	sp, sp, #0x30
  41007c:	cmp	w0, #0x2
  410080:	stp	x29, x30, [sp, #16]
  410084:	stp	x20, x19, [sp, #32]
  410088:	add	x29, sp, #0x10
  41008c:	b.eq	4100b0 <clear@@Base+0xcfdc>  // b.none
  410090:	cmp	w0, #0x1
  410094:	b.eq	410100 <clear@@Base+0xd02c>  // b.none
  410098:	cbnz	w0, 41011c <clear@@Base+0xd048>
  41009c:	mov	x0, x1
  4100a0:	bl	40212c <setlocale@plt+0x46c>
  4100a4:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4100a8:	str	x0, [x8, #2000]
  4100ac:	b	41011c <clear@@Base+0xd048>
  4100b0:	mov	x0, x1
  4100b4:	bl	40220c <setlocale@plt+0x54c>
  4100b8:	adrp	x20, 42e000 <winch@@Base+0x199c0>
  4100bc:	ldr	x8, [x20, #2000]
  4100c0:	mov	x19, x0
  4100c4:	cbz	x8, 4100e0 <clear@@Base+0xd00c>
  4100c8:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  4100cc:	add	x9, x9, #0x7c8
  4100d0:	cmp	x8, x9
  4100d4:	b.eq	4100e0 <clear@@Base+0xd00c>  // b.none
  4100d8:	mov	x0, x8
  4100dc:	bl	401b20 <free@plt>
  4100e0:	mov	x0, x19
  4100e4:	bl	40ab5c <clear@@Base+0x7a88>
  4100e8:	mov	x19, x0
  4100ec:	bl	40a57c <clear@@Base+0x74a8>
  4100f0:	str	x0, [x20, #2000]
  4100f4:	mov	x0, x19
  4100f8:	bl	401b20 <free@plt>
  4100fc:	b	41011c <clear@@Base+0xd048>
  410100:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  410104:	ldr	x8, [x8, #2000]
  410108:	adrp	x0, 419000 <winch@@Base+0x49c0>
  41010c:	add	x0, x0, #0x7b3
  410110:	add	x1, sp, #0x8
  410114:	str	x8, [sp, #8]
  410118:	bl	411b3c <error@@Base>
  41011c:	ldp	x20, x19, [sp, #32]
  410120:	ldp	x29, x30, [sp, #16]
  410124:	add	sp, sp, #0x30
  410128:	ret
  41012c:	stp	x29, x30, [sp, #-32]!
  410130:	str	x19, [sp, #16]
  410134:	mov	x29, sp
  410138:	cbnz	w0, 41015c <clear@@Base+0xd088>
  41013c:	adrp	x8, 432000 <PC+0x3800>
  410140:	ldr	w8, [x8, #756]
  410144:	mov	x19, x1
  410148:	cbz	w8, 410168 <clear@@Base+0xd094>
  41014c:	mov	x0, x19
  410150:	bl	40212c <setlocale@plt+0x46c>
  410154:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  410158:	str	x0, [x8, #2056]
  41015c:	ldr	x19, [sp, #16]
  410160:	ldp	x29, x30, [sp], #32
  410164:	ret
  410168:	adrp	x8, 432000 <PC+0x3800>
  41016c:	mov	w9, #0x1                   	// #1
  410170:	mov	w0, #0x40000000            	// #1073741824
  410174:	str	w9, [x8, #688]
  410178:	bl	40700c <clear@@Base+0x3f38>
  41017c:	mov	x0, x19
  410180:	bl	407044 <clear@@Base+0x3f70>
  410184:	ldr	x19, [sp, #16]
  410188:	adrp	x0, 416000 <winch@@Base+0x19c0>
  41018c:	add	x0, x0, #0x9c
  410190:	ldp	x29, x30, [sp], #32
  410194:	b	407044 <clear@@Base+0x3f70>
  410198:	sub	sp, sp, #0x30
  41019c:	stp	x20, x19, [sp, #32]
  4101a0:	cmp	w0, #0x2
  4101a4:	mov	x19, x1
  4101a8:	stp	x29, x30, [sp, #16]
  4101ac:	add	x29, sp, #0x10
  4101b0:	b.eq	4101c0 <clear@@Base+0xd0ec>  // b.none
  4101b4:	cmp	w0, #0x1
  4101b8:	b.eq	4101fc <clear@@Base+0xd128>  // b.none
  4101bc:	cbnz	w0, 410294 <clear@@Base+0xd1c0>
  4101c0:	ldrb	w8, [x19]
  4101c4:	adrp	x20, 433000 <PC+0x4800>
  4101c8:	add	x20, x20, #0x268
  4101cc:	cmp	w8, #0x6c
  4101d0:	b.gt	410228 <clear@@Base+0xd154>
  4101d4:	cmp	w8, #0x3d
  4101d8:	b.eq	410250 <clear@@Base+0xd17c>  // b.none
  4101dc:	cmp	w8, #0x4d
  4101e0:	b.eq	410260 <clear@@Base+0xd18c>  // b.none
  4101e4:	cmp	w8, #0x68
  4101e8:	b.ne	410280 <clear@@Base+0xd1ac>  // b.any
  4101ec:	adrp	x20, 42e000 <winch@@Base+0x199c0>
  4101f0:	add	x19, x19, #0x1
  4101f4:	add	x20, x20, #0x7b8
  4101f8:	b	410280 <clear@@Base+0xd1ac>
  4101fc:	adrp	x8, 433000 <PC+0x4800>
  410200:	ldrsw	x8, [x8, #548]
  410204:	adrp	x9, 433000 <PC+0x4800>
  410208:	add	x9, x9, #0x268
  41020c:	adrp	x0, 416000 <winch@@Base+0x19c0>
  410210:	ldr	x8, [x9, x8, lsl #3]
  410214:	add	x0, x0, #0x2db
  410218:	add	x1, sp, #0x8
  41021c:	str	x8, [sp, #8]
  410220:	bl	411b3c <error@@Base>
  410224:	b	410294 <clear@@Base+0xd1c0>
  410228:	cmp	w8, #0x6d
  41022c:	b.eq	410268 <clear@@Base+0xd194>  // b.none
  410230:	cmp	w8, #0x77
  410234:	b.eq	410274 <clear@@Base+0xd1a0>  // b.none
  410238:	cmp	w8, #0x73
  41023c:	b.ne	410280 <clear@@Base+0xd1ac>  // b.any
  410240:	adrp	x20, 433000 <PC+0x4800>
  410244:	add	x19, x19, #0x1
  410248:	add	x20, x20, #0x268
  41024c:	b	410280 <clear@@Base+0xd1ac>
  410250:	adrp	x20, 42e000 <winch@@Base+0x199c0>
  410254:	add	x19, x19, #0x1
  410258:	add	x20, x20, #0x7b0
  41025c:	b	410280 <clear@@Base+0xd1ac>
  410260:	add	x20, x20, #0x10
  410264:	b	41026c <clear@@Base+0xd198>
  410268:	add	x20, x20, #0x8
  41026c:	add	x19, x19, #0x1
  410270:	b	410280 <clear@@Base+0xd1ac>
  410274:	adrp	x20, 42e000 <winch@@Base+0x199c0>
  410278:	add	x19, x19, #0x1
  41027c:	add	x20, x20, #0x7c0
  410280:	ldr	x0, [x20]
  410284:	bl	401b20 <free@plt>
  410288:	mov	x0, x19
  41028c:	bl	40212c <setlocale@plt+0x46c>
  410290:	str	x0, [x20]
  410294:	ldp	x20, x19, [sp, #32]
  410298:	ldp	x29, x30, [sp, #16]
  41029c:	add	sp, sp, #0x30
  4102a0:	ret
  4102a4:	orr	w8, w0, #0x2
  4102a8:	cmp	w8, #0x2
  4102ac:	b.ne	4102bc <clear@@Base+0xd1e8>  // b.any
  4102b0:	adrp	x8, 433000 <PC+0x4800>
  4102b4:	ldr	w0, [x8, #560]
  4102b8:	b	404270 <clear@@Base+0x119c>
  4102bc:	ret
  4102c0:	cmp	w0, #0x2
  4102c4:	b.ne	4102cc <clear@@Base+0xd1f8>  // b.any
  4102c8:	b	413538 <error@@Base+0x19fc>
  4102cc:	ret
  4102d0:	sub	w8, w0, #0x1
  4102d4:	cmp	w8, #0x2
  4102d8:	b.cs	4102e0 <clear@@Base+0xd20c>  // b.hs, b.nlast
  4102dc:	b	406e8c <clear@@Base+0x3db8>
  4102e0:	cbnz	w0, 410378 <clear@@Base+0xd2a4>
  4102e4:	stp	x29, x30, [sp, #-16]!
  4102e8:	adrp	x0, 419000 <winch@@Base+0x49c0>
  4102ec:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  4102f0:	mov	w9, #0x1                   	// #1
  4102f4:	add	x0, x0, #0x7c2
  4102f8:	mov	x29, sp
  4102fc:	str	w9, [x8, #2080]
  410300:	bl	4118d4 <clear@@Base+0xe800>
  410304:	adrp	x0, 42e000 <winch@@Base+0x199c0>
  410308:	add	x0, x0, #0x7e8
  41030c:	bl	4118d4 <clear@@Base+0xe800>
  410310:	adrp	x0, 419000 <winch@@Base+0x49c0>
  410314:	add	x0, x0, #0x7c8
  410318:	bl	4118d4 <clear@@Base+0xe800>
  41031c:	bl	412204 <error@@Base+0x6c8>
  410320:	bl	4118d4 <clear@@Base+0xe800>
  410324:	adrp	x0, 419000 <winch@@Base+0x49c0>
  410328:	add	x0, x0, #0x7cb
  41032c:	bl	4118d4 <clear@@Base+0xe800>
  410330:	adrp	x0, 419000 <winch@@Base+0x49c0>
  410334:	add	x0, x0, #0x7e2
  410338:	bl	4118d4 <clear@@Base+0xe800>
  41033c:	adrp	x0, 419000 <winch@@Base+0x49c0>
  410340:	add	x0, x0, #0x80b
  410344:	bl	4118d4 <clear@@Base+0xe800>
  410348:	adrp	x0, 419000 <winch@@Base+0x49c0>
  41034c:	add	x0, x0, #0x849
  410350:	bl	4118d4 <clear@@Base+0xe800>
  410354:	adrp	x0, 419000 <winch@@Base+0x49c0>
  410358:	add	x0, x0, #0x87d
  41035c:	bl	4118d4 <clear@@Base+0xe800>
  410360:	adrp	x0, 419000 <winch@@Base+0x49c0>
  410364:	add	x0, x0, #0x8b2
  410368:	bl	4118d4 <clear@@Base+0xe800>
  41036c:	mov	w0, wzr
  410370:	ldp	x29, x30, [sp], #16
  410374:	b	40215c <setlocale@plt+0x49c>
  410378:	ret
  41037c:	stp	x29, x30, [sp, #-80]!
  410380:	str	x28, [sp, #16]
  410384:	stp	x24, x23, [sp, #32]
  410388:	stp	x22, x21, [sp, #48]
  41038c:	stp	x20, x19, [sp, #64]
  410390:	mov	x29, sp
  410394:	sub	sp, sp, #0x240
  410398:	mov	w8, w0
  41039c:	cmp	w0, #0x2
  4103a0:	mov	x0, x1
  4103a4:	b.eq	4103b4 <clear@@Base+0xd2e0>  // b.none
  4103a8:	cmp	w8, #0x1
  4103ac:	b.eq	410460 <clear@@Base+0xd38c>  // b.none
  4103b0:	cbnz	w8, 410548 <clear@@Base+0xd474>
  4103b4:	adrp	x20, 42f000 <PC+0x800>
  4103b8:	mov	w19, #0x1                   	// #1
  4103bc:	mov	w21, #0xa                   	// #10
  4103c0:	add	x20, x20, #0x80c
  4103c4:	cmp	w19, #0x7f
  4103c8:	b.gt	410440 <clear@@Base+0xd36c>
  4103cc:	bl	40220c <setlocale@plt+0x54c>
  4103d0:	ldrb	w9, [x0]
  4103d4:	sub	w8, w9, #0x30
  4103d8:	cmp	w8, #0x9
  4103dc:	b.hi	410408 <clear@@Base+0xd334>  // b.pmore
  4103e0:	mov	w8, wzr
  4103e4:	ldrb	w10, [x0, #1]!
  4103e8:	mul	w8, w8, w21
  4103ec:	add	w8, w8, w9, uxtb
  4103f0:	sub	w8, w8, #0x30
  4103f4:	sub	w9, w10, #0x30
  4103f8:	cmp	w9, #0xa
  4103fc:	mov	w9, w10
  410400:	b.cc	4103e4 <clear@@Base+0xd310>  // b.lo, b.ul, b.last
  410404:	b	41040c <clear@@Base+0xd338>
  410408:	mov	w8, wzr
  41040c:	add	x9, x20, w19, sxtw #2
  410410:	ldur	w9, [x9, #-4]
  410414:	cmp	w8, w9
  410418:	b.le	410428 <clear@@Base+0xd354>
  41041c:	sxtw	x9, w19
  410420:	add	w19, w19, #0x1
  410424:	str	w8, [x20, x9, lsl #2]
  410428:	bl	40220c <setlocale@plt+0x54c>
  41042c:	ldrb	w8, [x0], #1
  410430:	cmp	w8, #0x2c
  410434:	b.eq	4103c4 <clear@@Base+0xd2f0>  // b.none
  410438:	cmp	w19, #0x2
  41043c:	b.lt	410548 <clear@@Base+0xd474>  // b.tstop
  410440:	add	x8, x20, w19, sxtw #2
  410444:	ldp	w8, w9, [x8, #-8]
  410448:	adrp	x10, 42d000 <winch@@Base+0x189c0>
  41044c:	str	w19, [x10, #2112]
  410450:	sub	w8, w9, w8
  410454:	adrp	x9, 42d000 <winch@@Base+0x189c0>
  410458:	str	w8, [x9, #2116]
  41045c:	b	410548 <clear@@Base+0xd474>
  410460:	adrp	x8, 419000 <winch@@Base+0x49c0>
  410464:	adrp	x20, 42d000 <winch@@Base+0x189c0>
  410468:	add	x8, x8, #0x8e4
  41046c:	ldr	w9, [x20, #2112]
  410470:	ldr	x8, [x8]
  410474:	mov	w10, #0x7370                	// #29552
  410478:	movk	w10, #0x20, lsl #16
  41047c:	cmp	w9, #0x3
  410480:	stur	w10, [sp, #7]
  410484:	str	x8, [sp]
  410488:	b.lt	410510 <clear@@Base+0xd43c>  // b.tstop
  41048c:	adrp	x24, 42f000 <PC+0x800>
  410490:	adrp	x19, 419000 <winch@@Base+0x49c0>
  410494:	mov	w21, #0x1                   	// #1
  410498:	mov	x22, sp
  41049c:	mov	w23, #0x2c                  	// #44
  4104a0:	add	x24, x24, #0x80c
  4104a4:	add	x19, x19, #0x6f5
  4104a8:	cmp	x21, #0x2
  4104ac:	b.cc	4104bc <clear@@Base+0xd3e8>  // b.lo, b.ul, b.last
  4104b0:	mov	x0, sp
  4104b4:	bl	401830 <strlen@plt>
  4104b8:	strh	w23, [x22, x0]
  4104bc:	mov	x0, sp
  4104c0:	bl	401830 <strlen@plt>
  4104c4:	ldr	w2, [x24, x21, lsl #2]
  4104c8:	add	x0, x22, x0
  4104cc:	mov	x1, x19
  4104d0:	bl	4018b0 <sprintf@plt>
  4104d4:	ldrsw	x8, [x20, #2112]
  4104d8:	add	x21, x21, #0x1
  4104dc:	cmp	x21, x8
  4104e0:	b.lt	4104a8 <clear@@Base+0xd3d4>  // b.tstop
  4104e4:	mov	x0, sp
  4104e8:	mov	x19, sp
  4104ec:	bl	401830 <strlen@plt>
  4104f0:	adrp	x8, 419000 <winch@@Base+0x49c0>
  4104f4:	add	x8, x8, #0x8ef
  4104f8:	ldr	x8, [x8]
  4104fc:	mov	w10, #0x6e65                	// #28261
  410500:	add	x9, x19, x0
  410504:	movk	w10, #0x20, lsl #16
  410508:	stur	w10, [x9, #7]
  41050c:	str	x8, [x9]
  410510:	mov	x0, sp
  410514:	mov	x19, sp
  410518:	bl	401830 <strlen@plt>
  41051c:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  410520:	ldr	w2, [x8, #2116]
  410524:	adrp	x1, 419000 <winch@@Base+0x49c0>
  410528:	add	x0, x19, x0
  41052c:	add	x1, x1, #0x8fa
  410530:	bl	4018b0 <sprintf@plt>
  410534:	adrp	x0, 416000 <winch@@Base+0x19c0>
  410538:	add	x0, x0, #0x2db
  41053c:	add	x1, x29, #0x18
  410540:	str	x19, [x29, #24]
  410544:	bl	411b3c <error@@Base>
  410548:	add	sp, sp, #0x240
  41054c:	ldp	x20, x19, [sp, #64]
  410550:	ldp	x22, x21, [sp, #48]
  410554:	ldp	x24, x23, [sp, #32]
  410558:	ldr	x28, [sp, #16]
  41055c:	ldp	x29, x30, [sp], #80
  410560:	ret
  410564:	sub	sp, sp, #0x20
  410568:	cmp	w0, #0x2
  41056c:	stp	x29, x30, [sp, #16]
  410570:	add	x29, sp, #0x10
  410574:	b.eq	410584 <clear@@Base+0xd4b0>  // b.none
  410578:	cmp	w0, #0x1
  41057c:	b.eq	4105ac <clear@@Base+0xd4d8>  // b.none
  410580:	cbnz	w0, 41061c <clear@@Base+0xd548>
  410584:	ldrb	w8, [x1]
  410588:	cbz	w8, 4105e4 <clear@@Base+0xd510>
  41058c:	ldrb	w9, [x1, #1]
  410590:	cbz	w9, 4105f8 <clear@@Base+0xd524>
  410594:	ldrb	w10, [x1, #2]
  410598:	cbz	w10, 41060c <clear@@Base+0xd538>
  41059c:	adrp	x0, 419000 <winch@@Base+0x49c0>
  4105a0:	add	x0, x0, #0x90a
  4105a4:	mov	x1, xzr
  4105a8:	b	4105dc <clear@@Base+0xd508>
  4105ac:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  4105b0:	adrp	x9, 42d000 <winch@@Base+0x189c0>
  4105b4:	ldrb	w8, [x8, #1112]
  4105b8:	ldrb	w9, [x9, #1116]
  4105bc:	adrp	x0, 419000 <winch@@Base+0x49c0>
  4105c0:	sub	x10, x29, #0x4
  4105c4:	add	x0, x0, #0x92e
  4105c8:	mov	x1, sp
  4105cc:	sturb	wzr, [x29, #-2]
  4105d0:	sturb	w8, [x29, #-4]
  4105d4:	sturb	w9, [x29, #-3]
  4105d8:	str	x10, [sp]
  4105dc:	bl	411b3c <error@@Base>
  4105e0:	b	41061c <clear@@Base+0xd548>
  4105e4:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  4105e8:	adrp	x9, 42d000 <winch@@Base+0x189c0>
  4105ec:	strb	wzr, [x8, #1116]
  4105f0:	strb	wzr, [x9, #1112]
  4105f4:	b	41061c <clear@@Base+0xd548>
  4105f8:	adrp	x9, 42d000 <winch@@Base+0x189c0>
  4105fc:	adrp	x10, 42d000 <winch@@Base+0x189c0>
  410600:	strb	w8, [x9, #1112]
  410604:	strb	w8, [x10, #1116]
  410608:	b	41061c <clear@@Base+0xd548>
  41060c:	adrp	x10, 42d000 <winch@@Base+0x189c0>
  410610:	adrp	x11, 42d000 <winch@@Base+0x189c0>
  410614:	strb	w8, [x10, #1112]
  410618:	strb	w9, [x11, #1116]
  41061c:	ldp	x29, x30, [sp, #16]
  410620:	add	sp, sp, #0x20
  410624:	ret
  410628:	sub	sp, sp, #0x30
  41062c:	cmp	w0, #0x2
  410630:	mov	x8, x1
  410634:	stp	x29, x30, [sp, #16]
  410638:	str	x19, [sp, #32]
  41063c:	add	x29, sp, #0x10
  410640:	b.eq	410650 <clear@@Base+0xd57c>  // b.none
  410644:	cmp	w0, #0x1
  410648:	b.eq	4106b0 <clear@@Base+0xd5dc>  // b.none
  41064c:	cbnz	w0, 4106ec <clear@@Base+0xd618>
  410650:	adrp	x3, 419000 <winch@@Base+0x49c0>
  410654:	mov	w9, #0x8                   	// #8
  410658:	add	x3, x3, #0x938
  41065c:	add	x1, x29, #0x18
  410660:	sub	x2, x29, #0x4
  410664:	mov	x0, x8
  410668:	stur	w9, [x29, #-4]
  41066c:	bl	4045c0 <clear@@Base+0x14ec>
  410670:	ldr	x19, [x29, #24]
  410674:	adrp	x1, 415000 <winch@@Base+0x9c0>
  410678:	add	x1, x1, #0x57e
  41067c:	mov	x0, x19
  410680:	bl	401b00 <strcmp@plt>
  410684:	cbz	w0, 4106c4 <clear@@Base+0xd5f0>
  410688:	ldrb	w8, [x19]
  41068c:	ldur	w11, [x29, #-4]
  410690:	mov	w9, #0x3e                  	// #62
  410694:	adrp	x10, 433000 <PC+0x4800>
  410698:	cmp	w8, #0x0
  41069c:	adrp	x12, 433000 <PC+0x4800>
  4106a0:	csel	w8, w9, w8, eq  // eq = none
  4106a4:	strb	w8, [x10, #564]
  4106a8:	str	w11, [x12, #440]
  4106ac:	b	4106ec <clear@@Base+0xd618>
  4106b0:	adrp	x8, 433000 <PC+0x4800>
  4106b4:	ldrb	w0, [x8, #564]
  4106b8:	cbz	x0, 4106d0 <clear@@Base+0xd5fc>
  4106bc:	bl	404930 <clear@@Base+0x185c>
  4106c0:	b	4106d8 <clear@@Base+0xd604>
  4106c4:	adrp	x8, 433000 <PC+0x4800>
  4106c8:	strb	wzr, [x8, #564]
  4106cc:	b	4106ec <clear@@Base+0xd618>
  4106d0:	adrp	x0, 415000 <winch@@Base+0x9c0>
  4106d4:	add	x0, x0, #0x57e
  4106d8:	str	x0, [x29, #24]
  4106dc:	adrp	x0, 419000 <winch@@Base+0x49c0>
  4106e0:	add	x0, x0, #0x93c
  4106e4:	add	x1, x29, #0x18
  4106e8:	bl	411b3c <error@@Base>
  4106ec:	ldr	x19, [sp, #32]
  4106f0:	ldp	x29, x30, [sp, #16]
  4106f4:	add	sp, sp, #0x30
  4106f8:	ret
  4106fc:	sub	w8, w0, #0x1
  410700:	cmp	w8, #0x2
  410704:	b.cs	410718 <clear@@Base+0xd644>  // b.hs, b.nlast
  410708:	adrp	x0, 419000 <winch@@Base+0x49c0>
  41070c:	add	x0, x0, #0x94f
  410710:	mov	x1, xzr
  410714:	b	411b3c <error@@Base>
  410718:	cbnz	w0, 410728 <clear@@Base+0xd654>
  41071c:	adrp	x8, 433000 <PC+0x4800>
  410720:	mov	w9, #0x1                   	// #1
  410724:	str	w9, [x8, #264]
  410728:	ret
  41072c:	cmp	w0, #0x2
  410730:	b.ne	410744 <clear@@Base+0xd670>  // b.any
  410734:	adrp	x8, 433000 <PC+0x4800>
  410738:	ldr	w8, [x8, #456]
  41073c:	cbz	w8, 410748 <clear@@Base+0xd674>
  410740:	b	402db4 <setlocale@plt+0x10f4>
  410744:	ret
  410748:	b	402de0 <setlocale@plt+0x1120>
  41074c:	stp	x29, x30, [sp, #-32]!
  410750:	orr	w8, w0, #0x2
  410754:	cmp	w8, #0x2
  410758:	str	x19, [sp, #16]
  41075c:	mov	x29, sp
  410760:	b.ne	41077c <clear@@Base+0xd6a8>  // b.any
  410764:	adrp	x19, 433000 <PC+0x4800>
  410768:	ldr	w8, [x19, #496]
  41076c:	cmp	w8, #0x0
  410770:	b.gt	41077c <clear@@Base+0xd6a8>
  410774:	bl	415424 <winch@@Base+0xde4>
  410778:	str	w0, [x19, #496]
  41077c:	ldr	x19, [sp, #16]
  410780:	ldp	x29, x30, [sp], #32
  410784:	ret
  410788:	adrp	x8, 433000 <PC+0x4800>
  41078c:	ldr	w8, [x8, #444]
  410790:	adrp	x9, 433000 <PC+0x4800>
  410794:	ldr	w9, [x9, #328]
  410798:	cmp	w8, #0x0
  41079c:	csel	w9, wzr, w9, gt
  4107a0:	add	w0, w9, w8
  4107a4:	ret
  4107a8:	stp	x29, x30, [sp, #-32]!
  4107ac:	str	x19, [sp, #16]
  4107b0:	sxtw	x0, w0
  4107b4:	mov	x29, sp
  4107b8:	bl	404930 <clear@@Base+0x185c>
  4107bc:	adrp	x19, 432000 <PC+0x3800>
  4107c0:	add	x19, x19, #0x2b4
  4107c4:	adrp	x1, 419000 <winch@@Base+0x49c0>
  4107c8:	mov	x2, x0
  4107cc:	add	x1, x1, #0xab3
  4107d0:	mov	x0, x19
  4107d4:	bl	4018b0 <sprintf@plt>
  4107d8:	mov	x0, x19
  4107dc:	ldr	x19, [sp, #16]
  4107e0:	ldp	x29, x30, [sp], #32
  4107e4:	ret
  4107e8:	sub	sp, sp, #0x90
  4107ec:	stp	x29, x30, [sp, #48]
  4107f0:	add	x29, sp, #0x30
  4107f4:	stp	x28, x27, [sp, #64]
  4107f8:	stp	x26, x25, [sp, #80]
  4107fc:	stp	x24, x23, [sp, #96]
  410800:	stp	x22, x21, [sp, #112]
  410804:	stp	x20, x19, [sp, #128]
  410808:	stur	x0, [x29, #-8]
  41080c:	cbz	x0, 410b9c <clear@@Base+0xdac8>
  410810:	adrp	x25, 432000 <PC+0x3800>
  410814:	mov	x21, x0
  410818:	ldr	x0, [x25, #704]
  41081c:	cbz	x0, 41084c <clear@@Base+0xd778>
  410820:	ldr	w8, [x0, #16]
  410824:	and	w8, w8, #0x1f
  410828:	cmp	w8, #0x4
  41082c:	b.eq	410b74 <clear@@Base+0xdaa0>  // b.none
  410830:	cmp	w8, #0x8
  410834:	b.ne	410b98 <clear@@Base+0xdac4>  // b.any
  410838:	ldr	x8, [x0, #32]
  41083c:	mov	w0, wzr
  410840:	mov	x1, x21
  410844:	blr	x8
  410848:	b	410b98 <clear@@Base+0xdac4>
  41084c:	stur	xzr, [x29, #-16]
  410850:	ldrb	w8, [x21]
  410854:	cbz	w8, 410b9c <clear@@Base+0xdac8>
  410858:	adrp	x19, 432000 <PC+0x3800>
  41085c:	adrp	x27, 419000 <winch@@Base+0x49c0>
  410860:	adrp	x28, 419000 <winch@@Base+0x49c0>
  410864:	mov	w26, wzr
  410868:	add	x19, x19, #0x2b4
  41086c:	add	x27, x27, #0x97a
  410870:	add	x28, x28, #0x960
  410874:	mov	x9, x21
  410878:	and	w22, w8, #0xff
  41087c:	sub	w8, w22, #0x20
  410880:	add	x21, x9, #0x1
  410884:	cmp	w8, #0x19
  410888:	stur	x21, [x29, #-8]
  41088c:	b.hi	4109a4 <clear@@Base+0xd8d0>  // b.pmore
  410890:	adr	x10, 4108a0 <clear@@Base+0xd7cc>
  410894:	ldrb	w11, [x28, x8]
  410898:	add	x10, x10, x11, lsl #2
  41089c:	br	x10
  4108a0:	stur	x9, [x29, #-8]
  4108a4:	mov	w22, #0x7a                  	// #122
  4108a8:	mov	x21, x9
  4108ac:	ldur	x23, [x29, #-16]
  4108b0:	str	wzr, [sp, #20]
  4108b4:	cbz	x23, 410924 <clear@@Base+0xd850>
  4108b8:	ldrb	w8, [x23]
  4108bc:	sub	x0, x29, #0x10
  4108c0:	add	x2, sp, #0x14
  4108c4:	mov	x1, xzr
  4108c8:	sub	w8, w8, #0x61
  4108cc:	cmp	w8, #0x1a
  4108d0:	cset	w20, cc  // cc = lo, ul, last
  4108d4:	bl	411384 <clear@@Base+0xe2b0>
  4108d8:	ldur	x21, [x29, #-16]
  4108dc:	mov	x22, x0
  4108e0:	stp	xzr, x21, [x29, #-16]
  4108e4:	ldrb	w8, [x21]
  4108e8:	cbz	w8, 41095c <clear@@Base+0xd888>
  4108ec:	cmp	w8, #0x20
  4108f0:	b.eq	41095c <clear@@Base+0xd888>  // b.none
  4108f4:	cmp	w8, #0x3d
  4108f8:	b.ne	410bbc <clear@@Base+0xdae8>  // b.any
  4108fc:	cbz	x22, 410918 <clear@@Base+0xd844>
  410900:	ldr	w8, [x22, #16]
  410904:	and	w8, w8, #0x1f
  410908:	cmp	w8, #0x4
  41090c:	b.eq	410918 <clear@@Base+0xd844>  // b.none
  410910:	cmp	w8, #0x8
  410914:	b.ne	410bf4 <clear@@Base+0xdb20>  // b.any
  410918:	add	x21, x21, #0x1
  41091c:	stur	x21, [x29, #-8]
  410920:	b	41095c <clear@@Base+0xd888>
  410924:	mov	x0, x22
  410928:	bl	404930 <clear@@Base+0x185c>
  41092c:	adrp	x1, 419000 <winch@@Base+0x49c0>
  410930:	mov	x2, x0
  410934:	mov	x0, x19
  410938:	add	x1, x1, #0xab3
  41093c:	bl	4018b0 <sprintf@plt>
  410940:	sub	w8, w22, #0x61
  410944:	cmp	w8, #0x1a
  410948:	mov	w0, w22
  41094c:	cset	w20, cc  // cc = lo, ul, last
  410950:	bl	41133c <clear@@Base+0xe268>
  410954:	mov	x22, x0
  410958:	mov	x23, x19
  41095c:	cbz	x22, 410bbc <clear@@Base+0xdae8>
  410960:	str	xzr, [sp, #24]
  410964:	ldr	w8, [x22, #16]
  410968:	mov	x24, xzr
  41096c:	and	w8, w8, #0x1f
  410970:	sub	w8, w8, #0x1
  410974:	cmp	w8, #0x7
  410978:	b.hi	410af4 <clear@@Base+0xda20>  // b.pmore
  41097c:	adr	x9, 41098c <clear@@Base+0xd8b8>
  410980:	ldrb	w10, [x27, x8]
  410984:	add	x9, x9, x10, lsl #2
  410988:	br	x9
  41098c:	ldr	w8, [x22, #20]
  410990:	cbnz	w26, 4109c0 <clear@@Base+0xd8ec>
  410994:	ldr	x9, [x22, #24]
  410998:	cmp	w8, #0x0
  41099c:	cset	w8, eq  // eq = none
  4109a0:	b	410aec <clear@@Base+0xda18>
  4109a4:	cmp	w22, #0x6e
  4109a8:	b.eq	410b24 <clear@@Base+0xda50>  // b.none
  4109ac:	cmp	w22, #0x9
  4109b0:	b.eq	410b14 <clear@@Base+0xda40>  // b.none
  4109b4:	b	4108ac <clear@@Base+0xd7d8>
  4109b8:	ldr	w8, [x22, #20]
  4109bc:	cbz	w26, 410acc <clear@@Base+0xd9f8>
  4109c0:	ldr	x9, [x22, #24]
  4109c4:	b	410aec <clear@@Base+0xda18>
  4109c8:	ldrb	w8, [x21]
  4109cc:	cbz	w8, 410bec <clear@@Base+0xdb18>
  4109d0:	sub	x0, x29, #0x8
  4109d4:	mov	x1, x23
  4109d8:	mov	x2, xzr
  4109dc:	bl	410c50 <clear@@Base+0xdb7c>
  4109e0:	ldr	x8, [x22, #24]
  4109e4:	mov	x24, xzr
  4109e8:	str	w0, [x8]
  4109ec:	b	410af4 <clear@@Base+0xda20>
  4109f0:	ldrb	w8, [x21]
  4109f4:	cbz	w8, 410bec <clear@@Base+0xdb18>
  4109f8:	ldrb	w8, [x21]
  4109fc:	cmp	w8, #0x20
  410a00:	b.ne	410a14 <clear@@Base+0xd940>  // b.any
  410a04:	ldrb	w8, [x21, #1]!
  410a08:	cmp	w8, #0x20
  410a0c:	b.eq	410a04 <clear@@Base+0xd930>  // b.none
  410a10:	stur	x21, [x29, #-8]
  410a14:	ldr	x3, [x22, #48]
  410a18:	add	x1, sp, #0x18
  410a1c:	mov	x0, x21
  410a20:	mov	x2, x23
  410a24:	bl	4111dc <clear@@Base+0xe108>
  410a28:	stur	x0, [x29, #-8]
  410a2c:	cbz	x0, 410b9c <clear@@Base+0xdac8>
  410a30:	ldr	x24, [sp, #24]
  410a34:	b	410af4 <clear@@Base+0xda20>
  410a38:	adrp	x8, 432000 <PC+0x3800>
  410a3c:	mov	w9, #0x1                   	// #1
  410a40:	mov	w0, #0x2b                  	// #43
  410a44:	str	w9, [x8, #688]
  410a48:	bl	404930 <clear@@Base+0x185c>
  410a4c:	adrp	x1, 419000 <winch@@Base+0x49c0>
  410a50:	mov	x2, x0
  410a54:	mov	x0, x19
  410a58:	add	x1, x1, #0xab3
  410a5c:	bl	4018b0 <sprintf@plt>
  410a60:	add	x1, sp, #0x18
  410a64:	mov	x0, x21
  410a68:	mov	x2, x19
  410a6c:	mov	x3, xzr
  410a70:	bl	4111dc <clear@@Base+0xe108>
  410a74:	stur	x0, [x29, #-8]
  410a78:	cbz	x0, 410b9c <clear@@Base+0xdac8>
  410a7c:	ldr	x21, [sp, #24]
  410a80:	ldrb	w8, [x21]
  410a84:	cmp	w8, #0x2b
  410a88:	b.ne	410b3c <clear@@Base+0xda68>  // b.any
  410a8c:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  410a90:	ldr	x0, [x8, #2056]
  410a94:	cbz	x0, 410a9c <clear@@Base+0xd9c8>
  410a98:	bl	401b20 <free@plt>
  410a9c:	add	x0, x21, #0x1
  410aa0:	bl	40212c <setlocale@plt+0x46c>
  410aa4:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  410aa8:	str	x0, [x8, #2056]
  410aac:	b	410b4c <clear@@Base+0xda78>
  410ab0:	ldrb	w8, [x21]
  410ab4:	cmp	w8, #0x2d
  410ab8:	b.ne	410b54 <clear@@Base+0xda80>  // b.any
  410abc:	add	x23, x9, #0x2
  410ac0:	stp	x23, x23, [x29, #-16]
  410ac4:	str	wzr, [sp, #20]
  410ac8:	b	4108b8 <clear@@Base+0xd7e4>
  410acc:	cmp	w8, #0x1
  410ad0:	ldr	x9, [x22, #24]
  410ad4:	cset	w10, ne  // ne = any
  410ad8:	cmp	w8, #0x2
  410adc:	cset	w8, ne  // ne = any
  410ae0:	lsl	w8, w8, #1
  410ae4:	cmp	w20, #0x0
  410ae8:	csel	w8, w8, w10, eq  // eq = none
  410aec:	mov	x24, xzr
  410af0:	str	w8, [x9]
  410af4:	ldr	x8, [x22, #32]
  410af8:	cbz	x8, 410b08 <clear@@Base+0xda34>
  410afc:	mov	w0, wzr
  410b00:	mov	x1, x24
  410b04:	blr	x8
  410b08:	cbz	x24, 410b14 <clear@@Base+0xda40>
  410b0c:	mov	x0, x24
  410b10:	bl	401b20 <free@plt>
  410b14:	ldur	x9, [x29, #-8]
  410b18:	ldrb	w8, [x9]
  410b1c:	cbnz	w8, 410878 <clear@@Base+0xd7a4>
  410b20:	b	410b9c <clear@@Base+0xdac8>
  410b24:	adrp	x8, 432000 <PC+0x3800>
  410b28:	ldr	w8, [x8, #756]
  410b2c:	cmp	w8, #0x0
  410b30:	mov	w8, #0x7a                  	// #122
  410b34:	csel	w22, w22, w8, eq  // eq = none
  410b38:	b	4108ac <clear@@Base+0xd7d8>
  410b3c:	mov	w0, #0x40000000            	// #1073741824
  410b40:	bl	40700c <clear@@Base+0x3f38>
  410b44:	mov	x0, x21
  410b48:	bl	407044 <clear@@Base+0x3f70>
  410b4c:	mov	x0, x21
  410b50:	b	410b10 <clear@@Base+0xda3c>
  410b54:	cmp	w8, #0x2b
  410b58:	cset	w26, eq  // eq = none
  410b5c:	b.ne	410b6c <clear@@Base+0xda98>  // b.any
  410b60:	add	x21, x9, #0x2
  410b64:	stur	x21, [x29, #-8]
  410b68:	ldrb	w8, [x9, #2]
  410b6c:	cbnz	w8, 410874 <clear@@Base+0xd7a0>
  410b70:	b	410b9c <clear@@Base+0xdac8>
  410b74:	bl	410c04 <clear@@Base+0xdb30>
  410b78:	adrp	x1, 432000 <PC+0x3800>
  410b7c:	add	x1, x1, #0x2c8
  410b80:	sub	x0, x29, #0x8
  410b84:	mov	x2, xzr
  410b88:	bl	410c50 <clear@@Base+0xdb7c>
  410b8c:	ldr	x8, [x25, #704]
  410b90:	ldr	x8, [x8, #24]
  410b94:	str	w0, [x8]
  410b98:	str	xzr, [x25, #704]
  410b9c:	ldp	x20, x19, [sp, #128]
  410ba0:	ldp	x22, x21, [sp, #112]
  410ba4:	ldp	x24, x23, [sp, #96]
  410ba8:	ldp	x26, x25, [sp, #80]
  410bac:	ldp	x28, x27, [sp, #64]
  410bb0:	ldp	x29, x30, [sp, #48]
  410bb4:	add	sp, sp, #0x90
  410bb8:	ret
  410bbc:	ldr	w8, [sp, #20]
  410bc0:	str	x23, [sp, #8]
  410bc4:	cmp	w8, #0x1
  410bc8:	b.ne	410bd8 <clear@@Base+0xdb04>  // b.any
  410bcc:	adrp	x0, 419000 <winch@@Base+0x49c0>
  410bd0:	add	x0, x0, #0x9b4
  410bd4:	b	410be0 <clear@@Base+0xdb0c>
  410bd8:	adrp	x0, 419000 <winch@@Base+0x49c0>
  410bdc:	add	x0, x0, #0x9ed
  410be0:	add	x1, sp, #0x8
  410be4:	bl	411b3c <error@@Base>
  410be8:	b	410b9c <clear@@Base+0xdac8>
  410bec:	str	x22, [x25, #704]
  410bf0:	b	410b9c <clear@@Base+0xdac8>
  410bf4:	adrp	x0, 419000 <winch@@Base+0x49c0>
  410bf8:	str	x23, [sp, #8]
  410bfc:	add	x0, x0, #0x98a
  410c00:	b	410be0 <clear@@Base+0xdb0c>
  410c04:	ldrb	w3, [x0]
  410c08:	cmp	w3, #0x1
  410c0c:	b.ne	410c30 <clear@@Base+0xdb5c>  // b.any
  410c10:	ldr	x8, [x0, #8]
  410c14:	adrp	x0, 432000 <PC+0x3800>
  410c18:	adrp	x2, 419000 <winch@@Base+0x49c0>
  410c1c:	add	x0, x0, #0x2c8
  410c20:	ldr	x3, [x8]
  410c24:	add	x2, x2, #0xab2
  410c28:	mov	w1, #0x2a                  	// #42
  410c2c:	b	401900 <snprintf@plt>
  410c30:	ldr	x8, [x0, #8]
  410c34:	adrp	x0, 432000 <PC+0x3800>
  410c38:	adrp	x2, 419000 <winch@@Base+0x49c0>
  410c3c:	add	x0, x0, #0x2c8
  410c40:	ldr	x4, [x8]
  410c44:	add	x2, x2, #0xab7
  410c48:	mov	w1, #0x2a                  	// #42
  410c4c:	b	401900 <snprintf@plt>
  410c50:	stp	x29, x30, [sp, #-48]!
  410c54:	stp	x20, x19, [sp, #32]
  410c58:	mov	x20, x0
  410c5c:	ldr	x0, [x0]
  410c60:	str	x21, [sp, #16]
  410c64:	mov	x29, sp
  410c68:	mov	x19, x2
  410c6c:	mov	x21, x1
  410c70:	bl	40220c <setlocale@plt+0x54c>
  410c74:	mov	x9, x0
  410c78:	ldrb	w8, [x9], #1
  410c7c:	cmp	w8, #0x2d
  410c80:	csel	x10, x0, x9, ne  // ne = any
  410c84:	ldrb	w11, [x10]
  410c88:	csel	x9, x9, x0, eq  // eq = none
  410c8c:	sub	w10, w11, #0x30
  410c90:	cmp	w10, #0x9
  410c94:	b.ls	410ca8 <clear@@Base+0xdbd4>  // b.plast
  410c98:	cbz	x19, 410ce8 <clear@@Base+0xdc14>
  410c9c:	mov	w8, #0x1                   	// #1
  410ca0:	str	w8, [x19]
  410ca4:	b	410d00 <clear@@Base+0xdc2c>
  410ca8:	mov	w10, wzr
  410cac:	mov	w12, #0xa                   	// #10
  410cb0:	ldrb	w13, [x9, #1]!
  410cb4:	mul	w10, w10, w12
  410cb8:	add	w10, w10, w11, uxtb
  410cbc:	sub	w10, w10, #0x30
  410cc0:	sub	w11, w13, #0x30
  410cc4:	cmp	w11, #0xa
  410cc8:	mov	w11, w13
  410ccc:	b.cc	410cb0 <clear@@Base+0xdbdc>  // b.lo, b.ul, b.last
  410cd0:	str	x9, [x20]
  410cd4:	cbz	x19, 410cdc <clear@@Base+0xdc08>
  410cd8:	str	wzr, [x19]
  410cdc:	cmp	w8, #0x2d
  410ce0:	cneg	w0, w10, eq  // eq = none
  410ce4:	b	410d04 <clear@@Base+0xdc30>
  410ce8:	cbz	x21, 410d00 <clear@@Base+0xdc2c>
  410cec:	adrp	x0, 419000 <winch@@Base+0x49c0>
  410cf0:	add	x0, x0, #0xadd
  410cf4:	add	x1, x29, #0x18
  410cf8:	str	x21, [x29, #24]
  410cfc:	bl	411b3c <error@@Base>
  410d00:	mov	w0, #0xffffffff            	// #-1
  410d04:	ldp	x20, x19, [sp, #32]
  410d08:	ldr	x21, [sp, #16]
  410d0c:	ldp	x29, x30, [sp], #48
  410d10:	ret
  410d14:	sub	sp, sp, #0x50
  410d18:	stp	x29, x30, [sp, #16]
  410d1c:	add	x29, sp, #0x10
  410d20:	str	x23, [sp, #32]
  410d24:	stp	x22, x21, [sp, #48]
  410d28:	stp	x20, x19, [sp, #64]
  410d2c:	str	x2, [x29, #24]
  410d30:	cbz	x0, 410d74 <clear@@Base+0xdca0>
  410d34:	and	w22, w3, #0xffffffbf
  410d38:	mov	w20, w3
  410d3c:	mov	w21, w1
  410d40:	mov	x19, x0
  410d44:	cmp	w22, #0x1
  410d48:	b.ne	410d84 <clear@@Base+0xdcb0>  // b.any
  410d4c:	ldr	w8, [x19, #16]
  410d50:	tbz	w8, #6, 410dcc <clear@@Base+0xdcf8>
  410d54:	mov	x0, x19
  410d58:	bl	410c04 <clear@@Base+0xdb30>
  410d5c:	adrp	x8, 432000 <PC+0x3800>
  410d60:	adrp	x0, 419000 <winch@@Base+0x49c0>
  410d64:	add	x8, x8, #0x2c8
  410d68:	add	x0, x0, #0xa2b
  410d6c:	str	x8, [sp]
  410d70:	b	410dac <clear@@Base+0xdcd8>
  410d74:	adrp	x0, 419000 <winch@@Base+0x49c0>
  410d78:	add	x0, x0, #0xa1c
  410d7c:	mov	x1, xzr
  410d80:	b	410db0 <clear@@Base+0xdcdc>
  410d84:	ldr	w8, [x19, #16]
  410d88:	cbnz	w22, 410dcc <clear@@Base+0xdcf8>
  410d8c:	tbz	w8, #8, 410dcc <clear@@Base+0xdcf8>
  410d90:	mov	x0, x19
  410d94:	bl	410c04 <clear@@Base+0xdb30>
  410d98:	adrp	x8, 432000 <PC+0x3800>
  410d9c:	add	x8, x8, #0x2c8
  410da0:	adrp	x0, 419000 <winch@@Base+0x49c0>
  410da4:	str	x8, [sp]
  410da8:	add	x0, x0, #0xa47
  410dac:	mov	x1, sp
  410db0:	bl	411b3c <error@@Base>
  410db4:	ldp	x20, x19, [sp, #64]
  410db8:	ldp	x22, x21, [sp, #48]
  410dbc:	ldr	x23, [sp, #32]
  410dc0:	ldp	x29, x30, [sp, #16]
  410dc4:	add	sp, sp, #0x50
  410dc8:	ret
  410dcc:	and	w9, w8, #0x1f
  410dd0:	cmp	w9, #0x8
  410dd4:	b.eq	410de0 <clear@@Base+0xdd0c>  // b.none
  410dd8:	cmp	w9, #0x4
  410ddc:	b.ne	410dfc <clear@@Base+0xdd28>  // b.any
  410de0:	cmp	w22, #0x1
  410de4:	b.ne	410dfc <clear@@Base+0xdd28>  // b.any
  410de8:	ldrb	w9, [x2]
  410dec:	cbnz	w9, 410e00 <clear@@Base+0xdd2c>
  410df0:	mov	w23, wzr
  410df4:	mov	w22, wzr
  410df8:	b	410f70 <clear@@Base+0xde9c>
  410dfc:	cbz	w22, 410e6c <clear@@Base+0xdd98>
  410e00:	tbz	w8, #7, 410e10 <clear@@Base+0xdd3c>
  410e04:	mov	w0, wzr
  410e08:	bl	412eb0 <error@@Base+0x1374>
  410e0c:	ldr	w8, [x19, #16]
  410e10:	and	w8, w8, #0x1f
  410e14:	sub	w8, w8, #0x1
  410e18:	cmp	w8, #0x7
  410e1c:	mov	w23, #0x1                   	// #1
  410e20:	b.hi	410f70 <clear@@Base+0xde9c>  // b.pmore
  410e24:	adrp	x9, 419000 <winch@@Base+0x49c0>
  410e28:	add	x9, x9, #0x982
  410e2c:	adr	x10, 410e3c <clear@@Base+0xdd68>
  410e30:	ldrb	w11, [x9, x8]
  410e34:	add	x10, x10, x11, lsl #2
  410e38:	br	x10
  410e3c:	cmp	w22, #0x3
  410e40:	b.eq	410f28 <clear@@Base+0xde54>  // b.none
  410e44:	cmp	w22, #0x2
  410e48:	b.eq	410f18 <clear@@Base+0xde44>  // b.none
  410e4c:	cmp	w22, #0x1
  410e50:	b.ne	410f10 <clear@@Base+0xde3c>  // b.any
  410e54:	ldr	x8, [x19, #24]
  410e58:	mov	w23, #0x1                   	// #1
  410e5c:	ldr	w9, [x8]
  410e60:	cmp	w9, #0x0
  410e64:	cset	w9, eq  // eq = none
  410e68:	b	410eb4 <clear@@Base+0xdde0>
  410e6c:	mov	w23, wzr
  410e70:	b	410f70 <clear@@Base+0xde9c>
  410e74:	cmp	w22, #0x3
  410e78:	b.eq	410f40 <clear@@Base+0xde6c>  // b.none
  410e7c:	cmp	w22, #0x2
  410e80:	b.eq	410f18 <clear@@Base+0xde44>  // b.none
  410e84:	cmp	w22, #0x1
  410e88:	b.ne	410f10 <clear@@Base+0xde3c>  // b.any
  410e8c:	ldr	x8, [x19, #24]
  410e90:	mov	w23, #0x1                   	// #1
  410e94:	ldr	w9, [x8]
  410e98:	cmp	w9, #0x2
  410e9c:	cset	w10, ne  // ne = any
  410ea0:	cmp	w9, #0x1
  410ea4:	cset	w9, ne  // ne = any
  410ea8:	lsl	w10, w10, #1
  410eac:	cmp	w21, #0x0
  410eb0:	csel	w9, w10, w9, eq  // eq = none
  410eb4:	str	w9, [x8]
  410eb8:	b	410f70 <clear@@Base+0xde9c>
  410ebc:	cmp	w22, #0x3
  410ec0:	b.eq	411008 <clear@@Base+0xdf34>  // b.none
  410ec4:	cmp	w22, #0x2
  410ec8:	b.eq	410f18 <clear@@Base+0xde44>  // b.none
  410ecc:	cmp	w22, #0x1
  410ed0:	b.ne	410f10 <clear@@Base+0xde3c>  // b.any
  410ed4:	add	x0, x29, #0x18
  410ed8:	sub	x2, x29, #0x4
  410edc:	mov	x1, xzr
  410ee0:	bl	410c50 <clear@@Base+0xdb7c>
  410ee4:	ldur	w8, [x29, #-4]
  410ee8:	cbz	w8, 411014 <clear@@Base+0xdf40>
  410eec:	mov	w23, #0x1                   	// #1
  410ef0:	b	410f6c <clear@@Base+0xde98>
  410ef4:	mov	w8, #0xffffffbe            	// #-66
  410ef8:	and	w8, w20, w8
  410efc:	cmp	w8, #0x2
  410f00:	b.ne	410f10 <clear@@Base+0xde3c>  // b.any
  410f04:	adrp	x0, 419000 <winch@@Base+0x49c0>
  410f08:	add	x0, x0, #0xa62
  410f0c:	b	410d7c <clear@@Base+0xdca8>
  410f10:	mov	w23, #0x1                   	// #1
  410f14:	b	410f70 <clear@@Base+0xde9c>
  410f18:	ldr	w8, [x19, #20]
  410f1c:	ldr	x9, [x19, #24]
  410f20:	mov	w23, #0x1                   	// #1
  410f24:	b	410f68 <clear@@Base+0xde94>
  410f28:	ldr	w8, [x19, #20]
  410f2c:	ldr	x9, [x19, #24]
  410f30:	mov	w23, #0x1                   	// #1
  410f34:	cmp	w8, #0x0
  410f38:	cset	w8, eq  // eq = none
  410f3c:	b	410f68 <clear@@Base+0xde94>
  410f40:	ldr	w8, [x19, #20]
  410f44:	ldr	x9, [x19, #24]
  410f48:	mov	w23, #0x1                   	// #1
  410f4c:	cmp	w8, #0x2
  410f50:	cset	w10, ne  // ne = any
  410f54:	cmp	w8, #0x1
  410f58:	cset	w8, ne  // ne = any
  410f5c:	lsl	w10, w10, #1
  410f60:	cmp	w21, #0x0
  410f64:	csel	w8, w10, w8, eq  // eq = none
  410f68:	str	w8, [x9]
  410f6c:	mov	w22, #0x1                   	// #1
  410f70:	ldr	x8, [x19, #32]
  410f74:	cbz	x8, 410f8c <clear@@Base+0xdeb8>
  410f78:	ldr	x1, [x29, #24]
  410f7c:	cmp	w22, #0x0
  410f80:	mov	w9, #0x1                   	// #1
  410f84:	cinc	w0, w9, ne  // ne = any
  410f88:	blr	x8
  410f8c:	cbz	w23, 410f9c <clear@@Base+0xdec8>
  410f90:	ldrb	w8, [x19, #16]
  410f94:	tbz	w8, #7, 410f9c <clear@@Base+0xdec8>
  410f98:	bl	4134a4 <error@@Base+0x1968>
  410f9c:	tbnz	w20, #6, 410fec <clear@@Base+0xdf18>
  410fa0:	ldr	w8, [x19, #16]
  410fa4:	and	w8, w8, #0x1f
  410fa8:	sub	w9, w8, #0x1
  410fac:	cmp	w9, #0x2
  410fb0:	b.cs	410fcc <clear@@Base+0xdef8>  // b.hs, b.nlast
  410fb4:	ldr	x8, [x19, #24]
  410fb8:	mov	x1, xzr
  410fbc:	ldrsw	x8, [x8]
  410fc0:	add	x8, x19, x8, lsl #3
  410fc4:	ldr	x0, [x8, #40]
  410fc8:	b	410fe8 <clear@@Base+0xdf14>
  410fcc:	cmp	w8, #0x4
  410fd0:	b.ne	410fec <clear@@Base+0xdf18>  // b.any
  410fd4:	ldr	x8, [x19, #24]
  410fd8:	mov	x1, sp
  410fdc:	ldr	w8, [x8]
  410fe0:	str	w8, [sp]
  410fe4:	ldr	x0, [x19, #48]
  410fe8:	bl	411b3c <error@@Base>
  410fec:	cbz	w23, 410db4 <clear@@Base+0xdce0>
  410ff0:	ldrb	w8, [x19, #16]
  410ff4:	tbz	w8, #5, 410db4 <clear@@Base+0xdce0>
  410ff8:	adrp	x8, 433000 <PC+0x4800>
  410ffc:	mov	w9, #0x1                   	// #1
  411000:	str	w9, [x8, #412]
  411004:	b	410db4 <clear@@Base+0xdce0>
  411008:	adrp	x0, 419000 <winch@@Base+0x49c0>
  41100c:	add	x0, x0, #0xa8e
  411010:	b	410d7c <clear@@Base+0xdca8>
  411014:	ldr	x8, [x19, #24]
  411018:	mov	w23, #0x1                   	// #1
  41101c:	mov	w22, #0x1                   	// #1
  411020:	str	w0, [x8]
  411024:	b	410f70 <clear@@Base+0xde9c>
  411028:	cbz	x0, 41103c <clear@@Base+0xdf68>
  41102c:	ldrb	w8, [x0, #16]
  411030:	mov	w9, #0x53                  	// #83
  411034:	tst	w8, w9
  411038:	cset	w0, eq  // eq = none
  41103c:	ret
  411040:	cbz	x0, 411058 <clear@@Base+0xdf84>
  411044:	ldrb	w8, [x0, #16]
  411048:	tst	w8, #0xc
  41104c:	b.eq	411058 <clear@@Base+0xdf84>  // b.none
  411050:	ldr	x0, [x0, #40]
  411054:	ret
  411058:	adrp	x0, 415000 <winch@@Base+0x9c0>
  41105c:	add	x0, x0, #0xde7
  411060:	ret
  411064:	adrp	x8, 432000 <PC+0x3800>
  411068:	ldr	x8, [x8, #704]
  41106c:	cmp	x8, #0x0
  411070:	cset	w0, ne  // ne = any
  411074:	ret
  411078:	sub	sp, sp, #0x20
  41107c:	adrp	x8, 432000 <PC+0x3800>
  411080:	ldr	x0, [x8, #704]
  411084:	stp	x29, x30, [sp, #16]
  411088:	add	x29, sp, #0x10
  41108c:	bl	410c04 <clear@@Base+0xdb30>
  411090:	adrp	x8, 432000 <PC+0x3800>
  411094:	adrp	x0, 419000 <winch@@Base+0x49c0>
  411098:	add	x8, x8, #0x2c8
  41109c:	add	x0, x0, #0xac2
  4110a0:	add	x1, sp, #0x8
  4110a4:	str	x8, [sp, #8]
  4110a8:	bl	411b3c <error@@Base>
  4110ac:	ldp	x29, x30, [sp, #16]
  4110b0:	add	sp, sp, #0x20
  4110b4:	ret
  4110b8:	stp	x29, x30, [sp, #-48]!
  4110bc:	stp	x20, x19, [sp, #32]
  4110c0:	mov	x20, x0
  4110c4:	ldr	x0, [x0]
  4110c8:	str	x21, [sp, #16]
  4110cc:	mov	x29, sp
  4110d0:	mov	x19, x2
  4110d4:	mov	x21, x1
  4110d8:	bl	40220c <setlocale@plt+0x54c>
  4110dc:	ldrb	w10, [x0]
  4110e0:	sub	w8, w10, #0x30
  4110e4:	cmp	w8, #0x9
  4110e8:	b.ls	4110fc <clear@@Base+0xe028>  // b.plast
  4110ec:	cbz	x19, 411184 <clear@@Base+0xe0b0>
  4110f0:	mov	w8, #0x1                   	// #1
  4110f4:	str	w8, [x19]
  4110f8:	b	41119c <clear@@Base+0xe0c8>
  4110fc:	mov	x8, xzr
  411100:	mov	w9, #0x1                   	// #1
  411104:	mov	w11, #0xa                   	// #10
  411108:	mul	x8, x8, x11
  41110c:	add	x8, x8, w10, uxtb
  411110:	ldrb	w10, [x0, #1]!
  411114:	sub	x8, x8, #0x30
  411118:	add	w9, w9, #0x1
  41111c:	sub	w12, w10, #0x30
  411120:	cmp	w12, #0xa
  411124:	b.cc	411108 <clear@@Base+0xe034>  // b.lo, b.ul, b.last
  411128:	sub	w10, w9, #0x2
  41112c:	cmp	w10, #0x6
  411130:	b.cc	411158 <clear@@Base+0xe084>  // b.lo, b.ul, b.last
  411134:	mov	x10, #0x6666666666666666    	// #7378697629483820646
  411138:	movk	x10, #0x6667
  41113c:	smulh	x8, x8, x10
  411140:	sub	w9, w9, #0x1
  411144:	asr	x11, x8, #2
  411148:	cmp	w9, #0x7
  41114c:	add	x8, x11, x8, lsr #63
  411150:	b.gt	41113c <clear@@Base+0xe068>
  411154:	b	411174 <clear@@Base+0xe0a0>
  411158:	cmp	w9, #0x7
  41115c:	b.eq	411174 <clear@@Base+0xe0a0>  // b.none
  411160:	add	x8, x8, x8, lsl #2
  411164:	add	w10, w10, #0x1
  411168:	cmp	w10, #0x5
  41116c:	lsl	x8, x8, #1
  411170:	b.cc	411160 <clear@@Base+0xe08c>  // b.lo, b.ul, b.last
  411174:	str	x0, [x20]
  411178:	cbz	x19, 4111a0 <clear@@Base+0xe0cc>
  41117c:	str	wzr, [x19]
  411180:	b	4111a0 <clear@@Base+0xe0cc>
  411184:	cbz	x21, 41119c <clear@@Base+0xe0c8>
  411188:	adrp	x0, 419000 <winch@@Base+0x49c0>
  41118c:	add	x0, x0, #0xadd
  411190:	add	x1, x29, #0x18
  411194:	str	x21, [x29, #24]
  411198:	bl	411b3c <error@@Base>
  41119c:	mov	x8, #0xffffffffffffffff    	// #-1
  4111a0:	ldp	x20, x19, [sp, #32]
  4111a4:	ldr	x21, [sp, #16]
  4111a8:	mov	x0, x8
  4111ac:	ldp	x29, x30, [sp], #48
  4111b0:	ret
  4111b4:	adrp	x8, 433000 <PC+0x4800>
  4111b8:	ldr	w8, [x8, #504]
  4111bc:	adrp	x9, 432000 <PC+0x3800>
  4111c0:	ldr	w9, [x9, #756]
  4111c4:	mov	w10, #0x1                   	// #1
  4111c8:	cmp	w8, #0x0
  4111cc:	cinc	w10, w10, ne  // ne = any
  4111d0:	cmp	w9, #0x0
  4111d4:	csel	w0, w8, w10, eq  // eq = none
  4111d8:	ret
  4111dc:	sub	sp, sp, #0x40
  4111e0:	stp	x29, x30, [sp, #16]
  4111e4:	stp	x22, x21, [sp, #32]
  4111e8:	stp	x20, x19, [sp, #48]
  4111ec:	ldrb	w8, [x0]
  4111f0:	add	x29, sp, #0x10
  4111f4:	cbz	w8, 41128c <clear@@Base+0xe1b8>
  4111f8:	mov	x20, x3
  4111fc:	mov	x19, x0
  411200:	mov	x22, x1
  411204:	bl	401830 <strlen@plt>
  411208:	add	w0, w0, #0x1
  41120c:	mov	w1, #0x1                   	// #1
  411210:	bl	4021d4 <setlocale@plt+0x514>
  411214:	str	x0, [x22]
  411218:	ldrb	w8, [x19]
  41121c:	mov	x21, x0
  411220:	cbz	w8, 411284 <clear@@Base+0xe1b0>
  411224:	adrp	x22, 433000 <PC+0x4800>
  411228:	and	w1, w8, #0xff
  41122c:	cmp	w1, #0x5c
  411230:	b.ne	411250 <clear@@Base+0xe17c>  // b.any
  411234:	ldr	w8, [x22, #520]
  411238:	cbz	w8, 411250 <clear@@Base+0xe17c>
  41123c:	mov	x8, x19
  411240:	ldrb	w9, [x8, #1]!
  411244:	cbz	w9, 411260 <clear@@Base+0xe18c>
  411248:	mov	x19, x8
  41124c:	b	411274 <clear@@Base+0xe1a0>
  411250:	cmp	w1, #0x24
  411254:	b.eq	411284 <clear@@Base+0xe1b0>  // b.none
  411258:	cbnz	x20, 411268 <clear@@Base+0xe194>
  41125c:	b	411274 <clear@@Base+0xe1a0>
  411260:	mov	w1, #0x5c                  	// #92
  411264:	cbz	x20, 411274 <clear@@Base+0xe1a0>
  411268:	mov	x0, x20
  41126c:	bl	401b30 <strchr@plt>
  411270:	cbz	x0, 411284 <clear@@Base+0xe1b0>
  411274:	ldrb	w8, [x19]
  411278:	strb	w8, [x21], #1
  41127c:	ldrb	w8, [x19, #1]!
  411280:	cbnz	w8, 411228 <clear@@Base+0xe154>
  411284:	strb	wzr, [x21]
  411288:	b	4112a4 <clear@@Base+0xe1d0>
  41128c:	adrp	x0, 419000 <winch@@Base+0x49c0>
  411290:	add	x0, x0, #0xac2
  411294:	add	x1, sp, #0x8
  411298:	str	x2, [sp, #8]
  41129c:	bl	411b3c <error@@Base>
  4112a0:	mov	x19, xzr
  4112a4:	mov	x0, x19
  4112a8:	ldp	x20, x19, [sp, #48]
  4112ac:	ldp	x22, x21, [sp, #32]
  4112b0:	ldp	x29, x30, [sp, #16]
  4112b4:	add	sp, sp, #0x40
  4112b8:	ret
  4112bc:	stp	x29, x30, [sp, #-32]!
  4112c0:	adrp	x0, 419000 <winch@@Base+0x49c0>
  4112c4:	add	x0, x0, #0xaf9
  4112c8:	str	x19, [sp, #16]
  4112cc:	mov	x29, sp
  4112d0:	bl	40939c <clear@@Base+0x62c8>
  4112d4:	bl	409418 <clear@@Base+0x6344>
  4112d8:	cbnz	w0, 4112e8 <clear@@Base+0xe214>
  4112dc:	adrp	x8, 432000 <PC+0x3800>
  4112e0:	mov	w9, #0x1                   	// #1
  4112e4:	str	w9, [x8, #756]
  4112e8:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  4112ec:	ldrb	w8, [x8, #2136]
  4112f0:	cbz	w8, 411330 <clear@@Base+0xe25c>
  4112f4:	adrp	x19, 42d000 <winch@@Base+0x189c0>
  4112f8:	add	x19, x19, #0x878
  4112fc:	ldur	x8, [x19, #-8]
  411300:	cbz	x8, 41130c <clear@@Base+0xe238>
  411304:	ldur	w9, [x19, #-12]
  411308:	str	w9, [x8]
  41130c:	ldurb	w8, [x19, #-15]
  411310:	tbz	w8, #1, 411324 <clear@@Base+0xe250>
  411314:	ldr	x8, [x19]
  411318:	mov	w0, wzr
  41131c:	mov	x1, xzr
  411320:	blr	x8
  411324:	ldrb	w8, [x19, #32]
  411328:	add	x19, x19, #0x40
  41132c:	cbnz	w8, 4112fc <clear@@Base+0xe228>
  411330:	ldr	x19, [sp, #16]
  411334:	ldp	x29, x30, [sp], #32
  411338:	ret
  41133c:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  411340:	ldrb	w9, [x8, #2136]
  411344:	cbz	w9, 41137c <clear@@Base+0xe2a8>
  411348:	mov	w8, w0
  41134c:	adrp	x0, 42d000 <winch@@Base+0x189c0>
  411350:	add	x0, x0, #0x858
  411354:	and	w9, w9, #0xff
  411358:	cmp	w9, w8
  41135c:	b.eq	411380 <clear@@Base+0xe2ac>  // b.none
  411360:	sub	w9, w9, #0x20
  411364:	cmp	w9, w8
  411368:	b.ne	411374 <clear@@Base+0xe2a0>  // b.any
  41136c:	ldr	w9, [x0, #16]
  411370:	tbnz	w9, #1, 411380 <clear@@Base+0xe2ac>
  411374:	ldrb	w9, [x0, #64]!
  411378:	cbnz	w9, 411354 <clear@@Base+0xe280>
  41137c:	mov	x0, xzr
  411380:	ret
  411384:	sub	sp, sp, #0x80
  411388:	stp	x29, x30, [sp, #32]
  41138c:	stp	x28, x27, [sp, #48]
  411390:	stp	x26, x25, [sp, #64]
  411394:	stp	x24, x23, [sp, #80]
  411398:	stp	x22, x21, [sp, #96]
  41139c:	stp	x20, x19, [sp, #112]
  4113a0:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  4113a4:	ldrb	w8, [x8, #2136]
  4113a8:	ldr	x22, [x0]
  4113ac:	add	x29, sp, #0x20
  4113b0:	cbz	w8, 4114a4 <clear@@Base+0xe3d0>
  4113b4:	adrp	x28, 42d000 <winch@@Base+0x189c0>
  4113b8:	mov	w19, wzr
  4113bc:	mov	w23, wzr
  4113c0:	mov	w27, wzr
  4113c4:	mov	x21, xzr
  4113c8:	mov	x20, xzr
  4113cc:	add	x28, x28, #0x858
  4113d0:	stp	x2, x0, [sp, #8]
  4113d4:	stur	x1, [x29, #-8]
  4113d8:	ldr	x26, [x28, #8]
  4113dc:	cbz	x26, 411478 <clear@@Base+0xe3a4>
  4113e0:	mov	w8, wzr
  4113e4:	ldr	x1, [x26]
  4113e8:	mov	x0, x22
  4113ec:	mov	w2, w8
  4113f0:	mov	w24, w8
  4113f4:	bl	40222c <setlocale@plt+0x56c>
  4113f8:	cmp	w0, #0x1
  4113fc:	b.lt	411468 <clear@@Base+0xe394>  // b.tstop
  411400:	ldrb	w8, [x22, w0, uxtw]
  411404:	mov	w25, w0
  411408:	cmp	w8, #0x2d
  41140c:	b.eq	411468 <clear@@Base+0xe394>  // b.none
  411410:	and	w8, w8, #0xffffffdf
  411414:	sub	w8, w8, #0x41
  411418:	cmp	w8, #0x1a
  41141c:	b.cc	411468 <clear@@Base+0xe394>  // b.lo, b.ul, b.last
  411420:	cbnz	w19, 411438 <clear@@Base+0xe364>
  411424:	cmp	w25, w27
  411428:	b.ne	411438 <clear@@Base+0xe364>  // b.any
  41142c:	mov	w19, wzr
  411430:	mov	w23, #0x1                   	// #1
  411434:	b	411460 <clear@@Base+0xe38c>
  411438:	cmp	w25, w27
  41143c:	b.le	411460 <clear@@Base+0xe38c>
  411440:	ldr	x0, [x26]
  411444:	bl	401830 <strlen@plt>
  411448:	cmp	w25, w0
  41144c:	mov	w23, wzr
  411450:	cset	w19, eq  // eq = none
  411454:	mov	x20, x28
  411458:	mov	x21, x26
  41145c:	mov	w27, w25
  411460:	ldrb	w8, [x28, #16]
  411464:	tbz	w8, #1, 411470 <clear@@Base+0xe39c>
  411468:	mov	w8, #0x1                   	// #1
  41146c:	cbz	w24, 4113e4 <clear@@Base+0xe310>
  411470:	ldr	x26, [x26, #8]
  411474:	cbnz	x26, 4113e0 <clear@@Base+0xe30c>
  411478:	ldrb	w8, [x28, #64]!
  41147c:	cbnz	w8, 4113d8 <clear@@Base+0xe304>
  411480:	ldur	x1, [x29, #-8]
  411484:	ldr	x0, [sp, #16]
  411488:	cbz	w23, 4114b0 <clear@@Base+0xe3dc>
  41148c:	ldr	x9, [sp, #8]
  411490:	cbz	x9, 4114c8 <clear@@Base+0xe3f4>
  411494:	mov	w8, #0x1                   	// #1
  411498:	mov	x20, xzr
  41149c:	str	w8, [x9]
  4114a0:	b	4114d8 <clear@@Base+0xe404>
  4114a4:	mov	w27, wzr
  4114a8:	mov	x21, xzr
  4114ac:	mov	x20, xzr
  4114b0:	add	x8, x22, w27, sxtw
  4114b4:	str	x8, [x0]
  4114b8:	cbz	x1, 4114d8 <clear@@Base+0xe404>
  4114bc:	cbz	x21, 4114d0 <clear@@Base+0xe3fc>
  4114c0:	ldr	x8, [x21]
  4114c4:	b	4114d4 <clear@@Base+0xe400>
  4114c8:	mov	x20, xzr
  4114cc:	b	4114d8 <clear@@Base+0xe404>
  4114d0:	mov	x8, xzr
  4114d4:	str	x8, [x1]
  4114d8:	mov	x0, x20
  4114dc:	ldp	x20, x19, [sp, #112]
  4114e0:	ldp	x22, x21, [sp, #96]
  4114e4:	ldp	x24, x23, [sp, #80]
  4114e8:	ldp	x26, x25, [sp, #64]
  4114ec:	ldp	x28, x27, [sp, #48]
  4114f0:	ldp	x29, x30, [sp, #32]
  4114f4:	add	sp, sp, #0x80
  4114f8:	ret
  4114fc:	sub	sp, sp, #0xe0
  411500:	stp	x20, x19, [sp, #208]
  411504:	mov	w20, w0
  411508:	adrp	x0, 432000 <PC+0x3800>
  41150c:	add	x0, x0, #0x2f8
  411510:	stp	x29, x30, [sp, #128]
  411514:	str	x27, [sp, #144]
  411518:	stp	x26, x25, [sp, #160]
  41151c:	stp	x24, x23, [sp, #176]
  411520:	stp	x22, x21, [sp, #192]
  411524:	add	x29, sp, #0x80
  411528:	mov	w21, w2
  41152c:	mov	x19, x1
  411530:	bl	401850 <_setjmp@plt>
  411534:	adrp	x24, 433000 <PC+0x4800>
  411538:	cbz	w0, 411580 <clear@@Base+0xe4ac>
  41153c:	mov	x0, sp
  411540:	str	wzr, [x24, #592]
  411544:	bl	4019d0 <sigemptyset@plt>
  411548:	mov	x1, sp
  41154c:	mov	w0, #0x2                   	// #2
  411550:	mov	x2, xzr
  411554:	bl	401870 <sigprocmask@plt>
  411558:	mov	w23, #0xfffffffe            	// #-2
  41155c:	mov	w0, w23
  411560:	ldp	x20, x19, [sp, #208]
  411564:	ldp	x22, x21, [sp, #192]
  411568:	ldp	x24, x23, [sp, #176]
  41156c:	ldp	x26, x25, [sp, #160]
  411570:	ldr	x27, [sp, #144]
  411574:	ldp	x29, x30, [sp, #128]
  411578:	add	sp, sp, #0xe0
  41157c:	ret
  411580:	adrp	x22, 432000 <PC+0x3800>
  411584:	mov	w21, w21
  411588:	mov	w25, #0x1                   	// #1
  41158c:	adrp	x26, 433000 <PC+0x4800>
  411590:	adrp	x27, 432000 <PC+0x3800>
  411594:	add	x22, x22, #0x2f8
  411598:	bl	411860 <clear@@Base+0xe78c>
  41159c:	mov	w0, w20
  4115a0:	mov	x1, x19
  4115a4:	mov	x2, x21
  4115a8:	str	w25, [x24, #592]
  4115ac:	bl	401b60 <read@plt>
  4115b0:	ldr	w8, [x26, #388]
  4115b4:	mov	x23, x0
  4115b8:	cbnz	w8, 4115dc <clear@@Base+0xe508>
  4115bc:	ldr	w8, [x27, #1072]
  4115c0:	cmp	w23, #0x0
  4115c4:	csinc	w8, wzr, w8, ne  // ne = any
  4115c8:	cmp	w8, #0x15
  4115cc:	str	w8, [x27, #1072]
  4115d0:	b.lt	4115dc <clear@@Base+0xe508>  // b.tstop
  4115d4:	mov	w0, #0x1                   	// #1
  4115d8:	bl	40215c <setlocale@plt+0x49c>
  4115dc:	str	wzr, [x24, #592]
  4115e0:	tbz	w23, #31, 41155c <clear@@Base+0xe488>
  4115e4:	bl	401c40 <__errno_location@plt>
  4115e8:	ldr	w8, [x0]
  4115ec:	cmp	w8, #0xb
  4115f0:	b.eq	4115fc <clear@@Base+0xe528>  // b.none
  4115f4:	cmp	w8, #0x4
  4115f8:	b.ne	41160c <clear@@Base+0xe538>  // b.any
  4115fc:	mov	x0, x22
  411600:	bl	401850 <_setjmp@plt>
  411604:	cbz	w0, 411598 <clear@@Base+0xe4c4>
  411608:	b	41153c <clear@@Base+0xe468>
  41160c:	mov	w23, #0xffffffff            	// #-1
  411610:	b	41155c <clear@@Base+0xe488>
  411614:	stp	x29, x30, [sp, #-16]!
  411618:	adrp	x0, 432000 <PC+0x3800>
  41161c:	add	x0, x0, #0x2f8
  411620:	mov	w1, #0x1                   	// #1
  411624:	mov	x29, sp
  411628:	bl	401bf0 <longjmp@plt>
  41162c:	sub	sp, sp, #0x20
  411630:	add	x0, sp, #0x8
  411634:	stp	x29, x30, [sp, #16]
  411638:	add	x29, sp, #0x10
  41163c:	bl	4019a0 <time@plt>
  411640:	ldr	x0, [sp, #8]
  411644:	ldp	x29, x30, [sp, #16]
  411648:	add	sp, sp, #0x20
  41164c:	ret
  411650:	stp	x29, x30, [sp, #-48]!
  411654:	stp	x22, x21, [sp, #16]
  411658:	stp	x20, x19, [sp, #32]
  41165c:	mov	x29, sp
  411660:	mov	x19, x0
  411664:	bl	401c40 <__errno_location@plt>
  411668:	ldr	w0, [x0]
  41166c:	bl	401ab0 <strerror@plt>
  411670:	mov	x20, x0
  411674:	mov	x0, x19
  411678:	bl	401830 <strlen@plt>
  41167c:	mov	x21, x0
  411680:	mov	x0, x20
  411684:	bl	401830 <strlen@plt>
  411688:	add	w8, w0, w21
  41168c:	add	w21, w8, #0x3
  411690:	mov	w1, #0x1                   	// #1
  411694:	mov	w0, w21
  411698:	bl	4021d4 <setlocale@plt+0x514>
  41169c:	adrp	x2, 41a000 <winch@@Base+0x59c0>
  4116a0:	sxtw	x1, w21
  4116a4:	add	x2, x2, #0x768
  4116a8:	mov	x3, x19
  4116ac:	mov	x4, x20
  4116b0:	mov	x22, x0
  4116b4:	bl	401900 <snprintf@plt>
  4116b8:	mov	x0, x22
  4116bc:	ldp	x20, x19, [sp, #32]
  4116c0:	ldp	x22, x21, [sp, #16]
  4116c4:	ldp	x29, x30, [sp], #48
  4116c8:	ret
  4116cc:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  4116d0:	scvtf	d0, x0
  4116d4:	fmov	d2, x8
  4116d8:	scvtf	d1, x1
  4116dc:	fmul	d0, d0, d2
  4116e0:	fdiv	d0, d0, d1
  4116e4:	fmov	d1, #5.000000000000000000e-01
  4116e8:	fadd	d0, d0, d1
  4116ec:	fcvtzs	x0, d0
  4116f0:	ret
  4116f4:	mov	x9, #0xd70b                	// #55051
  4116f8:	movk	x9, #0x70a3, lsl #16
  4116fc:	movk	x9, #0xa3d, lsl #32
  411700:	movk	x9, #0xa3d7, lsl #48
  411704:	smulh	x9, x2, x9
  411708:	add	x9, x9, x2
  41170c:	mov	w8, #0x2710                	// #10000
  411710:	asr	x10, x9, #6
  411714:	mul	w8, w1, w8
  411718:	add	x9, x10, x9, lsr #63
  41171c:	adds	x8, x9, w8, sxtw
  411720:	b.eq	41174c <clear@@Base+0xe678>  // b.none
  411724:	adrp	x9, 41a000 <winch@@Base+0x59c0>
  411728:	ldr	d0, [x9, #1888]
  41172c:	scvtf	d1, x0
  411730:	scvtf	d2, x8
  411734:	fmul	d1, d1, d2
  411738:	fdiv	d0, d1, d0
  41173c:	fmov	d1, #5.000000000000000000e-01
  411740:	fadd	d0, d0, d1
  411744:	fcvtzs	x0, d0
  411748:	ret
  41174c:	mov	x0, xzr
  411750:	ret
  411754:	stp	x29, x30, [sp, #-48]!
  411758:	adrp	x8, 433000 <PC+0x4800>
  41175c:	ldrb	w8, [x8, #640]
  411760:	str	x21, [sp, #16]
  411764:	stp	x20, x19, [sp, #32]
  411768:	mov	x29, sp
  41176c:	tst	w8, #0x3
  411770:	b.eq	411784 <clear@@Base+0xe6b0>  // b.none
  411774:	adrp	x8, 433000 <PC+0x4800>
  411778:	mov	w9, #0x1                   	// #1
  41177c:	str	w9, [x8, #412]
  411780:	b	4117e8 <clear@@Base+0xe714>
  411784:	adrp	x21, 433000 <PC+0x4800>
  411788:	add	x1, x29, #0x1c
  41178c:	mov	w0, wzr
  411790:	str	wzr, [x21, #604]
  411794:	bl	40dfb4 <clear@@Base+0xaee0>
  411798:	cbz	w0, 4117e4 <clear@@Base+0xe710>
  41179c:	mov	w20, w0
  4117a0:	mov	w19, #0x1                   	// #1
  4117a4:	ldr	w0, [x29, #28]
  4117a8:	bl	403350 <clear@@Base+0x27c>
  4117ac:	ldr	w8, [x29, #28]
  4117b0:	cmp	w20, #0x8
  4117b4:	str	w8, [x21, #604]
  4117b8:	b.ne	4117c4 <clear@@Base+0xe6f0>  // b.any
  4117bc:	bl	403404 <clear@@Base+0x330>
  4117c0:	b	4117cc <clear@@Base+0xe6f8>
  4117c4:	mov	w0, w20
  4117c8:	bl	4117f8 <clear@@Base+0xe724>
  4117cc:	add	x1, x29, #0x1c
  4117d0:	mov	w0, w19
  4117d4:	bl	40dfb4 <clear@@Base+0xaee0>
  4117d8:	mov	w20, w0
  4117dc:	add	w19, w19, #0x1
  4117e0:	cbnz	w0, 4117a4 <clear@@Base+0xe6d0>
  4117e4:	bl	4031bc <clear@@Base+0xe8>
  4117e8:	ldp	x20, x19, [sp, #32]
  4117ec:	ldr	x21, [sp, #16]
  4117f0:	ldp	x29, x30, [sp], #48
  4117f4:	ret
  4117f8:	stp	x29, x30, [sp, #-32]!
  4117fc:	adrp	x8, 433000 <PC+0x4800>
  411800:	ldr	w9, [x8, #600]
  411804:	stp	x20, x19, [sp, #16]
  411808:	mov	w19, w0
  41180c:	mov	x29, sp
  411810:	cbz	w9, 41181c <clear@@Base+0xe748>
  411814:	str	wzr, [x8, #600]
  411818:	bl	403108 <clear@@Base+0x34>
  41181c:	adrp	x20, 42e000 <winch@@Base+0x199c0>
  411820:	ldr	x8, [x20, #1960]
  411824:	adrp	x9, 432000 <PC+0x3800>
  411828:	add	x9, x9, #0x833
  41182c:	cmp	x8, x9
  411830:	b.cc	41183c <clear@@Base+0xe768>  // b.lo, b.ul, b.last
  411834:	bl	411860 <clear@@Base+0xe78c>
  411838:	ldr	x8, [x20, #1960]
  41183c:	add	x9, x8, #0x1
  411840:	str	x9, [x20, #1960]
  411844:	strb	w19, [x8]
  411848:	mov	w0, w19
  41184c:	ldp	x20, x19, [sp, #16]
  411850:	adrp	x10, 433000 <PC+0x4800>
  411854:	str	wzr, [x10, #608]
  411858:	ldp	x29, x30, [sp], #32
  41185c:	ret
  411860:	stp	x29, x30, [sp, #-48]!
  411864:	stp	x20, x19, [sp, #32]
  411868:	adrp	x20, 42e000 <winch@@Base+0x199c0>
  41186c:	ldr	w8, [x20, #1960]
  411870:	adrp	x9, 432000 <PC+0x3800>
  411874:	add	x9, x9, #0x434
  411878:	stp	x22, x21, [sp, #16]
  41187c:	subs	w21, w8, w9
  411880:	mov	x29, sp
  411884:	b.eq	4118c4 <clear@@Base+0xe7f0>  // b.none
  411888:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  41188c:	ldr	w8, [x8, #2080]
  411890:	adrp	x19, 432000 <PC+0x3800>
  411894:	mov	w22, #0x1                   	// #1
  411898:	add	x19, x19, #0x434
  41189c:	cmp	w8, #0x0
  4118a0:	cinc	w0, w22, eq  // eq = none
  4118a4:	sxtw	x2, w21
  4118a8:	mov	x1, x19
  4118ac:	bl	401ae0 <write@plt>
  4118b0:	cmp	x0, w21, sxtw
  4118b4:	b.eq	4118c0 <clear@@Base+0xe7ec>  // b.none
  4118b8:	adrp	x8, 433000 <PC+0x4800>
  4118bc:	str	w22, [x8, #412]
  4118c0:	str	x19, [x20, #1960]
  4118c4:	ldp	x20, x19, [sp, #32]
  4118c8:	ldp	x22, x21, [sp, #16]
  4118cc:	ldp	x29, x30, [sp], #48
  4118d0:	ret
  4118d4:	stp	x29, x30, [sp, #-32]!
  4118d8:	ldrb	w8, [x0]
  4118dc:	str	x19, [sp, #16]
  4118e0:	mov	x29, sp
  4118e4:	cbz	w8, 4118fc <clear@@Base+0xe828>
  4118e8:	add	x19, x0, #0x1
  4118ec:	and	w0, w8, #0xff
  4118f0:	bl	4117f8 <clear@@Base+0xe724>
  4118f4:	ldrb	w8, [x19], #1
  4118f8:	cbnz	w8, 4118ec <clear@@Base+0xe818>
  4118fc:	ldr	x19, [sp, #16]
  411900:	ldp	x29, x30, [sp], #32
  411904:	ret
  411908:	sub	sp, sp, #0x30
  41190c:	cmp	x0, #0x0
  411910:	add	x10, sp, #0x8
  411914:	mov	x9, #0x6666666666666666    	// #7378697629483820646
  411918:	mov	x8, x1
  41191c:	movk	x9, #0x6667
  411920:	cneg	x11, x0, mi  // mi = first
  411924:	add	x1, x10, #0x15
  411928:	mov	w10, #0xa                   	// #10
  41192c:	stp	x29, x30, [sp, #32]
  411930:	add	x29, sp, #0x20
  411934:	strb	wzr, [sp, #30]
  411938:	smulh	x12, x11, x9
  41193c:	asr	x14, x12, #2
  411940:	add	x12, x14, x12, lsr #63
  411944:	add	x13, x11, #0x9
  411948:	msub	w11, w12, w10, w11
  41194c:	add	w11, w11, #0x30
  411950:	cmp	x13, #0x12
  411954:	strb	w11, [x1], #-1
  411958:	mov	x11, x12
  41195c:	b.hi	411938 <clear@@Base+0xe864>  // b.pmore
  411960:	tbnz	x0, #63, 41196c <clear@@Base+0xe898>
  411964:	add	x1, x1, #0x1
  411968:	b	411974 <clear@@Base+0xe8a0>
  41196c:	mov	w9, #0x2d                  	// #45
  411970:	strb	w9, [x1]
  411974:	mov	x0, x8
  411978:	bl	401b50 <strcpy@plt>
  41197c:	ldp	x29, x30, [sp, #32]
  411980:	add	sp, sp, #0x30
  411984:	ret
  411988:	sub	sp, sp, #0x30
  41198c:	cmp	x0, #0x0
  411990:	add	x10, sp, #0x8
  411994:	mov	x9, #0x6666666666666666    	// #7378697629483820646
  411998:	mov	x8, x1
  41199c:	movk	x9, #0x6667
  4119a0:	cneg	x11, x0, mi  // mi = first
  4119a4:	add	x1, x10, #0x15
  4119a8:	mov	w10, #0xa                   	// #10
  4119ac:	stp	x29, x30, [sp, #32]
  4119b0:	add	x29, sp, #0x20
  4119b4:	strb	wzr, [sp, #30]
  4119b8:	smulh	x12, x11, x9
  4119bc:	asr	x14, x12, #2
  4119c0:	add	x12, x14, x12, lsr #63
  4119c4:	add	x13, x11, #0x9
  4119c8:	msub	w11, w12, w10, w11
  4119cc:	add	w11, w11, #0x30
  4119d0:	cmp	x13, #0x12
  4119d4:	strb	w11, [x1], #-1
  4119d8:	mov	x11, x12
  4119dc:	b.hi	4119b8 <clear@@Base+0xe8e4>  // b.pmore
  4119e0:	tbnz	x0, #63, 4119ec <clear@@Base+0xe918>
  4119e4:	add	x1, x1, #0x1
  4119e8:	b	4119f4 <clear@@Base+0xe920>
  4119ec:	mov	w9, #0x2d                  	// #45
  4119f0:	strb	w9, [x1]
  4119f4:	mov	x0, x8
  4119f8:	bl	401b50 <strcpy@plt>
  4119fc:	ldp	x29, x30, [sp, #32]
  411a00:	add	sp, sp, #0x30
  411a04:	ret
  411a08:	sub	sp, sp, #0x20
  411a0c:	cmp	w0, #0x0
  411a10:	mov	x10, sp
  411a14:	mov	w9, #0x6667                	// #26215
  411a18:	mov	x8, x1
  411a1c:	movk	w9, #0x6666, lsl #16
  411a20:	cneg	w11, w0, mi  // mi = first
  411a24:	add	x1, x10, #0xb
  411a28:	mov	w10, #0xa                   	// #10
  411a2c:	stp	x29, x30, [sp, #16]
  411a30:	add	x29, sp, #0x10
  411a34:	strb	wzr, [sp, #12]
  411a38:	smull	x12, w11, w9
  411a3c:	lsr	x14, x12, #63
  411a40:	asr	x12, x12, #34
  411a44:	add	w12, w12, w14
  411a48:	add	w13, w11, #0x9
  411a4c:	msub	w11, w12, w10, w11
  411a50:	add	w11, w11, #0x30
  411a54:	cmp	w13, #0x12
  411a58:	strb	w11, [x1], #-1
  411a5c:	mov	w11, w12
  411a60:	b.hi	411a38 <clear@@Base+0xe964>  // b.pmore
  411a64:	tbnz	w0, #31, 411a70 <clear@@Base+0xe99c>
  411a68:	add	x1, x1, #0x1
  411a6c:	b	411a78 <clear@@Base+0xe9a4>
  411a70:	mov	w9, #0x2d                  	// #45
  411a74:	strb	w9, [x1]
  411a78:	mov	x0, x8
  411a7c:	bl	401b50 <strcpy@plt>
  411a80:	ldp	x29, x30, [sp, #16]
  411a84:	add	sp, sp, #0x20
  411a88:	ret
  411a8c:	mov	x10, xzr
  411a90:	mov	w9, #0xa                   	// #10
  411a94:	ldrb	w11, [x0], #1
  411a98:	mov	x8, x10
  411a9c:	sub	w10, w11, #0x30
  411aa0:	and	w10, w10, #0xff
  411aa4:	madd	x11, x8, x9, x11
  411aa8:	cmp	w10, #0xa
  411aac:	sub	x10, x11, #0x30
  411ab0:	b.cc	411a94 <clear@@Base+0xe9c0>  // b.lo, b.ul, b.last
  411ab4:	cbz	x1, 411abc <clear@@Base+0xe9e8>
  411ab8:	str	x0, [x1]
  411abc:	mov	x0, x8
  411ac0:	ret
  411ac4:	mov	w10, wzr
  411ac8:	mov	w9, #0xa                   	// #10
  411acc:	ldrb	w11, [x0], #1
  411ad0:	mov	w8, w10
  411ad4:	sub	w10, w11, #0x30
  411ad8:	madd	w11, w8, w9, w11
  411adc:	cmp	w10, #0xa
  411ae0:	sub	w10, w11, #0x30
  411ae4:	b.cc	411acc <clear@@Base+0xe9f8>  // b.lo, b.ul, b.last
  411ae8:	cbz	x1, 411af0 <clear@@Base+0xea1c>
  411aec:	str	x0, [x1]
  411af0:	mov	w0, w8
  411af4:	ret
  411af8:	stp	x29, x30, [sp, #-16]!
  411afc:	mov	x29, sp
  411b00:	bl	41542c <winch@@Base+0xdec>
  411b04:	add	w8, w0, #0x2
  411b08:	cmp	w8, #0x22
  411b0c:	b.hi	411b30 <clear@@Base+0xea5c>  // b.pmore
  411b10:	mov	w9, #0x1                   	// #1
  411b14:	lsl	x8, x9, x8
  411b18:	mov	x9, #0x9001                	// #36865
  411b1c:	movk	x9, #0x4, lsl #32
  411b20:	tst	x8, x9
  411b24:	b.eq	411b30 <clear@@Base+0xea5c>  // b.none
  411b28:	ldp	x29, x30, [sp], #16
  411b2c:	ret
  411b30:	sxtw	x0, w0
  411b34:	ldp	x29, x30, [sp], #16
  411b38:	b	40700c <clear@@Base+0x3f38>

0000000000411b3c <error@@Base>:
  411b3c:	stp	x29, x30, [sp, #-64]!
  411b40:	stp	x22, x21, [sp, #32]
  411b44:	stp	x20, x19, [sp, #48]
  411b48:	adrp	x8, 433000 <PC+0x4800>
  411b4c:	str	x23, [sp, #16]
  411b50:	ldr	w9, [x8, #596]
  411b54:	adrp	x23, 42e000 <winch@@Base+0x199c0>
  411b58:	ldr	w10, [x23, #2080]
  411b5c:	mov	x19, x1
  411b60:	mov	x20, x0
  411b64:	adrp	x22, 433000 <PC+0x4800>
  411b68:	add	w9, w9, #0x1
  411b6c:	mov	w21, #0x11                  	// #17
  411b70:	mov	x29, sp
  411b74:	str	w9, [x8, #596]
  411b78:	cbz	w10, 411bb0 <error@@Base+0x74>
  411b7c:	ldr	w8, [x22, #268]
  411b80:	cbz	w8, 411bb0 <error@@Base+0x74>
  411b84:	adrp	x8, 433000 <PC+0x4800>
  411b88:	ldr	w8, [x8, #568]
  411b8c:	cbnz	w8, 411b94 <error@@Base+0x58>
  411b90:	bl	40b5e8 <clear@@Base+0x8514>
  411b94:	bl	4031bc <clear@@Base+0xe8>
  411b98:	bl	403108 <clear@@Base+0x34>
  411b9c:	mov	w0, #0x8                   	// #8
  411ba0:	bl	40326c <clear@@Base+0x198>
  411ba4:	adrp	x8, 433000 <PC+0x4800>
  411ba8:	ldr	w8, [x8, #316]
  411bac:	add	w21, w8, #0x11
  411bb0:	mov	x0, x20
  411bb4:	mov	x1, x19
  411bb8:	bl	411c54 <error@@Base+0x118>
  411bbc:	ldr	w8, [x23, #2080]
  411bc0:	cbz	w8, 411c3c <error@@Base+0x100>
  411bc4:	ldr	w8, [x22, #268]
  411bc8:	cbz	w8, 411c3c <error@@Base+0x100>
  411bcc:	adrp	x20, 41a000 <winch@@Base+0x59c0>
  411bd0:	mov	w19, w0
  411bd4:	mov	w8, #0x20                  	// #32
  411bd8:	add	x20, x20, #0x771
  411bdc:	and	w0, w8, #0xff
  411be0:	bl	4117f8 <clear@@Base+0xe724>
  411be4:	ldrb	w8, [x20], #1
  411be8:	cbnz	w8, 411bdc <error@@Base+0xa0>
  411bec:	bl	4031bc <clear@@Base+0xe8>
  411bf0:	adrp	x8, 433000 <PC+0x4800>
  411bf4:	ldr	w8, [x8, #344]
  411bf8:	add	w9, w21, w19
  411bfc:	add	w19, w9, w8
  411c00:	bl	411af8 <clear@@Base+0xea24>
  411c04:	bl	403008 <setlocale@plt+0x1348>
  411c08:	bl	4030f0 <clear@@Base+0x1c>
  411c0c:	adrp	x8, 433000 <PC+0x4800>
  411c10:	ldr	w8, [x8, #340]
  411c14:	cmp	w19, w8
  411c18:	b.lt	411c28 <error@@Base+0xec>  // b.tstop
  411c1c:	adrp	x8, 433000 <PC+0x4800>
  411c20:	mov	w9, #0x1                   	// #1
  411c24:	str	w9, [x8, #412]
  411c28:	ldp	x20, x19, [sp, #48]
  411c2c:	ldp	x22, x21, [sp, #32]
  411c30:	ldr	x23, [sp, #16]
  411c34:	ldp	x29, x30, [sp], #64
  411c38:	b	411860 <clear@@Base+0xe78c>
  411c3c:	ldp	x20, x19, [sp, #48]
  411c40:	ldp	x22, x21, [sp, #32]
  411c44:	ldr	x23, [sp, #16]
  411c48:	mov	w0, #0xa                   	// #10
  411c4c:	ldp	x29, x30, [sp], #64
  411c50:	b	4117f8 <clear@@Base+0xe724>
  411c54:	sub	sp, sp, #0x60
  411c58:	stp	x29, x30, [sp, #32]
  411c5c:	stp	x22, x21, [sp, #64]
  411c60:	stp	x20, x19, [sp, #80]
  411c64:	ldrb	w8, [x0]
  411c68:	str	x23, [sp, #48]
  411c6c:	add	x29, sp, #0x20
  411c70:	cbz	w8, 411d7c <error@@Base+0x240>
  411c74:	add	x9, sp, #0x8
  411c78:	mov	x20, x1
  411c7c:	mov	w19, wzr
  411c80:	orr	x21, x9, #0x1
  411c84:	and	w8, w8, #0xff
  411c88:	cmp	w8, #0x25
  411c8c:	b.ne	411cdc <error@@Base+0x1a0>  // b.any
  411c90:	ldrb	w8, [x0, #1]
  411c94:	add	x22, x0, #0x2
  411c98:	cmp	w8, #0x6d
  411c9c:	b.gt	411cf0 <error@@Base+0x1b4>
  411ca0:	cmp	w8, #0x25
  411ca4:	b.eq	411d28 <error@@Base+0x1ec>  // b.none
  411ca8:	cmp	w8, #0x64
  411cac:	b.ne	411d6c <error@@Base+0x230>  // b.any
  411cb0:	ldr	w0, [x20]
  411cb4:	add	x1, sp, #0x8
  411cb8:	bl	411a08 <clear@@Base+0xe934>
  411cbc:	ldrb	w8, [sp, #8]
  411cc0:	cbz	w8, 411d5c <error@@Base+0x220>
  411cc4:	mov	x23, x21
  411cc8:	and	w0, w8, #0xff
  411ccc:	bl	4117f8 <clear@@Base+0xe724>
  411cd0:	ldrb	w8, [x23], #1
  411cd4:	cbnz	w8, 411cc8 <error@@Base+0x18c>
  411cd8:	b	411d5c <error@@Base+0x220>
  411cdc:	add	x22, x0, #0x1
  411ce0:	mov	w0, w8
  411ce4:	bl	4117f8 <clear@@Base+0xe724>
  411ce8:	add	w19, w19, #0x1
  411cec:	b	411d6c <error@@Base+0x230>
  411cf0:	cmp	w8, #0x6e
  411cf4:	b.eq	411d34 <error@@Base+0x1f8>  // b.none
  411cf8:	cmp	w8, #0x73
  411cfc:	b.ne	411d6c <error@@Base+0x230>  // b.any
  411d00:	ldr	x9, [x20], #8
  411d04:	ldrb	w8, [x9]
  411d08:	cbz	w8, 411d6c <error@@Base+0x230>
  411d0c:	add	x23, x9, #0x1
  411d10:	and	w0, w8, #0xff
  411d14:	bl	4117f8 <clear@@Base+0xe724>
  411d18:	ldrb	w8, [x23], #1
  411d1c:	add	w19, w19, #0x1
  411d20:	cbnz	w8, 411d10 <error@@Base+0x1d4>
  411d24:	b	411d6c <error@@Base+0x230>
  411d28:	mov	w0, #0x25                  	// #37
  411d2c:	bl	4117f8 <clear@@Base+0xe724>
  411d30:	b	411d6c <error@@Base+0x230>
  411d34:	ldr	x0, [x20]
  411d38:	add	x1, sp, #0x8
  411d3c:	bl	411988 <clear@@Base+0xe8b4>
  411d40:	ldrb	w8, [sp, #8]
  411d44:	cbz	w8, 411d5c <error@@Base+0x220>
  411d48:	mov	x23, x21
  411d4c:	and	w0, w8, #0xff
  411d50:	bl	4117f8 <clear@@Base+0xe724>
  411d54:	ldrb	w8, [x23], #1
  411d58:	cbnz	w8, 411d4c <error@@Base+0x210>
  411d5c:	add	x0, sp, #0x8
  411d60:	bl	401830 <strlen@plt>
  411d64:	add	w19, w19, w0
  411d68:	add	x20, x20, #0x8
  411d6c:	ldrb	w8, [x22]
  411d70:	mov	x0, x22
  411d74:	cbnz	w8, 411c84 <error@@Base+0x148>
  411d78:	b	411d80 <error@@Base+0x244>
  411d7c:	mov	w19, wzr
  411d80:	mov	w0, w19
  411d84:	ldp	x20, x19, [sp, #80]
  411d88:	ldp	x22, x21, [sp, #64]
  411d8c:	ldr	x23, [sp, #48]
  411d90:	ldp	x29, x30, [sp, #32]
  411d94:	add	sp, sp, #0x60
  411d98:	ret
  411d9c:	stp	x29, x30, [sp, #-32]!
  411da0:	stp	x20, x19, [sp, #16]
  411da4:	mov	x29, sp
  411da8:	mov	x19, x1
  411dac:	mov	x20, x0
  411db0:	bl	4031bc <clear@@Base+0xe8>
  411db4:	bl	403108 <clear@@Base+0x34>
  411db8:	mov	w0, #0x8                   	// #8
  411dbc:	bl	40326c <clear@@Base+0x198>
  411dc0:	mov	x0, x20
  411dc4:	mov	x1, x19
  411dc8:	bl	411c54 <error@@Base+0x118>
  411dcc:	adrp	x19, 41a000 <winch@@Base+0x59c0>
  411dd0:	mov	w8, #0x2e                  	// #46
  411dd4:	add	x19, x19, #0x785
  411dd8:	and	w0, w8, #0xff
  411ddc:	bl	4117f8 <clear@@Base+0xe724>
  411de0:	ldrb	w8, [x19], #1
  411de4:	cbnz	w8, 411dd8 <error@@Base+0x29c>
  411de8:	bl	4031bc <clear@@Base+0xe8>
  411dec:	bl	411860 <clear@@Base+0xe78c>
  411df0:	ldp	x20, x19, [sp, #16]
  411df4:	adrp	x8, 433000 <PC+0x4800>
  411df8:	mov	w9, #0x1                   	// #1
  411dfc:	str	w9, [x8, #600]
  411e00:	ldp	x29, x30, [sp], #32
  411e04:	ret
  411e08:	stp	x29, x30, [sp, #-48]!
  411e0c:	stp	x22, x21, [sp, #16]
  411e10:	adrp	x22, 42e000 <winch@@Base+0x199c0>
  411e14:	ldr	w8, [x22, #2080]
  411e18:	stp	x20, x19, [sp, #32]
  411e1c:	mov	x19, x1
  411e20:	mov	x20, x0
  411e24:	adrp	x21, 433000 <PC+0x4800>
  411e28:	mov	x29, sp
  411e2c:	cbz	w8, 411e3c <error@@Base+0x300>
  411e30:	ldr	w8, [x21, #268]
  411e34:	cbz	w8, 411e3c <error@@Base+0x300>
  411e38:	bl	403108 <clear@@Base+0x34>
  411e3c:	mov	x0, x20
  411e40:	mov	x1, x19
  411e44:	bl	411c54 <error@@Base+0x118>
  411e48:	bl	41542c <winch@@Base+0xdec>
  411e4c:	ldr	w8, [x22, #2080]
  411e50:	mov	w19, w0
  411e54:	cbz	w8, 411e88 <error@@Base+0x34c>
  411e58:	ldr	w8, [x21, #268]
  411e5c:	cbz	w8, 411e88 <error@@Base+0x34c>
  411e60:	bl	403008 <setlocale@plt+0x1348>
  411e64:	adrp	x8, 433000 <PC+0x4800>
  411e68:	ldr	w8, [x8, #340]
  411e6c:	cmp	w8, #0x0
  411e70:	b.gt	411e80 <error@@Base+0x344>
  411e74:	adrp	x8, 433000 <PC+0x4800>
  411e78:	mov	w9, #0x1                   	// #1
  411e7c:	str	w9, [x8, #412]
  411e80:	bl	411860 <clear@@Base+0xe78c>
  411e84:	b	411e90 <error@@Base+0x354>
  411e88:	mov	w0, #0xa                   	// #10
  411e8c:	bl	4117f8 <clear@@Base+0xe724>
  411e90:	mov	w0, w19
  411e94:	ldp	x20, x19, [sp, #32]
  411e98:	ldp	x22, x21, [sp, #16]
  411e9c:	ldp	x29, x30, [sp], #48
  411ea0:	ret
  411ea4:	stp	x29, x30, [sp, #-48]!
  411ea8:	stp	x22, x21, [sp, #16]
  411eac:	stp	x20, x19, [sp, #32]
  411eb0:	adrp	x8, 433000 <PC+0x4800>
  411eb4:	ldr	w8, [x8, #448]
  411eb8:	mov	x19, x2
  411ebc:	mov	w20, w1
  411ec0:	mov	x21, x0
  411ec4:	cmp	w8, #0x2
  411ec8:	mov	x29, sp
  411ecc:	b.ne	411f40 <error@@Base+0x404>  // b.any
  411ed0:	mov	x0, x21
  411ed4:	bl	401830 <strlen@plt>
  411ed8:	mov	w1, #0x1                   	// #1
  411edc:	bl	408c34 <clear@@Base+0x5b60>
  411ee0:	mov	w1, w0
  411ee4:	mov	w0, #0x1                   	// #1
  411ee8:	bl	4021d4 <setlocale@plt+0x514>
  411eec:	mov	w4, #0x1                   	// #1
  411ef0:	mov	x1, x21
  411ef4:	mov	x2, xzr
  411ef8:	mov	x3, xzr
  411efc:	mov	x22, x0
  411f00:	bl	408c9c <clear@@Base+0x5bc8>
  411f04:	mov	w3, #0x1                   	// #1
  411f08:	mov	x0, x22
  411f0c:	mov	w1, w20
  411f10:	mov	x2, x19
  411f14:	bl	411f60 <error@@Base+0x424>
  411f18:	cmp	x22, x21
  411f1c:	mov	w19, w0
  411f20:	b.eq	411f2c <error@@Base+0x3f0>  // b.none
  411f24:	mov	x0, x22
  411f28:	bl	401b20 <free@plt>
  411f2c:	mov	w0, w19
  411f30:	ldp	x20, x19, [sp, #32]
  411f34:	ldp	x22, x21, [sp, #16]
  411f38:	ldp	x29, x30, [sp], #48
  411f3c:	ret
  411f40:	mov	x0, x21
  411f44:	mov	w1, w20
  411f48:	mov	x2, x19
  411f4c:	ldp	x20, x19, [sp, #32]
  411f50:	ldp	x22, x21, [sp, #16]
  411f54:	mov	w3, #0x1                   	// #1
  411f58:	ldp	x29, x30, [sp], #48
  411f5c:	b	411f60 <error@@Base+0x424>
  411f60:	stp	x29, x30, [sp, #-48]!
  411f64:	stp	x22, x21, [sp, #16]
  411f68:	stp	x20, x19, [sp, #32]
  411f6c:	mov	x29, sp
  411f70:	tbnz	w1, #12, 411fc4 <error@@Base+0x488>
  411f74:	mov	x22, x0
  411f78:	mov	w0, #0x1                   	// #1
  411f7c:	mov	w1, #0x40                  	// #64
  411f80:	mov	w21, w3
  411f84:	mov	x19, x2
  411f88:	bl	4021d4 <setlocale@plt+0x514>
  411f8c:	mov	w2, #0x1                   	// #1
  411f90:	mov	x1, x22
  411f94:	mov	x20, x0
  411f98:	bl	401c10 <regcomp@plt>
  411f9c:	cbz	w0, 411fcc <error@@Base+0x490>
  411fa0:	mov	x0, x20
  411fa4:	bl	401b20 <free@plt>
  411fa8:	cbz	w21, 411fbc <error@@Base+0x480>
  411fac:	adrp	x0, 41a000 <winch@@Base+0x59c0>
  411fb0:	add	x0, x0, #0x7a3
  411fb4:	mov	x1, xzr
  411fb8:	bl	411b3c <error@@Base>
  411fbc:	mov	w0, #0xffffffff            	// #-1
  411fc0:	b	411fe8 <error@@Base+0x4ac>
  411fc4:	mov	w0, wzr
  411fc8:	b	411fe8 <error@@Base+0x4ac>
  411fcc:	ldr	x0, [x19]
  411fd0:	cbz	x0, 411fe0 <error@@Base+0x4a4>
  411fd4:	bl	401c00 <regfree@plt>
  411fd8:	ldr	x0, [x19]
  411fdc:	bl	401b20 <free@plt>
  411fe0:	mov	w0, wzr
  411fe4:	str	x20, [x19]
  411fe8:	ldp	x20, x19, [sp, #32]
  411fec:	ldp	x22, x21, [sp, #16]
  411ff0:	ldp	x29, x30, [sp], #48
  411ff4:	ret
  411ff8:	stp	x29, x30, [sp, #-32]!
  411ffc:	str	x19, [sp, #16]
  412000:	mov	x19, x0
  412004:	ldr	x0, [x0]
  412008:	mov	x29, sp
  41200c:	cbz	x0, 41201c <error@@Base+0x4e0>
  412010:	bl	401c00 <regfree@plt>
  412014:	ldr	x0, [x19]
  412018:	bl	401b20 <free@plt>
  41201c:	str	xzr, [x19]
  412020:	ldr	x19, [sp, #16]
  412024:	ldp	x29, x30, [sp], #32
  412028:	ret
  41202c:	stp	x29, x30, [sp, #-32]!
  412030:	mov	x29, sp
  412034:	add	x2, x29, #0x18
  412038:	mov	w1, wzr
  41203c:	mov	w3, wzr
  412040:	str	x19, [sp, #16]
  412044:	str	xzr, [x29, #24]
  412048:	bl	411f60 <error@@Base+0x424>
  41204c:	mov	w8, w0
  412050:	mov	w0, wzr
  412054:	cbnz	w8, 412078 <error@@Base+0x53c>
  412058:	ldr	x19, [x29, #24]
  41205c:	cbz	x19, 412070 <error@@Base+0x534>
  412060:	mov	x0, x19
  412064:	bl	401c00 <regfree@plt>
  412068:	mov	x0, x19
  41206c:	bl	401b20 <free@plt>
  412070:	mov	w0, #0x1                   	// #1
  412074:	str	xzr, [x29, #24]
  412078:	ldr	x19, [sp, #16]
  41207c:	ldp	x29, x30, [sp], #32
  412080:	ret
  412084:	cmp	x0, #0x0
  412088:	cset	w0, eq  // eq = none
  41208c:	ret
  412090:	sub	sp, sp, #0x50
  412094:	stp	x24, x23, [sp, #32]
  412098:	stp	x22, x21, [sp, #48]
  41209c:	stp	x20, x19, [sp, #64]
  4120a0:	mov	w19, w7
  4120a4:	mov	x20, x5
  4120a8:	mov	x22, x4
  4120ac:	mov	w24, w3
  4120b0:	mov	x21, x2
  4120b4:	stp	x29, x30, [sp, #16]
  4120b8:	add	x29, sp, #0x10
  4120bc:	str	xzr, [x5]
  4120c0:	str	xzr, [x4]
  4120c4:	tbnz	w7, #12, 412110 <error@@Base+0x5d4>
  4120c8:	cmp	w6, #0x0
  4120cc:	cset	w8, ne  // ne = any
  4120d0:	orr	w4, w8, #0x4
  4120d4:	add	x3, sp, #0x8
  4120d8:	mov	w2, #0x1                   	// #1
  4120dc:	mov	x1, x21
  4120e0:	stp	wzr, w24, [sp, #8]
  4120e4:	bl	401be0 <regexec@plt>
  4120e8:	cbnz	w0, 4121d4 <error@@Base+0x698>
  4120ec:	ldrsw	x8, [sp, #8]
  4120f0:	tst	w19, #0x100
  4120f4:	cset	w0, eq  // eq = none
  4120f8:	add	x8, x21, x8
  4120fc:	str	x8, [x22]
  412100:	ldrsw	x8, [sp, #12]
  412104:	add	x8, x21, x8
  412108:	str	x8, [x20]
  41210c:	b	4121ec <error@@Base+0x6b0>
  412110:	mov	x0, x1
  412114:	mov	x23, x1
  412118:	bl	401830 <strlen@plt>
  41211c:	cmp	w24, #0x1
  412120:	b.lt	4121d4 <error@@Base+0x698>  // b.tstop
  412124:	ldrb	w12, [x23]
  412128:	adrp	x10, 433000 <PC+0x4800>
  41212c:	ldr	w10, [x10, #448]
  412130:	add	x8, x23, w0, sxtw
  412134:	sub	w13, w12, #0x41
  412138:	and	w13, w13, #0xff
  41213c:	cmp	w10, #0x2
  412140:	add	w14, w12, #0x20
  412144:	ccmp	w13, #0x1a, #0x2, eq  // eq = none
  412148:	sxtw	x9, w24
  41214c:	add	x11, x21, w24, sxtw
  412150:	csel	w12, w14, w12, cc  // cc = lo, ul, last
  412154:	sxtw	x13, w0
  412158:	ldrb	w14, [x21]
  41215c:	mov	x15, x23
  412160:	cmp	w14, w12, uxtb
  412164:	mov	x14, x21
  412168:	b.ne	4121bc <error@@Base+0x680>  // b.any
  41216c:	mov	x14, xzr
  412170:	cmp	x13, x14
  412174:	b.eq	4121b4 <error@@Base+0x678>  // b.none
  412178:	cmp	x9, x14
  41217c:	b.eq	4121b4 <error@@Base+0x678>  // b.none
  412180:	add	x15, x23, x14
  412184:	ldrb	w15, [x15, #1]
  412188:	add	x16, x21, x14
  41218c:	ldrb	w16, [x16, #1]
  412190:	add	x14, x14, #0x1
  412194:	sub	w17, w15, #0x41
  412198:	and	w17, w17, #0xff
  41219c:	cmp	w17, #0x1a
  4121a0:	ccmp	w10, #0x2, #0x0, cc  // cc = lo, ul, last
  4121a4:	add	w17, w15, #0x20
  4121a8:	csel	w15, w17, w15, eq  // eq = none
  4121ac:	cmp	w16, w15, uxtb
  4121b0:	b.eq	412170 <error@@Base+0x634>  // b.none
  4121b4:	add	x15, x23, x14
  4121b8:	add	x14, x21, x14
  4121bc:	cmp	x15, x8
  4121c0:	b.eq	4121dc <error@@Base+0x6a0>  // b.none
  4121c4:	add	x21, x21, #0x1
  4121c8:	cmp	x21, x11
  4121cc:	sub	x9, x9, #0x1
  4121d0:	b.cc	412158 <error@@Base+0x61c>  // b.lo, b.ul, b.last
  4121d4:	ubfx	w0, w19, #8, #1
  4121d8:	b	4121ec <error@@Base+0x6b0>
  4121dc:	tst	w19, #0x100
  4121e0:	str	x21, [x22]
  4121e4:	str	x14, [x20]
  4121e8:	cset	w0, eq  // eq = none
  4121ec:	ldp	x20, x19, [sp, #64]
  4121f0:	ldp	x22, x21, [sp, #48]
  4121f4:	ldp	x24, x23, [sp, #32]
  4121f8:	ldp	x29, x30, [sp, #16]
  4121fc:	add	sp, sp, #0x50
  412200:	ret
  412204:	adrp	x0, 41a000 <winch@@Base+0x59c0>
  412208:	add	x0, x0, #0x79d
  41220c:	ret
  412210:	cmn	w0, #0x3
  412214:	b.eq	412238 <error@@Base+0x6fc>  // b.none
  412218:	cmn	w0, #0x2
  41221c:	b.eq	412254 <error@@Base+0x718>  // b.none
  412220:	cmn	w0, #0x1
  412224:	b.ne	412260 <error@@Base+0x724>  // b.any
  412228:	adrp	x8, 433000 <PC+0x4800>
  41222c:	ldr	w8, [x8, #328]
  412230:	sub	w0, w8, #0x2
  412234:	b	412260 <error@@Base+0x724>
  412238:	adrp	x8, 433000 <PC+0x4800>
  41223c:	ldr	w8, [x8, #328]
  412240:	sub	w9, w8, #0x1
  412244:	cmp	w9, #0x0
  412248:	csel	w8, w8, w9, lt  // lt = tstop
  41224c:	asr	w0, w8, #1
  412250:	b	412260 <error@@Base+0x724>
  412254:	adrp	x8, 433000 <PC+0x4800>
  412258:	ldr	w8, [x8, #328]
  41225c:	sub	w0, w8, #0x1
  412260:	adrp	x8, 432000 <PC+0x3800>
  412264:	ldr	x8, [x8, #2104]
  412268:	ldr	x0, [x8, w0, sxtw #3]
  41226c:	ret
  412270:	adrp	x8, 433000 <PC+0x4800>
  412274:	ldr	w8, [x8, #328]
  412278:	adrp	x9, 432000 <PC+0x3800>
  41227c:	ldr	x9, [x9, #2104]
  412280:	cmp	w8, #0x2
  412284:	b.lt	4122a8 <error@@Base+0x76c>  // b.tstop
  412288:	mov	x10, xzr
  41228c:	add	x11, x9, x10, lsl #3
  412290:	ldr	x12, [x11, #8]
  412294:	add	x13, x10, #0x2
  412298:	add	x10, x10, #0x1
  41229c:	cmp	x13, x8
  4122a0:	str	x12, [x11]
  4122a4:	b.cc	41228c <error@@Base+0x750>  // b.lo, b.ul, b.last
  4122a8:	sub	w8, w8, #0x1
  4122ac:	str	x0, [x9, w8, sxtw #3]
  4122b0:	ret
  4122b4:	adrp	x8, 433000 <PC+0x4800>
  4122b8:	ldr	w8, [x8, #328]
  4122bc:	adrp	x9, 432000 <PC+0x3800>
  4122c0:	ldr	x9, [x9, #2104]
  4122c4:	cmp	w8, #0x2
  4122c8:	b.lt	4122e4 <error@@Base+0x7a8>  // b.tstop
  4122cc:	add	x10, x9, x8, lsl #3
  4122d0:	ldur	x11, [x10, #-16]
  4122d4:	cmp	x8, #0x2
  4122d8:	sub	x8, x8, #0x1
  4122dc:	stur	x11, [x10, #-8]
  4122e0:	b.gt	4122cc <error@@Base+0x790>
  4122e4:	str	x0, [x9]
  4122e8:	ret
  4122ec:	stp	x29, x30, [sp, #-16]!
  4122f0:	adrp	x8, 433000 <PC+0x4800>
  4122f4:	ldr	w8, [x8, #328]
  4122f8:	mov	x29, sp
  4122fc:	cmp	w8, #0x1
  412300:	b.lt	412318 <error@@Base+0x7dc>  // b.tstop
  412304:	adrp	x9, 432000 <PC+0x3800>
  412308:	ldr	x0, [x9, #2104]
  41230c:	lsl	x2, x8, #3
  412310:	mov	w1, #0xff                  	// #255
  412314:	bl	401a30 <memset@plt>
  412318:	ldp	x29, x30, [sp], #16
  41231c:	ret
  412320:	stp	x29, x30, [sp, #-64]!
  412324:	stp	x22, x21, [sp, #32]
  412328:	stp	x20, x19, [sp, #48]
  41232c:	adrp	x21, 433000 <PC+0x4800>
  412330:	adrp	x20, 432000 <PC+0x3800>
  412334:	ldr	w8, [x21, #328]
  412338:	ldr	w9, [x20, #2112]
  41233c:	stp	x24, x23, [sp, #16]
  412340:	mov	x29, sp
  412344:	cmp	w8, w9
  412348:	b.le	412408 <error@@Base+0x8cc>
  41234c:	adrp	x22, 432000 <PC+0x3800>
  412350:	ldr	x0, [x22, #2104]
  412354:	cbz	x0, 41236c <error@@Base+0x830>
  412358:	ldr	x23, [x0]
  41235c:	cmn	x23, #0x1
  412360:	b.eq	412378 <error@@Base+0x83c>  // b.none
  412364:	mov	w24, #0x1                   	// #1
  412368:	b	4123b4 <error@@Base+0x878>
  41236c:	mov	x24, xzr
  412370:	mov	x23, #0xffffffffffffffff    	// #-1
  412374:	b	4123bc <error@@Base+0x880>
  412378:	sxtw	x8, w8
  41237c:	mov	x9, xzr
  412380:	sub	x8, x8, #0x2
  412384:	add	x10, x0, #0x8
  412388:	cmp	x8, x9
  41238c:	b.eq	4123ac <error@@Base+0x870>  // b.none
  412390:	ldr	x23, [x10, x9, lsl #3]
  412394:	add	x11, x9, #0x1
  412398:	mov	x9, x11
  41239c:	cmn	x23, #0x1
  4123a0:	b.eq	412388 <error@@Base+0x84c>  // b.none
  4123a4:	add	x24, x11, #0x1
  4123a8:	b	4123b4 <error@@Base+0x878>
  4123ac:	mov	x24, xzr
  4123b0:	mov	x23, #0xffffffffffffffff    	// #-1
  4123b4:	bl	401b20 <free@plt>
  4123b8:	ldr	w8, [x21, #328]
  4123bc:	mov	w1, #0x8                   	// #8
  4123c0:	mov	w0, w8
  4123c4:	bl	4021d4 <setlocale@plt+0x514>
  4123c8:	ldr	w8, [x21, #328]
  4123cc:	mov	x19, x0
  4123d0:	str	x0, [x22, #2104]
  4123d4:	cmp	w8, #0x1
  4123d8:	str	w8, [x20, #2112]
  4123dc:	b.lt	4123f0 <error@@Base+0x8b4>  // b.tstop
  4123e0:	lsl	x2, x8, #3
  4123e4:	mov	w1, #0xff                  	// #255
  4123e8:	mov	x0, x19
  4123ec:	bl	401a30 <memset@plt>
  4123f0:	cmn	x23, #0x1
  4123f4:	b.eq	412408 <error@@Base+0x8cc>  // b.none
  4123f8:	mov	x8, #0xffffffff00000000    	// #-4294967296
  4123fc:	add	x8, x8, x24, lsl #32
  412400:	asr	x8, x8, #29
  412404:	str	x23, [x19, x8]
  412408:	ldp	x20, x19, [sp, #48]
  41240c:	ldp	x22, x21, [sp, #32]
  412410:	ldp	x24, x23, [sp, #16]
  412414:	ldp	x29, x30, [sp], #64
  412418:	ret
  41241c:	add	w8, w1, #0x2
  412420:	cmp	w8, #0x2
  412424:	adrp	x9, 432000 <PC+0x3800>
  412428:	b.cs	412444 <error@@Base+0x908>  // b.hs, b.nlast
  41242c:	adrp	x8, 433000 <PC+0x4800>
  412430:	ldr	w8, [x8, #328]
  412434:	mov	x10, xzr
  412438:	sub	w1, w8, #0x2
  41243c:	mov	x8, #0xffffffffffffffff    	// #-1
  412440:	b	412474 <error@@Base+0x938>
  412444:	cbnz	w1, 41245c <error@@Base+0x920>
  412448:	adrp	x8, 433000 <PC+0x4800>
  41244c:	ldrsw	x8, [x8, #328]
  412450:	sub	x10, x8, #0x2
  412454:	mov	w8, #0x1                   	// #1
  412458:	b	412474 <error@@Base+0x938>
  41245c:	ldr	x8, [x9, #2104]
  412460:	ldr	x8, [x8, w1, sxtw #3]
  412464:	cmn	x8, #0x1
  412468:	b.eq	4124c0 <error@@Base+0x984>  // b.none
  41246c:	mov	x8, xzr
  412470:	mov	x10, xzr
  412474:	ldr	x12, [x9, #2104]
  412478:	ldr	x9, [x12, w1, sxtw #3]
  41247c:	cmn	x9, #0x1
  412480:	b.ne	4124b4 <error@@Base+0x978>  // b.any
  412484:	sxtw	x9, w1
  412488:	sub	x10, x10, x9
  41248c:	add	x9, x8, x9
  412490:	mov	x11, xzr
  412494:	add	x12, x12, x9, lsl #3
  412498:	cmp	x10, x11
  41249c:	b.eq	4124c0 <error@@Base+0x984>  // b.none
  4124a0:	ldr	x9, [x12, x11, lsl #3]
  4124a4:	add	x11, x11, x8
  4124a8:	cmn	x9, #0x1
  4124ac:	b.eq	412498 <error@@Base+0x95c>  // b.none
  4124b0:	add	w1, w1, w11
  4124b4:	add	w8, w1, #0x1
  4124b8:	str	w8, [x0, #8]
  4124bc:	b	4124c4 <error@@Base+0x988>
  4124c0:	mov	x9, #0xffffffffffffffff    	// #-1
  4124c4:	str	x9, [x0]
  4124c8:	ret
  4124cc:	adrp	x8, 432000 <PC+0x3800>
  4124d0:	ldr	x9, [x8, #2104]
  4124d4:	ldr	x8, [x9]
  4124d8:	cmp	x8, x0
  4124dc:	mov	w8, #0xffffffff            	// #-1
  4124e0:	b.gt	41251c <error@@Base+0x9e0>
  4124e4:	adrp	x10, 433000 <PC+0x4800>
  4124e8:	ldr	w10, [x10, #328]
  4124ec:	cmp	w10, #0x2
  4124f0:	b.lt	41251c <error@@Base+0x9e0>  // b.tstop
  4124f4:	mov	w8, #0x1                   	// #1
  4124f8:	ldr	x11, [x9, x8, lsl #3]
  4124fc:	cmp	x11, x0
  412500:	b.gt	412518 <error@@Base+0x9dc>
  412504:	add	x8, x8, #0x1
  412508:	cmp	x8, x10
  41250c:	b.cc	4124f8 <error@@Base+0x9bc>  // b.lo, b.ul, b.last
  412510:	mov	w8, #0xffffffff            	// #-1
  412514:	b	41251c <error@@Base+0x9e0>
  412518:	sub	w8, w8, #0x1
  41251c:	mov	w0, w8
  412520:	ret
  412524:	adrp	x8, 433000 <PC+0x4800>
  412528:	ldr	w8, [x8, #328]
  41252c:	subs	w9, w8, #0x1
  412530:	b.lt	41255c <error@@Base+0xa20>  // b.tstop
  412534:	adrp	x8, 432000 <PC+0x3800>
  412538:	ldr	x8, [x8, #2104]
  41253c:	add	x9, x9, #0x1
  412540:	ldr	x10, [x8]
  412544:	add	x10, x10, #0x1
  412548:	cmp	x10, #0x1
  41254c:	b.hi	412564 <error@@Base+0xa28>  // b.pmore
  412550:	subs	x9, x9, #0x1
  412554:	add	x8, x8, #0x8
  412558:	b.ne	412540 <error@@Base+0xa04>  // b.any
  41255c:	mov	w0, #0x1                   	// #1
  412560:	ret
  412564:	mov	w0, wzr
  412568:	ret
  41256c:	cmp	w0, w1
  412570:	b.gt	4125a0 <error@@Base+0xa64>
  412574:	adrp	x8, 432000 <PC+0x3800>
  412578:	ldr	x8, [x8, #2104]
  41257c:	sxtw	x9, w0
  412580:	sxtw	x10, w1
  412584:	ldr	x11, [x8, x9, lsl #3]
  412588:	add	x11, x11, #0x1
  41258c:	cmp	x11, #0x1
  412590:	b.hi	4125a8 <error@@Base+0xa6c>  // b.pmore
  412594:	cmp	x9, x10
  412598:	add	x9, x9, #0x1
  41259c:	b.lt	412584 <error@@Base+0xa48>  // b.tstop
  4125a0:	mov	w0, #0x1                   	// #1
  4125a4:	ret
  4125a8:	mov	w0, wzr
  4125ac:	ret
  4125b0:	adrp	x8, 433000 <PC+0x4800>
  4125b4:	ldr	w8, [x8, #328]
  4125b8:	and	w9, w8, w0, asr #31
  4125bc:	add	w9, w9, w0
  4125c0:	cmp	w9, #0x1
  4125c4:	csinc	w9, w9, wzr, gt
  4125c8:	cmp	w9, w8
  4125cc:	csel	w8, w8, w9, gt
  4125d0:	sub	w0, w8, #0x1
  4125d4:	ret
  4125d8:	stp	x29, x30, [sp, #-32]!
  4125dc:	adrp	x0, 41a000 <winch@@Base+0x59c0>
  4125e0:	add	x0, x0, #0x8a6
  4125e4:	str	x19, [sp, #16]
  4125e8:	mov	x29, sp
  4125ec:	bl	40212c <setlocale@plt+0x46c>
  4125f0:	adrp	x8, 432000 <PC+0x3800>
  4125f4:	ldr	w8, [x8, #756]
  4125f8:	adrp	x19, 433000 <PC+0x4800>
  4125fc:	adrp	x9, 41a000 <winch@@Base+0x59c0>
  412600:	adrp	x10, 41a000 <winch@@Base+0x59c0>
  412604:	add	x19, x19, #0x268
  412608:	add	x9, x9, #0x8da
  41260c:	add	x10, x10, #0x915
  412610:	cmp	w8, #0x0
  412614:	str	x0, [x19]
  412618:	csel	x0, x10, x9, eq  // eq = none
  41261c:	bl	40212c <setlocale@plt+0x46c>
  412620:	str	x0, [x19, #8]
  412624:	adrp	x0, 41a000 <winch@@Base+0x59c0>
  412628:	add	x0, x0, #0x962
  41262c:	bl	40212c <setlocale@plt+0x46c>
  412630:	str	x0, [x19, #16]
  412634:	adrp	x0, 41a000 <winch@@Base+0x59c0>
  412638:	add	x0, x0, #0x7f1
  41263c:	bl	40212c <setlocale@plt+0x46c>
  412640:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  412644:	str	x0, [x8, #1968]
  412648:	adrp	x0, 41a000 <winch@@Base+0x59c0>
  41264c:	add	x0, x0, #0x845
  412650:	bl	40212c <setlocale@plt+0x46c>
  412654:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  412658:	str	x0, [x8, #1976]
  41265c:	adrp	x0, 41a000 <winch@@Base+0x59c0>
  412660:	add	x0, x0, #0x895
  412664:	bl	40212c <setlocale@plt+0x46c>
  412668:	ldr	x19, [sp, #16]
  41266c:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  412670:	str	x0, [x8, #1984]
  412674:	ldp	x29, x30, [sp], #32
  412678:	ret
  41267c:	sub	sp, sp, #0x80
  412680:	stp	x28, x27, [sp, #48]
  412684:	adrp	x27, 432000 <PC+0x3800>
  412688:	stp	x26, x25, [sp, #64]
  41268c:	adrp	x26, 433000 <PC+0x4800>
  412690:	add	x27, x27, #0x848
  412694:	stp	x29, x30, [sp, #32]
  412698:	stp	x24, x23, [sp, #80]
  41269c:	stp	x22, x21, [sp, #96]
  4126a0:	stp	x20, x19, [sp, #112]
  4126a4:	str	x27, [x26, #72]
  4126a8:	ldrb	w8, [x0]
  4126ac:	add	x29, sp, #0x20
  4126b0:	cbz	w8, 412b80 <error@@Base+0x1044>
  4126b4:	adrp	x28, 41a000 <winch@@Base+0x59c0>
  4126b8:	adrp	x21, 41a000 <winch@@Base+0x59c0>
  4126bc:	adrp	x22, 41a000 <winch@@Base+0x59c0>
  4126c0:	mov	x24, x0
  4126c4:	mov	w19, w1
  4126c8:	add	x28, x28, #0x7b3
  4126cc:	adrp	x20, 42e000 <winch@@Base+0x199c0>
  4126d0:	add	x21, x21, #0x7c2
  4126d4:	adrp	x23, 433000 <PC+0x4800>
  4126d8:	add	x22, x22, #0x7d9
  4126dc:	and	w9, w8, #0xff
  4126e0:	cmp	w9, #0x39
  4126e4:	b.le	412710 <error@@Base+0xbd4>
  4126e8:	cmp	w9, #0x3a
  4126ec:	b.eq	412924 <error@@Base+0xde8>  // b.none
  4126f0:	cmp	w9, #0x3f
  4126f4:	b.eq	412738 <error@@Base+0xbfc>  // b.none
  4126f8:	cmp	w9, #0x5c
  4126fc:	b.ne	412724 <error@@Base+0xbe8>  // b.any
  412700:	ldrb	w8, [x24, #1]!
  412704:	strb	wzr, [sp, #9]
  412708:	strb	w8, [sp, #8]
  41270c:	b	41272c <error@@Base+0xbf0>
  412710:	cmp	w9, #0x25
  412714:	b.eq	41278c <error@@Base+0xc50>  // b.none
  412718:	cmp	w9, #0x2e
  41271c:	b.eq	412930 <error@@Base+0xdf4>  // b.none
  412720:	cbz	w9, 412b4c <error@@Base+0x1010>
  412724:	strb	w8, [sp, #8]
  412728:	strb	wzr, [sp, #9]
  41272c:	add	x0, sp, #0x8
  412730:	bl	412db4 <error@@Base+0x1278>
  412734:	b	412930 <error@@Base+0xdf4>
  412738:	mov	x0, x24
  41273c:	ldrb	w25, [x0, #1]!
  412740:	cbz	w25, 412930 <error@@Base+0xdf4>
  412744:	add	x1, sp, #0x4
  412748:	str	wzr, [sp, #4]
  41274c:	bl	412ba8 <error@@Base+0x106c>
  412750:	cmp	w25, #0x4f
  412754:	mov	x24, x0
  412758:	b.le	412808 <error@@Base+0xccc>
  41275c:	ldr	w0, [sp, #4]
  412760:	sub	w8, w25, #0x61
  412764:	cmp	w8, #0x17
  412768:	b.hi	41286c <error@@Base+0xd30>  // b.pmore
  41276c:	adr	x9, 41277c <error@@Base+0xc40>
  412770:	ldrb	w10, [x22, x8]
  412774:	add	x9, x9, x10, lsl #2
  412778:	br	x9
  41277c:	ldr	w8, [x23, #452]
  412780:	cbz	w8, 412924 <error@@Base+0xde8>
  412784:	bl	40eeb4 <clear@@Base+0xbde0>
  412788:	b	412918 <error@@Base+0xddc>
  41278c:	mov	x0, x24
  412790:	ldrb	w25, [x0, #1]!
  412794:	cbz	w25, 412930 <error@@Base+0xdf4>
  412798:	add	x1, sp, #0x4
  41279c:	str	wzr, [sp, #4]
  4127a0:	bl	412ba8 <error@@Base+0x106c>
  4127a4:	ldr	w8, [sp, #4]
  4127a8:	sub	w9, w25, #0x62
  4127ac:	cmp	w9, #0x16
  4127b0:	mov	x24, x0
  4127b4:	b.hi	4127d4 <error@@Base+0xc98>  // b.pmore
  4127b8:	adr	x10, 4127c8 <error@@Base+0xc8c>
  4127bc:	ldrb	w11, [x21, x9]
  4127c0:	add	x10, x10, x11, lsl #2
  4127c4:	br	x10
  4127c8:	mov	w0, w8
  4127cc:	bl	412e20 <error@@Base+0x12e4>
  4127d0:	b	4127f4 <error@@Base+0xcb8>
  4127d4:	sub	w9, w25, #0x42
  4127d8:	cmp	w9, #0xe
  4127dc:	b.hi	412850 <error@@Base+0xd14>  // b.pmore
  4127e0:	adr	x10, 4127f0 <error@@Base+0xcb4>
  4127e4:	ldrb	w11, [x28, x9]
  4127e8:	add	x10, x10, x11, lsl #2
  4127ec:	br	x10
  4127f0:	bl	403c90 <clear@@Base+0xbbc>
  4127f4:	cmn	x0, #0x1
  4127f8:	b.eq	412b00 <error@@Base+0xfc4>  // b.none
  4127fc:	add	x1, sp, #0x8
  412800:	bl	411908 <clear@@Base+0xe834>
  412804:	b	41272c <error@@Base+0xbf0>
  412808:	cmp	w25, #0x42
  41280c:	b.eq	412828 <error@@Base+0xcec>  // b.none
  412810:	cmp	w25, #0x44
  412814:	b.eq	412820 <error@@Base+0xce4>  // b.none
  412818:	cmp	w25, #0x4c
  41281c:	b.ne	412924 <error@@Base+0xde8>  // b.any
  412820:	ldr	w8, [x23, #452]
  412824:	cbz	w8, 412924 <error@@Base+0xde8>
  412828:	bl	403c90 <clear@@Base+0xbbc>
  41282c:	cmn	x0, #0x1
  412830:	b	41291c <error@@Base+0xde0>
  412834:	ldr	x0, [x20, #2064]
  412838:	bl	40bfb0 <clear@@Base+0x8edc>
  41283c:	adrp	x1, 415000 <winch@@Base+0x9c0>
  412840:	add	x1, x1, #0x57e
  412844:	bl	401b00 <strcmp@plt>
  412848:	cmp	w0, #0x0
  41284c:	b	41291c <error@@Base+0xde0>
  412850:	cmp	w25, #0x54
  412854:	b.ne	412930 <error@@Base+0xdf4>  // b.any
  412858:	bl	415288 <winch@@Base+0xc48>
  41285c:	cbz	w0, 412b34 <error@@Base+0xff8>
  412860:	adrp	x0, 415000 <winch@@Base+0x9c0>
  412864:	add	x0, x0, #0xfdc
  412868:	b	412730 <error@@Base+0xbf4>
  41286c:	cmp	w25, #0x50
  412870:	b.ne	412924 <error@@Base+0xde8>  // b.any
  412874:	bl	40eeb4 <clear@@Base+0xbde0>
  412878:	cbz	x0, 412924 <error@@Base+0xde8>
  41287c:	bl	403c90 <clear@@Base+0xbbc>
  412880:	cmp	x0, #0x1
  412884:	b.lt	412924 <error@@Base+0xde8>  // b.tstop
  412888:	bl	40eafc <clear@@Base+0xba28>
  41288c:	b	412918 <error@@Base+0xddc>
  412890:	ldr	x8, [x26, #72]
  412894:	cmp	x8, x27
  412898:	cset	w0, hi  // hi = pmore
  41289c:	cbnz	w0, 412930 <error@@Base+0xdf4>
  4128a0:	b	412924 <error@@Base+0xde8>
  4128a4:	bl	412e20 <error@@Base+0x12e4>
  4128a8:	b	41282c <error@@Base+0xcf0>
  4128ac:	adrp	x8, 433000 <PC+0x4800>
  4128b0:	ldr	w8, [x8, #432]
  4128b4:	cmp	w8, #0x0
  4128b8:	b	41291c <error@@Base+0xde0>
  4128bc:	bl	40b55c <clear@@Base+0x8488>
  4128c0:	cbnz	w0, 412930 <error@@Base+0xdf4>
  4128c4:	b	412924 <error@@Base+0xde8>
  4128c8:	bl	415288 <winch@@Base+0xc48>
  4128cc:	cbz	w0, 412b0c <error@@Base+0xfd0>
  4128d0:	bl	415288 <winch@@Base+0xc48>
  4128d4:	b	412b10 <error@@Base+0xfd4>
  4128d8:	bl	415288 <winch@@Base+0xc48>
  4128dc:	cbnz	w0, 412930 <error@@Base+0xdf4>
  4128e0:	adrp	x8, 433000 <PC+0x4800>
  4128e4:	ldr	w0, [x8, #288]
  4128e8:	cbnz	w0, 412930 <error@@Base+0xdf4>
  4128ec:	b	412924 <error@@Base+0xde8>
  4128f0:	bl	412e20 <error@@Base+0x12e4>
  4128f4:	cmn	x0, #0x1
  4128f8:	b.eq	412924 <error@@Base+0xde8>  // b.none
  4128fc:	bl	403c90 <clear@@Base+0xbbc>
  412900:	cmp	x0, #0x0
  412904:	b	412b14 <error@@Base+0xfd8>
  412908:	bl	415288 <winch@@Base+0xc48>
  41290c:	cbnz	w0, 412924 <error@@Base+0xde8>
  412910:	ldr	x0, [x20, #2064]
  412914:	bl	40be0c <clear@@Base+0x8d38>
  412918:	cmp	x0, #0x0
  41291c:	cset	w0, ne  // ne = any
  412920:	cbnz	w0, 412930 <error@@Base+0xdf4>
  412924:	mov	x0, x24
  412928:	bl	412c64 <error@@Base+0x1128>
  41292c:	mov	x24, x0
  412930:	ldrb	w8, [x24, #1]!
  412934:	b	4126dc <error@@Base+0xba0>
  412938:	adrp	x8, 433000 <PC+0x4800>
  41293c:	ldr	w0, [x8, #432]
  412940:	b	412b28 <error@@Base+0xfec>
  412944:	mov	w0, w8
  412948:	bl	40eeb4 <clear@@Base+0xbde0>
  41294c:	subs	x8, x0, #0x1
  412950:	b.lt	412b00 <error@@Base+0xfc4>  // b.tstop
  412954:	adrp	x9, 433000 <PC+0x4800>
  412958:	ldr	w9, [x9, #328]
  41295c:	cmp	w9, #0x2
  412960:	b.lt	412b00 <error@@Base+0xfc4>  // b.tstop
  412964:	sxtw	x9, w9
  412968:	sub	x9, x9, #0x1
  41296c:	sdiv	x8, x8, x9
  412970:	b	412a74 <error@@Base+0xf38>
  412974:	ldr	x0, [x20, #2064]
  412978:	b	412a38 <error@@Base+0xefc>
  41297c:	ldr	x0, [x20, #2064]
  412980:	bl	40bfb0 <clear@@Base+0x8edc>
  412984:	bl	40a6bc <clear@@Base+0x75e8>
  412988:	mov	x25, x0
  41298c:	bl	412db4 <error@@Base+0x1278>
  412990:	mov	x0, x25
  412994:	bl	401b20 <free@plt>
  412998:	b	412930 <error@@Base+0xdf4>
  41299c:	bl	415288 <winch@@Base+0xc48>
  4129a0:	cbz	w0, 412b20 <error@@Base+0xfe4>
  4129a4:	bl	415294 <winch@@Base+0xc54>
  4129a8:	b	412b28 <error@@Base+0xfec>
  4129ac:	mov	w0, w8
  4129b0:	bl	40eeb4 <clear@@Base+0xbde0>
  4129b4:	cbnz	x0, 412ab8 <error@@Base+0xf7c>
  4129b8:	b	412b00 <error@@Base+0xfc4>
  4129bc:	bl	415288 <winch@@Base+0xc48>
  4129c0:	cbnz	w0, 412b28 <error@@Base+0xfec>
  4129c4:	bl	40be4c <clear@@Base+0x8d78>
  4129c8:	b	412b28 <error@@Base+0xfec>
  4129cc:	mov	w0, w8
  4129d0:	bl	412e20 <error@@Base+0x12e4>
  4129d4:	mov	x25, x0
  4129d8:	bl	403c90 <clear@@Base+0xbbc>
  4129dc:	cmn	x25, #0x1
  4129e0:	b.eq	412b00 <error@@Base+0xfc4>  // b.none
  4129e4:	mov	x1, x0
  4129e8:	cmp	x0, #0x1
  4129ec:	b.ge	412af4 <error@@Base+0xfb8>  // b.tcont
  4129f0:	b	412b00 <error@@Base+0xfc4>
  4129f4:	ldr	x8, [x26, #72]
  4129f8:	cmp	x8, x27
  4129fc:	b.ls	412b44 <error@@Base+0x1008>  // b.plast
  412a00:	sub	x8, x8, #0x1
  412a04:	ldrb	w9, [x8]
  412a08:	cmp	w9, #0x20
  412a0c:	b.ne	412b40 <error@@Base+0x1004>  // b.any
  412a10:	sub	x9, x8, #0x1
  412a14:	cmp	x8, x27
  412a18:	str	x8, [x26, #72]
  412a1c:	mov	x8, x9
  412a20:	b.hi	412a04 <error@@Base+0xec8>  // b.pmore
  412a24:	add	x8, x9, #0x1
  412a28:	b	412b44 <error@@Base+0x1008>
  412a2c:	ldr	x0, [x20, #2064]
  412a30:	bl	40be0c <clear@@Base+0x8d38>
  412a34:	cbz	x0, 412b00 <error@@Base+0xfc4>
  412a38:	bl	40bfb0 <clear@@Base+0x8edc>
  412a3c:	b	412730 <error@@Base+0xbf4>
  412a40:	bl	403c90 <clear@@Base+0xbbc>
  412a44:	cbz	x0, 412ab8 <error@@Base+0xf7c>
  412a48:	cmn	x0, #0x1
  412a4c:	b.eq	412b00 <error@@Base+0xfc4>  // b.none
  412a50:	sub	x0, x0, #0x1
  412a54:	bl	40eafc <clear@@Base+0xba28>
  412a58:	cmp	x0, #0x0
  412a5c:	b.le	412b00 <error@@Base+0xfc4>
  412a60:	adrp	x8, 433000 <PC+0x4800>
  412a64:	ldrsw	x8, [x8, #328]
  412a68:	sub	x9, x0, #0x1
  412a6c:	sub	x8, x8, #0x1
  412a70:	sdiv	x8, x9, x8
  412a74:	add	x0, x8, #0x1
  412a78:	b	412ab8 <error@@Base+0xf7c>
  412a7c:	adrp	x8, 433000 <PC+0x4800>
  412a80:	ldr	x0, [x8, #296]
  412a84:	b	412730 <error@@Base+0xbf4>
  412a88:	ldr	x0, [x20, #2064]
  412a8c:	bl	40bfb0 <clear@@Base+0x8edc>
  412a90:	bl	40b51c <clear@@Base+0x8448>
  412a94:	b	412730 <error@@Base+0xbf4>
  412a98:	bl	403c90 <clear@@Base+0xbbc>
  412a9c:	add	x8, x0, #0x1
  412aa0:	cmp	x8, #0x2
  412aa4:	b.cc	412b00 <error@@Base+0xfc4>  // b.lo, b.ul, b.last
  412aa8:	bl	40eafc <clear@@Base+0xba28>
  412aac:	cmp	x0, #0x0
  412ab0:	b.le	412b00 <error@@Base+0xfc4>
  412ab4:	sub	x0, x0, #0x1
  412ab8:	add	x1, sp, #0x8
  412abc:	bl	411988 <clear@@Base+0xe8b4>
  412ac0:	b	41272c <error@@Base+0xbf0>
  412ac4:	mov	w0, w8
  412ac8:	bl	40eeb4 <clear@@Base+0xbde0>
  412acc:	cbz	x0, 412b00 <error@@Base+0xfc4>
  412ad0:	mov	x25, x0
  412ad4:	bl	403c90 <clear@@Base+0xbbc>
  412ad8:	add	x8, x0, #0x1
  412adc:	cmp	x8, #0x2
  412ae0:	b.cc	412b00 <error@@Base+0xfc4>  // b.lo, b.ul, b.last
  412ae4:	bl	40eafc <clear@@Base+0xba28>
  412ae8:	cmp	x0, #0x0
  412aec:	b.le	412b00 <error@@Base+0xfc4>
  412af0:	mov	x1, x0
  412af4:	mov	x0, x25
  412af8:	bl	4116cc <clear@@Base+0xe5f8>
  412afc:	b	412b28 <error@@Base+0xfec>
  412b00:	adrp	x0, 415000 <winch@@Base+0x9c0>
  412b04:	add	x0, x0, #0xde7
  412b08:	b	412730 <error@@Base+0xbf4>
  412b0c:	bl	40be4c <clear@@Base+0x8d78>
  412b10:	cmp	w0, #0x1
  412b14:	cset	w0, gt
  412b18:	cbnz	w0, 412930 <error@@Base+0xdf4>
  412b1c:	b	412924 <error@@Base+0xde8>
  412b20:	ldr	x0, [x20, #2064]
  412b24:	bl	40bfbc <clear@@Base+0x8ee8>
  412b28:	add	x1, sp, #0x8
  412b2c:	bl	411a08 <clear@@Base+0xe934>
  412b30:	b	41272c <error@@Base+0xbf0>
  412b34:	adrp	x0, 419000 <winch@@Base+0x49c0>
  412b38:	add	x0, x0, #0x482
  412b3c:	b	412730 <error@@Base+0xbf4>
  412b40:	add	x8, x8, #0x1
  412b44:	strb	wzr, [x8]
  412b48:	b	412930 <error@@Base+0xdf4>
  412b4c:	ldr	x8, [x26, #72]
  412b50:	cmp	x8, x27
  412b54:	b.eq	412b80 <error@@Base+0x1044>  // b.none
  412b58:	adrp	x0, 432000 <PC+0x3800>
  412b5c:	cmp	w19, #0x1
  412b60:	add	x0, x0, #0x848
  412b64:	b.lt	412b88 <error@@Base+0x104c>  // b.tstop
  412b68:	add	x9, x0, w19, uxtw
  412b6c:	cmp	x8, x9
  412b70:	b.cc	412b88 <error@@Base+0x104c>  // b.lo, b.ul, b.last
  412b74:	mov	w9, w19
  412b78:	sub	x0, x8, x9
  412b7c:	b	412b88 <error@@Base+0x104c>
  412b80:	adrp	x0, 415000 <winch@@Base+0x9c0>
  412b84:	add	x0, x0, #0x6f9
  412b88:	ldp	x20, x19, [sp, #112]
  412b8c:	ldp	x22, x21, [sp, #96]
  412b90:	ldp	x24, x23, [sp, #80]
  412b94:	ldp	x26, x25, [sp, #64]
  412b98:	ldp	x28, x27, [sp, #48]
  412b9c:	ldp	x29, x30, [sp, #32]
  412ba0:	add	sp, sp, #0x80
  412ba4:	ret
  412ba8:	stp	x29, x30, [sp, #-32]!
  412bac:	stp	x20, x19, [sp, #16]
  412bb0:	ldrb	w8, [x0]
  412bb4:	mov	x29, sp
  412bb8:	sub	w8, w8, #0x50
  412bbc:	cmp	w8, #0x20
  412bc0:	b.hi	412c50 <error@@Base+0x1114>  // b.pmore
  412bc4:	mov	w9, #0x1                   	// #1
  412bc8:	lsl	x8, x9, x8
  412bcc:	mov	x9, #0x100000001           	// #4294967297
  412bd0:	movk	x9, #0x1014, lsl #16
  412bd4:	tst	x8, x9
  412bd8:	b.eq	412c50 <error@@Base+0x1114>  // b.none
  412bdc:	mov	x20, x0
  412be0:	ldrb	w8, [x20, #1]!
  412be4:	mov	x19, x1
  412be8:	cmp	w8, #0x69
  412bec:	b.le	412c10 <error@@Base+0x10d4>
  412bf0:	cmp	w8, #0x6a
  412bf4:	b.eq	412c28 <error@@Base+0x10ec>  // b.none
  412bf8:	cmp	w8, #0x74
  412bfc:	b.eq	412c3c <error@@Base+0x1100>  // b.none
  412c00:	cmp	w8, #0x6d
  412c04:	b.ne	412c5c <error@@Base+0x1120>  // b.any
  412c08:	mov	w8, #0xfffffffd            	// #-3
  412c0c:	b	412c48 <error@@Base+0x110c>
  412c10:	cmp	w8, #0x42
  412c14:	b.eq	412c44 <error@@Base+0x1108>  // b.none
  412c18:	cmp	w8, #0x62
  412c1c:	b.ne	412c5c <error@@Base+0x1120>  // b.any
  412c20:	mov	w8, #0xffffffff            	// #-1
  412c24:	b	412c48 <error@@Base+0x110c>
  412c28:	adrp	x8, 433000 <PC+0x4800>
  412c2c:	ldr	w0, [x8, #508]
  412c30:	bl	4125b0 <error@@Base+0xa74>
  412c34:	mov	w8, w0
  412c38:	b	412c48 <error@@Base+0x110c>
  412c3c:	mov	w8, wzr
  412c40:	b	412c48 <error@@Base+0x110c>
  412c44:	mov	w8, #0xfffffffe            	// #-2
  412c48:	mov	x0, x20
  412c4c:	str	w8, [x19]
  412c50:	ldp	x20, x19, [sp, #16]
  412c54:	ldp	x29, x30, [sp], #32
  412c58:	ret
  412c5c:	mov	w8, wzr
  412c60:	b	412c4c <error@@Base+0x1110>
  412c64:	mov	w9, #0x1                   	// #1
  412c68:	mov	x8, x0
  412c6c:	mov	x0, x8
  412c70:	ldrb	w10, [x0, #1]!
  412c74:	cmp	w10, #0x3e
  412c78:	b.gt	412c98 <error@@Base+0x115c>
  412c7c:	cmp	w10, #0x3a
  412c80:	b.eq	412cb0 <error@@Base+0x1174>  // b.none
  412c84:	cbz	w10, 412ce0 <error@@Base+0x11a4>
  412c88:	cmp	w10, #0x2e
  412c8c:	mov	x8, x0
  412c90:	b.ne	412c6c <error@@Base+0x1130>  // b.any
  412c94:	b	412cc8 <error@@Base+0x118c>
  412c98:	cmp	w10, #0x5c
  412c9c:	b.eq	412cc0 <error@@Base+0x1184>  // b.none
  412ca0:	cmp	w10, #0x3f
  412ca4:	mov	x8, x0
  412ca8:	b.ne	412c6c <error@@Base+0x1130>  // b.any
  412cac:	b	412cd8 <error@@Base+0x119c>
  412cb0:	cmp	w9, #0x1
  412cb4:	mov	x8, x0
  412cb8:	b.ne	412c6c <error@@Base+0x1130>  // b.any
  412cbc:	b	412ce0 <error@@Base+0x11a4>
  412cc0:	add	x8, x8, #0x2
  412cc4:	b	412c6c <error@@Base+0x1130>
  412cc8:	subs	w9, w9, #0x1
  412ccc:	mov	x8, x0
  412cd0:	b.ne	412c68 <error@@Base+0x112c>  // b.any
  412cd4:	b	412ce0 <error@@Base+0x11a4>
  412cd8:	add	w9, w9, #0x1
  412cdc:	b	412c68 <error@@Base+0x112c>
  412ce0:	mov	x0, x8
  412ce4:	ret
  412ce8:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  412cec:	ldr	x0, [x8, #1968]
  412cf0:	mov	w1, wzr
  412cf4:	b	41267c <error@@Base+0xb40>
  412cf8:	stp	x29, x30, [sp, #-32]!
  412cfc:	adrp	x8, 433000 <PC+0x4800>
  412d00:	ldr	w8, [x8, #548]
  412d04:	adrp	x9, 432000 <PC+0x3800>
  412d08:	ldr	w9, [x9, #756]
  412d0c:	str	x19, [sp, #16]
  412d10:	cmp	w8, #0x0
  412d14:	cset	w10, eq  // eq = none
  412d18:	cmp	w9, #0x0
  412d1c:	mov	x29, sp
  412d20:	csel	w19, w8, w10, eq  // eq = none
  412d24:	bl	4045a0 <clear@@Base+0x14cc>
  412d28:	adrp	x8, 433000 <PC+0x4800>
  412d2c:	adrp	x10, 433000 <PC+0x4800>
  412d30:	adrp	x11, 433000 <PC+0x4800>
  412d34:	add	x8, x8, #0x268
  412d38:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  412d3c:	ldr	w10, [x10, #340]
  412d40:	ldr	w11, [x11, #316]
  412d44:	adrp	x12, 433000 <PC+0x4800>
  412d48:	add	x9, x9, #0x7b8
  412d4c:	tst	w0, #0x8
  412d50:	add	x8, x8, w19, sxtw #3
  412d54:	ldr	w12, [x12, #344]
  412d58:	csel	x8, x8, x9, eq  // eq = none
  412d5c:	ldr	x0, [x8]
  412d60:	sub	w8, w10, w11
  412d64:	sub	w8, w8, w12
  412d68:	sub	w1, w8, #0x2
  412d6c:	bl	41267c <error@@Base+0xb40>
  412d70:	ldr	x19, [sp, #16]
  412d74:	adrp	x8, 433000 <PC+0x4800>
  412d78:	str	wzr, [x8, #288]
  412d7c:	ldp	x29, x30, [sp], #32
  412d80:	ret
  412d84:	adrp	x8, 433000 <PC+0x4800>
  412d88:	adrp	x9, 433000 <PC+0x4800>
  412d8c:	ldr	w8, [x8, #340]
  412d90:	ldr	w9, [x9, #316]
  412d94:	adrp	x10, 433000 <PC+0x4800>
  412d98:	ldr	w10, [x10, #344]
  412d9c:	adrp	x11, 42e000 <winch@@Base+0x199c0>
  412da0:	ldr	x0, [x11, #1984]
  412da4:	sub	w8, w8, w9
  412da8:	sub	w8, w8, w10
  412dac:	sub	w1, w8, #0x2
  412db0:	b	41267c <error@@Base+0xb40>
  412db4:	stp	x29, x30, [sp, #-48]!
  412db8:	str	x21, [sp, #16]
  412dbc:	stp	x20, x19, [sp, #32]
  412dc0:	mov	x29, sp
  412dc4:	mov	x19, x0
  412dc8:	bl	401830 <strlen@plt>
  412dcc:	adrp	x20, 433000 <PC+0x4800>
  412dd0:	ldr	x8, [x20, #72]
  412dd4:	adrp	x9, 433000 <PC+0x4800>
  412dd8:	add	x9, x9, #0x48
  412ddc:	mov	x1, x19
  412de0:	add	x10, x8, w0, sxtw
  412de4:	mvn	w11, w8
  412de8:	add	w11, w11, w9
  412dec:	cmp	x10, x9
  412df0:	csel	x21, x0, x11, cc  // cc = lo, ul, last
  412df4:	sxtw	x2, w21
  412df8:	mov	x0, x8
  412dfc:	bl	401c20 <strncpy@plt>
  412e00:	ldr	x8, [x20, #72]
  412e04:	add	x9, x8, w21, sxtw
  412e08:	str	x9, [x20, #72]
  412e0c:	strb	wzr, [x8, w21, sxtw]
  412e10:	ldp	x20, x19, [sp, #32]
  412e14:	ldr	x21, [sp, #16]
  412e18:	ldp	x29, x30, [sp], #48
  412e1c:	ret
  412e20:	stp	x29, x30, [sp, #-32]!
  412e24:	stp	x20, x19, [sp, #16]
  412e28:	mov	x29, sp
  412e2c:	mov	w19, w0
  412e30:	bl	412210 <error@@Base+0x6d4>
  412e34:	cmn	x0, #0x1
  412e38:	cset	w8, eq  // eq = none
  412e3c:	tbnz	w19, #31, 412e70 <error@@Base+0x1334>
  412e40:	b.ne	412e70 <error@@Base+0x1334>  // b.any
  412e44:	adrp	x20, 433000 <PC+0x4800>
  412e48:	ldr	w8, [x20, #328]
  412e4c:	sub	w8, w8, #0x1
  412e50:	cmp	w19, w8
  412e54:	b.ge	412e74 <error@@Base+0x1338>  // b.tcont
  412e58:	add	w19, w19, #0x1
  412e5c:	mov	w0, w19
  412e60:	bl	412210 <error@@Base+0x6d4>
  412e64:	cmn	x0, #0x1
  412e68:	cset	w8, eq  // eq = none
  412e6c:	b.eq	412e48 <error@@Base+0x130c>  // b.none
  412e70:	cbz	w8, 412e80 <error@@Base+0x1344>
  412e74:	ldp	x20, x19, [sp, #16]
  412e78:	ldp	x29, x30, [sp], #32
  412e7c:	b	403c90 <clear@@Base+0xbbc>
  412e80:	ldp	x20, x19, [sp, #16]
  412e84:	ldp	x29, x30, [sp], #32
  412e88:	ret
  412e8c:	adrp	x8, 433000 <PC+0x4800>
  412e90:	adrp	x9, 433000 <PC+0x4800>
  412e94:	add	x8, x8, #0x50
  412e98:	add	x9, x9, #0x68
  412e9c:	stp	xzr, xzr, [x8]
  412ea0:	str	wzr, [x8, #16]
  412ea4:	stp	xzr, xzr, [x9]
  412ea8:	str	wzr, [x9, #16]
  412eac:	ret
  412eb0:	stp	x29, x30, [sp, #-48]!
  412eb4:	adrp	x8, 433000 <PC+0x4800>
  412eb8:	ldr	w8, [x8, #408]
  412ebc:	stp	x20, x19, [sp, #32]
  412ec0:	mov	w19, w0
  412ec4:	stp	x22, x21, [sp, #16]
  412ec8:	mov	x29, sp
  412ecc:	cbz	w8, 412ed4 <error@@Base+0x1398>
  412ed0:	bl	40c9dc <clear@@Base+0x9908>
  412ed4:	adrp	x20, 433000 <PC+0x4800>
  412ed8:	ldr	w21, [x20, #128]
  412edc:	cbz	w19, 412f3c <error@@Base+0x1400>
  412ee0:	adrp	x8, 433000 <PC+0x4800>
  412ee4:	ldr	w8, [x8, #360]
  412ee8:	cbz	w8, 412f4c <error@@Base+0x1410>
  412eec:	adrp	x22, 433000 <PC+0x4800>
  412ef0:	ldr	w8, [x22, #328]
  412ef4:	cmp	w8, #0x2
  412ef8:	b.lt	412f34 <error@@Base+0x13f8>  // b.tstop
  412efc:	mov	w19, wzr
  412f00:	mov	w0, w19
  412f04:	bl	412210 <error@@Base+0x6d4>
  412f08:	cmn	x0, #0x1
  412f0c:	b.eq	412f20 <error@@Base+0x13e4>  // b.none
  412f10:	bl	40c060 <clear@@Base+0x8f8c>
  412f14:	mov	w0, w19
  412f18:	bl	403038 <setlocale@plt+0x1378>
  412f1c:	bl	411754 <clear@@Base+0xe680>
  412f20:	ldr	w8, [x22, #328]
  412f24:	add	w19, w19, #0x1
  412f28:	sub	w8, w8, #0x1
  412f2c:	cmp	w19, w8
  412f30:	b.lt	412f00 <error@@Base+0x13c4>  // b.tstop
  412f34:	bl	403008 <setlocale@plt+0x1348>
  412f38:	b	412f50 <error@@Base+0x1414>
  412f3c:	cbnz	w21, 412f54 <error@@Base+0x1418>
  412f40:	mov	w8, #0x1                   	// #1
  412f44:	str	w8, [x20, #128]
  412f48:	b	412ee0 <error@@Base+0x13a4>
  412f4c:	bl	40c9dc <clear@@Base+0x9908>
  412f50:	str	w21, [x20, #128]
  412f54:	ldp	x20, x19, [sp, #32]
  412f58:	ldp	x22, x21, [sp, #16]
  412f5c:	ldp	x29, x30, [sp], #48
  412f60:	ret
  412f64:	stp	x29, x30, [sp, #-80]!
  412f68:	stp	x24, x23, [sp, #32]
  412f6c:	stp	x22, x21, [sp, #48]
  412f70:	stp	x20, x19, [sp, #64]
  412f74:	adrp	x8, 42b000 <winch@@Base+0x169c0>
  412f78:	ldr	x22, [x8, #616]
  412f7c:	str	x25, [sp, #16]
  412f80:	mov	x29, sp
  412f84:	cmn	x22, #0x1
  412f88:	b.eq	413054 <error@@Base+0x1518>  // b.none
  412f8c:	adrp	x9, 42b000 <winch@@Base+0x169c0>
  412f90:	adrp	x10, 433000 <PC+0x4800>
  412f94:	ldr	w10, [x10, #360]
  412f98:	ldr	x23, [x9, #624]
  412f9c:	mov	x11, #0xffffffffffffffff    	// #-1
  412fa0:	str	x11, [x9, #624]
  412fa4:	str	x11, [x8, #616]
  412fa8:	cbz	w10, 41306c <error@@Base+0x1530>
  412fac:	adrp	x8, 433000 <PC+0x4800>
  412fb0:	ldr	w8, [x8, #408]
  412fb4:	cbz	w8, 412fbc <error@@Base+0x1480>
  412fb8:	bl	40c9dc <clear@@Base+0x9908>
  412fbc:	adrp	x24, 433000 <PC+0x4800>
  412fc0:	ldr	w8, [x24, #328]
  412fc4:	cmp	w8, #0x2
  412fc8:	b.lt	413054 <error@@Base+0x1518>  // b.tstop
  412fcc:	mov	w25, wzr
  412fd0:	mov	w20, wzr
  412fd4:	mov	w0, w20
  412fd8:	bl	412210 <error@@Base+0x6d4>
  412fdc:	cmn	x0, #0x1
  412fe0:	add	w19, w20, #0x1
  412fe4:	b.eq	413024 <error@@Base+0x14e8>  // b.none
  412fe8:	mov	x21, x0
  412fec:	mov	w0, w19
  412ff0:	bl	412210 <error@@Base+0x6d4>
  412ff4:	cmp	x21, x23
  412ff8:	b.gt	413024 <error@@Base+0x14e8>
  412ffc:	cmn	x0, #0x1
  413000:	b.eq	41300c <error@@Base+0x14d0>  // b.none
  413004:	cmp	x0, x22
  413008:	b.le	413024 <error@@Base+0x14e8>
  41300c:	mov	x0, x21
  413010:	bl	40c060 <clear@@Base+0x8f8c>
  413014:	mov	w0, w20
  413018:	bl	403038 <setlocale@plt+0x1378>
  41301c:	bl	411754 <clear@@Base+0xe680>
  413020:	mov	w25, #0x1                   	// #1
  413024:	ldr	w8, [x24, #328]
  413028:	mov	w20, w19
  41302c:	sub	w8, w8, #0x1
  413030:	cmp	w19, w8
  413034:	b.lt	412fd4 <error@@Base+0x1498>  // b.tstop
  413038:	cbz	w25, 413054 <error@@Base+0x1518>
  41303c:	ldp	x20, x19, [sp, #64]
  413040:	ldp	x22, x21, [sp, #48]
  413044:	ldp	x24, x23, [sp, #32]
  413048:	ldr	x25, [sp, #16]
  41304c:	ldp	x29, x30, [sp], #80
  413050:	b	403008 <setlocale@plt+0x1348>
  413054:	ldp	x20, x19, [sp, #64]
  413058:	ldp	x22, x21, [sp, #48]
  41305c:	ldp	x24, x23, [sp, #32]
  413060:	ldr	x25, [sp, #16]
  413064:	ldp	x29, x30, [sp], #80
  413068:	ret
  41306c:	ldp	x20, x19, [sp, #64]
  413070:	ldp	x22, x21, [sp, #48]
  413074:	ldp	x24, x23, [sp, #32]
  413078:	ldr	x25, [sp, #16]
  41307c:	ldp	x29, x30, [sp], #80
  413080:	b	40c9dc <clear@@Base+0x9908>
  413084:	stp	x29, x30, [sp, #-16]!
  413088:	adrp	x8, 433000 <PC+0x4800>
  41308c:	ldrb	w8, [x8, #97]
  413090:	mov	x29, sp
  413094:	tbnz	w8, #4, 4130ac <error@@Base+0x1570>
  413098:	adrp	x8, 433000 <PC+0x4800>
  41309c:	ldr	x0, [x8, #80]
  4130a0:	bl	412084 <error@@Base+0x548>
  4130a4:	cbnz	w0, 4130b8 <error@@Base+0x157c>
  4130a8:	b	4130d0 <error@@Base+0x1594>
  4130ac:	adrp	x8, 433000 <PC+0x4800>
  4130b0:	ldr	x8, [x8, #88]
  4130b4:	cbnz	x8, 4130d0 <error@@Base+0x1594>
  4130b8:	adrp	x8, 433000 <PC+0x4800>
  4130bc:	ldr	x8, [x8, #136]
  4130c0:	cbz	x8, 4130fc <error@@Base+0x15c0>
  4130c4:	adrp	x0, 433000 <PC+0x4800>
  4130c8:	add	x0, x0, #0x88
  4130cc:	bl	41314c <error@@Base+0x1610>
  4130d0:	adrp	x0, 433000 <PC+0x4800>
  4130d4:	add	x0, x0, #0x50
  4130d8:	bl	41311c <error@@Base+0x15e0>
  4130dc:	adrp	x8, 433000 <PC+0x4800>
  4130e0:	ldr	w9, [x8, #128]
  4130e4:	mov	w0, #0x1                   	// #1
  4130e8:	cmp	w9, #0x0
  4130ec:	cset	w9, eq  // eq = none
  4130f0:	str	w9, [x8, #128]
  4130f4:	ldp	x29, x30, [sp], #16
  4130f8:	b	412eb0 <error@@Base+0x1374>
  4130fc:	adrp	x0, 41a000 <winch@@Base+0x59c0>
  413100:	add	x0, x0, #0x9c8
  413104:	mov	x1, xzr
  413108:	ldp	x29, x30, [sp], #16
  41310c:	b	411b3c <error@@Base>
  413110:	adrp	x0, 433000 <PC+0x4800>
  413114:	add	x0, x0, #0x88
  413118:	b	41314c <error@@Base+0x1610>
  41311c:	stp	x29, x30, [sp, #-32]!
  413120:	str	x19, [sp, #16]
  413124:	mov	x19, x0
  413128:	ldr	x0, [x0, #8]
  41312c:	mov	x29, sp
  413130:	cbz	x0, 413138 <error@@Base+0x15fc>
  413134:	bl	401b20 <free@plt>
  413138:	str	xzr, [x19, #8]
  41313c:	mov	x0, x19
  413140:	ldr	x19, [sp, #16]
  413144:	ldp	x29, x30, [sp], #32
  413148:	b	411ff8 <error@@Base+0x4bc>
  41314c:	stp	x29, x30, [sp, #-48]!
  413150:	stp	x20, x19, [sp, #32]
  413154:	ldr	x20, [x0]
  413158:	mov	x19, x0
  41315c:	str	x21, [sp, #16]
  413160:	mov	x29, sp
  413164:	cbz	x20, 413180 <error@@Base+0x1644>
  413168:	ldp	x21, x0, [x20, #8]
  41316c:	bl	401b20 <free@plt>
  413170:	mov	x0, x20
  413174:	bl	401b20 <free@plt>
  413178:	mov	x20, x21
  41317c:	cbnz	x21, 413168 <error@@Base+0x162c>
  413180:	movi	v0.2d, #0x0
  413184:	stp	q0, q0, [x19]
  413188:	ldp	x20, x19, [sp, #32]
  41318c:	ldr	x21, [sp, #16]
  413190:	adrp	x8, 433000 <PC+0x4800>
  413194:	mov	x9, #0xffffffffffffffff    	// #-1
  413198:	adrp	x10, 433000 <PC+0x4800>
  41319c:	str	x9, [x8, #168]
  4131a0:	str	x9, [x10, #176]
  4131a4:	ldp	x29, x30, [sp], #48
  4131a8:	ret
  4131ac:	adrp	x0, 433000 <PC+0x4800>
  4131b0:	add	x0, x0, #0xb8
  4131b4:	b	41314c <error@@Base+0x1610>
  4131b8:	ldr	x8, [x0, #16]
  4131bc:	mov	x0, x8
  4131c0:	cbz	x8, 4131cc <error@@Base+0x1690>
  4131c4:	ldr	x8, [x0, #16]
  4131c8:	cbnz	x8, 4131bc <error@@Base+0x1680>
  4131cc:	ret
  4131d0:	ldr	x0, [x0, #32]
  4131d4:	ret
  4131d8:	ldr	x0, [x0, #24]
  4131dc:	ret
  4131e0:	mov	x8, x0
  4131e4:	ldr	x0, [x0, #24]
  4131e8:	cbz	x0, 413240 <error@@Base+0x1704>
  4131ec:	mov	w9, #0x2                   	// #2
  4131f0:	mov	w10, #0x20                  	// #32
  4131f4:	mov	w11, #0x18                  	// #24
  4131f8:	ldr	x12, [x0, #56]
  4131fc:	cmp	x12, x1
  413200:	b.le	41321c <error@@Base+0x16e0>
  413204:	ldr	x13, [x0, #24]
  413208:	cbz	x13, 41329c <error@@Base+0x1760>
  41320c:	ldr	x13, [x13, #56]
  413210:	cmp	x13, x1
  413214:	b.gt	413224 <error@@Base+0x16e8>
  413218:	b	41329c <error@@Base+0x1760>
  41321c:	ldr	x13, [x0, #32]
  413220:	cbz	x13, 4132b0 <error@@Base+0x1774>
  413224:	cbz	w9, 413240 <error@@Base+0x1704>
  413228:	cmp	x12, x1
  41322c:	csel	x12, x11, x10, gt
  413230:	ldr	x0, [x0, x12]
  413234:	sub	w9, w9, #0x1
  413238:	str	x0, [x8, #24]
  41323c:	b	4131f8 <error@@Base+0x16bc>
  413240:	ldr	x10, [x8, #16]
  413244:	mov	x0, xzr
  413248:	cbz	x10, 413284 <error@@Base+0x1748>
  41324c:	mov	x9, x10
  413250:	ldr	x10, [x10, #48]
  413254:	cmp	x10, x1
  413258:	b.gt	413274 <error@@Base+0x1738>
  41325c:	ldr	x10, [x9, #56]
  413260:	cmp	x10, x1
  413264:	b.gt	41328c <error@@Base+0x1750>
  413268:	ldr	x10, [x9, #16]
  41326c:	cbnz	x10, 413248 <error@@Base+0x170c>
  413270:	b	413294 <error@@Base+0x1758>
  413274:	ldr	x10, [x9, #8]
  413278:	mov	x0, x9
  41327c:	cbnz	x10, 413248 <error@@Base+0x170c>
  413280:	b	413298 <error@@Base+0x175c>
  413284:	mov	x9, x0
  413288:	b	4132a0 <error@@Base+0x1764>
  41328c:	mov	x0, x9
  413290:	b	413298 <error@@Base+0x175c>
  413294:	cbz	x0, 4132a0 <error@@Base+0x1764>
  413298:	str	x0, [x8, #24]
  41329c:	ret
  4132a0:	cbz	x9, 4132b0 <error@@Base+0x1774>
  4132a4:	mov	x0, xzr
  4132a8:	str	x9, [x8, #24]
  4132ac:	ret
  4132b0:	mov	x0, xzr
  4132b4:	ret
  4132b8:	stp	x29, x30, [sp, #-32]!
  4132bc:	str	x19, [sp, #16]
  4132c0:	mov	x29, sp
  4132c4:	mov	x19, x0
  4132c8:	bl	4045a0 <clear@@Base+0x14cc>
  4132cc:	tbnz	w0, #3, 4132f4 <error@@Base+0x17b8>
  4132d0:	adrp	x0, 433000 <PC+0x4800>
  4132d4:	add	x0, x0, #0xb8
  4132d8:	mov	x1, x19
  4132dc:	bl	4131e0 <error@@Base+0x16a4>
  4132e0:	cbz	x0, 4132f8 <error@@Base+0x17bc>
  4132e4:	ldr	x8, [x0, #48]
  4132e8:	cmp	x8, x19
  4132ec:	cset	w0, le
  4132f0:	b	4132f8 <error@@Base+0x17bc>
  4132f4:	mov	w0, wzr
  4132f8:	ldr	x19, [sp, #16]
  4132fc:	ldp	x29, x30, [sp], #32
  413300:	ret
  413304:	stp	x29, x30, [sp, #-32]!
  413308:	str	x19, [sp, #16]
  41330c:	mov	x29, sp
  413310:	mov	x19, x0
  413314:	bl	4045a0 <clear@@Base+0x14cc>
  413318:	tbnz	w0, #3, 413348 <error@@Base+0x180c>
  41331c:	adrp	x0, 433000 <PC+0x4800>
  413320:	add	x0, x0, #0xb8
  413324:	mov	x1, x19
  413328:	bl	4131e0 <error@@Base+0x16a4>
  41332c:	cbz	x0, 413348 <error@@Base+0x180c>
  413330:	ldr	x8, [x0, #48]
  413334:	cmp	x19, x8
  413338:	b.lt	413348 <error@@Base+0x180c>  // b.tstop
  41333c:	ldr	x19, [x0, #56]
  413340:	ldr	x0, [x0, #32]
  413344:	cbnz	x0, 413330 <error@@Base+0x17f4>
  413348:	mov	x0, x19
  41334c:	ldr	x19, [sp, #16]
  413350:	ldp	x29, x30, [sp], #32
  413354:	ret
  413358:	stp	x29, x30, [sp, #-32]!
  41335c:	str	x19, [sp, #16]
  413360:	mov	x29, sp
  413364:	mov	x19, x0
  413368:	bl	4045a0 <clear@@Base+0x14cc>
  41336c:	tbnz	w0, #3, 4133a8 <error@@Base+0x186c>
  413370:	adrp	x0, 433000 <PC+0x4800>
  413374:	add	x0, x0, #0xb8
  413378:	mov	x1, x19
  41337c:	bl	4131e0 <error@@Base+0x16a4>
  413380:	cbz	x0, 4133a8 <error@@Base+0x186c>
  413384:	ldr	x8, [x0, #48]
  413388:	cmp	x19, x8
  41338c:	b.lt	4133a8 <error@@Base+0x186c>  // b.tstop
  413390:	cbz	x8, 4133a4 <error@@Base+0x1868>
  413394:	ldr	x0, [x0, #24]
  413398:	sub	x19, x8, #0x1
  41339c:	cbnz	x0, 413384 <error@@Base+0x1848>
  4133a0:	b	4133a8 <error@@Base+0x186c>
  4133a4:	mov	x19, xzr
  4133a8:	mov	x0, x19
  4133ac:	ldr	x19, [sp, #16]
  4133b0:	ldp	x29, x30, [sp], #32
  4133b4:	ret
  4133b8:	stp	x29, x30, [sp, #-48]!
  4133bc:	str	x21, [sp, #16]
  4133c0:	stp	x20, x19, [sp, #32]
  4133c4:	mov	x20, x3
  4133c8:	mov	w19, w2
  4133cc:	mov	x21, x1
  4133d0:	mov	x1, x0
  4133d4:	mov	x29, sp
  4133d8:	cbz	x3, 4133e0 <error@@Base+0x18a4>
  4133dc:	str	wzr, [x20]
  4133e0:	adrp	x8, 433000 <PC+0x4800>
  4133e4:	ldr	w8, [x8, #472]
  4133e8:	cbnz	w8, 413420 <error@@Base+0x18e4>
  4133ec:	adrp	x8, 42b000 <winch@@Base+0x169c0>
  4133f0:	ldr	x8, [x8, #616]
  4133f4:	cmn	x8, #0x1
  4133f8:	b.eq	413420 <error@@Base+0x18e4>  // b.none
  4133fc:	adrp	x9, 42b000 <winch@@Base+0x169c0>
  413400:	ldr	x9, [x9, #624]
  413404:	cmp	x9, x1
  413408:	b.le	413420 <error@@Base+0x18e4>
  41340c:	cmn	x21, #0x1
  413410:	mov	w0, #0x1                   	// #1
  413414:	b.eq	413494 <error@@Base+0x1958>  // b.none
  413418:	cmp	x8, x21
  41341c:	b.lt	413494 <error@@Base+0x1958>  // b.tstop
  413420:	adrp	x0, 433000 <PC+0x4800>
  413424:	add	x0, x0, #0x88
  413428:	bl	4131e0 <error@@Base+0x16a4>
  41342c:	cbz	x0, 413494 <error@@Base+0x1958>
  413430:	cmn	x21, #0x1
  413434:	b.eq	413450 <error@@Base+0x1914>  // b.none
  413438:	ldr	x8, [x0, #48]
  41343c:	cmp	x8, x21
  413440:	cset	w0, lt  // lt = tstop
  413444:	cbz	x20, 413494 <error@@Base+0x1958>
  413448:	b.lt	413454 <error@@Base+0x1918>  // b.tstop
  41344c:	b	413494 <error@@Base+0x1958>
  413450:	cbz	x20, 413490 <error@@Base+0x1954>
  413454:	mov	w8, #0x1                   	// #1
  413458:	str	w8, [x20]
  41345c:	adrp	x8, 433000 <PC+0x4800>
  413460:	ldr	w8, [x8, #580]
  413464:	cbz	w8, 413488 <error@@Base+0x194c>
  413468:	adrp	x8, 433000 <PC+0x4800>
  41346c:	ldr	w8, [x8, #128]
  413470:	cmp	w19, #0x0
  413474:	cset	w9, ne  // ne = any
  413478:	cmp	w8, #0x0
  41347c:	cset	w8, eq  // eq = none
  413480:	orr	w0, w9, w8
  413484:	b	413494 <error@@Base+0x1958>
  413488:	mov	w0, wzr
  41348c:	b	413494 <error@@Base+0x1958>
  413490:	mov	w0, #0x1                   	// #1
  413494:	ldp	x20, x19, [sp, #32]
  413498:	ldr	x21, [sp, #16]
  41349c:	ldp	x29, x30, [sp], #48
  4134a0:	ret
  4134a4:	stp	x29, x30, [sp, #-16]!
  4134a8:	adrp	x0, 433000 <PC+0x4800>
  4134ac:	add	x0, x0, #0x88
  4134b0:	mov	x29, sp
  4134b4:	bl	41314c <error@@Base+0x1610>
  4134b8:	adrp	x8, 433000 <PC+0x4800>
  4134bc:	ldr	w8, [x8, #580]
  4134c0:	adrp	x9, 433000 <PC+0x4800>
  4134c4:	str	wzr, [x9, #128]
  4134c8:	cmp	w8, #0x2
  4134cc:	b.ne	4134d8 <error@@Base+0x199c>  // b.any
  4134d0:	ldp	x29, x30, [sp], #16
  4134d4:	b	4134e0 <error@@Base+0x19a4>
  4134d8:	ldp	x29, x30, [sp], #16
  4134dc:	ret
  4134e0:	sub	sp, sp, #0x30
  4134e4:	mov	x0, sp
  4134e8:	mov	w1, wzr
  4134ec:	stp	x29, x30, [sp, #16]
  4134f0:	str	x19, [sp, #32]
  4134f4:	add	x29, sp, #0x10
  4134f8:	bl	41241c <error@@Base+0x8e0>
  4134fc:	ldr	x19, [sp]
  413500:	cmn	x19, #0x1
  413504:	b.eq	413528 <error@@Base+0x19ec>  // b.none
  413508:	mov	w0, #0xfffffffe            	// #-2
  41350c:	bl	412210 <error@@Base+0x6d4>
  413510:	mov	x1, x0
  413514:	mov	w2, #0xffffffff            	// #-1
  413518:	mov	x0, x19
  41351c:	bl	413de4 <error@@Base+0x22a8>
  413520:	mov	w0, #0x1                   	// #1
  413524:	bl	412eb0 <error@@Base+0x1374>
  413528:	ldr	x19, [sp, #32]
  41352c:	ldp	x29, x30, [sp, #16]
  413530:	add	sp, sp, #0x30
  413534:	ret
  413538:	stp	x29, x30, [sp, #-32]!
  41353c:	adrp	x8, 433000 <PC+0x4800>
  413540:	ldr	w8, [x8, #216]
  413544:	str	x19, [sp, #16]
  413548:	mov	x29, sp
  41354c:	cbz	w8, 413570 <error@@Base+0x1a34>
  413550:	adrp	x19, 433000 <PC+0x4800>
  413554:	add	x19, x19, #0x50
  413558:	mov	x0, x19
  41355c:	bl	41311c <error@@Base+0x15e0>
  413560:	ldr	w0, [x19, #16]
  413564:	ldr	x19, [sp, #16]
  413568:	ldp	x29, x30, [sp], #32
  41356c:	b	41358c <error@@Base+0x1a50>
  413570:	adrp	x8, 433000 <PC+0x4800>
  413574:	ldr	w8, [x8, #448]
  413578:	ldr	x19, [sp, #16]
  41357c:	adrp	x9, 433000 <PC+0x4800>
  413580:	str	w8, [x9, #220]
  413584:	ldp	x29, x30, [sp], #32
  413588:	ret
  41358c:	stp	x29, x30, [sp, #-32]!
  413590:	adrp	x8, 42d000 <winch@@Base+0x189c0>
  413594:	ldr	x8, [x8, #1160]
  413598:	str	x19, [sp, #16]
  41359c:	mov	w19, w0
  4135a0:	mov	w1, wzr
  4135a4:	mov	x0, x8
  4135a8:	mov	x29, sp
  4135ac:	bl	405480 <clear@@Base+0x23ac>
  4135b0:	bl	405f74 <clear@@Base+0x2ea0>
  4135b4:	cbz	x0, 413600 <error@@Base+0x1ac4>
  4135b8:	mov	x1, x0
  4135bc:	adrp	x0, 433000 <PC+0x4800>
  4135c0:	add	x0, x0, #0x50
  4135c4:	mov	w2, w19
  4135c8:	bl	413944 <error@@Base+0x1e08>
  4135cc:	tbnz	w0, #31, 4135fc <error@@Base+0x1ac0>
  4135d0:	adrp	x8, 433000 <PC+0x4800>
  4135d4:	ldr	w8, [x8, #580]
  4135d8:	mov	w0, #0x1                   	// #1
  4135dc:	cmp	w8, #0x2
  4135e0:	b.ne	413600 <error@@Base+0x1ac4>  // b.any
  4135e4:	adrp	x8, 433000 <PC+0x4800>
  4135e8:	ldr	w8, [x8, #128]
  4135ec:	cbnz	w8, 413600 <error@@Base+0x1ac4>
  4135f0:	bl	4134e0 <error@@Base+0x19a4>
  4135f4:	mov	w0, #0x1                   	// #1
  4135f8:	b	413600 <error@@Base+0x1ac4>
  4135fc:	mov	w0, wzr
  413600:	ldr	x19, [sp, #16]
  413604:	ldp	x29, x30, [sp], #32
  413608:	ret
  41360c:	sub	sp, sp, #0x40
  413610:	stp	x22, x21, [sp, #32]
  413614:	stp	x20, x19, [sp, #48]
  413618:	mov	w19, w2
  41361c:	mov	w21, w0
  413620:	stp	x29, x30, [sp, #16]
  413624:	add	x29, sp, #0x10
  413628:	cbz	x1, 41369c <error@@Base+0x1b60>
  41362c:	ldrb	w8, [x1]
  413630:	cbz	w8, 41369c <error@@Base+0x1b60>
  413634:	adrp	x0, 433000 <PC+0x4800>
  413638:	add	x0, x0, #0x50
  41363c:	mov	w2, w21
  413640:	bl	413944 <error@@Base+0x1e08>
  413644:	tbnz	w0, #31, 4137a0 <error@@Base+0x1c64>
  413648:	adrp	x20, 433000 <PC+0x4800>
  41364c:	adrp	x22, 433000 <PC+0x4800>
  413650:	ldr	w9, [x20, #580]
  413654:	ldr	w8, [x22, #472]
  413658:	orr	w10, w8, w9
  41365c:	cbz	w10, 413684 <error@@Base+0x1b48>
  413660:	mov	w0, wzr
  413664:	bl	412eb0 <error@@Base+0x1374>
  413668:	adrp	x0, 433000 <PC+0x4800>
  41366c:	adrp	x8, 433000 <PC+0x4800>
  413670:	add	x0, x0, #0x88
  413674:	str	wzr, [x8, #128]
  413678:	bl	41314c <error@@Base+0x1610>
  41367c:	ldr	w9, [x20, #580]
  413680:	ldr	w8, [x22, #472]
  413684:	cmp	w9, #0x2
  413688:	b.eq	413690 <error@@Base+0x1b54>  // b.none
  41368c:	cbz	w8, 413694 <error@@Base+0x1b58>
  413690:	bl	4134e0 <error@@Base+0x19a4>
  413694:	mov	w20, w21
  413698:	b	413730 <error@@Base+0x1bf4>
  41369c:	adrp	x8, 433000 <PC+0x4800>
  4136a0:	ldrb	w8, [x8, #97]
  4136a4:	orr	w20, w21, #0x4000
  4136a8:	tbnz	w8, #4, 4136c0 <error@@Base+0x1b84>
  4136ac:	adrp	x8, 433000 <PC+0x4800>
  4136b0:	ldr	x0, [x8, #80]
  4136b4:	bl	412084 <error@@Base+0x548>
  4136b8:	cbnz	w0, 4136cc <error@@Base+0x1b90>
  4136bc:	b	4136d8 <error@@Base+0x1b9c>
  4136c0:	adrp	x8, 433000 <PC+0x4800>
  4136c4:	ldr	x8, [x8, #88]
  4136c8:	cbnz	x8, 4136d8 <error@@Base+0x1b9c>
  4136cc:	mov	w0, w20
  4136d0:	bl	41358c <error@@Base+0x1a50>
  4136d4:	cbz	w0, 413790 <error@@Base+0x1c54>
  4136d8:	adrp	x8, 433000 <PC+0x4800>
  4136dc:	ldr	w8, [x8, #96]
  4136e0:	eor	w8, w8, w21
  4136e4:	tbnz	w8, #12, 413758 <error@@Base+0x1c1c>
  4136e8:	adrp	x21, 433000 <PC+0x4800>
  4136ec:	ldr	w8, [x21, #580]
  4136f0:	cmp	w8, #0x1
  4136f4:	b.eq	413704 <error@@Base+0x1bc8>  // b.none
  4136f8:	adrp	x9, 433000 <PC+0x4800>
  4136fc:	ldr	w9, [x9, #472]
  413700:	cbz	w9, 413710 <error@@Base+0x1bd4>
  413704:	mov	w0, wzr
  413708:	bl	412eb0 <error@@Base+0x1374>
  41370c:	ldr	w8, [x21, #580]
  413710:	cmp	w8, #0x2
  413714:	adrp	x21, 433000 <PC+0x4800>
  413718:	b.ne	41372c <error@@Base+0x1bf0>  // b.any
  41371c:	ldr	w8, [x21, #128]
  413720:	cbz	w8, 41372c <error@@Base+0x1bf0>
  413724:	str	wzr, [x21, #128]
  413728:	bl	4134e0 <error@@Base+0x19a4>
  41372c:	str	wzr, [x21, #128]
  413730:	bl	412524 <error@@Base+0x9e8>
  413734:	cbz	w0, 413764 <error@@Base+0x1c28>
  413738:	tbnz	w20, #0, 413788 <error@@Base+0x1c4c>
  41373c:	bl	403c90 <clear@@Base+0xbbc>
  413740:	cmn	x0, #0x1
  413744:	b.ne	413834 <error@@Base+0x1cf8>  // b.any
  413748:	bl	404070 <clear@@Base+0xf9c>
  41374c:	bl	403c90 <clear@@Base+0xbbc>
  413750:	mov	w21, wzr
  413754:	b	4138ec <error@@Base+0x1db0>
  413758:	adrp	x0, 41a000 <winch@@Base+0x59c0>
  41375c:	add	x0, x0, #0x9e7
  413760:	b	413798 <error@@Base+0x1c5c>
  413764:	adrp	x8, 433000 <PC+0x4800>
  413768:	ldr	w8, [x8, #556]
  41376c:	cmp	w8, #0x2
  413770:	b.eq	4137a8 <error@@Base+0x1c6c>  // b.none
  413774:	cmp	w8, #0x1
  413778:	b.ne	4137c0 <error@@Base+0x1c84>  // b.any
  41377c:	tbnz	w20, #0, 4137e8 <error@@Base+0x1cac>
  413780:	mov	w21, wzr
  413784:	b	4138fc <error@@Base+0x1dc0>
  413788:	mov	x0, xzr
  41378c:	b	413834 <error@@Base+0x1cf8>
  413790:	adrp	x0, 41a000 <winch@@Base+0x59c0>
  413794:	add	x0, x0, #0x9c8
  413798:	mov	x1, xzr
  41379c:	bl	411b3c <error@@Base>
  4137a0:	mov	w19, #0xffffffff            	// #-1
  4137a4:	b	4138d4 <error@@Base+0x1d98>
  4137a8:	tbnz	w20, #14, 4137c0 <error@@Base+0x1c84>
  4137ac:	tbnz	w20, #0, 4137f8 <error@@Base+0x1cbc>
  4137b0:	adrp	x8, 433000 <PC+0x4800>
  4137b4:	ldr	w8, [x8, #328]
  4137b8:	sub	w21, w8, #0x1
  4137bc:	b	4138fc <error@@Base+0x1dc0>
  4137c0:	adrp	x8, 433000 <PC+0x4800>
  4137c4:	ldr	w0, [x8, #508]
  4137c8:	bl	4125b0 <error@@Base+0xa74>
  4137cc:	mov	w21, w0
  4137d0:	bl	412210 <error@@Base+0x6d4>
  4137d4:	tbz	w20, #0, 4138ec <error@@Base+0x1db0>
  4137d8:	mov	x1, xzr
  4137dc:	mov	x2, xzr
  4137e0:	bl	40e034 <clear@@Base+0xaf60>
  4137e4:	b	413804 <error@@Base+0x1cc8>
  4137e8:	adrp	x8, 433000 <PC+0x4800>
  4137ec:	ldr	w8, [x8, #328]
  4137f0:	sub	w21, w8, #0x1
  4137f4:	b	4137fc <error@@Base+0x1cc0>
  4137f8:	mov	w21, wzr
  4137fc:	mov	w0, w21
  413800:	bl	412210 <error@@Base+0x6d4>
  413804:	cmn	x0, #0x1
  413808:	b.ne	413834 <error@@Base+0x1cf8>  // b.any
  41380c:	add	w21, w21, #0x1
  413810:	adrp	x22, 433000 <PC+0x4800>
  413814:	ldr	w8, [x22, #328]
  413818:	cmp	w21, w8
  41381c:	b.ge	413908 <error@@Base+0x1dcc>  // b.tcont
  413820:	mov	w0, w21
  413824:	bl	412210 <error@@Base+0x6d4>
  413828:	cmn	x0, #0x1
  41382c:	add	w21, w21, #0x1
  413830:	b.eq	413814 <error@@Base+0x1cd8>  // b.none
  413834:	add	x5, sp, #0x8
  413838:	mov	x1, #0xffffffffffffffff    	// #-1
  41383c:	mov	w4, #0xffffffff            	// #-1
  413840:	mov	w2, w20
  413844:	mov	w3, w19
  413848:	mov	x6, xzr
  41384c:	str	x0, [sp, #8]
  413850:	bl	413a38 <error@@Base+0x1efc>
  413854:	cbz	w0, 413898 <error@@Base+0x1d5c>
  413858:	adrp	x8, 433000 <PC+0x4800>
  41385c:	ldr	w8, [x8, #580]
  413860:	adrp	x9, 433000 <PC+0x4800>
  413864:	ldr	w9, [x9, #472]
  413868:	mov	w19, w0
  41386c:	cmp	w8, #0x1
  413870:	cset	w8, eq  // eq = none
  413874:	cmp	w9, #0x0
  413878:	cset	w9, ne  // ne = any
  41387c:	cmp	w0, #0x1
  413880:	b.lt	4138d4 <error@@Base+0x1d98>  // b.tstop
  413884:	orr	w8, w8, w9
  413888:	cbz	w8, 4138d4 <error@@Base+0x1d98>
  41388c:	mov	w0, #0x1                   	// #1
  413890:	bl	412eb0 <error@@Base+0x1374>
  413894:	b	4138d4 <error@@Base+0x1d98>
  413898:	tbnz	w20, #2, 4138ac <error@@Base+0x1d70>
  41389c:	adrp	x8, 433000 <PC+0x4800>
  4138a0:	ldr	x0, [sp, #8]
  4138a4:	ldr	w1, [x8, #508]
  4138a8:	bl	40c79c <clear@@Base+0x96c8>
  4138ac:	adrp	x8, 433000 <PC+0x4800>
  4138b0:	ldr	w8, [x8, #580]
  4138b4:	cmp	w8, #0x1
  4138b8:	b.eq	4138c8 <error@@Base+0x1d8c>  // b.none
  4138bc:	adrp	x8, 433000 <PC+0x4800>
  4138c0:	ldr	w8, [x8, #472]
  4138c4:	cbz	w8, 4138d0 <error@@Base+0x1d94>
  4138c8:	mov	w0, #0x1                   	// #1
  4138cc:	bl	412eb0 <error@@Base+0x1374>
  4138d0:	mov	w19, wzr
  4138d4:	mov	w0, w19
  4138d8:	ldp	x20, x19, [sp, #48]
  4138dc:	ldp	x22, x21, [sp, #32]
  4138e0:	ldp	x29, x30, [sp, #16]
  4138e4:	add	sp, sp, #0x40
  4138e8:	ret
  4138ec:	cmn	x0, #0x1
  4138f0:	b.ne	413834 <error@@Base+0x1cf8>  // b.any
  4138f4:	subs	w21, w21, #0x1
  4138f8:	b.lt	413908 <error@@Base+0x1dcc>  // b.tstop
  4138fc:	mov	w0, w21
  413900:	bl	412210 <error@@Base+0x6d4>
  413904:	b	4138ec <error@@Base+0x1db0>
  413908:	mov	x8, #0xffffffffffffffff    	// #-1
  41390c:	str	x8, [sp, #8]
  413910:	tbnz	w20, #9, 4138d4 <error@@Base+0x1d98>
  413914:	adrp	x8, 433000 <PC+0x4800>
  413918:	ldr	w8, [x8, #580]
  41391c:	cmp	w8, #0x1
  413920:	b.eq	413930 <error@@Base+0x1df4>  // b.none
  413924:	adrp	x8, 433000 <PC+0x4800>
  413928:	ldr	w8, [x8, #472]
  41392c:	cbz	w8, 413938 <error@@Base+0x1dfc>
  413930:	mov	w0, #0x1                   	// #1
  413934:	bl	412eb0 <error@@Base+0x1374>
  413938:	adrp	x0, 41a000 <winch@@Base+0x59c0>
  41393c:	add	x0, x0, #0xa06
  413940:	b	413798 <error@@Base+0x1c5c>
  413944:	stp	x29, x30, [sp, #-48]!
  413948:	str	x21, [sp, #16]
  41394c:	stp	x20, x19, [sp, #32]
  413950:	mov	w20, w2
  413954:	mov	x19, x1
  413958:	mov	x21, x0
  41395c:	mov	x29, sp
  413960:	cbz	x1, 413980 <error@@Base+0x1e44>
  413964:	mov	x0, x19
  413968:	mov	w1, w20
  41396c:	mov	x2, x21
  413970:	bl	411ea4 <error@@Base+0x368>
  413974:	tbz	w0, #31, 413984 <error@@Base+0x1e48>
  413978:	mov	w0, #0xffffffff            	// #-1
  41397c:	b	413a28 <error@@Base+0x1eec>
  413980:	str	xzr, [x21]
  413984:	ldr	x0, [x21, #8]
  413988:	cbz	x0, 413990 <error@@Base+0x1e54>
  41398c:	bl	401b20 <free@plt>
  413990:	str	xzr, [x21, #8]
  413994:	cbz	x19, 4139b8 <error@@Base+0x1e7c>
  413998:	mov	x0, x19
  41399c:	bl	401830 <strlen@plt>
  4139a0:	add	w1, w0, #0x1
  4139a4:	mov	w0, #0x1                   	// #1
  4139a8:	bl	4021d4 <setlocale@plt+0x514>
  4139ac:	mov	x1, x19
  4139b0:	str	x0, [x21, #8]
  4139b4:	bl	401b50 <strcpy@plt>
  4139b8:	mov	x0, x19
  4139bc:	str	w20, [x21, #16]
  4139c0:	str	x19, [x29, #24]
  4139c4:	bl	401830 <strlen@plt>
  4139c8:	cmp	x0, #0x1
  4139cc:	b.lt	4139fc <error@@Base+0x1ec0>  // b.tstop
  4139d0:	add	x19, x19, x0
  4139d4:	mov	w20, #0x1                   	// #1
  4139d8:	add	x0, x29, #0x18
  4139dc:	mov	w1, #0x1                   	// #1
  4139e0:	mov	x2, x19
  4139e4:	bl	404e98 <clear@@Base+0x1dc4>
  4139e8:	bl	401b90 <iswupper@plt>
  4139ec:	cbnz	w0, 413a00 <error@@Base+0x1ec4>
  4139f0:	ldr	x8, [x29, #24]
  4139f4:	cmp	x8, x19
  4139f8:	b.cc	4139d8 <error@@Base+0x1e9c>  // b.lo, b.ul, b.last
  4139fc:	mov	w20, wzr
  413a00:	adrp	x8, 433000 <PC+0x4800>
  413a04:	ldr	w8, [x8, #448]
  413a08:	adrp	x9, 433000 <PC+0x4800>
  413a0c:	str	w20, [x9, #216]
  413a10:	adrp	x9, 433000 <PC+0x4800>
  413a14:	cmp	w8, #0x2
  413a18:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  413a1c:	csel	w8, wzr, w8, ne  // ne = any
  413a20:	mov	w0, wzr
  413a24:	str	w8, [x9, #220]
  413a28:	ldp	x20, x19, [sp, #32]
  413a2c:	ldr	x21, [sp, #16]
  413a30:	ldp	x29, x30, [sp], #48
  413a34:	ret
  413a38:	sub	sp, sp, #0xb0
  413a3c:	stp	x29, x30, [sp, #80]
  413a40:	stp	x28, x27, [sp, #96]
  413a44:	stp	x26, x25, [sp, #112]
  413a48:	stp	x24, x23, [sp, #128]
  413a4c:	stp	x22, x21, [sp, #144]
  413a50:	stp	x20, x19, [sp, #160]
  413a54:	add	x29, sp, #0x50
  413a58:	mov	x26, x6
  413a5c:	mov	x19, x5
  413a60:	mov	w22, w4
  413a64:	mov	w20, w3
  413a68:	mov	w23, w2
  413a6c:	mov	x24, x1
  413a70:	mov	x27, x0
  413a74:	bl	40eafc <clear@@Base+0xba28>
  413a78:	adrp	x21, 433000 <PC+0x4800>
  413a7c:	ldrb	w8, [x21, #640]
  413a80:	tst	w8, #0x3
  413a84:	b.eq	413a90 <error@@Base+0x1f54>  // b.none
  413a88:	mov	w0, #0xffffffff            	// #-1
  413a8c:	b	413d64 <error@@Base+0x2228>
  413a90:	mov	x25, x0
  413a94:	stp	x19, x26, [sp, #8]
  413a98:	adrp	x26, 433000 <PC+0x4800>
  413a9c:	str	w20, [sp, #28]
  413aa0:	mov	x19, x27
  413aa4:	cmn	x24, #0x1
  413aa8:	cset	w8, ne  // ne = any
  413aac:	cmp	x19, x24
  413ab0:	cset	w9, ge  // ge = tcont
  413ab4:	cbz	w22, 413d54 <error@@Base+0x2218>
  413ab8:	and	w8, w8, w9
  413abc:	cbnz	w8, 413d54 <error@@Base+0x2218>
  413ac0:	cmp	w22, #0x0
  413ac4:	cset	w20, gt
  413ac8:	sub	x1, x29, #0x8
  413acc:	sub	x2, x29, #0xc
  413ad0:	mov	x0, x19
  413ad4:	tbnz	w23, #0, 413aec <error@@Base+0x1fb0>
  413ad8:	bl	40e1ec <clear@@Base+0xb118>
  413adc:	mov	x27, x0
  413ae0:	mov	x8, #0xffffffffffffffff    	// #-1
  413ae4:	mov	x28, x0
  413ae8:	b	413afc <error@@Base+0x1fc0>
  413aec:	bl	40e034 <clear@@Base+0xaf60>
  413af0:	mov	x27, x0
  413af4:	mov	w8, #0x1                   	// #1
  413af8:	mov	x28, x19
  413afc:	add	x8, x25, x8
  413b00:	cmp	x25, #0x0
  413b04:	csel	x25, xzr, x8, eq  // eq = none
  413b08:	cmn	x27, #0x1
  413b0c:	b.eq	413d54 <error@@Base+0x2218>  // b.none
  413b10:	ldr	w8, [x26, #452]
  413b14:	sub	w22, w22, w20
  413b18:	cbz	w8, 413b38 <error@@Base+0x1ffc>
  413b1c:	subs	w8, w27, w19
  413b20:	cneg	w8, w8, mi  // mi = first
  413b24:	cmp	w8, #0x801
  413b28:	b.lt	413b38 <error@@Base+0x1ffc>  // b.tstop
  413b2c:	mov	x0, x25
  413b30:	mov	x1, x27
  413b34:	bl	40e9a4 <clear@@Base+0xb8d0>
  413b38:	mov	x0, x28
  413b3c:	bl	4132b8 <error@@Base+0x177c>
  413b40:	cbnz	w0, 413c90 <error@@Base+0x2154>
  413b44:	adrp	x8, 433000 <PC+0x4800>
  413b48:	ldr	w9, [x8, #220]
  413b4c:	adrp	x8, 433000 <PC+0x4800>
  413b50:	ldr	w8, [x8, #540]
  413b54:	cbnz	w9, 413b6c <error@@Base+0x2030>
  413b58:	cbz	w8, 413b6c <error@@Base+0x2030>
  413b5c:	cmp	w8, #0x2
  413b60:	cset	w8, ne  // ne = any
  413b64:	lsl	w8, w8, #2
  413b68:	b	413b8c <error@@Base+0x2050>
  413b6c:	cmp	w9, #0x0
  413b70:	cset	w9, ne  // ne = any
  413b74:	cmp	w8, #0x0
  413b78:	orr	w10, w9, #0x2
  413b7c:	csel	w9, w10, w9, eq  // eq = none
  413b80:	orr	w10, w9, #0x4
  413b84:	cmp	w8, #0x2
  413b88:	csel	w8, w9, w10, eq  // eq = none
  413b8c:	adrp	x9, 433000 <PC+0x4800>
  413b90:	ldr	w9, [x9, #544]
  413b94:	ldur	w0, [x29, #-12]
  413b98:	orr	w10, w8, #0x8
  413b9c:	cmp	w9, #0x2
  413ba0:	csel	w20, w10, w8, eq  // eq = none
  413ba4:	mov	w1, w20
  413ba8:	bl	408c34 <clear@@Base+0x5b60>
  413bac:	mov	w19, w0
  413bb0:	mov	w0, #0x1                   	// #1
  413bb4:	mov	w1, w19
  413bb8:	bl	4021d4 <setlocale@plt+0x514>
  413bbc:	mov	x26, x0
  413bc0:	mov	w0, w19
  413bc4:	bl	408c50 <clear@@Base+0x5b7c>
  413bc8:	ldur	x1, [x29, #-8]
  413bcc:	mov	x19, x0
  413bd0:	sub	x3, x29, #0xc
  413bd4:	mov	x0, x26
  413bd8:	mov	x2, x19
  413bdc:	mov	w4, w20
  413be0:	bl	408c9c <clear@@Base+0x5bc8>
  413be4:	adrp	x8, 433000 <PC+0x4800>
  413be8:	ldr	x8, [x8, #168]
  413bec:	cmp	x28, x8
  413bf0:	b.ge	413c10 <error@@Base+0x20d4>  // b.tcont
  413bf4:	adrp	x8, 433000 <PC+0x4800>
  413bf8:	ldr	x8, [x8, #176]
  413bfc:	cmp	x28, x8
  413c00:	b.lt	413c10 <error@@Base+0x20d4>  // b.tstop
  413c04:	tbnz	w23, #4, 413c10 <error@@Base+0x20d4>
  413c08:	cmn	x8, #0x1
  413c0c:	b.ne	413ca4 <error@@Base+0x2168>  // b.any
  413c10:	adrp	x8, 433000 <PC+0x4800>
  413c14:	ldrb	w8, [x8, #121]
  413c18:	tbnz	w8, #4, 413c30 <error@@Base+0x20f4>
  413c1c:	adrp	x8, 433000 <PC+0x4800>
  413c20:	ldr	x0, [x8, #104]
  413c24:	bl	412084 <error@@Base+0x548>
  413c28:	cbz	w0, 413c3c <error@@Base+0x2100>
  413c2c:	b	413ca4 <error@@Base+0x2168>
  413c30:	adrp	x8, 433000 <PC+0x4800>
  413c34:	ldr	x8, [x8, #112]
  413c38:	cbz	x8, 413ca4 <error@@Base+0x2168>
  413c3c:	adrp	x8, 433000 <PC+0x4800>
  413c40:	add	x8, x8, #0x68
  413c44:	ldp	x0, x1, [x8]
  413c48:	ldur	w3, [x29, #-12]
  413c4c:	ldr	w7, [x8, #16]
  413c50:	sub	x4, x29, #0x18
  413c54:	sub	x5, x29, #0x20
  413c58:	mov	x2, x26
  413c5c:	mov	w6, wzr
  413c60:	bl	412090 <error@@Base+0x554>
  413c64:	cbz	w0, 413ca4 <error@@Base+0x2168>
  413c68:	adrp	x0, 433000 <PC+0x4800>
  413c6c:	add	x1, sp, #0x20
  413c70:	add	x0, x0, #0xb8
  413c74:	stp	x28, x27, [sp, #32]
  413c78:	bl	414150 <error@@Base+0x2614>
  413c7c:	mov	x0, x26
  413c80:	bl	401b20 <free@plt>
  413c84:	mov	x0, x19
  413c88:	bl	401b20 <free@plt>
  413c8c:	adrp	x26, 433000 <PC+0x4800>
  413c90:	ldrb	w8, [x21, #640]
  413c94:	mov	x19, x27
  413c98:	tst	w8, #0x3
  413c9c:	b.eq	413aa4 <error@@Base+0x1f68>  // b.none
  413ca0:	b	413a88 <error@@Base+0x1f4c>
  413ca4:	adrp	x8, 433000 <PC+0x4800>
  413ca8:	ldrb	w8, [x8, #97]
  413cac:	tbnz	w8, #4, 413cc4 <error@@Base+0x2188>
  413cb0:	adrp	x8, 433000 <PC+0x4800>
  413cb4:	ldr	x0, [x8, #80]
  413cb8:	bl	412084 <error@@Base+0x548>
  413cbc:	cbnz	w0, 413d2c <error@@Base+0x21f0>
  413cc0:	b	413cd0 <error@@Base+0x2194>
  413cc4:	adrp	x8, 433000 <PC+0x4800>
  413cc8:	ldr	x8, [x8, #88]
  413ccc:	cbz	x8, 413d2c <error@@Base+0x21f0>
  413cd0:	adrp	x8, 433000 <PC+0x4800>
  413cd4:	add	x8, x8, #0x50
  413cd8:	ldp	x0, x1, [x8]
  413cdc:	ldur	w3, [x29, #-12]
  413ce0:	sub	x4, x29, #0x18
  413ce4:	sub	x5, x29, #0x20
  413ce8:	mov	x2, x26
  413cec:	mov	w6, wzr
  413cf0:	mov	w7, w23
  413cf4:	bl	412090 <error@@Base+0x554>
  413cf8:	cbz	w0, 413d2c <error@@Base+0x21f0>
  413cfc:	tbz	w23, #4, 413d1c <error@@Base+0x21e0>
  413d00:	ldur	w2, [x29, #-12]
  413d04:	ldp	x5, x4, [x29, #-32]
  413d08:	mov	x0, x28
  413d0c:	mov	x1, x26
  413d10:	mov	x3, x19
  413d14:	bl	4143b4 <error@@Base+0x2878>
  413d18:	b	413d2c <error@@Base+0x21f0>
  413d1c:	ldr	w8, [sp, #28]
  413d20:	subs	w8, w8, #0x1
  413d24:	b.le	413d84 <error@@Base+0x2248>
  413d28:	str	w8, [sp, #28]
  413d2c:	mov	x0, x26
  413d30:	bl	401b20 <free@plt>
  413d34:	mov	x0, x19
  413d38:	bl	401b20 <free@plt>
  413d3c:	ldrb	w8, [x21, #640]
  413d40:	mov	w0, #0xffffffff            	// #-1
  413d44:	adrp	x26, 433000 <PC+0x4800>
  413d48:	tst	w8, #0x3
  413d4c:	b.eq	413aa0 <error@@Base+0x1f64>  // b.none
  413d50:	b	413d64 <error@@Base+0x2228>
  413d54:	ldr	x8, [sp, #16]
  413d58:	cbz	x8, 413d60 <error@@Base+0x2224>
  413d5c:	str	x19, [x8]
  413d60:	ldr	w0, [sp, #28]
  413d64:	ldp	x20, x19, [sp, #160]
  413d68:	ldp	x22, x21, [sp, #144]
  413d6c:	ldp	x24, x23, [sp, #128]
  413d70:	ldp	x26, x25, [sp, #112]
  413d74:	ldp	x28, x27, [sp, #96]
  413d78:	ldp	x29, x30, [sp, #80]
  413d7c:	add	sp, sp, #0xb0
  413d80:	ret
  413d84:	adrp	x8, 433000 <PC+0x4800>
  413d88:	ldr	w8, [x8, #580]
  413d8c:	cmp	w8, #0x1
  413d90:	b.ne	413db8 <error@@Base+0x227c>  // b.any
  413d94:	adrp	x0, 433000 <PC+0x4800>
  413d98:	add	x0, x0, #0x88
  413d9c:	bl	41314c <error@@Base+0x1610>
  413da0:	ldur	w2, [x29, #-12]
  413da4:	ldp	x5, x4, [x29, #-32]
  413da8:	mov	x0, x28
  413dac:	mov	x1, x26
  413db0:	mov	x3, x19
  413db4:	bl	4143b4 <error@@Base+0x2878>
  413db8:	mov	x0, x26
  413dbc:	bl	401b20 <free@plt>
  413dc0:	mov	x0, x19
  413dc4:	bl	401b20 <free@plt>
  413dc8:	ldr	x8, [sp, #8]
  413dcc:	cbz	x8, 413ddc <error@@Base+0x22a0>
  413dd0:	mov	w0, wzr
  413dd4:	str	x28, [x8]
  413dd8:	b	413d64 <error@@Base+0x2228>
  413ddc:	mov	w0, wzr
  413de0:	b	413d64 <error@@Base+0x2228>
  413de4:	stp	x29, x30, [sp, #-96]!
  413de8:	stp	x26, x25, [sp, #32]
  413dec:	stp	x24, x23, [sp, #48]
  413df0:	adrp	x24, 433000 <PC+0x4800>
  413df4:	adrp	x25, 433000 <PC+0x4800>
  413df8:	adrp	x8, 433000 <PC+0x4800>
  413dfc:	stp	x20, x19, [sp, #80]
  413e00:	ldr	x26, [x24, #176]
  413e04:	ldrb	w8, [x8, #97]
  413e08:	ldr	x19, [x25, #168]
  413e0c:	stp	x22, x21, [sp, #64]
  413e10:	mov	w20, w2
  413e14:	mov	x22, x1
  413e18:	mov	x21, x0
  413e1c:	str	x27, [sp, #16]
  413e20:	mov	x29, sp
  413e24:	tbnz	w8, #4, 413e3c <error@@Base+0x2300>
  413e28:	adrp	x8, 433000 <PC+0x4800>
  413e2c:	ldr	x0, [x8, #80]
  413e30:	bl	412084 <error@@Base+0x548>
  413e34:	cbnz	w0, 413e48 <error@@Base+0x230c>
  413e38:	b	413e50 <error@@Base+0x2314>
  413e3c:	adrp	x8, 433000 <PC+0x4800>
  413e40:	ldr	x8, [x8, #88]
  413e44:	cbnz	x8, 413e50 <error@@Base+0x2314>
  413e48:	bl	414094 <error@@Base+0x2558>
  413e4c:	cbz	w0, 413f28 <error@@Base+0x23ec>
  413e50:	add	x0, x21, #0x1
  413e54:	mov	x1, xzr
  413e58:	mov	x2, xzr
  413e5c:	bl	40e1ec <clear@@Base+0xb118>
  413e60:	mov	x21, x0
  413e64:	tbnz	w20, #31, 413e98 <error@@Base+0x235c>
  413e68:	mov	x23, x21
  413e6c:	cbz	w20, 413e9c <error@@Base+0x2360>
  413e70:	mov	w27, w20
  413e74:	mov	x23, x21
  413e78:	mov	x0, x23
  413e7c:	mov	x1, xzr
  413e80:	mov	x2, xzr
  413e84:	bl	40e034 <clear@@Base+0xaf60>
  413e88:	subs	w27, w27, #0x1
  413e8c:	mov	x23, x0
  413e90:	b.ne	413e78 <error@@Base+0x233c>  // b.any
  413e94:	b	413e9c <error@@Base+0x2360>
  413e98:	mov	x23, #0xffffffffffffffff    	// #-1
  413e9c:	ldr	x9, [x24, #176]
  413ea0:	cmn	x9, #0x1
  413ea4:	b.eq	413ec4 <error@@Base+0x2388>  // b.none
  413ea8:	cmn	x22, #0x1
  413eac:	b.eq	413eb8 <error@@Base+0x237c>  // b.none
  413eb0:	cmp	x9, x22
  413eb4:	b.gt	413ec4 <error@@Base+0x2388>
  413eb8:	ldr	x0, [x25, #168]
  413ebc:	cmp	x21, x0
  413ec0:	b.le	414040 <error@@Base+0x2504>
  413ec4:	adrp	x0, 433000 <PC+0x4800>
  413ec8:	add	x0, x0, #0x88
  413ecc:	bl	41314c <error@@Base+0x1610>
  413ed0:	adrp	x0, 433000 <PC+0x4800>
  413ed4:	add	x0, x0, #0xb8
  413ed8:	bl	41314c <error@@Base+0x1610>
  413edc:	adrp	x8, 42f000 <PC+0x800>
  413ee0:	ldrsw	x8, [x8, #2056]
  413ee4:	cmn	x22, #0x1
  413ee8:	add	x8, x8, x8, lsl #1
  413eec:	add	x8, x8, x22
  413ef0:	csinv	x8, x8, xzr, ne  // ne = any
  413ef4:	mov	x0, x21
  413ef8:	cmn	x8, #0x1
  413efc:	mov	x9, #0xffffffffffffffff    	// #-1
  413f00:	ccmp	x23, x9, #0x4, ne  // ne = any
  413f04:	ccmp	x8, x23, #0x4, ne  // ne = any
  413f08:	csel	x1, x23, x8, gt
  413f0c:	cmn	x1, #0x1
  413f10:	b.eq	413f44 <error@@Base+0x2408>  // b.none
  413f14:	cmp	x1, x0
  413f18:	b.gt	413f44 <error@@Base+0x2408>
  413f1c:	mov	x22, x21
  413f20:	str	x22, [x24, #176]
  413f24:	str	x19, [x25, #168]
  413f28:	ldp	x20, x19, [sp, #80]
  413f2c:	ldp	x22, x21, [sp, #64]
  413f30:	ldp	x24, x23, [sp, #48]
  413f34:	ldp	x26, x25, [sp, #32]
  413f38:	ldr	x27, [sp, #16]
  413f3c:	ldp	x29, x30, [sp], #96
  413f40:	ret
  413f44:	adrp	x8, 433000 <PC+0x4800>
  413f48:	ldr	w8, [x8, #96]
  413f4c:	mov	w9, #0x11                  	// #17
  413f50:	and	w8, w8, #0x1000
  413f54:	orr	w23, w8, w9
  413f58:	mov	x22, x21
  413f5c:	add	x6, x29, #0x18
  413f60:	mov	w2, w23
  413f64:	mov	w3, wzr
  413f68:	mov	w4, w20
  413f6c:	mov	x5, xzr
  413f70:	bl	413a38 <error@@Base+0x1efc>
  413f74:	tbnz	w0, #31, 413f28 <error@@Base+0x23ec>
  413f78:	ldr	x10, [x25, #168]
  413f7c:	ldr	x8, [x29, #24]
  413f80:	cmn	x10, #0x1
  413f84:	cset	w9, eq  // eq = none
  413f88:	cmp	x8, x10
  413f8c:	cset	w11, gt
  413f90:	orr	w11, w9, w11
  413f94:	cmp	w11, #0x0
  413f98:	csel	x19, x8, x19, ne  // ne = any
  413f9c:	cmp	x19, x10
  413fa0:	cset	w10, gt
  413fa4:	cmp	x8, x19
  413fa8:	b.lt	413fe8 <error@@Base+0x24ac>  // b.tstop
  413fac:	orr	w9, w9, w10
  413fb0:	cbz	w9, 413fe8 <error@@Base+0x24ac>
  413fb4:	sub	x0, x8, #0x1
  413fb8:	bl	4132b8 <error@@Base+0x177c>
  413fbc:	cbz	w0, 413fe8 <error@@Base+0x24ac>
  413fc0:	mov	x0, x19
  413fc4:	mov	x1, xzr
  413fc8:	mov	x2, xzr
  413fcc:	bl	40e034 <clear@@Base+0xaf60>
  413fd0:	mov	x1, x0
  413fd4:	cmn	x0, #0x1
  413fd8:	mov	w20, #0x1                   	// #1
  413fdc:	mov	x0, x19
  413fe0:	b.ne	413f5c <error@@Base+0x2420>  // b.any
  413fe4:	b	413f20 <error@@Base+0x23e4>
  413fe8:	ldr	x9, [x24, #176]
  413fec:	cmn	x9, #0x1
  413ff0:	cset	w8, eq  // eq = none
  413ff4:	cmp	x22, x9
  413ff8:	cset	w9, lt  // lt = tstop
  413ffc:	cmp	x22, #0x1
  414000:	b.lt	413f20 <error@@Base+0x23e4>  // b.tstop
  414004:	orr	w8, w8, w9
  414008:	cbz	w8, 413f20 <error@@Base+0x23e4>
  41400c:	mov	x0, x22
  414010:	bl	4132b8 <error@@Base+0x177c>
  414014:	cbz	w0, 413f20 <error@@Base+0x23e4>
  414018:	mov	x0, x22
  41401c:	mov	x1, xzr
  414020:	mov	x2, xzr
  414024:	bl	40e1ec <clear@@Base+0xb118>
  414028:	mov	x21, x0
  41402c:	cmn	x0, #0x1
  414030:	mov	w20, #0x1                   	// #1
  414034:	mov	x1, x22
  414038:	b.ne	413f58 <error@@Base+0x241c>  // b.any
  41403c:	b	413f20 <error@@Base+0x23e4>
  414040:	cmn	x22, #0x1
  414044:	b.eq	414068 <error@@Base+0x252c>  // b.none
  414048:	cmp	x0, x22
  41404c:	mov	x8, x9
  414050:	b.ge	41406c <error@@Base+0x2530>  // b.tcont
  414054:	adrp	x8, 42f000 <PC+0x800>
  414058:	ldrsw	x8, [x8, #2056]
  41405c:	add	x8, x8, x8, lsl #1
  414060:	add	x8, x8, x22
  414064:	b	41406c <error@@Base+0x2530>
  414068:	mov	x8, #0xffffffffffffffff    	// #-1
  41406c:	cmp	x21, x9
  414070:	b.ge	41408c <error@@Base+0x2550>  // b.tcont
  414074:	adrp	x9, 42f000 <PC+0x800>
  414078:	ldrsw	x9, [x9, #2056]
  41407c:	add	x9, x9, x9, lsl #1
  414080:	subs	x9, x21, x9
  414084:	csel	x21, xzr, x9, lt  // lt = tstop
  414088:	b	413ef4 <error@@Base+0x23b8>
  41408c:	mov	x21, x26
  414090:	b	413ef8 <error@@Base+0x23bc>
  414094:	stp	x29, x30, [sp, #-16]!
  414098:	mov	x29, sp
  41409c:	bl	4045a0 <clear@@Base+0x14cc>
  4140a0:	tbnz	w0, #3, 4140c8 <error@@Base+0x258c>
  4140a4:	adrp	x8, 433000 <PC+0x4800>
  4140a8:	ldrb	w8, [x8, #121]
  4140ac:	tbnz	w8, #4, 4140d0 <error@@Base+0x2594>
  4140b0:	adrp	x8, 433000 <PC+0x4800>
  4140b4:	ldr	x0, [x8, #104]
  4140b8:	bl	412084 <error@@Base+0x548>
  4140bc:	cmp	w0, #0x0
  4140c0:	cset	w0, eq  // eq = none
  4140c4:	b	4140e0 <error@@Base+0x25a4>
  4140c8:	mov	w0, wzr
  4140cc:	b	4140e0 <error@@Base+0x25a4>
  4140d0:	adrp	x8, 433000 <PC+0x4800>
  4140d4:	ldr	x8, [x8, #112]
  4140d8:	cmp	x8, #0x0
  4140dc:	cset	w0, ne  // ne = any
  4140e0:	ldp	x29, x30, [sp], #16
  4140e4:	ret
  4140e8:	stp	x29, x30, [sp, #-32]!
  4140ec:	stp	x20, x19, [sp, #16]
  4140f0:	mov	x20, x0
  4140f4:	adrp	x0, 433000 <PC+0x4800>
  4140f8:	add	x0, x0, #0xb8
  4140fc:	mov	x29, sp
  414100:	mov	w19, w1
  414104:	bl	41314c <error@@Base+0x1610>
  414108:	cbz	x20, 41412c <error@@Base+0x25f0>
  41410c:	ldrb	w8, [x20]
  414110:	cbz	w8, 41412c <error@@Base+0x25f0>
  414114:	adrp	x0, 433000 <PC+0x4800>
  414118:	add	x0, x0, #0x68
  41411c:	mov	x1, x20
  414120:	mov	w2, w19
  414124:	bl	413944 <error@@Base+0x1e08>
  414128:	b	414138 <error@@Base+0x25fc>
  41412c:	adrp	x0, 433000 <PC+0x4800>
  414130:	add	x0, x0, #0x68
  414134:	bl	41311c <error@@Base+0x15e0>
  414138:	ldp	x20, x19, [sp, #16]
  41413c:	adrp	x8, 433000 <PC+0x4800>
  414140:	mov	w9, #0x1                   	// #1
  414144:	str	w9, [x8, #412]
  414148:	ldp	x29, x30, [sp], #32
  41414c:	ret
  414150:	stp	x29, x30, [sp, #-48]!
  414154:	stp	x22, x21, [sp, #16]
  414158:	stp	x20, x19, [sp, #32]
  41415c:	ldp	x9, x8, [x1]
  414160:	mov	x29, sp
  414164:	cmp	x9, x8
  414168:	b.ge	414310 <error@@Base+0x27d4>  // b.tcont
  41416c:	ldr	x11, [x0, #16]
  414170:	mov	x21, x1
  414174:	mov	x19, x0
  414178:	cbz	x11, 4141f4 <error@@Base+0x26b8>
  41417c:	ldr	x10, [x11, #48]
  414180:	mov	x20, x11
  414184:	cmp	x9, x10
  414188:	b.lt	4141b4 <error@@Base+0x2678>  // b.tstop
  41418c:	ldr	x10, [x20, #56]
  414190:	cmp	x9, x10
  414194:	b.ge	4141a8 <error@@Base+0x266c>  // b.tcont
  414198:	cmp	x10, x8
  41419c:	mov	x9, x10
  4141a0:	str	x10, [x21]
  4141a4:	b.ge	414310 <error@@Base+0x27d4>  // b.tcont
  4141a8:	ldr	x11, [x20, #16]
  4141ac:	cbnz	x11, 41417c <error@@Base+0x2640>
  4141b0:	b	4141d4 <error@@Base+0x2698>
  4141b4:	cmp	x8, x10
  4141b8:	b.le	4141c4 <error@@Base+0x2688>
  4141bc:	mov	x8, x10
  4141c0:	str	x10, [x21, #8]
  4141c4:	ldr	x11, [x20, #8]
  4141c8:	cbnz	x11, 41417c <error@@Base+0x2640>
  4141cc:	add	x11, x20, #0x30
  4141d0:	b	4141dc <error@@Base+0x26a0>
  4141d4:	mov	x11, x20
  4141d8:	ldr	x10, [x11, #48]!
  4141dc:	cmp	x9, x10
  4141e0:	b.ge	41420c <error@@Base+0x26d0>  // b.tcont
  4141e4:	cmp	x8, x10
  4141e8:	b.ne	414220 <error@@Base+0x26e4>  // b.any
  4141ec:	str	x9, [x11]
  4141f0:	b	414310 <error@@Base+0x27d4>
  4141f4:	mov	x0, x19
  4141f8:	bl	414514 <error@@Base+0x29d8>
  4141fc:	ldr	q0, [x21]
  414200:	str	q0, [x0, #48]
  414204:	stp	x0, x0, [x19, #16]
  414208:	b	414310 <error@@Base+0x27d4>
  41420c:	ldr	x10, [x20, #56]
  414210:	cmp	x10, x9
  414214:	b.ne	41423c <error@@Base+0x2700>  // b.any
  414218:	str	x8, [x20, #56]
  41421c:	b	414310 <error@@Base+0x27d4>
  414220:	ldr	x10, [x20, #24]
  414224:	cbz	x10, 414258 <error@@Base+0x271c>
  414228:	ldr	x11, [x10, #56]
  41422c:	cmp	x11, x9
  414230:	b.ne	414258 <error@@Base+0x271c>  // b.any
  414234:	str	x8, [x10, #56]
  414238:	b	414310 <error@@Base+0x27d4>
  41423c:	ldr	x10, [x20, #32]
  414240:	cbz	x10, 414288 <error@@Base+0x274c>
  414244:	ldr	x11, [x10, #48]
  414248:	cmp	x8, x11
  41424c:	b.ne	414288 <error@@Base+0x274c>  // b.any
  414250:	str	x9, [x10, #48]
  414254:	b	414310 <error@@Base+0x27d4>
  414258:	mov	x0, x19
  41425c:	bl	414514 <error@@Base+0x29d8>
  414260:	str	x0, [x20, #8]
  414264:	str	x20, [x0, #32]
  414268:	ldr	x8, [x20, #24]
  41426c:	mov	x22, x0
  414270:	cbz	x8, 414280 <error@@Base+0x2744>
  414274:	str	x8, [x22, #24]
  414278:	ldr	x8, [x20, #24]
  41427c:	str	x22, [x8, #32]
  414280:	str	x22, [x20, #24]
  414284:	b	4142b4 <error@@Base+0x2778>
  414288:	mov	x0, x19
  41428c:	bl	414514 <error@@Base+0x29d8>
  414290:	str	x0, [x20, #16]
  414294:	str	x20, [x0, #24]
  414298:	ldr	x8, [x20, #32]
  41429c:	mov	x22, x0
  4142a0:	cbz	x8, 4142b0 <error@@Base+0x2774>
  4142a4:	str	x8, [x22, #32]
  4142a8:	ldr	x8, [x20, #32]
  4142ac:	str	x22, [x8, #24]
  4142b0:	str	x22, [x20, #32]
  4142b4:	mov	w9, #0x1                   	// #1
  4142b8:	str	x20, [x22]
  4142bc:	str	w9, [x22, #40]
  4142c0:	ldr	q0, [x21]
  4142c4:	str	q0, [x22, #48]
  4142c8:	ldr	w8, [x20, #40]
  4142cc:	cbz	w8, 414310 <error@@Base+0x27d4>
  4142d0:	ldr	x8, [x20]
  4142d4:	ldr	x10, [x8, #8]
  4142d8:	cmp	x20, x10
  4142dc:	mov	x11, x10
  4142e0:	b.ne	4142e8 <error@@Base+0x27ac>  // b.any
  4142e4:	ldr	x11, [x8, #16]
  4142e8:	cbz	x11, 414320 <error@@Base+0x27e4>
  4142ec:	ldr	w12, [x11, #40]
  4142f0:	cbz	w12, 414320 <error@@Base+0x27e4>
  4142f4:	str	wzr, [x20, #40]
  4142f8:	str	wzr, [x11, #40]
  4142fc:	ldr	x20, [x8]
  414300:	mov	x22, x8
  414304:	str	w9, [x8, #40]
  414308:	cbnz	x20, 4142c8 <error@@Base+0x278c>
  41430c:	str	wzr, [x8, #40]
  414310:	ldp	x20, x19, [sp, #32]
  414314:	ldp	x22, x21, [sp, #16]
  414318:	ldp	x29, x30, [sp], #48
  41431c:	ret
  414320:	ldr	x9, [x20, #16]
  414324:	cmp	x22, x9
  414328:	b.ne	414348 <error@@Base+0x280c>  // b.any
  41432c:	cmp	x20, x10
  414330:	b.ne	414348 <error@@Base+0x280c>  // b.any
  414334:	mov	x0, x19
  414338:	mov	x1, x20
  41433c:	bl	4145ac <error@@Base+0x2a70>
  414340:	ldr	x22, [x22, #8]
  414344:	b	414370 <error@@Base+0x2834>
  414348:	ldr	x9, [x20, #8]
  41434c:	cmp	x22, x9
  414350:	b.ne	414370 <error@@Base+0x2834>  // b.any
  414354:	ldr	x8, [x8, #16]
  414358:	cmp	x20, x8
  41435c:	b.ne	414370 <error@@Base+0x2834>  // b.any
  414360:	mov	x0, x19
  414364:	mov	x1, x20
  414368:	bl	4145f8 <error@@Base+0x2abc>
  41436c:	ldr	x22, [x22, #16]
  414370:	ldr	x8, [x22]
  414374:	mov	w9, #0x1                   	// #1
  414378:	mov	x0, x19
  41437c:	ldr	x1, [x8]
  414380:	str	wzr, [x8, #40]
  414384:	str	w9, [x1, #40]
  414388:	ldr	x8, [x8, #8]
  41438c:	cmp	x22, x8
  414390:	b.eq	4143a4 <error@@Base+0x2868>  // b.none
  414394:	ldp	x20, x19, [sp, #32]
  414398:	ldp	x22, x21, [sp, #16]
  41439c:	ldp	x29, x30, [sp], #48
  4143a0:	b	4145ac <error@@Base+0x2a70>
  4143a4:	ldp	x20, x19, [sp, #32]
  4143a8:	ldp	x22, x21, [sp, #16]
  4143ac:	ldp	x29, x30, [sp], #48
  4143b0:	b	4145f8 <error@@Base+0x2abc>
  4143b4:	sub	sp, sp, #0x80
  4143b8:	stp	x29, x30, [sp, #32]
  4143bc:	stp	x28, x27, [sp, #48]
  4143c0:	stp	x26, x25, [sp, #64]
  4143c4:	stp	x24, x23, [sp, #80]
  4143c8:	stp	x22, x21, [sp, #96]
  4143cc:	stp	x20, x19, [sp, #112]
  4143d0:	add	x29, sp, #0x20
  4143d4:	stp	x5, x4, [sp]
  4143d8:	cbz	x4, 4144f4 <error@@Base+0x29b8>
  4143dc:	mov	x23, x5
  4143e0:	cbz	x5, 4144f4 <error@@Base+0x29b8>
  4143e4:	adrp	x22, 433000 <PC+0x4800>
  4143e8:	adrp	x26, 433000 <PC+0x4800>
  4143ec:	mov	x19, x3
  4143f0:	mov	x20, x1
  4143f4:	mov	x21, x0
  4143f8:	add	x24, x1, w2, sxtw
  4143fc:	add	x25, x0, #0x1
  414400:	add	x22, x22, #0x88
  414404:	add	x26, x26, #0x50
  414408:	mov	x27, x1
  41440c:	sub	x9, x4, x20
  414410:	sbfiz	x8, x9, #2, #32
  414414:	ldrsw	x8, [x19, x8]
  414418:	sub	x10, x23, x20
  41441c:	cmp	w9, w10
  414420:	add	x11, x8, x21
  414424:	str	x11, [sp, #16]
  414428:	b.ge	4144a4 <error@@Base+0x2968>  // b.tcont
  41442c:	sxtw	x9, w9
  414430:	mov	x26, x24
  414434:	sxtw	x23, w10
  414438:	add	x28, x9, #0x1
  41443c:	sxtw	x24, w10
  414440:	cmp	x24, x28
  414444:	b.eq	414458 <error@@Base+0x291c>  // b.none
  414448:	ldr	w9, [x19, x28, lsl #2]
  41444c:	add	w10, w8, #0x1
  414450:	cmp	w9, w10
  414454:	b.eq	414480 <error@@Base+0x2944>  // b.none
  414458:	add	x8, x25, w8, sxtw
  41445c:	add	x1, sp, #0x10
  414460:	mov	x0, x22
  414464:	str	x8, [sp, #24]
  414468:	bl	414150 <error@@Base+0x2614>
  41446c:	cmp	x28, x23
  414470:	b.ge	414480 <error@@Base+0x2944>  // b.tcont
  414474:	ldrsw	x8, [x19, x28, lsl #2]
  414478:	add	x8, x8, x21
  41447c:	str	x8, [sp, #16]
  414480:	cmp	x24, x28
  414484:	b.eq	414494 <error@@Base+0x2958>  // b.none
  414488:	ldr	w8, [x19, x28, lsl #2]
  41448c:	add	x28, x28, #0x1
  414490:	b	414440 <error@@Base+0x2904>
  414494:	ldr	x23, [sp]
  414498:	mov	x24, x26
  41449c:	adrp	x26, 433000 <PC+0x4800>
  4144a0:	add	x26, x26, #0x50
  4144a4:	cmp	x23, x27
  4144a8:	b.hi	4144b8 <error@@Base+0x297c>  // b.pmore
  4144ac:	cmp	x27, x24
  4144b0:	b.eq	4144f4 <error@@Base+0x29b8>  // b.none
  4144b4:	add	x23, x27, #0x1
  4144b8:	ldp	x0, x1, [x26]
  4144bc:	ldr	w7, [x26, #16]
  4144c0:	sub	w3, w24, w23
  4144c4:	add	x4, sp, #0x8
  4144c8:	mov	x5, sp
  4144cc:	mov	w6, #0x1                   	// #1
  4144d0:	mov	x2, x23
  4144d4:	bl	412090 <error@@Base+0x554>
  4144d8:	cbz	w0, 4144f4 <error@@Base+0x29b8>
  4144dc:	ldr	x4, [sp, #8]
  4144e0:	cbz	x4, 4144f4 <error@@Base+0x29b8>
  4144e4:	ldr	x8, [sp]
  4144e8:	mov	x27, x23
  4144ec:	mov	x23, x8
  4144f0:	cbnz	x8, 41440c <error@@Base+0x28d0>
  4144f4:	ldp	x20, x19, [sp, #112]
  4144f8:	ldp	x22, x21, [sp, #96]
  4144fc:	ldp	x24, x23, [sp, #80]
  414500:	ldp	x26, x25, [sp, #64]
  414504:	ldp	x28, x27, [sp, #48]
  414508:	ldp	x29, x30, [sp, #32]
  41450c:	add	sp, sp, #0x80
  414510:	ret
  414514:	stp	x29, x30, [sp, #-48]!
  414518:	stp	x20, x19, [sp, #32]
  41451c:	ldr	x20, [x0, #8]
  414520:	mov	x19, x0
  414524:	str	x21, [sp, #16]
  414528:	mov	x29, sp
  41452c:	cbz	x20, 414544 <error@@Base+0x2a08>
  414530:	ldp	w9, w8, [x20]
  414534:	cmp	w8, w9
  414538:	b.lt	414588 <error@@Base+0x2a4c>  // b.tstop
  41453c:	lsl	w21, w9, #1
  414540:	b	414548 <error@@Base+0x2a0c>
  414544:	mov	w21, #0x1                   	// #1
  414548:	mov	w0, #0x1                   	// #1
  41454c:	mov	w1, #0x18                  	// #24
  414550:	bl	4021d4 <setlocale@plt+0x514>
  414554:	mov	x20, x0
  414558:	mov	w1, #0x40                  	// #64
  41455c:	mov	w0, w21
  414560:	bl	4021d4 <setlocale@plt+0x514>
  414564:	stp	w21, wzr, [x20]
  414568:	stp	xzr, x0, [x20, #8]
  41456c:	ldr	x9, [x19, #8]
  414570:	mov	w8, wzr
  414574:	add	x10, x9, #0x8
  414578:	cmp	x9, #0x0
  41457c:	csel	x9, x19, x10, eq  // eq = none
  414580:	str	x20, [x9]
  414584:	str	x20, [x19, #8]
  414588:	add	w10, w8, #0x1
  41458c:	ldr	x9, [x20, #16]
  414590:	str	w10, [x20, #4]
  414594:	ldp	x20, x19, [sp, #32]
  414598:	ldr	x21, [sp, #16]
  41459c:	sxtw	x8, w8
  4145a0:	add	x0, x9, x8, lsl #6
  4145a4:	ldp	x29, x30, [sp], #48
  4145a8:	ret
  4145ac:	ldr	x9, [x1, #16]
  4145b0:	ldr	x10, [x1]
  4145b4:	ldr	x8, [x9, #8]
  4145b8:	cbz	x10, 4145d4 <error@@Base+0x2a98>
  4145bc:	mov	x11, x10
  4145c0:	ldr	x12, [x11, #8]!
  4145c4:	add	x13, x11, #0x8
  4145c8:	cmp	x12, x1
  4145cc:	csel	x11, x11, x13, eq  // eq = none
  4145d0:	b	4145d8 <error@@Base+0x2a9c>
  4145d4:	add	x11, x0, #0x10
  4145d8:	str	x9, [x11]
  4145dc:	str	x1, [x9, #8]
  4145e0:	str	x8, [x1, #16]
  4145e4:	str	x10, [x9]
  4145e8:	str	x9, [x1]
  4145ec:	cbz	x8, 4145f4 <error@@Base+0x2ab8>
  4145f0:	str	x1, [x8]
  4145f4:	ret
  4145f8:	ldp	x10, x9, [x1]
  4145fc:	ldr	x8, [x9, #16]
  414600:	cbz	x10, 41461c <error@@Base+0x2ae0>
  414604:	mov	x11, x10
  414608:	ldr	x12, [x11, #16]!
  41460c:	sub	x13, x11, #0x8
  414610:	cmp	x12, x1
  414614:	csel	x11, x11, x13, eq  // eq = none
  414618:	b	414620 <error@@Base+0x2ae4>
  41461c:	add	x11, x0, #0x10
  414620:	str	x9, [x11]
  414624:	str	x1, [x9, #16]
  414628:	str	x8, [x1, #8]
  41462c:	str	x10, [x9]
  414630:	str	x9, [x1]
  414634:	cbz	x8, 41463c <error@@Base+0x2b00>
  414638:	str	x1, [x8]
  41463c:	ret

0000000000414640 <winch@@Base>:
  414640:	stp	x29, x30, [sp, #-16]!
  414644:	adrp	x1, 414000 <error@@Base+0x24c4>
  414648:	add	x1, x1, #0x640
  41464c:	mov	w0, #0x1c                  	// #28
  414650:	mov	x29, sp
  414654:	bl	401930 <signal@plt>
  414658:	adrp	x8, 433000 <PC+0x4800>
  41465c:	ldr	w9, [x8, #640]
  414660:	adrp	x10, 433000 <PC+0x4800>
  414664:	ldr	w10, [x10, #592]
  414668:	orr	w9, w9, #0x4
  41466c:	str	w9, [x8, #640]
  414670:	cbz	w10, 41467c <winch@@Base+0x3c>
  414674:	ldp	x29, x30, [sp], #16
  414678:	b	411614 <clear@@Base+0xe540>
  41467c:	ldp	x29, x30, [sp], #16
  414680:	ret
  414684:	stp	x29, x30, [sp, #-16]!
  414688:	mov	x29, sp
  41468c:	cbz	w0, 4146e0 <winch@@Base+0xa0>
  414690:	adrp	x1, 414000 <error@@Base+0x24c4>
  414694:	add	x1, x1, #0x720
  414698:	mov	w0, #0x2                   	// #2
  41469c:	bl	401930 <signal@plt>
  4146a0:	adrp	x1, 414000 <error@@Base+0x24c4>
  4146a4:	add	x1, x1, #0x768
  4146a8:	mov	w0, #0x14                  	// #20
  4146ac:	bl	401930 <signal@plt>
  4146b0:	adrp	x1, 414000 <error@@Base+0x24c4>
  4146b4:	add	x1, x1, #0x640
  4146b8:	mov	w0, #0x1c                  	// #28
  4146bc:	bl	401930 <signal@plt>
  4146c0:	mov	w0, #0x3                   	// #3
  4146c4:	mov	w1, #0x1                   	// #1
  4146c8:	bl	401930 <signal@plt>
  4146cc:	adrp	x1, 414000 <error@@Base+0x24c4>
  4146d0:	add	x1, x1, #0x7ac
  4146d4:	mov	w0, #0xf                   	// #15
  4146d8:	ldp	x29, x30, [sp], #16
  4146dc:	b	401930 <signal@plt>
  4146e0:	mov	w0, #0x2                   	// #2
  4146e4:	mov	x1, xzr
  4146e8:	bl	401930 <signal@plt>
  4146ec:	mov	w0, #0x14                  	// #20
  4146f0:	mov	x1, xzr
  4146f4:	bl	401930 <signal@plt>
  4146f8:	mov	w0, #0x1c                  	// #28
  4146fc:	mov	w1, #0x1                   	// #1
  414700:	bl	401930 <signal@plt>
  414704:	mov	w0, #0x3                   	// #3
  414708:	mov	x1, xzr
  41470c:	bl	401930 <signal@plt>
  414710:	mov	w0, #0xf                   	// #15
  414714:	mov	x1, xzr
  414718:	ldp	x29, x30, [sp], #16
  41471c:	b	401930 <signal@plt>
  414720:	stp	x29, x30, [sp, #-16]!
  414724:	mov	x29, sp
  414728:	bl	403094 <setlocale@plt+0x13d4>
  41472c:	adrp	x1, 414000 <error@@Base+0x24c4>
  414730:	add	x1, x1, #0x720
  414734:	mov	w0, #0x2                   	// #2
  414738:	bl	401930 <signal@plt>
  41473c:	adrp	x8, 433000 <PC+0x4800>
  414740:	ldr	w9, [x8, #640]
  414744:	adrp	x10, 433000 <PC+0x4800>
  414748:	ldr	w10, [x10, #592]
  41474c:	orr	w9, w9, #0x1
  414750:	str	w9, [x8, #640]
  414754:	cbz	w10, 414760 <winch@@Base+0x120>
  414758:	ldp	x29, x30, [sp], #16
  41475c:	b	411614 <clear@@Base+0xe540>
  414760:	ldp	x29, x30, [sp], #16
  414764:	ret
  414768:	stp	x29, x30, [sp, #-16]!
  41476c:	adrp	x1, 414000 <error@@Base+0x24c4>
  414770:	add	x1, x1, #0x768
  414774:	mov	w0, #0x14                  	// #20
  414778:	mov	x29, sp
  41477c:	bl	401930 <signal@plt>
  414780:	adrp	x8, 433000 <PC+0x4800>
  414784:	ldr	w9, [x8, #640]
  414788:	adrp	x10, 433000 <PC+0x4800>
  41478c:	ldr	w10, [x10, #592]
  414790:	orr	w9, w9, #0x2
  414794:	str	w9, [x8, #640]
  414798:	cbz	w10, 4147a4 <winch@@Base+0x164>
  41479c:	ldp	x29, x30, [sp], #16
  4147a0:	b	411614 <clear@@Base+0xe540>
  4147a4:	ldp	x29, x30, [sp], #16
  4147a8:	ret
  4147ac:	mov	w0, #0xf                   	// #15
  4147b0:	b	40215c <setlocale@plt+0x49c>
  4147b4:	stp	x29, x30, [sp, #-64]!
  4147b8:	stp	x22, x21, [sp, #32]
  4147bc:	stp	x20, x19, [sp, #48]
  4147c0:	adrp	x8, 433000 <PC+0x4800>
  4147c4:	ldr	w19, [x8, #640]
  4147c8:	str	x23, [sp, #16]
  4147cc:	mov	x29, sp
  4147d0:	cbz	w19, 4148e0 <winch@@Base+0x2a0>
  4147d4:	str	wzr, [x8, #640]
  4147d8:	tbnz	w19, #1, 4147e8 <winch@@Base+0x1a8>
  4147dc:	tbnz	w19, #2, 41485c <winch@@Base+0x21c>
  4147e0:	tbnz	w19, #0, 4148bc <winch@@Base+0x27c>
  4147e4:	b	4148e0 <winch@@Base+0x2a0>
  4147e8:	mov	w0, #0x16                  	// #22
  4147ec:	mov	w1, #0x1                   	// #1
  4147f0:	mov	w20, #0x1                   	// #1
  4147f4:	bl	401930 <signal@plt>
  4147f8:	bl	403108 <clear@@Base+0x34>
  4147fc:	bl	402f20 <setlocale@plt+0x1260>
  414800:	bl	411860 <clear@@Base+0xe78c>
  414804:	mov	w0, wzr
  414808:	bl	4022b0 <setlocale@plt+0x5f0>
  41480c:	mov	w0, #0x16                  	// #22
  414810:	mov	x1, xzr
  414814:	bl	401930 <signal@plt>
  414818:	mov	w0, #0x14                  	// #20
  41481c:	mov	x1, xzr
  414820:	bl	401930 <signal@plt>
  414824:	bl	401970 <getpid@plt>
  414828:	mov	w1, #0x14                  	// #20
  41482c:	bl	4018d0 <kill@plt>
  414830:	adrp	x1, 414000 <error@@Base+0x24c4>
  414834:	add	x1, x1, #0x768
  414838:	mov	w0, #0x14                  	// #20
  41483c:	bl	401930 <signal@plt>
  414840:	mov	w0, #0x1                   	// #1
  414844:	bl	4022b0 <setlocale@plt+0x5f0>
  414848:	bl	402e0c <setlocale@plt+0x114c>
  41484c:	adrp	x8, 433000 <PC+0x4800>
  414850:	orr	w19, w19, #0x4
  414854:	str	w20, [x8, #412]
  414858:	tbz	w19, #2, 4147e0 <winch@@Base+0x1a0>
  41485c:	adrp	x21, 433000 <PC+0x4800>
  414860:	adrp	x22, 433000 <PC+0x4800>
  414864:	ldr	w23, [x21, #340]
  414868:	ldr	w20, [x22, #328]
  41486c:	bl	402714 <setlocale@plt+0xa54>
  414870:	ldr	w9, [x21, #340]
  414874:	ldr	w8, [x22, #328]
  414878:	cmp	w9, w23
  41487c:	b.ne	414888 <winch@@Base+0x248>  // b.any
  414880:	cmp	w8, w20
  414884:	b.eq	4148ac <winch@@Base+0x26c>  // b.none
  414888:	add	w9, w8, #0x1
  41488c:	add	w10, w8, #0x2
  414890:	cmp	w9, #0x0
  414894:	csinc	w8, w10, w8, lt  // lt = tstop
  414898:	asr	w8, w8, #1
  41489c:	adrp	x9, 433000 <PC+0x4800>
  4148a0:	str	w8, [x9, #304]
  4148a4:	bl	40fd6c <clear@@Base+0xcc98>
  4148a8:	bl	40ff3c <clear@@Base+0xce68>
  4148ac:	adrp	x8, 433000 <PC+0x4800>
  4148b0:	mov	w9, #0x1                   	// #1
  4148b4:	str	w9, [x8, #412]
  4148b8:	tbz	w19, #0, 4148e0 <winch@@Base+0x2a0>
  4148bc:	adrp	x8, 433000 <PC+0x4800>
  4148c0:	ldr	w8, [x8, #552]
  4148c4:	cbz	w8, 4148e0 <winch@@Base+0x2a0>
  4148c8:	ldp	x20, x19, [sp, #48]
  4148cc:	ldp	x22, x21, [sp, #32]
  4148d0:	ldr	x23, [sp, #16]
  4148d4:	mov	w0, #0x2                   	// #2
  4148d8:	ldp	x29, x30, [sp], #64
  4148dc:	b	40215c <setlocale@plt+0x49c>
  4148e0:	ldp	x20, x19, [sp, #48]
  4148e4:	ldp	x22, x21, [sp, #32]
  4148e8:	ldr	x23, [sp, #16]
  4148ec:	ldp	x29, x30, [sp], #64
  4148f0:	ret
  4148f4:	stp	x29, x30, [sp, #-32]!
  4148f8:	stp	x20, x19, [sp, #16]
  4148fc:	adrp	x20, 42e000 <winch@@Base+0x199c0>
  414900:	mov	x29, sp
  414904:	add	x20, x20, #0x7d8
  414908:	ldr	x19, [x20]
  41490c:	cmp	x19, x20
  414910:	b.eq	414940 <winch@@Base+0x300>  // b.none
  414914:	ldp	x9, x8, [x19]
  414918:	str	x8, [x9, #8]
  41491c:	ldr	x8, [x19, #8]
  414920:	str	x9, [x8]
  414924:	ldr	x0, [x19, #16]
  414928:	bl	401b20 <free@plt>
  41492c:	ldr	x0, [x19, #32]
  414930:	bl	401b20 <free@plt>
  414934:	mov	x0, x19
  414938:	bl	401b20 <free@plt>
  41493c:	b	414908 <winch@@Base+0x2c8>
  414940:	ldp	x20, x19, [sp, #16]
  414944:	adrp	x8, 433000 <PC+0x4800>
  414948:	adrp	x9, 433000 <PC+0x4800>
  41494c:	adrp	x10, 433000 <PC+0x4800>
  414950:	str	xzr, [x8, #224]
  414954:	str	wzr, [x9, #232]
  414958:	str	wzr, [x10, #236]
  41495c:	ldp	x29, x30, [sp], #32
  414960:	ret
  414964:	stp	x29, x30, [sp, #-32]!
  414968:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  41496c:	str	x19, [sp, #16]
  414970:	ldr	x19, [x8, #2000]
  414974:	adrp	x1, 41a000 <winch@@Base+0x59c0>
  414978:	add	x1, x1, #0xa18
  41497c:	mov	x29, sp
  414980:	mov	x0, x19
  414984:	bl	401b00 <strcmp@plt>
  414988:	cbz	w0, 4149f8 <winch@@Base+0x3b8>
  41498c:	adrp	x1, 41a000 <winch@@Base+0x59c0>
  414990:	add	x1, x1, #0xa1e
  414994:	mov	x0, x19
  414998:	bl	401b00 <strcmp@plt>
  41499c:	cbz	w0, 414a00 <winch@@Base+0x3c0>
  4149a0:	adrp	x1, 41a000 <winch@@Base+0x59c0>
  4149a4:	add	x1, x1, #0xa25
  4149a8:	mov	x0, x19
  4149ac:	bl	401b00 <strcmp@plt>
  4149b0:	cbz	w0, 414a08 <winch@@Base+0x3c8>
  4149b4:	adrp	x1, 41a000 <winch@@Base+0x59c0>
  4149b8:	add	x1, x1, #0xa2b
  4149bc:	mov	x0, x19
  4149c0:	bl	401b00 <strcmp@plt>
  4149c4:	cbz	w0, 414a10 <winch@@Base+0x3d0>
  4149c8:	adrp	x1, 415000 <winch@@Base+0x9c0>
  4149cc:	add	x1, x1, #0x57e
  4149d0:	mov	x0, x19
  4149d4:	bl	401b00 <strcmp@plt>
  4149d8:	cbz	w0, 414a18 <winch@@Base+0x3d8>
  4149dc:	mov	x0, x19
  4149e0:	mov	w1, wzr
  4149e4:	bl	4019b0 <open@plt>
  4149e8:	tbnz	w0, #31, 4149f8 <winch@@Base+0x3b8>
  4149ec:	bl	401ac0 <close@plt>
  4149f0:	mov	w0, wzr
  4149f4:	b	414a1c <winch@@Base+0x3dc>
  4149f8:	mov	w0, #0x2                   	// #2
  4149fc:	b	414a1c <winch@@Base+0x3dc>
  414a00:	mov	w0, #0x3                   	// #3
  414a04:	b	414a1c <winch@@Base+0x3dc>
  414a08:	mov	w0, #0x4                   	// #4
  414a0c:	b	414a1c <winch@@Base+0x3dc>
  414a10:	mov	w0, #0x5                   	// #5
  414a14:	b	414a1c <winch@@Base+0x3dc>
  414a18:	mov	w0, #0x1                   	// #1
  414a1c:	ldr	x19, [sp, #16]
  414a20:	ldp	x29, x30, [sp], #32
  414a24:	ret
  414a28:	stp	x29, x30, [sp, #-96]!
  414a2c:	stp	x28, x27, [sp, #16]
  414a30:	stp	x26, x25, [sp, #32]
  414a34:	stp	x24, x23, [sp, #48]
  414a38:	stp	x22, x21, [sp, #64]
  414a3c:	stp	x20, x19, [sp, #80]
  414a40:	mov	x29, sp
  414a44:	sub	sp, sp, #0x420
  414a48:	mov	x19, x0
  414a4c:	bl	414964 <winch@@Base+0x324>
  414a50:	cbz	w0, 414cbc <winch@@Base+0x67c>
  414a54:	mov	w21, w0
  414a58:	cbnz	x19, 414a64 <winch@@Base+0x424>
  414a5c:	cmp	w21, #0x1
  414a60:	b.ne	414f04 <winch@@Base+0x8c4>  // b.any
  414a64:	bl	4148f4 <winch@@Base+0x2b4>
  414a68:	adrp	x24, 433000 <PC+0x4800>
  414a6c:	cmp	w21, #0x1
  414a70:	str	wzr, [x24, #236]
  414a74:	b.ne	414eec <winch@@Base+0x8ac>  // b.any
  414a78:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  414a7c:	ldr	x19, [x8, #2040]
  414a80:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  414a84:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  414a88:	add	x9, x9, #0x7c8
  414a8c:	str	x9, [x8, #2000]
  414a90:	adrp	x22, 42e000 <winch@@Base+0x199c0>
  414a94:	add	x22, x22, #0x7d8
  414a98:	cbz	x19, 414f0c <winch@@Base+0x8cc>
  414a9c:	add	x0, sp, #0xc
  414aa0:	mov	w1, #0x100                 	// #256
  414aa4:	mov	x2, x19
  414aa8:	add	x23, sp, #0xc
  414aac:	bl	401c90 <fgets@plt>
  414ab0:	cbz	x0, 414c88 <winch@@Base+0x648>
  414ab4:	orr	x25, x23, #0x2
  414ab8:	orr	x26, x23, #0x3
  414abc:	adrp	x27, 433000 <PC+0x4800>
  414ac0:	ldr	w8, [x27, #640]
  414ac4:	cbnz	w8, 415024 <winch@@Base+0x9e4>
  414ac8:	add	x0, sp, #0xc
  414acc:	bl	401830 <strlen@plt>
  414ad0:	cmp	w0, #0x0
  414ad4:	b.le	414af4 <winch@@Base+0x4b4>
  414ad8:	sub	w8, w0, #0x1
  414adc:	ldrb	w9, [x23, w8, sxtw]
  414ae0:	cmp	w9, #0xa
  414ae4:	b.ne	414af4 <winch@@Base+0x4b4>  // b.any
  414ae8:	sxtw	x8, w8
  414aec:	strb	wzr, [x23, x8]
  414af0:	b	414b0c <winch@@Base+0x4cc>
  414af4:	mov	x0, x19
  414af8:	bl	401a10 <fgetc@plt>
  414afc:	cmp	w0, #0xa
  414b00:	b.eq	414b0c <winch@@Base+0x4cc>  // b.none
  414b04:	cmn	w0, #0x1
  414b08:	b.ne	414af4 <winch@@Base+0x4b4>  // b.any
  414b0c:	ldrb	w21, [sp, #12]
  414b10:	cbz	w21, 414c88 <winch@@Base+0x648>
  414b14:	add	x20, sp, #0xc
  414b18:	bl	401b10 <__ctype_b_loc@plt>
  414b1c:	ldr	x8, [x0]
  414b20:	mov	x11, x26
  414b24:	mov	x10, x25
  414b28:	and	x9, x21, #0xff
  414b2c:	ldrh	w9, [x8, x9, lsl #1]
  414b30:	tbnz	w9, #13, 414b48 <winch@@Base+0x508>
  414b34:	ldrb	w21, [x20, #1]!
  414b38:	add	x10, x10, #0x1
  414b3c:	add	x11, x11, #0x1
  414b40:	cbnz	w21, 414b28 <winch@@Base+0x4e8>
  414b44:	b	414c88 <winch@@Base+0x648>
  414b48:	strb	wzr, [x20]
  414b4c:	ldrb	w9, [x20, #1]!
  414b50:	cbz	x9, 414c88 <winch@@Base+0x648>
  414b54:	ldr	x8, [x0]
  414b58:	mov	x13, x10
  414b5c:	mov	x12, x11
  414b60:	add	x10, x10, #0x1
  414b64:	ldrh	w14, [x8, x9, lsl #1]
  414b68:	add	x11, x11, #0x1
  414b6c:	tbnz	w14, #13, 414b4c <winch@@Base+0x50c>
  414b70:	tbnz	w14, #11, 414bb0 <winch@@Base+0x570>
  414b74:	ldrb	w9, [x13]
  414b78:	mov	x20, x13
  414b7c:	cbz	x9, 414bb0 <winch@@Base+0x570>
  414b80:	ldrh	w11, [x8, x9, lsl #1]
  414b84:	mov	x10, x12
  414b88:	add	x13, x20, #0x1
  414b8c:	add	x12, x12, #0x1
  414b90:	tbz	w11, #13, 414b74 <winch@@Base+0x534>
  414b94:	tbz	w11, #13, 414bb0 <winch@@Base+0x570>
  414b98:	ldrb	w9, [x10]
  414b9c:	mov	x20, x10
  414ba0:	cbz	x9, 414bb0 <winch@@Base+0x570>
  414ba4:	ldrh	w11, [x8, x9, lsl #1]
  414ba8:	add	x10, x20, #0x1
  414bac:	tbnz	w11, #13, 414b98 <winch@@Base+0x558>
  414bb0:	ldrh	w10, [x8, w9, uxtw #1]
  414bb4:	tbz	w10, #11, 414c88 <winch@@Base+0x648>
  414bb8:	cbz	w9, 414c88 <winch@@Base+0x648>
  414bbc:	add	x10, x20, #0x2
  414bc0:	mov	x21, x20
  414bc4:	and	x9, x9, #0xff
  414bc8:	ldrh	w9, [x8, x9, lsl #1]
  414bcc:	tbnz	w9, #13, 414be0 <winch@@Base+0x5a0>
  414bd0:	ldrb	w9, [x21, #1]!
  414bd4:	add	x10, x10, #0x1
  414bd8:	cbnz	w9, 414bc4 <winch@@Base+0x584>
  414bdc:	b	414c88 <winch@@Base+0x648>
  414be0:	strb	wzr, [x21]
  414be4:	ldrb	w11, [x21, #1]!
  414be8:	cbz	x11, 414c88 <winch@@Base+0x648>
  414bec:	ldr	x9, [x0]
  414bf0:	mov	x8, x10
  414bf4:	add	x10, x10, #0x1
  414bf8:	ldrh	w11, [x9, x11, lsl #1]
  414bfc:	tbnz	w11, #13, 414be4 <winch@@Base+0x5a4>
  414c00:	ldrb	w10, [x8]
  414c04:	cbz	x10, 414c88 <winch@@Base+0x648>
  414c08:	ldrh	w10, [x9, x10, lsl #1]
  414c0c:	add	x8, x8, #0x1
  414c10:	tbz	w10, #13, 414c00 <winch@@Base+0x5c0>
  414c14:	sturb	wzr, [x8, #-1]
  414c18:	ldrb	w8, [sp, #12]
  414c1c:	cbz	w8, 414c88 <winch@@Base+0x648>
  414c20:	ldrb	w8, [x20]
  414c24:	cbz	w8, 414c88 <winch@@Base+0x648>
  414c28:	ldrb	w8, [x21]
  414c2c:	cbz	w8, 414c88 <winch@@Base+0x648>
  414c30:	mov	x0, x20
  414c34:	bl	401960 <atoi@plt>
  414c38:	cmp	w0, #0x1
  414c3c:	b.lt	414c88 <winch@@Base+0x648>  // b.tstop
  414c40:	mov	w1, w0
  414c44:	mov	x0, x21
  414c48:	mov	x2, xzr
  414c4c:	mov	w3, wzr
  414c50:	bl	4152bc <winch@@Base+0xc7c>
  414c54:	str	x22, [x0]
  414c58:	ldr	x8, [x22, #8]
  414c5c:	mov	w1, #0x100                 	// #256
  414c60:	mov	x2, x19
  414c64:	str	x8, [x0, #8]
  414c68:	str	x0, [x8]
  414c6c:	ldr	w8, [x24, #236]
  414c70:	str	x0, [x22, #8]
  414c74:	add	x0, sp, #0xc
  414c78:	add	w8, w8, #0x1
  414c7c:	str	w8, [x24, #236]
  414c80:	bl	401c90 <fgets@plt>
  414c84:	cbnz	x0, 414ac0 <winch@@Base+0x480>
  414c88:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  414c8c:	ldr	x8, [x8, #2040]
  414c90:	cmp	x19, x8
  414c94:	b.eq	414f0c <winch@@Base+0x8cc>  // b.none
  414c98:	mov	x0, x19
  414c9c:	bl	401c30 <pclose@plt>
  414ca0:	cbz	w0, 414f0c <winch@@Base+0x8cc>
  414ca4:	adrp	x8, 433000 <PC+0x4800>
  414ca8:	adrp	x9, 433000 <PC+0x4800>
  414cac:	str	wzr, [x24, #236]
  414cb0:	str	xzr, [x8, #224]
  414cb4:	str	wzr, [x9, #232]
  414cb8:	b	414f04 <winch@@Base+0x8c4>
  414cbc:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  414cc0:	ldr	x0, [x8, #2000]
  414cc4:	sub	x24, x29, #0x10
  414cc8:	bl	40a57c <clear@@Base+0x74a8>
  414ccc:	adrp	x1, 415000 <winch@@Base+0x9c0>
  414cd0:	add	x1, x1, #0x97a
  414cd4:	mov	x21, x0
  414cd8:	str	x0, [x24]
  414cdc:	bl	401990 <fopen@plt>
  414ce0:	mov	x20, x0
  414ce4:	mov	x0, x21
  414ce8:	bl	401b20 <free@plt>
  414cec:	cbz	x20, 414f04 <winch@@Base+0x8c4>
  414cf0:	bl	4148f4 <winch@@Base+0x2b4>
  414cf4:	adrp	x25, 433000 <PC+0x4800>
  414cf8:	mov	x0, x19
  414cfc:	str	wzr, [x25, #236]
  414d00:	bl	401830 <strlen@plt>
  414d04:	mov	x22, x0
  414d08:	add	x0, sp, #0xc
  414d0c:	mov	w1, #0x400                 	// #1024
  414d10:	mov	x2, x20
  414d14:	add	x23, sp, #0xc
  414d18:	bl	4018a0 <fgets_unlocked@plt>
  414d1c:	cbz	x0, 414ed0 <winch@@Base+0x890>
  414d20:	mov	x27, #0x201                 	// #513
  414d24:	adrp	x28, 42e000 <winch@@Base+0x199c0>
  414d28:	sxtw	x21, w22
  414d2c:	add	x22, x23, w22, sxtw
  414d30:	mov	w26, #0x1                   	// #1
  414d34:	movk	x27, #0x1, lsl #32
  414d38:	add	x28, x28, #0x7d8
  414d3c:	ldrb	w8, [sp, #12]
  414d40:	cmp	w8, #0x21
  414d44:	b.eq	414d5c <winch@@Base+0x71c>  // b.none
  414d48:	add	x1, sp, #0xc
  414d4c:	mov	x0, x19
  414d50:	mov	x2, x21
  414d54:	bl	4019e0 <strncmp@plt>
  414d58:	cbz	w0, 414d74 <winch@@Base+0x734>
  414d5c:	add	x0, sp, #0xc
  414d60:	mov	w1, #0x400                 	// #1024
  414d64:	mov	x2, x20
  414d68:	bl	4018a0 <fgets_unlocked@plt>
  414d6c:	cbnz	x0, 414d3c <winch@@Base+0x6fc>
  414d70:	b	414ed0 <winch@@Base+0x890>
  414d74:	ldrb	w8, [x22]
  414d78:	cmp	w8, #0x9
  414d7c:	b.eq	414d88 <winch@@Base+0x748>  // b.none
  414d80:	cmp	w8, #0x20
  414d84:	b.ne	414d5c <winch@@Base+0x71c>  // b.any
  414d88:	mov	x0, x22
  414d8c:	bl	40220c <setlocale@plt+0x54c>
  414d90:	str	x0, [x24]
  414d94:	ldrb	w9, [x0]
  414d98:	cbz	w9, 414d5c <winch@@Base+0x71c>
  414d9c:	mov	x23, x0
  414da0:	add	x8, x0, #0x1
  414da4:	and	w10, w9, #0xff
  414da8:	cmp	w10, #0x20
  414dac:	and	x9, x9, #0xff
  414db0:	b.hi	414dc0 <winch@@Base+0x780>  // b.pmore
  414db4:	lsl	x9, x26, x9
  414db8:	tst	x9, x27
  414dbc:	b.ne	414dcc <winch@@Base+0x78c>  // b.any
  414dc0:	str	x8, [x24]
  414dc4:	ldrb	w9, [x8], #1
  414dc8:	b	414da4 <winch@@Base+0x764>
  414dcc:	str	x8, [x24]
  414dd0:	sturb	wzr, [x8, #-1]
  414dd4:	ldr	x0, [x24]
  414dd8:	bl	40220c <setlocale@plt+0x54c>
  414ddc:	str	x0, [x24]
  414de0:	ldrb	w8, [x0]
  414de4:	cbz	w8, 414d5c <winch@@Base+0x71c>
  414de8:	sub	x0, x29, #0x10
  414dec:	sub	x2, x29, #0x14
  414df0:	mov	x1, xzr
  414df4:	bl	410c50 <clear@@Base+0xdb7c>
  414df8:	ldur	w8, [x29, #-20]
  414dfc:	cbz	w8, 414e98 <winch@@Base+0x858>
  414e00:	ldr	x9, [x24]
  414e04:	add	x2, x9, #0x1
  414e08:	str	x2, [x24]
  414e0c:	ldrb	w10, [x9, #1]
  414e10:	ldrb	w8, [x9]
  414e14:	cmp	w10, #0x5e
  414e18:	b.ne	414e28 <winch@@Base+0x7e8>  // b.any
  414e1c:	add	x2, x9, #0x2
  414e20:	str	x2, [x24]
  414e24:	ldrb	w10, [x9, #2]
  414e28:	mov	x9, x2
  414e2c:	cbz	w10, 414e70 <winch@@Base+0x830>
  414e30:	cmp	w10, w8
  414e34:	mov	x9, x2
  414e38:	b.eq	414e70 <winch@@Base+0x830>  // b.none
  414e3c:	mov	x9, x2
  414e40:	and	w10, w10, #0xff
  414e44:	cmp	w10, #0x5c
  414e48:	b.ne	414e54 <winch@@Base+0x814>  // b.any
  414e4c:	add	x9, x9, #0x1
  414e50:	str	x9, [x24]
  414e54:	mov	x10, x9
  414e58:	add	x9, x9, #0x1
  414e5c:	str	x9, [x24]
  414e60:	ldrb	w10, [x10, #1]
  414e64:	cbz	w10, 414e70 <winch@@Base+0x830>
  414e68:	cmp	w10, w8
  414e6c:	b.ne	414e40 <winch@@Base+0x800>  // b.any
  414e70:	mov	x8, x9
  414e74:	ldrb	w10, [x8, #-1]!
  414e78:	cmp	w10, #0x24
  414e7c:	cset	w3, eq  // eq = none
  414e80:	b.ne	414e8c <winch@@Base+0x84c>  // b.any
  414e84:	mov	x9, x8
  414e88:	str	x8, [x24]
  414e8c:	mov	x1, xzr
  414e90:	strb	wzr, [x9]
  414e94:	b	414ea4 <winch@@Base+0x864>
  414e98:	mov	x2, xzr
  414e9c:	mov	w3, wzr
  414ea0:	sxtw	x1, w0
  414ea4:	mov	x0, x23
  414ea8:	bl	4152bc <winch@@Base+0xc7c>
  414eac:	str	x28, [x0]
  414eb0:	ldr	x8, [x28, #8]
  414eb4:	str	x8, [x0, #8]
  414eb8:	str	x0, [x8]
  414ebc:	ldr	w8, [x25, #236]
  414ec0:	str	x0, [x28, #8]
  414ec4:	add	w8, w8, #0x1
  414ec8:	str	w8, [x25, #236]
  414ecc:	b	414d5c <winch@@Base+0x71c>
  414ed0:	mov	x0, x20
  414ed4:	bl	401940 <fclose@plt>
  414ed8:	ldr	w8, [x25, #236]
  414edc:	cbz	w8, 414f34 <winch@@Base+0x8f4>
  414ee0:	adrp	x9, 42e000 <winch@@Base+0x199c0>
  414ee4:	ldr	x9, [x9, #2008]
  414ee8:	b	414f18 <winch@@Base+0x8d8>
  414eec:	adrp	x0, 41a000 <winch@@Base+0x59c0>
  414ef0:	add	x0, x0, #0xa76
  414ef4:	bl	40939c <clear@@Base+0x62c8>
  414ef8:	mov	x20, x0
  414efc:	bl	409418 <clear@@Base+0x6344>
  414f00:	cbz	w0, 414f78 <winch@@Base+0x938>
  414f04:	mov	w8, #0x1                   	// #1
  414f08:	b	414f38 <winch@@Base+0x8f8>
  414f0c:	ldr	x9, [x22]
  414f10:	cmp	x9, x22
  414f14:	b.eq	414f34 <winch@@Base+0x8f4>  // b.none
  414f18:	mov	w8, wzr
  414f1c:	adrp	x10, 433000 <PC+0x4800>
  414f20:	adrp	x11, 433000 <PC+0x4800>
  414f24:	mov	w12, #0x1                   	// #1
  414f28:	str	x9, [x10, #224]
  414f2c:	str	w12, [x11, #232]
  414f30:	b	414f38 <winch@@Base+0x8f8>
  414f34:	mov	w8, #0x2                   	// #2
  414f38:	sub	x8, x8, #0x1
  414f3c:	cmp	w8, #0x2
  414f40:	b.hi	414f58 <winch@@Base+0x918>  // b.pmore
  414f44:	adrp	x9, 41a000 <winch@@Base+0x59c0>
  414f48:	add	x9, x9, #0xab0
  414f4c:	ldr	x0, [x9, x8, lsl #3]
  414f50:	mov	x1, xzr
  414f54:	bl	411b3c <error@@Base>
  414f58:	add	sp, sp, #0x420
  414f5c:	ldp	x20, x19, [sp, #80]
  414f60:	ldp	x22, x21, [sp, #64]
  414f64:	ldp	x24, x23, [sp, #48]
  414f68:	ldp	x26, x25, [sp, #32]
  414f6c:	ldp	x28, x27, [sp, #16]
  414f70:	ldp	x29, x30, [sp], #96
  414f74:	ret
  414f78:	sub	w8, w21, #0x2
  414f7c:	cmp	w8, #0x3
  414f80:	b.hi	41501c <winch@@Base+0x9dc>  // b.pmore
  414f84:	adrp	x9, 41a000 <winch@@Base+0x59c0>
  414f88:	add	x9, x9, #0xa90
  414f8c:	ldr	x23, [x9, w8, sxtw #3]
  414f90:	mov	x0, x19
  414f94:	bl	40a6bc <clear@@Base+0x75e8>
  414f98:	cmp	x0, #0x0
  414f9c:	csel	x21, x19, x0, eq  // eq = none
  414fa0:	mov	x0, x20
  414fa4:	bl	401830 <strlen@plt>
  414fa8:	mov	x22, x0
  414fac:	mov	x0, x23
  414fb0:	bl	401830 <strlen@plt>
  414fb4:	add	w22, w0, w22
  414fb8:	mov	x0, x21
  414fbc:	bl	401830 <strlen@plt>
  414fc0:	add	w8, w22, w0
  414fc4:	add	w0, w8, #0x5
  414fc8:	mov	w1, #0x1                   	// #1
  414fcc:	bl	4021d4 <setlocale@plt+0x514>
  414fd0:	adrp	x1, 41a000 <winch@@Base+0x59c0>
  414fd4:	add	x1, x1, #0xa85
  414fd8:	mov	x2, x20
  414fdc:	mov	x3, x23
  414fe0:	mov	x4, x21
  414fe4:	mov	x22, x0
  414fe8:	bl	4018b0 <sprintf@plt>
  414fec:	cmp	x21, x19
  414ff0:	b.eq	414ffc <winch@@Base+0x9bc>  // b.none
  414ff4:	mov	x0, x21
  414ff8:	bl	401b20 <free@plt>
  414ffc:	adrp	x1, 415000 <winch@@Base+0x9c0>
  415000:	add	x1, x1, #0x97a
  415004:	mov	x0, x22
  415008:	bl	4019c0 <popen@plt>
  41500c:	mov	x19, x0
  415010:	mov	x0, x22
  415014:	bl	401b20 <free@plt>
  415018:	b	414a90 <winch@@Base+0x450>
  41501c:	mov	w8, #0x3                   	// #3
  415020:	b	414f38 <winch@@Base+0x8f8>
  415024:	adrp	x8, 42e000 <winch@@Base+0x199c0>
  415028:	ldr	x8, [x8, #2040]
  41502c:	cmp	x19, x8
  415030:	b.eq	41503c <winch@@Base+0x9fc>  // b.none
  415034:	mov	x0, x19
  415038:	bl	401c30 <pclose@plt>
  41503c:	mov	w8, #0x4                   	// #4
  415040:	b	414f38 <winch@@Base+0x8f8>
  415044:	sub	sp, sp, #0x70
  415048:	stp	x29, x30, [sp, #16]
  41504c:	stp	x26, x25, [sp, #48]
  415050:	stp	x24, x23, [sp, #64]
  415054:	stp	x22, x21, [sp, #80]
  415058:	stp	x20, x19, [sp, #96]
  41505c:	adrp	x8, 433000 <PC+0x4800>
  415060:	ldr	x8, [x8, #224]
  415064:	str	x27, [sp, #32]
  415068:	add	x29, sp, #0x10
  41506c:	cbz	x8, 415190 <winch@@Base+0xb50>
  415070:	ldr	x0, [x8, #24]
  415074:	cbz	x0, 415098 <winch@@Base+0xa58>
  415078:	ldp	x20, x19, [sp, #96]
  41507c:	ldp	x22, x21, [sp, #80]
  415080:	ldp	x24, x23, [sp, #64]
  415084:	ldp	x26, x25, [sp, #48]
  415088:	ldr	x27, [sp, #32]
  41508c:	ldp	x29, x30, [sp, #16]
  415090:	add	sp, sp, #0x70
  415094:	b	40ed4c <clear@@Base+0xbc78>
  415098:	bl	40eafc <clear@@Base+0xba28>
  41509c:	mov	x20, x0
  4150a0:	mov	x21, xzr
  4150a4:	adrp	x25, 433000 <PC+0x4800>
  4150a8:	adrp	x26, 433000 <PC+0x4800>
  4150ac:	adrp	x27, 433000 <PC+0x4800>
  4150b0:	ldrb	w8, [x25, #640]
  4150b4:	tst	w8, #0x3
  4150b8:	b.ne	415190 <winch@@Base+0xb50>  // b.any
  4150bc:	add	x1, sp, #0x8
  4150c0:	add	x2, x29, #0x1c
  4150c4:	mov	x0, x21
  4150c8:	mov	x19, x21
  4150cc:	bl	40e034 <clear@@Base+0xaf60>
  4150d0:	cmp	x20, #0x0
  4150d4:	csinc	x20, xzr, x20, eq  // eq = none
  4150d8:	cmn	x0, #0x1
  4150dc:	b.eq	415180 <winch@@Base+0xb40>  // b.none
  4150e0:	ldr	w8, [x26, #452]
  4150e4:	mov	x21, x0
  4150e8:	cbz	w8, 4150f8 <winch@@Base+0xab8>
  4150ec:	mov	x0, x20
  4150f0:	mov	x1, x21
  4150f4:	bl	40e9a4 <clear@@Base+0xb8d0>
  4150f8:	ldr	w8, [x27, #544]
  4150fc:	cmp	w8, #0x2
  415100:	b.ne	415168 <winch@@Base+0xb28>  // b.any
  415104:	ldr	w0, [x29, #28]
  415108:	mov	w1, #0x8                   	// #8
  41510c:	bl	408c34 <clear@@Base+0x5b60>
  415110:	mov	w22, w0
  415114:	bl	408c50 <clear@@Base+0x5b7c>
  415118:	mov	x23, x0
  41511c:	mov	w0, #0x1                   	// #1
  415120:	mov	w1, w22
  415124:	bl	4021d4 <setlocale@plt+0x514>
  415128:	ldr	x1, [sp, #8]
  41512c:	add	x3, x29, #0x1c
  415130:	mov	w4, #0x8                   	// #8
  415134:	mov	x2, x23
  415138:	mov	x24, x0
  41513c:	bl	408c9c <clear@@Base+0x5bc8>
  415140:	mov	x0, x24
  415144:	mov	x1, x19
  415148:	bl	41535c <winch@@Base+0xd1c>
  41514c:	mov	w22, w0
  415150:	mov	x0, x23
  415154:	bl	401b20 <free@plt>
  415158:	mov	x0, x24
  41515c:	bl	401b20 <free@plt>
  415160:	cbz	w22, 4150b0 <winch@@Base+0xa70>
  415164:	b	415194 <winch@@Base+0xb54>
  415168:	ldr	x0, [sp, #8]
  41516c:	mov	x1, x19
  415170:	bl	41535c <winch@@Base+0xd1c>
  415174:	mov	w22, w0
  415178:	cbz	w22, 4150b0 <winch@@Base+0xa70>
  41517c:	b	415194 <winch@@Base+0xb54>
  415180:	adrp	x0, 41a000 <winch@@Base+0x59c0>
  415184:	add	x0, x0, #0xa68
  415188:	mov	x1, xzr
  41518c:	bl	411b3c <error@@Base>
  415190:	mov	x19, #0xffffffffffffffff    	// #-1
  415194:	mov	x0, x19
  415198:	ldp	x20, x19, [sp, #96]
  41519c:	ldp	x22, x21, [sp, #80]
  4151a0:	ldp	x24, x23, [sp, #64]
  4151a4:	ldp	x26, x25, [sp, #48]
  4151a8:	ldr	x27, [sp, #32]
  4151ac:	ldp	x29, x30, [sp, #16]
  4151b0:	add	sp, sp, #0x70
  4151b4:	ret
  4151b8:	cmp	w0, #0x1
  4151bc:	b.lt	415218 <winch@@Base+0xbd8>  // b.tstop
  4151c0:	adrp	x8, 433000 <PC+0x4800>
  4151c4:	ldr	x12, [x8, #224]
  4151c8:	adrp	x10, 42e000 <winch@@Base+0x199c0>
  4151cc:	add	w9, w0, #0x1
  4151d0:	add	x10, x10, #0x7d8
  4151d4:	adrp	x11, 433000 <PC+0x4800>
  4151d8:	cbz	x12, 415204 <winch@@Base+0xbc4>
  4151dc:	ldr	x13, [x12]
  4151e0:	cmp	x13, x10
  4151e4:	b.eq	415204 <winch@@Base+0xbc4>  // b.none
  4151e8:	ldr	w12, [x11, #232]
  4151ec:	str	x13, [x8, #224]
  4151f0:	add	w12, w12, #0x1
  4151f4:	str	w12, [x11, #232]
  4151f8:	ldr	x0, [x13, #16]
  4151fc:	mov	x12, x13
  415200:	b	415208 <winch@@Base+0xbc8>
  415204:	mov	x0, xzr
  415208:	sub	w9, w9, #0x1
  41520c:	cmp	w9, #0x1
  415210:	b.gt	4151d8 <winch@@Base+0xb98>
  415214:	ret
  415218:	mov	x0, xzr
  41521c:	ret
  415220:	cmp	w0, #0x1
  415224:	b.lt	415280 <winch@@Base+0xc40>  // b.tstop
  415228:	adrp	x8, 433000 <PC+0x4800>
  41522c:	ldr	x12, [x8, #224]
  415230:	adrp	x10, 42e000 <winch@@Base+0x199c0>
  415234:	add	w9, w0, #0x1
  415238:	add	x10, x10, #0x7d8
  41523c:	adrp	x11, 433000 <PC+0x4800>
  415240:	cbz	x12, 41526c <winch@@Base+0xc2c>
  415244:	ldr	x13, [x12, #8]
  415248:	cmp	x13, x10
  41524c:	b.eq	41526c <winch@@Base+0xc2c>  // b.none
  415250:	ldr	w12, [x11, #232]
  415254:	str	x13, [x8, #224]
  415258:	sub	w12, w12, #0x1
  41525c:	str	w12, [x11, #232]
  415260:	ldr	x0, [x13, #16]
  415264:	mov	x12, x13
  415268:	b	415270 <winch@@Base+0xc30>
  41526c:	mov	x0, xzr
  415270:	sub	w9, w9, #0x1
  415274:	cmp	w9, #0x1
  415278:	b.gt	415240 <winch@@Base+0xc00>
  41527c:	ret
  415280:	mov	x0, xzr
  415284:	ret
  415288:	adrp	x8, 433000 <PC+0x4800>
  41528c:	ldr	w0, [x8, #236]
  415290:	ret
  415294:	adrp	x8, 433000 <PC+0x4800>
  415298:	ldr	w0, [x8, #232]
  41529c:	ret
  4152a0:	adrp	x8, 433000 <PC+0x4800>
  4152a4:	ldr	x8, [x8, #224]
  4152a8:	cbz	x8, 4152b4 <winch@@Base+0xc74>
  4152ac:	ldr	x0, [x8, #16]
  4152b0:	b	409a64 <clear@@Base+0x6990>
  4152b4:	mov	w0, #0x1                   	// #1
  4152b8:	ret
  4152bc:	stp	x29, x30, [sp, #-64]!
  4152c0:	str	x23, [sp, #16]
  4152c4:	stp	x22, x21, [sp, #32]
  4152c8:	mov	x22, x1
  4152cc:	mov	x23, x0
  4152d0:	mov	w0, #0x30                  	// #48
  4152d4:	mov	w1, #0x1                   	// #1
  4152d8:	stp	x20, x19, [sp, #48]
  4152dc:	mov	x29, sp
  4152e0:	mov	w21, w3
  4152e4:	mov	x19, x2
  4152e8:	bl	4021d4 <setlocale@plt+0x514>
  4152ec:	mov	x20, x0
  4152f0:	mov	x0, x23
  4152f4:	bl	401830 <strlen@plt>
  4152f8:	add	w0, w0, #0x1
  4152fc:	mov	w1, #0x1                   	// #1
  415300:	bl	4021d4 <setlocale@plt+0x514>
  415304:	mov	x1, x23
  415308:	str	x0, [x20, #16]
  41530c:	bl	401b50 <strcpy@plt>
  415310:	str	x22, [x20, #24]
  415314:	strb	w21, [x20, #40]
  415318:	cbz	x19, 415340 <winch@@Base+0xd00>
  41531c:	mov	x0, x19
  415320:	bl	401830 <strlen@plt>
  415324:	add	w0, w0, #0x1
  415328:	mov	w1, #0x1                   	// #1
  41532c:	bl	4021d4 <setlocale@plt+0x514>
  415330:	mov	x1, x19
  415334:	str	x0, [x20, #32]
  415338:	bl	401b50 <strcpy@plt>
  41533c:	b	415344 <winch@@Base+0xd04>
  415340:	str	xzr, [x20, #32]
  415344:	mov	x0, x20
  415348:	ldp	x20, x19, [sp, #48]
  41534c:	ldp	x22, x21, [sp, #32]
  415350:	ldr	x23, [sp, #16]
  415354:	ldp	x29, x30, [sp], #64
  415358:	ret
  41535c:	stp	x29, x30, [sp, #-64]!
  415360:	stp	x24, x23, [sp, #16]
  415364:	adrp	x23, 433000 <PC+0x4800>
  415368:	ldr	x24, [x23, #224]
  41536c:	stp	x22, x21, [sp, #32]
  415370:	stp	x20, x19, [sp, #48]
  415374:	mov	x20, x0
  415378:	ldr	x22, [x24, #32]
  41537c:	mov	x29, sp
  415380:	mov	x19, x1
  415384:	mov	x0, x22
  415388:	bl	401830 <strlen@plt>
  41538c:	sxtw	x21, w0
  415390:	mov	x0, x22
  415394:	mov	x1, x20
  415398:	mov	x2, x21
  41539c:	bl	4019e0 <strncmp@plt>
  4153a0:	cbz	w0, 4153ac <winch@@Base+0xd6c>
  4153a4:	mov	w0, wzr
  4153a8:	b	4153d8 <winch@@Base+0xd98>
  4153ac:	ldrb	w8, [x24, #40]
  4153b0:	cbz	w8, 4153c4 <winch@@Base+0xd84>
  4153b4:	ldrb	w8, [x20, x21]
  4153b8:	cmp	w8, #0xd
  4153bc:	b.eq	4153c4 <winch@@Base+0xd84>  // b.none
  4153c0:	cbnz	w8, 4153a4 <winch@@Base+0xd64>
  4153c4:	mov	x0, x19
  4153c8:	bl	40eafc <clear@@Base+0xba28>
  4153cc:	ldr	x8, [x23, #224]
  4153d0:	str	x0, [x8, #24]
  4153d4:	mov	w0, #0x1                   	// #1
  4153d8:	ldp	x20, x19, [sp, #48]
  4153dc:	ldp	x22, x21, [sp, #32]
  4153e0:	ldp	x24, x23, [sp, #16]
  4153e4:	ldp	x29, x30, [sp], #64
  4153e8:	ret
  4153ec:	stp	x29, x30, [sp, #-16]!
  4153f0:	adrp	x0, 419000 <winch@@Base+0x49c0>
  4153f4:	add	x0, x0, #0x5ab
  4153f8:	mov	w1, wzr
  4153fc:	mov	x29, sp
  415400:	bl	4019b0 <open@plt>
  415404:	cmp	w0, #0x0
  415408:	mov	w8, #0x2                   	// #2
  41540c:	csel	w8, w8, w0, lt  // lt = tstop
  415410:	adrp	x9, 433000 <PC+0x4800>
  415414:	str	w8, [x9, #644]
  415418:	ldp	x29, x30, [sp], #16
  41541c:	ret
  415420:	ret
  415424:	mov	w0, #0x1                   	// #1
  415428:	ret
  41542c:	stp	x29, x30, [sp, #-48]!
  415430:	stp	x20, x19, [sp, #32]
  415434:	adrp	x20, 433000 <PC+0x4800>
  415438:	str	x21, [sp, #16]
  41543c:	mov	x29, sp
  415440:	ldr	w0, [x20, #644]
  415444:	add	x1, x29, #0x1c
  415448:	mov	w2, #0x1                   	// #1
  41544c:	bl	4114fc <clear@@Base+0xe428>
  415450:	cmn	w0, #0x2
  415454:	b.eq	415484 <winch@@Base+0xe44>  // b.none
  415458:	ldrb	w21, [x29, #28]
  41545c:	mov	w19, w0
  415460:	tbz	w0, #31, 41546c <winch@@Base+0xe2c>
  415464:	mov	w0, #0x1                   	// #1
  415468:	bl	40215c <setlocale@plt+0x49c>
  41546c:	cmp	w19, #0x1
  415470:	b.ne	415440 <winch@@Base+0xe00>  // b.any
  415474:	cmp	w21, #0x0
  415478:	mov	w8, #0xffffffe0            	// #-32
  41547c:	csel	w8, w8, w21, eq  // eq = none
  415480:	and	w0, w8, #0xff
  415484:	ldp	x20, x19, [sp, #32]
  415488:	ldr	x21, [sp, #16]
  41548c:	ldp	x29, x30, [sp], #48
  415490:	ret
  415494:	nop
  415498:	stp	x29, x30, [sp, #-64]!
  41549c:	mov	x29, sp
  4154a0:	stp	x19, x20, [sp, #16]
  4154a4:	adrp	x20, 42a000 <winch@@Base+0x159c0>
  4154a8:	add	x20, x20, #0xde0
  4154ac:	stp	x21, x22, [sp, #32]
  4154b0:	adrp	x21, 42a000 <winch@@Base+0x159c0>
  4154b4:	add	x21, x21, #0xdd8
  4154b8:	sub	x20, x20, x21
  4154bc:	mov	w22, w0
  4154c0:	stp	x23, x24, [sp, #48]
  4154c4:	mov	x23, x1
  4154c8:	mov	x24, x2
  4154cc:	bl	4017e0 <memcpy@plt-0x40>
  4154d0:	cmp	xzr, x20, asr #3
  4154d4:	b.eq	415500 <winch@@Base+0xec0>  // b.none
  4154d8:	asr	x20, x20, #3
  4154dc:	mov	x19, #0x0                   	// #0
  4154e0:	ldr	x3, [x21, x19, lsl #3]
  4154e4:	mov	x2, x24
  4154e8:	add	x19, x19, #0x1
  4154ec:	mov	x1, x23
  4154f0:	mov	w0, w22
  4154f4:	blr	x3
  4154f8:	cmp	x20, x19
  4154fc:	b.ne	4154e0 <winch@@Base+0xea0>  // b.any
  415500:	ldp	x19, x20, [sp, #16]
  415504:	ldp	x21, x22, [sp, #32]
  415508:	ldp	x23, x24, [sp, #48]
  41550c:	ldp	x29, x30, [sp], #64
  415510:	ret
  415514:	nop
  415518:	ret
  41551c:	nop
  415520:	mov	x2, x1
  415524:	mov	x1, x0
  415528:	mov	w0, #0x0                   	// #0
  41552c:	b	401c60 <__xstat@plt>
  415530:	mov	x2, x1
  415534:	mov	w1, w0
  415538:	mov	w0, #0x0                   	// #0
  41553c:	b	401bb0 <__fxstat@plt>

Disassembly of section .fini:

0000000000415540 <.fini>:
  415540:	stp	x29, x30, [sp, #-16]!
  415544:	mov	x29, sp
  415548:	ldp	x29, x30, [sp], #16
  41554c:	ret
