This project is a simple single-cycle RISC-V simulator. It simulates the datapath and controller in a RISC-V architecture.
