$date
	Sun Nov 17 16:39:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module memory_tb $end
$var wire 5 ! RdM [4:0] $end
$var wire 64 " RD_Memory [63:0] $end
$var wire 64 # PCPlus4M [63:0] $end
$var wire 64 $ ALUResultM [63:0] $end
$var reg 64 % ALUResultE [63:0] $end
$var reg 1 & MemWriteM $end
$var reg 64 ' PCPlus4E [63:0] $end
$var reg 5 ( RdE [4:0] $end
$var reg 64 ) WriteDataE [63:0] $end
$var reg 1 * clock $end
$var reg 1 + reset $end
$scope module uut $end
$var wire 64 , ALUResultE [63:0] $end
$var wire 1 & MemWriteM $end
$var wire 64 - PCPlus4E [63:0] $end
$var wire 5 . RdE [4:0] $end
$var wire 64 / WriteDataE [63:0] $end
$var wire 1 * clock $end
$var wire 1 + reset $end
$var wire 64 0 WriteDataM [63:0] $end
$var wire 5 1 RdM [4:0] $end
$var wire 64 2 RD_Memory [63:0] $end
$var wire 64 3 PCPlus4M [63:0] $end
$var wire 64 4 ALUResultM [63:0] $end
$scope module data_mem $end
$var wire 1 * clk $end
$var wire 64 5 endereco [63:0] $end
$var wire 1 & mem_write $end
$var wire 64 6 write_data [63:0] $end
$var wire 64 7 read_data [63:0] $end
$upscope $end
$scope module regM $end
$var wire 1 * clk $end
$var wire 197 8 d [196:0] $end
$var wire 1 + reset $end
$var reg 197 9 q [196:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 9
b0 8
b1000 7
b0 6
b0 5
b0 4
b0 3
b1000 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
1+
0*
b0 )
b0 (
b0 '
0&
b0 %
b0 $
b0 #
b1000 "
b0 !
$end
#5000
1*
#10000
0*
0+
#15000
1*
#20000
0*
1&
b100 '
b100 -
b1 (
b1 .
b1101111010101101101111101110111111011110101011011011111011101111 )
b1101111010101101101111101110111111011110101011011011111011101111 /
b10101101111010101101101111101110111111011110101011011011111011101111000010000000000000000000000000000000000000000000000000000000000000100 8
b1010 %
b1010 ,
#25000
b100 #
b100 3
b1 !
b1 1
b1101111010101101101111101110111111011110101011011011111011101111 0
b1101111010101101101111101110111111011110101011011011111011101111 6
b1010 $
b1010 4
b1010 5
b1110000000000000000 "
b1110000000000000000 2
b1110000000000000000 7
b10101101111010101101101111101110111111011110101011011011111011101111000010000000000000000000000000000000000000000000000000000000000000100 9
1*
#30000
0*
#35000
b1101111010101101101111101110111111011110101011011011111011101111 "
b1101111010101101101111101110111111011110101011011011111011101111 2
b1101111010101101101111101110111111011110101011011011111011101111 7
1*
#40000
0*
0&
#45000
1*
#50000
0*
b10 (
b10 .
b10100000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000100 8
b0 )
b0 /
#55000
b10 !
b10 1
b0 0
b0 6
b10100000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000100 9
1*
#60000
0*
#65000
1*
#70000
0*
#75000
1*
#80000
0*
#85000
1*
#90000
0*
#95000
1*
#100000
0*
#105000
1*
#110000
0*
#115000
1*
#120000
0*
#125000
1*
#130000
0*
