--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Lab6_Ex2.twx Lab6_Ex2.ncd -o Lab6_Ex2.twr Lab6_Ex2.pcf -ucf
Lab6_Ex2.ucf

Design file:              Lab6_Ex2.ncd
Physical constraint file: Lab6_Ex2.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Ain<0>         |sseg<0>        |    8.578|
Ain<0>         |sseg<1>        |    8.841|
Ain<0>         |sseg<2>        |    8.864|
Ain<0>         |sseg<3>        |    8.922|
Ain<0>         |sseg<4>        |    9.183|
Ain<0>         |sseg<5>        |    8.974|
Ain<0>         |sseg<6>        |    8.858|
Ain<1>         |sseg<0>        |    8.314|
Ain<1>         |sseg<1>        |    8.457|
Ain<1>         |sseg<2>        |    8.545|
Ain<1>         |sseg<3>        |    8.250|
Ain<1>         |sseg<4>        |    8.778|
Ain<1>         |sseg<5>        |    8.531|
Ain<1>         |sseg<6>        |    8.246|
Ain<2>         |sseg<0>        |    8.504|
Ain<2>         |sseg<1>        |    8.914|
Ain<2>         |sseg<2>        |    8.942|
Ain<2>         |sseg<3>        |    9.088|
Ain<2>         |sseg<4>        |    9.496|
Ain<2>         |sseg<5>        |    9.314|
Ain<2>         |sseg<6>        |    9.019|
Ain<3>         |sseg<0>        |    7.648|
Ain<3>         |sseg<1>        |    7.980|
Ain<3>         |sseg<2>        |    8.043|
Ain<3>         |sseg<3>        |    7.738|
Ain<3>         |sseg<4>        |    8.077|
Ain<3>         |sseg<5>        |    7.837|
Ain<3>         |sseg<6>        |    7.709|
sel<0>         |anO<0>         |    7.433|
sel<0>         |anO<1>         |    7.763|
sel<0>         |anO<2>         |    7.580|
sel<0>         |anO<3>         |    8.129|
sel<1>         |anO<0>         |    8.094|
sel<1>         |anO<1>         |    8.455|
sel<1>         |anO<2>         |    7.977|
sel<1>         |anO<3>         |    8.586|
---------------+---------------+---------+


Analysis completed Thu Oct  4 14:05:37 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 334 MB



