# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../vp_bin.srcs/sources_1/ip/vp_bin_c_0/src/LUT_bin/sim/LUT_bin.v" \
"../../../../vp_bin.srcs/sources_1/ip/vp_bin_c_0/src/vp_bin_c.v" \
"../../../../vp_bin.srcs/sources_1/ip/vp_bin_c_0/sim/vp_bin_c_0.v" \
"../../../../vp_bin.srcs/sources_1/imports/tb_src/hdmi_in.v" \
"../../../../vp_bin.srcs/sources_1/imports/tb_src/hdmi_out.v" \
"../../../../vp_bin.srcs/sources_1/imports/tb_src/tb_hdmi.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
