<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="DSS_REG2" id="DSS_REG2">
  
  
  <register acronym="TPTC2WRMPUSTADD0" id="TPTC2WRMPUSTADD0" offset="0x100" width="32">
    
  <bitfield begin="31" description="Configure the Start address for Region 0 for the MPU on the write port of TPTC2" end="0" id="TPTC2WRMPUSTADD0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC2WRMPUSTADD1" id="TPTC2WRMPUSTADD1" offset="0x104" width="32">
    
  <bitfield begin="31" description="Configure the Start address for Region 1 for the MPU on the write port of TPTC2" end="0" id="TPTC2WRMPUSTADD1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC2WRMPUSTADD2" id="TPTC2WRMPUSTADD2" offset="0x108" width="32">
    
  <bitfield begin="31" description="Configure the Start address for Region 2 for the MPU on the write port of TPTC2" end="0" id="TPTC2WRMPUSTADD2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC2WRMPUSTADD3" id="TPTC2WRMPUSTADD3" offset="0x10C" width="32">
    
  <bitfield begin="31" description="Configure the Start address for Region 3 for the MPU on the write port of TPTC2" end="0" id="TPTC2WRMPUSTADD3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC2WRMPUSTADD4" id="TPTC2WRMPUSTADD4" offset="0x110" width="32">
    
  <bitfield begin="31" description="Configure the Start address for Region 4 for the MPU on the write port of TPTC2" end="0" id="TPTC2WRMPUSTADD4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC2WRMPUSTADD5" id="TPTC2WRMPUSTADD5" offset="0x114" width="32">
    
  <bitfield begin="31" description="Configure the Start address for Region 5 for the MPU on the write port of TPTC2" end="0" id="TPTC2WRMPUSTADD5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC2WRMPUENDADD0" id="TPTC2WRMPUENDADD0" offset="0x120" width="32">
    
  <bitfield begin="31" description="Configure the End address for Region 0 for the MPU on the write port of TPTC2" end="0" id="TPTC2WRMPUENDADD0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC2WRMPUENDADD1" id="TPTC2WRMPUENDADD1" offset="0x124" width="32">
    
  <bitfield begin="31" description="Configure the End address for Region 1 for the MPU on the write port of TPTC2" end="0" id="TPTC2WRMPUENDADD1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC2WRMPUENDADD2" id="TPTC2WRMPUENDADD2" offset="0x128" width="32">
    
  <bitfield begin="31" description="Configure the End address for Region 2 for the MPU on the write port of TPTC2" end="0" id="TPTC2WRMPUENDADD2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC2WRMPUENDADD3" id="TPTC2WRMPUENDADD3" offset="0x12C" width="32">
    
  <bitfield begin="31" description="Configure the End address for Region 3 for the MPU on the write port of TPTC2" end="0" id="TPTC2WRMPUENDADD3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC2WRMPUENDADD4" id="TPTC2WRMPUENDADD4" offset="0x130" width="32">
    
  <bitfield begin="31" description="Configure the End address for Region 4 for the MPU on the write port of TPTC2" end="0" id="TPTC2WRMPUENDADD4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC2WRMPUENDADD5" id="TPTC2WRMPUENDADD5" offset="0x134" width="32">
    
  <bitfield begin="31" description="Configure the End address for Region 5 for the MPU on the write port of TPTC2" end="0" id="TPTC2WRMPUENDADD5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC2WRMPUERRADD" id="TPTC2WRMPUERRADD" offset="0x140" width="32">
    
  <bitfield begin="31" description="Status register to Read the address that triggered an MPU error on the write port of TPTC2" end="0" id="TPTC2WRMPUERRADD" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC2RDMPUSTADD0" id="TPTC2RDMPUSTADD0" offset="0x148" width="32">
    
  <bitfield begin="31" description="Configure the Start address for Region 0 for the MPU on the read port of TPTC2" end="0" id="TPTC2RDMPUSTADD0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC2RDMPUSTADD1" id="TPTC2RDMPUSTADD1" offset="0x14C" width="32">
    
  <bitfield begin="31" description="Configure the Start address for Region 1 for the MPU on the read port of TPTC2" end="0" id="TPTC2RDMPUSTADD1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC2RDMPUSTADD2" id="TPTC2RDMPUSTADD2" offset="0x150" width="32">
    
  <bitfield begin="31" description="Configure the Start address for Region 2 for the MPU on the read port of TPTC2" end="0" id="TPTC2RDMPUSTADD2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC2RDMPUSTADD3" id="TPTC2RDMPUSTADD3" offset="0x154" width="32">
    
  <bitfield begin="31" description="Configure the Start address for Region 3 for the MPU on the read port of TPTC2" end="0" id="TPTC2RDMPUSTADD3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC2RDMPUSTADD4" id="TPTC2RDMPUSTADD4" offset="0x158" width="32">
    
  <bitfield begin="31" description="Configure the Start address for Region 4 for the MPU on the read port of TPTC2" end="0" id="TPTC2RDMPUSTADD4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC2RDMPUSTADD5" id="TPTC2RDMPUSTADD5" offset="0x15C" width="32">
    
  <bitfield begin="31" description="Configure the Start address for Region 5 for the MPU on the read port of TPTC2" end="0" id="TPTC2RDMPUSTADD5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC2RDMPUENDADD0" id="TPTC2RDMPUENDADD0" offset="0x168" width="32">
    
  <bitfield begin="31" description="Configure the End address for Region 0 for the MPU on the read port of TPTC2" end="0" id="TPTC2RDMPUENDADD0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC2RDMPUENDADD1" id="TPTC2RDMPUENDADD1" offset="0x16C" width="32">
    
  <bitfield begin="31" description="Configure the End address for Region 1 for the MPU on the read port of TPTC2" end="0" id="TPTC2RDMPUENDADD1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC2RDMPUENDADD2" id="TPTC2RDMPUENDADD2" offset="0x170" width="32">
    
  <bitfield begin="31" description="Configure the End address for Region 2 for the MPU on the read port of TPTC2" end="0" id="TPTC2RDMPUENDADD2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC2RDMPUENDADD3" id="TPTC2RDMPUENDADD3" offset="0x174" width="32">
    
  <bitfield begin="31" description="Configure the End address for Region 3 for the MPU on the read port of TPTC2" end="0" id="TPTC2RDMPUENDADD3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC2RDMPUENDADD4" id="TPTC2RDMPUENDADD4" offset="0x178" width="32">
    
  <bitfield begin="31" description="Configure the End address for Region 4 for the MPU on the read port of TPTC2" end="0" id="TPTC2RDMPUENDADD4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC2RDMPUENDADD5" id="TPTC2RDMPUENDADD5" offset="0x17C" width="32">
    
  <bitfield begin="31" description="Configure the End address for Region 5 for the MPU on the read port of TPTC2" end="0" id="TPTC2RDMPUENDADD5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC2RDMPUERRADD" id="TPTC2RDMPUERRADD" offset="0x188" width="32">
    
  <bitfield begin="31" description="Status register to Read the address that triggered an MPU error on the read port of TPTC2" end="0" id="TPTC2RDMPUERRADD" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3WRMPUSTADD0" id="TPTC3WRMPUSTADD0" offset="0x18C" width="32">
    
  <bitfield begin="31" description="Configure the Start address for Region 0 for the MPU on the write port of TPTC3" end="0" id="TPTC3WRMPUSTADD0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3WRMPUSTADD1" id="TPTC3WRMPUSTADD1" offset="0x190" width="32">
    
  <bitfield begin="31" description="Configure the Start address for Region 1 for the MPU on the write port of TPTC3" end="0" id="TPTC3WRMPUSTADD1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3WRMPUSTADD2" id="TPTC3WRMPUSTADD2" offset="0x194" width="32">
    
  <bitfield begin="31" description="Configure the Start address for Region 2 for the MPU on the write port of TPTC3" end="0" id="TPTC3WRMPUSTADD2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3WRMPUSTADD3" id="TPTC3WRMPUSTADD3" offset="0x198" width="32">
    
  <bitfield begin="31" description="Configure the Start address for Region 3 for the MPU on the write port of TPTC3" end="0" id="TPTC3WRMPUSTADD3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3WRMPUSTADD4" id="TPTC3WRMPUSTADD4" offset="0x19C" width="32">
    
  <bitfield begin="31" description="Configure the Start address for Region 4 for the MPU on the write port of TPTC3" end="0" id="TPTC3WRMPUSTADD4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3WRMPUSTADD5" id="TPTC3WRMPUSTADD5" offset="0x1A0" width="32">
    
  <bitfield begin="31" description="Configure the Start address for Region 5 for the MPU on the write port of TPTC3" end="0" id="TPTC3WRMPUSTADD5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3WRMPUENDADD0" id="TPTC3WRMPUENDADD0" offset="0x1AC" width="32">
    
  <bitfield begin="31" description="Configure the End address for Region 0 for the MPU on the write port of TPTC3" end="0" id="TPTC3WRMPUENDADD0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3WRMPUENDADD1" id="TPTC3WRMPUENDADD1" offset="0x1B0" width="32">
    
  <bitfield begin="31" description="Configure the End address for Region 1 for the MPU on the write port of TPTC3" end="0" id="TPTC3WRMPUENDADD1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3WRMPUENDADD2" id="TPTC3WRMPUENDADD2" offset="0x1B4" width="32">
    
  <bitfield begin="31" description="Configure the End address for Region 2 for the MPU on the write port of TPTC3" end="0" id="TPTC3WRMPUENDADD2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3WRMPUENDADD3" id="TPTC3WRMPUENDADD3" offset="0x1B8" width="32">
    
  <bitfield begin="31" description="Configure the End address for Region 3 for the MPU on the write port of TPTC3" end="0" id="TPTC3WRMPUENDADD3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3WRMPUENDADD4" id="TPTC3WRMPUENDADD4" offset="0x1BC" width="32">
    
  <bitfield begin="31" description="Configure the End address for Region 4 for the MPU on the write port of TPTC3" end="0" id="TPTC3WRMPUENDADD4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3WRMPUENDADD5" id="TPTC3WRMPUENDADD5" offset="0x1C0" width="32">
    
  <bitfield begin="31" description="Configure the End address for Region 5 for the MPU on the write port of TPTC3" end="0" id="TPTC3WRMPUENDADD5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3WRMPUERRADD" id="TPTC3WRMPUERRADD" offset="0x1CC" width="32">
    
  <bitfield begin="31" description="Status register to Read the address that triggered an MPU error on the write port of TPTC3" end="0" id="TPTC3WRMPUERRADD" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3RDMPUSTADD0" id="TPTC3RDMPUSTADD0" offset="0x1D0" width="32">
    
  <bitfield begin="31" description="Configure the Start address for Region 0 for the MPU on the read port of TPTC3" end="0" id="TPTC3RDMPUSTADD0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3RDMPUSTADD1" id="TPTC3RDMPUSTADD1" offset="0x1D4" width="32">
    
  <bitfield begin="31" description="Configure the Start address for Region 1 for the MPU on the read port of TPTC3" end="0" id="TPTC3RDMPUSTADD1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3RDMPUSTADD2" id="TPTC3RDMPUSTADD2" offset="0x1D8" width="32">
    
  <bitfield begin="31" description="Configure the Start address for Region 2 for the MPU on the read port of TPTC3" end="0" id="TPTC3RDMPUSTADD2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3RDMPUSTADD3" id="TPTC3RDMPUSTADD3" offset="0x1DC" width="32">
    
  <bitfield begin="31" description="Configure the Start address for Region 3 for the MPU on the read port of TPTC3" end="0" id="TPTC3RDMPUSTADD3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3RDMPUSTADD4" id="TPTC3RDMPUSTADD4" offset="0x1E0" width="32">
    
  <bitfield begin="31" description="Configure the Start address for Region 4 for the MPU on the read port of TPTC3" end="0" id="TPTC3RDMPUSTADD4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3RDMPUSTADD5" id="TPTC3RDMPUSTADD5" offset="0x1E4" width="32">
    
  <bitfield begin="31" description="Configure the Start address for Region 5 for the MPU on the read port of TPTC3" end="0" id="TPTC3RDMPUSTADD5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3RDMPUENDADD0" id="TPTC3RDMPUENDADD0" offset="0x1F0" width="32">
    
  <bitfield begin="31" description="Configure the End address for Region 0 for the MPU on the read port of TPTC3" end="0" id="TPTC3RDMPUENDADD0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3RDMPUENDADD1" id="TPTC3RDMPUENDADD1" offset="0x1F4" width="32">
    
  <bitfield begin="31" description="Configure the End address for Region 1 for the MPU on the read port of TPTC3" end="0" id="TPTC3RDMPUENDADD1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3RDMPUENDADD2" id="TPTC3RDMPUENDADD2" offset="0x1F8" width="32">
    
  <bitfield begin="31" description="Configure the End address for Region 2 for the MPU on the read port of TPTC3" end="0" id="TPTC3RDMPUENDADD2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3RDMPUENDADD3" id="TPTC3RDMPUENDADD3" offset="0x1FC" width="32">
    
  <bitfield begin="31" description="Configure the End address for Region 3 for the MPU on the read port of TPTC3" end="0" id="TPTC3RDMPUENDADD3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3RDMPUENDADD4" id="TPTC3RDMPUENDADD4" offset="0x200" width="32">
    
  <bitfield begin="31" description="Configure the End address for Region 4 for the MPU on the read port of TPTC3" end="0" id="TPTC3RDMPUENDADD4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3RDMPUENDADD5" id="TPTC3RDMPUENDADD5" offset="0x204" width="32">
    
  <bitfield begin="31" description="Configure the End address for Region 5 for the MPU on the read port of TPTC3" end="0" id="TPTC3RDMPUENDADD5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTC3RDMPUERRADD" id="TPTC3RDMPUERRADD" offset="0x210" width="32">
    
  <bitfield begin="31" description="Status register to Read the address that triggered an MPU error on the read port of TPTC3" end="0" id="TPTC3RDMPUERRADD" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="TPTCMPUVALIDCFG2" id="TPTCMPUVALIDCFG2" offset="0x214" width="32">
    
  <bitfield begin="31" description="Configure the Valid bit for each address range for the MPU in the read port of TPTC3. [0]->Address0 and [5]-->Address5 Each bit corresponds to a MPU region 0 : Region is disbaled 1 : Regsion is enabled" end="24" id="TPTC3RDMPURNGVLD" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Configure the Valid bit for each address range for the MPU in the write port of TPTC3. [0]->Address0 and [5]-->Address5 Each bit corresponds to a MPU region 0 : Region is disbaled 1 : Regsion is enabled" end="16" id="TPTC3WRMPURNGVLD" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Configure the Valid bit for each address range for the MPU in the read port of TPTC2. [0]->Address0 and [5]-->Address5 Each bit corresponds to a MPU region 0 : Region is disbaled 1 : Regsion is enabled" end="8" id="TPTC2RDMPURNGVLD" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="Configure the Valid bit for each address range for the MPU in the write port of TPTC2. [0]->Address0 and [5]-->Address5 Each bit corresponds to a MPU region 0 : Region is disbaled 1 : Regsion is enabled" end="0" id="TPTC2WRMPURNGVLD" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="TPTCMPUENCFG2" id="TPTCMPUENCFG2" offset="0x218" width="32">
    
  <bitfield begin="7" description="Clear flag for Error from the MPU in the read port of TPTC3. Write 0x1 to clear the MPU error" end="7" id="TPTC3RDMPUERRCLR" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="6" description="Clear flag for Error from the MPU in the write port of TPTC3. Write 0x1 to clear the MPU error" end="6" id="TPTC3WRMPUERRCLR" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="5" description="Clear flag for Error from the MPU in the read port of TPTC2. Write 0x1 to clear the MPU error" end="5" id="TPTC2RDMPUERRCLR" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="4" description="Clear flag for Error from the MPU in the write port of TPTC2. Write 0x1 to clear the MPU error" end="4" id="TPTC2WRMPUERRCLR" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="3" description="Enable bit for the MPU in the read port of TPTC3. 0 : MPU is disabled 1 : MPU is enabled" end="3" id="TPTC3RDMPUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Enable bit for the MPU in the write port of TPTC3. 0 : MPU is disabled 1 : MPU is enabled" end="2" id="TPTC3WRMPUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Enable bit for the MPU in the read port of TPTC2. 0 : MPU is disabled 1 : MPU is enabled" end="1" id="TPTC2RDMPUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Enable bit for the MPU in the write port of TPTC2. 0 : MPU is disabled 1 : MPU is enabled" end="0" id="TPTC2WRMPUEN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L3ECCCFG1" id="L3ECCCFG1" offset="0x268" width="32">
    
  <bitfield begin="26" description="Bit position of repaired bit in L3 ECC memory. Each 6 bits out is this register maps to the corresponding 32 bit location in the data. " end="3" id="L3ECCREPAIREDBIT" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="2" description="Latched status for L3 ECC error." end="2" id="L3ECCERRSTAT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Clear bit for L3 ECC." end="1" id="L3ECCERRCLR" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="0" description="Enable for L3 ECC logic" end="0" id="L3ECCEN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="L3ECCCFG2" id="L3ECCCFG2" offset="0x26C" width="32">
    
  <bitfield begin="16" description="Fault address of L3 ECC memory." end="0" id="L3ECCFAULTADDR" rwaccess="R" width="17"></bitfield>
  </register>
  
  
  <register acronym="DSS2MSSSWIRQ" id="DSS2MSSSWIRQ" offset="0x270" width="32">
    
  <bitfield begin="1" description="single bit and self clearing interrupt. writing a '1' to this bit will generate a pulse from DSS to MSS VIM line 61" end="1" id="MSSSWIRQ2" rwaccess="" width="1"></bitfield>
    
  <bitfield begin="0" description="single bit and self clearing interrupt. writing a '1' to this bit will generate a pulse from DSS to MSS VIM line 52" end="0" id="MSSSWIRQ1" rwaccess="" width="1"></bitfield>
  </register>
</module>
