
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version J-2014.09-SP2 for suse64 -- Nov 25, 2014
               Copyright (c) 1988-2014 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
Owner: austriamicrosystems AG  HIT-Kit: Digital
Error: Current design is not defined. (UID-4)
USE: set_fix_multiple_port_nets -all 
write_sdf (version 3.0) is not supported by DC - use PrimeTime/Encounter/ETS..
Owner: austriamicrosystems AG  HIT-Kit: Digital
Error: Current design is not defined. (UID-4)
USE: set_fix_multiple_port_nets -all 
write_sdf (version 3.0) is not supported by DC - use PrimeTime/Encounter/ETS..
Initializing gui preferences from file  /home/tsotne/.synopsys_dv_prefs.tcl
# HOW TO RUN THIS (ALL scripts) script (takes 70 seconds), from directory EHA/Synthesis/Synopsis :
# cd EHA/Synthesis/Synopsis
# cad, cad, 3.1a
# design_vision -no_gui -f ../scripts/do_all_tcl_scripts.tcl
# design_vision -no_gui -f ../scripts/do_all_tcl_scripts.tcl > ../reports_synopsys/FULL_REPORT.txt
file mkdir ../reports_synopsys/fc/WARNINGS
file mkdir ../reports_synopsys/units/WARNINGS
file mkdir ../reports_synopsys/router/WARNINGS
file mkdir ../reports_synopsys/mux/WARNINGS
file mkdir ../reports_synopsys/tmr/WARNINGS
file mkdir ../reports_synopsys/dmr/WARNINGS
echo ">>>>>UNITS<<<<<"
>>>>>UNITS<<<<<
source -continue_on_error -verbose -echo ../scripts/units/ARBITER.tcl
remove_design -designs
1
analyze -library WORK -format vhdl {
../../RTL/ARBITER.vhd
}
Running PRESTO HDLC
Compiling Entity Declaration ARBITER
Compiling Architecture BEHAVIOR of ARBITER
Warning:  ../../RTL/ARBITER.vhd:19: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'
1
elaborate Arbiter -architecture BEHAVIOR -library DEFAULT
Loading db file '/eda/synopsys/2014-15/SLESx86/SYN_2014.09-SP2/libraries/syn/gtech.db'
Loading db file '/eda/synopsys/2014-15/SLESx86/SYN_2014.09-SP2/libraries/syn/standard.sldb'
  Loading link library 'c18_CORELIB_TYP'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'state' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'state_in' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'next_state' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Statistics for case statements in always block at line 95 in file
	'../../RTL/ARBITER.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           102            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Arbiter line 54 in file
		'../../RTL/ARBITER.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     RTS_FF_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'Arbiter'.
1
create_clock -name "clk" -period 20 -waveform { 0 10  }  { clk  }
1
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.2 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Arbiter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    1666.6      0.00       0.0       0.0                          
    0:00:01    1666.6      0.00       0.0       0.0                          
    0:00:01    1666.6      0.00       0.0       0.0                          
    0:00:01    1666.6      0.00       0.0       0.0                          
    0:00:01    1666.6      0.00       0.0       0.0                          
    0:00:01    1644.0      0.00       0.0       0.0                          
    0:00:01    1644.0      0.00       0.0       0.0                          
    0:00:01    1644.0      0.00       0.0       0.0                          
    0:00:01    1644.0      0.00       0.0       0.0                          
    0:00:01    1644.0      0.00       0.0       0.0                          
    0:00:01    1644.0      0.00       0.0       0.0                          
    0:00:01    1644.0      0.00       0.0       0.0                          
    0:00:01    1644.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    1644.0      0.00       0.0       0.0                          
    0:00:01    1644.0      0.00       0.0       0.0                          
    0:00:01    1602.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    1602.8      0.00       0.0       0.0                          
    0:00:01    1602.8      0.00       0.0       0.0                          
    0:00:01    1602.8      0.00       0.0       0.0                          
    0:00:01    1602.8      0.00       0.0       0.0                          
    0:00:01    1602.8      0.00       0.0       0.0                          
    0:00:01    1602.8      0.00       0.0       0.0                          
    0:00:01    1602.8      0.00       0.0       0.0                          
    0:00:01    1602.8      0.00       0.0       0.0                          
    0:00:01    1602.8      0.00       0.0       0.0                          
    0:00:01    1602.8      0.00       0.0       0.0                          
    0:00:01    1602.8      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
uplevel #0 { report_area } > ../reports_synopsys/units/REPORTS_ARBITER.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/units/REPORTS_ARBITER.txt
check_design > ../reports_synopsys/units/WARNINGS/WARNINGS_ARBITER.txt
source -continue_on_error -verbose -echo ../scripts/units/FIFO.tcl
remove_design -designs
Removing design 'Arbiter'
1
analyze -library WORK -format vhdl {
../../RTL/FIFO.vhd
}
Running PRESTO HDLC
Compiling Entity Declaration FIFO
Compiling Architecture BEHAVIOR of FIFO
Warning:  ../../RTL/FIFO.vhd:27: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate FIFO -architecture BEHAVIOR -library DEFAULT -parameters "DATA_WIDTH = 32"
Running PRESTO HDLC

Statistics for case statements in always block at line 117 in file
	'../../RTL/FIFO.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           118            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FIFO_DATA_WIDTH32 line 74 in file
		'../../RTL/FIFO.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  HS_state_out_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  read_pointer_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  write_pointer_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CTS_out_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    FIFO_Mem_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| FIFO_DATA_WIDTH32/96 |   4    |   32    |      2       | N  |
===============================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FIFO_DATA_WIDTH32'.
1
create_clock -name "clk" -period 20 -waveform { 0 10  }  { clk  }
1
compile

Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FIFO_DATA_WIDTH32'
Information: The register 'HS_state_out_reg' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00   24615.8      0.00       0.0       0.0                          
    0:00:00   24615.8      0.00       0.0       0.0                          
    0:00:00   24615.8      0.00       0.0       0.0                          
    0:00:00   24615.8      0.00       0.0       0.0                          
    0:00:00   24615.8      0.00       0.0       0.0                          
    0:00:01   20243.9      0.00       0.0       0.0                          
    0:00:01   20224.2      0.00       0.0       0.0                          
    0:00:01   20224.2      0.00       0.0       0.0                          
    0:00:01   20224.2      0.00       0.0       0.0                          
    0:00:01   20224.2      0.00       0.0       0.0                          
    0:00:01   20224.2      0.00       0.0       0.0                          
    0:00:01   20224.2      0.00       0.0       0.0                          
    0:00:01   20224.2      0.00       0.0       0.0                          
    0:00:01   20224.2      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   20224.2      0.00       0.0       0.0                          
    0:00:01   20224.2      0.00       0.0       0.0                          
    0:00:01   20224.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   20224.2      0.00       0.0       0.0                          
    0:00:01   20224.2      0.00       0.0       0.0                          
    0:00:01   20167.4      0.00       0.0       0.0                          
    0:00:01   20127.6      0.00       0.0       0.0                          
    0:00:01   20099.2      0.00       0.0       0.0                          
    0:00:01   20076.4      0.00       0.0       0.0                          
    0:00:01   20048.0      0.00       0.0       0.0                          
    0:00:01   20048.0      0.00       0.0       0.0                          
    0:00:01   20048.0      0.00       0.0       0.0                          
    0:00:01   20048.0      0.00       0.0       0.0                          
    0:00:01   20048.0      0.00       0.0       0.0                          
    0:00:01   20048.0      0.00       0.0       0.0                          
    0:00:01   20048.0      0.00       0.0       0.0                          
    0:00:01   20048.0      0.00       0.0       0.0                          
    0:00:01   20048.0      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
uplevel #0 { report_area } > ../reports_synopsys/units/REPORTS_FIFO.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/units/REPORTS_FIFO.txt
check_design > ../reports_synopsys/units/WARNINGS/WARNINGS_FIFO.txt
source -continue_on_error -verbose -echo ../scripts/units/LBDR.tcl
remove_design -designs 
Removing design 'FIFO_DATA_WIDTH32'
1
analyze -library WORK -format vhdl {
../../RTL/LBDR.vhd
}
Running PRESTO HDLC
Compiling Entity Declaration LBDR
Compiling Architecture BEHAVIOR of LBDR
Warning:  ../../RTL/LBDR.vhd:26: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate LBDR -architecture BEHAVIOR -library DEFAULT -parameters "cur_addr_rst = 0, Rxy_rst = 60, Cx_rst = 10, NoC_size = 4"
Running PRESTO HDLC
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'N1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'E1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'W1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'S1' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Inferred memory devices in process
	in routine LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4 line 46 in file
		'../../RTL/LBDR.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Req_L_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_N_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_E_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_W_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_S_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4'.
1
create_clock -name "clk" -period 20 -waveform { 0 10  }  { clk  }
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4'
Information: The register 'Req_N_FF_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'Req_W_FF_reg' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     792.1      0.00       0.0       0.0                          
    0:00:00     792.1      0.00       0.0       0.0                          
    0:00:00     792.1      0.00       0.0       0.0                          
    0:00:00     792.1      0.00       0.0       0.0                          
    0:00:00     792.1      0.00       0.0       0.0                          
    0:00:00     622.8      0.00       0.0       0.0                          
    0:00:00     622.8      0.00       0.0       0.0                          
    0:00:00     622.8      0.00       0.0       0.0                          
    0:00:00     622.8      0.00       0.0       0.0                          
    0:00:00     622.8      0.00       0.0       0.0                          
    0:00:00     622.8      0.00       0.0       0.0                          
    0:00:00     622.8      0.00       0.0       0.0                          
    0:00:00     622.8      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     622.8      0.00       0.0       0.0                          
    0:00:00     622.8      0.00       0.0       0.0                          
    0:00:00     622.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     622.8      0.00       0.0       0.0                          
    0:00:00     622.8      0.00       0.0       0.0                          
    0:00:00     622.8      0.00       0.0       0.0                          
    0:00:00     622.8      0.00       0.0       0.0                          
    0:00:00     622.8      0.00       0.0       0.0                          
    0:00:00     622.8      0.00       0.0       0.0                          
    0:00:00     622.8      0.00       0.0       0.0                          
    0:00:00     622.8      0.00       0.0       0.0                          
    0:00:00     622.8      0.00       0.0       0.0                          
    0:00:00     622.8      0.00       0.0       0.0                          
    0:00:00     622.8      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
uplevel #0 { report_area } > ../reports_synopsys/units/REPORTS_LBDR.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/units/REPORTS_LBDR.txt
check_design > ../reports_synopsys/units/WARNINGS/WARNINGS_LBDR.txt
source -continue_on_error -verbose -echo ../scripts/units/XBAR.tcl
remove_design -designs
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4'
1
analyze -library WORK -format vhdl {
../../RTL/XBAR.vhd
}
Running PRESTO HDLC
Compiling Entity Declaration XBAR
Compiling Architecture BEHAVIOR of XBAR
Warning:  ../../RTL/XBAR.vhd:21: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate XBAR -architecture BEHAVIOR -library DEFAULT -parameters "DATA_WIDTH = 32"
Running PRESTO HDLC

Statistics for case statements in always block at line 23 in file
	'../../RTL/XBAR.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'XBAR_DATA_WIDTH32'.
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'XBAR_DATA_WIDTH32'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'XBAR_DATA_WIDTH32' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'XBAR_DATA_WIDTH32'
  Mapping 'XBAR_DATA_WIDTH32'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    4691.2      0.00       0.0       4.0                          
    0:00:01    4691.2      0.00       0.0       4.0                          
    0:00:01    4691.2      0.00       0.0       4.0                          
    0:00:01    4691.2      0.00       0.0       4.0                          
    0:00:01    4691.2      0.00       0.0       4.0                          
    0:00:01    4691.2      0.00       0.0       4.0                          
    0:00:01    4691.2      0.00       0.0       4.0                          
    0:00:01    4691.2      0.00       0.0       4.0                          
    0:00:01    4691.2      0.00       0.0       4.0                          
    0:00:01    4696.8      0.00       0.0       0.1                          
    0:00:01    4699.7      0.00       0.0       0.0                          
    0:00:01    4699.7      0.00       0.0       0.0                          
    0:00:01    4699.7      0.00       0.0       0.0                          
    0:00:01    4699.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    4699.7      0.00       0.0       0.0                          
    0:00:01    4699.7      0.00       0.0       0.0                          
    0:00:01    4699.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    4699.7      0.00       0.0       0.0                          
    0:00:01    4699.7      0.00       0.0       0.0                          
    0:00:01    4699.7      0.00       0.0       0.0                          
    0:00:01    4699.7      0.00       0.0       0.0                          
    0:00:01    4699.7      0.00       0.0       0.0                          
    0:00:01    4699.7      0.00       0.0       0.0                          
    0:00:01    4699.7      0.00       0.0       0.0                          
    0:00:01    4699.7      0.00       0.0       0.0                          
    0:00:01    4699.7      0.00       0.0       0.0                          
    0:00:01    4699.7      0.00       0.0       0.0                          
    0:00:01    4699.7      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
uplevel #0 { report_area } > ../reports_synopsys/units/REPORTS_XBAR.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/units/REPORTS_XBAR.txt
check_design > ../reports_synopsys/units/WARNINGS/WARNINGS_XBAR.txt
echo ">>>>>FAULT CONTROLS<<<<<"
>>>>>FAULT CONTROLS<<<<<
source -continue_on_error -verbose -echo ../scripts/fc/fc_v1.tcl
remove_design -designs 
Removing design 'XBAR_DATA_WIDTH32'
1
analyze -library WORK -format vhdl {
../../RTL/FaultControl/Fault_Control_v1.vhd
}
Running PRESTO HDLC
Compiling Entity Declaration FAULT_CONTROL_V1
Compiling Architecture RTL of FAULT_CONTROL_V1
Warning:  ../../RTL/FaultControl/Fault_Control_v1.vhd:21: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate Fault_Control_v1 -architecture RTL -library DEFAULT
Running PRESTO HDLC

Statistics for case statements in always block at line 25 in file
	'../../RTL/FaultControl/Fault_Control_v1.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            39            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'Fault_Control_v1'.
1
compile

Information: There are 38 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Fault_Control_v1'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'Fault_Control_v1' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'Fault_Control_v1'
  Mapping 'Fault_Control_v1'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     759.0      0.00       0.0       0.0                          
    0:00:00     759.0      0.00       0.0       0.0                          
    0:00:00     759.0      0.00       0.0       0.0                          
    0:00:00     759.0      0.00       0.0       0.0                          
    0:00:00     759.0      0.00       0.0       0.0                          
    0:00:00     759.0      0.00       0.0       0.0                          
    0:00:00     759.0      0.00       0.0       0.0                          
    0:00:00     759.0      0.00       0.0       0.0                          
    0:00:00     759.0      0.00       0.0       0.0                          
    0:00:00     759.0      0.00       0.0       0.0                          
    0:00:00     759.0      0.00       0.0       0.0                          
    0:00:00     759.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     759.0      0.00       0.0       0.0                          
    0:00:00     759.0      0.00       0.0       0.0                          
    0:00:00     759.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     759.0      0.00       0.0       0.0                          
    0:00:00     759.0      0.00       0.0       0.0                          
    0:00:00     759.0      0.00       0.0       0.0                          
    0:00:00     759.0      0.00       0.0       0.0                          
    0:00:00     759.0      0.00       0.0       0.0                          
    0:00:00     759.0      0.00       0.0       0.0                          
    0:00:00     759.0      0.00       0.0       0.0                          
    0:00:00     759.0      0.00       0.0       0.0                          
    0:00:00     759.0      0.00       0.0       0.0                          
    0:00:00     759.0      0.00       0.0       0.0                          
    0:00:00     759.0      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
uplevel #0 { report_area } > ../reports_synopsys/fc/REPORTS_FC1.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/fc/REPORTS_FC1.txt
check_design > ../reports_synopsys/fc/WARNINGS/WARNINGS_FC1.txt
source -continue_on_error -verbose -echo ../scripts/fc/fc_v2.tcl
remove_design -designs 
Removing design 'Fault_Control_v1'
1
analyze -library WORK -format vhdl {
../../RTL/FaultControl/Fault_Control_v2.vhd
}
Running PRESTO HDLC
Compiling Entity Declaration FAULT_CONTROL_V2
Compiling Architecture RTL of FAULT_CONTROL_V2
Warning:  ../../RTL/FaultControl/Fault_Control_v2.vhd:62: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate Fault_Control_v2 -architecture RTL -library DEFAULT
Running PRESTO HDLC

Inferred memory devices in process
	in routine Fault_Control_v2 line 88 in file
		'../../RTL/FaultControl/Fault_Control_v2.vhd'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| Input_MUX_UNIT_r_reg  | Flip-flop |  60   |  Y  | N  | N  | N  | N  | N  | N  |
| Output_MUX_UNIT_r_reg | Flip-flop |  60   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'Fault_Control_v2'.
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Fault_Control_v2'
Information: The register 'Input_MUX_UNIT_r_reg[3][3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[3][2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[3][1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[3][1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[3][0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[3][0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[3][0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'Output_MUX_UNIT_r_reg[3][4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Output_MUX_UNIT_r_reg[3][4][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'Output_MUX_UNIT_r_reg[2][4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Output_MUX_UNIT_r_reg[2][4][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'Output_MUX_UNIT_r_reg[1][4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Output_MUX_UNIT_r_reg[1][4][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'Output_MUX_UNIT_r_reg[0][4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Output_MUX_UNIT_r_reg[0][4][0]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'Fault_Control_v2' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'Fault_Control_v2'
  Mapping 'Fault_Control_v2'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    9251.4      0.00       0.0       0.0                          
    0:00:01    9251.4      0.00       0.0       0.0                          
    0:00:01    9251.4      0.00       0.0       0.0                          
    0:00:01    9251.4      0.00       0.0       0.0                          
    0:00:01    9251.4      0.00       0.0       0.0                          
    0:00:01    9251.4      0.00       0.0       0.0                          
    0:00:01    9251.4      0.00       0.0       0.0                          
    0:00:01    9251.4      0.00       0.0       0.0                          
    0:00:01    9251.4      0.00       0.0       0.0                          
    0:00:01    9251.4      0.00       0.0       0.0                          
    0:00:01    9251.4      0.00       0.0       0.0                          
    0:00:01    9251.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    9251.4      0.00       0.0       0.0                          
    0:00:01    9251.4      0.00       0.0       0.0                          
    0:00:01    9251.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    9251.4      0.00       0.0       0.0                          
    0:00:01    9251.4      0.00       0.0       0.0                          
    0:00:01    9251.4      0.00       0.0       0.0                          
    0:00:01    9251.4      0.00       0.0       0.0                          
    0:00:01    9251.4      0.00       0.0       0.0                          
    0:00:01    9251.4      0.00       0.0       0.0                          
    0:00:01    9251.4      0.00       0.0       0.0                          
    0:00:01    9251.4      0.00       0.0       0.0                          
    0:00:01    9251.4      0.00       0.0       0.0                          
    0:00:01    9251.4      0.00       0.0       0.0                          
    0:00:01    9251.4      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
uplevel #0 { report_area } > ../reports_synopsys/fc/REPORTS_FCv2.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/fc/REPORTS_FCv2.txt
check_design > ../reports_synopsys/fc/WARNINGS/WARNINGS_FCv2.txt
source -continue_on_error -verbose -echo ../scripts/fc/fc_v3.tcl
remove_design -designs 
Removing design 'Fault_Control_v2'
1
analyze -library WORK -format vhdl {
../../RTL/FaultControl/Fault_Control_v3.vhd
}
Running PRESTO HDLC
Compiling Entity Declaration FAULT_CONTROL_V3
Compiling Architecture RTL of FAULT_CONTROL_V3
Warning:  ../../RTL/FaultControl/Fault_Control_v3.vhd:66: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate Fault_Control_v3 -architecture RTL -library DEFAULT
Running PRESTO HDLC

Inferred memory devices in process
	in routine Fault_Control_v3 line 92 in file
		'../../RTL/FaultControl/Fault_Control_v3.vhd'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| Input_MUX_UNIT_r_reg  | Flip-flop |  72   |  Y  | N  | N  | N  | N  | N  | N  |
| Output_MUX_UNIT_r_reg | Flip-flop |  60   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'Fault_Control_v3'.
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Fault_Control_v3'
Information: The register 'Input_MUX_UNIT_r_reg[3][3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[3][2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[3][1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[3][1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[3][0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[3][0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[3][0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'Output_MUX_UNIT_r_reg[3][4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Output_MUX_UNIT_r_reg[2][4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Output_MUX_UNIT_r_reg[1][4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Output_MUX_UNIT_r_reg[0][4][1]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'Fault_Control_v3' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'Fault_Control_v3'
  Mapping 'Fault_Control_v3'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   12174.2      0.00       0.0       0.0                          
    0:00:01   12174.2      0.00       0.0       0.0                          
    0:00:01   12174.2      0.00       0.0       0.0                          
    0:00:01   12174.2      0.00       0.0       0.0                          
    0:00:01   12174.2      0.00       0.0       0.0                          
    0:00:01   12174.2      0.00       0.0       0.0                          
    0:00:01   12174.2      0.00       0.0       0.0                          
    0:00:01   12174.2      0.00       0.0       0.0                          
    0:00:01   12174.2      0.00       0.0       0.0                          
    0:00:01   12174.2      0.00       0.0       0.0                          
    0:00:01   12174.2      0.00       0.0       0.0                          
    0:00:01   12174.2      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   12174.2      0.00       0.0       0.0                          
    0:00:01   12174.2      0.00       0.0       0.0                          
    0:00:01   12174.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   12174.2      0.00       0.0       0.0                          
    0:00:01   12174.2      0.00       0.0       0.0                          
    0:00:01   12174.2      0.00       0.0       0.0                          
    0:00:01   12174.2      0.00       0.0       0.0                          
    0:00:01   12174.2      0.00       0.0       0.0                          
    0:00:01   12174.2      0.00       0.0       0.0                          
    0:00:01   12174.2      0.00       0.0       0.0                          
    0:00:01   12174.2      0.00       0.0       0.0                          
    0:00:01   12174.2      0.00       0.0       0.0                          
    0:00:01   12174.2      0.00       0.0       0.0                          
    0:00:01   12174.2      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
uplevel #0 { report_area } > ../reports_synopsys/fc/REPORTS_FCv3.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/fc/REPORTS_FCv3.txt
check_design > ../reports_synopsys/fc/WARNINGS/WARNINGS_FCv3.txt
echo ">>>>>MUXES<<<<<"
>>>>>MUXES<<<<<
source -continue_on_error -verbose -echo ../scripts/mux/ARBITER_muxes.tcl
remove_design -designs
Removing design 'Fault_Control_v3'
1
analyze -library WORK -format vhdl {
../../RTL/MUX/MUX_2x1_ARBITER_output.vhd
}
Running PRESTO HDLC
Compiling Entity Declaration MUX_2X1_ARBITER_OUTPUT
Compiling Architecture RTL of MUX_2X1_ARBITER_OUTPUT
Warning:  ../../RTL/MUX/MUX_2x1_ARBITER_output.vhd:21: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate MUX_2x1_ARBITER_output -architecture RTL -library DEFAULT
Running PRESTO HDLC

Statistics for case statements in always block at line 23 in file
	'../../RTL/MUX/MUX_2x1_ARBITER_output.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            25            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'MUX_2x1_Arbiter_output'.
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MUX_2x1_Arbiter_output'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'MUX_2x1_Arbiter_output' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'MUX_2x1_Arbiter_output'
  Mapping 'MUX_2x1_Arbiter_output'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     641.2      0.00       0.0       0.0                          
    0:00:00     641.2      0.00       0.0       0.0                          
    0:00:00     641.2      0.00       0.0       0.0                          
    0:00:00     641.2      0.00       0.0       0.0                          
    0:00:00     641.2      0.00       0.0       0.0                          
    0:00:00     641.2      0.00       0.0       0.0                          
    0:00:00     641.2      0.00       0.0       0.0                          
    0:00:00     641.2      0.00       0.0       0.0                          
    0:00:00     641.2      0.00       0.0       0.0                          
    0:00:00     644.0      0.00       0.0       0.0                          
    0:00:00     644.0      0.00       0.0       0.0                          
    0:00:00     644.0      0.00       0.0       0.0                          
    0:00:00     644.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     644.0      0.00       0.0       0.0                          
    0:00:00     644.0      0.00       0.0       0.0                          
    0:00:00     644.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     644.0      0.00       0.0       0.0                          
    0:00:00     644.0      0.00       0.0       0.0                          
    0:00:00     644.0      0.00       0.0       0.0                          
    0:00:00     644.0      0.00       0.0       0.0                          
    0:00:00     644.0      0.00       0.0       0.0                          
    0:00:00     644.0      0.00       0.0       0.0                          
    0:00:00     644.0      0.00       0.0       0.0                          
    0:00:00     644.0      0.00       0.0       0.0                          
    0:00:00     644.0      0.00       0.0       0.0                          
    0:00:00     644.0      0.00       0.0       0.0                          
    0:00:00     644.0      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design > ../reports_synopsys/mux/WARNINGS/WARNINGS_MUX_ARBITER.txt
uplevel #0 { report_area } > ../reports_synopsys/mux/area_ARBITER.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/mux/timing_ARBITER.txt
remove_design -designs
Removing design 'MUX_2x1_Arbiter_output'
1
analyze -library WORK -format vhdl {
../../RTL/MUX/MUX_5x1_ARBITER_input.vhd
}
Running PRESTO HDLC
Compiling Entity Declaration MUX_5X1_ARBITER_INPUT
Compiling Architecture RTL of MUX_5X1_ARBITER_INPUT
Warning:  ../../RTL/MUX/MUX_5x1_ARBITER_input.vhd:19: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate MUX_5x1_ARBITER_input -architecture RTL -library DEFAULT
Running PRESTO HDLC

Statistics for case statements in always block at line 21 in file
	'../../RTL/MUX/MUX_5x1_ARBITER_input.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            23            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'MUX_5x1_Arbiter_input'.
1
compile

Information: There are 5 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MUX_5x1_Arbiter_input'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'MUX_5x1_Arbiter_input' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'MUX_5x1_Arbiter_input'
  Mapping 'MUX_5x1_Arbiter_input'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     804.6      0.00       0.0       0.0                          
    0:00:00     804.6      0.00       0.0       0.0                          
    0:00:00     804.6      0.00       0.0       0.0                          
    0:00:00     804.6      0.00       0.0       0.0                          
    0:00:00     804.6      0.00       0.0       0.0                          
    0:00:00     804.6      0.00       0.0       0.0                          
    0:00:00     804.6      0.00       0.0       0.0                          
    0:00:00     804.6      0.00       0.0       0.0                          
    0:00:00     804.6      0.00       0.0       0.0                          
    0:00:00     804.6      0.00       0.0       0.0                          
    0:00:00     804.6      0.00       0.0       0.0                          
    0:00:00     804.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     804.6      0.00       0.0       0.0                          
    0:00:00     804.6      0.00       0.0       0.0                          
    0:00:00     804.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     804.6      0.00       0.0       0.0                          
    0:00:00     804.6      0.00       0.0       0.0                          
    0:00:00     804.6      0.00       0.0       0.0                          
    0:00:00     804.6      0.00       0.0       0.0                          
    0:00:00     804.6      0.00       0.0       0.0                          
    0:00:00     804.6      0.00       0.0       0.0                          
    0:00:00     804.6      0.00       0.0       0.0                          
    0:00:00     804.6      0.00       0.0       0.0                          
    0:00:00     804.6      0.00       0.0       0.0                          
    0:00:00     804.6      0.00       0.0       0.0                          
    0:00:00     804.6      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design >> ../reports_synopsys/mux/WARNINGS/WARNINGS_MUX_ARBITER.txt
uplevel #0 { report_area } >> ../reports_synopsys/mux/area_ARBITER.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/mux/timing_ARBITER.txt
remove_design -designs
Removing design 'MUX_5x1_Arbiter_input'
1
analyze -library WORK -format vhdl {
../../RTL/MUX/MUX_6x1_ARBITER_output.vhd
}
Running PRESTO HDLC
Compiling Entity Declaration MUX_6X1_ARBITER_OUTPUT
Compiling Architecture RTL of MUX_6X1_ARBITER_OUTPUT
Warning:  ../../RTL/MUX/MUX_6x1_ARBITER_output.vhd:25: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate MUX_6x1_ARBITER_output -architecture RTL -library DEFAULT
Running PRESTO HDLC

Statistics for case statements in always block at line 27 in file
	'../../RTL/MUX/MUX_6x1_ARBITER_output.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'MUX_6x1_Arbiter_output'.
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MUX_6x1_Arbiter_output'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'MUX_6x1_Arbiter_output' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'MUX_6x1_Arbiter_output'
  Mapping 'MUX_6x1_Arbiter_output'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    2017.7      0.00       0.0       0.0                          
    0:00:00    2017.7      0.00       0.0       0.0                          
    0:00:00    2017.7      0.00       0.0       0.0                          
    0:00:00    2017.7      0.00       0.0       0.0                          
    0:00:00    2017.7      0.00       0.0       0.0                          
    0:00:00    2017.7      0.00       0.0       0.0                          
    0:00:00    2017.7      0.00       0.0       0.0                          
    0:00:00    2017.7      0.00       0.0       0.0                          
    0:00:00    2017.7      0.00       0.0       0.0                          
    0:00:00    2017.7      0.00       0.0       0.0                          
    0:00:00    2017.7      0.00       0.0       0.0                          
    0:00:00    2017.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    2017.7      0.00       0.0       0.0                          
    0:00:00    2017.7      0.00       0.0       0.0                          
    0:00:00    2017.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    2017.7      0.00       0.0       0.0                          
    0:00:00    2017.7      0.00       0.0       0.0                          
    0:00:00    2017.7      0.00       0.0       0.0                          
    0:00:00    2017.7      0.00       0.0       0.0                          
    0:00:00    2017.7      0.00       0.0       0.0                          
    0:00:00    2017.7      0.00       0.0       0.0                          
    0:00:00    2017.7      0.00       0.0       0.0                          
    0:00:00    2017.7      0.00       0.0       0.0                          
    0:00:00    2017.7      0.00       0.0       0.0                          
    0:00:00    2017.7      0.00       0.0       0.0                          
    0:00:00    2017.7      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design >> ../reports_synopsys/mux/WARNINGS/WARNINGS_MUX_ARBITER.txt
uplevel #0 { report_area } >> ../reports_synopsys/mux/area_ARBITER.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/mux/timing_ARBITER.txt
remove_design -designs
Removing design 'MUX_6x1_Arbiter_output'
1
analyze -library WORK -format vhdl {
../../RTL/MUX/MUX_5x1_ARBITER_output.vhd
}
Running PRESTO HDLC
Compiling Entity Declaration MUX_5X1_ARBITER_OUTPUT
Compiling Architecture RTL of MUX_5X1_ARBITER_OUTPUT
Warning:  ../../RTL/MUX/MUX_5x1_ARBITER_output.vhd:24: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate MUX_5x1_ARBITER_output -architecture RTL -library DEFAULT
Running PRESTO HDLC

Statistics for case statements in always block at line 26 in file
	'../../RTL/MUX/MUX_5x1_ARBITER_output.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            28            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'MUX_5x1_Arbiter_output'.
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MUX_5x1_Arbiter_output'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'MUX_5x1_Arbiter_output' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'MUX_5x1_Arbiter_output'
  Mapping 'MUX_5x1_Arbiter_output'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    1658.0      0.00       0.0       0.0                          
    0:00:00    1658.0      0.00       0.0       0.0                          
    0:00:00    1658.0      0.00       0.0       0.0                          
    0:00:01    1658.0      0.00       0.0       0.0                          
    0:00:01    1658.0      0.00       0.0       0.0                          
    0:00:01    1658.0      0.00       0.0       0.0                          
    0:00:01    1658.0      0.00       0.0       0.0                          
    0:00:01    1658.0      0.00       0.0       0.0                          
    0:00:01    1658.0      0.00       0.0       0.0                          
    0:00:01    1658.0      0.00       0.0       0.0                          
    0:00:01    1658.0      0.00       0.0       0.0                          
    0:00:01    1658.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    1658.0      0.00       0.0       0.0                          
    0:00:01    1658.0      0.00       0.0       0.0                          
    0:00:01    1658.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    1658.0      0.00       0.0       0.0                          
    0:00:01    1658.0      0.00       0.0       0.0                          
    0:00:01    1658.0      0.00       0.0       0.0                          
    0:00:01    1658.0      0.00       0.0       0.0                          
    0:00:01    1658.0      0.00       0.0       0.0                          
    0:00:01    1658.0      0.00       0.0       0.0                          
    0:00:01    1658.0      0.00       0.0       0.0                          
    0:00:01    1658.0      0.00       0.0       0.0                          
    0:00:01    1658.0      0.00       0.0       0.0                          
    0:00:01    1658.0      0.00       0.0       0.0                          
    0:00:01    1658.0      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design >> ../reports_synopsys/mux/WARNINGS/WARNINGS_MUX_ARBITER.txt
uplevel #0 { report_area } >> ../reports_synopsys/mux/area_ARBITER.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/mux/timing_ARBITER.txt
source -continue_on_error -verbose -echo ../scripts/mux/FIFO_muxes.tcl
remove_design -designs
Removing design 'MUX_5x1_Arbiter_output'
1
analyze -library WORK -format vhdl {
../../RTL/MUX/MUX_2x1_FIFO_output.vhd
}
Running PRESTO HDLC
Compiling Entity Declaration MUX_2X1_FIFO_OUTPUT
Compiling Architecture RTL of MUX_2X1_FIFO_OUTPUT
Warning:  ../../RTL/MUX/MUX_2x1_FIFO_output.vhd:22: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate MUX_2x1_FIFO_output -architecture RTL -library DEFAULT -parameters "DATA_WIDTH = 32"
Running PRESTO HDLC

Statistics for case statements in always block at line 24 in file
	'../../RTL/MUX/MUX_2x1_FIFO_output.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            26            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'MUX_2x1_FIFO_output_DATA_WIDTH32'.
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MUX_2x1_FIFO_output_DATA_WIDTH32'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'MUX_2x1_FIFO_output_DATA_WIDTH32' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'MUX_2x1_FIFO_output_DATA_WIDTH32'
  Mapping 'MUX_2x1_FIFO_output_DATA_WIDTH32'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    1718.9      0.00       0.0       3.6                          
    0:00:00    1718.9      0.00       0.0       3.6                          
    0:00:00    1718.9      0.00       0.0       3.6                          
    0:00:00    1718.9      0.00       0.0       3.6                          
    0:00:00    1718.9      0.00       0.0       3.6                          
    0:00:00    1718.9      0.00       0.0       3.6                          
    0:00:00    1718.9      0.00       0.0       3.6                          
    0:00:00    1718.9      0.00       0.0       3.6                          
    0:00:00    1718.9      0.00       0.0       3.6                          
    0:00:00    1718.9      0.00       0.0       0.0                          
    0:00:00    1718.9      0.00       0.0       0.0                          
    0:00:00    1718.9      0.00       0.0       0.0                          
    0:00:00    1718.9      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    1718.9      0.00       0.0       0.0                          
    0:00:00    1718.9      0.00       0.0       0.0                          
    0:00:00    1718.9      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    1718.9      0.00       0.0       0.0                          
    0:00:00    1718.9      0.00       0.0       0.0                          
    0:00:00    1718.9      0.00       0.0       0.0                          
    0:00:00    1718.9      0.00       0.0       0.0                          
    0:00:00    1718.9      0.00       0.0       0.0                          
    0:00:00    1718.9      0.00       0.0       0.0                          
    0:00:00    1718.9      0.00       0.0       0.0                          
    0:00:00    1718.9      0.00       0.0       0.0                          
    0:00:00    1718.9      0.00       0.0       0.0                          
    0:00:00    1718.9      0.00       0.0       0.0                          
    0:00:00    1718.9      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design > ../reports_synopsys/mux/WARNINGS/WARNINGS_MUX_FIFO.txt
uplevel #0 { report_area } > ../reports_synopsys/mux/area_FIFO.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/mux/timing_FIFO.txt
remove_design -designs
Removing design 'MUX_2x1_FIFO_output_DATA_WIDTH32'
1
analyze -library WORK -format vhdl {
../../RTL/MUX/MUX_5x1_FIFO_input.vhd
}
Running PRESTO HDLC
Compiling Entity Declaration MUX_5X1_FIFO_INPUT
Compiling Architecture RTL of MUX_5X1_FIFO_INPUT
Warning:  ../../RTL/MUX/MUX_5x1_FIFO_input.vhd:24: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate MUX_5x1_FIFO_input -architecture RTL -library DEFAULT -parameters "DATA_WIDTH = 32"
Running PRESTO HDLC

Statistics for case statements in always block at line 26 in file
	'../../RTL/MUX/MUX_5x1_FIFO_input.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            28            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'MUX_5x1_FIFO_input_DATA_WIDTH32'.
1
compile

Information: There are 5 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MUX_5x1_FIFO_input_DATA_WIDTH32'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'MUX_5x1_FIFO_input_DATA_WIDTH32' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'MUX_5x1_FIFO_input_DATA_WIDTH32'
  Mapping 'MUX_5x1_FIFO_input_DATA_WIDTH32'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    5139.0      0.00       0.0      12.9                          
    0:00:00    5139.0      0.00       0.0      12.9                          
    0:00:00    5139.0      0.00       0.0      12.9                          
    0:00:00    5139.0      0.00       0.0      12.9                          
    0:00:00    5139.0      0.00       0.0      12.9                          
    0:00:00    5139.0      0.00       0.0      12.9                          
    0:00:00    5139.0      0.00       0.0      12.9                          
    0:00:00    5139.0      0.00       0.0      12.9                          
    0:00:00    5139.0      0.00       0.0      12.9                          
    0:00:00    5139.0      0.00       0.0       0.1                          
    0:00:00    5139.0      0.00       0.0       0.0                          
    0:00:00    5141.8      0.00       0.0       0.0                          
    0:00:00    5141.8      0.00       0.0       0.0                          
    0:00:00    5141.8      0.00       0.0       0.0                          
    0:00:00    5141.8      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    5141.8      0.00       0.0       0.0                          
    0:00:00    5141.8      0.00       0.0       0.0                          
    0:00:00    5141.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    5141.8      0.00       0.0       0.0                          
    0:00:00    5141.8      0.00       0.0       0.0                          
    0:00:00    5141.8      0.00       0.0       0.0                          
    0:00:00    5141.8      0.00       0.0       0.0                          
    0:00:00    5141.8      0.00       0.0       0.0                          
    0:00:00    5141.8      0.00       0.0       0.0                          
    0:00:00    5141.8      0.00       0.0       0.0                          
    0:00:00    5141.8      0.00       0.0       0.0                          
    0:00:00    5141.8      0.00       0.0       0.0                          
    0:00:00    5141.8      0.00       0.0       0.0                          
    0:00:00    5141.8      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design >> ../reports_synopsys/mux/WARNINGS/WARNINGS_MUX_FIFO.txt
uplevel #0 { report_area } >> ../reports_synopsys/mux/area_FIFO.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/mux/timing_FIFO.txt
remove_design -designs
Removing design 'MUX_5x1_FIFO_input_DATA_WIDTH32'
1
analyze -library WORK -format vhdl {
../../RTL/MUX/MUX_6x1_FIFO_output.vhd
}
Running PRESTO HDLC
Compiling Entity Declaration MUX_6X1_FIFO_OUTPUT
Compiling Architecture RTL of MUX_6X1_FIFO_OUTPUT
Warning:  ../../RTL/MUX/MUX_6x1_FIFO_output.vhd:22: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate MUX_6x1_FIFO_output -architecture RTL -library DEFAULT -parameters "DATA_WIDTH = 32"
Running PRESTO HDLC

Statistics for case statements in always block at line 24 in file
	'../../RTL/MUX/MUX_6x1_FIFO_output.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            26            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'MUX_6x1_FIFO_output_DATA_WIDTH32'.
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MUX_6x1_FIFO_output_DATA_WIDTH32'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'MUX_6x1_FIFO_output_DATA_WIDTH32' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'MUX_6x1_FIFO_output_DATA_WIDTH32'
  Mapping 'MUX_6x1_FIFO_output_DATA_WIDTH32'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    5811.7      0.00       0.0      14.3                          
    0:00:00    5811.7      0.00       0.0      14.3                          
    0:00:00    5811.7      0.00       0.0      14.3                          
    0:00:00    5811.7      0.00       0.0      14.3                          
    0:00:00    5811.7      0.00       0.0      14.3                          
    0:00:00    5811.7      0.00       0.0      14.3                          
    0:00:00    5811.7      0.00       0.0      14.3                          
    0:00:00    5811.7      0.00       0.0      14.3                          
    0:00:00    5811.7      0.00       0.0      14.3                          
    0:00:00    5811.7      0.00       0.0       3.6                          
    0:00:00    5811.7      0.00       0.0       0.0                          
    0:00:00    5811.7      0.00       0.0       0.0                          
    0:00:00    5811.7      0.00       0.0       0.0                          
    0:00:00    5811.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    5811.7      0.00       0.0       0.0                          
    0:00:00    5811.7      0.00       0.0       0.0                          
    0:00:00    5811.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    5811.7      0.00       0.0       0.0                          
    0:00:00    5811.7      0.00       0.0       0.0                          
    0:00:00    5811.7      0.00       0.0       0.0                          
    0:00:00    5811.7      0.00       0.0       0.0                          
    0:00:00    5811.7      0.00       0.0       0.0                          
    0:00:00    5811.7      0.00       0.0       0.0                          
    0:00:00    5811.7      0.00       0.0       0.0                          
    0:00:00    5811.7      0.00       0.0       0.0                          
    0:00:00    5811.7      0.00       0.0       0.0                          
    0:00:00    5811.7      0.00       0.0       0.0                          
    0:00:00    5811.7      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design >> ../reports_synopsys/mux/WARNINGS/WARNINGS_MUX_FIFO.txt
uplevel #0 { report_area } >> ../reports_synopsys/mux/area_FIFO.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/mux/timing_FIFO.txt
remove_design -designs
Removing design 'MUX_6x1_FIFO_output_DATA_WIDTH32'
1
analyze -library WORK -format vhdl {
../../RTL/MUX/MUX_5x1_FIFO_output.vhd
}
Running PRESTO HDLC
Compiling Entity Declaration MUX_5X1_FIFO_OUTPUT
Compiling Architecture RTL of MUX_5X1_FIFO_OUTPUT
Warning:  ../../RTL/MUX/MUX_5x1_FIFO_output.vhd:22: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate MUX_5x1_FIFO_output -architecture RTL -library DEFAULT -parameters "DATA_WIDTH = 32"
Running PRESTO HDLC

Statistics for case statements in always block at line 24 in file
	'../../RTL/MUX/MUX_5x1_FIFO_output.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            26            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'MUX_5x1_FIFO_output_DATA_WIDTH32'.
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MUX_5x1_FIFO_output_DATA_WIDTH32'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'MUX_5x1_FIFO_output_DATA_WIDTH32' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'MUX_5x1_FIFO_output_DATA_WIDTH32'
  Mapping 'MUX_5x1_FIFO_output_DATA_WIDTH32'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    4765.2      0.00       0.0      11.0                          
    0:00:00    4765.2      0.00       0.0      11.0                          
    0:00:00    4765.2      0.00       0.0      11.0                          
    0:00:00    4765.2      0.00       0.0      11.0                          
    0:00:00    4765.2      0.00       0.0      11.0                          
    0:00:00    4765.2      0.00       0.0      11.0                          
    0:00:00    4765.2      0.00       0.0      11.0                          
    0:00:00    4765.2      0.00       0.0      11.0                          
    0:00:00    4765.2      0.00       0.0      11.0                          
    0:00:00    4765.2      0.00       0.0       0.1                          
    0:00:00    4765.2      0.00       0.0       0.0                          
    0:00:00    4765.2      0.00       0.0       0.0                          
    0:00:00    4765.2      0.00       0.0       0.0                          
    0:00:00    4765.2      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    4765.2      0.00       0.0       0.0                          
    0:00:00    4765.2      0.00       0.0       0.0                          
    0:00:00    4765.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    4765.2      0.00       0.0       0.0                          
    0:00:00    4765.2      0.00       0.0       0.0                          
    0:00:00    4765.2      0.00       0.0       0.0                          
    0:00:00    4765.2      0.00       0.0       0.0                          
    0:00:00    4765.2      0.00       0.0       0.0                          
    0:00:00    4765.2      0.00       0.0       0.0                          
    0:00:00    4765.2      0.00       0.0       0.0                          
    0:00:00    4765.2      0.00       0.0       0.0                          
    0:00:00    4765.2      0.00       0.0       0.0                          
    0:00:00    4765.2      0.00       0.0       0.0                          
    0:00:00    4765.2      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design >> ../reports_synopsys/mux/WARNINGS/WARNINGS_MUX_FIFO.txt
uplevel #0 { report_area } >> ../reports_synopsys/mux/area_FIFO.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/mux/timing_FIFO.txt
source -continue_on_error -verbose -echo ../scripts/mux/LBDR_muxes.tcl
remove_design -designs
Removing design 'MUX_5x1_FIFO_output_DATA_WIDTH32'
1
analyze -library WORK -format vhdl {
../../RTL/MUX/MUX_2x1_LBDR_output.vhd
}
Running PRESTO HDLC
Compiling Entity Declaration MUX_2X1_LBDR_OUTPUT
Compiling Architecture RTL of MUX_2X1_LBDR_OUTPUT
Warning:  ../../RTL/MUX/MUX_2x1_LBDR_output.vhd:17: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate MUX_2x1_LBDR_output -architecture RTL -library DEFAULT
Running PRESTO HDLC

Statistics for case statements in always block at line 19 in file
	'../../RTL/MUX/MUX_2x1_LBDR_output.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            21            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'MUX_2x1_LBDR_output'.
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MUX_2x1_LBDR_output'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'MUX_2x1_LBDR_output' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'MUX_2x1_LBDR_output'
  Mapping 'MUX_2x1_LBDR_output'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     373.8      0.00       0.0       0.0                          
    0:00:01     373.8      0.00       0.0       0.0                          
    0:00:01     373.8      0.00       0.0       0.0                          
    0:00:01     373.8      0.00       0.0       0.0                          
    0:00:01     373.8      0.00       0.0       0.0                          
    0:00:01     373.8      0.00       0.0       0.0                          
    0:00:01     373.8      0.00       0.0       0.0                          
    0:00:01     373.8      0.00       0.0       0.0                          
    0:00:01     373.8      0.00       0.0       0.0                          
    0:00:01     373.8      0.00       0.0       0.0                          
    0:00:01     373.8      0.00       0.0       0.0                          
    0:00:01     373.8      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     373.8      0.00       0.0       0.0                          
    0:00:01     373.8      0.00       0.0       0.0                          
    0:00:01     373.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     373.8      0.00       0.0       0.0                          
    0:00:01     373.8      0.00       0.0       0.0                          
    0:00:01     373.8      0.00       0.0       0.0                          
    0:00:01     373.8      0.00       0.0       0.0                          
    0:00:01     373.8      0.00       0.0       0.0                          
    0:00:01     373.8      0.00       0.0       0.0                          
    0:00:01     373.8      0.00       0.0       0.0                          
    0:00:01     373.8      0.00       0.0       0.0                          
    0:00:01     373.8      0.00       0.0       0.0                          
    0:00:01     373.8      0.00       0.0       0.0                          
    0:00:01     373.8      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design > ../reports_synopsys/mux/WARNINGS/WARNINGS_MUX_LBDR.txt
uplevel #0 { report_area } > ../reports_synopsys/mux/area_LBDR.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/mux/timing_LBDR.txt
remove_design -designs
Removing design 'MUX_2x1_LBDR_output'
1
analyze -library WORK -format vhdl {
../../RTL/MUX/MUX_5x1_LBDR_input.vhd
}
Running PRESTO HDLC
Compiling Entity Declaration MUX_5X1_LBDR_INPUT
Compiling Architecture RTL of MUX_5X1_LBDR_INPUT
Warning:  ../../RTL/MUX/MUX_5x1_LBDR_input.vhd:22: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate MUX_5x1_LBDR_input -architecture RTL -library DEFAULT
Running PRESTO HDLC

Statistics for case statements in always block at line 24 in file
	'../../RTL/MUX/MUX_5x1_LBDR_input.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            26            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'MUX_5x1_LBDR_input'.
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MUX_5x1_LBDR_input'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'MUX_5x1_LBDR_input' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'MUX_5x1_LBDR_input'
  Mapping 'MUX_5x1_LBDR_input'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    1252.7      0.00       0.0       0.0                          
    0:00:00    1252.7      0.00       0.0       0.0                          
    0:00:00    1252.7      0.00       0.0       0.0                          
    0:00:00    1252.7      0.00       0.0       0.0                          
    0:00:00    1252.7      0.00       0.0       0.0                          
    0:00:00    1252.7      0.00       0.0       0.0                          
    0:00:00    1252.7      0.00       0.0       0.0                          
    0:00:00    1252.7      0.00       0.0       0.0                          
    0:00:00    1252.7      0.00       0.0       0.0                          
    0:00:00    1252.7      0.00       0.0       0.0                          
    0:00:00    1252.7      0.00       0.0       0.0                          
    0:00:00    1252.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    1252.7      0.00       0.0       0.0                          
    0:00:00    1252.7      0.00       0.0       0.0                          
    0:00:00    1252.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    1252.7      0.00       0.0       0.0                          
    0:00:00    1252.7      0.00       0.0       0.0                          
    0:00:00    1252.7      0.00       0.0       0.0                          
    0:00:00    1252.7      0.00       0.0       0.0                          
    0:00:00    1252.7      0.00       0.0       0.0                          
    0:00:00    1252.7      0.00       0.0       0.0                          
    0:00:00    1252.7      0.00       0.0       0.0                          
    0:00:00    1252.7      0.00       0.0       0.0                          
    0:00:00    1252.7      0.00       0.0       0.0                          
    0:00:00    1252.7      0.00       0.0       0.0                          
    0:00:00    1252.7      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design >> ../reports_synopsys/mux/WARNINGS/WARNINGS_MUX_LBDR.txt
uplevel #0 { report_area } >> ../reports_synopsys/mux/area_LBDR.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/mux/timing_LBDR.txt
remove_design -designs
Removing design 'MUX_5x1_LBDR_input'
1
analyze -library WORK -format vhdl {
../../RTL/MUX/MUX_6x1_LBDR_output.vhd
}
Running PRESTO HDLC
Compiling Entity Declaration MUX_6X1_LBDR_OUTPUT
Compiling Architecture RTL of MUX_6X1_LBDR_OUTPUT
Warning:  ../../RTL/MUX/MUX_6x1_LBDR_output.vhd:21: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate MUX_6x1_LBDR_output -architecture RTL -library DEFAULT
Running PRESTO HDLC

Statistics for case statements in always block at line 23 in file
	'../../RTL/MUX/MUX_6x1_LBDR_output.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            25            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'MUX_6x1_LBDR_output'.
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MUX_6x1_LBDR_output'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'MUX_6x1_LBDR_output' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'MUX_6x1_LBDR_output'
  Mapping 'MUX_6x1_LBDR_output'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    1028.0      0.00       0.0       0.0                          
    0:00:00    1028.0      0.00       0.0       0.0                          
    0:00:00    1028.0      0.00       0.0       0.0                          
    0:00:00    1028.0      0.00       0.0       0.0                          
    0:00:00    1028.0      0.00       0.0       0.0                          
    0:00:00    1028.0      0.00       0.0       0.0                          
    0:00:00    1028.0      0.00       0.0       0.0                          
    0:00:00    1028.0      0.00       0.0       0.0                          
    0:00:00    1028.0      0.00       0.0       0.0                          
    0:00:00    1028.0      0.00       0.0       0.0                          
    0:00:00    1028.0      0.00       0.0       0.0                          
    0:00:00    1028.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    1028.0      0.00       0.0       0.0                          
    0:00:00    1028.0      0.00       0.0       0.0                          
    0:00:00    1028.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    1028.0      0.00       0.0       0.0                          
    0:00:00    1028.0      0.00       0.0       0.0                          
    0:00:00    1028.0      0.00       0.0       0.0                          
    0:00:00    1028.0      0.00       0.0       0.0                          
    0:00:00    1028.0      0.00       0.0       0.0                          
    0:00:00    1028.0      0.00       0.0       0.0                          
    0:00:00    1028.0      0.00       0.0       0.0                          
    0:00:00    1028.0      0.00       0.0       0.0                          
    0:00:00    1028.0      0.00       0.0       0.0                          
    0:00:00    1028.0      0.00       0.0       0.0                          
    0:00:00    1028.0      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design >> ../reports_synopsys/mux/WARNINGS/WARNINGS_MUX_LBDR.txt
uplevel #0 { report_area } >> ../reports_synopsys/mux/area_LBDR.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/mux/timing_LBDR.txt
remove_design -designs
Removing design 'MUX_6x1_LBDR_output'
1
analyze -library WORK -format vhdl {
../../RTL/MUX/MUX_5x1_LBDR_output.vhd
}
Running PRESTO HDLC
Compiling Entity Declaration MUX_5X1_LBDR_OUTPUT
Compiling Architecture RTL of MUX_5X1_LBDR_OUTPUT
Warning:  ../../RTL/MUX/MUX_5x1_LBDR_output.vhd:20: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate MUX_5x1_LBDR_output -architecture RTL -library DEFAULT
Running PRESTO HDLC

Statistics for case statements in always block at line 22 in file
	'../../RTL/MUX/MUX_5x1_LBDR_output.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'MUX_5x1_LBDR_output'.
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MUX_5x1_LBDR_output'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'MUX_5x1_LBDR_output' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'MUX_5x1_LBDR_output'
  Mapping 'MUX_5x1_LBDR_output'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     847.4      0.00       0.0       0.0                          
    0:00:00     847.4      0.00       0.0       0.0                          
    0:00:00     847.4      0.00       0.0       0.0                          
    0:00:00     847.4      0.00       0.0       0.0                          
    0:00:00     847.4      0.00       0.0       0.0                          
    0:00:00     847.4      0.00       0.0       0.0                          
    0:00:00     847.4      0.00       0.0       0.0                          
    0:00:00     847.4      0.00       0.0       0.0                          
    0:00:00     847.4      0.00       0.0       0.0                          
    0:00:00     847.4      0.00       0.0       0.0                          
    0:00:00     847.4      0.00       0.0       0.0                          
    0:00:00     847.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     847.4      0.00       0.0       0.0                          
    0:00:00     847.4      0.00       0.0       0.0                          
    0:00:00     847.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     847.4      0.00       0.0       0.0                          
    0:00:00     847.4      0.00       0.0       0.0                          
    0:00:00     847.4      0.00       0.0       0.0                          
    0:00:00     847.4      0.00       0.0       0.0                          
    0:00:00     847.4      0.00       0.0       0.0                          
    0:00:00     847.4      0.00       0.0       0.0                          
    0:00:00     847.4      0.00       0.0       0.0                          
    0:00:00     847.4      0.00       0.0       0.0                          
    0:00:00     847.4      0.00       0.0       0.0                          
    0:00:00     847.4      0.00       0.0       0.0                          
    0:00:00     847.4      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design >> ../reports_synopsys/mux/WARNINGS/WARNINGS_MUX_LBDR.txt
uplevel #0 { report_area } >> ../reports_synopsys/mux/area_LBDR.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/mux/timing_LBDR.txt
source -continue_on_error -verbose -echo ../scripts/mux/XBAR_muxes.tcl
remove_design -designs
Removing design 'MUX_5x1_LBDR_output'
1
analyze -library WORK -format vhdl {
../../RTL/MUX/MUX_2x1_XBAR_output.vhd
}
Running PRESTO HDLC
Compiling Entity Declaration MUX_2X1_XBAR_OUTPUT
Compiling Architecture RTL of MUX_2X1_XBAR_OUTPUT
Warning:  ../../RTL/MUX/MUX_2x1_XBAR_output.vhd:17: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate MUX_2x1_XBAR_output -architecture RTL -library DEFAULT
Running PRESTO HDLC

Statistics for case statements in always block at line 19 in file
	'../../RTL/MUX/MUX_2x1_XBAR_output.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            21            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'MUX_2x1_XBAR_output'.
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MUX_2x1_XBAR_output'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'MUX_2x1_XBAR_output' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'MUX_2x1_XBAR_output'
  Mapping 'MUX_2x1_XBAR_output'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    1622.2      0.00       0.0       3.2                          
    0:00:00    1622.2      0.00       0.0       3.2                          
    0:00:00    1622.2      0.00       0.0       3.2                          
    0:00:00    1622.2      0.00       0.0       3.2                          
    0:00:00    1622.2      0.00       0.0       3.2                          
    0:00:00    1622.2      0.00       0.0       3.2                          
    0:00:00    1622.2      0.00       0.0       3.2                          
    0:00:00    1622.2      0.00       0.0       3.2                          
    0:00:00    1622.2      0.00       0.0       3.2                          
    0:00:00    1622.2      0.00       0.0       0.0                          
    0:00:00    1622.2      0.00       0.0       0.0                          
    0:00:00    1622.2      0.00       0.0       0.0                          
    0:00:00    1622.2      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    1622.2      0.00       0.0       0.0                          
    0:00:00    1622.2      0.00       0.0       0.0                          
    0:00:00    1622.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    1622.2      0.00       0.0       0.0                          
    0:00:00    1622.2      0.00       0.0       0.0                          
    0:00:00    1622.2      0.00       0.0       0.0                          
    0:00:00    1622.2      0.00       0.0       0.0                          
    0:00:00    1622.2      0.00       0.0       0.0                          
    0:00:00    1622.2      0.00       0.0       0.0                          
    0:00:00    1622.2      0.00       0.0       0.0                          
    0:00:00    1622.2      0.00       0.0       0.0                          
    0:00:00    1622.2      0.00       0.0       0.0                          
    0:00:00    1622.2      0.00       0.0       0.0                          
    0:00:00    1622.2      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design > ../reports_synopsys/mux/WARNINGS/WARNINGS_MUX_XBAR.txt
uplevel #0 { report_area } > ../reports_synopsys/mux/area_XBAR.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/mux/timing_XBAR.txt
remove_design -designs
Removing design 'MUX_2x1_XBAR_output'
1
analyze -library WORK -format vhdl {
../../RTL/MUX/MUX_5x1_XBAR_input.vhd
}
Running PRESTO HDLC
Compiling Entity Declaration MUX_5X1_XBAR_INPUT
Compiling Architecture RTL of MUX_5X1_XBAR_INPUT
Warning:  ../../RTL/MUX/MUX_5x1_XBAR_input.vhd:18: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate MUX_5x1_XBAR_input -architecture RTL -library DEFAULT
Running PRESTO HDLC

Statistics for case statements in always block at line 20 in file
	'../../RTL/MUX/MUX_5x1_XBAR_input.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            22            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'MUX_5x1_XBAR_input'.
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MUX_5x1_XBAR_input'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'MUX_5x1_XBAR_input' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'MUX_5x1_XBAR_input'
  Mapping 'MUX_5x1_XBAR_input'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     847.4      0.00       0.0       0.0                          
    0:00:01     847.4      0.00       0.0       0.0                          
    0:00:01     847.4      0.00       0.0       0.0                          
    0:00:01     847.4      0.00       0.0       0.0                          
    0:00:01     847.4      0.00       0.0       0.0                          
    0:00:01     847.4      0.00       0.0       0.0                          
    0:00:01     847.4      0.00       0.0       0.0                          
    0:00:01     847.4      0.00       0.0       0.0                          
    0:00:01     847.4      0.00       0.0       0.0                          
    0:00:01     847.4      0.00       0.0       0.0                          
    0:00:01     847.4      0.00       0.0       0.0                          
    0:00:01     847.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     847.4      0.00       0.0       0.0                          
    0:00:01     847.4      0.00       0.0       0.0                          
    0:00:01     847.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     847.4      0.00       0.0       0.0                          
    0:00:01     847.4      0.00       0.0       0.0                          
    0:00:01     847.4      0.00       0.0       0.0                          
    0:00:01     847.4      0.00       0.0       0.0                          
    0:00:01     847.4      0.00       0.0       0.0                          
    0:00:01     847.4      0.00       0.0       0.0                          
    0:00:01     847.4      0.00       0.0       0.0                          
    0:00:01     847.4      0.00       0.0       0.0                          
    0:00:01     847.4      0.00       0.0       0.0                          
    0:00:01     847.4      0.00       0.0       0.0                          
    0:00:01     847.4      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design >> ../reports_synopsys/mux/WARNINGS/WARNINGS_MUX_XBAR.txt
uplevel #0 { report_area } >> ../reports_synopsys/mux/area_XBAR.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/mux/timing_XBAR.txt
remove_design -designs
Removing design 'MUX_5x1_XBAR_input'
1
analyze -library WORK -format vhdl {
../../RTL/MUX/MUX_6x1_XBAR_output.vhd
}
Running PRESTO HDLC
Compiling Entity Declaration MUX_6X1_XBAR_OUTPUT
Compiling Architecture RTL of MUX_6X1_XBAR_OUTPUT
Warning:  ../../RTL/MUX/MUX_6x1_XBAR_output.vhd:21: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate MUX_6x1_XBAR_output -architecture RTL -library DEFAULT
Running PRESTO HDLC

Statistics for case statements in always block at line 23 in file
	'../../RTL/MUX/MUX_6x1_XBAR_output.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            25            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'MUX_6x1_XBAR_output'.
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MUX_6x1_XBAR_output'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'MUX_6x1_XBAR_output' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'MUX_6x1_XBAR_output'
  Mapping 'MUX_6x1_XBAR_output'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    5481.7      0.00       0.0      12.7                          
    0:00:00    5481.7      0.00       0.0      12.7                          
    0:00:00    5481.7      0.00       0.0      12.7                          
    0:00:00    5481.7      0.00       0.0      12.7                          
    0:00:00    5481.7      0.00       0.0      12.7                          
    0:00:00    5481.7      0.00       0.0      12.7                          
    0:00:00    5481.7      0.00       0.0      12.7                          
    0:00:00    5481.7      0.00       0.0      12.7                          
    0:00:00    5481.7      0.00       0.0      12.7                          
    0:00:00    5481.7      0.00       0.0       3.2                          
    0:00:00    5481.7      0.00       0.0       0.0                          
    0:00:00    5481.7      0.00       0.0       0.0                          
    0:00:00    5481.7      0.00       0.0       0.0                          
    0:00:00    5481.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    5481.7      0.00       0.0       0.0                          
    0:00:00    5481.7      0.00       0.0       0.0                          
    0:00:00    5481.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    5481.7      0.00       0.0       0.0                          
    0:00:00    5481.7      0.00       0.0       0.0                          
    0:00:00    5481.7      0.00       0.0       0.0                          
    0:00:00    5481.7      0.00       0.0       0.0                          
    0:00:00    5481.7      0.00       0.0       0.0                          
    0:00:00    5481.7      0.00       0.0       0.0                          
    0:00:00    5481.7      0.00       0.0       0.0                          
    0:00:00    5481.7      0.00       0.0       0.0                          
    0:00:00    5481.7      0.00       0.0       0.0                          
    0:00:00    5481.7      0.00       0.0       0.0                          
    0:00:00    5481.7      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design >> ../reports_synopsys/mux/WARNINGS/WARNINGS_MUX_XBAR.txt
uplevel #0 { report_area } >> ../reports_synopsys/mux/area_XBAR.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/mux/timing_XBAR.txt
remove_design -designs
Removing design 'MUX_6x1_XBAR_output'
1
analyze -library WORK -format vhdl {
../../RTL/MUX/MUX_5x1_XBAR_output.vhd
}
Running PRESTO HDLC
Compiling Entity Declaration MUX_5X1_XBAR_OUTPUT
Compiling Architecture RTL of MUX_5X1_XBAR_OUTPUT
Warning:  ../../RTL/MUX/MUX_5x1_XBAR_output.vhd:20: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate MUX_5x1_XBAR_output -architecture RTL -library DEFAULT
Running PRESTO HDLC

Statistics for case statements in always block at line 22 in file
	'../../RTL/MUX/MUX_5x1_XBAR_output.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'MUX_5x1_XBAR_output'.
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MUX_5x1_XBAR_output'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'MUX_5x1_XBAR_output' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'MUX_5x1_XBAR_output'
  Mapping 'MUX_5x1_XBAR_output'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    4495.0      0.00       0.0       9.7                          
    0:00:00    4495.0      0.00       0.0       9.7                          
    0:00:00    4495.0      0.00       0.0       9.7                          
    0:00:00    4495.0      0.00       0.0       9.7                          
    0:00:00    4495.0      0.00       0.0       9.7                          
    0:00:00    4495.0      0.00       0.0       9.7                          
    0:00:00    4495.0      0.00       0.0       9.7                          
    0:00:00    4495.0      0.00       0.0       9.7                          
    0:00:00    4495.0      0.00       0.0       9.7                          
    0:00:00    4495.0      0.00       0.0       0.1                          
    0:00:00    4495.0      0.00       0.0       0.0                          
    0:00:00    4495.0      0.00       0.0       0.0                          
    0:00:00    4495.0      0.00       0.0       0.0                          
    0:00:00    4495.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    4495.0      0.00       0.0       0.0                          
    0:00:00    4495.0      0.00       0.0       0.0                          
    0:00:00    4495.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    4495.0      0.00       0.0       0.0                          
    0:00:00    4495.0      0.00       0.0       0.0                          
    0:00:00    4495.0      0.00       0.0       0.0                          
    0:00:00    4495.0      0.00       0.0       0.0                          
    0:00:00    4495.0      0.00       0.0       0.0                          
    0:00:00    4495.0      0.00       0.0       0.0                          
    0:00:00    4495.0      0.00       0.0       0.0                          
    0:00:00    4495.0      0.00       0.0       0.0                          
    0:00:00    4495.0      0.00       0.0       0.0                          
    0:00:00    4495.0      0.00       0.0       0.0                          
    0:00:00    4495.0      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design >> ../reports_synopsys/mux/WARNINGS/WARNINGS_MUX_XBAR.txt
uplevel #0 { report_area } >> ../reports_synopsys/mux/area_XBAR.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/mux/timing_XBAR.txt
echo ">>>>>ROUTERS<<<<<"
>>>>>ROUTERS<<<<<
source -continue_on_error -verbose -echo ../scripts/router/Router_v0.tcl
remove_design -designs
Removing design 'MUX_5x1_XBAR_output'
1
analyze -library WORK -format vhdl {
../../RTL/XBAR.vhd
../../RTL/LBDR.vhd
../../RTL/FIFO.vhd
../../RTL/ARBITER.vhd
../../RTL/Router/Router_v0_syn.vhd}
Running PRESTO HDLC
-- Compiling Source File ../../RTL/XBAR.vhd
Compiling Entity Declaration XBAR
Compiling Architecture BEHAVIOR of XBAR
Warning:  ../../RTL/XBAR.vhd:21: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/LBDR.vhd
Compiling Entity Declaration LBDR
Compiling Architecture BEHAVIOR of LBDR
Warning:  ../../RTL/LBDR.vhd:26: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/FIFO.vhd
Compiling Entity Declaration FIFO
Compiling Architecture BEHAVIOR of FIFO
Warning:  ../../RTL/FIFO.vhd:27: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/ARBITER.vhd
Compiling Entity Declaration ARBITER
Compiling Architecture BEHAVIOR of ARBITER
Warning:  ../../RTL/ARBITER.vhd:19: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/Router/Router_v0_syn.vhd
Compiling Entity Declaration ROUTER
Compiling Architecture BEHAVIOR of ROUTER
Warning:  ../../RTL/Router/Router_v0_syn.vhd:27: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate ROUTER -architecture BEHAVIOR -library DEFAULT -parameters "DATA_WIDTH = 32, current_address = 0, Rxy_rst = 60, Cx_rst = 10, NoC_size = 4"
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4'.
Information: Building the design 'FIFO' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 117 in file
	'../../RTL/FIFO.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           118            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FIFO_DATA_WIDTH32 line 74 in file
		'../../RTL/FIFO.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  HS_state_out_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  read_pointer_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  write_pointer_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CTS_out_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    FIFO_Mem_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| FIFO_DATA_WIDTH32/96 |   4    |   32    |      2       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'LBDR' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "cur_addr_rst=0,Rxy_rst=60,Cx_rst=10,NoC_size=4". (HDL-193)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'N1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'E1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'W1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'S1' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Inferred memory devices in process
	in routine LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4 line 46 in file
		'../../RTL/LBDR.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Req_L_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_N_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_E_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_W_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_S_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Arbiter'. (HDL-193)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'state' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'state_in' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'next_state' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Statistics for case statements in always block at line 95 in file
	'../../RTL/ARBITER.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           102            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Arbiter line 54 in file
		'../../RTL/ARBITER.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     RTS_FF_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'XBAR' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 23 in file
	'../../RTL/XBAR.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================
Presto compilation completed successfully.
1
create_clock -name "clk" -period 20 -waveform { 0 10  }  { clk  }
1
compile

Information: There are 12 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'XBAR_DATA_WIDTH32_0'
  Processing 'Arbiter_0'
  Processing 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0'
Information: The register 'Req_N_FF_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'Req_W_FF_reg' is a constant and will be removed. (OPT-1206)
  Processing 'FIFO_DATA_WIDTH32_0'
Information: The register 'HS_state_out_reg' will be removed. (OPT-1207)
  Processing 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02  179132.9      0.00       0.0       0.0                          
    0:00:02  179132.9      0.00       0.0       0.0                          
    0:00:02  179132.9      0.00       0.0       0.0                          
    0:00:02  179132.9      0.00       0.0       0.0                          
    0:00:02  179132.9      0.00       0.0       0.0                          
    0:00:04  135865.6      0.00       0.0       0.0                          
    0:00:04  135696.2      0.00       0.0       0.0                          
    0:00:04  135696.2      0.00       0.0       0.0                          
    0:00:04  135696.2      0.00       0.0       0.0                          
    0:00:04  135696.2      0.00       0.0       0.0                          
    0:00:04  135696.2      0.00       0.0       0.0                          
    0:00:04  135696.2      0.00       0.0       0.0                          
    0:00:04  135696.2      0.00       0.0       0.0                          
    0:00:04  135696.2      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  135696.2      0.00       0.0       0.0                          
    0:00:04  135696.2      0.00       0.0       0.0                          
    0:00:04  135579.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  135579.8      0.00       0.0       0.0                          
    0:00:04  135579.8      0.00       0.0       0.0                          
    0:00:05  135056.0      0.00       0.0       0.0                          
    0:00:05  134837.2      0.00       0.0       0.0                          
    0:00:05  134695.2      0.00       0.0       0.0                          
    0:00:05  134581.4      0.00       0.0       0.0                          
    0:00:05  134439.4      0.00       0.0       0.0                          
    0:00:05  134439.4      0.00       0.0       0.0                          
    0:00:05  134439.4      0.00       0.0       0.0                          
    0:00:05  134439.4      0.00       0.0       0.0                          
    0:00:05  134439.4      0.00       0.0       0.0                          
    0:00:05  134439.4      0.00       0.0       0.0                          
    0:00:05  134439.4      0.00       0.0       0.0                          
    0:00:05  134439.4      0.00       0.0       0.0                          
    0:00:05  134244.2      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
uplevel #0 { report_area } > ../reports_synopsys/router/REPORTS_v0.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/router/REPORTS_v0.txt
report_qor >> ../reports_synopsys/router/REPORTS_v0.txt
check_design > ../reports_synopsys/router/WARNINGS/WARNINGS_v0.txt
source -continue_on_error -verbose -echo ../scripts/router/Router_v1.tcl
remove_design -designs
Removing design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4'
Removing design 'XBAR_DATA_WIDTH32_0'
Removing design 'Arbiter_0'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0'
Removing design 'FIFO_DATA_WIDTH32_0'
Removing design 'FIFO_DATA_WIDTH32_1'
Removing design 'FIFO_DATA_WIDTH32_2'
Removing design 'FIFO_DATA_WIDTH32_3'
Removing design 'FIFO_DATA_WIDTH32_4'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_1'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_2'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_3'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_4'
Removing design 'Arbiter_1'
Removing design 'Arbiter_2'
Removing design 'Arbiter_3'
Removing design 'Arbiter_4'
Removing design 'XBAR_DATA_WIDTH32_1'
Removing design 'XBAR_DATA_WIDTH32_2'
Removing design 'XBAR_DATA_WIDTH32_3'
Removing design 'XBAR_DATA_WIDTH32_4'
1
analyze -library WORK -format vhdl {
../../RTL/MUX/MUX_2x1_XBAR_output.vhd
../../RTL/MUX/MUX_2x1_LBDR_output.vhd
../../RTL/MUX/MUX_2x1_FIFO_output.vhd
../../RTL/MUX/MUX_2x1_ARBITER_output.vhd
../../RTL/MUX/MUX_5x1_XBAR_input.vhd
../../RTL/MUX/MUX_5x1_LBDR_input.vhd
../../RTL/MUX/MUX_5x1_FIFO_input.vhd
../../RTL/MUX/MUX_5x1_ARBITER_input.vhd
../../RTL/XBAR.vhd
../../RTL/LBDR.vhd
../../RTL/FIFO.vhd
../../RTL/ARBITER.vhd
../../RTL/FaultControl/Fault_Control_v1.vhd
../../RTL/Router/Router_v1_syn.vhd}
Running PRESTO HDLC
-- Compiling Source File ../../RTL/MUX/MUX_2x1_XBAR_output.vhd
Compiling Entity Declaration MUX_2X1_XBAR_OUTPUT
Compiling Architecture RTL of MUX_2X1_XBAR_OUTPUT
Warning:  ../../RTL/MUX/MUX_2x1_XBAR_output.vhd:17: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/MUX/MUX_2x1_LBDR_output.vhd
Compiling Entity Declaration MUX_2X1_LBDR_OUTPUT
Compiling Architecture RTL of MUX_2X1_LBDR_OUTPUT
Warning:  ../../RTL/MUX/MUX_2x1_LBDR_output.vhd:17: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/MUX/MUX_2x1_FIFO_output.vhd
Compiling Entity Declaration MUX_2X1_FIFO_OUTPUT
Compiling Architecture RTL of MUX_2X1_FIFO_OUTPUT
Warning:  ../../RTL/MUX/MUX_2x1_FIFO_output.vhd:22: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/MUX/MUX_2x1_ARBITER_output.vhd
Compiling Entity Declaration MUX_2X1_ARBITER_OUTPUT
Compiling Architecture RTL of MUX_2X1_ARBITER_OUTPUT
Warning:  ../../RTL/MUX/MUX_2x1_ARBITER_output.vhd:21: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/MUX/MUX_5x1_XBAR_input.vhd
Compiling Entity Declaration MUX_5X1_XBAR_INPUT
Compiling Architecture RTL of MUX_5X1_XBAR_INPUT
Warning:  ../../RTL/MUX/MUX_5x1_XBAR_input.vhd:18: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/MUX/MUX_5x1_LBDR_input.vhd
Compiling Entity Declaration MUX_5X1_LBDR_INPUT
Compiling Architecture RTL of MUX_5X1_LBDR_INPUT
Warning:  ../../RTL/MUX/MUX_5x1_LBDR_input.vhd:22: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/MUX/MUX_5x1_FIFO_input.vhd
Compiling Entity Declaration MUX_5X1_FIFO_INPUT
Compiling Architecture RTL of MUX_5X1_FIFO_INPUT
Warning:  ../../RTL/MUX/MUX_5x1_FIFO_input.vhd:24: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/MUX/MUX_5x1_ARBITER_input.vhd
Compiling Entity Declaration MUX_5X1_ARBITER_INPUT
Compiling Architecture RTL of MUX_5X1_ARBITER_INPUT
Warning:  ../../RTL/MUX/MUX_5x1_ARBITER_input.vhd:19: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/XBAR.vhd
Compiling Entity Declaration XBAR
Compiling Architecture BEHAVIOR of XBAR
Warning:  ../../RTL/XBAR.vhd:21: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/LBDR.vhd
Compiling Entity Declaration LBDR
Compiling Architecture BEHAVIOR of LBDR
Warning:  ../../RTL/LBDR.vhd:26: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/FIFO.vhd
Compiling Entity Declaration FIFO
Compiling Architecture BEHAVIOR of FIFO
Warning:  ../../RTL/FIFO.vhd:27: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/ARBITER.vhd
Compiling Entity Declaration ARBITER
Compiling Architecture BEHAVIOR of ARBITER
Warning:  ../../RTL/ARBITER.vhd:19: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/FaultControl/Fault_Control_v1.vhd
Compiling Entity Declaration FAULT_CONTROL_V1
Compiling Architecture RTL of FAULT_CONTROL_V1
Warning:  ../../RTL/FaultControl/Fault_Control_v1.vhd:21: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/Router/Router_v1_syn.vhd
Compiling Entity Declaration ROUTER
Compiling Architecture BEHAVIOR of ROUTER
Warning:  ../../RTL/Router/Router_v1_syn.vhd:31: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate ROUTER -architecture BEHAVIOR -library DEFAULT -parameters "DATA_WIDTH = 32, current_address = 0, Rxy_rst = 60, Cx_rst = 10, NoC_size = 4"
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4'.
Information: Building the design 'FIFO' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 117 in file
	'../../RTL/FIFO.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           118            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FIFO_DATA_WIDTH32 line 74 in file
		'../../RTL/FIFO.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  HS_state_out_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  read_pointer_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  write_pointer_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CTS_out_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    FIFO_Mem_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| FIFO_DATA_WIDTH32/96 |   4    |   32    |      2       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'LBDR' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "cur_addr_rst=0,Rxy_rst=60,Cx_rst=10,NoC_size=4". (HDL-193)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'N1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'E1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'W1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'S1' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Inferred memory devices in process
	in routine LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4 line 46 in file
		'../../RTL/LBDR.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Req_L_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_N_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_E_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_W_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_S_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Arbiter'. (HDL-193)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'state' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'state_in' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'next_state' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Statistics for case statements in always block at line 95 in file
	'../../RTL/ARBITER.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           102            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Arbiter line 54 in file
		'../../RTL/ARBITER.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     RTS_FF_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'XBAR' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 23 in file
	'../../RTL/XBAR.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Fault_Control_v1'. (HDL-193)

Statistics for case statements in always block at line 25 in file
	'../../RTL/FaultControl/Fault_Control_v1.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            39            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'MUX_5x1_XBAR_input' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 20 in file
	'../../RTL/MUX/MUX_5x1_XBAR_input.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            22            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'MUX_2x1_XBAR_output' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 19 in file
	'../../RTL/MUX/MUX_2x1_XBAR_output.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            21            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'MUX_5x1_Arbiter_input' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 21 in file
	'../../RTL/MUX/MUX_5x1_ARBITER_input.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            23            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'MUX_2x1_Arbiter_output' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 23 in file
	'../../RTL/MUX/MUX_2x1_ARBITER_output.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            25            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'MUX_5x1_LBDR_input'. (HDL-193)

Statistics for case statements in always block at line 24 in file
	'../../RTL/MUX/MUX_5x1_LBDR_input.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            26            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'MUX_2x1_LBDR_output' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 19 in file
	'../../RTL/MUX/MUX_2x1_LBDR_output.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            21            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'MUX_5x1_FIFO_input' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 26 in file
	'../../RTL/MUX/MUX_5x1_FIFO_input.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            28            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'MUX_2x1_FIFO_output' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 24 in file
	'../../RTL/MUX/MUX_2x1_FIFO_output.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            26            |    auto/auto     |
===============================================
Presto compilation completed successfully.
1
create_clock -name "clk" -period 20 -waveform { 0 10  }  { clk  }
1
compile

Information: There are 60 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MUX_2x1_FIFO_output_DATA_WIDTH32_0'
  Processing 'MUX_5x1_FIFO_input_DATA_WIDTH32'
  Processing 'MUX_2x1_LBDR_output_DATA_WIDTH32_0'
  Processing 'MUX_5x1_LBDR_input'
  Processing 'MUX_2x1_Arbiter_output_DATA_WIDTH32_0'
  Processing 'MUX_5x1_Arbiter_input_DATA_WIDTH32'
  Processing 'MUX_2x1_XBAR_output_DATA_WIDTH32_0'
  Processing 'MUX_5x1_XBAR_input_DATA_WIDTH32'
  Processing 'Fault_Control_v1_0'
  Processing 'XBAR_DATA_WIDTH32_0'
  Processing 'Arbiter_0'
  Processing 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0'
Information: The register 'Req_N_FF_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'Req_W_FF_reg' is a constant and will be removed. (OPT-1206)
  Processing 'FIFO_DATA_WIDTH32_0'
Information: The register 'HS_state_out_reg' will be removed. (OPT-1207)
  Processing 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03  259679.2      0.00       0.0       0.0                          
    0:00:03  259679.2      0.00       0.0       0.0                          
    0:00:03  259679.2      0.00       0.0       0.0                          
    0:00:03  259679.2      0.00       0.0       0.0                          
    0:00:04  259679.2      0.00       0.0       0.0                          
    0:00:05  193541.9      0.00       0.0       0.0                          
    0:00:05  193307.7      0.00       0.0       0.0                          
    0:00:06  193307.7      0.00       0.0       0.0                          
    0:00:06  193307.7      0.00       0.0       0.0                          
    0:00:06  193307.7      0.00       0.0       0.0                          
    0:00:06  193307.7      0.00       0.0       0.0                          
    0:00:06  193307.7      0.00       0.0       0.0                          
    0:00:06  193307.7      0.00       0.0       0.0                          
    0:00:06  193307.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06  193307.7      0.00       0.0       0.0                          
    0:00:06  193307.7      0.00       0.0       0.0                          
    0:00:07  193189.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07  193189.8      0.00       0.0       0.0                          
    0:00:07  193189.8      0.00       0.0       0.0                          
    0:00:07  192541.1      0.00       0.0       0.0                          
    0:00:07  192248.5      0.00       0.0       0.0                          
    0:00:07  192066.7      0.00       0.0       0.0                          
    0:00:07  191918.7      0.00       0.0       0.0                          
    0:00:07  191748.3      0.00       0.0       0.0                          
    0:00:07  191748.3      0.00       0.0       0.0                          
    0:00:07  191748.3      0.00       0.0       0.0                          
    0:00:07  191748.3      0.00       0.0       0.0                          
    0:00:07  191748.3      0.00       0.0       0.0                          
    0:00:07  191748.3      0.00       0.0       0.0                          
    0:00:07  191748.3      0.00       0.0       0.0                          
    0:00:07  191748.3      0.00       0.0       0.0                          
    0:00:07  191165.3      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
uplevel #0 { report_area } > ../reports_synopsys/router/REPORTS_v1.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/router/REPORTS_v1.txt
report_qor >> ../reports_synopsys/router/REPORTS_v1.txt
check_design > ../reports_synopsys/router/WARNINGS/WARNINGS_v1.txt
source -continue_on_error -verbose -echo ../scripts/router/Router_v2.tcl
remove_design -designs
Removing design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4'
Removing design 'MUX_2x1_FIFO_output_DATA_WIDTH32_0'
Removing design 'MUX_2x1_LBDR_output_DATA_WIDTH32_0'
Removing design 'MUX_2x1_Arbiter_output_DATA_WIDTH32_0'
Removing design 'MUX_2x1_XBAR_output_DATA_WIDTH32_0'
Removing design 'Fault_Control_v1_0'
Removing design 'XBAR_DATA_WIDTH32_0'
Removing design 'Arbiter_0'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0'
Removing design 'FIFO_DATA_WIDTH32_0'
Removing design 'FIFO_DATA_WIDTH32_1'
Removing design 'FIFO_DATA_WIDTH32_2'
Removing design 'FIFO_DATA_WIDTH32_3'
Removing design 'FIFO_DATA_WIDTH32_4'
Removing design 'FIFO_DATA_WIDTH32_5'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_1'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_2'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_3'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_4'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_5'
Removing design 'Arbiter_1'
Removing design 'Arbiter_2'
Removing design 'Arbiter_3'
Removing design 'Arbiter_4'
Removing design 'Arbiter_5'
Removing design 'XBAR_DATA_WIDTH32_1'
Removing design 'XBAR_DATA_WIDTH32_2'
Removing design 'XBAR_DATA_WIDTH32_3'
Removing design 'XBAR_DATA_WIDTH32_4'
Removing design 'XBAR_DATA_WIDTH32_5'
Removing design 'Fault_Control_v1_1'
Removing design 'Fault_Control_v1_2'
Removing design 'Fault_Control_v1_3'
Removing design 'MUX_2x1_XBAR_output_DATA_WIDTH32_1'
Removing design 'MUX_2x1_XBAR_output_DATA_WIDTH32_2'
Removing design 'MUX_2x1_XBAR_output_DATA_WIDTH32_3'
Removing design 'MUX_2x1_XBAR_output_DATA_WIDTH32_4'
Removing design 'MUX_2x1_Arbiter_output_DATA_WIDTH32_1'
Removing design 'MUX_2x1_Arbiter_output_DATA_WIDTH32_2'
Removing design 'MUX_2x1_Arbiter_output_DATA_WIDTH32_3'
Removing design 'MUX_2x1_Arbiter_output_DATA_WIDTH32_4'
Removing design 'MUX_2x1_LBDR_output_DATA_WIDTH32_1'
Removing design 'MUX_2x1_LBDR_output_DATA_WIDTH32_2'
Removing design 'MUX_2x1_LBDR_output_DATA_WIDTH32_3'
Removing design 'MUX_2x1_LBDR_output_DATA_WIDTH32_4'
Removing design 'MUX_2x1_FIFO_output_DATA_WIDTH32_1'
Removing design 'MUX_2x1_FIFO_output_DATA_WIDTH32_2'
Removing design 'MUX_2x1_FIFO_output_DATA_WIDTH32_3'
Removing design 'MUX_2x1_FIFO_output_DATA_WIDTH32_4'
Removing design 'MUX_5x1_XBAR_input_DATA_WIDTH32'
Removing design 'MUX_5x1_Arbiter_input_DATA_WIDTH32'
Removing design 'MUX_5x1_LBDR_input'
Removing design 'MUX_5x1_FIFO_input_DATA_WIDTH32'
1
analyze -library WORK -format vhdl {
../../RTL/MUX/MUX_5x1_XBAR_output.vhd
../../RTL/MUX/MUX_5x1_LBDR_output.vhd
../../RTL/MUX/MUX_5x1_FIFO_output.vhd
../../RTL/MUX/MUX_5x1_ARBITER_output.vhd
../../RTL/MUX/MUX_5x1_XBAR_input.vhd
../../RTL/MUX/MUX_5x1_LBDR_input.vhd
../../RTL/MUX/MUX_5x1_FIFO_input.vhd
../../RTL/MUX/MUX_5x1_ARBITER_input.vhd
../../RTL/XBAR.vhd
../../RTL/LBDR.vhd
../../RTL/FIFO.vhd
../../RTL/ARBITER.vhd
../../RTL/FaultControl/Fault_Control_v2.vhd
../../RTL/Router/Router_v2_syn.vhd}
Running PRESTO HDLC
-- Compiling Source File ../../RTL/MUX/MUX_5x1_XBAR_output.vhd
Compiling Entity Declaration MUX_5X1_XBAR_OUTPUT
Compiling Architecture RTL of MUX_5X1_XBAR_OUTPUT
Warning:  ../../RTL/MUX/MUX_5x1_XBAR_output.vhd:20: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/MUX/MUX_5x1_LBDR_output.vhd
Compiling Entity Declaration MUX_5X1_LBDR_OUTPUT
Compiling Architecture RTL of MUX_5X1_LBDR_OUTPUT
Warning:  ../../RTL/MUX/MUX_5x1_LBDR_output.vhd:20: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/MUX/MUX_5x1_FIFO_output.vhd
Compiling Entity Declaration MUX_5X1_FIFO_OUTPUT
Compiling Architecture RTL of MUX_5X1_FIFO_OUTPUT
Warning:  ../../RTL/MUX/MUX_5x1_FIFO_output.vhd:22: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/MUX/MUX_5x1_ARBITER_output.vhd
Compiling Entity Declaration MUX_5X1_ARBITER_OUTPUT
Compiling Architecture RTL of MUX_5X1_ARBITER_OUTPUT
Warning:  ../../RTL/MUX/MUX_5x1_ARBITER_output.vhd:24: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/MUX/MUX_5x1_XBAR_input.vhd
Compiling Entity Declaration MUX_5X1_XBAR_INPUT
Compiling Architecture RTL of MUX_5X1_XBAR_INPUT
Warning:  ../../RTL/MUX/MUX_5x1_XBAR_input.vhd:18: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/MUX/MUX_5x1_LBDR_input.vhd
Compiling Entity Declaration MUX_5X1_LBDR_INPUT
Compiling Architecture RTL of MUX_5X1_LBDR_INPUT
Warning:  ../../RTL/MUX/MUX_5x1_LBDR_input.vhd:22: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/MUX/MUX_5x1_FIFO_input.vhd
Compiling Entity Declaration MUX_5X1_FIFO_INPUT
Compiling Architecture RTL of MUX_5X1_FIFO_INPUT
Warning:  ../../RTL/MUX/MUX_5x1_FIFO_input.vhd:24: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/MUX/MUX_5x1_ARBITER_input.vhd
Compiling Entity Declaration MUX_5X1_ARBITER_INPUT
Compiling Architecture RTL of MUX_5X1_ARBITER_INPUT
Warning:  ../../RTL/MUX/MUX_5x1_ARBITER_input.vhd:19: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/XBAR.vhd
Compiling Entity Declaration XBAR
Compiling Architecture BEHAVIOR of XBAR
Warning:  ../../RTL/XBAR.vhd:21: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/LBDR.vhd
Compiling Entity Declaration LBDR
Compiling Architecture BEHAVIOR of LBDR
Warning:  ../../RTL/LBDR.vhd:26: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/FIFO.vhd
Compiling Entity Declaration FIFO
Compiling Architecture BEHAVIOR of FIFO
Warning:  ../../RTL/FIFO.vhd:27: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/ARBITER.vhd
Compiling Entity Declaration ARBITER
Compiling Architecture BEHAVIOR of ARBITER
Warning:  ../../RTL/ARBITER.vhd:19: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/FaultControl/Fault_Control_v2.vhd
Compiling Entity Declaration FAULT_CONTROL_V2
Compiling Architecture RTL of FAULT_CONTROL_V2
Warning:  ../../RTL/FaultControl/Fault_Control_v2.vhd:62: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/Router/Router_v2_syn.vhd
Compiling Entity Declaration ROUTER
Compiling Architecture BEHAVIOR of ROUTER
Warning:  ../../RTL/Router/Router_v2_syn.vhd:31: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate ROUTER -architecture BEHAVIOR -library DEFAULT -parameters "DATA_WIDTH = 32, current_address = 0, Rxy_rst = 60, Cx_rst = 10, NoC_size = 4"
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4'.
Information: Building the design 'FIFO' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 117 in file
	'../../RTL/FIFO.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           118            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FIFO_DATA_WIDTH32 line 74 in file
		'../../RTL/FIFO.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  HS_state_out_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  read_pointer_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  write_pointer_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CTS_out_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    FIFO_Mem_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| FIFO_DATA_WIDTH32/96 |   4    |   32    |      2       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'LBDR' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "cur_addr_rst=0,Rxy_rst=60,Cx_rst=10,NoC_size=4". (HDL-193)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'N1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'E1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'W1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'S1' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Inferred memory devices in process
	in routine LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4 line 46 in file
		'../../RTL/LBDR.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Req_L_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_N_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_E_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_W_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_S_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Arbiter'. (HDL-193)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'state' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'state_in' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'next_state' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Statistics for case statements in always block at line 95 in file
	'../../RTL/ARBITER.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           102            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Arbiter line 54 in file
		'../../RTL/ARBITER.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     RTS_FF_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'XBAR' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 23 in file
	'../../RTL/XBAR.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Fault_Control_v2'. (HDL-193)

Inferred memory devices in process
	in routine Fault_Control_v2 line 88 in file
		'../../RTL/FaultControl/Fault_Control_v2.vhd'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| Input_MUX_UNIT_r_reg  | Flip-flop |  60   |  Y  | N  | N  | N  | N  | N  | N  |
| Output_MUX_UNIT_r_reg | Flip-flop |  60   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully.
Information: Building the design 'MUX_5x1_XBAR_input' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 20 in file
	'../../RTL/MUX/MUX_5x1_XBAR_input.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            22            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'MUX_5x1_XBAR_output' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 22 in file
	'../../RTL/MUX/MUX_5x1_XBAR_output.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'MUX_5x1_Arbiter_input' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 21 in file
	'../../RTL/MUX/MUX_5x1_ARBITER_input.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            23            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'MUX_5x1_Arbiter_output' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 26 in file
	'../../RTL/MUX/MUX_5x1_ARBITER_output.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            28            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'MUX_5x1_LBDR_input'. (HDL-193)

Statistics for case statements in always block at line 24 in file
	'../../RTL/MUX/MUX_5x1_LBDR_input.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            26            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'MUX_5x1_LBDR_output' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 22 in file
	'../../RTL/MUX/MUX_5x1_LBDR_output.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'MUX_5x1_FIFO_input' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 26 in file
	'../../RTL/MUX/MUX_5x1_FIFO_input.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            28            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'MUX_5x1_FIFO_output' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 24 in file
	'../../RTL/MUX/MUX_5x1_FIFO_output.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            26            |    auto/auto     |
===============================================
Presto compilation completed successfully.
1
create_clock -name "clk" -period 20 -waveform { 0 10  }  { clk  }
1
compile

Information: There are 12 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MUX_5x1_FIFO_output_DATA_WIDTH32_0'
  Processing 'MUX_5x1_FIFO_input_DATA_WIDTH32_0'
  Processing 'MUX_5x1_LBDR_output_DATA_WIDTH32_0'
  Processing 'MUX_5x1_LBDR_input_0'
  Processing 'MUX_5x1_Arbiter_output_DATA_WIDTH32_0'
  Processing 'MUX_5x1_Arbiter_input_DATA_WIDTH32_0'
  Processing 'MUX_5x1_XBAR_output_DATA_WIDTH32_0'
  Processing 'MUX_5x1_XBAR_input_DATA_WIDTH32_0'
  Processing 'Fault_Control_v2'
Information: The register 'Input_MUX_UNIT_r_reg[3][3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[3][2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[3][1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[3][1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[3][0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[3][0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[3][0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'Output_MUX_UNIT_r_reg[3][4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Output_MUX_UNIT_r_reg[3][4][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'Output_MUX_UNIT_r_reg[2][4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Output_MUX_UNIT_r_reg[2][4][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'Output_MUX_UNIT_r_reg[1][4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Output_MUX_UNIT_r_reg[1][4][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'Output_MUX_UNIT_r_reg[0][4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Output_MUX_UNIT_r_reg[0][4][0]' is a constant and will be removed. (OPT-1206)
  Processing 'XBAR_DATA_WIDTH32_0'
  Processing 'Arbiter_0'
  Processing 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0'
Information: The register 'Req_N_FF_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'Req_W_FF_reg' is a constant and will be removed. (OPT-1206)
  Processing 'FIFO_DATA_WIDTH32_0'
Information: The register 'HS_state_out_reg' will be removed. (OPT-1207)
  Processing 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  347389.8      0.00       0.0       0.0                          
    0:00:04  347389.8      0.00       0.0       0.0                          
    0:00:04  347389.8      0.00       0.0       0.0                          
    0:00:04  347389.8      0.00       0.0       0.0                          
    0:00:04  347389.8      0.00       0.0       0.0                          
    0:00:07  241129.1      0.00       0.0       0.0                          
    0:00:07  240914.6      0.00       0.0       0.0                          
    0:00:07  240914.6      0.00       0.0       0.0                          
    0:00:08  240914.6      0.00       0.0       0.0                          
    0:00:08  240914.6      0.00       0.0       0.0                          
    0:00:08  240914.6      0.00       0.0       0.0                          
    0:00:08  240914.6      0.00       0.0       0.0                          
    0:00:08  240914.6      0.00       0.0       0.0                          
    0:00:08  240914.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08  240914.6      0.00       0.0       0.0                          
    0:00:08  240914.6      0.00       0.0       0.0                          
    0:00:08  240827.9      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08  240827.9      0.00       0.0       0.0                          
    0:00:08  240827.9      0.00       0.0       0.0                          
    0:00:09  240189.2      0.00       0.0       0.0                          
    0:00:09  239882.3      0.00       0.0       0.0                          
    0:00:09  239683.4      0.00       0.0       0.0                          
    0:00:09  239521.3      0.00       0.0       0.0                          
    0:00:09  239333.9      0.00       0.0       0.0                          
    0:00:09  239333.9      0.00       0.0       0.0                          
    0:00:09  239333.9      0.00       0.0       0.0                          
    0:00:09  239333.9      0.00       0.0       0.0                          
    0:00:09  239333.9      0.00       0.0       0.0                          
    0:00:09  239333.9      0.00       0.0       0.0                          
    0:00:09  239333.9      0.00       0.0       0.0                          
    0:00:09  239333.9      0.00       0.0       0.0                          
    0:00:09  238068.6      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
uplevel #0 { report_area } > ../reports_synopsys/router/REPORTS_v2.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/router/REPORTS_v2.txt
report_qor >> ../reports_synopsys/router/REPORTS_v2.txt
check_design > ../reports_synopsys/router/WARNINGS/WARNINGS_v2.txt
source -continue_on_error -verbose -echo ../scripts/router/Router_v3.tcl
remove_design -designs
Removing design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4'
Removing design 'MUX_5x1_FIFO_output_DATA_WIDTH32_0'
Removing design 'MUX_5x1_FIFO_input_DATA_WIDTH32_0'
Removing design 'MUX_5x1_LBDR_output_DATA_WIDTH32_0'
Removing design 'MUX_5x1_LBDR_input_0'
Removing design 'MUX_5x1_Arbiter_output_DATA_WIDTH32_0'
Removing design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_0'
Removing design 'MUX_5x1_XBAR_output_DATA_WIDTH32_0'
Removing design 'MUX_5x1_XBAR_input_DATA_WIDTH32_0'
Removing design 'XBAR_DATA_WIDTH32_0'
Removing design 'Arbiter_0'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0'
Removing design 'FIFO_DATA_WIDTH32_0'
Removing design 'FIFO_DATA_WIDTH32_1'
Removing design 'FIFO_DATA_WIDTH32_2'
Removing design 'FIFO_DATA_WIDTH32_3'
Removing design 'FIFO_DATA_WIDTH32_4'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_1'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_2'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_3'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_4'
Removing design 'Arbiter_1'
Removing design 'Arbiter_2'
Removing design 'Arbiter_3'
Removing design 'Arbiter_4'
Removing design 'XBAR_DATA_WIDTH32_1'
Removing design 'XBAR_DATA_WIDTH32_2'
Removing design 'XBAR_DATA_WIDTH32_3'
Removing design 'XBAR_DATA_WIDTH32_4'
Removing design 'MUX_5x1_XBAR_input_DATA_WIDTH32_1'
Removing design 'MUX_5x1_XBAR_input_DATA_WIDTH32_2'
Removing design 'MUX_5x1_XBAR_input_DATA_WIDTH32_3'
Removing design 'MUX_5x1_XBAR_input_DATA_WIDTH32_4'
Removing design 'MUX_5x1_XBAR_output_DATA_WIDTH32_1'
Removing design 'MUX_5x1_XBAR_output_DATA_WIDTH32_2'
Removing design 'MUX_5x1_XBAR_output_DATA_WIDTH32_3'
Removing design 'MUX_5x1_XBAR_output_DATA_WIDTH32_4'
Removing design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_1'
Removing design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_2'
Removing design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_3'
Removing design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_4'
Removing design 'MUX_5x1_Arbiter_output_DATA_WIDTH32_1'
Removing design 'MUX_5x1_Arbiter_output_DATA_WIDTH32_2'
Removing design 'MUX_5x1_Arbiter_output_DATA_WIDTH32_3'
Removing design 'MUX_5x1_Arbiter_output_DATA_WIDTH32_4'
Removing design 'MUX_5x1_LBDR_input_1'
Removing design 'MUX_5x1_LBDR_input_2'
Removing design 'MUX_5x1_LBDR_input_3'
Removing design 'MUX_5x1_LBDR_input_4'
Removing design 'MUX_5x1_LBDR_output_DATA_WIDTH32_1'
Removing design 'MUX_5x1_LBDR_output_DATA_WIDTH32_2'
Removing design 'MUX_5x1_LBDR_output_DATA_WIDTH32_3'
Removing design 'MUX_5x1_LBDR_output_DATA_WIDTH32_4'
Removing design 'MUX_5x1_FIFO_input_DATA_WIDTH32_1'
Removing design 'MUX_5x1_FIFO_input_DATA_WIDTH32_2'
Removing design 'MUX_5x1_FIFO_input_DATA_WIDTH32_3'
Removing design 'MUX_5x1_FIFO_input_DATA_WIDTH32_4'
Removing design 'MUX_5x1_FIFO_output_DATA_WIDTH32_1'
Removing design 'MUX_5x1_FIFO_output_DATA_WIDTH32_2'
Removing design 'MUX_5x1_FIFO_output_DATA_WIDTH32_3'
Removing design 'MUX_5x1_FIFO_output_DATA_WIDTH32_4'
Removing design 'Fault_Control_v2'
1
analyze -library WORK -format vhdl {
../../RTL/MUX/MUX_6x1_XBAR_output.vhd
../../RTL/MUX/MUX_6x1_LBDR_output.vhd
../../RTL/MUX/MUX_6x1_FIFO_output.vhd
../../RTL/MUX/MUX_6x1_ARBITER_output.vhd
../../RTL/MUX/MUX_5x1_XBAR_input.vhd
../../RTL/MUX/MUX_5x1_LBDR_input.vhd
../../RTL/MUX/MUX_5x1_FIFO_input.vhd
../../RTL/MUX/MUX_5x1_ARBITER_input.vhd
../../RTL/XBAR.vhd
../../RTL/LBDR.vhd
../../RTL/FIFO.vhd
../../RTL/ARBITER.vhd
../../RTL/FaultControl/Fault_Control_v3.vhd
../../RTL/Router/Router_v3_syn.vhd}
Running PRESTO HDLC
-- Compiling Source File ../../RTL/MUX/MUX_6x1_XBAR_output.vhd
Compiling Entity Declaration MUX_6X1_XBAR_OUTPUT
Compiling Architecture RTL of MUX_6X1_XBAR_OUTPUT
Warning:  ../../RTL/MUX/MUX_6x1_XBAR_output.vhd:21: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/MUX/MUX_6x1_LBDR_output.vhd
Compiling Entity Declaration MUX_6X1_LBDR_OUTPUT
Compiling Architecture RTL of MUX_6X1_LBDR_OUTPUT
Warning:  ../../RTL/MUX/MUX_6x1_LBDR_output.vhd:21: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/MUX/MUX_6x1_FIFO_output.vhd
Compiling Entity Declaration MUX_6X1_FIFO_OUTPUT
Compiling Architecture RTL of MUX_6X1_FIFO_OUTPUT
Warning:  ../../RTL/MUX/MUX_6x1_FIFO_output.vhd:22: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/MUX/MUX_6x1_ARBITER_output.vhd
Compiling Entity Declaration MUX_6X1_ARBITER_OUTPUT
Compiling Architecture RTL of MUX_6X1_ARBITER_OUTPUT
Warning:  ../../RTL/MUX/MUX_6x1_ARBITER_output.vhd:25: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/MUX/MUX_5x1_XBAR_input.vhd
Compiling Entity Declaration MUX_5X1_XBAR_INPUT
Compiling Architecture RTL of MUX_5X1_XBAR_INPUT
Warning:  ../../RTL/MUX/MUX_5x1_XBAR_input.vhd:18: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/MUX/MUX_5x1_LBDR_input.vhd
Compiling Entity Declaration MUX_5X1_LBDR_INPUT
Compiling Architecture RTL of MUX_5X1_LBDR_INPUT
Warning:  ../../RTL/MUX/MUX_5x1_LBDR_input.vhd:22: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/MUX/MUX_5x1_FIFO_input.vhd
Compiling Entity Declaration MUX_5X1_FIFO_INPUT
Compiling Architecture RTL of MUX_5X1_FIFO_INPUT
Warning:  ../../RTL/MUX/MUX_5x1_FIFO_input.vhd:24: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/MUX/MUX_5x1_ARBITER_input.vhd
Compiling Entity Declaration MUX_5X1_ARBITER_INPUT
Compiling Architecture RTL of MUX_5X1_ARBITER_INPUT
Warning:  ../../RTL/MUX/MUX_5x1_ARBITER_input.vhd:19: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/XBAR.vhd
Compiling Entity Declaration XBAR
Compiling Architecture BEHAVIOR of XBAR
Warning:  ../../RTL/XBAR.vhd:21: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/LBDR.vhd
Compiling Entity Declaration LBDR
Compiling Architecture BEHAVIOR of LBDR
Warning:  ../../RTL/LBDR.vhd:26: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/FIFO.vhd
Compiling Entity Declaration FIFO
Compiling Architecture BEHAVIOR of FIFO
Warning:  ../../RTL/FIFO.vhd:27: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/ARBITER.vhd
Compiling Entity Declaration ARBITER
Compiling Architecture BEHAVIOR of ARBITER
Warning:  ../../RTL/ARBITER.vhd:19: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/FaultControl/Fault_Control_v3.vhd
Compiling Entity Declaration FAULT_CONTROL_V3
Compiling Architecture RTL of FAULT_CONTROL_V3
Warning:  ../../RTL/FaultControl/Fault_Control_v3.vhd:66: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/Router/Router_v3_syn.vhd
Compiling Entity Declaration ROUTER
Compiling Architecture BEHAVIOR of ROUTER
Warning:  ../../RTL/Router/Router_v3_syn.vhd:31: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate ROUTER -architecture BEHAVIOR -library DEFAULT -parameters "DATA_WIDTH = 32, current_address = 0, Rxy_rst = 60, Cx_rst = 10, NoC_size = 4"
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4'.
Information: Building the design 'FIFO' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 117 in file
	'../../RTL/FIFO.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           118            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FIFO_DATA_WIDTH32 line 74 in file
		'../../RTL/FIFO.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  HS_state_out_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  read_pointer_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  write_pointer_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CTS_out_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    FIFO_Mem_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| FIFO_DATA_WIDTH32/96 |   4    |   32    |      2       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'LBDR' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "cur_addr_rst=0,Rxy_rst=60,Cx_rst=10,NoC_size=4". (HDL-193)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'N1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'E1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'W1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'S1' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Inferred memory devices in process
	in routine LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4 line 46 in file
		'../../RTL/LBDR.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Req_L_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_N_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_E_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_W_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_S_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Arbiter'. (HDL-193)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'state' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'state_in' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'next_state' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Statistics for case statements in always block at line 95 in file
	'../../RTL/ARBITER.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           102            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Arbiter line 54 in file
		'../../RTL/ARBITER.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     RTS_FF_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'XBAR' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 23 in file
	'../../RTL/XBAR.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Fault_Control_v3'. (HDL-193)

Inferred memory devices in process
	in routine Fault_Control_v3 line 92 in file
		'../../RTL/FaultControl/Fault_Control_v3.vhd'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| Input_MUX_UNIT_r_reg  | Flip-flop |  72   |  Y  | N  | N  | N  | N  | N  | N  |
| Output_MUX_UNIT_r_reg | Flip-flop |  60   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully.
Information: Building the design 'MUX_5x1_XBAR_input' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 20 in file
	'../../RTL/MUX/MUX_5x1_XBAR_input.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            22            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'MUX_6x1_XBAR_output' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 23 in file
	'../../RTL/MUX/MUX_6x1_XBAR_output.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            25            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'MUX_5x1_Arbiter_input' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 21 in file
	'../../RTL/MUX/MUX_5x1_ARBITER_input.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            23            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'MUX_6x1_Arbiter_output' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 27 in file
	'../../RTL/MUX/MUX_6x1_ARBITER_output.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'MUX_5x1_LBDR_input'. (HDL-193)

Statistics for case statements in always block at line 24 in file
	'../../RTL/MUX/MUX_5x1_LBDR_input.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            26            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'MUX_6x1_LBDR_output' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 23 in file
	'../../RTL/MUX/MUX_6x1_LBDR_output.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            25            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'MUX_5x1_FIFO_input' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 26 in file
	'../../RTL/MUX/MUX_5x1_FIFO_input.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            28            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'MUX_6x1_FIFO_output' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 24 in file
	'../../RTL/MUX/MUX_6x1_FIFO_output.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            26            |    auto/auto     |
===============================================
Presto compilation completed successfully.
1
create_clock -name "clk" -period 20 -waveform { 0 10  }  { clk  }
1
compile

Information: There are 12 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MUX_6x1_FIFO_output_DATA_WIDTH32_0'
  Processing 'MUX_5x1_FIFO_input_DATA_WIDTH32_0'
  Processing 'MUX_6x1_LBDR_output_DATA_WIDTH32_0'
  Processing 'MUX_5x1_LBDR_input_0'
  Processing 'MUX_6x1_Arbiter_output_DATA_WIDTH32_0'
  Processing 'MUX_5x1_Arbiter_input_DATA_WIDTH32_0'
  Processing 'MUX_6x1_XBAR_output_DATA_WIDTH32_0'
  Processing 'MUX_5x1_XBAR_input_DATA_WIDTH32_0'
  Processing 'Fault_Control_v3'
Information: The register 'Input_MUX_UNIT_r_reg[3][3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[3][2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[3][1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[3][1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[3][0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[3][0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[3][0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[2][0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[1][0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Input_MUX_UNIT_r_reg[0][0][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'Output_MUX_UNIT_r_reg[3][4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Output_MUX_UNIT_r_reg[2][4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Output_MUX_UNIT_r_reg[1][4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Output_MUX_UNIT_r_reg[0][4][1]' is a constant and will be removed. (OPT-1206)
  Processing 'XBAR_DATA_WIDTH32_0'
  Processing 'Arbiter_0'
  Processing 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0'
Information: The register 'Req_N_FF_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'Req_W_FF_reg' is a constant and will be removed. (OPT-1206)
  Processing 'FIFO_DATA_WIDTH32_0'
Information: The register 'HS_state_out_reg' will be removed. (OPT-1207)
  Processing 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05  423008.5      0.00       0.0       0.0                          
    0:00:05  423008.5      0.00       0.0       0.0                          
    0:00:05  423008.5      0.00       0.0       0.0                          
    0:00:05  423008.5      0.00       0.0       0.0                          
    0:00:05  423008.5      0.00       0.0       0.0                          
    0:00:08  291569.1      0.00       0.0       0.0                          
    0:00:08  291253.0      0.00       0.0       0.0                          
    0:00:09  291253.0      0.00       0.0       0.0                          
    0:00:09  291253.0      0.00       0.0       0.0                          
    0:00:09  291253.0      0.00       0.0       0.0                          
    0:00:09  291253.0      0.00       0.0       0.0                          
    0:00:09  291253.0      0.00       0.0       0.0                          
    0:00:09  291253.0      0.00       0.0       0.0                          
    0:00:09  291253.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09  291253.0      0.00       0.0       0.0                          
    0:00:09  291253.0      0.00       0.0       0.0                          
    0:00:10  291155.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10  291155.0      0.00       0.0       0.0                          
    0:00:10  291155.0      0.00       0.0       0.0                          
    0:00:10  290391.3      0.00       0.0       0.0                          
    0:00:10  290023.4      0.00       0.0       0.0                          
    0:00:10  289784.7      0.00       0.0       0.0                          
    0:00:10  289585.7      0.00       0.0       0.0                          
    0:00:10  289352.8      0.00       0.0       0.0                          
    0:00:10  289352.8      0.00       0.0       0.0                          
    0:00:11  289352.8      0.00       0.0       0.0                          
    0:00:11  289352.8      0.00       0.0       0.0                          
    0:00:11  289352.8      0.00       0.0       0.0                          
    0:00:11  289352.8      0.00       0.0       0.0                          
    0:00:11  289352.8      0.00       0.0       0.0                          
    0:00:11  289352.8      0.00       0.0       0.0                          
    0:00:11  288161.0      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
uplevel #0 { report_area } > ../reports_synopsys/router/REPORTS_v3.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/router/REPORTS_v3.txt
report_qor >> ../reports_synopsys/router/REPORTS_v3.txt
check_design > ../reports_synopsys/router/WARNINGS/WARNINGS_v3.txt
source -continue_on_error -verbose -echo ../scripts/router/Router_v4.tcl
#TMR
remove_design -designs
Removing design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4'
Removing design 'MUX_6x1_FIFO_output_DATA_WIDTH32_0'
Removing design 'MUX_5x1_FIFO_input_DATA_WIDTH32_0'
Removing design 'MUX_6x1_LBDR_output_DATA_WIDTH32_0'
Removing design 'MUX_5x1_LBDR_input_0'
Removing design 'MUX_6x1_Arbiter_output_DATA_WIDTH32_0'
Removing design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_0'
Removing design 'MUX_6x1_XBAR_output_DATA_WIDTH32_0'
Removing design 'MUX_5x1_XBAR_input_DATA_WIDTH32_0'
Removing design 'XBAR_DATA_WIDTH32_0'
Removing design 'Arbiter_0'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0'
Removing design 'FIFO_DATA_WIDTH32_0'
Removing design 'FIFO_DATA_WIDTH32_1'
Removing design 'FIFO_DATA_WIDTH32_2'
Removing design 'FIFO_DATA_WIDTH32_3'
Removing design 'FIFO_DATA_WIDTH32_4'
Removing design 'FIFO_DATA_WIDTH32_5'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_1'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_2'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_3'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_4'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_5'
Removing design 'Arbiter_1'
Removing design 'Arbiter_2'
Removing design 'Arbiter_3'
Removing design 'Arbiter_4'
Removing design 'Arbiter_5'
Removing design 'XBAR_DATA_WIDTH32_1'
Removing design 'XBAR_DATA_WIDTH32_2'
Removing design 'XBAR_DATA_WIDTH32_3'
Removing design 'XBAR_DATA_WIDTH32_4'
Removing design 'XBAR_DATA_WIDTH32_5'
Removing design 'MUX_5x1_XBAR_input_DATA_WIDTH32_1'
Removing design 'MUX_5x1_XBAR_input_DATA_WIDTH32_2'
Removing design 'MUX_5x1_XBAR_input_DATA_WIDTH32_3'
Removing design 'MUX_5x1_XBAR_input_DATA_WIDTH32_4'
Removing design 'MUX_5x1_XBAR_input_DATA_WIDTH32_5'
Removing design 'MUX_6x1_XBAR_output_DATA_WIDTH32_1'
Removing design 'MUX_6x1_XBAR_output_DATA_WIDTH32_2'
Removing design 'MUX_6x1_XBAR_output_DATA_WIDTH32_3'
Removing design 'MUX_6x1_XBAR_output_DATA_WIDTH32_4'
Removing design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_1'
Removing design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_2'
Removing design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_3'
Removing design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_4'
Removing design 'MUX_5x1_Arbiter_input_DATA_WIDTH32_5'
Removing design 'MUX_6x1_Arbiter_output_DATA_WIDTH32_1'
Removing design 'MUX_6x1_Arbiter_output_DATA_WIDTH32_2'
Removing design 'MUX_6x1_Arbiter_output_DATA_WIDTH32_3'
Removing design 'MUX_6x1_Arbiter_output_DATA_WIDTH32_4'
Removing design 'MUX_5x1_LBDR_input_1'
Removing design 'MUX_5x1_LBDR_input_2'
Removing design 'MUX_5x1_LBDR_input_3'
Removing design 'MUX_5x1_LBDR_input_4'
Removing design 'MUX_5x1_LBDR_input_5'
Removing design 'MUX_6x1_LBDR_output_DATA_WIDTH32_1'
Removing design 'MUX_6x1_LBDR_output_DATA_WIDTH32_2'
Removing design 'MUX_6x1_LBDR_output_DATA_WIDTH32_3'
Removing design 'MUX_6x1_LBDR_output_DATA_WIDTH32_4'
Removing design 'MUX_5x1_FIFO_input_DATA_WIDTH32_1'
Removing design 'MUX_5x1_FIFO_input_DATA_WIDTH32_2'
Removing design 'MUX_5x1_FIFO_input_DATA_WIDTH32_3'
Removing design 'MUX_5x1_FIFO_input_DATA_WIDTH32_4'
Removing design 'MUX_5x1_FIFO_input_DATA_WIDTH32_5'
Removing design 'MUX_6x1_FIFO_output_DATA_WIDTH32_1'
Removing design 'MUX_6x1_FIFO_output_DATA_WIDTH32_2'
Removing design 'MUX_6x1_FIFO_output_DATA_WIDTH32_3'
Removing design 'MUX_6x1_FIFO_output_DATA_WIDTH32_4'
Removing design 'Fault_Control_v3'
1
analyze -library WORK -format vhdl {
../../RTL/XBAR.vhd
../../RTL/LBDR.vhd
../../RTL/FIFO.vhd
../../RTL/ARBITER.vhd
../../RTL/tmr/tmr_XBAR.vhd
../../RTL/tmr/tmr_LBDR.vhd
../../RTL/tmr/tmr_FIFO.vhd
../../RTL/tmr/tmr_ARBITER.vhd
../../RTL/tmr/voter.vhd
../../RTL/Router/Router_v4_syn.vhd}
Running PRESTO HDLC
-- Compiling Source File ../../RTL/XBAR.vhd
Compiling Entity Declaration XBAR
Compiling Architecture BEHAVIOR of XBAR
Warning:  ../../RTL/XBAR.vhd:21: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/LBDR.vhd
Compiling Entity Declaration LBDR
Compiling Architecture BEHAVIOR of LBDR
Warning:  ../../RTL/LBDR.vhd:26: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/FIFO.vhd
Compiling Entity Declaration FIFO
Compiling Architecture BEHAVIOR of FIFO
Warning:  ../../RTL/FIFO.vhd:27: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/ARBITER.vhd
Compiling Entity Declaration ARBITER
Compiling Architecture BEHAVIOR of ARBITER
Warning:  ../../RTL/ARBITER.vhd:19: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/tmr/tmr_XBAR.vhd
Compiling Entity Declaration TMR_XBAR
Compiling Architecture BEHAVIOR of TMR_XBAR
Warning:  ../../RTL/tmr/tmr_XBAR.vhd:20: The architecture BEHAVIOR has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/tmr/tmr_LBDR.vhd
Compiling Entity Declaration TMR_LBDR
Compiling Architecture BEHAVIOR of TMR_LBDR
Warning:  ../../RTL/tmr/tmr_LBDR.vhd:21: The architecture BEHAVIOR has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/tmr/tmr_FIFO.vhd
Compiling Entity Declaration TMR_FIFO
Compiling Architecture BEHAVIOR of TMR_FIFO
Warning:  ../../RTL/tmr/tmr_FIFO.vhd:24: The architecture BEHAVIOR has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/tmr/tmr_ARBITER.vhd
Compiling Entity Declaration TMR_ARBITER
Compiling Architecture BEHAVIOR of TMR_ARBITER
Warning:  ../../RTL/tmr/tmr_ARBITER.vhd:17: The architecture BEHAVIOR has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/tmr/voter.vhd
Compiling Entity Declaration VOTER
Compiling Architecture BEHAVIOR of VOTER
Warning:  ../../RTL/tmr/voter.vhd:23: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/Router/Router_v4_syn.vhd
Compiling Entity Declaration ROUTER
Compiling Architecture BEHAVIOR of ROUTER
Warning:  ../../RTL/Router/Router_v4_syn.vhd:27: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate ROUTER -architecture BEHAVIOR -library DEFAULT -parameters "DATA_WIDTH = 32, current_address = 0, Rxy_rst = 60, Cx_rst = 10, NoC_size = 4"
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4'.
Information: Building the design 'tmr_FIFO' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'tmr_LBDR' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "cur_addr_rst=0,Rxy_rst=60,Cx_rst=10,NoC_size=4". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'tmr_Arbiter'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'tmr_XBAR' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FIFO' instantiated from design 'tmr_FIFO_DATA_WIDTH32' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 117 in file
	'../../RTL/FIFO.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           118            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FIFO_DATA_WIDTH32 line 74 in file
		'../../RTL/FIFO.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  HS_state_out_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  read_pointer_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  write_pointer_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CTS_out_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    FIFO_Mem_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| FIFO_DATA_WIDTH32/96 |   4    |   32    |      2       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'voter' instantiated from design 'tmr_FIFO_DATA_WIDTH32' with
	the parameters "DATA_WIDTH=34". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'LBDR' instantiated from design 'tmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "cur_addr_rst=0,Rxy_rst=60,Cx_rst=10,NoC_size=4". (HDL-193)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'N1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'E1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'W1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'S1' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Inferred memory devices in process
	in routine LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4 line 46 in file
		'../../RTL/LBDR.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Req_L_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_N_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_E_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_W_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_S_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'voter' instantiated from design 'tmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=5". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Arbiter'. (HDL-193)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'state' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'state_in' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'next_state' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Statistics for case statements in always block at line 95 in file
	'../../RTL/ARBITER.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           102            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Arbiter line 54 in file
		'../../RTL/ARBITER.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     RTS_FF_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'voter' instantiated from design 'tmr_ARBITER' with
	the parameters "DATA_WIDTH=11". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'XBAR' instantiated from design 'tmr_XBAR_DATA_WIDTH32' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 23 in file
	'../../RTL/XBAR.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'voter' instantiated from design 'tmr_XBAR_DATA_WIDTH32' with
	the parameters "DATA_WIDTH=32". (HDL-193)
Presto compilation completed successfully.
1
create_clock -name "clk" -period 20 -waveform { 0 10  }  { clk  }
1
compile

Information: There are 44 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'voter_DATA_WIDTH32_0'
  Processing 'XBAR_DATA_WIDTH32_0'
  Processing 'tmr_XBAR_DATA_WIDTH32_0'
  Processing 'voter_DATA_WIDTH11_0'
  Processing 'Arbiter_0'
  Processing 'tmr_ARBITER_0'
  Processing 'voter_DATA_WIDTH5_0'
  Processing 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0'
Information: The register 'Req_N_FF_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'Req_W_FF_reg' is a constant and will be removed. (OPT-1206)
  Processing 'tmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0'
  Processing 'voter_DATA_WIDTH34_0'
  Processing 'FIFO_DATA_WIDTH32_0'
Information: The register 'HS_state_out_reg' will be removed. (OPT-1207)
  Processing 'tmr_FIFO_DATA_WIDTH32_0'
  Processing 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05  561506.6      0.00       0.0       0.0                          
    0:00:05  561506.6      0.00       0.0       0.0                          
    0:00:07  566546.7      0.00       0.0       0.0                          
    0:00:07  566546.7      0.00       0.0       0.0                          
    0:00:07  566546.7      0.00       0.0       0.0                          
    0:00:07  566546.7      0.00       0.0       0.0                          
    0:00:07  566546.7      0.00       0.0       0.0                          
    0:00:10  431091.3      0.00       0.0       0.0                          
    0:00:11  430591.7      0.00       0.0       0.0                          
    0:00:12  430591.7      0.00       0.0       0.0                          
    0:00:12  430591.7      0.00       0.0       0.0                          
    0:00:12  430591.7      0.00       0.0       0.0                          
    0:00:12  430591.7      0.00       0.0       0.0                          
    0:00:12  430591.7      0.00       0.0       0.0                          
    0:00:12  430591.7      0.00       0.0       0.0                          
    0:00:12  430591.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:12  430591.7      0.00       0.0       0.0                          
    0:00:12  430591.7      0.00       0.0       0.0                          
    0:00:12  430262.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:12  430262.3      0.00       0.0       0.0                          
    0:00:12  430262.3      0.00       0.0       0.0                          
    0:00:13  428671.2      0.00       0.0       0.0                          
    0:00:13  428014.8      0.00       0.0       0.0                          
    0:00:14  427588.7      0.00       0.0       0.0                          
    0:00:14  427247.3      0.00       0.0       0.0                          
    0:00:14  426821.2      0.00       0.0       0.0                          
    0:00:14  426821.2      0.00       0.0       0.0                          
    0:00:14  426821.2      0.00       0.0       0.0                          
    0:00:14  426821.2      0.00       0.0       0.0                          
    0:00:14  426821.2      0.00       0.0       0.0                          
    0:00:14  426821.2      0.00       0.0       0.0                          
    0:00:14  426821.2      0.00       0.0       0.0                          
    0:00:14  426821.2      0.00       0.0       0.0                          
    0:00:14  426220.2      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'Arbiter_N/Arbiter_inst_b/clk': 2100 load(s), 1 driver(s)
1
uplevel #0 { report_area } > ../reports_synopsys/router/REPORTS_v4.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/router/REPORTS_v4.txt
report_qor >> ../reports_synopsys/router/REPORTS_v4.txt
check_design > ../reports_synopsys/router/WARNINGS/WARNINGS_v4.txt
source -continue_on_error -verbose -echo ../scripts/router/Router_v5.tcl
#dmr
remove_design -designs
Removing design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4'
Removing design 'voter_DATA_WIDTH32_0'
Removing design 'XBAR_DATA_WIDTH32_0'
Removing design 'tmr_XBAR_DATA_WIDTH32_0'
Removing design 'voter_DATA_WIDTH11_0'
Removing design 'Arbiter_0'
Removing design 'tmr_ARBITER_0'
Removing design 'voter_DATA_WIDTH5_0'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0'
Removing design 'tmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0'
Removing design 'voter_DATA_WIDTH34_0'
Removing design 'FIFO_DATA_WIDTH32_0'
Removing design 'tmr_FIFO_DATA_WIDTH32_0'
Removing design 'tmr_FIFO_DATA_WIDTH32_1'
Removing design 'tmr_FIFO_DATA_WIDTH32_2'
Removing design 'tmr_FIFO_DATA_WIDTH32_3'
Removing design 'tmr_FIFO_DATA_WIDTH32_4'
Removing design 'tmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_1'
Removing design 'tmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_2'
Removing design 'tmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_3'
Removing design 'tmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_4'
Removing design 'tmr_ARBITER_1'
Removing design 'tmr_ARBITER_2'
Removing design 'tmr_ARBITER_3'
Removing design 'tmr_ARBITER_4'
Removing design 'tmr_XBAR_DATA_WIDTH32_1'
Removing design 'tmr_XBAR_DATA_WIDTH32_2'
Removing design 'tmr_XBAR_DATA_WIDTH32_3'
Removing design 'tmr_XBAR_DATA_WIDTH32_4'
Removing design 'FIFO_DATA_WIDTH32_1'
Removing design 'FIFO_DATA_WIDTH32_2'
Removing design 'FIFO_DATA_WIDTH32_3'
Removing design 'FIFO_DATA_WIDTH32_4'
Removing design 'FIFO_DATA_WIDTH32_5'
Removing design 'FIFO_DATA_WIDTH32_6'
Removing design 'FIFO_DATA_WIDTH32_7'
Removing design 'FIFO_DATA_WIDTH32_8'
Removing design 'FIFO_DATA_WIDTH32_9'
Removing design 'FIFO_DATA_WIDTH32_10'
Removing design 'FIFO_DATA_WIDTH32_11'
Removing design 'FIFO_DATA_WIDTH32_12'
Removing design 'FIFO_DATA_WIDTH32_13'
Removing design 'FIFO_DATA_WIDTH32_14'
Removing design 'voter_DATA_WIDTH34_1'
Removing design 'voter_DATA_WIDTH34_2'
Removing design 'voter_DATA_WIDTH34_3'
Removing design 'voter_DATA_WIDTH34_4'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_1'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_2'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_3'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_4'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_5'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_6'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_7'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_8'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_9'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_10'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_11'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_12'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_13'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_14'
Removing design 'voter_DATA_WIDTH5_1'
Removing design 'voter_DATA_WIDTH5_2'
Removing design 'voter_DATA_WIDTH5_3'
Removing design 'voter_DATA_WIDTH5_4'
Removing design 'Arbiter_1'
Removing design 'Arbiter_2'
Removing design 'Arbiter_3'
Removing design 'Arbiter_4'
Removing design 'Arbiter_5'
Removing design 'Arbiter_6'
Removing design 'Arbiter_7'
Removing design 'Arbiter_8'
Removing design 'Arbiter_9'
Removing design 'Arbiter_10'
Removing design 'Arbiter_11'
Removing design 'Arbiter_12'
Removing design 'Arbiter_13'
Removing design 'Arbiter_14'
Removing design 'voter_DATA_WIDTH11_1'
Removing design 'voter_DATA_WIDTH11_2'
Removing design 'voter_DATA_WIDTH11_3'
Removing design 'voter_DATA_WIDTH11_4'
Removing design 'XBAR_DATA_WIDTH32_1'
Removing design 'XBAR_DATA_WIDTH32_2'
Removing design 'XBAR_DATA_WIDTH32_3'
Removing design 'XBAR_DATA_WIDTH32_4'
Removing design 'XBAR_DATA_WIDTH32_5'
Removing design 'XBAR_DATA_WIDTH32_6'
Removing design 'XBAR_DATA_WIDTH32_7'
Removing design 'XBAR_DATA_WIDTH32_8'
Removing design 'XBAR_DATA_WIDTH32_9'
Removing design 'XBAR_DATA_WIDTH32_10'
Removing design 'XBAR_DATA_WIDTH32_11'
Removing design 'XBAR_DATA_WIDTH32_12'
Removing design 'XBAR_DATA_WIDTH32_13'
Removing design 'XBAR_DATA_WIDTH32_14'
Removing design 'voter_DATA_WIDTH32_1'
Removing design 'voter_DATA_WIDTH32_2'
Removing design 'voter_DATA_WIDTH32_3'
Removing design 'voter_DATA_WIDTH32_4'
1
analyze -library WORK -format vhdl {
../../RTL/XBAR.vhd
../../RTL/LBDR.vhd
../../RTL/FIFO.vhd
../../RTL/ARBITER.vhd
../../RTL/dmr/dmr_XBAR.vhd
../../RTL/dmr/dmr_LBDR.vhd
../../RTL/dmr/dmr_FIFO.vhd
../../RTL/dmr/dmr_ARBITER.vhd
../../RTL/Router/Router_v5_syn.vhd}
Running PRESTO HDLC
-- Compiling Source File ../../RTL/XBAR.vhd
Compiling Entity Declaration XBAR
Compiling Architecture BEHAVIOR of XBAR
Warning:  ../../RTL/XBAR.vhd:21: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/LBDR.vhd
Compiling Entity Declaration LBDR
Compiling Architecture BEHAVIOR of LBDR
Warning:  ../../RTL/LBDR.vhd:26: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/FIFO.vhd
Compiling Entity Declaration FIFO
Compiling Architecture BEHAVIOR of FIFO
Warning:  ../../RTL/FIFO.vhd:27: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/ARBITER.vhd
Compiling Entity Declaration ARBITER
Compiling Architecture BEHAVIOR of ARBITER
Warning:  ../../RTL/ARBITER.vhd:19: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/dmr/dmr_XBAR.vhd
Compiling Entity Declaration DMR_XBAR
Compiling Architecture BEHAVIOR of DMR_XBAR
Warning:  ../../RTL/dmr/dmr_XBAR.vhd:21: The architecture BEHAVIOR has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/dmr/dmr_LBDR.vhd
Compiling Entity Declaration DMR_LBDR
Compiling Architecture BEHAVIOR of DMR_LBDR
Warning:  ../../RTL/dmr/dmr_LBDR.vhd:22: The architecture BEHAVIOR has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/dmr/dmr_FIFO.vhd
Compiling Entity Declaration DMR_FIFO
Compiling Architecture BEHAVIOR of DMR_FIFO
Warning:  ../../RTL/dmr/dmr_FIFO.vhd:25: The architecture BEHAVIOR has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/dmr/dmr_ARBITER.vhd
Compiling Entity Declaration DMR_ARBITER
Compiling Architecture BEHAVIOR of DMR_ARBITER
Warning:  ../../RTL/dmr/dmr_ARBITER.vhd:18: The architecture BEHAVIOR has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/Router/Router_v5_syn.vhd
Compiling Entity Declaration ROUTER
Compiling Architecture BEHAVIOR of ROUTER
Warning:  ../../RTL/Router/Router_v5_syn.vhd:31: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate ROUTER -architecture BEHAVIOR -library DEFAULT -parameters "DATA_WIDTH = 32, current_address = 0, Rxy_rst = 60, Cx_rst = 10, NoC_size = 4"
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4'.
Information: Building the design 'dmr_FIFO' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Inferred memory devices in process
	in routine dmr_FIFO_DATA_WIDTH32 line 35 in file
		'../../RTL/dmr/dmr_FIFO.vhd'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     output_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'dmr_LBDR' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "cur_addr_rst=0,Rxy_rst=60,Cx_rst=10,NoC_size=4". (HDL-193)

Inferred memory devices in process
	in routine dmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4 line 42 in file
		'../../RTL/dmr/dmr_LBDR.vhd'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     output_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'dmr_Arbiter'. (HDL-193)

Inferred memory devices in process
	in routine dmr_ARBITER line 43 in file
		'../../RTL/dmr/dmr_ARBITER.vhd'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     output_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'dmr_XBAR' instantiated from design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Inferred memory devices in process
	in routine dmr_XBAR_DATA_WIDTH32 line 29 in file
		'../../RTL/dmr/dmr_XBAR.vhd'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     output_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO' instantiated from design 'dmr_FIFO_DATA_WIDTH32' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 117 in file
	'../../RTL/FIFO.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           118            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FIFO_DATA_WIDTH32 line 74 in file
		'../../RTL/FIFO.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  HS_state_out_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  read_pointer_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  write_pointer_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CTS_out_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    FIFO_Mem_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| FIFO_DATA_WIDTH32/96 |   4    |   32    |      2       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'LBDR' instantiated from design 'dmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "cur_addr_rst=0,Rxy_rst=60,Cx_rst=10,NoC_size=4". (HDL-193)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'N1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'E1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'W1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'S1' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Inferred memory devices in process
	in routine LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4 line 46 in file
		'../../RTL/LBDR.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Req_L_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_N_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_E_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_W_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_S_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Arbiter'. (HDL-193)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'state' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'state_in' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'next_state' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Statistics for case statements in always block at line 95 in file
	'../../RTL/ARBITER.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           102            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Arbiter line 54 in file
		'../../RTL/ARBITER.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     RTS_FF_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'XBAR' instantiated from design 'dmr_XBAR_DATA_WIDTH32' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 23 in file
	'../../RTL/XBAR.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================
Presto compilation completed successfully.
1
create_clock -name "clk" -period 20 -waveform { 0 10  }  { clk  }
1
compile

Information: There are 12 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'XBAR_DATA_WIDTH32_0'
  Processing 'dmr_XBAR_DATA_WIDTH32_0'
  Processing 'Arbiter_0'
  Processing 'dmr_ARBITER_0'
  Processing 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0'
Information: The register 'Req_N_FF_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'Req_W_FF_reg' is a constant and will be removed. (OPT-1206)
  Processing 'dmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0'
  Processing 'FIFO_DATA_WIDTH32_0'
Information: The register 'HS_state_out_reg' will be removed. (OPT-1207)
  Processing 'dmr_FIFO_DATA_WIDTH32_0'
  Processing 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: The register 'LBDR_E/output_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'LBDR_W/output_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'LBDR_S/output_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'LBDR_L/output_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'LBDR_N/output_reg[4]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05  374306.5      0.00       0.0       0.0                          
    0:00:05  374306.5      0.00       0.0       0.0                          
    0:00:05  374306.5      0.00       0.0       0.0                          
    0:00:05  374306.5      0.00       0.0       0.0                          
    0:00:05  374306.5      0.00       0.0       0.0                          
    0:00:08  282660.4      0.00       0.0       0.0                          
    0:00:08  282338.6      0.00       0.0       0.0                          
    0:00:09  282338.6      0.00       0.0       0.0                          
    0:00:09  282338.6      0.00       0.0       0.0                          
    0:00:09  282338.6      0.00       0.0       0.0                          
    0:00:09  282338.6      0.00       0.0       0.0                          
    0:00:09  282338.6      0.00       0.0       0.0                          
    0:00:09  282338.6      0.00       0.0       0.0                          
    0:00:09  282338.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09  282338.6      0.00       0.0       0.0                          
    0:00:09  282338.6      0.00       0.0       0.0                          
    0:00:09  282115.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09  282115.7      0.00       0.0       0.0                          
    0:00:09  282115.7      0.00       0.0       0.0                          
    0:00:10  280987.2      0.00       0.0       0.0                          
    0:00:10  280478.7      0.00       0.0       0.0                          
    0:00:10  280137.7      0.00       0.0       0.0                          
    0:00:10  279853.2      0.00       0.0       0.0                          
    0:00:10  279512.2      0.00       0.0       0.0                          
    0:00:10  279512.2      0.00       0.0       0.0                          
    0:00:10  279512.2      0.00       0.0       0.0                          
    0:00:10  279503.7      0.00       0.0       0.0                          
    0:00:10  279503.7      0.00       0.0       0.0                          
    0:00:10  279503.7      0.00       0.0       0.0                          
    0:00:10  279503.7      0.00       0.0       0.0                          
    0:00:10  279503.7      0.00       0.0       0.0                          
    0:00:10  279503.7      0.00       0.0       0.0                          
    0:00:11  279270.6      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'Arbiter_N/Arbiter_inst_b/clk': 1400 load(s), 1 driver(s)
1
uplevel #0 { report_area } > ../reports_synopsys/router/REPORTS_v5.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/router/REPORTS_v5.txt
report_qor >> ../reports_synopsys/router/REPORTS_v5.txt
check_design > ../reports_synopsys/router/WARNINGS/WARNINGS_v5.txt
echo ">>>>>TMR<<<<<"
>>>>>TMR<<<<<
source -continue_on_error -verbose -echo ../scripts/tmr/tmr_ARBITER.tcl
remove_design -designs
Removing design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4'
Removing design 'XBAR_DATA_WIDTH32_0'
Removing design 'dmr_XBAR_DATA_WIDTH32_0'
Removing design 'Arbiter_0'
Removing design 'dmr_ARBITER_0'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0'
Removing design 'dmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0'
Removing design 'FIFO_DATA_WIDTH32_0'
Removing design 'dmr_FIFO_DATA_WIDTH32_0'
Removing design 'dmr_FIFO_DATA_WIDTH32_1'
Removing design 'dmr_FIFO_DATA_WIDTH32_2'
Removing design 'dmr_FIFO_DATA_WIDTH32_3'
Removing design 'dmr_FIFO_DATA_WIDTH32_4'
Removing design 'dmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_1'
Removing design 'dmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_2'
Removing design 'dmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_3'
Removing design 'dmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_4'
Removing design 'dmr_ARBITER_1'
Removing design 'dmr_ARBITER_2'
Removing design 'dmr_ARBITER_3'
Removing design 'dmr_ARBITER_4'
Removing design 'dmr_XBAR_DATA_WIDTH32_1'
Removing design 'dmr_XBAR_DATA_WIDTH32_2'
Removing design 'dmr_XBAR_DATA_WIDTH32_3'
Removing design 'dmr_XBAR_DATA_WIDTH32_4'
Removing design 'FIFO_DATA_WIDTH32_1'
Removing design 'FIFO_DATA_WIDTH32_2'
Removing design 'FIFO_DATA_WIDTH32_3'
Removing design 'FIFO_DATA_WIDTH32_4'
Removing design 'FIFO_DATA_WIDTH32_5'
Removing design 'FIFO_DATA_WIDTH32_6'
Removing design 'FIFO_DATA_WIDTH32_7'
Removing design 'FIFO_DATA_WIDTH32_8'
Removing design 'FIFO_DATA_WIDTH32_9'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_1'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_2'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_3'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_4'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_5'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_6'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_7'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_8'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_9'
Removing design 'Arbiter_1'
Removing design 'Arbiter_2'
Removing design 'Arbiter_3'
Removing design 'Arbiter_4'
Removing design 'Arbiter_5'
Removing design 'Arbiter_6'
Removing design 'Arbiter_7'
Removing design 'Arbiter_8'
Removing design 'Arbiter_9'
Removing design 'XBAR_DATA_WIDTH32_1'
Removing design 'XBAR_DATA_WIDTH32_2'
Removing design 'XBAR_DATA_WIDTH32_3'
Removing design 'XBAR_DATA_WIDTH32_4'
Removing design 'XBAR_DATA_WIDTH32_5'
Removing design 'XBAR_DATA_WIDTH32_6'
Removing design 'XBAR_DATA_WIDTH32_7'
Removing design 'XBAR_DATA_WIDTH32_8'
Removing design 'XBAR_DATA_WIDTH32_9'
1
analyze -library WORK -format vhdl {
../../RTL/ARBITER.vhd
../../RTL/tmr/tmr_ARBITER.vhd
../../RTL/tmr/voter.vhd
}
Running PRESTO HDLC
-- Compiling Source File ../../RTL/ARBITER.vhd
Compiling Entity Declaration ARBITER
Compiling Architecture BEHAVIOR of ARBITER
Warning:  ../../RTL/ARBITER.vhd:19: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/tmr/tmr_ARBITER.vhd
Compiling Entity Declaration TMR_ARBITER
Compiling Architecture BEHAVIOR of TMR_ARBITER
Warning:  ../../RTL/tmr/tmr_ARBITER.vhd:17: The architecture BEHAVIOR has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/tmr/voter.vhd
Compiling Entity Declaration VOTER
Compiling Architecture BEHAVIOR of VOTER
Warning:  ../../RTL/tmr/voter.vhd:23: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate tmr_ARBITER -architecture BEHAVIOR -library DEFAULT
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'tmr_ARBITER'.
Information: Building the design 'Arbiter'. (HDL-193)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'state' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'state_in' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'next_state' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Statistics for case statements in always block at line 95 in file
	'../../RTL/ARBITER.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           102            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Arbiter line 54 in file
		'../../RTL/ARBITER.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     RTS_FF_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'voter' instantiated from design 'tmr_ARBITER' with
	the parameters "DATA_WIDTH=11". (HDL-193)
Presto compilation completed successfully.
1
create_clock -name "clk" -period 20 -waveform { 0 10  }  { clk  }
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'voter_DATA_WIDTH11'
  Processing 'Arbiter_0'
  Processing 'tmr_ARBITER'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    5693.3      0.00       0.0       0.0                          
    0:00:01    5693.3      0.00       0.0       0.0                          
    0:00:01    5693.3      0.00       0.0       0.0                          
    0:00:01    5693.3      0.00       0.0       0.0                          
    0:00:01    5693.3      0.00       0.0       0.0                          
    0:00:01    5501.4      0.00       0.0       0.0                          
    0:00:01    5501.4      0.00       0.0       0.0                          
    0:00:01    5501.4      0.00       0.0       0.0                          
    0:00:01    5501.4      0.00       0.0       0.0                          
    0:00:01    5501.4      0.00       0.0       0.0                          
    0:00:01    5501.4      0.00       0.0       0.0                          
    0:00:01    5501.4      0.00       0.0       0.0                          
    0:00:01    5501.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    5501.4      0.00       0.0       0.0                          
    0:00:01    5501.4      0.00       0.0       0.0                          
    0:00:01    5377.9      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    5377.9      0.00       0.0       0.0                          
    0:00:01    5377.9      0.00       0.0       0.0                          
    0:00:01    5377.9      0.00       0.0       0.0                          
    0:00:01    5377.9      0.00       0.0       0.0                          
    0:00:01    5377.9      0.00       0.0       0.0                          
    0:00:01    5377.9      0.00       0.0       0.0                          
    0:00:01    5377.9      0.00       0.0       0.0                          
    0:00:01    5377.9      0.00       0.0       0.0                          
    0:00:01    5377.9      0.00       0.0       0.0                          
    0:00:01    5377.9      0.00       0.0       0.0                          
    0:00:01    5377.9      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
uplevel #0 { report_area } > ../reports_synopsys/tmr/REPORTS_tmr_ARBITER.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/tmr/REPORTS_tmr_ARBITER.txt
check_design > ../reports_synopsys/tmr/WARNINGS/WARNINGS_tmr_ARBITER.txt
source -continue_on_error -verbose -echo ../scripts/tmr/tmr_FIFO.tcl
remove_design -designs
Removing design 'tmr_ARBITER'
Removing design 'Arbiter_0'
Removing design 'Arbiter_1'
Removing design 'Arbiter_2'
Removing design 'voter_DATA_WIDTH11'
1
analyze -library WORK -format vhdl {
../../RTL/FIFO.vhd
../../RTL/tmr/tmr_FIFO.vhd
../../RTL/tmr/voter.vhd}
Running PRESTO HDLC
-- Compiling Source File ../../RTL/FIFO.vhd
Compiling Entity Declaration FIFO
Compiling Architecture BEHAVIOR of FIFO
Warning:  ../../RTL/FIFO.vhd:27: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/tmr/tmr_FIFO.vhd
Compiling Entity Declaration TMR_FIFO
Compiling Architecture BEHAVIOR of TMR_FIFO
Warning:  ../../RTL/tmr/tmr_FIFO.vhd:24: The architecture BEHAVIOR has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/tmr/voter.vhd
Compiling Entity Declaration VOTER
Compiling Architecture BEHAVIOR of VOTER
Warning:  ../../RTL/tmr/voter.vhd:23: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate TMR_FIFO -architecture BEHAVIOR -library DEFAULT -parameters "DATA_WIDTH = 32"
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'tmr_FIFO_DATA_WIDTH32'.
Information: Building the design 'FIFO' instantiated from design 'tmr_FIFO_DATA_WIDTH32' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 117 in file
	'../../RTL/FIFO.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           118            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FIFO_DATA_WIDTH32 line 74 in file
		'../../RTL/FIFO.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  HS_state_out_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  read_pointer_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  write_pointer_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CTS_out_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    FIFO_Mem_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| FIFO_DATA_WIDTH32/96 |   4    |   32    |      2       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'voter' instantiated from design 'tmr_FIFO_DATA_WIDTH32' with
	the parameters "DATA_WIDTH=34". (HDL-193)
Presto compilation completed successfully.
1
create_clock -name "clk" -period 20 -waveform { 0 10  }  { clk  }
1
compile

Information: There are 34 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'voter_DATA_WIDTH34'
  Processing 'FIFO_DATA_WIDTH32_0'
Information: The register 'HS_state_out_reg' will be removed. (OPT-1207)
  Processing 'tmr_FIFO_DATA_WIDTH32'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   77506.6      0.00       0.0       0.0                          
    0:00:01   77506.6      0.00       0.0       0.0                          
    0:00:01   77506.6      0.00       0.0       0.0                          
    0:00:01   77506.6      0.00       0.0       0.0                          
    0:00:01   77506.6      0.00       0.0       0.0                          
    0:00:01   62762.4      0.00       0.0       0.0                          
    0:00:01   62703.1      0.00       0.0       0.0                          
    0:00:02   62703.1      0.00       0.0       0.0                          
    0:00:02   62703.1      0.00       0.0       0.0                          
    0:00:02   62703.1      0.00       0.0       0.0                          
    0:00:02   62703.1      0.00       0.0       0.0                          
    0:00:02   62703.1      0.00       0.0       0.0                          
    0:00:02   62703.1      0.00       0.0       0.0                          
    0:00:02   62703.1      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   62703.1      0.00       0.0       0.0                          
    0:00:02   62703.1      0.00       0.0       0.0                          
    0:00:02   62703.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   62703.1      0.00       0.0       0.0                          
    0:00:02   62703.1      0.00       0.0       0.0                          
    0:00:02   62532.7      0.00       0.0       0.0                          
    0:00:02   62413.3      0.00       0.0       0.0                          
    0:00:02   62328.1      0.00       0.0       0.0                          
    0:00:02   62259.8      0.00       0.0       0.0                          
    0:00:02   62174.6      0.00       0.0       0.0                          
    0:00:02   62174.6      0.00       0.0       0.0                          
    0:00:02   62174.6      0.00       0.0       0.0                          
    0:00:02   62174.6      0.00       0.0       0.0                          
    0:00:02   62174.6      0.00       0.0       0.0                          
    0:00:02   62174.6      0.00       0.0       0.0                          
    0:00:02   62174.6      0.00       0.0       0.0                          
    0:00:02   62174.6      0.00       0.0       0.0                          
    0:00:02   62174.6      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
uplevel #0 { report_area } > ../reports_synopsys/tmr/REPORTS_tmr_FIFO.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/tmr/REPORTS_tmr_FIFO.txt
check_design > ../reports_synopsys/tmr/WARNINGS/WARNINGS_tmr_FIFO.txt
source -continue_on_error -verbose -echo ../scripts/tmr/tmr_LBDR.tcl
remove_design -designs
Removing design 'tmr_FIFO_DATA_WIDTH32'
Removing design 'FIFO_DATA_WIDTH32_0'
Removing design 'FIFO_DATA_WIDTH32_1'
Removing design 'FIFO_DATA_WIDTH32_2'
Removing design 'voter_DATA_WIDTH34'
1
analyze -library WORK -format vhdl {
../../RTL/LBDR.vhd
../../RTL/tmr/tmr_LBDR.vhd
../../RTL/tmr/voter.vhd
}
Running PRESTO HDLC
-- Compiling Source File ../../RTL/LBDR.vhd
Compiling Entity Declaration LBDR
Compiling Architecture BEHAVIOR of LBDR
Warning:  ../../RTL/LBDR.vhd:26: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/tmr/tmr_LBDR.vhd
Compiling Entity Declaration TMR_LBDR
Compiling Architecture BEHAVIOR of TMR_LBDR
Warning:  ../../RTL/tmr/tmr_LBDR.vhd:21: The architecture BEHAVIOR has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/tmr/voter.vhd
Compiling Entity Declaration VOTER
Compiling Architecture BEHAVIOR of VOTER
Warning:  ../../RTL/tmr/voter.vhd:23: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate tmr_LBDR -architecture BEHAVIOR -library DEFAULT -parameters "cur_addr_rst = 0, Rxy_rst = 60, Cx_rst = 10, NoC_size = 4"
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'tmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4'.
Information: Building the design 'LBDR' instantiated from design 'tmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "cur_addr_rst=0,Rxy_rst=60,Cx_rst=10,NoC_size=4". (HDL-193)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'N1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'E1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'W1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'S1' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Inferred memory devices in process
	in routine LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4 line 46 in file
		'../../RTL/LBDR.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Req_L_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_N_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_E_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_W_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_S_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'voter' instantiated from design 'tmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "DATA_WIDTH=5". (HDL-193)
Presto compilation completed successfully.
1
create_clock -name "clk" -period 20 -waveform { 0 10  }  { clk  }
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'voter_DATA_WIDTH5'
  Processing 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0'
Information: The register 'Req_N_FF_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'Req_W_FF_reg' is a constant and will be removed. (OPT-1206)
  Processing 'tmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    2679.9      0.00       0.0       0.0                          
    0:00:01    2679.9      0.00       0.0       0.0                          
    0:00:01    2679.9      0.00       0.0       0.0                          
    0:00:01    2679.9      0.00       0.0       0.0                          
    0:00:01    2679.9      0.00       0.0       0.0                          
    0:00:01    2115.4      0.00       0.0       0.0                          
    0:00:01    2115.4      0.00       0.0       0.0                          
    0:00:01    2115.4      0.00       0.0       0.0                          
    0:00:01    2115.4      0.00       0.0       0.0                          
    0:00:01    2115.4      0.00       0.0       0.0                          
    0:00:01    2115.4      0.00       0.0       0.0                          
    0:00:01    2115.4      0.00       0.0       0.0                          
    0:00:01    2115.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    2115.4      0.00       0.0       0.0                          
    0:00:01    2115.4      0.00       0.0       0.0                          
    0:00:01    2115.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    2115.4      0.00       0.0       0.0                          
    0:00:01    2115.4      0.00       0.0       0.0                          
    0:00:01    2115.4      0.00       0.0       0.0                          
    0:00:01    2115.4      0.00       0.0       0.0                          
    0:00:01    2115.4      0.00       0.0       0.0                          
    0:00:01    2115.4      0.00       0.0       0.0                          
    0:00:01    2115.4      0.00       0.0       0.0                          
    0:00:01    2115.4      0.00       0.0       0.0                          
    0:00:01    2115.4      0.00       0.0       0.0                          
    0:00:01    2115.4      0.00       0.0       0.0                          
    0:00:01    2115.4      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
uplevel #0 { report_area } > ../reports_synopsys/tmr/REPORTS_tmr_LBDR.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/tmr/REPORTS_tmr_LBDR.txt
check_design > ../reports_synopsys/tmr/WARNINGS/WARNINGS_tmr_LBDR.txt
source -continue_on_error -verbose -echo ../scripts/tmr/tmr_XBAR.tcl
remove_design -designs
Removing design 'tmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_1'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_2'
Removing design 'voter_DATA_WIDTH5'
1
analyze -library WORK -format vhdl {
../../RTL/XBAR.vhd
../../RTL/tmr/tmr_XBAR.vhd
../../RTL/tmr/voter.vhd
}
Running PRESTO HDLC
-- Compiling Source File ../../RTL/XBAR.vhd
Compiling Entity Declaration XBAR
Compiling Architecture BEHAVIOR of XBAR
Warning:  ../../RTL/XBAR.vhd:21: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/tmr/tmr_XBAR.vhd
Compiling Entity Declaration TMR_XBAR
Compiling Architecture BEHAVIOR of TMR_XBAR
Warning:  ../../RTL/tmr/tmr_XBAR.vhd:20: The architecture BEHAVIOR has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/tmr/voter.vhd
Compiling Entity Declaration VOTER
Compiling Architecture BEHAVIOR of VOTER
Warning:  ../../RTL/tmr/voter.vhd:23: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate tmr_XBAR -architecture BEHAVIOR -library DEFAULT -parameters "DATA_WIDTH = 32"
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'tmr_XBAR_DATA_WIDTH32'.
Information: Building the design 'XBAR' instantiated from design 'tmr_XBAR_DATA_WIDTH32' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 23 in file
	'../../RTL/XBAR.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'voter' instantiated from design 'tmr_XBAR_DATA_WIDTH32' with
	the parameters "DATA_WIDTH=32". (HDL-193)
Presto compilation completed successfully.
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'voter_DATA_WIDTH32'
  Processing 'XBAR_DATA_WIDTH32_0'
  Processing 'tmr_XBAR_DATA_WIDTH32'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'tmr_XBAR_DATA_WIDTH32' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'XBAR_DATA_WIDTH32_2'
  Mapping 'XBAR_DATA_WIDTH32_2'
  Structuring 'XBAR_DATA_WIDTH32_1'
  Mapping 'XBAR_DATA_WIDTH32_1'
  Structuring 'voter_DATA_WIDTH32'
  Mapping 'voter_DATA_WIDTH32'
  Structuring 'XBAR_DATA_WIDTH32_0'
  Mapping 'XBAR_DATA_WIDTH32_0'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00   15316.1      0.00       0.0      12.1                          
    0:00:00   15316.1      0.00       0.0      12.1                          
    0:00:00   15316.1      0.00       0.0      12.1                          
    0:00:00   15316.1      0.00       0.0      12.1                          
    0:00:00   15316.1      0.00       0.0      12.1                          
    0:00:00   15316.1      0.00       0.0      12.1                          
    0:00:00   15316.1      0.00       0.0      12.1                          
    0:00:00   15316.1      0.00       0.0      12.1                          
    0:00:00   15316.1      0.00       0.0      12.1                          
    0:00:00   15333.0      0.00       0.0       0.4                          
    0:00:00   15341.5      0.00       0.0       0.0                          
    0:00:00   15341.5      0.00       0.0       0.0                          
    0:00:00   15341.5      0.00       0.0       0.0                          
    0:00:00   15341.5      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00   15341.5      0.00       0.0       0.0                          
    0:00:00   15341.5      0.00       0.0       0.0                          
    0:00:01   15341.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   15341.5      0.00       0.0       0.0                          
    0:00:01   15341.5      0.00       0.0       0.0                          
    0:00:01   15341.5      0.00       0.0       0.0                          
    0:00:01   15341.5      0.00       0.0       0.0                          
    0:00:01   15341.5      0.00       0.0       0.0                          
    0:00:01   15341.5      0.00       0.0       0.0                          
    0:00:01   15341.5      0.00       0.0       0.0                          
    0:00:01   15341.5      0.00       0.0       0.0                          
    0:00:01   15341.5      0.00       0.0       0.0                          
    0:00:01   15341.5      0.00       0.0       0.0                          
    0:00:01   15341.5      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
uplevel #0 { report_area } > ../reports_synopsys/tmr/REPORTS_tmr_XBAR.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/tmr/REPORTS_tmr_XBAR.txt
check_design > ../reports_synopsys/tmr/WARNINGS/WARNINGS_tmr_XBAR.txt
source -continue_on_error -verbose -echo ../scripts/tmr/tmr_voter_ARBITER.tcl
remove_design -designs
Removing design 'tmr_XBAR_DATA_WIDTH32'
Removing design 'XBAR_DATA_WIDTH32_0'
Removing design 'XBAR_DATA_WIDTH32_1'
Removing design 'XBAR_DATA_WIDTH32_2'
Removing design 'voter_DATA_WIDTH32'
1
analyze -library WORK -format vhdl {
../../RTL/tmr/voter.vhd}
Running PRESTO HDLC
Compiling Entity Declaration VOTER
Compiling Architecture BEHAVIOR of VOTER
Warning:  ../../RTL/tmr/voter.vhd:23: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate voter -architecture BEHAVIOR -library DEFAULT -parameters "DATA_WIDTH = 11"
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'voter_DATA_WIDTH11'.
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'voter_DATA_WIDTH11'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'voter_DATA_WIDTH11' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'voter_DATA_WIDTH11'
  Mapping 'voter_DATA_WIDTH11'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     782.1      0.00       0.0       0.0                          
    0:00:00     782.1      0.00       0.0       0.0                          
    0:00:00     782.1      0.00       0.0       0.0                          
    0:00:00     782.1      0.00       0.0       0.0                          
    0:00:00     782.1      0.00       0.0       0.0                          
    0:00:00     782.1      0.00       0.0       0.0                          
    0:00:00     782.1      0.00       0.0       0.0                          
    0:00:00     782.1      0.00       0.0       0.0                          
    0:00:00     782.1      0.00       0.0       0.0                          
    0:00:00     782.1      0.00       0.0       0.0                          
    0:00:00     782.1      0.00       0.0       0.0                          
    0:00:00     782.1      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     782.1      0.00       0.0       0.0                          
    0:00:00     782.1      0.00       0.0       0.0                          
    0:00:00     782.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     782.1      0.00       0.0       0.0                          
    0:00:00     782.1      0.00       0.0       0.0                          
    0:00:00     782.1      0.00       0.0       0.0                          
    0:00:00     782.1      0.00       0.0       0.0                          
    0:00:00     782.1      0.00       0.0       0.0                          
    0:00:00     782.1      0.00       0.0       0.0                          
    0:00:00     782.1      0.00       0.0       0.0                          
    0:00:00     782.1      0.00       0.0       0.0                          
    0:00:00     782.1      0.00       0.0       0.0                          
    0:00:00     782.1      0.00       0.0       0.0                          
    0:00:00     782.1      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
uplevel #0 { report_area } > ../reports_synopsys/tmr/REPORTS_tmr_voter_ARBITER.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/tmr/REPORTS_tmr_voter_ARBITER.txt
check_design > ../reports_synopsys/tmr/WARNINGS/WARNINGS_tmr_voter_ARBITER.txt
source -continue_on_error -verbose -echo ../scripts/tmr/tmr_voter_FIFO.tcl
remove_design -designs
Removing design 'voter_DATA_WIDTH11'
1
analyze -library WORK -format vhdl {
../../RTL/tmr/voter.vhd}
Running PRESTO HDLC
Compiling Entity Declaration VOTER
Compiling Architecture BEHAVIOR of VOTER
Warning:  ../../RTL/tmr/voter.vhd:23: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate voter -architecture BEHAVIOR -library DEFAULT -parameters "DATA_WIDTH = 34"
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'voter_DATA_WIDTH34'.
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'voter_DATA_WIDTH34'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'voter_DATA_WIDTH34' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'voter_DATA_WIDTH34'
  Mapping 'voter_DATA_WIDTH34'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    2417.4      0.00       0.0       0.0                          
    0:00:00    2417.4      0.00       0.0       0.0                          
    0:00:00    2417.4      0.00       0.0       0.0                          
    0:00:00    2417.4      0.00       0.0       0.0                          
    0:00:00    2417.4      0.00       0.0       0.0                          
    0:00:00    2417.4      0.00       0.0       0.0                          
    0:00:00    2417.4      0.00       0.0       0.0                          
    0:00:00    2417.4      0.00       0.0       0.0                          
    0:00:00    2417.4      0.00       0.0       0.0                          
    0:00:00    2417.4      0.00       0.0       0.0                          
    0:00:00    2417.4      0.00       0.0       0.0                          
    0:00:00    2417.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    2417.4      0.00       0.0       0.0                          
    0:00:00    2417.4      0.00       0.0       0.0                          
    0:00:00    2417.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    2417.4      0.00       0.0       0.0                          
    0:00:00    2417.4      0.00       0.0       0.0                          
    0:00:00    2417.4      0.00       0.0       0.0                          
    0:00:00    2417.4      0.00       0.0       0.0                          
    0:00:00    2417.4      0.00       0.0       0.0                          
    0:00:00    2417.4      0.00       0.0       0.0                          
    0:00:00    2417.4      0.00       0.0       0.0                          
    0:00:00    2417.4      0.00       0.0       0.0                          
    0:00:00    2417.4      0.00       0.0       0.0                          
    0:00:00    2417.4      0.00       0.0       0.0                          
    0:00:00    2417.4      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
uplevel #0 { report_area } > ../reports_synopsys/tmr/REPORTS_tmr_voter_FIFO.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/tmr/REPORTS_tmr_voter_FIFO.txt
check_design > ../reports_synopsys/tmr/WARNINGS/WARNINGS_tmr_voter_FIFO.txt
source -continue_on_error -verbose -echo ../scripts/tmr/tmr_voter_LBDR.tcl
remove_design -designs
Removing design 'voter_DATA_WIDTH34'
1
analyze -library WORK -format vhdl {
../../RTL/tmr/voter.vhd}
Running PRESTO HDLC
Compiling Entity Declaration VOTER
Compiling Architecture BEHAVIOR of VOTER
Warning:  ../../RTL/tmr/voter.vhd:23: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate voter -architecture BEHAVIOR -library DEFAULT -parameters "DATA_WIDTH = 5"
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'voter_DATA_WIDTH5'.
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'voter_DATA_WIDTH5'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'voter_DATA_WIDTH5' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'voter_DATA_WIDTH5'
  Mapping 'voter_DATA_WIDTH5'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     355.5      0.00       0.0       0.0                          
    0:00:01     355.5      0.00       0.0       0.0                          
    0:00:01     355.5      0.00       0.0       0.0                          
    0:00:01     355.5      0.00       0.0       0.0                          
    0:00:01     355.5      0.00       0.0       0.0                          
    0:00:01     355.5      0.00       0.0       0.0                          
    0:00:01     355.5      0.00       0.0       0.0                          
    0:00:01     355.5      0.00       0.0       0.0                          
    0:00:01     355.5      0.00       0.0       0.0                          
    0:00:01     355.5      0.00       0.0       0.0                          
    0:00:01     355.5      0.00       0.0       0.0                          
    0:00:01     355.5      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     355.5      0.00       0.0       0.0                          
    0:00:01     355.5      0.00       0.0       0.0                          
    0:00:01     355.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     355.5      0.00       0.0       0.0                          
    0:00:01     355.5      0.00       0.0       0.0                          
    0:00:01     355.5      0.00       0.0       0.0                          
    0:00:01     355.5      0.00       0.0       0.0                          
    0:00:01     355.5      0.00       0.0       0.0                          
    0:00:01     355.5      0.00       0.0       0.0                          
    0:00:01     355.5      0.00       0.0       0.0                          
    0:00:01     355.5      0.00       0.0       0.0                          
    0:00:01     355.5      0.00       0.0       0.0                          
    0:00:01     355.5      0.00       0.0       0.0                          
    0:00:01     355.5      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
uplevel #0 { report_area } > ../reports_synopsys/tmr/REPORTS_tmr_vvoter_LBDR.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/tmr/REPORTS_tmr_voter_LBDR.txt
check_design > ../reports_synopsys/tmr/WARNINGS/WARNINGS_tmr_voter_LBDR.txt
source -continue_on_error -verbose -echo ../scripts/tmr/tmr_voter_XBAR.tcl
remove_design -designs
Removing design 'voter_DATA_WIDTH5'
1
analyze -library WORK -format vhdl {
../../RTL/tmr/voter.vhd}
Running PRESTO HDLC
Compiling Entity Declaration VOTER
Compiling Architecture BEHAVIOR of VOTER
Warning:  ../../RTL/tmr/voter.vhd:23: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate voter -architecture BEHAVIOR -library DEFAULT -parameters "DATA_WIDTH = 32"
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'voter_DATA_WIDTH32'.
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'voter_DATA_WIDTH32'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'voter_DATA_WIDTH32' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'voter_DATA_WIDTH32'
  Mapping 'voter_DATA_WIDTH32'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    2275.2      0.00       0.0       0.0                          
    0:00:00    2275.2      0.00       0.0       0.0                          
    0:00:00    2275.2      0.00       0.0       0.0                          
    0:00:00    2275.2      0.00       0.0       0.0                          
    0:00:00    2275.2      0.00       0.0       0.0                          
    0:00:00    2275.2      0.00       0.0       0.0                          
    0:00:00    2275.2      0.00       0.0       0.0                          
    0:00:00    2275.2      0.00       0.0       0.0                          
    0:00:00    2275.2      0.00       0.0       0.0                          
    0:00:00    2275.2      0.00       0.0       0.0                          
    0:00:00    2275.2      0.00       0.0       0.0                          
    0:00:00    2275.2      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    2275.2      0.00       0.0       0.0                          
    0:00:00    2275.2      0.00       0.0       0.0                          
    0:00:00    2275.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    2275.2      0.00       0.0       0.0                          
    0:00:00    2275.2      0.00       0.0       0.0                          
    0:00:00    2275.2      0.00       0.0       0.0                          
    0:00:00    2275.2      0.00       0.0       0.0                          
    0:00:00    2275.2      0.00       0.0       0.0                          
    0:00:00    2275.2      0.00       0.0       0.0                          
    0:00:00    2275.2      0.00       0.0       0.0                          
    0:00:00    2275.2      0.00       0.0       0.0                          
    0:00:00    2275.2      0.00       0.0       0.0                          
    0:00:00    2275.2      0.00       0.0       0.0                          
    0:00:00    2275.2      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
uplevel #0 { report_area } > ../reports_synopsys/tmr/REPORTS_tmr_voter_XBAR.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/tmr/REPORTS_tmr_voter_XBAR.txt
check_design > ../reports_synopsys/tmr/WARNINGS/WARNINGS_tmr_voter_XBAR.txt
echo ">>>>>DMR<<<<<"
>>>>>DMR<<<<<
source -continue_on_error -verbose -echo ../scripts/dmr/dmr_ARBITER.tcl
remove_design -designs
Removing design 'voter_DATA_WIDTH32'
1
analyze -library WORK -format vhdl {
../../RTL/ARBITER.vhd
../../RTL/dmr/dmr_ARBITER.vhd
}
Running PRESTO HDLC
-- Compiling Source File ../../RTL/ARBITER.vhd
Compiling Entity Declaration ARBITER
Compiling Architecture BEHAVIOR of ARBITER
Warning:  ../../RTL/ARBITER.vhd:19: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/dmr/dmr_ARBITER.vhd
Compiling Entity Declaration DMR_ARBITER
Compiling Architecture BEHAVIOR of DMR_ARBITER
Warning:  ../../RTL/dmr/dmr_ARBITER.vhd:18: The architecture BEHAVIOR has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate dmr_ARBITER -architecture BEHAVIOR -library DEFAULT
Running PRESTO HDLC

Inferred memory devices in process
	in routine dmr_ARBITER line 43 in file
		'../../RTL/dmr/dmr_ARBITER.vhd'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     output_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'dmr_ARBITER'.
Information: Building the design 'Arbiter'. (HDL-193)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'state' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'state_in' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/ARBITER.vhd:48: The initial value for signal 'next_state' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Statistics for case statements in always block at line 95 in file
	'../../RTL/ARBITER.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           102            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Arbiter line 54 in file
		'../../RTL/ARBITER.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     RTS_FF_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
create_clock -name "clk" -period 20 -waveform { 0 10  }  { clk  }
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Arbiter_0'
  Processing 'dmr_ARBITER'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    3920.6      0.00       0.0       0.0                          
    0:00:01    3920.6      0.00       0.0       0.0                          
    0:00:01    3920.6      0.00       0.0       0.0                          
    0:00:01    3920.6      0.00       0.0       0.0                          
    0:00:01    3920.6      0.00       0.0       0.0                          
    0:00:01    3759.7      0.00       0.0       0.0                          
    0:00:01    3759.7      0.00       0.0       0.0                          
    0:00:01    3759.7      0.00       0.0       0.0                          
    0:00:01    3759.7      0.00       0.0       0.0                          
    0:00:01    3759.7      0.00       0.0       0.0                          
    0:00:01    3759.7      0.00       0.0       0.0                          
    0:00:01    3759.7      0.00       0.0       0.0                          
    0:00:01    3759.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    3759.7      0.00       0.0       0.0                          
    0:00:01    3759.7      0.00       0.0       0.0                          
    0:00:01    3677.5      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    3677.5      0.00       0.0       0.0                          
    0:00:01    3677.5      0.00       0.0       0.0                          
    0:00:01    3677.5      0.00       0.0       0.0                          
    0:00:01    3677.5      0.00       0.0       0.0                          
    0:00:01    3677.5      0.00       0.0       0.0                          
    0:00:01    3677.5      0.00       0.0       0.0                          
    0:00:01    3677.5      0.00       0.0       0.0                          
    0:00:01    3677.5      0.00       0.0       0.0                          
    0:00:01    3677.5      0.00       0.0       0.0                          
    0:00:01    3677.5      0.00       0.0       0.0                          
    0:00:01    3677.5      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
uplevel #0 { report_area } > ../reports_synopsys/dmr/REPORTS_dmr_ARBITER.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/dmr/REPORTS_dmr_ARBITER.txt
check_design > ../reports_synopsys/dmr/WARNINGS/WARNINGS_dmr_ARBITER.txt
source -continue_on_error -verbose -echo ../scripts/dmr/dmr_FIFO.tcl
remove_design -designs
Removing design 'dmr_ARBITER'
Removing design 'Arbiter_0'
Removing design 'Arbiter_1'
1
analyze -library WORK -format vhdl {
../../RTL/FIFO.vhd
../../RTL/dmr/dmr_FIFO.vhd}
Running PRESTO HDLC
-- Compiling Source File ../../RTL/FIFO.vhd
Compiling Entity Declaration FIFO
Compiling Architecture BEHAVIOR of FIFO
Warning:  ../../RTL/FIFO.vhd:27: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/dmr/dmr_FIFO.vhd
Compiling Entity Declaration DMR_FIFO
Compiling Architecture BEHAVIOR of DMR_FIFO
Warning:  ../../RTL/dmr/dmr_FIFO.vhd:25: The architecture BEHAVIOR has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate dmr_FIFO -architecture BEHAVIOR -library DEFAULT -parameters "DATA_WIDTH = 32"
Running PRESTO HDLC

Inferred memory devices in process
	in routine dmr_FIFO_DATA_WIDTH32 line 35 in file
		'../../RTL/dmr/dmr_FIFO.vhd'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     output_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'dmr_FIFO_DATA_WIDTH32'.
Information: Building the design 'FIFO' instantiated from design 'dmr_FIFO_DATA_WIDTH32' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 117 in file
	'../../RTL/FIFO.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           118            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FIFO_DATA_WIDTH32 line 74 in file
		'../../RTL/FIFO.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  HS_state_out_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  read_pointer_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  write_pointer_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CTS_out_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    FIFO_Mem_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| FIFO_DATA_WIDTH32/96 |   4    |   32    |      2       | N  |
===============================================================
Presto compilation completed successfully.
1
create_clock -name "clk" -period 20 -waveform { 0 10  }  { clk  }
1
compile

Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FIFO_DATA_WIDTH32_0'
Information: The register 'HS_state_out_reg' will be removed. (OPT-1207)
  Processing 'dmr_FIFO_DATA_WIDTH32'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   50260.5      0.00       0.0       0.0                          
    0:00:01   50260.5      0.00       0.0       0.0                          
    0:00:01   50260.5      0.00       0.0       0.0                          
    0:00:01   50260.5      0.00       0.0       0.0                          
    0:00:01   50260.5      0.00       0.0       0.0                          
    0:00:01   40667.1      0.00       0.0       0.0                          
    0:00:01   40627.6      0.00       0.0       0.0                          
    0:00:01   40627.6      0.00       0.0       0.0                          
    0:00:01   40627.6      0.00       0.0       0.0                          
    0:00:01   40627.6      0.00       0.0       0.0                          
    0:00:01   40627.6      0.00       0.0       0.0                          
    0:00:01   40627.6      0.00       0.0       0.0                          
    0:00:01   40627.6      0.00       0.0       0.0                          
    0:00:01   40627.6      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   40627.6      0.00       0.0       0.0                          
    0:00:01   40627.6      0.00       0.0       0.0                          
    0:00:01   40627.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   40627.6      0.00       0.0       0.0                          
    0:00:01   40627.6      0.00       0.0       0.0                          
    0:00:01   40514.0      0.00       0.0       0.0                          
    0:00:01   40434.4      0.00       0.0       0.0                          
    0:00:01   40377.6      0.00       0.0       0.0                          
    0:00:01   40332.1      0.00       0.0       0.0                          
    0:00:01   40275.3      0.00       0.0       0.0                          
    0:00:01   40275.3      0.00       0.0       0.0                          
    0:00:01   40275.3      0.00       0.0       0.0                          
    0:00:01   40275.3      0.00       0.0       0.0                          
    0:00:01   40275.3      0.00       0.0       0.0                          
    0:00:01   40275.3      0.00       0.0       0.0                          
    0:00:01   40275.3      0.00       0.0       0.0                          
    0:00:01   40275.3      0.00       0.0       0.0                          
    0:00:01   40275.3      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
uplevel #0 { report_area } > ../reports_synopsys/dmr/REPORTS_dmr_FIFO.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/dmr/REPORTS_dmr_FIFO.txt
check_design > ../reports_synopsys/dmr/WARNINGS/WARNINGS_dmr_FIFO.txt
source -continue_on_error -verbose -echo ../scripts/dmr/dmr_LBDR.tcl
remove_design -designs
Removing design 'dmr_FIFO_DATA_WIDTH32'
Removing design 'FIFO_DATA_WIDTH32_0'
Removing design 'FIFO_DATA_WIDTH32_1'
1
analyze -library WORK -format vhdl {
../../RTL/LBDR.vhd
../../RTL/dmr/dmr_LBDR.vhd
}
Running PRESTO HDLC
-- Compiling Source File ../../RTL/LBDR.vhd
Compiling Entity Declaration LBDR
Compiling Architecture BEHAVIOR of LBDR
Warning:  ../../RTL/LBDR.vhd:26: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/dmr/dmr_LBDR.vhd
Compiling Entity Declaration DMR_LBDR
Compiling Architecture BEHAVIOR of DMR_LBDR
Warning:  ../../RTL/dmr/dmr_LBDR.vhd:22: The architecture BEHAVIOR has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate dmr_LBDR -architecture BEHAVIOR -library DEFAULT -parameters "cur_addr_rst = 0, Rxy_rst = 60, Cx_rst = 10, NoC_size = 4"
Running PRESTO HDLC

Inferred memory devices in process
	in routine dmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4 line 42 in file
		'../../RTL/dmr/dmr_LBDR.vhd'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     output_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'dmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4'.
Information: Building the design 'LBDR' instantiated from design 'dmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4' with
	the parameters "cur_addr_rst=0,Rxy_rst=60,Cx_rst=10,NoC_size=4". (HDL-193)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'N1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'E1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'W1' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../RTL/LBDR.vhd:31: The initial value for signal 'S1' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Inferred memory devices in process
	in routine LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4 line 46 in file
		'../../RTL/LBDR.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Req_L_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_N_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_E_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_W_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Req_S_FF_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
create_clock -name "clk" -period 20 -waveform { 0 10  }  { clk  }
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0'
Information: The register 'Req_N_FF_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'Req_W_FF_reg' is a constant and will be removed. (OPT-1206)
  Processing 'dmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: The register 'output_reg[4]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    1732.4      0.00       0.0       0.0                          
    0:00:00    1732.4      0.00       0.0       0.0                          
    0:00:00    1732.4      0.00       0.0       0.0                          
    0:00:00    1732.4      0.00       0.0       0.0                          
    0:00:00    1732.4      0.00       0.0       0.0                          
    0:00:00    1371.2      0.00       0.0       0.0                          
    0:00:00    1371.2      0.00       0.0       0.0                          
    0:00:00    1371.2      0.00       0.0       0.0                          
    0:00:00    1371.2      0.00       0.0       0.0                          
    0:00:00    1371.2      0.00       0.0       0.0                          
    0:00:00    1371.2      0.00       0.0       0.0                          
    0:00:00    1371.2      0.00       0.0       0.0                          
    0:00:00    1371.2      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    1371.2      0.00       0.0       0.0                          
    0:00:00    1371.2      0.00       0.0       0.0                          
    0:00:00    1371.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    1371.2      0.00       0.0       0.0                          
    0:00:00    1371.2      0.00       0.0       0.0                          
    0:00:00    1371.2      0.00       0.0       0.0                          
    0:00:00    1371.2      0.00       0.0       0.0                          
    0:00:00    1371.2      0.00       0.0       0.0                          
    0:00:00    1371.2      0.00       0.0       0.0                          
    0:00:00    1371.2      0.00       0.0       0.0                          
    0:00:00    1371.2      0.00       0.0       0.0                          
    0:00:00    1371.2      0.00       0.0       0.0                          
    0:00:00    1371.2      0.00       0.0       0.0                          
    0:00:00    1371.2      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
uplevel #0 { report_area } > ../reports_synopsys/dmr/REPORTS_dmr_LBDR.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/dmr/REPORTS_dmr_LBDR.txt
check_design > ../reports_synopsys/dmr/WARNINGS/WARNINGS_dmr_LBDR.txt
source -continue_on_error -verbose -echo ../scripts/dmr/dmr_XBAR.tcl
remove_design -designs
Removing design 'dmr_LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0'
Removing design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_1'
1
analyze -library WORK -format vhdl {
../../RTL/XBAR.vhd
../../RTL/dmr/dmr_XBAR.vhd
}
Running PRESTO HDLC
-- Compiling Source File ../../RTL/XBAR.vhd
Compiling Entity Declaration XBAR
Compiling Architecture BEHAVIOR of XBAR
Warning:  ../../RTL/XBAR.vhd:21: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
-- Compiling Source File ../../RTL/dmr/dmr_XBAR.vhd
Compiling Entity Declaration DMR_XBAR
Compiling Architecture BEHAVIOR of DMR_XBAR
Warning:  ../../RTL/dmr/dmr_XBAR.vhd:21: The architecture BEHAVIOR has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
1
elaborate dmr_XBAR -architecture BEHAVIOR -library DEFAULT -parameters "DATA_WIDTH = 32"
Running PRESTO HDLC

Inferred memory devices in process
	in routine dmr_XBAR_DATA_WIDTH32 line 29 in file
		'../../RTL/dmr/dmr_XBAR.vhd'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     output_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'dmr_XBAR_DATA_WIDTH32'.
Information: Building the design 'XBAR' instantiated from design 'dmr_XBAR_DATA_WIDTH32' with
	the parameters "DATA_WIDTH=32". (HDL-193)

Statistics for case statements in always block at line 23 in file
	'../../RTL/XBAR.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================
Presto compilation completed successfully.
1
compile


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'XBAR_DATA_WIDTH32_0'
  Processing 'dmr_XBAR_DATA_WIDTH32'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'dmr_XBAR_DATA_WIDTH32' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'XBAR_DATA_WIDTH32_1'
  Mapping 'XBAR_DATA_WIDTH32_1'
  Structuring 'XBAR_DATA_WIDTH32_0'
  Mapping 'XBAR_DATA_WIDTH32_0'
  Structuring 'dmr_XBAR_DATA_WIDTH32'
  Mapping 'dmr_XBAR_DATA_WIDTH32'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   10338.3      0.00       0.0       8.1                          
    0:00:01   10338.3      0.00       0.0       8.1                          
    0:00:01   10338.3      0.00       0.0       8.1                          
    0:00:01   10338.3      0.00       0.0       8.1                          
    0:00:01   10338.3      0.00       0.0       8.1                          
    0:00:01   10338.3      0.00       0.0       8.1                          
    0:00:01   10338.3      0.00       0.0       8.1                          
    0:00:01   10338.3      0.00       0.0       8.1                          
    0:00:01   10338.3      0.00       0.0       8.1                          
    0:00:01   10349.6      0.00       0.0       0.3                          
    0:00:01   10355.3      0.00       0.0       0.0                          
    0:00:01   10355.3      0.00       0.0       0.0                          
    0:00:01   10355.3      0.00       0.0       0.0                          
    0:00:01   10355.3      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   10355.3      0.00       0.0       0.0                          
    0:00:01   10355.3      0.00       0.0       0.0                          
    0:00:01   10355.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   10355.3      0.00       0.0       0.0                          
    0:00:01   10355.3      0.00       0.0       0.0                          
    0:00:01   10355.3      0.00       0.0       0.0                          
    0:00:01   10355.3      0.00       0.0       0.0                          
    0:00:01   10355.3      0.00       0.0       0.0                          
    0:00:01   10355.3      0.00       0.0       0.0                          
    0:00:01   10355.3      0.00       0.0       0.0                          
    0:00:01   10355.3      0.00       0.0       0.0                          
    0:00:01   10355.3      0.00       0.0       0.0                          
    0:00:01   10355.3      0.00       0.0       0.0                          
    0:00:01   10355.3      0.00       0.0       0.0                          
Loading db file '/cad/dk/c/v4.11/synopsys/c18_1.8V/c18_CORELIB_TYP.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
uplevel #0 { report_area } > ../reports_synopsys/dmr/REPORTS_dmr_XBAR.txt
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> ../reports_synopsys/dmr/REPORTS_dmr_XBAR.txt
check_design > ../reports_synopsys/dmr/WARNINGS/WARNINGS_dmr_XBAR.txt
exit

Thank you...
