|MIPS
CLOCK_50 => clk.IN8
SW[0] => rst.IN8
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
SRAM_ADDR[0] <= MEM_stage:mem.SRAM_ADDRESS
SRAM_ADDR[1] <= MEM_stage:mem.SRAM_ADDRESS
SRAM_ADDR[2] <= MEM_stage:mem.SRAM_ADDRESS
SRAM_ADDR[3] <= MEM_stage:mem.SRAM_ADDRESS
SRAM_ADDR[4] <= MEM_stage:mem.SRAM_ADDRESS
SRAM_ADDR[5] <= MEM_stage:mem.SRAM_ADDRESS
SRAM_ADDR[6] <= MEM_stage:mem.SRAM_ADDRESS
SRAM_ADDR[7] <= MEM_stage:mem.SRAM_ADDRESS
SRAM_ADDR[8] <= MEM_stage:mem.SRAM_ADDRESS
SRAM_ADDR[9] <= MEM_stage:mem.SRAM_ADDRESS
SRAM_ADDR[10] <= MEM_stage:mem.SRAM_ADDRESS
SRAM_ADDR[11] <= MEM_stage:mem.SRAM_ADDRESS
SRAM_ADDR[12] <= MEM_stage:mem.SRAM_ADDRESS
SRAM_ADDR[13] <= MEM_stage:mem.SRAM_ADDRESS
SRAM_ADDR[14] <= MEM_stage:mem.SRAM_ADDRESS
SRAM_ADDR[15] <= MEM_stage:mem.SRAM_ADDRESS
SRAM_ADDR[16] <= MEM_stage:mem.SRAM_ADDRESS
SRAM_ADDR[17] <= MEM_stage:mem.SRAM_ADDRESS
SRAM_DQ[0] <> MEM_stage:mem.SRAM_DATA
SRAM_DQ[1] <> MEM_stage:mem.SRAM_DATA
SRAM_DQ[2] <> MEM_stage:mem.SRAM_DATA
SRAM_DQ[3] <> MEM_stage:mem.SRAM_DATA
SRAM_DQ[4] <> MEM_stage:mem.SRAM_DATA
SRAM_DQ[5] <> MEM_stage:mem.SRAM_DATA
SRAM_DQ[6] <> MEM_stage:mem.SRAM_DATA
SRAM_DQ[7] <> MEM_stage:mem.SRAM_DATA
SRAM_DQ[8] <> MEM_stage:mem.SRAM_DATA
SRAM_DQ[9] <> MEM_stage:mem.SRAM_DATA
SRAM_DQ[10] <> MEM_stage:mem.SRAM_DATA
SRAM_DQ[11] <> MEM_stage:mem.SRAM_DATA
SRAM_DQ[12] <> MEM_stage:mem.SRAM_DATA
SRAM_DQ[13] <> MEM_stage:mem.SRAM_DATA
SRAM_DQ[14] <> MEM_stage:mem.SRAM_DATA
SRAM_DQ[15] <> MEM_stage:mem.SRAM_DATA
SRAM_UB_N <= MEM_stage:mem.SRAM_UB_N_O
SRAM_LB_N <= MEM_stage:mem.SRAM_LB_N_O
SRAM_WE_N <= MEM_stage:mem.SRAM_WE_N_O
SRAM_CE_N <= MEM_stage:mem.SRAM_CE_N_O
SRAM_OE_N <= MEM_stage:mem.SRAM_OE_N_O


|MIPS|IF_stage:ifs
clk => clk.IN1
rst => pc[0]~reg0.ACLR
rst => pc[1]~reg0.ACLR
rst => pc[2]~reg0.ACLR
rst => pc[3]~reg0.ACLR
rst => pc[4]~reg0.ACLR
rst => pc[5]~reg0.ACLR
rst => pc[6]~reg0.ACLR
rst => pc[7]~reg0.ACLR
instr_fetch_enable => instr_fetch_enable.IN1
imm_branch_offset[0] => Add1.IN8
imm_branch_offset[1] => Add1.IN7
imm_branch_offset[2] => Add1.IN6
imm_branch_offset[3] => Add1.IN5
imm_branch_offset[4] => Add1.IN4
imm_branch_offset[5] => Add1.IN1
imm_branch_offset[5] => Add1.IN2
imm_branch_offset[5] => Add1.IN3
branch_enable => pc.OUTPUTSELECT
branch_enable => pc.OUTPUTSELECT
branch_enable => pc.OUTPUTSELECT
branch_enable => pc.OUTPUTSELECT
branch_enable => pc.OUTPUTSELECT
branch_enable => pc.OUTPUTSELECT
branch_enable => pc.OUTPUTSELECT
branch_enable => pc.OUTPUTSELECT
pc[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
instr[0] <= inst_mem:memory.port3
instr[1] <= inst_mem:memory.port3
instr[2] <= inst_mem:memory.port3
instr[3] <= inst_mem:memory.port3
instr[4] <= inst_mem:memory.port3
instr[5] <= inst_mem:memory.port3
instr[6] <= inst_mem:memory.port3
instr[7] <= inst_mem:memory.port3
instr[8] <= inst_mem:memory.port3
instr[9] <= inst_mem:memory.port3
instr[10] <= inst_mem:memory.port3
instr[11] <= inst_mem:memory.port3
instr[12] <= inst_mem:memory.port3
instr[13] <= inst_mem:memory.port3
instr[14] <= inst_mem:memory.port3
instr[15] <= inst_mem:memory.port3


|MIPS|IF_stage:ifs|inst_mem:memory
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clken => clken.IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|MIPS|IF_stage:ifs|inst_mem:memory|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dn81:auto_generated.address_a[0]
address_a[1] => altsyncram_dn81:auto_generated.address_a[1]
address_a[2] => altsyncram_dn81:auto_generated.address_a[2]
address_a[3] => altsyncram_dn81:auto_generated.address_a[3]
address_a[4] => altsyncram_dn81:auto_generated.address_a[4]
address_a[5] => altsyncram_dn81:auto_generated.address_a[5]
address_a[6] => altsyncram_dn81:auto_generated.address_a[6]
address_a[7] => altsyncram_dn81:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dn81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_dn81:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dn81:auto_generated.q_a[0]
q_a[1] <= altsyncram_dn81:auto_generated.q_a[1]
q_a[2] <= altsyncram_dn81:auto_generated.q_a[2]
q_a[3] <= altsyncram_dn81:auto_generated.q_a[3]
q_a[4] <= altsyncram_dn81:auto_generated.q_a[4]
q_a[5] <= altsyncram_dn81:auto_generated.q_a[5]
q_a[6] <= altsyncram_dn81:auto_generated.q_a[6]
q_a[7] <= altsyncram_dn81:auto_generated.q_a[7]
q_a[8] <= altsyncram_dn81:auto_generated.q_a[8]
q_a[9] <= altsyncram_dn81:auto_generated.q_a[9]
q_a[10] <= altsyncram_dn81:auto_generated.q_a[10]
q_a[11] <= altsyncram_dn81:auto_generated.q_a[11]
q_a[12] <= altsyncram_dn81:auto_generated.q_a[12]
q_a[13] <= altsyncram_dn81:auto_generated.q_a[13]
q_a[14] <= altsyncram_dn81:auto_generated.q_a[14]
q_a[15] <= altsyncram_dn81:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MIPS|IF_stage:ifs|inst_mem:memory|altsyncram:altsyncram_component|altsyncram_dn81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|MIPS|ID_stage:id
clk => branch_taken_enable.CLK
rst => ~NO_FANOUT~
instruction_decode_en => always0.IN1
instruction_decode_en => load.IN1
pipeline_reg_output[0] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[1] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[2] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[3] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[4] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[5] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[6] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[7] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[8] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[9] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[10] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[11] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[12] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[13] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[14] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[15] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[16] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[17] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[18] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[19] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[20] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[21] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[22] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[23] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[24] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[25] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[26] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[27] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[28] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[29] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[30] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[31] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[32] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[33] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[34] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[35] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[36] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[37] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[38] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[39] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[40] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[41] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[42] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[43] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[44] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[45] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[46] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[47] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[48] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[49] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[50] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[51] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[52] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[53] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[54] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[55] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output[56] <= pipeline_reg_output.DB_MAX_OUTPUT_PORT_TYPE
instruction[0] => pipeline_reg_output.DATAB
instruction[0] => insttt[0].DATAIN
instruction[0] => branch_offset_imm[0].DATAIN
instruction[1] => pipeline_reg_output.DATAB
instruction[1] => insttt[1].DATAIN
instruction[1] => branch_offset_imm[1].DATAIN
instruction[2] => pipeline_reg_output.DATAB
instruction[2] => insttt[2].DATAIN
instruction[2] => branch_offset_imm[2].DATAIN
instruction[3] => reg_read_addr_1.DATAA
instruction[3] => pipeline_reg_output.DATAB
instruction[3] => insttt[3].DATAIN
instruction[3] => branch_offset_imm[3].DATAIN
instruction[4] => reg_read_addr_1.DATAA
instruction[4] => pipeline_reg_output.DATAB
instruction[4] => insttt[4].DATAIN
instruction[4] => branch_offset_imm[4].DATAIN
instruction[5] => reg_read_addr_1.DATAA
instruction[5] => pipeline_reg_output.DATAB
instruction[5] => pipeline_reg_output.DATAB
instruction[5] => pipeline_reg_output.DATAB
instruction[5] => pipeline_reg_output.DATAB
instruction[5] => pipeline_reg_output.DATAB
instruction[5] => pipeline_reg_output.DATAB
instruction[5] => pipeline_reg_output.DATAB
instruction[5] => pipeline_reg_output.DATAB
instruction[5] => pipeline_reg_output.DATAB
instruction[5] => pipeline_reg_output.DATAB
instruction[5] => pipeline_reg_output.DATAB
instruction[5] => insttt[5].DATAIN
instruction[5] => branch_offset_imm[5].DATAIN
instruction[6] => decoding_op_src2.DATAA
instruction[6] => insttt[6].DATAIN
instruction[6] => reg_read_addr_2[0].DATAIN
instruction[7] => decoding_op_src2.DATAA
instruction[7] => insttt[7].DATAIN
instruction[7] => reg_read_addr_2[1].DATAIN
instruction[8] => decoding_op_src2.DATAA
instruction[8] => insttt[8].DATAIN
instruction[8] => reg_read_addr_2[2].DATAIN
instruction[9] => reg_read_addr_1.DATAB
instruction[9] => pipeline_reg_output.DATAB
instruction[9] => insttt[9].DATAIN
instruction[10] => reg_read_addr_1.DATAB
instruction[10] => pipeline_reg_output.DATAB
instruction[10] => insttt[10].DATAIN
instruction[11] => reg_read_addr_1.DATAB
instruction[11] => pipeline_reg_output.DATAB
instruction[11] => insttt[11].DATAIN
instruction[12] => insttt[12].DATAIN
instruction[12] => Equal0.IN3
instruction[12] => Equal1.IN0
instruction[12] => Equal2.IN3
instruction[12] => Equal3.IN1
instruction[12] => Equal4.IN3
instruction[12] => Equal5.IN1
instruction[12] => Equal6.IN3
instruction[12] => Equal7.IN2
instruction[12] => Equal8.IN3
instruction[12] => Equal9.IN1
instruction[12] => Equal10.IN3
instruction[12] => Equal11.IN2
instruction[12] => Equal13.IN3
instruction[13] => insttt[13].DATAIN
instruction[13] => Equal0.IN2
instruction[13] => Equal1.IN3
instruction[13] => Equal2.IN0
instruction[13] => Equal3.IN0
instruction[13] => Equal4.IN2
instruction[13] => Equal5.IN3
instruction[13] => Equal6.IN1
instruction[13] => Equal7.IN1
instruction[13] => Equal8.IN2
instruction[13] => Equal9.IN3
instruction[13] => Equal10.IN1
instruction[13] => Equal11.IN1
instruction[13] => Equal13.IN2
instruction[14] => insttt[14].DATAIN
instruction[14] => Equal0.IN1
instruction[14] => Equal1.IN2
instruction[14] => Equal2.IN2
instruction[14] => Equal3.IN3
instruction[14] => Equal4.IN0
instruction[14] => Equal5.IN0
instruction[14] => Equal6.IN0
instruction[14] => Equal7.IN0
instruction[14] => Equal8.IN1
instruction[14] => Equal9.IN2
instruction[14] => Equal10.IN2
instruction[14] => Equal11.IN3
instruction[14] => Equal13.IN1
instruction[15] => insttt[15].DATAIN
instruction[15] => Equal0.IN0
instruction[15] => Equal1.IN1
instruction[15] => Equal2.IN1
instruction[15] => Equal3.IN2
instruction[15] => Equal4.IN1
instruction[15] => Equal5.IN2
instruction[15] => Equal6.IN2
instruction[15] => Equal7.IN3
instruction[15] => Equal8.IN0
instruction[15] => Equal9.IN0
instruction[15] => Equal10.IN0
instruction[15] => Equal11.IN0
instruction[15] => Equal13.IN0
branch_offset_imm[0] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
branch_offset_imm[1] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
branch_offset_imm[2] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
branch_offset_imm[3] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
branch_offset_imm[4] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
branch_offset_imm[5] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
branch_taken <= branch_taken.DB_MAX_OUTPUT_PORT_TYPE
reg_read_addr_1[0] <= reg_read_addr_1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_addr_1[1] <= reg_read_addr_1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_addr_1[2] <= reg_read_addr_1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_addr_2[0] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
reg_read_addr_2[1] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
reg_read_addr_2[2] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
reg_read_data_1[0] => pipeline_reg_output.DATAA
reg_read_data_1[1] => pipeline_reg_output.DATAA
reg_read_data_1[2] => pipeline_reg_output.DATAA
reg_read_data_1[3] => pipeline_reg_output.DATAA
reg_read_data_1[4] => pipeline_reg_output.DATAA
reg_read_data_1[5] => pipeline_reg_output.DATAA
reg_read_data_1[6] => pipeline_reg_output.DATAA
reg_read_data_1[7] => pipeline_reg_output.DATAA
reg_read_data_1[8] => pipeline_reg_output.DATAA
reg_read_data_1[9] => pipeline_reg_output.DATAA
reg_read_data_1[10] => pipeline_reg_output.DATAA
reg_read_data_1[11] => pipeline_reg_output.DATAA
reg_read_data_1[12] => pipeline_reg_output.DATAA
reg_read_data_1[13] => pipeline_reg_output.DATAA
reg_read_data_1[14] => pipeline_reg_output.DATAA
reg_read_data_1[15] => pipeline_reg_output.DATAA
reg_read_data_2[0] => pipeline_reg_output.DATAA
reg_read_data_2[0] => Equal12.IN15
reg_read_data_2[1] => pipeline_reg_output.DATAA
reg_read_data_2[1] => Equal12.IN14
reg_read_data_2[2] => pipeline_reg_output.DATAA
reg_read_data_2[2] => Equal12.IN13
reg_read_data_2[3] => pipeline_reg_output.DATAA
reg_read_data_2[3] => Equal12.IN12
reg_read_data_2[4] => pipeline_reg_output.DATAA
reg_read_data_2[4] => Equal12.IN11
reg_read_data_2[5] => pipeline_reg_output.DATAA
reg_read_data_2[5] => Equal12.IN10
reg_read_data_2[6] => pipeline_reg_output.DATAA
reg_read_data_2[6] => Equal12.IN9
reg_read_data_2[7] => pipeline_reg_output.DATAA
reg_read_data_2[7] => Equal12.IN8
reg_read_data_2[8] => pipeline_reg_output.DATAA
reg_read_data_2[8] => Equal12.IN7
reg_read_data_2[9] => pipeline_reg_output.DATAA
reg_read_data_2[9] => Equal12.IN6
reg_read_data_2[10] => pipeline_reg_output.DATAA
reg_read_data_2[10] => Equal12.IN5
reg_read_data_2[11] => pipeline_reg_output.DATAA
reg_read_data_2[11] => Equal12.IN4
reg_read_data_2[12] => pipeline_reg_output.DATAA
reg_read_data_2[12] => Equal12.IN3
reg_read_data_2[13] => pipeline_reg_output.DATAA
reg_read_data_2[13] => Equal12.IN2
reg_read_data_2[14] => pipeline_reg_output.DATAA
reg_read_data_2[14] => Equal12.IN1
reg_read_data_2[15] => pipeline_reg_output.DATAA
reg_read_data_2[15] => Equal12.IN0
decoding_op_src1[0] <= decoding_op_src1.DB_MAX_OUTPUT_PORT_TYPE
decoding_op_src1[1] <= decoding_op_src1.DB_MAX_OUTPUT_PORT_TYPE
decoding_op_src1[2] <= decoding_op_src1.DB_MAX_OUTPUT_PORT_TYPE
decoding_op_src2[0] <= decoding_op_src2.DB_MAX_OUTPUT_PORT_TYPE
decoding_op_src2[1] <= decoding_op_src2.DB_MAX_OUTPUT_PORT_TYPE
decoding_op_src2[2] <= decoding_op_src2.DB_MAX_OUTPUT_PORT_TYPE
load <= load.DB_MAX_OUTPUT_PORT_TYPE
fw_data1[0] => pipeline_reg_output.DATAB
fw_data1[1] => pipeline_reg_output.DATAB
fw_data1[2] => pipeline_reg_output.DATAB
fw_data1[3] => pipeline_reg_output.DATAB
fw_data1[4] => pipeline_reg_output.DATAB
fw_data1[5] => pipeline_reg_output.DATAB
fw_data1[6] => pipeline_reg_output.DATAB
fw_data1[7] => pipeline_reg_output.DATAB
fw_data1[8] => pipeline_reg_output.DATAB
fw_data1[9] => pipeline_reg_output.DATAB
fw_data1[10] => pipeline_reg_output.DATAB
fw_data1[11] => pipeline_reg_output.DATAB
fw_data1[12] => pipeline_reg_output.DATAB
fw_data1[13] => pipeline_reg_output.DATAB
fw_data1[14] => pipeline_reg_output.DATAB
fw_data1[15] => pipeline_reg_output.DATAB
fw_data2[0] => pipeline_reg_output.DATAB
fw_data2[0] => Equal14.IN15
fw_data2[1] => pipeline_reg_output.DATAB
fw_data2[1] => Equal14.IN14
fw_data2[2] => pipeline_reg_output.DATAB
fw_data2[2] => Equal14.IN13
fw_data2[3] => pipeline_reg_output.DATAB
fw_data2[3] => Equal14.IN12
fw_data2[4] => pipeline_reg_output.DATAB
fw_data2[4] => Equal14.IN11
fw_data2[5] => pipeline_reg_output.DATAB
fw_data2[5] => Equal14.IN10
fw_data2[6] => pipeline_reg_output.DATAB
fw_data2[6] => Equal14.IN9
fw_data2[7] => pipeline_reg_output.DATAB
fw_data2[7] => Equal14.IN8
fw_data2[8] => pipeline_reg_output.DATAB
fw_data2[8] => Equal14.IN7
fw_data2[9] => pipeline_reg_output.DATAB
fw_data2[9] => Equal14.IN6
fw_data2[10] => pipeline_reg_output.DATAB
fw_data2[10] => Equal14.IN5
fw_data2[11] => pipeline_reg_output.DATAB
fw_data2[11] => Equal14.IN4
fw_data2[12] => pipeline_reg_output.DATAB
fw_data2[12] => Equal14.IN3
fw_data2[13] => pipeline_reg_output.DATAB
fw_data2[13] => Equal14.IN2
fw_data2[14] => pipeline_reg_output.DATAB
fw_data2[14] => Equal14.IN1
fw_data2[15] => pipeline_reg_output.DATAB
fw_data2[15] => Equal14.IN0
forward_valid1 => pipeline_reg_output.OUTPUTSELECT
forward_valid1 => pipeline_reg_output.OUTPUTSELECT
forward_valid1 => pipeline_reg_output.OUTPUTSELECT
forward_valid1 => pipeline_reg_output.OUTPUTSELECT
forward_valid1 => pipeline_reg_output.OUTPUTSELECT
forward_valid1 => pipeline_reg_output.OUTPUTSELECT
forward_valid1 => pipeline_reg_output.OUTPUTSELECT
forward_valid1 => pipeline_reg_output.OUTPUTSELECT
forward_valid1 => pipeline_reg_output.OUTPUTSELECT
forward_valid1 => pipeline_reg_output.OUTPUTSELECT
forward_valid1 => pipeline_reg_output.OUTPUTSELECT
forward_valid1 => pipeline_reg_output.OUTPUTSELECT
forward_valid1 => pipeline_reg_output.OUTPUTSELECT
forward_valid1 => pipeline_reg_output.OUTPUTSELECT
forward_valid1 => pipeline_reg_output.OUTPUTSELECT
forward_valid1 => pipeline_reg_output.OUTPUTSELECT
forward_valid2 => pipeline_reg_output.OUTPUTSELECT
forward_valid2 => pipeline_reg_output.OUTPUTSELECT
forward_valid2 => pipeline_reg_output.OUTPUTSELECT
forward_valid2 => pipeline_reg_output.OUTPUTSELECT
forward_valid2 => pipeline_reg_output.OUTPUTSELECT
forward_valid2 => pipeline_reg_output.OUTPUTSELECT
forward_valid2 => pipeline_reg_output.OUTPUTSELECT
forward_valid2 => pipeline_reg_output.OUTPUTSELECT
forward_valid2 => pipeline_reg_output.OUTPUTSELECT
forward_valid2 => pipeline_reg_output.OUTPUTSELECT
forward_valid2 => pipeline_reg_output.OUTPUTSELECT
forward_valid2 => pipeline_reg_output.OUTPUTSELECT
forward_valid2 => pipeline_reg_output.OUTPUTSELECT
forward_valid2 => pipeline_reg_output.OUTPUTSELECT
forward_valid2 => pipeline_reg_output.OUTPUTSELECT
forward_valid2 => pipeline_reg_output.OUTPUTSELECT
forward_valid2 => always0.IN1
forward_valid2 => always0.IN1
insttt[0] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
insttt[1] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
insttt[2] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
insttt[3] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
insttt[4] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
insttt[5] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
insttt[6] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
insttt[7] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
insttt[8] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
insttt[9] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
insttt[10] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
insttt[11] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
insttt[12] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
insttt[13] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
insttt[14] <= instruction[14].DB_MAX_OUTPUT_PORT_TYPE
insttt[15] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE


|MIPS|reg_ID:id_reg
clk => instt[0]~reg0.CLK
clk => instt[1]~reg0.CLK
clk => instt[2]~reg0.CLK
clk => instt[3]~reg0.CLK
clk => instt[4]~reg0.CLK
clk => instt[5]~reg0.CLK
clk => instt[6]~reg0.CLK
clk => instt[7]~reg0.CLK
clk => instt[8]~reg0.CLK
clk => instt[9]~reg0.CLK
clk => instt[10]~reg0.CLK
clk => instt[11]~reg0.CLK
clk => instt[12]~reg0.CLK
clk => instt[13]~reg0.CLK
clk => instt[14]~reg0.CLK
clk => instt[15]~reg0.CLK
clk => load~reg0.CLK
clk => decoding_op_src2_out[0]~reg0.CLK
clk => decoding_op_src2_out[1]~reg0.CLK
clk => decoding_op_src2_out[2]~reg0.CLK
clk => decoding_op_src1_out[0]~reg0.CLK
clk => decoding_op_src1_out[1]~reg0.CLK
clk => decoding_op_src1_out[2]~reg0.CLK
clk => reg_read_addr_2_out[0]~reg0.CLK
clk => reg_read_addr_2_out[1]~reg0.CLK
clk => reg_read_addr_2_out[2]~reg0.CLK
clk => reg_read_addr_1_out[0]~reg0.CLK
clk => reg_read_addr_1_out[1]~reg0.CLK
clk => reg_read_addr_1_out[2]~reg0.CLK
clk => branch_taken_out~reg0.CLK
clk => branch_offset_imm_out[0]~reg0.CLK
clk => branch_offset_imm_out[1]~reg0.CLK
clk => branch_offset_imm_out[2]~reg0.CLK
clk => branch_offset_imm_out[3]~reg0.CLK
clk => branch_offset_imm_out[4]~reg0.CLK
clk => branch_offset_imm_out[5]~reg0.CLK
clk => pipeline_reg_output_out[0]~reg0.CLK
clk => pipeline_reg_output_out[1]~reg0.CLK
clk => pipeline_reg_output_out[2]~reg0.CLK
clk => pipeline_reg_output_out[3]~reg0.CLK
clk => pipeline_reg_output_out[4]~reg0.CLK
clk => pipeline_reg_output_out[5]~reg0.CLK
clk => pipeline_reg_output_out[6]~reg0.CLK
clk => pipeline_reg_output_out[7]~reg0.CLK
clk => pipeline_reg_output_out[8]~reg0.CLK
clk => pipeline_reg_output_out[9]~reg0.CLK
clk => pipeline_reg_output_out[10]~reg0.CLK
clk => pipeline_reg_output_out[11]~reg0.CLK
clk => pipeline_reg_output_out[12]~reg0.CLK
clk => pipeline_reg_output_out[13]~reg0.CLK
clk => pipeline_reg_output_out[14]~reg0.CLK
clk => pipeline_reg_output_out[15]~reg0.CLK
clk => pipeline_reg_output_out[16]~reg0.CLK
clk => pipeline_reg_output_out[17]~reg0.CLK
clk => pipeline_reg_output_out[18]~reg0.CLK
clk => pipeline_reg_output_out[19]~reg0.CLK
clk => pipeline_reg_output_out[20]~reg0.CLK
clk => pipeline_reg_output_out[21]~reg0.CLK
clk => pipeline_reg_output_out[22]~reg0.CLK
clk => pipeline_reg_output_out[23]~reg0.CLK
clk => pipeline_reg_output_out[24]~reg0.CLK
clk => pipeline_reg_output_out[25]~reg0.CLK
clk => pipeline_reg_output_out[26]~reg0.CLK
clk => pipeline_reg_output_out[27]~reg0.CLK
clk => pipeline_reg_output_out[28]~reg0.CLK
clk => pipeline_reg_output_out[29]~reg0.CLK
clk => pipeline_reg_output_out[30]~reg0.CLK
clk => pipeline_reg_output_out[31]~reg0.CLK
clk => pipeline_reg_output_out[32]~reg0.CLK
clk => pipeline_reg_output_out[33]~reg0.CLK
clk => pipeline_reg_output_out[34]~reg0.CLK
clk => pipeline_reg_output_out[35]~reg0.CLK
clk => pipeline_reg_output_out[36]~reg0.CLK
clk => pipeline_reg_output_out[37]~reg0.CLK
clk => pipeline_reg_output_out[38]~reg0.CLK
clk => pipeline_reg_output_out[39]~reg0.CLK
clk => pipeline_reg_output_out[40]~reg0.CLK
clk => pipeline_reg_output_out[41]~reg0.CLK
clk => pipeline_reg_output_out[42]~reg0.CLK
clk => pipeline_reg_output_out[43]~reg0.CLK
clk => pipeline_reg_output_out[44]~reg0.CLK
clk => pipeline_reg_output_out[45]~reg0.CLK
clk => pipeline_reg_output_out[46]~reg0.CLK
clk => pipeline_reg_output_out[47]~reg0.CLK
clk => pipeline_reg_output_out[48]~reg0.CLK
clk => pipeline_reg_output_out[49]~reg0.CLK
clk => pipeline_reg_output_out[50]~reg0.CLK
clk => pipeline_reg_output_out[51]~reg0.CLK
clk => pipeline_reg_output_out[52]~reg0.CLK
clk => pipeline_reg_output_out[53]~reg0.CLK
clk => pipeline_reg_output_out[54]~reg0.CLK
clk => pipeline_reg_output_out[55]~reg0.CLK
clk => pipeline_reg_output_out[56]~reg0.CLK
rst => ~NO_FANOUT~
pipeline_reg_output[0] => pipeline_reg_output_out[0]~reg0.DATAIN
pipeline_reg_output[1] => pipeline_reg_output_out[1]~reg0.DATAIN
pipeline_reg_output[2] => pipeline_reg_output_out[2]~reg0.DATAIN
pipeline_reg_output[3] => pipeline_reg_output_out[3]~reg0.DATAIN
pipeline_reg_output[4] => pipeline_reg_output_out[4]~reg0.DATAIN
pipeline_reg_output[5] => pipeline_reg_output_out[5]~reg0.DATAIN
pipeline_reg_output[6] => pipeline_reg_output_out[6]~reg0.DATAIN
pipeline_reg_output[7] => pipeline_reg_output_out[7]~reg0.DATAIN
pipeline_reg_output[8] => pipeline_reg_output_out[8]~reg0.DATAIN
pipeline_reg_output[9] => pipeline_reg_output_out[9]~reg0.DATAIN
pipeline_reg_output[10] => pipeline_reg_output_out[10]~reg0.DATAIN
pipeline_reg_output[11] => pipeline_reg_output_out[11]~reg0.DATAIN
pipeline_reg_output[12] => pipeline_reg_output_out[12]~reg0.DATAIN
pipeline_reg_output[13] => pipeline_reg_output_out[13]~reg0.DATAIN
pipeline_reg_output[14] => pipeline_reg_output_out[14]~reg0.DATAIN
pipeline_reg_output[15] => pipeline_reg_output_out[15]~reg0.DATAIN
pipeline_reg_output[16] => pipeline_reg_output_out[16]~reg0.DATAIN
pipeline_reg_output[17] => pipeline_reg_output_out[17]~reg0.DATAIN
pipeline_reg_output[18] => pipeline_reg_output_out[18]~reg0.DATAIN
pipeline_reg_output[19] => pipeline_reg_output_out[19]~reg0.DATAIN
pipeline_reg_output[20] => pipeline_reg_output_out[20]~reg0.DATAIN
pipeline_reg_output[21] => pipeline_reg_output_out[21]~reg0.DATAIN
pipeline_reg_output[22] => pipeline_reg_output_out[22]~reg0.DATAIN
pipeline_reg_output[23] => pipeline_reg_output_out[23]~reg0.DATAIN
pipeline_reg_output[24] => pipeline_reg_output_out[24]~reg0.DATAIN
pipeline_reg_output[25] => pipeline_reg_output_out[25]~reg0.DATAIN
pipeline_reg_output[26] => pipeline_reg_output_out[26]~reg0.DATAIN
pipeline_reg_output[27] => pipeline_reg_output_out[27]~reg0.DATAIN
pipeline_reg_output[28] => pipeline_reg_output_out[28]~reg0.DATAIN
pipeline_reg_output[29] => pipeline_reg_output_out[29]~reg0.DATAIN
pipeline_reg_output[30] => pipeline_reg_output_out[30]~reg0.DATAIN
pipeline_reg_output[31] => pipeline_reg_output_out[31]~reg0.DATAIN
pipeline_reg_output[32] => pipeline_reg_output_out[32]~reg0.DATAIN
pipeline_reg_output[33] => pipeline_reg_output_out[33]~reg0.DATAIN
pipeline_reg_output[34] => pipeline_reg_output_out[34]~reg0.DATAIN
pipeline_reg_output[35] => pipeline_reg_output_out[35]~reg0.DATAIN
pipeline_reg_output[36] => pipeline_reg_output_out[36]~reg0.DATAIN
pipeline_reg_output[37] => pipeline_reg_output_out[37]~reg0.DATAIN
pipeline_reg_output[38] => pipeline_reg_output_out[38]~reg0.DATAIN
pipeline_reg_output[39] => pipeline_reg_output_out[39]~reg0.DATAIN
pipeline_reg_output[40] => pipeline_reg_output_out[40]~reg0.DATAIN
pipeline_reg_output[41] => pipeline_reg_output_out[41]~reg0.DATAIN
pipeline_reg_output[42] => pipeline_reg_output_out[42]~reg0.DATAIN
pipeline_reg_output[43] => pipeline_reg_output_out[43]~reg0.DATAIN
pipeline_reg_output[44] => pipeline_reg_output_out[44]~reg0.DATAIN
pipeline_reg_output[45] => pipeline_reg_output_out[45]~reg0.DATAIN
pipeline_reg_output[46] => pipeline_reg_output_out[46]~reg0.DATAIN
pipeline_reg_output[47] => pipeline_reg_output_out[47]~reg0.DATAIN
pipeline_reg_output[48] => pipeline_reg_output_out[48]~reg0.DATAIN
pipeline_reg_output[49] => pipeline_reg_output_out[49]~reg0.DATAIN
pipeline_reg_output[50] => pipeline_reg_output_out[50]~reg0.DATAIN
pipeline_reg_output[51] => pipeline_reg_output_out[51]~reg0.DATAIN
pipeline_reg_output[52] => pipeline_reg_output_out[52]~reg0.DATAIN
pipeline_reg_output[53] => pipeline_reg_output_out[53]~reg0.DATAIN
pipeline_reg_output[54] => pipeline_reg_output_out[54]~reg0.DATAIN
pipeline_reg_output[55] => pipeline_reg_output_out[55]~reg0.DATAIN
pipeline_reg_output[56] => pipeline_reg_output_out[56]~reg0.DATAIN
branch_offset_imm[0] => branch_offset_imm_out[0]~reg0.DATAIN
branch_offset_imm[1] => branch_offset_imm_out[1]~reg0.DATAIN
branch_offset_imm[2] => branch_offset_imm_out[2]~reg0.DATAIN
branch_offset_imm[3] => branch_offset_imm_out[3]~reg0.DATAIN
branch_offset_imm[4] => branch_offset_imm_out[4]~reg0.DATAIN
branch_offset_imm[5] => branch_offset_imm_out[5]~reg0.DATAIN
branch_taken => branch_taken_out~reg0.DATAIN
reg_read_addr_1[0] => reg_read_addr_1_out[0]~reg0.DATAIN
reg_read_addr_1[1] => reg_read_addr_1_out[1]~reg0.DATAIN
reg_read_addr_1[2] => reg_read_addr_1_out[2]~reg0.DATAIN
reg_read_addr_2[0] => reg_read_addr_2_out[0]~reg0.DATAIN
reg_read_addr_2[1] => reg_read_addr_2_out[1]~reg0.DATAIN
reg_read_addr_2[2] => reg_read_addr_2_out[2]~reg0.DATAIN
decoding_op_src1[0] => decoding_op_src1_out[0]~reg0.DATAIN
decoding_op_src1[1] => decoding_op_src1_out[1]~reg0.DATAIN
decoding_op_src1[2] => decoding_op_src1_out[2]~reg0.DATAIN
decoding_op_src2[0] => decoding_op_src2_out[0]~reg0.DATAIN
decoding_op_src2[1] => decoding_op_src2_out[1]~reg0.DATAIN
decoding_op_src2[2] => decoding_op_src2_out[2]~reg0.DATAIN
load_in => load~reg0.DATAIN
pipeline_reg_output_out[0] <= pipeline_reg_output_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[1] <= pipeline_reg_output_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[2] <= pipeline_reg_output_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[3] <= pipeline_reg_output_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[4] <= pipeline_reg_output_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[5] <= pipeline_reg_output_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[6] <= pipeline_reg_output_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[7] <= pipeline_reg_output_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[8] <= pipeline_reg_output_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[9] <= pipeline_reg_output_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[10] <= pipeline_reg_output_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[11] <= pipeline_reg_output_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[12] <= pipeline_reg_output_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[13] <= pipeline_reg_output_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[14] <= pipeline_reg_output_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[15] <= pipeline_reg_output_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[16] <= pipeline_reg_output_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[17] <= pipeline_reg_output_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[18] <= pipeline_reg_output_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[19] <= pipeline_reg_output_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[20] <= pipeline_reg_output_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[21] <= pipeline_reg_output_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[22] <= pipeline_reg_output_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[23] <= pipeline_reg_output_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[24] <= pipeline_reg_output_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[25] <= pipeline_reg_output_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[26] <= pipeline_reg_output_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[27] <= pipeline_reg_output_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[28] <= pipeline_reg_output_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[29] <= pipeline_reg_output_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[30] <= pipeline_reg_output_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[31] <= pipeline_reg_output_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[32] <= pipeline_reg_output_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[33] <= pipeline_reg_output_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[34] <= pipeline_reg_output_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[35] <= pipeline_reg_output_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[36] <= pipeline_reg_output_out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[37] <= pipeline_reg_output_out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[38] <= pipeline_reg_output_out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[39] <= pipeline_reg_output_out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[40] <= pipeline_reg_output_out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[41] <= pipeline_reg_output_out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[42] <= pipeline_reg_output_out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[43] <= pipeline_reg_output_out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[44] <= pipeline_reg_output_out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[45] <= pipeline_reg_output_out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[46] <= pipeline_reg_output_out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[47] <= pipeline_reg_output_out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[48] <= pipeline_reg_output_out[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[49] <= pipeline_reg_output_out[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[50] <= pipeline_reg_output_out[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[51] <= pipeline_reg_output_out[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[52] <= pipeline_reg_output_out[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[53] <= pipeline_reg_output_out[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[54] <= pipeline_reg_output_out[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[55] <= pipeline_reg_output_out[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_output_out[56] <= pipeline_reg_output_out[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_offset_imm_out[0] <= branch_offset_imm_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_offset_imm_out[1] <= branch_offset_imm_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_offset_imm_out[2] <= branch_offset_imm_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_offset_imm_out[3] <= branch_offset_imm_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_offset_imm_out[4] <= branch_offset_imm_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_offset_imm_out[5] <= branch_offset_imm_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_taken_out <= branch_taken_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_read_addr_1_out[0] <= reg_read_addr_1_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_read_addr_1_out[1] <= reg_read_addr_1_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_read_addr_1_out[2] <= reg_read_addr_1_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_read_addr_2_out[0] <= reg_read_addr_2_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_read_addr_2_out[1] <= reg_read_addr_2_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_read_addr_2_out[2] <= reg_read_addr_2_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoding_op_src1_out[0] <= decoding_op_src1_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoding_op_src1_out[1] <= decoding_op_src1_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoding_op_src1_out[2] <= decoding_op_src1_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoding_op_src2_out[0] <= decoding_op_src2_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoding_op_src2_out[1] <= decoding_op_src2_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decoding_op_src2_out[2] <= decoding_op_src2_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load <= load~reg0.DB_MAX_OUTPUT_PORT_TYPE
freeze => reg_read_addr_2_out[0]~reg0.ENA
freeze => decoding_op_src1_out[2]~reg0.ENA
freeze => decoding_op_src1_out[1]~reg0.ENA
freeze => decoding_op_src1_out[0]~reg0.ENA
freeze => decoding_op_src2_out[2]~reg0.ENA
freeze => decoding_op_src2_out[1]~reg0.ENA
freeze => decoding_op_src2_out[0]~reg0.ENA
freeze => load~reg0.ENA
freeze => instt[15]~reg0.ENA
freeze => instt[14]~reg0.ENA
freeze => instt[13]~reg0.ENA
freeze => instt[12]~reg0.ENA
freeze => instt[11]~reg0.ENA
freeze => instt[10]~reg0.ENA
freeze => instt[9]~reg0.ENA
freeze => instt[8]~reg0.ENA
freeze => instt[7]~reg0.ENA
freeze => instt[6]~reg0.ENA
freeze => instt[5]~reg0.ENA
freeze => instt[4]~reg0.ENA
freeze => instt[3]~reg0.ENA
freeze => instt[2]~reg0.ENA
freeze => instt[1]~reg0.ENA
freeze => instt[0]~reg0.ENA
freeze => reg_read_addr_2_out[1]~reg0.ENA
freeze => reg_read_addr_2_out[2]~reg0.ENA
freeze => reg_read_addr_1_out[0]~reg0.ENA
freeze => reg_read_addr_1_out[1]~reg0.ENA
freeze => reg_read_addr_1_out[2]~reg0.ENA
freeze => branch_taken_out~reg0.ENA
freeze => branch_offset_imm_out[0]~reg0.ENA
freeze => branch_offset_imm_out[1]~reg0.ENA
freeze => branch_offset_imm_out[2]~reg0.ENA
freeze => branch_offset_imm_out[3]~reg0.ENA
freeze => branch_offset_imm_out[4]~reg0.ENA
freeze => branch_offset_imm_out[5]~reg0.ENA
freeze => pipeline_reg_output_out[0]~reg0.ENA
freeze => pipeline_reg_output_out[1]~reg0.ENA
freeze => pipeline_reg_output_out[2]~reg0.ENA
freeze => pipeline_reg_output_out[3]~reg0.ENA
freeze => pipeline_reg_output_out[4]~reg0.ENA
freeze => pipeline_reg_output_out[5]~reg0.ENA
freeze => pipeline_reg_output_out[6]~reg0.ENA
freeze => pipeline_reg_output_out[7]~reg0.ENA
freeze => pipeline_reg_output_out[8]~reg0.ENA
freeze => pipeline_reg_output_out[9]~reg0.ENA
freeze => pipeline_reg_output_out[10]~reg0.ENA
freeze => pipeline_reg_output_out[11]~reg0.ENA
freeze => pipeline_reg_output_out[12]~reg0.ENA
freeze => pipeline_reg_output_out[13]~reg0.ENA
freeze => pipeline_reg_output_out[14]~reg0.ENA
freeze => pipeline_reg_output_out[15]~reg0.ENA
freeze => pipeline_reg_output_out[16]~reg0.ENA
freeze => pipeline_reg_output_out[17]~reg0.ENA
freeze => pipeline_reg_output_out[18]~reg0.ENA
freeze => pipeline_reg_output_out[19]~reg0.ENA
freeze => pipeline_reg_output_out[20]~reg0.ENA
freeze => pipeline_reg_output_out[21]~reg0.ENA
freeze => pipeline_reg_output_out[22]~reg0.ENA
freeze => pipeline_reg_output_out[23]~reg0.ENA
freeze => pipeline_reg_output_out[24]~reg0.ENA
freeze => pipeline_reg_output_out[25]~reg0.ENA
freeze => pipeline_reg_output_out[26]~reg0.ENA
freeze => pipeline_reg_output_out[27]~reg0.ENA
freeze => pipeline_reg_output_out[28]~reg0.ENA
freeze => pipeline_reg_output_out[29]~reg0.ENA
freeze => pipeline_reg_output_out[30]~reg0.ENA
freeze => pipeline_reg_output_out[31]~reg0.ENA
freeze => pipeline_reg_output_out[32]~reg0.ENA
freeze => pipeline_reg_output_out[33]~reg0.ENA
freeze => pipeline_reg_output_out[34]~reg0.ENA
freeze => pipeline_reg_output_out[35]~reg0.ENA
freeze => pipeline_reg_output_out[36]~reg0.ENA
freeze => pipeline_reg_output_out[37]~reg0.ENA
freeze => pipeline_reg_output_out[38]~reg0.ENA
freeze => pipeline_reg_output_out[39]~reg0.ENA
freeze => pipeline_reg_output_out[40]~reg0.ENA
freeze => pipeline_reg_output_out[41]~reg0.ENA
freeze => pipeline_reg_output_out[42]~reg0.ENA
freeze => pipeline_reg_output_out[43]~reg0.ENA
freeze => pipeline_reg_output_out[44]~reg0.ENA
freeze => pipeline_reg_output_out[45]~reg0.ENA
freeze => pipeline_reg_output_out[46]~reg0.ENA
freeze => pipeline_reg_output_out[47]~reg0.ENA
freeze => pipeline_reg_output_out[48]~reg0.ENA
freeze => pipeline_reg_output_out[49]~reg0.ENA
freeze => pipeline_reg_output_out[50]~reg0.ENA
freeze => pipeline_reg_output_out[51]~reg0.ENA
freeze => pipeline_reg_output_out[52]~reg0.ENA
freeze => pipeline_reg_output_out[53]~reg0.ENA
freeze => pipeline_reg_output_out[54]~reg0.ENA
freeze => pipeline_reg_output_out[55]~reg0.ENA
freeze => pipeline_reg_output_out[56]~reg0.ENA
instruction[0] => instt[0]~reg0.DATAIN
instruction[1] => instt[1]~reg0.DATAIN
instruction[2] => instt[2]~reg0.DATAIN
instruction[3] => instt[3]~reg0.DATAIN
instruction[4] => instt[4]~reg0.DATAIN
instruction[5] => instt[5]~reg0.DATAIN
instruction[6] => instt[6]~reg0.DATAIN
instruction[7] => instt[7]~reg0.DATAIN
instruction[8] => instt[8]~reg0.DATAIN
instruction[9] => instt[9]~reg0.DATAIN
instruction[10] => instt[10]~reg0.DATAIN
instruction[11] => instt[11]~reg0.DATAIN
instruction[12] => instt[12]~reg0.DATAIN
instruction[13] => instt[13]~reg0.DATAIN
instruction[14] => instt[14]~reg0.DATAIN
instruction[15] => instt[15]~reg0.DATAIN
instt[0] <= instt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instt[1] <= instt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instt[2] <= instt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instt[3] <= instt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instt[4] <= instt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instt[5] <= instt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instt[6] <= instt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instt[7] <= instt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instt[8] <= instt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instt[9] <= instt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instt[10] <= instt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instt[11] <= instt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instt[12] <= instt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instt[13] <= instt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instt[14] <= instt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instt[15] <= instt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|EX_stage:ex
clk => ~NO_FANOUT~
rst => ~NO_FANOUT~
pipeline_reg_in[0] => pipeline_reg_out[0].DATAIN
pipeline_reg_in[1] => ex_op_dest[0].DATAIN
pipeline_reg_in[1] => pipeline_reg_out[1].DATAIN
pipeline_reg_in[2] => ex_op_dest[1].DATAIN
pipeline_reg_in[2] => pipeline_reg_out[2].DATAIN
pipeline_reg_in[3] => ex_op_dest[2].DATAIN
pipeline_reg_in[3] => pipeline_reg_out[3].DATAIN
pipeline_reg_in[4] => pipeline_reg_out[4].DATAIN
pipeline_reg_in[5] => pipeline_reg_out[5].DATAIN
pipeline_reg_in[6] => pipeline_reg_out[6].DATAIN
pipeline_reg_in[7] => pipeline_reg_out[7].DATAIN
pipeline_reg_in[8] => pipeline_reg_out[8].DATAIN
pipeline_reg_in[9] => pipeline_reg_out[9].DATAIN
pipeline_reg_in[10] => pipeline_reg_out[10].DATAIN
pipeline_reg_in[11] => pipeline_reg_out[11].DATAIN
pipeline_reg_in[12] => pipeline_reg_out[12].DATAIN
pipeline_reg_in[13] => pipeline_reg_out[13].DATAIN
pipeline_reg_in[14] => pipeline_reg_out[14].DATAIN
pipeline_reg_in[15] => pipeline_reg_out[15].DATAIN
pipeline_reg_in[16] => pipeline_reg_out[16].DATAIN
pipeline_reg_in[17] => pipeline_reg_out[17].DATAIN
pipeline_reg_in[18] => pipeline_reg_out[18].DATAIN
pipeline_reg_in[19] => pipeline_reg_out[19].DATAIN
pipeline_reg_in[20] => pipeline_reg_out[20].DATAIN
pipeline_reg_in[21] => pipeline_reg_out[21].DATAIN
pipeline_reg_in[22] => Add0.IN32
pipeline_reg_in[22] => Add1.IN32
pipeline_reg_in[22] => pipeline_reg_out.IN0
pipeline_reg_in[22] => pipeline_reg_out.IN0
pipeline_reg_in[22] => pipeline_reg_out.IN0
pipeline_reg_in[22] => ShiftLeft0.IN32
pipeline_reg_in[22] => ShiftRight0.IN32
pipeline_reg_in[23] => Add0.IN31
pipeline_reg_in[23] => Add1.IN31
pipeline_reg_in[23] => pipeline_reg_out.IN0
pipeline_reg_in[23] => pipeline_reg_out.IN0
pipeline_reg_in[23] => pipeline_reg_out.IN0
pipeline_reg_in[23] => ShiftLeft0.IN31
pipeline_reg_in[23] => ShiftRight0.IN31
pipeline_reg_in[24] => Add0.IN30
pipeline_reg_in[24] => Add1.IN30
pipeline_reg_in[24] => pipeline_reg_out.IN0
pipeline_reg_in[24] => pipeline_reg_out.IN0
pipeline_reg_in[24] => pipeline_reg_out.IN0
pipeline_reg_in[24] => ShiftLeft0.IN30
pipeline_reg_in[24] => ShiftRight0.IN30
pipeline_reg_in[25] => Add0.IN29
pipeline_reg_in[25] => Add1.IN29
pipeline_reg_in[25] => pipeline_reg_out.IN0
pipeline_reg_in[25] => pipeline_reg_out.IN0
pipeline_reg_in[25] => pipeline_reg_out.IN0
pipeline_reg_in[25] => ShiftLeft0.IN29
pipeline_reg_in[25] => ShiftRight0.IN29
pipeline_reg_in[26] => Add0.IN28
pipeline_reg_in[26] => Add1.IN28
pipeline_reg_in[26] => pipeline_reg_out.IN0
pipeline_reg_in[26] => pipeline_reg_out.IN0
pipeline_reg_in[26] => pipeline_reg_out.IN0
pipeline_reg_in[26] => ShiftLeft0.IN28
pipeline_reg_in[26] => ShiftRight0.IN28
pipeline_reg_in[27] => Add0.IN27
pipeline_reg_in[27] => Add1.IN27
pipeline_reg_in[27] => pipeline_reg_out.IN0
pipeline_reg_in[27] => pipeline_reg_out.IN0
pipeline_reg_in[27] => pipeline_reg_out.IN0
pipeline_reg_in[27] => ShiftLeft0.IN27
pipeline_reg_in[27] => ShiftRight0.IN27
pipeline_reg_in[28] => Add0.IN26
pipeline_reg_in[28] => Add1.IN26
pipeline_reg_in[28] => pipeline_reg_out.IN0
pipeline_reg_in[28] => pipeline_reg_out.IN0
pipeline_reg_in[28] => pipeline_reg_out.IN0
pipeline_reg_in[28] => ShiftLeft0.IN26
pipeline_reg_in[28] => ShiftRight0.IN26
pipeline_reg_in[29] => Add0.IN25
pipeline_reg_in[29] => Add1.IN25
pipeline_reg_in[29] => pipeline_reg_out.IN0
pipeline_reg_in[29] => pipeline_reg_out.IN0
pipeline_reg_in[29] => pipeline_reg_out.IN0
pipeline_reg_in[29] => ShiftLeft0.IN25
pipeline_reg_in[29] => ShiftRight0.IN25
pipeline_reg_in[30] => Add0.IN24
pipeline_reg_in[30] => Add1.IN24
pipeline_reg_in[30] => pipeline_reg_out.IN0
pipeline_reg_in[30] => pipeline_reg_out.IN0
pipeline_reg_in[30] => pipeline_reg_out.IN0
pipeline_reg_in[30] => ShiftLeft0.IN24
pipeline_reg_in[30] => ShiftRight0.IN24
pipeline_reg_in[31] => Add0.IN23
pipeline_reg_in[31] => Add1.IN23
pipeline_reg_in[31] => pipeline_reg_out.IN0
pipeline_reg_in[31] => pipeline_reg_out.IN0
pipeline_reg_in[31] => pipeline_reg_out.IN0
pipeline_reg_in[31] => ShiftLeft0.IN23
pipeline_reg_in[31] => ShiftRight0.IN23
pipeline_reg_in[32] => Add0.IN22
pipeline_reg_in[32] => Add1.IN22
pipeline_reg_in[32] => pipeline_reg_out.IN0
pipeline_reg_in[32] => pipeline_reg_out.IN0
pipeline_reg_in[32] => pipeline_reg_out.IN0
pipeline_reg_in[32] => ShiftLeft0.IN22
pipeline_reg_in[32] => ShiftRight0.IN22
pipeline_reg_in[33] => Add0.IN21
pipeline_reg_in[33] => Add1.IN21
pipeline_reg_in[33] => pipeline_reg_out.IN0
pipeline_reg_in[33] => pipeline_reg_out.IN0
pipeline_reg_in[33] => pipeline_reg_out.IN0
pipeline_reg_in[33] => ShiftLeft0.IN21
pipeline_reg_in[33] => ShiftRight0.IN21
pipeline_reg_in[34] => Add0.IN20
pipeline_reg_in[34] => Add1.IN20
pipeline_reg_in[34] => pipeline_reg_out.IN0
pipeline_reg_in[34] => pipeline_reg_out.IN0
pipeline_reg_in[34] => pipeline_reg_out.IN0
pipeline_reg_in[34] => ShiftLeft0.IN20
pipeline_reg_in[34] => ShiftRight0.IN20
pipeline_reg_in[35] => Add0.IN19
pipeline_reg_in[35] => Add1.IN19
pipeline_reg_in[35] => pipeline_reg_out.IN0
pipeline_reg_in[35] => pipeline_reg_out.IN0
pipeline_reg_in[35] => pipeline_reg_out.IN0
pipeline_reg_in[35] => ShiftLeft0.IN19
pipeline_reg_in[35] => ShiftRight0.IN19
pipeline_reg_in[36] => Add0.IN18
pipeline_reg_in[36] => Add1.IN18
pipeline_reg_in[36] => pipeline_reg_out.IN0
pipeline_reg_in[36] => pipeline_reg_out.IN0
pipeline_reg_in[36] => pipeline_reg_out.IN0
pipeline_reg_in[36] => ShiftLeft0.IN18
pipeline_reg_in[36] => ShiftRight0.IN18
pipeline_reg_in[37] => Add0.IN17
pipeline_reg_in[37] => Add1.IN17
pipeline_reg_in[37] => pipeline_reg_out.IN0
pipeline_reg_in[37] => pipeline_reg_out.IN0
pipeline_reg_in[37] => pipeline_reg_out.IN0
pipeline_reg_in[37] => ShiftLeft0.IN17
pipeline_reg_in[37] => ShiftRight0.IN17
pipeline_reg_in[38] => Add0.IN16
pipeline_reg_in[38] => pipeline_reg_out.IN1
pipeline_reg_in[38] => pipeline_reg_out.IN1
pipeline_reg_in[38] => pipeline_reg_out.IN1
pipeline_reg_in[38] => ShiftLeft0.IN16
pipeline_reg_in[38] => ShiftRight0.IN16
pipeline_reg_in[38] => Add1.IN16
pipeline_reg_in[39] => Add0.IN15
pipeline_reg_in[39] => pipeline_reg_out.IN1
pipeline_reg_in[39] => pipeline_reg_out.IN1
pipeline_reg_in[39] => pipeline_reg_out.IN1
pipeline_reg_in[39] => ShiftLeft0.IN15
pipeline_reg_in[39] => ShiftRight0.IN15
pipeline_reg_in[39] => Add1.IN15
pipeline_reg_in[40] => Add0.IN14
pipeline_reg_in[40] => pipeline_reg_out.IN1
pipeline_reg_in[40] => pipeline_reg_out.IN1
pipeline_reg_in[40] => pipeline_reg_out.IN1
pipeline_reg_in[40] => ShiftLeft0.IN14
pipeline_reg_in[40] => ShiftRight0.IN14
pipeline_reg_in[40] => Add1.IN14
pipeline_reg_in[41] => Add0.IN13
pipeline_reg_in[41] => pipeline_reg_out.IN1
pipeline_reg_in[41] => pipeline_reg_out.IN1
pipeline_reg_in[41] => pipeline_reg_out.IN1
pipeline_reg_in[41] => ShiftLeft0.IN13
pipeline_reg_in[41] => ShiftRight0.IN13
pipeline_reg_in[41] => Add1.IN13
pipeline_reg_in[42] => Add0.IN12
pipeline_reg_in[42] => pipeline_reg_out.IN1
pipeline_reg_in[42] => pipeline_reg_out.IN1
pipeline_reg_in[42] => pipeline_reg_out.IN1
pipeline_reg_in[42] => ShiftLeft0.IN12
pipeline_reg_in[42] => ShiftRight0.IN12
pipeline_reg_in[42] => Add1.IN12
pipeline_reg_in[43] => Add0.IN11
pipeline_reg_in[43] => pipeline_reg_out.IN1
pipeline_reg_in[43] => pipeline_reg_out.IN1
pipeline_reg_in[43] => pipeline_reg_out.IN1
pipeline_reg_in[43] => ShiftLeft0.IN11
pipeline_reg_in[43] => ShiftRight0.IN11
pipeline_reg_in[43] => Add1.IN11
pipeline_reg_in[44] => Add0.IN10
pipeline_reg_in[44] => pipeline_reg_out.IN1
pipeline_reg_in[44] => pipeline_reg_out.IN1
pipeline_reg_in[44] => pipeline_reg_out.IN1
pipeline_reg_in[44] => ShiftLeft0.IN10
pipeline_reg_in[44] => ShiftRight0.IN10
pipeline_reg_in[44] => Add1.IN10
pipeline_reg_in[45] => Add0.IN9
pipeline_reg_in[45] => pipeline_reg_out.IN1
pipeline_reg_in[45] => pipeline_reg_out.IN1
pipeline_reg_in[45] => pipeline_reg_out.IN1
pipeline_reg_in[45] => ShiftLeft0.IN9
pipeline_reg_in[45] => ShiftRight0.IN9
pipeline_reg_in[45] => Add1.IN9
pipeline_reg_in[46] => Add0.IN8
pipeline_reg_in[46] => pipeline_reg_out.IN1
pipeline_reg_in[46] => pipeline_reg_out.IN1
pipeline_reg_in[46] => pipeline_reg_out.IN1
pipeline_reg_in[46] => ShiftLeft0.IN8
pipeline_reg_in[46] => ShiftRight0.IN8
pipeline_reg_in[46] => Add1.IN8
pipeline_reg_in[47] => Add0.IN7
pipeline_reg_in[47] => pipeline_reg_out.IN1
pipeline_reg_in[47] => pipeline_reg_out.IN1
pipeline_reg_in[47] => pipeline_reg_out.IN1
pipeline_reg_in[47] => ShiftLeft0.IN7
pipeline_reg_in[47] => ShiftRight0.IN7
pipeline_reg_in[47] => Add1.IN7
pipeline_reg_in[48] => Add0.IN6
pipeline_reg_in[48] => pipeline_reg_out.IN1
pipeline_reg_in[48] => pipeline_reg_out.IN1
pipeline_reg_in[48] => pipeline_reg_out.IN1
pipeline_reg_in[48] => ShiftLeft0.IN6
pipeline_reg_in[48] => ShiftRight0.IN6
pipeline_reg_in[48] => Add1.IN6
pipeline_reg_in[49] => Add0.IN5
pipeline_reg_in[49] => pipeline_reg_out.IN1
pipeline_reg_in[49] => pipeline_reg_out.IN1
pipeline_reg_in[49] => pipeline_reg_out.IN1
pipeline_reg_in[49] => ShiftLeft0.IN5
pipeline_reg_in[49] => ShiftRight0.IN5
pipeline_reg_in[49] => Add1.IN5
pipeline_reg_in[50] => Add0.IN4
pipeline_reg_in[50] => pipeline_reg_out.IN1
pipeline_reg_in[50] => pipeline_reg_out.IN1
pipeline_reg_in[50] => pipeline_reg_out.IN1
pipeline_reg_in[50] => ShiftLeft0.IN4
pipeline_reg_in[50] => ShiftRight0.IN4
pipeline_reg_in[50] => Add1.IN4
pipeline_reg_in[51] => Add0.IN3
pipeline_reg_in[51] => pipeline_reg_out.IN1
pipeline_reg_in[51] => pipeline_reg_out.IN1
pipeline_reg_in[51] => pipeline_reg_out.IN1
pipeline_reg_in[51] => ShiftLeft0.IN3
pipeline_reg_in[51] => ShiftRight0.IN3
pipeline_reg_in[51] => Add1.IN3
pipeline_reg_in[52] => Add0.IN2
pipeline_reg_in[52] => pipeline_reg_out.IN1
pipeline_reg_in[52] => pipeline_reg_out.IN1
pipeline_reg_in[52] => pipeline_reg_out.IN1
pipeline_reg_in[52] => ShiftLeft0.IN2
pipeline_reg_in[52] => ShiftRight0.IN2
pipeline_reg_in[52] => Add1.IN2
pipeline_reg_in[53] => Add0.IN1
pipeline_reg_in[53] => pipeline_reg_out.IN1
pipeline_reg_in[53] => pipeline_reg_out.IN1
pipeline_reg_in[53] => pipeline_reg_out.IN1
pipeline_reg_in[53] => ShiftLeft0.IN1
pipeline_reg_in[53] => ShiftRight0.IN1
pipeline_reg_in[53] => Add1.IN1
pipeline_reg_in[54] => Mux0.IN10
pipeline_reg_in[54] => Mux1.IN10
pipeline_reg_in[54] => Mux2.IN10
pipeline_reg_in[54] => Mux3.IN10
pipeline_reg_in[54] => Mux4.IN10
pipeline_reg_in[54] => Mux5.IN10
pipeline_reg_in[54] => Mux6.IN10
pipeline_reg_in[54] => Mux7.IN10
pipeline_reg_in[54] => Mux8.IN10
pipeline_reg_in[54] => Mux9.IN10
pipeline_reg_in[54] => Mux10.IN10
pipeline_reg_in[54] => Mux11.IN10
pipeline_reg_in[54] => Mux12.IN10
pipeline_reg_in[54] => Mux13.IN10
pipeline_reg_in[54] => Mux14.IN10
pipeline_reg_in[54] => Mux15.IN10
pipeline_reg_in[55] => Mux0.IN9
pipeline_reg_in[55] => Mux1.IN9
pipeline_reg_in[55] => Mux2.IN9
pipeline_reg_in[55] => Mux3.IN9
pipeline_reg_in[55] => Mux4.IN9
pipeline_reg_in[55] => Mux5.IN9
pipeline_reg_in[55] => Mux6.IN9
pipeline_reg_in[55] => Mux7.IN9
pipeline_reg_in[55] => Mux8.IN9
pipeline_reg_in[55] => Mux9.IN9
pipeline_reg_in[55] => Mux10.IN9
pipeline_reg_in[55] => Mux11.IN9
pipeline_reg_in[55] => Mux12.IN9
pipeline_reg_in[55] => Mux13.IN9
pipeline_reg_in[55] => Mux14.IN9
pipeline_reg_in[55] => Mux15.IN9
pipeline_reg_in[56] => Mux0.IN8
pipeline_reg_in[56] => Mux1.IN8
pipeline_reg_in[56] => Mux2.IN8
pipeline_reg_in[56] => Mux3.IN8
pipeline_reg_in[56] => Mux4.IN8
pipeline_reg_in[56] => Mux5.IN8
pipeline_reg_in[56] => Mux6.IN8
pipeline_reg_in[56] => Mux7.IN8
pipeline_reg_in[56] => Mux8.IN8
pipeline_reg_in[56] => Mux9.IN8
pipeline_reg_in[56] => Mux10.IN8
pipeline_reg_in[56] => Mux11.IN8
pipeline_reg_in[56] => Mux12.IN8
pipeline_reg_in[56] => Mux13.IN8
pipeline_reg_in[56] => Mux14.IN8
pipeline_reg_in[56] => Mux15.IN8
pipeline_reg_out[0] <= pipeline_reg_in[0].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[1] <= pipeline_reg_in[1].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[2] <= pipeline_reg_in[2].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[3] <= pipeline_reg_in[3].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[4] <= pipeline_reg_in[4].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[5] <= pipeline_reg_in[5].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[6] <= pipeline_reg_in[6].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[7] <= pipeline_reg_in[7].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[8] <= pipeline_reg_in[8].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[9] <= pipeline_reg_in[9].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[10] <= pipeline_reg_in[10].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[11] <= pipeline_reg_in[11].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[12] <= pipeline_reg_in[12].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[13] <= pipeline_reg_in[13].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[14] <= pipeline_reg_in[14].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[15] <= pipeline_reg_in[15].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[16] <= pipeline_reg_in[16].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[17] <= pipeline_reg_in[17].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[18] <= pipeline_reg_in[18].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[19] <= pipeline_reg_in[19].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[20] <= pipeline_reg_in[20].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[21] <= pipeline_reg_in[21].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[22] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[23] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[24] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[25] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[26] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[27] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[28] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[29] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[30] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[31] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[32] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[33] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[34] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[35] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[36] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[37] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ex_op_dest[0] <= pipeline_reg_in[1].DB_MAX_OUTPUT_PORT_TYPE
ex_op_dest[1] <= pipeline_reg_in[2].DB_MAX_OUTPUT_PORT_TYPE
ex_op_dest[2] <= pipeline_reg_in[3].DB_MAX_OUTPUT_PORT_TYPE
load_in => load.DATAIN
load <= load_in.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|reg_EX:ex_reg
clk => load~reg0.CLK
clk => ex_op_dest_out[0]~reg0.CLK
clk => ex_op_dest_out[1]~reg0.CLK
clk => ex_op_dest_out[2]~reg0.CLK
clk => pipeline_reg_out_out[0]~reg0.CLK
clk => pipeline_reg_out_out[1]~reg0.CLK
clk => pipeline_reg_out_out[2]~reg0.CLK
clk => pipeline_reg_out_out[3]~reg0.CLK
clk => pipeline_reg_out_out[4]~reg0.CLK
clk => pipeline_reg_out_out[5]~reg0.CLK
clk => pipeline_reg_out_out[6]~reg0.CLK
clk => pipeline_reg_out_out[7]~reg0.CLK
clk => pipeline_reg_out_out[8]~reg0.CLK
clk => pipeline_reg_out_out[9]~reg0.CLK
clk => pipeline_reg_out_out[10]~reg0.CLK
clk => pipeline_reg_out_out[11]~reg0.CLK
clk => pipeline_reg_out_out[12]~reg0.CLK
clk => pipeline_reg_out_out[13]~reg0.CLK
clk => pipeline_reg_out_out[14]~reg0.CLK
clk => pipeline_reg_out_out[15]~reg0.CLK
clk => pipeline_reg_out_out[16]~reg0.CLK
clk => pipeline_reg_out_out[17]~reg0.CLK
clk => pipeline_reg_out_out[18]~reg0.CLK
clk => pipeline_reg_out_out[19]~reg0.CLK
clk => pipeline_reg_out_out[20]~reg0.CLK
clk => pipeline_reg_out_out[21]~reg0.CLK
clk => pipeline_reg_out_out[22]~reg0.CLK
clk => pipeline_reg_out_out[23]~reg0.CLK
clk => pipeline_reg_out_out[24]~reg0.CLK
clk => pipeline_reg_out_out[25]~reg0.CLK
clk => pipeline_reg_out_out[26]~reg0.CLK
clk => pipeline_reg_out_out[27]~reg0.CLK
clk => pipeline_reg_out_out[28]~reg0.CLK
clk => pipeline_reg_out_out[29]~reg0.CLK
clk => pipeline_reg_out_out[30]~reg0.CLK
clk => pipeline_reg_out_out[31]~reg0.CLK
clk => pipeline_reg_out_out[32]~reg0.CLK
clk => pipeline_reg_out_out[33]~reg0.CLK
clk => pipeline_reg_out_out[34]~reg0.CLK
clk => pipeline_reg_out_out[35]~reg0.CLK
clk => pipeline_reg_out_out[36]~reg0.CLK
clk => pipeline_reg_out_out[37]~reg0.CLK
rst => ~NO_FANOUT~
pipeline_reg_out[0] => pipeline_reg_out_out[0]~reg0.DATAIN
pipeline_reg_out[1] => pipeline_reg_out_out[1]~reg0.DATAIN
pipeline_reg_out[2] => pipeline_reg_out_out[2]~reg0.DATAIN
pipeline_reg_out[3] => pipeline_reg_out_out[3]~reg0.DATAIN
pipeline_reg_out[4] => pipeline_reg_out_out[4]~reg0.DATAIN
pipeline_reg_out[5] => pipeline_reg_out_out[5]~reg0.DATAIN
pipeline_reg_out[6] => pipeline_reg_out_out[6]~reg0.DATAIN
pipeline_reg_out[7] => pipeline_reg_out_out[7]~reg0.DATAIN
pipeline_reg_out[8] => pipeline_reg_out_out[8]~reg0.DATAIN
pipeline_reg_out[9] => pipeline_reg_out_out[9]~reg0.DATAIN
pipeline_reg_out[10] => pipeline_reg_out_out[10]~reg0.DATAIN
pipeline_reg_out[11] => pipeline_reg_out_out[11]~reg0.DATAIN
pipeline_reg_out[12] => pipeline_reg_out_out[12]~reg0.DATAIN
pipeline_reg_out[13] => pipeline_reg_out_out[13]~reg0.DATAIN
pipeline_reg_out[14] => pipeline_reg_out_out[14]~reg0.DATAIN
pipeline_reg_out[15] => pipeline_reg_out_out[15]~reg0.DATAIN
pipeline_reg_out[16] => pipeline_reg_out_out[16]~reg0.DATAIN
pipeline_reg_out[17] => pipeline_reg_out_out[17]~reg0.DATAIN
pipeline_reg_out[18] => pipeline_reg_out_out[18]~reg0.DATAIN
pipeline_reg_out[19] => pipeline_reg_out_out[19]~reg0.DATAIN
pipeline_reg_out[20] => pipeline_reg_out_out[20]~reg0.DATAIN
pipeline_reg_out[21] => pipeline_reg_out_out[21]~reg0.DATAIN
pipeline_reg_out[22] => pipeline_reg_out_out[22]~reg0.DATAIN
pipeline_reg_out[23] => pipeline_reg_out_out[23]~reg0.DATAIN
pipeline_reg_out[24] => pipeline_reg_out_out[24]~reg0.DATAIN
pipeline_reg_out[25] => pipeline_reg_out_out[25]~reg0.DATAIN
pipeline_reg_out[26] => pipeline_reg_out_out[26]~reg0.DATAIN
pipeline_reg_out[27] => pipeline_reg_out_out[27]~reg0.DATAIN
pipeline_reg_out[28] => pipeline_reg_out_out[28]~reg0.DATAIN
pipeline_reg_out[29] => pipeline_reg_out_out[29]~reg0.DATAIN
pipeline_reg_out[30] => pipeline_reg_out_out[30]~reg0.DATAIN
pipeline_reg_out[31] => pipeline_reg_out_out[31]~reg0.DATAIN
pipeline_reg_out[32] => pipeline_reg_out_out[32]~reg0.DATAIN
pipeline_reg_out[33] => pipeline_reg_out_out[33]~reg0.DATAIN
pipeline_reg_out[34] => pipeline_reg_out_out[34]~reg0.DATAIN
pipeline_reg_out[35] => pipeline_reg_out_out[35]~reg0.DATAIN
pipeline_reg_out[36] => pipeline_reg_out_out[36]~reg0.DATAIN
pipeline_reg_out[37] => pipeline_reg_out_out[37]~reg0.DATAIN
ex_op_dest[0] => ex_op_dest_out[0]~reg0.DATAIN
ex_op_dest[1] => ex_op_dest_out[1]~reg0.DATAIN
ex_op_dest[2] => ex_op_dest_out[2]~reg0.DATAIN
pipeline_reg_out_out[0] <= pipeline_reg_out_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[1] <= pipeline_reg_out_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[2] <= pipeline_reg_out_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[3] <= pipeline_reg_out_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[4] <= pipeline_reg_out_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[5] <= pipeline_reg_out_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[6] <= pipeline_reg_out_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[7] <= pipeline_reg_out_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[8] <= pipeline_reg_out_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[9] <= pipeline_reg_out_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[10] <= pipeline_reg_out_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[11] <= pipeline_reg_out_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[12] <= pipeline_reg_out_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[13] <= pipeline_reg_out_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[14] <= pipeline_reg_out_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[15] <= pipeline_reg_out_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[16] <= pipeline_reg_out_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[17] <= pipeline_reg_out_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[18] <= pipeline_reg_out_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[19] <= pipeline_reg_out_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[20] <= pipeline_reg_out_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[21] <= pipeline_reg_out_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[22] <= pipeline_reg_out_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[23] <= pipeline_reg_out_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[24] <= pipeline_reg_out_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[25] <= pipeline_reg_out_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[26] <= pipeline_reg_out_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[27] <= pipeline_reg_out_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[28] <= pipeline_reg_out_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[29] <= pipeline_reg_out_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[30] <= pipeline_reg_out_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[31] <= pipeline_reg_out_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[32] <= pipeline_reg_out_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[33] <= pipeline_reg_out_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[34] <= pipeline_reg_out_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[35] <= pipeline_reg_out_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[36] <= pipeline_reg_out_out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[37] <= pipeline_reg_out_out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_op_dest_out[0] <= ex_op_dest_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_op_dest_out[1] <= ex_op_dest_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_op_dest_out[2] <= ex_op_dest_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_in => load~reg0.DATAIN
load <= load~reg0.DB_MAX_OUTPUT_PORT_TYPE
freeze => pipeline_reg_out_out[6]~reg0.ENA
freeze => pipeline_reg_out_out[5]~reg0.ENA
freeze => pipeline_reg_out_out[4]~reg0.ENA
freeze => pipeline_reg_out_out[3]~reg0.ENA
freeze => pipeline_reg_out_out[2]~reg0.ENA
freeze => pipeline_reg_out_out[1]~reg0.ENA
freeze => pipeline_reg_out_out[0]~reg0.ENA
freeze => ex_op_dest_out[2]~reg0.ENA
freeze => ex_op_dest_out[1]~reg0.ENA
freeze => ex_op_dest_out[0]~reg0.ENA
freeze => load~reg0.ENA
freeze => pipeline_reg_out_out[7]~reg0.ENA
freeze => pipeline_reg_out_out[8]~reg0.ENA
freeze => pipeline_reg_out_out[9]~reg0.ENA
freeze => pipeline_reg_out_out[10]~reg0.ENA
freeze => pipeline_reg_out_out[11]~reg0.ENA
freeze => pipeline_reg_out_out[12]~reg0.ENA
freeze => pipeline_reg_out_out[13]~reg0.ENA
freeze => pipeline_reg_out_out[14]~reg0.ENA
freeze => pipeline_reg_out_out[15]~reg0.ENA
freeze => pipeline_reg_out_out[16]~reg0.ENA
freeze => pipeline_reg_out_out[17]~reg0.ENA
freeze => pipeline_reg_out_out[18]~reg0.ENA
freeze => pipeline_reg_out_out[19]~reg0.ENA
freeze => pipeline_reg_out_out[20]~reg0.ENA
freeze => pipeline_reg_out_out[21]~reg0.ENA
freeze => pipeline_reg_out_out[22]~reg0.ENA
freeze => pipeline_reg_out_out[23]~reg0.ENA
freeze => pipeline_reg_out_out[24]~reg0.ENA
freeze => pipeline_reg_out_out[25]~reg0.ENA
freeze => pipeline_reg_out_out[26]~reg0.ENA
freeze => pipeline_reg_out_out[27]~reg0.ENA
freeze => pipeline_reg_out_out[28]~reg0.ENA
freeze => pipeline_reg_out_out[29]~reg0.ENA
freeze => pipeline_reg_out_out[30]~reg0.ENA
freeze => pipeline_reg_out_out[31]~reg0.ENA
freeze => pipeline_reg_out_out[32]~reg0.ENA
freeze => pipeline_reg_out_out[33]~reg0.ENA
freeze => pipeline_reg_out_out[34]~reg0.ENA
freeze => pipeline_reg_out_out[35]~reg0.ENA
freeze => pipeline_reg_out_out[36]~reg0.ENA
freeze => pipeline_reg_out_out[37]~reg0.ENA


|MIPS|MEM_stage:mem
clk => clk.IN1
rst => rst.IN1
pipeline_reg_in[0] => pipeline_reg_out[0].DATAIN
pipeline_reg_in[1] => mem_op_dest[0].DATAIN
pipeline_reg_in[1] => pipeline_reg_out[1].DATAIN
pipeline_reg_in[2] => mem_op_dest[1].DATAIN
pipeline_reg_in[2] => pipeline_reg_out[2].DATAIN
pipeline_reg_in[3] => mem_op_dest[2].DATAIN
pipeline_reg_in[3] => pipeline_reg_out[3].DATAIN
pipeline_reg_in[4] => pipeline_reg_out[4].DATAIN
pipeline_reg_in[5] => pipeline_reg_in[5].IN1
pipeline_reg_in[6] => pipeline_reg_in[6].IN1
pipeline_reg_in[7] => pipeline_reg_in[7].IN1
pipeline_reg_in[8] => pipeline_reg_in[8].IN1
pipeline_reg_in[9] => pipeline_reg_in[9].IN1
pipeline_reg_in[10] => pipeline_reg_in[10].IN1
pipeline_reg_in[11] => pipeline_reg_in[11].IN1
pipeline_reg_in[12] => pipeline_reg_in[12].IN1
pipeline_reg_in[13] => pipeline_reg_in[13].IN1
pipeline_reg_in[14] => pipeline_reg_in[14].IN1
pipeline_reg_in[15] => pipeline_reg_in[15].IN1
pipeline_reg_in[16] => pipeline_reg_in[16].IN1
pipeline_reg_in[17] => pipeline_reg_in[17].IN1
pipeline_reg_in[18] => pipeline_reg_in[18].IN1
pipeline_reg_in[19] => pipeline_reg_in[19].IN1
pipeline_reg_in[20] => pipeline_reg_in[20].IN1
pipeline_reg_in[21] => comb.IN0
pipeline_reg_in[21] => freeze.IN0
pipeline_reg_in[21] => _.IN1
pipeline_reg_in[22] => pipeline_reg_in[22].IN1
pipeline_reg_in[23] => pipeline_reg_in[23].IN1
pipeline_reg_in[24] => pipeline_reg_in[24].IN1
pipeline_reg_in[25] => pipeline_reg_in[25].IN1
pipeline_reg_in[26] => pipeline_reg_in[26].IN1
pipeline_reg_in[27] => pipeline_reg_in[27].IN1
pipeline_reg_in[28] => pipeline_reg_in[28].IN1
pipeline_reg_in[29] => pipeline_reg_in[29].IN1
pipeline_reg_in[30] => pipeline_reg_in[30].IN1
pipeline_reg_in[31] => pipeline_reg_in[31].IN1
pipeline_reg_in[32] => pipeline_reg_in[32].IN1
pipeline_reg_in[33] => pipeline_reg_in[33].IN1
pipeline_reg_in[34] => pipeline_reg_in[34].IN1
pipeline_reg_in[35] => pipeline_reg_in[35].IN1
pipeline_reg_in[36] => pipeline_reg_in[36].IN1
pipeline_reg_in[37] => pipeline_reg_in[37].IN1
pipeline_reg_out[0] <= pipeline_reg_in[0].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[1] <= pipeline_reg_in[1].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[2] <= pipeline_reg_in[2].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[3] <= pipeline_reg_in[3].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[4] <= pipeline_reg_in[4].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[5] <= SRAM_Controller:sram_controller.port6
pipeline_reg_out[6] <= SRAM_Controller:sram_controller.port6
pipeline_reg_out[7] <= SRAM_Controller:sram_controller.port6
pipeline_reg_out[8] <= SRAM_Controller:sram_controller.port6
pipeline_reg_out[9] <= SRAM_Controller:sram_controller.port6
pipeline_reg_out[10] <= SRAM_Controller:sram_controller.port6
pipeline_reg_out[11] <= SRAM_Controller:sram_controller.port6
pipeline_reg_out[12] <= SRAM_Controller:sram_controller.port6
pipeline_reg_out[13] <= SRAM_Controller:sram_controller.port6
pipeline_reg_out[14] <= SRAM_Controller:sram_controller.port6
pipeline_reg_out[15] <= SRAM_Controller:sram_controller.port6
pipeline_reg_out[16] <= SRAM_Controller:sram_controller.port6
pipeline_reg_out[17] <= SRAM_Controller:sram_controller.port6
pipeline_reg_out[18] <= SRAM_Controller:sram_controller.port6
pipeline_reg_out[19] <= SRAM_Controller:sram_controller.port6
pipeline_reg_out[20] <= SRAM_Controller:sram_controller.port6
pipeline_reg_out[21] <= pipeline_reg_in[22].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[22] <= pipeline_reg_in[23].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[23] <= pipeline_reg_in[24].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[24] <= pipeline_reg_in[25].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[25] <= pipeline_reg_in[26].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[26] <= pipeline_reg_in[27].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[27] <= pipeline_reg_in[28].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[28] <= pipeline_reg_in[29].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[29] <= pipeline_reg_in[30].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[30] <= pipeline_reg_in[31].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[31] <= pipeline_reg_in[32].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[32] <= pipeline_reg_in[33].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[33] <= pipeline_reg_in[34].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[34] <= pipeline_reg_in[35].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[35] <= pipeline_reg_in[36].DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out[36] <= pipeline_reg_in[37].DB_MAX_OUTPUT_PORT_TYPE
mem_op_dest[0] <= pipeline_reg_in[1].DB_MAX_OUTPUT_PORT_TYPE
mem_op_dest[1] <= pipeline_reg_in[2].DB_MAX_OUTPUT_PORT_TYPE
mem_op_dest[2] <= pipeline_reg_in[3].DB_MAX_OUTPUT_PORT_TYPE
load_in => comb.IN1
load_in => freeze.IN1
load_in => load.DATAIN
load <= load_in.DB_MAX_OUTPUT_PORT_TYPE
freeze <= freeze.DB_MAX_OUTPUT_PORT_TYPE
SRAM_DATA[0] <> SRAM_Controller:sram_controller.port8
SRAM_DATA[1] <> SRAM_Controller:sram_controller.port8
SRAM_DATA[2] <> SRAM_Controller:sram_controller.port8
SRAM_DATA[3] <> SRAM_Controller:sram_controller.port8
SRAM_DATA[4] <> SRAM_Controller:sram_controller.port8
SRAM_DATA[5] <> SRAM_Controller:sram_controller.port8
SRAM_DATA[6] <> SRAM_Controller:sram_controller.port8
SRAM_DATA[7] <> SRAM_Controller:sram_controller.port8
SRAM_DATA[8] <> SRAM_Controller:sram_controller.port8
SRAM_DATA[9] <> SRAM_Controller:sram_controller.port8
SRAM_DATA[10] <> SRAM_Controller:sram_controller.port8
SRAM_DATA[11] <> SRAM_Controller:sram_controller.port8
SRAM_DATA[12] <> SRAM_Controller:sram_controller.port8
SRAM_DATA[13] <> SRAM_Controller:sram_controller.port8
SRAM_DATA[14] <> SRAM_Controller:sram_controller.port8
SRAM_DATA[15] <> SRAM_Controller:sram_controller.port8
SRAM_ADDRESS[0] <= SRAM_Controller:sram_controller.port9
SRAM_ADDRESS[1] <= SRAM_Controller:sram_controller.port9
SRAM_ADDRESS[2] <= SRAM_Controller:sram_controller.port9
SRAM_ADDRESS[3] <= SRAM_Controller:sram_controller.port9
SRAM_ADDRESS[4] <= SRAM_Controller:sram_controller.port9
SRAM_ADDRESS[5] <= SRAM_Controller:sram_controller.port9
SRAM_ADDRESS[6] <= SRAM_Controller:sram_controller.port9
SRAM_ADDRESS[7] <= SRAM_Controller:sram_controller.port9
SRAM_ADDRESS[8] <= SRAM_Controller:sram_controller.port9
SRAM_ADDRESS[9] <= SRAM_Controller:sram_controller.port9
SRAM_ADDRESS[10] <= SRAM_Controller:sram_controller.port9
SRAM_ADDRESS[11] <= SRAM_Controller:sram_controller.port9
SRAM_ADDRESS[12] <= SRAM_Controller:sram_controller.port9
SRAM_ADDRESS[13] <= SRAM_Controller:sram_controller.port9
SRAM_ADDRESS[14] <= SRAM_Controller:sram_controller.port9
SRAM_ADDRESS[15] <= SRAM_Controller:sram_controller.port9
SRAM_ADDRESS[16] <= SRAM_Controller:sram_controller.port9
SRAM_ADDRESS[17] <= SRAM_Controller:sram_controller.port9
SRAM_UB_N_O <= SRAM_Controller:sram_controller.port10
SRAM_LB_N_O <= SRAM_Controller:sram_controller.port11
SRAM_WE_N_O <= SRAM_Controller:sram_controller.port12
SRAM_CE_N_O <= SRAM_Controller:sram_controller.port13
SRAM_OE_N_O <= SRAM_Controller:sram_controller.port14
counter[0] <= SRAM_Controller:sram_controller.port15
counter[1] <= SRAM_Controller:sram_controller.port15
counter[2] <= SRAM_Controller:sram_controller.port15


|MIPS|MEM_stage:mem|SRAM_Controller:sram_controller
Clock_50 => ready~reg0.CLK
Clock_50 => counter[0]~reg0.CLK
Clock_50 => counter[1]~reg0.CLK
Clock_50 => counter[2]~reg0.CLK
Resetn => ready~reg0.PRESET
Resetn => counter[0]~reg0.ACLR
Resetn => counter[1]~reg0.ACLR
Resetn => counter[2]~reg0.ACLR
mem_op => counter.OUTPUTSELECT
mem_op => counter.OUTPUTSELECT
mem_op => counter.OUTPUTSELECT
mem_op => ready.OUTPUTSELECT
SRAM_address[0] => SRAM_ADDRESS[0].DATAIN
SRAM_address[1] => SRAM_ADDRESS[1].DATAIN
SRAM_address[2] => SRAM_ADDRESS[2].DATAIN
SRAM_address[3] => SRAM_ADDRESS[3].DATAIN
SRAM_address[4] => SRAM_ADDRESS[4].DATAIN
SRAM_address[5] => SRAM_ADDRESS[5].DATAIN
SRAM_address[6] => SRAM_ADDRESS[6].DATAIN
SRAM_address[7] => SRAM_ADDRESS[7].DATAIN
SRAM_address[8] => SRAM_ADDRESS[8].DATAIN
SRAM_address[9] => SRAM_ADDRESS[9].DATAIN
SRAM_address[10] => SRAM_ADDRESS[10].DATAIN
SRAM_address[11] => SRAM_ADDRESS[11].DATAIN
SRAM_address[12] => SRAM_ADDRESS[12].DATAIN
SRAM_address[13] => SRAM_ADDRESS[13].DATAIN
SRAM_address[14] => SRAM_ADDRESS[14].DATAIN
SRAM_address[15] => SRAM_ADDRESS[15].DATAIN
SRAM_address[16] => SRAM_ADDRESS[16].DATAIN
SRAM_address[17] => SRAM_ADDRESS[17].DATAIN
SRAM_write_data[0] => SRAM_DATA[0].DATAIN
SRAM_write_data[1] => SRAM_DATA[1].DATAIN
SRAM_write_data[2] => SRAM_DATA[2].DATAIN
SRAM_write_data[3] => SRAM_DATA[3].DATAIN
SRAM_write_data[4] => SRAM_DATA[4].DATAIN
SRAM_write_data[5] => SRAM_DATA[5].DATAIN
SRAM_write_data[6] => SRAM_DATA[6].DATAIN
SRAM_write_data[7] => SRAM_DATA[7].DATAIN
SRAM_write_data[8] => SRAM_DATA[8].DATAIN
SRAM_write_data[9] => SRAM_DATA[9].DATAIN
SRAM_write_data[10] => SRAM_DATA[10].DATAIN
SRAM_write_data[11] => SRAM_DATA[11].DATAIN
SRAM_write_data[12] => SRAM_DATA[12].DATAIN
SRAM_write_data[13] => SRAM_DATA[13].DATAIN
SRAM_write_data[14] => SRAM_DATA[14].DATAIN
SRAM_write_data[15] => SRAM_DATA[15].DATAIN
SRAM_we_n => SRAM_read_data.IN1
SRAM_we_n => SRAM_WE_N_O.DATAIN
SRAM_we_n => SRAM_DATA[15].OE
SRAM_we_n => SRAM_DATA[14].OE
SRAM_we_n => SRAM_DATA[13].OE
SRAM_we_n => SRAM_DATA[12].OE
SRAM_we_n => SRAM_DATA[11].OE
SRAM_we_n => SRAM_DATA[10].OE
SRAM_we_n => SRAM_DATA[9].OE
SRAM_we_n => SRAM_DATA[8].OE
SRAM_we_n => SRAM_DATA[7].OE
SRAM_we_n => SRAM_DATA[6].OE
SRAM_we_n => SRAM_DATA[5].OE
SRAM_we_n => SRAM_DATA[4].OE
SRAM_we_n => SRAM_DATA[3].OE
SRAM_we_n => SRAM_DATA[2].OE
SRAM_we_n => SRAM_DATA[1].OE
SRAM_we_n => SRAM_DATA[0].OE
SRAM_read_data[0] <= SRAM_read_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[1] <= SRAM_read_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[2] <= SRAM_read_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[3] <= SRAM_read_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[4] <= SRAM_read_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[5] <= SRAM_read_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[6] <= SRAM_read_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[7] <= SRAM_read_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[8] <= SRAM_read_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[9] <= SRAM_read_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[10] <= SRAM_read_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[11] <= SRAM_read_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[12] <= SRAM_read_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[13] <= SRAM_read_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[14] <= SRAM_read_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[15] <= SRAM_read_data.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_DATA[0] <> SRAM_DATA[0]
SRAM_DATA[1] <> SRAM_DATA[1]
SRAM_DATA[2] <> SRAM_DATA[2]
SRAM_DATA[3] <> SRAM_DATA[3]
SRAM_DATA[4] <> SRAM_DATA[4]
SRAM_DATA[5] <> SRAM_DATA[5]
SRAM_DATA[6] <> SRAM_DATA[6]
SRAM_DATA[7] <> SRAM_DATA[7]
SRAM_DATA[8] <> SRAM_DATA[8]
SRAM_DATA[9] <> SRAM_DATA[9]
SRAM_DATA[10] <> SRAM_DATA[10]
SRAM_DATA[11] <> SRAM_DATA[11]
SRAM_DATA[12] <> SRAM_DATA[12]
SRAM_DATA[13] <> SRAM_DATA[13]
SRAM_DATA[14] <> SRAM_DATA[14]
SRAM_DATA[15] <> SRAM_DATA[15]
SRAM_ADDRESS[0] <= SRAM_address[0].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[1] <= SRAM_address[1].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[2] <= SRAM_address[2].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[3] <= SRAM_address[3].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[4] <= SRAM_address[4].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[5] <= SRAM_address[5].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[6] <= SRAM_address[6].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[7] <= SRAM_address[7].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[8] <= SRAM_address[8].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[9] <= SRAM_address[9].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[10] <= SRAM_address[10].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[11] <= SRAM_address[11].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[12] <= SRAM_address[12].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[13] <= SRAM_address[13].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[14] <= SRAM_address[14].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[15] <= SRAM_address[15].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[16] <= SRAM_address[16].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS[17] <= SRAM_address[17].DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N_O <= <GND>
SRAM_LB_N_O <= <GND>
SRAM_WE_N_O <= SRAM_we_n.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N_O <= <GND>
SRAM_OE_N_O <= <GND>
counter[0] <= counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|reg_MEM:mem_reg
clk => load~reg0.CLK
clk => mem_op_dest_out[0]~reg0.CLK
clk => mem_op_dest_out[1]~reg0.CLK
clk => mem_op_dest_out[2]~reg0.CLK
clk => pipeline_reg_out_out[0]~reg0.CLK
clk => pipeline_reg_out_out[1]~reg0.CLK
clk => pipeline_reg_out_out[2]~reg0.CLK
clk => pipeline_reg_out_out[3]~reg0.CLK
clk => pipeline_reg_out_out[4]~reg0.CLK
clk => pipeline_reg_out_out[5]~reg0.CLK
clk => pipeline_reg_out_out[6]~reg0.CLK
clk => pipeline_reg_out_out[7]~reg0.CLK
clk => pipeline_reg_out_out[8]~reg0.CLK
clk => pipeline_reg_out_out[9]~reg0.CLK
clk => pipeline_reg_out_out[10]~reg0.CLK
clk => pipeline_reg_out_out[11]~reg0.CLK
clk => pipeline_reg_out_out[12]~reg0.CLK
clk => pipeline_reg_out_out[13]~reg0.CLK
clk => pipeline_reg_out_out[14]~reg0.CLK
clk => pipeline_reg_out_out[15]~reg0.CLK
clk => pipeline_reg_out_out[16]~reg0.CLK
clk => pipeline_reg_out_out[17]~reg0.CLK
clk => pipeline_reg_out_out[18]~reg0.CLK
clk => pipeline_reg_out_out[19]~reg0.CLK
clk => pipeline_reg_out_out[20]~reg0.CLK
clk => pipeline_reg_out_out[21]~reg0.CLK
clk => pipeline_reg_out_out[22]~reg0.CLK
clk => pipeline_reg_out_out[23]~reg0.CLK
clk => pipeline_reg_out_out[24]~reg0.CLK
clk => pipeline_reg_out_out[25]~reg0.CLK
clk => pipeline_reg_out_out[26]~reg0.CLK
clk => pipeline_reg_out_out[27]~reg0.CLK
clk => pipeline_reg_out_out[28]~reg0.CLK
clk => pipeline_reg_out_out[29]~reg0.CLK
clk => pipeline_reg_out_out[30]~reg0.CLK
clk => pipeline_reg_out_out[31]~reg0.CLK
clk => pipeline_reg_out_out[32]~reg0.CLK
clk => pipeline_reg_out_out[33]~reg0.CLK
clk => pipeline_reg_out_out[34]~reg0.CLK
clk => pipeline_reg_out_out[35]~reg0.CLK
clk => pipeline_reg_out_out[36]~reg0.CLK
rst => ~NO_FANOUT~
pipeline_reg_out[0] => pipeline_reg_out_out[0]~reg0.DATAIN
pipeline_reg_out[1] => pipeline_reg_out_out[1]~reg0.DATAIN
pipeline_reg_out[2] => pipeline_reg_out_out[2]~reg0.DATAIN
pipeline_reg_out[3] => pipeline_reg_out_out[3]~reg0.DATAIN
pipeline_reg_out[4] => pipeline_reg_out_out[4]~reg0.DATAIN
pipeline_reg_out[5] => pipeline_reg_out_out[5]~reg0.DATAIN
pipeline_reg_out[6] => pipeline_reg_out_out[6]~reg0.DATAIN
pipeline_reg_out[7] => pipeline_reg_out_out[7]~reg0.DATAIN
pipeline_reg_out[8] => pipeline_reg_out_out[8]~reg0.DATAIN
pipeline_reg_out[9] => pipeline_reg_out_out[9]~reg0.DATAIN
pipeline_reg_out[10] => pipeline_reg_out_out[10]~reg0.DATAIN
pipeline_reg_out[11] => pipeline_reg_out_out[11]~reg0.DATAIN
pipeline_reg_out[12] => pipeline_reg_out_out[12]~reg0.DATAIN
pipeline_reg_out[13] => pipeline_reg_out_out[13]~reg0.DATAIN
pipeline_reg_out[14] => pipeline_reg_out_out[14]~reg0.DATAIN
pipeline_reg_out[15] => pipeline_reg_out_out[15]~reg0.DATAIN
pipeline_reg_out[16] => pipeline_reg_out_out[16]~reg0.DATAIN
pipeline_reg_out[17] => pipeline_reg_out_out[17]~reg0.DATAIN
pipeline_reg_out[18] => pipeline_reg_out_out[18]~reg0.DATAIN
pipeline_reg_out[19] => pipeline_reg_out_out[19]~reg0.DATAIN
pipeline_reg_out[20] => pipeline_reg_out_out[20]~reg0.DATAIN
pipeline_reg_out[21] => pipeline_reg_out_out[21]~reg0.DATAIN
pipeline_reg_out[22] => pipeline_reg_out_out[22]~reg0.DATAIN
pipeline_reg_out[23] => pipeline_reg_out_out[23]~reg0.DATAIN
pipeline_reg_out[24] => pipeline_reg_out_out[24]~reg0.DATAIN
pipeline_reg_out[25] => pipeline_reg_out_out[25]~reg0.DATAIN
pipeline_reg_out[26] => pipeline_reg_out_out[26]~reg0.DATAIN
pipeline_reg_out[27] => pipeline_reg_out_out[27]~reg0.DATAIN
pipeline_reg_out[28] => pipeline_reg_out_out[28]~reg0.DATAIN
pipeline_reg_out[29] => pipeline_reg_out_out[29]~reg0.DATAIN
pipeline_reg_out[30] => pipeline_reg_out_out[30]~reg0.DATAIN
pipeline_reg_out[31] => pipeline_reg_out_out[31]~reg0.DATAIN
pipeline_reg_out[32] => pipeline_reg_out_out[32]~reg0.DATAIN
pipeline_reg_out[33] => pipeline_reg_out_out[33]~reg0.DATAIN
pipeline_reg_out[34] => pipeline_reg_out_out[34]~reg0.DATAIN
pipeline_reg_out[35] => pipeline_reg_out_out[35]~reg0.DATAIN
pipeline_reg_out[36] => pipeline_reg_out_out[36]~reg0.DATAIN
mem_op_dest[0] => mem_op_dest_out[0]~reg0.DATAIN
mem_op_dest[1] => mem_op_dest_out[1]~reg0.DATAIN
mem_op_dest[2] => mem_op_dest_out[2]~reg0.DATAIN
freeze => pipeline_reg_out_out[6]~reg0.ENA
freeze => pipeline_reg_out_out[5]~reg0.ENA
freeze => pipeline_reg_out_out[4]~reg0.ENA
freeze => pipeline_reg_out_out[3]~reg0.ENA
freeze => pipeline_reg_out_out[2]~reg0.ENA
freeze => pipeline_reg_out_out[1]~reg0.ENA
freeze => pipeline_reg_out_out[0]~reg0.ENA
freeze => mem_op_dest_out[2]~reg0.ENA
freeze => mem_op_dest_out[1]~reg0.ENA
freeze => mem_op_dest_out[0]~reg0.ENA
freeze => load~reg0.ENA
freeze => pipeline_reg_out_out[7]~reg0.ENA
freeze => pipeline_reg_out_out[8]~reg0.ENA
freeze => pipeline_reg_out_out[9]~reg0.ENA
freeze => pipeline_reg_out_out[10]~reg0.ENA
freeze => pipeline_reg_out_out[11]~reg0.ENA
freeze => pipeline_reg_out_out[12]~reg0.ENA
freeze => pipeline_reg_out_out[13]~reg0.ENA
freeze => pipeline_reg_out_out[14]~reg0.ENA
freeze => pipeline_reg_out_out[15]~reg0.ENA
freeze => pipeline_reg_out_out[16]~reg0.ENA
freeze => pipeline_reg_out_out[17]~reg0.ENA
freeze => pipeline_reg_out_out[18]~reg0.ENA
freeze => pipeline_reg_out_out[19]~reg0.ENA
freeze => pipeline_reg_out_out[20]~reg0.ENA
freeze => pipeline_reg_out_out[21]~reg0.ENA
freeze => pipeline_reg_out_out[22]~reg0.ENA
freeze => pipeline_reg_out_out[23]~reg0.ENA
freeze => pipeline_reg_out_out[24]~reg0.ENA
freeze => pipeline_reg_out_out[25]~reg0.ENA
freeze => pipeline_reg_out_out[26]~reg0.ENA
freeze => pipeline_reg_out_out[27]~reg0.ENA
freeze => pipeline_reg_out_out[28]~reg0.ENA
freeze => pipeline_reg_out_out[29]~reg0.ENA
freeze => pipeline_reg_out_out[30]~reg0.ENA
freeze => pipeline_reg_out_out[31]~reg0.ENA
freeze => pipeline_reg_out_out[32]~reg0.ENA
freeze => pipeline_reg_out_out[33]~reg0.ENA
freeze => pipeline_reg_out_out[34]~reg0.ENA
freeze => pipeline_reg_out_out[35]~reg0.ENA
freeze => pipeline_reg_out_out[36]~reg0.ENA
pipeline_reg_out_out[0] <= pipeline_reg_out_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[1] <= pipeline_reg_out_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[2] <= pipeline_reg_out_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[3] <= pipeline_reg_out_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[4] <= pipeline_reg_out_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[5] <= pipeline_reg_out_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[6] <= pipeline_reg_out_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[7] <= pipeline_reg_out_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[8] <= pipeline_reg_out_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[9] <= pipeline_reg_out_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[10] <= pipeline_reg_out_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[11] <= pipeline_reg_out_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[12] <= pipeline_reg_out_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[13] <= pipeline_reg_out_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[14] <= pipeline_reg_out_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[15] <= pipeline_reg_out_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[16] <= pipeline_reg_out_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[17] <= pipeline_reg_out_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[18] <= pipeline_reg_out_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[19] <= pipeline_reg_out_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[20] <= pipeline_reg_out_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[21] <= pipeline_reg_out_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[22] <= pipeline_reg_out_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[23] <= pipeline_reg_out_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[24] <= pipeline_reg_out_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[25] <= pipeline_reg_out_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[26] <= pipeline_reg_out_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[27] <= pipeline_reg_out_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[28] <= pipeline_reg_out_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[29] <= pipeline_reg_out_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[30] <= pipeline_reg_out_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[31] <= pipeline_reg_out_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[32] <= pipeline_reg_out_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[33] <= pipeline_reg_out_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[34] <= pipeline_reg_out_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[35] <= pipeline_reg_out_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_reg_out_out[36] <= pipeline_reg_out_out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_op_dest_out[0] <= mem_op_dest_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_op_dest_out[1] <= mem_op_dest_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_op_dest_out[2] <= mem_op_dest_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_in => load~reg0.DATAIN
load <= load~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|WB_stage:wb
pipeline_reg_in[0] => reg_write_data.OUTPUTSELECT
pipeline_reg_in[0] => reg_write_data.OUTPUTSELECT
pipeline_reg_in[0] => reg_write_data.OUTPUTSELECT
pipeline_reg_in[0] => reg_write_data.OUTPUTSELECT
pipeline_reg_in[0] => reg_write_data.OUTPUTSELECT
pipeline_reg_in[0] => reg_write_data.OUTPUTSELECT
pipeline_reg_in[0] => reg_write_data.OUTPUTSELECT
pipeline_reg_in[0] => reg_write_data.OUTPUTSELECT
pipeline_reg_in[0] => reg_write_data.OUTPUTSELECT
pipeline_reg_in[0] => reg_write_data.OUTPUTSELECT
pipeline_reg_in[0] => reg_write_data.OUTPUTSELECT
pipeline_reg_in[0] => reg_write_data.OUTPUTSELECT
pipeline_reg_in[0] => reg_write_data.OUTPUTSELECT
pipeline_reg_in[0] => reg_write_data.OUTPUTSELECT
pipeline_reg_in[0] => reg_write_data.OUTPUTSELECT
pipeline_reg_in[0] => reg_write_data.OUTPUTSELECT
pipeline_reg_in[1] => wb_op_dest[0].DATAIN
pipeline_reg_in[1] => reg_write_dest[0].DATAIN
pipeline_reg_in[2] => wb_op_dest[1].DATAIN
pipeline_reg_in[2] => reg_write_dest[1].DATAIN
pipeline_reg_in[3] => wb_op_dest[2].DATAIN
pipeline_reg_in[3] => reg_write_dest[2].DATAIN
pipeline_reg_in[4] => reg_write_en.DATAIN
pipeline_reg_in[5] => reg_write_data.DATAA
pipeline_reg_in[6] => reg_write_data.DATAA
pipeline_reg_in[7] => reg_write_data.DATAA
pipeline_reg_in[8] => reg_write_data.DATAA
pipeline_reg_in[9] => reg_write_data.DATAA
pipeline_reg_in[10] => reg_write_data.DATAA
pipeline_reg_in[11] => reg_write_data.DATAA
pipeline_reg_in[12] => reg_write_data.DATAA
pipeline_reg_in[13] => reg_write_data.DATAA
pipeline_reg_in[14] => reg_write_data.DATAA
pipeline_reg_in[15] => reg_write_data.DATAA
pipeline_reg_in[16] => reg_write_data.DATAA
pipeline_reg_in[17] => reg_write_data.DATAA
pipeline_reg_in[18] => reg_write_data.DATAA
pipeline_reg_in[19] => reg_write_data.DATAA
pipeline_reg_in[20] => reg_write_data.DATAA
pipeline_reg_in[21] => reg_write_data.DATAB
pipeline_reg_in[22] => reg_write_data.DATAB
pipeline_reg_in[23] => reg_write_data.DATAB
pipeline_reg_in[24] => reg_write_data.DATAB
pipeline_reg_in[25] => reg_write_data.DATAB
pipeline_reg_in[26] => reg_write_data.DATAB
pipeline_reg_in[27] => reg_write_data.DATAB
pipeline_reg_in[28] => reg_write_data.DATAB
pipeline_reg_in[29] => reg_write_data.DATAB
pipeline_reg_in[30] => reg_write_data.DATAB
pipeline_reg_in[31] => reg_write_data.DATAB
pipeline_reg_in[32] => reg_write_data.DATAB
pipeline_reg_in[33] => reg_write_data.DATAB
pipeline_reg_in[34] => reg_write_data.DATAB
pipeline_reg_in[35] => reg_write_data.DATAB
pipeline_reg_in[36] => reg_write_data.DATAB
reg_write_en <= pipeline_reg_in[4].DB_MAX_OUTPUT_PORT_TYPE
reg_write_dest[0] <= pipeline_reg_in[1].DB_MAX_OUTPUT_PORT_TYPE
reg_write_dest[1] <= pipeline_reg_in[2].DB_MAX_OUTPUT_PORT_TYPE
reg_write_dest[2] <= pipeline_reg_in[3].DB_MAX_OUTPUT_PORT_TYPE
reg_write_data[0] <= reg_write_data.DB_MAX_OUTPUT_PORT_TYPE
reg_write_data[1] <= reg_write_data.DB_MAX_OUTPUT_PORT_TYPE
reg_write_data[2] <= reg_write_data.DB_MAX_OUTPUT_PORT_TYPE
reg_write_data[3] <= reg_write_data.DB_MAX_OUTPUT_PORT_TYPE
reg_write_data[4] <= reg_write_data.DB_MAX_OUTPUT_PORT_TYPE
reg_write_data[5] <= reg_write_data.DB_MAX_OUTPUT_PORT_TYPE
reg_write_data[6] <= reg_write_data.DB_MAX_OUTPUT_PORT_TYPE
reg_write_data[7] <= reg_write_data.DB_MAX_OUTPUT_PORT_TYPE
reg_write_data[8] <= reg_write_data.DB_MAX_OUTPUT_PORT_TYPE
reg_write_data[9] <= reg_write_data.DB_MAX_OUTPUT_PORT_TYPE
reg_write_data[10] <= reg_write_data.DB_MAX_OUTPUT_PORT_TYPE
reg_write_data[11] <= reg_write_data.DB_MAX_OUTPUT_PORT_TYPE
reg_write_data[12] <= reg_write_data.DB_MAX_OUTPUT_PORT_TYPE
reg_write_data[13] <= reg_write_data.DB_MAX_OUTPUT_PORT_TYPE
reg_write_data[14] <= reg_write_data.DB_MAX_OUTPUT_PORT_TYPE
reg_write_data[15] <= reg_write_data.DB_MAX_OUTPUT_PORT_TYPE
wb_op_dest[0] <= pipeline_reg_in[1].DB_MAX_OUTPUT_PORT_TYPE
wb_op_dest[1] <= pipeline_reg_in[2].DB_MAX_OUTPUT_PORT_TYPE
wb_op_dest[2] <= pipeline_reg_in[3].DB_MAX_OUTPUT_PORT_TYPE


|MIPS|reg_file:rf
clk => registers[7][0].CLK
clk => registers[7][1].CLK
clk => registers[7][2].CLK
clk => registers[7][3].CLK
clk => registers[7][4].CLK
clk => registers[7][5].CLK
clk => registers[7][6].CLK
clk => registers[7][7].CLK
clk => registers[7][8].CLK
clk => registers[7][9].CLK
clk => registers[7][10].CLK
clk => registers[7][11].CLK
clk => registers[7][12].CLK
clk => registers[7][13].CLK
clk => registers[7][14].CLK
clk => registers[7][15].CLK
clk => registers[6][0].CLK
clk => registers[6][1].CLK
clk => registers[6][2].CLK
clk => registers[6][3].CLK
clk => registers[6][4].CLK
clk => registers[6][5].CLK
clk => registers[6][6].CLK
clk => registers[6][7].CLK
clk => registers[6][8].CLK
clk => registers[6][9].CLK
clk => registers[6][10].CLK
clk => registers[6][11].CLK
clk => registers[6][12].CLK
clk => registers[6][13].CLK
clk => registers[6][14].CLK
clk => registers[6][15].CLK
clk => registers[5][0].CLK
clk => registers[5][1].CLK
clk => registers[5][2].CLK
clk => registers[5][3].CLK
clk => registers[5][4].CLK
clk => registers[5][5].CLK
clk => registers[5][6].CLK
clk => registers[5][7].CLK
clk => registers[5][8].CLK
clk => registers[5][9].CLK
clk => registers[5][10].CLK
clk => registers[5][11].CLK
clk => registers[5][12].CLK
clk => registers[5][13].CLK
clk => registers[5][14].CLK
clk => registers[5][15].CLK
clk => registers[4][0].CLK
clk => registers[4][1].CLK
clk => registers[4][2].CLK
clk => registers[4][3].CLK
clk => registers[4][4].CLK
clk => registers[4][5].CLK
clk => registers[4][6].CLK
clk => registers[4][7].CLK
clk => registers[4][8].CLK
clk => registers[4][9].CLK
clk => registers[4][10].CLK
clk => registers[4][11].CLK
clk => registers[4][12].CLK
clk => registers[4][13].CLK
clk => registers[4][14].CLK
clk => registers[4][15].CLK
clk => registers[3][0].CLK
clk => registers[3][1].CLK
clk => registers[3][2].CLK
clk => registers[3][3].CLK
clk => registers[3][4].CLK
clk => registers[3][5].CLK
clk => registers[3][6].CLK
clk => registers[3][7].CLK
clk => registers[3][8].CLK
clk => registers[3][9].CLK
clk => registers[3][10].CLK
clk => registers[3][11].CLK
clk => registers[3][12].CLK
clk => registers[3][13].CLK
clk => registers[3][14].CLK
clk => registers[3][15].CLK
clk => registers[2][0].CLK
clk => registers[2][1].CLK
clk => registers[2][2].CLK
clk => registers[2][3].CLK
clk => registers[2][4].CLK
clk => registers[2][5].CLK
clk => registers[2][6].CLK
clk => registers[2][7].CLK
clk => registers[2][8].CLK
clk => registers[2][9].CLK
clk => registers[2][10].CLK
clk => registers[2][11].CLK
clk => registers[2][12].CLK
clk => registers[2][13].CLK
clk => registers[2][14].CLK
clk => registers[2][15].CLK
clk => registers[1][0].CLK
clk => registers[1][1].CLK
clk => registers[1][2].CLK
clk => registers[1][3].CLK
clk => registers[1][4].CLK
clk => registers[1][5].CLK
clk => registers[1][6].CLK
clk => registers[1][7].CLK
clk => registers[1][8].CLK
clk => registers[1][9].CLK
clk => registers[1][10].CLK
clk => registers[1][11].CLK
clk => registers[1][12].CLK
clk => registers[1][13].CLK
clk => registers[1][14].CLK
clk => registers[1][15].CLK
clk => registers[0][0].CLK
clk => registers[0][1].CLK
clk => registers[0][2].CLK
clk => registers[0][3].CLK
clk => registers[0][4].CLK
clk => registers[0][5].CLK
clk => registers[0][6].CLK
clk => registers[0][7].CLK
clk => registers[0][8].CLK
clk => registers[0][9].CLK
clk => registers[0][10].CLK
clk => registers[0][11].CLK
clk => registers[0][12].CLK
clk => registers[0][13].CLK
clk => registers[0][14].CLK
clk => registers[0][15].CLK
rst => registers[7][0].ACLR
rst => registers[7][1].ACLR
rst => registers[7][2].ACLR
rst => registers[7][3].ACLR
rst => registers[7][4].ACLR
rst => registers[7][5].ACLR
rst => registers[7][6].ACLR
rst => registers[7][7].ACLR
rst => registers[7][8].ACLR
rst => registers[7][9].ACLR
rst => registers[7][10].ACLR
rst => registers[7][11].ACLR
rst => registers[7][12].ACLR
rst => registers[7][13].ACLR
rst => registers[7][14].ACLR
rst => registers[7][15].ACLR
rst => registers[6][0].ACLR
rst => registers[6][1].ACLR
rst => registers[6][2].ACLR
rst => registers[6][3].ACLR
rst => registers[6][4].ACLR
rst => registers[6][5].ACLR
rst => registers[6][6].ACLR
rst => registers[6][7].ACLR
rst => registers[6][8].ACLR
rst => registers[6][9].ACLR
rst => registers[6][10].ACLR
rst => registers[6][11].ACLR
rst => registers[6][12].ACLR
rst => registers[6][13].ACLR
rst => registers[6][14].ACLR
rst => registers[6][15].ACLR
rst => registers[5][0].ACLR
rst => registers[5][1].ACLR
rst => registers[5][2].ACLR
rst => registers[5][3].ACLR
rst => registers[5][4].ACLR
rst => registers[5][5].ACLR
rst => registers[5][6].ACLR
rst => registers[5][7].ACLR
rst => registers[5][8].ACLR
rst => registers[5][9].ACLR
rst => registers[5][10].ACLR
rst => registers[5][11].ACLR
rst => registers[5][12].ACLR
rst => registers[5][13].ACLR
rst => registers[5][14].ACLR
rst => registers[5][15].ACLR
rst => registers[4][0].ACLR
rst => registers[4][1].ACLR
rst => registers[4][2].ACLR
rst => registers[4][3].ACLR
rst => registers[4][4].ACLR
rst => registers[4][5].ACLR
rst => registers[4][6].ACLR
rst => registers[4][7].ACLR
rst => registers[4][8].ACLR
rst => registers[4][9].ACLR
rst => registers[4][10].ACLR
rst => registers[4][11].ACLR
rst => registers[4][12].ACLR
rst => registers[4][13].ACLR
rst => registers[4][14].ACLR
rst => registers[4][15].ACLR
rst => registers[3][0].ACLR
rst => registers[3][1].ACLR
rst => registers[3][2].ACLR
rst => registers[3][3].ACLR
rst => registers[3][4].ACLR
rst => registers[3][5].ACLR
rst => registers[3][6].ACLR
rst => registers[3][7].ACLR
rst => registers[3][8].ACLR
rst => registers[3][9].ACLR
rst => registers[3][10].ACLR
rst => registers[3][11].ACLR
rst => registers[3][12].ACLR
rst => registers[3][13].ACLR
rst => registers[3][14].ACLR
rst => registers[3][15].ACLR
rst => registers[2][0].ACLR
rst => registers[2][1].ACLR
rst => registers[2][2].ACLR
rst => registers[2][3].ACLR
rst => registers[2][4].ACLR
rst => registers[2][5].ACLR
rst => registers[2][6].ACLR
rst => registers[2][7].ACLR
rst => registers[2][8].ACLR
rst => registers[2][9].ACLR
rst => registers[2][10].ACLR
rst => registers[2][11].ACLR
rst => registers[2][12].ACLR
rst => registers[2][13].ACLR
rst => registers[2][14].ACLR
rst => registers[2][15].ACLR
rst => registers[1][0].ACLR
rst => registers[1][1].ACLR
rst => registers[1][2].ACLR
rst => registers[1][3].ACLR
rst => registers[1][4].ACLR
rst => registers[1][5].ACLR
rst => registers[1][6].ACLR
rst => registers[1][7].ACLR
rst => registers[1][8].ACLR
rst => registers[1][9].ACLR
rst => registers[1][10].ACLR
rst => registers[1][11].ACLR
rst => registers[1][12].ACLR
rst => registers[1][13].ACLR
rst => registers[1][14].ACLR
rst => registers[1][15].ACLR
rst => registers[0][0].ACLR
rst => registers[0][1].ACLR
rst => registers[0][2].ACLR
rst => registers[0][3].ACLR
rst => registers[0][4].ACLR
rst => registers[0][5].ACLR
rst => registers[0][6].ACLR
rst => registers[0][7].ACLR
rst => registers[0][8].ACLR
rst => registers[0][9].ACLR
rst => registers[0][10].ACLR
rst => registers[0][11].ACLR
rst => registers[0][12].ACLR
rst => registers[0][13].ACLR
rst => registers[0][14].ACLR
rst => registers[0][15].ACLR
rg_wrt_enable => always0.IN1
rg_wrt_dest[0] => Decoder0.IN2
rg_wrt_dest[0] => Equal0.IN2
rg_wrt_dest[1] => Decoder0.IN1
rg_wrt_dest[1] => Equal0.IN1
rg_wrt_dest[2] => Decoder0.IN0
rg_wrt_dest[2] => Equal0.IN0
rg_wrt_data[0] => registers.DATAB
rg_wrt_data[0] => registers.DATAB
rg_wrt_data[0] => registers.DATAB
rg_wrt_data[0] => registers.DATAB
rg_wrt_data[0] => registers.DATAB
rg_wrt_data[0] => registers.DATAB
rg_wrt_data[0] => registers.DATAB
rg_wrt_data[0] => registers.DATAB
rg_wrt_data[1] => registers.DATAB
rg_wrt_data[1] => registers.DATAB
rg_wrt_data[1] => registers.DATAB
rg_wrt_data[1] => registers.DATAB
rg_wrt_data[1] => registers.DATAB
rg_wrt_data[1] => registers.DATAB
rg_wrt_data[1] => registers.DATAB
rg_wrt_data[1] => registers.DATAB
rg_wrt_data[2] => registers.DATAB
rg_wrt_data[2] => registers.DATAB
rg_wrt_data[2] => registers.DATAB
rg_wrt_data[2] => registers.DATAB
rg_wrt_data[2] => registers.DATAB
rg_wrt_data[2] => registers.DATAB
rg_wrt_data[2] => registers.DATAB
rg_wrt_data[2] => registers.DATAB
rg_wrt_data[3] => registers.DATAB
rg_wrt_data[3] => registers.DATAB
rg_wrt_data[3] => registers.DATAB
rg_wrt_data[3] => registers.DATAB
rg_wrt_data[3] => registers.DATAB
rg_wrt_data[3] => registers.DATAB
rg_wrt_data[3] => registers.DATAB
rg_wrt_data[3] => registers.DATAB
rg_wrt_data[4] => registers.DATAB
rg_wrt_data[4] => registers.DATAB
rg_wrt_data[4] => registers.DATAB
rg_wrt_data[4] => registers.DATAB
rg_wrt_data[4] => registers.DATAB
rg_wrt_data[4] => registers.DATAB
rg_wrt_data[4] => registers.DATAB
rg_wrt_data[4] => registers.DATAB
rg_wrt_data[5] => registers.DATAB
rg_wrt_data[5] => registers.DATAB
rg_wrt_data[5] => registers.DATAB
rg_wrt_data[5] => registers.DATAB
rg_wrt_data[5] => registers.DATAB
rg_wrt_data[5] => registers.DATAB
rg_wrt_data[5] => registers.DATAB
rg_wrt_data[5] => registers.DATAB
rg_wrt_data[6] => registers.DATAB
rg_wrt_data[6] => registers.DATAB
rg_wrt_data[6] => registers.DATAB
rg_wrt_data[6] => registers.DATAB
rg_wrt_data[6] => registers.DATAB
rg_wrt_data[6] => registers.DATAB
rg_wrt_data[6] => registers.DATAB
rg_wrt_data[6] => registers.DATAB
rg_wrt_data[7] => registers.DATAB
rg_wrt_data[7] => registers.DATAB
rg_wrt_data[7] => registers.DATAB
rg_wrt_data[7] => registers.DATAB
rg_wrt_data[7] => registers.DATAB
rg_wrt_data[7] => registers.DATAB
rg_wrt_data[7] => registers.DATAB
rg_wrt_data[7] => registers.DATAB
rg_wrt_data[8] => registers.DATAB
rg_wrt_data[8] => registers.DATAB
rg_wrt_data[8] => registers.DATAB
rg_wrt_data[8] => registers.DATAB
rg_wrt_data[8] => registers.DATAB
rg_wrt_data[8] => registers.DATAB
rg_wrt_data[8] => registers.DATAB
rg_wrt_data[8] => registers.DATAB
rg_wrt_data[9] => registers.DATAB
rg_wrt_data[9] => registers.DATAB
rg_wrt_data[9] => registers.DATAB
rg_wrt_data[9] => registers.DATAB
rg_wrt_data[9] => registers.DATAB
rg_wrt_data[9] => registers.DATAB
rg_wrt_data[9] => registers.DATAB
rg_wrt_data[9] => registers.DATAB
rg_wrt_data[10] => registers.DATAB
rg_wrt_data[10] => registers.DATAB
rg_wrt_data[10] => registers.DATAB
rg_wrt_data[10] => registers.DATAB
rg_wrt_data[10] => registers.DATAB
rg_wrt_data[10] => registers.DATAB
rg_wrt_data[10] => registers.DATAB
rg_wrt_data[10] => registers.DATAB
rg_wrt_data[11] => registers.DATAB
rg_wrt_data[11] => registers.DATAB
rg_wrt_data[11] => registers.DATAB
rg_wrt_data[11] => registers.DATAB
rg_wrt_data[11] => registers.DATAB
rg_wrt_data[11] => registers.DATAB
rg_wrt_data[11] => registers.DATAB
rg_wrt_data[11] => registers.DATAB
rg_wrt_data[12] => registers.DATAB
rg_wrt_data[12] => registers.DATAB
rg_wrt_data[12] => registers.DATAB
rg_wrt_data[12] => registers.DATAB
rg_wrt_data[12] => registers.DATAB
rg_wrt_data[12] => registers.DATAB
rg_wrt_data[12] => registers.DATAB
rg_wrt_data[12] => registers.DATAB
rg_wrt_data[13] => registers.DATAB
rg_wrt_data[13] => registers.DATAB
rg_wrt_data[13] => registers.DATAB
rg_wrt_data[13] => registers.DATAB
rg_wrt_data[13] => registers.DATAB
rg_wrt_data[13] => registers.DATAB
rg_wrt_data[13] => registers.DATAB
rg_wrt_data[13] => registers.DATAB
rg_wrt_data[14] => registers.DATAB
rg_wrt_data[14] => registers.DATAB
rg_wrt_data[14] => registers.DATAB
rg_wrt_data[14] => registers.DATAB
rg_wrt_data[14] => registers.DATAB
rg_wrt_data[14] => registers.DATAB
rg_wrt_data[14] => registers.DATAB
rg_wrt_data[14] => registers.DATAB
rg_wrt_data[15] => registers.DATAB
rg_wrt_data[15] => registers.DATAB
rg_wrt_data[15] => registers.DATAB
rg_wrt_data[15] => registers.DATAB
rg_wrt_data[15] => registers.DATAB
rg_wrt_data[15] => registers.DATAB
rg_wrt_data[15] => registers.DATAB
rg_wrt_data[15] => registers.DATAB
rg_rd_addr1[0] => Mux0.IN2
rg_rd_addr1[0] => Mux1.IN2
rg_rd_addr1[0] => Mux2.IN2
rg_rd_addr1[0] => Mux3.IN2
rg_rd_addr1[0] => Mux4.IN2
rg_rd_addr1[0] => Mux5.IN2
rg_rd_addr1[0] => Mux6.IN2
rg_rd_addr1[0] => Mux7.IN2
rg_rd_addr1[0] => Mux8.IN2
rg_rd_addr1[0] => Mux9.IN2
rg_rd_addr1[0] => Mux10.IN2
rg_rd_addr1[0] => Mux11.IN2
rg_rd_addr1[0] => Mux12.IN2
rg_rd_addr1[0] => Mux13.IN2
rg_rd_addr1[0] => Mux14.IN2
rg_rd_addr1[0] => Mux15.IN2
rg_rd_addr1[1] => Mux0.IN1
rg_rd_addr1[1] => Mux1.IN1
rg_rd_addr1[1] => Mux2.IN1
rg_rd_addr1[1] => Mux3.IN1
rg_rd_addr1[1] => Mux4.IN1
rg_rd_addr1[1] => Mux5.IN1
rg_rd_addr1[1] => Mux6.IN1
rg_rd_addr1[1] => Mux7.IN1
rg_rd_addr1[1] => Mux8.IN1
rg_rd_addr1[1] => Mux9.IN1
rg_rd_addr1[1] => Mux10.IN1
rg_rd_addr1[1] => Mux11.IN1
rg_rd_addr1[1] => Mux12.IN1
rg_rd_addr1[1] => Mux13.IN1
rg_rd_addr1[1] => Mux14.IN1
rg_rd_addr1[1] => Mux15.IN1
rg_rd_addr1[2] => Mux0.IN0
rg_rd_addr1[2] => Mux1.IN0
rg_rd_addr1[2] => Mux2.IN0
rg_rd_addr1[2] => Mux3.IN0
rg_rd_addr1[2] => Mux4.IN0
rg_rd_addr1[2] => Mux5.IN0
rg_rd_addr1[2] => Mux6.IN0
rg_rd_addr1[2] => Mux7.IN0
rg_rd_addr1[2] => Mux8.IN0
rg_rd_addr1[2] => Mux9.IN0
rg_rd_addr1[2] => Mux10.IN0
rg_rd_addr1[2] => Mux11.IN0
rg_rd_addr1[2] => Mux12.IN0
rg_rd_addr1[2] => Mux13.IN0
rg_rd_addr1[2] => Mux14.IN0
rg_rd_addr1[2] => Mux15.IN0
rg_rd_data1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data1[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_addr2[0] => Mux16.IN2
rg_rd_addr2[0] => Mux17.IN2
rg_rd_addr2[0] => Mux18.IN2
rg_rd_addr2[0] => Mux19.IN2
rg_rd_addr2[0] => Mux20.IN2
rg_rd_addr2[0] => Mux21.IN2
rg_rd_addr2[0] => Mux22.IN2
rg_rd_addr2[0] => Mux23.IN2
rg_rd_addr2[0] => Mux24.IN2
rg_rd_addr2[0] => Mux25.IN2
rg_rd_addr2[0] => Mux26.IN2
rg_rd_addr2[0] => Mux27.IN2
rg_rd_addr2[0] => Mux28.IN2
rg_rd_addr2[0] => Mux29.IN2
rg_rd_addr2[0] => Mux30.IN2
rg_rd_addr2[0] => Mux31.IN2
rg_rd_addr2[1] => Mux16.IN1
rg_rd_addr2[1] => Mux17.IN1
rg_rd_addr2[1] => Mux18.IN1
rg_rd_addr2[1] => Mux19.IN1
rg_rd_addr2[1] => Mux20.IN1
rg_rd_addr2[1] => Mux21.IN1
rg_rd_addr2[1] => Mux22.IN1
rg_rd_addr2[1] => Mux23.IN1
rg_rd_addr2[1] => Mux24.IN1
rg_rd_addr2[1] => Mux25.IN1
rg_rd_addr2[1] => Mux26.IN1
rg_rd_addr2[1] => Mux27.IN1
rg_rd_addr2[1] => Mux28.IN1
rg_rd_addr2[1] => Mux29.IN1
rg_rd_addr2[1] => Mux30.IN1
rg_rd_addr2[1] => Mux31.IN1
rg_rd_addr2[2] => Mux16.IN0
rg_rd_addr2[2] => Mux17.IN0
rg_rd_addr2[2] => Mux18.IN0
rg_rd_addr2[2] => Mux19.IN0
rg_rd_addr2[2] => Mux20.IN0
rg_rd_addr2[2] => Mux21.IN0
rg_rd_addr2[2] => Mux22.IN0
rg_rd_addr2[2] => Mux23.IN0
rg_rd_addr2[2] => Mux24.IN0
rg_rd_addr2[2] => Mux25.IN0
rg_rd_addr2[2] => Mux26.IN0
rg_rd_addr2[2] => Mux27.IN0
rg_rd_addr2[2] => Mux28.IN0
rg_rd_addr2[2] => Mux29.IN0
rg_rd_addr2[2] => Mux30.IN0
rg_rd_addr2[2] => Mux31.IN0
rg_rd_data2[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
rg_rd_data2[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|hazard_detection_unit:hazard
decoding_op_src1[0] => Equal0.IN2
decoding_op_src1[0] => Equal1.IN2
decoding_op_src1[0] => Equal6.IN2
decoding_op_src1[0] => Equal2.IN2
decoding_op_src1[1] => Equal0.IN1
decoding_op_src1[1] => Equal1.IN1
decoding_op_src1[1] => Equal6.IN1
decoding_op_src1[1] => Equal2.IN1
decoding_op_src1[2] => Equal0.IN0
decoding_op_src1[2] => Equal1.IN0
decoding_op_src1[2] => Equal6.IN0
decoding_op_src1[2] => Equal2.IN0
decoding_op_src2[0] => Equal3.IN2
decoding_op_src2[0] => Equal4.IN2
decoding_op_src2[0] => Equal7.IN2
decoding_op_src2[0] => Equal5.IN2
decoding_op_src2[1] => Equal3.IN1
decoding_op_src2[1] => Equal4.IN1
decoding_op_src2[1] => Equal7.IN1
decoding_op_src2[1] => Equal5.IN1
decoding_op_src2[2] => Equal3.IN0
decoding_op_src2[2] => Equal4.IN0
decoding_op_src2[2] => Equal7.IN0
decoding_op_src2[2] => Equal5.IN0
ex_op_dest[0] => Equal0.IN5
ex_op_dest[0] => Equal3.IN5
ex_op_dest[1] => Equal0.IN4
ex_op_dest[1] => Equal3.IN4
ex_op_dest[2] => Equal0.IN3
ex_op_dest[2] => Equal3.IN3
mem_op_dest[0] => Equal1.IN5
mem_op_dest[0] => Equal4.IN5
mem_op_dest[1] => Equal1.IN4
mem_op_dest[1] => Equal4.IN4
mem_op_dest[2] => Equal1.IN3
mem_op_dest[2] => Equal4.IN3
wb_op_dest[0] => Equal6.IN5
wb_op_dest[0] => Equal7.IN5
wb_op_dest[1] => Equal6.IN4
wb_op_dest[1] => Equal7.IN4
wb_op_dest[2] => Equal6.IN3
wb_op_dest[2] => Equal7.IN3
pipeline_stall_n <= pipeline_stall_n.DB_MAX_OUTPUT_PORT_TYPE
forward_valid1 <= forward_valid1.DB_MAX_OUTPUT_PORT_TYPE
forward_valid2 <= forward_valid2.DB_MAX_OUTPUT_PORT_TYPE
ex_fw_data[0] => fw_data1.DATAB
ex_fw_data[0] => fw_data2.DATAB
ex_fw_data[1] => fw_data1.DATAB
ex_fw_data[1] => fw_data2.DATAB
ex_fw_data[2] => fw_data1.DATAB
ex_fw_data[2] => fw_data2.DATAB
ex_fw_data[3] => fw_data1.DATAB
ex_fw_data[3] => fw_data2.DATAB
ex_fw_data[4] => fw_data1.DATAB
ex_fw_data[4] => fw_data2.DATAB
ex_fw_data[5] => fw_data1.DATAB
ex_fw_data[5] => fw_data2.DATAB
ex_fw_data[6] => fw_data1.DATAB
ex_fw_data[6] => fw_data2.DATAB
ex_fw_data[7] => fw_data1.DATAB
ex_fw_data[7] => fw_data2.DATAB
ex_fw_data[8] => fw_data1.DATAB
ex_fw_data[8] => fw_data2.DATAB
ex_fw_data[9] => fw_data1.DATAB
ex_fw_data[9] => fw_data2.DATAB
ex_fw_data[10] => fw_data1.DATAB
ex_fw_data[10] => fw_data2.DATAB
ex_fw_data[11] => fw_data1.DATAB
ex_fw_data[11] => fw_data2.DATAB
ex_fw_data[12] => fw_data1.DATAB
ex_fw_data[12] => fw_data2.DATAB
ex_fw_data[13] => fw_data1.DATAB
ex_fw_data[13] => fw_data2.DATAB
ex_fw_data[14] => fw_data1.DATAB
ex_fw_data[14] => fw_data2.DATAB
ex_fw_data[15] => fw_data1.DATAB
ex_fw_data[15] => fw_data2.DATAB
mem_fw_data[0] => fw_data1.DATAB
mem_fw_data[0] => fw_data2.DATAB
mem_fw_data[1] => fw_data1.DATAB
mem_fw_data[1] => fw_data2.DATAB
mem_fw_data[2] => fw_data1.DATAB
mem_fw_data[2] => fw_data2.DATAB
mem_fw_data[3] => fw_data1.DATAB
mem_fw_data[3] => fw_data2.DATAB
mem_fw_data[4] => fw_data1.DATAB
mem_fw_data[4] => fw_data2.DATAB
mem_fw_data[5] => fw_data1.DATAB
mem_fw_data[5] => fw_data2.DATAB
mem_fw_data[6] => fw_data1.DATAB
mem_fw_data[6] => fw_data2.DATAB
mem_fw_data[7] => fw_data1.DATAB
mem_fw_data[7] => fw_data2.DATAB
mem_fw_data[8] => fw_data1.DATAB
mem_fw_data[8] => fw_data2.DATAB
mem_fw_data[9] => fw_data1.DATAB
mem_fw_data[9] => fw_data2.DATAB
mem_fw_data[10] => fw_data1.DATAB
mem_fw_data[10] => fw_data2.DATAB
mem_fw_data[11] => fw_data1.DATAB
mem_fw_data[11] => fw_data2.DATAB
mem_fw_data[12] => fw_data1.DATAB
mem_fw_data[12] => fw_data2.DATAB
mem_fw_data[13] => fw_data1.DATAB
mem_fw_data[13] => fw_data2.DATAB
mem_fw_data[14] => fw_data1.DATAB
mem_fw_data[14] => fw_data2.DATAB
mem_fw_data[15] => fw_data1.DATAB
mem_fw_data[15] => fw_data2.DATAB
wb_fw_data[0] => fw_data1.DATAB
wb_fw_data[0] => fw_data2.DATAB
wb_fw_data[1] => fw_data1.DATAB
wb_fw_data[1] => fw_data2.DATAB
wb_fw_data[2] => fw_data1.DATAB
wb_fw_data[2] => fw_data2.DATAB
wb_fw_data[3] => fw_data1.DATAB
wb_fw_data[3] => fw_data2.DATAB
wb_fw_data[4] => fw_data1.DATAB
wb_fw_data[4] => fw_data2.DATAB
wb_fw_data[5] => fw_data1.DATAB
wb_fw_data[5] => fw_data2.DATAB
wb_fw_data[6] => fw_data1.DATAB
wb_fw_data[6] => fw_data2.DATAB
wb_fw_data[7] => fw_data1.DATAB
wb_fw_data[7] => fw_data2.DATAB
wb_fw_data[8] => fw_data1.DATAB
wb_fw_data[8] => fw_data2.DATAB
wb_fw_data[9] => fw_data1.DATAB
wb_fw_data[9] => fw_data2.DATAB
wb_fw_data[10] => fw_data1.DATAB
wb_fw_data[10] => fw_data2.DATAB
wb_fw_data[11] => fw_data1.DATAB
wb_fw_data[11] => fw_data2.DATAB
wb_fw_data[12] => fw_data1.DATAB
wb_fw_data[12] => fw_data2.DATAB
wb_fw_data[13] => fw_data1.DATAB
wb_fw_data[13] => fw_data2.DATAB
wb_fw_data[14] => fw_data1.DATAB
wb_fw_data[14] => fw_data2.DATAB
wb_fw_data[15] => fw_data1.DATAB
wb_fw_data[15] => fw_data2.DATAB
ex_load => pipeline_stall_n.IN1
ex_load => pipeline_stall_n.IN1
ex_load => forward_valid1.IN1
ex_load => forward_valid2.IN1
mem_load => pipeline_stall_n.IN1
mem_load => pipeline_stall_n.IN1
mem_load => forward_valid1.IN1
mem_load => forward_valid2.IN1
fw_data1[0] <= fw_data1.DB_MAX_OUTPUT_PORT_TYPE
fw_data1[1] <= fw_data1.DB_MAX_OUTPUT_PORT_TYPE
fw_data1[2] <= fw_data1.DB_MAX_OUTPUT_PORT_TYPE
fw_data1[3] <= fw_data1.DB_MAX_OUTPUT_PORT_TYPE
fw_data1[4] <= fw_data1.DB_MAX_OUTPUT_PORT_TYPE
fw_data1[5] <= fw_data1.DB_MAX_OUTPUT_PORT_TYPE
fw_data1[6] <= fw_data1.DB_MAX_OUTPUT_PORT_TYPE
fw_data1[7] <= fw_data1.DB_MAX_OUTPUT_PORT_TYPE
fw_data1[8] <= fw_data1.DB_MAX_OUTPUT_PORT_TYPE
fw_data1[9] <= fw_data1.DB_MAX_OUTPUT_PORT_TYPE
fw_data1[10] <= fw_data1.DB_MAX_OUTPUT_PORT_TYPE
fw_data1[11] <= fw_data1.DB_MAX_OUTPUT_PORT_TYPE
fw_data1[12] <= fw_data1.DB_MAX_OUTPUT_PORT_TYPE
fw_data1[13] <= fw_data1.DB_MAX_OUTPUT_PORT_TYPE
fw_data1[14] <= fw_data1.DB_MAX_OUTPUT_PORT_TYPE
fw_data1[15] <= fw_data1.DB_MAX_OUTPUT_PORT_TYPE
fw_data2[0] <= fw_data2.DB_MAX_OUTPUT_PORT_TYPE
fw_data2[1] <= fw_data2.DB_MAX_OUTPUT_PORT_TYPE
fw_data2[2] <= fw_data2.DB_MAX_OUTPUT_PORT_TYPE
fw_data2[3] <= fw_data2.DB_MAX_OUTPUT_PORT_TYPE
fw_data2[4] <= fw_data2.DB_MAX_OUTPUT_PORT_TYPE
fw_data2[5] <= fw_data2.DB_MAX_OUTPUT_PORT_TYPE
fw_data2[6] <= fw_data2.DB_MAX_OUTPUT_PORT_TYPE
fw_data2[7] <= fw_data2.DB_MAX_OUTPUT_PORT_TYPE
fw_data2[8] <= fw_data2.DB_MAX_OUTPUT_PORT_TYPE
fw_data2[9] <= fw_data2.DB_MAX_OUTPUT_PORT_TYPE
fw_data2[10] <= fw_data2.DB_MAX_OUTPUT_PORT_TYPE
fw_data2[11] <= fw_data2.DB_MAX_OUTPUT_PORT_TYPE
fw_data2[12] <= fw_data2.DB_MAX_OUTPUT_PORT_TYPE
fw_data2[13] <= fw_data2.DB_MAX_OUTPUT_PORT_TYPE
fw_data2[14] <= fw_data2.DB_MAX_OUTPUT_PORT_TYPE
fw_data2[15] <= fw_data2.DB_MAX_OUTPUT_PORT_TYPE


