<profile>

<section name = "Vivado HLS Report for 'YCrCb_GUASSIAN_Loop_s'" level="0">
<item name = "Date">Tue Mar 24 00:13:37 2020
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">YCrCbGuass</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 9.18, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">345604, 345604, 345604, 345604, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height2_loop_weight2">345602, 345602, 4, 1, 1, 345600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 210</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 0, 230, 607</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 93</column>
<column name="Register">0, -, 354, 64</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="ImgProcess_Top_dcwdI_U129">ImgProcess_Top_dcwdI, 0, 0, 130, 469</column>
<column name="ImgProcess_Top_fpkbM_U128">ImgProcess_Top_fpkbM, 0, 0, 100, 138</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_flatten_next_fu_126_p2">+, 0, 0, 26, 19, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter3">and, 0, 0, 8, 1, 1</column>
<column name="tmp_32_fu_184_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_34_fu_190_p2">and, 0, 0, 8, 1, 1</column>
<column name="exitcond_flatten_fu_120_p2">icmp, 0, 0, 18, 19, 19</column>
<column name="notlhs1_fu_141_p2">icmp, 0, 0, 13, 11, 2</column>
<column name="notlhs_fu_164_p2">icmp, 0, 0, 13, 11, 2</column>
<column name="notrhs2_fu_114_p2">icmp, 0, 0, 29, 52, 1</column>
<column name="notrhs_fu_170_p2">icmp, 0, 0, 29, 52, 1</column>
<column name="ap_block_pp0_stage0_00001">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="tmp_30_fu_176_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_31_fu_180_p2">or, 0, 0, 8, 1, 1</column>
<column name="origin_data_stream_0_V_din">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 8, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_87">9, 2, 19, 38</column>
<column name="nor_copy2_data_stream_0_V_blk_n">9, 2, 1, 2</column>
<column name="origin_data_stream_0_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="tmp3_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_219">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_87">19, 0, 19, 0</column>
<column name="notlhs1_reg_228">1, 0, 1, 0</column>
<column name="notlhs_reg_239">1, 0, 1, 0</column>
<column name="notrhs2_reg_214">1, 0, 1, 0</column>
<column name="notrhs_reg_244">1, 0, 1, 0</column>
<column name="scalar_tmp3_to_int_reg_209">64, 0, 64, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp3_read_reg_204">64, 0, 64, 0</column>
<column name="tmp_33_reg_249">1, 0, 1, 0</column>
<column name="tmp_76_i_reg_233">64, 0, 64, 0</column>
<column name="exitcond_flatten_reg_219">64, 32, 1, 0</column>
<column name="notlhs1_reg_228">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, YCrCb_GUASSIAN_Loop_, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, YCrCb_GUASSIAN_Loop_, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, YCrCb_GUASSIAN_Loop_, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, YCrCb_GUASSIAN_Loop_, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, YCrCb_GUASSIAN_Loop_, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, YCrCb_GUASSIAN_Loop_, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, YCrCb_GUASSIAN_Loop_, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, YCrCb_GUASSIAN_Loop_, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, YCrCb_GUASSIAN_Loop_, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, YCrCb_GUASSIAN_Loop_, return value</column>
<column name="nor_copy2_data_stream_0_V_dout">in, 32, ap_fifo, nor_copy2_data_stream_0_V, pointer</column>
<column name="nor_copy2_data_stream_0_V_empty_n">in, 1, ap_fifo, nor_copy2_data_stream_0_V, pointer</column>
<column name="nor_copy2_data_stream_0_V_read">out, 1, ap_fifo, nor_copy2_data_stream_0_V, pointer</column>
<column name="tmp3_dout">in, 64, ap_fifo, tmp3, pointer</column>
<column name="tmp3_empty_n">in, 1, ap_fifo, tmp3, pointer</column>
<column name="tmp3_read">out, 1, ap_fifo, tmp3, pointer</column>
<column name="origin_data_stream_0_V_din">out, 8, ap_fifo, origin_data_stream_0_V, pointer</column>
<column name="origin_data_stream_0_V_full_n">in, 1, ap_fifo, origin_data_stream_0_V, pointer</column>
<column name="origin_data_stream_0_V_write">out, 1, ap_fifo, origin_data_stream_0_V, pointer</column>
</table>
</item>
</section>
</profile>
