{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 14:13:12 2019 " "Info: Processing started: Mon Dec 02 14:13:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_project -c processor_project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor_project -c processor_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Syncronise/sync_wr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Syncronise/sync_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_wr " "Info: Found entity 1: sync_wr" {  } { { "../Syncronise/sync_wr.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Syncronise/sync_wr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Control_Block/control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Control_Block/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "../Control_Block/control.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Control_Block/control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Block_RON/reg_8_bit/reg_8_bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Block_RON/reg_8_bit/reg_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8_bit " "Info: Found entity 1: reg_8_bit" {  } { { "../Block_RON/reg_8_bit/reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Block_RON/mux_bus/mux_bus.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Block_RON/mux_bus/mux_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bus " "Info: Found entity 1: mux_bus" {  } { { "../Block_RON/mux_bus/mux_bus.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Block_RON/mux_bus/mux_bus.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Block_RON/d_mux/d_mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Block_RON/d_mux/d_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_mux " "Info: Found entity 1: d_mux" {  } { { "../Block_RON/d_mux/d_mux.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Block_RON/d_mux/d_mux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Block_RON/block_ron/block_ron.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Block_RON/block_ron/block_ron.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block_ron " "Info: Found entity 1: block_ron" {  } { { "../Block_RON/block_ron/block_ron.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Block_RON/block_ron/block_ron.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Block_Flags/reg_flags.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Block_Flags/reg_flags.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_flags " "Info: Found entity 1: reg_flags" {  } { { "../Block_Flags/reg_flags.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Block_Flags/reg_flags.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ALU_Block/alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ALU_Block/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_project.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processor_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor_project " "Info: Found entity 1: processor_project" {  } { { "processor_project.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Processor/processor_project.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_rom0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "lpm_rom0.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Processor/lpm_rom0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_ram_dq0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Info: Found entity 1: lpm_ram_dq0" {  } { { "lpm_ram_dq0.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Processor/lpm_ram_dq0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_project " "Info: Elaborating entity \"processor_project\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_wr sync_wr:inst6 " "Info: Elaborating entity \"sync_wr\" for hierarchy \"sync_wr:inst6\"" {  } { { "processor_project.bdf" "inst6" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Processor/processor_project.bdf" { { 344 648 760 440 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 lpm_rom0:inst " "Info: Elaborating entity \"lpm_rom0\" for hierarchy \"lpm_rom0:inst\"" {  } { { "processor_project.bdf" "inst" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Processor/processor_project.bdf" { { 56 664 824 120 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom lpm_rom0:inst\|lpm_rom:lpm_rom_component " "Info: Elaborating entity \"lpm_rom\" for hierarchy \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom0.v" "lpm_rom_component" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Processor/lpm_rom0.v" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom0:inst\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom0.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Processor/lpm_rom0.v" 54 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom0:inst\|lpm_rom:lpm_rom_component " "Info: Instantiated megafunction \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10K " "Info: Parameter \"intended_device_family\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control UNREGISTERED " "Info: Parameter \"lpm_address_control\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file ROM_ini.mif " "Info: Parameter \"lpm_file\" = \"ROM_ini.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ROM " "Info: Parameter \"lpm_type\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_rom0.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Processor/lpm_rom0.v" 54 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom lpm_rom0:inst\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\", which is child of megafunction instantiation \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "lpm_rom0.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Processor/lpm_rom0.v" 54 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst3 " "Info: Elaborating entity \"control\" for hierarchy \"control:inst3\"" {  } { { "processor_project.bdf" "inst3" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Processor/processor_project.bdf" { { 56 480 608 184 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 control.v(13) " "Warning (10230): Verilog HDL assignment warning at control.v(13): truncated value with size 32 to match size of target (8)" {  } { { "../Control_Block/control.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Control_Block/control.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_flags reg_flags:inst5 " "Info: Elaborating entity \"reg_flags\" for hierarchy \"reg_flags:inst5\"" {  } { { "processor_project.bdf" "inst5" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Processor/processor_project.bdf" { { 232 688 784 328 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst8 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst8\"" {  } { { "processor_project.bdf" "inst8" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Processor/processor_project.bdf" { { 192 480 608 320 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(18) " "Warning (10270): Verilog HDL Case Statement warning at alu.v(18): incomplete case statement has no default case item" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(28) " "Warning (10270): Verilog HDL Case Statement warning at alu.v(28): incomplete case statement has no default case item" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 alu.v(41) " "Warning (10230): Verilog HDL assignment warning at alu.v(41): truncated value with size 9 to match size of target (8)" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(38) " "Warning (10270): Verilog HDL Case Statement warning at alu.v(38): incomplete case statement has no default case item" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 38 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cl alu.v(17) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(17): inferring latch(es) for variable \"cl\", which holds its previous value in one or more paths through the always construct" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q alu.v(17) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(17): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] alu.v(27) " "Info (10041): Inferred latch for \"q\[0\]\" at alu.v(27)" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] alu.v(27) " "Info (10041): Inferred latch for \"q\[1\]\" at alu.v(27)" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] alu.v(27) " "Info (10041): Inferred latch for \"q\[2\]\" at alu.v(27)" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] alu.v(27) " "Info (10041): Inferred latch for \"q\[3\]\" at alu.v(27)" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] alu.v(27) " "Info (10041): Inferred latch for \"q\[4\]\" at alu.v(27)" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] alu.v(27) " "Info (10041): Inferred latch for \"q\[5\]\" at alu.v(27)" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] alu.v(27) " "Info (10041): Inferred latch for \"q\[6\]\" at alu.v(27)" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] alu.v(27) " "Info (10041): Inferred latch for \"q\[7\]\" at alu.v(27)" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cl alu.v(27) " "Info (10041): Inferred latch for \"cl\" at alu.v(27)" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq0 lpm_ram_dq0:inst1 " "Info: Elaborating entity \"lpm_ram_dq0\" for hierarchy \"lpm_ram_dq0:inst1\"" {  } { { "processor_project.bdf" "inst1" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Processor/processor_project.bdf" { { 336 240 400 456 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborating entity \"lpm_ram_dq\" for hierarchy \"lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq0.v" "lpm_ram_dq_component" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Processor/lpm_ram_dq0.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq0.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Processor/lpm_ram_dq0.v" 61 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component " "Info: Instantiated megafunction \"lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10K " "Info: Parameter \"intended_device_family\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file RAM_ini.mif " "Info: Parameter \"lpm_file\" = \"RAM_ini.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Info: Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_RAM_DQ " "Info: Parameter \"lpm_type\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_ram_dq0.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Processor/lpm_ram_dq0.v" 61 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\", which is child of megafunction instantiation \"lpm_ram_dq0:inst1\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "lpm_ram_dq0.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Processor/lpm_ram_dq0.v" 61 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_ron block_ron:inst2 " "Info: Elaborating entity \"block_ron\" for hierarchy \"block_ron:inst2\"" {  } { { "processor_project.bdf" "inst2" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Processor/processor_project.bdf" { { 192 240 368 320 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bus block_ron:inst2\|mux_bus:inst9 " "Info: Elaborating entity \"mux_bus\" for hierarchy \"block_ron:inst2\|mux_bus:inst9\"" {  } { { "../Block_RON/block_ron/block_ron.bdf" "inst9" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Block_RON/block_ron/block_ron.bdf" { { 544 269 389 736 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8_bit block_ron:inst2\|reg_8_bit:inst " "Info: Elaborating entity \"reg_8_bit\" for hierarchy \"block_ron:inst2\|reg_8_bit:inst\"" {  } { { "../Block_RON/block_ron/block_ron.bdf" "inst" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Block_RON/block_ron/block_ron.bdf" { { 48 269 389 144 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_mux block_ron:inst2\|d_mux:inst8 " "Info: Elaborating entity \"d_mux\" for hierarchy \"block_ron:inst2\|d_mux:inst8\"" {  } { { "../Block_RON/block_ron/block_ron.bdf" "inst8" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Block_RON/block_ron/block_ron.bdf" { { 264 -3 93 456 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "control:inst3\|ak\[0\]~8 8 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: \"control:inst3\|ak\[0\]~8\"" {  } { { "../Control_Block/control.v" "ak\[0\]~8" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/Control_Block/control.v" 11 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst8\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst8\|Add0\"" {  } { { "../ALU_Block/alu.v" "Add0" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 21 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst8\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst8\|Add1\"" {  } { { "../ALU_Block/alu.v" "Add1" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 21 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst8\|Add2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst8\|Add2\"" {  } { { "../ALU_Block/alu.v" "Add2" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 31 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst8\|Add3 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst8\|Add3\"" {  } { { "../ALU_Block/alu.v" "Add3" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 31 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "control:inst3\|lpm_counter:ak_rtl_0 " "Info: Elaborated megafunction instantiation \"control:inst3\|lpm_counter:ak_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:inst3\|lpm_counter:ak_rtl_0 " "Info: Instantiated megafunction \"control:inst3\|lpm_counter:ak_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter control:inst3\|lpm_counter:ak_rtl_0 " "Info: Elaborated megafunction instantiation \"control:inst3\|lpm_counter:ak_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"control:inst3\|lpm_counter:ak_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst8\|lpm_add_sub:Add0\"" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 21 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst8\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"alu:inst8\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 21 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst8\|lpm_add_sub:Add0\|addcore:adder alu:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst8\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"alu:inst8\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 21 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst8\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node alu:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst8\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"alu:inst8\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 21 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst8\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node alu:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst8\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"alu:inst8\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 21 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst8\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs alu:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst8\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"alu:inst8\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 21 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst8\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs alu:inst8\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst8\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"alu:inst8\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 21 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst8\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst8\|lpm_add_sub:Add1\"" {  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 21 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst8\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"alu:inst8\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 21 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[11\] k\[11\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[11\]\" to the node \"k\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[15\] k\[15\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[15\]\" to the node \"k\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[13\] k\[13\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[13\]\" to the node \"k\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[14\] k\[14\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[14\]\" to the node \"k\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[0\] k\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"k\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[12\] k\[12\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[12\]\" to the node \"k\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[10\] k\[10\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[10\]\" to the node \"k\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[9\] k\[9\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[9\]\" to the node \"k\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[8\] k\[8\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[8\]\" to the node \"k\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[7\] k\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[7\]\" to the node \"k\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[6\] k\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[6\]\" to the node \"k\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[5\] k\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"k\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[4\] k\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"k\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[3\] k\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"k\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[2\] k\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"k\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[1\] k\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"k\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[15\] alu:inst8\|cl " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[15\]\" to the node \"alu:inst8\|cl\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[13\] sync_wr:inst6\|w_r " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[13\]\" to the node \"sync_wr:inst6\|w_r\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[14\] sync_wr:inst6\|w_r " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[14\]\" to the node \"sync_wr:inst6\|w_r\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[0\] alu:inst8\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"alu:inst8\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[12\] alu:inst8\|Equal0 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[12\]\" to the node \"alu:inst8\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[10\] control:inst3\|jmp " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[10\]\" to the node \"control:inst3\|jmp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[9\] control:inst3\|jmp " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[9\]\" to the node \"control:inst3\|jmp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[8\] control:inst3\|jmp " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[8\]\" to the node \"control:inst3\|jmp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[7\] alu:inst8\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[7\]\" to the node \"alu:inst8\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[6\] alu:inst8\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[6\]\" to the node \"alu:inst8\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[5\] alu:inst8\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"alu:inst8\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[4\] alu:inst8\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"alu:inst8\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[3\] alu:inst8\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"alu:inst8\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[2\] alu:inst8\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"alu:inst8\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[1\] alu:inst8\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"alu:inst8\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst8\|q\[7\] " "Warning: Latch alu:inst8\|q\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst8\|q\[6\] " "Warning: Latch alu:inst8\|q\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst8\|q\[5\] " "Warning: Latch alu:inst8\|q\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst8\|q\[4\] " "Warning: Latch alu:inst8\|q\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst8\|q\[3\] " "Warning: Latch alu:inst8\|q\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst8\|q\[2\] " "Warning: Latch alu:inst8\|q\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst8\|q\[1\] " "Warning: Latch alu:inst8\|q\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst8\|q\[0\] " "Warning: Latch alu:inst8\|q\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst8\|cl " "Warning: Latch alu:inst8\|cl has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../ALU_Block/alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсова/Project_Vitya/ALU_Block/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "479 " "Info: Implemented 479 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Info: Implemented 60 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "394 " "Info: Implemented 394 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Info: Implemented 24 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 14:13:14 2019 " "Info: Processing ended: Mon Dec 02 14:13:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
