// Seed: 1167143605
module module_0 (
    output id_0,
    output id_1,
    input  id_2,
    input  id_3,
    input  id_4,
    input  id_5,
    input  id_6,
    output id_7,
    output id_8,
    output id_9
);
  logic id_10;
  assign id_0 = 1;
  defparam id_11.id_12.id_13 = 1;
  assign id_8 = id_3;
  logic id_14;
  logic id_15;
  logic id_16;
endmodule
`timescale 1ps / 1ps
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout id_11;
  inout id_10;
  output id_9;
  output id_8;
  input id_7;
  input id_6;
  input id_5;
  inout id_4;
  input id_3;
  inout id_2;
  input id_1;
  logic id_12;
endmodule
