INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/travi/Documents/projects/riscV_microprocessor/riscv_microprocessor.srcs/sources_1/new/RISCV_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/travi/Documents/projects/riscV_microprocessor/riscv_microprocessor.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/travi/Documents/projects/riscV_microprocessor/riscv_microprocessor.srcs/sim_1/imports/s101153258/RISCV_instruction_decoder_testbench.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RISCV_Inst_Dec_tb'
