$comment
	File created using the following command:
		vcd file Mux2_1Demo.msim.vcd -direction
$end
$date
	Sun Mar 19 16:25:12 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module mux4_1demo_vhd_vec_tst $end
$var wire 1 ! KEY [1] $end
$var wire 1 " KEY [0] $end
$var wire 1 # LEDR [0] $end
$var wire 1 $ SW [3] $end
$var wire 1 % SW [2] $end
$var wire 1 & SW [1] $end
$var wire 1 ' SW [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var wire 1 + devoe $end
$var wire 1 , devclrn $end
$var wire 1 - devpor $end
$var wire 1 . ww_devoe $end
$var wire 1 / ww_devclrn $end
$var wire 1 0 ww_devpor $end
$var wire 1 1 ww_LEDR [0] $end
$var wire 1 2 ww_SW [3] $end
$var wire 1 3 ww_SW [2] $end
$var wire 1 4 ww_SW [1] $end
$var wire 1 5 ww_SW [0] $end
$var wire 1 6 ww_KEY [1] $end
$var wire 1 7 ww_KEY [0] $end
$var wire 1 8 \LEDR[0]~output_o\ $end
$var wire 1 9 \SW[3]~input_o\ $end
$var wire 1 : \KEY[0]~input_o\ $end
$var wire 1 ; \SW[0]~input_o\ $end
$var wire 1 < \SW[2]~input_o\ $end
$var wire 1 = \KEY[1]~input_o\ $end
$var wire 1 > \inst|dataOut~0_combout\ $end
$var wire 1 ? \SW[1]~input_o\ $end
$var wire 1 @ \inst|dataOut~1_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
1)
x*
1+
1,
1-
1.
1/
10
18
09
0:
0;
1<
1=
1>
1?
1@
1!
0"
0$
1%
1&
0'
02
13
14
05
16
07
1#
11
$end
#30000
1$
0%
03
12
19
0<
0>
0@
08
01
0#
#40000
0!
1"
17
06
0=
1:
1@
18
11
1#
#60000
0$
1%
0&
04
13
02
09
1<
0?
0@
08
01
0#
#80000
0"
07
0:
#90000
1$
1&
14
12
19
1?
#120000
0&
1"
04
17
1:
0?
#150000
1&
0$
14
02
09
1?
1@
18
11
1#
#160000
0"
07
0:
0@
08
01
0#
#180000
0%
03
0<
#210000
1%
0&
04
13
1<
0?
#240000
0%
1&
1"
1$
1!
1'
15
14
03
12
17
16
1=
1:
19
0<
1?
1;
1@
1>
18
11
1#
#270000
0&
0$
04
02
09
0?
0@
08
01
0#
#280000
0!
06
0=
0>
#320000
1!
0"
07
16
1=
0:
#330000
1$
1%
0'
05
13
12
19
1<
0;
1>
1@
18
11
1#
#360000
0%
1'
0!
1"
1&
15
14
03
17
06
0=
1:
0<
1?
1;
0>
#390000
1%
0'
0&
0$
05
04
13
02
09
1<
0?
0;
0@
08
01
0#
#400000
1!
16
1=
1>
#420000
0%
1'
15
03
0<
1;
#440000
0!
0"
07
06
0=
0:
1@
18
11
1#
#450000
1%
13
1<
#480000
0%
1"
0'
1$
05
03
12
17
1:
19
0<
0;
0>
0@
08
01
0#
#510000
1'
15
1;
#520000
0"
1!
07
16
1=
0:
#540000
1%
1&
14
13
1<
1?
1>
1@
18
11
1#
#560000
1"
17
1:
#570000
0%
0&
0$
04
03
02
09
0<
0?
0@
08
01
0#
#600000
1%
1$
0"
0'
05
13
12
07
0:
19
1<
0;
1@
18
11
1#
#630000
1&
14
1?
#640000
1"
17
1:
#660000
0%
1'
15
03
0<
1;
#680000
0!
06
0=
0>
#690000
1%
0&
0$
04
13
02
09
1<
0?
0@
08
01
0#
#720000
0%
1&
1$
0'
05
14
03
12
19
0<
1?
0;
1@
18
11
1#
#750000
0&
1'
15
04
0?
1;
0@
08
01
0#
#760000
1!
0"
07
16
1=
0:
#780000
1%
13
1<
1>
1@
18
11
1#
#800000
1"
17
1:
#810000
1&
0$
14
02
09
1?
0@
08
01
0#
#840000
1$
0"
0!
0'
05
12
07
06
0=
0:
19
0;
1@
0>
0@
18
11
08
1#
01
0#
#870000
1'
15
1;
1>
1@
18
11
1#
#880000
1"
1!
17
16
1=
1:
#900000
0$
0&
0%
04
03
02
09
0<
0?
0@
08
01
0#
#920000
0"
0!
07
06
0=
0:
1@
18
11
1#
#930000
1%
13
1<
#960000
1!
1$
16
12
19
1=
#990000
0'
05
0;
#1000000
