// Seed: 4125276117
module module_0 (
    input wor id_0,
    output wire id_1,
    output uwire id_2,
    input supply0 id_3,
    input wire id_4
);
  assign id_2 = id_4;
  module_2 modCall_1 ();
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input supply1 id_2,
    output tri1 id_3,
    output tri id_4,
    output wand id_5,
    input supply1 id_6
);
  logic id_8[1 'b0 : 1];
  ;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0,
      id_6
  );
endmodule
module module_2;
  tri0 id_1;
  assign id_1 = id_1;
  logic id_2;
  ;
  class id_3;
    const union packed {logic id_4 = 1 + -1;} [-1 : -1] id_5;
  endclass
  logic id_6;
  supply1 id_7, id_8;
  assign id_2 = id_8;
  logic [7:0] id_9;
  assign id_1 = -1;
  int id_10;
  assign id_6 = id_6;
  wire [1 : -1] id_11;
  assign module_0.id_2 = 0;
  assign id_8 = id_7 <-> id_9;
  wire id_12;
endmodule
