Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 30 Nov 2018 08:47:56 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga008.jf.intel.com (orsmga008.jf.intel.com [10.7.209.65])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id B12BC5802E4
	for <like.xu@linux.intel.com>; Thu, 29 Nov 2018 08:35:21 -0800 (PST)
Received: from fmsmga105.fm.intel.com ([10.1.193.10])
  by orsmga008-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 29 Nov 2018 08:35:21 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AEh/zXxyM6lyimRLXCy+O+j09IxM/srCxBDY+r6Qd?=
 =?us-ascii?q?2ugXIJqq85mqBkHD//Il1AaPAd2Lraocw8Pt8InYEVQa5piAtH1QOLdtbDQizf?=
 =?us-ascii?q?ssogo7HcSeAlf6JvO5JwYzHcBFSUM3tyrjaRsdF8nxfUDdrWOv5jAOBBr/KRB1?=
 =?us-ascii?q?JuPoEYLOksi7ze+/94HQbglSmDaxfa55IQmrownWqsQYm5ZpJLwryhvOrHtIeu?=
 =?us-ascii?q?BWyn1tKFmOgRvy5dq+8YB6/ShItP0v68BPUaPhf6QlVrNYFygpM3o05MLwqxbO?=
 =?us-ascii?q?SxaE62YGXWUXlhpIBBXF7A3/U5zsvCb2qvZx1S+HNsDwULs6Wymt771zRR/mhi?=
 =?us-ascii?q?gJNyA3/2PZhMJzg61UvB2vqQFnw4PWYo+YO+dyc63BcdwEXmpMRdpRVzVbD4+g?=
 =?us-ascii?q?c4cCFegMMOBFpIf9vVsOqh6+CBGwCePr1DBJiWL90LAk3OQnFwHBxhIvFM8JvX?=
 =?us-ascii?q?vOqNX6KqgTXfquw6bWyzXDae1Z1inm5YjMcxAhp+uDXah3ccbLzkkvDQzFg0yW?=
 =?us-ascii?q?pIf4PD2VzvwAv3aH4+djT+6jlnMrpgJrrjSxyMohipPFip8Xx1zc9ih13Zw5Kc?=
 =?us-ascii?q?CmREN4e9KoDZhduiGAO4Z4Tc4vRXxjtjwgxb0co5G7eTAHyJQ5yB7bbPyKa4yI?=
 =?us-ascii?q?4hP4VOaNOjd0nn1leLSihxqo9kig0OL8WtG10FZMsCVFjsHBum4R2xHQ8MSLV+?=
 =?us-ascii?q?Zx80S71TqR2Q3e6vtILV02mKbDLp4u2L8wlp4dsUTZGS/2nV37jLaIeUUh5+ik?=
 =?us-ascii?q?8vnobav4ppCCM494kxrxMqMzmsy5Hes3LBMOU2+f+eS9173s41f1QbpXjvAulq?=
 =?us-ascii?q?nZsZbaJdkUp6KjAg9V1Joj5Ai7Dzu8zNsYmnwHIUlDeBKAiYjpNFfOIO3iAfe4?=
 =?us-ascii?q?mVSsny9nx+raMb35HpXNMn/Dna/lfbZ86E5T1hA/zN9C559PDrEBIfTzWlL+td?=
 =?us-ascii?q?DCDx85NRC0zPjjCNlnyoweXmePUeekNrjPuwqI+v43OLvLI4sUoyrmbf4i4fHo?=
 =?us-ascii?q?kDk+g1BaeKCo2Z4ebje/BuhnJEOCJmPhh8pEHWoUsw5tcerxlVfXVDdSY2q1Db?=
 =?us-ascii?q?sx4yx+BI+4AIOGXI20nbGawA+9GZtZYH0ADUqDRmz1fYeJUOtZdSSJP8V6mSYF?=
 =?us-ascii?q?X7Xyd4h0zByrqUr2xqRqKsLS/SsXs4+l08J6tMPJkhRn3Dh5H4y33meLzmw8ym?=
 =?us-ascii?q?oMSi9w1q15p0Fw4lOC16FihLpfD9MFtKABaRszKZOJl78yMNv1QA+UJto=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0CDAACcFABchxHrdtBkHQEBBQEHBQGBU?=
 =?us-ascii?q?wYBCwEBgS+CYoN5iHeLKYINkkyEeIFzEgEBGBSEQIM0IjYHDQEDAQEBAQEBAgE?=
 =?us-ascii?q?TAQEBCgsJCBsOIwxCARABgWIFAgMYCYJcAQICAQECIAQZAQEECikBAgIBAQIGA?=
 =?us-ascii?q?QEKGgIFHQQCAgMBCwEkAQUBARsZBYMcgXoIAQMBmm88ih1wfDOCdgEBBYJDg16?=
 =?us-ascii?q?BBQgSEGmJb4EcghaDAW01hDpHgwSCV4ktlngHApEyGIlYh0Qsl3sGAgkHDyGBL?=
 =?us-ascii?q?A2BeTNKgy+CGwwXEohMhT9ygQeHB4Q8gXcBAQ?=
X-IPAS-Result: =?us-ascii?q?A0CDAACcFABchxHrdtBkHQEBBQEHBQGBUwYBCwEBgS+CYoN?=
 =?us-ascii?q?5iHeLKYINkkyEeIFzEgEBGBSEQIM0IjYHDQEDAQEBAQEBAgETAQEBCgsJCBsOI?=
 =?us-ascii?q?wxCARABgWIFAgMYCYJcAQICAQECIAQZAQEECikBAgIBAQIGAQEKGgIFHQQCAgM?=
 =?us-ascii?q?BCwEkAQUBARsZBYMcgXoIAQMBmm88ih1wfDOCdgEBBYJDg16BBQgSEGmJb4Ecg?=
 =?us-ascii?q?haDAW01hDpHgwSCV4ktlngHApEyGIlYh0Qsl3sGAgkHDyGBLA2BeTNKgy+CGww?=
 =?us-ascii?q?XEohMhT9ygQeHB4Q8gXcBAQ?=
X-IronPort-AV: E=Sophos;i="5.56,295,1539673200"; 
   d="scan'208";a="140115634"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 29 Nov 2018 08:35:19 -0800
Received: from localhost ([::1]:55155 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gSPHb-0005wY-4T
	for like.xu@linux.intel.com; Thu, 29 Nov 2018 11:35:19 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:36328)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <alex.bennee@linaro.org>) id 1gSPHJ-0005vt-N7
	for qemu-devel@nongnu.org; Thu, 29 Nov 2018 11:35:07 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <alex.bennee@linaro.org>) id 1gSPHE-0004v1-O5
	for qemu-devel@nongnu.org; Thu, 29 Nov 2018 11:35:01 -0500
Received: from mail-wr1-x441.google.com ([2a00:1450:4864:20::441]:46230)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <alex.bennee@linaro.org>)
	id 1gSPHE-0004rh-Gm
	for qemu-devel@nongnu.org; Thu, 29 Nov 2018 11:34:56 -0500
Received: by mail-wr1-x441.google.com with SMTP id l9so2532049wrt.13
	for <qemu-devel@nongnu.org>; Thu, 29 Nov 2018 08:34:56 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=references:user-agent:from:to:cc:subject:in-reply-to:date
	:message-id:mime-version:content-transfer-encoding;
	bh=I5m9VhRarGxpUBj05nh2/8coEnCDbHJ13mIAbo80ajo=;
	b=BXbvMvrn3KXXIkG/3xC0YRh3LWVRMVtVbzuBHYnmW5O1BkNSlVx4HU6tVJNDDyqo6v
	vekGZXL5+mGRge7oDr+jZIcAzoegrYIHXaLDoe6GOcIBtELlUrpVY0nSBwIK+IO+w8UC
	IwWZ9R1ZOne6YktqTh4kMUxx8/JC755k+scfA=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:references:user-agent:from:to:cc:subject
	:in-reply-to:date:message-id:mime-version:content-transfer-encoding;
	bh=I5m9VhRarGxpUBj05nh2/8coEnCDbHJ13mIAbo80ajo=;
	b=IV0Hukssn728FvsH+G+kxw3Wt5e5ViWetwkSa+GOVL2H9PSfAGlo2mDxsLtUrqoYWa
	mn0YCw70CKPQjuSPa98g5vMVnbnR7GsbFhmflgwDsWgqo2KEa4VatVRngwxdkiEunJ7M
	2ZEwJ7uvR44oY+D3M2CXj77bobCoPgt6Wx5bZh3HgJ2rTDe/pOVBq69B5va62AaiooBh
	9SVFVlErlqbIu022BPdyN++xv3yZVU+utjYa1W7FHtgigVcvYyZ/LlsVdr0agb6PuzSq
	dJ2n8Vu48bZvzlrHDQbvYjcEC+7bMWSQAWQLNlqbq5sUbHHQz6LLbG2n23mwnjKep+f0
	30Vg==
X-Gm-Message-State: AA+aEWYawZbFisYK8HtnQkRAkOJmIGf8F3aenUpTFTYmlnfs5e5cAjEW
	IwnZI1wjXoftA16/o+LPi4+Zhvug8r4=
X-Google-Smtp-Source: AFSGD/Xxb1IFC2IVbfySXFzwhhbNaRd6vBPIzsSRfnOIq+iz1TwvDHhZP9cGKCKwzcDUJgPBT0/JhA==
X-Received: by 2002:adf:8001:: with SMTP id 1mr1942572wrk.23.1543509294469;
	Thu, 29 Nov 2018 08:34:54 -0800 (PST)
Received: from zen.linaro.local ([81.128.185.34])
	by smtp.gmail.com with ESMTPSA id
	s81sm3371765wmf.14.2018.11.29.08.34.44
	(version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);
	Thu, 29 Nov 2018 08:34:47 -0800 (PST)
Received: from zen (localhost [127.0.0.1])
	by zen.linaro.local (Postfix) with ESMTPS id C824C3E0116;
	Thu, 29 Nov 2018 16:34:40 +0000 (GMT)
References: <20181123144558.5048-1-richard.henderson@linaro.org>
	<20181123144558.5048-7-richard.henderson@linaro.org>
User-agent: mu4e 1.1.0; emacs 26.1.90
From: Alex =?utf-8?Q?Benn=C3=A9e?= <alex.bennee@linaro.org>
To: qemu-devel@nongnu.org
In-reply-to: <20181123144558.5048-7-richard.henderson@linaro.org>
Date: Thu, 29 Nov 2018 16:34:40 +0000
Message-ID: <87woov3krj.fsf@linaro.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: quoted-printable
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2a00:1450:4864:20::441
Subject: Re: [Qemu-devel] [PATCH for-4.0 v2 06/37] tcg/i386: Return a base
 register from tcg_out_tlb_load
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Alistair.Francis@wdc.com
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>


Richard Henderson <richard.henderson@linaro.org> writes:

> We will shortly be asking the hot path not to assume TCG_REG_L1
> for the host base address.
>
> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>

Reviewed-by: Alex Benn=C3=A9e <alex.bennee@linaro.org>

> ---
>  tcg/i386/tcg-target.inc.c | 56 ++++++++++++++++++++-------------------
>  1 file changed, 29 insertions(+), 27 deletions(-)
>
> diff --git a/tcg/i386/tcg-target.inc.c b/tcg/i386/tcg-target.inc.c
> index 8aef66e430..3234a8d8bf 100644
> --- a/tcg/i386/tcg-target.inc.c
> +++ b/tcg/i386/tcg-target.inc.c
> @@ -1614,9 +1614,9 @@ static void * const qemu_st_helpers[16] =3D {
>
>     First argument register is clobbered.  */
>
> -static inline void tcg_out_tlb_load(TCGContext *s, TCGReg addrlo, TCGReg=
 addrhi,
> -                                    int mem_index, TCGMemOp opc,
> -                                    tcg_insn_unit **label_ptr, int which)
> +static TCGReg tcg_out_tlb_load(TCGContext *s, TCGReg addrlo, TCGReg addr=
hi,
> +                               int mem_index, TCGMemOp opc,
> +                               tcg_insn_unit **label_ptr, int which)
>  {
>      const TCGReg r0 =3D TCG_REG_L0;
>      const TCGReg r1 =3D TCG_REG_L1;
> @@ -1696,6 +1696,8 @@ static inline void tcg_out_tlb_load(TCGContext *s, =
TCGReg addrlo, TCGReg addrhi,
>      /* add addend(r0), r1 */
>      tcg_out_modrm_offset(s, OPC_ADD_GvEv + hrexw, r1, r0,
>                           offsetof(CPUTLBEntry, addend) - which);
> +
> +    return r1;
>  }
>
>  /*
> @@ -2001,10 +2003,6 @@ static void tcg_out_qemu_ld(TCGContext *s, const T=
CGArg *args, bool is64)
>      TCGReg addrhi __attribute__((unused));
>      TCGMemOpIdx oi;
>      TCGMemOp opc;
> -#if defined(CONFIG_SOFTMMU)
> -    int mem_index;
> -    tcg_insn_unit *label_ptr[2];
> -#endif
>
>      datalo =3D *args++;
>      datahi =3D (TCG_TARGET_REG_BITS =3D=3D 32 && is64 ? *args++ : 0);
> @@ -2014,17 +2012,21 @@ static void tcg_out_qemu_ld(TCGContext *s, const =
TCGArg *args, bool is64)
>      opc =3D get_memop(oi);
>
>  #if defined(CONFIG_SOFTMMU)
> -    mem_index =3D get_mmuidx(oi);
> +    {
> +        int mem_index =3D get_mmuidx(oi);
> +        tcg_insn_unit *label_ptr[2];
> +        TCGReg base;
>
> -    tcg_out_tlb_load(s, addrlo, addrhi, mem_index, opc,
> -                     label_ptr, offsetof(CPUTLBEntry, addr_read));
> +        base =3D tcg_out_tlb_load(s, addrlo, addrhi, mem_index, opc,
> +                                label_ptr, offsetof(CPUTLBEntry, addr_re=
ad));
>
> -    /* TLB Hit.  */
> -    tcg_out_qemu_ld_direct(s, datalo, datahi, TCG_REG_L1, -1, 0, 0, opc);
> +        /* TLB Hit.  */
> +        tcg_out_qemu_ld_direct(s, datalo, datahi, base, -1, 0, 0, opc);
>
> -    /* Record the current context of a load into ldst label */
> -    add_qemu_ldst_label(s, true, oi, datalo, datahi, addrlo, addrhi,
> -                        s->code_ptr, label_ptr);
> +        /* Record the current context of a load into ldst label */
> +        add_qemu_ldst_label(s, true, oi, datalo, datahi, addrlo, addrhi,
> +                            s->code_ptr, label_ptr);
> +    }
>  #else
>      {
>          int32_t offset =3D guest_base;
> @@ -2141,10 +2143,6 @@ static void tcg_out_qemu_st(TCGContext *s, const T=
CGArg *args, bool is64)
>      TCGReg addrhi __attribute__((unused));
>      TCGMemOpIdx oi;
>      TCGMemOp opc;
> -#if defined(CONFIG_SOFTMMU)
> -    int mem_index;
> -    tcg_insn_unit *label_ptr[2];
> -#endif
>
>      datalo =3D *args++;
>      datahi =3D (TCG_TARGET_REG_BITS =3D=3D 32 && is64 ? *args++ : 0);
> @@ -2154,17 +2152,21 @@ static void tcg_out_qemu_st(TCGContext *s, const =
TCGArg *args, bool is64)
>      opc =3D get_memop(oi);
>
>  #if defined(CONFIG_SOFTMMU)
> -    mem_index =3D get_mmuidx(oi);
> +    {
> +        int mem_index =3D get_mmuidx(oi);
> +        tcg_insn_unit *label_ptr[2];
> +        TCGReg base;
>
> -    tcg_out_tlb_load(s, addrlo, addrhi, mem_index, opc,
> -                     label_ptr, offsetof(CPUTLBEntry, addr_write));
> +        base =3D tcg_out_tlb_load(s, addrlo, addrhi, mem_index, opc,
> +                                label_ptr, offsetof(CPUTLBEntry, addr_wr=
ite));
>
> -    /* TLB Hit.  */
> -    tcg_out_qemu_st_direct(s, datalo, datahi, TCG_REG_L1, 0, 0, opc);
> +        /* TLB Hit.  */
> +        tcg_out_qemu_st_direct(s, datalo, datahi, base, 0, 0, opc);
>
> -    /* Record the current context of a store into ldst label */
> -    add_qemu_ldst_label(s, false, oi, datalo, datahi, addrlo, addrhi,
> -                        s->code_ptr, label_ptr);
> +        /* Record the current context of a store into ldst label */
> +        add_qemu_ldst_label(s, false, oi, datalo, datahi, addrlo, addrhi,
> +                            s->code_ptr, label_ptr);
> +    }
>  #else
>      {
>          int32_t offset =3D guest_base;


--
Alex Benn=C3=A9e

