# Synospys Constraint Checker(syntax only), version maplat, Build 006R, built Dec 13 2013
# Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

# Written on Thu Mar 06 12:10:58 2014


##### DESIGN INFO #######################################################

Top View:                "sdram_controller"
Constraint File(s):      "G:\VEERAJ\RD\WORKING\RD1174\constraints\sdram_controller_syn.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
**************

Start                                         Requested     Requested     Clock                                     Clock              
Clock                                         Frequency     Period        Type                                      Group              
---------------------------------------------------------------------------------------------------------------------------------------
i_cpu_clk                                     100.0 MHz     10.000        declared                                  default_clkgroup_0 
lfsr_count64|o_lfsr_64_done_derived_clock     1.0 MHz       1000.000      derived (from sdram_controller|i_clk)     Inferred_clkgroup_0
sdram_controller|i_clk                        1.0 MHz       1000.000      inferred                                  Inferred_clkgroup_0
=======================================================================================================================================
