/*
 *   Copyright (c) 2023, VATICS INC. All rights reserved.
 *
 *   SPDX-License-Identifier: BSD-3-Clause
 *
 */

#ifndef __VPL_MBC_H
#define __VPL_MBC_H

#include "../maps.h"

#define MBC_GENERAL_CTRL			0x04
#define MBC_STATUS				0x08
#define MBC_STATUS_CLEAR			0x0C
#define MBC_STATUS_MASK				0x10

#define MBC_TZC_DEV0_ILLEGAL_MASTER_INFO	0x40
#define MBC_TZC_DEV0_SLAVE_CTRL			0x48	//ROM

#define MBC_TZC_DEV1_ILLEGAL_MASTER_INFO	0x80
#define MBC_TZC_DEV1_SLAVE_CTRL			0x88	//BRC SRAM

#define MBC_TZC_DEV2_ILLEGAL_MASTER_INFO	0xC0
#define MBC_TZC_DEV2_ILLEGAL_SLAVE_INFO		0xC4
#define MBC_TZC_DEV2_SLAVE_0_CTRL		0xC8	//VQ7U SRAM
#define MBC_TZC_DEV2_SLAVE_1_CTRL		0xCC	//VQ7U DECMPR MMR

#define MBC_TZC_DEV3_ILLEGAL_MASTER_INFO	0x100
#define MBC_TZC_DEV3_SLAVE_CTRL			0x108	//KDPU SRAM

#define MBC_TZC_DEV4_ILLEGAL_MASTER_INFO	0x140
#define MBC_TZC_DEV4_SLAVE_CTRL			0x148	//SCRTU EIP130 MMR

#define MBC_TZC_DEV5_ILLEGAL_MASTER_INFO	0x180
#define MBC_TZC_DEV5_ILLEGAL_SLAVE_INFO		0x184
#define MBC_TZC_DEV5_SLAVE_0_CTRL		0x188	//EQOSC MMR
#define MBC_TZC_DEV5_SLAVE_1_CTRL		0x18C	//USB30C MMR
#define MBC_TZC_DEV5_SLAVE_2_CTRL		0x190	//USB20C MMR

#define MBC_TZC_DEV6_ILLEGAL_MASTER_INFO	0x1C0
#define MBC_TZC_DEV6_ILLEGAL_SLAVE_INFO		0x1C4
#define MBC_TZC_DEV6_SLAVE_0_CTRL		0x1C8	//PDMAC MMR
#define MBC_TZC_DEV6_SLAVE_1_CTRL		0x1CC	//I2SSC MMR
#define MBC_TZC_DEV6_SLAVE_2_CTRL		0x1D0	//SSIC0 MMR
#define MBC_TZC_DEV6_SLAVE_3_CTRL		0x1D4	//SSIC1 MMR
#define MBC_TZC_DEV6_SLAVE_4_CTRL		0x1D8	//SSIC2 MMR
#define MBC_TZC_DEV6_SLAVE_5_CTRL		0x1DC	//SSIC3 MMR
#define MBC_TZC_DEV6_SLAVE_6_CTRL		0x1E0	//UART0 MMR
#define MBC_TZC_DEV6_SLAVE_7_CTRL		0x1E4	//UART1 MMR
#define MBC_TZC_DEV6_SLAVE_8_CTRL		0x1E8	//UART2 MMR
#define MBC_TZC_DEV6_SLAVE_9_CTRL		0x1EC	//UART3 MMR
#define MBC_TZC_DEV6_SLAVE_10_CTRL		0x1F0	//UART4 MMR

#define MBC_TZC_DEV7_ILLEGAL_MASTER_INFO	0x200
#define MBC_TZC_DEV7_ILLEGAL_SLAVE_INFO		0x204
#define MBC_TZC_DEV7_SLAVE_0_CTRL		0x208	//INTC MMR
#define MBC_TZC_DEV7_SLAVE_1_CTRL		0x20C	//MSHC0 MMR
#define MBC_TZC_DEV7_SLAVE_2_CTRL		0x210	//MSHC1 MMR

#define MBC_TZC_DEV8_ILLEGAL_MASTER_INFO	0x240
#define MBC_TZC_DEV8_ILLEGAL_SLAVE_INFO		0x244
#define MBC_TZC_DEV8_SLAVE_0_CTRL		0x248	//DMAC0 MMR
#define MBC_TZC_DEV8_SLAVE_1_CTRL		0x24C	//DMAC1 MMR
#define MBC_TZC_DEV8_SLAVE_2_CTRL		0x250	//JDBE MMR
#define MBC_TZC_DEV8_SLAVE_3_CTRL		0x254	//JEBE MMR

#define MBC_TZC_DEV9_ILLEGAL_MASTER_INFO	0x280
#define MBC_TZC_DEV9_SLAVE_CTRL			0x288	//DDRNSDMC MMR

#define MBC_TZC_DEV10_ILLEGAL_MASTER_INFO	0x2C0
#define MBC_TZC_DEV10_ILLEGAL_SLAVE_INFO	0x2C4
#define MBC_TZC_DEV10_SLAVE_0_CTRL		0x2C8	//IFPE MMR
#define MBC_TZC_DEV10_SLAVE_1_CTRL		0x2CC	//ISPE MMR

#define MBC_TZC_DEV11_ILLEGAL_MASTER_INFO	0x300
#define MBC_TZC_DEV11_ILLEGAL_SLAVE_INFO	0x304
#define MBC_TZC_DEV11_SLAVE_0_CTRL		0x308	//VIC MMR
#define MBC_TZC_DEV11_SLAVE_1_CTRL		0x30C	//VOC0 MMR
#define MBC_TZC_DEV11_SLAVE_2_CTRL		0x310	//VOC1 MMR

#define MBC_TZC_DEV12_ILLEGAL_MASTER_INFO	0x340
#define MBC_TZC_DEV12_ILLEGAL_SLAVE_INFO	0x344
#define MBC_TZC_DEV12_SLAVE_0_CTRL		0x348	//DDRNSDMC uMCTL MMR
#define MBC_TZC_DEV12_SLAVE_1_CTRL		0x34C	//KDPU MMR
#define MBC_TZC_DEV12_SLAVE_2_CTRL		0x350	//SCRTU PSIOT MMR
#define MBC_TZC_DEV12_SLAVE_3_CTRL		0x354	//CDCE DECMPR MMR
#define MBC_TZC_DEV12_SLAVE_4_CTRL		0x358	//CDCE WAVE521 MMR
#define MBC_TZC_DEV12_SLAVE_5_CTRL		0x35C	//IEU 0 DECMPR MMR
#define MBC_TZC_DEV12_SLAVE_6_CTRL		0x360	//IEU 0 MMR
#define MBC_TZC_DEV12_SLAVE_7_CTRL		0x364	//IEU 1 DECMPR MMR
#define MBC_TZC_DEV12_SLAVE_8_CTRL		0x368	//IEU 1 MMR
#define MBC_TZC_DEV12_SLAVE_9_CTRL		0x36C	//DDRNSDMC APM MMR
#define MBC_TZC_DEV12_SLAVE_10_CTRL		0x370	//USB20C MMR
#define MBC_TZC_DEV12_SLAVE_11_CTRL		0x374	//USB30C MMR
#define MBC_TZC_DEV12_SLAVE_12_CTRL		0x378	//MBC MMR

#define MBC_TZC_DEV13_ILLEGAL_MASTER_INFO	0x380
#define MBC_TZC_DEV13_SLAVE_CTRL		0x388	//DDRNSDMC PUB MMR

#define MBC_TZC_DEV14_ILLEGAL_MASTER_INFO	0x3C0
#define MBC_TZC_DEV14_ILLEGAL_SLAVE_INFO	0x3C4
#define MBC_TZC_DEV14_SLAVE_0_CTRL		0x3C8	//MIPIRC 0 2L CTL MMR
#define MBC_TZC_DEV14_SLAVE_1_CTRL		0x3CC	//MIPIRC 0 4L CTL MMR
#define MBC_TZC_DEV14_SLAVE_2_CTRL		0x3D0	//MIPIRC 0 MMR
#define MBC_TZC_DEV14_SLAVE_3_CTRL		0x3D4	//MIPIRC 1 2L CTL MMR
#define MBC_TZC_DEV14_SLAVE_4_CTRL		0x3D8	//MIPIRC 1 4L CTL MMR
#define MBC_TZC_DEV14_SLAVE_5_CTRL		0x3DC	//MIPIRC 1 MMR
#define MBC_TZC_DEV14_SLAVE_6_CTRL		0x3E0	//MIPITC CSI-2 MMR
#define MBC_TZC_DEV14_SLAVE_7_CTRL		0x3E4	//MIPITC DSI MMR
#define MBC_TZC_DEV14_SLAVE_8_CTRL		0x3E8	//MIPITC MMR

#define MBC_TZC_DEV15_ILLEGAL_MASTER_INFO	0x400
#define MBC_TZC_DEV15_ILLEGAL_SLAVE_INFO	0x404
#define MBC_TZC_DEV15_SLAVE_0_CTRL		0x408	//ACDCC MMR
#define MBC_TZC_DEV15_SLAVE_1_CTRL		0x40C	//AGPOC MMR
#define MBC_TZC_DEV15_SLAVE_2_CTRL		0x410	//GPIOC 0 MMR
#define MBC_TZC_DEV15_SLAVE_3_CTRL		0x414	//GPIOC 1 MMR
#define MBC_TZC_DEV15_SLAVE_4_CTRL		0x418	//GPIOC 2 MMR
#define MBC_TZC_DEV15_SLAVE_5_CTRL		0x41C	//I2CC 0 MMR
#define MBC_TZC_DEV15_SLAVE_6_CTRL		0x420	//I2CC 1 MMR
#define MBC_TZC_DEV15_SLAVE_7_CTRL		0x424	//I2CC 2 MMR
#define MBC_TZC_DEV15_SLAVE_8_CTRL		0x428	//IRDAC MMR
#define MBC_TZC_DEV15_SLAVE_9_CTRL		0x42C	//PMU MMR
#define MBC_TZC_DEV15_SLAVE_10_CTRL		0x430	//TMRC MMR
#define MBC_TZC_DEV15_SLAVE_11_CTRL		0x434	//WDTC MMR
#define MBC_TZC_DEV15_SLAVE_12_CTRL		0x438	//PLLC MMR
#define MBC_TZC_DEV15_SLAVE_13_CTRL		0x43C	//SYSC APB PORT 0 MMR (NS SYSC)
#define MBC_TZC_DEV15_SLAVE_14_CTRL		0x440	//SYSC APB PORT 1 MMR (Secure SYSC)

/* ---------------------------*/
/* TZC slave control register */
/* ---------------------------*/
#define TZC_CONTROL_DEFAULT	0xBFFFBFFF
/* Bit 31-31: Secure write enable control */
#define CONTROL_S_W		(1UL << 31)	// 1: Enable (default)
/* Bit 29-16: Bit-wise per master write transaction secure level control */
#define PDMAC_S_W		(1UL << 29)	// 1: Nonsecure reject (default)
#define JDBE_S_W		(1UL << 28)
#define JEBE_S_W		(1UL << 27)
#define DMAC1_S_W		(1UL << 26)
#define	DMAC0_S_W		(1UL << 25)
#define	MSHC1_S_W		(1UL << 24)
#define	MSHC0_S_W		(1UL << 23)
#define	EQOSC_S_W		(1UL << 22)
#define MSHC_S_W_WORKAROUND	(EQOSC_S_W | MSHC0_S_W | MSHC1_S_W)
#define	USB20C_S_W		(1UL << 21)
#define	USB30C_S_W		(1UL << 20)
#define USB_S_W_WORKAROUND	(USB20C_S_W | USB30C_S_W)
#define	PSIOT_S_W		(1UL << 19)
#define	EIP130_S_W		(1UL << 18)
#define SCRTU_S_W_WORKAROUND	(EIP130_S_W | PSIOT_S_W)
#define	VQ7U_S_W		(1UL << 17)
#define	CA55U_S_W		(1UL << 16)
/* Bit 15-15: Secure read enable control */
#define CONTROL_S_R		(1UL << 15)	// 1: Enable (default)
/* Bit 13-0: Bit-wise per master read transaction secure level control */
#define PDMAC_S_R		(1UL << 13)	// 1: Nonsecure reject (default)
#define JDBE_S_R		(1UL << 12)
#define JEBE_S_R		(1UL << 11)
#define DMAC1_S_R		(1UL << 10)
#define	DMAC0_S_R		(1UL << 9)
#define	MSHC1_S_R		(1UL << 8)
#define	MSHC0_S_R		(1UL << 7)
#define	EQOSC_S_R		(1UL << 6)
#define MSHC_S_R_WORKAROUND	(EQOSC_S_R | MSHC0_S_R | MSHC1_S_R)
#define	USB20C_S_R		(1UL << 5)
#define	USB30C_S_R		(1UL << 4)
#define USB_S_R_WORKAROUND	(USB20C_S_R | USB30C_S_R)
#define	PSIOT_S_R		(1UL << 3)
#define	EIP130_S_R		(1UL << 2)
#define SCRTU_S_R_WORKAROUND	(EIP130_S_R | PSIOT_S_R)
#define	VQ7U_S_R		(1UL << 1)
#define	CA55U_S_R		(1UL << 0)

#endif /* __VPL_MBC_H */
