

================================================================
== Vitis HLS Report for 'process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8'
================================================================
* Date:           Fri May 16 00:07:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.802 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_7_VITIS_LOOP_54_8  |        ?|        ?|        42|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    550|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|    2457|   1827|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|    1515|    448|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|    3972|   2897|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       3|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+----+------+------+-----+
    |mul_32ns_34ns_65_3_1_U42  |mul_32ns_34ns_65_3_1  |        0|   4|   174|    53|    0|
    |sparsemux_7_2_8_1_1_U44   |sparsemux_7_2_8_1_1   |        0|   0|     0|     9|    0|
    |sparsemux_7_2_8_1_1_U45   |sparsemux_7_2_8_1_1   |        0|   0|     0|     9|    0|
    |sparsemux_7_2_8_1_1_U46   |sparsemux_7_2_8_1_1   |        0|   0|     0|     9|    0|
    |sparsemux_7_2_8_1_1_U47   |sparsemux_7_2_8_1_1   |        0|   0|     0|     9|    0|
    |urem_32ns_3ns_2_36_1_U43  |urem_32ns_3ns_2_36_1  |        0|   0|  2283|  1738|    0|
    +--------------------------+----------------------+---------+----+------+------+-----+
    |Total                     |                      |        0|   4|  2457|  1827|    0|
    +--------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln53_1_fu_350_p2     |         +|   0|  0|  68|          61|           1|
    |add_ln53_fu_399_p2       |         +|   0|  0|  39|          32|           2|
    |add_ln54_fu_386_p2       |         +|   0|  0|  39|          32|           2|
    |add_ln57_fu_509_p2       |         +|   0|  0|  17|          14|          14|
    |add_ln59_fu_524_p2       |         +|   0|  0|  17|          14|          14|
    |add_ln67_fu_440_p2       |         +|   0|  0|  17|          14|          14|
    |add_ln77_1_fu_664_p2     |         +|   0|  0|  14|           9|           9|
    |add_ln77_2_fu_674_p2     |         +|   0|  0|  13|          10|          10|
    |add_ln77_fu_654_p2       |         +|   0|  0|  14|           9|           9|
    |icmp_ln53_fu_345_p2      |      icmp|   0|  0|  68|          61|          61|
    |icmp_ln54_fu_363_p2      |      icmp|   0|  0|  40|          33|          33|
    |icmp_ln64_fu_610_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln65_fu_694_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln66_fu_704_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln71_fu_624_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln72_fu_709_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln73_fu_719_p2      |      icmp|   0|  0|  15|           8|           8|
    |maxv_1_fu_616_p3         |    select|   0|  0|   8|           1|           8|
    |maxv_3_fu_698_p3         |    select|   0|  0|   8|           1|           8|
    |maxv_4_fu_724_p3         |    select|   0|  0|   8|           1|           8|
    |minv_2_fu_630_p3         |    select|   0|  0|   8|           1|           8|
    |minv_3_fu_713_p3         |    select|   0|  0|   8|           1|           8|
    |minv_5_fu_730_p3         |    select|   0|  0|   8|           1|           8|
    |select_ln53_1_fu_405_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln53_fu_368_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 550|         346|         331|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten24_load  |   9|          2|   61|        122|
    |ap_sig_allocacmp_x                      |   9|          2|   32|         64|
    |indvar_flatten24_fu_108                 |   9|          2|   61|        122|
    |x_2_fu_100                              |   9|          2|   32|         64|
    |y_fu_104                                |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|  221|        442|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln53_1_reg_771                 |  61|   0|   61|          0|
    |add_ln54_reg_788                   |  32|   0|   32|          0|
    |add_ln67_reg_804                   |  14|   0|   14|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |icmp_ln53_reg_767                  |   1|   0|    1|          0|
    |icmp_ln54_reg_776                  |   1|   0|    1|          0|
    |icmp_ln66_reg_998                  |   1|   0|    1|          0|
    |icmp_ln73_reg_1008                 |   1|   0|    1|          0|
    |image_1_load_1_reg_934             |   8|   0|    8|          0|
    |image_1_load_reg_904               |   8|   0|    8|          0|
    |image_2_load_1_reg_924             |   8|   0|    8|          0|
    |image_2_load_reg_894               |   8|   0|    8|          0|
    |image_3_load_1_reg_939             |   8|   0|    8|          0|
    |image_3_load_reg_909               |   8|   0|    8|          0|
    |image_4_load_1_reg_929             |   8|   0|    8|          0|
    |image_4_load_reg_899               |   8|   0|    8|          0|
    |image_5_load_1_reg_944             |   8|   0|    8|          0|
    |image_5_load_reg_914               |   8|   0|    8|          0|
    |image_load_1_reg_919               |   8|   0|    8|          0|
    |image_load_reg_889                 |   8|   0|    8|          0|
    |indvar_flatten24_fu_108            |  61|   0|   61|          0|
    |lshr_ln2_reg_781                   |  14|   0|   14|          0|
    |maxv_1_reg_970                     |   8|   0|    8|          0|
    |maxv_3_reg_993                     |   8|   0|    8|          0|
    |minv_2_reg_976                     |   8|   0|    8|          0|
    |minv_3_reg_1003                    |   8|   0|    8|          0|
    |select_ln53_1_reg_793              |  32|   0|   32|          0|
    |sext_ln37_cast_reg_762             |  33|   0|   33|          0|
    |tmp_15_cast_reg_819                |   7|   0|    7|          0|
    |tmp_19_cast_reg_824                |   7|   0|    7|          0|
    |tmp_1_reg_799                      |  30|   0|   30|          0|
    |trunc_ln6_reg_982                  |   8|   0|    8|          0|
    |urem_ln53_reg_949                  |   2|   0|    2|          0|
    |v3_reg_954                         |   8|   0|    8|          0|
    |v4_reg_962                         |   8|   0|    8|          0|
    |v4_reg_962_pp0_iter41_reg          |   8|   0|    8|          0|
    |x_2_fu_100                         |  32|   0|   32|          0|
    |y_fu_104                           |  32|   0|   32|          0|
    |zext_ln67_reg_987                  |  14|   0|   64|         50|
    |add_ln67_reg_804                   |  64|  32|   14|          0|
    |image_1_load_1_reg_934             |  64|  32|    8|          0|
    |image_1_load_reg_904               |  64|  32|    8|          0|
    |image_2_load_1_reg_924             |  64|  32|    8|          0|
    |image_2_load_reg_894               |  64|  32|    8|          0|
    |image_3_load_1_reg_939             |  64|  32|    8|          0|
    |image_3_load_reg_909               |  64|  32|    8|          0|
    |image_4_load_1_reg_929             |  64|  32|    8|          0|
    |image_4_load_reg_899               |  64|  32|    8|          0|
    |image_5_load_1_reg_944             |  64|  32|    8|          0|
    |image_5_load_reg_914               |  64|  32|    8|          0|
    |image_load_1_reg_919               |  64|  32|    8|          0|
    |image_load_reg_889                 |  64|  32|    8|          0|
    |lshr_ln2_reg_781                   |  64|  32|   14|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1515| 448|  793|         50|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+---------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8|  return value|
|grp_fu_873_p_din0    |  out|   31|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8|  return value|
|grp_fu_873_p_din1    |  out|   33|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8|  return value|
|grp_fu_873_p_dout0   |   in|   63|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8|  return value|
|grp_fu_873_p_ce      |  out|    1|  ap_ctrl_hs|  process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8|  return value|
|sext_ln37            |   in|   32|     ap_none|                                                sext_ln37|        scalar|
|mul_ln37             |   in|   61|     ap_none|                                                 mul_ln37|        scalar|
|image_r_address0     |  out|   14|   ap_memory|                                                  image_r|         array|
|image_r_ce0          |  out|    1|   ap_memory|                                                  image_r|         array|
|image_r_q0           |   in|    8|   ap_memory|                                                  image_r|         array|
|image_r_address1     |  out|   14|   ap_memory|                                                  image_r|         array|
|image_r_ce1          |  out|    1|   ap_memory|                                                  image_r|         array|
|image_r_q1           |   in|    8|   ap_memory|                                                  image_r|         array|
|image_1_address0     |  out|   14|   ap_memory|                                                  image_1|         array|
|image_1_ce0          |  out|    1|   ap_memory|                                                  image_1|         array|
|image_1_q0           |   in|    8|   ap_memory|                                                  image_1|         array|
|image_1_address1     |  out|   14|   ap_memory|                                                  image_1|         array|
|image_1_ce1          |  out|    1|   ap_memory|                                                  image_1|         array|
|image_1_q1           |   in|    8|   ap_memory|                                                  image_1|         array|
|image_2_address0     |  out|   14|   ap_memory|                                                  image_2|         array|
|image_2_ce0          |  out|    1|   ap_memory|                                                  image_2|         array|
|image_2_q0           |   in|    8|   ap_memory|                                                  image_2|         array|
|image_2_address1     |  out|   14|   ap_memory|                                                  image_2|         array|
|image_2_ce1          |  out|    1|   ap_memory|                                                  image_2|         array|
|image_2_q1           |   in|    8|   ap_memory|                                                  image_2|         array|
|image_3_address0     |  out|   14|   ap_memory|                                                  image_3|         array|
|image_3_ce0          |  out|    1|   ap_memory|                                                  image_3|         array|
|image_3_q0           |   in|    8|   ap_memory|                                                  image_3|         array|
|image_3_address1     |  out|   14|   ap_memory|                                                  image_3|         array|
|image_3_ce1          |  out|    1|   ap_memory|                                                  image_3|         array|
|image_3_q1           |   in|    8|   ap_memory|                                                  image_3|         array|
|image_4_address0     |  out|   14|   ap_memory|                                                  image_4|         array|
|image_4_ce0          |  out|    1|   ap_memory|                                                  image_4|         array|
|image_4_q0           |   in|    8|   ap_memory|                                                  image_4|         array|
|image_4_address1     |  out|   14|   ap_memory|                                                  image_4|         array|
|image_4_ce1          |  out|    1|   ap_memory|                                                  image_4|         array|
|image_4_q1           |   in|    8|   ap_memory|                                                  image_4|         array|
|image_5_address0     |  out|   14|   ap_memory|                                                  image_5|         array|
|image_5_ce0          |  out|    1|   ap_memory|                                                  image_5|         array|
|image_5_q0           |   in|    8|   ap_memory|                                                  image_5|         array|
|image_5_address1     |  out|   14|   ap_memory|                                                  image_5|         array|
|image_5_ce1          |  out|    1|   ap_memory|                                                  image_5|         array|
|image_5_q1           |   in|    8|   ap_memory|                                                  image_5|         array|
|max_result_address0  |  out|   14|   ap_memory|                                               max_result|         array|
|max_result_ce0       |  out|    1|   ap_memory|                                               max_result|         array|
|max_result_we0       |  out|    1|   ap_memory|                                               max_result|         array|
|max_result_d0        |  out|    8|   ap_memory|                                               max_result|         array|
|min_result_address0  |  out|   14|   ap_memory|                                               min_result|         array|
|min_result_ce0       |  out|    1|   ap_memory|                                               min_result|         array|
|min_result_we0       |  out|    1|   ap_memory|                                               min_result|         array|
|min_result_d0        |  out|    8|   ap_memory|                                               min_result|         array|
|avg_result_address0  |  out|   14|   ap_memory|                                               avg_result|         array|
|avg_result_ce0       |  out|    1|   ap_memory|                                               avg_result|         array|
|avg_result_we0       |  out|    1|   ap_memory|                                               avg_result|         array|
|avg_result_d0        |  out|    8|   ap_memory|                                               avg_result|         array|
+---------------------+-----+-----+------------+---------------------------------------------------------+--------------+

