module MIO_mux(
	input logic  Mem_OE,
	input logic  [15:0] Data_to_CPU, bus_data,
	output logic [15:0] mio_out
);


if(Mem_OE)
	mio_out = Data_to_CPU;
else
	mio_out = bus_data;

endmodule 

module MDR_reg(
	input logic  LD_MDR,
	input logic  [15:0] MDR_in,
	output logic [15:0] MDR_out
);

if(LD_MDR)
	MDR_out = MDR_in;
endmodule

module MAR_reg(
	input logic  LD_MAR,
	input logic  [15:0] MAR_in,
	output logic [19:0] MAR_out
);

if(LD_MAR)
	MAR_out = {4'h0, MAR_in};
endmodule

