###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       302471   # Number of WRITE/WRITEP commands
num_reads_done                 =       972416   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       748873   # Number of read row buffer hits
num_read_cmds                  =       972409   # Number of READ/READP commands
num_writes_done                =       302510   # Number of read requests issued
num_write_row_hits             =       233248   # Number of write row buffer hits
num_act_cmds                   =       294645   # Number of ACT commands
num_pre_cmds                   =       294615   # Number of PRE commands
num_ondemand_pres              =       269286   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9543286   # Cyles of rank active rank.0
rank_active_cycles.1           =      9290956   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       456714   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       709044   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1217904   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15055   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3406   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1936   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2334   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2872   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3653   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4138   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1190   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          603   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21850   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           62   # Write cmd latency (cycles)
write_latency[20-39]           =          503   # Write cmd latency (cycles)
write_latency[40-59]           =          628   # Write cmd latency (cycles)
write_latency[60-79]           =         1224   # Write cmd latency (cycles)
write_latency[80-99]           =         2275   # Write cmd latency (cycles)
write_latency[100-119]         =         3469   # Write cmd latency (cycles)
write_latency[120-139]         =         5230   # Write cmd latency (cycles)
write_latency[140-159]         =         6999   # Write cmd latency (cycles)
write_latency[160-179]         =         8867   # Write cmd latency (cycles)
write_latency[180-199]         =        10175   # Write cmd latency (cycles)
write_latency[200-]            =       263039   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       289178   # Read request latency (cycles)
read_latency[40-59]            =       105490   # Read request latency (cycles)
read_latency[60-79]            =       129432   # Read request latency (cycles)
read_latency[80-99]            =        64646   # Read request latency (cycles)
read_latency[100-119]          =        50808   # Read request latency (cycles)
read_latency[120-139]          =        41366   # Read request latency (cycles)
read_latency[140-159]          =        29924   # Read request latency (cycles)
read_latency[160-179]          =        23976   # Read request latency (cycles)
read_latency[180-199]          =        19988   # Read request latency (cycles)
read_latency[200-]             =       217601   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.50994e+09   # Write energy
read_energy                    =  3.92075e+09   # Read energy
act_energy                     =  8.06149e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.19223e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.40341e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.95501e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79756e+09   # Active standby energy rank.1
average_read_latency           =      170.551   # Average read request latency (cycles)
average_interarrival           =      7.84349   # Average request interarrival latency (cycles)
total_energy                   =  1.92536e+10   # Total energy (pJ)
average_power                  =      1925.36   # Average power (mW)
average_bandwidth              =      10.8794   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       316851   # Number of WRITE/WRITEP commands
num_reads_done                 =       987406   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       767545   # Number of read row buffer hits
num_read_cmds                  =       987407   # Number of READ/READP commands
num_writes_done                =       316869   # Number of read requests issued
num_write_row_hits             =       245712   # Number of write row buffer hits
num_act_cmds                   =       292710   # Number of ACT commands
num_pre_cmds                   =       292682   # Number of PRE commands
num_ondemand_pres              =       266660   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9442116   # Cyles of rank active rank.0
rank_active_cycles.1           =      9387672   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       557884   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       612328   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1246941   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15655   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3331   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1905   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2381   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2911   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3754   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3957   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1151   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          612   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21763   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           76   # Write cmd latency (cycles)
write_latency[20-39]           =          480   # Write cmd latency (cycles)
write_latency[40-59]           =          713   # Write cmd latency (cycles)
write_latency[60-79]           =         1464   # Write cmd latency (cycles)
write_latency[80-99]           =         2524   # Write cmd latency (cycles)
write_latency[100-119]         =         3840   # Write cmd latency (cycles)
write_latency[120-139]         =         5766   # Write cmd latency (cycles)
write_latency[140-159]         =         7902   # Write cmd latency (cycles)
write_latency[160-179]         =         9869   # Write cmd latency (cycles)
write_latency[180-199]         =        11660   # Write cmd latency (cycles)
write_latency[200-]            =       272557   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       290448   # Read request latency (cycles)
read_latency[40-59]            =       108557   # Read request latency (cycles)
read_latency[60-79]            =       131129   # Read request latency (cycles)
read_latency[80-99]            =        66004   # Read request latency (cycles)
read_latency[100-119]          =        51999   # Read request latency (cycles)
read_latency[120-139]          =        41203   # Read request latency (cycles)
read_latency[140-159]          =        29693   # Read request latency (cycles)
read_latency[160-179]          =        24265   # Read request latency (cycles)
read_latency[180-199]          =        19804   # Read request latency (cycles)
read_latency[200-]             =       224299   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.58172e+09   # Write energy
read_energy                    =  3.98123e+09   # Read energy
act_energy                     =  8.00855e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.67784e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.93917e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89188e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85791e+09   # Active standby energy rank.1
average_read_latency           =      171.061   # Average read request latency (cycles)
average_interarrival           =      7.66659   # Average request interarrival latency (cycles)
total_energy                   =  1.93799e+10   # Total energy (pJ)
average_power                  =      1937.99   # Average power (mW)
average_bandwidth              =      11.1298   # Average bandwidth
