// Seed: 1256061633
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  input id_6;
  inout id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_7;
  assign {{1'd0{""}} * 1 + id_2 ? 1 + id_7 : 1'b0, 1 - id_3, id_7, id_7, 1'h0} = 1;
  logic id_8;
  logic id_9 = 1;
  logic id_10;
  logic id_11;
  logic id_12;
  logic id_13;
  logic id_14;
  logic id_15 = id_11;
  assign id_13 = 1;
  assign id_14 = 1;
  logic id_16;
  generate
    for (id_17 = id_6; 1'h0; id_16 = id_3) begin
      type_1 id_18 (id_1);
    end
  endgenerate
endmodule
