#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Apr 12 00:38:38 2018
# Process ID: 10092
# Current directory: D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.runs/synth_1
# Command line: vivado.exe -log MainBlockDesign_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MainBlockDesign_wrapper.tcl
# Log file: D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.runs/synth_1/MainBlockDesign_wrapper.vds
# Journal file: D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MainBlockDesign_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/cjj19/Documents/Learning/counter_seg7_EGo/counter_seg7_EGo/User_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Development/Xilinx/Vivado/2018.1/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 258.176 ; gain = 26.527
Command: synth_design -top MainBlockDesign_wrapper -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17080 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 368.391 ; gain = 98.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MainBlockDesign_wrapper' [D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.srcs/sources_1/bd/MainBlockDesign/hdl/MainBlockDesign_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'MainBlockDesign' [D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.srcs/sources_1/bd/MainBlockDesign/synth/MainBlockDesign.v:13]
INFO: [Synth 8-6157] synthesizing module 'MainBlockDesign_CharToSegEncoder_0_0' [D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.runs/synth_1/.Xil/Vivado-10092-XEON-J-LAPTOP-1/realtime/MainBlockDesign_CharToSegEncoder_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MainBlockDesign_CharToSegEncoder_0_0' (1#1) [D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.runs/synth_1/.Xil/Vivado-10092-XEON-J-LAPTOP-1/realtime/MainBlockDesign_CharToSegEncoder_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MainBlockDesign_OutputGenerator_0_0' [D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.runs/synth_1/.Xil/Vivado-10092-XEON-J-LAPTOP-1/realtime/MainBlockDesign_OutputGenerator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MainBlockDesign_OutputGenerator_0_0' (2#1) [D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.runs/synth_1/.Xil/Vivado-10092-XEON-J-LAPTOP-1/realtime/MainBlockDesign_OutputGenerator_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MainBlockDesign_seg7_hex_0_1' [D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.runs/synth_1/.Xil/Vivado-10092-XEON-J-LAPTOP-1/realtime/MainBlockDesign_seg7_hex_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MainBlockDesign_seg7_hex_0_1' (3#1) [D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.runs/synth_1/.Xil/Vivado-10092-XEON-J-LAPTOP-1/realtime/MainBlockDesign_seg7_hex_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MainBlockDesign_seg7_hex_0_0' [D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.runs/synth_1/.Xil/Vivado-10092-XEON-J-LAPTOP-1/realtime/MainBlockDesign_seg7_hex_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MainBlockDesign_seg7_hex_0_0' (4#1) [D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.runs/synth_1/.Xil/Vivado-10092-XEON-J-LAPTOP-1/realtime/MainBlockDesign_seg7_hex_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MainBlockDesign' (5#1) [D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.srcs/sources_1/bd/MainBlockDesign/synth/MainBlockDesign.v:13]
INFO: [Synth 8-6155] done synthesizing module 'MainBlockDesign_wrapper' (6#1) [D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.srcs/sources_1/bd/MainBlockDesign/hdl/MainBlockDesign_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 422.867 ; gain = 153.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 422.867 ; gain = 153.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 422.867 ; gain = 153.230
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.srcs/sources_1/bd/MainBlockDesign/ip/MainBlockDesign_seg7_hex_0_0/MainBlockDesign_seg7_hex_0_0/MainBlockDesign_seg7_hex_0_0_in_context.xdc] for cell 'MainBlockDesign_i/seg7_hex_1'
Finished Parsing XDC File [d:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.srcs/sources_1/bd/MainBlockDesign/ip/MainBlockDesign_seg7_hex_0_0/MainBlockDesign_seg7_hex_0_0/MainBlockDesign_seg7_hex_0_0_in_context.xdc] for cell 'MainBlockDesign_i/seg7_hex_1'
Parsing XDC File [d:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.srcs/sources_1/bd/MainBlockDesign/ip/MainBlockDesign_seg7_hex_0_1/MainBlockDesign_seg7_hex_0_1/MainBlockDesign_seg7_hex_0_0_in_context.xdc] for cell 'MainBlockDesign_i/seg7_hex_0'
Finished Parsing XDC File [d:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.srcs/sources_1/bd/MainBlockDesign/ip/MainBlockDesign_seg7_hex_0_1/MainBlockDesign_seg7_hex_0_1/MainBlockDesign_seg7_hex_0_0_in_context.xdc] for cell 'MainBlockDesign_i/seg7_hex_0'
Parsing XDC File [d:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.srcs/sources_1/bd/MainBlockDesign/ip/MainBlockDesign_CharToSegEncoder_0_0/MainBlockDesign_CharToSegEncoder_0_0/MainBlockDesign_CharToSegEncoder_0_0_in_context.xdc] for cell 'MainBlockDesign_i/CharToSegEncoder_0'
Finished Parsing XDC File [d:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.srcs/sources_1/bd/MainBlockDesign/ip/MainBlockDesign_CharToSegEncoder_0_0/MainBlockDesign_CharToSegEncoder_0_0/MainBlockDesign_CharToSegEncoder_0_0_in_context.xdc] for cell 'MainBlockDesign_i/CharToSegEncoder_0'
Parsing XDC File [d:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.srcs/sources_1/bd/MainBlockDesign/ip/MainBlockDesign_OutputGenerator_0_0/MainBlockDesign_OutputGenerator_0_0/MainBlockDesign_OutputGenerator_0_0_in_context.xdc] for cell 'MainBlockDesign_i/OutputGenerator_0'
Finished Parsing XDC File [d:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.srcs/sources_1/bd/MainBlockDesign/ip/MainBlockDesign_OutputGenerator_0_0/MainBlockDesign_OutputGenerator_0_0/MainBlockDesign_OutputGenerator_0_0_in_context.xdc] for cell 'MainBlockDesign_i/OutputGenerator_0'
Parsing XDC File [D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.srcs/constrs_1/new/main_cons.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset_0'. [D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.srcs/constrs_1/new/main_cons.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'reset_0'. [D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.srcs/constrs_1/new/main_cons.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'set_0'. [D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.srcs/constrs_1/new/main_cons.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'set_0'. [D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.srcs/constrs_1/new/main_cons.xdc:58]
Finished Parsing XDC File [D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.srcs/constrs_1/new/main_cons.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.srcs/constrs_1/new/main_cons.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/MainBlockDesign_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.srcs/constrs_1/new/main_cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MainBlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MainBlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 678.914 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 678.914 ; gain = 409.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 678.914 ; gain = 409.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for MainBlockDesign_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MainBlockDesign_i/seg7_hex_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MainBlockDesign_i/seg7_hex_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MainBlockDesign_i/CharToSegEncoder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MainBlockDesign_i/OutputGenerator_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 678.914 ; gain = 409.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 678.914 ; gain = 409.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 678.914 ; gain = 409.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 730.082 ; gain = 460.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 730.082 ; gain = 460.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 730.082 ; gain = 460.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 731.207 ; gain = 461.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 731.207 ; gain = 461.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 731.207 ; gain = 461.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 731.207 ; gain = 461.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 731.207 ; gain = 461.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 731.207 ; gain = 461.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------+----------+
|      |BlackBox name                        |Instances |
+------+-------------------------------------+----------+
|1     |MainBlockDesign_CharToSegEncoder_0_0 |         1|
|2     |MainBlockDesign_OutputGenerator_0_0  |         1|
|3     |MainBlockDesign_seg7_hex_0_1         |         1|
|4     |MainBlockDesign_seg7_hex_0_0         |         1|
+------+-------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |MainBlockDesign_CharToSegEncoder_0_0 |     1|
|2     |MainBlockDesign_OutputGenerator_0_0  |     1|
|3     |MainBlockDesign_seg7_hex_0_0         |     1|
|4     |MainBlockDesign_seg7_hex_0_1         |     1|
|5     |IBUF                                 |     2|
|6     |OBUF                                 |    24|
+------+-------------------------------------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |   114|
|2     |  MainBlockDesign_i |MainBlockDesign |    88|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 731.207 ; gain = 461.570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 731.207 ; gain = 205.523
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 731.207 ; gain = 461.570
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 749.883 ; gain = 491.707
INFO: [Common 17-1381] The checkpoint 'D:/Users/cjj19/Documents/Learning/homeworktest/homeworktest.runs/synth_1/MainBlockDesign_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MainBlockDesign_wrapper_utilization_synth.rpt -pb MainBlockDesign_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 749.883 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 12 00:40:03 2018...
