INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LocalAdmin/Documents/brems/project_9/project_9.ip_user_files/ipstatic/src/ClockGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ClockGen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LocalAdmin/Documents/brems/project_9/project_9.ip_user_files/ipstatic/src/SyncAsync.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SyncAsync
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LocalAdmin/Documents/brems/project_9/project_9.ip_user_files/ipstatic/src/SyncAsyncReset.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ResetBridge
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LocalAdmin/Documents/brems/project_9/project_9.ip_user_files/ipstatic/src/DVI_Constants.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LocalAdmin/Documents/brems/project_9/project_9.ip_user_files/ipstatic/src/OutputSERDES.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OutputSERDES
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LocalAdmin/Documents/brems/project_9/project_9.ip_user_files/ipstatic/src/TMDS_Encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TMDS_Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LocalAdmin/Documents/brems/project_9/project_9.ip_user_files/ipstatic/src/rgb2dvi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rgb2dvi
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LocalAdmin/Documents/brems/project_9/project_9.srcs/sources_1/ip/rgb2dvi_0/sim/rgb2dvi_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rgb2dvi_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LocalAdmin/Documents/brems/project_6/vga_hdmi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_800
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LocalAdmin/Documents/brems/project_9/project_9.srcs/sources_1/new/nexys_hdmi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nexys_hdmi
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LocalAdmin/Documents/brems/project_9/project_9.srcs/sim_1/new/nexys_hdmi_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nexys_hdmi_bench
