$date
     Jun 17, 2020       01:18:58
$end

$version
 SystemC 2.3.3-Accellera --- May 21 2020 16:59:07
$end

$timescale
     1 ps
$end

$scope module SystemC $end
$var wire   32  aaaaa  cycle_count [31:0]  $end
$var wire   32  aaaab  stage3_rst_count [31:0]  $end
$var wire   32  aaaac  tile_count_col [31:0]  $end
$var wire   32  aaaaf  inputsramout_data(0)(0) [31:0]  $end
$var wire   32  aaaag  inputsramout_data(0)(1) [31:0]  $end
$var wire   32  aaaah  inputsramout_data(0)(2) [31:0]  $end
$var wire   32  aaaai  inputsramout_data(0)(3) [31:0]  $end
$var wire   32  aaaaj  inputsramout_data(0)(4) [31:0]  $end
$var wire   32  aaaak  inputsramout_data(0)(5) [31:0]  $end
$var wire   32  aaaal  inputsramout_data(0)(6) [31:0]  $end
$var wire   32  aaaam  inputsramout_data(7)(0) [31:0]  $end
$var wire   32  aaaan  inputsramout_data(7)(1) [31:0]  $end
$var wire   32  aaaao  inputsramout_data(7)(2) [31:0]  $end
$var wire   32  aaaap  inputsramout_data(7)(3) [31:0]  $end
$var wire   32  aaaaq  inputsramout_data(7)(4) [31:0]  $end
$var wire   32  aaaar  inputsramout_data(7)(5) [31:0]  $end
$var wire   32  aaaas  inputsramout_data(7)(6) [31:0]  $end
$var wire   32  aaaeh  tree_adder(8) [31:0]  $end
$var wire   32  aaaei  tree_adder(7) [31:0]  $end
$var wire   32  aaaej  tree_adder(6) [31:0]  $end
$var wire   32  aaaek  tree_adder(5) [31:0]  $end
$var wire   32  aaael  tree_adder(4) [31:0]  $end
$var wire   32  aaaem  tree_adder(3) [31:0]  $end
$var wire   32  aaaen  tree_adder(2) [31:0]  $end
$var wire   32  aaaeo  tree_adder(1) [31:0]  $end
$var wire   32  aaaep  tree_adder(0) [31:0]  $end
$var wire   32  aaaer  pe8_input(6) [31:0]  $end
$var wire   32  aaaes  pe8_input(5) [31:0]  $end
$var wire   32  aaaet  pe8_input(4) [31:0]  $end
$var wire   32  aaaeu  pe8_input(3) [31:0]  $end
$var wire   32  aaaev  pe8_input(2) [31:0]  $end
$var wire   32  aaaew  pe8_input(1) [31:0]  $end
$var wire   32  aaaex  pe8_input(0) [31:0]  $end
$var wire   32  aaaey  pe7_input(6) [31:0]  $end
$var wire   32  aaaez  pe7_input(5) [31:0]  $end
$var wire   32  aaafa  pe7_input(4) [31:0]  $end
$var wire   32  aaafb  pe7_input(3) [31:0]  $end
$var wire   32  aaafc  pe7_input(2) [31:0]  $end
$var wire   32  aaafd  pe7_input(1) [31:0]  $end
$var wire   32  aaafe  pe7_input(0) [31:0]  $end
$var wire   32  aaaff  pe6_input(6) [31:0]  $end
$var wire   32  aaafg  pe6_input(5) [31:0]  $end
$var wire   32  aaafh  pe6_input(4) [31:0]  $end
$var wire   32  aaafi  pe6_input(3) [31:0]  $end
$var wire   32  aaafj  pe6_input(2) [31:0]  $end
$var wire   32  aaafk  pe6_input(1) [31:0]  $end
$var wire   32  aaafl  pe6_input(0) [31:0]  $end
$var wire   32  aaafm  pe5_input(6) [31:0]  $end
$var wire   32  aaafn  pe5_input(5) [31:0]  $end
$var wire   32  aaafo  pe5_input(4) [31:0]  $end
$var wire   32  aaafp  pe5_input(3) [31:0]  $end
$var wire   32  aaafq  pe5_input(2) [31:0]  $end
$var wire   32  aaafr  pe5_input(1) [31:0]  $end
$var wire   32  aaafs  pe5_input(0) [31:0]  $end
$var wire   32  aaaft  pe4_input(6) [31:0]  $end
$var wire   32  aaafu  pe4_input(5) [31:0]  $end
$var wire   32  aaafv  pe4_input(4) [31:0]  $end
$var wire   32  aaafw  pe4_input(3) [31:0]  $end
$var wire   32  aaafx  pe4_input(2) [31:0]  $end
$var wire   32  aaafy  pe4_input(1) [31:0]  $end
$var wire   32  aaafz  pe4_input(0) [31:0]  $end
$var wire   32  aaaga  buffer3(8) [31:0]  $end
$var wire   32  aaagb  buffer3(7) [31:0]  $end
$var wire   32  aaagc  buffer3(6) [31:0]  $end
$var wire   32  aaagd  buffer3(5) [31:0]  $end
$var wire   32  aaage  buffer3(4) [31:0]  $end
$var wire   32  aaagf  buffer3(3) [31:0]  $end
$var wire   32  aaagg  buffer3(2) [31:0]  $end
$var wire   32  aaagh  buffer3(1) [31:0]  $end
$var wire   32  aaagi  buffer3(0) [31:0]  $end
$var wire   32  aaagj  pe3_input(6) [31:0]  $end
$var wire   32  aaagk  pe3_input(5) [31:0]  $end
$var wire   32  aaagl  pe3_input(4) [31:0]  $end
$var wire   32  aaagm  pe3_input(3) [31:0]  $end
$var wire   32  aaagn  pe3_input(2) [31:0]  $end
$var wire   32  aaago  pe3_input(1) [31:0]  $end
$var wire   32  aaagp  pe3_input(0) [31:0]  $end
$var wire   32  aaagq  buffer2(8) [31:0]  $end
$var wire   32  aaagr  buffer2(7) [31:0]  $end
$var wire   32  aaags  buffer2(6) [31:0]  $end
$var wire   32  aaagt  buffer2(5) [31:0]  $end
$var wire   32  aaagu  buffer2(4) [31:0]  $end
$var wire   32  aaagv  buffer2(3) [31:0]  $end
$var wire   32  aaagw  buffer2(2) [31:0]  $end
$var wire   32  aaagx  buffer2(1) [31:0]  $end
$var wire   32  aaagy  buffer2(0) [31:0]  $end
$var wire   32  aaagz  pe2_input(6) [31:0]  $end
$var wire   32  aaaha  pe2_input(5) [31:0]  $end
$var wire   32  aaahb  pe2_input(4) [31:0]  $end
$var wire   32  aaahc  pe2_input(3) [31:0]  $end
$var wire   32  aaahd  pe2_input(2) [31:0]  $end
$var wire   32  aaahe  pe2_input(1) [31:0]  $end
$var wire   32  aaahf  pe2_input(0) [31:0]  $end
$var wire   32  aaahg  buffer(8) [31:0]  $end
$var wire   32  aaahh  buffer(8) [31:0]  $end
$var wire   32  aaahi  buffer(7) [31:0]  $end
$var wire   32  aaahj  buffer(7) [31:0]  $end
$var wire   32  aaahk  buffer(6) [31:0]  $end
$var wire   32  aaahl  buffer(6) [31:0]  $end
$var wire   32  aaahm  buffer(5) [31:0]  $end
$var wire   32  aaahn  buffer(5) [31:0]  $end
$var wire   32  aaaho  buffer(4) [31:0]  $end
$var wire   32  aaahp  buffer(4) [31:0]  $end
$var wire   32  aaahq  buffer(3) [31:0]  $end
$var wire   32  aaahr  buffer(3) [31:0]  $end
$var wire   32  aaahs  buffer(2) [31:0]  $end
$var wire   32  aaaht  buffer(2) [31:0]  $end
$var wire   32  aaahu  buffer(1) [31:0]  $end
$var wire   32  aaahv  buffer(1) [31:0]  $end
$var wire   32  aaahw  buffer(0) [31:0]  $end
$var wire   32  aaahx  buffer(0) [31:0]  $end
$var wire   32  aaahy  weight(2) [31:0]  $end
$var wire   32  aaahz  weight(1) [31:0]  $end
$var wire   32  aaaia  weight(0) [31:0]  $end
$var wire   32  aaaib  pe1_input(6) [31:0]  $end
$var wire   32  aaaic  input(6) [31:0]  $end
$var wire   32  aaaid  pe1_input(5) [31:0]  $end
$var wire   32  aaaie  input(5) [31:0]  $end
$var wire   32  aaaif  pe1_input(4) [31:0]  $end
$var wire   32  aaaig  input(4) [31:0]  $end
$var wire   32  aaaih  pe1_input(3) [31:0]  $end
$var wire   32  aaaii  input(3) [31:0]  $end
$var wire   32  aaaij  pe1_input(2) [31:0]  $end
$var wire   32  aaaik  input(2) [31:0]  $end
$var wire   32  aaail  pe1_input(1) [31:0]  $end
$var wire   32  aaaim  input(1) [31:0]  $end
$var wire   32  aaain  pe1_input(0) [31:0]  $end
$var wire   32  aaaio  input(0) [31:0]  $end
$var wire    1  aaait  stage3_rst       $end
$var wire    1  aaaiu  stage1_rst       $end
$var wire   32  aaaiv  ctrl2 [31:0]  $end
$var wire   32  aaaiw  input_col [31:0]  $end
$var wire    1  aaaix  PE_input_ctrl(0)(7)       $end
$var wire    1  aaaiy  PE_input_ctrl(0)(6)       $end
$var wire    1  aaaiz  PE_input_ctrl(0)(5)       $end
$var wire    1  aaaja  PE_input_ctrl(0)(4)       $end
$var wire    1  aaajb  PE_input_ctrl(0)(3)       $end
$var wire    1  aaajc  PE_input_ctrl(0)(2)       $end
$var wire    1  aaajd  PE_input_ctrl(0)(1)       $end
$var wire    1  aaaje  PE_input_ctrl(0)(0)       $end
$var wire   32  aaajf  boundary_write_addr [31:0]  $end
$var wire   32  aaajg  boundary_read_addr [31:0]  $end
$var wire    1  aaajh  write_boundary       $end
$var wire    1  aaaji  read_boundary       $end
$var wire    1  aaajj  write_to_pe       $end
$var wire   32  aaajk  input_ch [31:0]  $end
$var wire    1  aaajl  start       $end
$var wire    1  aaajm  rst       $end
$var wire    1  aaajn  clk       $end
$scope module Accumulator_First $end
$var wire   32  aaaad  shift_regs(0)(0) [31:0]  $end
$var wire   32  aaaae  out_regs(0) [31:0]  $end
$var wire   32  aaaeq  output(0) [31:0]  $end
$upscope $end
$scope module Accumulator_First1 $end
$var wire   32  aaabb  shift_regs(2)(0) [31:0]  $end
$var wire   32  aaabc  shift_regs(2)(1) [31:0]  $end
$var wire   32  aaabd  shift_regs(2)(2) [31:0]  $end
$var wire   32  aaabe  shift_regs(2)(3) [31:0]  $end
$var wire   32  aaabf  shift_regs(0)(0) [31:0]  $end
$var wire   32  aaabg  shift_regs(0)(1) [31:0]  $end
$var wire   32  aaabh  shift_regs(0)(2) [31:0]  $end
$var wire   32  aaabi  shift_regs(0)(3) [31:0]  $end
$upscope $end
$scope module Accumulator_First2 $end
$var wire   32  aaabj  shift_regs(2)(0) [31:0]  $end
$var wire   32  aaabk  shift_regs(2)(1) [31:0]  $end
$var wire   32  aaabl  shift_regs(2)(2) [31:0]  $end
$var wire   32  aaabm  shift_regs(2)(3) [31:0]  $end
$var wire   32  aaabn  shift_regs(0)(0) [31:0]  $end
$upscope $end
$scope module Accumulator_First3 $end
$var wire   32  aaabo  shift_regs(2)(0) [31:0]  $end
$var wire   32  aaabp  shift_regs(2)(1) [31:0]  $end
$var wire   32  aaabq  shift_regs(2)(2) [31:0]  $end
$var wire   32  aaabr  shift_regs(2)(3) [31:0]  $end
$var wire   32  aaabs  shift_regs(0)(0) [31:0]  $end
$upscope $end
$scope module Accumulator_First4 $end
$var wire   32  aaabt  shift_regs(2)(0) [31:0]  $end
$var wire   32  aaabu  shift_regs(2)(1) [31:0]  $end
$var wire   32  aaabv  shift_regs(2)(2) [31:0]  $end
$var wire   32  aaabw  shift_regs(2)(3) [31:0]  $end
$var wire   32  aaabx  shift_regs(0)(0) [31:0]  $end
$upscope $end
$scope module Accumulator_First5 $end
$var wire   32  aaaby  shift_regs(2)(0) [31:0]  $end
$var wire   32  aaabz  shift_regs(2)(1) [31:0]  $end
$var wire   32  aaaca  shift_regs(2)(2) [31:0]  $end
$var wire   32  aaacb  shift_regs(2)(3) [31:0]  $end
$var wire   32  aaacc  shift_regs(0)(0) [31:0]  $end
$upscope $end
$scope module Accumulator_First6 $end
$var wire   32  aaacd  shift_regs(2)(0) [31:0]  $end
$var wire   32  aaace  shift_regs(2)(1) [31:0]  $end
$var wire   32  aaacf  shift_regs(2)(2) [31:0]  $end
$var wire   32  aaacg  shift_regs(2)(3) [31:0]  $end
$var wire   32  aaach  shift_regs(0)(0) [31:0]  $end
$upscope $end
$scope module Accumulator_First7 $end
$var wire   32  aaaci  shift_regs(2)(0) [31:0]  $end
$var wire   32  aaacj  shift_regs(2)(1) [31:0]  $end
$var wire   32  aaack  shift_regs(2)(2) [31:0]  $end
$var wire   32  aaacl  shift_regs(2)(3) [31:0]  $end
$var wire   32  aaacm  shift_regs(0)(0) [31:0]  $end
$upscope $end
$scope module Accumulator_First8 $end
$var wire   32  aaacn  shift_regs(2)(0) [31:0]  $end
$var wire   32  aaaco  shift_regs(2)(1) [31:0]  $end
$var wire   32  aaacp  shift_regs(2)(2) [31:0]  $end
$var wire   32  aaacq  shift_regs(2)(3) [31:0]  $end
$var wire   32  aaacr  shift_regs(0)(0) [31:0]  $end
$upscope $end
$scope module Accumulator_Third $end
$var wire   32  aaacs  shift_regs(0)(0) [31:0]  $end
$var wire   32  aaact  shift_regs(0)(1) [31:0]  $end
$var wire   32  aaacu  shift_regs(0)(2) [31:0]  $end
$var wire   32  aaacv  shift_regs(0)(3) [31:0]  $end
$var wire   32  aaacw  shift_regs(0)(4) [31:0]  $end
$var wire   32  aaacx  shift_regs(1)(0) [31:0]  $end
$var wire   32  aaacy  shift_regs(1)(1) [31:0]  $end
$var wire   32  aaacz  shift_regs(1)(2) [31:0]  $end
$var wire   32  aaada  shift_regs(1)(3) [31:0]  $end
$var wire   32  aaadb  shift_regs(1)(4) [31:0]  $end
$var wire   32  aaadc  shift_regs(2)(0) [31:0]  $end
$var wire   32  aaadd  shift_regs(2)(1) [31:0]  $end
$var wire   32  aaade  shift_regs(2)(2) [31:0]  $end
$var wire   32  aaadf  shift_regs(2)(3) [31:0]  $end
$var wire   32  aaadg  shift_regs(2)(4) [31:0]  $end
$var wire   32  aaadh  shift_regs(3)(0) [31:0]  $end
$var wire   32  aaadi  shift_regs(3)(1) [31:0]  $end
$var wire   32  aaadj  shift_regs(3)(2) [31:0]  $end
$var wire   32  aaadk  shift_regs(3)(3) [31:0]  $end
$var wire   32  aaadl  shift_regs(7)(0) [31:0]  $end
$var wire   32  aaadm  shift_regs(7)(1) [31:0]  $end
$var wire   32  aaadn  shift_regs(7)(2) [31:0]  $end
$var wire   32  aaado  shift_regs(7)(3) [31:0]  $end
$var wire   32  aaadp  shift_regs(8)(0) [31:0]  $end
$var wire   32  aaadq  shift_regs(8)(1) [31:0]  $end
$var wire   32  aaadr  shift_regs(8)(2) [31:0]  $end
$var wire   32  aaads  shift_regs(8)(3) [31:0]  $end
$var wire   32  aaadt  shift_regs(3)(4) [31:0]  $end
$var wire   32  aaadu  output_s(1) [31:0]  $end
$var wire   32  aaadv  output_s(0) [31:0]  $end
$var wire   32  aaadw  output(6) [31:0]  $end
$var wire   32  aaadx  output(5) [31:0]  $end
$var wire   32  aaady  output(4) [31:0]  $end
$var wire   32  aaadz  output(3) [31:0]  $end
$var wire   32  aaaea  output(2) [31:0]  $end
$var wire   32  aaaeb  output(1) [31:0]  $end
$var wire   32  aaaec  output(0) [31:0]  $end
$var wire   32  aaaed  input_S(1) [31:0]  $end
$var wire   32  aaaee  input_S(0) [31:0]  $end
$var wire   32  aaaef  input_T(2) [31:0]  $end
$var wire   32  aaaeg  input_T(2) [31:0]  $end
$upscope $end
$scope module boundarysram $end
$var wire   32  aaaat  boundary(0)(0) [31:0]  $end
$var wire   32  aaaau  boundary(0)(1) [31:0]  $end
$var wire   32  aaaav  boundary(0)(2) [31:0]  $end
$var wire   32  aaaaw  boundary(0)(3) [31:0]  $end
$var wire   32  aaaax  boundary(0)(4) [31:0]  $end
$var wire   32  aaaay  boundary(0)(5) [31:0]  $end
$var wire   32  aaaaz  boundary(0)(6) [31:0]  $end
$var wire   32  aaaba  boundary(0)(7) [31:0]  $end
$var wire   32  aaaip  out_data(1) [31:0]  $end
$var wire   32  aaaiq  out_data(0) [31:0]  $end
$var wire   32  aaair  in_data(1) [31:0]  $end
$var wire   32  aaais  in_data(0) [31:0]  $end
$upscope $end
$upscope $end
$enddefinitions  $end

$comment
All initial values are dumped below at time 0 sec = 0 timescale units.
$end

$dumpvars
b0 aaaaa
b0 aaaab
b1 aaaac
b0 aaaad
b0 aaaae
b0 aaaaf
b0 aaaag
b0 aaaah
b0 aaaai
b0 aaaaj
b0 aaaak
b0 aaaal
b0 aaaam
b0 aaaan
b0 aaaao
b0 aaaap
b0 aaaaq
b0 aaaar
b0 aaaas
b0 aaaat
b0 aaaau
b0 aaaav
b0 aaaaw
b0 aaaax
b0 aaaay
b0 aaaaz
b0 aaaba
b0 aaabb
b0 aaabc
b0 aaabd
b0 aaabe
b0 aaabf
b0 aaabg
b0 aaabh
b0 aaabi
b0 aaabj
b0 aaabk
b0 aaabl
b0 aaabm
b0 aaabn
b0 aaabo
b0 aaabp
b0 aaabq
b0 aaabr
b0 aaabs
b0 aaabt
b0 aaabu
b0 aaabv
b0 aaabw
b0 aaabx
b0 aaaby
b0 aaabz
b0 aaaca
b0 aaacb
b0 aaacc
b0 aaacd
b0 aaace
b0 aaacf
b0 aaacg
b0 aaach
b0 aaaci
b0 aaacj
b0 aaack
b0 aaacl
b0 aaacm
b0 aaacn
b0 aaaco
b0 aaacp
b0 aaacq
b0 aaacr
b0 aaacs
b0 aaact
b0 aaacu
b0 aaacv
b0 aaacw
b0 aaacx
b0 aaacy
b0 aaacz
b0 aaada
b0 aaadb
b0 aaadc
b0 aaadd
b0 aaade
b0 aaadf
b0 aaadg
b0 aaadh
b0 aaadi
b0 aaadj
b0 aaadk
b0 aaadl
b0 aaadm
b0 aaadn
b0 aaado
b0 aaadp
b0 aaadq
b0 aaadr
b0 aaads
b0 aaadt
b0 aaadu
b0 aaadv
b0 aaadw
b0 aaadx
b0 aaady
b0 aaadz
b0 aaaea
b0 aaaeb
b0 aaaec
b0 aaaed
b0 aaaee
b0 aaaef
b0 aaaeg
b0 aaaeh
b0 aaaei
b0 aaaej
b0 aaaek
b0 aaael
b0 aaaem
b0 aaaen
b0 aaaeo
b0 aaaep
b0 aaaeq
b0 aaaer
b0 aaaes
b0 aaaet
b0 aaaeu
b0 aaaev
b0 aaaew
b0 aaaex
b0 aaaey
b0 aaaez
b0 aaafa
b0 aaafb
b0 aaafc
b0 aaafd
b0 aaafe
b0 aaaff
b0 aaafg
b0 aaafh
b0 aaafi
b0 aaafj
b0 aaafk
b0 aaafl
b0 aaafm
b0 aaafn
b0 aaafo
b0 aaafp
b0 aaafq
b0 aaafr
b0 aaafs
b0 aaaft
b0 aaafu
b0 aaafv
b0 aaafw
b0 aaafx
b0 aaafy
b0 aaafz
b0 aaaga
b0 aaagb
b0 aaagc
b0 aaagd
b0 aaage
b0 aaagf
b0 aaagg
b0 aaagh
b0 aaagi
b0 aaagj
b0 aaagk
b0 aaagl
b0 aaagm
b0 aaagn
b0 aaago
b0 aaagp
b0 aaagq
b0 aaagr
b0 aaags
b0 aaagt
b0 aaagu
b0 aaagv
b0 aaagw
b0 aaagx
b0 aaagy
b0 aaagz
b0 aaaha
b0 aaahb
b0 aaahc
b0 aaahd
b0 aaahe
b0 aaahf
b0 aaahg
b0 aaahh
b0 aaahi
b0 aaahj
b0 aaahk
b0 aaahl
b0 aaahm
b0 aaahn
b0 aaaho
b0 aaahp
b0 aaahq
b0 aaahr
b0 aaahs
b0 aaaht
b0 aaahu
b0 aaahv
b0 aaahw
b0 aaahx
b0 aaahy
b0 aaahz
b0 aaaia
b0 aaaib
b0 aaaic
b0 aaaid
b0 aaaie
b0 aaaif
b0 aaaig
b0 aaaih
b0 aaaii
b0 aaaij
b0 aaaik
b0 aaail
b0 aaaim
b0 aaain
b0 aaaio
b0 aaaip
b0 aaaiq
b0 aaair
b0 aaais
0aaait
0aaaiu
b100 aaaiv
b0 aaaiw
0aaaix
0aaaiy
0aaaiz
0aaaja
0aaajb
0aaajc
0aaajd
0aaaje
b0 aaajf
b0 aaajg
0aaajh
0aaaji
0aaajj
b10000 aaajk
0aaajl
0aaajm
1aaajn
$end

#5000
0aaajn

#10000
1aaait
1aaaiu
1aaajl
1aaajm
1aaajn

#15000
0aaajn

#20000
