Release 11.4 - par L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Wed Jun 30 12:34:45 2010

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   rot_enc2_i<0>_IBUF
   rot_enc2_i<1>_IBUF


