Ultra-low-leakage chip multiprocessor design with hybrid FinFET logic styles