Info: constrained 'clk' to bel 'X12/Y31/io1'
Warning: net 'CLK' does not exist in design, ignoring clock constraint
Info: constrained 'reset' to bel 'X16/Y0/io0'
Info: constrained 'vga_h_sync' to bel 'X8/Y31/io0'
Info: constrained 'vga_v_sync' to bel 'X9/Y31/io1'
Info: constrained 'vga_b[0]' to bel 'X9/Y0/io1'
Info: constrained 'vga_b[1]' to bel 'X7/Y0/io0'
Info: constrained 'vga_b[2]' to bel 'X5/Y0/io0'
Info: constrained 'vga_b[3]' to bel 'X6/Y0/io1'
Info: constrained 'vga_g[0]' to bel 'X9/Y31/io0'
Info: constrained 'vga_g[1]' to bel 'X8/Y31/io1'
Info: constrained 'vga_g[2]' to bel 'X13/Y31/io1'
Info: constrained 'vga_g[3]' to bel 'X16/Y31/io1'
Info: constrained 'vga_r[0]' to bel 'X9/Y0/io0'
Info: constrained 'vga_r[1]' to bel 'X8/Y0/io0'
Info: constrained 'vga_r[2]' to bel 'X6/Y0/io0'
Info: constrained 'vga_r[3]' to bel 'X7/Y0/io1'
Info: constrained 'btn' to bel 'X21/Y0/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      224 LCs used as LUT4 only
Info:       10 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       46 LCs used as DFF only
Info: Packing carries..
Info:       77 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll36.pll_inst' to X12/Y31/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: Constraining chains...
Info:       14 LCs used to legalise carry chains.
Info: Checksum: 0x0dfc6709

Info: Annotating ports with timing budgets for target frequency 36.00 MHz
Info: Checksum: 0xf0993903

Info: Device utilisation:
Info: 	         ICESTORM_LC:   373/ 5280     7%
Info: 	        ICESTORM_RAM:     0/   30     0%
Info: 	               SB_IO:    17/   96    17%
Info: 	               SB_GB:     1/    8    12%
Info: 	        ICESTORM_PLL:     1/    1   100%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 19 cells based on constraints.
Info: Creating initial analytic placement for 268 cells, random placement wirelen = 7396.
Info:     at initial placer iter 0, wirelen = 380
Info:     at initial placer iter 1, wirelen = 350
Info:     at initial placer iter 2, wirelen = 350
Info:     at initial placer iter 3, wirelen = 349
Info: Running main analytical placer.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 346, spread = 1425, legal = 1535; time = 0.00s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 390, spread = 1227, legal = 1339; time = 0.00s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 415, spread = 1108, legal = 1192; time = 0.00s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 446, spread = 1262, legal = 1306; time = 0.00s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 480, spread = 1315, legal = 1394; time = 0.00s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 519, spread = 1313, legal = 1340; time = 0.00s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 534, spread = 1178, legal = 1294; time = 0.00s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 532, spread = 1249, legal = 1308; time = 0.00s
Info: HeAP Placer Time: 0.05s
Info:   of which solving equations: 0.04s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 292, wirelen = 1192
Info:   at iteration #5: temp = 0.000000, timing cost = 321, wirelen = 997
Info:   at iteration #10: temp = 0.000000, timing cost = 284, wirelen = 949
Info:   at iteration #15: temp = 0.000000, timing cost = 278, wirelen = 917
Info:   at iteration #19: temp = 0.000000, timing cost = 267, wirelen = 898 
Info: SA placement time 0.10s

Info: Max frequency for clock 'clock_36mhz': 40.18 MHz (PASS at 36.00 MHz)

Info: Max delay <async>             -> posedge clock_36mhz: 9.72 ns
Info: Max delay posedge clock_36mhz -> <async>            : 28.84 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ -1061,    162) |**** 
Info: [   162,   1385) | 
Info: [  1385,   2608) |* 
Info: [  2608,   3831) |****************** 
Info: [  3831,   5054) |** 
Info: [  5054,   6277) |***** 
Info: [  6277,   7500) |*************** 
Info: [  7500,   8723) |********************************** 
Info: [  8723,   9946) | 
Info: [  9946,  11169) |**** 
Info: [ 11169,  12392) |* 
Info: [ 12392,  13615) |** 
Info: [ 13615,  14838) |*** 
Info: [ 14838,  16061) | 
Info: [ 16061,  17284) |* 
Info: [ 17284,  18507) |****** 
Info: [ 18507,  19730) |******************** 
Info: [ 19730,  20953) |************************ 
Info: [ 20953,  22176) |************************** 
Info: [ 22176,  23399) |********************* 
Info: Checksum: 0x70f90ae4

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1031 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       89        825 |   89   825 |       145|       0.05       0.05|
Info:       1172 |      115        972 |   26   147 |         0|       0.03       0.08|
Info: Routing complete.
Info: Router1 time 0.08s
Info: Checksum: 0xf01e6ad9

Info: Critical path report for clock 'clock_36mhz' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source core.hscan_pos_SB_DFFSR_Q_10_DFFLC.O
Info:  1.8  3.2    Net core.hscan_pos[0] budget 2.326000 ns (8,5) -> (7,4)
Info:                Sink $nextpnr_ICESTORM_LC_0.I1
Info:                Defined in:
Info:                  src/vga_vistreamer.v:36.13-48.6
Info:                  src/vga_core.v:73.25-73.41
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.7  3.8  Source $nextpnr_ICESTORM_LC_0.COUT
Info:  0.0  3.8    Net $nextpnr_ICESTORM_LC_0$O budget 0.000000 ns (7,4) -> (7,4)
Info:                Sink core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_8_LC.CIN
Info:  0.3  4.1  Source core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_8_LC.COUT
Info:  0.0  4.1    Net core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] budget 0.000000 ns (7,4) -> (7,4)
Info:                Sink core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_7_LC.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:36.13-48.6
Info:                  src/vga_core.v:73.25-73.41
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  4.4  Source core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_7_LC.COUT
Info:  0.0  4.4    Net core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] budget 0.000000 ns (7,4) -> (7,4)
Info:                Sink core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_6_LC.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:36.13-48.6
Info:                  src/vga_core.v:73.25-73.41
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  4.7  Source core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_6_LC.COUT
Info:  0.0  4.7    Net core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] budget 0.000000 ns (7,4) -> (7,4)
Info:                Sink core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_5_LC.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:36.13-48.6
Info:                  src/vga_core.v:73.25-73.41
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  4.9  Source core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_5_LC.COUT
Info:  0.0  4.9    Net core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] budget 0.000000 ns (7,4) -> (7,4)
Info:                Sink core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_4_LC.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:36.13-48.6
Info:                  src/vga_core.v:73.25-73.41
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  5.2  Source core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_4_LC.COUT
Info:  0.0  5.2    Net core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] budget 0.000000 ns (7,4) -> (7,4)
Info:                Sink core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_3_LC.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:36.13-48.6
Info:                  src/vga_core.v:73.25-73.41
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  5.5  Source core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_3_LC.COUT
Info:  0.0  5.5    Net core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] budget 0.000000 ns (7,4) -> (7,4)
Info:                Sink core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_2_LC.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:36.13-48.6
Info:                  src/vga_core.v:73.25-73.41
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  5.8  Source core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_2_LC.COUT
Info:  0.6  6.3    Net core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_I3[8] budget 0.560000 ns (7,4) -> (7,5)
Info:                Sink core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:36.13-48.6
Info:                  src/vga_core.v:73.25-73.41
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  6.6  Source core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_1_LC.COUT
Info:  0.0  6.6    Net core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_I3[9] budget 0.000000 ns (7,5) -> (7,5)
Info:                Sink core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:36.13-48.6
Info:                  src/vga_core.v:73.25-73.41
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  6.9  Source core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_LC.COUT
Info:  0.7  7.5    Net core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_I3[10] budget 0.660000 ns (7,5) -> (7,5)
Info:                Sink core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_9_LC.I3
Info:                Defined in:
Info:                  src/vga_vistreamer.v:36.13-48.6
Info:                  src/vga_core.v:73.25-73.41
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.9  8.4  Source core.hscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_9_LC.O
Info:  1.8 10.2    Net core.hscan_pos_SB_DFFSR_Q_D[10] budget 2.326000 ns (7,5) -> (7,5)
Info:                Sink reset_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  src/vga_vistreamer.v:36.13-48.6
Info:                  src/vga_core.v:73.25-73.41
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27
Info:  1.2 11.4  Source reset_SB_LUT4_I3_2_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  2.4 13.8    Net reset_SB_LUT4_I3_2_I2_SB_LUT4_O_I1[2] budget 2.326000 ns (7,5) -> (7,7)
Info:                Sink reset_SB_LUT4_I3_2_I2_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 14.7  Source reset_SB_LUT4_I3_2_I2_SB_LUT4_O_LC.O
Info:  2.3 17.0    Net reset_SB_LUT4_I3_2_I2[0] budget 2.326000 ns (7,7) -> (8,7)
Info:                Sink core.vscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  src/vga_vistreamer.v:36.13-48.6
Info:                  src/vga_core.v:91.29-91.45
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 18.3  Source core.vscan_pos_SB_DFFSR_Q_D_SB_LUT4_O_1_LC.O
Info:  1.8 20.0    Net core.vscan_pos_SB_DFFSR_Q_D[0] budget 2.325000 ns (8,7) -> (8,8)
Info:                Sink core.vscan_pos_SB_DFFSR_Q_D_SB_LUT4_I1_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 21.2  Source core.vscan_pos_SB_DFFSR_Q_D_SB_LUT4_I1_LC.O
Info:  1.8 23.0    Net reset_SB_LUT4_I3_1_I0[0] budget 2.325000 ns (8,8) -> (7,7)
Info:                Sink reset_SB_LUT4_I3_1_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 24.3  Source reset_SB_LUT4_I3_1_LC.O
Info:  1.7 26.0    Net core.vscan_pos_SB_DFFSR_Q_R budget 2.325000 ns (7,7) -> (8,8)
Info:                Sink core.vscan_pos_SB_DFFSR_Q_DFFLC.SR
Info:  0.1 26.1  Setup core.vscan_pos_SB_DFFSR_Q_DFFLC.SR
Info: 11.4 ns logic, 14.7 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clock_36mhz':
Info: curr total
Info:  0.0  0.0  Source reset$sb_io.D_IN_0
Info:  4.0  4.0    Net reset$SB_IO_IN budget 8.643000 ns (16,0) -> (4,3)
Info:                Sink vga_h_sync_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  4.9  Source vga_h_sync_SB_LUT4_I2_LC.O
Info:  1.8  6.7    Net vga_h_sync_SB_LUT4_I2_O budget 2.531000 ns (4,3) -> (5,2)
Info:                Sink globcache.mem[1]_SB_DFFESR_Q_E_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  7.5  Source globcache.mem[1]_SB_DFFESR_Q_E_SB_LUT4_O_LC.O
Info:  1.8  9.3    Net globcache.mem[1]_SB_DFFESR_Q_E budget 2.531000 ns (5,2) -> (5,2)
Info:                Sink globcache.mem[1]_SB_DFFESR_Q_DFFLC.CEN
Info:  0.1  9.4  Setup globcache.mem[1]_SB_DFFESR_Q_DFFLC.CEN
Info: 1.8 ns logic, 7.6 ns routing

Info: Critical path report for cross-domain path 'posedge clock_36mhz' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source core.hscan_pos_SB_DFFSR_Q_9_DFFLC.O
Info:  2.4  3.8    Net core.hscan_pos[1] budget 0.000000 ns (8,5) -> (8,3)
Info:                Sink core.hscan_pos_SB_LUT4_I3_2_LC.I3
Info:                Defined in:
Info:                  src/vga_vistreamer.v:36.13-48.6
Info:                  src/vga_core.v:40.16-40.25
Info:  0.9  4.7  Source core.hscan_pos_SB_LUT4_I3_2_LC.O
Info:  3.0  7.6    Net core.hscan_pos_SB_DFFSR_Q_10_D[1] budget 0.000000 ns (8,3) -> (10,2)
Info:                Sink vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8$CARRY.I2
Info:                Defined in:
Info:                  src/vga_vistreamer.v:36.13-48.6
Info:                  src/vga_core.v:51.90-51.164
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.6  8.2  Source vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0  8.2    Net vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[1] budget 0.000000 ns (10,2) -> (10,2)
Info:                Sink vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7$CARRY.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:36.13-48.6
Info:                  src/vga_core.v:49.50-49.91
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  8.5  Source vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0  8.5    Net vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[2] budget 0.000000 ns (10,2) -> (10,2)
Info:                Sink vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6$CARRY.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:36.13-48.6
Info:                  src/vga_core.v:49.50-49.91
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  8.8  Source vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0  8.8    Net vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[3] budget 0.000000 ns (10,2) -> (10,2)
Info:                Sink vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:36.13-48.6
Info:                  src/vga_core.v:49.50-49.91
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  9.1  Source vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0  9.1    Net vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[4] budget 0.000000 ns (10,2) -> (10,2)
Info:                Sink vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:36.13-48.6
Info:                  src/vga_core.v:49.50-49.91
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  9.3  Source vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0  9.3    Net vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[5] budget 0.000000 ns (10,2) -> (10,2)
Info:                Sink vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:36.13-48.6
Info:                  src/vga_core.v:49.50-49.91
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  9.6  Source vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0  9.6    Net vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[6] budget 0.000000 ns (10,2) -> (10,2)
Info:                Sink vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:36.13-48.6
Info:                  src/vga_core.v:49.50-49.91
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  9.9  Source vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.COUT
Info:  0.6 10.5    Net vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[7] budget 0.560000 ns (10,2) -> (10,3)
Info:                Sink vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:36.13-48.6
Info:                  src/vga_core.v:49.50-49.91
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 10.7  Source vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0 10.7    Net vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[8] budget 0.000000 ns (10,3) -> (10,3)
Info:                Sink vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:36.13-48.6
Info:                  src/vga_core.v:49.50-49.91
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 11.0  Source vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0 11.0    Net vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2[9] budget 0.000000 ns (10,3) -> (10,3)
Info:                Sink vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  src/vga_vistreamer.v:36.13-48.6
Info:                  src/vga_core.v:49.50-49.91
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 11.3  Source vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.COUT
Info:  0.7 12.0    Net $nextpnr_ICESTORM_LC_13$I3 budget 0.660000 ns (10,3) -> (10,3)
Info:                Sink $nextpnr_ICESTORM_LC_13.I3
Info:  0.9 12.8  Source $nextpnr_ICESTORM_LC_13.O
Info:  2.4 15.2    Net vga_h_sync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2] budget 10.025000 ns (10,3) -> (9,5)
Info:                Sink vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  src/vga_vistreamer.v:36.13-48.6
Info:                  src/vga_core.v:49.50-49.91
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  1.2 16.4  Source vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_LC.O
Info:  1.8 18.2    Net vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1] budget 2.506000 ns (9,5) -> (9,5)
Info:                Sink vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 19.1  Source vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_LC.O
Info:  3.0 22.0    Net vga_v_sync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_O[0] budget 2.506000 ns (9,5) -> (5,9)
Info:                Sink vga_g_SB_LUT4_O_2_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 23.2  Source vga_g_SB_LUT4_O_2_LC.O
Info:  6.4 29.6    Net vga_g[1]$SB_IO_OUT budget 2.506000 ns (5,9) -> (8,31)
Info:                Sink vga_g[1]$sb_io.D_OUT_0
Info:                Defined in:
Info:                  src/vga_vistreamer.v:11.21-11.26
Info: 9.5 ns logic, 20.1 ns routing

Info: Max frequency for clock 'clock_36mhz': 38.27 MHz (PASS at 36.00 MHz)

Info: Max delay <async>             -> posedge clock_36mhz: 9.45 ns
Info: Max delay posedge clock_36mhz -> <async>            : 29.62 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ -1847,   -585) |*** 
Info: [  -585,    677) |* 
Info: [   677,   1939) |************ 
Info: [  1939,   3201) |******* 
Info: [  3201,   4463) |** 
Info: [  4463,   5725) |*********** 
Info: [  5725,   6987) |********************* 
Info: [  6987,   8249) |********************** 
Info: [  8249,   9511) | 
Info: [  9511,  10773) |** 
Info: [ 10773,  12035) |*** 
Info: [ 12035,  13297) |** 
Info: [ 13297,  14559) |*** 
Info: [ 14559,  15821) | 
Info: [ 15821,  17083) |**** 
Info: [ 17083,  18345) |***** 
Info: [ 18345,  19607) |************* 
Info: [ 19607,  20869) |**************************** 
Info: [ 20869,  22131) |*************** 
Info: [ 22131,  23393) |********************************* 
1 warning, 0 errors

Info: Program finished normally.
