/*********************************************************************
/
/    Copyright, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996.
/     All Rights Reserved by:
/        RSA
/        7701 Six Forks Road
/        Suite 120
/        Raleigh, NC 27615
/        (919) 846-7171
/
/    This document contains material confidential to RSA.
/    Its contents must not be revealed, used or disclosed to
/    anyone or company with out written permession by RSA.
/    The information contained herein is solely for the use of RSA.
/
/    File: mt_gpio.h
/
/    Version:  1.00
/
/    Function: MUSKET-specific GPIO interface constants.
/
/    Product:  Musket
/    History:
/
/        Created: 12/21/95
/
/        ----------------------------
/        -    Modifications       -
/        ----------------------------
/
/        Author & Date: RSA
/        Description:
/        Reason:
/
*********************************************************************/

/*-------------------------------------------------------------------

   Musket GPIO pin definitions
   ===========================

   The Peripheral Base Address (PBA) serves as the base for
   the following register sets, which are offset as shown below:

   Interrupt            000-0FF
   Timer                100-1FF
   GPIO & Soft UART     200-2FF
   Serial UART          300-3FF
   16550                400-4FF
   Host Interface       500-6FF

------------------------------------------------------------------ */
#if !defined _MT_GPIO_H_
  #define _MT_GPIO_H_


  #define CHIP_ARM610   1
  #define CHIP_MUSKET   2
  #define CHIP          CHIP_MUSKET

 #ifndef __riscos
  #define PBA     0xFFC000         /* Musket Peripheral Base Address    */

  #define GPPFR   (PBA + 0x200)     /* GPIO Pin Function Register        */

  #define GPR0    (PBA + 0x204)     /* General Purpose I/O Registers 0-2 */
  #define GPR1    (PBA + 0x208)
  #define GPR2    (PBA + 0x20C)

  #define GPCR0   (PBA + 0x210)     /* GPIO Configuration Registers 0-2  */
  #define GPCR1   (PBA + 0x214)
  #define GPCR2   (PBA + 0x218)

  /*-------------------------------------------------------------------

     GPR0, GPCR0 contains GPIO pins 0-7
     GPR1, GPCR1 contains GPIO pins 8-15
     GPR2, GPCR2 contains GPIO pins 16-23

     Each GPR register is 16 bits wide, with alternating sequences
     of 4 mask bits and 4 GPIO bits, as shown below for GPR0:

     15 14 13 12  11 10 09 08   07 06 05 04  03 02 01 00
     M3 M2 M1 M0  G7 G6 G5 G4   M3 M2 M1 M0  G3 G2 G1 G0

     When writing to the GPR register, only those GPIO bits whose
     corresponding Mask bits are 1 will be affected.

     To set,   write 1 to the pin's bit and 1 to its mask bit.
     To clear, write 0 to the pin's bit and 1 to its mask bit.

     GPPFR (GPIO Pin Function Register) contains only 6 bits with
     no mask bits, so it can be set like a normal register.

     Musket GPIO definitions are as per sheet 6 of 10 (XILINX Block)
     on Cirrus Doc #XILINX-08-10-95, on page 56 of Cutlass EEB manual
     dated 01/10/1996, authored by Roger Fang (see JP9 & JP11).

  ------------------------------------------------------------------ */

  /* Relevant GPR0, GPCR0 bit locations */
  #define GPIO_BIT_HOOK_RELAY         3      /* GPIO 3 - GPR0, GPCR0 */
  #define GPIO_BIT_VOICE_RELAY        8      /* GPIO 4 - GPR0, GPCR0 */
  #define GPIO_BIT_CID_RELAY          9      /* GPIO 5 - GPR0, GPCR0 */
  #define GPIO_BIT_DSVD_RELAY         10     /* GPIO 6 - GPR0, GPCR0 */
  #define GPIO_BIT_LOCAL_PHONE_RELAY  11     /* GPIO 7 - GPR0, GPCR0 */

  /* Relevant GPR1, GPCR1 bit locations */
  #define GPIO_BIT_SPK_HS_RELAY       0      /* GPIO 0 - GPR1, GPCR1 */

/* ramn 4/16/96 */
  #define GPIO_BIT_DSP_CFG_RELAY		0  /* GPIO 16 - GPR2, GPCR2 */
  #define GPIO_BIT_DSP_RESET_RELAY	1	/* GPIO 17 - GPR2, GPCR2 */

/* ramn 7/16/96 */
  #define GPIO_BIT_AA_LED		9        /* GPIO 13 - GPR1, GPCR1 */
  #define GPIO_BIT_HS_LED		10        /* GPIO 14 - GPR1, GPCR1 */
  #define GPIO_BIT_EC_LED		8        /* GPIO 20 - GPR2, GPCR2 */

  /* Relevant GPPFR bits (Pin Function Register) */
  #define GPIO_BIT_MODE32             0
  #define GPIO_BIT_SUEN               1
  #define GPIO_BIT_EIEN0              2
  #define GPIO_BIT_EIEN1              3
  #define GPIO_BIT_INTAEN             4
  #define GPIO_BIT_STOPEN             5
  #define GPIO_BIT_WAITEN             6

  /* Bitmasks for setting GPPFR */
  #define GPIO_MASK_MODE32            0x01
  #define GPIO_MASK_SUEN              0x02
  #define GPIO_MASK_EIEN0             0x04
  #define GPIO_MASK_EIEN1             0x08
  #define GPIO_MASK_INTAEN            0x10
  #define GPIO_MASK_STOPEN            0x20
  #define GPIO_MASK_WAITEN            0x40

  /* Match GPIO register bits with their register locations */
  #define GPR_HOOK_RELAY    GPR0
  #define GPR_VOICE_RELAY   GPR0
  #define GPR_CID_RELAY     GPR0
  #define GPR_DSVD_RELAY    GPR0
  #define GPR_PHONE_RELAY   GPR0

  #define GPR_SPK_HS_RELAY  GPR1

  #define GPR_DSP_RESET_RELAY	GPR2 /* ramn 4/16/96 */
  #define GPR_DSP_CFG_RELAY	GPR2

/* ramn 7/16/96 */
  #define GPR_HS_LED  GPR1
  #define GPR_AA_LED  GPR1
  #define GPR_EC_LED  GPR2


  #define GPR_MODE32        GPPFR
  #define GPR_SUEN          GPPFR
  #define GPR_EIEN0         GPPFR
  #define GPR_EIEN1         GPPFR
  #define GPR_INTAEN        GPPFR
  #define GPR_STOPEN        GPPFR
  #define GPR_WAITEN        GPPFR

  /* Input / output defines for GPIO Configuration Register (GPCR) */
  #define GPIO_INPUT        0
  #define GPIO_OUTPUT       1

 #endif
  /* Active LOW for relays */
  #define ACTIVATE          0
  #define DEACTIVATE        1
#endif
