-- Project:   C:\Users\gopik\OneDrive\Documents\PSoC Creator\Workspace02\Design01.cydsn\Design01.cyprj
-- Generated: 12/02/2017 03:17:01
-- PSoC Creator  4.1 Update 1

ENTITY Design01 IS
    PORT(
        Right_Eyeball_Pan(0)_PAD : OUT std_ulogic;
        Right_Eyeball_Tilt(0)_PAD : OUT std_ulogic;
        Left_Eyeball_Tilt(0)_PAD : OUT std_ulogic;
        Left_Eyeball_Pan(0)_PAD : OUT std_ulogic;
        Right_Eyebrow_Pan(0)_PAD : OUT std_ulogic;
        Right_Eyebrow_Tilt(0)_PAD : OUT std_ulogic;
        Left_Eyebrow_Pan(0)_PAD : OUT std_ulogic;
        Left_Eyebrow_Tilt(0)_PAD : OUT std_ulogic;
        NeckHandle_Right(0)_PAD : OUT std_ulogic;
        NeckHandle_Left(0)_PAD : OUT std_ulogic;
        Upper_Lips_Left(0)_PAD : OUT std_ulogic;
        Upper_Lips_Right(0)_PAD : OUT std_ulogic;
        Lower_Lips_Left(0)_PAD : OUT std_ulogic;
        Lower_Lips_Right(0)_PAD : OUT std_ulogic;
        Eye_Rod_1(0)_PAD : OUT std_ulogic;
        Eye_Rod_2(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Design01;

ARCHITECTURE __DEFAULT__ OF Design01 IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Eye_Rod_1(0)__PA : bit;
    SIGNAL Eye_Rod_2(0)__PA : bit;
    SIGNAL Left_Eyeball_Pan(0)__PA : bit;
    SIGNAL Left_Eyeball_Tilt(0)__PA : bit;
    SIGNAL Left_Eyebrow_Pan(0)__PA : bit;
    SIGNAL Left_Eyebrow_Tilt(0)__PA : bit;
    SIGNAL Lower_Lips_Left(0)__PA : bit;
    SIGNAL Lower_Lips_Right(0)__PA : bit;
    SIGNAL NeckHandle_Left(0)__PA : bit;
    SIGNAL NeckHandle_Right(0)__PA : bit;
    SIGNAL Net_1636 : bit;
    ATTRIBUTE placement_force OF Net_1636 : SIGNAL IS "U(3,3,A)2";
    SIGNAL Net_180 : bit;
    ATTRIBUTE udbclken_assigned OF Net_180 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_180 : SIGNAL IS true;
    SIGNAL Net_180_local : bit;
    SIGNAL Net_203 : bit;
    ATTRIBUTE placement_force OF Net_203 : SIGNAL IS "U(0,2,A)2";
    SIGNAL Net_2097 : bit;
    ATTRIBUTE udbclken_assigned OF Net_2097 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_2097 : SIGNAL IS true;
    SIGNAL Net_2097_local : bit;
    SIGNAL Net_2166 : bit;
    ATTRIBUTE placement_force OF Net_2166 : SIGNAL IS "U(1,0,A)2";
    SIGNAL Net_2197 : bit;
    ATTRIBUTE placement_force OF Net_2197 : SIGNAL IS "U(1,3,A)2";
    SIGNAL Net_2328 : bit;
    ATTRIBUTE placement_force OF Net_2328 : SIGNAL IS "U(0,2,A)3";
    SIGNAL Net_2454 : bit;
    ATTRIBUTE placement_force OF Net_2454 : SIGNAL IS "U(3,0,A)2";
    SIGNAL Net_2489 : bit;
    ATTRIBUTE placement_force OF Net_2489 : SIGNAL IS "U(3,0,A)3";
    SIGNAL Net_274 : bit;
    ATTRIBUTE placement_force OF Net_274 : SIGNAL IS "U(1,3,A)3";
    SIGNAL Net_32 : bit;
    ATTRIBUTE placement_force OF Net_32 : SIGNAL IS "U(2,1,A)2";
    SIGNAL Net_323 : bit;
    ATTRIBUTE placement_force OF Net_323 : SIGNAL IS "U(0,1,A)2";
    SIGNAL Net_334 : bit;
    ATTRIBUTE udbclken_assigned OF Net_334 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_334 : SIGNAL IS true;
    SIGNAL Net_334_local : bit;
    SIGNAL Net_356 : bit;
    ATTRIBUTE placement_force OF Net_356 : SIGNAL IS "U(2,2,A)2";
    SIGNAL Net_367 : bit;
    ATTRIBUTE udbclken_assigned OF Net_367 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_367 : SIGNAL IS true;
    SIGNAL Net_367_local : bit;
    SIGNAL Net_388 : bit;
    ATTRIBUTE placement_force OF Net_388 : SIGNAL IS "U(3,3,A)3";
    SIGNAL Net_400 : bit;
    ATTRIBUTE udbclken_assigned OF Net_400 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_400 : SIGNAL IS true;
    SIGNAL Net_400_local : bit;
    SIGNAL Net_421 : bit;
    ATTRIBUTE placement_force OF Net_421 : SIGNAL IS "U(1,0,A)3";
    SIGNAL Net_433 : bit;
    ATTRIBUTE udbclken_assigned OF Net_433 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_433 : SIGNAL IS true;
    SIGNAL Net_433_local : bit;
    SIGNAL Net_46 : bit;
    ATTRIBUTE placement_force OF Net_46 : SIGNAL IS "U(2,1,A)3";
    SIGNAL Net_728 : bit;
    ATTRIBUTE placement_force OF Net_728 : SIGNAL IS "U(0,1,A)3";
    SIGNAL Net_738 : bit;
    ATTRIBUTE placement_force OF Net_738 : SIGNAL IS "U(2,2,A)3";
    SIGNAL Net_81 : bit;
    ATTRIBUTE udbclken_assigned OF Net_81 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_81 : SIGNAL IS true;
    SIGNAL Net_81_local : bit;
    SIGNAL Net_849 : bit;
    ATTRIBUTE udbclken_assigned OF Net_849 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_849 : SIGNAL IS true;
    SIGNAL Net_849_local : bit;
    SIGNAL Right_Eyeball_Pan(0)__PA : bit;
    SIGNAL Right_Eyeball_Tilt(0)__PA : bit;
    SIGNAL Right_Eyebrow_Pan(0)__PA : bit;
    SIGNAL Right_Eyebrow_Tilt(0)__PA : bit;
    SIGNAL Upper_Lips_Left(0)__PA : bit;
    SIGNAL Upper_Lips_Right(0)__PA : bit;
    SIGNAL \Eye_Rod:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Eye_Rod:PWMUDB:cmp2_less\ : bit;
    SIGNAL \Eye_Rod:PWMUDB:control_0\ : bit;
    SIGNAL \Eye_Rod:PWMUDB:control_1\ : bit;
    SIGNAL \Eye_Rod:PWMUDB:control_2\ : bit;
    SIGNAL \Eye_Rod:PWMUDB:control_3\ : bit;
    SIGNAL \Eye_Rod:PWMUDB:control_4\ : bit;
    SIGNAL \Eye_Rod:PWMUDB:control_5\ : bit;
    SIGNAL \Eye_Rod:PWMUDB:control_6\ : bit;
    SIGNAL \Eye_Rod:PWMUDB:control_7\ : bit;
    SIGNAL \Eye_Rod:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \Eye_Rod:PWMUDB:prevCompare1\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \Eye_Rod:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \Eye_Rod:PWMUDB:prevCompare2\ : SIGNAL IS "U(1,0,B)2";
    SIGNAL \Eye_Rod:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \Eye_Rod:PWMUDB:runmode_enable\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \Eye_Rod:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Eye_Rod:PWMUDB:status_0\ : SIGNAL IS "U(1,0,B)1";
    SIGNAL \Eye_Rod:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \Eye_Rod:PWMUDB:status_1\ : SIGNAL IS "U(1,0,B)3";
    SIGNAL \Eye_Rod:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Eye_Rod:PWMUDB:status_2\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \Eye_Rod:PWMUDB:status_3\ : bit;
    SIGNAL \Eye_Rod:PWMUDB:tc_i\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:cmp2_less\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:control_0\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:control_1\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:control_2\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:control_3\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:control_4\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:control_5\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:control_6\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:control_7\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \Left_Eyeball:PWMUDB:prevCompare1\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \Left_Eyeball:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \Left_Eyeball:PWMUDB:prevCompare2\ : SIGNAL IS "U(3,0,B)2";
    SIGNAL \Left_Eyeball:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \Left_Eyeball:PWMUDB:runmode_enable\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Left_Eyeball:PWMUDB:status_0\ : SIGNAL IS "U(3,0,B)1";
    SIGNAL \Left_Eyeball:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \Left_Eyeball:PWMUDB:status_1\ : SIGNAL IS "U(3,0,B)3";
    SIGNAL \Left_Eyeball:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Left_Eyeball:PWMUDB:status_2\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \Left_Eyeball:PWMUDB:status_3\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:tc_i\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:cmp2_less\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:control_0\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:control_1\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:control_2\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:control_3\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:control_4\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:control_5\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:control_6\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:control_7\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \Left_Eyebrow:PWMUDB:prevCompare1\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \Left_Eyebrow:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \Left_Eyebrow:PWMUDB:prevCompare2\ : SIGNAL IS "U(1,3,B)2";
    SIGNAL \Left_Eyebrow:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \Left_Eyebrow:PWMUDB:runmode_enable\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Left_Eyebrow:PWMUDB:status_0\ : SIGNAL IS "U(1,3,B)1";
    SIGNAL \Left_Eyebrow:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \Left_Eyebrow:PWMUDB:status_1\ : SIGNAL IS "U(1,3,B)3";
    SIGNAL \Left_Eyebrow:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Left_Eyebrow:PWMUDB:status_2\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \Left_Eyebrow:PWMUDB:status_3\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:tc_i\ : bit;
    SIGNAL \Lower_Lips:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Lower_Lips:PWMUDB:cmp2_less\ : bit;
    SIGNAL \Lower_Lips:PWMUDB:control_0\ : bit;
    SIGNAL \Lower_Lips:PWMUDB:control_1\ : bit;
    SIGNAL \Lower_Lips:PWMUDB:control_2\ : bit;
    SIGNAL \Lower_Lips:PWMUDB:control_3\ : bit;
    SIGNAL \Lower_Lips:PWMUDB:control_4\ : bit;
    SIGNAL \Lower_Lips:PWMUDB:control_5\ : bit;
    SIGNAL \Lower_Lips:PWMUDB:control_6\ : bit;
    SIGNAL \Lower_Lips:PWMUDB:control_7\ : bit;
    SIGNAL \Lower_Lips:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \Lower_Lips:PWMUDB:prevCompare1\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \Lower_Lips:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \Lower_Lips:PWMUDB:prevCompare2\ : SIGNAL IS "U(3,3,B)2";
    SIGNAL \Lower_Lips:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \Lower_Lips:PWMUDB:runmode_enable\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Lower_Lips:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Lower_Lips:PWMUDB:status_0\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \Lower_Lips:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \Lower_Lips:PWMUDB:status_1\ : SIGNAL IS "U(3,3,B)3";
    SIGNAL \Lower_Lips:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Lower_Lips:PWMUDB:status_2\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \Lower_Lips:PWMUDB:status_3\ : bit;
    SIGNAL \Lower_Lips:PWMUDB:tc_i\ : bit;
    SIGNAL \NeckHandle:PWMUDB:cmp1_less\ : bit;
    SIGNAL \NeckHandle:PWMUDB:cmp2_less\ : bit;
    SIGNAL \NeckHandle:PWMUDB:control_0\ : bit;
    SIGNAL \NeckHandle:PWMUDB:control_1\ : bit;
    SIGNAL \NeckHandle:PWMUDB:control_2\ : bit;
    SIGNAL \NeckHandle:PWMUDB:control_3\ : bit;
    SIGNAL \NeckHandle:PWMUDB:control_4\ : bit;
    SIGNAL \NeckHandle:PWMUDB:control_5\ : bit;
    SIGNAL \NeckHandle:PWMUDB:control_6\ : bit;
    SIGNAL \NeckHandle:PWMUDB:control_7\ : bit;
    SIGNAL \NeckHandle:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \NeckHandle:PWMUDB:prevCompare1\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \NeckHandle:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \NeckHandle:PWMUDB:prevCompare2\ : SIGNAL IS "U(0,1,B)2";
    SIGNAL \NeckHandle:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \NeckHandle:PWMUDB:runmode_enable\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \NeckHandle:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \NeckHandle:PWMUDB:status_0\ : SIGNAL IS "U(0,1,B)1";
    SIGNAL \NeckHandle:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \NeckHandle:PWMUDB:status_1\ : SIGNAL IS "U(0,1,B)3";
    SIGNAL \NeckHandle:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \NeckHandle:PWMUDB:status_2\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \NeckHandle:PWMUDB:status_3\ : bit;
    SIGNAL \NeckHandle:PWMUDB:tc_i\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:cmp2_less\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:control_0\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:control_1\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:control_2\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:control_3\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:control_4\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:control_5\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:control_6\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:control_7\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \Right_Eyeball:PWMUDB:prevCompare1\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \Right_Eyeball:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \Right_Eyeball:PWMUDB:prevCompare2\ : SIGNAL IS "U(2,1,B)2";
    SIGNAL \Right_Eyeball:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \Right_Eyeball:PWMUDB:runmode_enable\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Right_Eyeball:PWMUDB:status_0\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \Right_Eyeball:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \Right_Eyeball:PWMUDB:status_1\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \Right_Eyeball:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Right_Eyeball:PWMUDB:status_2\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \Right_Eyeball:PWMUDB:status_3\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:tc_i\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:cmp2_less\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:control_0\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:control_1\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:control_2\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:control_3\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:control_4\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:control_5\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:control_6\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:control_7\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \Right_Eyebrow:PWMUDB:prevCompare1\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \Right_Eyebrow:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \Right_Eyebrow:PWMUDB:prevCompare2\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \Right_Eyebrow:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \Right_Eyebrow:PWMUDB:runmode_enable\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Right_Eyebrow:PWMUDB:status_0\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \Right_Eyebrow:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \Right_Eyebrow:PWMUDB:status_1\ : SIGNAL IS "U(0,2,B)3";
    SIGNAL \Right_Eyebrow:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Right_Eyebrow:PWMUDB:status_2\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \Right_Eyebrow:PWMUDB:status_3\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:tc_i\ : bit;
    SIGNAL \Upper_Lips:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Upper_Lips:PWMUDB:cmp2_less\ : bit;
    SIGNAL \Upper_Lips:PWMUDB:control_0\ : bit;
    SIGNAL \Upper_Lips:PWMUDB:control_1\ : bit;
    SIGNAL \Upper_Lips:PWMUDB:control_2\ : bit;
    SIGNAL \Upper_Lips:PWMUDB:control_3\ : bit;
    SIGNAL \Upper_Lips:PWMUDB:control_4\ : bit;
    SIGNAL \Upper_Lips:PWMUDB:control_5\ : bit;
    SIGNAL \Upper_Lips:PWMUDB:control_6\ : bit;
    SIGNAL \Upper_Lips:PWMUDB:control_7\ : bit;
    SIGNAL \Upper_Lips:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \Upper_Lips:PWMUDB:prevCompare1\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \Upper_Lips:PWMUDB:prevCompare2\ : bit;
    ATTRIBUTE placement_force OF \Upper_Lips:PWMUDB:prevCompare2\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \Upper_Lips:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \Upper_Lips:PWMUDB:runmode_enable\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Upper_Lips:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Upper_Lips:PWMUDB:status_0\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \Upper_Lips:PWMUDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \Upper_Lips:PWMUDB:status_1\ : SIGNAL IS "U(2,2,B)3";
    SIGNAL \Upper_Lips:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Upper_Lips:PWMUDB:status_2\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \Upper_Lips:PWMUDB:status_3\ : bit;
    SIGNAL \Upper_Lips:PWMUDB:tc_i\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \NeckHandle:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Upper_Lips:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Lower_Lips:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Eye_Rod:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF Right_Eyeball_Pan(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Right_Eyeball_Pan(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF Right_Eyeball_Tilt(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Right_Eyeball_Tilt(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF Left_Eyeball_Tilt(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Left_Eyeball_Tilt(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF Left_Eyeball_Pan(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Left_Eyeball_Pan(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF Right_Eyebrow_Pan(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Right_Eyebrow_Pan(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF Right_Eyebrow_Tilt(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Right_Eyebrow_Tilt(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Left_Eyebrow_Pan(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF Left_Eyebrow_Pan(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF Left_Eyebrow_Tilt(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF Left_Eyebrow_Tilt(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF NeckHandle_Right(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF NeckHandle_Right(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF NeckHandle_Left(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF NeckHandle_Left(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF Upper_Lips_Left(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Upper_Lips_Left(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF Upper_Lips_Right(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Upper_Lips_Right(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF Lower_Lips_Left(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Lower_Lips_Left(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF Lower_Lips_Right(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Lower_Lips_Right(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF Eye_Rod_1(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF Eye_Rod_1(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF Eye_Rod_2(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF Eye_Rod_2(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF \Right_Eyeball:PWMUDB:status_2\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \Right_Eyeball:PWMUDB:status_2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Left_Eyeball:PWMUDB:status_2\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \Left_Eyeball:PWMUDB:status_2\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Right_Eyebrow:PWMUDB:status_2\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \Right_Eyebrow:PWMUDB:status_2\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Left_Eyebrow:PWMUDB:status_2\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \Left_Eyebrow:PWMUDB:status_2\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \NeckHandle:PWMUDB:status_2\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \NeckHandle:PWMUDB:status_2\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Upper_Lips:PWMUDB:status_2\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \Upper_Lips:PWMUDB:status_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Lower_Lips:PWMUDB:status_2\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \Lower_Lips:PWMUDB:status_2\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Eye_Rod:PWMUDB:status_2\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \Eye_Rod:PWMUDB:status_2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Right_Eyeball:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \Right_Eyeball:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Right_Eyeball:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \Right_Eyeball:PWMUDB:genblk8:stsreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Right_Eyeball:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \Right_Eyeball:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Right_Eyeball:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \Right_Eyeball:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Left_Eyeball:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \Left_Eyeball:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Left_Eyeball:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \Left_Eyeball:PWMUDB:genblk8:stsreg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Left_Eyeball:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \Left_Eyeball:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Left_Eyeball:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \Left_Eyeball:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Right_Eyebrow:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \Right_Eyebrow:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Right_Eyebrow:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \Right_Eyebrow:PWMUDB:genblk8:stsreg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Left_Eyebrow:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \Left_Eyebrow:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Left_Eyebrow:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \Left_Eyebrow:PWMUDB:genblk8:stsreg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \NeckHandle:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \NeckHandle:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \NeckHandle:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \NeckHandle:PWMUDB:genblk8:stsreg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \NeckHandle:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \NeckHandle:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \NeckHandle:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \NeckHandle:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Upper_Lips:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \Upper_Lips:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Upper_Lips:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \Upper_Lips:PWMUDB:genblk8:stsreg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Upper_Lips:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \Upper_Lips:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Upper_Lips:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell12";
    ATTRIBUTE Location OF \Upper_Lips:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Lower_Lips:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \Lower_Lips:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Lower_Lips:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \Lower_Lips:PWMUDB:genblk8:stsreg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Lower_Lips:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell13";
    ATTRIBUTE Location OF \Lower_Lips:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Lower_Lips:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell14";
    ATTRIBUTE Location OF \Lower_Lips:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Eye_Rod:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell8";
    ATTRIBUTE Location OF \Eye_Rod:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Eye_Rod:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell8";
    ATTRIBUTE Location OF \Eye_Rod:PWMUDB:genblk8:stsreg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Eye_Rod:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell15";
    ATTRIBUTE Location OF \Eye_Rod:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Eye_Rod:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell16";
    ATTRIBUTE Location OF \Eye_Rod:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Right_Eyeball:PWMUDB:runmode_enable\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \Right_Eyeball:PWMUDB:runmode_enable\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Right_Eyeball:PWMUDB:prevCompare1\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \Right_Eyeball:PWMUDB:prevCompare1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Right_Eyeball:PWMUDB:prevCompare2\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \Right_Eyeball:PWMUDB:prevCompare2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Right_Eyeball:PWMUDB:status_0\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \Right_Eyeball:PWMUDB:status_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Right_Eyeball:PWMUDB:status_1\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \Right_Eyeball:PWMUDB:status_1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_32 : LABEL IS "macrocell14";
    ATTRIBUTE Location OF Net_32 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_46 : LABEL IS "macrocell15";
    ATTRIBUTE Location OF Net_46 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Left_Eyeball:PWMUDB:runmode_enable\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \Left_Eyeball:PWMUDB:runmode_enable\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Left_Eyeball:PWMUDB:prevCompare1\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \Left_Eyeball:PWMUDB:prevCompare1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Left_Eyeball:PWMUDB:prevCompare2\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \Left_Eyeball:PWMUDB:prevCompare2\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Left_Eyeball:PWMUDB:status_0\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \Left_Eyeball:PWMUDB:status_0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Left_Eyeball:PWMUDB:status_1\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \Left_Eyeball:PWMUDB:status_1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_2454 : LABEL IS "macrocell21";
    ATTRIBUTE Location OF Net_2454 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_2489 : LABEL IS "macrocell22";
    ATTRIBUTE Location OF Net_2489 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Right_Eyebrow:PWMUDB:runmode_enable\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \Right_Eyebrow:PWMUDB:runmode_enable\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Right_Eyebrow:PWMUDB:prevCompare1\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \Right_Eyebrow:PWMUDB:prevCompare1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Right_Eyebrow:PWMUDB:prevCompare2\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \Right_Eyebrow:PWMUDB:prevCompare2\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Right_Eyebrow:PWMUDB:status_0\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \Right_Eyebrow:PWMUDB:status_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Right_Eyebrow:PWMUDB:status_1\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \Right_Eyebrow:PWMUDB:status_1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_203 : LABEL IS "macrocell28";
    ATTRIBUTE Location OF Net_203 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_2328 : LABEL IS "macrocell29";
    ATTRIBUTE Location OF Net_2328 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Left_Eyebrow:PWMUDB:runmode_enable\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \Left_Eyebrow:PWMUDB:runmode_enable\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Left_Eyebrow:PWMUDB:prevCompare1\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \Left_Eyebrow:PWMUDB:prevCompare1\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Left_Eyebrow:PWMUDB:prevCompare2\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \Left_Eyebrow:PWMUDB:prevCompare2\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Left_Eyebrow:PWMUDB:status_0\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \Left_Eyebrow:PWMUDB:status_0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Left_Eyebrow:PWMUDB:status_1\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \Left_Eyebrow:PWMUDB:status_1\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_274 : LABEL IS "macrocell35";
    ATTRIBUTE Location OF Net_274 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_2197 : LABEL IS "macrocell36";
    ATTRIBUTE Location OF Net_2197 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \NeckHandle:PWMUDB:runmode_enable\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \NeckHandle:PWMUDB:runmode_enable\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \NeckHandle:PWMUDB:prevCompare1\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \NeckHandle:PWMUDB:prevCompare1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \NeckHandle:PWMUDB:prevCompare2\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \NeckHandle:PWMUDB:prevCompare2\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \NeckHandle:PWMUDB:status_0\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \NeckHandle:PWMUDB:status_0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \NeckHandle:PWMUDB:status_1\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \NeckHandle:PWMUDB:status_1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_323 : LABEL IS "macrocell42";
    ATTRIBUTE Location OF Net_323 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_728 : LABEL IS "macrocell43";
    ATTRIBUTE Location OF Net_728 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Upper_Lips:PWMUDB:runmode_enable\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \Upper_Lips:PWMUDB:runmode_enable\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Upper_Lips:PWMUDB:prevCompare1\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \Upper_Lips:PWMUDB:prevCompare1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Upper_Lips:PWMUDB:prevCompare2\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \Upper_Lips:PWMUDB:prevCompare2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Upper_Lips:PWMUDB:status_0\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \Upper_Lips:PWMUDB:status_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Upper_Lips:PWMUDB:status_1\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \Upper_Lips:PWMUDB:status_1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_356 : LABEL IS "macrocell49";
    ATTRIBUTE Location OF Net_356 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_738 : LABEL IS "macrocell50";
    ATTRIBUTE Location OF Net_738 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Lower_Lips:PWMUDB:runmode_enable\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \Lower_Lips:PWMUDB:runmode_enable\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Lower_Lips:PWMUDB:prevCompare1\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \Lower_Lips:PWMUDB:prevCompare1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Lower_Lips:PWMUDB:prevCompare2\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \Lower_Lips:PWMUDB:prevCompare2\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Lower_Lips:PWMUDB:status_0\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \Lower_Lips:PWMUDB:status_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Lower_Lips:PWMUDB:status_1\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \Lower_Lips:PWMUDB:status_1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_388 : LABEL IS "macrocell56";
    ATTRIBUTE Location OF Net_388 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_1636 : LABEL IS "macrocell57";
    ATTRIBUTE Location OF Net_1636 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Eye_Rod:PWMUDB:runmode_enable\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \Eye_Rod:PWMUDB:runmode_enable\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Eye_Rod:PWMUDB:prevCompare1\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \Eye_Rod:PWMUDB:prevCompare1\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Eye_Rod:PWMUDB:prevCompare2\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \Eye_Rod:PWMUDB:prevCompare2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Eye_Rod:PWMUDB:status_0\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \Eye_Rod:PWMUDB:status_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Eye_Rod:PWMUDB:status_1\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \Eye_Rod:PWMUDB:status_1\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Net_421 : LABEL IS "macrocell63";
    ATTRIBUTE Location OF Net_421 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Net_2166 : LABEL IS "macrocell64";
    ATTRIBUTE Location OF Net_2166 : LABEL IS "U(1,0)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_400,
            dclk_0 => Net_400_local,
            dclk_glb_1 => Net_81,
            dclk_1 => Net_81_local,
            dclk_glb_2 => Net_180,
            dclk_2 => Net_180_local,
            dclk_glb_3 => Net_2097,
            dclk_3 => Net_2097_local,
            dclk_glb_4 => Net_433,
            dclk_4 => Net_433_local,
            dclk_glb_5 => Net_367,
            dclk_5 => Net_367_local,
            dclk_glb_6 => Net_849,
            dclk_6 => Net_849_local,
            dclk_glb_7 => Net_334,
            dclk_7 => Net_334_local);

    Right_Eyeball_Pan:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Right_Eyeball_Pan(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Right_Eyeball_Pan",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Right_Eyeball_Pan(0)__PA,
            oe => open,
            pin_input => Net_32,
            pad_out => Right_Eyeball_Pan(0)_PAD,
            pad_in => Right_Eyeball_Pan(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Right_Eyeball_Tilt:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d7a86d7d-3894-452d-9958-9aa58c464cc7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Right_Eyeball_Tilt(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Right_Eyeball_Tilt",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Right_Eyeball_Tilt(0)__PA,
            oe => open,
            pin_input => Net_46,
            pad_out => Right_Eyeball_Tilt(0)_PAD,
            pad_in => Right_Eyeball_Tilt(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Left_Eyeball_Tilt:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9500a1c4-fcb4-4eee-ab74-5a74c46e2634",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Left_Eyeball_Tilt(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Left_Eyeball_Tilt",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Left_Eyeball_Tilt(0)__PA,
            oe => open,
            pin_input => Net_2489,
            pad_out => Left_Eyeball_Tilt(0)_PAD,
            pad_in => Left_Eyeball_Tilt(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Left_Eyeball_Pan:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a4483d7d-8d69-4a39-b07b-d4e0860ac25f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Left_Eyeball_Pan(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Left_Eyeball_Pan",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Left_Eyeball_Pan(0)__PA,
            oe => open,
            pin_input => Net_2454,
            pad_out => Left_Eyeball_Pan(0)_PAD,
            pad_in => Left_Eyeball_Pan(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Right_Eyebrow_Pan:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a90d7dec-6b7c-4fda-8660-cc8ebde3a193",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Right_Eyebrow_Pan(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Right_Eyebrow_Pan",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Right_Eyebrow_Pan(0)__PA,
            oe => open,
            pin_input => Net_203,
            pad_out => Right_Eyebrow_Pan(0)_PAD,
            pad_in => Right_Eyebrow_Pan(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Right_Eyebrow_Tilt:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "db1b9eb9-05c2-4ffb-ade7-5980ff1e63eb",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Right_Eyebrow_Tilt(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Right_Eyebrow_Tilt",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Right_Eyebrow_Tilt(0)__PA,
            oe => open,
            pin_input => Net_2328,
            pad_out => Right_Eyebrow_Tilt(0)_PAD,
            pad_in => Right_Eyebrow_Tilt(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Left_Eyebrow_Pan:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "dbec2d79-73ae-44bc-9436-01fd94fad782",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Left_Eyebrow_Pan(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Left_Eyebrow_Pan",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Left_Eyebrow_Pan(0)__PA,
            oe => open,
            pin_input => Net_274,
            pad_out => Left_Eyebrow_Pan(0)_PAD,
            pad_in => Left_Eyebrow_Pan(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Left_Eyebrow_Tilt:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3344a756-f3e3-4fa2-99dc-464aca5e2543",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Left_Eyebrow_Tilt(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Left_Eyebrow_Tilt",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Left_Eyebrow_Tilt(0)__PA,
            oe => open,
            pin_input => Net_2197,
            pad_out => Left_Eyebrow_Tilt(0)_PAD,
            pad_in => Left_Eyebrow_Tilt(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    NeckHandle_Right:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "77514ddc-c784-4fb3-bb42-9bde61877ebf",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    NeckHandle_Right(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "NeckHandle_Right",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => NeckHandle_Right(0)__PA,
            oe => open,
            pin_input => Net_728,
            pad_out => NeckHandle_Right(0)_PAD,
            pad_in => NeckHandle_Right(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    NeckHandle_Left:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "28b9bf8d-2247-4992-94de-5443a0410456",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    NeckHandle_Left(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "NeckHandle_Left",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => NeckHandle_Left(0)__PA,
            oe => open,
            pin_input => Net_323,
            pad_out => NeckHandle_Left(0)_PAD,
            pad_in => NeckHandle_Left(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Upper_Lips_Left:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1aeda2f6-fd8f-4ae8-86c7-b59e7551bec3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Upper_Lips_Left(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Upper_Lips_Left",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Upper_Lips_Left(0)__PA,
            oe => open,
            pin_input => Net_356,
            pad_out => Upper_Lips_Left(0)_PAD,
            pad_in => Upper_Lips_Left(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Upper_Lips_Right:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c3e681bc-d9c2-4496-99b6-f38513a3e9f3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Upper_Lips_Right(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Upper_Lips_Right",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Upper_Lips_Right(0)__PA,
            oe => open,
            pin_input => Net_738,
            pad_out => Upper_Lips_Right(0)_PAD,
            pad_in => Upper_Lips_Right(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Lower_Lips_Left:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c5b02734-4e30-49b1-8435-3f8944c0f7a7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Lower_Lips_Left(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Lower_Lips_Left",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Lower_Lips_Left(0)__PA,
            oe => open,
            pin_input => Net_388,
            pad_out => Lower_Lips_Left(0)_PAD,
            pad_in => Lower_Lips_Left(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Lower_Lips_Right:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ab9edb91-dbe8-4486-9fa8-1afcf3bb499d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Lower_Lips_Right(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Lower_Lips_Right",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Lower_Lips_Right(0)__PA,
            oe => open,
            pin_input => Net_1636,
            pad_out => Lower_Lips_Right(0)_PAD,
            pad_in => Lower_Lips_Right(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Eye_Rod_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "92757fa5-8c25-45bc-9780-4503499d628c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Eye_Rod_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Eye_Rod_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Eye_Rod_1(0)__PA,
            oe => open,
            pin_input => Net_421,
            pad_out => Eye_Rod_1(0)_PAD,
            pad_in => Eye_Rod_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Eye_Rod_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6c10f66f-1532-4f8d-947e-e3c421c74209",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Eye_Rod_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Eye_Rod_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Eye_Rod_2(0)__PA,
            oe => open,
            pin_input => Net_2166,
            pad_out => Eye_Rod_2(0)_PAD,
            pad_in => Eye_Rod_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Right_Eyeball:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Right_Eyeball:PWMUDB:status_2\,
            main_0 => \Right_Eyeball:PWMUDB:runmode_enable\,
            main_1 => \Right_Eyeball:PWMUDB:tc_i\);

    \Left_Eyeball:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Left_Eyeball:PWMUDB:status_2\,
            main_0 => \Left_Eyeball:PWMUDB:runmode_enable\,
            main_1 => \Left_Eyeball:PWMUDB:tc_i\);

    \Right_Eyebrow:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Right_Eyebrow:PWMUDB:status_2\,
            main_0 => \Right_Eyebrow:PWMUDB:runmode_enable\,
            main_1 => \Right_Eyebrow:PWMUDB:tc_i\);

    \Left_Eyebrow:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Left_Eyebrow:PWMUDB:status_2\,
            main_0 => \Left_Eyebrow:PWMUDB:runmode_enable\,
            main_1 => \Left_Eyebrow:PWMUDB:tc_i\);

    \NeckHandle:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \NeckHandle:PWMUDB:status_2\,
            main_0 => \NeckHandle:PWMUDB:runmode_enable\,
            main_1 => \NeckHandle:PWMUDB:tc_i\);

    \Upper_Lips:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Upper_Lips:PWMUDB:status_2\,
            main_0 => \Upper_Lips:PWMUDB:runmode_enable\,
            main_1 => \Upper_Lips:PWMUDB:tc_i\);

    \Lower_Lips:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Lower_Lips:PWMUDB:status_2\,
            main_0 => \Lower_Lips:PWMUDB:runmode_enable\,
            main_1 => \Lower_Lips:PWMUDB:tc_i\);

    \Eye_Rod:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Eye_Rod:PWMUDB:status_2\,
            main_0 => \Eye_Rod:PWMUDB:runmode_enable\,
            main_1 => \Eye_Rod:PWMUDB:tc_i\);

    \Right_Eyeball:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_81,
            control_7 => \Right_Eyeball:PWMUDB:control_7\,
            control_6 => \Right_Eyeball:PWMUDB:control_6\,
            control_5 => \Right_Eyeball:PWMUDB:control_5\,
            control_4 => \Right_Eyeball:PWMUDB:control_4\,
            control_3 => \Right_Eyeball:PWMUDB:control_3\,
            control_2 => \Right_Eyeball:PWMUDB:control_2\,
            control_1 => \Right_Eyeball:PWMUDB:control_1\,
            control_0 => \Right_Eyeball:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Right_Eyeball:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_81,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Right_Eyeball:PWMUDB:status_3\,
            status_2 => \Right_Eyeball:PWMUDB:status_2\,
            status_1 => \Right_Eyeball:PWMUDB:status_1\,
            status_0 => \Right_Eyeball:PWMUDB:status_0\);

    \Right_Eyeball:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_81,
            cs_addr_2 => \Right_Eyeball:PWMUDB:tc_i\,
            cs_addr_1 => \Right_Eyeball:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Right_Eyeball:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Right_Eyeball:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Right_Eyeball:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_81,
            cs_addr_2 => \Right_Eyeball:PWMUDB:tc_i\,
            cs_addr_1 => \Right_Eyeball:PWMUDB:runmode_enable\,
            cl0_comb => \Right_Eyeball:PWMUDB:cmp1_less\,
            z0_comb => \Right_Eyeball:PWMUDB:tc_i\,
            cl1_comb => \Right_Eyeball:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \Right_Eyeball:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Right_Eyeball:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Right_Eyeball:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Left_Eyeball:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_180,
            control_7 => \Left_Eyeball:PWMUDB:control_7\,
            control_6 => \Left_Eyeball:PWMUDB:control_6\,
            control_5 => \Left_Eyeball:PWMUDB:control_5\,
            control_4 => \Left_Eyeball:PWMUDB:control_4\,
            control_3 => \Left_Eyeball:PWMUDB:control_3\,
            control_2 => \Left_Eyeball:PWMUDB:control_2\,
            control_1 => \Left_Eyeball:PWMUDB:control_1\,
            control_0 => \Left_Eyeball:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Left_Eyeball:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_180,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Left_Eyeball:PWMUDB:status_3\,
            status_2 => \Left_Eyeball:PWMUDB:status_2\,
            status_1 => \Left_Eyeball:PWMUDB:status_1\,
            status_0 => \Left_Eyeball:PWMUDB:status_0\);

    \Left_Eyeball:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_180,
            cs_addr_2 => \Left_Eyeball:PWMUDB:tc_i\,
            cs_addr_1 => \Left_Eyeball:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Left_Eyeball:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Left_Eyeball:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Left_Eyeball:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_180,
            cs_addr_2 => \Left_Eyeball:PWMUDB:tc_i\,
            cs_addr_1 => \Left_Eyeball:PWMUDB:runmode_enable\,
            cl0_comb => \Left_Eyeball:PWMUDB:cmp1_less\,
            z0_comb => \Left_Eyeball:PWMUDB:tc_i\,
            cl1_comb => \Left_Eyeball:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \Left_Eyeball:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Left_Eyeball:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Left_Eyeball:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Right_Eyebrow:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_849,
            control_7 => \Right_Eyebrow:PWMUDB:control_7\,
            control_6 => \Right_Eyebrow:PWMUDB:control_6\,
            control_5 => \Right_Eyebrow:PWMUDB:control_5\,
            control_4 => \Right_Eyebrow:PWMUDB:control_4\,
            control_3 => \Right_Eyebrow:PWMUDB:control_3\,
            control_2 => \Right_Eyebrow:PWMUDB:control_2\,
            control_1 => \Right_Eyebrow:PWMUDB:control_1\,
            control_0 => \Right_Eyebrow:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Right_Eyebrow:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_849,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Right_Eyebrow:PWMUDB:status_3\,
            status_2 => \Right_Eyebrow:PWMUDB:status_2\,
            status_1 => \Right_Eyebrow:PWMUDB:status_1\,
            status_0 => \Right_Eyebrow:PWMUDB:status_0\);

    \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_849,
            cs_addr_2 => \Right_Eyebrow:PWMUDB:tc_i\,
            cs_addr_1 => \Right_Eyebrow:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_849,
            cs_addr_2 => \Right_Eyebrow:PWMUDB:tc_i\,
            cs_addr_1 => \Right_Eyebrow:PWMUDB:runmode_enable\,
            cl0_comb => \Right_Eyebrow:PWMUDB:cmp1_less\,
            z0_comb => \Right_Eyebrow:PWMUDB:tc_i\,
            cl1_comb => \Right_Eyebrow:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \Right_Eyebrow:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Left_Eyebrow:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2097,
            control_7 => \Left_Eyebrow:PWMUDB:control_7\,
            control_6 => \Left_Eyebrow:PWMUDB:control_6\,
            control_5 => \Left_Eyebrow:PWMUDB:control_5\,
            control_4 => \Left_Eyebrow:PWMUDB:control_4\,
            control_3 => \Left_Eyebrow:PWMUDB:control_3\,
            control_2 => \Left_Eyebrow:PWMUDB:control_2\,
            control_1 => \Left_Eyebrow:PWMUDB:control_1\,
            control_0 => \Left_Eyebrow:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Left_Eyebrow:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2097,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Left_Eyebrow:PWMUDB:status_3\,
            status_2 => \Left_Eyebrow:PWMUDB:status_2\,
            status_1 => \Left_Eyebrow:PWMUDB:status_1\,
            status_0 => \Left_Eyebrow:PWMUDB:status_0\);

    \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2097,
            cs_addr_2 => \Left_Eyebrow:PWMUDB:tc_i\,
            cs_addr_1 => \Left_Eyebrow:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_2097,
            cs_addr_2 => \Left_Eyebrow:PWMUDB:tc_i\,
            cs_addr_1 => \Left_Eyebrow:PWMUDB:runmode_enable\,
            cl0_comb => \Left_Eyebrow:PWMUDB:cmp1_less\,
            z0_comb => \Left_Eyebrow:PWMUDB:tc_i\,
            cl1_comb => \Left_Eyebrow:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \Left_Eyebrow:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \NeckHandle:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_334,
            control_7 => \NeckHandle:PWMUDB:control_7\,
            control_6 => \NeckHandle:PWMUDB:control_6\,
            control_5 => \NeckHandle:PWMUDB:control_5\,
            control_4 => \NeckHandle:PWMUDB:control_4\,
            control_3 => \NeckHandle:PWMUDB:control_3\,
            control_2 => \NeckHandle:PWMUDB:control_2\,
            control_1 => \NeckHandle:PWMUDB:control_1\,
            control_0 => \NeckHandle:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \NeckHandle:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_334,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \NeckHandle:PWMUDB:status_3\,
            status_2 => \NeckHandle:PWMUDB:status_2\,
            status_1 => \NeckHandle:PWMUDB:status_1\,
            status_0 => \NeckHandle:PWMUDB:status_0\);

    \NeckHandle:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_334,
            cs_addr_2 => \NeckHandle:PWMUDB:tc_i\,
            cs_addr_1 => \NeckHandle:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \NeckHandle:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \NeckHandle:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \NeckHandle:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \NeckHandle:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \NeckHandle:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \NeckHandle:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \NeckHandle:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \NeckHandle:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \NeckHandle:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \NeckHandle:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \NeckHandle:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \NeckHandle:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \NeckHandle:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \NeckHandle:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_334,
            cs_addr_2 => \NeckHandle:PWMUDB:tc_i\,
            cs_addr_1 => \NeckHandle:PWMUDB:runmode_enable\,
            cl0_comb => \NeckHandle:PWMUDB:cmp1_less\,
            z0_comb => \NeckHandle:PWMUDB:tc_i\,
            cl1_comb => \NeckHandle:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \NeckHandle:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \NeckHandle:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \NeckHandle:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \NeckHandle:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \NeckHandle:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \NeckHandle:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \NeckHandle:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \NeckHandle:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \NeckHandle:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \NeckHandle:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \NeckHandle:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \NeckHandle:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \NeckHandle:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \NeckHandle:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Upper_Lips:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_367,
            control_7 => \Upper_Lips:PWMUDB:control_7\,
            control_6 => \Upper_Lips:PWMUDB:control_6\,
            control_5 => \Upper_Lips:PWMUDB:control_5\,
            control_4 => \Upper_Lips:PWMUDB:control_4\,
            control_3 => \Upper_Lips:PWMUDB:control_3\,
            control_2 => \Upper_Lips:PWMUDB:control_2\,
            control_1 => \Upper_Lips:PWMUDB:control_1\,
            control_0 => \Upper_Lips:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Upper_Lips:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_367,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Upper_Lips:PWMUDB:status_3\,
            status_2 => \Upper_Lips:PWMUDB:status_2\,
            status_1 => \Upper_Lips:PWMUDB:status_1\,
            status_0 => \Upper_Lips:PWMUDB:status_0\);

    \Upper_Lips:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_367,
            cs_addr_2 => \Upper_Lips:PWMUDB:tc_i\,
            cs_addr_1 => \Upper_Lips:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Upper_Lips:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Upper_Lips:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Upper_Lips:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Upper_Lips:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Upper_Lips:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Upper_Lips:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Upper_Lips:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Upper_Lips:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Upper_Lips:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Upper_Lips:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Upper_Lips:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Upper_Lips:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Upper_Lips:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Upper_Lips:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_367,
            cs_addr_2 => \Upper_Lips:PWMUDB:tc_i\,
            cs_addr_1 => \Upper_Lips:PWMUDB:runmode_enable\,
            cl0_comb => \Upper_Lips:PWMUDB:cmp1_less\,
            z0_comb => \Upper_Lips:PWMUDB:tc_i\,
            cl1_comb => \Upper_Lips:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \Upper_Lips:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Upper_Lips:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Upper_Lips:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Upper_Lips:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Upper_Lips:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Upper_Lips:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Upper_Lips:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Upper_Lips:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Upper_Lips:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Upper_Lips:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Upper_Lips:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Upper_Lips:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Upper_Lips:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Upper_Lips:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Lower_Lips:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_400,
            control_7 => \Lower_Lips:PWMUDB:control_7\,
            control_6 => \Lower_Lips:PWMUDB:control_6\,
            control_5 => \Lower_Lips:PWMUDB:control_5\,
            control_4 => \Lower_Lips:PWMUDB:control_4\,
            control_3 => \Lower_Lips:PWMUDB:control_3\,
            control_2 => \Lower_Lips:PWMUDB:control_2\,
            control_1 => \Lower_Lips:PWMUDB:control_1\,
            control_0 => \Lower_Lips:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Lower_Lips:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_400,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Lower_Lips:PWMUDB:status_3\,
            status_2 => \Lower_Lips:PWMUDB:status_2\,
            status_1 => \Lower_Lips:PWMUDB:status_1\,
            status_0 => \Lower_Lips:PWMUDB:status_0\);

    \Lower_Lips:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_400,
            cs_addr_2 => \Lower_Lips:PWMUDB:tc_i\,
            cs_addr_1 => \Lower_Lips:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Lower_Lips:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Lower_Lips:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Lower_Lips:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Lower_Lips:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Lower_Lips:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Lower_Lips:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Lower_Lips:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Lower_Lips:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Lower_Lips:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Lower_Lips:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Lower_Lips:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Lower_Lips:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Lower_Lips:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Lower_Lips:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_400,
            cs_addr_2 => \Lower_Lips:PWMUDB:tc_i\,
            cs_addr_1 => \Lower_Lips:PWMUDB:runmode_enable\,
            cl0_comb => \Lower_Lips:PWMUDB:cmp1_less\,
            z0_comb => \Lower_Lips:PWMUDB:tc_i\,
            cl1_comb => \Lower_Lips:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \Lower_Lips:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Lower_Lips:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Lower_Lips:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Lower_Lips:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Lower_Lips:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Lower_Lips:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Lower_Lips:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Lower_Lips:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Lower_Lips:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Lower_Lips:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Lower_Lips:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Lower_Lips:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Lower_Lips:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Lower_Lips:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Eye_Rod:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_433,
            control_7 => \Eye_Rod:PWMUDB:control_7\,
            control_6 => \Eye_Rod:PWMUDB:control_6\,
            control_5 => \Eye_Rod:PWMUDB:control_5\,
            control_4 => \Eye_Rod:PWMUDB:control_4\,
            control_3 => \Eye_Rod:PWMUDB:control_3\,
            control_2 => \Eye_Rod:PWMUDB:control_2\,
            control_1 => \Eye_Rod:PWMUDB:control_1\,
            control_0 => \Eye_Rod:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Eye_Rod:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_433,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Eye_Rod:PWMUDB:status_3\,
            status_2 => \Eye_Rod:PWMUDB:status_2\,
            status_1 => \Eye_Rod:PWMUDB:status_1\,
            status_0 => \Eye_Rod:PWMUDB:status_0\);

    \Eye_Rod:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_433,
            cs_addr_2 => \Eye_Rod:PWMUDB:tc_i\,
            cs_addr_1 => \Eye_Rod:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Eye_Rod:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Eye_Rod:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Eye_Rod:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Eye_Rod:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Eye_Rod:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Eye_Rod:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Eye_Rod:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Eye_Rod:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Eye_Rod:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Eye_Rod:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Eye_Rod:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Eye_Rod:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Eye_Rod:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Eye_Rod:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_433,
            cs_addr_2 => \Eye_Rod:PWMUDB:tc_i\,
            cs_addr_1 => \Eye_Rod:PWMUDB:runmode_enable\,
            cl0_comb => \Eye_Rod:PWMUDB:cmp1_less\,
            z0_comb => \Eye_Rod:PWMUDB:tc_i\,
            cl1_comb => \Eye_Rod:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \Eye_Rod:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Eye_Rod:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Eye_Rod:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Eye_Rod:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Eye_Rod:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Eye_Rod:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Eye_Rod:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Eye_Rod:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Eye_Rod:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Eye_Rod:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Eye_Rod:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Eye_Rod:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Eye_Rod:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Eye_Rod:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Right_Eyeball:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Eyeball:PWMUDB:runmode_enable\,
            clock_0 => Net_81,
            main_0 => \Right_Eyeball:PWMUDB:control_7\);

    \Right_Eyeball:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Eyeball:PWMUDB:prevCompare1\,
            clock_0 => Net_81,
            main_0 => \Right_Eyeball:PWMUDB:cmp1_less\);

    \Right_Eyeball:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Eyeball:PWMUDB:prevCompare2\,
            clock_0 => Net_81,
            main_0 => \Right_Eyeball:PWMUDB:cmp2_less\);

    \Right_Eyeball:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Eyeball:PWMUDB:status_0\,
            clock_0 => Net_81,
            main_0 => \Right_Eyeball:PWMUDB:prevCompare1\,
            main_1 => \Right_Eyeball:PWMUDB:cmp1_less\);

    \Right_Eyeball:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Eyeball:PWMUDB:status_1\,
            clock_0 => Net_81,
            main_0 => \Right_Eyeball:PWMUDB:prevCompare2\,
            main_1 => \Right_Eyeball:PWMUDB:cmp2_less\);

    Net_32:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_32,
            clock_0 => Net_81,
            main_0 => \Right_Eyeball:PWMUDB:runmode_enable\,
            main_1 => \Right_Eyeball:PWMUDB:cmp1_less\);

    Net_46:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_46,
            clock_0 => Net_81,
            main_0 => \Right_Eyeball:PWMUDB:runmode_enable\,
            main_1 => \Right_Eyeball:PWMUDB:cmp2_less\);

    \Left_Eyeball:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Eyeball:PWMUDB:runmode_enable\,
            clock_0 => Net_180,
            main_0 => \Left_Eyeball:PWMUDB:control_7\);

    \Left_Eyeball:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Eyeball:PWMUDB:prevCompare1\,
            clock_0 => Net_180,
            main_0 => \Left_Eyeball:PWMUDB:cmp1_less\);

    \Left_Eyeball:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Eyeball:PWMUDB:prevCompare2\,
            clock_0 => Net_180,
            main_0 => \Left_Eyeball:PWMUDB:cmp2_less\);

    \Left_Eyeball:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Eyeball:PWMUDB:status_0\,
            clock_0 => Net_180,
            main_0 => \Left_Eyeball:PWMUDB:prevCompare1\,
            main_1 => \Left_Eyeball:PWMUDB:cmp1_less\);

    \Left_Eyeball:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Eyeball:PWMUDB:status_1\,
            clock_0 => Net_180,
            main_0 => \Left_Eyeball:PWMUDB:prevCompare2\,
            main_1 => \Left_Eyeball:PWMUDB:cmp2_less\);

    Net_2454:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2454,
            clock_0 => Net_180,
            main_0 => \Left_Eyeball:PWMUDB:runmode_enable\,
            main_1 => \Left_Eyeball:PWMUDB:cmp1_less\);

    Net_2489:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2489,
            clock_0 => Net_180,
            main_0 => \Left_Eyeball:PWMUDB:runmode_enable\,
            main_1 => \Left_Eyeball:PWMUDB:cmp2_less\);

    \Right_Eyebrow:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Eyebrow:PWMUDB:runmode_enable\,
            clock_0 => Net_849,
            main_0 => \Right_Eyebrow:PWMUDB:control_7\);

    \Right_Eyebrow:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Eyebrow:PWMUDB:prevCompare1\,
            clock_0 => Net_849,
            main_0 => \Right_Eyebrow:PWMUDB:cmp1_less\);

    \Right_Eyebrow:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Eyebrow:PWMUDB:prevCompare2\,
            clock_0 => Net_849,
            main_0 => \Right_Eyebrow:PWMUDB:cmp2_less\);

    \Right_Eyebrow:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Eyebrow:PWMUDB:status_0\,
            clock_0 => Net_849,
            main_0 => \Right_Eyebrow:PWMUDB:prevCompare1\,
            main_1 => \Right_Eyebrow:PWMUDB:cmp1_less\);

    \Right_Eyebrow:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Eyebrow:PWMUDB:status_1\,
            clock_0 => Net_849,
            main_0 => \Right_Eyebrow:PWMUDB:prevCompare2\,
            main_1 => \Right_Eyebrow:PWMUDB:cmp2_less\);

    Net_203:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_203,
            clock_0 => Net_849,
            main_0 => \Right_Eyebrow:PWMUDB:runmode_enable\,
            main_1 => \Right_Eyebrow:PWMUDB:cmp1_less\);

    Net_2328:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2328,
            clock_0 => Net_849,
            main_0 => \Right_Eyebrow:PWMUDB:runmode_enable\,
            main_1 => \Right_Eyebrow:PWMUDB:cmp2_less\);

    \Left_Eyebrow:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Eyebrow:PWMUDB:runmode_enable\,
            clock_0 => Net_2097,
            main_0 => \Left_Eyebrow:PWMUDB:control_7\);

    \Left_Eyebrow:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Eyebrow:PWMUDB:prevCompare1\,
            clock_0 => Net_2097,
            main_0 => \Left_Eyebrow:PWMUDB:cmp1_less\);

    \Left_Eyebrow:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Eyebrow:PWMUDB:prevCompare2\,
            clock_0 => Net_2097,
            main_0 => \Left_Eyebrow:PWMUDB:cmp2_less\);

    \Left_Eyebrow:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Eyebrow:PWMUDB:status_0\,
            clock_0 => Net_2097,
            main_0 => \Left_Eyebrow:PWMUDB:prevCompare1\,
            main_1 => \Left_Eyebrow:PWMUDB:cmp1_less\);

    \Left_Eyebrow:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Eyebrow:PWMUDB:status_1\,
            clock_0 => Net_2097,
            main_0 => \Left_Eyebrow:PWMUDB:prevCompare2\,
            main_1 => \Left_Eyebrow:PWMUDB:cmp2_less\);

    Net_274:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_274,
            clock_0 => Net_2097,
            main_0 => \Left_Eyebrow:PWMUDB:runmode_enable\,
            main_1 => \Left_Eyebrow:PWMUDB:cmp1_less\);

    Net_2197:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2197,
            clock_0 => Net_2097,
            main_0 => \Left_Eyebrow:PWMUDB:runmode_enable\,
            main_1 => \Left_Eyebrow:PWMUDB:cmp2_less\);

    \NeckHandle:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \NeckHandle:PWMUDB:runmode_enable\,
            clock_0 => Net_334,
            main_0 => \NeckHandle:PWMUDB:control_7\);

    \NeckHandle:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \NeckHandle:PWMUDB:prevCompare1\,
            clock_0 => Net_334,
            main_0 => \NeckHandle:PWMUDB:cmp1_less\);

    \NeckHandle:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \NeckHandle:PWMUDB:prevCompare2\,
            clock_0 => Net_334,
            main_0 => \NeckHandle:PWMUDB:cmp2_less\);

    \NeckHandle:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \NeckHandle:PWMUDB:status_0\,
            clock_0 => Net_334,
            main_0 => \NeckHandle:PWMUDB:prevCompare1\,
            main_1 => \NeckHandle:PWMUDB:cmp1_less\);

    \NeckHandle:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \NeckHandle:PWMUDB:status_1\,
            clock_0 => Net_334,
            main_0 => \NeckHandle:PWMUDB:prevCompare2\,
            main_1 => \NeckHandle:PWMUDB:cmp2_less\);

    Net_323:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_323,
            clock_0 => Net_334,
            main_0 => \NeckHandle:PWMUDB:runmode_enable\,
            main_1 => \NeckHandle:PWMUDB:cmp1_less\);

    Net_728:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_728,
            clock_0 => Net_334,
            main_0 => \NeckHandle:PWMUDB:runmode_enable\,
            main_1 => \NeckHandle:PWMUDB:cmp2_less\);

    \Upper_Lips:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Upper_Lips:PWMUDB:runmode_enable\,
            clock_0 => Net_367,
            main_0 => \Upper_Lips:PWMUDB:control_7\);

    \Upper_Lips:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Upper_Lips:PWMUDB:prevCompare1\,
            clock_0 => Net_367,
            main_0 => \Upper_Lips:PWMUDB:cmp1_less\);

    \Upper_Lips:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Upper_Lips:PWMUDB:prevCompare2\,
            clock_0 => Net_367,
            main_0 => \Upper_Lips:PWMUDB:cmp2_less\);

    \Upper_Lips:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Upper_Lips:PWMUDB:status_0\,
            clock_0 => Net_367,
            main_0 => \Upper_Lips:PWMUDB:prevCompare1\,
            main_1 => \Upper_Lips:PWMUDB:cmp1_less\);

    \Upper_Lips:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Upper_Lips:PWMUDB:status_1\,
            clock_0 => Net_367,
            main_0 => \Upper_Lips:PWMUDB:prevCompare2\,
            main_1 => \Upper_Lips:PWMUDB:cmp2_less\);

    Net_356:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_356,
            clock_0 => Net_367,
            main_0 => \Upper_Lips:PWMUDB:runmode_enable\,
            main_1 => \Upper_Lips:PWMUDB:cmp1_less\);

    Net_738:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_738,
            clock_0 => Net_367,
            main_0 => \Upper_Lips:PWMUDB:runmode_enable\,
            main_1 => \Upper_Lips:PWMUDB:cmp2_less\);

    \Lower_Lips:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Lower_Lips:PWMUDB:runmode_enable\,
            clock_0 => Net_400,
            main_0 => \Lower_Lips:PWMUDB:control_7\);

    \Lower_Lips:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Lower_Lips:PWMUDB:prevCompare1\,
            clock_0 => Net_400,
            main_0 => \Lower_Lips:PWMUDB:cmp1_less\);

    \Lower_Lips:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Lower_Lips:PWMUDB:prevCompare2\,
            clock_0 => Net_400,
            main_0 => \Lower_Lips:PWMUDB:cmp2_less\);

    \Lower_Lips:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Lower_Lips:PWMUDB:status_0\,
            clock_0 => Net_400,
            main_0 => \Lower_Lips:PWMUDB:prevCompare1\,
            main_1 => \Lower_Lips:PWMUDB:cmp1_less\);

    \Lower_Lips:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Lower_Lips:PWMUDB:status_1\,
            clock_0 => Net_400,
            main_0 => \Lower_Lips:PWMUDB:prevCompare2\,
            main_1 => \Lower_Lips:PWMUDB:cmp2_less\);

    Net_388:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_388,
            clock_0 => Net_400,
            main_0 => \Lower_Lips:PWMUDB:runmode_enable\,
            main_1 => \Lower_Lips:PWMUDB:cmp1_less\);

    Net_1636:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1636,
            clock_0 => Net_400,
            main_0 => \Lower_Lips:PWMUDB:runmode_enable\,
            main_1 => \Lower_Lips:PWMUDB:cmp2_less\);

    \Eye_Rod:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Eye_Rod:PWMUDB:runmode_enable\,
            clock_0 => Net_433,
            main_0 => \Eye_Rod:PWMUDB:control_7\);

    \Eye_Rod:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Eye_Rod:PWMUDB:prevCompare1\,
            clock_0 => Net_433,
            main_0 => \Eye_Rod:PWMUDB:cmp1_less\);

    \Eye_Rod:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Eye_Rod:PWMUDB:prevCompare2\,
            clock_0 => Net_433,
            main_0 => \Eye_Rod:PWMUDB:cmp2_less\);

    \Eye_Rod:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Eye_Rod:PWMUDB:status_0\,
            clock_0 => Net_433,
            main_0 => \Eye_Rod:PWMUDB:prevCompare1\,
            main_1 => \Eye_Rod:PWMUDB:cmp1_less\);

    \Eye_Rod:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Eye_Rod:PWMUDB:status_1\,
            clock_0 => Net_433,
            main_0 => \Eye_Rod:PWMUDB:prevCompare2\,
            main_1 => \Eye_Rod:PWMUDB:cmp2_less\);

    Net_421:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_421,
            clock_0 => Net_433,
            main_0 => \Eye_Rod:PWMUDB:runmode_enable\,
            main_1 => \Eye_Rod:PWMUDB:cmp1_less\);

    Net_2166:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_2166,
            clock_0 => Net_433,
            main_0 => \Eye_Rod:PWMUDB:runmode_enable\,
            main_1 => \Eye_Rod:PWMUDB:cmp2_less\);

END __DEFAULT__;
