<?xml version='1.0'?>
<!DOCTYPE technology PUBLIC "" "">
<technology version="1.0">
  <operator name="mul2_u" component="mult" autoip="unknown::genMult" autoip-timing="unknown::multTiming">
    <parameter name="dsp" values="0 1" default="0"/>
    <parameter name="lut" values="0 1" default="0"/>
    <parameter name="pipeline" values="0 1" default="0"/>
    <parameter name="signed" default="0"/>
    <parameter name="width_a" default="#a"/>
    <parameter name="width_b" default="#b"/>
    <signal name="reset" type="reset"/>
    <signal name="clk" type="clock"/>
    <signal name="ce" type="pipeEn"/>
    <signal name="a" type="in1"/>
    <signal name="b" type="in2"/>
    <signal name="sum" type="out1"/>
  </operator>
  <operator name="mul2_s" component="mult" autoip="unknown::genMult" autoip-timing="unknown::multTiming">
    <parameter name="dsp" values="0 1" default="0"/>
    <parameter name="lut" values="0 1" default="0"/>
    <parameter name="pipeline" values="0 1" default="0"/>
    <parameter name="signed" default="1"/>
    <parameter name="width_a" default="#a"/>
    <parameter name="width_b" default="#b"/>
    <signal name="reset" type="reset"/>
    <signal name="clk" type="clock"/>
    <signal name="ce" type="pipeEn"/>
    <signal name="a" type="in1"/>
    <signal name="b" type="in2"/>
    <signal name="sum" type="out1"/>
  </operator>
  <ipgen file="Unknown/genip.tcl"/>
  <ramgen name="dualsync" file="VHDL/Unknown/ramgen.tcl" style="synchronous" ports="2" addresses="2" init="true"/>
  <ramgen name="sync" file="VHDL/Unknown/ramgen.tcl" style="synchronous" ports="1" addresses="1" init="true"/>
  <ramgen name="async" file="VHDL/Unknown/ramgen.tcl" style="asynchronous" ports="1" addresses="1" init="false"/>
  <ramgen name="asyncrom" file="VHDL/Unknown/ramgen.tcl" style="asynchronous" ports="1" addresses="1" init="true" readonly="true"/>
</technology>
