xpm_cdc.sv,systemverilog,xpm,../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../Lab7.gen/sources_1/bd/mb_block_i/ip/mb_block_i_hdmi_text_controller_0_1/src/clk_wiz_0"incdir="../../../../Lab7.gen/sources_1/ip/clk_wiz_0_1"
xpm_memory.sv,systemverilog,xpm,../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../Lab7.gen/sources_1/bd/mb_block_i/ip/mb_block_i_hdmi_text_controller_0_1/src/clk_wiz_0"incdir="../../../../Lab7.gen/sources_1/ip/clk_wiz_0_1"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../Lab7.gen/sources_1/bd/mb_block_i/ip/mb_block_i_hdmi_text_controller_0_1/src/clk_wiz_0"incdir="../../../../Lab7.gen/sources_1/ip/clk_wiz_0_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
