Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Mon Dec 22 23:28:55 2025
| Host         : DESKTOP-DI4989O running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/keccak_top_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xck26
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------------------------------------------------+
|      Characteristics      |                                   Path #1                                  |
+---------------------------+----------------------------------------------------------------------------+
| Requirement               | 5.000                                                                      |
| Path Delay                | 2.228                                                                      |
| Logic Delay               | 1.195(54%)                                                                 |
| Net Delay                 | 1.033(46%)                                                                 |
| Clock Skew                | -0.013                                                                     |
| Slack                     | 2.768                                                                      |
| Clock Uncertainty         | 0.035                                                                      |
| Clock Pair Classification | Timed                                                                      |
| Clock Delay Group         | Same Clock                                                                 |
| Logic Levels              | 8                                                                          |
| Routes                    | NA                                                                         |
| Logical Path              | FDRE/C-(10)-LUT2-(1)-CARRY8-CARRY8-LUT4-CARRY8-CARRY8-CARRY8-CARRY8-FDRE/D |
| Start Point Clock         | ap_clk                                                                     |
| End Point Clock           | ap_clk                                                                     |
| DSP Block                 | None                                                                       |
| RAM Registers             | None-None                                                                  |
| IO Crossings              | 0                                                                          |
| SLR Crossings             | 0                                                                          |
| PBlocks                   | 0                                                                          |
| High Fanout               | 10                                                                         |
| ASYNC REG                 | 0                                                                          |
| Dont Touch                | 0                                                                          |
| Mark Debug                | 0                                                                          |
| Start Point Pin Primitive | FDRE/C                                                                     |
| End Point Pin Primitive   | FDRE/D                                                                     |
| Start Point Pin           | output_remaining_1_fu_176_reg[4]/C                                         |
| End Point Pin             | output_remaining_1_fu_176_reg[31]/D                                        |
+---------------------------+----------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2818, 498)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+---+----+----+---+
| End Point Clock | Requirement |  4  |  5  | 6 |  7 |  8 | 9 |
+-----------------+-------------+-----+-----+---+----+----+---+
| ap_clk          | 5.000ns     | 814 | 144 | 9 | 13 | 17 | 3 |
+-----------------+-------------+-----+-----+---+----+----+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


