#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Aug 30 03:12:34 2024
# Process ID: 565678
# Current directory: /home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On: prince-ThinkPad-E14-Gen-5, OS: Linux, CPU Frequency: 3531.050 MHz, CPU Physical cores: 14, Host memory: 16411 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 41059
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xczu3eg-sbva484-2-i -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 565756
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:70]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2360.734 ; gain = 225.828 ; free physical = 1078 ; free virtual = 7581
Synthesis current peak Physical Memory [PSS] (MB): peak = 1785.772; parent = 1581.710; children = 204.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3347.680; parent = 2371.645; children = 976.035
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'gesture_model' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_input_V_0_RAM_AUTO_1R1W' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_input_V_0_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_input_V_0_RAM_AUTO_1R1W_memcore' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_input_V_0_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_input_V_0_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_input_V_0_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_input_V_0_RAM_AUTO_1R1W' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_input_V_0_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_output_V_RAM_AUTO_1R1W' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_output_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_output_V_RAM_AUTO_1R1W_memcore' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_output_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_output_V_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_output_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_output_V_RAM_AUTO_1R1W' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_output_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_out_0_V_RAM_AUTO_1R1W' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_out_0_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_out_0_V_RAM_AUTO_1R1W' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_out_0_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W_memcore' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W_memcore' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_control_s_axi' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_control_s_axi.v:193]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_control_s_axi' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_Loop_VITIS_LOOP_149_1_proc8' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_Loop_VITIS_LOOP_149_1_proc8.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_flow_control_loop_pipe' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_flow_control_loop_pipe' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_regslice_both' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_regslice_both' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_Loop_VITIS_LOOP_149_1_proc8' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_Loop_VITIS_LOOP_149_1_proc8.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_conv1d_0' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_conv1d_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_conv1d_0_conv1d_0_weights_V_0_0_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_V_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_conv1d_0_conv1d_0_weights_V_0_0_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_V_0_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_conv1d_0_conv1d_0_weights_V_0_0_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_V_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_conv1d_0_conv1d_0_weights_V_1_0_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_V_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_conv1d_0_conv1d_0_weights_V_1_0_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_V_1_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_conv1d_0_conv1d_0_weights_V_1_0_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_V_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_conv1d_0_conv1d_0_weights_V_2_0_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_V_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_conv1d_0_conv1d_0_weights_V_2_0_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_V_2_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_conv1d_0_conv1d_0_weights_V_2_0_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_V_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_conv1d_0_conv1d_0_biases_V_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_conv1d_0_conv1d_0_biases_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_conv1d_0_conv1d_0_biases_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_conv1d_0_conv1d_0_biases_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_conv1d_0_conv1d_0_biases_V_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_conv1d_0_conv1d_0_biases_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mul_mul_16s_8s_24_4_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mul_mul_16s_8s_24_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mul_mul_16s_8s_24_4_1_DSP48_0' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mul_mul_16s_8s_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mul_mul_16s_8s_24_4_1_DSP48_0' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mul_mul_16s_8s_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mul_mul_16s_8s_24_4_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mul_mul_16s_8s_24_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_16s_8s_24ns_24_4_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mac_muladd_16s_8s_24ns_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mac_muladd_16s_8s_24ns_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_16s_8s_24ns_24_4_1_DSP48_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mac_muladd_16s_8s_24ns_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_16s_8s_24ns_24_4_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mac_muladd_16s_8s_24ns_24_4_1.v:47]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_conv1d_0' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_conv1d_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_0' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_0_batch_norm_0_mean_V_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_mean_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batch_normalization_0_batch_norm_0_mean_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_mean_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_0_batch_norm_0_mean_V_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_mean_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_0_batch_norm_0_variance_V_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_variance_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batch_normalization_0_batch_norm_0_variance_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_variance_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_0_batch_norm_0_variance_V_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_variance_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_0_batch_norm_0_gamma_V_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_gamma_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batch_normalization_0_batch_norm_0_gamma_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_gamma_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_0_batch_norm_0_gamma_V_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_gamma_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_0_batch_norm_0_beta_V_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_beta_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batch_normalization_0_batch_norm_0_beta_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_beta_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_0_batch_norm_0_beta_V_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_beta_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/ip/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/ip/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_sdiv_24ns_16s_24_28_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_sdiv_24ns_16s_24_28_1_divider' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_sdiv_24ns_16s_24_28_1_divider' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_sdiv_24ns_16s_24_28_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_24s_9ns_15s_24_4_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mac_muladd_24s_9ns_15s_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_24s_9ns_15s_24_4_1_DSP48_2' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mac_muladd_24s_9ns_15s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_24s_9ns_15s_24_4_1_DSP48_2' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mac_muladd_24s_9ns_15s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_24s_9ns_15s_24_4_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mac_muladd_24s_9ns_15s_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_flow_control_loop_delay_pipe' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_flow_control_loop_delay_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_flow_control_loop_delay_pipe' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_flow_control_loop_delay_pipe.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_frp_pipeline_valid' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:9]
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:52]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_frp_pipeline_valid' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_frp_fifoout' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_fifoout.v:9]
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_fifoout.v:88]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_frp_fifoout' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_fifoout.v:9]
WARNING: [Synth 8-7071] port 'empty' of module 'gesture_model_frp_fifoout' is unconnected for instance 'pf_output_r_d0_U' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_0.v:751]
WARNING: [Synth 8-7023] instance 'pf_output_r_d0_U' of module 'gesture_model_frp_fifoout' has 16 connections declared, but only 15 given [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_0.v:751]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_0' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_max_pooling1d_0' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_max_pooling1d_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_max_pooling1d_0' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_max_pooling1d_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_Loop_VITIS_LOOP_79_1_proc' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_Loop_VITIS_LOOP_79_1_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_Loop_VITIS_LOOP_79_1_proc' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_Loop_VITIS_LOOP_79_1_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_0' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_0_dense_0_biases_V_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_0_dense_0_biases_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_0_dense_0_biases_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_0_dense_0_biases_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_0_dense_0_biases_V_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_0_dense_0_biases_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_0_dense_0_weights_V_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_0_dense_0_weights_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_0_dense_0_weights_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_0_dense_0_weights_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_0_dense_0_weights_V_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_0_dense_0_weights_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_16s_7s_24s_24_4_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mac_muladd_16s_7s_24s_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_3' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mac_muladd_16s_7s_24s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_3' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mac_muladd_16s_7s_24s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_16s_7s_24s_24_4_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mac_muladd_16s_7s_24s_24_4_1.v:47]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_0' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_1_batch_norm_1_mean_V_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_mean_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batch_normalization_1_batch_norm_1_mean_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_mean_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_1_batch_norm_1_mean_V_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_mean_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_1_batch_norm_1_variance_V_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_variance_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batch_normalization_1_batch_norm_1_variance_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_variance_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_1_batch_norm_1_variance_V_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_variance_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_1_batch_norm_1_gamma_V_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_gamma_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batch_normalization_1_batch_norm_1_gamma_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_gamma_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_1_batch_norm_1_gamma_V_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_gamma_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_batch_normalization_1_batch_norm_1_beta_V_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_beta_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_batch_normalization_1_batch_norm_1_beta_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_beta_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_1_batch_norm_1_beta_V_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_beta_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_24s_10ns_16s_24_4_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mac_muladd_24s_10ns_16s_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_24s_10ns_16s_24_4_1_DSP48_4' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mac_muladd_24s_10ns_16s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_24s_10ns_16s_24_4_1_DSP48_4' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mac_muladd_24s_10ns_16s_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_24s_10ns_16s_24_4_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mac_muladd_24s_10ns_16s_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_frp_fifoout__parameterized0' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_fifoout.v:9]
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_fifoout.v:88]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_frp_fifoout__parameterized0' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_fifoout.v:9]
WARNING: [Synth 8-7071] port 'empty' of module 'gesture_model_frp_fifoout' is unconnected for instance 'pf_output_r_d0_U' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:572]
WARNING: [Synth 8-7023] instance 'pf_output_r_d0_U' of module 'gesture_model_frp_fifoout' has 16 connections declared, but only 15 given [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:572]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_batch_normalization_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_0_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_0_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_0_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_1_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_1_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_1_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_2_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_2_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_2_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_3_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_3_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_3_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_4_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_4_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_4_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_5_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_5_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_5_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_6_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_6_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_6_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_7_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_7_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_7_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_7_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_8_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_8_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_8_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_9_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_9_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_9_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_9_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_10_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_10_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_10_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_10_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_11_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_11_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_11_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_11_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_12_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_12_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_12_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_12_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_13_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_13_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_13_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_13_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_14_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_14_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_14_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_14_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_15_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_15_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_15_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_15_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_15_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_15_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_biases_V_ROM_AUTO_1R' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_biases_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_biases_V_ROM_AUTO_1R.dat' is read successfully [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_biases_V_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_biases_V_ROM_AUTO_1R' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_biases_V_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mul_mul_16s_9s_24_4_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mul_mul_16s_9s_24_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mul_mul_16s_9s_24_4_1_DSP48_5' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mul_mul_16s_9s_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mul_mul_16s_9s_24_4_1_DSP48_5' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mul_mul_16s_9s_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mul_mul_16s_9s_24_4_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mul_mul_16s_9s_24_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_16s_9s_24ns_24_4_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mac_muladd_16s_9s_24ns_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_6' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mac_muladd_16s_9s_24ns_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_16s_9s_24ns_24_4_1_DSP48_6' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mac_muladd_16s_9s_24ns_24_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_mac_muladd_16s_9s_24ns_24_4_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_mac_muladd_16s_9s_24ns_24_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_flow_control_loop_pipe_sequential_init' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_flow_control_loop_pipe_sequential_init' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_122_3' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_122_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_122_3' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_122_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_126_4' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_126_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_sdiv_24ns_16s_16_28_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_sdiv_24ns_16s_16_28_1_divider' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_sdiv_24ns_16s_16_28_1_divider' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_sdiv_24ns_16s_16_28_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:74]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1_Pipeline_VITIS_LOOP_126_4' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_126_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dexp_64ns_64ns_64_13_full_dsp_1' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/ip/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip.v:53]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/ip/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dexp_64ns_64ns_64_13_full_dsp_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_dense_1' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'gesture_model_Loop_VITIS_LOOP_166_3_proc9' [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_Loop_VITIS_LOOP_166_3_proc9.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model_Loop_VITIS_LOOP_166_3_proc9' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_Loop_VITIS_LOOP_166_3_proc9.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gesture_model' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_control_s_axi.v:250]
WARNING: [Synth 8-6014] Unused sequential element loop[23].divisor_tmp_reg[24] was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:146]
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[3].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[4].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[5].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[6].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[7].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[8].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[9].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[10].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[11].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[12].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[13].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[14].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[15].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[16].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[17].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[18].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[19].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[20].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[21].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[22].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[23].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[24].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[25].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[26].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[27].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[28].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[29].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[30].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[31].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[32].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[33].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[34].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[35].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[36].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[37].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[38].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[39].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[40].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[41].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[42].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[43].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[44].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[45].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[46].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[47].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[48].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[49].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[50].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[51].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element genblk1[52].v1_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:67]
WARNING: [Synth 8-6014] Unused sequential element incr_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_frp_pipeline_valid.v:110]
WARNING: [Synth 8-6014] Unused sequential element ap_done_reg_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_0.v:779]
WARNING: [Synth 8-6014] Unused sequential element ap_done_reg_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:600]
WARNING: [Synth 8-6014] Unused sequential element loop[23].divisor_tmp_reg[24] was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:146]
WARNING: [Synth 8-7129] Port ap_done_int in module gesture_model_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized271 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized271 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized271 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized271 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized271 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized310 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized310 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized310 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized336 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized336 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized336 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized284 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized284 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized284 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized284 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized284 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized286 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized286 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized286 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized286 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized286 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[15] in module carry_chain__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized223 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized223 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized223 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized223 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized223 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized296 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized296 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized296 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized296 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized296 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized147 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized147 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized147 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized147 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized147 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized261 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized261 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized261 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized261 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized261 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized243 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized243 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized243 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized243 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized243 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2651.180 ; gain = 516.273 ; free physical = 955 ; free virtual = 7460
Synthesis current peak Physical Memory [PSS] (MB): peak = 2005.663; parent = 1801.601; children = 204.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3627.219; parent = 2651.184; children = 976.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2666.023 ; gain = 531.117 ; free physical = 1002 ; free virtual = 7450
Synthesis current peak Physical Memory [PSS] (MB): peak = 2005.663; parent = 1801.601; children = 204.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3642.062; parent = 2666.027; children = 976.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2666.023 ; gain = 531.117 ; free physical = 1002 ; free virtual = 7450
Synthesis current peak Physical Memory [PSS] (MB): peak = 2005.663; parent = 1801.601; children = 204.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3642.062; parent = 2666.027; children = 976.035
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2679.961 ; gain = 0.000 ; free physical = 984 ; free virtual = 7497
INFO: [Netlist 29-17] Analyzing 7211 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/gesture_model_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/gesture_model_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2847.805 ; gain = 0.000 ; free physical = 862 ; free virtual = 7366
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 11 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 15 instances
  FDE => FDRE: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2847.805 ; gain = 0.000 ; free physical = 825 ; free virtual = 7345
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2847.805 ; gain = 712.898 ; free physical = 1029 ; free virtual = 7524
Synthesis current peak Physical Memory [PSS] (MB): peak = 2036.306; parent = 1832.243; children = 204.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3823.844; parent = 2847.809; children = 976.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2847.805 ; gain = 712.898 ; free physical = 1029 ; free virtual = 7524
Synthesis current peak Physical Memory [PSS] (MB): peak = 2036.306; parent = 1832.243; children = 204.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3823.844; parent = 2847.809; children = 976.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2847.805 ; gain = 712.898 ; free physical = 1028 ; free virtual = 7524
Synthesis current peak Physical Memory [PSS] (MB): peak = 2036.306; parent = 1832.243; children = 204.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3823.844; parent = 2847.809; children = 976.035
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'gesture_model_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'gesture_model_control_s_axi'
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_519_pp0_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_conv1d_0.v:413]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_cast_reg_519_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_conv1d_0.v:402]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_24_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln90_reg_424_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_0.v:325]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln90_1_reg_395_pp0_iter2_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_0.v:324]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln90_1_reg_395_pp0_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_0.v:313]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln90_1_reg_395_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_dense_0.v:333]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter52_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:743]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter51_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:742]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter50_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:741]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter49_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:739]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter48_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:738]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter47_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:737]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter46_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:736]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter45_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:735]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter44_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:734]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter43_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:733]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter42_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:732]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter41_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:731]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter40_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:730]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter39_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:728]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter38_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:727]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter37_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:726]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter36_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:725]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter35_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:724]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter34_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:723]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter33_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:722]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter32_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:721]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter31_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:720]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter30_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:719]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter29_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:717]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter28_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:716]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter27_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:715]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter26_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:714]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter25_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:713]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter24_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:712]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter23_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:711]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter22_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:710]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter21_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:709]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter20_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:708]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter19_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:707]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter18_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:706]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter17_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:705]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter16_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:704]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter15_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:703]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter14_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:702]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter13_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:701]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter12_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:700]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter11_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:699]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter10_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:698]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter9_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:698]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter8_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:747]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter7_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:746]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter6_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:745]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter5_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:744]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter4_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:740]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter3_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:729]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter2_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:718]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_pp0_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:758]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_858_reg' and it is trimmed from '5' to '4' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_batch_normalization_1.v:765]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '24' to '16' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].dividend_tmp_reg[24]' and it is trimmed from '24' to '16' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '24' to '23' bits. [/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/ec2e/hdl/verilog/gesture_model_sdiv_24ns_16s_16_28_1.v:56]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-6904] The RAM "gesture_model_input_V_0_RAM_AUTO_1R1W_memcore:/ram_reg" of size (depth=120 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "gesture_model_output_V_RAM_AUTO_1R1W_memcore:/ram_reg" of size (depth=20 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore:/ram_reg"
INFO: [Synth 8-3971] The signal "gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore:/ram_reg"
INFO: [Synth 8-3971] The signal "gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 15 for RAM "gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore:/ram_reg"
INFO: [Synth 8-3971] The signal "gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W_memcore:/ram_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'gesture_model_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'gesture_model_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2847.805 ; gain = 712.898 ; free physical = 987 ; free virtual = 7511
Synthesis current peak Physical Memory [PSS] (MB): peak = 2036.306; parent = 1832.243; children = 204.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3823.844; parent = 2847.809; children = 976.035
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized35) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized35) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1:/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U109/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U109/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U109/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U109/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U109/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U109/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U109/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY' (delay__parameterized0) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U109/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U109/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized25) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U109/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U109/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized25) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U109/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U109/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U109/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U109/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U109/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U109/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U109/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "inst/i_3_0/input_V_0_U/gen_buffer[1].gesture_model_input_V_0_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=120 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_3_0/input_V_0_U/gen_buffer[0].gesture_model_input_V_0_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=120 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_3_0/output_V_U/gen_buffer[1].gesture_model_output_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=20 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_3_0/output_V_U/gen_buffer[0].gesture_model_output_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=20 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_3_0/batch_norm_out_1_V_U/gen_buffer[1].gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/i_3_0/batch_norm_out_1_V_U/gen_buffer[0].gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/input_V_0_U/gen_buffer[1].gesture_model_input_V_0_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=120 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/input_V_0_U/gen_buffer[0].gesture_model_input_V_0_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=120 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/output_V_U/gen_buffer[1].gesture_model_output_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=20 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/output_V_U/gen_buffer[0].gesture_model_output_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=20 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6014] Unused sequential element conv1d_out_0_V_U/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/conv1d_out_0_V_U/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 6 for RAM "inst/conv1d_out_0_V_U/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/batch_norm_out_0_V_U/gen_buffer[0].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/batch_norm_out_0_V_U/gen_buffer[1].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg"
WARNING: [Synth 8-6014] Unused sequential element max_pool_out_0_V_U/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/max_pool_out_0_V_U/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg"
WARNING: [Synth 8-6014] Unused sequential element flatten_out_0_V_U/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/flatten_out_0_V_U/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg"
WARNING: [Synth 8-6014] Unused sequential element dense_out_0_V_U/gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
INFO: [Synth 8-6904] The RAM "inst/dense_out_0_V_U/gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=32 x width=15) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/batch_norm_out_1_V_U/gen_buffer[1].gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/batch_norm_out_1_V_U/gen_buffer[0].gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W_memcore_U/ram_reg" of size (depth=16 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 2847.805 ; gain = 712.898 ; free physical = 1030 ; free virtual = 7556
Synthesis current peak Physical Memory [PSS] (MB): peak = 2036.306; parent = 1832.243; children = 204.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3823.844; parent = 2847.809; children = 976.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 3108.773 ; gain = 973.867 ; free physical = 575 ; free virtual = 7060
Synthesis current peak Physical Memory [PSS] (MB): peak = 2464.848; parent = 2260.813; children = 204.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4084.812; parent = 3108.777; children = 976.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:31 . Memory (MB): peak = 3176.797 ; gain = 1041.891 ; free physical = 467 ; free virtual = 7010
Synthesis current peak Physical Memory [PSS] (MB): peak = 2516.801; parent = 2312.767; children = 204.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4152.836; parent = 3176.801; children = 976.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/conv1d_out_0_V_U/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/conv1d_out_0_V_U/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/batch_norm_out_0_V_U/gen_buffer[0].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/batch_norm_out_0_V_U/gen_buffer[0].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/batch_norm_out_0_V_U/gen_buffer[1].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/batch_norm_out_0_V_U/gen_buffer[1].gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/max_pool_out_0_V_U/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/flatten_out_0_V_U/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_0_U0/dense_0_weights_V_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_0_U0/dense_0_weights_V_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_0_U0/dense_0_weights_V_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dense_0_U0/dense_0_weights_V_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 3200.820 ; gain = 1065.914 ; free physical = 460 ; free virtual = 7003
Synthesis current peak Physical Memory [PSS] (MB): peak = 2521.547; parent = 2317.513; children = 204.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4176.859; parent = 3200.824; children = 976.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:36 ; elapsed = 00:01:40 . Memory (MB): peak = 3206.758 ; gain = 1071.852 ; free physical = 524 ; free virtual = 7002
Synthesis current peak Physical Memory [PSS] (MB): peak = 2523.871; parent = 2319.837; children = 204.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4182.797; parent = 3206.762; children = 976.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:36 ; elapsed = 00:01:40 . Memory (MB): peak = 3206.758 ; gain = 1071.852 ; free physical = 515 ; free virtual = 7001
Synthesis current peak Physical Memory [PSS] (MB): peak = 2523.871; parent = 2319.837; children = 204.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4182.797; parent = 3206.762; children = 976.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:38 ; elapsed = 00:01:42 . Memory (MB): peak = 3206.758 ; gain = 1071.852 ; free physical = 465 ; free virtual = 6991
Synthesis current peak Physical Memory [PSS] (MB): peak = 2526.648; parent = 2322.614; children = 204.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4182.797; parent = 3206.762; children = 976.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:38 ; elapsed = 00:01:42 . Memory (MB): peak = 3206.758 ; gain = 1071.852 ; free physical = 458 ; free virtual = 6991
Synthesis current peak Physical Memory [PSS] (MB): peak = 2526.711; parent = 2322.677; children = 204.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4182.797; parent = 3206.762; children = 976.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:01:42 . Memory (MB): peak = 3206.758 ; gain = 1071.852 ; free physical = 511 ; free virtual = 6989
Synthesis current peak Physical Memory [PSS] (MB): peak = 2528.340; parent = 2324.306; children = 204.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4182.797; parent = 3206.762; children = 976.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:38 ; elapsed = 00:01:42 . Memory (MB): peak = 3206.758 ; gain = 1071.852 ; free physical = 503 ; free virtual = 6989
Synthesis current peak Physical Memory [PSS] (MB): peak = 2528.340; parent = 2324.306; children = 204.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4182.797; parent = 3206.762; children = 976.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                          | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|gesture_model                                        | (C'+(A''*B'')')' | 30     | 9      | 48     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_24s_10ns_16s_24_4_1_DSP48_4 | (C'+(A''*B'')')' | 30     | 10     | 48     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|gesture_model_conv1d_0                               | (C+(A''*B'')')'  | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|gesture_model_conv1d_0                               | (C+(A''*B'')')'  | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|gesture_model_conv1d_0                               | ((A'*B'')')'     | 30     | 18     | -      | -      | 24     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|gesture_model_mac_muladd_16s_7s_24s_24_4_1_DSP48_3   | (C+(A'*B')')'    | 30     | 18     | 48     | -      | 24     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|dsp                                                  | C+A'*B'          | 25     | 13     | 46     | -      | 17     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp                                                  | PCIN>>17+A*B'    | 0      | 5      | -      | -      | 45     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized0                                  | C+A'*B'          | 17     | 17     | 46     | -      | 17     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp__parameterized0                                  | PCIN>>17+A*B'    | 0      | 12     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized0                                  | PCIN+A'*B'       | 27     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized0                                  | (PCIN>>17+A*B')' | 0      | 12     | -      | -      | 45     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|dsp__parameterized1                                  | C'+(A*B)'        | 17     | 17     | 0      | -      | 17     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|dsp__parameterized1                                  | PCIN>>17+A'*B'   | 0      | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                                  | PCIN+(A'*B')'    | 17     | 14     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|dsp__parameterized1                                  | PCIN+A'*B'       | 17     | 17     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                                  | (PCIN+A'*B')'    | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp__parameterized1                                  | PCIN>>17+A''*B'  | 17     | 0      | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                                  | PCIN>>17+A'*B    | 14     | 0      | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                                  | PCIN+A''*B''     | 14     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                                  | PCIN>>17+A*B''   | 0      | 14     | -      | -      | 45     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_57                                   | C+A:B            | 29     | 18     | 38     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_55                   | Dynamic          | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_56                   | Dynamic          | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_51                   | Dynamic          | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_52                   | Dynamic          | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2                      | Dynamic          | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1                      | Dynamic          | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_49                                   | C+A:B            | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                                      | C+A:B            | 0      | 11     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0                      | (C+A:B)'         | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized3                      | Dynamic          | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1      | (C+(A''*B'')')'  | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1      | (C+(A''*B'')')'  | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1      | (C+(A''*B'')')'  | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1      | (C+(A''*B'')')'  | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1      | (C+(A''*B'')')'  | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1      | (C+(A''*B'')')'  | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1      | (C+(A''*B'')')'  | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1      | (C+(A''*B'')')'  | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1      | (C+(A''*B'')')'  | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1      | (C+(A''*B'')')'  | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1      | (C+(A''*B'')')'  | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1      | (C+(A''*B'')')'  | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1      | (C+(A''*B'')')'  | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1      | (C+(A''*B'')')'  | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1      | (C+(A''*B'')')'  | 30     | 18     | 24     | -      | 24     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1      | ((A''*B'')')'    | 30     | 18     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+-----------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   321|
|2     |DSP48E1         |    11|
|3     |DSP_ALU         |    37|
|6     |DSP_A_B_DATA    |    37|
|15    |DSP_C_DATA      |    37|
|17    |DSP_MULTIPLIER  |    37|
|18    |DSP_M_DATA      |    37|
|20    |DSP_OUTPUT      |    37|
|23    |DSP_PREADD      |    37|
|24    |DSP_PREADD_DATA |    37|
|25    |LUT1            |   889|
|26    |LUT2            |  1758|
|27    |LUT3            |  5241|
|28    |LUT4            |   495|
|29    |LUT5            |  1245|
|30    |LUT6            |  2305|
|31    |MUXCY           |  3529|
|32    |MUXF7           |   476|
|33    |MUXF8           |     7|
|34    |RAM16X1D        |   160|
|35    |RAM32M16        |     1|
|36    |RAM32X1D        |    33|
|37    |RAM64X1D        |    32|
|38    |RAMB18E2        |     1|
|39    |RAMB36E2        |     9|
|44    |SRL16E          |   223|
|45    |SRLC32E         |   201|
|46    |XORCY           |  3460|
|47    |FDE             |     2|
|48    |FDRE            |  8318|
|49    |FDSE            |    36|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:01:42 . Memory (MB): peak = 3206.758 ; gain = 1071.852 ; free physical = 495 ; free virtual = 6988
Synthesis current peak Physical Memory [PSS] (MB): peak = 2528.340; parent = 2324.306; children = 204.062
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4182.797; parent = 3206.762; children = 976.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 188 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 3206.758 ; gain = 890.070 ; free physical = 536 ; free virtual = 7030
Synthesis Optimization Complete : Time (s): cpu = 00:01:38 ; elapsed = 00:01:42 . Memory (MB): peak = 3206.766 ; gain = 1071.852 ; free physical = 528 ; free virtual = 7030
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3206.766 ; gain = 0.000 ; free physical = 551 ; free virtual = 7060
INFO: [Netlist 29-17] Analyzing 8069 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3289.238 ; gain = 0.000 ; free physical = 479 ; free virtual = 6997
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 783 instances were transformed.
  (CARRY4) => CARRY8: 507 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 11 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 37 instances
  FDE => FDRE: 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 160 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1 instance 
  RAM32X1D => RAM32X1D (RAMD32(x2)): 33 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances

Synth Design complete, checksum: 3ab81d93
INFO: [Common 17-83] Releasing license: Synthesis
304 Infos, 275 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:50 . Memory (MB): peak = 3289.238 ; gain = 1979.746 ; free physical = 648 ; free virtual = 7190
INFO: [Common 17-1381] The checkpoint '/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = c40e18083ff73292
INFO: [Coretcl 2-1174] Renamed 648 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/prince/Documents/capstone/Gesture-AI/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 30 03:14:36 2024...
