# A-Single-Cycle-MIPS-CPU
A Single-Cycle MIPS CPU implemented on Arty-A7 FPGA using Verilog. 
