
stm32f407_boot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c60  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08004de8  08004de8  00005de8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004df8  08004df8  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004df8  08004df8  00005df8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e00  08004e00  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e00  08004e00  00005e00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004e04  08004e04  00005e04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004e08  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006068  2**0
                  CONTENTS
 10 .bss          00000510  20000068  20000068  00006068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000578  20000578  00006068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008e31  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f17  00000000  00000000  0000eec9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a08  00000000  00000000  00010de0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000795  00000000  00000000  000117e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020a94  00000000  00000000  00011f7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000aab6  00000000  00000000  00032a11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c61d3  00000000  00000000  0003d4c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010369a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002804  00000000  00000000  001036e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  00105ee4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000068 	.word	0x20000068
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004dd0 	.word	0x08004dd0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000006c 	.word	0x2000006c
 80001c4:	08004dd0 	.word	0x08004dd0

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b084      	sub	sp, #16
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 80004fc:	4b22      	ldr	r3, [pc, #136]	@ (8000588 <WIZCHIP_READ+0x94>)
 80004fe:	68db      	ldr	r3, [r3, #12]
 8000500:	4798      	blx	r3
   WIZCHIP.CS._select();
 8000502:	4b21      	ldr	r3, [pc, #132]	@ (8000588 <WIZCHIP_READ+0x94>)
 8000504:	695b      	ldr	r3, [r3, #20]
 8000506:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8000508:	4b1f      	ldr	r3, [pc, #124]	@ (8000588 <WIZCHIP_READ+0x94>)
 800050a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800050c:	2b00      	cmp	r3, #0
 800050e:	d003      	beq.n	8000518 <WIZCHIP_READ+0x24>
 8000510:	4b1d      	ldr	r3, [pc, #116]	@ (8000588 <WIZCHIP_READ+0x94>)
 8000512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000514:	2b00      	cmp	r3, #0
 8000516:	d114      	bne.n	8000542 <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8000518:	4b1b      	ldr	r3, [pc, #108]	@ (8000588 <WIZCHIP_READ+0x94>)
 800051a:	6a1b      	ldr	r3, [r3, #32]
 800051c:	687a      	ldr	r2, [r7, #4]
 800051e:	0c12      	lsrs	r2, r2, #16
 8000520:	b2d2      	uxtb	r2, r2
 8000522:	4610      	mov	r0, r2
 8000524:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8000526:	4b18      	ldr	r3, [pc, #96]	@ (8000588 <WIZCHIP_READ+0x94>)
 8000528:	6a1b      	ldr	r3, [r3, #32]
 800052a:	687a      	ldr	r2, [r7, #4]
 800052c:	0a12      	lsrs	r2, r2, #8
 800052e:	b2d2      	uxtb	r2, r2
 8000530:	4610      	mov	r0, r2
 8000532:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8000534:	4b14      	ldr	r3, [pc, #80]	@ (8000588 <WIZCHIP_READ+0x94>)
 8000536:	6a1b      	ldr	r3, [r3, #32]
 8000538:	687a      	ldr	r2, [r7, #4]
 800053a:	b2d2      	uxtb	r2, r2
 800053c:	4610      	mov	r0, r2
 800053e:	4798      	blx	r3
 8000540:	e011      	b.n	8000566 <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	0c1b      	lsrs	r3, r3, #16
 8000546:	b2db      	uxtb	r3, r3
 8000548:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	0a1b      	lsrs	r3, r3, #8
 800054e:	b2db      	uxtb	r3, r3
 8000550:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	b2db      	uxtb	r3, r3
 8000556:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8000558:	4b0b      	ldr	r3, [pc, #44]	@ (8000588 <WIZCHIP_READ+0x94>)
 800055a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800055c:	f107 020c 	add.w	r2, r7, #12
 8000560:	2103      	movs	r1, #3
 8000562:	4610      	mov	r0, r2
 8000564:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 8000566:	4b08      	ldr	r3, [pc, #32]	@ (8000588 <WIZCHIP_READ+0x94>)
 8000568:	69db      	ldr	r3, [r3, #28]
 800056a:	4798      	blx	r3
 800056c:	4603      	mov	r3, r0
 800056e:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 8000570:	4b05      	ldr	r3, [pc, #20]	@ (8000588 <WIZCHIP_READ+0x94>)
 8000572:	699b      	ldr	r3, [r3, #24]
 8000574:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8000576:	4b04      	ldr	r3, [pc, #16]	@ (8000588 <WIZCHIP_READ+0x94>)
 8000578:	691b      	ldr	r3, [r3, #16]
 800057a:	4798      	blx	r3
   return ret;
 800057c:	7bfb      	ldrb	r3, [r7, #15]
}
 800057e:	4618      	mov	r0, r3
 8000580:	3710      	adds	r7, #16
 8000582:	46bd      	mov	sp, r7
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	20000034 	.word	0x20000034

0800058c <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b084      	sub	sp, #16
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
 8000594:	460b      	mov	r3, r1
 8000596:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 8000598:	4b22      	ldr	r3, [pc, #136]	@ (8000624 <WIZCHIP_WRITE+0x98>)
 800059a:	68db      	ldr	r3, [r3, #12]
 800059c:	4798      	blx	r3
   WIZCHIP.CS._select();
 800059e:	4b21      	ldr	r3, [pc, #132]	@ (8000624 <WIZCHIP_WRITE+0x98>)
 80005a0:	695b      	ldr	r3, [r3, #20]
 80005a2:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	f043 0304 	orr.w	r3, r3, #4
 80005aa:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80005ac:	4b1d      	ldr	r3, [pc, #116]	@ (8000624 <WIZCHIP_WRITE+0x98>)
 80005ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d119      	bne.n	80005e8 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80005b4:	4b1b      	ldr	r3, [pc, #108]	@ (8000624 <WIZCHIP_WRITE+0x98>)
 80005b6:	6a1b      	ldr	r3, [r3, #32]
 80005b8:	687a      	ldr	r2, [r7, #4]
 80005ba:	0c12      	lsrs	r2, r2, #16
 80005bc:	b2d2      	uxtb	r2, r2
 80005be:	4610      	mov	r0, r2
 80005c0:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80005c2:	4b18      	ldr	r3, [pc, #96]	@ (8000624 <WIZCHIP_WRITE+0x98>)
 80005c4:	6a1b      	ldr	r3, [r3, #32]
 80005c6:	687a      	ldr	r2, [r7, #4]
 80005c8:	0a12      	lsrs	r2, r2, #8
 80005ca:	b2d2      	uxtb	r2, r2
 80005cc:	4610      	mov	r0, r2
 80005ce:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80005d0:	4b14      	ldr	r3, [pc, #80]	@ (8000624 <WIZCHIP_WRITE+0x98>)
 80005d2:	6a1b      	ldr	r3, [r3, #32]
 80005d4:	687a      	ldr	r2, [r7, #4]
 80005d6:	b2d2      	uxtb	r2, r2
 80005d8:	4610      	mov	r0, r2
 80005da:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 80005dc:	4b11      	ldr	r3, [pc, #68]	@ (8000624 <WIZCHIP_WRITE+0x98>)
 80005de:	6a1b      	ldr	r3, [r3, #32]
 80005e0:	78fa      	ldrb	r2, [r7, #3]
 80005e2:	4610      	mov	r0, r2
 80005e4:	4798      	blx	r3
 80005e6:	e013      	b.n	8000610 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	0c1b      	lsrs	r3, r3, #16
 80005ec:	b2db      	uxtb	r3, r3
 80005ee:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	0a1b      	lsrs	r3, r3, #8
 80005f4:	b2db      	uxtb	r3, r3
 80005f6:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	b2db      	uxtb	r3, r3
 80005fc:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 80005fe:	78fb      	ldrb	r3, [r7, #3]
 8000600:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 8000602:	4b08      	ldr	r3, [pc, #32]	@ (8000624 <WIZCHIP_WRITE+0x98>)
 8000604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000606:	f107 020c 	add.w	r2, r7, #12
 800060a:	2104      	movs	r1, #4
 800060c:	4610      	mov	r0, r2
 800060e:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8000610:	4b04      	ldr	r3, [pc, #16]	@ (8000624 <WIZCHIP_WRITE+0x98>)
 8000612:	699b      	ldr	r3, [r3, #24]
 8000614:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8000616:	4b03      	ldr	r3, [pc, #12]	@ (8000624 <WIZCHIP_WRITE+0x98>)
 8000618:	691b      	ldr	r3, [r3, #16]
 800061a:	4798      	blx	r3
}
 800061c:	bf00      	nop
 800061e:	3710      	adds	r7, #16
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}
 8000624:	20000034 	.word	0x20000034

08000628 <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8000628:	b590      	push	{r4, r7, lr}
 800062a:	b087      	sub	sp, #28
 800062c:	af00      	add	r7, sp, #0
 800062e:	60f8      	str	r0, [r7, #12]
 8000630:	60b9      	str	r1, [r7, #8]
 8000632:	4613      	mov	r3, r2
 8000634:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8000636:	4b2b      	ldr	r3, [pc, #172]	@ (80006e4 <WIZCHIP_READ_BUF+0xbc>)
 8000638:	68db      	ldr	r3, [r3, #12]
 800063a:	4798      	blx	r3
   WIZCHIP.CS._select();
 800063c:	4b29      	ldr	r3, [pc, #164]	@ (80006e4 <WIZCHIP_READ_BUF+0xbc>)
 800063e:	695b      	ldr	r3, [r3, #20]
 8000640:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8000642:	4b28      	ldr	r3, [pc, #160]	@ (80006e4 <WIZCHIP_READ_BUF+0xbc>)
 8000644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000646:	2b00      	cmp	r3, #0
 8000648:	d003      	beq.n	8000652 <WIZCHIP_READ_BUF+0x2a>
 800064a:	4b26      	ldr	r3, [pc, #152]	@ (80006e4 <WIZCHIP_READ_BUF+0xbc>)
 800064c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800064e:	2b00      	cmp	r3, #0
 8000650:	d126      	bne.n	80006a0 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8000652:	4b24      	ldr	r3, [pc, #144]	@ (80006e4 <WIZCHIP_READ_BUF+0xbc>)
 8000654:	6a1b      	ldr	r3, [r3, #32]
 8000656:	68fa      	ldr	r2, [r7, #12]
 8000658:	0c12      	lsrs	r2, r2, #16
 800065a:	b2d2      	uxtb	r2, r2
 800065c:	4610      	mov	r0, r2
 800065e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8000660:	4b20      	ldr	r3, [pc, #128]	@ (80006e4 <WIZCHIP_READ_BUF+0xbc>)
 8000662:	6a1b      	ldr	r3, [r3, #32]
 8000664:	68fa      	ldr	r2, [r7, #12]
 8000666:	0a12      	lsrs	r2, r2, #8
 8000668:	b2d2      	uxtb	r2, r2
 800066a:	4610      	mov	r0, r2
 800066c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800066e:	4b1d      	ldr	r3, [pc, #116]	@ (80006e4 <WIZCHIP_READ_BUF+0xbc>)
 8000670:	6a1b      	ldr	r3, [r3, #32]
 8000672:	68fa      	ldr	r2, [r7, #12]
 8000674:	b2d2      	uxtb	r2, r2
 8000676:	4610      	mov	r0, r2
 8000678:	4798      	blx	r3
		for(i = 0; i < len; i++)
 800067a:	2300      	movs	r3, #0
 800067c:	82fb      	strh	r3, [r7, #22]
 800067e:	e00a      	b.n	8000696 <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8000680:	4b18      	ldr	r3, [pc, #96]	@ (80006e4 <WIZCHIP_READ_BUF+0xbc>)
 8000682:	69db      	ldr	r3, [r3, #28]
 8000684:	8afa      	ldrh	r2, [r7, #22]
 8000686:	68b9      	ldr	r1, [r7, #8]
 8000688:	188c      	adds	r4, r1, r2
 800068a:	4798      	blx	r3
 800068c:	4603      	mov	r3, r0
 800068e:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 8000690:	8afb      	ldrh	r3, [r7, #22]
 8000692:	3301      	adds	r3, #1
 8000694:	82fb      	strh	r3, [r7, #22]
 8000696:	8afa      	ldrh	r2, [r7, #22]
 8000698:	88fb      	ldrh	r3, [r7, #6]
 800069a:	429a      	cmp	r2, r3
 800069c:	d3f0      	bcc.n	8000680 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800069e:	e017      	b.n	80006d0 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	0c1b      	lsrs	r3, r3, #16
 80006a4:	b2db      	uxtb	r3, r3
 80006a6:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	0a1b      	lsrs	r3, r3, #8
 80006ac:	b2db      	uxtb	r3, r3
 80006ae:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80006b6:	4b0b      	ldr	r3, [pc, #44]	@ (80006e4 <WIZCHIP_READ_BUF+0xbc>)
 80006b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80006ba:	f107 0210 	add.w	r2, r7, #16
 80006be:	2103      	movs	r1, #3
 80006c0:	4610      	mov	r0, r2
 80006c2:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 80006c4:	4b07      	ldr	r3, [pc, #28]	@ (80006e4 <WIZCHIP_READ_BUF+0xbc>)
 80006c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006c8:	88fa      	ldrh	r2, [r7, #6]
 80006ca:	4611      	mov	r1, r2
 80006cc:	68b8      	ldr	r0, [r7, #8]
 80006ce:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 80006d0:	4b04      	ldr	r3, [pc, #16]	@ (80006e4 <WIZCHIP_READ_BUF+0xbc>)
 80006d2:	699b      	ldr	r3, [r3, #24]
 80006d4:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80006d6:	4b03      	ldr	r3, [pc, #12]	@ (80006e4 <WIZCHIP_READ_BUF+0xbc>)
 80006d8:	691b      	ldr	r3, [r3, #16]
 80006da:	4798      	blx	r3
}
 80006dc:	bf00      	nop
 80006de:	371c      	adds	r7, #28
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd90      	pop	{r4, r7, pc}
 80006e4:	20000034 	.word	0x20000034

080006e8 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b086      	sub	sp, #24
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	60f8      	str	r0, [r7, #12]
 80006f0:	60b9      	str	r1, [r7, #8]
 80006f2:	4613      	mov	r3, r2
 80006f4:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 80006f6:	4b2b      	ldr	r3, [pc, #172]	@ (80007a4 <WIZCHIP_WRITE_BUF+0xbc>)
 80006f8:	68db      	ldr	r3, [r3, #12]
 80006fa:	4798      	blx	r3
   WIZCHIP.CS._select();
 80006fc:	4b29      	ldr	r3, [pc, #164]	@ (80007a4 <WIZCHIP_WRITE_BUF+0xbc>)
 80006fe:	695b      	ldr	r3, [r3, #20]
 8000700:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	f043 0304 	orr.w	r3, r3, #4
 8000708:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800070a:	4b26      	ldr	r3, [pc, #152]	@ (80007a4 <WIZCHIP_WRITE_BUF+0xbc>)
 800070c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800070e:	2b00      	cmp	r3, #0
 8000710:	d126      	bne.n	8000760 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8000712:	4b24      	ldr	r3, [pc, #144]	@ (80007a4 <WIZCHIP_WRITE_BUF+0xbc>)
 8000714:	6a1b      	ldr	r3, [r3, #32]
 8000716:	68fa      	ldr	r2, [r7, #12]
 8000718:	0c12      	lsrs	r2, r2, #16
 800071a:	b2d2      	uxtb	r2, r2
 800071c:	4610      	mov	r0, r2
 800071e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8000720:	4b20      	ldr	r3, [pc, #128]	@ (80007a4 <WIZCHIP_WRITE_BUF+0xbc>)
 8000722:	6a1b      	ldr	r3, [r3, #32]
 8000724:	68fa      	ldr	r2, [r7, #12]
 8000726:	0a12      	lsrs	r2, r2, #8
 8000728:	b2d2      	uxtb	r2, r2
 800072a:	4610      	mov	r0, r2
 800072c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800072e:	4b1d      	ldr	r3, [pc, #116]	@ (80007a4 <WIZCHIP_WRITE_BUF+0xbc>)
 8000730:	6a1b      	ldr	r3, [r3, #32]
 8000732:	68fa      	ldr	r2, [r7, #12]
 8000734:	b2d2      	uxtb	r2, r2
 8000736:	4610      	mov	r0, r2
 8000738:	4798      	blx	r3
		for(i = 0; i < len; i++)
 800073a:	2300      	movs	r3, #0
 800073c:	82fb      	strh	r3, [r7, #22]
 800073e:	e00a      	b.n	8000756 <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8000740:	4b18      	ldr	r3, [pc, #96]	@ (80007a4 <WIZCHIP_WRITE_BUF+0xbc>)
 8000742:	6a1b      	ldr	r3, [r3, #32]
 8000744:	8afa      	ldrh	r2, [r7, #22]
 8000746:	68b9      	ldr	r1, [r7, #8]
 8000748:	440a      	add	r2, r1
 800074a:	7812      	ldrb	r2, [r2, #0]
 800074c:	4610      	mov	r0, r2
 800074e:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8000750:	8afb      	ldrh	r3, [r7, #22]
 8000752:	3301      	adds	r3, #1
 8000754:	82fb      	strh	r3, [r7, #22]
 8000756:	8afa      	ldrh	r2, [r7, #22]
 8000758:	88fb      	ldrh	r3, [r7, #6]
 800075a:	429a      	cmp	r2, r3
 800075c:	d3f0      	bcc.n	8000740 <WIZCHIP_WRITE_BUF+0x58>
 800075e:	e017      	b.n	8000790 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	0c1b      	lsrs	r3, r3, #16
 8000764:	b2db      	uxtb	r3, r3
 8000766:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	0a1b      	lsrs	r3, r3, #8
 800076c:	b2db      	uxtb	r3, r3
 800076e:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	b2db      	uxtb	r3, r3
 8000774:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8000776:	4b0b      	ldr	r3, [pc, #44]	@ (80007a4 <WIZCHIP_WRITE_BUF+0xbc>)
 8000778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800077a:	f107 0210 	add.w	r2, r7, #16
 800077e:	2103      	movs	r1, #3
 8000780:	4610      	mov	r0, r2
 8000782:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 8000784:	4b07      	ldr	r3, [pc, #28]	@ (80007a4 <WIZCHIP_WRITE_BUF+0xbc>)
 8000786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000788:	88fa      	ldrh	r2, [r7, #6]
 800078a:	4611      	mov	r1, r2
 800078c:	68b8      	ldr	r0, [r7, #8]
 800078e:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8000790:	4b04      	ldr	r3, [pc, #16]	@ (80007a4 <WIZCHIP_WRITE_BUF+0xbc>)
 8000792:	699b      	ldr	r3, [r3, #24]
 8000794:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8000796:	4b03      	ldr	r3, [pc, #12]	@ (80007a4 <WIZCHIP_WRITE_BUF+0xbc>)
 8000798:	691b      	ldr	r3, [r3, #16]
 800079a:	4798      	blx	r3
}
 800079c:	bf00      	nop
 800079e:	3718      	adds	r7, #24
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	20000034 	.word	0x20000034

080007a8 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 80007a8:	b590      	push	{r4, r7, lr}
 80007aa:	b085      	sub	sp, #20
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	4603      	mov	r3, r0
 80007b0:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 80007b2:	2300      	movs	r3, #0
 80007b4:	81fb      	strh	r3, [r7, #14]
 80007b6:	2300      	movs	r3, #0
 80007b8:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 80007ba:	79fb      	ldrb	r3, [r7, #7]
 80007bc:	009b      	lsls	r3, r3, #2
 80007be:	3301      	adds	r3, #1
 80007c0:	00db      	lsls	r3, r3, #3
 80007c2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80007c6:	4618      	mov	r0, r3
 80007c8:	f7ff fe94 	bl	80004f4 <WIZCHIP_READ>
 80007cc:	4603      	mov	r3, r0
 80007ce:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 80007d0:	89bb      	ldrh	r3, [r7, #12]
 80007d2:	021b      	lsls	r3, r3, #8
 80007d4:	b29c      	uxth	r4, r3
 80007d6:	79fb      	ldrb	r3, [r7, #7]
 80007d8:	009b      	lsls	r3, r3, #2
 80007da:	3301      	adds	r3, #1
 80007dc:	00db      	lsls	r3, r3, #3
 80007de:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 80007e2:	4618      	mov	r0, r3
 80007e4:	f7ff fe86 	bl	80004f4 <WIZCHIP_READ>
 80007e8:	4603      	mov	r3, r0
 80007ea:	4423      	add	r3, r4
 80007ec:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 80007ee:	89bb      	ldrh	r3, [r7, #12]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d019      	beq.n	8000828 <getSn_TX_FSR+0x80>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 80007f4:	79fb      	ldrb	r3, [r7, #7]
 80007f6:	009b      	lsls	r3, r3, #2
 80007f8:	3301      	adds	r3, #1
 80007fa:	00db      	lsls	r3, r3, #3
 80007fc:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8000800:	4618      	mov	r0, r3
 8000802:	f7ff fe77 	bl	80004f4 <WIZCHIP_READ>
 8000806:	4603      	mov	r3, r0
 8000808:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 800080a:	89fb      	ldrh	r3, [r7, #14]
 800080c:	021b      	lsls	r3, r3, #8
 800080e:	b29c      	uxth	r4, r3
 8000810:	79fb      	ldrb	r3, [r7, #7]
 8000812:	009b      	lsls	r3, r3, #2
 8000814:	3301      	adds	r3, #1
 8000816:	00db      	lsls	r3, r3, #3
 8000818:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 800081c:	4618      	mov	r0, r3
 800081e:	f7ff fe69 	bl	80004f4 <WIZCHIP_READ>
 8000822:	4603      	mov	r3, r0
 8000824:	4423      	add	r3, r4
 8000826:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8000828:	89fa      	ldrh	r2, [r7, #14]
 800082a:	89bb      	ldrh	r3, [r7, #12]
 800082c:	429a      	cmp	r2, r3
 800082e:	d1c4      	bne.n	80007ba <getSn_TX_FSR+0x12>
   return val;
 8000830:	89fb      	ldrh	r3, [r7, #14]
}
 8000832:	4618      	mov	r0, r3
 8000834:	3714      	adds	r7, #20
 8000836:	46bd      	mov	sp, r7
 8000838:	bd90      	pop	{r4, r7, pc}

0800083a <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 800083a:	b590      	push	{r4, r7, lr}
 800083c:	b085      	sub	sp, #20
 800083e:	af00      	add	r7, sp, #0
 8000840:	4603      	mov	r3, r0
 8000842:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8000844:	2300      	movs	r3, #0
 8000846:	81fb      	strh	r3, [r7, #14]
 8000848:	2300      	movs	r3, #0
 800084a:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 800084c:	79fb      	ldrb	r3, [r7, #7]
 800084e:	009b      	lsls	r3, r3, #2
 8000850:	3301      	adds	r3, #1
 8000852:	00db      	lsls	r3, r3, #3
 8000854:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 8000858:	4618      	mov	r0, r3
 800085a:	f7ff fe4b 	bl	80004f4 <WIZCHIP_READ>
 800085e:	4603      	mov	r3, r0
 8000860:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8000862:	89bb      	ldrh	r3, [r7, #12]
 8000864:	021b      	lsls	r3, r3, #8
 8000866:	b29c      	uxth	r4, r3
 8000868:	79fb      	ldrb	r3, [r7, #7]
 800086a:	009b      	lsls	r3, r3, #2
 800086c:	3301      	adds	r3, #1
 800086e:	00db      	lsls	r3, r3, #3
 8000870:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8000874:	4618      	mov	r0, r3
 8000876:	f7ff fe3d 	bl	80004f4 <WIZCHIP_READ>
 800087a:	4603      	mov	r3, r0
 800087c:	4423      	add	r3, r4
 800087e:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8000880:	89bb      	ldrh	r3, [r7, #12]
 8000882:	2b00      	cmp	r3, #0
 8000884:	d019      	beq.n	80008ba <getSn_RX_RSR+0x80>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	009b      	lsls	r3, r3, #2
 800088a:	3301      	adds	r3, #1
 800088c:	00db      	lsls	r3, r3, #3
 800088e:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 8000892:	4618      	mov	r0, r3
 8000894:	f7ff fe2e 	bl	80004f4 <WIZCHIP_READ>
 8000898:	4603      	mov	r3, r0
 800089a:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 800089c:	89fb      	ldrh	r3, [r7, #14]
 800089e:	021b      	lsls	r3, r3, #8
 80008a0:	b29c      	uxth	r4, r3
 80008a2:	79fb      	ldrb	r3, [r7, #7]
 80008a4:	009b      	lsls	r3, r3, #2
 80008a6:	3301      	adds	r3, #1
 80008a8:	00db      	lsls	r3, r3, #3
 80008aa:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 80008ae:	4618      	mov	r0, r3
 80008b0:	f7ff fe20 	bl	80004f4 <WIZCHIP_READ>
 80008b4:	4603      	mov	r3, r0
 80008b6:	4423      	add	r3, r4
 80008b8:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 80008ba:	89fa      	ldrh	r2, [r7, #14]
 80008bc:	89bb      	ldrh	r3, [r7, #12]
 80008be:	429a      	cmp	r2, r3
 80008c0:	d1c4      	bne.n	800084c <getSn_RX_RSR+0x12>
   return val;
 80008c2:	89fb      	ldrh	r3, [r7, #14]
}
 80008c4:	4618      	mov	r0, r3
 80008c6:	3714      	adds	r7, #20
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd90      	pop	{r4, r7, pc}

080008cc <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 80008cc:	b590      	push	{r4, r7, lr}
 80008ce:	b085      	sub	sp, #20
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	4603      	mov	r3, r0
 80008d4:	6039      	str	r1, [r7, #0]
 80008d6:	71fb      	strb	r3, [r7, #7]
 80008d8:	4613      	mov	r3, r2
 80008da:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 80008dc:	2300      	movs	r3, #0
 80008de:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 80008e4:	88bb      	ldrh	r3, [r7, #4]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d046      	beq.n	8000978 <wiz_send_data+0xac>
   ptr = getSn_TX_WR(sn);
 80008ea:	79fb      	ldrb	r3, [r7, #7]
 80008ec:	009b      	lsls	r3, r3, #2
 80008ee:	3301      	adds	r3, #1
 80008f0:	00db      	lsls	r3, r3, #3
 80008f2:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 80008f6:	4618      	mov	r0, r3
 80008f8:	f7ff fdfc 	bl	80004f4 <WIZCHIP_READ>
 80008fc:	4603      	mov	r3, r0
 80008fe:	021b      	lsls	r3, r3, #8
 8000900:	b29c      	uxth	r4, r3
 8000902:	79fb      	ldrb	r3, [r7, #7]
 8000904:	009b      	lsls	r3, r3, #2
 8000906:	3301      	adds	r3, #1
 8000908:	00db      	lsls	r3, r3, #3
 800090a:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 800090e:	4618      	mov	r0, r3
 8000910:	f7ff fdf0 	bl	80004f4 <WIZCHIP_READ>
 8000914:	4603      	mov	r3, r0
 8000916:	4423      	add	r3, r4
 8000918:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 800091a:	89fb      	ldrh	r3, [r7, #14]
 800091c:	021a      	lsls	r2, r3, #8
 800091e:	79fb      	ldrb	r3, [r7, #7]
 8000920:	009b      	lsls	r3, r3, #2
 8000922:	3302      	adds	r3, #2
 8000924:	00db      	lsls	r3, r3, #3
 8000926:	4413      	add	r3, r2
 8000928:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 800092a:	88bb      	ldrh	r3, [r7, #4]
 800092c:	461a      	mov	r2, r3
 800092e:	6839      	ldr	r1, [r7, #0]
 8000930:	68b8      	ldr	r0, [r7, #8]
 8000932:	f7ff fed9 	bl	80006e8 <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 8000936:	89fa      	ldrh	r2, [r7, #14]
 8000938:	88bb      	ldrh	r3, [r7, #4]
 800093a:	4413      	add	r3, r2
 800093c:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 800093e:	79fb      	ldrb	r3, [r7, #7]
 8000940:	009b      	lsls	r3, r3, #2
 8000942:	3301      	adds	r3, #1
 8000944:	00db      	lsls	r3, r3, #3
 8000946:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 800094a:	461a      	mov	r2, r3
 800094c:	89fb      	ldrh	r3, [r7, #14]
 800094e:	0a1b      	lsrs	r3, r3, #8
 8000950:	b29b      	uxth	r3, r3
 8000952:	b2db      	uxtb	r3, r3
 8000954:	4619      	mov	r1, r3
 8000956:	4610      	mov	r0, r2
 8000958:	f7ff fe18 	bl	800058c <WIZCHIP_WRITE>
 800095c:	79fb      	ldrb	r3, [r7, #7]
 800095e:	009b      	lsls	r3, r3, #2
 8000960:	3301      	adds	r3, #1
 8000962:	00db      	lsls	r3, r3, #3
 8000964:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 8000968:	461a      	mov	r2, r3
 800096a:	89fb      	ldrh	r3, [r7, #14]
 800096c:	b2db      	uxtb	r3, r3
 800096e:	4619      	mov	r1, r3
 8000970:	4610      	mov	r0, r2
 8000972:	f7ff fe0b 	bl	800058c <WIZCHIP_WRITE>
 8000976:	e000      	b.n	800097a <wiz_send_data+0xae>
   if(len == 0)  return;
 8000978:	bf00      	nop
}
 800097a:	3714      	adds	r7, #20
 800097c:	46bd      	mov	sp, r7
 800097e:	bd90      	pop	{r4, r7, pc}

08000980 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8000980:	b590      	push	{r4, r7, lr}
 8000982:	b085      	sub	sp, #20
 8000984:	af00      	add	r7, sp, #0
 8000986:	4603      	mov	r3, r0
 8000988:	6039      	str	r1, [r7, #0]
 800098a:	71fb      	strb	r3, [r7, #7]
 800098c:	4613      	mov	r3, r2
 800098e:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8000990:	2300      	movs	r3, #0
 8000992:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8000994:	2300      	movs	r3, #0
 8000996:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 8000998:	88bb      	ldrh	r3, [r7, #4]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d046      	beq.n	8000a2c <wiz_recv_data+0xac>
   ptr = getSn_RX_RD(sn);
 800099e:	79fb      	ldrb	r3, [r7, #7]
 80009a0:	009b      	lsls	r3, r3, #2
 80009a2:	3301      	adds	r3, #1
 80009a4:	00db      	lsls	r3, r3, #3
 80009a6:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 80009aa:	4618      	mov	r0, r3
 80009ac:	f7ff fda2 	bl	80004f4 <WIZCHIP_READ>
 80009b0:	4603      	mov	r3, r0
 80009b2:	021b      	lsls	r3, r3, #8
 80009b4:	b29c      	uxth	r4, r3
 80009b6:	79fb      	ldrb	r3, [r7, #7]
 80009b8:	009b      	lsls	r3, r3, #2
 80009ba:	3301      	adds	r3, #1
 80009bc:	00db      	lsls	r3, r3, #3
 80009be:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 80009c2:	4618      	mov	r0, r3
 80009c4:	f7ff fd96 	bl	80004f4 <WIZCHIP_READ>
 80009c8:	4603      	mov	r3, r0
 80009ca:	4423      	add	r3, r4
 80009cc:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 80009ce:	89fb      	ldrh	r3, [r7, #14]
 80009d0:	021a      	lsls	r2, r3, #8
 80009d2:	79fb      	ldrb	r3, [r7, #7]
 80009d4:	009b      	lsls	r3, r3, #2
 80009d6:	3303      	adds	r3, #3
 80009d8:	00db      	lsls	r3, r3, #3
 80009da:	4413      	add	r3, r2
 80009dc:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 80009de:	88bb      	ldrh	r3, [r7, #4]
 80009e0:	461a      	mov	r2, r3
 80009e2:	6839      	ldr	r1, [r7, #0]
 80009e4:	68b8      	ldr	r0, [r7, #8]
 80009e6:	f7ff fe1f 	bl	8000628 <WIZCHIP_READ_BUF>
   ptr += len;
 80009ea:	89fa      	ldrh	r2, [r7, #14]
 80009ec:	88bb      	ldrh	r3, [r7, #4]
 80009ee:	4413      	add	r3, r2
 80009f0:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 80009f2:	79fb      	ldrb	r3, [r7, #7]
 80009f4:	009b      	lsls	r3, r3, #2
 80009f6:	3301      	adds	r3, #1
 80009f8:	00db      	lsls	r3, r3, #3
 80009fa:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 80009fe:	461a      	mov	r2, r3
 8000a00:	89fb      	ldrh	r3, [r7, #14]
 8000a02:	0a1b      	lsrs	r3, r3, #8
 8000a04:	b29b      	uxth	r3, r3
 8000a06:	b2db      	uxtb	r3, r3
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	f7ff fdbe 	bl	800058c <WIZCHIP_WRITE>
 8000a10:	79fb      	ldrb	r3, [r7, #7]
 8000a12:	009b      	lsls	r3, r3, #2
 8000a14:	3301      	adds	r3, #1
 8000a16:	00db      	lsls	r3, r3, #3
 8000a18:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	89fb      	ldrh	r3, [r7, #14]
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	4619      	mov	r1, r3
 8000a24:	4610      	mov	r0, r2
 8000a26:	f7ff fdb1 	bl	800058c <WIZCHIP_WRITE>
 8000a2a:	e000      	b.n	8000a2e <wiz_recv_data+0xae>
   if(len == 0) return;
 8000a2c:	bf00      	nop
}
 8000a2e:	3714      	adds	r7, #20
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd90      	pop	{r4, r7, pc}

08000a34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a3a:	f002 f82f 	bl	8002a9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a3e:	f000 f9cb 	bl	8000dd8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a42:	f000 fa5d 	bl	8000f00 <MX_GPIO_Init>
  MX_SPI2_Init();
 8000a46:	f000 fa25 	bl	8000e94 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(100);															/* Задержка после инициализации интерфейсов */
 8000a4a:	2064      	movs	r0, #100	@ 0x64
 8000a4c:	f002 f8ce 	bl	8002bec <HAL_Delay>
  if((HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1) == GPIO_PIN_SET)) {				/* Проверка на джампер. Если он установлен, переход на основную прошивку запрещён */
 8000a50:	2102      	movs	r1, #2
 8000a52:	48a7      	ldr	r0, [pc, #668]	@ (8000cf0 <main+0x2bc>)
 8000a54:	f002 ff40 	bl	80038d8 <HAL_GPIO_ReadPin>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b01      	cmp	r3, #1
 8000a5c:	d101      	bne.n	8000a62 <main+0x2e>
	  jump_to_application();												/* Переход к основному приложению */
 8000a5e:	f000 fac3 	bl	8000fe8 <jump_to_application>
  }

  reg_wizchip_cs_cbfunc(cs_select, cs_deselect);							/* Регистрация функций SPI для сетевого чипа W5500 */
 8000a62:	49a4      	ldr	r1, [pc, #656]	@ (8000cf4 <main+0x2c0>)
 8000a64:	48a4      	ldr	r0, [pc, #656]	@ (8000cf8 <main+0x2c4>)
 8000a66:	f001 fa7f 	bl	8001f68 <reg_wizchip_cs_cbfunc>
  reg_wizchip_spi_cbfunc(spi_readbyte, spi_writebyte);
 8000a6a:	49a4      	ldr	r1, [pc, #656]	@ (8000cfc <main+0x2c8>)
 8000a6c:	48a4      	ldr	r0, [pc, #656]	@ (8000d00 <main+0x2cc>)
 8000a6e:	f001 faa1 	bl	8001fb4 <reg_wizchip_spi_cbfunc>
  reg_wizchip_cris_cbfunc(cris_enter, cris_exit);
 8000a72:	49a4      	ldr	r1, [pc, #656]	@ (8000d04 <main+0x2d0>)
 8000a74:	48a4      	ldr	r0, [pc, #656]	@ (8000d08 <main+0x2d4>)
 8000a76:	f001 fa51 	bl	8001f1c <reg_wizchip_cris_cbfunc>
  reg_wizchip_spiburst_cbfunc(spi_readburst, spi_writeburst);
 8000a7a:	49a4      	ldr	r1, [pc, #656]	@ (8000d0c <main+0x2d8>)
 8000a7c:	48a4      	ldr	r0, [pc, #656]	@ (8000d10 <main+0x2dc>)
 8000a7e:	f001 fac5 	bl	800200c <reg_wizchip_spiburst_cbfunc>

  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);						/* Физический сброс W5500 */
 8000a82:	2200      	movs	r2, #0
 8000a84:	2101      	movs	r1, #1
 8000a86:	48a3      	ldr	r0, [pc, #652]	@ (8000d14 <main+0x2e0>)
 8000a88:	f002 ff3e 	bl	8003908 <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8000a8c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a90:	f002 f8ac 	bl	8002bec <HAL_Delay>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);
 8000a94:	2201      	movs	r2, #1
 8000a96:	2101      	movs	r1, #1
 8000a98:	489e      	ldr	r0, [pc, #632]	@ (8000d14 <main+0x2e0>)
 8000a9a:	f002 ff35 	bl	8003908 <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8000a9e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000aa2:	f002 f8a3 	bl	8002bec <HAL_Delay>

  ctlnetwork(CN_SET_NETINFO, (void*)&gSetNetInfo);							/* Инициализация сетевого чипа параметрами (ip, mask, etc. */
 8000aa6:	499c      	ldr	r1, [pc, #624]	@ (8000d18 <main+0x2e4>)
 8000aa8:	2000      	movs	r0, #0
 8000aaa:	f001 fbcb 	bl	8002244 <ctlnetwork>
  ctlwizchip(CW_INIT_WIZCHIP,(void*)buffer_size_tx_rx);						/* Установка размеров буфера */
 8000aae:	499b      	ldr	r1, [pc, #620]	@ (8000d1c <main+0x2e8>)
 8000ab0:	2004      	movs	r0, #4
 8000ab2:	f001 fad7 	bl	8002064 <ctlwizchip>

  socket(BOOTLOADER_SOCKET, Sn_MR_UDP, BOOTLOADER_PORT, 0);					/* Открытие сокета */
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	f241 52b3 	movw	r2, #5555	@ 0x15b3
 8000abc:	2102      	movs	r1, #2
 8000abe:	2000      	movs	r0, #0
 8000ac0:	f000 fca6 	bl	8001410 <socket>

  state = STATE_WAIT_SYNC_BYTE;												/* Переходим в стартовое состояние машины состояний */
 8000ac4:	4b96      	ldr	r3, [pc, #600]	@ (8000d20 <main+0x2ec>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	701a      	strb	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  switch(state)
 8000aca:	4b95      	ldr	r3, [pc, #596]	@ (8000d20 <main+0x2ec>)
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	2b04      	cmp	r3, #4
 8000ad0:	d8fb      	bhi.n	8000aca <main+0x96>
 8000ad2:	a201      	add	r2, pc, #4	@ (adr r2, 8000ad8 <main+0xa4>)
 8000ad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ad8:	08000aed 	.word	0x08000aed
 8000adc:	08000b61 	.word	0x08000b61
 8000ae0:	08000bb1 	.word	0x08000bb1
 8000ae4:	08000ccb 	.word	0x08000ccb
 8000ae8:	08000d55 	.word	0x08000d55
	  {
	  	  case STATE_WAIT_SYNC_BYTE:														/* Ожидаем байт синхронизации */
	  	  	ret_boot = getSn_RX_RSR(0);														/* Проверяем сокет на наличие данных */
 8000aec:	2000      	movs	r0, #0
 8000aee:	f7ff fea4 	bl	800083a <getSn_RX_RSR>
 8000af2:	4603      	mov	r3, r0
 8000af4:	461a      	mov	r2, r3
 8000af6:	4b8b      	ldr	r3, [pc, #556]	@ (8000d24 <main+0x2f0>)
 8000af8:	601a      	str	r2, [r3, #0]
	  	  	if(ret_boot > 0)	{															/* Если данные имеются */
 8000afa:	4b8a      	ldr	r3, [pc, #552]	@ (8000d24 <main+0x2f0>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	f340 8158 	ble.w	8000db4 <main+0x380>
	  	  		rx_boot = recvfrom(0, rx_data, 1, dest_ip, &dest_port);						/* Начинаем их принимать */
 8000b04:	4b88      	ldr	r3, [pc, #544]	@ (8000d28 <main+0x2f4>)
 8000b06:	9300      	str	r3, [sp, #0]
 8000b08:	4b88      	ldr	r3, [pc, #544]	@ (8000d2c <main+0x2f8>)
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	4988      	ldr	r1, [pc, #544]	@ (8000d30 <main+0x2fc>)
 8000b0e:	2000      	movs	r0, #0
 8000b10:	f000 ff6c 	bl	80019ec <recvfrom_W5x00>
 8000b14:	4603      	mov	r3, r0
 8000b16:	4a87      	ldr	r2, [pc, #540]	@ (8000d34 <main+0x300>)
 8000b18:	6013      	str	r3, [r2, #0]
	  	  		if(rx_boot > 0)	{															/* Если количество байт больше 0 (т.е. в сокете что-то есть) */
 8000b1a:	4b86      	ldr	r3, [pc, #536]	@ (8000d34 <main+0x300>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	f340 8148 	ble.w	8000db4 <main+0x380>
	  	  			first_byte = rx_data[0];												/* Смотрим принятый от внешнего ПО байт */
 8000b24:	4b82      	ldr	r3, [pc, #520]	@ (8000d30 <main+0x2fc>)
 8000b26:	781a      	ldrb	r2, [r3, #0]
 8000b28:	4b83      	ldr	r3, [pc, #524]	@ (8000d38 <main+0x304>)
 8000b2a:	701a      	strb	r2, [r3, #0]
	  	  			if(first_byte == 0xAA)	{												/* Если первый принятый байт равен 0xAA */
 8000b2c:	4b82      	ldr	r3, [pc, #520]	@ (8000d38 <main+0x304>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	2baa      	cmp	r3, #170	@ 0xaa
 8000b32:	d103      	bne.n	8000b3c <main+0x108>
	  	  				state = STATE_PREPARE_FLASH;										/* В случае успеха переходим к подготовке flash памяти */
 8000b34:	4b7a      	ldr	r3, [pc, #488]	@ (8000d20 <main+0x2ec>)
 8000b36:	2201      	movs	r2, #1
 8000b38:	701a      	strb	r2, [r3, #0]
 8000b3a:	e00a      	b.n	8000b52 <main+0x11e>
	  	  			} else if (first_byte == 0xDD) {										/* Если принят байт 0xDD */
 8000b3c:	4b7e      	ldr	r3, [pc, #504]	@ (8000d38 <main+0x304>)
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	2bdd      	cmp	r3, #221	@ 0xdd
 8000b42:	d103      	bne.n	8000b4c <main+0x118>
	  	  				state = STATE_ERASE_FLASH;											/* Просто стираем flash память */
 8000b44:	4b76      	ldr	r3, [pc, #472]	@ (8000d20 <main+0x2ec>)
 8000b46:	2204      	movs	r2, #4
 8000b48:	701a      	strb	r2, [r3, #0]
 8000b4a:	e002      	b.n	8000b52 <main+0x11e>
	  	  			} else {
	  	  				state = STATE_WAIT_SYNC_BYTE;										/* В случае неудачи продролжаем ожидать правильный байт */
 8000b4c:	4b74      	ldr	r3, [pc, #464]	@ (8000d20 <main+0x2ec>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	701a      	strb	r2, [r3, #0]
	  	  			}
	  	  			memset(rx_data, 0, sizeof(rx_data));									/* Очищаем буфер после обработки принятых данных */
 8000b52:	f44f 6285 	mov.w	r2, #1064	@ 0x428
 8000b56:	2100      	movs	r1, #0
 8000b58:	4875      	ldr	r0, [pc, #468]	@ (8000d30 <main+0x2fc>)
 8000b5a:	f004 f90d 	bl	8004d78 <memset>
	  	  		}
	  	  	}
	  	  	break;
 8000b5e:	e129      	b.n	8000db4 <main+0x380>

	  	  case STATE_PREPARE_FLASH:															/* Подготавливаем flash память к записи прошивки, т.к. это происходит "на лету" */
	  		erase_result = flash_erase();
 8000b60:	f000 faf6 	bl	8001150 <flash_erase>
 8000b64:	4603      	mov	r3, r0
 8000b66:	461a      	mov	r2, r3
 8000b68:	4b74      	ldr	r3, [pc, #464]	@ (8000d3c <main+0x308>)
 8000b6a:	701a      	strb	r2, [r3, #0]
	  		tx_data[0] = erase_result ? 0xBB : 0xCC;
 8000b6c:	4b73      	ldr	r3, [pc, #460]	@ (8000d3c <main+0x308>)
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <main+0x144>
 8000b74:	22bb      	movs	r2, #187	@ 0xbb
 8000b76:	e000      	b.n	8000b7a <main+0x146>
 8000b78:	22cc      	movs	r2, #204	@ 0xcc
 8000b7a:	4b71      	ldr	r3, [pc, #452]	@ (8000d40 <main+0x30c>)
 8000b7c:	701a      	strb	r2, [r3, #0]
	  		state = erase_result ? STATE_WAIT_DATA_PACKET : STATE_WAIT_SYNC_BYTE;
 8000b7e:	4b6f      	ldr	r3, [pc, #444]	@ (8000d3c <main+0x308>)
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <main+0x156>
 8000b86:	2202      	movs	r2, #2
 8000b88:	e000      	b.n	8000b8c <main+0x158>
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	4b64      	ldr	r3, [pc, #400]	@ (8000d20 <main+0x2ec>)
 8000b8e:	701a      	strb	r2, [r3, #0]
	  		sendto(0, tx_data, 1, &dest_ip, dest_port);
 8000b90:	4b65      	ldr	r3, [pc, #404]	@ (8000d28 <main+0x2f4>)
 8000b92:	881b      	ldrh	r3, [r3, #0]
 8000b94:	9300      	str	r3, [sp, #0]
 8000b96:	4b65      	ldr	r3, [pc, #404]	@ (8000d2c <main+0x2f8>)
 8000b98:	2201      	movs	r2, #1
 8000b9a:	4969      	ldr	r1, [pc, #420]	@ (8000d40 <main+0x30c>)
 8000b9c:	2000      	movs	r0, #0
 8000b9e:	f000 fdcd 	bl	800173c <sendto_W5x00>
	  		memset(rx_data, 0, sizeof(rx_data));
 8000ba2:	f44f 6285 	mov.w	r2, #1064	@ 0x428
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	4861      	ldr	r0, [pc, #388]	@ (8000d30 <main+0x2fc>)
 8000baa:	f004 f8e5 	bl	8004d78 <memset>
	  	  	break;
 8000bae:	e105      	b.n	8000dbc <main+0x388>

	  	  case STATE_WAIT_DATA_PACKET:														/* Ожидаем пакеты с прошивкой */
	  		ret_boot = getSn_RX_RSR(0);														/* Проверяем сокет на наличие данных */
 8000bb0:	2000      	movs	r0, #0
 8000bb2:	f7ff fe42 	bl	800083a <getSn_RX_RSR>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	461a      	mov	r2, r3
 8000bba:	4b5a      	ldr	r3, [pc, #360]	@ (8000d24 <main+0x2f0>)
 8000bbc:	601a      	str	r2, [r3, #0]
	  		  if(ret_boot > 0) {															/* Если данные имеются */
 8000bbe:	4b59      	ldr	r3, [pc, #356]	@ (8000d24 <main+0x2f0>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	f340 80f8 	ble.w	8000db8 <main+0x384>
	  			  rx_boot = recvfrom(0, rx_data, sizeof(rx_data), dest_ip, &dest_port);		/* Начинаем их принимать */
 8000bc8:	4b57      	ldr	r3, [pc, #348]	@ (8000d28 <main+0x2f4>)
 8000bca:	9300      	str	r3, [sp, #0]
 8000bcc:	4b57      	ldr	r3, [pc, #348]	@ (8000d2c <main+0x2f8>)
 8000bce:	f44f 6285 	mov.w	r2, #1064	@ 0x428
 8000bd2:	4957      	ldr	r1, [pc, #348]	@ (8000d30 <main+0x2fc>)
 8000bd4:	2000      	movs	r0, #0
 8000bd6:	f000 ff09 	bl	80019ec <recvfrom_W5x00>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	4a55      	ldr	r2, [pc, #340]	@ (8000d34 <main+0x300>)
 8000bde:	6013      	str	r3, [r2, #0]
	  			  if(rx_boot > 0) {															/* Если количество байт больше 0 (т.е. в сокете что-то есть) */
 8000be0:	4b54      	ldr	r3, [pc, #336]	@ (8000d34 <main+0x300>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	f340 80e7 	ble.w	8000db8 <main+0x384>
	  	  			res = bootloader_process_packet(rx_data, rx_boot, &ack, &crc);			/* Сразу передаём полученные данные в функцию записи flash */
 8000bea:	4b52      	ldr	r3, [pc, #328]	@ (8000d34 <main+0x300>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	4619      	mov	r1, r3
 8000bf0:	4b54      	ldr	r3, [pc, #336]	@ (8000d44 <main+0x310>)
 8000bf2:	4a55      	ldr	r2, [pc, #340]	@ (8000d48 <main+0x314>)
 8000bf4:	484e      	ldr	r0, [pc, #312]	@ (8000d30 <main+0x2fc>)
 8000bf6:	f000 fb2f 	bl	8001258 <bootloader_process_packet>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	461a      	mov	r2, r3
 8000bfe:	4b53      	ldr	r3, [pc, #332]	@ (8000d4c <main+0x318>)
 8000c00:	701a      	strb	r2, [r3, #0]

	  	  			switch(res)																/* Машина состояний, отслеживающая процесс записи во flash */
 8000c02:	4b52      	ldr	r3, [pc, #328]	@ (8000d4c <main+0x318>)
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	2b03      	cmp	r3, #3
 8000c08:	d020      	beq.n	8000c4c <main+0x218>
 8000c0a:	2b03      	cmp	r3, #3
 8000c0c:	dc46      	bgt.n	8000c9c <main+0x268>
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d002      	beq.n	8000c18 <main+0x1e4>
 8000c12:	2b02      	cmp	r3, #2
 8000c14:	d00a      	beq.n	8000c2c <main+0x1f8>
 8000c16:	e041      	b.n	8000c9c <main+0x268>
	  	  			{
	  	  				case PACKET_OK:														/* Если пакет был записан без ошибок */
	  	  					sendto(0, &ack, 1, &dest_ip, dest_port);						/* Отправляем в ПО код готовности принятия следующего пакета */
 8000c18:	4b43      	ldr	r3, [pc, #268]	@ (8000d28 <main+0x2f4>)
 8000c1a:	881b      	ldrh	r3, [r3, #0]
 8000c1c:	9300      	str	r3, [sp, #0]
 8000c1e:	4b43      	ldr	r3, [pc, #268]	@ (8000d2c <main+0x2f8>)
 8000c20:	2201      	movs	r2, #1
 8000c22:	4949      	ldr	r1, [pc, #292]	@ (8000d48 <main+0x314>)
 8000c24:	2000      	movs	r0, #0
 8000c26:	f000 fd89 	bl	800173c <sendto_W5x00>
	  	  					break;
 8000c2a:	e047      	b.n	8000cbc <main+0x288>

	  	  					case PACKET_FLASH_ERROR:											/* Если произошла ошибка записи */
	  	  						tx_data[0] = 0xCC;											/* Сообщим об этом внешнему ПО */
 8000c2c:	4b44      	ldr	r3, [pc, #272]	@ (8000d40 <main+0x30c>)
 8000c2e:	22cc      	movs	r2, #204	@ 0xcc
 8000c30:	701a      	strb	r2, [r3, #0]
	  	  						sendto(0, tx_data, 1, &dest_ip, dest_port);
 8000c32:	4b3d      	ldr	r3, [pc, #244]	@ (8000d28 <main+0x2f4>)
 8000c34:	881b      	ldrh	r3, [r3, #0]
 8000c36:	9300      	str	r3, [sp, #0]
 8000c38:	4b3c      	ldr	r3, [pc, #240]	@ (8000d2c <main+0x2f8>)
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	4940      	ldr	r1, [pc, #256]	@ (8000d40 <main+0x30c>)
 8000c3e:	2000      	movs	r0, #0
 8000c40:	f000 fd7c 	bl	800173c <sendto_W5x00>
	  	  						state = STATE_WAIT_SYNC_BYTE;								/* Переходим к ожиданию синхробайта (начало приёма и записи прошивки сначала */
 8000c44:	4b36      	ldr	r3, [pc, #216]	@ (8000d20 <main+0x2ec>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	701a      	strb	r2, [r3, #0]
	  	  						break;
 8000c4a:	e037      	b.n	8000cbc <main+0x288>

	  	  					case PACKET_END_CRC:												/* Если был принят последний пакет с контрольной суммой */
	  	  						if(verify_flash_crc(crc)) {									/* Рассчёт контрольной суммы */
 8000c4c:	4b3d      	ldr	r3, [pc, #244]	@ (8000d44 <main+0x310>)
 8000c4e:	881b      	ldrh	r3, [r3, #0]
 8000c50:	4618      	mov	r0, r3
 8000c52:	f000 fba7 	bl	80013a4 <verify_flash_crc>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d00f      	beq.n	8000c7c <main+0x248>
	  	  							tx_data[0] = 0xE2;										/* Если она правильная, сообщим об этом внешнему ПО и завершим приём данных */
 8000c5c:	4b38      	ldr	r3, [pc, #224]	@ (8000d40 <main+0x30c>)
 8000c5e:	22e2      	movs	r2, #226	@ 0xe2
 8000c60:	701a      	strb	r2, [r3, #0]
	  	  							sendto(0, tx_data, 1, &dest_ip, dest_port);
 8000c62:	4b31      	ldr	r3, [pc, #196]	@ (8000d28 <main+0x2f4>)
 8000c64:	881b      	ldrh	r3, [r3, #0]
 8000c66:	9300      	str	r3, [sp, #0]
 8000c68:	4b30      	ldr	r3, [pc, #192]	@ (8000d2c <main+0x2f8>)
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	4934      	ldr	r1, [pc, #208]	@ (8000d40 <main+0x30c>)
 8000c6e:	2000      	movs	r0, #0
 8000c70:	f000 fd64 	bl	800173c <sendto_W5x00>
	  	  							state = STATE_END_SESSION;
 8000c74:	4b2a      	ldr	r3, [pc, #168]	@ (8000d20 <main+0x2ec>)
 8000c76:	2203      	movs	r2, #3
 8000c78:	701a      	strb	r2, [r3, #0]
	  	  						} else {													/* Если контрольная сумма неправильная */
	  	  							tx_data[0] = 0xE1;										/* Сообщим об этом внешнему ПО */
	  	  							sendto(0, tx_data, 1, &dest_ip, dest_port);
	  	  							state = STATE_WAIT_SYNC_BYTE;							/* Переход в начало процедуры (ожидание синхробайта) */
	  	  						}
	  	  						break;
 8000c7a:	e01f      	b.n	8000cbc <main+0x288>
	  	  							tx_data[0] = 0xE1;										/* Сообщим об этом внешнему ПО */
 8000c7c:	4b30      	ldr	r3, [pc, #192]	@ (8000d40 <main+0x30c>)
 8000c7e:	22e1      	movs	r2, #225	@ 0xe1
 8000c80:	701a      	strb	r2, [r3, #0]
	  	  							sendto(0, tx_data, 1, &dest_ip, dest_port);
 8000c82:	4b29      	ldr	r3, [pc, #164]	@ (8000d28 <main+0x2f4>)
 8000c84:	881b      	ldrh	r3, [r3, #0]
 8000c86:	9300      	str	r3, [sp, #0]
 8000c88:	4b28      	ldr	r3, [pc, #160]	@ (8000d2c <main+0x2f8>)
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	492c      	ldr	r1, [pc, #176]	@ (8000d40 <main+0x30c>)
 8000c8e:	2000      	movs	r0, #0
 8000c90:	f000 fd54 	bl	800173c <sendto_W5x00>
	  	  							state = STATE_WAIT_SYNC_BYTE;							/* Переход в начало процедуры (ожидание синхробайта) */
 8000c94:	4b22      	ldr	r3, [pc, #136]	@ (8000d20 <main+0x2ec>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	701a      	strb	r2, [r3, #0]
	  	  						break;
 8000c9a:	e00f      	b.n	8000cbc <main+0x288>

	  	  					default:														/* При неизвестной ошибке отправим во внешнее ПО код 0xEE */
	  	  						tx_data[0] = 0xE0;
 8000c9c:	4b28      	ldr	r3, [pc, #160]	@ (8000d40 <main+0x30c>)
 8000c9e:	22e0      	movs	r2, #224	@ 0xe0
 8000ca0:	701a      	strb	r2, [r3, #0]
	  	  						sendto(0, tx_data, 1, &dest_ip, dest_port);
 8000ca2:	4b21      	ldr	r3, [pc, #132]	@ (8000d28 <main+0x2f4>)
 8000ca4:	881b      	ldrh	r3, [r3, #0]
 8000ca6:	9300      	str	r3, [sp, #0]
 8000ca8:	4b20      	ldr	r3, [pc, #128]	@ (8000d2c <main+0x2f8>)
 8000caa:	2201      	movs	r2, #1
 8000cac:	4924      	ldr	r1, [pc, #144]	@ (8000d40 <main+0x30c>)
 8000cae:	2000      	movs	r0, #0
 8000cb0:	f000 fd44 	bl	800173c <sendto_W5x00>
	  	  						state = STATE_WAIT_SYNC_BYTE;								/* Переход в начало процедуры (ожидание синхробайта) */
 8000cb4:	4b1a      	ldr	r3, [pc, #104]	@ (8000d20 <main+0x2ec>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	701a      	strb	r2, [r3, #0]
	  	  						break;
 8000cba:	bf00      	nop
	  	  				}
	  	  				memset(rx_data, 0, sizeof(rx_data));								/* Очищаем буфер после обработки принятых данных */
 8000cbc:	f44f 6285 	mov.w	r2, #1064	@ 0x428
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	481b      	ldr	r0, [pc, #108]	@ (8000d30 <main+0x2fc>)
 8000cc4:	f004 f858 	bl	8004d78 <memset>
	  	  			}
	  	  		}
	  	  		break;
 8000cc8:	e076      	b.n	8000db8 <main+0x384>

	  	  case STATE_END_SESSION:															/* Состояние завершения приёма пакетов */
	  	  	HAL_SPI_DeInit(&hspi2);															/* Деинициализация интерфейса SPI */
 8000cca:	4821      	ldr	r0, [pc, #132]	@ (8000d50 <main+0x31c>)
 8000ccc:	f003 fae3 	bl	8004296 <HAL_SPI_DeInit>
	  	  	HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12);											/* Деиницализация джампера, вывода сброса и chip select сетевого чипа */
 8000cd0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cd4:	4806      	ldr	r0, [pc, #24]	@ (8000cf0 <main+0x2bc>)
 8000cd6:	f002 fd03 	bl	80036e0 <HAL_GPIO_DeInit>
	  	  	HAL_GPIO_DeInit(GPIOB, GPIO_PIN_1);
 8000cda:	2102      	movs	r1, #2
 8000cdc:	4804      	ldr	r0, [pc, #16]	@ (8000cf0 <main+0x2bc>)
 8000cde:	f002 fcff 	bl	80036e0 <HAL_GPIO_DeInit>
	  	  	HAL_GPIO_DeInit(GPIOD, GPIO_PIN_0);
 8000ce2:	2101      	movs	r1, #1
 8000ce4:	480b      	ldr	r0, [pc, #44]	@ (8000d14 <main+0x2e0>)
 8000ce6:	f002 fcfb 	bl	80036e0 <HAL_GPIO_DeInit>
	  	  	jump_to_application();															/* Переход в основную программу */
 8000cea:	f000 f97d 	bl	8000fe8 <jump_to_application>
	  	  	break;
 8000cee:	e065      	b.n	8000dbc <main+0x388>
 8000cf0:	40020400 	.word	0x40020400
 8000cf4:	08001069 	.word	0x08001069
 8000cf8:	08001051 	.word	0x08001051
 8000cfc:	080010dd 	.word	0x080010dd
 8000d00:	080010bd 	.word	0x080010bd
 8000d04:	0800109f 	.word	0x0800109f
 8000d08:	08001081 	.word	0x08001081
 8000d0c:	08001129 	.word	0x08001129
 8000d10:	08001101 	.word	0x08001101
 8000d14:	40020c00 	.word	0x40020c00
 8000d18:	20000000 	.word	0x20000000
 8000d1c:	20000018 	.word	0x20000018
 8000d20:	2000052f 	.word	0x2000052f
 8000d24:	200000e8 	.word	0x200000e8
 8000d28:	200000e0 	.word	0x200000e0
 8000d2c:	200000dc 	.word	0x200000dc
 8000d30:	200000f0 	.word	0x200000f0
 8000d34:	200000ec 	.word	0x200000ec
 8000d38:	20000528 	.word	0x20000528
 8000d3c:	20000529 	.word	0x20000529
 8000d40:	20000518 	.word	0x20000518
 8000d44:	2000052c 	.word	0x2000052c
 8000d48:	2000052a 	.word	0x2000052a
 8000d4c:	2000052e 	.word	0x2000052e
 8000d50:	20000084 	.word	0x20000084

	  	  case STATE_ERASE_FLASH:															/* Состояние стирания flash без записи прошивки */
	  	  	erase_result = flash_erase();													/* Стираем flash память */
 8000d54:	f000 f9fc 	bl	8001150 <flash_erase>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	461a      	mov	r2, r3
 8000d5c:	4b18      	ldr	r3, [pc, #96]	@ (8000dc0 <main+0x38c>)
 8000d5e:	701a      	strb	r2, [r3, #0]
	  	  	if(erase_result == true)	{													/* Если стирание flash пасять прошло успешно */
 8000d60:	4b17      	ldr	r3, [pc, #92]	@ (8000dc0 <main+0x38c>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d00f      	beq.n	8000d88 <main+0x354>
	  	  		tx_data[0] = 0xBB;															/* Отслыаем во внешнее ПО байт 0xBB - готовность к принятию прошивки */
 8000d68:	4b16      	ldr	r3, [pc, #88]	@ (8000dc4 <main+0x390>)
 8000d6a:	22bb      	movs	r2, #187	@ 0xbb
 8000d6c:	701a      	strb	r2, [r3, #0]
	  	  		sendto(0, tx_data, 1, &dest_ip, dest_port);
 8000d6e:	4b16      	ldr	r3, [pc, #88]	@ (8000dc8 <main+0x394>)
 8000d70:	881b      	ldrh	r3, [r3, #0]
 8000d72:	9300      	str	r3, [sp, #0]
 8000d74:	4b15      	ldr	r3, [pc, #84]	@ (8000dcc <main+0x398>)
 8000d76:	2201      	movs	r2, #1
 8000d78:	4912      	ldr	r1, [pc, #72]	@ (8000dc4 <main+0x390>)
 8000d7a:	2000      	movs	r0, #0
 8000d7c:	f000 fcde 	bl	800173c <sendto_W5x00>
	  	  		state = STATE_WAIT_SYNC_BYTE;												/* Переходим в режим ожидания синхробайта */
 8000d80:	4b13      	ldr	r3, [pc, #76]	@ (8000dd0 <main+0x39c>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	701a      	strb	r2, [r3, #0]
 8000d86:	e00e      	b.n	8000da6 <main+0x372>
	  	  	} else {
	  	  		tx_data[0] = 0xCC;															/* В случае ошибки отсылаем байт ошибки - 0xCC */
 8000d88:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc4 <main+0x390>)
 8000d8a:	22cc      	movs	r2, #204	@ 0xcc
 8000d8c:	701a      	strb	r2, [r3, #0]
	  	  		sendto(0, tx_data, 1, &dest_ip, dest_port);
 8000d8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc8 <main+0x394>)
 8000d90:	881b      	ldrh	r3, [r3, #0]
 8000d92:	9300      	str	r3, [sp, #0]
 8000d94:	4b0d      	ldr	r3, [pc, #52]	@ (8000dcc <main+0x398>)
 8000d96:	2201      	movs	r2, #1
 8000d98:	490a      	ldr	r1, [pc, #40]	@ (8000dc4 <main+0x390>)
 8000d9a:	2000      	movs	r0, #0
 8000d9c:	f000 fcce 	bl	800173c <sendto_W5x00>
	  	  		state = STATE_WAIT_SYNC_BYTE;												/* Переходим в режим ожидания синхробайта */
 8000da0:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd0 <main+0x39c>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	701a      	strb	r2, [r3, #0]
	  	  	}
	  	  	memset(rx_data, 0, sizeof(rx_data));											/* Очищаем буфер после обработки принятых данных */
 8000da6:	f44f 6285 	mov.w	r2, #1064	@ 0x428
 8000daa:	2100      	movs	r1, #0
 8000dac:	4809      	ldr	r0, [pc, #36]	@ (8000dd4 <main+0x3a0>)
 8000dae:	f003 ffe3 	bl	8004d78 <memset>
	  	  	break;
 8000db2:	e003      	b.n	8000dbc <main+0x388>
	  	  	break;
 8000db4:	bf00      	nop
 8000db6:	e688      	b.n	8000aca <main+0x96>
	  	  		break;
 8000db8:	bf00      	nop
 8000dba:	e686      	b.n	8000aca <main+0x96>
	  switch(state)
 8000dbc:	e685      	b.n	8000aca <main+0x96>
 8000dbe:	bf00      	nop
 8000dc0:	20000529 	.word	0x20000529
 8000dc4:	20000518 	.word	0x20000518
 8000dc8:	200000e0 	.word	0x200000e0
 8000dcc:	200000dc 	.word	0x200000dc
 8000dd0:	2000052f 	.word	0x2000052f
 8000dd4:	200000f0 	.word	0x200000f0

08000dd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b094      	sub	sp, #80	@ 0x50
 8000ddc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dde:	f107 0320 	add.w	r3, r7, #32
 8000de2:	2230      	movs	r2, #48	@ 0x30
 8000de4:	2100      	movs	r1, #0
 8000de6:	4618      	mov	r0, r3
 8000de8:	f003 ffc6 	bl	8004d78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dec:	f107 030c 	add.w	r3, r7, #12
 8000df0:	2200      	movs	r2, #0
 8000df2:	601a      	str	r2, [r3, #0]
 8000df4:	605a      	str	r2, [r3, #4]
 8000df6:	609a      	str	r2, [r3, #8]
 8000df8:	60da      	str	r2, [r3, #12]
 8000dfa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	60bb      	str	r3, [r7, #8]
 8000e00:	4b22      	ldr	r3, [pc, #136]	@ (8000e8c <SystemClock_Config+0xb4>)
 8000e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e04:	4a21      	ldr	r2, [pc, #132]	@ (8000e8c <SystemClock_Config+0xb4>)
 8000e06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e0a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e0c:	4b1f      	ldr	r3, [pc, #124]	@ (8000e8c <SystemClock_Config+0xb4>)
 8000e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e14:	60bb      	str	r3, [r7, #8]
 8000e16:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e18:	2300      	movs	r3, #0
 8000e1a:	607b      	str	r3, [r7, #4]
 8000e1c:	4b1c      	ldr	r3, [pc, #112]	@ (8000e90 <SystemClock_Config+0xb8>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a1b      	ldr	r2, [pc, #108]	@ (8000e90 <SystemClock_Config+0xb8>)
 8000e22:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e26:	6013      	str	r3, [r2, #0]
 8000e28:	4b19      	ldr	r3, [pc, #100]	@ (8000e90 <SystemClock_Config+0xb8>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e30:	607b      	str	r3, [r7, #4]
 8000e32:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e34:	2302      	movs	r3, #2
 8000e36:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e38:	2301      	movs	r3, #1
 8000e3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e3c:	2310      	movs	r3, #16
 8000e3e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000e40:	2300      	movs	r3, #0
 8000e42:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e44:	f107 0320 	add.w	r3, r7, #32
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f002 fd77 	bl	800393c <HAL_RCC_OscConfig>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d001      	beq.n	8000e58 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000e54:	f000 fad6 	bl	8001404 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e58:	230f      	movs	r3, #15
 8000e5a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e60:	2300      	movs	r3, #0
 8000e62:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e64:	2300      	movs	r3, #0
 8000e66:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000e6c:	f107 030c 	add.w	r3, r7, #12
 8000e70:	2100      	movs	r1, #0
 8000e72:	4618      	mov	r0, r3
 8000e74:	f002 ffda 	bl	8003e2c <HAL_RCC_ClockConfig>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000e7e:	f000 fac1 	bl	8001404 <Error_Handler>
  }
}
 8000e82:	bf00      	nop
 8000e84:	3750      	adds	r7, #80	@ 0x50
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	40023800 	.word	0x40023800
 8000e90:	40007000 	.word	0x40007000

08000e94 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000e98:	4b17      	ldr	r3, [pc, #92]	@ (8000ef8 <MX_SPI2_Init+0x64>)
 8000e9a:	4a18      	ldr	r2, [pc, #96]	@ (8000efc <MX_SPI2_Init+0x68>)
 8000e9c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000e9e:	4b16      	ldr	r3, [pc, #88]	@ (8000ef8 <MX_SPI2_Init+0x64>)
 8000ea0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ea4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000ea6:	4b14      	ldr	r3, [pc, #80]	@ (8000ef8 <MX_SPI2_Init+0x64>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000eac:	4b12      	ldr	r3, [pc, #72]	@ (8000ef8 <MX_SPI2_Init+0x64>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000eb2:	4b11      	ldr	r3, [pc, #68]	@ (8000ef8 <MX_SPI2_Init+0x64>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000eb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef8 <MX_SPI2_Init+0x64>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000ebe:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef8 <MX_SPI2_Init+0x64>)
 8000ec0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ec4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000ec6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef8 <MX_SPI2_Init+0x64>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ecc:	4b0a      	ldr	r3, [pc, #40]	@ (8000ef8 <MX_SPI2_Init+0x64>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ed2:	4b09      	ldr	r3, [pc, #36]	@ (8000ef8 <MX_SPI2_Init+0x64>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ed8:	4b07      	ldr	r3, [pc, #28]	@ (8000ef8 <MX_SPI2_Init+0x64>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000ede:	4b06      	ldr	r3, [pc, #24]	@ (8000ef8 <MX_SPI2_Init+0x64>)
 8000ee0:	220a      	movs	r2, #10
 8000ee2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000ee4:	4804      	ldr	r0, [pc, #16]	@ (8000ef8 <MX_SPI2_Init+0x64>)
 8000ee6:	f003 f94d 	bl	8004184 <HAL_SPI_Init>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000ef0:	f000 fa88 	bl	8001404 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000ef4:	bf00      	nop
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	20000084 	.word	0x20000084
 8000efc:	40003800 	.word	0x40003800

08000f00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b088      	sub	sp, #32
 8000f04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f06:	f107 030c 	add.w	r3, r7, #12
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	601a      	str	r2, [r3, #0]
 8000f0e:	605a      	str	r2, [r3, #4]
 8000f10:	609a      	str	r2, [r3, #8]
 8000f12:	60da      	str	r2, [r3, #12]
 8000f14:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f16:	2300      	movs	r3, #0
 8000f18:	60bb      	str	r3, [r7, #8]
 8000f1a:	4b30      	ldr	r3, [pc, #192]	@ (8000fdc <MX_GPIO_Init+0xdc>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1e:	4a2f      	ldr	r2, [pc, #188]	@ (8000fdc <MX_GPIO_Init+0xdc>)
 8000f20:	f043 0302 	orr.w	r3, r3, #2
 8000f24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f26:	4b2d      	ldr	r3, [pc, #180]	@ (8000fdc <MX_GPIO_Init+0xdc>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2a:	f003 0302 	and.w	r3, r3, #2
 8000f2e:	60bb      	str	r3, [r7, #8]
 8000f30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f32:	2300      	movs	r3, #0
 8000f34:	607b      	str	r3, [r7, #4]
 8000f36:	4b29      	ldr	r3, [pc, #164]	@ (8000fdc <MX_GPIO_Init+0xdc>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3a:	4a28      	ldr	r2, [pc, #160]	@ (8000fdc <MX_GPIO_Init+0xdc>)
 8000f3c:	f043 0301 	orr.w	r3, r3, #1
 8000f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f42:	4b26      	ldr	r3, [pc, #152]	@ (8000fdc <MX_GPIO_Init+0xdc>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f46:	f003 0301 	and.w	r3, r3, #1
 8000f4a:	607b      	str	r3, [r7, #4]
 8000f4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f4e:	2300      	movs	r3, #0
 8000f50:	603b      	str	r3, [r7, #0]
 8000f52:	4b22      	ldr	r3, [pc, #136]	@ (8000fdc <MX_GPIO_Init+0xdc>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f56:	4a21      	ldr	r2, [pc, #132]	@ (8000fdc <MX_GPIO_Init+0xdc>)
 8000f58:	f043 0308 	orr.w	r3, r3, #8
 8000f5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f5e:	4b1f      	ldr	r3, [pc, #124]	@ (8000fdc <MX_GPIO_Init+0xdc>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f62:	f003 0308 	and.w	r3, r3, #8
 8000f66:	603b      	str	r3, [r7, #0]
 8000f68:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f70:	481b      	ldr	r0, [pc, #108]	@ (8000fe0 <MX_GPIO_Init+0xe0>)
 8000f72:	f002 fcc9 	bl	8003908 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500_RESET_GPIO_Port, W5500_RESET_Pin, GPIO_PIN_RESET);
 8000f76:	2200      	movs	r2, #0
 8000f78:	2101      	movs	r1, #1
 8000f7a:	481a      	ldr	r0, [pc, #104]	@ (8000fe4 <MX_GPIO_Init+0xe4>)
 8000f7c:	f002 fcc4 	bl	8003908 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BOOT_JAMPER_Pin */
  GPIO_InitStruct.Pin = BOOT_JAMPER_Pin;
 8000f80:	2302      	movs	r3, #2
 8000f82:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f84:	2300      	movs	r3, #0
 8000f86:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BOOT_JAMPER_GPIO_Port, &GPIO_InitStruct);
 8000f8c:	f107 030c 	add.w	r3, r7, #12
 8000f90:	4619      	mov	r1, r3
 8000f92:	4813      	ldr	r0, [pc, #76]	@ (8000fe0 <MX_GPIO_Init+0xe0>)
 8000f94:	f002 fa08 	bl	80033a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8000f98:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f9c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8000faa:	f107 030c 	add.w	r3, r7, #12
 8000fae:	4619      	mov	r1, r3
 8000fb0:	480b      	ldr	r0, [pc, #44]	@ (8000fe0 <MX_GPIO_Init+0xe0>)
 8000fb2:	f002 f9f9 	bl	80033a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : W5500_RESET_Pin */
  GPIO_InitStruct.Pin = W5500_RESET_Pin;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(W5500_RESET_GPIO_Port, &GPIO_InitStruct);
 8000fc6:	f107 030c 	add.w	r3, r7, #12
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4805      	ldr	r0, [pc, #20]	@ (8000fe4 <MX_GPIO_Init+0xe4>)
 8000fce:	f002 f9eb 	bl	80033a8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000fd2:	bf00      	nop
 8000fd4:	3720      	adds	r7, #32
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	40023800 	.word	0x40023800
 8000fe0:	40020400 	.word	0x40020400
 8000fe4:	40020c00 	.word	0x40020c00

08000fe8 <jump_to_application>:

/* USER CODE BEGIN 4 */
void jump_to_application(void) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
    uint32_t appStack = *(uint32_t*)APP_ADDRESS;
 8000fee:	4b13      	ldr	r3, [pc, #76]	@ (800103c <jump_to_application+0x54>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	60fb      	str	r3, [r7, #12]
    uint32_t appEntry = *(uint32_t*)(APP_ADDRESS + 4);
 8000ff4:	4b12      	ldr	r3, [pc, #72]	@ (8001040 <jump_to_application+0x58>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	60bb      	str	r3, [r7, #8]

    if (appStack < 0x20000000 || appStack > 0x20020000)
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001000:	d318      	bcc.n	8001034 <jump_to_application+0x4c>
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	4a0f      	ldr	r2, [pc, #60]	@ (8001044 <jump_to_application+0x5c>)
 8001006:	4293      	cmp	r3, r2
 8001008:	d814      	bhi.n	8001034 <jump_to_application+0x4c>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800100a:	b672      	cpsid	i
}
 800100c:	bf00      	nop
        return;

    __disable_irq();

    HAL_DeInit();
 800100e:	f001 fd67 	bl	8002ae0 <HAL_DeInit>
    SysTick->CTRL = 0;
 8001012:	4b0d      	ldr	r3, [pc, #52]	@ (8001048 <jump_to_application+0x60>)
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]

    SCB->VTOR = APP_ADDRESS;
 8001018:	4b0c      	ldr	r3, [pc, #48]	@ (800104c <jump_to_application+0x64>)
 800101a:	4a08      	ldr	r2, [pc, #32]	@ (800103c <jump_to_application+0x54>)
 800101c:	609a      	str	r2, [r3, #8]
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	f383 8808 	msr	MSP, r3
}
 8001028:	bf00      	nop

    __set_MSP(appStack);

    pFunction resetHandler = (pFunction)appEntry;
 800102a:	68bb      	ldr	r3, [r7, #8]
 800102c:	607b      	str	r3, [r7, #4]
    resetHandler();
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	4798      	blx	r3
 8001032:	e000      	b.n	8001036 <jump_to_application+0x4e>
        return;
 8001034:	bf00      	nop
}
 8001036:	3710      	adds	r7, #16
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	08008000 	.word	0x08008000
 8001040:	08008004 	.word	0x08008004
 8001044:	20020000 	.word	0x20020000
 8001048:	e000e010 	.word	0xe000e010
 800104c:	e000ed00 	.word	0xe000ed00

08001050 <cs_select>:

void 	cs_select(void) {
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET);
 8001054:	2200      	movs	r2, #0
 8001056:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800105a:	4802      	ldr	r0, [pc, #8]	@ (8001064 <cs_select+0x14>)
 800105c:	f002 fc54 	bl	8003908 <HAL_GPIO_WritePin>
}
 8001060:	bf00      	nop
 8001062:	bd80      	pop	{r7, pc}
 8001064:	40020400 	.word	0x40020400

08001068 <cs_deselect>:

void 	cs_deselect(void) {
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);
 800106c:	2201      	movs	r2, #1
 800106e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001072:	4802      	ldr	r0, [pc, #8]	@ (800107c <cs_deselect+0x14>)
 8001074:	f002 fc48 	bl	8003908 <HAL_GPIO_WritePin>
}
 8001078:	bf00      	nop
 800107a:	bd80      	pop	{r7, pc}
 800107c:	40020400 	.word	0x40020400

08001080 <cris_enter>:

void 	cris_enter(void) {
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	2301      	movs	r3, #1
 8001088:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	f383 8810 	msr	PRIMASK, r3
}
 8001090:	bf00      	nop
	__set_PRIMASK(1);
}
 8001092:	bf00      	nop
 8001094:	370c      	adds	r7, #12
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr

0800109e <cris_exit>:

void 	cris_exit(void) {
 800109e:	b480      	push	{r7}
 80010a0:	b083      	sub	sp, #12
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	2300      	movs	r3, #0
 80010a6:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	f383 8810 	msr	PRIMASK, r3
}
 80010ae:	bf00      	nop
	__set_PRIMASK(0);
}
 80010b0:	bf00      	nop
 80010b2:	370c      	adds	r7, #12
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr

080010bc <spi_readbyte>:

uint8_t spi_readbyte(void) {
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
	uint8_t data;
	HAL_SPI_Receive(&hspi2,&data,1,100);
 80010c2:	1df9      	adds	r1, r7, #7
 80010c4:	2364      	movs	r3, #100	@ 0x64
 80010c6:	2201      	movs	r2, #1
 80010c8:	4803      	ldr	r0, [pc, #12]	@ (80010d8 <spi_readbyte+0x1c>)
 80010ca:	f003 fa50 	bl	800456e <HAL_SPI_Receive>
	return data;
 80010ce:	79fb      	ldrb	r3, [r7, #7]
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	20000084 	.word	0x20000084

080010dc <spi_writebyte>:

void 	spi_writebyte(uint8_t wb) {
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi2,&wb,1,100);
 80010e6:	1df9      	adds	r1, r7, #7
 80010e8:	2364      	movs	r3, #100	@ 0x64
 80010ea:	2201      	movs	r2, #1
 80010ec:	4803      	ldr	r0, [pc, #12]	@ (80010fc <spi_writebyte+0x20>)
 80010ee:	f003 f8fa 	bl	80042e6 <HAL_SPI_Transmit>
}
 80010f2:	bf00      	nop
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	20000084 	.word	0x20000084

08001100 <spi_readburst>:

void 	spi_readburst(uint8_t* pBuf, uint16_t len) {
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	460b      	mov	r3, r1
 800110a:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Receive(&hspi2, pBuf, len, HAL_MAX_DELAY);
 800110c:	887a      	ldrh	r2, [r7, #2]
 800110e:	f04f 33ff 	mov.w	r3, #4294967295
 8001112:	6879      	ldr	r1, [r7, #4]
 8001114:	4803      	ldr	r0, [pc, #12]	@ (8001124 <spi_readburst+0x24>)
 8001116:	f003 fa2a 	bl	800456e <HAL_SPI_Receive>
}
 800111a:	bf00      	nop
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	20000084 	.word	0x20000084

08001128 <spi_writeburst>:

void 	spi_writeburst(uint8_t* pBuf, uint16_t len) {
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
 8001130:	460b      	mov	r3, r1
 8001132:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Transmit(&hspi2, pBuf, len, HAL_MAX_DELAY);
 8001134:	887a      	ldrh	r2, [r7, #2]
 8001136:	f04f 33ff 	mov.w	r3, #4294967295
 800113a:	6879      	ldr	r1, [r7, #4]
 800113c:	4803      	ldr	r0, [pc, #12]	@ (800114c <spi_writeburst+0x24>)
 800113e:	f003 f8d2 	bl	80042e6 <HAL_SPI_Transmit>
}
 8001142:	bf00      	nop
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	20000084 	.word	0x20000084

08001150 <flash_erase>:

bool flash_erase(void) {
 8001150:	b580      	push	{r7, lr}
 8001152:	b086      	sub	sp, #24
 8001154:	af00      	add	r7, sp, #0
    FLASH_EraseInitTypeDef erase = {0};
 8001156:	1d3b      	adds	r3, r7, #4
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
 800115e:	609a      	str	r2, [r3, #8]
 8001160:	60da      	str	r2, [r3, #12]
 8001162:	611a      	str	r2, [r3, #16]
    uint32_t sector_error;

    HAL_FLASH_Unlock();											/* Разблокировка памяти */
 8001164:	f001 fe9e 	bl	8002ea4 <HAL_FLASH_Unlock>

    erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 8001168:	2300      	movs	r3, #0
 800116a:	607b      	str	r3, [r7, #4]
    erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800116c:	2302      	movs	r3, #2
 800116e:	617b      	str	r3, [r7, #20]

    erase.Sector = FLASH_SECTOR_2;								/* Первый сектор основного приложения */
 8001170:	2302      	movs	r3, #2
 8001172:	60fb      	str	r3, [r7, #12]
    erase.NbSectors = 6;
 8001174:	2306      	movs	r3, #6
 8001176:	613b      	str	r3, [r7, #16]

    if (HAL_FLASHEx_Erase(&erase, &sector_error) != HAL_OK) {	/* Если стирание flash не прошло успешно */
 8001178:	463a      	mov	r2, r7
 800117a:	1d3b      	adds	r3, r7, #4
 800117c:	4611      	mov	r1, r2
 800117e:	4618      	mov	r0, r3
 8001180:	f001 fff2 	bl	8003168 <HAL_FLASHEx_Erase>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d003      	beq.n	8001192 <flash_erase+0x42>
        HAL_FLASH_Lock();										/* "Закрываем" память */
 800118a:	f001 fead 	bl	8002ee8 <HAL_FLASH_Lock>
        return false;											/* Выводим сообщение об ошибке */
 800118e:	2300      	movs	r3, #0
 8001190:	e002      	b.n	8001198 <flash_erase+0x48>
    }

    HAL_FLASH_Lock();											/* Запрещаем взаимодействие с памятью */
 8001192:	f001 fea9 	bl	8002ee8 <HAL_FLASH_Lock>
    return true;												/* Сообщаем о успешном окончании операции */
 8001196:	2301      	movs	r3, #1
}
 8001198:	4618      	mov	r0, r3
 800119a:	3718      	adds	r7, #24
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}

080011a0 <flash_write_block>:

bool flash_write_block(uint8_t *data, uint32_t len) {
 80011a0:	b5b0      	push	{r4, r5, r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	6039      	str	r1, [r7, #0]
    uint32_t i;
    uint32_t word;

    if ((len % 4) != 0)
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	f003 0303 	and.w	r3, r3, #3
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <flash_write_block+0x18>
        return false;
 80011b4:	2300      	movs	r3, #0
 80011b6:	e046      	b.n	8001246 <flash_write_block+0xa6>

    HAL_FLASH_Unlock();
 80011b8:	f001 fe74 	bl	8002ea4 <HAL_FLASH_Unlock>

    for (i = 0; i < len; i += 4) {
 80011bc:	2300      	movs	r3, #0
 80011be:	60fb      	str	r3, [r7, #12]
 80011c0:	e03a      	b.n	8001238 <flash_write_block+0x98>
        word =
            (data[i + 0] << 0)  |
 80011c2:	687a      	ldr	r2, [r7, #4]
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	4413      	add	r3, r2
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	4619      	mov	r1, r3
            (data[i + 1] << 8)  |
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	3301      	adds	r3, #1
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	4413      	add	r3, r2
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	021b      	lsls	r3, r3, #8
            (data[i + 0] << 0)  |
 80011d8:	ea41 0203 	orr.w	r2, r1, r3
            (data[i + 2] << 16) |
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	3302      	adds	r3, #2
 80011e0:	6879      	ldr	r1, [r7, #4]
 80011e2:	440b      	add	r3, r1
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	041b      	lsls	r3, r3, #16
            (data[i + 1] << 8)  |
 80011e8:	431a      	orrs	r2, r3
            (data[i + 3] << 24);
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	3303      	adds	r3, #3
 80011ee:	6879      	ldr	r1, [r7, #4]
 80011f0:	440b      	add	r3, r1
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	061b      	lsls	r3, r3, #24
            (data[i + 2] << 16) |
 80011f6:	4313      	orrs	r3, r2
        word =
 80011f8:	60bb      	str	r3, [r7, #8]

        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, flash_write_addr, word) != HAL_OK) {
 80011fa:	4b15      	ldr	r3, [pc, #84]	@ (8001250 <flash_write_block+0xb0>)
 80011fc:	6819      	ldr	r1, [r3, #0]
 80011fe:	68bb      	ldr	r3, [r7, #8]
 8001200:	2200      	movs	r2, #0
 8001202:	461c      	mov	r4, r3
 8001204:	4615      	mov	r5, r2
 8001206:	4622      	mov	r2, r4
 8001208:	462b      	mov	r3, r5
 800120a:	2002      	movs	r0, #2
 800120c:	f001 fdf8 	bl	8002e00 <HAL_FLASH_Program>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d003      	beq.n	800121e <flash_write_block+0x7e>
            HAL_FLASH_Lock();
 8001216:	f001 fe67 	bl	8002ee8 <HAL_FLASH_Lock>
            return false;
 800121a:	2300      	movs	r3, #0
 800121c:	e013      	b.n	8001246 <flash_write_block+0xa6>
        }

        flash_write_addr += 4;
 800121e:	4b0c      	ldr	r3, [pc, #48]	@ (8001250 <flash_write_block+0xb0>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	3304      	adds	r3, #4
 8001224:	4a0a      	ldr	r2, [pc, #40]	@ (8001250 <flash_write_block+0xb0>)
 8001226:	6013      	str	r3, [r2, #0]
        total_received += 4;
 8001228:	4b0a      	ldr	r3, [pc, #40]	@ (8001254 <flash_write_block+0xb4>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	3304      	adds	r3, #4
 800122e:	4a09      	ldr	r2, [pc, #36]	@ (8001254 <flash_write_block+0xb4>)
 8001230:	6013      	str	r3, [r2, #0]
    for (i = 0; i < len; i += 4) {
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	3304      	adds	r3, #4
 8001236:	60fb      	str	r3, [r7, #12]
 8001238:	68fa      	ldr	r2, [r7, #12]
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	429a      	cmp	r2, r3
 800123e:	d3c0      	bcc.n	80011c2 <flash_write_block+0x22>
    }

    HAL_FLASH_Lock();
 8001240:	f001 fe52 	bl	8002ee8 <HAL_FLASH_Lock>
    return true;
 8001244:	2301      	movs	r3, #1
}
 8001246:	4618      	mov	r0, r3
 8001248:	3710      	adds	r7, #16
 800124a:	46bd      	mov	sp, r7
 800124c:	bdb0      	pop	{r4, r5, r7, pc}
 800124e:	bf00      	nop
 8001250:	20000028 	.word	0x20000028
 8001254:	200000e4 	.word	0x200000e4

08001258 <bootloader_process_packet>:

packet_result_t bootloader_process_packet(uint8_t *buf, uint32_t len, uint8_t *ack_ctrl, uint16_t *final_crc) {
 8001258:	b580      	push	{r7, lr}
 800125a:	b086      	sub	sp, #24
 800125c:	af00      	add	r7, sp, #0
 800125e:	60f8      	str	r0, [r7, #12]
 8001260:	60b9      	str	r1, [r7, #8]
 8001262:	607a      	str	r2, [r7, #4]
 8001264:	603b      	str	r3, [r7, #0]
    uint16_t data_len;

    if (len < 4)
 8001266:	68bb      	ldr	r3, [r7, #8]
 8001268:	2b03      	cmp	r3, #3
 800126a:	d801      	bhi.n	8001270 <bootloader_process_packet+0x18>
        return PACKET_BAD_FORMAT;
 800126c:	2301      	movs	r3, #1
 800126e:	e059      	b.n	8001324 <bootloader_process_packet+0xcc>

    if (buf[0] != 0x01)
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	2b01      	cmp	r3, #1
 8001276:	d001      	beq.n	800127c <bootloader_process_packet+0x24>
        return PACKET_BAD_FORMAT;
 8001278:	2301      	movs	r3, #1
 800127a:	e053      	b.n	8001324 <bootloader_process_packet+0xcc>

    *ack_ctrl = buf[1];							/* Контрольный байт, полученный от ПК, и который должан быть ему возвращён */
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	785a      	ldrb	r2, [r3, #1]
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	701a      	strb	r2, [r3, #0]

    /* ---------- CRC пакет ---------- */
    if (buf[1] == 0xEE)							/* Если был принят код 0xEE, то это значит, что был принят последний файл с контрольной суммой */
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	3301      	adds	r3, #1
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	2bee      	cmp	r3, #238	@ 0xee
 800128c:	d115      	bne.n	80012ba <bootloader_process_packet+0x62>
    {
        if (len != 4)
 800128e:	68bb      	ldr	r3, [r7, #8]
 8001290:	2b04      	cmp	r3, #4
 8001292:	d001      	beq.n	8001298 <bootloader_process_packet+0x40>
            return PACKET_BAD_FORMAT;
 8001294:	2301      	movs	r3, #1
 8001296:	e045      	b.n	8001324 <bootloader_process_packet+0xcc>

        *final_crc = (buf[2] << 8) | buf[3];
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	3302      	adds	r3, #2
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	b21b      	sxth	r3, r3
 80012a0:	021b      	lsls	r3, r3, #8
 80012a2:	b21a      	sxth	r2, r3
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	3303      	adds	r3, #3
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	b21b      	sxth	r3, r3
 80012ac:	4313      	orrs	r3, r2
 80012ae:	b21b      	sxth	r3, r3
 80012b0:	b29a      	uxth	r2, r3
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	801a      	strh	r2, [r3, #0]
        return PACKET_END_CRC;
 80012b6:	2303      	movs	r3, #3
 80012b8:	e034      	b.n	8001324 <bootloader_process_packet+0xcc>
    }

    /* ---------- DATA пакет ---------- */
    data_len = (buf[2] << 8) | buf[3];
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	3302      	adds	r3, #2
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	b21b      	sxth	r3, r3
 80012c2:	021b      	lsls	r3, r3, #8
 80012c4:	b21a      	sxth	r2, r3
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	3303      	adds	r3, #3
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	b21b      	sxth	r3, r3
 80012ce:	4313      	orrs	r3, r2
 80012d0:	b21b      	sxth	r3, r3
 80012d2:	82fb      	strh	r3, [r7, #22]

    if (data_len == 0 || data_len > 1024)
 80012d4:	8afb      	ldrh	r3, [r7, #22]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d003      	beq.n	80012e2 <bootloader_process_packet+0x8a>
 80012da:	8afb      	ldrh	r3, [r7, #22]
 80012dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012e0:	d901      	bls.n	80012e6 <bootloader_process_packet+0x8e>
        return PACKET_BAD_FORMAT;
 80012e2:	2301      	movs	r3, #1
 80012e4:	e01e      	b.n	8001324 <bootloader_process_packet+0xcc>

    if (len != (uint32_t)(4 + data_len))
 80012e6:	8afb      	ldrh	r3, [r7, #22]
 80012e8:	1d1a      	adds	r2, r3, #4
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d001      	beq.n	80012f4 <bootloader_process_packet+0x9c>
        return PACKET_BAD_FORMAT;
 80012f0:	2301      	movs	r3, #1
 80012f2:	e017      	b.n	8001324 <bootloader_process_packet+0xcc>

    if (data_len % 4)
 80012f4:	8afb      	ldrh	r3, [r7, #22]
 80012f6:	f003 0303 	and.w	r3, r3, #3
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <bootloader_process_packet+0xac>
        return PACKET_BAD_FORMAT;
 8001300:	2301      	movs	r3, #1
 8001302:	e00f      	b.n	8001324 <bootloader_process_packet+0xcc>

    if (!flash_write_block(&buf[4], data_len))
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	3304      	adds	r3, #4
 8001308:	8afa      	ldrh	r2, [r7, #22]
 800130a:	4611      	mov	r1, r2
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff ff47 	bl	80011a0 <flash_write_block>
 8001312:	4603      	mov	r3, r0
 8001314:	f083 0301 	eor.w	r3, r3, #1
 8001318:	b2db      	uxtb	r3, r3
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <bootloader_process_packet+0xca>
        return PACKET_FLASH_ERROR;
 800131e:	2302      	movs	r3, #2
 8001320:	e000      	b.n	8001324 <bootloader_process_packet+0xcc>

    return PACKET_OK;
 8001322:	2300      	movs	r3, #0
}
 8001324:	4618      	mov	r0, r3
 8001326:	3718      	adds	r7, #24
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}

0800132c <crc16>:

uint16_t crc16(const uint8_t *data, uint32_t len) {
 800132c:	b480      	push	{r7}
 800132e:	b085      	sub	sp, #20
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
 8001334:	6039      	str	r1, [r7, #0]
    uint16_t crc = 0xFFFF;
 8001336:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800133a:	81fb      	strh	r3, [r7, #14]
    uint8_t  bit;

    while (len--)
 800133c:	e025      	b.n	800138a <crc16+0x5e>
    {
        crc ^= (*data++) << 8;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	1c5a      	adds	r2, r3, #1
 8001342:	607a      	str	r2, [r7, #4]
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	021b      	lsls	r3, r3, #8
 8001348:	b21a      	sxth	r2, r3
 800134a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800134e:	4053      	eors	r3, r2
 8001350:	b21b      	sxth	r3, r3
 8001352:	81fb      	strh	r3, [r7, #14]

        for (bit = 0; bit < 8; bit++) {
 8001354:	2300      	movs	r3, #0
 8001356:	737b      	strb	r3, [r7, #13]
 8001358:	e014      	b.n	8001384 <crc16+0x58>
            if (crc & 0x8000)
 800135a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800135e:	2b00      	cmp	r3, #0
 8001360:	da0a      	bge.n	8001378 <crc16+0x4c>
                crc = (crc << 1) ^ 0x1021;
 8001362:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001366:	005b      	lsls	r3, r3, #1
 8001368:	b21b      	sxth	r3, r3
 800136a:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 800136e:	f083 0301 	eor.w	r3, r3, #1
 8001372:	b21b      	sxth	r3, r3
 8001374:	81fb      	strh	r3, [r7, #14]
 8001376:	e002      	b.n	800137e <crc16+0x52>
            else
                crc <<= 1;
 8001378:	89fb      	ldrh	r3, [r7, #14]
 800137a:	005b      	lsls	r3, r3, #1
 800137c:	81fb      	strh	r3, [r7, #14]
        for (bit = 0; bit < 8; bit++) {
 800137e:	7b7b      	ldrb	r3, [r7, #13]
 8001380:	3301      	adds	r3, #1
 8001382:	737b      	strb	r3, [r7, #13]
 8001384:	7b7b      	ldrb	r3, [r7, #13]
 8001386:	2b07      	cmp	r3, #7
 8001388:	d9e7      	bls.n	800135a <crc16+0x2e>
    while (len--)
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	1e5a      	subs	r2, r3, #1
 800138e:	603a      	str	r2, [r7, #0]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d1d4      	bne.n	800133e <crc16+0x12>
        }
    }

    return crc;
 8001394:	89fb      	ldrh	r3, [r7, #14]
}
 8001396:	4618      	mov	r0, r3
 8001398:	3714      	adds	r7, #20
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
	...

080013a4 <verify_flash_crc>:

bool verify_flash_crc(uint16_t expected_crc) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b084      	sub	sp, #16
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	4603      	mov	r3, r0
 80013ac:	80fb      	strh	r3, [r7, #6]
    uint8_t  *flash_ptr;
    uint16_t calc_crc;

    if (total_received == 0)
 80013ae:	4b13      	ldr	r3, [pc, #76]	@ (80013fc <verify_flash_crc+0x58>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d101      	bne.n	80013ba <verify_flash_crc+0x16>
        return false;
 80013b6:	2300      	movs	r3, #0
 80013b8:	e01b      	b.n	80013f2 <verify_flash_crc+0x4e>

    if (APP_FLASH_START + total_received > FLASH_END)
 80013ba:	4b10      	ldr	r3, [pc, #64]	@ (80013fc <verify_flash_crc+0x58>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 80013c2:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80013c6:	f1b3 6f01 	cmp.w	r3, #135266304	@ 0x8100000
 80013ca:	d301      	bcc.n	80013d0 <verify_flash_crc+0x2c>
        return false;
 80013cc:	2300      	movs	r3, #0
 80013ce:	e010      	b.n	80013f2 <verify_flash_crc+0x4e>

    flash_ptr = (uint8_t *)APP_FLASH_START;
 80013d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001400 <verify_flash_crc+0x5c>)
 80013d2:	60fb      	str	r3, [r7, #12]

    calc_crc = crc16(flash_ptr, total_received);
 80013d4:	4b09      	ldr	r3, [pc, #36]	@ (80013fc <verify_flash_crc+0x58>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4619      	mov	r1, r3
 80013da:	68f8      	ldr	r0, [r7, #12]
 80013dc:	f7ff ffa6 	bl	800132c <crc16>
 80013e0:	4603      	mov	r3, r0
 80013e2:	817b      	strh	r3, [r7, #10]

    return (calc_crc == expected_crc);
 80013e4:	897a      	ldrh	r2, [r7, #10]
 80013e6:	88fb      	ldrh	r3, [r7, #6]
 80013e8:	429a      	cmp	r2, r3
 80013ea:	bf0c      	ite	eq
 80013ec:	2301      	moveq	r3, #1
 80013ee:	2300      	movne	r3, #0
 80013f0:	b2db      	uxtb	r3, r3
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3710      	adds	r7, #16
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	200000e4 	.word	0x200000e4
 8001400:	08008000 	.word	0x08008000

08001404 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001408:	b672      	cpsid	i
}
 800140a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800140c:	bf00      	nop
 800140e:	e7fd      	b.n	800140c <Error_Handler+0x8>

08001410 <socket>:




int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{ 
 8001410:	b590      	push	{r4, r7, lr}
 8001412:	b089      	sub	sp, #36	@ 0x24
 8001414:	af00      	add	r7, sp, #0
 8001416:	4604      	mov	r4, r0
 8001418:	4608      	mov	r0, r1
 800141a:	4611      	mov	r1, r2
 800141c:	461a      	mov	r2, r3
 800141e:	4623      	mov	r3, r4
 8001420:	71fb      	strb	r3, [r7, #7]
 8001422:	4603      	mov	r3, r0
 8001424:	71bb      	strb	r3, [r7, #6]
 8001426:	460b      	mov	r3, r1
 8001428:	80bb      	strh	r3, [r7, #4]
 800142a:	4613      	mov	r3, r2
 800142c:	70fb      	strb	r3, [r7, #3]

   uint8_t taddr[16];
   uint16_t local_port=0;
 800142e:	2300      	movs	r3, #0
 8001430:	83fb      	strh	r3, [r7, #30]
   CHECK_SOCKNUM(); 
 8001432:	79fb      	ldrb	r3, [r7, #7]
 8001434:	2b08      	cmp	r3, #8
 8001436:	d902      	bls.n	800143e <socket+0x2e>
 8001438:	f04f 33ff 	mov.w	r3, #4294967295
 800143c:	e102      	b.n	8001644 <socket+0x234>
   switch (protocol & 0x0F)
 800143e:	79bb      	ldrb	r3, [r7, #6]
 8001440:	f003 030f 	and.w	r3, r3, #15
 8001444:	3b01      	subs	r3, #1
 8001446:	2b0d      	cmp	r3, #13
 8001448:	d82c      	bhi.n	80014a4 <socket+0x94>
 800144a:	a201      	add	r2, pc, #4	@ (adr r2, 8001450 <socket+0x40>)
 800144c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001450:	08001489 	.word	0x08001489
 8001454:	080014ab 	.word	0x080014ab
 8001458:	080014ab 	.word	0x080014ab
 800145c:	080014ab 	.word	0x080014ab
 8001460:	080014a5 	.word	0x080014a5
 8001464:	080014a5 	.word	0x080014a5
 8001468:	080014a5 	.word	0x080014a5
 800146c:	080014a5 	.word	0x080014a5
 8001470:	080014a5 	.word	0x080014a5
 8001474:	080014ab 	.word	0x080014ab
 8001478:	080014ab 	.word	0x080014ab
 800147c:	080014a5 	.word	0x080014a5
 8001480:	080014a5 	.word	0x080014a5
 8001484:	080014ab 	.word	0x080014ab
         break;
#else  
         case Sn_MR_TCP :
         {
            uint8_t taddr;
            getSIPR((uint8_t*)&taddr);
 8001488:	f107 030b 	add.w	r3, r7, #11
 800148c:	2204      	movs	r2, #4
 800148e:	4619      	mov	r1, r3
 8001490:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8001494:	f7ff f8c8 	bl	8000628 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8001498:	7afb      	ldrb	r3, [r7, #11]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d107      	bne.n	80014ae <socket+0x9e>
 800149e:	f06f 0302 	mvn.w	r3, #2
 80014a2:	e0cf      	b.n	8001644 <socket+0x234>
      case Sn_MR_MACRAW :
      case Sn_MR_IPRAW4 :
      case Sn_MR_IPRAW6 :
         break; 
      default :
        return SOCKERR_SOCKMODE;
 80014a4:	f06f 0304 	mvn.w	r3, #4
 80014a8:	e0cc      	b.n	8001644 <socket+0x234>
         break; 
 80014aa:	bf00      	nop
 80014ac:	e000      	b.n	80014b0 <socket+0xa0>
            break;
 80014ae:	bf00      	nop
   } 

   if((flag & 0x04)) return SOCKERR_SOCKFLAG;
 80014b0:	78fb      	ldrb	r3, [r7, #3]
 80014b2:	f003 0304 	and.w	r3, r3, #4
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d002      	beq.n	80014c0 <socket+0xb0>
 80014ba:	f06f 0305 	mvn.w	r3, #5
 80014be:	e0c1      	b.n	8001644 <socket+0x234>
   if(flag != 0)
 80014c0:	78fb      	ldrb	r3, [r7, #3]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d028      	beq.n	8001518 <socket+0x108>
   {
      switch(protocol)
 80014c6:	79bb      	ldrb	r3, [r7, #6]
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d002      	beq.n	80014d2 <socket+0xc2>
 80014cc:	2b02      	cmp	r3, #2
 80014ce:	d008      	beq.n	80014e2 <socket+0xd2>
         break;

#endif 

         default:
            break;
 80014d0:	e022      	b.n	8001518 <socket+0x108>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 80014d2:	78fb      	ldrb	r3, [r7, #3]
 80014d4:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d11a      	bne.n	8001512 <socket+0x102>
 80014dc:	f06f 0305 	mvn.w	r3, #5
 80014e0:	e0b0      	b.n	8001644 <socket+0x234>
   	      if(flag & SF_IGMP_VER2)
 80014e2:	78fb      	ldrb	r3, [r7, #3]
 80014e4:	f003 0320 	and.w	r3, r3, #32
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d006      	beq.n	80014fa <socket+0xea>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 80014ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	db02      	blt.n	80014fa <socket+0xea>
 80014f4:	f06f 0305 	mvn.w	r3, #5
 80014f8:	e0a4      	b.n	8001644 <socket+0x234>
      	      if(flag & SF_UNI_BLOCK)
 80014fa:	78fb      	ldrb	r3, [r7, #3]
 80014fc:	f003 0310 	and.w	r3, r3, #16
 8001500:	2b00      	cmp	r3, #0
 8001502:	d008      	beq.n	8001516 <socket+0x106>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 8001504:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001508:	2b00      	cmp	r3, #0
 800150a:	db04      	blt.n	8001516 <socket+0x106>
 800150c:	f06f 0305 	mvn.w	r3, #5
 8001510:	e098      	b.n	8001644 <socket+0x234>
   	      break;
 8001512:	bf00      	nop
 8001514:	e000      	b.n	8001518 <socket+0x108>
         break;
 8001516:	bf00      	nop
      }
   }
   close(sn);
 8001518:	79fb      	ldrb	r3, [r7, #7]
 800151a:	4618      	mov	r0, r3
 800151c:	f000 f8a0 	bl	8001660 <close>
   setSn_MR(sn,(protocol | (flag & 0xF0)));
 8001520:	79fb      	ldrb	r3, [r7, #7]
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	3301      	adds	r3, #1
 8001526:	00d8      	lsls	r0, r3, #3
 8001528:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800152c:	f023 030f 	bic.w	r3, r3, #15
 8001530:	b25a      	sxtb	r2, r3
 8001532:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001536:	4313      	orrs	r3, r2
 8001538:	b25b      	sxtb	r3, r3
 800153a:	b2db      	uxtb	r3, r3
 800153c:	4619      	mov	r1, r3
 800153e:	f7ff f825 	bl	800058c <WIZCHIP_WRITE>
#ifdef IPV6_AVAILABLE
   setSn_MR2(sn, flag & 0x03);  
#endif 
   if(!port)
 8001542:	88bb      	ldrh	r3, [r7, #4]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d110      	bne.n	800156a <socket+0x15a>
   {
      port = sock_any_port++;
 8001548:	4b40      	ldr	r3, [pc, #256]	@ (800164c <socket+0x23c>)
 800154a:	881b      	ldrh	r3, [r3, #0]
 800154c:	1c5a      	adds	r2, r3, #1
 800154e:	b291      	uxth	r1, r2
 8001550:	4a3e      	ldr	r2, [pc, #248]	@ (800164c <socket+0x23c>)
 8001552:	8011      	strh	r1, [r2, #0]
 8001554:	80bb      	strh	r3, [r7, #4]
      if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8001556:	4b3d      	ldr	r3, [pc, #244]	@ (800164c <socket+0x23c>)
 8001558:	881b      	ldrh	r3, [r3, #0]
 800155a:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 800155e:	4293      	cmp	r3, r2
 8001560:	d103      	bne.n	800156a <socket+0x15a>
 8001562:	4b3a      	ldr	r3, [pc, #232]	@ (800164c <socket+0x23c>)
 8001564:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8001568:	801a      	strh	r2, [r3, #0]
   }
   setSn_PORTR(sn,port);
 800156a:	79fb      	ldrb	r3, [r7, #7]
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	3301      	adds	r3, #1
 8001570:	00db      	lsls	r3, r3, #3
 8001572:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001576:	461a      	mov	r2, r3
 8001578:	88bb      	ldrh	r3, [r7, #4]
 800157a:	0a1b      	lsrs	r3, r3, #8
 800157c:	b29b      	uxth	r3, r3
 800157e:	b2db      	uxtb	r3, r3
 8001580:	4619      	mov	r1, r3
 8001582:	4610      	mov	r0, r2
 8001584:	f7ff f802 	bl	800058c <WIZCHIP_WRITE>
 8001588:	79fb      	ldrb	r3, [r7, #7]
 800158a:	009b      	lsls	r3, r3, #2
 800158c:	3301      	adds	r3, #1
 800158e:	00db      	lsls	r3, r3, #3
 8001590:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001594:	461a      	mov	r2, r3
 8001596:	88bb      	ldrh	r3, [r7, #4]
 8001598:	b2db      	uxtb	r3, r3
 800159a:	4619      	mov	r1, r3
 800159c:	4610      	mov	r0, r2
 800159e:	f7fe fff5 	bl	800058c <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 80015a2:	79fb      	ldrb	r3, [r7, #7]
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	3301      	adds	r3, #1
 80015a8:	00db      	lsls	r3, r3, #3
 80015aa:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80015ae:	2101      	movs	r1, #1
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7fe ffeb 	bl	800058c <WIZCHIP_WRITE>

   while(getSn_CR(sn));
 80015b6:	bf00      	nop
 80015b8:	79fb      	ldrb	r3, [r7, #7]
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	3301      	adds	r3, #1
 80015be:	00db      	lsls	r3, r3, #3
 80015c0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7fe ff95 	bl	80004f4 <WIZCHIP_READ>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d1f3      	bne.n	80015b8 <socket+0x1a8>

   sock_io_mode &= ~(1 <<sn);
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	2201      	movs	r2, #1
 80015d4:	fa02 f303 	lsl.w	r3, r2, r3
 80015d8:	b21b      	sxth	r3, r3
 80015da:	43db      	mvns	r3, r3
 80015dc:	b21a      	sxth	r2, r3
 80015de:	4b1c      	ldr	r3, [pc, #112]	@ (8001650 <socket+0x240>)
 80015e0:	881b      	ldrh	r3, [r3, #0]
 80015e2:	b21b      	sxth	r3, r3
 80015e4:	4013      	ands	r3, r2
 80015e6:	b21b      	sxth	r3, r3
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	4b19      	ldr	r3, [pc, #100]	@ (8001650 <socket+0x240>)
 80015ec:	801a      	strh	r2, [r3, #0]
   sock_io_mode |= ((flag & (SF_IO_NONBLOCK>>3)) << sn);
 80015ee:	4b18      	ldr	r3, [pc, #96]	@ (8001650 <socket+0x240>)
 80015f0:	881a      	ldrh	r2, [r3, #0]
 80015f2:	4b17      	ldr	r3, [pc, #92]	@ (8001650 <socket+0x240>)
 80015f4:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 80015f6:	79fb      	ldrb	r3, [r7, #7]
 80015f8:	2201      	movs	r2, #1
 80015fa:	fa02 f303 	lsl.w	r3, r2, r3
 80015fe:	b21b      	sxth	r3, r3
 8001600:	43db      	mvns	r3, r3
 8001602:	b21a      	sxth	r2, r3
 8001604:	4b13      	ldr	r3, [pc, #76]	@ (8001654 <socket+0x244>)
 8001606:	881b      	ldrh	r3, [r3, #0]
 8001608:	b21b      	sxth	r3, r3
 800160a:	4013      	ands	r3, r2
 800160c:	b21b      	sxth	r3, r3
 800160e:	b29a      	uxth	r2, r3
 8001610:	4b10      	ldr	r3, [pc, #64]	@ (8001654 <socket+0x244>)
 8001612:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8001614:	79fb      	ldrb	r3, [r7, #7]
 8001616:	4a10      	ldr	r2, [pc, #64]	@ (8001658 <socket+0x248>)
 8001618:	2100      	movs	r1, #0
 800161a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   sock_pack_info[sn] = PACK_NONE;
 800161e:	79fb      	ldrb	r3, [r7, #7]
 8001620:	4a0e      	ldr	r2, [pc, #56]	@ (800165c <socket+0x24c>)
 8001622:	2100      	movs	r1, #0
 8001624:	54d1      	strb	r1, [r2, r3]

   while(getSn_SR(sn) == SOCK_CLOSED) ;
 8001626:	bf00      	nop
 8001628:	79fb      	ldrb	r3, [r7, #7]
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	3301      	adds	r3, #1
 800162e:	00db      	lsls	r3, r3, #3
 8001630:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001634:	4618      	mov	r0, r3
 8001636:	f7fe ff5d 	bl	80004f4 <WIZCHIP_READ>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d0f3      	beq.n	8001628 <socket+0x218>
//   printf("[%d]%d\r\n", sn, getSn_PORTR(sn));
   return sn;
 8001640:	f997 3007 	ldrsb.w	r3, [r7, #7]
}  
 8001644:	4618      	mov	r0, r3
 8001646:	3724      	adds	r7, #36	@ 0x24
 8001648:	46bd      	mov	sp, r7
 800164a:	bd90      	pop	{r4, r7, pc}
 800164c:	2000002c 	.word	0x2000002c
 8001650:	20000530 	.word	0x20000530
 8001654:	20000532 	.word	0x20000532
 8001658:	20000534 	.word	0x20000534
 800165c:	20000544 	.word	0x20000544

08001660 <close>:


int8_t close(uint8_t sn)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	71fb      	strb	r3, [r7, #7]
   CHECK_SOCKNUM();
 800166a:	79fb      	ldrb	r3, [r7, #7]
 800166c:	2b08      	cmp	r3, #8
 800166e:	d902      	bls.n	8001676 <close+0x16>
 8001670:	f04f 33ff 	mov.w	r3, #4294967295
 8001674:	e055      	b.n	8001722 <close+0xc2>
   setSn_CR(sn,Sn_CR_CLOSE);
 8001676:	79fb      	ldrb	r3, [r7, #7]
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	3301      	adds	r3, #1
 800167c:	00db      	lsls	r3, r3, #3
 800167e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001682:	2110      	movs	r1, #16
 8001684:	4618      	mov	r0, r3
 8001686:	f7fe ff81 	bl	800058c <WIZCHIP_WRITE>
   /* wait to process the command... */
   while( getSn_CR(sn) );
 800168a:	bf00      	nop
 800168c:	79fb      	ldrb	r3, [r7, #7]
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	3301      	adds	r3, #1
 8001692:	00db      	lsls	r3, r3, #3
 8001694:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001698:	4618      	mov	r0, r3
 800169a:	f7fe ff2b 	bl	80004f4 <WIZCHIP_READ>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d1f3      	bne.n	800168c <close+0x2c>
   /* clear all interrupt of SOCKETn. */
   setSn_IR(sn, 0xFF);  	
 80016a4:	79fb      	ldrb	r3, [r7, #7]
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	3301      	adds	r3, #1
 80016aa:	00db      	lsls	r3, r3, #3
 80016ac:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80016b0:	211f      	movs	r1, #31
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7fe ff6a 	bl	800058c <WIZCHIP_WRITE>
   //setSn_IRCLR(sn, 0xFF);  
   /* Release the sock_io_mode of SOCKETn. */
   sock_io_mode &= ~(1<<sn); 
 80016b8:	79fb      	ldrb	r3, [r7, #7]
 80016ba:	2201      	movs	r2, #1
 80016bc:	fa02 f303 	lsl.w	r3, r2, r3
 80016c0:	b21b      	sxth	r3, r3
 80016c2:	43db      	mvns	r3, r3
 80016c4:	b21a      	sxth	r2, r3
 80016c6:	4b19      	ldr	r3, [pc, #100]	@ (800172c <close+0xcc>)
 80016c8:	881b      	ldrh	r3, [r3, #0]
 80016ca:	b21b      	sxth	r3, r3
 80016cc:	4013      	ands	r3, r2
 80016ce:	b21b      	sxth	r3, r3
 80016d0:	b29a      	uxth	r2, r3
 80016d2:	4b16      	ldr	r3, [pc, #88]	@ (800172c <close+0xcc>)
 80016d4:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 80016d6:	79fb      	ldrb	r3, [r7, #7]
 80016d8:	4a15      	ldr	r2, [pc, #84]	@ (8001730 <close+0xd0>)
 80016da:	2100      	movs	r1, #0
 80016dc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   sock_is_sending &= ~(1<<sn);
 80016e0:	79fb      	ldrb	r3, [r7, #7]
 80016e2:	2201      	movs	r2, #1
 80016e4:	fa02 f303 	lsl.w	r3, r2, r3
 80016e8:	b21b      	sxth	r3, r3
 80016ea:	43db      	mvns	r3, r3
 80016ec:	b21a      	sxth	r2, r3
 80016ee:	4b11      	ldr	r3, [pc, #68]	@ (8001734 <close+0xd4>)
 80016f0:	881b      	ldrh	r3, [r3, #0]
 80016f2:	b21b      	sxth	r3, r3
 80016f4:	4013      	ands	r3, r2
 80016f6:	b21b      	sxth	r3, r3
 80016f8:	b29a      	uxth	r2, r3
 80016fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001734 <close+0xd4>)
 80016fc:	801a      	strh	r2, [r3, #0]
   sock_pack_info[sn] = PACK_NONE;
 80016fe:	79fb      	ldrb	r3, [r7, #7]
 8001700:	4a0d      	ldr	r2, [pc, #52]	@ (8001738 <close+0xd8>)
 8001702:	2100      	movs	r1, #0
 8001704:	54d1      	strb	r1, [r2, r3]
   while(getSn_SR(sn) != SOCK_CLOSED);
 8001706:	bf00      	nop
 8001708:	79fb      	ldrb	r3, [r7, #7]
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	3301      	adds	r3, #1
 800170e:	00db      	lsls	r3, r3, #3
 8001710:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001714:	4618      	mov	r0, r3
 8001716:	f7fe feed 	bl	80004f4 <WIZCHIP_READ>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d1f3      	bne.n	8001708 <close+0xa8>
   return SOCK_OK;
 8001720:	2301      	movs	r3, #1
}
 8001722:	4618      	mov	r0, r3
 8001724:	3708      	adds	r7, #8
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	20000530 	.word	0x20000530
 8001730:	20000534 	.word	0x20000534
 8001734:	20000532 	.word	0x20000532
 8001738:	20000544 	.word	0x20000544

0800173c <sendto_W5x00>:
   while(getSn_CR(sn));  
   return len;
}


int32_t sendto_W5x00(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port ){
 800173c:	b580      	push	{r7, lr}
 800173e:	b086      	sub	sp, #24
 8001740:	af02      	add	r7, sp, #8
 8001742:	60b9      	str	r1, [r7, #8]
 8001744:	607b      	str	r3, [r7, #4]
 8001746:	4603      	mov	r3, r0
 8001748:	73fb      	strb	r3, [r7, #15]
 800174a:	4613      	mov	r3, r2
 800174c:	81bb      	strh	r3, [r7, #12]
   //static int32_t sendto_IO_6(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port)
   // printf("sendto_W5x00\r\n" ) ;
   return sendto_IO_6(sn,   buf,  len,   addr,  port,4);
 800174e:	89ba      	ldrh	r2, [r7, #12]
 8001750:	7bf8      	ldrb	r0, [r7, #15]
 8001752:	2304      	movs	r3, #4
 8001754:	9301      	str	r3, [sp, #4]
 8001756:	8b3b      	ldrh	r3, [r7, #24]
 8001758:	9300      	str	r3, [sp, #0]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	68b9      	ldr	r1, [r7, #8]
 800175e:	f000 f805 	bl	800176c <sendto_IO_6>
 8001762:	4603      	mov	r3, r0
}
 8001764:	4618      	mov	r0, r3
 8001766:	3710      	adds	r7, #16
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}

0800176c <sendto_IO_6>:
   //static int32_t sendto_IO_6(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port)
   return sendto_IO_6( sn,  buf,  len,   addr,  port, addrlen);
}

static int32_t sendto_IO_6(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port, uint8_t addrlen)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b086      	sub	sp, #24
 8001770:	af00      	add	r7, sp, #0
 8001772:	60b9      	str	r1, [r7, #8]
 8001774:	607b      	str	r3, [r7, #4]
 8001776:	4603      	mov	r3, r0
 8001778:	73fb      	strb	r3, [r7, #15]
 800177a:	4613      	mov	r3, r2
 800177c:	81bb      	strh	r3, [r7, #12]
   uint8_t tmp = 0;
 800177e:	2300      	movs	r3, #0
 8001780:	75fb      	strb	r3, [r7, #23]
   uint8_t tcmd = Sn_CR_SEND;
 8001782:	2320      	movs	r3, #32
 8001784:	75bb      	strb	r3, [r7, #22]
   uint16_t freesize = 0;
 8001786:	2300      	movs	r3, #0
 8001788:	82bb      	strh	r3, [r7, #20]
    * The below codes can be omitted for optmization of speed
    */
   //CHECK_SOCKNUM();
   //CHECK_DGRAMMODE();
   /************/
   tmp = getSn_MR(sn);
 800178a:	7bfb      	ldrb	r3, [r7, #15]
 800178c:	009b      	lsls	r3, r3, #2
 800178e:	3301      	adds	r3, #1
 8001790:	00db      	lsls	r3, r3, #3
 8001792:	4618      	mov	r0, r3
 8001794:	f7fe feae 	bl	80004f4 <WIZCHIP_READ>
 8001798:	4603      	mov	r3, r0
 800179a:	75fb      	strb	r3, [r7, #23]
   if(tmp != Sn_MR_MACRAW)
 800179c:	7dfb      	ldrb	r3, [r7, #23]
 800179e:	2b04      	cmp	r3, #4
 80017a0:	d024      	beq.n	80017ec <sendto_IO_6+0x80>
   {
       if (addrlen == 16)      // addrlen=16, Sn_MR_UDP6(1010), Sn_MR_UDPD(1110)), IPRAW6(1011)
 80017a2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80017a6:	2b10      	cmp	r3, #16
 80017a8:	d102      	bne.n	80017b0 <sendto_IO_6+0x44>
            setSn_DIP6R(sn,addr);
            tcmd = Sn_CR_SEND6;
         }
         else
#endif 
         return SOCKERR_SOCKMODE;
 80017aa:	f06f 0304 	mvn.w	r3, #4
 80017ae:	e117      	b.n	80019e0 <sendto_IO_6+0x274>
      } 
      else if(addrlen == 4)      // addrlen=4, Sn_MR_UDP4(0010), Sn_MR_UDPD(1110), IPRAW4(0011)
 80017b0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80017b4:	2b04      	cmp	r3, #4
 80017b6:	d116      	bne.n	80017e6 <sendto_IO_6+0x7a>
      {
         if(tmp == Sn_MR_UDP6 || tmp == Sn_MR_IPRAW6) return SOCKERR_SOCKMODE;
 80017b8:	7dfb      	ldrb	r3, [r7, #23]
 80017ba:	2b0a      	cmp	r3, #10
 80017bc:	d002      	beq.n	80017c4 <sendto_IO_6+0x58>
 80017be:	7dfb      	ldrb	r3, [r7, #23]
 80017c0:	2b0b      	cmp	r3, #11
 80017c2:	d102      	bne.n	80017ca <sendto_IO_6+0x5e>
 80017c4:	f06f 0304 	mvn.w	r3, #4
 80017c8:	e10a      	b.n	80019e0 <sendto_IO_6+0x274>
         setSn_DIPR(sn,addr);
 80017ca:	7bfb      	ldrb	r3, [r7, #15]
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	3301      	adds	r3, #1
 80017d0:	00db      	lsls	r3, r3, #3
 80017d2:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 80017d6:	2204      	movs	r2, #4
 80017d8:	6879      	ldr	r1, [r7, #4]
 80017da:	4618      	mov	r0, r3
 80017dc:	f7fe ff84 	bl	80006e8 <WIZCHIP_WRITE_BUF>
         tcmd = Sn_CR_SEND;
 80017e0:	2320      	movs	r3, #32
 80017e2:	75bb      	strb	r3, [r7, #22]
 80017e4:	e002      	b.n	80017ec <sendto_IO_6+0x80>
      }
      else return SOCKERR_IPINVALID;
 80017e6:	f06f 030b 	mvn.w	r3, #11
 80017ea:	e0f9      	b.n	80019e0 <sendto_IO_6+0x274>
   }
   if((tmp & 0x03)==0x02)     // Sn_MR_UPD4(0010), Sn_MR_UDP6(1010), Sn_MR_UDPD(1110)
 80017ec:	7dfb      	ldrb	r3, [r7, #23]
 80017ee:	f003 0303 	and.w	r3, r3, #3
 80017f2:	2b02      	cmp	r3, #2
 80017f4:	d122      	bne.n	800183c <sendto_IO_6+0xd0>
   {
      if(port){ setSn_DPORTR(sn, port);}
 80017f6:	8c3b      	ldrh	r3, [r7, #32]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d01c      	beq.n	8001836 <sendto_IO_6+0xca>
 80017fc:	7bfb      	ldrb	r3, [r7, #15]
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	3301      	adds	r3, #1
 8001802:	00db      	lsls	r3, r3, #3
 8001804:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001808:	461a      	mov	r2, r3
 800180a:	8c3b      	ldrh	r3, [r7, #32]
 800180c:	0a1b      	lsrs	r3, r3, #8
 800180e:	b29b      	uxth	r3, r3
 8001810:	b2db      	uxtb	r3, r3
 8001812:	4619      	mov	r1, r3
 8001814:	4610      	mov	r0, r2
 8001816:	f7fe feb9 	bl	800058c <WIZCHIP_WRITE>
 800181a:	7bfb      	ldrb	r3, [r7, #15]
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	3301      	adds	r3, #1
 8001820:	00db      	lsls	r3, r3, #3
 8001822:	f503 5388 	add.w	r3, r3, #4352	@ 0x1100
 8001826:	461a      	mov	r2, r3
 8001828:	8c3b      	ldrh	r3, [r7, #32]
 800182a:	b2db      	uxtb	r3, r3
 800182c:	4619      	mov	r1, r3
 800182e:	4610      	mov	r0, r2
 8001830:	f7fe feac 	bl	800058c <WIZCHIP_WRITE>
 8001834:	e002      	b.n	800183c <sendto_IO_6+0xd0>
      else   return SOCKERR_PORTZERO;
 8001836:	f06f 030a 	mvn.w	r3, #10
 800183a:	e0d1      	b.n	80019e0 <sendto_IO_6+0x274>
   }
#ifndef IPV6_AVAILABLE
   CHECK_SOCKDATA();
 800183c:	89bb      	ldrh	r3, [r7, #12]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d102      	bne.n	8001848 <sendto_IO_6+0xdc>
 8001842:	f06f 030d 	mvn.w	r3, #13
 8001846:	e0cb      	b.n	80019e0 <sendto_IO_6+0x274>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   //{
      //uint32_t taddr;
      taddr = ((uint32_t)addr[0]) & 0x000000FF;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	021b      	lsls	r3, r3, #8
 8001852:	687a      	ldr	r2, [r7, #4]
 8001854:	3201      	adds	r2, #1
 8001856:	7812      	ldrb	r2, [r2, #0]
 8001858:	4413      	add	r3, r2
 800185a:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	021b      	lsls	r3, r3, #8
 8001860:	687a      	ldr	r2, [r7, #4]
 8001862:	3202      	adds	r2, #2
 8001864:	7812      	ldrb	r2, [r2, #0]
 8001866:	4413      	add	r3, r2
 8001868:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 800186a:	693b      	ldr	r3, [r7, #16]
 800186c:	021b      	lsls	r3, r3, #8
 800186e:	687a      	ldr	r2, [r7, #4]
 8001870:	3203      	adds	r2, #3
 8001872:	7812      	ldrb	r2, [r2, #0]
 8001874:	4413      	add	r3, r2
 8001876:	613b      	str	r3, [r7, #16]
   //}
   //
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   if((taddr == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_IPINVALID;
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d10e      	bne.n	800189c <sendto_IO_6+0x130>
 800187e:	7bfb      	ldrb	r3, [r7, #15]
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	3301      	adds	r3, #1
 8001884:	00db      	lsls	r3, r3, #3
 8001886:	4618      	mov	r0, r3
 8001888:	f7fe fe34 	bl	80004f4 <WIZCHIP_READ>
 800188c:	4603      	mov	r3, r0
 800188e:	f003 0304 	and.w	r3, r3, #4
 8001892:	2b04      	cmp	r3, #4
 8001894:	d002      	beq.n	800189c <sendto_IO_6+0x130>
 8001896:	f06f 030b 	mvn.w	r3, #11
 800189a:	e0a1      	b.n	80019e0 <sendto_IO_6+0x274>
   if((port  == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_PORTZERO;
 800189c:	8c3b      	ldrh	r3, [r7, #32]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d10e      	bne.n	80018c0 <sendto_IO_6+0x154>
 80018a2:	7bfb      	ldrb	r3, [r7, #15]
 80018a4:	009b      	lsls	r3, r3, #2
 80018a6:	3301      	adds	r3, #1
 80018a8:	00db      	lsls	r3, r3, #3
 80018aa:	4618      	mov	r0, r3
 80018ac:	f7fe fe22 	bl	80004f4 <WIZCHIP_READ>
 80018b0:	4603      	mov	r3, r0
 80018b2:	f003 0304 	and.w	r3, r3, #4
 80018b6:	2b04      	cmp	r3, #4
 80018b8:	d002      	beq.n	80018c0 <sendto_IO_6+0x154>
 80018ba:	f06f 030a 	mvn.w	r3, #10
 80018be:	e08f      	b.n	80019e0 <sendto_IO_6+0x274>
   tmp = getSn_SR(sn);
 80018c0:	7bfb      	ldrb	r3, [r7, #15]
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	3301      	adds	r3, #1
 80018c6:	00db      	lsls	r3, r3, #3
 80018c8:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7fe fe11 	bl	80004f4 <WIZCHIP_READ>
 80018d2:	4603      	mov	r3, r0
 80018d4:	75fb      	strb	r3, [r7, #23]
#endif 

   freesize = getSn_TxMAX(sn);
 80018d6:	7bfb      	ldrb	r3, [r7, #15]
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	3301      	adds	r3, #1
 80018dc:	00db      	lsls	r3, r3, #3
 80018de:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 80018e2:	4618      	mov	r0, r3
 80018e4:	f7fe fe06 	bl	80004f4 <WIZCHIP_READ>
 80018e8:	4603      	mov	r3, r0
 80018ea:	029b      	lsls	r3, r3, #10
 80018ec:	82bb      	strh	r3, [r7, #20]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 80018ee:	89ba      	ldrh	r2, [r7, #12]
 80018f0:	8abb      	ldrh	r3, [r7, #20]
 80018f2:	429a      	cmp	r2, r3
 80018f4:	d901      	bls.n	80018fa <sendto_IO_6+0x18e>
 80018f6:	8abb      	ldrh	r3, [r7, #20]
 80018f8:	81bb      	strh	r3, [r7, #12]
  
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 80018fa:	7bfb      	ldrb	r3, [r7, #15]
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7fe ff53 	bl	80007a8 <getSn_TX_FSR>
 8001902:	4603      	mov	r3, r0
 8001904:	82bb      	strh	r3, [r7, #20]
      if(getSn_SR(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
 8001906:	7bfb      	ldrb	r3, [r7, #15]
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	3301      	adds	r3, #1
 800190c:	00db      	lsls	r3, r3, #3
 800190e:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001912:	4618      	mov	r0, r3
 8001914:	f7fe fdee 	bl	80004f4 <WIZCHIP_READ>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d102      	bne.n	8001924 <sendto_IO_6+0x1b8>
 800191e:	f06f 0303 	mvn.w	r3, #3
 8001922:	e05d      	b.n	80019e0 <sendto_IO_6+0x274>
      if(len <= freesize) break;
 8001924:	89ba      	ldrh	r2, [r7, #12]
 8001926:	8abb      	ldrh	r3, [r7, #20]
 8001928:	429a      	cmp	r2, r3
 800192a:	d90b      	bls.n	8001944 <sendto_IO_6+0x1d8>
      if( sock_io_mode & (1<<sn) ) return SOCK_BUSY;  
 800192c:	4b2e      	ldr	r3, [pc, #184]	@ (80019e8 <sendto_IO_6+0x27c>)
 800192e:	881b      	ldrh	r3, [r3, #0]
 8001930:	461a      	mov	r2, r3
 8001932:	7bfb      	ldrb	r3, [r7, #15]
 8001934:	fa42 f303 	asr.w	r3, r2, r3
 8001938:	f003 0301 	and.w	r3, r3, #1
 800193c:	2b00      	cmp	r3, #0
 800193e:	d0dc      	beq.n	80018fa <sendto_IO_6+0x18e>
 8001940:	2300      	movs	r3, #0
 8001942:	e04d      	b.n	80019e0 <sendto_IO_6+0x274>
      if(len <= freesize) break;
 8001944:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 8001946:	89ba      	ldrh	r2, [r7, #12]
 8001948:	7bfb      	ldrb	r3, [r7, #15]
 800194a:	68b9      	ldr	r1, [r7, #8]
 800194c:	4618      	mov	r0, r3
 800194e:	f7fe ffbd 	bl	80008cc <wiz_send_data>
      else taddr = 0;
   #endif
#ifdef IPV6_AVAILABLE
   setSn_CR(sn,tcmd);
#else
   setSn_CR(sn,Sn_CR_SEND);
 8001952:	7bfb      	ldrb	r3, [r7, #15]
 8001954:	009b      	lsls	r3, r3, #2
 8001956:	3301      	adds	r3, #1
 8001958:	00db      	lsls	r3, r3, #3
 800195a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800195e:	2120      	movs	r1, #32
 8001960:	4618      	mov	r0, r3
 8001962:	f7fe fe13 	bl	800058c <WIZCHIP_WRITE>
#endif 
   while(getSn_CR(sn));
 8001966:	bf00      	nop
 8001968:	7bfb      	ldrb	r3, [r7, #15]
 800196a:	009b      	lsls	r3, r3, #2
 800196c:	3301      	adds	r3, #1
 800196e:	00db      	lsls	r3, r3, #3
 8001970:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001974:	4618      	mov	r0, r3
 8001976:	f7fe fdbd 	bl	80004f4 <WIZCHIP_READ>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d1f3      	bne.n	8001968 <sendto_IO_6+0x1fc>
  
   while(1)
   {
      tmp = getSn_IR(sn);
 8001980:	7bfb      	ldrb	r3, [r7, #15]
 8001982:	009b      	lsls	r3, r3, #2
 8001984:	3301      	adds	r3, #1
 8001986:	00db      	lsls	r3, r3, #3
 8001988:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800198c:	4618      	mov	r0, r3
 800198e:	f7fe fdb1 	bl	80004f4 <WIZCHIP_READ>
 8001992:	4603      	mov	r3, r0
 8001994:	f003 031f 	and.w	r3, r3, #31
 8001998:	75fb      	strb	r3, [r7, #23]
      if(tmp & Sn_IR_SENDOK)
 800199a:	7dfb      	ldrb	r3, [r7, #23]
 800199c:	f003 0310 	and.w	r3, r3, #16
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d00c      	beq.n	80019be <sendto_IO_6+0x252>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 80019a4:	7bfb      	ldrb	r3, [r7, #15]
 80019a6:	009b      	lsls	r3, r3, #2
 80019a8:	3301      	adds	r3, #1
 80019aa:	00db      	lsls	r3, r3, #3
 80019ac:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80019b0:	2110      	movs	r1, #16
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7fe fdea 	bl	800058c <WIZCHIP_WRITE>
         break;
 80019b8:	bf00      	nop
      }
   }  
   #if _WIZCHIP_ < 5500   //M20150401 : for WIZCHIP Errata #4, #5 (ARP errata)
      if(taddr) setSUBR((uint8_t*)&taddr);
   #endif
   return (int32_t)len;
 80019ba:	89bb      	ldrh	r3, [r7, #12]
 80019bc:	e010      	b.n	80019e0 <sendto_IO_6+0x274>
      else if(tmp & Sn_IR_TIMEOUT)
 80019be:	7dfb      	ldrb	r3, [r7, #23]
 80019c0:	f003 0308 	and.w	r3, r3, #8
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d0db      	beq.n	8001980 <sendto_IO_6+0x214>
         setSn_IR(sn, Sn_IR_TIMEOUT);   
 80019c8:	7bfb      	ldrb	r3, [r7, #15]
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	3301      	adds	r3, #1
 80019ce:	00db      	lsls	r3, r3, #3
 80019d0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80019d4:	2108      	movs	r1, #8
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7fe fdd8 	bl	800058c <WIZCHIP_WRITE>
         return SOCKERR_TIMEOUT;
 80019dc:	f06f 030c 	mvn.w	r3, #12
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3718      	adds	r7, #24
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	20000530 	.word	0x20000530

080019ec <recvfrom_W5x00>:


int32_t recvfrom_W5x00(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port){
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b088      	sub	sp, #32
 80019f0:	af02      	add	r7, sp, #8
 80019f2:	60b9      	str	r1, [r7, #8]
 80019f4:	607b      	str	r3, [r7, #4]
 80019f6:	4603      	mov	r3, r0
 80019f8:	73fb      	strb	r3, [r7, #15]
 80019fa:	4613      	mov	r3, r2
 80019fc:	81bb      	strh	r3, [r7, #12]
   //int32_t recvfrom_IO_6(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port)
   // printf("recvfrom_W5x00\r\n" ) ;
   uint8_t *dummy ; 
   return recvfrom_IO_6(sn,   buf,  len,   addr,  port, dummy);
 80019fe:	89ba      	ldrh	r2, [r7, #12]
 8001a00:	7bf8      	ldrb	r0, [r7, #15]
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	9301      	str	r3, [sp, #4]
 8001a06:	6a3b      	ldr	r3, [r7, #32]
 8001a08:	9300      	str	r3, [sp, #0]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	68b9      	ldr	r1, [r7, #8]
 8001a0e:	f000 f805 	bl	8001a1c <recvfrom_IO_6>
 8001a12:	4603      	mov	r3, r0
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3718      	adds	r7, #24
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}

08001a1c <recvfrom_IO_6>:
   // printf("recvfrom_W6x00\r\n" ) ;
   //int32_t recvfrom_IO_6(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port)
   return recvfrom_IO_6( sn,  buf,  len,   addr,  port, addrlen);
}
static int32_t recvfrom_IO_6(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port, uint8_t *addrlen)
{ 
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b088      	sub	sp, #32
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	60b9      	str	r1, [r7, #8]
 8001a24:	607b      	str	r3, [r7, #4]
 8001a26:	4603      	mov	r3, r0
 8001a28:	73fb      	strb	r3, [r7, #15]
 8001a2a:	4613      	mov	r3, r2
 8001a2c:	81bb      	strh	r3, [r7, #12]
   uint8_t  head[8]; // OR  head[2] by lihan, will be verify later
   uint16_t pack_len=0;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	83fb      	strh	r3, [r7, #30]
   //CHECK_SOCKNUM();
   //CHECK_DGRAMMODE();
   //CHECK_SOCKDATA();
   /************/
  
   if(sock_remained_size[sn] == 0)
 8001a32:	7bfb      	ldrb	r3, [r7, #15]
 8001a34:	4a88      	ldr	r2, [pc, #544]	@ (8001c58 <recvfrom_IO_6+0x23c>)
 8001a36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	f040 80ba 	bne.w	8001bb4 <recvfrom_IO_6+0x198>
   {
      while(1)
      {
         pack_len = getSn_RX_RSR(sn);
 8001a40:	7bfb      	ldrb	r3, [r7, #15]
 8001a42:	4618      	mov	r0, r3
 8001a44:	f7fe fef9 	bl	800083a <getSn_RX_RSR>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	83fb      	strh	r3, [r7, #30]
         if(getSn_SR(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
 8001a4c:	7bfb      	ldrb	r3, [r7, #15]
 8001a4e:	009b      	lsls	r3, r3, #2
 8001a50:	3301      	adds	r3, #1
 8001a52:	00db      	lsls	r3, r3, #3
 8001a54:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7fe fd4b 	bl	80004f4 <WIZCHIP_READ>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d102      	bne.n	8001a6a <recvfrom_IO_6+0x4e>
 8001a64:	f06f 0303 	mvn.w	r3, #3
 8001a68:	e0f2      	b.n	8001c50 <recvfrom_IO_6+0x234>
         if(pack_len != 0)
 8001a6a:	8bfb      	ldrh	r3, [r7, #30]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d02f      	beq.n	8001ad0 <recvfrom_IO_6+0xb4>
         {
            sock_pack_info[sn] = PACK_NONE;
 8001a70:	7bfb      	ldrb	r3, [r7, #15]
 8001a72:	4a7a      	ldr	r2, [pc, #488]	@ (8001c5c <recvfrom_IO_6+0x240>)
 8001a74:	2100      	movs	r1, #0
 8001a76:	54d1      	strb	r1, [r2, r3]
            break;
 8001a78:	bf00      	nop
      while(getSn_CR(sn));
      pack_len = head[0] & 0x07;
      pack_len = (pack_len << 8) + head[1];
    
   #endif 
      switch (getSn_MR(sn) & 0x0F)
 8001a7a:	7bfb      	ldrb	r3, [r7, #15]
 8001a7c:	009b      	lsls	r3, r3, #2
 8001a7e:	3301      	adds	r3, #1
 8001a80:	00db      	lsls	r3, r3, #3
 8001a82:	4618      	mov	r0, r3
 8001a84:	f7fe fd36 	bl	80004f4 <WIZCHIP_READ>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	f003 030f 	and.w	r3, r3, #15
 8001a8e:	3b02      	subs	r3, #2
 8001a90:	2b0c      	cmp	r3, #12
 8001a92:	f200 808b 	bhi.w	8001bac <recvfrom_IO_6+0x190>
 8001a96:	a201      	add	r2, pc, #4	@ (adr r2, 8001a9c <recvfrom_IO_6+0x80>)
 8001a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a9c:	08001ae9 	.word	0x08001ae9
 8001aa0:	08001ae9 	.word	0x08001ae9
 8001aa4:	08001b8f 	.word	0x08001b8f
 8001aa8:	08001bad 	.word	0x08001bad
 8001aac:	08001bad 	.word	0x08001bad
 8001ab0:	08001bad 	.word	0x08001bad
 8001ab4:	08001bad 	.word	0x08001bad
 8001ab8:	08001bad 	.word	0x08001bad
 8001abc:	08001ae9 	.word	0x08001ae9
 8001ac0:	08001ae9 	.word	0x08001ae9
 8001ac4:	08001bad 	.word	0x08001bad
 8001ac8:	08001bad 	.word	0x08001bad
 8001acc:	08001ae9 	.word	0x08001ae9
         if( sock_io_mode & (1<<sn) ) return SOCK_BUSY;
 8001ad0:	4b63      	ldr	r3, [pc, #396]	@ (8001c60 <recvfrom_IO_6+0x244>)
 8001ad2:	881b      	ldrh	r3, [r3, #0]
 8001ad4:	461a      	mov	r2, r3
 8001ad6:	7bfb      	ldrb	r3, [r7, #15]
 8001ad8:	fa42 f303 	asr.w	r3, r2, r3
 8001adc:	f003 0301 	and.w	r3, r3, #1
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d0ad      	beq.n	8001a40 <recvfrom_IO_6+0x24>
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	e0b3      	b.n	8001c50 <recvfrom_IO_6+0x234>
      			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[6];
   		   }
            else
            {
         #endif
            wiz_recv_data(sn, head, 8);
 8001ae8:	f107 0114 	add.w	r1, r7, #20
 8001aec:	7bfb      	ldrb	r3, [r7, #15]
 8001aee:	2208      	movs	r2, #8
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7fe ff45 	bl	8000980 <wiz_recv_data>
            setSn_CR(sn,Sn_CR_RECV);
 8001af6:	7bfb      	ldrb	r3, [r7, #15]
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	3301      	adds	r3, #1
 8001afc:	00db      	lsls	r3, r3, #3
 8001afe:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001b02:	2140      	movs	r1, #64	@ 0x40
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7fe fd41 	bl	800058c <WIZCHIP_WRITE>
            while(getSn_CR(sn)); 
 8001b0a:	bf00      	nop
 8001b0c:	7bfb      	ldrb	r3, [r7, #15]
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	3301      	adds	r3, #1
 8001b12:	00db      	lsls	r3, r3, #3
 8001b14:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7fe fceb 	bl	80004f4 <WIZCHIP_READ>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d1f3      	bne.n	8001b0c <recvfrom_IO_6+0xf0>
            addr[0] = head[0];      
 8001b24:	7d3a      	ldrb	r2, [r7, #20]
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	701a      	strb	r2, [r3, #0]
            addr[1] = head[1];
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	7d7a      	ldrb	r2, [r7, #21]
 8001b30:	701a      	strb	r2, [r3, #0]
            addr[2] = head[2];
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	3302      	adds	r3, #2
 8001b36:	7dba      	ldrb	r2, [r7, #22]
 8001b38:	701a      	strb	r2, [r3, #0]
            addr[3] = head[3];
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	3303      	adds	r3, #3
 8001b3e:	7dfa      	ldrb	r2, [r7, #23]
 8001b40:	701a      	strb	r2, [r3, #0]
            *port = head[4];
 8001b42:	7e3b      	ldrb	r3, [r7, #24]
 8001b44:	461a      	mov	r2, r3
 8001b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b48:	801a      	strh	r2, [r3, #0]
            *port = (*port << 8) + head[5];
 8001b4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b4c:	881b      	ldrh	r3, [r3, #0]
 8001b4e:	021b      	lsls	r3, r3, #8
 8001b50:	b29b      	uxth	r3, r3
 8001b52:	7e7a      	ldrb	r2, [r7, #25]
 8001b54:	4413      	add	r3, r2
 8001b56:	b29a      	uxth	r2, r3
 8001b58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b5a:	801a      	strh	r2, [r3, #0]
            sock_remained_size[sn] = head[6];
 8001b5c:	7eba      	ldrb	r2, [r7, #26]
 8001b5e:	7bfb      	ldrb	r3, [r7, #15]
 8001b60:	4611      	mov	r1, r2
 8001b62:	4a3d      	ldr	r2, [pc, #244]	@ (8001c58 <recvfrom_IO_6+0x23c>)
 8001b64:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[7];
 8001b68:	7bfb      	ldrb	r3, [r7, #15]
 8001b6a:	4a3b      	ldr	r2, [pc, #236]	@ (8001c58 <recvfrom_IO_6+0x23c>)
 8001b6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b70:	021b      	lsls	r3, r3, #8
 8001b72:	b29a      	uxth	r2, r3
 8001b74:	7efb      	ldrb	r3, [r7, #27]
 8001b76:	4619      	mov	r1, r3
 8001b78:	7bfb      	ldrb	r3, [r7, #15]
 8001b7a:	440a      	add	r2, r1
 8001b7c:	b291      	uxth	r1, r2
 8001b7e:	4a36      	ldr	r2, [pc, #216]	@ (8001c58 <recvfrom_IO_6+0x23c>)
 8001b80:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
         #if _WIZCHIP_ == 5300
            }
         #endif
            sock_pack_info[sn] = PACK_FIRST;
 8001b84:	7bfb      	ldrb	r3, [r7, #15]
 8001b86:	4a35      	ldr	r2, [pc, #212]	@ (8001c5c <recvfrom_IO_6+0x240>)
 8001b88:	2180      	movs	r1, #128	@ 0x80
 8001b8a:	54d1      	strb	r1, [r2, r3]
#endif         
            break;
 8001b8c:	e012      	b.n	8001bb4 <recvfrom_IO_6+0x198>
         case Sn_MR_MACRAW :
			pack_len-=2;
 8001b8e:	8bfb      	ldrh	r3, [r7, #30]
 8001b90:	3b02      	subs	r3, #2
 8001b92:	83fb      	strh	r3, [r7, #30]
            if(pack_len > 1514) 
 8001b94:	8bfb      	ldrh	r3, [r7, #30]
 8001b96:	f240 52ea 	movw	r2, #1514	@ 0x5ea
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d909      	bls.n	8001bb2 <recvfrom_IO_6+0x196>
            {
               close(sn);
 8001b9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7ff fd5d 	bl	8001660 <close>
               return SOCKFATAL_PACKLEN;
 8001ba6:	f46f 737a 	mvn.w	r3, #1000	@ 0x3e8
 8001baa:	e051      	b.n	8001c50 <recvfrom_IO_6+0x234>
            }
            break; 
         default:
            return SOCKERR_SOCKMODE;
 8001bac:	f06f 0304 	mvn.w	r3, #4
 8001bb0:	e04e      	b.n	8001c50 <recvfrom_IO_6+0x234>
            break; 
 8001bb2:	bf00      	nop
         while(getSn_CR(sn));   
      }
#endif 
   }   
   
   if   (len < sock_remained_size[sn]) pack_len = len;
 8001bb4:	7bfb      	ldrb	r3, [r7, #15]
 8001bb6:	4a28      	ldr	r2, [pc, #160]	@ (8001c58 <recvfrom_IO_6+0x23c>)
 8001bb8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001bbc:	89ba      	ldrh	r2, [r7, #12]
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	d202      	bcs.n	8001bc8 <recvfrom_IO_6+0x1ac>
 8001bc2:	89bb      	ldrh	r3, [r7, #12]
 8001bc4:	83fb      	strh	r3, [r7, #30]
 8001bc6:	e004      	b.n	8001bd2 <recvfrom_IO_6+0x1b6>
   else pack_len = sock_remained_size[sn];    
 8001bc8:	7bfb      	ldrb	r3, [r7, #15]
 8001bca:	4a23      	ldr	r2, [pc, #140]	@ (8001c58 <recvfrom_IO_6+0x23c>)
 8001bcc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001bd0:	83fb      	strh	r3, [r7, #30]
   wiz_recv_data(sn, buf, pack_len);
 8001bd2:	8bfa      	ldrh	r2, [r7, #30]
 8001bd4:	7bfb      	ldrb	r3, [r7, #15]
 8001bd6:	68b9      	ldr	r1, [r7, #8]
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7fe fed1 	bl	8000980 <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);  
 8001bde:	7bfb      	ldrb	r3, [r7, #15]
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	3301      	adds	r3, #1
 8001be4:	00db      	lsls	r3, r3, #3
 8001be6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001bea:	2140      	movs	r1, #64	@ 0x40
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7fe fccd 	bl	800058c <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn)) ;
 8001bf2:	bf00      	nop
 8001bf4:	7bfb      	ldrb	r3, [r7, #15]
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	00db      	lsls	r3, r3, #3
 8001bfc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7fe fc77 	bl	80004f4 <WIZCHIP_READ>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d1f3      	bne.n	8001bf4 <recvfrom_IO_6+0x1d8>
 
   sock_remained_size[sn] -= pack_len; 
 8001c0c:	7bfb      	ldrb	r3, [r7, #15]
 8001c0e:	4a12      	ldr	r2, [pc, #72]	@ (8001c58 <recvfrom_IO_6+0x23c>)
 8001c10:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001c14:	7bfb      	ldrb	r3, [r7, #15]
 8001c16:	8bfa      	ldrh	r2, [r7, #30]
 8001c18:	1a8a      	subs	r2, r1, r2
 8001c1a:	b291      	uxth	r1, r2
 8001c1c:	4a0e      	ldr	r2, [pc, #56]	@ (8001c58 <recvfrom_IO_6+0x23c>)
 8001c1e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   if(sock_remained_size[sn] != 0) sock_pack_info[sn] |= PACK_REMAINED; 
 8001c22:	7bfb      	ldrb	r3, [r7, #15]
 8001c24:	4a0c      	ldr	r2, [pc, #48]	@ (8001c58 <recvfrom_IO_6+0x23c>)
 8001c26:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d009      	beq.n	8001c42 <recvfrom_IO_6+0x226>
 8001c2e:	7bfb      	ldrb	r3, [r7, #15]
 8001c30:	4a0a      	ldr	r2, [pc, #40]	@ (8001c5c <recvfrom_IO_6+0x240>)
 8001c32:	5cd2      	ldrb	r2, [r2, r3]
 8001c34:	7bfb      	ldrb	r3, [r7, #15]
 8001c36:	f042 0201 	orr.w	r2, r2, #1
 8001c3a:	b2d1      	uxtb	r1, r2
 8001c3c:	4a07      	ldr	r2, [pc, #28]	@ (8001c5c <recvfrom_IO_6+0x240>)
 8001c3e:	54d1      	strb	r1, [r2, r3]
 8001c40:	e005      	b.n	8001c4e <recvfrom_IO_6+0x232>
   else sock_pack_info[sn] |= PACK_COMPLETED; 
 8001c42:	7bfa      	ldrb	r2, [r7, #15]
 8001c44:	7bfb      	ldrb	r3, [r7, #15]
 8001c46:	4905      	ldr	r1, [pc, #20]	@ (8001c5c <recvfrom_IO_6+0x240>)
 8001c48:	5c89      	ldrb	r1, [r1, r2]
 8001c4a:	4a04      	ldr	r2, [pc, #16]	@ (8001c5c <recvfrom_IO_6+0x240>)
 8001c4c:	54d1      	strb	r1, [r2, r3]
 
   return pack_len;
 8001c4e:	8bfb      	ldrh	r3, [r7, #30]
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3720      	adds	r7, #32
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	20000534 	.word	0x20000534
 8001c5c:	20000544 	.word	0x20000544
 8001c60:	20000530 	.word	0x20000530

08001c64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	607b      	str	r3, [r7, #4]
 8001c6e:	4b10      	ldr	r3, [pc, #64]	@ (8001cb0 <HAL_MspInit+0x4c>)
 8001c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c72:	4a0f      	ldr	r2, [pc, #60]	@ (8001cb0 <HAL_MspInit+0x4c>)
 8001c74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c78:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8001cb0 <HAL_MspInit+0x4c>)
 8001c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c82:	607b      	str	r3, [r7, #4]
 8001c84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c86:	2300      	movs	r3, #0
 8001c88:	603b      	str	r3, [r7, #0]
 8001c8a:	4b09      	ldr	r3, [pc, #36]	@ (8001cb0 <HAL_MspInit+0x4c>)
 8001c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c8e:	4a08      	ldr	r2, [pc, #32]	@ (8001cb0 <HAL_MspInit+0x4c>)
 8001c90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c94:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c96:	4b06      	ldr	r3, [pc, #24]	@ (8001cb0 <HAL_MspInit+0x4c>)
 8001c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c9e:	603b      	str	r3, [r7, #0]
 8001ca0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ca2:	bf00      	nop
 8001ca4:	370c      	adds	r7, #12
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	40023800 	.word	0x40023800

08001cb4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b08a      	sub	sp, #40	@ 0x28
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cbc:	f107 0314 	add.w	r3, r7, #20
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	605a      	str	r2, [r3, #4]
 8001cc6:	609a      	str	r2, [r3, #8]
 8001cc8:	60da      	str	r2, [r3, #12]
 8001cca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a19      	ldr	r2, [pc, #100]	@ (8001d38 <HAL_SPI_MspInit+0x84>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d12c      	bne.n	8001d30 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	613b      	str	r3, [r7, #16]
 8001cda:	4b18      	ldr	r3, [pc, #96]	@ (8001d3c <HAL_SPI_MspInit+0x88>)
 8001cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cde:	4a17      	ldr	r2, [pc, #92]	@ (8001d3c <HAL_SPI_MspInit+0x88>)
 8001ce0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ce4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ce6:	4b15      	ldr	r3, [pc, #84]	@ (8001d3c <HAL_SPI_MspInit+0x88>)
 8001ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cee:	613b      	str	r3, [r7, #16]
 8001cf0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	60fb      	str	r3, [r7, #12]
 8001cf6:	4b11      	ldr	r3, [pc, #68]	@ (8001d3c <HAL_SPI_MspInit+0x88>)
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfa:	4a10      	ldr	r2, [pc, #64]	@ (8001d3c <HAL_SPI_MspInit+0x88>)
 8001cfc:	f043 0302 	orr.w	r3, r3, #2
 8001d00:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d02:	4b0e      	ldr	r3, [pc, #56]	@ (8001d3c <HAL_SPI_MspInit+0x88>)
 8001d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d06:	f003 0302 	and.w	r3, r3, #2
 8001d0a:	60fb      	str	r3, [r7, #12]
 8001d0c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001d0e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001d12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d14:	2302      	movs	r3, #2
 8001d16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d1c:	2303      	movs	r3, #3
 8001d1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d20:	2305      	movs	r3, #5
 8001d22:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d24:	f107 0314 	add.w	r3, r7, #20
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4805      	ldr	r0, [pc, #20]	@ (8001d40 <HAL_SPI_MspInit+0x8c>)
 8001d2c:	f001 fb3c 	bl	80033a8 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001d30:	bf00      	nop
 8001d32:	3728      	adds	r7, #40	@ 0x28
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	40003800 	.word	0x40003800
 8001d3c:	40023800 	.word	0x40023800
 8001d40:	40020400 	.word	0x40020400

08001d44 <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI2)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a08      	ldr	r2, [pc, #32]	@ (8001d74 <HAL_SPI_MspDeInit+0x30>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d10a      	bne.n	8001d6c <HAL_SPI_MspDeInit+0x28>
  {
    /* USER CODE BEGIN SPI2_MspDeInit 0 */

    /* USER CODE END SPI2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI2_CLK_DISABLE();
 8001d56:	4b08      	ldr	r3, [pc, #32]	@ (8001d78 <HAL_SPI_MspDeInit+0x34>)
 8001d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d5a:	4a07      	ldr	r2, [pc, #28]	@ (8001d78 <HAL_SPI_MspDeInit+0x34>)
 8001d5c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001d60:	6413      	str	r3, [r2, #64]	@ 0x40
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 8001d62:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001d66:	4805      	ldr	r0, [pc, #20]	@ (8001d7c <HAL_SPI_MspDeInit+0x38>)
 8001d68:	f001 fcba 	bl	80036e0 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN SPI2_MspDeInit 1 */

    /* USER CODE END SPI2_MspDeInit 1 */
  }

}
 8001d6c:	bf00      	nop
 8001d6e:	3708      	adds	r7, #8
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	40003800 	.word	0x40003800
 8001d78:	40023800 	.word	0x40023800
 8001d7c:	40020400 	.word	0x40020400

08001d80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d84:	bf00      	nop
 8001d86:	e7fd      	b.n	8001d84 <NMI_Handler+0x4>

08001d88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d8c:	bf00      	nop
 8001d8e:	e7fd      	b.n	8001d8c <HardFault_Handler+0x4>

08001d90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d94:	bf00      	nop
 8001d96:	e7fd      	b.n	8001d94 <MemManage_Handler+0x4>

08001d98 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d9c:	bf00      	nop
 8001d9e:	e7fd      	b.n	8001d9c <BusFault_Handler+0x4>

08001da0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001da4:	bf00      	nop
 8001da6:	e7fd      	b.n	8001da4 <UsageFault_Handler+0x4>

08001da8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dac:	bf00      	nop
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr

08001db6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001db6:	b480      	push	{r7}
 8001db8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dba:	bf00      	nop
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr

08001dc4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001dc8:	bf00      	nop
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr

08001dd2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dd6:	f000 fee9 	bl	8002bac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dda:	bf00      	nop
 8001ddc:	bd80      	pop	{r7, pc}
	...

08001de0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001de4:	4b06      	ldr	r3, [pc, #24]	@ (8001e00 <SystemInit+0x20>)
 8001de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dea:	4a05      	ldr	r2, [pc, #20]	@ (8001e00 <SystemInit+0x20>)
 8001dec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001df0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001df4:	bf00      	nop
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	e000ed00 	.word	0xe000ed00

08001e04 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	bf00      	nop
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr

08001e12 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8001e12:	b480      	push	{r7}
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	bf00      	nop
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	bf00      	nop
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr

08001e2e <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 8001e2e:	b480      	push	{r7}
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	bf00      	nop
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr

08001e3c <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	370c      	adds	r7, #12
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr

08001e56 <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8001e56:	b480      	push	{r7}
 8001e58:	b083      	sub	sp, #12
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	6078      	str	r0, [r7, #4]
 8001e5e:	460b      	mov	r3, r1
 8001e60:	70fb      	strb	r3, [r7, #3]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	78fa      	ldrb	r2, [r7, #3]
 8001e66:	701a      	strb	r2, [r3, #0]
 8001e68:	bf00      	nop
 8001e6a:	370c      	adds	r7, #12
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	2300      	movs	r3, #0
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 8001e84:	b480      	push	{r7}
 8001e86:	b083      	sub	sp, #12
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	71fb      	strb	r3, [r7, #7]
 8001e8e:	bf00      	nop
 8001e90:	370c      	adds	r7, #12
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
	...

08001e9c <wizchip_spi_readburst>:
 */
//void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}; 
#if 1
// 20231018 taylor
void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len)
{
 8001e9c:	b590      	push	{r4, r7, lr}
 8001e9e:	b085      	sub	sp, #20
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	807b      	strh	r3, [r7, #2]
	for(uint16_t i=0; i<len; i++)
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	81fb      	strh	r3, [r7, #14]
 8001eac:	e00a      	b.n	8001ec4 <wizchip_spi_readburst+0x28>
	{
		*pBuf++ = WIZCHIP.IF.SPI._read_byte();
 8001eae:	4b0a      	ldr	r3, [pc, #40]	@ (8001ed8 <wizchip_spi_readburst+0x3c>)
 8001eb0:	69db      	ldr	r3, [r3, #28]
 8001eb2:	687c      	ldr	r4, [r7, #4]
 8001eb4:	1c62      	adds	r2, r4, #1
 8001eb6:	607a      	str	r2, [r7, #4]
 8001eb8:	4798      	blx	r3
 8001eba:	4603      	mov	r3, r0
 8001ebc:	7023      	strb	r3, [r4, #0]
	for(uint16_t i=0; i<len; i++)
 8001ebe:	89fb      	ldrh	r3, [r7, #14]
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	81fb      	strh	r3, [r7, #14]
 8001ec4:	89fa      	ldrh	r2, [r7, #14]
 8001ec6:	887b      	ldrh	r3, [r7, #2]
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d3f0      	bcc.n	8001eae <wizchip_spi_readburst+0x12>
	}
}
 8001ecc:	bf00      	nop
 8001ece:	bf00      	nop
 8001ed0:	3714      	adds	r7, #20
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd90      	pop	{r4, r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	20000034 	.word	0x20000034

08001edc <wizchip_spi_writeburst>:
 */
//void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
#if 1
// 20231018 taylor
void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b084      	sub	sp, #16
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	460b      	mov	r3, r1
 8001ee6:	807b      	strh	r3, [r7, #2]
	for(uint16_t i=0; i<len; i++)
 8001ee8:	2300      	movs	r3, #0
 8001eea:	81fb      	strh	r3, [r7, #14]
 8001eec:	e00a      	b.n	8001f04 <wizchip_spi_writeburst+0x28>
	{
		WIZCHIP.IF.SPI._write_byte(*pBuf++);
 8001eee:	4b0a      	ldr	r3, [pc, #40]	@ (8001f18 <wizchip_spi_writeburst+0x3c>)
 8001ef0:	6a1a      	ldr	r2, [r3, #32]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	1c59      	adds	r1, r3, #1
 8001ef6:	6079      	str	r1, [r7, #4]
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	4618      	mov	r0, r3
 8001efc:	4790      	blx	r2
	for(uint16_t i=0; i<len; i++)
 8001efe:	89fb      	ldrh	r3, [r7, #14]
 8001f00:	3301      	adds	r3, #1
 8001f02:	81fb      	strh	r3, [r7, #14]
 8001f04:	89fa      	ldrh	r2, [r7, #14]
 8001f06:	887b      	ldrh	r3, [r7, #2]
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d3f0      	bcc.n	8001eee <wizchip_spi_writeburst+0x12>
	}
}
 8001f0c:	bf00      	nop
 8001f0e:	bf00      	nop
 8001f10:	3710      	adds	r7, #16
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	20000034 	.word	0x20000034

08001f1c <reg_wizchip_cris_cbfunc>:
static uint8_t      _DNS6_[16];    ///< DSN server IPv6 address
static ipconf_mode  _IPMODE_;      ///< IP configuration mode
#endif

void reg_wizchip_cris_cbfunc(void(*cris_en)(void), void(*cris_ex)(void))
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	6039      	str	r1, [r7, #0]
   if(!cris_en || !cris_ex)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d002      	beq.n	8001f32 <reg_wizchip_cris_cbfunc+0x16>
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d106      	bne.n	8001f40 <reg_wizchip_cris_cbfunc+0x24>
   {
      WIZCHIP.CRIS._enter = wizchip_cris_enter;
 8001f32:	4b0a      	ldr	r3, [pc, #40]	@ (8001f5c <reg_wizchip_cris_cbfunc+0x40>)
 8001f34:	4a0a      	ldr	r2, [pc, #40]	@ (8001f60 <reg_wizchip_cris_cbfunc+0x44>)
 8001f36:	60da      	str	r2, [r3, #12]
      WIZCHIP.CRIS._exit  = wizchip_cris_exit;
 8001f38:	4b08      	ldr	r3, [pc, #32]	@ (8001f5c <reg_wizchip_cris_cbfunc+0x40>)
 8001f3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f64 <reg_wizchip_cris_cbfunc+0x48>)
 8001f3c:	611a      	str	r2, [r3, #16]
 8001f3e:	e006      	b.n	8001f4e <reg_wizchip_cris_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CRIS._enter = cris_en;
 8001f40:	4a06      	ldr	r2, [pc, #24]	@ (8001f5c <reg_wizchip_cris_cbfunc+0x40>)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	60d3      	str	r3, [r2, #12]
      WIZCHIP.CRIS._exit  = cris_ex;
 8001f46:	4a05      	ldr	r2, [pc, #20]	@ (8001f5c <reg_wizchip_cris_cbfunc+0x40>)
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	6113      	str	r3, [r2, #16]
   }
}
 8001f4c:	bf00      	nop
 8001f4e:	bf00      	nop
 8001f50:	370c      	adds	r7, #12
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr
 8001f5a:	bf00      	nop
 8001f5c:	20000034 	.word	0x20000034
 8001f60:	08001e05 	.word	0x08001e05
 8001f64:	08001e13 	.word	0x08001e13

08001f68 <reg_wizchip_cs_cbfunc>:

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d002      	beq.n	8001f7e <reg_wizchip_cs_cbfunc+0x16>
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d106      	bne.n	8001f8c <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 8001f7e:	4b0a      	ldr	r3, [pc, #40]	@ (8001fa8 <reg_wizchip_cs_cbfunc+0x40>)
 8001f80:	4a0a      	ldr	r2, [pc, #40]	@ (8001fac <reg_wizchip_cs_cbfunc+0x44>)
 8001f82:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8001f84:	4b08      	ldr	r3, [pc, #32]	@ (8001fa8 <reg_wizchip_cs_cbfunc+0x40>)
 8001f86:	4a0a      	ldr	r2, [pc, #40]	@ (8001fb0 <reg_wizchip_cs_cbfunc+0x48>)
 8001f88:	619a      	str	r2, [r3, #24]
 8001f8a:	e006      	b.n	8001f9a <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 8001f8c:	4a06      	ldr	r2, [pc, #24]	@ (8001fa8 <reg_wizchip_cs_cbfunc+0x40>)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 8001f92:	4a05      	ldr	r2, [pc, #20]	@ (8001fa8 <reg_wizchip_cs_cbfunc+0x40>)
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	6193      	str	r3, [r2, #24]
   }
}
 8001f98:	bf00      	nop
 8001f9a:	bf00      	nop
 8001f9c:	370c      	adds	r7, #12
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop
 8001fa8:	20000034 	.word	0x20000034
 8001fac:	08001e21 	.word	0x08001e21
 8001fb0:	08001e2f 	.word	0x08001e2f

08001fb4 <reg_wizchip_spi_cbfunc>:
   else           WIZCHIP.IF.SPI._write_burst = spi_wbuf;
}
#else 

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8001fbe:	bf00      	nop
 8001fc0:	4b0f      	ldr	r3, [pc, #60]	@ (8002000 <reg_wizchip_spi_cbfunc+0x4c>)
 8001fc2:	881b      	ldrh	r3, [r3, #0]
 8001fc4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d0f9      	beq.n	8001fc0 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d002      	beq.n	8001fd8 <reg_wizchip_spi_cbfunc+0x24>
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d106      	bne.n	8001fe6 <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8001fd8:	4b09      	ldr	r3, [pc, #36]	@ (8002000 <reg_wizchip_spi_cbfunc+0x4c>)
 8001fda:	4a0a      	ldr	r2, [pc, #40]	@ (8002004 <reg_wizchip_spi_cbfunc+0x50>)
 8001fdc:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 8001fde:	4b08      	ldr	r3, [pc, #32]	@ (8002000 <reg_wizchip_spi_cbfunc+0x4c>)
 8001fe0:	4a09      	ldr	r2, [pc, #36]	@ (8002008 <reg_wizchip_spi_cbfunc+0x54>)
 8001fe2:	621a      	str	r2, [r3, #32]
 8001fe4:	e006      	b.n	8001ff4 <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8001fe6:	4a06      	ldr	r2, [pc, #24]	@ (8002000 <reg_wizchip_spi_cbfunc+0x4c>)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8001fec:	4a04      	ldr	r2, [pc, #16]	@ (8002000 <reg_wizchip_spi_cbfunc+0x4c>)
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	6213      	str	r3, [r2, #32]
   }
}
 8001ff2:	bf00      	nop
 8001ff4:	bf00      	nop
 8001ff6:	370c      	adds	r7, #12
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr
 8002000:	20000034 	.word	0x20000034
 8002004:	08001e75 	.word	0x08001e75
 8002008:	08001e85 	.word	0x08001e85

0800200c <reg_wizchip_spiburst_cbfunc>:
#endif 

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len))
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8002016:	bf00      	nop
 8002018:	4b0f      	ldr	r3, [pc, #60]	@ (8002058 <reg_wizchip_spiburst_cbfunc+0x4c>)
 800201a:	881b      	ldrh	r3, [r3, #0]
 800201c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002020:	2b00      	cmp	r3, #0
 8002022:	d0f9      	beq.n	8002018 <reg_wizchip_spiburst_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d002      	beq.n	8002030 <reg_wizchip_spiburst_cbfunc+0x24>
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d106      	bne.n	800203e <reg_wizchip_spiburst_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 8002030:	4b09      	ldr	r3, [pc, #36]	@ (8002058 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8002032:	4a0a      	ldr	r2, [pc, #40]	@ (800205c <reg_wizchip_spiburst_cbfunc+0x50>)
 8002034:	625a      	str	r2, [r3, #36]	@ 0x24
      WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 8002036:	4b08      	ldr	r3, [pc, #32]	@ (8002058 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8002038:	4a09      	ldr	r2, [pc, #36]	@ (8002060 <reg_wizchip_spiburst_cbfunc+0x54>)
 800203a:	629a      	str	r2, [r3, #40]	@ 0x28
 800203c:	e006      	b.n	800204c <reg_wizchip_spiburst_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_burst   = spi_rb;
 800203e:	4a06      	ldr	r2, [pc, #24]	@ (8002058 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6253      	str	r3, [r2, #36]	@ 0x24
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
 8002044:	4a04      	ldr	r2, [pc, #16]	@ (8002058 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	6293      	str	r3, [r2, #40]	@ 0x28
   }
}
 800204a:	bf00      	nop
 800204c:	bf00      	nop
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr
 8002058:	20000034 	.word	0x20000034
 800205c:	08001e9d 	.word	0x08001e9d
 8002060:	08001edd 	.word	0x08001edd

08002064 <ctlwizchip>:
   }
}
#endif

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 8002064:	b590      	push	{r4, r7, lr}
 8002066:	b087      	sub	sp, #28
 8002068:	af00      	add	r7, sp, #0
 800206a:	4603      	mov	r3, r0
 800206c:	6039      	str	r1, [r7, #0]
 800206e:	71fb      	strb	r3, [r7, #7]
//teddy 240122
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500 || _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
   uint8_t tmp = *(uint8_t*) arg;
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	75fb      	strb	r3, [r7, #23]
#endif
   uint8_t* ptmp[2] = {0,0};
 8002076:	2300      	movs	r3, #0
 8002078:	60fb      	str	r3, [r7, #12]
 800207a:	2300      	movs	r3, #0
 800207c:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 800207e:	79fb      	ldrb	r3, [r7, #7]
 8002080:	3b03      	subs	r3, #3
 8002082:	2b14      	cmp	r3, #20
 8002084:	f200 80d3 	bhi.w	800222e <ctlwizchip+0x1ca>
 8002088:	a201      	add	r2, pc, #4	@ (adr r2, 8002090 <ctlwizchip+0x2c>)
 800208a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800208e:	bf00      	nop
 8002090:	080020e5 	.word	0x080020e5
 8002094:	080020eb 	.word	0x080020eb
 8002098:	08002117 	.word	0x08002117
 800209c:	0800210b 	.word	0x0800210b
 80020a0:	08002125 	.word	0x08002125
 80020a4:	08002131 	.word	0x08002131
 80020a8:	0800213f 	.word	0x0800213f
 80020ac:	08002165 	.word	0x08002165
 80020b0:	0800222f 	.word	0x0800222f
 80020b4:	0800222f 	.word	0x0800222f
 80020b8:	08002187 	.word	0x08002187
 80020bc:	0800222f 	.word	0x0800222f
 80020c0:	0800222f 	.word	0x0800222f
 80020c4:	0800222f 	.word	0x0800222f
 80020c8:	080021cb 	.word	0x080021cb
 80020cc:	080021d1 	.word	0x080021d1
 80020d0:	080021d9 	.word	0x080021d9
 80020d4:	080021e1 	.word	0x080021e1
 80020d8:	080021e9 	.word	0x080021e9
 80020dc:	080021f7 	.word	0x080021f7
 80020e0:	08002213 	.word	0x08002213
      case CW_GET_SYSLOCK:
         *(uint8_t*)arg = getSYSR() >> 5;
         break;
#endif
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 80020e4:	f000 f8ec 	bl	80022c0 <wizchip_sw_reset>
         break;
 80020e8:	e0a4      	b.n	8002234 <ctlwizchip+0x1d0>
      case CW_INIT_WIZCHIP:
         if(arg != 0) 
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d004      	beq.n	80020fa <ctlwizchip+0x96>
         {
            ptmp[0] = (uint8_t*)arg;
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	3308      	adds	r3, #8
 80020f8:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	693a      	ldr	r2, [r7, #16]
 80020fe:	4611      	mov	r1, r2
 8002100:	4618      	mov	r0, r3
 8002102:	f000 f929 	bl	8002358 <wizchip_init>
 8002106:	4603      	mov	r3, r0
 8002108:	e095      	b.n	8002236 <ctlwizchip+0x1d2>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	881b      	ldrh	r3, [r3, #0]
 800210e:	4618      	mov	r0, r3
 8002110:	f000 f9ae 	bl	8002470 <wizchip_clrinterrupt>
         break;
 8002114:	e08e      	b.n	8002234 <ctlwizchip+0x1d0>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 8002116:	f000 f9df 	bl	80024d8 <wizchip_getinterrupt>
 800211a:	4603      	mov	r3, r0
 800211c:	461a      	mov	r2, r3
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	801a      	strh	r2, [r3, #0]
         break;
 8002122:	e087      	b.n	8002234 <ctlwizchip+0x1d0>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	881b      	ldrh	r3, [r3, #0]
 8002128:	4618      	mov	r0, r3
 800212a:	f000 f9f9 	bl	8002520 <wizchip_setinterruptmask>
         break;         
 800212e:	e081      	b.n	8002234 <ctlwizchip+0x1d0>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 8002130:	f000 fa11 	bl	8002556 <wizchip_getinterruptmask>
 8002134:	4603      	mov	r3, r0
 8002136:	461a      	mov	r2, r3
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	801a      	strh	r2, [r3, #0]
         break;
 800213c:	e07a      	b.n	8002234 <ctlwizchip+0x1d0>
   //M20150601 : This can be supported by W5200, W5500
   //#if _WIZCHIP_ > W5100
   #if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	881b      	ldrh	r3, [r3, #0]
 8002142:	0a1b      	lsrs	r3, r3, #8
 8002144:	b29b      	uxth	r3, r3
 8002146:	b2db      	uxtb	r3, r3
 8002148:	4619      	mov	r1, r3
 800214a:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 800214e:	f7fe fa1d 	bl	800058c <WIZCHIP_WRITE>
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	881b      	ldrh	r3, [r3, #0]
 8002156:	b2db      	uxtb	r3, r3
 8002158:	4619      	mov	r1, r3
 800215a:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 800215e:	f7fe fa15 	bl	800058c <WIZCHIP_WRITE>
         break;
 8002162:	e067      	b.n	8002234 <ctlwizchip+0x1d0>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
 8002164:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 8002168:	f7fe f9c4 	bl	80004f4 <WIZCHIP_READ>
 800216c:	4603      	mov	r3, r0
 800216e:	021b      	lsls	r3, r3, #8
 8002170:	b29c      	uxth	r4, r3
 8002172:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 8002176:	f7fe f9bd 	bl	80004f4 <WIZCHIP_READ>
 800217a:	4603      	mov	r3, r0
 800217c:	4423      	add	r3, r4
 800217e:	b29a      	uxth	r2, r3
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	801a      	strh	r2, [r3, #0]
         break;
 8002184:	e056      	b.n	8002234 <ctlwizchip+0x1d0>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTPTMR();
         break;   
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 8002186:	4b2e      	ldr	r3, [pc, #184]	@ (8002240 <ctlwizchip+0x1dc>)
 8002188:	789a      	ldrb	r2, [r3, #2]
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	3301      	adds	r3, #1
 8002192:	4a2b      	ldr	r2, [pc, #172]	@ (8002240 <ctlwizchip+0x1dc>)
 8002194:	78d2      	ldrb	r2, [r2, #3]
 8002196:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	3302      	adds	r3, #2
 800219c:	4a28      	ldr	r2, [pc, #160]	@ (8002240 <ctlwizchip+0x1dc>)
 800219e:	7912      	ldrb	r2, [r2, #4]
 80021a0:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	3303      	adds	r3, #3
 80021a6:	4a26      	ldr	r2, [pc, #152]	@ (8002240 <ctlwizchip+0x1dc>)
 80021a8:	7952      	ldrb	r2, [r2, #5]
 80021aa:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	3304      	adds	r3, #4
 80021b0:	4a23      	ldr	r2, [pc, #140]	@ (8002240 <ctlwizchip+0x1dc>)
 80021b2:	7992      	ldrb	r2, [r2, #6]
 80021b4:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = WIZCHIP.id[5];
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	3305      	adds	r3, #5
 80021ba:	4a21      	ldr	r2, [pc, #132]	@ (8002240 <ctlwizchip+0x1dc>)
 80021bc:	79d2      	ldrb	r2, [r2, #7]
 80021be:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[6] = 0;
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	3306      	adds	r3, #6
 80021c4:	2200      	movs	r2, #0
 80021c6:	701a      	strb	r2, [r3, #0]
         break;
 80021c8:	e034      	b.n	8002234 <ctlwizchip+0x1d0>
   #endif
#endif
//teddy 240122
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500 || _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
      case CW_RESET_PHY:
         wizphy_reset();
 80021ca:	f000 fa15 	bl	80025f8 <wizphy_reset>
         break;
 80021ce:	e031      	b.n	8002234 <ctlwizchip+0x1d0>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 80021d0:	6838      	ldr	r0, [r7, #0]
 80021d2:	f000 fa38 	bl	8002646 <wizphy_setphyconf>
         break;
 80021d6:	e02d      	b.n	8002234 <ctlwizchip+0x1d0>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 80021d8:	6838      	ldr	r0, [r7, #0]
 80021da:	f000 fa77 	bl	80026cc <wizphy_getphyconf>
         break;
 80021de:	e029      	b.n	8002234 <ctlwizchip+0x1d0>
      case CW_GET_PHYSTATUS:
#if 1
    	  // 20231012 taylor
   #if _WIZCHIP_ == W5500
         wizphy_getphystat((wiz_PhyConf*)arg);
 80021e0:	6838      	ldr	r0, [r7, #0]
 80021e2:	f000 fadd 	bl	80027a0 <wizphy_getphystat>
   #endif
#else
         wizphy_getphystat((wiz_PhyConf*)arg);
#endif
         break;
 80021e6:	e025      	b.n	8002234 <ctlwizchip+0x1d0>
	  //teddy 240122
      #if _WIZCHIP_ == W6100 ||_WIZCHIP_ == W6300
        wizphy_setphypmode(*(uint8_t*)arg);
        break;
      #else
         return wizphy_setphypmode(*(uint8_t*)arg);
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	781b      	ldrb	r3, [r3, #0]
 80021ec:	4618      	mov	r0, r3
 80021ee:	f000 faf5 	bl	80027dc <wizphy_setphypmode>
 80021f2:	4603      	mov	r3, r0
 80021f4:	e01f      	b.n	8002236 <ctlwizchip+0x1d2>
      #endif
   #endif
   //teddy 240122
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500 || _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 80021f6:	f000 f9e6 	bl	80025c6 <wizphy_getphypmode>
 80021fa:	4603      	mov	r3, r0
 80021fc:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 80021fe:	7dfb      	ldrb	r3, [r7, #23]
 8002200:	2bff      	cmp	r3, #255	@ 0xff
 8002202:	d102      	bne.n	800220a <ctlwizchip+0x1a6>
 8002204:	f04f 33ff 	mov.w	r3, #4294967295
 8002208:	e015      	b.n	8002236 <ctlwizchip+0x1d2>
         *(uint8_t*)arg = tmp;
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	7dfa      	ldrb	r2, [r7, #23]
 800220e:	701a      	strb	r2, [r3, #0]
         break;
 8002210:	e010      	b.n	8002234 <ctlwizchip+0x1d0>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 8002212:	f000 f9c2 	bl	800259a <wizphy_getphylink>
 8002216:	4603      	mov	r3, r0
 8002218:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 800221a:	7dfb      	ldrb	r3, [r7, #23]
 800221c:	2bff      	cmp	r3, #255	@ 0xff
 800221e:	d102      	bne.n	8002226 <ctlwizchip+0x1c2>
 8002220:	f04f 33ff 	mov.w	r3, #4294967295
 8002224:	e007      	b.n	8002236 <ctlwizchip+0x1d2>
         *(uint8_t*)arg = tmp;
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	7dfa      	ldrb	r2, [r7, #23]
 800222a:	701a      	strb	r2, [r3, #0]
         break;
 800222c:	e002      	b.n	8002234 <ctlwizchip+0x1d0>
   #endif      
      default:
         return -1;
 800222e:	f04f 33ff 	mov.w	r3, #4294967295
 8002232:	e000      	b.n	8002236 <ctlwizchip+0x1d2>
   }
   return 0;
 8002234:	2300      	movs	r3, #0
}
 8002236:	4618      	mov	r0, r3
 8002238:	371c      	adds	r7, #28
 800223a:	46bd      	mov	sp, r7
 800223c:	bd90      	pop	{r4, r7, pc}
 800223e:	bf00      	nop
 8002240:	20000034 	.word	0x20000034

08002244 <ctlnetwork>:


int8_t ctlnetwork(ctlnetwork_type cntype, void* arg)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b082      	sub	sp, #8
 8002248:	af00      	add	r7, sp, #0
 800224a:	4603      	mov	r3, r0
 800224c:	6039      	str	r1, [r7, #0]
 800224e:	71fb      	strb	r3, [r7, #7]
   
   switch(cntype)
 8002250:	79fb      	ldrb	r3, [r7, #7]
 8002252:	2b05      	cmp	r3, #5
 8002254:	d82c      	bhi.n	80022b0 <ctlnetwork+0x6c>
 8002256:	a201      	add	r2, pc, #4	@ (adr r2, 800225c <ctlnetwork+0x18>)
 8002258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800225c:	08002275 	.word	0x08002275
 8002260:	0800227d 	.word	0x0800227d
 8002264:	08002285 	.word	0x08002285
 8002268:	08002293 	.word	0x08002293
 800226c:	080022a1 	.word	0x080022a1
 8002270:	080022a9 	.word	0x080022a9
   {
      case CN_SET_NETINFO:
         wizchip_setnetinfo((wiz_NetInfo*)arg);
 8002274:	6838      	ldr	r0, [r7, #0]
 8002276:	f000 fafb 	bl	8002870 <wizchip_setnetinfo>
         break;
 800227a:	e01c      	b.n	80022b6 <ctlnetwork+0x72>
      case CN_GET_NETINFO:
         wizchip_getnetinfo((wiz_NetInfo*)arg);
 800227c:	6838      	ldr	r0, [r7, #0]
 800227e:	f000 fb37 	bl	80028f0 <wizchip_getnetinfo>
         break;
 8002282:	e018      	b.n	80022b6 <ctlnetwork+0x72>
      case CN_SET_NETMODE:
#if (_WIZCHIP_ == W5100 || _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5300 || _WIZCHIP_ == W5500)
         return wizchip_setnetmode(*(netmode_type*)arg);
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	4618      	mov	r0, r3
 800228a:	f000 fb71 	bl	8002970 <wizchip_setnetmode>
 800228e:	4603      	mov	r3, r0
 8002290:	e012      	b.n	80022b8 <ctlnetwork+0x74>
		 //teddy 240122
      #elif ((_WIZCHIP_ == 6100)||(_WIZCHIP_ == W6300))
         wizchip_setnetmode(*(netmode_type*)arg);
      #endif
      case CN_GET_NETMODE:
         *(netmode_type*)arg = wizchip_getnetmode();
 8002292:	f000 fb8f 	bl	80029b4 <wizchip_getnetmode>
 8002296:	4603      	mov	r3, r0
 8002298:	461a      	mov	r2, r3
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	701a      	strb	r2, [r3, #0]
         break;
 800229e:	e00a      	b.n	80022b6 <ctlnetwork+0x72>
      case CN_SET_TIMEOUT:
         wizchip_settimeout((wiz_NetTimeout*)arg);
 80022a0:	6838      	ldr	r0, [r7, #0]
 80022a2:	f000 fb8f 	bl	80029c4 <wizchip_settimeout>
         break;
 80022a6:	e006      	b.n	80022b6 <ctlnetwork+0x72>
      case CN_GET_TIMEOUT:
         wizchip_gettimeout((wiz_NetTimeout*)arg);
 80022a8:	6838      	ldr	r0, [r7, #0]
 80022aa:	f000 fbac 	bl	8002a06 <wizchip_gettimeout>
         break;
 80022ae:	e002      	b.n	80022b6 <ctlnetwork+0x72>
      case CN_GET_PREFER:
    	  *(uint8_t*)arg= getSLPSR();
         break;
#endif   
      default:
         return -1;
 80022b0:	f04f 33ff 	mov.w	r3, #4294967295
 80022b4:	e000      	b.n	80022b8 <ctlnetwork+0x74>
   }
   return 0;
 80022b6:	2300      	movs	r3, #0
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3708      	adds	r7, #8
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}

080022c0 <wizchip_sw_reset>:

void wizchip_sw_reset(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b086      	sub	sp, #24
 80022c4:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 80022c6:	1d3b      	adds	r3, r7, #4
 80022c8:	2206      	movs	r2, #6
 80022ca:	4619      	mov	r1, r3
 80022cc:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 80022d0:	f7fe f9aa 	bl	8000628 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 80022d4:	f107 0314 	add.w	r3, r7, #20
 80022d8:	2204      	movs	r2, #4
 80022da:	4619      	mov	r1, r3
 80022dc:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80022e0:	f7fe f9a2 	bl	8000628 <WIZCHIP_READ_BUF>
 80022e4:	f107 0310 	add.w	r3, r7, #16
 80022e8:	2204      	movs	r2, #4
 80022ea:	4619      	mov	r1, r3
 80022ec:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 80022f0:	f7fe f99a 	bl	8000628 <WIZCHIP_READ_BUF>
 80022f4:	f107 030c 	add.w	r3, r7, #12
 80022f8:	2204      	movs	r2, #4
 80022fa:	4619      	mov	r1, r3
 80022fc:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8002300:	f7fe f992 	bl	8000628 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8002304:	2180      	movs	r1, #128	@ 0x80
 8002306:	2000      	movs	r0, #0
 8002308:	f7fe f940 	bl	800058c <WIZCHIP_WRITE>
   getMR(); // for delay
 800230c:	2000      	movs	r0, #0
 800230e:	f7fe f8f1 	bl	80004f4 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 8002312:	1d3b      	adds	r3, r7, #4
 8002314:	2206      	movs	r2, #6
 8002316:	4619      	mov	r1, r3
 8002318:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 800231c:	f7fe f9e4 	bl	80006e8 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8002320:	f107 0314 	add.w	r3, r7, #20
 8002324:	2204      	movs	r2, #4
 8002326:	4619      	mov	r1, r3
 8002328:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800232c:	f7fe f9dc 	bl	80006e8 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8002330:	f107 0310 	add.w	r3, r7, #16
 8002334:	2204      	movs	r2, #4
 8002336:	4619      	mov	r1, r3
 8002338:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 800233c:	f7fe f9d4 	bl	80006e8 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8002340:	f107 030c 	add.w	r3, r7, #12
 8002344:	2204      	movs	r2, #4
 8002346:	4619      	mov	r1, r3
 8002348:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 800234c:	f7fe f9cc 	bl	80006e8 <WIZCHIP_WRITE_BUF>
  setLLAR(lla);
  setGUAR(gua);
  if(islock & SYSR_CHPL) CHIPLOCK();
  if(islock & SYSR_NETL) NETLOCK();
#endif
}
 8002350:	bf00      	nop
 8002352:	3718      	adds	r7, #24
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}

08002358 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 8002362:	2300      	movs	r3, #0
 8002364:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 8002366:	f7ff ffab 	bl	80022c0 <wizchip_sw_reset>
   if(txsize)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d03b      	beq.n	80023e8 <wizchip_init+0x90>
   {
      tmp = 0;
 8002370:	2300      	movs	r3, #0
 8002372:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002374:	2300      	movs	r3, #0
 8002376:	73fb      	strb	r3, [r7, #15]
 8002378:	e015      	b.n	80023a6 <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 800237a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	4413      	add	r3, r2
 8002382:	781a      	ldrb	r2, [r3, #0]
 8002384:	7bbb      	ldrb	r3, [r7, #14]
 8002386:	4413      	add	r3, r2
 8002388:	b2db      	uxtb	r3, r3
 800238a:	73bb      	strb	r3, [r7, #14]
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
#elif  _WIZCHIP_ == W6300
			if(tmp > 32) return -1;
#else
			if(tmp > 16) return -1;
 800238c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002390:	2b10      	cmp	r3, #16
 8002392:	dd02      	ble.n	800239a <wizchip_init+0x42>
 8002394:	f04f 33ff 	mov.w	r3, #4294967295
 8002398:	e066      	b.n	8002468 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800239a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800239e:	b2db      	uxtb	r3, r3
 80023a0:	3301      	adds	r3, #1
 80023a2:	b2db      	uxtb	r3, r3
 80023a4:	73fb      	strb	r3, [r7, #15]
 80023a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023aa:	2b07      	cmp	r3, #7
 80023ac:	dde5      	ble.n	800237a <wizchip_init+0x22>
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80023ae:	2300      	movs	r3, #0
 80023b0:	73fb      	strb	r3, [r7, #15]
 80023b2:	e015      	b.n	80023e0 <wizchip_init+0x88>
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 80023b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	3301      	adds	r3, #1
 80023bc:	00db      	lsls	r3, r3, #3
 80023be:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 80023c2:	4618      	mov	r0, r3
 80023c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023c8:	687a      	ldr	r2, [r7, #4]
 80023ca:	4413      	add	r3, r2
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	4619      	mov	r1, r3
 80023d0:	f7fe f8dc 	bl	800058c <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80023d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	3301      	adds	r3, #1
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	73fb      	strb	r3, [r7, #15]
 80023e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023e4:	2b07      	cmp	r3, #7
 80023e6:	dde5      	ble.n	80023b4 <wizchip_init+0x5c>
#endif
		}	
   }

   if(rxsize)
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d03b      	beq.n	8002466 <wizchip_init+0x10e>
   {
      tmp = 0;
 80023ee:	2300      	movs	r3, #0
 80023f0:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80023f2:	2300      	movs	r3, #0
 80023f4:	73fb      	strb	r3, [r7, #15]
 80023f6:	e015      	b.n	8002424 <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 80023f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023fc:	683a      	ldr	r2, [r7, #0]
 80023fe:	4413      	add	r3, r2
 8002400:	781a      	ldrb	r2, [r3, #0]
 8002402:	7bbb      	ldrb	r3, [r7, #14]
 8002404:	4413      	add	r3, r2
 8002406:	b2db      	uxtb	r3, r3
 8002408:	73bb      	strb	r3, [r7, #14]
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
#elif  _WIZCHIP_ == W6300
			if(tmp > 32) return -1;
#else
			if(tmp > 16) return -1;
 800240a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800240e:	2b10      	cmp	r3, #16
 8002410:	dd02      	ble.n	8002418 <wizchip_init+0xc0>
 8002412:	f04f 33ff 	mov.w	r3, #4294967295
 8002416:	e027      	b.n	8002468 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002418:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800241c:	b2db      	uxtb	r3, r3
 800241e:	3301      	adds	r3, #1
 8002420:	b2db      	uxtb	r3, r3
 8002422:	73fb      	strb	r3, [r7, #15]
 8002424:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002428:	2b07      	cmp	r3, #7
 800242a:	dde5      	ble.n	80023f8 <wizchip_init+0xa0>
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800242c:	2300      	movs	r3, #0
 800242e:	73fb      	strb	r3, [r7, #15]
 8002430:	e015      	b.n	800245e <wizchip_init+0x106>
#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 8002432:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	3301      	adds	r3, #1
 800243a:	00db      	lsls	r3, r3, #3
 800243c:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 8002440:	4618      	mov	r0, r3
 8002442:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002446:	683a      	ldr	r2, [r7, #0]
 8002448:	4413      	add	r3, r2
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	4619      	mov	r1, r3
 800244e:	f7fe f89d 	bl	800058c <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002452:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002456:	b2db      	uxtb	r3, r3
 8002458:	3301      	adds	r3, #1
 800245a:	b2db      	uxtb	r3, r3
 800245c:	73fb      	strb	r3, [r7, #15]
 800245e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002462:	2b07      	cmp	r3, #7
 8002464:	dde5      	ble.n	8002432 <wizchip_init+0xda>
#endif
		}
   }
   return 0;
 8002466:	2300      	movs	r3, #0
}
 8002468:	4618      	mov	r0, r3
 800246a:	3710      	adds	r7, #16
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}

08002470 <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	4603      	mov	r3, r0
 8002478:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 800247a:	88fb      	ldrh	r3, [r7, #6]
 800247c:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 800247e:	88fb      	ldrh	r3, [r7, #6]
 8002480:	0a1b      	lsrs	r3, r3, #8
 8002482:	b29b      	uxth	r3, r3
 8002484:	73bb      	strb	r3, [r7, #14]
   setIR(ir);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIR( ((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)) );
#else
   setIR(ir);
 8002486:	7bfb      	ldrb	r3, [r7, #15]
 8002488:	f023 030f 	bic.w	r3, r3, #15
 800248c:	b2db      	uxtb	r3, r3
 800248e:	4619      	mov	r1, r3
 8002490:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 8002494:	f7fe f87a 	bl	800058c <WIZCHIP_WRITE>
//M20200227 : For clear
   //setSIR(sir);
   for(ir=0; ir<8; ir++){
 8002498:	2300      	movs	r3, #0
 800249a:	73fb      	strb	r3, [r7, #15]
 800249c:	e014      	b.n	80024c8 <wizchip_clrinterrupt+0x58>
       if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 800249e:	7bba      	ldrb	r2, [r7, #14]
 80024a0:	7bfb      	ldrb	r3, [r7, #15]
 80024a2:	fa42 f303 	asr.w	r3, r2, r3
 80024a6:	f003 0301 	and.w	r3, r3, #1
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d009      	beq.n	80024c2 <wizchip_clrinterrupt+0x52>
 80024ae:	7bfb      	ldrb	r3, [r7, #15]
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	3301      	adds	r3, #1
 80024b4:	00db      	lsls	r3, r3, #3
 80024b6:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80024ba:	211f      	movs	r1, #31
 80024bc:	4618      	mov	r0, r3
 80024be:	f7fe f865 	bl	800058c <WIZCHIP_WRITE>
   for(ir=0; ir<8; ir++){
 80024c2:	7bfb      	ldrb	r3, [r7, #15]
 80024c4:	3301      	adds	r3, #1
 80024c6:	73fb      	strb	r3, [r7, #15]
 80024c8:	7bfb      	ldrb	r3, [r7, #15]
 80024ca:	2b07      	cmp	r3, #7
 80024cc:	d9e7      	bls.n	800249e <wizchip_clrinterrupt+0x2e>
   }

#endif   
}
 80024ce:	bf00      	nop
 80024d0:	bf00      	nop
 80024d2:	3710      	adds	r7, #16
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}

080024d8 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 80024de:	2300      	movs	r3, #0
 80024e0:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 80024e2:	2300      	movs	r3, #0
 80024e4:	71bb      	strb	r3, [r7, #6]
   uint32_t ret = 0;
 80024e6:	2300      	movs	r3, #0
 80024e8:	603b      	str	r3, [r7, #0]
#elif _WIZCHIP_  == W5300
   ret = getIR();
   ir = (uint8_t)(ret >> 8);
   sir = (uint8_t)ret;
#else
   ir  = getIR();
 80024ea:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 80024ee:	f7fe f801 	bl	80004f4 <WIZCHIP_READ>
 80024f2:	4603      	mov	r3, r0
 80024f4:	f023 030f 	bic.w	r3, r3, #15
 80024f8:	71fb      	strb	r3, [r7, #7]
   sir = getSIR();
 80024fa:	f44f 50b8 	mov.w	r0, #5888	@ 0x1700
 80024fe:	f7fd fff9 	bl	80004f4 <WIZCHIP_READ>
 8002502:	4603      	mov	r3, r0
 8002504:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 8002506:	79bb      	ldrb	r3, [r7, #6]
 8002508:	603b      	str	r3, [r7, #0]
  ret = (ret << 8) + ir;
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	021a      	lsls	r2, r3, #8
 800250e:	79fb      	ldrb	r3, [r7, #7]
 8002510:	4413      	add	r3, r2
 8002512:	603b      	str	r3, [r7, #0]
  //teddy 240122
#if _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
  ret = (((uint32_t)getSLIR())<<16) | ret;
#endif

  return (intr_kind)ret;
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	b29b      	uxth	r3, r3
}
 8002518:	4618      	mov	r0, r3
 800251a:	3708      	adds	r7, #8
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}

08002520 <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b084      	sub	sp, #16
 8002524:	af00      	add	r7, sp, #0
 8002526:	4603      	mov	r3, r0
 8002528:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 800252a:	88fb      	ldrh	r3, [r7, #6]
 800252c:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 800252e:	88fb      	ldrh	r3, [r7, #6]
 8002530:	0a1b      	lsrs	r3, r3, #8
 8002532:	b29b      	uxth	r3, r3
 8002534:	73bb      	strb	r3, [r7, #14]
   setIMR(imr);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
#else
   setIMR(imr);
 8002536:	7bfb      	ldrb	r3, [r7, #15]
 8002538:	4619      	mov	r1, r3
 800253a:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 800253e:	f7fe f825 	bl	800058c <WIZCHIP_WRITE>
   setSIMR(simr);
 8002542:	7bbb      	ldrb	r3, [r7, #14]
 8002544:	4619      	mov	r1, r3
 8002546:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 800254a:	f7fe f81f 	bl	800058c <WIZCHIP_WRITE>
#if _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
   uint8_t slimr = (uint8_t)((uint32_t)intr >> 16);
   setSLIMR(slimr);
#endif
#endif   
}
 800254e:	bf00      	nop
 8002550:	3710      	adds	r7, #16
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}

08002556 <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 8002556:	b580      	push	{r7, lr}
 8002558:	b082      	sub	sp, #8
 800255a:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 800255c:	2300      	movs	r3, #0
 800255e:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 8002560:	2300      	movs	r3, #0
 8002562:	71bb      	strb	r3, [r7, #6]
   uint32_t ret = 0;
 8002564:	2300      	movs	r3, #0
 8002566:	603b      	str	r3, [r7, #0]
#elif _WIZCHIP_ == W5300
   ret = getIMR();
   imr = (uint8_t)(ret >> 8);
   simr = (uint8_t)ret;
#else
   imr  = getIMR();
 8002568:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 800256c:	f7fd ffc2 	bl	80004f4 <WIZCHIP_READ>
 8002570:	4603      	mov	r3, r0
 8002572:	71fb      	strb	r3, [r7, #7]
   simr = getSIMR();
 8002574:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 8002578:	f7fd ffbc 	bl	80004f4 <WIZCHIP_READ>
 800257c:	4603      	mov	r3, r0
 800257e:	71bb      	strb	r3, [r7, #6]
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 8002580:	79bb      	ldrb	r3, [r7, #6]
 8002582:	603b      	str	r3, [r7, #0]
  ret = (ret << 8) + imr;
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	021a      	lsls	r2, r3, #8
 8002588:	79fb      	ldrb	r3, [r7, #7]
 800258a:	4413      	add	r3, r2
 800258c:	603b      	str	r3, [r7, #0]
  //teddy 240122
#if _WIZCHIP_ == W6100 || _WIZCHIP_ == W6300
  ret = (((uint32_t)getSLIMR())<<16) | ret;
#endif
  
  return (intr_kind)ret;
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	b29b      	uxth	r3, r3
}
 8002592:	4618      	mov	r0, r3
 8002594:	3708      	adds	r7, #8
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}

0800259a <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 800259a:	b580      	push	{r7, lr}
 800259c:	b082      	sub	sp, #8
 800259e:	af00      	add	r7, sp, #0
   int8_t tmp = PHY_LINK_OFF;
 80025a0:	2300      	movs	r3, #0
 80025a2:	71fb      	strb	r3, [r7, #7]
	   tmp = PHY_LINK_ON;
#elif   _WIZCHIP_ == W5200
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
#elif _WIZCHIP_ == W5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
 80025a4:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80025a8:	f7fd ffa4 	bl	80004f4 <WIZCHIP_READ>
 80025ac:	4603      	mov	r3, r0
 80025ae:	f003 0301 	and.w	r3, r3, #1
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <wizphy_getphylink+0x20>
      tmp = PHY_LINK_ON;
 80025b6:	2301      	movs	r3, #1
 80025b8:	71fb      	strb	r3, [r7, #7]
#endif

#else
   tmp = -1;
#endif
   return tmp;
 80025ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80025be:	4618      	mov	r0, r3
 80025c0:	3708      	adds	r7, #8
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}

080025c6 <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void)
{
 80025c6:	b580      	push	{r7, lr}
 80025c8:	b082      	sub	sp, #8
 80025ca:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 80025cc:	2300      	movs	r3, #0
 80025ce:	71fb      	strb	r3, [r7, #7]
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else          
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN)
 80025d0:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80025d4:	f7fd ff8e 	bl	80004f4 <WIZCHIP_READ>
 80025d8:	4603      	mov	r3, r0
 80025da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80025de:	2b30      	cmp	r3, #48	@ 0x30
 80025e0:	d102      	bne.n	80025e8 <wizphy_getphypmode+0x22>
         tmp = PHY_POWER_DOWN;
 80025e2:	2301      	movs	r3, #1
 80025e4:	71fb      	strb	r3, [r7, #7]
 80025e6:	e001      	b.n	80025ec <wizphy_getphypmode+0x26>
      else 
         tmp = PHY_POWER_NORM;
 80025e8:	2300      	movs	r3, #0
 80025ea:	71fb      	strb	r3, [r7, #7]
   #endif   
      return PHY_POWER_NORM;
   #else
      tmp = -1;
   #endif
   return tmp;
 80025ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3708      	adds	r7, #8
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <wizphy_reset>:
   return -1;
}

#elif _WIZCHIP_ == W5500
void wizphy_reset(void)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
   uint8_t tmp = getPHYCFGR();
 80025fe:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002602:	f7fd ff77 	bl	80004f4 <WIZCHIP_READ>
 8002606:	4603      	mov	r3, r0
 8002608:	71fb      	strb	r3, [r7, #7]
   tmp &= PHYCFGR_RST;
 800260a:	79fb      	ldrb	r3, [r7, #7]
 800260c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002610:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8002612:	79fb      	ldrb	r3, [r7, #7]
 8002614:	4619      	mov	r1, r3
 8002616:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800261a:	f7fd ffb7 	bl	800058c <WIZCHIP_WRITE>
   tmp = getPHYCFGR();
 800261e:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002622:	f7fd ff67 	bl	80004f4 <WIZCHIP_READ>
 8002626:	4603      	mov	r3, r0
 8002628:	71fb      	strb	r3, [r7, #7]
   tmp |= ~PHYCFGR_RST;
 800262a:	79fb      	ldrb	r3, [r7, #7]
 800262c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002630:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8002632:	79fb      	ldrb	r3, [r7, #7]
 8002634:	4619      	mov	r1, r3
 8002636:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800263a:	f7fd ffa7 	bl	800058c <WIZCHIP_WRITE>
}
 800263e:	bf00      	nop
 8002640:	3708      	adds	r7, #8
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}

08002646 <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 8002646:	b580      	push	{r7, lr}
 8002648:	b084      	sub	sp, #16
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 800264e:	2300      	movs	r3, #0
 8002650:	73fb      	strb	r3, [r7, #15]
   if(phyconf->by == PHY_CONFBY_SW)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	781b      	ldrb	r3, [r3, #0]
 8002656:	2b01      	cmp	r3, #1
 8002658:	d104      	bne.n	8002664 <wizphy_setphyconf+0x1e>
      tmp |= PHYCFGR_OPMD;
 800265a:	7bfb      	ldrb	r3, [r7, #15]
 800265c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002660:	73fb      	strb	r3, [r7, #15]
 8002662:	e003      	b.n	800266c <wizphy_setphyconf+0x26>
   else
      tmp &= ~PHYCFGR_OPMD;
 8002664:	7bfb      	ldrb	r3, [r7, #15]
 8002666:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800266a:	73fb      	strb	r3, [r7, #15]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	785b      	ldrb	r3, [r3, #1]
 8002670:	2b01      	cmp	r3, #1
 8002672:	d104      	bne.n	800267e <wizphy_setphyconf+0x38>
      tmp |= PHYCFGR_OPMDC_ALLA;
 8002674:	7bfb      	ldrb	r3, [r7, #15]
 8002676:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 800267a:	73fb      	strb	r3, [r7, #15]
 800267c:	e019      	b.n	80026b2 <wizphy_setphyconf+0x6c>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	78db      	ldrb	r3, [r3, #3]
 8002682:	2b01      	cmp	r3, #1
 8002684:	d10d      	bne.n	80026a2 <wizphy_setphyconf+0x5c>
      {
         if(phyconf->speed == PHY_SPEED_100)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	789b      	ldrb	r3, [r3, #2]
 800268a:	2b01      	cmp	r3, #1
 800268c:	d104      	bne.n	8002698 <wizphy_setphyconf+0x52>
            tmp |= PHYCFGR_OPMDC_100F;
 800268e:	7bfb      	ldrb	r3, [r7, #15]
 8002690:	f043 0318 	orr.w	r3, r3, #24
 8002694:	73fb      	strb	r3, [r7, #15]
 8002696:	e00c      	b.n	80026b2 <wizphy_setphyconf+0x6c>
         else
            tmp |= PHYCFGR_OPMDC_10F;
 8002698:	7bfb      	ldrb	r3, [r7, #15]
 800269a:	f043 0308 	orr.w	r3, r3, #8
 800269e:	73fb      	strb	r3, [r7, #15]
 80026a0:	e007      	b.n	80026b2 <wizphy_setphyconf+0x6c>
      }   
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	789b      	ldrb	r3, [r3, #2]
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d103      	bne.n	80026b2 <wizphy_setphyconf+0x6c>
            tmp |= PHYCFGR_OPMDC_100H;
 80026aa:	7bfb      	ldrb	r3, [r7, #15]
 80026ac:	f043 0310 	orr.w	r3, r3, #16
 80026b0:	73fb      	strb	r3, [r7, #15]
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
 80026b2:	7bfb      	ldrb	r3, [r7, #15]
 80026b4:	4619      	mov	r1, r3
 80026b6:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80026ba:	f7fd ff67 	bl	800058c <WIZCHIP_WRITE>
   wizphy_reset();
 80026be:	f7ff ff9b 	bl	80025f8 <wizphy_reset>
}
 80026c2:	bf00      	nop
 80026c4:	3710      	adds	r7, #16
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
	...

080026cc <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b084      	sub	sp, #16
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 80026d4:	2300      	movs	r3, #0
 80026d6:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 80026d8:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80026dc:	f7fd ff0a 	bl	80004f4 <WIZCHIP_READ>
 80026e0:	4603      	mov	r3, r0
 80026e2:	73fb      	strb	r3, [r7, #15]
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 80026e4:	7bfb      	ldrb	r3, [r7, #15]
 80026e6:	119b      	asrs	r3, r3, #6
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	f003 0301 	and.w	r3, r3, #1
 80026ee:	b2da      	uxtb	r2, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	701a      	strb	r2, [r3, #0]
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 80026f4:	7bfb      	ldrb	r3, [r7, #15]
 80026f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80026fa:	2b20      	cmp	r3, #32
 80026fc:	d001      	beq.n	8002702 <wizphy_getphyconf+0x36>
 80026fe:	2b38      	cmp	r3, #56	@ 0x38
 8002700:	d103      	bne.n	800270a <wizphy_getphyconf+0x3e>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA: 
         phyconf->mode = PHY_MODE_AUTONEGO;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2201      	movs	r2, #1
 8002706:	705a      	strb	r2, [r3, #1]
         break;
 8002708:	e003      	b.n	8002712 <wizphy_getphyconf+0x46>
      default:
         phyconf->mode = PHY_MODE_MANUAL;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2200      	movs	r2, #0
 800270e:	705a      	strb	r2, [r3, #1]
         break;
 8002710:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8002712:	7bfb      	ldrb	r3, [r7, #15]
 8002714:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002718:	3b10      	subs	r3, #16
 800271a:	2b10      	cmp	r3, #16
 800271c:	bf8c      	ite	hi
 800271e:	2201      	movhi	r2, #1
 8002720:	2200      	movls	r2, #0
 8002722:	b2d2      	uxtb	r2, r2
 8002724:	2a00      	cmp	r2, #0
 8002726:	d10f      	bne.n	8002748 <wizphy_getphyconf+0x7c>
 8002728:	4a1b      	ldr	r2, [pc, #108]	@ (8002798 <wizphy_getphyconf+0xcc>)
 800272a:	fa22 f303 	lsr.w	r3, r2, r3
 800272e:	f003 0301 	and.w	r3, r3, #1
 8002732:	2b00      	cmp	r3, #0
 8002734:	bf14      	ite	ne
 8002736:	2301      	movne	r3, #1
 8002738:	2300      	moveq	r3, #0
 800273a:	b2db      	uxtb	r3, r3
 800273c:	2b00      	cmp	r3, #0
 800273e:	d003      	beq.n	8002748 <wizphy_getphyconf+0x7c>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2201      	movs	r2, #1
 8002744:	709a      	strb	r2, [r3, #2]
         break;
 8002746:	e003      	b.n	8002750 <wizphy_getphyconf+0x84>
      default:
         phyconf->speed = PHY_SPEED_10;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2200      	movs	r2, #0
 800274c:	709a      	strb	r2, [r3, #2]
         break;
 800274e:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8002750:	7bfb      	ldrb	r3, [r7, #15]
 8002752:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002756:	3b08      	subs	r3, #8
 8002758:	2b18      	cmp	r3, #24
 800275a:	bf8c      	ite	hi
 800275c:	2201      	movhi	r2, #1
 800275e:	2200      	movls	r2, #0
 8002760:	b2d2      	uxtb	r2, r2
 8002762:	2a00      	cmp	r2, #0
 8002764:	d10f      	bne.n	8002786 <wizphy_getphyconf+0xba>
 8002766:	4a0d      	ldr	r2, [pc, #52]	@ (800279c <wizphy_getphyconf+0xd0>)
 8002768:	fa22 f303 	lsr.w	r3, r2, r3
 800276c:	f003 0301 	and.w	r3, r3, #1
 8002770:	2b00      	cmp	r3, #0
 8002772:	bf14      	ite	ne
 8002774:	2301      	movne	r3, #1
 8002776:	2300      	moveq	r3, #0
 8002778:	b2db      	uxtb	r3, r3
 800277a:	2b00      	cmp	r3, #0
 800277c:	d003      	beq.n	8002786 <wizphy_getphyconf+0xba>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2201      	movs	r2, #1
 8002782:	70da      	strb	r2, [r3, #3]
         break;
 8002784:	e003      	b.n	800278e <wizphy_getphyconf+0xc2>
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	70da      	strb	r2, [r3, #3]
         break;
 800278c:	bf00      	nop
   }
}
 800278e:	bf00      	nop
 8002790:	3710      	adds	r7, #16
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	00010101 	.word	0x00010101
 800279c:	01010001 	.word	0x01010001

080027a0 <wizphy_getphystat>:

void wizphy_getphystat(wiz_PhyConf* phyconf)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b084      	sub	sp, #16
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
   uint8_t tmp = getPHYCFGR();
 80027a8:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80027ac:	f7fd fea2 	bl	80004f4 <WIZCHIP_READ>
 80027b0:	4603      	mov	r3, r0
 80027b2:	73fb      	strb	r3, [r7, #15]
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
 80027b4:	7bfb      	ldrb	r3, [r7, #15]
 80027b6:	109b      	asrs	r3, r3, #2
 80027b8:	b2db      	uxtb	r3, r3
 80027ba:	f003 0301 	and.w	r3, r3, #1
 80027be:	b2da      	uxtb	r2, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	70da      	strb	r2, [r3, #3]
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
 80027c4:	7bfb      	ldrb	r3, [r7, #15]
 80027c6:	105b      	asrs	r3, r3, #1
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	f003 0301 	and.w	r3, r3, #1
 80027ce:	b2da      	uxtb	r2, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	709a      	strb	r2, [r3, #2]
}
 80027d4:	bf00      	nop
 80027d6:	3710      	adds	r7, #16
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}

080027dc <wizphy_setphypmode>:

int8_t wizphy_setphypmode(uint8_t pmode)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	4603      	mov	r3, r0
 80027e4:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 80027e6:	2300      	movs	r3, #0
 80027e8:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 80027ea:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80027ee:	f7fd fe81 	bl	80004f4 <WIZCHIP_READ>
 80027f2:	4603      	mov	r3, r0
 80027f4:	73fb      	strb	r3, [r7, #15]
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
 80027f6:	7bfb      	ldrb	r3, [r7, #15]
 80027f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d102      	bne.n	8002806 <wizphy_setphypmode+0x2a>
 8002800:	f04f 33ff 	mov.w	r3, #4294967295
 8002804:	e030      	b.n	8002868 <wizphy_setphypmode+0x8c>
   tmp &= ~PHYCFGR_OPMDC_ALLA;         
 8002806:	7bfb      	ldrb	r3, [r7, #15]
 8002808:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 800280c:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 800280e:	79fb      	ldrb	r3, [r7, #7]
 8002810:	2b01      	cmp	r3, #1
 8002812:	d104      	bne.n	800281e <wizphy_setphypmode+0x42>
      tmp |= PHYCFGR_OPMDC_PDOWN;
 8002814:	7bfb      	ldrb	r3, [r7, #15]
 8002816:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800281a:	73fb      	strb	r3, [r7, #15]
 800281c:	e003      	b.n	8002826 <wizphy_setphypmode+0x4a>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
 800281e:	7bfb      	ldrb	r3, [r7, #15]
 8002820:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8002824:	73fb      	strb	r3, [r7, #15]
   setPHYCFGR(tmp);
 8002826:	7bfb      	ldrb	r3, [r7, #15]
 8002828:	4619      	mov	r1, r3
 800282a:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800282e:	f7fd fead 	bl	800058c <WIZCHIP_WRITE>
   wizphy_reset();
 8002832:	f7ff fee1 	bl	80025f8 <wizphy_reset>
   tmp = getPHYCFGR();
 8002836:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800283a:	f7fd fe5b 	bl	80004f4 <WIZCHIP_READ>
 800283e:	4603      	mov	r3, r0
 8002840:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8002842:	79fb      	ldrb	r3, [r7, #7]
 8002844:	2b01      	cmp	r3, #1
 8002846:	d106      	bne.n	8002856 <wizphy_setphypmode+0x7a>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 8002848:	7bfb      	ldrb	r3, [r7, #15]
 800284a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800284e:	2b00      	cmp	r3, #0
 8002850:	d008      	beq.n	8002864 <wizphy_setphypmode+0x88>
 8002852:	2300      	movs	r3, #0
 8002854:	e008      	b.n	8002868 <wizphy_setphypmode+0x8c>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 8002856:	7bfb      	ldrb	r3, [r7, #15]
 8002858:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <wizphy_setphypmode+0x88>
 8002860:	2300      	movs	r3, #0
 8002862:	e001      	b.n	8002868 <wizphy_setphypmode+0x8c>
   }
   return -1;
 8002864:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002868:	4618      	mov	r0, r3
 800286a:	3710      	adds	r7, #16
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}

08002870 <wizchip_setnetinfo>:

#endif

#if (_WIZCHIP_ == W5100 || _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5300 || _WIZCHIP_ == W5500)
void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2206      	movs	r2, #6
 800287c:	4619      	mov	r1, r3
 800287e:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8002882:	f7fd ff31 	bl	80006e8 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	330e      	adds	r3, #14
 800288a:	2204      	movs	r2, #4
 800288c:	4619      	mov	r1, r3
 800288e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002892:	f7fd ff29 	bl	80006e8 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	330a      	adds	r3, #10
 800289a:	2204      	movs	r2, #4
 800289c:	4619      	mov	r1, r3
 800289e:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 80028a2:	f7fd ff21 	bl	80006e8 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	3306      	adds	r3, #6
 80028aa:	2204      	movs	r2, #4
 80028ac:	4619      	mov	r1, r3
 80028ae:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 80028b2:	f7fd ff19 	bl	80006e8 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	7c9a      	ldrb	r2, [r3, #18]
 80028ba:	4b0b      	ldr	r3, [pc, #44]	@ (80028e8 <wizchip_setnetinfo+0x78>)
 80028bc:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	7cda      	ldrb	r2, [r3, #19]
 80028c2:	4b09      	ldr	r3, [pc, #36]	@ (80028e8 <wizchip_setnetinfo+0x78>)
 80028c4:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	7d1a      	ldrb	r2, [r3, #20]
 80028ca:	4b07      	ldr	r3, [pc, #28]	@ (80028e8 <wizchip_setnetinfo+0x78>)
 80028cc:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	7d5a      	ldrb	r2, [r3, #21]
 80028d2:	4b05      	ldr	r3, [pc, #20]	@ (80028e8 <wizchip_setnetinfo+0x78>)
 80028d4:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	7d9a      	ldrb	r2, [r3, #22]
 80028da:	4b04      	ldr	r3, [pc, #16]	@ (80028ec <wizchip_setnetinfo+0x7c>)
 80028dc:	701a      	strb	r2, [r3, #0]
}
 80028de:	bf00      	nop
 80028e0:	3708      	adds	r7, #8
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	2000054c 	.word	0x2000054c
 80028ec:	20000550 	.word	0x20000550

080028f0 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2206      	movs	r2, #6
 80028fc:	4619      	mov	r1, r3
 80028fe:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8002902:	f7fd fe91 	bl	8000628 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	330e      	adds	r3, #14
 800290a:	2204      	movs	r2, #4
 800290c:	4619      	mov	r1, r3
 800290e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002912:	f7fd fe89 	bl	8000628 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	330a      	adds	r3, #10
 800291a:	2204      	movs	r2, #4
 800291c:	4619      	mov	r1, r3
 800291e:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8002922:	f7fd fe81 	bl	8000628 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	3306      	adds	r3, #6
 800292a:	2204      	movs	r2, #4
 800292c:	4619      	mov	r1, r3
 800292e:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8002932:	f7fd fe79 	bl	8000628 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 8002936:	4b0c      	ldr	r3, [pc, #48]	@ (8002968 <wizchip_getnetinfo+0x78>)
 8002938:	781a      	ldrb	r2, [r3, #0]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 800293e:	4b0a      	ldr	r3, [pc, #40]	@ (8002968 <wizchip_getnetinfo+0x78>)
 8002940:	785a      	ldrb	r2, [r3, #1]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 8002946:	4b08      	ldr	r3, [pc, #32]	@ (8002968 <wizchip_getnetinfo+0x78>)
 8002948:	789a      	ldrb	r2, [r3, #2]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 800294e:	4b06      	ldr	r3, [pc, #24]	@ (8002968 <wizchip_getnetinfo+0x78>)
 8002950:	78da      	ldrb	r2, [r3, #3]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 8002956:	4b05      	ldr	r3, [pc, #20]	@ (800296c <wizchip_getnetinfo+0x7c>)
 8002958:	781a      	ldrb	r2, [r3, #0]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	759a      	strb	r2, [r3, #22]
}
 800295e:	bf00      	nop
 8002960:	3708      	adds	r7, #8
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	2000054c 	.word	0x2000054c
 800296c:	20000550 	.word	0x20000550

08002970 <wizchip_setnetmode>:

int8_t wizchip_setnetmode(netmode_type netmode)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	4603      	mov	r3, r0
 8002978:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 800297a:	2300      	movs	r3, #0
 800297c:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ != W5500
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK)) return -1;
#else
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK | NM_FORCEARP)) return -1;
 800297e:	79fb      	ldrb	r3, [r7, #7]
 8002980:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8002984:	2b00      	cmp	r3, #0
 8002986:	d002      	beq.n	800298e <wizchip_setnetmode+0x1e>
 8002988:	f04f 33ff 	mov.w	r3, #4294967295
 800298c:	e00e      	b.n	80029ac <wizchip_setnetmode+0x3c>
#endif      
   tmp = getMR();
 800298e:	2000      	movs	r0, #0
 8002990:	f7fd fdb0 	bl	80004f4 <WIZCHIP_READ>
 8002994:	4603      	mov	r3, r0
 8002996:	73fb      	strb	r3, [r7, #15]
   tmp |= (uint8_t)netmode;
 8002998:	7bfa      	ldrb	r2, [r7, #15]
 800299a:	79fb      	ldrb	r3, [r7, #7]
 800299c:	4313      	orrs	r3, r2
 800299e:	73fb      	strb	r3, [r7, #15]
   setMR(tmp);
 80029a0:	7bfb      	ldrb	r3, [r7, #15]
 80029a2:	4619      	mov	r1, r3
 80029a4:	2000      	movs	r0, #0
 80029a6:	f7fd fdf1 	bl	800058c <WIZCHIP_WRITE>
   return 0;
 80029aa:	2300      	movs	r3, #0
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3710      	adds	r7, #16
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}

080029b4 <wizchip_getnetmode>:

netmode_type wizchip_getnetmode(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
   return (netmode_type) getMR();
 80029b8:	2000      	movs	r0, #0
 80029ba:	f7fd fd9b 	bl	80004f4 <WIZCHIP_READ>
 80029be:	4603      	mov	r3, r0
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <wizchip_settimeout>:

void wizchip_settimeout(wiz_NetTimeout* nettime)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b082      	sub	sp, #8
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
   setRCR(nettime->retry_cnt);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	4619      	mov	r1, r3
 80029d2:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 80029d6:	f7fd fdd9 	bl	800058c <WIZCHIP_WRITE>
   setRTR(nettime->time_100us);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	885b      	ldrh	r3, [r3, #2]
 80029de:	0a1b      	lsrs	r3, r3, #8
 80029e0:	b29b      	uxth	r3, r3
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	4619      	mov	r1, r3
 80029e6:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
 80029ea:	f7fd fdcf 	bl	800058c <WIZCHIP_WRITE>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	885b      	ldrh	r3, [r3, #2]
 80029f2:	b2db      	uxtb	r3, r3
 80029f4:	4619      	mov	r1, r3
 80029f6:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 80029fa:	f7fd fdc7 	bl	800058c <WIZCHIP_WRITE>
}
 80029fe:	bf00      	nop
 8002a00:	3708      	adds	r7, #8
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}

08002a06 <wizchip_gettimeout>:

void wizchip_gettimeout(wiz_NetTimeout* nettime)
{
 8002a06:	b590      	push	{r4, r7, lr}
 8002a08:	b083      	sub	sp, #12
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	6078      	str	r0, [r7, #4]
   nettime->retry_cnt = getRCR();
 8002a0e:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 8002a12:	f7fd fd6f 	bl	80004f4 <WIZCHIP_READ>
 8002a16:	4603      	mov	r3, r0
 8002a18:	461a      	mov	r2, r3
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	701a      	strb	r2, [r3, #0]
   nettime->time_100us = getRTR();
 8002a1e:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
 8002a22:	f7fd fd67 	bl	80004f4 <WIZCHIP_READ>
 8002a26:	4603      	mov	r3, r0
 8002a28:	021b      	lsls	r3, r3, #8
 8002a2a:	b29c      	uxth	r4, r3
 8002a2c:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 8002a30:	f7fd fd60 	bl	80004f4 <WIZCHIP_READ>
 8002a34:	4603      	mov	r3, r0
 8002a36:	4423      	add	r3, r4
 8002a38:	b29a      	uxth	r2, r3
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	805a      	strh	r2, [r3, #2]
}
 8002a3e:	bf00      	nop
 8002a40:	370c      	adds	r7, #12
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd90      	pop	{r4, r7, pc}
	...

08002a48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002a48:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002a80 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002a4c:	f7ff f9c8 	bl	8001de0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a50:	480c      	ldr	r0, [pc, #48]	@ (8002a84 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002a52:	490d      	ldr	r1, [pc, #52]	@ (8002a88 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002a54:	4a0d      	ldr	r2, [pc, #52]	@ (8002a8c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002a56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a58:	e002      	b.n	8002a60 <LoopCopyDataInit>

08002a5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a5e:	3304      	adds	r3, #4

08002a60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a64:	d3f9      	bcc.n	8002a5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a66:	4a0a      	ldr	r2, [pc, #40]	@ (8002a90 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002a68:	4c0a      	ldr	r4, [pc, #40]	@ (8002a94 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002a6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a6c:	e001      	b.n	8002a72 <LoopFillZerobss>

08002a6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a70:	3204      	adds	r2, #4

08002a72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a74:	d3fb      	bcc.n	8002a6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002a76:	f002 f987 	bl	8004d88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a7a:	f7fd ffdb 	bl	8000a34 <main>
  bx  lr    
 8002a7e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002a80:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002a84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a88:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002a8c:	08004e08 	.word	0x08004e08
  ldr r2, =_sbss
 8002a90:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8002a94:	20000578 	.word	0x20000578

08002a98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a98:	e7fe      	b.n	8002a98 <ADC_IRQHandler>
	...

08002a9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002aa0:	4b0e      	ldr	r3, [pc, #56]	@ (8002adc <HAL_Init+0x40>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a0d      	ldr	r2, [pc, #52]	@ (8002adc <HAL_Init+0x40>)
 8002aa6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002aaa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002aac:	4b0b      	ldr	r3, [pc, #44]	@ (8002adc <HAL_Init+0x40>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a0a      	ldr	r2, [pc, #40]	@ (8002adc <HAL_Init+0x40>)
 8002ab2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002ab6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ab8:	4b08      	ldr	r3, [pc, #32]	@ (8002adc <HAL_Init+0x40>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a07      	ldr	r2, [pc, #28]	@ (8002adc <HAL_Init+0x40>)
 8002abe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ac2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ac4:	2003      	movs	r0, #3
 8002ac6:	f000 f967 	bl	8002d98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002aca:	200f      	movs	r0, #15
 8002acc:	f000 f83e 	bl	8002b4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ad0:	f7ff f8c8 	bl	8001c64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ad4:	2300      	movs	r3, #0
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	40023c00 	.word	0x40023c00

08002ae0 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8002ae4:	4b11      	ldr	r3, [pc, #68]	@ (8002b2c <HAL_DeInit+0x4c>)
 8002ae6:	4a12      	ldr	r2, [pc, #72]	@ (8002b30 <HAL_DeInit+0x50>)
 8002ae8:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8002aea:	4b10      	ldr	r3, [pc, #64]	@ (8002b2c <HAL_DeInit+0x4c>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8002af0:	4b0e      	ldr	r3, [pc, #56]	@ (8002b2c <HAL_DeInit+0x4c>)
 8002af2:	4a10      	ldr	r2, [pc, #64]	@ (8002b34 <HAL_DeInit+0x54>)
 8002af4:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8002af6:	4b0d      	ldr	r3, [pc, #52]	@ (8002b2c <HAL_DeInit+0x4c>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8002afc:	4b0b      	ldr	r3, [pc, #44]	@ (8002b2c <HAL_DeInit+0x4c>)
 8002afe:	4a0e      	ldr	r2, [pc, #56]	@ (8002b38 <HAL_DeInit+0x58>)
 8002b00:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8002b02:	4b0a      	ldr	r3, [pc, #40]	@ (8002b2c <HAL_DeInit+0x4c>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8002b08:	4b08      	ldr	r3, [pc, #32]	@ (8002b2c <HAL_DeInit+0x4c>)
 8002b0a:	22c1      	movs	r2, #193	@ 0xc1
 8002b0c:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8002b0e:	4b07      	ldr	r3, [pc, #28]	@ (8002b2c <HAL_DeInit+0x4c>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8002b14:	4b05      	ldr	r3, [pc, #20]	@ (8002b2c <HAL_DeInit+0x4c>)
 8002b16:	2201      	movs	r2, #1
 8002b18:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8002b1a:	4b04      	ldr	r3, [pc, #16]	@ (8002b2c <HAL_DeInit+0x4c>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8002b20:	f000 f80c 	bl	8002b3c <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 8002b24:	2300      	movs	r3, #0
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	40023800 	.word	0x40023800
 8002b30:	f6fec9ff 	.word	0xf6fec9ff
 8002b34:	04777933 	.word	0x04777933
 8002b38:	226011ff 	.word	0x226011ff

08002b3c <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8002b40:	bf00      	nop
 8002b42:	46bd      	mov	sp, r7
 8002b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b48:	4770      	bx	lr
	...

08002b4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b082      	sub	sp, #8
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b54:	4b12      	ldr	r3, [pc, #72]	@ (8002ba0 <HAL_InitTick+0x54>)
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	4b12      	ldr	r3, [pc, #72]	@ (8002ba4 <HAL_InitTick+0x58>)
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b62:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b66:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f000 f93b 	bl	8002de6 <HAL_SYSTICK_Config>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d001      	beq.n	8002b7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e00e      	b.n	8002b98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2b0f      	cmp	r3, #15
 8002b7e:	d80a      	bhi.n	8002b96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b80:	2200      	movs	r2, #0
 8002b82:	6879      	ldr	r1, [r7, #4]
 8002b84:	f04f 30ff 	mov.w	r0, #4294967295
 8002b88:	f000 f911 	bl	8002dae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b8c:	4a06      	ldr	r2, [pc, #24]	@ (8002ba8 <HAL_InitTick+0x5c>)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b92:	2300      	movs	r3, #0
 8002b94:	e000      	b.n	8002b98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3708      	adds	r7, #8
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	20000030 	.word	0x20000030
 8002ba4:	20000064 	.word	0x20000064
 8002ba8:	20000060 	.word	0x20000060

08002bac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bac:	b480      	push	{r7}
 8002bae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002bb0:	4b06      	ldr	r3, [pc, #24]	@ (8002bcc <HAL_IncTick+0x20>)
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	461a      	mov	r2, r3
 8002bb6:	4b06      	ldr	r3, [pc, #24]	@ (8002bd0 <HAL_IncTick+0x24>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4413      	add	r3, r2
 8002bbc:	4a04      	ldr	r2, [pc, #16]	@ (8002bd0 <HAL_IncTick+0x24>)
 8002bbe:	6013      	str	r3, [r2, #0]
}
 8002bc0:	bf00      	nop
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr
 8002bca:	bf00      	nop
 8002bcc:	20000064 	.word	0x20000064
 8002bd0:	20000554 	.word	0x20000554

08002bd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	af00      	add	r7, sp, #0
  return uwTick;
 8002bd8:	4b03      	ldr	r3, [pc, #12]	@ (8002be8 <HAL_GetTick+0x14>)
 8002bda:	681b      	ldr	r3, [r3, #0]
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	46bd      	mov	sp, r7
 8002be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop
 8002be8:	20000554 	.word	0x20000554

08002bec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b084      	sub	sp, #16
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002bf4:	f7ff ffee 	bl	8002bd4 <HAL_GetTick>
 8002bf8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c04:	d005      	beq.n	8002c12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c06:	4b0a      	ldr	r3, [pc, #40]	@ (8002c30 <HAL_Delay+0x44>)
 8002c08:	781b      	ldrb	r3, [r3, #0]
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	4413      	add	r3, r2
 8002c10:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002c12:	bf00      	nop
 8002c14:	f7ff ffde 	bl	8002bd4 <HAL_GetTick>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	68fa      	ldr	r2, [r7, #12]
 8002c20:	429a      	cmp	r2, r3
 8002c22:	d8f7      	bhi.n	8002c14 <HAL_Delay+0x28>
  {
  }
}
 8002c24:	bf00      	nop
 8002c26:	bf00      	nop
 8002c28:	3710      	adds	r7, #16
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	20000064 	.word	0x20000064

08002c34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b085      	sub	sp, #20
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	f003 0307 	and.w	r3, r3, #7
 8002c42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c44:	4b0c      	ldr	r3, [pc, #48]	@ (8002c78 <__NVIC_SetPriorityGrouping+0x44>)
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c4a:	68ba      	ldr	r2, [r7, #8]
 8002c4c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c50:	4013      	ands	r3, r2
 8002c52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c5c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c66:	4a04      	ldr	r2, [pc, #16]	@ (8002c78 <__NVIC_SetPriorityGrouping+0x44>)
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	60d3      	str	r3, [r2, #12]
}
 8002c6c:	bf00      	nop
 8002c6e:	3714      	adds	r7, #20
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr
 8002c78:	e000ed00 	.word	0xe000ed00

08002c7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c80:	4b04      	ldr	r3, [pc, #16]	@ (8002c94 <__NVIC_GetPriorityGrouping+0x18>)
 8002c82:	68db      	ldr	r3, [r3, #12]
 8002c84:	0a1b      	lsrs	r3, r3, #8
 8002c86:	f003 0307 	and.w	r3, r3, #7
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c92:	4770      	bx	lr
 8002c94:	e000ed00 	.word	0xe000ed00

08002c98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b083      	sub	sp, #12
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	6039      	str	r1, [r7, #0]
 8002ca2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ca4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	db0a      	blt.n	8002cc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	b2da      	uxtb	r2, r3
 8002cb0:	490c      	ldr	r1, [pc, #48]	@ (8002ce4 <__NVIC_SetPriority+0x4c>)
 8002cb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cb6:	0112      	lsls	r2, r2, #4
 8002cb8:	b2d2      	uxtb	r2, r2
 8002cba:	440b      	add	r3, r1
 8002cbc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cc0:	e00a      	b.n	8002cd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	b2da      	uxtb	r2, r3
 8002cc6:	4908      	ldr	r1, [pc, #32]	@ (8002ce8 <__NVIC_SetPriority+0x50>)
 8002cc8:	79fb      	ldrb	r3, [r7, #7]
 8002cca:	f003 030f 	and.w	r3, r3, #15
 8002cce:	3b04      	subs	r3, #4
 8002cd0:	0112      	lsls	r2, r2, #4
 8002cd2:	b2d2      	uxtb	r2, r2
 8002cd4:	440b      	add	r3, r1
 8002cd6:	761a      	strb	r2, [r3, #24]
}
 8002cd8:	bf00      	nop
 8002cda:	370c      	adds	r7, #12
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr
 8002ce4:	e000e100 	.word	0xe000e100
 8002ce8:	e000ed00 	.word	0xe000ed00

08002cec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b089      	sub	sp, #36	@ 0x24
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	60b9      	str	r1, [r7, #8]
 8002cf6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	f003 0307 	and.w	r3, r3, #7
 8002cfe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d00:	69fb      	ldr	r3, [r7, #28]
 8002d02:	f1c3 0307 	rsb	r3, r3, #7
 8002d06:	2b04      	cmp	r3, #4
 8002d08:	bf28      	it	cs
 8002d0a:	2304      	movcs	r3, #4
 8002d0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d0e:	69fb      	ldr	r3, [r7, #28]
 8002d10:	3304      	adds	r3, #4
 8002d12:	2b06      	cmp	r3, #6
 8002d14:	d902      	bls.n	8002d1c <NVIC_EncodePriority+0x30>
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	3b03      	subs	r3, #3
 8002d1a:	e000      	b.n	8002d1e <NVIC_EncodePriority+0x32>
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d20:	f04f 32ff 	mov.w	r2, #4294967295
 8002d24:	69bb      	ldr	r3, [r7, #24]
 8002d26:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2a:	43da      	mvns	r2, r3
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	401a      	ands	r2, r3
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d34:	f04f 31ff 	mov.w	r1, #4294967295
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d3e:	43d9      	mvns	r1, r3
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d44:	4313      	orrs	r3, r2
         );
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3724      	adds	r7, #36	@ 0x24
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
	...

08002d54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b082      	sub	sp, #8
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	3b01      	subs	r3, #1
 8002d60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d64:	d301      	bcc.n	8002d6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d66:	2301      	movs	r3, #1
 8002d68:	e00f      	b.n	8002d8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d6a:	4a0a      	ldr	r2, [pc, #40]	@ (8002d94 <SysTick_Config+0x40>)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	3b01      	subs	r3, #1
 8002d70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d72:	210f      	movs	r1, #15
 8002d74:	f04f 30ff 	mov.w	r0, #4294967295
 8002d78:	f7ff ff8e 	bl	8002c98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d7c:	4b05      	ldr	r3, [pc, #20]	@ (8002d94 <SysTick_Config+0x40>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d82:	4b04      	ldr	r3, [pc, #16]	@ (8002d94 <SysTick_Config+0x40>)
 8002d84:	2207      	movs	r2, #7
 8002d86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d88:	2300      	movs	r3, #0
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	3708      	adds	r7, #8
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	e000e010 	.word	0xe000e010

08002d98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002da0:	6878      	ldr	r0, [r7, #4]
 8002da2:	f7ff ff47 	bl	8002c34 <__NVIC_SetPriorityGrouping>
}
 8002da6:	bf00      	nop
 8002da8:	3708      	adds	r7, #8
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}

08002dae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dae:	b580      	push	{r7, lr}
 8002db0:	b086      	sub	sp, #24
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	4603      	mov	r3, r0
 8002db6:	60b9      	str	r1, [r7, #8]
 8002db8:	607a      	str	r2, [r7, #4]
 8002dba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002dc0:	f7ff ff5c 	bl	8002c7c <__NVIC_GetPriorityGrouping>
 8002dc4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002dc6:	687a      	ldr	r2, [r7, #4]
 8002dc8:	68b9      	ldr	r1, [r7, #8]
 8002dca:	6978      	ldr	r0, [r7, #20]
 8002dcc:	f7ff ff8e 	bl	8002cec <NVIC_EncodePriority>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dd6:	4611      	mov	r1, r2
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7ff ff5d 	bl	8002c98 <__NVIC_SetPriority>
}
 8002dde:	bf00      	nop
 8002de0:	3718      	adds	r7, #24
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}

08002de6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002de6:	b580      	push	{r7, lr}
 8002de8:	b082      	sub	sp, #8
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f7ff ffb0 	bl	8002d54 <SysTick_Config>
 8002df4:	4603      	mov	r3, r0
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3708      	adds	r7, #8
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
	...

08002e00 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b086      	sub	sp, #24
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	60f8      	str	r0, [r7, #12]
 8002e08:	60b9      	str	r1, [r7, #8]
 8002e0a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002e0e:	4b23      	ldr	r3, [pc, #140]	@ (8002e9c <HAL_FLASH_Program+0x9c>)
 8002e10:	7e1b      	ldrb	r3, [r3, #24]
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d101      	bne.n	8002e1a <HAL_FLASH_Program+0x1a>
 8002e16:	2302      	movs	r3, #2
 8002e18:	e03b      	b.n	8002e92 <HAL_FLASH_Program+0x92>
 8002e1a:	4b20      	ldr	r3, [pc, #128]	@ (8002e9c <HAL_FLASH_Program+0x9c>)
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002e20:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002e24:	f000 f870 	bl	8002f08 <FLASH_WaitForLastOperation>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8002e2c:	7dfb      	ldrb	r3, [r7, #23]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d12b      	bne.n	8002e8a <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d105      	bne.n	8002e44 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8002e38:	783b      	ldrb	r3, [r7, #0]
 8002e3a:	4619      	mov	r1, r3
 8002e3c:	68b8      	ldr	r0, [r7, #8]
 8002e3e:	f000 f91b 	bl	8003078 <FLASH_Program_Byte>
 8002e42:	e016      	b.n	8002e72 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d105      	bne.n	8002e56 <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8002e4a:	883b      	ldrh	r3, [r7, #0]
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	68b8      	ldr	r0, [r7, #8]
 8002e50:	f000 f8ee 	bl	8003030 <FLASH_Program_HalfWord>
 8002e54:	e00d      	b.n	8002e72 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	2b02      	cmp	r3, #2
 8002e5a:	d105      	bne.n	8002e68 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	4619      	mov	r1, r3
 8002e60:	68b8      	ldr	r0, [r7, #8]
 8002e62:	f000 f8c3 	bl	8002fec <FLASH_Program_Word>
 8002e66:	e004      	b.n	8002e72 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8002e68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e6c:	68b8      	ldr	r0, [r7, #8]
 8002e6e:	f000 f88b 	bl	8002f88 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002e72:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002e76:	f000 f847 	bl	8002f08 <FLASH_WaitForLastOperation>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8002e7e:	4b08      	ldr	r3, [pc, #32]	@ (8002ea0 <HAL_FLASH_Program+0xa0>)
 8002e80:	691b      	ldr	r3, [r3, #16]
 8002e82:	4a07      	ldr	r2, [pc, #28]	@ (8002ea0 <HAL_FLASH_Program+0xa0>)
 8002e84:	f023 0301 	bic.w	r3, r3, #1
 8002e88:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002e8a:	4b04      	ldr	r3, [pc, #16]	@ (8002e9c <HAL_FLASH_Program+0x9c>)
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	761a      	strb	r2, [r3, #24]

  return status;
 8002e90:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	3718      	adds	r7, #24
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop
 8002e9c:	20000558 	.word	0x20000558
 8002ea0:	40023c00 	.word	0x40023c00

08002ea4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002eae:	4b0b      	ldr	r3, [pc, #44]	@ (8002edc <HAL_FLASH_Unlock+0x38>)
 8002eb0:	691b      	ldr	r3, [r3, #16]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	da0b      	bge.n	8002ece <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002eb6:	4b09      	ldr	r3, [pc, #36]	@ (8002edc <HAL_FLASH_Unlock+0x38>)
 8002eb8:	4a09      	ldr	r2, [pc, #36]	@ (8002ee0 <HAL_FLASH_Unlock+0x3c>)
 8002eba:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002ebc:	4b07      	ldr	r3, [pc, #28]	@ (8002edc <HAL_FLASH_Unlock+0x38>)
 8002ebe:	4a09      	ldr	r2, [pc, #36]	@ (8002ee4 <HAL_FLASH_Unlock+0x40>)
 8002ec0:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002ec2:	4b06      	ldr	r3, [pc, #24]	@ (8002edc <HAL_FLASH_Unlock+0x38>)
 8002ec4:	691b      	ldr	r3, [r3, #16]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	da01      	bge.n	8002ece <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002ece:	79fb      	ldrb	r3, [r7, #7]
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr
 8002edc:	40023c00 	.word	0x40023c00
 8002ee0:	45670123 	.word	0x45670123
 8002ee4:	cdef89ab 	.word	0xcdef89ab

08002ee8 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8002eec:	4b05      	ldr	r3, [pc, #20]	@ (8002f04 <HAL_FLASH_Lock+0x1c>)
 8002eee:	691b      	ldr	r3, [r3, #16]
 8002ef0:	4a04      	ldr	r2, [pc, #16]	@ (8002f04 <HAL_FLASH_Lock+0x1c>)
 8002ef2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002ef6:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr
 8002f04:	40023c00 	.word	0x40023c00

08002f08 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b084      	sub	sp, #16
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f10:	2300      	movs	r3, #0
 8002f12:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002f14:	4b1a      	ldr	r3, [pc, #104]	@ (8002f80 <FLASH_WaitForLastOperation+0x78>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8002f1a:	f7ff fe5b 	bl	8002bd4 <HAL_GetTick>
 8002f1e:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002f20:	e010      	b.n	8002f44 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f28:	d00c      	beq.n	8002f44 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d007      	beq.n	8002f40 <FLASH_WaitForLastOperation+0x38>
 8002f30:	f7ff fe50 	bl	8002bd4 <HAL_GetTick>
 8002f34:	4602      	mov	r2, r0
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d201      	bcs.n	8002f44 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8002f40:	2303      	movs	r3, #3
 8002f42:	e019      	b.n	8002f78 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002f44:	4b0f      	ldr	r3, [pc, #60]	@ (8002f84 <FLASH_WaitForLastOperation+0x7c>)
 8002f46:	68db      	ldr	r3, [r3, #12]
 8002f48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d1e8      	bne.n	8002f22 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8002f50:	4b0c      	ldr	r3, [pc, #48]	@ (8002f84 <FLASH_WaitForLastOperation+0x7c>)
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	f003 0301 	and.w	r3, r3, #1
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d002      	beq.n	8002f62 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002f5c:	4b09      	ldr	r3, [pc, #36]	@ (8002f84 <FLASH_WaitForLastOperation+0x7c>)
 8002f5e:	2201      	movs	r2, #1
 8002f60:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8002f62:	4b08      	ldr	r3, [pc, #32]	@ (8002f84 <FLASH_WaitForLastOperation+0x7c>)
 8002f64:	68db      	ldr	r3, [r3, #12]
 8002f66:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d003      	beq.n	8002f76 <FLASH_WaitForLastOperation+0x6e>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002f6e:	f000 f8a5 	bl	80030bc <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e000      	b.n	8002f78 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8002f76:	2300      	movs	r3, #0

}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	3710      	adds	r7, #16
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}
 8002f80:	20000558 	.word	0x20000558
 8002f84:	40023c00 	.word	0x40023c00

08002f88 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b085      	sub	sp, #20
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	60f8      	str	r0, [r7, #12]
 8002f90:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002f94:	4b14      	ldr	r3, [pc, #80]	@ (8002fe8 <FLASH_Program_DoubleWord+0x60>)
 8002f96:	691b      	ldr	r3, [r3, #16]
 8002f98:	4a13      	ldr	r2, [pc, #76]	@ (8002fe8 <FLASH_Program_DoubleWord+0x60>)
 8002f9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f9e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8002fa0:	4b11      	ldr	r3, [pc, #68]	@ (8002fe8 <FLASH_Program_DoubleWord+0x60>)
 8002fa2:	691b      	ldr	r3, [r3, #16]
 8002fa4:	4a10      	ldr	r2, [pc, #64]	@ (8002fe8 <FLASH_Program_DoubleWord+0x60>)
 8002fa6:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8002faa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002fac:	4b0e      	ldr	r3, [pc, #56]	@ (8002fe8 <FLASH_Program_DoubleWord+0x60>)
 8002fae:	691b      	ldr	r3, [r3, #16]
 8002fb0:	4a0d      	ldr	r2, [pc, #52]	@ (8002fe8 <FLASH_Program_DoubleWord+0x60>)
 8002fb2:	f043 0301 	orr.w	r3, r3, #1
 8002fb6:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	683a      	ldr	r2, [r7, #0]
 8002fbc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8002fbe:	f3bf 8f6f 	isb	sy
}
 8002fc2:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8002fc4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002fc8:	f04f 0200 	mov.w	r2, #0
 8002fcc:	f04f 0300 	mov.w	r3, #0
 8002fd0:	000a      	movs	r2, r1
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	68f9      	ldr	r1, [r7, #12]
 8002fd6:	3104      	adds	r1, #4
 8002fd8:	4613      	mov	r3, r2
 8002fda:	600b      	str	r3, [r1, #0]
}
 8002fdc:	bf00      	nop
 8002fde:	3714      	adds	r7, #20
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr
 8002fe8:	40023c00 	.word	0x40023c00

08002fec <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
 8002ff4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002ff6:	4b0d      	ldr	r3, [pc, #52]	@ (800302c <FLASH_Program_Word+0x40>)
 8002ff8:	691b      	ldr	r3, [r3, #16]
 8002ffa:	4a0c      	ldr	r2, [pc, #48]	@ (800302c <FLASH_Program_Word+0x40>)
 8002ffc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003000:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8003002:	4b0a      	ldr	r3, [pc, #40]	@ (800302c <FLASH_Program_Word+0x40>)
 8003004:	691b      	ldr	r3, [r3, #16]
 8003006:	4a09      	ldr	r2, [pc, #36]	@ (800302c <FLASH_Program_Word+0x40>)
 8003008:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800300c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800300e:	4b07      	ldr	r3, [pc, #28]	@ (800302c <FLASH_Program_Word+0x40>)
 8003010:	691b      	ldr	r3, [r3, #16]
 8003012:	4a06      	ldr	r2, [pc, #24]	@ (800302c <FLASH_Program_Word+0x40>)
 8003014:	f043 0301 	orr.w	r3, r3, #1
 8003018:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	683a      	ldr	r2, [r7, #0]
 800301e:	601a      	str	r2, [r3, #0]
}
 8003020:	bf00      	nop
 8003022:	370c      	adds	r7, #12
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr
 800302c:	40023c00 	.word	0x40023c00

08003030 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
 8003038:	460b      	mov	r3, r1
 800303a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800303c:	4b0d      	ldr	r3, [pc, #52]	@ (8003074 <FLASH_Program_HalfWord+0x44>)
 800303e:	691b      	ldr	r3, [r3, #16]
 8003040:	4a0c      	ldr	r2, [pc, #48]	@ (8003074 <FLASH_Program_HalfWord+0x44>)
 8003042:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003046:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8003048:	4b0a      	ldr	r3, [pc, #40]	@ (8003074 <FLASH_Program_HalfWord+0x44>)
 800304a:	691b      	ldr	r3, [r3, #16]
 800304c:	4a09      	ldr	r2, [pc, #36]	@ (8003074 <FLASH_Program_HalfWord+0x44>)
 800304e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003052:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003054:	4b07      	ldr	r3, [pc, #28]	@ (8003074 <FLASH_Program_HalfWord+0x44>)
 8003056:	691b      	ldr	r3, [r3, #16]
 8003058:	4a06      	ldr	r2, [pc, #24]	@ (8003074 <FLASH_Program_HalfWord+0x44>)
 800305a:	f043 0301 	orr.w	r3, r3, #1
 800305e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	887a      	ldrh	r2, [r7, #2]
 8003064:	801a      	strh	r2, [r3, #0]
}
 8003066:	bf00      	nop
 8003068:	370c      	adds	r7, #12
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr
 8003072:	bf00      	nop
 8003074:	40023c00 	.word	0x40023c00

08003078 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
 8003080:	460b      	mov	r3, r1
 8003082:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003084:	4b0c      	ldr	r3, [pc, #48]	@ (80030b8 <FLASH_Program_Byte+0x40>)
 8003086:	691b      	ldr	r3, [r3, #16]
 8003088:	4a0b      	ldr	r2, [pc, #44]	@ (80030b8 <FLASH_Program_Byte+0x40>)
 800308a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800308e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8003090:	4b09      	ldr	r3, [pc, #36]	@ (80030b8 <FLASH_Program_Byte+0x40>)
 8003092:	4a09      	ldr	r2, [pc, #36]	@ (80030b8 <FLASH_Program_Byte+0x40>)
 8003094:	691b      	ldr	r3, [r3, #16]
 8003096:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003098:	4b07      	ldr	r3, [pc, #28]	@ (80030b8 <FLASH_Program_Byte+0x40>)
 800309a:	691b      	ldr	r3, [r3, #16]
 800309c:	4a06      	ldr	r2, [pc, #24]	@ (80030b8 <FLASH_Program_Byte+0x40>)
 800309e:	f043 0301 	orr.w	r3, r3, #1
 80030a2:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	78fa      	ldrb	r2, [r7, #3]
 80030a8:	701a      	strb	r2, [r3, #0]
}
 80030aa:	bf00      	nop
 80030ac:	370c      	adds	r7, #12
 80030ae:	46bd      	mov	sp, r7
 80030b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b4:	4770      	bx	lr
 80030b6:	bf00      	nop
 80030b8:	40023c00 	.word	0x40023c00

080030bc <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80030bc:	b480      	push	{r7}
 80030be:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80030c0:	4b27      	ldr	r3, [pc, #156]	@ (8003160 <FLASH_SetErrorCode+0xa4>)
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	f003 0310 	and.w	r3, r3, #16
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d008      	beq.n	80030de <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80030cc:	4b25      	ldr	r3, [pc, #148]	@ (8003164 <FLASH_SetErrorCode+0xa8>)
 80030ce:	69db      	ldr	r3, [r3, #28]
 80030d0:	f043 0310 	orr.w	r3, r3, #16
 80030d4:	4a23      	ldr	r2, [pc, #140]	@ (8003164 <FLASH_SetErrorCode+0xa8>)
 80030d6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80030d8:	4b21      	ldr	r3, [pc, #132]	@ (8003160 <FLASH_SetErrorCode+0xa4>)
 80030da:	2210      	movs	r2, #16
 80030dc:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80030de:	4b20      	ldr	r3, [pc, #128]	@ (8003160 <FLASH_SetErrorCode+0xa4>)
 80030e0:	68db      	ldr	r3, [r3, #12]
 80030e2:	f003 0320 	and.w	r3, r3, #32
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d008      	beq.n	80030fc <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80030ea:	4b1e      	ldr	r3, [pc, #120]	@ (8003164 <FLASH_SetErrorCode+0xa8>)
 80030ec:	69db      	ldr	r3, [r3, #28]
 80030ee:	f043 0308 	orr.w	r3, r3, #8
 80030f2:	4a1c      	ldr	r2, [pc, #112]	@ (8003164 <FLASH_SetErrorCode+0xa8>)
 80030f4:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80030f6:	4b1a      	ldr	r3, [pc, #104]	@ (8003160 <FLASH_SetErrorCode+0xa4>)
 80030f8:	2220      	movs	r2, #32
 80030fa:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80030fc:	4b18      	ldr	r3, [pc, #96]	@ (8003160 <FLASH_SetErrorCode+0xa4>)
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003104:	2b00      	cmp	r3, #0
 8003106:	d008      	beq.n	800311a <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8003108:	4b16      	ldr	r3, [pc, #88]	@ (8003164 <FLASH_SetErrorCode+0xa8>)
 800310a:	69db      	ldr	r3, [r3, #28]
 800310c:	f043 0304 	orr.w	r3, r3, #4
 8003110:	4a14      	ldr	r2, [pc, #80]	@ (8003164 <FLASH_SetErrorCode+0xa8>)
 8003112:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8003114:	4b12      	ldr	r3, [pc, #72]	@ (8003160 <FLASH_SetErrorCode+0xa4>)
 8003116:	2240      	movs	r2, #64	@ 0x40
 8003118:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800311a:	4b11      	ldr	r3, [pc, #68]	@ (8003160 <FLASH_SetErrorCode+0xa4>)
 800311c:	68db      	ldr	r3, [r3, #12]
 800311e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003122:	2b00      	cmp	r3, #0
 8003124:	d008      	beq.n	8003138 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8003126:	4b0f      	ldr	r3, [pc, #60]	@ (8003164 <FLASH_SetErrorCode+0xa8>)
 8003128:	69db      	ldr	r3, [r3, #28]
 800312a:	f043 0302 	orr.w	r3, r3, #2
 800312e:	4a0d      	ldr	r2, [pc, #52]	@ (8003164 <FLASH_SetErrorCode+0xa8>)
 8003130:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8003132:	4b0b      	ldr	r3, [pc, #44]	@ (8003160 <FLASH_SetErrorCode+0xa4>)
 8003134:	2280      	movs	r2, #128	@ 0x80
 8003136:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8003138:	4b09      	ldr	r3, [pc, #36]	@ (8003160 <FLASH_SetErrorCode+0xa4>)
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	f003 0302 	and.w	r3, r3, #2
 8003140:	2b00      	cmp	r3, #0
 8003142:	d008      	beq.n	8003156 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8003144:	4b07      	ldr	r3, [pc, #28]	@ (8003164 <FLASH_SetErrorCode+0xa8>)
 8003146:	69db      	ldr	r3, [r3, #28]
 8003148:	f043 0320 	orr.w	r3, r3, #32
 800314c:	4a05      	ldr	r2, [pc, #20]	@ (8003164 <FLASH_SetErrorCode+0xa8>)
 800314e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8003150:	4b03      	ldr	r3, [pc, #12]	@ (8003160 <FLASH_SetErrorCode+0xa4>)
 8003152:	2202      	movs	r2, #2
 8003154:	60da      	str	r2, [r3, #12]
  }
}
 8003156:	bf00      	nop
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr
 8003160:	40023c00 	.word	0x40023c00
 8003164:	20000558 	.word	0x20000558

08003168 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 8003172:	2300      	movs	r3, #0
 8003174:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003176:	4b31      	ldr	r3, [pc, #196]	@ (800323c <HAL_FLASHEx_Erase+0xd4>)
 8003178:	7e1b      	ldrb	r3, [r3, #24]
 800317a:	2b01      	cmp	r3, #1
 800317c:	d101      	bne.n	8003182 <HAL_FLASHEx_Erase+0x1a>
 800317e:	2302      	movs	r3, #2
 8003180:	e058      	b.n	8003234 <HAL_FLASHEx_Erase+0xcc>
 8003182:	4b2e      	ldr	r3, [pc, #184]	@ (800323c <HAL_FLASHEx_Erase+0xd4>)
 8003184:	2201      	movs	r2, #1
 8003186:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003188:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800318c:	f7ff febc 	bl	8002f08 <FLASH_WaitForLastOperation>
 8003190:	4603      	mov	r3, r0
 8003192:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8003194:	7bfb      	ldrb	r3, [r7, #15]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d148      	bne.n	800322c <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	f04f 32ff 	mov.w	r2, #4294967295
 80031a0:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	d115      	bne.n	80031d6 <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	691b      	ldr	r3, [r3, #16]
 80031ae:	b2da      	uxtb	r2, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	4619      	mov	r1, r3
 80031b6:	4610      	mov	r0, r2
 80031b8:	f000 f844 	bl	8003244 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80031bc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80031c0:	f7ff fea2 	bl	8002f08 <FLASH_WaitForLastOperation>
 80031c4:	4603      	mov	r3, r0
 80031c6:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80031c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003240 <HAL_FLASHEx_Erase+0xd8>)
 80031ca:	691b      	ldr	r3, [r3, #16]
 80031cc:	4a1c      	ldr	r2, [pc, #112]	@ (8003240 <HAL_FLASHEx_Erase+0xd8>)
 80031ce:	f023 0304 	bic.w	r3, r3, #4
 80031d2:	6113      	str	r3, [r2, #16]
 80031d4:	e028      	b.n	8003228 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	60bb      	str	r3, [r7, #8]
 80031dc:	e01c      	b.n	8003218 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	691b      	ldr	r3, [r3, #16]
 80031e2:	b2db      	uxtb	r3, r3
 80031e4:	4619      	mov	r1, r3
 80031e6:	68b8      	ldr	r0, [r7, #8]
 80031e8:	f000 f850 	bl	800328c <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80031ec:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80031f0:	f7ff fe8a 	bl	8002f08 <FLASH_WaitForLastOperation>
 80031f4:	4603      	mov	r3, r0
 80031f6:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80031f8:	4b11      	ldr	r3, [pc, #68]	@ (8003240 <HAL_FLASHEx_Erase+0xd8>)
 80031fa:	691b      	ldr	r3, [r3, #16]
 80031fc:	4a10      	ldr	r2, [pc, #64]	@ (8003240 <HAL_FLASHEx_Erase+0xd8>)
 80031fe:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 8003202:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8003204:	7bfb      	ldrb	r3, [r7, #15]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d003      	beq.n	8003212 <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	68ba      	ldr	r2, [r7, #8]
 800320e:	601a      	str	r2, [r3, #0]
          break;
 8003210:	e00a      	b.n	8003228 <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	3301      	adds	r3, #1
 8003216:	60bb      	str	r3, [r7, #8]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	68da      	ldr	r2, [r3, #12]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	4413      	add	r3, r2
 8003222:	68ba      	ldr	r2, [r7, #8]
 8003224:	429a      	cmp	r2, r3
 8003226:	d3da      	bcc.n	80031de <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8003228:	f000 f878 	bl	800331c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800322c:	4b03      	ldr	r3, [pc, #12]	@ (800323c <HAL_FLASHEx_Erase+0xd4>)
 800322e:	2200      	movs	r2, #0
 8003230:	761a      	strb	r2, [r3, #24]

  return status;
 8003232:	7bfb      	ldrb	r3, [r7, #15]
}
 8003234:	4618      	mov	r0, r3
 8003236:	3710      	adds	r7, #16
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}
 800323c:	20000558 	.word	0x20000558
 8003240:	40023c00 	.word	0x40023c00

08003244 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	4603      	mov	r3, r0
 800324c:	6039      	str	r1, [r7, #0]
 800324e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003250:	4b0d      	ldr	r3, [pc, #52]	@ (8003288 <FLASH_MassErase+0x44>)
 8003252:	691b      	ldr	r3, [r3, #16]
 8003254:	4a0c      	ldr	r2, [pc, #48]	@ (8003288 <FLASH_MassErase+0x44>)
 8003256:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800325a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800325c:	4b0a      	ldr	r3, [pc, #40]	@ (8003288 <FLASH_MassErase+0x44>)
 800325e:	691b      	ldr	r3, [r3, #16]
 8003260:	4a09      	ldr	r2, [pc, #36]	@ (8003288 <FLASH_MassErase+0x44>)
 8003262:	f043 0304 	orr.w	r3, r3, #4
 8003266:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8003268:	4b07      	ldr	r3, [pc, #28]	@ (8003288 <FLASH_MassErase+0x44>)
 800326a:	691a      	ldr	r2, [r3, #16]
 800326c:	79fb      	ldrb	r3, [r7, #7]
 800326e:	021b      	lsls	r3, r3, #8
 8003270:	4313      	orrs	r3, r2
 8003272:	4a05      	ldr	r2, [pc, #20]	@ (8003288 <FLASH_MassErase+0x44>)
 8003274:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003278:	6113      	str	r3, [r2, #16]
}
 800327a:	bf00      	nop
 800327c:	370c      	adds	r7, #12
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr
 8003286:	bf00      	nop
 8003288:	40023c00 	.word	0x40023c00

0800328c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800328c:	b480      	push	{r7}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	460b      	mov	r3, r1
 8003296:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8003298:	2300      	movs	r3, #0
 800329a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800329c:	78fb      	ldrb	r3, [r7, #3]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d102      	bne.n	80032a8 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80032a2:	2300      	movs	r3, #0
 80032a4:	60fb      	str	r3, [r7, #12]
 80032a6:	e010      	b.n	80032ca <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80032a8:	78fb      	ldrb	r3, [r7, #3]
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d103      	bne.n	80032b6 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80032ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80032b2:	60fb      	str	r3, [r7, #12]
 80032b4:	e009      	b.n	80032ca <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80032b6:	78fb      	ldrb	r3, [r7, #3]
 80032b8:	2b02      	cmp	r3, #2
 80032ba:	d103      	bne.n	80032c4 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80032bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80032c0:	60fb      	str	r3, [r7, #12]
 80032c2:	e002      	b.n	80032ca <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80032c4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80032c8:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80032ca:	4b13      	ldr	r3, [pc, #76]	@ (8003318 <FLASH_Erase_Sector+0x8c>)
 80032cc:	691b      	ldr	r3, [r3, #16]
 80032ce:	4a12      	ldr	r2, [pc, #72]	@ (8003318 <FLASH_Erase_Sector+0x8c>)
 80032d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032d4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80032d6:	4b10      	ldr	r3, [pc, #64]	@ (8003318 <FLASH_Erase_Sector+0x8c>)
 80032d8:	691a      	ldr	r2, [r3, #16]
 80032da:	490f      	ldr	r1, [pc, #60]	@ (8003318 <FLASH_Erase_Sector+0x8c>)
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	4313      	orrs	r3, r2
 80032e0:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80032e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003318 <FLASH_Erase_Sector+0x8c>)
 80032e4:	691b      	ldr	r3, [r3, #16]
 80032e6:	4a0c      	ldr	r2, [pc, #48]	@ (8003318 <FLASH_Erase_Sector+0x8c>)
 80032e8:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 80032ec:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80032ee:	4b0a      	ldr	r3, [pc, #40]	@ (8003318 <FLASH_Erase_Sector+0x8c>)
 80032f0:	691a      	ldr	r2, [r3, #16]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	00db      	lsls	r3, r3, #3
 80032f6:	4313      	orrs	r3, r2
 80032f8:	4a07      	ldr	r2, [pc, #28]	@ (8003318 <FLASH_Erase_Sector+0x8c>)
 80032fa:	f043 0302 	orr.w	r3, r3, #2
 80032fe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8003300:	4b05      	ldr	r3, [pc, #20]	@ (8003318 <FLASH_Erase_Sector+0x8c>)
 8003302:	691b      	ldr	r3, [r3, #16]
 8003304:	4a04      	ldr	r2, [pc, #16]	@ (8003318 <FLASH_Erase_Sector+0x8c>)
 8003306:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800330a:	6113      	str	r3, [r2, #16]
}
 800330c:	bf00      	nop
 800330e:	3714      	adds	r7, #20
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr
 8003318:	40023c00 	.word	0x40023c00

0800331c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800331c:	b480      	push	{r7}
 800331e:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8003320:	4b20      	ldr	r3, [pc, #128]	@ (80033a4 <FLASH_FlushCaches+0x88>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003328:	2b00      	cmp	r3, #0
 800332a:	d017      	beq.n	800335c <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800332c:	4b1d      	ldr	r3, [pc, #116]	@ (80033a4 <FLASH_FlushCaches+0x88>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a1c      	ldr	r2, [pc, #112]	@ (80033a4 <FLASH_FlushCaches+0x88>)
 8003332:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003336:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8003338:	4b1a      	ldr	r3, [pc, #104]	@ (80033a4 <FLASH_FlushCaches+0x88>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a19      	ldr	r2, [pc, #100]	@ (80033a4 <FLASH_FlushCaches+0x88>)
 800333e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003342:	6013      	str	r3, [r2, #0]
 8003344:	4b17      	ldr	r3, [pc, #92]	@ (80033a4 <FLASH_FlushCaches+0x88>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a16      	ldr	r2, [pc, #88]	@ (80033a4 <FLASH_FlushCaches+0x88>)
 800334a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800334e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003350:	4b14      	ldr	r3, [pc, #80]	@ (80033a4 <FLASH_FlushCaches+0x88>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a13      	ldr	r2, [pc, #76]	@ (80033a4 <FLASH_FlushCaches+0x88>)
 8003356:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800335a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800335c:	4b11      	ldr	r3, [pc, #68]	@ (80033a4 <FLASH_FlushCaches+0x88>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003364:	2b00      	cmp	r3, #0
 8003366:	d017      	beq.n	8003398 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8003368:	4b0e      	ldr	r3, [pc, #56]	@ (80033a4 <FLASH_FlushCaches+0x88>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a0d      	ldr	r2, [pc, #52]	@ (80033a4 <FLASH_FlushCaches+0x88>)
 800336e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003372:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8003374:	4b0b      	ldr	r3, [pc, #44]	@ (80033a4 <FLASH_FlushCaches+0x88>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a0a      	ldr	r2, [pc, #40]	@ (80033a4 <FLASH_FlushCaches+0x88>)
 800337a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800337e:	6013      	str	r3, [r2, #0]
 8003380:	4b08      	ldr	r3, [pc, #32]	@ (80033a4 <FLASH_FlushCaches+0x88>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a07      	ldr	r2, [pc, #28]	@ (80033a4 <FLASH_FlushCaches+0x88>)
 8003386:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800338a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800338c:	4b05      	ldr	r3, [pc, #20]	@ (80033a4 <FLASH_FlushCaches+0x88>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a04      	ldr	r2, [pc, #16]	@ (80033a4 <FLASH_FlushCaches+0x88>)
 8003392:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003396:	6013      	str	r3, [r2, #0]
  }
}
 8003398:	bf00      	nop
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr
 80033a2:	bf00      	nop
 80033a4:	40023c00 	.word	0x40023c00

080033a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b089      	sub	sp, #36	@ 0x24
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
 80033b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033b2:	2300      	movs	r3, #0
 80033b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80033b6:	2300      	movs	r3, #0
 80033b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80033ba:	2300      	movs	r3, #0
 80033bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033be:	2300      	movs	r3, #0
 80033c0:	61fb      	str	r3, [r7, #28]
 80033c2:	e16b      	b.n	800369c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80033c4:	2201      	movs	r2, #1
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	fa02 f303 	lsl.w	r3, r2, r3
 80033cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	697a      	ldr	r2, [r7, #20]
 80033d4:	4013      	ands	r3, r2
 80033d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80033d8:	693a      	ldr	r2, [r7, #16]
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	429a      	cmp	r2, r3
 80033de:	f040 815a 	bne.w	8003696 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	f003 0303 	and.w	r3, r3, #3
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d005      	beq.n	80033fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80033f6:	2b02      	cmp	r3, #2
 80033f8:	d130      	bne.n	800345c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	005b      	lsls	r3, r3, #1
 8003404:	2203      	movs	r2, #3
 8003406:	fa02 f303 	lsl.w	r3, r2, r3
 800340a:	43db      	mvns	r3, r3
 800340c:	69ba      	ldr	r2, [r7, #24]
 800340e:	4013      	ands	r3, r2
 8003410:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	68da      	ldr	r2, [r3, #12]
 8003416:	69fb      	ldr	r3, [r7, #28]
 8003418:	005b      	lsls	r3, r3, #1
 800341a:	fa02 f303 	lsl.w	r3, r2, r3
 800341e:	69ba      	ldr	r2, [r7, #24]
 8003420:	4313      	orrs	r3, r2
 8003422:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	69ba      	ldr	r2, [r7, #24]
 8003428:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003430:	2201      	movs	r2, #1
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	fa02 f303 	lsl.w	r3, r2, r3
 8003438:	43db      	mvns	r3, r3
 800343a:	69ba      	ldr	r2, [r7, #24]
 800343c:	4013      	ands	r3, r2
 800343e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	091b      	lsrs	r3, r3, #4
 8003446:	f003 0201 	and.w	r2, r3, #1
 800344a:	69fb      	ldr	r3, [r7, #28]
 800344c:	fa02 f303 	lsl.w	r3, r2, r3
 8003450:	69ba      	ldr	r2, [r7, #24]
 8003452:	4313      	orrs	r3, r2
 8003454:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	69ba      	ldr	r2, [r7, #24]
 800345a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f003 0303 	and.w	r3, r3, #3
 8003464:	2b03      	cmp	r3, #3
 8003466:	d017      	beq.n	8003498 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800346e:	69fb      	ldr	r3, [r7, #28]
 8003470:	005b      	lsls	r3, r3, #1
 8003472:	2203      	movs	r2, #3
 8003474:	fa02 f303 	lsl.w	r3, r2, r3
 8003478:	43db      	mvns	r3, r3
 800347a:	69ba      	ldr	r2, [r7, #24]
 800347c:	4013      	ands	r3, r2
 800347e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	689a      	ldr	r2, [r3, #8]
 8003484:	69fb      	ldr	r3, [r7, #28]
 8003486:	005b      	lsls	r3, r3, #1
 8003488:	fa02 f303 	lsl.w	r3, r2, r3
 800348c:	69ba      	ldr	r2, [r7, #24]
 800348e:	4313      	orrs	r3, r2
 8003490:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	69ba      	ldr	r2, [r7, #24]
 8003496:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f003 0303 	and.w	r3, r3, #3
 80034a0:	2b02      	cmp	r3, #2
 80034a2:	d123      	bne.n	80034ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	08da      	lsrs	r2, r3, #3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	3208      	adds	r2, #8
 80034ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034b2:	69fb      	ldr	r3, [r7, #28]
 80034b4:	f003 0307 	and.w	r3, r3, #7
 80034b8:	009b      	lsls	r3, r3, #2
 80034ba:	220f      	movs	r2, #15
 80034bc:	fa02 f303 	lsl.w	r3, r2, r3
 80034c0:	43db      	mvns	r3, r3
 80034c2:	69ba      	ldr	r2, [r7, #24]
 80034c4:	4013      	ands	r3, r2
 80034c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	691a      	ldr	r2, [r3, #16]
 80034cc:	69fb      	ldr	r3, [r7, #28]
 80034ce:	f003 0307 	and.w	r3, r3, #7
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	fa02 f303 	lsl.w	r3, r2, r3
 80034d8:	69ba      	ldr	r2, [r7, #24]
 80034da:	4313      	orrs	r3, r2
 80034dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	08da      	lsrs	r2, r3, #3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	3208      	adds	r2, #8
 80034e6:	69b9      	ldr	r1, [r7, #24]
 80034e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80034f2:	69fb      	ldr	r3, [r7, #28]
 80034f4:	005b      	lsls	r3, r3, #1
 80034f6:	2203      	movs	r2, #3
 80034f8:	fa02 f303 	lsl.w	r3, r2, r3
 80034fc:	43db      	mvns	r3, r3
 80034fe:	69ba      	ldr	r2, [r7, #24]
 8003500:	4013      	ands	r3, r2
 8003502:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f003 0203 	and.w	r2, r3, #3
 800350c:	69fb      	ldr	r3, [r7, #28]
 800350e:	005b      	lsls	r3, r3, #1
 8003510:	fa02 f303 	lsl.w	r3, r2, r3
 8003514:	69ba      	ldr	r2, [r7, #24]
 8003516:	4313      	orrs	r3, r2
 8003518:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	69ba      	ldr	r2, [r7, #24]
 800351e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003528:	2b00      	cmp	r3, #0
 800352a:	f000 80b4 	beq.w	8003696 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800352e:	2300      	movs	r3, #0
 8003530:	60fb      	str	r3, [r7, #12]
 8003532:	4b60      	ldr	r3, [pc, #384]	@ (80036b4 <HAL_GPIO_Init+0x30c>)
 8003534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003536:	4a5f      	ldr	r2, [pc, #380]	@ (80036b4 <HAL_GPIO_Init+0x30c>)
 8003538:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800353c:	6453      	str	r3, [r2, #68]	@ 0x44
 800353e:	4b5d      	ldr	r3, [pc, #372]	@ (80036b4 <HAL_GPIO_Init+0x30c>)
 8003540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003542:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003546:	60fb      	str	r3, [r7, #12]
 8003548:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800354a:	4a5b      	ldr	r2, [pc, #364]	@ (80036b8 <HAL_GPIO_Init+0x310>)
 800354c:	69fb      	ldr	r3, [r7, #28]
 800354e:	089b      	lsrs	r3, r3, #2
 8003550:	3302      	adds	r3, #2
 8003552:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003556:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	f003 0303 	and.w	r3, r3, #3
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	220f      	movs	r2, #15
 8003562:	fa02 f303 	lsl.w	r3, r2, r3
 8003566:	43db      	mvns	r3, r3
 8003568:	69ba      	ldr	r2, [r7, #24]
 800356a:	4013      	ands	r3, r2
 800356c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	4a52      	ldr	r2, [pc, #328]	@ (80036bc <HAL_GPIO_Init+0x314>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d02b      	beq.n	80035ce <HAL_GPIO_Init+0x226>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	4a51      	ldr	r2, [pc, #324]	@ (80036c0 <HAL_GPIO_Init+0x318>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d025      	beq.n	80035ca <HAL_GPIO_Init+0x222>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	4a50      	ldr	r2, [pc, #320]	@ (80036c4 <HAL_GPIO_Init+0x31c>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d01f      	beq.n	80035c6 <HAL_GPIO_Init+0x21e>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	4a4f      	ldr	r2, [pc, #316]	@ (80036c8 <HAL_GPIO_Init+0x320>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d019      	beq.n	80035c2 <HAL_GPIO_Init+0x21a>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	4a4e      	ldr	r2, [pc, #312]	@ (80036cc <HAL_GPIO_Init+0x324>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d013      	beq.n	80035be <HAL_GPIO_Init+0x216>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	4a4d      	ldr	r2, [pc, #308]	@ (80036d0 <HAL_GPIO_Init+0x328>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d00d      	beq.n	80035ba <HAL_GPIO_Init+0x212>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	4a4c      	ldr	r2, [pc, #304]	@ (80036d4 <HAL_GPIO_Init+0x32c>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d007      	beq.n	80035b6 <HAL_GPIO_Init+0x20e>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4a4b      	ldr	r2, [pc, #300]	@ (80036d8 <HAL_GPIO_Init+0x330>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d101      	bne.n	80035b2 <HAL_GPIO_Init+0x20a>
 80035ae:	2307      	movs	r3, #7
 80035b0:	e00e      	b.n	80035d0 <HAL_GPIO_Init+0x228>
 80035b2:	2308      	movs	r3, #8
 80035b4:	e00c      	b.n	80035d0 <HAL_GPIO_Init+0x228>
 80035b6:	2306      	movs	r3, #6
 80035b8:	e00a      	b.n	80035d0 <HAL_GPIO_Init+0x228>
 80035ba:	2305      	movs	r3, #5
 80035bc:	e008      	b.n	80035d0 <HAL_GPIO_Init+0x228>
 80035be:	2304      	movs	r3, #4
 80035c0:	e006      	b.n	80035d0 <HAL_GPIO_Init+0x228>
 80035c2:	2303      	movs	r3, #3
 80035c4:	e004      	b.n	80035d0 <HAL_GPIO_Init+0x228>
 80035c6:	2302      	movs	r3, #2
 80035c8:	e002      	b.n	80035d0 <HAL_GPIO_Init+0x228>
 80035ca:	2301      	movs	r3, #1
 80035cc:	e000      	b.n	80035d0 <HAL_GPIO_Init+0x228>
 80035ce:	2300      	movs	r3, #0
 80035d0:	69fa      	ldr	r2, [r7, #28]
 80035d2:	f002 0203 	and.w	r2, r2, #3
 80035d6:	0092      	lsls	r2, r2, #2
 80035d8:	4093      	lsls	r3, r2
 80035da:	69ba      	ldr	r2, [r7, #24]
 80035dc:	4313      	orrs	r3, r2
 80035de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80035e0:	4935      	ldr	r1, [pc, #212]	@ (80036b8 <HAL_GPIO_Init+0x310>)
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	089b      	lsrs	r3, r3, #2
 80035e6:	3302      	adds	r3, #2
 80035e8:	69ba      	ldr	r2, [r7, #24]
 80035ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80035ee:	4b3b      	ldr	r3, [pc, #236]	@ (80036dc <HAL_GPIO_Init+0x334>)
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	43db      	mvns	r3, r3
 80035f8:	69ba      	ldr	r2, [r7, #24]
 80035fa:	4013      	ands	r3, r2
 80035fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d003      	beq.n	8003612 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800360a:	69ba      	ldr	r2, [r7, #24]
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	4313      	orrs	r3, r2
 8003610:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003612:	4a32      	ldr	r2, [pc, #200]	@ (80036dc <HAL_GPIO_Init+0x334>)
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003618:	4b30      	ldr	r3, [pc, #192]	@ (80036dc <HAL_GPIO_Init+0x334>)
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	43db      	mvns	r3, r3
 8003622:	69ba      	ldr	r2, [r7, #24]
 8003624:	4013      	ands	r3, r2
 8003626:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003630:	2b00      	cmp	r3, #0
 8003632:	d003      	beq.n	800363c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003634:	69ba      	ldr	r2, [r7, #24]
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	4313      	orrs	r3, r2
 800363a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800363c:	4a27      	ldr	r2, [pc, #156]	@ (80036dc <HAL_GPIO_Init+0x334>)
 800363e:	69bb      	ldr	r3, [r7, #24]
 8003640:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003642:	4b26      	ldr	r3, [pc, #152]	@ (80036dc <HAL_GPIO_Init+0x334>)
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	43db      	mvns	r3, r3
 800364c:	69ba      	ldr	r2, [r7, #24]
 800364e:	4013      	ands	r3, r2
 8003650:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800365a:	2b00      	cmp	r3, #0
 800365c:	d003      	beq.n	8003666 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800365e:	69ba      	ldr	r2, [r7, #24]
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	4313      	orrs	r3, r2
 8003664:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003666:	4a1d      	ldr	r2, [pc, #116]	@ (80036dc <HAL_GPIO_Init+0x334>)
 8003668:	69bb      	ldr	r3, [r7, #24]
 800366a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800366c:	4b1b      	ldr	r3, [pc, #108]	@ (80036dc <HAL_GPIO_Init+0x334>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	43db      	mvns	r3, r3
 8003676:	69ba      	ldr	r2, [r7, #24]
 8003678:	4013      	ands	r3, r2
 800367a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003684:	2b00      	cmp	r3, #0
 8003686:	d003      	beq.n	8003690 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003688:	69ba      	ldr	r2, [r7, #24]
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	4313      	orrs	r3, r2
 800368e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003690:	4a12      	ldr	r2, [pc, #72]	@ (80036dc <HAL_GPIO_Init+0x334>)
 8003692:	69bb      	ldr	r3, [r7, #24]
 8003694:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	3301      	adds	r3, #1
 800369a:	61fb      	str	r3, [r7, #28]
 800369c:	69fb      	ldr	r3, [r7, #28]
 800369e:	2b0f      	cmp	r3, #15
 80036a0:	f67f ae90 	bls.w	80033c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80036a4:	bf00      	nop
 80036a6:	bf00      	nop
 80036a8:	3724      	adds	r7, #36	@ 0x24
 80036aa:	46bd      	mov	sp, r7
 80036ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b0:	4770      	bx	lr
 80036b2:	bf00      	nop
 80036b4:	40023800 	.word	0x40023800
 80036b8:	40013800 	.word	0x40013800
 80036bc:	40020000 	.word	0x40020000
 80036c0:	40020400 	.word	0x40020400
 80036c4:	40020800 	.word	0x40020800
 80036c8:	40020c00 	.word	0x40020c00
 80036cc:	40021000 	.word	0x40021000
 80036d0:	40021400 	.word	0x40021400
 80036d4:	40021800 	.word	0x40021800
 80036d8:	40021c00 	.word	0x40021c00
 80036dc:	40013c00 	.word	0x40013c00

080036e0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b087      	sub	sp, #28
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80036ea:	2300      	movs	r3, #0
 80036ec:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80036ee:	2300      	movs	r3, #0
 80036f0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80036f2:	2300      	movs	r3, #0
 80036f4:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036f6:	2300      	movs	r3, #0
 80036f8:	617b      	str	r3, [r7, #20]
 80036fa:	e0cd      	b.n	8003898 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80036fc:	2201      	movs	r2, #1
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	fa02 f303 	lsl.w	r3, r2, r3
 8003704:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003706:	683a      	ldr	r2, [r7, #0]
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	4013      	ands	r3, r2
 800370c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800370e:	68fa      	ldr	r2, [r7, #12]
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	429a      	cmp	r2, r3
 8003714:	f040 80bd 	bne.w	8003892 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003718:	4a65      	ldr	r2, [pc, #404]	@ (80038b0 <HAL_GPIO_DeInit+0x1d0>)
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	089b      	lsrs	r3, r3, #2
 800371e:	3302      	adds	r3, #2
 8003720:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003724:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	f003 0303 	and.w	r3, r3, #3
 800372c:	009b      	lsls	r3, r3, #2
 800372e:	220f      	movs	r2, #15
 8003730:	fa02 f303 	lsl.w	r3, r2, r3
 8003734:	68ba      	ldr	r2, [r7, #8]
 8003736:	4013      	ands	r3, r2
 8003738:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	4a5d      	ldr	r2, [pc, #372]	@ (80038b4 <HAL_GPIO_DeInit+0x1d4>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d02b      	beq.n	800379a <HAL_GPIO_DeInit+0xba>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a5c      	ldr	r2, [pc, #368]	@ (80038b8 <HAL_GPIO_DeInit+0x1d8>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d025      	beq.n	8003796 <HAL_GPIO_DeInit+0xb6>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a5b      	ldr	r2, [pc, #364]	@ (80038bc <HAL_GPIO_DeInit+0x1dc>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d01f      	beq.n	8003792 <HAL_GPIO_DeInit+0xb2>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a5a      	ldr	r2, [pc, #360]	@ (80038c0 <HAL_GPIO_DeInit+0x1e0>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d019      	beq.n	800378e <HAL_GPIO_DeInit+0xae>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a59      	ldr	r2, [pc, #356]	@ (80038c4 <HAL_GPIO_DeInit+0x1e4>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d013      	beq.n	800378a <HAL_GPIO_DeInit+0xaa>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a58      	ldr	r2, [pc, #352]	@ (80038c8 <HAL_GPIO_DeInit+0x1e8>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d00d      	beq.n	8003786 <HAL_GPIO_DeInit+0xa6>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a57      	ldr	r2, [pc, #348]	@ (80038cc <HAL_GPIO_DeInit+0x1ec>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d007      	beq.n	8003782 <HAL_GPIO_DeInit+0xa2>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a56      	ldr	r2, [pc, #344]	@ (80038d0 <HAL_GPIO_DeInit+0x1f0>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d101      	bne.n	800377e <HAL_GPIO_DeInit+0x9e>
 800377a:	2307      	movs	r3, #7
 800377c:	e00e      	b.n	800379c <HAL_GPIO_DeInit+0xbc>
 800377e:	2308      	movs	r3, #8
 8003780:	e00c      	b.n	800379c <HAL_GPIO_DeInit+0xbc>
 8003782:	2306      	movs	r3, #6
 8003784:	e00a      	b.n	800379c <HAL_GPIO_DeInit+0xbc>
 8003786:	2305      	movs	r3, #5
 8003788:	e008      	b.n	800379c <HAL_GPIO_DeInit+0xbc>
 800378a:	2304      	movs	r3, #4
 800378c:	e006      	b.n	800379c <HAL_GPIO_DeInit+0xbc>
 800378e:	2303      	movs	r3, #3
 8003790:	e004      	b.n	800379c <HAL_GPIO_DeInit+0xbc>
 8003792:	2302      	movs	r3, #2
 8003794:	e002      	b.n	800379c <HAL_GPIO_DeInit+0xbc>
 8003796:	2301      	movs	r3, #1
 8003798:	e000      	b.n	800379c <HAL_GPIO_DeInit+0xbc>
 800379a:	2300      	movs	r3, #0
 800379c:	697a      	ldr	r2, [r7, #20]
 800379e:	f002 0203 	and.w	r2, r2, #3
 80037a2:	0092      	lsls	r2, r2, #2
 80037a4:	4093      	lsls	r3, r2
 80037a6:	68ba      	ldr	r2, [r7, #8]
 80037a8:	429a      	cmp	r2, r3
 80037aa:	d132      	bne.n	8003812 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80037ac:	4b49      	ldr	r3, [pc, #292]	@ (80038d4 <HAL_GPIO_DeInit+0x1f4>)
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	43db      	mvns	r3, r3
 80037b4:	4947      	ldr	r1, [pc, #284]	@ (80038d4 <HAL_GPIO_DeInit+0x1f4>)
 80037b6:	4013      	ands	r3, r2
 80037b8:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80037ba:	4b46      	ldr	r3, [pc, #280]	@ (80038d4 <HAL_GPIO_DeInit+0x1f4>)
 80037bc:	685a      	ldr	r2, [r3, #4]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	43db      	mvns	r3, r3
 80037c2:	4944      	ldr	r1, [pc, #272]	@ (80038d4 <HAL_GPIO_DeInit+0x1f4>)
 80037c4:	4013      	ands	r3, r2
 80037c6:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80037c8:	4b42      	ldr	r3, [pc, #264]	@ (80038d4 <HAL_GPIO_DeInit+0x1f4>)
 80037ca:	68da      	ldr	r2, [r3, #12]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	43db      	mvns	r3, r3
 80037d0:	4940      	ldr	r1, [pc, #256]	@ (80038d4 <HAL_GPIO_DeInit+0x1f4>)
 80037d2:	4013      	ands	r3, r2
 80037d4:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80037d6:	4b3f      	ldr	r3, [pc, #252]	@ (80038d4 <HAL_GPIO_DeInit+0x1f4>)
 80037d8:	689a      	ldr	r2, [r3, #8]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	43db      	mvns	r3, r3
 80037de:	493d      	ldr	r1, [pc, #244]	@ (80038d4 <HAL_GPIO_DeInit+0x1f4>)
 80037e0:	4013      	ands	r3, r2
 80037e2:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	f003 0303 	and.w	r3, r3, #3
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	220f      	movs	r2, #15
 80037ee:	fa02 f303 	lsl.w	r3, r2, r3
 80037f2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80037f4:	4a2e      	ldr	r2, [pc, #184]	@ (80038b0 <HAL_GPIO_DeInit+0x1d0>)
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	089b      	lsrs	r3, r3, #2
 80037fa:	3302      	adds	r3, #2
 80037fc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	43da      	mvns	r2, r3
 8003804:	482a      	ldr	r0, [pc, #168]	@ (80038b0 <HAL_GPIO_DeInit+0x1d0>)
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	089b      	lsrs	r3, r3, #2
 800380a:	400a      	ands	r2, r1
 800380c:	3302      	adds	r3, #2
 800380e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	005b      	lsls	r3, r3, #1
 800381a:	2103      	movs	r1, #3
 800381c:	fa01 f303 	lsl.w	r3, r1, r3
 8003820:	43db      	mvns	r3, r3
 8003822:	401a      	ands	r2, r3
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	08da      	lsrs	r2, r3, #3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	3208      	adds	r2, #8
 8003830:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	f003 0307 	and.w	r3, r3, #7
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	220f      	movs	r2, #15
 800383e:	fa02 f303 	lsl.w	r3, r2, r3
 8003842:	43db      	mvns	r3, r3
 8003844:	697a      	ldr	r2, [r7, #20]
 8003846:	08d2      	lsrs	r2, r2, #3
 8003848:	4019      	ands	r1, r3
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	3208      	adds	r2, #8
 800384e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	68da      	ldr	r2, [r3, #12]
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	005b      	lsls	r3, r3, #1
 800385a:	2103      	movs	r1, #3
 800385c:	fa01 f303 	lsl.w	r3, r1, r3
 8003860:	43db      	mvns	r3, r3
 8003862:	401a      	ands	r2, r3
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	685a      	ldr	r2, [r3, #4]
 800386c:	2101      	movs	r1, #1
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	fa01 f303 	lsl.w	r3, r1, r3
 8003874:	43db      	mvns	r3, r3
 8003876:	401a      	ands	r2, r3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	689a      	ldr	r2, [r3, #8]
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	005b      	lsls	r3, r3, #1
 8003884:	2103      	movs	r1, #3
 8003886:	fa01 f303 	lsl.w	r3, r1, r3
 800388a:	43db      	mvns	r3, r3
 800388c:	401a      	ands	r2, r3
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	3301      	adds	r3, #1
 8003896:	617b      	str	r3, [r7, #20]
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	2b0f      	cmp	r3, #15
 800389c:	f67f af2e 	bls.w	80036fc <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80038a0:	bf00      	nop
 80038a2:	bf00      	nop
 80038a4:	371c      	adds	r7, #28
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr
 80038ae:	bf00      	nop
 80038b0:	40013800 	.word	0x40013800
 80038b4:	40020000 	.word	0x40020000
 80038b8:	40020400 	.word	0x40020400
 80038bc:	40020800 	.word	0x40020800
 80038c0:	40020c00 	.word	0x40020c00
 80038c4:	40021000 	.word	0x40021000
 80038c8:	40021400 	.word	0x40021400
 80038cc:	40021800 	.word	0x40021800
 80038d0:	40021c00 	.word	0x40021c00
 80038d4:	40013c00 	.word	0x40013c00

080038d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80038d8:	b480      	push	{r7}
 80038da:	b085      	sub	sp, #20
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	460b      	mov	r3, r1
 80038e2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	691a      	ldr	r2, [r3, #16]
 80038e8:	887b      	ldrh	r3, [r7, #2]
 80038ea:	4013      	ands	r3, r2
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d002      	beq.n	80038f6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80038f0:	2301      	movs	r3, #1
 80038f2:	73fb      	strb	r3, [r7, #15]
 80038f4:	e001      	b.n	80038fa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80038f6:	2300      	movs	r3, #0
 80038f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80038fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3714      	adds	r7, #20
 8003900:	46bd      	mov	sp, r7
 8003902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003906:	4770      	bx	lr

08003908 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003908:	b480      	push	{r7}
 800390a:	b083      	sub	sp, #12
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
 8003910:	460b      	mov	r3, r1
 8003912:	807b      	strh	r3, [r7, #2]
 8003914:	4613      	mov	r3, r2
 8003916:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003918:	787b      	ldrb	r3, [r7, #1]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d003      	beq.n	8003926 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800391e:	887a      	ldrh	r2, [r7, #2]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003924:	e003      	b.n	800392e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003926:	887b      	ldrh	r3, [r7, #2]
 8003928:	041a      	lsls	r2, r3, #16
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	619a      	str	r2, [r3, #24]
}
 800392e:	bf00      	nop
 8003930:	370c      	adds	r7, #12
 8003932:	46bd      	mov	sp, r7
 8003934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003938:	4770      	bx	lr
	...

0800393c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b086      	sub	sp, #24
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d101      	bne.n	800394e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e267      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 0301 	and.w	r3, r3, #1
 8003956:	2b00      	cmp	r3, #0
 8003958:	d075      	beq.n	8003a46 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800395a:	4b88      	ldr	r3, [pc, #544]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	f003 030c 	and.w	r3, r3, #12
 8003962:	2b04      	cmp	r3, #4
 8003964:	d00c      	beq.n	8003980 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003966:	4b85      	ldr	r3, [pc, #532]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800396e:	2b08      	cmp	r3, #8
 8003970:	d112      	bne.n	8003998 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003972:	4b82      	ldr	r3, [pc, #520]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800397a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800397e:	d10b      	bne.n	8003998 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003980:	4b7e      	ldr	r3, [pc, #504]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003988:	2b00      	cmp	r3, #0
 800398a:	d05b      	beq.n	8003a44 <HAL_RCC_OscConfig+0x108>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d157      	bne.n	8003a44 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	e242      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039a0:	d106      	bne.n	80039b0 <HAL_RCC_OscConfig+0x74>
 80039a2:	4b76      	ldr	r3, [pc, #472]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a75      	ldr	r2, [pc, #468]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 80039a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039ac:	6013      	str	r3, [r2, #0]
 80039ae:	e01d      	b.n	80039ec <HAL_RCC_OscConfig+0xb0>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80039b8:	d10c      	bne.n	80039d4 <HAL_RCC_OscConfig+0x98>
 80039ba:	4b70      	ldr	r3, [pc, #448]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a6f      	ldr	r2, [pc, #444]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 80039c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039c4:	6013      	str	r3, [r2, #0]
 80039c6:	4b6d      	ldr	r3, [pc, #436]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a6c      	ldr	r2, [pc, #432]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 80039cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039d0:	6013      	str	r3, [r2, #0]
 80039d2:	e00b      	b.n	80039ec <HAL_RCC_OscConfig+0xb0>
 80039d4:	4b69      	ldr	r3, [pc, #420]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a68      	ldr	r2, [pc, #416]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 80039da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039de:	6013      	str	r3, [r2, #0]
 80039e0:	4b66      	ldr	r3, [pc, #408]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a65      	ldr	r2, [pc, #404]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 80039e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80039ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d013      	beq.n	8003a1c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039f4:	f7ff f8ee 	bl	8002bd4 <HAL_GetTick>
 80039f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039fa:	e008      	b.n	8003a0e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039fc:	f7ff f8ea 	bl	8002bd4 <HAL_GetTick>
 8003a00:	4602      	mov	r2, r0
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	1ad3      	subs	r3, r2, r3
 8003a06:	2b64      	cmp	r3, #100	@ 0x64
 8003a08:	d901      	bls.n	8003a0e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a0a:	2303      	movs	r3, #3
 8003a0c:	e207      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a0e:	4b5b      	ldr	r3, [pc, #364]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d0f0      	beq.n	80039fc <HAL_RCC_OscConfig+0xc0>
 8003a1a:	e014      	b.n	8003a46 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a1c:	f7ff f8da 	bl	8002bd4 <HAL_GetTick>
 8003a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a22:	e008      	b.n	8003a36 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a24:	f7ff f8d6 	bl	8002bd4 <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	2b64      	cmp	r3, #100	@ 0x64
 8003a30:	d901      	bls.n	8003a36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e1f3      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a36:	4b51      	ldr	r3, [pc, #324]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d1f0      	bne.n	8003a24 <HAL_RCC_OscConfig+0xe8>
 8003a42:	e000      	b.n	8003a46 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0302 	and.w	r3, r3, #2
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d063      	beq.n	8003b1a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003a52:	4b4a      	ldr	r3, [pc, #296]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	f003 030c 	and.w	r3, r3, #12
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d00b      	beq.n	8003a76 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a5e:	4b47      	ldr	r3, [pc, #284]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003a66:	2b08      	cmp	r3, #8
 8003a68:	d11c      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a6a:	4b44      	ldr	r3, [pc, #272]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d116      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a76:	4b41      	ldr	r3, [pc, #260]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0302 	and.w	r3, r3, #2
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d005      	beq.n	8003a8e <HAL_RCC_OscConfig+0x152>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	68db      	ldr	r3, [r3, #12]
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d001      	beq.n	8003a8e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e1c7      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a8e:	4b3b      	ldr	r3, [pc, #236]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	691b      	ldr	r3, [r3, #16]
 8003a9a:	00db      	lsls	r3, r3, #3
 8003a9c:	4937      	ldr	r1, [pc, #220]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003aa2:	e03a      	b.n	8003b1a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	68db      	ldr	r3, [r3, #12]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d020      	beq.n	8003aee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003aac:	4b34      	ldr	r3, [pc, #208]	@ (8003b80 <HAL_RCC_OscConfig+0x244>)
 8003aae:	2201      	movs	r2, #1
 8003ab0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab2:	f7ff f88f 	bl	8002bd4 <HAL_GetTick>
 8003ab6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ab8:	e008      	b.n	8003acc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003aba:	f7ff f88b 	bl	8002bd4 <HAL_GetTick>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	2b02      	cmp	r3, #2
 8003ac6:	d901      	bls.n	8003acc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003ac8:	2303      	movs	r3, #3
 8003aca:	e1a8      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003acc:	4b2b      	ldr	r3, [pc, #172]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0302 	and.w	r3, r3, #2
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d0f0      	beq.n	8003aba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ad8:	4b28      	ldr	r3, [pc, #160]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	691b      	ldr	r3, [r3, #16]
 8003ae4:	00db      	lsls	r3, r3, #3
 8003ae6:	4925      	ldr	r1, [pc, #148]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	600b      	str	r3, [r1, #0]
 8003aec:	e015      	b.n	8003b1a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003aee:	4b24      	ldr	r3, [pc, #144]	@ (8003b80 <HAL_RCC_OscConfig+0x244>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003af4:	f7ff f86e 	bl	8002bd4 <HAL_GetTick>
 8003af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003afa:	e008      	b.n	8003b0e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003afc:	f7ff f86a 	bl	8002bd4 <HAL_GetTick>
 8003b00:	4602      	mov	r2, r0
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	1ad3      	subs	r3, r2, r3
 8003b06:	2b02      	cmp	r3, #2
 8003b08:	d901      	bls.n	8003b0e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b0a:	2303      	movs	r3, #3
 8003b0c:	e187      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b0e:	4b1b      	ldr	r3, [pc, #108]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 0302 	and.w	r3, r3, #2
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d1f0      	bne.n	8003afc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0308 	and.w	r3, r3, #8
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d036      	beq.n	8003b94 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d016      	beq.n	8003b5c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b2e:	4b15      	ldr	r3, [pc, #84]	@ (8003b84 <HAL_RCC_OscConfig+0x248>)
 8003b30:	2201      	movs	r2, #1
 8003b32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b34:	f7ff f84e 	bl	8002bd4 <HAL_GetTick>
 8003b38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b3a:	e008      	b.n	8003b4e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b3c:	f7ff f84a 	bl	8002bd4 <HAL_GetTick>
 8003b40:	4602      	mov	r2, r0
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	2b02      	cmp	r3, #2
 8003b48:	d901      	bls.n	8003b4e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e167      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003b50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b52:	f003 0302 	and.w	r3, r3, #2
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d0f0      	beq.n	8003b3c <HAL_RCC_OscConfig+0x200>
 8003b5a:	e01b      	b.n	8003b94 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b5c:	4b09      	ldr	r3, [pc, #36]	@ (8003b84 <HAL_RCC_OscConfig+0x248>)
 8003b5e:	2200      	movs	r2, #0
 8003b60:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b62:	f7ff f837 	bl	8002bd4 <HAL_GetTick>
 8003b66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b68:	e00e      	b.n	8003b88 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b6a:	f7ff f833 	bl	8002bd4 <HAL_GetTick>
 8003b6e:	4602      	mov	r2, r0
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	1ad3      	subs	r3, r2, r3
 8003b74:	2b02      	cmp	r3, #2
 8003b76:	d907      	bls.n	8003b88 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003b78:	2303      	movs	r3, #3
 8003b7a:	e150      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
 8003b7c:	40023800 	.word	0x40023800
 8003b80:	42470000 	.word	0x42470000
 8003b84:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b88:	4b88      	ldr	r3, [pc, #544]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003b8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b8c:	f003 0302 	and.w	r3, r3, #2
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d1ea      	bne.n	8003b6a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0304 	and.w	r3, r3, #4
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	f000 8097 	beq.w	8003cd0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ba6:	4b81      	ldr	r3, [pc, #516]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003baa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d10f      	bne.n	8003bd2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	60bb      	str	r3, [r7, #8]
 8003bb6:	4b7d      	ldr	r3, [pc, #500]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bba:	4a7c      	ldr	r2, [pc, #496]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003bbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003bc2:	4b7a      	ldr	r3, [pc, #488]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bca:	60bb      	str	r3, [r7, #8]
 8003bcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bd2:	4b77      	ldr	r3, [pc, #476]	@ (8003db0 <HAL_RCC_OscConfig+0x474>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d118      	bne.n	8003c10 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003bde:	4b74      	ldr	r3, [pc, #464]	@ (8003db0 <HAL_RCC_OscConfig+0x474>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a73      	ldr	r2, [pc, #460]	@ (8003db0 <HAL_RCC_OscConfig+0x474>)
 8003be4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003be8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bea:	f7fe fff3 	bl	8002bd4 <HAL_GetTick>
 8003bee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bf0:	e008      	b.n	8003c04 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bf2:	f7fe ffef 	bl	8002bd4 <HAL_GetTick>
 8003bf6:	4602      	mov	r2, r0
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	1ad3      	subs	r3, r2, r3
 8003bfc:	2b02      	cmp	r3, #2
 8003bfe:	d901      	bls.n	8003c04 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003c00:	2303      	movs	r3, #3
 8003c02:	e10c      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c04:	4b6a      	ldr	r3, [pc, #424]	@ (8003db0 <HAL_RCC_OscConfig+0x474>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d0f0      	beq.n	8003bf2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d106      	bne.n	8003c26 <HAL_RCC_OscConfig+0x2ea>
 8003c18:	4b64      	ldr	r3, [pc, #400]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003c1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c1c:	4a63      	ldr	r2, [pc, #396]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003c1e:	f043 0301 	orr.w	r3, r3, #1
 8003c22:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c24:	e01c      	b.n	8003c60 <HAL_RCC_OscConfig+0x324>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	2b05      	cmp	r3, #5
 8003c2c:	d10c      	bne.n	8003c48 <HAL_RCC_OscConfig+0x30c>
 8003c2e:	4b5f      	ldr	r3, [pc, #380]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003c30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c32:	4a5e      	ldr	r2, [pc, #376]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003c34:	f043 0304 	orr.w	r3, r3, #4
 8003c38:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c3a:	4b5c      	ldr	r3, [pc, #368]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003c3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c3e:	4a5b      	ldr	r2, [pc, #364]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003c40:	f043 0301 	orr.w	r3, r3, #1
 8003c44:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c46:	e00b      	b.n	8003c60 <HAL_RCC_OscConfig+0x324>
 8003c48:	4b58      	ldr	r3, [pc, #352]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003c4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c4c:	4a57      	ldr	r2, [pc, #348]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003c4e:	f023 0301 	bic.w	r3, r3, #1
 8003c52:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c54:	4b55      	ldr	r3, [pc, #340]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003c56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c58:	4a54      	ldr	r2, [pc, #336]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003c5a:	f023 0304 	bic.w	r3, r3, #4
 8003c5e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d015      	beq.n	8003c94 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c68:	f7fe ffb4 	bl	8002bd4 <HAL_GetTick>
 8003c6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c6e:	e00a      	b.n	8003c86 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c70:	f7fe ffb0 	bl	8002bd4 <HAL_GetTick>
 8003c74:	4602      	mov	r2, r0
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	1ad3      	subs	r3, r2, r3
 8003c7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d901      	bls.n	8003c86 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e0cb      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c86:	4b49      	ldr	r3, [pc, #292]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003c88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c8a:	f003 0302 	and.w	r3, r3, #2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d0ee      	beq.n	8003c70 <HAL_RCC_OscConfig+0x334>
 8003c92:	e014      	b.n	8003cbe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c94:	f7fe ff9e 	bl	8002bd4 <HAL_GetTick>
 8003c98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c9a:	e00a      	b.n	8003cb2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c9c:	f7fe ff9a 	bl	8002bd4 <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d901      	bls.n	8003cb2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	e0b5      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cb2:	4b3e      	ldr	r3, [pc, #248]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003cb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d1ee      	bne.n	8003c9c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003cbe:	7dfb      	ldrb	r3, [r7, #23]
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d105      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cc4:	4b39      	ldr	r3, [pc, #228]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cc8:	4a38      	ldr	r2, [pc, #224]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003cca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cce:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	699b      	ldr	r3, [r3, #24]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	f000 80a1 	beq.w	8003e1c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003cda:	4b34      	ldr	r3, [pc, #208]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	f003 030c 	and.w	r3, r3, #12
 8003ce2:	2b08      	cmp	r3, #8
 8003ce4:	d05c      	beq.n	8003da0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	699b      	ldr	r3, [r3, #24]
 8003cea:	2b02      	cmp	r3, #2
 8003cec:	d141      	bne.n	8003d72 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cee:	4b31      	ldr	r3, [pc, #196]	@ (8003db4 <HAL_RCC_OscConfig+0x478>)
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cf4:	f7fe ff6e 	bl	8002bd4 <HAL_GetTick>
 8003cf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cfa:	e008      	b.n	8003d0e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cfc:	f7fe ff6a 	bl	8002bd4 <HAL_GetTick>
 8003d00:	4602      	mov	r2, r0
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	2b02      	cmp	r3, #2
 8003d08:	d901      	bls.n	8003d0e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e087      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d0e:	4b27      	ldr	r3, [pc, #156]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d1f0      	bne.n	8003cfc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	69da      	ldr	r2, [r3, #28]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6a1b      	ldr	r3, [r3, #32]
 8003d22:	431a      	orrs	r2, r3
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d28:	019b      	lsls	r3, r3, #6
 8003d2a:	431a      	orrs	r2, r3
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d30:	085b      	lsrs	r3, r3, #1
 8003d32:	3b01      	subs	r3, #1
 8003d34:	041b      	lsls	r3, r3, #16
 8003d36:	431a      	orrs	r2, r3
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d3c:	061b      	lsls	r3, r3, #24
 8003d3e:	491b      	ldr	r1, [pc, #108]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003d40:	4313      	orrs	r3, r2
 8003d42:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d44:	4b1b      	ldr	r3, [pc, #108]	@ (8003db4 <HAL_RCC_OscConfig+0x478>)
 8003d46:	2201      	movs	r2, #1
 8003d48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d4a:	f7fe ff43 	bl	8002bd4 <HAL_GetTick>
 8003d4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d50:	e008      	b.n	8003d64 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d52:	f7fe ff3f 	bl	8002bd4 <HAL_GetTick>
 8003d56:	4602      	mov	r2, r0
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	1ad3      	subs	r3, r2, r3
 8003d5c:	2b02      	cmp	r3, #2
 8003d5e:	d901      	bls.n	8003d64 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003d60:	2303      	movs	r3, #3
 8003d62:	e05c      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d64:	4b11      	ldr	r3, [pc, #68]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d0f0      	beq.n	8003d52 <HAL_RCC_OscConfig+0x416>
 8003d70:	e054      	b.n	8003e1c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d72:	4b10      	ldr	r3, [pc, #64]	@ (8003db4 <HAL_RCC_OscConfig+0x478>)
 8003d74:	2200      	movs	r2, #0
 8003d76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d78:	f7fe ff2c 	bl	8002bd4 <HAL_GetTick>
 8003d7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d7e:	e008      	b.n	8003d92 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d80:	f7fe ff28 	bl	8002bd4 <HAL_GetTick>
 8003d84:	4602      	mov	r2, r0
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	2b02      	cmp	r3, #2
 8003d8c:	d901      	bls.n	8003d92 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003d8e:	2303      	movs	r3, #3
 8003d90:	e045      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d92:	4b06      	ldr	r3, [pc, #24]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d1f0      	bne.n	8003d80 <HAL_RCC_OscConfig+0x444>
 8003d9e:	e03d      	b.n	8003e1c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	699b      	ldr	r3, [r3, #24]
 8003da4:	2b01      	cmp	r3, #1
 8003da6:	d107      	bne.n	8003db8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e038      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
 8003dac:	40023800 	.word	0x40023800
 8003db0:	40007000 	.word	0x40007000
 8003db4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003db8:	4b1b      	ldr	r3, [pc, #108]	@ (8003e28 <HAL_RCC_OscConfig+0x4ec>)
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	699b      	ldr	r3, [r3, #24]
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d028      	beq.n	8003e18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d121      	bne.n	8003e18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d11a      	bne.n	8003e18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003de2:	68fa      	ldr	r2, [r7, #12]
 8003de4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003de8:	4013      	ands	r3, r2
 8003dea:	687a      	ldr	r2, [r7, #4]
 8003dec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003dee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d111      	bne.n	8003e18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dfe:	085b      	lsrs	r3, r3, #1
 8003e00:	3b01      	subs	r3, #1
 8003e02:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d107      	bne.n	8003e18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e12:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d001      	beq.n	8003e1c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e000      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003e1c:	2300      	movs	r3, #0
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3718      	adds	r7, #24
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	bf00      	nop
 8003e28:	40023800 	.word	0x40023800

08003e2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b084      	sub	sp, #16
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
 8003e34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d101      	bne.n	8003e40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e0cc      	b.n	8003fda <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e40:	4b68      	ldr	r3, [pc, #416]	@ (8003fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 0307 	and.w	r3, r3, #7
 8003e48:	683a      	ldr	r2, [r7, #0]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d90c      	bls.n	8003e68 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e4e:	4b65      	ldr	r3, [pc, #404]	@ (8003fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e50:	683a      	ldr	r2, [r7, #0]
 8003e52:	b2d2      	uxtb	r2, r2
 8003e54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e56:	4b63      	ldr	r3, [pc, #396]	@ (8003fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 0307 	and.w	r3, r3, #7
 8003e5e:	683a      	ldr	r2, [r7, #0]
 8003e60:	429a      	cmp	r2, r3
 8003e62:	d001      	beq.n	8003e68 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e0b8      	b.n	8003fda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0302 	and.w	r3, r3, #2
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d020      	beq.n	8003eb6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0304 	and.w	r3, r3, #4
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d005      	beq.n	8003e8c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e80:	4b59      	ldr	r3, [pc, #356]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	4a58      	ldr	r2, [pc, #352]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e86:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003e8a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 0308 	and.w	r3, r3, #8
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d005      	beq.n	8003ea4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e98:	4b53      	ldr	r3, [pc, #332]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e9a:	689b      	ldr	r3, [r3, #8]
 8003e9c:	4a52      	ldr	r2, [pc, #328]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e9e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003ea2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ea4:	4b50      	ldr	r3, [pc, #320]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	494d      	ldr	r1, [pc, #308]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0301 	and.w	r3, r3, #1
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d044      	beq.n	8003f4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d107      	bne.n	8003eda <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eca:	4b47      	ldr	r3, [pc, #284]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d119      	bne.n	8003f0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e07f      	b.n	8003fda <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	2b02      	cmp	r3, #2
 8003ee0:	d003      	beq.n	8003eea <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ee6:	2b03      	cmp	r3, #3
 8003ee8:	d107      	bne.n	8003efa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003eea:	4b3f      	ldr	r3, [pc, #252]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d109      	bne.n	8003f0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e06f      	b.n	8003fda <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003efa:	4b3b      	ldr	r3, [pc, #236]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 0302 	and.w	r3, r3, #2
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d101      	bne.n	8003f0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	e067      	b.n	8003fda <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f0a:	4b37      	ldr	r3, [pc, #220]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	f023 0203 	bic.w	r2, r3, #3
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	4934      	ldr	r1, [pc, #208]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f1c:	f7fe fe5a 	bl	8002bd4 <HAL_GetTick>
 8003f20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f22:	e00a      	b.n	8003f3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f24:	f7fe fe56 	bl	8002bd4 <HAL_GetTick>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d901      	bls.n	8003f3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f36:	2303      	movs	r3, #3
 8003f38:	e04f      	b.n	8003fda <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f3a:	4b2b      	ldr	r3, [pc, #172]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	f003 020c 	and.w	r2, r3, #12
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d1eb      	bne.n	8003f24 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f4c:	4b25      	ldr	r3, [pc, #148]	@ (8003fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f003 0307 	and.w	r3, r3, #7
 8003f54:	683a      	ldr	r2, [r7, #0]
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d20c      	bcs.n	8003f74 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f5a:	4b22      	ldr	r3, [pc, #136]	@ (8003fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f5c:	683a      	ldr	r2, [r7, #0]
 8003f5e:	b2d2      	uxtb	r2, r2
 8003f60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f62:	4b20      	ldr	r3, [pc, #128]	@ (8003fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f003 0307 	and.w	r3, r3, #7
 8003f6a:	683a      	ldr	r2, [r7, #0]
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d001      	beq.n	8003f74 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e032      	b.n	8003fda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f003 0304 	and.w	r3, r3, #4
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d008      	beq.n	8003f92 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f80:	4b19      	ldr	r3, [pc, #100]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	68db      	ldr	r3, [r3, #12]
 8003f8c:	4916      	ldr	r1, [pc, #88]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 0308 	and.w	r3, r3, #8
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d009      	beq.n	8003fb2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f9e:	4b12      	ldr	r3, [pc, #72]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	691b      	ldr	r3, [r3, #16]
 8003faa:	00db      	lsls	r3, r3, #3
 8003fac:	490e      	ldr	r1, [pc, #56]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003fb2:	f000 f821 	bl	8003ff8 <HAL_RCC_GetSysClockFreq>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	091b      	lsrs	r3, r3, #4
 8003fbe:	f003 030f 	and.w	r3, r3, #15
 8003fc2:	490a      	ldr	r1, [pc, #40]	@ (8003fec <HAL_RCC_ClockConfig+0x1c0>)
 8003fc4:	5ccb      	ldrb	r3, [r1, r3]
 8003fc6:	fa22 f303 	lsr.w	r3, r2, r3
 8003fca:	4a09      	ldr	r2, [pc, #36]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8003fcc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003fce:	4b09      	ldr	r3, [pc, #36]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1c8>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f7fe fdba 	bl	8002b4c <HAL_InitTick>

  return HAL_OK;
 8003fd8:	2300      	movs	r3, #0
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3710      	adds	r7, #16
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	40023c00 	.word	0x40023c00
 8003fe8:	40023800 	.word	0x40023800
 8003fec:	08004de8 	.word	0x08004de8
 8003ff0:	20000030 	.word	0x20000030
 8003ff4:	20000060 	.word	0x20000060

08003ff8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ff8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ffc:	b090      	sub	sp, #64	@ 0x40
 8003ffe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004000:	2300      	movs	r3, #0
 8004002:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004004:	2300      	movs	r3, #0
 8004006:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004008:	2300      	movs	r3, #0
 800400a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800400c:	2300      	movs	r3, #0
 800400e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004010:	4b59      	ldr	r3, [pc, #356]	@ (8004178 <HAL_RCC_GetSysClockFreq+0x180>)
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	f003 030c 	and.w	r3, r3, #12
 8004018:	2b08      	cmp	r3, #8
 800401a:	d00d      	beq.n	8004038 <HAL_RCC_GetSysClockFreq+0x40>
 800401c:	2b08      	cmp	r3, #8
 800401e:	f200 80a1 	bhi.w	8004164 <HAL_RCC_GetSysClockFreq+0x16c>
 8004022:	2b00      	cmp	r3, #0
 8004024:	d002      	beq.n	800402c <HAL_RCC_GetSysClockFreq+0x34>
 8004026:	2b04      	cmp	r3, #4
 8004028:	d003      	beq.n	8004032 <HAL_RCC_GetSysClockFreq+0x3a>
 800402a:	e09b      	b.n	8004164 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800402c:	4b53      	ldr	r3, [pc, #332]	@ (800417c <HAL_RCC_GetSysClockFreq+0x184>)
 800402e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004030:	e09b      	b.n	800416a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004032:	4b53      	ldr	r3, [pc, #332]	@ (8004180 <HAL_RCC_GetSysClockFreq+0x188>)
 8004034:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004036:	e098      	b.n	800416a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004038:	4b4f      	ldr	r3, [pc, #316]	@ (8004178 <HAL_RCC_GetSysClockFreq+0x180>)
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004040:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004042:	4b4d      	ldr	r3, [pc, #308]	@ (8004178 <HAL_RCC_GetSysClockFreq+0x180>)
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d028      	beq.n	80040a0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800404e:	4b4a      	ldr	r3, [pc, #296]	@ (8004178 <HAL_RCC_GetSysClockFreq+0x180>)
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	099b      	lsrs	r3, r3, #6
 8004054:	2200      	movs	r2, #0
 8004056:	623b      	str	r3, [r7, #32]
 8004058:	627a      	str	r2, [r7, #36]	@ 0x24
 800405a:	6a3b      	ldr	r3, [r7, #32]
 800405c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004060:	2100      	movs	r1, #0
 8004062:	4b47      	ldr	r3, [pc, #284]	@ (8004180 <HAL_RCC_GetSysClockFreq+0x188>)
 8004064:	fb03 f201 	mul.w	r2, r3, r1
 8004068:	2300      	movs	r3, #0
 800406a:	fb00 f303 	mul.w	r3, r0, r3
 800406e:	4413      	add	r3, r2
 8004070:	4a43      	ldr	r2, [pc, #268]	@ (8004180 <HAL_RCC_GetSysClockFreq+0x188>)
 8004072:	fba0 1202 	umull	r1, r2, r0, r2
 8004076:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004078:	460a      	mov	r2, r1
 800407a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800407c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800407e:	4413      	add	r3, r2
 8004080:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004082:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004084:	2200      	movs	r2, #0
 8004086:	61bb      	str	r3, [r7, #24]
 8004088:	61fa      	str	r2, [r7, #28]
 800408a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800408e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004092:	f7fc f899 	bl	80001c8 <__aeabi_uldivmod>
 8004096:	4602      	mov	r2, r0
 8004098:	460b      	mov	r3, r1
 800409a:	4613      	mov	r3, r2
 800409c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800409e:	e053      	b.n	8004148 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040a0:	4b35      	ldr	r3, [pc, #212]	@ (8004178 <HAL_RCC_GetSysClockFreq+0x180>)
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	099b      	lsrs	r3, r3, #6
 80040a6:	2200      	movs	r2, #0
 80040a8:	613b      	str	r3, [r7, #16]
 80040aa:	617a      	str	r2, [r7, #20]
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80040b2:	f04f 0b00 	mov.w	fp, #0
 80040b6:	4652      	mov	r2, sl
 80040b8:	465b      	mov	r3, fp
 80040ba:	f04f 0000 	mov.w	r0, #0
 80040be:	f04f 0100 	mov.w	r1, #0
 80040c2:	0159      	lsls	r1, r3, #5
 80040c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040c8:	0150      	lsls	r0, r2, #5
 80040ca:	4602      	mov	r2, r0
 80040cc:	460b      	mov	r3, r1
 80040ce:	ebb2 080a 	subs.w	r8, r2, sl
 80040d2:	eb63 090b 	sbc.w	r9, r3, fp
 80040d6:	f04f 0200 	mov.w	r2, #0
 80040da:	f04f 0300 	mov.w	r3, #0
 80040de:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80040e2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80040e6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80040ea:	ebb2 0408 	subs.w	r4, r2, r8
 80040ee:	eb63 0509 	sbc.w	r5, r3, r9
 80040f2:	f04f 0200 	mov.w	r2, #0
 80040f6:	f04f 0300 	mov.w	r3, #0
 80040fa:	00eb      	lsls	r3, r5, #3
 80040fc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004100:	00e2      	lsls	r2, r4, #3
 8004102:	4614      	mov	r4, r2
 8004104:	461d      	mov	r5, r3
 8004106:	eb14 030a 	adds.w	r3, r4, sl
 800410a:	603b      	str	r3, [r7, #0]
 800410c:	eb45 030b 	adc.w	r3, r5, fp
 8004110:	607b      	str	r3, [r7, #4]
 8004112:	f04f 0200 	mov.w	r2, #0
 8004116:	f04f 0300 	mov.w	r3, #0
 800411a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800411e:	4629      	mov	r1, r5
 8004120:	028b      	lsls	r3, r1, #10
 8004122:	4621      	mov	r1, r4
 8004124:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004128:	4621      	mov	r1, r4
 800412a:	028a      	lsls	r2, r1, #10
 800412c:	4610      	mov	r0, r2
 800412e:	4619      	mov	r1, r3
 8004130:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004132:	2200      	movs	r2, #0
 8004134:	60bb      	str	r3, [r7, #8]
 8004136:	60fa      	str	r2, [r7, #12]
 8004138:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800413c:	f7fc f844 	bl	80001c8 <__aeabi_uldivmod>
 8004140:	4602      	mov	r2, r0
 8004142:	460b      	mov	r3, r1
 8004144:	4613      	mov	r3, r2
 8004146:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004148:	4b0b      	ldr	r3, [pc, #44]	@ (8004178 <HAL_RCC_GetSysClockFreq+0x180>)
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	0c1b      	lsrs	r3, r3, #16
 800414e:	f003 0303 	and.w	r3, r3, #3
 8004152:	3301      	adds	r3, #1
 8004154:	005b      	lsls	r3, r3, #1
 8004156:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004158:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800415a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800415c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004160:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004162:	e002      	b.n	800416a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004164:	4b05      	ldr	r3, [pc, #20]	@ (800417c <HAL_RCC_GetSysClockFreq+0x184>)
 8004166:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004168:	bf00      	nop
    }
  }
  return sysclockfreq;
 800416a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800416c:	4618      	mov	r0, r3
 800416e:	3740      	adds	r7, #64	@ 0x40
 8004170:	46bd      	mov	sp, r7
 8004172:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004176:	bf00      	nop
 8004178:	40023800 	.word	0x40023800
 800417c:	00f42400 	.word	0x00f42400
 8004180:	017d7840 	.word	0x017d7840

08004184 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b082      	sub	sp, #8
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d101      	bne.n	8004196 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e07b      	b.n	800428e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800419a:	2b00      	cmp	r3, #0
 800419c:	d108      	bne.n	80041b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041a6:	d009      	beq.n	80041bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2200      	movs	r2, #0
 80041ac:	61da      	str	r2, [r3, #28]
 80041ae:	e005      	b.n	80041bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2200      	movs	r2, #0
 80041b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2200      	movs	r2, #0
 80041c0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d106      	bne.n	80041dc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f7fd fd6c 	bl	8001cb4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2202      	movs	r2, #2
 80041e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041f2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004204:	431a      	orrs	r2, r3
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800420e:	431a      	orrs	r2, r3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	691b      	ldr	r3, [r3, #16]
 8004214:	f003 0302 	and.w	r3, r3, #2
 8004218:	431a      	orrs	r2, r3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	695b      	ldr	r3, [r3, #20]
 800421e:	f003 0301 	and.w	r3, r3, #1
 8004222:	431a      	orrs	r2, r3
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	699b      	ldr	r3, [r3, #24]
 8004228:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800422c:	431a      	orrs	r2, r3
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	69db      	ldr	r3, [r3, #28]
 8004232:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004236:	431a      	orrs	r2, r3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6a1b      	ldr	r3, [r3, #32]
 800423c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004240:	ea42 0103 	orr.w	r1, r2, r3
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004248:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	430a      	orrs	r2, r1
 8004252:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	699b      	ldr	r3, [r3, #24]
 8004258:	0c1b      	lsrs	r3, r3, #16
 800425a:	f003 0104 	and.w	r1, r3, #4
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004262:	f003 0210 	and.w	r2, r3, #16
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	430a      	orrs	r2, r1
 800426c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	69da      	ldr	r2, [r3, #28]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800427c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2200      	movs	r2, #0
 8004282:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800428c:	2300      	movs	r3, #0
}
 800428e:	4618      	mov	r0, r3
 8004290:	3708      	adds	r7, #8
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}

08004296 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8004296:	b580      	push	{r7, lr}
 8004298:	b082      	sub	sp, #8
 800429a:	af00      	add	r7, sp, #0
 800429c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d101      	bne.n	80042a8 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	e01a      	b.n	80042de <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2202      	movs	r2, #2
 80042ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80042be:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	f7fd fd3f 	bl	8001d44 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2200      	movs	r2, #0
 80042ca:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2200      	movs	r2, #0
 80042d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2200      	movs	r2, #0
 80042d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80042dc:	2300      	movs	r3, #0
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3708      	adds	r7, #8
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}

080042e6 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042e6:	b580      	push	{r7, lr}
 80042e8:	b088      	sub	sp, #32
 80042ea:	af00      	add	r7, sp, #0
 80042ec:	60f8      	str	r0, [r7, #12]
 80042ee:	60b9      	str	r1, [r7, #8]
 80042f0:	603b      	str	r3, [r7, #0]
 80042f2:	4613      	mov	r3, r2
 80042f4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80042f6:	f7fe fc6d 	bl	8002bd4 <HAL_GetTick>
 80042fa:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80042fc:	88fb      	ldrh	r3, [r7, #6]
 80042fe:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004306:	b2db      	uxtb	r3, r3
 8004308:	2b01      	cmp	r3, #1
 800430a:	d001      	beq.n	8004310 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800430c:	2302      	movs	r3, #2
 800430e:	e12a      	b.n	8004566 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d002      	beq.n	800431c <HAL_SPI_Transmit+0x36>
 8004316:	88fb      	ldrh	r3, [r7, #6]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d101      	bne.n	8004320 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	e122      	b.n	8004566 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004326:	2b01      	cmp	r3, #1
 8004328:	d101      	bne.n	800432e <HAL_SPI_Transmit+0x48>
 800432a:	2302      	movs	r3, #2
 800432c:	e11b      	b.n	8004566 <HAL_SPI_Transmit+0x280>
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2201      	movs	r2, #1
 8004332:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2203      	movs	r2, #3
 800433a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2200      	movs	r2, #0
 8004342:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	68ba      	ldr	r2, [r7, #8]
 8004348:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	88fa      	ldrh	r2, [r7, #6]
 800434e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	88fa      	ldrh	r2, [r7, #6]
 8004354:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2200      	movs	r2, #0
 800435a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2200      	movs	r2, #0
 8004360:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2200      	movs	r2, #0
 8004366:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2200      	movs	r2, #0
 800436c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2200      	movs	r2, #0
 8004372:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800437c:	d10f      	bne.n	800439e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800438c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	681a      	ldr	r2, [r3, #0]
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800439c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043a8:	2b40      	cmp	r3, #64	@ 0x40
 80043aa:	d007      	beq.n	80043bc <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80043ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	68db      	ldr	r3, [r3, #12]
 80043c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043c4:	d152      	bne.n	800446c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d002      	beq.n	80043d4 <HAL_SPI_Transmit+0xee>
 80043ce:	8b7b      	ldrh	r3, [r7, #26]
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	d145      	bne.n	8004460 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043d8:	881a      	ldrh	r2, [r3, #0]
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043e4:	1c9a      	adds	r2, r3, #2
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043ee:	b29b      	uxth	r3, r3
 80043f0:	3b01      	subs	r3, #1
 80043f2:	b29a      	uxth	r2, r3
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80043f8:	e032      	b.n	8004460 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	f003 0302 	and.w	r3, r3, #2
 8004404:	2b02      	cmp	r3, #2
 8004406:	d112      	bne.n	800442e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800440c:	881a      	ldrh	r2, [r3, #0]
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004418:	1c9a      	adds	r2, r3, #2
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004422:	b29b      	uxth	r3, r3
 8004424:	3b01      	subs	r3, #1
 8004426:	b29a      	uxth	r2, r3
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800442c:	e018      	b.n	8004460 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800442e:	f7fe fbd1 	bl	8002bd4 <HAL_GetTick>
 8004432:	4602      	mov	r2, r0
 8004434:	69fb      	ldr	r3, [r7, #28]
 8004436:	1ad3      	subs	r3, r2, r3
 8004438:	683a      	ldr	r2, [r7, #0]
 800443a:	429a      	cmp	r2, r3
 800443c:	d803      	bhi.n	8004446 <HAL_SPI_Transmit+0x160>
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004444:	d102      	bne.n	800444c <HAL_SPI_Transmit+0x166>
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d109      	bne.n	8004460 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2200      	movs	r2, #0
 8004458:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800445c:	2303      	movs	r3, #3
 800445e:	e082      	b.n	8004566 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004464:	b29b      	uxth	r3, r3
 8004466:	2b00      	cmp	r3, #0
 8004468:	d1c7      	bne.n	80043fa <HAL_SPI_Transmit+0x114>
 800446a:	e053      	b.n	8004514 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d002      	beq.n	800447a <HAL_SPI_Transmit+0x194>
 8004474:	8b7b      	ldrh	r3, [r7, #26]
 8004476:	2b01      	cmp	r3, #1
 8004478:	d147      	bne.n	800450a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	330c      	adds	r3, #12
 8004484:	7812      	ldrb	r2, [r2, #0]
 8004486:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800448c:	1c5a      	adds	r2, r3, #1
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004496:	b29b      	uxth	r3, r3
 8004498:	3b01      	subs	r3, #1
 800449a:	b29a      	uxth	r2, r3
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80044a0:	e033      	b.n	800450a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	f003 0302 	and.w	r3, r3, #2
 80044ac:	2b02      	cmp	r3, #2
 80044ae:	d113      	bne.n	80044d8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	330c      	adds	r3, #12
 80044ba:	7812      	ldrb	r2, [r2, #0]
 80044bc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044c2:	1c5a      	adds	r2, r3, #1
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044cc:	b29b      	uxth	r3, r3
 80044ce:	3b01      	subs	r3, #1
 80044d0:	b29a      	uxth	r2, r3
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80044d6:	e018      	b.n	800450a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044d8:	f7fe fb7c 	bl	8002bd4 <HAL_GetTick>
 80044dc:	4602      	mov	r2, r0
 80044de:	69fb      	ldr	r3, [r7, #28]
 80044e0:	1ad3      	subs	r3, r2, r3
 80044e2:	683a      	ldr	r2, [r7, #0]
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d803      	bhi.n	80044f0 <HAL_SPI_Transmit+0x20a>
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ee:	d102      	bne.n	80044f6 <HAL_SPI_Transmit+0x210>
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d109      	bne.n	800450a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2201      	movs	r2, #1
 80044fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2200      	movs	r2, #0
 8004502:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	e02d      	b.n	8004566 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800450e:	b29b      	uxth	r3, r3
 8004510:	2b00      	cmp	r3, #0
 8004512:	d1c6      	bne.n	80044a2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004514:	69fa      	ldr	r2, [r7, #28]
 8004516:	6839      	ldr	r1, [r7, #0]
 8004518:	68f8      	ldr	r0, [r7, #12]
 800451a:	f000 fbd9 	bl	8004cd0 <SPI_EndRxTxTransaction>
 800451e:	4603      	mov	r3, r0
 8004520:	2b00      	cmp	r3, #0
 8004522:	d002      	beq.n	800452a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2220      	movs	r2, #32
 8004528:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d10a      	bne.n	8004548 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004532:	2300      	movs	r3, #0
 8004534:	617b      	str	r3, [r7, #20]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	68db      	ldr	r3, [r3, #12]
 800453c:	617b      	str	r3, [r7, #20]
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	617b      	str	r3, [r7, #20]
 8004546:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2200      	movs	r2, #0
 8004554:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800455c:	2b00      	cmp	r3, #0
 800455e:	d001      	beq.n	8004564 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	e000      	b.n	8004566 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004564:	2300      	movs	r3, #0
  }
}
 8004566:	4618      	mov	r0, r3
 8004568:	3720      	adds	r7, #32
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}

0800456e <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800456e:	b580      	push	{r7, lr}
 8004570:	b088      	sub	sp, #32
 8004572:	af02      	add	r7, sp, #8
 8004574:	60f8      	str	r0, [r7, #12]
 8004576:	60b9      	str	r1, [r7, #8]
 8004578:	603b      	str	r3, [r7, #0]
 800457a:	4613      	mov	r3, r2
 800457c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004584:	b2db      	uxtb	r3, r3
 8004586:	2b01      	cmp	r3, #1
 8004588:	d001      	beq.n	800458e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800458a:	2302      	movs	r3, #2
 800458c:	e104      	b.n	8004798 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d002      	beq.n	800459a <HAL_SPI_Receive+0x2c>
 8004594:	88fb      	ldrh	r3, [r7, #6]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d101      	bne.n	800459e <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e0fc      	b.n	8004798 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80045a6:	d112      	bne.n	80045ce <HAL_SPI_Receive+0x60>
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d10e      	bne.n	80045ce <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2204      	movs	r2, #4
 80045b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80045b8:	88fa      	ldrh	r2, [r7, #6]
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	9300      	str	r3, [sp, #0]
 80045be:	4613      	mov	r3, r2
 80045c0:	68ba      	ldr	r2, [r7, #8]
 80045c2:	68b9      	ldr	r1, [r7, #8]
 80045c4:	68f8      	ldr	r0, [r7, #12]
 80045c6:	f000 f8eb 	bl	80047a0 <HAL_SPI_TransmitReceive>
 80045ca:	4603      	mov	r3, r0
 80045cc:	e0e4      	b.n	8004798 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045ce:	f7fe fb01 	bl	8002bd4 <HAL_GetTick>
 80045d2:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d101      	bne.n	80045e2 <HAL_SPI_Receive+0x74>
 80045de:	2302      	movs	r3, #2
 80045e0:	e0da      	b.n	8004798 <HAL_SPI_Receive+0x22a>
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2201      	movs	r2, #1
 80045e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2204      	movs	r2, #4
 80045ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2200      	movs	r2, #0
 80045f6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	68ba      	ldr	r2, [r7, #8]
 80045fc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	88fa      	ldrh	r2, [r7, #6]
 8004602:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	88fa      	ldrh	r2, [r7, #6]
 8004608:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2200      	movs	r2, #0
 800460e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2200      	movs	r2, #0
 8004614:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2200      	movs	r2, #0
 800461a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2200      	movs	r2, #0
 8004620:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2200      	movs	r2, #0
 8004626:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004630:	d10f      	bne.n	8004652 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004640:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004650:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800465c:	2b40      	cmp	r3, #64	@ 0x40
 800465e:	d007      	beq.n	8004670 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800466e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d170      	bne.n	800475a <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004678:	e035      	b.n	80046e6 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	f003 0301 	and.w	r3, r3, #1
 8004684:	2b01      	cmp	r3, #1
 8004686:	d115      	bne.n	80046b4 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f103 020c 	add.w	r2, r3, #12
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004694:	7812      	ldrb	r2, [r2, #0]
 8004696:	b2d2      	uxtb	r2, r2
 8004698:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800469e:	1c5a      	adds	r2, r3, #1
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046a8:	b29b      	uxth	r3, r3
 80046aa:	3b01      	subs	r3, #1
 80046ac:	b29a      	uxth	r2, r3
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80046b2:	e018      	b.n	80046e6 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046b4:	f7fe fa8e 	bl	8002bd4 <HAL_GetTick>
 80046b8:	4602      	mov	r2, r0
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	683a      	ldr	r2, [r7, #0]
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d803      	bhi.n	80046cc <HAL_SPI_Receive+0x15e>
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046ca:	d102      	bne.n	80046d2 <HAL_SPI_Receive+0x164>
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d109      	bne.n	80046e6 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2201      	movs	r2, #1
 80046d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2200      	movs	r2, #0
 80046de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80046e2:	2303      	movs	r3, #3
 80046e4:	e058      	b.n	8004798 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046ea:	b29b      	uxth	r3, r3
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d1c4      	bne.n	800467a <HAL_SPI_Receive+0x10c>
 80046f0:	e038      	b.n	8004764 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	f003 0301 	and.w	r3, r3, #1
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d113      	bne.n	8004728 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	68da      	ldr	r2, [r3, #12]
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800470a:	b292      	uxth	r2, r2
 800470c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004712:	1c9a      	adds	r2, r3, #2
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800471c:	b29b      	uxth	r3, r3
 800471e:	3b01      	subs	r3, #1
 8004720:	b29a      	uxth	r2, r3
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004726:	e018      	b.n	800475a <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004728:	f7fe fa54 	bl	8002bd4 <HAL_GetTick>
 800472c:	4602      	mov	r2, r0
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	683a      	ldr	r2, [r7, #0]
 8004734:	429a      	cmp	r2, r3
 8004736:	d803      	bhi.n	8004740 <HAL_SPI_Receive+0x1d2>
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800473e:	d102      	bne.n	8004746 <HAL_SPI_Receive+0x1d8>
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d109      	bne.n	800475a <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2201      	movs	r2, #1
 800474a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2200      	movs	r2, #0
 8004752:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004756:	2303      	movs	r3, #3
 8004758:	e01e      	b.n	8004798 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800475e:	b29b      	uxth	r3, r3
 8004760:	2b00      	cmp	r3, #0
 8004762:	d1c6      	bne.n	80046f2 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004764:	697a      	ldr	r2, [r7, #20]
 8004766:	6839      	ldr	r1, [r7, #0]
 8004768:	68f8      	ldr	r0, [r7, #12]
 800476a:	f000 fa4b 	bl	8004c04 <SPI_EndRxTransaction>
 800476e:	4603      	mov	r3, r0
 8004770:	2b00      	cmp	r3, #0
 8004772:	d002      	beq.n	800477a <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2220      	movs	r2, #32
 8004778:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2201      	movs	r2, #1
 800477e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2200      	movs	r2, #0
 8004786:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800478e:	2b00      	cmp	r3, #0
 8004790:	d001      	beq.n	8004796 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	e000      	b.n	8004798 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004796:	2300      	movs	r3, #0
  }
}
 8004798:	4618      	mov	r0, r3
 800479a:	3718      	adds	r7, #24
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}

080047a0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b08a      	sub	sp, #40	@ 0x28
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	60f8      	str	r0, [r7, #12]
 80047a8:	60b9      	str	r1, [r7, #8]
 80047aa:	607a      	str	r2, [r7, #4]
 80047ac:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80047ae:	2301      	movs	r3, #1
 80047b0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047b2:	f7fe fa0f 	bl	8002bd4 <HAL_GetTick>
 80047b6:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80047be:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80047c6:	887b      	ldrh	r3, [r7, #2]
 80047c8:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80047ca:	7ffb      	ldrb	r3, [r7, #31]
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d00c      	beq.n	80047ea <HAL_SPI_TransmitReceive+0x4a>
 80047d0:	69bb      	ldr	r3, [r7, #24]
 80047d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047d6:	d106      	bne.n	80047e6 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d102      	bne.n	80047e6 <HAL_SPI_TransmitReceive+0x46>
 80047e0:	7ffb      	ldrb	r3, [r7, #31]
 80047e2:	2b04      	cmp	r3, #4
 80047e4:	d001      	beq.n	80047ea <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80047e6:	2302      	movs	r3, #2
 80047e8:	e17f      	b.n	8004aea <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d005      	beq.n	80047fc <HAL_SPI_TransmitReceive+0x5c>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d002      	beq.n	80047fc <HAL_SPI_TransmitReceive+0x5c>
 80047f6:	887b      	ldrh	r3, [r7, #2]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d101      	bne.n	8004800 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80047fc:	2301      	movs	r3, #1
 80047fe:	e174      	b.n	8004aea <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004806:	2b01      	cmp	r3, #1
 8004808:	d101      	bne.n	800480e <HAL_SPI_TransmitReceive+0x6e>
 800480a:	2302      	movs	r3, #2
 800480c:	e16d      	b.n	8004aea <HAL_SPI_TransmitReceive+0x34a>
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2201      	movs	r2, #1
 8004812:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800481c:	b2db      	uxtb	r3, r3
 800481e:	2b04      	cmp	r3, #4
 8004820:	d003      	beq.n	800482a <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2205      	movs	r2, #5
 8004826:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2200      	movs	r2, #0
 800482e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	687a      	ldr	r2, [r7, #4]
 8004834:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	887a      	ldrh	r2, [r7, #2]
 800483a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	887a      	ldrh	r2, [r7, #2]
 8004840:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	68ba      	ldr	r2, [r7, #8]
 8004846:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	887a      	ldrh	r2, [r7, #2]
 800484c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	887a      	ldrh	r2, [r7, #2]
 8004852:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2200      	movs	r2, #0
 8004858:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2200      	movs	r2, #0
 800485e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800486a:	2b40      	cmp	r3, #64	@ 0x40
 800486c:	d007      	beq.n	800487e <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800487c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	68db      	ldr	r3, [r3, #12]
 8004882:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004886:	d17e      	bne.n	8004986 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d002      	beq.n	8004896 <HAL_SPI_TransmitReceive+0xf6>
 8004890:	8afb      	ldrh	r3, [r7, #22]
 8004892:	2b01      	cmp	r3, #1
 8004894:	d16c      	bne.n	8004970 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800489a:	881a      	ldrh	r2, [r3, #0]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048a6:	1c9a      	adds	r2, r3, #2
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	3b01      	subs	r3, #1
 80048b4:	b29a      	uxth	r2, r3
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048ba:	e059      	b.n	8004970 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	f003 0302 	and.w	r3, r3, #2
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d11b      	bne.n	8004902 <HAL_SPI_TransmitReceive+0x162>
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048ce:	b29b      	uxth	r3, r3
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d016      	beq.n	8004902 <HAL_SPI_TransmitReceive+0x162>
 80048d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	d113      	bne.n	8004902 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048de:	881a      	ldrh	r2, [r3, #0]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ea:	1c9a      	adds	r2, r3, #2
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048f4:	b29b      	uxth	r3, r3
 80048f6:	3b01      	subs	r3, #1
 80048f8:	b29a      	uxth	r2, r3
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80048fe:	2300      	movs	r3, #0
 8004900:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	f003 0301 	and.w	r3, r3, #1
 800490c:	2b01      	cmp	r3, #1
 800490e:	d119      	bne.n	8004944 <HAL_SPI_TransmitReceive+0x1a4>
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004914:	b29b      	uxth	r3, r3
 8004916:	2b00      	cmp	r3, #0
 8004918:	d014      	beq.n	8004944 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	68da      	ldr	r2, [r3, #12]
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004924:	b292      	uxth	r2, r2
 8004926:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800492c:	1c9a      	adds	r2, r3, #2
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004936:	b29b      	uxth	r3, r3
 8004938:	3b01      	subs	r3, #1
 800493a:	b29a      	uxth	r2, r3
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004940:	2301      	movs	r3, #1
 8004942:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004944:	f7fe f946 	bl	8002bd4 <HAL_GetTick>
 8004948:	4602      	mov	r2, r0
 800494a:	6a3b      	ldr	r3, [r7, #32]
 800494c:	1ad3      	subs	r3, r2, r3
 800494e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004950:	429a      	cmp	r2, r3
 8004952:	d80d      	bhi.n	8004970 <HAL_SPI_TransmitReceive+0x1d0>
 8004954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800495a:	d009      	beq.n	8004970 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	2201      	movs	r2, #1
 8004960:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2200      	movs	r2, #0
 8004968:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800496c:	2303      	movs	r3, #3
 800496e:	e0bc      	b.n	8004aea <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004974:	b29b      	uxth	r3, r3
 8004976:	2b00      	cmp	r3, #0
 8004978:	d1a0      	bne.n	80048bc <HAL_SPI_TransmitReceive+0x11c>
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800497e:	b29b      	uxth	r3, r3
 8004980:	2b00      	cmp	r3, #0
 8004982:	d19b      	bne.n	80048bc <HAL_SPI_TransmitReceive+0x11c>
 8004984:	e082      	b.n	8004a8c <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d002      	beq.n	8004994 <HAL_SPI_TransmitReceive+0x1f4>
 800498e:	8afb      	ldrh	r3, [r7, #22]
 8004990:	2b01      	cmp	r3, #1
 8004992:	d171      	bne.n	8004a78 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	330c      	adds	r3, #12
 800499e:	7812      	ldrb	r2, [r2, #0]
 80049a0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049a6:	1c5a      	adds	r2, r3, #1
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049b0:	b29b      	uxth	r3, r3
 80049b2:	3b01      	subs	r3, #1
 80049b4:	b29a      	uxth	r2, r3
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049ba:	e05d      	b.n	8004a78 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	f003 0302 	and.w	r3, r3, #2
 80049c6:	2b02      	cmp	r3, #2
 80049c8:	d11c      	bne.n	8004a04 <HAL_SPI_TransmitReceive+0x264>
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049ce:	b29b      	uxth	r3, r3
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d017      	beq.n	8004a04 <HAL_SPI_TransmitReceive+0x264>
 80049d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d6:	2b01      	cmp	r3, #1
 80049d8:	d114      	bne.n	8004a04 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	330c      	adds	r3, #12
 80049e4:	7812      	ldrb	r2, [r2, #0]
 80049e6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049ec:	1c5a      	adds	r2, r3, #1
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049f6:	b29b      	uxth	r3, r3
 80049f8:	3b01      	subs	r3, #1
 80049fa:	b29a      	uxth	r2, r3
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a00:	2300      	movs	r3, #0
 8004a02:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	f003 0301 	and.w	r3, r3, #1
 8004a0e:	2b01      	cmp	r3, #1
 8004a10:	d119      	bne.n	8004a46 <HAL_SPI_TransmitReceive+0x2a6>
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a16:	b29b      	uxth	r3, r3
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d014      	beq.n	8004a46 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	68da      	ldr	r2, [r3, #12]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a26:	b2d2      	uxtb	r2, r2
 8004a28:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a2e:	1c5a      	adds	r2, r3, #1
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	3b01      	subs	r3, #1
 8004a3c:	b29a      	uxth	r2, r3
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004a42:	2301      	movs	r3, #1
 8004a44:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004a46:	f7fe f8c5 	bl	8002bd4 <HAL_GetTick>
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	6a3b      	ldr	r3, [r7, #32]
 8004a4e:	1ad3      	subs	r3, r2, r3
 8004a50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d803      	bhi.n	8004a5e <HAL_SPI_TransmitReceive+0x2be>
 8004a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a5c:	d102      	bne.n	8004a64 <HAL_SPI_TransmitReceive+0x2c4>
 8004a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d109      	bne.n	8004a78 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2201      	movs	r2, #1
 8004a68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004a74:	2303      	movs	r3, #3
 8004a76:	e038      	b.n	8004aea <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a7c:	b29b      	uxth	r3, r3
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d19c      	bne.n	80049bc <HAL_SPI_TransmitReceive+0x21c>
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a86:	b29b      	uxth	r3, r3
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d197      	bne.n	80049bc <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a8c:	6a3a      	ldr	r2, [r7, #32]
 8004a8e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004a90:	68f8      	ldr	r0, [r7, #12]
 8004a92:	f000 f91d 	bl	8004cd0 <SPI_EndRxTxTransaction>
 8004a96:	4603      	mov	r3, r0
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d008      	beq.n	8004aae <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2220      	movs	r2, #32
 8004aa0:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	e01d      	b.n	8004aea <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d10a      	bne.n	8004acc <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	613b      	str	r3, [r7, #16]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	613b      	str	r3, [r7, #16]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	613b      	str	r3, [r7, #16]
 8004aca:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d001      	beq.n	8004ae8 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e000      	b.n	8004aea <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004ae8:	2300      	movs	r3, #0
  }
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3728      	adds	r7, #40	@ 0x28
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
	...

08004af4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b088      	sub	sp, #32
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	603b      	str	r3, [r7, #0]
 8004b00:	4613      	mov	r3, r2
 8004b02:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004b04:	f7fe f866 	bl	8002bd4 <HAL_GetTick>
 8004b08:	4602      	mov	r2, r0
 8004b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b0c:	1a9b      	subs	r3, r3, r2
 8004b0e:	683a      	ldr	r2, [r7, #0]
 8004b10:	4413      	add	r3, r2
 8004b12:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004b14:	f7fe f85e 	bl	8002bd4 <HAL_GetTick>
 8004b18:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004b1a:	4b39      	ldr	r3, [pc, #228]	@ (8004c00 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	015b      	lsls	r3, r3, #5
 8004b20:	0d1b      	lsrs	r3, r3, #20
 8004b22:	69fa      	ldr	r2, [r7, #28]
 8004b24:	fb02 f303 	mul.w	r3, r2, r3
 8004b28:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b2a:	e055      	b.n	8004bd8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b32:	d051      	beq.n	8004bd8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b34:	f7fe f84e 	bl	8002bd4 <HAL_GetTick>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	69bb      	ldr	r3, [r7, #24]
 8004b3c:	1ad3      	subs	r3, r2, r3
 8004b3e:	69fa      	ldr	r2, [r7, #28]
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d902      	bls.n	8004b4a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004b44:	69fb      	ldr	r3, [r7, #28]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d13d      	bne.n	8004bc6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	685a      	ldr	r2, [r3, #4]
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004b58:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b62:	d111      	bne.n	8004b88 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b6c:	d004      	beq.n	8004b78 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b76:	d107      	bne.n	8004b88 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b86:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b90:	d10f      	bne.n	8004bb2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004ba0:	601a      	str	r2, [r3, #0]
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004bb0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	e018      	b.n	8004bf8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d102      	bne.n	8004bd2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	61fb      	str	r3, [r7, #28]
 8004bd0:	e002      	b.n	8004bd8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	3b01      	subs	r3, #1
 8004bd6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	689a      	ldr	r2, [r3, #8]
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	4013      	ands	r3, r2
 8004be2:	68ba      	ldr	r2, [r7, #8]
 8004be4:	429a      	cmp	r2, r3
 8004be6:	bf0c      	ite	eq
 8004be8:	2301      	moveq	r3, #1
 8004bea:	2300      	movne	r3, #0
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	461a      	mov	r2, r3
 8004bf0:	79fb      	ldrb	r3, [r7, #7]
 8004bf2:	429a      	cmp	r2, r3
 8004bf4:	d19a      	bne.n	8004b2c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004bf6:	2300      	movs	r3, #0
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3720      	adds	r7, #32
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}
 8004c00:	20000030 	.word	0x20000030

08004c04 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b086      	sub	sp, #24
 8004c08:	af02      	add	r7, sp, #8
 8004c0a:	60f8      	str	r0, [r7, #12]
 8004c0c:	60b9      	str	r1, [r7, #8]
 8004c0e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c18:	d111      	bne.n	8004c3e <SPI_EndRxTransaction+0x3a>
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c22:	d004      	beq.n	8004c2e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c2c:	d107      	bne.n	8004c3e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c3c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c46:	d12a      	bne.n	8004c9e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c50:	d012      	beq.n	8004c78 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	9300      	str	r3, [sp, #0]
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	2180      	movs	r1, #128	@ 0x80
 8004c5c:	68f8      	ldr	r0, [r7, #12]
 8004c5e:	f7ff ff49 	bl	8004af4 <SPI_WaitFlagStateUntilTimeout>
 8004c62:	4603      	mov	r3, r0
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d02d      	beq.n	8004cc4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c6c:	f043 0220 	orr.w	r2, r3, #32
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004c74:	2303      	movs	r3, #3
 8004c76:	e026      	b.n	8004cc6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	9300      	str	r3, [sp, #0]
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	2101      	movs	r1, #1
 8004c82:	68f8      	ldr	r0, [r7, #12]
 8004c84:	f7ff ff36 	bl	8004af4 <SPI_WaitFlagStateUntilTimeout>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d01a      	beq.n	8004cc4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c92:	f043 0220 	orr.w	r2, r3, #32
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004c9a:	2303      	movs	r3, #3
 8004c9c:	e013      	b.n	8004cc6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	9300      	str	r3, [sp, #0]
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	2101      	movs	r1, #1
 8004ca8:	68f8      	ldr	r0, [r7, #12]
 8004caa:	f7ff ff23 	bl	8004af4 <SPI_WaitFlagStateUntilTimeout>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d007      	beq.n	8004cc4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cb8:	f043 0220 	orr.w	r2, r3, #32
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004cc0:	2303      	movs	r3, #3
 8004cc2:	e000      	b.n	8004cc6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004cc4:	2300      	movs	r3, #0
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3710      	adds	r7, #16
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}
	...

08004cd0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b088      	sub	sp, #32
 8004cd4:	af02      	add	r7, sp, #8
 8004cd6:	60f8      	str	r0, [r7, #12]
 8004cd8:	60b9      	str	r1, [r7, #8]
 8004cda:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	9300      	str	r3, [sp, #0]
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	2102      	movs	r1, #2
 8004ce6:	68f8      	ldr	r0, [r7, #12]
 8004ce8:	f7ff ff04 	bl	8004af4 <SPI_WaitFlagStateUntilTimeout>
 8004cec:	4603      	mov	r3, r0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d007      	beq.n	8004d02 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cf6:	f043 0220 	orr.w	r2, r3, #32
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004cfe:	2303      	movs	r3, #3
 8004d00:	e032      	b.n	8004d68 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004d02:	4b1b      	ldr	r3, [pc, #108]	@ (8004d70 <SPI_EndRxTxTransaction+0xa0>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a1b      	ldr	r2, [pc, #108]	@ (8004d74 <SPI_EndRxTxTransaction+0xa4>)
 8004d08:	fba2 2303 	umull	r2, r3, r2, r3
 8004d0c:	0d5b      	lsrs	r3, r3, #21
 8004d0e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004d12:	fb02 f303 	mul.w	r3, r2, r3
 8004d16:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d20:	d112      	bne.n	8004d48 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	9300      	str	r3, [sp, #0]
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	2180      	movs	r1, #128	@ 0x80
 8004d2c:	68f8      	ldr	r0, [r7, #12]
 8004d2e:	f7ff fee1 	bl	8004af4 <SPI_WaitFlagStateUntilTimeout>
 8004d32:	4603      	mov	r3, r0
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d016      	beq.n	8004d66 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d3c:	f043 0220 	orr.w	r2, r3, #32
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004d44:	2303      	movs	r3, #3
 8004d46:	e00f      	b.n	8004d68 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d00a      	beq.n	8004d64 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	3b01      	subs	r3, #1
 8004d52:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	689b      	ldr	r3, [r3, #8]
 8004d5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d5e:	2b80      	cmp	r3, #128	@ 0x80
 8004d60:	d0f2      	beq.n	8004d48 <SPI_EndRxTxTransaction+0x78>
 8004d62:	e000      	b.n	8004d66 <SPI_EndRxTxTransaction+0x96>
        break;
 8004d64:	bf00      	nop
  }

  return HAL_OK;
 8004d66:	2300      	movs	r3, #0
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	3718      	adds	r7, #24
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}
 8004d70:	20000030 	.word	0x20000030
 8004d74:	165e9f81 	.word	0x165e9f81

08004d78 <memset>:
 8004d78:	4402      	add	r2, r0
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d100      	bne.n	8004d82 <memset+0xa>
 8004d80:	4770      	bx	lr
 8004d82:	f803 1b01 	strb.w	r1, [r3], #1
 8004d86:	e7f9      	b.n	8004d7c <memset+0x4>

08004d88 <__libc_init_array>:
 8004d88:	b570      	push	{r4, r5, r6, lr}
 8004d8a:	4d0d      	ldr	r5, [pc, #52]	@ (8004dc0 <__libc_init_array+0x38>)
 8004d8c:	4c0d      	ldr	r4, [pc, #52]	@ (8004dc4 <__libc_init_array+0x3c>)
 8004d8e:	1b64      	subs	r4, r4, r5
 8004d90:	10a4      	asrs	r4, r4, #2
 8004d92:	2600      	movs	r6, #0
 8004d94:	42a6      	cmp	r6, r4
 8004d96:	d109      	bne.n	8004dac <__libc_init_array+0x24>
 8004d98:	4d0b      	ldr	r5, [pc, #44]	@ (8004dc8 <__libc_init_array+0x40>)
 8004d9a:	4c0c      	ldr	r4, [pc, #48]	@ (8004dcc <__libc_init_array+0x44>)
 8004d9c:	f000 f818 	bl	8004dd0 <_init>
 8004da0:	1b64      	subs	r4, r4, r5
 8004da2:	10a4      	asrs	r4, r4, #2
 8004da4:	2600      	movs	r6, #0
 8004da6:	42a6      	cmp	r6, r4
 8004da8:	d105      	bne.n	8004db6 <__libc_init_array+0x2e>
 8004daa:	bd70      	pop	{r4, r5, r6, pc}
 8004dac:	f855 3b04 	ldr.w	r3, [r5], #4
 8004db0:	4798      	blx	r3
 8004db2:	3601      	adds	r6, #1
 8004db4:	e7ee      	b.n	8004d94 <__libc_init_array+0xc>
 8004db6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004dba:	4798      	blx	r3
 8004dbc:	3601      	adds	r6, #1
 8004dbe:	e7f2      	b.n	8004da6 <__libc_init_array+0x1e>
 8004dc0:	08004e00 	.word	0x08004e00
 8004dc4:	08004e00 	.word	0x08004e00
 8004dc8:	08004e00 	.word	0x08004e00
 8004dcc:	08004e04 	.word	0x08004e04

08004dd0 <_init>:
 8004dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dd2:	bf00      	nop
 8004dd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dd6:	bc08      	pop	{r3}
 8004dd8:	469e      	mov	lr, r3
 8004dda:	4770      	bx	lr

08004ddc <_fini>:
 8004ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dde:	bf00      	nop
 8004de0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004de2:	bc08      	pop	{r3}
 8004de4:	469e      	mov	lr, r3
 8004de6:	4770      	bx	lr
