# Tree-Sitter-SystemVerilog
Tree sitter parser tool for different styles of SystemVerilog design
