//
// File created by:  irun
// Do not modify this file

s1::(09Feb2022:14:55:32):( ncverilog LCD_CTRL.v testfixture.v +define+tb1 )
s2::(09Feb2022:14:55:59):( ncverilog LCD_CTRL.v testfixture.v +define+tb1 )
s3::(09Feb2022:14:56:39):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s4::(09Feb2022:14:56:50):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 +access+r )
s5::(09Feb2022:14:58:49):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 +access+r )
s6::(09Feb2022:15:00:15):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s7::(09Feb2022:15:00:58):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 +access+r )
s8::(10Feb2022:10:01:58):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 +access+r )
s9::(10Feb2022:10:02:24):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 +access+r )
s10::(10Feb2022:10:02:42):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 +access+r )
s11::(10Feb2022:10:04:21):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s12::(10Feb2022:10:07:21):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s13::(10Feb2022:10:11:02):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s14::(10Feb2022:10:11:54):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s15::(10Feb2022:10:12:03):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s16::(10Feb2022:10:13:38):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s17::(10Feb2022:10:15:40):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s18::(10Feb2022:10:15:53):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 +access+r )
s19::(10Feb2022:10:19:25):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 +access+r )
s20::(10Feb2022:10:24:28):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 +access+r )
s21::(10Feb2022:10:26:22):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 +access+r )
s22::(10Feb2022:10:48:00):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s23::(10Feb2022:10:48:11):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 +access+r )
s24::(10Feb2022:11:26:43):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s25::(10Feb2022:11:27:58):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s26::(10Feb2022:11:28:09):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s27::(10Feb2022:11:28:18):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 +access+r )
s28::(10Feb2022:12:04:59):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s29::(10Feb2022:12:07:40):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s30::(10Feb2022:12:12:32):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s31::(10Feb2022:12:14:22):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s32::(10Feb2022:12:16:08):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s33::(10Feb2022:12:18:51):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s34::(10Feb2022:12:21:38):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s35::(10Feb2022:12:26:27):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s36::(10Feb2022:12:27:28):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s37::(10Feb2022:12:37:08):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s38::(10Feb2022:12:38:53):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s39::(10Feb2022:12:39:48):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s40::(10Feb2022:12:41:16):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s41::(10Feb2022:12:41:44):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s42::(10Feb2022:12:42:01):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s43::(10Feb2022:12:42:50):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s44::(10Feb2022:12:43:06):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s45::(10Feb2022:12:43:26):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s46::(10Feb2022:12:44:20):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s47::(10Feb2022:14:05:55):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s48::(10Feb2022:14:08:04):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s49::(10Feb2022:14:13:33):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s50::(10Feb2022:14:16:47):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 +access+r )
s51::(10Feb2022:14:18:04):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 +access+r )
s52::(10Feb2022:14:18:41):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 +access+r )
s53::(10Feb2022:14:19:07):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 +access+r )
s54::(10Feb2022:14:19:38):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 +access+r )
s55::(10Feb2022:14:19:56):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s56::(10Feb2022:14:20:17):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s57::(10Feb2022:14:20:59):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s58::(10Feb2022:14:21:22):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s59::(10Feb2022:14:23:10):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s60::(10Feb2022:14:24:57):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
s61::(10Feb2022:14:29:52):( ncverilog testfixture.v LCD_CTRL.v +define+tb1 )
