{
  "name": "core::core_arch::arm_shared::neon::generated::vextq_s64",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/arm_shared/neon/generated.rs:12103:1: 12103:72",
  "mir": "fn core::core_arch::arm_shared::neon::generated::vextq_s64(_1: core_arch::arm_shared::neon::int64x2_t, _2: core_arch::arm_shared::neon::int64x2_t) -> core_arch::arm_shared::neon::int64x2_t {\n    let mut _0: core_arch::arm_shared::neon::int64x2_t;\n    let mut _3: i32;\n    let mut _4: !;\n    debug a => _1;\n    debug b => _2;\n    bb0: {\n        StorageLive(_3);\n        _3 = BitAnd(N, 1_i32);\n        switchInt(_3) -> [0: bb3, 1: bb2, otherwise: bb1];\n    }\n    bb1: {\n        _4 = hint::unreachable_unchecked() -> unwind unreachable;\n    }\n    bb2: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::int64x2_t, core_arch::macros::SimdShuffleIdx<2>, core_arch::arm_shared::neon::int64x2_t>(_1, _2, core_arch::arm_shared::neon::generated::vextq_s64::<N>::{constant#2}) -> [return: bb5, unwind unreachable];\n    }\n    bb3: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::int64x2_t, core_arch::macros::SimdShuffleIdx<2>, core_arch::arm_shared::neon::int64x2_t>(_1, _2, core_arch::arm_shared::neon::generated::vextq_s64::<N>::{constant#1}) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        goto -> bb6;\n    }\n    bb5: {\n        goto -> bb6;\n    }\n    bb6: {\n        StorageDead(_3);\n        return;\n    }\n}\n"
}