#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_007596E0 .scope module, "stimulus" "stimulus" 2 43;
 .timescale 0 0;
v007B70A0_0 .var "clk", 0 0;
RS_00794124 .resolv tri, L_007B6D88, L_007B6CD8, L_007B6E38, L_007B6F40;
v007B70F8_0 .net8 "q", 3 0, RS_00794124; 4 drivers
v007B7150_0 .var "reset", 0 0;
S_00759768 .scope module, "tst" "ripplec" 2 58, 2 1, S_007596E0;
 .timescale 0 0;
v007902F0_0 .net "clk", 0 0, v007B70A0_0; 1 drivers
v00790348_0 .alias "q", 3 0, v007B70F8_0;
v007B7570_0 .net "reset", 0 0, v007B7150_0; 1 drivers
L_007B6D88 .part/pv v007900E0_0, 0, 1, 4;
L_007B6CD8 .part/pv v007903F8_0, 1, 1, 4;
L_007B7200 .part RS_00794124, 0, 1;
L_007B6E38 .part/pv v0075C1E0_0, 2, 1, 4;
L_007B71A8 .part RS_00794124, 1, 1;
L_007B6F40 .part/pv v00754048_0, 3, 1, 4;
L_007B75C8 .part RS_00794124, 2, 1;
S_007B6850 .scope module, "tf0" "tff1" 2 6, 2 12, S_00759768;
 .timescale 0 0;
L_0075BEE8 .functor NOT 1, v007900E0_0, C4<0>, C4<0>, C4<0>;
v00790298_0 .alias "clk", 0 0, v007902F0_0;
v00790190_0 .net "d", 0 0, L_0075BEE8; 1 drivers
v007901E8_0 .net "q", 0 0, v007900E0_0; 1 drivers
v007904A8_0 .alias "reset", 0 0, v007B7570_0;
S_007B6520 .scope module, "dff0" "dff1" 2 18, 2 23, S_007B6850;
 .timescale 0 0;
v00790660_0 .alias "clk", 0 0, v007902F0_0;
v00790240_0 .alias "d", 0 0, v00790190_0;
v007900E0_0 .var "q", 0 0;
v00790138_0 .alias "reset", 0 0, v007B7570_0;
E_0075B358/0 .event negedge, v00790660_0;
E_0075B358/1 .event posedge, v00792530_0;
E_0075B358 .event/or E_0075B358/0, E_0075B358/1;
S_007B5E38 .scope module, "tf1" "tff1" 2 7, 2 12, S_00759768;
 .timescale 0 0;
L_0075BF20 .functor NOT 1, v007903F8_0, C4<0>, C4<0>, C4<0>;
v00790450_0 .net "clk", 0 0, L_007B7200; 1 drivers
v00790818_0 .net "d", 0 0, L_0075BF20; 1 drivers
v007903A0_0 .net "q", 0 0, v007903F8_0; 1 drivers
v007905B0_0 .alias "reset", 0 0, v007B7570_0;
S_007B65A8 .scope module, "dff0" "dff1" 2 18, 2 23, S_007B5E38;
 .timescale 0 0;
v00790500_0 .alias "clk", 0 0, v00790450_0;
v00790608_0 .alias "d", 0 0, v00790818_0;
v007903F8_0 .var "q", 0 0;
v007907C0_0 .alias "reset", 0 0, v007B7570_0;
E_0075B378/0 .event negedge, v00790500_0;
E_0075B378/1 .event posedge, v00792530_0;
E_0075B378 .event/or E_0075B378/0, E_0075B378/1;
S_007B66B8 .scope module, "tf2" "tff1" 2 8, 2 12, S_00759768;
 .timescale 0 0;
L_0075BF58 .functor NOT 1, v0075C1E0_0, C4<0>, C4<0>, C4<0>;
v00790558_0 .net "clk", 0 0, L_007B71A8; 1 drivers
v007906B8_0 .net "d", 0 0, L_0075BF58; 1 drivers
v00790710_0 .net "q", 0 0, v0075C1E0_0; 1 drivers
v00790768_0 .alias "reset", 0 0, v007B7570_0;
S_007B6740 .scope module, "dff0" "dff1" 2 18, 2 23, S_007B66B8;
 .timescale 0 0;
v00754408_0 .alias "clk", 0 0, v00790558_0;
v0075C188_0 .alias "d", 0 0, v007906B8_0;
v0075C1E0_0 .var "q", 0 0;
v0075C238_0 .alias "reset", 0 0, v007B7570_0;
E_0075AE38/0 .event negedge, v00754408_0;
E_0075AE38/1 .event posedge, v00792530_0;
E_0075AE38 .event/or E_0075AE38/0, E_0075AE38/1;
S_00758DD8 .scope module, "tf3" "tff1" 2 9, 2 12, S_00759768;
 .timescale 0 0;
L_0075BE08 .functor NOT 1, v00754048_0, C4<0>, C4<0>, C4<0>;
v00792588_0 .net "clk", 0 0, L_007B75C8; 1 drivers
v007925E0_0 .net "d", 0 0, L_0075BE08; 1 drivers
v00754358_0 .net "q", 0 0, v00754048_0; 1 drivers
v007543B0_0 .alias "reset", 0 0, v007B7570_0;
S_00758E60 .scope module, "dff0" "dff1" 2 18, 2 23, S_00758DD8;
 .timescale 0 0;
v00753F98_0 .alias "clk", 0 0, v00792588_0;
v00753FF0_0 .alias "d", 0 0, v007925E0_0;
v00754048_0 .var "q", 0 0;
v00792530_0 .alias "reset", 0 0, v007B7570_0;
E_0075B098/0 .event negedge, v00753F98_0;
E_0075B098/1 .event posedge, v00792530_0;
E_0075B098 .event/or E_0075B098/0, E_0075B098/1;
    .scope S_007B6520;
T_0 ;
    %set/v v007900E0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_007B6520;
T_1 ;
    %wait E_0075B358;
    %load/v 8, v00790138_0, 1;
    %jmp/0xz  T_1.0, 8;
    %set/v v007900E0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v00790240_0, 1;
    %set/v v007900E0_0, 8, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_007B65A8;
T_2 ;
    %set/v v007903F8_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_007B65A8;
T_3 ;
    %wait E_0075B378;
    %load/v 8, v007907C0_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v007903F8_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v00790608_0, 1;
    %set/v v007903F8_0, 8, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_007B6740;
T_4 ;
    %set/v v0075C1E0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_007B6740;
T_5 ;
    %wait E_0075AE38;
    %load/v 8, v0075C238_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v0075C1E0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0075C188_0, 1;
    %set/v v0075C1E0_0, 8, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00758E60;
T_6 ;
    %set/v v00754048_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_00758E60;
T_7 ;
    %wait E_0075B098;
    %load/v 8, v00792530_0, 1;
    %jmp/0xz  T_7.0, 8;
    %set/v v00754048_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v00753FF0_0, 1;
    %set/v v00754048_0, 8, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_007596E0;
T_8 ;
    %vpi_call 2 50 "$dumpfile", "ripplec.vcd";
    %vpi_call 2 51 "$dumpvars";
    %end;
    .thread T_8;
    .scope S_007596E0;
T_9 ;
    %set/v v007B70A0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_007596E0;
T_10 ;
    %delay 5, 0;
    %load/v 8, v007B70A0_0, 1;
    %inv 8, 1;
    %set/v v007B70A0_0, 8, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_007596E0;
T_11 ;
    %set/v v007B7150_0, 1, 1;
    %delay 15, 0;
    %set/v v007B7150_0, 0, 1;
    %delay 180, 0;
    %set/v v007B7150_0, 1, 1;
    %delay 10, 0;
    %set/v v007B7150_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 75 "$finish";
    %end;
    .thread T_11;
    .scope S_007596E0;
T_12 ;
    %vpi_call 2 81 "$monitor", $time, "Output q=%b%b%b%b", &PV<v007B70F8_0, 3, 1>, &PV<v007B70F8_0, 2, 1>, &PV<v007B70F8_0, 1, 1>, &PV<v007B70F8_0, 0, 1>;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ripplec.v";
