// Seed: 880961383
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2, id_3;
  reg id_4;
  generate
    reg id_5;
    final id_1 <= id_5;
    reg id_6;
  endgenerate
  assign module_1.id_1 = 0;
  assign id_5 = id_6;
  initial id_4 <= "" > id_5;
  task id_7(id_8 = 1);
    $display(1'b0, id_6, 1);
  endtask
  assign id_6 = id_7;
  wire id_9, id_10;
endmodule
module module_1;
  id_1 :
  assert property (@(posedge 1) 1) @(posedge id_1) id_1 <= id_1;
  assign id_1 = 1 - id_1;
  module_0 modCall_1 (id_1);
endmodule
