#constants
$::L1_MISS_LATENCY = 40;
$::L2_MISS_LATENCY = 190;
$::BRANCH_MISPREDICT_PENALTY = 15;
$::JTLB_MISS_PENALTY = 60;

$MFLOPS_wallclock = $FPU_INSNS / $Wallclock_usecs;
$MFLOPS = $FPU_INSNS / $Real_usecs;
$Loads_to_Store_Ratio = $LOAD_INSNS / $STORE_INSNS;
$Flops_per_Load_Store  = ($FPU_INSNS)/($LOAD_INSNS+$STORE_INSNS) ;
$Branch_Misprediction_Percent = 100 * $MISPREDICTED_BRANCH_INSNS / $COND_BRANCH_INSNS;
$JR_31_Misprediction_Percent = 100 * ($JR_31_MISPREDICTIONS/$PREDICTED_JR_31);
$Flops_Per_Dcache_Miss = $FPU_INSNS / $DCACHE_MISSES;
$IPC = $INSTRUCTIONS / $CYCLES;
$MIPS_wallclock = $INSTRUCTIONS / $Wallclock_usecs;
$MIPS = $INSTRUCTIONS / $Real_usecs;
$Instructions_Per_Dcache_Miss = $INSTRUCTIONS / $DCACHE_MISSES;
$Useless_Prefetch_Instructions_Percent = 100 * (1- ($CACHE_HIT_PREFETCH_INSNS/$PREFETCH_INSNS));
$Exceptions = $EXCEPTIONS_TAKEN;
$CPU_Migrations = $PERF_COUNT_SW_CPU_MIGRATIONS;
$Context_Switches = $PERF_COUNT_SW_CONTEXT_SWITCHES;

Time:
$Wallclock_seconds = $Wallclock_usecs / 1000000 ;
$IO_seconds = $IO_cycles / ($::clockmhz * 1000000);
$Running_Time_Percent = 100 * $Virtual_usecs / $Real_usecs ;
$Running_Time_in_Domain_Percent = 100 * $CYCLES / $Virtual_cycles ;

Cycles:
$Cycles_In_Domain = $CYCLES;
$Real_Cycles = $Real_cycles;
$Virtual_Cycles = $Virtual_cycles;
$IO_Cycles_Percent = 100 * $IO_cycles / $Real_cycles;
$MPI_Cycles_Percent = 100 * $MPI_cycles / $Real_cycles;
$MPI_Sync_Cycles_Percent = 100 * $MPI_Sync_cycles / $Real_cycles;
$Thread_Sync_Cycles_Percent = 100 * $Thr_Sync_cycles / $Real_cycles;
$No_Issue_Cycles = $CYCLES - ($SINGLE_ISSUE_CYCLES + $DUAL_ISSUE_CYCLES);
$No_Ins_Graduated_Cycles = $NO_INSN_CYCLES;
$No_Issue_Percent = 100 * (1 - ($SINGLE_ISSUE_CYCLES + $DUAL_ISSUE_CYCLES)/$CYCLES);
$Single_Issue_Percent = 100 * ($SINGLE_ISSUE_CYCLES / $CYCLES);
$Dual_Issue_Percent = 100 * $DUAL_ISSUE_CYCLES/$CYCLES;
$ALU_No_Issue_Percent = 100 * $ALU_NO_ISSUE_CYCLES/$CYCLES;
$AGEN_No_Issue_Percent = 100 * $AGEN_NO_ISSUE_CYCLES/$CYCLES;
$OOO_Issue_Percent = 100 * ($OOO_ALU_ISSUE_CYCLES+$OOO_AGEN_ISSUE_CYCLES)/$CYCLES;
$GFIFO_Blocked_Percent = 100 * $GFIFO_BLOCKED_CYCLES/$CYCLES;

Instructions:
$Total_Instructions = $INSTRUCTIONS;
$Memory_Instructions_Percent=100*($LOAD_INSNS + $STORE_INSNS)/$INSTRUCTIONS ;
$Integer_instructions_Percent=100*($INTEGER_INSNS)/$INSTRUCTIONS;
$FP_Arithmetic_Instructions_Percent = 100 * $FPU_INSNS / $INSTRUCTIONS;
$Branch_Instructions_Percent = 100 * $COND_BRANCH_INSNS / $INSTRUCTIONS;
$Jump_JAL_Instructions_Percent = 100 * $J_JAL_INSNS/$INSTRUCTIONS;
$JR_Non_31_Instructions_Percent = 100 * $JR_NON_31_INSNS/$INSTRUCTIONS;
$JR_31_Instructions_Percent = 100 * ($PREDICTED_JR_31 + JR_31_NO_PREDICTIONS)/$INSTRUCTIONS;

Memory:
$L1_D_cache_Hit_Percent = 100 * (1 - ($DCACHE_MISSES/$DCACHE_ACCESSES));
$L1_I_cache_Hit_Percent = 100 * (1 - ($ICACHE_MISSES / $ICACHE_ACCESSES));
$L2_Cache_Hit_Rate = 100 * (1 - ($L2_CACHE_MISSES / $L2_CACHE_ACCESSES));
$JTLB_Data_Hit_Rate = 100 * (1 - ($JTLB_DATA_MISSES/$JTLB_DATA_ACCESSES));
$Page_Faults_Major = $PERF_COUNT_SW_PAGE_FAULTS_MAJ;
$Page_Faults_Minor = $PERF_COUNT_SW_PAGE_FAULTS_MIN;

Estimated Stalls:
$tmp_Est_L1_Miss_Stalls = $::L1_MISS_LATENCY * ($DCACHE_MISSES+$ICACHE_MISSES);
$tmp_Est_L2_Miss_Stalls = $::L2_MISS_LATENCY * $L2_CACHE_MISSES;
$tmp_Est_JTLB_Miss_Stalls = $::JTLB_MISS_PENALTY * ($JTLB_DATA_MISSES + $JTLB_INSN_MISSES);
$tmp_Est_Branch_Mispredict_Stalls = $::BRANCH_MISPREDICT_PENALTY * $MISPREDICTED_BRANCH_INSNS;
$Est_Total_Stalls = $tmp_Est_L1_Miss_Stalls+$tmp_Est_L2_Miss_Stalls+$tmp_Est_JTLB_Miss_Stalls+$tmp_Est_Branch_Mispredict_Stalls;
$Est_L1_Miss_Stalls_Percent = 100 * ($tmp_Est_L1_Miss_Stalls/$Est_Total_Stalls)
$Est_L2_Miss_Stalls_Percent = 100 * ($tmp_Est_L2_Miss_Stalls/$Est_Total_Stalls)
$Est_JTLB_Miss_Stalls_Percent = 100 * ($tmp_Est_JTLB_Miss_Stalls/$Est_Total_Stalls)
$Est_Branch_Mispredict_Stalls_Percent = 100 * ($tmp_Est_Branch_Mispredict_Stalls/$Est_Total_Stalls)

Measured Stalls:
$Total_Measured_Stalls = $REDIRECT_STALLS+$ICACHE_MISS_STALLS+$DDQ0_FULL_DR_STALLS+$ALCB_FULL_DR_STALLS+$AGCB_FULL_DR_STALLS + $CLDQ_FULL_DR_STALLS + $IODQ_FULL_DR_STALLS+$NO_INSTRUCTIONS_FROM_REPLAY_CYCLES;
$Redirect_Stalls_Percent = 100 $REDIRECT_STALLS/$Total_Measured_Stalls;
$Icache_Stalls_Percent = 100 * $ICACHE_MISS_STALLS/$Total_Measured_Stalls;
$ALU_Instruction_Pool_Stalls_Percent = 100 * $DDQ0_FULL_DR_STALLS/$Total_Measured_Stalls;
$AGEN_Instruction_Pool_Stalls_Percent = 100 * $DDQ1_FULL_DR_STALLS/$Total_Measured_Stalls;
$ALU_Completion_Buffer_Full_Stalls_Percent = 100 * $ALCB_FULL_DR_STALLS/$Total_Measured_Stalls;
$AGEN_Completion_Buffer_Full_Stalls_Percent = 100 * $AGCB_FULL_DR_STALLS/$Total_Measured_Stalls;
$CLDQ_Full_Stalls_Percent = 100 * $CLDQ_FULL_DR_STALLS/$Total_Measured_Stalls;
$IODQ_Full_Stalls_Percent = 100 * $IODQ_FULL_DR_STALLS/$Total_Measured_Stalls;
$Replay_Stalls_Percent = 100 * $NO_INSTRUCTIONS_FROM_REPLAY_CYCLES/$Total_Measured_Stalls;
$Measured_Retirement_Stalls = $NO_INSN_CYCLES;
$Retirement_Stall_Cycles_Percent = 100 * $Measured_Retirement_Stalls / $CYCLES;

Estimated Peak:
$Est_Peak_IPC_using_retirement_stalls = $INSTRUCTIONS / ($CYCLES - $Measured_Retirement_Stalls);
$Est_Peak_MIPS_using_retirement_stalls = $::clockmhz * $INSTRUCTIONS / ($CYCLES - $Measured_Retirement_Stalls);
$Est_Peak_MFLOPS_using_retirement_stalls = $::clockmhz * $FPU_INSNS / ($CYCLES - $Measured_Retirement_Stalls);

