Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tapatil/CSE240C/SA1/ChampSim-master/ipc1_public/client_008.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000001 cycles: 3754347 heartbeat IPC: 2.66358 cumulative IPC: 2.66358 (Simulation time: 0 hr 0 min 35 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7530860 heartbeat IPC: 2.64795 cumulative IPC: 2.65574 (Simulation time: 0 hr 1 min 9 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 11258772 heartbeat IPC: 2.68247 cumulative IPC: 2.66459 (Simulation time: 0 hr 1 min 43 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 15055189 heartbeat IPC: 2.63406 cumulative IPC: 2.65689 (Simulation time: 0 hr 2 min 19 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 18849063 heartbeat IPC: 2.63583 cumulative IPC: 2.65265 (Simulation time: 0 hr 2 min 55 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 18849063 (Simulation time: 0 hr 2 min 55 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 27035985 heartbeat IPC: 1.22146 cumulative IPC: 1.22146 (Simulation time: 0 hr 3 min 32 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 34991951 heartbeat IPC: 1.25692 cumulative IPC: 1.23894 (Simulation time: 0 hr 4 min 11 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 44084138 heartbeat IPC: 1.09985 cumulative IPC: 1.18882 (Simulation time: 0 hr 4 min 43 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 51453403 heartbeat IPC: 1.35699 cumulative IPC: 1.22683 (Simulation time: 0 hr 5 min 14 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 59517794 heartbeat IPC: 1.24002 cumulative IPC: 1.22945 (Simulation time: 0 hr 5 min 46 sec) 
Finished CPU 0 instructions: 50000002 cycles: 40668732 cumulative IPC: 1.22945 (Simulation time: 0 hr 5 min 46 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.22945 instructions: 50000002 cycles: 40668732
L1D TOTAL     ACCESS:   20479316  HIT:   18850932  MISS:    1628384
L1D LOAD      ACCESS:    8061593  HIT:    7262165  MISS:     799428
L1D RFO       ACCESS:    4814405  HIT:    4704820  MISS:     109585
L1D PREFETCH  ACCESS:    7603318  HIT:    6883947  MISS:     719371
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    8131165  ISSUED:    7962421  USEFUL:     199630  USELESS:     519746
L1D AVERAGE MISS LATENCY: 33.0204 cycles
L1I TOTAL     ACCESS:   15373795  HIT:   13822977  MISS:    1550818
L1I LOAD      ACCESS:    9766586  HIT:    9719089  MISS:      47497
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    5607209  HIT:    4103888  MISS:    1503321
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    6407265  ISSUED:    6325204  USEFUL:     837533  USELESS:     665905
L1I AVERAGE MISS LATENCY: 16.9937 cycles
L2C TOTAL     ACCESS:    4427708  HIT:    3965090  MISS:     462618
L2C LOAD      ACCESS:     792206  HIT:     622155  MISS:     170051
L2C RFO       ACCESS:     104304  HIT:      18367  MISS:      85937
L2C PREFETCH  ACCESS:    3349208  HIT:    3143026  MISS:     206182
L2C WRITEBACK ACCESS:     181990  HIT:     181542  MISS:        448
L2C PREFETCH  REQUESTED:    3051237  ISSUED:    3027353  USEFUL:      20091  USELESS:     188026
L2C AVERAGE MISS LATENCY: 75.6198 cycles
LLC TOTAL     ACCESS:    1481659  HIT:    1296615  MISS:     185044
LLC LOAD      ACCESS:     169960  HIT:     146932  MISS:      23028
LLC RFO       ACCESS:      85934  HIT:      15461  MISS:      70473
LLC PREFETCH  ACCESS:    1090105  HIT:     998927  MISS:      91178
LLC WRITEBACK ACCESS:     135660  HIT:     135295  MISS:        365
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      24766  USELESS:      74466
LLC AVERAGE MISS LATENCY: 167.658 cycles
Major fault: 0 Minor fault: 5306
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      51914  ROW_BUFFER_MISS:     132757
 DBUS_CONGESTED:      96854
 WQ ROW_BUFFER_HIT:      24209  ROW_BUFFER_MISS:      65451  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 98.6482% MPKI: 3.1551 Average ROB Occupancy at Mispredict: 96.8749

Branch types
NOT_BRANCH: 38329598 76.6592%
BRANCH_DIRECT_JUMP: 510116 1.02023%
BRANCH_INDIRECT: 225730 0.45146%
BRANCH_CONDITIONAL: 8366762 16.7335%
BRANCH_DIRECT_CALL: 600748 1.2015%
BRANCH_INDIRECT_CALL: 682990 1.36598%
BRANCH_RETURN: 1283974 2.56795%
BRANCH_OTHER: 0 0%

