
sensor8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a0e4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b4  0800a288  0800a288  0001a288  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a73c  0800a73c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800a73c  0800a73c  0001a73c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a744  0800a744  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a744  0800a744  0001a744  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a748  0800a748  0001a748  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800a74c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          000001a8  200001dc  200001dc  000201dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000384  20000384  000201dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f6ad  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000207a  00000000  00000000  0002f8b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bf0  00000000  00000000  00031938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000b18  00000000  00000000  00032528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021d39  00000000  00000000  00033040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000111fb  00000000  00000000  00054d79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cc43a  00000000  00000000  00065f74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001323ae  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004550  00000000  00000000  00132400  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a26c 	.word	0x0800a26c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	0800a26c 	.word	0x0800a26c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_ldivmod>:
 8000c58:	b97b      	cbnz	r3, 8000c7a <__aeabi_ldivmod+0x22>
 8000c5a:	b972      	cbnz	r2, 8000c7a <__aeabi_ldivmod+0x22>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bfbe      	ittt	lt
 8000c60:	2000      	movlt	r0, #0
 8000c62:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c66:	e006      	blt.n	8000c76 <__aeabi_ldivmod+0x1e>
 8000c68:	bf08      	it	eq
 8000c6a:	2800      	cmpeq	r0, #0
 8000c6c:	bf1c      	itt	ne
 8000c6e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000c72:	f04f 30ff 	movne.w	r0, #4294967295
 8000c76:	f000 b9a7 	b.w	8000fc8 <__aeabi_idiv0>
 8000c7a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c7e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c82:	2900      	cmp	r1, #0
 8000c84:	db09      	blt.n	8000c9a <__aeabi_ldivmod+0x42>
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	db1a      	blt.n	8000cc0 <__aeabi_ldivmod+0x68>
 8000c8a:	f000 f835 	bl	8000cf8 <__udivmoddi4>
 8000c8e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c96:	b004      	add	sp, #16
 8000c98:	4770      	bx	lr
 8000c9a:	4240      	negs	r0, r0
 8000c9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	db1b      	blt.n	8000cdc <__aeabi_ldivmod+0x84>
 8000ca4:	f000 f828 	bl	8000cf8 <__udivmoddi4>
 8000ca8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb0:	b004      	add	sp, #16
 8000cb2:	4240      	negs	r0, r0
 8000cb4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb8:	4252      	negs	r2, r2
 8000cba:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cbe:	4770      	bx	lr
 8000cc0:	4252      	negs	r2, r2
 8000cc2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cc6:	f000 f817 	bl	8000cf8 <__udivmoddi4>
 8000cca:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd2:	b004      	add	sp, #16
 8000cd4:	4240      	negs	r0, r0
 8000cd6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cda:	4770      	bx	lr
 8000cdc:	4252      	negs	r2, r2
 8000cde:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ce2:	f000 f809 	bl	8000cf8 <__udivmoddi4>
 8000ce6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cee:	b004      	add	sp, #16
 8000cf0:	4252      	negs	r2, r2
 8000cf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9d08      	ldr	r5, [sp, #32]
 8000cfe:	4604      	mov	r4, r0
 8000d00:	468e      	mov	lr, r1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d14d      	bne.n	8000da2 <__udivmoddi4+0xaa>
 8000d06:	428a      	cmp	r2, r1
 8000d08:	4694      	mov	ip, r2
 8000d0a:	d969      	bls.n	8000de0 <__udivmoddi4+0xe8>
 8000d0c:	fab2 f282 	clz	r2, r2
 8000d10:	b152      	cbz	r2, 8000d28 <__udivmoddi4+0x30>
 8000d12:	fa01 f302 	lsl.w	r3, r1, r2
 8000d16:	f1c2 0120 	rsb	r1, r2, #32
 8000d1a:	fa20 f101 	lsr.w	r1, r0, r1
 8000d1e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d22:	ea41 0e03 	orr.w	lr, r1, r3
 8000d26:	4094      	lsls	r4, r2
 8000d28:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d2c:	0c21      	lsrs	r1, r4, #16
 8000d2e:	fbbe f6f8 	udiv	r6, lr, r8
 8000d32:	fa1f f78c 	uxth.w	r7, ip
 8000d36:	fb08 e316 	mls	r3, r8, r6, lr
 8000d3a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d3e:	fb06 f107 	mul.w	r1, r6, r7
 8000d42:	4299      	cmp	r1, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x64>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d4e:	f080 811f 	bcs.w	8000f90 <__udivmoddi4+0x298>
 8000d52:	4299      	cmp	r1, r3
 8000d54:	f240 811c 	bls.w	8000f90 <__udivmoddi4+0x298>
 8000d58:	3e02      	subs	r6, #2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	1a5b      	subs	r3, r3, r1
 8000d5e:	b2a4      	uxth	r4, r4
 8000d60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d64:	fb08 3310 	mls	r3, r8, r0, r3
 8000d68:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d6c:	fb00 f707 	mul.w	r7, r0, r7
 8000d70:	42a7      	cmp	r7, r4
 8000d72:	d90a      	bls.n	8000d8a <__udivmoddi4+0x92>
 8000d74:	eb1c 0404 	adds.w	r4, ip, r4
 8000d78:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d7c:	f080 810a 	bcs.w	8000f94 <__udivmoddi4+0x29c>
 8000d80:	42a7      	cmp	r7, r4
 8000d82:	f240 8107 	bls.w	8000f94 <__udivmoddi4+0x29c>
 8000d86:	4464      	add	r4, ip
 8000d88:	3802      	subs	r0, #2
 8000d8a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d8e:	1be4      	subs	r4, r4, r7
 8000d90:	2600      	movs	r6, #0
 8000d92:	b11d      	cbz	r5, 8000d9c <__udivmoddi4+0xa4>
 8000d94:	40d4      	lsrs	r4, r2
 8000d96:	2300      	movs	r3, #0
 8000d98:	e9c5 4300 	strd	r4, r3, [r5]
 8000d9c:	4631      	mov	r1, r6
 8000d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da2:	428b      	cmp	r3, r1
 8000da4:	d909      	bls.n	8000dba <__udivmoddi4+0xc2>
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	f000 80ef 	beq.w	8000f8a <__udivmoddi4+0x292>
 8000dac:	2600      	movs	r6, #0
 8000dae:	e9c5 0100 	strd	r0, r1, [r5]
 8000db2:	4630      	mov	r0, r6
 8000db4:	4631      	mov	r1, r6
 8000db6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dba:	fab3 f683 	clz	r6, r3
 8000dbe:	2e00      	cmp	r6, #0
 8000dc0:	d14a      	bne.n	8000e58 <__udivmoddi4+0x160>
 8000dc2:	428b      	cmp	r3, r1
 8000dc4:	d302      	bcc.n	8000dcc <__udivmoddi4+0xd4>
 8000dc6:	4282      	cmp	r2, r0
 8000dc8:	f200 80f9 	bhi.w	8000fbe <__udivmoddi4+0x2c6>
 8000dcc:	1a84      	subs	r4, r0, r2
 8000dce:	eb61 0303 	sbc.w	r3, r1, r3
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	469e      	mov	lr, r3
 8000dd6:	2d00      	cmp	r5, #0
 8000dd8:	d0e0      	beq.n	8000d9c <__udivmoddi4+0xa4>
 8000dda:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dde:	e7dd      	b.n	8000d9c <__udivmoddi4+0xa4>
 8000de0:	b902      	cbnz	r2, 8000de4 <__udivmoddi4+0xec>
 8000de2:	deff      	udf	#255	; 0xff
 8000de4:	fab2 f282 	clz	r2, r2
 8000de8:	2a00      	cmp	r2, #0
 8000dea:	f040 8092 	bne.w	8000f12 <__udivmoddi4+0x21a>
 8000dee:	eba1 010c 	sub.w	r1, r1, ip
 8000df2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000df6:	fa1f fe8c 	uxth.w	lr, ip
 8000dfa:	2601      	movs	r6, #1
 8000dfc:	0c20      	lsrs	r0, r4, #16
 8000dfe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e02:	fb07 1113 	mls	r1, r7, r3, r1
 8000e06:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0a:	fb0e f003 	mul.w	r0, lr, r3
 8000e0e:	4288      	cmp	r0, r1
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x12c>
 8000e12:	eb1c 0101 	adds.w	r1, ip, r1
 8000e16:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e1a:	d202      	bcs.n	8000e22 <__udivmoddi4+0x12a>
 8000e1c:	4288      	cmp	r0, r1
 8000e1e:	f200 80cb 	bhi.w	8000fb8 <__udivmoddi4+0x2c0>
 8000e22:	4643      	mov	r3, r8
 8000e24:	1a09      	subs	r1, r1, r0
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e2c:	fb07 1110 	mls	r1, r7, r0, r1
 8000e30:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e34:	fb0e fe00 	mul.w	lr, lr, r0
 8000e38:	45a6      	cmp	lr, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x156>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e44:	d202      	bcs.n	8000e4c <__udivmoddi4+0x154>
 8000e46:	45a6      	cmp	lr, r4
 8000e48:	f200 80bb 	bhi.w	8000fc2 <__udivmoddi4+0x2ca>
 8000e4c:	4608      	mov	r0, r1
 8000e4e:	eba4 040e 	sub.w	r4, r4, lr
 8000e52:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e56:	e79c      	b.n	8000d92 <__udivmoddi4+0x9a>
 8000e58:	f1c6 0720 	rsb	r7, r6, #32
 8000e5c:	40b3      	lsls	r3, r6
 8000e5e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e62:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e66:	fa20 f407 	lsr.w	r4, r0, r7
 8000e6a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6e:	431c      	orrs	r4, r3
 8000e70:	40f9      	lsrs	r1, r7
 8000e72:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e76:	fa00 f306 	lsl.w	r3, r0, r6
 8000e7a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e7e:	0c20      	lsrs	r0, r4, #16
 8000e80:	fa1f fe8c 	uxth.w	lr, ip
 8000e84:	fb09 1118 	mls	r1, r9, r8, r1
 8000e88:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e8c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e90:	4288      	cmp	r0, r1
 8000e92:	fa02 f206 	lsl.w	r2, r2, r6
 8000e96:	d90b      	bls.n	8000eb0 <__udivmoddi4+0x1b8>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ea0:	f080 8088 	bcs.w	8000fb4 <__udivmoddi4+0x2bc>
 8000ea4:	4288      	cmp	r0, r1
 8000ea6:	f240 8085 	bls.w	8000fb4 <__udivmoddi4+0x2bc>
 8000eaa:	f1a8 0802 	sub.w	r8, r8, #2
 8000eae:	4461      	add	r1, ip
 8000eb0:	1a09      	subs	r1, r1, r0
 8000eb2:	b2a4      	uxth	r4, r4
 8000eb4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000eb8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ebc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ec0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ec4:	458e      	cmp	lr, r1
 8000ec6:	d908      	bls.n	8000eda <__udivmoddi4+0x1e2>
 8000ec8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ecc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ed0:	d26c      	bcs.n	8000fac <__udivmoddi4+0x2b4>
 8000ed2:	458e      	cmp	lr, r1
 8000ed4:	d96a      	bls.n	8000fac <__udivmoddi4+0x2b4>
 8000ed6:	3802      	subs	r0, #2
 8000ed8:	4461      	add	r1, ip
 8000eda:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ede:	fba0 9402 	umull	r9, r4, r0, r2
 8000ee2:	eba1 010e 	sub.w	r1, r1, lr
 8000ee6:	42a1      	cmp	r1, r4
 8000ee8:	46c8      	mov	r8, r9
 8000eea:	46a6      	mov	lr, r4
 8000eec:	d356      	bcc.n	8000f9c <__udivmoddi4+0x2a4>
 8000eee:	d053      	beq.n	8000f98 <__udivmoddi4+0x2a0>
 8000ef0:	b15d      	cbz	r5, 8000f0a <__udivmoddi4+0x212>
 8000ef2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ef6:	eb61 010e 	sbc.w	r1, r1, lr
 8000efa:	fa01 f707 	lsl.w	r7, r1, r7
 8000efe:	fa22 f306 	lsr.w	r3, r2, r6
 8000f02:	40f1      	lsrs	r1, r6
 8000f04:	431f      	orrs	r7, r3
 8000f06:	e9c5 7100 	strd	r7, r1, [r5]
 8000f0a:	2600      	movs	r6, #0
 8000f0c:	4631      	mov	r1, r6
 8000f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f12:	f1c2 0320 	rsb	r3, r2, #32
 8000f16:	40d8      	lsrs	r0, r3
 8000f18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f1c:	fa21 f303 	lsr.w	r3, r1, r3
 8000f20:	4091      	lsls	r1, r2
 8000f22:	4301      	orrs	r1, r0
 8000f24:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f28:	fa1f fe8c 	uxth.w	lr, ip
 8000f2c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f30:	fb07 3610 	mls	r6, r7, r0, r3
 8000f34:	0c0b      	lsrs	r3, r1, #16
 8000f36:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f3a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f3e:	429e      	cmp	r6, r3
 8000f40:	fa04 f402 	lsl.w	r4, r4, r2
 8000f44:	d908      	bls.n	8000f58 <__udivmoddi4+0x260>
 8000f46:	eb1c 0303 	adds.w	r3, ip, r3
 8000f4a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f4e:	d22f      	bcs.n	8000fb0 <__udivmoddi4+0x2b8>
 8000f50:	429e      	cmp	r6, r3
 8000f52:	d92d      	bls.n	8000fb0 <__udivmoddi4+0x2b8>
 8000f54:	3802      	subs	r0, #2
 8000f56:	4463      	add	r3, ip
 8000f58:	1b9b      	subs	r3, r3, r6
 8000f5a:	b289      	uxth	r1, r1
 8000f5c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f60:	fb07 3316 	mls	r3, r7, r6, r3
 8000f64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f68:	fb06 f30e 	mul.w	r3, r6, lr
 8000f6c:	428b      	cmp	r3, r1
 8000f6e:	d908      	bls.n	8000f82 <__udivmoddi4+0x28a>
 8000f70:	eb1c 0101 	adds.w	r1, ip, r1
 8000f74:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f78:	d216      	bcs.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f7a:	428b      	cmp	r3, r1
 8000f7c:	d914      	bls.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f7e:	3e02      	subs	r6, #2
 8000f80:	4461      	add	r1, ip
 8000f82:	1ac9      	subs	r1, r1, r3
 8000f84:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f88:	e738      	b.n	8000dfc <__udivmoddi4+0x104>
 8000f8a:	462e      	mov	r6, r5
 8000f8c:	4628      	mov	r0, r5
 8000f8e:	e705      	b.n	8000d9c <__udivmoddi4+0xa4>
 8000f90:	4606      	mov	r6, r0
 8000f92:	e6e3      	b.n	8000d5c <__udivmoddi4+0x64>
 8000f94:	4618      	mov	r0, r3
 8000f96:	e6f8      	b.n	8000d8a <__udivmoddi4+0x92>
 8000f98:	454b      	cmp	r3, r9
 8000f9a:	d2a9      	bcs.n	8000ef0 <__udivmoddi4+0x1f8>
 8000f9c:	ebb9 0802 	subs.w	r8, r9, r2
 8000fa0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fa4:	3801      	subs	r0, #1
 8000fa6:	e7a3      	b.n	8000ef0 <__udivmoddi4+0x1f8>
 8000fa8:	4646      	mov	r6, r8
 8000faa:	e7ea      	b.n	8000f82 <__udivmoddi4+0x28a>
 8000fac:	4620      	mov	r0, r4
 8000fae:	e794      	b.n	8000eda <__udivmoddi4+0x1e2>
 8000fb0:	4640      	mov	r0, r8
 8000fb2:	e7d1      	b.n	8000f58 <__udivmoddi4+0x260>
 8000fb4:	46d0      	mov	r8, sl
 8000fb6:	e77b      	b.n	8000eb0 <__udivmoddi4+0x1b8>
 8000fb8:	3b02      	subs	r3, #2
 8000fba:	4461      	add	r1, ip
 8000fbc:	e732      	b.n	8000e24 <__udivmoddi4+0x12c>
 8000fbe:	4630      	mov	r0, r6
 8000fc0:	e709      	b.n	8000dd6 <__udivmoddi4+0xde>
 8000fc2:	4464      	add	r4, ip
 8000fc4:	3802      	subs	r0, #2
 8000fc6:	e742      	b.n	8000e4e <__udivmoddi4+0x156>

08000fc8 <__aeabi_idiv0>:
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop

08000fcc <TrimRead>:



// Read the Trimming parameters saved in the NVM ROM of the device
void TrimRead(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b08c      	sub	sp, #48	; 0x30
 8000fd0:	af04      	add	r7, sp, #16
	uint8_t trimdata[32];
	// Read NVM from 0x88 to 0xA1
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, 0x88, 1, trimdata, 25, 1000);
 8000fd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fd6:	9302      	str	r3, [sp, #8]
 8000fd8:	2319      	movs	r3, #25
 8000fda:	9301      	str	r3, [sp, #4]
 8000fdc:	463b      	mov	r3, r7
 8000fde:	9300      	str	r3, [sp, #0]
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	2288      	movs	r2, #136	; 0x88
 8000fe4:	21ec      	movs	r1, #236	; 0xec
 8000fe6:	4850      	ldr	r0, [pc, #320]	; (8001128 <TrimRead+0x15c>)
 8000fe8:	f002 ff62 	bl	8003eb0 <HAL_I2C_Mem_Read>

	// Read NVM from 0xE1 to 0xE7
	//HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, 0xE1, 1, (uint8_t *)trimdata+25, 7, HAL_MAX_DELAY);

	// Arrange the data as per the datasheet (page no. 24)
	dig_T1 = (trimdata[1]<<8) | trimdata[0];
 8000fec:	787b      	ldrb	r3, [r7, #1]
 8000fee:	021b      	lsls	r3, r3, #8
 8000ff0:	b21a      	sxth	r2, r3
 8000ff2:	783b      	ldrb	r3, [r7, #0]
 8000ff4:	b21b      	sxth	r3, r3
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	b21b      	sxth	r3, r3
 8000ffa:	b29a      	uxth	r2, r3
 8000ffc:	4b4b      	ldr	r3, [pc, #300]	; (800112c <TrimRead+0x160>)
 8000ffe:	801a      	strh	r2, [r3, #0]
	dig_T2 = (trimdata[3]<<8) | trimdata[2];
 8001000:	78fb      	ldrb	r3, [r7, #3]
 8001002:	021b      	lsls	r3, r3, #8
 8001004:	b21a      	sxth	r2, r3
 8001006:	78bb      	ldrb	r3, [r7, #2]
 8001008:	b21b      	sxth	r3, r3
 800100a:	4313      	orrs	r3, r2
 800100c:	b21a      	sxth	r2, r3
 800100e:	4b48      	ldr	r3, [pc, #288]	; (8001130 <TrimRead+0x164>)
 8001010:	801a      	strh	r2, [r3, #0]
	dig_T3 = (trimdata[5]<<8) | trimdata[4];
 8001012:	797b      	ldrb	r3, [r7, #5]
 8001014:	021b      	lsls	r3, r3, #8
 8001016:	b21a      	sxth	r2, r3
 8001018:	793b      	ldrb	r3, [r7, #4]
 800101a:	b21b      	sxth	r3, r3
 800101c:	4313      	orrs	r3, r2
 800101e:	b21a      	sxth	r2, r3
 8001020:	4b44      	ldr	r3, [pc, #272]	; (8001134 <TrimRead+0x168>)
 8001022:	801a      	strh	r2, [r3, #0]
	dig_P1 = (trimdata[7]<<8) | trimdata[5];
 8001024:	79fb      	ldrb	r3, [r7, #7]
 8001026:	021b      	lsls	r3, r3, #8
 8001028:	b21a      	sxth	r2, r3
 800102a:	797b      	ldrb	r3, [r7, #5]
 800102c:	b21b      	sxth	r3, r3
 800102e:	4313      	orrs	r3, r2
 8001030:	b21b      	sxth	r3, r3
 8001032:	b29a      	uxth	r2, r3
 8001034:	4b40      	ldr	r3, [pc, #256]	; (8001138 <TrimRead+0x16c>)
 8001036:	801a      	strh	r2, [r3, #0]
	dig_P2 = (trimdata[9]<<8) | trimdata[6];
 8001038:	7a7b      	ldrb	r3, [r7, #9]
 800103a:	021b      	lsls	r3, r3, #8
 800103c:	b21a      	sxth	r2, r3
 800103e:	79bb      	ldrb	r3, [r7, #6]
 8001040:	b21b      	sxth	r3, r3
 8001042:	4313      	orrs	r3, r2
 8001044:	b21a      	sxth	r2, r3
 8001046:	4b3d      	ldr	r3, [pc, #244]	; (800113c <TrimRead+0x170>)
 8001048:	801a      	strh	r2, [r3, #0]
	dig_P3 = (trimdata[11]<<8) | trimdata[10];
 800104a:	7afb      	ldrb	r3, [r7, #11]
 800104c:	021b      	lsls	r3, r3, #8
 800104e:	b21a      	sxth	r2, r3
 8001050:	7abb      	ldrb	r3, [r7, #10]
 8001052:	b21b      	sxth	r3, r3
 8001054:	4313      	orrs	r3, r2
 8001056:	b21a      	sxth	r2, r3
 8001058:	4b39      	ldr	r3, [pc, #228]	; (8001140 <TrimRead+0x174>)
 800105a:	801a      	strh	r2, [r3, #0]
	dig_P4 = (trimdata[13]<<8) | trimdata[12];
 800105c:	7b7b      	ldrb	r3, [r7, #13]
 800105e:	021b      	lsls	r3, r3, #8
 8001060:	b21a      	sxth	r2, r3
 8001062:	7b3b      	ldrb	r3, [r7, #12]
 8001064:	b21b      	sxth	r3, r3
 8001066:	4313      	orrs	r3, r2
 8001068:	b21a      	sxth	r2, r3
 800106a:	4b36      	ldr	r3, [pc, #216]	; (8001144 <TrimRead+0x178>)
 800106c:	801a      	strh	r2, [r3, #0]
	dig_P5 = (trimdata[15]<<8) | trimdata[14];
 800106e:	7bfb      	ldrb	r3, [r7, #15]
 8001070:	021b      	lsls	r3, r3, #8
 8001072:	b21a      	sxth	r2, r3
 8001074:	7bbb      	ldrb	r3, [r7, #14]
 8001076:	b21b      	sxth	r3, r3
 8001078:	4313      	orrs	r3, r2
 800107a:	b21a      	sxth	r2, r3
 800107c:	4b32      	ldr	r3, [pc, #200]	; (8001148 <TrimRead+0x17c>)
 800107e:	801a      	strh	r2, [r3, #0]
	dig_P6 = (trimdata[17]<<8) | trimdata[16];
 8001080:	7c7b      	ldrb	r3, [r7, #17]
 8001082:	021b      	lsls	r3, r3, #8
 8001084:	b21a      	sxth	r2, r3
 8001086:	7c3b      	ldrb	r3, [r7, #16]
 8001088:	b21b      	sxth	r3, r3
 800108a:	4313      	orrs	r3, r2
 800108c:	b21a      	sxth	r2, r3
 800108e:	4b2f      	ldr	r3, [pc, #188]	; (800114c <TrimRead+0x180>)
 8001090:	801a      	strh	r2, [r3, #0]
	dig_P7 = (trimdata[19]<<8) | trimdata[18];
 8001092:	7cfb      	ldrb	r3, [r7, #19]
 8001094:	021b      	lsls	r3, r3, #8
 8001096:	b21a      	sxth	r2, r3
 8001098:	7cbb      	ldrb	r3, [r7, #18]
 800109a:	b21b      	sxth	r3, r3
 800109c:	4313      	orrs	r3, r2
 800109e:	b21a      	sxth	r2, r3
 80010a0:	4b2b      	ldr	r3, [pc, #172]	; (8001150 <TrimRead+0x184>)
 80010a2:	801a      	strh	r2, [r3, #0]
	dig_P8 = (trimdata[21]<<8) | trimdata[20];
 80010a4:	7d7b      	ldrb	r3, [r7, #21]
 80010a6:	021b      	lsls	r3, r3, #8
 80010a8:	b21a      	sxth	r2, r3
 80010aa:	7d3b      	ldrb	r3, [r7, #20]
 80010ac:	b21b      	sxth	r3, r3
 80010ae:	4313      	orrs	r3, r2
 80010b0:	b21a      	sxth	r2, r3
 80010b2:	4b28      	ldr	r3, [pc, #160]	; (8001154 <TrimRead+0x188>)
 80010b4:	801a      	strh	r2, [r3, #0]
	dig_P9 = (trimdata[23]<<8) | trimdata[22];
 80010b6:	7dfb      	ldrb	r3, [r7, #23]
 80010b8:	021b      	lsls	r3, r3, #8
 80010ba:	b21a      	sxth	r2, r3
 80010bc:	7dbb      	ldrb	r3, [r7, #22]
 80010be:	b21b      	sxth	r3, r3
 80010c0:	4313      	orrs	r3, r2
 80010c2:	b21a      	sxth	r2, r3
 80010c4:	4b24      	ldr	r3, [pc, #144]	; (8001158 <TrimRead+0x18c>)
 80010c6:	801a      	strh	r2, [r3, #0]
	dig_H1 = trimdata[24];
 80010c8:	7e3b      	ldrb	r3, [r7, #24]
 80010ca:	b29a      	uxth	r2, r3
 80010cc:	4b23      	ldr	r3, [pc, #140]	; (800115c <TrimRead+0x190>)
 80010ce:	801a      	strh	r2, [r3, #0]
	dig_H2 = (trimdata[26]<<8) | trimdata[25];
 80010d0:	7ebb      	ldrb	r3, [r7, #26]
 80010d2:	021b      	lsls	r3, r3, #8
 80010d4:	b21a      	sxth	r2, r3
 80010d6:	7e7b      	ldrb	r3, [r7, #25]
 80010d8:	b21b      	sxth	r3, r3
 80010da:	4313      	orrs	r3, r2
 80010dc:	b21a      	sxth	r2, r3
 80010de:	4b20      	ldr	r3, [pc, #128]	; (8001160 <TrimRead+0x194>)
 80010e0:	801a      	strh	r2, [r3, #0]
	dig_H3 = (trimdata[27]);
 80010e2:	7efb      	ldrb	r3, [r7, #27]
 80010e4:	b29a      	uxth	r2, r3
 80010e6:	4b1f      	ldr	r3, [pc, #124]	; (8001164 <TrimRead+0x198>)
 80010e8:	801a      	strh	r2, [r3, #0]
	dig_H4 = (trimdata[28]<<4) | (trimdata[29] & 0x0f);
 80010ea:	7f3b      	ldrb	r3, [r7, #28]
 80010ec:	011b      	lsls	r3, r3, #4
 80010ee:	b21a      	sxth	r2, r3
 80010f0:	7f7b      	ldrb	r3, [r7, #29]
 80010f2:	b21b      	sxth	r3, r3
 80010f4:	f003 030f 	and.w	r3, r3, #15
 80010f8:	b21b      	sxth	r3, r3
 80010fa:	4313      	orrs	r3, r2
 80010fc:	b21a      	sxth	r2, r3
 80010fe:	4b1a      	ldr	r3, [pc, #104]	; (8001168 <TrimRead+0x19c>)
 8001100:	801a      	strh	r2, [r3, #0]
	dig_H5 = (trimdata[30]<<4) | (trimdata[29]>>4);
 8001102:	7fbb      	ldrb	r3, [r7, #30]
 8001104:	011b      	lsls	r3, r3, #4
 8001106:	b21a      	sxth	r2, r3
 8001108:	7f7b      	ldrb	r3, [r7, #29]
 800110a:	091b      	lsrs	r3, r3, #4
 800110c:	b2db      	uxtb	r3, r3
 800110e:	b21b      	sxth	r3, r3
 8001110:	4313      	orrs	r3, r2
 8001112:	b21a      	sxth	r2, r3
 8001114:	4b15      	ldr	r3, [pc, #84]	; (800116c <TrimRead+0x1a0>)
 8001116:	801a      	strh	r2, [r3, #0]
	dig_H6 = (trimdata[31]);
 8001118:	7ffb      	ldrb	r3, [r7, #31]
 800111a:	b21a      	sxth	r2, r3
 800111c:	4b14      	ldr	r3, [pc, #80]	; (8001170 <TrimRead+0x1a4>)
 800111e:	801a      	strh	r2, [r3, #0]
}
 8001120:	bf00      	nop
 8001122:	3720      	adds	r7, #32
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	20000280 	.word	0x20000280
 800112c:	20000208 	.word	0x20000208
 8001130:	20000210 	.word	0x20000210
 8001134:	20000212 	.word	0x20000212
 8001138:	2000020a 	.word	0x2000020a
 800113c:	20000214 	.word	0x20000214
 8001140:	20000216 	.word	0x20000216
 8001144:	20000218 	.word	0x20000218
 8001148:	2000021a 	.word	0x2000021a
 800114c:	2000021c 	.word	0x2000021c
 8001150:	2000021e 	.word	0x2000021e
 8001154:	20000220 	.word	0x20000220
 8001158:	20000222 	.word	0x20000222
 800115c:	2000020c 	.word	0x2000020c
 8001160:	20000224 	.word	0x20000224
 8001164:	2000020e 	.word	0x2000020e
 8001168:	20000226 	.word	0x20000226
 800116c:	20000228 	.word	0x20000228
 8001170:	2000022a 	.word	0x2000022a

08001174 <BME280_Config>:
 *         IIR is used to avoid the short term fluctuations
 *         Check datasheet page no 18 and page no 30
 */

int BME280_Config (uint8_t osrs_t, uint8_t osrs_p, uint8_t osrs_h, uint8_t mode, uint8_t t_sb, uint8_t filter)
{
 8001174:	b590      	push	{r4, r7, lr}
 8001176:	b089      	sub	sp, #36	; 0x24
 8001178:	af04      	add	r7, sp, #16
 800117a:	4604      	mov	r4, r0
 800117c:	4608      	mov	r0, r1
 800117e:	4611      	mov	r1, r2
 8001180:	461a      	mov	r2, r3
 8001182:	4623      	mov	r3, r4
 8001184:	71fb      	strb	r3, [r7, #7]
 8001186:	4603      	mov	r3, r0
 8001188:	71bb      	strb	r3, [r7, #6]
 800118a:	460b      	mov	r3, r1
 800118c:	717b      	strb	r3, [r7, #5]
 800118e:	4613      	mov	r3, r2
 8001190:	713b      	strb	r3, [r7, #4]
	// Read the Trimming parameters
	TrimRead();
 8001192:	f7ff ff1b 	bl	8000fcc <TrimRead>


	uint8_t datatowrite = 0;
 8001196:	2300      	movs	r3, #0
 8001198:	73fb      	strb	r3, [r7, #15]
	uint8_t datacheck = 0;
 800119a:	2300      	movs	r3, #0
 800119c:	73bb      	strb	r3, [r7, #14]

	// Reset the device
	datatowrite = 0xB6;  // reset sequence
 800119e:	23b6      	movs	r3, #182	; 0xb6
 80011a0:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, RESET_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 80011a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011a6:	9302      	str	r3, [sp, #8]
 80011a8:	2301      	movs	r3, #1
 80011aa:	9301      	str	r3, [sp, #4]
 80011ac:	f107 030f 	add.w	r3, r7, #15
 80011b0:	9300      	str	r3, [sp, #0]
 80011b2:	2301      	movs	r3, #1
 80011b4:	22e0      	movs	r2, #224	; 0xe0
 80011b6:	21ec      	movs	r1, #236	; 0xec
 80011b8:	4841      	ldr	r0, [pc, #260]	; (80012c0 <BME280_Config+0x14c>)
 80011ba:	f002 fd65 	bl	8003c88 <HAL_I2C_Mem_Write>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d002      	beq.n	80011ca <BME280_Config+0x56>
	{
		return -1;
 80011c4:	f04f 33ff 	mov.w	r3, #4294967295
 80011c8:	e075      	b.n	80012b6 <BME280_Config+0x142>
	}

	HAL_Delay (100);
 80011ca:	2064      	movs	r0, #100	; 0x64
 80011cc:	f001 fa40 	bl	8002650 <HAL_Delay>
		return -1;
	}

**/
	// write the standby time and IIR filter coeff to 0xF5
	datatowrite = (t_sb <<5) |(filter << 2);
 80011d0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80011d4:	015b      	lsls	r3, r3, #5
 80011d6:	b25a      	sxtb	r2, r3
 80011d8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80011dc:	009b      	lsls	r3, r3, #2
 80011de:	b25b      	sxtb	r3, r3
 80011e0:	4313      	orrs	r3, r2
 80011e2:	b25b      	sxtb	r3, r3
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, CONFIG_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 80011e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ec:	9302      	str	r3, [sp, #8]
 80011ee:	2301      	movs	r3, #1
 80011f0:	9301      	str	r3, [sp, #4]
 80011f2:	f107 030f 	add.w	r3, r7, #15
 80011f6:	9300      	str	r3, [sp, #0]
 80011f8:	2301      	movs	r3, #1
 80011fa:	22f5      	movs	r2, #245	; 0xf5
 80011fc:	21ec      	movs	r1, #236	; 0xec
 80011fe:	4830      	ldr	r0, [pc, #192]	; (80012c0 <BME280_Config+0x14c>)
 8001200:	f002 fd42 	bl	8003c88 <HAL_I2C_Mem_Write>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d002      	beq.n	8001210 <BME280_Config+0x9c>
	{
		return -1;
 800120a:	f04f 33ff 	mov.w	r3, #4294967295
 800120e:	e052      	b.n	80012b6 <BME280_Config+0x142>
	}
	HAL_Delay (100);
 8001210:	2064      	movs	r0, #100	; 0x64
 8001212:	f001 fa1d 	bl	8002650 <HAL_Delay>
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, CONFIG_REG, 1, &datacheck, 1, 1000);
 8001216:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800121a:	9302      	str	r3, [sp, #8]
 800121c:	2301      	movs	r3, #1
 800121e:	9301      	str	r3, [sp, #4]
 8001220:	f107 030e 	add.w	r3, r7, #14
 8001224:	9300      	str	r3, [sp, #0]
 8001226:	2301      	movs	r3, #1
 8001228:	22f5      	movs	r2, #245	; 0xf5
 800122a:	21ec      	movs	r1, #236	; 0xec
 800122c:	4824      	ldr	r0, [pc, #144]	; (80012c0 <BME280_Config+0x14c>)
 800122e:	f002 fe3f 	bl	8003eb0 <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 8001232:	7bba      	ldrb	r2, [r7, #14]
 8001234:	7bfb      	ldrb	r3, [r7, #15]
 8001236:	429a      	cmp	r2, r3
 8001238:	d002      	beq.n	8001240 <BME280_Config+0xcc>
	{
		return -1;
 800123a:	f04f 33ff 	mov.w	r3, #4294967295
 800123e:	e03a      	b.n	80012b6 <BME280_Config+0x142>
	}


	// write the pressure and temp oversampling along with mode to 0xF4
	datatowrite = (osrs_t <<5) |(osrs_p << 2) | mode;
 8001240:	79fb      	ldrb	r3, [r7, #7]
 8001242:	015b      	lsls	r3, r3, #5
 8001244:	b25a      	sxtb	r2, r3
 8001246:	79bb      	ldrb	r3, [r7, #6]
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	b25b      	sxtb	r3, r3
 800124c:	4313      	orrs	r3, r2
 800124e:	b25a      	sxtb	r2, r3
 8001250:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001254:	4313      	orrs	r3, r2
 8001256:	b25b      	sxtb	r3, r3
 8001258:	b2db      	uxtb	r3, r3
 800125a:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, CTRL_MEAS_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 800125c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001260:	9302      	str	r3, [sp, #8]
 8001262:	2301      	movs	r3, #1
 8001264:	9301      	str	r3, [sp, #4]
 8001266:	f107 030f 	add.w	r3, r7, #15
 800126a:	9300      	str	r3, [sp, #0]
 800126c:	2301      	movs	r3, #1
 800126e:	22f4      	movs	r2, #244	; 0xf4
 8001270:	21ec      	movs	r1, #236	; 0xec
 8001272:	4813      	ldr	r0, [pc, #76]	; (80012c0 <BME280_Config+0x14c>)
 8001274:	f002 fd08 	bl	8003c88 <HAL_I2C_Mem_Write>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d002      	beq.n	8001284 <BME280_Config+0x110>
	{
		return -1;
 800127e:	f04f 33ff 	mov.w	r3, #4294967295
 8001282:	e018      	b.n	80012b6 <BME280_Config+0x142>
	}
	HAL_Delay (100);
 8001284:	2064      	movs	r0, #100	; 0x64
 8001286:	f001 f9e3 	bl	8002650 <HAL_Delay>
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, CTRL_MEAS_REG, 1, &datacheck, 1, 1000);
 800128a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800128e:	9302      	str	r3, [sp, #8]
 8001290:	2301      	movs	r3, #1
 8001292:	9301      	str	r3, [sp, #4]
 8001294:	f107 030e 	add.w	r3, r7, #14
 8001298:	9300      	str	r3, [sp, #0]
 800129a:	2301      	movs	r3, #1
 800129c:	22f4      	movs	r2, #244	; 0xf4
 800129e:	21ec      	movs	r1, #236	; 0xec
 80012a0:	4807      	ldr	r0, [pc, #28]	; (80012c0 <BME280_Config+0x14c>)
 80012a2:	f002 fe05 	bl	8003eb0 <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 80012a6:	7bba      	ldrb	r2, [r7, #14]
 80012a8:	7bfb      	ldrb	r3, [r7, #15]
 80012aa:	429a      	cmp	r2, r3
 80012ac:	d002      	beq.n	80012b4 <BME280_Config+0x140>
	{
		return -1;
 80012ae:	f04f 33ff 	mov.w	r3, #4294967295
 80012b2:	e000      	b.n	80012b6 <BME280_Config+0x142>
	}

	return 0;
 80012b4:	2300      	movs	r3, #0
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3714      	adds	r7, #20
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd90      	pop	{r4, r7, pc}
 80012be:	bf00      	nop
 80012c0:	20000280 	.word	0x20000280

080012c4 <BMEReadRaw>:


int BMEReadRaw(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b086      	sub	sp, #24
 80012c8:	af04      	add	r7, sp, #16
	uint8_t RawData[6];

	// Check the chip ID before reading
	HAL_I2C_Mem_Read(&hi2c1, BME280_ADDRESS, ID_REG, 1, &chipID, 1, 1000);
 80012ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012ce:	9302      	str	r3, [sp, #8]
 80012d0:	2301      	movs	r3, #1
 80012d2:	9301      	str	r3, [sp, #4]
 80012d4:	4b1b      	ldr	r3, [pc, #108]	; (8001344 <BMEReadRaw+0x80>)
 80012d6:	9300      	str	r3, [sp, #0]
 80012d8:	2301      	movs	r3, #1
 80012da:	22d0      	movs	r2, #208	; 0xd0
 80012dc:	21ec      	movs	r1, #236	; 0xec
 80012de:	481a      	ldr	r0, [pc, #104]	; (8001348 <BMEReadRaw+0x84>)
 80012e0:	f002 fde6 	bl	8003eb0 <HAL_I2C_Mem_Read>

	if (chipID == 0x58)
 80012e4:	4b17      	ldr	r3, [pc, #92]	; (8001344 <BMEReadRaw+0x80>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2b58      	cmp	r3, #88	; 0x58
 80012ea:	d124      	bne.n	8001336 <BMEReadRaw+0x72>
	{
		// Read the Registers 0xF7 to 0xFE
		HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, PRESS_MSB_REG, 1, RawData, 6, HAL_MAX_DELAY);
 80012ec:	f04f 33ff 	mov.w	r3, #4294967295
 80012f0:	9302      	str	r3, [sp, #8]
 80012f2:	2306      	movs	r3, #6
 80012f4:	9301      	str	r3, [sp, #4]
 80012f6:	463b      	mov	r3, r7
 80012f8:	9300      	str	r3, [sp, #0]
 80012fa:	2301      	movs	r3, #1
 80012fc:	22f7      	movs	r2, #247	; 0xf7
 80012fe:	21ec      	movs	r1, #236	; 0xec
 8001300:	4811      	ldr	r0, [pc, #68]	; (8001348 <BMEReadRaw+0x84>)
 8001302:	f002 fdd5 	bl	8003eb0 <HAL_I2C_Mem_Read>

		/* Calculate the Raw data for the parameters
		 * Here the Pressure and Temperature are in 20 bit format and humidity in 16 bit format
		 */
		pRaw = (RawData[0]<<12)|(RawData[1]<<4)|(RawData[2]>>4);
 8001306:	783b      	ldrb	r3, [r7, #0]
 8001308:	031a      	lsls	r2, r3, #12
 800130a:	787b      	ldrb	r3, [r7, #1]
 800130c:	011b      	lsls	r3, r3, #4
 800130e:	4313      	orrs	r3, r2
 8001310:	78ba      	ldrb	r2, [r7, #2]
 8001312:	0912      	lsrs	r2, r2, #4
 8001314:	b2d2      	uxtb	r2, r2
 8001316:	4313      	orrs	r3, r2
 8001318:	4a0c      	ldr	r2, [pc, #48]	; (800134c <BMEReadRaw+0x88>)
 800131a:	6013      	str	r3, [r2, #0]
		tRaw = (RawData[3]<<12)|(RawData[4]<<4)|(RawData[5]>>4);
 800131c:	78fb      	ldrb	r3, [r7, #3]
 800131e:	031a      	lsls	r2, r3, #12
 8001320:	793b      	ldrb	r3, [r7, #4]
 8001322:	011b      	lsls	r3, r3, #4
 8001324:	4313      	orrs	r3, r2
 8001326:	797a      	ldrb	r2, [r7, #5]
 8001328:	0912      	lsrs	r2, r2, #4
 800132a:	b2d2      	uxtb	r2, r2
 800132c:	4313      	orrs	r3, r2
 800132e:	4a08      	ldr	r2, [pc, #32]	; (8001350 <BMEReadRaw+0x8c>)
 8001330:	6013      	str	r3, [r2, #0]
		//hRaw = (RawData[6]<<8)|(RawData[7]);

		return 0;
 8001332:	2300      	movs	r3, #0
 8001334:	e001      	b.n	800133a <BMEReadRaw+0x76>
	}

	else return -1;
 8001336:	f04f 33ff 	mov.w	r3, #4294967295
}
 800133a:	4618      	mov	r0, r3
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	200001f8 	.word	0x200001f8
 8001348:	20000280 	.word	0x20000280
 800134c:	20000200 	.word	0x20000200
 8001350:	200001fc 	.word	0x200001fc

08001354 <BME280_compensate_T_int32>:
/* Returns temperature in DegC, resolution is 0.01 DegC. Output value of “5123” equals 51.23 DegC.
   t_fine carries fine temperature as global value
*/
int32_t t_fine;
int32_t BME280_compensate_T_int32(int32_t adc_T)
{
 8001354:	b480      	push	{r7}
 8001356:	b087      	sub	sp, #28
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
	int32_t var1, var2, T;
	var1 = ((((adc_T>>3) - ((int32_t)dig_T1<<1))) * ((int32_t)dig_T2)) >> 11;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	10da      	asrs	r2, r3, #3
 8001360:	4b19      	ldr	r3, [pc, #100]	; (80013c8 <BME280_compensate_T_int32+0x74>)
 8001362:	881b      	ldrh	r3, [r3, #0]
 8001364:	005b      	lsls	r3, r3, #1
 8001366:	1ad3      	subs	r3, r2, r3
 8001368:	4a18      	ldr	r2, [pc, #96]	; (80013cc <BME280_compensate_T_int32+0x78>)
 800136a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800136e:	fb02 f303 	mul.w	r3, r2, r3
 8001372:	12db      	asrs	r3, r3, #11
 8001374:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_T>>4) - ((int32_t)dig_T1)) * ((adc_T>>4) - ((int32_t)dig_T1)))>> 12) *((int32_t)dig_T3)) >> 14;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	111b      	asrs	r3, r3, #4
 800137a:	4a13      	ldr	r2, [pc, #76]	; (80013c8 <BME280_compensate_T_int32+0x74>)
 800137c:	8812      	ldrh	r2, [r2, #0]
 800137e:	1a9b      	subs	r3, r3, r2
 8001380:	687a      	ldr	r2, [r7, #4]
 8001382:	1112      	asrs	r2, r2, #4
 8001384:	4910      	ldr	r1, [pc, #64]	; (80013c8 <BME280_compensate_T_int32+0x74>)
 8001386:	8809      	ldrh	r1, [r1, #0]
 8001388:	1a52      	subs	r2, r2, r1
 800138a:	fb02 f303 	mul.w	r3, r2, r3
 800138e:	131b      	asrs	r3, r3, #12
 8001390:	4a0f      	ldr	r2, [pc, #60]	; (80013d0 <BME280_compensate_T_int32+0x7c>)
 8001392:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001396:	fb02 f303 	mul.w	r3, r2, r3
 800139a:	139b      	asrs	r3, r3, #14
 800139c:	613b      	str	r3, [r7, #16]
	t_fine = var1 + var2;
 800139e:	697a      	ldr	r2, [r7, #20]
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	4413      	add	r3, r2
 80013a4:	4a0b      	ldr	r2, [pc, #44]	; (80013d4 <BME280_compensate_T_int32+0x80>)
 80013a6:	6013      	str	r3, [r2, #0]
	T = (t_fine * 5 + 128) >> 8;
 80013a8:	4b0a      	ldr	r3, [pc, #40]	; (80013d4 <BME280_compensate_T_int32+0x80>)
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	4613      	mov	r3, r2
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	4413      	add	r3, r2
 80013b2:	3380      	adds	r3, #128	; 0x80
 80013b4:	121b      	asrs	r3, r3, #8
 80013b6:	60fb      	str	r3, [r7, #12]
	return T;
 80013b8:	68fb      	ldr	r3, [r7, #12]
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	371c      	adds	r7, #28
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	20000208 	.word	0x20000208
 80013cc:	20000210 	.word	0x20000210
 80013d0:	20000212 	.word	0x20000212
 80013d4:	2000022c 	.word	0x2000022c

080013d8 <BME280_compensate_P_int64>:
#if SUPPORT_64BIT
/* Returns pressure in Pa as unsigned 32 bit integer in Q24.8 format (24 integer bits and 8 fractional bits).
   Output value of “24674867” represents 24674867/256 = 96386.2 Pa = 963.862 hPa
*/
uint32_t BME280_compensate_P_int64(int32_t adc_P)
{
 80013d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80013dc:	b0ca      	sub	sp, #296	; 0x128
 80013de:	af00      	add	r7, sp, #0
 80013e0:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
	int64_t var1, var2, p;
	var1 = ((int64_t)t_fine) - 128000;
 80013e4:	4baf      	ldr	r3, [pc, #700]	; (80016a4 <BME280_compensate_P_int64+0x2cc>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	17da      	asrs	r2, r3, #31
 80013ea:	461c      	mov	r4, r3
 80013ec:	4615      	mov	r5, r2
 80013ee:	f5b4 3afa 	subs.w	sl, r4, #128000	; 0x1f400
 80013f2:	f145 3bff 	adc.w	fp, r5, #4294967295
 80013f6:	e9c7 ab48 	strd	sl, fp, [r7, #288]	; 0x120
	var2 = var1 * var1 * (int64_t)dig_P6;
 80013fa:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80013fe:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001402:	fb03 f102 	mul.w	r1, r3, r2
 8001406:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 800140a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800140e:	fb02 f303 	mul.w	r3, r2, r3
 8001412:	18ca      	adds	r2, r1, r3
 8001414:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001418:	fba3 8903 	umull	r8, r9, r3, r3
 800141c:	eb02 0309 	add.w	r3, r2, r9
 8001420:	4699      	mov	r9, r3
 8001422:	4ba1      	ldr	r3, [pc, #644]	; (80016a8 <BME280_compensate_P_int64+0x2d0>)
 8001424:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001428:	b21b      	sxth	r3, r3
 800142a:	17da      	asrs	r2, r3, #31
 800142c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001430:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001434:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8001438:	4603      	mov	r3, r0
 800143a:	fb03 f209 	mul.w	r2, r3, r9
 800143e:	460b      	mov	r3, r1
 8001440:	fb08 f303 	mul.w	r3, r8, r3
 8001444:	4413      	add	r3, r2
 8001446:	4602      	mov	r2, r0
 8001448:	fba8 1202 	umull	r1, r2, r8, r2
 800144c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001450:	460a      	mov	r2, r1
 8001452:	f8c7 20c0 	str.w	r2, [r7, #192]	; 0xc0
 8001456:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800145a:	4413      	add	r3, r2
 800145c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8001460:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	; 0xc0
 8001464:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
 8001468:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var2 = var2 + ((var1*(int64_t)dig_P5)<<17);
 800146c:	4b8f      	ldr	r3, [pc, #572]	; (80016ac <BME280_compensate_P_int64+0x2d4>)
 800146e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001472:	b21b      	sxth	r3, r3
 8001474:	17da      	asrs	r2, r3, #31
 8001476:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800147a:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 800147e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001482:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	; 0xb0
 8001486:	462a      	mov	r2, r5
 8001488:	fb02 f203 	mul.w	r2, r2, r3
 800148c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001490:	4621      	mov	r1, r4
 8001492:	fb01 f303 	mul.w	r3, r1, r3
 8001496:	441a      	add	r2, r3
 8001498:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800149c:	4621      	mov	r1, r4
 800149e:	fba3 1301 	umull	r1, r3, r3, r1
 80014a2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80014a6:	460b      	mov	r3, r1
 80014a8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80014ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80014b0:	18d3      	adds	r3, r2, r3
 80014b2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80014b6:	f04f 0000 	mov.w	r0, #0
 80014ba:	f04f 0100 	mov.w	r1, #0
 80014be:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 80014c2:	462b      	mov	r3, r5
 80014c4:	0459      	lsls	r1, r3, #17
 80014c6:	4623      	mov	r3, r4
 80014c8:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 80014cc:	4623      	mov	r3, r4
 80014ce:	0458      	lsls	r0, r3, #17
 80014d0:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 80014d4:	1814      	adds	r4, r2, r0
 80014d6:	643c      	str	r4, [r7, #64]	; 0x40
 80014d8:	414b      	adcs	r3, r1
 80014da:	647b      	str	r3, [r7, #68]	; 0x44
 80014dc:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 80014e0:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var2 = var2 + (((int64_t)dig_P4)<<35);
 80014e4:	4b72      	ldr	r3, [pc, #456]	; (80016b0 <BME280_compensate_P_int64+0x2d8>)
 80014e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014ea:	b21b      	sxth	r3, r3
 80014ec:	17da      	asrs	r2, r3, #31
 80014ee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80014f2:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80014f6:	f04f 0000 	mov.w	r0, #0
 80014fa:	f04f 0100 	mov.w	r1, #0
 80014fe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001502:	00d9      	lsls	r1, r3, #3
 8001504:	2000      	movs	r0, #0
 8001506:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 800150a:	1814      	adds	r4, r2, r0
 800150c:	63bc      	str	r4, [r7, #56]	; 0x38
 800150e:	414b      	adcs	r3, r1
 8001510:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001512:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8001516:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var1 = ((var1 * var1 * (int64_t)dig_P3)>>8) + ((var1 * (int64_t)dig_P2)<<12);
 800151a:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 800151e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001522:	fb03 f102 	mul.w	r1, r3, r2
 8001526:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 800152a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800152e:	fb02 f303 	mul.w	r3, r2, r3
 8001532:	18ca      	adds	r2, r1, r3
 8001534:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001538:	fba3 1303 	umull	r1, r3, r3, r3
 800153c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001540:	460b      	mov	r3, r1
 8001542:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8001546:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800154a:	18d3      	adds	r3, r2, r3
 800154c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001550:	4b58      	ldr	r3, [pc, #352]	; (80016b4 <BME280_compensate_P_int64+0x2dc>)
 8001552:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001556:	b21b      	sxth	r3, r3
 8001558:	17da      	asrs	r2, r3, #31
 800155a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800155e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8001562:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	; 0xf8
 8001566:	462b      	mov	r3, r5
 8001568:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800156c:	4642      	mov	r2, r8
 800156e:	fb02 f203 	mul.w	r2, r2, r3
 8001572:	464b      	mov	r3, r9
 8001574:	4621      	mov	r1, r4
 8001576:	fb01 f303 	mul.w	r3, r1, r3
 800157a:	4413      	add	r3, r2
 800157c:	4622      	mov	r2, r4
 800157e:	4641      	mov	r1, r8
 8001580:	fba2 1201 	umull	r1, r2, r2, r1
 8001584:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8001588:	460a      	mov	r2, r1
 800158a:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 800158e:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8001592:	4413      	add	r3, r2
 8001594:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8001598:	f04f 0000 	mov.w	r0, #0
 800159c:	f04f 0100 	mov.w	r1, #0
 80015a0:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	; 0xf0
 80015a4:	4623      	mov	r3, r4
 80015a6:	0a18      	lsrs	r0, r3, #8
 80015a8:	462b      	mov	r3, r5
 80015aa:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80015ae:	462b      	mov	r3, r5
 80015b0:	1219      	asrs	r1, r3, #8
 80015b2:	4b41      	ldr	r3, [pc, #260]	; (80016b8 <BME280_compensate_P_int64+0x2e0>)
 80015b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015b8:	b21b      	sxth	r3, r3
 80015ba:	17da      	asrs	r2, r3, #31
 80015bc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80015c0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80015c4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80015c8:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	; 0x98
 80015cc:	464a      	mov	r2, r9
 80015ce:	fb02 f203 	mul.w	r2, r2, r3
 80015d2:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80015d6:	4644      	mov	r4, r8
 80015d8:	fb04 f303 	mul.w	r3, r4, r3
 80015dc:	441a      	add	r2, r3
 80015de:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80015e2:	4644      	mov	r4, r8
 80015e4:	fba3 4304 	umull	r4, r3, r3, r4
 80015e8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80015ec:	4623      	mov	r3, r4
 80015ee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80015f2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80015f6:	18d3      	adds	r3, r2, r3
 80015f8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80015fc:	f04f 0200 	mov.w	r2, #0
 8001600:	f04f 0300 	mov.w	r3, #0
 8001604:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8001608:	464c      	mov	r4, r9
 800160a:	0323      	lsls	r3, r4, #12
 800160c:	4644      	mov	r4, r8
 800160e:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001612:	4644      	mov	r4, r8
 8001614:	0322      	lsls	r2, r4, #12
 8001616:	1884      	adds	r4, r0, r2
 8001618:	633c      	str	r4, [r7, #48]	; 0x30
 800161a:	eb41 0303 	adc.w	r3, r1, r3
 800161e:	637b      	str	r3, [r7, #52]	; 0x34
 8001620:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8001624:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)dig_P1)>>33;
 8001628:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 800162c:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 8001630:	f8c7 1094 	str.w	r1, [r7, #148]	; 0x94
 8001634:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8001638:	4b20      	ldr	r3, [pc, #128]	; (80016bc <BME280_compensate_P_int64+0x2e4>)
 800163a:	881b      	ldrh	r3, [r3, #0]
 800163c:	b29b      	uxth	r3, r3
 800163e:	2200      	movs	r2, #0
 8001640:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001644:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001648:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800164c:	462b      	mov	r3, r5
 800164e:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8001652:	4642      	mov	r2, r8
 8001654:	fb02 f203 	mul.w	r2, r2, r3
 8001658:	464b      	mov	r3, r9
 800165a:	4621      	mov	r1, r4
 800165c:	fb01 f303 	mul.w	r3, r1, r3
 8001660:	4413      	add	r3, r2
 8001662:	4622      	mov	r2, r4
 8001664:	4641      	mov	r1, r8
 8001666:	fba2 1201 	umull	r1, r2, r2, r1
 800166a:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 800166e:	460a      	mov	r2, r1
 8001670:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 8001674:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8001678:	4413      	add	r3, r2
 800167a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800167e:	f04f 0200 	mov.w	r2, #0
 8001682:	f04f 0300 	mov.w	r3, #0
 8001686:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 800168a:	4629      	mov	r1, r5
 800168c:	104a      	asrs	r2, r1, #1
 800168e:	4629      	mov	r1, r5
 8001690:	17cb      	asrs	r3, r1, #31
 8001692:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	if (var1 == 0)
 8001696:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 800169a:	4313      	orrs	r3, r2
 800169c:	d110      	bne.n	80016c0 <BME280_compensate_P_int64+0x2e8>
	{
		return 0; // avoid exception caused by division by zero
 800169e:	2300      	movs	r3, #0
 80016a0:	e154      	b.n	800194c <BME280_compensate_P_int64+0x574>
 80016a2:	bf00      	nop
 80016a4:	2000022c 	.word	0x2000022c
 80016a8:	2000021c 	.word	0x2000021c
 80016ac:	2000021a 	.word	0x2000021a
 80016b0:	20000218 	.word	0x20000218
 80016b4:	20000216 	.word	0x20000216
 80016b8:	20000214 	.word	0x20000214
 80016bc:	2000020a 	.word	0x2000020a
	}
	p = 1048576-adc_P;
 80016c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80016c4:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 80016c8:	17da      	asrs	r2, r3, #31
 80016ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80016cc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80016ce:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 80016d2:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	p = (((p<<31)-var2)*3125)/var1;
 80016d6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80016da:	105b      	asrs	r3, r3, #1
 80016dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80016e0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80016e4:	07db      	lsls	r3, r3, #31
 80016e6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80016ea:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 80016ee:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 80016f2:	4621      	mov	r1, r4
 80016f4:	1a89      	subs	r1, r1, r2
 80016f6:	67b9      	str	r1, [r7, #120]	; 0x78
 80016f8:	4629      	mov	r1, r5
 80016fa:	eb61 0303 	sbc.w	r3, r1, r3
 80016fe:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001700:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001704:	4622      	mov	r2, r4
 8001706:	462b      	mov	r3, r5
 8001708:	1891      	adds	r1, r2, r2
 800170a:	6239      	str	r1, [r7, #32]
 800170c:	415b      	adcs	r3, r3
 800170e:	627b      	str	r3, [r7, #36]	; 0x24
 8001710:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001714:	4621      	mov	r1, r4
 8001716:	1851      	adds	r1, r2, r1
 8001718:	61b9      	str	r1, [r7, #24]
 800171a:	4629      	mov	r1, r5
 800171c:	414b      	adcs	r3, r1
 800171e:	61fb      	str	r3, [r7, #28]
 8001720:	f04f 0200 	mov.w	r2, #0
 8001724:	f04f 0300 	mov.w	r3, #0
 8001728:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 800172c:	4649      	mov	r1, r9
 800172e:	018b      	lsls	r3, r1, #6
 8001730:	4641      	mov	r1, r8
 8001732:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001736:	4641      	mov	r1, r8
 8001738:	018a      	lsls	r2, r1, #6
 800173a:	4641      	mov	r1, r8
 800173c:	1889      	adds	r1, r1, r2
 800173e:	6139      	str	r1, [r7, #16]
 8001740:	4649      	mov	r1, r9
 8001742:	eb43 0101 	adc.w	r1, r3, r1
 8001746:	6179      	str	r1, [r7, #20]
 8001748:	f04f 0200 	mov.w	r2, #0
 800174c:	f04f 0300 	mov.w	r3, #0
 8001750:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001754:	4649      	mov	r1, r9
 8001756:	008b      	lsls	r3, r1, #2
 8001758:	4641      	mov	r1, r8
 800175a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800175e:	4641      	mov	r1, r8
 8001760:	008a      	lsls	r2, r1, #2
 8001762:	4610      	mov	r0, r2
 8001764:	4619      	mov	r1, r3
 8001766:	4603      	mov	r3, r0
 8001768:	4622      	mov	r2, r4
 800176a:	189b      	adds	r3, r3, r2
 800176c:	60bb      	str	r3, [r7, #8]
 800176e:	460b      	mov	r3, r1
 8001770:	462a      	mov	r2, r5
 8001772:	eb42 0303 	adc.w	r3, r2, r3
 8001776:	60fb      	str	r3, [r7, #12]
 8001778:	f04f 0200 	mov.w	r2, #0
 800177c:	f04f 0300 	mov.w	r3, #0
 8001780:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001784:	4649      	mov	r1, r9
 8001786:	008b      	lsls	r3, r1, #2
 8001788:	4641      	mov	r1, r8
 800178a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800178e:	4641      	mov	r1, r8
 8001790:	008a      	lsls	r2, r1, #2
 8001792:	4610      	mov	r0, r2
 8001794:	4619      	mov	r1, r3
 8001796:	4603      	mov	r3, r0
 8001798:	4622      	mov	r2, r4
 800179a:	189b      	adds	r3, r3, r2
 800179c:	673b      	str	r3, [r7, #112]	; 0x70
 800179e:	462b      	mov	r3, r5
 80017a0:	460a      	mov	r2, r1
 80017a2:	eb42 0303 	adc.w	r3, r2, r3
 80017a6:	677b      	str	r3, [r7, #116]	; 0x74
 80017a8:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 80017ac:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80017b0:	f7ff fa52 	bl	8000c58 <__aeabi_ldivmod>
 80017b4:	4602      	mov	r2, r0
 80017b6:	460b      	mov	r3, r1
 80017b8:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
	var1 = (((int64_t)dig_P9) * (p>>13) * (p>>13)) >> 25;
 80017bc:	4b66      	ldr	r3, [pc, #408]	; (8001958 <BME280_compensate_P_int64+0x580>)
 80017be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017c2:	b21b      	sxth	r3, r3
 80017c4:	17da      	asrs	r2, r3, #31
 80017c6:	66bb      	str	r3, [r7, #104]	; 0x68
 80017c8:	66fa      	str	r2, [r7, #108]	; 0x6c
 80017ca:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 80017ce:	f04f 0000 	mov.w	r0, #0
 80017d2:	f04f 0100 	mov.w	r1, #0
 80017d6:	0b50      	lsrs	r0, r2, #13
 80017d8:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80017dc:	1359      	asrs	r1, r3, #13
 80017de:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 80017e2:	462b      	mov	r3, r5
 80017e4:	fb00 f203 	mul.w	r2, r0, r3
 80017e8:	4623      	mov	r3, r4
 80017ea:	fb03 f301 	mul.w	r3, r3, r1
 80017ee:	4413      	add	r3, r2
 80017f0:	4622      	mov	r2, r4
 80017f2:	fba2 1200 	umull	r1, r2, r2, r0
 80017f6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80017fa:	460a      	mov	r2, r1
 80017fc:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 8001800:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8001804:	4413      	add	r3, r2
 8001806:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800180a:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 800180e:	f04f 0000 	mov.w	r0, #0
 8001812:	f04f 0100 	mov.w	r1, #0
 8001816:	0b50      	lsrs	r0, r2, #13
 8001818:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 800181c:	1359      	asrs	r1, r3, #13
 800181e:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8001822:	462b      	mov	r3, r5
 8001824:	fb00 f203 	mul.w	r2, r0, r3
 8001828:	4623      	mov	r3, r4
 800182a:	fb03 f301 	mul.w	r3, r3, r1
 800182e:	4413      	add	r3, r2
 8001830:	4622      	mov	r2, r4
 8001832:	fba2 1200 	umull	r1, r2, r2, r0
 8001836:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800183a:	460a      	mov	r2, r1
 800183c:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 8001840:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8001844:	4413      	add	r3, r2
 8001846:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800184a:	f04f 0200 	mov.w	r2, #0
 800184e:	f04f 0300 	mov.w	r3, #0
 8001852:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 8001856:	4621      	mov	r1, r4
 8001858:	0e4a      	lsrs	r2, r1, #25
 800185a:	4629      	mov	r1, r5
 800185c:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001860:	4629      	mov	r1, r5
 8001862:	164b      	asrs	r3, r1, #25
 8001864:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	var2 = (((int64_t)dig_P8) * p) >> 19;
 8001868:	4b3c      	ldr	r3, [pc, #240]	; (800195c <BME280_compensate_P_int64+0x584>)
 800186a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800186e:	b21b      	sxth	r3, r3
 8001870:	17da      	asrs	r2, r3, #31
 8001872:	663b      	str	r3, [r7, #96]	; 0x60
 8001874:	667a      	str	r2, [r7, #100]	; 0x64
 8001876:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800187a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800187e:	462a      	mov	r2, r5
 8001880:	fb02 f203 	mul.w	r2, r2, r3
 8001884:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001888:	4621      	mov	r1, r4
 800188a:	fb01 f303 	mul.w	r3, r1, r3
 800188e:	4413      	add	r3, r2
 8001890:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001894:	4621      	mov	r1, r4
 8001896:	fba2 1201 	umull	r1, r2, r2, r1
 800189a:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 800189e:	460a      	mov	r2, r1
 80018a0:	f8c7 20c8 	str.w	r2, [r7, #200]	; 0xc8
 80018a4:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 80018a8:	4413      	add	r3, r2
 80018aa:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80018ae:	f04f 0200 	mov.w	r2, #0
 80018b2:	f04f 0300 	mov.w	r3, #0
 80018b6:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	; 0xc8
 80018ba:	4621      	mov	r1, r4
 80018bc:	0cca      	lsrs	r2, r1, #19
 80018be:	4629      	mov	r1, r5
 80018c0:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80018c4:	4629      	mov	r1, r5
 80018c6:	14cb      	asrs	r3, r1, #19
 80018c8:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
	p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7)<<4);
 80018cc:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 80018d0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 80018d4:	1884      	adds	r4, r0, r2
 80018d6:	65bc      	str	r4, [r7, #88]	; 0x58
 80018d8:	eb41 0303 	adc.w	r3, r1, r3
 80018dc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80018de:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 80018e2:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 80018e6:	4621      	mov	r1, r4
 80018e8:	1889      	adds	r1, r1, r2
 80018ea:	6539      	str	r1, [r7, #80]	; 0x50
 80018ec:	4629      	mov	r1, r5
 80018ee:	eb43 0101 	adc.w	r1, r3, r1
 80018f2:	6579      	str	r1, [r7, #84]	; 0x54
 80018f4:	f04f 0000 	mov.w	r0, #0
 80018f8:	f04f 0100 	mov.w	r1, #0
 80018fc:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8001900:	4623      	mov	r3, r4
 8001902:	0a18      	lsrs	r0, r3, #8
 8001904:	462b      	mov	r3, r5
 8001906:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800190a:	462b      	mov	r3, r5
 800190c:	1219      	asrs	r1, r3, #8
 800190e:	4b14      	ldr	r3, [pc, #80]	; (8001960 <BME280_compensate_P_int64+0x588>)
 8001910:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001914:	b21b      	sxth	r3, r3
 8001916:	17da      	asrs	r2, r3, #31
 8001918:	64bb      	str	r3, [r7, #72]	; 0x48
 800191a:	64fa      	str	r2, [r7, #76]	; 0x4c
 800191c:	f04f 0200 	mov.w	r2, #0
 8001920:	f04f 0300 	mov.w	r3, #0
 8001924:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	; 0x48
 8001928:	464c      	mov	r4, r9
 800192a:	0123      	lsls	r3, r4, #4
 800192c:	4644      	mov	r4, r8
 800192e:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001932:	4644      	mov	r4, r8
 8001934:	0122      	lsls	r2, r4, #4
 8001936:	1884      	adds	r4, r0, r2
 8001938:	603c      	str	r4, [r7, #0]
 800193a:	eb41 0303 	adc.w	r3, r1, r3
 800193e:	607b      	str	r3, [r7, #4]
 8001940:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001944:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	return (uint32_t)p;
 8001948:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
}
 800194c:	4618      	mov	r0, r3
 800194e:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8001952:	46bd      	mov	sp, r7
 8001954:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001958:	20000222 	.word	0x20000222
 800195c:	20000220 	.word	0x20000220
 8001960:	2000021e 	.word	0x2000021e

08001964 <bme280_compensate_H_int32>:

/* Returns humidity in %RH as unsigned 32 bit integer in Q22.10 format (22 integer and 10 fractional bits).
   Output value of “47445” represents 47445/1024 = 46.333 %RH
*/
uint32_t bme280_compensate_H_int32(int32_t adc_H)
{
 8001964:	b480      	push	{r7}
 8001966:	b085      	sub	sp, #20
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
	int32_t v_x1_u32r;
	v_x1_u32r = (t_fine - ((int32_t)76800));
 800196c:	4b2c      	ldr	r3, [pc, #176]	; (8001a20 <bme280_compensate_H_int32+0xbc>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 8001974:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5) *\
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	039a      	lsls	r2, r3, #14
 800197a:	4b2a      	ldr	r3, [pc, #168]	; (8001a24 <bme280_compensate_H_int32+0xc0>)
 800197c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001980:	051b      	lsls	r3, r3, #20
 8001982:	1ad2      	subs	r2, r2, r3
 8001984:	4b28      	ldr	r3, [pc, #160]	; (8001a28 <bme280_compensate_H_int32+0xc4>)
 8001986:	f9b3 3000 	ldrsh.w	r3, [r3]
 800198a:	4619      	mov	r1, r3
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	fb01 f303 	mul.w	r3, r1, r3
 8001992:	1ad3      	subs	r3, r2, r3
			v_x1_u32r)) + ((int32_t)16384)) >> 15) * (((((((v_x1_u32r *\
 8001994:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001998:	13db      	asrs	r3, r3, #15
					((int32_t)dig_H6)) >> 10) * (((v_x1_u32r * ((int32_t)dig_H3)) >> 11) +\
 800199a:	4a24      	ldr	r2, [pc, #144]	; (8001a2c <bme280_compensate_H_int32+0xc8>)
 800199c:	f9b2 2000 	ldrsh.w	r2, [r2]
 80019a0:	4611      	mov	r1, r2
			v_x1_u32r)) + ((int32_t)16384)) >> 15) * (((((((v_x1_u32r *\
 80019a2:	68fa      	ldr	r2, [r7, #12]
 80019a4:	fb01 f202 	mul.w	r2, r1, r2
					((int32_t)dig_H6)) >> 10) * (((v_x1_u32r * ((int32_t)dig_H3)) >> 11) +\
 80019a8:	1292      	asrs	r2, r2, #10
 80019aa:	4921      	ldr	r1, [pc, #132]	; (8001a30 <bme280_compensate_H_int32+0xcc>)
 80019ac:	8809      	ldrh	r1, [r1, #0]
 80019ae:	4608      	mov	r0, r1
 80019b0:	68f9      	ldr	r1, [r7, #12]
 80019b2:	fb00 f101 	mul.w	r1, r0, r1
 80019b6:	12c9      	asrs	r1, r1, #11
 80019b8:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
 80019bc:	fb01 f202 	mul.w	r2, r1, r2
							((int32_t)32768))) >> 10) + ((int32_t)2097152)) * ((int32_t)dig_H2) +\
 80019c0:	1292      	asrs	r2, r2, #10
 80019c2:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80019c6:	491b      	ldr	r1, [pc, #108]	; (8001a34 <bme280_compensate_H_int32+0xd0>)
 80019c8:	f9b1 1000 	ldrsh.w	r1, [r1]
 80019cc:	fb01 f202 	mul.w	r2, r1, r2
 80019d0:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
					8192) >> 14));
 80019d4:	1392      	asrs	r2, r2, #14
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5) *\
 80019d6:	fb02 f303 	mul.w	r3, r2, r3
 80019da:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *\
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	13db      	asrs	r3, r3, #15
 80019e0:	68fa      	ldr	r2, [r7, #12]
 80019e2:	13d2      	asrs	r2, r2, #15
 80019e4:	fb02 f303 	mul.w	r3, r2, r3
 80019e8:	11db      	asrs	r3, r3, #7
			((int32_t)dig_H1)) >> 4));
 80019ea:	4a13      	ldr	r2, [pc, #76]	; (8001a38 <bme280_compensate_H_int32+0xd4>)
 80019ec:	8812      	ldrh	r2, [r2, #0]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *\
 80019ee:	fb02 f303 	mul.w	r3, r2, r3
			((int32_t)dig_H1)) >> 4));
 80019f2:	111b      	asrs	r3, r3, #4
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *\
 80019f4:	68fa      	ldr	r2, [r7, #12]
 80019f6:	1ad3      	subs	r3, r2, r3
 80019f8:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001a00:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 8001a08:	bfa8      	it	ge
 8001a0a:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 8001a0e:	60fb      	str	r3, [r7, #12]
	return (uint32_t)(v_x1_u32r>>12);
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	131b      	asrs	r3, r3, #12
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3714      	adds	r7, #20
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr
 8001a20:	2000022c 	.word	0x2000022c
 8001a24:	20000226 	.word	0x20000226
 8001a28:	20000228 	.word	0x20000228
 8001a2c:	2000022a 	.word	0x2000022a
 8001a30:	2000020e 	.word	0x2000020e
 8001a34:	20000224 	.word	0x20000224
 8001a38:	2000020c 	.word	0x2000020c

08001a3c <BME280_Measure>:

/* measure the temp, pressure and humidity
 * the values will be stored in the parameters passed to the function
 */
void BME280_Measure (void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
	if (BMEReadRaw() == 0)
 8001a40:	f7ff fc40 	bl	80012c4 <BMEReadRaw>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d163      	bne.n	8001b12 <BME280_Measure+0xd6>
	{
		  if (tRaw == 0x800000) Temperature = 0; // value in case temp measurement was disabled
 8001a4a:	4b39      	ldr	r3, [pc, #228]	; (8001b30 <BME280_Measure+0xf4>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001a52:	d104      	bne.n	8001a5e <BME280_Measure+0x22>
 8001a54:	4b37      	ldr	r3, [pc, #220]	; (8001b34 <BME280_Measure+0xf8>)
 8001a56:	f04f 0200 	mov.w	r2, #0
 8001a5a:	601a      	str	r2, [r3, #0]
 8001a5c:	e016      	b.n	8001a8c <BME280_Measure+0x50>
		  else
		  {
			  Temperature = (BME280_compensate_T_int32 (tRaw))/100.0;  // as per datasheet, the temp is x100
 8001a5e:	4b34      	ldr	r3, [pc, #208]	; (8001b30 <BME280_Measure+0xf4>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4618      	mov	r0, r3
 8001a64:	f7ff fc76 	bl	8001354 <BME280_compensate_T_int32>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7fe fd62 	bl	8000534 <__aeabi_i2d>
 8001a70:	f04f 0200 	mov.w	r2, #0
 8001a74:	4b30      	ldr	r3, [pc, #192]	; (8001b38 <BME280_Measure+0xfc>)
 8001a76:	f7fe fef1 	bl	800085c <__aeabi_ddiv>
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	460b      	mov	r3, r1
 8001a7e:	4610      	mov	r0, r2
 8001a80:	4619      	mov	r1, r3
 8001a82:	f7ff f899 	bl	8000bb8 <__aeabi_d2f>
 8001a86:	4603      	mov	r3, r0
 8001a88:	4a2a      	ldr	r2, [pc, #168]	; (8001b34 <BME280_Measure+0xf8>)
 8001a8a:	6013      	str	r3, [r2, #0]
		  }

		  if (pRaw == 0x800000) Pressure = 0; // value in case temp measurement was disabled
 8001a8c:	4b2b      	ldr	r3, [pc, #172]	; (8001b3c <BME280_Measure+0x100>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001a94:	d104      	bne.n	8001aa0 <BME280_Measure+0x64>
 8001a96:	4b2a      	ldr	r3, [pc, #168]	; (8001b40 <BME280_Measure+0x104>)
 8001a98:	f04f 0200 	mov.w	r2, #0
 8001a9c:	601a      	str	r2, [r3, #0]
 8001a9e:	e016      	b.n	8001ace <BME280_Measure+0x92>
		  else
		  {
#if SUPPORT_64BIT
			  Pressure = (BME280_compensate_P_int64 (pRaw))/256.0;  // as per datasheet, the pressure is x256
 8001aa0:	4b26      	ldr	r3, [pc, #152]	; (8001b3c <BME280_Measure+0x100>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f7ff fc97 	bl	80013d8 <BME280_compensate_P_int64>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	4618      	mov	r0, r3
 8001aae:	f7fe fd31 	bl	8000514 <__aeabi_ui2d>
 8001ab2:	f04f 0200 	mov.w	r2, #0
 8001ab6:	4b23      	ldr	r3, [pc, #140]	; (8001b44 <BME280_Measure+0x108>)
 8001ab8:	f7fe fed0 	bl	800085c <__aeabi_ddiv>
 8001abc:	4602      	mov	r2, r0
 8001abe:	460b      	mov	r3, r1
 8001ac0:	4610      	mov	r0, r2
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	f7ff f878 	bl	8000bb8 <__aeabi_d2f>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	4a1d      	ldr	r2, [pc, #116]	; (8001b40 <BME280_Measure+0x104>)
 8001acc:	6013      	str	r3, [r2, #0]
			  Pressure = (BME280_compensate_P_int32 (pRaw));  // as per datasheet, the pressure is Pa

#endif
		  }

		  if (hRaw == 0x8000) Humidity = 0; // value in case temp measurement was disabled
 8001ace:	4b1e      	ldr	r3, [pc, #120]	; (8001b48 <BME280_Measure+0x10c>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001ad6:	d104      	bne.n	8001ae2 <BME280_Measure+0xa6>
 8001ad8:	4b1c      	ldr	r3, [pc, #112]	; (8001b4c <BME280_Measure+0x110>)
 8001ada:	f04f 0200 	mov.w	r2, #0
 8001ade:	601a      	str	r2, [r3, #0]
	// if the device is detached
	else
	{
		Temperature = Pressure = Humidity = 0;
	}
}
 8001ae0:	e023      	b.n	8001b2a <BME280_Measure+0xee>
			  Humidity = (bme280_compensate_H_int32 (hRaw))/1024.0;  // as per datasheet, the temp is x1024
 8001ae2:	4b19      	ldr	r3, [pc, #100]	; (8001b48 <BME280_Measure+0x10c>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff ff3c 	bl	8001964 <bme280_compensate_H_int32>
 8001aec:	4603      	mov	r3, r0
 8001aee:	4618      	mov	r0, r3
 8001af0:	f7fe fd10 	bl	8000514 <__aeabi_ui2d>
 8001af4:	f04f 0200 	mov.w	r2, #0
 8001af8:	4b15      	ldr	r3, [pc, #84]	; (8001b50 <BME280_Measure+0x114>)
 8001afa:	f7fe feaf 	bl	800085c <__aeabi_ddiv>
 8001afe:	4602      	mov	r2, r0
 8001b00:	460b      	mov	r3, r1
 8001b02:	4610      	mov	r0, r2
 8001b04:	4619      	mov	r1, r3
 8001b06:	f7ff f857 	bl	8000bb8 <__aeabi_d2f>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	4a0f      	ldr	r2, [pc, #60]	; (8001b4c <BME280_Measure+0x110>)
 8001b0e:	6013      	str	r3, [r2, #0]
}
 8001b10:	e00b      	b.n	8001b2a <BME280_Measure+0xee>
		Temperature = Pressure = Humidity = 0;
 8001b12:	4b0e      	ldr	r3, [pc, #56]	; (8001b4c <BME280_Measure+0x110>)
 8001b14:	f04f 0200 	mov.w	r2, #0
 8001b18:	601a      	str	r2, [r3, #0]
 8001b1a:	4b0c      	ldr	r3, [pc, #48]	; (8001b4c <BME280_Measure+0x110>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4a08      	ldr	r2, [pc, #32]	; (8001b40 <BME280_Measure+0x104>)
 8001b20:	6013      	str	r3, [r2, #0]
 8001b22:	4b07      	ldr	r3, [pc, #28]	; (8001b40 <BME280_Measure+0x104>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a03      	ldr	r2, [pc, #12]	; (8001b34 <BME280_Measure+0xf8>)
 8001b28:	6013      	str	r3, [r2, #0]
}
 8001b2a:	bf00      	nop
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	200001fc 	.word	0x200001fc
 8001b34:	20000354 	.word	0x20000354
 8001b38:	40590000 	.word	0x40590000
 8001b3c:	20000200 	.word	0x20000200
 8001b40:	20000358 	.word	0x20000358
 8001b44:	40700000 	.word	0x40700000
 8001b48:	20000204 	.word	0x20000204
 8001b4c:	2000035c 	.word	0x2000035c
 8001b50:	40900000 	.word	0x40900000

08001b54 <__io_putchar>:
static void MX_USART2_UART_Init(void);
static void MX_ADC1_Init(void);
static void MX_I2C1_Init(void);
/* USER CODE BEGIN PFP */

int __io_putchar(int ch){
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 1000);
 8001b5c:	1d39      	adds	r1, r7, #4
 8001b5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b62:	2201      	movs	r2, #1
 8001b64:	4803      	ldr	r0, [pc, #12]	; (8001b74 <__io_putchar+0x20>)
 8001b66:	f004 fa77 	bl	8006058 <HAL_UART_Transmit>
	return ch;
 8001b6a:	687b      	ldr	r3, [r7, #4]
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3708      	adds	r7, #8
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	200002cc 	.word	0x200002cc

08001b78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b7c:	b087      	sub	sp, #28
 8001b7e:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b80:	f000 fd00 	bl	8002584 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b84:	f000 f91e 	bl	8001dc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b88:	f000 fa60 	bl	800204c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001b8c:	f000 fa2e 	bl	8001fec <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001b90:	f000 f97c 	bl	8001e8c <MX_ADC1_Init>
  MX_I2C1_Init();
 8001b94:	f000 f9ea 	bl	8001f6c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  BME280_Config(OSRS_2, OSRS_16, OSRS_1, MODE_NORMAL, T_SB_0p5, IIR_16);
 8001b98:	2304      	movs	r3, #4
 8001b9a:	9301      	str	r3, [sp, #4]
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	9300      	str	r3, [sp, #0]
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	2105      	movs	r1, #5
 8001ba6:	2002      	movs	r0, #2
 8001ba8:	f7ff fae4 	bl	8001174 <BME280_Config>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  cont++;
 8001bac:	4b76      	ldr	r3, [pc, #472]	; (8001d88 <main+0x210>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	4a75      	ldr	r2, [pc, #468]	; (8001d88 <main+0x210>)
 8001bb4:	6013      	str	r3, [r2, #0]
	  //if(error == 1){
	  //BME280_Config(OSRS_2, OSRS_16, OSRS_1, MODE_NORMAL, T_SB_0p5, IIR_16);
		 // error = 0;
	  //}

	  HAL_ADC_Start(&hadc1);
 8001bb6:	4875      	ldr	r0, [pc, #468]	; (8001d8c <main+0x214>)
 8001bb8:	f000 ff68 	bl	8002a8c <HAL_ADC_Start>

	  lectura_sensorUV=HAL_ADC_GetValue(&hadc1);
 8001bbc:	4873      	ldr	r0, [pc, #460]	; (8001d8c <main+0x214>)
 8001bbe:	f001 f87b 	bl	8002cb8 <HAL_ADC_GetValue>
 8001bc2:	ee07 0a90 	vmov	s15, r0
 8001bc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bca:	4b71      	ldr	r3, [pc, #452]	; (8001d90 <main+0x218>)
 8001bcc:	edc3 7a00 	vstr	s15, [r3]
	  lectura_sensorUV=lectura_sensorUV*0.000625;
 8001bd0:	4b6f      	ldr	r3, [pc, #444]	; (8001d90 <main+0x218>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7fe fcbf 	bl	8000558 <__aeabi_f2d>
 8001bda:	a363      	add	r3, pc, #396	; (adr r3, 8001d68 <main+0x1f0>)
 8001bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001be0:	f7fe fd12 	bl	8000608 <__aeabi_dmul>
 8001be4:	4602      	mov	r2, r0
 8001be6:	460b      	mov	r3, r1
 8001be8:	4610      	mov	r0, r2
 8001bea:	4619      	mov	r1, r3
 8001bec:	f7fe ffe4 	bl	8000bb8 <__aeabi_d2f>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	4a67      	ldr	r2, [pc, #412]	; (8001d90 <main+0x218>)
 8001bf4:	6013      	str	r3, [r2, #0]
	  if (lectura_sensorUV <= 1)lectura_sensorUV=1;
 8001bf6:	4b66      	ldr	r3, [pc, #408]	; (8001d90 <main+0x218>)
 8001bf8:	edd3 7a00 	vldr	s15, [r3]
 8001bfc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001c00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c08:	d803      	bhi.n	8001c12 <main+0x9a>
 8001c0a:	4b61      	ldr	r3, [pc, #388]	; (8001d90 <main+0x218>)
 8001c0c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001c10:	601a      	str	r2, [r3, #0]

	  UV=((lectura_sensorUV -1)/0.1133);
 8001c12:	4b5f      	ldr	r3, [pc, #380]	; (8001d90 <main+0x218>)
 8001c14:	edd3 7a00 	vldr	s15, [r3]
 8001c18:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001c1c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001c20:	ee17 0a90 	vmov	r0, s15
 8001c24:	f7fe fc98 	bl	8000558 <__aeabi_f2d>
 8001c28:	a351      	add	r3, pc, #324	; (adr r3, 8001d70 <main+0x1f8>)
 8001c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c2e:	f7fe fe15 	bl	800085c <__aeabi_ddiv>
 8001c32:	4602      	mov	r2, r0
 8001c34:	460b      	mov	r3, r1
 8001c36:	4610      	mov	r0, r2
 8001c38:	4619      	mov	r1, r3
 8001c3a:	f7fe ffbd 	bl	8000bb8 <__aeabi_d2f>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	4a54      	ldr	r2, [pc, #336]	; (8001d94 <main+0x21c>)
 8001c42:	6013      	str	r3, [r2, #0]

	  BME280_Measure();
 8001c44:	f7ff fefa 	bl	8001a3c <BME280_Measure>

	  // Calcular Altitud:
	  altitud = 44330 *(1.0 - pow(Pressure / 101200, 0.1903));
 8001c48:	4b53      	ldr	r3, [pc, #332]	; (8001d98 <main+0x220>)
 8001c4a:	edd3 7a00 	vldr	s15, [r3]
 8001c4e:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8001d9c <main+0x224>
 8001c52:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001c56:	ee16 0a90 	vmov	r0, s13
 8001c5a:	f7fe fc7d 	bl	8000558 <__aeabi_f2d>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	460b      	mov	r3, r1
 8001c62:	ed9f 1b45 	vldr	d1, [pc, #276]	; 8001d78 <main+0x200>
 8001c66:	ec43 2b10 	vmov	d0, r2, r3
 8001c6a:	f004 fe0f 	bl	800688c <pow>
 8001c6e:	ec53 2b10 	vmov	r2, r3, d0
 8001c72:	f04f 0000 	mov.w	r0, #0
 8001c76:	494a      	ldr	r1, [pc, #296]	; (8001da0 <main+0x228>)
 8001c78:	f7fe fb0e 	bl	8000298 <__aeabi_dsub>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	460b      	mov	r3, r1
 8001c80:	4610      	mov	r0, r2
 8001c82:	4619      	mov	r1, r3
 8001c84:	a33e      	add	r3, pc, #248	; (adr r3, 8001d80 <main+0x208>)
 8001c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c8a:	f7fe fcbd 	bl	8000608 <__aeabi_dmul>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	460b      	mov	r3, r1
 8001c92:	4610      	mov	r0, r2
 8001c94:	4619      	mov	r1, r3
 8001c96:	f7fe ff8f 	bl	8000bb8 <__aeabi_d2f>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	4a41      	ldr	r2, [pc, #260]	; (8001da4 <main+0x22c>)
 8001c9e:	6013      	str	r3, [r2, #0]

	  // Visualizacion de Variables:

	  if (Temperature < -100 || altitud <= 0 || Pressure==0 ){
 8001ca0:	4b41      	ldr	r3, [pc, #260]	; (8001da8 <main+0x230>)
 8001ca2:	edd3 7a00 	vldr	s15, [r3]
 8001ca6:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8001dac <main+0x234>
 8001caa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cb2:	d40f      	bmi.n	8001cd4 <main+0x15c>
 8001cb4:	4b3b      	ldr	r3, [pc, #236]	; (8001da4 <main+0x22c>)
 8001cb6:	edd3 7a00 	vldr	s15, [r3]
 8001cba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001cbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cc2:	d907      	bls.n	8001cd4 <main+0x15c>
 8001cc4:	4b34      	ldr	r3, [pc, #208]	; (8001d98 <main+0x220>)
 8001cc6:	edd3 7a00 	vldr	s15, [r3]
 8001cca:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001cce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cd2:	d105      	bne.n	8001ce0 <main+0x168>
		  printf("\nError de Sensor\n");
 8001cd4:	4836      	ldr	r0, [pc, #216]	; (8001db0 <main+0x238>)
 8001cd6:	f006 fa17 	bl	8008108 <puts>
		  HAL_NVIC_SystemReset();
 8001cda:	f001 fd92 	bl	8003802 <HAL_NVIC_SystemReset>
 8001cde:	e02f      	b.n	8001d40 <main+0x1c8>
	  }
	  else{
		  printf("\n\nLectura: %d\n\tTemperatura= %.2f C\n\tPresion= %.2f hPa\n\tUV= %.2f uW/cm2\n\tAltitud= %.2f m\n",cont,Temperature,Pressure/100,UV,altitud);
 8001ce0:	4b29      	ldr	r3, [pc, #164]	; (8001d88 <main+0x210>)
 8001ce2:	681e      	ldr	r6, [r3, #0]
 8001ce4:	4b30      	ldr	r3, [pc, #192]	; (8001da8 <main+0x230>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7fe fc35 	bl	8000558 <__aeabi_f2d>
 8001cee:	4682      	mov	sl, r0
 8001cf0:	468b      	mov	fp, r1
 8001cf2:	4b29      	ldr	r3, [pc, #164]	; (8001d98 <main+0x220>)
 8001cf4:	edd3 7a00 	vldr	s15, [r3]
 8001cf8:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8001db4 <main+0x23c>
 8001cfc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001d00:	ee16 0a90 	vmov	r0, s13
 8001d04:	f7fe fc28 	bl	8000558 <__aeabi_f2d>
 8001d08:	4604      	mov	r4, r0
 8001d0a:	460d      	mov	r5, r1
 8001d0c:	4b21      	ldr	r3, [pc, #132]	; (8001d94 <main+0x21c>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7fe fc21 	bl	8000558 <__aeabi_f2d>
 8001d16:	4680      	mov	r8, r0
 8001d18:	4689      	mov	r9, r1
 8001d1a:	4b22      	ldr	r3, [pc, #136]	; (8001da4 <main+0x22c>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7fe fc1a 	bl	8000558 <__aeabi_f2d>
 8001d24:	4602      	mov	r2, r0
 8001d26:	460b      	mov	r3, r1
 8001d28:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001d2c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001d30:	e9cd 4500 	strd	r4, r5, [sp]
 8001d34:	4652      	mov	r2, sl
 8001d36:	465b      	mov	r3, fp
 8001d38:	4631      	mov	r1, r6
 8001d3a:	481f      	ldr	r0, [pc, #124]	; (8001db8 <main+0x240>)
 8001d3c:	f006 f95e 	bl	8007ffc <iprintf>
	  }

	  if (altitud < 1000){HAL_Delay(1000);}		//Pasar a 15000 antes del lanzamiento
 8001d40:	4b18      	ldr	r3, [pc, #96]	; (8001da4 <main+0x22c>)
 8001d42:	edd3 7a00 	vldr	s15, [r3]
 8001d46:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8001dbc <main+0x244>
 8001d4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d52:	d504      	bpl.n	8001d5e <main+0x1e6>
 8001d54:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d58:	f000 fc7a 	bl	8002650 <HAL_Delay>
 8001d5c:	e726      	b.n	8001bac <main+0x34>
	  else {HAL_Delay(180000);}
 8001d5e:	4818      	ldr	r0, [pc, #96]	; (8001dc0 <main+0x248>)
 8001d60:	f000 fc76 	bl	8002650 <HAL_Delay>
	  cont++;
 8001d64:	e722      	b.n	8001bac <main+0x34>
 8001d66:	bf00      	nop
 8001d68:	47ae147b 	.word	0x47ae147b
 8001d6c:	3f447ae1 	.word	0x3f447ae1
 8001d70:	92a30553 	.word	0x92a30553
 8001d74:	3fbd013a 	.word	0x3fbd013a
 8001d78:	1a36e2eb 	.word	0x1a36e2eb
 8001d7c:	3fc85bc0 	.word	0x3fc85bc0
 8001d80:	00000000 	.word	0x00000000
 8001d84:	40e5a540 	.word	0x40e5a540
 8001d88:	20000350 	.word	0x20000350
 8001d8c:	20000230 	.word	0x20000230
 8001d90:	20000360 	.word	0x20000360
 8001d94:	20000364 	.word	0x20000364
 8001d98:	20000358 	.word	0x20000358
 8001d9c:	47c5a800 	.word	0x47c5a800
 8001da0:	3ff00000 	.word	0x3ff00000
 8001da4:	20000368 	.word	0x20000368
 8001da8:	20000354 	.word	0x20000354
 8001dac:	c2c80000 	.word	0xc2c80000
 8001db0:	0800a288 	.word	0x0800a288
 8001db4:	42c80000 	.word	0x42c80000
 8001db8:	0800a29c 	.word	0x0800a29c
 8001dbc:	447a0000 	.word	0x447a0000
 8001dc0:	0002bf20 	.word	0x0002bf20

08001dc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b0a6      	sub	sp, #152	; 0x98
 8001dc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dca:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001dce:	2228      	movs	r2, #40	; 0x28
 8001dd0:	2100      	movs	r1, #0
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f005 fca0 	bl	8007718 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dd8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	605a      	str	r2, [r3, #4]
 8001de2:	609a      	str	r2, [r3, #8]
 8001de4:	60da      	str	r2, [r3, #12]
 8001de6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001de8:	1d3b      	adds	r3, r7, #4
 8001dea:	2258      	movs	r2, #88	; 0x58
 8001dec:	2100      	movs	r1, #0
 8001dee:	4618      	mov	r0, r3
 8001df0:	f005 fc92 	bl	8007718 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001df4:	2302      	movs	r3, #2
 8001df6:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001dfc:	2310      	movs	r3, #16
 8001dfe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e02:	2302      	movs	r3, #2
 8001e04:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e08:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001e0c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001e10:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001e14:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e1e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001e22:	4618      	mov	r0, r3
 8001e24:	f002 fc22 	bl	800466c <HAL_RCC_OscConfig>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d001      	beq.n	8001e32 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001e2e:	f000 f973 	bl	8002118 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e32:	230f      	movs	r3, #15
 8001e34:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e36:	2302      	movs	r3, #2
 8001e38:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e42:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e44:	2300      	movs	r3, #0
 8001e46:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001e48:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001e4c:	2102      	movs	r1, #2
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f003 fc60 	bl	8005714 <HAL_RCC_ClockConfig>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001e5a:	f000 f95d 	bl	8002118 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8001e5e:	23a2      	movs	r3, #162	; 0xa2
 8001e60:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001e62:	2300      	movs	r3, #0
 8001e64:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8001e66:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e70:	1d3b      	adds	r3, r7, #4
 8001e72:	4618      	mov	r0, r3
 8001e74:	f003 fe84 	bl	8005b80 <HAL_RCCEx_PeriphCLKConfig>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d001      	beq.n	8001e82 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8001e7e:	f000 f94b 	bl	8002118 <Error_Handler>
  }
}
 8001e82:	bf00      	nop
 8001e84:	3798      	adds	r7, #152	; 0x98
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
	...

08001e8c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b08a      	sub	sp, #40	; 0x28
 8001e90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001e92:	f107 031c 	add.w	r3, r7, #28
 8001e96:	2200      	movs	r2, #0
 8001e98:	601a      	str	r2, [r3, #0]
 8001e9a:	605a      	str	r2, [r3, #4]
 8001e9c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001e9e:	1d3b      	adds	r3, r7, #4
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	605a      	str	r2, [r3, #4]
 8001ea6:	609a      	str	r2, [r3, #8]
 8001ea8:	60da      	str	r2, [r3, #12]
 8001eaa:	611a      	str	r2, [r3, #16]
 8001eac:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001eae:	4b2e      	ldr	r3, [pc, #184]	; (8001f68 <MX_ADC1_Init+0xdc>)
 8001eb0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001eb4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001eb6:	4b2c      	ldr	r3, [pc, #176]	; (8001f68 <MX_ADC1_Init+0xdc>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001ebc:	4b2a      	ldr	r3, [pc, #168]	; (8001f68 <MX_ADC1_Init+0xdc>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001ec2:	4b29      	ldr	r3, [pc, #164]	; (8001f68 <MX_ADC1_Init+0xdc>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001ec8:	4b27      	ldr	r3, [pc, #156]	; (8001f68 <MX_ADC1_Init+0xdc>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ece:	4b26      	ldr	r3, [pc, #152]	; (8001f68 <MX_ADC1_Init+0xdc>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ed6:	4b24      	ldr	r3, [pc, #144]	; (8001f68 <MX_ADC1_Init+0xdc>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001edc:	4b22      	ldr	r3, [pc, #136]	; (8001f68 <MX_ADC1_Init+0xdc>)
 8001ede:	2201      	movs	r2, #1
 8001ee0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ee2:	4b21      	ldr	r3, [pc, #132]	; (8001f68 <MX_ADC1_Init+0xdc>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001ee8:	4b1f      	ldr	r3, [pc, #124]	; (8001f68 <MX_ADC1_Init+0xdc>)
 8001eea:	2201      	movs	r2, #1
 8001eec:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001eee:	4b1e      	ldr	r3, [pc, #120]	; (8001f68 <MX_ADC1_Init+0xdc>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ef6:	4b1c      	ldr	r3, [pc, #112]	; (8001f68 <MX_ADC1_Init+0xdc>)
 8001ef8:	2204      	movs	r2, #4
 8001efa:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001efc:	4b1a      	ldr	r3, [pc, #104]	; (8001f68 <MX_ADC1_Init+0xdc>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001f02:	4b19      	ldr	r3, [pc, #100]	; (8001f68 <MX_ADC1_Init+0xdc>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f08:	4817      	ldr	r0, [pc, #92]	; (8001f68 <MX_ADC1_Init+0xdc>)
 8001f0a:	f000 fbc5 	bl	8002698 <HAL_ADC_Init>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d001      	beq.n	8001f18 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8001f14:	f000 f900 	bl	8002118 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001f1c:	f107 031c 	add.w	r3, r7, #28
 8001f20:	4619      	mov	r1, r3
 8001f22:	4811      	ldr	r0, [pc, #68]	; (8001f68 <MX_ADC1_Init+0xdc>)
 8001f24:	f001 f9c2 	bl	80032ac <HAL_ADCEx_MultiModeConfigChannel>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d001      	beq.n	8001f32 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001f2e:	f000 f8f3 	bl	8002118 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001f32:	2301      	movs	r3, #1
 8001f34:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001f36:	2301      	movs	r3, #1
 8001f38:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001f42:	2300      	movs	r3, #0
 8001f44:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001f46:	2300      	movs	r3, #0
 8001f48:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f4a:	1d3b      	adds	r3, r7, #4
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	4806      	ldr	r0, [pc, #24]	; (8001f68 <MX_ADC1_Init+0xdc>)
 8001f50:	f000 fec0 	bl	8002cd4 <HAL_ADC_ConfigChannel>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8001f5a:	f000 f8dd 	bl	8002118 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f5e:	bf00      	nop
 8001f60:	3728      	adds	r7, #40	; 0x28
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	20000230 	.word	0x20000230

08001f6c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f70:	4b1b      	ldr	r3, [pc, #108]	; (8001fe0 <MX_I2C1_Init+0x74>)
 8001f72:	4a1c      	ldr	r2, [pc, #112]	; (8001fe4 <MX_I2C1_Init+0x78>)
 8001f74:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8001f76:	4b1a      	ldr	r3, [pc, #104]	; (8001fe0 <MX_I2C1_Init+0x74>)
 8001f78:	4a1b      	ldr	r2, [pc, #108]	; (8001fe8 <MX_I2C1_Init+0x7c>)
 8001f7a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001f7c:	4b18      	ldr	r3, [pc, #96]	; (8001fe0 <MX_I2C1_Init+0x74>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f82:	4b17      	ldr	r3, [pc, #92]	; (8001fe0 <MX_I2C1_Init+0x74>)
 8001f84:	2201      	movs	r2, #1
 8001f86:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f88:	4b15      	ldr	r3, [pc, #84]	; (8001fe0 <MX_I2C1_Init+0x74>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001f8e:	4b14      	ldr	r3, [pc, #80]	; (8001fe0 <MX_I2C1_Init+0x74>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001f94:	4b12      	ldr	r3, [pc, #72]	; (8001fe0 <MX_I2C1_Init+0x74>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f9a:	4b11      	ldr	r3, [pc, #68]	; (8001fe0 <MX_I2C1_Init+0x74>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001fa0:	4b0f      	ldr	r3, [pc, #60]	; (8001fe0 <MX_I2C1_Init+0x74>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001fa6:	480e      	ldr	r0, [pc, #56]	; (8001fe0 <MX_I2C1_Init+0x74>)
 8001fa8:	f001 fdde 	bl	8003b68 <HAL_I2C_Init>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001fb2:	f000 f8b1 	bl	8002118 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001fb6:	2100      	movs	r1, #0
 8001fb8:	4809      	ldr	r0, [pc, #36]	; (8001fe0 <MX_I2C1_Init+0x74>)
 8001fba:	f002 fabf 	bl	800453c <HAL_I2CEx_ConfigAnalogFilter>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d001      	beq.n	8001fc8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001fc4:	f000 f8a8 	bl	8002118 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001fc8:	2100      	movs	r1, #0
 8001fca:	4805      	ldr	r0, [pc, #20]	; (8001fe0 <MX_I2C1_Init+0x74>)
 8001fcc:	f002 fb01 	bl	80045d2 <HAL_I2CEx_ConfigDigitalFilter>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d001      	beq.n	8001fda <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001fd6:	f000 f89f 	bl	8002118 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001fda:	bf00      	nop
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	20000280 	.word	0x20000280
 8001fe4:	40005400 	.word	0x40005400
 8001fe8:	2000090e 	.word	0x2000090e

08001fec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ff0:	4b14      	ldr	r3, [pc, #80]	; (8002044 <MX_USART2_UART_Init+0x58>)
 8001ff2:	4a15      	ldr	r2, [pc, #84]	; (8002048 <MX_USART2_UART_Init+0x5c>)
 8001ff4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001ff6:	4b13      	ldr	r3, [pc, #76]	; (8002044 <MX_USART2_UART_Init+0x58>)
 8001ff8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001ffc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ffe:	4b11      	ldr	r3, [pc, #68]	; (8002044 <MX_USART2_UART_Init+0x58>)
 8002000:	2200      	movs	r2, #0
 8002002:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002004:	4b0f      	ldr	r3, [pc, #60]	; (8002044 <MX_USART2_UART_Init+0x58>)
 8002006:	2200      	movs	r2, #0
 8002008:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800200a:	4b0e      	ldr	r3, [pc, #56]	; (8002044 <MX_USART2_UART_Init+0x58>)
 800200c:	2200      	movs	r2, #0
 800200e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002010:	4b0c      	ldr	r3, [pc, #48]	; (8002044 <MX_USART2_UART_Init+0x58>)
 8002012:	220c      	movs	r2, #12
 8002014:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002016:	4b0b      	ldr	r3, [pc, #44]	; (8002044 <MX_USART2_UART_Init+0x58>)
 8002018:	2200      	movs	r2, #0
 800201a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800201c:	4b09      	ldr	r3, [pc, #36]	; (8002044 <MX_USART2_UART_Init+0x58>)
 800201e:	2200      	movs	r2, #0
 8002020:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002022:	4b08      	ldr	r3, [pc, #32]	; (8002044 <MX_USART2_UART_Init+0x58>)
 8002024:	2200      	movs	r2, #0
 8002026:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002028:	4b06      	ldr	r3, [pc, #24]	; (8002044 <MX_USART2_UART_Init+0x58>)
 800202a:	2200      	movs	r2, #0
 800202c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800202e:	4805      	ldr	r0, [pc, #20]	; (8002044 <MX_USART2_UART_Init+0x58>)
 8002030:	f003 ffc4 	bl	8005fbc <HAL_UART_Init>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800203a:	f000 f86d 	bl	8002118 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800203e:	bf00      	nop
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	200002cc 	.word	0x200002cc
 8002048:	40004400 	.word	0x40004400

0800204c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b08a      	sub	sp, #40	; 0x28
 8002050:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002052:	f107 0314 	add.w	r3, r7, #20
 8002056:	2200      	movs	r2, #0
 8002058:	601a      	str	r2, [r3, #0]
 800205a:	605a      	str	r2, [r3, #4]
 800205c:	609a      	str	r2, [r3, #8]
 800205e:	60da      	str	r2, [r3, #12]
 8002060:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002062:	4b2b      	ldr	r3, [pc, #172]	; (8002110 <MX_GPIO_Init+0xc4>)
 8002064:	695b      	ldr	r3, [r3, #20]
 8002066:	4a2a      	ldr	r2, [pc, #168]	; (8002110 <MX_GPIO_Init+0xc4>)
 8002068:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800206c:	6153      	str	r3, [r2, #20]
 800206e:	4b28      	ldr	r3, [pc, #160]	; (8002110 <MX_GPIO_Init+0xc4>)
 8002070:	695b      	ldr	r3, [r3, #20]
 8002072:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002076:	613b      	str	r3, [r7, #16]
 8002078:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800207a:	4b25      	ldr	r3, [pc, #148]	; (8002110 <MX_GPIO_Init+0xc4>)
 800207c:	695b      	ldr	r3, [r3, #20]
 800207e:	4a24      	ldr	r2, [pc, #144]	; (8002110 <MX_GPIO_Init+0xc4>)
 8002080:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002084:	6153      	str	r3, [r2, #20]
 8002086:	4b22      	ldr	r3, [pc, #136]	; (8002110 <MX_GPIO_Init+0xc4>)
 8002088:	695b      	ldr	r3, [r3, #20]
 800208a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800208e:	60fb      	str	r3, [r7, #12]
 8002090:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002092:	4b1f      	ldr	r3, [pc, #124]	; (8002110 <MX_GPIO_Init+0xc4>)
 8002094:	695b      	ldr	r3, [r3, #20]
 8002096:	4a1e      	ldr	r2, [pc, #120]	; (8002110 <MX_GPIO_Init+0xc4>)
 8002098:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800209c:	6153      	str	r3, [r2, #20]
 800209e:	4b1c      	ldr	r3, [pc, #112]	; (8002110 <MX_GPIO_Init+0xc4>)
 80020a0:	695b      	ldr	r3, [r3, #20]
 80020a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a6:	60bb      	str	r3, [r7, #8]
 80020a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020aa:	4b19      	ldr	r3, [pc, #100]	; (8002110 <MX_GPIO_Init+0xc4>)
 80020ac:	695b      	ldr	r3, [r3, #20]
 80020ae:	4a18      	ldr	r2, [pc, #96]	; (8002110 <MX_GPIO_Init+0xc4>)
 80020b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020b4:	6153      	str	r3, [r2, #20]
 80020b6:	4b16      	ldr	r3, [pc, #88]	; (8002110 <MX_GPIO_Init+0xc4>)
 80020b8:	695b      	ldr	r3, [r3, #20]
 80020ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80020be:	607b      	str	r3, [r7, #4]
 80020c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80020c2:	2200      	movs	r2, #0
 80020c4:	2120      	movs	r1, #32
 80020c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020ca:	f001 fd35 	bl	8003b38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80020ce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80020d4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80020d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020da:	2300      	movs	r3, #0
 80020dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80020de:	f107 0314 	add.w	r3, r7, #20
 80020e2:	4619      	mov	r1, r3
 80020e4:	480b      	ldr	r0, [pc, #44]	; (8002114 <MX_GPIO_Init+0xc8>)
 80020e6:	f001 fb9d 	bl	8003824 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80020ea:	2320      	movs	r3, #32
 80020ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ee:	2301      	movs	r3, #1
 80020f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f2:	2300      	movs	r3, #0
 80020f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f6:	2300      	movs	r3, #0
 80020f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80020fa:	f107 0314 	add.w	r3, r7, #20
 80020fe:	4619      	mov	r1, r3
 8002100:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002104:	f001 fb8e 	bl	8003824 <HAL_GPIO_Init>

}
 8002108:	bf00      	nop
 800210a:	3728      	adds	r7, #40	; 0x28
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}
 8002110:	40021000 	.word	0x40021000
 8002114:	48000800 	.word	0x48000800

08002118 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800211c:	b672      	cpsid	i
}
 800211e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002120:	e7fe      	b.n	8002120 <Error_Handler+0x8>
	...

08002124 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800212a:	4b0f      	ldr	r3, [pc, #60]	; (8002168 <HAL_MspInit+0x44>)
 800212c:	699b      	ldr	r3, [r3, #24]
 800212e:	4a0e      	ldr	r2, [pc, #56]	; (8002168 <HAL_MspInit+0x44>)
 8002130:	f043 0301 	orr.w	r3, r3, #1
 8002134:	6193      	str	r3, [r2, #24]
 8002136:	4b0c      	ldr	r3, [pc, #48]	; (8002168 <HAL_MspInit+0x44>)
 8002138:	699b      	ldr	r3, [r3, #24]
 800213a:	f003 0301 	and.w	r3, r3, #1
 800213e:	607b      	str	r3, [r7, #4]
 8002140:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002142:	4b09      	ldr	r3, [pc, #36]	; (8002168 <HAL_MspInit+0x44>)
 8002144:	69db      	ldr	r3, [r3, #28]
 8002146:	4a08      	ldr	r2, [pc, #32]	; (8002168 <HAL_MspInit+0x44>)
 8002148:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800214c:	61d3      	str	r3, [r2, #28]
 800214e:	4b06      	ldr	r3, [pc, #24]	; (8002168 <HAL_MspInit+0x44>)
 8002150:	69db      	ldr	r3, [r3, #28]
 8002152:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002156:	603b      	str	r3, [r7, #0]
 8002158:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800215a:	2007      	movs	r0, #7
 800215c:	f001 fb2a 	bl	80037b4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002160:	bf00      	nop
 8002162:	3708      	adds	r7, #8
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	40021000 	.word	0x40021000

0800216c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b08a      	sub	sp, #40	; 0x28
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002174:	f107 0314 	add.w	r3, r7, #20
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	605a      	str	r2, [r3, #4]
 800217e:	609a      	str	r2, [r3, #8]
 8002180:	60da      	str	r2, [r3, #12]
 8002182:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800218c:	d124      	bne.n	80021d8 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800218e:	4b14      	ldr	r3, [pc, #80]	; (80021e0 <HAL_ADC_MspInit+0x74>)
 8002190:	695b      	ldr	r3, [r3, #20]
 8002192:	4a13      	ldr	r2, [pc, #76]	; (80021e0 <HAL_ADC_MspInit+0x74>)
 8002194:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002198:	6153      	str	r3, [r2, #20]
 800219a:	4b11      	ldr	r3, [pc, #68]	; (80021e0 <HAL_ADC_MspInit+0x74>)
 800219c:	695b      	ldr	r3, [r3, #20]
 800219e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021a2:	613b      	str	r3, [r7, #16]
 80021a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021a6:	4b0e      	ldr	r3, [pc, #56]	; (80021e0 <HAL_ADC_MspInit+0x74>)
 80021a8:	695b      	ldr	r3, [r3, #20]
 80021aa:	4a0d      	ldr	r2, [pc, #52]	; (80021e0 <HAL_ADC_MspInit+0x74>)
 80021ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021b0:	6153      	str	r3, [r2, #20]
 80021b2:	4b0b      	ldr	r3, [pc, #44]	; (80021e0 <HAL_ADC_MspInit+0x74>)
 80021b4:	695b      	ldr	r3, [r3, #20]
 80021b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ba:	60fb      	str	r3, [r7, #12]
 80021bc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80021be:	2301      	movs	r3, #1
 80021c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021c2:	2303      	movs	r3, #3
 80021c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c6:	2300      	movs	r3, #0
 80021c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021ca:	f107 0314 	add.w	r3, r7, #20
 80021ce:	4619      	mov	r1, r3
 80021d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021d4:	f001 fb26 	bl	8003824 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80021d8:	bf00      	nop
 80021da:	3728      	adds	r7, #40	; 0x28
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	40021000 	.word	0x40021000

080021e4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b08a      	sub	sp, #40	; 0x28
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ec:	f107 0314 	add.w	r3, r7, #20
 80021f0:	2200      	movs	r2, #0
 80021f2:	601a      	str	r2, [r3, #0]
 80021f4:	605a      	str	r2, [r3, #4]
 80021f6:	609a      	str	r2, [r3, #8]
 80021f8:	60da      	str	r2, [r3, #12]
 80021fa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a26      	ldr	r2, [pc, #152]	; (800229c <HAL_I2C_MspInit+0xb8>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d145      	bne.n	8002292 <HAL_I2C_MspInit+0xae>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002206:	4b26      	ldr	r3, [pc, #152]	; (80022a0 <HAL_I2C_MspInit+0xbc>)
 8002208:	695b      	ldr	r3, [r3, #20]
 800220a:	4a25      	ldr	r2, [pc, #148]	; (80022a0 <HAL_I2C_MspInit+0xbc>)
 800220c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002210:	6153      	str	r3, [r2, #20]
 8002212:	4b23      	ldr	r3, [pc, #140]	; (80022a0 <HAL_I2C_MspInit+0xbc>)
 8002214:	695b      	ldr	r3, [r3, #20]
 8002216:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800221a:	613b      	str	r3, [r7, #16]
 800221c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800221e:	4b20      	ldr	r3, [pc, #128]	; (80022a0 <HAL_I2C_MspInit+0xbc>)
 8002220:	695b      	ldr	r3, [r3, #20]
 8002222:	4a1f      	ldr	r2, [pc, #124]	; (80022a0 <HAL_I2C_MspInit+0xbc>)
 8002224:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002228:	6153      	str	r3, [r2, #20]
 800222a:	4b1d      	ldr	r3, [pc, #116]	; (80022a0 <HAL_I2C_MspInit+0xbc>)
 800222c:	695b      	ldr	r3, [r3, #20]
 800222e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002232:	60fb      	str	r3, [r7, #12]
 8002234:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002236:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800223a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800223c:	2312      	movs	r3, #18
 800223e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002240:	2300      	movs	r3, #0
 8002242:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002244:	2303      	movs	r3, #3
 8002246:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002248:	2304      	movs	r3, #4
 800224a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800224c:	f107 0314 	add.w	r3, r7, #20
 8002250:	4619      	mov	r1, r3
 8002252:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002256:	f001 fae5 	bl	8003824 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800225a:	2380      	movs	r3, #128	; 0x80
 800225c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800225e:	2312      	movs	r3, #18
 8002260:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002262:	2300      	movs	r3, #0
 8002264:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002266:	2303      	movs	r3, #3
 8002268:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800226a:	2304      	movs	r3, #4
 800226c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800226e:	f107 0314 	add.w	r3, r7, #20
 8002272:	4619      	mov	r1, r3
 8002274:	480b      	ldr	r0, [pc, #44]	; (80022a4 <HAL_I2C_MspInit+0xc0>)
 8002276:	f001 fad5 	bl	8003824 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800227a:	4b09      	ldr	r3, [pc, #36]	; (80022a0 <HAL_I2C_MspInit+0xbc>)
 800227c:	69db      	ldr	r3, [r3, #28]
 800227e:	4a08      	ldr	r2, [pc, #32]	; (80022a0 <HAL_I2C_MspInit+0xbc>)
 8002280:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002284:	61d3      	str	r3, [r2, #28]
 8002286:	4b06      	ldr	r3, [pc, #24]	; (80022a0 <HAL_I2C_MspInit+0xbc>)
 8002288:	69db      	ldr	r3, [r3, #28]
 800228a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800228e:	60bb      	str	r3, [r7, #8]
 8002290:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002292:	bf00      	nop
 8002294:	3728      	adds	r7, #40	; 0x28
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	40005400 	.word	0x40005400
 80022a0:	40021000 	.word	0x40021000
 80022a4:	48000400 	.word	0x48000400

080022a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b08a      	sub	sp, #40	; 0x28
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b0:	f107 0314 	add.w	r3, r7, #20
 80022b4:	2200      	movs	r2, #0
 80022b6:	601a      	str	r2, [r3, #0]
 80022b8:	605a      	str	r2, [r3, #4]
 80022ba:	609a      	str	r2, [r3, #8]
 80022bc:	60da      	str	r2, [r3, #12]
 80022be:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a17      	ldr	r2, [pc, #92]	; (8002324 <HAL_UART_MspInit+0x7c>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d128      	bne.n	800231c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80022ca:	4b17      	ldr	r3, [pc, #92]	; (8002328 <HAL_UART_MspInit+0x80>)
 80022cc:	69db      	ldr	r3, [r3, #28]
 80022ce:	4a16      	ldr	r2, [pc, #88]	; (8002328 <HAL_UART_MspInit+0x80>)
 80022d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022d4:	61d3      	str	r3, [r2, #28]
 80022d6:	4b14      	ldr	r3, [pc, #80]	; (8002328 <HAL_UART_MspInit+0x80>)
 80022d8:	69db      	ldr	r3, [r3, #28]
 80022da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022de:	613b      	str	r3, [r7, #16]
 80022e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022e2:	4b11      	ldr	r3, [pc, #68]	; (8002328 <HAL_UART_MspInit+0x80>)
 80022e4:	695b      	ldr	r3, [r3, #20]
 80022e6:	4a10      	ldr	r2, [pc, #64]	; (8002328 <HAL_UART_MspInit+0x80>)
 80022e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022ec:	6153      	str	r3, [r2, #20]
 80022ee:	4b0e      	ldr	r3, [pc, #56]	; (8002328 <HAL_UART_MspInit+0x80>)
 80022f0:	695b      	ldr	r3, [r3, #20]
 80022f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022f6:	60fb      	str	r3, [r7, #12]
 80022f8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80022fa:	230c      	movs	r3, #12
 80022fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fe:	2302      	movs	r3, #2
 8002300:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002302:	2300      	movs	r3, #0
 8002304:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002306:	2300      	movs	r3, #0
 8002308:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800230a:	2307      	movs	r3, #7
 800230c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800230e:	f107 0314 	add.w	r3, r7, #20
 8002312:	4619      	mov	r1, r3
 8002314:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002318:	f001 fa84 	bl	8003824 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800231c:	bf00      	nop
 800231e:	3728      	adds	r7, #40	; 0x28
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	40004400 	.word	0x40004400
 8002328:	40021000 	.word	0x40021000

0800232c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002330:	e7fe      	b.n	8002330 <NMI_Handler+0x4>

08002332 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002332:	b480      	push	{r7}
 8002334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002336:	e7fe      	b.n	8002336 <HardFault_Handler+0x4>

08002338 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800233c:	e7fe      	b.n	800233c <MemManage_Handler+0x4>

0800233e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800233e:	b480      	push	{r7}
 8002340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002342:	e7fe      	b.n	8002342 <BusFault_Handler+0x4>

08002344 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002348:	e7fe      	b.n	8002348 <UsageFault_Handler+0x4>

0800234a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800234a:	b480      	push	{r7}
 800234c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800234e:	bf00      	nop
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr

08002358 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800235c:	bf00      	nop
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr

08002366 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002366:	b480      	push	{r7}
 8002368:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800236a:	bf00      	nop
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002378:	f000 f94a 	bl	8002610 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800237c:	bf00      	nop
 800237e:	bd80      	pop	{r7, pc}

08002380 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0
	return 1;
 8002384:	2301      	movs	r3, #1
}
 8002386:	4618      	mov	r0, r3
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <_kill>:

int _kill(int pid, int sig)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
 8002398:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800239a:	f005 f993 	bl	80076c4 <__errno>
 800239e:	4603      	mov	r3, r0
 80023a0:	2216      	movs	r2, #22
 80023a2:	601a      	str	r2, [r3, #0]
	return -1;
 80023a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3708      	adds	r7, #8
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}

080023b0 <_exit>:

void _exit (int status)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80023b8:	f04f 31ff 	mov.w	r1, #4294967295
 80023bc:	6878      	ldr	r0, [r7, #4]
 80023be:	f7ff ffe7 	bl	8002390 <_kill>
	while (1) {}		/* Make sure we hang here */
 80023c2:	e7fe      	b.n	80023c2 <_exit+0x12>

080023c4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b086      	sub	sp, #24
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	60f8      	str	r0, [r7, #12]
 80023cc:	60b9      	str	r1, [r7, #8]
 80023ce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023d0:	2300      	movs	r3, #0
 80023d2:	617b      	str	r3, [r7, #20]
 80023d4:	e00a      	b.n	80023ec <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80023d6:	f3af 8000 	nop.w
 80023da:	4601      	mov	r1, r0
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	1c5a      	adds	r2, r3, #1
 80023e0:	60ba      	str	r2, [r7, #8]
 80023e2:	b2ca      	uxtb	r2, r1
 80023e4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	3301      	adds	r3, #1
 80023ea:	617b      	str	r3, [r7, #20]
 80023ec:	697a      	ldr	r2, [r7, #20]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	dbf0      	blt.n	80023d6 <_read+0x12>
	}

return len;
 80023f4:	687b      	ldr	r3, [r7, #4]
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3718      	adds	r7, #24
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}

080023fe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023fe:	b580      	push	{r7, lr}
 8002400:	b086      	sub	sp, #24
 8002402:	af00      	add	r7, sp, #0
 8002404:	60f8      	str	r0, [r7, #12]
 8002406:	60b9      	str	r1, [r7, #8]
 8002408:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800240a:	2300      	movs	r3, #0
 800240c:	617b      	str	r3, [r7, #20]
 800240e:	e009      	b.n	8002424 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	1c5a      	adds	r2, r3, #1
 8002414:	60ba      	str	r2, [r7, #8]
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	4618      	mov	r0, r3
 800241a:	f7ff fb9b 	bl	8001b54 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	3301      	adds	r3, #1
 8002422:	617b      	str	r3, [r7, #20]
 8002424:	697a      	ldr	r2, [r7, #20]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	429a      	cmp	r2, r3
 800242a:	dbf1      	blt.n	8002410 <_write+0x12>
	}
	return len;
 800242c:	687b      	ldr	r3, [r7, #4]
}
 800242e:	4618      	mov	r0, r3
 8002430:	3718      	adds	r7, #24
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}

08002436 <_close>:

int _close(int file)
{
 8002436:	b480      	push	{r7}
 8002438:	b083      	sub	sp, #12
 800243a:	af00      	add	r7, sp, #0
 800243c:	6078      	str	r0, [r7, #4]
	return -1;
 800243e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002442:	4618      	mov	r0, r3
 8002444:	370c      	adds	r7, #12
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr

0800244e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800244e:	b480      	push	{r7}
 8002450:	b083      	sub	sp, #12
 8002452:	af00      	add	r7, sp, #0
 8002454:	6078      	str	r0, [r7, #4]
 8002456:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800245e:	605a      	str	r2, [r3, #4]
	return 0;
 8002460:	2300      	movs	r3, #0
}
 8002462:	4618      	mov	r0, r3
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr

0800246e <_isatty>:

int _isatty(int file)
{
 800246e:	b480      	push	{r7}
 8002470:	b083      	sub	sp, #12
 8002472:	af00      	add	r7, sp, #0
 8002474:	6078      	str	r0, [r7, #4]
	return 1;
 8002476:	2301      	movs	r3, #1
}
 8002478:	4618      	mov	r0, r3
 800247a:	370c      	adds	r7, #12
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002484:	b480      	push	{r7}
 8002486:	b085      	sub	sp, #20
 8002488:	af00      	add	r7, sp, #0
 800248a:	60f8      	str	r0, [r7, #12]
 800248c:	60b9      	str	r1, [r7, #8]
 800248e:	607a      	str	r2, [r7, #4]
	return 0;
 8002490:	2300      	movs	r3, #0
}
 8002492:	4618      	mov	r0, r3
 8002494:	3714      	adds	r7, #20
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr
	...

080024a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b086      	sub	sp, #24
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024a8:	4a14      	ldr	r2, [pc, #80]	; (80024fc <_sbrk+0x5c>)
 80024aa:	4b15      	ldr	r3, [pc, #84]	; (8002500 <_sbrk+0x60>)
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024b4:	4b13      	ldr	r3, [pc, #76]	; (8002504 <_sbrk+0x64>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d102      	bne.n	80024c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024bc:	4b11      	ldr	r3, [pc, #68]	; (8002504 <_sbrk+0x64>)
 80024be:	4a12      	ldr	r2, [pc, #72]	; (8002508 <_sbrk+0x68>)
 80024c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024c2:	4b10      	ldr	r3, [pc, #64]	; (8002504 <_sbrk+0x64>)
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	4413      	add	r3, r2
 80024ca:	693a      	ldr	r2, [r7, #16]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d207      	bcs.n	80024e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024d0:	f005 f8f8 	bl	80076c4 <__errno>
 80024d4:	4603      	mov	r3, r0
 80024d6:	220c      	movs	r2, #12
 80024d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024da:	f04f 33ff 	mov.w	r3, #4294967295
 80024de:	e009      	b.n	80024f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024e0:	4b08      	ldr	r3, [pc, #32]	; (8002504 <_sbrk+0x64>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024e6:	4b07      	ldr	r3, [pc, #28]	; (8002504 <_sbrk+0x64>)
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	4413      	add	r3, r2
 80024ee:	4a05      	ldr	r2, [pc, #20]	; (8002504 <_sbrk+0x64>)
 80024f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024f2:	68fb      	ldr	r3, [r7, #12]
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3718      	adds	r7, #24
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	20010000 	.word	0x20010000
 8002500:	00000400 	.word	0x00000400
 8002504:	2000036c 	.word	0x2000036c
 8002508:	20000388 	.word	0x20000388

0800250c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002510:	4b06      	ldr	r3, [pc, #24]	; (800252c <SystemInit+0x20>)
 8002512:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002516:	4a05      	ldr	r2, [pc, #20]	; (800252c <SystemInit+0x20>)
 8002518:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800251c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002520:	bf00      	nop
 8002522:	46bd      	mov	sp, r7
 8002524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002528:	4770      	bx	lr
 800252a:	bf00      	nop
 800252c:	e000ed00 	.word	0xe000ed00

08002530 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002530:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002568 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002534:	480d      	ldr	r0, [pc, #52]	; (800256c <LoopForever+0x6>)
  ldr r1, =_edata
 8002536:	490e      	ldr	r1, [pc, #56]	; (8002570 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002538:	4a0e      	ldr	r2, [pc, #56]	; (8002574 <LoopForever+0xe>)
  movs r3, #0
 800253a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800253c:	e002      	b.n	8002544 <LoopCopyDataInit>

0800253e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800253e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002540:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002542:	3304      	adds	r3, #4

08002544 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002544:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002546:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002548:	d3f9      	bcc.n	800253e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800254a:	4a0b      	ldr	r2, [pc, #44]	; (8002578 <LoopForever+0x12>)
  ldr r4, =_ebss
 800254c:	4c0b      	ldr	r4, [pc, #44]	; (800257c <LoopForever+0x16>)
  movs r3, #0
 800254e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002550:	e001      	b.n	8002556 <LoopFillZerobss>

08002552 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002552:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002554:	3204      	adds	r2, #4

08002556 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002556:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002558:	d3fb      	bcc.n	8002552 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800255a:	f7ff ffd7 	bl	800250c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800255e:	f005 f8b7 	bl	80076d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002562:	f7ff fb09 	bl	8001b78 <main>

08002566 <LoopForever>:

LoopForever:
    b LoopForever
 8002566:	e7fe      	b.n	8002566 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002568:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800256c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002570:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002574:	0800a74c 	.word	0x0800a74c
  ldr r2, =_sbss
 8002578:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 800257c:	20000384 	.word	0x20000384

08002580 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002580:	e7fe      	b.n	8002580 <ADC1_2_IRQHandler>
	...

08002584 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002588:	4b08      	ldr	r3, [pc, #32]	; (80025ac <HAL_Init+0x28>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a07      	ldr	r2, [pc, #28]	; (80025ac <HAL_Init+0x28>)
 800258e:	f043 0310 	orr.w	r3, r3, #16
 8002592:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002594:	2003      	movs	r0, #3
 8002596:	f001 f90d 	bl	80037b4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800259a:	2000      	movs	r0, #0
 800259c:	f000 f808 	bl	80025b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025a0:	f7ff fdc0 	bl	8002124 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025a4:	2300      	movs	r3, #0
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	40022000 	.word	0x40022000

080025b0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025b8:	4b12      	ldr	r3, [pc, #72]	; (8002604 <HAL_InitTick+0x54>)
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	4b12      	ldr	r3, [pc, #72]	; (8002608 <HAL_InitTick+0x58>)
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	4619      	mov	r1, r3
 80025c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80025ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ce:	4618      	mov	r0, r3
 80025d0:	f001 f91b 	bl	800380a <HAL_SYSTICK_Config>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d001      	beq.n	80025de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e00e      	b.n	80025fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2b0f      	cmp	r3, #15
 80025e2:	d80a      	bhi.n	80025fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025e4:	2200      	movs	r2, #0
 80025e6:	6879      	ldr	r1, [r7, #4]
 80025e8:	f04f 30ff 	mov.w	r0, #4294967295
 80025ec:	f001 f8ed 	bl	80037ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025f0:	4a06      	ldr	r2, [pc, #24]	; (800260c <HAL_InitTick+0x5c>)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80025f6:	2300      	movs	r3, #0
 80025f8:	e000      	b.n	80025fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	3708      	adds	r7, #8
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	20000000 	.word	0x20000000
 8002608:	20000008 	.word	0x20000008
 800260c:	20000004 	.word	0x20000004

08002610 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002614:	4b06      	ldr	r3, [pc, #24]	; (8002630 <HAL_IncTick+0x20>)
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	461a      	mov	r2, r3
 800261a:	4b06      	ldr	r3, [pc, #24]	; (8002634 <HAL_IncTick+0x24>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4413      	add	r3, r2
 8002620:	4a04      	ldr	r2, [pc, #16]	; (8002634 <HAL_IncTick+0x24>)
 8002622:	6013      	str	r3, [r2, #0]
}
 8002624:	bf00      	nop
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	20000008 	.word	0x20000008
 8002634:	20000370 	.word	0x20000370

08002638 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  return uwTick;  
 800263c:	4b03      	ldr	r3, [pc, #12]	; (800264c <HAL_GetTick+0x14>)
 800263e:	681b      	ldr	r3, [r3, #0]
}
 8002640:	4618      	mov	r0, r3
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	20000370 	.word	0x20000370

08002650 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002658:	f7ff ffee 	bl	8002638 <HAL_GetTick>
 800265c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002668:	d005      	beq.n	8002676 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800266a:	4b0a      	ldr	r3, [pc, #40]	; (8002694 <HAL_Delay+0x44>)
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	461a      	mov	r2, r3
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	4413      	add	r3, r2
 8002674:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002676:	bf00      	nop
 8002678:	f7ff ffde 	bl	8002638 <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	68fa      	ldr	r2, [r7, #12]
 8002684:	429a      	cmp	r2, r3
 8002686:	d8f7      	bhi.n	8002678 <HAL_Delay+0x28>
  {
  }
}
 8002688:	bf00      	nop
 800268a:	bf00      	nop
 800268c:	3710      	adds	r7, #16
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	20000008 	.word	0x20000008

08002698 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b09a      	sub	sp, #104	; 0x68
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026a0:	2300      	movs	r3, #0
 80026a2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80026a6:	2300      	movs	r3, #0
 80026a8:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80026aa:	2300      	movs	r3, #0
 80026ac:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d101      	bne.n	80026b8 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	e1e3      	b.n	8002a80 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	691b      	ldr	r3, [r3, #16]
 80026bc:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c2:	f003 0310 	and.w	r3, r3, #16
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d176      	bne.n	80027b8 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d152      	bne.n	8002778 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2200      	movs	r2, #0
 80026d6:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2200      	movs	r2, #0
 80026dc:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2200      	movs	r2, #0
 80026e2:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2200      	movs	r2, #0
 80026e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f7ff fd3d 	bl	800216c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d13b      	bne.n	8002778 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	f000 ff29 	bl	8003558 <ADC_Disable>
 8002706:	4603      	mov	r3, r0
 8002708:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002710:	f003 0310 	and.w	r3, r3, #16
 8002714:	2b00      	cmp	r3, #0
 8002716:	d12f      	bne.n	8002778 <HAL_ADC_Init+0xe0>
 8002718:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800271c:	2b00      	cmp	r3, #0
 800271e:	d12b      	bne.n	8002778 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002724:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002728:	f023 0302 	bic.w	r3, r3, #2
 800272c:	f043 0202 	orr.w	r2, r3, #2
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	689a      	ldr	r2, [r3, #8]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002742:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	689a      	ldr	r2, [r3, #8]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002752:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002754:	4b92      	ldr	r3, [pc, #584]	; (80029a0 <HAL_ADC_Init+0x308>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a92      	ldr	r2, [pc, #584]	; (80029a4 <HAL_ADC_Init+0x30c>)
 800275a:	fba2 2303 	umull	r2, r3, r2, r3
 800275e:	0c9a      	lsrs	r2, r3, #18
 8002760:	4613      	mov	r3, r2
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	4413      	add	r3, r2
 8002766:	005b      	lsls	r3, r3, #1
 8002768:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800276a:	e002      	b.n	8002772 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	3b01      	subs	r3, #1
 8002770:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d1f9      	bne.n	800276c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	689b      	ldr	r3, [r3, #8]
 800277e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002782:	2b00      	cmp	r3, #0
 8002784:	d007      	beq.n	8002796 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002790:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002794:	d110      	bne.n	80027b8 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279a:	f023 0312 	bic.w	r3, r3, #18
 800279e:	f043 0210 	orr.w	r2, r3, #16
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027aa:	f043 0201 	orr.w	r2, r3, #1
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027bc:	f003 0310 	and.w	r3, r3, #16
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	f040 8150 	bne.w	8002a66 <HAL_ADC_Init+0x3ce>
 80027c6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	f040 814b 	bne.w	8002a66 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80027da:	2b00      	cmp	r3, #0
 80027dc:	f040 8143 	bne.w	8002a66 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80027e8:	f043 0202 	orr.w	r2, r3, #2
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80027f8:	d004      	beq.n	8002804 <HAL_ADC_Init+0x16c>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a6a      	ldr	r2, [pc, #424]	; (80029a8 <HAL_ADC_Init+0x310>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d101      	bne.n	8002808 <HAL_ADC_Init+0x170>
 8002804:	4b69      	ldr	r3, [pc, #420]	; (80029ac <HAL_ADC_Init+0x314>)
 8002806:	e000      	b.n	800280a <HAL_ADC_Init+0x172>
 8002808:	4b69      	ldr	r3, [pc, #420]	; (80029b0 <HAL_ADC_Init+0x318>)
 800280a:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002814:	d102      	bne.n	800281c <HAL_ADC_Init+0x184>
 8002816:	4b64      	ldr	r3, [pc, #400]	; (80029a8 <HAL_ADC_Init+0x310>)
 8002818:	60fb      	str	r3, [r7, #12]
 800281a:	e01a      	b.n	8002852 <HAL_ADC_Init+0x1ba>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a61      	ldr	r2, [pc, #388]	; (80029a8 <HAL_ADC_Init+0x310>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d103      	bne.n	800282e <HAL_ADC_Init+0x196>
 8002826:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800282a:	60fb      	str	r3, [r7, #12]
 800282c:	e011      	b.n	8002852 <HAL_ADC_Init+0x1ba>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a60      	ldr	r2, [pc, #384]	; (80029b4 <HAL_ADC_Init+0x31c>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d102      	bne.n	800283e <HAL_ADC_Init+0x1a6>
 8002838:	4b5f      	ldr	r3, [pc, #380]	; (80029b8 <HAL_ADC_Init+0x320>)
 800283a:	60fb      	str	r3, [r7, #12]
 800283c:	e009      	b.n	8002852 <HAL_ADC_Init+0x1ba>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a5d      	ldr	r2, [pc, #372]	; (80029b8 <HAL_ADC_Init+0x320>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d102      	bne.n	800284e <HAL_ADC_Init+0x1b6>
 8002848:	4b5a      	ldr	r3, [pc, #360]	; (80029b4 <HAL_ADC_Init+0x31c>)
 800284a:	60fb      	str	r3, [r7, #12]
 800284c:	e001      	b.n	8002852 <HAL_ADC_Init+0x1ba>
 800284e:	2300      	movs	r3, #0
 8002850:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	f003 0303 	and.w	r3, r3, #3
 800285c:	2b01      	cmp	r3, #1
 800285e:	d108      	bne.n	8002872 <HAL_ADC_Init+0x1da>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 0301 	and.w	r3, r3, #1
 800286a:	2b01      	cmp	r3, #1
 800286c:	d101      	bne.n	8002872 <HAL_ADC_Init+0x1da>
 800286e:	2301      	movs	r3, #1
 8002870:	e000      	b.n	8002874 <HAL_ADC_Init+0x1dc>
 8002872:	2300      	movs	r3, #0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d11c      	bne.n	80028b2 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002878:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800287a:	2b00      	cmp	r3, #0
 800287c:	d010      	beq.n	80028a0 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	f003 0303 	and.w	r3, r3, #3
 8002886:	2b01      	cmp	r3, #1
 8002888:	d107      	bne.n	800289a <HAL_ADC_Init+0x202>
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0301 	and.w	r3, r3, #1
 8002892:	2b01      	cmp	r3, #1
 8002894:	d101      	bne.n	800289a <HAL_ADC_Init+0x202>
 8002896:	2301      	movs	r3, #1
 8002898:	e000      	b.n	800289c <HAL_ADC_Init+0x204>
 800289a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800289c:	2b00      	cmp	r3, #0
 800289e:	d108      	bne.n	80028b2 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80028a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	431a      	orrs	r2, r3
 80028ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028b0:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	7e5b      	ldrb	r3, [r3, #25]
 80028b6:	035b      	lsls	r3, r3, #13
 80028b8:	687a      	ldr	r2, [r7, #4]
 80028ba:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80028bc:	2a01      	cmp	r2, #1
 80028be:	d002      	beq.n	80028c6 <HAL_ADC_Init+0x22e>
 80028c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80028c4:	e000      	b.n	80028c8 <HAL_ADC_Init+0x230>
 80028c6:	2200      	movs	r2, #0
 80028c8:	431a      	orrs	r2, r3
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	68db      	ldr	r3, [r3, #12]
 80028ce:	431a      	orrs	r2, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	4313      	orrs	r3, r2
 80028d6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80028d8:	4313      	orrs	r3, r2
 80028da:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d11b      	bne.n	800291e <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	7e5b      	ldrb	r3, [r3, #25]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d109      	bne.n	8002902 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f2:	3b01      	subs	r3, #1
 80028f4:	045a      	lsls	r2, r3, #17
 80028f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80028f8:	4313      	orrs	r3, r2
 80028fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028fe:	663b      	str	r3, [r7, #96]	; 0x60
 8002900:	e00d      	b.n	800291e <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002906:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800290a:	f043 0220 	orr.w	r2, r3, #32
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002916:	f043 0201 	orr.w	r2, r3, #1
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002922:	2b01      	cmp	r3, #1
 8002924:	d054      	beq.n	80029d0 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a22      	ldr	r2, [pc, #136]	; (80029b4 <HAL_ADC_Init+0x31c>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d004      	beq.n	800293a <HAL_ADC_Init+0x2a2>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a20      	ldr	r2, [pc, #128]	; (80029b8 <HAL_ADC_Init+0x320>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d140      	bne.n	80029bc <HAL_ADC_Init+0x324>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800293e:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8002942:	d02a      	beq.n	800299a <HAL_ADC_Init+0x302>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002948:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800294c:	d022      	beq.n	8002994 <HAL_ADC_Init+0x2fc>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002952:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8002956:	d01a      	beq.n	800298e <HAL_ADC_Init+0x2f6>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800295c:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8002960:	d012      	beq.n	8002988 <HAL_ADC_Init+0x2f0>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002966:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 800296a:	d00a      	beq.n	8002982 <HAL_ADC_Init+0x2ea>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002970:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8002974:	d002      	beq.n	800297c <HAL_ADC_Init+0x2e4>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800297a:	e023      	b.n	80029c4 <HAL_ADC_Init+0x32c>
 800297c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002980:	e020      	b.n	80029c4 <HAL_ADC_Init+0x32c>
 8002982:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002986:	e01d      	b.n	80029c4 <HAL_ADC_Init+0x32c>
 8002988:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800298c:	e01a      	b.n	80029c4 <HAL_ADC_Init+0x32c>
 800298e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002992:	e017      	b.n	80029c4 <HAL_ADC_Init+0x32c>
 8002994:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8002998:	e014      	b.n	80029c4 <HAL_ADC_Init+0x32c>
 800299a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800299e:	e011      	b.n	80029c4 <HAL_ADC_Init+0x32c>
 80029a0:	20000000 	.word	0x20000000
 80029a4:	431bde83 	.word	0x431bde83
 80029a8:	50000100 	.word	0x50000100
 80029ac:	50000300 	.word	0x50000300
 80029b0:	50000700 	.word	0x50000700
 80029b4:	50000400 	.word	0x50000400
 80029b8:	50000500 	.word	0x50000500
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80029c4:	687a      	ldr	r2, [r7, #4]
 80029c6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80029c8:	4313      	orrs	r3, r2
 80029ca:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80029cc:	4313      	orrs	r3, r2
 80029ce:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	f003 030c 	and.w	r3, r3, #12
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d114      	bne.n	8002a08 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	6812      	ldr	r2, [r2, #0]
 80029e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80029ec:	f023 0302 	bic.w	r3, r3, #2
 80029f0:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	7e1b      	ldrb	r3, [r3, #24]
 80029f6:	039a      	lsls	r2, r3, #14
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80029fe:	005b      	lsls	r3, r3, #1
 8002a00:	4313      	orrs	r3, r2
 8002a02:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002a04:	4313      	orrs	r3, r2
 8002a06:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	68da      	ldr	r2, [r3, #12]
 8002a0e:	4b1e      	ldr	r3, [pc, #120]	; (8002a88 <HAL_ADC_Init+0x3f0>)
 8002a10:	4013      	ands	r3, r2
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	6812      	ldr	r2, [r2, #0]
 8002a16:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002a18:	430b      	orrs	r3, r1
 8002a1a:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	691b      	ldr	r3, [r3, #16]
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d10c      	bne.n	8002a3e <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2a:	f023 010f 	bic.w	r1, r3, #15
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	69db      	ldr	r3, [r3, #28]
 8002a32:	1e5a      	subs	r2, r3, #1
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	430a      	orrs	r2, r1
 8002a3a:	631a      	str	r2, [r3, #48]	; 0x30
 8002a3c:	e007      	b.n	8002a4e <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f022 020f 	bic.w	r2, r2, #15
 8002a4c:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2200      	movs	r2, #0
 8002a52:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a58:	f023 0303 	bic.w	r3, r3, #3
 8002a5c:	f043 0201 	orr.w	r2, r3, #1
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	641a      	str	r2, [r3, #64]	; 0x40
 8002a64:	e00a      	b.n	8002a7c <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6a:	f023 0312 	bic.w	r3, r3, #18
 8002a6e:	f043 0210 	orr.w	r2, r3, #16
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002a76:	2301      	movs	r3, #1
 8002a78:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002a7c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3768      	adds	r7, #104	; 0x68
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	fff0c007 	.word	0xfff0c007

08002a8c <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b084      	sub	sp, #16
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a94:	2300      	movs	r3, #0
 8002a96:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f003 0304 	and.w	r3, r3, #4
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	f040 80f9 	bne.w	8002c9a <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d101      	bne.n	8002ab6 <HAL_ADC_Start+0x2a>
 8002ab2:	2302      	movs	r3, #2
 8002ab4:	e0f4      	b.n	8002ca0 <HAL_ADC_Start+0x214>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2201      	movs	r2, #1
 8002aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002abe:	6878      	ldr	r0, [r7, #4]
 8002ac0:	f000 fce6 	bl	8003490 <ADC_Enable>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002ac8:	7bfb      	ldrb	r3, [r7, #15]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	f040 80e0 	bne.w	8002c90 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002ad8:	f023 0301 	bic.w	r3, r3, #1
 8002adc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002aec:	d004      	beq.n	8002af8 <HAL_ADC_Start+0x6c>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a6d      	ldr	r2, [pc, #436]	; (8002ca8 <HAL_ADC_Start+0x21c>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d106      	bne.n	8002b06 <HAL_ADC_Start+0x7a>
 8002af8:	4b6c      	ldr	r3, [pc, #432]	; (8002cac <HAL_ADC_Start+0x220>)
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	f003 031f 	and.w	r3, r3, #31
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d010      	beq.n	8002b26 <HAL_ADC_Start+0x9a>
 8002b04:	e005      	b.n	8002b12 <HAL_ADC_Start+0x86>
 8002b06:	4b6a      	ldr	r3, [pc, #424]	; (8002cb0 <HAL_ADC_Start+0x224>)
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f003 031f 	and.w	r3, r3, #31
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d009      	beq.n	8002b26 <HAL_ADC_Start+0x9a>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b1a:	d004      	beq.n	8002b26 <HAL_ADC_Start+0x9a>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a64      	ldr	r2, [pc, #400]	; (8002cb4 <HAL_ADC_Start+0x228>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d115      	bne.n	8002b52 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d036      	beq.n	8002bae <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b44:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b48:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002b50:	e02d      	b.n	8002bae <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b56:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b66:	d004      	beq.n	8002b72 <HAL_ADC_Start+0xe6>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a4e      	ldr	r2, [pc, #312]	; (8002ca8 <HAL_ADC_Start+0x21c>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d10a      	bne.n	8002b88 <HAL_ADC_Start+0xfc>
 8002b72:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	bf14      	ite	ne
 8002b80:	2301      	movne	r3, #1
 8002b82:	2300      	moveq	r3, #0
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	e008      	b.n	8002b9a <HAL_ADC_Start+0x10e>
 8002b88:	4b4a      	ldr	r3, [pc, #296]	; (8002cb4 <HAL_ADC_Start+0x228>)
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	bf14      	ite	ne
 8002b94:	2301      	movne	r3, #1
 8002b96:	2300      	moveq	r3, #0
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d007      	beq.n	8002bae <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002ba6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bba:	d106      	bne.n	8002bca <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bc0:	f023 0206 	bic.w	r2, r3, #6
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	645a      	str	r2, [r3, #68]	; 0x44
 8002bc8:	e002      	b.n	8002bd0 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	221c      	movs	r2, #28
 8002bde:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002be8:	d004      	beq.n	8002bf4 <HAL_ADC_Start+0x168>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a2e      	ldr	r2, [pc, #184]	; (8002ca8 <HAL_ADC_Start+0x21c>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d106      	bne.n	8002c02 <HAL_ADC_Start+0x176>
 8002bf4:	4b2d      	ldr	r3, [pc, #180]	; (8002cac <HAL_ADC_Start+0x220>)
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	f003 031f 	and.w	r3, r3, #31
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d03e      	beq.n	8002c7e <HAL_ADC_Start+0x1f2>
 8002c00:	e005      	b.n	8002c0e <HAL_ADC_Start+0x182>
 8002c02:	4b2b      	ldr	r3, [pc, #172]	; (8002cb0 <HAL_ADC_Start+0x224>)
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	f003 031f 	and.w	r3, r3, #31
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d037      	beq.n	8002c7e <HAL_ADC_Start+0x1f2>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c16:	d004      	beq.n	8002c22 <HAL_ADC_Start+0x196>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a22      	ldr	r2, [pc, #136]	; (8002ca8 <HAL_ADC_Start+0x21c>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d106      	bne.n	8002c30 <HAL_ADC_Start+0x1a4>
 8002c22:	4b22      	ldr	r3, [pc, #136]	; (8002cac <HAL_ADC_Start+0x220>)
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	f003 031f 	and.w	r3, r3, #31
 8002c2a:	2b05      	cmp	r3, #5
 8002c2c:	d027      	beq.n	8002c7e <HAL_ADC_Start+0x1f2>
 8002c2e:	e005      	b.n	8002c3c <HAL_ADC_Start+0x1b0>
 8002c30:	4b1f      	ldr	r3, [pc, #124]	; (8002cb0 <HAL_ADC_Start+0x224>)
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	f003 031f 	and.w	r3, r3, #31
 8002c38:	2b05      	cmp	r3, #5
 8002c3a:	d020      	beq.n	8002c7e <HAL_ADC_Start+0x1f2>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c44:	d004      	beq.n	8002c50 <HAL_ADC_Start+0x1c4>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a17      	ldr	r2, [pc, #92]	; (8002ca8 <HAL_ADC_Start+0x21c>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d106      	bne.n	8002c5e <HAL_ADC_Start+0x1d2>
 8002c50:	4b16      	ldr	r3, [pc, #88]	; (8002cac <HAL_ADC_Start+0x220>)
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	f003 031f 	and.w	r3, r3, #31
 8002c58:	2b09      	cmp	r3, #9
 8002c5a:	d010      	beq.n	8002c7e <HAL_ADC_Start+0x1f2>
 8002c5c:	e005      	b.n	8002c6a <HAL_ADC_Start+0x1de>
 8002c5e:	4b14      	ldr	r3, [pc, #80]	; (8002cb0 <HAL_ADC_Start+0x224>)
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	f003 031f 	and.w	r3, r3, #31
 8002c66:	2b09      	cmp	r3, #9
 8002c68:	d009      	beq.n	8002c7e <HAL_ADC_Start+0x1f2>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c72:	d004      	beq.n	8002c7e <HAL_ADC_Start+0x1f2>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a0e      	ldr	r2, [pc, #56]	; (8002cb4 <HAL_ADC_Start+0x228>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d10f      	bne.n	8002c9e <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	689a      	ldr	r2, [r3, #8]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f042 0204 	orr.w	r2, r2, #4
 8002c8c:	609a      	str	r2, [r3, #8]
 8002c8e:	e006      	b.n	8002c9e <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002c98:	e001      	b.n	8002c9e <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002c9a:	2302      	movs	r3, #2
 8002c9c:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002c9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3710      	adds	r7, #16
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	50000100 	.word	0x50000100
 8002cac:	50000300 	.word	0x50000300
 8002cb0:	50000700 	.word	0x50000700
 8002cb4:	50000400 	.word	0x50000400

08002cb8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	370c      	adds	r7, #12
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr
	...

08002cd4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b09b      	sub	sp, #108	; 0x6c
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d101      	bne.n	8002cf6 <HAL_ADC_ConfigChannel+0x22>
 8002cf2:	2302      	movs	r3, #2
 8002cf4:	e2ca      	b.n	800328c <HAL_ADC_ConfigChannel+0x5b8>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	f003 0304 	and.w	r3, r3, #4
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	f040 82ae 	bne.w	800326a <HAL_ADC_ConfigChannel+0x596>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	2b04      	cmp	r3, #4
 8002d14:	d81c      	bhi.n	8002d50 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	685a      	ldr	r2, [r3, #4]
 8002d20:	4613      	mov	r3, r2
 8002d22:	005b      	lsls	r3, r3, #1
 8002d24:	4413      	add	r3, r2
 8002d26:	005b      	lsls	r3, r3, #1
 8002d28:	461a      	mov	r2, r3
 8002d2a:	231f      	movs	r3, #31
 8002d2c:	4093      	lsls	r3, r2
 8002d2e:	43db      	mvns	r3, r3
 8002d30:	4019      	ands	r1, r3
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	6818      	ldr	r0, [r3, #0]
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	685a      	ldr	r2, [r3, #4]
 8002d3a:	4613      	mov	r3, r2
 8002d3c:	005b      	lsls	r3, r3, #1
 8002d3e:	4413      	add	r3, r2
 8002d40:	005b      	lsls	r3, r3, #1
 8002d42:	fa00 f203 	lsl.w	r2, r0, r3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	430a      	orrs	r2, r1
 8002d4c:	631a      	str	r2, [r3, #48]	; 0x30
 8002d4e:	e063      	b.n	8002e18 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	2b09      	cmp	r3, #9
 8002d56:	d81e      	bhi.n	8002d96 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	685a      	ldr	r2, [r3, #4]
 8002d62:	4613      	mov	r3, r2
 8002d64:	005b      	lsls	r3, r3, #1
 8002d66:	4413      	add	r3, r2
 8002d68:	005b      	lsls	r3, r3, #1
 8002d6a:	3b1e      	subs	r3, #30
 8002d6c:	221f      	movs	r2, #31
 8002d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d72:	43db      	mvns	r3, r3
 8002d74:	4019      	ands	r1, r3
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	6818      	ldr	r0, [r3, #0]
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	685a      	ldr	r2, [r3, #4]
 8002d7e:	4613      	mov	r3, r2
 8002d80:	005b      	lsls	r3, r3, #1
 8002d82:	4413      	add	r3, r2
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	3b1e      	subs	r3, #30
 8002d88:	fa00 f203 	lsl.w	r2, r0, r3
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	430a      	orrs	r2, r1
 8002d92:	635a      	str	r2, [r3, #52]	; 0x34
 8002d94:	e040      	b.n	8002e18 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	2b0e      	cmp	r3, #14
 8002d9c:	d81e      	bhi.n	8002ddc <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685a      	ldr	r2, [r3, #4]
 8002da8:	4613      	mov	r3, r2
 8002daa:	005b      	lsls	r3, r3, #1
 8002dac:	4413      	add	r3, r2
 8002dae:	005b      	lsls	r3, r3, #1
 8002db0:	3b3c      	subs	r3, #60	; 0x3c
 8002db2:	221f      	movs	r2, #31
 8002db4:	fa02 f303 	lsl.w	r3, r2, r3
 8002db8:	43db      	mvns	r3, r3
 8002dba:	4019      	ands	r1, r3
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	6818      	ldr	r0, [r3, #0]
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	685a      	ldr	r2, [r3, #4]
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	005b      	lsls	r3, r3, #1
 8002dc8:	4413      	add	r3, r2
 8002dca:	005b      	lsls	r3, r3, #1
 8002dcc:	3b3c      	subs	r3, #60	; 0x3c
 8002dce:	fa00 f203 	lsl.w	r2, r0, r3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	430a      	orrs	r2, r1
 8002dd8:	639a      	str	r2, [r3, #56]	; 0x38
 8002dda:	e01d      	b.n	8002e18 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	685a      	ldr	r2, [r3, #4]
 8002de6:	4613      	mov	r3, r2
 8002de8:	005b      	lsls	r3, r3, #1
 8002dea:	4413      	add	r3, r2
 8002dec:	005b      	lsls	r3, r3, #1
 8002dee:	3b5a      	subs	r3, #90	; 0x5a
 8002df0:	221f      	movs	r2, #31
 8002df2:	fa02 f303 	lsl.w	r3, r2, r3
 8002df6:	43db      	mvns	r3, r3
 8002df8:	4019      	ands	r1, r3
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	6818      	ldr	r0, [r3, #0]
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	685a      	ldr	r2, [r3, #4]
 8002e02:	4613      	mov	r3, r2
 8002e04:	005b      	lsls	r3, r3, #1
 8002e06:	4413      	add	r3, r2
 8002e08:	005b      	lsls	r3, r3, #1
 8002e0a:	3b5a      	subs	r3, #90	; 0x5a
 8002e0c:	fa00 f203 	lsl.w	r2, r0, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	430a      	orrs	r2, r1
 8002e16:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	f003 030c 	and.w	r3, r3, #12
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	f040 80e5 	bne.w	8002ff2 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2b09      	cmp	r3, #9
 8002e2e:	d91c      	bls.n	8002e6a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	6999      	ldr	r1, [r3, #24]
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	4613      	mov	r3, r2
 8002e3c:	005b      	lsls	r3, r3, #1
 8002e3e:	4413      	add	r3, r2
 8002e40:	3b1e      	subs	r3, #30
 8002e42:	2207      	movs	r2, #7
 8002e44:	fa02 f303 	lsl.w	r3, r2, r3
 8002e48:	43db      	mvns	r3, r3
 8002e4a:	4019      	ands	r1, r3
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	6898      	ldr	r0, [r3, #8]
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	4613      	mov	r3, r2
 8002e56:	005b      	lsls	r3, r3, #1
 8002e58:	4413      	add	r3, r2
 8002e5a:	3b1e      	subs	r3, #30
 8002e5c:	fa00 f203 	lsl.w	r2, r0, r3
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	430a      	orrs	r2, r1
 8002e66:	619a      	str	r2, [r3, #24]
 8002e68:	e019      	b.n	8002e9e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	6959      	ldr	r1, [r3, #20]
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	4613      	mov	r3, r2
 8002e76:	005b      	lsls	r3, r3, #1
 8002e78:	4413      	add	r3, r2
 8002e7a:	2207      	movs	r2, #7
 8002e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e80:	43db      	mvns	r3, r3
 8002e82:	4019      	ands	r1, r3
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	6898      	ldr	r0, [r3, #8]
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	005b      	lsls	r3, r3, #1
 8002e90:	4413      	add	r3, r2
 8002e92:	fa00 f203 	lsl.w	r2, r0, r3
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	695a      	ldr	r2, [r3, #20]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	68db      	ldr	r3, [r3, #12]
 8002ea8:	08db      	lsrs	r3, r3, #3
 8002eaa:	f003 0303 	and.w	r3, r3, #3
 8002eae:	005b      	lsls	r3, r3, #1
 8002eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb4:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	691b      	ldr	r3, [r3, #16]
 8002eba:	3b01      	subs	r3, #1
 8002ebc:	2b03      	cmp	r3, #3
 8002ebe:	d84f      	bhi.n	8002f60 <HAL_ADC_ConfigChannel+0x28c>
 8002ec0:	a201      	add	r2, pc, #4	; (adr r2, 8002ec8 <HAL_ADC_ConfigChannel+0x1f4>)
 8002ec2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ec6:	bf00      	nop
 8002ec8:	08002ed9 	.word	0x08002ed9
 8002ecc:	08002efb 	.word	0x08002efb
 8002ed0:	08002f1d 	.word	0x08002f1d
 8002ed4:	08002f3f 	.word	0x08002f3f
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002ede:	4b9a      	ldr	r3, [pc, #616]	; (8003148 <HAL_ADC_ConfigChannel+0x474>)
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	683a      	ldr	r2, [r7, #0]
 8002ee4:	6812      	ldr	r2, [r2, #0]
 8002ee6:	0691      	lsls	r1, r2, #26
 8002ee8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002eea:	430a      	orrs	r2, r1
 8002eec:	431a      	orrs	r2, r3
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002ef6:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002ef8:	e07e      	b.n	8002ff8 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002f00:	4b91      	ldr	r3, [pc, #580]	; (8003148 <HAL_ADC_ConfigChannel+0x474>)
 8002f02:	4013      	ands	r3, r2
 8002f04:	683a      	ldr	r2, [r7, #0]
 8002f06:	6812      	ldr	r2, [r2, #0]
 8002f08:	0691      	lsls	r1, r2, #26
 8002f0a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	431a      	orrs	r2, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002f18:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002f1a:	e06d      	b.n	8002ff8 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002f22:	4b89      	ldr	r3, [pc, #548]	; (8003148 <HAL_ADC_ConfigChannel+0x474>)
 8002f24:	4013      	ands	r3, r2
 8002f26:	683a      	ldr	r2, [r7, #0]
 8002f28:	6812      	ldr	r2, [r2, #0]
 8002f2a:	0691      	lsls	r1, r2, #26
 8002f2c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	431a      	orrs	r2, r3
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002f3a:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002f3c:	e05c      	b.n	8002ff8 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002f44:	4b80      	ldr	r3, [pc, #512]	; (8003148 <HAL_ADC_ConfigChannel+0x474>)
 8002f46:	4013      	ands	r3, r2
 8002f48:	683a      	ldr	r2, [r7, #0]
 8002f4a:	6812      	ldr	r2, [r2, #0]
 8002f4c:	0691      	lsls	r1, r2, #26
 8002f4e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002f50:	430a      	orrs	r2, r1
 8002f52:	431a      	orrs	r2, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002f5c:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002f5e:	e04b      	b.n	8002ff8 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f66:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	069b      	lsls	r3, r3, #26
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d107      	bne.n	8002f84 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002f82:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002f8a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	069b      	lsls	r3, r3, #26
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d107      	bne.n	8002fa8 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002fa6:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002fae:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	069b      	lsls	r3, r3, #26
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d107      	bne.n	8002fcc <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002fca:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002fd2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	069b      	lsls	r3, r3, #26
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d10a      	bne.n	8002ff6 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002fee:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002ff0:	e001      	b.n	8002ff6 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8002ff2:	bf00      	nop
 8002ff4:	e000      	b.n	8002ff8 <HAL_ADC_ConfigChannel+0x324>
      break;
 8002ff6:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	f003 0303 	and.w	r3, r3, #3
 8003002:	2b01      	cmp	r3, #1
 8003004:	d108      	bne.n	8003018 <HAL_ADC_ConfigChannel+0x344>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0301 	and.w	r3, r3, #1
 8003010:	2b01      	cmp	r3, #1
 8003012:	d101      	bne.n	8003018 <HAL_ADC_ConfigChannel+0x344>
 8003014:	2301      	movs	r3, #1
 8003016:	e000      	b.n	800301a <HAL_ADC_ConfigChannel+0x346>
 8003018:	2300      	movs	r3, #0
 800301a:	2b00      	cmp	r3, #0
 800301c:	f040 8130 	bne.w	8003280 <HAL_ADC_ConfigChannel+0x5ac>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	68db      	ldr	r3, [r3, #12]
 8003024:	2b01      	cmp	r3, #1
 8003026:	d00f      	beq.n	8003048 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2201      	movs	r2, #1
 8003036:	fa02 f303 	lsl.w	r3, r2, r3
 800303a:	43da      	mvns	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	400a      	ands	r2, r1
 8003042:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8003046:	e049      	b.n	80030dc <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	2201      	movs	r2, #1
 8003056:	409a      	lsls	r2, r3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	430a      	orrs	r2, r1
 800305e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	2b09      	cmp	r3, #9
 8003068:	d91c      	bls.n	80030a4 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	6999      	ldr	r1, [r3, #24]
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	4613      	mov	r3, r2
 8003076:	005b      	lsls	r3, r3, #1
 8003078:	4413      	add	r3, r2
 800307a:	3b1b      	subs	r3, #27
 800307c:	2207      	movs	r2, #7
 800307e:	fa02 f303 	lsl.w	r3, r2, r3
 8003082:	43db      	mvns	r3, r3
 8003084:	4019      	ands	r1, r3
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	6898      	ldr	r0, [r3, #8]
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	4613      	mov	r3, r2
 8003090:	005b      	lsls	r3, r3, #1
 8003092:	4413      	add	r3, r2
 8003094:	3b1b      	subs	r3, #27
 8003096:	fa00 f203 	lsl.w	r2, r0, r3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	430a      	orrs	r2, r1
 80030a0:	619a      	str	r2, [r3, #24]
 80030a2:	e01b      	b.n	80030dc <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	6959      	ldr	r1, [r3, #20]
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	1c5a      	adds	r2, r3, #1
 80030b0:	4613      	mov	r3, r2
 80030b2:	005b      	lsls	r3, r3, #1
 80030b4:	4413      	add	r3, r2
 80030b6:	2207      	movs	r2, #7
 80030b8:	fa02 f303 	lsl.w	r3, r2, r3
 80030bc:	43db      	mvns	r3, r3
 80030be:	4019      	ands	r1, r3
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	6898      	ldr	r0, [r3, #8]
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	1c5a      	adds	r2, r3, #1
 80030ca:	4613      	mov	r3, r2
 80030cc:	005b      	lsls	r3, r3, #1
 80030ce:	4413      	add	r3, r2
 80030d0:	fa00 f203 	lsl.w	r2, r0, r3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	430a      	orrs	r2, r1
 80030da:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80030e4:	d004      	beq.n	80030f0 <HAL_ADC_ConfigChannel+0x41c>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a18      	ldr	r2, [pc, #96]	; (800314c <HAL_ADC_ConfigChannel+0x478>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d101      	bne.n	80030f4 <HAL_ADC_ConfigChannel+0x420>
 80030f0:	4b17      	ldr	r3, [pc, #92]	; (8003150 <HAL_ADC_ConfigChannel+0x47c>)
 80030f2:	e000      	b.n	80030f6 <HAL_ADC_ConfigChannel+0x422>
 80030f4:	4b17      	ldr	r3, [pc, #92]	; (8003154 <HAL_ADC_ConfigChannel+0x480>)
 80030f6:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2b10      	cmp	r3, #16
 80030fe:	d105      	bne.n	800310c <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003100:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003108:	2b00      	cmp	r3, #0
 800310a:	d015      	beq.n	8003138 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003110:	2b11      	cmp	r3, #17
 8003112:	d105      	bne.n	8003120 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003114:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800311c:	2b00      	cmp	r3, #0
 800311e:	d00b      	beq.n	8003138 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003124:	2b12      	cmp	r3, #18
 8003126:	f040 80ab 	bne.w	8003280 <HAL_ADC_ConfigChannel+0x5ac>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800312a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003132:	2b00      	cmp	r3, #0
 8003134:	f040 80a4 	bne.w	8003280 <HAL_ADC_ConfigChannel+0x5ac>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003140:	d10a      	bne.n	8003158 <HAL_ADC_ConfigChannel+0x484>
 8003142:	4b02      	ldr	r3, [pc, #8]	; (800314c <HAL_ADC_ConfigChannel+0x478>)
 8003144:	60fb      	str	r3, [r7, #12]
 8003146:	e022      	b.n	800318e <HAL_ADC_ConfigChannel+0x4ba>
 8003148:	83fff000 	.word	0x83fff000
 800314c:	50000100 	.word	0x50000100
 8003150:	50000300 	.word	0x50000300
 8003154:	50000700 	.word	0x50000700
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a4e      	ldr	r2, [pc, #312]	; (8003298 <HAL_ADC_ConfigChannel+0x5c4>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d103      	bne.n	800316a <HAL_ADC_ConfigChannel+0x496>
 8003162:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003166:	60fb      	str	r3, [r7, #12]
 8003168:	e011      	b.n	800318e <HAL_ADC_ConfigChannel+0x4ba>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a4b      	ldr	r2, [pc, #300]	; (800329c <HAL_ADC_ConfigChannel+0x5c8>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d102      	bne.n	800317a <HAL_ADC_ConfigChannel+0x4a6>
 8003174:	4b4a      	ldr	r3, [pc, #296]	; (80032a0 <HAL_ADC_ConfigChannel+0x5cc>)
 8003176:	60fb      	str	r3, [r7, #12]
 8003178:	e009      	b.n	800318e <HAL_ADC_ConfigChannel+0x4ba>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a48      	ldr	r2, [pc, #288]	; (80032a0 <HAL_ADC_ConfigChannel+0x5cc>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d102      	bne.n	800318a <HAL_ADC_ConfigChannel+0x4b6>
 8003184:	4b45      	ldr	r3, [pc, #276]	; (800329c <HAL_ADC_ConfigChannel+0x5c8>)
 8003186:	60fb      	str	r3, [r7, #12]
 8003188:	e001      	b.n	800318e <HAL_ADC_ConfigChannel+0x4ba>
 800318a:	2300      	movs	r3, #0
 800318c:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	f003 0303 	and.w	r3, r3, #3
 8003198:	2b01      	cmp	r3, #1
 800319a:	d108      	bne.n	80031ae <HAL_ADC_ConfigChannel+0x4da>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0301 	and.w	r3, r3, #1
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	d101      	bne.n	80031ae <HAL_ADC_ConfigChannel+0x4da>
 80031aa:	2301      	movs	r3, #1
 80031ac:	e000      	b.n	80031b0 <HAL_ADC_ConfigChannel+0x4dc>
 80031ae:	2300      	movs	r3, #0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d150      	bne.n	8003256 <HAL_ADC_ConfigChannel+0x582>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80031b4:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d010      	beq.n	80031dc <HAL_ADC_ConfigChannel+0x508>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	f003 0303 	and.w	r3, r3, #3
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d107      	bne.n	80031d6 <HAL_ADC_ConfigChannel+0x502>
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0301 	and.w	r3, r3, #1
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d101      	bne.n	80031d6 <HAL_ADC_ConfigChannel+0x502>
 80031d2:	2301      	movs	r3, #1
 80031d4:	e000      	b.n	80031d8 <HAL_ADC_ConfigChannel+0x504>
 80031d6:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d13c      	bne.n	8003256 <HAL_ADC_ConfigChannel+0x582>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	2b10      	cmp	r3, #16
 80031e2:	d11d      	bne.n	8003220 <HAL_ADC_ConfigChannel+0x54c>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80031ec:	d118      	bne.n	8003220 <HAL_ADC_ConfigChannel+0x54c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80031ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80031f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031f8:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80031fa:	4b2a      	ldr	r3, [pc, #168]	; (80032a4 <HAL_ADC_ConfigChannel+0x5d0>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a2a      	ldr	r2, [pc, #168]	; (80032a8 <HAL_ADC_ConfigChannel+0x5d4>)
 8003200:	fba2 2303 	umull	r2, r3, r2, r3
 8003204:	0c9a      	lsrs	r2, r3, #18
 8003206:	4613      	mov	r3, r2
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	4413      	add	r3, r2
 800320c:	005b      	lsls	r3, r3, #1
 800320e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003210:	e002      	b.n	8003218 <HAL_ADC_ConfigChannel+0x544>
          {
            wait_loop_index--;
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	3b01      	subs	r3, #1
 8003216:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d1f9      	bne.n	8003212 <HAL_ADC_ConfigChannel+0x53e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800321e:	e02e      	b.n	800327e <HAL_ADC_ConfigChannel+0x5aa>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2b11      	cmp	r3, #17
 8003226:	d10b      	bne.n	8003240 <HAL_ADC_ConfigChannel+0x56c>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003230:	d106      	bne.n	8003240 <HAL_ADC_ConfigChannel+0x56c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003232:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800323a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800323c:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800323e:	e01e      	b.n	800327e <HAL_ADC_ConfigChannel+0x5aa>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	2b12      	cmp	r3, #18
 8003246:	d11a      	bne.n	800327e <HAL_ADC_ConfigChannel+0x5aa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003248:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003250:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003252:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003254:	e013      	b.n	800327e <HAL_ADC_ConfigChannel+0x5aa>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800325a:	f043 0220 	orr.w	r2, r3, #32
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003268:	e00a      	b.n	8003280 <HAL_ADC_ConfigChannel+0x5ac>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800326e:	f043 0220 	orr.w	r2, r3, #32
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800327c:	e000      	b.n	8003280 <HAL_ADC_ConfigChannel+0x5ac>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800327e:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2200      	movs	r2, #0
 8003284:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003288:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800328c:	4618      	mov	r0, r3
 800328e:	376c      	adds	r7, #108	; 0x6c
 8003290:	46bd      	mov	sp, r7
 8003292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003296:	4770      	bx	lr
 8003298:	50000100 	.word	0x50000100
 800329c:	50000400 	.word	0x50000400
 80032a0:	50000500 	.word	0x50000500
 80032a4:	20000000 	.word	0x20000000
 80032a8:	431bde83 	.word	0x431bde83

080032ac <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b099      	sub	sp, #100	; 0x64
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032b6:	2300      	movs	r3, #0
 80032b8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032c4:	d102      	bne.n	80032cc <HAL_ADCEx_MultiModeConfigChannel+0x20>
 80032c6:	4b6d      	ldr	r3, [pc, #436]	; (800347c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80032c8:	60bb      	str	r3, [r7, #8]
 80032ca:	e01a      	b.n	8003302 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a6a      	ldr	r2, [pc, #424]	; (800347c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d103      	bne.n	80032de <HAL_ADCEx_MultiModeConfigChannel+0x32>
 80032d6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80032da:	60bb      	str	r3, [r7, #8]
 80032dc:	e011      	b.n	8003302 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a67      	ldr	r2, [pc, #412]	; (8003480 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d102      	bne.n	80032ee <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80032e8:	4b66      	ldr	r3, [pc, #408]	; (8003484 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80032ea:	60bb      	str	r3, [r7, #8]
 80032ec:	e009      	b.n	8003302 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a64      	ldr	r2, [pc, #400]	; (8003484 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d102      	bne.n	80032fe <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80032f8:	4b61      	ldr	r3, [pc, #388]	; (8003480 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80032fa:	60bb      	str	r3, [r7, #8]
 80032fc:	e001      	b.n	8003302 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80032fe:	2300      	movs	r3, #0
 8003300:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d101      	bne.n	800330c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	e0b0      	b.n	800346e <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003312:	2b01      	cmp	r3, #1
 8003314:	d101      	bne.n	800331a <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8003316:	2302      	movs	r3, #2
 8003318:	e0a9      	b.n	800346e <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2201      	movs	r2, #1
 800331e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	f003 0304 	and.w	r3, r3, #4
 800332c:	2b00      	cmp	r3, #0
 800332e:	f040 808d 	bne.w	800344c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	f003 0304 	and.w	r3, r3, #4
 800333a:	2b00      	cmp	r3, #0
 800333c:	f040 8086 	bne.w	800344c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003348:	d004      	beq.n	8003354 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a4b      	ldr	r2, [pc, #300]	; (800347c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d101      	bne.n	8003358 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003354:	4b4c      	ldr	r3, [pc, #304]	; (8003488 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8003356:	e000      	b.n	800335a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003358:	4b4c      	ldr	r3, [pc, #304]	; (800348c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 800335a:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d040      	beq.n	80033e6 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003364:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	6859      	ldr	r1, [r3, #4]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003376:	035b      	lsls	r3, r3, #13
 8003378:	430b      	orrs	r3, r1
 800337a:	431a      	orrs	r2, r3
 800337c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800337e:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	f003 0303 	and.w	r3, r3, #3
 800338a:	2b01      	cmp	r3, #1
 800338c:	d108      	bne.n	80033a0 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 0301 	and.w	r3, r3, #1
 8003398:	2b01      	cmp	r3, #1
 800339a:	d101      	bne.n	80033a0 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800339c:	2301      	movs	r3, #1
 800339e:	e000      	b.n	80033a2 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 80033a0:	2300      	movs	r3, #0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d15c      	bne.n	8003460 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	f003 0303 	and.w	r3, r3, #3
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d107      	bne.n	80033c2 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f003 0301 	and.w	r3, r3, #1
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d101      	bne.n	80033c2 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80033be:	2301      	movs	r3, #1
 80033c0:	e000      	b.n	80033c4 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 80033c2:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d14b      	bne.n	8003460 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80033c8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80033d0:	f023 030f 	bic.w	r3, r3, #15
 80033d4:	683a      	ldr	r2, [r7, #0]
 80033d6:	6811      	ldr	r1, [r2, #0]
 80033d8:	683a      	ldr	r2, [r7, #0]
 80033da:	6892      	ldr	r2, [r2, #8]
 80033dc:	430a      	orrs	r2, r1
 80033de:	431a      	orrs	r2, r3
 80033e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80033e2:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80033e4:	e03c      	b.n	8003460 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80033e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80033ee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80033f0:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	f003 0303 	and.w	r3, r3, #3
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d108      	bne.n	8003412 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0301 	and.w	r3, r3, #1
 800340a:	2b01      	cmp	r3, #1
 800340c:	d101      	bne.n	8003412 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 800340e:	2301      	movs	r3, #1
 8003410:	e000      	b.n	8003414 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8003412:	2300      	movs	r3, #0
 8003414:	2b00      	cmp	r3, #0
 8003416:	d123      	bne.n	8003460 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	f003 0303 	and.w	r3, r3, #3
 8003420:	2b01      	cmp	r3, #1
 8003422:	d107      	bne.n	8003434 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0301 	and.w	r3, r3, #1
 800342c:	2b01      	cmp	r3, #1
 800342e:	d101      	bne.n	8003434 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003430:	2301      	movs	r3, #1
 8003432:	e000      	b.n	8003436 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8003434:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003436:	2b00      	cmp	r3, #0
 8003438:	d112      	bne.n	8003460 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800343a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003442:	f023 030f 	bic.w	r3, r3, #15
 8003446:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003448:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800344a:	e009      	b.n	8003460 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003450:	f043 0220 	orr.w	r2, r3, #32
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800345e:	e000      	b.n	8003462 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003460:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2200      	movs	r2, #0
 8003466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800346a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 800346e:	4618      	mov	r0, r3
 8003470:	3764      	adds	r7, #100	; 0x64
 8003472:	46bd      	mov	sp, r7
 8003474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003478:	4770      	bx	lr
 800347a:	bf00      	nop
 800347c:	50000100 	.word	0x50000100
 8003480:	50000400 	.word	0x50000400
 8003484:	50000500 	.word	0x50000500
 8003488:	50000300 	.word	0x50000300
 800348c:	50000700 	.word	0x50000700

08003490 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003498:	2300      	movs	r3, #0
 800349a:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	f003 0303 	and.w	r3, r3, #3
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d108      	bne.n	80034bc <ADC_Enable+0x2c>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0301 	and.w	r3, r3, #1
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d101      	bne.n	80034bc <ADC_Enable+0x2c>
 80034b8:	2301      	movs	r3, #1
 80034ba:	e000      	b.n	80034be <ADC_Enable+0x2e>
 80034bc:	2300      	movs	r3, #0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d143      	bne.n	800354a <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	689a      	ldr	r2, [r3, #8]
 80034c8:	4b22      	ldr	r3, [pc, #136]	; (8003554 <ADC_Enable+0xc4>)
 80034ca:	4013      	ands	r3, r2
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d00d      	beq.n	80034ec <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d4:	f043 0210 	orr.w	r2, r3, #16
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034e0:	f043 0201 	orr.w	r2, r3, #1
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	e02f      	b.n	800354c <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	689a      	ldr	r2, [r3, #8]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f042 0201 	orr.w	r2, r2, #1
 80034fa:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80034fc:	f7ff f89c 	bl	8002638 <HAL_GetTick>
 8003500:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003502:	e01b      	b.n	800353c <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003504:	f7ff f898 	bl	8002638 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	2b02      	cmp	r3, #2
 8003510:	d914      	bls.n	800353c <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0301 	and.w	r3, r3, #1
 800351c:	2b01      	cmp	r3, #1
 800351e:	d00d      	beq.n	800353c <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003524:	f043 0210 	orr.w	r2, r3, #16
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003530:	f043 0201 	orr.w	r2, r3, #1
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	e007      	b.n	800354c <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0301 	and.w	r3, r3, #1
 8003546:	2b01      	cmp	r3, #1
 8003548:	d1dc      	bne.n	8003504 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800354a:	2300      	movs	r3, #0
}
 800354c:	4618      	mov	r0, r3
 800354e:	3710      	adds	r7, #16
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}
 8003554:	8000003f 	.word	0x8000003f

08003558 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003560:	2300      	movs	r3, #0
 8003562:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	f003 0303 	and.w	r3, r3, #3
 800356e:	2b01      	cmp	r3, #1
 8003570:	d108      	bne.n	8003584 <ADC_Disable+0x2c>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 0301 	and.w	r3, r3, #1
 800357c:	2b01      	cmp	r3, #1
 800357e:	d101      	bne.n	8003584 <ADC_Disable+0x2c>
 8003580:	2301      	movs	r3, #1
 8003582:	e000      	b.n	8003586 <ADC_Disable+0x2e>
 8003584:	2300      	movs	r3, #0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d047      	beq.n	800361a <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	f003 030d 	and.w	r3, r3, #13
 8003594:	2b01      	cmp	r3, #1
 8003596:	d10f      	bne.n	80035b8 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	689a      	ldr	r2, [r3, #8]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f042 0202 	orr.w	r2, r2, #2
 80035a6:	609a      	str	r2, [r3, #8]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	2203      	movs	r2, #3
 80035ae:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80035b0:	f7ff f842 	bl	8002638 <HAL_GetTick>
 80035b4:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80035b6:	e029      	b.n	800360c <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035bc:	f043 0210 	orr.w	r2, r3, #16
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035c8:	f043 0201 	orr.w	r2, r3, #1
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e023      	b.n	800361c <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80035d4:	f7ff f830 	bl	8002638 <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d914      	bls.n	800360c <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	f003 0301 	and.w	r3, r3, #1
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d10d      	bne.n	800360c <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f4:	f043 0210 	orr.w	r2, r3, #16
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003600:	f043 0201 	orr.w	r2, r3, #1
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	e007      	b.n	800361c <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	689b      	ldr	r3, [r3, #8]
 8003612:	f003 0301 	and.w	r3, r3, #1
 8003616:	2b01      	cmp	r3, #1
 8003618:	d0dc      	beq.n	80035d4 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800361a:	2300      	movs	r3, #0
}
 800361c:	4618      	mov	r0, r3
 800361e:	3710      	adds	r7, #16
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}

08003624 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003624:	b480      	push	{r7}
 8003626:	b085      	sub	sp, #20
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	f003 0307 	and.w	r3, r3, #7
 8003632:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003634:	4b0c      	ldr	r3, [pc, #48]	; (8003668 <__NVIC_SetPriorityGrouping+0x44>)
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800363a:	68ba      	ldr	r2, [r7, #8]
 800363c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003640:	4013      	ands	r3, r2
 8003642:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800364c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003650:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003654:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003656:	4a04      	ldr	r2, [pc, #16]	; (8003668 <__NVIC_SetPriorityGrouping+0x44>)
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	60d3      	str	r3, [r2, #12]
}
 800365c:	bf00      	nop
 800365e:	3714      	adds	r7, #20
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr
 8003668:	e000ed00 	.word	0xe000ed00

0800366c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800366c:	b480      	push	{r7}
 800366e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003670:	4b04      	ldr	r3, [pc, #16]	; (8003684 <__NVIC_GetPriorityGrouping+0x18>)
 8003672:	68db      	ldr	r3, [r3, #12]
 8003674:	0a1b      	lsrs	r3, r3, #8
 8003676:	f003 0307 	and.w	r3, r3, #7
}
 800367a:	4618      	mov	r0, r3
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr
 8003684:	e000ed00 	.word	0xe000ed00

08003688 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003688:	b480      	push	{r7}
 800368a:	b083      	sub	sp, #12
 800368c:	af00      	add	r7, sp, #0
 800368e:	4603      	mov	r3, r0
 8003690:	6039      	str	r1, [r7, #0]
 8003692:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003694:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003698:	2b00      	cmp	r3, #0
 800369a:	db0a      	blt.n	80036b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	b2da      	uxtb	r2, r3
 80036a0:	490c      	ldr	r1, [pc, #48]	; (80036d4 <__NVIC_SetPriority+0x4c>)
 80036a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036a6:	0112      	lsls	r2, r2, #4
 80036a8:	b2d2      	uxtb	r2, r2
 80036aa:	440b      	add	r3, r1
 80036ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036b0:	e00a      	b.n	80036c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	b2da      	uxtb	r2, r3
 80036b6:	4908      	ldr	r1, [pc, #32]	; (80036d8 <__NVIC_SetPriority+0x50>)
 80036b8:	79fb      	ldrb	r3, [r7, #7]
 80036ba:	f003 030f 	and.w	r3, r3, #15
 80036be:	3b04      	subs	r3, #4
 80036c0:	0112      	lsls	r2, r2, #4
 80036c2:	b2d2      	uxtb	r2, r2
 80036c4:	440b      	add	r3, r1
 80036c6:	761a      	strb	r2, [r3, #24]
}
 80036c8:	bf00      	nop
 80036ca:	370c      	adds	r7, #12
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr
 80036d4:	e000e100 	.word	0xe000e100
 80036d8:	e000ed00 	.word	0xe000ed00

080036dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036dc:	b480      	push	{r7}
 80036de:	b089      	sub	sp, #36	; 0x24
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	60f8      	str	r0, [r7, #12]
 80036e4:	60b9      	str	r1, [r7, #8]
 80036e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f003 0307 	and.w	r3, r3, #7
 80036ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036f0:	69fb      	ldr	r3, [r7, #28]
 80036f2:	f1c3 0307 	rsb	r3, r3, #7
 80036f6:	2b04      	cmp	r3, #4
 80036f8:	bf28      	it	cs
 80036fa:	2304      	movcs	r3, #4
 80036fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	3304      	adds	r3, #4
 8003702:	2b06      	cmp	r3, #6
 8003704:	d902      	bls.n	800370c <NVIC_EncodePriority+0x30>
 8003706:	69fb      	ldr	r3, [r7, #28]
 8003708:	3b03      	subs	r3, #3
 800370a:	e000      	b.n	800370e <NVIC_EncodePriority+0x32>
 800370c:	2300      	movs	r3, #0
 800370e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003710:	f04f 32ff 	mov.w	r2, #4294967295
 8003714:	69bb      	ldr	r3, [r7, #24]
 8003716:	fa02 f303 	lsl.w	r3, r2, r3
 800371a:	43da      	mvns	r2, r3
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	401a      	ands	r2, r3
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003724:	f04f 31ff 	mov.w	r1, #4294967295
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	fa01 f303 	lsl.w	r3, r1, r3
 800372e:	43d9      	mvns	r1, r3
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003734:	4313      	orrs	r3, r2
         );
}
 8003736:	4618      	mov	r0, r3
 8003738:	3724      	adds	r7, #36	; 0x24
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr
	...

08003744 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003744:	b480      	push	{r7}
 8003746:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003748:	f3bf 8f4f 	dsb	sy
}
 800374c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800374e:	4b06      	ldr	r3, [pc, #24]	; (8003768 <__NVIC_SystemReset+0x24>)
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003756:	4904      	ldr	r1, [pc, #16]	; (8003768 <__NVIC_SystemReset+0x24>)
 8003758:	4b04      	ldr	r3, [pc, #16]	; (800376c <__NVIC_SystemReset+0x28>)
 800375a:	4313      	orrs	r3, r2
 800375c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800375e:	f3bf 8f4f 	dsb	sy
}
 8003762:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003764:	bf00      	nop
 8003766:	e7fd      	b.n	8003764 <__NVIC_SystemReset+0x20>
 8003768:	e000ed00 	.word	0xe000ed00
 800376c:	05fa0004 	.word	0x05fa0004

08003770 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b082      	sub	sp, #8
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	3b01      	subs	r3, #1
 800377c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003780:	d301      	bcc.n	8003786 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003782:	2301      	movs	r3, #1
 8003784:	e00f      	b.n	80037a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003786:	4a0a      	ldr	r2, [pc, #40]	; (80037b0 <SysTick_Config+0x40>)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	3b01      	subs	r3, #1
 800378c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800378e:	210f      	movs	r1, #15
 8003790:	f04f 30ff 	mov.w	r0, #4294967295
 8003794:	f7ff ff78 	bl	8003688 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003798:	4b05      	ldr	r3, [pc, #20]	; (80037b0 <SysTick_Config+0x40>)
 800379a:	2200      	movs	r2, #0
 800379c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800379e:	4b04      	ldr	r3, [pc, #16]	; (80037b0 <SysTick_Config+0x40>)
 80037a0:	2207      	movs	r2, #7
 80037a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037a4:	2300      	movs	r3, #0
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	3708      	adds	r7, #8
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}
 80037ae:	bf00      	nop
 80037b0:	e000e010 	.word	0xe000e010

080037b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	f7ff ff31 	bl	8003624 <__NVIC_SetPriorityGrouping>
}
 80037c2:	bf00      	nop
 80037c4:	3708      	adds	r7, #8
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}

080037ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037ca:	b580      	push	{r7, lr}
 80037cc:	b086      	sub	sp, #24
 80037ce:	af00      	add	r7, sp, #0
 80037d0:	4603      	mov	r3, r0
 80037d2:	60b9      	str	r1, [r7, #8]
 80037d4:	607a      	str	r2, [r7, #4]
 80037d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80037d8:	2300      	movs	r3, #0
 80037da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80037dc:	f7ff ff46 	bl	800366c <__NVIC_GetPriorityGrouping>
 80037e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037e2:	687a      	ldr	r2, [r7, #4]
 80037e4:	68b9      	ldr	r1, [r7, #8]
 80037e6:	6978      	ldr	r0, [r7, #20]
 80037e8:	f7ff ff78 	bl	80036dc <NVIC_EncodePriority>
 80037ec:	4602      	mov	r2, r0
 80037ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037f2:	4611      	mov	r1, r2
 80037f4:	4618      	mov	r0, r3
 80037f6:	f7ff ff47 	bl	8003688 <__NVIC_SetPriority>
}
 80037fa:	bf00      	nop
 80037fc:	3718      	adds	r7, #24
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}

08003802 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003802:	b580      	push	{r7, lr}
 8003804:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8003806:	f7ff ff9d 	bl	8003744 <__NVIC_SystemReset>

0800380a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800380a:	b580      	push	{r7, lr}
 800380c:	b082      	sub	sp, #8
 800380e:	af00      	add	r7, sp, #0
 8003810:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f7ff ffac 	bl	8003770 <SysTick_Config>
 8003818:	4603      	mov	r3, r0
}
 800381a:	4618      	mov	r0, r3
 800381c:	3708      	adds	r7, #8
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
	...

08003824 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003824:	b480      	push	{r7}
 8003826:	b087      	sub	sp, #28
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800382e:	2300      	movs	r3, #0
 8003830:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003832:	e160      	b.n	8003af6 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	2101      	movs	r1, #1
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	fa01 f303 	lsl.w	r3, r1, r3
 8003840:	4013      	ands	r3, r2
 8003842:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2b00      	cmp	r3, #0
 8003848:	f000 8152 	beq.w	8003af0 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f003 0303 	and.w	r3, r3, #3
 8003854:	2b01      	cmp	r3, #1
 8003856:	d005      	beq.n	8003864 <HAL_GPIO_Init+0x40>
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	f003 0303 	and.w	r3, r3, #3
 8003860:	2b02      	cmp	r3, #2
 8003862:	d130      	bne.n	80038c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	005b      	lsls	r3, r3, #1
 800386e:	2203      	movs	r2, #3
 8003870:	fa02 f303 	lsl.w	r3, r2, r3
 8003874:	43db      	mvns	r3, r3
 8003876:	693a      	ldr	r2, [r7, #16]
 8003878:	4013      	ands	r3, r2
 800387a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	68da      	ldr	r2, [r3, #12]
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	005b      	lsls	r3, r3, #1
 8003884:	fa02 f303 	lsl.w	r3, r2, r3
 8003888:	693a      	ldr	r2, [r7, #16]
 800388a:	4313      	orrs	r3, r2
 800388c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	693a      	ldr	r2, [r7, #16]
 8003892:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800389a:	2201      	movs	r2, #1
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	fa02 f303 	lsl.w	r3, r2, r3
 80038a2:	43db      	mvns	r3, r3
 80038a4:	693a      	ldr	r2, [r7, #16]
 80038a6:	4013      	ands	r3, r2
 80038a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	091b      	lsrs	r3, r3, #4
 80038b0:	f003 0201 	and.w	r2, r3, #1
 80038b4:	697b      	ldr	r3, [r7, #20]
 80038b6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ba:	693a      	ldr	r2, [r7, #16]
 80038bc:	4313      	orrs	r3, r2
 80038be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	693a      	ldr	r2, [r7, #16]
 80038c4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	f003 0303 	and.w	r3, r3, #3
 80038ce:	2b03      	cmp	r3, #3
 80038d0:	d017      	beq.n	8003902 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	005b      	lsls	r3, r3, #1
 80038dc:	2203      	movs	r2, #3
 80038de:	fa02 f303 	lsl.w	r3, r2, r3
 80038e2:	43db      	mvns	r3, r3
 80038e4:	693a      	ldr	r2, [r7, #16]
 80038e6:	4013      	ands	r3, r2
 80038e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	689a      	ldr	r2, [r3, #8]
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	005b      	lsls	r3, r3, #1
 80038f2:	fa02 f303 	lsl.w	r3, r2, r3
 80038f6:	693a      	ldr	r2, [r7, #16]
 80038f8:	4313      	orrs	r3, r2
 80038fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	693a      	ldr	r2, [r7, #16]
 8003900:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	f003 0303 	and.w	r3, r3, #3
 800390a:	2b02      	cmp	r3, #2
 800390c:	d123      	bne.n	8003956 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	08da      	lsrs	r2, r3, #3
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	3208      	adds	r2, #8
 8003916:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800391a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800391c:	697b      	ldr	r3, [r7, #20]
 800391e:	f003 0307 	and.w	r3, r3, #7
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	220f      	movs	r2, #15
 8003926:	fa02 f303 	lsl.w	r3, r2, r3
 800392a:	43db      	mvns	r3, r3
 800392c:	693a      	ldr	r2, [r7, #16]
 800392e:	4013      	ands	r3, r2
 8003930:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	691a      	ldr	r2, [r3, #16]
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	f003 0307 	and.w	r3, r3, #7
 800393c:	009b      	lsls	r3, r3, #2
 800393e:	fa02 f303 	lsl.w	r3, r2, r3
 8003942:	693a      	ldr	r2, [r7, #16]
 8003944:	4313      	orrs	r3, r2
 8003946:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	08da      	lsrs	r2, r3, #3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	3208      	adds	r2, #8
 8003950:	6939      	ldr	r1, [r7, #16]
 8003952:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	005b      	lsls	r3, r3, #1
 8003960:	2203      	movs	r2, #3
 8003962:	fa02 f303 	lsl.w	r3, r2, r3
 8003966:	43db      	mvns	r3, r3
 8003968:	693a      	ldr	r2, [r7, #16]
 800396a:	4013      	ands	r3, r2
 800396c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	f003 0203 	and.w	r2, r3, #3
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	005b      	lsls	r3, r3, #1
 800397a:	fa02 f303 	lsl.w	r3, r2, r3
 800397e:	693a      	ldr	r2, [r7, #16]
 8003980:	4313      	orrs	r3, r2
 8003982:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	693a      	ldr	r2, [r7, #16]
 8003988:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003992:	2b00      	cmp	r3, #0
 8003994:	f000 80ac 	beq.w	8003af0 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003998:	4b5e      	ldr	r3, [pc, #376]	; (8003b14 <HAL_GPIO_Init+0x2f0>)
 800399a:	699b      	ldr	r3, [r3, #24]
 800399c:	4a5d      	ldr	r2, [pc, #372]	; (8003b14 <HAL_GPIO_Init+0x2f0>)
 800399e:	f043 0301 	orr.w	r3, r3, #1
 80039a2:	6193      	str	r3, [r2, #24]
 80039a4:	4b5b      	ldr	r3, [pc, #364]	; (8003b14 <HAL_GPIO_Init+0x2f0>)
 80039a6:	699b      	ldr	r3, [r3, #24]
 80039a8:	f003 0301 	and.w	r3, r3, #1
 80039ac:	60bb      	str	r3, [r7, #8]
 80039ae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80039b0:	4a59      	ldr	r2, [pc, #356]	; (8003b18 <HAL_GPIO_Init+0x2f4>)
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	089b      	lsrs	r3, r3, #2
 80039b6:	3302      	adds	r3, #2
 80039b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	f003 0303 	and.w	r3, r3, #3
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	220f      	movs	r2, #15
 80039c8:	fa02 f303 	lsl.w	r3, r2, r3
 80039cc:	43db      	mvns	r3, r3
 80039ce:	693a      	ldr	r2, [r7, #16]
 80039d0:	4013      	ands	r3, r2
 80039d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80039da:	d025      	beq.n	8003a28 <HAL_GPIO_Init+0x204>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	4a4f      	ldr	r2, [pc, #316]	; (8003b1c <HAL_GPIO_Init+0x2f8>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d01f      	beq.n	8003a24 <HAL_GPIO_Init+0x200>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	4a4e      	ldr	r2, [pc, #312]	; (8003b20 <HAL_GPIO_Init+0x2fc>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d019      	beq.n	8003a20 <HAL_GPIO_Init+0x1fc>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	4a4d      	ldr	r2, [pc, #308]	; (8003b24 <HAL_GPIO_Init+0x300>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d013      	beq.n	8003a1c <HAL_GPIO_Init+0x1f8>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	4a4c      	ldr	r2, [pc, #304]	; (8003b28 <HAL_GPIO_Init+0x304>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d00d      	beq.n	8003a18 <HAL_GPIO_Init+0x1f4>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4a4b      	ldr	r2, [pc, #300]	; (8003b2c <HAL_GPIO_Init+0x308>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d007      	beq.n	8003a14 <HAL_GPIO_Init+0x1f0>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	4a4a      	ldr	r2, [pc, #296]	; (8003b30 <HAL_GPIO_Init+0x30c>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d101      	bne.n	8003a10 <HAL_GPIO_Init+0x1ec>
 8003a0c:	2306      	movs	r3, #6
 8003a0e:	e00c      	b.n	8003a2a <HAL_GPIO_Init+0x206>
 8003a10:	2307      	movs	r3, #7
 8003a12:	e00a      	b.n	8003a2a <HAL_GPIO_Init+0x206>
 8003a14:	2305      	movs	r3, #5
 8003a16:	e008      	b.n	8003a2a <HAL_GPIO_Init+0x206>
 8003a18:	2304      	movs	r3, #4
 8003a1a:	e006      	b.n	8003a2a <HAL_GPIO_Init+0x206>
 8003a1c:	2303      	movs	r3, #3
 8003a1e:	e004      	b.n	8003a2a <HAL_GPIO_Init+0x206>
 8003a20:	2302      	movs	r3, #2
 8003a22:	e002      	b.n	8003a2a <HAL_GPIO_Init+0x206>
 8003a24:	2301      	movs	r3, #1
 8003a26:	e000      	b.n	8003a2a <HAL_GPIO_Init+0x206>
 8003a28:	2300      	movs	r3, #0
 8003a2a:	697a      	ldr	r2, [r7, #20]
 8003a2c:	f002 0203 	and.w	r2, r2, #3
 8003a30:	0092      	lsls	r2, r2, #2
 8003a32:	4093      	lsls	r3, r2
 8003a34:	693a      	ldr	r2, [r7, #16]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003a3a:	4937      	ldr	r1, [pc, #220]	; (8003b18 <HAL_GPIO_Init+0x2f4>)
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	089b      	lsrs	r3, r3, #2
 8003a40:	3302      	adds	r3, #2
 8003a42:	693a      	ldr	r2, [r7, #16]
 8003a44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a48:	4b3a      	ldr	r3, [pc, #232]	; (8003b34 <HAL_GPIO_Init+0x310>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	43db      	mvns	r3, r3
 8003a52:	693a      	ldr	r2, [r7, #16]
 8003a54:	4013      	ands	r3, r2
 8003a56:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d003      	beq.n	8003a6c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8003a64:	693a      	ldr	r2, [r7, #16]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003a6c:	4a31      	ldr	r2, [pc, #196]	; (8003b34 <HAL_GPIO_Init+0x310>)
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003a72:	4b30      	ldr	r3, [pc, #192]	; (8003b34 <HAL_GPIO_Init+0x310>)
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	43db      	mvns	r3, r3
 8003a7c:	693a      	ldr	r2, [r7, #16]
 8003a7e:	4013      	ands	r3, r2
 8003a80:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d003      	beq.n	8003a96 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8003a8e:	693a      	ldr	r2, [r7, #16]
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003a96:	4a27      	ldr	r2, [pc, #156]	; (8003b34 <HAL_GPIO_Init+0x310>)
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a9c:	4b25      	ldr	r3, [pc, #148]	; (8003b34 <HAL_GPIO_Init+0x310>)
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	43db      	mvns	r3, r3
 8003aa6:	693a      	ldr	r2, [r7, #16]
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d003      	beq.n	8003ac0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8003ab8:	693a      	ldr	r2, [r7, #16]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	4313      	orrs	r3, r2
 8003abe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003ac0:	4a1c      	ldr	r2, [pc, #112]	; (8003b34 <HAL_GPIO_Init+0x310>)
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ac6:	4b1b      	ldr	r3, [pc, #108]	; (8003b34 <HAL_GPIO_Init+0x310>)
 8003ac8:	68db      	ldr	r3, [r3, #12]
 8003aca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	43db      	mvns	r3, r3
 8003ad0:	693a      	ldr	r2, [r7, #16]
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d003      	beq.n	8003aea <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8003ae2:	693a      	ldr	r2, [r7, #16]
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003aea:	4a12      	ldr	r2, [pc, #72]	; (8003b34 <HAL_GPIO_Init+0x310>)
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	3301      	adds	r3, #1
 8003af4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	fa22 f303 	lsr.w	r3, r2, r3
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	f47f ae97 	bne.w	8003834 <HAL_GPIO_Init+0x10>
  }
}
 8003b06:	bf00      	nop
 8003b08:	bf00      	nop
 8003b0a:	371c      	adds	r7, #28
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr
 8003b14:	40021000 	.word	0x40021000
 8003b18:	40010000 	.word	0x40010000
 8003b1c:	48000400 	.word	0x48000400
 8003b20:	48000800 	.word	0x48000800
 8003b24:	48000c00 	.word	0x48000c00
 8003b28:	48001000 	.word	0x48001000
 8003b2c:	48001400 	.word	0x48001400
 8003b30:	48001800 	.word	0x48001800
 8003b34:	40010400 	.word	0x40010400

08003b38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b083      	sub	sp, #12
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	460b      	mov	r3, r1
 8003b42:	807b      	strh	r3, [r7, #2]
 8003b44:	4613      	mov	r3, r2
 8003b46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b48:	787b      	ldrb	r3, [r7, #1]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d003      	beq.n	8003b56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003b4e:	887a      	ldrh	r2, [r7, #2]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003b54:	e002      	b.n	8003b5c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003b56:	887a      	ldrh	r2, [r7, #2]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003b5c:	bf00      	nop
 8003b5e:	370c      	adds	r7, #12
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr

08003b68 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b082      	sub	sp, #8
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d101      	bne.n	8003b7a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e081      	b.n	8003c7e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d106      	bne.n	8003b94 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f7fe fb28 	bl	80021e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2224      	movs	r2, #36	; 0x24
 8003b98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f022 0201 	bic.w	r2, r2, #1
 8003baa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685a      	ldr	r2, [r3, #4]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003bb8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	689a      	ldr	r2, [r3, #8]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003bc8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	68db      	ldr	r3, [r3, #12]
 8003bce:	2b01      	cmp	r3, #1
 8003bd0:	d107      	bne.n	8003be2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	689a      	ldr	r2, [r3, #8]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003bde:	609a      	str	r2, [r3, #8]
 8003be0:	e006      	b.n	8003bf0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	689a      	ldr	r2, [r3, #8]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003bee:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	68db      	ldr	r3, [r3, #12]
 8003bf4:	2b02      	cmp	r3, #2
 8003bf6:	d104      	bne.n	8003c02 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003c00:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	687a      	ldr	r2, [r7, #4]
 8003c0a:	6812      	ldr	r2, [r2, #0]
 8003c0c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003c10:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c14:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	68da      	ldr	r2, [r3, #12]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c24:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	691a      	ldr	r2, [r3, #16]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	695b      	ldr	r3, [r3, #20]
 8003c2e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	699b      	ldr	r3, [r3, #24]
 8003c36:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	430a      	orrs	r2, r1
 8003c3e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	69d9      	ldr	r1, [r3, #28]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6a1a      	ldr	r2, [r3, #32]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	430a      	orrs	r2, r1
 8003c4e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f042 0201 	orr.w	r2, r2, #1
 8003c5e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2200      	movs	r2, #0
 8003c64:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2220      	movs	r2, #32
 8003c6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2200      	movs	r2, #0
 8003c72:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003c7c:	2300      	movs	r3, #0
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3708      	adds	r7, #8
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
	...

08003c88 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b088      	sub	sp, #32
 8003c8c:	af02      	add	r7, sp, #8
 8003c8e:	60f8      	str	r0, [r7, #12]
 8003c90:	4608      	mov	r0, r1
 8003c92:	4611      	mov	r1, r2
 8003c94:	461a      	mov	r2, r3
 8003c96:	4603      	mov	r3, r0
 8003c98:	817b      	strh	r3, [r7, #10]
 8003c9a:	460b      	mov	r3, r1
 8003c9c:	813b      	strh	r3, [r7, #8]
 8003c9e:	4613      	mov	r3, r2
 8003ca0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	2b20      	cmp	r3, #32
 8003cac:	f040 80f9 	bne.w	8003ea2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cb0:	6a3b      	ldr	r3, [r7, #32]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d002      	beq.n	8003cbc <HAL_I2C_Mem_Write+0x34>
 8003cb6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d105      	bne.n	8003cc8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003cc2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e0ed      	b.n	8003ea4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	d101      	bne.n	8003cd6 <HAL_I2C_Mem_Write+0x4e>
 8003cd2:	2302      	movs	r3, #2
 8003cd4:	e0e6      	b.n	8003ea4 <HAL_I2C_Mem_Write+0x21c>
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2201      	movs	r2, #1
 8003cda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003cde:	f7fe fcab 	bl	8002638 <HAL_GetTick>
 8003ce2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	9300      	str	r3, [sp, #0]
 8003ce8:	2319      	movs	r3, #25
 8003cea:	2201      	movs	r2, #1
 8003cec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003cf0:	68f8      	ldr	r0, [r7, #12]
 8003cf2:	f000 fac3 	bl	800427c <I2C_WaitOnFlagUntilTimeout>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d001      	beq.n	8003d00 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	e0d1      	b.n	8003ea4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2221      	movs	r2, #33	; 0x21
 8003d04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2240      	movs	r2, #64	; 0x40
 8003d0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2200      	movs	r2, #0
 8003d14:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	6a3a      	ldr	r2, [r7, #32]
 8003d1a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003d20:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2200      	movs	r2, #0
 8003d26:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d28:	88f8      	ldrh	r0, [r7, #6]
 8003d2a:	893a      	ldrh	r2, [r7, #8]
 8003d2c:	8979      	ldrh	r1, [r7, #10]
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	9301      	str	r3, [sp, #4]
 8003d32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d34:	9300      	str	r3, [sp, #0]
 8003d36:	4603      	mov	r3, r0
 8003d38:	68f8      	ldr	r0, [r7, #12]
 8003d3a:	f000 f9d3 	bl	80040e4 <I2C_RequestMemoryWrite>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d005      	beq.n	8003d50 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2200      	movs	r2, #0
 8003d48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e0a9      	b.n	8003ea4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d54:	b29b      	uxth	r3, r3
 8003d56:	2bff      	cmp	r3, #255	; 0xff
 8003d58:	d90e      	bls.n	8003d78 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	22ff      	movs	r2, #255	; 0xff
 8003d5e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d64:	b2da      	uxtb	r2, r3
 8003d66:	8979      	ldrh	r1, [r7, #10]
 8003d68:	2300      	movs	r3, #0
 8003d6a:	9300      	str	r3, [sp, #0]
 8003d6c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d70:	68f8      	ldr	r0, [r7, #12]
 8003d72:	f000 fbb5 	bl	80044e0 <I2C_TransferConfig>
 8003d76:	e00f      	b.n	8003d98 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d7c:	b29a      	uxth	r2, r3
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d86:	b2da      	uxtb	r2, r3
 8003d88:	8979      	ldrh	r1, [r7, #10]
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	9300      	str	r3, [sp, #0]
 8003d8e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d92:	68f8      	ldr	r0, [r7, #12]
 8003d94:	f000 fba4 	bl	80044e0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d98:	697a      	ldr	r2, [r7, #20]
 8003d9a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003d9c:	68f8      	ldr	r0, [r7, #12]
 8003d9e:	f000 faad 	bl	80042fc <I2C_WaitOnTXISFlagUntilTimeout>
 8003da2:	4603      	mov	r3, r0
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d001      	beq.n	8003dac <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e07b      	b.n	8003ea4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003db0:	781a      	ldrb	r2, [r3, #0]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dbc:	1c5a      	adds	r2, r3, #1
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	3b01      	subs	r3, #1
 8003dca:	b29a      	uxth	r2, r3
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dd4:	3b01      	subs	r3, #1
 8003dd6:	b29a      	uxth	r2, r3
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003de0:	b29b      	uxth	r3, r3
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d034      	beq.n	8003e50 <HAL_I2C_Mem_Write+0x1c8>
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d130      	bne.n	8003e50 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	9300      	str	r3, [sp, #0]
 8003df2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003df4:	2200      	movs	r2, #0
 8003df6:	2180      	movs	r1, #128	; 0x80
 8003df8:	68f8      	ldr	r0, [r7, #12]
 8003dfa:	f000 fa3f 	bl	800427c <I2C_WaitOnFlagUntilTimeout>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d001      	beq.n	8003e08 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e04d      	b.n	8003ea4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e0c:	b29b      	uxth	r3, r3
 8003e0e:	2bff      	cmp	r3, #255	; 0xff
 8003e10:	d90e      	bls.n	8003e30 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	22ff      	movs	r2, #255	; 0xff
 8003e16:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e1c:	b2da      	uxtb	r2, r3
 8003e1e:	8979      	ldrh	r1, [r7, #10]
 8003e20:	2300      	movs	r3, #0
 8003e22:	9300      	str	r3, [sp, #0]
 8003e24:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e28:	68f8      	ldr	r0, [r7, #12]
 8003e2a:	f000 fb59 	bl	80044e0 <I2C_TransferConfig>
 8003e2e:	e00f      	b.n	8003e50 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e34:	b29a      	uxth	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e3e:	b2da      	uxtb	r2, r3
 8003e40:	8979      	ldrh	r1, [r7, #10]
 8003e42:	2300      	movs	r3, #0
 8003e44:	9300      	str	r3, [sp, #0]
 8003e46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e4a:	68f8      	ldr	r0, [r7, #12]
 8003e4c:	f000 fb48 	bl	80044e0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e54:	b29b      	uxth	r3, r3
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d19e      	bne.n	8003d98 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e5a:	697a      	ldr	r2, [r7, #20]
 8003e5c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003e5e:	68f8      	ldr	r0, [r7, #12]
 8003e60:	f000 fa8c 	bl	800437c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003e64:	4603      	mov	r3, r0
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d001      	beq.n	8003e6e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e01a      	b.n	8003ea4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	2220      	movs	r2, #32
 8003e74:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	6859      	ldr	r1, [r3, #4]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	4b0a      	ldr	r3, [pc, #40]	; (8003eac <HAL_I2C_Mem_Write+0x224>)
 8003e82:	400b      	ands	r3, r1
 8003e84:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2220      	movs	r2, #32
 8003e8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2200      	movs	r2, #0
 8003e92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	e000      	b.n	8003ea4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003ea2:	2302      	movs	r3, #2
  }
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	3718      	adds	r7, #24
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	fe00e800 	.word	0xfe00e800

08003eb0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b088      	sub	sp, #32
 8003eb4:	af02      	add	r7, sp, #8
 8003eb6:	60f8      	str	r0, [r7, #12]
 8003eb8:	4608      	mov	r0, r1
 8003eba:	4611      	mov	r1, r2
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	817b      	strh	r3, [r7, #10]
 8003ec2:	460b      	mov	r3, r1
 8003ec4:	813b      	strh	r3, [r7, #8]
 8003ec6:	4613      	mov	r3, r2
 8003ec8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	2b20      	cmp	r3, #32
 8003ed4:	f040 80fd 	bne.w	80040d2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ed8:	6a3b      	ldr	r3, [r7, #32]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d002      	beq.n	8003ee4 <HAL_I2C_Mem_Read+0x34>
 8003ede:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d105      	bne.n	8003ef0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003eea:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003eec:	2301      	movs	r3, #1
 8003eee:	e0f1      	b.n	80040d4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003ef6:	2b01      	cmp	r3, #1
 8003ef8:	d101      	bne.n	8003efe <HAL_I2C_Mem_Read+0x4e>
 8003efa:	2302      	movs	r3, #2
 8003efc:	e0ea      	b.n	80040d4 <HAL_I2C_Mem_Read+0x224>
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2201      	movs	r2, #1
 8003f02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003f06:	f7fe fb97 	bl	8002638 <HAL_GetTick>
 8003f0a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	9300      	str	r3, [sp, #0]
 8003f10:	2319      	movs	r3, #25
 8003f12:	2201      	movs	r2, #1
 8003f14:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003f18:	68f8      	ldr	r0, [r7, #12]
 8003f1a:	f000 f9af 	bl	800427c <I2C_WaitOnFlagUntilTimeout>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d001      	beq.n	8003f28 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	e0d5      	b.n	80040d4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2222      	movs	r2, #34	; 0x22
 8003f2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	2240      	movs	r2, #64	; 0x40
 8003f34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	6a3a      	ldr	r2, [r7, #32]
 8003f42:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003f48:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f50:	88f8      	ldrh	r0, [r7, #6]
 8003f52:	893a      	ldrh	r2, [r7, #8]
 8003f54:	8979      	ldrh	r1, [r7, #10]
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	9301      	str	r3, [sp, #4]
 8003f5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f5c:	9300      	str	r3, [sp, #0]
 8003f5e:	4603      	mov	r3, r0
 8003f60:	68f8      	ldr	r0, [r7, #12]
 8003f62:	f000 f913 	bl	800418c <I2C_RequestMemoryRead>
 8003f66:	4603      	mov	r3, r0
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d005      	beq.n	8003f78 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e0ad      	b.n	80040d4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	2bff      	cmp	r3, #255	; 0xff
 8003f80:	d90e      	bls.n	8003fa0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	22ff      	movs	r2, #255	; 0xff
 8003f86:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f8c:	b2da      	uxtb	r2, r3
 8003f8e:	8979      	ldrh	r1, [r7, #10]
 8003f90:	4b52      	ldr	r3, [pc, #328]	; (80040dc <HAL_I2C_Mem_Read+0x22c>)
 8003f92:	9300      	str	r3, [sp, #0]
 8003f94:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003f98:	68f8      	ldr	r0, [r7, #12]
 8003f9a:	f000 faa1 	bl	80044e0 <I2C_TransferConfig>
 8003f9e:	e00f      	b.n	8003fc0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fa4:	b29a      	uxth	r2, r3
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fae:	b2da      	uxtb	r2, r3
 8003fb0:	8979      	ldrh	r1, [r7, #10]
 8003fb2:	4b4a      	ldr	r3, [pc, #296]	; (80040dc <HAL_I2C_Mem_Read+0x22c>)
 8003fb4:	9300      	str	r3, [sp, #0]
 8003fb6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003fba:	68f8      	ldr	r0, [r7, #12]
 8003fbc:	f000 fa90 	bl	80044e0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	9300      	str	r3, [sp, #0]
 8003fc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	2104      	movs	r1, #4
 8003fca:	68f8      	ldr	r0, [r7, #12]
 8003fcc:	f000 f956 	bl	800427c <I2C_WaitOnFlagUntilTimeout>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d001      	beq.n	8003fda <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e07c      	b.n	80040d4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe4:	b2d2      	uxtb	r2, r2
 8003fe6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fec:	1c5a      	adds	r2, r3, #1
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ff6:	3b01      	subs	r3, #1
 8003ff8:	b29a      	uxth	r2, r3
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004002:	b29b      	uxth	r3, r3
 8004004:	3b01      	subs	r3, #1
 8004006:	b29a      	uxth	r2, r3
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004010:	b29b      	uxth	r3, r3
 8004012:	2b00      	cmp	r3, #0
 8004014:	d034      	beq.n	8004080 <HAL_I2C_Mem_Read+0x1d0>
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800401a:	2b00      	cmp	r3, #0
 800401c:	d130      	bne.n	8004080 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	9300      	str	r3, [sp, #0]
 8004022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004024:	2200      	movs	r2, #0
 8004026:	2180      	movs	r1, #128	; 0x80
 8004028:	68f8      	ldr	r0, [r7, #12]
 800402a:	f000 f927 	bl	800427c <I2C_WaitOnFlagUntilTimeout>
 800402e:	4603      	mov	r3, r0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d001      	beq.n	8004038 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e04d      	b.n	80040d4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800403c:	b29b      	uxth	r3, r3
 800403e:	2bff      	cmp	r3, #255	; 0xff
 8004040:	d90e      	bls.n	8004060 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	22ff      	movs	r2, #255	; 0xff
 8004046:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800404c:	b2da      	uxtb	r2, r3
 800404e:	8979      	ldrh	r1, [r7, #10]
 8004050:	2300      	movs	r3, #0
 8004052:	9300      	str	r3, [sp, #0]
 8004054:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004058:	68f8      	ldr	r0, [r7, #12]
 800405a:	f000 fa41 	bl	80044e0 <I2C_TransferConfig>
 800405e:	e00f      	b.n	8004080 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004064:	b29a      	uxth	r2, r3
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800406e:	b2da      	uxtb	r2, r3
 8004070:	8979      	ldrh	r1, [r7, #10]
 8004072:	2300      	movs	r3, #0
 8004074:	9300      	str	r3, [sp, #0]
 8004076:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800407a:	68f8      	ldr	r0, [r7, #12]
 800407c:	f000 fa30 	bl	80044e0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004084:	b29b      	uxth	r3, r3
 8004086:	2b00      	cmp	r3, #0
 8004088:	d19a      	bne.n	8003fc0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800408a:	697a      	ldr	r2, [r7, #20]
 800408c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800408e:	68f8      	ldr	r0, [r7, #12]
 8004090:	f000 f974 	bl	800437c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d001      	beq.n	800409e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e01a      	b.n	80040d4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	2220      	movs	r2, #32
 80040a4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	6859      	ldr	r1, [r3, #4]
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	4b0b      	ldr	r3, [pc, #44]	; (80040e0 <HAL_I2C_Mem_Read+0x230>)
 80040b2:	400b      	ands	r3, r1
 80040b4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2220      	movs	r2, #32
 80040ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2200      	movs	r2, #0
 80040c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2200      	movs	r2, #0
 80040ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80040ce:	2300      	movs	r3, #0
 80040d0:	e000      	b.n	80040d4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80040d2:	2302      	movs	r3, #2
  }
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	3718      	adds	r7, #24
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	80002400 	.word	0x80002400
 80040e0:	fe00e800 	.word	0xfe00e800

080040e4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b086      	sub	sp, #24
 80040e8:	af02      	add	r7, sp, #8
 80040ea:	60f8      	str	r0, [r7, #12]
 80040ec:	4608      	mov	r0, r1
 80040ee:	4611      	mov	r1, r2
 80040f0:	461a      	mov	r2, r3
 80040f2:	4603      	mov	r3, r0
 80040f4:	817b      	strh	r3, [r7, #10]
 80040f6:	460b      	mov	r3, r1
 80040f8:	813b      	strh	r3, [r7, #8]
 80040fa:	4613      	mov	r3, r2
 80040fc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80040fe:	88fb      	ldrh	r3, [r7, #6]
 8004100:	b2da      	uxtb	r2, r3
 8004102:	8979      	ldrh	r1, [r7, #10]
 8004104:	4b20      	ldr	r3, [pc, #128]	; (8004188 <I2C_RequestMemoryWrite+0xa4>)
 8004106:	9300      	str	r3, [sp, #0]
 8004108:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800410c:	68f8      	ldr	r0, [r7, #12]
 800410e:	f000 f9e7 	bl	80044e0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004112:	69fa      	ldr	r2, [r7, #28]
 8004114:	69b9      	ldr	r1, [r7, #24]
 8004116:	68f8      	ldr	r0, [r7, #12]
 8004118:	f000 f8f0 	bl	80042fc <I2C_WaitOnTXISFlagUntilTimeout>
 800411c:	4603      	mov	r3, r0
 800411e:	2b00      	cmp	r3, #0
 8004120:	d001      	beq.n	8004126 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e02c      	b.n	8004180 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004126:	88fb      	ldrh	r3, [r7, #6]
 8004128:	2b01      	cmp	r3, #1
 800412a:	d105      	bne.n	8004138 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800412c:	893b      	ldrh	r3, [r7, #8]
 800412e:	b2da      	uxtb	r2, r3
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	629a      	str	r2, [r3, #40]	; 0x28
 8004136:	e015      	b.n	8004164 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004138:	893b      	ldrh	r3, [r7, #8]
 800413a:	0a1b      	lsrs	r3, r3, #8
 800413c:	b29b      	uxth	r3, r3
 800413e:	b2da      	uxtb	r2, r3
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004146:	69fa      	ldr	r2, [r7, #28]
 8004148:	69b9      	ldr	r1, [r7, #24]
 800414a:	68f8      	ldr	r0, [r7, #12]
 800414c:	f000 f8d6 	bl	80042fc <I2C_WaitOnTXISFlagUntilTimeout>
 8004150:	4603      	mov	r3, r0
 8004152:	2b00      	cmp	r3, #0
 8004154:	d001      	beq.n	800415a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	e012      	b.n	8004180 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800415a:	893b      	ldrh	r3, [r7, #8]
 800415c:	b2da      	uxtb	r2, r3
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004164:	69fb      	ldr	r3, [r7, #28]
 8004166:	9300      	str	r3, [sp, #0]
 8004168:	69bb      	ldr	r3, [r7, #24]
 800416a:	2200      	movs	r2, #0
 800416c:	2180      	movs	r1, #128	; 0x80
 800416e:	68f8      	ldr	r0, [r7, #12]
 8004170:	f000 f884 	bl	800427c <I2C_WaitOnFlagUntilTimeout>
 8004174:	4603      	mov	r3, r0
 8004176:	2b00      	cmp	r3, #0
 8004178:	d001      	beq.n	800417e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	e000      	b.n	8004180 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800417e:	2300      	movs	r3, #0
}
 8004180:	4618      	mov	r0, r3
 8004182:	3710      	adds	r7, #16
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}
 8004188:	80002000 	.word	0x80002000

0800418c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b086      	sub	sp, #24
 8004190:	af02      	add	r7, sp, #8
 8004192:	60f8      	str	r0, [r7, #12]
 8004194:	4608      	mov	r0, r1
 8004196:	4611      	mov	r1, r2
 8004198:	461a      	mov	r2, r3
 800419a:	4603      	mov	r3, r0
 800419c:	817b      	strh	r3, [r7, #10]
 800419e:	460b      	mov	r3, r1
 80041a0:	813b      	strh	r3, [r7, #8]
 80041a2:	4613      	mov	r3, r2
 80041a4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80041a6:	88fb      	ldrh	r3, [r7, #6]
 80041a8:	b2da      	uxtb	r2, r3
 80041aa:	8979      	ldrh	r1, [r7, #10]
 80041ac:	4b20      	ldr	r3, [pc, #128]	; (8004230 <I2C_RequestMemoryRead+0xa4>)
 80041ae:	9300      	str	r3, [sp, #0]
 80041b0:	2300      	movs	r3, #0
 80041b2:	68f8      	ldr	r0, [r7, #12]
 80041b4:	f000 f994 	bl	80044e0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041b8:	69fa      	ldr	r2, [r7, #28]
 80041ba:	69b9      	ldr	r1, [r7, #24]
 80041bc:	68f8      	ldr	r0, [r7, #12]
 80041be:	f000 f89d 	bl	80042fc <I2C_WaitOnTXISFlagUntilTimeout>
 80041c2:	4603      	mov	r3, r0
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d001      	beq.n	80041cc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e02c      	b.n	8004226 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80041cc:	88fb      	ldrh	r3, [r7, #6]
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d105      	bne.n	80041de <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80041d2:	893b      	ldrh	r3, [r7, #8]
 80041d4:	b2da      	uxtb	r2, r3
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	629a      	str	r2, [r3, #40]	; 0x28
 80041dc:	e015      	b.n	800420a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80041de:	893b      	ldrh	r3, [r7, #8]
 80041e0:	0a1b      	lsrs	r3, r3, #8
 80041e2:	b29b      	uxth	r3, r3
 80041e4:	b2da      	uxtb	r2, r3
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041ec:	69fa      	ldr	r2, [r7, #28]
 80041ee:	69b9      	ldr	r1, [r7, #24]
 80041f0:	68f8      	ldr	r0, [r7, #12]
 80041f2:	f000 f883 	bl	80042fc <I2C_WaitOnTXISFlagUntilTimeout>
 80041f6:	4603      	mov	r3, r0
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d001      	beq.n	8004200 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	e012      	b.n	8004226 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004200:	893b      	ldrh	r3, [r7, #8]
 8004202:	b2da      	uxtb	r2, r3
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	9300      	str	r3, [sp, #0]
 800420e:	69bb      	ldr	r3, [r7, #24]
 8004210:	2200      	movs	r2, #0
 8004212:	2140      	movs	r1, #64	; 0x40
 8004214:	68f8      	ldr	r0, [r7, #12]
 8004216:	f000 f831 	bl	800427c <I2C_WaitOnFlagUntilTimeout>
 800421a:	4603      	mov	r3, r0
 800421c:	2b00      	cmp	r3, #0
 800421e:	d001      	beq.n	8004224 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004220:	2301      	movs	r3, #1
 8004222:	e000      	b.n	8004226 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004224:	2300      	movs	r3, #0
}
 8004226:	4618      	mov	r0, r3
 8004228:	3710      	adds	r7, #16
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
 800422e:	bf00      	nop
 8004230:	80002000 	.word	0x80002000

08004234 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	699b      	ldr	r3, [r3, #24]
 8004242:	f003 0302 	and.w	r3, r3, #2
 8004246:	2b02      	cmp	r3, #2
 8004248:	d103      	bne.n	8004252 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	2200      	movs	r2, #0
 8004250:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	699b      	ldr	r3, [r3, #24]
 8004258:	f003 0301 	and.w	r3, r3, #1
 800425c:	2b01      	cmp	r3, #1
 800425e:	d007      	beq.n	8004270 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	699a      	ldr	r2, [r3, #24]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f042 0201 	orr.w	r2, r2, #1
 800426e:	619a      	str	r2, [r3, #24]
  }
}
 8004270:	bf00      	nop
 8004272:	370c      	adds	r7, #12
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr

0800427c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b084      	sub	sp, #16
 8004280:	af00      	add	r7, sp, #0
 8004282:	60f8      	str	r0, [r7, #12]
 8004284:	60b9      	str	r1, [r7, #8]
 8004286:	603b      	str	r3, [r7, #0]
 8004288:	4613      	mov	r3, r2
 800428a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800428c:	e022      	b.n	80042d4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004294:	d01e      	beq.n	80042d4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004296:	f7fe f9cf 	bl	8002638 <HAL_GetTick>
 800429a:	4602      	mov	r2, r0
 800429c:	69bb      	ldr	r3, [r7, #24]
 800429e:	1ad3      	subs	r3, r2, r3
 80042a0:	683a      	ldr	r2, [r7, #0]
 80042a2:	429a      	cmp	r2, r3
 80042a4:	d302      	bcc.n	80042ac <I2C_WaitOnFlagUntilTimeout+0x30>
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d113      	bne.n	80042d4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042b0:	f043 0220 	orr.w	r2, r3, #32
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	2220      	movs	r2, #32
 80042bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2200      	movs	r2, #0
 80042c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2200      	movs	r2, #0
 80042cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	e00f      	b.n	80042f4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	699a      	ldr	r2, [r3, #24]
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	4013      	ands	r3, r2
 80042de:	68ba      	ldr	r2, [r7, #8]
 80042e0:	429a      	cmp	r2, r3
 80042e2:	bf0c      	ite	eq
 80042e4:	2301      	moveq	r3, #1
 80042e6:	2300      	movne	r3, #0
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	461a      	mov	r2, r3
 80042ec:	79fb      	ldrb	r3, [r7, #7]
 80042ee:	429a      	cmp	r2, r3
 80042f0:	d0cd      	beq.n	800428e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80042f2:	2300      	movs	r3, #0
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	3710      	adds	r7, #16
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}

080042fc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b084      	sub	sp, #16
 8004300:	af00      	add	r7, sp, #0
 8004302:	60f8      	str	r0, [r7, #12]
 8004304:	60b9      	str	r1, [r7, #8]
 8004306:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004308:	e02c      	b.n	8004364 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800430a:	687a      	ldr	r2, [r7, #4]
 800430c:	68b9      	ldr	r1, [r7, #8]
 800430e:	68f8      	ldr	r0, [r7, #12]
 8004310:	f000 f870 	bl	80043f4 <I2C_IsAcknowledgeFailed>
 8004314:	4603      	mov	r3, r0
 8004316:	2b00      	cmp	r3, #0
 8004318:	d001      	beq.n	800431e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e02a      	b.n	8004374 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004324:	d01e      	beq.n	8004364 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004326:	f7fe f987 	bl	8002638 <HAL_GetTick>
 800432a:	4602      	mov	r2, r0
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	1ad3      	subs	r3, r2, r3
 8004330:	68ba      	ldr	r2, [r7, #8]
 8004332:	429a      	cmp	r2, r3
 8004334:	d302      	bcc.n	800433c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d113      	bne.n	8004364 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004340:	f043 0220 	orr.w	r2, r3, #32
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2220      	movs	r2, #32
 800434c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2200      	movs	r2, #0
 8004354:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2200      	movs	r2, #0
 800435c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	e007      	b.n	8004374 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	699b      	ldr	r3, [r3, #24]
 800436a:	f003 0302 	and.w	r3, r3, #2
 800436e:	2b02      	cmp	r3, #2
 8004370:	d1cb      	bne.n	800430a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004372:	2300      	movs	r3, #0
}
 8004374:	4618      	mov	r0, r3
 8004376:	3710      	adds	r7, #16
 8004378:	46bd      	mov	sp, r7
 800437a:	bd80      	pop	{r7, pc}

0800437c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b084      	sub	sp, #16
 8004380:	af00      	add	r7, sp, #0
 8004382:	60f8      	str	r0, [r7, #12]
 8004384:	60b9      	str	r1, [r7, #8]
 8004386:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004388:	e028      	b.n	80043dc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	68b9      	ldr	r1, [r7, #8]
 800438e:	68f8      	ldr	r0, [r7, #12]
 8004390:	f000 f830 	bl	80043f4 <I2C_IsAcknowledgeFailed>
 8004394:	4603      	mov	r3, r0
 8004396:	2b00      	cmp	r3, #0
 8004398:	d001      	beq.n	800439e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	e026      	b.n	80043ec <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800439e:	f7fe f94b 	bl	8002638 <HAL_GetTick>
 80043a2:	4602      	mov	r2, r0
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	1ad3      	subs	r3, r2, r3
 80043a8:	68ba      	ldr	r2, [r7, #8]
 80043aa:	429a      	cmp	r2, r3
 80043ac:	d302      	bcc.n	80043b4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d113      	bne.n	80043dc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043b8:	f043 0220 	orr.w	r2, r3, #32
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	2220      	movs	r2, #32
 80043c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2200      	movs	r2, #0
 80043cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2200      	movs	r2, #0
 80043d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	e007      	b.n	80043ec <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	699b      	ldr	r3, [r3, #24]
 80043e2:	f003 0320 	and.w	r3, r3, #32
 80043e6:	2b20      	cmp	r3, #32
 80043e8:	d1cf      	bne.n	800438a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80043ea:	2300      	movs	r3, #0
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	3710      	adds	r7, #16
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}

080043f4 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b084      	sub	sp, #16
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	60f8      	str	r0, [r7, #12]
 80043fc:	60b9      	str	r1, [r7, #8]
 80043fe:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	699b      	ldr	r3, [r3, #24]
 8004406:	f003 0310 	and.w	r3, r3, #16
 800440a:	2b10      	cmp	r3, #16
 800440c:	d161      	bne.n	80044d2 <I2C_IsAcknowledgeFailed+0xde>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004418:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800441c:	d02b      	beq.n	8004476 <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	685a      	ldr	r2, [r3, #4]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800442c:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800442e:	e022      	b.n	8004476 <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004436:	d01e      	beq.n	8004476 <I2C_IsAcknowledgeFailed+0x82>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004438:	f7fe f8fe 	bl	8002638 <HAL_GetTick>
 800443c:	4602      	mov	r2, r0
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	1ad3      	subs	r3, r2, r3
 8004442:	68ba      	ldr	r2, [r7, #8]
 8004444:	429a      	cmp	r2, r3
 8004446:	d302      	bcc.n	800444e <I2C_IsAcknowledgeFailed+0x5a>
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d113      	bne.n	8004476 <I2C_IsAcknowledgeFailed+0x82>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004452:	f043 0220 	orr.w	r2, r3, #32
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2220      	movs	r2, #32
 800445e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2200      	movs	r2, #0
 8004466:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2200      	movs	r2, #0
 800446e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e02e      	b.n	80044d4 <I2C_IsAcknowledgeFailed+0xe0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	699b      	ldr	r3, [r3, #24]
 800447c:	f003 0320 	and.w	r3, r3, #32
 8004480:	2b20      	cmp	r3, #32
 8004482:	d1d5      	bne.n	8004430 <I2C_IsAcknowledgeFailed+0x3c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	2210      	movs	r2, #16
 800448a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	2220      	movs	r2, #32
 8004492:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004494:	68f8      	ldr	r0, [r7, #12]
 8004496:	f7ff fecd 	bl	8004234 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	6859      	ldr	r1, [r3, #4]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	4b0d      	ldr	r3, [pc, #52]	; (80044dc <I2C_IsAcknowledgeFailed+0xe8>)
 80044a6:	400b      	ands	r3, r1
 80044a8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ae:	f043 0204 	orr.w	r2, r3, #4
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2220      	movs	r2, #32
 80044ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2200      	movs	r2, #0
 80044c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e000      	b.n	80044d4 <I2C_IsAcknowledgeFailed+0xe0>
  }
  return HAL_OK;
 80044d2:	2300      	movs	r3, #0
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	3710      	adds	r7, #16
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}
 80044dc:	fe00e800 	.word	0xfe00e800

080044e0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b085      	sub	sp, #20
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	60f8      	str	r0, [r7, #12]
 80044e8:	607b      	str	r3, [r7, #4]
 80044ea:	460b      	mov	r3, r1
 80044ec:	817b      	strh	r3, [r7, #10]
 80044ee:	4613      	mov	r3, r2
 80044f0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	685a      	ldr	r2, [r3, #4]
 80044f8:	69bb      	ldr	r3, [r7, #24]
 80044fa:	0d5b      	lsrs	r3, r3, #21
 80044fc:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004500:	4b0d      	ldr	r3, [pc, #52]	; (8004538 <I2C_TransferConfig+0x58>)
 8004502:	430b      	orrs	r3, r1
 8004504:	43db      	mvns	r3, r3
 8004506:	ea02 0103 	and.w	r1, r2, r3
 800450a:	897b      	ldrh	r3, [r7, #10]
 800450c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004510:	7a7b      	ldrb	r3, [r7, #9]
 8004512:	041b      	lsls	r3, r3, #16
 8004514:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004518:	431a      	orrs	r2, r3
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	431a      	orrs	r2, r3
 800451e:	69bb      	ldr	r3, [r7, #24]
 8004520:	431a      	orrs	r2, r3
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	430a      	orrs	r2, r1
 8004528:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 800452a:	bf00      	nop
 800452c:	3714      	adds	r7, #20
 800452e:	46bd      	mov	sp, r7
 8004530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004534:	4770      	bx	lr
 8004536:	bf00      	nop
 8004538:	03ff63ff 	.word	0x03ff63ff

0800453c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800453c:	b480      	push	{r7}
 800453e:	b083      	sub	sp, #12
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
 8004544:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800454c:	b2db      	uxtb	r3, r3
 800454e:	2b20      	cmp	r3, #32
 8004550:	d138      	bne.n	80045c4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004558:	2b01      	cmp	r3, #1
 800455a:	d101      	bne.n	8004560 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800455c:	2302      	movs	r3, #2
 800455e:	e032      	b.n	80045c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2201      	movs	r2, #1
 8004564:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2224      	movs	r2, #36	; 0x24
 800456c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681a      	ldr	r2, [r3, #0]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f022 0201 	bic.w	r2, r2, #1
 800457e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800458e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	6819      	ldr	r1, [r3, #0]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	683a      	ldr	r2, [r7, #0]
 800459c:	430a      	orrs	r2, r1
 800459e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f042 0201 	orr.w	r2, r2, #1
 80045ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2220      	movs	r2, #32
 80045b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2200      	movs	r2, #0
 80045bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80045c0:	2300      	movs	r3, #0
 80045c2:	e000      	b.n	80045c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80045c4:	2302      	movs	r3, #2
  }
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	370c      	adds	r7, #12
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr

080045d2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80045d2:	b480      	push	{r7}
 80045d4:	b085      	sub	sp, #20
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	6078      	str	r0, [r7, #4]
 80045da:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	2b20      	cmp	r3, #32
 80045e6:	d139      	bne.n	800465c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d101      	bne.n	80045f6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80045f2:	2302      	movs	r3, #2
 80045f4:	e033      	b.n	800465e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2201      	movs	r2, #1
 80045fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2224      	movs	r2, #36	; 0x24
 8004602:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f022 0201 	bic.w	r2, r2, #1
 8004614:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004624:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	021b      	lsls	r3, r3, #8
 800462a:	68fa      	ldr	r2, [r7, #12]
 800462c:	4313      	orrs	r3, r2
 800462e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	68fa      	ldr	r2, [r7, #12]
 8004636:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f042 0201 	orr.w	r2, r2, #1
 8004646:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2220      	movs	r2, #32
 800464c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004658:	2300      	movs	r3, #0
 800465a:	e000      	b.n	800465e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800465c:	2302      	movs	r3, #2
  }
}
 800465e:	4618      	mov	r0, r3
 8004660:	3714      	adds	r7, #20
 8004662:	46bd      	mov	sp, r7
 8004664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004668:	4770      	bx	lr
	...

0800466c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8004672:	af00      	add	r7, sp, #0
 8004674:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004678:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800467c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800467e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004682:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d102      	bne.n	8004692 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800468c:	2301      	movs	r3, #1
 800468e:	f001 b83a 	b.w	8005706 <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004692:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004696:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 0301 	and.w	r3, r3, #1
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	f000 816f 	beq.w	8004986 <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80046a8:	4bb5      	ldr	r3, [pc, #724]	; (8004980 <HAL_RCC_OscConfig+0x314>)
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	f003 030c 	and.w	r3, r3, #12
 80046b0:	2b04      	cmp	r3, #4
 80046b2:	d00c      	beq.n	80046ce <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80046b4:	4bb2      	ldr	r3, [pc, #712]	; (8004980 <HAL_RCC_OscConfig+0x314>)
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	f003 030c 	and.w	r3, r3, #12
 80046bc:	2b08      	cmp	r3, #8
 80046be:	d15c      	bne.n	800477a <HAL_RCC_OscConfig+0x10e>
 80046c0:	4baf      	ldr	r3, [pc, #700]	; (8004980 <HAL_RCC_OscConfig+0x314>)
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80046c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046cc:	d155      	bne.n	800477a <HAL_RCC_OscConfig+0x10e>
 80046ce:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80046d2:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046d6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80046da:	fa93 f3a3 	rbit	r3, r3
 80046de:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80046e2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046e6:	fab3 f383 	clz	r3, r3
 80046ea:	b2db      	uxtb	r3, r3
 80046ec:	095b      	lsrs	r3, r3, #5
 80046ee:	b2db      	uxtb	r3, r3
 80046f0:	f043 0301 	orr.w	r3, r3, #1
 80046f4:	b2db      	uxtb	r3, r3
 80046f6:	2b01      	cmp	r3, #1
 80046f8:	d102      	bne.n	8004700 <HAL_RCC_OscConfig+0x94>
 80046fa:	4ba1      	ldr	r3, [pc, #644]	; (8004980 <HAL_RCC_OscConfig+0x314>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	e015      	b.n	800472c <HAL_RCC_OscConfig+0xc0>
 8004700:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004704:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004708:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 800470c:	fa93 f3a3 	rbit	r3, r3
 8004710:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8004714:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004718:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800471c:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8004720:	fa93 f3a3 	rbit	r3, r3
 8004724:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004728:	4b95      	ldr	r3, [pc, #596]	; (8004980 <HAL_RCC_OscConfig+0x314>)
 800472a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800472c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004730:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8004734:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8004738:	fa92 f2a2 	rbit	r2, r2
 800473c:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8004740:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004744:	fab2 f282 	clz	r2, r2
 8004748:	b2d2      	uxtb	r2, r2
 800474a:	f042 0220 	orr.w	r2, r2, #32
 800474e:	b2d2      	uxtb	r2, r2
 8004750:	f002 021f 	and.w	r2, r2, #31
 8004754:	2101      	movs	r1, #1
 8004756:	fa01 f202 	lsl.w	r2, r1, r2
 800475a:	4013      	ands	r3, r2
 800475c:	2b00      	cmp	r3, #0
 800475e:	f000 8111 	beq.w	8004984 <HAL_RCC_OscConfig+0x318>
 8004762:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004766:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	2b00      	cmp	r3, #0
 8004770:	f040 8108 	bne.w	8004984 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8004774:	2301      	movs	r3, #1
 8004776:	f000 bfc6 	b.w	8005706 <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800477a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800477e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800478a:	d106      	bne.n	800479a <HAL_RCC_OscConfig+0x12e>
 800478c:	4b7c      	ldr	r3, [pc, #496]	; (8004980 <HAL_RCC_OscConfig+0x314>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a7b      	ldr	r2, [pc, #492]	; (8004980 <HAL_RCC_OscConfig+0x314>)
 8004792:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004796:	6013      	str	r3, [r2, #0]
 8004798:	e036      	b.n	8004808 <HAL_RCC_OscConfig+0x19c>
 800479a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800479e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d10c      	bne.n	80047c4 <HAL_RCC_OscConfig+0x158>
 80047aa:	4b75      	ldr	r3, [pc, #468]	; (8004980 <HAL_RCC_OscConfig+0x314>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a74      	ldr	r2, [pc, #464]	; (8004980 <HAL_RCC_OscConfig+0x314>)
 80047b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047b4:	6013      	str	r3, [r2, #0]
 80047b6:	4b72      	ldr	r3, [pc, #456]	; (8004980 <HAL_RCC_OscConfig+0x314>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a71      	ldr	r2, [pc, #452]	; (8004980 <HAL_RCC_OscConfig+0x314>)
 80047bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047c0:	6013      	str	r3, [r2, #0]
 80047c2:	e021      	b.n	8004808 <HAL_RCC_OscConfig+0x19c>
 80047c4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80047c8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80047d4:	d10c      	bne.n	80047f0 <HAL_RCC_OscConfig+0x184>
 80047d6:	4b6a      	ldr	r3, [pc, #424]	; (8004980 <HAL_RCC_OscConfig+0x314>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a69      	ldr	r2, [pc, #420]	; (8004980 <HAL_RCC_OscConfig+0x314>)
 80047dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047e0:	6013      	str	r3, [r2, #0]
 80047e2:	4b67      	ldr	r3, [pc, #412]	; (8004980 <HAL_RCC_OscConfig+0x314>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a66      	ldr	r2, [pc, #408]	; (8004980 <HAL_RCC_OscConfig+0x314>)
 80047e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047ec:	6013      	str	r3, [r2, #0]
 80047ee:	e00b      	b.n	8004808 <HAL_RCC_OscConfig+0x19c>
 80047f0:	4b63      	ldr	r3, [pc, #396]	; (8004980 <HAL_RCC_OscConfig+0x314>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a62      	ldr	r2, [pc, #392]	; (8004980 <HAL_RCC_OscConfig+0x314>)
 80047f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047fa:	6013      	str	r3, [r2, #0]
 80047fc:	4b60      	ldr	r3, [pc, #384]	; (8004980 <HAL_RCC_OscConfig+0x314>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a5f      	ldr	r2, [pc, #380]	; (8004980 <HAL_RCC_OscConfig+0x314>)
 8004802:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004806:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004808:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800480c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d059      	beq.n	80048cc <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004818:	f7fd ff0e 	bl	8002638 <HAL_GetTick>
 800481c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004820:	e00a      	b.n	8004838 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004822:	f7fd ff09 	bl	8002638 <HAL_GetTick>
 8004826:	4602      	mov	r2, r0
 8004828:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	2b64      	cmp	r3, #100	; 0x64
 8004830:	d902      	bls.n	8004838 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8004832:	2303      	movs	r3, #3
 8004834:	f000 bf67 	b.w	8005706 <HAL_RCC_OscConfig+0x109a>
 8004838:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800483c:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004840:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8004844:	fa93 f3a3 	rbit	r3, r3
 8004848:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 800484c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004850:	fab3 f383 	clz	r3, r3
 8004854:	b2db      	uxtb	r3, r3
 8004856:	095b      	lsrs	r3, r3, #5
 8004858:	b2db      	uxtb	r3, r3
 800485a:	f043 0301 	orr.w	r3, r3, #1
 800485e:	b2db      	uxtb	r3, r3
 8004860:	2b01      	cmp	r3, #1
 8004862:	d102      	bne.n	800486a <HAL_RCC_OscConfig+0x1fe>
 8004864:	4b46      	ldr	r3, [pc, #280]	; (8004980 <HAL_RCC_OscConfig+0x314>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	e015      	b.n	8004896 <HAL_RCC_OscConfig+0x22a>
 800486a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800486e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004872:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8004876:	fa93 f3a3 	rbit	r3, r3
 800487a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 800487e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004882:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004886:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800488a:	fa93 f3a3 	rbit	r3, r3
 800488e:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004892:	4b3b      	ldr	r3, [pc, #236]	; (8004980 <HAL_RCC_OscConfig+0x314>)
 8004894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004896:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800489a:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 800489e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80048a2:	fa92 f2a2 	rbit	r2, r2
 80048a6:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 80048aa:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80048ae:	fab2 f282 	clz	r2, r2
 80048b2:	b2d2      	uxtb	r2, r2
 80048b4:	f042 0220 	orr.w	r2, r2, #32
 80048b8:	b2d2      	uxtb	r2, r2
 80048ba:	f002 021f 	and.w	r2, r2, #31
 80048be:	2101      	movs	r1, #1
 80048c0:	fa01 f202 	lsl.w	r2, r1, r2
 80048c4:	4013      	ands	r3, r2
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d0ab      	beq.n	8004822 <HAL_RCC_OscConfig+0x1b6>
 80048ca:	e05c      	b.n	8004986 <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048cc:	f7fd feb4 	bl	8002638 <HAL_GetTick>
 80048d0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048d4:	e00a      	b.n	80048ec <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048d6:	f7fd feaf 	bl	8002638 <HAL_GetTick>
 80048da:	4602      	mov	r2, r0
 80048dc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	2b64      	cmp	r3, #100	; 0x64
 80048e4:	d902      	bls.n	80048ec <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	f000 bf0d 	b.w	8005706 <HAL_RCC_OscConfig+0x109a>
 80048ec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80048f0:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048f4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80048f8:	fa93 f3a3 	rbit	r3, r3
 80048fc:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8004900:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004904:	fab3 f383 	clz	r3, r3
 8004908:	b2db      	uxtb	r3, r3
 800490a:	095b      	lsrs	r3, r3, #5
 800490c:	b2db      	uxtb	r3, r3
 800490e:	f043 0301 	orr.w	r3, r3, #1
 8004912:	b2db      	uxtb	r3, r3
 8004914:	2b01      	cmp	r3, #1
 8004916:	d102      	bne.n	800491e <HAL_RCC_OscConfig+0x2b2>
 8004918:	4b19      	ldr	r3, [pc, #100]	; (8004980 <HAL_RCC_OscConfig+0x314>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	e015      	b.n	800494a <HAL_RCC_OscConfig+0x2de>
 800491e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004922:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004926:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800492a:	fa93 f3a3 	rbit	r3, r3
 800492e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8004932:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004936:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800493a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800493e:	fa93 f3a3 	rbit	r3, r3
 8004942:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004946:	4b0e      	ldr	r3, [pc, #56]	; (8004980 <HAL_RCC_OscConfig+0x314>)
 8004948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800494a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800494e:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8004952:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8004956:	fa92 f2a2 	rbit	r2, r2
 800495a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 800495e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004962:	fab2 f282 	clz	r2, r2
 8004966:	b2d2      	uxtb	r2, r2
 8004968:	f042 0220 	orr.w	r2, r2, #32
 800496c:	b2d2      	uxtb	r2, r2
 800496e:	f002 021f 	and.w	r2, r2, #31
 8004972:	2101      	movs	r1, #1
 8004974:	fa01 f202 	lsl.w	r2, r1, r2
 8004978:	4013      	ands	r3, r2
 800497a:	2b00      	cmp	r3, #0
 800497c:	d1ab      	bne.n	80048d6 <HAL_RCC_OscConfig+0x26a>
 800497e:	e002      	b.n	8004986 <HAL_RCC_OscConfig+0x31a>
 8004980:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004984:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004986:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800498a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f003 0302 	and.w	r3, r3, #2
 8004996:	2b00      	cmp	r3, #0
 8004998:	f000 817f 	beq.w	8004c9a <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800499c:	4ba7      	ldr	r3, [pc, #668]	; (8004c3c <HAL_RCC_OscConfig+0x5d0>)
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	f003 030c 	and.w	r3, r3, #12
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d00c      	beq.n	80049c2 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80049a8:	4ba4      	ldr	r3, [pc, #656]	; (8004c3c <HAL_RCC_OscConfig+0x5d0>)
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	f003 030c 	and.w	r3, r3, #12
 80049b0:	2b08      	cmp	r3, #8
 80049b2:	d173      	bne.n	8004a9c <HAL_RCC_OscConfig+0x430>
 80049b4:	4ba1      	ldr	r3, [pc, #644]	; (8004c3c <HAL_RCC_OscConfig+0x5d0>)
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80049bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049c0:	d16c      	bne.n	8004a9c <HAL_RCC_OscConfig+0x430>
 80049c2:	2302      	movs	r3, #2
 80049c4:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049c8:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 80049cc:	fa93 f3a3 	rbit	r3, r3
 80049d0:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 80049d4:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049d8:	fab3 f383 	clz	r3, r3
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	095b      	lsrs	r3, r3, #5
 80049e0:	b2db      	uxtb	r3, r3
 80049e2:	f043 0301 	orr.w	r3, r3, #1
 80049e6:	b2db      	uxtb	r3, r3
 80049e8:	2b01      	cmp	r3, #1
 80049ea:	d102      	bne.n	80049f2 <HAL_RCC_OscConfig+0x386>
 80049ec:	4b93      	ldr	r3, [pc, #588]	; (8004c3c <HAL_RCC_OscConfig+0x5d0>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	e013      	b.n	8004a1a <HAL_RCC_OscConfig+0x3ae>
 80049f2:	2302      	movs	r3, #2
 80049f4:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049f8:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80049fc:	fa93 f3a3 	rbit	r3, r3
 8004a00:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8004a04:	2302      	movs	r3, #2
 8004a06:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004a0a:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8004a0e:	fa93 f3a3 	rbit	r3, r3
 8004a12:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004a16:	4b89      	ldr	r3, [pc, #548]	; (8004c3c <HAL_RCC_OscConfig+0x5d0>)
 8004a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a1a:	2202      	movs	r2, #2
 8004a1c:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8004a20:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8004a24:	fa92 f2a2 	rbit	r2, r2
 8004a28:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8004a2c:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004a30:	fab2 f282 	clz	r2, r2
 8004a34:	b2d2      	uxtb	r2, r2
 8004a36:	f042 0220 	orr.w	r2, r2, #32
 8004a3a:	b2d2      	uxtb	r2, r2
 8004a3c:	f002 021f 	and.w	r2, r2, #31
 8004a40:	2101      	movs	r1, #1
 8004a42:	fa01 f202 	lsl.w	r2, r1, r2
 8004a46:	4013      	ands	r3, r2
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d00a      	beq.n	8004a62 <HAL_RCC_OscConfig+0x3f6>
 8004a4c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004a50:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	68db      	ldr	r3, [r3, #12]
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d002      	beq.n	8004a62 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	f000 be52 	b.w	8005706 <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a62:	4b76      	ldr	r3, [pc, #472]	; (8004c3c <HAL_RCC_OscConfig+0x5d0>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a6a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004a6e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	691b      	ldr	r3, [r3, #16]
 8004a76:	21f8      	movs	r1, #248	; 0xf8
 8004a78:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a7c:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8004a80:	fa91 f1a1 	rbit	r1, r1
 8004a84:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8004a88:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004a8c:	fab1 f181 	clz	r1, r1
 8004a90:	b2c9      	uxtb	r1, r1
 8004a92:	408b      	lsls	r3, r1
 8004a94:	4969      	ldr	r1, [pc, #420]	; (8004c3c <HAL_RCC_OscConfig+0x5d0>)
 8004a96:	4313      	orrs	r3, r2
 8004a98:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a9a:	e0fe      	b.n	8004c9a <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a9c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004aa0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	68db      	ldr	r3, [r3, #12]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	f000 8088 	beq.w	8004bbe <HAL_RCC_OscConfig+0x552>
 8004aae:	2301      	movs	r3, #1
 8004ab0:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ab4:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8004ab8:	fa93 f3a3 	rbit	r3, r3
 8004abc:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8004ac0:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ac4:	fab3 f383 	clz	r3, r3
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004ace:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	461a      	mov	r2, r3
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ada:	f7fd fdad 	bl	8002638 <HAL_GetTick>
 8004ade:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ae2:	e00a      	b.n	8004afa <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004ae4:	f7fd fda8 	bl	8002638 <HAL_GetTick>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004aee:	1ad3      	subs	r3, r2, r3
 8004af0:	2b02      	cmp	r3, #2
 8004af2:	d902      	bls.n	8004afa <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004af4:	2303      	movs	r3, #3
 8004af6:	f000 be06 	b.w	8005706 <HAL_RCC_OscConfig+0x109a>
 8004afa:	2302      	movs	r3, #2
 8004afc:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b00:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8004b04:	fa93 f3a3 	rbit	r3, r3
 8004b08:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8004b0c:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b10:	fab3 f383 	clz	r3, r3
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	095b      	lsrs	r3, r3, #5
 8004b18:	b2db      	uxtb	r3, r3
 8004b1a:	f043 0301 	orr.w	r3, r3, #1
 8004b1e:	b2db      	uxtb	r3, r3
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	d102      	bne.n	8004b2a <HAL_RCC_OscConfig+0x4be>
 8004b24:	4b45      	ldr	r3, [pc, #276]	; (8004c3c <HAL_RCC_OscConfig+0x5d0>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	e013      	b.n	8004b52 <HAL_RCC_OscConfig+0x4e6>
 8004b2a:	2302      	movs	r3, #2
 8004b2c:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b30:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8004b34:	fa93 f3a3 	rbit	r3, r3
 8004b38:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8004b3c:	2302      	movs	r3, #2
 8004b3e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004b42:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8004b46:	fa93 f3a3 	rbit	r3, r3
 8004b4a:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004b4e:	4b3b      	ldr	r3, [pc, #236]	; (8004c3c <HAL_RCC_OscConfig+0x5d0>)
 8004b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b52:	2202      	movs	r2, #2
 8004b54:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8004b58:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8004b5c:	fa92 f2a2 	rbit	r2, r2
 8004b60:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8004b64:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004b68:	fab2 f282 	clz	r2, r2
 8004b6c:	b2d2      	uxtb	r2, r2
 8004b6e:	f042 0220 	orr.w	r2, r2, #32
 8004b72:	b2d2      	uxtb	r2, r2
 8004b74:	f002 021f 	and.w	r2, r2, #31
 8004b78:	2101      	movs	r1, #1
 8004b7a:	fa01 f202 	lsl.w	r2, r1, r2
 8004b7e:	4013      	ands	r3, r2
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d0af      	beq.n	8004ae4 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b84:	4b2d      	ldr	r3, [pc, #180]	; (8004c3c <HAL_RCC_OscConfig+0x5d0>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b8c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004b90:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	691b      	ldr	r3, [r3, #16]
 8004b98:	21f8      	movs	r1, #248	; 0xf8
 8004b9a:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b9e:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8004ba2:	fa91 f1a1 	rbit	r1, r1
 8004ba6:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8004baa:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004bae:	fab1 f181 	clz	r1, r1
 8004bb2:	b2c9      	uxtb	r1, r1
 8004bb4:	408b      	lsls	r3, r1
 8004bb6:	4921      	ldr	r1, [pc, #132]	; (8004c3c <HAL_RCC_OscConfig+0x5d0>)
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	600b      	str	r3, [r1, #0]
 8004bbc:	e06d      	b.n	8004c9a <HAL_RCC_OscConfig+0x62e>
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bc4:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8004bc8:	fa93 f3a3 	rbit	r3, r3
 8004bcc:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8004bd0:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004bd4:	fab3 f383 	clz	r3, r3
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004bde:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004be2:	009b      	lsls	r3, r3, #2
 8004be4:	461a      	mov	r2, r3
 8004be6:	2300      	movs	r3, #0
 8004be8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bea:	f7fd fd25 	bl	8002638 <HAL_GetTick>
 8004bee:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bf2:	e00a      	b.n	8004c0a <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004bf4:	f7fd fd20 	bl	8002638 <HAL_GetTick>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004bfe:	1ad3      	subs	r3, r2, r3
 8004c00:	2b02      	cmp	r3, #2
 8004c02:	d902      	bls.n	8004c0a <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8004c04:	2303      	movs	r3, #3
 8004c06:	f000 bd7e 	b.w	8005706 <HAL_RCC_OscConfig+0x109a>
 8004c0a:	2302      	movs	r3, #2
 8004c0c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c10:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8004c14:	fa93 f3a3 	rbit	r3, r3
 8004c18:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8004c1c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c20:	fab3 f383 	clz	r3, r3
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	095b      	lsrs	r3, r3, #5
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	f043 0301 	orr.w	r3, r3, #1
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d105      	bne.n	8004c40 <HAL_RCC_OscConfig+0x5d4>
 8004c34:	4b01      	ldr	r3, [pc, #4]	; (8004c3c <HAL_RCC_OscConfig+0x5d0>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	e016      	b.n	8004c68 <HAL_RCC_OscConfig+0x5fc>
 8004c3a:	bf00      	nop
 8004c3c:	40021000 	.word	0x40021000
 8004c40:	2302      	movs	r3, #2
 8004c42:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c46:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004c4a:	fa93 f3a3 	rbit	r3, r3
 8004c4e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8004c52:	2302      	movs	r3, #2
 8004c54:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004c58:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8004c5c:	fa93 f3a3 	rbit	r3, r3
 8004c60:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004c64:	4bbf      	ldr	r3, [pc, #764]	; (8004f64 <HAL_RCC_OscConfig+0x8f8>)
 8004c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c68:	2202      	movs	r2, #2
 8004c6a:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8004c6e:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8004c72:	fa92 f2a2 	rbit	r2, r2
 8004c76:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8004c7a:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004c7e:	fab2 f282 	clz	r2, r2
 8004c82:	b2d2      	uxtb	r2, r2
 8004c84:	f042 0220 	orr.w	r2, r2, #32
 8004c88:	b2d2      	uxtb	r2, r2
 8004c8a:	f002 021f 	and.w	r2, r2, #31
 8004c8e:	2101      	movs	r1, #1
 8004c90:	fa01 f202 	lsl.w	r2, r1, r2
 8004c94:	4013      	ands	r3, r2
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d1ac      	bne.n	8004bf4 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c9a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004c9e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 0308 	and.w	r3, r3, #8
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	f000 8113 	beq.w	8004ed6 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004cb0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004cb4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	695b      	ldr	r3, [r3, #20]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d07c      	beq.n	8004dba <HAL_RCC_OscConfig+0x74e>
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004cca:	fa93 f3a3 	rbit	r3, r3
 8004cce:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8004cd2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004cd6:	fab3 f383 	clz	r3, r3
 8004cda:	b2db      	uxtb	r3, r3
 8004cdc:	461a      	mov	r2, r3
 8004cde:	4ba2      	ldr	r3, [pc, #648]	; (8004f68 <HAL_RCC_OscConfig+0x8fc>)
 8004ce0:	4413      	add	r3, r2
 8004ce2:	009b      	lsls	r3, r3, #2
 8004ce4:	461a      	mov	r2, r3
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cea:	f7fd fca5 	bl	8002638 <HAL_GetTick>
 8004cee:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cf2:	e00a      	b.n	8004d0a <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004cf4:	f7fd fca0 	bl	8002638 <HAL_GetTick>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004cfe:	1ad3      	subs	r3, r2, r3
 8004d00:	2b02      	cmp	r3, #2
 8004d02:	d902      	bls.n	8004d0a <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8004d04:	2303      	movs	r3, #3
 8004d06:	f000 bcfe 	b.w	8005706 <HAL_RCC_OscConfig+0x109a>
 8004d0a:	2302      	movs	r3, #2
 8004d0c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d10:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004d14:	fa93 f2a3 	rbit	r2, r3
 8004d18:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004d1c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004d20:	601a      	str	r2, [r3, #0]
 8004d22:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004d26:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004d2a:	2202      	movs	r2, #2
 8004d2c:	601a      	str	r2, [r3, #0]
 8004d2e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004d32:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	fa93 f2a3 	rbit	r2, r3
 8004d3c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004d40:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004d44:	601a      	str	r2, [r3, #0]
 8004d46:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004d4a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8004d4e:	2202      	movs	r2, #2
 8004d50:	601a      	str	r2, [r3, #0]
 8004d52:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004d56:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	fa93 f2a3 	rbit	r2, r3
 8004d60:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004d64:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004d68:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d6a:	4b7e      	ldr	r3, [pc, #504]	; (8004f64 <HAL_RCC_OscConfig+0x8f8>)
 8004d6c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d6e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004d72:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004d76:	2102      	movs	r1, #2
 8004d78:	6019      	str	r1, [r3, #0]
 8004d7a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004d7e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	fa93 f1a3 	rbit	r1, r3
 8004d88:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004d8c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004d90:	6019      	str	r1, [r3, #0]
  return result;
 8004d92:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004d96:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	fab3 f383 	clz	r3, r3
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004da6:	b2db      	uxtb	r3, r3
 8004da8:	f003 031f 	and.w	r3, r3, #31
 8004dac:	2101      	movs	r1, #1
 8004dae:	fa01 f303 	lsl.w	r3, r1, r3
 8004db2:	4013      	ands	r3, r2
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d09d      	beq.n	8004cf4 <HAL_RCC_OscConfig+0x688>
 8004db8:	e08d      	b.n	8004ed6 <HAL_RCC_OscConfig+0x86a>
 8004dba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004dbe:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dc6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004dca:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	fa93 f2a3 	rbit	r2, r3
 8004dd4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004dd8:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004ddc:	601a      	str	r2, [r3, #0]
  return result;
 8004dde:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004de2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004de6:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004de8:	fab3 f383 	clz	r3, r3
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	461a      	mov	r2, r3
 8004df0:	4b5d      	ldr	r3, [pc, #372]	; (8004f68 <HAL_RCC_OscConfig+0x8fc>)
 8004df2:	4413      	add	r3, r2
 8004df4:	009b      	lsls	r3, r3, #2
 8004df6:	461a      	mov	r2, r3
 8004df8:	2300      	movs	r3, #0
 8004dfa:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dfc:	f7fd fc1c 	bl	8002638 <HAL_GetTick>
 8004e00:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e04:	e00a      	b.n	8004e1c <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e06:	f7fd fc17 	bl	8002638 <HAL_GetTick>
 8004e0a:	4602      	mov	r2, r0
 8004e0c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004e10:	1ad3      	subs	r3, r2, r3
 8004e12:	2b02      	cmp	r3, #2
 8004e14:	d902      	bls.n	8004e1c <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8004e16:	2303      	movs	r3, #3
 8004e18:	f000 bc75 	b.w	8005706 <HAL_RCC_OscConfig+0x109a>
 8004e1c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e20:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8004e24:	2202      	movs	r2, #2
 8004e26:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e28:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e2c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	fa93 f2a3 	rbit	r2, r3
 8004e36:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e3a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004e3e:	601a      	str	r2, [r3, #0]
 8004e40:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e44:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8004e48:	2202      	movs	r2, #2
 8004e4a:	601a      	str	r2, [r3, #0]
 8004e4c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e50:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	fa93 f2a3 	rbit	r2, r3
 8004e5a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e5e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004e62:	601a      	str	r2, [r3, #0]
 8004e64:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e68:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8004e6c:	2202      	movs	r2, #2
 8004e6e:	601a      	str	r2, [r3, #0]
 8004e70:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e74:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	fa93 f2a3 	rbit	r2, r3
 8004e7e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e82:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004e86:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e88:	4b36      	ldr	r3, [pc, #216]	; (8004f64 <HAL_RCC_OscConfig+0x8f8>)
 8004e8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004e8c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e90:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004e94:	2102      	movs	r1, #2
 8004e96:	6019      	str	r1, [r3, #0]
 8004e98:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004e9c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	fa93 f1a3 	rbit	r1, r3
 8004ea6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004eaa:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004eae:	6019      	str	r1, [r3, #0]
  return result;
 8004eb0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004eb4:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	fab3 f383 	clz	r3, r3
 8004ebe:	b2db      	uxtb	r3, r3
 8004ec0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	f003 031f 	and.w	r3, r3, #31
 8004eca:	2101      	movs	r1, #1
 8004ecc:	fa01 f303 	lsl.w	r3, r1, r3
 8004ed0:	4013      	ands	r3, r2
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d197      	bne.n	8004e06 <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ed6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004eda:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f003 0304 	and.w	r3, r3, #4
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	f000 81a5 	beq.w	8005236 <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004eec:	2300      	movs	r3, #0
 8004eee:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ef2:	4b1c      	ldr	r3, [pc, #112]	; (8004f64 <HAL_RCC_OscConfig+0x8f8>)
 8004ef4:	69db      	ldr	r3, [r3, #28]
 8004ef6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d116      	bne.n	8004f2c <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004efe:	4b19      	ldr	r3, [pc, #100]	; (8004f64 <HAL_RCC_OscConfig+0x8f8>)
 8004f00:	69db      	ldr	r3, [r3, #28]
 8004f02:	4a18      	ldr	r2, [pc, #96]	; (8004f64 <HAL_RCC_OscConfig+0x8f8>)
 8004f04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f08:	61d3      	str	r3, [r2, #28]
 8004f0a:	4b16      	ldr	r3, [pc, #88]	; (8004f64 <HAL_RCC_OscConfig+0x8f8>)
 8004f0c:	69db      	ldr	r3, [r3, #28]
 8004f0e:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004f12:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004f16:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f1a:	601a      	str	r2, [r3, #0]
 8004f1c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004f20:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f24:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004f26:	2301      	movs	r3, #1
 8004f28:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f2c:	4b0f      	ldr	r3, [pc, #60]	; (8004f6c <HAL_RCC_OscConfig+0x900>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d121      	bne.n	8004f7c <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f38:	4b0c      	ldr	r3, [pc, #48]	; (8004f6c <HAL_RCC_OscConfig+0x900>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a0b      	ldr	r2, [pc, #44]	; (8004f6c <HAL_RCC_OscConfig+0x900>)
 8004f3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f42:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f44:	f7fd fb78 	bl	8002638 <HAL_GetTick>
 8004f48:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f4c:	e010      	b.n	8004f70 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f4e:	f7fd fb73 	bl	8002638 <HAL_GetTick>
 8004f52:	4602      	mov	r2, r0
 8004f54:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	2b64      	cmp	r3, #100	; 0x64
 8004f5c:	d908      	bls.n	8004f70 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	e3d1      	b.n	8005706 <HAL_RCC_OscConfig+0x109a>
 8004f62:	bf00      	nop
 8004f64:	40021000 	.word	0x40021000
 8004f68:	10908120 	.word	0x10908120
 8004f6c:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f70:	4b8d      	ldr	r3, [pc, #564]	; (80051a8 <HAL_RCC_OscConfig+0xb3c>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d0e8      	beq.n	8004f4e <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f7c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004f80:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d106      	bne.n	8004f9a <HAL_RCC_OscConfig+0x92e>
 8004f8c:	4b87      	ldr	r3, [pc, #540]	; (80051ac <HAL_RCC_OscConfig+0xb40>)
 8004f8e:	6a1b      	ldr	r3, [r3, #32]
 8004f90:	4a86      	ldr	r2, [pc, #536]	; (80051ac <HAL_RCC_OscConfig+0xb40>)
 8004f92:	f043 0301 	orr.w	r3, r3, #1
 8004f96:	6213      	str	r3, [r2, #32]
 8004f98:	e035      	b.n	8005006 <HAL_RCC_OscConfig+0x99a>
 8004f9a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004f9e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d10c      	bne.n	8004fc4 <HAL_RCC_OscConfig+0x958>
 8004faa:	4b80      	ldr	r3, [pc, #512]	; (80051ac <HAL_RCC_OscConfig+0xb40>)
 8004fac:	6a1b      	ldr	r3, [r3, #32]
 8004fae:	4a7f      	ldr	r2, [pc, #508]	; (80051ac <HAL_RCC_OscConfig+0xb40>)
 8004fb0:	f023 0301 	bic.w	r3, r3, #1
 8004fb4:	6213      	str	r3, [r2, #32]
 8004fb6:	4b7d      	ldr	r3, [pc, #500]	; (80051ac <HAL_RCC_OscConfig+0xb40>)
 8004fb8:	6a1b      	ldr	r3, [r3, #32]
 8004fba:	4a7c      	ldr	r2, [pc, #496]	; (80051ac <HAL_RCC_OscConfig+0xb40>)
 8004fbc:	f023 0304 	bic.w	r3, r3, #4
 8004fc0:	6213      	str	r3, [r2, #32]
 8004fc2:	e020      	b.n	8005006 <HAL_RCC_OscConfig+0x99a>
 8004fc4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004fc8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	2b05      	cmp	r3, #5
 8004fd2:	d10c      	bne.n	8004fee <HAL_RCC_OscConfig+0x982>
 8004fd4:	4b75      	ldr	r3, [pc, #468]	; (80051ac <HAL_RCC_OscConfig+0xb40>)
 8004fd6:	6a1b      	ldr	r3, [r3, #32]
 8004fd8:	4a74      	ldr	r2, [pc, #464]	; (80051ac <HAL_RCC_OscConfig+0xb40>)
 8004fda:	f043 0304 	orr.w	r3, r3, #4
 8004fde:	6213      	str	r3, [r2, #32]
 8004fe0:	4b72      	ldr	r3, [pc, #456]	; (80051ac <HAL_RCC_OscConfig+0xb40>)
 8004fe2:	6a1b      	ldr	r3, [r3, #32]
 8004fe4:	4a71      	ldr	r2, [pc, #452]	; (80051ac <HAL_RCC_OscConfig+0xb40>)
 8004fe6:	f043 0301 	orr.w	r3, r3, #1
 8004fea:	6213      	str	r3, [r2, #32]
 8004fec:	e00b      	b.n	8005006 <HAL_RCC_OscConfig+0x99a>
 8004fee:	4b6f      	ldr	r3, [pc, #444]	; (80051ac <HAL_RCC_OscConfig+0xb40>)
 8004ff0:	6a1b      	ldr	r3, [r3, #32]
 8004ff2:	4a6e      	ldr	r2, [pc, #440]	; (80051ac <HAL_RCC_OscConfig+0xb40>)
 8004ff4:	f023 0301 	bic.w	r3, r3, #1
 8004ff8:	6213      	str	r3, [r2, #32]
 8004ffa:	4b6c      	ldr	r3, [pc, #432]	; (80051ac <HAL_RCC_OscConfig+0xb40>)
 8004ffc:	6a1b      	ldr	r3, [r3, #32]
 8004ffe:	4a6b      	ldr	r2, [pc, #428]	; (80051ac <HAL_RCC_OscConfig+0xb40>)
 8005000:	f023 0304 	bic.w	r3, r3, #4
 8005004:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005006:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800500a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	689b      	ldr	r3, [r3, #8]
 8005012:	2b00      	cmp	r3, #0
 8005014:	f000 8081 	beq.w	800511a <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005018:	f7fd fb0e 	bl	8002638 <HAL_GetTick>
 800501c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005020:	e00b      	b.n	800503a <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005022:	f7fd fb09 	bl	8002638 <HAL_GetTick>
 8005026:	4602      	mov	r2, r0
 8005028:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800502c:	1ad3      	subs	r3, r2, r3
 800502e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005032:	4293      	cmp	r3, r2
 8005034:	d901      	bls.n	800503a <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8005036:	2303      	movs	r3, #3
 8005038:	e365      	b.n	8005706 <HAL_RCC_OscConfig+0x109a>
 800503a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800503e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8005042:	2202      	movs	r2, #2
 8005044:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005046:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800504a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	fa93 f2a3 	rbit	r2, r3
 8005054:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005058:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800505c:	601a      	str	r2, [r3, #0]
 800505e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005062:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8005066:	2202      	movs	r2, #2
 8005068:	601a      	str	r2, [r3, #0]
 800506a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800506e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	fa93 f2a3 	rbit	r2, r3
 8005078:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800507c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8005080:	601a      	str	r2, [r3, #0]
  return result;
 8005082:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005086:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800508a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800508c:	fab3 f383 	clz	r3, r3
 8005090:	b2db      	uxtb	r3, r3
 8005092:	095b      	lsrs	r3, r3, #5
 8005094:	b2db      	uxtb	r3, r3
 8005096:	f043 0302 	orr.w	r3, r3, #2
 800509a:	b2db      	uxtb	r3, r3
 800509c:	2b02      	cmp	r3, #2
 800509e:	d102      	bne.n	80050a6 <HAL_RCC_OscConfig+0xa3a>
 80050a0:	4b42      	ldr	r3, [pc, #264]	; (80051ac <HAL_RCC_OscConfig+0xb40>)
 80050a2:	6a1b      	ldr	r3, [r3, #32]
 80050a4:	e013      	b.n	80050ce <HAL_RCC_OscConfig+0xa62>
 80050a6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80050aa:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80050ae:	2202      	movs	r2, #2
 80050b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050b2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80050b6:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	fa93 f2a3 	rbit	r2, r3
 80050c0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80050c4:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 80050c8:	601a      	str	r2, [r3, #0]
 80050ca:	4b38      	ldr	r3, [pc, #224]	; (80051ac <HAL_RCC_OscConfig+0xb40>)
 80050cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ce:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80050d2:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80050d6:	2102      	movs	r1, #2
 80050d8:	6011      	str	r1, [r2, #0]
 80050da:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80050de:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80050e2:	6812      	ldr	r2, [r2, #0]
 80050e4:	fa92 f1a2 	rbit	r1, r2
 80050e8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80050ec:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 80050f0:	6011      	str	r1, [r2, #0]
  return result;
 80050f2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80050f6:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 80050fa:	6812      	ldr	r2, [r2, #0]
 80050fc:	fab2 f282 	clz	r2, r2
 8005100:	b2d2      	uxtb	r2, r2
 8005102:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005106:	b2d2      	uxtb	r2, r2
 8005108:	f002 021f 	and.w	r2, r2, #31
 800510c:	2101      	movs	r1, #1
 800510e:	fa01 f202 	lsl.w	r2, r1, r2
 8005112:	4013      	ands	r3, r2
 8005114:	2b00      	cmp	r3, #0
 8005116:	d084      	beq.n	8005022 <HAL_RCC_OscConfig+0x9b6>
 8005118:	e083      	b.n	8005222 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800511a:	f7fd fa8d 	bl	8002638 <HAL_GetTick>
 800511e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005122:	e00b      	b.n	800513c <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005124:	f7fd fa88 	bl	8002638 <HAL_GetTick>
 8005128:	4602      	mov	r2, r0
 800512a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800512e:	1ad3      	subs	r3, r2, r3
 8005130:	f241 3288 	movw	r2, #5000	; 0x1388
 8005134:	4293      	cmp	r3, r2
 8005136:	d901      	bls.n	800513c <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8005138:	2303      	movs	r3, #3
 800513a:	e2e4      	b.n	8005706 <HAL_RCC_OscConfig+0x109a>
 800513c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005140:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8005144:	2202      	movs	r2, #2
 8005146:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005148:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800514c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	fa93 f2a3 	rbit	r2, r3
 8005156:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800515a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800515e:	601a      	str	r2, [r3, #0]
 8005160:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005164:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005168:	2202      	movs	r2, #2
 800516a:	601a      	str	r2, [r3, #0]
 800516c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005170:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	fa93 f2a3 	rbit	r2, r3
 800517a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800517e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8005182:	601a      	str	r2, [r3, #0]
  return result;
 8005184:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005188:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800518c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800518e:	fab3 f383 	clz	r3, r3
 8005192:	b2db      	uxtb	r3, r3
 8005194:	095b      	lsrs	r3, r3, #5
 8005196:	b2db      	uxtb	r3, r3
 8005198:	f043 0302 	orr.w	r3, r3, #2
 800519c:	b2db      	uxtb	r3, r3
 800519e:	2b02      	cmp	r3, #2
 80051a0:	d106      	bne.n	80051b0 <HAL_RCC_OscConfig+0xb44>
 80051a2:	4b02      	ldr	r3, [pc, #8]	; (80051ac <HAL_RCC_OscConfig+0xb40>)
 80051a4:	6a1b      	ldr	r3, [r3, #32]
 80051a6:	e017      	b.n	80051d8 <HAL_RCC_OscConfig+0xb6c>
 80051a8:	40007000 	.word	0x40007000
 80051ac:	40021000 	.word	0x40021000
 80051b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80051b4:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80051b8:	2202      	movs	r2, #2
 80051ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051bc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80051c0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	fa93 f2a3 	rbit	r2, r3
 80051ca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80051ce:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 80051d2:	601a      	str	r2, [r3, #0]
 80051d4:	4bb3      	ldr	r3, [pc, #716]	; (80054a4 <HAL_RCC_OscConfig+0xe38>)
 80051d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80051dc:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80051e0:	2102      	movs	r1, #2
 80051e2:	6011      	str	r1, [r2, #0]
 80051e4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80051e8:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80051ec:	6812      	ldr	r2, [r2, #0]
 80051ee:	fa92 f1a2 	rbit	r1, r2
 80051f2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80051f6:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 80051fa:	6011      	str	r1, [r2, #0]
  return result;
 80051fc:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005200:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8005204:	6812      	ldr	r2, [r2, #0]
 8005206:	fab2 f282 	clz	r2, r2
 800520a:	b2d2      	uxtb	r2, r2
 800520c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005210:	b2d2      	uxtb	r2, r2
 8005212:	f002 021f 	and.w	r2, r2, #31
 8005216:	2101      	movs	r1, #1
 8005218:	fa01 f202 	lsl.w	r2, r1, r2
 800521c:	4013      	ands	r3, r2
 800521e:	2b00      	cmp	r3, #0
 8005220:	d180      	bne.n	8005124 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005222:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8005226:	2b01      	cmp	r3, #1
 8005228:	d105      	bne.n	8005236 <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800522a:	4b9e      	ldr	r3, [pc, #632]	; (80054a4 <HAL_RCC_OscConfig+0xe38>)
 800522c:	69db      	ldr	r3, [r3, #28]
 800522e:	4a9d      	ldr	r2, [pc, #628]	; (80054a4 <HAL_RCC_OscConfig+0xe38>)
 8005230:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005234:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005236:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800523a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	699b      	ldr	r3, [r3, #24]
 8005242:	2b00      	cmp	r3, #0
 8005244:	f000 825e 	beq.w	8005704 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005248:	4b96      	ldr	r3, [pc, #600]	; (80054a4 <HAL_RCC_OscConfig+0xe38>)
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	f003 030c 	and.w	r3, r3, #12
 8005250:	2b08      	cmp	r3, #8
 8005252:	f000 821f 	beq.w	8005694 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005256:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800525a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	699b      	ldr	r3, [r3, #24]
 8005262:	2b02      	cmp	r3, #2
 8005264:	f040 8170 	bne.w	8005548 <HAL_RCC_OscConfig+0xedc>
 8005268:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800526c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005270:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005274:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005276:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800527a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	fa93 f2a3 	rbit	r2, r3
 8005284:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005288:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800528c:	601a      	str	r2, [r3, #0]
  return result;
 800528e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005292:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005296:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005298:	fab3 f383 	clz	r3, r3
 800529c:	b2db      	uxtb	r3, r3
 800529e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80052a2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	461a      	mov	r2, r3
 80052aa:	2300      	movs	r3, #0
 80052ac:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052ae:	f7fd f9c3 	bl	8002638 <HAL_GetTick>
 80052b2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80052b6:	e009      	b.n	80052cc <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80052b8:	f7fd f9be 	bl	8002638 <HAL_GetTick>
 80052bc:	4602      	mov	r2, r0
 80052be:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80052c2:	1ad3      	subs	r3, r2, r3
 80052c4:	2b02      	cmp	r3, #2
 80052c6:	d901      	bls.n	80052cc <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 80052c8:	2303      	movs	r3, #3
 80052ca:	e21c      	b.n	8005706 <HAL_RCC_OscConfig+0x109a>
 80052cc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80052d0:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80052d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80052d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052da:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80052de:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	fa93 f2a3 	rbit	r2, r3
 80052e8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80052ec:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80052f0:	601a      	str	r2, [r3, #0]
  return result;
 80052f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80052f6:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80052fa:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80052fc:	fab3 f383 	clz	r3, r3
 8005300:	b2db      	uxtb	r3, r3
 8005302:	095b      	lsrs	r3, r3, #5
 8005304:	b2db      	uxtb	r3, r3
 8005306:	f043 0301 	orr.w	r3, r3, #1
 800530a:	b2db      	uxtb	r3, r3
 800530c:	2b01      	cmp	r3, #1
 800530e:	d102      	bne.n	8005316 <HAL_RCC_OscConfig+0xcaa>
 8005310:	4b64      	ldr	r3, [pc, #400]	; (80054a4 <HAL_RCC_OscConfig+0xe38>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	e027      	b.n	8005366 <HAL_RCC_OscConfig+0xcfa>
 8005316:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800531a:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800531e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005322:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005324:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005328:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	fa93 f2a3 	rbit	r2, r3
 8005332:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005336:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800533a:	601a      	str	r2, [r3, #0]
 800533c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005340:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8005344:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005348:	601a      	str	r2, [r3, #0]
 800534a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800534e:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	fa93 f2a3 	rbit	r2, r3
 8005358:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800535c:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8005360:	601a      	str	r2, [r3, #0]
 8005362:	4b50      	ldr	r3, [pc, #320]	; (80054a4 <HAL_RCC_OscConfig+0xe38>)
 8005364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005366:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800536a:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800536e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005372:	6011      	str	r1, [r2, #0]
 8005374:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005378:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800537c:	6812      	ldr	r2, [r2, #0]
 800537e:	fa92 f1a2 	rbit	r1, r2
 8005382:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005386:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 800538a:	6011      	str	r1, [r2, #0]
  return result;
 800538c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005390:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8005394:	6812      	ldr	r2, [r2, #0]
 8005396:	fab2 f282 	clz	r2, r2
 800539a:	b2d2      	uxtb	r2, r2
 800539c:	f042 0220 	orr.w	r2, r2, #32
 80053a0:	b2d2      	uxtb	r2, r2
 80053a2:	f002 021f 	and.w	r2, r2, #31
 80053a6:	2101      	movs	r1, #1
 80053a8:	fa01 f202 	lsl.w	r2, r1, r2
 80053ac:	4013      	ands	r3, r2
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d182      	bne.n	80052b8 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80053b2:	4b3c      	ldr	r3, [pc, #240]	; (80054a4 <HAL_RCC_OscConfig+0xe38>)
 80053b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053b6:	f023 020f 	bic.w	r2, r3, #15
 80053ba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80053be:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053c6:	4937      	ldr	r1, [pc, #220]	; (80054a4 <HAL_RCC_OscConfig+0xe38>)
 80053c8:	4313      	orrs	r3, r2
 80053ca:	62cb      	str	r3, [r1, #44]	; 0x2c
 80053cc:	4b35      	ldr	r3, [pc, #212]	; (80054a4 <HAL_RCC_OscConfig+0xe38>)
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 80053d4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80053d8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	6a19      	ldr	r1, [r3, #32]
 80053e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80053e4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	69db      	ldr	r3, [r3, #28]
 80053ec:	430b      	orrs	r3, r1
 80053ee:	492d      	ldr	r1, [pc, #180]	; (80054a4 <HAL_RCC_OscConfig+0xe38>)
 80053f0:	4313      	orrs	r3, r2
 80053f2:	604b      	str	r3, [r1, #4]
 80053f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80053f8:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80053fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005400:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005402:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005406:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	fa93 f2a3 	rbit	r2, r3
 8005410:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005414:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8005418:	601a      	str	r2, [r3, #0]
  return result;
 800541a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800541e:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8005422:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005424:	fab3 f383 	clz	r3, r3
 8005428:	b2db      	uxtb	r3, r3
 800542a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800542e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005432:	009b      	lsls	r3, r3, #2
 8005434:	461a      	mov	r2, r3
 8005436:	2301      	movs	r3, #1
 8005438:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800543a:	f7fd f8fd 	bl	8002638 <HAL_GetTick>
 800543e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005442:	e009      	b.n	8005458 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005444:	f7fd f8f8 	bl	8002638 <HAL_GetTick>
 8005448:	4602      	mov	r2, r0
 800544a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800544e:	1ad3      	subs	r3, r2, r3
 8005450:	2b02      	cmp	r3, #2
 8005452:	d901      	bls.n	8005458 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8005454:	2303      	movs	r3, #3
 8005456:	e156      	b.n	8005706 <HAL_RCC_OscConfig+0x109a>
 8005458:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800545c:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8005460:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005464:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005466:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800546a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	fa93 f2a3 	rbit	r2, r3
 8005474:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005478:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800547c:	601a      	str	r2, [r3, #0]
  return result;
 800547e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005482:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005486:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005488:	fab3 f383 	clz	r3, r3
 800548c:	b2db      	uxtb	r3, r3
 800548e:	095b      	lsrs	r3, r3, #5
 8005490:	b2db      	uxtb	r3, r3
 8005492:	f043 0301 	orr.w	r3, r3, #1
 8005496:	b2db      	uxtb	r3, r3
 8005498:	2b01      	cmp	r3, #1
 800549a:	d105      	bne.n	80054a8 <HAL_RCC_OscConfig+0xe3c>
 800549c:	4b01      	ldr	r3, [pc, #4]	; (80054a4 <HAL_RCC_OscConfig+0xe38>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	e02a      	b.n	80054f8 <HAL_RCC_OscConfig+0xe8c>
 80054a2:	bf00      	nop
 80054a4:	40021000 	.word	0x40021000
 80054a8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80054ac:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80054b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80054b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054b6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80054ba:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	fa93 f2a3 	rbit	r2, r3
 80054c4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80054c8:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80054cc:	601a      	str	r2, [r3, #0]
 80054ce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80054d2:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80054d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80054da:	601a      	str	r2, [r3, #0]
 80054dc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80054e0:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	fa93 f2a3 	rbit	r2, r3
 80054ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80054ee:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 80054f2:	601a      	str	r2, [r3, #0]
 80054f4:	4b86      	ldr	r3, [pc, #536]	; (8005710 <HAL_RCC_OscConfig+0x10a4>)
 80054f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80054fc:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005500:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005504:	6011      	str	r1, [r2, #0]
 8005506:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800550a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800550e:	6812      	ldr	r2, [r2, #0]
 8005510:	fa92 f1a2 	rbit	r1, r2
 8005514:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005518:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 800551c:	6011      	str	r1, [r2, #0]
  return result;
 800551e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005522:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8005526:	6812      	ldr	r2, [r2, #0]
 8005528:	fab2 f282 	clz	r2, r2
 800552c:	b2d2      	uxtb	r2, r2
 800552e:	f042 0220 	orr.w	r2, r2, #32
 8005532:	b2d2      	uxtb	r2, r2
 8005534:	f002 021f 	and.w	r2, r2, #31
 8005538:	2101      	movs	r1, #1
 800553a:	fa01 f202 	lsl.w	r2, r1, r2
 800553e:	4013      	ands	r3, r2
 8005540:	2b00      	cmp	r3, #0
 8005542:	f43f af7f 	beq.w	8005444 <HAL_RCC_OscConfig+0xdd8>
 8005546:	e0dd      	b.n	8005704 <HAL_RCC_OscConfig+0x1098>
 8005548:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800554c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005550:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005554:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005556:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800555a:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	fa93 f2a3 	rbit	r2, r3
 8005564:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005568:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800556c:	601a      	str	r2, [r3, #0]
  return result;
 800556e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005572:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005576:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005578:	fab3 f383 	clz	r3, r3
 800557c:	b2db      	uxtb	r3, r3
 800557e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005582:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005586:	009b      	lsls	r3, r3, #2
 8005588:	461a      	mov	r2, r3
 800558a:	2300      	movs	r3, #0
 800558c:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800558e:	f7fd f853 	bl	8002638 <HAL_GetTick>
 8005592:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005596:	e009      	b.n	80055ac <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005598:	f7fd f84e 	bl	8002638 <HAL_GetTick>
 800559c:	4602      	mov	r2, r0
 800559e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80055a2:	1ad3      	subs	r3, r2, r3
 80055a4:	2b02      	cmp	r3, #2
 80055a6:	d901      	bls.n	80055ac <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 80055a8:	2303      	movs	r3, #3
 80055aa:	e0ac      	b.n	8005706 <HAL_RCC_OscConfig+0x109a>
 80055ac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80055b0:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80055b4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80055b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055ba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80055be:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	fa93 f2a3 	rbit	r2, r3
 80055c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80055cc:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80055d0:	601a      	str	r2, [r3, #0]
  return result;
 80055d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80055d6:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80055da:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80055dc:	fab3 f383 	clz	r3, r3
 80055e0:	b2db      	uxtb	r3, r3
 80055e2:	095b      	lsrs	r3, r3, #5
 80055e4:	b2db      	uxtb	r3, r3
 80055e6:	f043 0301 	orr.w	r3, r3, #1
 80055ea:	b2db      	uxtb	r3, r3
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	d102      	bne.n	80055f6 <HAL_RCC_OscConfig+0xf8a>
 80055f0:	4b47      	ldr	r3, [pc, #284]	; (8005710 <HAL_RCC_OscConfig+0x10a4>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	e027      	b.n	8005646 <HAL_RCC_OscConfig+0xfda>
 80055f6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80055fa:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80055fe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005602:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005604:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005608:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	fa93 f2a3 	rbit	r2, r3
 8005612:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005616:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800561a:	601a      	str	r2, [r3, #0]
 800561c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005620:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8005624:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005628:	601a      	str	r2, [r3, #0]
 800562a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800562e:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	fa93 f2a3 	rbit	r2, r3
 8005638:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800563c:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8005640:	601a      	str	r2, [r3, #0]
 8005642:	4b33      	ldr	r3, [pc, #204]	; (8005710 <HAL_RCC_OscConfig+0x10a4>)
 8005644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005646:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800564a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800564e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005652:	6011      	str	r1, [r2, #0]
 8005654:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005658:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800565c:	6812      	ldr	r2, [r2, #0]
 800565e:	fa92 f1a2 	rbit	r1, r2
 8005662:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005666:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 800566a:	6011      	str	r1, [r2, #0]
  return result;
 800566c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8005670:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8005674:	6812      	ldr	r2, [r2, #0]
 8005676:	fab2 f282 	clz	r2, r2
 800567a:	b2d2      	uxtb	r2, r2
 800567c:	f042 0220 	orr.w	r2, r2, #32
 8005680:	b2d2      	uxtb	r2, r2
 8005682:	f002 021f 	and.w	r2, r2, #31
 8005686:	2101      	movs	r1, #1
 8005688:	fa01 f202 	lsl.w	r2, r1, r2
 800568c:	4013      	ands	r3, r2
 800568e:	2b00      	cmp	r3, #0
 8005690:	d182      	bne.n	8005598 <HAL_RCC_OscConfig+0xf2c>
 8005692:	e037      	b.n	8005704 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005694:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8005698:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	699b      	ldr	r3, [r3, #24]
 80056a0:	2b01      	cmp	r3, #1
 80056a2:	d101      	bne.n	80056a8 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e02e      	b.n	8005706 <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80056a8:	4b19      	ldr	r3, [pc, #100]	; (8005710 <HAL_RCC_OscConfig+0x10a4>)
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80056b0:	4b17      	ldr	r3, [pc, #92]	; (8005710 <HAL_RCC_OscConfig+0x10a4>)
 80056b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056b4:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80056b8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80056bc:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 80056c0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80056c4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	69db      	ldr	r3, [r3, #28]
 80056cc:	429a      	cmp	r2, r3
 80056ce:	d117      	bne.n	8005700 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80056d0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80056d4:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80056d8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80056dc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80056e4:	429a      	cmp	r2, r3
 80056e6:	d10b      	bne.n	8005700 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80056e8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80056ec:	f003 020f 	and.w	r2, r3, #15
 80056f0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80056f4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d001      	beq.n	8005704 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8005700:	2301      	movs	r3, #1
 8005702:	e000      	b.n	8005706 <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8005704:	2300      	movs	r3, #0
}
 8005706:	4618      	mov	r0, r3
 8005708:	f507 7702 	add.w	r7, r7, #520	; 0x208
 800570c:	46bd      	mov	sp, r7
 800570e:	bd80      	pop	{r7, pc}
 8005710:	40021000 	.word	0x40021000

08005714 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b09e      	sub	sp, #120	; 0x78
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
 800571c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800571e:	2300      	movs	r3, #0
 8005720:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d101      	bne.n	800572c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005728:	2301      	movs	r3, #1
 800572a:	e162      	b.n	80059f2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800572c:	4b90      	ldr	r3, [pc, #576]	; (8005970 <HAL_RCC_ClockConfig+0x25c>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f003 0307 	and.w	r3, r3, #7
 8005734:	683a      	ldr	r2, [r7, #0]
 8005736:	429a      	cmp	r2, r3
 8005738:	d910      	bls.n	800575c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800573a:	4b8d      	ldr	r3, [pc, #564]	; (8005970 <HAL_RCC_ClockConfig+0x25c>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f023 0207 	bic.w	r2, r3, #7
 8005742:	498b      	ldr	r1, [pc, #556]	; (8005970 <HAL_RCC_ClockConfig+0x25c>)
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	4313      	orrs	r3, r2
 8005748:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800574a:	4b89      	ldr	r3, [pc, #548]	; (8005970 <HAL_RCC_ClockConfig+0x25c>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f003 0307 	and.w	r3, r3, #7
 8005752:	683a      	ldr	r2, [r7, #0]
 8005754:	429a      	cmp	r2, r3
 8005756:	d001      	beq.n	800575c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005758:	2301      	movs	r3, #1
 800575a:	e14a      	b.n	80059f2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f003 0302 	and.w	r3, r3, #2
 8005764:	2b00      	cmp	r3, #0
 8005766:	d008      	beq.n	800577a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005768:	4b82      	ldr	r3, [pc, #520]	; (8005974 <HAL_RCC_ClockConfig+0x260>)
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	689b      	ldr	r3, [r3, #8]
 8005774:	497f      	ldr	r1, [pc, #508]	; (8005974 <HAL_RCC_ClockConfig+0x260>)
 8005776:	4313      	orrs	r3, r2
 8005778:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f003 0301 	and.w	r3, r3, #1
 8005782:	2b00      	cmp	r3, #0
 8005784:	f000 80dc 	beq.w	8005940 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	2b01      	cmp	r3, #1
 800578e:	d13c      	bne.n	800580a <HAL_RCC_ClockConfig+0xf6>
 8005790:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005794:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005796:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005798:	fa93 f3a3 	rbit	r3, r3
 800579c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800579e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057a0:	fab3 f383 	clz	r3, r3
 80057a4:	b2db      	uxtb	r3, r3
 80057a6:	095b      	lsrs	r3, r3, #5
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	f043 0301 	orr.w	r3, r3, #1
 80057ae:	b2db      	uxtb	r3, r3
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d102      	bne.n	80057ba <HAL_RCC_ClockConfig+0xa6>
 80057b4:	4b6f      	ldr	r3, [pc, #444]	; (8005974 <HAL_RCC_ClockConfig+0x260>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	e00f      	b.n	80057da <HAL_RCC_ClockConfig+0xc6>
 80057ba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80057be:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057c0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80057c2:	fa93 f3a3 	rbit	r3, r3
 80057c6:	667b      	str	r3, [r7, #100]	; 0x64
 80057c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80057cc:	663b      	str	r3, [r7, #96]	; 0x60
 80057ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80057d0:	fa93 f3a3 	rbit	r3, r3
 80057d4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80057d6:	4b67      	ldr	r3, [pc, #412]	; (8005974 <HAL_RCC_ClockConfig+0x260>)
 80057d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057da:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80057de:	65ba      	str	r2, [r7, #88]	; 0x58
 80057e0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80057e2:	fa92 f2a2 	rbit	r2, r2
 80057e6:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80057e8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80057ea:	fab2 f282 	clz	r2, r2
 80057ee:	b2d2      	uxtb	r2, r2
 80057f0:	f042 0220 	orr.w	r2, r2, #32
 80057f4:	b2d2      	uxtb	r2, r2
 80057f6:	f002 021f 	and.w	r2, r2, #31
 80057fa:	2101      	movs	r1, #1
 80057fc:	fa01 f202 	lsl.w	r2, r1, r2
 8005800:	4013      	ands	r3, r2
 8005802:	2b00      	cmp	r3, #0
 8005804:	d17b      	bne.n	80058fe <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005806:	2301      	movs	r3, #1
 8005808:	e0f3      	b.n	80059f2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	2b02      	cmp	r3, #2
 8005810:	d13c      	bne.n	800588c <HAL_RCC_ClockConfig+0x178>
 8005812:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005816:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005818:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800581a:	fa93 f3a3 	rbit	r3, r3
 800581e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005820:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005822:	fab3 f383 	clz	r3, r3
 8005826:	b2db      	uxtb	r3, r3
 8005828:	095b      	lsrs	r3, r3, #5
 800582a:	b2db      	uxtb	r3, r3
 800582c:	f043 0301 	orr.w	r3, r3, #1
 8005830:	b2db      	uxtb	r3, r3
 8005832:	2b01      	cmp	r3, #1
 8005834:	d102      	bne.n	800583c <HAL_RCC_ClockConfig+0x128>
 8005836:	4b4f      	ldr	r3, [pc, #316]	; (8005974 <HAL_RCC_ClockConfig+0x260>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	e00f      	b.n	800585c <HAL_RCC_ClockConfig+0x148>
 800583c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005840:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005842:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005844:	fa93 f3a3 	rbit	r3, r3
 8005848:	647b      	str	r3, [r7, #68]	; 0x44
 800584a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800584e:	643b      	str	r3, [r7, #64]	; 0x40
 8005850:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005852:	fa93 f3a3 	rbit	r3, r3
 8005856:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005858:	4b46      	ldr	r3, [pc, #280]	; (8005974 <HAL_RCC_ClockConfig+0x260>)
 800585a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800585c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005860:	63ba      	str	r2, [r7, #56]	; 0x38
 8005862:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005864:	fa92 f2a2 	rbit	r2, r2
 8005868:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800586a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800586c:	fab2 f282 	clz	r2, r2
 8005870:	b2d2      	uxtb	r2, r2
 8005872:	f042 0220 	orr.w	r2, r2, #32
 8005876:	b2d2      	uxtb	r2, r2
 8005878:	f002 021f 	and.w	r2, r2, #31
 800587c:	2101      	movs	r1, #1
 800587e:	fa01 f202 	lsl.w	r2, r1, r2
 8005882:	4013      	ands	r3, r2
 8005884:	2b00      	cmp	r3, #0
 8005886:	d13a      	bne.n	80058fe <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005888:	2301      	movs	r3, #1
 800588a:	e0b2      	b.n	80059f2 <HAL_RCC_ClockConfig+0x2de>
 800588c:	2302      	movs	r3, #2
 800588e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005892:	fa93 f3a3 	rbit	r3, r3
 8005896:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005898:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800589a:	fab3 f383 	clz	r3, r3
 800589e:	b2db      	uxtb	r3, r3
 80058a0:	095b      	lsrs	r3, r3, #5
 80058a2:	b2db      	uxtb	r3, r3
 80058a4:	f043 0301 	orr.w	r3, r3, #1
 80058a8:	b2db      	uxtb	r3, r3
 80058aa:	2b01      	cmp	r3, #1
 80058ac:	d102      	bne.n	80058b4 <HAL_RCC_ClockConfig+0x1a0>
 80058ae:	4b31      	ldr	r3, [pc, #196]	; (8005974 <HAL_RCC_ClockConfig+0x260>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	e00d      	b.n	80058d0 <HAL_RCC_ClockConfig+0x1bc>
 80058b4:	2302      	movs	r3, #2
 80058b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058ba:	fa93 f3a3 	rbit	r3, r3
 80058be:	627b      	str	r3, [r7, #36]	; 0x24
 80058c0:	2302      	movs	r3, #2
 80058c2:	623b      	str	r3, [r7, #32]
 80058c4:	6a3b      	ldr	r3, [r7, #32]
 80058c6:	fa93 f3a3 	rbit	r3, r3
 80058ca:	61fb      	str	r3, [r7, #28]
 80058cc:	4b29      	ldr	r3, [pc, #164]	; (8005974 <HAL_RCC_ClockConfig+0x260>)
 80058ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d0:	2202      	movs	r2, #2
 80058d2:	61ba      	str	r2, [r7, #24]
 80058d4:	69ba      	ldr	r2, [r7, #24]
 80058d6:	fa92 f2a2 	rbit	r2, r2
 80058da:	617a      	str	r2, [r7, #20]
  return result;
 80058dc:	697a      	ldr	r2, [r7, #20]
 80058de:	fab2 f282 	clz	r2, r2
 80058e2:	b2d2      	uxtb	r2, r2
 80058e4:	f042 0220 	orr.w	r2, r2, #32
 80058e8:	b2d2      	uxtb	r2, r2
 80058ea:	f002 021f 	and.w	r2, r2, #31
 80058ee:	2101      	movs	r1, #1
 80058f0:	fa01 f202 	lsl.w	r2, r1, r2
 80058f4:	4013      	ands	r3, r2
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d101      	bne.n	80058fe <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80058fa:	2301      	movs	r3, #1
 80058fc:	e079      	b.n	80059f2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80058fe:	4b1d      	ldr	r3, [pc, #116]	; (8005974 <HAL_RCC_ClockConfig+0x260>)
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	f023 0203 	bic.w	r2, r3, #3
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	491a      	ldr	r1, [pc, #104]	; (8005974 <HAL_RCC_ClockConfig+0x260>)
 800590c:	4313      	orrs	r3, r2
 800590e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005910:	f7fc fe92 	bl	8002638 <HAL_GetTick>
 8005914:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005916:	e00a      	b.n	800592e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005918:	f7fc fe8e 	bl	8002638 <HAL_GetTick>
 800591c:	4602      	mov	r2, r0
 800591e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005920:	1ad3      	subs	r3, r2, r3
 8005922:	f241 3288 	movw	r2, #5000	; 0x1388
 8005926:	4293      	cmp	r3, r2
 8005928:	d901      	bls.n	800592e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800592a:	2303      	movs	r3, #3
 800592c:	e061      	b.n	80059f2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800592e:	4b11      	ldr	r3, [pc, #68]	; (8005974 <HAL_RCC_ClockConfig+0x260>)
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	f003 020c 	and.w	r2, r3, #12
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	009b      	lsls	r3, r3, #2
 800593c:	429a      	cmp	r2, r3
 800593e:	d1eb      	bne.n	8005918 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005940:	4b0b      	ldr	r3, [pc, #44]	; (8005970 <HAL_RCC_ClockConfig+0x25c>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f003 0307 	and.w	r3, r3, #7
 8005948:	683a      	ldr	r2, [r7, #0]
 800594a:	429a      	cmp	r2, r3
 800594c:	d214      	bcs.n	8005978 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800594e:	4b08      	ldr	r3, [pc, #32]	; (8005970 <HAL_RCC_ClockConfig+0x25c>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f023 0207 	bic.w	r2, r3, #7
 8005956:	4906      	ldr	r1, [pc, #24]	; (8005970 <HAL_RCC_ClockConfig+0x25c>)
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	4313      	orrs	r3, r2
 800595c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800595e:	4b04      	ldr	r3, [pc, #16]	; (8005970 <HAL_RCC_ClockConfig+0x25c>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f003 0307 	and.w	r3, r3, #7
 8005966:	683a      	ldr	r2, [r7, #0]
 8005968:	429a      	cmp	r2, r3
 800596a:	d005      	beq.n	8005978 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800596c:	2301      	movs	r3, #1
 800596e:	e040      	b.n	80059f2 <HAL_RCC_ClockConfig+0x2de>
 8005970:	40022000 	.word	0x40022000
 8005974:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f003 0304 	and.w	r3, r3, #4
 8005980:	2b00      	cmp	r3, #0
 8005982:	d008      	beq.n	8005996 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005984:	4b1d      	ldr	r3, [pc, #116]	; (80059fc <HAL_RCC_ClockConfig+0x2e8>)
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	68db      	ldr	r3, [r3, #12]
 8005990:	491a      	ldr	r1, [pc, #104]	; (80059fc <HAL_RCC_ClockConfig+0x2e8>)
 8005992:	4313      	orrs	r3, r2
 8005994:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f003 0308 	and.w	r3, r3, #8
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d009      	beq.n	80059b6 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80059a2:	4b16      	ldr	r3, [pc, #88]	; (80059fc <HAL_RCC_ClockConfig+0x2e8>)
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	691b      	ldr	r3, [r3, #16]
 80059ae:	00db      	lsls	r3, r3, #3
 80059b0:	4912      	ldr	r1, [pc, #72]	; (80059fc <HAL_RCC_ClockConfig+0x2e8>)
 80059b2:	4313      	orrs	r3, r2
 80059b4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80059b6:	f000 f829 	bl	8005a0c <HAL_RCC_GetSysClockFreq>
 80059ba:	4601      	mov	r1, r0
 80059bc:	4b0f      	ldr	r3, [pc, #60]	; (80059fc <HAL_RCC_ClockConfig+0x2e8>)
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80059c4:	22f0      	movs	r2, #240	; 0xf0
 80059c6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059c8:	693a      	ldr	r2, [r7, #16]
 80059ca:	fa92 f2a2 	rbit	r2, r2
 80059ce:	60fa      	str	r2, [r7, #12]
  return result;
 80059d0:	68fa      	ldr	r2, [r7, #12]
 80059d2:	fab2 f282 	clz	r2, r2
 80059d6:	b2d2      	uxtb	r2, r2
 80059d8:	40d3      	lsrs	r3, r2
 80059da:	4a09      	ldr	r2, [pc, #36]	; (8005a00 <HAL_RCC_ClockConfig+0x2ec>)
 80059dc:	5cd3      	ldrb	r3, [r2, r3]
 80059de:	fa21 f303 	lsr.w	r3, r1, r3
 80059e2:	4a08      	ldr	r2, [pc, #32]	; (8005a04 <HAL_RCC_ClockConfig+0x2f0>)
 80059e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80059e6:	4b08      	ldr	r3, [pc, #32]	; (8005a08 <HAL_RCC_ClockConfig+0x2f4>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	4618      	mov	r0, r3
 80059ec:	f7fc fde0 	bl	80025b0 <HAL_InitTick>
  
  return HAL_OK;
 80059f0:	2300      	movs	r3, #0
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	3778      	adds	r7, #120	; 0x78
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}
 80059fa:	bf00      	nop
 80059fc:	40021000 	.word	0x40021000
 8005a00:	0800a2f8 	.word	0x0800a2f8
 8005a04:	20000000 	.word	0x20000000
 8005a08:	20000004 	.word	0x20000004

08005a0c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b08b      	sub	sp, #44	; 0x2c
 8005a10:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005a12:	2300      	movs	r3, #0
 8005a14:	61fb      	str	r3, [r7, #28]
 8005a16:	2300      	movs	r3, #0
 8005a18:	61bb      	str	r3, [r7, #24]
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	627b      	str	r3, [r7, #36]	; 0x24
 8005a1e:	2300      	movs	r3, #0
 8005a20:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005a22:	2300      	movs	r3, #0
 8005a24:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005a26:	4b2a      	ldr	r3, [pc, #168]	; (8005ad0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005a2c:	69fb      	ldr	r3, [r7, #28]
 8005a2e:	f003 030c 	and.w	r3, r3, #12
 8005a32:	2b04      	cmp	r3, #4
 8005a34:	d002      	beq.n	8005a3c <HAL_RCC_GetSysClockFreq+0x30>
 8005a36:	2b08      	cmp	r3, #8
 8005a38:	d003      	beq.n	8005a42 <HAL_RCC_GetSysClockFreq+0x36>
 8005a3a:	e03f      	b.n	8005abc <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005a3c:	4b25      	ldr	r3, [pc, #148]	; (8005ad4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005a3e:	623b      	str	r3, [r7, #32]
      break;
 8005a40:	e03f      	b.n	8005ac2 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005a42:	69fb      	ldr	r3, [r7, #28]
 8005a44:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005a48:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005a4c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a4e:	68ba      	ldr	r2, [r7, #8]
 8005a50:	fa92 f2a2 	rbit	r2, r2
 8005a54:	607a      	str	r2, [r7, #4]
  return result;
 8005a56:	687a      	ldr	r2, [r7, #4]
 8005a58:	fab2 f282 	clz	r2, r2
 8005a5c:	b2d2      	uxtb	r2, r2
 8005a5e:	40d3      	lsrs	r3, r2
 8005a60:	4a1d      	ldr	r2, [pc, #116]	; (8005ad8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005a62:	5cd3      	ldrb	r3, [r2, r3]
 8005a64:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005a66:	4b1a      	ldr	r3, [pc, #104]	; (8005ad0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005a68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a6a:	f003 030f 	and.w	r3, r3, #15
 8005a6e:	220f      	movs	r2, #15
 8005a70:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a72:	693a      	ldr	r2, [r7, #16]
 8005a74:	fa92 f2a2 	rbit	r2, r2
 8005a78:	60fa      	str	r2, [r7, #12]
  return result;
 8005a7a:	68fa      	ldr	r2, [r7, #12]
 8005a7c:	fab2 f282 	clz	r2, r2
 8005a80:	b2d2      	uxtb	r2, r2
 8005a82:	40d3      	lsrs	r3, r2
 8005a84:	4a15      	ldr	r2, [pc, #84]	; (8005adc <HAL_RCC_GetSysClockFreq+0xd0>)
 8005a86:	5cd3      	ldrb	r3, [r2, r3]
 8005a88:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8005a8a:	69fb      	ldr	r3, [r7, #28]
 8005a8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d008      	beq.n	8005aa6 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005a94:	4a0f      	ldr	r2, [pc, #60]	; (8005ad4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005a96:	69bb      	ldr	r3, [r7, #24]
 8005a98:	fbb2 f2f3 	udiv	r2, r2, r3
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	fb02 f303 	mul.w	r3, r2, r3
 8005aa2:	627b      	str	r3, [r7, #36]	; 0x24
 8005aa4:	e007      	b.n	8005ab6 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005aa6:	4a0b      	ldr	r2, [pc, #44]	; (8005ad4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005aa8:	69bb      	ldr	r3, [r7, #24]
 8005aaa:	fbb2 f2f3 	udiv	r2, r2, r3
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	fb02 f303 	mul.w	r3, r2, r3
 8005ab4:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab8:	623b      	str	r3, [r7, #32]
      break;
 8005aba:	e002      	b.n	8005ac2 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005abc:	4b05      	ldr	r3, [pc, #20]	; (8005ad4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005abe:	623b      	str	r3, [r7, #32]
      break;
 8005ac0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005ac2:	6a3b      	ldr	r3, [r7, #32]
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	372c      	adds	r7, #44	; 0x2c
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ace:	4770      	bx	lr
 8005ad0:	40021000 	.word	0x40021000
 8005ad4:	007a1200 	.word	0x007a1200
 8005ad8:	0800a310 	.word	0x0800a310
 8005adc:	0800a320 	.word	0x0800a320

08005ae0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ae4:	4b03      	ldr	r3, [pc, #12]	; (8005af4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
}
 8005ae8:	4618      	mov	r0, r3
 8005aea:	46bd      	mov	sp, r7
 8005aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af0:	4770      	bx	lr
 8005af2:	bf00      	nop
 8005af4:	20000000 	.word	0x20000000

08005af8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b082      	sub	sp, #8
 8005afc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005afe:	f7ff ffef 	bl	8005ae0 <HAL_RCC_GetHCLKFreq>
 8005b02:	4601      	mov	r1, r0
 8005b04:	4b0b      	ldr	r3, [pc, #44]	; (8005b34 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005b0c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005b10:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b12:	687a      	ldr	r2, [r7, #4]
 8005b14:	fa92 f2a2 	rbit	r2, r2
 8005b18:	603a      	str	r2, [r7, #0]
  return result;
 8005b1a:	683a      	ldr	r2, [r7, #0]
 8005b1c:	fab2 f282 	clz	r2, r2
 8005b20:	b2d2      	uxtb	r2, r2
 8005b22:	40d3      	lsrs	r3, r2
 8005b24:	4a04      	ldr	r2, [pc, #16]	; (8005b38 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005b26:	5cd3      	ldrb	r3, [r2, r3]
 8005b28:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	3708      	adds	r7, #8
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bd80      	pop	{r7, pc}
 8005b34:	40021000 	.word	0x40021000
 8005b38:	0800a308 	.word	0x0800a308

08005b3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b082      	sub	sp, #8
 8005b40:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005b42:	f7ff ffcd 	bl	8005ae0 <HAL_RCC_GetHCLKFreq>
 8005b46:	4601      	mov	r1, r0
 8005b48:	4b0b      	ldr	r3, [pc, #44]	; (8005b78 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8005b50:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005b54:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b56:	687a      	ldr	r2, [r7, #4]
 8005b58:	fa92 f2a2 	rbit	r2, r2
 8005b5c:	603a      	str	r2, [r7, #0]
  return result;
 8005b5e:	683a      	ldr	r2, [r7, #0]
 8005b60:	fab2 f282 	clz	r2, r2
 8005b64:	b2d2      	uxtb	r2, r2
 8005b66:	40d3      	lsrs	r3, r2
 8005b68:	4a04      	ldr	r2, [pc, #16]	; (8005b7c <HAL_RCC_GetPCLK2Freq+0x40>)
 8005b6a:	5cd3      	ldrb	r3, [r2, r3]
 8005b6c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005b70:	4618      	mov	r0, r3
 8005b72:	3708      	adds	r7, #8
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}
 8005b78:	40021000 	.word	0x40021000
 8005b7c:	0800a308 	.word	0x0800a308

08005b80 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b092      	sub	sp, #72	; 0x48
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005b90:	2300      	movs	r3, #0
 8005b92:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	f000 80d4 	beq.w	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ba4:	4b4e      	ldr	r3, [pc, #312]	; (8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005ba6:	69db      	ldr	r3, [r3, #28]
 8005ba8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d10e      	bne.n	8005bce <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005bb0:	4b4b      	ldr	r3, [pc, #300]	; (8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005bb2:	69db      	ldr	r3, [r3, #28]
 8005bb4:	4a4a      	ldr	r2, [pc, #296]	; (8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005bb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005bba:	61d3      	str	r3, [r2, #28]
 8005bbc:	4b48      	ldr	r3, [pc, #288]	; (8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005bbe:	69db      	ldr	r3, [r3, #28]
 8005bc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bc4:	60bb      	str	r3, [r7, #8]
 8005bc6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bce:	4b45      	ldr	r3, [pc, #276]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d118      	bne.n	8005c0c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005bda:	4b42      	ldr	r3, [pc, #264]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a41      	ldr	r2, [pc, #260]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005be0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005be4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005be6:	f7fc fd27 	bl	8002638 <HAL_GetTick>
 8005bea:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bec:	e008      	b.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005bee:	f7fc fd23 	bl	8002638 <HAL_GetTick>
 8005bf2:	4602      	mov	r2, r0
 8005bf4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005bf6:	1ad3      	subs	r3, r2, r3
 8005bf8:	2b64      	cmp	r3, #100	; 0x64
 8005bfa:	d901      	bls.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005bfc:	2303      	movs	r3, #3
 8005bfe:	e1d6      	b.n	8005fae <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c00:	4b38      	ldr	r3, [pc, #224]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d0f0      	beq.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005c0c:	4b34      	ldr	r3, [pc, #208]	; (8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c0e:	6a1b      	ldr	r3, [r3, #32]
 8005c10:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c14:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005c16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	f000 8084 	beq.w	8005d26 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c26:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005c28:	429a      	cmp	r2, r3
 8005c2a:	d07c      	beq.n	8005d26 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005c2c:	4b2c      	ldr	r3, [pc, #176]	; (8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c2e:	6a1b      	ldr	r3, [r3, #32]
 8005c30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c34:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c36:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005c3a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c3e:	fa93 f3a3 	rbit	r3, r3
 8005c42:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005c44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005c46:	fab3 f383 	clz	r3, r3
 8005c4a:	b2db      	uxtb	r3, r3
 8005c4c:	461a      	mov	r2, r3
 8005c4e:	4b26      	ldr	r3, [pc, #152]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005c50:	4413      	add	r3, r2
 8005c52:	009b      	lsls	r3, r3, #2
 8005c54:	461a      	mov	r2, r3
 8005c56:	2301      	movs	r3, #1
 8005c58:	6013      	str	r3, [r2, #0]
 8005c5a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005c5e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c62:	fa93 f3a3 	rbit	r3, r3
 8005c66:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005c68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005c6a:	fab3 f383 	clz	r3, r3
 8005c6e:	b2db      	uxtb	r3, r3
 8005c70:	461a      	mov	r2, r3
 8005c72:	4b1d      	ldr	r3, [pc, #116]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005c74:	4413      	add	r3, r2
 8005c76:	009b      	lsls	r3, r3, #2
 8005c78:	461a      	mov	r2, r3
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005c7e:	4a18      	ldr	r2, [pc, #96]	; (8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005c80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c82:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005c84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c86:	f003 0301 	and.w	r3, r3, #1
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d04b      	beq.n	8005d26 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c8e:	f7fc fcd3 	bl	8002638 <HAL_GetTick>
 8005c92:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c94:	e00a      	b.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c96:	f7fc fccf 	bl	8002638 <HAL_GetTick>
 8005c9a:	4602      	mov	r2, r0
 8005c9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c9e:	1ad3      	subs	r3, r2, r3
 8005ca0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d901      	bls.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005ca8:	2303      	movs	r3, #3
 8005caa:	e180      	b.n	8005fae <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8005cac:	2302      	movs	r3, #2
 8005cae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cb2:	fa93 f3a3 	rbit	r3, r3
 8005cb6:	627b      	str	r3, [r7, #36]	; 0x24
 8005cb8:	2302      	movs	r3, #2
 8005cba:	623b      	str	r3, [r7, #32]
 8005cbc:	6a3b      	ldr	r3, [r7, #32]
 8005cbe:	fa93 f3a3 	rbit	r3, r3
 8005cc2:	61fb      	str	r3, [r7, #28]
  return result;
 8005cc4:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cc6:	fab3 f383 	clz	r3, r3
 8005cca:	b2db      	uxtb	r3, r3
 8005ccc:	095b      	lsrs	r3, r3, #5
 8005cce:	b2db      	uxtb	r3, r3
 8005cd0:	f043 0302 	orr.w	r3, r3, #2
 8005cd4:	b2db      	uxtb	r3, r3
 8005cd6:	2b02      	cmp	r3, #2
 8005cd8:	d108      	bne.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005cda:	4b01      	ldr	r3, [pc, #4]	; (8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005cdc:	6a1b      	ldr	r3, [r3, #32]
 8005cde:	e00d      	b.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005ce0:	40021000 	.word	0x40021000
 8005ce4:	40007000 	.word	0x40007000
 8005ce8:	10908100 	.word	0x10908100
 8005cec:	2302      	movs	r3, #2
 8005cee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cf0:	69bb      	ldr	r3, [r7, #24]
 8005cf2:	fa93 f3a3 	rbit	r3, r3
 8005cf6:	617b      	str	r3, [r7, #20]
 8005cf8:	4b9a      	ldr	r3, [pc, #616]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cfc:	2202      	movs	r2, #2
 8005cfe:	613a      	str	r2, [r7, #16]
 8005d00:	693a      	ldr	r2, [r7, #16]
 8005d02:	fa92 f2a2 	rbit	r2, r2
 8005d06:	60fa      	str	r2, [r7, #12]
  return result;
 8005d08:	68fa      	ldr	r2, [r7, #12]
 8005d0a:	fab2 f282 	clz	r2, r2
 8005d0e:	b2d2      	uxtb	r2, r2
 8005d10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d14:	b2d2      	uxtb	r2, r2
 8005d16:	f002 021f 	and.w	r2, r2, #31
 8005d1a:	2101      	movs	r1, #1
 8005d1c:	fa01 f202 	lsl.w	r2, r1, r2
 8005d20:	4013      	ands	r3, r2
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d0b7      	beq.n	8005c96 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005d26:	4b8f      	ldr	r3, [pc, #572]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005d28:	6a1b      	ldr	r3, [r3, #32]
 8005d2a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	498c      	ldr	r1, [pc, #560]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005d34:	4313      	orrs	r3, r2
 8005d36:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005d38:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005d3c:	2b01      	cmp	r3, #1
 8005d3e:	d105      	bne.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d40:	4b88      	ldr	r3, [pc, #544]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005d42:	69db      	ldr	r3, [r3, #28]
 8005d44:	4a87      	ldr	r2, [pc, #540]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005d46:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d4a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f003 0301 	and.w	r3, r3, #1
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d008      	beq.n	8005d6a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005d58:	4b82      	ldr	r3, [pc, #520]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005d5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d5c:	f023 0203 	bic.w	r2, r3, #3
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	689b      	ldr	r3, [r3, #8]
 8005d64:	497f      	ldr	r1, [pc, #508]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005d66:	4313      	orrs	r3, r2
 8005d68:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f003 0302 	and.w	r3, r3, #2
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d008      	beq.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005d76:	4b7b      	ldr	r3, [pc, #492]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d7a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	68db      	ldr	r3, [r3, #12]
 8005d82:	4978      	ldr	r1, [pc, #480]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005d84:	4313      	orrs	r3, r2
 8005d86:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f003 0304 	and.w	r3, r3, #4
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d008      	beq.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005d94:	4b73      	ldr	r3, [pc, #460]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005d96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d98:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	691b      	ldr	r3, [r3, #16]
 8005da0:	4970      	ldr	r1, [pc, #448]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005da2:	4313      	orrs	r3, r2
 8005da4:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f003 0320 	and.w	r3, r3, #32
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d008      	beq.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005db2:	4b6c      	ldr	r3, [pc, #432]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005db6:	f023 0210 	bic.w	r2, r3, #16
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	69db      	ldr	r3, [r3, #28]
 8005dbe:	4969      	ldr	r1, [pc, #420]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d008      	beq.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005dd0:	4b64      	ldr	r3, [pc, #400]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ddc:	4961      	ldr	r1, [pc, #388]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005dde:	4313      	orrs	r3, r2
 8005de0:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d008      	beq.n	8005e00 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005dee:	4b5d      	ldr	r3, [pc, #372]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005df2:	f023 0220 	bic.w	r2, r3, #32
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6a1b      	ldr	r3, [r3, #32]
 8005dfa:	495a      	ldr	r1, [pc, #360]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d008      	beq.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005e0c:	4b55      	ldr	r3, [pc, #340]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e10:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e18:	4952      	ldr	r1, [pc, #328]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f003 0308 	and.w	r3, r3, #8
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d008      	beq.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005e2a:	4b4e      	ldr	r3, [pc, #312]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e2e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	695b      	ldr	r3, [r3, #20]
 8005e36:	494b      	ldr	r1, [pc, #300]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f003 0310 	and.w	r3, r3, #16
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d008      	beq.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005e48:	4b46      	ldr	r3, [pc, #280]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e4c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	699b      	ldr	r3, [r3, #24]
 8005e54:	4943      	ldr	r1, [pc, #268]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e56:	4313      	orrs	r3, r2
 8005e58:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d008      	beq.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005e66:	4b3f      	ldr	r3, [pc, #252]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e72:	493c      	ldr	r1, [pc, #240]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e74:	4313      	orrs	r3, r2
 8005e76:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d008      	beq.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005e84:	4b37      	ldr	r3, [pc, #220]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e88:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e90:	4934      	ldr	r1, [pc, #208]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005e92:	4313      	orrs	r3, r2
 8005e94:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d008      	beq.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8005ea2:	4b30      	ldr	r3, [pc, #192]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005ea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ea6:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eae:	492d      	ldr	r1, [pc, #180]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d008      	beq.n	8005ed2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005ec0:	4b28      	ldr	r3, [pc, #160]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ec4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ecc:	4925      	ldr	r1, [pc, #148]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d008      	beq.n	8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8005ede:	4b21      	ldr	r3, [pc, #132]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ee2:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eea:	491e      	ldr	r1, [pc, #120]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005eec:	4313      	orrs	r3, r2
 8005eee:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d008      	beq.n	8005f0e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8005efc:	4b19      	ldr	r3, [pc, #100]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f00:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f08:	4916      	ldr	r1, [pc, #88]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d008      	beq.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8005f1a:	4b12      	ldr	r3, [pc, #72]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f1e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f26:	490f      	ldr	r1, [pc, #60]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d008      	beq.n	8005f4a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005f38:	4b0a      	ldr	r3, [pc, #40]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f3c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f44:	4907      	ldr	r1, [pc, #28]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f46:	4313      	orrs	r3, r2
 8005f48:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d00c      	beq.n	8005f70 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8005f56:	4b03      	ldr	r3, [pc, #12]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f5a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	e002      	b.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8005f62:	bf00      	nop
 8005f64:	40021000 	.word	0x40021000
 8005f68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f6a:	4913      	ldr	r1, [pc, #76]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d008      	beq.n	8005f8e <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8005f7c:	4b0e      	ldr	r3, [pc, #56]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f80:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f88:	490b      	ldr	r1, [pc, #44]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d008      	beq.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8005f9a:	4b07      	ldr	r3, [pc, #28]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f9e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fa6:	4904      	ldr	r1, [pc, #16]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005fac:	2300      	movs	r3, #0
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	3748      	adds	r7, #72	; 0x48
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bd80      	pop	{r7, pc}
 8005fb6:	bf00      	nop
 8005fb8:	40021000 	.word	0x40021000

08005fbc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b082      	sub	sp, #8
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d101      	bne.n	8005fce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e040      	b.n	8006050 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d106      	bne.n	8005fe4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	f7fc f962 	bl	80022a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2224      	movs	r2, #36	; 0x24
 8005fe8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f022 0201 	bic.w	r2, r2, #1
 8005ff8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f000 f8c0 	bl	8006180 <UART_SetConfig>
 8006000:	4603      	mov	r3, r0
 8006002:	2b01      	cmp	r3, #1
 8006004:	d101      	bne.n	800600a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006006:	2301      	movs	r3, #1
 8006008:	e022      	b.n	8006050 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800600e:	2b00      	cmp	r3, #0
 8006010:	d002      	beq.n	8006018 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f000 fa8a 	bl	800652c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	685a      	ldr	r2, [r3, #4]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006026:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	689a      	ldr	r2, [r3, #8]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006036:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	681a      	ldr	r2, [r3, #0]
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f042 0201 	orr.w	r2, r2, #1
 8006046:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006048:	6878      	ldr	r0, [r7, #4]
 800604a:	f000 fb11 	bl	8006670 <UART_CheckIdleState>
 800604e:	4603      	mov	r3, r0
}
 8006050:	4618      	mov	r0, r3
 8006052:	3708      	adds	r7, #8
 8006054:	46bd      	mov	sp, r7
 8006056:	bd80      	pop	{r7, pc}

08006058 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b08a      	sub	sp, #40	; 0x28
 800605c:	af02      	add	r7, sp, #8
 800605e:	60f8      	str	r0, [r7, #12]
 8006060:	60b9      	str	r1, [r7, #8]
 8006062:	603b      	str	r3, [r7, #0]
 8006064:	4613      	mov	r3, r2
 8006066:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800606c:	2b20      	cmp	r3, #32
 800606e:	f040 8082 	bne.w	8006176 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d002      	beq.n	800607e <HAL_UART_Transmit+0x26>
 8006078:	88fb      	ldrh	r3, [r7, #6]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d101      	bne.n	8006082 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	e07a      	b.n	8006178 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006088:	2b01      	cmp	r3, #1
 800608a:	d101      	bne.n	8006090 <HAL_UART_Transmit+0x38>
 800608c:	2302      	movs	r3, #2
 800608e:	e073      	b.n	8006178 <HAL_UART_Transmit+0x120>
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2200      	movs	r2, #0
 800609c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	2221      	movs	r2, #33	; 0x21
 80060a4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80060a6:	f7fc fac7 	bl	8002638 <HAL_GetTick>
 80060aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	88fa      	ldrh	r2, [r7, #6]
 80060b0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	88fa      	ldrh	r2, [r7, #6]
 80060b8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060c4:	d108      	bne.n	80060d8 <HAL_UART_Transmit+0x80>
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	691b      	ldr	r3, [r3, #16]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d104      	bne.n	80060d8 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80060ce:	2300      	movs	r3, #0
 80060d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	61bb      	str	r3, [r7, #24]
 80060d6:	e003      	b.n	80060e0 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80060dc:	2300      	movs	r3, #0
 80060de:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2200      	movs	r2, #0
 80060e4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80060e8:	e02d      	b.n	8006146 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	9300      	str	r3, [sp, #0]
 80060ee:	697b      	ldr	r3, [r7, #20]
 80060f0:	2200      	movs	r2, #0
 80060f2:	2180      	movs	r1, #128	; 0x80
 80060f4:	68f8      	ldr	r0, [r7, #12]
 80060f6:	f000 fb04 	bl	8006702 <UART_WaitOnFlagUntilTimeout>
 80060fa:	4603      	mov	r3, r0
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d001      	beq.n	8006104 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006100:	2303      	movs	r3, #3
 8006102:	e039      	b.n	8006178 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8006104:	69fb      	ldr	r3, [r7, #28]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d10b      	bne.n	8006122 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800610a:	69bb      	ldr	r3, [r7, #24]
 800610c:	881a      	ldrh	r2, [r3, #0]
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006116:	b292      	uxth	r2, r2
 8006118:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800611a:	69bb      	ldr	r3, [r7, #24]
 800611c:	3302      	adds	r3, #2
 800611e:	61bb      	str	r3, [r7, #24]
 8006120:	e008      	b.n	8006134 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006122:	69fb      	ldr	r3, [r7, #28]
 8006124:	781a      	ldrb	r2, [r3, #0]
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	b292      	uxth	r2, r2
 800612c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800612e:	69fb      	ldr	r3, [r7, #28]
 8006130:	3301      	adds	r3, #1
 8006132:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800613a:	b29b      	uxth	r3, r3
 800613c:	3b01      	subs	r3, #1
 800613e:	b29a      	uxth	r2, r3
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800614c:	b29b      	uxth	r3, r3
 800614e:	2b00      	cmp	r3, #0
 8006150:	d1cb      	bne.n	80060ea <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	9300      	str	r3, [sp, #0]
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	2200      	movs	r2, #0
 800615a:	2140      	movs	r1, #64	; 0x40
 800615c:	68f8      	ldr	r0, [r7, #12]
 800615e:	f000 fad0 	bl	8006702 <UART_WaitOnFlagUntilTimeout>
 8006162:	4603      	mov	r3, r0
 8006164:	2b00      	cmp	r3, #0
 8006166:	d001      	beq.n	800616c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8006168:	2303      	movs	r3, #3
 800616a:	e005      	b.n	8006178 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2220      	movs	r2, #32
 8006170:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006172:	2300      	movs	r3, #0
 8006174:	e000      	b.n	8006178 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8006176:	2302      	movs	r3, #2
  }
}
 8006178:	4618      	mov	r0, r3
 800617a:	3720      	adds	r7, #32
 800617c:	46bd      	mov	sp, r7
 800617e:	bd80      	pop	{r7, pc}

08006180 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b088      	sub	sp, #32
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006188:	2300      	movs	r3, #0
 800618a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	689a      	ldr	r2, [r3, #8]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	691b      	ldr	r3, [r3, #16]
 8006194:	431a      	orrs	r2, r3
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	695b      	ldr	r3, [r3, #20]
 800619a:	431a      	orrs	r2, r3
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	69db      	ldr	r3, [r3, #28]
 80061a0:	4313      	orrs	r3, r2
 80061a2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	4b92      	ldr	r3, [pc, #584]	; (80063f4 <UART_SetConfig+0x274>)
 80061ac:	4013      	ands	r3, r2
 80061ae:	687a      	ldr	r2, [r7, #4]
 80061b0:	6812      	ldr	r2, [r2, #0]
 80061b2:	6979      	ldr	r1, [r7, #20]
 80061b4:	430b      	orrs	r3, r1
 80061b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	68da      	ldr	r2, [r3, #12]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	430a      	orrs	r2, r1
 80061cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	699b      	ldr	r3, [r3, #24]
 80061d2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6a1b      	ldr	r3, [r3, #32]
 80061d8:	697a      	ldr	r2, [r7, #20]
 80061da:	4313      	orrs	r3, r2
 80061dc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	697a      	ldr	r2, [r7, #20]
 80061ee:	430a      	orrs	r2, r1
 80061f0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a80      	ldr	r2, [pc, #512]	; (80063f8 <UART_SetConfig+0x278>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d120      	bne.n	800623e <UART_SetConfig+0xbe>
 80061fc:	4b7f      	ldr	r3, [pc, #508]	; (80063fc <UART_SetConfig+0x27c>)
 80061fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006200:	f003 0303 	and.w	r3, r3, #3
 8006204:	2b03      	cmp	r3, #3
 8006206:	d817      	bhi.n	8006238 <UART_SetConfig+0xb8>
 8006208:	a201      	add	r2, pc, #4	; (adr r2, 8006210 <UART_SetConfig+0x90>)
 800620a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800620e:	bf00      	nop
 8006210:	08006221 	.word	0x08006221
 8006214:	0800622d 	.word	0x0800622d
 8006218:	08006233 	.word	0x08006233
 800621c:	08006227 	.word	0x08006227
 8006220:	2301      	movs	r3, #1
 8006222:	77fb      	strb	r3, [r7, #31]
 8006224:	e0b5      	b.n	8006392 <UART_SetConfig+0x212>
 8006226:	2302      	movs	r3, #2
 8006228:	77fb      	strb	r3, [r7, #31]
 800622a:	e0b2      	b.n	8006392 <UART_SetConfig+0x212>
 800622c:	2304      	movs	r3, #4
 800622e:	77fb      	strb	r3, [r7, #31]
 8006230:	e0af      	b.n	8006392 <UART_SetConfig+0x212>
 8006232:	2308      	movs	r3, #8
 8006234:	77fb      	strb	r3, [r7, #31]
 8006236:	e0ac      	b.n	8006392 <UART_SetConfig+0x212>
 8006238:	2310      	movs	r3, #16
 800623a:	77fb      	strb	r3, [r7, #31]
 800623c:	e0a9      	b.n	8006392 <UART_SetConfig+0x212>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a6f      	ldr	r2, [pc, #444]	; (8006400 <UART_SetConfig+0x280>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d124      	bne.n	8006292 <UART_SetConfig+0x112>
 8006248:	4b6c      	ldr	r3, [pc, #432]	; (80063fc <UART_SetConfig+0x27c>)
 800624a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800624c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006250:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006254:	d011      	beq.n	800627a <UART_SetConfig+0xfa>
 8006256:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800625a:	d817      	bhi.n	800628c <UART_SetConfig+0x10c>
 800625c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006260:	d011      	beq.n	8006286 <UART_SetConfig+0x106>
 8006262:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006266:	d811      	bhi.n	800628c <UART_SetConfig+0x10c>
 8006268:	2b00      	cmp	r3, #0
 800626a:	d003      	beq.n	8006274 <UART_SetConfig+0xf4>
 800626c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006270:	d006      	beq.n	8006280 <UART_SetConfig+0x100>
 8006272:	e00b      	b.n	800628c <UART_SetConfig+0x10c>
 8006274:	2300      	movs	r3, #0
 8006276:	77fb      	strb	r3, [r7, #31]
 8006278:	e08b      	b.n	8006392 <UART_SetConfig+0x212>
 800627a:	2302      	movs	r3, #2
 800627c:	77fb      	strb	r3, [r7, #31]
 800627e:	e088      	b.n	8006392 <UART_SetConfig+0x212>
 8006280:	2304      	movs	r3, #4
 8006282:	77fb      	strb	r3, [r7, #31]
 8006284:	e085      	b.n	8006392 <UART_SetConfig+0x212>
 8006286:	2308      	movs	r3, #8
 8006288:	77fb      	strb	r3, [r7, #31]
 800628a:	e082      	b.n	8006392 <UART_SetConfig+0x212>
 800628c:	2310      	movs	r3, #16
 800628e:	77fb      	strb	r3, [r7, #31]
 8006290:	e07f      	b.n	8006392 <UART_SetConfig+0x212>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a5b      	ldr	r2, [pc, #364]	; (8006404 <UART_SetConfig+0x284>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d124      	bne.n	80062e6 <UART_SetConfig+0x166>
 800629c:	4b57      	ldr	r3, [pc, #348]	; (80063fc <UART_SetConfig+0x27c>)
 800629e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062a0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80062a4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80062a8:	d011      	beq.n	80062ce <UART_SetConfig+0x14e>
 80062aa:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80062ae:	d817      	bhi.n	80062e0 <UART_SetConfig+0x160>
 80062b0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80062b4:	d011      	beq.n	80062da <UART_SetConfig+0x15a>
 80062b6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80062ba:	d811      	bhi.n	80062e0 <UART_SetConfig+0x160>
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d003      	beq.n	80062c8 <UART_SetConfig+0x148>
 80062c0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80062c4:	d006      	beq.n	80062d4 <UART_SetConfig+0x154>
 80062c6:	e00b      	b.n	80062e0 <UART_SetConfig+0x160>
 80062c8:	2300      	movs	r3, #0
 80062ca:	77fb      	strb	r3, [r7, #31]
 80062cc:	e061      	b.n	8006392 <UART_SetConfig+0x212>
 80062ce:	2302      	movs	r3, #2
 80062d0:	77fb      	strb	r3, [r7, #31]
 80062d2:	e05e      	b.n	8006392 <UART_SetConfig+0x212>
 80062d4:	2304      	movs	r3, #4
 80062d6:	77fb      	strb	r3, [r7, #31]
 80062d8:	e05b      	b.n	8006392 <UART_SetConfig+0x212>
 80062da:	2308      	movs	r3, #8
 80062dc:	77fb      	strb	r3, [r7, #31]
 80062de:	e058      	b.n	8006392 <UART_SetConfig+0x212>
 80062e0:	2310      	movs	r3, #16
 80062e2:	77fb      	strb	r3, [r7, #31]
 80062e4:	e055      	b.n	8006392 <UART_SetConfig+0x212>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4a47      	ldr	r2, [pc, #284]	; (8006408 <UART_SetConfig+0x288>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d124      	bne.n	800633a <UART_SetConfig+0x1ba>
 80062f0:	4b42      	ldr	r3, [pc, #264]	; (80063fc <UART_SetConfig+0x27c>)
 80062f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062f4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80062f8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80062fc:	d011      	beq.n	8006322 <UART_SetConfig+0x1a2>
 80062fe:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006302:	d817      	bhi.n	8006334 <UART_SetConfig+0x1b4>
 8006304:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006308:	d011      	beq.n	800632e <UART_SetConfig+0x1ae>
 800630a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800630e:	d811      	bhi.n	8006334 <UART_SetConfig+0x1b4>
 8006310:	2b00      	cmp	r3, #0
 8006312:	d003      	beq.n	800631c <UART_SetConfig+0x19c>
 8006314:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006318:	d006      	beq.n	8006328 <UART_SetConfig+0x1a8>
 800631a:	e00b      	b.n	8006334 <UART_SetConfig+0x1b4>
 800631c:	2300      	movs	r3, #0
 800631e:	77fb      	strb	r3, [r7, #31]
 8006320:	e037      	b.n	8006392 <UART_SetConfig+0x212>
 8006322:	2302      	movs	r3, #2
 8006324:	77fb      	strb	r3, [r7, #31]
 8006326:	e034      	b.n	8006392 <UART_SetConfig+0x212>
 8006328:	2304      	movs	r3, #4
 800632a:	77fb      	strb	r3, [r7, #31]
 800632c:	e031      	b.n	8006392 <UART_SetConfig+0x212>
 800632e:	2308      	movs	r3, #8
 8006330:	77fb      	strb	r3, [r7, #31]
 8006332:	e02e      	b.n	8006392 <UART_SetConfig+0x212>
 8006334:	2310      	movs	r3, #16
 8006336:	77fb      	strb	r3, [r7, #31]
 8006338:	e02b      	b.n	8006392 <UART_SetConfig+0x212>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4a33      	ldr	r2, [pc, #204]	; (800640c <UART_SetConfig+0x28c>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d124      	bne.n	800638e <UART_SetConfig+0x20e>
 8006344:	4b2d      	ldr	r3, [pc, #180]	; (80063fc <UART_SetConfig+0x27c>)
 8006346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006348:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800634c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006350:	d011      	beq.n	8006376 <UART_SetConfig+0x1f6>
 8006352:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006356:	d817      	bhi.n	8006388 <UART_SetConfig+0x208>
 8006358:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800635c:	d011      	beq.n	8006382 <UART_SetConfig+0x202>
 800635e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006362:	d811      	bhi.n	8006388 <UART_SetConfig+0x208>
 8006364:	2b00      	cmp	r3, #0
 8006366:	d003      	beq.n	8006370 <UART_SetConfig+0x1f0>
 8006368:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800636c:	d006      	beq.n	800637c <UART_SetConfig+0x1fc>
 800636e:	e00b      	b.n	8006388 <UART_SetConfig+0x208>
 8006370:	2300      	movs	r3, #0
 8006372:	77fb      	strb	r3, [r7, #31]
 8006374:	e00d      	b.n	8006392 <UART_SetConfig+0x212>
 8006376:	2302      	movs	r3, #2
 8006378:	77fb      	strb	r3, [r7, #31]
 800637a:	e00a      	b.n	8006392 <UART_SetConfig+0x212>
 800637c:	2304      	movs	r3, #4
 800637e:	77fb      	strb	r3, [r7, #31]
 8006380:	e007      	b.n	8006392 <UART_SetConfig+0x212>
 8006382:	2308      	movs	r3, #8
 8006384:	77fb      	strb	r3, [r7, #31]
 8006386:	e004      	b.n	8006392 <UART_SetConfig+0x212>
 8006388:	2310      	movs	r3, #16
 800638a:	77fb      	strb	r3, [r7, #31]
 800638c:	e001      	b.n	8006392 <UART_SetConfig+0x212>
 800638e:	2310      	movs	r3, #16
 8006390:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	69db      	ldr	r3, [r3, #28]
 8006396:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800639a:	d16c      	bne.n	8006476 <UART_SetConfig+0x2f6>
  {
    switch (clocksource)
 800639c:	7ffb      	ldrb	r3, [r7, #31]
 800639e:	2b08      	cmp	r3, #8
 80063a0:	d838      	bhi.n	8006414 <UART_SetConfig+0x294>
 80063a2:	a201      	add	r2, pc, #4	; (adr r2, 80063a8 <UART_SetConfig+0x228>)
 80063a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063a8:	080063cd 	.word	0x080063cd
 80063ac:	080063d5 	.word	0x080063d5
 80063b0:	080063dd 	.word	0x080063dd
 80063b4:	08006415 	.word	0x08006415
 80063b8:	080063e3 	.word	0x080063e3
 80063bc:	08006415 	.word	0x08006415
 80063c0:	08006415 	.word	0x08006415
 80063c4:	08006415 	.word	0x08006415
 80063c8:	080063eb 	.word	0x080063eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063cc:	f7ff fb94 	bl	8005af8 <HAL_RCC_GetPCLK1Freq>
 80063d0:	61b8      	str	r0, [r7, #24]
        break;
 80063d2:	e024      	b.n	800641e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80063d4:	f7ff fbb2 	bl	8005b3c <HAL_RCC_GetPCLK2Freq>
 80063d8:	61b8      	str	r0, [r7, #24]
        break;
 80063da:	e020      	b.n	800641e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063dc:	4b0c      	ldr	r3, [pc, #48]	; (8006410 <UART_SetConfig+0x290>)
 80063de:	61bb      	str	r3, [r7, #24]
        break;
 80063e0:	e01d      	b.n	800641e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063e2:	f7ff fb13 	bl	8005a0c <HAL_RCC_GetSysClockFreq>
 80063e6:	61b8      	str	r0, [r7, #24]
        break;
 80063e8:	e019      	b.n	800641e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80063ee:	61bb      	str	r3, [r7, #24]
        break;
 80063f0:	e015      	b.n	800641e <UART_SetConfig+0x29e>
 80063f2:	bf00      	nop
 80063f4:	efff69f3 	.word	0xefff69f3
 80063f8:	40013800 	.word	0x40013800
 80063fc:	40021000 	.word	0x40021000
 8006400:	40004400 	.word	0x40004400
 8006404:	40004800 	.word	0x40004800
 8006408:	40004c00 	.word	0x40004c00
 800640c:	40005000 	.word	0x40005000
 8006410:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8006414:	2300      	movs	r3, #0
 8006416:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006418:	2301      	movs	r3, #1
 800641a:	77bb      	strb	r3, [r7, #30]
        break;
 800641c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800641e:	69bb      	ldr	r3, [r7, #24]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d075      	beq.n	8006510 <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006424:	69bb      	ldr	r3, [r7, #24]
 8006426:	005a      	lsls	r2, r3, #1
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	085b      	lsrs	r3, r3, #1
 800642e:	441a      	add	r2, r3
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	fbb2 f3f3 	udiv	r3, r2, r3
 8006438:	b29b      	uxth	r3, r3
 800643a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800643c:	693b      	ldr	r3, [r7, #16]
 800643e:	2b0f      	cmp	r3, #15
 8006440:	d916      	bls.n	8006470 <UART_SetConfig+0x2f0>
 8006442:	693b      	ldr	r3, [r7, #16]
 8006444:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006448:	d212      	bcs.n	8006470 <UART_SetConfig+0x2f0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800644a:	693b      	ldr	r3, [r7, #16]
 800644c:	b29b      	uxth	r3, r3
 800644e:	f023 030f 	bic.w	r3, r3, #15
 8006452:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006454:	693b      	ldr	r3, [r7, #16]
 8006456:	085b      	lsrs	r3, r3, #1
 8006458:	b29b      	uxth	r3, r3
 800645a:	f003 0307 	and.w	r3, r3, #7
 800645e:	b29a      	uxth	r2, r3
 8006460:	89fb      	ldrh	r3, [r7, #14]
 8006462:	4313      	orrs	r3, r2
 8006464:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	89fa      	ldrh	r2, [r7, #14]
 800646c:	60da      	str	r2, [r3, #12]
 800646e:	e04f      	b.n	8006510 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8006470:	2301      	movs	r3, #1
 8006472:	77bb      	strb	r3, [r7, #30]
 8006474:	e04c      	b.n	8006510 <UART_SetConfig+0x390>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006476:	7ffb      	ldrb	r3, [r7, #31]
 8006478:	2b08      	cmp	r3, #8
 800647a:	d828      	bhi.n	80064ce <UART_SetConfig+0x34e>
 800647c:	a201      	add	r2, pc, #4	; (adr r2, 8006484 <UART_SetConfig+0x304>)
 800647e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006482:	bf00      	nop
 8006484:	080064a9 	.word	0x080064a9
 8006488:	080064b1 	.word	0x080064b1
 800648c:	080064b9 	.word	0x080064b9
 8006490:	080064cf 	.word	0x080064cf
 8006494:	080064bf 	.word	0x080064bf
 8006498:	080064cf 	.word	0x080064cf
 800649c:	080064cf 	.word	0x080064cf
 80064a0:	080064cf 	.word	0x080064cf
 80064a4:	080064c7 	.word	0x080064c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064a8:	f7ff fb26 	bl	8005af8 <HAL_RCC_GetPCLK1Freq>
 80064ac:	61b8      	str	r0, [r7, #24]
        break;
 80064ae:	e013      	b.n	80064d8 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064b0:	f7ff fb44 	bl	8005b3c <HAL_RCC_GetPCLK2Freq>
 80064b4:	61b8      	str	r0, [r7, #24]
        break;
 80064b6:	e00f      	b.n	80064d8 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064b8:	4b1b      	ldr	r3, [pc, #108]	; (8006528 <UART_SetConfig+0x3a8>)
 80064ba:	61bb      	str	r3, [r7, #24]
        break;
 80064bc:	e00c      	b.n	80064d8 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064be:	f7ff faa5 	bl	8005a0c <HAL_RCC_GetSysClockFreq>
 80064c2:	61b8      	str	r0, [r7, #24]
        break;
 80064c4:	e008      	b.n	80064d8 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80064ca:	61bb      	str	r3, [r7, #24]
        break;
 80064cc:	e004      	b.n	80064d8 <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 80064ce:	2300      	movs	r3, #0
 80064d0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80064d2:	2301      	movs	r3, #1
 80064d4:	77bb      	strb	r3, [r7, #30]
        break;
 80064d6:	bf00      	nop
    }

    if (pclk != 0U)
 80064d8:	69bb      	ldr	r3, [r7, #24]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d018      	beq.n	8006510 <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	085a      	lsrs	r2, r3, #1
 80064e4:	69bb      	ldr	r3, [r7, #24]
 80064e6:	441a      	add	r2, r3
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	685b      	ldr	r3, [r3, #4]
 80064ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80064f0:	b29b      	uxth	r3, r3
 80064f2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	2b0f      	cmp	r3, #15
 80064f8:	d908      	bls.n	800650c <UART_SetConfig+0x38c>
 80064fa:	693b      	ldr	r3, [r7, #16]
 80064fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006500:	d204      	bcs.n	800650c <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	693a      	ldr	r2, [r7, #16]
 8006508:	60da      	str	r2, [r3, #12]
 800650a:	e001      	b.n	8006510 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 800650c:	2301      	movs	r3, #1
 800650e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2200      	movs	r2, #0
 8006514:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2200      	movs	r2, #0
 800651a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800651c:	7fbb      	ldrb	r3, [r7, #30]
}
 800651e:	4618      	mov	r0, r3
 8006520:	3720      	adds	r7, #32
 8006522:	46bd      	mov	sp, r7
 8006524:	bd80      	pop	{r7, pc}
 8006526:	bf00      	nop
 8006528:	007a1200 	.word	0x007a1200

0800652c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800652c:	b480      	push	{r7}
 800652e:	b083      	sub	sp, #12
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006538:	f003 0301 	and.w	r3, r3, #1
 800653c:	2b00      	cmp	r3, #0
 800653e:	d00a      	beq.n	8006556 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	430a      	orrs	r2, r1
 8006554:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800655a:	f003 0302 	and.w	r3, r3, #2
 800655e:	2b00      	cmp	r3, #0
 8006560:	d00a      	beq.n	8006578 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	430a      	orrs	r2, r1
 8006576:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800657c:	f003 0304 	and.w	r3, r3, #4
 8006580:	2b00      	cmp	r3, #0
 8006582:	d00a      	beq.n	800659a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	685b      	ldr	r3, [r3, #4]
 800658a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	430a      	orrs	r2, r1
 8006598:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800659e:	f003 0308 	and.w	r3, r3, #8
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d00a      	beq.n	80065bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	685b      	ldr	r3, [r3, #4]
 80065ac:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	430a      	orrs	r2, r1
 80065ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065c0:	f003 0310 	and.w	r3, r3, #16
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d00a      	beq.n	80065de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	689b      	ldr	r3, [r3, #8]
 80065ce:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	430a      	orrs	r2, r1
 80065dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065e2:	f003 0320 	and.w	r3, r3, #32
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d00a      	beq.n	8006600 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	689b      	ldr	r3, [r3, #8]
 80065f0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	430a      	orrs	r2, r1
 80065fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006604:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006608:	2b00      	cmp	r3, #0
 800660a:	d01a      	beq.n	8006642 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	685b      	ldr	r3, [r3, #4]
 8006612:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	430a      	orrs	r2, r1
 8006620:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006626:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800662a:	d10a      	bne.n	8006642 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	430a      	orrs	r2, r1
 8006640:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006646:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800664a:	2b00      	cmp	r3, #0
 800664c:	d00a      	beq.n	8006664 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	685b      	ldr	r3, [r3, #4]
 8006654:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	430a      	orrs	r2, r1
 8006662:	605a      	str	r2, [r3, #4]
  }
}
 8006664:	bf00      	nop
 8006666:	370c      	adds	r7, #12
 8006668:	46bd      	mov	sp, r7
 800666a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666e:	4770      	bx	lr

08006670 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b086      	sub	sp, #24
 8006674:	af02      	add	r7, sp, #8
 8006676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2200      	movs	r2, #0
 800667c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006680:	f7fb ffda 	bl	8002638 <HAL_GetTick>
 8006684:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f003 0308 	and.w	r3, r3, #8
 8006690:	2b08      	cmp	r3, #8
 8006692:	d10e      	bne.n	80066b2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006694:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006698:	9300      	str	r3, [sp, #0]
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2200      	movs	r2, #0
 800669e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f000 f82d 	bl	8006702 <UART_WaitOnFlagUntilTimeout>
 80066a8:	4603      	mov	r3, r0
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d001      	beq.n	80066b2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066ae:	2303      	movs	r3, #3
 80066b0:	e023      	b.n	80066fa <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f003 0304 	and.w	r3, r3, #4
 80066bc:	2b04      	cmp	r3, #4
 80066be:	d10e      	bne.n	80066de <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066c0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80066c4:	9300      	str	r3, [sp, #0]
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	2200      	movs	r2, #0
 80066ca:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f000 f817 	bl	8006702 <UART_WaitOnFlagUntilTimeout>
 80066d4:	4603      	mov	r3, r0
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d001      	beq.n	80066de <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066da:	2303      	movs	r3, #3
 80066dc:	e00d      	b.n	80066fa <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2220      	movs	r2, #32
 80066e2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2220      	movs	r2, #32
 80066e8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2200      	movs	r2, #0
 80066ee:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2200      	movs	r2, #0
 80066f4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80066f8:	2300      	movs	r3, #0
}
 80066fa:	4618      	mov	r0, r3
 80066fc:	3710      	adds	r7, #16
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}

08006702 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006702:	b580      	push	{r7, lr}
 8006704:	b09c      	sub	sp, #112	; 0x70
 8006706:	af00      	add	r7, sp, #0
 8006708:	60f8      	str	r0, [r7, #12]
 800670a:	60b9      	str	r1, [r7, #8]
 800670c:	603b      	str	r3, [r7, #0]
 800670e:	4613      	mov	r3, r2
 8006710:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006712:	e0a5      	b.n	8006860 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006714:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006716:	f1b3 3fff 	cmp.w	r3, #4294967295
 800671a:	f000 80a1 	beq.w	8006860 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800671e:	f7fb ff8b 	bl	8002638 <HAL_GetTick>
 8006722:	4602      	mov	r2, r0
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	1ad3      	subs	r3, r2, r3
 8006728:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800672a:	429a      	cmp	r2, r3
 800672c:	d302      	bcc.n	8006734 <UART_WaitOnFlagUntilTimeout+0x32>
 800672e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006730:	2b00      	cmp	r3, #0
 8006732:	d13e      	bne.n	80067b2 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800673a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800673c:	e853 3f00 	ldrex	r3, [r3]
 8006740:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006742:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006744:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006748:	667b      	str	r3, [r7, #100]	; 0x64
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	461a      	mov	r2, r3
 8006750:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006752:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006754:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006756:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006758:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800675a:	e841 2300 	strex	r3, r2, [r1]
 800675e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006760:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006762:	2b00      	cmp	r3, #0
 8006764:	d1e6      	bne.n	8006734 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	3308      	adds	r3, #8
 800676c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800676e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006770:	e853 3f00 	ldrex	r3, [r3]
 8006774:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006778:	f023 0301 	bic.w	r3, r3, #1
 800677c:	663b      	str	r3, [r7, #96]	; 0x60
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	3308      	adds	r3, #8
 8006784:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006786:	64ba      	str	r2, [r7, #72]	; 0x48
 8006788:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800678a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800678c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800678e:	e841 2300 	strex	r3, r2, [r1]
 8006792:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006794:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006796:	2b00      	cmp	r3, #0
 8006798:	d1e5      	bne.n	8006766 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	2220      	movs	r2, #32
 800679e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	2220      	movs	r2, #32
 80067a4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2200      	movs	r2, #0
 80067aa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80067ae:	2303      	movs	r3, #3
 80067b0:	e067      	b.n	8006882 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f003 0304 	and.w	r3, r3, #4
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d04f      	beq.n	8006860 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	69db      	ldr	r3, [r3, #28]
 80067c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80067ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067ce:	d147      	bne.n	8006860 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80067d8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067e2:	e853 3f00 	ldrex	r3, [r3]
 80067e6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80067e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ea:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80067ee:	66fb      	str	r3, [r7, #108]	; 0x6c
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	461a      	mov	r2, r3
 80067f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067f8:	637b      	str	r3, [r7, #52]	; 0x34
 80067fa:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067fc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80067fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006800:	e841 2300 	strex	r3, r2, [r1]
 8006804:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006806:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006808:	2b00      	cmp	r3, #0
 800680a:	d1e6      	bne.n	80067da <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	3308      	adds	r3, #8
 8006812:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	e853 3f00 	ldrex	r3, [r3]
 800681a:	613b      	str	r3, [r7, #16]
   return(result);
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	f023 0301 	bic.w	r3, r3, #1
 8006822:	66bb      	str	r3, [r7, #104]	; 0x68
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	3308      	adds	r3, #8
 800682a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800682c:	623a      	str	r2, [r7, #32]
 800682e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006830:	69f9      	ldr	r1, [r7, #28]
 8006832:	6a3a      	ldr	r2, [r7, #32]
 8006834:	e841 2300 	strex	r3, r2, [r1]
 8006838:	61bb      	str	r3, [r7, #24]
   return(result);
 800683a:	69bb      	ldr	r3, [r7, #24]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d1e5      	bne.n	800680c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	2220      	movs	r2, #32
 8006844:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	2220      	movs	r2, #32
 800684a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2220      	movs	r2, #32
 8006850:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	2200      	movs	r2, #0
 8006858:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800685c:	2303      	movs	r3, #3
 800685e:	e010      	b.n	8006882 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	69da      	ldr	r2, [r3, #28]
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	4013      	ands	r3, r2
 800686a:	68ba      	ldr	r2, [r7, #8]
 800686c:	429a      	cmp	r2, r3
 800686e:	bf0c      	ite	eq
 8006870:	2301      	moveq	r3, #1
 8006872:	2300      	movne	r3, #0
 8006874:	b2db      	uxtb	r3, r3
 8006876:	461a      	mov	r2, r3
 8006878:	79fb      	ldrb	r3, [r7, #7]
 800687a:	429a      	cmp	r2, r3
 800687c:	f43f af4a 	beq.w	8006714 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006880:	2300      	movs	r3, #0
}
 8006882:	4618      	mov	r0, r3
 8006884:	3770      	adds	r7, #112	; 0x70
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}
	...

0800688c <pow>:
 800688c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800688e:	ed2d 8b02 	vpush	{d8}
 8006892:	eeb0 8a40 	vmov.f32	s16, s0
 8006896:	eef0 8a60 	vmov.f32	s17, s1
 800689a:	ec55 4b11 	vmov	r4, r5, d1
 800689e:	f000 f867 	bl	8006970 <__ieee754_pow>
 80068a2:	4622      	mov	r2, r4
 80068a4:	462b      	mov	r3, r5
 80068a6:	4620      	mov	r0, r4
 80068a8:	4629      	mov	r1, r5
 80068aa:	ec57 6b10 	vmov	r6, r7, d0
 80068ae:	f7fa f945 	bl	8000b3c <__aeabi_dcmpun>
 80068b2:	2800      	cmp	r0, #0
 80068b4:	d13b      	bne.n	800692e <pow+0xa2>
 80068b6:	ec51 0b18 	vmov	r0, r1, d8
 80068ba:	2200      	movs	r2, #0
 80068bc:	2300      	movs	r3, #0
 80068be:	f7fa f90b 	bl	8000ad8 <__aeabi_dcmpeq>
 80068c2:	b1b8      	cbz	r0, 80068f4 <pow+0x68>
 80068c4:	2200      	movs	r2, #0
 80068c6:	2300      	movs	r3, #0
 80068c8:	4620      	mov	r0, r4
 80068ca:	4629      	mov	r1, r5
 80068cc:	f7fa f904 	bl	8000ad8 <__aeabi_dcmpeq>
 80068d0:	2800      	cmp	r0, #0
 80068d2:	d146      	bne.n	8006962 <pow+0xd6>
 80068d4:	ec45 4b10 	vmov	d0, r4, r5
 80068d8:	f000 fe63 	bl	80075a2 <finite>
 80068dc:	b338      	cbz	r0, 800692e <pow+0xa2>
 80068de:	2200      	movs	r2, #0
 80068e0:	2300      	movs	r3, #0
 80068e2:	4620      	mov	r0, r4
 80068e4:	4629      	mov	r1, r5
 80068e6:	f7fa f901 	bl	8000aec <__aeabi_dcmplt>
 80068ea:	b300      	cbz	r0, 800692e <pow+0xa2>
 80068ec:	f000 feea 	bl	80076c4 <__errno>
 80068f0:	2322      	movs	r3, #34	; 0x22
 80068f2:	e01b      	b.n	800692c <pow+0xa0>
 80068f4:	ec47 6b10 	vmov	d0, r6, r7
 80068f8:	f000 fe53 	bl	80075a2 <finite>
 80068fc:	b9e0      	cbnz	r0, 8006938 <pow+0xac>
 80068fe:	eeb0 0a48 	vmov.f32	s0, s16
 8006902:	eef0 0a68 	vmov.f32	s1, s17
 8006906:	f000 fe4c 	bl	80075a2 <finite>
 800690a:	b1a8      	cbz	r0, 8006938 <pow+0xac>
 800690c:	ec45 4b10 	vmov	d0, r4, r5
 8006910:	f000 fe47 	bl	80075a2 <finite>
 8006914:	b180      	cbz	r0, 8006938 <pow+0xac>
 8006916:	4632      	mov	r2, r6
 8006918:	463b      	mov	r3, r7
 800691a:	4630      	mov	r0, r6
 800691c:	4639      	mov	r1, r7
 800691e:	f7fa f90d 	bl	8000b3c <__aeabi_dcmpun>
 8006922:	2800      	cmp	r0, #0
 8006924:	d0e2      	beq.n	80068ec <pow+0x60>
 8006926:	f000 fecd 	bl	80076c4 <__errno>
 800692a:	2321      	movs	r3, #33	; 0x21
 800692c:	6003      	str	r3, [r0, #0]
 800692e:	ecbd 8b02 	vpop	{d8}
 8006932:	ec47 6b10 	vmov	d0, r6, r7
 8006936:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006938:	2200      	movs	r2, #0
 800693a:	2300      	movs	r3, #0
 800693c:	4630      	mov	r0, r6
 800693e:	4639      	mov	r1, r7
 8006940:	f7fa f8ca 	bl	8000ad8 <__aeabi_dcmpeq>
 8006944:	2800      	cmp	r0, #0
 8006946:	d0f2      	beq.n	800692e <pow+0xa2>
 8006948:	eeb0 0a48 	vmov.f32	s0, s16
 800694c:	eef0 0a68 	vmov.f32	s1, s17
 8006950:	f000 fe27 	bl	80075a2 <finite>
 8006954:	2800      	cmp	r0, #0
 8006956:	d0ea      	beq.n	800692e <pow+0xa2>
 8006958:	ec45 4b10 	vmov	d0, r4, r5
 800695c:	f000 fe21 	bl	80075a2 <finite>
 8006960:	e7c3      	b.n	80068ea <pow+0x5e>
 8006962:	4f01      	ldr	r7, [pc, #4]	; (8006968 <pow+0xdc>)
 8006964:	2600      	movs	r6, #0
 8006966:	e7e2      	b.n	800692e <pow+0xa2>
 8006968:	3ff00000 	.word	0x3ff00000
 800696c:	00000000 	.word	0x00000000

08006970 <__ieee754_pow>:
 8006970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006974:	ed2d 8b06 	vpush	{d8-d10}
 8006978:	b089      	sub	sp, #36	; 0x24
 800697a:	ed8d 1b00 	vstr	d1, [sp]
 800697e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8006982:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8006986:	ea58 0102 	orrs.w	r1, r8, r2
 800698a:	ec57 6b10 	vmov	r6, r7, d0
 800698e:	d115      	bne.n	80069bc <__ieee754_pow+0x4c>
 8006990:	19b3      	adds	r3, r6, r6
 8006992:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8006996:	4152      	adcs	r2, r2
 8006998:	4299      	cmp	r1, r3
 800699a:	4b89      	ldr	r3, [pc, #548]	; (8006bc0 <__ieee754_pow+0x250>)
 800699c:	4193      	sbcs	r3, r2
 800699e:	f080 84d2 	bcs.w	8007346 <__ieee754_pow+0x9d6>
 80069a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80069a6:	4630      	mov	r0, r6
 80069a8:	4639      	mov	r1, r7
 80069aa:	f7f9 fc77 	bl	800029c <__adddf3>
 80069ae:	ec41 0b10 	vmov	d0, r0, r1
 80069b2:	b009      	add	sp, #36	; 0x24
 80069b4:	ecbd 8b06 	vpop	{d8-d10}
 80069b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069bc:	4b81      	ldr	r3, [pc, #516]	; (8006bc4 <__ieee754_pow+0x254>)
 80069be:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80069c2:	429c      	cmp	r4, r3
 80069c4:	ee10 aa10 	vmov	sl, s0
 80069c8:	463d      	mov	r5, r7
 80069ca:	dc06      	bgt.n	80069da <__ieee754_pow+0x6a>
 80069cc:	d101      	bne.n	80069d2 <__ieee754_pow+0x62>
 80069ce:	2e00      	cmp	r6, #0
 80069d0:	d1e7      	bne.n	80069a2 <__ieee754_pow+0x32>
 80069d2:	4598      	cmp	r8, r3
 80069d4:	dc01      	bgt.n	80069da <__ieee754_pow+0x6a>
 80069d6:	d10f      	bne.n	80069f8 <__ieee754_pow+0x88>
 80069d8:	b172      	cbz	r2, 80069f8 <__ieee754_pow+0x88>
 80069da:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80069de:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80069e2:	ea55 050a 	orrs.w	r5, r5, sl
 80069e6:	d1dc      	bne.n	80069a2 <__ieee754_pow+0x32>
 80069e8:	e9dd 3200 	ldrd	r3, r2, [sp]
 80069ec:	18db      	adds	r3, r3, r3
 80069ee:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80069f2:	4152      	adcs	r2, r2
 80069f4:	429d      	cmp	r5, r3
 80069f6:	e7d0      	b.n	800699a <__ieee754_pow+0x2a>
 80069f8:	2d00      	cmp	r5, #0
 80069fa:	da3b      	bge.n	8006a74 <__ieee754_pow+0x104>
 80069fc:	4b72      	ldr	r3, [pc, #456]	; (8006bc8 <__ieee754_pow+0x258>)
 80069fe:	4598      	cmp	r8, r3
 8006a00:	dc51      	bgt.n	8006aa6 <__ieee754_pow+0x136>
 8006a02:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8006a06:	4598      	cmp	r8, r3
 8006a08:	f340 84ac 	ble.w	8007364 <__ieee754_pow+0x9f4>
 8006a0c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8006a10:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006a14:	2b14      	cmp	r3, #20
 8006a16:	dd0f      	ble.n	8006a38 <__ieee754_pow+0xc8>
 8006a18:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8006a1c:	fa22 f103 	lsr.w	r1, r2, r3
 8006a20:	fa01 f303 	lsl.w	r3, r1, r3
 8006a24:	4293      	cmp	r3, r2
 8006a26:	f040 849d 	bne.w	8007364 <__ieee754_pow+0x9f4>
 8006a2a:	f001 0101 	and.w	r1, r1, #1
 8006a2e:	f1c1 0302 	rsb	r3, r1, #2
 8006a32:	9304      	str	r3, [sp, #16]
 8006a34:	b182      	cbz	r2, 8006a58 <__ieee754_pow+0xe8>
 8006a36:	e05f      	b.n	8006af8 <__ieee754_pow+0x188>
 8006a38:	2a00      	cmp	r2, #0
 8006a3a:	d15b      	bne.n	8006af4 <__ieee754_pow+0x184>
 8006a3c:	f1c3 0314 	rsb	r3, r3, #20
 8006a40:	fa48 f103 	asr.w	r1, r8, r3
 8006a44:	fa01 f303 	lsl.w	r3, r1, r3
 8006a48:	4543      	cmp	r3, r8
 8006a4a:	f040 8488 	bne.w	800735e <__ieee754_pow+0x9ee>
 8006a4e:	f001 0101 	and.w	r1, r1, #1
 8006a52:	f1c1 0302 	rsb	r3, r1, #2
 8006a56:	9304      	str	r3, [sp, #16]
 8006a58:	4b5c      	ldr	r3, [pc, #368]	; (8006bcc <__ieee754_pow+0x25c>)
 8006a5a:	4598      	cmp	r8, r3
 8006a5c:	d132      	bne.n	8006ac4 <__ieee754_pow+0x154>
 8006a5e:	f1b9 0f00 	cmp.w	r9, #0
 8006a62:	f280 8478 	bge.w	8007356 <__ieee754_pow+0x9e6>
 8006a66:	4959      	ldr	r1, [pc, #356]	; (8006bcc <__ieee754_pow+0x25c>)
 8006a68:	4632      	mov	r2, r6
 8006a6a:	463b      	mov	r3, r7
 8006a6c:	2000      	movs	r0, #0
 8006a6e:	f7f9 fef5 	bl	800085c <__aeabi_ddiv>
 8006a72:	e79c      	b.n	80069ae <__ieee754_pow+0x3e>
 8006a74:	2300      	movs	r3, #0
 8006a76:	9304      	str	r3, [sp, #16]
 8006a78:	2a00      	cmp	r2, #0
 8006a7a:	d13d      	bne.n	8006af8 <__ieee754_pow+0x188>
 8006a7c:	4b51      	ldr	r3, [pc, #324]	; (8006bc4 <__ieee754_pow+0x254>)
 8006a7e:	4598      	cmp	r8, r3
 8006a80:	d1ea      	bne.n	8006a58 <__ieee754_pow+0xe8>
 8006a82:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8006a86:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8006a8a:	ea53 030a 	orrs.w	r3, r3, sl
 8006a8e:	f000 845a 	beq.w	8007346 <__ieee754_pow+0x9d6>
 8006a92:	4b4f      	ldr	r3, [pc, #316]	; (8006bd0 <__ieee754_pow+0x260>)
 8006a94:	429c      	cmp	r4, r3
 8006a96:	dd08      	ble.n	8006aaa <__ieee754_pow+0x13a>
 8006a98:	f1b9 0f00 	cmp.w	r9, #0
 8006a9c:	f2c0 8457 	blt.w	800734e <__ieee754_pow+0x9de>
 8006aa0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006aa4:	e783      	b.n	80069ae <__ieee754_pow+0x3e>
 8006aa6:	2302      	movs	r3, #2
 8006aa8:	e7e5      	b.n	8006a76 <__ieee754_pow+0x106>
 8006aaa:	f1b9 0f00 	cmp.w	r9, #0
 8006aae:	f04f 0000 	mov.w	r0, #0
 8006ab2:	f04f 0100 	mov.w	r1, #0
 8006ab6:	f6bf af7a 	bge.w	80069ae <__ieee754_pow+0x3e>
 8006aba:	e9dd 0300 	ldrd	r0, r3, [sp]
 8006abe:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006ac2:	e774      	b.n	80069ae <__ieee754_pow+0x3e>
 8006ac4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8006ac8:	d106      	bne.n	8006ad8 <__ieee754_pow+0x168>
 8006aca:	4632      	mov	r2, r6
 8006acc:	463b      	mov	r3, r7
 8006ace:	4630      	mov	r0, r6
 8006ad0:	4639      	mov	r1, r7
 8006ad2:	f7f9 fd99 	bl	8000608 <__aeabi_dmul>
 8006ad6:	e76a      	b.n	80069ae <__ieee754_pow+0x3e>
 8006ad8:	4b3e      	ldr	r3, [pc, #248]	; (8006bd4 <__ieee754_pow+0x264>)
 8006ada:	4599      	cmp	r9, r3
 8006adc:	d10c      	bne.n	8006af8 <__ieee754_pow+0x188>
 8006ade:	2d00      	cmp	r5, #0
 8006ae0:	db0a      	blt.n	8006af8 <__ieee754_pow+0x188>
 8006ae2:	ec47 6b10 	vmov	d0, r6, r7
 8006ae6:	b009      	add	sp, #36	; 0x24
 8006ae8:	ecbd 8b06 	vpop	{d8-d10}
 8006aec:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006af0:	f000 bc6c 	b.w	80073cc <__ieee754_sqrt>
 8006af4:	2300      	movs	r3, #0
 8006af6:	9304      	str	r3, [sp, #16]
 8006af8:	ec47 6b10 	vmov	d0, r6, r7
 8006afc:	f000 fd48 	bl	8007590 <fabs>
 8006b00:	ec51 0b10 	vmov	r0, r1, d0
 8006b04:	f1ba 0f00 	cmp.w	sl, #0
 8006b08:	d129      	bne.n	8006b5e <__ieee754_pow+0x1ee>
 8006b0a:	b124      	cbz	r4, 8006b16 <__ieee754_pow+0x1a6>
 8006b0c:	4b2f      	ldr	r3, [pc, #188]	; (8006bcc <__ieee754_pow+0x25c>)
 8006b0e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8006b12:	429a      	cmp	r2, r3
 8006b14:	d123      	bne.n	8006b5e <__ieee754_pow+0x1ee>
 8006b16:	f1b9 0f00 	cmp.w	r9, #0
 8006b1a:	da05      	bge.n	8006b28 <__ieee754_pow+0x1b8>
 8006b1c:	4602      	mov	r2, r0
 8006b1e:	460b      	mov	r3, r1
 8006b20:	2000      	movs	r0, #0
 8006b22:	492a      	ldr	r1, [pc, #168]	; (8006bcc <__ieee754_pow+0x25c>)
 8006b24:	f7f9 fe9a 	bl	800085c <__aeabi_ddiv>
 8006b28:	2d00      	cmp	r5, #0
 8006b2a:	f6bf af40 	bge.w	80069ae <__ieee754_pow+0x3e>
 8006b2e:	9b04      	ldr	r3, [sp, #16]
 8006b30:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8006b34:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8006b38:	4323      	orrs	r3, r4
 8006b3a:	d108      	bne.n	8006b4e <__ieee754_pow+0x1de>
 8006b3c:	4602      	mov	r2, r0
 8006b3e:	460b      	mov	r3, r1
 8006b40:	4610      	mov	r0, r2
 8006b42:	4619      	mov	r1, r3
 8006b44:	f7f9 fba8 	bl	8000298 <__aeabi_dsub>
 8006b48:	4602      	mov	r2, r0
 8006b4a:	460b      	mov	r3, r1
 8006b4c:	e78f      	b.n	8006a6e <__ieee754_pow+0xfe>
 8006b4e:	9b04      	ldr	r3, [sp, #16]
 8006b50:	2b01      	cmp	r3, #1
 8006b52:	f47f af2c 	bne.w	80069ae <__ieee754_pow+0x3e>
 8006b56:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006b5a:	4619      	mov	r1, r3
 8006b5c:	e727      	b.n	80069ae <__ieee754_pow+0x3e>
 8006b5e:	0feb      	lsrs	r3, r5, #31
 8006b60:	3b01      	subs	r3, #1
 8006b62:	9306      	str	r3, [sp, #24]
 8006b64:	9a06      	ldr	r2, [sp, #24]
 8006b66:	9b04      	ldr	r3, [sp, #16]
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	d102      	bne.n	8006b72 <__ieee754_pow+0x202>
 8006b6c:	4632      	mov	r2, r6
 8006b6e:	463b      	mov	r3, r7
 8006b70:	e7e6      	b.n	8006b40 <__ieee754_pow+0x1d0>
 8006b72:	4b19      	ldr	r3, [pc, #100]	; (8006bd8 <__ieee754_pow+0x268>)
 8006b74:	4598      	cmp	r8, r3
 8006b76:	f340 80fb 	ble.w	8006d70 <__ieee754_pow+0x400>
 8006b7a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8006b7e:	4598      	cmp	r8, r3
 8006b80:	4b13      	ldr	r3, [pc, #76]	; (8006bd0 <__ieee754_pow+0x260>)
 8006b82:	dd0c      	ble.n	8006b9e <__ieee754_pow+0x22e>
 8006b84:	429c      	cmp	r4, r3
 8006b86:	dc0f      	bgt.n	8006ba8 <__ieee754_pow+0x238>
 8006b88:	f1b9 0f00 	cmp.w	r9, #0
 8006b8c:	da0f      	bge.n	8006bae <__ieee754_pow+0x23e>
 8006b8e:	2000      	movs	r0, #0
 8006b90:	b009      	add	sp, #36	; 0x24
 8006b92:	ecbd 8b06 	vpop	{d8-d10}
 8006b96:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b9a:	f000 bcf0 	b.w	800757e <__math_oflow>
 8006b9e:	429c      	cmp	r4, r3
 8006ba0:	dbf2      	blt.n	8006b88 <__ieee754_pow+0x218>
 8006ba2:	4b0a      	ldr	r3, [pc, #40]	; (8006bcc <__ieee754_pow+0x25c>)
 8006ba4:	429c      	cmp	r4, r3
 8006ba6:	dd19      	ble.n	8006bdc <__ieee754_pow+0x26c>
 8006ba8:	f1b9 0f00 	cmp.w	r9, #0
 8006bac:	dcef      	bgt.n	8006b8e <__ieee754_pow+0x21e>
 8006bae:	2000      	movs	r0, #0
 8006bb0:	b009      	add	sp, #36	; 0x24
 8006bb2:	ecbd 8b06 	vpop	{d8-d10}
 8006bb6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bba:	f000 bcd7 	b.w	800756c <__math_uflow>
 8006bbe:	bf00      	nop
 8006bc0:	fff00000 	.word	0xfff00000
 8006bc4:	7ff00000 	.word	0x7ff00000
 8006bc8:	433fffff 	.word	0x433fffff
 8006bcc:	3ff00000 	.word	0x3ff00000
 8006bd0:	3fefffff 	.word	0x3fefffff
 8006bd4:	3fe00000 	.word	0x3fe00000
 8006bd8:	41e00000 	.word	0x41e00000
 8006bdc:	4b60      	ldr	r3, [pc, #384]	; (8006d60 <__ieee754_pow+0x3f0>)
 8006bde:	2200      	movs	r2, #0
 8006be0:	f7f9 fb5a 	bl	8000298 <__aeabi_dsub>
 8006be4:	a354      	add	r3, pc, #336	; (adr r3, 8006d38 <__ieee754_pow+0x3c8>)
 8006be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bea:	4604      	mov	r4, r0
 8006bec:	460d      	mov	r5, r1
 8006bee:	f7f9 fd0b 	bl	8000608 <__aeabi_dmul>
 8006bf2:	a353      	add	r3, pc, #332	; (adr r3, 8006d40 <__ieee754_pow+0x3d0>)
 8006bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bf8:	4606      	mov	r6, r0
 8006bfa:	460f      	mov	r7, r1
 8006bfc:	4620      	mov	r0, r4
 8006bfe:	4629      	mov	r1, r5
 8006c00:	f7f9 fd02 	bl	8000608 <__aeabi_dmul>
 8006c04:	4b57      	ldr	r3, [pc, #348]	; (8006d64 <__ieee754_pow+0x3f4>)
 8006c06:	4682      	mov	sl, r0
 8006c08:	468b      	mov	fp, r1
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	4620      	mov	r0, r4
 8006c0e:	4629      	mov	r1, r5
 8006c10:	f7f9 fcfa 	bl	8000608 <__aeabi_dmul>
 8006c14:	4602      	mov	r2, r0
 8006c16:	460b      	mov	r3, r1
 8006c18:	a14b      	add	r1, pc, #300	; (adr r1, 8006d48 <__ieee754_pow+0x3d8>)
 8006c1a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c1e:	f7f9 fb3b 	bl	8000298 <__aeabi_dsub>
 8006c22:	4622      	mov	r2, r4
 8006c24:	462b      	mov	r3, r5
 8006c26:	f7f9 fcef 	bl	8000608 <__aeabi_dmul>
 8006c2a:	4602      	mov	r2, r0
 8006c2c:	460b      	mov	r3, r1
 8006c2e:	2000      	movs	r0, #0
 8006c30:	494d      	ldr	r1, [pc, #308]	; (8006d68 <__ieee754_pow+0x3f8>)
 8006c32:	f7f9 fb31 	bl	8000298 <__aeabi_dsub>
 8006c36:	4622      	mov	r2, r4
 8006c38:	4680      	mov	r8, r0
 8006c3a:	4689      	mov	r9, r1
 8006c3c:	462b      	mov	r3, r5
 8006c3e:	4620      	mov	r0, r4
 8006c40:	4629      	mov	r1, r5
 8006c42:	f7f9 fce1 	bl	8000608 <__aeabi_dmul>
 8006c46:	4602      	mov	r2, r0
 8006c48:	460b      	mov	r3, r1
 8006c4a:	4640      	mov	r0, r8
 8006c4c:	4649      	mov	r1, r9
 8006c4e:	f7f9 fcdb 	bl	8000608 <__aeabi_dmul>
 8006c52:	a33f      	add	r3, pc, #252	; (adr r3, 8006d50 <__ieee754_pow+0x3e0>)
 8006c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c58:	f7f9 fcd6 	bl	8000608 <__aeabi_dmul>
 8006c5c:	4602      	mov	r2, r0
 8006c5e:	460b      	mov	r3, r1
 8006c60:	4650      	mov	r0, sl
 8006c62:	4659      	mov	r1, fp
 8006c64:	f7f9 fb18 	bl	8000298 <__aeabi_dsub>
 8006c68:	4602      	mov	r2, r0
 8006c6a:	460b      	mov	r3, r1
 8006c6c:	4680      	mov	r8, r0
 8006c6e:	4689      	mov	r9, r1
 8006c70:	4630      	mov	r0, r6
 8006c72:	4639      	mov	r1, r7
 8006c74:	f7f9 fb12 	bl	800029c <__adddf3>
 8006c78:	2000      	movs	r0, #0
 8006c7a:	4632      	mov	r2, r6
 8006c7c:	463b      	mov	r3, r7
 8006c7e:	4604      	mov	r4, r0
 8006c80:	460d      	mov	r5, r1
 8006c82:	f7f9 fb09 	bl	8000298 <__aeabi_dsub>
 8006c86:	4602      	mov	r2, r0
 8006c88:	460b      	mov	r3, r1
 8006c8a:	4640      	mov	r0, r8
 8006c8c:	4649      	mov	r1, r9
 8006c8e:	f7f9 fb03 	bl	8000298 <__aeabi_dsub>
 8006c92:	9b04      	ldr	r3, [sp, #16]
 8006c94:	9a06      	ldr	r2, [sp, #24]
 8006c96:	3b01      	subs	r3, #1
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	4682      	mov	sl, r0
 8006c9c:	468b      	mov	fp, r1
 8006c9e:	f040 81e7 	bne.w	8007070 <__ieee754_pow+0x700>
 8006ca2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8006d58 <__ieee754_pow+0x3e8>
 8006ca6:	eeb0 8a47 	vmov.f32	s16, s14
 8006caa:	eef0 8a67 	vmov.f32	s17, s15
 8006cae:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006cb2:	2600      	movs	r6, #0
 8006cb4:	4632      	mov	r2, r6
 8006cb6:	463b      	mov	r3, r7
 8006cb8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006cbc:	f7f9 faec 	bl	8000298 <__aeabi_dsub>
 8006cc0:	4622      	mov	r2, r4
 8006cc2:	462b      	mov	r3, r5
 8006cc4:	f7f9 fca0 	bl	8000608 <__aeabi_dmul>
 8006cc8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ccc:	4680      	mov	r8, r0
 8006cce:	4689      	mov	r9, r1
 8006cd0:	4650      	mov	r0, sl
 8006cd2:	4659      	mov	r1, fp
 8006cd4:	f7f9 fc98 	bl	8000608 <__aeabi_dmul>
 8006cd8:	4602      	mov	r2, r0
 8006cda:	460b      	mov	r3, r1
 8006cdc:	4640      	mov	r0, r8
 8006cde:	4649      	mov	r1, r9
 8006ce0:	f7f9 fadc 	bl	800029c <__adddf3>
 8006ce4:	4632      	mov	r2, r6
 8006ce6:	463b      	mov	r3, r7
 8006ce8:	4680      	mov	r8, r0
 8006cea:	4689      	mov	r9, r1
 8006cec:	4620      	mov	r0, r4
 8006cee:	4629      	mov	r1, r5
 8006cf0:	f7f9 fc8a 	bl	8000608 <__aeabi_dmul>
 8006cf4:	460b      	mov	r3, r1
 8006cf6:	4604      	mov	r4, r0
 8006cf8:	460d      	mov	r5, r1
 8006cfa:	4602      	mov	r2, r0
 8006cfc:	4649      	mov	r1, r9
 8006cfe:	4640      	mov	r0, r8
 8006d00:	f7f9 facc 	bl	800029c <__adddf3>
 8006d04:	4b19      	ldr	r3, [pc, #100]	; (8006d6c <__ieee754_pow+0x3fc>)
 8006d06:	4299      	cmp	r1, r3
 8006d08:	ec45 4b19 	vmov	d9, r4, r5
 8006d0c:	4606      	mov	r6, r0
 8006d0e:	460f      	mov	r7, r1
 8006d10:	468b      	mov	fp, r1
 8006d12:	f340 82f1 	ble.w	80072f8 <__ieee754_pow+0x988>
 8006d16:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8006d1a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8006d1e:	4303      	orrs	r3, r0
 8006d20:	f000 81e4 	beq.w	80070ec <__ieee754_pow+0x77c>
 8006d24:	ec51 0b18 	vmov	r0, r1, d8
 8006d28:	2200      	movs	r2, #0
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	f7f9 fede 	bl	8000aec <__aeabi_dcmplt>
 8006d30:	3800      	subs	r0, #0
 8006d32:	bf18      	it	ne
 8006d34:	2001      	movne	r0, #1
 8006d36:	e72b      	b.n	8006b90 <__ieee754_pow+0x220>
 8006d38:	60000000 	.word	0x60000000
 8006d3c:	3ff71547 	.word	0x3ff71547
 8006d40:	f85ddf44 	.word	0xf85ddf44
 8006d44:	3e54ae0b 	.word	0x3e54ae0b
 8006d48:	55555555 	.word	0x55555555
 8006d4c:	3fd55555 	.word	0x3fd55555
 8006d50:	652b82fe 	.word	0x652b82fe
 8006d54:	3ff71547 	.word	0x3ff71547
 8006d58:	00000000 	.word	0x00000000
 8006d5c:	bff00000 	.word	0xbff00000
 8006d60:	3ff00000 	.word	0x3ff00000
 8006d64:	3fd00000 	.word	0x3fd00000
 8006d68:	3fe00000 	.word	0x3fe00000
 8006d6c:	408fffff 	.word	0x408fffff
 8006d70:	4bd5      	ldr	r3, [pc, #852]	; (80070c8 <__ieee754_pow+0x758>)
 8006d72:	402b      	ands	r3, r5
 8006d74:	2200      	movs	r2, #0
 8006d76:	b92b      	cbnz	r3, 8006d84 <__ieee754_pow+0x414>
 8006d78:	4bd4      	ldr	r3, [pc, #848]	; (80070cc <__ieee754_pow+0x75c>)
 8006d7a:	f7f9 fc45 	bl	8000608 <__aeabi_dmul>
 8006d7e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8006d82:	460c      	mov	r4, r1
 8006d84:	1523      	asrs	r3, r4, #20
 8006d86:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006d8a:	4413      	add	r3, r2
 8006d8c:	9305      	str	r3, [sp, #20]
 8006d8e:	4bd0      	ldr	r3, [pc, #832]	; (80070d0 <__ieee754_pow+0x760>)
 8006d90:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8006d94:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8006d98:	429c      	cmp	r4, r3
 8006d9a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006d9e:	dd08      	ble.n	8006db2 <__ieee754_pow+0x442>
 8006da0:	4bcc      	ldr	r3, [pc, #816]	; (80070d4 <__ieee754_pow+0x764>)
 8006da2:	429c      	cmp	r4, r3
 8006da4:	f340 8162 	ble.w	800706c <__ieee754_pow+0x6fc>
 8006da8:	9b05      	ldr	r3, [sp, #20]
 8006daa:	3301      	adds	r3, #1
 8006dac:	9305      	str	r3, [sp, #20]
 8006dae:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8006db2:	2400      	movs	r4, #0
 8006db4:	00e3      	lsls	r3, r4, #3
 8006db6:	9307      	str	r3, [sp, #28]
 8006db8:	4bc7      	ldr	r3, [pc, #796]	; (80070d8 <__ieee754_pow+0x768>)
 8006dba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006dbe:	ed93 7b00 	vldr	d7, [r3]
 8006dc2:	4629      	mov	r1, r5
 8006dc4:	ec53 2b17 	vmov	r2, r3, d7
 8006dc8:	eeb0 9a47 	vmov.f32	s18, s14
 8006dcc:	eef0 9a67 	vmov.f32	s19, s15
 8006dd0:	4682      	mov	sl, r0
 8006dd2:	f7f9 fa61 	bl	8000298 <__aeabi_dsub>
 8006dd6:	4652      	mov	r2, sl
 8006dd8:	4606      	mov	r6, r0
 8006dda:	460f      	mov	r7, r1
 8006ddc:	462b      	mov	r3, r5
 8006dde:	ec51 0b19 	vmov	r0, r1, d9
 8006de2:	f7f9 fa5b 	bl	800029c <__adddf3>
 8006de6:	4602      	mov	r2, r0
 8006de8:	460b      	mov	r3, r1
 8006dea:	2000      	movs	r0, #0
 8006dec:	49bb      	ldr	r1, [pc, #748]	; (80070dc <__ieee754_pow+0x76c>)
 8006dee:	f7f9 fd35 	bl	800085c <__aeabi_ddiv>
 8006df2:	ec41 0b1a 	vmov	d10, r0, r1
 8006df6:	4602      	mov	r2, r0
 8006df8:	460b      	mov	r3, r1
 8006dfa:	4630      	mov	r0, r6
 8006dfc:	4639      	mov	r1, r7
 8006dfe:	f7f9 fc03 	bl	8000608 <__aeabi_dmul>
 8006e02:	2300      	movs	r3, #0
 8006e04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e08:	9302      	str	r3, [sp, #8]
 8006e0a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006e0e:	46ab      	mov	fp, r5
 8006e10:	106d      	asrs	r5, r5, #1
 8006e12:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8006e16:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8006e1a:	ec41 0b18 	vmov	d8, r0, r1
 8006e1e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8006e22:	2200      	movs	r2, #0
 8006e24:	4640      	mov	r0, r8
 8006e26:	4649      	mov	r1, r9
 8006e28:	4614      	mov	r4, r2
 8006e2a:	461d      	mov	r5, r3
 8006e2c:	f7f9 fbec 	bl	8000608 <__aeabi_dmul>
 8006e30:	4602      	mov	r2, r0
 8006e32:	460b      	mov	r3, r1
 8006e34:	4630      	mov	r0, r6
 8006e36:	4639      	mov	r1, r7
 8006e38:	f7f9 fa2e 	bl	8000298 <__aeabi_dsub>
 8006e3c:	ec53 2b19 	vmov	r2, r3, d9
 8006e40:	4606      	mov	r6, r0
 8006e42:	460f      	mov	r7, r1
 8006e44:	4620      	mov	r0, r4
 8006e46:	4629      	mov	r1, r5
 8006e48:	f7f9 fa26 	bl	8000298 <__aeabi_dsub>
 8006e4c:	4602      	mov	r2, r0
 8006e4e:	460b      	mov	r3, r1
 8006e50:	4650      	mov	r0, sl
 8006e52:	4659      	mov	r1, fp
 8006e54:	f7f9 fa20 	bl	8000298 <__aeabi_dsub>
 8006e58:	4642      	mov	r2, r8
 8006e5a:	464b      	mov	r3, r9
 8006e5c:	f7f9 fbd4 	bl	8000608 <__aeabi_dmul>
 8006e60:	4602      	mov	r2, r0
 8006e62:	460b      	mov	r3, r1
 8006e64:	4630      	mov	r0, r6
 8006e66:	4639      	mov	r1, r7
 8006e68:	f7f9 fa16 	bl	8000298 <__aeabi_dsub>
 8006e6c:	ec53 2b1a 	vmov	r2, r3, d10
 8006e70:	f7f9 fbca 	bl	8000608 <__aeabi_dmul>
 8006e74:	ec53 2b18 	vmov	r2, r3, d8
 8006e78:	ec41 0b19 	vmov	d9, r0, r1
 8006e7c:	ec51 0b18 	vmov	r0, r1, d8
 8006e80:	f7f9 fbc2 	bl	8000608 <__aeabi_dmul>
 8006e84:	a37c      	add	r3, pc, #496	; (adr r3, 8007078 <__ieee754_pow+0x708>)
 8006e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e8a:	4604      	mov	r4, r0
 8006e8c:	460d      	mov	r5, r1
 8006e8e:	f7f9 fbbb 	bl	8000608 <__aeabi_dmul>
 8006e92:	a37b      	add	r3, pc, #492	; (adr r3, 8007080 <__ieee754_pow+0x710>)
 8006e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e98:	f7f9 fa00 	bl	800029c <__adddf3>
 8006e9c:	4622      	mov	r2, r4
 8006e9e:	462b      	mov	r3, r5
 8006ea0:	f7f9 fbb2 	bl	8000608 <__aeabi_dmul>
 8006ea4:	a378      	add	r3, pc, #480	; (adr r3, 8007088 <__ieee754_pow+0x718>)
 8006ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eaa:	f7f9 f9f7 	bl	800029c <__adddf3>
 8006eae:	4622      	mov	r2, r4
 8006eb0:	462b      	mov	r3, r5
 8006eb2:	f7f9 fba9 	bl	8000608 <__aeabi_dmul>
 8006eb6:	a376      	add	r3, pc, #472	; (adr r3, 8007090 <__ieee754_pow+0x720>)
 8006eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ebc:	f7f9 f9ee 	bl	800029c <__adddf3>
 8006ec0:	4622      	mov	r2, r4
 8006ec2:	462b      	mov	r3, r5
 8006ec4:	f7f9 fba0 	bl	8000608 <__aeabi_dmul>
 8006ec8:	a373      	add	r3, pc, #460	; (adr r3, 8007098 <__ieee754_pow+0x728>)
 8006eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ece:	f7f9 f9e5 	bl	800029c <__adddf3>
 8006ed2:	4622      	mov	r2, r4
 8006ed4:	462b      	mov	r3, r5
 8006ed6:	f7f9 fb97 	bl	8000608 <__aeabi_dmul>
 8006eda:	a371      	add	r3, pc, #452	; (adr r3, 80070a0 <__ieee754_pow+0x730>)
 8006edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ee0:	f7f9 f9dc 	bl	800029c <__adddf3>
 8006ee4:	4622      	mov	r2, r4
 8006ee6:	4606      	mov	r6, r0
 8006ee8:	460f      	mov	r7, r1
 8006eea:	462b      	mov	r3, r5
 8006eec:	4620      	mov	r0, r4
 8006eee:	4629      	mov	r1, r5
 8006ef0:	f7f9 fb8a 	bl	8000608 <__aeabi_dmul>
 8006ef4:	4602      	mov	r2, r0
 8006ef6:	460b      	mov	r3, r1
 8006ef8:	4630      	mov	r0, r6
 8006efa:	4639      	mov	r1, r7
 8006efc:	f7f9 fb84 	bl	8000608 <__aeabi_dmul>
 8006f00:	4642      	mov	r2, r8
 8006f02:	4604      	mov	r4, r0
 8006f04:	460d      	mov	r5, r1
 8006f06:	464b      	mov	r3, r9
 8006f08:	ec51 0b18 	vmov	r0, r1, d8
 8006f0c:	f7f9 f9c6 	bl	800029c <__adddf3>
 8006f10:	ec53 2b19 	vmov	r2, r3, d9
 8006f14:	f7f9 fb78 	bl	8000608 <__aeabi_dmul>
 8006f18:	4622      	mov	r2, r4
 8006f1a:	462b      	mov	r3, r5
 8006f1c:	f7f9 f9be 	bl	800029c <__adddf3>
 8006f20:	4642      	mov	r2, r8
 8006f22:	4682      	mov	sl, r0
 8006f24:	468b      	mov	fp, r1
 8006f26:	464b      	mov	r3, r9
 8006f28:	4640      	mov	r0, r8
 8006f2a:	4649      	mov	r1, r9
 8006f2c:	f7f9 fb6c 	bl	8000608 <__aeabi_dmul>
 8006f30:	4b6b      	ldr	r3, [pc, #428]	; (80070e0 <__ieee754_pow+0x770>)
 8006f32:	2200      	movs	r2, #0
 8006f34:	4606      	mov	r6, r0
 8006f36:	460f      	mov	r7, r1
 8006f38:	f7f9 f9b0 	bl	800029c <__adddf3>
 8006f3c:	4652      	mov	r2, sl
 8006f3e:	465b      	mov	r3, fp
 8006f40:	f7f9 f9ac 	bl	800029c <__adddf3>
 8006f44:	2000      	movs	r0, #0
 8006f46:	4604      	mov	r4, r0
 8006f48:	460d      	mov	r5, r1
 8006f4a:	4602      	mov	r2, r0
 8006f4c:	460b      	mov	r3, r1
 8006f4e:	4640      	mov	r0, r8
 8006f50:	4649      	mov	r1, r9
 8006f52:	f7f9 fb59 	bl	8000608 <__aeabi_dmul>
 8006f56:	4b62      	ldr	r3, [pc, #392]	; (80070e0 <__ieee754_pow+0x770>)
 8006f58:	4680      	mov	r8, r0
 8006f5a:	4689      	mov	r9, r1
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	4620      	mov	r0, r4
 8006f60:	4629      	mov	r1, r5
 8006f62:	f7f9 f999 	bl	8000298 <__aeabi_dsub>
 8006f66:	4632      	mov	r2, r6
 8006f68:	463b      	mov	r3, r7
 8006f6a:	f7f9 f995 	bl	8000298 <__aeabi_dsub>
 8006f6e:	4602      	mov	r2, r0
 8006f70:	460b      	mov	r3, r1
 8006f72:	4650      	mov	r0, sl
 8006f74:	4659      	mov	r1, fp
 8006f76:	f7f9 f98f 	bl	8000298 <__aeabi_dsub>
 8006f7a:	ec53 2b18 	vmov	r2, r3, d8
 8006f7e:	f7f9 fb43 	bl	8000608 <__aeabi_dmul>
 8006f82:	4622      	mov	r2, r4
 8006f84:	4606      	mov	r6, r0
 8006f86:	460f      	mov	r7, r1
 8006f88:	462b      	mov	r3, r5
 8006f8a:	ec51 0b19 	vmov	r0, r1, d9
 8006f8e:	f7f9 fb3b 	bl	8000608 <__aeabi_dmul>
 8006f92:	4602      	mov	r2, r0
 8006f94:	460b      	mov	r3, r1
 8006f96:	4630      	mov	r0, r6
 8006f98:	4639      	mov	r1, r7
 8006f9a:	f7f9 f97f 	bl	800029c <__adddf3>
 8006f9e:	4606      	mov	r6, r0
 8006fa0:	460f      	mov	r7, r1
 8006fa2:	4602      	mov	r2, r0
 8006fa4:	460b      	mov	r3, r1
 8006fa6:	4640      	mov	r0, r8
 8006fa8:	4649      	mov	r1, r9
 8006faa:	f7f9 f977 	bl	800029c <__adddf3>
 8006fae:	a33e      	add	r3, pc, #248	; (adr r3, 80070a8 <__ieee754_pow+0x738>)
 8006fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb4:	2000      	movs	r0, #0
 8006fb6:	4604      	mov	r4, r0
 8006fb8:	460d      	mov	r5, r1
 8006fba:	f7f9 fb25 	bl	8000608 <__aeabi_dmul>
 8006fbe:	4642      	mov	r2, r8
 8006fc0:	ec41 0b18 	vmov	d8, r0, r1
 8006fc4:	464b      	mov	r3, r9
 8006fc6:	4620      	mov	r0, r4
 8006fc8:	4629      	mov	r1, r5
 8006fca:	f7f9 f965 	bl	8000298 <__aeabi_dsub>
 8006fce:	4602      	mov	r2, r0
 8006fd0:	460b      	mov	r3, r1
 8006fd2:	4630      	mov	r0, r6
 8006fd4:	4639      	mov	r1, r7
 8006fd6:	f7f9 f95f 	bl	8000298 <__aeabi_dsub>
 8006fda:	a335      	add	r3, pc, #212	; (adr r3, 80070b0 <__ieee754_pow+0x740>)
 8006fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fe0:	f7f9 fb12 	bl	8000608 <__aeabi_dmul>
 8006fe4:	a334      	add	r3, pc, #208	; (adr r3, 80070b8 <__ieee754_pow+0x748>)
 8006fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fea:	4606      	mov	r6, r0
 8006fec:	460f      	mov	r7, r1
 8006fee:	4620      	mov	r0, r4
 8006ff0:	4629      	mov	r1, r5
 8006ff2:	f7f9 fb09 	bl	8000608 <__aeabi_dmul>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	460b      	mov	r3, r1
 8006ffa:	4630      	mov	r0, r6
 8006ffc:	4639      	mov	r1, r7
 8006ffe:	f7f9 f94d 	bl	800029c <__adddf3>
 8007002:	9a07      	ldr	r2, [sp, #28]
 8007004:	4b37      	ldr	r3, [pc, #220]	; (80070e4 <__ieee754_pow+0x774>)
 8007006:	4413      	add	r3, r2
 8007008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800700c:	f7f9 f946 	bl	800029c <__adddf3>
 8007010:	4682      	mov	sl, r0
 8007012:	9805      	ldr	r0, [sp, #20]
 8007014:	468b      	mov	fp, r1
 8007016:	f7f9 fa8d 	bl	8000534 <__aeabi_i2d>
 800701a:	9a07      	ldr	r2, [sp, #28]
 800701c:	4b32      	ldr	r3, [pc, #200]	; (80070e8 <__ieee754_pow+0x778>)
 800701e:	4413      	add	r3, r2
 8007020:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007024:	4606      	mov	r6, r0
 8007026:	460f      	mov	r7, r1
 8007028:	4652      	mov	r2, sl
 800702a:	465b      	mov	r3, fp
 800702c:	ec51 0b18 	vmov	r0, r1, d8
 8007030:	f7f9 f934 	bl	800029c <__adddf3>
 8007034:	4642      	mov	r2, r8
 8007036:	464b      	mov	r3, r9
 8007038:	f7f9 f930 	bl	800029c <__adddf3>
 800703c:	4632      	mov	r2, r6
 800703e:	463b      	mov	r3, r7
 8007040:	f7f9 f92c 	bl	800029c <__adddf3>
 8007044:	2000      	movs	r0, #0
 8007046:	4632      	mov	r2, r6
 8007048:	463b      	mov	r3, r7
 800704a:	4604      	mov	r4, r0
 800704c:	460d      	mov	r5, r1
 800704e:	f7f9 f923 	bl	8000298 <__aeabi_dsub>
 8007052:	4642      	mov	r2, r8
 8007054:	464b      	mov	r3, r9
 8007056:	f7f9 f91f 	bl	8000298 <__aeabi_dsub>
 800705a:	ec53 2b18 	vmov	r2, r3, d8
 800705e:	f7f9 f91b 	bl	8000298 <__aeabi_dsub>
 8007062:	4602      	mov	r2, r0
 8007064:	460b      	mov	r3, r1
 8007066:	4650      	mov	r0, sl
 8007068:	4659      	mov	r1, fp
 800706a:	e610      	b.n	8006c8e <__ieee754_pow+0x31e>
 800706c:	2401      	movs	r4, #1
 800706e:	e6a1      	b.n	8006db4 <__ieee754_pow+0x444>
 8007070:	ed9f 7b13 	vldr	d7, [pc, #76]	; 80070c0 <__ieee754_pow+0x750>
 8007074:	e617      	b.n	8006ca6 <__ieee754_pow+0x336>
 8007076:	bf00      	nop
 8007078:	4a454eef 	.word	0x4a454eef
 800707c:	3fca7e28 	.word	0x3fca7e28
 8007080:	93c9db65 	.word	0x93c9db65
 8007084:	3fcd864a 	.word	0x3fcd864a
 8007088:	a91d4101 	.word	0xa91d4101
 800708c:	3fd17460 	.word	0x3fd17460
 8007090:	518f264d 	.word	0x518f264d
 8007094:	3fd55555 	.word	0x3fd55555
 8007098:	db6fabff 	.word	0xdb6fabff
 800709c:	3fdb6db6 	.word	0x3fdb6db6
 80070a0:	33333303 	.word	0x33333303
 80070a4:	3fe33333 	.word	0x3fe33333
 80070a8:	e0000000 	.word	0xe0000000
 80070ac:	3feec709 	.word	0x3feec709
 80070b0:	dc3a03fd 	.word	0xdc3a03fd
 80070b4:	3feec709 	.word	0x3feec709
 80070b8:	145b01f5 	.word	0x145b01f5
 80070bc:	be3e2fe0 	.word	0xbe3e2fe0
 80070c0:	00000000 	.word	0x00000000
 80070c4:	3ff00000 	.word	0x3ff00000
 80070c8:	7ff00000 	.word	0x7ff00000
 80070cc:	43400000 	.word	0x43400000
 80070d0:	0003988e 	.word	0x0003988e
 80070d4:	000bb679 	.word	0x000bb679
 80070d8:	0800a330 	.word	0x0800a330
 80070dc:	3ff00000 	.word	0x3ff00000
 80070e0:	40080000 	.word	0x40080000
 80070e4:	0800a350 	.word	0x0800a350
 80070e8:	0800a340 	.word	0x0800a340
 80070ec:	a3b5      	add	r3, pc, #724	; (adr r3, 80073c4 <__ieee754_pow+0xa54>)
 80070ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070f2:	4640      	mov	r0, r8
 80070f4:	4649      	mov	r1, r9
 80070f6:	f7f9 f8d1 	bl	800029c <__adddf3>
 80070fa:	4622      	mov	r2, r4
 80070fc:	ec41 0b1a 	vmov	d10, r0, r1
 8007100:	462b      	mov	r3, r5
 8007102:	4630      	mov	r0, r6
 8007104:	4639      	mov	r1, r7
 8007106:	f7f9 f8c7 	bl	8000298 <__aeabi_dsub>
 800710a:	4602      	mov	r2, r0
 800710c:	460b      	mov	r3, r1
 800710e:	ec51 0b1a 	vmov	r0, r1, d10
 8007112:	f7f9 fd09 	bl	8000b28 <__aeabi_dcmpgt>
 8007116:	2800      	cmp	r0, #0
 8007118:	f47f ae04 	bne.w	8006d24 <__ieee754_pow+0x3b4>
 800711c:	4aa4      	ldr	r2, [pc, #656]	; (80073b0 <__ieee754_pow+0xa40>)
 800711e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007122:	4293      	cmp	r3, r2
 8007124:	f340 8108 	ble.w	8007338 <__ieee754_pow+0x9c8>
 8007128:	151b      	asrs	r3, r3, #20
 800712a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800712e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8007132:	fa4a f303 	asr.w	r3, sl, r3
 8007136:	445b      	add	r3, fp
 8007138:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800713c:	4e9d      	ldr	r6, [pc, #628]	; (80073b4 <__ieee754_pow+0xa44>)
 800713e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8007142:	4116      	asrs	r6, r2
 8007144:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8007148:	2000      	movs	r0, #0
 800714a:	ea23 0106 	bic.w	r1, r3, r6
 800714e:	f1c2 0214 	rsb	r2, r2, #20
 8007152:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8007156:	fa4a fa02 	asr.w	sl, sl, r2
 800715a:	f1bb 0f00 	cmp.w	fp, #0
 800715e:	4602      	mov	r2, r0
 8007160:	460b      	mov	r3, r1
 8007162:	4620      	mov	r0, r4
 8007164:	4629      	mov	r1, r5
 8007166:	bfb8      	it	lt
 8007168:	f1ca 0a00 	rsblt	sl, sl, #0
 800716c:	f7f9 f894 	bl	8000298 <__aeabi_dsub>
 8007170:	ec41 0b19 	vmov	d9, r0, r1
 8007174:	4642      	mov	r2, r8
 8007176:	464b      	mov	r3, r9
 8007178:	ec51 0b19 	vmov	r0, r1, d9
 800717c:	f7f9 f88e 	bl	800029c <__adddf3>
 8007180:	a37b      	add	r3, pc, #492	; (adr r3, 8007370 <__ieee754_pow+0xa00>)
 8007182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007186:	2000      	movs	r0, #0
 8007188:	4604      	mov	r4, r0
 800718a:	460d      	mov	r5, r1
 800718c:	f7f9 fa3c 	bl	8000608 <__aeabi_dmul>
 8007190:	ec53 2b19 	vmov	r2, r3, d9
 8007194:	4606      	mov	r6, r0
 8007196:	460f      	mov	r7, r1
 8007198:	4620      	mov	r0, r4
 800719a:	4629      	mov	r1, r5
 800719c:	f7f9 f87c 	bl	8000298 <__aeabi_dsub>
 80071a0:	4602      	mov	r2, r0
 80071a2:	460b      	mov	r3, r1
 80071a4:	4640      	mov	r0, r8
 80071a6:	4649      	mov	r1, r9
 80071a8:	f7f9 f876 	bl	8000298 <__aeabi_dsub>
 80071ac:	a372      	add	r3, pc, #456	; (adr r3, 8007378 <__ieee754_pow+0xa08>)
 80071ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071b2:	f7f9 fa29 	bl	8000608 <__aeabi_dmul>
 80071b6:	a372      	add	r3, pc, #456	; (adr r3, 8007380 <__ieee754_pow+0xa10>)
 80071b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071bc:	4680      	mov	r8, r0
 80071be:	4689      	mov	r9, r1
 80071c0:	4620      	mov	r0, r4
 80071c2:	4629      	mov	r1, r5
 80071c4:	f7f9 fa20 	bl	8000608 <__aeabi_dmul>
 80071c8:	4602      	mov	r2, r0
 80071ca:	460b      	mov	r3, r1
 80071cc:	4640      	mov	r0, r8
 80071ce:	4649      	mov	r1, r9
 80071d0:	f7f9 f864 	bl	800029c <__adddf3>
 80071d4:	4604      	mov	r4, r0
 80071d6:	460d      	mov	r5, r1
 80071d8:	4602      	mov	r2, r0
 80071da:	460b      	mov	r3, r1
 80071dc:	4630      	mov	r0, r6
 80071de:	4639      	mov	r1, r7
 80071e0:	f7f9 f85c 	bl	800029c <__adddf3>
 80071e4:	4632      	mov	r2, r6
 80071e6:	463b      	mov	r3, r7
 80071e8:	4680      	mov	r8, r0
 80071ea:	4689      	mov	r9, r1
 80071ec:	f7f9 f854 	bl	8000298 <__aeabi_dsub>
 80071f0:	4602      	mov	r2, r0
 80071f2:	460b      	mov	r3, r1
 80071f4:	4620      	mov	r0, r4
 80071f6:	4629      	mov	r1, r5
 80071f8:	f7f9 f84e 	bl	8000298 <__aeabi_dsub>
 80071fc:	4642      	mov	r2, r8
 80071fe:	4606      	mov	r6, r0
 8007200:	460f      	mov	r7, r1
 8007202:	464b      	mov	r3, r9
 8007204:	4640      	mov	r0, r8
 8007206:	4649      	mov	r1, r9
 8007208:	f7f9 f9fe 	bl	8000608 <__aeabi_dmul>
 800720c:	a35e      	add	r3, pc, #376	; (adr r3, 8007388 <__ieee754_pow+0xa18>)
 800720e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007212:	4604      	mov	r4, r0
 8007214:	460d      	mov	r5, r1
 8007216:	f7f9 f9f7 	bl	8000608 <__aeabi_dmul>
 800721a:	a35d      	add	r3, pc, #372	; (adr r3, 8007390 <__ieee754_pow+0xa20>)
 800721c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007220:	f7f9 f83a 	bl	8000298 <__aeabi_dsub>
 8007224:	4622      	mov	r2, r4
 8007226:	462b      	mov	r3, r5
 8007228:	f7f9 f9ee 	bl	8000608 <__aeabi_dmul>
 800722c:	a35a      	add	r3, pc, #360	; (adr r3, 8007398 <__ieee754_pow+0xa28>)
 800722e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007232:	f7f9 f833 	bl	800029c <__adddf3>
 8007236:	4622      	mov	r2, r4
 8007238:	462b      	mov	r3, r5
 800723a:	f7f9 f9e5 	bl	8000608 <__aeabi_dmul>
 800723e:	a358      	add	r3, pc, #352	; (adr r3, 80073a0 <__ieee754_pow+0xa30>)
 8007240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007244:	f7f9 f828 	bl	8000298 <__aeabi_dsub>
 8007248:	4622      	mov	r2, r4
 800724a:	462b      	mov	r3, r5
 800724c:	f7f9 f9dc 	bl	8000608 <__aeabi_dmul>
 8007250:	a355      	add	r3, pc, #340	; (adr r3, 80073a8 <__ieee754_pow+0xa38>)
 8007252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007256:	f7f9 f821 	bl	800029c <__adddf3>
 800725a:	4622      	mov	r2, r4
 800725c:	462b      	mov	r3, r5
 800725e:	f7f9 f9d3 	bl	8000608 <__aeabi_dmul>
 8007262:	4602      	mov	r2, r0
 8007264:	460b      	mov	r3, r1
 8007266:	4640      	mov	r0, r8
 8007268:	4649      	mov	r1, r9
 800726a:	f7f9 f815 	bl	8000298 <__aeabi_dsub>
 800726e:	4604      	mov	r4, r0
 8007270:	460d      	mov	r5, r1
 8007272:	4602      	mov	r2, r0
 8007274:	460b      	mov	r3, r1
 8007276:	4640      	mov	r0, r8
 8007278:	4649      	mov	r1, r9
 800727a:	f7f9 f9c5 	bl	8000608 <__aeabi_dmul>
 800727e:	2200      	movs	r2, #0
 8007280:	ec41 0b19 	vmov	d9, r0, r1
 8007284:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007288:	4620      	mov	r0, r4
 800728a:	4629      	mov	r1, r5
 800728c:	f7f9 f804 	bl	8000298 <__aeabi_dsub>
 8007290:	4602      	mov	r2, r0
 8007292:	460b      	mov	r3, r1
 8007294:	ec51 0b19 	vmov	r0, r1, d9
 8007298:	f7f9 fae0 	bl	800085c <__aeabi_ddiv>
 800729c:	4632      	mov	r2, r6
 800729e:	4604      	mov	r4, r0
 80072a0:	460d      	mov	r5, r1
 80072a2:	463b      	mov	r3, r7
 80072a4:	4640      	mov	r0, r8
 80072a6:	4649      	mov	r1, r9
 80072a8:	f7f9 f9ae 	bl	8000608 <__aeabi_dmul>
 80072ac:	4632      	mov	r2, r6
 80072ae:	463b      	mov	r3, r7
 80072b0:	f7f8 fff4 	bl	800029c <__adddf3>
 80072b4:	4602      	mov	r2, r0
 80072b6:	460b      	mov	r3, r1
 80072b8:	4620      	mov	r0, r4
 80072ba:	4629      	mov	r1, r5
 80072bc:	f7f8 ffec 	bl	8000298 <__aeabi_dsub>
 80072c0:	4642      	mov	r2, r8
 80072c2:	464b      	mov	r3, r9
 80072c4:	f7f8 ffe8 	bl	8000298 <__aeabi_dsub>
 80072c8:	460b      	mov	r3, r1
 80072ca:	4602      	mov	r2, r0
 80072cc:	493a      	ldr	r1, [pc, #232]	; (80073b8 <__ieee754_pow+0xa48>)
 80072ce:	2000      	movs	r0, #0
 80072d0:	f7f8 ffe2 	bl	8000298 <__aeabi_dsub>
 80072d4:	ec41 0b10 	vmov	d0, r0, r1
 80072d8:	ee10 3a90 	vmov	r3, s1
 80072dc:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80072e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80072e4:	da2b      	bge.n	800733e <__ieee754_pow+0x9ce>
 80072e6:	4650      	mov	r0, sl
 80072e8:	f000 f966 	bl	80075b8 <scalbn>
 80072ec:	ec51 0b10 	vmov	r0, r1, d0
 80072f0:	ec53 2b18 	vmov	r2, r3, d8
 80072f4:	f7ff bbed 	b.w	8006ad2 <__ieee754_pow+0x162>
 80072f8:	4b30      	ldr	r3, [pc, #192]	; (80073bc <__ieee754_pow+0xa4c>)
 80072fa:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80072fe:	429e      	cmp	r6, r3
 8007300:	f77f af0c 	ble.w	800711c <__ieee754_pow+0x7ac>
 8007304:	4b2e      	ldr	r3, [pc, #184]	; (80073c0 <__ieee754_pow+0xa50>)
 8007306:	440b      	add	r3, r1
 8007308:	4303      	orrs	r3, r0
 800730a:	d009      	beq.n	8007320 <__ieee754_pow+0x9b0>
 800730c:	ec51 0b18 	vmov	r0, r1, d8
 8007310:	2200      	movs	r2, #0
 8007312:	2300      	movs	r3, #0
 8007314:	f7f9 fbea 	bl	8000aec <__aeabi_dcmplt>
 8007318:	3800      	subs	r0, #0
 800731a:	bf18      	it	ne
 800731c:	2001      	movne	r0, #1
 800731e:	e447      	b.n	8006bb0 <__ieee754_pow+0x240>
 8007320:	4622      	mov	r2, r4
 8007322:	462b      	mov	r3, r5
 8007324:	f7f8 ffb8 	bl	8000298 <__aeabi_dsub>
 8007328:	4642      	mov	r2, r8
 800732a:	464b      	mov	r3, r9
 800732c:	f7f9 fbf2 	bl	8000b14 <__aeabi_dcmpge>
 8007330:	2800      	cmp	r0, #0
 8007332:	f43f aef3 	beq.w	800711c <__ieee754_pow+0x7ac>
 8007336:	e7e9      	b.n	800730c <__ieee754_pow+0x99c>
 8007338:	f04f 0a00 	mov.w	sl, #0
 800733c:	e71a      	b.n	8007174 <__ieee754_pow+0x804>
 800733e:	ec51 0b10 	vmov	r0, r1, d0
 8007342:	4619      	mov	r1, r3
 8007344:	e7d4      	b.n	80072f0 <__ieee754_pow+0x980>
 8007346:	491c      	ldr	r1, [pc, #112]	; (80073b8 <__ieee754_pow+0xa48>)
 8007348:	2000      	movs	r0, #0
 800734a:	f7ff bb30 	b.w	80069ae <__ieee754_pow+0x3e>
 800734e:	2000      	movs	r0, #0
 8007350:	2100      	movs	r1, #0
 8007352:	f7ff bb2c 	b.w	80069ae <__ieee754_pow+0x3e>
 8007356:	4630      	mov	r0, r6
 8007358:	4639      	mov	r1, r7
 800735a:	f7ff bb28 	b.w	80069ae <__ieee754_pow+0x3e>
 800735e:	9204      	str	r2, [sp, #16]
 8007360:	f7ff bb7a 	b.w	8006a58 <__ieee754_pow+0xe8>
 8007364:	2300      	movs	r3, #0
 8007366:	f7ff bb64 	b.w	8006a32 <__ieee754_pow+0xc2>
 800736a:	bf00      	nop
 800736c:	f3af 8000 	nop.w
 8007370:	00000000 	.word	0x00000000
 8007374:	3fe62e43 	.word	0x3fe62e43
 8007378:	fefa39ef 	.word	0xfefa39ef
 800737c:	3fe62e42 	.word	0x3fe62e42
 8007380:	0ca86c39 	.word	0x0ca86c39
 8007384:	be205c61 	.word	0xbe205c61
 8007388:	72bea4d0 	.word	0x72bea4d0
 800738c:	3e663769 	.word	0x3e663769
 8007390:	c5d26bf1 	.word	0xc5d26bf1
 8007394:	3ebbbd41 	.word	0x3ebbbd41
 8007398:	af25de2c 	.word	0xaf25de2c
 800739c:	3f11566a 	.word	0x3f11566a
 80073a0:	16bebd93 	.word	0x16bebd93
 80073a4:	3f66c16c 	.word	0x3f66c16c
 80073a8:	5555553e 	.word	0x5555553e
 80073ac:	3fc55555 	.word	0x3fc55555
 80073b0:	3fe00000 	.word	0x3fe00000
 80073b4:	000fffff 	.word	0x000fffff
 80073b8:	3ff00000 	.word	0x3ff00000
 80073bc:	4090cbff 	.word	0x4090cbff
 80073c0:	3f6f3400 	.word	0x3f6f3400
 80073c4:	652b82fe 	.word	0x652b82fe
 80073c8:	3c971547 	.word	0x3c971547

080073cc <__ieee754_sqrt>:
 80073cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073d0:	ec55 4b10 	vmov	r4, r5, d0
 80073d4:	4e55      	ldr	r6, [pc, #340]	; (800752c <__ieee754_sqrt+0x160>)
 80073d6:	43ae      	bics	r6, r5
 80073d8:	ee10 0a10 	vmov	r0, s0
 80073dc:	ee10 3a10 	vmov	r3, s0
 80073e0:	462a      	mov	r2, r5
 80073e2:	4629      	mov	r1, r5
 80073e4:	d110      	bne.n	8007408 <__ieee754_sqrt+0x3c>
 80073e6:	ee10 2a10 	vmov	r2, s0
 80073ea:	462b      	mov	r3, r5
 80073ec:	f7f9 f90c 	bl	8000608 <__aeabi_dmul>
 80073f0:	4602      	mov	r2, r0
 80073f2:	460b      	mov	r3, r1
 80073f4:	4620      	mov	r0, r4
 80073f6:	4629      	mov	r1, r5
 80073f8:	f7f8 ff50 	bl	800029c <__adddf3>
 80073fc:	4604      	mov	r4, r0
 80073fe:	460d      	mov	r5, r1
 8007400:	ec45 4b10 	vmov	d0, r4, r5
 8007404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007408:	2d00      	cmp	r5, #0
 800740a:	dc10      	bgt.n	800742e <__ieee754_sqrt+0x62>
 800740c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007410:	4330      	orrs	r0, r6
 8007412:	d0f5      	beq.n	8007400 <__ieee754_sqrt+0x34>
 8007414:	b15d      	cbz	r5, 800742e <__ieee754_sqrt+0x62>
 8007416:	ee10 2a10 	vmov	r2, s0
 800741a:	462b      	mov	r3, r5
 800741c:	ee10 0a10 	vmov	r0, s0
 8007420:	f7f8 ff3a 	bl	8000298 <__aeabi_dsub>
 8007424:	4602      	mov	r2, r0
 8007426:	460b      	mov	r3, r1
 8007428:	f7f9 fa18 	bl	800085c <__aeabi_ddiv>
 800742c:	e7e6      	b.n	80073fc <__ieee754_sqrt+0x30>
 800742e:	1512      	asrs	r2, r2, #20
 8007430:	d074      	beq.n	800751c <__ieee754_sqrt+0x150>
 8007432:	07d4      	lsls	r4, r2, #31
 8007434:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8007438:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800743c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8007440:	bf5e      	ittt	pl
 8007442:	0fda      	lsrpl	r2, r3, #31
 8007444:	005b      	lslpl	r3, r3, #1
 8007446:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800744a:	2400      	movs	r4, #0
 800744c:	0fda      	lsrs	r2, r3, #31
 800744e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8007452:	107f      	asrs	r7, r7, #1
 8007454:	005b      	lsls	r3, r3, #1
 8007456:	2516      	movs	r5, #22
 8007458:	4620      	mov	r0, r4
 800745a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800745e:	1886      	adds	r6, r0, r2
 8007460:	428e      	cmp	r6, r1
 8007462:	bfde      	ittt	le
 8007464:	1b89      	suble	r1, r1, r6
 8007466:	18b0      	addle	r0, r6, r2
 8007468:	18a4      	addle	r4, r4, r2
 800746a:	0049      	lsls	r1, r1, #1
 800746c:	3d01      	subs	r5, #1
 800746e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8007472:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8007476:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800747a:	d1f0      	bne.n	800745e <__ieee754_sqrt+0x92>
 800747c:	462a      	mov	r2, r5
 800747e:	f04f 0e20 	mov.w	lr, #32
 8007482:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8007486:	4281      	cmp	r1, r0
 8007488:	eb06 0c05 	add.w	ip, r6, r5
 800748c:	dc02      	bgt.n	8007494 <__ieee754_sqrt+0xc8>
 800748e:	d113      	bne.n	80074b8 <__ieee754_sqrt+0xec>
 8007490:	459c      	cmp	ip, r3
 8007492:	d811      	bhi.n	80074b8 <__ieee754_sqrt+0xec>
 8007494:	f1bc 0f00 	cmp.w	ip, #0
 8007498:	eb0c 0506 	add.w	r5, ip, r6
 800749c:	da43      	bge.n	8007526 <__ieee754_sqrt+0x15a>
 800749e:	2d00      	cmp	r5, #0
 80074a0:	db41      	blt.n	8007526 <__ieee754_sqrt+0x15a>
 80074a2:	f100 0801 	add.w	r8, r0, #1
 80074a6:	1a09      	subs	r1, r1, r0
 80074a8:	459c      	cmp	ip, r3
 80074aa:	bf88      	it	hi
 80074ac:	f101 31ff 	addhi.w	r1, r1, #4294967295
 80074b0:	eba3 030c 	sub.w	r3, r3, ip
 80074b4:	4432      	add	r2, r6
 80074b6:	4640      	mov	r0, r8
 80074b8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80074bc:	f1be 0e01 	subs.w	lr, lr, #1
 80074c0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 80074c4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80074c8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80074cc:	d1db      	bne.n	8007486 <__ieee754_sqrt+0xba>
 80074ce:	430b      	orrs	r3, r1
 80074d0:	d006      	beq.n	80074e0 <__ieee754_sqrt+0x114>
 80074d2:	1c50      	adds	r0, r2, #1
 80074d4:	bf13      	iteet	ne
 80074d6:	3201      	addne	r2, #1
 80074d8:	3401      	addeq	r4, #1
 80074da:	4672      	moveq	r2, lr
 80074dc:	f022 0201 	bicne.w	r2, r2, #1
 80074e0:	1063      	asrs	r3, r4, #1
 80074e2:	0852      	lsrs	r2, r2, #1
 80074e4:	07e1      	lsls	r1, r4, #31
 80074e6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80074ea:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80074ee:	bf48      	it	mi
 80074f0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80074f4:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80074f8:	4614      	mov	r4, r2
 80074fa:	e781      	b.n	8007400 <__ieee754_sqrt+0x34>
 80074fc:	0ad9      	lsrs	r1, r3, #11
 80074fe:	3815      	subs	r0, #21
 8007500:	055b      	lsls	r3, r3, #21
 8007502:	2900      	cmp	r1, #0
 8007504:	d0fa      	beq.n	80074fc <__ieee754_sqrt+0x130>
 8007506:	02cd      	lsls	r5, r1, #11
 8007508:	d50a      	bpl.n	8007520 <__ieee754_sqrt+0x154>
 800750a:	f1c2 0420 	rsb	r4, r2, #32
 800750e:	fa23 f404 	lsr.w	r4, r3, r4
 8007512:	1e55      	subs	r5, r2, #1
 8007514:	4093      	lsls	r3, r2
 8007516:	4321      	orrs	r1, r4
 8007518:	1b42      	subs	r2, r0, r5
 800751a:	e78a      	b.n	8007432 <__ieee754_sqrt+0x66>
 800751c:	4610      	mov	r0, r2
 800751e:	e7f0      	b.n	8007502 <__ieee754_sqrt+0x136>
 8007520:	0049      	lsls	r1, r1, #1
 8007522:	3201      	adds	r2, #1
 8007524:	e7ef      	b.n	8007506 <__ieee754_sqrt+0x13a>
 8007526:	4680      	mov	r8, r0
 8007528:	e7bd      	b.n	80074a6 <__ieee754_sqrt+0xda>
 800752a:	bf00      	nop
 800752c:	7ff00000 	.word	0x7ff00000

08007530 <with_errno>:
 8007530:	b570      	push	{r4, r5, r6, lr}
 8007532:	4604      	mov	r4, r0
 8007534:	460d      	mov	r5, r1
 8007536:	4616      	mov	r6, r2
 8007538:	f000 f8c4 	bl	80076c4 <__errno>
 800753c:	4629      	mov	r1, r5
 800753e:	6006      	str	r6, [r0, #0]
 8007540:	4620      	mov	r0, r4
 8007542:	bd70      	pop	{r4, r5, r6, pc}

08007544 <xflow>:
 8007544:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007546:	4614      	mov	r4, r2
 8007548:	461d      	mov	r5, r3
 800754a:	b108      	cbz	r0, 8007550 <xflow+0xc>
 800754c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007550:	e9cd 2300 	strd	r2, r3, [sp]
 8007554:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007558:	4620      	mov	r0, r4
 800755a:	4629      	mov	r1, r5
 800755c:	f7f9 f854 	bl	8000608 <__aeabi_dmul>
 8007560:	2222      	movs	r2, #34	; 0x22
 8007562:	b003      	add	sp, #12
 8007564:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007568:	f7ff bfe2 	b.w	8007530 <with_errno>

0800756c <__math_uflow>:
 800756c:	b508      	push	{r3, lr}
 800756e:	2200      	movs	r2, #0
 8007570:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007574:	f7ff ffe6 	bl	8007544 <xflow>
 8007578:	ec41 0b10 	vmov	d0, r0, r1
 800757c:	bd08      	pop	{r3, pc}

0800757e <__math_oflow>:
 800757e:	b508      	push	{r3, lr}
 8007580:	2200      	movs	r2, #0
 8007582:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8007586:	f7ff ffdd 	bl	8007544 <xflow>
 800758a:	ec41 0b10 	vmov	d0, r0, r1
 800758e:	bd08      	pop	{r3, pc}

08007590 <fabs>:
 8007590:	ec51 0b10 	vmov	r0, r1, d0
 8007594:	ee10 2a10 	vmov	r2, s0
 8007598:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800759c:	ec43 2b10 	vmov	d0, r2, r3
 80075a0:	4770      	bx	lr

080075a2 <finite>:
 80075a2:	b082      	sub	sp, #8
 80075a4:	ed8d 0b00 	vstr	d0, [sp]
 80075a8:	9801      	ldr	r0, [sp, #4]
 80075aa:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80075ae:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80075b2:	0fc0      	lsrs	r0, r0, #31
 80075b4:	b002      	add	sp, #8
 80075b6:	4770      	bx	lr

080075b8 <scalbn>:
 80075b8:	b570      	push	{r4, r5, r6, lr}
 80075ba:	ec55 4b10 	vmov	r4, r5, d0
 80075be:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80075c2:	4606      	mov	r6, r0
 80075c4:	462b      	mov	r3, r5
 80075c6:	b99a      	cbnz	r2, 80075f0 <scalbn+0x38>
 80075c8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80075cc:	4323      	orrs	r3, r4
 80075ce:	d036      	beq.n	800763e <scalbn+0x86>
 80075d0:	4b39      	ldr	r3, [pc, #228]	; (80076b8 <scalbn+0x100>)
 80075d2:	4629      	mov	r1, r5
 80075d4:	ee10 0a10 	vmov	r0, s0
 80075d8:	2200      	movs	r2, #0
 80075da:	f7f9 f815 	bl	8000608 <__aeabi_dmul>
 80075de:	4b37      	ldr	r3, [pc, #220]	; (80076bc <scalbn+0x104>)
 80075e0:	429e      	cmp	r6, r3
 80075e2:	4604      	mov	r4, r0
 80075e4:	460d      	mov	r5, r1
 80075e6:	da10      	bge.n	800760a <scalbn+0x52>
 80075e8:	a32b      	add	r3, pc, #172	; (adr r3, 8007698 <scalbn+0xe0>)
 80075ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ee:	e03a      	b.n	8007666 <scalbn+0xae>
 80075f0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80075f4:	428a      	cmp	r2, r1
 80075f6:	d10c      	bne.n	8007612 <scalbn+0x5a>
 80075f8:	ee10 2a10 	vmov	r2, s0
 80075fc:	4620      	mov	r0, r4
 80075fe:	4629      	mov	r1, r5
 8007600:	f7f8 fe4c 	bl	800029c <__adddf3>
 8007604:	4604      	mov	r4, r0
 8007606:	460d      	mov	r5, r1
 8007608:	e019      	b.n	800763e <scalbn+0x86>
 800760a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800760e:	460b      	mov	r3, r1
 8007610:	3a36      	subs	r2, #54	; 0x36
 8007612:	4432      	add	r2, r6
 8007614:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8007618:	428a      	cmp	r2, r1
 800761a:	dd08      	ble.n	800762e <scalbn+0x76>
 800761c:	2d00      	cmp	r5, #0
 800761e:	a120      	add	r1, pc, #128	; (adr r1, 80076a0 <scalbn+0xe8>)
 8007620:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007624:	da1c      	bge.n	8007660 <scalbn+0xa8>
 8007626:	a120      	add	r1, pc, #128	; (adr r1, 80076a8 <scalbn+0xf0>)
 8007628:	e9d1 0100 	ldrd	r0, r1, [r1]
 800762c:	e018      	b.n	8007660 <scalbn+0xa8>
 800762e:	2a00      	cmp	r2, #0
 8007630:	dd08      	ble.n	8007644 <scalbn+0x8c>
 8007632:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007636:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800763a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800763e:	ec45 4b10 	vmov	d0, r4, r5
 8007642:	bd70      	pop	{r4, r5, r6, pc}
 8007644:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8007648:	da19      	bge.n	800767e <scalbn+0xc6>
 800764a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800764e:	429e      	cmp	r6, r3
 8007650:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8007654:	dd0a      	ble.n	800766c <scalbn+0xb4>
 8007656:	a112      	add	r1, pc, #72	; (adr r1, 80076a0 <scalbn+0xe8>)
 8007658:	e9d1 0100 	ldrd	r0, r1, [r1]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d1e2      	bne.n	8007626 <scalbn+0x6e>
 8007660:	a30f      	add	r3, pc, #60	; (adr r3, 80076a0 <scalbn+0xe8>)
 8007662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007666:	f7f8 ffcf 	bl	8000608 <__aeabi_dmul>
 800766a:	e7cb      	b.n	8007604 <scalbn+0x4c>
 800766c:	a10a      	add	r1, pc, #40	; (adr r1, 8007698 <scalbn+0xe0>)
 800766e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d0b8      	beq.n	80075e8 <scalbn+0x30>
 8007676:	a10e      	add	r1, pc, #56	; (adr r1, 80076b0 <scalbn+0xf8>)
 8007678:	e9d1 0100 	ldrd	r0, r1, [r1]
 800767c:	e7b4      	b.n	80075e8 <scalbn+0x30>
 800767e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007682:	3236      	adds	r2, #54	; 0x36
 8007684:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007688:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800768c:	4620      	mov	r0, r4
 800768e:	4b0c      	ldr	r3, [pc, #48]	; (80076c0 <scalbn+0x108>)
 8007690:	2200      	movs	r2, #0
 8007692:	e7e8      	b.n	8007666 <scalbn+0xae>
 8007694:	f3af 8000 	nop.w
 8007698:	c2f8f359 	.word	0xc2f8f359
 800769c:	01a56e1f 	.word	0x01a56e1f
 80076a0:	8800759c 	.word	0x8800759c
 80076a4:	7e37e43c 	.word	0x7e37e43c
 80076a8:	8800759c 	.word	0x8800759c
 80076ac:	fe37e43c 	.word	0xfe37e43c
 80076b0:	c2f8f359 	.word	0xc2f8f359
 80076b4:	81a56e1f 	.word	0x81a56e1f
 80076b8:	43500000 	.word	0x43500000
 80076bc:	ffff3cb0 	.word	0xffff3cb0
 80076c0:	3c900000 	.word	0x3c900000

080076c4 <__errno>:
 80076c4:	4b01      	ldr	r3, [pc, #4]	; (80076cc <__errno+0x8>)
 80076c6:	6818      	ldr	r0, [r3, #0]
 80076c8:	4770      	bx	lr
 80076ca:	bf00      	nop
 80076cc:	2000000c 	.word	0x2000000c

080076d0 <__libc_init_array>:
 80076d0:	b570      	push	{r4, r5, r6, lr}
 80076d2:	4d0d      	ldr	r5, [pc, #52]	; (8007708 <__libc_init_array+0x38>)
 80076d4:	4c0d      	ldr	r4, [pc, #52]	; (800770c <__libc_init_array+0x3c>)
 80076d6:	1b64      	subs	r4, r4, r5
 80076d8:	10a4      	asrs	r4, r4, #2
 80076da:	2600      	movs	r6, #0
 80076dc:	42a6      	cmp	r6, r4
 80076de:	d109      	bne.n	80076f4 <__libc_init_array+0x24>
 80076e0:	4d0b      	ldr	r5, [pc, #44]	; (8007710 <__libc_init_array+0x40>)
 80076e2:	4c0c      	ldr	r4, [pc, #48]	; (8007714 <__libc_init_array+0x44>)
 80076e4:	f002 fdc2 	bl	800a26c <_init>
 80076e8:	1b64      	subs	r4, r4, r5
 80076ea:	10a4      	asrs	r4, r4, #2
 80076ec:	2600      	movs	r6, #0
 80076ee:	42a6      	cmp	r6, r4
 80076f0:	d105      	bne.n	80076fe <__libc_init_array+0x2e>
 80076f2:	bd70      	pop	{r4, r5, r6, pc}
 80076f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80076f8:	4798      	blx	r3
 80076fa:	3601      	adds	r6, #1
 80076fc:	e7ee      	b.n	80076dc <__libc_init_array+0xc>
 80076fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8007702:	4798      	blx	r3
 8007704:	3601      	adds	r6, #1
 8007706:	e7f2      	b.n	80076ee <__libc_init_array+0x1e>
 8007708:	0800a744 	.word	0x0800a744
 800770c:	0800a744 	.word	0x0800a744
 8007710:	0800a744 	.word	0x0800a744
 8007714:	0800a748 	.word	0x0800a748

08007718 <memset>:
 8007718:	4402      	add	r2, r0
 800771a:	4603      	mov	r3, r0
 800771c:	4293      	cmp	r3, r2
 800771e:	d100      	bne.n	8007722 <memset+0xa>
 8007720:	4770      	bx	lr
 8007722:	f803 1b01 	strb.w	r1, [r3], #1
 8007726:	e7f9      	b.n	800771c <memset+0x4>

08007728 <__cvt>:
 8007728:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800772c:	ec55 4b10 	vmov	r4, r5, d0
 8007730:	2d00      	cmp	r5, #0
 8007732:	460e      	mov	r6, r1
 8007734:	4619      	mov	r1, r3
 8007736:	462b      	mov	r3, r5
 8007738:	bfbb      	ittet	lt
 800773a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800773e:	461d      	movlt	r5, r3
 8007740:	2300      	movge	r3, #0
 8007742:	232d      	movlt	r3, #45	; 0x2d
 8007744:	700b      	strb	r3, [r1, #0]
 8007746:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007748:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800774c:	4691      	mov	r9, r2
 800774e:	f023 0820 	bic.w	r8, r3, #32
 8007752:	bfbc      	itt	lt
 8007754:	4622      	movlt	r2, r4
 8007756:	4614      	movlt	r4, r2
 8007758:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800775c:	d005      	beq.n	800776a <__cvt+0x42>
 800775e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007762:	d100      	bne.n	8007766 <__cvt+0x3e>
 8007764:	3601      	adds	r6, #1
 8007766:	2102      	movs	r1, #2
 8007768:	e000      	b.n	800776c <__cvt+0x44>
 800776a:	2103      	movs	r1, #3
 800776c:	ab03      	add	r3, sp, #12
 800776e:	9301      	str	r3, [sp, #4]
 8007770:	ab02      	add	r3, sp, #8
 8007772:	9300      	str	r3, [sp, #0]
 8007774:	ec45 4b10 	vmov	d0, r4, r5
 8007778:	4653      	mov	r3, sl
 800777a:	4632      	mov	r2, r6
 800777c:	f000 fe18 	bl	80083b0 <_dtoa_r>
 8007780:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007784:	4607      	mov	r7, r0
 8007786:	d102      	bne.n	800778e <__cvt+0x66>
 8007788:	f019 0f01 	tst.w	r9, #1
 800778c:	d022      	beq.n	80077d4 <__cvt+0xac>
 800778e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007792:	eb07 0906 	add.w	r9, r7, r6
 8007796:	d110      	bne.n	80077ba <__cvt+0x92>
 8007798:	783b      	ldrb	r3, [r7, #0]
 800779a:	2b30      	cmp	r3, #48	; 0x30
 800779c:	d10a      	bne.n	80077b4 <__cvt+0x8c>
 800779e:	2200      	movs	r2, #0
 80077a0:	2300      	movs	r3, #0
 80077a2:	4620      	mov	r0, r4
 80077a4:	4629      	mov	r1, r5
 80077a6:	f7f9 f997 	bl	8000ad8 <__aeabi_dcmpeq>
 80077aa:	b918      	cbnz	r0, 80077b4 <__cvt+0x8c>
 80077ac:	f1c6 0601 	rsb	r6, r6, #1
 80077b0:	f8ca 6000 	str.w	r6, [sl]
 80077b4:	f8da 3000 	ldr.w	r3, [sl]
 80077b8:	4499      	add	r9, r3
 80077ba:	2200      	movs	r2, #0
 80077bc:	2300      	movs	r3, #0
 80077be:	4620      	mov	r0, r4
 80077c0:	4629      	mov	r1, r5
 80077c2:	f7f9 f989 	bl	8000ad8 <__aeabi_dcmpeq>
 80077c6:	b108      	cbz	r0, 80077cc <__cvt+0xa4>
 80077c8:	f8cd 900c 	str.w	r9, [sp, #12]
 80077cc:	2230      	movs	r2, #48	; 0x30
 80077ce:	9b03      	ldr	r3, [sp, #12]
 80077d0:	454b      	cmp	r3, r9
 80077d2:	d307      	bcc.n	80077e4 <__cvt+0xbc>
 80077d4:	9b03      	ldr	r3, [sp, #12]
 80077d6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80077d8:	1bdb      	subs	r3, r3, r7
 80077da:	4638      	mov	r0, r7
 80077dc:	6013      	str	r3, [r2, #0]
 80077de:	b004      	add	sp, #16
 80077e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077e4:	1c59      	adds	r1, r3, #1
 80077e6:	9103      	str	r1, [sp, #12]
 80077e8:	701a      	strb	r2, [r3, #0]
 80077ea:	e7f0      	b.n	80077ce <__cvt+0xa6>

080077ec <__exponent>:
 80077ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80077ee:	4603      	mov	r3, r0
 80077f0:	2900      	cmp	r1, #0
 80077f2:	bfb8      	it	lt
 80077f4:	4249      	neglt	r1, r1
 80077f6:	f803 2b02 	strb.w	r2, [r3], #2
 80077fa:	bfb4      	ite	lt
 80077fc:	222d      	movlt	r2, #45	; 0x2d
 80077fe:	222b      	movge	r2, #43	; 0x2b
 8007800:	2909      	cmp	r1, #9
 8007802:	7042      	strb	r2, [r0, #1]
 8007804:	dd2a      	ble.n	800785c <__exponent+0x70>
 8007806:	f10d 0407 	add.w	r4, sp, #7
 800780a:	46a4      	mov	ip, r4
 800780c:	270a      	movs	r7, #10
 800780e:	46a6      	mov	lr, r4
 8007810:	460a      	mov	r2, r1
 8007812:	fb91 f6f7 	sdiv	r6, r1, r7
 8007816:	fb07 1516 	mls	r5, r7, r6, r1
 800781a:	3530      	adds	r5, #48	; 0x30
 800781c:	2a63      	cmp	r2, #99	; 0x63
 800781e:	f104 34ff 	add.w	r4, r4, #4294967295
 8007822:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007826:	4631      	mov	r1, r6
 8007828:	dcf1      	bgt.n	800780e <__exponent+0x22>
 800782a:	3130      	adds	r1, #48	; 0x30
 800782c:	f1ae 0502 	sub.w	r5, lr, #2
 8007830:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007834:	1c44      	adds	r4, r0, #1
 8007836:	4629      	mov	r1, r5
 8007838:	4561      	cmp	r1, ip
 800783a:	d30a      	bcc.n	8007852 <__exponent+0x66>
 800783c:	f10d 0209 	add.w	r2, sp, #9
 8007840:	eba2 020e 	sub.w	r2, r2, lr
 8007844:	4565      	cmp	r5, ip
 8007846:	bf88      	it	hi
 8007848:	2200      	movhi	r2, #0
 800784a:	4413      	add	r3, r2
 800784c:	1a18      	subs	r0, r3, r0
 800784e:	b003      	add	sp, #12
 8007850:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007852:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007856:	f804 2f01 	strb.w	r2, [r4, #1]!
 800785a:	e7ed      	b.n	8007838 <__exponent+0x4c>
 800785c:	2330      	movs	r3, #48	; 0x30
 800785e:	3130      	adds	r1, #48	; 0x30
 8007860:	7083      	strb	r3, [r0, #2]
 8007862:	70c1      	strb	r1, [r0, #3]
 8007864:	1d03      	adds	r3, r0, #4
 8007866:	e7f1      	b.n	800784c <__exponent+0x60>

08007868 <_printf_float>:
 8007868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800786c:	ed2d 8b02 	vpush	{d8}
 8007870:	b08d      	sub	sp, #52	; 0x34
 8007872:	460c      	mov	r4, r1
 8007874:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007878:	4616      	mov	r6, r2
 800787a:	461f      	mov	r7, r3
 800787c:	4605      	mov	r5, r0
 800787e:	f001 fd3d 	bl	80092fc <_localeconv_r>
 8007882:	f8d0 a000 	ldr.w	sl, [r0]
 8007886:	4650      	mov	r0, sl
 8007888:	f7f8 fcaa 	bl	80001e0 <strlen>
 800788c:	2300      	movs	r3, #0
 800788e:	930a      	str	r3, [sp, #40]	; 0x28
 8007890:	6823      	ldr	r3, [r4, #0]
 8007892:	9305      	str	r3, [sp, #20]
 8007894:	f8d8 3000 	ldr.w	r3, [r8]
 8007898:	f894 b018 	ldrb.w	fp, [r4, #24]
 800789c:	3307      	adds	r3, #7
 800789e:	f023 0307 	bic.w	r3, r3, #7
 80078a2:	f103 0208 	add.w	r2, r3, #8
 80078a6:	f8c8 2000 	str.w	r2, [r8]
 80078aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ae:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80078b2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80078b6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80078ba:	9307      	str	r3, [sp, #28]
 80078bc:	f8cd 8018 	str.w	r8, [sp, #24]
 80078c0:	ee08 0a10 	vmov	s16, r0
 80078c4:	4b9f      	ldr	r3, [pc, #636]	; (8007b44 <_printf_float+0x2dc>)
 80078c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80078ca:	f04f 32ff 	mov.w	r2, #4294967295
 80078ce:	f7f9 f935 	bl	8000b3c <__aeabi_dcmpun>
 80078d2:	bb88      	cbnz	r0, 8007938 <_printf_float+0xd0>
 80078d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80078d8:	4b9a      	ldr	r3, [pc, #616]	; (8007b44 <_printf_float+0x2dc>)
 80078da:	f04f 32ff 	mov.w	r2, #4294967295
 80078de:	f7f9 f90f 	bl	8000b00 <__aeabi_dcmple>
 80078e2:	bb48      	cbnz	r0, 8007938 <_printf_float+0xd0>
 80078e4:	2200      	movs	r2, #0
 80078e6:	2300      	movs	r3, #0
 80078e8:	4640      	mov	r0, r8
 80078ea:	4649      	mov	r1, r9
 80078ec:	f7f9 f8fe 	bl	8000aec <__aeabi_dcmplt>
 80078f0:	b110      	cbz	r0, 80078f8 <_printf_float+0x90>
 80078f2:	232d      	movs	r3, #45	; 0x2d
 80078f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80078f8:	4b93      	ldr	r3, [pc, #588]	; (8007b48 <_printf_float+0x2e0>)
 80078fa:	4894      	ldr	r0, [pc, #592]	; (8007b4c <_printf_float+0x2e4>)
 80078fc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007900:	bf94      	ite	ls
 8007902:	4698      	movls	r8, r3
 8007904:	4680      	movhi	r8, r0
 8007906:	2303      	movs	r3, #3
 8007908:	6123      	str	r3, [r4, #16]
 800790a:	9b05      	ldr	r3, [sp, #20]
 800790c:	f023 0204 	bic.w	r2, r3, #4
 8007910:	6022      	str	r2, [r4, #0]
 8007912:	f04f 0900 	mov.w	r9, #0
 8007916:	9700      	str	r7, [sp, #0]
 8007918:	4633      	mov	r3, r6
 800791a:	aa0b      	add	r2, sp, #44	; 0x2c
 800791c:	4621      	mov	r1, r4
 800791e:	4628      	mov	r0, r5
 8007920:	f000 f9d8 	bl	8007cd4 <_printf_common>
 8007924:	3001      	adds	r0, #1
 8007926:	f040 8090 	bne.w	8007a4a <_printf_float+0x1e2>
 800792a:	f04f 30ff 	mov.w	r0, #4294967295
 800792e:	b00d      	add	sp, #52	; 0x34
 8007930:	ecbd 8b02 	vpop	{d8}
 8007934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007938:	4642      	mov	r2, r8
 800793a:	464b      	mov	r3, r9
 800793c:	4640      	mov	r0, r8
 800793e:	4649      	mov	r1, r9
 8007940:	f7f9 f8fc 	bl	8000b3c <__aeabi_dcmpun>
 8007944:	b140      	cbz	r0, 8007958 <_printf_float+0xf0>
 8007946:	464b      	mov	r3, r9
 8007948:	2b00      	cmp	r3, #0
 800794a:	bfbc      	itt	lt
 800794c:	232d      	movlt	r3, #45	; 0x2d
 800794e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007952:	487f      	ldr	r0, [pc, #508]	; (8007b50 <_printf_float+0x2e8>)
 8007954:	4b7f      	ldr	r3, [pc, #508]	; (8007b54 <_printf_float+0x2ec>)
 8007956:	e7d1      	b.n	80078fc <_printf_float+0x94>
 8007958:	6863      	ldr	r3, [r4, #4]
 800795a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800795e:	9206      	str	r2, [sp, #24]
 8007960:	1c5a      	adds	r2, r3, #1
 8007962:	d13f      	bne.n	80079e4 <_printf_float+0x17c>
 8007964:	2306      	movs	r3, #6
 8007966:	6063      	str	r3, [r4, #4]
 8007968:	9b05      	ldr	r3, [sp, #20]
 800796a:	6861      	ldr	r1, [r4, #4]
 800796c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007970:	2300      	movs	r3, #0
 8007972:	9303      	str	r3, [sp, #12]
 8007974:	ab0a      	add	r3, sp, #40	; 0x28
 8007976:	e9cd b301 	strd	fp, r3, [sp, #4]
 800797a:	ab09      	add	r3, sp, #36	; 0x24
 800797c:	ec49 8b10 	vmov	d0, r8, r9
 8007980:	9300      	str	r3, [sp, #0]
 8007982:	6022      	str	r2, [r4, #0]
 8007984:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007988:	4628      	mov	r0, r5
 800798a:	f7ff fecd 	bl	8007728 <__cvt>
 800798e:	9b06      	ldr	r3, [sp, #24]
 8007990:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007992:	2b47      	cmp	r3, #71	; 0x47
 8007994:	4680      	mov	r8, r0
 8007996:	d108      	bne.n	80079aa <_printf_float+0x142>
 8007998:	1cc8      	adds	r0, r1, #3
 800799a:	db02      	blt.n	80079a2 <_printf_float+0x13a>
 800799c:	6863      	ldr	r3, [r4, #4]
 800799e:	4299      	cmp	r1, r3
 80079a0:	dd41      	ble.n	8007a26 <_printf_float+0x1be>
 80079a2:	f1ab 0b02 	sub.w	fp, fp, #2
 80079a6:	fa5f fb8b 	uxtb.w	fp, fp
 80079aa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80079ae:	d820      	bhi.n	80079f2 <_printf_float+0x18a>
 80079b0:	3901      	subs	r1, #1
 80079b2:	465a      	mov	r2, fp
 80079b4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80079b8:	9109      	str	r1, [sp, #36]	; 0x24
 80079ba:	f7ff ff17 	bl	80077ec <__exponent>
 80079be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80079c0:	1813      	adds	r3, r2, r0
 80079c2:	2a01      	cmp	r2, #1
 80079c4:	4681      	mov	r9, r0
 80079c6:	6123      	str	r3, [r4, #16]
 80079c8:	dc02      	bgt.n	80079d0 <_printf_float+0x168>
 80079ca:	6822      	ldr	r2, [r4, #0]
 80079cc:	07d2      	lsls	r2, r2, #31
 80079ce:	d501      	bpl.n	80079d4 <_printf_float+0x16c>
 80079d0:	3301      	adds	r3, #1
 80079d2:	6123      	str	r3, [r4, #16]
 80079d4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d09c      	beq.n	8007916 <_printf_float+0xae>
 80079dc:	232d      	movs	r3, #45	; 0x2d
 80079de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80079e2:	e798      	b.n	8007916 <_printf_float+0xae>
 80079e4:	9a06      	ldr	r2, [sp, #24]
 80079e6:	2a47      	cmp	r2, #71	; 0x47
 80079e8:	d1be      	bne.n	8007968 <_printf_float+0x100>
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d1bc      	bne.n	8007968 <_printf_float+0x100>
 80079ee:	2301      	movs	r3, #1
 80079f0:	e7b9      	b.n	8007966 <_printf_float+0xfe>
 80079f2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80079f6:	d118      	bne.n	8007a2a <_printf_float+0x1c2>
 80079f8:	2900      	cmp	r1, #0
 80079fa:	6863      	ldr	r3, [r4, #4]
 80079fc:	dd0b      	ble.n	8007a16 <_printf_float+0x1ae>
 80079fe:	6121      	str	r1, [r4, #16]
 8007a00:	b913      	cbnz	r3, 8007a08 <_printf_float+0x1a0>
 8007a02:	6822      	ldr	r2, [r4, #0]
 8007a04:	07d0      	lsls	r0, r2, #31
 8007a06:	d502      	bpl.n	8007a0e <_printf_float+0x1a6>
 8007a08:	3301      	adds	r3, #1
 8007a0a:	440b      	add	r3, r1
 8007a0c:	6123      	str	r3, [r4, #16]
 8007a0e:	65a1      	str	r1, [r4, #88]	; 0x58
 8007a10:	f04f 0900 	mov.w	r9, #0
 8007a14:	e7de      	b.n	80079d4 <_printf_float+0x16c>
 8007a16:	b913      	cbnz	r3, 8007a1e <_printf_float+0x1b6>
 8007a18:	6822      	ldr	r2, [r4, #0]
 8007a1a:	07d2      	lsls	r2, r2, #31
 8007a1c:	d501      	bpl.n	8007a22 <_printf_float+0x1ba>
 8007a1e:	3302      	adds	r3, #2
 8007a20:	e7f4      	b.n	8007a0c <_printf_float+0x1a4>
 8007a22:	2301      	movs	r3, #1
 8007a24:	e7f2      	b.n	8007a0c <_printf_float+0x1a4>
 8007a26:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007a2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a2c:	4299      	cmp	r1, r3
 8007a2e:	db05      	blt.n	8007a3c <_printf_float+0x1d4>
 8007a30:	6823      	ldr	r3, [r4, #0]
 8007a32:	6121      	str	r1, [r4, #16]
 8007a34:	07d8      	lsls	r0, r3, #31
 8007a36:	d5ea      	bpl.n	8007a0e <_printf_float+0x1a6>
 8007a38:	1c4b      	adds	r3, r1, #1
 8007a3a:	e7e7      	b.n	8007a0c <_printf_float+0x1a4>
 8007a3c:	2900      	cmp	r1, #0
 8007a3e:	bfd4      	ite	le
 8007a40:	f1c1 0202 	rsble	r2, r1, #2
 8007a44:	2201      	movgt	r2, #1
 8007a46:	4413      	add	r3, r2
 8007a48:	e7e0      	b.n	8007a0c <_printf_float+0x1a4>
 8007a4a:	6823      	ldr	r3, [r4, #0]
 8007a4c:	055a      	lsls	r2, r3, #21
 8007a4e:	d407      	bmi.n	8007a60 <_printf_float+0x1f8>
 8007a50:	6923      	ldr	r3, [r4, #16]
 8007a52:	4642      	mov	r2, r8
 8007a54:	4631      	mov	r1, r6
 8007a56:	4628      	mov	r0, r5
 8007a58:	47b8      	blx	r7
 8007a5a:	3001      	adds	r0, #1
 8007a5c:	d12c      	bne.n	8007ab8 <_printf_float+0x250>
 8007a5e:	e764      	b.n	800792a <_printf_float+0xc2>
 8007a60:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007a64:	f240 80e0 	bls.w	8007c28 <_printf_float+0x3c0>
 8007a68:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	2300      	movs	r3, #0
 8007a70:	f7f9 f832 	bl	8000ad8 <__aeabi_dcmpeq>
 8007a74:	2800      	cmp	r0, #0
 8007a76:	d034      	beq.n	8007ae2 <_printf_float+0x27a>
 8007a78:	4a37      	ldr	r2, [pc, #220]	; (8007b58 <_printf_float+0x2f0>)
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	4631      	mov	r1, r6
 8007a7e:	4628      	mov	r0, r5
 8007a80:	47b8      	blx	r7
 8007a82:	3001      	adds	r0, #1
 8007a84:	f43f af51 	beq.w	800792a <_printf_float+0xc2>
 8007a88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a8c:	429a      	cmp	r2, r3
 8007a8e:	db02      	blt.n	8007a96 <_printf_float+0x22e>
 8007a90:	6823      	ldr	r3, [r4, #0]
 8007a92:	07d8      	lsls	r0, r3, #31
 8007a94:	d510      	bpl.n	8007ab8 <_printf_float+0x250>
 8007a96:	ee18 3a10 	vmov	r3, s16
 8007a9a:	4652      	mov	r2, sl
 8007a9c:	4631      	mov	r1, r6
 8007a9e:	4628      	mov	r0, r5
 8007aa0:	47b8      	blx	r7
 8007aa2:	3001      	adds	r0, #1
 8007aa4:	f43f af41 	beq.w	800792a <_printf_float+0xc2>
 8007aa8:	f04f 0800 	mov.w	r8, #0
 8007aac:	f104 091a 	add.w	r9, r4, #26
 8007ab0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ab2:	3b01      	subs	r3, #1
 8007ab4:	4543      	cmp	r3, r8
 8007ab6:	dc09      	bgt.n	8007acc <_printf_float+0x264>
 8007ab8:	6823      	ldr	r3, [r4, #0]
 8007aba:	079b      	lsls	r3, r3, #30
 8007abc:	f100 8105 	bmi.w	8007cca <_printf_float+0x462>
 8007ac0:	68e0      	ldr	r0, [r4, #12]
 8007ac2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ac4:	4298      	cmp	r0, r3
 8007ac6:	bfb8      	it	lt
 8007ac8:	4618      	movlt	r0, r3
 8007aca:	e730      	b.n	800792e <_printf_float+0xc6>
 8007acc:	2301      	movs	r3, #1
 8007ace:	464a      	mov	r2, r9
 8007ad0:	4631      	mov	r1, r6
 8007ad2:	4628      	mov	r0, r5
 8007ad4:	47b8      	blx	r7
 8007ad6:	3001      	adds	r0, #1
 8007ad8:	f43f af27 	beq.w	800792a <_printf_float+0xc2>
 8007adc:	f108 0801 	add.w	r8, r8, #1
 8007ae0:	e7e6      	b.n	8007ab0 <_printf_float+0x248>
 8007ae2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	dc39      	bgt.n	8007b5c <_printf_float+0x2f4>
 8007ae8:	4a1b      	ldr	r2, [pc, #108]	; (8007b58 <_printf_float+0x2f0>)
 8007aea:	2301      	movs	r3, #1
 8007aec:	4631      	mov	r1, r6
 8007aee:	4628      	mov	r0, r5
 8007af0:	47b8      	blx	r7
 8007af2:	3001      	adds	r0, #1
 8007af4:	f43f af19 	beq.w	800792a <_printf_float+0xc2>
 8007af8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007afc:	4313      	orrs	r3, r2
 8007afe:	d102      	bne.n	8007b06 <_printf_float+0x29e>
 8007b00:	6823      	ldr	r3, [r4, #0]
 8007b02:	07d9      	lsls	r1, r3, #31
 8007b04:	d5d8      	bpl.n	8007ab8 <_printf_float+0x250>
 8007b06:	ee18 3a10 	vmov	r3, s16
 8007b0a:	4652      	mov	r2, sl
 8007b0c:	4631      	mov	r1, r6
 8007b0e:	4628      	mov	r0, r5
 8007b10:	47b8      	blx	r7
 8007b12:	3001      	adds	r0, #1
 8007b14:	f43f af09 	beq.w	800792a <_printf_float+0xc2>
 8007b18:	f04f 0900 	mov.w	r9, #0
 8007b1c:	f104 0a1a 	add.w	sl, r4, #26
 8007b20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b22:	425b      	negs	r3, r3
 8007b24:	454b      	cmp	r3, r9
 8007b26:	dc01      	bgt.n	8007b2c <_printf_float+0x2c4>
 8007b28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b2a:	e792      	b.n	8007a52 <_printf_float+0x1ea>
 8007b2c:	2301      	movs	r3, #1
 8007b2e:	4652      	mov	r2, sl
 8007b30:	4631      	mov	r1, r6
 8007b32:	4628      	mov	r0, r5
 8007b34:	47b8      	blx	r7
 8007b36:	3001      	adds	r0, #1
 8007b38:	f43f aef7 	beq.w	800792a <_printf_float+0xc2>
 8007b3c:	f109 0901 	add.w	r9, r9, #1
 8007b40:	e7ee      	b.n	8007b20 <_printf_float+0x2b8>
 8007b42:	bf00      	nop
 8007b44:	7fefffff 	.word	0x7fefffff
 8007b48:	0800a364 	.word	0x0800a364
 8007b4c:	0800a368 	.word	0x0800a368
 8007b50:	0800a370 	.word	0x0800a370
 8007b54:	0800a36c 	.word	0x0800a36c
 8007b58:	0800a374 	.word	0x0800a374
 8007b5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b5e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007b60:	429a      	cmp	r2, r3
 8007b62:	bfa8      	it	ge
 8007b64:	461a      	movge	r2, r3
 8007b66:	2a00      	cmp	r2, #0
 8007b68:	4691      	mov	r9, r2
 8007b6a:	dc37      	bgt.n	8007bdc <_printf_float+0x374>
 8007b6c:	f04f 0b00 	mov.w	fp, #0
 8007b70:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007b74:	f104 021a 	add.w	r2, r4, #26
 8007b78:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007b7a:	9305      	str	r3, [sp, #20]
 8007b7c:	eba3 0309 	sub.w	r3, r3, r9
 8007b80:	455b      	cmp	r3, fp
 8007b82:	dc33      	bgt.n	8007bec <_printf_float+0x384>
 8007b84:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b88:	429a      	cmp	r2, r3
 8007b8a:	db3b      	blt.n	8007c04 <_printf_float+0x39c>
 8007b8c:	6823      	ldr	r3, [r4, #0]
 8007b8e:	07da      	lsls	r2, r3, #31
 8007b90:	d438      	bmi.n	8007c04 <_printf_float+0x39c>
 8007b92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b94:	9a05      	ldr	r2, [sp, #20]
 8007b96:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b98:	1a9a      	subs	r2, r3, r2
 8007b9a:	eba3 0901 	sub.w	r9, r3, r1
 8007b9e:	4591      	cmp	r9, r2
 8007ba0:	bfa8      	it	ge
 8007ba2:	4691      	movge	r9, r2
 8007ba4:	f1b9 0f00 	cmp.w	r9, #0
 8007ba8:	dc35      	bgt.n	8007c16 <_printf_float+0x3ae>
 8007baa:	f04f 0800 	mov.w	r8, #0
 8007bae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007bb2:	f104 0a1a 	add.w	sl, r4, #26
 8007bb6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007bba:	1a9b      	subs	r3, r3, r2
 8007bbc:	eba3 0309 	sub.w	r3, r3, r9
 8007bc0:	4543      	cmp	r3, r8
 8007bc2:	f77f af79 	ble.w	8007ab8 <_printf_float+0x250>
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	4652      	mov	r2, sl
 8007bca:	4631      	mov	r1, r6
 8007bcc:	4628      	mov	r0, r5
 8007bce:	47b8      	blx	r7
 8007bd0:	3001      	adds	r0, #1
 8007bd2:	f43f aeaa 	beq.w	800792a <_printf_float+0xc2>
 8007bd6:	f108 0801 	add.w	r8, r8, #1
 8007bda:	e7ec      	b.n	8007bb6 <_printf_float+0x34e>
 8007bdc:	4613      	mov	r3, r2
 8007bde:	4631      	mov	r1, r6
 8007be0:	4642      	mov	r2, r8
 8007be2:	4628      	mov	r0, r5
 8007be4:	47b8      	blx	r7
 8007be6:	3001      	adds	r0, #1
 8007be8:	d1c0      	bne.n	8007b6c <_printf_float+0x304>
 8007bea:	e69e      	b.n	800792a <_printf_float+0xc2>
 8007bec:	2301      	movs	r3, #1
 8007bee:	4631      	mov	r1, r6
 8007bf0:	4628      	mov	r0, r5
 8007bf2:	9205      	str	r2, [sp, #20]
 8007bf4:	47b8      	blx	r7
 8007bf6:	3001      	adds	r0, #1
 8007bf8:	f43f ae97 	beq.w	800792a <_printf_float+0xc2>
 8007bfc:	9a05      	ldr	r2, [sp, #20]
 8007bfe:	f10b 0b01 	add.w	fp, fp, #1
 8007c02:	e7b9      	b.n	8007b78 <_printf_float+0x310>
 8007c04:	ee18 3a10 	vmov	r3, s16
 8007c08:	4652      	mov	r2, sl
 8007c0a:	4631      	mov	r1, r6
 8007c0c:	4628      	mov	r0, r5
 8007c0e:	47b8      	blx	r7
 8007c10:	3001      	adds	r0, #1
 8007c12:	d1be      	bne.n	8007b92 <_printf_float+0x32a>
 8007c14:	e689      	b.n	800792a <_printf_float+0xc2>
 8007c16:	9a05      	ldr	r2, [sp, #20]
 8007c18:	464b      	mov	r3, r9
 8007c1a:	4442      	add	r2, r8
 8007c1c:	4631      	mov	r1, r6
 8007c1e:	4628      	mov	r0, r5
 8007c20:	47b8      	blx	r7
 8007c22:	3001      	adds	r0, #1
 8007c24:	d1c1      	bne.n	8007baa <_printf_float+0x342>
 8007c26:	e680      	b.n	800792a <_printf_float+0xc2>
 8007c28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c2a:	2a01      	cmp	r2, #1
 8007c2c:	dc01      	bgt.n	8007c32 <_printf_float+0x3ca>
 8007c2e:	07db      	lsls	r3, r3, #31
 8007c30:	d538      	bpl.n	8007ca4 <_printf_float+0x43c>
 8007c32:	2301      	movs	r3, #1
 8007c34:	4642      	mov	r2, r8
 8007c36:	4631      	mov	r1, r6
 8007c38:	4628      	mov	r0, r5
 8007c3a:	47b8      	blx	r7
 8007c3c:	3001      	adds	r0, #1
 8007c3e:	f43f ae74 	beq.w	800792a <_printf_float+0xc2>
 8007c42:	ee18 3a10 	vmov	r3, s16
 8007c46:	4652      	mov	r2, sl
 8007c48:	4631      	mov	r1, r6
 8007c4a:	4628      	mov	r0, r5
 8007c4c:	47b8      	blx	r7
 8007c4e:	3001      	adds	r0, #1
 8007c50:	f43f ae6b 	beq.w	800792a <_printf_float+0xc2>
 8007c54:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007c58:	2200      	movs	r2, #0
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	f7f8 ff3c 	bl	8000ad8 <__aeabi_dcmpeq>
 8007c60:	b9d8      	cbnz	r0, 8007c9a <_printf_float+0x432>
 8007c62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c64:	f108 0201 	add.w	r2, r8, #1
 8007c68:	3b01      	subs	r3, #1
 8007c6a:	4631      	mov	r1, r6
 8007c6c:	4628      	mov	r0, r5
 8007c6e:	47b8      	blx	r7
 8007c70:	3001      	adds	r0, #1
 8007c72:	d10e      	bne.n	8007c92 <_printf_float+0x42a>
 8007c74:	e659      	b.n	800792a <_printf_float+0xc2>
 8007c76:	2301      	movs	r3, #1
 8007c78:	4652      	mov	r2, sl
 8007c7a:	4631      	mov	r1, r6
 8007c7c:	4628      	mov	r0, r5
 8007c7e:	47b8      	blx	r7
 8007c80:	3001      	adds	r0, #1
 8007c82:	f43f ae52 	beq.w	800792a <_printf_float+0xc2>
 8007c86:	f108 0801 	add.w	r8, r8, #1
 8007c8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c8c:	3b01      	subs	r3, #1
 8007c8e:	4543      	cmp	r3, r8
 8007c90:	dcf1      	bgt.n	8007c76 <_printf_float+0x40e>
 8007c92:	464b      	mov	r3, r9
 8007c94:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007c98:	e6dc      	b.n	8007a54 <_printf_float+0x1ec>
 8007c9a:	f04f 0800 	mov.w	r8, #0
 8007c9e:	f104 0a1a 	add.w	sl, r4, #26
 8007ca2:	e7f2      	b.n	8007c8a <_printf_float+0x422>
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	4642      	mov	r2, r8
 8007ca8:	e7df      	b.n	8007c6a <_printf_float+0x402>
 8007caa:	2301      	movs	r3, #1
 8007cac:	464a      	mov	r2, r9
 8007cae:	4631      	mov	r1, r6
 8007cb0:	4628      	mov	r0, r5
 8007cb2:	47b8      	blx	r7
 8007cb4:	3001      	adds	r0, #1
 8007cb6:	f43f ae38 	beq.w	800792a <_printf_float+0xc2>
 8007cba:	f108 0801 	add.w	r8, r8, #1
 8007cbe:	68e3      	ldr	r3, [r4, #12]
 8007cc0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007cc2:	1a5b      	subs	r3, r3, r1
 8007cc4:	4543      	cmp	r3, r8
 8007cc6:	dcf0      	bgt.n	8007caa <_printf_float+0x442>
 8007cc8:	e6fa      	b.n	8007ac0 <_printf_float+0x258>
 8007cca:	f04f 0800 	mov.w	r8, #0
 8007cce:	f104 0919 	add.w	r9, r4, #25
 8007cd2:	e7f4      	b.n	8007cbe <_printf_float+0x456>

08007cd4 <_printf_common>:
 8007cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cd8:	4616      	mov	r6, r2
 8007cda:	4699      	mov	r9, r3
 8007cdc:	688a      	ldr	r2, [r1, #8]
 8007cde:	690b      	ldr	r3, [r1, #16]
 8007ce0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007ce4:	4293      	cmp	r3, r2
 8007ce6:	bfb8      	it	lt
 8007ce8:	4613      	movlt	r3, r2
 8007cea:	6033      	str	r3, [r6, #0]
 8007cec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007cf0:	4607      	mov	r7, r0
 8007cf2:	460c      	mov	r4, r1
 8007cf4:	b10a      	cbz	r2, 8007cfa <_printf_common+0x26>
 8007cf6:	3301      	adds	r3, #1
 8007cf8:	6033      	str	r3, [r6, #0]
 8007cfa:	6823      	ldr	r3, [r4, #0]
 8007cfc:	0699      	lsls	r1, r3, #26
 8007cfe:	bf42      	ittt	mi
 8007d00:	6833      	ldrmi	r3, [r6, #0]
 8007d02:	3302      	addmi	r3, #2
 8007d04:	6033      	strmi	r3, [r6, #0]
 8007d06:	6825      	ldr	r5, [r4, #0]
 8007d08:	f015 0506 	ands.w	r5, r5, #6
 8007d0c:	d106      	bne.n	8007d1c <_printf_common+0x48>
 8007d0e:	f104 0a19 	add.w	sl, r4, #25
 8007d12:	68e3      	ldr	r3, [r4, #12]
 8007d14:	6832      	ldr	r2, [r6, #0]
 8007d16:	1a9b      	subs	r3, r3, r2
 8007d18:	42ab      	cmp	r3, r5
 8007d1a:	dc26      	bgt.n	8007d6a <_printf_common+0x96>
 8007d1c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007d20:	1e13      	subs	r3, r2, #0
 8007d22:	6822      	ldr	r2, [r4, #0]
 8007d24:	bf18      	it	ne
 8007d26:	2301      	movne	r3, #1
 8007d28:	0692      	lsls	r2, r2, #26
 8007d2a:	d42b      	bmi.n	8007d84 <_printf_common+0xb0>
 8007d2c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007d30:	4649      	mov	r1, r9
 8007d32:	4638      	mov	r0, r7
 8007d34:	47c0      	blx	r8
 8007d36:	3001      	adds	r0, #1
 8007d38:	d01e      	beq.n	8007d78 <_printf_common+0xa4>
 8007d3a:	6823      	ldr	r3, [r4, #0]
 8007d3c:	68e5      	ldr	r5, [r4, #12]
 8007d3e:	6832      	ldr	r2, [r6, #0]
 8007d40:	f003 0306 	and.w	r3, r3, #6
 8007d44:	2b04      	cmp	r3, #4
 8007d46:	bf08      	it	eq
 8007d48:	1aad      	subeq	r5, r5, r2
 8007d4a:	68a3      	ldr	r3, [r4, #8]
 8007d4c:	6922      	ldr	r2, [r4, #16]
 8007d4e:	bf0c      	ite	eq
 8007d50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d54:	2500      	movne	r5, #0
 8007d56:	4293      	cmp	r3, r2
 8007d58:	bfc4      	itt	gt
 8007d5a:	1a9b      	subgt	r3, r3, r2
 8007d5c:	18ed      	addgt	r5, r5, r3
 8007d5e:	2600      	movs	r6, #0
 8007d60:	341a      	adds	r4, #26
 8007d62:	42b5      	cmp	r5, r6
 8007d64:	d11a      	bne.n	8007d9c <_printf_common+0xc8>
 8007d66:	2000      	movs	r0, #0
 8007d68:	e008      	b.n	8007d7c <_printf_common+0xa8>
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	4652      	mov	r2, sl
 8007d6e:	4649      	mov	r1, r9
 8007d70:	4638      	mov	r0, r7
 8007d72:	47c0      	blx	r8
 8007d74:	3001      	adds	r0, #1
 8007d76:	d103      	bne.n	8007d80 <_printf_common+0xac>
 8007d78:	f04f 30ff 	mov.w	r0, #4294967295
 8007d7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d80:	3501      	adds	r5, #1
 8007d82:	e7c6      	b.n	8007d12 <_printf_common+0x3e>
 8007d84:	18e1      	adds	r1, r4, r3
 8007d86:	1c5a      	adds	r2, r3, #1
 8007d88:	2030      	movs	r0, #48	; 0x30
 8007d8a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007d8e:	4422      	add	r2, r4
 8007d90:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007d94:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007d98:	3302      	adds	r3, #2
 8007d9a:	e7c7      	b.n	8007d2c <_printf_common+0x58>
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	4622      	mov	r2, r4
 8007da0:	4649      	mov	r1, r9
 8007da2:	4638      	mov	r0, r7
 8007da4:	47c0      	blx	r8
 8007da6:	3001      	adds	r0, #1
 8007da8:	d0e6      	beq.n	8007d78 <_printf_common+0xa4>
 8007daa:	3601      	adds	r6, #1
 8007dac:	e7d9      	b.n	8007d62 <_printf_common+0x8e>
	...

08007db0 <_printf_i>:
 8007db0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007db4:	7e0f      	ldrb	r7, [r1, #24]
 8007db6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007db8:	2f78      	cmp	r7, #120	; 0x78
 8007dba:	4691      	mov	r9, r2
 8007dbc:	4680      	mov	r8, r0
 8007dbe:	460c      	mov	r4, r1
 8007dc0:	469a      	mov	sl, r3
 8007dc2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007dc6:	d807      	bhi.n	8007dd8 <_printf_i+0x28>
 8007dc8:	2f62      	cmp	r7, #98	; 0x62
 8007dca:	d80a      	bhi.n	8007de2 <_printf_i+0x32>
 8007dcc:	2f00      	cmp	r7, #0
 8007dce:	f000 80d8 	beq.w	8007f82 <_printf_i+0x1d2>
 8007dd2:	2f58      	cmp	r7, #88	; 0x58
 8007dd4:	f000 80a3 	beq.w	8007f1e <_printf_i+0x16e>
 8007dd8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007ddc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007de0:	e03a      	b.n	8007e58 <_printf_i+0xa8>
 8007de2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007de6:	2b15      	cmp	r3, #21
 8007de8:	d8f6      	bhi.n	8007dd8 <_printf_i+0x28>
 8007dea:	a101      	add	r1, pc, #4	; (adr r1, 8007df0 <_printf_i+0x40>)
 8007dec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007df0:	08007e49 	.word	0x08007e49
 8007df4:	08007e5d 	.word	0x08007e5d
 8007df8:	08007dd9 	.word	0x08007dd9
 8007dfc:	08007dd9 	.word	0x08007dd9
 8007e00:	08007dd9 	.word	0x08007dd9
 8007e04:	08007dd9 	.word	0x08007dd9
 8007e08:	08007e5d 	.word	0x08007e5d
 8007e0c:	08007dd9 	.word	0x08007dd9
 8007e10:	08007dd9 	.word	0x08007dd9
 8007e14:	08007dd9 	.word	0x08007dd9
 8007e18:	08007dd9 	.word	0x08007dd9
 8007e1c:	08007f69 	.word	0x08007f69
 8007e20:	08007e8d 	.word	0x08007e8d
 8007e24:	08007f4b 	.word	0x08007f4b
 8007e28:	08007dd9 	.word	0x08007dd9
 8007e2c:	08007dd9 	.word	0x08007dd9
 8007e30:	08007f8b 	.word	0x08007f8b
 8007e34:	08007dd9 	.word	0x08007dd9
 8007e38:	08007e8d 	.word	0x08007e8d
 8007e3c:	08007dd9 	.word	0x08007dd9
 8007e40:	08007dd9 	.word	0x08007dd9
 8007e44:	08007f53 	.word	0x08007f53
 8007e48:	682b      	ldr	r3, [r5, #0]
 8007e4a:	1d1a      	adds	r2, r3, #4
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	602a      	str	r2, [r5, #0]
 8007e50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e54:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e58:	2301      	movs	r3, #1
 8007e5a:	e0a3      	b.n	8007fa4 <_printf_i+0x1f4>
 8007e5c:	6820      	ldr	r0, [r4, #0]
 8007e5e:	6829      	ldr	r1, [r5, #0]
 8007e60:	0606      	lsls	r6, r0, #24
 8007e62:	f101 0304 	add.w	r3, r1, #4
 8007e66:	d50a      	bpl.n	8007e7e <_printf_i+0xce>
 8007e68:	680e      	ldr	r6, [r1, #0]
 8007e6a:	602b      	str	r3, [r5, #0]
 8007e6c:	2e00      	cmp	r6, #0
 8007e6e:	da03      	bge.n	8007e78 <_printf_i+0xc8>
 8007e70:	232d      	movs	r3, #45	; 0x2d
 8007e72:	4276      	negs	r6, r6
 8007e74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e78:	485e      	ldr	r0, [pc, #376]	; (8007ff4 <_printf_i+0x244>)
 8007e7a:	230a      	movs	r3, #10
 8007e7c:	e019      	b.n	8007eb2 <_printf_i+0x102>
 8007e7e:	680e      	ldr	r6, [r1, #0]
 8007e80:	602b      	str	r3, [r5, #0]
 8007e82:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007e86:	bf18      	it	ne
 8007e88:	b236      	sxthne	r6, r6
 8007e8a:	e7ef      	b.n	8007e6c <_printf_i+0xbc>
 8007e8c:	682b      	ldr	r3, [r5, #0]
 8007e8e:	6820      	ldr	r0, [r4, #0]
 8007e90:	1d19      	adds	r1, r3, #4
 8007e92:	6029      	str	r1, [r5, #0]
 8007e94:	0601      	lsls	r1, r0, #24
 8007e96:	d501      	bpl.n	8007e9c <_printf_i+0xec>
 8007e98:	681e      	ldr	r6, [r3, #0]
 8007e9a:	e002      	b.n	8007ea2 <_printf_i+0xf2>
 8007e9c:	0646      	lsls	r6, r0, #25
 8007e9e:	d5fb      	bpl.n	8007e98 <_printf_i+0xe8>
 8007ea0:	881e      	ldrh	r6, [r3, #0]
 8007ea2:	4854      	ldr	r0, [pc, #336]	; (8007ff4 <_printf_i+0x244>)
 8007ea4:	2f6f      	cmp	r7, #111	; 0x6f
 8007ea6:	bf0c      	ite	eq
 8007ea8:	2308      	moveq	r3, #8
 8007eaa:	230a      	movne	r3, #10
 8007eac:	2100      	movs	r1, #0
 8007eae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007eb2:	6865      	ldr	r5, [r4, #4]
 8007eb4:	60a5      	str	r5, [r4, #8]
 8007eb6:	2d00      	cmp	r5, #0
 8007eb8:	bfa2      	ittt	ge
 8007eba:	6821      	ldrge	r1, [r4, #0]
 8007ebc:	f021 0104 	bicge.w	r1, r1, #4
 8007ec0:	6021      	strge	r1, [r4, #0]
 8007ec2:	b90e      	cbnz	r6, 8007ec8 <_printf_i+0x118>
 8007ec4:	2d00      	cmp	r5, #0
 8007ec6:	d04d      	beq.n	8007f64 <_printf_i+0x1b4>
 8007ec8:	4615      	mov	r5, r2
 8007eca:	fbb6 f1f3 	udiv	r1, r6, r3
 8007ece:	fb03 6711 	mls	r7, r3, r1, r6
 8007ed2:	5dc7      	ldrb	r7, [r0, r7]
 8007ed4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007ed8:	4637      	mov	r7, r6
 8007eda:	42bb      	cmp	r3, r7
 8007edc:	460e      	mov	r6, r1
 8007ede:	d9f4      	bls.n	8007eca <_printf_i+0x11a>
 8007ee0:	2b08      	cmp	r3, #8
 8007ee2:	d10b      	bne.n	8007efc <_printf_i+0x14c>
 8007ee4:	6823      	ldr	r3, [r4, #0]
 8007ee6:	07de      	lsls	r6, r3, #31
 8007ee8:	d508      	bpl.n	8007efc <_printf_i+0x14c>
 8007eea:	6923      	ldr	r3, [r4, #16]
 8007eec:	6861      	ldr	r1, [r4, #4]
 8007eee:	4299      	cmp	r1, r3
 8007ef0:	bfde      	ittt	le
 8007ef2:	2330      	movle	r3, #48	; 0x30
 8007ef4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007ef8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007efc:	1b52      	subs	r2, r2, r5
 8007efe:	6122      	str	r2, [r4, #16]
 8007f00:	f8cd a000 	str.w	sl, [sp]
 8007f04:	464b      	mov	r3, r9
 8007f06:	aa03      	add	r2, sp, #12
 8007f08:	4621      	mov	r1, r4
 8007f0a:	4640      	mov	r0, r8
 8007f0c:	f7ff fee2 	bl	8007cd4 <_printf_common>
 8007f10:	3001      	adds	r0, #1
 8007f12:	d14c      	bne.n	8007fae <_printf_i+0x1fe>
 8007f14:	f04f 30ff 	mov.w	r0, #4294967295
 8007f18:	b004      	add	sp, #16
 8007f1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f1e:	4835      	ldr	r0, [pc, #212]	; (8007ff4 <_printf_i+0x244>)
 8007f20:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007f24:	6829      	ldr	r1, [r5, #0]
 8007f26:	6823      	ldr	r3, [r4, #0]
 8007f28:	f851 6b04 	ldr.w	r6, [r1], #4
 8007f2c:	6029      	str	r1, [r5, #0]
 8007f2e:	061d      	lsls	r5, r3, #24
 8007f30:	d514      	bpl.n	8007f5c <_printf_i+0x1ac>
 8007f32:	07df      	lsls	r7, r3, #31
 8007f34:	bf44      	itt	mi
 8007f36:	f043 0320 	orrmi.w	r3, r3, #32
 8007f3a:	6023      	strmi	r3, [r4, #0]
 8007f3c:	b91e      	cbnz	r6, 8007f46 <_printf_i+0x196>
 8007f3e:	6823      	ldr	r3, [r4, #0]
 8007f40:	f023 0320 	bic.w	r3, r3, #32
 8007f44:	6023      	str	r3, [r4, #0]
 8007f46:	2310      	movs	r3, #16
 8007f48:	e7b0      	b.n	8007eac <_printf_i+0xfc>
 8007f4a:	6823      	ldr	r3, [r4, #0]
 8007f4c:	f043 0320 	orr.w	r3, r3, #32
 8007f50:	6023      	str	r3, [r4, #0]
 8007f52:	2378      	movs	r3, #120	; 0x78
 8007f54:	4828      	ldr	r0, [pc, #160]	; (8007ff8 <_printf_i+0x248>)
 8007f56:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007f5a:	e7e3      	b.n	8007f24 <_printf_i+0x174>
 8007f5c:	0659      	lsls	r1, r3, #25
 8007f5e:	bf48      	it	mi
 8007f60:	b2b6      	uxthmi	r6, r6
 8007f62:	e7e6      	b.n	8007f32 <_printf_i+0x182>
 8007f64:	4615      	mov	r5, r2
 8007f66:	e7bb      	b.n	8007ee0 <_printf_i+0x130>
 8007f68:	682b      	ldr	r3, [r5, #0]
 8007f6a:	6826      	ldr	r6, [r4, #0]
 8007f6c:	6961      	ldr	r1, [r4, #20]
 8007f6e:	1d18      	adds	r0, r3, #4
 8007f70:	6028      	str	r0, [r5, #0]
 8007f72:	0635      	lsls	r5, r6, #24
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	d501      	bpl.n	8007f7c <_printf_i+0x1cc>
 8007f78:	6019      	str	r1, [r3, #0]
 8007f7a:	e002      	b.n	8007f82 <_printf_i+0x1d2>
 8007f7c:	0670      	lsls	r0, r6, #25
 8007f7e:	d5fb      	bpl.n	8007f78 <_printf_i+0x1c8>
 8007f80:	8019      	strh	r1, [r3, #0]
 8007f82:	2300      	movs	r3, #0
 8007f84:	6123      	str	r3, [r4, #16]
 8007f86:	4615      	mov	r5, r2
 8007f88:	e7ba      	b.n	8007f00 <_printf_i+0x150>
 8007f8a:	682b      	ldr	r3, [r5, #0]
 8007f8c:	1d1a      	adds	r2, r3, #4
 8007f8e:	602a      	str	r2, [r5, #0]
 8007f90:	681d      	ldr	r5, [r3, #0]
 8007f92:	6862      	ldr	r2, [r4, #4]
 8007f94:	2100      	movs	r1, #0
 8007f96:	4628      	mov	r0, r5
 8007f98:	f7f8 f92a 	bl	80001f0 <memchr>
 8007f9c:	b108      	cbz	r0, 8007fa2 <_printf_i+0x1f2>
 8007f9e:	1b40      	subs	r0, r0, r5
 8007fa0:	6060      	str	r0, [r4, #4]
 8007fa2:	6863      	ldr	r3, [r4, #4]
 8007fa4:	6123      	str	r3, [r4, #16]
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007fac:	e7a8      	b.n	8007f00 <_printf_i+0x150>
 8007fae:	6923      	ldr	r3, [r4, #16]
 8007fb0:	462a      	mov	r2, r5
 8007fb2:	4649      	mov	r1, r9
 8007fb4:	4640      	mov	r0, r8
 8007fb6:	47d0      	blx	sl
 8007fb8:	3001      	adds	r0, #1
 8007fba:	d0ab      	beq.n	8007f14 <_printf_i+0x164>
 8007fbc:	6823      	ldr	r3, [r4, #0]
 8007fbe:	079b      	lsls	r3, r3, #30
 8007fc0:	d413      	bmi.n	8007fea <_printf_i+0x23a>
 8007fc2:	68e0      	ldr	r0, [r4, #12]
 8007fc4:	9b03      	ldr	r3, [sp, #12]
 8007fc6:	4298      	cmp	r0, r3
 8007fc8:	bfb8      	it	lt
 8007fca:	4618      	movlt	r0, r3
 8007fcc:	e7a4      	b.n	8007f18 <_printf_i+0x168>
 8007fce:	2301      	movs	r3, #1
 8007fd0:	4632      	mov	r2, r6
 8007fd2:	4649      	mov	r1, r9
 8007fd4:	4640      	mov	r0, r8
 8007fd6:	47d0      	blx	sl
 8007fd8:	3001      	adds	r0, #1
 8007fda:	d09b      	beq.n	8007f14 <_printf_i+0x164>
 8007fdc:	3501      	adds	r5, #1
 8007fde:	68e3      	ldr	r3, [r4, #12]
 8007fe0:	9903      	ldr	r1, [sp, #12]
 8007fe2:	1a5b      	subs	r3, r3, r1
 8007fe4:	42ab      	cmp	r3, r5
 8007fe6:	dcf2      	bgt.n	8007fce <_printf_i+0x21e>
 8007fe8:	e7eb      	b.n	8007fc2 <_printf_i+0x212>
 8007fea:	2500      	movs	r5, #0
 8007fec:	f104 0619 	add.w	r6, r4, #25
 8007ff0:	e7f5      	b.n	8007fde <_printf_i+0x22e>
 8007ff2:	bf00      	nop
 8007ff4:	0800a376 	.word	0x0800a376
 8007ff8:	0800a387 	.word	0x0800a387

08007ffc <iprintf>:
 8007ffc:	b40f      	push	{r0, r1, r2, r3}
 8007ffe:	4b0a      	ldr	r3, [pc, #40]	; (8008028 <iprintf+0x2c>)
 8008000:	b513      	push	{r0, r1, r4, lr}
 8008002:	681c      	ldr	r4, [r3, #0]
 8008004:	b124      	cbz	r4, 8008010 <iprintf+0x14>
 8008006:	69a3      	ldr	r3, [r4, #24]
 8008008:	b913      	cbnz	r3, 8008010 <iprintf+0x14>
 800800a:	4620      	mov	r0, r4
 800800c:	f001 f8d8 	bl	80091c0 <__sinit>
 8008010:	ab05      	add	r3, sp, #20
 8008012:	9a04      	ldr	r2, [sp, #16]
 8008014:	68a1      	ldr	r1, [r4, #8]
 8008016:	9301      	str	r3, [sp, #4]
 8008018:	4620      	mov	r0, r4
 800801a:	f001 fe95 	bl	8009d48 <_vfiprintf_r>
 800801e:	b002      	add	sp, #8
 8008020:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008024:	b004      	add	sp, #16
 8008026:	4770      	bx	lr
 8008028:	2000000c 	.word	0x2000000c

0800802c <_puts_r>:
 800802c:	b570      	push	{r4, r5, r6, lr}
 800802e:	460e      	mov	r6, r1
 8008030:	4605      	mov	r5, r0
 8008032:	b118      	cbz	r0, 800803c <_puts_r+0x10>
 8008034:	6983      	ldr	r3, [r0, #24]
 8008036:	b90b      	cbnz	r3, 800803c <_puts_r+0x10>
 8008038:	f001 f8c2 	bl	80091c0 <__sinit>
 800803c:	69ab      	ldr	r3, [r5, #24]
 800803e:	68ac      	ldr	r4, [r5, #8]
 8008040:	b913      	cbnz	r3, 8008048 <_puts_r+0x1c>
 8008042:	4628      	mov	r0, r5
 8008044:	f001 f8bc 	bl	80091c0 <__sinit>
 8008048:	4b2c      	ldr	r3, [pc, #176]	; (80080fc <_puts_r+0xd0>)
 800804a:	429c      	cmp	r4, r3
 800804c:	d120      	bne.n	8008090 <_puts_r+0x64>
 800804e:	686c      	ldr	r4, [r5, #4]
 8008050:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008052:	07db      	lsls	r3, r3, #31
 8008054:	d405      	bmi.n	8008062 <_puts_r+0x36>
 8008056:	89a3      	ldrh	r3, [r4, #12]
 8008058:	0598      	lsls	r0, r3, #22
 800805a:	d402      	bmi.n	8008062 <_puts_r+0x36>
 800805c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800805e:	f001 f952 	bl	8009306 <__retarget_lock_acquire_recursive>
 8008062:	89a3      	ldrh	r3, [r4, #12]
 8008064:	0719      	lsls	r1, r3, #28
 8008066:	d51d      	bpl.n	80080a4 <_puts_r+0x78>
 8008068:	6923      	ldr	r3, [r4, #16]
 800806a:	b1db      	cbz	r3, 80080a4 <_puts_r+0x78>
 800806c:	3e01      	subs	r6, #1
 800806e:	68a3      	ldr	r3, [r4, #8]
 8008070:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008074:	3b01      	subs	r3, #1
 8008076:	60a3      	str	r3, [r4, #8]
 8008078:	bb39      	cbnz	r1, 80080ca <_puts_r+0x9e>
 800807a:	2b00      	cmp	r3, #0
 800807c:	da38      	bge.n	80080f0 <_puts_r+0xc4>
 800807e:	4622      	mov	r2, r4
 8008080:	210a      	movs	r1, #10
 8008082:	4628      	mov	r0, r5
 8008084:	f000 f848 	bl	8008118 <__swbuf_r>
 8008088:	3001      	adds	r0, #1
 800808a:	d011      	beq.n	80080b0 <_puts_r+0x84>
 800808c:	250a      	movs	r5, #10
 800808e:	e011      	b.n	80080b4 <_puts_r+0x88>
 8008090:	4b1b      	ldr	r3, [pc, #108]	; (8008100 <_puts_r+0xd4>)
 8008092:	429c      	cmp	r4, r3
 8008094:	d101      	bne.n	800809a <_puts_r+0x6e>
 8008096:	68ac      	ldr	r4, [r5, #8]
 8008098:	e7da      	b.n	8008050 <_puts_r+0x24>
 800809a:	4b1a      	ldr	r3, [pc, #104]	; (8008104 <_puts_r+0xd8>)
 800809c:	429c      	cmp	r4, r3
 800809e:	bf08      	it	eq
 80080a0:	68ec      	ldreq	r4, [r5, #12]
 80080a2:	e7d5      	b.n	8008050 <_puts_r+0x24>
 80080a4:	4621      	mov	r1, r4
 80080a6:	4628      	mov	r0, r5
 80080a8:	f000 f888 	bl	80081bc <__swsetup_r>
 80080ac:	2800      	cmp	r0, #0
 80080ae:	d0dd      	beq.n	800806c <_puts_r+0x40>
 80080b0:	f04f 35ff 	mov.w	r5, #4294967295
 80080b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80080b6:	07da      	lsls	r2, r3, #31
 80080b8:	d405      	bmi.n	80080c6 <_puts_r+0x9a>
 80080ba:	89a3      	ldrh	r3, [r4, #12]
 80080bc:	059b      	lsls	r3, r3, #22
 80080be:	d402      	bmi.n	80080c6 <_puts_r+0x9a>
 80080c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80080c2:	f001 f921 	bl	8009308 <__retarget_lock_release_recursive>
 80080c6:	4628      	mov	r0, r5
 80080c8:	bd70      	pop	{r4, r5, r6, pc}
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	da04      	bge.n	80080d8 <_puts_r+0xac>
 80080ce:	69a2      	ldr	r2, [r4, #24]
 80080d0:	429a      	cmp	r2, r3
 80080d2:	dc06      	bgt.n	80080e2 <_puts_r+0xb6>
 80080d4:	290a      	cmp	r1, #10
 80080d6:	d004      	beq.n	80080e2 <_puts_r+0xb6>
 80080d8:	6823      	ldr	r3, [r4, #0]
 80080da:	1c5a      	adds	r2, r3, #1
 80080dc:	6022      	str	r2, [r4, #0]
 80080de:	7019      	strb	r1, [r3, #0]
 80080e0:	e7c5      	b.n	800806e <_puts_r+0x42>
 80080e2:	4622      	mov	r2, r4
 80080e4:	4628      	mov	r0, r5
 80080e6:	f000 f817 	bl	8008118 <__swbuf_r>
 80080ea:	3001      	adds	r0, #1
 80080ec:	d1bf      	bne.n	800806e <_puts_r+0x42>
 80080ee:	e7df      	b.n	80080b0 <_puts_r+0x84>
 80080f0:	6823      	ldr	r3, [r4, #0]
 80080f2:	250a      	movs	r5, #10
 80080f4:	1c5a      	adds	r2, r3, #1
 80080f6:	6022      	str	r2, [r4, #0]
 80080f8:	701d      	strb	r5, [r3, #0]
 80080fa:	e7db      	b.n	80080b4 <_puts_r+0x88>
 80080fc:	0800a448 	.word	0x0800a448
 8008100:	0800a468 	.word	0x0800a468
 8008104:	0800a428 	.word	0x0800a428

08008108 <puts>:
 8008108:	4b02      	ldr	r3, [pc, #8]	; (8008114 <puts+0xc>)
 800810a:	4601      	mov	r1, r0
 800810c:	6818      	ldr	r0, [r3, #0]
 800810e:	f7ff bf8d 	b.w	800802c <_puts_r>
 8008112:	bf00      	nop
 8008114:	2000000c 	.word	0x2000000c

08008118 <__swbuf_r>:
 8008118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800811a:	460e      	mov	r6, r1
 800811c:	4614      	mov	r4, r2
 800811e:	4605      	mov	r5, r0
 8008120:	b118      	cbz	r0, 800812a <__swbuf_r+0x12>
 8008122:	6983      	ldr	r3, [r0, #24]
 8008124:	b90b      	cbnz	r3, 800812a <__swbuf_r+0x12>
 8008126:	f001 f84b 	bl	80091c0 <__sinit>
 800812a:	4b21      	ldr	r3, [pc, #132]	; (80081b0 <__swbuf_r+0x98>)
 800812c:	429c      	cmp	r4, r3
 800812e:	d12b      	bne.n	8008188 <__swbuf_r+0x70>
 8008130:	686c      	ldr	r4, [r5, #4]
 8008132:	69a3      	ldr	r3, [r4, #24]
 8008134:	60a3      	str	r3, [r4, #8]
 8008136:	89a3      	ldrh	r3, [r4, #12]
 8008138:	071a      	lsls	r2, r3, #28
 800813a:	d52f      	bpl.n	800819c <__swbuf_r+0x84>
 800813c:	6923      	ldr	r3, [r4, #16]
 800813e:	b36b      	cbz	r3, 800819c <__swbuf_r+0x84>
 8008140:	6923      	ldr	r3, [r4, #16]
 8008142:	6820      	ldr	r0, [r4, #0]
 8008144:	1ac0      	subs	r0, r0, r3
 8008146:	6963      	ldr	r3, [r4, #20]
 8008148:	b2f6      	uxtb	r6, r6
 800814a:	4283      	cmp	r3, r0
 800814c:	4637      	mov	r7, r6
 800814e:	dc04      	bgt.n	800815a <__swbuf_r+0x42>
 8008150:	4621      	mov	r1, r4
 8008152:	4628      	mov	r0, r5
 8008154:	f000 ffa0 	bl	8009098 <_fflush_r>
 8008158:	bb30      	cbnz	r0, 80081a8 <__swbuf_r+0x90>
 800815a:	68a3      	ldr	r3, [r4, #8]
 800815c:	3b01      	subs	r3, #1
 800815e:	60a3      	str	r3, [r4, #8]
 8008160:	6823      	ldr	r3, [r4, #0]
 8008162:	1c5a      	adds	r2, r3, #1
 8008164:	6022      	str	r2, [r4, #0]
 8008166:	701e      	strb	r6, [r3, #0]
 8008168:	6963      	ldr	r3, [r4, #20]
 800816a:	3001      	adds	r0, #1
 800816c:	4283      	cmp	r3, r0
 800816e:	d004      	beq.n	800817a <__swbuf_r+0x62>
 8008170:	89a3      	ldrh	r3, [r4, #12]
 8008172:	07db      	lsls	r3, r3, #31
 8008174:	d506      	bpl.n	8008184 <__swbuf_r+0x6c>
 8008176:	2e0a      	cmp	r6, #10
 8008178:	d104      	bne.n	8008184 <__swbuf_r+0x6c>
 800817a:	4621      	mov	r1, r4
 800817c:	4628      	mov	r0, r5
 800817e:	f000 ff8b 	bl	8009098 <_fflush_r>
 8008182:	b988      	cbnz	r0, 80081a8 <__swbuf_r+0x90>
 8008184:	4638      	mov	r0, r7
 8008186:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008188:	4b0a      	ldr	r3, [pc, #40]	; (80081b4 <__swbuf_r+0x9c>)
 800818a:	429c      	cmp	r4, r3
 800818c:	d101      	bne.n	8008192 <__swbuf_r+0x7a>
 800818e:	68ac      	ldr	r4, [r5, #8]
 8008190:	e7cf      	b.n	8008132 <__swbuf_r+0x1a>
 8008192:	4b09      	ldr	r3, [pc, #36]	; (80081b8 <__swbuf_r+0xa0>)
 8008194:	429c      	cmp	r4, r3
 8008196:	bf08      	it	eq
 8008198:	68ec      	ldreq	r4, [r5, #12]
 800819a:	e7ca      	b.n	8008132 <__swbuf_r+0x1a>
 800819c:	4621      	mov	r1, r4
 800819e:	4628      	mov	r0, r5
 80081a0:	f000 f80c 	bl	80081bc <__swsetup_r>
 80081a4:	2800      	cmp	r0, #0
 80081a6:	d0cb      	beq.n	8008140 <__swbuf_r+0x28>
 80081a8:	f04f 37ff 	mov.w	r7, #4294967295
 80081ac:	e7ea      	b.n	8008184 <__swbuf_r+0x6c>
 80081ae:	bf00      	nop
 80081b0:	0800a448 	.word	0x0800a448
 80081b4:	0800a468 	.word	0x0800a468
 80081b8:	0800a428 	.word	0x0800a428

080081bc <__swsetup_r>:
 80081bc:	4b32      	ldr	r3, [pc, #200]	; (8008288 <__swsetup_r+0xcc>)
 80081be:	b570      	push	{r4, r5, r6, lr}
 80081c0:	681d      	ldr	r5, [r3, #0]
 80081c2:	4606      	mov	r6, r0
 80081c4:	460c      	mov	r4, r1
 80081c6:	b125      	cbz	r5, 80081d2 <__swsetup_r+0x16>
 80081c8:	69ab      	ldr	r3, [r5, #24]
 80081ca:	b913      	cbnz	r3, 80081d2 <__swsetup_r+0x16>
 80081cc:	4628      	mov	r0, r5
 80081ce:	f000 fff7 	bl	80091c0 <__sinit>
 80081d2:	4b2e      	ldr	r3, [pc, #184]	; (800828c <__swsetup_r+0xd0>)
 80081d4:	429c      	cmp	r4, r3
 80081d6:	d10f      	bne.n	80081f8 <__swsetup_r+0x3c>
 80081d8:	686c      	ldr	r4, [r5, #4]
 80081da:	89a3      	ldrh	r3, [r4, #12]
 80081dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80081e0:	0719      	lsls	r1, r3, #28
 80081e2:	d42c      	bmi.n	800823e <__swsetup_r+0x82>
 80081e4:	06dd      	lsls	r5, r3, #27
 80081e6:	d411      	bmi.n	800820c <__swsetup_r+0x50>
 80081e8:	2309      	movs	r3, #9
 80081ea:	6033      	str	r3, [r6, #0]
 80081ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80081f0:	81a3      	strh	r3, [r4, #12]
 80081f2:	f04f 30ff 	mov.w	r0, #4294967295
 80081f6:	e03e      	b.n	8008276 <__swsetup_r+0xba>
 80081f8:	4b25      	ldr	r3, [pc, #148]	; (8008290 <__swsetup_r+0xd4>)
 80081fa:	429c      	cmp	r4, r3
 80081fc:	d101      	bne.n	8008202 <__swsetup_r+0x46>
 80081fe:	68ac      	ldr	r4, [r5, #8]
 8008200:	e7eb      	b.n	80081da <__swsetup_r+0x1e>
 8008202:	4b24      	ldr	r3, [pc, #144]	; (8008294 <__swsetup_r+0xd8>)
 8008204:	429c      	cmp	r4, r3
 8008206:	bf08      	it	eq
 8008208:	68ec      	ldreq	r4, [r5, #12]
 800820a:	e7e6      	b.n	80081da <__swsetup_r+0x1e>
 800820c:	0758      	lsls	r0, r3, #29
 800820e:	d512      	bpl.n	8008236 <__swsetup_r+0x7a>
 8008210:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008212:	b141      	cbz	r1, 8008226 <__swsetup_r+0x6a>
 8008214:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008218:	4299      	cmp	r1, r3
 800821a:	d002      	beq.n	8008222 <__swsetup_r+0x66>
 800821c:	4630      	mov	r0, r6
 800821e:	f001 fc89 	bl	8009b34 <_free_r>
 8008222:	2300      	movs	r3, #0
 8008224:	6363      	str	r3, [r4, #52]	; 0x34
 8008226:	89a3      	ldrh	r3, [r4, #12]
 8008228:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800822c:	81a3      	strh	r3, [r4, #12]
 800822e:	2300      	movs	r3, #0
 8008230:	6063      	str	r3, [r4, #4]
 8008232:	6923      	ldr	r3, [r4, #16]
 8008234:	6023      	str	r3, [r4, #0]
 8008236:	89a3      	ldrh	r3, [r4, #12]
 8008238:	f043 0308 	orr.w	r3, r3, #8
 800823c:	81a3      	strh	r3, [r4, #12]
 800823e:	6923      	ldr	r3, [r4, #16]
 8008240:	b94b      	cbnz	r3, 8008256 <__swsetup_r+0x9a>
 8008242:	89a3      	ldrh	r3, [r4, #12]
 8008244:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008248:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800824c:	d003      	beq.n	8008256 <__swsetup_r+0x9a>
 800824e:	4621      	mov	r1, r4
 8008250:	4630      	mov	r0, r6
 8008252:	f001 f87f 	bl	8009354 <__smakebuf_r>
 8008256:	89a0      	ldrh	r0, [r4, #12]
 8008258:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800825c:	f010 0301 	ands.w	r3, r0, #1
 8008260:	d00a      	beq.n	8008278 <__swsetup_r+0xbc>
 8008262:	2300      	movs	r3, #0
 8008264:	60a3      	str	r3, [r4, #8]
 8008266:	6963      	ldr	r3, [r4, #20]
 8008268:	425b      	negs	r3, r3
 800826a:	61a3      	str	r3, [r4, #24]
 800826c:	6923      	ldr	r3, [r4, #16]
 800826e:	b943      	cbnz	r3, 8008282 <__swsetup_r+0xc6>
 8008270:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008274:	d1ba      	bne.n	80081ec <__swsetup_r+0x30>
 8008276:	bd70      	pop	{r4, r5, r6, pc}
 8008278:	0781      	lsls	r1, r0, #30
 800827a:	bf58      	it	pl
 800827c:	6963      	ldrpl	r3, [r4, #20]
 800827e:	60a3      	str	r3, [r4, #8]
 8008280:	e7f4      	b.n	800826c <__swsetup_r+0xb0>
 8008282:	2000      	movs	r0, #0
 8008284:	e7f7      	b.n	8008276 <__swsetup_r+0xba>
 8008286:	bf00      	nop
 8008288:	2000000c 	.word	0x2000000c
 800828c:	0800a448 	.word	0x0800a448
 8008290:	0800a468 	.word	0x0800a468
 8008294:	0800a428 	.word	0x0800a428

08008298 <quorem>:
 8008298:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800829c:	6903      	ldr	r3, [r0, #16]
 800829e:	690c      	ldr	r4, [r1, #16]
 80082a0:	42a3      	cmp	r3, r4
 80082a2:	4607      	mov	r7, r0
 80082a4:	f2c0 8081 	blt.w	80083aa <quorem+0x112>
 80082a8:	3c01      	subs	r4, #1
 80082aa:	f101 0814 	add.w	r8, r1, #20
 80082ae:	f100 0514 	add.w	r5, r0, #20
 80082b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80082b6:	9301      	str	r3, [sp, #4]
 80082b8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80082bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80082c0:	3301      	adds	r3, #1
 80082c2:	429a      	cmp	r2, r3
 80082c4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80082c8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80082cc:	fbb2 f6f3 	udiv	r6, r2, r3
 80082d0:	d331      	bcc.n	8008336 <quorem+0x9e>
 80082d2:	f04f 0e00 	mov.w	lr, #0
 80082d6:	4640      	mov	r0, r8
 80082d8:	46ac      	mov	ip, r5
 80082da:	46f2      	mov	sl, lr
 80082dc:	f850 2b04 	ldr.w	r2, [r0], #4
 80082e0:	b293      	uxth	r3, r2
 80082e2:	fb06 e303 	mla	r3, r6, r3, lr
 80082e6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80082ea:	b29b      	uxth	r3, r3
 80082ec:	ebaa 0303 	sub.w	r3, sl, r3
 80082f0:	f8dc a000 	ldr.w	sl, [ip]
 80082f4:	0c12      	lsrs	r2, r2, #16
 80082f6:	fa13 f38a 	uxtah	r3, r3, sl
 80082fa:	fb06 e202 	mla	r2, r6, r2, lr
 80082fe:	9300      	str	r3, [sp, #0]
 8008300:	9b00      	ldr	r3, [sp, #0]
 8008302:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008306:	b292      	uxth	r2, r2
 8008308:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800830c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008310:	f8bd 3000 	ldrh.w	r3, [sp]
 8008314:	4581      	cmp	r9, r0
 8008316:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800831a:	f84c 3b04 	str.w	r3, [ip], #4
 800831e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008322:	d2db      	bcs.n	80082dc <quorem+0x44>
 8008324:	f855 300b 	ldr.w	r3, [r5, fp]
 8008328:	b92b      	cbnz	r3, 8008336 <quorem+0x9e>
 800832a:	9b01      	ldr	r3, [sp, #4]
 800832c:	3b04      	subs	r3, #4
 800832e:	429d      	cmp	r5, r3
 8008330:	461a      	mov	r2, r3
 8008332:	d32e      	bcc.n	8008392 <quorem+0xfa>
 8008334:	613c      	str	r4, [r7, #16]
 8008336:	4638      	mov	r0, r7
 8008338:	f001 fae4 	bl	8009904 <__mcmp>
 800833c:	2800      	cmp	r0, #0
 800833e:	db24      	blt.n	800838a <quorem+0xf2>
 8008340:	3601      	adds	r6, #1
 8008342:	4628      	mov	r0, r5
 8008344:	f04f 0c00 	mov.w	ip, #0
 8008348:	f858 2b04 	ldr.w	r2, [r8], #4
 800834c:	f8d0 e000 	ldr.w	lr, [r0]
 8008350:	b293      	uxth	r3, r2
 8008352:	ebac 0303 	sub.w	r3, ip, r3
 8008356:	0c12      	lsrs	r2, r2, #16
 8008358:	fa13 f38e 	uxtah	r3, r3, lr
 800835c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008360:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008364:	b29b      	uxth	r3, r3
 8008366:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800836a:	45c1      	cmp	r9, r8
 800836c:	f840 3b04 	str.w	r3, [r0], #4
 8008370:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008374:	d2e8      	bcs.n	8008348 <quorem+0xb0>
 8008376:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800837a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800837e:	b922      	cbnz	r2, 800838a <quorem+0xf2>
 8008380:	3b04      	subs	r3, #4
 8008382:	429d      	cmp	r5, r3
 8008384:	461a      	mov	r2, r3
 8008386:	d30a      	bcc.n	800839e <quorem+0x106>
 8008388:	613c      	str	r4, [r7, #16]
 800838a:	4630      	mov	r0, r6
 800838c:	b003      	add	sp, #12
 800838e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008392:	6812      	ldr	r2, [r2, #0]
 8008394:	3b04      	subs	r3, #4
 8008396:	2a00      	cmp	r2, #0
 8008398:	d1cc      	bne.n	8008334 <quorem+0x9c>
 800839a:	3c01      	subs	r4, #1
 800839c:	e7c7      	b.n	800832e <quorem+0x96>
 800839e:	6812      	ldr	r2, [r2, #0]
 80083a0:	3b04      	subs	r3, #4
 80083a2:	2a00      	cmp	r2, #0
 80083a4:	d1f0      	bne.n	8008388 <quorem+0xf0>
 80083a6:	3c01      	subs	r4, #1
 80083a8:	e7eb      	b.n	8008382 <quorem+0xea>
 80083aa:	2000      	movs	r0, #0
 80083ac:	e7ee      	b.n	800838c <quorem+0xf4>
	...

080083b0 <_dtoa_r>:
 80083b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083b4:	ed2d 8b04 	vpush	{d8-d9}
 80083b8:	ec57 6b10 	vmov	r6, r7, d0
 80083bc:	b093      	sub	sp, #76	; 0x4c
 80083be:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80083c0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80083c4:	9106      	str	r1, [sp, #24]
 80083c6:	ee10 aa10 	vmov	sl, s0
 80083ca:	4604      	mov	r4, r0
 80083cc:	9209      	str	r2, [sp, #36]	; 0x24
 80083ce:	930c      	str	r3, [sp, #48]	; 0x30
 80083d0:	46bb      	mov	fp, r7
 80083d2:	b975      	cbnz	r5, 80083f2 <_dtoa_r+0x42>
 80083d4:	2010      	movs	r0, #16
 80083d6:	f000 fffd 	bl	80093d4 <malloc>
 80083da:	4602      	mov	r2, r0
 80083dc:	6260      	str	r0, [r4, #36]	; 0x24
 80083de:	b920      	cbnz	r0, 80083ea <_dtoa_r+0x3a>
 80083e0:	4ba7      	ldr	r3, [pc, #668]	; (8008680 <_dtoa_r+0x2d0>)
 80083e2:	21ea      	movs	r1, #234	; 0xea
 80083e4:	48a7      	ldr	r0, [pc, #668]	; (8008684 <_dtoa_r+0x2d4>)
 80083e6:	f001 fe45 	bl	800a074 <__assert_func>
 80083ea:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80083ee:	6005      	str	r5, [r0, #0]
 80083f0:	60c5      	str	r5, [r0, #12]
 80083f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80083f4:	6819      	ldr	r1, [r3, #0]
 80083f6:	b151      	cbz	r1, 800840e <_dtoa_r+0x5e>
 80083f8:	685a      	ldr	r2, [r3, #4]
 80083fa:	604a      	str	r2, [r1, #4]
 80083fc:	2301      	movs	r3, #1
 80083fe:	4093      	lsls	r3, r2
 8008400:	608b      	str	r3, [r1, #8]
 8008402:	4620      	mov	r0, r4
 8008404:	f001 f83c 	bl	8009480 <_Bfree>
 8008408:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800840a:	2200      	movs	r2, #0
 800840c:	601a      	str	r2, [r3, #0]
 800840e:	1e3b      	subs	r3, r7, #0
 8008410:	bfaa      	itet	ge
 8008412:	2300      	movge	r3, #0
 8008414:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008418:	f8c8 3000 	strge.w	r3, [r8]
 800841c:	4b9a      	ldr	r3, [pc, #616]	; (8008688 <_dtoa_r+0x2d8>)
 800841e:	bfbc      	itt	lt
 8008420:	2201      	movlt	r2, #1
 8008422:	f8c8 2000 	strlt.w	r2, [r8]
 8008426:	ea33 030b 	bics.w	r3, r3, fp
 800842a:	d11b      	bne.n	8008464 <_dtoa_r+0xb4>
 800842c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800842e:	f242 730f 	movw	r3, #9999	; 0x270f
 8008432:	6013      	str	r3, [r2, #0]
 8008434:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008438:	4333      	orrs	r3, r6
 800843a:	f000 8592 	beq.w	8008f62 <_dtoa_r+0xbb2>
 800843e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008440:	b963      	cbnz	r3, 800845c <_dtoa_r+0xac>
 8008442:	4b92      	ldr	r3, [pc, #584]	; (800868c <_dtoa_r+0x2dc>)
 8008444:	e022      	b.n	800848c <_dtoa_r+0xdc>
 8008446:	4b92      	ldr	r3, [pc, #584]	; (8008690 <_dtoa_r+0x2e0>)
 8008448:	9301      	str	r3, [sp, #4]
 800844a:	3308      	adds	r3, #8
 800844c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800844e:	6013      	str	r3, [r2, #0]
 8008450:	9801      	ldr	r0, [sp, #4]
 8008452:	b013      	add	sp, #76	; 0x4c
 8008454:	ecbd 8b04 	vpop	{d8-d9}
 8008458:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800845c:	4b8b      	ldr	r3, [pc, #556]	; (800868c <_dtoa_r+0x2dc>)
 800845e:	9301      	str	r3, [sp, #4]
 8008460:	3303      	adds	r3, #3
 8008462:	e7f3      	b.n	800844c <_dtoa_r+0x9c>
 8008464:	2200      	movs	r2, #0
 8008466:	2300      	movs	r3, #0
 8008468:	4650      	mov	r0, sl
 800846a:	4659      	mov	r1, fp
 800846c:	f7f8 fb34 	bl	8000ad8 <__aeabi_dcmpeq>
 8008470:	ec4b ab19 	vmov	d9, sl, fp
 8008474:	4680      	mov	r8, r0
 8008476:	b158      	cbz	r0, 8008490 <_dtoa_r+0xe0>
 8008478:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800847a:	2301      	movs	r3, #1
 800847c:	6013      	str	r3, [r2, #0]
 800847e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008480:	2b00      	cmp	r3, #0
 8008482:	f000 856b 	beq.w	8008f5c <_dtoa_r+0xbac>
 8008486:	4883      	ldr	r0, [pc, #524]	; (8008694 <_dtoa_r+0x2e4>)
 8008488:	6018      	str	r0, [r3, #0]
 800848a:	1e43      	subs	r3, r0, #1
 800848c:	9301      	str	r3, [sp, #4]
 800848e:	e7df      	b.n	8008450 <_dtoa_r+0xa0>
 8008490:	ec4b ab10 	vmov	d0, sl, fp
 8008494:	aa10      	add	r2, sp, #64	; 0x40
 8008496:	a911      	add	r1, sp, #68	; 0x44
 8008498:	4620      	mov	r0, r4
 800849a:	f001 fad9 	bl	8009a50 <__d2b>
 800849e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80084a2:	ee08 0a10 	vmov	s16, r0
 80084a6:	2d00      	cmp	r5, #0
 80084a8:	f000 8084 	beq.w	80085b4 <_dtoa_r+0x204>
 80084ac:	ee19 3a90 	vmov	r3, s19
 80084b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80084b4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80084b8:	4656      	mov	r6, sl
 80084ba:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80084be:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80084c2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80084c6:	4b74      	ldr	r3, [pc, #464]	; (8008698 <_dtoa_r+0x2e8>)
 80084c8:	2200      	movs	r2, #0
 80084ca:	4630      	mov	r0, r6
 80084cc:	4639      	mov	r1, r7
 80084ce:	f7f7 fee3 	bl	8000298 <__aeabi_dsub>
 80084d2:	a365      	add	r3, pc, #404	; (adr r3, 8008668 <_dtoa_r+0x2b8>)
 80084d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084d8:	f7f8 f896 	bl	8000608 <__aeabi_dmul>
 80084dc:	a364      	add	r3, pc, #400	; (adr r3, 8008670 <_dtoa_r+0x2c0>)
 80084de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084e2:	f7f7 fedb 	bl	800029c <__adddf3>
 80084e6:	4606      	mov	r6, r0
 80084e8:	4628      	mov	r0, r5
 80084ea:	460f      	mov	r7, r1
 80084ec:	f7f8 f822 	bl	8000534 <__aeabi_i2d>
 80084f0:	a361      	add	r3, pc, #388	; (adr r3, 8008678 <_dtoa_r+0x2c8>)
 80084f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084f6:	f7f8 f887 	bl	8000608 <__aeabi_dmul>
 80084fa:	4602      	mov	r2, r0
 80084fc:	460b      	mov	r3, r1
 80084fe:	4630      	mov	r0, r6
 8008500:	4639      	mov	r1, r7
 8008502:	f7f7 fecb 	bl	800029c <__adddf3>
 8008506:	4606      	mov	r6, r0
 8008508:	460f      	mov	r7, r1
 800850a:	f7f8 fb2d 	bl	8000b68 <__aeabi_d2iz>
 800850e:	2200      	movs	r2, #0
 8008510:	9000      	str	r0, [sp, #0]
 8008512:	2300      	movs	r3, #0
 8008514:	4630      	mov	r0, r6
 8008516:	4639      	mov	r1, r7
 8008518:	f7f8 fae8 	bl	8000aec <__aeabi_dcmplt>
 800851c:	b150      	cbz	r0, 8008534 <_dtoa_r+0x184>
 800851e:	9800      	ldr	r0, [sp, #0]
 8008520:	f7f8 f808 	bl	8000534 <__aeabi_i2d>
 8008524:	4632      	mov	r2, r6
 8008526:	463b      	mov	r3, r7
 8008528:	f7f8 fad6 	bl	8000ad8 <__aeabi_dcmpeq>
 800852c:	b910      	cbnz	r0, 8008534 <_dtoa_r+0x184>
 800852e:	9b00      	ldr	r3, [sp, #0]
 8008530:	3b01      	subs	r3, #1
 8008532:	9300      	str	r3, [sp, #0]
 8008534:	9b00      	ldr	r3, [sp, #0]
 8008536:	2b16      	cmp	r3, #22
 8008538:	d85a      	bhi.n	80085f0 <_dtoa_r+0x240>
 800853a:	9a00      	ldr	r2, [sp, #0]
 800853c:	4b57      	ldr	r3, [pc, #348]	; (800869c <_dtoa_r+0x2ec>)
 800853e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008546:	ec51 0b19 	vmov	r0, r1, d9
 800854a:	f7f8 facf 	bl	8000aec <__aeabi_dcmplt>
 800854e:	2800      	cmp	r0, #0
 8008550:	d050      	beq.n	80085f4 <_dtoa_r+0x244>
 8008552:	9b00      	ldr	r3, [sp, #0]
 8008554:	3b01      	subs	r3, #1
 8008556:	9300      	str	r3, [sp, #0]
 8008558:	2300      	movs	r3, #0
 800855a:	930b      	str	r3, [sp, #44]	; 0x2c
 800855c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800855e:	1b5d      	subs	r5, r3, r5
 8008560:	1e6b      	subs	r3, r5, #1
 8008562:	9305      	str	r3, [sp, #20]
 8008564:	bf45      	ittet	mi
 8008566:	f1c5 0301 	rsbmi	r3, r5, #1
 800856a:	9304      	strmi	r3, [sp, #16]
 800856c:	2300      	movpl	r3, #0
 800856e:	2300      	movmi	r3, #0
 8008570:	bf4c      	ite	mi
 8008572:	9305      	strmi	r3, [sp, #20]
 8008574:	9304      	strpl	r3, [sp, #16]
 8008576:	9b00      	ldr	r3, [sp, #0]
 8008578:	2b00      	cmp	r3, #0
 800857a:	db3d      	blt.n	80085f8 <_dtoa_r+0x248>
 800857c:	9b05      	ldr	r3, [sp, #20]
 800857e:	9a00      	ldr	r2, [sp, #0]
 8008580:	920a      	str	r2, [sp, #40]	; 0x28
 8008582:	4413      	add	r3, r2
 8008584:	9305      	str	r3, [sp, #20]
 8008586:	2300      	movs	r3, #0
 8008588:	9307      	str	r3, [sp, #28]
 800858a:	9b06      	ldr	r3, [sp, #24]
 800858c:	2b09      	cmp	r3, #9
 800858e:	f200 8089 	bhi.w	80086a4 <_dtoa_r+0x2f4>
 8008592:	2b05      	cmp	r3, #5
 8008594:	bfc4      	itt	gt
 8008596:	3b04      	subgt	r3, #4
 8008598:	9306      	strgt	r3, [sp, #24]
 800859a:	9b06      	ldr	r3, [sp, #24]
 800859c:	f1a3 0302 	sub.w	r3, r3, #2
 80085a0:	bfcc      	ite	gt
 80085a2:	2500      	movgt	r5, #0
 80085a4:	2501      	movle	r5, #1
 80085a6:	2b03      	cmp	r3, #3
 80085a8:	f200 8087 	bhi.w	80086ba <_dtoa_r+0x30a>
 80085ac:	e8df f003 	tbb	[pc, r3]
 80085b0:	59383a2d 	.word	0x59383a2d
 80085b4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80085b8:	441d      	add	r5, r3
 80085ba:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80085be:	2b20      	cmp	r3, #32
 80085c0:	bfc1      	itttt	gt
 80085c2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80085c6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80085ca:	fa0b f303 	lslgt.w	r3, fp, r3
 80085ce:	fa26 f000 	lsrgt.w	r0, r6, r0
 80085d2:	bfda      	itte	le
 80085d4:	f1c3 0320 	rsble	r3, r3, #32
 80085d8:	fa06 f003 	lslle.w	r0, r6, r3
 80085dc:	4318      	orrgt	r0, r3
 80085de:	f7f7 ff99 	bl	8000514 <__aeabi_ui2d>
 80085e2:	2301      	movs	r3, #1
 80085e4:	4606      	mov	r6, r0
 80085e6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80085ea:	3d01      	subs	r5, #1
 80085ec:	930e      	str	r3, [sp, #56]	; 0x38
 80085ee:	e76a      	b.n	80084c6 <_dtoa_r+0x116>
 80085f0:	2301      	movs	r3, #1
 80085f2:	e7b2      	b.n	800855a <_dtoa_r+0x1aa>
 80085f4:	900b      	str	r0, [sp, #44]	; 0x2c
 80085f6:	e7b1      	b.n	800855c <_dtoa_r+0x1ac>
 80085f8:	9b04      	ldr	r3, [sp, #16]
 80085fa:	9a00      	ldr	r2, [sp, #0]
 80085fc:	1a9b      	subs	r3, r3, r2
 80085fe:	9304      	str	r3, [sp, #16]
 8008600:	4253      	negs	r3, r2
 8008602:	9307      	str	r3, [sp, #28]
 8008604:	2300      	movs	r3, #0
 8008606:	930a      	str	r3, [sp, #40]	; 0x28
 8008608:	e7bf      	b.n	800858a <_dtoa_r+0x1da>
 800860a:	2300      	movs	r3, #0
 800860c:	9308      	str	r3, [sp, #32]
 800860e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008610:	2b00      	cmp	r3, #0
 8008612:	dc55      	bgt.n	80086c0 <_dtoa_r+0x310>
 8008614:	2301      	movs	r3, #1
 8008616:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800861a:	461a      	mov	r2, r3
 800861c:	9209      	str	r2, [sp, #36]	; 0x24
 800861e:	e00c      	b.n	800863a <_dtoa_r+0x28a>
 8008620:	2301      	movs	r3, #1
 8008622:	e7f3      	b.n	800860c <_dtoa_r+0x25c>
 8008624:	2300      	movs	r3, #0
 8008626:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008628:	9308      	str	r3, [sp, #32]
 800862a:	9b00      	ldr	r3, [sp, #0]
 800862c:	4413      	add	r3, r2
 800862e:	9302      	str	r3, [sp, #8]
 8008630:	3301      	adds	r3, #1
 8008632:	2b01      	cmp	r3, #1
 8008634:	9303      	str	r3, [sp, #12]
 8008636:	bfb8      	it	lt
 8008638:	2301      	movlt	r3, #1
 800863a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800863c:	2200      	movs	r2, #0
 800863e:	6042      	str	r2, [r0, #4]
 8008640:	2204      	movs	r2, #4
 8008642:	f102 0614 	add.w	r6, r2, #20
 8008646:	429e      	cmp	r6, r3
 8008648:	6841      	ldr	r1, [r0, #4]
 800864a:	d93d      	bls.n	80086c8 <_dtoa_r+0x318>
 800864c:	4620      	mov	r0, r4
 800864e:	f000 fed7 	bl	8009400 <_Balloc>
 8008652:	9001      	str	r0, [sp, #4]
 8008654:	2800      	cmp	r0, #0
 8008656:	d13b      	bne.n	80086d0 <_dtoa_r+0x320>
 8008658:	4b11      	ldr	r3, [pc, #68]	; (80086a0 <_dtoa_r+0x2f0>)
 800865a:	4602      	mov	r2, r0
 800865c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008660:	e6c0      	b.n	80083e4 <_dtoa_r+0x34>
 8008662:	2301      	movs	r3, #1
 8008664:	e7df      	b.n	8008626 <_dtoa_r+0x276>
 8008666:	bf00      	nop
 8008668:	636f4361 	.word	0x636f4361
 800866c:	3fd287a7 	.word	0x3fd287a7
 8008670:	8b60c8b3 	.word	0x8b60c8b3
 8008674:	3fc68a28 	.word	0x3fc68a28
 8008678:	509f79fb 	.word	0x509f79fb
 800867c:	3fd34413 	.word	0x3fd34413
 8008680:	0800a3a5 	.word	0x0800a3a5
 8008684:	0800a3bc 	.word	0x0800a3bc
 8008688:	7ff00000 	.word	0x7ff00000
 800868c:	0800a3a1 	.word	0x0800a3a1
 8008690:	0800a398 	.word	0x0800a398
 8008694:	0800a375 	.word	0x0800a375
 8008698:	3ff80000 	.word	0x3ff80000
 800869c:	0800a510 	.word	0x0800a510
 80086a0:	0800a417 	.word	0x0800a417
 80086a4:	2501      	movs	r5, #1
 80086a6:	2300      	movs	r3, #0
 80086a8:	9306      	str	r3, [sp, #24]
 80086aa:	9508      	str	r5, [sp, #32]
 80086ac:	f04f 33ff 	mov.w	r3, #4294967295
 80086b0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80086b4:	2200      	movs	r2, #0
 80086b6:	2312      	movs	r3, #18
 80086b8:	e7b0      	b.n	800861c <_dtoa_r+0x26c>
 80086ba:	2301      	movs	r3, #1
 80086bc:	9308      	str	r3, [sp, #32]
 80086be:	e7f5      	b.n	80086ac <_dtoa_r+0x2fc>
 80086c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086c2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80086c6:	e7b8      	b.n	800863a <_dtoa_r+0x28a>
 80086c8:	3101      	adds	r1, #1
 80086ca:	6041      	str	r1, [r0, #4]
 80086cc:	0052      	lsls	r2, r2, #1
 80086ce:	e7b8      	b.n	8008642 <_dtoa_r+0x292>
 80086d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80086d2:	9a01      	ldr	r2, [sp, #4]
 80086d4:	601a      	str	r2, [r3, #0]
 80086d6:	9b03      	ldr	r3, [sp, #12]
 80086d8:	2b0e      	cmp	r3, #14
 80086da:	f200 809d 	bhi.w	8008818 <_dtoa_r+0x468>
 80086de:	2d00      	cmp	r5, #0
 80086e0:	f000 809a 	beq.w	8008818 <_dtoa_r+0x468>
 80086e4:	9b00      	ldr	r3, [sp, #0]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	dd32      	ble.n	8008750 <_dtoa_r+0x3a0>
 80086ea:	4ab7      	ldr	r2, [pc, #732]	; (80089c8 <_dtoa_r+0x618>)
 80086ec:	f003 030f 	and.w	r3, r3, #15
 80086f0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80086f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80086f8:	9b00      	ldr	r3, [sp, #0]
 80086fa:	05d8      	lsls	r0, r3, #23
 80086fc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008700:	d516      	bpl.n	8008730 <_dtoa_r+0x380>
 8008702:	4bb2      	ldr	r3, [pc, #712]	; (80089cc <_dtoa_r+0x61c>)
 8008704:	ec51 0b19 	vmov	r0, r1, d9
 8008708:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800870c:	f7f8 f8a6 	bl	800085c <__aeabi_ddiv>
 8008710:	f007 070f 	and.w	r7, r7, #15
 8008714:	4682      	mov	sl, r0
 8008716:	468b      	mov	fp, r1
 8008718:	2503      	movs	r5, #3
 800871a:	4eac      	ldr	r6, [pc, #688]	; (80089cc <_dtoa_r+0x61c>)
 800871c:	b957      	cbnz	r7, 8008734 <_dtoa_r+0x384>
 800871e:	4642      	mov	r2, r8
 8008720:	464b      	mov	r3, r9
 8008722:	4650      	mov	r0, sl
 8008724:	4659      	mov	r1, fp
 8008726:	f7f8 f899 	bl	800085c <__aeabi_ddiv>
 800872a:	4682      	mov	sl, r0
 800872c:	468b      	mov	fp, r1
 800872e:	e028      	b.n	8008782 <_dtoa_r+0x3d2>
 8008730:	2502      	movs	r5, #2
 8008732:	e7f2      	b.n	800871a <_dtoa_r+0x36a>
 8008734:	07f9      	lsls	r1, r7, #31
 8008736:	d508      	bpl.n	800874a <_dtoa_r+0x39a>
 8008738:	4640      	mov	r0, r8
 800873a:	4649      	mov	r1, r9
 800873c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008740:	f7f7 ff62 	bl	8000608 <__aeabi_dmul>
 8008744:	3501      	adds	r5, #1
 8008746:	4680      	mov	r8, r0
 8008748:	4689      	mov	r9, r1
 800874a:	107f      	asrs	r7, r7, #1
 800874c:	3608      	adds	r6, #8
 800874e:	e7e5      	b.n	800871c <_dtoa_r+0x36c>
 8008750:	f000 809b 	beq.w	800888a <_dtoa_r+0x4da>
 8008754:	9b00      	ldr	r3, [sp, #0]
 8008756:	4f9d      	ldr	r7, [pc, #628]	; (80089cc <_dtoa_r+0x61c>)
 8008758:	425e      	negs	r6, r3
 800875a:	4b9b      	ldr	r3, [pc, #620]	; (80089c8 <_dtoa_r+0x618>)
 800875c:	f006 020f 	and.w	r2, r6, #15
 8008760:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008768:	ec51 0b19 	vmov	r0, r1, d9
 800876c:	f7f7 ff4c 	bl	8000608 <__aeabi_dmul>
 8008770:	1136      	asrs	r6, r6, #4
 8008772:	4682      	mov	sl, r0
 8008774:	468b      	mov	fp, r1
 8008776:	2300      	movs	r3, #0
 8008778:	2502      	movs	r5, #2
 800877a:	2e00      	cmp	r6, #0
 800877c:	d17a      	bne.n	8008874 <_dtoa_r+0x4c4>
 800877e:	2b00      	cmp	r3, #0
 8008780:	d1d3      	bne.n	800872a <_dtoa_r+0x37a>
 8008782:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008784:	2b00      	cmp	r3, #0
 8008786:	f000 8082 	beq.w	800888e <_dtoa_r+0x4de>
 800878a:	4b91      	ldr	r3, [pc, #580]	; (80089d0 <_dtoa_r+0x620>)
 800878c:	2200      	movs	r2, #0
 800878e:	4650      	mov	r0, sl
 8008790:	4659      	mov	r1, fp
 8008792:	f7f8 f9ab 	bl	8000aec <__aeabi_dcmplt>
 8008796:	2800      	cmp	r0, #0
 8008798:	d079      	beq.n	800888e <_dtoa_r+0x4de>
 800879a:	9b03      	ldr	r3, [sp, #12]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d076      	beq.n	800888e <_dtoa_r+0x4de>
 80087a0:	9b02      	ldr	r3, [sp, #8]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	dd36      	ble.n	8008814 <_dtoa_r+0x464>
 80087a6:	9b00      	ldr	r3, [sp, #0]
 80087a8:	4650      	mov	r0, sl
 80087aa:	4659      	mov	r1, fp
 80087ac:	1e5f      	subs	r7, r3, #1
 80087ae:	2200      	movs	r2, #0
 80087b0:	4b88      	ldr	r3, [pc, #544]	; (80089d4 <_dtoa_r+0x624>)
 80087b2:	f7f7 ff29 	bl	8000608 <__aeabi_dmul>
 80087b6:	9e02      	ldr	r6, [sp, #8]
 80087b8:	4682      	mov	sl, r0
 80087ba:	468b      	mov	fp, r1
 80087bc:	3501      	adds	r5, #1
 80087be:	4628      	mov	r0, r5
 80087c0:	f7f7 feb8 	bl	8000534 <__aeabi_i2d>
 80087c4:	4652      	mov	r2, sl
 80087c6:	465b      	mov	r3, fp
 80087c8:	f7f7 ff1e 	bl	8000608 <__aeabi_dmul>
 80087cc:	4b82      	ldr	r3, [pc, #520]	; (80089d8 <_dtoa_r+0x628>)
 80087ce:	2200      	movs	r2, #0
 80087d0:	f7f7 fd64 	bl	800029c <__adddf3>
 80087d4:	46d0      	mov	r8, sl
 80087d6:	46d9      	mov	r9, fp
 80087d8:	4682      	mov	sl, r0
 80087da:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80087de:	2e00      	cmp	r6, #0
 80087e0:	d158      	bne.n	8008894 <_dtoa_r+0x4e4>
 80087e2:	4b7e      	ldr	r3, [pc, #504]	; (80089dc <_dtoa_r+0x62c>)
 80087e4:	2200      	movs	r2, #0
 80087e6:	4640      	mov	r0, r8
 80087e8:	4649      	mov	r1, r9
 80087ea:	f7f7 fd55 	bl	8000298 <__aeabi_dsub>
 80087ee:	4652      	mov	r2, sl
 80087f0:	465b      	mov	r3, fp
 80087f2:	4680      	mov	r8, r0
 80087f4:	4689      	mov	r9, r1
 80087f6:	f7f8 f997 	bl	8000b28 <__aeabi_dcmpgt>
 80087fa:	2800      	cmp	r0, #0
 80087fc:	f040 8295 	bne.w	8008d2a <_dtoa_r+0x97a>
 8008800:	4652      	mov	r2, sl
 8008802:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008806:	4640      	mov	r0, r8
 8008808:	4649      	mov	r1, r9
 800880a:	f7f8 f96f 	bl	8000aec <__aeabi_dcmplt>
 800880e:	2800      	cmp	r0, #0
 8008810:	f040 8289 	bne.w	8008d26 <_dtoa_r+0x976>
 8008814:	ec5b ab19 	vmov	sl, fp, d9
 8008818:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800881a:	2b00      	cmp	r3, #0
 800881c:	f2c0 8148 	blt.w	8008ab0 <_dtoa_r+0x700>
 8008820:	9a00      	ldr	r2, [sp, #0]
 8008822:	2a0e      	cmp	r2, #14
 8008824:	f300 8144 	bgt.w	8008ab0 <_dtoa_r+0x700>
 8008828:	4b67      	ldr	r3, [pc, #412]	; (80089c8 <_dtoa_r+0x618>)
 800882a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800882e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008832:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008834:	2b00      	cmp	r3, #0
 8008836:	f280 80d5 	bge.w	80089e4 <_dtoa_r+0x634>
 800883a:	9b03      	ldr	r3, [sp, #12]
 800883c:	2b00      	cmp	r3, #0
 800883e:	f300 80d1 	bgt.w	80089e4 <_dtoa_r+0x634>
 8008842:	f040 826f 	bne.w	8008d24 <_dtoa_r+0x974>
 8008846:	4b65      	ldr	r3, [pc, #404]	; (80089dc <_dtoa_r+0x62c>)
 8008848:	2200      	movs	r2, #0
 800884a:	4640      	mov	r0, r8
 800884c:	4649      	mov	r1, r9
 800884e:	f7f7 fedb 	bl	8000608 <__aeabi_dmul>
 8008852:	4652      	mov	r2, sl
 8008854:	465b      	mov	r3, fp
 8008856:	f7f8 f95d 	bl	8000b14 <__aeabi_dcmpge>
 800885a:	9e03      	ldr	r6, [sp, #12]
 800885c:	4637      	mov	r7, r6
 800885e:	2800      	cmp	r0, #0
 8008860:	f040 8245 	bne.w	8008cee <_dtoa_r+0x93e>
 8008864:	9d01      	ldr	r5, [sp, #4]
 8008866:	2331      	movs	r3, #49	; 0x31
 8008868:	f805 3b01 	strb.w	r3, [r5], #1
 800886c:	9b00      	ldr	r3, [sp, #0]
 800886e:	3301      	adds	r3, #1
 8008870:	9300      	str	r3, [sp, #0]
 8008872:	e240      	b.n	8008cf6 <_dtoa_r+0x946>
 8008874:	07f2      	lsls	r2, r6, #31
 8008876:	d505      	bpl.n	8008884 <_dtoa_r+0x4d4>
 8008878:	e9d7 2300 	ldrd	r2, r3, [r7]
 800887c:	f7f7 fec4 	bl	8000608 <__aeabi_dmul>
 8008880:	3501      	adds	r5, #1
 8008882:	2301      	movs	r3, #1
 8008884:	1076      	asrs	r6, r6, #1
 8008886:	3708      	adds	r7, #8
 8008888:	e777      	b.n	800877a <_dtoa_r+0x3ca>
 800888a:	2502      	movs	r5, #2
 800888c:	e779      	b.n	8008782 <_dtoa_r+0x3d2>
 800888e:	9f00      	ldr	r7, [sp, #0]
 8008890:	9e03      	ldr	r6, [sp, #12]
 8008892:	e794      	b.n	80087be <_dtoa_r+0x40e>
 8008894:	9901      	ldr	r1, [sp, #4]
 8008896:	4b4c      	ldr	r3, [pc, #304]	; (80089c8 <_dtoa_r+0x618>)
 8008898:	4431      	add	r1, r6
 800889a:	910d      	str	r1, [sp, #52]	; 0x34
 800889c:	9908      	ldr	r1, [sp, #32]
 800889e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80088a2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80088a6:	2900      	cmp	r1, #0
 80088a8:	d043      	beq.n	8008932 <_dtoa_r+0x582>
 80088aa:	494d      	ldr	r1, [pc, #308]	; (80089e0 <_dtoa_r+0x630>)
 80088ac:	2000      	movs	r0, #0
 80088ae:	f7f7 ffd5 	bl	800085c <__aeabi_ddiv>
 80088b2:	4652      	mov	r2, sl
 80088b4:	465b      	mov	r3, fp
 80088b6:	f7f7 fcef 	bl	8000298 <__aeabi_dsub>
 80088ba:	9d01      	ldr	r5, [sp, #4]
 80088bc:	4682      	mov	sl, r0
 80088be:	468b      	mov	fp, r1
 80088c0:	4649      	mov	r1, r9
 80088c2:	4640      	mov	r0, r8
 80088c4:	f7f8 f950 	bl	8000b68 <__aeabi_d2iz>
 80088c8:	4606      	mov	r6, r0
 80088ca:	f7f7 fe33 	bl	8000534 <__aeabi_i2d>
 80088ce:	4602      	mov	r2, r0
 80088d0:	460b      	mov	r3, r1
 80088d2:	4640      	mov	r0, r8
 80088d4:	4649      	mov	r1, r9
 80088d6:	f7f7 fcdf 	bl	8000298 <__aeabi_dsub>
 80088da:	3630      	adds	r6, #48	; 0x30
 80088dc:	f805 6b01 	strb.w	r6, [r5], #1
 80088e0:	4652      	mov	r2, sl
 80088e2:	465b      	mov	r3, fp
 80088e4:	4680      	mov	r8, r0
 80088e6:	4689      	mov	r9, r1
 80088e8:	f7f8 f900 	bl	8000aec <__aeabi_dcmplt>
 80088ec:	2800      	cmp	r0, #0
 80088ee:	d163      	bne.n	80089b8 <_dtoa_r+0x608>
 80088f0:	4642      	mov	r2, r8
 80088f2:	464b      	mov	r3, r9
 80088f4:	4936      	ldr	r1, [pc, #216]	; (80089d0 <_dtoa_r+0x620>)
 80088f6:	2000      	movs	r0, #0
 80088f8:	f7f7 fcce 	bl	8000298 <__aeabi_dsub>
 80088fc:	4652      	mov	r2, sl
 80088fe:	465b      	mov	r3, fp
 8008900:	f7f8 f8f4 	bl	8000aec <__aeabi_dcmplt>
 8008904:	2800      	cmp	r0, #0
 8008906:	f040 80b5 	bne.w	8008a74 <_dtoa_r+0x6c4>
 800890a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800890c:	429d      	cmp	r5, r3
 800890e:	d081      	beq.n	8008814 <_dtoa_r+0x464>
 8008910:	4b30      	ldr	r3, [pc, #192]	; (80089d4 <_dtoa_r+0x624>)
 8008912:	2200      	movs	r2, #0
 8008914:	4650      	mov	r0, sl
 8008916:	4659      	mov	r1, fp
 8008918:	f7f7 fe76 	bl	8000608 <__aeabi_dmul>
 800891c:	4b2d      	ldr	r3, [pc, #180]	; (80089d4 <_dtoa_r+0x624>)
 800891e:	4682      	mov	sl, r0
 8008920:	468b      	mov	fp, r1
 8008922:	4640      	mov	r0, r8
 8008924:	4649      	mov	r1, r9
 8008926:	2200      	movs	r2, #0
 8008928:	f7f7 fe6e 	bl	8000608 <__aeabi_dmul>
 800892c:	4680      	mov	r8, r0
 800892e:	4689      	mov	r9, r1
 8008930:	e7c6      	b.n	80088c0 <_dtoa_r+0x510>
 8008932:	4650      	mov	r0, sl
 8008934:	4659      	mov	r1, fp
 8008936:	f7f7 fe67 	bl	8000608 <__aeabi_dmul>
 800893a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800893c:	9d01      	ldr	r5, [sp, #4]
 800893e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008940:	4682      	mov	sl, r0
 8008942:	468b      	mov	fp, r1
 8008944:	4649      	mov	r1, r9
 8008946:	4640      	mov	r0, r8
 8008948:	f7f8 f90e 	bl	8000b68 <__aeabi_d2iz>
 800894c:	4606      	mov	r6, r0
 800894e:	f7f7 fdf1 	bl	8000534 <__aeabi_i2d>
 8008952:	3630      	adds	r6, #48	; 0x30
 8008954:	4602      	mov	r2, r0
 8008956:	460b      	mov	r3, r1
 8008958:	4640      	mov	r0, r8
 800895a:	4649      	mov	r1, r9
 800895c:	f7f7 fc9c 	bl	8000298 <__aeabi_dsub>
 8008960:	f805 6b01 	strb.w	r6, [r5], #1
 8008964:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008966:	429d      	cmp	r5, r3
 8008968:	4680      	mov	r8, r0
 800896a:	4689      	mov	r9, r1
 800896c:	f04f 0200 	mov.w	r2, #0
 8008970:	d124      	bne.n	80089bc <_dtoa_r+0x60c>
 8008972:	4b1b      	ldr	r3, [pc, #108]	; (80089e0 <_dtoa_r+0x630>)
 8008974:	4650      	mov	r0, sl
 8008976:	4659      	mov	r1, fp
 8008978:	f7f7 fc90 	bl	800029c <__adddf3>
 800897c:	4602      	mov	r2, r0
 800897e:	460b      	mov	r3, r1
 8008980:	4640      	mov	r0, r8
 8008982:	4649      	mov	r1, r9
 8008984:	f7f8 f8d0 	bl	8000b28 <__aeabi_dcmpgt>
 8008988:	2800      	cmp	r0, #0
 800898a:	d173      	bne.n	8008a74 <_dtoa_r+0x6c4>
 800898c:	4652      	mov	r2, sl
 800898e:	465b      	mov	r3, fp
 8008990:	4913      	ldr	r1, [pc, #76]	; (80089e0 <_dtoa_r+0x630>)
 8008992:	2000      	movs	r0, #0
 8008994:	f7f7 fc80 	bl	8000298 <__aeabi_dsub>
 8008998:	4602      	mov	r2, r0
 800899a:	460b      	mov	r3, r1
 800899c:	4640      	mov	r0, r8
 800899e:	4649      	mov	r1, r9
 80089a0:	f7f8 f8a4 	bl	8000aec <__aeabi_dcmplt>
 80089a4:	2800      	cmp	r0, #0
 80089a6:	f43f af35 	beq.w	8008814 <_dtoa_r+0x464>
 80089aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80089ac:	1e6b      	subs	r3, r5, #1
 80089ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80089b0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80089b4:	2b30      	cmp	r3, #48	; 0x30
 80089b6:	d0f8      	beq.n	80089aa <_dtoa_r+0x5fa>
 80089b8:	9700      	str	r7, [sp, #0]
 80089ba:	e049      	b.n	8008a50 <_dtoa_r+0x6a0>
 80089bc:	4b05      	ldr	r3, [pc, #20]	; (80089d4 <_dtoa_r+0x624>)
 80089be:	f7f7 fe23 	bl	8000608 <__aeabi_dmul>
 80089c2:	4680      	mov	r8, r0
 80089c4:	4689      	mov	r9, r1
 80089c6:	e7bd      	b.n	8008944 <_dtoa_r+0x594>
 80089c8:	0800a510 	.word	0x0800a510
 80089cc:	0800a4e8 	.word	0x0800a4e8
 80089d0:	3ff00000 	.word	0x3ff00000
 80089d4:	40240000 	.word	0x40240000
 80089d8:	401c0000 	.word	0x401c0000
 80089dc:	40140000 	.word	0x40140000
 80089e0:	3fe00000 	.word	0x3fe00000
 80089e4:	9d01      	ldr	r5, [sp, #4]
 80089e6:	4656      	mov	r6, sl
 80089e8:	465f      	mov	r7, fp
 80089ea:	4642      	mov	r2, r8
 80089ec:	464b      	mov	r3, r9
 80089ee:	4630      	mov	r0, r6
 80089f0:	4639      	mov	r1, r7
 80089f2:	f7f7 ff33 	bl	800085c <__aeabi_ddiv>
 80089f6:	f7f8 f8b7 	bl	8000b68 <__aeabi_d2iz>
 80089fa:	4682      	mov	sl, r0
 80089fc:	f7f7 fd9a 	bl	8000534 <__aeabi_i2d>
 8008a00:	4642      	mov	r2, r8
 8008a02:	464b      	mov	r3, r9
 8008a04:	f7f7 fe00 	bl	8000608 <__aeabi_dmul>
 8008a08:	4602      	mov	r2, r0
 8008a0a:	460b      	mov	r3, r1
 8008a0c:	4630      	mov	r0, r6
 8008a0e:	4639      	mov	r1, r7
 8008a10:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008a14:	f7f7 fc40 	bl	8000298 <__aeabi_dsub>
 8008a18:	f805 6b01 	strb.w	r6, [r5], #1
 8008a1c:	9e01      	ldr	r6, [sp, #4]
 8008a1e:	9f03      	ldr	r7, [sp, #12]
 8008a20:	1bae      	subs	r6, r5, r6
 8008a22:	42b7      	cmp	r7, r6
 8008a24:	4602      	mov	r2, r0
 8008a26:	460b      	mov	r3, r1
 8008a28:	d135      	bne.n	8008a96 <_dtoa_r+0x6e6>
 8008a2a:	f7f7 fc37 	bl	800029c <__adddf3>
 8008a2e:	4642      	mov	r2, r8
 8008a30:	464b      	mov	r3, r9
 8008a32:	4606      	mov	r6, r0
 8008a34:	460f      	mov	r7, r1
 8008a36:	f7f8 f877 	bl	8000b28 <__aeabi_dcmpgt>
 8008a3a:	b9d0      	cbnz	r0, 8008a72 <_dtoa_r+0x6c2>
 8008a3c:	4642      	mov	r2, r8
 8008a3e:	464b      	mov	r3, r9
 8008a40:	4630      	mov	r0, r6
 8008a42:	4639      	mov	r1, r7
 8008a44:	f7f8 f848 	bl	8000ad8 <__aeabi_dcmpeq>
 8008a48:	b110      	cbz	r0, 8008a50 <_dtoa_r+0x6a0>
 8008a4a:	f01a 0f01 	tst.w	sl, #1
 8008a4e:	d110      	bne.n	8008a72 <_dtoa_r+0x6c2>
 8008a50:	4620      	mov	r0, r4
 8008a52:	ee18 1a10 	vmov	r1, s16
 8008a56:	f000 fd13 	bl	8009480 <_Bfree>
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	9800      	ldr	r0, [sp, #0]
 8008a5e:	702b      	strb	r3, [r5, #0]
 8008a60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a62:	3001      	adds	r0, #1
 8008a64:	6018      	str	r0, [r3, #0]
 8008a66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	f43f acf1 	beq.w	8008450 <_dtoa_r+0xa0>
 8008a6e:	601d      	str	r5, [r3, #0]
 8008a70:	e4ee      	b.n	8008450 <_dtoa_r+0xa0>
 8008a72:	9f00      	ldr	r7, [sp, #0]
 8008a74:	462b      	mov	r3, r5
 8008a76:	461d      	mov	r5, r3
 8008a78:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a7c:	2a39      	cmp	r2, #57	; 0x39
 8008a7e:	d106      	bne.n	8008a8e <_dtoa_r+0x6de>
 8008a80:	9a01      	ldr	r2, [sp, #4]
 8008a82:	429a      	cmp	r2, r3
 8008a84:	d1f7      	bne.n	8008a76 <_dtoa_r+0x6c6>
 8008a86:	9901      	ldr	r1, [sp, #4]
 8008a88:	2230      	movs	r2, #48	; 0x30
 8008a8a:	3701      	adds	r7, #1
 8008a8c:	700a      	strb	r2, [r1, #0]
 8008a8e:	781a      	ldrb	r2, [r3, #0]
 8008a90:	3201      	adds	r2, #1
 8008a92:	701a      	strb	r2, [r3, #0]
 8008a94:	e790      	b.n	80089b8 <_dtoa_r+0x608>
 8008a96:	4ba6      	ldr	r3, [pc, #664]	; (8008d30 <_dtoa_r+0x980>)
 8008a98:	2200      	movs	r2, #0
 8008a9a:	f7f7 fdb5 	bl	8000608 <__aeabi_dmul>
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	4606      	mov	r6, r0
 8008aa4:	460f      	mov	r7, r1
 8008aa6:	f7f8 f817 	bl	8000ad8 <__aeabi_dcmpeq>
 8008aaa:	2800      	cmp	r0, #0
 8008aac:	d09d      	beq.n	80089ea <_dtoa_r+0x63a>
 8008aae:	e7cf      	b.n	8008a50 <_dtoa_r+0x6a0>
 8008ab0:	9a08      	ldr	r2, [sp, #32]
 8008ab2:	2a00      	cmp	r2, #0
 8008ab4:	f000 80d7 	beq.w	8008c66 <_dtoa_r+0x8b6>
 8008ab8:	9a06      	ldr	r2, [sp, #24]
 8008aba:	2a01      	cmp	r2, #1
 8008abc:	f300 80ba 	bgt.w	8008c34 <_dtoa_r+0x884>
 8008ac0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008ac2:	2a00      	cmp	r2, #0
 8008ac4:	f000 80b2 	beq.w	8008c2c <_dtoa_r+0x87c>
 8008ac8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008acc:	9e07      	ldr	r6, [sp, #28]
 8008ace:	9d04      	ldr	r5, [sp, #16]
 8008ad0:	9a04      	ldr	r2, [sp, #16]
 8008ad2:	441a      	add	r2, r3
 8008ad4:	9204      	str	r2, [sp, #16]
 8008ad6:	9a05      	ldr	r2, [sp, #20]
 8008ad8:	2101      	movs	r1, #1
 8008ada:	441a      	add	r2, r3
 8008adc:	4620      	mov	r0, r4
 8008ade:	9205      	str	r2, [sp, #20]
 8008ae0:	f000 fd86 	bl	80095f0 <__i2b>
 8008ae4:	4607      	mov	r7, r0
 8008ae6:	2d00      	cmp	r5, #0
 8008ae8:	dd0c      	ble.n	8008b04 <_dtoa_r+0x754>
 8008aea:	9b05      	ldr	r3, [sp, #20]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	dd09      	ble.n	8008b04 <_dtoa_r+0x754>
 8008af0:	42ab      	cmp	r3, r5
 8008af2:	9a04      	ldr	r2, [sp, #16]
 8008af4:	bfa8      	it	ge
 8008af6:	462b      	movge	r3, r5
 8008af8:	1ad2      	subs	r2, r2, r3
 8008afa:	9204      	str	r2, [sp, #16]
 8008afc:	9a05      	ldr	r2, [sp, #20]
 8008afe:	1aed      	subs	r5, r5, r3
 8008b00:	1ad3      	subs	r3, r2, r3
 8008b02:	9305      	str	r3, [sp, #20]
 8008b04:	9b07      	ldr	r3, [sp, #28]
 8008b06:	b31b      	cbz	r3, 8008b50 <_dtoa_r+0x7a0>
 8008b08:	9b08      	ldr	r3, [sp, #32]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	f000 80af 	beq.w	8008c6e <_dtoa_r+0x8be>
 8008b10:	2e00      	cmp	r6, #0
 8008b12:	dd13      	ble.n	8008b3c <_dtoa_r+0x78c>
 8008b14:	4639      	mov	r1, r7
 8008b16:	4632      	mov	r2, r6
 8008b18:	4620      	mov	r0, r4
 8008b1a:	f000 fe29 	bl	8009770 <__pow5mult>
 8008b1e:	ee18 2a10 	vmov	r2, s16
 8008b22:	4601      	mov	r1, r0
 8008b24:	4607      	mov	r7, r0
 8008b26:	4620      	mov	r0, r4
 8008b28:	f000 fd78 	bl	800961c <__multiply>
 8008b2c:	ee18 1a10 	vmov	r1, s16
 8008b30:	4680      	mov	r8, r0
 8008b32:	4620      	mov	r0, r4
 8008b34:	f000 fca4 	bl	8009480 <_Bfree>
 8008b38:	ee08 8a10 	vmov	s16, r8
 8008b3c:	9b07      	ldr	r3, [sp, #28]
 8008b3e:	1b9a      	subs	r2, r3, r6
 8008b40:	d006      	beq.n	8008b50 <_dtoa_r+0x7a0>
 8008b42:	ee18 1a10 	vmov	r1, s16
 8008b46:	4620      	mov	r0, r4
 8008b48:	f000 fe12 	bl	8009770 <__pow5mult>
 8008b4c:	ee08 0a10 	vmov	s16, r0
 8008b50:	2101      	movs	r1, #1
 8008b52:	4620      	mov	r0, r4
 8008b54:	f000 fd4c 	bl	80095f0 <__i2b>
 8008b58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	4606      	mov	r6, r0
 8008b5e:	f340 8088 	ble.w	8008c72 <_dtoa_r+0x8c2>
 8008b62:	461a      	mov	r2, r3
 8008b64:	4601      	mov	r1, r0
 8008b66:	4620      	mov	r0, r4
 8008b68:	f000 fe02 	bl	8009770 <__pow5mult>
 8008b6c:	9b06      	ldr	r3, [sp, #24]
 8008b6e:	2b01      	cmp	r3, #1
 8008b70:	4606      	mov	r6, r0
 8008b72:	f340 8081 	ble.w	8008c78 <_dtoa_r+0x8c8>
 8008b76:	f04f 0800 	mov.w	r8, #0
 8008b7a:	6933      	ldr	r3, [r6, #16]
 8008b7c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008b80:	6918      	ldr	r0, [r3, #16]
 8008b82:	f000 fce5 	bl	8009550 <__hi0bits>
 8008b86:	f1c0 0020 	rsb	r0, r0, #32
 8008b8a:	9b05      	ldr	r3, [sp, #20]
 8008b8c:	4418      	add	r0, r3
 8008b8e:	f010 001f 	ands.w	r0, r0, #31
 8008b92:	f000 8092 	beq.w	8008cba <_dtoa_r+0x90a>
 8008b96:	f1c0 0320 	rsb	r3, r0, #32
 8008b9a:	2b04      	cmp	r3, #4
 8008b9c:	f340 808a 	ble.w	8008cb4 <_dtoa_r+0x904>
 8008ba0:	f1c0 001c 	rsb	r0, r0, #28
 8008ba4:	9b04      	ldr	r3, [sp, #16]
 8008ba6:	4403      	add	r3, r0
 8008ba8:	9304      	str	r3, [sp, #16]
 8008baa:	9b05      	ldr	r3, [sp, #20]
 8008bac:	4403      	add	r3, r0
 8008bae:	4405      	add	r5, r0
 8008bb0:	9305      	str	r3, [sp, #20]
 8008bb2:	9b04      	ldr	r3, [sp, #16]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	dd07      	ble.n	8008bc8 <_dtoa_r+0x818>
 8008bb8:	ee18 1a10 	vmov	r1, s16
 8008bbc:	461a      	mov	r2, r3
 8008bbe:	4620      	mov	r0, r4
 8008bc0:	f000 fe30 	bl	8009824 <__lshift>
 8008bc4:	ee08 0a10 	vmov	s16, r0
 8008bc8:	9b05      	ldr	r3, [sp, #20]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	dd05      	ble.n	8008bda <_dtoa_r+0x82a>
 8008bce:	4631      	mov	r1, r6
 8008bd0:	461a      	mov	r2, r3
 8008bd2:	4620      	mov	r0, r4
 8008bd4:	f000 fe26 	bl	8009824 <__lshift>
 8008bd8:	4606      	mov	r6, r0
 8008bda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d06e      	beq.n	8008cbe <_dtoa_r+0x90e>
 8008be0:	ee18 0a10 	vmov	r0, s16
 8008be4:	4631      	mov	r1, r6
 8008be6:	f000 fe8d 	bl	8009904 <__mcmp>
 8008bea:	2800      	cmp	r0, #0
 8008bec:	da67      	bge.n	8008cbe <_dtoa_r+0x90e>
 8008bee:	9b00      	ldr	r3, [sp, #0]
 8008bf0:	3b01      	subs	r3, #1
 8008bf2:	ee18 1a10 	vmov	r1, s16
 8008bf6:	9300      	str	r3, [sp, #0]
 8008bf8:	220a      	movs	r2, #10
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	4620      	mov	r0, r4
 8008bfe:	f000 fc61 	bl	80094c4 <__multadd>
 8008c02:	9b08      	ldr	r3, [sp, #32]
 8008c04:	ee08 0a10 	vmov	s16, r0
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	f000 81b1 	beq.w	8008f70 <_dtoa_r+0xbc0>
 8008c0e:	2300      	movs	r3, #0
 8008c10:	4639      	mov	r1, r7
 8008c12:	220a      	movs	r2, #10
 8008c14:	4620      	mov	r0, r4
 8008c16:	f000 fc55 	bl	80094c4 <__multadd>
 8008c1a:	9b02      	ldr	r3, [sp, #8]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	4607      	mov	r7, r0
 8008c20:	f300 808e 	bgt.w	8008d40 <_dtoa_r+0x990>
 8008c24:	9b06      	ldr	r3, [sp, #24]
 8008c26:	2b02      	cmp	r3, #2
 8008c28:	dc51      	bgt.n	8008cce <_dtoa_r+0x91e>
 8008c2a:	e089      	b.n	8008d40 <_dtoa_r+0x990>
 8008c2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008c2e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008c32:	e74b      	b.n	8008acc <_dtoa_r+0x71c>
 8008c34:	9b03      	ldr	r3, [sp, #12]
 8008c36:	1e5e      	subs	r6, r3, #1
 8008c38:	9b07      	ldr	r3, [sp, #28]
 8008c3a:	42b3      	cmp	r3, r6
 8008c3c:	bfbf      	itttt	lt
 8008c3e:	9b07      	ldrlt	r3, [sp, #28]
 8008c40:	9607      	strlt	r6, [sp, #28]
 8008c42:	1af2      	sublt	r2, r6, r3
 8008c44:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008c46:	bfb6      	itet	lt
 8008c48:	189b      	addlt	r3, r3, r2
 8008c4a:	1b9e      	subge	r6, r3, r6
 8008c4c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008c4e:	9b03      	ldr	r3, [sp, #12]
 8008c50:	bfb8      	it	lt
 8008c52:	2600      	movlt	r6, #0
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	bfb7      	itett	lt
 8008c58:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008c5c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008c60:	1a9d      	sublt	r5, r3, r2
 8008c62:	2300      	movlt	r3, #0
 8008c64:	e734      	b.n	8008ad0 <_dtoa_r+0x720>
 8008c66:	9e07      	ldr	r6, [sp, #28]
 8008c68:	9d04      	ldr	r5, [sp, #16]
 8008c6a:	9f08      	ldr	r7, [sp, #32]
 8008c6c:	e73b      	b.n	8008ae6 <_dtoa_r+0x736>
 8008c6e:	9a07      	ldr	r2, [sp, #28]
 8008c70:	e767      	b.n	8008b42 <_dtoa_r+0x792>
 8008c72:	9b06      	ldr	r3, [sp, #24]
 8008c74:	2b01      	cmp	r3, #1
 8008c76:	dc18      	bgt.n	8008caa <_dtoa_r+0x8fa>
 8008c78:	f1ba 0f00 	cmp.w	sl, #0
 8008c7c:	d115      	bne.n	8008caa <_dtoa_r+0x8fa>
 8008c7e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008c82:	b993      	cbnz	r3, 8008caa <_dtoa_r+0x8fa>
 8008c84:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008c88:	0d1b      	lsrs	r3, r3, #20
 8008c8a:	051b      	lsls	r3, r3, #20
 8008c8c:	b183      	cbz	r3, 8008cb0 <_dtoa_r+0x900>
 8008c8e:	9b04      	ldr	r3, [sp, #16]
 8008c90:	3301      	adds	r3, #1
 8008c92:	9304      	str	r3, [sp, #16]
 8008c94:	9b05      	ldr	r3, [sp, #20]
 8008c96:	3301      	adds	r3, #1
 8008c98:	9305      	str	r3, [sp, #20]
 8008c9a:	f04f 0801 	mov.w	r8, #1
 8008c9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	f47f af6a 	bne.w	8008b7a <_dtoa_r+0x7ca>
 8008ca6:	2001      	movs	r0, #1
 8008ca8:	e76f      	b.n	8008b8a <_dtoa_r+0x7da>
 8008caa:	f04f 0800 	mov.w	r8, #0
 8008cae:	e7f6      	b.n	8008c9e <_dtoa_r+0x8ee>
 8008cb0:	4698      	mov	r8, r3
 8008cb2:	e7f4      	b.n	8008c9e <_dtoa_r+0x8ee>
 8008cb4:	f43f af7d 	beq.w	8008bb2 <_dtoa_r+0x802>
 8008cb8:	4618      	mov	r0, r3
 8008cba:	301c      	adds	r0, #28
 8008cbc:	e772      	b.n	8008ba4 <_dtoa_r+0x7f4>
 8008cbe:	9b03      	ldr	r3, [sp, #12]
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	dc37      	bgt.n	8008d34 <_dtoa_r+0x984>
 8008cc4:	9b06      	ldr	r3, [sp, #24]
 8008cc6:	2b02      	cmp	r3, #2
 8008cc8:	dd34      	ble.n	8008d34 <_dtoa_r+0x984>
 8008cca:	9b03      	ldr	r3, [sp, #12]
 8008ccc:	9302      	str	r3, [sp, #8]
 8008cce:	9b02      	ldr	r3, [sp, #8]
 8008cd0:	b96b      	cbnz	r3, 8008cee <_dtoa_r+0x93e>
 8008cd2:	4631      	mov	r1, r6
 8008cd4:	2205      	movs	r2, #5
 8008cd6:	4620      	mov	r0, r4
 8008cd8:	f000 fbf4 	bl	80094c4 <__multadd>
 8008cdc:	4601      	mov	r1, r0
 8008cde:	4606      	mov	r6, r0
 8008ce0:	ee18 0a10 	vmov	r0, s16
 8008ce4:	f000 fe0e 	bl	8009904 <__mcmp>
 8008ce8:	2800      	cmp	r0, #0
 8008cea:	f73f adbb 	bgt.w	8008864 <_dtoa_r+0x4b4>
 8008cee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cf0:	9d01      	ldr	r5, [sp, #4]
 8008cf2:	43db      	mvns	r3, r3
 8008cf4:	9300      	str	r3, [sp, #0]
 8008cf6:	f04f 0800 	mov.w	r8, #0
 8008cfa:	4631      	mov	r1, r6
 8008cfc:	4620      	mov	r0, r4
 8008cfe:	f000 fbbf 	bl	8009480 <_Bfree>
 8008d02:	2f00      	cmp	r7, #0
 8008d04:	f43f aea4 	beq.w	8008a50 <_dtoa_r+0x6a0>
 8008d08:	f1b8 0f00 	cmp.w	r8, #0
 8008d0c:	d005      	beq.n	8008d1a <_dtoa_r+0x96a>
 8008d0e:	45b8      	cmp	r8, r7
 8008d10:	d003      	beq.n	8008d1a <_dtoa_r+0x96a>
 8008d12:	4641      	mov	r1, r8
 8008d14:	4620      	mov	r0, r4
 8008d16:	f000 fbb3 	bl	8009480 <_Bfree>
 8008d1a:	4639      	mov	r1, r7
 8008d1c:	4620      	mov	r0, r4
 8008d1e:	f000 fbaf 	bl	8009480 <_Bfree>
 8008d22:	e695      	b.n	8008a50 <_dtoa_r+0x6a0>
 8008d24:	2600      	movs	r6, #0
 8008d26:	4637      	mov	r7, r6
 8008d28:	e7e1      	b.n	8008cee <_dtoa_r+0x93e>
 8008d2a:	9700      	str	r7, [sp, #0]
 8008d2c:	4637      	mov	r7, r6
 8008d2e:	e599      	b.n	8008864 <_dtoa_r+0x4b4>
 8008d30:	40240000 	.word	0x40240000
 8008d34:	9b08      	ldr	r3, [sp, #32]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	f000 80ca 	beq.w	8008ed0 <_dtoa_r+0xb20>
 8008d3c:	9b03      	ldr	r3, [sp, #12]
 8008d3e:	9302      	str	r3, [sp, #8]
 8008d40:	2d00      	cmp	r5, #0
 8008d42:	dd05      	ble.n	8008d50 <_dtoa_r+0x9a0>
 8008d44:	4639      	mov	r1, r7
 8008d46:	462a      	mov	r2, r5
 8008d48:	4620      	mov	r0, r4
 8008d4a:	f000 fd6b 	bl	8009824 <__lshift>
 8008d4e:	4607      	mov	r7, r0
 8008d50:	f1b8 0f00 	cmp.w	r8, #0
 8008d54:	d05b      	beq.n	8008e0e <_dtoa_r+0xa5e>
 8008d56:	6879      	ldr	r1, [r7, #4]
 8008d58:	4620      	mov	r0, r4
 8008d5a:	f000 fb51 	bl	8009400 <_Balloc>
 8008d5e:	4605      	mov	r5, r0
 8008d60:	b928      	cbnz	r0, 8008d6e <_dtoa_r+0x9be>
 8008d62:	4b87      	ldr	r3, [pc, #540]	; (8008f80 <_dtoa_r+0xbd0>)
 8008d64:	4602      	mov	r2, r0
 8008d66:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008d6a:	f7ff bb3b 	b.w	80083e4 <_dtoa_r+0x34>
 8008d6e:	693a      	ldr	r2, [r7, #16]
 8008d70:	3202      	adds	r2, #2
 8008d72:	0092      	lsls	r2, r2, #2
 8008d74:	f107 010c 	add.w	r1, r7, #12
 8008d78:	300c      	adds	r0, #12
 8008d7a:	f000 fb33 	bl	80093e4 <memcpy>
 8008d7e:	2201      	movs	r2, #1
 8008d80:	4629      	mov	r1, r5
 8008d82:	4620      	mov	r0, r4
 8008d84:	f000 fd4e 	bl	8009824 <__lshift>
 8008d88:	9b01      	ldr	r3, [sp, #4]
 8008d8a:	f103 0901 	add.w	r9, r3, #1
 8008d8e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008d92:	4413      	add	r3, r2
 8008d94:	9305      	str	r3, [sp, #20]
 8008d96:	f00a 0301 	and.w	r3, sl, #1
 8008d9a:	46b8      	mov	r8, r7
 8008d9c:	9304      	str	r3, [sp, #16]
 8008d9e:	4607      	mov	r7, r0
 8008da0:	4631      	mov	r1, r6
 8008da2:	ee18 0a10 	vmov	r0, s16
 8008da6:	f7ff fa77 	bl	8008298 <quorem>
 8008daa:	4641      	mov	r1, r8
 8008dac:	9002      	str	r0, [sp, #8]
 8008dae:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008db2:	ee18 0a10 	vmov	r0, s16
 8008db6:	f000 fda5 	bl	8009904 <__mcmp>
 8008dba:	463a      	mov	r2, r7
 8008dbc:	9003      	str	r0, [sp, #12]
 8008dbe:	4631      	mov	r1, r6
 8008dc0:	4620      	mov	r0, r4
 8008dc2:	f000 fdbb 	bl	800993c <__mdiff>
 8008dc6:	68c2      	ldr	r2, [r0, #12]
 8008dc8:	f109 3bff 	add.w	fp, r9, #4294967295
 8008dcc:	4605      	mov	r5, r0
 8008dce:	bb02      	cbnz	r2, 8008e12 <_dtoa_r+0xa62>
 8008dd0:	4601      	mov	r1, r0
 8008dd2:	ee18 0a10 	vmov	r0, s16
 8008dd6:	f000 fd95 	bl	8009904 <__mcmp>
 8008dda:	4602      	mov	r2, r0
 8008ddc:	4629      	mov	r1, r5
 8008dde:	4620      	mov	r0, r4
 8008de0:	9207      	str	r2, [sp, #28]
 8008de2:	f000 fb4d 	bl	8009480 <_Bfree>
 8008de6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008dea:	ea43 0102 	orr.w	r1, r3, r2
 8008dee:	9b04      	ldr	r3, [sp, #16]
 8008df0:	430b      	orrs	r3, r1
 8008df2:	464d      	mov	r5, r9
 8008df4:	d10f      	bne.n	8008e16 <_dtoa_r+0xa66>
 8008df6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008dfa:	d02a      	beq.n	8008e52 <_dtoa_r+0xaa2>
 8008dfc:	9b03      	ldr	r3, [sp, #12]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	dd02      	ble.n	8008e08 <_dtoa_r+0xa58>
 8008e02:	9b02      	ldr	r3, [sp, #8]
 8008e04:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008e08:	f88b a000 	strb.w	sl, [fp]
 8008e0c:	e775      	b.n	8008cfa <_dtoa_r+0x94a>
 8008e0e:	4638      	mov	r0, r7
 8008e10:	e7ba      	b.n	8008d88 <_dtoa_r+0x9d8>
 8008e12:	2201      	movs	r2, #1
 8008e14:	e7e2      	b.n	8008ddc <_dtoa_r+0xa2c>
 8008e16:	9b03      	ldr	r3, [sp, #12]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	db04      	blt.n	8008e26 <_dtoa_r+0xa76>
 8008e1c:	9906      	ldr	r1, [sp, #24]
 8008e1e:	430b      	orrs	r3, r1
 8008e20:	9904      	ldr	r1, [sp, #16]
 8008e22:	430b      	orrs	r3, r1
 8008e24:	d122      	bne.n	8008e6c <_dtoa_r+0xabc>
 8008e26:	2a00      	cmp	r2, #0
 8008e28:	ddee      	ble.n	8008e08 <_dtoa_r+0xa58>
 8008e2a:	ee18 1a10 	vmov	r1, s16
 8008e2e:	2201      	movs	r2, #1
 8008e30:	4620      	mov	r0, r4
 8008e32:	f000 fcf7 	bl	8009824 <__lshift>
 8008e36:	4631      	mov	r1, r6
 8008e38:	ee08 0a10 	vmov	s16, r0
 8008e3c:	f000 fd62 	bl	8009904 <__mcmp>
 8008e40:	2800      	cmp	r0, #0
 8008e42:	dc03      	bgt.n	8008e4c <_dtoa_r+0xa9c>
 8008e44:	d1e0      	bne.n	8008e08 <_dtoa_r+0xa58>
 8008e46:	f01a 0f01 	tst.w	sl, #1
 8008e4a:	d0dd      	beq.n	8008e08 <_dtoa_r+0xa58>
 8008e4c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008e50:	d1d7      	bne.n	8008e02 <_dtoa_r+0xa52>
 8008e52:	2339      	movs	r3, #57	; 0x39
 8008e54:	f88b 3000 	strb.w	r3, [fp]
 8008e58:	462b      	mov	r3, r5
 8008e5a:	461d      	mov	r5, r3
 8008e5c:	3b01      	subs	r3, #1
 8008e5e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008e62:	2a39      	cmp	r2, #57	; 0x39
 8008e64:	d071      	beq.n	8008f4a <_dtoa_r+0xb9a>
 8008e66:	3201      	adds	r2, #1
 8008e68:	701a      	strb	r2, [r3, #0]
 8008e6a:	e746      	b.n	8008cfa <_dtoa_r+0x94a>
 8008e6c:	2a00      	cmp	r2, #0
 8008e6e:	dd07      	ble.n	8008e80 <_dtoa_r+0xad0>
 8008e70:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008e74:	d0ed      	beq.n	8008e52 <_dtoa_r+0xaa2>
 8008e76:	f10a 0301 	add.w	r3, sl, #1
 8008e7a:	f88b 3000 	strb.w	r3, [fp]
 8008e7e:	e73c      	b.n	8008cfa <_dtoa_r+0x94a>
 8008e80:	9b05      	ldr	r3, [sp, #20]
 8008e82:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008e86:	4599      	cmp	r9, r3
 8008e88:	d047      	beq.n	8008f1a <_dtoa_r+0xb6a>
 8008e8a:	ee18 1a10 	vmov	r1, s16
 8008e8e:	2300      	movs	r3, #0
 8008e90:	220a      	movs	r2, #10
 8008e92:	4620      	mov	r0, r4
 8008e94:	f000 fb16 	bl	80094c4 <__multadd>
 8008e98:	45b8      	cmp	r8, r7
 8008e9a:	ee08 0a10 	vmov	s16, r0
 8008e9e:	f04f 0300 	mov.w	r3, #0
 8008ea2:	f04f 020a 	mov.w	r2, #10
 8008ea6:	4641      	mov	r1, r8
 8008ea8:	4620      	mov	r0, r4
 8008eaa:	d106      	bne.n	8008eba <_dtoa_r+0xb0a>
 8008eac:	f000 fb0a 	bl	80094c4 <__multadd>
 8008eb0:	4680      	mov	r8, r0
 8008eb2:	4607      	mov	r7, r0
 8008eb4:	f109 0901 	add.w	r9, r9, #1
 8008eb8:	e772      	b.n	8008da0 <_dtoa_r+0x9f0>
 8008eba:	f000 fb03 	bl	80094c4 <__multadd>
 8008ebe:	4639      	mov	r1, r7
 8008ec0:	4680      	mov	r8, r0
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	220a      	movs	r2, #10
 8008ec6:	4620      	mov	r0, r4
 8008ec8:	f000 fafc 	bl	80094c4 <__multadd>
 8008ecc:	4607      	mov	r7, r0
 8008ece:	e7f1      	b.n	8008eb4 <_dtoa_r+0xb04>
 8008ed0:	9b03      	ldr	r3, [sp, #12]
 8008ed2:	9302      	str	r3, [sp, #8]
 8008ed4:	9d01      	ldr	r5, [sp, #4]
 8008ed6:	ee18 0a10 	vmov	r0, s16
 8008eda:	4631      	mov	r1, r6
 8008edc:	f7ff f9dc 	bl	8008298 <quorem>
 8008ee0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008ee4:	9b01      	ldr	r3, [sp, #4]
 8008ee6:	f805 ab01 	strb.w	sl, [r5], #1
 8008eea:	1aea      	subs	r2, r5, r3
 8008eec:	9b02      	ldr	r3, [sp, #8]
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	dd09      	ble.n	8008f06 <_dtoa_r+0xb56>
 8008ef2:	ee18 1a10 	vmov	r1, s16
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	220a      	movs	r2, #10
 8008efa:	4620      	mov	r0, r4
 8008efc:	f000 fae2 	bl	80094c4 <__multadd>
 8008f00:	ee08 0a10 	vmov	s16, r0
 8008f04:	e7e7      	b.n	8008ed6 <_dtoa_r+0xb26>
 8008f06:	9b02      	ldr	r3, [sp, #8]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	bfc8      	it	gt
 8008f0c:	461d      	movgt	r5, r3
 8008f0e:	9b01      	ldr	r3, [sp, #4]
 8008f10:	bfd8      	it	le
 8008f12:	2501      	movle	r5, #1
 8008f14:	441d      	add	r5, r3
 8008f16:	f04f 0800 	mov.w	r8, #0
 8008f1a:	ee18 1a10 	vmov	r1, s16
 8008f1e:	2201      	movs	r2, #1
 8008f20:	4620      	mov	r0, r4
 8008f22:	f000 fc7f 	bl	8009824 <__lshift>
 8008f26:	4631      	mov	r1, r6
 8008f28:	ee08 0a10 	vmov	s16, r0
 8008f2c:	f000 fcea 	bl	8009904 <__mcmp>
 8008f30:	2800      	cmp	r0, #0
 8008f32:	dc91      	bgt.n	8008e58 <_dtoa_r+0xaa8>
 8008f34:	d102      	bne.n	8008f3c <_dtoa_r+0xb8c>
 8008f36:	f01a 0f01 	tst.w	sl, #1
 8008f3a:	d18d      	bne.n	8008e58 <_dtoa_r+0xaa8>
 8008f3c:	462b      	mov	r3, r5
 8008f3e:	461d      	mov	r5, r3
 8008f40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008f44:	2a30      	cmp	r2, #48	; 0x30
 8008f46:	d0fa      	beq.n	8008f3e <_dtoa_r+0xb8e>
 8008f48:	e6d7      	b.n	8008cfa <_dtoa_r+0x94a>
 8008f4a:	9a01      	ldr	r2, [sp, #4]
 8008f4c:	429a      	cmp	r2, r3
 8008f4e:	d184      	bne.n	8008e5a <_dtoa_r+0xaaa>
 8008f50:	9b00      	ldr	r3, [sp, #0]
 8008f52:	3301      	adds	r3, #1
 8008f54:	9300      	str	r3, [sp, #0]
 8008f56:	2331      	movs	r3, #49	; 0x31
 8008f58:	7013      	strb	r3, [r2, #0]
 8008f5a:	e6ce      	b.n	8008cfa <_dtoa_r+0x94a>
 8008f5c:	4b09      	ldr	r3, [pc, #36]	; (8008f84 <_dtoa_r+0xbd4>)
 8008f5e:	f7ff ba95 	b.w	800848c <_dtoa_r+0xdc>
 8008f62:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	f47f aa6e 	bne.w	8008446 <_dtoa_r+0x96>
 8008f6a:	4b07      	ldr	r3, [pc, #28]	; (8008f88 <_dtoa_r+0xbd8>)
 8008f6c:	f7ff ba8e 	b.w	800848c <_dtoa_r+0xdc>
 8008f70:	9b02      	ldr	r3, [sp, #8]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	dcae      	bgt.n	8008ed4 <_dtoa_r+0xb24>
 8008f76:	9b06      	ldr	r3, [sp, #24]
 8008f78:	2b02      	cmp	r3, #2
 8008f7a:	f73f aea8 	bgt.w	8008cce <_dtoa_r+0x91e>
 8008f7e:	e7a9      	b.n	8008ed4 <_dtoa_r+0xb24>
 8008f80:	0800a417 	.word	0x0800a417
 8008f84:	0800a374 	.word	0x0800a374
 8008f88:	0800a398 	.word	0x0800a398

08008f8c <__sflush_r>:
 8008f8c:	898a      	ldrh	r2, [r1, #12]
 8008f8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f92:	4605      	mov	r5, r0
 8008f94:	0710      	lsls	r0, r2, #28
 8008f96:	460c      	mov	r4, r1
 8008f98:	d458      	bmi.n	800904c <__sflush_r+0xc0>
 8008f9a:	684b      	ldr	r3, [r1, #4]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	dc05      	bgt.n	8008fac <__sflush_r+0x20>
 8008fa0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	dc02      	bgt.n	8008fac <__sflush_r+0x20>
 8008fa6:	2000      	movs	r0, #0
 8008fa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008fae:	2e00      	cmp	r6, #0
 8008fb0:	d0f9      	beq.n	8008fa6 <__sflush_r+0x1a>
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008fb8:	682f      	ldr	r7, [r5, #0]
 8008fba:	602b      	str	r3, [r5, #0]
 8008fbc:	d032      	beq.n	8009024 <__sflush_r+0x98>
 8008fbe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008fc0:	89a3      	ldrh	r3, [r4, #12]
 8008fc2:	075a      	lsls	r2, r3, #29
 8008fc4:	d505      	bpl.n	8008fd2 <__sflush_r+0x46>
 8008fc6:	6863      	ldr	r3, [r4, #4]
 8008fc8:	1ac0      	subs	r0, r0, r3
 8008fca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008fcc:	b10b      	cbz	r3, 8008fd2 <__sflush_r+0x46>
 8008fce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008fd0:	1ac0      	subs	r0, r0, r3
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	4602      	mov	r2, r0
 8008fd6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008fd8:	6a21      	ldr	r1, [r4, #32]
 8008fda:	4628      	mov	r0, r5
 8008fdc:	47b0      	blx	r6
 8008fde:	1c43      	adds	r3, r0, #1
 8008fe0:	89a3      	ldrh	r3, [r4, #12]
 8008fe2:	d106      	bne.n	8008ff2 <__sflush_r+0x66>
 8008fe4:	6829      	ldr	r1, [r5, #0]
 8008fe6:	291d      	cmp	r1, #29
 8008fe8:	d82c      	bhi.n	8009044 <__sflush_r+0xb8>
 8008fea:	4a2a      	ldr	r2, [pc, #168]	; (8009094 <__sflush_r+0x108>)
 8008fec:	40ca      	lsrs	r2, r1
 8008fee:	07d6      	lsls	r6, r2, #31
 8008ff0:	d528      	bpl.n	8009044 <__sflush_r+0xb8>
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	6062      	str	r2, [r4, #4]
 8008ff6:	04d9      	lsls	r1, r3, #19
 8008ff8:	6922      	ldr	r2, [r4, #16]
 8008ffa:	6022      	str	r2, [r4, #0]
 8008ffc:	d504      	bpl.n	8009008 <__sflush_r+0x7c>
 8008ffe:	1c42      	adds	r2, r0, #1
 8009000:	d101      	bne.n	8009006 <__sflush_r+0x7a>
 8009002:	682b      	ldr	r3, [r5, #0]
 8009004:	b903      	cbnz	r3, 8009008 <__sflush_r+0x7c>
 8009006:	6560      	str	r0, [r4, #84]	; 0x54
 8009008:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800900a:	602f      	str	r7, [r5, #0]
 800900c:	2900      	cmp	r1, #0
 800900e:	d0ca      	beq.n	8008fa6 <__sflush_r+0x1a>
 8009010:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009014:	4299      	cmp	r1, r3
 8009016:	d002      	beq.n	800901e <__sflush_r+0x92>
 8009018:	4628      	mov	r0, r5
 800901a:	f000 fd8b 	bl	8009b34 <_free_r>
 800901e:	2000      	movs	r0, #0
 8009020:	6360      	str	r0, [r4, #52]	; 0x34
 8009022:	e7c1      	b.n	8008fa8 <__sflush_r+0x1c>
 8009024:	6a21      	ldr	r1, [r4, #32]
 8009026:	2301      	movs	r3, #1
 8009028:	4628      	mov	r0, r5
 800902a:	47b0      	blx	r6
 800902c:	1c41      	adds	r1, r0, #1
 800902e:	d1c7      	bne.n	8008fc0 <__sflush_r+0x34>
 8009030:	682b      	ldr	r3, [r5, #0]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d0c4      	beq.n	8008fc0 <__sflush_r+0x34>
 8009036:	2b1d      	cmp	r3, #29
 8009038:	d001      	beq.n	800903e <__sflush_r+0xb2>
 800903a:	2b16      	cmp	r3, #22
 800903c:	d101      	bne.n	8009042 <__sflush_r+0xb6>
 800903e:	602f      	str	r7, [r5, #0]
 8009040:	e7b1      	b.n	8008fa6 <__sflush_r+0x1a>
 8009042:	89a3      	ldrh	r3, [r4, #12]
 8009044:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009048:	81a3      	strh	r3, [r4, #12]
 800904a:	e7ad      	b.n	8008fa8 <__sflush_r+0x1c>
 800904c:	690f      	ldr	r7, [r1, #16]
 800904e:	2f00      	cmp	r7, #0
 8009050:	d0a9      	beq.n	8008fa6 <__sflush_r+0x1a>
 8009052:	0793      	lsls	r3, r2, #30
 8009054:	680e      	ldr	r6, [r1, #0]
 8009056:	bf08      	it	eq
 8009058:	694b      	ldreq	r3, [r1, #20]
 800905a:	600f      	str	r7, [r1, #0]
 800905c:	bf18      	it	ne
 800905e:	2300      	movne	r3, #0
 8009060:	eba6 0807 	sub.w	r8, r6, r7
 8009064:	608b      	str	r3, [r1, #8]
 8009066:	f1b8 0f00 	cmp.w	r8, #0
 800906a:	dd9c      	ble.n	8008fa6 <__sflush_r+0x1a>
 800906c:	6a21      	ldr	r1, [r4, #32]
 800906e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009070:	4643      	mov	r3, r8
 8009072:	463a      	mov	r2, r7
 8009074:	4628      	mov	r0, r5
 8009076:	47b0      	blx	r6
 8009078:	2800      	cmp	r0, #0
 800907a:	dc06      	bgt.n	800908a <__sflush_r+0xfe>
 800907c:	89a3      	ldrh	r3, [r4, #12]
 800907e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009082:	81a3      	strh	r3, [r4, #12]
 8009084:	f04f 30ff 	mov.w	r0, #4294967295
 8009088:	e78e      	b.n	8008fa8 <__sflush_r+0x1c>
 800908a:	4407      	add	r7, r0
 800908c:	eba8 0800 	sub.w	r8, r8, r0
 8009090:	e7e9      	b.n	8009066 <__sflush_r+0xda>
 8009092:	bf00      	nop
 8009094:	20400001 	.word	0x20400001

08009098 <_fflush_r>:
 8009098:	b538      	push	{r3, r4, r5, lr}
 800909a:	690b      	ldr	r3, [r1, #16]
 800909c:	4605      	mov	r5, r0
 800909e:	460c      	mov	r4, r1
 80090a0:	b913      	cbnz	r3, 80090a8 <_fflush_r+0x10>
 80090a2:	2500      	movs	r5, #0
 80090a4:	4628      	mov	r0, r5
 80090a6:	bd38      	pop	{r3, r4, r5, pc}
 80090a8:	b118      	cbz	r0, 80090b2 <_fflush_r+0x1a>
 80090aa:	6983      	ldr	r3, [r0, #24]
 80090ac:	b90b      	cbnz	r3, 80090b2 <_fflush_r+0x1a>
 80090ae:	f000 f887 	bl	80091c0 <__sinit>
 80090b2:	4b14      	ldr	r3, [pc, #80]	; (8009104 <_fflush_r+0x6c>)
 80090b4:	429c      	cmp	r4, r3
 80090b6:	d11b      	bne.n	80090f0 <_fflush_r+0x58>
 80090b8:	686c      	ldr	r4, [r5, #4]
 80090ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d0ef      	beq.n	80090a2 <_fflush_r+0xa>
 80090c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80090c4:	07d0      	lsls	r0, r2, #31
 80090c6:	d404      	bmi.n	80090d2 <_fflush_r+0x3a>
 80090c8:	0599      	lsls	r1, r3, #22
 80090ca:	d402      	bmi.n	80090d2 <_fflush_r+0x3a>
 80090cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80090ce:	f000 f91a 	bl	8009306 <__retarget_lock_acquire_recursive>
 80090d2:	4628      	mov	r0, r5
 80090d4:	4621      	mov	r1, r4
 80090d6:	f7ff ff59 	bl	8008f8c <__sflush_r>
 80090da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80090dc:	07da      	lsls	r2, r3, #31
 80090de:	4605      	mov	r5, r0
 80090e0:	d4e0      	bmi.n	80090a4 <_fflush_r+0xc>
 80090e2:	89a3      	ldrh	r3, [r4, #12]
 80090e4:	059b      	lsls	r3, r3, #22
 80090e6:	d4dd      	bmi.n	80090a4 <_fflush_r+0xc>
 80090e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80090ea:	f000 f90d 	bl	8009308 <__retarget_lock_release_recursive>
 80090ee:	e7d9      	b.n	80090a4 <_fflush_r+0xc>
 80090f0:	4b05      	ldr	r3, [pc, #20]	; (8009108 <_fflush_r+0x70>)
 80090f2:	429c      	cmp	r4, r3
 80090f4:	d101      	bne.n	80090fa <_fflush_r+0x62>
 80090f6:	68ac      	ldr	r4, [r5, #8]
 80090f8:	e7df      	b.n	80090ba <_fflush_r+0x22>
 80090fa:	4b04      	ldr	r3, [pc, #16]	; (800910c <_fflush_r+0x74>)
 80090fc:	429c      	cmp	r4, r3
 80090fe:	bf08      	it	eq
 8009100:	68ec      	ldreq	r4, [r5, #12]
 8009102:	e7da      	b.n	80090ba <_fflush_r+0x22>
 8009104:	0800a448 	.word	0x0800a448
 8009108:	0800a468 	.word	0x0800a468
 800910c:	0800a428 	.word	0x0800a428

08009110 <std>:
 8009110:	2300      	movs	r3, #0
 8009112:	b510      	push	{r4, lr}
 8009114:	4604      	mov	r4, r0
 8009116:	e9c0 3300 	strd	r3, r3, [r0]
 800911a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800911e:	6083      	str	r3, [r0, #8]
 8009120:	8181      	strh	r1, [r0, #12]
 8009122:	6643      	str	r3, [r0, #100]	; 0x64
 8009124:	81c2      	strh	r2, [r0, #14]
 8009126:	6183      	str	r3, [r0, #24]
 8009128:	4619      	mov	r1, r3
 800912a:	2208      	movs	r2, #8
 800912c:	305c      	adds	r0, #92	; 0x5c
 800912e:	f7fe faf3 	bl	8007718 <memset>
 8009132:	4b05      	ldr	r3, [pc, #20]	; (8009148 <std+0x38>)
 8009134:	6263      	str	r3, [r4, #36]	; 0x24
 8009136:	4b05      	ldr	r3, [pc, #20]	; (800914c <std+0x3c>)
 8009138:	62a3      	str	r3, [r4, #40]	; 0x28
 800913a:	4b05      	ldr	r3, [pc, #20]	; (8009150 <std+0x40>)
 800913c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800913e:	4b05      	ldr	r3, [pc, #20]	; (8009154 <std+0x44>)
 8009140:	6224      	str	r4, [r4, #32]
 8009142:	6323      	str	r3, [r4, #48]	; 0x30
 8009144:	bd10      	pop	{r4, pc}
 8009146:	bf00      	nop
 8009148:	08009fc9 	.word	0x08009fc9
 800914c:	08009feb 	.word	0x08009feb
 8009150:	0800a023 	.word	0x0800a023
 8009154:	0800a047 	.word	0x0800a047

08009158 <_cleanup_r>:
 8009158:	4901      	ldr	r1, [pc, #4]	; (8009160 <_cleanup_r+0x8>)
 800915a:	f000 b8af 	b.w	80092bc <_fwalk_reent>
 800915e:	bf00      	nop
 8009160:	08009099 	.word	0x08009099

08009164 <__sfmoreglue>:
 8009164:	b570      	push	{r4, r5, r6, lr}
 8009166:	2268      	movs	r2, #104	; 0x68
 8009168:	1e4d      	subs	r5, r1, #1
 800916a:	4355      	muls	r5, r2
 800916c:	460e      	mov	r6, r1
 800916e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009172:	f000 fd4b 	bl	8009c0c <_malloc_r>
 8009176:	4604      	mov	r4, r0
 8009178:	b140      	cbz	r0, 800918c <__sfmoreglue+0x28>
 800917a:	2100      	movs	r1, #0
 800917c:	e9c0 1600 	strd	r1, r6, [r0]
 8009180:	300c      	adds	r0, #12
 8009182:	60a0      	str	r0, [r4, #8]
 8009184:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009188:	f7fe fac6 	bl	8007718 <memset>
 800918c:	4620      	mov	r0, r4
 800918e:	bd70      	pop	{r4, r5, r6, pc}

08009190 <__sfp_lock_acquire>:
 8009190:	4801      	ldr	r0, [pc, #4]	; (8009198 <__sfp_lock_acquire+0x8>)
 8009192:	f000 b8b8 	b.w	8009306 <__retarget_lock_acquire_recursive>
 8009196:	bf00      	nop
 8009198:	20000375 	.word	0x20000375

0800919c <__sfp_lock_release>:
 800919c:	4801      	ldr	r0, [pc, #4]	; (80091a4 <__sfp_lock_release+0x8>)
 800919e:	f000 b8b3 	b.w	8009308 <__retarget_lock_release_recursive>
 80091a2:	bf00      	nop
 80091a4:	20000375 	.word	0x20000375

080091a8 <__sinit_lock_acquire>:
 80091a8:	4801      	ldr	r0, [pc, #4]	; (80091b0 <__sinit_lock_acquire+0x8>)
 80091aa:	f000 b8ac 	b.w	8009306 <__retarget_lock_acquire_recursive>
 80091ae:	bf00      	nop
 80091b0:	20000376 	.word	0x20000376

080091b4 <__sinit_lock_release>:
 80091b4:	4801      	ldr	r0, [pc, #4]	; (80091bc <__sinit_lock_release+0x8>)
 80091b6:	f000 b8a7 	b.w	8009308 <__retarget_lock_release_recursive>
 80091ba:	bf00      	nop
 80091bc:	20000376 	.word	0x20000376

080091c0 <__sinit>:
 80091c0:	b510      	push	{r4, lr}
 80091c2:	4604      	mov	r4, r0
 80091c4:	f7ff fff0 	bl	80091a8 <__sinit_lock_acquire>
 80091c8:	69a3      	ldr	r3, [r4, #24]
 80091ca:	b11b      	cbz	r3, 80091d4 <__sinit+0x14>
 80091cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091d0:	f7ff bff0 	b.w	80091b4 <__sinit_lock_release>
 80091d4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80091d8:	6523      	str	r3, [r4, #80]	; 0x50
 80091da:	4b13      	ldr	r3, [pc, #76]	; (8009228 <__sinit+0x68>)
 80091dc:	4a13      	ldr	r2, [pc, #76]	; (800922c <__sinit+0x6c>)
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	62a2      	str	r2, [r4, #40]	; 0x28
 80091e2:	42a3      	cmp	r3, r4
 80091e4:	bf04      	itt	eq
 80091e6:	2301      	moveq	r3, #1
 80091e8:	61a3      	streq	r3, [r4, #24]
 80091ea:	4620      	mov	r0, r4
 80091ec:	f000 f820 	bl	8009230 <__sfp>
 80091f0:	6060      	str	r0, [r4, #4]
 80091f2:	4620      	mov	r0, r4
 80091f4:	f000 f81c 	bl	8009230 <__sfp>
 80091f8:	60a0      	str	r0, [r4, #8]
 80091fa:	4620      	mov	r0, r4
 80091fc:	f000 f818 	bl	8009230 <__sfp>
 8009200:	2200      	movs	r2, #0
 8009202:	60e0      	str	r0, [r4, #12]
 8009204:	2104      	movs	r1, #4
 8009206:	6860      	ldr	r0, [r4, #4]
 8009208:	f7ff ff82 	bl	8009110 <std>
 800920c:	68a0      	ldr	r0, [r4, #8]
 800920e:	2201      	movs	r2, #1
 8009210:	2109      	movs	r1, #9
 8009212:	f7ff ff7d 	bl	8009110 <std>
 8009216:	68e0      	ldr	r0, [r4, #12]
 8009218:	2202      	movs	r2, #2
 800921a:	2112      	movs	r1, #18
 800921c:	f7ff ff78 	bl	8009110 <std>
 8009220:	2301      	movs	r3, #1
 8009222:	61a3      	str	r3, [r4, #24]
 8009224:	e7d2      	b.n	80091cc <__sinit+0xc>
 8009226:	bf00      	nop
 8009228:	0800a360 	.word	0x0800a360
 800922c:	08009159 	.word	0x08009159

08009230 <__sfp>:
 8009230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009232:	4607      	mov	r7, r0
 8009234:	f7ff ffac 	bl	8009190 <__sfp_lock_acquire>
 8009238:	4b1e      	ldr	r3, [pc, #120]	; (80092b4 <__sfp+0x84>)
 800923a:	681e      	ldr	r6, [r3, #0]
 800923c:	69b3      	ldr	r3, [r6, #24]
 800923e:	b913      	cbnz	r3, 8009246 <__sfp+0x16>
 8009240:	4630      	mov	r0, r6
 8009242:	f7ff ffbd 	bl	80091c0 <__sinit>
 8009246:	3648      	adds	r6, #72	; 0x48
 8009248:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800924c:	3b01      	subs	r3, #1
 800924e:	d503      	bpl.n	8009258 <__sfp+0x28>
 8009250:	6833      	ldr	r3, [r6, #0]
 8009252:	b30b      	cbz	r3, 8009298 <__sfp+0x68>
 8009254:	6836      	ldr	r6, [r6, #0]
 8009256:	e7f7      	b.n	8009248 <__sfp+0x18>
 8009258:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800925c:	b9d5      	cbnz	r5, 8009294 <__sfp+0x64>
 800925e:	4b16      	ldr	r3, [pc, #88]	; (80092b8 <__sfp+0x88>)
 8009260:	60e3      	str	r3, [r4, #12]
 8009262:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009266:	6665      	str	r5, [r4, #100]	; 0x64
 8009268:	f000 f84c 	bl	8009304 <__retarget_lock_init_recursive>
 800926c:	f7ff ff96 	bl	800919c <__sfp_lock_release>
 8009270:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009274:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009278:	6025      	str	r5, [r4, #0]
 800927a:	61a5      	str	r5, [r4, #24]
 800927c:	2208      	movs	r2, #8
 800927e:	4629      	mov	r1, r5
 8009280:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009284:	f7fe fa48 	bl	8007718 <memset>
 8009288:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800928c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009290:	4620      	mov	r0, r4
 8009292:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009294:	3468      	adds	r4, #104	; 0x68
 8009296:	e7d9      	b.n	800924c <__sfp+0x1c>
 8009298:	2104      	movs	r1, #4
 800929a:	4638      	mov	r0, r7
 800929c:	f7ff ff62 	bl	8009164 <__sfmoreglue>
 80092a0:	4604      	mov	r4, r0
 80092a2:	6030      	str	r0, [r6, #0]
 80092a4:	2800      	cmp	r0, #0
 80092a6:	d1d5      	bne.n	8009254 <__sfp+0x24>
 80092a8:	f7ff ff78 	bl	800919c <__sfp_lock_release>
 80092ac:	230c      	movs	r3, #12
 80092ae:	603b      	str	r3, [r7, #0]
 80092b0:	e7ee      	b.n	8009290 <__sfp+0x60>
 80092b2:	bf00      	nop
 80092b4:	0800a360 	.word	0x0800a360
 80092b8:	ffff0001 	.word	0xffff0001

080092bc <_fwalk_reent>:
 80092bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092c0:	4606      	mov	r6, r0
 80092c2:	4688      	mov	r8, r1
 80092c4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80092c8:	2700      	movs	r7, #0
 80092ca:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80092ce:	f1b9 0901 	subs.w	r9, r9, #1
 80092d2:	d505      	bpl.n	80092e0 <_fwalk_reent+0x24>
 80092d4:	6824      	ldr	r4, [r4, #0]
 80092d6:	2c00      	cmp	r4, #0
 80092d8:	d1f7      	bne.n	80092ca <_fwalk_reent+0xe>
 80092da:	4638      	mov	r0, r7
 80092dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092e0:	89ab      	ldrh	r3, [r5, #12]
 80092e2:	2b01      	cmp	r3, #1
 80092e4:	d907      	bls.n	80092f6 <_fwalk_reent+0x3a>
 80092e6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80092ea:	3301      	adds	r3, #1
 80092ec:	d003      	beq.n	80092f6 <_fwalk_reent+0x3a>
 80092ee:	4629      	mov	r1, r5
 80092f0:	4630      	mov	r0, r6
 80092f2:	47c0      	blx	r8
 80092f4:	4307      	orrs	r7, r0
 80092f6:	3568      	adds	r5, #104	; 0x68
 80092f8:	e7e9      	b.n	80092ce <_fwalk_reent+0x12>
	...

080092fc <_localeconv_r>:
 80092fc:	4800      	ldr	r0, [pc, #0]	; (8009300 <_localeconv_r+0x4>)
 80092fe:	4770      	bx	lr
 8009300:	20000160 	.word	0x20000160

08009304 <__retarget_lock_init_recursive>:
 8009304:	4770      	bx	lr

08009306 <__retarget_lock_acquire_recursive>:
 8009306:	4770      	bx	lr

08009308 <__retarget_lock_release_recursive>:
 8009308:	4770      	bx	lr

0800930a <__swhatbuf_r>:
 800930a:	b570      	push	{r4, r5, r6, lr}
 800930c:	460e      	mov	r6, r1
 800930e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009312:	2900      	cmp	r1, #0
 8009314:	b096      	sub	sp, #88	; 0x58
 8009316:	4614      	mov	r4, r2
 8009318:	461d      	mov	r5, r3
 800931a:	da08      	bge.n	800932e <__swhatbuf_r+0x24>
 800931c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009320:	2200      	movs	r2, #0
 8009322:	602a      	str	r2, [r5, #0]
 8009324:	061a      	lsls	r2, r3, #24
 8009326:	d410      	bmi.n	800934a <__swhatbuf_r+0x40>
 8009328:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800932c:	e00e      	b.n	800934c <__swhatbuf_r+0x42>
 800932e:	466a      	mov	r2, sp
 8009330:	f000 fee0 	bl	800a0f4 <_fstat_r>
 8009334:	2800      	cmp	r0, #0
 8009336:	dbf1      	blt.n	800931c <__swhatbuf_r+0x12>
 8009338:	9a01      	ldr	r2, [sp, #4]
 800933a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800933e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009342:	425a      	negs	r2, r3
 8009344:	415a      	adcs	r2, r3
 8009346:	602a      	str	r2, [r5, #0]
 8009348:	e7ee      	b.n	8009328 <__swhatbuf_r+0x1e>
 800934a:	2340      	movs	r3, #64	; 0x40
 800934c:	2000      	movs	r0, #0
 800934e:	6023      	str	r3, [r4, #0]
 8009350:	b016      	add	sp, #88	; 0x58
 8009352:	bd70      	pop	{r4, r5, r6, pc}

08009354 <__smakebuf_r>:
 8009354:	898b      	ldrh	r3, [r1, #12]
 8009356:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009358:	079d      	lsls	r5, r3, #30
 800935a:	4606      	mov	r6, r0
 800935c:	460c      	mov	r4, r1
 800935e:	d507      	bpl.n	8009370 <__smakebuf_r+0x1c>
 8009360:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009364:	6023      	str	r3, [r4, #0]
 8009366:	6123      	str	r3, [r4, #16]
 8009368:	2301      	movs	r3, #1
 800936a:	6163      	str	r3, [r4, #20]
 800936c:	b002      	add	sp, #8
 800936e:	bd70      	pop	{r4, r5, r6, pc}
 8009370:	ab01      	add	r3, sp, #4
 8009372:	466a      	mov	r2, sp
 8009374:	f7ff ffc9 	bl	800930a <__swhatbuf_r>
 8009378:	9900      	ldr	r1, [sp, #0]
 800937a:	4605      	mov	r5, r0
 800937c:	4630      	mov	r0, r6
 800937e:	f000 fc45 	bl	8009c0c <_malloc_r>
 8009382:	b948      	cbnz	r0, 8009398 <__smakebuf_r+0x44>
 8009384:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009388:	059a      	lsls	r2, r3, #22
 800938a:	d4ef      	bmi.n	800936c <__smakebuf_r+0x18>
 800938c:	f023 0303 	bic.w	r3, r3, #3
 8009390:	f043 0302 	orr.w	r3, r3, #2
 8009394:	81a3      	strh	r3, [r4, #12]
 8009396:	e7e3      	b.n	8009360 <__smakebuf_r+0xc>
 8009398:	4b0d      	ldr	r3, [pc, #52]	; (80093d0 <__smakebuf_r+0x7c>)
 800939a:	62b3      	str	r3, [r6, #40]	; 0x28
 800939c:	89a3      	ldrh	r3, [r4, #12]
 800939e:	6020      	str	r0, [r4, #0]
 80093a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093a4:	81a3      	strh	r3, [r4, #12]
 80093a6:	9b00      	ldr	r3, [sp, #0]
 80093a8:	6163      	str	r3, [r4, #20]
 80093aa:	9b01      	ldr	r3, [sp, #4]
 80093ac:	6120      	str	r0, [r4, #16]
 80093ae:	b15b      	cbz	r3, 80093c8 <__smakebuf_r+0x74>
 80093b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80093b4:	4630      	mov	r0, r6
 80093b6:	f000 feaf 	bl	800a118 <_isatty_r>
 80093ba:	b128      	cbz	r0, 80093c8 <__smakebuf_r+0x74>
 80093bc:	89a3      	ldrh	r3, [r4, #12]
 80093be:	f023 0303 	bic.w	r3, r3, #3
 80093c2:	f043 0301 	orr.w	r3, r3, #1
 80093c6:	81a3      	strh	r3, [r4, #12]
 80093c8:	89a0      	ldrh	r0, [r4, #12]
 80093ca:	4305      	orrs	r5, r0
 80093cc:	81a5      	strh	r5, [r4, #12]
 80093ce:	e7cd      	b.n	800936c <__smakebuf_r+0x18>
 80093d0:	08009159 	.word	0x08009159

080093d4 <malloc>:
 80093d4:	4b02      	ldr	r3, [pc, #8]	; (80093e0 <malloc+0xc>)
 80093d6:	4601      	mov	r1, r0
 80093d8:	6818      	ldr	r0, [r3, #0]
 80093da:	f000 bc17 	b.w	8009c0c <_malloc_r>
 80093de:	bf00      	nop
 80093e0:	2000000c 	.word	0x2000000c

080093e4 <memcpy>:
 80093e4:	440a      	add	r2, r1
 80093e6:	4291      	cmp	r1, r2
 80093e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80093ec:	d100      	bne.n	80093f0 <memcpy+0xc>
 80093ee:	4770      	bx	lr
 80093f0:	b510      	push	{r4, lr}
 80093f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80093f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80093fa:	4291      	cmp	r1, r2
 80093fc:	d1f9      	bne.n	80093f2 <memcpy+0xe>
 80093fe:	bd10      	pop	{r4, pc}

08009400 <_Balloc>:
 8009400:	b570      	push	{r4, r5, r6, lr}
 8009402:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009404:	4604      	mov	r4, r0
 8009406:	460d      	mov	r5, r1
 8009408:	b976      	cbnz	r6, 8009428 <_Balloc+0x28>
 800940a:	2010      	movs	r0, #16
 800940c:	f7ff ffe2 	bl	80093d4 <malloc>
 8009410:	4602      	mov	r2, r0
 8009412:	6260      	str	r0, [r4, #36]	; 0x24
 8009414:	b920      	cbnz	r0, 8009420 <_Balloc+0x20>
 8009416:	4b18      	ldr	r3, [pc, #96]	; (8009478 <_Balloc+0x78>)
 8009418:	4818      	ldr	r0, [pc, #96]	; (800947c <_Balloc+0x7c>)
 800941a:	2166      	movs	r1, #102	; 0x66
 800941c:	f000 fe2a 	bl	800a074 <__assert_func>
 8009420:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009424:	6006      	str	r6, [r0, #0]
 8009426:	60c6      	str	r6, [r0, #12]
 8009428:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800942a:	68f3      	ldr	r3, [r6, #12]
 800942c:	b183      	cbz	r3, 8009450 <_Balloc+0x50>
 800942e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009430:	68db      	ldr	r3, [r3, #12]
 8009432:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009436:	b9b8      	cbnz	r0, 8009468 <_Balloc+0x68>
 8009438:	2101      	movs	r1, #1
 800943a:	fa01 f605 	lsl.w	r6, r1, r5
 800943e:	1d72      	adds	r2, r6, #5
 8009440:	0092      	lsls	r2, r2, #2
 8009442:	4620      	mov	r0, r4
 8009444:	f000 fb60 	bl	8009b08 <_calloc_r>
 8009448:	b160      	cbz	r0, 8009464 <_Balloc+0x64>
 800944a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800944e:	e00e      	b.n	800946e <_Balloc+0x6e>
 8009450:	2221      	movs	r2, #33	; 0x21
 8009452:	2104      	movs	r1, #4
 8009454:	4620      	mov	r0, r4
 8009456:	f000 fb57 	bl	8009b08 <_calloc_r>
 800945a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800945c:	60f0      	str	r0, [r6, #12]
 800945e:	68db      	ldr	r3, [r3, #12]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d1e4      	bne.n	800942e <_Balloc+0x2e>
 8009464:	2000      	movs	r0, #0
 8009466:	bd70      	pop	{r4, r5, r6, pc}
 8009468:	6802      	ldr	r2, [r0, #0]
 800946a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800946e:	2300      	movs	r3, #0
 8009470:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009474:	e7f7      	b.n	8009466 <_Balloc+0x66>
 8009476:	bf00      	nop
 8009478:	0800a3a5 	.word	0x0800a3a5
 800947c:	0800a488 	.word	0x0800a488

08009480 <_Bfree>:
 8009480:	b570      	push	{r4, r5, r6, lr}
 8009482:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009484:	4605      	mov	r5, r0
 8009486:	460c      	mov	r4, r1
 8009488:	b976      	cbnz	r6, 80094a8 <_Bfree+0x28>
 800948a:	2010      	movs	r0, #16
 800948c:	f7ff ffa2 	bl	80093d4 <malloc>
 8009490:	4602      	mov	r2, r0
 8009492:	6268      	str	r0, [r5, #36]	; 0x24
 8009494:	b920      	cbnz	r0, 80094a0 <_Bfree+0x20>
 8009496:	4b09      	ldr	r3, [pc, #36]	; (80094bc <_Bfree+0x3c>)
 8009498:	4809      	ldr	r0, [pc, #36]	; (80094c0 <_Bfree+0x40>)
 800949a:	218a      	movs	r1, #138	; 0x8a
 800949c:	f000 fdea 	bl	800a074 <__assert_func>
 80094a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80094a4:	6006      	str	r6, [r0, #0]
 80094a6:	60c6      	str	r6, [r0, #12]
 80094a8:	b13c      	cbz	r4, 80094ba <_Bfree+0x3a>
 80094aa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80094ac:	6862      	ldr	r2, [r4, #4]
 80094ae:	68db      	ldr	r3, [r3, #12]
 80094b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80094b4:	6021      	str	r1, [r4, #0]
 80094b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80094ba:	bd70      	pop	{r4, r5, r6, pc}
 80094bc:	0800a3a5 	.word	0x0800a3a5
 80094c0:	0800a488 	.word	0x0800a488

080094c4 <__multadd>:
 80094c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094c8:	690d      	ldr	r5, [r1, #16]
 80094ca:	4607      	mov	r7, r0
 80094cc:	460c      	mov	r4, r1
 80094ce:	461e      	mov	r6, r3
 80094d0:	f101 0c14 	add.w	ip, r1, #20
 80094d4:	2000      	movs	r0, #0
 80094d6:	f8dc 3000 	ldr.w	r3, [ip]
 80094da:	b299      	uxth	r1, r3
 80094dc:	fb02 6101 	mla	r1, r2, r1, r6
 80094e0:	0c1e      	lsrs	r6, r3, #16
 80094e2:	0c0b      	lsrs	r3, r1, #16
 80094e4:	fb02 3306 	mla	r3, r2, r6, r3
 80094e8:	b289      	uxth	r1, r1
 80094ea:	3001      	adds	r0, #1
 80094ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80094f0:	4285      	cmp	r5, r0
 80094f2:	f84c 1b04 	str.w	r1, [ip], #4
 80094f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80094fa:	dcec      	bgt.n	80094d6 <__multadd+0x12>
 80094fc:	b30e      	cbz	r6, 8009542 <__multadd+0x7e>
 80094fe:	68a3      	ldr	r3, [r4, #8]
 8009500:	42ab      	cmp	r3, r5
 8009502:	dc19      	bgt.n	8009538 <__multadd+0x74>
 8009504:	6861      	ldr	r1, [r4, #4]
 8009506:	4638      	mov	r0, r7
 8009508:	3101      	adds	r1, #1
 800950a:	f7ff ff79 	bl	8009400 <_Balloc>
 800950e:	4680      	mov	r8, r0
 8009510:	b928      	cbnz	r0, 800951e <__multadd+0x5a>
 8009512:	4602      	mov	r2, r0
 8009514:	4b0c      	ldr	r3, [pc, #48]	; (8009548 <__multadd+0x84>)
 8009516:	480d      	ldr	r0, [pc, #52]	; (800954c <__multadd+0x88>)
 8009518:	21b5      	movs	r1, #181	; 0xb5
 800951a:	f000 fdab 	bl	800a074 <__assert_func>
 800951e:	6922      	ldr	r2, [r4, #16]
 8009520:	3202      	adds	r2, #2
 8009522:	f104 010c 	add.w	r1, r4, #12
 8009526:	0092      	lsls	r2, r2, #2
 8009528:	300c      	adds	r0, #12
 800952a:	f7ff ff5b 	bl	80093e4 <memcpy>
 800952e:	4621      	mov	r1, r4
 8009530:	4638      	mov	r0, r7
 8009532:	f7ff ffa5 	bl	8009480 <_Bfree>
 8009536:	4644      	mov	r4, r8
 8009538:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800953c:	3501      	adds	r5, #1
 800953e:	615e      	str	r6, [r3, #20]
 8009540:	6125      	str	r5, [r4, #16]
 8009542:	4620      	mov	r0, r4
 8009544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009548:	0800a417 	.word	0x0800a417
 800954c:	0800a488 	.word	0x0800a488

08009550 <__hi0bits>:
 8009550:	0c03      	lsrs	r3, r0, #16
 8009552:	041b      	lsls	r3, r3, #16
 8009554:	b9d3      	cbnz	r3, 800958c <__hi0bits+0x3c>
 8009556:	0400      	lsls	r0, r0, #16
 8009558:	2310      	movs	r3, #16
 800955a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800955e:	bf04      	itt	eq
 8009560:	0200      	lsleq	r0, r0, #8
 8009562:	3308      	addeq	r3, #8
 8009564:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009568:	bf04      	itt	eq
 800956a:	0100      	lsleq	r0, r0, #4
 800956c:	3304      	addeq	r3, #4
 800956e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009572:	bf04      	itt	eq
 8009574:	0080      	lsleq	r0, r0, #2
 8009576:	3302      	addeq	r3, #2
 8009578:	2800      	cmp	r0, #0
 800957a:	db05      	blt.n	8009588 <__hi0bits+0x38>
 800957c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009580:	f103 0301 	add.w	r3, r3, #1
 8009584:	bf08      	it	eq
 8009586:	2320      	moveq	r3, #32
 8009588:	4618      	mov	r0, r3
 800958a:	4770      	bx	lr
 800958c:	2300      	movs	r3, #0
 800958e:	e7e4      	b.n	800955a <__hi0bits+0xa>

08009590 <__lo0bits>:
 8009590:	6803      	ldr	r3, [r0, #0]
 8009592:	f013 0207 	ands.w	r2, r3, #7
 8009596:	4601      	mov	r1, r0
 8009598:	d00b      	beq.n	80095b2 <__lo0bits+0x22>
 800959a:	07da      	lsls	r2, r3, #31
 800959c:	d423      	bmi.n	80095e6 <__lo0bits+0x56>
 800959e:	0798      	lsls	r0, r3, #30
 80095a0:	bf49      	itett	mi
 80095a2:	085b      	lsrmi	r3, r3, #1
 80095a4:	089b      	lsrpl	r3, r3, #2
 80095a6:	2001      	movmi	r0, #1
 80095a8:	600b      	strmi	r3, [r1, #0]
 80095aa:	bf5c      	itt	pl
 80095ac:	600b      	strpl	r3, [r1, #0]
 80095ae:	2002      	movpl	r0, #2
 80095b0:	4770      	bx	lr
 80095b2:	b298      	uxth	r0, r3
 80095b4:	b9a8      	cbnz	r0, 80095e2 <__lo0bits+0x52>
 80095b6:	0c1b      	lsrs	r3, r3, #16
 80095b8:	2010      	movs	r0, #16
 80095ba:	b2da      	uxtb	r2, r3
 80095bc:	b90a      	cbnz	r2, 80095c2 <__lo0bits+0x32>
 80095be:	3008      	adds	r0, #8
 80095c0:	0a1b      	lsrs	r3, r3, #8
 80095c2:	071a      	lsls	r2, r3, #28
 80095c4:	bf04      	itt	eq
 80095c6:	091b      	lsreq	r3, r3, #4
 80095c8:	3004      	addeq	r0, #4
 80095ca:	079a      	lsls	r2, r3, #30
 80095cc:	bf04      	itt	eq
 80095ce:	089b      	lsreq	r3, r3, #2
 80095d0:	3002      	addeq	r0, #2
 80095d2:	07da      	lsls	r2, r3, #31
 80095d4:	d403      	bmi.n	80095de <__lo0bits+0x4e>
 80095d6:	085b      	lsrs	r3, r3, #1
 80095d8:	f100 0001 	add.w	r0, r0, #1
 80095dc:	d005      	beq.n	80095ea <__lo0bits+0x5a>
 80095de:	600b      	str	r3, [r1, #0]
 80095e0:	4770      	bx	lr
 80095e2:	4610      	mov	r0, r2
 80095e4:	e7e9      	b.n	80095ba <__lo0bits+0x2a>
 80095e6:	2000      	movs	r0, #0
 80095e8:	4770      	bx	lr
 80095ea:	2020      	movs	r0, #32
 80095ec:	4770      	bx	lr
	...

080095f0 <__i2b>:
 80095f0:	b510      	push	{r4, lr}
 80095f2:	460c      	mov	r4, r1
 80095f4:	2101      	movs	r1, #1
 80095f6:	f7ff ff03 	bl	8009400 <_Balloc>
 80095fa:	4602      	mov	r2, r0
 80095fc:	b928      	cbnz	r0, 800960a <__i2b+0x1a>
 80095fe:	4b05      	ldr	r3, [pc, #20]	; (8009614 <__i2b+0x24>)
 8009600:	4805      	ldr	r0, [pc, #20]	; (8009618 <__i2b+0x28>)
 8009602:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009606:	f000 fd35 	bl	800a074 <__assert_func>
 800960a:	2301      	movs	r3, #1
 800960c:	6144      	str	r4, [r0, #20]
 800960e:	6103      	str	r3, [r0, #16]
 8009610:	bd10      	pop	{r4, pc}
 8009612:	bf00      	nop
 8009614:	0800a417 	.word	0x0800a417
 8009618:	0800a488 	.word	0x0800a488

0800961c <__multiply>:
 800961c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009620:	4691      	mov	r9, r2
 8009622:	690a      	ldr	r2, [r1, #16]
 8009624:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009628:	429a      	cmp	r2, r3
 800962a:	bfb8      	it	lt
 800962c:	460b      	movlt	r3, r1
 800962e:	460c      	mov	r4, r1
 8009630:	bfbc      	itt	lt
 8009632:	464c      	movlt	r4, r9
 8009634:	4699      	movlt	r9, r3
 8009636:	6927      	ldr	r7, [r4, #16]
 8009638:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800963c:	68a3      	ldr	r3, [r4, #8]
 800963e:	6861      	ldr	r1, [r4, #4]
 8009640:	eb07 060a 	add.w	r6, r7, sl
 8009644:	42b3      	cmp	r3, r6
 8009646:	b085      	sub	sp, #20
 8009648:	bfb8      	it	lt
 800964a:	3101      	addlt	r1, #1
 800964c:	f7ff fed8 	bl	8009400 <_Balloc>
 8009650:	b930      	cbnz	r0, 8009660 <__multiply+0x44>
 8009652:	4602      	mov	r2, r0
 8009654:	4b44      	ldr	r3, [pc, #272]	; (8009768 <__multiply+0x14c>)
 8009656:	4845      	ldr	r0, [pc, #276]	; (800976c <__multiply+0x150>)
 8009658:	f240 115d 	movw	r1, #349	; 0x15d
 800965c:	f000 fd0a 	bl	800a074 <__assert_func>
 8009660:	f100 0514 	add.w	r5, r0, #20
 8009664:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009668:	462b      	mov	r3, r5
 800966a:	2200      	movs	r2, #0
 800966c:	4543      	cmp	r3, r8
 800966e:	d321      	bcc.n	80096b4 <__multiply+0x98>
 8009670:	f104 0314 	add.w	r3, r4, #20
 8009674:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009678:	f109 0314 	add.w	r3, r9, #20
 800967c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009680:	9202      	str	r2, [sp, #8]
 8009682:	1b3a      	subs	r2, r7, r4
 8009684:	3a15      	subs	r2, #21
 8009686:	f022 0203 	bic.w	r2, r2, #3
 800968a:	3204      	adds	r2, #4
 800968c:	f104 0115 	add.w	r1, r4, #21
 8009690:	428f      	cmp	r7, r1
 8009692:	bf38      	it	cc
 8009694:	2204      	movcc	r2, #4
 8009696:	9201      	str	r2, [sp, #4]
 8009698:	9a02      	ldr	r2, [sp, #8]
 800969a:	9303      	str	r3, [sp, #12]
 800969c:	429a      	cmp	r2, r3
 800969e:	d80c      	bhi.n	80096ba <__multiply+0x9e>
 80096a0:	2e00      	cmp	r6, #0
 80096a2:	dd03      	ble.n	80096ac <__multiply+0x90>
 80096a4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d05a      	beq.n	8009762 <__multiply+0x146>
 80096ac:	6106      	str	r6, [r0, #16]
 80096ae:	b005      	add	sp, #20
 80096b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096b4:	f843 2b04 	str.w	r2, [r3], #4
 80096b8:	e7d8      	b.n	800966c <__multiply+0x50>
 80096ba:	f8b3 a000 	ldrh.w	sl, [r3]
 80096be:	f1ba 0f00 	cmp.w	sl, #0
 80096c2:	d024      	beq.n	800970e <__multiply+0xf2>
 80096c4:	f104 0e14 	add.w	lr, r4, #20
 80096c8:	46a9      	mov	r9, r5
 80096ca:	f04f 0c00 	mov.w	ip, #0
 80096ce:	f85e 2b04 	ldr.w	r2, [lr], #4
 80096d2:	f8d9 1000 	ldr.w	r1, [r9]
 80096d6:	fa1f fb82 	uxth.w	fp, r2
 80096da:	b289      	uxth	r1, r1
 80096dc:	fb0a 110b 	mla	r1, sl, fp, r1
 80096e0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80096e4:	f8d9 2000 	ldr.w	r2, [r9]
 80096e8:	4461      	add	r1, ip
 80096ea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80096ee:	fb0a c20b 	mla	r2, sl, fp, ip
 80096f2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80096f6:	b289      	uxth	r1, r1
 80096f8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80096fc:	4577      	cmp	r7, lr
 80096fe:	f849 1b04 	str.w	r1, [r9], #4
 8009702:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009706:	d8e2      	bhi.n	80096ce <__multiply+0xb2>
 8009708:	9a01      	ldr	r2, [sp, #4]
 800970a:	f845 c002 	str.w	ip, [r5, r2]
 800970e:	9a03      	ldr	r2, [sp, #12]
 8009710:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009714:	3304      	adds	r3, #4
 8009716:	f1b9 0f00 	cmp.w	r9, #0
 800971a:	d020      	beq.n	800975e <__multiply+0x142>
 800971c:	6829      	ldr	r1, [r5, #0]
 800971e:	f104 0c14 	add.w	ip, r4, #20
 8009722:	46ae      	mov	lr, r5
 8009724:	f04f 0a00 	mov.w	sl, #0
 8009728:	f8bc b000 	ldrh.w	fp, [ip]
 800972c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009730:	fb09 220b 	mla	r2, r9, fp, r2
 8009734:	4492      	add	sl, r2
 8009736:	b289      	uxth	r1, r1
 8009738:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800973c:	f84e 1b04 	str.w	r1, [lr], #4
 8009740:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009744:	f8be 1000 	ldrh.w	r1, [lr]
 8009748:	0c12      	lsrs	r2, r2, #16
 800974a:	fb09 1102 	mla	r1, r9, r2, r1
 800974e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009752:	4567      	cmp	r7, ip
 8009754:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009758:	d8e6      	bhi.n	8009728 <__multiply+0x10c>
 800975a:	9a01      	ldr	r2, [sp, #4]
 800975c:	50a9      	str	r1, [r5, r2]
 800975e:	3504      	adds	r5, #4
 8009760:	e79a      	b.n	8009698 <__multiply+0x7c>
 8009762:	3e01      	subs	r6, #1
 8009764:	e79c      	b.n	80096a0 <__multiply+0x84>
 8009766:	bf00      	nop
 8009768:	0800a417 	.word	0x0800a417
 800976c:	0800a488 	.word	0x0800a488

08009770 <__pow5mult>:
 8009770:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009774:	4615      	mov	r5, r2
 8009776:	f012 0203 	ands.w	r2, r2, #3
 800977a:	4606      	mov	r6, r0
 800977c:	460f      	mov	r7, r1
 800977e:	d007      	beq.n	8009790 <__pow5mult+0x20>
 8009780:	4c25      	ldr	r4, [pc, #148]	; (8009818 <__pow5mult+0xa8>)
 8009782:	3a01      	subs	r2, #1
 8009784:	2300      	movs	r3, #0
 8009786:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800978a:	f7ff fe9b 	bl	80094c4 <__multadd>
 800978e:	4607      	mov	r7, r0
 8009790:	10ad      	asrs	r5, r5, #2
 8009792:	d03d      	beq.n	8009810 <__pow5mult+0xa0>
 8009794:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009796:	b97c      	cbnz	r4, 80097b8 <__pow5mult+0x48>
 8009798:	2010      	movs	r0, #16
 800979a:	f7ff fe1b 	bl	80093d4 <malloc>
 800979e:	4602      	mov	r2, r0
 80097a0:	6270      	str	r0, [r6, #36]	; 0x24
 80097a2:	b928      	cbnz	r0, 80097b0 <__pow5mult+0x40>
 80097a4:	4b1d      	ldr	r3, [pc, #116]	; (800981c <__pow5mult+0xac>)
 80097a6:	481e      	ldr	r0, [pc, #120]	; (8009820 <__pow5mult+0xb0>)
 80097a8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80097ac:	f000 fc62 	bl	800a074 <__assert_func>
 80097b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80097b4:	6004      	str	r4, [r0, #0]
 80097b6:	60c4      	str	r4, [r0, #12]
 80097b8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80097bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80097c0:	b94c      	cbnz	r4, 80097d6 <__pow5mult+0x66>
 80097c2:	f240 2171 	movw	r1, #625	; 0x271
 80097c6:	4630      	mov	r0, r6
 80097c8:	f7ff ff12 	bl	80095f0 <__i2b>
 80097cc:	2300      	movs	r3, #0
 80097ce:	f8c8 0008 	str.w	r0, [r8, #8]
 80097d2:	4604      	mov	r4, r0
 80097d4:	6003      	str	r3, [r0, #0]
 80097d6:	f04f 0900 	mov.w	r9, #0
 80097da:	07eb      	lsls	r3, r5, #31
 80097dc:	d50a      	bpl.n	80097f4 <__pow5mult+0x84>
 80097de:	4639      	mov	r1, r7
 80097e0:	4622      	mov	r2, r4
 80097e2:	4630      	mov	r0, r6
 80097e4:	f7ff ff1a 	bl	800961c <__multiply>
 80097e8:	4639      	mov	r1, r7
 80097ea:	4680      	mov	r8, r0
 80097ec:	4630      	mov	r0, r6
 80097ee:	f7ff fe47 	bl	8009480 <_Bfree>
 80097f2:	4647      	mov	r7, r8
 80097f4:	106d      	asrs	r5, r5, #1
 80097f6:	d00b      	beq.n	8009810 <__pow5mult+0xa0>
 80097f8:	6820      	ldr	r0, [r4, #0]
 80097fa:	b938      	cbnz	r0, 800980c <__pow5mult+0x9c>
 80097fc:	4622      	mov	r2, r4
 80097fe:	4621      	mov	r1, r4
 8009800:	4630      	mov	r0, r6
 8009802:	f7ff ff0b 	bl	800961c <__multiply>
 8009806:	6020      	str	r0, [r4, #0]
 8009808:	f8c0 9000 	str.w	r9, [r0]
 800980c:	4604      	mov	r4, r0
 800980e:	e7e4      	b.n	80097da <__pow5mult+0x6a>
 8009810:	4638      	mov	r0, r7
 8009812:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009816:	bf00      	nop
 8009818:	0800a5d8 	.word	0x0800a5d8
 800981c:	0800a3a5 	.word	0x0800a3a5
 8009820:	0800a488 	.word	0x0800a488

08009824 <__lshift>:
 8009824:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009828:	460c      	mov	r4, r1
 800982a:	6849      	ldr	r1, [r1, #4]
 800982c:	6923      	ldr	r3, [r4, #16]
 800982e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009832:	68a3      	ldr	r3, [r4, #8]
 8009834:	4607      	mov	r7, r0
 8009836:	4691      	mov	r9, r2
 8009838:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800983c:	f108 0601 	add.w	r6, r8, #1
 8009840:	42b3      	cmp	r3, r6
 8009842:	db0b      	blt.n	800985c <__lshift+0x38>
 8009844:	4638      	mov	r0, r7
 8009846:	f7ff fddb 	bl	8009400 <_Balloc>
 800984a:	4605      	mov	r5, r0
 800984c:	b948      	cbnz	r0, 8009862 <__lshift+0x3e>
 800984e:	4602      	mov	r2, r0
 8009850:	4b2a      	ldr	r3, [pc, #168]	; (80098fc <__lshift+0xd8>)
 8009852:	482b      	ldr	r0, [pc, #172]	; (8009900 <__lshift+0xdc>)
 8009854:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009858:	f000 fc0c 	bl	800a074 <__assert_func>
 800985c:	3101      	adds	r1, #1
 800985e:	005b      	lsls	r3, r3, #1
 8009860:	e7ee      	b.n	8009840 <__lshift+0x1c>
 8009862:	2300      	movs	r3, #0
 8009864:	f100 0114 	add.w	r1, r0, #20
 8009868:	f100 0210 	add.w	r2, r0, #16
 800986c:	4618      	mov	r0, r3
 800986e:	4553      	cmp	r3, sl
 8009870:	db37      	blt.n	80098e2 <__lshift+0xbe>
 8009872:	6920      	ldr	r0, [r4, #16]
 8009874:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009878:	f104 0314 	add.w	r3, r4, #20
 800987c:	f019 091f 	ands.w	r9, r9, #31
 8009880:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009884:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009888:	d02f      	beq.n	80098ea <__lshift+0xc6>
 800988a:	f1c9 0e20 	rsb	lr, r9, #32
 800988e:	468a      	mov	sl, r1
 8009890:	f04f 0c00 	mov.w	ip, #0
 8009894:	681a      	ldr	r2, [r3, #0]
 8009896:	fa02 f209 	lsl.w	r2, r2, r9
 800989a:	ea42 020c 	orr.w	r2, r2, ip
 800989e:	f84a 2b04 	str.w	r2, [sl], #4
 80098a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80098a6:	4298      	cmp	r0, r3
 80098a8:	fa22 fc0e 	lsr.w	ip, r2, lr
 80098ac:	d8f2      	bhi.n	8009894 <__lshift+0x70>
 80098ae:	1b03      	subs	r3, r0, r4
 80098b0:	3b15      	subs	r3, #21
 80098b2:	f023 0303 	bic.w	r3, r3, #3
 80098b6:	3304      	adds	r3, #4
 80098b8:	f104 0215 	add.w	r2, r4, #21
 80098bc:	4290      	cmp	r0, r2
 80098be:	bf38      	it	cc
 80098c0:	2304      	movcc	r3, #4
 80098c2:	f841 c003 	str.w	ip, [r1, r3]
 80098c6:	f1bc 0f00 	cmp.w	ip, #0
 80098ca:	d001      	beq.n	80098d0 <__lshift+0xac>
 80098cc:	f108 0602 	add.w	r6, r8, #2
 80098d0:	3e01      	subs	r6, #1
 80098d2:	4638      	mov	r0, r7
 80098d4:	612e      	str	r6, [r5, #16]
 80098d6:	4621      	mov	r1, r4
 80098d8:	f7ff fdd2 	bl	8009480 <_Bfree>
 80098dc:	4628      	mov	r0, r5
 80098de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098e2:	f842 0f04 	str.w	r0, [r2, #4]!
 80098e6:	3301      	adds	r3, #1
 80098e8:	e7c1      	b.n	800986e <__lshift+0x4a>
 80098ea:	3904      	subs	r1, #4
 80098ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80098f0:	f841 2f04 	str.w	r2, [r1, #4]!
 80098f4:	4298      	cmp	r0, r3
 80098f6:	d8f9      	bhi.n	80098ec <__lshift+0xc8>
 80098f8:	e7ea      	b.n	80098d0 <__lshift+0xac>
 80098fa:	bf00      	nop
 80098fc:	0800a417 	.word	0x0800a417
 8009900:	0800a488 	.word	0x0800a488

08009904 <__mcmp>:
 8009904:	b530      	push	{r4, r5, lr}
 8009906:	6902      	ldr	r2, [r0, #16]
 8009908:	690c      	ldr	r4, [r1, #16]
 800990a:	1b12      	subs	r2, r2, r4
 800990c:	d10e      	bne.n	800992c <__mcmp+0x28>
 800990e:	f100 0314 	add.w	r3, r0, #20
 8009912:	3114      	adds	r1, #20
 8009914:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009918:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800991c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009920:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009924:	42a5      	cmp	r5, r4
 8009926:	d003      	beq.n	8009930 <__mcmp+0x2c>
 8009928:	d305      	bcc.n	8009936 <__mcmp+0x32>
 800992a:	2201      	movs	r2, #1
 800992c:	4610      	mov	r0, r2
 800992e:	bd30      	pop	{r4, r5, pc}
 8009930:	4283      	cmp	r3, r0
 8009932:	d3f3      	bcc.n	800991c <__mcmp+0x18>
 8009934:	e7fa      	b.n	800992c <__mcmp+0x28>
 8009936:	f04f 32ff 	mov.w	r2, #4294967295
 800993a:	e7f7      	b.n	800992c <__mcmp+0x28>

0800993c <__mdiff>:
 800993c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009940:	460c      	mov	r4, r1
 8009942:	4606      	mov	r6, r0
 8009944:	4611      	mov	r1, r2
 8009946:	4620      	mov	r0, r4
 8009948:	4690      	mov	r8, r2
 800994a:	f7ff ffdb 	bl	8009904 <__mcmp>
 800994e:	1e05      	subs	r5, r0, #0
 8009950:	d110      	bne.n	8009974 <__mdiff+0x38>
 8009952:	4629      	mov	r1, r5
 8009954:	4630      	mov	r0, r6
 8009956:	f7ff fd53 	bl	8009400 <_Balloc>
 800995a:	b930      	cbnz	r0, 800996a <__mdiff+0x2e>
 800995c:	4b3a      	ldr	r3, [pc, #232]	; (8009a48 <__mdiff+0x10c>)
 800995e:	4602      	mov	r2, r0
 8009960:	f240 2132 	movw	r1, #562	; 0x232
 8009964:	4839      	ldr	r0, [pc, #228]	; (8009a4c <__mdiff+0x110>)
 8009966:	f000 fb85 	bl	800a074 <__assert_func>
 800996a:	2301      	movs	r3, #1
 800996c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009970:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009974:	bfa4      	itt	ge
 8009976:	4643      	movge	r3, r8
 8009978:	46a0      	movge	r8, r4
 800997a:	4630      	mov	r0, r6
 800997c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009980:	bfa6      	itte	ge
 8009982:	461c      	movge	r4, r3
 8009984:	2500      	movge	r5, #0
 8009986:	2501      	movlt	r5, #1
 8009988:	f7ff fd3a 	bl	8009400 <_Balloc>
 800998c:	b920      	cbnz	r0, 8009998 <__mdiff+0x5c>
 800998e:	4b2e      	ldr	r3, [pc, #184]	; (8009a48 <__mdiff+0x10c>)
 8009990:	4602      	mov	r2, r0
 8009992:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009996:	e7e5      	b.n	8009964 <__mdiff+0x28>
 8009998:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800999c:	6926      	ldr	r6, [r4, #16]
 800999e:	60c5      	str	r5, [r0, #12]
 80099a0:	f104 0914 	add.w	r9, r4, #20
 80099a4:	f108 0514 	add.w	r5, r8, #20
 80099a8:	f100 0e14 	add.w	lr, r0, #20
 80099ac:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80099b0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80099b4:	f108 0210 	add.w	r2, r8, #16
 80099b8:	46f2      	mov	sl, lr
 80099ba:	2100      	movs	r1, #0
 80099bc:	f859 3b04 	ldr.w	r3, [r9], #4
 80099c0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80099c4:	fa1f f883 	uxth.w	r8, r3
 80099c8:	fa11 f18b 	uxtah	r1, r1, fp
 80099cc:	0c1b      	lsrs	r3, r3, #16
 80099ce:	eba1 0808 	sub.w	r8, r1, r8
 80099d2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80099d6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80099da:	fa1f f888 	uxth.w	r8, r8
 80099de:	1419      	asrs	r1, r3, #16
 80099e0:	454e      	cmp	r6, r9
 80099e2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80099e6:	f84a 3b04 	str.w	r3, [sl], #4
 80099ea:	d8e7      	bhi.n	80099bc <__mdiff+0x80>
 80099ec:	1b33      	subs	r3, r6, r4
 80099ee:	3b15      	subs	r3, #21
 80099f0:	f023 0303 	bic.w	r3, r3, #3
 80099f4:	3304      	adds	r3, #4
 80099f6:	3415      	adds	r4, #21
 80099f8:	42a6      	cmp	r6, r4
 80099fa:	bf38      	it	cc
 80099fc:	2304      	movcc	r3, #4
 80099fe:	441d      	add	r5, r3
 8009a00:	4473      	add	r3, lr
 8009a02:	469e      	mov	lr, r3
 8009a04:	462e      	mov	r6, r5
 8009a06:	4566      	cmp	r6, ip
 8009a08:	d30e      	bcc.n	8009a28 <__mdiff+0xec>
 8009a0a:	f10c 0203 	add.w	r2, ip, #3
 8009a0e:	1b52      	subs	r2, r2, r5
 8009a10:	f022 0203 	bic.w	r2, r2, #3
 8009a14:	3d03      	subs	r5, #3
 8009a16:	45ac      	cmp	ip, r5
 8009a18:	bf38      	it	cc
 8009a1a:	2200      	movcc	r2, #0
 8009a1c:	441a      	add	r2, r3
 8009a1e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009a22:	b17b      	cbz	r3, 8009a44 <__mdiff+0x108>
 8009a24:	6107      	str	r7, [r0, #16]
 8009a26:	e7a3      	b.n	8009970 <__mdiff+0x34>
 8009a28:	f856 8b04 	ldr.w	r8, [r6], #4
 8009a2c:	fa11 f288 	uxtah	r2, r1, r8
 8009a30:	1414      	asrs	r4, r2, #16
 8009a32:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009a36:	b292      	uxth	r2, r2
 8009a38:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009a3c:	f84e 2b04 	str.w	r2, [lr], #4
 8009a40:	1421      	asrs	r1, r4, #16
 8009a42:	e7e0      	b.n	8009a06 <__mdiff+0xca>
 8009a44:	3f01      	subs	r7, #1
 8009a46:	e7ea      	b.n	8009a1e <__mdiff+0xe2>
 8009a48:	0800a417 	.word	0x0800a417
 8009a4c:	0800a488 	.word	0x0800a488

08009a50 <__d2b>:
 8009a50:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009a54:	4689      	mov	r9, r1
 8009a56:	2101      	movs	r1, #1
 8009a58:	ec57 6b10 	vmov	r6, r7, d0
 8009a5c:	4690      	mov	r8, r2
 8009a5e:	f7ff fccf 	bl	8009400 <_Balloc>
 8009a62:	4604      	mov	r4, r0
 8009a64:	b930      	cbnz	r0, 8009a74 <__d2b+0x24>
 8009a66:	4602      	mov	r2, r0
 8009a68:	4b25      	ldr	r3, [pc, #148]	; (8009b00 <__d2b+0xb0>)
 8009a6a:	4826      	ldr	r0, [pc, #152]	; (8009b04 <__d2b+0xb4>)
 8009a6c:	f240 310a 	movw	r1, #778	; 0x30a
 8009a70:	f000 fb00 	bl	800a074 <__assert_func>
 8009a74:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009a78:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009a7c:	bb35      	cbnz	r5, 8009acc <__d2b+0x7c>
 8009a7e:	2e00      	cmp	r6, #0
 8009a80:	9301      	str	r3, [sp, #4]
 8009a82:	d028      	beq.n	8009ad6 <__d2b+0x86>
 8009a84:	4668      	mov	r0, sp
 8009a86:	9600      	str	r6, [sp, #0]
 8009a88:	f7ff fd82 	bl	8009590 <__lo0bits>
 8009a8c:	9900      	ldr	r1, [sp, #0]
 8009a8e:	b300      	cbz	r0, 8009ad2 <__d2b+0x82>
 8009a90:	9a01      	ldr	r2, [sp, #4]
 8009a92:	f1c0 0320 	rsb	r3, r0, #32
 8009a96:	fa02 f303 	lsl.w	r3, r2, r3
 8009a9a:	430b      	orrs	r3, r1
 8009a9c:	40c2      	lsrs	r2, r0
 8009a9e:	6163      	str	r3, [r4, #20]
 8009aa0:	9201      	str	r2, [sp, #4]
 8009aa2:	9b01      	ldr	r3, [sp, #4]
 8009aa4:	61a3      	str	r3, [r4, #24]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	bf14      	ite	ne
 8009aaa:	2202      	movne	r2, #2
 8009aac:	2201      	moveq	r2, #1
 8009aae:	6122      	str	r2, [r4, #16]
 8009ab0:	b1d5      	cbz	r5, 8009ae8 <__d2b+0x98>
 8009ab2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009ab6:	4405      	add	r5, r0
 8009ab8:	f8c9 5000 	str.w	r5, [r9]
 8009abc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009ac0:	f8c8 0000 	str.w	r0, [r8]
 8009ac4:	4620      	mov	r0, r4
 8009ac6:	b003      	add	sp, #12
 8009ac8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009acc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009ad0:	e7d5      	b.n	8009a7e <__d2b+0x2e>
 8009ad2:	6161      	str	r1, [r4, #20]
 8009ad4:	e7e5      	b.n	8009aa2 <__d2b+0x52>
 8009ad6:	a801      	add	r0, sp, #4
 8009ad8:	f7ff fd5a 	bl	8009590 <__lo0bits>
 8009adc:	9b01      	ldr	r3, [sp, #4]
 8009ade:	6163      	str	r3, [r4, #20]
 8009ae0:	2201      	movs	r2, #1
 8009ae2:	6122      	str	r2, [r4, #16]
 8009ae4:	3020      	adds	r0, #32
 8009ae6:	e7e3      	b.n	8009ab0 <__d2b+0x60>
 8009ae8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009aec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009af0:	f8c9 0000 	str.w	r0, [r9]
 8009af4:	6918      	ldr	r0, [r3, #16]
 8009af6:	f7ff fd2b 	bl	8009550 <__hi0bits>
 8009afa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009afe:	e7df      	b.n	8009ac0 <__d2b+0x70>
 8009b00:	0800a417 	.word	0x0800a417
 8009b04:	0800a488 	.word	0x0800a488

08009b08 <_calloc_r>:
 8009b08:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009b0a:	fba1 2402 	umull	r2, r4, r1, r2
 8009b0e:	b94c      	cbnz	r4, 8009b24 <_calloc_r+0x1c>
 8009b10:	4611      	mov	r1, r2
 8009b12:	9201      	str	r2, [sp, #4]
 8009b14:	f000 f87a 	bl	8009c0c <_malloc_r>
 8009b18:	9a01      	ldr	r2, [sp, #4]
 8009b1a:	4605      	mov	r5, r0
 8009b1c:	b930      	cbnz	r0, 8009b2c <_calloc_r+0x24>
 8009b1e:	4628      	mov	r0, r5
 8009b20:	b003      	add	sp, #12
 8009b22:	bd30      	pop	{r4, r5, pc}
 8009b24:	220c      	movs	r2, #12
 8009b26:	6002      	str	r2, [r0, #0]
 8009b28:	2500      	movs	r5, #0
 8009b2a:	e7f8      	b.n	8009b1e <_calloc_r+0x16>
 8009b2c:	4621      	mov	r1, r4
 8009b2e:	f7fd fdf3 	bl	8007718 <memset>
 8009b32:	e7f4      	b.n	8009b1e <_calloc_r+0x16>

08009b34 <_free_r>:
 8009b34:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009b36:	2900      	cmp	r1, #0
 8009b38:	d044      	beq.n	8009bc4 <_free_r+0x90>
 8009b3a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b3e:	9001      	str	r0, [sp, #4]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	f1a1 0404 	sub.w	r4, r1, #4
 8009b46:	bfb8      	it	lt
 8009b48:	18e4      	addlt	r4, r4, r3
 8009b4a:	f000 fb19 	bl	800a180 <__malloc_lock>
 8009b4e:	4a1e      	ldr	r2, [pc, #120]	; (8009bc8 <_free_r+0x94>)
 8009b50:	9801      	ldr	r0, [sp, #4]
 8009b52:	6813      	ldr	r3, [r2, #0]
 8009b54:	b933      	cbnz	r3, 8009b64 <_free_r+0x30>
 8009b56:	6063      	str	r3, [r4, #4]
 8009b58:	6014      	str	r4, [r2, #0]
 8009b5a:	b003      	add	sp, #12
 8009b5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009b60:	f000 bb14 	b.w	800a18c <__malloc_unlock>
 8009b64:	42a3      	cmp	r3, r4
 8009b66:	d908      	bls.n	8009b7a <_free_r+0x46>
 8009b68:	6825      	ldr	r5, [r4, #0]
 8009b6a:	1961      	adds	r1, r4, r5
 8009b6c:	428b      	cmp	r3, r1
 8009b6e:	bf01      	itttt	eq
 8009b70:	6819      	ldreq	r1, [r3, #0]
 8009b72:	685b      	ldreq	r3, [r3, #4]
 8009b74:	1949      	addeq	r1, r1, r5
 8009b76:	6021      	streq	r1, [r4, #0]
 8009b78:	e7ed      	b.n	8009b56 <_free_r+0x22>
 8009b7a:	461a      	mov	r2, r3
 8009b7c:	685b      	ldr	r3, [r3, #4]
 8009b7e:	b10b      	cbz	r3, 8009b84 <_free_r+0x50>
 8009b80:	42a3      	cmp	r3, r4
 8009b82:	d9fa      	bls.n	8009b7a <_free_r+0x46>
 8009b84:	6811      	ldr	r1, [r2, #0]
 8009b86:	1855      	adds	r5, r2, r1
 8009b88:	42a5      	cmp	r5, r4
 8009b8a:	d10b      	bne.n	8009ba4 <_free_r+0x70>
 8009b8c:	6824      	ldr	r4, [r4, #0]
 8009b8e:	4421      	add	r1, r4
 8009b90:	1854      	adds	r4, r2, r1
 8009b92:	42a3      	cmp	r3, r4
 8009b94:	6011      	str	r1, [r2, #0]
 8009b96:	d1e0      	bne.n	8009b5a <_free_r+0x26>
 8009b98:	681c      	ldr	r4, [r3, #0]
 8009b9a:	685b      	ldr	r3, [r3, #4]
 8009b9c:	6053      	str	r3, [r2, #4]
 8009b9e:	4421      	add	r1, r4
 8009ba0:	6011      	str	r1, [r2, #0]
 8009ba2:	e7da      	b.n	8009b5a <_free_r+0x26>
 8009ba4:	d902      	bls.n	8009bac <_free_r+0x78>
 8009ba6:	230c      	movs	r3, #12
 8009ba8:	6003      	str	r3, [r0, #0]
 8009baa:	e7d6      	b.n	8009b5a <_free_r+0x26>
 8009bac:	6825      	ldr	r5, [r4, #0]
 8009bae:	1961      	adds	r1, r4, r5
 8009bb0:	428b      	cmp	r3, r1
 8009bb2:	bf04      	itt	eq
 8009bb4:	6819      	ldreq	r1, [r3, #0]
 8009bb6:	685b      	ldreq	r3, [r3, #4]
 8009bb8:	6063      	str	r3, [r4, #4]
 8009bba:	bf04      	itt	eq
 8009bbc:	1949      	addeq	r1, r1, r5
 8009bbe:	6021      	streq	r1, [r4, #0]
 8009bc0:	6054      	str	r4, [r2, #4]
 8009bc2:	e7ca      	b.n	8009b5a <_free_r+0x26>
 8009bc4:	b003      	add	sp, #12
 8009bc6:	bd30      	pop	{r4, r5, pc}
 8009bc8:	20000378 	.word	0x20000378

08009bcc <sbrk_aligned>:
 8009bcc:	b570      	push	{r4, r5, r6, lr}
 8009bce:	4e0e      	ldr	r6, [pc, #56]	; (8009c08 <sbrk_aligned+0x3c>)
 8009bd0:	460c      	mov	r4, r1
 8009bd2:	6831      	ldr	r1, [r6, #0]
 8009bd4:	4605      	mov	r5, r0
 8009bd6:	b911      	cbnz	r1, 8009bde <sbrk_aligned+0x12>
 8009bd8:	f000 f9e6 	bl	8009fa8 <_sbrk_r>
 8009bdc:	6030      	str	r0, [r6, #0]
 8009bde:	4621      	mov	r1, r4
 8009be0:	4628      	mov	r0, r5
 8009be2:	f000 f9e1 	bl	8009fa8 <_sbrk_r>
 8009be6:	1c43      	adds	r3, r0, #1
 8009be8:	d00a      	beq.n	8009c00 <sbrk_aligned+0x34>
 8009bea:	1cc4      	adds	r4, r0, #3
 8009bec:	f024 0403 	bic.w	r4, r4, #3
 8009bf0:	42a0      	cmp	r0, r4
 8009bf2:	d007      	beq.n	8009c04 <sbrk_aligned+0x38>
 8009bf4:	1a21      	subs	r1, r4, r0
 8009bf6:	4628      	mov	r0, r5
 8009bf8:	f000 f9d6 	bl	8009fa8 <_sbrk_r>
 8009bfc:	3001      	adds	r0, #1
 8009bfe:	d101      	bne.n	8009c04 <sbrk_aligned+0x38>
 8009c00:	f04f 34ff 	mov.w	r4, #4294967295
 8009c04:	4620      	mov	r0, r4
 8009c06:	bd70      	pop	{r4, r5, r6, pc}
 8009c08:	2000037c 	.word	0x2000037c

08009c0c <_malloc_r>:
 8009c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c10:	1ccd      	adds	r5, r1, #3
 8009c12:	f025 0503 	bic.w	r5, r5, #3
 8009c16:	3508      	adds	r5, #8
 8009c18:	2d0c      	cmp	r5, #12
 8009c1a:	bf38      	it	cc
 8009c1c:	250c      	movcc	r5, #12
 8009c1e:	2d00      	cmp	r5, #0
 8009c20:	4607      	mov	r7, r0
 8009c22:	db01      	blt.n	8009c28 <_malloc_r+0x1c>
 8009c24:	42a9      	cmp	r1, r5
 8009c26:	d905      	bls.n	8009c34 <_malloc_r+0x28>
 8009c28:	230c      	movs	r3, #12
 8009c2a:	603b      	str	r3, [r7, #0]
 8009c2c:	2600      	movs	r6, #0
 8009c2e:	4630      	mov	r0, r6
 8009c30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c34:	4e2e      	ldr	r6, [pc, #184]	; (8009cf0 <_malloc_r+0xe4>)
 8009c36:	f000 faa3 	bl	800a180 <__malloc_lock>
 8009c3a:	6833      	ldr	r3, [r6, #0]
 8009c3c:	461c      	mov	r4, r3
 8009c3e:	bb34      	cbnz	r4, 8009c8e <_malloc_r+0x82>
 8009c40:	4629      	mov	r1, r5
 8009c42:	4638      	mov	r0, r7
 8009c44:	f7ff ffc2 	bl	8009bcc <sbrk_aligned>
 8009c48:	1c43      	adds	r3, r0, #1
 8009c4a:	4604      	mov	r4, r0
 8009c4c:	d14d      	bne.n	8009cea <_malloc_r+0xde>
 8009c4e:	6834      	ldr	r4, [r6, #0]
 8009c50:	4626      	mov	r6, r4
 8009c52:	2e00      	cmp	r6, #0
 8009c54:	d140      	bne.n	8009cd8 <_malloc_r+0xcc>
 8009c56:	6823      	ldr	r3, [r4, #0]
 8009c58:	4631      	mov	r1, r6
 8009c5a:	4638      	mov	r0, r7
 8009c5c:	eb04 0803 	add.w	r8, r4, r3
 8009c60:	f000 f9a2 	bl	8009fa8 <_sbrk_r>
 8009c64:	4580      	cmp	r8, r0
 8009c66:	d13a      	bne.n	8009cde <_malloc_r+0xd2>
 8009c68:	6821      	ldr	r1, [r4, #0]
 8009c6a:	3503      	adds	r5, #3
 8009c6c:	1a6d      	subs	r5, r5, r1
 8009c6e:	f025 0503 	bic.w	r5, r5, #3
 8009c72:	3508      	adds	r5, #8
 8009c74:	2d0c      	cmp	r5, #12
 8009c76:	bf38      	it	cc
 8009c78:	250c      	movcc	r5, #12
 8009c7a:	4629      	mov	r1, r5
 8009c7c:	4638      	mov	r0, r7
 8009c7e:	f7ff ffa5 	bl	8009bcc <sbrk_aligned>
 8009c82:	3001      	adds	r0, #1
 8009c84:	d02b      	beq.n	8009cde <_malloc_r+0xd2>
 8009c86:	6823      	ldr	r3, [r4, #0]
 8009c88:	442b      	add	r3, r5
 8009c8a:	6023      	str	r3, [r4, #0]
 8009c8c:	e00e      	b.n	8009cac <_malloc_r+0xa0>
 8009c8e:	6822      	ldr	r2, [r4, #0]
 8009c90:	1b52      	subs	r2, r2, r5
 8009c92:	d41e      	bmi.n	8009cd2 <_malloc_r+0xc6>
 8009c94:	2a0b      	cmp	r2, #11
 8009c96:	d916      	bls.n	8009cc6 <_malloc_r+0xba>
 8009c98:	1961      	adds	r1, r4, r5
 8009c9a:	42a3      	cmp	r3, r4
 8009c9c:	6025      	str	r5, [r4, #0]
 8009c9e:	bf18      	it	ne
 8009ca0:	6059      	strne	r1, [r3, #4]
 8009ca2:	6863      	ldr	r3, [r4, #4]
 8009ca4:	bf08      	it	eq
 8009ca6:	6031      	streq	r1, [r6, #0]
 8009ca8:	5162      	str	r2, [r4, r5]
 8009caa:	604b      	str	r3, [r1, #4]
 8009cac:	4638      	mov	r0, r7
 8009cae:	f104 060b 	add.w	r6, r4, #11
 8009cb2:	f000 fa6b 	bl	800a18c <__malloc_unlock>
 8009cb6:	f026 0607 	bic.w	r6, r6, #7
 8009cba:	1d23      	adds	r3, r4, #4
 8009cbc:	1af2      	subs	r2, r6, r3
 8009cbe:	d0b6      	beq.n	8009c2e <_malloc_r+0x22>
 8009cc0:	1b9b      	subs	r3, r3, r6
 8009cc2:	50a3      	str	r3, [r4, r2]
 8009cc4:	e7b3      	b.n	8009c2e <_malloc_r+0x22>
 8009cc6:	6862      	ldr	r2, [r4, #4]
 8009cc8:	42a3      	cmp	r3, r4
 8009cca:	bf0c      	ite	eq
 8009ccc:	6032      	streq	r2, [r6, #0]
 8009cce:	605a      	strne	r2, [r3, #4]
 8009cd0:	e7ec      	b.n	8009cac <_malloc_r+0xa0>
 8009cd2:	4623      	mov	r3, r4
 8009cd4:	6864      	ldr	r4, [r4, #4]
 8009cd6:	e7b2      	b.n	8009c3e <_malloc_r+0x32>
 8009cd8:	4634      	mov	r4, r6
 8009cda:	6876      	ldr	r6, [r6, #4]
 8009cdc:	e7b9      	b.n	8009c52 <_malloc_r+0x46>
 8009cde:	230c      	movs	r3, #12
 8009ce0:	603b      	str	r3, [r7, #0]
 8009ce2:	4638      	mov	r0, r7
 8009ce4:	f000 fa52 	bl	800a18c <__malloc_unlock>
 8009ce8:	e7a1      	b.n	8009c2e <_malloc_r+0x22>
 8009cea:	6025      	str	r5, [r4, #0]
 8009cec:	e7de      	b.n	8009cac <_malloc_r+0xa0>
 8009cee:	bf00      	nop
 8009cf0:	20000378 	.word	0x20000378

08009cf4 <__sfputc_r>:
 8009cf4:	6893      	ldr	r3, [r2, #8]
 8009cf6:	3b01      	subs	r3, #1
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	b410      	push	{r4}
 8009cfc:	6093      	str	r3, [r2, #8]
 8009cfe:	da08      	bge.n	8009d12 <__sfputc_r+0x1e>
 8009d00:	6994      	ldr	r4, [r2, #24]
 8009d02:	42a3      	cmp	r3, r4
 8009d04:	db01      	blt.n	8009d0a <__sfputc_r+0x16>
 8009d06:	290a      	cmp	r1, #10
 8009d08:	d103      	bne.n	8009d12 <__sfputc_r+0x1e>
 8009d0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d0e:	f7fe ba03 	b.w	8008118 <__swbuf_r>
 8009d12:	6813      	ldr	r3, [r2, #0]
 8009d14:	1c58      	adds	r0, r3, #1
 8009d16:	6010      	str	r0, [r2, #0]
 8009d18:	7019      	strb	r1, [r3, #0]
 8009d1a:	4608      	mov	r0, r1
 8009d1c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d20:	4770      	bx	lr

08009d22 <__sfputs_r>:
 8009d22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d24:	4606      	mov	r6, r0
 8009d26:	460f      	mov	r7, r1
 8009d28:	4614      	mov	r4, r2
 8009d2a:	18d5      	adds	r5, r2, r3
 8009d2c:	42ac      	cmp	r4, r5
 8009d2e:	d101      	bne.n	8009d34 <__sfputs_r+0x12>
 8009d30:	2000      	movs	r0, #0
 8009d32:	e007      	b.n	8009d44 <__sfputs_r+0x22>
 8009d34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d38:	463a      	mov	r2, r7
 8009d3a:	4630      	mov	r0, r6
 8009d3c:	f7ff ffda 	bl	8009cf4 <__sfputc_r>
 8009d40:	1c43      	adds	r3, r0, #1
 8009d42:	d1f3      	bne.n	8009d2c <__sfputs_r+0xa>
 8009d44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009d48 <_vfiprintf_r>:
 8009d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d4c:	460d      	mov	r5, r1
 8009d4e:	b09d      	sub	sp, #116	; 0x74
 8009d50:	4614      	mov	r4, r2
 8009d52:	4698      	mov	r8, r3
 8009d54:	4606      	mov	r6, r0
 8009d56:	b118      	cbz	r0, 8009d60 <_vfiprintf_r+0x18>
 8009d58:	6983      	ldr	r3, [r0, #24]
 8009d5a:	b90b      	cbnz	r3, 8009d60 <_vfiprintf_r+0x18>
 8009d5c:	f7ff fa30 	bl	80091c0 <__sinit>
 8009d60:	4b89      	ldr	r3, [pc, #548]	; (8009f88 <_vfiprintf_r+0x240>)
 8009d62:	429d      	cmp	r5, r3
 8009d64:	d11b      	bne.n	8009d9e <_vfiprintf_r+0x56>
 8009d66:	6875      	ldr	r5, [r6, #4]
 8009d68:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d6a:	07d9      	lsls	r1, r3, #31
 8009d6c:	d405      	bmi.n	8009d7a <_vfiprintf_r+0x32>
 8009d6e:	89ab      	ldrh	r3, [r5, #12]
 8009d70:	059a      	lsls	r2, r3, #22
 8009d72:	d402      	bmi.n	8009d7a <_vfiprintf_r+0x32>
 8009d74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d76:	f7ff fac6 	bl	8009306 <__retarget_lock_acquire_recursive>
 8009d7a:	89ab      	ldrh	r3, [r5, #12]
 8009d7c:	071b      	lsls	r3, r3, #28
 8009d7e:	d501      	bpl.n	8009d84 <_vfiprintf_r+0x3c>
 8009d80:	692b      	ldr	r3, [r5, #16]
 8009d82:	b9eb      	cbnz	r3, 8009dc0 <_vfiprintf_r+0x78>
 8009d84:	4629      	mov	r1, r5
 8009d86:	4630      	mov	r0, r6
 8009d88:	f7fe fa18 	bl	80081bc <__swsetup_r>
 8009d8c:	b1c0      	cbz	r0, 8009dc0 <_vfiprintf_r+0x78>
 8009d8e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d90:	07dc      	lsls	r4, r3, #31
 8009d92:	d50e      	bpl.n	8009db2 <_vfiprintf_r+0x6a>
 8009d94:	f04f 30ff 	mov.w	r0, #4294967295
 8009d98:	b01d      	add	sp, #116	; 0x74
 8009d9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d9e:	4b7b      	ldr	r3, [pc, #492]	; (8009f8c <_vfiprintf_r+0x244>)
 8009da0:	429d      	cmp	r5, r3
 8009da2:	d101      	bne.n	8009da8 <_vfiprintf_r+0x60>
 8009da4:	68b5      	ldr	r5, [r6, #8]
 8009da6:	e7df      	b.n	8009d68 <_vfiprintf_r+0x20>
 8009da8:	4b79      	ldr	r3, [pc, #484]	; (8009f90 <_vfiprintf_r+0x248>)
 8009daa:	429d      	cmp	r5, r3
 8009dac:	bf08      	it	eq
 8009dae:	68f5      	ldreq	r5, [r6, #12]
 8009db0:	e7da      	b.n	8009d68 <_vfiprintf_r+0x20>
 8009db2:	89ab      	ldrh	r3, [r5, #12]
 8009db4:	0598      	lsls	r0, r3, #22
 8009db6:	d4ed      	bmi.n	8009d94 <_vfiprintf_r+0x4c>
 8009db8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009dba:	f7ff faa5 	bl	8009308 <__retarget_lock_release_recursive>
 8009dbe:	e7e9      	b.n	8009d94 <_vfiprintf_r+0x4c>
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	9309      	str	r3, [sp, #36]	; 0x24
 8009dc4:	2320      	movs	r3, #32
 8009dc6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009dca:	f8cd 800c 	str.w	r8, [sp, #12]
 8009dce:	2330      	movs	r3, #48	; 0x30
 8009dd0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009f94 <_vfiprintf_r+0x24c>
 8009dd4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009dd8:	f04f 0901 	mov.w	r9, #1
 8009ddc:	4623      	mov	r3, r4
 8009dde:	469a      	mov	sl, r3
 8009de0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009de4:	b10a      	cbz	r2, 8009dea <_vfiprintf_r+0xa2>
 8009de6:	2a25      	cmp	r2, #37	; 0x25
 8009de8:	d1f9      	bne.n	8009dde <_vfiprintf_r+0x96>
 8009dea:	ebba 0b04 	subs.w	fp, sl, r4
 8009dee:	d00b      	beq.n	8009e08 <_vfiprintf_r+0xc0>
 8009df0:	465b      	mov	r3, fp
 8009df2:	4622      	mov	r2, r4
 8009df4:	4629      	mov	r1, r5
 8009df6:	4630      	mov	r0, r6
 8009df8:	f7ff ff93 	bl	8009d22 <__sfputs_r>
 8009dfc:	3001      	adds	r0, #1
 8009dfe:	f000 80aa 	beq.w	8009f56 <_vfiprintf_r+0x20e>
 8009e02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e04:	445a      	add	r2, fp
 8009e06:	9209      	str	r2, [sp, #36]	; 0x24
 8009e08:	f89a 3000 	ldrb.w	r3, [sl]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	f000 80a2 	beq.w	8009f56 <_vfiprintf_r+0x20e>
 8009e12:	2300      	movs	r3, #0
 8009e14:	f04f 32ff 	mov.w	r2, #4294967295
 8009e18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e1c:	f10a 0a01 	add.w	sl, sl, #1
 8009e20:	9304      	str	r3, [sp, #16]
 8009e22:	9307      	str	r3, [sp, #28]
 8009e24:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009e28:	931a      	str	r3, [sp, #104]	; 0x68
 8009e2a:	4654      	mov	r4, sl
 8009e2c:	2205      	movs	r2, #5
 8009e2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e32:	4858      	ldr	r0, [pc, #352]	; (8009f94 <_vfiprintf_r+0x24c>)
 8009e34:	f7f6 f9dc 	bl	80001f0 <memchr>
 8009e38:	9a04      	ldr	r2, [sp, #16]
 8009e3a:	b9d8      	cbnz	r0, 8009e74 <_vfiprintf_r+0x12c>
 8009e3c:	06d1      	lsls	r1, r2, #27
 8009e3e:	bf44      	itt	mi
 8009e40:	2320      	movmi	r3, #32
 8009e42:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e46:	0713      	lsls	r3, r2, #28
 8009e48:	bf44      	itt	mi
 8009e4a:	232b      	movmi	r3, #43	; 0x2b
 8009e4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e50:	f89a 3000 	ldrb.w	r3, [sl]
 8009e54:	2b2a      	cmp	r3, #42	; 0x2a
 8009e56:	d015      	beq.n	8009e84 <_vfiprintf_r+0x13c>
 8009e58:	9a07      	ldr	r2, [sp, #28]
 8009e5a:	4654      	mov	r4, sl
 8009e5c:	2000      	movs	r0, #0
 8009e5e:	f04f 0c0a 	mov.w	ip, #10
 8009e62:	4621      	mov	r1, r4
 8009e64:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e68:	3b30      	subs	r3, #48	; 0x30
 8009e6a:	2b09      	cmp	r3, #9
 8009e6c:	d94e      	bls.n	8009f0c <_vfiprintf_r+0x1c4>
 8009e6e:	b1b0      	cbz	r0, 8009e9e <_vfiprintf_r+0x156>
 8009e70:	9207      	str	r2, [sp, #28]
 8009e72:	e014      	b.n	8009e9e <_vfiprintf_r+0x156>
 8009e74:	eba0 0308 	sub.w	r3, r0, r8
 8009e78:	fa09 f303 	lsl.w	r3, r9, r3
 8009e7c:	4313      	orrs	r3, r2
 8009e7e:	9304      	str	r3, [sp, #16]
 8009e80:	46a2      	mov	sl, r4
 8009e82:	e7d2      	b.n	8009e2a <_vfiprintf_r+0xe2>
 8009e84:	9b03      	ldr	r3, [sp, #12]
 8009e86:	1d19      	adds	r1, r3, #4
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	9103      	str	r1, [sp, #12]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	bfbb      	ittet	lt
 8009e90:	425b      	neglt	r3, r3
 8009e92:	f042 0202 	orrlt.w	r2, r2, #2
 8009e96:	9307      	strge	r3, [sp, #28]
 8009e98:	9307      	strlt	r3, [sp, #28]
 8009e9a:	bfb8      	it	lt
 8009e9c:	9204      	strlt	r2, [sp, #16]
 8009e9e:	7823      	ldrb	r3, [r4, #0]
 8009ea0:	2b2e      	cmp	r3, #46	; 0x2e
 8009ea2:	d10c      	bne.n	8009ebe <_vfiprintf_r+0x176>
 8009ea4:	7863      	ldrb	r3, [r4, #1]
 8009ea6:	2b2a      	cmp	r3, #42	; 0x2a
 8009ea8:	d135      	bne.n	8009f16 <_vfiprintf_r+0x1ce>
 8009eaa:	9b03      	ldr	r3, [sp, #12]
 8009eac:	1d1a      	adds	r2, r3, #4
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	9203      	str	r2, [sp, #12]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	bfb8      	it	lt
 8009eb6:	f04f 33ff 	movlt.w	r3, #4294967295
 8009eba:	3402      	adds	r4, #2
 8009ebc:	9305      	str	r3, [sp, #20]
 8009ebe:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009fa4 <_vfiprintf_r+0x25c>
 8009ec2:	7821      	ldrb	r1, [r4, #0]
 8009ec4:	2203      	movs	r2, #3
 8009ec6:	4650      	mov	r0, sl
 8009ec8:	f7f6 f992 	bl	80001f0 <memchr>
 8009ecc:	b140      	cbz	r0, 8009ee0 <_vfiprintf_r+0x198>
 8009ece:	2340      	movs	r3, #64	; 0x40
 8009ed0:	eba0 000a 	sub.w	r0, r0, sl
 8009ed4:	fa03 f000 	lsl.w	r0, r3, r0
 8009ed8:	9b04      	ldr	r3, [sp, #16]
 8009eda:	4303      	orrs	r3, r0
 8009edc:	3401      	adds	r4, #1
 8009ede:	9304      	str	r3, [sp, #16]
 8009ee0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ee4:	482c      	ldr	r0, [pc, #176]	; (8009f98 <_vfiprintf_r+0x250>)
 8009ee6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009eea:	2206      	movs	r2, #6
 8009eec:	f7f6 f980 	bl	80001f0 <memchr>
 8009ef0:	2800      	cmp	r0, #0
 8009ef2:	d03f      	beq.n	8009f74 <_vfiprintf_r+0x22c>
 8009ef4:	4b29      	ldr	r3, [pc, #164]	; (8009f9c <_vfiprintf_r+0x254>)
 8009ef6:	bb1b      	cbnz	r3, 8009f40 <_vfiprintf_r+0x1f8>
 8009ef8:	9b03      	ldr	r3, [sp, #12]
 8009efa:	3307      	adds	r3, #7
 8009efc:	f023 0307 	bic.w	r3, r3, #7
 8009f00:	3308      	adds	r3, #8
 8009f02:	9303      	str	r3, [sp, #12]
 8009f04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f06:	443b      	add	r3, r7
 8009f08:	9309      	str	r3, [sp, #36]	; 0x24
 8009f0a:	e767      	b.n	8009ddc <_vfiprintf_r+0x94>
 8009f0c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f10:	460c      	mov	r4, r1
 8009f12:	2001      	movs	r0, #1
 8009f14:	e7a5      	b.n	8009e62 <_vfiprintf_r+0x11a>
 8009f16:	2300      	movs	r3, #0
 8009f18:	3401      	adds	r4, #1
 8009f1a:	9305      	str	r3, [sp, #20]
 8009f1c:	4619      	mov	r1, r3
 8009f1e:	f04f 0c0a 	mov.w	ip, #10
 8009f22:	4620      	mov	r0, r4
 8009f24:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f28:	3a30      	subs	r2, #48	; 0x30
 8009f2a:	2a09      	cmp	r2, #9
 8009f2c:	d903      	bls.n	8009f36 <_vfiprintf_r+0x1ee>
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d0c5      	beq.n	8009ebe <_vfiprintf_r+0x176>
 8009f32:	9105      	str	r1, [sp, #20]
 8009f34:	e7c3      	b.n	8009ebe <_vfiprintf_r+0x176>
 8009f36:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f3a:	4604      	mov	r4, r0
 8009f3c:	2301      	movs	r3, #1
 8009f3e:	e7f0      	b.n	8009f22 <_vfiprintf_r+0x1da>
 8009f40:	ab03      	add	r3, sp, #12
 8009f42:	9300      	str	r3, [sp, #0]
 8009f44:	462a      	mov	r2, r5
 8009f46:	4b16      	ldr	r3, [pc, #88]	; (8009fa0 <_vfiprintf_r+0x258>)
 8009f48:	a904      	add	r1, sp, #16
 8009f4a:	4630      	mov	r0, r6
 8009f4c:	f7fd fc8c 	bl	8007868 <_printf_float>
 8009f50:	4607      	mov	r7, r0
 8009f52:	1c78      	adds	r0, r7, #1
 8009f54:	d1d6      	bne.n	8009f04 <_vfiprintf_r+0x1bc>
 8009f56:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f58:	07d9      	lsls	r1, r3, #31
 8009f5a:	d405      	bmi.n	8009f68 <_vfiprintf_r+0x220>
 8009f5c:	89ab      	ldrh	r3, [r5, #12]
 8009f5e:	059a      	lsls	r2, r3, #22
 8009f60:	d402      	bmi.n	8009f68 <_vfiprintf_r+0x220>
 8009f62:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009f64:	f7ff f9d0 	bl	8009308 <__retarget_lock_release_recursive>
 8009f68:	89ab      	ldrh	r3, [r5, #12]
 8009f6a:	065b      	lsls	r3, r3, #25
 8009f6c:	f53f af12 	bmi.w	8009d94 <_vfiprintf_r+0x4c>
 8009f70:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009f72:	e711      	b.n	8009d98 <_vfiprintf_r+0x50>
 8009f74:	ab03      	add	r3, sp, #12
 8009f76:	9300      	str	r3, [sp, #0]
 8009f78:	462a      	mov	r2, r5
 8009f7a:	4b09      	ldr	r3, [pc, #36]	; (8009fa0 <_vfiprintf_r+0x258>)
 8009f7c:	a904      	add	r1, sp, #16
 8009f7e:	4630      	mov	r0, r6
 8009f80:	f7fd ff16 	bl	8007db0 <_printf_i>
 8009f84:	e7e4      	b.n	8009f50 <_vfiprintf_r+0x208>
 8009f86:	bf00      	nop
 8009f88:	0800a448 	.word	0x0800a448
 8009f8c:	0800a468 	.word	0x0800a468
 8009f90:	0800a428 	.word	0x0800a428
 8009f94:	0800a5e4 	.word	0x0800a5e4
 8009f98:	0800a5ee 	.word	0x0800a5ee
 8009f9c:	08007869 	.word	0x08007869
 8009fa0:	08009d23 	.word	0x08009d23
 8009fa4:	0800a5ea 	.word	0x0800a5ea

08009fa8 <_sbrk_r>:
 8009fa8:	b538      	push	{r3, r4, r5, lr}
 8009faa:	4d06      	ldr	r5, [pc, #24]	; (8009fc4 <_sbrk_r+0x1c>)
 8009fac:	2300      	movs	r3, #0
 8009fae:	4604      	mov	r4, r0
 8009fb0:	4608      	mov	r0, r1
 8009fb2:	602b      	str	r3, [r5, #0]
 8009fb4:	f7f8 fa74 	bl	80024a0 <_sbrk>
 8009fb8:	1c43      	adds	r3, r0, #1
 8009fba:	d102      	bne.n	8009fc2 <_sbrk_r+0x1a>
 8009fbc:	682b      	ldr	r3, [r5, #0]
 8009fbe:	b103      	cbz	r3, 8009fc2 <_sbrk_r+0x1a>
 8009fc0:	6023      	str	r3, [r4, #0]
 8009fc2:	bd38      	pop	{r3, r4, r5, pc}
 8009fc4:	20000380 	.word	0x20000380

08009fc8 <__sread>:
 8009fc8:	b510      	push	{r4, lr}
 8009fca:	460c      	mov	r4, r1
 8009fcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fd0:	f000 f8e2 	bl	800a198 <_read_r>
 8009fd4:	2800      	cmp	r0, #0
 8009fd6:	bfab      	itete	ge
 8009fd8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009fda:	89a3      	ldrhlt	r3, [r4, #12]
 8009fdc:	181b      	addge	r3, r3, r0
 8009fde:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009fe2:	bfac      	ite	ge
 8009fe4:	6563      	strge	r3, [r4, #84]	; 0x54
 8009fe6:	81a3      	strhlt	r3, [r4, #12]
 8009fe8:	bd10      	pop	{r4, pc}

08009fea <__swrite>:
 8009fea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fee:	461f      	mov	r7, r3
 8009ff0:	898b      	ldrh	r3, [r1, #12]
 8009ff2:	05db      	lsls	r3, r3, #23
 8009ff4:	4605      	mov	r5, r0
 8009ff6:	460c      	mov	r4, r1
 8009ff8:	4616      	mov	r6, r2
 8009ffa:	d505      	bpl.n	800a008 <__swrite+0x1e>
 8009ffc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a000:	2302      	movs	r3, #2
 800a002:	2200      	movs	r2, #0
 800a004:	f000 f898 	bl	800a138 <_lseek_r>
 800a008:	89a3      	ldrh	r3, [r4, #12]
 800a00a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a00e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a012:	81a3      	strh	r3, [r4, #12]
 800a014:	4632      	mov	r2, r6
 800a016:	463b      	mov	r3, r7
 800a018:	4628      	mov	r0, r5
 800a01a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a01e:	f000 b817 	b.w	800a050 <_write_r>

0800a022 <__sseek>:
 800a022:	b510      	push	{r4, lr}
 800a024:	460c      	mov	r4, r1
 800a026:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a02a:	f000 f885 	bl	800a138 <_lseek_r>
 800a02e:	1c43      	adds	r3, r0, #1
 800a030:	89a3      	ldrh	r3, [r4, #12]
 800a032:	bf15      	itete	ne
 800a034:	6560      	strne	r0, [r4, #84]	; 0x54
 800a036:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a03a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a03e:	81a3      	strheq	r3, [r4, #12]
 800a040:	bf18      	it	ne
 800a042:	81a3      	strhne	r3, [r4, #12]
 800a044:	bd10      	pop	{r4, pc}

0800a046 <__sclose>:
 800a046:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a04a:	f000 b831 	b.w	800a0b0 <_close_r>
	...

0800a050 <_write_r>:
 800a050:	b538      	push	{r3, r4, r5, lr}
 800a052:	4d07      	ldr	r5, [pc, #28]	; (800a070 <_write_r+0x20>)
 800a054:	4604      	mov	r4, r0
 800a056:	4608      	mov	r0, r1
 800a058:	4611      	mov	r1, r2
 800a05a:	2200      	movs	r2, #0
 800a05c:	602a      	str	r2, [r5, #0]
 800a05e:	461a      	mov	r2, r3
 800a060:	f7f8 f9cd 	bl	80023fe <_write>
 800a064:	1c43      	adds	r3, r0, #1
 800a066:	d102      	bne.n	800a06e <_write_r+0x1e>
 800a068:	682b      	ldr	r3, [r5, #0]
 800a06a:	b103      	cbz	r3, 800a06e <_write_r+0x1e>
 800a06c:	6023      	str	r3, [r4, #0]
 800a06e:	bd38      	pop	{r3, r4, r5, pc}
 800a070:	20000380 	.word	0x20000380

0800a074 <__assert_func>:
 800a074:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a076:	4614      	mov	r4, r2
 800a078:	461a      	mov	r2, r3
 800a07a:	4b09      	ldr	r3, [pc, #36]	; (800a0a0 <__assert_func+0x2c>)
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	4605      	mov	r5, r0
 800a080:	68d8      	ldr	r0, [r3, #12]
 800a082:	b14c      	cbz	r4, 800a098 <__assert_func+0x24>
 800a084:	4b07      	ldr	r3, [pc, #28]	; (800a0a4 <__assert_func+0x30>)
 800a086:	9100      	str	r1, [sp, #0]
 800a088:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a08c:	4906      	ldr	r1, [pc, #24]	; (800a0a8 <__assert_func+0x34>)
 800a08e:	462b      	mov	r3, r5
 800a090:	f000 f81e 	bl	800a0d0 <fiprintf>
 800a094:	f000 f89f 	bl	800a1d6 <abort>
 800a098:	4b04      	ldr	r3, [pc, #16]	; (800a0ac <__assert_func+0x38>)
 800a09a:	461c      	mov	r4, r3
 800a09c:	e7f3      	b.n	800a086 <__assert_func+0x12>
 800a09e:	bf00      	nop
 800a0a0:	2000000c 	.word	0x2000000c
 800a0a4:	0800a5f5 	.word	0x0800a5f5
 800a0a8:	0800a602 	.word	0x0800a602
 800a0ac:	0800a630 	.word	0x0800a630

0800a0b0 <_close_r>:
 800a0b0:	b538      	push	{r3, r4, r5, lr}
 800a0b2:	4d06      	ldr	r5, [pc, #24]	; (800a0cc <_close_r+0x1c>)
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	4604      	mov	r4, r0
 800a0b8:	4608      	mov	r0, r1
 800a0ba:	602b      	str	r3, [r5, #0]
 800a0bc:	f7f8 f9bb 	bl	8002436 <_close>
 800a0c0:	1c43      	adds	r3, r0, #1
 800a0c2:	d102      	bne.n	800a0ca <_close_r+0x1a>
 800a0c4:	682b      	ldr	r3, [r5, #0]
 800a0c6:	b103      	cbz	r3, 800a0ca <_close_r+0x1a>
 800a0c8:	6023      	str	r3, [r4, #0]
 800a0ca:	bd38      	pop	{r3, r4, r5, pc}
 800a0cc:	20000380 	.word	0x20000380

0800a0d0 <fiprintf>:
 800a0d0:	b40e      	push	{r1, r2, r3}
 800a0d2:	b503      	push	{r0, r1, lr}
 800a0d4:	4601      	mov	r1, r0
 800a0d6:	ab03      	add	r3, sp, #12
 800a0d8:	4805      	ldr	r0, [pc, #20]	; (800a0f0 <fiprintf+0x20>)
 800a0da:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0de:	6800      	ldr	r0, [r0, #0]
 800a0e0:	9301      	str	r3, [sp, #4]
 800a0e2:	f7ff fe31 	bl	8009d48 <_vfiprintf_r>
 800a0e6:	b002      	add	sp, #8
 800a0e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a0ec:	b003      	add	sp, #12
 800a0ee:	4770      	bx	lr
 800a0f0:	2000000c 	.word	0x2000000c

0800a0f4 <_fstat_r>:
 800a0f4:	b538      	push	{r3, r4, r5, lr}
 800a0f6:	4d07      	ldr	r5, [pc, #28]	; (800a114 <_fstat_r+0x20>)
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	4604      	mov	r4, r0
 800a0fc:	4608      	mov	r0, r1
 800a0fe:	4611      	mov	r1, r2
 800a100:	602b      	str	r3, [r5, #0]
 800a102:	f7f8 f9a4 	bl	800244e <_fstat>
 800a106:	1c43      	adds	r3, r0, #1
 800a108:	d102      	bne.n	800a110 <_fstat_r+0x1c>
 800a10a:	682b      	ldr	r3, [r5, #0]
 800a10c:	b103      	cbz	r3, 800a110 <_fstat_r+0x1c>
 800a10e:	6023      	str	r3, [r4, #0]
 800a110:	bd38      	pop	{r3, r4, r5, pc}
 800a112:	bf00      	nop
 800a114:	20000380 	.word	0x20000380

0800a118 <_isatty_r>:
 800a118:	b538      	push	{r3, r4, r5, lr}
 800a11a:	4d06      	ldr	r5, [pc, #24]	; (800a134 <_isatty_r+0x1c>)
 800a11c:	2300      	movs	r3, #0
 800a11e:	4604      	mov	r4, r0
 800a120:	4608      	mov	r0, r1
 800a122:	602b      	str	r3, [r5, #0]
 800a124:	f7f8 f9a3 	bl	800246e <_isatty>
 800a128:	1c43      	adds	r3, r0, #1
 800a12a:	d102      	bne.n	800a132 <_isatty_r+0x1a>
 800a12c:	682b      	ldr	r3, [r5, #0]
 800a12e:	b103      	cbz	r3, 800a132 <_isatty_r+0x1a>
 800a130:	6023      	str	r3, [r4, #0]
 800a132:	bd38      	pop	{r3, r4, r5, pc}
 800a134:	20000380 	.word	0x20000380

0800a138 <_lseek_r>:
 800a138:	b538      	push	{r3, r4, r5, lr}
 800a13a:	4d07      	ldr	r5, [pc, #28]	; (800a158 <_lseek_r+0x20>)
 800a13c:	4604      	mov	r4, r0
 800a13e:	4608      	mov	r0, r1
 800a140:	4611      	mov	r1, r2
 800a142:	2200      	movs	r2, #0
 800a144:	602a      	str	r2, [r5, #0]
 800a146:	461a      	mov	r2, r3
 800a148:	f7f8 f99c 	bl	8002484 <_lseek>
 800a14c:	1c43      	adds	r3, r0, #1
 800a14e:	d102      	bne.n	800a156 <_lseek_r+0x1e>
 800a150:	682b      	ldr	r3, [r5, #0]
 800a152:	b103      	cbz	r3, 800a156 <_lseek_r+0x1e>
 800a154:	6023      	str	r3, [r4, #0]
 800a156:	bd38      	pop	{r3, r4, r5, pc}
 800a158:	20000380 	.word	0x20000380

0800a15c <__ascii_mbtowc>:
 800a15c:	b082      	sub	sp, #8
 800a15e:	b901      	cbnz	r1, 800a162 <__ascii_mbtowc+0x6>
 800a160:	a901      	add	r1, sp, #4
 800a162:	b142      	cbz	r2, 800a176 <__ascii_mbtowc+0x1a>
 800a164:	b14b      	cbz	r3, 800a17a <__ascii_mbtowc+0x1e>
 800a166:	7813      	ldrb	r3, [r2, #0]
 800a168:	600b      	str	r3, [r1, #0]
 800a16a:	7812      	ldrb	r2, [r2, #0]
 800a16c:	1e10      	subs	r0, r2, #0
 800a16e:	bf18      	it	ne
 800a170:	2001      	movne	r0, #1
 800a172:	b002      	add	sp, #8
 800a174:	4770      	bx	lr
 800a176:	4610      	mov	r0, r2
 800a178:	e7fb      	b.n	800a172 <__ascii_mbtowc+0x16>
 800a17a:	f06f 0001 	mvn.w	r0, #1
 800a17e:	e7f8      	b.n	800a172 <__ascii_mbtowc+0x16>

0800a180 <__malloc_lock>:
 800a180:	4801      	ldr	r0, [pc, #4]	; (800a188 <__malloc_lock+0x8>)
 800a182:	f7ff b8c0 	b.w	8009306 <__retarget_lock_acquire_recursive>
 800a186:	bf00      	nop
 800a188:	20000374 	.word	0x20000374

0800a18c <__malloc_unlock>:
 800a18c:	4801      	ldr	r0, [pc, #4]	; (800a194 <__malloc_unlock+0x8>)
 800a18e:	f7ff b8bb 	b.w	8009308 <__retarget_lock_release_recursive>
 800a192:	bf00      	nop
 800a194:	20000374 	.word	0x20000374

0800a198 <_read_r>:
 800a198:	b538      	push	{r3, r4, r5, lr}
 800a19a:	4d07      	ldr	r5, [pc, #28]	; (800a1b8 <_read_r+0x20>)
 800a19c:	4604      	mov	r4, r0
 800a19e:	4608      	mov	r0, r1
 800a1a0:	4611      	mov	r1, r2
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	602a      	str	r2, [r5, #0]
 800a1a6:	461a      	mov	r2, r3
 800a1a8:	f7f8 f90c 	bl	80023c4 <_read>
 800a1ac:	1c43      	adds	r3, r0, #1
 800a1ae:	d102      	bne.n	800a1b6 <_read_r+0x1e>
 800a1b0:	682b      	ldr	r3, [r5, #0]
 800a1b2:	b103      	cbz	r3, 800a1b6 <_read_r+0x1e>
 800a1b4:	6023      	str	r3, [r4, #0]
 800a1b6:	bd38      	pop	{r3, r4, r5, pc}
 800a1b8:	20000380 	.word	0x20000380

0800a1bc <__ascii_wctomb>:
 800a1bc:	b149      	cbz	r1, 800a1d2 <__ascii_wctomb+0x16>
 800a1be:	2aff      	cmp	r2, #255	; 0xff
 800a1c0:	bf85      	ittet	hi
 800a1c2:	238a      	movhi	r3, #138	; 0x8a
 800a1c4:	6003      	strhi	r3, [r0, #0]
 800a1c6:	700a      	strbls	r2, [r1, #0]
 800a1c8:	f04f 30ff 	movhi.w	r0, #4294967295
 800a1cc:	bf98      	it	ls
 800a1ce:	2001      	movls	r0, #1
 800a1d0:	4770      	bx	lr
 800a1d2:	4608      	mov	r0, r1
 800a1d4:	4770      	bx	lr

0800a1d6 <abort>:
 800a1d6:	b508      	push	{r3, lr}
 800a1d8:	2006      	movs	r0, #6
 800a1da:	f000 f82b 	bl	800a234 <raise>
 800a1de:	2001      	movs	r0, #1
 800a1e0:	f7f8 f8e6 	bl	80023b0 <_exit>

0800a1e4 <_raise_r>:
 800a1e4:	291f      	cmp	r1, #31
 800a1e6:	b538      	push	{r3, r4, r5, lr}
 800a1e8:	4604      	mov	r4, r0
 800a1ea:	460d      	mov	r5, r1
 800a1ec:	d904      	bls.n	800a1f8 <_raise_r+0x14>
 800a1ee:	2316      	movs	r3, #22
 800a1f0:	6003      	str	r3, [r0, #0]
 800a1f2:	f04f 30ff 	mov.w	r0, #4294967295
 800a1f6:	bd38      	pop	{r3, r4, r5, pc}
 800a1f8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a1fa:	b112      	cbz	r2, 800a202 <_raise_r+0x1e>
 800a1fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a200:	b94b      	cbnz	r3, 800a216 <_raise_r+0x32>
 800a202:	4620      	mov	r0, r4
 800a204:	f000 f830 	bl	800a268 <_getpid_r>
 800a208:	462a      	mov	r2, r5
 800a20a:	4601      	mov	r1, r0
 800a20c:	4620      	mov	r0, r4
 800a20e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a212:	f000 b817 	b.w	800a244 <_kill_r>
 800a216:	2b01      	cmp	r3, #1
 800a218:	d00a      	beq.n	800a230 <_raise_r+0x4c>
 800a21a:	1c59      	adds	r1, r3, #1
 800a21c:	d103      	bne.n	800a226 <_raise_r+0x42>
 800a21e:	2316      	movs	r3, #22
 800a220:	6003      	str	r3, [r0, #0]
 800a222:	2001      	movs	r0, #1
 800a224:	e7e7      	b.n	800a1f6 <_raise_r+0x12>
 800a226:	2400      	movs	r4, #0
 800a228:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a22c:	4628      	mov	r0, r5
 800a22e:	4798      	blx	r3
 800a230:	2000      	movs	r0, #0
 800a232:	e7e0      	b.n	800a1f6 <_raise_r+0x12>

0800a234 <raise>:
 800a234:	4b02      	ldr	r3, [pc, #8]	; (800a240 <raise+0xc>)
 800a236:	4601      	mov	r1, r0
 800a238:	6818      	ldr	r0, [r3, #0]
 800a23a:	f7ff bfd3 	b.w	800a1e4 <_raise_r>
 800a23e:	bf00      	nop
 800a240:	2000000c 	.word	0x2000000c

0800a244 <_kill_r>:
 800a244:	b538      	push	{r3, r4, r5, lr}
 800a246:	4d07      	ldr	r5, [pc, #28]	; (800a264 <_kill_r+0x20>)
 800a248:	2300      	movs	r3, #0
 800a24a:	4604      	mov	r4, r0
 800a24c:	4608      	mov	r0, r1
 800a24e:	4611      	mov	r1, r2
 800a250:	602b      	str	r3, [r5, #0]
 800a252:	f7f8 f89d 	bl	8002390 <_kill>
 800a256:	1c43      	adds	r3, r0, #1
 800a258:	d102      	bne.n	800a260 <_kill_r+0x1c>
 800a25a:	682b      	ldr	r3, [r5, #0]
 800a25c:	b103      	cbz	r3, 800a260 <_kill_r+0x1c>
 800a25e:	6023      	str	r3, [r4, #0]
 800a260:	bd38      	pop	{r3, r4, r5, pc}
 800a262:	bf00      	nop
 800a264:	20000380 	.word	0x20000380

0800a268 <_getpid_r>:
 800a268:	f7f8 b88a 	b.w	8002380 <_getpid>

0800a26c <_init>:
 800a26c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a26e:	bf00      	nop
 800a270:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a272:	bc08      	pop	{r3}
 800a274:	469e      	mov	lr, r3
 800a276:	4770      	bx	lr

0800a278 <_fini>:
 800a278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a27a:	bf00      	nop
 800a27c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a27e:	bc08      	pop	{r3}
 800a280:	469e      	mov	lr, r3
 800a282:	4770      	bx	lr
