# Samsung RISC-V Workshop Documentation

Welcome to the Samsung Semiconductor RISC-V Workshop documentation! This workshop explores the open-source RISC-V architecture using the VSDSquadron Mini RISC-V development board. As a leader in technology, Samsung is committed to advancing RISC-V technology and fostering innovation through education and collaboration.

## Table of Contents
- [Task 1: RISC-V ISA and GNU Toolchain](#task-1-risc-v-isa-and-gnu-toolchain)
- [Task 2: Samsung RISC-V Processor Architecture Analysis](#task-2-samsung-risc-v-processor-architecture-analysis)


## Task 1: RISC-V ISA and GNU Toolchain

### Overview
This task introduces the fundamental concepts of RISC-V Instruction Set Architecture (ISA) and sets up the development environment using the VSDSquadron board.

### Implementation Steps

#### 1. Commands to run C program in Ubantu
![RISC-V GNU Toolchain Setup](images/vsd1.png)


#### 2. C program for Sum of n integer
![Cross-Compilation Workflow](images/vsd2.png)


#### 3. Commands for Examination of generated RISC-V assembly code
![Assembly Code Analysis](images/vsd3.png)


#### 4. Memory Architecture Analysis (main function)
![Memory Mapping Details](images/vsd4.png)

## Task 2: Samsung RISC-V Processor Architecture Analysis

Spike is a free, open-source C++ simulator for the RISC-V ISA that models a RISC-V core and cache system. It can be used to run programs and a Linux kernel, and can be a starting point for running software on a RISC-V target.

![RISC-V spike](images/vsd5.png)



## License
This project documentation is licensed under the MIT License.
