
*** Running vivado
    with args -log top_VGA.vdi -applog -m64 -messageDb vivado.pb -mode batch -source top_VGA.tcl -notrace


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_VGA.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/helmutresch/WorkDir/VHDL_VGA_controller/impl/VGA_Controller.srcs/constrs_1/new/vga_constrs.xdc]
Finished Parsing XDC File [/home/helmutresch/WorkDir/VHDL_VGA_controller/impl/VGA_Controller.srcs/constrs_1/new/vga_constrs.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1278.152 ; gain = 219.602 ; free physical = 132 ; free virtual = 7702
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1316.168 ; gain = 38.016 ; free physical = 129 ; free virtual = 7699
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 8db09d03

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8db09d03

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1729.598 ; gain = 0.000 ; free physical = 150 ; free virtual = 7375

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 8db09d03

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1729.598 ; gain = 0.000 ; free physical = 149 ; free virtual = 7375

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 16 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 183e890b9

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1729.598 ; gain = 0.000 ; free physical = 146 ; free virtual = 7375

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1729.598 ; gain = 0.000 ; free physical = 145 ; free virtual = 7375
Ending Logic Optimization Task | Checksum: 183e890b9

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1729.598 ; gain = 0.000 ; free physical = 145 ; free virtual = 7375

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 183e890b9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1729.598 ; gain = 0.000 ; free physical = 144 ; free virtual = 7374
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1729.598 ; gain = 451.445 ; free physical = 144 ; free virtual = 7374
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1761.613 ; gain = 0.000 ; free physical = 141 ; free virtual = 7373
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/helmutresch/WorkDir/VHDL_VGA_controller/impl/VGA_Controller.runs/impl_1/top_VGA_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1761.613 ; gain = 0.000 ; free physical = 124 ; free virtual = 7365
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1761.613 ; gain = 0.000 ; free physical = 119 ; free virtual = 7365
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1761.613 ; gain = 0.000 ; free physical = 119 ; free virtual = 7365

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 505b367f

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1761.613 ; gain = 0.000 ; free physical = 119 ; free virtual = 7364
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 505b367f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1774.613 ; gain = 13.000 ; free physical = 127 ; free virtual = 7363

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 505b367f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1774.613 ; gain = 13.000 ; free physical = 127 ; free virtual = 7363

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 56e07ab6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1774.613 ; gain = 13.000 ; free physical = 127 ; free virtual = 7363
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 109d56df0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1774.613 ; gain = 13.000 ; free physical = 127 ; free virtual = 7363

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 17956f640

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1774.613 ; gain = 13.000 ; free physical = 125 ; free virtual = 7363
Phase 1.2.1 Place Init Design | Checksum: 1cf60d96a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1774.613 ; gain = 13.000 ; free physical = 139 ; free virtual = 7355
Phase 1.2 Build Placer Netlist Model | Checksum: 1cf60d96a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1774.613 ; gain = 13.000 ; free physical = 139 ; free virtual = 7355

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1cf60d96a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1774.613 ; gain = 13.000 ; free physical = 139 ; free virtual = 7355
Phase 1 Placer Initialization | Checksum: 1cf60d96a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1774.613 ; gain = 13.000 ; free physical = 138 ; free virtual = 7354

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1b20b40dd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1798.625 ; gain = 37.012 ; free physical = 134 ; free virtual = 7352

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b20b40dd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1798.625 ; gain = 37.012 ; free physical = 134 ; free virtual = 7352

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2124ca7d4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1798.625 ; gain = 37.012 ; free physical = 134 ; free virtual = 7352

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 26eadad7e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1798.625 ; gain = 37.012 ; free physical = 134 ; free virtual = 7352

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 26eadad7e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1798.625 ; gain = 37.012 ; free physical = 134 ; free virtual = 7352

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1c417b00b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1798.625 ; gain = 37.012 ; free physical = 133 ; free virtual = 7352

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1c417b00b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1798.625 ; gain = 37.012 ; free physical = 133 ; free virtual = 7352

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 14b3075eb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.625 ; gain = 37.012 ; free physical = 128 ; free virtual = 7347

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 13ebc9c78

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.625 ; gain = 37.012 ; free physical = 127 ; free virtual = 7347

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 13ebc9c78

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.625 ; gain = 37.012 ; free physical = 127 ; free virtual = 7347

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 13ebc9c78

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.625 ; gain = 37.012 ; free physical = 127 ; free virtual = 7347
Phase 3 Detail Placement | Checksum: 13ebc9c78

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.625 ; gain = 37.012 ; free physical = 127 ; free virtual = 7347

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1b9def40d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.625 ; gain = 37.012 ; free physical = 127 ; free virtual = 7347

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.016. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 169b0a7a0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.625 ; gain = 37.012 ; free physical = 127 ; free virtual = 7347
Phase 4.1 Post Commit Optimization | Checksum: 169b0a7a0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.625 ; gain = 37.012 ; free physical = 127 ; free virtual = 7347

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 169b0a7a0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.625 ; gain = 37.012 ; free physical = 126 ; free virtual = 7347

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 169b0a7a0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.625 ; gain = 37.012 ; free physical = 126 ; free virtual = 7347

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 169b0a7a0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.625 ; gain = 37.012 ; free physical = 126 ; free virtual = 7347

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1d43301cf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.625 ; gain = 37.012 ; free physical = 126 ; free virtual = 7347
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d43301cf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.625 ; gain = 37.012 ; free physical = 126 ; free virtual = 7347
Ending Placer Task | Checksum: 12f53f6dd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1798.625 ; gain = 37.012 ; free physical = 126 ; free virtual = 7347
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1798.625 ; gain = 37.012 ; free physical = 126 ; free virtual = 7347
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1798.625 ; gain = 0.000 ; free physical = 125 ; free virtual = 7347
report_io: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1798.625 ; gain = 0.000 ; free physical = 121 ; free virtual = 7342
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1798.625 ; gain = 0.000 ; free physical = 121 ; free virtual = 7343
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1798.625 ; gain = 0.000 ; free physical = 120 ; free virtual = 7342
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 371254e7 ConstDB: 0 ShapeSum: f841a1f6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 112fe896a

Time (s): cpu = 00:01:37 ; elapsed = 00:01:31 . Memory (MB): peak = 1856.289 ; gain = 57.664 ; free physical = 148 ; free virtual = 7247

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 112fe896a

Time (s): cpu = 00:01:37 ; elapsed = 00:01:31 . Memory (MB): peak = 1856.289 ; gain = 57.664 ; free physical = 143 ; free virtual = 7247

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 112fe896a

Time (s): cpu = 00:01:37 ; elapsed = 00:01:31 . Memory (MB): peak = 1856.289 ; gain = 57.664 ; free physical = 128 ; free virtual = 7233

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 112fe896a

Time (s): cpu = 00:01:37 ; elapsed = 00:01:31 . Memory (MB): peak = 1856.289 ; gain = 57.664 ; free physical = 128 ; free virtual = 7233
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1db531704

Time (s): cpu = 00:01:38 ; elapsed = 00:01:32 . Memory (MB): peak = 1856.289 ; gain = 57.664 ; free physical = 119 ; free virtual = 7226
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.978  | TNS=0.000  | WHS=-0.093 | THS=-0.929 |

Phase 2 Router Initialization | Checksum: 1e5e55ea5

Time (s): cpu = 00:01:38 ; elapsed = 00:01:32 . Memory (MB): peak = 1856.289 ; gain = 57.664 ; free physical = 119 ; free virtual = 7226

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e11c05ce

Time (s): cpu = 00:01:39 ; elapsed = 00:01:33 . Memory (MB): peak = 1856.289 ; gain = 57.664 ; free physical = 116 ; free virtual = 7224

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1ddb30206

Time (s): cpu = 00:01:41 ; elapsed = 00:01:33 . Memory (MB): peak = 1856.289 ; gain = 57.664 ; free physical = 128 ; free virtual = 7224
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.797  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21fc511d0

Time (s): cpu = 00:01:41 ; elapsed = 00:01:33 . Memory (MB): peak = 1856.289 ; gain = 57.664 ; free physical = 128 ; free virtual = 7224
Phase 4 Rip-up And Reroute | Checksum: 21fc511d0

Time (s): cpu = 00:01:41 ; elapsed = 00:01:33 . Memory (MB): peak = 1856.289 ; gain = 57.664 ; free physical = 128 ; free virtual = 7224

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1afcd7755

Time (s): cpu = 00:01:41 ; elapsed = 00:01:33 . Memory (MB): peak = 1856.289 ; gain = 57.664 ; free physical = 128 ; free virtual = 7224
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.890  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1afcd7755

Time (s): cpu = 00:01:41 ; elapsed = 00:01:33 . Memory (MB): peak = 1856.289 ; gain = 57.664 ; free physical = 128 ; free virtual = 7224

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1afcd7755

Time (s): cpu = 00:01:41 ; elapsed = 00:01:33 . Memory (MB): peak = 1856.289 ; gain = 57.664 ; free physical = 128 ; free virtual = 7224
Phase 5 Delay and Skew Optimization | Checksum: 1afcd7755

Time (s): cpu = 00:01:41 ; elapsed = 00:01:33 . Memory (MB): peak = 1856.289 ; gain = 57.664 ; free physical = 128 ; free virtual = 7224

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d7e0152d

Time (s): cpu = 00:01:41 ; elapsed = 00:01:34 . Memory (MB): peak = 1856.289 ; gain = 57.664 ; free physical = 128 ; free virtual = 7224
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.890  | TNS=0.000  | WHS=0.201  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d7e0152d

Time (s): cpu = 00:01:41 ; elapsed = 00:01:34 . Memory (MB): peak = 1856.289 ; gain = 57.664 ; free physical = 128 ; free virtual = 7224
Phase 6 Post Hold Fix | Checksum: 1d7e0152d

Time (s): cpu = 00:01:41 ; elapsed = 00:01:34 . Memory (MB): peak = 1856.289 ; gain = 57.664 ; free physical = 128 ; free virtual = 7224

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.047676 %
  Global Horizontal Routing Utilization  = 0.0609058 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e92613e9

Time (s): cpu = 00:01:41 ; elapsed = 00:01:34 . Memory (MB): peak = 1856.289 ; gain = 57.664 ; free physical = 128 ; free virtual = 7224

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e92613e9

Time (s): cpu = 00:01:41 ; elapsed = 00:01:34 . Memory (MB): peak = 1856.289 ; gain = 57.664 ; free physical = 126 ; free virtual = 7221

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 150d8ce9d

Time (s): cpu = 00:01:41 ; elapsed = 00:01:34 . Memory (MB): peak = 1856.289 ; gain = 57.664 ; free physical = 126 ; free virtual = 7221

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.890  | TNS=0.000  | WHS=0.201  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 150d8ce9d

Time (s): cpu = 00:01:41 ; elapsed = 00:01:34 . Memory (MB): peak = 1856.289 ; gain = 57.664 ; free physical = 126 ; free virtual = 7221
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:41 ; elapsed = 00:01:34 . Memory (MB): peak = 1856.289 ; gain = 57.664 ; free physical = 126 ; free virtual = 7221

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:35 . Memory (MB): peak = 1887.922 ; gain = 89.297 ; free physical = 119 ; free virtual = 7221
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1903.742 ; gain = 0.000 ; free physical = 117 ; free virtual = 7221
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/helmutresch/WorkDir/VHDL_VGA_controller/impl/VGA_Controller.runs/impl_1/top_VGA_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_VGA.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/helmutresch/WorkDir/VHDL_VGA_controller/impl/VGA_Controller.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Feb 23 23:36:15 2018. For additional details about this file, please refer to the WebTalk help file at /home/helmutresch/Xilinx/Vivado/2016.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2229.891 ; gain = 286.113 ; free physical = 118 ; free virtual = 6825
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file top_VGA.hwdef
INFO: [Common 17-206] Exiting Vivado at Fri Feb 23 23:36:16 2018...

*** Running vivado
    with args -log top_VGA.vdi -applog -m64 -messageDb vivado.pb -mode batch -source top_VGA.tcl -notrace


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_VGA.tcl -notrace
Command: open_checkpoint top_VGA_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1056.539 ; gain = 0.000 ; free physical = 129 ; free virtual = 8887
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/helmutresch/WorkDir/VHDL_VGA_controller/impl/VGA_Controller.runs/impl_1/.Xil/Vivado-2815-localhost.localdomain/dcp/top_VGA.xdc]
Finished Parsing XDC File [/home/helmutresch/WorkDir/VHDL_VGA_controller/impl/VGA_Controller.runs/impl_1/.Xil/Vivado-2815-localhost.localdomain/dcp/top_VGA.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1254.145 ; gain = 0.000 ; free physical = 133 ; free virtual = 8810
Restored from archive | CPU: 0.020000 secs | Memory: 0.189995 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1254.145 ; gain = 0.000 ; free physical = 133 ; free virtual = 8810
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.1 (64-bit) build 1538259
open_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1255.145 ; gain = 198.605 ; free physical = 134 ; free virtual = 8810
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_VGA.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/helmutresch/WorkDir/VHDL_VGA_controller/impl/VGA_Controller.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Feb 24 00:56:47 2018. For additional details about this file, please refer to the WebTalk help file at /home/helmutresch/Xilinx/Vivado/2016.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1691.645 ; gain = 436.500 ; free physical = 136 ; free virtual = 8613
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file top_VGA.hwdef
INFO: [Common 17-206] Exiting Vivado at Sat Feb 24 00:56:48 2018...

*** Running vivado
    with args -log top_VGA.vdi -applog -m64 -messageDb vivado.pb -mode batch -source top_VGA.tcl -notrace


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_VGA.tcl -notrace
Command: open_checkpoint top_VGA_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1056.539 ; gain = 0.000 ; free physical = 568 ; free virtual = 9072
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/helmutresch/WorkDir/VHDL_VGA_controller/impl/VGA_Controller.runs/impl_1/.Xil/Vivado-5071-localhost.localdomain/dcp/top_VGA.xdc]
Finished Parsing XDC File [/home/helmutresch/WorkDir/VHDL_VGA_controller/impl/VGA_Controller.runs/impl_1/.Xil/Vivado-5071-localhost.localdomain/dcp/top_VGA.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1254.145 ; gain = 0.000 ; free physical = 396 ; free virtual = 8901
Restored from archive | CPU: 0.020000 secs | Memory: 0.189995 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1254.145 ; gain = 0.000 ; free physical = 396 ; free virtual = 8901
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.1 (64-bit) build 1538259
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_VGA.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/helmutresch/WorkDir/VHDL_VGA_controller/impl/VGA_Controller.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Feb 24 01:03:32 2018. For additional details about this file, please refer to the WebTalk help file at /home/helmutresch/Xilinx/Vivado/2016.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1691.645 ; gain = 436.500 ; free physical = 150 ; free virtual = 8556
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file top_VGA.hwdef
INFO: [Common 17-206] Exiting Vivado at Sat Feb 24 01:03:32 2018...
