INFO: [VRFC 10-163] Analyzing VHDL file "G:/Agha_VHDL/Uebung1/halbaddierer/halbaddierer.srcs/sim_1/new/Volladdierer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Volladdierer_tb'
