-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity LayerNorm is
port (
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    in_V_data_V_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    in_V_data_V_empty_n : IN STD_LOGIC;
    in_V_data_V_read : OUT STD_LOGIC;
    in_V_id_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    in_V_id_V_empty_n : IN STD_LOGIC;
    in_V_id_V_read : OUT STD_LOGIC;
    in_V_dest_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    in_V_dest_V_empty_n : IN STD_LOGIC;
    in_V_dest_V_read : OUT STD_LOGIC;
    in_V_user_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    in_V_user_V_empty_n : IN STD_LOGIC;
    in_V_user_V_read : OUT STD_LOGIC;
    in_V_last_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    in_V_last_V_empty_n : IN STD_LOGIC;
    in_V_last_V_read : OUT STD_LOGIC;
    out_V_data_V_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    out_V_data_V_full_n : IN STD_LOGIC;
    out_V_data_V_write : OUT STD_LOGIC;
    out_V_id_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_V_id_V_full_n : IN STD_LOGIC;
    out_V_id_V_write : OUT STD_LOGIC;
    out_V_dest_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_V_dest_V_full_n : IN STD_LOGIC;
    out_V_dest_V_write : OUT STD_LOGIC;
    out_V_user_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_user_V_full_n : IN STD_LOGIC;
    out_V_user_V_write : OUT STD_LOGIC;
    out_V_last_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_V_last_V_full_n : IN STD_LOGIC;
    out_V_last_V_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of LayerNorm is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal internal_ap_ready : STD_LOGIC;
    signal layernorm_save_data_U0_ap_start : STD_LOGIC;
    signal layernorm_save_data_U0_start_full_n : STD_LOGIC;
    signal layernorm_save_data_U0_ap_done : STD_LOGIC;
    signal layernorm_save_data_U0_ap_continue : STD_LOGIC;
    signal layernorm_save_data_U0_ap_idle : STD_LOGIC;
    signal layernorm_save_data_U0_ap_ready : STD_LOGIC;
    signal layernorm_save_data_U0_start_out : STD_LOGIC;
    signal layernorm_save_data_U0_start_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_V_data_V_read : STD_LOGIC;
    signal layernorm_save_data_U0_in_V_id_V_read : STD_LOGIC;
    signal layernorm_save_data_U0_in_V_dest_V_read : STD_LOGIC;
    signal layernorm_save_data_U0_in_V_user_V_read : STD_LOGIC;
    signal layernorm_save_data_U0_in_V_last_V_read : STD_LOGIC;
    signal layernorm_save_data_U0_n_pipe1_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_n_pipe1_V_V_write : STD_LOGIC;
    signal layernorm_save_data_U0_mean_pipe1_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_mean_pipe1_V_V_write : STD_LOGIC;
    signal layernorm_save_data_U0_mean_pipe2_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_mean_pipe2_V_V_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_V_V_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_V_V_0_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_y_V_V_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_y_V_V_0_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_V_V_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_V_V_1_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_y_V_V_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_y_V_V_1_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_V_V_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_V_V_2_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_y_V_V_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_y_V_V_2_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_V_V_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_V_V_3_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_y_V_V_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_y_V_V_3_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_V_V_4_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_V_V_4_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_y_V_V_4_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_y_V_V_4_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_V_V_5_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_V_V_5_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_y_V_V_5_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_y_V_V_5_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_V_V_6_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_V_V_6_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_y_V_V_6_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_y_V_V_6_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_V_V_7_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_V_V_7_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_y_V_V_7_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_y_V_V_7_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_V_V_8_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_V_V_8_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_y_V_V_8_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_y_V_V_8_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_V_V_9_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_V_V_9_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_y_V_V_9_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_y_V_V_9_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_V_V_10_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_V_V_10_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_y_V_V_10_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_y_V_V_10_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_V_V_11_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_V_V_11_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_y_V_V_11_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_y_V_V_11_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_V_V_12_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_V_V_12_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_y_V_V_12_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_y_V_V_12_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_V_V_13_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_V_V_13_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_y_V_V_13_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_y_V_V_13_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_V_V_14_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_V_V_14_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_y_V_V_14_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_y_V_V_14_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_V_V_15_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_V_V_15_write : STD_LOGIC;
    signal layernorm_save_data_U0_in_compute_y_V_V_15_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_save_data_U0_in_compute_y_V_V_15_write : STD_LOGIC;
    signal layernorm_compute_va_U0_ap_start : STD_LOGIC;
    signal layernorm_compute_va_U0_ap_done : STD_LOGIC;
    signal layernorm_compute_va_U0_ap_continue : STD_LOGIC;
    signal layernorm_compute_va_U0_ap_idle : STD_LOGIC;
    signal layernorm_compute_va_U0_ap_ready : STD_LOGIC;
    signal layernorm_compute_va_U0_start_out : STD_LOGIC;
    signal layernorm_compute_va_U0_start_write : STD_LOGIC;
    signal layernorm_compute_va_U0_n_pipe1_V_V_read : STD_LOGIC;
    signal layernorm_compute_va_U0_n_pipe2_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_compute_va_U0_n_pipe2_V_V_write : STD_LOGIC;
    signal layernorm_compute_va_U0_mean_pipe1_V_V_read : STD_LOGIC;
    signal layernorm_compute_va_U0_in_compute_V_V_0_read : STD_LOGIC;
    signal layernorm_compute_va_U0_in_compute_V_V_1_read : STD_LOGIC;
    signal layernorm_compute_va_U0_in_compute_V_V_2_read : STD_LOGIC;
    signal layernorm_compute_va_U0_in_compute_V_V_3_read : STD_LOGIC;
    signal layernorm_compute_va_U0_in_compute_V_V_4_read : STD_LOGIC;
    signal layernorm_compute_va_U0_in_compute_V_V_5_read : STD_LOGIC;
    signal layernorm_compute_va_U0_in_compute_V_V_6_read : STD_LOGIC;
    signal layernorm_compute_va_U0_in_compute_V_V_7_read : STD_LOGIC;
    signal layernorm_compute_va_U0_in_compute_V_V_8_read : STD_LOGIC;
    signal layernorm_compute_va_U0_in_compute_V_V_9_read : STD_LOGIC;
    signal layernorm_compute_va_U0_in_compute_V_V_10_read : STD_LOGIC;
    signal layernorm_compute_va_U0_in_compute_V_V_11_read : STD_LOGIC;
    signal layernorm_compute_va_U0_in_compute_V_V_12_read : STD_LOGIC;
    signal layernorm_compute_va_U0_in_compute_V_V_13_read : STD_LOGIC;
    signal layernorm_compute_va_U0_in_compute_V_V_14_read : STD_LOGIC;
    signal layernorm_compute_va_U0_in_compute_V_V_15_read : STD_LOGIC;
    signal layernorm_compute_va_U0_in_sqrt_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_compute_va_U0_in_sqrt_V_V_write : STD_LOGIC;
    signal layernorm_sqrt_alg_b_U0_ap_start : STD_LOGIC;
    signal layernorm_sqrt_alg_b_U0_ap_done : STD_LOGIC;
    signal layernorm_sqrt_alg_b_U0_ap_continue : STD_LOGIC;
    signal layernorm_sqrt_alg_b_U0_ap_idle : STD_LOGIC;
    signal layernorm_sqrt_alg_b_U0_ap_ready : STD_LOGIC;
    signal layernorm_sqrt_alg_b_U0_n_pipe2_V_V_read : STD_LOGIC;
    signal layernorm_sqrt_alg_b_U0_n_pipe3_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_sqrt_alg_b_U0_n_pipe3_V_V_write : STD_LOGIC;
    signal layernorm_sqrt_alg_b_U0_in_sqrt_V_V_read : STD_LOGIC;
    signal layernorm_sqrt_alg_b_U0_in_compute_y_factor_s_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_sqrt_alg_b_U0_in_compute_y_factor_s_0_write : STD_LOGIC;
    signal layernorm_compute_y_U0_ap_start : STD_LOGIC;
    signal layernorm_compute_y_U0_ap_done : STD_LOGIC;
    signal layernorm_compute_y_U0_ap_continue : STD_LOGIC;
    signal layernorm_compute_y_U0_ap_idle : STD_LOGIC;
    signal layernorm_compute_y_U0_ap_ready : STD_LOGIC;
    signal layernorm_compute_y_U0_start_out : STD_LOGIC;
    signal layernorm_compute_y_U0_start_write : STD_LOGIC;
    signal layernorm_compute_y_U0_n_pipe3_V_V_read : STD_LOGIC;
    signal layernorm_compute_y_U0_n_pipe4_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_compute_y_U0_n_pipe4_V_V_write : STD_LOGIC;
    signal layernorm_compute_y_U0_mean_pipe2_V_V_read : STD_LOGIC;
    signal layernorm_compute_y_U0_in_compute_y_factor_s_0_read : STD_LOGIC;
    signal layernorm_compute_y_U0_in_compute_y_V_V_0_read : STD_LOGIC;
    signal layernorm_compute_y_U0_in_write_V_V_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_compute_y_U0_in_write_V_V_0_write : STD_LOGIC;
    signal layernorm_compute_y_U0_in_compute_y_V_V_1_read : STD_LOGIC;
    signal layernorm_compute_y_U0_in_write_V_V_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_compute_y_U0_in_write_V_V_1_write : STD_LOGIC;
    signal layernorm_compute_y_U0_in_compute_y_V_V_2_read : STD_LOGIC;
    signal layernorm_compute_y_U0_in_write_V_V_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_compute_y_U0_in_write_V_V_2_write : STD_LOGIC;
    signal layernorm_compute_y_U0_in_compute_y_V_V_3_read : STD_LOGIC;
    signal layernorm_compute_y_U0_in_write_V_V_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_compute_y_U0_in_write_V_V_3_write : STD_LOGIC;
    signal layernorm_compute_y_U0_in_compute_y_V_V_4_read : STD_LOGIC;
    signal layernorm_compute_y_U0_in_write_V_V_4_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_compute_y_U0_in_write_V_V_4_write : STD_LOGIC;
    signal layernorm_compute_y_U0_in_compute_y_V_V_5_read : STD_LOGIC;
    signal layernorm_compute_y_U0_in_write_V_V_5_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_compute_y_U0_in_write_V_V_5_write : STD_LOGIC;
    signal layernorm_compute_y_U0_in_compute_y_V_V_6_read : STD_LOGIC;
    signal layernorm_compute_y_U0_in_write_V_V_6_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_compute_y_U0_in_write_V_V_6_write : STD_LOGIC;
    signal layernorm_compute_y_U0_in_compute_y_V_V_7_read : STD_LOGIC;
    signal layernorm_compute_y_U0_in_write_V_V_7_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_compute_y_U0_in_write_V_V_7_write : STD_LOGIC;
    signal layernorm_compute_y_U0_in_compute_y_V_V_8_read : STD_LOGIC;
    signal layernorm_compute_y_U0_in_write_V_V_8_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_compute_y_U0_in_write_V_V_8_write : STD_LOGIC;
    signal layernorm_compute_y_U0_in_compute_y_V_V_9_read : STD_LOGIC;
    signal layernorm_compute_y_U0_in_write_V_V_9_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_compute_y_U0_in_write_V_V_9_write : STD_LOGIC;
    signal layernorm_compute_y_U0_in_compute_y_V_V_10_read : STD_LOGIC;
    signal layernorm_compute_y_U0_in_write_V_V_10_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_compute_y_U0_in_write_V_V_10_write : STD_LOGIC;
    signal layernorm_compute_y_U0_in_compute_y_V_V_11_read : STD_LOGIC;
    signal layernorm_compute_y_U0_in_write_V_V_11_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_compute_y_U0_in_write_V_V_11_write : STD_LOGIC;
    signal layernorm_compute_y_U0_in_compute_y_V_V_12_read : STD_LOGIC;
    signal layernorm_compute_y_U0_in_write_V_V_12_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_compute_y_U0_in_write_V_V_12_write : STD_LOGIC;
    signal layernorm_compute_y_U0_in_compute_y_V_V_13_read : STD_LOGIC;
    signal layernorm_compute_y_U0_in_write_V_V_13_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_compute_y_U0_in_write_V_V_13_write : STD_LOGIC;
    signal layernorm_compute_y_U0_in_compute_y_V_V_14_read : STD_LOGIC;
    signal layernorm_compute_y_U0_in_write_V_V_14_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_compute_y_U0_in_write_V_V_14_write : STD_LOGIC;
    signal layernorm_compute_y_U0_in_compute_y_V_V_15_read : STD_LOGIC;
    signal layernorm_compute_y_U0_in_write_V_V_15_din : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_compute_y_U0_in_write_V_V_15_write : STD_LOGIC;
    signal layernorm_write_U0_ap_start : STD_LOGIC;
    signal layernorm_write_U0_ap_done : STD_LOGIC;
    signal layernorm_write_U0_ap_continue : STD_LOGIC;
    signal layernorm_write_U0_ap_idle : STD_LOGIC;
    signal layernorm_write_U0_ap_ready : STD_LOGIC;
    signal layernorm_write_U0_out_V_data_V_din : STD_LOGIC_VECTOR (511 downto 0);
    signal layernorm_write_U0_out_V_data_V_write : STD_LOGIC;
    signal layernorm_write_U0_out_V_id_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal layernorm_write_U0_out_V_id_V_write : STD_LOGIC;
    signal layernorm_write_U0_out_V_dest_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal layernorm_write_U0_out_V_dest_V_write : STD_LOGIC;
    signal layernorm_write_U0_out_V_user_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal layernorm_write_U0_out_V_user_V_write : STD_LOGIC;
    signal layernorm_write_U0_out_V_last_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal layernorm_write_U0_out_V_last_V_write : STD_LOGIC;
    signal layernorm_write_U0_n_pipe4_V_V_read : STD_LOGIC;
    signal layernorm_write_U0_in_write_V_V_0_read : STD_LOGIC;
    signal layernorm_write_U0_in_write_V_V_1_read : STD_LOGIC;
    signal layernorm_write_U0_in_write_V_V_2_read : STD_LOGIC;
    signal layernorm_write_U0_in_write_V_V_3_read : STD_LOGIC;
    signal layernorm_write_U0_in_write_V_V_4_read : STD_LOGIC;
    signal layernorm_write_U0_in_write_V_V_5_read : STD_LOGIC;
    signal layernorm_write_U0_in_write_V_V_6_read : STD_LOGIC;
    signal layernorm_write_U0_in_write_V_V_7_read : STD_LOGIC;
    signal layernorm_write_U0_in_write_V_V_8_read : STD_LOGIC;
    signal layernorm_write_U0_in_write_V_V_9_read : STD_LOGIC;
    signal layernorm_write_U0_in_write_V_V_10_read : STD_LOGIC;
    signal layernorm_write_U0_in_write_V_V_11_read : STD_LOGIC;
    signal layernorm_write_U0_in_write_V_V_12_read : STD_LOGIC;
    signal layernorm_write_U0_in_write_V_V_13_read : STD_LOGIC;
    signal layernorm_write_U0_in_write_V_V_14_read : STD_LOGIC;
    signal layernorm_write_U0_in_write_V_V_15_read : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal n_pipe1_V_V_full_n : STD_LOGIC;
    signal n_pipe1_V_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal n_pipe1_V_V_empty_n : STD_LOGIC;
    signal mean_pipe1_V_V_full_n : STD_LOGIC;
    signal mean_pipe1_V_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mean_pipe1_V_V_empty_n : STD_LOGIC;
    signal mean_pipe2_V_V_full_n : STD_LOGIC;
    signal mean_pipe2_V_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mean_pipe2_V_V_empty_n : STD_LOGIC;
    signal in_compute_V_V_0_full_n : STD_LOGIC;
    signal in_compute_V_V_0_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_V_V_0_empty_n : STD_LOGIC;
    signal in_compute_y_V_V_0_full_n : STD_LOGIC;
    signal in_compute_y_V_V_0_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_y_V_V_0_empty_n : STD_LOGIC;
    signal in_compute_V_V_1_full_n : STD_LOGIC;
    signal in_compute_V_V_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_V_V_1_empty_n : STD_LOGIC;
    signal in_compute_y_V_V_1_full_n : STD_LOGIC;
    signal in_compute_y_V_V_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_y_V_V_1_empty_n : STD_LOGIC;
    signal in_compute_V_V_2_full_n : STD_LOGIC;
    signal in_compute_V_V_2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_V_V_2_empty_n : STD_LOGIC;
    signal in_compute_y_V_V_2_full_n : STD_LOGIC;
    signal in_compute_y_V_V_2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_y_V_V_2_empty_n : STD_LOGIC;
    signal in_compute_V_V_3_full_n : STD_LOGIC;
    signal in_compute_V_V_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_V_V_3_empty_n : STD_LOGIC;
    signal in_compute_y_V_V_3_full_n : STD_LOGIC;
    signal in_compute_y_V_V_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_y_V_V_3_empty_n : STD_LOGIC;
    signal in_compute_V_V_4_full_n : STD_LOGIC;
    signal in_compute_V_V_4_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_V_V_4_empty_n : STD_LOGIC;
    signal in_compute_y_V_V_4_full_n : STD_LOGIC;
    signal in_compute_y_V_V_4_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_y_V_V_4_empty_n : STD_LOGIC;
    signal in_compute_V_V_5_full_n : STD_LOGIC;
    signal in_compute_V_V_5_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_V_V_5_empty_n : STD_LOGIC;
    signal in_compute_y_V_V_5_full_n : STD_LOGIC;
    signal in_compute_y_V_V_5_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_y_V_V_5_empty_n : STD_LOGIC;
    signal in_compute_V_V_6_full_n : STD_LOGIC;
    signal in_compute_V_V_6_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_V_V_6_empty_n : STD_LOGIC;
    signal in_compute_y_V_V_6_full_n : STD_LOGIC;
    signal in_compute_y_V_V_6_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_y_V_V_6_empty_n : STD_LOGIC;
    signal in_compute_V_V_7_full_n : STD_LOGIC;
    signal in_compute_V_V_7_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_V_V_7_empty_n : STD_LOGIC;
    signal in_compute_y_V_V_7_full_n : STD_LOGIC;
    signal in_compute_y_V_V_7_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_y_V_V_7_empty_n : STD_LOGIC;
    signal in_compute_V_V_8_full_n : STD_LOGIC;
    signal in_compute_V_V_8_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_V_V_8_empty_n : STD_LOGIC;
    signal in_compute_y_V_V_8_full_n : STD_LOGIC;
    signal in_compute_y_V_V_8_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_y_V_V_8_empty_n : STD_LOGIC;
    signal in_compute_V_V_9_full_n : STD_LOGIC;
    signal in_compute_V_V_9_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_V_V_9_empty_n : STD_LOGIC;
    signal in_compute_y_V_V_9_full_n : STD_LOGIC;
    signal in_compute_y_V_V_9_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_y_V_V_9_empty_n : STD_LOGIC;
    signal in_compute_V_V_10_full_n : STD_LOGIC;
    signal in_compute_V_V_10_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_V_V_10_empty_n : STD_LOGIC;
    signal in_compute_y_V_V_10_full_n : STD_LOGIC;
    signal in_compute_y_V_V_10_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_y_V_V_10_empty_n : STD_LOGIC;
    signal in_compute_V_V_11_full_n : STD_LOGIC;
    signal in_compute_V_V_11_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_V_V_11_empty_n : STD_LOGIC;
    signal in_compute_y_V_V_11_full_n : STD_LOGIC;
    signal in_compute_y_V_V_11_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_y_V_V_11_empty_n : STD_LOGIC;
    signal in_compute_V_V_12_full_n : STD_LOGIC;
    signal in_compute_V_V_12_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_V_V_12_empty_n : STD_LOGIC;
    signal in_compute_y_V_V_12_full_n : STD_LOGIC;
    signal in_compute_y_V_V_12_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_y_V_V_12_empty_n : STD_LOGIC;
    signal in_compute_V_V_13_full_n : STD_LOGIC;
    signal in_compute_V_V_13_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_V_V_13_empty_n : STD_LOGIC;
    signal in_compute_y_V_V_13_full_n : STD_LOGIC;
    signal in_compute_y_V_V_13_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_y_V_V_13_empty_n : STD_LOGIC;
    signal in_compute_V_V_14_full_n : STD_LOGIC;
    signal in_compute_V_V_14_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_V_V_14_empty_n : STD_LOGIC;
    signal in_compute_y_V_V_14_full_n : STD_LOGIC;
    signal in_compute_y_V_V_14_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_y_V_V_14_empty_n : STD_LOGIC;
    signal in_compute_V_V_15_full_n : STD_LOGIC;
    signal in_compute_V_V_15_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_V_V_15_empty_n : STD_LOGIC;
    signal in_compute_y_V_V_15_full_n : STD_LOGIC;
    signal in_compute_y_V_V_15_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_y_V_V_15_empty_n : STD_LOGIC;
    signal n_pipe2_V_V_full_n : STD_LOGIC;
    signal n_pipe2_V_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal n_pipe2_V_V_empty_n : STD_LOGIC;
    signal in_sqrt_V_V_full_n : STD_LOGIC;
    signal in_sqrt_V_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_sqrt_V_V_empty_n : STD_LOGIC;
    signal n_pipe3_V_V_full_n : STD_LOGIC;
    signal n_pipe3_V_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal n_pipe3_V_V_empty_n : STD_LOGIC;
    signal in_compute_y_factor_s_0_full_n : STD_LOGIC;
    signal in_compute_y_factor_s_0_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_compute_y_factor_s_0_empty_n : STD_LOGIC;
    signal n_pipe4_V_V_full_n : STD_LOGIC;
    signal n_pipe4_V_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal n_pipe4_V_V_empty_n : STD_LOGIC;
    signal in_write_V_V_0_full_n : STD_LOGIC;
    signal in_write_V_V_0_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_write_V_V_0_empty_n : STD_LOGIC;
    signal in_write_V_V_1_full_n : STD_LOGIC;
    signal in_write_V_V_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_write_V_V_1_empty_n : STD_LOGIC;
    signal in_write_V_V_2_full_n : STD_LOGIC;
    signal in_write_V_V_2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_write_V_V_2_empty_n : STD_LOGIC;
    signal in_write_V_V_3_full_n : STD_LOGIC;
    signal in_write_V_V_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_write_V_V_3_empty_n : STD_LOGIC;
    signal in_write_V_V_4_full_n : STD_LOGIC;
    signal in_write_V_V_4_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_write_V_V_4_empty_n : STD_LOGIC;
    signal in_write_V_V_5_full_n : STD_LOGIC;
    signal in_write_V_V_5_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_write_V_V_5_empty_n : STD_LOGIC;
    signal in_write_V_V_6_full_n : STD_LOGIC;
    signal in_write_V_V_6_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_write_V_V_6_empty_n : STD_LOGIC;
    signal in_write_V_V_7_full_n : STD_LOGIC;
    signal in_write_V_V_7_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_write_V_V_7_empty_n : STD_LOGIC;
    signal in_write_V_V_8_full_n : STD_LOGIC;
    signal in_write_V_V_8_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_write_V_V_8_empty_n : STD_LOGIC;
    signal in_write_V_V_9_full_n : STD_LOGIC;
    signal in_write_V_V_9_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_write_V_V_9_empty_n : STD_LOGIC;
    signal in_write_V_V_10_full_n : STD_LOGIC;
    signal in_write_V_V_10_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_write_V_V_10_empty_n : STD_LOGIC;
    signal in_write_V_V_11_full_n : STD_LOGIC;
    signal in_write_V_V_11_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_write_V_V_11_empty_n : STD_LOGIC;
    signal in_write_V_V_12_full_n : STD_LOGIC;
    signal in_write_V_V_12_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_write_V_V_12_empty_n : STD_LOGIC;
    signal in_write_V_V_13_full_n : STD_LOGIC;
    signal in_write_V_V_13_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_write_V_V_13_empty_n : STD_LOGIC;
    signal in_write_V_V_14_full_n : STD_LOGIC;
    signal in_write_V_V_14_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_write_V_V_14_empty_n : STD_LOGIC;
    signal in_write_V_V_15_full_n : STD_LOGIC;
    signal in_write_V_V_15_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_write_V_V_15_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal start_for_layernorm_compute_va_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_layernorm_compute_va_U0_full_n : STD_LOGIC;
    signal start_for_layernorm_compute_va_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_layernorm_compute_va_U0_empty_n : STD_LOGIC;
    signal start_for_layernorm_compute_y_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_layernorm_compute_y_U0_full_n : STD_LOGIC;
    signal start_for_layernorm_compute_y_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_layernorm_compute_y_U0_empty_n : STD_LOGIC;
    signal start_for_layernorm_sqrt_alg_b_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_layernorm_sqrt_alg_b_U0_full_n : STD_LOGIC;
    signal start_for_layernorm_sqrt_alg_b_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_layernorm_sqrt_alg_b_U0_empty_n : STD_LOGIC;
    signal layernorm_sqrt_alg_b_U0_start_full_n : STD_LOGIC;
    signal layernorm_sqrt_alg_b_U0_start_write : STD_LOGIC;
    signal start_for_layernorm_write_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_layernorm_write_U0_full_n : STD_LOGIC;
    signal start_for_layernorm_write_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_layernorm_write_U0_empty_n : STD_LOGIC;
    signal layernorm_write_U0_start_full_n : STD_LOGIC;
    signal layernorm_write_U0_start_write : STD_LOGIC;

    component layernorm_save_data IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_data_V_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        in_V_data_V_empty_n : IN STD_LOGIC;
        in_V_data_V_read : OUT STD_LOGIC;
        in_V_id_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        in_V_id_V_empty_n : IN STD_LOGIC;
        in_V_id_V_read : OUT STD_LOGIC;
        in_V_dest_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        in_V_dest_V_empty_n : IN STD_LOGIC;
        in_V_dest_V_read : OUT STD_LOGIC;
        in_V_user_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_user_V_empty_n : IN STD_LOGIC;
        in_V_user_V_read : OUT STD_LOGIC;
        in_V_last_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        in_V_last_V_empty_n : IN STD_LOGIC;
        in_V_last_V_read : OUT STD_LOGIC;
        n_pipe1_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        n_pipe1_V_V_full_n : IN STD_LOGIC;
        n_pipe1_V_V_write : OUT STD_LOGIC;
        mean_pipe1_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mean_pipe1_V_V_full_n : IN STD_LOGIC;
        mean_pipe1_V_V_write : OUT STD_LOGIC;
        mean_pipe2_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mean_pipe2_V_V_full_n : IN STD_LOGIC;
        mean_pipe2_V_V_write : OUT STD_LOGIC;
        in_compute_V_V_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_0_full_n : IN STD_LOGIC;
        in_compute_V_V_0_write : OUT STD_LOGIC;
        in_compute_y_V_V_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_0_full_n : IN STD_LOGIC;
        in_compute_y_V_V_0_write : OUT STD_LOGIC;
        in_compute_V_V_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_1_full_n : IN STD_LOGIC;
        in_compute_V_V_1_write : OUT STD_LOGIC;
        in_compute_y_V_V_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_1_full_n : IN STD_LOGIC;
        in_compute_y_V_V_1_write : OUT STD_LOGIC;
        in_compute_V_V_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_2_full_n : IN STD_LOGIC;
        in_compute_V_V_2_write : OUT STD_LOGIC;
        in_compute_y_V_V_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_2_full_n : IN STD_LOGIC;
        in_compute_y_V_V_2_write : OUT STD_LOGIC;
        in_compute_V_V_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_3_full_n : IN STD_LOGIC;
        in_compute_V_V_3_write : OUT STD_LOGIC;
        in_compute_y_V_V_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_3_full_n : IN STD_LOGIC;
        in_compute_y_V_V_3_write : OUT STD_LOGIC;
        in_compute_V_V_4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_4_full_n : IN STD_LOGIC;
        in_compute_V_V_4_write : OUT STD_LOGIC;
        in_compute_y_V_V_4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_4_full_n : IN STD_LOGIC;
        in_compute_y_V_V_4_write : OUT STD_LOGIC;
        in_compute_V_V_5_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_5_full_n : IN STD_LOGIC;
        in_compute_V_V_5_write : OUT STD_LOGIC;
        in_compute_y_V_V_5_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_5_full_n : IN STD_LOGIC;
        in_compute_y_V_V_5_write : OUT STD_LOGIC;
        in_compute_V_V_6_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_6_full_n : IN STD_LOGIC;
        in_compute_V_V_6_write : OUT STD_LOGIC;
        in_compute_y_V_V_6_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_6_full_n : IN STD_LOGIC;
        in_compute_y_V_V_6_write : OUT STD_LOGIC;
        in_compute_V_V_7_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_7_full_n : IN STD_LOGIC;
        in_compute_V_V_7_write : OUT STD_LOGIC;
        in_compute_y_V_V_7_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_7_full_n : IN STD_LOGIC;
        in_compute_y_V_V_7_write : OUT STD_LOGIC;
        in_compute_V_V_8_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_8_full_n : IN STD_LOGIC;
        in_compute_V_V_8_write : OUT STD_LOGIC;
        in_compute_y_V_V_8_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_8_full_n : IN STD_LOGIC;
        in_compute_y_V_V_8_write : OUT STD_LOGIC;
        in_compute_V_V_9_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_9_full_n : IN STD_LOGIC;
        in_compute_V_V_9_write : OUT STD_LOGIC;
        in_compute_y_V_V_9_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_9_full_n : IN STD_LOGIC;
        in_compute_y_V_V_9_write : OUT STD_LOGIC;
        in_compute_V_V_10_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_10_full_n : IN STD_LOGIC;
        in_compute_V_V_10_write : OUT STD_LOGIC;
        in_compute_y_V_V_10_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_10_full_n : IN STD_LOGIC;
        in_compute_y_V_V_10_write : OUT STD_LOGIC;
        in_compute_V_V_11_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_11_full_n : IN STD_LOGIC;
        in_compute_V_V_11_write : OUT STD_LOGIC;
        in_compute_y_V_V_11_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_11_full_n : IN STD_LOGIC;
        in_compute_y_V_V_11_write : OUT STD_LOGIC;
        in_compute_V_V_12_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_12_full_n : IN STD_LOGIC;
        in_compute_V_V_12_write : OUT STD_LOGIC;
        in_compute_y_V_V_12_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_12_full_n : IN STD_LOGIC;
        in_compute_y_V_V_12_write : OUT STD_LOGIC;
        in_compute_V_V_13_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_13_full_n : IN STD_LOGIC;
        in_compute_V_V_13_write : OUT STD_LOGIC;
        in_compute_y_V_V_13_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_13_full_n : IN STD_LOGIC;
        in_compute_y_V_V_13_write : OUT STD_LOGIC;
        in_compute_V_V_14_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_14_full_n : IN STD_LOGIC;
        in_compute_V_V_14_write : OUT STD_LOGIC;
        in_compute_y_V_V_14_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_14_full_n : IN STD_LOGIC;
        in_compute_y_V_V_14_write : OUT STD_LOGIC;
        in_compute_V_V_15_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_15_full_n : IN STD_LOGIC;
        in_compute_V_V_15_write : OUT STD_LOGIC;
        in_compute_y_V_V_15_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_15_full_n : IN STD_LOGIC;
        in_compute_y_V_V_15_write : OUT STD_LOGIC );
    end component;


    component layernorm_compute_va IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        n_pipe1_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        n_pipe1_V_V_empty_n : IN STD_LOGIC;
        n_pipe1_V_V_read : OUT STD_LOGIC;
        n_pipe2_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        n_pipe2_V_V_full_n : IN STD_LOGIC;
        n_pipe2_V_V_write : OUT STD_LOGIC;
        mean_pipe1_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mean_pipe1_V_V_empty_n : IN STD_LOGIC;
        mean_pipe1_V_V_read : OUT STD_LOGIC;
        in_compute_V_V_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_0_empty_n : IN STD_LOGIC;
        in_compute_V_V_0_read : OUT STD_LOGIC;
        in_compute_V_V_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_1_empty_n : IN STD_LOGIC;
        in_compute_V_V_1_read : OUT STD_LOGIC;
        in_compute_V_V_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_2_empty_n : IN STD_LOGIC;
        in_compute_V_V_2_read : OUT STD_LOGIC;
        in_compute_V_V_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_3_empty_n : IN STD_LOGIC;
        in_compute_V_V_3_read : OUT STD_LOGIC;
        in_compute_V_V_4_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_4_empty_n : IN STD_LOGIC;
        in_compute_V_V_4_read : OUT STD_LOGIC;
        in_compute_V_V_5_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_5_empty_n : IN STD_LOGIC;
        in_compute_V_V_5_read : OUT STD_LOGIC;
        in_compute_V_V_6_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_6_empty_n : IN STD_LOGIC;
        in_compute_V_V_6_read : OUT STD_LOGIC;
        in_compute_V_V_7_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_7_empty_n : IN STD_LOGIC;
        in_compute_V_V_7_read : OUT STD_LOGIC;
        in_compute_V_V_8_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_8_empty_n : IN STD_LOGIC;
        in_compute_V_V_8_read : OUT STD_LOGIC;
        in_compute_V_V_9_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_9_empty_n : IN STD_LOGIC;
        in_compute_V_V_9_read : OUT STD_LOGIC;
        in_compute_V_V_10_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_10_empty_n : IN STD_LOGIC;
        in_compute_V_V_10_read : OUT STD_LOGIC;
        in_compute_V_V_11_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_11_empty_n : IN STD_LOGIC;
        in_compute_V_V_11_read : OUT STD_LOGIC;
        in_compute_V_V_12_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_12_empty_n : IN STD_LOGIC;
        in_compute_V_V_12_read : OUT STD_LOGIC;
        in_compute_V_V_13_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_13_empty_n : IN STD_LOGIC;
        in_compute_V_V_13_read : OUT STD_LOGIC;
        in_compute_V_V_14_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_14_empty_n : IN STD_LOGIC;
        in_compute_V_V_14_read : OUT STD_LOGIC;
        in_compute_V_V_15_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_V_V_15_empty_n : IN STD_LOGIC;
        in_compute_V_V_15_read : OUT STD_LOGIC;
        in_sqrt_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_sqrt_V_V_full_n : IN STD_LOGIC;
        in_sqrt_V_V_write : OUT STD_LOGIC );
    end component;


    component layernorm_sqrt_alg_b IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        n_pipe2_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        n_pipe2_V_V_empty_n : IN STD_LOGIC;
        n_pipe2_V_V_read : OUT STD_LOGIC;
        n_pipe3_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        n_pipe3_V_V_full_n : IN STD_LOGIC;
        n_pipe3_V_V_write : OUT STD_LOGIC;
        in_sqrt_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_sqrt_V_V_empty_n : IN STD_LOGIC;
        in_sqrt_V_V_read : OUT STD_LOGIC;
        in_compute_y_factor_s_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_factor_s_0_full_n : IN STD_LOGIC;
        in_compute_y_factor_s_0_write : OUT STD_LOGIC );
    end component;


    component layernorm_compute_y IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        n_pipe3_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        n_pipe3_V_V_empty_n : IN STD_LOGIC;
        n_pipe3_V_V_read : OUT STD_LOGIC;
        n_pipe4_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        n_pipe4_V_V_full_n : IN STD_LOGIC;
        n_pipe4_V_V_write : OUT STD_LOGIC;
        mean_pipe2_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mean_pipe2_V_V_empty_n : IN STD_LOGIC;
        mean_pipe2_V_V_read : OUT STD_LOGIC;
        in_compute_y_factor_s_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_factor_s_0_empty_n : IN STD_LOGIC;
        in_compute_y_factor_s_0_read : OUT STD_LOGIC;
        in_compute_y_V_V_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_0_empty_n : IN STD_LOGIC;
        in_compute_y_V_V_0_read : OUT STD_LOGIC;
        in_write_V_V_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_0_full_n : IN STD_LOGIC;
        in_write_V_V_0_write : OUT STD_LOGIC;
        in_compute_y_V_V_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_1_empty_n : IN STD_LOGIC;
        in_compute_y_V_V_1_read : OUT STD_LOGIC;
        in_write_V_V_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_1_full_n : IN STD_LOGIC;
        in_write_V_V_1_write : OUT STD_LOGIC;
        in_compute_y_V_V_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_2_empty_n : IN STD_LOGIC;
        in_compute_y_V_V_2_read : OUT STD_LOGIC;
        in_write_V_V_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_2_full_n : IN STD_LOGIC;
        in_write_V_V_2_write : OUT STD_LOGIC;
        in_compute_y_V_V_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_3_empty_n : IN STD_LOGIC;
        in_compute_y_V_V_3_read : OUT STD_LOGIC;
        in_write_V_V_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_3_full_n : IN STD_LOGIC;
        in_write_V_V_3_write : OUT STD_LOGIC;
        in_compute_y_V_V_4_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_4_empty_n : IN STD_LOGIC;
        in_compute_y_V_V_4_read : OUT STD_LOGIC;
        in_write_V_V_4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_4_full_n : IN STD_LOGIC;
        in_write_V_V_4_write : OUT STD_LOGIC;
        in_compute_y_V_V_5_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_5_empty_n : IN STD_LOGIC;
        in_compute_y_V_V_5_read : OUT STD_LOGIC;
        in_write_V_V_5_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_5_full_n : IN STD_LOGIC;
        in_write_V_V_5_write : OUT STD_LOGIC;
        in_compute_y_V_V_6_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_6_empty_n : IN STD_LOGIC;
        in_compute_y_V_V_6_read : OUT STD_LOGIC;
        in_write_V_V_6_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_6_full_n : IN STD_LOGIC;
        in_write_V_V_6_write : OUT STD_LOGIC;
        in_compute_y_V_V_7_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_7_empty_n : IN STD_LOGIC;
        in_compute_y_V_V_7_read : OUT STD_LOGIC;
        in_write_V_V_7_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_7_full_n : IN STD_LOGIC;
        in_write_V_V_7_write : OUT STD_LOGIC;
        in_compute_y_V_V_8_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_8_empty_n : IN STD_LOGIC;
        in_compute_y_V_V_8_read : OUT STD_LOGIC;
        in_write_V_V_8_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_8_full_n : IN STD_LOGIC;
        in_write_V_V_8_write : OUT STD_LOGIC;
        in_compute_y_V_V_9_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_9_empty_n : IN STD_LOGIC;
        in_compute_y_V_V_9_read : OUT STD_LOGIC;
        in_write_V_V_9_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_9_full_n : IN STD_LOGIC;
        in_write_V_V_9_write : OUT STD_LOGIC;
        in_compute_y_V_V_10_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_10_empty_n : IN STD_LOGIC;
        in_compute_y_V_V_10_read : OUT STD_LOGIC;
        in_write_V_V_10_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_10_full_n : IN STD_LOGIC;
        in_write_V_V_10_write : OUT STD_LOGIC;
        in_compute_y_V_V_11_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_11_empty_n : IN STD_LOGIC;
        in_compute_y_V_V_11_read : OUT STD_LOGIC;
        in_write_V_V_11_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_11_full_n : IN STD_LOGIC;
        in_write_V_V_11_write : OUT STD_LOGIC;
        in_compute_y_V_V_12_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_12_empty_n : IN STD_LOGIC;
        in_compute_y_V_V_12_read : OUT STD_LOGIC;
        in_write_V_V_12_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_12_full_n : IN STD_LOGIC;
        in_write_V_V_12_write : OUT STD_LOGIC;
        in_compute_y_V_V_13_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_13_empty_n : IN STD_LOGIC;
        in_compute_y_V_V_13_read : OUT STD_LOGIC;
        in_write_V_V_13_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_13_full_n : IN STD_LOGIC;
        in_write_V_V_13_write : OUT STD_LOGIC;
        in_compute_y_V_V_14_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_14_empty_n : IN STD_LOGIC;
        in_compute_y_V_V_14_read : OUT STD_LOGIC;
        in_write_V_V_14_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_14_full_n : IN STD_LOGIC;
        in_write_V_V_14_write : OUT STD_LOGIC;
        in_compute_y_V_V_15_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_compute_y_V_V_15_empty_n : IN STD_LOGIC;
        in_compute_y_V_V_15_read : OUT STD_LOGIC;
        in_write_V_V_15_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_15_full_n : IN STD_LOGIC;
        in_write_V_V_15_write : OUT STD_LOGIC );
    end component;


    component layernorm_write IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_V_data_V_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        out_V_data_V_full_n : IN STD_LOGIC;
        out_V_data_V_write : OUT STD_LOGIC;
        out_V_id_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_V_id_V_full_n : IN STD_LOGIC;
        out_V_id_V_write : OUT STD_LOGIC;
        out_V_dest_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_V_dest_V_full_n : IN STD_LOGIC;
        out_V_dest_V_write : OUT STD_LOGIC;
        out_V_user_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_user_V_full_n : IN STD_LOGIC;
        out_V_user_V_write : OUT STD_LOGIC;
        out_V_last_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_V_last_V_full_n : IN STD_LOGIC;
        out_V_last_V_write : OUT STD_LOGIC;
        n_pipe4_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        n_pipe4_V_V_empty_n : IN STD_LOGIC;
        n_pipe4_V_V_read : OUT STD_LOGIC;
        in_write_V_V_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_0_empty_n : IN STD_LOGIC;
        in_write_V_V_0_read : OUT STD_LOGIC;
        in_write_V_V_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_1_empty_n : IN STD_LOGIC;
        in_write_V_V_1_read : OUT STD_LOGIC;
        in_write_V_V_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_2_empty_n : IN STD_LOGIC;
        in_write_V_V_2_read : OUT STD_LOGIC;
        in_write_V_V_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_3_empty_n : IN STD_LOGIC;
        in_write_V_V_3_read : OUT STD_LOGIC;
        in_write_V_V_4_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_4_empty_n : IN STD_LOGIC;
        in_write_V_V_4_read : OUT STD_LOGIC;
        in_write_V_V_5_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_5_empty_n : IN STD_LOGIC;
        in_write_V_V_5_read : OUT STD_LOGIC;
        in_write_V_V_6_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_6_empty_n : IN STD_LOGIC;
        in_write_V_V_6_read : OUT STD_LOGIC;
        in_write_V_V_7_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_7_empty_n : IN STD_LOGIC;
        in_write_V_V_7_read : OUT STD_LOGIC;
        in_write_V_V_8_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_8_empty_n : IN STD_LOGIC;
        in_write_V_V_8_read : OUT STD_LOGIC;
        in_write_V_V_9_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_9_empty_n : IN STD_LOGIC;
        in_write_V_V_9_read : OUT STD_LOGIC;
        in_write_V_V_10_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_10_empty_n : IN STD_LOGIC;
        in_write_V_V_10_read : OUT STD_LOGIC;
        in_write_V_V_11_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_11_empty_n : IN STD_LOGIC;
        in_write_V_V_11_read : OUT STD_LOGIC;
        in_write_V_V_12_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_12_empty_n : IN STD_LOGIC;
        in_write_V_V_12_read : OUT STD_LOGIC;
        in_write_V_V_13_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_13_empty_n : IN STD_LOGIC;
        in_write_V_V_13_read : OUT STD_LOGIC;
        in_write_V_V_14_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_14_empty_n : IN STD_LOGIC;
        in_write_V_V_14_read : OUT STD_LOGIC;
        in_write_V_V_15_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_write_V_V_15_empty_n : IN STD_LOGIC;
        in_write_V_V_15_read : OUT STD_LOGIC );
    end component;


    component fifo_w32_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w32_d145_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_layernorm_compute_va_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_layernorm_compute_y_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_layernorm_sqrt_alg_b_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_layernorm_write_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    layernorm_save_data_U0 : component layernorm_save_data
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => layernorm_save_data_U0_ap_start,
        start_full_n => layernorm_save_data_U0_start_full_n,
        ap_done => layernorm_save_data_U0_ap_done,
        ap_continue => layernorm_save_data_U0_ap_continue,
        ap_idle => layernorm_save_data_U0_ap_idle,
        ap_ready => layernorm_save_data_U0_ap_ready,
        start_out => layernorm_save_data_U0_start_out,
        start_write => layernorm_save_data_U0_start_write,
        in_V_data_V_dout => in_V_data_V_dout,
        in_V_data_V_empty_n => in_V_data_V_empty_n,
        in_V_data_V_read => layernorm_save_data_U0_in_V_data_V_read,
        in_V_id_V_dout => in_V_id_V_dout,
        in_V_id_V_empty_n => in_V_id_V_empty_n,
        in_V_id_V_read => layernorm_save_data_U0_in_V_id_V_read,
        in_V_dest_V_dout => in_V_dest_V_dout,
        in_V_dest_V_empty_n => in_V_dest_V_empty_n,
        in_V_dest_V_read => layernorm_save_data_U0_in_V_dest_V_read,
        in_V_user_V_dout => in_V_user_V_dout,
        in_V_user_V_empty_n => in_V_user_V_empty_n,
        in_V_user_V_read => layernorm_save_data_U0_in_V_user_V_read,
        in_V_last_V_dout => in_V_last_V_dout,
        in_V_last_V_empty_n => in_V_last_V_empty_n,
        in_V_last_V_read => layernorm_save_data_U0_in_V_last_V_read,
        n_pipe1_V_V_din => layernorm_save_data_U0_n_pipe1_V_V_din,
        n_pipe1_V_V_full_n => n_pipe1_V_V_full_n,
        n_pipe1_V_V_write => layernorm_save_data_U0_n_pipe1_V_V_write,
        mean_pipe1_V_V_din => layernorm_save_data_U0_mean_pipe1_V_V_din,
        mean_pipe1_V_V_full_n => mean_pipe1_V_V_full_n,
        mean_pipe1_V_V_write => layernorm_save_data_U0_mean_pipe1_V_V_write,
        mean_pipe2_V_V_din => layernorm_save_data_U0_mean_pipe2_V_V_din,
        mean_pipe2_V_V_full_n => mean_pipe2_V_V_full_n,
        mean_pipe2_V_V_write => layernorm_save_data_U0_mean_pipe2_V_V_write,
        in_compute_V_V_0_din => layernorm_save_data_U0_in_compute_V_V_0_din,
        in_compute_V_V_0_full_n => in_compute_V_V_0_full_n,
        in_compute_V_V_0_write => layernorm_save_data_U0_in_compute_V_V_0_write,
        in_compute_y_V_V_0_din => layernorm_save_data_U0_in_compute_y_V_V_0_din,
        in_compute_y_V_V_0_full_n => in_compute_y_V_V_0_full_n,
        in_compute_y_V_V_0_write => layernorm_save_data_U0_in_compute_y_V_V_0_write,
        in_compute_V_V_1_din => layernorm_save_data_U0_in_compute_V_V_1_din,
        in_compute_V_V_1_full_n => in_compute_V_V_1_full_n,
        in_compute_V_V_1_write => layernorm_save_data_U0_in_compute_V_V_1_write,
        in_compute_y_V_V_1_din => layernorm_save_data_U0_in_compute_y_V_V_1_din,
        in_compute_y_V_V_1_full_n => in_compute_y_V_V_1_full_n,
        in_compute_y_V_V_1_write => layernorm_save_data_U0_in_compute_y_V_V_1_write,
        in_compute_V_V_2_din => layernorm_save_data_U0_in_compute_V_V_2_din,
        in_compute_V_V_2_full_n => in_compute_V_V_2_full_n,
        in_compute_V_V_2_write => layernorm_save_data_U0_in_compute_V_V_2_write,
        in_compute_y_V_V_2_din => layernorm_save_data_U0_in_compute_y_V_V_2_din,
        in_compute_y_V_V_2_full_n => in_compute_y_V_V_2_full_n,
        in_compute_y_V_V_2_write => layernorm_save_data_U0_in_compute_y_V_V_2_write,
        in_compute_V_V_3_din => layernorm_save_data_U0_in_compute_V_V_3_din,
        in_compute_V_V_3_full_n => in_compute_V_V_3_full_n,
        in_compute_V_V_3_write => layernorm_save_data_U0_in_compute_V_V_3_write,
        in_compute_y_V_V_3_din => layernorm_save_data_U0_in_compute_y_V_V_3_din,
        in_compute_y_V_V_3_full_n => in_compute_y_V_V_3_full_n,
        in_compute_y_V_V_3_write => layernorm_save_data_U0_in_compute_y_V_V_3_write,
        in_compute_V_V_4_din => layernorm_save_data_U0_in_compute_V_V_4_din,
        in_compute_V_V_4_full_n => in_compute_V_V_4_full_n,
        in_compute_V_V_4_write => layernorm_save_data_U0_in_compute_V_V_4_write,
        in_compute_y_V_V_4_din => layernorm_save_data_U0_in_compute_y_V_V_4_din,
        in_compute_y_V_V_4_full_n => in_compute_y_V_V_4_full_n,
        in_compute_y_V_V_4_write => layernorm_save_data_U0_in_compute_y_V_V_4_write,
        in_compute_V_V_5_din => layernorm_save_data_U0_in_compute_V_V_5_din,
        in_compute_V_V_5_full_n => in_compute_V_V_5_full_n,
        in_compute_V_V_5_write => layernorm_save_data_U0_in_compute_V_V_5_write,
        in_compute_y_V_V_5_din => layernorm_save_data_U0_in_compute_y_V_V_5_din,
        in_compute_y_V_V_5_full_n => in_compute_y_V_V_5_full_n,
        in_compute_y_V_V_5_write => layernorm_save_data_U0_in_compute_y_V_V_5_write,
        in_compute_V_V_6_din => layernorm_save_data_U0_in_compute_V_V_6_din,
        in_compute_V_V_6_full_n => in_compute_V_V_6_full_n,
        in_compute_V_V_6_write => layernorm_save_data_U0_in_compute_V_V_6_write,
        in_compute_y_V_V_6_din => layernorm_save_data_U0_in_compute_y_V_V_6_din,
        in_compute_y_V_V_6_full_n => in_compute_y_V_V_6_full_n,
        in_compute_y_V_V_6_write => layernorm_save_data_U0_in_compute_y_V_V_6_write,
        in_compute_V_V_7_din => layernorm_save_data_U0_in_compute_V_V_7_din,
        in_compute_V_V_7_full_n => in_compute_V_V_7_full_n,
        in_compute_V_V_7_write => layernorm_save_data_U0_in_compute_V_V_7_write,
        in_compute_y_V_V_7_din => layernorm_save_data_U0_in_compute_y_V_V_7_din,
        in_compute_y_V_V_7_full_n => in_compute_y_V_V_7_full_n,
        in_compute_y_V_V_7_write => layernorm_save_data_U0_in_compute_y_V_V_7_write,
        in_compute_V_V_8_din => layernorm_save_data_U0_in_compute_V_V_8_din,
        in_compute_V_V_8_full_n => in_compute_V_V_8_full_n,
        in_compute_V_V_8_write => layernorm_save_data_U0_in_compute_V_V_8_write,
        in_compute_y_V_V_8_din => layernorm_save_data_U0_in_compute_y_V_V_8_din,
        in_compute_y_V_V_8_full_n => in_compute_y_V_V_8_full_n,
        in_compute_y_V_V_8_write => layernorm_save_data_U0_in_compute_y_V_V_8_write,
        in_compute_V_V_9_din => layernorm_save_data_U0_in_compute_V_V_9_din,
        in_compute_V_V_9_full_n => in_compute_V_V_9_full_n,
        in_compute_V_V_9_write => layernorm_save_data_U0_in_compute_V_V_9_write,
        in_compute_y_V_V_9_din => layernorm_save_data_U0_in_compute_y_V_V_9_din,
        in_compute_y_V_V_9_full_n => in_compute_y_V_V_9_full_n,
        in_compute_y_V_V_9_write => layernorm_save_data_U0_in_compute_y_V_V_9_write,
        in_compute_V_V_10_din => layernorm_save_data_U0_in_compute_V_V_10_din,
        in_compute_V_V_10_full_n => in_compute_V_V_10_full_n,
        in_compute_V_V_10_write => layernorm_save_data_U0_in_compute_V_V_10_write,
        in_compute_y_V_V_10_din => layernorm_save_data_U0_in_compute_y_V_V_10_din,
        in_compute_y_V_V_10_full_n => in_compute_y_V_V_10_full_n,
        in_compute_y_V_V_10_write => layernorm_save_data_U0_in_compute_y_V_V_10_write,
        in_compute_V_V_11_din => layernorm_save_data_U0_in_compute_V_V_11_din,
        in_compute_V_V_11_full_n => in_compute_V_V_11_full_n,
        in_compute_V_V_11_write => layernorm_save_data_U0_in_compute_V_V_11_write,
        in_compute_y_V_V_11_din => layernorm_save_data_U0_in_compute_y_V_V_11_din,
        in_compute_y_V_V_11_full_n => in_compute_y_V_V_11_full_n,
        in_compute_y_V_V_11_write => layernorm_save_data_U0_in_compute_y_V_V_11_write,
        in_compute_V_V_12_din => layernorm_save_data_U0_in_compute_V_V_12_din,
        in_compute_V_V_12_full_n => in_compute_V_V_12_full_n,
        in_compute_V_V_12_write => layernorm_save_data_U0_in_compute_V_V_12_write,
        in_compute_y_V_V_12_din => layernorm_save_data_U0_in_compute_y_V_V_12_din,
        in_compute_y_V_V_12_full_n => in_compute_y_V_V_12_full_n,
        in_compute_y_V_V_12_write => layernorm_save_data_U0_in_compute_y_V_V_12_write,
        in_compute_V_V_13_din => layernorm_save_data_U0_in_compute_V_V_13_din,
        in_compute_V_V_13_full_n => in_compute_V_V_13_full_n,
        in_compute_V_V_13_write => layernorm_save_data_U0_in_compute_V_V_13_write,
        in_compute_y_V_V_13_din => layernorm_save_data_U0_in_compute_y_V_V_13_din,
        in_compute_y_V_V_13_full_n => in_compute_y_V_V_13_full_n,
        in_compute_y_V_V_13_write => layernorm_save_data_U0_in_compute_y_V_V_13_write,
        in_compute_V_V_14_din => layernorm_save_data_U0_in_compute_V_V_14_din,
        in_compute_V_V_14_full_n => in_compute_V_V_14_full_n,
        in_compute_V_V_14_write => layernorm_save_data_U0_in_compute_V_V_14_write,
        in_compute_y_V_V_14_din => layernorm_save_data_U0_in_compute_y_V_V_14_din,
        in_compute_y_V_V_14_full_n => in_compute_y_V_V_14_full_n,
        in_compute_y_V_V_14_write => layernorm_save_data_U0_in_compute_y_V_V_14_write,
        in_compute_V_V_15_din => layernorm_save_data_U0_in_compute_V_V_15_din,
        in_compute_V_V_15_full_n => in_compute_V_V_15_full_n,
        in_compute_V_V_15_write => layernorm_save_data_U0_in_compute_V_V_15_write,
        in_compute_y_V_V_15_din => layernorm_save_data_U0_in_compute_y_V_V_15_din,
        in_compute_y_V_V_15_full_n => in_compute_y_V_V_15_full_n,
        in_compute_y_V_V_15_write => layernorm_save_data_U0_in_compute_y_V_V_15_write);

    layernorm_compute_va_U0 : component layernorm_compute_va
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => layernorm_compute_va_U0_ap_start,
        start_full_n => start_for_layernorm_sqrt_alg_b_U0_full_n,
        ap_done => layernorm_compute_va_U0_ap_done,
        ap_continue => layernorm_compute_va_U0_ap_continue,
        ap_idle => layernorm_compute_va_U0_ap_idle,
        ap_ready => layernorm_compute_va_U0_ap_ready,
        start_out => layernorm_compute_va_U0_start_out,
        start_write => layernorm_compute_va_U0_start_write,
        n_pipe1_V_V_dout => n_pipe1_V_V_dout,
        n_pipe1_V_V_empty_n => n_pipe1_V_V_empty_n,
        n_pipe1_V_V_read => layernorm_compute_va_U0_n_pipe1_V_V_read,
        n_pipe2_V_V_din => layernorm_compute_va_U0_n_pipe2_V_V_din,
        n_pipe2_V_V_full_n => n_pipe2_V_V_full_n,
        n_pipe2_V_V_write => layernorm_compute_va_U0_n_pipe2_V_V_write,
        mean_pipe1_V_V_dout => mean_pipe1_V_V_dout,
        mean_pipe1_V_V_empty_n => mean_pipe1_V_V_empty_n,
        mean_pipe1_V_V_read => layernorm_compute_va_U0_mean_pipe1_V_V_read,
        in_compute_V_V_0_dout => in_compute_V_V_0_dout,
        in_compute_V_V_0_empty_n => in_compute_V_V_0_empty_n,
        in_compute_V_V_0_read => layernorm_compute_va_U0_in_compute_V_V_0_read,
        in_compute_V_V_1_dout => in_compute_V_V_1_dout,
        in_compute_V_V_1_empty_n => in_compute_V_V_1_empty_n,
        in_compute_V_V_1_read => layernorm_compute_va_U0_in_compute_V_V_1_read,
        in_compute_V_V_2_dout => in_compute_V_V_2_dout,
        in_compute_V_V_2_empty_n => in_compute_V_V_2_empty_n,
        in_compute_V_V_2_read => layernorm_compute_va_U0_in_compute_V_V_2_read,
        in_compute_V_V_3_dout => in_compute_V_V_3_dout,
        in_compute_V_V_3_empty_n => in_compute_V_V_3_empty_n,
        in_compute_V_V_3_read => layernorm_compute_va_U0_in_compute_V_V_3_read,
        in_compute_V_V_4_dout => in_compute_V_V_4_dout,
        in_compute_V_V_4_empty_n => in_compute_V_V_4_empty_n,
        in_compute_V_V_4_read => layernorm_compute_va_U0_in_compute_V_V_4_read,
        in_compute_V_V_5_dout => in_compute_V_V_5_dout,
        in_compute_V_V_5_empty_n => in_compute_V_V_5_empty_n,
        in_compute_V_V_5_read => layernorm_compute_va_U0_in_compute_V_V_5_read,
        in_compute_V_V_6_dout => in_compute_V_V_6_dout,
        in_compute_V_V_6_empty_n => in_compute_V_V_6_empty_n,
        in_compute_V_V_6_read => layernorm_compute_va_U0_in_compute_V_V_6_read,
        in_compute_V_V_7_dout => in_compute_V_V_7_dout,
        in_compute_V_V_7_empty_n => in_compute_V_V_7_empty_n,
        in_compute_V_V_7_read => layernorm_compute_va_U0_in_compute_V_V_7_read,
        in_compute_V_V_8_dout => in_compute_V_V_8_dout,
        in_compute_V_V_8_empty_n => in_compute_V_V_8_empty_n,
        in_compute_V_V_8_read => layernorm_compute_va_U0_in_compute_V_V_8_read,
        in_compute_V_V_9_dout => in_compute_V_V_9_dout,
        in_compute_V_V_9_empty_n => in_compute_V_V_9_empty_n,
        in_compute_V_V_9_read => layernorm_compute_va_U0_in_compute_V_V_9_read,
        in_compute_V_V_10_dout => in_compute_V_V_10_dout,
        in_compute_V_V_10_empty_n => in_compute_V_V_10_empty_n,
        in_compute_V_V_10_read => layernorm_compute_va_U0_in_compute_V_V_10_read,
        in_compute_V_V_11_dout => in_compute_V_V_11_dout,
        in_compute_V_V_11_empty_n => in_compute_V_V_11_empty_n,
        in_compute_V_V_11_read => layernorm_compute_va_U0_in_compute_V_V_11_read,
        in_compute_V_V_12_dout => in_compute_V_V_12_dout,
        in_compute_V_V_12_empty_n => in_compute_V_V_12_empty_n,
        in_compute_V_V_12_read => layernorm_compute_va_U0_in_compute_V_V_12_read,
        in_compute_V_V_13_dout => in_compute_V_V_13_dout,
        in_compute_V_V_13_empty_n => in_compute_V_V_13_empty_n,
        in_compute_V_V_13_read => layernorm_compute_va_U0_in_compute_V_V_13_read,
        in_compute_V_V_14_dout => in_compute_V_V_14_dout,
        in_compute_V_V_14_empty_n => in_compute_V_V_14_empty_n,
        in_compute_V_V_14_read => layernorm_compute_va_U0_in_compute_V_V_14_read,
        in_compute_V_V_15_dout => in_compute_V_V_15_dout,
        in_compute_V_V_15_empty_n => in_compute_V_V_15_empty_n,
        in_compute_V_V_15_read => layernorm_compute_va_U0_in_compute_V_V_15_read,
        in_sqrt_V_V_din => layernorm_compute_va_U0_in_sqrt_V_V_din,
        in_sqrt_V_V_full_n => in_sqrt_V_V_full_n,
        in_sqrt_V_V_write => layernorm_compute_va_U0_in_sqrt_V_V_write);

    layernorm_sqrt_alg_b_U0 : component layernorm_sqrt_alg_b
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => layernorm_sqrt_alg_b_U0_ap_start,
        ap_done => layernorm_sqrt_alg_b_U0_ap_done,
        ap_continue => layernorm_sqrt_alg_b_U0_ap_continue,
        ap_idle => layernorm_sqrt_alg_b_U0_ap_idle,
        ap_ready => layernorm_sqrt_alg_b_U0_ap_ready,
        n_pipe2_V_V_dout => n_pipe2_V_V_dout,
        n_pipe2_V_V_empty_n => n_pipe2_V_V_empty_n,
        n_pipe2_V_V_read => layernorm_sqrt_alg_b_U0_n_pipe2_V_V_read,
        n_pipe3_V_V_din => layernorm_sqrt_alg_b_U0_n_pipe3_V_V_din,
        n_pipe3_V_V_full_n => n_pipe3_V_V_full_n,
        n_pipe3_V_V_write => layernorm_sqrt_alg_b_U0_n_pipe3_V_V_write,
        in_sqrt_V_V_dout => in_sqrt_V_V_dout,
        in_sqrt_V_V_empty_n => in_sqrt_V_V_empty_n,
        in_sqrt_V_V_read => layernorm_sqrt_alg_b_U0_in_sqrt_V_V_read,
        in_compute_y_factor_s_0_din => layernorm_sqrt_alg_b_U0_in_compute_y_factor_s_0_din,
        in_compute_y_factor_s_0_full_n => in_compute_y_factor_s_0_full_n,
        in_compute_y_factor_s_0_write => layernorm_sqrt_alg_b_U0_in_compute_y_factor_s_0_write);

    layernorm_compute_y_U0 : component layernorm_compute_y
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => layernorm_compute_y_U0_ap_start,
        start_full_n => start_for_layernorm_write_U0_full_n,
        ap_done => layernorm_compute_y_U0_ap_done,
        ap_continue => layernorm_compute_y_U0_ap_continue,
        ap_idle => layernorm_compute_y_U0_ap_idle,
        ap_ready => layernorm_compute_y_U0_ap_ready,
        start_out => layernorm_compute_y_U0_start_out,
        start_write => layernorm_compute_y_U0_start_write,
        n_pipe3_V_V_dout => n_pipe3_V_V_dout,
        n_pipe3_V_V_empty_n => n_pipe3_V_V_empty_n,
        n_pipe3_V_V_read => layernorm_compute_y_U0_n_pipe3_V_V_read,
        n_pipe4_V_V_din => layernorm_compute_y_U0_n_pipe4_V_V_din,
        n_pipe4_V_V_full_n => n_pipe4_V_V_full_n,
        n_pipe4_V_V_write => layernorm_compute_y_U0_n_pipe4_V_V_write,
        mean_pipe2_V_V_dout => mean_pipe2_V_V_dout,
        mean_pipe2_V_V_empty_n => mean_pipe2_V_V_empty_n,
        mean_pipe2_V_V_read => layernorm_compute_y_U0_mean_pipe2_V_V_read,
        in_compute_y_factor_s_0_dout => in_compute_y_factor_s_0_dout,
        in_compute_y_factor_s_0_empty_n => in_compute_y_factor_s_0_empty_n,
        in_compute_y_factor_s_0_read => layernorm_compute_y_U0_in_compute_y_factor_s_0_read,
        in_compute_y_V_V_0_dout => in_compute_y_V_V_0_dout,
        in_compute_y_V_V_0_empty_n => in_compute_y_V_V_0_empty_n,
        in_compute_y_V_V_0_read => layernorm_compute_y_U0_in_compute_y_V_V_0_read,
        in_write_V_V_0_din => layernorm_compute_y_U0_in_write_V_V_0_din,
        in_write_V_V_0_full_n => in_write_V_V_0_full_n,
        in_write_V_V_0_write => layernorm_compute_y_U0_in_write_V_V_0_write,
        in_compute_y_V_V_1_dout => in_compute_y_V_V_1_dout,
        in_compute_y_V_V_1_empty_n => in_compute_y_V_V_1_empty_n,
        in_compute_y_V_V_1_read => layernorm_compute_y_U0_in_compute_y_V_V_1_read,
        in_write_V_V_1_din => layernorm_compute_y_U0_in_write_V_V_1_din,
        in_write_V_V_1_full_n => in_write_V_V_1_full_n,
        in_write_V_V_1_write => layernorm_compute_y_U0_in_write_V_V_1_write,
        in_compute_y_V_V_2_dout => in_compute_y_V_V_2_dout,
        in_compute_y_V_V_2_empty_n => in_compute_y_V_V_2_empty_n,
        in_compute_y_V_V_2_read => layernorm_compute_y_U0_in_compute_y_V_V_2_read,
        in_write_V_V_2_din => layernorm_compute_y_U0_in_write_V_V_2_din,
        in_write_V_V_2_full_n => in_write_V_V_2_full_n,
        in_write_V_V_2_write => layernorm_compute_y_U0_in_write_V_V_2_write,
        in_compute_y_V_V_3_dout => in_compute_y_V_V_3_dout,
        in_compute_y_V_V_3_empty_n => in_compute_y_V_V_3_empty_n,
        in_compute_y_V_V_3_read => layernorm_compute_y_U0_in_compute_y_V_V_3_read,
        in_write_V_V_3_din => layernorm_compute_y_U0_in_write_V_V_3_din,
        in_write_V_V_3_full_n => in_write_V_V_3_full_n,
        in_write_V_V_3_write => layernorm_compute_y_U0_in_write_V_V_3_write,
        in_compute_y_V_V_4_dout => in_compute_y_V_V_4_dout,
        in_compute_y_V_V_4_empty_n => in_compute_y_V_V_4_empty_n,
        in_compute_y_V_V_4_read => layernorm_compute_y_U0_in_compute_y_V_V_4_read,
        in_write_V_V_4_din => layernorm_compute_y_U0_in_write_V_V_4_din,
        in_write_V_V_4_full_n => in_write_V_V_4_full_n,
        in_write_V_V_4_write => layernorm_compute_y_U0_in_write_V_V_4_write,
        in_compute_y_V_V_5_dout => in_compute_y_V_V_5_dout,
        in_compute_y_V_V_5_empty_n => in_compute_y_V_V_5_empty_n,
        in_compute_y_V_V_5_read => layernorm_compute_y_U0_in_compute_y_V_V_5_read,
        in_write_V_V_5_din => layernorm_compute_y_U0_in_write_V_V_5_din,
        in_write_V_V_5_full_n => in_write_V_V_5_full_n,
        in_write_V_V_5_write => layernorm_compute_y_U0_in_write_V_V_5_write,
        in_compute_y_V_V_6_dout => in_compute_y_V_V_6_dout,
        in_compute_y_V_V_6_empty_n => in_compute_y_V_V_6_empty_n,
        in_compute_y_V_V_6_read => layernorm_compute_y_U0_in_compute_y_V_V_6_read,
        in_write_V_V_6_din => layernorm_compute_y_U0_in_write_V_V_6_din,
        in_write_V_V_6_full_n => in_write_V_V_6_full_n,
        in_write_V_V_6_write => layernorm_compute_y_U0_in_write_V_V_6_write,
        in_compute_y_V_V_7_dout => in_compute_y_V_V_7_dout,
        in_compute_y_V_V_7_empty_n => in_compute_y_V_V_7_empty_n,
        in_compute_y_V_V_7_read => layernorm_compute_y_U0_in_compute_y_V_V_7_read,
        in_write_V_V_7_din => layernorm_compute_y_U0_in_write_V_V_7_din,
        in_write_V_V_7_full_n => in_write_V_V_7_full_n,
        in_write_V_V_7_write => layernorm_compute_y_U0_in_write_V_V_7_write,
        in_compute_y_V_V_8_dout => in_compute_y_V_V_8_dout,
        in_compute_y_V_V_8_empty_n => in_compute_y_V_V_8_empty_n,
        in_compute_y_V_V_8_read => layernorm_compute_y_U0_in_compute_y_V_V_8_read,
        in_write_V_V_8_din => layernorm_compute_y_U0_in_write_V_V_8_din,
        in_write_V_V_8_full_n => in_write_V_V_8_full_n,
        in_write_V_V_8_write => layernorm_compute_y_U0_in_write_V_V_8_write,
        in_compute_y_V_V_9_dout => in_compute_y_V_V_9_dout,
        in_compute_y_V_V_9_empty_n => in_compute_y_V_V_9_empty_n,
        in_compute_y_V_V_9_read => layernorm_compute_y_U0_in_compute_y_V_V_9_read,
        in_write_V_V_9_din => layernorm_compute_y_U0_in_write_V_V_9_din,
        in_write_V_V_9_full_n => in_write_V_V_9_full_n,
        in_write_V_V_9_write => layernorm_compute_y_U0_in_write_V_V_9_write,
        in_compute_y_V_V_10_dout => in_compute_y_V_V_10_dout,
        in_compute_y_V_V_10_empty_n => in_compute_y_V_V_10_empty_n,
        in_compute_y_V_V_10_read => layernorm_compute_y_U0_in_compute_y_V_V_10_read,
        in_write_V_V_10_din => layernorm_compute_y_U0_in_write_V_V_10_din,
        in_write_V_V_10_full_n => in_write_V_V_10_full_n,
        in_write_V_V_10_write => layernorm_compute_y_U0_in_write_V_V_10_write,
        in_compute_y_V_V_11_dout => in_compute_y_V_V_11_dout,
        in_compute_y_V_V_11_empty_n => in_compute_y_V_V_11_empty_n,
        in_compute_y_V_V_11_read => layernorm_compute_y_U0_in_compute_y_V_V_11_read,
        in_write_V_V_11_din => layernorm_compute_y_U0_in_write_V_V_11_din,
        in_write_V_V_11_full_n => in_write_V_V_11_full_n,
        in_write_V_V_11_write => layernorm_compute_y_U0_in_write_V_V_11_write,
        in_compute_y_V_V_12_dout => in_compute_y_V_V_12_dout,
        in_compute_y_V_V_12_empty_n => in_compute_y_V_V_12_empty_n,
        in_compute_y_V_V_12_read => layernorm_compute_y_U0_in_compute_y_V_V_12_read,
        in_write_V_V_12_din => layernorm_compute_y_U0_in_write_V_V_12_din,
        in_write_V_V_12_full_n => in_write_V_V_12_full_n,
        in_write_V_V_12_write => layernorm_compute_y_U0_in_write_V_V_12_write,
        in_compute_y_V_V_13_dout => in_compute_y_V_V_13_dout,
        in_compute_y_V_V_13_empty_n => in_compute_y_V_V_13_empty_n,
        in_compute_y_V_V_13_read => layernorm_compute_y_U0_in_compute_y_V_V_13_read,
        in_write_V_V_13_din => layernorm_compute_y_U0_in_write_V_V_13_din,
        in_write_V_V_13_full_n => in_write_V_V_13_full_n,
        in_write_V_V_13_write => layernorm_compute_y_U0_in_write_V_V_13_write,
        in_compute_y_V_V_14_dout => in_compute_y_V_V_14_dout,
        in_compute_y_V_V_14_empty_n => in_compute_y_V_V_14_empty_n,
        in_compute_y_V_V_14_read => layernorm_compute_y_U0_in_compute_y_V_V_14_read,
        in_write_V_V_14_din => layernorm_compute_y_U0_in_write_V_V_14_din,
        in_write_V_V_14_full_n => in_write_V_V_14_full_n,
        in_write_V_V_14_write => layernorm_compute_y_U0_in_write_V_V_14_write,
        in_compute_y_V_V_15_dout => in_compute_y_V_V_15_dout,
        in_compute_y_V_V_15_empty_n => in_compute_y_V_V_15_empty_n,
        in_compute_y_V_V_15_read => layernorm_compute_y_U0_in_compute_y_V_V_15_read,
        in_write_V_V_15_din => layernorm_compute_y_U0_in_write_V_V_15_din,
        in_write_V_V_15_full_n => in_write_V_V_15_full_n,
        in_write_V_V_15_write => layernorm_compute_y_U0_in_write_V_V_15_write);

    layernorm_write_U0 : component layernorm_write
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => layernorm_write_U0_ap_start,
        ap_done => layernorm_write_U0_ap_done,
        ap_continue => layernorm_write_U0_ap_continue,
        ap_idle => layernorm_write_U0_ap_idle,
        ap_ready => layernorm_write_U0_ap_ready,
        out_V_data_V_din => layernorm_write_U0_out_V_data_V_din,
        out_V_data_V_full_n => out_V_data_V_full_n,
        out_V_data_V_write => layernorm_write_U0_out_V_data_V_write,
        out_V_id_V_din => layernorm_write_U0_out_V_id_V_din,
        out_V_id_V_full_n => out_V_id_V_full_n,
        out_V_id_V_write => layernorm_write_U0_out_V_id_V_write,
        out_V_dest_V_din => layernorm_write_U0_out_V_dest_V_din,
        out_V_dest_V_full_n => out_V_dest_V_full_n,
        out_V_dest_V_write => layernorm_write_U0_out_V_dest_V_write,
        out_V_user_V_din => layernorm_write_U0_out_V_user_V_din,
        out_V_user_V_full_n => out_V_user_V_full_n,
        out_V_user_V_write => layernorm_write_U0_out_V_user_V_write,
        out_V_last_V_din => layernorm_write_U0_out_V_last_V_din,
        out_V_last_V_full_n => out_V_last_V_full_n,
        out_V_last_V_write => layernorm_write_U0_out_V_last_V_write,
        n_pipe4_V_V_dout => n_pipe4_V_V_dout,
        n_pipe4_V_V_empty_n => n_pipe4_V_V_empty_n,
        n_pipe4_V_V_read => layernorm_write_U0_n_pipe4_V_V_read,
        in_write_V_V_0_dout => in_write_V_V_0_dout,
        in_write_V_V_0_empty_n => in_write_V_V_0_empty_n,
        in_write_V_V_0_read => layernorm_write_U0_in_write_V_V_0_read,
        in_write_V_V_1_dout => in_write_V_V_1_dout,
        in_write_V_V_1_empty_n => in_write_V_V_1_empty_n,
        in_write_V_V_1_read => layernorm_write_U0_in_write_V_V_1_read,
        in_write_V_V_2_dout => in_write_V_V_2_dout,
        in_write_V_V_2_empty_n => in_write_V_V_2_empty_n,
        in_write_V_V_2_read => layernorm_write_U0_in_write_V_V_2_read,
        in_write_V_V_3_dout => in_write_V_V_3_dout,
        in_write_V_V_3_empty_n => in_write_V_V_3_empty_n,
        in_write_V_V_3_read => layernorm_write_U0_in_write_V_V_3_read,
        in_write_V_V_4_dout => in_write_V_V_4_dout,
        in_write_V_V_4_empty_n => in_write_V_V_4_empty_n,
        in_write_V_V_4_read => layernorm_write_U0_in_write_V_V_4_read,
        in_write_V_V_5_dout => in_write_V_V_5_dout,
        in_write_V_V_5_empty_n => in_write_V_V_5_empty_n,
        in_write_V_V_5_read => layernorm_write_U0_in_write_V_V_5_read,
        in_write_V_V_6_dout => in_write_V_V_6_dout,
        in_write_V_V_6_empty_n => in_write_V_V_6_empty_n,
        in_write_V_V_6_read => layernorm_write_U0_in_write_V_V_6_read,
        in_write_V_V_7_dout => in_write_V_V_7_dout,
        in_write_V_V_7_empty_n => in_write_V_V_7_empty_n,
        in_write_V_V_7_read => layernorm_write_U0_in_write_V_V_7_read,
        in_write_V_V_8_dout => in_write_V_V_8_dout,
        in_write_V_V_8_empty_n => in_write_V_V_8_empty_n,
        in_write_V_V_8_read => layernorm_write_U0_in_write_V_V_8_read,
        in_write_V_V_9_dout => in_write_V_V_9_dout,
        in_write_V_V_9_empty_n => in_write_V_V_9_empty_n,
        in_write_V_V_9_read => layernorm_write_U0_in_write_V_V_9_read,
        in_write_V_V_10_dout => in_write_V_V_10_dout,
        in_write_V_V_10_empty_n => in_write_V_V_10_empty_n,
        in_write_V_V_10_read => layernorm_write_U0_in_write_V_V_10_read,
        in_write_V_V_11_dout => in_write_V_V_11_dout,
        in_write_V_V_11_empty_n => in_write_V_V_11_empty_n,
        in_write_V_V_11_read => layernorm_write_U0_in_write_V_V_11_read,
        in_write_V_V_12_dout => in_write_V_V_12_dout,
        in_write_V_V_12_empty_n => in_write_V_V_12_empty_n,
        in_write_V_V_12_read => layernorm_write_U0_in_write_V_V_12_read,
        in_write_V_V_13_dout => in_write_V_V_13_dout,
        in_write_V_V_13_empty_n => in_write_V_V_13_empty_n,
        in_write_V_V_13_read => layernorm_write_U0_in_write_V_V_13_read,
        in_write_V_V_14_dout => in_write_V_V_14_dout,
        in_write_V_V_14_empty_n => in_write_V_V_14_empty_n,
        in_write_V_V_14_read => layernorm_write_U0_in_write_V_V_14_read,
        in_write_V_V_15_dout => in_write_V_V_15_dout,
        in_write_V_V_15_empty_n => in_write_V_V_15_empty_n,
        in_write_V_V_15_read => layernorm_write_U0_in_write_V_V_15_read);

    n_pipe1_V_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_n_pipe1_V_V_din,
        if_full_n => n_pipe1_V_V_full_n,
        if_write => layernorm_save_data_U0_n_pipe1_V_V_write,
        if_dout => n_pipe1_V_V_dout,
        if_empty_n => n_pipe1_V_V_empty_n,
        if_read => layernorm_compute_va_U0_n_pipe1_V_V_read);

    mean_pipe1_V_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_mean_pipe1_V_V_din,
        if_full_n => mean_pipe1_V_V_full_n,
        if_write => layernorm_save_data_U0_mean_pipe1_V_V_write,
        if_dout => mean_pipe1_V_V_dout,
        if_empty_n => mean_pipe1_V_V_empty_n,
        if_read => layernorm_compute_va_U0_mean_pipe1_V_V_read);

    mean_pipe2_V_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_mean_pipe2_V_V_din,
        if_full_n => mean_pipe2_V_V_full_n,
        if_write => layernorm_save_data_U0_mean_pipe2_V_V_write,
        if_dout => mean_pipe2_V_V_dout,
        if_empty_n => mean_pipe2_V_V_empty_n,
        if_read => layernorm_compute_y_U0_mean_pipe2_V_V_read);

    in_compute_V_V_0_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_V_V_0_din,
        if_full_n => in_compute_V_V_0_full_n,
        if_write => layernorm_save_data_U0_in_compute_V_V_0_write,
        if_dout => in_compute_V_V_0_dout,
        if_empty_n => in_compute_V_V_0_empty_n,
        if_read => layernorm_compute_va_U0_in_compute_V_V_0_read);

    in_compute_y_V_V_0_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_y_V_V_0_din,
        if_full_n => in_compute_y_V_V_0_full_n,
        if_write => layernorm_save_data_U0_in_compute_y_V_V_0_write,
        if_dout => in_compute_y_V_V_0_dout,
        if_empty_n => in_compute_y_V_V_0_empty_n,
        if_read => layernorm_compute_y_U0_in_compute_y_V_V_0_read);

    in_compute_V_V_1_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_V_V_1_din,
        if_full_n => in_compute_V_V_1_full_n,
        if_write => layernorm_save_data_U0_in_compute_V_V_1_write,
        if_dout => in_compute_V_V_1_dout,
        if_empty_n => in_compute_V_V_1_empty_n,
        if_read => layernorm_compute_va_U0_in_compute_V_V_1_read);

    in_compute_y_V_V_1_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_y_V_V_1_din,
        if_full_n => in_compute_y_V_V_1_full_n,
        if_write => layernorm_save_data_U0_in_compute_y_V_V_1_write,
        if_dout => in_compute_y_V_V_1_dout,
        if_empty_n => in_compute_y_V_V_1_empty_n,
        if_read => layernorm_compute_y_U0_in_compute_y_V_V_1_read);

    in_compute_V_V_2_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_V_V_2_din,
        if_full_n => in_compute_V_V_2_full_n,
        if_write => layernorm_save_data_U0_in_compute_V_V_2_write,
        if_dout => in_compute_V_V_2_dout,
        if_empty_n => in_compute_V_V_2_empty_n,
        if_read => layernorm_compute_va_U0_in_compute_V_V_2_read);

    in_compute_y_V_V_2_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_y_V_V_2_din,
        if_full_n => in_compute_y_V_V_2_full_n,
        if_write => layernorm_save_data_U0_in_compute_y_V_V_2_write,
        if_dout => in_compute_y_V_V_2_dout,
        if_empty_n => in_compute_y_V_V_2_empty_n,
        if_read => layernorm_compute_y_U0_in_compute_y_V_V_2_read);

    in_compute_V_V_3_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_V_V_3_din,
        if_full_n => in_compute_V_V_3_full_n,
        if_write => layernorm_save_data_U0_in_compute_V_V_3_write,
        if_dout => in_compute_V_V_3_dout,
        if_empty_n => in_compute_V_V_3_empty_n,
        if_read => layernorm_compute_va_U0_in_compute_V_V_3_read);

    in_compute_y_V_V_3_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_y_V_V_3_din,
        if_full_n => in_compute_y_V_V_3_full_n,
        if_write => layernorm_save_data_U0_in_compute_y_V_V_3_write,
        if_dout => in_compute_y_V_V_3_dout,
        if_empty_n => in_compute_y_V_V_3_empty_n,
        if_read => layernorm_compute_y_U0_in_compute_y_V_V_3_read);

    in_compute_V_V_4_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_V_V_4_din,
        if_full_n => in_compute_V_V_4_full_n,
        if_write => layernorm_save_data_U0_in_compute_V_V_4_write,
        if_dout => in_compute_V_V_4_dout,
        if_empty_n => in_compute_V_V_4_empty_n,
        if_read => layernorm_compute_va_U0_in_compute_V_V_4_read);

    in_compute_y_V_V_4_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_y_V_V_4_din,
        if_full_n => in_compute_y_V_V_4_full_n,
        if_write => layernorm_save_data_U0_in_compute_y_V_V_4_write,
        if_dout => in_compute_y_V_V_4_dout,
        if_empty_n => in_compute_y_V_V_4_empty_n,
        if_read => layernorm_compute_y_U0_in_compute_y_V_V_4_read);

    in_compute_V_V_5_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_V_V_5_din,
        if_full_n => in_compute_V_V_5_full_n,
        if_write => layernorm_save_data_U0_in_compute_V_V_5_write,
        if_dout => in_compute_V_V_5_dout,
        if_empty_n => in_compute_V_V_5_empty_n,
        if_read => layernorm_compute_va_U0_in_compute_V_V_5_read);

    in_compute_y_V_V_5_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_y_V_V_5_din,
        if_full_n => in_compute_y_V_V_5_full_n,
        if_write => layernorm_save_data_U0_in_compute_y_V_V_5_write,
        if_dout => in_compute_y_V_V_5_dout,
        if_empty_n => in_compute_y_V_V_5_empty_n,
        if_read => layernorm_compute_y_U0_in_compute_y_V_V_5_read);

    in_compute_V_V_6_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_V_V_6_din,
        if_full_n => in_compute_V_V_6_full_n,
        if_write => layernorm_save_data_U0_in_compute_V_V_6_write,
        if_dout => in_compute_V_V_6_dout,
        if_empty_n => in_compute_V_V_6_empty_n,
        if_read => layernorm_compute_va_U0_in_compute_V_V_6_read);

    in_compute_y_V_V_6_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_y_V_V_6_din,
        if_full_n => in_compute_y_V_V_6_full_n,
        if_write => layernorm_save_data_U0_in_compute_y_V_V_6_write,
        if_dout => in_compute_y_V_V_6_dout,
        if_empty_n => in_compute_y_V_V_6_empty_n,
        if_read => layernorm_compute_y_U0_in_compute_y_V_V_6_read);

    in_compute_V_V_7_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_V_V_7_din,
        if_full_n => in_compute_V_V_7_full_n,
        if_write => layernorm_save_data_U0_in_compute_V_V_7_write,
        if_dout => in_compute_V_V_7_dout,
        if_empty_n => in_compute_V_V_7_empty_n,
        if_read => layernorm_compute_va_U0_in_compute_V_V_7_read);

    in_compute_y_V_V_7_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_y_V_V_7_din,
        if_full_n => in_compute_y_V_V_7_full_n,
        if_write => layernorm_save_data_U0_in_compute_y_V_V_7_write,
        if_dout => in_compute_y_V_V_7_dout,
        if_empty_n => in_compute_y_V_V_7_empty_n,
        if_read => layernorm_compute_y_U0_in_compute_y_V_V_7_read);

    in_compute_V_V_8_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_V_V_8_din,
        if_full_n => in_compute_V_V_8_full_n,
        if_write => layernorm_save_data_U0_in_compute_V_V_8_write,
        if_dout => in_compute_V_V_8_dout,
        if_empty_n => in_compute_V_V_8_empty_n,
        if_read => layernorm_compute_va_U0_in_compute_V_V_8_read);

    in_compute_y_V_V_8_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_y_V_V_8_din,
        if_full_n => in_compute_y_V_V_8_full_n,
        if_write => layernorm_save_data_U0_in_compute_y_V_V_8_write,
        if_dout => in_compute_y_V_V_8_dout,
        if_empty_n => in_compute_y_V_V_8_empty_n,
        if_read => layernorm_compute_y_U0_in_compute_y_V_V_8_read);

    in_compute_V_V_9_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_V_V_9_din,
        if_full_n => in_compute_V_V_9_full_n,
        if_write => layernorm_save_data_U0_in_compute_V_V_9_write,
        if_dout => in_compute_V_V_9_dout,
        if_empty_n => in_compute_V_V_9_empty_n,
        if_read => layernorm_compute_va_U0_in_compute_V_V_9_read);

    in_compute_y_V_V_9_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_y_V_V_9_din,
        if_full_n => in_compute_y_V_V_9_full_n,
        if_write => layernorm_save_data_U0_in_compute_y_V_V_9_write,
        if_dout => in_compute_y_V_V_9_dout,
        if_empty_n => in_compute_y_V_V_9_empty_n,
        if_read => layernorm_compute_y_U0_in_compute_y_V_V_9_read);

    in_compute_V_V_10_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_V_V_10_din,
        if_full_n => in_compute_V_V_10_full_n,
        if_write => layernorm_save_data_U0_in_compute_V_V_10_write,
        if_dout => in_compute_V_V_10_dout,
        if_empty_n => in_compute_V_V_10_empty_n,
        if_read => layernorm_compute_va_U0_in_compute_V_V_10_read);

    in_compute_y_V_V_10_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_y_V_V_10_din,
        if_full_n => in_compute_y_V_V_10_full_n,
        if_write => layernorm_save_data_U0_in_compute_y_V_V_10_write,
        if_dout => in_compute_y_V_V_10_dout,
        if_empty_n => in_compute_y_V_V_10_empty_n,
        if_read => layernorm_compute_y_U0_in_compute_y_V_V_10_read);

    in_compute_V_V_11_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_V_V_11_din,
        if_full_n => in_compute_V_V_11_full_n,
        if_write => layernorm_save_data_U0_in_compute_V_V_11_write,
        if_dout => in_compute_V_V_11_dout,
        if_empty_n => in_compute_V_V_11_empty_n,
        if_read => layernorm_compute_va_U0_in_compute_V_V_11_read);

    in_compute_y_V_V_11_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_y_V_V_11_din,
        if_full_n => in_compute_y_V_V_11_full_n,
        if_write => layernorm_save_data_U0_in_compute_y_V_V_11_write,
        if_dout => in_compute_y_V_V_11_dout,
        if_empty_n => in_compute_y_V_V_11_empty_n,
        if_read => layernorm_compute_y_U0_in_compute_y_V_V_11_read);

    in_compute_V_V_12_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_V_V_12_din,
        if_full_n => in_compute_V_V_12_full_n,
        if_write => layernorm_save_data_U0_in_compute_V_V_12_write,
        if_dout => in_compute_V_V_12_dout,
        if_empty_n => in_compute_V_V_12_empty_n,
        if_read => layernorm_compute_va_U0_in_compute_V_V_12_read);

    in_compute_y_V_V_12_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_y_V_V_12_din,
        if_full_n => in_compute_y_V_V_12_full_n,
        if_write => layernorm_save_data_U0_in_compute_y_V_V_12_write,
        if_dout => in_compute_y_V_V_12_dout,
        if_empty_n => in_compute_y_V_V_12_empty_n,
        if_read => layernorm_compute_y_U0_in_compute_y_V_V_12_read);

    in_compute_V_V_13_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_V_V_13_din,
        if_full_n => in_compute_V_V_13_full_n,
        if_write => layernorm_save_data_U0_in_compute_V_V_13_write,
        if_dout => in_compute_V_V_13_dout,
        if_empty_n => in_compute_V_V_13_empty_n,
        if_read => layernorm_compute_va_U0_in_compute_V_V_13_read);

    in_compute_y_V_V_13_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_y_V_V_13_din,
        if_full_n => in_compute_y_V_V_13_full_n,
        if_write => layernorm_save_data_U0_in_compute_y_V_V_13_write,
        if_dout => in_compute_y_V_V_13_dout,
        if_empty_n => in_compute_y_V_V_13_empty_n,
        if_read => layernorm_compute_y_U0_in_compute_y_V_V_13_read);

    in_compute_V_V_14_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_V_V_14_din,
        if_full_n => in_compute_V_V_14_full_n,
        if_write => layernorm_save_data_U0_in_compute_V_V_14_write,
        if_dout => in_compute_V_V_14_dout,
        if_empty_n => in_compute_V_V_14_empty_n,
        if_read => layernorm_compute_va_U0_in_compute_V_V_14_read);

    in_compute_y_V_V_14_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_y_V_V_14_din,
        if_full_n => in_compute_y_V_V_14_full_n,
        if_write => layernorm_save_data_U0_in_compute_y_V_V_14_write,
        if_dout => in_compute_y_V_V_14_dout,
        if_empty_n => in_compute_y_V_V_14_empty_n,
        if_read => layernorm_compute_y_U0_in_compute_y_V_V_14_read);

    in_compute_V_V_15_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_V_V_15_din,
        if_full_n => in_compute_V_V_15_full_n,
        if_write => layernorm_save_data_U0_in_compute_V_V_15_write,
        if_dout => in_compute_V_V_15_dout,
        if_empty_n => in_compute_V_V_15_empty_n,
        if_read => layernorm_compute_va_U0_in_compute_V_V_15_read);

    in_compute_y_V_V_15_U : component fifo_w32_d145_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_save_data_U0_in_compute_y_V_V_15_din,
        if_full_n => in_compute_y_V_V_15_full_n,
        if_write => layernorm_save_data_U0_in_compute_y_V_V_15_write,
        if_dout => in_compute_y_V_V_15_dout,
        if_empty_n => in_compute_y_V_V_15_empty_n,
        if_read => layernorm_compute_y_U0_in_compute_y_V_V_15_read);

    n_pipe2_V_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_compute_va_U0_n_pipe2_V_V_din,
        if_full_n => n_pipe2_V_V_full_n,
        if_write => layernorm_compute_va_U0_n_pipe2_V_V_write,
        if_dout => n_pipe2_V_V_dout,
        if_empty_n => n_pipe2_V_V_empty_n,
        if_read => layernorm_sqrt_alg_b_U0_n_pipe2_V_V_read);

    in_sqrt_V_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_compute_va_U0_in_sqrt_V_V_din,
        if_full_n => in_sqrt_V_V_full_n,
        if_write => layernorm_compute_va_U0_in_sqrt_V_V_write,
        if_dout => in_sqrt_V_V_dout,
        if_empty_n => in_sqrt_V_V_empty_n,
        if_read => layernorm_sqrt_alg_b_U0_in_sqrt_V_V_read);

    n_pipe3_V_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_sqrt_alg_b_U0_n_pipe3_V_V_din,
        if_full_n => n_pipe3_V_V_full_n,
        if_write => layernorm_sqrt_alg_b_U0_n_pipe3_V_V_write,
        if_dout => n_pipe3_V_V_dout,
        if_empty_n => n_pipe3_V_V_empty_n,
        if_read => layernorm_compute_y_U0_n_pipe3_V_V_read);

    in_compute_y_factor_s_0_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_sqrt_alg_b_U0_in_compute_y_factor_s_0_din,
        if_full_n => in_compute_y_factor_s_0_full_n,
        if_write => layernorm_sqrt_alg_b_U0_in_compute_y_factor_s_0_write,
        if_dout => in_compute_y_factor_s_0_dout,
        if_empty_n => in_compute_y_factor_s_0_empty_n,
        if_read => layernorm_compute_y_U0_in_compute_y_factor_s_0_read);

    n_pipe4_V_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_compute_y_U0_n_pipe4_V_V_din,
        if_full_n => n_pipe4_V_V_full_n,
        if_write => layernorm_compute_y_U0_n_pipe4_V_V_write,
        if_dout => n_pipe4_V_V_dout,
        if_empty_n => n_pipe4_V_V_empty_n,
        if_read => layernorm_write_U0_n_pipe4_V_V_read);

    in_write_V_V_0_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_compute_y_U0_in_write_V_V_0_din,
        if_full_n => in_write_V_V_0_full_n,
        if_write => layernorm_compute_y_U0_in_write_V_V_0_write,
        if_dout => in_write_V_V_0_dout,
        if_empty_n => in_write_V_V_0_empty_n,
        if_read => layernorm_write_U0_in_write_V_V_0_read);

    in_write_V_V_1_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_compute_y_U0_in_write_V_V_1_din,
        if_full_n => in_write_V_V_1_full_n,
        if_write => layernorm_compute_y_U0_in_write_V_V_1_write,
        if_dout => in_write_V_V_1_dout,
        if_empty_n => in_write_V_V_1_empty_n,
        if_read => layernorm_write_U0_in_write_V_V_1_read);

    in_write_V_V_2_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_compute_y_U0_in_write_V_V_2_din,
        if_full_n => in_write_V_V_2_full_n,
        if_write => layernorm_compute_y_U0_in_write_V_V_2_write,
        if_dout => in_write_V_V_2_dout,
        if_empty_n => in_write_V_V_2_empty_n,
        if_read => layernorm_write_U0_in_write_V_V_2_read);

    in_write_V_V_3_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_compute_y_U0_in_write_V_V_3_din,
        if_full_n => in_write_V_V_3_full_n,
        if_write => layernorm_compute_y_U0_in_write_V_V_3_write,
        if_dout => in_write_V_V_3_dout,
        if_empty_n => in_write_V_V_3_empty_n,
        if_read => layernorm_write_U0_in_write_V_V_3_read);

    in_write_V_V_4_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_compute_y_U0_in_write_V_V_4_din,
        if_full_n => in_write_V_V_4_full_n,
        if_write => layernorm_compute_y_U0_in_write_V_V_4_write,
        if_dout => in_write_V_V_4_dout,
        if_empty_n => in_write_V_V_4_empty_n,
        if_read => layernorm_write_U0_in_write_V_V_4_read);

    in_write_V_V_5_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_compute_y_U0_in_write_V_V_5_din,
        if_full_n => in_write_V_V_5_full_n,
        if_write => layernorm_compute_y_U0_in_write_V_V_5_write,
        if_dout => in_write_V_V_5_dout,
        if_empty_n => in_write_V_V_5_empty_n,
        if_read => layernorm_write_U0_in_write_V_V_5_read);

    in_write_V_V_6_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_compute_y_U0_in_write_V_V_6_din,
        if_full_n => in_write_V_V_6_full_n,
        if_write => layernorm_compute_y_U0_in_write_V_V_6_write,
        if_dout => in_write_V_V_6_dout,
        if_empty_n => in_write_V_V_6_empty_n,
        if_read => layernorm_write_U0_in_write_V_V_6_read);

    in_write_V_V_7_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_compute_y_U0_in_write_V_V_7_din,
        if_full_n => in_write_V_V_7_full_n,
        if_write => layernorm_compute_y_U0_in_write_V_V_7_write,
        if_dout => in_write_V_V_7_dout,
        if_empty_n => in_write_V_V_7_empty_n,
        if_read => layernorm_write_U0_in_write_V_V_7_read);

    in_write_V_V_8_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_compute_y_U0_in_write_V_V_8_din,
        if_full_n => in_write_V_V_8_full_n,
        if_write => layernorm_compute_y_U0_in_write_V_V_8_write,
        if_dout => in_write_V_V_8_dout,
        if_empty_n => in_write_V_V_8_empty_n,
        if_read => layernorm_write_U0_in_write_V_V_8_read);

    in_write_V_V_9_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_compute_y_U0_in_write_V_V_9_din,
        if_full_n => in_write_V_V_9_full_n,
        if_write => layernorm_compute_y_U0_in_write_V_V_9_write,
        if_dout => in_write_V_V_9_dout,
        if_empty_n => in_write_V_V_9_empty_n,
        if_read => layernorm_write_U0_in_write_V_V_9_read);

    in_write_V_V_10_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_compute_y_U0_in_write_V_V_10_din,
        if_full_n => in_write_V_V_10_full_n,
        if_write => layernorm_compute_y_U0_in_write_V_V_10_write,
        if_dout => in_write_V_V_10_dout,
        if_empty_n => in_write_V_V_10_empty_n,
        if_read => layernorm_write_U0_in_write_V_V_10_read);

    in_write_V_V_11_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_compute_y_U0_in_write_V_V_11_din,
        if_full_n => in_write_V_V_11_full_n,
        if_write => layernorm_compute_y_U0_in_write_V_V_11_write,
        if_dout => in_write_V_V_11_dout,
        if_empty_n => in_write_V_V_11_empty_n,
        if_read => layernorm_write_U0_in_write_V_V_11_read);

    in_write_V_V_12_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_compute_y_U0_in_write_V_V_12_din,
        if_full_n => in_write_V_V_12_full_n,
        if_write => layernorm_compute_y_U0_in_write_V_V_12_write,
        if_dout => in_write_V_V_12_dout,
        if_empty_n => in_write_V_V_12_empty_n,
        if_read => layernorm_write_U0_in_write_V_V_12_read);

    in_write_V_V_13_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_compute_y_U0_in_write_V_V_13_din,
        if_full_n => in_write_V_V_13_full_n,
        if_write => layernorm_compute_y_U0_in_write_V_V_13_write,
        if_dout => in_write_V_V_13_dout,
        if_empty_n => in_write_V_V_13_empty_n,
        if_read => layernorm_write_U0_in_write_V_V_13_read);

    in_write_V_V_14_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_compute_y_U0_in_write_V_V_14_din,
        if_full_n => in_write_V_V_14_full_n,
        if_write => layernorm_compute_y_U0_in_write_V_V_14_write,
        if_dout => in_write_V_V_14_dout,
        if_empty_n => in_write_V_V_14_empty_n,
        if_read => layernorm_write_U0_in_write_V_V_14_read);

    in_write_V_V_15_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_compute_y_U0_in_write_V_V_15_din,
        if_full_n => in_write_V_V_15_full_n,
        if_write => layernorm_compute_y_U0_in_write_V_V_15_write,
        if_dout => in_write_V_V_15_dout,
        if_empty_n => in_write_V_V_15_empty_n,
        if_read => layernorm_write_U0_in_write_V_V_15_read);

    start_for_layernorm_compute_va_U0_U : component start_for_layernorm_compute_va_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_layernorm_compute_va_U0_din,
        if_full_n => start_for_layernorm_compute_va_U0_full_n,
        if_write => layernorm_save_data_U0_start_write,
        if_dout => start_for_layernorm_compute_va_U0_dout,
        if_empty_n => start_for_layernorm_compute_va_U0_empty_n,
        if_read => layernorm_compute_va_U0_ap_ready);

    start_for_layernorm_compute_y_U0_U : component start_for_layernorm_compute_y_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_layernorm_compute_y_U0_din,
        if_full_n => start_for_layernorm_compute_y_U0_full_n,
        if_write => layernorm_save_data_U0_start_write,
        if_dout => start_for_layernorm_compute_y_U0_dout,
        if_empty_n => start_for_layernorm_compute_y_U0_empty_n,
        if_read => layernorm_compute_y_U0_ap_ready);

    start_for_layernorm_sqrt_alg_b_U0_U : component start_for_layernorm_sqrt_alg_b_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_layernorm_sqrt_alg_b_U0_din,
        if_full_n => start_for_layernorm_sqrt_alg_b_U0_full_n,
        if_write => layernorm_compute_va_U0_start_write,
        if_dout => start_for_layernorm_sqrt_alg_b_U0_dout,
        if_empty_n => start_for_layernorm_sqrt_alg_b_U0_empty_n,
        if_read => layernorm_sqrt_alg_b_U0_ap_ready);

    start_for_layernorm_write_U0_U : component start_for_layernorm_write_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_layernorm_write_U0_din,
        if_full_n => start_for_layernorm_write_U0_full_n,
        if_write => layernorm_compute_y_U0_start_write,
        if_dout => start_for_layernorm_write_U0_dout,
        if_empty_n => start_for_layernorm_write_U0_empty_n,
        if_read => layernorm_write_U0_ap_ready);





    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    ap_done <= layernorm_write_U0_ap_done;
    ap_idle <= (layernorm_write_U0_ap_idle and layernorm_sqrt_alg_b_U0_ap_idle and layernorm_save_data_U0_ap_idle and layernorm_compute_y_U0_ap_idle and layernorm_compute_va_U0_ap_idle);
    ap_ready <= internal_ap_ready;
    ap_sync_continue <= ap_continue;
    ap_sync_done <= layernorm_write_U0_ap_done;
    ap_sync_ready <= layernorm_save_data_U0_ap_ready;
    in_V_data_V_read <= layernorm_save_data_U0_in_V_data_V_read;
    in_V_dest_V_read <= layernorm_save_data_U0_in_V_dest_V_read;
    in_V_id_V_read <= layernorm_save_data_U0_in_V_id_V_read;
    in_V_last_V_read <= layernorm_save_data_U0_in_V_last_V_read;
    in_V_user_V_read <= layernorm_save_data_U0_in_V_user_V_read;
    internal_ap_ready <= ap_sync_ready;
    layernorm_compute_va_U0_ap_continue <= ap_const_logic_1;
    layernorm_compute_va_U0_ap_start <= start_for_layernorm_compute_va_U0_empty_n;
    layernorm_compute_y_U0_ap_continue <= ap_const_logic_1;
    layernorm_compute_y_U0_ap_start <= start_for_layernorm_compute_y_U0_empty_n;
    layernorm_save_data_U0_ap_continue <= ap_const_logic_1;
    layernorm_save_data_U0_ap_start <= real_start;
    layernorm_save_data_U0_start_full_n <= (start_for_layernorm_compute_y_U0_full_n and start_for_layernorm_compute_va_U0_full_n);
    layernorm_sqrt_alg_b_U0_ap_continue <= ap_const_logic_1;
    layernorm_sqrt_alg_b_U0_ap_start <= start_for_layernorm_sqrt_alg_b_U0_empty_n;
    layernorm_sqrt_alg_b_U0_start_full_n <= ap_const_logic_1;
    layernorm_sqrt_alg_b_U0_start_write <= ap_const_logic_0;
    layernorm_write_U0_ap_continue <= ap_continue;
    layernorm_write_U0_ap_start <= start_for_layernorm_write_U0_empty_n;
    layernorm_write_U0_start_full_n <= ap_const_logic_1;
    layernorm_write_U0_start_write <= ap_const_logic_0;
    out_V_data_V_din <= layernorm_write_U0_out_V_data_V_din;
    out_V_data_V_write <= layernorm_write_U0_out_V_data_V_write;
    out_V_dest_V_din <= layernorm_write_U0_out_V_dest_V_din;
    out_V_dest_V_write <= layernorm_write_U0_out_V_dest_V_write;
    out_V_id_V_din <= layernorm_write_U0_out_V_id_V_din;
    out_V_id_V_write <= layernorm_write_U0_out_V_id_V_write;
    out_V_last_V_din <= layernorm_write_U0_out_V_last_V_din;
    out_V_last_V_write <= layernorm_write_U0_out_V_last_V_write;
    out_V_user_V_din <= layernorm_write_U0_out_V_user_V_din;
    out_V_user_V_write <= layernorm_write_U0_out_V_user_V_write;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_for_layernorm_compute_va_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_layernorm_compute_y_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_layernorm_sqrt_alg_b_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_layernorm_write_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
