

================================================================
== Vivado HLS Report for 'borderInterpolate'
================================================================
* Date:           Sat Jul  4 08:28:09 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+--------+----------+------------+
    |  Clock  | Target | Estimated| Uncertainty|
    +---------+--------+----------+------------+
    |default  |  125.00|     21.28|       15.62|
    +---------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    398|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|    398|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |p_assign_2_fu_219_p2          |     +    |      0|  0|  15|          15|          15|
    |p_assign_4_fu_263_p2          |     +    |      0|  0|  14|          14|          14|
    |tmp_4_fu_115_p2               |     +    |      0|  0|  13|          13|           2|
    |p_assign_3_fu_225_p2          |     -    |      0|  0|  13|           1|          13|
    |tmp_17_fu_257_p2              |     -    |      0|  0|  14|           3|          14|
    |ap_return                     |  Select  |      0|  0|  15|           1|          15|
    |p_assign_fu_121_p3            |  Select  |      0|  0|  13|           1|           1|
    |p_p2_fu_231_p3                |  Select  |      0|  0|  13|           1|          13|
    |p_p3_fu_185_p3                |  Select  |      0|  0|  13|           1|           2|
    |p_p_fu_157_p3                 |  Select  |      0|  0|  13|           1|          13|
    |sel_tmp11_fu_341_p3           |  Select  |      0|  0|  15|           1|          15|
    |sel_tmp19_fu_361_p3           |  Select  |      0|  0|  15|           1|          15|
    |sel_tmp20_fu_369_p3           |  Select  |      0|  0|  15|           1|          15|
    |sel_tmp23_fu_383_p3           |  Select  |      0|  0|  15|           1|           1|
    |sel_tmp25_fu_397_p3           |  Select  |      0|  0|  15|           1|          15|
    |sel_tmp29_fu_423_p3           |  Select  |      0|  0|  15|           1|           1|
    |sel_tmp2_fu_287_p3            |  Select  |      0|  0|  14|           1|          14|
    |or_cond_fu_91_p2              |    and   |      0|  0|   2|           1|           1|
    |sel_tmp10_fu_335_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp1_fu_281_p2            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp22_fu_377_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp24_fu_391_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp27_fu_411_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp28_fu_417_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp30_fu_437_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp6_fu_311_p2            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp8_fu_323_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp31_fu_431_p2               |    and   |      0|  0|   2|           1|           1|
    |tmp_11_fu_179_p2              |   icmp   |      0|  0|   5|           5|           1|
    |tmp_15_fu_247_p2              |   icmp   |      0|  0|  16|          13|          13|
    |tmp_1_fu_85_p2                |   icmp   |      0|  0|  17|          14|          14|
    |tmp_2_fu_101_p2               |   icmp   |      0|  0|   5|           5|           1|
    |tmp_5_fu_133_p2               |   icmp   |      0|  0|   5|           5|           2|
    |tmp_6_fu_139_p2               |   icmp   |      0|  0|  14|          12|           1|
    |tmp_7_fu_145_p2               |   icmp   |      0|  0|   5|           5|           3|
    |tmp_9_fu_173_p2               |   icmp   |      0|  0|  17|          14|          14|
    |sel_tmp16_demorgan_fu_349_p2  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp18_demorgan_fu_355_p2  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp5_demorgan_fu_299_p2   |    or    |      0|  0|   2|           1|           1|
    |sel_tmp_fu_275_p2             |    or    |      0|  0|   2|           1|           1|
    |p_assign_1_fu_151_p2          |    xor   |      0|  0|  16|          13|           2|
    |rev_fu_67_p2                  |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp26_fu_405_p2           |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp5_fu_305_p2            |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp7_fu_317_p2            |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp9_fu_329_p2            |    xor   |      0|  0|   2|           1|           2|
    |tmp_13_fu_209_p2              |    xor   |      0|  0|  16|          13|           2|
    |tmp_1_not_fu_269_p2           |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 398|         178|         258|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------+-----+-----+------------+-------------------+--------------+
|p           |  in |   13|   ap_none  |         p         |    scalar    |
|len         |  in |   12|   ap_none  |        len        |    scalar    |
|borderType  |  in |    5|   ap_none  |     borderType    |    scalar    |
|ap_return   | out |   15| ap_ctrl_hs | borderInterpolate | return value |
+------------+-----+-----+------------+-------------------+--------------+

