#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x126e579e0 .scope module, "testbench" "testbench" 2 1;
 .timescale -9 -10;
v0x126e6c670_0 .var "CLK", 0 0;
v0x126e6c710_0 .var "decayed_potential", 31 0;
v0x126e6c7f0_0 .net "potential_to_mem", 31 0, v0x126e6bbb0_0;  1 drivers
v0x126e6c8c0_0 .var "spike_in", 3 0;
v0x126e6c990_0 .net "spiked", 0 0, v0x126e6c3b0_0;  1 drivers
v0x126e6ca60_0 .var "v_threshold", 31 0;
v0x126e6cb70_0 .var "weight", 127 0;
S_0x126e41950 .scope module, "a1" "accelerator" 2 12, 3 1 0, S_0x126e579e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 4 "spike_in";
    .port_info 2 /INPUT 128 "weight";
    .port_info 3 /INPUT 32 "v_threshold";
    .port_info 4 /INPUT 32 "decayed_potential";
    .port_info 5 /OUTPUT 1 "spiked";
    .port_info 6 /OUTPUT 32 "potential_to_mem";
v0x126e6beb0_0 .net "CLK", 0 0, v0x126e6c670_0;  1 drivers
v0x126e6bf50_0 .net "adder_out", 31 0, L_0x126e6cc00;  1 drivers
v0x126e6bfe0_0 .net "decayed_potential", 31 0, v0x126e6c710_0;  1 drivers
v0x126e6c0b0_0 .net "mac_out", 31 0, v0x126e66400_0;  1 drivers
v0x126e6c180_0 .net "potential_to_mem", 31 0, v0x126e6bbb0_0;  alias, 1 drivers
v0x126e6c250_0 .net "spike_adder", 0 0, L_0x126e6cd80;  1 drivers
v0x126e6c320_0 .net "spike_in", 3 0, v0x126e6c8c0_0;  1 drivers
v0x126e6c3b0_0 .var "spiked", 0 0;
v0x126e6c440_0 .net "v_threshold", 31 0, v0x126e6ca60_0;  1 drivers
v0x126e6c550_0 .net "weight", 127 0, v0x126e6cb70_0;  1 drivers
E_0x126e087f0 .event anyedge, v0x126e65d80_0;
S_0x126e30050 .scope module, "a1" "potential_adder" 3 21, 4 1 0, S_0x126e41950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "v_threshold";
    .port_info 1 /INPUT 32 "input_weight";
    .port_info 2 /INPUT 32 "decayed_potential";
    .port_info 3 /OUTPUT 32 "potential";
    .port_info 4 /OUTPUT 1 "spike";
v0x126e55c50_0 .net "decayed_potential", 31 0, v0x126e6c710_0;  alias, 1 drivers
v0x126e65c30_0 .net "input_weight", 31 0, v0x126e66400_0;  alias, 1 drivers
v0x126e65cd0_0 .net "potential", 31 0, L_0x126e6cc00;  alias, 1 drivers
v0x126e65d80_0 .net "spike", 0 0, L_0x126e6cd80;  alias, 1 drivers
v0x126e65e20_0 .net "v_threshold", 31 0, v0x126e6ca60_0;  alias, 1 drivers
L_0x126e6cc00 .arith/sum 32, v0x126e66400_0, v0x126e6c710_0;
L_0x126e6cd80 .cmp/ge 32, L_0x126e6cc00, v0x126e6ca60_0;
S_0x126e65f90 .scope module, "m1" "mac" 3 19, 5 8 0, S_0x126e41950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 4 "spike_in";
    .port_info 2 /INPUT 128 "weight";
    .port_info 3 /OUTPUT 32 "mult_output";
v0x126e661f0_0 .net "CLK", 0 0, v0x126e6c670_0;  alias, 1 drivers
v0x126e66290_0 .var "mask", 127 0;
v0x126e66340_0 .var "mult_ans", 127 0;
v0x126e66400_0 .var "mult_output", 31 0;
v0x126e664c0_0 .net "spike_in", 3 0, v0x126e6c8c0_0;  alias, 1 drivers
v0x126e665a0_0 .net "weight", 127 0, v0x126e6cb70_0;  alias, 1 drivers
E_0x126e661b0 .event posedge, v0x126e661f0_0;
S_0x126e66690 .scope module, "r1" "reset" 3 22, 6 6 0, S_0x126e41950;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "adder_potential";
    .port_info 1 /INPUT 1 "spiked";
    .port_info 2 /INPUT 32 "v_threshold";
    .port_info 3 /OUTPUT 32 "potential_to_mem";
v0x126e6ba20_0 .net "Exception", 0 0, L_0x126e6db50;  1 drivers
v0x126e6bae0_0 .net "adder_potential", 31 0, L_0x126e6cc00;  alias, 1 drivers
v0x126e6bbb0_0 .var "potential_to_mem", 31 0;
v0x126e6bc40_0 .net "reset_value", 31 0, L_0x126e72230;  1 drivers
v0x126e6bcf0_0 .net "spiked", 0 0, L_0x126e6cd80;  alias, 1 drivers
v0x126e6bdc0_0 .net "v_threshold", 31 0, v0x126e6ca60_0;  alias, 1 drivers
E_0x126e668d0 .event anyedge, v0x126e65d80_0, v0x126e6b370_0, v0x126e65cd0_0;
S_0x126e66930 .scope module, "Addition_Subtraction_1" "Addition_Subtraction" 6 14, 7 12 0, S_0x126e66690;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a_operand";
    .port_info 1 /INPUT 32 "b_operand";
    .port_info 2 /INPUT 1 "AddBar_Sub";
    .port_info 3 /OUTPUT 1 "Exception";
    .port_info 4 /OUTPUT 32 "result";
L_0x126e6db50 .functor OR 1, L_0x126e6d8b0, L_0x126e6da70, C4<0>, C4<0>;
L_0x126e6df80 .functor XOR 1, L_0x126e6e0b0, L_0x126e6e1f0, C4<0>, C4<0>;
L_0x126e6e500 .functor XOR 1, L_0x126e6e330, L_0x126e6e150, C4<0>, C4<0>;
L_0x126e6e5f0 .functor NOT 1, L_0x126e6e500, C4<0>, C4<0>, C4<0>;
L_0x126e6fde0 .functor AND 1, L_0x126e6fcc0, L_0x126e72130, C4<1>, C4<1>;
L_0x126e70c50 .functor AND 1, L_0x126e6fcc0, L_0x126e70e20, C4<1>, C4<1>;
L_0x126e70d00 .functor NOT 24, L_0x126e6f6b0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_0x126e71b00 .functor BUFZ 8, L_0x126e718e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x126e72030 .functor BUFT 1, L_0x126e6dee0, C4<0>, C4<0>, C4<0>;
L_0x126e72130 .functor BUFT 1, L_0x126e6df80, C4<0>, C4<0>, C4<0>;
L_0x1180784d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x126e673d0_0 .net "AddBar_Sub", 0 0, L_0x1180784d8;  1 drivers
v0x126e67480_0 .net "Comp_enable", 0 0, L_0x126e6ce20;  1 drivers
v0x126e67520_0 .net "Exception", 0 0, L_0x126e6db50;  alias, 1 drivers
L_0x118078010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x126e675b0_0 .net/2u *"_ivl_10", 0 0, L_0x118078010;  1 drivers
v0x126e67660_0 .net *"_ivl_103", 7 0, L_0x126e6fac0;  1 drivers
v0x126e67750_0 .net *"_ivl_107", 7 0, L_0x126e6fa20;  1 drivers
v0x126e67800_0 .net *"_ivl_110", 0 0, L_0x126e6fde0;  1 drivers
v0x126e678b0_0 .net *"_ivl_112", 24 0, L_0x126e6fe50;  1 drivers
L_0x1180781c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126e67960_0 .net *"_ivl_115", 0 0, L_0x1180781c0;  1 drivers
v0x126e67a70_0 .net *"_ivl_116", 24 0, L_0x126e6fba0;  1 drivers
L_0x118078208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126e67b20_0 .net *"_ivl_119", 0 0, L_0x118078208;  1 drivers
v0x126e67bd0_0 .net *"_ivl_12", 64 0, L_0x126e6d2b0;  1 drivers
v0x126e67c80_0 .net *"_ivl_120", 24 0, L_0x126e700e0;  1 drivers
L_0x118078250 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126e67d30_0 .net/2u *"_ivl_122", 24 0, L_0x118078250;  1 drivers
v0x126e67de0_0 .net *"_ivl_129", 0 0, L_0x126e703e0;  1 drivers
v0x126e67e90_0 .net *"_ivl_131", 22 0, L_0x126e70220;  1 drivers
v0x126e67f40_0 .net *"_ivl_133", 22 0, L_0x126e702c0;  1 drivers
v0x126e680d0_0 .net *"_ivl_134", 22 0, L_0x126e704c0;  1 drivers
L_0x118078058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126e68160_0 .net/2u *"_ivl_14", 0 0, L_0x118078058;  1 drivers
v0x126e68210_0 .net *"_ivl_140", 0 0, L_0x126e706d0;  1 drivers
L_0x118078298 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x126e682c0_0 .net/2u *"_ivl_141", 7 0, L_0x118078298;  1 drivers
v0x126e68370_0 .net *"_ivl_144", 7 0, L_0x126e70770;  1 drivers
v0x126e68420_0 .net *"_ivl_145", 7 0, L_0x126e70a70;  1 drivers
v0x126e684d0_0 .net *"_ivl_148", 7 0, L_0x126e70bb0;  1 drivers
v0x126e68580_0 .net *"_ivl_149", 7 0, L_0x126e708b0;  1 drivers
v0x126e68630_0 .net *"_ivl_152", 0 0, L_0x126e70e20;  1 drivers
v0x126e686d0_0 .net *"_ivl_153", 0 0, L_0x126e70c50;  1 drivers
v0x126e68780_0 .net *"_ivl_155", 23 0, L_0x126e70d00;  1 drivers
L_0x1180782e0 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x126e68830_0 .net/2u *"_ivl_157", 23 0, L_0x1180782e0;  1 drivers
v0x126e688e0_0 .net *"_ivl_159", 23 0, L_0x126e710e0;  1 drivers
v0x126e68990_0 .net *"_ivl_16", 64 0, L_0x126e6d3f0;  1 drivers
L_0x118078328 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126e68a40_0 .net/2u *"_ivl_161", 23 0, L_0x118078328;  1 drivers
v0x126e68af0_0 .net *"_ivl_165", 24 0, L_0x126e70f80;  1 drivers
L_0x118078370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126e67ff0_0 .net *"_ivl_168", 0 0, L_0x118078370;  1 drivers
v0x126e68d80_0 .net *"_ivl_169", 24 0, L_0x126e71450;  1 drivers
L_0x1180783b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126e68e10_0 .net *"_ivl_172", 0 0, L_0x1180783b8;  1 drivers
v0x126e68eb0_0 .net *"_ivl_173", 24 0, L_0x126e71260;  1 drivers
L_0x118078400 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126e68f60_0 .net/2u *"_ivl_175", 24 0, L_0x118078400;  1 drivers
v0x126e69010_0 .net *"_ivl_18", 64 0, L_0x126e6d6b0;  1 drivers
v0x126e690c0_0 .net *"_ivl_184", 7 0, L_0x126e71b00;  1 drivers
v0x126e69170_0 .net *"_ivl_189", 22 0, L_0x126e714f0;  1 drivers
L_0x118078490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126e69220_0 .net/2u *"_ivl_190", 31 0, L_0x118078490;  1 drivers
v0x126e692d0_0 .net *"_ivl_193", 0 0, L_0x126e71610;  1 drivers
v0x126e69370_0 .net *"_ivl_194", 31 0, L_0x126e71c50;  1 drivers
v0x126e69420_0 .net *"_ivl_196", 31 0, L_0x126e71cf0;  1 drivers
v0x126e694d0_0 .net *"_ivl_198", 31 0, L_0x126e71d90;  1 drivers
v0x126e69580_0 .net *"_ivl_21", 7 0, L_0x126e6d7d0;  1 drivers
v0x126e69630_0 .net *"_ivl_23", 0 0, L_0x126e6d8b0;  1 drivers
v0x126e696d0_0 .net *"_ivl_25", 7 0, L_0x126e6d990;  1 drivers
v0x126e69780_0 .net *"_ivl_27", 0 0, L_0x126e6da70;  1 drivers
v0x126e69820_0 .net *"_ivl_31", 0 0, L_0x126e6dc80;  1 drivers
v0x126e698d0_0 .net *"_ivl_33", 0 0, L_0x126e6dd20;  1 drivers
v0x126e69970_0 .net *"_ivl_35", 0 0, L_0x126e6de40;  1 drivers
v0x126e69a20_0 .net *"_ivl_36", 0 0, L_0x126e6dee0;  1 drivers
v0x126e69ad0_0 .net *"_ivl_39", 0 0, L_0x126e6e010;  1 drivers
v0x126e69b80_0 .net *"_ivl_43", 0 0, L_0x126e6e0b0;  1 drivers
v0x126e69c30_0 .net *"_ivl_45", 0 0, L_0x126e6e1f0;  1 drivers
v0x126e69ce0_0 .net *"_ivl_46", 0 0, L_0x126e6df80;  1 drivers
v0x126e69d90_0 .net *"_ivl_49", 0 0, L_0x126e6e330;  1 drivers
v0x126e69e40_0 .net *"_ivl_5", 30 0, L_0x126e6d000;  1 drivers
v0x126e69ef0_0 .net *"_ivl_51", 0 0, L_0x126e6e150;  1 drivers
v0x126e69fa0_0 .net *"_ivl_52", 0 0, L_0x126e6e500;  1 drivers
v0x126e6a050_0 .net *"_ivl_54", 0 0, L_0x126e6e5f0;  1 drivers
v0x126e6a100_0 .net *"_ivl_59", 7 0, L_0x126e6e6a0;  1 drivers
v0x126e6a1b0_0 .net *"_ivl_61", 0 0, L_0x126e6e900;  1 drivers
L_0x1180780a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x126e68b90_0 .net/2u *"_ivl_62", 0 0, L_0x1180780a0;  1 drivers
v0x126e68c40_0 .net *"_ivl_65", 22 0, L_0x126e6e3d0;  1 drivers
v0x126e68cf0_0 .net *"_ivl_66", 23 0, L_0x126e6ea90;  1 drivers
L_0x1180780e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126e6a260_0 .net/2u *"_ivl_68", 0 0, L_0x1180780e8;  1 drivers
v0x126e6a310_0 .net *"_ivl_7", 30 0, L_0x126e6d0a0;  1 drivers
v0x126e6a3c0_0 .net *"_ivl_71", 22 0, L_0x126e6eb70;  1 drivers
v0x126e6a470_0 .net *"_ivl_72", 23 0, L_0x126e6ecf0;  1 drivers
v0x126e6a520_0 .net *"_ivl_77", 7 0, L_0x126e6ef20;  1 drivers
v0x126e6a5d0_0 .net *"_ivl_79", 0 0, L_0x126e6efc0;  1 drivers
v0x126e6a670_0 .net *"_ivl_8", 0 0, L_0x126e6d190;  1 drivers
L_0x118078130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x126e6a710_0 .net/2u *"_ivl_80", 0 0, L_0x118078130;  1 drivers
v0x126e6a7c0_0 .net *"_ivl_83", 22 0, L_0x126e6ee70;  1 drivers
v0x126e6a870_0 .net *"_ivl_84", 23 0, L_0x126e6f160;  1 drivers
L_0x118078178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126e6a920_0 .net/2u *"_ivl_86", 0 0, L_0x118078178;  1 drivers
v0x126e6a9d0_0 .net *"_ivl_89", 22 0, L_0x126e6f060;  1 drivers
v0x126e6aa80_0 .net *"_ivl_90", 23 0, L_0x126e6f390;  1 drivers
v0x126e6ab30_0 .net *"_ivl_95", 7 0, L_0x126e6f610;  1 drivers
v0x126e6abe0_0 .net *"_ivl_97", 7 0, L_0x126e6f470;  1 drivers
v0x126e6ac90_0 .net "a_operand", 31 0, L_0x126e6cc00;  alias, 1 drivers
v0x126e6ad50_0 .net "add_sum", 30 0, L_0x126e705a0;  1 drivers
v0x126e6ade0_0 .net "b_operand", 31 0, v0x126e6ca60_0;  alias, 1 drivers
v0x126e6ae70_0 .net "exponent_b_add_sub", 7 0, L_0x126e6f980;  1 drivers
v0x126e6af00_0 .net "exponent_diff", 7 0, L_0x126e6f8e0;  1 drivers
v0x126e6af90_0 .net "exponent_sub", 7 0, L_0x126e718e0;  1 drivers
v0x126e6b040_0 .net "operand_a", 31 0, L_0x126e6cec0;  1 drivers
v0x126e6b0e0_0 .net "operand_b", 31 0, L_0x126e6cf60;  1 drivers
v0x126e6b190_0 .net "operation_sub_addBar", 0 0, L_0x126e72130;  1 drivers
v0x126e6b230_0 .net "output_sign", 0 0, L_0x126e72030;  1 drivers
v0x126e6b2d0_0 .net "perform", 0 0, L_0x126e6fcc0;  1 drivers
v0x126e6b370_0 .net "result", 31 0, L_0x126e72230;  alias, 1 drivers
v0x126e6b420_0 .net "significand_a", 23 0, L_0x126e6ed90;  1 drivers
v0x126e6b4d0_0 .net "significand_add", 24 0, L_0x126e6ffb0;  1 drivers
v0x126e6b580_0 .net "significand_b", 23 0, L_0x126e6f280;  1 drivers
v0x126e6b630_0 .net "significand_b_add_sub", 23 0, L_0x126e6f6b0;  1 drivers
v0x126e6b6e0_0 .net "significand_sub", 24 0, L_0x126e71380;  1 drivers
v0x126e6b7a0_0 .net "significand_sub_complement", 23 0, L_0x126e711c0;  1 drivers
v0x126e6b840_0 .net "sub_diff", 30 0, L_0x126e71b70;  1 drivers
v0x126e6b8f0_0 .net "subtraction_diff", 24 0, v0x126e66fd0_0;  1 drivers
L_0x126e6ce20 .part L_0x126e6d6b0, 64, 1;
L_0x126e6cec0 .part L_0x126e6d6b0, 32, 32;
L_0x126e6cf60 .part L_0x126e6d6b0, 0, 32;
L_0x126e6d000 .part L_0x126e6cc00, 0, 31;
L_0x126e6d0a0 .part v0x126e6ca60_0, 0, 31;
L_0x126e6d190 .cmp/gt 31, L_0x126e6d0a0, L_0x126e6d000;
L_0x126e6d2b0 .concat [ 32 32 1 0], L_0x126e6cc00, v0x126e6ca60_0, L_0x118078010;
L_0x126e6d3f0 .concat [ 32 32 1 0], v0x126e6ca60_0, L_0x126e6cc00, L_0x118078058;
L_0x126e6d6b0 .functor MUXZ 65, L_0x126e6d3f0, L_0x126e6d2b0, L_0x126e6d190, C4<>;
L_0x126e6d7d0 .part L_0x126e6cec0, 23, 8;
L_0x126e6d8b0 .reduce/and L_0x126e6d7d0;
L_0x126e6d990 .part L_0x126e6cf60, 23, 8;
L_0x126e6da70 .reduce/and L_0x126e6d990;
L_0x126e6dc80 .part L_0x126e6cec0, 31, 1;
L_0x126e6dd20 .reduce/nor L_0x126e6dc80;
L_0x126e6de40 .part L_0x126e6cec0, 31, 1;
L_0x126e6dee0 .functor MUXZ 1, L_0x126e6de40, L_0x126e6dd20, L_0x126e6ce20, C4<>;
L_0x126e6e010 .part L_0x126e6cec0, 31, 1;
L_0x126e6e0b0 .part L_0x126e6cec0, 31, 1;
L_0x126e6e1f0 .part L_0x126e6cf60, 31, 1;
L_0x126e6e330 .part L_0x126e6cec0, 31, 1;
L_0x126e6e150 .part L_0x126e6cf60, 31, 1;
L_0x126e6e6a0 .part L_0x126e6cec0, 23, 8;
L_0x126e6e900 .reduce/or L_0x126e6e6a0;
L_0x126e6e3d0 .part L_0x126e6cec0, 0, 23;
L_0x126e6ea90 .concat [ 23 1 0 0], L_0x126e6e3d0, L_0x1180780a0;
L_0x126e6eb70 .part L_0x126e6cec0, 0, 23;
L_0x126e6ecf0 .concat [ 23 1 0 0], L_0x126e6eb70, L_0x1180780e8;
L_0x126e6ed90 .functor MUXZ 24, L_0x126e6ecf0, L_0x126e6ea90, L_0x126e6e900, C4<>;
L_0x126e6ef20 .part L_0x126e6cf60, 23, 8;
L_0x126e6efc0 .reduce/or L_0x126e6ef20;
L_0x126e6ee70 .part L_0x126e6cf60, 0, 23;
L_0x126e6f160 .concat [ 23 1 0 0], L_0x126e6ee70, L_0x118078130;
L_0x126e6f060 .part L_0x126e6cf60, 0, 23;
L_0x126e6f390 .concat [ 23 1 0 0], L_0x126e6f060, L_0x118078178;
L_0x126e6f280 .functor MUXZ 24, L_0x126e6f390, L_0x126e6f160, L_0x126e6efc0, C4<>;
L_0x126e6f610 .part L_0x126e6cec0, 23, 8;
L_0x126e6f470 .part L_0x126e6cf60, 23, 8;
L_0x126e6f8e0 .arith/sub 8, L_0x126e6f610, L_0x126e6f470;
L_0x126e6f6b0 .shift/r 24, L_0x126e6f280, L_0x126e6f8e0;
L_0x126e6fac0 .part L_0x126e6cf60, 23, 8;
L_0x126e6f980 .arith/sum 8, L_0x126e6fac0, L_0x126e6f8e0;
L_0x126e6fa20 .part L_0x126e6cec0, 23, 8;
L_0x126e6fcc0 .cmp/eq 8, L_0x126e6fa20, L_0x126e6f980;
L_0x126e6fe50 .concat [ 24 1 0 0], L_0x126e6ed90, L_0x1180781c0;
L_0x126e6fba0 .concat [ 24 1 0 0], L_0x126e6f6b0, L_0x118078208;
L_0x126e700e0 .arith/sum 25, L_0x126e6fe50, L_0x126e6fba0;
L_0x126e6ffb0 .functor MUXZ 25, L_0x118078250, L_0x126e700e0, L_0x126e6fde0, C4<>;
L_0x126e703e0 .part L_0x126e6ffb0, 24, 1;
L_0x126e70220 .part L_0x126e6ffb0, 1, 23;
L_0x126e702c0 .part L_0x126e6ffb0, 0, 23;
L_0x126e704c0 .functor MUXZ 23, L_0x126e702c0, L_0x126e70220, L_0x126e703e0, C4<>;
L_0x126e705a0 .concat8 [ 23 8 0 0], L_0x126e704c0, L_0x126e708b0;
L_0x126e706d0 .part L_0x126e6ffb0, 24, 1;
L_0x126e70770 .part L_0x126e6cec0, 23, 8;
L_0x126e70a70 .arith/sum 8, L_0x118078298, L_0x126e70770;
L_0x126e70bb0 .part L_0x126e6cec0, 23, 8;
L_0x126e708b0 .functor MUXZ 8, L_0x126e70bb0, L_0x126e70a70, L_0x126e706d0, C4<>;
L_0x126e70e20 .reduce/nor L_0x126e72130;
L_0x126e710e0 .arith/sum 24, L_0x126e70d00, L_0x1180782e0;
L_0x126e711c0 .functor MUXZ 24, L_0x118078328, L_0x126e710e0, L_0x126e70c50, C4<>;
L_0x126e70f80 .concat [ 24 1 0 0], L_0x126e6ed90, L_0x118078370;
L_0x126e71450 .concat [ 24 1 0 0], L_0x126e711c0, L_0x1180783b8;
L_0x126e71260 .arith/sum 25, L_0x126e70f80, L_0x126e71450;
L_0x126e71380 .functor MUXZ 25, L_0x118078400, L_0x126e71260, L_0x126e6fcc0, C4<>;
L_0x126e71a20 .part L_0x126e6cec0, 23, 8;
L_0x126e71b70 .concat8 [ 23 8 0 0], L_0x126e714f0, L_0x126e71b00;
L_0x126e714f0 .part v0x126e66fd0_0, 0, 23;
L_0x126e71610 .reduce/nor L_0x126e72130;
L_0x126e71c50 .concat [ 31 1 0 0], L_0x126e71b70, L_0x126e72030;
L_0x126e71cf0 .concat [ 31 1 0 0], L_0x126e705a0, L_0x126e72030;
L_0x126e71d90 .functor MUXZ 32, L_0x126e71cf0, L_0x126e71c50, L_0x126e71610, C4<>;
L_0x126e72230 .functor MUXZ 32, L_0x126e71d90, L_0x118078490, L_0x126e6db50, C4<>;
S_0x126e66bb0 .scope module, "pe" "priority_encoder" 7 88, 8 10 0, S_0x126e66930;
 .timescale -9 -10;
    .port_info 0 /INPUT 25 "significand";
    .port_info 1 /INPUT 8 "Exponent_a";
    .port_info 2 /OUTPUT 25 "Significand";
    .port_info 3 /OUTPUT 8 "Exponent_sub";
v0x126e66e60_0 .net "Exponent_a", 7 0, L_0x126e71a20;  1 drivers
v0x126e66f20_0 .net "Exponent_sub", 7 0, L_0x126e718e0;  alias, 1 drivers
v0x126e66fd0_0 .var "Significand", 24 0;
v0x126e67090_0 .net *"_ivl_0", 7 0, L_0x126e71800;  1 drivers
L_0x118078448 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x126e67140_0 .net *"_ivl_3", 2 0, L_0x118078448;  1 drivers
v0x126e67230_0 .var "shift", 4 0;
v0x126e672e0_0 .net "significand", 24 0, L_0x126e71380;  alias, 1 drivers
E_0x126e66e00 .event anyedge, v0x126e672e0_0;
L_0x126e71800 .concat [ 5 3 0 0], v0x126e67230_0, L_0x118078448;
L_0x126e718e0 .arith/sub 8, L_0x126e71a20, L_0x126e71800;
    .scope S_0x126e65f90;
T_0 ;
    %wait E_0x126e661b0;
    %load/vec4 v0x126e664c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 15, 15, 128;
    %store/vec4 v0x126e66340_0, 0, 128;
    %jmp T_0.17;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x126e66400_0, 0;
    %jmp T_0.17;
T_0.1 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x126e66290_0, 0, 128;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e66290_0, 4, 32;
    %load/vec4 v0x126e665a0_0;
    %load/vec4 v0x126e66290_0;
    %and;
    %store/vec4 v0x126e66340_0, 0, 128;
    %jmp T_0.17;
T_0.2 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x126e66290_0, 0, 128;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e66290_0, 4, 32;
    %load/vec4 v0x126e665a0_0;
    %load/vec4 v0x126e66290_0;
    %and;
    %store/vec4 v0x126e66340_0, 0, 128;
    %jmp T_0.17;
T_0.3 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x126e66290_0, 0, 128;
    %pushi/vec4 4294967295, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e66290_0, 4, 64;
    %load/vec4 v0x126e665a0_0;
    %load/vec4 v0x126e66290_0;
    %and;
    %store/vec4 v0x126e66340_0, 0, 128;
    %jmp T_0.17;
T_0.4 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x126e66290_0, 0, 128;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e66290_0, 4, 32;
    %load/vec4 v0x126e665a0_0;
    %load/vec4 v0x126e66290_0;
    %and;
    %store/vec4 v0x126e66340_0, 0, 128;
    %jmp T_0.17;
T_0.5 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x126e66290_0, 0, 128;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e66290_0, 4, 32;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e66290_0, 4, 32;
    %load/vec4 v0x126e665a0_0;
    %load/vec4 v0x126e66290_0;
    %and;
    %store/vec4 v0x126e66340_0, 0, 128;
    %jmp T_0.17;
T_0.6 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x126e66290_0, 0, 128;
    %pushi/vec4 4294967295, 0, 64;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e66290_0, 4, 64;
    %load/vec4 v0x126e665a0_0;
    %load/vec4 v0x126e66290_0;
    %and;
    %store/vec4 v0x126e66340_0, 0, 128;
    %jmp T_0.17;
T_0.7 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x126e66290_0, 0, 128;
    %pushi/vec4 4294967295, 0, 96;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e66290_0, 4, 96;
    %load/vec4 v0x126e665a0_0;
    %load/vec4 v0x126e66290_0;
    %and;
    %store/vec4 v0x126e66340_0, 0, 128;
    %jmp T_0.17;
T_0.8 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x126e66290_0, 0, 128;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e66290_0, 4, 32;
    %load/vec4 v0x126e665a0_0;
    %load/vec4 v0x126e66290_0;
    %and;
    %store/vec4 v0x126e66340_0, 0, 128;
    %jmp T_0.17;
T_0.9 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x126e66290_0, 0, 128;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e66290_0, 4, 32;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e66290_0, 4, 32;
    %load/vec4 v0x126e665a0_0;
    %load/vec4 v0x126e66290_0;
    %and;
    %store/vec4 v0x126e66340_0, 0, 128;
    %jmp T_0.17;
T_0.10 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x126e66290_0, 0, 128;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e66290_0, 4, 32;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e66290_0, 4, 32;
    %load/vec4 v0x126e665a0_0;
    %load/vec4 v0x126e66290_0;
    %and;
    %store/vec4 v0x126e66340_0, 0, 128;
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x126e66290_0, 0, 128;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e66290_0, 4, 32;
    %pushi/vec4 4294967295, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e66290_0, 4, 64;
    %load/vec4 v0x126e665a0_0;
    %load/vec4 v0x126e66290_0;
    %and;
    %store/vec4 v0x126e66340_0, 0, 128;
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x126e66290_0, 0, 128;
    %pushi/vec4 4294967295, 0, 64;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e66290_0, 4, 64;
    %load/vec4 v0x126e665a0_0;
    %load/vec4 v0x126e66290_0;
    %and;
    %store/vec4 v0x126e66340_0, 0, 128;
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x126e66290_0, 0, 128;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e66290_0, 4, 32;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e66290_0, 4, 32;
    %load/vec4 v0x126e665a0_0;
    %load/vec4 v0x126e66290_0;
    %and;
    %store/vec4 v0x126e66340_0, 0, 128;
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x126e66290_0, 0, 128;
    %pushi/vec4 4294967295, 0, 96;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e66290_0, 4, 96;
    %load/vec4 v0x126e665a0_0;
    %load/vec4 v0x126e66290_0;
    %and;
    %store/vec4 v0x126e66340_0, 0, 128;
    %jmp T_0.17;
T_0.15 ;
    %load/vec4 v0x126e665a0_0;
    %store/vec4 v0x126e66340_0, 0, 128;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %load/vec4 v0x126e66340_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x126e66340_0;
    %parti/s 32, 32, 7;
    %add;
    %load/vec4 v0x126e66340_0;
    %parti/s 32, 64, 8;
    %add;
    %load/vec4 v0x126e66340_0;
    %parti/s 32, 96, 8;
    %add;
    %store/vec4 v0x126e66400_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0x126e66bb0;
T_1 ;
    %wait E_0x126e66e00;
    %load/vec4 v0x126e672e0_0;
    %dup/vec4;
    %pushi/vec4 33554431, 8388607, 25;
    %cmp/x;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 25165823, 4194303, 25;
    %cmp/x;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 20971519, 2097151, 25;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 18874367, 1048575, 25;
    %cmp/x;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 17825791, 524287, 25;
    %cmp/x;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 17301503, 262143, 25;
    %cmp/x;
    %jmp/1 T_1.5, 4;
    %dup/vec4;
    %pushi/vec4 17039359, 131071, 25;
    %cmp/x;
    %jmp/1 T_1.6, 4;
    %dup/vec4;
    %pushi/vec4 16908287, 65535, 25;
    %cmp/x;
    %jmp/1 T_1.7, 4;
    %dup/vec4;
    %pushi/vec4 16842751, 32767, 25;
    %cmp/x;
    %jmp/1 T_1.8, 4;
    %dup/vec4;
    %pushi/vec4 16809983, 16383, 25;
    %cmp/x;
    %jmp/1 T_1.9, 4;
    %dup/vec4;
    %pushi/vec4 16793599, 8191, 25;
    %cmp/x;
    %jmp/1 T_1.10, 4;
    %dup/vec4;
    %pushi/vec4 16785407, 4095, 25;
    %cmp/x;
    %jmp/1 T_1.11, 4;
    %dup/vec4;
    %pushi/vec4 16781311, 2047, 25;
    %cmp/x;
    %jmp/1 T_1.12, 4;
    %dup/vec4;
    %pushi/vec4 16779263, 1023, 25;
    %cmp/x;
    %jmp/1 T_1.13, 4;
    %dup/vec4;
    %pushi/vec4 16778239, 511, 25;
    %cmp/x;
    %jmp/1 T_1.14, 4;
    %dup/vec4;
    %pushi/vec4 16777727, 255, 25;
    %cmp/x;
    %jmp/1 T_1.15, 4;
    %dup/vec4;
    %pushi/vec4 16777471, 127, 25;
    %cmp/x;
    %jmp/1 T_1.16, 4;
    %dup/vec4;
    %pushi/vec4 16777343, 63, 25;
    %cmp/x;
    %jmp/1 T_1.17, 4;
    %dup/vec4;
    %pushi/vec4 16777279, 31, 25;
    %cmp/x;
    %jmp/1 T_1.18, 4;
    %dup/vec4;
    %pushi/vec4 16777247, 15, 25;
    %cmp/x;
    %jmp/1 T_1.19, 4;
    %dup/vec4;
    %pushi/vec4 16777231, 7, 25;
    %cmp/x;
    %jmp/1 T_1.20, 4;
    %dup/vec4;
    %pushi/vec4 16777223, 3, 25;
    %cmp/x;
    %jmp/1 T_1.21, 4;
    %dup/vec4;
    %pushi/vec4 16777219, 1, 25;
    %cmp/x;
    %jmp/1 T_1.22, 4;
    %dup/vec4;
    %pushi/vec4 16777217, 0, 25;
    %cmp/x;
    %jmp/1 T_1.23, 4;
    %dup/vec4;
    %pushi/vec4 16777216, 0, 25;
    %cmp/x;
    %jmp/1 T_1.24, 4;
    %load/vec4 v0x126e672e0_0;
    %inv;
    %addi 1, 0, 25;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.0 ;
    %load/vec4 v0x126e672e0_0;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.1 ;
    %load/vec4 v0x126e672e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.2 ;
    %load/vec4 v0x126e672e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.3 ;
    %load/vec4 v0x126e672e0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.4 ;
    %load/vec4 v0x126e672e0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.5 ;
    %load/vec4 v0x126e672e0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.6 ;
    %load/vec4 v0x126e672e0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.7 ;
    %load/vec4 v0x126e672e0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.8 ;
    %load/vec4 v0x126e672e0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.9 ;
    %load/vec4 v0x126e672e0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.10 ;
    %load/vec4 v0x126e672e0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.11 ;
    %load/vec4 v0x126e672e0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.12 ;
    %load/vec4 v0x126e672e0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.13 ;
    %load/vec4 v0x126e672e0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.14 ;
    %load/vec4 v0x126e672e0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.15 ;
    %load/vec4 v0x126e672e0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.16 ;
    %load/vec4 v0x126e672e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.17 ;
    %load/vec4 v0x126e672e0_0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.18 ;
    %load/vec4 v0x126e672e0_0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.19 ;
    %load/vec4 v0x126e672e0_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.20 ;
    %load/vec4 v0x126e672e0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.21 ;
    %load/vec4 v0x126e672e0_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.22 ;
    %load/vec4 v0x126e672e0_0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.23 ;
    %load/vec4 v0x126e672e0_0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.24 ;
    %load/vec4 v0x126e672e0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x126e66fd0_0, 0, 25;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x126e67230_0, 0, 5;
    %jmp T_1.26;
T_1.26 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x126e66690;
T_2 ;
    %wait E_0x126e668d0;
    %load/vec4 v0x126e6bcf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x126e6bc40_0;
    %store/vec4 v0x126e6bbb0_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x126e6bae0_0;
    %cassign/vec4 v0x126e6bbb0_0;
    %cassign/link v0x126e6bbb0_0, v0x126e6bae0_0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x126e41950;
T_3 ;
    %wait E_0x126e087f0;
    %load/vec4 v0x126e6c250_0;
    %cassign/vec4 v0x126e6c3b0_0;
    %cassign/link v0x126e6c3b0_0, v0x126e6c250_0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x126e579e0;
T_4 ;
    %vpi_call 2 17 "$monitor", $time, "  spike_in: %b             weight: %b              v_threshold: %b     decayed_potential: %b           spiked: %b              potential_to_mem: %b", v0x126e6c8c0_0, v0x126e6cb70_0, v0x126e6ca60_0, v0x126e6c710_0, v0x126e6c990_0, v0x126e6c7f0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x126e579e0;
T_5 ;
    %vpi_call 2 23 "$dumpfile", "accelerator_wavedata.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x126e579e0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x126e579e0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126e6c670_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x126e6c8c0_0, 0, 4;
    %pushi/vec4 64, 0, 128;
    %store/vec4 v0x126e6cb70_0, 0, 128;
    %pushi/vec4 78, 0, 32;
    %store/vec4 v0x126e6ca60_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x126e6c710_0, 0, 32;
    %delay 80, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x126e579e0;
T_7 ;
    %delay 40, 0;
    %load/vec4 v0x126e6c670_0;
    %inv;
    %store/vec4 v0x126e6c670_0, 0, 1;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "accelerator_TESTBENCH.v";
    "accelerator.v";
    "potential_adder.v";
    "mac.v";
    "reset.v";
    "./Addition_Subtraction.v";
    "./Priority_Encoder.v";
