\hypertarget{struct_n_v_i_c___type}{}\section{N\+V\+I\+C\+\_\+\+Type Struct Reference}
\label{struct_n_v_i_c___type}\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}


Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC).  




{\ttfamily \#include $<$core\+\_\+cm4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a0bf79013b539f9f929c75bd50f8ec67d}{I\+S\+ER} \mbox{[}8\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_ac881b676be4d9659951f43c2fccb34b4}\label{struct_n_v_i_c___type_ac881b676be4d9659951f43c2fccb34b4}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}24\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_af458bc93cfb899fc1c77c5d1f39dde88}{I\+C\+ER} \mbox{[}8\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_ab993fe7f0b489b30bc677ccf53426a92}\label{struct_n_v_i_c___type_ab993fe7f0b489b30bc677ccf53426a92}} 
uint32\+\_\+t {\bfseries R\+S\+E\+R\+V\+E\+D1} \mbox{[}24\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_ab39acf254b485e3ad71b18aa9f1ca594}{I\+S\+PR} \mbox{[}8\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_a86dfd6bf6c297be163d078945f67e8b6}\label{struct_n_v_i_c___type_a86dfd6bf6c297be163d078945f67e8b6}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}24\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a8165d9a8c0090021e56bbe91c2c44667}{I\+C\+PR} \mbox{[}8\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_a3371761ff5e69fb1b6b3c2c3b4d69b18}\label{struct_n_v_i_c___type_a3371761ff5e69fb1b6b3c2c3b4d69b18}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}24\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_ac8694e172f431db09b5d570993da3917}{I\+A\+BR} \mbox{[}8\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_a0c75e6c517dc8e5596ffa3ef6285c232}\label{struct_n_v_i_c___type_a0c75e6c517dc8e5596ffa3ef6285c232}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}56\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{struct_n_v_i_c___type_a38c377984f751265667317981f101bb4}{IP} \mbox{[}240\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_a77017390737a14d5eb4cdb41f0aa3dce}\label{struct_n_v_i_c___type_a77017390737a14d5eb4cdb41f0aa3dce}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}644\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a471c399bb79454dcdfb342a31a5684ae}{S\+T\+IR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC). 

Definition at line 303 of file core\+\_\+cm4.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_n_v_i_c___type_ac8694e172f431db09b5d570993da3917}\label{struct_n_v_i_c___type_ac8694e172f431db09b5d570993da3917}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+A\+BR@{I\+A\+BR}}
\index{I\+A\+BR@{I\+A\+BR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+A\+BR}{IABR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+A\+BR\mbox{[}8\mbox{]}}

Offset\+: 0x200 (R/W) Interrupt Active bit Register 

Definition at line 313 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_af458bc93cfb899fc1c77c5d1f39dde88}\label{struct_n_v_i_c___type_af458bc93cfb899fc1c77c5d1f39dde88}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+C\+ER@{I\+C\+ER}}
\index{I\+C\+ER@{I\+C\+ER}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+C\+ER}{ICER}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+C\+ER\mbox{[}8\mbox{]}}

Offset\+: 0x080 (R/W) Interrupt Clear Enable Register 

Definition at line 307 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a8165d9a8c0090021e56bbe91c2c44667}\label{struct_n_v_i_c___type_a8165d9a8c0090021e56bbe91c2c44667}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+C\+PR@{I\+C\+PR}}
\index{I\+C\+PR@{I\+C\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+C\+PR}{ICPR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+C\+PR\mbox{[}8\mbox{]}}

Offset\+: 0x180 (R/W) Interrupt Clear Pending Register 

Definition at line 311 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a38c377984f751265667317981f101bb4}\label{struct_n_v_i_c___type_a38c377984f751265667317981f101bb4}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!IP@{IP}}
\index{IP@{IP}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{IP}{IP}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t IP\mbox{[}240\mbox{]}}

Offset\+: 0x300 (R/W) Interrupt Priority Register (8\+Bit wide) 

Definition at line 315 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a0bf79013b539f9f929c75bd50f8ec67d}\label{struct_n_v_i_c___type_a0bf79013b539f9f929c75bd50f8ec67d}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+S\+ER@{I\+S\+ER}}
\index{I\+S\+ER@{I\+S\+ER}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+S\+ER}{ISER}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+S\+ER\mbox{[}8\mbox{]}}

Offset\+: 0x000 (R/W) Interrupt Set Enable Register 

Definition at line 305 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_ab39acf254b485e3ad71b18aa9f1ca594}\label{struct_n_v_i_c___type_ab39acf254b485e3ad71b18aa9f1ca594}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+S\+PR@{I\+S\+PR}}
\index{I\+S\+PR@{I\+S\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+S\+PR}{ISPR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+S\+PR\mbox{[}8\mbox{]}}

Offset\+: 0x100 (R/W) Interrupt Set Pending Register 

Definition at line 309 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a471c399bb79454dcdfb342a31a5684ae}\label{struct_n_v_i_c___type_a471c399bb79454dcdfb342a31a5684ae}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!S\+T\+IR@{S\+T\+IR}}
\index{S\+T\+IR@{S\+T\+IR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+T\+IR}{STIR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t S\+T\+IR}

Offset\+: 0x\+E00 ( /W) Software Trigger Interrupt Register 

Definition at line 317 of file core\+\_\+cm4.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Wilma/\+Documents/\+Git\+Hub/\+S\+D\+\_\+\+H\+U\+\_\+3/\+V\+E\+S\+O\+F\+T\+O\+N-\/16/cmsis/\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}\end{DoxyCompactItemize}
