
========================================================================

** ELF Header Information

    File Name: C:\STM32\project\efeed\MDK-ARM\efeed\efeed.axf

    Machine class: ELFCLASS32 (32-bit)
    Data encoding: ELFDATA2LSB (Little endian)
    Header version: EV_CURRENT (Current version)
    Operating System ABI: none
    ABI Version: 0
    File Type: ET_EXEC (Executable) (2)
    Machine: EM_ARM (ARM)

    Image Entry point: 0x080000ed
    Flags: EF_ARM_HASENTRY + EF_ARM_ABI_FLOAT_SOFT (0x05000202)

    ARM ELF revision: 5 (ABI version 2)

    Conforms to Soft float procedure-call standard

    Built with
    Component: ARM Compiler 5.06 update 4 (build 422) Tool: armasm [4d35cf]
    Component: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]

    Header size: 52 bytes (0x34)
    Program header entry size: 32 bytes (0x20)
    Section header entry size: 40 bytes (0x28)

    Program header entries: 1
    Section header entries: 16

    Program header offset: 808244 (0x000c5534)
    Section header offset: 808276 (0x000c5554)

    Section header string table index: 15

========================================================================

** Program header #0 (PT_LOAD) [PF_X + PF_W + PF_R + PF_ARM_ENTRY]
    Size : 31572 bytes (15600 bytes in file)
    Virtual address: 0x08000000 (Alignment 8)


========================================================================

** Section #1 'ER_IROM1' (SHT_PROGBITS) [SHF_ALLOC + SHF_EXECINSTR]
    Size   : 15184 bytes (alignment 8)
    Address: 0x08000000

    $d.realdata
    RESET
    __Vectors
        0x08000000:    20000f28    (..     DCD    536874792
        0x08000004:    08000101    ....    DCD    134217985
        0x08000008:    08000109    ....    DCD    134217993
        0x0800000c:    0800010b    ....    DCD    134217995
        0x08000010:    0800010d    ....    DCD    134217997
        0x08000014:    0800010f    ....    DCD    134217999
        0x08000018:    08000111    ....    DCD    134218001
        0x0800001c:    00000000    ....    DCD    0
        0x08000020:    00000000    ....    DCD    0
        0x08000024:    00000000    ....    DCD    0
        0x08000028:    00000000    ....    DCD    0
        0x0800002c:    080019dd    ....    DCD    134224349
        0x08000030:    08000115    ....    DCD    134218005
        0x08000034:    00000000    ....    DCD    0
        0x08000038:    080015f5    ....    DCD    134223349
        0x0800003c:    080019e1    ....    DCD    134224353
        0x08000040:    0800011b    ....    DCD    134218011
        0x08000044:    0800011b    ....    DCD    134218011
        0x08000048:    0800011b    ....    DCD    134218011
        0x0800004c:    0800011b    ....    DCD    134218011
        0x08000050:    0800011b    ....    DCD    134218011
        0x08000054:    0800011b    ....    DCD    134218011
        0x08000058:    0800011b    ....    DCD    134218011
        0x0800005c:    0800011b    ....    DCD    134218011
        0x08000060:    0800011b    ....    DCD    134218011
        0x08000064:    0800011b    ....    DCD    134218011
        0x08000068:    0800011b    ....    DCD    134218011
        0x0800006c:    0800011b    ....    DCD    134218011
        0x08000070:    0800011b    ....    DCD    134218011
        0x08000074:    0800011b    ....    DCD    134218011
        0x08000078:    08000299    ....    DCD    134218393
        0x0800007c:    0800011b    ....    DCD    134218011
        0x08000080:    0800011b    ....    DCD    134218011
        0x08000084:    0800011b    ....    DCD    134218011
        0x08000088:    0800011b    ....    DCD    134218011
        0x0800008c:    0800011b    ....    DCD    134218011
        0x08000090:    0800011b    ....    DCD    134218011
        0x08000094:    0800011b    ....    DCD    134218011
        0x08000098:    0800011b    ....    DCD    134218011
        0x0800009c:    0800011b    ....    DCD    134218011
        0x080000a0:    0800011b    ....    DCD    134218011
        0x080000a4:    08001bb1    ....    DCD    134224817
        0x080000a8:    0800011b    ....    DCD    134218011
        0x080000ac:    0800011b    ....    DCD    134218011
        0x080000b0:    08001bd1    ....    DCD    134224849
        0x080000b4:    0800011b    ....    DCD    134218011
        0x080000b8:    08001c15    ....    DCD    134224917
        0x080000bc:    0800011b    ....    DCD    134218011
        0x080000c0:    0800011b    ....    DCD    134218011
        0x080000c4:    080003f5    ....    DCD    134218741
        0x080000c8:    080003f1    ....    DCD    134218737
        0x080000cc:    0800011b    ....    DCD    134218011
        0x080000d0:    0800011b    ....    DCD    134218011
        0x080000d4:    0800011b    ....    DCD    134218011
        0x080000d8:    0800011b    ....    DCD    134218011
        0x080000dc:    0800011b    ....    DCD    134218011
        0x080000e0:    0800011b    ....    DCD    134218011
        0x080000e4:    0800011b    ....    DCD    134218011
        0x080000e8:    0800011b    ....    DCD    134218011
    $t
    .ARM.Collect$$$$00000000
    .ARM.Collect$$$$00000001
    __Vectors_End
    __main
    _main_stk
        0x080000ec:    f8dfd00c    ....    LDR      sp,__lit__00000000 ; [0x80000fc] = 0x20000f28
    .ARM.Collect$$$$00000004
    _main_scatterload
        0x080000f0:    f000f87a    ..z.    BL       __scatterload ; 0x80001e8
    .ARM.Collect$$$$00000008
    .ARM.Collect$$$$0000000A
    .ARM.Collect$$$$0000000B
    __main_after_scatterload
    _main_clock
    _main_cpp_init
    _main_init
        0x080000f4:    4800        .H      LDR      r0,[pc,#0] ; [0x80000f8] = 0x8002229
        0x080000f6:    4700        .G      BX       r0
    $d
        0x080000f8:    08002229    )"..    DCD    134226473
    .ARM.Collect$$$$00002712
    __lit__00000000
    .ARM.Collect$$$$0000000D
    .ARM.Collect$$$$0000000F
    __rt_final_cpp
    __rt_final_exit
        0x080000fc:    20000f28    (..     DCD    536874792
    $t
    .text
    Reset_Handler
;;;150                     LDR     R0, =SystemInit
        0x08000100:    4806        .H      LDR      r0,[pc,#24] ; [0x800011c] = 0x8001b59
;;;151                     BLX     R0
        0x08000102:    4780        .G      BLX      r0
;;;152                     LDR     R0, =__main
        0x08000104:    4806        .H      LDR      r0,[pc,#24] ; [0x8000120] = 0x80000ed
;;;153                     BX      R0
        0x08000106:    4700        .G      BX       r0
    NMI_Handler
;;;154                     ENDP
;;;155    
;;;156    ; Dummy Exception Handlers (infinite loops which can be modified)
;;;157    
;;;158    NMI_Handler     PROC
;;;159                    EXPORT  NMI_Handler                [WEAK]
;;;160                    B       .
        0x08000108:    e7fe        ..      B        NMI_Handler ; 0x8000108
    HardFault_Handler
;;;161                    ENDP
;;;162    HardFault_Handler\
;;;163                    PROC
;;;164                    EXPORT  HardFault_Handler          [WEAK]
;;;165                    B       .
        0x0800010a:    e7fe        ..      B        HardFault_Handler ; 0x800010a
    MemManage_Handler
;;;166                    ENDP
;;;167    MemManage_Handler\
;;;168                    PROC
;;;169                    EXPORT  MemManage_Handler          [WEAK]
;;;170                    B       .
        0x0800010c:    e7fe        ..      B        MemManage_Handler ; 0x800010c
    BusFault_Handler
;;;171                    ENDP
;;;172    BusFault_Handler\
;;;173                    PROC
;;;174                    EXPORT  BusFault_Handler           [WEAK]
;;;175                    B       .
        0x0800010e:    e7fe        ..      B        BusFault_Handler ; 0x800010e
    UsageFault_Handler
;;;176                    ENDP
;;;177    UsageFault_Handler\
;;;178                    PROC
;;;179                    EXPORT  UsageFault_Handler         [WEAK]
;;;180                    B       .
        0x08000110:    e7fe        ..      B        UsageFault_Handler ; 0x8000110
;;;181                    ENDP
;;;182    SVC_Handler     PROC
;;;183                    EXPORT  SVC_Handler                [WEAK]
;;;184                    B       .
        0x08000112:    e7fe        ..      B        0x8000112 ; UsageFault_Handler + 2
    DebugMon_Handler
;;;185                    ENDP
;;;186    DebugMon_Handler\
;;;187                    PROC
;;;188                    EXPORT  DebugMon_Handler           [WEAK]
;;;189                    B       .
        0x08000114:    e7fe        ..      B        DebugMon_Handler ; 0x8000114
;;;190                    ENDP
;;;191    PendSV_Handler  PROC
;;;192                    EXPORT  PendSV_Handler             [WEAK]
;;;193                    B       .
        0x08000116:    e7fe        ..      B        0x8000116 ; DebugMon_Handler + 2
;;;194                    ENDP
;;;195    SysTick_Handler PROC
;;;196                    EXPORT  SysTick_Handler            [WEAK]
;;;197                    B       .
        0x08000118:    e7fe        ..      B        0x8000118 ; DebugMon_Handler + 4
    ADC1_2_IRQHandler
    CAN1_RX1_IRQHandler
    CAN1_SCE_IRQHandler
    DMA1_Channel1_IRQHandler
    DMA1_Channel2_IRQHandler
    DMA1_Channel3_IRQHandler
    DMA1_Channel5_IRQHandler
    DMA1_Channel6_IRQHandler
    DMA1_Channel7_IRQHandler
    EXTI0_IRQHandler
    EXTI15_10_IRQHandler
    EXTI1_IRQHandler
    EXTI2_IRQHandler
    EXTI3_IRQHandler
    EXTI4_IRQHandler
    EXTI9_5_IRQHandler
    FLASH_IRQHandler
    I2C1_ER_IRQHandler
    I2C1_EV_IRQHandler
    PVD_IRQHandler
    RCC_IRQHandler
    RTC_Alarm_IRQHandler
    RTC_IRQHandler
    SPI1_IRQHandler
    SPI2_IRQHandler
    TAMPER_IRQHandler
    TIM1_BRK_IRQHandler
    TIM1_CC_IRQHandler
    TIM1_TRG_COM_IRQHandler
    TIM3_IRQHandler
    USART1_IRQHandler
    USART2_IRQHandler
    USART3_IRQHandler
    USBWakeUp_IRQHandler
    USB_HP_CAN1_TX_IRQHandler
    USB_LP_CAN1_RX0_IRQHandler
    WWDG_IRQHandler
;;;198                    ENDP
;;;199    
;;;200    Default_Handler PROC
;;;201    
;;;202                    EXPORT  WWDG_IRQHandler            [WEAK]
;;;203                    EXPORT  PVD_IRQHandler             [WEAK]
;;;204                    EXPORT  TAMPER_IRQHandler          [WEAK]
;;;205                    EXPORT  RTC_IRQHandler             [WEAK]
;;;206                    EXPORT  FLASH_IRQHandler           [WEAK]
;;;207                    EXPORT  RCC_IRQHandler             [WEAK]
;;;208                    EXPORT  EXTI0_IRQHandler           [WEAK]
;;;209                    EXPORT  EXTI1_IRQHandler           [WEAK]
;;;210                    EXPORT  EXTI2_IRQHandler           [WEAK]
;;;211                    EXPORT  EXTI3_IRQHandler           [WEAK]
;;;212                    EXPORT  EXTI4_IRQHandler           [WEAK]
;;;213                    EXPORT  DMA1_Channel1_IRQHandler   [WEAK]
;;;214                    EXPORT  DMA1_Channel2_IRQHandler   [WEAK]
;;;215                    EXPORT  DMA1_Channel3_IRQHandler   [WEAK]
;;;216                    EXPORT  DMA1_Channel4_IRQHandler   [WEAK]
;;;217                    EXPORT  DMA1_Channel5_IRQHandler   [WEAK]
;;;218                    EXPORT  DMA1_Channel6_IRQHandler   [WEAK]
;;;219                    EXPORT  DMA1_Channel7_IRQHandler   [WEAK]
;;;220                    EXPORT  ADC1_2_IRQHandler          [WEAK]
;;;221                    EXPORT  USB_HP_CAN1_TX_IRQHandler  [WEAK]
;;;222                    EXPORT  USB_LP_CAN1_RX0_IRQHandler [WEAK]
;;;223                    EXPORT  CAN1_RX1_IRQHandler        [WEAK]
;;;224                    EXPORT  CAN1_SCE_IRQHandler        [WEAK]
;;;225                    EXPORT  EXTI9_5_IRQHandler         [WEAK]
;;;226                    EXPORT  TIM1_BRK_IRQHandler        [WEAK]
;;;227                    EXPORT  TIM1_UP_IRQHandler         [WEAK]
;;;228                    EXPORT  TIM1_TRG_COM_IRQHandler    [WEAK]
;;;229                    EXPORT  TIM1_CC_IRQHandler         [WEAK]
;;;230                    EXPORT  TIM2_IRQHandler            [WEAK]
;;;231                    EXPORT  TIM3_IRQHandler            [WEAK]
;;;232                    EXPORT  TIM4_IRQHandler            [WEAK]
;;;233                    EXPORT  I2C1_EV_IRQHandler         [WEAK]
;;;234                    EXPORT  I2C1_ER_IRQHandler         [WEAK]
;;;235                    EXPORT  I2C2_EV_IRQHandler         [WEAK]
;;;236                    EXPORT  I2C2_ER_IRQHandler         [WEAK]
;;;237                    EXPORT  SPI1_IRQHandler            [WEAK]
;;;238                    EXPORT  SPI2_IRQHandler            [WEAK]
;;;239                    EXPORT  USART1_IRQHandler          [WEAK]
;;;240                    EXPORT  USART2_IRQHandler          [WEAK]
;;;241                    EXPORT  USART3_IRQHandler          [WEAK]
;;;242                    EXPORT  EXTI15_10_IRQHandler       [WEAK]
;;;243                    EXPORT  RTC_Alarm_IRQHandler        [WEAK]
;;;244                    EXPORT  USBWakeUp_IRQHandler       [WEAK]
;;;245    
;;;246    WWDG_IRQHandler
;;;247    PVD_IRQHandler
;;;248    TAMPER_IRQHandler
;;;249    RTC_IRQHandler
;;;250    FLASH_IRQHandler
;;;251    RCC_IRQHandler
;;;252    EXTI0_IRQHandler
;;;253    EXTI1_IRQHandler
;;;254    EXTI2_IRQHandler
;;;255    EXTI3_IRQHandler
;;;256    EXTI4_IRQHandler
;;;257    DMA1_Channel1_IRQHandler
;;;258    DMA1_Channel2_IRQHandler
;;;259    DMA1_Channel3_IRQHandler
;;;260    DMA1_Channel4_IRQHandler
;;;261    DMA1_Channel5_IRQHandler
;;;262    DMA1_Channel6_IRQHandler
;;;263    DMA1_Channel7_IRQHandler
;;;264    ADC1_2_IRQHandler
;;;265    USB_HP_CAN1_TX_IRQHandler
;;;266    USB_LP_CAN1_RX0_IRQHandler
;;;267    CAN1_RX1_IRQHandler
;;;268    CAN1_SCE_IRQHandler
;;;269    EXTI9_5_IRQHandler
;;;270    TIM1_BRK_IRQHandler
;;;271    TIM1_UP_IRQHandler
;;;272    TIM1_TRG_COM_IRQHandler
;;;273    TIM1_CC_IRQHandler
;;;274    TIM2_IRQHandler
;;;275    TIM3_IRQHandler
;;;276    TIM4_IRQHandler
;;;277    I2C1_EV_IRQHandler
;;;278    I2C1_ER_IRQHandler
;;;279    I2C2_EV_IRQHandler
;;;280    I2C2_ER_IRQHandler
;;;281    SPI1_IRQHandler
;;;282    SPI2_IRQHandler
;;;283    USART1_IRQHandler
;;;284    USART2_IRQHandler
;;;285    USART3_IRQHandler
;;;286    EXTI15_10_IRQHandler
;;;287    RTC_Alarm_IRQHandler
;;;288    USBWakeUp_IRQHandler
;;;289    
;;;290                    B       .
        0x0800011a:    e7fe        ..      B        ADC1_2_IRQHandler ; 0x800011a
    $d
        0x0800011c:    08001b59    Y...    DCD    134224729
        0x08000120:    080000ed    ....    DCD    134217965
    $t
    .text
    __aeabi_uldivmod
        0x08000124:    e92d5ff0    -.._    PUSH     {r4-r12,lr}
        0x08000128:    4605        .F      MOV      r5,r0
        0x0800012a:    2000        .       MOVS     r0,#0
        0x0800012c:    4692        .F      MOV      r10,r2
        0x0800012e:    469b        .F      MOV      r11,r3
        0x08000130:    4688        .F      MOV      r8,r1
        0x08000132:    4606        .F      MOV      r6,r0
        0x08000134:    4681        .F      MOV      r9,r0
        0x08000136:    2440        @$      MOVS     r4,#0x40
        0x08000138:    e01b        ..      B        0x8000172 ; __aeabi_uldivmod + 78
        0x0800013a:    4628        (F      MOV      r0,r5
        0x0800013c:    4641        AF      MOV      r1,r8
        0x0800013e:    4647        GF      MOV      r7,r8
        0x08000140:    4622        "F      MOV      r2,r4
        0x08000142:    f000f841    ..A.    BL       __aeabi_llsr ; 0x80001c8
        0x08000146:    4653        SF      MOV      r3,r10
        0x08000148:    465a        ZF      MOV      r2,r11
        0x0800014a:    1ac0        ..      SUBS     r0,r0,r3
        0x0800014c:    4191        .A      SBCS     r1,r1,r2
        0x0800014e:    d310        ..      BCC      0x8000172 ; __aeabi_uldivmod + 78
        0x08000150:    4611        .F      MOV      r1,r2
        0x08000152:    4618        .F      MOV      r0,r3
        0x08000154:    4622        "F      MOV      r2,r4
        0x08000156:    f000f828    ..(.    BL       __aeabi_llsl ; 0x80001aa
        0x0800015a:    1a2d        -.      SUBS     r5,r5,r0
        0x0800015c:    eb670801    g...    SBC      r8,r7,r1
        0x08000160:    464f        OF      MOV      r7,r9
        0x08000162:    4622        "F      MOV      r2,r4
        0x08000164:    2001        .       MOVS     r0,#1
        0x08000166:    2100        .!      MOVS     r1,#0
        0x08000168:    f000f81f    ....    BL       __aeabi_llsl ; 0x80001aa
        0x0800016c:    eb170900    ....    ADDS     r9,r7,r0
        0x08000170:    414e        NA      ADCS     r6,r6,r1
        0x08000172:    1e20         .      SUBS     r0,r4,#0
        0x08000174:    f1a40401    ....    SUB      r4,r4,#1
        0x08000178:    dcdf        ..      BGT      0x800013a ; __aeabi_uldivmod + 22
        0x0800017a:    4648        HF      MOV      r0,r9
        0x0800017c:    4631        1F      MOV      r1,r6
        0x0800017e:    462a        *F      MOV      r2,r5
        0x08000180:    4643        CF      MOV      r3,r8
        0x08000182:    e8bd9ff0    ....    POP      {r4-r12,pc}
    .text
    __aeabi_memset
    __aeabi_memset4
    __aeabi_memset8
        0x08000186:    b2d2        ..      UXTB     r2,r2
        0x08000188:    e001        ..      B        0x800018e ; __aeabi_memset + 8
        0x0800018a:    f8002b01    ...+    STRB     r2,[r0],#1
        0x0800018e:    1e49        I.      SUBS     r1,r1,#1
        0x08000190:    d2fb        ..      BCS      0x800018a ; __aeabi_memset + 4
        0x08000192:    4770        pG      BX       lr
    __aeabi_memclr
    __aeabi_memclr4
    __aeabi_memclr8
        0x08000194:    2200        ."      MOVS     r2,#0
        0x08000196:    e7f6        ..      B        __aeabi_memset ; 0x8000186
    _memset$wrapper
        0x08000198:    b510        ..      PUSH     {r4,lr}
        0x0800019a:    4613        .F      MOV      r3,r2
        0x0800019c:    460a        .F      MOV      r2,r1
        0x0800019e:    4604        .F      MOV      r4,r0
        0x080001a0:    4619        .F      MOV      r1,r3
        0x080001a2:    f7fffff0    ....    BL       __aeabi_memset ; 0x8000186
        0x080001a6:    4620         F      MOV      r0,r4
        0x080001a8:    bd10        ..      POP      {r4,pc}
    .text
    __aeabi_llsl
    _ll_shift_l
        0x080001aa:    2a20         *      CMP      r2,#0x20
        0x080001ac:    db04        ..      BLT      0x80001b8 ; __aeabi_llsl + 14
        0x080001ae:    3a20         :      SUBS     r2,r2,#0x20
        0x080001b0:    fa00f102    ....    LSL      r1,r0,r2
        0x080001b4:    2000        .       MOVS     r0,#0
        0x080001b6:    4770        pG      BX       lr
        0x080001b8:    4091        .@      LSLS     r1,r1,r2
        0x080001ba:    f1c20320    .. .    RSB      r3,r2,#0x20
        0x080001be:    fa20f303     ...    LSR      r3,r0,r3
        0x080001c2:    4319        .C      ORRS     r1,r1,r3
        0x080001c4:    4090        .@      LSLS     r0,r0,r2
        0x080001c6:    4770        pG      BX       lr
    .text
    __aeabi_llsr
    _ll_ushift_r
        0x080001c8:    2a20         *      CMP      r2,#0x20
        0x080001ca:    db04        ..      BLT      0x80001d6 ; __aeabi_llsr + 14
        0x080001cc:    3a20         :      SUBS     r2,r2,#0x20
        0x080001ce:    fa21f002    !...    LSR      r0,r1,r2
        0x080001d2:    2100        .!      MOVS     r1,#0
        0x080001d4:    4770        pG      BX       lr
        0x080001d6:    fa21f302    !...    LSR      r3,r1,r2
        0x080001da:    40d0        .@      LSRS     r0,r0,r2
        0x080001dc:    f1c20220    .. .    RSB      r2,r2,#0x20
        0x080001e0:    4091        .@      LSLS     r1,r1,r2
        0x080001e2:    4308        .C      ORRS     r0,r0,r1
        0x080001e4:    4619        .F      MOV      r1,r3
        0x080001e6:    4770        pG      BX       lr
    .text
    __scatterload
    __scatterload_rt2
        0x080001e8:    4c06        .L      LDR      r4,[pc,#24] ; [0x8000204] = 0x8003b30
        0x080001ea:    4d07        .M      LDR      r5,[pc,#28] ; [0x8000208] = 0x8003b50
        0x080001ec:    e006        ..      B        0x80001fc ; __scatterload + 20
        0x080001ee:    68e0        .h      LDR      r0,[r4,#0xc]
        0x080001f0:    f0400301    @...    ORR      r3,r0,#1
        0x080001f4:    e8940007    ....    LDM      r4,{r0-r2}
        0x080001f8:    4798        .G      BLX      r3
        0x080001fa:    3410        .4      ADDS     r4,r4,#0x10
        0x080001fc:    42ac        .B      CMP      r4,r5
        0x080001fe:    d3f6        ..      BCC      0x80001ee ; __scatterload + 6
        0x08000200:    f7ffff78    ..x.    BL       __main_after_scatterload ; 0x80000f4
    $d
        0x08000204:    08003b30    0;..    DCD    134232880
        0x08000208:    08003b50    P;..    DCD    134232912
    $t
    .text
    __decompress
    __decompress1
        0x0800020c:    b570        p.      PUSH     {r4-r6,lr}
        0x0800020e:    188c        ..      ADDS     r4,r1,r2
        0x08000210:    f8105b01    ...[    LDRB     r5,[r0],#1
        0x08000214:    f0150307    ....    ANDS     r3,r5,#7
        0x08000218:    d101        ..      BNE      0x800021e ; __decompress + 18
        0x0800021a:    f8103b01    ...;    LDRB     r3,[r0],#1
        0x0800021e:    112a        *.      ASRS     r2,r5,#4
        0x08000220:    d106        ..      BNE      0x8000230 ; __decompress + 36
        0x08000222:    f8102b01    ...+    LDRB     r2,[r0],#1
        0x08000226:    e003        ..      B        0x8000230 ; __decompress + 36
        0x08000228:    f8106b01    ...k    LDRB     r6,[r0],#1
        0x0800022c:    f8016b01    ...k    STRB     r6,[r1],#1
        0x08000230:    1e5b        [.      SUBS     r3,r3,#1
        0x08000232:    d1f9        ..      BNE      0x8000228 ; __decompress + 28
        0x08000234:    072b        +.      LSLS     r3,r5,#28
        0x08000236:    d405        ..      BMI      0x8000244 ; __decompress + 56
        0x08000238:    2300        .#      MOVS     r3,#0
        0x0800023a:    1e52        R.      SUBS     r2,r2,#1
        0x0800023c:    d40d        ..      BMI      0x800025a ; __decompress + 78
        0x0800023e:    f8013b01    ...;    STRB     r3,[r1],#1
        0x08000242:    e7fa        ..      B        0x800023a ; __decompress + 46
        0x08000244:    f8103b01    ...;    LDRB     r3,[r0],#1
        0x08000248:    1acb        ..      SUBS     r3,r1,r3
        0x0800024a:    1c92        ..      ADDS     r2,r2,#2
        0x0800024c:    e003        ..      B        0x8000256 ; __decompress + 74
        0x0800024e:    f8135b01    ...[    LDRB     r5,[r3],#1
        0x08000252:    f8015b01    ...[    STRB     r5,[r1],#1
        0x08000256:    1e52        R.      SUBS     r2,r2,#1
        0x08000258:    d5f9        ..      BPL      0x800024e ; __decompress + 66
        0x0800025a:    42a1        .B      CMP      r1,r4
        0x0800025c:    d3d8        ..      BCC      0x8000210 ; __decompress + 4
        0x0800025e:    2000        .       MOVS     r0,#0
        0x08000260:    bd70        p.      POP      {r4-r6,pc}
        0x08000262:    0000        ..      MOVS     r0,r0
    i.Activate_I2C_Master
    Activate_I2C_Master
;;; .\..\Src\i2c_interface.c
;;;304      LL_I2C_Enable(I2C2);
        0x08000264:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_i2c.h
;;;367      SET_BIT(I2Cx->CR1, I2C_CR1_PE);
        0x08000266:    480b        .H      LDR      r0,[pc,#44] ; [0x8000294] = 0x40005800
        0x08000268:    6800        .h      LDR      r0,[r0,#0]
        0x0800026a:    f0400001    @...    ORR      r0,r0,#1
        0x0800026e:    4909        .I      LDR      r1,[pc,#36] ; [0x8000294] = 0x40005800
        0x08000270:    6008        .`      STR      r0,[r1,#0]
;;;368    }
        0x08000272:    bf00        ..      NOP      
;;; .\..\Src\i2c_interface.c
;;;310      LL_I2C_EnableIT_EVT(I2C2);
        0x08000274:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_i2c.h
;;;1004     SET_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN);
        0x08000276:    4608        .F      MOV      r0,r1
        0x08000278:    6840        @h      LDR      r0,[r0,#4]
        0x0800027a:    f4407000    @..p    ORR      r0,r0,#0x200
        0x0800027e:    6048        H`      STR      r0,[r1,#4]
;;;1005   }
        0x08000280:    bf00        ..      NOP      
;;; .\..\Src\i2c_interface.c
;;;311      LL_I2C_EnableIT_ERR(I2C2);
        0x08000282:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_i2c.h
;;;1094     SET_BIT(I2Cx->CR2, I2C_CR2_ITERREN);
        0x08000284:    4608        .F      MOV      r0,r1
        0x08000286:    6840        @h      LDR      r0,[r0,#4]
        0x08000288:    f4407080    @..p    ORR      r0,r0,#0x100
        0x0800028c:    6048        H`      STR      r0,[r1,#4]
;;;1095   }
        0x0800028e:    bf00        ..      NOP      
;;; .\..\Src\i2c_interface.c
;;;312    }
        0x08000290:    4770        pG      BX       lr
    $d
        0x08000292:    0000        ..      DCW    0
        0x08000294:    40005800    .X.@    DCD    1073764352
    $t
    i.DMA1_Channel4_IRQHandler
    DMA1_Channel4_IRQHandler
;;; .\../Src/stm32f1xx_it.c
;;;158    {
        0x08000298:    b510        ..      PUSH     {r4,lr}
;;;159      /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
;;;160      if(LL_DMA_IsActiveFlag_TC4(DMA1))
        0x0800029a:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_dma.h
;;;1258     return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4));
        0x0800029c:    480b        .H      LDR      r0,[pc,#44] ; [0x80002cc] = 0x40020000
        0x0800029e:    6800        .h      LDR      r0,[r0,#0]
        0x080002a0:    f3c03040    ..@0    UBFX     r0,r0,#13,#1
        0x080002a4:    b140        @.      CBZ      r0,0x80002b8 ; DMA1_Channel4_IRQHandler + 32
;;; .\../Src/stm32f1xx_it.c
;;;162        LL_DMA_ClearFlag_GI4(DMA1);
        0x080002a6:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_dma.h
;;;1489     WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF4);
        0x080002a8:    f44f5080    O..P    MOV      r0,#0x1000
        0x080002ac:    4907        .I      LDR      r1,[pc,#28] ; [0x80002cc] = 0x40020000
        0x080002ae:    6048        H`      STR      r0,[r1,#4]
;;;1490   }
        0x080002b0:    bf00        ..      NOP      
;;; .\../Src/stm32f1xx_it.c
;;;163        Transfer_Complete_Callback();
        0x080002b2:    f001fcd3    ....    BL       Transfer_Complete_Callback ; 0x8001c5c
        0x080002b6:    e007        ..      B        0x80002c8 ; DMA1_Channel4_IRQHandler + 48
;;;164    //    DMA1_Transfer_Complete_Callback();
;;;165      }
;;;166      else if(LL_DMA_IsActiveFlag_TE4(DMA1))
        0x080002b8:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_dma.h
;;;1412     return (READ_BIT(DMAx->ISR, DMA_ISR_TEIF4) == (DMA_ISR_TEIF4));
        0x080002ba:    4804        .H      LDR      r0,[pc,#16] ; [0x80002cc] = 0x40020000
        0x080002bc:    6800        .h      LDR      r0,[r0,#0]
        0x080002be:    f3c030c0    ...0    UBFX     r0,r0,#15,#1
        0x080002c2:    b108        ..      CBZ      r0,0x80002c8 ; DMA1_Channel4_IRQHandler + 48
;;; .\../Src/stm32f1xx_it.c
;;;168        Transfer_Error_Callback();
        0x080002c4:    f001fcf4    ....    BL       Transfer_Error_Callback ; 0x8001cb0
;;;169      }
;;;170    
;;;171      /* USER CODE END DMA1_Channel4_IRQn 0 */
;;;172      
;;;173      /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */
;;;174    
;;;175      /* USER CODE END DMA1_Channel4_IRQn 1 */
;;;176    }
        0x080002c8:    bd10        ..      POP      {r4,pc}
    $d
        0x080002ca:    0000        ..      DCW    0
        0x080002cc:    40020000    ...@    DCD    1073872896
    $t
    i.Handle_I2C_MasterDMA_IT
    Handle_I2C_MasterDMA_IT
;;; .\..\Src\i2c_interface.c
;;;217    {
        0x080002d0:    e92d4ff8    -..O    PUSH     {r3-r11,lr}
        0x080002d4:    4604        .F      MOV      r4,r0
        0x080002d6:    468a        .F      MOV      r10,r1
        0x080002d8:    4617        .F      MOV      r7,r2
        0x080002da:    461d        .F      MOV      r5,r3
        0x080002dc:    f8dd8028    ..(.    LDR      r8,[sp,#0x28]
;;;218    	if(ubTransferComplete == 1){
        0x080002e0:    4823        #H      LDR      r0,[pc,#140] ; [0x8000370] = 0x20000027
        0x080002e2:    7800        .x      LDRB     r0,[r0,#0]
        0x080002e4:    2801        .(      CMP      r0,#1
        0x080002e6:    d103        ..      BNE      0x80002f0 ; Handle_I2C_MasterDMA_IT + 32
;;;219    		ubTransferComplete = 0;
        0x080002e8:    2000        .       MOVS     r0,#0
        0x080002ea:    4921        !I      LDR      r1,[pc,#132] ; [0x8000370] = 0x20000027
        0x080002ec:    7008        .p      STRB     r0,[r1,#0]
        0x080002ee:    e004        ..      B        0x80002fa ; Handle_I2C_MasterDMA_IT + 42
;;;220    	} else {
;;;221      	while(!ubTransferComplete)
        0x080002f0:    bf00        ..      NOP      
        0x080002f2:    481f        .H      LDR      r0,[pc,#124] ; [0x8000370] = 0x20000027
        0x080002f4:    7800        .x      LDRB     r0,[r0,#0]
        0x080002f6:    2800        .(      CMP      r0,#0
        0x080002f8:    d0fb        ..      BEQ      0x80002f2 ; Handle_I2C_MasterDMA_IT + 34
;;;222      	{}
;;;223    //		return 1;
;;;224    	}
;;;225      LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_4, count);
        0x080002fa:    462a        *F      MOV      r2,r5
        0x080002fc:    2104        .!      MOVS     r1,#4
        0x080002fe:    481d        .H      LDR      r0,[pc,#116] ; [0x8000374] = 0x40020000
        0x08000300:    f000f906    ....    BL       LL_DMA_SetDataLength ; 0x8000510
;;;226      LL_DMA_ConfigAddresses(DMA1, LL_DMA_CHANNEL_4, (uint32_t)data, (uint32_t)LL_I2C_DMA_GetRegAddr(I2Cx), LL_DMA_DIRECTION_MEMORY_TO_PERIPH ); //  LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_4));
        0x08000304:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_i2c.h
;;;467      return (uint32_t) & (I2Cx->DR);
        0x08000306:    f1040010    ....    ADD      r0,r4,#0x10
        0x0800030a:    4681        .F      MOV      r9,r0
        0x0800030c:    2010        .       MOVS     r0,#0x10
        0x0800030e:    464b        KF      MOV      r3,r9
        0x08000310:    463a        :F      MOV      r2,r7
        0x08000312:    2104        .!      MOVS     r1,#4
        0x08000314:    9000        ..      STR      r0,[sp,#0]
        0x08000316:    4817        .H      LDR      r0,[pc,#92] ; [0x8000374] = 0x40020000
        0x08000318:    f000f8b6    ....    BL       LL_DMA_ConfigAddresses ; 0x8000488
;;; .\..\Src\i2c_interface.c
;;;228      LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_4);
        0x0800031c:    2104        .!      MOVS     r1,#4
        0x0800031e:    4815        .H      LDR      r0,[pc,#84] ; [0x8000374] = 0x40020000
        0x08000320:    f000f8da    ....    BL       LL_DMA_EnableIT_TC ; 0x80004d8
;;;229      LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_4);
        0x08000324:    2104        .!      MOVS     r1,#4
        0x08000326:    4813        .H      LDR      r0,[pc,#76] ; [0x8000374] = 0x40020000
        0x08000328:    f000f8e4    ....    BL       LL_DMA_EnableIT_TE ; 0x80004f4
;;;230    
;;;231      /* (1) Enable DMA transfer **************************************************/
;;;232      LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_4);
        0x0800032c:    2104        .!      MOVS     r1,#4
        0x0800032e:    4811        .H      LDR      r0,[pc,#68] ; [0x8000374] = 0x40020000
        0x08000330:    f000f8c4    ....    BL       LL_DMA_EnableChannel ; 0x80004bc
;;;233      /* (2) Prepare acknowledge for Master data reception ************************/
;;;234      LL_I2C_AcknowledgeNextData(I2Cx, LL_I2C_ACK);
        0x08000334:    f44f6180    O..a    MOV      r1,#0x400
        0x08000338:    4620         F      MOV      r0,r4
        0x0800033a:    f000f99d    ....    BL       LL_I2C_AcknowledgeNextData ; 0x8000678
;;;235    
;;;236      /* (3) Initiate a Start condition to the Slave device ***********************/
;;;237      /* Master Generate Start condition */
;;;238      LL_I2C_GenerateStartCondition(I2Cx);
        0x0800033e:    4620         F      MOV      r0,r4
        0x08000340:    f000f9fe    ....    BL       LL_I2C_GenerateStartCondition ; 0x8000740
;;;239    
;;;240      /* (4) Loop until end of transfer completed (DMA TC raised) *****************/
;;;241    
;;;242    #if (USE_TIMEOUT == 1)
;;;243      int Timeout = timeout;
        0x08000344:    4646        FF      MOV      r6,r8
;;;244    #endif /* USE_TIMEOUT */
;;;245    
;;;246      /* Loop until DMA transfer complete event */
;;;247      while(!ubTransferComplete)
        0x08000346:    e00d        ..      B        0x8000364 ; Handle_I2C_MasterDMA_IT + 148
;;;248      {
;;;249    #if (USE_TIMEOUT == 1)
;;;250        /* Check Systick counter flag to decrement the time-out value */
;;;251        if (LL_SYSTICK_IsActiveCounterFlag()) 
        0x08000348:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_cortex.h
;;;249      return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
        0x0800034a:    f04f20e0    O..     MOV      r0,#0xe000e000
        0x0800034e:    6900        .i      LDR      r0,[r0,#0x10]
        0x08000350:    f3c04000    ...@    UBFX     r0,r0,#16,#1
        0x08000354:    b130        0.      CBZ      r0,0x8000364 ; Handle_I2C_MasterDMA_IT + 148
;;; .\..\Src\i2c_interface.c
;;;253          if(Timeout-- == 0)
        0x08000356:    1e30        0.      SUBS     r0,r6,#0
        0x08000358:    f1a60601    ....    SUB      r6,r6,#1
        0x0800035c:    d102        ..      BNE      0x8000364 ; Handle_I2C_MasterDMA_IT + 148
;;;254          {
;;;255            /* Time-out occurred. Set LED to blinking mode */
;;;256            return -1;
        0x0800035e:    1e40        @.      SUBS     r0,r0,#1
;;;257          }
;;;258        }
;;;259    #endif /* USE_TIMEOUT */
;;;260      }
;;;261    
;;;262    	return 0;
;;;263      /* (5) End of tranfer, Data consistency are checking into Slave process *****/
;;;264    }
        0x08000360:    e8bd8ff8    ....    POP      {r3-r11,pc}
        0x08000364:    4802        .H      LDR      r0,[pc,#8] ; [0x8000370] = 0x20000027
        0x08000366:    7800        .x      LDRB     r0,[r0,#0]
        0x08000368:    2800        .(      CMP      r0,#0
        0x0800036a:    d0ed        ..      BEQ      0x8000348 ; Handle_I2C_MasterDMA_IT + 120
        0x0800036c:    2000        .       MOVS     r0,#0
        0x0800036e:    e7f7        ..      B        0x8000360 ; Handle_I2C_MasterDMA_IT + 144
    $d
        0x08000370:    20000027    '..     DCD    536870951
        0x08000374:    40020000    ...@    DCD    1073872896
    $t
    i.Handle_I2C_MasterDMA_IT_async
    Handle_I2C_MasterDMA_IT_async
;;;265    
;;;266    int Handle_I2C_MasterDMA_IT_async(uint8_t address, uint8_t *data, uint16_t count)
;;;267    {
        0x08000378:    b5f8        ..      PUSH     {r3-r7,lr}
        0x0800037a:    4607        .F      MOV      r7,r0
        0x0800037c:    460c        .F      MOV      r4,r1
        0x0800037e:    4615        .F      MOV      r5,r2
;;;268    	if(ubTransferComplete == 1){
        0x08000380:    4818        .H      LDR      r0,[pc,#96] ; [0x80003e4] = 0x20000027
        0x08000382:    7800        .x      LDRB     r0,[r0,#0]
        0x08000384:    2801        .(      CMP      r0,#1
        0x08000386:    d103        ..      BNE      0x8000390 ; Handle_I2C_MasterDMA_IT_async + 24
;;;269    		ubTransferComplete = 0;
        0x08000388:    2000        .       MOVS     r0,#0
        0x0800038a:    4916        .I      LDR      r1,[pc,#88] ; [0x80003e4] = 0x20000027
        0x0800038c:    7008        .p      STRB     r0,[r1,#0]
        0x0800038e:    e001        ..      B        0x8000394 ; Handle_I2C_MasterDMA_IT_async + 28
;;;270    	} else {
;;;271    		return 1;
        0x08000390:    2001        .       MOVS     r0,#1
        0x08000392:    bdf8        ..      POP      {r3-r7,pc}
;;;272    	}
;;;273      LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_4, count);
        0x08000394:    462a        *F      MOV      r2,r5
        0x08000396:    2104        .!      MOVS     r1,#4
        0x08000398:    4813        .H      LDR      r0,[pc,#76] ; [0x80003e8] = 0x40020000
        0x0800039a:    f000f8b9    ....    BL       LL_DMA_SetDataLength ; 0x8000510
;;;274      LL_DMA_ConfigAddresses(DMA1, LL_DMA_CHANNEL_4, (uint32_t)data, (uint32_t)LL_I2C_DMA_GetRegAddr(I2C2), LL_DMA_DIRECTION_MEMORY_TO_PERIPH ); //  LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_4));
        0x0800039e:    4813        .H      LDR      r0,[pc,#76] ; [0x80003ec] = 0x40005800
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_i2c.h
;;;467      return (uint32_t) & (I2Cx->DR);
        0x080003a0:    f1000110    ....    ADD      r1,r0,#0x10
        0x080003a4:    460e        .F      MOV      r6,r1
        0x080003a6:    2010        .       MOVS     r0,#0x10
        0x080003a8:    4633        3F      MOV      r3,r6
        0x080003aa:    4622        "F      MOV      r2,r4
        0x080003ac:    2104        .!      MOVS     r1,#4
        0x080003ae:    9000        ..      STR      r0,[sp,#0]
        0x080003b0:    480d        .H      LDR      r0,[pc,#52] ; [0x80003e8] = 0x40020000
        0x080003b2:    f000f869    ..i.    BL       LL_DMA_ConfigAddresses ; 0x8000488
;;; .\..\Src\i2c_interface.c
;;;276      LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_4);
        0x080003b6:    2104        .!      MOVS     r1,#4
        0x080003b8:    480b        .H      LDR      r0,[pc,#44] ; [0x80003e8] = 0x40020000
        0x080003ba:    f000f88d    ....    BL       LL_DMA_EnableIT_TC ; 0x80004d8
;;;277      LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_4);
        0x080003be:    2104        .!      MOVS     r1,#4
        0x080003c0:    4809        .H      LDR      r0,[pc,#36] ; [0x80003e8] = 0x40020000
        0x080003c2:    f000f897    ....    BL       LL_DMA_EnableIT_TE ; 0x80004f4
;;;278    
;;;279      /* (1) Enable DMA transfer **************************************************/
;;;280      LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_4);
        0x080003c6:    2104        .!      MOVS     r1,#4
        0x080003c8:    4807        .H      LDR      r0,[pc,#28] ; [0x80003e8] = 0x40020000
        0x080003ca:    f000f877    ..w.    BL       LL_DMA_EnableChannel ; 0x80004bc
;;;281      /* (2) Prepare acknowledge for Master data reception ************************/
;;;282      LL_I2C_AcknowledgeNextData(I2C2, LL_I2C_ACK);
        0x080003ce:    f44f6180    O..a    MOV      r1,#0x400
        0x080003d2:    4806        .H      LDR      r0,[pc,#24] ; [0x80003ec] = 0x40005800
        0x080003d4:    f000f950    ..P.    BL       LL_I2C_AcknowledgeNextData ; 0x8000678
;;;283    
;;;284      /* (3) Initiate a Start condition to the Slave device ***********************/
;;;285      /* Master Generate Start condition */
;;;286      LL_I2C_GenerateStartCondition(I2C2);
        0x080003d8:    4804        .H      LDR      r0,[pc,#16] ; [0x80003ec] = 0x40005800
        0x080003da:    f000f9b1    ....    BL       LL_I2C_GenerateStartCondition ; 0x8000740
;;;287    	return 0;
        0x080003de:    2000        .       MOVS     r0,#0
        0x080003e0:    e7d7        ..      B        0x8000392 ; Handle_I2C_MasterDMA_IT_async + 26
    $d
        0x080003e2:    0000        ..      DCW    0
        0x080003e4:    20000027    '..     DCD    536870951
        0x080003e8:    40020000    ...@    DCD    1073872896
        0x080003ec:    40005800    .X.@    DCD    1073764352
    $t
    i.I2C2_ER_IRQHandler
    I2C2_ER_IRQHandler
;;; .\../Src/stm32f1xx_it.c
;;;304      while(1){
        0x080003f0:    bf00        ..      NOP      
        0x080003f2:    e7fe        ..      B        0x80003f2 ; I2C2_ER_IRQHandler + 2
    i.I2C2_EV_IRQHandler
    I2C2_EV_IRQHandler
;;; .\../Src/stm32f1xx_it.c (273)
        0x080003f4:    b508        ..      PUSH     {r3,lr}
;;;274      /* USER CODE BEGIN I2C2_EV_IRQn 0 */
;;;275      /* Check SB flag value in ISR register */
;;;276      if(LL_I2C_IsActiveFlag_SB(I2C2))
        0x080003f6:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_i2c.h
;;;1186     return (READ_BIT(I2Cx->SR1, I2C_SR1_SB) == (I2C_SR1_SB));
        0x080003f8:    4814        .H      LDR      r0,[pc,#80] ; [0x800044c] = 0x40005800
        0x080003fa:    6940        @i      LDR      r0,[r0,#0x14]
        0x080003fc:    f0000001    ....    AND      r0,r0,#1
        0x08000400:    b148        H.      CBZ      r0,0x8000416 ; I2C2_EV_IRQHandler + 34
;;; .\../Src/stm32f1xx_it.c
;;;279        LL_I2C_TransmitData8(I2C2, SSD1306_I2C_ADDR);
        0x08000402:    2078        x       MOVS     r0,#0x78
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_i2c.h
;;;1758     MODIFY_REG(I2Cx->DR, I2C_DR_DR, Data);
        0x08000404:    4911        .I      LDR      r1,[pc,#68] ; [0x800044c] = 0x40005800
        0x08000406:    6909        .i      LDR      r1,[r1,#0x10]
        0x08000408:    f02101ff    !...    BIC      r1,r1,#0xff
        0x0800040c:    4301        .C      ORRS     r1,r1,r0
        0x0800040e:    4a0f        .J      LDR      r2,[pc,#60] ; [0x800044c] = 0x40005800
        0x08000410:    6111        .a      STR      r1,[r2,#0x10]
;;;1759   }
        0x08000412:    bf00        ..      NOP      
        0x08000414:    e018        ..      B        0x8000448 ; I2C2_EV_IRQHandler + 84
;;; .\../Src/stm32f1xx_it.c
;;;282      else if(LL_I2C_IsActiveFlag_ADDR(I2C2))
        0x08000416:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_i2c.h
;;;1199     return (READ_BIT(I2Cx->SR1, I2C_SR1_ADDR) == (I2C_SR1_ADDR));
        0x08000418:    480c        .H      LDR      r0,[pc,#48] ; [0x800044c] = 0x40005800
        0x0800041a:    6940        @i      LDR      r0,[r0,#0x14]
        0x0800041c:    f3c00040    ..@.    UBFX     r0,r0,#1,#1
        0x08000420:    b190        ..      CBZ      r0,0x8000448 ; I2C2_EV_IRQHandler + 84
;;; .\../Src/stm32f1xx_it.c
;;;285        LL_I2C_EnableDMAReq_TX(I2C2);
        0x08000422:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_i2c.h
;;;401      SET_BIT(I2Cx->CR2, I2C_CR2_DMAEN);
        0x08000424:    4809        .H      LDR      r0,[pc,#36] ; [0x800044c] = 0x40005800
        0x08000426:    6840        @h      LDR      r0,[r0,#4]
        0x08000428:    f4406000    @..`    ORR      r0,r0,#0x800
        0x0800042c:    4907        .I      LDR      r1,[pc,#28] ; [0x800044c] = 0x40005800
        0x0800042e:    6048        H`      STR      r0,[r1,#4]
;;;402    }
        0x08000430:    bf00        ..      NOP      
;;; .\../Src/stm32f1xx_it.c
;;;288        LL_I2C_ClearFlag_ADDR(I2C2);
        0x08000432:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_i2c.h
;;;1415     tmpreg = I2Cx->SR1;
        0x08000434:    4608        .F      MOV      r0,r1
        0x08000436:    6940        @i      LDR      r0,[r0,#0x14]
        0x08000438:    9000        ..      STR      r0,[sp,#0]
;;;1416     (void) tmpreg;
        0x0800043a:    bf00        ..      NOP      
;;;1417     tmpreg = I2Cx->SR2;
        0x0800043c:    4608        .F      MOV      r0,r1
        0x0800043e:    6980        .i      LDR      r0,[r0,#0x18]
        0x08000440:    9000        ..      STR      r0,[sp,#0]
;;;1418     (void) tmpreg;
        0x08000442:    bf00        ..      NOP      
;;;1419   }
        0x08000444:    bf00        ..      NOP      
        0x08000446:    bf00        ..      NOP      
;;; .\../Src/stm32f1xx_it.c
;;;296    }
        0x08000448:    bd08        ..      POP      {r3,pc}
    $d
        0x0800044a:    0000        ..      DCW    0
        0x0800044c:    40005800    .X.@    DCD    1073764352
    $t
    i.LL_APB1_GRP1_EnableClock
    LL_APB1_GRP1_EnableClock
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_bus.h
;;;464    {
        0x08000450:    b508        ..      PUSH     {r3,lr}
;;;465      __IO uint32_t tmpreg;
;;;466      SET_BIT(RCC->APB1ENR, Periphs);
        0x08000452:    4905        .I      LDR      r1,[pc,#20] ; [0x8000468] = 0x40021000
        0x08000454:    69c9        .i      LDR      r1,[r1,#0x1c]
        0x08000456:    4301        .C      ORRS     r1,r1,r0
        0x08000458:    4a03        .J      LDR      r2,[pc,#12] ; [0x8000468] = 0x40021000
        0x0800045a:    61d1        .a      STR      r1,[r2,#0x1c]
;;;467      /* Delay after an RCC peripheral clock enabling */
;;;468      tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
        0x0800045c:    4611        .F      MOV      r1,r2
        0x0800045e:    69c9        .i      LDR      r1,[r1,#0x1c]
        0x08000460:    4001        .@      ANDS     r1,r1,r0
        0x08000462:    9100        ..      STR      r1,[sp,#0]
;;;469      (void)tmpreg;
        0x08000464:    bf00        ..      NOP      
;;;470    }
        0x08000466:    bd08        ..      POP      {r3,pc}
    $d
        0x08000468:    40021000    ...@    DCD    1073876992
    $t
    i.LL_APB2_GRP1_EnableClock
    LL_APB2_GRP1_EnableClock
;;;471    
;;;472    /**
;;;473      * @brief  Check if APB1 peripheral clock is enabled or not
;;;474      * @rmtoll APB1ENR      BKPEN         LL_APB1_GRP1_IsEnabledClock\n
;;;475      *         APB1ENR      CAN1EN        LL_APB1_GRP1_IsEnabledClock\n
;;;476      *         APB1ENR      CAN2EN        LL_APB1_GRP1_IsEnabledClock\n
;;;477      *         APB1ENR      CECEN         LL_APB1_GRP1_IsEnabledClock\n
;;;478      *         APB1ENR      DACEN         LL_APB1_GRP1_IsEnabledClock\n
;;;479      *         APB1ENR      I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
;;;480      *         APB1ENR      I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
;;;481      *         APB1ENR      PWREN         LL_APB1_GRP1_IsEnabledClock\n
;;;482      *         APB1ENR      SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
;;;483      *         APB1ENR      SPI3EN        LL_APB1_GRP1_IsEnabledClock\n
;;;484      *         APB1ENR      TIM12EN       LL_APB1_GRP1_IsEnabledClock\n
;;;485      *         APB1ENR      TIM13EN       LL_APB1_GRP1_IsEnabledClock\n
;;;486      *         APB1ENR      TIM14EN       LL_APB1_GRP1_IsEnabledClock\n
;;;487      *         APB1ENR      TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
;;;488      *         APB1ENR      TIM3EN        LL_APB1_GRP1_IsEnabledClock\n
;;;489      *         APB1ENR      TIM4EN        LL_APB1_GRP1_IsEnabledClock\n
;;;490      *         APB1ENR      TIM5EN        LL_APB1_GRP1_IsEnabledClock\n
;;;491      *         APB1ENR      TIM6EN        LL_APB1_GRP1_IsEnabledClock\n
;;;492      *         APB1ENR      TIM7EN        LL_APB1_GRP1_IsEnabledClock\n
;;;493      *         APB1ENR      UART4EN       LL_APB1_GRP1_IsEnabledClock\n
;;;494      *         APB1ENR      UART5EN       LL_APB1_GRP1_IsEnabledClock\n
;;;495      *         APB1ENR      USART2EN      LL_APB1_GRP1_IsEnabledClock\n
;;;496      *         APB1ENR      USART3EN      LL_APB1_GRP1_IsEnabledClock\n
;;;497      *         APB1ENR      USBEN         LL_APB1_GRP1_IsEnabledClock\n
;;;498      *         APB1ENR      WWDGEN        LL_APB1_GRP1_IsEnabledClock
;;;499      * @param  Periphs This parameter can be a combination of the following values:
;;;500      *         @arg @ref LL_APB1_GRP1_PERIPH_BKP
;;;501      *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
;;;502      *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
;;;503      *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
;;;504      *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
;;;505      *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
;;;506      *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
;;;507      *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
;;;508      *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
;;;509      *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
;;;510      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
;;;511      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
;;;512      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
;;;513      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
;;;514      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
;;;515      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
;;;516      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
;;;517      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
;;;518      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
;;;519      *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
;;;520      *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
;;;521      *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
;;;522      *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
;;;523      *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
;;;524      *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
;;;525      *
;;;526      *         (*) value not defined in all devices.
;;;527      * @retval State of Periphs (1 or 0).
;;;528    */
;;;529    __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
;;;530    {
;;;531      return (READ_BIT(RCC->APB1ENR, Periphs) == Periphs);
;;;532    }
;;;533    
;;;534    /**
;;;535      * @brief  Disable APB1 peripherals clock.
;;;536      * @rmtoll APB1ENR      BKPEN         LL_APB1_GRP1_DisableClock\n
;;;537      *         APB1ENR      CAN1EN        LL_APB1_GRP1_DisableClock\n
;;;538      *         APB1ENR      CAN2EN        LL_APB1_GRP1_DisableClock\n
;;;539      *         APB1ENR      CECEN         LL_APB1_GRP1_DisableClock\n
;;;540      *         APB1ENR      DACEN         LL_APB1_GRP1_DisableClock\n
;;;541      *         APB1ENR      I2C1EN        LL_APB1_GRP1_DisableClock\n
;;;542      *         APB1ENR      I2C2EN        LL_APB1_GRP1_DisableClock\n
;;;543      *         APB1ENR      PWREN         LL_APB1_GRP1_DisableClock\n
;;;544      *         APB1ENR      SPI2EN        LL_APB1_GRP1_DisableClock\n
;;;545      *         APB1ENR      SPI3EN        LL_APB1_GRP1_DisableClock\n
;;;546      *         APB1ENR      TIM12EN       LL_APB1_GRP1_DisableClock\n
;;;547      *         APB1ENR      TIM13EN       LL_APB1_GRP1_DisableClock\n
;;;548      *         APB1ENR      TIM14EN       LL_APB1_GRP1_DisableClock\n
;;;549      *         APB1ENR      TIM2EN        LL_APB1_GRP1_DisableClock\n
;;;550      *         APB1ENR      TIM3EN        LL_APB1_GRP1_DisableClock\n
;;;551      *         APB1ENR      TIM4EN        LL_APB1_GRP1_DisableClock\n
;;;552      *         APB1ENR      TIM5EN        LL_APB1_GRP1_DisableClock\n
;;;553      *         APB1ENR      TIM6EN        LL_APB1_GRP1_DisableClock\n
;;;554      *         APB1ENR      TIM7EN        LL_APB1_GRP1_DisableClock\n
;;;555      *         APB1ENR      UART4EN       LL_APB1_GRP1_DisableClock\n
;;;556      *         APB1ENR      UART5EN       LL_APB1_GRP1_DisableClock\n
;;;557      *         APB1ENR      USART2EN      LL_APB1_GRP1_DisableClock\n
;;;558      *         APB1ENR      USART3EN      LL_APB1_GRP1_DisableClock\n
;;;559      *         APB1ENR      USBEN         LL_APB1_GRP1_DisableClock\n
;;;560      *         APB1ENR      WWDGEN        LL_APB1_GRP1_DisableClock
;;;561      * @param  Periphs This parameter can be a combination of the following values:
;;;562      *         @arg @ref LL_APB1_GRP1_PERIPH_BKP
;;;563      *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
;;;564      *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
;;;565      *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
;;;566      *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
;;;567      *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
;;;568      *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
;;;569      *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
;;;570      *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
;;;571      *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
;;;572      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
;;;573      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
;;;574      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
;;;575      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
;;;576      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
;;;577      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
;;;578      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
;;;579      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
;;;580      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
;;;581      *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
;;;582      *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
;;;583      *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
;;;584      *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
;;;585      *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
;;;586      *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
;;;587      *
;;;588      *         (*) value not defined in all devices.
;;;589      * @retval None
;;;590    */
;;;591    __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
;;;592    {
;;;593      CLEAR_BIT(RCC->APB1ENR, Periphs);
;;;594    }
;;;595    
;;;596    /**
;;;597      * @brief  Force APB1 peripherals reset.
;;;598      * @rmtoll APB1RSTR     BKPRST        LL_APB1_GRP1_ForceReset\n
;;;599      *         APB1RSTR     CAN1RST       LL_APB1_GRP1_ForceReset\n
;;;600      *         APB1RSTR     CAN2RST       LL_APB1_GRP1_ForceReset\n
;;;601      *         APB1RSTR     CECRST        LL_APB1_GRP1_ForceReset\n
;;;602      *         APB1RSTR     DACRST        LL_APB1_GRP1_ForceReset\n
;;;603      *         APB1RSTR     I2C1RST       LL_APB1_GRP1_ForceReset\n
;;;604      *         APB1RSTR     I2C2RST       LL_APB1_GRP1_ForceReset\n
;;;605      *         APB1RSTR     PWRRST        LL_APB1_GRP1_ForceReset\n
;;;606      *         APB1RSTR     SPI2RST       LL_APB1_GRP1_ForceReset\n
;;;607      *         APB1RSTR     SPI3RST       LL_APB1_GRP1_ForceReset\n
;;;608      *         APB1RSTR     TIM12RST      LL_APB1_GRP1_ForceReset\n
;;;609      *         APB1RSTR     TIM13RST      LL_APB1_GRP1_ForceReset\n
;;;610      *         APB1RSTR     TIM14RST      LL_APB1_GRP1_ForceReset\n
;;;611      *         APB1RSTR     TIM2RST       LL_APB1_GRP1_ForceReset\n
;;;612      *         APB1RSTR     TIM3RST       LL_APB1_GRP1_ForceReset\n
;;;613      *         APB1RSTR     TIM4RST       LL_APB1_GRP1_ForceReset\n
;;;614      *         APB1RSTR     TIM5RST       LL_APB1_GRP1_ForceReset\n
;;;615      *         APB1RSTR     TIM6RST       LL_APB1_GRP1_ForceReset\n
;;;616      *         APB1RSTR     TIM7RST       LL_APB1_GRP1_ForceReset\n
;;;617      *         APB1RSTR     UART4RST      LL_APB1_GRP1_ForceReset\n
;;;618      *         APB1RSTR     UART5RST      LL_APB1_GRP1_ForceReset\n
;;;619      *         APB1RSTR     USART2RST     LL_APB1_GRP1_ForceReset\n
;;;620      *         APB1RSTR     USART3RST     LL_APB1_GRP1_ForceReset\n
;;;621      *         APB1RSTR     USBRST        LL_APB1_GRP1_ForceReset\n
;;;622      *         APB1RSTR     WWDGRST       LL_APB1_GRP1_ForceReset
;;;623      * @param  Periphs This parameter can be a combination of the following values:
;;;624      *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
;;;625      *         @arg @ref LL_APB1_GRP1_PERIPH_BKP
;;;626      *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
;;;627      *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
;;;628      *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
;;;629      *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
;;;630      *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
;;;631      *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
;;;632      *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
;;;633      *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
;;;634      *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
;;;635      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
;;;636      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
;;;637      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
;;;638      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
;;;639      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
;;;640      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
;;;641      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
;;;642      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
;;;643      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
;;;644      *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
;;;645      *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
;;;646      *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
;;;647      *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
;;;648      *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
;;;649      *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
;;;650      *
;;;651      *         (*) value not defined in all devices.
;;;652      * @retval None
;;;653    */
;;;654    __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
;;;655    {
;;;656      SET_BIT(RCC->APB1RSTR, Periphs);
;;;657    }
;;;658    
;;;659    /**
;;;660      * @brief  Release APB1 peripherals reset.
;;;661      * @rmtoll APB1RSTR     BKPRST        LL_APB1_GRP1_ReleaseReset\n
;;;662      *         APB1RSTR     CAN1RST       LL_APB1_GRP1_ReleaseReset\n
;;;663      *         APB1RSTR     CAN2RST       LL_APB1_GRP1_ReleaseReset\n
;;;664      *         APB1RSTR     CECRST        LL_APB1_GRP1_ReleaseReset\n
;;;665      *         APB1RSTR     DACRST        LL_APB1_GRP1_ReleaseReset\n
;;;666      *         APB1RSTR     I2C1RST       LL_APB1_GRP1_ReleaseReset\n
;;;667      *         APB1RSTR     I2C2RST       LL_APB1_GRP1_ReleaseReset\n
;;;668      *         APB1RSTR     PWRRST        LL_APB1_GRP1_ReleaseReset\n
;;;669      *         APB1RSTR     SPI2RST       LL_APB1_GRP1_ReleaseReset\n
;;;670      *         APB1RSTR     SPI3RST       LL_APB1_GRP1_ReleaseReset\n
;;;671      *         APB1RSTR     TIM12RST      LL_APB1_GRP1_ReleaseReset\n
;;;672      *         APB1RSTR     TIM13RST      LL_APB1_GRP1_ReleaseReset\n
;;;673      *         APB1RSTR     TIM14RST      LL_APB1_GRP1_ReleaseReset\n
;;;674      *         APB1RSTR     TIM2RST       LL_APB1_GRP1_ReleaseReset\n
;;;675      *         APB1RSTR     TIM3RST       LL_APB1_GRP1_ReleaseReset\n
;;;676      *         APB1RSTR     TIM4RST       LL_APB1_GRP1_ReleaseReset\n
;;;677      *         APB1RSTR     TIM5RST       LL_APB1_GRP1_ReleaseReset\n
;;;678      *         APB1RSTR     TIM6RST       LL_APB1_GRP1_ReleaseReset\n
;;;679      *         APB1RSTR     TIM7RST       LL_APB1_GRP1_ReleaseReset\n
;;;680      *         APB1RSTR     UART4RST      LL_APB1_GRP1_ReleaseReset\n
;;;681      *         APB1RSTR     UART5RST      LL_APB1_GRP1_ReleaseReset\n
;;;682      *         APB1RSTR     USART2RST     LL_APB1_GRP1_ReleaseReset\n
;;;683      *         APB1RSTR     USART3RST     LL_APB1_GRP1_ReleaseReset\n
;;;684      *         APB1RSTR     USBRST        LL_APB1_GRP1_ReleaseReset\n
;;;685      *         APB1RSTR     WWDGRST       LL_APB1_GRP1_ReleaseReset
;;;686      * @param  Periphs This parameter can be a combination of the following values:
;;;687      *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
;;;688      *         @arg @ref LL_APB1_GRP1_PERIPH_BKP
;;;689      *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
;;;690      *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
;;;691      *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
;;;692      *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
;;;693      *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
;;;694      *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2 (*)
;;;695      *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
;;;696      *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
;;;697      *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
;;;698      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
;;;699      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
;;;700      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
;;;701      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
;;;702      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
;;;703      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
;;;704      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
;;;705      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
;;;706      *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
;;;707      *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
;;;708      *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
;;;709      *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
;;;710      *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
;;;711      *         @arg @ref LL_APB1_GRP1_PERIPH_USB (*)
;;;712      *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
;;;713      *
;;;714      *         (*) value not defined in all devices.
;;;715      * @retval None
;;;716    */
;;;717    __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
;;;718    {
;;;719      CLEAR_BIT(RCC->APB1RSTR, Periphs);
;;;720    }
;;;721    
;;;722    /**
;;;723      * @}
;;;724      */
;;;725    
;;;726    /** @defgroup BUS_LL_EF_APB2 APB2
;;;727      * @{
;;;728      */
;;;729    
;;;730    /**
;;;731      * @brief  Enable APB2 peripherals clock.
;;;732      * @rmtoll APB2ENR      ADC1EN        LL_APB2_GRP1_EnableClock\n
;;;733      *         APB2ENR      ADC2EN        LL_APB2_GRP1_EnableClock\n
;;;734      *         APB2ENR      ADC3EN        LL_APB2_GRP1_EnableClock\n
;;;735      *         APB2ENR      AFIOEN        LL_APB2_GRP1_EnableClock\n
;;;736      *         APB2ENR      IOPAEN        LL_APB2_GRP1_EnableClock\n
;;;737      *         APB2ENR      IOPBEN        LL_APB2_GRP1_EnableClock\n
;;;738      *         APB2ENR      IOPCEN        LL_APB2_GRP1_EnableClock\n
;;;739      *         APB2ENR      IOPDEN        LL_APB2_GRP1_EnableClock\n
;;;740      *         APB2ENR      IOPEEN        LL_APB2_GRP1_EnableClock\n
;;;741      *         APB2ENR      IOPFEN        LL_APB2_GRP1_EnableClock\n
;;;742      *         APB2ENR      IOPGEN        LL_APB2_GRP1_EnableClock\n
;;;743      *         APB2ENR      SPI1EN        LL_APB2_GRP1_EnableClock\n
;;;744      *         APB2ENR      TIM10EN       LL_APB2_GRP1_EnableClock\n
;;;745      *         APB2ENR      TIM11EN       LL_APB2_GRP1_EnableClock\n
;;;746      *         APB2ENR      TIM15EN       LL_APB2_GRP1_EnableClock\n
;;;747      *         APB2ENR      TIM16EN       LL_APB2_GRP1_EnableClock\n
;;;748      *         APB2ENR      TIM17EN       LL_APB2_GRP1_EnableClock\n
;;;749      *         APB2ENR      TIM1EN        LL_APB2_GRP1_EnableClock\n
;;;750      *         APB2ENR      TIM8EN        LL_APB2_GRP1_EnableClock\n
;;;751      *         APB2ENR      TIM9EN        LL_APB2_GRP1_EnableClock\n
;;;752      *         APB2ENR      USART1EN      LL_APB2_GRP1_EnableClock
;;;753      * @param  Periphs This parameter can be a combination of the following values:
;;;754      *         @arg @ref LL_APB2_GRP1_PERIPH_ADC1
;;;755      *         @arg @ref LL_APB2_GRP1_PERIPH_ADC2 (*)
;;;756      *         @arg @ref LL_APB2_GRP1_PERIPH_ADC3 (*)
;;;757      *         @arg @ref LL_APB2_GRP1_PERIPH_AFIO
;;;758      *         @arg @ref LL_APB2_GRP1_PERIPH_GPIOA
;;;759      *         @arg @ref LL_APB2_GRP1_PERIPH_GPIOB
;;;760      *         @arg @ref LL_APB2_GRP1_PERIPH_GPIOC
;;;761      *         @arg @ref LL_APB2_GRP1_PERIPH_GPIOD
;;;762      *         @arg @ref LL_APB2_GRP1_PERIPH_GPIOE (*)
;;;763      *         @arg @ref LL_APB2_GRP1_PERIPH_GPIOF (*)
;;;764      *         @arg @ref LL_APB2_GRP1_PERIPH_GPIOG (*)
;;;765      *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
;;;766      *         @arg @ref LL_APB2_GRP1_PERIPH_TIM10 (*)
;;;767      *         @arg @ref LL_APB2_GRP1_PERIPH_TIM11 (*)
;;;768      *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15 (*)
;;;769      *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16 (*)
;;;770      *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17 (*)
;;;771      *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
;;;772      *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*)
;;;773      *         @arg @ref LL_APB2_GRP1_PERIPH_TIM9 (*)
;;;774      *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
;;;775      *
;;;776      *         (*) value not defined in all devices.
;;;777      * @retval None
;;;778    */
;;;779    __STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
;;;780    {
        0x0800046c:    b508        ..      PUSH     {r3,lr}
;;;781      __IO uint32_t tmpreg;
;;;782      SET_BIT(RCC->APB2ENR, Periphs);
        0x0800046e:    4905        .I      LDR      r1,[pc,#20] ; [0x8000484] = 0x40021000
        0x08000470:    6989        .i      LDR      r1,[r1,#0x18]
        0x08000472:    4301        .C      ORRS     r1,r1,r0
        0x08000474:    4a03        .J      LDR      r2,[pc,#12] ; [0x8000484] = 0x40021000
        0x08000476:    6191        .a      STR      r1,[r2,#0x18]
;;;783      /* Delay after an RCC peripheral clock enabling */
;;;784      tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
        0x08000478:    4611        .F      MOV      r1,r2
        0x0800047a:    6989        .i      LDR      r1,[r1,#0x18]
        0x0800047c:    4001        .@      ANDS     r1,r1,r0
        0x0800047e:    9100        ..      STR      r1,[sp,#0]
;;;785      (void)tmpreg;
        0x08000480:    bf00        ..      NOP      
;;;786    }
        0x08000482:    bd08        ..      POP      {r3,pc}
    $d
        0x08000484:    40021000    ...@    DCD    1073876992
    $t
    i.LL_DMA_ConfigAddresses
    LL_DMA_ConfigAddresses
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_dma.h
;;;949    {
        0x08000488:    b570        p.      PUSH     {r4-r6,lr}
        0x0800048a:    9c04        ..      LDR      r4,[sp,#0x10]
;;;950      /* Direction Memory to Periph */
;;;951      if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
        0x0800048c:    2c10        .,      CMP      r4,#0x10
        0x0800048e:    d109        ..      BNE      0x80004a4 ; LL_DMA_ConfigAddresses + 28
;;;952      {
;;;953        WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, SrcAddress);
        0x08000490:    1e4d        M.      SUBS     r5,r1,#1
        0x08000492:    4e09        .N      LDR      r6,[pc,#36] ; [0x80004b8] = 0x8003ac8
        0x08000494:    5d75        u]      LDRB     r5,[r6,r5]
        0x08000496:    4405        .D      ADD      r5,r5,r0
        0x08000498:    60ea        .`      STR      r2,[r5,#0xc]
;;;954        WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress);
        0x0800049a:    1e4d        M.      SUBS     r5,r1,#1
        0x0800049c:    5d75        u]      LDRB     r5,[r6,r5]
        0x0800049e:    4405        .D      ADD      r5,r5,r0
        0x080004a0:    60ab        .`      STR      r3,[r5,#8]
        0x080004a2:    e008        ..      B        0x80004b6 ; LL_DMA_ConfigAddresses + 46
;;;955      }
;;;956      /* Direction Periph to Memory and Memory to Memory */
;;;957      else
;;;958      {
;;;959        WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
        0x080004a4:    1e4d        M.      SUBS     r5,r1,#1
        0x080004a6:    4e04        .N      LDR      r6,[pc,#16] ; [0x80004b8] = 0x8003ac8
        0x080004a8:    5d75        u]      LDRB     r5,[r6,r5]
        0x080004aa:    4405        .D      ADD      r5,r5,r0
        0x080004ac:    60aa        .`      STR      r2,[r5,#8]
;;;960        WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
        0x080004ae:    1e4d        M.      SUBS     r5,r1,#1
        0x080004b0:    5d75        u]      LDRB     r5,[r6,r5]
        0x080004b2:    4405        .D      ADD      r5,r5,r0
        0x080004b4:    60eb        .`      STR      r3,[r5,#0xc]
;;;961      }
;;;962    }
        0x080004b6:    bd70        p.      POP      {r4-r6,pc}
    $d
        0x080004b8:    08003ac8    .:..    DCD    134232776
    $t
    i.LL_DMA_EnableChannel
    LL_DMA_EnableChannel
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_dma.h (471)
        0x080004bc:    b510        ..      PUSH     {r4,lr}
;;;472      SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
        0x080004be:    1e4a        J.      SUBS     r2,r1,#1
        0x080004c0:    4b04        .K      LDR      r3,[pc,#16] ; [0x80004d4] = 0x8003ac8
        0x080004c2:    5c9a        .\      LDRB     r2,[r3,r2]
        0x080004c4:    5882        .X      LDR      r2,[r0,r2]
        0x080004c6:    f0420301    B...    ORR      r3,r2,#1
        0x080004ca:    1e4a        J.      SUBS     r2,r1,#1
        0x080004cc:    4c01        .L      LDR      r4,[pc,#4] ; [0x80004d4] = 0x8003ac8
        0x080004ce:    5ca2        .\      LDRB     r2,[r4,r2]
        0x080004d0:    5083        .P      STR      r3,[r0,r2]
;;;473    }
        0x080004d2:    bd10        ..      POP      {r4,pc}
    $d
        0x080004d4:    08003ac8    .:..    DCD    134232776
    $t
    i.LL_DMA_EnableIT_TC
    LL_DMA_EnableIT_TC
;;;474    
;;;475    /**
;;;476      * @brief  Disable DMA channel.
;;;477      * @rmtoll CCR          EN            LL_DMA_DisableChannel
;;;478      * @param  DMAx DMAx Instance
;;;479      * @param  Channel This parameter can be one of the following values:
;;;480      *         @arg @ref LL_DMA_CHANNEL_1
;;;481      *         @arg @ref LL_DMA_CHANNEL_2
;;;482      *         @arg @ref LL_DMA_CHANNEL_3
;;;483      *         @arg @ref LL_DMA_CHANNEL_4
;;;484      *         @arg @ref LL_DMA_CHANNEL_5
;;;485      *         @arg @ref LL_DMA_CHANNEL_6
;;;486      *         @arg @ref LL_DMA_CHANNEL_7
;;;487      * @retval None
;;;488      */
;;;489    __STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
;;;490    {
;;;491      CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
;;;492    }
;;;493    
;;;494    /**
;;;495      * @brief  Check if DMA channel is enabled or disabled.
;;;496      * @rmtoll CCR          EN            LL_DMA_IsEnabledChannel
;;;497      * @param  DMAx DMAx Instance
;;;498      * @param  Channel This parameter can be one of the following values:
;;;499      *         @arg @ref LL_DMA_CHANNEL_1
;;;500      *         @arg @ref LL_DMA_CHANNEL_2
;;;501      *         @arg @ref LL_DMA_CHANNEL_3
;;;502      *         @arg @ref LL_DMA_CHANNEL_4
;;;503      *         @arg @ref LL_DMA_CHANNEL_5
;;;504      *         @arg @ref LL_DMA_CHANNEL_6
;;;505      *         @arg @ref LL_DMA_CHANNEL_7
;;;506      * @retval State of bit (1 or 0).
;;;507      */
;;;508    __STATIC_INLINE uint32_t LL_DMA_IsEnabledChannel(DMA_TypeDef *DMAx, uint32_t Channel)
;;;509    {
;;;510      return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
;;;511                       DMA_CCR_EN) == (DMA_CCR_EN));
;;;512    }
;;;513    
;;;514    /**
;;;515      * @brief  Configure all parameters link to DMA transfer.
;;;516      * @rmtoll CCR          DIR           LL_DMA_ConfigTransfer\n
;;;517      *         CCR          MEM2MEM       LL_DMA_ConfigTransfer\n
;;;518      *         CCR          CIRC          LL_DMA_ConfigTransfer\n
;;;519      *         CCR          PINC          LL_DMA_ConfigTransfer\n
;;;520      *         CCR          MINC          LL_DMA_ConfigTransfer\n
;;;521      *         CCR          PSIZE         LL_DMA_ConfigTransfer\n
;;;522      *         CCR          MSIZE         LL_DMA_ConfigTransfer\n
;;;523      *         CCR          PL            LL_DMA_ConfigTransfer
;;;524      * @param  DMAx DMAx Instance
;;;525      * @param  Channel This parameter can be one of the following values:
;;;526      *         @arg @ref LL_DMA_CHANNEL_1
;;;527      *         @arg @ref LL_DMA_CHANNEL_2
;;;528      *         @arg @ref LL_DMA_CHANNEL_3
;;;529      *         @arg @ref LL_DMA_CHANNEL_4
;;;530      *         @arg @ref LL_DMA_CHANNEL_5
;;;531      *         @arg @ref LL_DMA_CHANNEL_6
;;;532      *         @arg @ref LL_DMA_CHANNEL_7
;;;533      * @param  Configuration This parameter must be a combination of all the following values:
;;;534      *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY or @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH or @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
;;;535      *         @arg @ref LL_DMA_MODE_NORMAL or @ref LL_DMA_MODE_CIRCULAR
;;;536      *         @arg @ref LL_DMA_PERIPH_INCREMENT or @ref LL_DMA_PERIPH_NOINCREMENT
;;;537      *         @arg @ref LL_DMA_MEMORY_INCREMENT or @ref LL_DMA_MEMORY_NOINCREMENT
;;;538      *         @arg @ref LL_DMA_PDATAALIGN_BYTE or @ref LL_DMA_PDATAALIGN_HALFWORD or @ref LL_DMA_PDATAALIGN_WORD
;;;539      *         @arg @ref LL_DMA_MDATAALIGN_BYTE or @ref LL_DMA_MDATAALIGN_HALFWORD or @ref LL_DMA_MDATAALIGN_WORD
;;;540      *         @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HIGH or @ref LL_DMA_PRIORITY_VERYHIGH
;;;541      * @retval None
;;;542      */
;;;543    __STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configuration)
;;;544    {
;;;545      MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
;;;546                 DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_PSIZE | DMA_CCR_MSIZE | DMA_CCR_PL,
;;;547                 Configuration);
;;;548    }
;;;549    
;;;550    /**
;;;551      * @brief  Set Data transfer direction (read from peripheral or from memory).
;;;552      * @rmtoll CCR          DIR           LL_DMA_SetDataTransferDirection\n
;;;553      *         CCR          MEM2MEM       LL_DMA_SetDataTransferDirection
;;;554      * @param  DMAx DMAx Instance
;;;555      * @param  Channel This parameter can be one of the following values:
;;;556      *         @arg @ref LL_DMA_CHANNEL_1
;;;557      *         @arg @ref LL_DMA_CHANNEL_2
;;;558      *         @arg @ref LL_DMA_CHANNEL_3
;;;559      *         @arg @ref LL_DMA_CHANNEL_4
;;;560      *         @arg @ref LL_DMA_CHANNEL_5
;;;561      *         @arg @ref LL_DMA_CHANNEL_6
;;;562      *         @arg @ref LL_DMA_CHANNEL_7
;;;563      * @param  Direction This parameter can be one of the following values:
;;;564      *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
;;;565      *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
;;;566      *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
;;;567      * @retval None
;;;568      */
;;;569    __STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
;;;570    {
;;;571      MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
;;;572                 DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
;;;573    }
;;;574    
;;;575    /**
;;;576      * @brief  Get Data transfer direction (read from peripheral or from memory).
;;;577      * @rmtoll CCR          DIR           LL_DMA_GetDataTransferDirection\n
;;;578      *         CCR          MEM2MEM       LL_DMA_GetDataTransferDirection
;;;579      * @param  DMAx DMAx Instance
;;;580      * @param  Channel This parameter can be one of the following values:
;;;581      *         @arg @ref LL_DMA_CHANNEL_1
;;;582      *         @arg @ref LL_DMA_CHANNEL_2
;;;583      *         @arg @ref LL_DMA_CHANNEL_3
;;;584      *         @arg @ref LL_DMA_CHANNEL_4
;;;585      *         @arg @ref LL_DMA_CHANNEL_5
;;;586      *         @arg @ref LL_DMA_CHANNEL_6
;;;587      *         @arg @ref LL_DMA_CHANNEL_7
;;;588      * @retval Returned value can be one of the following values:
;;;589      *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
;;;590      *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
;;;591      *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
;;;592      */
;;;593    __STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel)
;;;594    {
;;;595      return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
;;;596                       DMA_CCR_DIR | DMA_CCR_MEM2MEM));
;;;597    }
;;;598    
;;;599    /**
;;;600      * @brief  Set DMA mode circular or normal.
;;;601      * @note The circular buffer mode cannot be used if the memory-to-memory
;;;602      * data transfer is configured on the selected Channel.
;;;603      * @rmtoll CCR          CIRC          LL_DMA_SetMode
;;;604      * @param  DMAx DMAx Instance
;;;605      * @param  Channel This parameter can be one of the following values:
;;;606      *         @arg @ref LL_DMA_CHANNEL_1
;;;607      *         @arg @ref LL_DMA_CHANNEL_2
;;;608      *         @arg @ref LL_DMA_CHANNEL_3
;;;609      *         @arg @ref LL_DMA_CHANNEL_4
;;;610      *         @arg @ref LL_DMA_CHANNEL_5
;;;611      *         @arg @ref LL_DMA_CHANNEL_6
;;;612      *         @arg @ref LL_DMA_CHANNEL_7
;;;613      * @param  Mode This parameter can be one of the following values:
;;;614      *         @arg @ref LL_DMA_MODE_NORMAL
;;;615      *         @arg @ref LL_DMA_MODE_CIRCULAR
;;;616      * @retval None
;;;617      */
;;;618    __STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
;;;619    {
;;;620      MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
;;;621                 Mode);
;;;622    }
;;;623    
;;;624    /**
;;;625      * @brief  Get DMA mode circular or normal.
;;;626      * @rmtoll CCR          CIRC          LL_DMA_GetMode
;;;627      * @param  DMAx DMAx Instance
;;;628      * @param  Channel This parameter can be one of the following values:
;;;629      *         @arg @ref LL_DMA_CHANNEL_1
;;;630      *         @arg @ref LL_DMA_CHANNEL_2
;;;631      *         @arg @ref LL_DMA_CHANNEL_3
;;;632      *         @arg @ref LL_DMA_CHANNEL_4
;;;633      *         @arg @ref LL_DMA_CHANNEL_5
;;;634      *         @arg @ref LL_DMA_CHANNEL_6
;;;635      *         @arg @ref LL_DMA_CHANNEL_7
;;;636      * @retval Returned value can be one of the following values:
;;;637      *         @arg @ref LL_DMA_MODE_NORMAL
;;;638      *         @arg @ref LL_DMA_MODE_CIRCULAR
;;;639      */
;;;640    __STATIC_INLINE uint32_t LL_DMA_GetMode(DMA_TypeDef *DMAx, uint32_t Channel)
;;;641    {
;;;642      return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
;;;643                       DMA_CCR_CIRC));
;;;644    }
;;;645    
;;;646    /**
;;;647      * @brief  Set Peripheral increment mode.
;;;648      * @rmtoll CCR          PINC          LL_DMA_SetPeriphIncMode
;;;649      * @param  DMAx DMAx Instance
;;;650      * @param  Channel This parameter can be one of the following values:
;;;651      *         @arg @ref LL_DMA_CHANNEL_1
;;;652      *         @arg @ref LL_DMA_CHANNEL_2
;;;653      *         @arg @ref LL_DMA_CHANNEL_3
;;;654      *         @arg @ref LL_DMA_CHANNEL_4
;;;655      *         @arg @ref LL_DMA_CHANNEL_5
;;;656      *         @arg @ref LL_DMA_CHANNEL_6
;;;657      *         @arg @ref LL_DMA_CHANNEL_7
;;;658      * @param  PeriphOrM2MSrcIncMode This parameter can be one of the following values:
;;;659      *         @arg @ref LL_DMA_PERIPH_INCREMENT
;;;660      *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
;;;661      * @retval None
;;;662      */
;;;663    __STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
;;;664    {
;;;665      MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
;;;666                 PeriphOrM2MSrcIncMode);
;;;667    }
;;;668    
;;;669    /**
;;;670      * @brief  Get Peripheral increment mode.
;;;671      * @rmtoll CCR          PINC          LL_DMA_GetPeriphIncMode
;;;672      * @param  DMAx DMAx Instance
;;;673      * @param  Channel This parameter can be one of the following values:
;;;674      *         @arg @ref LL_DMA_CHANNEL_1
;;;675      *         @arg @ref LL_DMA_CHANNEL_2
;;;676      *         @arg @ref LL_DMA_CHANNEL_3
;;;677      *         @arg @ref LL_DMA_CHANNEL_4
;;;678      *         @arg @ref LL_DMA_CHANNEL_5
;;;679      *         @arg @ref LL_DMA_CHANNEL_6
;;;680      *         @arg @ref LL_DMA_CHANNEL_7
;;;681      * @retval Returned value can be one of the following values:
;;;682      *         @arg @ref LL_DMA_PERIPH_INCREMENT
;;;683      *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
;;;684      */
;;;685    __STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel)
;;;686    {
;;;687      return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
;;;688                       DMA_CCR_PINC));
;;;689    }
;;;690    
;;;691    /**
;;;692      * @brief  Set Memory increment mode.
;;;693      * @rmtoll CCR          MINC          LL_DMA_SetMemoryIncMode
;;;694      * @param  DMAx DMAx Instance
;;;695      * @param  Channel This parameter can be one of the following values:
;;;696      *         @arg @ref LL_DMA_CHANNEL_1
;;;697      *         @arg @ref LL_DMA_CHANNEL_2
;;;698      *         @arg @ref LL_DMA_CHANNEL_3
;;;699      *         @arg @ref LL_DMA_CHANNEL_4
;;;700      *         @arg @ref LL_DMA_CHANNEL_5
;;;701      *         @arg @ref LL_DMA_CHANNEL_6
;;;702      *         @arg @ref LL_DMA_CHANNEL_7
;;;703      * @param  MemoryOrM2MDstIncMode This parameter can be one of the following values:
;;;704      *         @arg @ref LL_DMA_MEMORY_INCREMENT
;;;705      *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
;;;706      * @retval None
;;;707      */
;;;708    __STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
;;;709    {
;;;710      MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
;;;711                 MemoryOrM2MDstIncMode);
;;;712    }
;;;713    
;;;714    /**
;;;715      * @brief  Get Memory increment mode.
;;;716      * @rmtoll CCR          MINC          LL_DMA_GetMemoryIncMode
;;;717      * @param  DMAx DMAx Instance
;;;718      * @param  Channel This parameter can be one of the following values:
;;;719      *         @arg @ref LL_DMA_CHANNEL_1
;;;720      *         @arg @ref LL_DMA_CHANNEL_2
;;;721      *         @arg @ref LL_DMA_CHANNEL_3
;;;722      *         @arg @ref LL_DMA_CHANNEL_4
;;;723      *         @arg @ref LL_DMA_CHANNEL_5
;;;724      *         @arg @ref LL_DMA_CHANNEL_6
;;;725      *         @arg @ref LL_DMA_CHANNEL_7
;;;726      * @retval Returned value can be one of the following values:
;;;727      *         @arg @ref LL_DMA_MEMORY_INCREMENT
;;;728      *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
;;;729      */
;;;730    __STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel)
;;;731    {
;;;732      return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
;;;733                       DMA_CCR_MINC));
;;;734    }
;;;735    
;;;736    /**
;;;737      * @brief  Set Peripheral size.
;;;738      * @rmtoll CCR          PSIZE         LL_DMA_SetPeriphSize
;;;739      * @param  DMAx DMAx Instance
;;;740      * @param  Channel This parameter can be one of the following values:
;;;741      *         @arg @ref LL_DMA_CHANNEL_1
;;;742      *         @arg @ref LL_DMA_CHANNEL_2
;;;743      *         @arg @ref LL_DMA_CHANNEL_3
;;;744      *         @arg @ref LL_DMA_CHANNEL_4
;;;745      *         @arg @ref LL_DMA_CHANNEL_5
;;;746      *         @arg @ref LL_DMA_CHANNEL_6
;;;747      *         @arg @ref LL_DMA_CHANNEL_7
;;;748      * @param  PeriphOrM2MSrcDataSize This parameter can be one of the following values:
;;;749      *         @arg @ref LL_DMA_PDATAALIGN_BYTE
;;;750      *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
;;;751      *         @arg @ref LL_DMA_PDATAALIGN_WORD
;;;752      * @retval None
;;;753      */
;;;754    __STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
;;;755    {
;;;756      MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
;;;757                 PeriphOrM2MSrcDataSize);
;;;758    }
;;;759    
;;;760    /**
;;;761      * @brief  Get Peripheral size.
;;;762      * @rmtoll CCR          PSIZE         LL_DMA_GetPeriphSize
;;;763      * @param  DMAx DMAx Instance
;;;764      * @param  Channel This parameter can be one of the following values:
;;;765      *         @arg @ref LL_DMA_CHANNEL_1
;;;766      *         @arg @ref LL_DMA_CHANNEL_2
;;;767      *         @arg @ref LL_DMA_CHANNEL_3
;;;768      *         @arg @ref LL_DMA_CHANNEL_4
;;;769      *         @arg @ref LL_DMA_CHANNEL_5
;;;770      *         @arg @ref LL_DMA_CHANNEL_6
;;;771      *         @arg @ref LL_DMA_CHANNEL_7
;;;772      * @retval Returned value can be one of the following values:
;;;773      *         @arg @ref LL_DMA_PDATAALIGN_BYTE
;;;774      *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
;;;775      *         @arg @ref LL_DMA_PDATAALIGN_WORD
;;;776      */
;;;777    __STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel)
;;;778    {
;;;779      return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
;;;780                       DMA_CCR_PSIZE));
;;;781    }
;;;782    
;;;783    /**
;;;784      * @brief  Set Memory size.
;;;785      * @rmtoll CCR          MSIZE         LL_DMA_SetMemorySize
;;;786      * @param  DMAx DMAx Instance
;;;787      * @param  Channel This parameter can be one of the following values:
;;;788      *         @arg @ref LL_DMA_CHANNEL_1
;;;789      *         @arg @ref LL_DMA_CHANNEL_2
;;;790      *         @arg @ref LL_DMA_CHANNEL_3
;;;791      *         @arg @ref LL_DMA_CHANNEL_4
;;;792      *         @arg @ref LL_DMA_CHANNEL_5
;;;793      *         @arg @ref LL_DMA_CHANNEL_6
;;;794      *         @arg @ref LL_DMA_CHANNEL_7
;;;795      * @param  MemoryOrM2MDstDataSize This parameter can be one of the following values:
;;;796      *         @arg @ref LL_DMA_MDATAALIGN_BYTE
;;;797      *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
;;;798      *         @arg @ref LL_DMA_MDATAALIGN_WORD
;;;799      * @retval None
;;;800      */
;;;801    __STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
;;;802    {
;;;803      MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
;;;804                 MemoryOrM2MDstDataSize);
;;;805    }
;;;806    
;;;807    /**
;;;808      * @brief  Get Memory size.
;;;809      * @rmtoll CCR          MSIZE         LL_DMA_GetMemorySize
;;;810      * @param  DMAx DMAx Instance
;;;811      * @param  Channel This parameter can be one of the following values:
;;;812      *         @arg @ref LL_DMA_CHANNEL_1
;;;813      *         @arg @ref LL_DMA_CHANNEL_2
;;;814      *         @arg @ref LL_DMA_CHANNEL_3
;;;815      *         @arg @ref LL_DMA_CHANNEL_4
;;;816      *         @arg @ref LL_DMA_CHANNEL_5
;;;817      *         @arg @ref LL_DMA_CHANNEL_6
;;;818      *         @arg @ref LL_DMA_CHANNEL_7
;;;819      * @retval Returned value can be one of the following values:
;;;820      *         @arg @ref LL_DMA_MDATAALIGN_BYTE
;;;821      *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
;;;822      *         @arg @ref LL_DMA_MDATAALIGN_WORD
;;;823      */
;;;824    __STATIC_INLINE uint32_t LL_DMA_GetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel)
;;;825    {
;;;826      return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
;;;827                       DMA_CCR_MSIZE));
;;;828    }
;;;829    
;;;830    /**
;;;831      * @brief  Set Channel priority level.
;;;832      * @rmtoll CCR          PL            LL_DMA_SetChannelPriorityLevel
;;;833      * @param  DMAx DMAx Instance
;;;834      * @param  Channel This parameter can be one of the following values:
;;;835      *         @arg @ref LL_DMA_CHANNEL_1
;;;836      *         @arg @ref LL_DMA_CHANNEL_2
;;;837      *         @arg @ref LL_DMA_CHANNEL_3
;;;838      *         @arg @ref LL_DMA_CHANNEL_4
;;;839      *         @arg @ref LL_DMA_CHANNEL_5
;;;840      *         @arg @ref LL_DMA_CHANNEL_6
;;;841      *         @arg @ref LL_DMA_CHANNEL_7
;;;842      * @param  Priority This parameter can be one of the following values:
;;;843      *         @arg @ref LL_DMA_PRIORITY_LOW
;;;844      *         @arg @ref LL_DMA_PRIORITY_MEDIUM
;;;845      *         @arg @ref LL_DMA_PRIORITY_HIGH
;;;846      *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
;;;847      * @retval None
;;;848      */
;;;849    __STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
;;;850    {
;;;851      MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
;;;852                 Priority);
;;;853    }
;;;854    
;;;855    /**
;;;856      * @brief  Get Channel priority level.
;;;857      * @rmtoll CCR          PL            LL_DMA_GetChannelPriorityLevel
;;;858      * @param  DMAx DMAx Instance
;;;859      * @param  Channel This parameter can be one of the following values:
;;;860      *         @arg @ref LL_DMA_CHANNEL_1
;;;861      *         @arg @ref LL_DMA_CHANNEL_2
;;;862      *         @arg @ref LL_DMA_CHANNEL_3
;;;863      *         @arg @ref LL_DMA_CHANNEL_4
;;;864      *         @arg @ref LL_DMA_CHANNEL_5
;;;865      *         @arg @ref LL_DMA_CHANNEL_6
;;;866      *         @arg @ref LL_DMA_CHANNEL_7
;;;867      * @retval Returned value can be one of the following values:
;;;868      *         @arg @ref LL_DMA_PRIORITY_LOW
;;;869      *         @arg @ref LL_DMA_PRIORITY_MEDIUM
;;;870      *         @arg @ref LL_DMA_PRIORITY_HIGH
;;;871      *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
;;;872      */
;;;873    __STATIC_INLINE uint32_t LL_DMA_GetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel)
;;;874    {
;;;875      return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
;;;876                       DMA_CCR_PL));
;;;877    }
;;;878    
;;;879    /**
;;;880      * @brief  Set Number of data to transfer.
;;;881      * @note   This action has no effect if
;;;882      *         channel is enabled.
;;;883      * @rmtoll CNDTR        NDT           LL_DMA_SetDataLength
;;;884      * @param  DMAx DMAx Instance
;;;885      * @param  Channel This parameter can be one of the following values:
;;;886      *         @arg @ref LL_DMA_CHANNEL_1
;;;887      *         @arg @ref LL_DMA_CHANNEL_2
;;;888      *         @arg @ref LL_DMA_CHANNEL_3
;;;889      *         @arg @ref LL_DMA_CHANNEL_4
;;;890      *         @arg @ref LL_DMA_CHANNEL_5
;;;891      *         @arg @ref LL_DMA_CHANNEL_6
;;;892      *         @arg @ref LL_DMA_CHANNEL_7
;;;893      * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
;;;894      * @retval None
;;;895      */
;;;896    __STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
;;;897    {
;;;898      MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
;;;899                 DMA_CNDTR_NDT, NbData);
;;;900    }
;;;901    
;;;902    /**
;;;903      * @brief  Get Number of data to transfer.
;;;904      * @note   Once the channel is enabled, the return value indicate the
;;;905      *         remaining bytes to be transmitted.
;;;906      * @rmtoll CNDTR        NDT           LL_DMA_GetDataLength
;;;907      * @param  DMAx DMAx Instance
;;;908      * @param  Channel This parameter can be one of the following values:
;;;909      *         @arg @ref LL_DMA_CHANNEL_1
;;;910      *         @arg @ref LL_DMA_CHANNEL_2
;;;911      *         @arg @ref LL_DMA_CHANNEL_3
;;;912      *         @arg @ref LL_DMA_CHANNEL_4
;;;913      *         @arg @ref LL_DMA_CHANNEL_5
;;;914      *         @arg @ref LL_DMA_CHANNEL_6
;;;915      *         @arg @ref LL_DMA_CHANNEL_7
;;;916      * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
;;;917      */
;;;918    __STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Channel)
;;;919    {
;;;920      return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
;;;921                       DMA_CNDTR_NDT));
;;;922    }
;;;923    
;;;924    /**
;;;925      * @brief  Configure the Source and Destination addresses.
;;;926      * @note   This API must not be called when the DMA channel is enabled.
;;;927      * @note   Each IP using DMA provides an API to get directly the register adress (LL_PPP_DMA_GetRegAddr).
;;;928      * @rmtoll CPAR         PA            LL_DMA_ConfigAddresses\n
;;;929      *         CMAR         MA            LL_DMA_ConfigAddresses
;;;930      * @param  DMAx DMAx Instance
;;;931      * @param  Channel This parameter can be one of the following values:
;;;932      *         @arg @ref LL_DMA_CHANNEL_1
;;;933      *         @arg @ref LL_DMA_CHANNEL_2
;;;934      *         @arg @ref LL_DMA_CHANNEL_3
;;;935      *         @arg @ref LL_DMA_CHANNEL_4
;;;936      *         @arg @ref LL_DMA_CHANNEL_5
;;;937      *         @arg @ref LL_DMA_CHANNEL_6
;;;938      *         @arg @ref LL_DMA_CHANNEL_7
;;;939      * @param  SrcAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
;;;940      * @param  DstAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
;;;941      * @param  Direction This parameter can be one of the following values:
;;;942      *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
;;;943      *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
;;;944      *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
;;;945      * @retval None
;;;946      */
;;;947    __STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress,
;;;948                                                uint32_t DstAddress, uint32_t Direction)
;;;949    {
;;;950      /* Direction Memory to Periph */
;;;951      if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
;;;952      {
;;;953        WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, SrcAddress);
;;;954        WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress);
;;;955      }
;;;956      /* Direction Periph to Memory and Memory to Memory */
;;;957      else
;;;958      {
;;;959        WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
;;;960        WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
;;;961      }
;;;962    }
;;;963    
;;;964    /**
;;;965      * @brief  Set the Memory address.
;;;966      * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only.
;;;967      * @note   This API must not be called when the DMA channel is enabled.
;;;968      * @rmtoll CMAR         MA            LL_DMA_SetMemoryAddress
;;;969      * @param  DMAx DMAx Instance
;;;970      * @param  Channel This parameter can be one of the following values:
;;;971      *         @arg @ref LL_DMA_CHANNEL_1
;;;972      *         @arg @ref LL_DMA_CHANNEL_2
;;;973      *         @arg @ref LL_DMA_CHANNEL_3
;;;974      *         @arg @ref LL_DMA_CHANNEL_4
;;;975      *         @arg @ref LL_DMA_CHANNEL_5
;;;976      *         @arg @ref LL_DMA_CHANNEL_6
;;;977      *         @arg @ref LL_DMA_CHANNEL_7
;;;978      * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
;;;979      * @retval None
;;;980      */
;;;981    __STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
;;;982    {
;;;983      WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
;;;984    }
;;;985    
;;;986    /**
;;;987      * @brief  Set the Peripheral address.
;;;988      * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only.
;;;989      * @note   This API must not be called when the DMA channel is enabled.
;;;990      * @rmtoll CPAR         PA            LL_DMA_SetPeriphAddress
;;;991      * @param  DMAx DMAx Instance
;;;992      * @param  Channel This parameter can be one of the following values:
;;;993      *         @arg @ref LL_DMA_CHANNEL_1
;;;994      *         @arg @ref LL_DMA_CHANNEL_2
;;;995      *         @arg @ref LL_DMA_CHANNEL_3
;;;996      *         @arg @ref LL_DMA_CHANNEL_4
;;;997      *         @arg @ref LL_DMA_CHANNEL_5
;;;998      *         @arg @ref LL_DMA_CHANNEL_6
;;;999      *         @arg @ref LL_DMA_CHANNEL_7
;;;1000     * @param  PeriphAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
;;;1001     * @retval None
;;;1002     */
;;;1003   __STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
;;;1004   {
;;;1005     WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
;;;1006   }
;;;1007   
;;;1008   /**
;;;1009     * @brief  Get Memory address.
;;;1010     * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only.
;;;1011     * @rmtoll CMAR         MA            LL_DMA_GetMemoryAddress
;;;1012     * @param  DMAx DMAx Instance
;;;1013     * @param  Channel This parameter can be one of the following values:
;;;1014     *         @arg @ref LL_DMA_CHANNEL_1
;;;1015     *         @arg @ref LL_DMA_CHANNEL_2
;;;1016     *         @arg @ref LL_DMA_CHANNEL_3
;;;1017     *         @arg @ref LL_DMA_CHANNEL_4
;;;1018     *         @arg @ref LL_DMA_CHANNEL_5
;;;1019     *         @arg @ref LL_DMA_CHANNEL_6
;;;1020     *         @arg @ref LL_DMA_CHANNEL_7
;;;1021     * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
;;;1022     */
;;;1023   __STATIC_INLINE uint32_t LL_DMA_GetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel)
;;;1024   {
;;;1025     return (READ_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR));
;;;1026   }
;;;1027   
;;;1028   /**
;;;1029     * @brief  Get Peripheral address.
;;;1030     * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only.
;;;1031     * @rmtoll CPAR         PA            LL_DMA_GetPeriphAddress
;;;1032     * @param  DMAx DMAx Instance
;;;1033     * @param  Channel This parameter can be one of the following values:
;;;1034     *         @arg @ref LL_DMA_CHANNEL_1
;;;1035     *         @arg @ref LL_DMA_CHANNEL_2
;;;1036     *         @arg @ref LL_DMA_CHANNEL_3
;;;1037     *         @arg @ref LL_DMA_CHANNEL_4
;;;1038     *         @arg @ref LL_DMA_CHANNEL_5
;;;1039     *         @arg @ref LL_DMA_CHANNEL_6
;;;1040     *         @arg @ref LL_DMA_CHANNEL_7
;;;1041     * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
;;;1042     */
;;;1043   __STATIC_INLINE uint32_t LL_DMA_GetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel)
;;;1044   {
;;;1045     return (READ_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR));
;;;1046   }
;;;1047   
;;;1048   /**
;;;1049     * @brief  Set the Memory to Memory Source address.
;;;1050     * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
;;;1051     * @note   This API must not be called when the DMA channel is enabled.
;;;1052     * @rmtoll CPAR         PA            LL_DMA_SetM2MSrcAddress
;;;1053     * @param  DMAx DMAx Instance
;;;1054     * @param  Channel This parameter can be one of the following values:
;;;1055     *         @arg @ref LL_DMA_CHANNEL_1
;;;1056     *         @arg @ref LL_DMA_CHANNEL_2
;;;1057     *         @arg @ref LL_DMA_CHANNEL_3
;;;1058     *         @arg @ref LL_DMA_CHANNEL_4
;;;1059     *         @arg @ref LL_DMA_CHANNEL_5
;;;1060     *         @arg @ref LL_DMA_CHANNEL_6
;;;1061     *         @arg @ref LL_DMA_CHANNEL_7
;;;1062     * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
;;;1063     * @retval None
;;;1064     */
;;;1065   __STATIC_INLINE void LL_DMA_SetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
;;;1066   {
;;;1067     WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, MemoryAddress);
;;;1068   }
;;;1069   
;;;1070   /**
;;;1071     * @brief  Set the Memory to Memory Destination address.
;;;1072     * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
;;;1073     * @note   This API must not be called when the DMA channel is enabled.
;;;1074     * @rmtoll CMAR         MA            LL_DMA_SetM2MDstAddress
;;;1075     * @param  DMAx DMAx Instance
;;;1076     * @param  Channel This parameter can be one of the following values:
;;;1077     *         @arg @ref LL_DMA_CHANNEL_1
;;;1078     *         @arg @ref LL_DMA_CHANNEL_2
;;;1079     *         @arg @ref LL_DMA_CHANNEL_3
;;;1080     *         @arg @ref LL_DMA_CHANNEL_4
;;;1081     *         @arg @ref LL_DMA_CHANNEL_5
;;;1082     *         @arg @ref LL_DMA_CHANNEL_6
;;;1083     *         @arg @ref LL_DMA_CHANNEL_7
;;;1084     * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
;;;1085     * @retval None
;;;1086     */
;;;1087   __STATIC_INLINE void LL_DMA_SetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
;;;1088   {
;;;1089     WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
;;;1090   }
;;;1091   
;;;1092   /**
;;;1093     * @brief  Get the Memory to Memory Source address.
;;;1094     * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
;;;1095     * @rmtoll CPAR         PA            LL_DMA_GetM2MSrcAddress
;;;1096     * @param  DMAx DMAx Instance
;;;1097     * @param  Channel This parameter can be one of the following values:
;;;1098     *         @arg @ref LL_DMA_CHANNEL_1
;;;1099     *         @arg @ref LL_DMA_CHANNEL_2
;;;1100     *         @arg @ref LL_DMA_CHANNEL_3
;;;1101     *         @arg @ref LL_DMA_CHANNEL_4
;;;1102     *         @arg @ref LL_DMA_CHANNEL_5
;;;1103     *         @arg @ref LL_DMA_CHANNEL_6
;;;1104     *         @arg @ref LL_DMA_CHANNEL_7
;;;1105     * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
;;;1106     */
;;;1107   __STATIC_INLINE uint32_t LL_DMA_GetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel)
;;;1108   {
;;;1109     return (READ_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR));
;;;1110   }
;;;1111   
;;;1112   /**
;;;1113     * @brief  Get the Memory to Memory Destination address.
;;;1114     * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
;;;1115     * @rmtoll CMAR         MA            LL_DMA_GetM2MDstAddress
;;;1116     * @param  DMAx DMAx Instance
;;;1117     * @param  Channel This parameter can be one of the following values:
;;;1118     *         @arg @ref LL_DMA_CHANNEL_1
;;;1119     *         @arg @ref LL_DMA_CHANNEL_2
;;;1120     *         @arg @ref LL_DMA_CHANNEL_3
;;;1121     *         @arg @ref LL_DMA_CHANNEL_4
;;;1122     *         @arg @ref LL_DMA_CHANNEL_5
;;;1123     *         @arg @ref LL_DMA_CHANNEL_6
;;;1124     *         @arg @ref LL_DMA_CHANNEL_7
;;;1125     * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
;;;1126     */
;;;1127   __STATIC_INLINE uint32_t LL_DMA_GetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel)
;;;1128   {
;;;1129     return (READ_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR));
;;;1130   }
;;;1131   
;;;1132   /**
;;;1133     * @}
;;;1134     */
;;;1135   
;;;1136   /** @defgroup DMA_LL_EF_FLAG_Management FLAG_Management
;;;1137     * @{
;;;1138     */
;;;1139   
;;;1140   /**
;;;1141     * @brief  Get Channel 1 global interrupt flag.
;;;1142     * @rmtoll ISR          GIF1          LL_DMA_IsActiveFlag_GI1
;;;1143     * @param  DMAx DMAx Instance
;;;1144     * @retval State of bit (1 or 0).
;;;1145     */
;;;1146   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI1(DMA_TypeDef *DMAx)
;;;1147   {
;;;1148     return (READ_BIT(DMAx->ISR, DMA_ISR_GIF1) == (DMA_ISR_GIF1));
;;;1149   }
;;;1150   
;;;1151   /**
;;;1152     * @brief  Get Channel 2 global interrupt flag.
;;;1153     * @rmtoll ISR          GIF2          LL_DMA_IsActiveFlag_GI2
;;;1154     * @param  DMAx DMAx Instance
;;;1155     * @retval State of bit (1 or 0).
;;;1156     */
;;;1157   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI2(DMA_TypeDef *DMAx)
;;;1158   {
;;;1159     return (READ_BIT(DMAx->ISR, DMA_ISR_GIF2) == (DMA_ISR_GIF2));
;;;1160   }
;;;1161   
;;;1162   /**
;;;1163     * @brief  Get Channel 3 global interrupt flag.
;;;1164     * @rmtoll ISR          GIF3          LL_DMA_IsActiveFlag_GI3
;;;1165     * @param  DMAx DMAx Instance
;;;1166     * @retval State of bit (1 or 0).
;;;1167     */
;;;1168   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI3(DMA_TypeDef *DMAx)
;;;1169   {
;;;1170     return (READ_BIT(DMAx->ISR, DMA_ISR_GIF3) == (DMA_ISR_GIF3));
;;;1171   }
;;;1172   
;;;1173   /**
;;;1174     * @brief  Get Channel 4 global interrupt flag.
;;;1175     * @rmtoll ISR          GIF4          LL_DMA_IsActiveFlag_GI4
;;;1176     * @param  DMAx DMAx Instance
;;;1177     * @retval State of bit (1 or 0).
;;;1178     */
;;;1179   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI4(DMA_TypeDef *DMAx)
;;;1180   {
;;;1181     return (READ_BIT(DMAx->ISR, DMA_ISR_GIF4) == (DMA_ISR_GIF4));
;;;1182   }
;;;1183   
;;;1184   /**
;;;1185     * @brief  Get Channel 5 global interrupt flag.
;;;1186     * @rmtoll ISR          GIF5          LL_DMA_IsActiveFlag_GI5
;;;1187     * @param  DMAx DMAx Instance
;;;1188     * @retval State of bit (1 or 0).
;;;1189     */
;;;1190   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI5(DMA_TypeDef *DMAx)
;;;1191   {
;;;1192     return (READ_BIT(DMAx->ISR, DMA_ISR_GIF5) == (DMA_ISR_GIF5));
;;;1193   }
;;;1194   
;;;1195   /**
;;;1196     * @brief  Get Channel 6 global interrupt flag.
;;;1197     * @rmtoll ISR          GIF6          LL_DMA_IsActiveFlag_GI6
;;;1198     * @param  DMAx DMAx Instance
;;;1199     * @retval State of bit (1 or 0).
;;;1200     */
;;;1201   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI6(DMA_TypeDef *DMAx)
;;;1202   {
;;;1203     return (READ_BIT(DMAx->ISR, DMA_ISR_GIF6) == (DMA_ISR_GIF6));
;;;1204   }
;;;1205   
;;;1206   /**
;;;1207     * @brief  Get Channel 7 global interrupt flag.
;;;1208     * @rmtoll ISR          GIF7          LL_DMA_IsActiveFlag_GI7
;;;1209     * @param  DMAx DMAx Instance
;;;1210     * @retval State of bit (1 or 0).
;;;1211     */
;;;1212   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI7(DMA_TypeDef *DMAx)
;;;1213   {
;;;1214     return (READ_BIT(DMAx->ISR, DMA_ISR_GIF7) == (DMA_ISR_GIF7));
;;;1215   }
;;;1216   
;;;1217   /**
;;;1218     * @brief  Get Channel 1 transfer complete flag.
;;;1219     * @rmtoll ISR          TCIF1         LL_DMA_IsActiveFlag_TC1
;;;1220     * @param  DMAx DMAx Instance
;;;1221     * @retval State of bit (1 or 0).
;;;1222     */
;;;1223   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(DMA_TypeDef *DMAx)
;;;1224   {
;;;1225     return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1));
;;;1226   }
;;;1227   
;;;1228   /**
;;;1229     * @brief  Get Channel 2 transfer complete flag.
;;;1230     * @rmtoll ISR          TCIF2         LL_DMA_IsActiveFlag_TC2
;;;1231     * @param  DMAx DMAx Instance
;;;1232     * @retval State of bit (1 or 0).
;;;1233     */
;;;1234   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(DMA_TypeDef *DMAx)
;;;1235   {
;;;1236     return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2));
;;;1237   }
;;;1238   
;;;1239   /**
;;;1240     * @brief  Get Channel 3 transfer complete flag.
;;;1241     * @rmtoll ISR          TCIF3         LL_DMA_IsActiveFlag_TC3
;;;1242     * @param  DMAx DMAx Instance
;;;1243     * @retval State of bit (1 or 0).
;;;1244     */
;;;1245   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(DMA_TypeDef *DMAx)
;;;1246   {
;;;1247     return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3));
;;;1248   }
;;;1249   
;;;1250   /**
;;;1251     * @brief  Get Channel 4 transfer complete flag.
;;;1252     * @rmtoll ISR          TCIF4         LL_DMA_IsActiveFlag_TC4
;;;1253     * @param  DMAx DMAx Instance
;;;1254     * @retval State of bit (1 or 0).
;;;1255     */
;;;1256   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4(DMA_TypeDef *DMAx)
;;;1257   {
;;;1258     return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4));
;;;1259   }
;;;1260   
;;;1261   /**
;;;1262     * @brief  Get Channel 5 transfer complete flag.
;;;1263     * @rmtoll ISR          TCIF5         LL_DMA_IsActiveFlag_TC5
;;;1264     * @param  DMAx DMAx Instance
;;;1265     * @retval State of bit (1 or 0).
;;;1266     */
;;;1267   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx)
;;;1268   {
;;;1269     return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF5) == (DMA_ISR_TCIF5));
;;;1270   }
;;;1271   
;;;1272   /**
;;;1273     * @brief  Get Channel 6 transfer complete flag.
;;;1274     * @rmtoll ISR          TCIF6         LL_DMA_IsActiveFlag_TC6
;;;1275     * @param  DMAx DMAx Instance
;;;1276     * @retval State of bit (1 or 0).
;;;1277     */
;;;1278   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
;;;1279   {
;;;1280     return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6));
;;;1281   }
;;;1282   
;;;1283   /**
;;;1284     * @brief  Get Channel 7 transfer complete flag.
;;;1285     * @rmtoll ISR          TCIF7         LL_DMA_IsActiveFlag_TC7
;;;1286     * @param  DMAx DMAx Instance
;;;1287     * @retval State of bit (1 or 0).
;;;1288     */
;;;1289   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)
;;;1290   {
;;;1291     return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7));
;;;1292   }
;;;1293   
;;;1294   /**
;;;1295     * @brief  Get Channel 1 half transfer flag.
;;;1296     * @rmtoll ISR          HTIF1         LL_DMA_IsActiveFlag_HT1
;;;1297     * @param  DMAx DMAx Instance
;;;1298     * @retval State of bit (1 or 0).
;;;1299     */
;;;1300   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT1(DMA_TypeDef *DMAx)
;;;1301   {
;;;1302     return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF1) == (DMA_ISR_HTIF1));
;;;1303   }
;;;1304   
;;;1305   /**
;;;1306     * @brief  Get Channel 2 half transfer flag.
;;;1307     * @rmtoll ISR          HTIF2         LL_DMA_IsActiveFlag_HT2
;;;1308     * @param  DMAx DMAx Instance
;;;1309     * @retval State of bit (1 or 0).
;;;1310     */
;;;1311   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT2(DMA_TypeDef *DMAx)
;;;1312   {
;;;1313     return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF2) == (DMA_ISR_HTIF2));
;;;1314   }
;;;1315   
;;;1316   /**
;;;1317     * @brief  Get Channel 3 half transfer flag.
;;;1318     * @rmtoll ISR          HTIF3         LL_DMA_IsActiveFlag_HT3
;;;1319     * @param  DMAx DMAx Instance
;;;1320     * @retval State of bit (1 or 0).
;;;1321     */
;;;1322   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT3(DMA_TypeDef *DMAx)
;;;1323   {
;;;1324     return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF3) == (DMA_ISR_HTIF3));
;;;1325   }
;;;1326   
;;;1327   /**
;;;1328     * @brief  Get Channel 4 half transfer flag.
;;;1329     * @rmtoll ISR          HTIF4         LL_DMA_IsActiveFlag_HT4
;;;1330     * @param  DMAx DMAx Instance
;;;1331     * @retval State of bit (1 or 0).
;;;1332     */
;;;1333   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT4(DMA_TypeDef *DMAx)
;;;1334   {
;;;1335     return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF4) == (DMA_ISR_HTIF4));
;;;1336   }
;;;1337   
;;;1338   /**
;;;1339     * @brief  Get Channel 5 half transfer flag.
;;;1340     * @rmtoll ISR          HTIF5         LL_DMA_IsActiveFlag_HT5
;;;1341     * @param  DMAx DMAx Instance
;;;1342     * @retval State of bit (1 or 0).
;;;1343     */
;;;1344   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5(DMA_TypeDef *DMAx)
;;;1345   {
;;;1346     return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF5) == (DMA_ISR_HTIF5));
;;;1347   }
;;;1348   
;;;1349   /**
;;;1350     * @brief  Get Channel 6 half transfer flag.
;;;1351     * @rmtoll ISR          HTIF6         LL_DMA_IsActiveFlag_HT6
;;;1352     * @param  DMAx DMAx Instance
;;;1353     * @retval State of bit (1 or 0).
;;;1354     */
;;;1355   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)
;;;1356   {
;;;1357     return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6));
;;;1358   }
;;;1359   
;;;1360   /**
;;;1361     * @brief  Get Channel 7 half transfer flag.
;;;1362     * @rmtoll ISR          HTIF7         LL_DMA_IsActiveFlag_HT7
;;;1363     * @param  DMAx DMAx Instance
;;;1364     * @retval State of bit (1 or 0).
;;;1365     */
;;;1366   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT7(DMA_TypeDef *DMAx)
;;;1367   {
;;;1368     return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF7) == (DMA_ISR_HTIF7));
;;;1369   }
;;;1370   
;;;1371   /**
;;;1372     * @brief  Get Channel 1 transfer error flag.
;;;1373     * @rmtoll ISR          TEIF1         LL_DMA_IsActiveFlag_TE1
;;;1374     * @param  DMAx DMAx Instance
;;;1375     * @retval State of bit (1 or 0).
;;;1376     */
;;;1377   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(DMA_TypeDef *DMAx)
;;;1378   {
;;;1379     return (READ_BIT(DMAx->ISR, DMA_ISR_TEIF1) == (DMA_ISR_TEIF1));
;;;1380   }
;;;1381   
;;;1382   /**
;;;1383     * @brief  Get Channel 2 transfer error flag.
;;;1384     * @rmtoll ISR          TEIF2         LL_DMA_IsActiveFlag_TE2
;;;1385     * @param  DMAx DMAx Instance
;;;1386     * @retval State of bit (1 or 0).
;;;1387     */
;;;1388   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(DMA_TypeDef *DMAx)
;;;1389   {
;;;1390     return (READ_BIT(DMAx->ISR, DMA_ISR_TEIF2) == (DMA_ISR_TEIF2));
;;;1391   }
;;;1392   
;;;1393   /**
;;;1394     * @brief  Get Channel 3 transfer error flag.
;;;1395     * @rmtoll ISR          TEIF3         LL_DMA_IsActiveFlag_TE3
;;;1396     * @param  DMAx DMAx Instance
;;;1397     * @retval State of bit (1 or 0).
;;;1398     */
;;;1399   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3(DMA_TypeDef *DMAx)
;;;1400   {
;;;1401     return (READ_BIT(DMAx->ISR, DMA_ISR_TEIF3) == (DMA_ISR_TEIF3));
;;;1402   }
;;;1403   
;;;1404   /**
;;;1405     * @brief  Get Channel 4 transfer error flag.
;;;1406     * @rmtoll ISR          TEIF4         LL_DMA_IsActiveFlag_TE4
;;;1407     * @param  DMAx DMAx Instance
;;;1408     * @retval State of bit (1 or 0).
;;;1409     */
;;;1410   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4(DMA_TypeDef *DMAx)
;;;1411   {
;;;1412     return (READ_BIT(DMAx->ISR, DMA_ISR_TEIF4) == (DMA_ISR_TEIF4));
;;;1413   }
;;;1414   
;;;1415   /**
;;;1416     * @brief  Get Channel 5 transfer error flag.
;;;1417     * @rmtoll ISR          TEIF5         LL_DMA_IsActiveFlag_TE5
;;;1418     * @param  DMAx DMAx Instance
;;;1419     * @retval State of bit (1 or 0).
;;;1420     */
;;;1421   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(DMA_TypeDef *DMAx)
;;;1422   {
;;;1423     return (READ_BIT(DMAx->ISR, DMA_ISR_TEIF5) == (DMA_ISR_TEIF5));
;;;1424   }
;;;1425   
;;;1426   /**
;;;1427     * @brief  Get Channel 6 transfer error flag.
;;;1428     * @rmtoll ISR          TEIF6         LL_DMA_IsActiveFlag_TE6
;;;1429     * @param  DMAx DMAx Instance
;;;1430     * @retval State of bit (1 or 0).
;;;1431     */
;;;1432   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(DMA_TypeDef *DMAx)
;;;1433   {
;;;1434     return (READ_BIT(DMAx->ISR, DMA_ISR_TEIF6) == (DMA_ISR_TEIF6));
;;;1435   }
;;;1436   
;;;1437   /**
;;;1438     * @brief  Get Channel 7 transfer error flag.
;;;1439     * @rmtoll ISR          TEIF7         LL_DMA_IsActiveFlag_TE7
;;;1440     * @param  DMAx DMAx Instance
;;;1441     * @retval State of bit (1 or 0).
;;;1442     */
;;;1443   __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE7(DMA_TypeDef *DMAx)
;;;1444   {
;;;1445     return (READ_BIT(DMAx->ISR, DMA_ISR_TEIF7) == (DMA_ISR_TEIF7));
;;;1446   }
;;;1447   
;;;1448   /**
;;;1449     * @brief  Clear Channel 1 global interrupt flag.
;;;1450     * @rmtoll IFCR         CGIF1         LL_DMA_ClearFlag_GI1
;;;1451     * @param  DMAx DMAx Instance
;;;1452     * @retval None
;;;1453     */
;;;1454   __STATIC_INLINE void LL_DMA_ClearFlag_GI1(DMA_TypeDef *DMAx)
;;;1455   {
;;;1456     WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF1);
;;;1457   }
;;;1458   
;;;1459   /**
;;;1460     * @brief  Clear Channel 2 global interrupt flag.
;;;1461     * @rmtoll IFCR         CGIF2         LL_DMA_ClearFlag_GI2
;;;1462     * @param  DMAx DMAx Instance
;;;1463     * @retval None
;;;1464     */
;;;1465   __STATIC_INLINE void LL_DMA_ClearFlag_GI2(DMA_TypeDef *DMAx)
;;;1466   {
;;;1467     WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF2);
;;;1468   }
;;;1469   
;;;1470   /**
;;;1471     * @brief  Clear Channel 3 global interrupt flag.
;;;1472     * @rmtoll IFCR         CGIF3         LL_DMA_ClearFlag_GI3
;;;1473     * @param  DMAx DMAx Instance
;;;1474     * @retval None
;;;1475     */
;;;1476   __STATIC_INLINE void LL_DMA_ClearFlag_GI3(DMA_TypeDef *DMAx)
;;;1477   {
;;;1478     WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF3);
;;;1479   }
;;;1480   
;;;1481   /**
;;;1482     * @brief  Clear Channel 4 global interrupt flag.
;;;1483     * @rmtoll IFCR         CGIF4         LL_DMA_ClearFlag_GI4
;;;1484     * @param  DMAx DMAx Instance
;;;1485     * @retval None
;;;1486     */
;;;1487   __STATIC_INLINE void LL_DMA_ClearFlag_GI4(DMA_TypeDef *DMAx)
;;;1488   {
;;;1489     WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF4);
;;;1490   }
;;;1491   
;;;1492   /**
;;;1493     * @brief  Clear Channel 5 global interrupt flag.
;;;1494     * @rmtoll IFCR         CGIF5         LL_DMA_ClearFlag_GI5
;;;1495     * @param  DMAx DMAx Instance
;;;1496     * @retval None
;;;1497     */
;;;1498   __STATIC_INLINE void LL_DMA_ClearFlag_GI5(DMA_TypeDef *DMAx)
;;;1499   {
;;;1500     WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF5);
;;;1501   }
;;;1502   
;;;1503   /**
;;;1504     * @brief  Clear Channel 6 global interrupt flag.
;;;1505     * @rmtoll IFCR         CGIF6         LL_DMA_ClearFlag_GI6
;;;1506     * @param  DMAx DMAx Instance
;;;1507     * @retval None
;;;1508     */
;;;1509   __STATIC_INLINE void LL_DMA_ClearFlag_GI6(DMA_TypeDef *DMAx)
;;;1510   {
;;;1511     WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF6);
;;;1512   }
;;;1513   
;;;1514   /**
;;;1515     * @brief  Clear Channel 7 global interrupt flag.
;;;1516     * @rmtoll IFCR         CGIF7         LL_DMA_ClearFlag_GI7
;;;1517     * @param  DMAx DMAx Instance
;;;1518     * @retval None
;;;1519     */
;;;1520   __STATIC_INLINE void LL_DMA_ClearFlag_GI7(DMA_TypeDef *DMAx)
;;;1521   {
;;;1522     WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF7);
;;;1523   }
;;;1524   
;;;1525   /**
;;;1526     * @brief  Clear Channel 1  transfer complete flag.
;;;1527     * @rmtoll IFCR         CTCIF1        LL_DMA_ClearFlag_TC1
;;;1528     * @param  DMAx DMAx Instance
;;;1529     * @retval None
;;;1530     */
;;;1531   __STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx)
;;;1532   {
;;;1533     WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1);
;;;1534   }
;;;1535   
;;;1536   /**
;;;1537     * @brief  Clear Channel 2  transfer complete flag.
;;;1538     * @rmtoll IFCR         CTCIF2        LL_DMA_ClearFlag_TC2
;;;1539     * @param  DMAx DMAx Instance
;;;1540     * @retval None
;;;1541     */
;;;1542   __STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx)
;;;1543   {
;;;1544     WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF2);
;;;1545   }
;;;1546   
;;;1547   /**
;;;1548     * @brief  Clear Channel 3  transfer complete flag.
;;;1549     * @rmtoll IFCR         CTCIF3        LL_DMA_ClearFlag_TC3
;;;1550     * @param  DMAx DMAx Instance
;;;1551     * @retval None
;;;1552     */
;;;1553   __STATIC_INLINE void LL_DMA_ClearFlag_TC3(DMA_TypeDef *DMAx)
;;;1554   {
;;;1555     WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF3);
;;;1556   }
;;;1557   
;;;1558   /**
;;;1559     * @brief  Clear Channel 4  transfer complete flag.
;;;1560     * @rmtoll IFCR         CTCIF4        LL_DMA_ClearFlag_TC4
;;;1561     * @param  DMAx DMAx Instance
;;;1562     * @retval None
;;;1563     */
;;;1564   __STATIC_INLINE void LL_DMA_ClearFlag_TC4(DMA_TypeDef *DMAx)
;;;1565   {
;;;1566     WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF4);
;;;1567   }
;;;1568   
;;;1569   /**
;;;1570     * @brief  Clear Channel 5  transfer complete flag.
;;;1571     * @rmtoll IFCR         CTCIF5        LL_DMA_ClearFlag_TC5
;;;1572     * @param  DMAx DMAx Instance
;;;1573     * @retval None
;;;1574     */
;;;1575   __STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx)
;;;1576   {
;;;1577     WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF5);
;;;1578   }
;;;1579   
;;;1580   /**
;;;1581     * @brief  Clear Channel 6  transfer complete flag.
;;;1582     * @rmtoll IFCR         CTCIF6        LL_DMA_ClearFlag_TC6
;;;1583     * @param  DMAx DMAx Instance
;;;1584     * @retval None
;;;1585     */
;;;1586   __STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
;;;1587   {
;;;1588     WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
;;;1589   }
;;;1590   
;;;1591   /**
;;;1592     * @brief  Clear Channel 7  transfer complete flag.
;;;1593     * @rmtoll IFCR         CTCIF7        LL_DMA_ClearFlag_TC7
;;;1594     * @param  DMAx DMAx Instance
;;;1595     * @retval None
;;;1596     */
;;;1597   __STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)
;;;1598   {
;;;1599     WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7);
;;;1600   }
;;;1601   
;;;1602   /**
;;;1603     * @brief  Clear Channel 1  half transfer flag.
;;;1604     * @rmtoll IFCR         CHTIF1        LL_DMA_ClearFlag_HT1
;;;1605     * @param  DMAx DMAx Instance
;;;1606     * @retval None
;;;1607     */
;;;1608   __STATIC_INLINE void LL_DMA_ClearFlag_HT1(DMA_TypeDef *DMAx)
;;;1609   {
;;;1610     WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF1);
;;;1611   }
;;;1612   
;;;1613   /**
;;;1614     * @brief  Clear Channel 2  half transfer flag.
;;;1615     * @rmtoll IFCR         CHTIF2        LL_DMA_ClearFlag_HT2
;;;1616     * @param  DMAx DMAx Instance
;;;1617     * @retval None
;;;1618     */
;;;1619   __STATIC_INLINE void LL_DMA_ClearFlag_HT2(DMA_TypeDef *DMAx)
;;;1620   {
;;;1621     WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF2);
;;;1622   }
;;;1623   
;;;1624   /**
;;;1625     * @brief  Clear Channel 3  half transfer flag.
;;;1626     * @rmtoll IFCR         CHTIF3        LL_DMA_ClearFlag_HT3
;;;1627     * @param  DMAx DMAx Instance
;;;1628     * @retval None
;;;1629     */
;;;1630   __STATIC_INLINE void LL_DMA_ClearFlag_HT3(DMA_TypeDef *DMAx)
;;;1631   {
;;;1632     WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF3);
;;;1633   }
;;;1634   
;;;1635   /**
;;;1636     * @brief  Clear Channel 4  half transfer flag.
;;;1637     * @rmtoll IFCR         CHTIF4        LL_DMA_ClearFlag_HT4
;;;1638     * @param  DMAx DMAx Instance
;;;1639     * @retval None
;;;1640     */
;;;1641   __STATIC_INLINE void LL_DMA_ClearFlag_HT4(DMA_TypeDef *DMAx)
;;;1642   {
;;;1643     WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF4);
;;;1644   }
;;;1645   
;;;1646   /**
;;;1647     * @brief  Clear Channel 5  half transfer flag.
;;;1648     * @rmtoll IFCR         CHTIF5        LL_DMA_ClearFlag_HT5
;;;1649     * @param  DMAx DMAx Instance
;;;1650     * @retval None
;;;1651     */
;;;1652   __STATIC_INLINE void LL_DMA_ClearFlag_HT5(DMA_TypeDef *DMAx)
;;;1653   {
;;;1654     WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF5);
;;;1655   }
;;;1656   
;;;1657   /**
;;;1658     * @brief  Clear Channel 6  half transfer flag.
;;;1659     * @rmtoll IFCR         CHTIF6        LL_DMA_ClearFlag_HT6
;;;1660     * @param  DMAx DMAx Instance
;;;1661     * @retval None
;;;1662     */
;;;1663   __STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)
;;;1664   {
;;;1665     WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6);
;;;1666   }
;;;1667   
;;;1668   /**
;;;1669     * @brief  Clear Channel 7  half transfer flag.
;;;1670     * @rmtoll IFCR         CHTIF7        LL_DMA_ClearFlag_HT7
;;;1671     * @param  DMAx DMAx Instance
;;;1672     * @retval None
;;;1673     */
;;;1674   __STATIC_INLINE void LL_DMA_ClearFlag_HT7(DMA_TypeDef *DMAx)
;;;1675   {
;;;1676     WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF7);
;;;1677   }
;;;1678   
;;;1679   /**
;;;1680     * @brief  Clear Channel 1 transfer error flag.
;;;1681     * @rmtoll IFCR         CTEIF1        LL_DMA_ClearFlag_TE1
;;;1682     * @param  DMAx DMAx Instance
;;;1683     * @retval None
;;;1684     */
;;;1685   __STATIC_INLINE void LL_DMA_ClearFlag_TE1(DMA_TypeDef *DMAx)
;;;1686   {
;;;1687     WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF1);
;;;1688   }
;;;1689   
;;;1690   /**
;;;1691     * @brief  Clear Channel 2 transfer error flag.
;;;1692     * @rmtoll IFCR         CTEIF2        LL_DMA_ClearFlag_TE2
;;;1693     * @param  DMAx DMAx Instance
;;;1694     * @retval None
;;;1695     */
;;;1696   __STATIC_INLINE void LL_DMA_ClearFlag_TE2(DMA_TypeDef *DMAx)
;;;1697   {
;;;1698     WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF2);
;;;1699   }
;;;1700   
;;;1701   /**
;;;1702     * @brief  Clear Channel 3 transfer error flag.
;;;1703     * @rmtoll IFCR         CTEIF3        LL_DMA_ClearFlag_TE3
;;;1704     * @param  DMAx DMAx Instance
;;;1705     * @retval None
;;;1706     */
;;;1707   __STATIC_INLINE void LL_DMA_ClearFlag_TE3(DMA_TypeDef *DMAx)
;;;1708   {
;;;1709     WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF3);
;;;1710   }
;;;1711   
;;;1712   /**
;;;1713     * @brief  Clear Channel 4 transfer error flag.
;;;1714     * @rmtoll IFCR         CTEIF4        LL_DMA_ClearFlag_TE4
;;;1715     * @param  DMAx DMAx Instance
;;;1716     * @retval None
;;;1717     */
;;;1718   __STATIC_INLINE void LL_DMA_ClearFlag_TE4(DMA_TypeDef *DMAx)
;;;1719   {
;;;1720     WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF4);
;;;1721   }
;;;1722   
;;;1723   /**
;;;1724     * @brief  Clear Channel 5 transfer error flag.
;;;1725     * @rmtoll IFCR         CTEIF5        LL_DMA_ClearFlag_TE5
;;;1726     * @param  DMAx DMAx Instance
;;;1727     * @retval None
;;;1728     */
;;;1729   __STATIC_INLINE void LL_DMA_ClearFlag_TE5(DMA_TypeDef *DMAx)
;;;1730   {
;;;1731     WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF5);
;;;1732   }
;;;1733   
;;;1734   /**
;;;1735     * @brief  Clear Channel 6 transfer error flag.
;;;1736     * @rmtoll IFCR         CTEIF6        LL_DMA_ClearFlag_TE6
;;;1737     * @param  DMAx DMAx Instance
;;;1738     * @retval None
;;;1739     */
;;;1740   __STATIC_INLINE void LL_DMA_ClearFlag_TE6(DMA_TypeDef *DMAx)
;;;1741   {
;;;1742     WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF6);
;;;1743   }
;;;1744   
;;;1745   /**
;;;1746     * @brief  Clear Channel 7 transfer error flag.
;;;1747     * @rmtoll IFCR         CTEIF7        LL_DMA_ClearFlag_TE7
;;;1748     * @param  DMAx DMAx Instance
;;;1749     * @retval None
;;;1750     */
;;;1751   __STATIC_INLINE void LL_DMA_ClearFlag_TE7(DMA_TypeDef *DMAx)
;;;1752   {
;;;1753     WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF7);
;;;1754   }
;;;1755   
;;;1756   /**
;;;1757     * @}
;;;1758     */
;;;1759   
;;;1760   /** @defgroup DMA_LL_EF_IT_Management IT_Management
;;;1761     * @{
;;;1762     */
;;;1763   
;;;1764   /**
;;;1765     * @brief  Enable Transfer complete interrupt.
;;;1766     * @rmtoll CCR          TCIE          LL_DMA_EnableIT_TC
;;;1767     * @param  DMAx DMAx Instance
;;;1768     * @param  Channel This parameter can be one of the following values:
;;;1769     *         @arg @ref LL_DMA_CHANNEL_1
;;;1770     *         @arg @ref LL_DMA_CHANNEL_2
;;;1771     *         @arg @ref LL_DMA_CHANNEL_3
;;;1772     *         @arg @ref LL_DMA_CHANNEL_4
;;;1773     *         @arg @ref LL_DMA_CHANNEL_5
;;;1774     *         @arg @ref LL_DMA_CHANNEL_6
;;;1775     *         @arg @ref LL_DMA_CHANNEL_7
;;;1776     * @retval None
;;;1777     */
;;;1778   __STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
;;;1779   {
        0x080004d8:    b510        ..      PUSH     {r4,lr}
;;;1780     SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
        0x080004da:    1e4a        J.      SUBS     r2,r1,#1
        0x080004dc:    4b04        .K      LDR      r3,[pc,#16] ; [0x80004f0] = 0x8003ac8
        0x080004de:    5c9a        .\      LDRB     r2,[r3,r2]
        0x080004e0:    5882        .X      LDR      r2,[r0,r2]
        0x080004e2:    f0420302    B...    ORR      r3,r2,#2
        0x080004e6:    1e4a        J.      SUBS     r2,r1,#1
        0x080004e8:    4c01        .L      LDR      r4,[pc,#4] ; [0x80004f0] = 0x8003ac8
        0x080004ea:    5ca2        .\      LDRB     r2,[r4,r2]
        0x080004ec:    5083        .P      STR      r3,[r0,r2]
;;;1781   }
        0x080004ee:    bd10        ..      POP      {r4,pc}
    $d
        0x080004f0:    08003ac8    .:..    DCD    134232776
    $t
    i.LL_DMA_EnableIT_TE
    LL_DMA_EnableIT_TE
;;;1782   
;;;1783   /**
;;;1784     * @brief  Enable Half transfer interrupt.
;;;1785     * @rmtoll CCR          HTIE          LL_DMA_EnableIT_HT
;;;1786     * @param  DMAx DMAx Instance
;;;1787     * @param  Channel This parameter can be one of the following values:
;;;1788     *         @arg @ref LL_DMA_CHANNEL_1
;;;1789     *         @arg @ref LL_DMA_CHANNEL_2
;;;1790     *         @arg @ref LL_DMA_CHANNEL_3
;;;1791     *         @arg @ref LL_DMA_CHANNEL_4
;;;1792     *         @arg @ref LL_DMA_CHANNEL_5
;;;1793     *         @arg @ref LL_DMA_CHANNEL_6
;;;1794     *         @arg @ref LL_DMA_CHANNEL_7
;;;1795     * @retval None
;;;1796     */
;;;1797   __STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
;;;1798   {
;;;1799     SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_HTIE);
;;;1800   }
;;;1801   
;;;1802   /**
;;;1803     * @brief  Enable Transfer error interrupt.
;;;1804     * @rmtoll CCR          TEIE          LL_DMA_EnableIT_TE
;;;1805     * @param  DMAx DMAx Instance
;;;1806     * @param  Channel This parameter can be one of the following values:
;;;1807     *         @arg @ref LL_DMA_CHANNEL_1
;;;1808     *         @arg @ref LL_DMA_CHANNEL_2
;;;1809     *         @arg @ref LL_DMA_CHANNEL_3
;;;1810     *         @arg @ref LL_DMA_CHANNEL_4
;;;1811     *         @arg @ref LL_DMA_CHANNEL_5
;;;1812     *         @arg @ref LL_DMA_CHANNEL_6
;;;1813     *         @arg @ref LL_DMA_CHANNEL_7
;;;1814     * @retval None
;;;1815     */
;;;1816   __STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
;;;1817   {
        0x080004f4:    b510        ..      PUSH     {r4,lr}
;;;1818     SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TEIE);
        0x080004f6:    1e4a        J.      SUBS     r2,r1,#1
        0x080004f8:    4b04        .K      LDR      r3,[pc,#16] ; [0x800050c] = 0x8003ac8
        0x080004fa:    5c9a        .\      LDRB     r2,[r3,r2]
        0x080004fc:    5882        .X      LDR      r2,[r0,r2]
        0x080004fe:    f0420308    B...    ORR      r3,r2,#8
        0x08000502:    1e4a        J.      SUBS     r2,r1,#1
        0x08000504:    4c01        .L      LDR      r4,[pc,#4] ; [0x800050c] = 0x8003ac8
        0x08000506:    5ca2        .\      LDRB     r2,[r4,r2]
        0x08000508:    5083        .P      STR      r3,[r0,r2]
;;;1819   }
        0x0800050a:    bd10        ..      POP      {r4,pc}
    $d
        0x0800050c:    08003ac8    .:..    DCD    134232776
    $t
    i.LL_DMA_SetDataLength
    LL_DMA_SetDataLength
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_dma.h (897)
        0x08000510:    b530        0.      PUSH     {r4,r5,lr}
;;;898      MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
        0x08000512:    1e4b        K.      SUBS     r3,r1,#1
        0x08000514:    4c06        .L      LDR      r4,[pc,#24] ; [0x8000530] = 0x8003ac8
        0x08000516:    5ce3        .\      LDRB     r3,[r4,r3]
        0x08000518:    4403        .D      ADD      r3,r3,r0
        0x0800051a:    685b        [h      LDR      r3,[r3,#4]
        0x0800051c:    f36f030f    o...    BFC      r3,#0,#16
        0x08000520:    4313        .C      ORRS     r3,r3,r2
        0x08000522:    1e4c        L.      SUBS     r4,r1,#1
        0x08000524:    4d02        .M      LDR      r5,[pc,#8] ; [0x8000530] = 0x8003ac8
        0x08000526:    5d2c        ,]      LDRB     r4,[r5,r4]
        0x08000528:    4404        .D      ADD      r4,r4,r0
        0x0800052a:    6063        c`      STR      r3,[r4,#4]
;;;899                 DMA_CNDTR_NDT, NbData);
;;;900    }
        0x0800052c:    bd30        0.      POP      {r4,r5,pc}
    $d
        0x0800052e:    0000        ..      DCW    0
        0x08000530:    08003ac8    .:..    DCD    134232776
    $t
    i.LL_GPIO_Init
    LL_GPIO_Init
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_gpio.c
;;;172    {
        0x08000534:    e92d41f0    -..A    PUSH     {r4-r8,lr}
        0x08000538:    4602        .F      MOV      r2,r0
        0x0800053a:    460b        .F      MOV      r3,r1
;;;173      uint32_t pinmask;
;;;174      uint32_t pinpos;
;;;175      uint32_t currentpin;
;;;176    
;;;177      /* Check the parameters */
;;;178      assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
;;;179      assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));
;;;180    
;;;181      /* ------------------------- Configure the port pins ---------------- */
;;;182      /* Initialize  pinpos on first pin set */
;;;183    
;;;184      pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
        0x0800053c:    6818        .h      LDR      r0,[r3,#0]
        0x0800053e:    f3c0250f    ...%    UBFX     r5,r0,#8,#16
;;;185      pinpos = POSITION_VAL(pinmask);
        0x08000542:    fa95f0a5    ....    RBIT     r0,r5
        0x08000546:    fab0f480    ....    CLZ      r4,r0
;;;186    
;;;187      /* Configure the port pins */
;;;188      while ((pinmask  >> pinpos) != 0U)
        0x0800054a:    e07c        |.      B        0x8000646 ; LL_GPIO_Init + 274
;;;189      {
;;;190        /* skip if bit is not set */
;;;191        if ((pinmask & (1U << pinpos)) != 0U)
        0x0800054c:    2001        .       MOVS     r0,#1
        0x0800054e:    40a0        .@      LSLS     r0,r0,r4
        0x08000550:    4028        (@      ANDS     r0,r0,r5
        0x08000552:    2800        .(      CMP      r0,#0
        0x08000554:    d076        v.      BEQ      0x8000644 ; LL_GPIO_Init + 272
;;;192        {
;;;193          /* Get current io position */
;;;194          if (pinpos < GPIO_PIN_MASK_POS)
        0x08000556:    2c08        .,      CMP      r4,#8
        0x08000558:    d204        ..      BCS      0x8000564 ; LL_GPIO_Init + 48
;;;195          {
;;;196            currentpin = (0x00000101U << pinpos);
        0x0800055a:    f2401001    @...    MOV      r0,#0x101
        0x0800055e:    fa00f104    ....    LSL      r1,r0,r4
        0x08000562:    e006        ..      B        0x8000572 ; LL_GPIO_Init + 62
;;;197          }
;;;198          else
;;;199          {
;;;200            currentpin = ((0x00010001U << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000U);
        0x08000564:    f1a40008    ....    SUB      r0,r4,#8
        0x08000568:    f04f1601    O...    MOV      r6,#0x10001
        0x0800056c:    4086        .@      LSLS     r6,r6,r0
        0x0800056e:    f0466180    F..a    ORR      r1,r6,#0x4000000
;;;201          }
;;;202    
;;;203          /* Check Pin Mode and Pin Pull parameters */
;;;204          assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
;;;205          assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));
;;;206    
;;;207          /* Pin Mode configuration */
;;;208          LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
        0x08000572:    6858        Xh      LDR      r0,[r3,#4]
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h
;;;360      register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
        0x08000574:    eb026611    ...f    ADD      r6,r2,r1,LSR #24
;;;361      MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
        0x08000578:    fa91fca1    ....    RBIT     r12,r1
        0x0800057c:    fabcfc8c    ....    CLZ      r12,r12
        0x08000580:    ea4f088c    O...    LSL      r8,r12,#2
        0x08000584:    f04f0c0f    O...    MOV      r12,#0xf
        0x08000588:    fa0cfc08    ....    LSL      r12,r12,r8
        0x0800058c:    6837        7h      LDR      r7,[r6,#0]
        0x0800058e:    ea27070c    '...    BIC      r7,r7,r12
        0x08000592:    fa91fca1    ....    RBIT     r12,r1
        0x08000596:    fabcfc8c    ....    CLZ      r12,r12
        0x0800059a:    ea4f0c8c    O...    LSL      r12,r12,#2
        0x0800059e:    fa00fc0c    ....    LSL      r12,r0,r12
        0x080005a2:    ea47070c    G...    ORR      r7,r7,r12
        0x080005a6:    6037        7`      STR      r7,[r6,#0]
;;;362    }
        0x080005a8:    bf00        ..      NOP      
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_gpio.c
;;;211          LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
        0x080005aa:    6918        .i      LDR      r0,[r3,#0x10]
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h
;;;583      MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
        0x080005ac:    68d6        .h      LDR      r6,[r2,#0xc]
        0x080005ae:    ea262611    &..&    BIC      r6,r6,r1,LSR #8
        0x080005b2:    0a0f        ..      LSRS     r7,r1,#8
        0x080005b4:    fa97f7a7    ....    RBIT     r7,r7
        0x080005b8:    fab7f787    ....    CLZ      r7,r7
        0x080005bc:    fa00f707    ....    LSL      r7,r0,r7
        0x080005c0:    433e        >C      ORRS     r6,r6,r7
        0x080005c2:    60d6        .`      STR      r6,[r2,#0xc]
;;;584    }
        0x080005c4:    bf00        ..      NOP      
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_gpio.c
;;;213          if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
        0x080005c6:    6858        Xh      LDR      r0,[r3,#4]
        0x080005c8:    2801        .(      CMP      r0,#1
        0x080005ca:    d002        ..      BEQ      0x80005d2 ; LL_GPIO_Init + 158
        0x080005cc:    6858        Xh      LDR      r0,[r3,#4]
        0x080005ce:    2809        .(      CMP      r0,#9
        0x080005d0:    d138        8.      BNE      0x8000644 ; LL_GPIO_Init + 272
;;;214          {
;;;215            /* Check speed and Output mode parameters */
;;;216            assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
;;;217            assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
;;;218    
;;;219            /* Speed mode configuration */
;;;220            LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
        0x080005d2:    6898        .h      LDR      r0,[r3,#8]
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h
;;;438      register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
        0x080005d4:    eb026611    ...f    ADD      r6,r2,r1,LSR #24
;;;439      MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
        0x080005d8:    fa91fca1    ....    RBIT     r12,r1
        0x080005dc:    fabcfc8c    ....    CLZ      r12,r12
        0x080005e0:    ea4f088c    O...    LSL      r8,r12,#2
        0x080005e4:    f04f0c03    O...    MOV      r12,#3
        0x080005e8:    fa0cfc08    ....    LSL      r12,r12,r8
        0x080005ec:    6837        7h      LDR      r7,[r6,#0]
        0x080005ee:    ea27070c    '...    BIC      r7,r7,r12
        0x080005f2:    fa91fca1    ....    RBIT     r12,r1
        0x080005f6:    fabcfc8c    ....    CLZ      r12,r12
        0x080005fa:    ea4f0c8c    O...    LSL      r12,r12,#2
        0x080005fe:    fa00fc0c    ....    LSL      r12,r0,r12
        0x08000602:    ea47070c    G...    ORR      r7,r7,r12
        0x08000606:    6037        7`      STR      r7,[r6,#0]
;;;440                 (Speed << (POSITION_VAL(Pin) * 4U)));
;;;441    }
        0x08000608:    bf00        ..      NOP      
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_gpio.c
;;;223            LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
        0x0800060a:    68d8        .h      LDR      r0,[r3,#0xc]
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h
;;;512      register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
        0x0800060c:    eb026611    ...f    ADD      r6,r2,r1,LSR #24
;;;513      MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
        0x08000610:    fa91fca1    ....    RBIT     r12,r1
        0x08000614:    fabcfc8c    ....    CLZ      r12,r12
        0x08000618:    ea4f088c    O...    LSL      r8,r12,#2
        0x0800061c:    f04f0c04    O...    MOV      r12,#4
        0x08000620:    fa0cfc08    ....    LSL      r12,r12,r8
        0x08000624:    6837        7h      LDR      r7,[r6,#0]
        0x08000626:    ea27070c    '...    BIC      r7,r7,r12
        0x0800062a:    fa91fca1    ....    RBIT     r12,r1
        0x0800062e:    fabcfc8c    ....    CLZ      r12,r12
        0x08000632:    ea4f0c8c    O...    LSL      r12,r12,#2
        0x08000636:    fa00fc0c    ....    LSL      r12,r0,r12
        0x0800063a:    ea47070c    G...    ORR      r7,r7,r12
        0x0800063e:    6037        7`      STR      r7,[r6,#0]
;;;514                 (OutputType << (POSITION_VAL(Pin) * 4U)));
;;;515    }
        0x08000640:    bf00        ..      NOP      
        0x08000642:    bf00        ..      NOP      
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_gpio.c
;;;226        pinpos++;
        0x08000644:    1c64        d.      ADDS     r4,r4,#1
        0x08000646:    fa25f004    %...    LSR      r0,r5,r4
        0x0800064a:    2800        .(      CMP      r0,#0
        0x0800064c:    f47faf7e    ..~.    BNE      0x800054c ; LL_GPIO_Init + 24
;;;227      }
;;;228      return (SUCCESS);
        0x08000650:    2001        .       MOVS     r0,#1
;;;229    }
        0x08000652:    e8bd81f0    ....    POP      {r4-r8,pc}
    i.LL_GPIO_IsInputPinSet
    LL_GPIO_IsInputPinSet
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h
;;;740    {
        0x08000656:    4602        .F      MOV      r2,r0
;;;741      return (READ_BIT(GPIOx->IDR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU) == ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU));
        0x08000658:    6890        .h      LDR      r0,[r2,#8]
        0x0800065a:    f3c1230f    ...#    UBFX     r3,r1,#8,#16
        0x0800065e:    4018        .@      ANDS     r0,r0,r3
        0x08000660:    f3c1230f    ...#    UBFX     r3,r1,#8,#16
        0x08000664:    4298        .B      CMP      r0,r3
        0x08000666:    d101        ..      BNE      0x800066c ; LL_GPIO_IsInputPinSet + 22
        0x08000668:    2001        .       MOVS     r0,#1
        0x0800066a:    4770        pG      BX       lr
        0x0800066c:    2000        .       MOVS     r0,#0
        0x0800066e:    e7fc        ..      B        0x800066a ; LL_GPIO_IsInputPinSet + 20
    i.LL_GPIO_ResetOutputPin
    LL_GPIO_ResetOutputPin
;;;742    }
;;;743    
;;;744    /**
;;;745      * @brief  Write output data register for the port.
;;;746      * @rmtoll ODR          ODy           LL_GPIO_WriteOutputPort
;;;747      * @param  GPIOx GPIO Port
;;;748      * @param  PortValue Level value for each pin of the port
;;;749      * @retval None
;;;750      */
;;;751    __STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue)
;;;752    {
;;;753      WRITE_REG(GPIOx->ODR, PortValue);
;;;754    }
;;;755    
;;;756    /**
;;;757      * @brief  Return full output data register value for a dedicated port.
;;;758      * @rmtoll ODR          ODy           LL_GPIO_ReadOutputPort
;;;759      * @param  GPIOx GPIO Port
;;;760      * @retval Output data register value of port
;;;761      */
;;;762    __STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
;;;763    {
;;;764      return (uint32_t)(READ_REG(GPIOx->ODR));
;;;765    }
;;;766    
;;;767    /**
;;;768      * @brief  Return if input data level for several pins of dedicated port is high or low.
;;;769      * @rmtoll ODR          ODy           LL_GPIO_IsOutputPinSet
;;;770      * @param  GPIOx GPIO Port
;;;771      * @param  PinMask This parameter can be a combination of the following values:
;;;772      *         @arg @ref LL_GPIO_PIN_0
;;;773      *         @arg @ref LL_GPIO_PIN_1
;;;774      *         @arg @ref LL_GPIO_PIN_2
;;;775      *         @arg @ref LL_GPIO_PIN_3
;;;776      *         @arg @ref LL_GPIO_PIN_4
;;;777      *         @arg @ref LL_GPIO_PIN_5
;;;778      *         @arg @ref LL_GPIO_PIN_6
;;;779      *         @arg @ref LL_GPIO_PIN_7
;;;780      *         @arg @ref LL_GPIO_PIN_8
;;;781      *         @arg @ref LL_GPIO_PIN_9
;;;782      *         @arg @ref LL_GPIO_PIN_10
;;;783      *         @arg @ref LL_GPIO_PIN_11
;;;784      *         @arg @ref LL_GPIO_PIN_12
;;;785      *         @arg @ref LL_GPIO_PIN_13
;;;786      *         @arg @ref LL_GPIO_PIN_14
;;;787      *         @arg @ref LL_GPIO_PIN_15
;;;788      *         @arg @ref LL_GPIO_PIN_ALL
;;;789      * @retval State of bit (1 or 0).
;;;790      */
;;;791    __STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
;;;792    {
;;;793      return (READ_BIT(GPIOx->ODR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU) == ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU));
;;;794    }
;;;795    
;;;796    /**
;;;797      * @brief  Set several pins to high level on dedicated gpio port.
;;;798      * @rmtoll BSRR         BSy           LL_GPIO_SetOutputPin
;;;799      * @param  GPIOx GPIO Port
;;;800      * @param  PinMask This parameter can be a combination of the following values:
;;;801      *         @arg @ref LL_GPIO_PIN_0
;;;802      *         @arg @ref LL_GPIO_PIN_1
;;;803      *         @arg @ref LL_GPIO_PIN_2
;;;804      *         @arg @ref LL_GPIO_PIN_3
;;;805      *         @arg @ref LL_GPIO_PIN_4
;;;806      *         @arg @ref LL_GPIO_PIN_5
;;;807      *         @arg @ref LL_GPIO_PIN_6
;;;808      *         @arg @ref LL_GPIO_PIN_7
;;;809      *         @arg @ref LL_GPIO_PIN_8
;;;810      *         @arg @ref LL_GPIO_PIN_9
;;;811      *         @arg @ref LL_GPIO_PIN_10
;;;812      *         @arg @ref LL_GPIO_PIN_11
;;;813      *         @arg @ref LL_GPIO_PIN_12
;;;814      *         @arg @ref LL_GPIO_PIN_13
;;;815      *         @arg @ref LL_GPIO_PIN_14
;;;816      *         @arg @ref LL_GPIO_PIN_15
;;;817      *         @arg @ref LL_GPIO_PIN_ALL
;;;818      * @retval None
;;;819      */
;;;820    __STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
;;;821    {
;;;822      WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
;;;823    }
;;;824    
;;;825    /**
;;;826      * @brief  Set several pins to low level on dedicated gpio port.
;;;827      * @rmtoll BRR          BRy           LL_GPIO_ResetOutputPin
;;;828      * @param  GPIOx GPIO Port
;;;829      * @param  PinMask This parameter can be a combination of the following values:
;;;830      *         @arg @ref LL_GPIO_PIN_0
;;;831      *         @arg @ref LL_GPIO_PIN_1
;;;832      *         @arg @ref LL_GPIO_PIN_2
;;;833      *         @arg @ref LL_GPIO_PIN_3
;;;834      *         @arg @ref LL_GPIO_PIN_4
;;;835      *         @arg @ref LL_GPIO_PIN_5
;;;836      *         @arg @ref LL_GPIO_PIN_6
;;;837      *         @arg @ref LL_GPIO_PIN_7
;;;838      *         @arg @ref LL_GPIO_PIN_8
;;;839      *         @arg @ref LL_GPIO_PIN_9
;;;840      *         @arg @ref LL_GPIO_PIN_10
;;;841      *         @arg @ref LL_GPIO_PIN_11
;;;842      *         @arg @ref LL_GPIO_PIN_12
;;;843      *         @arg @ref LL_GPIO_PIN_13
;;;844      *         @arg @ref LL_GPIO_PIN_14
;;;845      *         @arg @ref LL_GPIO_PIN_15
;;;846      *         @arg @ref LL_GPIO_PIN_ALL
;;;847      * @retval None
;;;848      */
;;;849    __STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
;;;850    {
;;;851      WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
        0x08000670:    f3c1220f    ..."    UBFX     r2,r1,#8,#16
        0x08000674:    6142        Ba      STR      r2,[r0,#0x14]
;;;852    }
        0x08000676:    4770        pG      BX       lr
    i.LL_I2C_AcknowledgeNextData
    LL_I2C_AcknowledgeNextData
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_i2c.h
;;;1572     MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
        0x08000678:    6802        .h      LDR      r2,[r0,#0]
        0x0800067a:    f4226280    "..b    BIC      r2,r2,#0x400
        0x0800067e:    430a        .C      ORRS     r2,r2,r1
        0x08000680:    6002        .`      STR      r2,[r0,#0]
        0x08000682:    4770        pG      BX       lr
    i.LL_I2C_ConfigSpeed
    LL_I2C_ConfigSpeed
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_i2c.h (747)
        0x08000684:    b5f0        ..      PUSH     {r4-r7,lr}
;;;748      register uint32_t freqrange = 0x0U;
        0x08000686:    2400        .$      MOVS     r4,#0
;;;749      register uint32_t clockconfig = 0x0U;
        0x08000688:    2500        .%      MOVS     r5,#0
;;;750    
;;;751      /* Compute frequency range */
;;;752      freqrange = __LL_I2C_FREQ_HZ_TO_MHZ(PeriphClock);
        0x0800068a:    4e2b        +N      LDR      r6,[pc,#172] ; [0x8000738] = 0xf4240
        0x0800068c:    fbb1f4f6    ....    UDIV     r4,r1,r6
;;;753    
;;;754      /* Configure I2Cx: Frequency range register */
;;;755      MODIFY_REG(I2Cx->CR2, I2C_CR2_FREQ, freqrange);
        0x08000690:    6846        Fh      LDR      r6,[r0,#4]
        0x08000692:    f026063f    &.?.    BIC      r6,r6,#0x3f
        0x08000696:    4326        &C      ORRS     r6,r6,r4
        0x08000698:    6046        F`      STR      r6,[r0,#4]
;;;756    
;;;757      /* Configure I2Cx: Rise Time register */
;;;758      MODIFY_REG(I2Cx->TRISE, I2C_TRISE_TRISE, __LL_I2C_RISE_TIME(freqrange, ClockSpeed));
        0x0800069a:    4e28        (N      LDR      r6,[pc,#160] ; [0x800073c] = 0x186a0
        0x0800069c:    42b2        .B      CMP      r2,r6
        0x0800069e:    d801        ..      BHI      0x80006a4 ; LL_I2C_ConfigSpeed + 32
        0x080006a0:    1c66        f.      ADDS     r6,r4,#1
        0x080006a2:    e007        ..      B        0x80006b4 ; LL_I2C_ConfigSpeed + 48
        0x080006a4:    f44f7696    O..v    MOV      r6,#0x12c
        0x080006a8:    4366        fC      MULS     r6,r4,r6
        0x080006aa:    f44f777a    O.zw    MOV      r7,#0x3e8
        0x080006ae:    fbb6f6f7    ....    UDIV     r6,r6,r7
        0x080006b2:    1c76        v.      ADDS     r6,r6,#1
        0x080006b4:    6a07        .j      LDR      r7,[r0,#0x20]
        0x080006b6:    f027073f    '.?.    BIC      r7,r7,#0x3f
        0x080006ba:    433e        >C      ORRS     r6,r6,r7
        0x080006bc:    6206        .b      STR      r6,[r0,#0x20]
;;;759    
;;;760      /* Configure Speed mode, Duty Cycle and Clock control register value */
;;;761      if (ClockSpeed > LL_I2C_MAX_SPEED_STANDARD)
        0x080006be:    4e1f        .N      LDR      r6,[pc,#124] ; [0x800073c] = 0x186a0
        0x080006c0:    42b2        .B      CMP      r2,r6
        0x080006c2:    d924        $.      BLS      0x800070e ; LL_I2C_ConfigSpeed + 138
;;;762      {
;;;763        /* Set Speed mode at fast and duty cycle for Clock Speed request in fast clock range */
;;;764        clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
        0x080006c4:    b96b        k.      CBNZ     r3,0x80006e2 ; LL_I2C_ConfigSpeed + 94
;;;765                      __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
        0x080006c6:    eb020642    ..B.    ADD      r6,r2,r2,LSL #1
        0x080006ca:    fbb1f6f6    ....    UDIV     r6,r1,r6
        0x080006ce:    f3c6060b    ....    UBFX     r6,r6,#0,#12
        0x080006d2:    b90e        ..      CBNZ     r6,0x80006d8 ; LL_I2C_ConfigSpeed + 84
        0x080006d4:    2601        .&      MOVS     r6,#1
        0x080006d6:    e015        ..      B        0x8000704 ; LL_I2C_ConfigSpeed + 128
        0x080006d8:    eb020642    ..B.    ADD      r6,r2,r2,LSL #1
        0x080006dc:    fbb1f6f6    ....    UDIV     r6,r1,r6
        0x080006e0:    e010        ..      B        0x8000704 ; LL_I2C_ConfigSpeed + 128
        0x080006e2:    eb0206c2    ....    ADD      r6,r2,r2,LSL #3
        0x080006e6:    eb061602    ....    ADD      r6,r6,r2,LSL #4
        0x080006ea:    fbb1f6f6    ....    UDIV     r6,r1,r6
        0x080006ee:    f3c6060b    ....    UBFX     r6,r6,#0,#12
        0x080006f2:    b90e        ..      CBNZ     r6,0x80006f8 ; LL_I2C_ConfigSpeed + 116
        0x080006f4:    2601        .&      MOVS     r6,#1
        0x080006f6:    e005        ..      B        0x8000704 ; LL_I2C_ConfigSpeed + 128
        0x080006f8:    eb0206c2    ....    ADD      r6,r2,r2,LSL #3
        0x080006fc:    eb061602    ....    ADD      r6,r6,r2,LSL #4
        0x08000700:    fbb1f6f6    ....    UDIV     r6,r1,r6
        0x08000704:    f4464600    F..F    ORR      r6,r6,#0x8000
        0x08000708:    ea460503    F...    ORR      r5,r6,r3
        0x0800070c:    e00c        ..      B        0x8000728 ; LL_I2C_ConfigSpeed + 164
;;;766                      DutyCycle;
;;;767      }
;;;768      else
;;;769      {
;;;770        /* Set Speed mode at standard for Clock Speed request in standard clock range */
;;;771        clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
        0x0800070e:    0056        V.      LSLS     r6,r2,#1
        0x08000710:    fbb1f6f6    ....    UDIV     r6,r1,r6
        0x08000714:    f3c6060b    ....    UBFX     r6,r6,#0,#12
        0x08000718:    2e04        ..      CMP      r6,#4
        0x0800071a:    d201        ..      BCS      0x8000720 ; LL_I2C_ConfigSpeed + 156
;;;772                      __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
        0x0800071c:    2604        .&      MOVS     r6,#4
        0x0800071e:    e002        ..      B        0x8000726 ; LL_I2C_ConfigSpeed + 162
        0x08000720:    0056        V.      LSLS     r6,r2,#1
        0x08000722:    fbb1f6f6    ....    UDIV     r6,r1,r6
        0x08000726:    4635        5F      MOV      r5,r6
;;;773      }
;;;774    
;;;775      /* Configure I2Cx: Clock control register */
;;;776      MODIFY_REG(I2Cx->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), clockconfig);
        0x08000728:    69c6        .i      LDR      r6,[r0,#0x1c]
        0x0800072a:    f64c77ff    L..w    MOV      r7,#0xcfff
        0x0800072e:    43be        .C      BICS     r6,r6,r7
        0x08000730:    432e        .C      ORRS     r6,r6,r5
        0x08000732:    61c6        .a      STR      r6,[r0,#0x1c]
;;;777    }
        0x08000734:    bdf0        ..      POP      {r4-r7,pc}
    $d
        0x08000736:    0000        ..      DCW    0
        0x08000738:    000f4240    @B..    DCD    1000000
        0x0800073c:    000186a0    ....    DCD    100000
    $t
    i.LL_I2C_GenerateStartCondition
    LL_I2C_GenerateStartCondition
;;;778    
;;;779    /**
;;;780      * @brief  Configure peripheral mode.
;;;781      * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
;;;782      *         SMBus feature is supported by the I2Cx Instance.
;;;783      * @rmtoll CR1          SMBUS         LL_I2C_SetMode\n
;;;784      *         CR1          SMBTYPE       LL_I2C_SetMode\n
;;;785      *         CR1          ENARP         LL_I2C_SetMode
;;;786      * @param  I2Cx I2C Instance.
;;;787      * @param  PeripheralMode This parameter can be one of the following values:
;;;788      *         @arg @ref LL_I2C_MODE_I2C
;;;789      *         @arg @ref LL_I2C_MODE_SMBUS_HOST
;;;790      *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
;;;791      *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
;;;792      * @retval None
;;;793      */
;;;794    __STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
;;;795    {
;;;796      MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_ENARP, PeripheralMode);
;;;797    }
;;;798    
;;;799    /**
;;;800      * @brief  Get peripheral mode.
;;;801      * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
;;;802      *         SMBus feature is supported by the I2Cx Instance.
;;;803      * @rmtoll CR1          SMBUS         LL_I2C_GetMode\n
;;;804      *         CR1          SMBTYPE       LL_I2C_GetMode\n
;;;805      *         CR1          ENARP         LL_I2C_GetMode
;;;806      * @param  I2Cx I2C Instance.
;;;807      * @retval Returned value can be one of the following values:
;;;808      *         @arg @ref LL_I2C_MODE_I2C
;;;809      *         @arg @ref LL_I2C_MODE_SMBUS_HOST
;;;810      *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
;;;811      *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
;;;812      */
;;;813    __STATIC_INLINE uint32_t LL_I2C_GetMode(I2C_TypeDef *I2Cx)
;;;814    {
;;;815      return (uint32_t)(READ_BIT(I2Cx->CR1, I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_ENARP));
;;;816    }
;;;817    
;;;818    /**
;;;819      * @brief  Enable SMBus alert (Host or Device mode)
;;;820      * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
;;;821      *         SMBus feature is supported by the I2Cx Instance.
;;;822      * @note   SMBus Device mode:
;;;823      *         - SMBus Alert pin is drived low and
;;;824      *           Alert Response Address Header acknowledge is enabled.
;;;825      *         SMBus Host mode:
;;;826      *         - SMBus Alert pin management is supported.
;;;827      * @rmtoll CR1          ALERT         LL_I2C_EnableSMBusAlert
;;;828      * @param  I2Cx I2C Instance.
;;;829      * @retval None
;;;830      */
;;;831    __STATIC_INLINE void LL_I2C_EnableSMBusAlert(I2C_TypeDef *I2Cx)
;;;832    {
;;;833      SET_BIT(I2Cx->CR1, I2C_CR1_ALERT);
;;;834    }
;;;835    
;;;836    /**
;;;837      * @brief  Disable SMBus alert (Host or Device mode)
;;;838      * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
;;;839      *         SMBus feature is supported by the I2Cx Instance.
;;;840      * @note   SMBus Device mode:
;;;841      *         - SMBus Alert pin is not drived (can be used as a standard GPIO) and
;;;842      *           Alert Response Address Header acknowledge is disabled.
;;;843      *         SMBus Host mode:
;;;844      *         - SMBus Alert pin management is not supported.
;;;845      * @rmtoll CR1          ALERT         LL_I2C_DisableSMBusAlert
;;;846      * @param  I2Cx I2C Instance.
;;;847      * @retval None
;;;848      */
;;;849    __STATIC_INLINE void LL_I2C_DisableSMBusAlert(I2C_TypeDef *I2Cx)
;;;850    {
;;;851      CLEAR_BIT(I2Cx->CR1, I2C_CR1_ALERT);
;;;852    }
;;;853    
;;;854    /**
;;;855      * @brief  Check if SMBus alert (Host or Device mode) is enabled or disabled.
;;;856      * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
;;;857      *         SMBus feature is supported by the I2Cx Instance.
;;;858      * @rmtoll CR1          ALERT         LL_I2C_IsEnabledSMBusAlert
;;;859      * @param  I2Cx I2C Instance.
;;;860      * @retval State of bit (1 or 0).
;;;861      */
;;;862    __STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusAlert(I2C_TypeDef *I2Cx)
;;;863    {
;;;864      return (READ_BIT(I2Cx->CR1, I2C_CR1_ALERT) == (I2C_CR1_ALERT));
;;;865    }
;;;866    
;;;867    /**
;;;868      * @brief  Enable SMBus Packet Error Calculation (PEC).
;;;869      * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
;;;870      *         SMBus feature is supported by the I2Cx Instance.
;;;871      * @rmtoll CR1          ENPEC         LL_I2C_EnableSMBusPEC
;;;872      * @param  I2Cx I2C Instance.
;;;873      * @retval None
;;;874      */
;;;875    __STATIC_INLINE void LL_I2C_EnableSMBusPEC(I2C_TypeDef *I2Cx)
;;;876    {
;;;877      SET_BIT(I2Cx->CR1, I2C_CR1_ENPEC);
;;;878    }
;;;879    
;;;880    /**
;;;881      * @brief  Disable SMBus Packet Error Calculation (PEC).
;;;882      * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
;;;883      *         SMBus feature is supported by the I2Cx Instance.
;;;884      * @rmtoll CR1          ENPEC         LL_I2C_DisableSMBusPEC
;;;885      * @param  I2Cx I2C Instance.
;;;886      * @retval None
;;;887      */
;;;888    __STATIC_INLINE void LL_I2C_DisableSMBusPEC(I2C_TypeDef *I2Cx)
;;;889    {
;;;890      CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENPEC);
;;;891    }
;;;892    
;;;893    /**
;;;894      * @brief  Check if SMBus Packet Error Calculation (PEC) is enabled or disabled.
;;;895      * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
;;;896      *         SMBus feature is supported by the I2Cx Instance.
;;;897      * @rmtoll CR1          ENPEC         LL_I2C_IsEnabledSMBusPEC
;;;898      * @param  I2Cx I2C Instance.
;;;899      * @retval State of bit (1 or 0).
;;;900      */
;;;901    __STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusPEC(I2C_TypeDef *I2Cx)
;;;902    {
;;;903      return (READ_BIT(I2Cx->CR1, I2C_CR1_ENPEC) == (I2C_CR1_ENPEC));
;;;904    }
;;;905    
;;;906    /**
;;;907      * @}
;;;908      */
;;;909    
;;;910    /** @defgroup I2C_LL_EF_IT_Management IT_Management
;;;911      * @{
;;;912      */
;;;913    
;;;914    /**
;;;915      * @brief  Enable TXE interrupt.
;;;916      * @rmtoll CR2          ITEVTEN       LL_I2C_EnableIT_TX\n
;;;917      *         CR2          ITBUFEN       LL_I2C_EnableIT_TX
;;;918      * @param  I2Cx I2C Instance.
;;;919      * @retval None
;;;920      */
;;;921    __STATIC_INLINE void LL_I2C_EnableIT_TX(I2C_TypeDef *I2Cx)
;;;922    {
;;;923      SET_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN | I2C_CR2_ITBUFEN);
;;;924    }
;;;925    
;;;926    /**
;;;927      * @brief  Disable TXE interrupt.
;;;928      * @rmtoll CR2          ITEVTEN       LL_I2C_DisableIT_TX\n
;;;929      *         CR2          ITBUFEN       LL_I2C_DisableIT_TX
;;;930      * @param  I2Cx I2C Instance.
;;;931      * @retval None
;;;932      */
;;;933    __STATIC_INLINE void LL_I2C_DisableIT_TX(I2C_TypeDef *I2Cx)
;;;934    {
;;;935      CLEAR_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN | I2C_CR2_ITBUFEN);
;;;936    }
;;;937    
;;;938    /**
;;;939      * @brief  Check if the TXE Interrupt is enabled or disabled.
;;;940      * @rmtoll CR2          ITEVTEN       LL_I2C_IsEnabledIT_TX\n
;;;941      *         CR2          ITBUFEN       LL_I2C_IsEnabledIT_TX
;;;942      * @param  I2Cx I2C Instance.
;;;943      * @retval State of bit (1 or 0).
;;;944      */
;;;945    __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_TX(I2C_TypeDef *I2Cx)
;;;946    {
;;;947      return (READ_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN | I2C_CR2_ITBUFEN) == (I2C_CR2_ITEVTEN | I2C_CR2_ITBUFEN));
;;;948    }
;;;949    
;;;950    /**
;;;951      * @brief  Enable RXNE interrupt.
;;;952      * @rmtoll CR2          ITEVTEN       LL_I2C_EnableIT_RX\n
;;;953      *         CR2          ITBUFEN       LL_I2C_EnableIT_RX
;;;954      * @param  I2Cx I2C Instance.
;;;955      * @retval None
;;;956      */
;;;957    __STATIC_INLINE void LL_I2C_EnableIT_RX(I2C_TypeDef *I2Cx)
;;;958    {
;;;959      SET_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN | I2C_CR2_ITBUFEN);
;;;960    }
;;;961    
;;;962    /**
;;;963      * @brief  Disable RXNE interrupt.
;;;964      * @rmtoll CR2          ITEVTEN       LL_I2C_DisableIT_RX\n
;;;965      *         CR2          ITBUFEN       LL_I2C_DisableIT_RX
;;;966      * @param  I2Cx I2C Instance.
;;;967      * @retval None
;;;968      */
;;;969    __STATIC_INLINE void LL_I2C_DisableIT_RX(I2C_TypeDef *I2Cx)
;;;970    {
;;;971      CLEAR_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN | I2C_CR2_ITBUFEN);
;;;972    }
;;;973    
;;;974    /**
;;;975      * @brief  Check if the RXNE Interrupt is enabled or disabled.
;;;976      * @rmtoll CR2          ITEVTEN       LL_I2C_IsEnabledIT_RX\n
;;;977      *         CR2          ITBUFEN       LL_I2C_IsEnabledIT_RX
;;;978      * @param  I2Cx I2C Instance.
;;;979      * @retval State of bit (1 or 0).
;;;980      */
;;;981    __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_RX(I2C_TypeDef *I2Cx)
;;;982    {
;;;983      return (READ_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN | I2C_CR2_ITBUFEN) == (I2C_CR2_ITEVTEN | I2C_CR2_ITBUFEN));
;;;984    }
;;;985    
;;;986    /**
;;;987      * @brief  Enable Events interrupts.
;;;988      * @note   Any of these events will generate interrupt :
;;;989      *         Start Bit (SB)
;;;990      *         Address sent, Address matched (ADDR)
;;;991      *         10-bit header sent (ADD10)
;;;992      *         Stop detection  (STOPF)
;;;993      *         Byte transfer finished (BTF)
;;;994      *
;;;995      * @note   Any of these events will generate interrupt if Buffer interrupts are enabled too(using unitary function @ref LL_I2C_EnableIT_BUF()) :
;;;996      *         Receive buffer not empty (RXNE)
;;;997      *         Transmit buffer empty (TXE)
;;;998      * @rmtoll CR2          ITEVTEN       LL_I2C_EnableIT_EVT
;;;999      * @param  I2Cx I2C Instance.
;;;1000     * @retval None
;;;1001     */
;;;1002   __STATIC_INLINE void LL_I2C_EnableIT_EVT(I2C_TypeDef *I2Cx)
;;;1003   {
;;;1004     SET_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN);
;;;1005   }
;;;1006   
;;;1007   /**
;;;1008     * @brief  Disable Events interrupts.
;;;1009     * @note   Any of these events will generate interrupt :
;;;1010     *         Start Bit (SB)
;;;1011     *         Address sent, Address matched (ADDR)
;;;1012     *         10-bit header sent (ADD10)
;;;1013     *         Stop detection  (STOPF)
;;;1014     *         Byte transfer finished (BTF)
;;;1015     *         Receive buffer not empty (RXNE)
;;;1016     *         Transmit buffer empty (TXE)
;;;1017     * @rmtoll CR2          ITEVTEN       LL_I2C_DisableIT_EVT
;;;1018     * @param  I2Cx I2C Instance.
;;;1019     * @retval None
;;;1020     */
;;;1021   __STATIC_INLINE void LL_I2C_DisableIT_EVT(I2C_TypeDef *I2Cx)
;;;1022   {
;;;1023     CLEAR_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN);
;;;1024   }
;;;1025   
;;;1026   /**
;;;1027     * @brief  Check if Events interrupts are enabled or disabled.
;;;1028     * @rmtoll CR2          ITEVTEN       LL_I2C_IsEnabledIT_EVT
;;;1029     * @param  I2Cx I2C Instance.
;;;1030     * @retval State of bit (1 or 0).
;;;1031     */
;;;1032   __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_EVT(I2C_TypeDef *I2Cx)
;;;1033   {
;;;1034     return (READ_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN) == (I2C_CR2_ITEVTEN));
;;;1035   }
;;;1036   
;;;1037   /**
;;;1038     * @brief  Enable Buffer interrupts.
;;;1039     * @note   Any of these Buffer events will generate interrupt if Events interrupts are enabled too(using unitary function @ref LL_I2C_EnableIT_EVT()) :
;;;1040     *         Receive buffer not empty (RXNE)
;;;1041     *         Transmit buffer empty (TXE)
;;;1042     * @rmtoll CR2          ITBUFEN       LL_I2C_EnableIT_BUF
;;;1043     * @param  I2Cx I2C Instance.
;;;1044     * @retval None
;;;1045     */
;;;1046   __STATIC_INLINE void LL_I2C_EnableIT_BUF(I2C_TypeDef *I2Cx)
;;;1047   {
;;;1048     SET_BIT(I2Cx->CR2, I2C_CR2_ITBUFEN);
;;;1049   }
;;;1050   
;;;1051   /**
;;;1052     * @brief  Disable Buffer interrupts.
;;;1053     * @note   Any of these Buffer events will generate interrupt :
;;;1054     *         Receive buffer not empty (RXNE)
;;;1055     *         Transmit buffer empty (TXE)
;;;1056     * @rmtoll CR2          ITBUFEN       LL_I2C_DisableIT_BUF
;;;1057     * @param  I2Cx I2C Instance.
;;;1058     * @retval None
;;;1059     */
;;;1060   __STATIC_INLINE void LL_I2C_DisableIT_BUF(I2C_TypeDef *I2Cx)
;;;1061   {
;;;1062     CLEAR_BIT(I2Cx->CR2, I2C_CR2_ITBUFEN);
;;;1063   }
;;;1064   
;;;1065   /**
;;;1066     * @brief  Check if Buffer interrupts are enabled or disabled.
;;;1067     * @rmtoll CR2          ITBUFEN       LL_I2C_IsEnabledIT_BUF
;;;1068     * @param  I2Cx I2C Instance.
;;;1069     * @retval State of bit (1 or 0).
;;;1070     */
;;;1071   __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_BUF(I2C_TypeDef *I2Cx)
;;;1072   {
;;;1073     return (READ_BIT(I2Cx->CR2, I2C_CR2_ITBUFEN) == (I2C_CR2_ITBUFEN));
;;;1074   }
;;;1075   
;;;1076   /**
;;;1077     * @brief  Enable Error interrupts.
;;;1078     * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
;;;1079     *         SMBus feature is supported by the I2Cx Instance.
;;;1080     * @note   Any of these errors will generate interrupt :
;;;1081     *         Bus Error detection (BERR)
;;;1082     *         Arbitration Loss (ARLO)
;;;1083     *         Acknowledge Failure(AF)
;;;1084     *         Overrun/Underrun (OVR)
;;;1085     *         SMBus Timeout detection (TIMEOUT)
;;;1086     *         SMBus PEC error detection (PECERR)
;;;1087     *         SMBus Alert pin event detection (SMBALERT)
;;;1088     * @rmtoll CR2          ITERREN       LL_I2C_EnableIT_ERR
;;;1089     * @param  I2Cx I2C Instance.
;;;1090     * @retval None
;;;1091     */
;;;1092   __STATIC_INLINE void LL_I2C_EnableIT_ERR(I2C_TypeDef *I2Cx)
;;;1093   {
;;;1094     SET_BIT(I2Cx->CR2, I2C_CR2_ITERREN);
;;;1095   }
;;;1096   
;;;1097   /**
;;;1098     * @brief  Disable Error interrupts.
;;;1099     * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
;;;1100     *         SMBus feature is supported by the I2Cx Instance.
;;;1101     * @note   Any of these errors will generate interrupt :
;;;1102     *         Bus Error detection (BERR)
;;;1103     *         Arbitration Loss (ARLO)
;;;1104     *         Acknowledge Failure(AF)
;;;1105     *         Overrun/Underrun (OVR)
;;;1106     *         SMBus Timeout detection (TIMEOUT)
;;;1107     *         SMBus PEC error detection (PECERR)
;;;1108     *         SMBus Alert pin event detection (SMBALERT)
;;;1109     * @rmtoll CR2          ITERREN       LL_I2C_DisableIT_ERR
;;;1110     * @param  I2Cx I2C Instance.
;;;1111     * @retval None
;;;1112     */
;;;1113   __STATIC_INLINE void LL_I2C_DisableIT_ERR(I2C_TypeDef *I2Cx)
;;;1114   {
;;;1115     CLEAR_BIT(I2Cx->CR2, I2C_CR2_ITERREN);
;;;1116   }
;;;1117   
;;;1118   /**
;;;1119     * @brief  Check if Error interrupts are enabled or disabled.
;;;1120     * @rmtoll CR2          ITERREN       LL_I2C_IsEnabledIT_ERR
;;;1121     * @param  I2Cx I2C Instance.
;;;1122     * @retval State of bit (1 or 0).
;;;1123     */
;;;1124   __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_ERR(I2C_TypeDef *I2Cx)
;;;1125   {
;;;1126     return (READ_BIT(I2Cx->CR2, I2C_CR2_ITERREN) == (I2C_CR2_ITERREN));
;;;1127   }
;;;1128   
;;;1129   /**
;;;1130     * @}
;;;1131     */
;;;1132   
;;;1133   /** @defgroup I2C_LL_EF_FLAG_management FLAG_management
;;;1134     * @{
;;;1135     */
;;;1136   
;;;1137   /**
;;;1138     * @brief  Indicate the status of Transmit data register empty flag.
;;;1139     * @note   RESET: When next data is written in Transmit data register.
;;;1140     *         SET: When Transmit data register is empty.
;;;1141     * @rmtoll SR1          TXE           LL_I2C_IsActiveFlag_TXE
;;;1142     * @param  I2Cx I2C Instance.
;;;1143     * @retval State of bit (1 or 0).
;;;1144     */
;;;1145   __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXE(I2C_TypeDef *I2Cx)
;;;1146   {
;;;1147     return (READ_BIT(I2Cx->SR1, I2C_SR1_TXE) == (I2C_SR1_TXE));
;;;1148   }
;;;1149   
;;;1150   /**
;;;1151     * @brief  Indicate the status of Byte Transfer Finished flag.
;;;1152     *         RESET: When Data byte transfer not done.
;;;1153     *         SET: When Data byte transfer succeeded.
;;;1154     * @rmtoll SR1          BTF           LL_I2C_IsActiveFlag_BTF
;;;1155     * @param  I2Cx I2C Instance.
;;;1156     * @retval State of bit (1 or 0).
;;;1157     */
;;;1158   __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BTF(I2C_TypeDef *I2Cx)
;;;1159   {
;;;1160     return (READ_BIT(I2Cx->SR1, I2C_SR1_BTF) == (I2C_SR1_BTF));
;;;1161   }
;;;1162   
;;;1163   /**
;;;1164     * @brief  Indicate the status of Receive data register not empty flag.
;;;1165     * @note   RESET: When Receive data register is read.
;;;1166     *         SET: When the received data is copied in Receive data register.
;;;1167     * @rmtoll SR1          RXNE          LL_I2C_IsActiveFlag_RXNE
;;;1168     * @param  I2Cx I2C Instance.
;;;1169     * @retval State of bit (1 or 0).
;;;1170     */
;;;1171   __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(I2C_TypeDef *I2Cx)
;;;1172   {
;;;1173     return (READ_BIT(I2Cx->SR1, I2C_SR1_RXNE) == (I2C_SR1_RXNE));
;;;1174   }
;;;1175   
;;;1176   /**
;;;1177     * @brief  Indicate the status of Start Bit (master mode).
;;;1178     * @note   RESET: When No Start condition.
;;;1179     *         SET: When Start condition is generated.
;;;1180     * @rmtoll SR1          SB            LL_I2C_IsActiveFlag_SB
;;;1181     * @param  I2Cx I2C Instance.
;;;1182     * @retval State of bit (1 or 0).
;;;1183     */
;;;1184   __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_SB(I2C_TypeDef *I2Cx)
;;;1185   {
;;;1186     return (READ_BIT(I2Cx->SR1, I2C_SR1_SB) == (I2C_SR1_SB));
;;;1187   }
;;;1188   
;;;1189   /**
;;;1190     * @brief  Indicate the status of Address sent (master mode) or Address matched flag (slave mode).
;;;1191     * @note   RESET: Clear default value.
;;;1192     *         SET: When the address is fully sent (master mode) or when the received slave address matched with one of the enabled slave address (slave mode).
;;;1193     * @rmtoll SR1          ADDR          LL_I2C_IsActiveFlag_ADDR
;;;1194     * @param  I2Cx I2C Instance.
;;;1195     * @retval State of bit (1 or 0).
;;;1196     */
;;;1197   __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ADDR(I2C_TypeDef *I2Cx)
;;;1198   {
;;;1199     return (READ_BIT(I2Cx->SR1, I2C_SR1_ADDR) == (I2C_SR1_ADDR));
;;;1200   }
;;;1201   
;;;1202   /**
;;;1203     * @brief  Indicate the status of 10-bit header sent (master mode).
;;;1204     * @note   RESET: When no ADD10 event occured.
;;;1205     *         SET: When the master has sent the first address byte (header).
;;;1206     * @rmtoll SR1          ADD10         LL_I2C_IsActiveFlag_ADD10
;;;1207     * @param  I2Cx I2C Instance.
;;;1208     * @retval State of bit (1 or 0).
;;;1209     */
;;;1210   __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ADD10(I2C_TypeDef *I2Cx)
;;;1211   {
;;;1212     return (READ_BIT(I2Cx->SR1, I2C_SR1_ADD10) == (I2C_SR1_ADD10));
;;;1213   }
;;;1214   
;;;1215   /**
;;;1216     * @brief  Indicate the status of Acknowledge failure flag.
;;;1217     * @note   RESET: No acknowledge failure.
;;;1218     *         SET: When an acknowledge failure is received after a byte transmission.
;;;1219     * @rmtoll SR1          AF            LL_I2C_IsActiveFlag_AF
;;;1220     * @param  I2Cx I2C Instance.
;;;1221     * @retval State of bit (1 or 0).
;;;1222     */
;;;1223   __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_AF(I2C_TypeDef *I2Cx)
;;;1224   {
;;;1225     return (READ_BIT(I2Cx->SR1, I2C_SR1_AF) == (I2C_SR1_AF));
;;;1226   }
;;;1227   
;;;1228   /**
;;;1229     * @brief  Indicate the status of Stop detection flag (slave mode).
;;;1230     * @note   RESET: Clear default value.
;;;1231     *         SET: When a Stop condition is detected.
;;;1232     * @rmtoll SR1          STOPF         LL_I2C_IsActiveFlag_STOP
;;;1233     * @param  I2Cx I2C Instance.
;;;1234     * @retval State of bit (1 or 0).
;;;1235     */
;;;1236   __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(I2C_TypeDef *I2Cx)
;;;1237   {
;;;1238     return (READ_BIT(I2Cx->SR1, I2C_SR1_STOPF) == (I2C_SR1_STOPF));
;;;1239   }
;;;1240   
;;;1241   /**
;;;1242     * @brief  Indicate the status of Bus error flag.
;;;1243     * @note   RESET: Clear default value.
;;;1244     *         SET: When a misplaced Start or Stop condition is detected.
;;;1245     * @rmtoll SR1          BERR          LL_I2C_IsActiveFlag_BERR
;;;1246     * @param  I2Cx I2C Instance.
;;;1247     * @retval State of bit (1 or 0).
;;;1248     */
;;;1249   __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BERR(I2C_TypeDef *I2Cx)
;;;1250   {
;;;1251     return (READ_BIT(I2Cx->SR1, I2C_SR1_BERR) == (I2C_SR1_BERR));
;;;1252   }
;;;1253   
;;;1254   /**
;;;1255     * @brief  Indicate the status of Arbitration lost flag.
;;;1256     * @note   RESET: Clear default value.
;;;1257     *         SET: When arbitration lost.
;;;1258     * @rmtoll SR1          ARLO          LL_I2C_IsActiveFlag_ARLO
;;;1259     * @param  I2Cx I2C Instance.
;;;1260     * @retval State of bit (1 or 0).
;;;1261     */
;;;1262   __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ARLO(I2C_TypeDef *I2Cx)
;;;1263   {
;;;1264     return (READ_BIT(I2Cx->SR1, I2C_SR1_ARLO) == (I2C_SR1_ARLO));
;;;1265   }
;;;1266   
;;;1267   /**
;;;1268     * @brief  Indicate the status of Overrun/Underrun flag.
;;;1269     * @note   RESET: Clear default value.
;;;1270     *         SET: When an overrun/underrun error occurs (Clock Stretching Disabled).
;;;1271     * @rmtoll SR1          OVR           LL_I2C_IsActiveFlag_OVR
;;;1272     * @param  I2Cx I2C Instance.
;;;1273     * @retval State of bit (1 or 0).
;;;1274     */
;;;1275   __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_OVR(I2C_TypeDef *I2Cx)
;;;1276   {
;;;1277     return (READ_BIT(I2Cx->SR1, I2C_SR1_OVR) == (I2C_SR1_OVR));
;;;1278   }
;;;1279   
;;;1280   /**
;;;1281     * @brief  Indicate the status of SMBus PEC error flag in reception.
;;;1282     * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
;;;1283     *         SMBus feature is supported by the I2Cx Instance.
;;;1284     * @rmtoll SR1          PECERR        LL_I2C_IsActiveSMBusFlag_PECERR
;;;1285     * @param  I2Cx I2C Instance.
;;;1286     * @retval State of bit (1 or 0).
;;;1287     */
;;;1288   __STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_PECERR(I2C_TypeDef *I2Cx)
;;;1289   {
;;;1290     return (READ_BIT(I2Cx->SR1, I2C_SR1_PECERR) == (I2C_SR1_PECERR));
;;;1291   }
;;;1292   
;;;1293   /**
;;;1294     * @brief  Indicate the status of SMBus Timeout detection flag.
;;;1295     * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
;;;1296     *         SMBus feature is supported by the I2Cx Instance.
;;;1297     * @rmtoll SR1          TIMEOUT       LL_I2C_IsActiveSMBusFlag_TIMEOUT
;;;1298     * @param  I2Cx I2C Instance.
;;;1299     * @retval State of bit (1 or 0).
;;;1300     */
;;;1301   __STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_TIMEOUT(I2C_TypeDef *I2Cx)
;;;1302   {
;;;1303     return (READ_BIT(I2Cx->SR1, I2C_SR1_TIMEOUT) == (I2C_SR1_TIMEOUT));
;;;1304   }
;;;1305   
;;;1306   /**
;;;1307     * @brief  Indicate the status of SMBus alert flag.
;;;1308     * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
;;;1309     *         SMBus feature is supported by the I2Cx Instance.
;;;1310     * @rmtoll SR1          SMBALERT      LL_I2C_IsActiveSMBusFlag_ALERT
;;;1311     * @param  I2Cx I2C Instance.
;;;1312     * @retval State of bit (1 or 0).
;;;1313     */
;;;1314   __STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_ALERT(I2C_TypeDef *I2Cx)
;;;1315   {
;;;1316     return (READ_BIT(I2Cx->SR1, I2C_SR1_SMBALERT) == (I2C_SR1_SMBALERT));
;;;1317   }
;;;1318   
;;;1319   /**
;;;1320     * @brief  Indicate the status of Bus Busy flag.
;;;1321     * @note   RESET: Clear default value.
;;;1322     *         SET: When a Start condition is detected.
;;;1323     * @rmtoll SR2          BUSY          LL_I2C_IsActiveFlag_BUSY
;;;1324     * @param  I2Cx I2C Instance.
;;;1325     * @retval State of bit (1 or 0).
;;;1326     */
;;;1327   __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BUSY(I2C_TypeDef *I2Cx)
;;;1328   {
;;;1329     return (READ_BIT(I2Cx->SR2, I2C_SR2_BUSY) == (I2C_SR2_BUSY));
;;;1330   }
;;;1331   
;;;1332   /**
;;;1333     * @brief  Indicate the status of Dual flag.
;;;1334     * @note   RESET: Received address matched with OAR1.
;;;1335     *         SET: Received address matched with OAR2.
;;;1336     * @rmtoll SR2          DUALF         LL_I2C_IsActiveFlag_DUAL
;;;1337     * @param  I2Cx I2C Instance.
;;;1338     * @retval State of bit (1 or 0).
;;;1339     */
;;;1340   __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_DUAL(I2C_TypeDef *I2Cx)
;;;1341   {
;;;1342     return (READ_BIT(I2Cx->SR2, I2C_SR2_DUALF) == (I2C_SR2_DUALF));
;;;1343   }
;;;1344   
;;;1345   /**
;;;1346     * @brief  Indicate the status of SMBus Host address reception (Slave mode).
;;;1347     * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
;;;1348     *         SMBus feature is supported by the I2Cx Instance.
;;;1349     * @note   RESET: No SMBus Host address
;;;1350     *         SET: SMBus Host address received.
;;;1351     * @note   This status is cleared by hardware after a STOP condition or repeated START condition.
;;;1352     * @rmtoll SR2          SMBHOST       LL_I2C_IsActiveSMBusFlag_SMBHOST
;;;1353     * @param  I2Cx I2C Instance.
;;;1354     * @retval State of bit (1 or 0).
;;;1355     */
;;;1356   __STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_SMBHOST(I2C_TypeDef *I2Cx)
;;;1357   {
;;;1358     return (READ_BIT(I2Cx->SR2, I2C_SR2_SMBHOST) == (I2C_SR2_SMBHOST));
;;;1359   }
;;;1360   
;;;1361   /**
;;;1362     * @brief  Indicate the status of SMBus Device default address reception (Slave mode).
;;;1363     * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
;;;1364     *         SMBus feature is supported by the I2Cx Instance.
;;;1365     * @note   RESET: No SMBus Device default address
;;;1366     *         SET: SMBus Device default address received.
;;;1367     * @note   This status is cleared by hardware after a STOP condition or repeated START condition.
;;;1368     * @rmtoll SR2          SMBDEFAULT    LL_I2C_IsActiveSMBusFlag_SMBDEFAULT
;;;1369     * @param  I2Cx I2C Instance.
;;;1370     * @retval State of bit (1 or 0).
;;;1371     */
;;;1372   __STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_SMBDEFAULT(I2C_TypeDef *I2Cx)
;;;1373   {
;;;1374     return (READ_BIT(I2Cx->SR2, I2C_SR2_SMBDEFAULT) == (I2C_SR2_SMBDEFAULT));
;;;1375   }
;;;1376   
;;;1377   /**
;;;1378     * @brief  Indicate the status of General call address reception (Slave mode).
;;;1379     * @note   RESET: No Generall call address
;;;1380     *         SET: General call address received.
;;;1381     * @note   This status is cleared by hardware after a STOP condition or repeated START condition.
;;;1382     * @rmtoll SR2          GENCALL       LL_I2C_IsActiveFlag_GENCALL
;;;1383     * @param  I2Cx I2C Instance.
;;;1384     * @retval State of bit (1 or 0).
;;;1385     */
;;;1386   __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_GENCALL(I2C_TypeDef *I2Cx)
;;;1387   {
;;;1388     return (READ_BIT(I2Cx->SR2, I2C_SR2_GENCALL) == (I2C_SR2_GENCALL));
;;;1389   }
;;;1390   
;;;1391   /**
;;;1392     * @brief  Indicate the status of Master/Slave flag.
;;;1393     * @note   RESET: Slave Mode.
;;;1394     *         SET: Master Mode.
;;;1395     * @rmtoll SR2          MSL           LL_I2C_IsActiveFlag_MSL
;;;1396     * @param  I2Cx I2C Instance.
;;;1397     * @retval State of bit (1 or 0).
;;;1398     */
;;;1399   __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_MSL(I2C_TypeDef *I2Cx)
;;;1400   {
;;;1401     return (READ_BIT(I2Cx->SR2, I2C_SR2_MSL) == (I2C_SR2_MSL));
;;;1402   }
;;;1403   
;;;1404   /**
;;;1405     * @brief  Clear Address Matched flag.
;;;1406     * @note   Clearing this flag is done by a read access to the I2Cx_SR1
;;;1407     *         register followed by a read access to the I2Cx_SR2 register.
;;;1408     * @rmtoll SR1          ADDR          LL_I2C_ClearFlag_ADDR
;;;1409     * @param  I2Cx I2C Instance.
;;;1410     * @retval None
;;;1411     */
;;;1412   __STATIC_INLINE void LL_I2C_ClearFlag_ADDR(I2C_TypeDef *I2Cx)
;;;1413   {
;;;1414     __IO uint32_t tmpreg;
;;;1415     tmpreg = I2Cx->SR1;
;;;1416     (void) tmpreg;
;;;1417     tmpreg = I2Cx->SR2;
;;;1418     (void) tmpreg;
;;;1419   }
;;;1420   
;;;1421   /**
;;;1422     * @brief  Clear Acknowledge failure flag.
;;;1423     * @rmtoll SR1          AF            LL_I2C_ClearFlag_AF
;;;1424     * @param  I2Cx I2C Instance.
;;;1425     * @retval None
;;;1426     */
;;;1427   __STATIC_INLINE void LL_I2C_ClearFlag_AF(I2C_TypeDef *I2Cx)
;;;1428   {
;;;1429     CLEAR_BIT(I2Cx->SR1, I2C_SR1_AF);
;;;1430   }
;;;1431   
;;;1432   /**
;;;1433     * @brief  Clear Stop detection flag.
;;;1434     * @note   Clearing this flag is done by a read access to the I2Cx_SR1
;;;1435     *         register followed by a write access to I2Cx_CR1 register.
;;;1436     * @rmtoll SR1          STOPF         LL_I2C_ClearFlag_STOP\n
;;;1437     *         CR1          PE            LL_I2C_ClearFlag_STOP
;;;1438     * @param  I2Cx I2C Instance.
;;;1439     * @retval None
;;;1440     */
;;;1441   __STATIC_INLINE void LL_I2C_ClearFlag_STOP(I2C_TypeDef *I2Cx)
;;;1442   {
;;;1443     __IO uint32_t tmpreg;
;;;1444     tmpreg = I2Cx->SR1;
;;;1445     (void) tmpreg;
;;;1446     SET_BIT(I2Cx->CR1, I2C_CR1_PE);
;;;1447   }
;;;1448   
;;;1449   /**
;;;1450     * @brief  Clear Bus error flag.
;;;1451     * @rmtoll SR1          BERR          LL_I2C_ClearFlag_BERR
;;;1452     * @param  I2Cx I2C Instance.
;;;1453     * @retval None
;;;1454     */
;;;1455   __STATIC_INLINE void LL_I2C_ClearFlag_BERR(I2C_TypeDef *I2Cx)
;;;1456   {
;;;1457     CLEAR_BIT(I2Cx->SR1, I2C_SR1_BERR);
;;;1458   }
;;;1459   
;;;1460   /**
;;;1461     * @brief  Clear Arbitration lost flag.
;;;1462     * @rmtoll SR1          ARLO          LL_I2C_ClearFlag_ARLO
;;;1463     * @param  I2Cx I2C Instance.
;;;1464     * @retval None
;;;1465     */
;;;1466   __STATIC_INLINE void LL_I2C_ClearFlag_ARLO(I2C_TypeDef *I2Cx)
;;;1467   {
;;;1468     CLEAR_BIT(I2Cx->SR1, I2C_SR1_ARLO);
;;;1469   }
;;;1470   
;;;1471   /**
;;;1472     * @brief  Clear Overrun/Underrun flag.
;;;1473     * @rmtoll SR1          OVR           LL_I2C_ClearFlag_OVR
;;;1474     * @param  I2Cx I2C Instance.
;;;1475     * @retval None
;;;1476     */
;;;1477   __STATIC_INLINE void LL_I2C_ClearFlag_OVR(I2C_TypeDef *I2Cx)
;;;1478   {
;;;1479     CLEAR_BIT(I2Cx->SR1, I2C_SR1_OVR);
;;;1480   }
;;;1481   
;;;1482   /**
;;;1483     * @brief  Clear SMBus PEC error flag.
;;;1484     * @rmtoll SR1          PECERR        LL_I2C_ClearSMBusFlag_PECERR
;;;1485     * @param  I2Cx I2C Instance.
;;;1486     * @retval None
;;;1487     */
;;;1488   __STATIC_INLINE void LL_I2C_ClearSMBusFlag_PECERR(I2C_TypeDef *I2Cx)
;;;1489   {
;;;1490     CLEAR_BIT(I2Cx->SR1, I2C_SR1_PECERR);
;;;1491   }
;;;1492   
;;;1493   /**
;;;1494     * @brief  Clear SMBus Timeout detection flag.
;;;1495     * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
;;;1496     *         SMBus feature is supported by the I2Cx Instance.
;;;1497     * @rmtoll SR1          TIMEOUT       LL_I2C_ClearSMBusFlag_TIMEOUT
;;;1498     * @param  I2Cx I2C Instance.
;;;1499     * @retval None
;;;1500     */
;;;1501   __STATIC_INLINE void LL_I2C_ClearSMBusFlag_TIMEOUT(I2C_TypeDef *I2Cx)
;;;1502   {
;;;1503     CLEAR_BIT(I2Cx->SR1, I2C_SR1_TIMEOUT);
;;;1504   }
;;;1505   
;;;1506   /**
;;;1507     * @brief  Clear SMBus Alert flag.
;;;1508     * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
;;;1509     *         SMBus feature is supported by the I2Cx Instance.
;;;1510     * @rmtoll SR1          SMBALERT      LL_I2C_ClearSMBusFlag_ALERT
;;;1511     * @param  I2Cx I2C Instance.
;;;1512     * @retval None
;;;1513     */
;;;1514   __STATIC_INLINE void LL_I2C_ClearSMBusFlag_ALERT(I2C_TypeDef *I2Cx)
;;;1515   {
;;;1516     CLEAR_BIT(I2Cx->SR1, I2C_SR1_SMBALERT);
;;;1517   }
;;;1518   
;;;1519   /**
;;;1520     * @}
;;;1521     */
;;;1522   
;;;1523   /** @defgroup I2C_LL_EF_Data_Management Data_Management
;;;1524     * @{
;;;1525     */
;;;1526   
;;;1527   /**
;;;1528     * @brief  Enable Reset of I2C peripheral.
;;;1529     * @rmtoll CR1          SWRST         LL_I2C_EnableReset
;;;1530     * @param  I2Cx I2C Instance.
;;;1531     * @retval None
;;;1532     */
;;;1533   __STATIC_INLINE void LL_I2C_EnableReset(I2C_TypeDef *I2Cx)
;;;1534   {
;;;1535     SET_BIT(I2Cx->CR1, I2C_CR1_SWRST);
;;;1536   }
;;;1537   
;;;1538   /**
;;;1539     * @brief  Disable Reset of I2C peripheral.
;;;1540     * @rmtoll CR1          SWRST         LL_I2C_DisableReset
;;;1541     * @param  I2Cx I2C Instance.
;;;1542     * @retval None
;;;1543     */
;;;1544   __STATIC_INLINE void LL_I2C_DisableReset(I2C_TypeDef *I2Cx)
;;;1545   {
;;;1546     CLEAR_BIT(I2Cx->CR1, I2C_CR1_SWRST);
;;;1547   }
;;;1548   
;;;1549   /**
;;;1550     * @brief  Check if the I2C peripheral is under reset state or not.
;;;1551     * @rmtoll CR1          SWRST         LL_I2C_IsResetEnabled
;;;1552     * @param  I2Cx I2C Instance.
;;;1553     * @retval State of bit (1 or 0).
;;;1554     */
;;;1555   __STATIC_INLINE uint32_t LL_I2C_IsResetEnabled(I2C_TypeDef *I2Cx)
;;;1556   {
;;;1557     return (READ_BIT(I2Cx->CR1, I2C_CR1_SWRST) == (I2C_CR1_SWRST));
;;;1558   }
;;;1559   
;;;1560   /**
;;;1561     * @brief  Prepare the generation of a ACKnowledge or Non ACKnowledge condition after the address receive match code or next received byte.
;;;1562     * @note   Usage in Slave or Master mode.
;;;1563     * @rmtoll CR1          ACK           LL_I2C_AcknowledgeNextData
;;;1564     * @param  I2Cx I2C Instance.
;;;1565     * @param  TypeAcknowledge This parameter can be one of the following values:
;;;1566     *         @arg @ref LL_I2C_ACK
;;;1567     *         @arg @ref LL_I2C_NACK
;;;1568     * @retval None
;;;1569     */
;;;1570   __STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
;;;1571   {
;;;1572     MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
;;;1573   }
;;;1574   
;;;1575   /**
;;;1576     * @brief  Generate a START or RESTART condition
;;;1577     * @note   The START bit can be set even if bus is BUSY or I2C is in slave mode.
;;;1578     *         This action has no effect when RELOAD is set.
;;;1579     * @rmtoll CR1          START         LL_I2C_GenerateStartCondition
;;;1580     * @param  I2Cx I2C Instance.
;;;1581     * @retval None
;;;1582     */
;;;1583   __STATIC_INLINE void LL_I2C_GenerateStartCondition(I2C_TypeDef *I2Cx)
;;;1584   {
;;;1585     SET_BIT(I2Cx->CR1, I2C_CR1_START);
        0x08000740:    6801        .h      LDR      r1,[r0,#0]
        0x08000742:    f4417180    A..q    ORR      r1,r1,#0x100
        0x08000746:    6001        .`      STR      r1,[r0,#0]
;;;1586   }
        0x08000748:    4770        pG      BX       lr
    i.LL_I2C_Init
    LL_I2C_Init
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_i2c.c
;;;147    {
        0x0800074a:    b57f        ..      PUSH     {r0-r6,lr}
        0x0800074c:    4604        .F      MOV      r4,r0
        0x0800074e:    460d        .F      MOV      r5,r1
;;;148      LL_RCC_ClocksTypeDef rcc_clocks;
;;;149    
;;;150      /* Check the I2C Instance I2Cx */
;;;151      assert_param(IS_I2C_ALL_INSTANCE(I2Cx));
;;;152    
;;;153      /* Check the I2C parameters from I2C_InitStruct */
;;;154      assert_param(IS_LL_I2C_PERIPHERAL_MODE(I2C_InitStruct->PeripheralMode));
;;;155      assert_param(IS_LL_I2C_CLOCK_SPEED(I2C_InitStruct->ClockSpeed));
;;;156      assert_param(IS_LL_I2C_DUTY_CYCLE(I2C_InitStruct->DutyCycle));
;;;157      assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
;;;158      assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
;;;159      assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));
;;;160    
;;;161      /* Disable the selected I2Cx Peripheral */
;;;162      LL_I2C_Disable(I2Cx);
        0x08000750:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_i2c.h
;;;378      CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
        0x08000752:    6820         h      LDR      r0,[r4,#0]
        0x08000754:    f0200001     ...    BIC      r0,r0,#1
        0x08000758:    6020         `      STR      r0,[r4,#0]
;;;379    }
        0x0800075a:    bf00        ..      NOP      
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_i2c.c
;;;165      LL_RCC_GetSystemClocksFreq(&rcc_clocks);
        0x0800075c:    4668        hF      MOV      r0,sp
        0x0800075e:    f000f8bd    ....    BL       LL_RCC_GetSystemClocksFreq ; 0x80008dc
;;;166    
;;;167      /*---------------------------- I2Cx SCL Clock Speed Configuration ------------
;;;168       * Configure the SCL speed :
;;;169       * - ClockSpeed: I2C_CR2_FREQ[5:0], I2C_TRISE_TRISE[5:0], I2C_CCR_FS,
;;;170       *           and I2C_CCR_CCR[11:0] bits
;;;171       * - DutyCycle: I2C_CCR_DUTY[7:0] bits
;;;172       */
;;;173      LL_I2C_ConfigSpeed(I2Cx, rcc_clocks.PCLK1_Frequency, I2C_InitStruct->ClockSpeed, I2C_InitStruct->DutyCycle);
        0x08000762:    e9d52301    ...#    LDRD     r2,r3,[r5,#4]
        0x08000766:    4620         F      MOV      r0,r4
        0x08000768:    9902        ..      LDR      r1,[sp,#8]
        0x0800076a:    f7ffff8b    ....    BL       LL_I2C_ConfigSpeed ; 0x8000684
;;;174    
;;;175      /*---------------------------- I2Cx OAR1 Configuration -----------------------
;;;176       * Disable, Configure and Enable I2Cx device own address 1 with parameters :
;;;177       * - OwnAddress1:  I2C_OAR1_ADD[9:8], I2C_OAR1_ADD[7:1] and I2C_OAR1_ADD0 bits
;;;178       * - OwnAddrSize:  I2C_OAR1_ADDMODE bit
;;;179       */
;;;180      LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
        0x0800076e:    6969        ii      LDR      r1,[r5,#0x14]
        0x08000770:    68e8        .h      LDR      r0,[r5,#0xc]
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_i2c.h
;;;555      MODIFY_REG(I2Cx->OAR1, I2C_OAR1_ADD0 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD8_9 | I2C_OAR1_ADDMODE, OwnAddress1 | OwnAddrSize);
        0x08000772:    68a2        .h      LDR      r2,[r4,#8]
        0x08000774:    f24833ff    H..3    MOV      r3,#0x83ff
        0x08000778:    439a        .C      BICS     r2,r2,r3
        0x0800077a:    ea400301    @...    ORR      r3,r0,r1
        0x0800077e:    431a        .C      ORRS     r2,r2,r3
        0x08000780:    60a2        .`      STR      r2,[r4,#8]
;;;556    }
        0x08000782:    bf00        ..      NOP      
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_i2c.c
;;;186      LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
        0x08000784:    6828        (h      LDR      r0,[r5,#0]
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_i2c.h
;;;796      MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_ENARP, PeripheralMode);
        0x08000786:    6821        !h      LDR      r1,[r4,#0]
        0x08000788:    f021011a    !...    BIC      r1,r1,#0x1a
        0x0800078c:    4301        .C      ORRS     r1,r1,r0
        0x0800078e:    6021        !`      STR      r1,[r4,#0]
;;;797    }
        0x08000790:    bf00        ..      NOP      
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_i2c.c
;;;189      LL_I2C_Enable(I2Cx);
        0x08000792:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_i2c.h
;;;367      SET_BIT(I2Cx->CR1, I2C_CR1_PE);
        0x08000794:    6820         h      LDR      r0,[r4,#0]
        0x08000796:    f0400001    @...    ORR      r0,r0,#1
        0x0800079a:    6020         `      STR      r0,[r4,#0]
;;;368    }
        0x0800079c:    bf00        ..      NOP      
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_i2c.c
;;;196      LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
        0x0800079e:    6928        (i      LDR      r0,[r5,#0x10]
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_i2c.h
;;;1572     MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
        0x080007a0:    6821        !h      LDR      r1,[r4,#0]
        0x080007a2:    f4216180    !..a    BIC      r1,r1,#0x400
        0x080007a6:    4301        .C      ORRS     r1,r1,r0
        0x080007a8:    6021        !`      STR      r1,[r4,#0]
;;;1573   }
        0x080007aa:    bf00        ..      NOP      
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_i2c.c
;;;198      return SUCCESS;
        0x080007ac:    2001        .       MOVS     r0,#1
;;;199    }
        0x080007ae:    b004        ..      ADD      sp,sp,#0x10
        0x080007b0:    bd70        p.      POP      {r4-r6,pc}
        0x080007b2:    0000        ..      MOVS     r0,r0
    i.LL_Init
    LL_Init
;;; .\../Src/main.c
;;;501    {
        0x080007b4:    b570        p.      PUSH     {r4-r6,lr}
;;;502      
;;;503    
;;;504      LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_AFIO);
        0x080007b6:    2001        .       MOVS     r0,#1
        0x080007b8:    f7fffe58    ..X.    BL       LL_APB2_GRP1_EnableClock ; 0x800046c
;;;505      LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
        0x080007bc:    f04f5080    O..P    MOV      r0,#0x10000000
        0x080007c0:    f7fffe46    ..F.    BL       LL_APB1_GRP1_EnableClock ; 0x8000450
;;;506    
;;;507      NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
        0x080007c4:    2003        .       MOVS     r0,#3
;;; ../Drivers/CMSIS/Include/core_cm3.h
;;;1425     uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
        0x080007c6:    4602        .F      MOV      r2,r0
;;;1426   
;;;1427     reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
        0x080007c8:    4b3a        :K      LDR      r3,[pc,#232] ; [0x80008b4] = 0xe000ed0c
        0x080007ca:    6819        .h      LDR      r1,[r3,#0]
;;;1428     reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
        0x080007cc:    f64f03ff    O...    MOV      r3,#0xf8ff
        0x080007d0:    4019        .@      ANDS     r1,r1,r3
;;;1429     reg_value  =  (reg_value                                   |
        0x080007d2:    4b39        9K      LDR      r3,[pc,#228] ; [0x80008b8] = 0x5fa0000
        0x080007d4:    430b        .C      ORRS     r3,r3,r1
        0x080007d6:    ea432102    C..!    ORR      r1,r3,r2,LSL #8
;;;1430                   ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
;;;1431                   (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
;;;1432     SCB->AIRCR =  reg_value;
        0x080007da:    4b36        6K      LDR      r3,[pc,#216] ; [0x80008b4] = 0xe000ed0c
        0x080007dc:    6019        .`      STR      r1,[r3,#0]
;;;1433   }
        0x080007de:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;511      NVIC_SetPriority(MemoryManagement_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
        0x080007e0:    f000fdfc    ....    BL       NVIC_GetPriorityGrouping ; 0x80013dc
        0x080007e4:    4605        .F      MOV      r5,r0
        0x080007e6:    2200        ."      MOVS     r2,#0
        0x080007e8:    4611        .F      MOV      r1,r2
        0x080007ea:    f000fdd6    ....    BL       NVIC_EncodePriority ; 0x800139a
        0x080007ee:    4604        .F      MOV      r4,r0
        0x080007f0:    4621        !F      MOV      r1,r4
        0x080007f2:    f06f000b    o...    MVN      r0,#0xb
        0x080007f6:    f000fdf9    ....    BL       NVIC_SetPriority ; 0x80013ec
;;;512      /* BusFault_IRQn interrupt configuration */
;;;513      NVIC_SetPriority(BusFault_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
        0x080007fa:    f000fdef    ....    BL       NVIC_GetPriorityGrouping ; 0x80013dc
        0x080007fe:    4605        .F      MOV      r5,r0
        0x08000800:    2200        ."      MOVS     r2,#0
        0x08000802:    4611        .F      MOV      r1,r2
        0x08000804:    f000fdc9    ....    BL       NVIC_EncodePriority ; 0x800139a
        0x08000808:    4604        .F      MOV      r4,r0
        0x0800080a:    4621        !F      MOV      r1,r4
        0x0800080c:    f06f000a    o...    MVN      r0,#0xa
        0x08000810:    f000fdec    ....    BL       NVIC_SetPriority ; 0x80013ec
;;;514      /* UsageFault_IRQn interrupt configuration */
;;;515      NVIC_SetPriority(UsageFault_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
        0x08000814:    f000fde2    ....    BL       NVIC_GetPriorityGrouping ; 0x80013dc
        0x08000818:    4605        .F      MOV      r5,r0
        0x0800081a:    2200        ."      MOVS     r2,#0
        0x0800081c:    4611        .F      MOV      r1,r2
        0x0800081e:    f000fdbc    ....    BL       NVIC_EncodePriority ; 0x800139a
        0x08000822:    4604        .F      MOV      r4,r0
        0x08000824:    4621        !F      MOV      r1,r4
        0x08000826:    f06f0009    o...    MVN      r0,#9
        0x0800082a:    f000fddf    ....    BL       NVIC_SetPriority ; 0x80013ec
;;;516      /* SVCall_IRQn interrupt configuration */
;;;517      NVIC_SetPriority(SVCall_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
        0x0800082e:    f000fdd5    ....    BL       NVIC_GetPriorityGrouping ; 0x80013dc
        0x08000832:    4605        .F      MOV      r5,r0
        0x08000834:    2200        ."      MOVS     r2,#0
        0x08000836:    4611        .F      MOV      r1,r2
        0x08000838:    f000fdaf    ....    BL       NVIC_EncodePriority ; 0x800139a
        0x0800083c:    4604        .F      MOV      r4,r0
        0x0800083e:    4621        !F      MOV      r1,r4
        0x08000840:    f06f0004    o...    MVN      r0,#4
        0x08000844:    f000fdd2    ....    BL       NVIC_SetPriority ; 0x80013ec
;;;518      /* DebugMonitor_IRQn interrupt configuration */
;;;519      NVIC_SetPriority(DebugMonitor_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
        0x08000848:    f000fdc8    ....    BL       NVIC_GetPriorityGrouping ; 0x80013dc
        0x0800084c:    4605        .F      MOV      r5,r0
        0x0800084e:    2200        ."      MOVS     r2,#0
        0x08000850:    4611        .F      MOV      r1,r2
        0x08000852:    f000fda2    ....    BL       NVIC_EncodePriority ; 0x800139a
        0x08000856:    4604        .F      MOV      r4,r0
        0x08000858:    4621        !F      MOV      r1,r4
        0x0800085a:    f06f0003    o...    MVN      r0,#3
        0x0800085e:    f000fdc5    ....    BL       NVIC_SetPriority ; 0x80013ec
;;;520      /* PendSV_IRQn interrupt configuration */
;;;521      NVIC_SetPriority(PendSV_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
        0x08000862:    f000fdbb    ....    BL       NVIC_GetPriorityGrouping ; 0x80013dc
        0x08000866:    4605        .F      MOV      r5,r0
        0x08000868:    2200        ."      MOVS     r2,#0
        0x0800086a:    4611        .F      MOV      r1,r2
        0x0800086c:    f000fd95    ....    BL       NVIC_EncodePriority ; 0x800139a
        0x08000870:    4604        .F      MOV      r4,r0
        0x08000872:    4621        !F      MOV      r1,r4
        0x08000874:    f06f0001    o...    MVN      r0,#1
        0x08000878:    f000fdb8    ....    BL       NVIC_SetPriority ; 0x80013ec
;;;522      /* SysTick_IRQn interrupt configuration */
;;;523      NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
        0x0800087c:    f000fdae    ....    BL       NVIC_GetPriorityGrouping ; 0x80013dc
        0x08000880:    4605        .F      MOV      r5,r0
        0x08000882:    2200        ."      MOVS     r2,#0
        0x08000884:    4611        .F      MOV      r1,r2
        0x08000886:    f000fd88    ....    BL       NVIC_EncodePriority ; 0x800139a
        0x0800088a:    4604        .F      MOV      r4,r0
        0x0800088c:    4621        !F      MOV      r1,r4
        0x0800088e:    f04f30ff    O..0    MOV      r0,#0xffffffff
        0x08000892:    f000fdab    ....    BL       NVIC_SetPriority ; 0x80013ec
;;;524    
;;;525        /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
;;;526        */
;;;527      LL_GPIO_AF_Remap_SWJ_NOJTAG();
        0x08000896:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h
;;;1597     CLEAR_BIT(AFIO->MAPR,AFIO_MAPR_SWJ_CFG);
        0x08000898:    4808        .H      LDR      r0,[pc,#32] ; [0x80008bc] = 0x40010000
        0x0800089a:    6840        @h      LDR      r0,[r0,#4]
        0x0800089c:    f02060e0     ..`    BIC      r0,r0,#0x7000000
        0x080008a0:    4906        .I      LDR      r1,[pc,#24] ; [0x80008bc] = 0x40010000
        0x080008a2:    6048        H`      STR      r0,[r1,#4]
;;;1598     SET_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG_JTAGDISABLE);
        0x080008a4:    4608        .F      MOV      r0,r1
        0x080008a6:    6840        @h      LDR      r0,[r0,#4]
        0x080008a8:    f0407000    @..p    ORR      r0,r0,#0x2000000
        0x080008ac:    6048        H`      STR      r0,[r1,#4]
;;;1599   }
        0x080008ae:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;529    }
        0x080008b0:    bd70        p.      POP      {r4-r6,pc}
    $d
        0x080008b2:    0000        ..      DCW    0
        0x080008b4:    e000ed0c    ....    DCD    3758157068
        0x080008b8:    05fa0000    ....    DCD    100270080
        0x080008bc:    40010000    ...@    DCD    1073807360
    $t
    i.LL_Init1msTick
    LL_Init1msTick
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c
;;;187      LL_InitTick(HCLKFrequency, 1000U);
        0x080008c0:    f44f717a    O.zq    MOV      r1,#0x3e8
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_utils.h
;;;237      SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
        0x080008c4:    fbb0f2f1    ....    UDIV     r2,r0,r1
        0x080008c8:    1e52        R.      SUBS     r2,r2,#1
        0x080008ca:    f04f23e0    O..#    MOV      r3,#0xe000e000
        0x080008ce:    615a        Za      STR      r2,[r3,#0x14]
;;;238      SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
        0x080008d0:    2200        ."      MOVS     r2,#0
        0x080008d2:    619a        .a      STR      r2,[r3,#0x18]
;;;239      SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
        0x080008d4:    2205        ."      MOVS     r2,#5
        0x080008d6:    611a        .a      STR      r2,[r3,#0x10]
;;;240                       SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
;;;241    }
        0x080008d8:    bf00        ..      NOP      
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c
;;;188    }
        0x080008da:    4770        pG      BX       lr
    i.LL_RCC_GetSystemClocksFreq
    LL_RCC_GetSystemClocksFreq
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_rcc.c
;;;206    {
        0x080008dc:    b510        ..      PUSH     {r4,lr}
        0x080008de:    4604        .F      MOV      r4,r0
;;;207      /* Get SYSCLK frequency */
;;;208      RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
        0x080008e0:    f000febe    ....    BL       RCC_GetSystemClockFreq ; 0x8001660
        0x080008e4:    6020         `      STR      r0,[r4,#0]
;;;209    
;;;210      /* HCLK clock frequency */
;;;211      RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
        0x080008e6:    6820         h      LDR      r0,[r4,#0]
        0x080008e8:    f000fe86    ....    BL       RCC_GetHCLKClockFreq ; 0x80015f8
        0x080008ec:    6060        ``      STR      r0,[r4,#4]
;;;212    
;;;213      /* PCLK1 clock frequency */
;;;214      RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
        0x080008ee:    6860        `h      LDR      r0,[r4,#4]
        0x080008f0:    f000fe92    ....    BL       RCC_GetPCLK1ClockFreq ; 0x8001618
        0x080008f4:    60a0        .`      STR      r0,[r4,#8]
;;;215    
;;;216      /* PCLK2 clock frequency */
;;;217      RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
        0x080008f6:    6860        `h      LDR      r0,[r4,#4]
        0x080008f8:    f000fea0    ....    BL       RCC_GetPCLK2ClockFreq ; 0x800163c
        0x080008fc:    60e0        .`      STR      r0,[r4,#0xc]
;;;218    }
        0x080008fe:    bd10        ..      POP      {r4,pc}
    i.LL_SetSystemCoreClock
    LL_SetSystemCoreClock
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c
;;;261      SystemCoreClock = HCLKFrequency;
        0x08000900:    4901        .I      LDR      r1,[pc,#4] ; [0x8000908] = 0x20000000
        0x08000902:    6008        .`      STR      r0,[r1,#0]
;;;262    }
        0x08000904:    4770        pG      BX       lr
    $d
        0x08000906:    0000        ..      DCW    0
        0x08000908:    20000000    ...     DCD    536870912
    $t
    i.LL_TIM_BDTR_Init
    LL_TIM_BDTR_Init
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_tim.c
;;;715    {
        0x0800090c:    b510        ..      PUSH     {r4,lr}
        0x0800090e:    4603        .F      MOV      r3,r0
        0x08000910:    460a        .F      MOV      r2,r1
;;;716      uint32_t tmpbdtr = 0;
        0x08000912:    2100        .!      MOVS     r1,#0
;;;717    
;;;718      /* Check the parameters */
;;;719      assert_param(IS_TIM_BREAK_INSTANCE(TIMx));
;;;720      assert_param(IS_LL_TIM_OSSR_STATE(TIM_BDTRInitStruct->OSSRState));
;;;721      assert_param(IS_LL_TIM_OSSI_STATE(TIM_BDTRInitStruct->OSSIState));
;;;722      assert_param(IS_LL_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->LockLevel));
;;;723      assert_param(IS_LL_TIM_BREAK_STATE(TIM_BDTRInitStruct->BreakState));
;;;724      assert_param(IS_LL_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->BreakPolarity));
;;;725      assert_param(IS_LL_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->AutomaticOutput));
;;;726    
;;;727      /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
;;;728      the OSSI State, the dead time value and the Automatic Output Enable Bit */
;;;729    
;;;730      /* Set the BDTR bits */
;;;731      MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
        0x08000914:    7b14        .{      LDRB     r4,[r2,#0xc]
        0x08000916:    4621        !F      MOV      r1,r4
;;;732      MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
        0x08000918:    6890        .h      LDR      r0,[r2,#8]
        0x0800091a:    4301        .C      ORRS     r1,r1,r0
;;;733      MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
        0x0800091c:    f4216080    !..`    BIC      r0,r1,#0x400
        0x08000920:    6854        Th      LDR      r4,[r2,#4]
        0x08000922:    ea400104    @...    ORR      r1,r0,r4
;;;734      MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
        0x08000926:    f4216000    !..`    BIC      r0,r1,#0x800
        0x0800092a:    6814        .h      LDR      r4,[r2,#0]
        0x0800092c:    ea400104    @...    ORR      r1,r0,r4
;;;735      MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
        0x08000930:    f4215080    !..P    BIC      r0,r1,#0x1000
        0x08000934:    89d4        ..      LDRH     r4,[r2,#0xe]
        0x08000936:    ea400104    @...    ORR      r1,r0,r4
;;;736      MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
        0x0800093a:    f4215000    !..P    BIC      r0,r1,#0x2000
        0x0800093e:    6914        .i      LDR      r4,[r2,#0x10]
        0x08000940:    ea400104    @...    ORR      r1,r0,r4
;;;737      MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
        0x08000944:    f4214080    !..@    BIC      r0,r1,#0x4000
        0x08000948:    6954        Ti      LDR      r4,[r2,#0x14]
        0x0800094a:    ea400104    @...    ORR      r1,r0,r4
;;;738      MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
        0x0800094e:    f4214000    !..@    BIC      r0,r1,#0x8000
        0x08000952:    6954        Ti      LDR      r4,[r2,#0x14]
        0x08000954:    ea400104    @...    ORR      r1,r0,r4
;;;739    
;;;740      /* Set TIMx_BDTR */
;;;741      LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
        0x08000958:    6459        Yd      STR      r1,[r3,#0x44]
;;;742    
;;;743      return SUCCESS;
        0x0800095a:    2001        .       MOVS     r0,#1
;;;744    }
        0x0800095c:    bd10        ..      POP      {r4,pc}
    i.LL_TIM_CC_DisableChannel
    LL_TIM_CC_DisableChannel
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h
;;;1515     CLEAR_BIT(TIMx->CCER, Channels);
        0x0800095e:    6a02        .j      LDR      r2,[r0,#0x20]
        0x08000960:    438a        .C      BICS     r2,r2,r1
        0x08000962:    6202        .b      STR      r2,[r0,#0x20]
;;;1516   }
        0x08000964:    4770        pG      BX       lr
    i.LL_TIM_CC_EnableChannel
    LL_TIM_CC_EnableChannel
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h (1490)
        0x08000966:    6a02        .j      LDR      r2,[r0,#0x20]
        0x08000968:    430a        .C      ORRS     r2,r2,r1
        0x0800096a:    6202        .b      STR      r2,[r0,#0x20]
;;;1491   }
        0x0800096c:    4770        pG      BX       lr
    i.LL_TIM_DisableARRPreload
    LL_TIM_DisableARRPreload
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h (1206)
        0x0800096e:    6801        .h      LDR      r1,[r0,#0]
        0x08000970:    f0210180    !...    BIC      r1,r1,#0x80
        0x08000974:    6001        .`      STR      r1,[r0,#0]
;;;1207   }
        0x08000976:    4770        pG      BX       lr
    i.LL_TIM_DisableMasterSlaveMode
    LL_TIM_DisableMasterSlaveMode
;;;1208   
;;;1209   /**
;;;1210     * @brief  Indicates whether auto-reload (ARR) preload is enabled.
;;;1211     * @rmtoll CR1          ARPE          LL_TIM_IsEnabledARRPreload
;;;1212     * @param  TIMx Timer instance
;;;1213     * @retval State of bit (1 or 0).
;;;1214     */
;;;1215   __STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(TIM_TypeDef *TIMx)
;;;1216   {
;;;1217     return (READ_BIT(TIMx->CR1, TIM_CR1_ARPE) == (TIM_CR1_ARPE));
;;;1218   }
;;;1219   
;;;1220   /**
;;;1221     * @brief  Set the division ratio between the timer clock  and the sampling clock used by the dead-time generators (when supported) and the digital filters.
;;;1222     * @note Macro @ref IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
;;;1223     *       whether or not the clock division feature is supported by the timer
;;;1224     *       instance.
;;;1225     * @rmtoll CR1          CKD           LL_TIM_SetClockDivision
;;;1226     * @param  TIMx Timer instance
;;;1227     * @param  ClockDivision This parameter can be one of the following values:
;;;1228     *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
;;;1229     *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
;;;1230     *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
;;;1231     * @retval None
;;;1232     */
;;;1233   __STATIC_INLINE void LL_TIM_SetClockDivision(TIM_TypeDef *TIMx, uint32_t ClockDivision)
;;;1234   {
;;;1235     MODIFY_REG(TIMx->CR1, TIM_CR1_CKD, ClockDivision);
;;;1236   }
;;;1237   
;;;1238   /**
;;;1239     * @brief  Get the actual division ratio between the timer clock  and the sampling clock used by the dead-time generators (when supported) and the digital filters.
;;;1240     * @note Macro @ref IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
;;;1241     *       whether or not the clock division feature is supported by the timer
;;;1242     *       instance.
;;;1243     * @rmtoll CR1          CKD           LL_TIM_GetClockDivision
;;;1244     * @param  TIMx Timer instance
;;;1245     * @retval Returned value can be one of the following values:
;;;1246     *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
;;;1247     *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
;;;1248     *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
;;;1249     */
;;;1250   __STATIC_INLINE uint32_t LL_TIM_GetClockDivision(TIM_TypeDef *TIMx)
;;;1251   {
;;;1252     return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CKD));
;;;1253   }
;;;1254   
;;;1255   /**
;;;1256     * @brief  Set the counter value.
;;;1257     * @rmtoll CNT          CNT           LL_TIM_SetCounter
;;;1258     * @param  TIMx Timer instance
;;;1259     * @param  Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF)
;;;1260     * @retval None
;;;1261     */
;;;1262   __STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)
;;;1263   {
;;;1264     WRITE_REG(TIMx->CNT, Counter);
;;;1265   }
;;;1266   
;;;1267   /**
;;;1268     * @brief  Get the counter value.
;;;1269     * @rmtoll CNT          CNT           LL_TIM_GetCounter
;;;1270     * @param  TIMx Timer instance
;;;1271     * @retval Counter value (between Min_Data=0 and Max_Data=0xFFFF)
;;;1272     */
;;;1273   __STATIC_INLINE uint32_t LL_TIM_GetCounter(TIM_TypeDef *TIMx)
;;;1274   {
;;;1275     return (uint32_t)(READ_REG(TIMx->CNT));
;;;1276   }
;;;1277   
;;;1278   /**
;;;1279     * @brief  Get the current direction of the counter
;;;1280     * @rmtoll CR1          DIR           LL_TIM_GetDirection
;;;1281     * @param  TIMx Timer instance
;;;1282     * @retval Returned value can be one of the following values:
;;;1283     *         @arg @ref LL_TIM_COUNTERDIRECTION_UP
;;;1284     *         @arg @ref LL_TIM_COUNTERDIRECTION_DOWN
;;;1285     */
;;;1286   __STATIC_INLINE uint32_t LL_TIM_GetDirection(TIM_TypeDef *TIMx)
;;;1287   {
;;;1288     return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
;;;1289   }
;;;1290   
;;;1291   /**
;;;1292     * @brief  Set the prescaler value.
;;;1293     * @note The counter clock frequency CK_CNT is equal to fCK_PSC / (PSC[15:0] + 1).
;;;1294     * @note The prescaler can be changed on the fly as this control register is buffered. The new
;;;1295     *       prescaler ratio is taken into account at the next update event.
;;;1296     * @note Helper macro @ref __LL_TIM_CALC_PSC can be used to calculate the Prescaler parameter
;;;1297     * @rmtoll PSC          PSC           LL_TIM_SetPrescaler
;;;1298     * @param  TIMx Timer instance
;;;1299     * @param  Prescaler between Min_Data=0 and Max_Data=65535
;;;1300     * @retval None
;;;1301     */
;;;1302   __STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
;;;1303   {
;;;1304     WRITE_REG(TIMx->PSC, Prescaler);
;;;1305   }
;;;1306   
;;;1307   /**
;;;1308     * @brief  Get the prescaler value.
;;;1309     * @rmtoll PSC          PSC           LL_TIM_GetPrescaler
;;;1310     * @param  TIMx Timer instance
;;;1311     * @retval  Prescaler value between Min_Data=0 and Max_Data=65535
;;;1312     */
;;;1313   __STATIC_INLINE uint32_t LL_TIM_GetPrescaler(TIM_TypeDef *TIMx)
;;;1314   {
;;;1315     return (uint32_t)(READ_REG(TIMx->PSC));
;;;1316   }
;;;1317   
;;;1318   /**
;;;1319     * @brief  Set the auto-reload value.
;;;1320     * @note The counter is blocked while the auto-reload value is null.
;;;1321     * @note Helper macro @ref __LL_TIM_CALC_ARR can be used to calculate the AutoReload parameter
;;;1322     * @rmtoll ARR          ARR           LL_TIM_SetAutoReload
;;;1323     * @param  TIMx Timer instance
;;;1324     * @param  AutoReload between Min_Data=0 and Max_Data=65535
;;;1325     * @retval None
;;;1326     */
;;;1327   __STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
;;;1328   {
;;;1329     WRITE_REG(TIMx->ARR, AutoReload);
;;;1330   }
;;;1331   
;;;1332   /**
;;;1333     * @brief  Get the auto-reload value.
;;;1334     * @rmtoll ARR          ARR           LL_TIM_GetAutoReload
;;;1335     * @param  TIMx Timer instance
;;;1336     * @retval Auto-reload value
;;;1337     */
;;;1338   __STATIC_INLINE uint32_t LL_TIM_GetAutoReload(TIM_TypeDef *TIMx)
;;;1339   {
;;;1340     return (uint32_t)(READ_REG(TIMx->ARR));
;;;1341   }
;;;1342   
;;;1343   /**
;;;1344     * @brief  Set the repetition counter value.
;;;1345     * @note Macro @ref IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
;;;1346     *       whether or not a timer instance supports a repetition counter.
;;;1347     * @rmtoll RCR          REP           LL_TIM_SetRepetitionCounter
;;;1348     * @param  TIMx Timer instance
;;;1349     * @param  RepetitionCounter between Min_Data=0 and Max_Data=255
;;;1350     * @retval None
;;;1351     */
;;;1352   __STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
;;;1353   {
;;;1354     WRITE_REG(TIMx->RCR, RepetitionCounter);
;;;1355   }
;;;1356   
;;;1357   /**
;;;1358     * @brief  Get the repetition counter value.
;;;1359     * @note Macro @ref IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
;;;1360     *       whether or not a timer instance supports a repetition counter.
;;;1361     * @rmtoll RCR          REP           LL_TIM_GetRepetitionCounter
;;;1362     * @param  TIMx Timer instance
;;;1363     * @retval Repetition counter value
;;;1364     */
;;;1365   __STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(TIM_TypeDef *TIMx)
;;;1366   {
;;;1367     return (uint32_t)(READ_REG(TIMx->RCR));
;;;1368   }
;;;1369   
;;;1370   /**
;;;1371     * @}
;;;1372     */
;;;1373   
;;;1374   /** @defgroup TIM_LL_EF_Capture_Compare Capture Compare configuration
;;;1375     * @{
;;;1376     */
;;;1377   /**
;;;1378     * @brief  Enable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
;;;1379     * @note CCxE, CCxNE and OCxM bits are preloaded, after having been written,
;;;1380     *       they are updated only when a commutation event (COM) occurs.
;;;1381     * @note Only on channels that have a complementary output.
;;;1382     * @note Macro @ref IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
;;;1383     *       whether or not a timer instance is able to generate a commutation event.
;;;1384     * @rmtoll CR2          CCPC          LL_TIM_CC_EnablePreload
;;;1385     * @param  TIMx Timer instance
;;;1386     * @retval None
;;;1387     */
;;;1388   __STATIC_INLINE void LL_TIM_CC_EnablePreload(TIM_TypeDef *TIMx)
;;;1389   {
;;;1390     SET_BIT(TIMx->CR2, TIM_CR2_CCPC);
;;;1391   }
;;;1392   
;;;1393   /**
;;;1394     * @brief  Disable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
;;;1395     * @note Macro @ref IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
;;;1396     *       whether or not a timer instance is able to generate a commutation event.
;;;1397     * @rmtoll CR2          CCPC          LL_TIM_CC_DisablePreload
;;;1398     * @param  TIMx Timer instance
;;;1399     * @retval None
;;;1400     */
;;;1401   __STATIC_INLINE void LL_TIM_CC_DisablePreload(TIM_TypeDef *TIMx)
;;;1402   {
;;;1403     CLEAR_BIT(TIMx->CR2, TIM_CR2_CCPC);
;;;1404   }
;;;1405   
;;;1406   /**
;;;1407     * @brief  Set the updated source of the capture/compare control bits (CCxE, CCxNE and OCxM).
;;;1408     * @note Macro @ref IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
;;;1409     *       whether or not a timer instance is able to generate a commutation event.
;;;1410     * @rmtoll CR2          CCUS          LL_TIM_CC_SetUpdate
;;;1411     * @param  TIMx Timer instance
;;;1412     * @param  CCUpdateSource This parameter can be one of the following values:
;;;1413     *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_ONLY
;;;1414     *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI
;;;1415     * @retval None
;;;1416     */
;;;1417   __STATIC_INLINE void LL_TIM_CC_SetUpdate(TIM_TypeDef *TIMx, uint32_t CCUpdateSource)
;;;1418   {
;;;1419     MODIFY_REG(TIMx->CR2, TIM_CR2_CCUS, CCUpdateSource);
;;;1420   }
;;;1421   
;;;1422   /**
;;;1423     * @brief  Set the trigger of the capture/compare DMA request.
;;;1424     * @rmtoll CR2          CCDS          LL_TIM_CC_SetDMAReqTrigger
;;;1425     * @param  TIMx Timer instance
;;;1426     * @param  DMAReqTrigger This parameter can be one of the following values:
;;;1427     *         @arg @ref LL_TIM_CCDMAREQUEST_CC
;;;1428     *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
;;;1429     * @retval None
;;;1430     */
;;;1431   __STATIC_INLINE void LL_TIM_CC_SetDMAReqTrigger(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger)
;;;1432   {
;;;1433     MODIFY_REG(TIMx->CR2, TIM_CR2_CCDS, DMAReqTrigger);
;;;1434   }
;;;1435   
;;;1436   /**
;;;1437     * @brief  Get actual trigger of the capture/compare DMA request.
;;;1438     * @rmtoll CR2          CCDS          LL_TIM_CC_GetDMAReqTrigger
;;;1439     * @param  TIMx Timer instance
;;;1440     * @retval Returned value can be one of the following values:
;;;1441     *         @arg @ref LL_TIM_CCDMAREQUEST_CC
;;;1442     *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
;;;1443     */
;;;1444   __STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(TIM_TypeDef *TIMx)
;;;1445   {
;;;1446     return (uint32_t)(READ_BIT(TIMx->CR2, TIM_CR2_CCDS));
;;;1447   }
;;;1448   
;;;1449   /**
;;;1450     * @brief  Set the lock level to freeze the
;;;1451     *         configuration of several capture/compare parameters.
;;;1452     * @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
;;;1453     *       the lock mechanism is supported by a timer instance.
;;;1454     * @rmtoll BDTR         LOCK          LL_TIM_CC_SetLockLevel
;;;1455     * @param  TIMx Timer instance
;;;1456     * @param  LockLevel This parameter can be one of the following values:
;;;1457     *         @arg @ref LL_TIM_LOCKLEVEL_OFF
;;;1458     *         @arg @ref LL_TIM_LOCKLEVEL_1
;;;1459     *         @arg @ref LL_TIM_LOCKLEVEL_2
;;;1460     *         @arg @ref LL_TIM_LOCKLEVEL_3
;;;1461     * @retval None
;;;1462     */
;;;1463   __STATIC_INLINE void LL_TIM_CC_SetLockLevel(TIM_TypeDef *TIMx, uint32_t LockLevel)
;;;1464   {
;;;1465     MODIFY_REG(TIMx->BDTR, TIM_BDTR_LOCK, LockLevel);
;;;1466   }
;;;1467   
;;;1468   /**
;;;1469     * @brief  Enable capture/compare channels.
;;;1470     * @rmtoll CCER         CC1E          LL_TIM_CC_EnableChannel\n
;;;1471     *         CCER         CC1NE         LL_TIM_CC_EnableChannel\n
;;;1472     *         CCER         CC2E          LL_TIM_CC_EnableChannel\n
;;;1473     *         CCER         CC2NE         LL_TIM_CC_EnableChannel\n
;;;1474     *         CCER         CC3E          LL_TIM_CC_EnableChannel\n
;;;1475     *         CCER         CC3NE         LL_TIM_CC_EnableChannel\n
;;;1476     *         CCER         CC4E          LL_TIM_CC_EnableChannel
;;;1477     * @param  TIMx Timer instance
;;;1478     * @param  Channels This parameter can be a combination of the following values:
;;;1479     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1480     *         @arg @ref LL_TIM_CHANNEL_CH1N
;;;1481     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1482     *         @arg @ref LL_TIM_CHANNEL_CH2N
;;;1483     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1484     *         @arg @ref LL_TIM_CHANNEL_CH3N
;;;1485     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1486     * @retval None
;;;1487     */
;;;1488   __STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
;;;1489   {
;;;1490     SET_BIT(TIMx->CCER, Channels);
;;;1491   }
;;;1492   
;;;1493   /**
;;;1494     * @brief  Disable capture/compare channels.
;;;1495     * @rmtoll CCER         CC1E          LL_TIM_CC_DisableChannel\n
;;;1496     *         CCER         CC1NE         LL_TIM_CC_DisableChannel\n
;;;1497     *         CCER         CC2E          LL_TIM_CC_DisableChannel\n
;;;1498     *         CCER         CC2NE         LL_TIM_CC_DisableChannel\n
;;;1499     *         CCER         CC3E          LL_TIM_CC_DisableChannel\n
;;;1500     *         CCER         CC3NE         LL_TIM_CC_DisableChannel\n
;;;1501     *         CCER         CC4E          LL_TIM_CC_DisableChannel
;;;1502     * @param  TIMx Timer instance
;;;1503     * @param  Channels This parameter can be a combination of the following values:
;;;1504     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1505     *         @arg @ref LL_TIM_CHANNEL_CH1N
;;;1506     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1507     *         @arg @ref LL_TIM_CHANNEL_CH2N
;;;1508     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1509     *         @arg @ref LL_TIM_CHANNEL_CH3N
;;;1510     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1511     * @retval None
;;;1512     */
;;;1513   __STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
;;;1514   {
;;;1515     CLEAR_BIT(TIMx->CCER, Channels);
;;;1516   }
;;;1517   
;;;1518   /**
;;;1519     * @brief  Indicate whether channel(s) is(are) enabled.
;;;1520     * @rmtoll CCER         CC1E          LL_TIM_CC_IsEnabledChannel\n
;;;1521     *         CCER         CC1NE         LL_TIM_CC_IsEnabledChannel\n
;;;1522     *         CCER         CC2E          LL_TIM_CC_IsEnabledChannel\n
;;;1523     *         CCER         CC2NE         LL_TIM_CC_IsEnabledChannel\n
;;;1524     *         CCER         CC3E          LL_TIM_CC_IsEnabledChannel\n
;;;1525     *         CCER         CC3NE         LL_TIM_CC_IsEnabledChannel\n
;;;1526     *         CCER         CC4E          LL_TIM_CC_IsEnabledChannel
;;;1527     * @param  TIMx Timer instance
;;;1528     * @param  Channels This parameter can be a combination of the following values:
;;;1529     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1530     *         @arg @ref LL_TIM_CHANNEL_CH1N
;;;1531     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1532     *         @arg @ref LL_TIM_CHANNEL_CH2N
;;;1533     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1534     *         @arg @ref LL_TIM_CHANNEL_CH3N
;;;1535     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1536     * @retval State of bit (1 or 0).
;;;1537     */
;;;1538   __STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(TIM_TypeDef *TIMx, uint32_t Channels)
;;;1539   {
;;;1540     return (READ_BIT(TIMx->CCER, Channels) == (Channels));
;;;1541   }
;;;1542   
;;;1543   /**
;;;1544     * @}
;;;1545     */
;;;1546   
;;;1547   /** @defgroup TIM_LL_EF_Output_Channel Output channel configuration
;;;1548     * @{
;;;1549     */
;;;1550   /**
;;;1551     * @brief  Configure an output channel.
;;;1552     * @rmtoll CCMR1        CC1S          LL_TIM_OC_ConfigOutput\n
;;;1553     *         CCMR1        CC2S          LL_TIM_OC_ConfigOutput\n
;;;1554     *         CCMR2        CC3S          LL_TIM_OC_ConfigOutput\n
;;;1555     *         CCMR2        CC4S          LL_TIM_OC_ConfigOutput\n
;;;1556     *         CCER         CC1P          LL_TIM_OC_ConfigOutput\n
;;;1557     *         CCER         CC2P          LL_TIM_OC_ConfigOutput\n
;;;1558     *         CCER         CC3P          LL_TIM_OC_ConfigOutput\n
;;;1559     *         CCER         CC4P          LL_TIM_OC_ConfigOutput\n
;;;1560     *         CR2          OIS1          LL_TIM_OC_ConfigOutput\n
;;;1561     *         CR2          OIS2          LL_TIM_OC_ConfigOutput\n
;;;1562     *         CR2          OIS3          LL_TIM_OC_ConfigOutput\n
;;;1563     *         CR2          OIS4          LL_TIM_OC_ConfigOutput
;;;1564     * @param  TIMx Timer instance
;;;1565     * @param  Channel This parameter can be one of the following values:
;;;1566     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1567     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1568     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1569     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1570     * @param  Configuration This parameter must be a combination of all the following values:
;;;1571     *         @arg @ref LL_TIM_OCPOLARITY_HIGH or @ref LL_TIM_OCPOLARITY_LOW
;;;1572     *         @arg @ref LL_TIM_OCIDLESTATE_LOW or @ref LL_TIM_OCIDLESTATE_HIGH
;;;1573     * @retval None
;;;1574     */
;;;1575   __STATIC_INLINE void LL_TIM_OC_ConfigOutput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)
;;;1576   {
;;;1577     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1578     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;1579     CLEAR_BIT(*pReg, (TIM_CCMR1_CC1S << SHIFT_TAB_OCxx[iChannel]));
;;;1580     MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),
;;;1581                (Configuration & TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]);
;;;1582     MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]),
;;;1583                (Configuration & TIM_CR2_OIS1) << SHIFT_TAB_OISx[iChannel]);
;;;1584   }
;;;1585   
;;;1586   /**
;;;1587     * @brief  Define the behavior of the output reference signal OCxREF from which
;;;1588     *         OCx and OCxN (when relevant) are derived.
;;;1589     * @rmtoll CCMR1        OC1M          LL_TIM_OC_SetMode\n
;;;1590     *         CCMR1        OC2M          LL_TIM_OC_SetMode\n
;;;1591     *         CCMR2        OC3M          LL_TIM_OC_SetMode\n
;;;1592     *         CCMR2        OC4M          LL_TIM_OC_SetMode
;;;1593     * @param  TIMx Timer instance
;;;1594     * @param  Channel This parameter can be one of the following values:
;;;1595     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1596     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1597     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1598     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1599     * @param  Mode This parameter can be one of the following values:
;;;1600     *         @arg @ref LL_TIM_OCMODE_FROZEN
;;;1601     *         @arg @ref LL_TIM_OCMODE_ACTIVE
;;;1602     *         @arg @ref LL_TIM_OCMODE_INACTIVE
;;;1603     *         @arg @ref LL_TIM_OCMODE_TOGGLE
;;;1604     *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
;;;1605     *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
;;;1606     *         @arg @ref LL_TIM_OCMODE_PWM1
;;;1607     *         @arg @ref LL_TIM_OCMODE_PWM2
;;;1608     * @retval None
;;;1609     */
;;;1610   __STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
;;;1611   {
;;;1612     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1613     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;1614     MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
;;;1615   }
;;;1616   
;;;1617   /**
;;;1618     * @brief  Get the output compare mode of an output channel.
;;;1619     * @rmtoll CCMR1        OC1M          LL_TIM_OC_GetMode\n
;;;1620     *         CCMR1        OC2M          LL_TIM_OC_GetMode\n
;;;1621     *         CCMR2        OC3M          LL_TIM_OC_GetMode\n
;;;1622     *         CCMR2        OC4M          LL_TIM_OC_GetMode
;;;1623     * @param  TIMx Timer instance
;;;1624     * @param  Channel This parameter can be one of the following values:
;;;1625     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1626     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1627     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1628     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1629     * @retval Returned value can be one of the following values:
;;;1630     *         @arg @ref LL_TIM_OCMODE_FROZEN
;;;1631     *         @arg @ref LL_TIM_OCMODE_ACTIVE
;;;1632     *         @arg @ref LL_TIM_OCMODE_INACTIVE
;;;1633     *         @arg @ref LL_TIM_OCMODE_TOGGLE
;;;1634     *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
;;;1635     *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
;;;1636     *         @arg @ref LL_TIM_OCMODE_PWM1
;;;1637     *         @arg @ref LL_TIM_OCMODE_PWM2
;;;1638     */
;;;1639   __STATIC_INLINE uint32_t LL_TIM_OC_GetMode(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1640   {
;;;1641     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1642     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;1643     return (READ_BIT(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel])) >> SHIFT_TAB_OCxx[iChannel]);
;;;1644   }
;;;1645   
;;;1646   /**
;;;1647     * @brief  Set the polarity of an output channel.
;;;1648     * @rmtoll CCER         CC1P          LL_TIM_OC_SetPolarity\n
;;;1649     *         CCER         CC1NP         LL_TIM_OC_SetPolarity\n
;;;1650     *         CCER         CC2P          LL_TIM_OC_SetPolarity\n
;;;1651     *         CCER         CC2NP         LL_TIM_OC_SetPolarity\n
;;;1652     *         CCER         CC3P          LL_TIM_OC_SetPolarity\n
;;;1653     *         CCER         CC3NP         LL_TIM_OC_SetPolarity\n
;;;1654     *         CCER         CC4P          LL_TIM_OC_SetPolarity
;;;1655     * @param  TIMx Timer instance
;;;1656     * @param  Channel This parameter can be one of the following values:
;;;1657     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1658     *         @arg @ref LL_TIM_CHANNEL_CH1N
;;;1659     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1660     *         @arg @ref LL_TIM_CHANNEL_CH2N
;;;1661     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1662     *         @arg @ref LL_TIM_CHANNEL_CH3N
;;;1663     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1664     * @param  Polarity This parameter can be one of the following values:
;;;1665     *         @arg @ref LL_TIM_OCPOLARITY_HIGH
;;;1666     *         @arg @ref LL_TIM_OCPOLARITY_LOW
;;;1667     * @retval None
;;;1668     */
;;;1669   __STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
;;;1670   {
;;;1671     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1672     MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
;;;1673   }
;;;1674   
;;;1675   /**
;;;1676     * @brief  Get the polarity of an output channel.
;;;1677     * @rmtoll CCER         CC1P          LL_TIM_OC_GetPolarity\n
;;;1678     *         CCER         CC1NP         LL_TIM_OC_GetPolarity\n
;;;1679     *         CCER         CC2P          LL_TIM_OC_GetPolarity\n
;;;1680     *         CCER         CC2NP         LL_TIM_OC_GetPolarity\n
;;;1681     *         CCER         CC3P          LL_TIM_OC_GetPolarity\n
;;;1682     *         CCER         CC3NP         LL_TIM_OC_GetPolarity\n
;;;1683     *         CCER         CC4P          LL_TIM_OC_GetPolarity
;;;1684     * @param  TIMx Timer instance
;;;1685     * @param  Channel This parameter can be one of the following values:
;;;1686     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1687     *         @arg @ref LL_TIM_CHANNEL_CH1N
;;;1688     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1689     *         @arg @ref LL_TIM_CHANNEL_CH2N
;;;1690     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1691     *         @arg @ref LL_TIM_CHANNEL_CH3N
;;;1692     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1693     * @retval Returned value can be one of the following values:
;;;1694     *         @arg @ref LL_TIM_OCPOLARITY_HIGH
;;;1695     *         @arg @ref LL_TIM_OCPOLARITY_LOW
;;;1696     */
;;;1697   __STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1698   {
;;;1699     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1700     return (READ_BIT(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel])) >> SHIFT_TAB_CCxP[iChannel]);
;;;1701   }
;;;1702   
;;;1703   /**
;;;1704     * @brief  Set the IDLE state of an output channel
;;;1705     * @note This function is significant only for the timer instances
;;;1706     *       supporting the break feature. Macro @ref IS_TIM_BREAK_INSTANCE(TIMx)
;;;1707     *       can be used to check whether or not a timer instance provides
;;;1708     *       a break input.
;;;1709     * @rmtoll CR2         OIS1          LL_TIM_OC_SetIdleState\n
;;;1710     *         CR2         OIS1N         LL_TIM_OC_SetIdleState\n
;;;1711     *         CR2         OIS2          LL_TIM_OC_SetIdleState\n
;;;1712     *         CR2         OIS2N         LL_TIM_OC_SetIdleState\n
;;;1713     *         CR2         OIS3          LL_TIM_OC_SetIdleState\n
;;;1714     *         CR2         OIS3N         LL_TIM_OC_SetIdleState\n
;;;1715     *         CR2         OIS4          LL_TIM_OC_SetIdleState
;;;1716     * @param  TIMx Timer instance
;;;1717     * @param  Channel This parameter can be one of the following values:
;;;1718     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1719     *         @arg @ref LL_TIM_CHANNEL_CH1N
;;;1720     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1721     *         @arg @ref LL_TIM_CHANNEL_CH2N
;;;1722     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1723     *         @arg @ref LL_TIM_CHANNEL_CH3N
;;;1724     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1725     * @param  IdleState This parameter can be one of the following values:
;;;1726     *         @arg @ref LL_TIM_OCIDLESTATE_LOW
;;;1727     *         @arg @ref LL_TIM_OCIDLESTATE_HIGH
;;;1728     * @retval None
;;;1729     */
;;;1730   __STATIC_INLINE void LL_TIM_OC_SetIdleState(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState)
;;;1731   {
;;;1732     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1733     MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]),  IdleState << SHIFT_TAB_OISx[iChannel]);
;;;1734   }
;;;1735   
;;;1736   /**
;;;1737     * @brief  Get the IDLE state of an output channel
;;;1738     * @rmtoll CR2         OIS1          LL_TIM_OC_GetIdleState\n
;;;1739     *         CR2         OIS1N         LL_TIM_OC_GetIdleState\n
;;;1740     *         CR2         OIS2          LL_TIM_OC_GetIdleState\n
;;;1741     *         CR2         OIS2N         LL_TIM_OC_GetIdleState\n
;;;1742     *         CR2         OIS3          LL_TIM_OC_GetIdleState\n
;;;1743     *         CR2         OIS3N         LL_TIM_OC_GetIdleState\n
;;;1744     *         CR2         OIS4          LL_TIM_OC_GetIdleState
;;;1745     * @param  TIMx Timer instance
;;;1746     * @param  Channel This parameter can be one of the following values:
;;;1747     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1748     *         @arg @ref LL_TIM_CHANNEL_CH1N
;;;1749     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1750     *         @arg @ref LL_TIM_CHANNEL_CH2N
;;;1751     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1752     *         @arg @ref LL_TIM_CHANNEL_CH3N
;;;1753     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1754     * @retval Returned value can be one of the following values:
;;;1755     *         @arg @ref LL_TIM_OCIDLESTATE_LOW
;;;1756     *         @arg @ref LL_TIM_OCIDLESTATE_HIGH
;;;1757     */
;;;1758   __STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1759   {
;;;1760     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1761     return (READ_BIT(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel])) >> SHIFT_TAB_OISx[iChannel]);
;;;1762   }
;;;1763   
;;;1764   /**
;;;1765     * @brief  Enable fast mode for the output channel.
;;;1766     * @note Acts only if the channel is configured in PWM1 or PWM2 mode.
;;;1767     * @rmtoll CCMR1        OC1FE          LL_TIM_OC_EnableFast\n
;;;1768     *         CCMR1        OC2FE          LL_TIM_OC_EnableFast\n
;;;1769     *         CCMR2        OC3FE          LL_TIM_OC_EnableFast\n
;;;1770     *         CCMR2        OC4FE          LL_TIM_OC_EnableFast
;;;1771     * @param  TIMx Timer instance
;;;1772     * @param  Channel This parameter can be one of the following values:
;;;1773     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1774     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1775     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1776     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1777     * @retval None
;;;1778     */
;;;1779   __STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1780   {
;;;1781     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1782     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;1783     SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
;;;1784   
;;;1785   }
;;;1786   
;;;1787   /**
;;;1788     * @brief  Disable fast mode for the output channel.
;;;1789     * @rmtoll CCMR1        OC1FE          LL_TIM_OC_DisableFast\n
;;;1790     *         CCMR1        OC2FE          LL_TIM_OC_DisableFast\n
;;;1791     *         CCMR2        OC3FE          LL_TIM_OC_DisableFast\n
;;;1792     *         CCMR2        OC4FE          LL_TIM_OC_DisableFast
;;;1793     * @param  TIMx Timer instance
;;;1794     * @param  Channel This parameter can be one of the following values:
;;;1795     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1796     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1797     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1798     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1799     * @retval None
;;;1800     */
;;;1801   __STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1802   {
;;;1803     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1804     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;1805     CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
;;;1806   
;;;1807   }
;;;1808   
;;;1809   /**
;;;1810     * @brief  Indicates whether fast mode is enabled for the output channel.
;;;1811     * @rmtoll CCMR1        OC1FE          LL_TIM_OC_IsEnabledFast\n
;;;1812     *         CCMR1        OC2FE          LL_TIM_OC_IsEnabledFast\n
;;;1813     *         CCMR2        OC3FE          LL_TIM_OC_IsEnabledFast\n
;;;1814     *         CCMR2        OC4FE          LL_TIM_OC_IsEnabledFast\n
;;;1815     * @param  TIMx Timer instance
;;;1816     * @param  Channel This parameter can be one of the following values:
;;;1817     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1818     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1819     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1820     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1821     * @retval State of bit (1 or 0).
;;;1822     */
;;;1823   __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1824   {
;;;1825     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1826     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;1827     register uint32_t bitfield = TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel];
;;;1828     return (READ_BIT(*pReg, bitfield) == bitfield);
;;;1829   }
;;;1830   
;;;1831   /**
;;;1832     * @brief  Enable compare register (TIMx_CCRx) preload for the output channel.
;;;1833     * @rmtoll CCMR1        OC1PE          LL_TIM_OC_EnablePreload\n
;;;1834     *         CCMR1        OC2PE          LL_TIM_OC_EnablePreload\n
;;;1835     *         CCMR2        OC3PE          LL_TIM_OC_EnablePreload\n
;;;1836     *         CCMR2        OC4PE          LL_TIM_OC_EnablePreload
;;;1837     * @param  TIMx Timer instance
;;;1838     * @param  Channel This parameter can be one of the following values:
;;;1839     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1840     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1841     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1842     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1843     * @retval None
;;;1844     */
;;;1845   __STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1846   {
;;;1847     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1848     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;1849     SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
;;;1850   }
;;;1851   
;;;1852   /**
;;;1853     * @brief  Disable compare register (TIMx_CCRx) preload for the output channel.
;;;1854     * @rmtoll CCMR1        OC1PE          LL_TIM_OC_DisablePreload\n
;;;1855     *         CCMR1        OC2PE          LL_TIM_OC_DisablePreload\n
;;;1856     *         CCMR2        OC3PE          LL_TIM_OC_DisablePreload\n
;;;1857     *         CCMR2        OC4PE          LL_TIM_OC_DisablePreload
;;;1858     * @param  TIMx Timer instance
;;;1859     * @param  Channel This parameter can be one of the following values:
;;;1860     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1861     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1862     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1863     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1864     * @retval None
;;;1865     */
;;;1866   __STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1867   {
;;;1868     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1869     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;1870     CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
;;;1871   }
;;;1872   
;;;1873   /**
;;;1874     * @brief  Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channel.
;;;1875     * @rmtoll CCMR1        OC1PE          LL_TIM_OC_IsEnabledPreload\n
;;;1876     *         CCMR1        OC2PE          LL_TIM_OC_IsEnabledPreload\n
;;;1877     *         CCMR2        OC3PE          LL_TIM_OC_IsEnabledPreload\n
;;;1878     *         CCMR2        OC4PE          LL_TIM_OC_IsEnabledPreload\n
;;;1879     * @param  TIMx Timer instance
;;;1880     * @param  Channel This parameter can be one of the following values:
;;;1881     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1882     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1883     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1884     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1885     * @retval State of bit (1 or 0).
;;;1886     */
;;;1887   __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1888   {
;;;1889     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1890     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;1891     register uint32_t bitfield = TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel];
;;;1892     return (READ_BIT(*pReg, bitfield) == bitfield);
;;;1893   }
;;;1894   
;;;1895   /**
;;;1896     * @brief  Enable clearing the output channel on an external event.
;;;1897     * @note This function can only be used in Output compare and PWM modes. It does not work in Forced mode.
;;;1898     * @note Macro @ref IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
;;;1899     *       or not a timer instance can clear the OCxREF signal on an external event.
;;;1900     * @rmtoll CCMR1        OC1CE          LL_TIM_OC_EnableClear\n
;;;1901     *         CCMR1        OC2CE          LL_TIM_OC_EnableClear\n
;;;1902     *         CCMR2        OC3CE          LL_TIM_OC_EnableClear\n
;;;1903     *         CCMR2        OC4CE          LL_TIM_OC_EnableClear
;;;1904     * @param  TIMx Timer instance
;;;1905     * @param  Channel This parameter can be one of the following values:
;;;1906     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1907     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1908     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1909     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1910     * @retval None
;;;1911     */
;;;1912   __STATIC_INLINE void LL_TIM_OC_EnableClear(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1913   {
;;;1914     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1915     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;1916     SET_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
;;;1917   }
;;;1918   
;;;1919   /**
;;;1920     * @brief  Disable clearing the output channel on an external event.
;;;1921     * @note Macro @ref IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
;;;1922     *       or not a timer instance can clear the OCxREF signal on an external event.
;;;1923     * @rmtoll CCMR1        OC1CE          LL_TIM_OC_DisableClear\n
;;;1924     *         CCMR1        OC2CE          LL_TIM_OC_DisableClear\n
;;;1925     *         CCMR2        OC3CE          LL_TIM_OC_DisableClear\n
;;;1926     *         CCMR2        OC4CE          LL_TIM_OC_DisableClear
;;;1927     * @param  TIMx Timer instance
;;;1928     * @param  Channel This parameter can be one of the following values:
;;;1929     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1930     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1931     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1932     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1933     * @retval None
;;;1934     */
;;;1935   __STATIC_INLINE void LL_TIM_OC_DisableClear(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1936   {
;;;1937     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1938     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;1939     CLEAR_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
;;;1940   }
;;;1941   
;;;1942   /**
;;;1943     * @brief  Indicates clearing the output channel on an external event is enabled for the output channel.
;;;1944     * @note This function enables clearing the output channel on an external event.
;;;1945     * @note This function can only be used in Output compare and PWM modes. It does not work in Forced mode.
;;;1946     * @note Macro @ref IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
;;;1947     *       or not a timer instance can clear the OCxREF signal on an external event.
;;;1948     * @rmtoll CCMR1        OC1CE          LL_TIM_OC_IsEnabledClear\n
;;;1949     *         CCMR1        OC2CE          LL_TIM_OC_IsEnabledClear\n
;;;1950     *         CCMR2        OC3CE          LL_TIM_OC_IsEnabledClear\n
;;;1951     *         CCMR2        OC4CE          LL_TIM_OC_IsEnabledClear\n
;;;1952     * @param  TIMx Timer instance
;;;1953     * @param  Channel This parameter can be one of the following values:
;;;1954     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1955     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1956     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1957     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1958     * @retval State of bit (1 or 0).
;;;1959     */
;;;1960   __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1961   {
;;;1962     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1963     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;1964     register uint32_t bitfield = TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel];
;;;1965     return (READ_BIT(*pReg, bitfield) == bitfield);
;;;1966   }
;;;1967   
;;;1968   /**
;;;1969     * @brief  Set the dead-time delay (delay inserted between the rising edge of the OCxREF signal and the rising edge if the Ocx and OCxN signals).
;;;1970     * @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
;;;1971     *       dead-time insertion feature is supported by a timer instance.
;;;1972     * @note Helper macro @ref __LL_TIM_CALC_DEADTIME can be used to calculate the DeadTime parameter
;;;1973     * @rmtoll BDTR         DTG           LL_TIM_OC_SetDeadTime
;;;1974     * @param  TIMx Timer instance
;;;1975     * @param  DeadTime between Min_Data=0 and Max_Data=255
;;;1976     * @retval None
;;;1977     */
;;;1978   __STATIC_INLINE void LL_TIM_OC_SetDeadTime(TIM_TypeDef *TIMx, uint32_t DeadTime)
;;;1979   {
;;;1980     MODIFY_REG(TIMx->BDTR, TIM_BDTR_DTG, DeadTime);
;;;1981   }
;;;1982   
;;;1983   /**
;;;1984     * @brief  Set compare value for output channel 1 (TIMx_CCR1).
;;;1985     * @note Macro @ref IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
;;;1986     *       output channel 1 is supported by a timer instance.
;;;1987     * @rmtoll CCR1         CCR1          LL_TIM_OC_SetCompareCH1
;;;1988     * @param  TIMx Timer instance
;;;1989     * @param  CompareValue between Min_Data=0 and Max_Data=65535
;;;1990     * @retval None
;;;1991     */
;;;1992   __STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
;;;1993   {
;;;1994     WRITE_REG(TIMx->CCR1, CompareValue);
;;;1995   }
;;;1996   
;;;1997   /**
;;;1998     * @brief  Set compare value for output channel 2 (TIMx_CCR2).
;;;1999     * @note Macro @ref IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
;;;2000     *       output channel 2 is supported by a timer instance.
;;;2001     * @rmtoll CCR2         CCR2          LL_TIM_OC_SetCompareCH2
;;;2002     * @param  TIMx Timer instance
;;;2003     * @param  CompareValue between Min_Data=0 and Max_Data=65535
;;;2004     * @retval None
;;;2005     */
;;;2006   __STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
;;;2007   {
;;;2008     WRITE_REG(TIMx->CCR2, CompareValue);
;;;2009   }
;;;2010   
;;;2011   /**
;;;2012     * @brief  Set compare value for output channel 3 (TIMx_CCR3).
;;;2013     * @note Macro @ref IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
;;;2014     *       output channel is supported by a timer instance.
;;;2015     * @rmtoll CCR3         CCR3          LL_TIM_OC_SetCompareCH3
;;;2016     * @param  TIMx Timer instance
;;;2017     * @param  CompareValue between Min_Data=0 and Max_Data=65535
;;;2018     * @retval None
;;;2019     */
;;;2020   __STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
;;;2021   {
;;;2022     WRITE_REG(TIMx->CCR3, CompareValue);
;;;2023   }
;;;2024   
;;;2025   /**
;;;2026     * @brief  Set compare value for output channel 4 (TIMx_CCR4).
;;;2027     * @note Macro @ref IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
;;;2028     *       output channel 4 is supported by a timer instance.
;;;2029     * @rmtoll CCR4         CCR4          LL_TIM_OC_SetCompareCH4
;;;2030     * @param  TIMx Timer instance
;;;2031     * @param  CompareValue between Min_Data=0 and Max_Data=65535
;;;2032     * @retval None
;;;2033     */
;;;2034   __STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
;;;2035   {
;;;2036     WRITE_REG(TIMx->CCR4, CompareValue);
;;;2037   }
;;;2038   
;;;2039   /**
;;;2040     * @brief  Get compare value (TIMx_CCR1) set for  output channel 1.
;;;2041     * @note Macro @ref IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
;;;2042     *       output channel 1 is supported by a timer instance.
;;;2043     * @rmtoll CCR1         CCR1          LL_TIM_OC_GetCompareCH1
;;;2044     * @param  TIMx Timer instance
;;;2045     * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
;;;2046     */
;;;2047   __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(TIM_TypeDef *TIMx)
;;;2048   {
;;;2049     return (uint32_t)(READ_REG(TIMx->CCR1));
;;;2050   }
;;;2051   
;;;2052   /**
;;;2053     * @brief  Get compare value (TIMx_CCR2) set for  output channel 2.
;;;2054     * @note Macro @ref IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
;;;2055     *       output channel 2 is supported by a timer instance.
;;;2056     * @rmtoll CCR2         CCR2          LL_TIM_OC_GetCompareCH2
;;;2057     * @param  TIMx Timer instance
;;;2058     * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
;;;2059     */
;;;2060   __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(TIM_TypeDef *TIMx)
;;;2061   {
;;;2062     return (uint32_t)(READ_REG(TIMx->CCR2));
;;;2063   }
;;;2064   
;;;2065   /**
;;;2066     * @brief  Get compare value (TIMx_CCR3) set for  output channel 3.
;;;2067     * @note Macro @ref IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
;;;2068     *       output channel 3 is supported by a timer instance.
;;;2069     * @rmtoll CCR3         CCR3          LL_TIM_OC_GetCompareCH3
;;;2070     * @param  TIMx Timer instance
;;;2071     * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
;;;2072     */
;;;2073   __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(TIM_TypeDef *TIMx)
;;;2074   {
;;;2075     return (uint32_t)(READ_REG(TIMx->CCR3));
;;;2076   }
;;;2077   
;;;2078   /**
;;;2079     * @brief  Get compare value (TIMx_CCR4) set for  output channel 4.
;;;2080     * @note Macro @ref IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
;;;2081     *       output channel 4 is supported by a timer instance.
;;;2082     * @rmtoll CCR4         CCR4          LL_TIM_OC_GetCompareCH4
;;;2083     * @param  TIMx Timer instance
;;;2084     * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
;;;2085     */
;;;2086   __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(TIM_TypeDef *TIMx)
;;;2087   {
;;;2088     return (uint32_t)(READ_REG(TIMx->CCR4));
;;;2089   }
;;;2090   
;;;2091   /**
;;;2092     * @}
;;;2093     */
;;;2094   
;;;2095   /** @defgroup TIM_LL_EF_Input_Channel Input channel configuration
;;;2096     * @{
;;;2097     */
;;;2098   /**
;;;2099     * @brief  Configure input channel.
;;;2100     * @rmtoll CCMR1        CC1S          LL_TIM_IC_Config\n
;;;2101     *         CCMR1        IC1PSC        LL_TIM_IC_Config\n
;;;2102     *         CCMR1        IC1F          LL_TIM_IC_Config\n
;;;2103     *         CCMR1        CC2S          LL_TIM_IC_Config\n
;;;2104     *         CCMR1        IC2PSC        LL_TIM_IC_Config\n
;;;2105     *         CCMR1        IC2F          LL_TIM_IC_Config\n
;;;2106     *         CCMR2        CC3S          LL_TIM_IC_Config\n
;;;2107     *         CCMR2        IC3PSC        LL_TIM_IC_Config\n
;;;2108     *         CCMR2        IC3F          LL_TIM_IC_Config\n
;;;2109     *         CCMR2        CC4S          LL_TIM_IC_Config\n
;;;2110     *         CCMR2        IC4PSC        LL_TIM_IC_Config\n
;;;2111     *         CCMR2        IC4F          LL_TIM_IC_Config\n
;;;2112     *         CCER         CC1P          LL_TIM_IC_Config\n
;;;2113     *         CCER         CC1NP         LL_TIM_IC_Config\n
;;;2114     *         CCER         CC2P          LL_TIM_IC_Config\n
;;;2115     *         CCER         CC2NP         LL_TIM_IC_Config\n
;;;2116     *         CCER         CC3P          LL_TIM_IC_Config\n
;;;2117     *         CCER         CC3NP         LL_TIM_IC_Config\n
;;;2118     *         CCER         CC4P          LL_TIM_IC_Config\n
;;;2119     * @param  TIMx Timer instance
;;;2120     * @param  Channel This parameter can be one of the following values:
;;;2121     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2122     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2123     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2124     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2125     * @param  Configuration This parameter must be a combination of all the following values:
;;;2126     *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI or @ref LL_TIM_ACTIVEINPUT_INDIRECTTI or @ref LL_TIM_ACTIVEINPUT_TRC
;;;2127     *         @arg @ref LL_TIM_ICPSC_DIV1 or ... or @ref LL_TIM_ICPSC_DIV8
;;;2128     *         @arg @ref LL_TIM_IC_FILTER_FDIV1 or ... or @ref LL_TIM_IC_FILTER_FDIV32_N8
;;;2129     *         @arg @ref LL_TIM_IC_POLARITY_RISING or @ref LL_TIM_IC_POLARITY_FALLING
;;;2130     * @retval None
;;;2131     */
;;;2132   __STATIC_INLINE void LL_TIM_IC_Config(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)
;;;2133   {
;;;2134     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2135     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;2136     MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]),
;;;2137                ((Configuration >> 16U) & (TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S))  << SHIFT_TAB_ICxx[iChannel]);
;;;2138     MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
;;;2139                (Configuration & (TIM_CCER_CC1NP | TIM_CCER_CC1P)) << SHIFT_TAB_CCxP[iChannel]);
;;;2140   }
;;;2141   
;;;2142   /**
;;;2143     * @brief  Set the active input.
;;;2144     * @rmtoll CCMR1        CC1S          LL_TIM_IC_SetActiveInput\n
;;;2145     *         CCMR1        CC2S          LL_TIM_IC_SetActiveInput\n
;;;2146     *         CCMR2        CC3S          LL_TIM_IC_SetActiveInput\n
;;;2147     *         CCMR2        CC4S          LL_TIM_IC_SetActiveInput
;;;2148     * @param  TIMx Timer instance
;;;2149     * @param  Channel This parameter can be one of the following values:
;;;2150     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2151     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2152     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2153     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2154     * @param  ICActiveInput This parameter can be one of the following values:
;;;2155     *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
;;;2156     *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
;;;2157     *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
;;;2158     * @retval None
;;;2159     */
;;;2160   __STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)
;;;2161   {
;;;2162     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2163     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;2164     MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
;;;2165   }
;;;2166   
;;;2167   /**
;;;2168     * @brief  Get the current active input.
;;;2169     * @rmtoll CCMR1        CC1S          LL_TIM_IC_GetActiveInput\n
;;;2170     *         CCMR1        CC2S          LL_TIM_IC_GetActiveInput\n
;;;2171     *         CCMR2        CC3S          LL_TIM_IC_GetActiveInput\n
;;;2172     *         CCMR2        CC4S          LL_TIM_IC_GetActiveInput
;;;2173     * @param  TIMx Timer instance
;;;2174     * @param  Channel This parameter can be one of the following values:
;;;2175     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2176     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2177     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2178     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2179     * @retval Returned value can be one of the following values:
;;;2180     *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
;;;2181     *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
;;;2182     *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
;;;2183     */
;;;2184   __STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel)
;;;2185   {
;;;2186     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2187     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;2188     return ((READ_BIT(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U);
;;;2189   }
;;;2190   
;;;2191   /**
;;;2192     * @brief  Set the prescaler of input channel.
;;;2193     * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_SetPrescaler\n
;;;2194     *         CCMR1        IC2PSC        LL_TIM_IC_SetPrescaler\n
;;;2195     *         CCMR2        IC3PSC        LL_TIM_IC_SetPrescaler\n
;;;2196     *         CCMR2        IC4PSC        LL_TIM_IC_SetPrescaler
;;;2197     * @param  TIMx Timer instance
;;;2198     * @param  Channel This parameter can be one of the following values:
;;;2199     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2200     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2201     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2202     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2203     * @param  ICPrescaler This parameter can be one of the following values:
;;;2204     *         @arg @ref LL_TIM_ICPSC_DIV1
;;;2205     *         @arg @ref LL_TIM_ICPSC_DIV2
;;;2206     *         @arg @ref LL_TIM_ICPSC_DIV4
;;;2207     *         @arg @ref LL_TIM_ICPSC_DIV8
;;;2208     * @retval None
;;;2209     */
;;;2210   __STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)
;;;2211   {
;;;2212     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2213     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;2214     MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
;;;2215   }
;;;2216   
;;;2217   /**
;;;2218     * @brief  Get the current prescaler value acting on an  input channel.
;;;2219     * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_GetPrescaler\n
;;;2220     *         CCMR1        IC2PSC        LL_TIM_IC_GetPrescaler\n
;;;2221     *         CCMR2        IC3PSC        LL_TIM_IC_GetPrescaler\n
;;;2222     *         CCMR2        IC4PSC        LL_TIM_IC_GetPrescaler
;;;2223     * @param  TIMx Timer instance
;;;2224     * @param  Channel This parameter can be one of the following values:
;;;2225     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2226     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2227     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2228     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2229     * @retval Returned value can be one of the following values:
;;;2230     *         @arg @ref LL_TIM_ICPSC_DIV1
;;;2231     *         @arg @ref LL_TIM_ICPSC_DIV2
;;;2232     *         @arg @ref LL_TIM_ICPSC_DIV4
;;;2233     *         @arg @ref LL_TIM_ICPSC_DIV8
;;;2234     */
;;;2235   __STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel)
;;;2236   {
;;;2237     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2238     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;2239     return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U);
;;;2240   }
;;;2241   
;;;2242   /**
;;;2243     * @brief  Set the input filter duration.
;;;2244     * @rmtoll CCMR1        IC1F          LL_TIM_IC_SetFilter\n
;;;2245     *         CCMR1        IC2F          LL_TIM_IC_SetFilter\n
;;;2246     *         CCMR2        IC3F          LL_TIM_IC_SetFilter\n
;;;2247     *         CCMR2        IC4F          LL_TIM_IC_SetFilter
;;;2248     * @param  TIMx Timer instance
;;;2249     * @param  Channel This parameter can be one of the following values:
;;;2250     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2251     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2252     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2253     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2254     * @param  ICFilter This parameter can be one of the following values:
;;;2255     *         @arg @ref LL_TIM_IC_FILTER_FDIV1
;;;2256     *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
;;;2257     *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
;;;2258     *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
;;;2259     *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
;;;2260     *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
;;;2261     *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
;;;2262     *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
;;;2263     *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
;;;2264     *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
;;;2265     *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
;;;2266     *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
;;;2267     *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
;;;2268     *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
;;;2269     *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
;;;2270     *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
;;;2271     * @retval None
;;;2272     */
;;;2273   __STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
;;;2274   {
;;;2275     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2276     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;2277     MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
;;;2278   }
;;;2279   
;;;2280   /**
;;;2281     * @brief  Get the input filter duration.
;;;2282     * @rmtoll CCMR1        IC1F          LL_TIM_IC_GetFilter\n
;;;2283     *         CCMR1        IC2F          LL_TIM_IC_GetFilter\n
;;;2284     *         CCMR2        IC3F          LL_TIM_IC_GetFilter\n
;;;2285     *         CCMR2        IC4F          LL_TIM_IC_GetFilter
;;;2286     * @param  TIMx Timer instance
;;;2287     * @param  Channel This parameter can be one of the following values:
;;;2288     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2289     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2290     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2291     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2292     * @retval Returned value can be one of the following values:
;;;2293     *         @arg @ref LL_TIM_IC_FILTER_FDIV1
;;;2294     *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
;;;2295     *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
;;;2296     *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
;;;2297     *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
;;;2298     *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
;;;2299     *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
;;;2300     *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
;;;2301     *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
;;;2302     *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
;;;2303     *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
;;;2304     *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
;;;2305     *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
;;;2306     *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
;;;2307     *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
;;;2308     *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
;;;2309     */
;;;2310   __STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(TIM_TypeDef *TIMx, uint32_t Channel)
;;;2311   {
;;;2312     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2313     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;2314     return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U);
;;;2315   }
;;;2316   
;;;2317   /**
;;;2318     * @brief  Set the input channel polarity.
;;;2319     * @rmtoll CCER         CC1P          LL_TIM_IC_SetPolarity\n
;;;2320     *         CCER         CC1NP         LL_TIM_IC_SetPolarity\n
;;;2321     *         CCER         CC2P          LL_TIM_IC_SetPolarity\n
;;;2322     *         CCER         CC2NP         LL_TIM_IC_SetPolarity\n
;;;2323     *         CCER         CC3P          LL_TIM_IC_SetPolarity\n
;;;2324     *         CCER         CC3NP         LL_TIM_IC_SetPolarity\n
;;;2325     *         CCER         CC4P          LL_TIM_IC_SetPolarity\n
;;;2326     * @param  TIMx Timer instance
;;;2327     * @param  Channel This parameter can be one of the following values:
;;;2328     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2329     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2330     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2331     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2332     * @param  ICPolarity This parameter can be one of the following values:
;;;2333     *         @arg @ref LL_TIM_IC_POLARITY_RISING
;;;2334     *         @arg @ref LL_TIM_IC_POLARITY_FALLING
;;;2335     * @retval None
;;;2336     */
;;;2337   __STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)
;;;2338   {
;;;2339     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2340     MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
;;;2341                ICPolarity << SHIFT_TAB_CCxP[iChannel]);
;;;2342   }
;;;2343   
;;;2344   /**
;;;2345     * @brief  Get the current input channel polarity.
;;;2346     * @rmtoll CCER         CC1P          LL_TIM_IC_GetPolarity\n
;;;2347     *         CCER         CC1NP         LL_TIM_IC_GetPolarity\n
;;;2348     *         CCER         CC2P          LL_TIM_IC_GetPolarity\n
;;;2349     *         CCER         CC2NP         LL_TIM_IC_GetPolarity\n
;;;2350     *         CCER         CC3P          LL_TIM_IC_GetPolarity\n
;;;2351     *         CCER         CC3NP         LL_TIM_IC_GetPolarity\n
;;;2352     *         CCER         CC4P          LL_TIM_IC_GetPolarity\n
;;;2353     * @param  TIMx Timer instance
;;;2354     * @param  Channel This parameter can be one of the following values:
;;;2355     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2356     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2357     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2358     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2359     * @retval Returned value can be one of the following values:
;;;2360     *         @arg @ref LL_TIM_IC_POLARITY_RISING
;;;2361     *         @arg @ref LL_TIM_IC_POLARITY_FALLING
;;;2362     */
;;;2363   __STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
;;;2364   {
;;;2365     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2366     return (READ_BIT(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel])) >>
;;;2367             SHIFT_TAB_CCxP[iChannel]);
;;;2368   }
;;;2369   
;;;2370   /**
;;;2371     * @brief  Connect the TIMx_CH1, CH2 and CH3 pins  to the TI1 input (XOR combination).
;;;2372     * @note Macro @ref IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
;;;2373     *       a timer instance provides an XOR input.
;;;2374     * @rmtoll CR2          TI1S          LL_TIM_IC_EnableXORCombination
;;;2375     * @param  TIMx Timer instance
;;;2376     * @retval None
;;;2377     */
;;;2378   __STATIC_INLINE void LL_TIM_IC_EnableXORCombination(TIM_TypeDef *TIMx)
;;;2379   {
;;;2380     SET_BIT(TIMx->CR2, TIM_CR2_TI1S);
;;;2381   }
;;;2382   
;;;2383   /**
;;;2384     * @brief  Disconnect the TIMx_CH1, CH2 and CH3 pins  from the TI1 input.
;;;2385     * @note Macro @ref IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
;;;2386     *       a timer instance provides an XOR input.
;;;2387     * @rmtoll CR2          TI1S          LL_TIM_IC_DisableXORCombination
;;;2388     * @param  TIMx Timer instance
;;;2389     * @retval None
;;;2390     */
;;;2391   __STATIC_INLINE void LL_TIM_IC_DisableXORCombination(TIM_TypeDef *TIMx)
;;;2392   {
;;;2393     CLEAR_BIT(TIMx->CR2, TIM_CR2_TI1S);
;;;2394   }
;;;2395   
;;;2396   /**
;;;2397     * @brief  Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input.
;;;2398     * @note Macro @ref IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
;;;2399     * a timer instance provides an XOR input.
;;;2400     * @rmtoll CR2          TI1S          LL_TIM_IC_IsEnabledXORCombination
;;;2401     * @param  TIMx Timer instance
;;;2402     * @retval State of bit (1 or 0).
;;;2403     */
;;;2404   __STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(TIM_TypeDef *TIMx)
;;;2405   {
;;;2406     return (READ_BIT(TIMx->CR2, TIM_CR2_TI1S) == (TIM_CR2_TI1S));
;;;2407   }
;;;2408   
;;;2409   /**
;;;2410     * @brief  Get captured value for input channel 1.
;;;2411     * @note Macro @ref IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
;;;2412     *       input channel 1 is supported by a timer instance.
;;;2413     * @rmtoll CCR1         CCR1          LL_TIM_IC_GetCaptureCH1
;;;2414     * @param  TIMx Timer instance
;;;2415     * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
;;;2416     */
;;;2417   __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(TIM_TypeDef *TIMx)
;;;2418   {
;;;2419     return (uint32_t)(READ_REG(TIMx->CCR1));
;;;2420   }
;;;2421   
;;;2422   /**
;;;2423     * @brief  Get captured value for input channel 2.
;;;2424     * @note Macro @ref IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
;;;2425     *       input channel 2 is supported by a timer instance.
;;;2426     * @rmtoll CCR2         CCR2          LL_TIM_IC_GetCaptureCH2
;;;2427     * @param  TIMx Timer instance
;;;2428     * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
;;;2429     */
;;;2430   __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(TIM_TypeDef *TIMx)
;;;2431   {
;;;2432     return (uint32_t)(READ_REG(TIMx->CCR2));
;;;2433   }
;;;2434   
;;;2435   /**
;;;2436     * @brief  Get captured value for input channel 3.
;;;2437     * @note Macro @ref IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
;;;2438     *       input channel 3 is supported by a timer instance.
;;;2439     * @rmtoll CCR3         CCR3          LL_TIM_IC_GetCaptureCH3
;;;2440     * @param  TIMx Timer instance
;;;2441     * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
;;;2442     */
;;;2443   __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(TIM_TypeDef *TIMx)
;;;2444   {
;;;2445     return (uint32_t)(READ_REG(TIMx->CCR3));
;;;2446   }
;;;2447   
;;;2448   /**
;;;2449     * @brief  Get captured value for input channel 4.
;;;2450     * @note Macro @ref IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
;;;2451     *       input channel 4 is supported by a timer instance.
;;;2452     * @rmtoll CCR4         CCR4          LL_TIM_IC_GetCaptureCH4
;;;2453     * @param  TIMx Timer instance
;;;2454     * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
;;;2455     */
;;;2456   __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(TIM_TypeDef *TIMx)
;;;2457   {
;;;2458     return (uint32_t)(READ_REG(TIMx->CCR4));
;;;2459   }
;;;2460   
;;;2461   /**
;;;2462     * @}
;;;2463     */
;;;2464   
;;;2465   /** @defgroup TIM_LL_EF_Clock_Selection Counter clock selection
;;;2466     * @{
;;;2467     */
;;;2468   /**
;;;2469     * @brief  Enable external clock mode 2.
;;;2470     * @note When external clock mode 2 is enabled the counter is clocked by any active edge on the ETRF signal.
;;;2471     * @note Macro @ref IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
;;;2472     *       whether or not a timer instance supports external clock mode2.
;;;2473     * @rmtoll SMCR         ECE           LL_TIM_EnableExternalClock
;;;2474     * @param  TIMx Timer instance
;;;2475     * @retval None
;;;2476     */
;;;2477   __STATIC_INLINE void LL_TIM_EnableExternalClock(TIM_TypeDef *TIMx)
;;;2478   {
;;;2479     SET_BIT(TIMx->SMCR, TIM_SMCR_ECE);
;;;2480   }
;;;2481   
;;;2482   /**
;;;2483     * @brief  Disable external clock mode 2.
;;;2484     * @note Macro @ref IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
;;;2485     *       whether or not a timer instance supports external clock mode2.
;;;2486     * @rmtoll SMCR         ECE           LL_TIM_DisableExternalClock
;;;2487     * @param  TIMx Timer instance
;;;2488     * @retval None
;;;2489     */
;;;2490   __STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx)
;;;2491   {
;;;2492     CLEAR_BIT(TIMx->SMCR, TIM_SMCR_ECE);
;;;2493   }
;;;2494   
;;;2495   /**
;;;2496     * @brief  Indicate whether external clock mode 2 is enabled.
;;;2497     * @note Macro @ref IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
;;;2498     *       whether or not a timer instance supports external clock mode2.
;;;2499     * @rmtoll SMCR         ECE           LL_TIM_IsEnabledExternalClock
;;;2500     * @param  TIMx Timer instance
;;;2501     * @retval State of bit (1 or 0).
;;;2502     */
;;;2503   __STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(TIM_TypeDef *TIMx)
;;;2504   {
;;;2505     return (READ_BIT(TIMx->SMCR, TIM_SMCR_ECE) == (TIM_SMCR_ECE));
;;;2506   }
;;;2507   
;;;2508   /**
;;;2509     * @brief  Set the clock source of the counter clock.
;;;2510     * @note when selected clock source is external clock mode 1, the timer input
;;;2511     *       the external clock is applied is selected by calling the @ref LL_TIM_SetTriggerInput()
;;;2512     *       function. This timer input must be configured by calling
;;;2513     *       the @ref LL_TIM_IC_Config() function.
;;;2514     * @note Macro @ref IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(TIMx) can be used to check
;;;2515     *       whether or not a timer instance supports external clock mode1.
;;;2516     * @note Macro @ref IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
;;;2517     *       whether or not a timer instance supports external clock mode2.
;;;2518     * @rmtoll SMCR         SMS           LL_TIM_SetClockSource\n
;;;2519     *         SMCR         ECE           LL_TIM_SetClockSource
;;;2520     * @param  TIMx Timer instance
;;;2521     * @param  ClockSource This parameter can be one of the following values:
;;;2522     *         @arg @ref LL_TIM_CLOCKSOURCE_INTERNAL
;;;2523     *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
;;;2524     *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
;;;2525     * @retval None
;;;2526     */
;;;2527   __STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
;;;2528   {
;;;2529     MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
;;;2530   }
;;;2531   
;;;2532   /**
;;;2533     * @brief  Set the encoder interface mode.
;;;2534     * @note Macro @ref IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx) can be used to check
;;;2535     *       whether or not a timer instance supports the encoder mode.
;;;2536     * @rmtoll SMCR         SMS           LL_TIM_SetEncoderMode
;;;2537     * @param  TIMx Timer instance
;;;2538     * @param  EncoderMode This parameter can be one of the following values:
;;;2539     *         @arg @ref LL_TIM_ENCODERMODE_X2_TI1
;;;2540     *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2
;;;2541     *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12
;;;2542     * @retval None
;;;2543     */
;;;2544   __STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
;;;2545   {
;;;2546     MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
;;;2547   }
;;;2548   
;;;2549   /**
;;;2550     * @}
;;;2551     */
;;;2552   
;;;2553   /** @defgroup TIM_LL_EF_Timer_Synchronization Timer synchronisation configuration
;;;2554     * @{
;;;2555     */
;;;2556   /**
;;;2557     * @brief  Set the trigger output (TRGO) used for timer synchronization .
;;;2558     * @note Macro @ref IS_TIM_MASTER_INSTANCE(TIMx) can be used to check
;;;2559     *       whether or not a timer instance can operate as a master timer.
;;;2560     * @rmtoll CR2          MMS           LL_TIM_SetTriggerOutput
;;;2561     * @param  TIMx Timer instance
;;;2562     * @param  TimerSynchronization This parameter can be one of the following values:
;;;2563     *         @arg @ref LL_TIM_TRGO_RESET
;;;2564     *         @arg @ref LL_TIM_TRGO_ENABLE
;;;2565     *         @arg @ref LL_TIM_TRGO_UPDATE
;;;2566     *         @arg @ref LL_TIM_TRGO_CC1IF
;;;2567     *         @arg @ref LL_TIM_TRGO_OC1REF
;;;2568     *         @arg @ref LL_TIM_TRGO_OC2REF
;;;2569     *         @arg @ref LL_TIM_TRGO_OC3REF
;;;2570     *         @arg @ref LL_TIM_TRGO_OC4REF
;;;2571     * @retval None
;;;2572     */
;;;2573   __STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
;;;2574   {
;;;2575     MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
;;;2576   }
;;;2577   
;;;2578   /**
;;;2579     * @brief  Set the synchronization mode of a slave timer.
;;;2580     * @note Macro @ref IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
;;;2581     *       a timer instance can operate as a slave timer.
;;;2582     * @rmtoll SMCR         SMS           LL_TIM_SetSlaveMode
;;;2583     * @param  TIMx Timer instance
;;;2584     * @param  SlaveMode This parameter can be one of the following values:
;;;2585     *         @arg @ref LL_TIM_SLAVEMODE_DISABLED
;;;2586     *         @arg @ref LL_TIM_SLAVEMODE_RESET
;;;2587     *         @arg @ref LL_TIM_SLAVEMODE_GATED
;;;2588     *         @arg @ref LL_TIM_SLAVEMODE_TRIGGER
;;;2589     * @retval None
;;;2590     */
;;;2591   __STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode)
;;;2592   {
;;;2593     MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
;;;2594   }
;;;2595   
;;;2596   /**
;;;2597     * @brief  Set the selects the trigger input to be used to synchronize the counter.
;;;2598     * @note Macro @ref IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
;;;2599     *       a timer instance can operate as a slave timer.
;;;2600     * @rmtoll SMCR         TS            LL_TIM_SetTriggerInput
;;;2601     * @param  TIMx Timer instance
;;;2602     * @param  TriggerInput This parameter can be one of the following values:
;;;2603     *         @arg @ref LL_TIM_TS_ITR0
;;;2604     *         @arg @ref LL_TIM_TS_ITR1
;;;2605     *         @arg @ref LL_TIM_TS_ITR2
;;;2606     *         @arg @ref LL_TIM_TS_ITR3
;;;2607     *         @arg @ref LL_TIM_TS_TI1F_ED
;;;2608     *         @arg @ref LL_TIM_TS_TI1FP1
;;;2609     *         @arg @ref LL_TIM_TS_TI2FP2
;;;2610     *         @arg @ref LL_TIM_TS_ETRF
;;;2611     * @retval None
;;;2612     */
;;;2613   __STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)
;;;2614   {
;;;2615     MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
;;;2616   }
;;;2617   
;;;2618   /**
;;;2619     * @brief  Enable the Master/Slave mode.
;;;2620     * @note Macro @ref IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
;;;2621     *       a timer instance can operate as a slave timer.
;;;2622     * @rmtoll SMCR         MSM           LL_TIM_EnableMasterSlaveMode
;;;2623     * @param  TIMx Timer instance
;;;2624     * @retval None
;;;2625     */
;;;2626   __STATIC_INLINE void LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *TIMx)
;;;2627   {
;;;2628     SET_BIT(TIMx->SMCR, TIM_SMCR_MSM);
;;;2629   }
;;;2630   
;;;2631   /**
;;;2632     * @brief  Disable the Master/Slave mode.
;;;2633     * @note Macro @ref IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
;;;2634     *       a timer instance can operate as a slave timer.
;;;2635     * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
;;;2636     * @param  TIMx Timer instance
;;;2637     * @retval None
;;;2638     */
;;;2639   __STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
;;;2640   {
;;;2641     CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
        0x08000978:    6881        .h      LDR      r1,[r0,#8]
        0x0800097a:    f0210180    !...    BIC      r1,r1,#0x80
        0x0800097e:    6081        .`      STR      r1,[r0,#8]
        0x08000980:    4770        pG      BX       lr
    i.LL_TIM_EnableCounter
    LL_TIM_EnableCounter
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h (1027)
        0x08000982:    6801        .h      LDR      r1,[r0,#0]
        0x08000984:    f0410101    A...    ORR      r1,r1,#1
        0x08000988:    6001        .`      STR      r1,[r0,#0]
;;;1028   }
        0x0800098a:    4770        pG      BX       lr
    i.LL_TIM_EnableIT_UPDATE
    LL_TIM_EnableIT_UPDATE
;;;1029   
;;;1030   /**
;;;1031     * @brief  Disable timer counter.
;;;1032     * @rmtoll CR1          CEN           LL_TIM_DisableCounter
;;;1033     * @param  TIMx Timer instance
;;;1034     * @retval None
;;;1035     */
;;;1036   __STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)
;;;1037   {
;;;1038     CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
;;;1039   }
;;;1040   
;;;1041   /**
;;;1042     * @brief  Indicates whether the timer counter is enabled.
;;;1043     * @rmtoll CR1          CEN           LL_TIM_IsEnabledCounter
;;;1044     * @param  TIMx Timer instance
;;;1045     * @retval State of bit (1 or 0).
;;;1046     */
;;;1047   __STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(TIM_TypeDef *TIMx)
;;;1048   {
;;;1049     return (READ_BIT(TIMx->CR1, TIM_CR1_CEN) == (TIM_CR1_CEN));
;;;1050   }
;;;1051   
;;;1052   /**
;;;1053     * @brief  Enable update event generation.
;;;1054     * @rmtoll CR1          UDIS          LL_TIM_EnableUpdateEvent
;;;1055     * @param  TIMx Timer instance
;;;1056     * @retval None
;;;1057     */
;;;1058   __STATIC_INLINE void LL_TIM_EnableUpdateEvent(TIM_TypeDef *TIMx)
;;;1059   {
;;;1060     SET_BIT(TIMx->CR1, TIM_CR1_UDIS);
;;;1061   }
;;;1062   
;;;1063   /**
;;;1064     * @brief  Disable update event generation.
;;;1065     * @rmtoll CR1          UDIS          LL_TIM_DisableUpdateEvent
;;;1066     * @param  TIMx Timer instance
;;;1067     * @retval None
;;;1068     */
;;;1069   __STATIC_INLINE void LL_TIM_DisableUpdateEvent(TIM_TypeDef *TIMx)
;;;1070   {
;;;1071     CLEAR_BIT(TIMx->CR1, TIM_CR1_UDIS);
;;;1072   }
;;;1073   
;;;1074   /**
;;;1075     * @brief  Indicates whether update event generation is enabled.
;;;1076     * @rmtoll CR1          UDIS          LL_TIM_IsEnabledUpdateEvent
;;;1077     * @param  TIMx Timer instance
;;;1078     * @retval State of bit (1 or 0).
;;;1079     */
;;;1080   __STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(TIM_TypeDef *TIMx)
;;;1081   {
;;;1082     return (READ_BIT(TIMx->CR1, TIM_CR1_UDIS) == (TIM_CR1_UDIS));
;;;1083   }
;;;1084   
;;;1085   /**
;;;1086     * @brief  Set update event source
;;;1087     * @note Update event source set to LL_TIM_UPDATESOURCE_REGULAR: any of the following events
;;;1088     *       generate an update interrupt or DMA request if enabled:
;;;1089     *        - Counter overflow/underflow
;;;1090     *        - Setting the UG bit
;;;1091     *        - Update generation through the slave mode controller
;;;1092     * @note Update event source set to LL_TIM_UPDATESOURCE_COUNTER: only counter
;;;1093     *       overflow/underflow generates an update interrupt or DMA request if enabled.
;;;1094     * @rmtoll CR1          URS           LL_TIM_SetUpdateSource
;;;1095     * @param  TIMx Timer instance
;;;1096     * @param  UpdateSource This parameter can be one of the following values:
;;;1097     *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
;;;1098     *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
;;;1099     * @retval None
;;;1100     */
;;;1101   __STATIC_INLINE void LL_TIM_SetUpdateSource(TIM_TypeDef *TIMx, uint32_t UpdateSource)
;;;1102   {
;;;1103     MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
;;;1104   }
;;;1105   
;;;1106   /**
;;;1107     * @brief  Get actual event update source
;;;1108     * @rmtoll CR1          URS           LL_TIM_GetUpdateSource
;;;1109     * @param  TIMx Timer instance
;;;1110     * @retval Returned value can be one of the following values:
;;;1111     *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
;;;1112     *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
;;;1113     */
;;;1114   __STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(TIM_TypeDef *TIMx)
;;;1115   {
;;;1116     return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_URS));
;;;1117   }
;;;1118   
;;;1119   /**
;;;1120     * @brief  Set one pulse mode (one shot v.s. repetitive).
;;;1121     * @rmtoll CR1          OPM           LL_TIM_SetOnePulseMode
;;;1122     * @param  TIMx Timer instance
;;;1123     * @param  OnePulseMode This parameter can be one of the following values:
;;;1124     *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
;;;1125     *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
;;;1126     * @retval None
;;;1127     */
;;;1128   __STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode)
;;;1129   {
;;;1130     MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
;;;1131   }
;;;1132   
;;;1133   /**
;;;1134     * @brief  Get actual one pulse mode.
;;;1135     * @rmtoll CR1          OPM           LL_TIM_GetOnePulseMode
;;;1136     * @param  TIMx Timer instance
;;;1137     * @retval Returned value can be one of the following values:
;;;1138     *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
;;;1139     *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
;;;1140     */
;;;1141   __STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(TIM_TypeDef *TIMx)
;;;1142   {
;;;1143     return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_OPM));
;;;1144   }
;;;1145   
;;;1146   /**
;;;1147     * @brief  Set the timer counter counting mode.
;;;1148     * @note Macro @ref IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
;;;1149     *       check whether or not the counter mode selection feature is supported
;;;1150     *       by a timer instance.
;;;1151     * @rmtoll CR1          DIR           LL_TIM_SetCounterMode\n
;;;1152     *         CR1          CMS           LL_TIM_SetCounterMode
;;;1153     * @param  TIMx Timer instance
;;;1154     * @param  CounterMode This parameter can be one of the following values:
;;;1155     *         @arg @ref LL_TIM_COUNTERMODE_UP
;;;1156     *         @arg @ref LL_TIM_COUNTERMODE_DOWN
;;;1157     *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
;;;1158     *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
;;;1159     *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
;;;1160     * @retval None
;;;1161     */
;;;1162   __STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)
;;;1163   {
;;;1164     MODIFY_REG(TIMx->CR1, TIM_CR1_DIR | TIM_CR1_CMS, CounterMode);
;;;1165   }
;;;1166   
;;;1167   /**
;;;1168     * @brief  Get actual counter mode.
;;;1169     * @note Macro @ref IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
;;;1170     *       check whether or not the counter mode selection feature is supported
;;;1171     *       by a timer instance.
;;;1172     * @rmtoll CR1          DIR           LL_TIM_GetCounterMode\n
;;;1173     *         CR1          CMS           LL_TIM_GetCounterMode
;;;1174     * @param  TIMx Timer instance
;;;1175     * @retval Returned value can be one of the following values:
;;;1176     *         @arg @ref LL_TIM_COUNTERMODE_UP
;;;1177     *         @arg @ref LL_TIM_COUNTERMODE_DOWN
;;;1178     *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
;;;1179     *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
;;;1180     *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
;;;1181     */
;;;1182   __STATIC_INLINE uint32_t LL_TIM_GetCounterMode(TIM_TypeDef *TIMx)
;;;1183   {
;;;1184     return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR | TIM_CR1_CMS));
;;;1185   }
;;;1186   
;;;1187   /**
;;;1188     * @brief  Enable auto-reload (ARR) preload.
;;;1189     * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
;;;1190     * @param  TIMx Timer instance
;;;1191     * @retval None
;;;1192     */
;;;1193   __STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
;;;1194   {
;;;1195     SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
;;;1196   }
;;;1197   
;;;1198   /**
;;;1199     * @brief  Disable auto-reload (ARR) preload.
;;;1200     * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
;;;1201     * @param  TIMx Timer instance
;;;1202     * @retval None
;;;1203     */
;;;1204   __STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
;;;1205   {
;;;1206     CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
;;;1207   }
;;;1208   
;;;1209   /**
;;;1210     * @brief  Indicates whether auto-reload (ARR) preload is enabled.
;;;1211     * @rmtoll CR1          ARPE          LL_TIM_IsEnabledARRPreload
;;;1212     * @param  TIMx Timer instance
;;;1213     * @retval State of bit (1 or 0).
;;;1214     */
;;;1215   __STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(TIM_TypeDef *TIMx)
;;;1216   {
;;;1217     return (READ_BIT(TIMx->CR1, TIM_CR1_ARPE) == (TIM_CR1_ARPE));
;;;1218   }
;;;1219   
;;;1220   /**
;;;1221     * @brief  Set the division ratio between the timer clock  and the sampling clock used by the dead-time generators (when supported) and the digital filters.
;;;1222     * @note Macro @ref IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
;;;1223     *       whether or not the clock division feature is supported by the timer
;;;1224     *       instance.
;;;1225     * @rmtoll CR1          CKD           LL_TIM_SetClockDivision
;;;1226     * @param  TIMx Timer instance
;;;1227     * @param  ClockDivision This parameter can be one of the following values:
;;;1228     *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
;;;1229     *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
;;;1230     *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
;;;1231     * @retval None
;;;1232     */
;;;1233   __STATIC_INLINE void LL_TIM_SetClockDivision(TIM_TypeDef *TIMx, uint32_t ClockDivision)
;;;1234   {
;;;1235     MODIFY_REG(TIMx->CR1, TIM_CR1_CKD, ClockDivision);
;;;1236   }
;;;1237   
;;;1238   /**
;;;1239     * @brief  Get the actual division ratio between the timer clock  and the sampling clock used by the dead-time generators (when supported) and the digital filters.
;;;1240     * @note Macro @ref IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
;;;1241     *       whether or not the clock division feature is supported by the timer
;;;1242     *       instance.
;;;1243     * @rmtoll CR1          CKD           LL_TIM_GetClockDivision
;;;1244     * @param  TIMx Timer instance
;;;1245     * @retval Returned value can be one of the following values:
;;;1246     *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
;;;1247     *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
;;;1248     *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
;;;1249     */
;;;1250   __STATIC_INLINE uint32_t LL_TIM_GetClockDivision(TIM_TypeDef *TIMx)
;;;1251   {
;;;1252     return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CKD));
;;;1253   }
;;;1254   
;;;1255   /**
;;;1256     * @brief  Set the counter value.
;;;1257     * @rmtoll CNT          CNT           LL_TIM_SetCounter
;;;1258     * @param  TIMx Timer instance
;;;1259     * @param  Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF)
;;;1260     * @retval None
;;;1261     */
;;;1262   __STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)
;;;1263   {
;;;1264     WRITE_REG(TIMx->CNT, Counter);
;;;1265   }
;;;1266   
;;;1267   /**
;;;1268     * @brief  Get the counter value.
;;;1269     * @rmtoll CNT          CNT           LL_TIM_GetCounter
;;;1270     * @param  TIMx Timer instance
;;;1271     * @retval Counter value (between Min_Data=0 and Max_Data=0xFFFF)
;;;1272     */
;;;1273   __STATIC_INLINE uint32_t LL_TIM_GetCounter(TIM_TypeDef *TIMx)
;;;1274   {
;;;1275     return (uint32_t)(READ_REG(TIMx->CNT));
;;;1276   }
;;;1277   
;;;1278   /**
;;;1279     * @brief  Get the current direction of the counter
;;;1280     * @rmtoll CR1          DIR           LL_TIM_GetDirection
;;;1281     * @param  TIMx Timer instance
;;;1282     * @retval Returned value can be one of the following values:
;;;1283     *         @arg @ref LL_TIM_COUNTERDIRECTION_UP
;;;1284     *         @arg @ref LL_TIM_COUNTERDIRECTION_DOWN
;;;1285     */
;;;1286   __STATIC_INLINE uint32_t LL_TIM_GetDirection(TIM_TypeDef *TIMx)
;;;1287   {
;;;1288     return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
;;;1289   }
;;;1290   
;;;1291   /**
;;;1292     * @brief  Set the prescaler value.
;;;1293     * @note The counter clock frequency CK_CNT is equal to fCK_PSC / (PSC[15:0] + 1).
;;;1294     * @note The prescaler can be changed on the fly as this control register is buffered. The new
;;;1295     *       prescaler ratio is taken into account at the next update event.
;;;1296     * @note Helper macro @ref __LL_TIM_CALC_PSC can be used to calculate the Prescaler parameter
;;;1297     * @rmtoll PSC          PSC           LL_TIM_SetPrescaler
;;;1298     * @param  TIMx Timer instance
;;;1299     * @param  Prescaler between Min_Data=0 and Max_Data=65535
;;;1300     * @retval None
;;;1301     */
;;;1302   __STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
;;;1303   {
;;;1304     WRITE_REG(TIMx->PSC, Prescaler);
;;;1305   }
;;;1306   
;;;1307   /**
;;;1308     * @brief  Get the prescaler value.
;;;1309     * @rmtoll PSC          PSC           LL_TIM_GetPrescaler
;;;1310     * @param  TIMx Timer instance
;;;1311     * @retval  Prescaler value between Min_Data=0 and Max_Data=65535
;;;1312     */
;;;1313   __STATIC_INLINE uint32_t LL_TIM_GetPrescaler(TIM_TypeDef *TIMx)
;;;1314   {
;;;1315     return (uint32_t)(READ_REG(TIMx->PSC));
;;;1316   }
;;;1317   
;;;1318   /**
;;;1319     * @brief  Set the auto-reload value.
;;;1320     * @note The counter is blocked while the auto-reload value is null.
;;;1321     * @note Helper macro @ref __LL_TIM_CALC_ARR can be used to calculate the AutoReload parameter
;;;1322     * @rmtoll ARR          ARR           LL_TIM_SetAutoReload
;;;1323     * @param  TIMx Timer instance
;;;1324     * @param  AutoReload between Min_Data=0 and Max_Data=65535
;;;1325     * @retval None
;;;1326     */
;;;1327   __STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
;;;1328   {
;;;1329     WRITE_REG(TIMx->ARR, AutoReload);
;;;1330   }
;;;1331   
;;;1332   /**
;;;1333     * @brief  Get the auto-reload value.
;;;1334     * @rmtoll ARR          ARR           LL_TIM_GetAutoReload
;;;1335     * @param  TIMx Timer instance
;;;1336     * @retval Auto-reload value
;;;1337     */
;;;1338   __STATIC_INLINE uint32_t LL_TIM_GetAutoReload(TIM_TypeDef *TIMx)
;;;1339   {
;;;1340     return (uint32_t)(READ_REG(TIMx->ARR));
;;;1341   }
;;;1342   
;;;1343   /**
;;;1344     * @brief  Set the repetition counter value.
;;;1345     * @note Macro @ref IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
;;;1346     *       whether or not a timer instance supports a repetition counter.
;;;1347     * @rmtoll RCR          REP           LL_TIM_SetRepetitionCounter
;;;1348     * @param  TIMx Timer instance
;;;1349     * @param  RepetitionCounter between Min_Data=0 and Max_Data=255
;;;1350     * @retval None
;;;1351     */
;;;1352   __STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
;;;1353   {
;;;1354     WRITE_REG(TIMx->RCR, RepetitionCounter);
;;;1355   }
;;;1356   
;;;1357   /**
;;;1358     * @brief  Get the repetition counter value.
;;;1359     * @note Macro @ref IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
;;;1360     *       whether or not a timer instance supports a repetition counter.
;;;1361     * @rmtoll RCR          REP           LL_TIM_GetRepetitionCounter
;;;1362     * @param  TIMx Timer instance
;;;1363     * @retval Repetition counter value
;;;1364     */
;;;1365   __STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(TIM_TypeDef *TIMx)
;;;1366   {
;;;1367     return (uint32_t)(READ_REG(TIMx->RCR));
;;;1368   }
;;;1369   
;;;1370   /**
;;;1371     * @}
;;;1372     */
;;;1373   
;;;1374   /** @defgroup TIM_LL_EF_Capture_Compare Capture Compare configuration
;;;1375     * @{
;;;1376     */
;;;1377   /**
;;;1378     * @brief  Enable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
;;;1379     * @note CCxE, CCxNE and OCxM bits are preloaded, after having been written,
;;;1380     *       they are updated only when a commutation event (COM) occurs.
;;;1381     * @note Only on channels that have a complementary output.
;;;1382     * @note Macro @ref IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
;;;1383     *       whether or not a timer instance is able to generate a commutation event.
;;;1384     * @rmtoll CR2          CCPC          LL_TIM_CC_EnablePreload
;;;1385     * @param  TIMx Timer instance
;;;1386     * @retval None
;;;1387     */
;;;1388   __STATIC_INLINE void LL_TIM_CC_EnablePreload(TIM_TypeDef *TIMx)
;;;1389   {
;;;1390     SET_BIT(TIMx->CR2, TIM_CR2_CCPC);
;;;1391   }
;;;1392   
;;;1393   /**
;;;1394     * @brief  Disable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
;;;1395     * @note Macro @ref IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
;;;1396     *       whether or not a timer instance is able to generate a commutation event.
;;;1397     * @rmtoll CR2          CCPC          LL_TIM_CC_DisablePreload
;;;1398     * @param  TIMx Timer instance
;;;1399     * @retval None
;;;1400     */
;;;1401   __STATIC_INLINE void LL_TIM_CC_DisablePreload(TIM_TypeDef *TIMx)
;;;1402   {
;;;1403     CLEAR_BIT(TIMx->CR2, TIM_CR2_CCPC);
;;;1404   }
;;;1405   
;;;1406   /**
;;;1407     * @brief  Set the updated source of the capture/compare control bits (CCxE, CCxNE and OCxM).
;;;1408     * @note Macro @ref IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
;;;1409     *       whether or not a timer instance is able to generate a commutation event.
;;;1410     * @rmtoll CR2          CCUS          LL_TIM_CC_SetUpdate
;;;1411     * @param  TIMx Timer instance
;;;1412     * @param  CCUpdateSource This parameter can be one of the following values:
;;;1413     *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_ONLY
;;;1414     *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI
;;;1415     * @retval None
;;;1416     */
;;;1417   __STATIC_INLINE void LL_TIM_CC_SetUpdate(TIM_TypeDef *TIMx, uint32_t CCUpdateSource)
;;;1418   {
;;;1419     MODIFY_REG(TIMx->CR2, TIM_CR2_CCUS, CCUpdateSource);
;;;1420   }
;;;1421   
;;;1422   /**
;;;1423     * @brief  Set the trigger of the capture/compare DMA request.
;;;1424     * @rmtoll CR2          CCDS          LL_TIM_CC_SetDMAReqTrigger
;;;1425     * @param  TIMx Timer instance
;;;1426     * @param  DMAReqTrigger This parameter can be one of the following values:
;;;1427     *         @arg @ref LL_TIM_CCDMAREQUEST_CC
;;;1428     *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
;;;1429     * @retval None
;;;1430     */
;;;1431   __STATIC_INLINE void LL_TIM_CC_SetDMAReqTrigger(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger)
;;;1432   {
;;;1433     MODIFY_REG(TIMx->CR2, TIM_CR2_CCDS, DMAReqTrigger);
;;;1434   }
;;;1435   
;;;1436   /**
;;;1437     * @brief  Get actual trigger of the capture/compare DMA request.
;;;1438     * @rmtoll CR2          CCDS          LL_TIM_CC_GetDMAReqTrigger
;;;1439     * @param  TIMx Timer instance
;;;1440     * @retval Returned value can be one of the following values:
;;;1441     *         @arg @ref LL_TIM_CCDMAREQUEST_CC
;;;1442     *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
;;;1443     */
;;;1444   __STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(TIM_TypeDef *TIMx)
;;;1445   {
;;;1446     return (uint32_t)(READ_BIT(TIMx->CR2, TIM_CR2_CCDS));
;;;1447   }
;;;1448   
;;;1449   /**
;;;1450     * @brief  Set the lock level to freeze the
;;;1451     *         configuration of several capture/compare parameters.
;;;1452     * @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
;;;1453     *       the lock mechanism is supported by a timer instance.
;;;1454     * @rmtoll BDTR         LOCK          LL_TIM_CC_SetLockLevel
;;;1455     * @param  TIMx Timer instance
;;;1456     * @param  LockLevel This parameter can be one of the following values:
;;;1457     *         @arg @ref LL_TIM_LOCKLEVEL_OFF
;;;1458     *         @arg @ref LL_TIM_LOCKLEVEL_1
;;;1459     *         @arg @ref LL_TIM_LOCKLEVEL_2
;;;1460     *         @arg @ref LL_TIM_LOCKLEVEL_3
;;;1461     * @retval None
;;;1462     */
;;;1463   __STATIC_INLINE void LL_TIM_CC_SetLockLevel(TIM_TypeDef *TIMx, uint32_t LockLevel)
;;;1464   {
;;;1465     MODIFY_REG(TIMx->BDTR, TIM_BDTR_LOCK, LockLevel);
;;;1466   }
;;;1467   
;;;1468   /**
;;;1469     * @brief  Enable capture/compare channels.
;;;1470     * @rmtoll CCER         CC1E          LL_TIM_CC_EnableChannel\n
;;;1471     *         CCER         CC1NE         LL_TIM_CC_EnableChannel\n
;;;1472     *         CCER         CC2E          LL_TIM_CC_EnableChannel\n
;;;1473     *         CCER         CC2NE         LL_TIM_CC_EnableChannel\n
;;;1474     *         CCER         CC3E          LL_TIM_CC_EnableChannel\n
;;;1475     *         CCER         CC3NE         LL_TIM_CC_EnableChannel\n
;;;1476     *         CCER         CC4E          LL_TIM_CC_EnableChannel
;;;1477     * @param  TIMx Timer instance
;;;1478     * @param  Channels This parameter can be a combination of the following values:
;;;1479     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1480     *         @arg @ref LL_TIM_CHANNEL_CH1N
;;;1481     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1482     *         @arg @ref LL_TIM_CHANNEL_CH2N
;;;1483     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1484     *         @arg @ref LL_TIM_CHANNEL_CH3N
;;;1485     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1486     * @retval None
;;;1487     */
;;;1488   __STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
;;;1489   {
;;;1490     SET_BIT(TIMx->CCER, Channels);
;;;1491   }
;;;1492   
;;;1493   /**
;;;1494     * @brief  Disable capture/compare channels.
;;;1495     * @rmtoll CCER         CC1E          LL_TIM_CC_DisableChannel\n
;;;1496     *         CCER         CC1NE         LL_TIM_CC_DisableChannel\n
;;;1497     *         CCER         CC2E          LL_TIM_CC_DisableChannel\n
;;;1498     *         CCER         CC2NE         LL_TIM_CC_DisableChannel\n
;;;1499     *         CCER         CC3E          LL_TIM_CC_DisableChannel\n
;;;1500     *         CCER         CC3NE         LL_TIM_CC_DisableChannel\n
;;;1501     *         CCER         CC4E          LL_TIM_CC_DisableChannel
;;;1502     * @param  TIMx Timer instance
;;;1503     * @param  Channels This parameter can be a combination of the following values:
;;;1504     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1505     *         @arg @ref LL_TIM_CHANNEL_CH1N
;;;1506     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1507     *         @arg @ref LL_TIM_CHANNEL_CH2N
;;;1508     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1509     *         @arg @ref LL_TIM_CHANNEL_CH3N
;;;1510     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1511     * @retval None
;;;1512     */
;;;1513   __STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
;;;1514   {
;;;1515     CLEAR_BIT(TIMx->CCER, Channels);
;;;1516   }
;;;1517   
;;;1518   /**
;;;1519     * @brief  Indicate whether channel(s) is(are) enabled.
;;;1520     * @rmtoll CCER         CC1E          LL_TIM_CC_IsEnabledChannel\n
;;;1521     *         CCER         CC1NE         LL_TIM_CC_IsEnabledChannel\n
;;;1522     *         CCER         CC2E          LL_TIM_CC_IsEnabledChannel\n
;;;1523     *         CCER         CC2NE         LL_TIM_CC_IsEnabledChannel\n
;;;1524     *         CCER         CC3E          LL_TIM_CC_IsEnabledChannel\n
;;;1525     *         CCER         CC3NE         LL_TIM_CC_IsEnabledChannel\n
;;;1526     *         CCER         CC4E          LL_TIM_CC_IsEnabledChannel
;;;1527     * @param  TIMx Timer instance
;;;1528     * @param  Channels This parameter can be a combination of the following values:
;;;1529     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1530     *         @arg @ref LL_TIM_CHANNEL_CH1N
;;;1531     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1532     *         @arg @ref LL_TIM_CHANNEL_CH2N
;;;1533     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1534     *         @arg @ref LL_TIM_CHANNEL_CH3N
;;;1535     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1536     * @retval State of bit (1 or 0).
;;;1537     */
;;;1538   __STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(TIM_TypeDef *TIMx, uint32_t Channels)
;;;1539   {
;;;1540     return (READ_BIT(TIMx->CCER, Channels) == (Channels));
;;;1541   }
;;;1542   
;;;1543   /**
;;;1544     * @}
;;;1545     */
;;;1546   
;;;1547   /** @defgroup TIM_LL_EF_Output_Channel Output channel configuration
;;;1548     * @{
;;;1549     */
;;;1550   /**
;;;1551     * @brief  Configure an output channel.
;;;1552     * @rmtoll CCMR1        CC1S          LL_TIM_OC_ConfigOutput\n
;;;1553     *         CCMR1        CC2S          LL_TIM_OC_ConfigOutput\n
;;;1554     *         CCMR2        CC3S          LL_TIM_OC_ConfigOutput\n
;;;1555     *         CCMR2        CC4S          LL_TIM_OC_ConfigOutput\n
;;;1556     *         CCER         CC1P          LL_TIM_OC_ConfigOutput\n
;;;1557     *         CCER         CC2P          LL_TIM_OC_ConfigOutput\n
;;;1558     *         CCER         CC3P          LL_TIM_OC_ConfigOutput\n
;;;1559     *         CCER         CC4P          LL_TIM_OC_ConfigOutput\n
;;;1560     *         CR2          OIS1          LL_TIM_OC_ConfigOutput\n
;;;1561     *         CR2          OIS2          LL_TIM_OC_ConfigOutput\n
;;;1562     *         CR2          OIS3          LL_TIM_OC_ConfigOutput\n
;;;1563     *         CR2          OIS4          LL_TIM_OC_ConfigOutput
;;;1564     * @param  TIMx Timer instance
;;;1565     * @param  Channel This parameter can be one of the following values:
;;;1566     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1567     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1568     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1569     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1570     * @param  Configuration This parameter must be a combination of all the following values:
;;;1571     *         @arg @ref LL_TIM_OCPOLARITY_HIGH or @ref LL_TIM_OCPOLARITY_LOW
;;;1572     *         @arg @ref LL_TIM_OCIDLESTATE_LOW or @ref LL_TIM_OCIDLESTATE_HIGH
;;;1573     * @retval None
;;;1574     */
;;;1575   __STATIC_INLINE void LL_TIM_OC_ConfigOutput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)
;;;1576   {
;;;1577     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1578     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;1579     CLEAR_BIT(*pReg, (TIM_CCMR1_CC1S << SHIFT_TAB_OCxx[iChannel]));
;;;1580     MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),
;;;1581                (Configuration & TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]);
;;;1582     MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]),
;;;1583                (Configuration & TIM_CR2_OIS1) << SHIFT_TAB_OISx[iChannel]);
;;;1584   }
;;;1585   
;;;1586   /**
;;;1587     * @brief  Define the behavior of the output reference signal OCxREF from which
;;;1588     *         OCx and OCxN (when relevant) are derived.
;;;1589     * @rmtoll CCMR1        OC1M          LL_TIM_OC_SetMode\n
;;;1590     *         CCMR1        OC2M          LL_TIM_OC_SetMode\n
;;;1591     *         CCMR2        OC3M          LL_TIM_OC_SetMode\n
;;;1592     *         CCMR2        OC4M          LL_TIM_OC_SetMode
;;;1593     * @param  TIMx Timer instance
;;;1594     * @param  Channel This parameter can be one of the following values:
;;;1595     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1596     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1597     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1598     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1599     * @param  Mode This parameter can be one of the following values:
;;;1600     *         @arg @ref LL_TIM_OCMODE_FROZEN
;;;1601     *         @arg @ref LL_TIM_OCMODE_ACTIVE
;;;1602     *         @arg @ref LL_TIM_OCMODE_INACTIVE
;;;1603     *         @arg @ref LL_TIM_OCMODE_TOGGLE
;;;1604     *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
;;;1605     *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
;;;1606     *         @arg @ref LL_TIM_OCMODE_PWM1
;;;1607     *         @arg @ref LL_TIM_OCMODE_PWM2
;;;1608     * @retval None
;;;1609     */
;;;1610   __STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
;;;1611   {
;;;1612     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1613     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;1614     MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIFT_TAB_OCxx[iChannel]);
;;;1615   }
;;;1616   
;;;1617   /**
;;;1618     * @brief  Get the output compare mode of an output channel.
;;;1619     * @rmtoll CCMR1        OC1M          LL_TIM_OC_GetMode\n
;;;1620     *         CCMR1        OC2M          LL_TIM_OC_GetMode\n
;;;1621     *         CCMR2        OC3M          LL_TIM_OC_GetMode\n
;;;1622     *         CCMR2        OC4M          LL_TIM_OC_GetMode
;;;1623     * @param  TIMx Timer instance
;;;1624     * @param  Channel This parameter can be one of the following values:
;;;1625     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1626     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1627     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1628     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1629     * @retval Returned value can be one of the following values:
;;;1630     *         @arg @ref LL_TIM_OCMODE_FROZEN
;;;1631     *         @arg @ref LL_TIM_OCMODE_ACTIVE
;;;1632     *         @arg @ref LL_TIM_OCMODE_INACTIVE
;;;1633     *         @arg @ref LL_TIM_OCMODE_TOGGLE
;;;1634     *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
;;;1635     *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
;;;1636     *         @arg @ref LL_TIM_OCMODE_PWM1
;;;1637     *         @arg @ref LL_TIM_OCMODE_PWM2
;;;1638     */
;;;1639   __STATIC_INLINE uint32_t LL_TIM_OC_GetMode(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1640   {
;;;1641     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1642     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;1643     return (READ_BIT(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel])) >> SHIFT_TAB_OCxx[iChannel]);
;;;1644   }
;;;1645   
;;;1646   /**
;;;1647     * @brief  Set the polarity of an output channel.
;;;1648     * @rmtoll CCER         CC1P          LL_TIM_OC_SetPolarity\n
;;;1649     *         CCER         CC1NP         LL_TIM_OC_SetPolarity\n
;;;1650     *         CCER         CC2P          LL_TIM_OC_SetPolarity\n
;;;1651     *         CCER         CC2NP         LL_TIM_OC_SetPolarity\n
;;;1652     *         CCER         CC3P          LL_TIM_OC_SetPolarity\n
;;;1653     *         CCER         CC3NP         LL_TIM_OC_SetPolarity\n
;;;1654     *         CCER         CC4P          LL_TIM_OC_SetPolarity
;;;1655     * @param  TIMx Timer instance
;;;1656     * @param  Channel This parameter can be one of the following values:
;;;1657     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1658     *         @arg @ref LL_TIM_CHANNEL_CH1N
;;;1659     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1660     *         @arg @ref LL_TIM_CHANNEL_CH2N
;;;1661     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1662     *         @arg @ref LL_TIM_CHANNEL_CH3N
;;;1663     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1664     * @param  Polarity This parameter can be one of the following values:
;;;1665     *         @arg @ref LL_TIM_OCPOLARITY_HIGH
;;;1666     *         @arg @ref LL_TIM_OCPOLARITY_LOW
;;;1667     * @retval None
;;;1668     */
;;;1669   __STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
;;;1670   {
;;;1671     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1672     MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
;;;1673   }
;;;1674   
;;;1675   /**
;;;1676     * @brief  Get the polarity of an output channel.
;;;1677     * @rmtoll CCER         CC1P          LL_TIM_OC_GetPolarity\n
;;;1678     *         CCER         CC1NP         LL_TIM_OC_GetPolarity\n
;;;1679     *         CCER         CC2P          LL_TIM_OC_GetPolarity\n
;;;1680     *         CCER         CC2NP         LL_TIM_OC_GetPolarity\n
;;;1681     *         CCER         CC3P          LL_TIM_OC_GetPolarity\n
;;;1682     *         CCER         CC3NP         LL_TIM_OC_GetPolarity\n
;;;1683     *         CCER         CC4P          LL_TIM_OC_GetPolarity
;;;1684     * @param  TIMx Timer instance
;;;1685     * @param  Channel This parameter can be one of the following values:
;;;1686     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1687     *         @arg @ref LL_TIM_CHANNEL_CH1N
;;;1688     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1689     *         @arg @ref LL_TIM_CHANNEL_CH2N
;;;1690     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1691     *         @arg @ref LL_TIM_CHANNEL_CH3N
;;;1692     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1693     * @retval Returned value can be one of the following values:
;;;1694     *         @arg @ref LL_TIM_OCPOLARITY_HIGH
;;;1695     *         @arg @ref LL_TIM_OCPOLARITY_LOW
;;;1696     */
;;;1697   __STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1698   {
;;;1699     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1700     return (READ_BIT(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel])) >> SHIFT_TAB_CCxP[iChannel]);
;;;1701   }
;;;1702   
;;;1703   /**
;;;1704     * @brief  Set the IDLE state of an output channel
;;;1705     * @note This function is significant only for the timer instances
;;;1706     *       supporting the break feature. Macro @ref IS_TIM_BREAK_INSTANCE(TIMx)
;;;1707     *       can be used to check whether or not a timer instance provides
;;;1708     *       a break input.
;;;1709     * @rmtoll CR2         OIS1          LL_TIM_OC_SetIdleState\n
;;;1710     *         CR2         OIS1N         LL_TIM_OC_SetIdleState\n
;;;1711     *         CR2         OIS2          LL_TIM_OC_SetIdleState\n
;;;1712     *         CR2         OIS2N         LL_TIM_OC_SetIdleState\n
;;;1713     *         CR2         OIS3          LL_TIM_OC_SetIdleState\n
;;;1714     *         CR2         OIS3N         LL_TIM_OC_SetIdleState\n
;;;1715     *         CR2         OIS4          LL_TIM_OC_SetIdleState
;;;1716     * @param  TIMx Timer instance
;;;1717     * @param  Channel This parameter can be one of the following values:
;;;1718     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1719     *         @arg @ref LL_TIM_CHANNEL_CH1N
;;;1720     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1721     *         @arg @ref LL_TIM_CHANNEL_CH2N
;;;1722     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1723     *         @arg @ref LL_TIM_CHANNEL_CH3N
;;;1724     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1725     * @param  IdleState This parameter can be one of the following values:
;;;1726     *         @arg @ref LL_TIM_OCIDLESTATE_LOW
;;;1727     *         @arg @ref LL_TIM_OCIDLESTATE_HIGH
;;;1728     * @retval None
;;;1729     */
;;;1730   __STATIC_INLINE void LL_TIM_OC_SetIdleState(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState)
;;;1731   {
;;;1732     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1733     MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]),  IdleState << SHIFT_TAB_OISx[iChannel]);
;;;1734   }
;;;1735   
;;;1736   /**
;;;1737     * @brief  Get the IDLE state of an output channel
;;;1738     * @rmtoll CR2         OIS1          LL_TIM_OC_GetIdleState\n
;;;1739     *         CR2         OIS1N         LL_TIM_OC_GetIdleState\n
;;;1740     *         CR2         OIS2          LL_TIM_OC_GetIdleState\n
;;;1741     *         CR2         OIS2N         LL_TIM_OC_GetIdleState\n
;;;1742     *         CR2         OIS3          LL_TIM_OC_GetIdleState\n
;;;1743     *         CR2         OIS3N         LL_TIM_OC_GetIdleState\n
;;;1744     *         CR2         OIS4          LL_TIM_OC_GetIdleState
;;;1745     * @param  TIMx Timer instance
;;;1746     * @param  Channel This parameter can be one of the following values:
;;;1747     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1748     *         @arg @ref LL_TIM_CHANNEL_CH1N
;;;1749     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1750     *         @arg @ref LL_TIM_CHANNEL_CH2N
;;;1751     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1752     *         @arg @ref LL_TIM_CHANNEL_CH3N
;;;1753     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1754     * @retval Returned value can be one of the following values:
;;;1755     *         @arg @ref LL_TIM_OCIDLESTATE_LOW
;;;1756     *         @arg @ref LL_TIM_OCIDLESTATE_HIGH
;;;1757     */
;;;1758   __STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1759   {
;;;1760     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1761     return (READ_BIT(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel])) >> SHIFT_TAB_OISx[iChannel]);
;;;1762   }
;;;1763   
;;;1764   /**
;;;1765     * @brief  Enable fast mode for the output channel.
;;;1766     * @note Acts only if the channel is configured in PWM1 or PWM2 mode.
;;;1767     * @rmtoll CCMR1        OC1FE          LL_TIM_OC_EnableFast\n
;;;1768     *         CCMR1        OC2FE          LL_TIM_OC_EnableFast\n
;;;1769     *         CCMR2        OC3FE          LL_TIM_OC_EnableFast\n
;;;1770     *         CCMR2        OC4FE          LL_TIM_OC_EnableFast
;;;1771     * @param  TIMx Timer instance
;;;1772     * @param  Channel This parameter can be one of the following values:
;;;1773     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1774     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1775     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1776     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1777     * @retval None
;;;1778     */
;;;1779   __STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1780   {
;;;1781     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1782     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;1783     SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
;;;1784   
;;;1785   }
;;;1786   
;;;1787   /**
;;;1788     * @brief  Disable fast mode for the output channel.
;;;1789     * @rmtoll CCMR1        OC1FE          LL_TIM_OC_DisableFast\n
;;;1790     *         CCMR1        OC2FE          LL_TIM_OC_DisableFast\n
;;;1791     *         CCMR2        OC3FE          LL_TIM_OC_DisableFast\n
;;;1792     *         CCMR2        OC4FE          LL_TIM_OC_DisableFast
;;;1793     * @param  TIMx Timer instance
;;;1794     * @param  Channel This parameter can be one of the following values:
;;;1795     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1796     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1797     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1798     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1799     * @retval None
;;;1800     */
;;;1801   __STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1802   {
;;;1803     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1804     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;1805     CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
;;;1806   
;;;1807   }
;;;1808   
;;;1809   /**
;;;1810     * @brief  Indicates whether fast mode is enabled for the output channel.
;;;1811     * @rmtoll CCMR1        OC1FE          LL_TIM_OC_IsEnabledFast\n
;;;1812     *         CCMR1        OC2FE          LL_TIM_OC_IsEnabledFast\n
;;;1813     *         CCMR2        OC3FE          LL_TIM_OC_IsEnabledFast\n
;;;1814     *         CCMR2        OC4FE          LL_TIM_OC_IsEnabledFast\n
;;;1815     * @param  TIMx Timer instance
;;;1816     * @param  Channel This parameter can be one of the following values:
;;;1817     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1818     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1819     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1820     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1821     * @retval State of bit (1 or 0).
;;;1822     */
;;;1823   __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1824   {
;;;1825     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1826     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;1827     register uint32_t bitfield = TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel];
;;;1828     return (READ_BIT(*pReg, bitfield) == bitfield);
;;;1829   }
;;;1830   
;;;1831   /**
;;;1832     * @brief  Enable compare register (TIMx_CCRx) preload for the output channel.
;;;1833     * @rmtoll CCMR1        OC1PE          LL_TIM_OC_EnablePreload\n
;;;1834     *         CCMR1        OC2PE          LL_TIM_OC_EnablePreload\n
;;;1835     *         CCMR2        OC3PE          LL_TIM_OC_EnablePreload\n
;;;1836     *         CCMR2        OC4PE          LL_TIM_OC_EnablePreload
;;;1837     * @param  TIMx Timer instance
;;;1838     * @param  Channel This parameter can be one of the following values:
;;;1839     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1840     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1841     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1842     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1843     * @retval None
;;;1844     */
;;;1845   __STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1846   {
;;;1847     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1848     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;1849     SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
;;;1850   }
;;;1851   
;;;1852   /**
;;;1853     * @brief  Disable compare register (TIMx_CCRx) preload for the output channel.
;;;1854     * @rmtoll CCMR1        OC1PE          LL_TIM_OC_DisablePreload\n
;;;1855     *         CCMR1        OC2PE          LL_TIM_OC_DisablePreload\n
;;;1856     *         CCMR2        OC3PE          LL_TIM_OC_DisablePreload\n
;;;1857     *         CCMR2        OC4PE          LL_TIM_OC_DisablePreload
;;;1858     * @param  TIMx Timer instance
;;;1859     * @param  Channel This parameter can be one of the following values:
;;;1860     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1861     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1862     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1863     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1864     * @retval None
;;;1865     */
;;;1866   __STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1867   {
;;;1868     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1869     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;1870     CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
;;;1871   }
;;;1872   
;;;1873   /**
;;;1874     * @brief  Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channel.
;;;1875     * @rmtoll CCMR1        OC1PE          LL_TIM_OC_IsEnabledPreload\n
;;;1876     *         CCMR1        OC2PE          LL_TIM_OC_IsEnabledPreload\n
;;;1877     *         CCMR2        OC3PE          LL_TIM_OC_IsEnabledPreload\n
;;;1878     *         CCMR2        OC4PE          LL_TIM_OC_IsEnabledPreload\n
;;;1879     * @param  TIMx Timer instance
;;;1880     * @param  Channel This parameter can be one of the following values:
;;;1881     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1882     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1883     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1884     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1885     * @retval State of bit (1 or 0).
;;;1886     */
;;;1887   __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1888   {
;;;1889     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1890     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;1891     register uint32_t bitfield = TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel];
;;;1892     return (READ_BIT(*pReg, bitfield) == bitfield);
;;;1893   }
;;;1894   
;;;1895   /**
;;;1896     * @brief  Enable clearing the output channel on an external event.
;;;1897     * @note This function can only be used in Output compare and PWM modes. It does not work in Forced mode.
;;;1898     * @note Macro @ref IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
;;;1899     *       or not a timer instance can clear the OCxREF signal on an external event.
;;;1900     * @rmtoll CCMR1        OC1CE          LL_TIM_OC_EnableClear\n
;;;1901     *         CCMR1        OC2CE          LL_TIM_OC_EnableClear\n
;;;1902     *         CCMR2        OC3CE          LL_TIM_OC_EnableClear\n
;;;1903     *         CCMR2        OC4CE          LL_TIM_OC_EnableClear
;;;1904     * @param  TIMx Timer instance
;;;1905     * @param  Channel This parameter can be one of the following values:
;;;1906     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1907     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1908     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1909     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1910     * @retval None
;;;1911     */
;;;1912   __STATIC_INLINE void LL_TIM_OC_EnableClear(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1913   {
;;;1914     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1915     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;1916     SET_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
;;;1917   }
;;;1918   
;;;1919   /**
;;;1920     * @brief  Disable clearing the output channel on an external event.
;;;1921     * @note Macro @ref IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
;;;1922     *       or not a timer instance can clear the OCxREF signal on an external event.
;;;1923     * @rmtoll CCMR1        OC1CE          LL_TIM_OC_DisableClear\n
;;;1924     *         CCMR1        OC2CE          LL_TIM_OC_DisableClear\n
;;;1925     *         CCMR2        OC3CE          LL_TIM_OC_DisableClear\n
;;;1926     *         CCMR2        OC4CE          LL_TIM_OC_DisableClear
;;;1927     * @param  TIMx Timer instance
;;;1928     * @param  Channel This parameter can be one of the following values:
;;;1929     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1930     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1931     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1932     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1933     * @retval None
;;;1934     */
;;;1935   __STATIC_INLINE void LL_TIM_OC_DisableClear(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1936   {
;;;1937     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1938     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;1939     CLEAR_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
;;;1940   }
;;;1941   
;;;1942   /**
;;;1943     * @brief  Indicates clearing the output channel on an external event is enabled for the output channel.
;;;1944     * @note This function enables clearing the output channel on an external event.
;;;1945     * @note This function can only be used in Output compare and PWM modes. It does not work in Forced mode.
;;;1946     * @note Macro @ref IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
;;;1947     *       or not a timer instance can clear the OCxREF signal on an external event.
;;;1948     * @rmtoll CCMR1        OC1CE          LL_TIM_OC_IsEnabledClear\n
;;;1949     *         CCMR1        OC2CE          LL_TIM_OC_IsEnabledClear\n
;;;1950     *         CCMR2        OC3CE          LL_TIM_OC_IsEnabledClear\n
;;;1951     *         CCMR2        OC4CE          LL_TIM_OC_IsEnabledClear\n
;;;1952     * @param  TIMx Timer instance
;;;1953     * @param  Channel This parameter can be one of the following values:
;;;1954     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1955     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1956     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1957     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1958     * @retval State of bit (1 or 0).
;;;1959     */
;;;1960   __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1961   {
;;;1962     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1963     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;1964     register uint32_t bitfield = TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel];
;;;1965     return (READ_BIT(*pReg, bitfield) == bitfield);
;;;1966   }
;;;1967   
;;;1968   /**
;;;1969     * @brief  Set the dead-time delay (delay inserted between the rising edge of the OCxREF signal and the rising edge if the Ocx and OCxN signals).
;;;1970     * @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
;;;1971     *       dead-time insertion feature is supported by a timer instance.
;;;1972     * @note Helper macro @ref __LL_TIM_CALC_DEADTIME can be used to calculate the DeadTime parameter
;;;1973     * @rmtoll BDTR         DTG           LL_TIM_OC_SetDeadTime
;;;1974     * @param  TIMx Timer instance
;;;1975     * @param  DeadTime between Min_Data=0 and Max_Data=255
;;;1976     * @retval None
;;;1977     */
;;;1978   __STATIC_INLINE void LL_TIM_OC_SetDeadTime(TIM_TypeDef *TIMx, uint32_t DeadTime)
;;;1979   {
;;;1980     MODIFY_REG(TIMx->BDTR, TIM_BDTR_DTG, DeadTime);
;;;1981   }
;;;1982   
;;;1983   /**
;;;1984     * @brief  Set compare value for output channel 1 (TIMx_CCR1).
;;;1985     * @note Macro @ref IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
;;;1986     *       output channel 1 is supported by a timer instance.
;;;1987     * @rmtoll CCR1         CCR1          LL_TIM_OC_SetCompareCH1
;;;1988     * @param  TIMx Timer instance
;;;1989     * @param  CompareValue between Min_Data=0 and Max_Data=65535
;;;1990     * @retval None
;;;1991     */
;;;1992   __STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
;;;1993   {
;;;1994     WRITE_REG(TIMx->CCR1, CompareValue);
;;;1995   }
;;;1996   
;;;1997   /**
;;;1998     * @brief  Set compare value for output channel 2 (TIMx_CCR2).
;;;1999     * @note Macro @ref IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
;;;2000     *       output channel 2 is supported by a timer instance.
;;;2001     * @rmtoll CCR2         CCR2          LL_TIM_OC_SetCompareCH2
;;;2002     * @param  TIMx Timer instance
;;;2003     * @param  CompareValue between Min_Data=0 and Max_Data=65535
;;;2004     * @retval None
;;;2005     */
;;;2006   __STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
;;;2007   {
;;;2008     WRITE_REG(TIMx->CCR2, CompareValue);
;;;2009   }
;;;2010   
;;;2011   /**
;;;2012     * @brief  Set compare value for output channel 3 (TIMx_CCR3).
;;;2013     * @note Macro @ref IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
;;;2014     *       output channel is supported by a timer instance.
;;;2015     * @rmtoll CCR3         CCR3          LL_TIM_OC_SetCompareCH3
;;;2016     * @param  TIMx Timer instance
;;;2017     * @param  CompareValue between Min_Data=0 and Max_Data=65535
;;;2018     * @retval None
;;;2019     */
;;;2020   __STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
;;;2021   {
;;;2022     WRITE_REG(TIMx->CCR3, CompareValue);
;;;2023   }
;;;2024   
;;;2025   /**
;;;2026     * @brief  Set compare value for output channel 4 (TIMx_CCR4).
;;;2027     * @note Macro @ref IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
;;;2028     *       output channel 4 is supported by a timer instance.
;;;2029     * @rmtoll CCR4         CCR4          LL_TIM_OC_SetCompareCH4
;;;2030     * @param  TIMx Timer instance
;;;2031     * @param  CompareValue between Min_Data=0 and Max_Data=65535
;;;2032     * @retval None
;;;2033     */
;;;2034   __STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
;;;2035   {
;;;2036     WRITE_REG(TIMx->CCR4, CompareValue);
;;;2037   }
;;;2038   
;;;2039   /**
;;;2040     * @brief  Get compare value (TIMx_CCR1) set for  output channel 1.
;;;2041     * @note Macro @ref IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
;;;2042     *       output channel 1 is supported by a timer instance.
;;;2043     * @rmtoll CCR1         CCR1          LL_TIM_OC_GetCompareCH1
;;;2044     * @param  TIMx Timer instance
;;;2045     * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
;;;2046     */
;;;2047   __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(TIM_TypeDef *TIMx)
;;;2048   {
;;;2049     return (uint32_t)(READ_REG(TIMx->CCR1));
;;;2050   }
;;;2051   
;;;2052   /**
;;;2053     * @brief  Get compare value (TIMx_CCR2) set for  output channel 2.
;;;2054     * @note Macro @ref IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
;;;2055     *       output channel 2 is supported by a timer instance.
;;;2056     * @rmtoll CCR2         CCR2          LL_TIM_OC_GetCompareCH2
;;;2057     * @param  TIMx Timer instance
;;;2058     * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
;;;2059     */
;;;2060   __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(TIM_TypeDef *TIMx)
;;;2061   {
;;;2062     return (uint32_t)(READ_REG(TIMx->CCR2));
;;;2063   }
;;;2064   
;;;2065   /**
;;;2066     * @brief  Get compare value (TIMx_CCR3) set for  output channel 3.
;;;2067     * @note Macro @ref IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
;;;2068     *       output channel 3 is supported by a timer instance.
;;;2069     * @rmtoll CCR3         CCR3          LL_TIM_OC_GetCompareCH3
;;;2070     * @param  TIMx Timer instance
;;;2071     * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
;;;2072     */
;;;2073   __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(TIM_TypeDef *TIMx)
;;;2074   {
;;;2075     return (uint32_t)(READ_REG(TIMx->CCR3));
;;;2076   }
;;;2077   
;;;2078   /**
;;;2079     * @brief  Get compare value (TIMx_CCR4) set for  output channel 4.
;;;2080     * @note Macro @ref IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
;;;2081     *       output channel 4 is supported by a timer instance.
;;;2082     * @rmtoll CCR4         CCR4          LL_TIM_OC_GetCompareCH4
;;;2083     * @param  TIMx Timer instance
;;;2084     * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
;;;2085     */
;;;2086   __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(TIM_TypeDef *TIMx)
;;;2087   {
;;;2088     return (uint32_t)(READ_REG(TIMx->CCR4));
;;;2089   }
;;;2090   
;;;2091   /**
;;;2092     * @}
;;;2093     */
;;;2094   
;;;2095   /** @defgroup TIM_LL_EF_Input_Channel Input channel configuration
;;;2096     * @{
;;;2097     */
;;;2098   /**
;;;2099     * @brief  Configure input channel.
;;;2100     * @rmtoll CCMR1        CC1S          LL_TIM_IC_Config\n
;;;2101     *         CCMR1        IC1PSC        LL_TIM_IC_Config\n
;;;2102     *         CCMR1        IC1F          LL_TIM_IC_Config\n
;;;2103     *         CCMR1        CC2S          LL_TIM_IC_Config\n
;;;2104     *         CCMR1        IC2PSC        LL_TIM_IC_Config\n
;;;2105     *         CCMR1        IC2F          LL_TIM_IC_Config\n
;;;2106     *         CCMR2        CC3S          LL_TIM_IC_Config\n
;;;2107     *         CCMR2        IC3PSC        LL_TIM_IC_Config\n
;;;2108     *         CCMR2        IC3F          LL_TIM_IC_Config\n
;;;2109     *         CCMR2        CC4S          LL_TIM_IC_Config\n
;;;2110     *         CCMR2        IC4PSC        LL_TIM_IC_Config\n
;;;2111     *         CCMR2        IC4F          LL_TIM_IC_Config\n
;;;2112     *         CCER         CC1P          LL_TIM_IC_Config\n
;;;2113     *         CCER         CC1NP         LL_TIM_IC_Config\n
;;;2114     *         CCER         CC2P          LL_TIM_IC_Config\n
;;;2115     *         CCER         CC2NP         LL_TIM_IC_Config\n
;;;2116     *         CCER         CC3P          LL_TIM_IC_Config\n
;;;2117     *         CCER         CC3NP         LL_TIM_IC_Config\n
;;;2118     *         CCER         CC4P          LL_TIM_IC_Config\n
;;;2119     * @param  TIMx Timer instance
;;;2120     * @param  Channel This parameter can be one of the following values:
;;;2121     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2122     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2123     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2124     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2125     * @param  Configuration This parameter must be a combination of all the following values:
;;;2126     *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI or @ref LL_TIM_ACTIVEINPUT_INDIRECTTI or @ref LL_TIM_ACTIVEINPUT_TRC
;;;2127     *         @arg @ref LL_TIM_ICPSC_DIV1 or ... or @ref LL_TIM_ICPSC_DIV8
;;;2128     *         @arg @ref LL_TIM_IC_FILTER_FDIV1 or ... or @ref LL_TIM_IC_FILTER_FDIV32_N8
;;;2129     *         @arg @ref LL_TIM_IC_POLARITY_RISING or @ref LL_TIM_IC_POLARITY_FALLING
;;;2130     * @retval None
;;;2131     */
;;;2132   __STATIC_INLINE void LL_TIM_IC_Config(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)
;;;2133   {
;;;2134     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2135     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;2136     MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]),
;;;2137                ((Configuration >> 16U) & (TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S))  << SHIFT_TAB_ICxx[iChannel]);
;;;2138     MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
;;;2139                (Configuration & (TIM_CCER_CC1NP | TIM_CCER_CC1P)) << SHIFT_TAB_CCxP[iChannel]);
;;;2140   }
;;;2141   
;;;2142   /**
;;;2143     * @brief  Set the active input.
;;;2144     * @rmtoll CCMR1        CC1S          LL_TIM_IC_SetActiveInput\n
;;;2145     *         CCMR1        CC2S          LL_TIM_IC_SetActiveInput\n
;;;2146     *         CCMR2        CC3S          LL_TIM_IC_SetActiveInput\n
;;;2147     *         CCMR2        CC4S          LL_TIM_IC_SetActiveInput
;;;2148     * @param  TIMx Timer instance
;;;2149     * @param  Channel This parameter can be one of the following values:
;;;2150     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2151     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2152     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2153     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2154     * @param  ICActiveInput This parameter can be one of the following values:
;;;2155     *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
;;;2156     *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
;;;2157     *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
;;;2158     * @retval None
;;;2159     */
;;;2160   __STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)
;;;2161   {
;;;2162     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2163     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;2164     MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
;;;2165   }
;;;2166   
;;;2167   /**
;;;2168     * @brief  Get the current active input.
;;;2169     * @rmtoll CCMR1        CC1S          LL_TIM_IC_GetActiveInput\n
;;;2170     *         CCMR1        CC2S          LL_TIM_IC_GetActiveInput\n
;;;2171     *         CCMR2        CC3S          LL_TIM_IC_GetActiveInput\n
;;;2172     *         CCMR2        CC4S          LL_TIM_IC_GetActiveInput
;;;2173     * @param  TIMx Timer instance
;;;2174     * @param  Channel This parameter can be one of the following values:
;;;2175     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2176     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2177     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2178     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2179     * @retval Returned value can be one of the following values:
;;;2180     *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
;;;2181     *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
;;;2182     *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
;;;2183     */
;;;2184   __STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel)
;;;2185   {
;;;2186     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2187     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;2188     return ((READ_BIT(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U);
;;;2189   }
;;;2190   
;;;2191   /**
;;;2192     * @brief  Set the prescaler of input channel.
;;;2193     * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_SetPrescaler\n
;;;2194     *         CCMR1        IC2PSC        LL_TIM_IC_SetPrescaler\n
;;;2195     *         CCMR2        IC3PSC        LL_TIM_IC_SetPrescaler\n
;;;2196     *         CCMR2        IC4PSC        LL_TIM_IC_SetPrescaler
;;;2197     * @param  TIMx Timer instance
;;;2198     * @param  Channel This parameter can be one of the following values:
;;;2199     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2200     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2201     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2202     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2203     * @param  ICPrescaler This parameter can be one of the following values:
;;;2204     *         @arg @ref LL_TIM_ICPSC_DIV1
;;;2205     *         @arg @ref LL_TIM_ICPSC_DIV2
;;;2206     *         @arg @ref LL_TIM_ICPSC_DIV4
;;;2207     *         @arg @ref LL_TIM_ICPSC_DIV8
;;;2208     * @retval None
;;;2209     */
;;;2210   __STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)
;;;2211   {
;;;2212     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2213     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;2214     MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
;;;2215   }
;;;2216   
;;;2217   /**
;;;2218     * @brief  Get the current prescaler value acting on an  input channel.
;;;2219     * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_GetPrescaler\n
;;;2220     *         CCMR1        IC2PSC        LL_TIM_IC_GetPrescaler\n
;;;2221     *         CCMR2        IC3PSC        LL_TIM_IC_GetPrescaler\n
;;;2222     *         CCMR2        IC4PSC        LL_TIM_IC_GetPrescaler
;;;2223     * @param  TIMx Timer instance
;;;2224     * @param  Channel This parameter can be one of the following values:
;;;2225     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2226     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2227     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2228     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2229     * @retval Returned value can be one of the following values:
;;;2230     *         @arg @ref LL_TIM_ICPSC_DIV1
;;;2231     *         @arg @ref LL_TIM_ICPSC_DIV2
;;;2232     *         @arg @ref LL_TIM_ICPSC_DIV4
;;;2233     *         @arg @ref LL_TIM_ICPSC_DIV8
;;;2234     */
;;;2235   __STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel)
;;;2236   {
;;;2237     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2238     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;2239     return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U);
;;;2240   }
;;;2241   
;;;2242   /**
;;;2243     * @brief  Set the input filter duration.
;;;2244     * @rmtoll CCMR1        IC1F          LL_TIM_IC_SetFilter\n
;;;2245     *         CCMR1        IC2F          LL_TIM_IC_SetFilter\n
;;;2246     *         CCMR2        IC3F          LL_TIM_IC_SetFilter\n
;;;2247     *         CCMR2        IC4F          LL_TIM_IC_SetFilter
;;;2248     * @param  TIMx Timer instance
;;;2249     * @param  Channel This parameter can be one of the following values:
;;;2250     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2251     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2252     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2253     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2254     * @param  ICFilter This parameter can be one of the following values:
;;;2255     *         @arg @ref LL_TIM_IC_FILTER_FDIV1
;;;2256     *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
;;;2257     *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
;;;2258     *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
;;;2259     *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
;;;2260     *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
;;;2261     *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
;;;2262     *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
;;;2263     *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
;;;2264     *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
;;;2265     *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
;;;2266     *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
;;;2267     *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
;;;2268     *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
;;;2269     *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
;;;2270     *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
;;;2271     * @retval None
;;;2272     */
;;;2273   __STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
;;;2274   {
;;;2275     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2276     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;2277     MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
;;;2278   }
;;;2279   
;;;2280   /**
;;;2281     * @brief  Get the input filter duration.
;;;2282     * @rmtoll CCMR1        IC1F          LL_TIM_IC_GetFilter\n
;;;2283     *         CCMR1        IC2F          LL_TIM_IC_GetFilter\n
;;;2284     *         CCMR2        IC3F          LL_TIM_IC_GetFilter\n
;;;2285     *         CCMR2        IC4F          LL_TIM_IC_GetFilter
;;;2286     * @param  TIMx Timer instance
;;;2287     * @param  Channel This parameter can be one of the following values:
;;;2288     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2289     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2290     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2291     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2292     * @retval Returned value can be one of the following values:
;;;2293     *         @arg @ref LL_TIM_IC_FILTER_FDIV1
;;;2294     *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
;;;2295     *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
;;;2296     *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
;;;2297     *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
;;;2298     *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
;;;2299     *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
;;;2300     *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
;;;2301     *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
;;;2302     *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
;;;2303     *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
;;;2304     *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
;;;2305     *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
;;;2306     *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
;;;2307     *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
;;;2308     *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
;;;2309     */
;;;2310   __STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(TIM_TypeDef *TIMx, uint32_t Channel)
;;;2311   {
;;;2312     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2313     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;2314     return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U);
;;;2315   }
;;;2316   
;;;2317   /**
;;;2318     * @brief  Set the input channel polarity.
;;;2319     * @rmtoll CCER         CC1P          LL_TIM_IC_SetPolarity\n
;;;2320     *         CCER         CC1NP         LL_TIM_IC_SetPolarity\n
;;;2321     *         CCER         CC2P          LL_TIM_IC_SetPolarity\n
;;;2322     *         CCER         CC2NP         LL_TIM_IC_SetPolarity\n
;;;2323     *         CCER         CC3P          LL_TIM_IC_SetPolarity\n
;;;2324     *         CCER         CC3NP         LL_TIM_IC_SetPolarity\n
;;;2325     *         CCER         CC4P          LL_TIM_IC_SetPolarity\n
;;;2326     * @param  TIMx Timer instance
;;;2327     * @param  Channel This parameter can be one of the following values:
;;;2328     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2329     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2330     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2331     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2332     * @param  ICPolarity This parameter can be one of the following values:
;;;2333     *         @arg @ref LL_TIM_IC_POLARITY_RISING
;;;2334     *         @arg @ref LL_TIM_IC_POLARITY_FALLING
;;;2335     * @retval None
;;;2336     */
;;;2337   __STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)
;;;2338   {
;;;2339     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2340     MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
;;;2341                ICPolarity << SHIFT_TAB_CCxP[iChannel]);
;;;2342   }
;;;2343   
;;;2344   /**
;;;2345     * @brief  Get the current input channel polarity.
;;;2346     * @rmtoll CCER         CC1P          LL_TIM_IC_GetPolarity\n
;;;2347     *         CCER         CC1NP         LL_TIM_IC_GetPolarity\n
;;;2348     *         CCER         CC2P          LL_TIM_IC_GetPolarity\n
;;;2349     *         CCER         CC2NP         LL_TIM_IC_GetPolarity\n
;;;2350     *         CCER         CC3P          LL_TIM_IC_GetPolarity\n
;;;2351     *         CCER         CC3NP         LL_TIM_IC_GetPolarity\n
;;;2352     *         CCER         CC4P          LL_TIM_IC_GetPolarity\n
;;;2353     * @param  TIMx Timer instance
;;;2354     * @param  Channel This parameter can be one of the following values:
;;;2355     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2356     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2357     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2358     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2359     * @retval Returned value can be one of the following values:
;;;2360     *         @arg @ref LL_TIM_IC_POLARITY_RISING
;;;2361     *         @arg @ref LL_TIM_IC_POLARITY_FALLING
;;;2362     */
;;;2363   __STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
;;;2364   {
;;;2365     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2366     return (READ_BIT(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel])) >>
;;;2367             SHIFT_TAB_CCxP[iChannel]);
;;;2368   }
;;;2369   
;;;2370   /**
;;;2371     * @brief  Connect the TIMx_CH1, CH2 and CH3 pins  to the TI1 input (XOR combination).
;;;2372     * @note Macro @ref IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
;;;2373     *       a timer instance provides an XOR input.
;;;2374     * @rmtoll CR2          TI1S          LL_TIM_IC_EnableXORCombination
;;;2375     * @param  TIMx Timer instance
;;;2376     * @retval None
;;;2377     */
;;;2378   __STATIC_INLINE void LL_TIM_IC_EnableXORCombination(TIM_TypeDef *TIMx)
;;;2379   {
;;;2380     SET_BIT(TIMx->CR2, TIM_CR2_TI1S);
;;;2381   }
;;;2382   
;;;2383   /**
;;;2384     * @brief  Disconnect the TIMx_CH1, CH2 and CH3 pins  from the TI1 input.
;;;2385     * @note Macro @ref IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
;;;2386     *       a timer instance provides an XOR input.
;;;2387     * @rmtoll CR2          TI1S          LL_TIM_IC_DisableXORCombination
;;;2388     * @param  TIMx Timer instance
;;;2389     * @retval None
;;;2390     */
;;;2391   __STATIC_INLINE void LL_TIM_IC_DisableXORCombination(TIM_TypeDef *TIMx)
;;;2392   {
;;;2393     CLEAR_BIT(TIMx->CR2, TIM_CR2_TI1S);
;;;2394   }
;;;2395   
;;;2396   /**
;;;2397     * @brief  Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input.
;;;2398     * @note Macro @ref IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
;;;2399     * a timer instance provides an XOR input.
;;;2400     * @rmtoll CR2          TI1S          LL_TIM_IC_IsEnabledXORCombination
;;;2401     * @param  TIMx Timer instance
;;;2402     * @retval State of bit (1 or 0).
;;;2403     */
;;;2404   __STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(TIM_TypeDef *TIMx)
;;;2405   {
;;;2406     return (READ_BIT(TIMx->CR2, TIM_CR2_TI1S) == (TIM_CR2_TI1S));
;;;2407   }
;;;2408   
;;;2409   /**
;;;2410     * @brief  Get captured value for input channel 1.
;;;2411     * @note Macro @ref IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
;;;2412     *       input channel 1 is supported by a timer instance.
;;;2413     * @rmtoll CCR1         CCR1          LL_TIM_IC_GetCaptureCH1
;;;2414     * @param  TIMx Timer instance
;;;2415     * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
;;;2416     */
;;;2417   __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(TIM_TypeDef *TIMx)
;;;2418   {
;;;2419     return (uint32_t)(READ_REG(TIMx->CCR1));
;;;2420   }
;;;2421   
;;;2422   /**
;;;2423     * @brief  Get captured value for input channel 2.
;;;2424     * @note Macro @ref IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
;;;2425     *       input channel 2 is supported by a timer instance.
;;;2426     * @rmtoll CCR2         CCR2          LL_TIM_IC_GetCaptureCH2
;;;2427     * @param  TIMx Timer instance
;;;2428     * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
;;;2429     */
;;;2430   __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(TIM_TypeDef *TIMx)
;;;2431   {
;;;2432     return (uint32_t)(READ_REG(TIMx->CCR2));
;;;2433   }
;;;2434   
;;;2435   /**
;;;2436     * @brief  Get captured value for input channel 3.
;;;2437     * @note Macro @ref IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
;;;2438     *       input channel 3 is supported by a timer instance.
;;;2439     * @rmtoll CCR3         CCR3          LL_TIM_IC_GetCaptureCH3
;;;2440     * @param  TIMx Timer instance
;;;2441     * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
;;;2442     */
;;;2443   __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(TIM_TypeDef *TIMx)
;;;2444   {
;;;2445     return (uint32_t)(READ_REG(TIMx->CCR3));
;;;2446   }
;;;2447   
;;;2448   /**
;;;2449     * @brief  Get captured value for input channel 4.
;;;2450     * @note Macro @ref IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
;;;2451     *       input channel 4 is supported by a timer instance.
;;;2452     * @rmtoll CCR4         CCR4          LL_TIM_IC_GetCaptureCH4
;;;2453     * @param  TIMx Timer instance
;;;2454     * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
;;;2455     */
;;;2456   __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(TIM_TypeDef *TIMx)
;;;2457   {
;;;2458     return (uint32_t)(READ_REG(TIMx->CCR4));
;;;2459   }
;;;2460   
;;;2461   /**
;;;2462     * @}
;;;2463     */
;;;2464   
;;;2465   /** @defgroup TIM_LL_EF_Clock_Selection Counter clock selection
;;;2466     * @{
;;;2467     */
;;;2468   /**
;;;2469     * @brief  Enable external clock mode 2.
;;;2470     * @note When external clock mode 2 is enabled the counter is clocked by any active edge on the ETRF signal.
;;;2471     * @note Macro @ref IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
;;;2472     *       whether or not a timer instance supports external clock mode2.
;;;2473     * @rmtoll SMCR         ECE           LL_TIM_EnableExternalClock
;;;2474     * @param  TIMx Timer instance
;;;2475     * @retval None
;;;2476     */
;;;2477   __STATIC_INLINE void LL_TIM_EnableExternalClock(TIM_TypeDef *TIMx)
;;;2478   {
;;;2479     SET_BIT(TIMx->SMCR, TIM_SMCR_ECE);
;;;2480   }
;;;2481   
;;;2482   /**
;;;2483     * @brief  Disable external clock mode 2.
;;;2484     * @note Macro @ref IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
;;;2485     *       whether or not a timer instance supports external clock mode2.
;;;2486     * @rmtoll SMCR         ECE           LL_TIM_DisableExternalClock
;;;2487     * @param  TIMx Timer instance
;;;2488     * @retval None
;;;2489     */
;;;2490   __STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx)
;;;2491   {
;;;2492     CLEAR_BIT(TIMx->SMCR, TIM_SMCR_ECE);
;;;2493   }
;;;2494   
;;;2495   /**
;;;2496     * @brief  Indicate whether external clock mode 2 is enabled.
;;;2497     * @note Macro @ref IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
;;;2498     *       whether or not a timer instance supports external clock mode2.
;;;2499     * @rmtoll SMCR         ECE           LL_TIM_IsEnabledExternalClock
;;;2500     * @param  TIMx Timer instance
;;;2501     * @retval State of bit (1 or 0).
;;;2502     */
;;;2503   __STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(TIM_TypeDef *TIMx)
;;;2504   {
;;;2505     return (READ_BIT(TIMx->SMCR, TIM_SMCR_ECE) == (TIM_SMCR_ECE));
;;;2506   }
;;;2507   
;;;2508   /**
;;;2509     * @brief  Set the clock source of the counter clock.
;;;2510     * @note when selected clock source is external clock mode 1, the timer input
;;;2511     *       the external clock is applied is selected by calling the @ref LL_TIM_SetTriggerInput()
;;;2512     *       function. This timer input must be configured by calling
;;;2513     *       the @ref LL_TIM_IC_Config() function.
;;;2514     * @note Macro @ref IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(TIMx) can be used to check
;;;2515     *       whether or not a timer instance supports external clock mode1.
;;;2516     * @note Macro @ref IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
;;;2517     *       whether or not a timer instance supports external clock mode2.
;;;2518     * @rmtoll SMCR         SMS           LL_TIM_SetClockSource\n
;;;2519     *         SMCR         ECE           LL_TIM_SetClockSource
;;;2520     * @param  TIMx Timer instance
;;;2521     * @param  ClockSource This parameter can be one of the following values:
;;;2522     *         @arg @ref LL_TIM_CLOCKSOURCE_INTERNAL
;;;2523     *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
;;;2524     *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
;;;2525     * @retval None
;;;2526     */
;;;2527   __STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
;;;2528   {
;;;2529     MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
;;;2530   }
;;;2531   
;;;2532   /**
;;;2533     * @brief  Set the encoder interface mode.
;;;2534     * @note Macro @ref IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx) can be used to check
;;;2535     *       whether or not a timer instance supports the encoder mode.
;;;2536     * @rmtoll SMCR         SMS           LL_TIM_SetEncoderMode
;;;2537     * @param  TIMx Timer instance
;;;2538     * @param  EncoderMode This parameter can be one of the following values:
;;;2539     *         @arg @ref LL_TIM_ENCODERMODE_X2_TI1
;;;2540     *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2
;;;2541     *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12
;;;2542     * @retval None
;;;2543     */
;;;2544   __STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
;;;2545   {
;;;2546     MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
;;;2547   }
;;;2548   
;;;2549   /**
;;;2550     * @}
;;;2551     */
;;;2552   
;;;2553   /** @defgroup TIM_LL_EF_Timer_Synchronization Timer synchronisation configuration
;;;2554     * @{
;;;2555     */
;;;2556   /**
;;;2557     * @brief  Set the trigger output (TRGO) used for timer synchronization .
;;;2558     * @note Macro @ref IS_TIM_MASTER_INSTANCE(TIMx) can be used to check
;;;2559     *       whether or not a timer instance can operate as a master timer.
;;;2560     * @rmtoll CR2          MMS           LL_TIM_SetTriggerOutput
;;;2561     * @param  TIMx Timer instance
;;;2562     * @param  TimerSynchronization This parameter can be one of the following values:
;;;2563     *         @arg @ref LL_TIM_TRGO_RESET
;;;2564     *         @arg @ref LL_TIM_TRGO_ENABLE
;;;2565     *         @arg @ref LL_TIM_TRGO_UPDATE
;;;2566     *         @arg @ref LL_TIM_TRGO_CC1IF
;;;2567     *         @arg @ref LL_TIM_TRGO_OC1REF
;;;2568     *         @arg @ref LL_TIM_TRGO_OC2REF
;;;2569     *         @arg @ref LL_TIM_TRGO_OC3REF
;;;2570     *         @arg @ref LL_TIM_TRGO_OC4REF
;;;2571     * @retval None
;;;2572     */
;;;2573   __STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
;;;2574   {
;;;2575     MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
;;;2576   }
;;;2577   
;;;2578   /**
;;;2579     * @brief  Set the synchronization mode of a slave timer.
;;;2580     * @note Macro @ref IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
;;;2581     *       a timer instance can operate as a slave timer.
;;;2582     * @rmtoll SMCR         SMS           LL_TIM_SetSlaveMode
;;;2583     * @param  TIMx Timer instance
;;;2584     * @param  SlaveMode This parameter can be one of the following values:
;;;2585     *         @arg @ref LL_TIM_SLAVEMODE_DISABLED
;;;2586     *         @arg @ref LL_TIM_SLAVEMODE_RESET
;;;2587     *         @arg @ref LL_TIM_SLAVEMODE_GATED
;;;2588     *         @arg @ref LL_TIM_SLAVEMODE_TRIGGER
;;;2589     * @retval None
;;;2590     */
;;;2591   __STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode)
;;;2592   {
;;;2593     MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
;;;2594   }
;;;2595   
;;;2596   /**
;;;2597     * @brief  Set the selects the trigger input to be used to synchronize the counter.
;;;2598     * @note Macro @ref IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
;;;2599     *       a timer instance can operate as a slave timer.
;;;2600     * @rmtoll SMCR         TS            LL_TIM_SetTriggerInput
;;;2601     * @param  TIMx Timer instance
;;;2602     * @param  TriggerInput This parameter can be one of the following values:
;;;2603     *         @arg @ref LL_TIM_TS_ITR0
;;;2604     *         @arg @ref LL_TIM_TS_ITR1
;;;2605     *         @arg @ref LL_TIM_TS_ITR2
;;;2606     *         @arg @ref LL_TIM_TS_ITR3
;;;2607     *         @arg @ref LL_TIM_TS_TI1F_ED
;;;2608     *         @arg @ref LL_TIM_TS_TI1FP1
;;;2609     *         @arg @ref LL_TIM_TS_TI2FP2
;;;2610     *         @arg @ref LL_TIM_TS_ETRF
;;;2611     * @retval None
;;;2612     */
;;;2613   __STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)
;;;2614   {
;;;2615     MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
;;;2616   }
;;;2617   
;;;2618   /**
;;;2619     * @brief  Enable the Master/Slave mode.
;;;2620     * @note Macro @ref IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
;;;2621     *       a timer instance can operate as a slave timer.
;;;2622     * @rmtoll SMCR         MSM           LL_TIM_EnableMasterSlaveMode
;;;2623     * @param  TIMx Timer instance
;;;2624     * @retval None
;;;2625     */
;;;2626   __STATIC_INLINE void LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *TIMx)
;;;2627   {
;;;2628     SET_BIT(TIMx->SMCR, TIM_SMCR_MSM);
;;;2629   }
;;;2630   
;;;2631   /**
;;;2632     * @brief  Disable the Master/Slave mode.
;;;2633     * @note Macro @ref IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
;;;2634     *       a timer instance can operate as a slave timer.
;;;2635     * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
;;;2636     * @param  TIMx Timer instance
;;;2637     * @retval None
;;;2638     */
;;;2639   __STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
;;;2640   {
;;;2641     CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
;;;2642   }
;;;2643   
;;;2644   /**
;;;2645     * @brief Indicates whether the Master/Slave mode is enabled.
;;;2646     * @note Macro @ref IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
;;;2647     * a timer instance can operate as a slave timer.
;;;2648     * @rmtoll SMCR         MSM           LL_TIM_IsEnabledMasterSlaveMode
;;;2649     * @param  TIMx Timer instance
;;;2650     * @retval State of bit (1 or 0).
;;;2651     */
;;;2652   __STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(TIM_TypeDef *TIMx)
;;;2653   {
;;;2654     return (READ_BIT(TIMx->SMCR, TIM_SMCR_MSM) == (TIM_SMCR_MSM));
;;;2655   }
;;;2656   
;;;2657   /**
;;;2658     * @brief  Configure the external trigger (ETR) input.
;;;2659     * @note Macro @ref IS_TIM_ETR_INSTANCE(TIMx) can be used to check whether or not
;;;2660     *       a timer instance provides an external trigger input.
;;;2661     * @rmtoll SMCR         ETP           LL_TIM_ConfigETR\n
;;;2662     *         SMCR         ETPS          LL_TIM_ConfigETR\n
;;;2663     *         SMCR         ETF           LL_TIM_ConfigETR
;;;2664     * @param  TIMx Timer instance
;;;2665     * @param  ETRPolarity This parameter can be one of the following values:
;;;2666     *         @arg @ref LL_TIM_ETR_POLARITY_NONINVERTED
;;;2667     *         @arg @ref LL_TIM_ETR_POLARITY_INVERTED
;;;2668     * @param  ETRPrescaler This parameter can be one of the following values:
;;;2669     *         @arg @ref LL_TIM_ETR_PRESCALER_DIV1
;;;2670     *         @arg @ref LL_TIM_ETR_PRESCALER_DIV2
;;;2671     *         @arg @ref LL_TIM_ETR_PRESCALER_DIV4
;;;2672     *         @arg @ref LL_TIM_ETR_PRESCALER_DIV8
;;;2673     * @param  ETRFilter This parameter can be one of the following values:
;;;2674     *         @arg @ref LL_TIM_ETR_FILTER_FDIV1
;;;2675     *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N2
;;;2676     *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N4
;;;2677     *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N8
;;;2678     *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N6
;;;2679     *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N8
;;;2680     *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N6
;;;2681     *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N8
;;;2682     *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N6
;;;2683     *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N8
;;;2684     *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N5
;;;2685     *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N6
;;;2686     *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N8
;;;2687     *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N5
;;;2688     *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N6
;;;2689     *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N8
;;;2690     * @retval None
;;;2691     */
;;;2692   __STATIC_INLINE void LL_TIM_ConfigETR(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler,
;;;2693                                         uint32_t ETRFilter)
;;;2694   {
;;;2695     MODIFY_REG(TIMx->SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | ETRFilter);
;;;2696   }
;;;2697   
;;;2698   /**
;;;2699     * @}
;;;2700     */
;;;2701   
;;;2702   /** @defgroup TIM_LL_EF_Break_Function Break function configuration
;;;2703     * @{
;;;2704     */
;;;2705   /**
;;;2706     * @brief  Enable the break function.
;;;2707     * @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
;;;2708     *       a timer instance provides a break input.
;;;2709     * @rmtoll BDTR         BKE           LL_TIM_EnableBRK
;;;2710     * @param  TIMx Timer instance
;;;2711     * @retval None
;;;2712     */
;;;2713   __STATIC_INLINE void LL_TIM_EnableBRK(TIM_TypeDef *TIMx)
;;;2714   {
;;;2715     SET_BIT(TIMx->BDTR, TIM_BDTR_BKE);
;;;2716   }
;;;2717   
;;;2718   /**
;;;2719     * @brief  Disable the break function.
;;;2720     * @rmtoll BDTR         BKE           LL_TIM_DisableBRK
;;;2721     * @param  TIMx Timer instance
;;;2722     * @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
;;;2723     *       a timer instance provides a break input.
;;;2724     * @retval None
;;;2725     */
;;;2726   __STATIC_INLINE void LL_TIM_DisableBRK(TIM_TypeDef *TIMx)
;;;2727   {
;;;2728     CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BKE);
;;;2729   }
;;;2730   
;;;2731   /**
;;;2732     * @brief  Configure the break input.
;;;2733     * @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
;;;2734     *       a timer instance provides a break input.
;;;2735     * @rmtoll BDTR         BKP           LL_TIM_ConfigBRK
;;;2736     * @param  TIMx Timer instance
;;;2737     * @param  BreakPolarity This parameter can be one of the following values:
;;;2738     *         @arg @ref LL_TIM_BREAK_POLARITY_LOW
;;;2739     *         @arg @ref LL_TIM_BREAK_POLARITY_HIGH
;;;2740     * @retval None
;;;2741     */
;;;2742   __STATIC_INLINE void LL_TIM_ConfigBRK(TIM_TypeDef *TIMx, uint32_t BreakPolarity)
;;;2743   {
;;;2744     MODIFY_REG(TIMx->BDTR, TIM_BDTR_BKP, BreakPolarity);
;;;2745   }
;;;2746   
;;;2747   /**
;;;2748     * @brief  Select the outputs off state (enabled v.s. disabled) in Idle and Run modes.
;;;2749     * @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
;;;2750     *       a timer instance provides a break input.
;;;2751     * @rmtoll BDTR         OSSI          LL_TIM_SetOffStates\n
;;;2752     *         BDTR         OSSR          LL_TIM_SetOffStates
;;;2753     * @param  TIMx Timer instance
;;;2754     * @param  OffStateIdle This parameter can be one of the following values:
;;;2755     *         @arg @ref LL_TIM_OSSI_DISABLE
;;;2756     *         @arg @ref LL_TIM_OSSI_ENABLE
;;;2757     * @param  OffStateRun This parameter can be one of the following values:
;;;2758     *         @arg @ref LL_TIM_OSSR_DISABLE
;;;2759     *         @arg @ref LL_TIM_OSSR_ENABLE
;;;2760     * @retval None
;;;2761     */
;;;2762   __STATIC_INLINE void LL_TIM_SetOffStates(TIM_TypeDef *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun)
;;;2763   {
;;;2764     MODIFY_REG(TIMx->BDTR, TIM_BDTR_OSSI | TIM_BDTR_OSSR, OffStateIdle | OffStateRun);
;;;2765   }
;;;2766   
;;;2767   /**
;;;2768     * @brief  Enable automatic output (MOE can be set by software or automatically when a break input is active).
;;;2769     * @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
;;;2770     *       a timer instance provides a break input.
;;;2771     * @rmtoll BDTR         AOE           LL_TIM_EnableAutomaticOutput
;;;2772     * @param  TIMx Timer instance
;;;2773     * @retval None
;;;2774     */
;;;2775   __STATIC_INLINE void LL_TIM_EnableAutomaticOutput(TIM_TypeDef *TIMx)
;;;2776   {
;;;2777     SET_BIT(TIMx->BDTR, TIM_BDTR_AOE);
;;;2778   }
;;;2779   
;;;2780   /**
;;;2781     * @brief  Disable automatic output (MOE can be set only by software).
;;;2782     * @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
;;;2783     *       a timer instance provides a break input.
;;;2784     * @rmtoll BDTR         AOE           LL_TIM_DisableAutomaticOutput
;;;2785     * @param  TIMx Timer instance
;;;2786     * @retval None
;;;2787     */
;;;2788   __STATIC_INLINE void LL_TIM_DisableAutomaticOutput(TIM_TypeDef *TIMx)
;;;2789   {
;;;2790     CLEAR_BIT(TIMx->BDTR, TIM_BDTR_AOE);
;;;2791   }
;;;2792   
;;;2793   /**
;;;2794     * @brief  Indicate whether automatic output is enabled.
;;;2795     * @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
;;;2796     *       a timer instance provides a break input.
;;;2797     * @rmtoll BDTR         AOE           LL_TIM_IsEnabledAutomaticOutput
;;;2798     * @param  TIMx Timer instance
;;;2799     * @retval State of bit (1 or 0).
;;;2800     */
;;;2801   __STATIC_INLINE uint32_t LL_TIM_IsEnabledAutomaticOutput(TIM_TypeDef *TIMx)
;;;2802   {
;;;2803     return (READ_BIT(TIMx->BDTR, TIM_BDTR_AOE) == (TIM_BDTR_AOE));
;;;2804   }
;;;2805   
;;;2806   /**
;;;2807     * @brief  Enable the outputs (set the MOE bit in TIMx_BDTR register).
;;;2808     * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by
;;;2809     *       software and is reset in case of break or break2 event
;;;2810     * @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
;;;2811     *       a timer instance provides a break input.
;;;2812     * @rmtoll BDTR         MOE           LL_TIM_EnableAllOutputs
;;;2813     * @param  TIMx Timer instance
;;;2814     * @retval None
;;;2815     */
;;;2816   __STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)
;;;2817   {
;;;2818     SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
;;;2819   }
;;;2820   
;;;2821   /**
;;;2822     * @brief  Disable the outputs (reset the MOE bit in TIMx_BDTR register).
;;;2823     * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by
;;;2824     *       software and is reset in case of break or break2 event.
;;;2825     * @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
;;;2826     *       a timer instance provides a break input.
;;;2827     * @rmtoll BDTR         MOE           LL_TIM_DisableAllOutputs
;;;2828     * @param  TIMx Timer instance
;;;2829     * @retval None
;;;2830     */
;;;2831   __STATIC_INLINE void LL_TIM_DisableAllOutputs(TIM_TypeDef *TIMx)
;;;2832   {
;;;2833     CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
;;;2834   }
;;;2835   
;;;2836   /**
;;;2837     * @brief  Indicates whether outputs are enabled.
;;;2838     * @note Macro @ref IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
;;;2839     *       a timer instance provides a break input.
;;;2840     * @rmtoll BDTR         MOE           LL_TIM_IsEnabledAllOutputs
;;;2841     * @param  TIMx Timer instance
;;;2842     * @retval State of bit (1 or 0).
;;;2843     */
;;;2844   __STATIC_INLINE uint32_t LL_TIM_IsEnabledAllOutputs(TIM_TypeDef *TIMx)
;;;2845   {
;;;2846     return (READ_BIT(TIMx->BDTR, TIM_BDTR_MOE) == (TIM_BDTR_MOE));
;;;2847   }
;;;2848   
;;;2849   /**
;;;2850     * @}
;;;2851     */
;;;2852   
;;;2853   /** @defgroup TIM_LL_EF_DMA_Burst_Mode DMA burst mode configuration
;;;2854     * @{
;;;2855     */
;;;2856   /**
;;;2857     * @brief  Configures the timer DMA burst feature.
;;;2858     * @note Macro @ref IS_TIM_DMABURST_INSTANCE(TIMx) can be used to check whether or
;;;2859     *       not a timer instance supports the DMA burst mode.
;;;2860     * @rmtoll DCR          DBL           LL_TIM_ConfigDMABurst\n
;;;2861     *         DCR          DBA           LL_TIM_ConfigDMABurst
;;;2862     * @param  TIMx Timer instance
;;;2863     * @param  DMABurstBaseAddress This parameter can be one of the following values:
;;;2864     *         @arg @ref LL_TIM_DMABURST_BASEADDR_CR1
;;;2865     *         @arg @ref LL_TIM_DMABURST_BASEADDR_CR2
;;;2866     *         @arg @ref LL_TIM_DMABURST_BASEADDR_SMCR
;;;2867     *         @arg @ref LL_TIM_DMABURST_BASEADDR_DIER
;;;2868     *         @arg @ref LL_TIM_DMABURST_BASEADDR_SR
;;;2869     *         @arg @ref LL_TIM_DMABURST_BASEADDR_EGR
;;;2870     *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR1
;;;2871     *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR2
;;;2872     *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCER
;;;2873     *         @arg @ref LL_TIM_DMABURST_BASEADDR_CNT
;;;2874     *         @arg @ref LL_TIM_DMABURST_BASEADDR_PSC
;;;2875     *         @arg @ref LL_TIM_DMABURST_BASEADDR_ARR
;;;2876     *         @arg @ref LL_TIM_DMABURST_BASEADDR_RCR
;;;2877     *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR1
;;;2878     *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR2
;;;2879     *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR3
;;;2880     *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR4
;;;2881     *         @arg @ref LL_TIM_DMABURST_BASEADDR_BDTR
;;;2882     * @param  DMABurstLength This parameter can be one of the following values:
;;;2883     *         @arg @ref LL_TIM_DMABURST_LENGTH_1TRANSFER
;;;2884     *         @arg @ref LL_TIM_DMABURST_LENGTH_2TRANSFERS
;;;2885     *         @arg @ref LL_TIM_DMABURST_LENGTH_3TRANSFERS
;;;2886     *         @arg @ref LL_TIM_DMABURST_LENGTH_4TRANSFERS
;;;2887     *         @arg @ref LL_TIM_DMABURST_LENGTH_5TRANSFERS
;;;2888     *         @arg @ref LL_TIM_DMABURST_LENGTH_6TRANSFERS
;;;2889     *         @arg @ref LL_TIM_DMABURST_LENGTH_7TRANSFERS
;;;2890     *         @arg @ref LL_TIM_DMABURST_LENGTH_8TRANSFERS
;;;2891     *         @arg @ref LL_TIM_DMABURST_LENGTH_9TRANSFERS
;;;2892     *         @arg @ref LL_TIM_DMABURST_LENGTH_10TRANSFERS
;;;2893     *         @arg @ref LL_TIM_DMABURST_LENGTH_11TRANSFERS
;;;2894     *         @arg @ref LL_TIM_DMABURST_LENGTH_12TRANSFERS
;;;2895     *         @arg @ref LL_TIM_DMABURST_LENGTH_13TRANSFERS
;;;2896     *         @arg @ref LL_TIM_DMABURST_LENGTH_14TRANSFERS
;;;2897     *         @arg @ref LL_TIM_DMABURST_LENGTH_15TRANSFERS
;;;2898     *         @arg @ref LL_TIM_DMABURST_LENGTH_16TRANSFERS
;;;2899     *         @arg @ref LL_TIM_DMABURST_LENGTH_17TRANSFERS
;;;2900     *         @arg @ref LL_TIM_DMABURST_LENGTH_18TRANSFERS
;;;2901     * @retval None
;;;2902     */
;;;2903   __STATIC_INLINE void LL_TIM_ConfigDMABurst(TIM_TypeDef *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength)
;;;2904   {
;;;2905     MODIFY_REG(TIMx->DCR, TIM_DCR_DBL | TIM_DCR_DBA, DMABurstBaseAddress | DMABurstLength);
;;;2906   }
;;;2907   
;;;2908   /**
;;;2909     * @}
;;;2910     */
;;;2911   
;;;2912   
;;;2913   /**
;;;2914     * @}
;;;2915     */
;;;2916   
;;;2917   
;;;2918   /** @defgroup TIM_LL_EF_FLAG_Management FLAG-Management
;;;2919     * @{
;;;2920     */
;;;2921   /**
;;;2922     * @brief  Clear the update interrupt flag (UIF).
;;;2923     * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
;;;2924     * @param  TIMx Timer instance
;;;2925     * @retval None
;;;2926     */
;;;2927   __STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
;;;2928   {
;;;2929     WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
;;;2930   }
;;;2931   
;;;2932   /**
;;;2933     * @brief  Indicate whether update interrupt flag (UIF) is set (update interrupt is pending).
;;;2934     * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
;;;2935     * @param  TIMx Timer instance
;;;2936     * @retval State of bit (1 or 0).
;;;2937     */
;;;2938   __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
;;;2939   {
;;;2940     return (READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF));
;;;2941   }
;;;2942   
;;;2943   /**
;;;2944     * @brief  Clear the Capture/Compare 1 interrupt flag (CC1F).
;;;2945     * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
;;;2946     * @param  TIMx Timer instance
;;;2947     * @retval None
;;;2948     */
;;;2949   __STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
;;;2950   {
;;;2951     WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
;;;2952   }
;;;2953   
;;;2954   /**
;;;2955     * @brief  Indicate whether Capture/Compare 1 interrupt flag (CC1F) is set (Capture/Compare 1 interrupt is pending).
;;;2956     * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1
;;;2957     * @param  TIMx Timer instance
;;;2958     * @retval State of bit (1 or 0).
;;;2959     */
;;;2960   __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(TIM_TypeDef *TIMx)
;;;2961   {
;;;2962     return (READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF));
;;;2963   }
;;;2964   
;;;2965   /**
;;;2966     * @brief  Clear the Capture/Compare 2 interrupt flag (CC2F).
;;;2967     * @rmtoll SR           CC2IF         LL_TIM_ClearFlag_CC2
;;;2968     * @param  TIMx Timer instance
;;;2969     * @retval None
;;;2970     */
;;;2971   __STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx)
;;;2972   {
;;;2973     WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
;;;2974   }
;;;2975   
;;;2976   /**
;;;2977     * @brief  Indicate whether Capture/Compare 2 interrupt flag (CC2F) is set (Capture/Compare 2 interrupt is pending).
;;;2978     * @rmtoll SR           CC2IF         LL_TIM_IsActiveFlag_CC2
;;;2979     * @param  TIMx Timer instance
;;;2980     * @retval State of bit (1 or 0).
;;;2981     */
;;;2982   __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(TIM_TypeDef *TIMx)
;;;2983   {
;;;2984     return (READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF));
;;;2985   }
;;;2986   
;;;2987   /**
;;;2988     * @brief  Clear the Capture/Compare 3 interrupt flag (CC3F).
;;;2989     * @rmtoll SR           CC3IF         LL_TIM_ClearFlag_CC3
;;;2990     * @param  TIMx Timer instance
;;;2991     * @retval None
;;;2992     */
;;;2993   __STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx)
;;;2994   {
;;;2995     WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF));
;;;2996   }
;;;2997   
;;;2998   /**
;;;2999     * @brief  Indicate whether Capture/Compare 3 interrupt flag (CC3F) is set (Capture/Compare 3 interrupt is pending).
;;;3000     * @rmtoll SR           CC3IF         LL_TIM_IsActiveFlag_CC3
;;;3001     * @param  TIMx Timer instance
;;;3002     * @retval State of bit (1 or 0).
;;;3003     */
;;;3004   __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(TIM_TypeDef *TIMx)
;;;3005   {
;;;3006     return (READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF));
;;;3007   }
;;;3008   
;;;3009   /**
;;;3010     * @brief  Clear the Capture/Compare 4 interrupt flag (CC4F).
;;;3011     * @rmtoll SR           CC4IF         LL_TIM_ClearFlag_CC4
;;;3012     * @param  TIMx Timer instance
;;;3013     * @retval None
;;;3014     */
;;;3015   __STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx)
;;;3016   {
;;;3017     WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
;;;3018   }
;;;3019   
;;;3020   /**
;;;3021     * @brief  Indicate whether Capture/Compare 4 interrupt flag (CC4F) is set (Capture/Compare 4 interrupt is pending).
;;;3022     * @rmtoll SR           CC4IF         LL_TIM_IsActiveFlag_CC4
;;;3023     * @param  TIMx Timer instance
;;;3024     * @retval State of bit (1 or 0).
;;;3025     */
;;;3026   __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(TIM_TypeDef *TIMx)
;;;3027   {
;;;3028     return (READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF));
;;;3029   }
;;;3030   
;;;3031   /**
;;;3032     * @brief  Clear the commutation interrupt flag (COMIF).
;;;3033     * @rmtoll SR           COMIF         LL_TIM_ClearFlag_COM
;;;3034     * @param  TIMx Timer instance
;;;3035     * @retval None
;;;3036     */
;;;3037   __STATIC_INLINE void LL_TIM_ClearFlag_COM(TIM_TypeDef *TIMx)
;;;3038   {
;;;3039     WRITE_REG(TIMx->SR, ~(TIM_SR_COMIF));
;;;3040   }
;;;3041   
;;;3042   /**
;;;3043     * @brief  Indicate whether commutation interrupt flag (COMIF) is set (commutation interrupt is pending).
;;;3044     * @rmtoll SR           COMIF         LL_TIM_IsActiveFlag_COM
;;;3045     * @param  TIMx Timer instance
;;;3046     * @retval State of bit (1 or 0).
;;;3047     */
;;;3048   __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_COM(TIM_TypeDef *TIMx)
;;;3049   {
;;;3050     return (READ_BIT(TIMx->SR, TIM_SR_COMIF) == (TIM_SR_COMIF));
;;;3051   }
;;;3052   
;;;3053   /**
;;;3054     * @brief  Clear the trigger interrupt flag (TIF).
;;;3055     * @rmtoll SR           TIF           LL_TIM_ClearFlag_TRIG
;;;3056     * @param  TIMx Timer instance
;;;3057     * @retval None
;;;3058     */
;;;3059   __STATIC_INLINE void LL_TIM_ClearFlag_TRIG(TIM_TypeDef *TIMx)
;;;3060   {
;;;3061     WRITE_REG(TIMx->SR, ~(TIM_SR_TIF));
;;;3062   }
;;;3063   
;;;3064   /**
;;;3065     * @brief  Indicate whether trigger interrupt flag (TIF) is set (trigger interrupt is pending).
;;;3066     * @rmtoll SR           TIF           LL_TIM_IsActiveFlag_TRIG
;;;3067     * @param  TIMx Timer instance
;;;3068     * @retval State of bit (1 or 0).
;;;3069     */
;;;3070   __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TRIG(TIM_TypeDef *TIMx)
;;;3071   {
;;;3072     return (READ_BIT(TIMx->SR, TIM_SR_TIF) == (TIM_SR_TIF));
;;;3073   }
;;;3074   
;;;3075   /**
;;;3076     * @brief  Clear the break interrupt flag (BIF).
;;;3077     * @rmtoll SR           BIF           LL_TIM_ClearFlag_BRK
;;;3078     * @param  TIMx Timer instance
;;;3079     * @retval None
;;;3080     */
;;;3081   __STATIC_INLINE void LL_TIM_ClearFlag_BRK(TIM_TypeDef *TIMx)
;;;3082   {
;;;3083     WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
;;;3084   }
;;;3085   
;;;3086   /**
;;;3087     * @brief  Indicate whether break interrupt flag (BIF) is set (break interrupt is pending).
;;;3088     * @rmtoll SR           BIF           LL_TIM_IsActiveFlag_BRK
;;;3089     * @param  TIMx Timer instance
;;;3090     * @retval State of bit (1 or 0).
;;;3091     */
;;;3092   __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(TIM_TypeDef *TIMx)
;;;3093   {
;;;3094     return (READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF));
;;;3095   }
;;;3096   
;;;3097   /**
;;;3098     * @brief  Clear the Capture/Compare 1 over-capture interrupt flag (CC1OF).
;;;3099     * @rmtoll SR           CC1OF         LL_TIM_ClearFlag_CC1OVR
;;;3100     * @param  TIMx Timer instance
;;;3101     * @retval None
;;;3102     */
;;;3103   __STATIC_INLINE void LL_TIM_ClearFlag_CC1OVR(TIM_TypeDef *TIMx)
;;;3104   {
;;;3105     WRITE_REG(TIMx->SR, ~(TIM_SR_CC1OF));
;;;3106   }
;;;3107   
;;;3108   /**
;;;3109     * @brief  Indicate whether Capture/Compare 1 over-capture interrupt flag (CC1OF) is set (Capture/Compare 1 interrupt is pending).
;;;3110     * @rmtoll SR           CC1OF         LL_TIM_IsActiveFlag_CC1OVR
;;;3111     * @param  TIMx Timer instance
;;;3112     * @retval State of bit (1 or 0).
;;;3113     */
;;;3114   __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1OVR(TIM_TypeDef *TIMx)
;;;3115   {
;;;3116     return (READ_BIT(TIMx->SR, TIM_SR_CC1OF) == (TIM_SR_CC1OF));
;;;3117   }
;;;3118   
;;;3119   /**
;;;3120     * @brief  Clear the Capture/Compare 2 over-capture interrupt flag (CC2OF).
;;;3121     * @rmtoll SR           CC2OF         LL_TIM_ClearFlag_CC2OVR
;;;3122     * @param  TIMx Timer instance
;;;3123     * @retval None
;;;3124     */
;;;3125   __STATIC_INLINE void LL_TIM_ClearFlag_CC2OVR(TIM_TypeDef *TIMx)
;;;3126   {
;;;3127     WRITE_REG(TIMx->SR, ~(TIM_SR_CC2OF));
;;;3128   }
;;;3129   
;;;3130   /**
;;;3131     * @brief  Indicate whether Capture/Compare 2 over-capture interrupt flag (CC2OF) is set (Capture/Compare 2 over-capture interrupt is pending).
;;;3132     * @rmtoll SR           CC2OF         LL_TIM_IsActiveFlag_CC2OVR
;;;3133     * @param  TIMx Timer instance
;;;3134     * @retval State of bit (1 or 0).
;;;3135     */
;;;3136   __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2OVR(TIM_TypeDef *TIMx)
;;;3137   {
;;;3138     return (READ_BIT(TIMx->SR, TIM_SR_CC2OF) == (TIM_SR_CC2OF));
;;;3139   }
;;;3140   
;;;3141   /**
;;;3142     * @brief  Clear the Capture/Compare 3 over-capture interrupt flag (CC3OF).
;;;3143     * @rmtoll SR           CC3OF         LL_TIM_ClearFlag_CC3OVR
;;;3144     * @param  TIMx Timer instance
;;;3145     * @retval None
;;;3146     */
;;;3147   __STATIC_INLINE void LL_TIM_ClearFlag_CC3OVR(TIM_TypeDef *TIMx)
;;;3148   {
;;;3149     WRITE_REG(TIMx->SR, ~(TIM_SR_CC3OF));
;;;3150   }
;;;3151   
;;;3152   /**
;;;3153     * @brief  Indicate whether Capture/Compare 3 over-capture interrupt flag (CC3OF) is set (Capture/Compare 3 over-capture interrupt is pending).
;;;3154     * @rmtoll SR           CC3OF         LL_TIM_IsActiveFlag_CC3OVR
;;;3155     * @param  TIMx Timer instance
;;;3156     * @retval State of bit (1 or 0).
;;;3157     */
;;;3158   __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3OVR(TIM_TypeDef *TIMx)
;;;3159   {
;;;3160     return (READ_BIT(TIMx->SR, TIM_SR_CC3OF) == (TIM_SR_CC3OF));
;;;3161   }
;;;3162   
;;;3163   /**
;;;3164     * @brief  Clear the Capture/Compare 4 over-capture interrupt flag (CC4OF).
;;;3165     * @rmtoll SR           CC4OF         LL_TIM_ClearFlag_CC4OVR
;;;3166     * @param  TIMx Timer instance
;;;3167     * @retval None
;;;3168     */
;;;3169   __STATIC_INLINE void LL_TIM_ClearFlag_CC4OVR(TIM_TypeDef *TIMx)
;;;3170   {
;;;3171     WRITE_REG(TIMx->SR, ~(TIM_SR_CC4OF));
;;;3172   }
;;;3173   
;;;3174   /**
;;;3175     * @brief  Indicate whether Capture/Compare 4 over-capture interrupt flag (CC4OF) is set (Capture/Compare 4 over-capture interrupt is pending).
;;;3176     * @rmtoll SR           CC4OF         LL_TIM_IsActiveFlag_CC4OVR
;;;3177     * @param  TIMx Timer instance
;;;3178     * @retval State of bit (1 or 0).
;;;3179     */
;;;3180   __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4OVR(TIM_TypeDef *TIMx)
;;;3181   {
;;;3182     return (READ_BIT(TIMx->SR, TIM_SR_CC4OF) == (TIM_SR_CC4OF));
;;;3183   }
;;;3184   
;;;3185   /**
;;;3186     * @}
;;;3187     */
;;;3188   
;;;3189   /** @defgroup TIM_LL_EF_IT_Management IT-Management
;;;3190     * @{
;;;3191     */
;;;3192   /**
;;;3193     * @brief  Enable update interrupt (UIE).
;;;3194     * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
;;;3195     * @param  TIMx Timer instance
;;;3196     * @retval None
;;;3197     */
;;;3198   __STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
;;;3199   {
;;;3200     SET_BIT(TIMx->DIER, TIM_DIER_UIE);
        0x0800098c:    68c1        .h      LDR      r1,[r0,#0xc]
        0x0800098e:    f0410101    A...    ORR      r1,r1,#1
        0x08000992:    60c1        .`      STR      r1,[r0,#0xc]
        0x08000994:    4770        pG      BX       lr
    i.LL_TIM_EnableMasterSlaveMode
    LL_TIM_EnableMasterSlaveMode
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h (2628)
        0x08000996:    6881        .h      LDR      r1,[r0,#8]
        0x08000998:    f0410180    A...    ORR      r1,r1,#0x80
        0x0800099c:    6081        .`      STR      r1,[r0,#8]
;;;2629   }
        0x0800099e:    4770        pG      BX       lr
    i.LL_TIM_IC_SetActiveInput
    LL_TIM_IC_SetActiveInput
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h (2161)
        0x080009a0:    b5f0        ..      PUSH     {r4-r7,lr}
        0x080009a2:    4603        .F      MOV      r3,r0
        0x080009a4:    4614        .F      MOV      r4,r2
;;;2162     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
        0x080009a6:    2901        .)      CMP      r1,#1
        0x080009a8:    d101        ..      BNE      0x80009ae ; LL_TIM_IC_SetActiveInput + 14
        0x080009aa:    2500        .%      MOVS     r5,#0
        0x080009ac:    e016        ..      B        0x80009dc ; LL_TIM_IC_SetActiveInput + 60
        0x080009ae:    2904        .)      CMP      r1,#4
        0x080009b0:    d101        ..      BNE      0x80009b6 ; LL_TIM_IC_SetActiveInput + 22
        0x080009b2:    2501        .%      MOVS     r5,#1
        0x080009b4:    e012        ..      B        0x80009dc ; LL_TIM_IC_SetActiveInput + 60
        0x080009b6:    2910        .)      CMP      r1,#0x10
        0x080009b8:    d101        ..      BNE      0x80009be ; LL_TIM_IC_SetActiveInput + 30
        0x080009ba:    2502        .%      MOVS     r5,#2
        0x080009bc:    e00e        ..      B        0x80009dc ; LL_TIM_IC_SetActiveInput + 60
        0x080009be:    2940        @)      CMP      r1,#0x40
        0x080009c0:    d101        ..      BNE      0x80009c6 ; LL_TIM_IC_SetActiveInput + 38
        0x080009c2:    2503        .%      MOVS     r5,#3
        0x080009c4:    e00a        ..      B        0x80009dc ; LL_TIM_IC_SetActiveInput + 60
        0x080009c6:    f5b17f80    ....    CMP      r1,#0x100
        0x080009ca:    d101        ..      BNE      0x80009d0 ; LL_TIM_IC_SetActiveInput + 48
        0x080009cc:    2504        .%      MOVS     r5,#4
        0x080009ce:    e005        ..      B        0x80009dc ; LL_TIM_IC_SetActiveInput + 60
        0x080009d0:    f5b16f80    ...o    CMP      r1,#0x400
        0x080009d4:    d101        ..      BNE      0x80009da ; LL_TIM_IC_SetActiveInput + 58
        0x080009d6:    2505        .%      MOVS     r5,#5
        0x080009d8:    e000        ..      B        0x80009dc ; LL_TIM_IC_SetActiveInput + 60
        0x080009da:    2506        .%      MOVS     r5,#6
        0x080009dc:    4628        (F      MOV      r0,r5
;;;2163     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
        0x080009de:    4d09        .M      LDR      r5,[pc,#36] ; [0x8000a04] = 0x8003aff
        0x080009e0:    5c2e        .\      LDRB     r6,[r5,r0]
        0x080009e2:    f1030518    ....    ADD      r5,r3,#0x18
        0x080009e6:    1972        r.      ADDS     r2,r6,r5
;;;2164     MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
        0x080009e8:    4e07        .N      LDR      r6,[pc,#28] ; [0x8000a08] = 0x8003b0d
        0x080009ea:    5c37        7\      LDRB     r7,[r6,r0]
        0x080009ec:    2603        .&      MOVS     r6,#3
        0x080009ee:    40be        .@      LSLS     r6,r6,r7
        0x080009f0:    6815        .h      LDR      r5,[r2,#0]
        0x080009f2:    43b5        .C      BICS     r5,r5,r6
        0x080009f4:    0c26        &.      LSRS     r6,r4,#16
        0x080009f6:    4f04        .O      LDR      r7,[pc,#16] ; [0x8000a08] = 0x8003b0d
        0x080009f8:    5c3f        ?\      LDRB     r7,[r7,r0]
        0x080009fa:    40be        .@      LSLS     r6,r6,r7
        0x080009fc:    4335        5C      ORRS     r5,r5,r6
        0x080009fe:    6015        .`      STR      r5,[r2,#0]
;;;2165   }
        0x08000a00:    bdf0        ..      POP      {r4-r7,pc}
    $d
        0x08000a02:    0000        ..      DCW    0
        0x08000a04:    08003aff    .:..    DCD    134232831
        0x08000a08:    08003b0d    .;..    DCD    134232845
    $t
    i.LL_TIM_IC_SetFilter
    LL_TIM_IC_SetFilter
;;;2166   
;;;2167   /**
;;;2168     * @brief  Get the current active input.
;;;2169     * @rmtoll CCMR1        CC1S          LL_TIM_IC_GetActiveInput\n
;;;2170     *         CCMR1        CC2S          LL_TIM_IC_GetActiveInput\n
;;;2171     *         CCMR2        CC3S          LL_TIM_IC_GetActiveInput\n
;;;2172     *         CCMR2        CC4S          LL_TIM_IC_GetActiveInput
;;;2173     * @param  TIMx Timer instance
;;;2174     * @param  Channel This parameter can be one of the following values:
;;;2175     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2176     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2177     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2178     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2179     * @retval Returned value can be one of the following values:
;;;2180     *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
;;;2181     *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
;;;2182     *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
;;;2183     */
;;;2184   __STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel)
;;;2185   {
;;;2186     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2187     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;2188     return ((READ_BIT(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U);
;;;2189   }
;;;2190   
;;;2191   /**
;;;2192     * @brief  Set the prescaler of input channel.
;;;2193     * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_SetPrescaler\n
;;;2194     *         CCMR1        IC2PSC        LL_TIM_IC_SetPrescaler\n
;;;2195     *         CCMR2        IC3PSC        LL_TIM_IC_SetPrescaler\n
;;;2196     *         CCMR2        IC4PSC        LL_TIM_IC_SetPrescaler
;;;2197     * @param  TIMx Timer instance
;;;2198     * @param  Channel This parameter can be one of the following values:
;;;2199     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2200     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2201     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2202     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2203     * @param  ICPrescaler This parameter can be one of the following values:
;;;2204     *         @arg @ref LL_TIM_ICPSC_DIV1
;;;2205     *         @arg @ref LL_TIM_ICPSC_DIV2
;;;2206     *         @arg @ref LL_TIM_ICPSC_DIV4
;;;2207     *         @arg @ref LL_TIM_ICPSC_DIV8
;;;2208     * @retval None
;;;2209     */
;;;2210   __STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)
;;;2211   {
;;;2212     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2213     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;2214     MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
;;;2215   }
;;;2216   
;;;2217   /**
;;;2218     * @brief  Get the current prescaler value acting on an  input channel.
;;;2219     * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_GetPrescaler\n
;;;2220     *         CCMR1        IC2PSC        LL_TIM_IC_GetPrescaler\n
;;;2221     *         CCMR2        IC3PSC        LL_TIM_IC_GetPrescaler\n
;;;2222     *         CCMR2        IC4PSC        LL_TIM_IC_GetPrescaler
;;;2223     * @param  TIMx Timer instance
;;;2224     * @param  Channel This parameter can be one of the following values:
;;;2225     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2226     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2227     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2228     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2229     * @retval Returned value can be one of the following values:
;;;2230     *         @arg @ref LL_TIM_ICPSC_DIV1
;;;2231     *         @arg @ref LL_TIM_ICPSC_DIV2
;;;2232     *         @arg @ref LL_TIM_ICPSC_DIV4
;;;2233     *         @arg @ref LL_TIM_ICPSC_DIV8
;;;2234     */
;;;2235   __STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel)
;;;2236   {
;;;2237     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2238     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;2239     return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U);
;;;2240   }
;;;2241   
;;;2242   /**
;;;2243     * @brief  Set the input filter duration.
;;;2244     * @rmtoll CCMR1        IC1F          LL_TIM_IC_SetFilter\n
;;;2245     *         CCMR1        IC2F          LL_TIM_IC_SetFilter\n
;;;2246     *         CCMR2        IC3F          LL_TIM_IC_SetFilter\n
;;;2247     *         CCMR2        IC4F          LL_TIM_IC_SetFilter
;;;2248     * @param  TIMx Timer instance
;;;2249     * @param  Channel This parameter can be one of the following values:
;;;2250     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2251     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2252     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2253     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2254     * @param  ICFilter This parameter can be one of the following values:
;;;2255     *         @arg @ref LL_TIM_IC_FILTER_FDIV1
;;;2256     *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
;;;2257     *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
;;;2258     *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
;;;2259     *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
;;;2260     *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
;;;2261     *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
;;;2262     *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
;;;2263     *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
;;;2264     *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
;;;2265     *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
;;;2266     *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
;;;2267     *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
;;;2268     *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
;;;2269     *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
;;;2270     *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
;;;2271     * @retval None
;;;2272     */
;;;2273   __STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
;;;2274   {
        0x08000a0c:    b5f0        ..      PUSH     {r4-r7,lr}
        0x08000a0e:    4603        .F      MOV      r3,r0
        0x08000a10:    4614        .F      MOV      r4,r2
;;;2275     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
        0x08000a12:    2901        .)      CMP      r1,#1
        0x08000a14:    d101        ..      BNE      0x8000a1a ; LL_TIM_IC_SetFilter + 14
        0x08000a16:    2500        .%      MOVS     r5,#0
        0x08000a18:    e016        ..      B        0x8000a48 ; LL_TIM_IC_SetFilter + 60
        0x08000a1a:    2904        .)      CMP      r1,#4
        0x08000a1c:    d101        ..      BNE      0x8000a22 ; LL_TIM_IC_SetFilter + 22
        0x08000a1e:    2501        .%      MOVS     r5,#1
        0x08000a20:    e012        ..      B        0x8000a48 ; LL_TIM_IC_SetFilter + 60
        0x08000a22:    2910        .)      CMP      r1,#0x10
        0x08000a24:    d101        ..      BNE      0x8000a2a ; LL_TIM_IC_SetFilter + 30
        0x08000a26:    2502        .%      MOVS     r5,#2
        0x08000a28:    e00e        ..      B        0x8000a48 ; LL_TIM_IC_SetFilter + 60
        0x08000a2a:    2940        @)      CMP      r1,#0x40
        0x08000a2c:    d101        ..      BNE      0x8000a32 ; LL_TIM_IC_SetFilter + 38
        0x08000a2e:    2503        .%      MOVS     r5,#3
        0x08000a30:    e00a        ..      B        0x8000a48 ; LL_TIM_IC_SetFilter + 60
        0x08000a32:    f5b17f80    ....    CMP      r1,#0x100
        0x08000a36:    d101        ..      BNE      0x8000a3c ; LL_TIM_IC_SetFilter + 48
        0x08000a38:    2504        .%      MOVS     r5,#4
        0x08000a3a:    e005        ..      B        0x8000a48 ; LL_TIM_IC_SetFilter + 60
        0x08000a3c:    f5b16f80    ...o    CMP      r1,#0x400
        0x08000a40:    d101        ..      BNE      0x8000a46 ; LL_TIM_IC_SetFilter + 58
        0x08000a42:    2505        .%      MOVS     r5,#5
        0x08000a44:    e000        ..      B        0x8000a48 ; LL_TIM_IC_SetFilter + 60
        0x08000a46:    2506        .%      MOVS     r5,#6
        0x08000a48:    4628        (F      MOV      r0,r5
;;;2276     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
        0x08000a4a:    4d09        .M      LDR      r5,[pc,#36] ; [0x8000a70] = 0x8003aff
        0x08000a4c:    5c2e        .\      LDRB     r6,[r5,r0]
        0x08000a4e:    f1030518    ....    ADD      r5,r3,#0x18
        0x08000a52:    1972        r.      ADDS     r2,r6,r5
;;;2277     MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
        0x08000a54:    4e07        .N      LDR      r6,[pc,#28] ; [0x8000a74] = 0x8003b0d
        0x08000a56:    5c37        7\      LDRB     r7,[r6,r0]
        0x08000a58:    26f0        .&      MOVS     r6,#0xf0
        0x08000a5a:    40be        .@      LSLS     r6,r6,r7
        0x08000a5c:    6815        .h      LDR      r5,[r2,#0]
        0x08000a5e:    43b5        .C      BICS     r5,r5,r6
        0x08000a60:    0c26        &.      LSRS     r6,r4,#16
        0x08000a62:    4f04        .O      LDR      r7,[pc,#16] ; [0x8000a74] = 0x8003b0d
        0x08000a64:    5c3f        ?\      LDRB     r7,[r7,r0]
        0x08000a66:    40be        .@      LSLS     r6,r6,r7
        0x08000a68:    4335        5C      ORRS     r5,r5,r6
        0x08000a6a:    6015        .`      STR      r5,[r2,#0]
;;;2278   }
        0x08000a6c:    bdf0        ..      POP      {r4-r7,pc}
    $d
        0x08000a6e:    0000        ..      DCW    0
        0x08000a70:    08003aff    .:..    DCD    134232831
        0x08000a74:    08003b0d    .;..    DCD    134232845
    $t
    i.LL_TIM_IC_SetPolarity
    LL_TIM_IC_SetPolarity
;;;2279   
;;;2280   /**
;;;2281     * @brief  Get the input filter duration.
;;;2282     * @rmtoll CCMR1        IC1F          LL_TIM_IC_GetFilter\n
;;;2283     *         CCMR1        IC2F          LL_TIM_IC_GetFilter\n
;;;2284     *         CCMR2        IC3F          LL_TIM_IC_GetFilter\n
;;;2285     *         CCMR2        IC4F          LL_TIM_IC_GetFilter
;;;2286     * @param  TIMx Timer instance
;;;2287     * @param  Channel This parameter can be one of the following values:
;;;2288     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2289     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2290     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2291     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2292     * @retval Returned value can be one of the following values:
;;;2293     *         @arg @ref LL_TIM_IC_FILTER_FDIV1
;;;2294     *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
;;;2295     *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
;;;2296     *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
;;;2297     *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
;;;2298     *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
;;;2299     *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
;;;2300     *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
;;;2301     *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
;;;2302     *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
;;;2303     *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
;;;2304     *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
;;;2305     *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
;;;2306     *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
;;;2307     *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
;;;2308     *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
;;;2309     */
;;;2310   __STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(TIM_TypeDef *TIMx, uint32_t Channel)
;;;2311   {
;;;2312     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2313     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;2314     return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U);
;;;2315   }
;;;2316   
;;;2317   /**
;;;2318     * @brief  Set the input channel polarity.
;;;2319     * @rmtoll CCER         CC1P          LL_TIM_IC_SetPolarity\n
;;;2320     *         CCER         CC1NP         LL_TIM_IC_SetPolarity\n
;;;2321     *         CCER         CC2P          LL_TIM_IC_SetPolarity\n
;;;2322     *         CCER         CC2NP         LL_TIM_IC_SetPolarity\n
;;;2323     *         CCER         CC3P          LL_TIM_IC_SetPolarity\n
;;;2324     *         CCER         CC3NP         LL_TIM_IC_SetPolarity\n
;;;2325     *         CCER         CC4P          LL_TIM_IC_SetPolarity\n
;;;2326     * @param  TIMx Timer instance
;;;2327     * @param  Channel This parameter can be one of the following values:
;;;2328     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2329     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2330     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2331     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2332     * @param  ICPolarity This parameter can be one of the following values:
;;;2333     *         @arg @ref LL_TIM_IC_POLARITY_RISING
;;;2334     *         @arg @ref LL_TIM_IC_POLARITY_FALLING
;;;2335     * @retval None
;;;2336     */
;;;2337   __STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)
;;;2338   {
        0x08000a78:    b570        p.      PUSH     {r4-r6,lr}
;;;2339     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
        0x08000a7a:    2901        .)      CMP      r1,#1
        0x08000a7c:    d101        ..      BNE      0x8000a82 ; LL_TIM_IC_SetPolarity + 10
        0x08000a7e:    2400        .$      MOVS     r4,#0
        0x08000a80:    e016        ..      B        0x8000ab0 ; LL_TIM_IC_SetPolarity + 56
        0x08000a82:    2904        .)      CMP      r1,#4
        0x08000a84:    d101        ..      BNE      0x8000a8a ; LL_TIM_IC_SetPolarity + 18
        0x08000a86:    2401        .$      MOVS     r4,#1
        0x08000a88:    e012        ..      B        0x8000ab0 ; LL_TIM_IC_SetPolarity + 56
        0x08000a8a:    2910        .)      CMP      r1,#0x10
        0x08000a8c:    d101        ..      BNE      0x8000a92 ; LL_TIM_IC_SetPolarity + 26
        0x08000a8e:    2402        .$      MOVS     r4,#2
        0x08000a90:    e00e        ..      B        0x8000ab0 ; LL_TIM_IC_SetPolarity + 56
        0x08000a92:    2940        @)      CMP      r1,#0x40
        0x08000a94:    d101        ..      BNE      0x8000a9a ; LL_TIM_IC_SetPolarity + 34
        0x08000a96:    2403        .$      MOVS     r4,#3
        0x08000a98:    e00a        ..      B        0x8000ab0 ; LL_TIM_IC_SetPolarity + 56
        0x08000a9a:    f5b17f80    ....    CMP      r1,#0x100
        0x08000a9e:    d101        ..      BNE      0x8000aa4 ; LL_TIM_IC_SetPolarity + 44
        0x08000aa0:    2404        .$      MOVS     r4,#4
        0x08000aa2:    e005        ..      B        0x8000ab0 ; LL_TIM_IC_SetPolarity + 56
        0x08000aa4:    f5b16f80    ...o    CMP      r1,#0x400
        0x08000aa8:    d101        ..      BNE      0x8000aae ; LL_TIM_IC_SetPolarity + 54
        0x08000aaa:    2405        .$      MOVS     r4,#5
        0x08000aac:    e000        ..      B        0x8000ab0 ; LL_TIM_IC_SetPolarity + 56
        0x08000aae:    2406        .$      MOVS     r4,#6
        0x08000ab0:    4623        #F      MOV      r3,r4
;;;2340     MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
        0x08000ab2:    6a04        .j      LDR      r4,[r0,#0x20]
        0x08000ab4:    4d05        .M      LDR      r5,[pc,#20] ; [0x8000acc] = 0x8003b14
        0x08000ab6:    5cee        .\      LDRB     r6,[r5,r3]
        0x08000ab8:    250a        .%      MOVS     r5,#0xa
        0x08000aba:    40b5        .@      LSLS     r5,r5,r6
        0x08000abc:    43ac        .C      BICS     r4,r4,r5
        0x08000abe:    4d03        .M      LDR      r5,[pc,#12] ; [0x8000acc] = 0x8003b14
        0x08000ac0:    5ced        .\      LDRB     r5,[r5,r3]
        0x08000ac2:    fa02f505    ....    LSL      r5,r2,r5
        0x08000ac6:    432c        ,C      ORRS     r4,r4,r5
        0x08000ac8:    6204        .b      STR      r4,[r0,#0x20]
;;;2341                ICPolarity << SHIFT_TAB_CCxP[iChannel]);
;;;2342   }
        0x08000aca:    bd70        p.      POP      {r4-r6,pc}
    $d
        0x08000acc:    08003b14    .;..    DCD    134232852
    $t
    i.LL_TIM_IC_SetPrescaler
    LL_TIM_IC_SetPrescaler
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h (2211)
        0x08000ad0:    b5f0        ..      PUSH     {r4-r7,lr}
        0x08000ad2:    4603        .F      MOV      r3,r0
        0x08000ad4:    4614        .F      MOV      r4,r2
;;;2212     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
        0x08000ad6:    2901        .)      CMP      r1,#1
        0x08000ad8:    d101        ..      BNE      0x8000ade ; LL_TIM_IC_SetPrescaler + 14
        0x08000ada:    2500        .%      MOVS     r5,#0
        0x08000adc:    e016        ..      B        0x8000b0c ; LL_TIM_IC_SetPrescaler + 60
        0x08000ade:    2904        .)      CMP      r1,#4
        0x08000ae0:    d101        ..      BNE      0x8000ae6 ; LL_TIM_IC_SetPrescaler + 22
        0x08000ae2:    2501        .%      MOVS     r5,#1
        0x08000ae4:    e012        ..      B        0x8000b0c ; LL_TIM_IC_SetPrescaler + 60
        0x08000ae6:    2910        .)      CMP      r1,#0x10
        0x08000ae8:    d101        ..      BNE      0x8000aee ; LL_TIM_IC_SetPrescaler + 30
        0x08000aea:    2502        .%      MOVS     r5,#2
        0x08000aec:    e00e        ..      B        0x8000b0c ; LL_TIM_IC_SetPrescaler + 60
        0x08000aee:    2940        @)      CMP      r1,#0x40
        0x08000af0:    d101        ..      BNE      0x8000af6 ; LL_TIM_IC_SetPrescaler + 38
        0x08000af2:    2503        .%      MOVS     r5,#3
        0x08000af4:    e00a        ..      B        0x8000b0c ; LL_TIM_IC_SetPrescaler + 60
        0x08000af6:    f5b17f80    ....    CMP      r1,#0x100
        0x08000afa:    d101        ..      BNE      0x8000b00 ; LL_TIM_IC_SetPrescaler + 48
        0x08000afc:    2504        .%      MOVS     r5,#4
        0x08000afe:    e005        ..      B        0x8000b0c ; LL_TIM_IC_SetPrescaler + 60
        0x08000b00:    f5b16f80    ...o    CMP      r1,#0x400
        0x08000b04:    d101        ..      BNE      0x8000b0a ; LL_TIM_IC_SetPrescaler + 58
        0x08000b06:    2505        .%      MOVS     r5,#5
        0x08000b08:    e000        ..      B        0x8000b0c ; LL_TIM_IC_SetPrescaler + 60
        0x08000b0a:    2506        .%      MOVS     r5,#6
        0x08000b0c:    4628        (F      MOV      r0,r5
;;;2213     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
        0x08000b0e:    4d09        .M      LDR      r5,[pc,#36] ; [0x8000b34] = 0x8003aff
        0x08000b10:    5c2e        .\      LDRB     r6,[r5,r0]
        0x08000b12:    f1030518    ....    ADD      r5,r3,#0x18
        0x08000b16:    1972        r.      ADDS     r2,r6,r5
;;;2214     MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
        0x08000b18:    4e07        .N      LDR      r6,[pc,#28] ; [0x8000b38] = 0x8003b0d
        0x08000b1a:    5c37        7\      LDRB     r7,[r6,r0]
        0x08000b1c:    260c        .&      MOVS     r6,#0xc
        0x08000b1e:    40be        .@      LSLS     r6,r6,r7
        0x08000b20:    6815        .h      LDR      r5,[r2,#0]
        0x08000b22:    43b5        .C      BICS     r5,r5,r6
        0x08000b24:    0c26        &.      LSRS     r6,r4,#16
        0x08000b26:    4f04        .O      LDR      r7,[pc,#16] ; [0x8000b38] = 0x8003b0d
        0x08000b28:    5c3f        ?\      LDRB     r7,[r7,r0]
        0x08000b2a:    40be        .@      LSLS     r6,r6,r7
        0x08000b2c:    4335        5C      ORRS     r5,r5,r6
        0x08000b2e:    6015        .`      STR      r5,[r2,#0]
;;;2215   }
        0x08000b30:    bdf0        ..      POP      {r4-r7,pc}
    $d
        0x08000b32:    0000        ..      DCW    0
        0x08000b34:    08003aff    .:..    DCD    134232831
        0x08000b38:    08003b0d    .;..    DCD    134232845
    $t
    i.LL_TIM_Init
    LL_TIM_Init
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_tim.c
;;;341    {
        0x08000b3c:    b510        ..      PUSH     {r4,lr}
        0x08000b3e:    4602        .F      MOV      r2,r0
;;;342      uint32_t tmpcr1 = 0U;
        0x08000b40:    2300        .#      MOVS     r3,#0
;;;343    
;;;344      /* Check the parameters */
;;;345      assert_param(IS_TIM_INSTANCE(TIMx));
;;;346      assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
;;;347      assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));
;;;348    
;;;349      tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
        0x08000b42:    6813        .h      LDR      r3,[r2,#0]
;;;350    
;;;351      if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
        0x08000b44:    481b        .H      LDR      r0,[pc,#108] ; [0x8000bb4] = 0x40012c00
        0x08000b46:    4282        .B      CMP      r2,r0
        0x08000b48:    d008        ..      BEQ      0x8000b5c ; LL_TIM_Init + 32
        0x08000b4a:    f1b24f80    ...O    CMP      r2,#0x40000000
        0x08000b4e:    d005        ..      BEQ      0x8000b5c ; LL_TIM_Init + 32
        0x08000b50:    4819        .H      LDR      r0,[pc,#100] ; [0x8000bb8] = 0x40000400
        0x08000b52:    4282        .B      CMP      r2,r0
        0x08000b54:    d002        ..      BEQ      0x8000b5c ; LL_TIM_Init + 32
        0x08000b56:    4819        .H      LDR      r0,[pc,#100] ; [0x8000bbc] = 0x40000800
        0x08000b58:    4282        .B      CMP      r2,r0
        0x08000b5a:    d104        ..      BNE      0x8000b66 ; LL_TIM_Init + 42
;;;352      {
;;;353        /* Select the Counter Mode */
;;;354        MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
        0x08000b5c:    f0230070    #.p.    BIC      r0,r3,#0x70
        0x08000b60:    684c        Lh      LDR      r4,[r1,#4]
        0x08000b62:    ea400304    @...    ORR      r3,r0,r4
;;;355      }
;;;356    
;;;357      if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
        0x08000b66:    4813        .H      LDR      r0,[pc,#76] ; [0x8000bb4] = 0x40012c00
        0x08000b68:    4282        .B      CMP      r2,r0
        0x08000b6a:    d008        ..      BEQ      0x8000b7e ; LL_TIM_Init + 66
        0x08000b6c:    f1b24f80    ...O    CMP      r2,#0x40000000
        0x08000b70:    d005        ..      BEQ      0x8000b7e ; LL_TIM_Init + 66
        0x08000b72:    4811        .H      LDR      r0,[pc,#68] ; [0x8000bb8] = 0x40000400
        0x08000b74:    4282        .B      CMP      r2,r0
        0x08000b76:    d002        ..      BEQ      0x8000b7e ; LL_TIM_Init + 66
        0x08000b78:    4810        .H      LDR      r0,[pc,#64] ; [0x8000bbc] = 0x40000800
        0x08000b7a:    4282        .B      CMP      r2,r0
        0x08000b7c:    d104        ..      BNE      0x8000b88 ; LL_TIM_Init + 76
;;;358      {
;;;359        /* Set the clock division */
;;;360        MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
        0x08000b7e:    f4237040    #.@p    BIC      r0,r3,#0x300
        0x08000b82:    68cc        .h      LDR      r4,[r1,#0xc]
        0x08000b84:    ea400304    @...    ORR      r3,r0,r4
;;;361      }
;;;362    
;;;363      /* Write to TIMx CR1 */
;;;364      LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
        0x08000b88:    6013        .`      STR      r3,[r2,#0]
;;;365    
;;;366      /* Set the Autoreload value */
;;;367      LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
        0x08000b8a:    6888        .h      LDR      r0,[r1,#8]
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h
;;;1329     WRITE_REG(TIMx->ARR, AutoReload);
        0x08000b8c:    62d0        .b      STR      r0,[r2,#0x2c]
;;;1330   }
        0x08000b8e:    bf00        ..      NOP      
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_tim.c
;;;370      LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
        0x08000b90:    8808        ..      LDRH     r0,[r1,#0]
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h
;;;1304     WRITE_REG(TIMx->PSC, Prescaler);
        0x08000b92:    6290        .b      STR      r0,[r2,#0x28]
;;;1305   }
        0x08000b94:    bf00        ..      NOP      
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_tim.c
;;;372      if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
        0x08000b96:    4807        .H      LDR      r0,[pc,#28] ; [0x8000bb4] = 0x40012c00
        0x08000b98:    4282        .B      CMP      r2,r0
        0x08000b9a:    d103        ..      BNE      0x8000ba4 ; LL_TIM_Init + 104
;;;373      {
;;;374        /* Set the Repetition Counter value */
;;;375        LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
        0x08000b9c:    7c08        .|      LDRB     r0,[r1,#0x10]
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h
;;;1354     WRITE_REG(TIMx->RCR, RepetitionCounter);
        0x08000b9e:    6310        .c      STR      r0,[r2,#0x30]
;;;1355   }
        0x08000ba0:    bf00        ..      NOP      
        0x08000ba2:    bf00        ..      NOP      
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_tim.c
;;;380      LL_TIM_GenerateEvent_UPDATE(TIMx);
        0x08000ba4:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h
;;;3709     SET_BIT(TIMx->EGR, TIM_EGR_UG);
        0x08000ba6:    6950        Pi      LDR      r0,[r2,#0x14]
        0x08000ba8:    f0400001    @...    ORR      r0,r0,#1
        0x08000bac:    6150        Pa      STR      r0,[r2,#0x14]
;;;3710   }
        0x08000bae:    bf00        ..      NOP      
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_tim.c
;;;382      return SUCCESS;
        0x08000bb0:    2001        .       MOVS     r0,#1
;;;383    }
        0x08000bb2:    bd10        ..      POP      {r4,pc}
    $d
        0x08000bb4:    40012c00    .,.@    DCD    1073818624
        0x08000bb8:    40000400    ...@    DCD    1073742848
        0x08000bbc:    40000800    ...@    DCD    1073743872
    $t
    i.LL_TIM_IsActiveFlag_UPDATE
    LL_TIM_IsActiveFlag_UPDATE
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h
;;;2939   {
        0x08000bc0:    4601        .F      MOV      r1,r0
;;;2940     return (READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF));
        0x08000bc2:    6908        .i      LDR      r0,[r1,#0x10]
        0x08000bc4:    f0000001    ....    AND      r0,r0,#1
;;;2941   }
        0x08000bc8:    4770        pG      BX       lr
        0x08000bca:    0000        ..      MOVS     r0,r0
    i.LL_TIM_OC_DisableFast
    LL_TIM_OC_DisableFast
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h (1802)
        0x08000bcc:    b570        p.      PUSH     {r4-r6,lr}
        0x08000bce:    4602        .F      MOV      r2,r0
;;;1803     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
        0x08000bd0:    2901        .)      CMP      r1,#1
        0x08000bd2:    d101        ..      BNE      0x8000bd8 ; LL_TIM_OC_DisableFast + 12
        0x08000bd4:    2400        .$      MOVS     r4,#0
        0x08000bd6:    e016        ..      B        0x8000c06 ; LL_TIM_OC_DisableFast + 58
        0x08000bd8:    2904        .)      CMP      r1,#4
        0x08000bda:    d101        ..      BNE      0x8000be0 ; LL_TIM_OC_DisableFast + 20
        0x08000bdc:    2401        .$      MOVS     r4,#1
        0x08000bde:    e012        ..      B        0x8000c06 ; LL_TIM_OC_DisableFast + 58
        0x08000be0:    2910        .)      CMP      r1,#0x10
        0x08000be2:    d101        ..      BNE      0x8000be8 ; LL_TIM_OC_DisableFast + 28
        0x08000be4:    2402        .$      MOVS     r4,#2
        0x08000be6:    e00e        ..      B        0x8000c06 ; LL_TIM_OC_DisableFast + 58
        0x08000be8:    2940        @)      CMP      r1,#0x40
        0x08000bea:    d101        ..      BNE      0x8000bf0 ; LL_TIM_OC_DisableFast + 36
        0x08000bec:    2403        .$      MOVS     r4,#3
        0x08000bee:    e00a        ..      B        0x8000c06 ; LL_TIM_OC_DisableFast + 58
        0x08000bf0:    f5b17f80    ....    CMP      r1,#0x100
        0x08000bf4:    d101        ..      BNE      0x8000bfa ; LL_TIM_OC_DisableFast + 46
        0x08000bf6:    2404        .$      MOVS     r4,#4
        0x08000bf8:    e005        ..      B        0x8000c06 ; LL_TIM_OC_DisableFast + 58
        0x08000bfa:    f5b16f80    ...o    CMP      r1,#0x400
        0x08000bfe:    d101        ..      BNE      0x8000c04 ; LL_TIM_OC_DisableFast + 56
        0x08000c00:    2405        .$      MOVS     r4,#5
        0x08000c02:    e000        ..      B        0x8000c06 ; LL_TIM_OC_DisableFast + 58
        0x08000c04:    2406        .$      MOVS     r4,#6
        0x08000c06:    4623        #F      MOV      r3,r4
;;;1804     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
        0x08000c08:    4c06        .L      LDR      r4,[pc,#24] ; [0x8000c24] = 0x8003aff
        0x08000c0a:    5ce5        .\      LDRB     r5,[r4,r3]
        0x08000c0c:    f1020418    ....    ADD      r4,r2,#0x18
        0x08000c10:    1928        (.      ADDS     r0,r5,r4
;;;1805     CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
        0x08000c12:    4d05        .M      LDR      r5,[pc,#20] ; [0x8000c28] = 0x8003b06
        0x08000c14:    5cee        .\      LDRB     r6,[r5,r3]
        0x08000c16:    2504        .%      MOVS     r5,#4
        0x08000c18:    40b5        .@      LSLS     r5,r5,r6
        0x08000c1a:    6804        .h      LDR      r4,[r0,#0]
        0x08000c1c:    43ac        .C      BICS     r4,r4,r5
        0x08000c1e:    6004        .`      STR      r4,[r0,#0]
;;;1806   
;;;1807   }
        0x08000c20:    bd70        p.      POP      {r4-r6,pc}
    $d
        0x08000c22:    0000        ..      DCW    0
        0x08000c24:    08003aff    .:..    DCD    134232831
        0x08000c28:    08003b06    .;..    DCD    134232838
    $t
    i.LL_TIM_OC_EnablePreload
    LL_TIM_OC_EnablePreload
;;;1808   
;;;1809   /**
;;;1810     * @brief  Indicates whether fast mode is enabled for the output channel.
;;;1811     * @rmtoll CCMR1        OC1FE          LL_TIM_OC_IsEnabledFast\n
;;;1812     *         CCMR1        OC2FE          LL_TIM_OC_IsEnabledFast\n
;;;1813     *         CCMR2        OC3FE          LL_TIM_OC_IsEnabledFast\n
;;;1814     *         CCMR2        OC4FE          LL_TIM_OC_IsEnabledFast\n
;;;1815     * @param  TIMx Timer instance
;;;1816     * @param  Channel This parameter can be one of the following values:
;;;1817     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1818     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1819     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1820     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1821     * @retval State of bit (1 or 0).
;;;1822     */
;;;1823   __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1824   {
;;;1825     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;1826     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;1827     register uint32_t bitfield = TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel];
;;;1828     return (READ_BIT(*pReg, bitfield) == bitfield);
;;;1829   }
;;;1830   
;;;1831   /**
;;;1832     * @brief  Enable compare register (TIMx_CCRx) preload for the output channel.
;;;1833     * @rmtoll CCMR1        OC1PE          LL_TIM_OC_EnablePreload\n
;;;1834     *         CCMR1        OC2PE          LL_TIM_OC_EnablePreload\n
;;;1835     *         CCMR2        OC3PE          LL_TIM_OC_EnablePreload\n
;;;1836     *         CCMR2        OC4PE          LL_TIM_OC_EnablePreload
;;;1837     * @param  TIMx Timer instance
;;;1838     * @param  Channel This parameter can be one of the following values:
;;;1839     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;1840     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;1841     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;1842     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;1843     * @retval None
;;;1844     */
;;;1845   __STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
;;;1846   {
        0x08000c2c:    b570        p.      PUSH     {r4-r6,lr}
        0x08000c2e:    4602        .F      MOV      r2,r0
;;;1847     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
        0x08000c30:    2901        .)      CMP      r1,#1
        0x08000c32:    d101        ..      BNE      0x8000c38 ; LL_TIM_OC_EnablePreload + 12
        0x08000c34:    2400        .$      MOVS     r4,#0
        0x08000c36:    e016        ..      B        0x8000c66 ; LL_TIM_OC_EnablePreload + 58
        0x08000c38:    2904        .)      CMP      r1,#4
        0x08000c3a:    d101        ..      BNE      0x8000c40 ; LL_TIM_OC_EnablePreload + 20
        0x08000c3c:    2401        .$      MOVS     r4,#1
        0x08000c3e:    e012        ..      B        0x8000c66 ; LL_TIM_OC_EnablePreload + 58
        0x08000c40:    2910        .)      CMP      r1,#0x10
        0x08000c42:    d101        ..      BNE      0x8000c48 ; LL_TIM_OC_EnablePreload + 28
        0x08000c44:    2402        .$      MOVS     r4,#2
        0x08000c46:    e00e        ..      B        0x8000c66 ; LL_TIM_OC_EnablePreload + 58
        0x08000c48:    2940        @)      CMP      r1,#0x40
        0x08000c4a:    d101        ..      BNE      0x8000c50 ; LL_TIM_OC_EnablePreload + 36
        0x08000c4c:    2403        .$      MOVS     r4,#3
        0x08000c4e:    e00a        ..      B        0x8000c66 ; LL_TIM_OC_EnablePreload + 58
        0x08000c50:    f5b17f80    ....    CMP      r1,#0x100
        0x08000c54:    d101        ..      BNE      0x8000c5a ; LL_TIM_OC_EnablePreload + 46
        0x08000c56:    2404        .$      MOVS     r4,#4
        0x08000c58:    e005        ..      B        0x8000c66 ; LL_TIM_OC_EnablePreload + 58
        0x08000c5a:    f5b16f80    ...o    CMP      r1,#0x400
        0x08000c5e:    d101        ..      BNE      0x8000c64 ; LL_TIM_OC_EnablePreload + 56
        0x08000c60:    2405        .$      MOVS     r4,#5
        0x08000c62:    e000        ..      B        0x8000c66 ; LL_TIM_OC_EnablePreload + 58
        0x08000c64:    2406        .$      MOVS     r4,#6
        0x08000c66:    4623        #F      MOV      r3,r4
;;;1848     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
        0x08000c68:    4c06        .L      LDR      r4,[pc,#24] ; [0x8000c84] = 0x8003aff
        0x08000c6a:    5ce5        .\      LDRB     r5,[r4,r3]
        0x08000c6c:    f1020418    ....    ADD      r4,r2,#0x18
        0x08000c70:    1928        (.      ADDS     r0,r5,r4
;;;1849     SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
        0x08000c72:    4d05        .M      LDR      r5,[pc,#20] ; [0x8000c88] = 0x8003b06
        0x08000c74:    5cee        .\      LDRB     r6,[r5,r3]
        0x08000c76:    2508        .%      MOVS     r5,#8
        0x08000c78:    40b5        .@      LSLS     r5,r5,r6
        0x08000c7a:    6804        .h      LDR      r4,[r0,#0]
        0x08000c7c:    432c        ,C      ORRS     r4,r4,r5
        0x08000c7e:    6004        .`      STR      r4,[r0,#0]
;;;1850   }
        0x08000c80:    bd70        p.      POP      {r4-r6,pc}
    $d
        0x08000c82:    0000        ..      DCW    0
        0x08000c84:    08003aff    .:..    DCD    134232831
        0x08000c88:    08003b06    .;..    DCD    134232838
    $t
    i.LL_TIM_OC_Init
    LL_TIM_OC_Init
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_tim.c
;;;418    {
        0x08000c8c:    e92d41f0    -..A    PUSH     {r4-r8,lr}
        0x08000c90:    4606        .F      MOV      r6,r0
        0x08000c92:    460c        .F      MOV      r4,r1
        0x08000c94:    4615        .F      MOV      r5,r2
;;;419      ErrorStatus result = ERROR;
        0x08000c96:    2700        .'      MOVS     r7,#0
;;;420    
;;;421      switch (Channel)
        0x08000c98:    2c01        .,      CMP      r4,#1
        0x08000c9a:    d008        ..      BEQ      0x8000cae ; LL_TIM_OC_Init + 34
        0x08000c9c:    2c10        .,      CMP      r4,#0x10
        0x08000c9e:    d00c        ..      BEQ      0x8000cba ; LL_TIM_OC_Init + 46
        0x08000ca0:    f5b47f80    ....    CMP      r4,#0x100
        0x08000ca4:    d00f        ..      BEQ      0x8000cc6 ; LL_TIM_OC_Init + 58
        0x08000ca6:    f5b45f80    ..._    CMP      r4,#0x1000
        0x08000caa:    d118        ..      BNE      0x8000cde ; LL_TIM_OC_Init + 82
        0x08000cac:    e011        ..      B        0x8000cd2 ; LL_TIM_OC_Init + 70
;;;422      {
;;;423        case LL_TIM_CHANNEL_CH1:
;;;424          result = OC1Config(TIMx, TIM_OC_InitStruct);
        0x08000cae:    4629        )F      MOV      r1,r5
        0x08000cb0:    4630        0F      MOV      r0,r6
        0x08000cb2:    f000fbaf    ....    BL       OC1Config ; 0x8001414
        0x08000cb6:    4607        .F      MOV      r7,r0
;;;425          break;
        0x08000cb8:    e012        ..      B        0x8000ce0 ; LL_TIM_OC_Init + 84
;;;426        case LL_TIM_CHANNEL_CH2:
;;;427          result = OC2Config(TIMx, TIM_OC_InitStruct);
        0x08000cba:    4629        )F      MOV      r1,r5
        0x08000cbc:    4630        0F      MOV      r0,r6
        0x08000cbe:    f000fbe7    ....    BL       OC2Config ; 0x8001490
        0x08000cc2:    4607        .F      MOV      r7,r0
;;;428          break;
        0x08000cc4:    e00c        ..      B        0x8000ce0 ; LL_TIM_OC_Init + 84
;;;429        case LL_TIM_CHANNEL_CH3:
;;;430          result = OC3Config(TIMx, TIM_OC_InitStruct);
        0x08000cc6:    4629        )F      MOV      r1,r5
        0x08000cc8:    4630        0F      MOV      r0,r6
        0x08000cca:    f000fc25    ..%.    BL       OC3Config ; 0x8001518
        0x08000cce:    4607        .F      MOV      r7,r0
;;;431          break;
        0x08000cd0:    e006        ..      B        0x8000ce0 ; LL_TIM_OC_Init + 84
;;;432        case LL_TIM_CHANNEL_CH4:
;;;433          result = OC4Config(TIMx, TIM_OC_InitStruct);
        0x08000cd2:    4629        )F      MOV      r1,r5
        0x08000cd4:    4630        0F      MOV      r0,r6
        0x08000cd6:    f000fc5d    ..].    BL       OC4Config ; 0x8001594
        0x08000cda:    4607        .F      MOV      r7,r0
;;;434          break;
        0x08000cdc:    e000        ..      B        0x8000ce0 ; LL_TIM_OC_Init + 84
;;;435        default:
;;;436          break;
        0x08000cde:    bf00        ..      NOP      
        0x08000ce0:    bf00        ..      NOP      
;;;437      }
;;;438    
;;;439      return result;
        0x08000ce2:    4638        8F      MOV      r0,r7
;;;440    }
        0x08000ce4:    e8bd81f0    ....    POP      {r4-r8,pc}
    i.LL_TIM_OC_SetCompareCH2
    LL_TIM_OC_SetCompareCH2
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h
;;;2008     WRITE_REG(TIMx->CCR2, CompareValue);
        0x08000ce8:    6381        .c      STR      r1,[r0,#0x38]
;;;2009   }
        0x08000cea:    4770        pG      BX       lr
    i.LL_TIM_SetClockSource
    LL_TIM_SetClockSource
;;;2010   
;;;2011   /**
;;;2012     * @brief  Set compare value for output channel 3 (TIMx_CCR3).
;;;2013     * @note Macro @ref IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
;;;2014     *       output channel is supported by a timer instance.
;;;2015     * @rmtoll CCR3         CCR3          LL_TIM_OC_SetCompareCH3
;;;2016     * @param  TIMx Timer instance
;;;2017     * @param  CompareValue between Min_Data=0 and Max_Data=65535
;;;2018     * @retval None
;;;2019     */
;;;2020   __STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
;;;2021   {
;;;2022     WRITE_REG(TIMx->CCR3, CompareValue);
;;;2023   }
;;;2024   
;;;2025   /**
;;;2026     * @brief  Set compare value for output channel 4 (TIMx_CCR4).
;;;2027     * @note Macro @ref IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
;;;2028     *       output channel 4 is supported by a timer instance.
;;;2029     * @rmtoll CCR4         CCR4          LL_TIM_OC_SetCompareCH4
;;;2030     * @param  TIMx Timer instance
;;;2031     * @param  CompareValue between Min_Data=0 and Max_Data=65535
;;;2032     * @retval None
;;;2033     */
;;;2034   __STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
;;;2035   {
;;;2036     WRITE_REG(TIMx->CCR4, CompareValue);
;;;2037   }
;;;2038   
;;;2039   /**
;;;2040     * @brief  Get compare value (TIMx_CCR1) set for  output channel 1.
;;;2041     * @note Macro @ref IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
;;;2042     *       output channel 1 is supported by a timer instance.
;;;2043     * @rmtoll CCR1         CCR1          LL_TIM_OC_GetCompareCH1
;;;2044     * @param  TIMx Timer instance
;;;2045     * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
;;;2046     */
;;;2047   __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(TIM_TypeDef *TIMx)
;;;2048   {
;;;2049     return (uint32_t)(READ_REG(TIMx->CCR1));
;;;2050   }
;;;2051   
;;;2052   /**
;;;2053     * @brief  Get compare value (TIMx_CCR2) set for  output channel 2.
;;;2054     * @note Macro @ref IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
;;;2055     *       output channel 2 is supported by a timer instance.
;;;2056     * @rmtoll CCR2         CCR2          LL_TIM_OC_GetCompareCH2
;;;2057     * @param  TIMx Timer instance
;;;2058     * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
;;;2059     */
;;;2060   __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(TIM_TypeDef *TIMx)
;;;2061   {
;;;2062     return (uint32_t)(READ_REG(TIMx->CCR2));
;;;2063   }
;;;2064   
;;;2065   /**
;;;2066     * @brief  Get compare value (TIMx_CCR3) set for  output channel 3.
;;;2067     * @note Macro @ref IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
;;;2068     *       output channel 3 is supported by a timer instance.
;;;2069     * @rmtoll CCR3         CCR3          LL_TIM_OC_GetCompareCH3
;;;2070     * @param  TIMx Timer instance
;;;2071     * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
;;;2072     */
;;;2073   __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(TIM_TypeDef *TIMx)
;;;2074   {
;;;2075     return (uint32_t)(READ_REG(TIMx->CCR3));
;;;2076   }
;;;2077   
;;;2078   /**
;;;2079     * @brief  Get compare value (TIMx_CCR4) set for  output channel 4.
;;;2080     * @note Macro @ref IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
;;;2081     *       output channel 4 is supported by a timer instance.
;;;2082     * @rmtoll CCR4         CCR4          LL_TIM_OC_GetCompareCH4
;;;2083     * @param  TIMx Timer instance
;;;2084     * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
;;;2085     */
;;;2086   __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(TIM_TypeDef *TIMx)
;;;2087   {
;;;2088     return (uint32_t)(READ_REG(TIMx->CCR4));
;;;2089   }
;;;2090   
;;;2091   /**
;;;2092     * @}
;;;2093     */
;;;2094   
;;;2095   /** @defgroup TIM_LL_EF_Input_Channel Input channel configuration
;;;2096     * @{
;;;2097     */
;;;2098   /**
;;;2099     * @brief  Configure input channel.
;;;2100     * @rmtoll CCMR1        CC1S          LL_TIM_IC_Config\n
;;;2101     *         CCMR1        IC1PSC        LL_TIM_IC_Config\n
;;;2102     *         CCMR1        IC1F          LL_TIM_IC_Config\n
;;;2103     *         CCMR1        CC2S          LL_TIM_IC_Config\n
;;;2104     *         CCMR1        IC2PSC        LL_TIM_IC_Config\n
;;;2105     *         CCMR1        IC2F          LL_TIM_IC_Config\n
;;;2106     *         CCMR2        CC3S          LL_TIM_IC_Config\n
;;;2107     *         CCMR2        IC3PSC        LL_TIM_IC_Config\n
;;;2108     *         CCMR2        IC3F          LL_TIM_IC_Config\n
;;;2109     *         CCMR2        CC4S          LL_TIM_IC_Config\n
;;;2110     *         CCMR2        IC4PSC        LL_TIM_IC_Config\n
;;;2111     *         CCMR2        IC4F          LL_TIM_IC_Config\n
;;;2112     *         CCER         CC1P          LL_TIM_IC_Config\n
;;;2113     *         CCER         CC1NP         LL_TIM_IC_Config\n
;;;2114     *         CCER         CC2P          LL_TIM_IC_Config\n
;;;2115     *         CCER         CC2NP         LL_TIM_IC_Config\n
;;;2116     *         CCER         CC3P          LL_TIM_IC_Config\n
;;;2117     *         CCER         CC3NP         LL_TIM_IC_Config\n
;;;2118     *         CCER         CC4P          LL_TIM_IC_Config\n
;;;2119     * @param  TIMx Timer instance
;;;2120     * @param  Channel This parameter can be one of the following values:
;;;2121     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2122     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2123     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2124     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2125     * @param  Configuration This parameter must be a combination of all the following values:
;;;2126     *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI or @ref LL_TIM_ACTIVEINPUT_INDIRECTTI or @ref LL_TIM_ACTIVEINPUT_TRC
;;;2127     *         @arg @ref LL_TIM_ICPSC_DIV1 or ... or @ref LL_TIM_ICPSC_DIV8
;;;2128     *         @arg @ref LL_TIM_IC_FILTER_FDIV1 or ... or @ref LL_TIM_IC_FILTER_FDIV32_N8
;;;2129     *         @arg @ref LL_TIM_IC_POLARITY_RISING or @ref LL_TIM_IC_POLARITY_FALLING
;;;2130     * @retval None
;;;2131     */
;;;2132   __STATIC_INLINE void LL_TIM_IC_Config(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)
;;;2133   {
;;;2134     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2135     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;2136     MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]),
;;;2137                ((Configuration >> 16U) & (TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S))  << SHIFT_TAB_ICxx[iChannel]);
;;;2138     MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
;;;2139                (Configuration & (TIM_CCER_CC1NP | TIM_CCER_CC1P)) << SHIFT_TAB_CCxP[iChannel]);
;;;2140   }
;;;2141   
;;;2142   /**
;;;2143     * @brief  Set the active input.
;;;2144     * @rmtoll CCMR1        CC1S          LL_TIM_IC_SetActiveInput\n
;;;2145     *         CCMR1        CC2S          LL_TIM_IC_SetActiveInput\n
;;;2146     *         CCMR2        CC3S          LL_TIM_IC_SetActiveInput\n
;;;2147     *         CCMR2        CC4S          LL_TIM_IC_SetActiveInput
;;;2148     * @param  TIMx Timer instance
;;;2149     * @param  Channel This parameter can be one of the following values:
;;;2150     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2151     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2152     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2153     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2154     * @param  ICActiveInput This parameter can be one of the following values:
;;;2155     *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
;;;2156     *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
;;;2157     *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
;;;2158     * @retval None
;;;2159     */
;;;2160   __STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)
;;;2161   {
;;;2162     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2163     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;2164     MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
;;;2165   }
;;;2166   
;;;2167   /**
;;;2168     * @brief  Get the current active input.
;;;2169     * @rmtoll CCMR1        CC1S          LL_TIM_IC_GetActiveInput\n
;;;2170     *         CCMR1        CC2S          LL_TIM_IC_GetActiveInput\n
;;;2171     *         CCMR2        CC3S          LL_TIM_IC_GetActiveInput\n
;;;2172     *         CCMR2        CC4S          LL_TIM_IC_GetActiveInput
;;;2173     * @param  TIMx Timer instance
;;;2174     * @param  Channel This parameter can be one of the following values:
;;;2175     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2176     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2177     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2178     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2179     * @retval Returned value can be one of the following values:
;;;2180     *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
;;;2181     *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
;;;2182     *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
;;;2183     */
;;;2184   __STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel)
;;;2185   {
;;;2186     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2187     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;2188     return ((READ_BIT(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U);
;;;2189   }
;;;2190   
;;;2191   /**
;;;2192     * @brief  Set the prescaler of input channel.
;;;2193     * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_SetPrescaler\n
;;;2194     *         CCMR1        IC2PSC        LL_TIM_IC_SetPrescaler\n
;;;2195     *         CCMR2        IC3PSC        LL_TIM_IC_SetPrescaler\n
;;;2196     *         CCMR2        IC4PSC        LL_TIM_IC_SetPrescaler
;;;2197     * @param  TIMx Timer instance
;;;2198     * @param  Channel This parameter can be one of the following values:
;;;2199     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2200     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2201     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2202     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2203     * @param  ICPrescaler This parameter can be one of the following values:
;;;2204     *         @arg @ref LL_TIM_ICPSC_DIV1
;;;2205     *         @arg @ref LL_TIM_ICPSC_DIV2
;;;2206     *         @arg @ref LL_TIM_ICPSC_DIV4
;;;2207     *         @arg @ref LL_TIM_ICPSC_DIV8
;;;2208     * @retval None
;;;2209     */
;;;2210   __STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)
;;;2211   {
;;;2212     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2213     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;2214     MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
;;;2215   }
;;;2216   
;;;2217   /**
;;;2218     * @brief  Get the current prescaler value acting on an  input channel.
;;;2219     * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_GetPrescaler\n
;;;2220     *         CCMR1        IC2PSC        LL_TIM_IC_GetPrescaler\n
;;;2221     *         CCMR2        IC3PSC        LL_TIM_IC_GetPrescaler\n
;;;2222     *         CCMR2        IC4PSC        LL_TIM_IC_GetPrescaler
;;;2223     * @param  TIMx Timer instance
;;;2224     * @param  Channel This parameter can be one of the following values:
;;;2225     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2226     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2227     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2228     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2229     * @retval Returned value can be one of the following values:
;;;2230     *         @arg @ref LL_TIM_ICPSC_DIV1
;;;2231     *         @arg @ref LL_TIM_ICPSC_DIV2
;;;2232     *         @arg @ref LL_TIM_ICPSC_DIV4
;;;2233     *         @arg @ref LL_TIM_ICPSC_DIV8
;;;2234     */
;;;2235   __STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel)
;;;2236   {
;;;2237     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2238     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;2239     return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U);
;;;2240   }
;;;2241   
;;;2242   /**
;;;2243     * @brief  Set the input filter duration.
;;;2244     * @rmtoll CCMR1        IC1F          LL_TIM_IC_SetFilter\n
;;;2245     *         CCMR1        IC2F          LL_TIM_IC_SetFilter\n
;;;2246     *         CCMR2        IC3F          LL_TIM_IC_SetFilter\n
;;;2247     *         CCMR2        IC4F          LL_TIM_IC_SetFilter
;;;2248     * @param  TIMx Timer instance
;;;2249     * @param  Channel This parameter can be one of the following values:
;;;2250     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2251     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2252     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2253     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2254     * @param  ICFilter This parameter can be one of the following values:
;;;2255     *         @arg @ref LL_TIM_IC_FILTER_FDIV1
;;;2256     *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
;;;2257     *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
;;;2258     *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
;;;2259     *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
;;;2260     *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
;;;2261     *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
;;;2262     *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
;;;2263     *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
;;;2264     *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
;;;2265     *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
;;;2266     *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
;;;2267     *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
;;;2268     *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
;;;2269     *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
;;;2270     *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
;;;2271     * @retval None
;;;2272     */
;;;2273   __STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
;;;2274   {
;;;2275     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2276     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;2277     MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
;;;2278   }
;;;2279   
;;;2280   /**
;;;2281     * @brief  Get the input filter duration.
;;;2282     * @rmtoll CCMR1        IC1F          LL_TIM_IC_GetFilter\n
;;;2283     *         CCMR1        IC2F          LL_TIM_IC_GetFilter\n
;;;2284     *         CCMR2        IC3F          LL_TIM_IC_GetFilter\n
;;;2285     *         CCMR2        IC4F          LL_TIM_IC_GetFilter
;;;2286     * @param  TIMx Timer instance
;;;2287     * @param  Channel This parameter can be one of the following values:
;;;2288     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2289     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2290     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2291     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2292     * @retval Returned value can be one of the following values:
;;;2293     *         @arg @ref LL_TIM_IC_FILTER_FDIV1
;;;2294     *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
;;;2295     *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
;;;2296     *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
;;;2297     *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
;;;2298     *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
;;;2299     *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
;;;2300     *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
;;;2301     *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
;;;2302     *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
;;;2303     *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
;;;2304     *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
;;;2305     *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
;;;2306     *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
;;;2307     *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
;;;2308     *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
;;;2309     */
;;;2310   __STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(TIM_TypeDef *TIMx, uint32_t Channel)
;;;2311   {
;;;2312     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2313     register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
;;;2314     return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U);
;;;2315   }
;;;2316   
;;;2317   /**
;;;2318     * @brief  Set the input channel polarity.
;;;2319     * @rmtoll CCER         CC1P          LL_TIM_IC_SetPolarity\n
;;;2320     *         CCER         CC1NP         LL_TIM_IC_SetPolarity\n
;;;2321     *         CCER         CC2P          LL_TIM_IC_SetPolarity\n
;;;2322     *         CCER         CC2NP         LL_TIM_IC_SetPolarity\n
;;;2323     *         CCER         CC3P          LL_TIM_IC_SetPolarity\n
;;;2324     *         CCER         CC3NP         LL_TIM_IC_SetPolarity\n
;;;2325     *         CCER         CC4P          LL_TIM_IC_SetPolarity\n
;;;2326     * @param  TIMx Timer instance
;;;2327     * @param  Channel This parameter can be one of the following values:
;;;2328     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2329     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2330     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2331     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2332     * @param  ICPolarity This parameter can be one of the following values:
;;;2333     *         @arg @ref LL_TIM_IC_POLARITY_RISING
;;;2334     *         @arg @ref LL_TIM_IC_POLARITY_FALLING
;;;2335     * @retval None
;;;2336     */
;;;2337   __STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)
;;;2338   {
;;;2339     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2340     MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
;;;2341                ICPolarity << SHIFT_TAB_CCxP[iChannel]);
;;;2342   }
;;;2343   
;;;2344   /**
;;;2345     * @brief  Get the current input channel polarity.
;;;2346     * @rmtoll CCER         CC1P          LL_TIM_IC_GetPolarity\n
;;;2347     *         CCER         CC1NP         LL_TIM_IC_GetPolarity\n
;;;2348     *         CCER         CC2P          LL_TIM_IC_GetPolarity\n
;;;2349     *         CCER         CC2NP         LL_TIM_IC_GetPolarity\n
;;;2350     *         CCER         CC3P          LL_TIM_IC_GetPolarity\n
;;;2351     *         CCER         CC3NP         LL_TIM_IC_GetPolarity\n
;;;2352     *         CCER         CC4P          LL_TIM_IC_GetPolarity\n
;;;2353     * @param  TIMx Timer instance
;;;2354     * @param  Channel This parameter can be one of the following values:
;;;2355     *         @arg @ref LL_TIM_CHANNEL_CH1
;;;2356     *         @arg @ref LL_TIM_CHANNEL_CH2
;;;2357     *         @arg @ref LL_TIM_CHANNEL_CH3
;;;2358     *         @arg @ref LL_TIM_CHANNEL_CH4
;;;2359     * @retval Returned value can be one of the following values:
;;;2360     *         @arg @ref LL_TIM_IC_POLARITY_RISING
;;;2361     *         @arg @ref LL_TIM_IC_POLARITY_FALLING
;;;2362     */
;;;2363   __STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
;;;2364   {
;;;2365     register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
;;;2366     return (READ_BIT(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel])) >>
;;;2367             SHIFT_TAB_CCxP[iChannel]);
;;;2368   }
;;;2369   
;;;2370   /**
;;;2371     * @brief  Connect the TIMx_CH1, CH2 and CH3 pins  to the TI1 input (XOR combination).
;;;2372     * @note Macro @ref IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
;;;2373     *       a timer instance provides an XOR input.
;;;2374     * @rmtoll CR2          TI1S          LL_TIM_IC_EnableXORCombination
;;;2375     * @param  TIMx Timer instance
;;;2376     * @retval None
;;;2377     */
;;;2378   __STATIC_INLINE void LL_TIM_IC_EnableXORCombination(TIM_TypeDef *TIMx)
;;;2379   {
;;;2380     SET_BIT(TIMx->CR2, TIM_CR2_TI1S);
;;;2381   }
;;;2382   
;;;2383   /**
;;;2384     * @brief  Disconnect the TIMx_CH1, CH2 and CH3 pins  from the TI1 input.
;;;2385     * @note Macro @ref IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
;;;2386     *       a timer instance provides an XOR input.
;;;2387     * @rmtoll CR2          TI1S          LL_TIM_IC_DisableXORCombination
;;;2388     * @param  TIMx Timer instance
;;;2389     * @retval None
;;;2390     */
;;;2391   __STATIC_INLINE void LL_TIM_IC_DisableXORCombination(TIM_TypeDef *TIMx)
;;;2392   {
;;;2393     CLEAR_BIT(TIMx->CR2, TIM_CR2_TI1S);
;;;2394   }
;;;2395   
;;;2396   /**
;;;2397     * @brief  Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input.
;;;2398     * @note Macro @ref IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
;;;2399     * a timer instance provides an XOR input.
;;;2400     * @rmtoll CR2          TI1S          LL_TIM_IC_IsEnabledXORCombination
;;;2401     * @param  TIMx Timer instance
;;;2402     * @retval State of bit (1 or 0).
;;;2403     */
;;;2404   __STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(TIM_TypeDef *TIMx)
;;;2405   {
;;;2406     return (READ_BIT(TIMx->CR2, TIM_CR2_TI1S) == (TIM_CR2_TI1S));
;;;2407   }
;;;2408   
;;;2409   /**
;;;2410     * @brief  Get captured value for input channel 1.
;;;2411     * @note Macro @ref IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
;;;2412     *       input channel 1 is supported by a timer instance.
;;;2413     * @rmtoll CCR1         CCR1          LL_TIM_IC_GetCaptureCH1
;;;2414     * @param  TIMx Timer instance
;;;2415     * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
;;;2416     */
;;;2417   __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(TIM_TypeDef *TIMx)
;;;2418   {
;;;2419     return (uint32_t)(READ_REG(TIMx->CCR1));
;;;2420   }
;;;2421   
;;;2422   /**
;;;2423     * @brief  Get captured value for input channel 2.
;;;2424     * @note Macro @ref IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
;;;2425     *       input channel 2 is supported by a timer instance.
;;;2426     * @rmtoll CCR2         CCR2          LL_TIM_IC_GetCaptureCH2
;;;2427     * @param  TIMx Timer instance
;;;2428     * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
;;;2429     */
;;;2430   __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(TIM_TypeDef *TIMx)
;;;2431   {
;;;2432     return (uint32_t)(READ_REG(TIMx->CCR2));
;;;2433   }
;;;2434   
;;;2435   /**
;;;2436     * @brief  Get captured value for input channel 3.
;;;2437     * @note Macro @ref IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
;;;2438     *       input channel 3 is supported by a timer instance.
;;;2439     * @rmtoll CCR3         CCR3          LL_TIM_IC_GetCaptureCH3
;;;2440     * @param  TIMx Timer instance
;;;2441     * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
;;;2442     */
;;;2443   __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(TIM_TypeDef *TIMx)
;;;2444   {
;;;2445     return (uint32_t)(READ_REG(TIMx->CCR3));
;;;2446   }
;;;2447   
;;;2448   /**
;;;2449     * @brief  Get captured value for input channel 4.
;;;2450     * @note Macro @ref IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
;;;2451     *       input channel 4 is supported by a timer instance.
;;;2452     * @rmtoll CCR4         CCR4          LL_TIM_IC_GetCaptureCH4
;;;2453     * @param  TIMx Timer instance
;;;2454     * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
;;;2455     */
;;;2456   __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(TIM_TypeDef *TIMx)
;;;2457   {
;;;2458     return (uint32_t)(READ_REG(TIMx->CCR4));
;;;2459   }
;;;2460   
;;;2461   /**
;;;2462     * @}
;;;2463     */
;;;2464   
;;;2465   /** @defgroup TIM_LL_EF_Clock_Selection Counter clock selection
;;;2466     * @{
;;;2467     */
;;;2468   /**
;;;2469     * @brief  Enable external clock mode 2.
;;;2470     * @note When external clock mode 2 is enabled the counter is clocked by any active edge on the ETRF signal.
;;;2471     * @note Macro @ref IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
;;;2472     *       whether or not a timer instance supports external clock mode2.
;;;2473     * @rmtoll SMCR         ECE           LL_TIM_EnableExternalClock
;;;2474     * @param  TIMx Timer instance
;;;2475     * @retval None
;;;2476     */
;;;2477   __STATIC_INLINE void LL_TIM_EnableExternalClock(TIM_TypeDef *TIMx)
;;;2478   {
;;;2479     SET_BIT(TIMx->SMCR, TIM_SMCR_ECE);
;;;2480   }
;;;2481   
;;;2482   /**
;;;2483     * @brief  Disable external clock mode 2.
;;;2484     * @note Macro @ref IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
;;;2485     *       whether or not a timer instance supports external clock mode2.
;;;2486     * @rmtoll SMCR         ECE           LL_TIM_DisableExternalClock
;;;2487     * @param  TIMx Timer instance
;;;2488     * @retval None
;;;2489     */
;;;2490   __STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx)
;;;2491   {
;;;2492     CLEAR_BIT(TIMx->SMCR, TIM_SMCR_ECE);
;;;2493   }
;;;2494   
;;;2495   /**
;;;2496     * @brief  Indicate whether external clock mode 2 is enabled.
;;;2497     * @note Macro @ref IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
;;;2498     *       whether or not a timer instance supports external clock mode2.
;;;2499     * @rmtoll SMCR         ECE           LL_TIM_IsEnabledExternalClock
;;;2500     * @param  TIMx Timer instance
;;;2501     * @retval State of bit (1 or 0).
;;;2502     */
;;;2503   __STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(TIM_TypeDef *TIMx)
;;;2504   {
;;;2505     return (READ_BIT(TIMx->SMCR, TIM_SMCR_ECE) == (TIM_SMCR_ECE));
;;;2506   }
;;;2507   
;;;2508   /**
;;;2509     * @brief  Set the clock source of the counter clock.
;;;2510     * @note when selected clock source is external clock mode 1, the timer input
;;;2511     *       the external clock is applied is selected by calling the @ref LL_TIM_SetTriggerInput()
;;;2512     *       function. This timer input must be configured by calling
;;;2513     *       the @ref LL_TIM_IC_Config() function.
;;;2514     * @note Macro @ref IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(TIMx) can be used to check
;;;2515     *       whether or not a timer instance supports external clock mode1.
;;;2516     * @note Macro @ref IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
;;;2517     *       whether or not a timer instance supports external clock mode2.
;;;2518     * @rmtoll SMCR         SMS           LL_TIM_SetClockSource\n
;;;2519     *         SMCR         ECE           LL_TIM_SetClockSource
;;;2520     * @param  TIMx Timer instance
;;;2521     * @param  ClockSource This parameter can be one of the following values:
;;;2522     *         @arg @ref LL_TIM_CLOCKSOURCE_INTERNAL
;;;2523     *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
;;;2524     *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
;;;2525     * @retval None
;;;2526     */
;;;2527   __STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
;;;2528   {
;;;2529     MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
        0x08000cec:    6882        .h      LDR      r2,[r0,#8]
        0x08000cee:    f2440307    D...    MOV      r3,#0x4007
        0x08000cf2:    439a        .C      BICS     r2,r2,r3
        0x08000cf4:    430a        .C      ORRS     r2,r2,r1
        0x08000cf6:    6082        .`      STR      r2,[r0,#8]
;;;2530   }
        0x08000cf8:    4770        pG      BX       lr
    i.LL_TIM_SetSlaveMode
    LL_TIM_SetSlaveMode
;;;2531   
;;;2532   /**
;;;2533     * @brief  Set the encoder interface mode.
;;;2534     * @note Macro @ref IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx) can be used to check
;;;2535     *       whether or not a timer instance supports the encoder mode.
;;;2536     * @rmtoll SMCR         SMS           LL_TIM_SetEncoderMode
;;;2537     * @param  TIMx Timer instance
;;;2538     * @param  EncoderMode This parameter can be one of the following values:
;;;2539     *         @arg @ref LL_TIM_ENCODERMODE_X2_TI1
;;;2540     *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2
;;;2541     *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12
;;;2542     * @retval None
;;;2543     */
;;;2544   __STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
;;;2545   {
;;;2546     MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
;;;2547   }
;;;2548   
;;;2549   /**
;;;2550     * @}
;;;2551     */
;;;2552   
;;;2553   /** @defgroup TIM_LL_EF_Timer_Synchronization Timer synchronisation configuration
;;;2554     * @{
;;;2555     */
;;;2556   /**
;;;2557     * @brief  Set the trigger output (TRGO) used for timer synchronization .
;;;2558     * @note Macro @ref IS_TIM_MASTER_INSTANCE(TIMx) can be used to check
;;;2559     *       whether or not a timer instance can operate as a master timer.
;;;2560     * @rmtoll CR2          MMS           LL_TIM_SetTriggerOutput
;;;2561     * @param  TIMx Timer instance
;;;2562     * @param  TimerSynchronization This parameter can be one of the following values:
;;;2563     *         @arg @ref LL_TIM_TRGO_RESET
;;;2564     *         @arg @ref LL_TIM_TRGO_ENABLE
;;;2565     *         @arg @ref LL_TIM_TRGO_UPDATE
;;;2566     *         @arg @ref LL_TIM_TRGO_CC1IF
;;;2567     *         @arg @ref LL_TIM_TRGO_OC1REF
;;;2568     *         @arg @ref LL_TIM_TRGO_OC2REF
;;;2569     *         @arg @ref LL_TIM_TRGO_OC3REF
;;;2570     *         @arg @ref LL_TIM_TRGO_OC4REF
;;;2571     * @retval None
;;;2572     */
;;;2573   __STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
;;;2574   {
;;;2575     MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
;;;2576   }
;;;2577   
;;;2578   /**
;;;2579     * @brief  Set the synchronization mode of a slave timer.
;;;2580     * @note Macro @ref IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
;;;2581     *       a timer instance can operate as a slave timer.
;;;2582     * @rmtoll SMCR         SMS           LL_TIM_SetSlaveMode
;;;2583     * @param  TIMx Timer instance
;;;2584     * @param  SlaveMode This parameter can be one of the following values:
;;;2585     *         @arg @ref LL_TIM_SLAVEMODE_DISABLED
;;;2586     *         @arg @ref LL_TIM_SLAVEMODE_RESET
;;;2587     *         @arg @ref LL_TIM_SLAVEMODE_GATED
;;;2588     *         @arg @ref LL_TIM_SLAVEMODE_TRIGGER
;;;2589     * @retval None
;;;2590     */
;;;2591   __STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode)
;;;2592   {
;;;2593     MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
        0x08000cfa:    6882        .h      LDR      r2,[r0,#8]
        0x08000cfc:    f0220207    "...    BIC      r2,r2,#7
        0x08000d00:    430a        .C      ORRS     r2,r2,r1
        0x08000d02:    6082        .`      STR      r2,[r0,#8]
;;;2594   }
        0x08000d04:    4770        pG      BX       lr
    i.LL_TIM_SetSlaveMode
    LL_TIM_SetSlaveMode
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h (2593)
        0x08000d06:    6882        .h      LDR      r2,[r0,#8]
        0x08000d08:    f0220207    "...    BIC      r2,r2,#7
        0x08000d0c:    430a        .C      ORRS     r2,r2,r1
        0x08000d0e:    6082        .`      STR      r2,[r0,#8]
;;;2594   }
        0x08000d10:    4770        pG      BX       lr
    i.LL_TIM_SetTriggerInput
    LL_TIM_SetTriggerInput
;;;2595   
;;;2596   /**
;;;2597     * @brief  Set the selects the trigger input to be used to synchronize the counter.
;;;2598     * @note Macro @ref IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
;;;2599     *       a timer instance can operate as a slave timer.
;;;2600     * @rmtoll SMCR         TS            LL_TIM_SetTriggerInput
;;;2601     * @param  TIMx Timer instance
;;;2602     * @param  TriggerInput This parameter can be one of the following values:
;;;2603     *         @arg @ref LL_TIM_TS_ITR0
;;;2604     *         @arg @ref LL_TIM_TS_ITR1
;;;2605     *         @arg @ref LL_TIM_TS_ITR2
;;;2606     *         @arg @ref LL_TIM_TS_ITR3
;;;2607     *         @arg @ref LL_TIM_TS_TI1F_ED
;;;2608     *         @arg @ref LL_TIM_TS_TI1FP1
;;;2609     *         @arg @ref LL_TIM_TS_TI2FP2
;;;2610     *         @arg @ref LL_TIM_TS_ETRF
;;;2611     * @retval None
;;;2612     */
;;;2613   __STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)
;;;2614   {
;;;2615     MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
        0x08000d12:    6882        .h      LDR      r2,[r0,#8]
        0x08000d14:    f0220270    ".p.    BIC      r2,r2,#0x70
        0x08000d18:    430a        .C      ORRS     r2,r2,r1
        0x08000d1a:    6082        .`      STR      r2,[r0,#8]
;;;2616   }
        0x08000d1c:    4770        pG      BX       lr
    i.LL_TIM_SetTriggerOutput
    LL_TIM_SetTriggerOutput
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h (2575)
        0x08000d1e:    6842        Bh      LDR      r2,[r0,#4]
        0x08000d20:    f0220270    ".p.    BIC      r2,r2,#0x70
        0x08000d24:    430a        .C      ORRS     r2,r2,r1
        0x08000d26:    6042        B`      STR      r2,[r0,#4]
;;;2576   }
        0x08000d28:    4770        pG      BX       lr
    i.LL_mDelay
    LL_mDelay
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_utils.c
;;;201    {
        0x08000d2a:    b508        ..      PUSH     {r3,lr}
;;;202      __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
        0x08000d2c:    f04f21e0    O..!    MOV      r1,#0xe000e000
        0x08000d30:    6909        .i      LDR      r1,[r1,#0x10]
        0x08000d32:    9100        ..      STR      r1,[sp,#0]
;;;203      /* Add this code to indicate that local variable is not used */
;;;204      ((void)tmp);
        0x08000d34:    bf00        ..      NOP      
;;;205    
;;;206      /* Add a period to guaranty minimum wait */
;;;207      if (Delay < LL_MAX_DELAY)
        0x08000d36:    1c41        A.      ADDS     r1,r0,#1
        0x08000d38:    b101        ..      CBZ      r1,0x8000d3c ; LL_mDelay + 18
;;;208      {
;;;209        Delay++;
        0x08000d3a:    1c40        @.      ADDS     r0,r0,#1
;;;210      }
;;;211    
;;;212      while (Delay)
        0x08000d3c:    e006        ..      B        0x8000d4c ; LL_mDelay + 34
        0x08000d3e:    f04f21e0    O..!    MOV      r1,#0xe000e000
        0x08000d42:    6909        .i      LDR      r1,[r1,#0x10]
        0x08000d44:    f4013180    ...1    AND      r1,r1,#0x10000
        0x08000d48:    b101        ..      CBZ      r1,0x8000d4c ; LL_mDelay + 34
        0x08000d4a:    1e40        @.      SUBS     r0,r0,#1
        0x08000d4c:    2800        .(      CMP      r0,#0
        0x08000d4e:    d1f6        ..      BNE      0x8000d3e ; LL_mDelay + 20
;;;213      {
;;;214        if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
;;;215        {
;;;216          Delay--;
;;;217        }
;;;218      }
;;;219    }
        0x08000d50:    bd08        ..      POP      {r3,pc}
        0x08000d52:    0000        ..      MOVS     r0,r0
    i.MX_DMA_Init
    MX_DMA_Init
;;; .\../Src/main.c
;;;883    {
        0x08000d54:    b538        8.      PUSH     {r3-r5,lr}
;;;884      /* Init with LL driver */
;;;885      /* DMA controller clock enable */
;;;886      LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
        0x08000d56:    2001        .       MOVS     r0,#1
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_bus.h
;;;288      SET_BIT(RCC->AHBENR, Periphs);
        0x08000d58:    490d        .I      LDR      r1,[pc,#52] ; [0x8000d90] = 0x40021000
        0x08000d5a:    6949        Ii      LDR      r1,[r1,#0x14]
        0x08000d5c:    4301        .C      ORRS     r1,r1,r0
        0x08000d5e:    4a0c        .J      LDR      r2,[pc,#48] ; [0x8000d90] = 0x40021000
        0x08000d60:    6151        Qa      STR      r1,[r2,#0x14]
;;;289      /* Delay after an RCC peripheral clock enabling */
;;;290      tmpreg = READ_BIT(RCC->AHBENR, Periphs);
        0x08000d62:    4611        .F      MOV      r1,r2
        0x08000d64:    6949        Ii      LDR      r1,[r1,#0x14]
        0x08000d66:    4001        .@      ANDS     r1,r1,r0
        0x08000d68:    9100        ..      STR      r1,[sp,#0]
;;;291      (void)tmpreg;
        0x08000d6a:    bf00        ..      NOP      
;;;292    }
        0x08000d6c:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;890      NVIC_SetPriority(DMA1_Channel4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),2, 0));
        0x08000d6e:    f000fb35    ..5.    BL       NVIC_GetPriorityGrouping ; 0x80013dc
        0x08000d72:    4605        .F      MOV      r5,r0
        0x08000d74:    2200        ."      MOVS     r2,#0
        0x08000d76:    2102        .!      MOVS     r1,#2
        0x08000d78:    f000fb0f    ....    BL       NVIC_EncodePriority ; 0x800139a
        0x08000d7c:    4604        .F      MOV      r4,r0
        0x08000d7e:    4621        !F      MOV      r1,r4
        0x08000d80:    200e        .       MOVS     r0,#0xe
        0x08000d82:    f000fb33    ..3.    BL       NVIC_SetPriority ; 0x80013ec
;;;891      NVIC_EnableIRQ(DMA1_Channel4_IRQn);
        0x08000d86:    200e        .       MOVS     r0,#0xe
        0x08000d88:    f000fafc    ....    BL       NVIC_EnableIRQ ; 0x8001384
;;;892    
;;;893    }
        0x08000d8c:    bd38        8.      POP      {r3-r5,pc}
    $d
        0x08000d8e:    0000        ..      DCW    0
        0x08000d90:    40021000    ...@    DCD    1073876992
    $t
    i.MX_GPIO_Init
    MX_GPIO_Init
;;;894    
;;;895    /** Configure pins as 
;;;896            * Analog 
;;;897            * Input 
;;;898            * Output
;;;899            * EVENT_OUT
;;;900            * EXTI
;;;901            * Free pins are configured automatically as Analog (this feature is enabled through 
;;;902            * the Code Generation settings)
;;;903    */
;;;904    static void MX_GPIO_Init(void)
;;;905    {
        0x08000d94:    b500        ..      PUSH     {lr}
        0x08000d96:    b085        ..      SUB      sp,sp,#0x14
;;;906    
;;;907      LL_GPIO_InitTypeDef GPIO_InitStruct;
;;;908    
;;;909      /* GPIO Ports Clock Enable */
;;;910      LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOC);
        0x08000d98:    2010        .       MOVS     r0,#0x10
        0x08000d9a:    f7fffb67    ..g.    BL       LL_APB2_GRP1_EnableClock ; 0x800046c
;;;911      LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOD);
        0x08000d9e:    2020                MOVS     r0,#0x20
        0x08000da0:    f7fffb64    ..d.    BL       LL_APB2_GRP1_EnableClock ; 0x800046c
;;;912      LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
        0x08000da4:    2004        .       MOVS     r0,#4
        0x08000da6:    f7fffb61    ..a.    BL       LL_APB2_GRP1_EnableClock ; 0x800046c
;;;913      LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
        0x08000daa:    2008        .       MOVS     r0,#8
        0x08000dac:    f7fffb5e    ..^.    BL       LL_APB2_GRP1_EnableClock ; 0x800046c
;;;914    
;;;915      /**/
;;;916      LL_GPIO_ResetOutputPin(GPIOC, LED_Pin|MOTOR_X_DIR_Pin);
        0x08000db0:    492b        +I      LDR      r1,[pc,#172] ; [0x8000e60] = 0x4a000a0
        0x08000db2:    482c        ,H      LDR      r0,[pc,#176] ; [0x8000e64] = 0x40011000
        0x08000db4:    f7fffc5c    ..\.    BL       LL_GPIO_ResetOutputPin ; 0x8000670
;;;917    
;;;918      /**/
;;;919      LL_GPIO_ResetOutputPin(GPIOA, MOTOR_X_ENABLE_Pin|MOTOR_Z_DIR_Pin);
        0x08000db8:    f2482182    H..!    MOV      r1,#0x8282
        0x08000dbc:    482a        *H      LDR      r0,[pc,#168] ; [0x8000e68] = 0x40010800
        0x08000dbe:    f7fffc57    ..W.    BL       LL_GPIO_ResetOutputPin ; 0x8000670
;;;920    
;;;921      /**/
;;;922      LL_GPIO_ResetOutputPin(MOTOR_Z_ENABLE_GPIO_Port, MOTOR_Z_ENABLE_Pin);
        0x08000dc2:    f2402102    @..!    MOV      r1,#0x202
        0x08000dc6:    4829        )H      LDR      r0,[pc,#164] ; [0x8000e6c] = 0x40010c00
        0x08000dc8:    f7fffc52    ..R.    BL       LL_GPIO_ResetOutputPin ; 0x8000670
;;;923    
;;;924      /**/
;;;925      GPIO_InitStruct.Pin = LED_Pin|MOTOR_X_DIR_Pin;
        0x08000dcc:    4824        $H      LDR      r0,[pc,#144] ; [0x8000e60] = 0x4a000a0
        0x08000dce:    9000        ..      STR      r0,[sp,#0]
;;;926      GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
        0x08000dd0:    2001        .       MOVS     r0,#1
        0x08000dd2:    9001        ..      STR      r0,[sp,#4]
;;;927      GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
        0x08000dd4:    2002        .       MOVS     r0,#2
        0x08000dd6:    9002        ..      STR      r0,[sp,#8]
;;;928      GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
        0x08000dd8:    2000        .       MOVS     r0,#0
        0x08000dda:    9003        ..      STR      r0,[sp,#0xc]
;;;929      LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
        0x08000ddc:    4669        iF      MOV      r1,sp
        0x08000dde:    4821        !H      LDR      r0,[pc,#132] ; [0x8000e64] = 0x40011000
        0x08000de0:    f7fffba8    ....    BL       LL_GPIO_Init ; 0x8000534
;;;930    
;;;931      /**/
;;;932      GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
        0x08000de4:    4822        "H      LDR      r0,[pc,#136] ; [0x8000e70] = 0x4400040
        0x08000de6:    9000        ..      STR      r0,[sp,#0]
;;;933      GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
        0x08000de8:    2000        .       MOVS     r0,#0
        0x08000dea:    9001        ..      STR      r0,[sp,#4]
;;;934      LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
        0x08000dec:    4669        iF      MOV      r1,sp
        0x08000dee:    481d        .H      LDR      r0,[pc,#116] ; [0x8000e64] = 0x40011000
        0x08000df0:    f7fffba0    ....    BL       LL_GPIO_Init ; 0x8000534
;;;935    
;;;936      /**/
;;;937      GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_2|LL_GPIO_PIN_3|LL_GPIO_PIN_4 
        0x08000df4:    481f        .H      LDR      r0,[pc,#124] ; [0x8000e74] = 0x49c3dbd
        0x08000df6:    9000        ..      STR      r0,[sp,#0]
;;;938                              |LL_GPIO_PIN_5|LL_GPIO_PIN_10|LL_GPIO_PIN_11|LL_GPIO_PIN_12 
;;;939                              |LL_GPIO_PIN_15;
;;;940      GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
        0x08000df8:    2000        .       MOVS     r0,#0
        0x08000dfa:    9001        ..      STR      r0,[sp,#4]
;;;941      LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
        0x08000dfc:    4669        iF      MOV      r1,sp
        0x08000dfe:    481a        .H      LDR      r0,[pc,#104] ; [0x8000e68] = 0x40010800
        0x08000e00:    f7fffb98    ....    BL       LL_GPIO_Init ; 0x8000534
;;;942    
;;;943      /**/
;;;944      GPIO_InitStruct.Pin = MOTOR_X_ENABLE_Pin|MOTOR_Z_DIR_Pin;
        0x08000e04:    f2482082    H..     MOV      r0,#0x8282
        0x08000e08:    9000        ..      STR      r0,[sp,#0]
;;;945      GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
        0x08000e0a:    2001        .       MOVS     r0,#1
        0x08000e0c:    9001        ..      STR      r0,[sp,#4]
;;;946      GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
        0x08000e0e:    2002        .       MOVS     r0,#2
        0x08000e10:    9002        ..      STR      r0,[sp,#8]
;;;947      GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
        0x08000e12:    2000        .       MOVS     r0,#0
        0x08000e14:    9003        ..      STR      r0,[sp,#0xc]
;;;948      LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
        0x08000e16:    4669        iF      MOV      r1,sp
        0x08000e18:    4813        .H      LDR      r0,[pc,#76] ; [0x8000e68] = 0x40010800
        0x08000e1a:    f7fffb8b    ....    BL       LL_GPIO_Init ; 0x8000534
;;;949    
;;;950      /**/
;;;951      GPIO_InitStruct.Pin = MOTOR_Z_ENABLE_Pin;
        0x08000e1e:    f2402002    @..     MOV      r0,#0x202
        0x08000e22:    9000        ..      STR      r0,[sp,#0]
;;;952      GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
        0x08000e24:    2001        .       MOVS     r0,#1
        0x08000e26:    9001        ..      STR      r0,[sp,#4]
;;;953      GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
        0x08000e28:    2002        .       MOVS     r0,#2
        0x08000e2a:    9002        ..      STR      r0,[sp,#8]
;;;954      GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
        0x08000e2c:    2000        .       MOVS     r0,#0
        0x08000e2e:    9003        ..      STR      r0,[sp,#0xc]
;;;955      LL_GPIO_Init(MOTOR_Z_ENABLE_GPIO_Port, &GPIO_InitStruct);
        0x08000e30:    4669        iF      MOV      r1,sp
        0x08000e32:    480e        .H      LDR      r0,[pc,#56] ; [0x8000e6c] = 0x40010c00
        0x08000e34:    f7fffb7e    ..~.    BL       LL_GPIO_Init ; 0x8000534
;;;956    
;;;957      /**/
;;;958      GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_12|LL_GPIO_PIN_13|LL_GPIO_PIN_14 
        0x08000e38:    480f        .H      LDR      r0,[pc,#60] ; [0x8000e78] = 0x4f23cfe
        0x08000e3a:    9000        ..      STR      r0,[sp,#0]
;;;959                              |LL_GPIO_PIN_15|LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5 
;;;960                              |LL_GPIO_PIN_9;
;;;961      GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
        0x08000e3c:    2000        .       MOVS     r0,#0
        0x08000e3e:    9001        ..      STR      r0,[sp,#4]
;;;962      LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
        0x08000e40:    4669        iF      MOV      r1,sp
        0x08000e42:    480a        .H      LDR      r0,[pc,#40] ; [0x8000e6c] = 0x40010c00
        0x08000e44:    f7fffb76    ..v.    BL       LL_GPIO_Init ; 0x8000534
;;;963    
;;;964      /**/
;;;965      GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin;
        0x08000e48:    480c        .H      LDR      r0,[pc,#48] ; [0x8000e7c] = 0x4030003
        0x08000e4a:    9000        ..      STR      r0,[sp,#0]
;;;966      GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
        0x08000e4c:    2008        .       MOVS     r0,#8
        0x08000e4e:    9001        ..      STR      r0,[sp,#4]
;;;967      GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
        0x08000e50:    2001        .       MOVS     r0,#1
        0x08000e52:    9004        ..      STR      r0,[sp,#0x10]
;;;968      LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
        0x08000e54:    4669        iF      MOV      r1,sp
        0x08000e56:    4804        .H      LDR      r0,[pc,#16] ; [0x8000e68] = 0x40010800
        0x08000e58:    f7fffb6c    ..l.    BL       LL_GPIO_Init ; 0x8000534
;;;969    
;;;970    }
        0x08000e5c:    b005        ..      ADD      sp,sp,#0x14
        0x08000e5e:    bd00        ..      POP      {pc}
    $d
        0x08000e60:    04a000a0    ....    DCD    77594784
        0x08000e64:    40011000    ...@    DCD    1073811456
        0x08000e68:    40010800    ...@    DCD    1073809408
        0x08000e6c:    40010c00    ...@    DCD    1073810432
        0x08000e70:    04400040    @.@.    DCD    71303232
        0x08000e74:    049c3dbd    .=..    DCD    77348285
        0x08000e78:    04f23cfe    .<..    DCD    82984190
        0x08000e7c:    04030003    ....    DCD    67305475
    $t
    i.MX_I2C2_Init
    MX_I2C2_Init
;;; .\../Src/main.c (585)
        0x08000e80:    b530        0.      PUSH     {r4,r5,lr}
        0x08000e82:    b08b        ..      SUB      sp,sp,#0x2c
;;;586    
;;;587      LL_I2C_InitTypeDef I2C_InitStruct;
;;;588    
;;;589      LL_GPIO_InitTypeDef GPIO_InitStruct;
;;;590    
;;;591      /**I2C2 GPIO Configuration  
;;;592      PB10   ------> I2C2_SCL
;;;593      PB11   ------> I2C2_SDA 
;;;594      */
;;;595      GPIO_InitStruct.Pin = LL_GPIO_PIN_10|LL_GPIO_PIN_11;
        0x08000e84:    485a        ZH      LDR      r0,[pc,#360] ; [0x8000ff0] = 0x40c000c
        0x08000e86:    9000        ..      STR      r0,[sp,#0]
;;;596      GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
        0x08000e88:    2009        .       MOVS     r0,#9
        0x08000e8a:    9001        ..      STR      r0,[sp,#4]
;;;597      GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
        0x08000e8c:    2003        .       MOVS     r0,#3
        0x08000e8e:    9002        ..      STR      r0,[sp,#8]
;;;598      GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
        0x08000e90:    2004        .       MOVS     r0,#4
        0x08000e92:    9003        ..      STR      r0,[sp,#0xc]
;;;599      LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
        0x08000e94:    4669        iF      MOV      r1,sp
        0x08000e96:    4857        WH      LDR      r0,[pc,#348] ; [0x8000ff4] = 0x40010c00
        0x08000e98:    f7fffb4c    ..L.    BL       LL_GPIO_Init ; 0x8000534
;;;600    
;;;601      /* Peripheral clock enable */
;;;602      LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C2);
        0x08000e9c:    f44f0080    O...    MOV      r0,#0x400000
        0x08000ea0:    f7fffad6    ....    BL       LL_APB1_GRP1_EnableClock ; 0x8000450
;;;603    
;;;604      /* I2C2 DMA Init */
;;;605      
;;;606      /* I2C2_TX Init */
;;;607      LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_4, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
        0x08000ea4:    4854        TH      LDR      r0,[pc,#336] ; [0x8000ff8] = 0x40020000
        0x08000ea6:    2104        .!      MOVS     r1,#4
        0x08000ea8:    2210        ."      MOVS     r2,#0x10
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_dma.h
;;;571      MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
        0x08000eaa:    1e4b        K.      SUBS     r3,r1,#1
        0x08000eac:    4c53        SL      LDR      r4,[pc,#332] ; [0x8000ffc] = 0x8003af8
        0x08000eae:    5ce3        .\      LDRB     r3,[r4,r3]
        0x08000eb0:    58c3        .X      LDR      r3,[r0,r3]
        0x08000eb2:    f2440410    D...    MOV      r4,#0x4010
        0x08000eb6:    43a3        .C      BICS     r3,r3,r4
        0x08000eb8:    4313        .C      ORRS     r3,r3,r2
        0x08000eba:    1e4c        L.      SUBS     r4,r1,#1
        0x08000ebc:    4d4f        OM      LDR      r5,[pc,#316] ; [0x8000ffc] = 0x8003af8
        0x08000ebe:    5d2c        ,]      LDRB     r4,[r5,r4]
        0x08000ec0:    5103        .Q      STR      r3,[r0,r4]
;;;572                 DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
;;;573    }
        0x08000ec2:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;609      LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PRIORITY_LOW);
        0x08000ec4:    2200        ."      MOVS     r2,#0
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_dma.h
;;;851      MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
        0x08000ec6:    1e4b        K.      SUBS     r3,r1,#1
        0x08000ec8:    462c        ,F      MOV      r4,r5
        0x08000eca:    5ce3        .\      LDRB     r3,[r4,r3]
        0x08000ecc:    58c3        .X      LDR      r3,[r0,r3]
        0x08000ece:    f4235340    #.@S    BIC      r3,r3,#0x3000
        0x08000ed2:    4313        .C      ORRS     r3,r3,r2
        0x08000ed4:    1e4c        L.      SUBS     r4,r1,#1
        0x08000ed6:    5d2c        ,]      LDRB     r4,[r5,r4]
        0x08000ed8:    5103        .Q      STR      r3,[r0,r4]
;;;852                 Priority);
;;;853    }
        0x08000eda:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;611      LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MODE_NORMAL);
        0x08000edc:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_dma.h
;;;620      MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
        0x08000ede:    1e4b        K.      SUBS     r3,r1,#1
        0x08000ee0:    462c        ,F      MOV      r4,r5
        0x08000ee2:    5ce3        .\      LDRB     r3,[r4,r3]
        0x08000ee4:    58c3        .X      LDR      r3,[r0,r3]
        0x08000ee6:    f0230320    #. .    BIC      r3,r3,#0x20
        0x08000eea:    4313        .C      ORRS     r3,r3,r2
        0x08000eec:    1e4c        L.      SUBS     r4,r1,#1
        0x08000eee:    5d2c        ,]      LDRB     r4,[r5,r4]
        0x08000ef0:    5103        .Q      STR      r3,[r0,r4]
;;;621                 Mode);
;;;622    }
        0x08000ef2:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;613      LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PERIPH_NOINCREMENT);
        0x08000ef4:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_dma.h
;;;665      MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
        0x08000ef6:    1e4b        K.      SUBS     r3,r1,#1
        0x08000ef8:    462c        ,F      MOV      r4,r5
        0x08000efa:    5ce3        .\      LDRB     r3,[r4,r3]
        0x08000efc:    58c3        .X      LDR      r3,[r0,r3]
        0x08000efe:    f0230340    #.@.    BIC      r3,r3,#0x40
        0x08000f02:    4313        .C      ORRS     r3,r3,r2
        0x08000f04:    1e4c        L.      SUBS     r4,r1,#1
        0x08000f06:    5d2c        ,]      LDRB     r4,[r5,r4]
        0x08000f08:    5103        .Q      STR      r3,[r0,r4]
;;;666                 PeriphOrM2MSrcIncMode);
;;;667    }
        0x08000f0a:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;615      LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MEMORY_INCREMENT);
        0x08000f0c:    2280        ."      MOVS     r2,#0x80
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_dma.h
;;;710      MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
        0x08000f0e:    1e4b        K.      SUBS     r3,r1,#1
        0x08000f10:    462c        ,F      MOV      r4,r5
        0x08000f12:    5ce3        .\      LDRB     r3,[r4,r3]
        0x08000f14:    58c3        .X      LDR      r3,[r0,r3]
        0x08000f16:    f0230380    #...    BIC      r3,r3,#0x80
        0x08000f1a:    4313        .C      ORRS     r3,r3,r2
        0x08000f1c:    1e4c        L.      SUBS     r4,r1,#1
        0x08000f1e:    5d2c        ,]      LDRB     r4,[r5,r4]
        0x08000f20:    5103        .Q      STR      r3,[r0,r4]
;;;711                 MemoryOrM2MDstIncMode);
;;;712    }
        0x08000f22:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;617      LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PDATAALIGN_BYTE);
        0x08000f24:    2200        ."      MOVS     r2,#0
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_dma.h
;;;756      MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
        0x08000f26:    1e4b        K.      SUBS     r3,r1,#1
        0x08000f28:    462c        ,F      MOV      r4,r5
        0x08000f2a:    5ce3        .\      LDRB     r3,[r4,r3]
        0x08000f2c:    58c3        .X      LDR      r3,[r0,r3]
        0x08000f2e:    f4237340    #.@s    BIC      r3,r3,#0x300
        0x08000f32:    4313        .C      ORRS     r3,r3,r2
        0x08000f34:    1e4c        L.      SUBS     r4,r1,#1
        0x08000f36:    5d2c        ,]      LDRB     r4,[r5,r4]
        0x08000f38:    5103        .Q      STR      r3,[r0,r4]
;;;757                 PeriphOrM2MSrcDataSize);
;;;758    }
        0x08000f3a:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;619      LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MDATAALIGN_BYTE);
        0x08000f3c:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_dma.h
;;;803      MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
        0x08000f3e:    1e4b        K.      SUBS     r3,r1,#1
        0x08000f40:    462c        ,F      MOV      r4,r5
        0x08000f42:    5ce3        .\      LDRB     r3,[r4,r3]
        0x08000f44:    58c3        .X      LDR      r3,[r0,r3]
        0x08000f46:    f4236340    #.@c    BIC      r3,r3,#0xc00
        0x08000f4a:    4313        .C      ORRS     r3,r3,r2
        0x08000f4c:    1e4c        L.      SUBS     r4,r1,#1
        0x08000f4e:    5d2c        ,]      LDRB     r4,[r5,r4]
        0x08000f50:    5103        .Q      STR      r3,[r0,r4]
;;;804                 MemoryOrM2MDstDataSize);
;;;805    }
        0x08000f52:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;622      NVIC_SetPriority(I2C2_EV_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),2, 0));
        0x08000f54:    f000fa42    ..B.    BL       NVIC_GetPriorityGrouping ; 0x80013dc
        0x08000f58:    4605        .F      MOV      r5,r0
        0x08000f5a:    2200        ."      MOVS     r2,#0
        0x08000f5c:    2102        .!      MOVS     r1,#2
        0x08000f5e:    f000fa1c    ....    BL       NVIC_EncodePriority ; 0x800139a
        0x08000f62:    4604        .F      MOV      r4,r0
        0x08000f64:    4621        !F      MOV      r1,r4
        0x08000f66:    2021        !       MOVS     r0,#0x21
        0x08000f68:    f000fa40    ..@.    BL       NVIC_SetPriority ; 0x80013ec
;;;623      NVIC_EnableIRQ(I2C2_EV_IRQn);
        0x08000f6c:    2021        !       MOVS     r0,#0x21
        0x08000f6e:    f000fa09    ....    BL       NVIC_EnableIRQ ; 0x8001384
;;;624      NVIC_SetPriority(I2C2_ER_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),2, 0));
        0x08000f72:    f000fa33    ..3.    BL       NVIC_GetPriorityGrouping ; 0x80013dc
        0x08000f76:    4605        .F      MOV      r5,r0
        0x08000f78:    2200        ."      MOVS     r2,#0
        0x08000f7a:    2102        .!      MOVS     r1,#2
        0x08000f7c:    f000fa0d    ....    BL       NVIC_EncodePriority ; 0x800139a
        0x08000f80:    4604        .F      MOV      r4,r0
        0x08000f82:    4621        !F      MOV      r1,r4
        0x08000f84:    2022        "       MOVS     r0,#0x22
        0x08000f86:    f000fa31    ..1.    BL       NVIC_SetPriority ; 0x80013ec
;;;625      NVIC_EnableIRQ(I2C2_ER_IRQn);
        0x08000f8a:    2022        "       MOVS     r0,#0x22
        0x08000f8c:    f000f9fa    ....    BL       NVIC_EnableIRQ ; 0x8001384
;;;626    
;;;627        /**I2C Initialization 
;;;628        */
;;;629      LL_I2C_DisableOwnAddress2(I2C2);
        0x08000f90:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_i2c.h
;;;590      CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_ENDUAL);
        0x08000f92:    481b        .H      LDR      r0,[pc,#108] ; [0x8001000] = 0x40005800
        0x08000f94:    68c0        .h      LDR      r0,[r0,#0xc]
        0x08000f96:    f0200001     ...    BIC      r0,r0,#1
        0x08000f9a:    4919        .I      LDR      r1,[pc,#100] ; [0x8001000] = 0x40005800
        0x08000f9c:    60c8        .`      STR      r0,[r1,#0xc]
;;;591    }
        0x08000f9e:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;631      LL_I2C_DisableGeneralCall(I2C2);
        0x08000fa0:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_i2c.h
;;;526      CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENGC);
        0x08000fa2:    4608        .F      MOV      r0,r1
        0x08000fa4:    6800        .h      LDR      r0,[r0,#0]
        0x08000fa6:    f0200040     .@.    BIC      r0,r0,#0x40
        0x08000faa:    6008        .`      STR      r0,[r1,#0]
;;;527    }
        0x08000fac:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;633      LL_I2C_EnableClockStretching(I2C2);
        0x08000fae:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_i2c.h
;;;479      CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
        0x08000fb0:    4608        .F      MOV      r0,r1
        0x08000fb2:    6800        .h      LDR      r0,[r0,#0]
        0x08000fb4:    f0200080     ...    BIC      r0,r0,#0x80
        0x08000fb8:    6008        .`      STR      r0,[r1,#0]
;;;480    }
        0x08000fba:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;635      I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
        0x08000fbc:    2000        .       MOVS     r0,#0
        0x08000fbe:    9005        ..      STR      r0,[sp,#0x14]
;;;636      I2C_InitStruct.ClockSpeed = 400000;
        0x08000fc0:    4810        .H      LDR      r0,[pc,#64] ; [0x8001004] = 0x61a80
        0x08000fc2:    9006        ..      STR      r0,[sp,#0x18]
;;;637      I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
        0x08000fc4:    2000        .       MOVS     r0,#0
        0x08000fc6:    9007        ..      STR      r0,[sp,#0x1c]
;;;638      I2C_InitStruct.OwnAddress1 = 0;
        0x08000fc8:    9008        ..      STR      r0,[sp,#0x20]
;;;639      I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
        0x08000fca:    1508        ..      ASRS     r0,r1,#20
        0x08000fcc:    9009        ..      STR      r0,[sp,#0x24]
;;;640      I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
        0x08000fce:    0100        ..      LSLS     r0,r0,#4
        0x08000fd0:    900a        ..      STR      r0,[sp,#0x28]
;;;641      LL_I2C_Init(I2C2, &I2C_InitStruct);
        0x08000fd2:    a905        ..      ADD      r1,sp,#0x14
        0x08000fd4:    480a        .H      LDR      r0,[pc,#40] ; [0x8001000] = 0x40005800
        0x08000fd6:    f7fffbb8    ....    BL       LL_I2C_Init ; 0x800074a
;;;642    
;;;643      LL_I2C_SetOwnAddress2(I2C2, 0);
        0x08000fda:    2000        .       MOVS     r0,#0
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_i2c.h
;;;568      MODIFY_REG(I2Cx->OAR2, I2C_OAR2_ADD2, OwnAddress2);
        0x08000fdc:    4908        .I      LDR      r1,[pc,#32] ; [0x8001000] = 0x40005800
        0x08000fde:    68c9        .h      LDR      r1,[r1,#0xc]
        0x08000fe0:    f02101fe    !...    BIC      r1,r1,#0xfe
        0x08000fe4:    4301        .C      ORRS     r1,r1,r0
        0x08000fe6:    4a06        .J      LDR      r2,[pc,#24] ; [0x8001000] = 0x40005800
        0x08000fe8:    60d1        .`      STR      r1,[r2,#0xc]
;;;569    }
        0x08000fea:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;645    }
        0x08000fec:    b00b        ..      ADD      sp,sp,#0x2c
        0x08000fee:    bd30        0.      POP      {r4,r5,pc}
    $d
        0x08000ff0:    040c000c    ....    DCD    67895308
        0x08000ff4:    40010c00    ...@    DCD    1073810432
        0x08000ff8:    40020000    ...@    DCD    1073872896
        0x08000ffc:    08003af8    .:..    DCD    134232824
        0x08001000:    40005800    .X.@    DCD    1073764352
        0x08001004:    00061a80    ....    DCD    400000
    $t
    i.MX_TIM1_Init
    MX_TIM1_Init
;;;646    
;;;647    /* TIM1 init function */
;;;648    static void MX_TIM1_Init(void)
;;;649    {
        0x08001008:    b530        0.      PUSH     {r4,r5,lr}
        0x0800100a:    b093        ..      SUB      sp,sp,#0x4c
;;;650    
;;;651      LL_TIM_InitTypeDef TIM_InitStruct;
;;;652      LL_TIM_OC_InitTypeDef TIM_OC_InitStruct;
;;;653      LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct;
;;;654    
;;;655      /* Peripheral clock enable */
;;;656      LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
        0x0800100c:    f44f6000    O..`    MOV      r0,#0x800
        0x08001010:    f7fffa2c    ..,.    BL       LL_APB2_GRP1_EnableClock ; 0x800046c
;;;657    
;;;658      /* TIM1 interrupt Init */
;;;659      NVIC_SetPriority(TIM1_UP_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
        0x08001014:    f000f9e2    ....    BL       NVIC_GetPriorityGrouping ; 0x80013dc
        0x08001018:    4605        .F      MOV      r5,r0
        0x0800101a:    2200        ."      MOVS     r2,#0
        0x0800101c:    210f        .!      MOVS     r1,#0xf
        0x0800101e:    f000f9bc    ....    BL       NVIC_EncodePriority ; 0x800139a
        0x08001022:    4604        .F      MOV      r4,r0
        0x08001024:    4621        !F      MOV      r1,r4
        0x08001026:    2019        .       MOVS     r0,#0x19
        0x08001028:    f000f9e0    ....    BL       NVIC_SetPriority ; 0x80013ec
;;;660      NVIC_EnableIRQ(TIM1_UP_IRQn);
        0x0800102c:    2019        .       MOVS     r0,#0x19
        0x0800102e:    f000f9a9    ....    BL       NVIC_EnableIRQ ; 0x8001384
;;;661    
;;;662      TIM_InitStruct.Prescaler = 720;
        0x08001032:    f44f7034    O.4p    MOV      r0,#0x2d0
        0x08001036:    f8ad0038    ..8.    STRH     r0,[sp,#0x38]
;;;663      TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
        0x0800103a:    2000        .       MOVS     r0,#0
        0x0800103c:    900f        ..      STR      r0,[sp,#0x3c]
;;;664      TIM_InitStruct.Autoreload = 0;
        0x0800103e:    9010        ..      STR      r0,[sp,#0x40]
;;;665      TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
        0x08001040:    9011        ..      STR      r0,[sp,#0x44]
;;;666      TIM_InitStruct.RepetitionCounter = 0;
        0x08001042:    f88d0048    ..H.    STRB     r0,[sp,#0x48]
;;;667      LL_TIM_Init(TIM1, &TIM_InitStruct);
        0x08001046:    a90e        ..      ADD      r1,sp,#0x38
        0x08001048:    481d        .H      LDR      r0,[pc,#116] ; [0x80010c0] = 0x40012c00
        0x0800104a:    f7fffd77    ..w.    BL       LL_TIM_Init ; 0x8000b3c
;;;668    
;;;669      LL_TIM_DisableARRPreload(TIM1);
        0x0800104e:    481c        .H      LDR      r0,[pc,#112] ; [0x80010c0] = 0x40012c00
        0x08001050:    f7fffc8d    ....    BL       LL_TIM_DisableARRPreload ; 0x800096e
;;;670    
;;;671      LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
        0x08001054:    2100        .!      MOVS     r1,#0
        0x08001056:    481a        .H      LDR      r0,[pc,#104] ; [0x80010c0] = 0x40012c00
        0x08001058:    f7fffe48    ..H.    BL       LL_TIM_SetClockSource ; 0x8000cec
;;;672    
;;;673      LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH1);
        0x0800105c:    2101        .!      MOVS     r1,#1
        0x0800105e:    4818        .H      LDR      r0,[pc,#96] ; [0x80010c0] = 0x40012c00
        0x08001060:    f7fffde4    ....    BL       LL_TIM_OC_EnablePreload ; 0x8000c2c
;;;674    
;;;675      TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
        0x08001064:    2060        `       MOVS     r0,#0x60
        0x08001066:    9006        ..      STR      r0,[sp,#0x18]
;;;676      TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
        0x08001068:    2000        .       MOVS     r0,#0
        0x0800106a:    9007        ..      STR      r0,[sp,#0x1c]
;;;677      TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
        0x0800106c:    9008        ..      STR      r0,[sp,#0x20]
;;;678      TIM_OC_InitStruct.CompareValue = 0;
        0x0800106e:    9009        ..      STR      r0,[sp,#0x24]
;;;679      TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
        0x08001070:    900a        ..      STR      r0,[sp,#0x28]
;;;680      TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
        0x08001072:    900b        ..      STR      r0,[sp,#0x2c]
;;;681      TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
        0x08001074:    900c        ..      STR      r0,[sp,#0x30]
;;;682      TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
        0x08001076:    900d        ..      STR      r0,[sp,#0x34]
;;;683      LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
        0x08001078:    aa06        ..      ADD      r2,sp,#0x18
        0x0800107a:    2101        .!      MOVS     r1,#1
        0x0800107c:    4810        .H      LDR      r0,[pc,#64] ; [0x80010c0] = 0x40012c00
        0x0800107e:    f7fffe05    ....    BL       LL_TIM_OC_Init ; 0x8000c8c
;;;684    
;;;685      LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH1);
        0x08001082:    2101        .!      MOVS     r1,#1
        0x08001084:    480e        .H      LDR      r0,[pc,#56] ; [0x80010c0] = 0x40012c00
        0x08001086:    f7fffda1    ....    BL       LL_TIM_OC_DisableFast ; 0x8000bcc
;;;686    
;;;687      LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
        0x0800108a:    2100        .!      MOVS     r1,#0
        0x0800108c:    480c        .H      LDR      r0,[pc,#48] ; [0x80010c0] = 0x40012c00
        0x0800108e:    f7fffe46    ..F.    BL       LL_TIM_SetTriggerOutput ; 0x8000d1e
;;;688    
;;;689      LL_TIM_DisableMasterSlaveMode(TIM1);
        0x08001092:    480b        .H      LDR      r0,[pc,#44] ; [0x80010c0] = 0x40012c00
        0x08001094:    f7fffc70    ..p.    BL       LL_TIM_DisableMasterSlaveMode ; 0x8000978
;;;690    
;;;691      TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
        0x08001098:    2000        .       MOVS     r0,#0
        0x0800109a:    9000        ..      STR      r0,[sp,#0]
;;;692      TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
        0x0800109c:    9001        ..      STR      r0,[sp,#4]
;;;693      TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
        0x0800109e:    9002        ..      STR      r0,[sp,#8]
;;;694      TIM_BDTRInitStruct.DeadTime = 0;
        0x080010a0:    f88d000c    ....    STRB     r0,[sp,#0xc]
;;;695      TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
        0x080010a4:    f8ad000e    ....    STRH     r0,[sp,#0xe]
;;;696      TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
        0x080010a8:    f44f5000    O..P    MOV      r0,#0x2000
        0x080010ac:    9004        ..      STR      r0,[sp,#0x10]
;;;697      TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
        0x080010ae:    2000        .       MOVS     r0,#0
        0x080010b0:    9005        ..      STR      r0,[sp,#0x14]
;;;698      LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
        0x080010b2:    4669        iF      MOV      r1,sp
        0x080010b4:    4802        .H      LDR      r0,[pc,#8] ; [0x80010c0] = 0x40012c00
        0x080010b6:    f7fffc29    ..).    BL       LL_TIM_BDTR_Init ; 0x800090c
;;;699    
;;;700    }
        0x080010ba:    b013        ..      ADD      sp,sp,#0x4c
        0x080010bc:    bd30        0.      POP      {r4,r5,pc}
    $d
        0x080010be:    0000        ..      DCW    0
        0x080010c0:    40012c00    .,.@    DCD    1073818624
    $t
    i.MX_TIM2_Init
    MX_TIM2_Init
;;;701    
;;;702    /* TIM2 init function */
;;;703    static void MX_TIM2_Init(void)
;;;704    {
        0x080010c4:    b530        0.      PUSH     {r4,r5,lr}
        0x080010c6:    b08d        ..      SUB      sp,sp,#0x34
;;;705    
;;;706      LL_TIM_InitTypeDef TIM_InitStruct;
;;;707      LL_TIM_OC_InitTypeDef TIM_OC_InitStruct;
;;;708    
;;;709      /* Peripheral clock enable */
;;;710      LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
        0x080010c8:    2001        .       MOVS     r0,#1
        0x080010ca:    f7fff9c1    ....    BL       LL_APB1_GRP1_EnableClock ; 0x8000450
;;;711    
;;;712      /* TIM2 interrupt Init */
;;;713      NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
        0x080010ce:    f000f985    ....    BL       NVIC_GetPriorityGrouping ; 0x80013dc
        0x080010d2:    4605        .F      MOV      r5,r0
        0x080010d4:    2200        ."      MOVS     r2,#0
        0x080010d6:    4611        .F      MOV      r1,r2
        0x080010d8:    f000f95f    .._.    BL       NVIC_EncodePriority ; 0x800139a
        0x080010dc:    4604        .F      MOV      r4,r0
        0x080010de:    4621        !F      MOV      r1,r4
        0x080010e0:    201c        .       MOVS     r0,#0x1c
        0x080010e2:    f000f983    ....    BL       NVIC_SetPriority ; 0x80013ec
;;;714      NVIC_EnableIRQ(TIM2_IRQn);
        0x080010e6:    201c        .       MOVS     r0,#0x1c
        0x080010e8:    f000f94c    ..L.    BL       NVIC_EnableIRQ ; 0x8001384
;;;715    
;;;716      TIM_InitStruct.Prescaler = 720;
        0x080010ec:    f44f7034    O.4p    MOV      r0,#0x2d0
        0x080010f0:    f8ad0020    .. .    STRH     r0,[sp,#0x20]
;;;717      TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
        0x080010f4:    2000        .       MOVS     r0,#0
        0x080010f6:    9009        ..      STR      r0,[sp,#0x24]
;;;718      TIM_InitStruct.Autoreload = 0;
        0x080010f8:    900a        ..      STR      r0,[sp,#0x28]
;;;719      TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
        0x080010fa:    900b        ..      STR      r0,[sp,#0x2c]
;;;720      LL_TIM_Init(TIM2, &TIM_InitStruct);
        0x080010fc:    a908        ..      ADD      r1,sp,#0x20
        0x080010fe:    f04f4080    O..@    MOV      r0,#0x40000000
        0x08001102:    f7fffd1b    ....    BL       LL_TIM_Init ; 0x8000b3c
;;;721    
;;;722      LL_TIM_EnableARRPreload(TIM2);
        0x08001106:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h
;;;1195     SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
        0x08001108:    f04f4080    O..@    MOV      r0,#0x40000000
        0x0800110c:    6800        .h      LDR      r0,[r0,#0]
        0x0800110e:    f0400080    @...    ORR      r0,r0,#0x80
        0x08001112:    f04f4180    O..A    MOV      r1,#0x40000000
        0x08001116:    6008        .`      STR      r0,[r1,#0]
;;;1196   }
        0x08001118:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;724      LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
        0x0800111a:    2100        .!      MOVS     r1,#0
        0x0800111c:    f04f4080    O..@    MOV      r0,#0x40000000
        0x08001120:    f7fffde4    ....    BL       LL_TIM_SetClockSource ; 0x8000cec
;;;725    
;;;726      LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH1);
        0x08001124:    2101        .!      MOVS     r1,#1
        0x08001126:    0788        ..      LSLS     r0,r1,#30
        0x08001128:    f7fffd80    ....    BL       LL_TIM_OC_EnablePreload ; 0x8000c2c
;;;727    
;;;728      TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
        0x0800112c:    2060        `       MOVS     r0,#0x60
        0x0800112e:    9000        ..      STR      r0,[sp,#0]
;;;729      TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
        0x08001130:    2000        .       MOVS     r0,#0
        0x08001132:    9001        ..      STR      r0,[sp,#4]
;;;730      TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
        0x08001134:    9002        ..      STR      r0,[sp,#8]
;;;731      TIM_OC_InitStruct.CompareValue = 0;
        0x08001136:    9003        ..      STR      r0,[sp,#0xc]
;;;732      TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
        0x08001138:    9004        ..      STR      r0,[sp,#0x10]
;;;733      LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
        0x0800113a:    466a        jF      MOV      r2,sp
        0x0800113c:    2101        .!      MOVS     r1,#1
        0x0800113e:    0788        ..      LSLS     r0,r1,#30
        0x08001140:    f7fffda4    ....    BL       LL_TIM_OC_Init ; 0x8000c8c
;;;734    
;;;735      LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
        0x08001144:    2101        .!      MOVS     r1,#1
        0x08001146:    0788        ..      LSLS     r0,r1,#30
        0x08001148:    f7fffd40    ..@.    BL       LL_TIM_OC_DisableFast ; 0x8000bcc
;;;736    
;;;737      LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_UPDATE);
        0x0800114c:    2120         !      MOVS     r1,#0x20
        0x0800114e:    0648        H.      LSLS     r0,r1,#25
        0x08001150:    f7fffde5    ....    BL       LL_TIM_SetTriggerOutput ; 0x8000d1e
;;;738    
;;;739      LL_TIM_EnableMasterSlaveMode(TIM2);
        0x08001154:    f04f4080    O..@    MOV      r0,#0x40000000
        0x08001158:    f7fffc1d    ....    BL       LL_TIM_EnableMasterSlaveMode ; 0x8000996
;;;740    
;;;741    }
        0x0800115c:    b00d        ..      ADD      sp,sp,#0x34
        0x0800115e:    bd30        0.      POP      {r4,r5,pc}
    i.MX_TIM3_Init
    MX_TIM3_Init
;;;742    
;;;743    /* TIM3 init function */
;;;744    static void MX_TIM3_Init(void)
;;;745    {
        0x08001160:    b500        ..      PUSH     {lr}
        0x08001162:    b093        ..      SUB      sp,sp,#0x4c
;;;746    
;;;747      LL_TIM_InitTypeDef TIM_InitStruct;
;;;748      LL_TIM_OC_InitTypeDef TIM_OC_InitStruct;
;;;749    
;;;750      LL_GPIO_InitTypeDef GPIO_InitStruct;
;;;751    
;;;752      /* Peripheral clock enable */
;;;753      LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
        0x08001164:    2002        .       MOVS     r0,#2
        0x08001166:    f7fff973    ..s.    BL       LL_APB1_GRP1_EnableClock ; 0x8000450
;;;754    
;;;755      TIM_InitStruct.Prescaler = 0;
        0x0800116a:    2000        .       MOVS     r0,#0
        0x0800116c:    f8ad0038    ..8.    STRH     r0,[sp,#0x38]
;;;756      TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
        0x08001170:    900f        ..      STR      r0,[sp,#0x3c]
;;;757      TIM_InitStruct.Autoreload = min_pulse;
        0x08001172:    2091        .       MOVS     r0,#0x91
        0x08001174:    9010        ..      STR      r0,[sp,#0x40]
;;;758      TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
        0x08001176:    2000        .       MOVS     r0,#0
        0x08001178:    9011        ..      STR      r0,[sp,#0x44]
;;;759      LL_TIM_Init(TIM3, &TIM_InitStruct);
        0x0800117a:    a90e        ..      ADD      r1,sp,#0x38
        0x0800117c:    4839        9H      LDR      r0,[pc,#228] ; [0x8001264] = 0x40000400
        0x0800117e:    f7fffcdd    ....    BL       LL_TIM_Init ; 0x8000b3c
;;;760    
;;;761      LL_TIM_DisableARRPreload(TIM3);
        0x08001182:    4838        8H      LDR      r0,[pc,#224] ; [0x8001264] = 0x40000400
        0x08001184:    f7fffbf3    ....    BL       LL_TIM_DisableARRPreload ; 0x800096e
;;;762    
;;;763      LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH1);
        0x08001188:    2101        .!      MOVS     r1,#1
        0x0800118a:    4836        6H      LDR      r0,[pc,#216] ; [0x8001264] = 0x40000400
        0x0800118c:    f7fffd4e    ..N.    BL       LL_TIM_OC_EnablePreload ; 0x8000c2c
;;;764    
;;;765      TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM2;
        0x08001190:    2070        p       MOVS     r0,#0x70
        0x08001192:    9006        ..      STR      r0,[sp,#0x18]
;;;766      TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
        0x08001194:    2000        .       MOVS     r0,#0
        0x08001196:    9007        ..      STR      r0,[sp,#0x1c]
;;;767      TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
        0x08001198:    9008        ..      STR      r0,[sp,#0x20]
;;;768      TIM_OC_InitStruct.CompareValue = 0;
        0x0800119a:    9009        ..      STR      r0,[sp,#0x24]
;;;769      TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
        0x0800119c:    900a        ..      STR      r0,[sp,#0x28]
;;;770      LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
        0x0800119e:    aa06        ..      ADD      r2,sp,#0x18
        0x080011a0:    2101        .!      MOVS     r1,#1
        0x080011a2:    4830        0H      LDR      r0,[pc,#192] ; [0x8001264] = 0x40000400
        0x080011a4:    f7fffd72    ..r.    BL       LL_TIM_OC_Init ; 0x8000c8c
;;;771    
;;;772      LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH1);
        0x080011a8:    2101        .!      MOVS     r1,#1
        0x080011aa:    482e        .H      LDR      r0,[pc,#184] ; [0x8001264] = 0x40000400
        0x080011ac:    f7fffd0e    ....    BL       LL_TIM_OC_DisableFast ; 0x8000bcc
;;;773    
;;;774      LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH3);
        0x080011b0:    f44f7180    O..q    MOV      r1,#0x100
        0x080011b4:    482b        +H      LDR      r0,[pc,#172] ; [0x8001264] = 0x40000400
        0x080011b6:    f7fffd39    ..9.    BL       LL_TIM_OC_EnablePreload ; 0x8000c2c
;;;775    
;;;776      TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
        0x080011ba:    2000        .       MOVS     r0,#0
        0x080011bc:    9007        ..      STR      r0,[sp,#0x1c]
;;;777      TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
        0x080011be:    9008        ..      STR      r0,[sp,#0x20]
;;;778      LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
        0x080011c0:    aa06        ..      ADD      r2,sp,#0x18
        0x080011c2:    f44f7180    O..q    MOV      r1,#0x100
        0x080011c6:    4827        'H      LDR      r0,[pc,#156] ; [0x8001264] = 0x40000400
        0x080011c8:    f7fffd60    ..`.    BL       LL_TIM_OC_Init ; 0x8000c8c
;;;779    
;;;780      LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH3);
        0x080011cc:    f44f7180    O..q    MOV      r1,#0x100
        0x080011d0:    4824        $H      LDR      r0,[pc,#144] ; [0x8001264] = 0x40000400
        0x080011d2:    f7fffcfb    ....    BL       LL_TIM_OC_DisableFast ; 0x8000bcc
;;;781    
;;;782      LL_TIM_SetOnePulseMode(TIM3, LL_TIM_ONEPULSEMODE_SINGLE);
        0x080011d6:    2008        .       MOVS     r0,#8
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h
;;;1130     MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
        0x080011d8:    4922        "I      LDR      r1,[pc,#136] ; [0x8001264] = 0x40000400
        0x080011da:    6809        .h      LDR      r1,[r1,#0]
        0x080011dc:    f0210108    !...    BIC      r1,r1,#8
        0x080011e0:    4301        .C      ORRS     r1,r1,r0
        0x080011e2:    4a20         J      LDR      r2,[pc,#128] ; [0x8001264] = 0x40000400
        0x080011e4:    6011        .`      STR      r1,[r2,#0]
;;;1131   }
        0x080011e6:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;784      LL_TIM_SetTriggerInput(TIM3, LL_TIM_TS_ITR3);
        0x080011e8:    2030        0       MOVS     r0,#0x30
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h
;;;2615     MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
        0x080011ea:    4611        .F      MOV      r1,r2
        0x080011ec:    6889        .h      LDR      r1,[r1,#8]
        0x080011ee:    f0210170    !.p.    BIC      r1,r1,#0x70
        0x080011f2:    4301        .C      ORRS     r1,r1,r0
        0x080011f4:    6091        .`      STR      r1,[r2,#8]
;;;2616   }
        0x080011f6:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;786      LL_TIM_SetSlaveMode(TIM3, LL_TIM_SLAVEMODE_TRIGGER);
        0x080011f8:    2106        .!      MOVS     r1,#6
        0x080011fa:    4610        .F      MOV      r0,r2
        0x080011fc:    f7fffd83    ....    BL       LL_TIM_SetSlaveMode ; 0x8000d06
;;;787    
;;;788      LL_TIM_DisableIT_TRIG(TIM3);
        0x08001200:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h
;;;3409     CLEAR_BIT(TIMx->DIER, TIM_DIER_TIE);
        0x08001202:    4818        .H      LDR      r0,[pc,#96] ; [0x8001264] = 0x40000400
        0x08001204:    68c0        .h      LDR      r0,[r0,#0xc]
        0x08001206:    f0200040     .@.    BIC      r0,r0,#0x40
        0x0800120a:    4916        .I      LDR      r1,[pc,#88] ; [0x8001264] = 0x40000400
        0x0800120c:    60c8        .`      STR      r0,[r1,#0xc]
;;;3410   }
        0x0800120e:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;790      LL_TIM_DisableDMAReq_TRIG(TIM3);
        0x08001210:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h
;;;3680     CLEAR_BIT(TIMx->DIER, TIM_DIER_TDE);
        0x08001212:    4608        .F      MOV      r0,r1
        0x08001214:    68c0        .h      LDR      r0,[r0,#0xc]
        0x08001216:    f4204080     ..@    BIC      r0,r0,#0x4000
        0x0800121a:    60c8        .`      STR      r0,[r1,#0xc]
;;;3681   }
        0x0800121c:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;792      LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
        0x0800121e:    2100        .!      MOVS     r1,#0
        0x08001220:    4810        .H      LDR      r0,[pc,#64] ; [0x8001264] = 0x40000400
        0x08001222:    f7fffd7c    ..|.    BL       LL_TIM_SetTriggerOutput ; 0x8000d1e
;;;793    
;;;794      LL_TIM_DisableMasterSlaveMode(TIM3);
        0x08001226:    480f        .H      LDR      r0,[pc,#60] ; [0x8001264] = 0x40000400
        0x08001228:    f7fffba6    ....    BL       LL_TIM_DisableMasterSlaveMode ; 0x8000978
;;;795    
;;;796      /**TIM3 GPIO Configuration  
;;;797      PA6   ------> TIM3_CH1
;;;798      PB0   ------> TIM3_CH3 
;;;799      */
;;;800      GPIO_InitStruct.Pin = MOTOR_X_STEP_Pin;
        0x0800122c:    f2440040    D.@.    MOV      r0,#0x4040
        0x08001230:    9001        ..      STR      r0,[sp,#4]
;;;801      GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
        0x08001232:    2009        .       MOVS     r0,#9
        0x08001234:    9002        ..      STR      r0,[sp,#8]
;;;802      GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
        0x08001236:    2003        .       MOVS     r0,#3
        0x08001238:    9003        ..      STR      r0,[sp,#0xc]
;;;803      GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
        0x0800123a:    2000        .       MOVS     r0,#0
        0x0800123c:    9004        ..      STR      r0,[sp,#0x10]
;;;804      LL_GPIO_Init(MOTOR_X_STEP_GPIO_Port, &GPIO_InitStruct);
        0x0800123e:    a901        ..      ADD      r1,sp,#4
        0x08001240:    4809        .H      LDR      r0,[pc,#36] ; [0x8001268] = 0x40010800
        0x08001242:    f7fff977    ..w.    BL       LL_GPIO_Init ; 0x8000534
;;;805    
;;;806      GPIO_InitStruct.Pin = MOTOR_Z_STEP_Pin;
        0x08001246:    f2401001    @...    MOV      r0,#0x101
        0x0800124a:    9001        ..      STR      r0,[sp,#4]
;;;807      GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
        0x0800124c:    2009        .       MOVS     r0,#9
        0x0800124e:    9002        ..      STR      r0,[sp,#8]
;;;808      GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
        0x08001250:    2003        .       MOVS     r0,#3
        0x08001252:    9003        ..      STR      r0,[sp,#0xc]
;;;809      GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
        0x08001254:    2000        .       MOVS     r0,#0
        0x08001256:    9004        ..      STR      r0,[sp,#0x10]
;;;810      LL_GPIO_Init(MOTOR_Z_STEP_GPIO_Port, &GPIO_InitStruct);
        0x08001258:    a901        ..      ADD      r1,sp,#4
        0x0800125a:    4804        .H      LDR      r0,[pc,#16] ; [0x800126c] = 0x40010c00
        0x0800125c:    f7fff96a    ..j.    BL       LL_GPIO_Init ; 0x8000534
;;;811    
;;;812    }
        0x08001260:    b013        ..      ADD      sp,sp,#0x4c
        0x08001262:    bd00        ..      POP      {pc}
    $d
        0x08001264:    40000400    ...@    DCD    1073742848
        0x08001268:    40010800    ...@    DCD    1073809408
        0x0800126c:    40010c00    ...@    DCD    1073810432
    $t
    i.MX_TIM4_Init
    MX_TIM4_Init
;;;813    
;;;814    /* TIM4 init function */
;;;815    static void MX_TIM4_Init(void)
;;;816    {
        0x08001270:    b530        0.      PUSH     {r4,r5,lr}
        0x08001272:    b08b        ..      SUB      sp,sp,#0x2c
;;;817    
;;;818      LL_TIM_InitTypeDef TIM_InitStruct;
;;;819    
;;;820      LL_GPIO_InitTypeDef GPIO_InitStruct;
;;;821    
;;;822      /* Peripheral clock enable */
;;;823      LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
        0x08001274:    2004        .       MOVS     r0,#4
        0x08001276:    f7fff8eb    ....    BL       LL_APB1_GRP1_EnableClock ; 0x8000450
;;;824      
;;;825      /**TIM4 GPIO Configuration  
;;;826      PB6   ------> TIM4_CH1
;;;827      PB7   ------> TIM4_CH2
;;;828      PB8   ------> TIM4_CH3 
;;;829      */
;;;830      GPIO_InitStruct.Pin = ENC_A_Pin|ENC_B_Pin|ENC_ZERO_Pin;
        0x0800127a:    483f        ?H      LDR      r0,[pc,#252] ; [0x8001378] = 0x401c0c1
        0x0800127c:    9001        ..      STR      r0,[sp,#4]
;;;831      GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
        0x0800127e:    2008        .       MOVS     r0,#8
        0x08001280:    9002        ..      STR      r0,[sp,#8]
;;;832      GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
        0x08001282:    2001        .       MOVS     r0,#1
        0x08001284:    9005        ..      STR      r0,[sp,#0x14]
;;;833      LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
        0x08001286:    a901        ..      ADD      r1,sp,#4
        0x08001288:    483c        <H      LDR      r0,[pc,#240] ; [0x800137c] = 0x40010c00
        0x0800128a:    f7fff953    ..S.    BL       LL_GPIO_Init ; 0x8000534
;;;834    
;;;835      /* TIM4 interrupt Init */
;;;836      NVIC_SetPriority(TIM4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
        0x0800128e:    f000f8a5    ....    BL       NVIC_GetPriorityGrouping ; 0x80013dc
        0x08001292:    4605        .F      MOV      r5,r0
        0x08001294:    2200        ."      MOVS     r2,#0
        0x08001296:    4611        .F      MOV      r1,r2
        0x08001298:    f000f87f    ....    BL       NVIC_EncodePriority ; 0x800139a
        0x0800129c:    4604        .F      MOV      r4,r0
        0x0800129e:    4621        !F      MOV      r1,r4
        0x080012a0:    201e        .       MOVS     r0,#0x1e
        0x080012a2:    f000f8a3    ....    BL       NVIC_SetPriority ; 0x80013ec
;;;837      NVIC_EnableIRQ(TIM4_IRQn);
        0x080012a6:    201e        .       MOVS     r0,#0x1e
        0x080012a8:    f000f86c    ..l.    BL       NVIC_EnableIRQ ; 0x8001384
;;;838    
;;;839      TIM_InitStruct.Prescaler = 0;
        0x080012ac:    2000        .       MOVS     r0,#0
        0x080012ae:    f8ad0018    ....    STRH     r0,[sp,#0x18]
;;;840      TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
        0x080012b2:    9007        ..      STR      r0,[sp,#0x1c]
;;;841      TIM_InitStruct.Autoreload = 8;
        0x080012b4:    2008        .       MOVS     r0,#8
        0x080012b6:    9008        ..      STR      r0,[sp,#0x20]
;;;842      TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
        0x080012b8:    2000        .       MOVS     r0,#0
        0x080012ba:    9009        ..      STR      r0,[sp,#0x24]
;;;843      LL_TIM_Init(TIM4, &TIM_InitStruct);
        0x080012bc:    a906        ..      ADD      r1,sp,#0x18
        0x080012be:    4830        0H      LDR      r0,[pc,#192] ; [0x8001380] = 0x40000800
        0x080012c0:    f7fffc3c    ..<.    BL       LL_TIM_Init ; 0x8000b3c
;;;844    
;;;845      LL_TIM_DisableARRPreload(TIM4);
        0x080012c4:    482e        .H      LDR      r0,[pc,#184] ; [0x8001380] = 0x40000800
        0x080012c6:    f7fffb52    ..R.    BL       LL_TIM_DisableARRPreload ; 0x800096e
;;;846    
;;;847      LL_TIM_SetEncoderMode(TIM4, LL_TIM_ENCODERMODE_X2_TI1);
        0x080012ca:    2001        .       MOVS     r0,#1
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h
;;;2546     MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
        0x080012cc:    492c        ,I      LDR      r1,[pc,#176] ; [0x8001380] = 0x40000800
        0x080012ce:    6889        .h      LDR      r1,[r1,#8]
        0x080012d0:    f0210107    !...    BIC      r1,r1,#7
        0x080012d4:    4301        .C      ORRS     r1,r1,r0
        0x080012d6:    4a2a        *J      LDR      r2,[pc,#168] ; [0x8001380] = 0x40000800
        0x080012d8:    6091        .`      STR      r1,[r2,#8]
;;;2547   }
        0x080012da:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;849      LL_TIM_IC_SetActiveInput(TIM4, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_DIRECTTI);
        0x080012dc:    0402        ..      LSLS     r2,r0,#16
        0x080012de:    2101        .!      MOVS     r1,#1
        0x080012e0:    4827        'H      LDR      r0,[pc,#156] ; [0x8001380] = 0x40000800
        0x080012e2:    f7fffb5d    ..].    BL       LL_TIM_IC_SetActiveInput ; 0x80009a0
;;;850    
;;;851      LL_TIM_IC_SetPrescaler(TIM4, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
        0x080012e6:    2200        ."      MOVS     r2,#0
        0x080012e8:    2101        .!      MOVS     r1,#1
        0x080012ea:    4825        %H      LDR      r0,[pc,#148] ; [0x8001380] = 0x40000800
        0x080012ec:    f7fffbf0    ....    BL       LL_TIM_IC_SetPrescaler ; 0x8000ad0
;;;852    
;;;853      LL_TIM_IC_SetFilter(TIM4, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV32_N8);
        0x080012f0:    f44f0270    O.p.    MOV      r2,#0xf00000
        0x080012f4:    2101        .!      MOVS     r1,#1
        0x080012f6:    4822        "H      LDR      r0,[pc,#136] ; [0x8001380] = 0x40000800
        0x080012f8:    f7fffb88    ....    BL       LL_TIM_IC_SetFilter ; 0x8000a0c
;;;854    
;;;855      LL_TIM_IC_SetPolarity(TIM4, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_RISING);
        0x080012fc:    2200        ."      MOVS     r2,#0
        0x080012fe:    2101        .!      MOVS     r1,#1
        0x08001300:    481f        .H      LDR      r0,[pc,#124] ; [0x8001380] = 0x40000800
        0x08001302:    f7fffbb9    ....    BL       LL_TIM_IC_SetPolarity ; 0x8000a78
;;;856    
;;;857      LL_TIM_IC_SetActiveInput(TIM4, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
        0x08001306:    f44f3280    O..2    MOV      r2,#0x10000
        0x0800130a:    2110        .!      MOVS     r1,#0x10
        0x0800130c:    481c        .H      LDR      r0,[pc,#112] ; [0x8001380] = 0x40000800
        0x0800130e:    f7fffb47    ..G.    BL       LL_TIM_IC_SetActiveInput ; 0x80009a0
;;;858    
;;;859      LL_TIM_IC_SetPrescaler(TIM4, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV1);
        0x08001312:    2200        ."      MOVS     r2,#0
        0x08001314:    2110        .!      MOVS     r1,#0x10
        0x08001316:    481a        .H      LDR      r0,[pc,#104] ; [0x8001380] = 0x40000800
        0x08001318:    f7fffbda    ....    BL       LL_TIM_IC_SetPrescaler ; 0x8000ad0
;;;860    
;;;861      LL_TIM_IC_SetFilter(TIM4, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV32_N8);
        0x0800131c:    f44f0270    O.p.    MOV      r2,#0xf00000
        0x08001320:    2110        .!      MOVS     r1,#0x10
        0x08001322:    4817        .H      LDR      r0,[pc,#92] ; [0x8001380] = 0x40000800
        0x08001324:    f7fffb72    ..r.    BL       LL_TIM_IC_SetFilter ; 0x8000a0c
;;;862    
;;;863      LL_TIM_IC_SetPolarity(TIM4, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
        0x08001328:    2200        ."      MOVS     r2,#0
        0x0800132a:    2110        .!      MOVS     r1,#0x10
        0x0800132c:    4814        .H      LDR      r0,[pc,#80] ; [0x8001380] = 0x40000800
        0x0800132e:    f7fffba3    ....    BL       LL_TIM_IC_SetPolarity ; 0x8000a78
;;;864    
;;;865      LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_UPDATE);
        0x08001332:    2120         !      MOVS     r1,#0x20
        0x08001334:    4812        .H      LDR      r0,[pc,#72] ; [0x8001380] = 0x40000800
        0x08001336:    f7fffcf2    ....    BL       LL_TIM_SetTriggerOutput ; 0x8000d1e
;;;866    
;;;867      LL_TIM_EnableMasterSlaveMode(TIM4);
        0x0800133a:    4811        .H      LDR      r0,[pc,#68] ; [0x8001380] = 0x40000800
        0x0800133c:    f7fffb2b    ..+.    BL       LL_TIM_EnableMasterSlaveMode ; 0x8000996
;;;868    
;;;869      LL_TIM_IC_SetActiveInput(TIM4, LL_TIM_CHANNEL_CH3, LL_TIM_ACTIVEINPUT_DIRECTTI);
        0x08001340:    f44f3280    O..2    MOV      r2,#0x10000
        0x08001344:    1211        ..      ASRS     r1,r2,#8
        0x08001346:    480e        .H      LDR      r0,[pc,#56] ; [0x8001380] = 0x40000800
        0x08001348:    f7fffb2a    ..*.    BL       LL_TIM_IC_SetActiveInput ; 0x80009a0
;;;870    
;;;871      LL_TIM_IC_SetPrescaler(TIM4, LL_TIM_CHANNEL_CH3, LL_TIM_ICPSC_DIV1);
        0x0800134c:    2200        ."      MOVS     r2,#0
        0x0800134e:    f44f7180    O..q    MOV      r1,#0x100
        0x08001352:    480b        .H      LDR      r0,[pc,#44] ; [0x8001380] = 0x40000800
        0x08001354:    f7fffbbc    ....    BL       LL_TIM_IC_SetPrescaler ; 0x8000ad0
;;;872    
;;;873      LL_TIM_IC_SetFilter(TIM4, LL_TIM_CHANNEL_CH3, LL_TIM_IC_FILTER_FDIV32_N8);
        0x08001358:    f44f0270    O.p.    MOV      r2,#0xf00000
        0x0800135c:    f44f7180    O..q    MOV      r1,#0x100
        0x08001360:    4807        .H      LDR      r0,[pc,#28] ; [0x8001380] = 0x40000800
        0x08001362:    f7fffb53    ..S.    BL       LL_TIM_IC_SetFilter ; 0x8000a0c
;;;874    
;;;875      LL_TIM_IC_SetPolarity(TIM4, LL_TIM_CHANNEL_CH3, LL_TIM_IC_POLARITY_RISING);
        0x08001366:    2200        ."      MOVS     r2,#0
        0x08001368:    f44f7180    O..q    MOV      r1,#0x100
        0x0800136c:    4804        .H      LDR      r0,[pc,#16] ; [0x8001380] = 0x40000800
        0x0800136e:    f7fffb83    ....    BL       LL_TIM_IC_SetPolarity ; 0x8000a78
;;;876    
;;;877    }
        0x08001372:    b00b        ..      ADD      sp,sp,#0x2c
        0x08001374:    bd30        0.      POP      {r4,r5,pc}
    $d
        0x08001376:    0000        ..      DCW    0
        0x08001378:    0401c0c1    ....    DCD    67223745
        0x0800137c:    40010c00    ...@    DCD    1073810432
        0x08001380:    40000800    ...@    DCD    1073743872
    $t
    i.NVIC_EnableIRQ
    NVIC_EnableIRQ
;;; ../Drivers/CMSIS/Include/core_cm3.h
;;;1454     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
        0x08001384:    f000021f    ....    AND      r2,r0,#0x1f
        0x08001388:    2101        .!      MOVS     r1,#1
        0x0800138a:    4091        .@      LSLS     r1,r1,r2
        0x0800138c:    0942        B.      LSRS     r2,r0,#5
        0x0800138e:    0092        ..      LSLS     r2,r2,#2
        0x08001390:    f10222e0    ..."    ADD      r2,r2,#0xe000e000
        0x08001394:    f8c21100    ....    STR      r1,[r2,#0x100]
;;;1455   }
        0x08001398:    4770        pG      BX       lr
    i.NVIC_EncodePriority
    NVIC_EncodePriority
;;;1456   
;;;1457   
;;;1458   /**
;;;1459     \brief   Disable External Interrupt
;;;1460     \details Disables a device-specific interrupt in the NVIC interrupt controller.
;;;1461     \param [in]      IRQn  External interrupt number. Value cannot be negative.
;;;1462    */
;;;1463   __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
;;;1464   {
;;;1465     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
;;;1466   }
;;;1467   
;;;1468   
;;;1469   /**
;;;1470     \brief   Get Pending Interrupt
;;;1471     \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.
;;;1472     \param [in]      IRQn  Interrupt number.
;;;1473     \return             0  Interrupt status is not pending.
;;;1474     \return             1  Interrupt status is pending.
;;;1475    */
;;;1476   __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
;;;1477   {
;;;1478     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
;;;1479   }
;;;1480   
;;;1481   
;;;1482   /**
;;;1483     \brief   Set Pending Interrupt
;;;1484     \details Sets the pending bit of an external interrupt.
;;;1485     \param [in]      IRQn  Interrupt number. Value cannot be negative.
;;;1486    */
;;;1487   __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
;;;1488   {
;;;1489     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
;;;1490   }
;;;1491   
;;;1492   
;;;1493   /**
;;;1494     \brief   Clear Pending Interrupt
;;;1495     \details Clears the pending bit of an external interrupt.
;;;1496     \param [in]      IRQn  External interrupt number. Value cannot be negative.
;;;1497    */
;;;1498   __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
;;;1499   {
;;;1500     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
;;;1501   }
;;;1502   
;;;1503   
;;;1504   /**
;;;1505     \brief   Get Active Interrupt
;;;1506     \details Reads the active register in NVIC and returns the active bit.
;;;1507     \param [in]      IRQn  Interrupt number.
;;;1508     \return             0  Interrupt status is not active.
;;;1509     \return             1  Interrupt status is active.
;;;1510    */
;;;1511   __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
;;;1512   {
;;;1513     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
;;;1514   }
;;;1515   
;;;1516   
;;;1517   /**
;;;1518     \brief   Set Interrupt Priority
;;;1519     \details Sets the priority of an interrupt.
;;;1520     \note    The priority cannot be set for every core interrupt.
;;;1521     \param [in]      IRQn  Interrupt number.
;;;1522     \param [in]  priority  Priority to set.
;;;1523    */
;;;1524   __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
;;;1525   {
;;;1526     if ((int32_t)(IRQn) < 0)
;;;1527     {
;;;1528       SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
;;;1529     }
;;;1530     else
;;;1531     {
;;;1532       NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
;;;1533     }
;;;1534   }
;;;1535   
;;;1536   
;;;1537   /**
;;;1538     \brief   Get Interrupt Priority
;;;1539     \details Reads the priority of an interrupt.
;;;1540              The interrupt number can be positive to specify an external (device specific) interrupt,
;;;1541              or negative to specify an internal (core) interrupt.
;;;1542     \param [in]   IRQn  Interrupt number.
;;;1543     \return             Interrupt Priority.
;;;1544                         Value is aligned automatically to the implemented priority bits of the microcontroller.
;;;1545    */
;;;1546   __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
;;;1547   {
;;;1548   
;;;1549     if ((int32_t)(IRQn) < 0)
;;;1550     {
;;;1551       return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
;;;1552     }
;;;1553     else
;;;1554     {
;;;1555       return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
;;;1556     }
;;;1557   }
;;;1558   
;;;1559   
;;;1560   /**
;;;1561     \brief   Encode Priority
;;;1562     \details Encodes the priority for an interrupt with the given priority group,
;;;1563              preemptive priority value, and subpriority value.
;;;1564              In case of a conflict between priority grouping and available
;;;1565              priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
;;;1566     \param [in]     PriorityGroup  Used priority group.
;;;1567     \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
;;;1568     \param [in]       SubPriority  Subpriority value (starting from 0).
;;;1569     \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
;;;1570    */
;;;1571   __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
;;;1572   {
        0x0800139a:    b5f0        ..      PUSH     {r4-r7,lr}
        0x0800139c:    4603        .F      MOV      r3,r0
        0x0800139e:    460c        .F      MOV      r4,r1
;;;1573     uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
        0x080013a0:    f0030107    ....    AND      r1,r3,#7
;;;1574     uint32_t PreemptPriorityBits;
;;;1575     uint32_t SubPriorityBits;
;;;1576   
;;;1577     PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
        0x080013a4:    f1c10007    ....    RSB      r0,r1,#7
        0x080013a8:    2804        .(      CMP      r0,#4
        0x080013aa:    d901        ..      BLS      0x80013b0 ; NVIC_EncodePriority + 22
        0x080013ac:    2004        .       MOVS     r0,#4
        0x080013ae:    e001        ..      B        0x80013b4 ; NVIC_EncodePriority + 26
        0x080013b0:    f1c10007    ....    RSB      r0,r1,#7
        0x080013b4:    4606        .F      MOV      r6,r0
;;;1578     SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
        0x080013b6:    1d08        ..      ADDS     r0,r1,#4
        0x080013b8:    2807        .(      CMP      r0,#7
        0x080013ba:    d201        ..      BCS      0x80013c0 ; NVIC_EncodePriority + 38
        0x080013bc:    2000        .       MOVS     r0,#0
        0x080013be:    e000        ..      B        0x80013c2 ; NVIC_EncodePriority + 40
        0x080013c0:    1ec8        ..      SUBS     r0,r1,#3
        0x080013c2:    4605        .F      MOV      r5,r0
;;;1579   
;;;1580     return (
        0x080013c4:    2001        .       MOVS     r0,#1
        0x080013c6:    40b0        .@      LSLS     r0,r0,r6
        0x080013c8:    1e40        @.      SUBS     r0,r0,#1
        0x080013ca:    4020         @      ANDS     r0,r0,r4
        0x080013cc:    40a8        .@      LSLS     r0,r0,r5
        0x080013ce:    2701        .'      MOVS     r7,#1
        0x080013d0:    40af        .@      LSLS     r7,r7,r5
        0x080013d2:    1e7f        ..      SUBS     r7,r7,#1
        0x080013d4:    4017        .@      ANDS     r7,r7,r2
        0x080013d6:    4338        8C      ORRS     r0,r0,r7
;;;1581              ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
;;;1582              ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
;;;1583            );
;;;1584   }
        0x080013d8:    bdf0        ..      POP      {r4-r7,pc}
        0x080013da:    0000        ..      MOVS     r0,r0
    i.NVIC_GetPriorityGrouping
    NVIC_GetPriorityGrouping
;;; ../Drivers/CMSIS/Include/core_cm3.h (1443)
        0x080013dc:    4802        .H      LDR      r0,[pc,#8] ; [0x80013e8] = 0xe000ed0c
        0x080013de:    6800        .h      LDR      r0,[r0,#0]
        0x080013e0:    f3c02002    ...     UBFX     r0,r0,#8,#3
;;;1444   }
        0x080013e4:    4770        pG      BX       lr
    $d
        0x080013e6:    0000        ..      DCW    0
        0x080013e8:    e000ed0c    ....    DCD    3758157068
    $t
    i.NVIC_SetPriority
    NVIC_SetPriority
;;;1445   
;;;1446   
;;;1447   /**
;;;1448     \brief   Enable External Interrupt
;;;1449     \details Enables a device-specific interrupt in the NVIC interrupt controller.
;;;1450     \param [in]      IRQn  External interrupt number. Value cannot be negative.
;;;1451    */
;;;1452   __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
;;;1453   {
;;;1454     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
;;;1455   }
;;;1456   
;;;1457   
;;;1458   /**
;;;1459     \brief   Disable External Interrupt
;;;1460     \details Disables a device-specific interrupt in the NVIC interrupt controller.
;;;1461     \param [in]      IRQn  External interrupt number. Value cannot be negative.
;;;1462    */
;;;1463   __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
;;;1464   {
;;;1465     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
;;;1466   }
;;;1467   
;;;1468   
;;;1469   /**
;;;1470     \brief   Get Pending Interrupt
;;;1471     \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.
;;;1472     \param [in]      IRQn  Interrupt number.
;;;1473     \return             0  Interrupt status is not pending.
;;;1474     \return             1  Interrupt status is pending.
;;;1475    */
;;;1476   __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
;;;1477   {
;;;1478     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
;;;1479   }
;;;1480   
;;;1481   
;;;1482   /**
;;;1483     \brief   Set Pending Interrupt
;;;1484     \details Sets the pending bit of an external interrupt.
;;;1485     \param [in]      IRQn  Interrupt number. Value cannot be negative.
;;;1486    */
;;;1487   __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
;;;1488   {
;;;1489     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
;;;1490   }
;;;1491   
;;;1492   
;;;1493   /**
;;;1494     \brief   Clear Pending Interrupt
;;;1495     \details Clears the pending bit of an external interrupt.
;;;1496     \param [in]      IRQn  External interrupt number. Value cannot be negative.
;;;1497    */
;;;1498   __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
;;;1499   {
;;;1500     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
;;;1501   }
;;;1502   
;;;1503   
;;;1504   /**
;;;1505     \brief   Get Active Interrupt
;;;1506     \details Reads the active register in NVIC and returns the active bit.
;;;1507     \param [in]      IRQn  Interrupt number.
;;;1508     \return             0  Interrupt status is not active.
;;;1509     \return             1  Interrupt status is active.
;;;1510    */
;;;1511   __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
;;;1512   {
;;;1513     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
;;;1514   }
;;;1515   
;;;1516   
;;;1517   /**
;;;1518     \brief   Set Interrupt Priority
;;;1519     \details Sets the priority of an interrupt.
;;;1520     \note    The priority cannot be set for every core interrupt.
;;;1521     \param [in]      IRQn  Interrupt number.
;;;1522     \param [in]  priority  Priority to set.
;;;1523    */
;;;1524   __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
;;;1525   {
        0x080013ec:    b510        ..      PUSH     {r4,lr}
;;;1526     if ((int32_t)(IRQn) < 0)
        0x080013ee:    2800        .(      CMP      r0,#0
        0x080013f0:    da07        ..      BGE      0x8001402 ; NVIC_SetPriority + 22
;;;1527     {
;;;1528       SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
        0x080013f2:    070a        ..      LSLS     r2,r1,#28
        0x080013f4:    0e14        ..      LSRS     r4,r2,#24
        0x080013f6:    4a05        .J      LDR      r2,[pc,#20] ; [0x800140c] = 0xe000ed18
        0x080013f8:    f000030f    ....    AND      r3,r0,#0xf
        0x080013fc:    1f1b        ..      SUBS     r3,r3,#4
        0x080013fe:    54d4        .T      STRB     r4,[r2,r3]
        0x08001400:    e003        ..      B        0x800140a ; NVIC_SetPriority + 30
;;;1529     }
;;;1530     else
;;;1531     {
;;;1532       NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
        0x08001402:    070a        ..      LSLS     r2,r1,#28
        0x08001404:    0e13        ..      LSRS     r3,r2,#24
        0x08001406:    4a02        .J      LDR      r2,[pc,#8] ; [0x8001410] = 0xe000e400
        0x08001408:    5413        .T      STRB     r3,[r2,r0]
;;;1533     }
;;;1534   }
        0x0800140a:    bd10        ..      POP      {r4,pc}
    $d
        0x0800140c:    e000ed18    ....    DCD    3758157080
        0x08001410:    e000e400    ....    DCD    3758154752
    $t
    i.OC1Config
    OC1Config
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_tim.c
;;;766    {
        0x08001414:    b570        p.      PUSH     {r4-r6,lr}
        0x08001416:    4602        .F      MOV      r2,r0
;;;767      uint32_t tmpccmr1 = 0U;
        0x08001418:    2400        .$      MOVS     r4,#0
;;;768      uint32_t tmpccer = 0U;
        0x0800141a:    2300        .#      MOVS     r3,#0
;;;769      uint32_t tmpcr2 = 0U;
        0x0800141c:    2500        .%      MOVS     r5,#0
;;;770    
;;;771      /* Check the parameters */
;;;772      assert_param(IS_TIM_CC1_INSTANCE(TIMx));
;;;773      assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
;;;774      assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
;;;775      assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
;;;776      assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
;;;777      assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
;;;778    
;;;779      /* Disable the Channel 1: Reset the CC1E Bit */
;;;780      CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
        0x0800141e:    6a10        .j      LDR      r0,[r2,#0x20]
        0x08001420:    f0200001     ...    BIC      r0,r0,#1
        0x08001424:    6210        .b      STR      r0,[r2,#0x20]
;;;781    
;;;782      /* Get the TIMx CCER register value */
;;;783      tmpccer = LL_TIM_ReadReg(TIMx, CCER);
        0x08001426:    6a13        .j      LDR      r3,[r2,#0x20]
;;;784    
;;;785      /* Get the TIMx CR2 register value */
;;;786      tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
        0x08001428:    6855        Uh      LDR      r5,[r2,#4]
;;;787    
;;;788      /* Get the TIMx CCMR1 register value */
;;;789      tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
        0x0800142a:    6994        .i      LDR      r4,[r2,#0x18]
;;;790    
;;;791      /* Reset Capture/Compare selection Bits */
;;;792      CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
        0x0800142c:    f0240403    $...    BIC      r4,r4,#3
;;;793    
;;;794      /* Set the Output Compare Mode */
;;;795      MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
        0x08001430:    f0240070    $.p.    BIC      r0,r4,#0x70
        0x08001434:    680e        .h      LDR      r6,[r1,#0]
        0x08001436:    ea400406    @...    ORR      r4,r0,r6
;;;796    
;;;797      /* Set the Output Compare Polarity */
;;;798      MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
        0x0800143a:    f0230002    #...    BIC      r0,r3,#2
        0x0800143e:    690e        .i      LDR      r6,[r1,#0x10]
        0x08001440:    ea400306    @...    ORR      r3,r0,r6
;;;799    
;;;800      /* Set the Output State */
;;;801      MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
        0x08001444:    f0230001    #...    BIC      r0,r3,#1
        0x08001448:    684e        Nh      LDR      r6,[r1,#4]
        0x0800144a:    ea400306    @...    ORR      r3,r0,r6
;;;802    
;;;803      if (IS_TIM_BREAK_INSTANCE(TIMx))
        0x0800144e:    480f        .H      LDR      r0,[pc,#60] ; [0x800148c] = 0x40012c00
        0x08001450:    4282        .B      CMP      r2,r0
        0x08001452:    d113        ..      BNE      0x800147c ; OC1Config + 104
;;;804      {
;;;805        assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
;;;806        assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
;;;807    
;;;808        /* Set the complementary output Polarity */
;;;809        MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
        0x08001454:    f0230008    #...    BIC      r0,r3,#8
        0x08001458:    694e        Ni      LDR      r6,[r1,#0x14]
        0x0800145a:    ea400386    @...    ORR      r3,r0,r6,LSL #2
;;;810    
;;;811        /* Set the complementary output State */
;;;812        MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
        0x0800145e:    f0230004    #...    BIC      r0,r3,#4
        0x08001462:    688e        .h      LDR      r6,[r1,#8]
        0x08001464:    ea400386    @...    ORR      r3,r0,r6,LSL #2
;;;813    
;;;814        /* Set the Output Idle state */
;;;815        MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
        0x08001468:    f4257080    %..p    BIC      r0,r5,#0x100
        0x0800146c:    698e        .i      LDR      r6,[r1,#0x18]
        0x0800146e:    ea400506    @...    ORR      r5,r0,r6
;;;816    
;;;817        /* Set the complementary output Idle state */
;;;818        MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
        0x08001472:    f4257000    %..p    BIC      r0,r5,#0x200
        0x08001476:    69ce        .i      LDR      r6,[r1,#0x1c]
        0x08001478:    ea400546    @.F.    ORR      r5,r0,r6,LSL #1
;;;819      }
;;;820    
;;;821      /* Write to TIMx CR2 */
;;;822      LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
        0x0800147c:    6055        U`      STR      r5,[r2,#4]
;;;823    
;;;824      /* Write to TIMx CCMR1 */
;;;825      LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
        0x0800147e:    6194        .a      STR      r4,[r2,#0x18]
;;;826    
;;;827      /* Set the Capture Compare Register value */
;;;828      LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
        0x08001480:    68c8        .h      LDR      r0,[r1,#0xc]
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h
;;;1994     WRITE_REG(TIMx->CCR1, CompareValue);
        0x08001482:    6350        Pc      STR      r0,[r2,#0x34]
;;;1995   }
        0x08001484:    bf00        ..      NOP      
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_tim.c
;;;831      LL_TIM_WriteReg(TIMx, CCER, tmpccer);
        0x08001486:    6213        .b      STR      r3,[r2,#0x20]
;;;832    
;;;833      return SUCCESS;
        0x08001488:    2001        .       MOVS     r0,#1
;;;834    }
        0x0800148a:    bd70        p.      POP      {r4-r6,pc}
    $d
        0x0800148c:    40012c00    .,.@    DCD    1073818624
    $t
    i.OC2Config
    OC2Config
;;;835    
;;;836    /**
;;;837      * @brief  Configure the TIMx output channel 2.
;;;838      * @param  TIMx Timer Instance
;;;839      * @param  TIM_OCInitStruct pointer to the the TIMx output channel 2 configuration data structure
;;;840      * @retval An ErrorStatus enumeration value:
;;;841      *          - SUCCESS: TIMx registers are de-initialized
;;;842      *          - ERROR: not applicable
;;;843      */
;;;844    static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
;;;845    {
        0x08001490:    e92d41f0    -..A    PUSH     {r4-r8,lr}
        0x08001494:    4604        .F      MOV      r4,r0
        0x08001496:    460d        .F      MOV      r5,r1
;;;846      uint32_t tmpccmr1 = 0U;
        0x08001498:    2700        .'      MOVS     r7,#0
;;;847      uint32_t tmpccer = 0U;
        0x0800149a:    2600        .&      MOVS     r6,#0
;;;848      uint32_t tmpcr2 = 0U;
        0x0800149c:    46b0        .F      MOV      r8,r6
;;;849    
;;;850      /* Check the parameters */
;;;851      assert_param(IS_TIM_CC2_INSTANCE(TIMx));
;;;852      assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
;;;853      assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
;;;854      assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
;;;855      assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
;;;856      assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
;;;857    
;;;858      /* Disable the Channel 2: Reset the CC2E Bit */
;;;859      CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
        0x0800149e:    6a20         j      LDR      r0,[r4,#0x20]
        0x080014a0:    f0200010     ...    BIC      r0,r0,#0x10
        0x080014a4:    6220         b      STR      r0,[r4,#0x20]
;;;860    
;;;861      /* Get the TIMx CCER register value */
;;;862      tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
        0x080014a6:    6a26        &j      LDR      r6,[r4,#0x20]
;;;863    
;;;864      /* Get the TIMx CR2 register value */
;;;865      tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
        0x080014a8:    f8d48004    ....    LDR      r8,[r4,#4]
;;;866    
;;;867      /* Get the TIMx CCMR1 register value */
;;;868      tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
        0x080014ac:    69a7        .i      LDR      r7,[r4,#0x18]
;;;869    
;;;870      /* Reset Capture/Compare selection Bits */
;;;871      CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
        0x080014ae:    f4277740    '.@w    BIC      r7,r7,#0x300
;;;872    
;;;873      /* Select the Output Compare Mode */
;;;874      MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
        0x080014b2:    f42740e0    '..@    BIC      r0,r7,#0x7000
        0x080014b6:    6829        )h      LDR      r1,[r5,#0]
        0x080014b8:    ea402701    @..'    ORR      r7,r0,r1,LSL #8
;;;875    
;;;876      /* Set the Output Compare Polarity */
;;;877      MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
        0x080014bc:    f0260020    &. .    BIC      r0,r6,#0x20
        0x080014c0:    6929        )i      LDR      r1,[r5,#0x10]
        0x080014c2:    ea401601    @...    ORR      r6,r0,r1,LSL #4
;;;878    
;;;879      /* Set the Output State */
;;;880      MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
        0x080014c6:    f0260010    &...    BIC      r0,r6,#0x10
        0x080014ca:    6869        ih      LDR      r1,[r5,#4]
        0x080014cc:    ea401601    @...    ORR      r6,r0,r1,LSL #4
;;;881    
;;;882      if (IS_TIM_BREAK_INSTANCE(TIMx))
        0x080014d0:    4810        .H      LDR      r0,[pc,#64] ; [0x8001514] = 0x40012c00
        0x080014d2:    4284        .B      CMP      r4,r0
        0x080014d4:    d113        ..      BNE      0x80014fe ; OC2Config + 110
;;;883      {
;;;884        assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
;;;885        assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
;;;886    
;;;887        /* Set the complementary output Polarity */
;;;888        MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
        0x080014d6:    f0260080    &...    BIC      r0,r6,#0x80
        0x080014da:    6969        ii      LDR      r1,[r5,#0x14]
        0x080014dc:    ea401681    @...    ORR      r6,r0,r1,LSL #6
;;;889    
;;;890        /* Set the complementary output State */
;;;891        MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
        0x080014e0:    f0260040    &.@.    BIC      r0,r6,#0x40
        0x080014e4:    68a9        .h      LDR      r1,[r5,#8]
        0x080014e6:    ea401681    @...    ORR      r6,r0,r1,LSL #6
;;;892    
;;;893        /* Set the Output Idle state */
;;;894        MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
        0x080014ea:    f4286080    (..`    BIC      r0,r8,#0x400
        0x080014ee:    69a9        .i      LDR      r1,[r5,#0x18]
        0x080014f0:    ea400881    @...    ORR      r8,r0,r1,LSL #2
;;;895    
;;;896        /* Set the complementary output Idle state */
;;;897        MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
        0x080014f4:    f4286000    (..`    BIC      r0,r8,#0x800
        0x080014f8:    69e9        .i      LDR      r1,[r5,#0x1c]
        0x080014fa:    ea4008c1    @...    ORR      r8,r0,r1,LSL #3
;;;898      }
;;;899    
;;;900      /* Write to TIMx CR2 */
;;;901      LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
        0x080014fe:    f8c48004    ....    STR      r8,[r4,#4]
;;;902    
;;;903      /* Write to TIMx CCMR1 */
;;;904      LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
        0x08001502:    61a7        .a      STR      r7,[r4,#0x18]
;;;905    
;;;906      /* Set the Capture Compare Register value */
;;;907      LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
        0x08001504:    4620         F      MOV      r0,r4
        0x08001506:    68e9        .h      LDR      r1,[r5,#0xc]
        0x08001508:    f7fffbee    ....    BL       LL_TIM_OC_SetCompareCH2 ; 0x8000ce8
;;;908    
;;;909      /* Write to TIMx CCER */
;;;910      LL_TIM_WriteReg(TIMx, CCER, tmpccer);
        0x0800150c:    6226        &b      STR      r6,[r4,#0x20]
;;;911    
;;;912      return SUCCESS;
        0x0800150e:    2001        .       MOVS     r0,#1
;;;913    }
        0x08001510:    e8bd81f0    ....    POP      {r4-r8,pc}
    $d
        0x08001514:    40012c00    .,.@    DCD    1073818624
    $t
    i.OC3Config
    OC3Config
;;;914    
;;;915    /**
;;;916      * @brief  Configure the TIMx output channel 3.
;;;917      * @param  TIMx Timer Instance
;;;918      * @param  TIM_OCInitStruct pointer to the the TIMx output channel 3 configuration data structure
;;;919      * @retval An ErrorStatus enumeration value:
;;;920      *          - SUCCESS: TIMx registers are de-initialized
;;;921      *          - ERROR: not applicable
;;;922      */
;;;923    static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
;;;924    {
        0x08001518:    b570        p.      PUSH     {r4-r6,lr}
        0x0800151a:    4602        .F      MOV      r2,r0
;;;925      uint32_t tmpccmr2 = 0U;
        0x0800151c:    2400        .$      MOVS     r4,#0
;;;926      uint32_t tmpccer = 0U;
        0x0800151e:    2300        .#      MOVS     r3,#0
;;;927      uint32_t tmpcr2 = 0U;
        0x08001520:    2500        .%      MOVS     r5,#0
;;;928    
;;;929      /* Check the parameters */
;;;930      assert_param(IS_TIM_CC3_INSTANCE(TIMx));
;;;931      assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
;;;932      assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
;;;933      assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
;;;934      assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
;;;935      assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
;;;936    
;;;937      /* Disable the Channel 3: Reset the CC3E Bit */
;;;938      CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
        0x08001522:    6a10        .j      LDR      r0,[r2,#0x20]
        0x08001524:    f4207080     ..p    BIC      r0,r0,#0x100
        0x08001528:    6210        .b      STR      r0,[r2,#0x20]
;;;939    
;;;940      /* Get the TIMx CCER register value */
;;;941      tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
        0x0800152a:    6a13        .j      LDR      r3,[r2,#0x20]
;;;942    
;;;943      /* Get the TIMx CR2 register value */
;;;944      tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
        0x0800152c:    6855        Uh      LDR      r5,[r2,#4]
;;;945    
;;;946      /* Get the TIMx CCMR2 register value */
;;;947      tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
        0x0800152e:    69d4        .i      LDR      r4,[r2,#0x1c]
;;;948    
;;;949      /* Reset Capture/Compare selection Bits */
;;;950      CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
        0x08001530:    f0240403    $...    BIC      r4,r4,#3
;;;951    
;;;952      /* Select the Output Compare Mode */
;;;953      MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
        0x08001534:    f0240070    $.p.    BIC      r0,r4,#0x70
        0x08001538:    680e        .h      LDR      r6,[r1,#0]
        0x0800153a:    ea400406    @...    ORR      r4,r0,r6
;;;954    
;;;955      /* Set the Output Compare Polarity */
;;;956      MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
        0x0800153e:    f4237000    #..p    BIC      r0,r3,#0x200
        0x08001542:    690e        .i      LDR      r6,[r1,#0x10]
        0x08001544:    ea402306    @..#    ORR      r3,r0,r6,LSL #8
;;;957    
;;;958      /* Set the Output State */
;;;959      MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
        0x08001548:    f4237080    #..p    BIC      r0,r3,#0x100
        0x0800154c:    684e        Nh      LDR      r6,[r1,#4]
        0x0800154e:    ea402306    @..#    ORR      r3,r0,r6,LSL #8
;;;960    
;;;961      if (IS_TIM_BREAK_INSTANCE(TIMx))
        0x08001552:    480f        .H      LDR      r0,[pc,#60] ; [0x8001590] = 0x40012c00
        0x08001554:    4282        .B      CMP      r2,r0
        0x08001556:    d113        ..      BNE      0x8001580 ; OC3Config + 104
;;;962      {
;;;963        assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
;;;964        assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
;;;965    
;;;966        /* Set the complementary output Polarity */
;;;967        MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
        0x08001558:    f4236000    #..`    BIC      r0,r3,#0x800
        0x0800155c:    694e        Ni      LDR      r6,[r1,#0x14]
        0x0800155e:    ea402386    @..#    ORR      r3,r0,r6,LSL #10
;;;968    
;;;969        /* Set the complementary output State */
;;;970        MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
        0x08001562:    f4236080    #..`    BIC      r0,r3,#0x400
        0x08001566:    688e        .h      LDR      r6,[r1,#8]
        0x08001568:    ea402386    @..#    ORR      r3,r0,r6,LSL #10
;;;971    
;;;972        /* Set the Output Idle state */
;;;973        MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
        0x0800156c:    f4255080    %..P    BIC      r0,r5,#0x1000
        0x08001570:    698e        .i      LDR      r6,[r1,#0x18]
        0x08001572:    ea401506    @...    ORR      r5,r0,r6,LSL #4
;;;974    
;;;975        /* Set the complementary output Idle state */
;;;976        MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
        0x08001576:    f4255000    %..P    BIC      r0,r5,#0x2000
        0x0800157a:    69ce        .i      LDR      r6,[r1,#0x1c]
        0x0800157c:    ea401546    @.F.    ORR      r5,r0,r6,LSL #5
;;;977      }
;;;978    
;;;979      /* Write to TIMx CR2 */
;;;980      LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
        0x08001580:    6055        U`      STR      r5,[r2,#4]
;;;981    
;;;982      /* Write to TIMx CCMR2 */
;;;983      LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
        0x08001582:    61d4        .a      STR      r4,[r2,#0x1c]
;;;984    
;;;985      /* Set the Capture Compare Register value */
;;;986      LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
        0x08001584:    68c8        .h      LDR      r0,[r1,#0xc]
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h
;;;2022     WRITE_REG(TIMx->CCR3, CompareValue);
        0x08001586:    63d0        .c      STR      r0,[r2,#0x3c]
;;;2023   }
        0x08001588:    bf00        ..      NOP      
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_tim.c
;;;989      LL_TIM_WriteReg(TIMx, CCER, tmpccer);
        0x0800158a:    6213        .b      STR      r3,[r2,#0x20]
;;;990    
;;;991      return SUCCESS;
        0x0800158c:    2001        .       MOVS     r0,#1
;;;992    }
        0x0800158e:    bd70        p.      POP      {r4-r6,pc}
    $d
        0x08001590:    40012c00    .,.@    DCD    1073818624
    $t
    i.OC4Config
    OC4Config
;;;993    
;;;994    /**
;;;995      * @brief  Configure the TIMx output channel 4.
;;;996      * @param  TIMx Timer Instance
;;;997      * @param  TIM_OCInitStruct pointer to the the TIMx output channel 4 configuration data structure
;;;998      * @retval An ErrorStatus enumeration value:
;;;999      *          - SUCCESS: TIMx registers are de-initialized
;;;1000     *          - ERROR: not applicable
;;;1001     */
;;;1002   static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
;;;1003   {
        0x08001594:    b570        p.      PUSH     {r4-r6,lr}
        0x08001596:    4602        .F      MOV      r2,r0
;;;1004     uint32_t tmpccmr2 = 0U;
        0x08001598:    2300        .#      MOVS     r3,#0
;;;1005     uint32_t tmpccer = 0U;
        0x0800159a:    2400        .$      MOVS     r4,#0
;;;1006     uint32_t tmpcr2 = 0U;
        0x0800159c:    2500        .%      MOVS     r5,#0
;;;1007   
;;;1008     /* Check the parameters */
;;;1009     assert_param(IS_TIM_CC4_INSTANCE(TIMx));
;;;1010     assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
;;;1011     assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
;;;1012     assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
;;;1013     assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
;;;1014     assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
;;;1015   
;;;1016     /* Disable the Channel 4: Reset the CC4E Bit */
;;;1017     CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
        0x0800159e:    6a10        .j      LDR      r0,[r2,#0x20]
        0x080015a0:    f4205080     ..P    BIC      r0,r0,#0x1000
        0x080015a4:    6210        .b      STR      r0,[r2,#0x20]
;;;1018   
;;;1019     /* Get the TIMx CCER register value */
;;;1020     tmpccer = LL_TIM_ReadReg(TIMx, CCER);
        0x080015a6:    6a14        .j      LDR      r4,[r2,#0x20]
;;;1021   
;;;1022     /* Get the TIMx CR2 register value */
;;;1023     tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
        0x080015a8:    6855        Uh      LDR      r5,[r2,#4]
;;;1024   
;;;1025     /* Get the TIMx CCMR2 register value */
;;;1026     tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
        0x080015aa:    69d3        .i      LDR      r3,[r2,#0x1c]
;;;1027   
;;;1028     /* Reset Capture/Compare selection Bits */
;;;1029     CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
        0x080015ac:    f4237340    #.@s    BIC      r3,r3,#0x300
;;;1030   
;;;1031     /* Select the Output Compare Mode */
;;;1032     MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
        0x080015b0:    f42340e0    #..@    BIC      r0,r3,#0x7000
        0x080015b4:    680e        .h      LDR      r6,[r1,#0]
        0x080015b6:    ea402306    @..#    ORR      r3,r0,r6,LSL #8
;;;1033   
;;;1034     /* Set the Output Compare Polarity */
;;;1035     MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
        0x080015ba:    f4245000    $..P    BIC      r0,r4,#0x2000
        0x080015be:    690e        .i      LDR      r6,[r1,#0x10]
        0x080015c0:    ea403406    @..4    ORR      r4,r0,r6,LSL #12
;;;1036   
;;;1037     /* Set the Output State */
;;;1038     MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
        0x080015c4:    f4245080    $..P    BIC      r0,r4,#0x1000
        0x080015c8:    684e        Nh      LDR      r6,[r1,#4]
        0x080015ca:    ea403406    @..4    ORR      r4,r0,r6,LSL #12
;;;1039   
;;;1040     if (IS_TIM_BREAK_INSTANCE(TIMx))
        0x080015ce:    4808        .H      LDR      r0,[pc,#32] ; [0x80015f0] = 0x40012c00
        0x080015d0:    4282        .B      CMP      r2,r0
        0x080015d2:    d104        ..      BNE      0x80015de ; OC4Config + 74
;;;1041     {
;;;1042       assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
;;;1043       assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));
;;;1044   
;;;1045       /* Set the Output Idle state */
;;;1046       MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
        0x080015d4:    f4254080    %..@    BIC      r0,r5,#0x4000
        0x080015d8:    698e        .i      LDR      r6,[r1,#0x18]
        0x080015da:    ea401586    @...    ORR      r5,r0,r6,LSL #6
;;;1047     }
;;;1048   
;;;1049     /* Write to TIMx CR2 */
;;;1050     LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
        0x080015de:    6055        U`      STR      r5,[r2,#4]
;;;1051   
;;;1052     /* Write to TIMx CCMR2 */
;;;1053     LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
        0x080015e0:    61d3        .a      STR      r3,[r2,#0x1c]
;;;1054   
;;;1055     /* Set the Capture Compare Register value */
;;;1056     LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
        0x080015e2:    68c8        .h      LDR      r0,[r1,#0xc]
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h
;;;2036     WRITE_REG(TIMx->CCR4, CompareValue);
        0x080015e4:    6410        .d      STR      r0,[r2,#0x40]
;;;2037   }
        0x080015e6:    bf00        ..      NOP      
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_tim.c
;;;1059     LL_TIM_WriteReg(TIMx, CCER, tmpccer);
        0x080015e8:    6214        .b      STR      r4,[r2,#0x20]
;;;1060   
;;;1061     return SUCCESS;
        0x080015ea:    2001        .       MOVS     r0,#1
;;;1062   }
        0x080015ec:    bd70        p.      POP      {r4-r6,pc}
    $d
        0x080015ee:    0000        ..      DCW    0
        0x080015f0:    40012c00    .,.@    DCD    1073818624
    $t
    i.PendSV_Handler
    PendSV_Handler
;;; .\../Src/stm32f1xx_it.c
;;;109    }
        0x080015f4:    4770        pG      BX       lr
        0x080015f6:    0000        ..      MOVS     r0,r0
    i.RCC_GetHCLKClockFreq
    RCC_GetHCLKClockFreq
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_rcc.c
;;;388    {
        0x080015f8:    4601        .F      MOV      r1,r0
;;;389      /* HCLK clock frequency */
;;;390      return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
        0x080015fa:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h
;;;1116     return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
        0x080015fc:    4804        .H      LDR      r0,[pc,#16] ; [0x8001610] = 0x40021000
        0x080015fe:    6840        @h      LDR      r0,[r0,#4]
        0x08001600:    f00000f0    ....    AND      r0,r0,#0xf0
        0x08001604:    0900        ..      LSRS     r0,r0,#4
        0x08001606:    4a03        .J      LDR      r2,[pc,#12] ; [0x8001614] = 0x800294c
        0x08001608:    5c12        .\      LDRB     r2,[r2,r0]
        0x0800160a:    fa21f002    !...    LSR      r0,r1,r2
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_rcc.c
;;;391    }
        0x0800160e:    4770        pG      BX       lr
    $d
        0x08001610:    40021000    ...@    DCD    1073876992
        0x08001614:    0800294c    L)..    DCD    134228300
    $t
    i.RCC_GetPCLK1ClockFreq
    RCC_GetPCLK1ClockFreq
;;;392    
;;;393    /**
;;;394      * @brief  Return PCLK1 clock frequency
;;;395      * @param  HCLK_Frequency HCLK clock frequency
;;;396      * @retval PCLK1 clock frequency (in Hz)
;;;397      */
;;;398    uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
;;;399    {
        0x08001618:    4601        .F      MOV      r1,r0
;;;400      /* PCLK1 clock frequency */
;;;401      return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
        0x0800161a:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h
;;;1131     return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
        0x0800161c:    4805        .H      LDR      r0,[pc,#20] ; [0x8001634] = 0x40021000
        0x0800161e:    6840        @h      LDR      r0,[r0,#4]
        0x08001620:    f40060e0    ...`    AND      r0,r0,#0x700
        0x08001624:    4a04        .J      LDR      r2,[pc,#16] ; [0x8001638] = 0x800295c
        0x08001626:    eb022010    ...     ADD      r0,r2,r0,LSR #8
        0x0800162a:    7802        .x      LDRB     r2,[r0,#0]
        0x0800162c:    fa21f002    !...    LSR      r0,r1,r2
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_rcc.c
;;;402    }
        0x08001630:    4770        pG      BX       lr
    $d
        0x08001632:    0000        ..      DCW    0
        0x08001634:    40021000    ...@    DCD    1073876992
        0x08001638:    0800295c    \)..    DCD    134228316
    $t
    i.RCC_GetPCLK2ClockFreq
    RCC_GetPCLK2ClockFreq
;;;403    
;;;404    /**
;;;405      * @brief  Return PCLK2 clock frequency
;;;406      * @param  HCLK_Frequency HCLK clock frequency
;;;407      * @retval PCLK2 clock frequency (in Hz)
;;;408      */
;;;409    uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
;;;410    {
        0x0800163c:    4601        .F      MOV      r1,r0
;;;411      /* PCLK2 clock frequency */
;;;412      return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
        0x0800163e:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h
;;;1146     return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
        0x08001640:    4805        .H      LDR      r0,[pc,#20] ; [0x8001658] = 0x40021000
        0x08001642:    6840        @h      LDR      r0,[r0,#4]
        0x08001644:    f4005060    ..`P    AND      r0,r0,#0x3800
        0x08001648:    4a04        .J      LDR      r2,[pc,#16] ; [0x800165c] = 0x800295c
        0x0800164a:    eb0220d0    ...     ADD      r0,r2,r0,LSR #11
        0x0800164e:    7802        .x      LDRB     r2,[r0,#0]
        0x08001650:    fa21f002    !...    LSR      r0,r1,r2
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_rcc.c
;;;413    }
        0x08001654:    4770        pG      BX       lr
    $d
        0x08001656:    0000        ..      DCW    0
        0x08001658:    40021000    ...@    DCD    1073876992
        0x0800165c:    0800295c    \)..    DCD    134228316
    $t
    i.RCC_GetSystemClockFreq
    RCC_GetSystemClockFreq
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_rcc.c (356)
        0x08001660:    b510        ..      PUSH     {r4,lr}
;;;357      uint32_t frequency = 0U;
        0x08001662:    2400        .$      MOVS     r4,#0
;;;358    
;;;359      /* Get SYSCLK source -------------------------------------------------------*/
;;;360      switch (LL_RCC_GetSysClkSource())
        0x08001664:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h
;;;1045     return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
        0x08001666:    480b        .H      LDR      r0,[pc,#44] ; [0x8001694] = 0x40021000
        0x08001668:    6840        @h      LDR      r0,[r0,#4]
        0x0800166a:    f000000c    ....    AND      r0,r0,#0xc
        0x0800166e:    b120         .      CBZ      r0,0x800167a ; RCC_GetSystemClockFreq + 26
        0x08001670:    2804        .(      CMP      r0,#4
        0x08001672:    d004        ..      BEQ      0x800167e ; RCC_GetSystemClockFreq + 30
        0x08001674:    2808        .(      CMP      r0,#8
        0x08001676:    d108        ..      BNE      0x800168a ; RCC_GetSystemClockFreq + 42
        0x08001678:    e003        ..      B        0x8001682 ; RCC_GetSystemClockFreq + 34
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_rcc.c
;;;363          frequency = HSI_VALUE;
        0x0800167a:    4c07        .L      LDR      r4,[pc,#28] ; [0x8001698] = 0x7a1200
;;;364          break;
        0x0800167c:    e007        ..      B        0x800168e ; RCC_GetSystemClockFreq + 46
;;;365    
;;;366        case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
;;;367          frequency = HSE_VALUE;
        0x0800167e:    4c06        .L      LDR      r4,[pc,#24] ; [0x8001698] = 0x7a1200
;;;368          break;
        0x08001680:    e005        ..      B        0x800168e ; RCC_GetSystemClockFreq + 46
;;;369    
;;;370        case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
;;;371          frequency = RCC_PLL_GetFreqDomain_SYS();
        0x08001682:    f000f80b    ....    BL       RCC_PLL_GetFreqDomain_SYS ; 0x800169c
        0x08001686:    4604        .F      MOV      r4,r0
;;;372          break;
        0x08001688:    e001        ..      B        0x800168e ; RCC_GetSystemClockFreq + 46
;;;373    
;;;374        default:
;;;375          frequency = HSI_VALUE;
        0x0800168a:    4c03        .L      LDR      r4,[pc,#12] ; [0x8001698] = 0x7a1200
;;;376          break;
        0x0800168c:    bf00        ..      NOP      
        0x0800168e:    bf00        ..      NOP      
;;;377      }
;;;378    
;;;379      return frequency;
        0x08001690:    4620         F      MOV      r0,r4
;;;380    }
        0x08001692:    bd10        ..      POP      {r4,pc}
    $d
        0x08001694:    40021000    ...@    DCD    1073876992
        0x08001698:    007a1200    ..z.    DCD    8000000
    $t
    i.RCC_PLL_GetFreqDomain_SYS
    RCC_PLL_GetFreqDomain_SYS
;;;381    
;;;382    /**
;;;383      * @brief  Return HCLK clock frequency
;;;384      * @param  SYSCLK_Frequency SYSCLK clock frequency
;;;385      * @retval HCLK clock frequency (in Hz)
;;;386      */
;;;387    uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
;;;388    {
;;;389      /* HCLK clock frequency */
;;;390      return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
;;;391    }
;;;392    
;;;393    /**
;;;394      * @brief  Return PCLK1 clock frequency
;;;395      * @param  HCLK_Frequency HCLK clock frequency
;;;396      * @retval PCLK1 clock frequency (in Hz)
;;;397      */
;;;398    uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
;;;399    {
;;;400      /* PCLK1 clock frequency */
;;;401      return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
;;;402    }
;;;403    
;;;404    /**
;;;405      * @brief  Return PCLK2 clock frequency
;;;406      * @param  HCLK_Frequency HCLK clock frequency
;;;407      * @retval PCLK2 clock frequency (in Hz)
;;;408      */
;;;409    uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
;;;410    {
;;;411      /* PCLK2 clock frequency */
;;;412      return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
;;;413    }
;;;414    
;;;415    /**
;;;416      * @brief  Return PLL clock frequency used for system domain
;;;417      * @retval PLL clock frequency (in Hz)
;;;418      */
;;;419    uint32_t RCC_PLL_GetFreqDomain_SYS(void)
;;;420    {
;;;421      uint32_t pllinputfreq = 0U, pllsource = 0U;
        0x0800169c:    2100        .!      MOVS     r1,#0
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_rcc.c (421)
        0x0800169e:    2200        ."      MOVS     r2,#0
;;;422    
;;;423      /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */
;;;424    
;;;425      /* Get PLL source */
;;;426      pllsource = LL_RCC_PLL_GetMainSource();
        0x080016a0:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h
;;;1543     return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
        0x080016a2:    4811        .H      LDR      r0,[pc,#68] ; [0x80016e8] = 0x40021000
        0x080016a4:    6840        @h      LDR      r0,[r0,#4]
        0x080016a6:    f4003080    ...0    AND      r0,r0,#0x10000
        0x080016aa:    4602        .F      MOV      r2,r0
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_rcc.c
;;;428      switch (pllsource)
        0x080016ac:    b11a        ..      CBZ      r2,0x80016b6 ; RCC_PLL_GetFreqDomain_SYS + 26
        0x080016ae:    f5b23f80    ...?    CMP      r2,#0x10000
        0x080016b2:    d10c        ..      BNE      0x80016ce ; RCC_PLL_GetFreqDomain_SYS + 50
        0x080016b4:    e001        ..      B        0x80016ba ; RCC_PLL_GetFreqDomain_SYS + 30
;;;429      {
;;;430        case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
;;;431          pllinputfreq = HSI_VALUE / 2U;
        0x080016b6:    490d        .I      LDR      r1,[pc,#52] ; [0x80016ec] = 0x3d0900
;;;432          break;
        0x080016b8:    e00b        ..      B        0x80016d2 ; RCC_PLL_GetFreqDomain_SYS + 54
;;;433    
;;;434        case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
;;;435          pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
        0x080016ba:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h
;;;1605     return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE));
        0x080016bc:    480a        .H      LDR      r0,[pc,#40] ; [0x80016e8] = 0x40021000
        0x080016be:    6840        @h      LDR      r0,[r0,#4]
        0x080016c0:    f4003000    ...0    AND      r0,r0,#0x20000
        0x080016c4:    1c40        @.      ADDS     r0,r0,#1
        0x080016c6:    4b0a        .K      LDR      r3,[pc,#40] ; [0x80016f0] = 0x7a1200
        0x080016c8:    fbb3f1f0    ....    UDIV     r1,r3,r0
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_rcc.c
;;;436          break;
        0x080016cc:    e001        ..      B        0x80016d2 ; RCC_PLL_GetFreqDomain_SYS + 54
;;;437    
;;;438    #if defined(RCC_PLL2_SUPPORT)
;;;439        case LL_RCC_PLLSOURCE_PLL2:       /* PLL2 used as PLL clock source */
;;;440          pllinputfreq = RCC_PLL2_GetFreqClockFreq() / (LL_RCC_PLL_GetPrediv() + 1U);
;;;441          break;
;;;442    #endif /* RCC_PLL2_SUPPORT */
;;;443    
;;;444        default:
;;;445          pllinputfreq = HSI_VALUE / 2U;
        0x080016ce:    4907        .I      LDR      r1,[pc,#28] ; [0x80016ec] = 0x3d0900
;;;446          break;
        0x080016d0:    bf00        ..      NOP      
        0x080016d2:    bf00        ..      NOP      
;;;447      }
;;;448      return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
        0x080016d4:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h
;;;1572     return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
        0x080016d6:    4804        .H      LDR      r0,[pc,#16] ; [0x80016e8] = 0x40021000
        0x080016d8:    6840        @h      LDR      r0,[r0,#4]
        0x080016da:    f4001070    ..p.    AND      r0,r0,#0x3c0000
        0x080016de:    2302        .#      MOVS     r3,#2
        0x080016e0:    eb034090    ...@    ADD      r0,r3,r0,LSR #18
        0x080016e4:    4348        HC      MULS     r0,r1,r0
;;; .\../Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_ll_rcc.c
;;;449    }
        0x080016e6:    4770        pG      BX       lr
    $d
        0x080016e8:    40021000    ...@    DCD    1073876992
        0x080016ec:    003d0900    ..=.    DCD    4000000
        0x080016f0:    007a1200    ..z.    DCD    8000000
    $t
    i.SSD1306_Fill
    SSD1306_Fill
;;; .\..\Src\ssd1306.c
;;;125    void SSD1306_Fill(uint8_t color) {
        0x080016f4:    b510        ..      PUSH     {r4,lr}
        0x080016f6:    4604        .F      MOV      r4,r0
;;;126    	/* Set memory */
;;;127    	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, SSD1306_WIDTH * SSD1306_HEIGHT / 8);
        0x080016f8:    b90c        ..      CBNZ     r4,0x80016fe ; SSD1306_Fill + 10
        0x080016fa:    2000        .       MOVS     r0,#0
        0x080016fc:    e000        ..      B        0x8001700 ; SSD1306_Fill + 12
        0x080016fe:    20ff        .       MOVS     r0,#0xff
        0x08001700:    4602        .F      MOV      r2,r0
        0x08001702:    f44f6180    O..a    MOV      r1,#0x400
        0x08001706:    4802        .H      LDR      r0,[pc,#8] ; [0x8001710] = 0x20000008
        0x08001708:    6800        .h      LDR      r0,[r0,#0]
        0x0800170a:    f7fefd3c    ..<.    BL       __aeabi_memset ; 0x8000186
;;;128    }
        0x0800170e:    bd10        ..      POP      {r4,pc}
    $d
        0x08001710:    20000008    ...     DCD    536870920
    $t
    i.SSD1306_GotoXY
    SSD1306_GotoXY
;;;129    
;;;130    void SSD1306_DrawPixel(uint16_t x, uint16_t y, uint8_t color) {
;;;131    	if (
;;;132    		x >= SSD1306_WIDTH ||
;;;133    		y >= SSD1306_HEIGHT
;;;134    	) {
;;;135    		/* Error */
;;;136    		return;
;;;137    	}
;;;138    	
;;;139    	/* Check if pixels are inverted */
;;;140    	if (SSD1306.Inverted) {
;;;141    		color = (uint8_t)!color;
;;;142    	}
;;;143    	
;;;144    	/* Set color */
;;;145    	if (color == SSD1306_COLOR_WHITE) {
;;;146    		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
;;;147    	} else {
;;;148    		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
;;;149    	}
;;;150    }
;;;151    
;;;152    void SSD1306_GotoXY(uint16_t x, uint16_t y) {
;;;153    	/* Set write pointers */
;;;154    	SSD1306.CurrentX = x;
        0x08001714:    4a01        .J      LDR      r2,[pc,#4] ; [0x800171c] = 0x2000000c
        0x08001716:    8010        ..      STRH     r0,[r2,#0]
;;;155    	SSD1306.CurrentY = y;
        0x08001718:    8051        Q.      STRH     r1,[r2,#2]
;;;156    }
        0x0800171a:    4770        pG      BX       lr
    $d
        0x0800171c:    2000000c    ...     DCD    536870924
    $t
    i.SSD1306_Init
    SSD1306_Init
;;; .\..\Src\ssd1306.c (50)
        0x08001720:    b570        p.      PUSH     {r4-r6,lr}
        0x08001722:    4604        .F      MOV      r4,r0
;;;51     
;;;52     	hi2c_screen = hi2c;
        0x08001724:    4850        PH      LDR      r0,[pc,#320] ; [0x8001868] = 0x20000004
        0x08001726:    6004        .`      STR      r4,[r0,#0]
;;;53     	/* Init I2C */
;;;54     	ssd1306_I2C_Init();
        0x08001728:    f000ff6a    ..j.    BL       ssd1306_I2C_Init ; 0x8002600
;;;55     /* haltodo	
;;;56     	// Check if LCD connected to I2C
;;;57     	if (HAL_I2C_IsDeviceReady(hi2c_screen, SSD1306_I2C_ADDR, 5, 1000) != HAL_OK) {
;;;58     		return 0;
;;;59     	}
;;;60     	*/
;;;61     	/* A little delay */
;;;62     	uint32_t p = 2500;
        0x0800172c:    f64015c4    @...    MOV      r5,#0x9c4
;;;63     	while(p>0)
        0x08001730:    e000        ..      B        0x8001734 ; SSD1306_Init + 20
        0x08001732:    1e6d        m.      SUBS     r5,r5,#1
        0x08001734:    2d00        .-      CMP      r5,#0
        0x08001736:    d1fc        ..      BNE      0x8001732 ; SSD1306_Init + 18
;;;64     		p--;
;;;65     	
;;;66     	/* Init LCD */
;;;67     	SSD1306_WRITECOMMAND(0xAE); //display off
        0x08001738:    22ae        ."      MOVS     r2,#0xae
        0x0800173a:    2100        .!      MOVS     r1,#0
        0x0800173c:    2078        x       MOVS     r0,#0x78
        0x0800173e:    f000ff67    ..g.    BL       ssd1306_I2C_Write ; 0x8002610
;;;68     	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
        0x08001742:    2220         "      MOVS     r2,#0x20
        0x08001744:    2100        .!      MOVS     r1,#0
        0x08001746:    2078        x       MOVS     r0,#0x78
        0x08001748:    f000ff62    ..b.    BL       ssd1306_I2C_Write ; 0x8002610
;;;69     	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
        0x0800174c:    2210        ."      MOVS     r2,#0x10
        0x0800174e:    2100        .!      MOVS     r1,#0
        0x08001750:    2078        x       MOVS     r0,#0x78
        0x08001752:    f000ff5d    ..].    BL       ssd1306_I2C_Write ; 0x8002610
;;;70     	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
        0x08001756:    22b0        ."      MOVS     r2,#0xb0
        0x08001758:    2100        .!      MOVS     r1,#0
        0x0800175a:    2078        x       MOVS     r0,#0x78
        0x0800175c:    f000ff58    ..X.    BL       ssd1306_I2C_Write ; 0x8002610
;;;71     	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
        0x08001760:    22c8        ."      MOVS     r2,#0xc8
        0x08001762:    2100        .!      MOVS     r1,#0
        0x08001764:    2078        x       MOVS     r0,#0x78
        0x08001766:    f000ff53    ..S.    BL       ssd1306_I2C_Write ; 0x8002610
;;;72     	SSD1306_WRITECOMMAND(0x00); //---set low column address
        0x0800176a:    2200        ."      MOVS     r2,#0
        0x0800176c:    4611        .F      MOV      r1,r2
        0x0800176e:    2078        x       MOVS     r0,#0x78
        0x08001770:    f000ff4e    ..N.    BL       ssd1306_I2C_Write ; 0x8002610
;;;73     	SSD1306_WRITECOMMAND(0x10); //---set high column address
        0x08001774:    2210        ."      MOVS     r2,#0x10
        0x08001776:    2100        .!      MOVS     r1,#0
        0x08001778:    2078        x       MOVS     r0,#0x78
        0x0800177a:    f000ff49    ..I.    BL       ssd1306_I2C_Write ; 0x8002610
;;;74     	SSD1306_WRITECOMMAND(0x40); //--set start line address
        0x0800177e:    2240        @"      MOVS     r2,#0x40
        0x08001780:    2100        .!      MOVS     r1,#0
        0x08001782:    2078        x       MOVS     r0,#0x78
        0x08001784:    f000ff44    ..D.    BL       ssd1306_I2C_Write ; 0x8002610
;;;75     	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
        0x08001788:    2281        ."      MOVS     r2,#0x81
        0x0800178a:    2100        .!      MOVS     r1,#0
        0x0800178c:    2078        x       MOVS     r0,#0x78
        0x0800178e:    f000ff3f    ..?.    BL       ssd1306_I2C_Write ; 0x8002610
;;;76     	SSD1306_WRITECOMMAND(0xFF);
        0x08001792:    22ff        ."      MOVS     r2,#0xff
        0x08001794:    2100        .!      MOVS     r1,#0
        0x08001796:    2078        x       MOVS     r0,#0x78
        0x08001798:    f000ff3a    ..:.    BL       ssd1306_I2C_Write ; 0x8002610
;;;77     	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
        0x0800179c:    22a1        ."      MOVS     r2,#0xa1
        0x0800179e:    2100        .!      MOVS     r1,#0
        0x080017a0:    2078        x       MOVS     r0,#0x78
        0x080017a2:    f000ff35    ..5.    BL       ssd1306_I2C_Write ; 0x8002610
;;;78     	SSD1306_WRITECOMMAND(0xA6); //--set normal display
        0x080017a6:    22a6        ."      MOVS     r2,#0xa6
        0x080017a8:    2100        .!      MOVS     r1,#0
        0x080017aa:    2078        x       MOVS     r0,#0x78
        0x080017ac:    f000ff30    ..0.    BL       ssd1306_I2C_Write ; 0x8002610
;;;79     	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
        0x080017b0:    22a8        ."      MOVS     r2,#0xa8
        0x080017b2:    2100        .!      MOVS     r1,#0
        0x080017b4:    2078        x       MOVS     r0,#0x78
        0x080017b6:    f000ff2b    ..+.    BL       ssd1306_I2C_Write ; 0x8002610
;;;80     	SSD1306_WRITECOMMAND(0x3F); //
        0x080017ba:    223f        ?"      MOVS     r2,#0x3f
        0x080017bc:    2100        .!      MOVS     r1,#0
        0x080017be:    2078        x       MOVS     r0,#0x78
        0x080017c0:    f000ff26    ..&.    BL       ssd1306_I2C_Write ; 0x8002610
;;;81     	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
        0x080017c4:    22a4        ."      MOVS     r2,#0xa4
        0x080017c6:    2100        .!      MOVS     r1,#0
        0x080017c8:    2078        x       MOVS     r0,#0x78
        0x080017ca:    f000ff21    ..!.    BL       ssd1306_I2C_Write ; 0x8002610
;;;82     	SSD1306_WRITECOMMAND(0xD3); //-set display offset
        0x080017ce:    22d3        ."      MOVS     r2,#0xd3
        0x080017d0:    2100        .!      MOVS     r1,#0
        0x080017d2:    2078        x       MOVS     r0,#0x78
        0x080017d4:    f000ff1c    ....    BL       ssd1306_I2C_Write ; 0x8002610
;;;83     	SSD1306_WRITECOMMAND(0x00); //-not offset
        0x080017d8:    2200        ."      MOVS     r2,#0
        0x080017da:    4611        .F      MOV      r1,r2
        0x080017dc:    2078        x       MOVS     r0,#0x78
        0x080017de:    f000ff17    ....    BL       ssd1306_I2C_Write ; 0x8002610
;;;84     	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
        0x080017e2:    22d5        ."      MOVS     r2,#0xd5
        0x080017e4:    2100        .!      MOVS     r1,#0
        0x080017e6:    2078        x       MOVS     r0,#0x78
        0x080017e8:    f000ff12    ....    BL       ssd1306_I2C_Write ; 0x8002610
;;;85     	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
        0x080017ec:    22f0        ."      MOVS     r2,#0xf0
        0x080017ee:    2100        .!      MOVS     r1,#0
        0x080017f0:    2078        x       MOVS     r0,#0x78
        0x080017f2:    f000ff0d    ....    BL       ssd1306_I2C_Write ; 0x8002610
;;;86     	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
        0x080017f6:    22d9        ."      MOVS     r2,#0xd9
        0x080017f8:    2100        .!      MOVS     r1,#0
        0x080017fa:    2078        x       MOVS     r0,#0x78
        0x080017fc:    f000ff08    ....    BL       ssd1306_I2C_Write ; 0x8002610
;;;87     	SSD1306_WRITECOMMAND(0x22); //
        0x08001800:    2222        ""      MOVS     r2,#0x22
        0x08001802:    2100        .!      MOVS     r1,#0
        0x08001804:    2078        x       MOVS     r0,#0x78
        0x08001806:    f000ff03    ....    BL       ssd1306_I2C_Write ; 0x8002610
;;;88     	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
        0x0800180a:    22da        ."      MOVS     r2,#0xda
        0x0800180c:    2100        .!      MOVS     r1,#0
        0x0800180e:    2078        x       MOVS     r0,#0x78
        0x08001810:    f000fefe    ....    BL       ssd1306_I2C_Write ; 0x8002610
;;;89     	SSD1306_WRITECOMMAND(0x12);
        0x08001814:    2212        ."      MOVS     r2,#0x12
        0x08001816:    2100        .!      MOVS     r1,#0
        0x08001818:    2078        x       MOVS     r0,#0x78
        0x0800181a:    f000fef9    ....    BL       ssd1306_I2C_Write ; 0x8002610
;;;90     	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
        0x0800181e:    22db        ."      MOVS     r2,#0xdb
        0x08001820:    2100        .!      MOVS     r1,#0
        0x08001822:    2078        x       MOVS     r0,#0x78
        0x08001824:    f000fef4    ....    BL       ssd1306_I2C_Write ; 0x8002610
;;;91     	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
        0x08001828:    2220         "      MOVS     r2,#0x20
        0x0800182a:    2100        .!      MOVS     r1,#0
        0x0800182c:    2078        x       MOVS     r0,#0x78
        0x0800182e:    f000feef    ....    BL       ssd1306_I2C_Write ; 0x8002610
;;;92     	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
        0x08001832:    228d        ."      MOVS     r2,#0x8d
        0x08001834:    2100        .!      MOVS     r1,#0
        0x08001836:    2078        x       MOVS     r0,#0x78
        0x08001838:    f000feea    ....    BL       ssd1306_I2C_Write ; 0x8002610
;;;93     	SSD1306_WRITECOMMAND(0x14); //
        0x0800183c:    2214        ."      MOVS     r2,#0x14
        0x0800183e:    2100        .!      MOVS     r1,#0
        0x08001840:    2078        x       MOVS     r0,#0x78
        0x08001842:    f000fee5    ....    BL       ssd1306_I2C_Write ; 0x8002610
;;;94     	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
        0x08001846:    22af        ."      MOVS     r2,#0xaf
        0x08001848:    2100        .!      MOVS     r1,#0
        0x0800184a:    2078        x       MOVS     r0,#0x78
        0x0800184c:    f000fee0    ....    BL       ssd1306_I2C_Write ; 0x8002610
;;;95     	
;;;96     	/* Clear screen */
;;;97     	SSD1306_Fill(SSD1306_COLOR_BLACK);
        0x08001850:    2000        .       MOVS     r0,#0
        0x08001852:    f7ffff4f    ..O.    BL       SSD1306_Fill ; 0x80016f4
;;;98     	
;;;99     	/* Update screen */
;;;100    	SSD1306_UpdateScreen();
        0x08001856:    f000f8b5    ....    BL       SSD1306_UpdateScreen ; 0x80019c4
;;;101    	
;;;102    	/* Set default values */
;;;103    	SSD1306.CurrentX = 0;
        0x0800185a:    2000        .       MOVS     r0,#0
        0x0800185c:    4903        .I      LDR      r1,[pc,#12] ; [0x800186c] = 0x2000000c
        0x0800185e:    8008        ..      STRH     r0,[r1,#0]
;;;104    	SSD1306.CurrentY = 0;
        0x08001860:    8048        H.      STRH     r0,[r1,#2]
;;;105    	
;;;106    	/* Initialized OK */
;;;107    	SSD1306.Initialized = 1;
        0x08001862:    2001        .       MOVS     r0,#1
        0x08001864:    7148        Hq      STRB     r0,[r1,#5]
;;;108    	
;;;109    	/* Return OK */
;;;110    	return 1;
;;;111    }
        0x08001866:    bd70        p.      POP      {r4-r6,pc}
    $d
        0x08001868:    20000004    ...     DCD    536870916
        0x0800186c:    2000000c    ...     DCD    536870924
    $t
    i.SSD1306_Putc2big
    SSD1306_Putc2big
;;;112    
;;;113    void SSD1306_ToggleInvert(void) {
;;;114    	uint16_t i;
;;;115    	
;;;116    	/* Toggle invert */
;;;117    	SSD1306.Inverted = !SSD1306.Inverted;
;;;118    	
;;;119    	/* Do memory toggle */
;;;120    	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
;;;121    		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
;;;122    	}
;;;123    }
;;;124    
;;;125    void SSD1306_Fill(uint8_t color) {
;;;126    	/* Set memory */
;;;127    	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, SSD1306_WIDTH * SSD1306_HEIGHT / 8);
;;;128    }
;;;129    
;;;130    void SSD1306_DrawPixel(uint16_t x, uint16_t y, uint8_t color) {
;;;131    	if (
;;;132    		x >= SSD1306_WIDTH ||
;;;133    		y >= SSD1306_HEIGHT
;;;134    	) {
;;;135    		/* Error */
;;;136    		return;
;;;137    	}
;;;138    	
;;;139    	/* Check if pixels are inverted */
;;;140    	if (SSD1306.Inverted) {
;;;141    		color = (uint8_t)!color;
;;;142    	}
;;;143    	
;;;144    	/* Set color */
;;;145    	if (color == SSD1306_COLOR_WHITE) {
;;;146    		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
;;;147    	} else {
;;;148    		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
;;;149    	}
;;;150    }
;;;151    
;;;152    void SSD1306_GotoXY(uint16_t x, uint16_t y) {
;;;153    	/* Set write pointers */
;;;154    	SSD1306.CurrentX = x;
;;;155    	SSD1306.CurrentY = y;
;;;156    }
;;;157    
;;;158    void SSD1306_Putc2big(char ch, const FONT_INFO* Font) {
        0x08001870:    e92d43f0    -..C    PUSH     {r4-r9,lr}
        0x08001874:    4604        .F      MOV      r4,r0
;;;159    	char ch_index = ch - Font->startChar;
        0x08001876:    7848        Hx      LDRB     r0,[r1,#1]
        0x08001878:    1a20         .      SUBS     r0,r4,r0
        0x0800187a:    b2c2        ..      UXTB     r2,r0
;;;160    	uint16_t offset =  Font->charInfo[ch_index].offset;
        0x0800187c:    6848        Hh      LDR      r0,[r1,#4]
        0x0800187e:    eb000082    ....    ADD      r0,r0,r2,LSL #2
        0x08001882:    8847        G.      LDRH     r7,[r0,#2]
;;;161    	uint16_t x = SSD1306.CurrentX, y = SSD1306.CurrentY / 8;
        0x08001884:    481a        .H      LDR      r0,[pc,#104] ; [0x80018f0] = 0x2000000c
        0x08001886:    8805        ..      LDRH     r5,[r0,#0]
        0x08001888:    4603        .F      MOV      r3,r0
        0x0800188a:    8858        X.      LDRH     r0,[r3,#2]
        0x0800188c:    17c3        ..      ASRS     r3,r0,#31
        0x0800188e:    eb007353    ..Ss    ADD      r3,r0,r3,LSR #29
        0x08001892:    10de        ..      ASRS     r6,r3,#3
;;;162    	for (int h = y; h < Font->heightPages + y; h++ ){
        0x08001894:    4630        0F      MOV      r0,r6
        0x08001896:    e01b        ..      B        0x80018d0 ; SSD1306_Putc2big + 96
;;;163    		for (int w = x; w < Font->charInfo[ch_index].widthBits+x; w++ ){
        0x08001898:    462b        +F      MOV      r3,r5
        0x0800189a:    e011        ..      B        0x80018c0 ; SSD1306_Putc2big + 80
        0x0800189c:    46bc        .F      MOV      r12,r7
        0x0800189e:    f1070801    ....    ADD      r8,r7,#1
        0x080018a2:    fa1ff788    ....    UXTH     r7,r8
        0x080018a6:    f8d19008    ....    LDR      r9,[r1,#8]
        0x080018aa:    f819c00c    ....    LDRB     r12,[r9,r12]
        0x080018ae:    eb0318c0    ....    ADD      r8,r3,r0,LSL #7
        0x080018b2:    f8df9040    ..@.    LDR      r9,[pc,#64] ; [0x80018f4] = 0x20000008
        0x080018b6:    f8d99000    ....    LDR      r9,[r9,#0]
        0x080018ba:    f809c008    ....    STRB     r12,[r9,r8]
        0x080018be:    1c5b        [.      ADDS     r3,r3,#1
        0x080018c0:    f8d1c004    ....    LDR      r12,[r1,#4]
        0x080018c4:    f81cc022    ..".    LDRB     r12,[r12,r2,LSL #2]
        0x080018c8:    44ac        .D      ADD      r12,r12,r5
        0x080018ca:    459c        .E      CMP      r12,r3
        0x080018cc:    dce6        ..      BGT      0x800189c ; SSD1306_Putc2big + 44
        0x080018ce:    1c40        @.      ADDS     r0,r0,#1
        0x080018d0:    780b        .x      LDRB     r3,[r1,#0]
        0x080018d2:    4433        3D      ADD      r3,r3,r6
        0x080018d4:    4283        .B      CMP      r3,r0
        0x080018d6:    dcdf        ..      BGT      0x8001898 ; SSD1306_Putc2big + 40
;;;164    			SSD1306_Buffer[w + h * SSD1306_WIDTH] = Font->data[offset++];
;;;165    		}
;;;166    	}
;;;167    	SSD1306.CurrentX += Font->charInfo[ch_index].widthBits + 1;
        0x080018d8:    6848        Hh      LDR      r0,[r1,#4]
        0x080018da:    f8100022    ..".    LDRB     r0,[r0,r2,LSL #2]
        0x080018de:    1c40        @.      ADDS     r0,r0,#1
        0x080018e0:    4b03        .K      LDR      r3,[pc,#12] ; [0x80018f0] = 0x2000000c
        0x080018e2:    881b        ..      LDRH     r3,[r3,#0]
        0x080018e4:    4418        .D      ADD      r0,r0,r3
        0x080018e6:    4b02        .K      LDR      r3,[pc,#8] ; [0x80018f0] = 0x2000000c
        0x080018e8:    8018        ..      STRH     r0,[r3,#0]
;;;168    }
        0x080018ea:    e8bd83f0    ....    POP      {r4-r9,pc}
    $d
        0x080018ee:    0000        ..      DCW    0
        0x080018f0:    2000000c    ...     DCD    536870924
        0x080018f4:    20000008    ...     DCD    536870920
    $t
    i.SSD1306_Putc2bigInv
    SSD1306_Putc2bigInv
;;;169    
;;;170    void SSD1306_Putc2bigInv(char ch, const FONT_INFO* Font) {
        0x080018f8:    e92d43f0    -..C    PUSH     {r4-r9,lr}
        0x080018fc:    4604        .F      MOV      r4,r0
;;;171    	char ch_index = ch - Font->startChar;
        0x080018fe:    7848        Hx      LDRB     r0,[r1,#1]
        0x08001900:    1a20         .      SUBS     r0,r4,r0
        0x08001902:    b2c2        ..      UXTB     r2,r0
;;;172    	uint16_t offset =  Font->charInfo[ch_index].offset;
        0x08001904:    6848        Hh      LDR      r0,[r1,#4]
        0x08001906:    eb000082    ....    ADD      r0,r0,r2,LSL #2
        0x0800190a:    8847        G.      LDRH     r7,[r0,#2]
;;;173    	uint16_t x = SSD1306.CurrentX, y = SSD1306.CurrentY / 8;
        0x0800190c:    481e        .H      LDR      r0,[pc,#120] ; [0x8001988] = 0x2000000c
        0x0800190e:    8805        ..      LDRH     r5,[r0,#0]
        0x08001910:    4603        .F      MOV      r3,r0
        0x08001912:    8858        X.      LDRH     r0,[r3,#2]
        0x08001914:    17c3        ..      ASRS     r3,r0,#31
        0x08001916:    eb007353    ..Ss    ADD      r3,r0,r3,LSR #29
        0x0800191a:    10de        ..      ASRS     r6,r3,#3
;;;174    	for (int h = y; h < Font->heightPages + y; h++ ){
        0x0800191c:    4630        0F      MOV      r0,r6
        0x0800191e:    e023        #.      B        0x8001968 ; SSD1306_Putc2bigInv + 112
;;;175    		for (int w = x; w < Font->charInfo[ch_index].widthBits+x; w++ ){
        0x08001920:    462b        +F      MOV      r3,r5
        0x08001922:    e019        ..      B        0x8001958 ; SSD1306_Putc2bigInv + 96
        0x08001924:    46bc        .F      MOV      r12,r7
        0x08001926:    f1070801    ....    ADD      r8,r7,#1
        0x0800192a:    fa1ff788    ....    UXTH     r7,r8
        0x0800192e:    f8d19008    ....    LDR      r9,[r1,#8]
        0x08001932:    f819c00c    ....    LDRB     r12,[r9,r12]
        0x08001936:    f1bc0f00    ....    CMP      r12,#0
        0x0800193a:    d102        ..      BNE      0x8001942 ; SSD1306_Putc2bigInv + 74
        0x0800193c:    f04f0c01    O...    MOV      r12,#1
        0x08001940:    e001        ..      B        0x8001946 ; SSD1306_Putc2bigInv + 78
        0x08001942:    f04f0c00    O...    MOV      r12,#0
        0x08001946:    eb0318c0    ....    ADD      r8,r3,r0,LSL #7
        0x0800194a:    f8df9040    ..@.    LDR      r9,[pc,#64] ; [0x800198c] = 0x20000008
        0x0800194e:    f8d99000    ....    LDR      r9,[r9,#0]
        0x08001952:    f809c008    ....    STRB     r12,[r9,r8]
        0x08001956:    1c5b        [.      ADDS     r3,r3,#1
        0x08001958:    f8d1c004    ....    LDR      r12,[r1,#4]
        0x0800195c:    f81cc022    ..".    LDRB     r12,[r12,r2,LSL #2]
        0x08001960:    44ac        .D      ADD      r12,r12,r5
        0x08001962:    459c        .E      CMP      r12,r3
        0x08001964:    dcde        ..      BGT      0x8001924 ; SSD1306_Putc2bigInv + 44
        0x08001966:    1c40        @.      ADDS     r0,r0,#1
        0x08001968:    780b        .x      LDRB     r3,[r1,#0]
        0x0800196a:    4433        3D      ADD      r3,r3,r6
        0x0800196c:    4283        .B      CMP      r3,r0
        0x0800196e:    dcd7        ..      BGT      0x8001920 ; SSD1306_Putc2bigInv + 40
;;;176    			SSD1306_Buffer[w + h * SSD1306_WIDTH] = !Font->data[offset++];
;;;177    		}
;;;178    	}
;;;179    	SSD1306.CurrentX += Font->charInfo[ch_index].widthBits + 1;
        0x08001970:    6848        Hh      LDR      r0,[r1,#4]
        0x08001972:    f8100022    ..".    LDRB     r0,[r0,r2,LSL #2]
        0x08001976:    1c40        @.      ADDS     r0,r0,#1
        0x08001978:    4b03        .K      LDR      r3,[pc,#12] ; [0x8001988] = 0x2000000c
        0x0800197a:    881b        ..      LDRH     r3,[r3,#0]
        0x0800197c:    4418        .D      ADD      r0,r0,r3
        0x0800197e:    4b02        .K      LDR      r3,[pc,#8] ; [0x8001988] = 0x2000000c
        0x08001980:    8018        ..      STRH     r0,[r3,#0]
;;;180    }
        0x08001982:    e8bd83f0    ....    POP      {r4-r9,pc}
    $d
        0x08001986:    0000        ..      DCW    0
        0x08001988:    2000000c    ...     DCD    536870924
        0x0800198c:    20000008    ...     DCD    536870920
    $t
    i.SSD1306_Puts2
    SSD1306_Puts2
;;;181    
;;;182    char SSD1306_Puts2(char* str, const FONT_INFO* Font, uint8_t color) {
        0x08001990:    b570        p.      PUSH     {r4-r6,lr}
        0x08001992:    4604        .F      MOV      r4,r0
        0x08001994:    460e        .F      MOV      r6,r1
        0x08001996:    4615        .F      MOV      r5,r2
;;;183    	/* Write characters */
;;;184    	if(color){
        0x08001998:    b14d        M.      CBZ      r5,0x80019ae ; SSD1306_Puts2 + 30
;;;185    		while (*str) {
        0x0800199a:    e004        ..      B        0x80019a6 ; SSD1306_Puts2 + 22
        0x0800199c:    7820         x      LDRB     r0,[r4,#0]
        0x0800199e:    4631        1F      MOV      r1,r6
        0x080019a0:    f7ffff66    ..f.    BL       SSD1306_Putc2big ; 0x8001870
        0x080019a4:    1c64        d.      ADDS     r4,r4,#1
        0x080019a6:    7820         x      LDRB     r0,[r4,#0]
        0x080019a8:    2800        .(      CMP      r0,#0
        0x080019aa:    d1f7        ..      BNE      0x800199c ; SSD1306_Puts2 + 12
        0x080019ac:    e008        ..      B        0x80019c0 ; SSD1306_Puts2 + 48
;;;186    			/* Write character by character */
;;;187    			SSD1306_Putc2big(*str, Font);
;;;188    			str++;
;;;189    		}
;;;190    	} else {
;;;191    		while (*str) {
        0x080019ae:    e004        ..      B        0x80019ba ; SSD1306_Puts2 + 42
        0x080019b0:    7820         x      LDRB     r0,[r4,#0]
        0x080019b2:    4631        1F      MOV      r1,r6
        0x080019b4:    f7ffffa0    ....    BL       SSD1306_Putc2bigInv ; 0x80018f8
        0x080019b8:    1c64        d.      ADDS     r4,r4,#1
        0x080019ba:    7820         x      LDRB     r0,[r4,#0]
        0x080019bc:    2800        .(      CMP      r0,#0
        0x080019be:    d1f7        ..      BNE      0x80019b0 ; SSD1306_Puts2 + 32
;;;192    			/* Write character by character */
;;;193    			SSD1306_Putc2bigInv(*str, Font);
;;;194    			str++;
;;;195    		}
;;;196    	}
;;;197    
;;;198    	/* Everything OK, zero should be returned */
;;;199    	return *str;
        0x080019c0:    7820         x      LDRB     r0,[r4,#0]
;;;200    }
        0x080019c2:    bd70        p.      POP      {r4-r6,pc}
    i.SSD1306_UpdateScreen
    SSD1306_UpdateScreen
;;;201    
;;;202    char SSD1306_Putc(char ch, FontDef_t* Font, uint8_t color) {
;;;203    	uint32_t i, b, j;
;;;204    	
;;;205    	b = 0;
;;;206    	
;;;207    	for (i = 0; i < Font->FontHeight; i++) {
;;;208    		b = Font->data[(ch - 32) * Font->FontHeight + i];
;;;209    		for (j = 0; j < Font->FontWidth; j++) {
;;;210    			if ((b << j) & 0x8000) {
;;;211    				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (uint8_t) color);
;;;212    			} else {
;;;213    				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (uint8_t) !color);
;;;214    			}
;;;215    		}
;;;216    	}
;;;217    	/* Increase pointer */
;;;218    	SSD1306.CurrentX += Font->FontWidth;
;;;219    	
;;;220    	/* Return character written */
;;;221    	return ch;
;;;222    }
;;;223    
;;;224    char SSD1306_Puts(char* str, FontDef_t* Font, uint8_t color) {
;;;225    	/* Write characters */
;;;226    	while (*str) {
;;;227    		/* Write character by character */
;;;228    		if (SSD1306_Putc(*str, Font, color) != *str) {
;;;229    			/* Return error */
;;;230    			return *str;
;;;231    		}
;;;232    		
;;;233    		/* Increase string pointer */
;;;234    		str++;
;;;235    	}
;;;236    	
;;;237    	/* Everything OK, zero should be returned */
;;;238    	return *str;
;;;239    }
;;;240     
;;;241    
;;;242    void ssd1306_I2C_Init() {
;;;243    	//MX_I2C1_Init();
;;;244    //	Activate_I2C_Master();
;;;245    
;;;246    	uint32_t p = 250000;
;;;247    	while(p>0)
;;;248    		p--;
;;;249    	//HAL_I2C_DeInit(hi2c_screen);
;;;250    	//p = 250000;
;;;251    	//while(p>0)
;;;252    	//	p--;
;;;253    	//MX_I2C1_Init();
;;;254    }
;;;255    /*
;;;256    void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
;;;257    	uint8_t dt[count + 1];
;;;258    	dt[0] = reg;
;;;259    	uint8_t i;
;;;260    	for(i = 1; i <= count; i++)
;;;261    		dt[i] = data[i-1];
;;;262    //	Handle_I2C_Master(hi2c_screen, address, dt, count, 10);
;;;263    	// haltodo HAL_I2C_Master_Transmit(hi2c_screen, address, dt, count, 10);
;;;264    }
;;;265    
;;;266    
;;;267    void ssd1306_I2C_WriteMulti_DMA(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {	
;;;268    	//haltodo HAL_I2C_Master_Transmit(hi2c_screen, address, &reg, 1, 100);
;;;269    	//haltodo HAL_I2C_Master_Transmit_DMA(hi2c_screen, address, data, count);
;;;270    }
;;;271    */
;;;272    
;;;273    void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
;;;274    	uint8_t dt[2] = {reg, data};
;;;275    //	dt[0] = reg;
;;;276    //	dt[1] = data;
;;;277    	Handle_I2C_MasterDMA_IT(hi2c_screen, address, dt, 2, 10);
;;;278    //	HAL_I2C_Master_Transmit(hi2c_screen, address, dt, 2, 10);
;;;279    }
;;;280    
;;;281    void SSD1306_UpdateScreen(void) {
        0x080019c4:    b510        ..      PUSH     {r4,lr}
;;;282    	SSD1306_Buffer_all[0] = 0x40;
        0x080019c6:    2040        @       MOVS     r0,#0x40
        0x080019c8:    4903        .I      LDR      r1,[pc,#12] ; [0x80019d8] = 0x200004b8
        0x080019ca:    7008        .p      STRB     r0,[r1,#0]
;;;283    //	HAL_I2C_Master_Transmit(hi2c_screen, SSD1306_I2C_ADDR, SSD1306_Buffer_all, SSD1306_WIDTH * SSD1306_HEIGHT / 8 + 1, 100);
;;;284    	Handle_I2C_MasterDMA_IT_async(SSD1306_I2C_ADDR, SSD1306_Buffer_all, SSD1306_WIDTH * SSD1306_HEIGHT / 8 + 1);
        0x080019cc:    f2404201    @..B    MOV      r2,#0x401
        0x080019d0:    2078        x       MOVS     r0,#0x78
        0x080019d2:    f7fefcd1    ....    BL       Handle_I2C_MasterDMA_IT_async ; 0x8000378
;;;285    //	Handle_I2C_MasterDMA_IT(hi2c_screen, SSD1306_I2C_ADDR, SSD1306_Buffer_all, SSD1306_WIDTH * SSD1306_HEIGHT / 8 + 1, 100);
;;;286    //  if(LL_I2C_IsActiveFlag_SB(I2C2)) {
;;;287    
;;;288    	/* haltodo
;;;289    	if(hi2c_screen->hdmatx->State == HAL_DMA_STATE_READY)
;;;290    		HAL_I2C_Master_Transmit_DMA(hi2c_screen, SSD1306_I2C_ADDR, SSD1306_Buffer_all, SSD1306_WIDTH * SSD1306_HEIGHT / 8 + 1);
;;;291    //	HAL_I2C_Master_Transmit(hi2c_screen, SSD1306_I2C_ADDR, SSD1306_Buffer_all, SSD1306_WIDTH * SSD1306_HEIGHT / 8 + 1, 100);
;;;292    //	while(HAL_DMA_GetState(hi2c_screen->hdmatx) != HAL_DMA_STATE_READY)
;;;293    //	{
;;;294    //		HAL_Delay(1); //Change for your RTOS
;;;295    //	}
;;;296    	*/
;;;297    //	}
;;;298    }
        0x080019d6:    bd10        ..      POP      {r4,pc}
    $d
        0x080019d8:    200004b8    ...     DCD    536872120
    $t
    i.SVC_Handler
    SVC_Handler
;;; .\../Src/stm32f1xx_it.c
;;;96     }
        0x080019dc:    4770        pG      BX       lr
        0x080019de:    0000        ..      MOVS     r0,r0
    i.SysTick_Handler
    SysTick_Handler
;;;97     
;;;98     /**
;;;99     * @brief This function handles Pendable request for system service.
;;;100    */
;;;101    void PendSV_Handler(void)
;;;102    {
;;;103      /* USER CODE BEGIN PendSV_IRQn 0 */
;;;104    
;;;105      /* USER CODE END PendSV_IRQn 0 */
;;;106      /* USER CODE BEGIN PendSV_IRQn 1 */
;;;107    
;;;108      /* USER CODE END PendSV_IRQn 1 */
;;;109    }
;;;110    
;;;111    /**
;;;112    * @brief This function handles System tick timer.
;;;113    */
;;;114    void SysTick_Handler(void)
;;;115    {
;;;116      /* USER CODE BEGIN SysTick_IRQn 0 */
;;;117    
;;;118      /* USER CODE END SysTick_IRQn 0 */
;;;119      
;;;120      /* USER CODE BEGIN SysTick_IRQn 1 */
;;;121    
;;;122    /*
;;;123    #if  defined ( _SIMU )
;;;124    
;;;125    //simulate spindle
;;;126    	if(++tacho_cnt == 1800 ) {
;;;127    		tacho_debug = 1;
;;;128    		tacho_cnt = 0;
;;;129    		TIM4_IRQHandler();
;;;130    	}
;;;131    	if(++TIM4->CNT > TIM4->ARR) {
;;;132    		TIM4->CNT = 0; // overflow emulation
;;;133    		encoder = true;
;;;134    		TIM4_IRQHandler();
;;;135    	}
;;;136    #endif
;;;137    */
;;;138    //      if(auto_mode_delay > 0)
;;;139    //              auto_mode_delay--;
;;;140    	for(int a = 0; a<BT_TOTAL;a++){
        0x080019e0:    2000        .       MOVS     r0,#0
;;; .\../Src/stm32f1xx_it.c (140)
        0x080019e2:    e00e        ..      B        0x8001a02 ; SysTick_Handler + 34
        0x080019e4:    4908        .I      LDR      r1,[pc,#32] ; [0x8001a08] = 0x20000934
        0x080019e6:    eb011140    ..@.    ADD      r1,r1,r0,LSL #5
        0x080019ea:    6909        .i      LDR      r1,[r1,#0x10]
        0x080019ec:    b141        A.      CBZ      r1,0x8001a00 ; SysTick_Handler + 32
        0x080019ee:    4906        .I      LDR      r1,[pc,#24] ; [0x8001a08] = 0x20000934
        0x080019f0:    eb011140    ..@.    ADD      r1,r1,r0,LSL #5
        0x080019f4:    6909        .i      LDR      r1,[r1,#0x10]
        0x080019f6:    1c49        I.      ADDS     r1,r1,#1
        0x080019f8:    4a03        .J      LDR      r2,[pc,#12] ; [0x8001a08] = 0x20000934
        0x080019fa:    eb021240    ..@.    ADD      r2,r2,r0,LSL #5
        0x080019fe:    6111        .a      STR      r1,[r2,#0x10]
        0x08001a00:    1c40        @.      ADDS     r0,r0,#1
        0x08001a02:    2801        .(      CMP      r0,#1
        0x08001a04:    dbee        ..      BLT      0x80019e4 ; SysTick_Handler + 4
;;;141    		if( bt[a].buttons_mstick > 0 )
;;;142    			bt[a].buttons_mstick++;
;;;143    	}
;;;144      /* USER CODE END SysTick_IRQn 1 */
;;;145    }
        0x08001a06:    4770        pG      BX       lr
    $d
        0x08001a08:    20000934    4..     DCD    536873268
    $t
    i.SystemClock_Config
    SystemClock_Config
;;; .\../Src/main.c
;;;536    {
        0x08001a0c:    b570        p.      PUSH     {r4-r6,lr}
;;;537    
;;;538      LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
        0x08001a0e:    2002        .       MOVS     r0,#2
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h
;;;488      MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
        0x08001a10:    494a        JI      LDR      r1,[pc,#296] ; [0x8001b3c] = 0x40022000
        0x08001a12:    6809        .h      LDR      r1,[r1,#0]
        0x08001a14:    f0210107    !...    BIC      r1,r1,#7
        0x08001a18:    4301        .C      ORRS     r1,r1,r0
        0x08001a1a:    4a48        HJ      LDR      r2,[pc,#288] ; [0x8001b3c] = 0x40022000
        0x08001a1c:    6011        .`      STR      r1,[r2,#0]
;;;489    }
        0x08001a1e:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;540       if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_2)
        0x08001a20:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_system.h
;;;501      return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
        0x08001a22:    4610        .F      MOV      r0,r2
        0x08001a24:    6800        .h      LDR      r0,[r0,#0]
        0x08001a26:    f0000007    ....    AND      r0,r0,#7
        0x08001a2a:    2802        .(      CMP      r0,#2
        0x08001a2c:    d004        ..      BEQ      0x8001a38 ; SystemClock_Config + 44
;;; .\../Src/main.c
;;;542        Error_Handler();  
        0x08001a2e:    f240211e    @..!    MOV      r1,#0x21e
        0x08001a32:    a043        C.      ADR      r0,{pc}+0x10e ; 0x8001b40
        0x08001a34:    f000f948    ..H.    BL       _Error_Handler ; 0x8001cc8
;;;543      }
;;;544      LL_RCC_HSE_Enable();
        0x08001a38:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h
;;;792      SET_BIT(RCC->CR, RCC_CR_HSEON);
        0x08001a3a:    4845        EH      LDR      r0,[pc,#276] ; [0x8001b50] = 0x40021000
        0x08001a3c:    6800        .h      LDR      r0,[r0,#0]
        0x08001a3e:    f4403080    @..0    ORR      r0,r0,#0x10000
        0x08001a42:    4943        CI      LDR      r1,[pc,#268] ; [0x8001b50] = 0x40021000
        0x08001a44:    6008        .`      STR      r0,[r1,#0]
;;;793    }
        0x08001a46:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;547      while(LL_RCC_HSE_IsReady() != 1)
        0x08001a48:    bf00        ..      NOP      
        0x08001a4a:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h
;;;812      return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
        0x08001a4c:    4840        @H      LDR      r0,[pc,#256] ; [0x8001b50] = 0x40021000
        0x08001a4e:    6800        .h      LDR      r0,[r0,#0]
        0x08001a50:    f3c04040    ..@@    UBFX     r0,r0,#17,#1
        0x08001a54:    2800        .(      CMP      r0,#0
        0x08001a56:    d0f8        ..      BEQ      0x8001a4a ; SystemClock_Config + 62
;;; .\../Src/main.c
;;;551      LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE_DIV_1, LL_RCC_PLL_MUL_9);
        0x08001a58:    f44f3080    O..0    MOV      r0,#0x10000
        0x08001a5c:    f44f11e0    O...    MOV      r1,#0x1c0000
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h
;;;1495     MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL,
        0x08001a60:    4a3b        ;J      LDR      r2,[pc,#236] ; [0x8001b50] = 0x40021000
        0x08001a62:    6852        Rh      LDR      r2,[r2,#4]
        0x08001a64:    f422127c    ".|.    BIC      r2,r2,#0x3f0000
        0x08001a68:    f4003340    ..@3    AND      r3,r0,#0x30000
        0x08001a6c:    430b        .C      ORRS     r3,r3,r1
        0x08001a6e:    431a        .C      ORRS     r2,r2,r3
        0x08001a70:    4b37        7K      LDR      r3,[pc,#220] ; [0x8001b50] = 0x40021000
        0x08001a72:    605a        Z`      STR      r2,[r3,#4]
;;;1496                (Source & (RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE)) | PLLMul);
;;;1497   #if defined(RCC_CFGR2_PREDIV1)
;;;1498   #if defined(RCC_CFGR2_PREDIV1SRC)
;;;1499     MODIFY_REG(RCC->CFGR2, (RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC),
;;;1500                (Source & RCC_CFGR2_PREDIV1) | ((Source & (RCC_CFGR2_PREDIV1SRC << 4U)) >> 4U));
;;;1501   #else
;;;1502     MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV1, (Source & RCC_CFGR2_PREDIV1));
;;;1503   #endif /*RCC_CFGR2_PREDIV1SRC*/
;;;1504   #endif /*RCC_CFGR2_PREDIV1*/
;;;1505   }
        0x08001a74:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;553      LL_RCC_PLL_Enable();
        0x08001a76:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h
;;;1405     SET_BIT(RCC->CR, RCC_CR_PLLON);
        0x08001a78:    4618        .F      MOV      r0,r3
        0x08001a7a:    6800        .h      LDR      r0,[r0,#0]
        0x08001a7c:    f0407080    @..p    ORR      r0,r0,#0x1000000
        0x08001a80:    4619        .F      MOV      r1,r3
        0x08001a82:    6008        .`      STR      r0,[r1,#0]
;;;1406   }
        0x08001a84:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;556      while(LL_RCC_PLL_IsReady() != 1)
        0x08001a86:    bf00        ..      NOP      
        0x08001a88:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h
;;;1426     return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
        0x08001a8a:    4831        1H      LDR      r0,[pc,#196] ; [0x8001b50] = 0x40021000
        0x08001a8c:    6800        .h      LDR      r0,[r0,#0]
        0x08001a8e:    f3c06040    ..@`    UBFX     r0,r0,#25,#1
        0x08001a92:    2800        .(      CMP      r0,#0
        0x08001a94:    d0f8        ..      BEQ      0x8001a88 ; SystemClock_Config + 124
;;; .\../Src/main.c
;;;560      LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
        0x08001a96:    2000        .       MOVS     r0,#0
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h
;;;1065     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
        0x08001a98:    492d        -I      LDR      r1,[pc,#180] ; [0x8001b50] = 0x40021000
        0x08001a9a:    6849        Ih      LDR      r1,[r1,#4]
        0x08001a9c:    f02101f0    !...    BIC      r1,r1,#0xf0
        0x08001aa0:    4301        .C      ORRS     r1,r1,r0
        0x08001aa2:    4a2b        +J      LDR      r2,[pc,#172] ; [0x8001b50] = 0x40021000
        0x08001aa4:    6051        Q`      STR      r1,[r2,#4]
;;;1066   }
        0x08001aa6:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;562      LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
        0x08001aa8:    1510        ..      ASRS     r0,r2,#20
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h
;;;1081     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
        0x08001aaa:    4611        .F      MOV      r1,r2
        0x08001aac:    6849        Ih      LDR      r1,[r1,#4]
        0x08001aae:    f42161e0    !..a    BIC      r1,r1,#0x700
        0x08001ab2:    4301        .C      ORRS     r1,r1,r0
        0x08001ab4:    6051        Q`      STR      r1,[r2,#4]
;;;1082   }
        0x08001ab6:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;564      LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
        0x08001ab8:    2000        .       MOVS     r0,#0
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h
;;;1097     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
        0x08001aba:    4611        .F      MOV      r1,r2
        0x08001abc:    6849        Ih      LDR      r1,[r1,#4]
        0x08001abe:    f4215160    !.`Q    BIC      r1,r1,#0x3800
        0x08001ac2:    4301        .C      ORRS     r1,r1,r0
        0x08001ac4:    6051        Q`      STR      r1,[r2,#4]
;;;1098   }
        0x08001ac6:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;566      LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
        0x08001ac8:    2002        .       MOVS     r0,#2
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h
;;;1032     MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
        0x08001aca:    4611        .F      MOV      r1,r2
        0x08001acc:    6849        Ih      LDR      r1,[r1,#4]
        0x08001ace:    f0210103    !...    BIC      r1,r1,#3
        0x08001ad2:    4301        .C      ORRS     r1,r1,r0
        0x08001ad4:    6051        Q`      STR      r1,[r2,#4]
;;;1033   }
        0x08001ad6:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;569      while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
        0x08001ad8:    bf00        ..      NOP      
        0x08001ada:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_rcc.h
;;;1045     return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
        0x08001adc:    481c        .H      LDR      r0,[pc,#112] ; [0x8001b50] = 0x40021000
        0x08001ade:    6840        @h      LDR      r0,[r0,#4]
        0x08001ae0:    f000000c    ....    AND      r0,r0,#0xc
        0x08001ae4:    2808        .(      CMP      r0,#8
        0x08001ae6:    d1f8        ..      BNE      0x8001ada ; SystemClock_Config + 206
;;; .\../Src/main.c
;;;573      LL_Init1msTick(72000000);
        0x08001ae8:    481a        .H      LDR      r0,[pc,#104] ; [0x8001b54] = 0x44aa200
        0x08001aea:    f7fefee9    ....    BL       LL_Init1msTick ; 0x80008c0
;;;574    
;;;575      LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
        0x08001aee:    2004        .       MOVS     r0,#4
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_cortex.h
;;;262      if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
        0x08001af0:    2804        .(      CMP      r0,#4
        0x08001af2:    d108        ..      BNE      0x8001b06 ; SystemClock_Config + 250
;;;263      {
;;;264        SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
        0x08001af4:    f04f21e0    O..!    MOV      r1,#0xe000e000
        0x08001af8:    6909        .i      LDR      r1,[r1,#0x10]
        0x08001afa:    f0410104    A...    ORR      r1,r1,#4
        0x08001afe:    f04f22e0    O.."    MOV      r2,#0xe000e000
        0x08001b02:    6111        .a      STR      r1,[r2,#0x10]
        0x08001b04:    e007        ..      B        0x8001b16 ; SystemClock_Config + 266
;;;265      }
;;;266      else
;;;267      {
;;;268        CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
        0x08001b06:    f04f21e0    O..!    MOV      r1,#0xe000e000
        0x08001b0a:    6909        .i      LDR      r1,[r1,#0x10]
        0x08001b0c:    f0210104    !...    BIC      r1,r1,#4
        0x08001b10:    f04f22e0    O.."    MOV      r2,#0xe000e000
        0x08001b14:    6111        .a      STR      r1,[r2,#0x10]
;;;269      }
;;;270    }
        0x08001b16:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;577      LL_SetSystemCoreClock(72000000);
        0x08001b18:    480e        .H      LDR      r0,[pc,#56] ; [0x8001b54] = 0x44aa200
        0x08001b1a:    f7fefef1    ....    BL       LL_SetSystemCoreClock ; 0x8000900
;;;578    
;;;579      /* SysTick_IRQn interrupt configuration */
;;;580      NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
        0x08001b1e:    f7fffc5d    ..].    BL       NVIC_GetPriorityGrouping ; 0x80013dc
        0x08001b22:    4605        .F      MOV      r5,r0
        0x08001b24:    2200        ."      MOVS     r2,#0
        0x08001b26:    4611        .F      MOV      r1,r2
        0x08001b28:    f7fffc37    ..7.    BL       NVIC_EncodePriority ; 0x800139a
        0x08001b2c:    4604        .F      MOV      r4,r0
        0x08001b2e:    4621        !F      MOV      r1,r4
        0x08001b30:    f04f30ff    O..0    MOV      r0,#0xffffffff
        0x08001b34:    f7fffc5a    ..Z.    BL       NVIC_SetPriority ; 0x80013ec
;;;581    }
        0x08001b38:    bd70        p.      POP      {r4-r6,pc}
    $d
        0x08001b3a:    0000        ..      DCW    0
        0x08001b3c:    40022000    . .@    DCD    1073881088
        0x08001b40:    532f2e2e    ../S    DCD    1395600942
        0x08001b44:    6d2f6372    rc/m    DCD    1831822194
        0x08001b48:    2e6e6961    ain.    DCD    778987873
        0x08001b4c:    00000063    c...    DCD    99
        0x08001b50:    40021000    ...@    DCD    1073876992
        0x08001b54:    044aa200    ..J.    DCD    72000000
    $t
    i.SystemInit
    SystemInit
;;; .\..//Src/system_stm32f1xx.c
;;;179      RCC->CR |= (uint32_t)0x00000001;
        0x08001b58:    4811        .H      LDR      r0,[pc,#68] ; [0x8001ba0] = 0x40021000
        0x08001b5a:    6800        .h      LDR      r0,[r0,#0]
        0x08001b5c:    f0400001    @...    ORR      r0,r0,#1
        0x08001b60:    490f        .I      LDR      r1,[pc,#60] ; [0x8001ba0] = 0x40021000
        0x08001b62:    6008        .`      STR      r0,[r1,#0]
;;;180    
;;;181      /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
;;;182    #if !defined(STM32F105xC) && !defined(STM32F107xC)
;;;183      RCC->CFGR &= (uint32_t)0xF8FF0000;
        0x08001b64:    4608        .F      MOV      r0,r1
        0x08001b66:    6840        @h      LDR      r0,[r0,#4]
        0x08001b68:    490e        .I      LDR      r1,[pc,#56] ; [0x8001ba4] = 0xf8ff0000
        0x08001b6a:    4008        .@      ANDS     r0,r0,r1
        0x08001b6c:    490c        .I      LDR      r1,[pc,#48] ; [0x8001ba0] = 0x40021000
        0x08001b6e:    6048        H`      STR      r0,[r1,#4]
;;;184    #else
;;;185      RCC->CFGR &= (uint32_t)0xF0FF0000;
;;;186    #endif /* STM32F105xC */   
;;;187      
;;;188      /* Reset HSEON, CSSON and PLLON bits */
;;;189      RCC->CR &= (uint32_t)0xFEF6FFFF;
        0x08001b70:    4608        .F      MOV      r0,r1
        0x08001b72:    6800        .h      LDR      r0,[r0,#0]
        0x08001b74:    490c        .I      LDR      r1,[pc,#48] ; [0x8001ba8] = 0xfef6ffff
        0x08001b76:    4008        .@      ANDS     r0,r0,r1
        0x08001b78:    4909        .I      LDR      r1,[pc,#36] ; [0x8001ba0] = 0x40021000
        0x08001b7a:    6008        .`      STR      r0,[r1,#0]
;;;190    
;;;191      /* Reset HSEBYP bit */
;;;192      RCC->CR &= (uint32_t)0xFFFBFFFF;
        0x08001b7c:    4608        .F      MOV      r0,r1
        0x08001b7e:    6800        .h      LDR      r0,[r0,#0]
        0x08001b80:    f4202080     ..     BIC      r0,r0,#0x40000
        0x08001b84:    6008        .`      STR      r0,[r1,#0]
;;;193    
;;;194      /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
;;;195      RCC->CFGR &= (uint32_t)0xFF80FFFF;
        0x08001b86:    4608        .F      MOV      r0,r1
        0x08001b88:    6840        @h      LDR      r0,[r0,#4]
        0x08001b8a:    f42000fe     ...    BIC      r0,r0,#0x7f0000
        0x08001b8e:    6048        H`      STR      r0,[r1,#4]
;;;196    
;;;197    #if defined(STM32F105xC) || defined(STM32F107xC)
;;;198      /* Reset PLL2ON and PLL3ON bits */
;;;199      RCC->CR &= (uint32_t)0xEBFFFFFF;
;;;200    
;;;201      /* Disable all interrupts and clear pending bits  */
;;;202      RCC->CIR = 0x00FF0000;
;;;203    
;;;204      /* Reset CFGR2 register */
;;;205      RCC->CFGR2 = 0x00000000;
;;;206    #elif defined(STM32F100xB) || defined(STM32F100xE)
;;;207      /* Disable all interrupts and clear pending bits  */
;;;208      RCC->CIR = 0x009F0000;
;;;209    
;;;210      /* Reset CFGR2 register */
;;;211      RCC->CFGR2 = 0x00000000;      
;;;212    #else
;;;213      /* Disable all interrupts and clear pending bits  */
;;;214      RCC->CIR = 0x009F0000;
        0x08001b90:    f44f001f    O...    MOV      r0,#0x9f0000
        0x08001b94:    6088        .`      STR      r0,[r1,#8]
;;;215    #endif /* STM32F105xC */
;;;216        
;;;217    #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) || defined(STM32F103xG)
;;;218      #ifdef DATA_IN_ExtSRAM
;;;219        SystemInit_ExtMemCtl(); 
;;;220      #endif /* DATA_IN_ExtSRAM */
;;;221    #endif 
;;;222    
;;;223    #ifdef VECT_TAB_SRAM
;;;224      SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
;;;225    #else
;;;226      SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
        0x08001b96:    03c8        ..      LSLS     r0,r1,#15
        0x08001b98:    4904        .I      LDR      r1,[pc,#16] ; [0x8001bac] = 0xe000ed08
        0x08001b9a:    6008        .`      STR      r0,[r1,#0]
;;;227    #endif 
;;;228    }
        0x08001b9c:    4770        pG      BX       lr
    $d
        0x08001b9e:    0000        ..      DCW    0
        0x08001ba0:    40021000    ...@    DCD    1073876992
        0x08001ba4:    f8ff0000    ....    DCD    4177461248
        0x08001ba8:    fef6ffff    ....    DCD    4277600255
        0x08001bac:    e000ed08    ....    DCD    3758157064
    $t
    i.TIM1_UP_IRQHandler
    TIM1_UP_IRQHandler
;;; .\../Src/stm32f1xx_it.c
;;;182    {
        0x08001bb0:    b510        ..      PUSH     {r4,lr}
;;;183      /* USER CODE BEGIN TIM1_UP_IRQn 0 */
;;;184    
;;;185      /* USER CODE END TIM1_UP_IRQn 0 */
;;;186      /* USER CODE BEGIN TIM1_UP_IRQn 1 */
;;;187      if(LL_TIM_IsActiveFlag_UPDATE(TIM1) == 1)
        0x08001bb2:    4806        .H      LDR      r0,[pc,#24] ; [0x8001bcc] = 0x40012c00
        0x08001bb4:    f7fff804    ....    BL       LL_TIM_IsActiveFlag_UPDATE ; 0x8000bc0
        0x08001bb8:    2801        .(      CMP      r0,#1
        0x08001bba:    d105        ..      BNE      0x8001bc8 ; TIM1_UP_IRQHandler + 24
;;;188      {
;;;189        /* Clear the update interrupt flag*/
;;;190        LL_TIM_ClearFlag_UPDATE(TIM1);
        0x08001bbc:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h
;;;2929     WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
        0x08001bbe:    1ec0        ..      SUBS     r0,r0,#3
        0x08001bc0:    4902        .I      LDR      r1,[pc,#8] ; [0x8001bcc] = 0x40012c00
        0x08001bc2:    6108        .a      STR      r0,[r1,#0x10]
;;;2930   }
        0x08001bc4:    bf00        ..      NOP      
        0x08001bc6:    bf00        ..      NOP      
;;; .\../Src/stm32f1xx_it.c
;;;194    }
        0x08001bc8:    bd10        ..      POP      {r4,pc}
    $d
        0x08001bca:    0000        ..      DCW    0
        0x08001bcc:    40012c00    .,.@    DCD    1073818624
    $t
    i.TIM2_IRQHandler
    TIM2_IRQHandler
;;;195    
;;;196    /**
;;;197    * @brief This function handles TIM2 global interrupt.
;;;198    */
;;;199    void TIM2_IRQHandler(void)
;;;200    {
        0x08001bd0:    b510        ..      PUSH     {r4,lr}
;;;201      /* USER CODE BEGIN TIM2_IRQn 0 */
;;;202    // prescaler=((((speed=72000000)/((period=20000)/(1/hz=1)))+0,5)-1)
;;;203    //	if ( async_z == 1) {
;;;204    	if ( state.async_z == 1) {
        0x08001bd2:    480f        .H      LDR      r0,[pc,#60] ; [0x8001c10] = 0x20000054
        0x08001bd4:    6840        @h      LDR      r0,[r0,#4]
        0x08001bd6:    2801        .(      CMP      r0,#1
        0x08001bd8:    d10c        ..      BNE      0x8001bf4 ; TIM2_IRQHandler + 36
;;;205    //		state.f_encoder = encoder;
;;;206    //		state.f_tacho = t4sr[TIM_SR_CC3IF_Pos];
;;;207    //		LED_GPIO_Port->BSRR = LED_Pin;   // led off
;;;208    //		LED_GPIO_Port->BRR = LED_Pin;
;;;209    //    HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
;;;210    //    LL_GPIO_TogglePin( LED_GPIO_Port, LED_Pin);
;;;211    
;;;212    		state.function(&state);
        0x08001bda:    480d        .H      LDR      r0,[pc,#52] ; [0x8001c10] = 0x20000054
        0x08001bdc:    6801        .h      LDR      r1,[r0,#0]
        0x08001bde:    4788        .G      BLX      r1
;;;213    
;;;214    		TIM2->ARR = state.z_period;
        0x08001be0:    480b        .H      LDR      r0,[pc,#44] ; [0x8001c10] = 0x20000054
        0x08001be2:    7b00        .{      LDRB     r0,[r0,#0xc]
        0x08001be4:    f04f4180    O..A    MOV      r1,#0x40000000
        0x08001be8:    62c8        .b      STR      r0,[r1,#0x2c]
;;;215    		TIM2->EGR |= TIM_EGR_UG;
        0x08001bea:    4608        .F      MOV      r0,r1
        0x08001bec:    6940        @i      LDR      r0,[r0,#0x14]
        0x08001bee:    f0400001    @...    ORR      r0,r0,#1
        0x08001bf2:    6148        Ha      STR      r0,[r1,#0x14]
;;;216    
;;;217    //		text_buffer[tbc++] = TIM2->ARR;
;;;218    	}
;;;219    
;;;220      /* USER CODE END TIM2_IRQn 0 */
;;;221      /* USER CODE BEGIN TIM2_IRQn 1 */
;;;222      /* Check whether update interrupt is pending */
;;;223      if(LL_TIM_IsActiveFlag_UPDATE(TIM2) == 1)
        0x08001bf4:    f04f4080    O..@    MOV      r0,#0x40000000
        0x08001bf8:    f7feffe2    ....    BL       LL_TIM_IsActiveFlag_UPDATE ; 0x8000bc0
        0x08001bfc:    2801        .(      CMP      r0,#1
        0x08001bfe:    d106        ..      BNE      0x8001c0e ; TIM2_IRQHandler + 62
;;;224      {
;;;225        /* Clear the update interrupt flag*/
;;;226        LL_TIM_ClearFlag_UPDATE(TIM2);
        0x08001c00:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h
;;;2929     WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
        0x08001c02:    1ec0        ..      SUBS     r0,r0,#3
        0x08001c04:    f04f4180    O..A    MOV      r1,#0x40000000
        0x08001c08:    6108        .a      STR      r0,[r1,#0x10]
;;;2930   }
        0x08001c0a:    bf00        ..      NOP      
        0x08001c0c:    bf00        ..      NOP      
;;; .\../Src/stm32f1xx_it.c
;;;229    }
        0x08001c0e:    bd10        ..      POP      {r4,pc}
    $d
        0x08001c10:    20000054    T..     DCD    536870996
    $t
    i.TIM4_IRQHandler
    TIM4_IRQHandler
;;;230    
;;;231    /**
;;;232    * @brief This function handles TIM4 global interrupt.
;;;233    */
;;;234    void TIM4_IRQHandler(void)
;;;235    {
        0x08001c14:    b510        ..      PUSH     {r4,lr}
;;;236      /* USER CODE BEGIN TIM4_IRQn 0 */
;;;237    //	_Bool dir = t4cr1[TIM_CR1_DIR_Pos];
;;;238    //	if(t4sr[TIM_SR_CC3IF_Pos]){
;;;239    //		do_fsm_wait_tacho(&state);
;;;240    //	}
;;;241    	if (state.sync == true) {
        0x08001c16:    480d        .H      LDR      r0,[pc,#52] ; [0x8001c4c] = 0x20000054
        0x08001c18:    7c00        .|      LDRB     r0,[r0,#0x10]
        0x08001c1a:    2801        .(      CMP      r0,#1
        0x08001c1c:    d112        ..      BNE      0x8001c44 ; TIM4_IRQHandler + 48
;;;242    		state.spindle_dir = t4cr1[TIM_CR1_DIR_Pos];
        0x08001c1e:    480c        .H      LDR      r0,[pc,#48] ; [0x8001c50] = 0x42010000
        0x08001c20:    6900        .i      LDR      r0,[r0,#0x10]
        0x08001c22:    b108        ..      CBZ      r0,0x8001c28 ; TIM4_IRQHandler + 20
        0x08001c24:    2001        .       MOVS     r0,#1
        0x08001c26:    e000        ..      B        0x8001c2a ; TIM4_IRQHandler + 22
        0x08001c28:    2000        .       MOVS     r0,#0
        0x08001c2a:    4908        .I      LDR      r1,[pc,#32] ; [0x8001c4c] = 0x20000054
        0x08001c2c:    73c8        .s      STRB     r0,[r1,#0xf]
;;;243    //		state.f_encoder = encoder;
;;;244    		state.f_tacho = t4sr[TIM_SR_CC3IF_Pos];
        0x08001c2e:    4809        .H      LDR      r0,[pc,#36] ; [0x8001c54] = 0x4201020c
        0x08001c30:    6800        .h      LDR      r0,[r0,#0]
        0x08001c32:    b108        ..      CBZ      r0,0x8001c38 ; TIM4_IRQHandler + 36
        0x08001c34:    2001        .       MOVS     r0,#1
        0x08001c36:    e000        ..      B        0x8001c3a ; TIM4_IRQHandler + 38
        0x08001c38:    2000        .       MOVS     r0,#0
        0x08001c3a:    4904        .I      LDR      r1,[pc,#16] ; [0x8001c4c] = 0x20000054
        0x08001c3c:    7388        .s      STRB     r0,[r1,#0xe]
;;;245    		state.function(&state);
        0x08001c3e:    4608        .F      MOV      r0,r1
        0x08001c40:    6801        .h      LDR      r1,[r0,#0]
        0x08001c42:    4788        .G      BLX      r1
;;;246    	}
;;;247    //	TIM4->SR &= ~TIM_SR_UIF; //   . 
;;;248    
;;;249      /* USER CODE END TIM4_IRQn 0 */
;;;250      /* USER CODE BEGIN TIM4_IRQn 1 */
;;;251      /* Check whether update interrupt is pending */
;;;252    //	if(LL_TIM_IsActiveFlag_CC2OVR(TIM4) == 1){
;;;253    //		TIM4->SR = 0;
;;;254    //	}
;;;255    	TIM4->SR = 0;
        0x08001c44:    2000        .       MOVS     r0,#0
        0x08001c46:    4904        .I      LDR      r1,[pc,#16] ; [0x8001c58] = 0x40000810
        0x08001c48:    6008        .`      STR      r0,[r1,#0]
;;;256    /*
;;;257    	if(LL_TIM_IsActiveFlag_CC2(TIM4) == 1)
;;;258        LL_TIM_ClearFlag_CC2(TIM4);
;;;259    	if(LL_TIM_IsActiveFlag_CC3(TIM4) == 1)
;;;260        LL_TIM_ClearFlag_CC3(TIM4);
;;;261    	if(LL_TIM_IsActiveFlag_UPDATE(TIM4) == 1)
;;;262      {
;;;263        LL_TIM_ClearFlag_UPDATE(TIM4); //Clear the update interrupt flag
;;;264      }
;;;265    */
;;;266      /* USER CODE END TIM4_IRQn 1 */
;;;267    }
        0x08001c4a:    bd10        ..      POP      {r4,pc}
    $d
        0x08001c4c:    20000054    T..     DCD    536870996
        0x08001c50:    42010000    ...B    DCD    1107361792
        0x08001c54:    4201020c    ...B    DCD    1107362316
        0x08001c58:    40000810    ...@    DCD    1073743888
    $t
    i.Transfer_Complete_Callback
    Transfer_Complete_Callback
;;; .\..\Src\i2c_interface.c
;;;321    {
        0x08001c5c:    b510        ..      PUSH     {r4,lr}
;;;322      /* Generate Stop condition */
;;;323    	while(!LL_I2C_IsActiveFlag_BTF(I2C2))
        0x08001c5e:    bf00        ..      NOP      
        0x08001c60:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_i2c.h
;;;1160     return (READ_BIT(I2Cx->SR1, I2C_SR1_BTF) == (I2C_SR1_BTF));
        0x08001c62:    480f        .H      LDR      r0,[pc,#60] ; [0x8001ca0] = 0x40005800
        0x08001c64:    6940        @i      LDR      r0,[r0,#0x14]
        0x08001c66:    f3c00080    ....    UBFX     r0,r0,#2,#1
        0x08001c6a:    2800        .(      CMP      r0,#0
        0x08001c6c:    d0f8        ..      BEQ      0x8001c60 ; Transfer_Complete_Callback + 4
;;; .\..\Src\i2c_interface.c
;;;326      LL_I2C_GenerateStopCondition(I2C2);
        0x08001c6e:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_i2c.h
;;;1596     SET_BIT(I2Cx->CR1, I2C_CR1_STOP);
        0x08001c70:    480b        .H      LDR      r0,[pc,#44] ; [0x8001ca0] = 0x40005800
        0x08001c72:    6800        .h      LDR      r0,[r0,#0]
        0x08001c74:    f4407000    @..p    ORR      r0,r0,#0x200
        0x08001c78:    4909        .I      LDR      r1,[pc,#36] ; [0x8001ca0] = 0x40005800
        0x08001c7a:    6008        .`      STR      r0,[r1,#0]
;;;1597   }
        0x08001c7c:    bf00        ..      NOP      
;;; .\..\Src\i2c_interface.c
;;;327      LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_4);
        0x08001c7e:    4809        .H      LDR      r0,[pc,#36] ; [0x8001ca4] = 0x40020000
        0x08001c80:    2104        .!      MOVS     r1,#4
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_dma.h
;;;491      CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
        0x08001c82:    1e4a        J.      SUBS     r2,r1,#1
        0x08001c84:    4b08        .K      LDR      r3,[pc,#32] ; [0x8001ca8] = 0x8003ac8
        0x08001c86:    5c9a        .\      LDRB     r2,[r3,r2]
        0x08001c88:    5882        .X      LDR      r2,[r0,r2]
        0x08001c8a:    f0220301    "...    BIC      r3,r2,#1
        0x08001c8e:    1e4a        J.      SUBS     r2,r1,#1
        0x08001c90:    4c05        .L      LDR      r4,[pc,#20] ; [0x8001ca8] = 0x8003ac8
        0x08001c92:    5ca2        .\      LDRB     r2,[r4,r2]
        0x08001c94:    5083        .P      STR      r3,[r0,r2]
;;;492    }
        0x08001c96:    bf00        ..      NOP      
;;; .\..\Src\i2c_interface.c
;;;329      ubTransferComplete = 1;
        0x08001c98:    2001        .       MOVS     r0,#1
        0x08001c9a:    4904        .I      LDR      r1,[pc,#16] ; [0x8001cac] = 0x20000027
        0x08001c9c:    7008        .p      STRB     r0,[r1,#0]
;;;330    }
        0x08001c9e:    bd10        ..      POP      {r4,pc}
    $d
        0x08001ca0:    40005800    .X.@    DCD    1073764352
        0x08001ca4:    40020000    ...@    DCD    1073872896
        0x08001ca8:    08003ac8    .:..    DCD    134232776
        0x08001cac:    20000027    '..     DCD    536870951
    $t
    i.Transfer_Error_Callback
    Transfer_Error_Callback
;;;331    
;;;332    /**
;;;333      * @brief  DMA transfer error callback
;;;334      * @note   This function is executed when the transfer error interrupt
;;;335      *         is generated during DMA transfer
;;;336      * @retval None
;;;337      */
;;;338    void Transfer_Error_Callback()
;;;339    {
;;;340      /* Disable DMA1_Channel4_IRQn */
;;;341      NVIC_DisableIRQ(DMA1_Channel4_IRQn);
        0x08001cb0:    200e        .       MOVS     r0,#0xe
;;; ../Drivers/CMSIS/Include/core_cm3.h
;;;1465     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
        0x08001cb2:    2101        .!      MOVS     r1,#1
        0x08001cb4:    4081        .@      LSLS     r1,r1,r0
        0x08001cb6:    4a03        .J      LDR      r2,[pc,#12] ; [0x8001cc4] = 0xe000e180
        0x08001cb8:    0943        C.      LSRS     r3,r0,#5
        0x08001cba:    f8421023    B.#.    STR      r1,[r2,r3,LSL #2]
;;;1466   }
        0x08001cbe:    bf00        ..      NOP      
;;; .\..\Src\i2c_interface.c
;;;343      while(1){};
        0x08001cc0:    bf00        ..      NOP      
;;; .\..\Src\i2c_interface.c (343)
        0x08001cc2:    e7fe        ..      B        0x8001cc2 ; Transfer_Error_Callback + 18
    $d
        0x08001cc4:    e000e180    ....    DCD    3758154112
    $t
    i._Error_Handler
    _Error_Handler
;;; .\../Src/main.c
;;;996    	while (1) {
        0x08001cc8:    bf00        ..      NOP      
;;; .\../Src/main.c (996)
        0x08001cca:    e7fe        ..      B        0x8001cca ; _Error_Handler + 2
    i.__scatterload_copy
    __scatterload_copy
        0x08001ccc:    e002        ..      B        0x8001cd4 ; __scatterload_copy + 8
        0x08001cce:    c808        ..      LDM      r0!,{r3}
        0x08001cd0:    1f12        ..      SUBS     r2,r2,#4
        0x08001cd2:    c108        ..      STM      r1!,{r3}
        0x08001cd4:    2a00        .*      CMP      r2,#0
        0x08001cd6:    d1fa        ..      BNE      0x8001cce ; __scatterload_copy + 2
        0x08001cd8:    4770        pG      BX       lr
    i.__scatterload_null
    __scatterload_null
        0x08001cda:    4770        pG      BX       lr
    i.__scatterload_zeroinit
    __scatterload_zeroinit
        0x08001cdc:    2000        .       MOVS     r0,#0
        0x08001cde:    e001        ..      B        0x8001ce4 ; __scatterload_zeroinit + 8
        0x08001ce0:    c101        ..      STM      r1!,{r0}
        0x08001ce2:    1f12        ..      SUBS     r2,r2,#4
        0x08001ce4:    2a00        .*      CMP      r2,#0
        0x08001ce6:    d1fb        ..      BNE      0x8001ce0 ; __scatterload_zeroinit + 4
        0x08001ce8:    4770        pG      BX       lr
        0x08001cea:    0000        ..      MOVS     r0,r0
    i.do_fsm_menu
    do_fsm_menu
;;; .\..\Src\fsm.c
;;;66     {
        0x08001cec:    b570        p.      PUSH     {r4-r6,lr}
        0x08001cee:    4604        .F      MOV      r4,r0
;;;67     	uint8_t level = Thread_Info[Menu_Step].level;
        0x08001cf0:    4872        rH      LDR      r0,[pc,#456] ; [0x8001ebc] = 0x20000090
        0x08001cf2:    4973        sI      LDR      r1,[pc,#460] ; [0x8001ec0] = 0x200004b0
        0x08001cf4:    7809        .x      LDRB     r1,[r1,#0]
        0x08001cf6:    eb001041    ..A.    ADD      r0,r0,r1,LSL #5
        0x08001cfa:    7c45        E|      LDRB     r5,[r0,#0x11]
;;;68     //	buttons_flag_set = long_press_start_Msk;
;;;69     	switch(buttons_flag_set) {
        0x08001cfc:    4871        qH      LDR      r0,[pc,#452] ; [0x8001ec4] = 0x20004000
        0x08001cfe:    6800        .h      LDR      r0,[r0,#0]
        0x08001d00:    2808        .(      CMP      r0,#8
        0x08001d02:    d077        w.      BEQ      0x8001df4 ; do_fsm_menu + 264
        0x08001d04:    dc06        ..      BGT      0x8001d14 ; do_fsm_menu + 40
        0x08001d06:    2801        .(      CMP      r0,#1
        0x08001d08:    d07f        ..      BEQ      0x8001e0a ; do_fsm_menu + 286
        0x08001d0a:    2802        .(      CMP      r0,#2
        0x08001d0c:    d070        p.      BEQ      0x8001df0 ; do_fsm_menu + 260
        0x08001d0e:    2804        .(      CMP      r0,#4
        0x08001d10:    d110        ..      BNE      0x8001d34 ; do_fsm_menu + 72
        0x08001d12:    e01a        ..      B        0x8001d4a ; do_fsm_menu + 94
        0x08001d14:    2811        .(      CMP      r0,#0x11
        0x08001d16:    d077        w.      BEQ      0x8001e08 ; do_fsm_menu + 284
        0x08001d18:    2840        @(      CMP      r0,#0x40
        0x08001d1a:    d00c        ..      BEQ      0x8001d36 ; do_fsm_menu + 74
        0x08001d1c:    f5b06f80    ...o    CMP      r0,#0x400
        0x08001d20:    d1f6        ..      BNE      0x8001d10 ; do_fsm_menu + 36
;;;70     	case single_click_Msk3: {
;;;71     		feed_direction = feed_direction == feed_direction_left ? feed_direction_right : feed_direction_left;
        0x08001d22:    4869        iH      LDR      r0,[pc,#420] ; [0x8001ec8] = 0x2000007d
        0x08001d24:    7800        .x      LDRB     r0,[r0,#0]
        0x08001d26:    f0800001    ....    EOR      r0,r0,#1
        0x08001d2a:    4967        gI      LDR      r1,[pc,#412] ; [0x8001ec8] = 0x2000007d
        0x08001d2c:    7008        .p      STRB     r0,[r1,#0]
;;;72     		menu_changed = 1;
        0x08001d2e:    2001        .       MOVS     r0,#1
        0x08001d30:    4966        fI      LDR      r1,[pc,#408] ; [0x8001ecc] = 0x20000080
        0x08001d32:    6008        .`      STR      r0,[r1,#0]
;;;73     		break;
        0x08001d34:    e0bf        ..      B        0x8001eb6 ; do_fsm_menu + 458
;;;74     	}
;;;75     	case single_click_Msk2: {
;;;76     		feed_direction = feed_direction == feed_direction_left ? feed_direction_right : feed_direction_left;
        0x08001d36:    4864        dH      LDR      r0,[pc,#400] ; [0x8001ec8] = 0x2000007d
        0x08001d38:    7800        .x      LDRB     r0,[r0,#0]
        0x08001d3a:    f0800001    ....    EOR      r0,r0,#1
        0x08001d3e:    4962        bI      LDR      r1,[pc,#392] ; [0x8001ec8] = 0x2000007d
        0x08001d40:    7008        .p      STRB     r0,[r1,#0]
;;;77     		menu_changed = 1;
        0x08001d42:    2001        .       MOVS     r0,#1
        0x08001d44:    4961        aI      LDR      r1,[pc,#388] ; [0x8001ecc] = 0x20000080
        0x08001d46:    6008        .`      STR      r0,[r1,#0]
;;;78     		break;
        0x08001d48:    e0b5        ..      B        0x8001eb6 ; do_fsm_menu + 458
;;;79     	}
;;;80     	case single_click_Msk: {
;;;81     		if(z_axis.end_pos != 0) {
        0x08001d4a:    4861        aH      LDR      r0,[pc,#388] ; [0x8001ed0] = 0x20000958
        0x08001d4c:    6840        @h      LDR      r0,[r0,#4]
        0x08001d4e:    b1e0        ..      CBZ      r0,0x8001d8a ; do_fsm_menu + 158
;;;82     			// first pass of thread cut was complete, so just use single click
;;;83     			//	to switch between modes to process all other cuts
;;;84     
;;;85     //			z_move(feed_direction, z_axis.end_pos, s->main_feed_direction == feed_direction ? true : false, true);
;;;86     			if(demo)
        0x08001d50:    4860        `H      LDR      r0,[pc,#384] ; [0x8001ed4] = 0x20000051
        0x08001d52:    7800        .x      LDRB     r0,[r0,#0]
        0x08001d54:    b140        @.      CBZ      r0,0x8001d68 ; do_fsm_menu + 124
;;;87     				z_move(feed_direction, z_axis.end_pos, false, true); //test case, always async
        0x08001d56:    485e        ^H      LDR      r0,[pc,#376] ; [0x8001ed0] = 0x20000958
        0x08001d58:    2301        .#      MOVS     r3,#1
        0x08001d5a:    2200        ."      MOVS     r2,#0
        0x08001d5c:    6841        Ah      LDR      r1,[r0,#4]
        0x08001d5e:    485a        ZH      LDR      r0,[pc,#360] ; [0x8001ec8] = 0x2000007d
        0x08001d60:    7800        .x      LDRB     r0,[r0,#0]
        0x08001d62:    f000fda3    ....    BL       z_move ; 0x80028ac
        0x08001d66:    e040        @.      B        0x8001dea ; do_fsm_menu + 254
;;;88     			else
;;;89     				z_move(feed_direction, z_axis.end_pos, s->main_feed_direction == feed_direction ? true : false, true);
        0x08001d68:    7c60        `|      LDRB     r0,[r4,#0x11]
        0x08001d6a:    4b57        WK      LDR      r3,[pc,#348] ; [0x8001ec8] = 0x2000007d
        0x08001d6c:    781b        .x      LDRB     r3,[r3,#0]
        0x08001d6e:    4298        .B      CMP      r0,r3
        0x08001d70:    d101        ..      BNE      0x8001d76 ; do_fsm_menu + 138
        0x08001d72:    2001        .       MOVS     r0,#1
        0x08001d74:    e000        ..      B        0x8001d78 ; do_fsm_menu + 140
        0x08001d76:    2000        .       MOVS     r0,#0
        0x08001d78:    4602        .F      MOV      r2,r0
        0x08001d7a:    4855        UH      LDR      r0,[pc,#340] ; [0x8001ed0] = 0x20000958
        0x08001d7c:    2301        .#      MOVS     r3,#1
        0x08001d7e:    6841        Ah      LDR      r1,[r0,#4]
        0x08001d80:    4851        QH      LDR      r0,[pc,#324] ; [0x8001ec8] = 0x2000007d
        0x08001d82:    7800        .x      LDRB     r0,[r0,#0]
        0x08001d84:    f000fd92    ....    BL       z_move ; 0x80028ac
        0x08001d88:    e02f        /.      B        0x8001dea ; do_fsm_menu + 254
;;;90     //			z_move(feed_direction, 400*2, false, true);
;;;91     		} else { // controller in initial state, scroll menu
;;;92     			s->function = do_fsm_menu_lps;
        0x08001d8a:    4853        SH      LDR      r0,[pc,#332] ; [0x8001ed8] = 0x8001ee9
        0x08001d8c:    6020         `      STR      r0,[r4,#0]
;;;93     			for (int a = Menu_Step+1; a<Menu_size; a++) {
        0x08001d8e:    494c        LI      LDR      r1,[pc,#304] ; [0x8001ec0] = 0x200004b0
        0x08001d90:    7809        .x      LDRB     r1,[r1,#0]
        0x08001d92:    1c48        H.      ADDS     r0,r1,#1
        0x08001d94:    e00c        ..      B        0x8001db0 ; do_fsm_menu + 196
;;;94     				if(Thread_Info[a].level == level) {
        0x08001d96:    4949        II      LDR      r1,[pc,#292] ; [0x8001ebc] = 0x20000090
        0x08001d98:    eb011140    ..@.    ADD      r1,r1,r0,LSL #5
        0x08001d9c:    7c49        I|      LDRB     r1,[r1,#0x11]
        0x08001d9e:    42a9        .B      CMP      r1,r5
        0x08001da0:    d105        ..      BNE      0x8001dae ; do_fsm_menu + 194
;;;95     					Menu_Step = a;
        0x08001da2:    4a47        GJ      LDR      r2,[pc,#284] ; [0x8001ec0] = 0x200004b0
        0x08001da4:    7010        .p      STRB     r0,[r2,#0]
;;;96     					menu_changed = 1;
        0x08001da6:    2101        .!      MOVS     r1,#1
        0x08001da8:    4a48        HJ      LDR      r2,[pc,#288] ; [0x8001ecc] = 0x20000080
        0x08001daa:    6011        .`      STR      r1,[r2,#0]
;;;97     					break;
        0x08001dac:    e004        ..      B        0x8001db8 ; do_fsm_menu + 204
        0x08001dae:    1c40        @.      ADDS     r0,r0,#1
        0x08001db0:    494a        JI      LDR      r1,[pc,#296] ; [0x8001edc] = 0x8003b22
        0x08001db2:    7809        .x      LDRB     r1,[r1,#0]
        0x08001db4:    4288        .B      CMP      r0,r1
        0x08001db6:    dbee        ..      BLT      0x8001d96 ; do_fsm_menu + 170
        0x08001db8:    bf00        ..      NOP      
;;;98     				}
;;;99     			}
;;;100    			if(menu_changed != 1) {
        0x08001dba:    4844        DH      LDR      r0,[pc,#272] ; [0x8001ecc] = 0x20000080
        0x08001dbc:    6800        .h      LDR      r0,[r0,#0]
        0x08001dbe:    2801        .(      CMP      r0,#1
        0x08001dc0:    d013        ..      BEQ      0x8001dea ; do_fsm_menu + 254
;;;101    				for (int a = 0; a<Menu_Step; a++) {
        0x08001dc2:    2000        .       MOVS     r0,#0
        0x08001dc4:    e00c        ..      B        0x8001de0 ; do_fsm_menu + 244
;;;102    					if(Thread_Info[a].level == level) {
        0x08001dc6:    493d        =I      LDR      r1,[pc,#244] ; [0x8001ebc] = 0x20000090
        0x08001dc8:    eb011140    ..@.    ADD      r1,r1,r0,LSL #5
        0x08001dcc:    7c49        I|      LDRB     r1,[r1,#0x11]
        0x08001dce:    42a9        .B      CMP      r1,r5
        0x08001dd0:    d105        ..      BNE      0x8001dde ; do_fsm_menu + 242
;;;103    						Menu_Step = a;
        0x08001dd2:    4a3b        ;J      LDR      r2,[pc,#236] ; [0x8001ec0] = 0x200004b0
        0x08001dd4:    7010        .p      STRB     r0,[r2,#0]
;;;104    						menu_changed = 1;
        0x08001dd6:    2101        .!      MOVS     r1,#1
        0x08001dd8:    4a3c        <J      LDR      r2,[pc,#240] ; [0x8001ecc] = 0x20000080
        0x08001dda:    6011        .`      STR      r1,[r2,#0]
;;;105    						break;
        0x08001ddc:    e004        ..      B        0x8001de8 ; do_fsm_menu + 252
        0x08001dde:    1c40        @.      ADDS     r0,r0,#1
        0x08001de0:    4937        7I      LDR      r1,[pc,#220] ; [0x8001ec0] = 0x200004b0
        0x08001de2:    7809        .x      LDRB     r1,[r1,#0]
        0x08001de4:    4288        .B      CMP      r0,r1
        0x08001de6:    dbee        ..      BLT      0x8001dc6 ; do_fsm_menu + 218
        0x08001de8:    bf00        ..      NOP      
;;;106    					}
;;;107    				}
;;;108    			}
;;;109    		}
;;;110    		break;
        0x08001dea:    e064        d.      B        0x8001eb6 ; do_fsm_menu + 458
        0x08001dec:    e002        ..      B        0x8001df4 ; do_fsm_menu + 264
        0x08001dee:    e00c        ..      B        0x8001e0a ; do_fsm_menu + 286
        0x08001df0:    e05a        Z.      B        0x8001ea8 ; do_fsm_menu + 444
        0x08001df2:    e009        ..      B        0x8001e08 ; do_fsm_menu + 284
;;;111    	}
;;;112    	case double_click_Msk: {
;;;113    		feed_direction = feed_direction == feed_direction_left ? feed_direction_right : feed_direction_left;
        0x08001df4:    4834        4H      LDR      r0,[pc,#208] ; [0x8001ec8] = 0x2000007d
        0x08001df6:    7800        .x      LDRB     r0,[r0,#0]
        0x08001df8:    f0800001    ....    EOR      r0,r0,#1
        0x08001dfc:    4932        2I      LDR      r1,[pc,#200] ; [0x8001ec8] = 0x2000007d
        0x08001dfe:    7008        .p      STRB     r0,[r1,#0]
;;;114    		menu_changed = 1;
        0x08001e00:    2001        .       MOVS     r0,#1
        0x08001e02:    4932        2I      LDR      r1,[pc,#200] ; [0x8001ecc] = 0x20000080
        0x08001e04:    6008        .`      STR      r0,[r1,#0]
;;;115    		break;
        0x08001e06:    e056        V.      B        0x8001eb6 ; do_fsm_menu + 458
;;;116    	}
;;;117    	case (long_press_start_Msk | long_press_start_Msk2): { // two buttons long pressed same time
;;;118    		// todo check if it work
;;;119    		break;
        0x08001e08:    e055        U.      B        0x8001eb6 ; do_fsm_menu + 458
;;;120    	}
;;;121    	case long_press_start_Msk: {
;;;122    		if(s->function == do_fsm_menu_lps){
        0x08001e0a:    4933        3I      LDR      r1,[pc,#204] ; [0x8001ed8] = 0x8001ee9
        0x08001e0c:    6820         h      LDR      r0,[r4,#0]
        0x08001e0e:    4288        .B      CMP      r0,r1
        0x08001e10:    d149        I.      BNE      0x8001ea6 ; do_fsm_menu + 442
;;;123    			if(Thread_Info[Menu_Step].Q824 != 0) { // long press detected, start new thread from current position
        0x08001e12:    482a        *H      LDR      r0,[pc,#168] ; [0x8001ebc] = 0x20000090
        0x08001e14:    492a        *I      LDR      r1,[pc,#168] ; [0x8001ec0] = 0x200004b0
        0x08001e16:    7809        .x      LDRB     r1,[r1,#0]
        0x08001e18:    eb001041    ..A.    ADD      r0,r0,r1,LSL #5
        0x08001e1c:    6800        .h      LDR      r0,[r0,#0]
        0x08001e1e:    b340        @.      CBZ      r0,0x8001e72 ; do_fsm_menu + 390
;;;124    
;;;125    				z_axis.Q824set = Thread_Info[Menu_Step].Q824;
        0x08001e20:    4826        &H      LDR      r0,[pc,#152] ; [0x8001ebc] = 0x20000090
        0x08001e22:    4927        'I      LDR      r1,[pc,#156] ; [0x8001ec0] = 0x200004b0
        0x08001e24:    7809        .x      LDRB     r1,[r1,#0]
        0x08001e26:    eb001041    ..A.    ADD      r0,r0,r1,LSL #5
        0x08001e2a:    6800        .h      LDR      r0,[r0,#0]
        0x08001e2c:    4928        (I      LDR      r1,[pc,#160] ; [0x8001ed0] = 0x20000958
        0x08001e2e:    60c8        .`      STR      r0,[r1,#0xc]
;;;126    				const uint64_t upl = (uint64_t)3600 << 48; //calculate some constants for prolong mode
        0x08001e30:    bf00        ..      NOP      
;;;127    				z_axis.prolong_addSteps = upl / (fixedptud)z_axis.Q824set;
        0x08001e32:    4608        .F      MOV      r0,r1
        0x08001e34:    68c6        .h      LDR      r6,[r0,#0xc]
        0x08001e36:    4632        2F      MOV      r2,r6
        0x08001e38:    2300        .#      MOVS     r3,#0
        0x08001e3a:    4618        .F      MOV      r0,r3
        0x08001e3c:    f04f6161    O.aa    MOV      r1,#0xe100000
        0x08001e40:    f7fef970    ..p.    BL       __aeabi_uldivmod ; 0x8000124
        0x08001e44:    4a22        "J      LDR      r2,[pc,#136] ; [0x8001ed0] = 0x20000958
        0x08001e46:    e9c20106    ....    STRD     r0,r1,[r2,#0x18]
;;;128    				// 200*step_divider*z_feed_screw(mm)*len(mm) = desired length in steps, in my case its 200*2*1*x
;;;129    
;;;130    				if(demo)
        0x08001e4a:    4822        "H      LDR      r0,[pc,#136] ; [0x8001ed4] = 0x20000051
        0x08001e4c:    7800        .x      LDRB     r0,[r0,#0]
        0x08001e4e:    b140        @.      CBZ      r0,0x8001e62 ; do_fsm_menu + 374
;;;131    					z_move(feed_direction, 400*3, false, true); //test case, move async 10mm
        0x08001e50:    2301        .#      MOVS     r3,#1
        0x08001e52:    2200        ."      MOVS     r2,#0
        0x08001e54:    f44f6196    O..a    MOV      r1,#0x4b0
        0x08001e58:    481b        .H      LDR      r0,[pc,#108] ; [0x8001ec8] = 0x2000007d
        0x08001e5a:    7800        .x      LDRB     r0,[r0,#0]
        0x08001e5c:    f000fd26    ..&.    BL       z_move ; 0x80028ac
        0x08001e60:    e006        ..      B        0x8001e70 ; do_fsm_menu + 388
;;;132    				else
;;;133    					z_move(feed_direction, 0, true, true);
        0x08001e62:    2301        .#      MOVS     r3,#1
        0x08001e64:    461a        .F      MOV      r2,r3
        0x08001e66:    2100        .!      MOVS     r1,#0
        0x08001e68:    4817        .H      LDR      r0,[pc,#92] ; [0x8001ec8] = 0x2000007d
        0x08001e6a:    7800        .x      LDRB     r0,[r0,#0]
        0x08001e6c:    f000fd1e    ....    BL       z_move ; 0x80028ac
;;;134    
;;;135    				//do_fsm_move_start
;;;136    			} else { // goto submenu
        0x08001e70:    e019        ..      B        0x8001ea6 ; do_fsm_menu + 442
;;;137    				for (int a = 0; a<Menu_size; a++) {
        0x08001e72:    2000        .       MOVS     r0,#0
        0x08001e74:    e012        ..      B        0x8001e9c ; do_fsm_menu + 432
;;;138    					if(Thread_Info[a].level == Thread_Info[Menu_Step].submenu) {
        0x08001e76:    4911        .I      LDR      r1,[pc,#68] ; [0x8001ebc] = 0x20000090
        0x08001e78:    eb011140    ..@.    ADD      r1,r1,r0,LSL #5
        0x08001e7c:    7c49        I|      LDRB     r1,[r1,#0x11]
        0x08001e7e:    4a0f        .J      LDR      r2,[pc,#60] ; [0x8001ebc] = 0x20000090
        0x08001e80:    4b0f        .K      LDR      r3,[pc,#60] ; [0x8001ec0] = 0x200004b0
        0x08001e82:    781b        .x      LDRB     r3,[r3,#0]
        0x08001e84:    eb021243    ..C.    ADD      r2,r2,r3,LSL #5
        0x08001e88:    7912        .y      LDRB     r2,[r2,#4]
        0x08001e8a:    4291        .B      CMP      r1,r2
        0x08001e8c:    d105        ..      BNE      0x8001e9a ; do_fsm_menu + 430
;;;139    						Menu_Step = a;
        0x08001e8e:    4a0c        .J      LDR      r2,[pc,#48] ; [0x8001ec0] = 0x200004b0
        0x08001e90:    7010        .p      STRB     r0,[r2,#0]
;;;140    						menu_changed = 1;
        0x08001e92:    2101        .!      MOVS     r1,#1
        0x08001e94:    4a0d        .J      LDR      r2,[pc,#52] ; [0x8001ecc] = 0x20000080
        0x08001e96:    6011        .`      STR      r1,[r2,#0]
;;;141    						break;
        0x08001e98:    e004        ..      B        0x8001ea4 ; do_fsm_menu + 440
        0x08001e9a:    1c40        @.      ADDS     r0,r0,#1
        0x08001e9c:    490f        .I      LDR      r1,[pc,#60] ; [0x8001edc] = 0x8003b22
        0x08001e9e:    7809        .x      LDRB     r1,[r1,#0]
        0x08001ea0:    4288        .B      CMP      r0,r1
        0x08001ea2:    dbe8        ..      BLT      0x8001e76 ; do_fsm_menu + 394
        0x08001ea4:    bf00        ..      NOP      
;;;142    					}
;;;143    				}
;;;144    			}
;;;145    		} 
;;;146    /* todo prolong
;;;147    		else if(s->function == do_fsm_main_cut_back){
;;;148    			s->function = do_fsm_main_cut_back_prolong; // go to 48 mode to add threads until long_press end
;;;149    		}
;;;150    */
;;;151    		break;
        0x08001ea6:    e006        ..      B        0x8001eb6 ; do_fsm_menu + 458
;;;152    	}
;;;153    	case long_press_end_Msk: {
;;;154    		if(s->function == do_fsm_move)
        0x08001ea8:    490d        .I      LDR      r1,[pc,#52] ; [0x8001ee0] = 0x8001eed
        0x08001eaa:    6820         h      LDR      r0,[r4,#0]
        0x08001eac:    4288        .B      CMP      r0,r1
        0x08001eae:    d101        ..      BNE      0x8001eb4 ; do_fsm_menu + 456
;;;155    			s->function = do_long_press_end_callback;
        0x08001eb0:    480c        .H      LDR      r0,[pc,#48] ; [0x8001ee4] = 0x80021bd
        0x08001eb2:    6020         `      STR      r0,[r4,#0]
;;;156    		break;
        0x08001eb4:    bf00        ..      NOP      
        0x08001eb6:    bf00        ..      NOP      
;;;157    	}
;;;158    	}
;;;159    }
        0x08001eb8:    bd70        p.      POP      {r4-r6,pc}
    $d
        0x08001eba:    0000        ..      DCW    0
        0x08001ebc:    20000090    ...     DCD    536871056
        0x08001ec0:    200004b0    ...     DCD    536872112
        0x08001ec4:    20004000    .@.     DCD    536887296
        0x08001ec8:    2000007d    }..     DCD    536871037
        0x08001ecc:    20000080    ...     DCD    536871040
        0x08001ed0:    20000958    X..     DCD    536873304
        0x08001ed4:    20000051    Q..     DCD    536870993
        0x08001ed8:    08001ee9    ....    DCD    134225641
        0x08001edc:    08003b22    ";..    DCD    134232866
        0x08001ee0:    08001eed    ....    DCD    134225645
        0x08001ee4:    080021bd    .!..    DCD    134226365
    $t
    i.do_fsm_menu_lps
    do_fsm_menu_lps
;;;160    
;;;161    void do_fsm_menu_lps(state_t* s)
;;;162    {
;;;163    }
        0x08001ee8:    4770        pG      BX       lr
        0x08001eea:    0000        ..      MOVS     r0,r0
    i.do_fsm_move
    do_fsm_move
;;;164    
;;;165    /*
;;;166    void do_fsm_main_cut_back_prolong(state_t* s)   // reverse movement: main part with prolong activated. todo split it with 46 mode?
;;;167    {
;;;168    	MOTOR_Z_SetPulse();
;;;169    	--z_axis.current_pos;
;;;170    	if(z_axis.current_pos == z_axis.ramp_step) { // we reach end of main path and have long_pressed key, so just add additional thread full turn to shift initial start point
;;;171    		z_axis.prolong_fract += z_axis.prolong_addSteps; // fract part from prev step
;;;172    		uint32_t prolong_fixpart = z_axis.prolong_fract >> 24;
;;;173    		z_axis.current_pos += prolong_fixpart; // add fixed part
;;;174    		z_axis.end_pos += prolong_fixpart;
;;;175    		z_axis.prolong_fract &= FIXEDPT_FMASK; // leave fract part to accumulate with next dividing cycle
;;;176    		// when long_press end, get back to 46 mode to proceed
;;;177    	}
;;;178    }
;;;179    */
;;;180    
;;;181    void do_fsm_wait_sclick(state_t* s)
;;;182    {
;;;183    }
;;;184    
;;;185    void z_move(uint32_t direction, uint32_t length, bool sync, bool autostart){
;;;186    	MOTOR_X_Enable();
;;;187    	MOTOR_Z_Enable(); // time to wakeup motor from sleep is quite high(1.7ms), so enable it as soon as possible
;;;188    	LL_mDelay(2);
;;;189    
;;;190    	if(direction == feed_direction_left) {
;;;191    		feed_direction = feed_direction_left;
;;;192    		MOTOR_Z_Reverse();
;;;193    		MOTOR_X_Reverse();
;;;194    	} else {
;;;195    		feed_direction = feed_direction_right;
;;;196    		MOTOR_Z_Forward();
;;;197    		MOTOR_X_Forward();
;;;198    	}
;;;199    
;;;200    	state.sync = sync;
;;;201    	if(sync){
;;;202    		state.main_feed_direction = feed_direction;
;;;203    	}
;;;204    	
;;;205    	z_axis.current_pos = 0;
;;;206    	z_axis.end_pos = length;
;;;207    	if(z_axis.end_pos > 0){
;;;208    		z_axis.end_pos = z_axis.end_pos | (step_divider - 1); // to make sure that we'll not stop between full steps
;;;209    	} else {
;;;210    		state.sync = true;
;;;211    	}
;;;212    	
;;;213    	do_fsm_move_start(&state);
;;;214    
;;;215    }
;;;216    
;;;217    //---------------------------------------------------------------------------------------------
;;;218    void do_fsm_move_start(state_t* s){
;;;219    	if(s->sync && !s->f_tacho){
;;;220    		s->function = do_fsm_move_start;// return here from interrupt when TACHO event
;;;221    		// enable and wait tacho event on spindle encoder
;;;222    		LL_TIM_CC_EnableChannel(TIM4, LL_TIM_CHANNEL_CH3);	// configure TACHO events on channel 3
;;;223    		return;
;;;224    	}
;;;225    
;;;226    	if(s->f_tacho || !s->sync) { // if tacho event or we going to start back feed to initial position with async clock
;;;227    		LL_TIM_SetSlaveMode(TIM3, LL_TIM_SLAVEMODE_DISABLED);
;;;228    		if(s->sync && s->f_tacho) {
;;;229    			s->function = do_fsm_ramp_up;
;;;230    			s->async_z = 0;
;;;231    			s->syncbase = TIM4; 									// sync with spindle
;;;232    
;;;233    			LL_TIM_SetTriggerInput(TIM3, LL_TIM_TS_ITR3); 				//trigger by spindle encoder timer TIM4(sync mode)
;;;234    
;;;235    // disable TACHO events, we dont need'em until next start			
;;;236    			LL_TIM_CC_DisableChannel(TIM4, LL_TIM_CHANNEL_CH3);	// configure TACHO events on channel 3
;;;237    			enable_encoder_ticks(); 									// enable thread specific interrupt controlled by Q824set
;;;238    		} else {
;;;239    			s->function = do_fsm_ramp_up_async;
;;;240    			s->async_z = 1;
;;;241    			s->syncbase = TIM2; 									// sync with internal clock source(virtual spindle, "async" to main spindle)
;;;242    
;;;243    			LL_TIM_SetTriggerInput(TIM3, LL_TIM_TS_ITR1); 				//trigger by TIM2(async mode)
;;;244    			LL_TIM_EnableCounter(TIM2); /* Enable counter */
;;;245    		}
;;;246    
;;;247    		MOTOR_Z_AllowPulse();
;;;248    		MOTOR_X_AllowPulse();
;;;249    		LL_TIM_SetSlaveMode(TIM3, LL_TIM_SLAVEMODE_TRIGGER);
;;;250    		s->syncbase->ARR = 1; 					// start stepper motor ramp up procedure immediately after tacho event
;;;251    		LL_TIM_GenerateEvent_UPDATE(s->syncbase); /* Force update generation */
;;;252    	}	
;;;253    }
;;;254    
;;;255    void do_fsm_ramp_up(state_t* s)
;;;256    {
;;;257    	z_axis.current_pos++;
;;;258    	if(z_axis_ramp_up2(s)) {
;;;259    		s->function = do_fsm_move;
;;;260    	}
;;;261    }
;;;262    
;;;263    void do_fsm_move(state_t* s)
;;;264    {
        0x08001eec:    b510        ..      PUSH     {r4,lr}
        0x08001eee:    4604        .F      MOV      r4,r0
;;;265    //	if(s->spindle_dir)	z_axis.current_pos++;
;;;266    //	else z_axis.current_pos--;
;;;267    	if( ++z_axis.current_pos <= ( z_axis.end_pos - z_axis.ramp_step ) ) { // when end_pos is zero, end_pos-ramp_step= 4294967296 - ramp_step, so it will be much more lager then current_pos
        0x08001ef0:    4811        .H      LDR      r0,[pc,#68] ; [0x8001f38] = 0x20000958
        0x08001ef2:    6840        @h      LDR      r0,[r0,#4]
        0x08001ef4:    4910        .I      LDR      r1,[pc,#64] ; [0x8001f38] = 0x20000958
        0x08001ef6:    f8911028    ..(.    LDRB     r1,[r1,#0x28]
        0x08001efa:    1a41        A.      SUBS     r1,r0,r1
        0x08001efc:    480e        .H      LDR      r0,[pc,#56] ; [0x8001f38] = 0x20000958
        0x08001efe:    6800        .h      LDR      r0,[r0,#0]
        0x08001f00:    1c40        @.      ADDS     r0,r0,#1
        0x08001f02:    4a0d        .J      LDR      r2,[pc,#52] ; [0x8001f38] = 0x20000958
        0x08001f04:    6010        .`      STR      r0,[r2,#0]
        0x08001f06:    4281        .B      CMP      r1,r0
        0x08001f08:    d303        ..      BCC      0x8001f12 ; do_fsm_move + 38
;;;268    		z_axis_move2(s);
        0x08001f0a:    4620         F      MOV      r0,r4
        0x08001f0c:    f000fc62    ..b.    BL       z_axis_move2 ; 0x80027d4
        0x08001f10:    e011        ..      B        0x8001f36 ; do_fsm_move + 74
;;;269    	} else {
;;;270    		if(z_axis_ramp_down2(s)) {
        0x08001f12:    4620         F      MOV      r0,r4
        0x08001f14:    f000fc78    ..x.    BL       z_axis_ramp_down2 ; 0x8002808
        0x08001f18:    b158        X.      CBZ      r0,0x8001f32 ; do_fsm_move + 70
;;;271    			if(z_axis.end_pos != z_axis.current_pos) {
        0x08001f1a:    4807        .H      LDR      r0,[pc,#28] ; [0x8001f38] = 0x20000958
        0x08001f1c:    6840        @h      LDR      r0,[r0,#4]
        0x08001f1e:    4906        .I      LDR      r1,[pc,#24] ; [0x8001f38] = 0x20000958
        0x08001f20:    6809        .h      LDR      r1,[r1,#0]
        0x08001f22:    4288        .B      CMP      r0,r1
        0x08001f24:    d003        ..      BEQ      0x8001f2e ; do_fsm_move + 66
;;;272    				z_axis.end_pos = z_axis.current_pos;
        0x08001f26:    4804        .H      LDR      r0,[pc,#16] ; [0x8001f38] = 0x20000958
        0x08001f28:    6800        .h      LDR      r0,[r0,#0]
        0x08001f2a:    4903        .I      LDR      r1,[pc,#12] ; [0x8001f38] = 0x20000958
        0x08001f2c:    6048        H`      STR      r0,[r1,#4]
;;;273    			}
;;;274    			s->function = do_fsm_move_end;
        0x08001f2e:    4803        .H      LDR      r0,[pc,#12] ; [0x8001f3c] = 0x8001f75
        0x08001f30:    6020         `      STR      r0,[r4,#0]
;;;275    		}
;;;276    		s->function = do_fsm_ramp_down;
        0x08001f32:    4803        .H      LDR      r0,[pc,#12] ; [0x8001f40] = 0x80020c9
        0x08001f34:    6020         `      STR      r0,[r4,#0]
;;;277    	}
;;;278    }
        0x08001f36:    bd10        ..      POP      {r4,pc}
    $d
        0x08001f38:    20000958    X..     DCD    536873304
        0x08001f3c:    08001f75    u...    DCD    134225781
        0x08001f40:    080020c9    . ..    DCD    134226121
    $t
    i.do_fsm_move_async
    do_fsm_move_async
;;;279    
;;;280    void do_long_press_end_callback(state_t* s)          // direct movement: first pass, thread recording: long press release callback
;;;281    {
;;;282    	//  1/2             2,( 1/4  4  ).
;;;283    	//                 ,
;;;284    	//        .
;;;285    	if(z_axis.end_pos == 0) //s->sync?
;;;286    		z_axis.end_pos = ( z_axis.ramp_step + z_axis.current_pos ) | (step_divider - 1);
;;;287    	s->function = do_fsm_move;
;;;288    	do_fsm_move(s);
;;;289    }
;;;290    
;;;291    
;;;292    void do_fsm_ramp_down(state_t* s)
;;;293    {
;;;294    //	if(s->spindle_dir)	
;;;295    		z_axis.current_pos++;
;;;296    //	else 
;;;297    //		z_axis.current_pos--;
;;;298    	if(z_axis_ramp_down2(s)) {
;;;299    		if(z_axis.end_pos != z_axis.current_pos) {
;;;300    			z_axis.end_pos = z_axis.current_pos;
;;;301    		}
;;;302    		s->function = do_fsm_move_end;
;;;303    	}
;;;304    }
;;;305    
;;;306    void do_fsm_move_end(state_t* s){
;;;307    	s->async_z = 0;
;;;308      LL_TIM_SetSlaveMode(TIM3, LL_TIM_SLAVEMODE_DISABLED);
;;;309    //	MOTOR_Z_BlockPulse();
;;;310    	if (s->sync) {
;;;311    		disable_encoder_ticks(); 										//reset interrupt for encoder ticks, only tacho todo async mode not compatible now
;;;312    		LL_TIM_CC_DisableChannel(TIM4, LL_TIM_CHANNEL_CH3);	// configure TACHO events on channel 3
;;;313    	} else {
;;;314    		LL_TIM_DisableCounter(TIM2); // pause async timer
;;;315    //		LL_TIM_DisableIT_UPDATE(TIM2);
;;;316    	}
;;;317    	s->syncbase = 0; // reset syncbase to stop calling it from timer interrupt
;;;318    
;;;319      MOTOR_Z_Disable(); 									//disable motor later on next tacho event (or after some ticks count?) to completely process last step
;;;320      MOTOR_X_Disable(); 									//disable motor later on next tacho event (or after some ticks count?) to completely process last step
;;;321    //	feed_direction = feed_direction == feed_direction_left ? feed_direction_right : feed_direction_left;
;;;322    	feed_direction = !feed_direction; 					//autochange feed direction
;;;323    	menu_changed = 1; 													//update menu
;;;324    	s->function = do_fsm_wait_sclick;
;;;325    
;;;326    //	z_axis.current_pos = 0;
;;;327    }
;;;328    
;;;329    
;;;330    _Bool z_axis_ramp_up2(state_t* s)
;;;331    {
;;;332    	const fixedptu  set_with_fract = sync_ramp_profile[z_axis.ramp_step] << 24;
;;;333    	if(z_axis.Q824set > set_with_fract || z_axis.ramp_step == sync_ramp_profile_len) { 	// reach desired speed or end of ramp map
;;;334    		s->syncbase->ARR = fixedpt_toint(z_axis.Q824set) - 1; 			// update register ARR
;;;335    //		s->syncbase->EGR |= TIM_EGR_UG;
;;;336    		z_axis.fract_part = fixedpt_fracpart(z_axis.Q824set); 								// save fract part for future use on next step
;;;337    //		z_axis.end_minus_ramp_delta =
;;;338    		return true;
;;;339    	} else {
;;;340    		z_axis.ramp_step++;
;;;341    		s->syncbase->ARR = fixedpt_toint(set_with_fract) - 1; 			// update register ARR
;;;342    //		s->syncbase->EGR |= TIM_EGR_UG;
;;;343    //		z_axis.fract_part = fixedpt_fracpart( set_with_fract ); 						// save fract part for future use on next step
;;;344    	}
;;;345    	return false;
;;;346    }
;;;347    
;;;348    _Bool z_axis_ramp_down2(state_t* s)
;;;349    {
;;;350    	if (z_axis.ramp_step == 0)
;;;351    		return true;
;;;352    //	const fixedptu set_with_fract = ramp2[--z_axis.ramp_step] << 24;
;;;353    //	s->syncbase->ARR = fixedpt_toint(set_with_fract) - 1; // update register ARR
;;;354    
;;;355    	s->syncbase->ARR = sync_ramp_profile[--z_axis.ramp_step];
;;;356    	//	s->syncbase->EGR |= TIM_EGR_UG;
;;;357    //	z_axis.fract_part = fixedpt_fracpart( set_with_fract ); // save fract part for future use on next step
;;;358    	if(z_axis.ramp_step == 0)
;;;359    		return true;
;;;360    	return false;
;;;361    }
;;;362    
;;;363    void z_axis_move2(state_t* s)
;;;364    {
;;;365    	const fixedptu set_with_fract = fixedpt_add(z_axis.Q824set, z_axis.fract_part); // calculate new step delay with fract from previous step
;;;366    	s->syncbase->ARR = fixedpt_toint(set_with_fract) - 1; // update register ARR
;;;367    	s->syncbase->CNT = 0;
;;;368    	s->syncbase->EGR |= TIM_EGR_UG;
;;;369    	z_axis.fract_part = fixedpt_fracpart( set_with_fract ); // save fract part for future use on next step
;;;370    }
;;;371    
;;;372    
;;;373    
;;;374    
;;;375    
;;;376    //------------------------------------ ASYNC block -----------------------------------
;;;377    //------------------------------------ ASYNC block -----------------------------------
;;;378    //------------------------------------ ASYNC block -----------------------------------
;;;379    void do_fsm_ramp_up_async(state_t* s)
;;;380    {
;;;381    //	MOTOR_Z_SetPulse();
;;;382    	z_axis.current_pos++;
;;;383    	const uint8_t z_arr = async_ramp_profile[z_axis.ramp_step];
;;;384    	if(z_arr < slew_speed_period) { 	// reach desired speed
;;;385    		s->z_period = slew_speed_period;
;;;386    		s->function = do_fsm_move_async;
;;;387    	} else {
;;;388    		z_axis.ramp_step++;
;;;389    		s->z_period = z_arr;
;;;390    	}
;;;391    }
;;;392    
;;;393    void do_fsm_move_async(state_t* s)
;;;394    {
;;;395    	// todo precalculate delta: z_axis.end_pos - z_axis.ramp_step
;;;396    	if( ++z_axis.current_pos < ( z_axis.end_pos - z_axis.ramp_step ) ) { // when end_pos is zero, end_pos-ramp_step= 4294967296 - ramp_step, so it will be much more lager then current_pos
        0x08001f44:    4909        .I      LDR      r1,[pc,#36] ; [0x8001f6c] = 0x20000958
        0x08001f46:    6849        Ih      LDR      r1,[r1,#4]
        0x08001f48:    4a08        .J      LDR      r2,[pc,#32] ; [0x8001f6c] = 0x20000958
        0x08001f4a:    f8922028    ..(     LDRB     r2,[r2,#0x28]
        0x08001f4e:    1a8a        ..      SUBS     r2,r1,r2
        0x08001f50:    4906        .I      LDR      r1,[pc,#24] ; [0x8001f6c] = 0x20000958
        0x08001f52:    6809        .h      LDR      r1,[r1,#0]
        0x08001f54:    1c49        I.      ADDS     r1,r1,#1
        0x08001f56:    4b05        .K      LDR      r3,[pc,#20] ; [0x8001f6c] = 0x20000958
        0x08001f58:    6019        .`      STR      r1,[r3,#0]
        0x08001f5a:    428a        .B      CMP      r2,r1
        0x08001f5c:    d902        ..      BLS      0x8001f64 ; do_fsm_move_async + 32
;;;397    		s->z_period = slew_speed_period;
        0x08001f5e:    2132        2!      MOVS     r1,#0x32
        0x08001f60:    7301        .s      STRB     r1,[r0,#0xc]
        0x08001f62:    e001        ..      B        0x8001f68 ; do_fsm_move_async + 36
;;;398    	} else {
;;;399    		s->function = do_fsm_ramp_down_async;
        0x08001f64:    4902        .I      LDR      r1,[pc,#8] ; [0x8001f70] = 0x8002101
        0x08001f66:    6001        .`      STR      r1,[r0,#0]
;;;400    	}
;;;401    }
        0x08001f68:    4770        pG      BX       lr
    $d
        0x08001f6a:    0000        ..      DCW    0
        0x08001f6c:    20000958    X..     DCD    536873304
        0x08001f70:    08002101    .!..    DCD    134226177
    $t
    i.do_fsm_move_end
    do_fsm_move_end
;;; .\..\Src\fsm.c (306)
        0x08001f74:    b510        ..      PUSH     {r4,lr}
        0x08001f76:    4604        .F      MOV      r4,r0
;;;307    	s->async_z = 0;
        0x08001f78:    2000        .       MOVS     r0,#0
        0x08001f7a:    6060        ``      STR      r0,[r4,#4]
;;;308      LL_TIM_SetSlaveMode(TIM3, LL_TIM_SLAVEMODE_DISABLED);
        0x08001f7c:    2100        .!      MOVS     r1,#0
        0x08001f7e:    4816        .H      LDR      r0,[pc,#88] ; [0x8001fd8] = 0x40000400
        0x08001f80:    f7fefebb    ....    BL       LL_TIM_SetSlaveMode ; 0x8000cfa
;;;309    //	MOTOR_Z_BlockPulse();
;;;310    	if (s->sync) {
        0x08001f84:    7c20         |      LDRB     r0,[r4,#0x10]
        0x08001f86:    b140        @.      CBZ      r0,0x8001f9a ; do_fsm_move_end + 38
;;;311    		disable_encoder_ticks(); 										//reset interrupt for encoder ticks, only tacho todo async mode not compatible now
        0x08001f88:    2000        .       MOVS     r0,#0
        0x08001f8a:    4914        .I      LDR      r1,[pc,#80] ; [0x8001fdc] = 0x42010180
        0x08001f8c:    6008        .`      STR      r0,[r1,#0]
;;;312    		LL_TIM_CC_DisableChannel(TIM4, LL_TIM_CHANNEL_CH3);	// configure TACHO events on channel 3
        0x08001f8e:    f44f7180    O..q    MOV      r1,#0x100
        0x08001f92:    4813        .H      LDR      r0,[pc,#76] ; [0x8001fe0] = 0x40000800
        0x08001f94:    f7fefce3    ....    BL       LL_TIM_CC_DisableChannel ; 0x800095e
        0x08001f98:    e00a        ..      B        0x8001fb0 ; do_fsm_move_end + 60
;;;313    	} else {
;;;314    		LL_TIM_DisableCounter(TIM2); // pause async timer
        0x08001f9a:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h
;;;1038     CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
        0x08001f9c:    f04f4080    O..@    MOV      r0,#0x40000000
        0x08001fa0:    6800        .h      LDR      r0,[r0,#0]
        0x08001fa2:    f0200001     ...    BIC      r0,r0,#1
        0x08001fa6:    f04f4180    O..A    MOV      r1,#0x40000000
        0x08001faa:    6008        .`      STR      r0,[r1,#0]
;;;1039   }
        0x08001fac:    bf00        ..      NOP      
        0x08001fae:    bf00        ..      NOP      
;;; .\..\Src\fsm.c
;;;317    	s->syncbase = 0; // reset syncbase to stop calling it from timer interrupt
        0x08001fb0:    2000        .       MOVS     r0,#0
        0x08001fb2:    6160        `a      STR      r0,[r4,#0x14]
;;;318    
;;;319      MOTOR_Z_Disable(); 									//disable motor later on next tacho event (or after some ticks count?) to completely process last step
        0x08001fb4:    f2402002    @..     MOV      r0,#0x202
        0x08001fb8:    490a        .I      LDR      r1,[pc,#40] ; [0x8001fe4] = 0x40010c14
        0x08001fba:    6008        .`      STR      r0,[r1,#0]
;;;320      MOTOR_X_Disable(); 									//disable motor later on next tacho event (or after some ticks count?) to completely process last step
        0x08001fbc:    490a        .I      LDR      r1,[pc,#40] ; [0x8001fe8] = 0x40010814
        0x08001fbe:    6008        .`      STR      r0,[r1,#0]
;;;321    //	feed_direction = feed_direction == feed_direction_left ? feed_direction_right : feed_direction_left;
;;;322    	feed_direction = !feed_direction; 					//autochange feed direction
        0x08001fc0:    480a        .H      LDR      r0,[pc,#40] ; [0x8001fec] = 0x2000007d
        0x08001fc2:    7800        .x      LDRB     r0,[r0,#0]
        0x08001fc4:    f0800001    ....    EOR      r0,r0,#1
        0x08001fc8:    4908        .I      LDR      r1,[pc,#32] ; [0x8001fec] = 0x2000007d
        0x08001fca:    7008        .p      STRB     r0,[r1,#0]
;;;323    	menu_changed = 1; 													//update menu
        0x08001fcc:    2001        .       MOVS     r0,#1
        0x08001fce:    4908        .I      LDR      r1,[pc,#32] ; [0x8001ff0] = 0x20000080
        0x08001fd0:    6008        .`      STR      r0,[r1,#0]
;;;324    	s->function = do_fsm_wait_sclick;
        0x08001fd2:    4808        .H      LDR      r0,[pc,#32] ; [0x8001ff4] = 0x80021b9
        0x08001fd4:    6020         `      STR      r0,[r4,#0]
;;;325    
;;;326    //	z_axis.current_pos = 0;
;;;327    }
        0x08001fd6:    bd10        ..      POP      {r4,pc}
    $d
        0x08001fd8:    40000400    ...@    DCD    1073742848
        0x08001fdc:    42010180    ...B    DCD    1107362176
        0x08001fe0:    40000800    ...@    DCD    1073743872
        0x08001fe4:    40010c14    ...@    DCD    1073810452
        0x08001fe8:    40010814    ...@    DCD    1073809428
        0x08001fec:    2000007d    }..     DCD    536871037
        0x08001ff0:    20000080    ...     DCD    536871040
        0x08001ff4:    080021b9    .!..    DCD    134226361
    $t
    i.do_fsm_move_start
    do_fsm_move_start
;;; .\..\Src\fsm.c (218)
        0x08001ff8:    b510        ..      PUSH     {r4,lr}
        0x08001ffa:    4604        .F      MOV      r4,r0
;;;219    	if(s->sync && !s->f_tacho){
        0x08001ffc:    7c20         |      LDRB     r0,[r4,#0x10]
        0x08001ffe:    b168        h.      CBZ      r0,0x800201c ; do_fsm_move_start + 36
        0x08002000:    7ba0        .{      LDRB     r0,[r4,#0xe]
        0x08002002:    b958        X.      CBNZ     r0,0x800201c ; do_fsm_move_start + 36
;;;220    		s->function = do_fsm_move_start;// return here from interrupt when TACHO event
        0x08002004:    f2af000f    ....    ADR      r0,{pc}-0xb ; 0x8001ff9
        0x08002008:    6020         `      STR      r0,[r4,#0]
;;;221    		// enable and wait tacho event on spindle encoder
;;;222    		LL_TIM_CC_EnableChannel(TIM4, LL_TIM_CHANNEL_CH3);	// configure TACHO events on channel 3
        0x0800200a:    f44f7080    O..p    MOV      r0,#0x100
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h
;;;1490     SET_BIT(TIMx->CCER, Channels);
        0x0800200e:    4929        )I      LDR      r1,[pc,#164] ; [0x80020b4] = 0x40000800
        0x08002010:    6a09        .j      LDR      r1,[r1,#0x20]
        0x08002012:    4301        .C      ORRS     r1,r1,r0
        0x08002014:    4a27        'J      LDR      r2,[pc,#156] ; [0x80020b4] = 0x40000800
        0x08002016:    6211        .b      STR      r1,[r2,#0x20]
;;;1491   }
        0x08002018:    bf00        ..      NOP      
        0x0800201a:    bd10        ..      POP      {r4,pc}
;;; .\..\Src\fsm.c
;;;226    	if(s->f_tacho || !s->sync) { // if tacho event or we going to start back feed to initial position with async clock
        0x0800201c:    7ba0        .{      LDRB     r0,[r4,#0xe]
        0x0800201e:    b910        ..      CBNZ     r0,0x8002026 ; do_fsm_move_start + 46
        0x08002020:    7c20         |      LDRB     r0,[r4,#0x10]
        0x08002022:    2800        .(      CMP      r0,#0
        0x08002024:    d144        D.      BNE      0x80020b0 ; do_fsm_move_start + 184
;;;227    		LL_TIM_SetSlaveMode(TIM3, LL_TIM_SLAVEMODE_DISABLED);
        0x08002026:    2100        .!      MOVS     r1,#0
        0x08002028:    4823        #H      LDR      r0,[pc,#140] ; [0x80020b8] = 0x40000400
        0x0800202a:    f7fefe66    ..f.    BL       LL_TIM_SetSlaveMode ; 0x8000cfa
;;;228    		if(s->sync && s->f_tacho) {
        0x0800202e:    7c20         |      LDRB     r0,[r4,#0x10]
        0x08002030:    b1a0        ..      CBZ      r0,0x800205c ; do_fsm_move_start + 100
        0x08002032:    7ba0        .{      LDRB     r0,[r4,#0xe]
        0x08002034:    b190        ..      CBZ      r0,0x800205c ; do_fsm_move_start + 100
;;;229    			s->function = do_fsm_ramp_up;
        0x08002036:    4821        !H      LDR      r0,[pc,#132] ; [0x80020bc] = 0x8002155
        0x08002038:    6020         `      STR      r0,[r4,#0]
;;;230    			s->async_z = 0;
        0x0800203a:    2000        .       MOVS     r0,#0
        0x0800203c:    6060        ``      STR      r0,[r4,#4]
;;;231    			s->syncbase = TIM4; 									// sync with spindle
        0x0800203e:    481d        .H      LDR      r0,[pc,#116] ; [0x80020b4] = 0x40000800
        0x08002040:    6160        `a      STR      r0,[r4,#0x14]
;;;232    
;;;233    			LL_TIM_SetTriggerInput(TIM3, LL_TIM_TS_ITR3); 				//trigger by spindle encoder timer TIM4(sync mode)
        0x08002042:    2130        0!      MOVS     r1,#0x30
        0x08002044:    481c        .H      LDR      r0,[pc,#112] ; [0x80020b8] = 0x40000400
        0x08002046:    f7fefe64    ..d.    BL       LL_TIM_SetTriggerInput ; 0x8000d12
;;;234    
;;;235    // disable TACHO events, we dont need'em until next start			
;;;236    			LL_TIM_CC_DisableChannel(TIM4, LL_TIM_CHANNEL_CH3);	// configure TACHO events on channel 3
        0x0800204a:    f44f7180    O..q    MOV      r1,#0x100
        0x0800204e:    4819        .H      LDR      r0,[pc,#100] ; [0x80020b4] = 0x40000800
        0x08002050:    f7fefc85    ....    BL       LL_TIM_CC_DisableChannel ; 0x800095e
;;;237    			enable_encoder_ticks(); 									// enable thread specific interrupt controlled by Q824set
        0x08002054:    2001        .       MOVS     r0,#1
        0x08002056:    491a        .I      LDR      r1,[pc,#104] ; [0x80020c0] = 0x42010180
        0x08002058:    6008        .`      STR      r0,[r1,#0]
        0x0800205a:    e014        ..      B        0x8002086 ; do_fsm_move_start + 142
;;;238    		} else {
;;;239    			s->function = do_fsm_ramp_up_async;
        0x0800205c:    4819        .H      LDR      r0,[pc,#100] ; [0x80020c4] = 0x8002179
        0x0800205e:    6020         `      STR      r0,[r4,#0]
;;;240    			s->async_z = 1;
        0x08002060:    2001        .       MOVS     r0,#1
        0x08002062:    6060        ``      STR      r0,[r4,#4]
;;;241    			s->syncbase = TIM2; 									// sync with internal clock source(virtual spindle, "async" to main spindle)
        0x08002064:    0780        ..      LSLS     r0,r0,#30
        0x08002066:    6160        `a      STR      r0,[r4,#0x14]
;;;242    
;;;243    			LL_TIM_SetTriggerInput(TIM3, LL_TIM_TS_ITR1); 				//trigger by TIM2(async mode)
        0x08002068:    2110        .!      MOVS     r1,#0x10
        0x0800206a:    4813        .H      LDR      r0,[pc,#76] ; [0x80020b8] = 0x40000400
        0x0800206c:    f7fefe51    ..Q.    BL       LL_TIM_SetTriggerInput ; 0x8000d12
;;;244    			LL_TIM_EnableCounter(TIM2); /* Enable counter */
        0x08002070:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h
;;;1027     SET_BIT(TIMx->CR1, TIM_CR1_CEN);
        0x08002072:    f04f4080    O..@    MOV      r0,#0x40000000
        0x08002076:    6800        .h      LDR      r0,[r0,#0]
        0x08002078:    f0400001    @...    ORR      r0,r0,#1
        0x0800207c:    f04f4180    O..A    MOV      r1,#0x40000000
        0x08002080:    6008        .`      STR      r0,[r1,#0]
;;;1028   }
        0x08002082:    bf00        ..      NOP      
        0x08002084:    bf00        ..      NOP      
;;; .\..\Src\fsm.c
;;;247    		MOTOR_Z_AllowPulse();
        0x08002086:    2001        .       MOVS     r0,#1
        0x08002088:    490b        .I      LDR      r1,[pc,#44] ; [0x80020b8] = 0x40000400
        0x0800208a:    313c        <1      ADDS     r1,r1,#0x3c
        0x0800208c:    6008        .`      STR      r0,[r1,#0]
;;;248    		MOTOR_X_AllowPulse();
        0x0800208e:    490a        .I      LDR      r1,[pc,#40] ; [0x80020b8] = 0x40000400
        0x08002090:    3134        41      ADDS     r1,r1,#0x34
        0x08002092:    6008        .`      STR      r0,[r1,#0]
;;;249    		LL_TIM_SetSlaveMode(TIM3, LL_TIM_SLAVEMODE_TRIGGER);
        0x08002094:    2106        .!      MOVS     r1,#6
        0x08002096:    4808        .H      LDR      r0,[pc,#32] ; [0x80020b8] = 0x40000400
        0x08002098:    f7fefe2f    ../.    BL       LL_TIM_SetSlaveMode ; 0x8000cfa
;;;250    		s->syncbase->ARR = 1; 					// start stepper motor ramp up procedure immediately after tacho event
        0x0800209c:    2001        .       MOVS     r0,#1
        0x0800209e:    6961        ai      LDR      r1,[r4,#0x14]
        0x080020a0:    62c8        .b      STR      r0,[r1,#0x2c]
;;;251    		LL_TIM_GenerateEvent_UPDATE(s->syncbase); /* Force update generation */
        0x080020a2:    6960        `i      LDR      r0,[r4,#0x14]
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h
;;;3709     SET_BIT(TIMx->EGR, TIM_EGR_UG);
        0x080020a4:    6941        Ai      LDR      r1,[r0,#0x14]
        0x080020a6:    f0410101    A...    ORR      r1,r1,#1
        0x080020aa:    6141        Aa      STR      r1,[r0,#0x14]
;;;3710   }
        0x080020ac:    bf00        ..      NOP      
        0x080020ae:    bf00        ..      NOP      
;;; .\..\Src\fsm.c
;;;253    }
        0x080020b0:    bf00        ..      NOP      
        0x080020b2:    e7b2        ..      B        0x800201a ; do_fsm_move_start + 34
    $d
        0x080020b4:    40000800    ...@    DCD    1073743872
        0x080020b8:    40000400    ...@    DCD    1073742848
        0x080020bc:    08002155    U!..    DCD    134226261
        0x080020c0:    42010180    ...B    DCD    1107362176
        0x080020c4:    08002179    y!..    DCD    134226297
    $t
    i.do_fsm_ramp_down
    do_fsm_ramp_down
;;;254    
;;;255    void do_fsm_ramp_up(state_t* s)
;;;256    {
;;;257    	z_axis.current_pos++;
;;;258    	if(z_axis_ramp_up2(s)) {
;;;259    		s->function = do_fsm_move;
;;;260    	}
;;;261    }
;;;262    
;;;263    void do_fsm_move(state_t* s)
;;;264    {
;;;265    //	if(s->spindle_dir)	z_axis.current_pos++;
;;;266    //	else z_axis.current_pos--;
;;;267    	if( ++z_axis.current_pos <= ( z_axis.end_pos - z_axis.ramp_step ) ) { // when end_pos is zero, end_pos-ramp_step= 4294967296 - ramp_step, so it will be much more lager then current_pos
;;;268    		z_axis_move2(s);
;;;269    	} else {
;;;270    		if(z_axis_ramp_down2(s)) {
;;;271    			if(z_axis.end_pos != z_axis.current_pos) {
;;;272    				z_axis.end_pos = z_axis.current_pos;
;;;273    			}
;;;274    			s->function = do_fsm_move_end;
;;;275    		}
;;;276    		s->function = do_fsm_ramp_down;
;;;277    	}
;;;278    }
;;;279    
;;;280    void do_long_press_end_callback(state_t* s)          // direct movement: first pass, thread recording: long press release callback
;;;281    {
;;;282    	//  1/2             2,( 1/4  4  ).
;;;283    	//                 ,
;;;284    	//        .
;;;285    	if(z_axis.end_pos == 0) //s->sync?
;;;286    		z_axis.end_pos = ( z_axis.ramp_step + z_axis.current_pos ) | (step_divider - 1);
;;;287    	s->function = do_fsm_move;
;;;288    	do_fsm_move(s);
;;;289    }
;;;290    
;;;291    
;;;292    void do_fsm_ramp_down(state_t* s)
;;;293    {
        0x080020c8:    b500        ..      PUSH     {lr}
        0x080020ca:    4603        .F      MOV      r3,r0
;;;294    //	if(s->spindle_dir)	
;;;295    		z_axis.current_pos++;
        0x080020cc:    480a        .H      LDR      r0,[pc,#40] ; [0x80020f8] = 0x20000958
        0x080020ce:    6800        .h      LDR      r0,[r0,#0]
        0x080020d0:    1c40        @.      ADDS     r0,r0,#1
        0x080020d2:    4909        .I      LDR      r1,[pc,#36] ; [0x80020f8] = 0x20000958
        0x080020d4:    6008        .`      STR      r0,[r1,#0]
;;;296    //	else 
;;;297    //		z_axis.current_pos--;
;;;298    	if(z_axis_ramp_down2(s)) {
        0x080020d6:    4618        .F      MOV      r0,r3
        0x080020d8:    f000fb96    ....    BL       z_axis_ramp_down2 ; 0x8002808
        0x080020dc:    b158        X.      CBZ      r0,0x80020f6 ; do_fsm_ramp_down + 46
;;;299    		if(z_axis.end_pos != z_axis.current_pos) {
        0x080020de:    4806        .H      LDR      r0,[pc,#24] ; [0x80020f8] = 0x20000958
        0x080020e0:    6840        @h      LDR      r0,[r0,#4]
        0x080020e2:    4905        .I      LDR      r1,[pc,#20] ; [0x80020f8] = 0x20000958
        0x080020e4:    6809        .h      LDR      r1,[r1,#0]
        0x080020e6:    4288        .B      CMP      r0,r1
        0x080020e8:    d003        ..      BEQ      0x80020f2 ; do_fsm_ramp_down + 42
;;;300    			z_axis.end_pos = z_axis.current_pos;
        0x080020ea:    4803        .H      LDR      r0,[pc,#12] ; [0x80020f8] = 0x20000958
        0x080020ec:    6800        .h      LDR      r0,[r0,#0]
        0x080020ee:    4902        .I      LDR      r1,[pc,#8] ; [0x80020f8] = 0x20000958
        0x080020f0:    6048        H`      STR      r0,[r1,#4]
;;;301    		}
;;;302    		s->function = do_fsm_move_end;
        0x080020f2:    4802        .H      LDR      r0,[pc,#8] ; [0x80020fc] = 0x8001f75
        0x080020f4:    6018        .`      STR      r0,[r3,#0]
;;;303    	}
;;;304    }
        0x080020f6:    bd00        ..      POP      {pc}
    $d
        0x080020f8:    20000958    X..     DCD    536873304
        0x080020fc:    08001f75    u...    DCD    134225781
    $t
    i.do_fsm_ramp_down_async
    do_fsm_ramp_down_async
;;;305    
;;;306    void do_fsm_move_end(state_t* s){
;;;307    	s->async_z = 0;
;;;308      LL_TIM_SetSlaveMode(TIM3, LL_TIM_SLAVEMODE_DISABLED);
;;;309    //	MOTOR_Z_BlockPulse();
;;;310    	if (s->sync) {
;;;311    		disable_encoder_ticks(); 										//reset interrupt for encoder ticks, only tacho todo async mode not compatible now
;;;312    		LL_TIM_CC_DisableChannel(TIM4, LL_TIM_CHANNEL_CH3);	// configure TACHO events on channel 3
;;;313    	} else {
;;;314    		LL_TIM_DisableCounter(TIM2); // pause async timer
;;;315    //		LL_TIM_DisableIT_UPDATE(TIM2);
;;;316    	}
;;;317    	s->syncbase = 0; // reset syncbase to stop calling it from timer interrupt
;;;318    
;;;319      MOTOR_Z_Disable(); 									//disable motor later on next tacho event (or after some ticks count?) to completely process last step
;;;320      MOTOR_X_Disable(); 									//disable motor later on next tacho event (or after some ticks count?) to completely process last step
;;;321    //	feed_direction = feed_direction == feed_direction_left ? feed_direction_right : feed_direction_left;
;;;322    	feed_direction = !feed_direction; 					//autochange feed direction
;;;323    	menu_changed = 1; 													//update menu
;;;324    	s->function = do_fsm_wait_sclick;
;;;325    
;;;326    //	z_axis.current_pos = 0;
;;;327    }
;;;328    
;;;329    
;;;330    _Bool z_axis_ramp_up2(state_t* s)
;;;331    {
;;;332    	const fixedptu  set_with_fract = sync_ramp_profile[z_axis.ramp_step] << 24;
;;;333    	if(z_axis.Q824set > set_with_fract || z_axis.ramp_step == sync_ramp_profile_len) { 	// reach desired speed or end of ramp map
;;;334    		s->syncbase->ARR = fixedpt_toint(z_axis.Q824set) - 1; 			// update register ARR
;;;335    //		s->syncbase->EGR |= TIM_EGR_UG;
;;;336    		z_axis.fract_part = fixedpt_fracpart(z_axis.Q824set); 								// save fract part for future use on next step
;;;337    //		z_axis.end_minus_ramp_delta =
;;;338    		return true;
;;;339    	} else {
;;;340    		z_axis.ramp_step++;
;;;341    		s->syncbase->ARR = fixedpt_toint(set_with_fract) - 1; 			// update register ARR
;;;342    //		s->syncbase->EGR |= TIM_EGR_UG;
;;;343    //		z_axis.fract_part = fixedpt_fracpart( set_with_fract ); 						// save fract part for future use on next step
;;;344    	}
;;;345    	return false;
;;;346    }
;;;347    
;;;348    _Bool z_axis_ramp_down2(state_t* s)
;;;349    {
;;;350    	if (z_axis.ramp_step == 0)
;;;351    		return true;
;;;352    //	const fixedptu set_with_fract = ramp2[--z_axis.ramp_step] << 24;
;;;353    //	s->syncbase->ARR = fixedpt_toint(set_with_fract) - 1; // update register ARR
;;;354    
;;;355    	s->syncbase->ARR = sync_ramp_profile[--z_axis.ramp_step];
;;;356    	//	s->syncbase->EGR |= TIM_EGR_UG;
;;;357    //	z_axis.fract_part = fixedpt_fracpart( set_with_fract ); // save fract part for future use on next step
;;;358    	if(z_axis.ramp_step == 0)
;;;359    		return true;
;;;360    	return false;
;;;361    }
;;;362    
;;;363    void z_axis_move2(state_t* s)
;;;364    {
;;;365    	const fixedptu set_with_fract = fixedpt_add(z_axis.Q824set, z_axis.fract_part); // calculate new step delay with fract from previous step
;;;366    	s->syncbase->ARR = fixedpt_toint(set_with_fract) - 1; // update register ARR
;;;367    	s->syncbase->CNT = 0;
;;;368    	s->syncbase->EGR |= TIM_EGR_UG;
;;;369    	z_axis.fract_part = fixedpt_fracpart( set_with_fract ); // save fract part for future use on next step
;;;370    }
;;;371    
;;;372    
;;;373    
;;;374    
;;;375    
;;;376    //------------------------------------ ASYNC block -----------------------------------
;;;377    //------------------------------------ ASYNC block -----------------------------------
;;;378    //------------------------------------ ASYNC block -----------------------------------
;;;379    void do_fsm_ramp_up_async(state_t* s)
;;;380    {
;;;381    //	MOTOR_Z_SetPulse();
;;;382    	z_axis.current_pos++;
;;;383    	const uint8_t z_arr = async_ramp_profile[z_axis.ramp_step];
;;;384    	if(z_arr < slew_speed_period) { 	// reach desired speed
;;;385    		s->z_period = slew_speed_period;
;;;386    		s->function = do_fsm_move_async;
;;;387    	} else {
;;;388    		z_axis.ramp_step++;
;;;389    		s->z_period = z_arr;
;;;390    	}
;;;391    }
;;;392    
;;;393    void do_fsm_move_async(state_t* s)
;;;394    {
;;;395    	// todo precalculate delta: z_axis.end_pos - z_axis.ramp_step
;;;396    	if( ++z_axis.current_pos < ( z_axis.end_pos - z_axis.ramp_step ) ) { // when end_pos is zero, end_pos-ramp_step= 4294967296 - ramp_step, so it will be much more lager then current_pos
;;;397    		s->z_period = slew_speed_period;
;;;398    	} else {
;;;399    		s->function = do_fsm_ramp_down_async;
;;;400    	}
;;;401    }
;;;402    
;;;403    void do_fsm_ramp_down_async(state_t* s)
;;;404    {
;;;405    //	MOTOR_Z_SetPulse();
;;;406    	z_axis.current_pos++;
        0x08002100:    4911        .I      LDR      r1,[pc,#68] ; [0x8002148] = 0x20000958
        0x08002102:    6809        .h      LDR      r1,[r1,#0]
        0x08002104:    1c49        I.      ADDS     r1,r1,#1
        0x08002106:    4a10        .J      LDR      r2,[pc,#64] ; [0x8002148] = 0x20000958
        0x08002108:    6011        .`      STR      r1,[r2,#0]
;;;407    
;;;408    	if (--z_axis.ramp_step != 0) {
        0x0800210a:    4611        .F      MOV      r1,r2
        0x0800210c:    f8911028    ..(.    LDRB     r1,[r1,#0x28]
        0x08002110:    1e49        I.      SUBS     r1,r1,#1
        0x08002112:    b2c9        ..      UXTB     r1,r1
        0x08002114:    f8821028    ..(.    STRB     r1,[r2,#0x28]
        0x08002118:    b131        1.      CBZ      r1,0x8002128 ; do_fsm_ramp_down_async + 40
;;;409    		s->z_period = async_ramp_profile[z_axis.ramp_step];
        0x0800211a:    4611        .F      MOV      r1,r2
        0x0800211c:    f8911028    ..(.    LDRB     r1,[r1,#0x28]
        0x08002120:    4a0a        .J      LDR      r2,[pc,#40] ; [0x800214c] = 0x20000028
        0x08002122:    5c51        Q\      LDRB     r1,[r2,r1]
        0x08002124:    7301        .s      STRB     r1,[r0,#0xc]
        0x08002126:    e00d        ..      B        0x8002144 ; do_fsm_ramp_down_async + 68
;;;410    	} else {
;;;411    // for last step there is no need to wail long, motor can be start to desabled after 145 processor ticks, so with prescaler =145 and more ARR = 1 is enought
;;;412    		s->z_period = 1; 
        0x08002128:    2101        .!      MOVS     r1,#1
        0x0800212a:    7301        .s      STRB     r1,[r0,#0xc]
;;;413    		if(z_axis.end_pos != z_axis.current_pos) {
        0x0800212c:    4906        .I      LDR      r1,[pc,#24] ; [0x8002148] = 0x20000958
        0x0800212e:    6849        Ih      LDR      r1,[r1,#4]
        0x08002130:    4a05        .J      LDR      r2,[pc,#20] ; [0x8002148] = 0x20000958
        0x08002132:    6812        .h      LDR      r2,[r2,#0]
        0x08002134:    4291        .B      CMP      r1,r2
        0x08002136:    d003        ..      BEQ      0x8002140 ; do_fsm_ramp_down_async + 64
;;;414    			z_axis.end_pos = z_axis.current_pos;
        0x08002138:    4903        .I      LDR      r1,[pc,#12] ; [0x8002148] = 0x20000958
        0x0800213a:    6809        .h      LDR      r1,[r1,#0]
        0x0800213c:    4a02        .J      LDR      r2,[pc,#8] ; [0x8002148] = 0x20000958
        0x0800213e:    6051        Q`      STR      r1,[r2,#4]
;;;415    		}
;;;416    		s->function = do_fsm_move_end;
        0x08002140:    4903        .I      LDR      r1,[pc,#12] ; [0x8002150] = 0x8001f75
        0x08002142:    6001        .`      STR      r1,[r0,#0]
;;;417    	}
;;;418    }
        0x08002144:    4770        pG      BX       lr
    $d
        0x08002146:    0000        ..      DCW    0
        0x08002148:    20000958    X..     DCD    536873304
        0x0800214c:    20000028    (..     DCD    536870952
        0x08002150:    08001f75    u...    DCD    134225781
    $t
    i.do_fsm_ramp_up
    do_fsm_ramp_up
;;; .\..\Src\fsm.c (256)
        0x08002154:    b510        ..      PUSH     {r4,lr}
        0x08002156:    4604        .F      MOV      r4,r0
;;;257    	z_axis.current_pos++;
        0x08002158:    4805        .H      LDR      r0,[pc,#20] ; [0x8002170] = 0x20000958
        0x0800215a:    6800        .h      LDR      r0,[r0,#0]
        0x0800215c:    1c40        @.      ADDS     r0,r0,#1
        0x0800215e:    4904        .I      LDR      r1,[pc,#16] ; [0x8002170] = 0x20000958
        0x08002160:    6008        .`      STR      r0,[r1,#0]
;;;258    	if(z_axis_ramp_up2(s)) {
        0x08002162:    4620         F      MOV      r0,r4
        0x08002164:    f000fb70    ..p.    BL       z_axis_ramp_up2 ; 0x8002848
        0x08002168:    b108        ..      CBZ      r0,0x800216e ; do_fsm_ramp_up + 26
;;;259    		s->function = do_fsm_move;
        0x0800216a:    4802        .H      LDR      r0,[pc,#8] ; [0x8002174] = 0x8001eed
        0x0800216c:    6020         `      STR      r0,[r4,#0]
;;;260    	}
;;;261    }
        0x0800216e:    bd10        ..      POP      {r4,pc}
    $d
        0x08002170:    20000958    X..     DCD    536873304
        0x08002174:    08001eed    ....    DCD    134225645
    $t
    i.do_fsm_ramp_up_async
    do_fsm_ramp_up_async
;;;262    
;;;263    void do_fsm_move(state_t* s)
;;;264    {
;;;265    //	if(s->spindle_dir)	z_axis.current_pos++;
;;;266    //	else z_axis.current_pos--;
;;;267    	if( ++z_axis.current_pos <= ( z_axis.end_pos - z_axis.ramp_step ) ) { // when end_pos is zero, end_pos-ramp_step= 4294967296 - ramp_step, so it will be much more lager then current_pos
;;;268    		z_axis_move2(s);
;;;269    	} else {
;;;270    		if(z_axis_ramp_down2(s)) {
;;;271    			if(z_axis.end_pos != z_axis.current_pos) {
;;;272    				z_axis.end_pos = z_axis.current_pos;
;;;273    			}
;;;274    			s->function = do_fsm_move_end;
;;;275    		}
;;;276    		s->function = do_fsm_ramp_down;
;;;277    	}
;;;278    }
;;;279    
;;;280    void do_long_press_end_callback(state_t* s)          // direct movement: first pass, thread recording: long press release callback
;;;281    {
;;;282    	//  1/2             2,( 1/4  4  ).
;;;283    	//                 ,
;;;284    	//        .
;;;285    	if(z_axis.end_pos == 0) //s->sync?
;;;286    		z_axis.end_pos = ( z_axis.ramp_step + z_axis.current_pos ) | (step_divider - 1);
;;;287    	s->function = do_fsm_move;
;;;288    	do_fsm_move(s);
;;;289    }
;;;290    
;;;291    
;;;292    void do_fsm_ramp_down(state_t* s)
;;;293    {
;;;294    //	if(s->spindle_dir)	
;;;295    		z_axis.current_pos++;
;;;296    //	else 
;;;297    //		z_axis.current_pos--;
;;;298    	if(z_axis_ramp_down2(s)) {
;;;299    		if(z_axis.end_pos != z_axis.current_pos) {
;;;300    			z_axis.end_pos = z_axis.current_pos;
;;;301    		}
;;;302    		s->function = do_fsm_move_end;
;;;303    	}
;;;304    }
;;;305    
;;;306    void do_fsm_move_end(state_t* s){
;;;307    	s->async_z = 0;
;;;308      LL_TIM_SetSlaveMode(TIM3, LL_TIM_SLAVEMODE_DISABLED);
;;;309    //	MOTOR_Z_BlockPulse();
;;;310    	if (s->sync) {
;;;311    		disable_encoder_ticks(); 										//reset interrupt for encoder ticks, only tacho todo async mode not compatible now
;;;312    		LL_TIM_CC_DisableChannel(TIM4, LL_TIM_CHANNEL_CH3);	// configure TACHO events on channel 3
;;;313    	} else {
;;;314    		LL_TIM_DisableCounter(TIM2); // pause async timer
;;;315    //		LL_TIM_DisableIT_UPDATE(TIM2);
;;;316    	}
;;;317    	s->syncbase = 0; // reset syncbase to stop calling it from timer interrupt
;;;318    
;;;319      MOTOR_Z_Disable(); 									//disable motor later on next tacho event (or after some ticks count?) to completely process last step
;;;320      MOTOR_X_Disable(); 									//disable motor later on next tacho event (or after some ticks count?) to completely process last step
;;;321    //	feed_direction = feed_direction == feed_direction_left ? feed_direction_right : feed_direction_left;
;;;322    	feed_direction = !feed_direction; 					//autochange feed direction
;;;323    	menu_changed = 1; 													//update menu
;;;324    	s->function = do_fsm_wait_sclick;
;;;325    
;;;326    //	z_axis.current_pos = 0;
;;;327    }
;;;328    
;;;329    
;;;330    _Bool z_axis_ramp_up2(state_t* s)
;;;331    {
;;;332    	const fixedptu  set_with_fract = sync_ramp_profile[z_axis.ramp_step] << 24;
;;;333    	if(z_axis.Q824set > set_with_fract || z_axis.ramp_step == sync_ramp_profile_len) { 	// reach desired speed or end of ramp map
;;;334    		s->syncbase->ARR = fixedpt_toint(z_axis.Q824set) - 1; 			// update register ARR
;;;335    //		s->syncbase->EGR |= TIM_EGR_UG;
;;;336    		z_axis.fract_part = fixedpt_fracpart(z_axis.Q824set); 								// save fract part for future use on next step
;;;337    //		z_axis.end_minus_ramp_delta =
;;;338    		return true;
;;;339    	} else {
;;;340    		z_axis.ramp_step++;
;;;341    		s->syncbase->ARR = fixedpt_toint(set_with_fract) - 1; 			// update register ARR
;;;342    //		s->syncbase->EGR |= TIM_EGR_UG;
;;;343    //		z_axis.fract_part = fixedpt_fracpart( set_with_fract ); 						// save fract part for future use on next step
;;;344    	}
;;;345    	return false;
;;;346    }
;;;347    
;;;348    _Bool z_axis_ramp_down2(state_t* s)
;;;349    {
;;;350    	if (z_axis.ramp_step == 0)
;;;351    		return true;
;;;352    //	const fixedptu set_with_fract = ramp2[--z_axis.ramp_step] << 24;
;;;353    //	s->syncbase->ARR = fixedpt_toint(set_with_fract) - 1; // update register ARR
;;;354    
;;;355    	s->syncbase->ARR = sync_ramp_profile[--z_axis.ramp_step];
;;;356    	//	s->syncbase->EGR |= TIM_EGR_UG;
;;;357    //	z_axis.fract_part = fixedpt_fracpart( set_with_fract ); // save fract part for future use on next step
;;;358    	if(z_axis.ramp_step == 0)
;;;359    		return true;
;;;360    	return false;
;;;361    }
;;;362    
;;;363    void z_axis_move2(state_t* s)
;;;364    {
;;;365    	const fixedptu set_with_fract = fixedpt_add(z_axis.Q824set, z_axis.fract_part); // calculate new step delay with fract from previous step
;;;366    	s->syncbase->ARR = fixedpt_toint(set_with_fract) - 1; // update register ARR
;;;367    	s->syncbase->CNT = 0;
;;;368    	s->syncbase->EGR |= TIM_EGR_UG;
;;;369    	z_axis.fract_part = fixedpt_fracpart( set_with_fract ); // save fract part for future use on next step
;;;370    }
;;;371    
;;;372    
;;;373    
;;;374    
;;;375    
;;;376    //------------------------------------ ASYNC block -----------------------------------
;;;377    //------------------------------------ ASYNC block -----------------------------------
;;;378    //------------------------------------ ASYNC block -----------------------------------
;;;379    void do_fsm_ramp_up_async(state_t* s)
;;;380    {
;;;381    //	MOTOR_Z_SetPulse();
;;;382    	z_axis.current_pos++;
        0x08002178:    4a0c        .J      LDR      r2,[pc,#48] ; [0x80021ac] = 0x20000958
        0x0800217a:    6812        .h      LDR      r2,[r2,#0]
        0x0800217c:    1c52        R.      ADDS     r2,r2,#1
        0x0800217e:    4b0b        .K      LDR      r3,[pc,#44] ; [0x80021ac] = 0x20000958
        0x08002180:    601a        .`      STR      r2,[r3,#0]
;;;383    	const uint8_t z_arr = async_ramp_profile[z_axis.ramp_step];
        0x08002182:    461a        .F      MOV      r2,r3
        0x08002184:    f8922028    ..(     LDRB     r2,[r2,#0x28]
        0x08002188:    4b09        .K      LDR      r3,[pc,#36] ; [0x80021b0] = 0x20000028
        0x0800218a:    5c99        .\      LDRB     r1,[r3,r2]
;;;384    	if(z_arr < slew_speed_period) { 	// reach desired speed
        0x0800218c:    2932        2)      CMP      r1,#0x32
        0x0800218e:    da04        ..      BGE      0x800219a ; do_fsm_ramp_up_async + 34
;;;385    		s->z_period = slew_speed_period;
        0x08002190:    2232        2"      MOVS     r2,#0x32
        0x08002192:    7302        .s      STRB     r2,[r0,#0xc]
;;;386    		s->function = do_fsm_move_async;
        0x08002194:    4a07        .J      LDR      r2,[pc,#28] ; [0x80021b4] = 0x8001f45
        0x08002196:    6002        .`      STR      r2,[r0,#0]
        0x08002198:    e007        ..      B        0x80021aa ; do_fsm_ramp_up_async + 50
;;;387    	} else {
;;;388    		z_axis.ramp_step++;
        0x0800219a:    4a04        .J      LDR      r2,[pc,#16] ; [0x80021ac] = 0x20000958
        0x0800219c:    f8922028    ..(     LDRB     r2,[r2,#0x28]
        0x080021a0:    1c52        R.      ADDS     r2,r2,#1
        0x080021a2:    4b02        .K      LDR      r3,[pc,#8] ; [0x80021ac] = 0x20000958
        0x080021a4:    f8832028    ..(     STRB     r2,[r3,#0x28]
;;;389    		s->z_period = z_arr;
        0x080021a8:    7301        .s      STRB     r1,[r0,#0xc]
;;;390    	}
;;;391    }
        0x080021aa:    4770        pG      BX       lr
    $d
        0x080021ac:    20000958    X..     DCD    536873304
        0x080021b0:    20000028    (..     DCD    536870952
        0x080021b4:    08001f45    E...    DCD    134225733
    $t
    i.do_fsm_wait_sclick
    do_fsm_wait_sclick
;;; .\..\Src\fsm.c (183)
        0x080021b8:    4770        pG      BX       lr
        0x080021ba:    0000        ..      MOVS     r0,r0
    i.do_long_press_end_callback
    do_long_press_end_callback
;;;184    
;;;185    void z_move(uint32_t direction, uint32_t length, bool sync, bool autostart){
;;;186    	MOTOR_X_Enable();
;;;187    	MOTOR_Z_Enable(); // time to wakeup motor from sleep is quite high(1.7ms), so enable it as soon as possible
;;;188    	LL_mDelay(2);
;;;189    
;;;190    	if(direction == feed_direction_left) {
;;;191    		feed_direction = feed_direction_left;
;;;192    		MOTOR_Z_Reverse();
;;;193    		MOTOR_X_Reverse();
;;;194    	} else {
;;;195    		feed_direction = feed_direction_right;
;;;196    		MOTOR_Z_Forward();
;;;197    		MOTOR_X_Forward();
;;;198    	}
;;;199    
;;;200    	state.sync = sync;
;;;201    	if(sync){
;;;202    		state.main_feed_direction = feed_direction;
;;;203    	}
;;;204    	
;;;205    	z_axis.current_pos = 0;
;;;206    	z_axis.end_pos = length;
;;;207    	if(z_axis.end_pos > 0){
;;;208    		z_axis.end_pos = z_axis.end_pos | (step_divider - 1); // to make sure that we'll not stop between full steps
;;;209    	} else {
;;;210    		state.sync = true;
;;;211    	}
;;;212    	
;;;213    	do_fsm_move_start(&state);
;;;214    
;;;215    }
;;;216    
;;;217    //---------------------------------------------------------------------------------------------
;;;218    void do_fsm_move_start(state_t* s){
;;;219    	if(s->sync && !s->f_tacho){
;;;220    		s->function = do_fsm_move_start;// return here from interrupt when TACHO event
;;;221    		// enable and wait tacho event on spindle encoder
;;;222    		LL_TIM_CC_EnableChannel(TIM4, LL_TIM_CHANNEL_CH3);	// configure TACHO events on channel 3
;;;223    		return;
;;;224    	}
;;;225    
;;;226    	if(s->f_tacho || !s->sync) { // if tacho event or we going to start back feed to initial position with async clock
;;;227    		LL_TIM_SetSlaveMode(TIM3, LL_TIM_SLAVEMODE_DISABLED);
;;;228    		if(s->sync && s->f_tacho) {
;;;229    			s->function = do_fsm_ramp_up;
;;;230    			s->async_z = 0;
;;;231    			s->syncbase = TIM4; 									// sync with spindle
;;;232    
;;;233    			LL_TIM_SetTriggerInput(TIM3, LL_TIM_TS_ITR3); 				//trigger by spindle encoder timer TIM4(sync mode)
;;;234    
;;;235    // disable TACHO events, we dont need'em until next start			
;;;236    			LL_TIM_CC_DisableChannel(TIM4, LL_TIM_CHANNEL_CH3);	// configure TACHO events on channel 3
;;;237    			enable_encoder_ticks(); 									// enable thread specific interrupt controlled by Q824set
;;;238    		} else {
;;;239    			s->function = do_fsm_ramp_up_async;
;;;240    			s->async_z = 1;
;;;241    			s->syncbase = TIM2; 									// sync with internal clock source(virtual spindle, "async" to main spindle)
;;;242    
;;;243    			LL_TIM_SetTriggerInput(TIM3, LL_TIM_TS_ITR1); 				//trigger by TIM2(async mode)
;;;244    			LL_TIM_EnableCounter(TIM2); /* Enable counter */
;;;245    		}
;;;246    
;;;247    		MOTOR_Z_AllowPulse();
;;;248    		MOTOR_X_AllowPulse();
;;;249    		LL_TIM_SetSlaveMode(TIM3, LL_TIM_SLAVEMODE_TRIGGER);
;;;250    		s->syncbase->ARR = 1; 					// start stepper motor ramp up procedure immediately after tacho event
;;;251    		LL_TIM_GenerateEvent_UPDATE(s->syncbase); /* Force update generation */
;;;252    	}	
;;;253    }
;;;254    
;;;255    void do_fsm_ramp_up(state_t* s)
;;;256    {
;;;257    	z_axis.current_pos++;
;;;258    	if(z_axis_ramp_up2(s)) {
;;;259    		s->function = do_fsm_move;
;;;260    	}
;;;261    }
;;;262    
;;;263    void do_fsm_move(state_t* s)
;;;264    {
;;;265    //	if(s->spindle_dir)	z_axis.current_pos++;
;;;266    //	else z_axis.current_pos--;
;;;267    	if( ++z_axis.current_pos <= ( z_axis.end_pos - z_axis.ramp_step ) ) { // when end_pos is zero, end_pos-ramp_step= 4294967296 - ramp_step, so it will be much more lager then current_pos
;;;268    		z_axis_move2(s);
;;;269    	} else {
;;;270    		if(z_axis_ramp_down2(s)) {
;;;271    			if(z_axis.end_pos != z_axis.current_pos) {
;;;272    				z_axis.end_pos = z_axis.current_pos;
;;;273    			}
;;;274    			s->function = do_fsm_move_end;
;;;275    		}
;;;276    		s->function = do_fsm_ramp_down;
;;;277    	}
;;;278    }
;;;279    
;;;280    void do_long_press_end_callback(state_t* s)          // direct movement: first pass, thread recording: long press release callback
;;;281    {
        0x080021bc:    b510        ..      PUSH     {r4,lr}
        0x080021be:    4604        .F      MOV      r4,r0
;;;282    	//  1/2             2,( 1/4  4  ).
;;;283    	//                 ,
;;;284    	//        .
;;;285    	if(z_axis.end_pos == 0) //s->sync?
        0x080021c0:    4809        .H      LDR      r0,[pc,#36] ; [0x80021e8] = 0x20000958
        0x080021c2:    6840        @h      LDR      r0,[r0,#4]
        0x080021c4:    b948        H.      CBNZ     r0,0x80021da ; do_long_press_end_callback + 30
;;;286    		z_axis.end_pos = ( z_axis.ramp_step + z_axis.current_pos ) | (step_divider - 1);
        0x080021c6:    4808        .H      LDR      r0,[pc,#32] ; [0x80021e8] = 0x20000958
        0x080021c8:    f8900028    ..(.    LDRB     r0,[r0,#0x28]
        0x080021cc:    4906        .I      LDR      r1,[pc,#24] ; [0x80021e8] = 0x20000958
        0x080021ce:    6809        .h      LDR      r1,[r1,#0]
        0x080021d0:    4408        .D      ADD      r0,r0,r1
        0x080021d2:    f0400001    @...    ORR      r0,r0,#1
        0x080021d6:    4904        .I      LDR      r1,[pc,#16] ; [0x80021e8] = 0x20000958
        0x080021d8:    6048        H`      STR      r0,[r1,#4]
;;;287    	s->function = do_fsm_move;
        0x080021da:    4804        .H      LDR      r0,[pc,#16] ; [0x80021ec] = 0x8001eed
        0x080021dc:    6020         `      STR      r0,[r4,#0]
;;;288    	do_fsm_move(s);
        0x080021de:    4620         F      MOV      r0,r4
        0x080021e0:    f7fffe84    ....    BL       do_fsm_move ; 0x8001eec
;;;289    }
        0x080021e4:    bd10        ..      POP      {r4,pc}
    $d
        0x080021e6:    0000        ..      DCW    0
        0x080021e8:    20000958    X..     DCD    536873304
        0x080021ec:    08001eed    ....    DCD    134225645
    $t
    i.init_buttons
    init_buttons
;;; .\..\Src\buttons.c
;;;11     void init_buttons(void){
        0x080021f0:    b510        ..      PUSH     {r4,lr}
;;;12     
;;;13     	bt[0].clk_mode = 10;
        0x080021f2:    200a        .       MOVS     r0,#0xa
        0x080021f4:    4906        .I      LDR      r1,[pc,#24] ; [0x8002210] = 0x20000934
        0x080021f6:    61c8        .a      STR      r0,[r1,#0x1c]
;;;14     	bt[0].GPIOx = BUTTON_1_GPIO_Port;
        0x080021f8:    4806        .H      LDR      r0,[pc,#24] ; [0x8002214] = 0x40010800
        0x080021fa:    6008        .`      STR      r0,[r1,#0]
;;;15     	bt[0].button_pin = BUTTON_1_Pin;
        0x080021fc:    4806        .H      LDR      r0,[pc,#24] ; [0x8002218] = 0x4010001
        0x080021fe:    6048        H`      STR      r0,[r1,#4]
;;;16     	bt[0].buttons = bt[0].buttons_mask = LL_GPIO_IsInputPinSet(bt[0].GPIOx,BUTTON_1_Pin); //bt[0].GPIOx->IDR & bt[0].button_pin;
        0x08002200:    6808        .h      LDR      r0,[r1,#0]
        0x08002202:    4905        .I      LDR      r1,[pc,#20] ; [0x8002218] = 0x4010001
        0x08002204:    f7fefa27    ..'.    BL       LL_GPIO_IsInputPinSet ; 0x8000656
        0x08002208:    4901        .I      LDR      r1,[pc,#4] ; [0x8002210] = 0x20000934
        0x0800220a:    6188        .a      STR      r0,[r1,#0x18]
        0x0800220c:    60c8        .`      STR      r0,[r1,#0xc]
;;;17     	return;
;;;18     	bt[1] = bt[0];
;;;19     	bt[1].clk_mode = 10;
;;;20     	bt[1].GPIOx = BUTTON_2_GPIO_Port;
;;;21     	bt[1].button_pin = BUTTON_2_Pin;
;;;22     	bt[1].buttons = bt[1].buttons_mask = bt[1].GPIOx->IDR & bt[1].button_pin;
;;;23     
;;;24     	if(device_ready == 1){
;;;25     //		read_sample_i2c(&i2c_device_logging.sample[i2c_device_logging.index]);		
;;;26     		reqest_sample_i2c_dma();
;;;27     //		while(ubTransferComplete == 0){
;;;28     //		}
;;;29     	}
;;;30     	bt[2].clk_mode = 10;
;;;31     	bt[2].button_pin = 0x02; // button_c code
;;;32     	bt[2].buttons = bt[2].buttons_mask = dma_data[5]&bt[2].button_pin; // = bt[1].GPIOx->IDR & bt[1].button_pin;
;;;33     	
;;;34     	bt[3].clk_mode = 10;
;;;35     	bt[3].button_pin = 0x01; // button_c code
;;;36     	bt[3].buttons = bt[3].buttons_mask = dma_data[5]&bt[3].button_pin; // = bt[1].GPIOx->IDR & bt[1].button_pin;
;;;37     
;;;38     }
        0x0800220e:    bd10        ..      POP      {r4,pc}
    $d
        0x08002210:    20000934    4..     DCD    536873268
        0x08002214:    40010800    ...@    DCD    1073809408
        0x08002218:    04010001    ....    DCD    67174401
    $t
    i.init_screen
    init_screen
;;; .\..\Src\screen.c
;;;10     void init_screen(I2C_TypeDef *hi2c){
        0x0800221c:    b510        ..      PUSH     {r4,lr}
        0x0800221e:    4604        .F      MOV      r4,r0
;;;11     	SSD1306_Init(hi2c);
        0x08002220:    4620         F      MOV      r0,r4
        0x08002222:    f7fffa7d    ..}.    BL       SSD1306_Init ; 0x8001720
;;;12     }
        0x08002226:    bd10        ..      POP      {r4,pc}
    i.main
    main
;;; .\../Src/main.c
;;;341    	rs = 11;
        0x08002228:    200b        .       MOVS     r0,#0xb
        0x0800222a:    4954        TI      LDR      r1,[pc,#336] ; [0x800237c] = 0x2000008c
        0x0800222c:    6008        .`      STR      r0,[r1,#0]
;;;342    //	z_axis.end_pos = 50;
;;;343    //	z_axis.Q824set = Thread_Info[Menu_Step].Q824;
;;;344    
;;;345    //	state.main_feed_direction = 1;
;;;346    
;;;347    	//	do_fsm_move_start(&state);
;;;348    	//	do_fsm_wait_tacho(&state);
;;;349    	
;;;350    //	TIM4_IRQHandler();
;;;351      /* USER CODE END 1 */
;;;352    
;;;353      /* MCU Configuration----------------------------------------------------------*/
;;;354    
;;;355      /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
;;;356      LL_Init();
        0x0800222e:    f7fefac1    ....    BL       LL_Init ; 0x80007b4
;;;357    
;;;358      /* USER CODE BEGIN Init */
;;;359      /* USER CODE END Init */
;;;360    
;;;361      /* Configure the system clock */
;;;362      SystemClock_Config();
        0x08002232:    f7fffbeb    ....    BL       SystemClock_Config ; 0x8001a0c
;;;363    
;;;364      /* USER CODE BEGIN SysInit */
;;;365    	LL_SYSTICK_EnableIT();
        0x08002236:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_cortex.h
;;;291      SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
        0x08002238:    f04f20e0    O..     MOV      r0,#0xe000e000
        0x0800223c:    6900        .i      LDR      r0,[r0,#0x10]
        0x0800223e:    f0400002    @...    ORR      r0,r0,#2
        0x08002242:    f04f21e0    O..!    MOV      r1,#0xe000e000
        0x08002246:    6108        .a      STR      r0,[r1,#0x10]
;;;292    }
        0x08002248:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;369      MX_GPIO_Init();
        0x0800224a:    f7fefda3    ....    BL       MX_GPIO_Init ; 0x8000d94
;;;370      MX_DMA_Init();
        0x0800224e:    f7fefd81    ....    BL       MX_DMA_Init ; 0x8000d54
;;;371      MX_I2C2_Init();
        0x08002252:    f7fefe15    ....    BL       MX_I2C2_Init ; 0x8000e80
;;;372      MX_TIM1_Init();
        0x08002256:    f7fefed7    ....    BL       MX_TIM1_Init ; 0x8001008
;;;373      MX_TIM2_Init();
        0x0800225a:    f7feff33    ..3.    BL       MX_TIM2_Init ; 0x80010c4
;;;374      MX_TIM3_Init();
        0x0800225e:    f7feff7f    ....    BL       MX_TIM3_Init ; 0x8001160
;;;375      MX_TIM4_Init();
        0x08002262:    f7fff805    ....    BL       MX_TIM4_Init ; 0x8001270
;;;376      /* USER CODE BEGIN 2 */
;;;377    	if(LL_GPIO_IsInputPinSet(BUTTON_1_GPIO_Port, BUTTON_1_Pin)){
        0x08002266:    4846        FH      LDR      r0,[pc,#280] ; [0x8002380] = 0x4010001
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_gpio.h
;;;741      return (READ_BIT(GPIOx->IDR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU) == ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU));
        0x08002268:    4946        FI      LDR      r1,[pc,#280] ; [0x8002384] = 0x40010800
        0x0800226a:    6889        .h      LDR      r1,[r1,#8]
        0x0800226c:    f3c0220f    ..."    UBFX     r2,r0,#8,#16
        0x08002270:    4011        .@      ANDS     r1,r1,r2
        0x08002272:    f3c0220f    ..."    UBFX     r2,r0,#8,#16
        0x08002276:    4291        .B      CMP      r1,r2
        0x08002278:    d101        ..      BNE      0x800227e ; main + 86
        0x0800227a:    2101        .!      MOVS     r1,#1
        0x0800227c:    e000        ..      B        0x8002280 ; main + 88
        0x0800227e:    2100        .!      MOVS     r1,#0
        0x08002280:    b111        ..      CBZ      r1,0x8002288 ; main + 96
;;; .\../Src/main.c
;;;378    		demo = true;
        0x08002282:    2001        .       MOVS     r0,#1
        0x08002284:    4940        @I      LDR      r1,[pc,#256] ; [0x8002388] = 0x20000051
        0x08002286:    7008        .p      STRB     r0,[r1,#0]
;;;379    	}
;;;380    	MOTOR_Z_Disable();
        0x08002288:    f2402002    @..     MOV      r0,#0x202
        0x0800228c:    493f        ?I      LDR      r1,[pc,#252] ; [0x800238c] = 0x40010c14
        0x0800228e:    6008        .`      STR      r0,[r1,#0]
;;;381    	MOTOR_X_Disable();
        0x08002290:    493c        <I      LDR      r1,[pc,#240] ; [0x8002384] = 0x40010800
        0x08002292:    3114        .1      ADDS     r1,r1,#0x14
        0x08002294:    6008        .`      STR      r0,[r1,#0]
;;;382    //  
;;;383    #ifndef _SIMU
;;;384    	Activate_I2C_Master();
        0x08002296:    f7fdffe5    ....    BL       Activate_I2C_Master ; 0x8000264
;;;385    	init_screen(I2C2);
        0x0800229a:    483d        =H      LDR      r0,[pc,#244] ; [0x8002390] = 0x40005800
        0x0800229c:    f7ffffbe    ....    BL       init_screen ; 0x800221c
;;;386    //	update_screen();
;;;387    //	i2c_device_init(I2C2);
;;;388    #endif
;;;389    	LL_mDelay(250);
        0x080022a0:    20fa        .       MOVS     r0,#0xfa
        0x080022a2:    f7fefd42    ..B.    BL       LL_mDelay ; 0x8000d2a
;;;390    	init_buttons();
        0x080022a6:    f7ffffa3    ....    BL       init_buttons ; 0x80021f0
;;;391      /* USER CODE END 2 */
;;;392    
;;;393      /* Infinite loop */
;;;394      /* USER CODE BEGIN WHILE */
;;;395    
;;;396    
;;;397    ///// from STM examples:
;;;398    //  /**************************/
;;;399    //  /* Start pulse generation */
;;;400    //  /**************************/
;;;401    //  /* Enable channel 1 */
;;;402    //  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH3);
;;;403    //  
;;;404    //  /* Enable TIM3 outputs */
;;;405    //  LL_TIM_EnableAllOutputs(TIM3);
;;;406    //  
;;;407    //  /* Enable auto-reload register preload */
;;;408    //  LL_TIM_EnableARRPreload(TIM3);
;;;409    
;;;410    //  /* Force update generation */
;;;411    //  LL_TIM_GenerateEvent_UPDATE(TIM3);  
;;;412    
;;;413    
;;;414      LL_TIM_SetSlaveMode(TIM3, LL_TIM_SLAVEMODE_DISABLED);
        0x080022aa:    2100        .!      MOVS     r1,#0
        0x080022ac:    4839        9H      LDR      r0,[pc,#228] ; [0x8002394] = 0x40000400
        0x080022ae:    f7fefd2a    ..*.    BL       LL_TIM_SetSlaveMode ; 0x8000d06
;;;415    
;;;416    //  LL_TIM_SetSlaveMode(TIM3, LL_TIM_SLAVEMODE_DISABLED);
;;;417    //  LL_TIM_SetTriggerInput(TIM3, LL_TIM_TS_ITR1); 				//trigger by TIM2(async mode)
;;;418    //  LL_TIM_SetSlaveMode(TIM3, LL_TIM_SLAVEMODE_TRIGGER);
;;;419    
;;;420    //  LL_TIM_SetSlaveMode(TIM3, LL_TIM_SLAVEMODE_DISABLED);
;;;421    //  LL_TIM_SetTriggerInput(TIM3, LL_TIM_TS_ITR3); 				//trigger by spindle encoder timer TIM4(sync mode)
;;;422    //  LL_TIM_SetSlaveMode(TIM3, LL_TIM_SLAVEMODE_TRIGGER);
;;;423    
;;;424    
;;;425    	MOTOR_X_BlockPulse(); // LL_TIM_OC_SetCompareCH3(TIM3, 0);
        0x080022b2:    2000        .       MOVS     r0,#0
        0x080022b4:    4937        7I      LDR      r1,[pc,#220] ; [0x8002394] = 0x40000400
        0x080022b6:    3134        41      ADDS     r1,r1,#0x34
        0x080022b8:    6008        .`      STR      r0,[r1,#0]
;;;426    	MOTOR_Z_BlockPulse(); // LL_TIM_OC_SetCompareCH3(TIM3, 0);
        0x080022ba:    4936        6I      LDR      r1,[pc,#216] ; [0x8002394] = 0x40000400
        0x080022bc:    313c        <1      ADDS     r1,r1,#0x3c
        0x080022be:    6008        .`      STR      r0,[r1,#0]
;;;427      LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH3);
        0x080022c0:    1589        ..      ASRS     r1,r1,#22
        0x080022c2:    4834        4H      LDR      r0,[pc,#208] ; [0x8002394] = 0x40000400
        0x080022c4:    f7fefb4f    ..O.    BL       LL_TIM_CC_EnableChannel ; 0x8000966
;;;428      LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH1);
        0x080022c8:    2101        .!      MOVS     r1,#1
        0x080022ca:    4832        2H      LDR      r0,[pc,#200] ; [0x8002394] = 0x40000400
        0x080022cc:    f7fefb4b    ..K.    BL       LL_TIM_CC_EnableChannel ; 0x8000966
;;;429    	
;;;430    	LL_TIM_EnableAllOutputs(TIM3);
        0x080022d0:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h
;;;2818     SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
        0x080022d2:    4830        0H      LDR      r0,[pc,#192] ; [0x8002394] = 0x40000400
        0x080022d4:    6c40        @l      LDR      r0,[r0,#0x44]
        0x080022d6:    f4404000    @..@    ORR      r0,r0,#0x8000
        0x080022da:    492e        .I      LDR      r1,[pc,#184] ; [0x8002394] = 0x40000400
        0x080022dc:    6448        Hd      STR      r0,[r1,#0x44]
;;;2819   }
        0x080022de:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;435      LL_TIM_EnableCounter(TIM4); 												//Enable timer 4
        0x080022e0:    482d        -H      LDR      r0,[pc,#180] ; [0x8002398] = 0x40000800
        0x080022e2:    f7fefb4e    ..N.    BL       LL_TIM_EnableCounter ; 0x8000982
;;;436      LL_TIM_EnableIT_CC3(TIM4);													// enable interrupts for TACHO events from encoder
        0x080022e6:    bf00        ..      NOP      
;;; ../Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_tim.h
;;;3299     SET_BIT(TIMx->DIER, TIM_DIER_CC3IE);
        0x080022e8:    482b        +H      LDR      r0,[pc,#172] ; [0x8002398] = 0x40000800
        0x080022ea:    68c0        .h      LDR      r0,[r0,#0xc]
        0x080022ec:    f0400008    @...    ORR      r0,r0,#8
        0x080022f0:    4929        )I      LDR      r1,[pc,#164] ; [0x8002398] = 0x40000800
        0x080022f2:    60c8        .`      STR      r0,[r1,#0xc]
;;;3300   }
        0x080022f4:    bf00        ..      NOP      
;;; .\../Src/main.c
;;;438    	TIM4->SR = 0; 																			// reset interrup flags
        0x080022f6:    2000        .       MOVS     r0,#0
        0x080022f8:    4927        'I      LDR      r1,[pc,#156] ; [0x8002398] = 0x40000800
        0x080022fa:    3110        .1      ADDS     r1,r1,#0x10
        0x080022fc:    6008        .`      STR      r0,[r1,#0]
;;;439    
;;;440    	LL_TIM_EnableIT_UPDATE(TIM1);
        0x080022fe:    4827        'H      LDR      r0,[pc,#156] ; [0x800239c] = 0x40012c00
        0x08002300:    f7fefb44    ..D.    BL       LL_TIM_EnableIT_UPDATE ; 0x800098c
;;;441    	LL_TIM_EnableIT_UPDATE(TIM2);
        0x08002304:    f04f4080    O..@    MOV      r0,#0x40000000
        0x08002308:    f7fefb40    ..@.    BL       LL_TIM_EnableIT_UPDATE ; 0x800098c
;;;442    	LL_TIM_EnableCounter(TIM2);
        0x0800230c:    f04f4080    O..@    MOV      r0,#0x40000000
        0x08002310:    f7fefb37    ..7.    BL       LL_TIM_EnableCounter ; 0x8000982
;;;443    	
;;;444    //	do_fsm_move_start(&state);
;;;445    
;;;446    	
;;;447      /* Enable counter */
;;;448    //  LL_TIM_EnableCounter(TIM2);
;;;449      /* Force update generation */
;;;450    //  LL_TIM_GenerateEvent_UPDATE(TIM2);
;;;451    
;;;452    // init buttons
;;;453    	do_fsm_menu(&state);
        0x08002314:    4822        "H      LDR      r0,[pc,#136] ; [0x80023a0] = 0x20000054
        0x08002316:    f7fffce9    ....    BL       do_fsm_menu ; 0x8001cec
;;;454    	LED_GPIO_Port->BSRR = LED_Pin; // led off
        0x0800231a:    4822        "H      LDR      r0,[pc,#136] ; [0x80023a4] = 0x4200020
        0x0800231c:    4922        "I      LDR      r1,[pc,#136] ; [0x80023a8] = 0x40011000
        0x0800231e:    6108        .a      STR      r0,[r1,#0x10]
;;;455    	while (1) {
        0x08002320:    e02b        +.      B        0x800237a ; main + 338
;;;456      /* USER CODE END WHILE */
;;;457    
;;;458      /* USER CODE BEGIN 3 */
;;;459    #ifndef _SIMU		
;;;460    //		reqest_sample_i2c_dma(); // init reqest to joystick by DMA, when process_button complete i2c done its job
;;;461    #endif		
;;;462    //		read_sample_i2c(&i2c_device_logging.sample[i2c_device_logging.index]);
;;;463    		process_button();
        0x08002322:    f000f849    ..I.    BL       process_button ; 0x80023b8
;;;464    //		process_joystick();
;;;465    //		read_sample_i2c(&i2c_device_logging.sample[i2c_device_logging.index]);
;;;466    
;;;467    
;;;468    //		uint8_t level = Thread_Info[Menu_Step].level;
;;;469    
;;;470    //		if(auto_mode == true) {
;;;471    //			if ( auto_mode_delay == 0 ) {
;;;472    //				buttons_flag_set = single_click_Msk; //
;;;473    //			}
;;;474    //		}
;;;475    
;;;476    		if(buttons_flag_set) {
        0x08002326:    4821        !H      LDR      r0,[pc,#132] ; [0x80023ac] = 0x20004000
        0x08002328:    6800        .h      LDR      r0,[r0,#0]
        0x0800232a:    b128        (.      CBZ      r0,0x8002338 ; main + 272
;;;477    			do_fsm_menu(&state);
        0x0800232c:    481c        .H      LDR      r0,[pc,#112] ; [0x80023a0] = 0x20000054
        0x0800232e:    f7fffcdd    ....    BL       do_fsm_menu ; 0x8001cec
;;;478    			buttons_flag_set = 0; // reset button flags
        0x08002332:    2000        .       MOVS     r0,#0
        0x08002334:    491d        .I      LDR      r1,[pc,#116] ; [0x80023ac] = 0x20004000
        0x08002336:    6008        .`      STR      r0,[r1,#0]
;;;479    		}
;;;480    
;;;481    		if(z_axis.ramp_step != rs) {
        0x08002338:    481d        .H      LDR      r0,[pc,#116] ; [0x80023b0] = 0x20000958
        0x0800233a:    f8900028    ..(.    LDRB     r0,[r0,#0x28]
        0x0800233e:    490f        .I      LDR      r1,[pc,#60] ; [0x800237c] = 0x2000008c
        0x08002340:    6809        .h      LDR      r1,[r1,#0]
        0x08002342:    4288        .B      CMP      r0,r1
        0x08002344:    d007        ..      BEQ      0x8002356 ; main + 302
;;;482    			rs = z_axis.ramp_step;
        0x08002346:    481a        .H      LDR      r0,[pc,#104] ; [0x80023b0] = 0x20000958
        0x08002348:    f8900028    ..(.    LDRB     r0,[r0,#0x28]
        0x0800234c:    490b        .I      LDR      r1,[pc,#44] ; [0x800237c] = 0x2000008c
        0x0800234e:    6008        .`      STR      r0,[r1,#0]
;;;483    			menu_changed = 1;
        0x08002350:    2001        .       MOVS     r0,#1
        0x08002352:    4918        .I      LDR      r1,[pc,#96] ; [0x80023b4] = 0x20000080
        0x08002354:    6008        .`      STR      r0,[r1,#0]
;;;484    		}
;;;485    
;;;486    		if(z_axis.current_pos != rs) {
        0x08002356:    4816        .H      LDR      r0,[pc,#88] ; [0x80023b0] = 0x20000958
        0x08002358:    6800        .h      LDR      r0,[r0,#0]
        0x0800235a:    4908        .I      LDR      r1,[pc,#32] ; [0x800237c] = 0x2000008c
        0x0800235c:    6809        .h      LDR      r1,[r1,#0]
        0x0800235e:    4288        .B      CMP      r0,r1
        0x08002360:    d003        ..      BEQ      0x800236a ; main + 322
;;;487    			rs = z_axis.current_pos;
        0x08002362:    4813        .H      LDR      r0,[pc,#76] ; [0x80023b0] = 0x20000958
        0x08002364:    6800        .h      LDR      r0,[r0,#0]
        0x08002366:    4905        .I      LDR      r1,[pc,#20] ; [0x800237c] = 0x2000008c
        0x08002368:    6008        .`      STR      r0,[r1,#0]
;;;488    //			menu_changed = 1;
;;;489    		}
;;;490    
;;;491    // update display info
;;;492    		if(menu_changed == 1){ // haltodo && hi2c2.hdmatx->State == HAL_DMA_STATE_READY) {
        0x0800236a:    4812        .H      LDR      r0,[pc,#72] ; [0x80023b4] = 0x20000080
        0x0800236c:    6800        .h      LDR      r0,[r0,#0]
        0x0800236e:    2801        .(      CMP      r0,#1
        0x08002370:    d103        ..      BNE      0x800237a ; main + 338
;;;493    			menu_changed = update_screen();
        0x08002372:    f000f961    ..a.    BL       update_screen ; 0x8002638
        0x08002376:    490f        .I      LDR      r1,[pc,#60] ; [0x80023b4] = 0x20000080
        0x08002378:    6008        .`      STR      r0,[r1,#0]
        0x0800237a:    e7d2        ..      B        0x8002322 ; main + 250
    $d
        0x0800237c:    2000008c    ...     DCD    536871052
        0x08002380:    04010001    ....    DCD    67174401
        0x08002384:    40010800    ...@    DCD    1073809408
        0x08002388:    20000051    Q..     DCD    536870993
        0x0800238c:    40010c14    ...@    DCD    1073810452
        0x08002390:    40005800    .X.@    DCD    1073764352
        0x08002394:    40000400    ...@    DCD    1073742848
        0x08002398:    40000800    ...@    DCD    1073743872
        0x0800239c:    40012c00    .,.@    DCD    1073818624
        0x080023a0:    20000054    T..     DCD    536870996
        0x080023a4:    04200020     . .    DCD    69206048
        0x080023a8:    40011000    ...@    DCD    1073811456
        0x080023ac:    20004000    .@.     DCD    536887296
        0x080023b0:    20000958    X..     DCD    536873304
        0x080023b4:    20000080    ...     DCD    536871040
    $t
    i.process_button
    process_button
;;; .\..\Src\buttons.c
;;;57     {
        0x080023b8:    b570        p.      PUSH     {r4-r6,lr}
;;;58     	for(int a =0; a<BT_TOTAL;a++){
        0x080023ba:    2400        .$      MOVS     r4,#0
        0x080023bc:    e114        ..      B        0x80025e8 ; process_button + 560
;;;59     	/*
;;;60     	click Nondeterministic finite automaton(NFA):
;;;61     	10.    
;;;62     	20.  ,  .   > 1000   ,   30
;;;63     	30.  long_press_start,   40
;;;64     	40.   ,   50
;;;65     	50.  ,    200   70,   60
;;;66     	60.   < 1000   CLICK,      long_press_end,   10
;;;67     	70.   200,    -,   100,     60,     80
;;;68     	80.   ,   90
;;;69     	90.  ,  DOUBLE_CLICK,   10
;;;70     	*/
;;;71      
;;;72     //	#if defined ( _SIMU )
;;;73     //		uint32_t tmp_buttons = bt[a].GPIOx->IDR & bt[a].button_pin;
;;;74     //	#else
;;;75     		uint32_t tmp_buttons;
;;;76     		if(bt[a].GPIOx != 0)
        0x080023be:    488d        .H      LDR      r0,[pc,#564] ; [0x80025f4] = 0x20000934
        0x080023c0:    eb001044    ..D.    ADD      r0,r0,r4,LSL #5
        0x080023c4:    6800        .h      LDR      r0,[r0,#0]
        0x080023c6:    b158        X.      CBZ      r0,0x80023e0 ; process_button + 40
;;;77     			tmp_buttons = LL_GPIO_IsInputPinSet(bt[a].GPIOx,bt[a].button_pin);
        0x080023c8:    4a8a        .J      LDR      r2,[pc,#552] ; [0x80025f4] = 0x20000934
        0x080023ca:    eb021244    ..D.    ADD      r2,r2,r4,LSL #5
        0x080023ce:    6851        Qh      LDR      r1,[r2,#4]
        0x080023d0:    4a88        .J      LDR      r2,[pc,#544] ; [0x80025f4] = 0x20000934
        0x080023d2:    eb021244    ..D.    ADD      r2,r2,r4,LSL #5
        0x080023d6:    6810        .h      LDR      r0,[r2,#0]
        0x080023d8:    f7fef93d    ..=.    BL       LL_GPIO_IsInputPinSet ; 0x8000656
        0x080023dc:    4605        .F      MOV      r5,r0
        0x080023de:    e007        ..      B        0x80023f0 ; process_button + 56
;;;78     //			tmp_buttons = bt[a].GPIOx->IDR & bt[a].button_pin; //BUTTON_1_GPIO_Port->IDR & bt[a].button_pin;
;;;79     		else{
;;;80     			
;;;81     //			if(ubTransferComplete == 0)
;;;82     //				continue;
;;;83     			//	dma_delay = 0;
;;;84     //	while(hi2c2->hdmarx->State != HAL_DMA_STATE_READY){
;;;85     //		dma_delay++;
;;;86     //		HAL_Delay(1);
;;;87     //	}
;;;88     //	dma_delay2 = dma_delay;
;;;89     
;;;90     			tmp_buttons = dma_data[5] & bt[a].button_pin;
        0x080023e0:    4885        .H      LDR      r0,[pc,#532] ; [0x80025f8] = 0x20000021
        0x080023e2:    7940        @y      LDRB     r0,[r0,#5]
        0x080023e4:    4983        .I      LDR      r1,[pc,#524] ; [0x80025f4] = 0x20000934
        0x080023e6:    eb011144    ..D.    ADD      r1,r1,r4,LSL #5
        0x080023ea:    6849        Ih      LDR      r1,[r1,#4]
        0x080023ec:    ea000501    ....    AND      r5,r0,r1
;;;91     		}
;;;92     //	#endif
;;;93     
;;;94     //		if(z_axis.current_pos < 20)
;;;95     //			tmp_buttons = 0;
;;;96     		
;;;97     		if( tmp_buttons != bt[a].buttons ) { // start debounce
        0x080023f0:    4880        .H      LDR      r0,[pc,#512] ; [0x80025f4] = 0x20000934
        0x080023f2:    eb001044    ..D.    ADD      r0,r0,r4,LSL #5
        0x080023f6:    68c0        .h      LDR      r0,[r0,#0xc]
        0x080023f8:    42a8        .B      CMP      r0,r5
        0x080023fa:    d009        ..      BEQ      0x8002410 ; process_button + 88
;;;98     			bt[a].buttons = tmp_buttons;
        0x080023fc:    487d        }H      LDR      r0,[pc,#500] ; [0x80025f4] = 0x20000934
        0x080023fe:    eb001044    ..D.    ADD      r0,r0,r4,LSL #5
        0x08002402:    60c5        .`      STR      r5,[r0,#0xc]
;;;99     			// reset debounce counter and start count every one ms
;;;100    			bt[a].buttons_mstick = 1;
        0x08002404:    2001        .       MOVS     r0,#1
        0x08002406:    497b        {I      LDR      r1,[pc,#492] ; [0x80025f4] = 0x20000934
        0x08002408:    eb011144    ..D.    ADD      r1,r1,r4,LSL #5
        0x0800240c:    6108        .a      STR      r0,[r1,#0x10]
        0x0800240e:    bd70        p.      POP      {r4-r6,pc}
;;;101    			return;
;;;102    		}
;;;103    
;;;104    		if( bt[a].buttons_mstick > DEBOUNCE_MS ) {
        0x08002410:    4878        xH      LDR      r0,[pc,#480] ; [0x80025f4] = 0x20000934
        0x08002412:    eb001044    ..D.    ADD      r0,r0,r4,LSL #5
        0x08002416:    6900        .i      LDR      r0,[r0,#0x10]
        0x08002418:    2814        .(      CMP      r0,#0x14
        0x0800241a:    d96f        o.      BLS      0x80024fc ; process_button + 324
;;;105    			switch(bt[a].clk_mode) {
        0x0800241c:    4875        uH      LDR      r0,[pc,#468] ; [0x80025f4] = 0x20000934
        0x0800241e:    eb001044    ..D.    ADD      r0,r0,r4,LSL #5
        0x08002422:    69c0        .i      LDR      r0,[r0,#0x1c]
        0x08002424:    2832        2(      CMP      r0,#0x32
        0x08002426:    d061        a.      BEQ      0x80024ec ; process_button + 308
        0x08002428:    dc08        ..      BGT      0x800243c ; process_button + 132
        0x0800242a:    280a        .(      CMP      r0,#0xa
        0x0800242c:    d00f        ..      BEQ      0x800244e ; process_button + 150
        0x0800242e:    2814        .(      CMP      r0,#0x14
        0x08002430:    d019        ..      BEQ      0x8002466 ; process_button + 174
        0x08002432:    281e        .(      CMP      r0,#0x1e
        0x08002434:    d038        8.      BEQ      0x80024a8 ; process_button + 240
        0x08002436:    2828        ((      CMP      r0,#0x28
        0x08002438:    d114        ..      BNE      0x8002464 ; process_button + 172
        0x0800243a:    e042        B.      B        0x80024c2 ; process_button + 266
        0x0800243c:    283c        <(      CMP      r0,#0x3c
        0x0800243e:    d064        d.      BEQ      0x800250a ; process_button + 338
        0x08002440:    2846        F(      CMP      r0,#0x46
        0x08002442:    d071        q.      BEQ      0x8002528 ; process_button + 368
        0x08002444:    2850        P(      CMP      r0,#0x50
        0x08002446:    d070        p.      BEQ      0x800252a ; process_button + 370
        0x08002448:    285a        Z(      CMP      r0,#0x5a
        0x0800244a:    d1f5        ..      BNE      0x8002438 ; process_button + 128
        0x0800244c:    e0b8        ..      B        0x80025c0 ; process_button + 520
;;;106    			case 10: {
;;;107    				if ( tmp_buttons & bt[a].button_pin ) {   // released
        0x0800244e:    4869        iH      LDR      r0,[pc,#420] ; [0x80025f4] = 0x20000934
        0x08002450:    eb001044    ..D.    ADD      r0,r0,r4,LSL #5
        0x08002454:    6840        @h      LDR      r0,[r0,#4]
        0x08002456:    4028        (@      ANDS     r0,r0,r5
        0x08002458:    b920         .      CBNZ     r0,0x8002464 ; process_button + 172
;;;108    				} else { // pressed
;;;109    //					buttons_mstick = 1;
;;;110    					bt[a].clk_mode = 20;
        0x0800245a:    2014        .       MOVS     r0,#0x14
        0x0800245c:    4965        eI      LDR      r1,[pc,#404] ; [0x80025f4] = 0x20000934
        0x0800245e:    eb011144    ..D.    ADD      r1,r1,r4,LSL #5
        0x08002462:    61c8        .a      STR      r0,[r1,#0x1c]
;;;111    				}
;;;112    				break;
        0x08002464:    e0be        ..      B        0x80025e4 ; process_button + 556
;;;113    			}
;;;114    			case 20: {
;;;115    				if ( tmp_buttons & bt[a].button_pin ) { // released
        0x08002466:    4863        cH      LDR      r0,[pc,#396] ; [0x80025f4] = 0x20000934
        0x08002468:    eb001044    ..D.    ADD      r0,r0,r4,LSL #5
        0x0800246c:    6840        @h      LDR      r0,[r0,#4]
        0x0800246e:    4028        (@      ANDS     r0,r0,r5
        0x08002470:    b128        (.      CBZ      r0,0x800247e ; process_button + 198
;;;116    					bt[a].clk_mode = 50;
        0x08002472:    2032        2       MOVS     r0,#0x32
        0x08002474:    495f        _I      LDR      r1,[pc,#380] ; [0x80025f4] = 0x20000934
        0x08002476:    eb011144    ..D.    ADD      r1,r1,r4,LSL #5
        0x0800247a:    61c8        .a      STR      r0,[r1,#0x1c]
        0x0800247c:    e007        ..      B        0x800248e ; process_button + 214
;;;117    				} else {
;;;118    					bt[a].downTime = bt[a].buttons_mstick;
        0x0800247e:    485d        ]H      LDR      r0,[pc,#372] ; [0x80025f4] = 0x20000934
        0x08002480:    eb001044    ..D.    ADD      r0,r0,r4,LSL #5
        0x08002484:    6900        .i      LDR      r0,[r0,#0x10]
        0x08002486:    495b        [I      LDR      r1,[pc,#364] ; [0x80025f4] = 0x20000934
        0x08002488:    eb011144    ..D.    ADD      r1,r1,r4,LSL #5
        0x0800248c:    6088        .`      STR      r0,[r1,#8]
;;;119    				}
;;;120    				if (bt[a].downTime > HOLDTIME_MS ) { // long press detected
        0x0800248e:    4859        YH      LDR      r0,[pc,#356] ; [0x80025f4] = 0x20000934
        0x08002490:    eb001044    ..D.    ADD      r0,r0,r4,LSL #5
        0x08002494:    6880        .h      LDR      r0,[r0,#8]
        0x08002496:    f5b07ffa    ....    CMP      r0,#0x1f4
        0x0800249a:    d904        ..      BLS      0x80024a6 ; process_button + 238
;;;121    					bt[a].clk_mode = 30;
        0x0800249c:    201e        .       MOVS     r0,#0x1e
        0x0800249e:    4955        UI      LDR      r1,[pc,#340] ; [0x80025f4] = 0x20000934
        0x080024a0:    eb011144    ..D.    ADD      r1,r1,r4,LSL #5
        0x080024a4:    61c8        .a      STR      r0,[r1,#0x1c]
;;;122    				}
;;;123    				break;
        0x080024a6:    e09d        ..      B        0x80025e4 ; process_button + 556
;;;124    			}
;;;125    			case 30: { // long_press_start event
;;;126    				buttons_flag_setbb[(a<<2)+long_press_start_Pos]  = 1; //long_press_start = 1;
        0x080024a8:    2001        .       MOVS     r0,#1
        0x080024aa:    2100        .!      MOVS     r1,#0
        0x080024ac:    eb010184    ....    ADD      r1,r1,r4,LSL #2
        0x080024b0:    4a52        RJ      LDR      r2,[pc,#328] ; [0x80025fc] = 0x22080000
        0x080024b2:    f8420021    B.!.    STR      r0,[r2,r1,LSL #2]
;;;127    				bt[a].clk_mode = 40;
        0x080024b6:    2028        (       MOVS     r0,#0x28
        0x080024b8:    494e        NI      LDR      r1,[pc,#312] ; [0x80025f4] = 0x20000934
        0x080024ba:    eb011144    ..D.    ADD      r1,r1,r4,LSL #5
        0x080024be:    61c8        .a      STR      r0,[r1,#0x1c]
;;;128    				break;
        0x080024c0:    e090        ..      B        0x80025e4 ; process_button + 556
;;;129    			}
;;;130    			case 40: {
;;;131    				if ( tmp_buttons & bt[a].button_pin ) { //released
        0x080024c2:    484c        LH      LDR      r0,[pc,#304] ; [0x80025f4] = 0x20000934
        0x080024c4:    eb001044    ..D.    ADD      r0,r0,r4,LSL #5
        0x080024c8:    6840        @h      LDR      r0,[r0,#4]
        0x080024ca:    4028        (@      ANDS     r0,r0,r5
        0x080024cc:    b128        (.      CBZ      r0,0x80024da ; process_button + 290
;;;132    					bt[a].clk_mode = 50;
        0x080024ce:    2032        2       MOVS     r0,#0x32
        0x080024d0:    4948        HI      LDR      r1,[pc,#288] ; [0x80025f4] = 0x20000934
        0x080024d2:    eb011144    ..D.    ADD      r1,r1,r4,LSL #5
        0x080024d6:    61c8        .a      STR      r0,[r1,#0x1c]
        0x080024d8:    e007        ..      B        0x80024ea ; process_button + 306
;;;133    				} else {
;;;134    					bt[a].downTime = bt[a].buttons_mstick;
        0x080024da:    4846        FH      LDR      r0,[pc,#280] ; [0x80025f4] = 0x20000934
        0x080024dc:    eb001044    ..D.    ADD      r0,r0,r4,LSL #5
        0x080024e0:    6900        .i      LDR      r0,[r0,#0x10]
        0x080024e2:    4944        DI      LDR      r1,[pc,#272] ; [0x80025f4] = 0x20000934
        0x080024e4:    eb011144    ..D.    ADD      r1,r1,r4,LSL #5
        0x080024e8:    6088        .`      STR      r0,[r1,#8]
;;;135    				}
;;;136    				break;
        0x080024ea:    e07b        {.      B        0x80025e4 ; process_button + 556
;;;137    			}
;;;138    			case 50: {
;;;139    				bt[a].clk_mode = bt[a].downTime < CLICKTIME_MS ? 70 : 60;
        0x080024ec:    4841        AH      LDR      r0,[pc,#260] ; [0x80025f4] = 0x20000934
        0x080024ee:    eb001044    ..D.    ADD      r0,r0,r4,LSL #5
        0x080024f2:    6880        .h      LDR      r0,[r0,#8]
        0x080024f4:    28fa        .(      CMP      r0,#0xfa
        0x080024f6:    d202        ..      BCS      0x80024fe ; process_button + 326
        0x080024f8:    2046        F       MOVS     r0,#0x46
        0x080024fa:    e001        ..      B        0x8002500 ; process_button + 328
        0x080024fc:    e073        s.      B        0x80025e6 ; process_button + 558
        0x080024fe:    203c        <       MOVS     r0,#0x3c
        0x08002500:    493c        <I      LDR      r1,[pc,#240] ; [0x80025f4] = 0x20000934
        0x08002502:    eb011144    ..D.    ADD      r1,r1,r4,LSL #5
        0x08002506:    61c8        .a      STR      r0,[r1,#0x1c]
;;;140    				break;
        0x08002508:    e06c        l.      B        0x80025e4 ; process_button + 556
;;;141    			}
;;;142    			case 60: {//60 if tick count < 1000 generate CLICK event, else generate long_press_end event, go to 10 state
;;;143    				if(bt[a].downTime < HOLDTIME_MS) { //single CLICK event
        0x0800250a:    483a        :H      LDR      r0,[pc,#232] ; [0x80025f4] = 0x20000934
        0x0800250c:    eb001044    ..D.    ADD      r0,r0,r4,LSL #5
        0x08002510:    6880        .h      LDR      r0,[r0,#8]
        0x08002512:    f5b07ffa    ....    CMP      r0,#0x1f4
        0x08002516:    d209        ..      BCS      0x800252c ; process_button + 372
;;;144    					buttons_flag_setbb[(a<<2)+single_click_Pos]  = 1; //single_click = 1;
        0x08002518:    2001        .       MOVS     r0,#1
        0x0800251a:    2102        .!      MOVS     r1,#2
        0x0800251c:    eb010184    ....    ADD      r1,r1,r4,LSL #2
        0x08002520:    4a36        6J      LDR      r2,[pc,#216] ; [0x80025fc] = 0x22080000
        0x08002522:    f8420021    B.!.    STR      r0,[r2,r1,LSL #2]
        0x08002526:    e007        ..      B        0x8002538 ; process_button + 384
        0x08002528:    e015        ..      B        0x8002556 ; process_button + 414
        0x0800252a:    e034        4.      B        0x8002596 ; process_button + 478
;;;145    				} else { //  long_press_end event
;;;146    					buttons_flag_setbb[(a<<2)+long_press_end_Pos]  = 1; //long_press_end = 1;
        0x0800252c:    2001        .       MOVS     r0,#1
        0x0800252e:    eb000184    ....    ADD      r1,r0,r4,LSL #2
        0x08002532:    4a32        2J      LDR      r2,[pc,#200] ; [0x80025fc] = 0x22080000
        0x08002534:    f8420021    B.!.    STR      r0,[r2,r1,LSL #2]
;;;147    				}
;;;148    				bt[a].downTime = bt[a].buttons_mstick = 0;
        0x08002538:    2000        .       MOVS     r0,#0
        0x0800253a:    492e        .I      LDR      r1,[pc,#184] ; [0x80025f4] = 0x20000934
        0x0800253c:    eb011144    ..D.    ADD      r1,r1,r4,LSL #5
        0x08002540:    6108        .a      STR      r0,[r1,#0x10]
        0x08002542:    492c        ,I      LDR      r1,[pc,#176] ; [0x80025f4] = 0x20000934
        0x08002544:    eb011144    ..D.    ADD      r1,r1,r4,LSL #5
        0x08002548:    6088        .`      STR      r0,[r1,#8]
;;;149    				bt[a].clk_mode = 10;
        0x0800254a:    200a        .       MOVS     r0,#0xa
        0x0800254c:    4929        )I      LDR      r1,[pc,#164] ; [0x80025f4] = 0x20000934
        0x0800254e:    eb011144    ..D.    ADD      r1,r1,r4,LSL #5
        0x08002552:    61c8        .a      STR      r0,[r1,#0x1c]
;;;150    				break;
        0x08002554:    e046        F.      B        0x80025e4 ; process_button + 556
;;;151    			}
;;;152    			case 70: { //70.   200,    -,    100,     60,     80
;;;153    				if ( tmp_buttons & bt[a].button_pin ) {
        0x08002556:    4827        'H      LDR      r0,[pc,#156] ; [0x80025f4] = 0x20000934
        0x08002558:    eb001044    ..D.    ADD      r0,r0,r4,LSL #5
        0x0800255c:    6840        @h      LDR      r0,[r0,#4]
        0x0800255e:    4028        (@      ANDS     r0,r0,r5
        0x08002560:    b198        ..      CBZ      r0,0x800258a ; process_button + 466
;;;154    					bt[a].downTime = bt[a].buttons_mstick;
        0x08002562:    4824        $H      LDR      r0,[pc,#144] ; [0x80025f4] = 0x20000934
        0x08002564:    eb001044    ..D.    ADD      r0,r0,r4,LSL #5
        0x08002568:    6900        .i      LDR      r0,[r0,#0x10]
        0x0800256a:    4922        "I      LDR      r1,[pc,#136] ; [0x80025f4] = 0x20000934
        0x0800256c:    eb011144    ..D.    ADD      r1,r1,r4,LSL #5
        0x08002570:    6088        .`      STR      r0,[r1,#8]
;;;155    					if( bt[a].downTime > DOUBLECLICK_GAP_MS ) {
        0x08002572:    4820         H      LDR      r0,[pc,#128] ; [0x80025f4] = 0x20000934
        0x08002574:    eb001044    ..D.    ADD      r0,r0,r4,LSL #5
        0x08002578:    6880        .h      LDR      r0,[r0,#8]
        0x0800257a:    2896        .(      CMP      r0,#0x96
        0x0800257c:    d90a        ..      BLS      0x8002594 ; process_button + 476
;;;156    						bt[a].clk_mode = 60;
        0x0800257e:    203c        <       MOVS     r0,#0x3c
        0x08002580:    491c        .I      LDR      r1,[pc,#112] ; [0x80025f4] = 0x20000934
        0x08002582:    eb011144    ..D.    ADD      r1,r1,r4,LSL #5
        0x08002586:    61c8        .a      STR      r0,[r1,#0x1c]
        0x08002588:    e004        ..      B        0x8002594 ; process_button + 476
;;;157    					}
;;;158    				} else {
;;;159    					bt[a].clk_mode = 80;
        0x0800258a:    2050        P       MOVS     r0,#0x50
        0x0800258c:    4919        .I      LDR      r1,[pc,#100] ; [0x80025f4] = 0x20000934
        0x0800258e:    eb011144    ..D.    ADD      r1,r1,r4,LSL #5
        0x08002592:    61c8        .a      STR      r0,[r1,#0x1c]
;;;160    				}
;;;161    				break;
        0x08002594:    e026        &.      B        0x80025e4 ; process_button + 556
;;;162    			}
;;;163    			case 80: {
;;;164    				if ( tmp_buttons & bt[a].button_pin ) { // released
        0x08002596:    4817        .H      LDR      r0,[pc,#92] ; [0x80025f4] = 0x20000934
        0x08002598:    eb001044    ..D.    ADD      r0,r0,r4,LSL #5
        0x0800259c:    6840        @h      LDR      r0,[r0,#4]
        0x0800259e:    4028        (@      ANDS     r0,r0,r5
        0x080025a0:    b128        (.      CBZ      r0,0x80025ae ; process_button + 502
;;;165    					bt[a].clk_mode = 90;
        0x080025a2:    205a        Z       MOVS     r0,#0x5a
        0x080025a4:    4913        .I      LDR      r1,[pc,#76] ; [0x80025f4] = 0x20000934
        0x080025a6:    eb011144    ..D.    ADD      r1,r1,r4,LSL #5
        0x080025aa:    61c8        .a      STR      r0,[r1,#0x1c]
        0x080025ac:    e007        ..      B        0x80025be ; process_button + 518
;;;166    				} else {
;;;167    					bt[a].downTime = bt[a].buttons_mstick;
        0x080025ae:    4811        .H      LDR      r0,[pc,#68] ; [0x80025f4] = 0x20000934
        0x080025b0:    eb001044    ..D.    ADD      r0,r0,r4,LSL #5
        0x080025b4:    6900        .i      LDR      r0,[r0,#0x10]
        0x080025b6:    490f        .I      LDR      r1,[pc,#60] ; [0x80025f4] = 0x20000934
        0x080025b8:    eb011144    ..D.    ADD      r1,r1,r4,LSL #5
        0x080025bc:    6088        .`      STR      r0,[r1,#8]
;;;168    				}
;;;169    				break;
        0x080025be:    e011        ..      B        0x80025e4 ; process_button + 556
;;;170    			}
;;;171    			case 90: { //  DOUBLE_CLICK
;;;172    				buttons_flag_setbb[(a<<2)+double_click_Pos]  = 1; //double_click = 1;
        0x080025c0:    2001        .       MOVS     r0,#1
        0x080025c2:    2103        .!      MOVS     r1,#3
        0x080025c4:    eb010184    ....    ADD      r1,r1,r4,LSL #2
        0x080025c8:    4a0c        .J      LDR      r2,[pc,#48] ; [0x80025fc] = 0x22080000
        0x080025ca:    f8420021    B.!.    STR      r0,[r2,r1,LSL #2]
;;;173    				bt[a].clk_mode = 10;
        0x080025ce:    200a        .       MOVS     r0,#0xa
        0x080025d0:    4908        .I      LDR      r1,[pc,#32] ; [0x80025f4] = 0x20000934
        0x080025d2:    eb011144    ..D.    ADD      r1,r1,r4,LSL #5
        0x080025d6:    61c8        .a      STR      r0,[r1,#0x1c]
;;;174    				bt[a].buttons_mstick = 0;
        0x080025d8:    2000        .       MOVS     r0,#0
        0x080025da:    4906        .I      LDR      r1,[pc,#24] ; [0x80025f4] = 0x20000934
        0x080025dc:    eb011144    ..D.    ADD      r1,r1,r4,LSL #5
        0x080025e0:    6108        .a      STR      r0,[r1,#0x10]
;;;175    				break;
        0x080025e2:    bf00        ..      NOP      
        0x080025e4:    bf00        ..      NOP      
        0x080025e6:    1c64        d.      ADDS     r4,r4,#1
        0x080025e8:    2c01        .,      CMP      r4,#1
        0x080025ea:    f6ffaee8    ....    BLT      0x80023be ; process_button + 6
;;;176    			}
;;;177    			}
;;;178    		}
;;;179    	}
;;;180    //	ubTransferComplete = 0;
;;;181    }
        0x080025ee:    bf00        ..      NOP      
        0x080025f0:    e70d        ..      B        0x800240e ; process_button + 86
    $d
        0x080025f2:    0000        ..      DCW    0
        0x080025f4:    20000934    4..     DCD    536873268
        0x080025f8:    20000021    !..     DCD    536870945
        0x080025fc:    22080000    ..."    DCD    570949632
    $t
    i.ssd1306_I2C_Init
    ssd1306_I2C_Init
;;; .\..\Src\ssd1306.c
;;;246    	uint32_t p = 250000;
        0x08002600:    4802        .H      LDR      r0,[pc,#8] ; [0x800260c] = 0x3d090
;;;247    	while(p>0)
        0x08002602:    e000        ..      B        0x8002606 ; ssd1306_I2C_Init + 6
        0x08002604:    1e40        @.      SUBS     r0,r0,#1
        0x08002606:    2800        .(      CMP      r0,#0
        0x08002608:    d1fc        ..      BNE      0x8002604 ; ssd1306_I2C_Init + 4
;;;248    		p--;
;;;249    	//HAL_I2C_DeInit(hi2c_screen);
;;;250    	//p = 250000;
;;;251    	//while(p>0)
;;;252    	//	p--;
;;;253    	//MX_I2C1_Init();
;;;254    }
        0x0800260a:    4770        pG      BX       lr
    $d
        0x0800260c:    0003d090    ....    DCD    250000
    $t
    i.ssd1306_I2C_Write
    ssd1306_I2C_Write
;;;255    /*
;;;256    void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
;;;257    	uint8_t dt[count + 1];
;;;258    	dt[0] = reg;
;;;259    	uint8_t i;
;;;260    	for(i = 1; i <= count; i++)
;;;261    		dt[i] = data[i-1];
;;;262    //	Handle_I2C_Master(hi2c_screen, address, dt, count, 10);
;;;263    	// haltodo HAL_I2C_Master_Transmit(hi2c_screen, address, dt, count, 10);
;;;264    }
;;;265    
;;;266    
;;;267    void ssd1306_I2C_WriteMulti_DMA(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {	
;;;268    	//haltodo HAL_I2C_Master_Transmit(hi2c_screen, address, &reg, 1, 100);
;;;269    	//haltodo HAL_I2C_Master_Transmit_DMA(hi2c_screen, address, data, count);
;;;270    }
;;;271    */
;;;272    
;;;273    void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
        0x08002610:    b57c        |.      PUSH     {r2-r6,lr}
        0x08002612:    4604        .F      MOV      r4,r0
        0x08002614:    460e        .F      MOV      r6,r1
        0x08002616:    4615        .F      MOV      r5,r2
;;;274    	uint8_t dt[2] = {reg, data};
        0x08002618:    f88d6004    ...`    STRB     r6,[sp,#4]
        0x0800261c:    f88d5005    ...P    STRB     r5,[sp,#5]
;;;275    //	dt[0] = reg;
;;;276    //	dt[1] = data;
;;;277    	Handle_I2C_MasterDMA_IT(hi2c_screen, address, dt, 2, 10);
        0x08002620:    200a        .       MOVS     r0,#0xa
        0x08002622:    2302        .#      MOVS     r3,#2
        0x08002624:    aa01        ..      ADD      r2,sp,#4
        0x08002626:    4621        !F      MOV      r1,r4
        0x08002628:    9000        ..      STR      r0,[sp,#0]
        0x0800262a:    4802        .H      LDR      r0,[pc,#8] ; [0x8002634] = 0x20000004
        0x0800262c:    6800        .h      LDR      r0,[r0,#0]
        0x0800262e:    f7fdfe4f    ..O.    BL       Handle_I2C_MasterDMA_IT ; 0x80002d0
;;;278    //	HAL_I2C_Master_Transmit(hi2c_screen, address, dt, 2, 10);
;;;279    }
        0x08002632:    bd7c        |.      POP      {r2-r6,pc}
    $d
        0x08002634:    20000004    ...     DCD    536870916
    $t
    i.update_screen
    update_screen
;;; .\..\Src\screen.c
;;;28     int update_screen(void){
        0x08002638:    b53e        >.      PUSH     {r1-r5,lr}
;;;29     	if(ubTransferComplete == 0) {
        0x0800263a:    484a        JH      LDR      r0,[pc,#296] ; [0x8002764] = 0x20000027
        0x0800263c:    7800        .x      LDRB     r0,[r0,#0]
        0x0800263e:    b908        ..      CBNZ     r0,0x8002644 ; update_screen + 12
;;;30     		return 1;
        0x08002640:    2001        .       MOVS     r0,#1
        0x08002642:    bd3e        >.      POP      {r1-r5,pc}
;;;31     	}
;;;32     	SSD1306_Fill(SSD1306_COLOR_BLACK);
        0x08002644:    2000        .       MOVS     r0,#0
        0x08002646:    f7fff855    ..U.    BL       SSD1306_Fill ; 0x80016f4
;;;33     // first line
;;;34     	SSD1306_GotoXY(0, 16*0);
        0x0800264a:    2100        .!      MOVS     r1,#0
        0x0800264c:    4608        .F      MOV      r0,r1
        0x0800264e:    f7fff861    ..a.    BL       SSD1306_GotoXY ; 0x8001714
;;;35     	feed_direction == feed_direction_left ? SSD1306_Putc2big(left_arrow, &consolas_18ptFontInfo) : SSD1306_Putc2big(right_arrow, &consolas_18ptFontInfo);
        0x08002652:    4845        EH      LDR      r0,[pc,#276] ; [0x8002768] = 0x2000007d
        0x08002654:    7800        .x      LDRB     r0,[r0,#0]
        0x08002656:    b920         .      CBNZ     r0,0x8002662 ; update_screen + 42
        0x08002658:    4944        DI      LDR      r1,[pc,#272] ; [0x800276c] = 0x8003760
        0x0800265a:    2001        .       MOVS     r0,#1
        0x0800265c:    f7fff908    ....    BL       SSD1306_Putc2big ; 0x8001870
        0x08002660:    e003        ..      B        0x800266a ; update_screen + 50
        0x08002662:    4942        BI      LDR      r1,[pc,#264] ; [0x800276c] = 0x8003760
        0x08002664:    2002        .       MOVS     r0,#2
        0x08002666:    f7fff903    ....    BL       SSD1306_Putc2big ; 0x8001870
;;;36     	SSD1306_Puts2(Thread_Info[Menu_Step].Unit, &microsoftSansSerif_12ptFontInfo, SSD1306_COLOR_WHITE);
        0x0800266a:    4941        AI      LDR      r1,[pc,#260] ; [0x8002770] = 0x20000090
        0x0800266c:    4a41        AJ      LDR      r2,[pc,#260] ; [0x8002774] = 0x200004b0
        0x0800266e:    7812        .x      LDRB     r2,[r2,#0]
        0x08002670:    eb011142    ..B.    ADD      r1,r1,r2,LSL #5
        0x08002674:    f101000b    ....    ADD      r0,r1,#0xb
        0x08002678:    2201        ."      MOVS     r2,#1
        0x0800267a:    493f        ?I      LDR      r1,[pc,#252] ; [0x8002778] = 0x8002e5c
        0x0800267c:    f7fff988    ....    BL       SSD1306_Puts2 ; 0x8001990
;;;37     	SSD1306_Puts2(Thread_Info[Menu_Step].infeed_inch, &microsoftSansSerif_12ptFontInfo, SSD1306_COLOR_WHITE); // infeed recommendation
        0x08002680:    493b        ;I      LDR      r1,[pc,#236] ; [0x8002770] = 0x20000090
        0x08002682:    4a3c        <J      LDR      r2,[pc,#240] ; [0x8002774] = 0x200004b0
        0x08002684:    7812        .x      LDRB     r2,[r2,#0]
        0x08002686:    eb011142    ..B.    ADD      r1,r1,r2,LSL #5
        0x0800268a:    f1010018    ....    ADD      r0,r1,#0x18
        0x0800268e:    2201        ."      MOVS     r2,#1
        0x08002690:    4939        9I      LDR      r1,[pc,#228] ; [0x8002778] = 0x8002e5c
        0x08002692:    f7fff97d    ..}.    BL       SSD1306_Puts2 ; 0x8001990
;;;38     
;;;39     	char text_buffer[11];
;;;40     
;;;41     	SSD1306_GotoXY(SSD1306_WIDTH - 16, 0);
        0x08002696:    2100        .!      MOVS     r1,#0
        0x08002698:    2070        p       MOVS     r0,#0x70
        0x0800269a:    f7fff83b    ..;.    BL       SSD1306_GotoXY ; 0x8001714
;;;42     //	SSD1306_Puts2(utoa_builtin_div_1(z_axis.mode, text_buffer), &microsoftSansSerif_12ptFontInfo, SSD1306_COLOR_WHITE); // DKA mode
;;;43     
;;;44     	SSD1306_GotoXY(SSD1306_WIDTH - 60, 16);
        0x0800269e:    2110        .!      MOVS     r1,#0x10
        0x080026a0:    2044        D       MOVS     r0,#0x44
        0x080026a2:    f7fff837    ..7.    BL       SSD1306_GotoXY ; 0x8001714
;;;45     	SSD1306_Puts2(utoa_builtin_div_1(z_axis.current_pos, text_buffer), &microsoftSansSerif_12ptFontInfo, SSD1306_COLOR_WHITE); // DKA mode
        0x080026a6:    4935        5I      LDR      r1,[pc,#212] ; [0x800277c] = 0x20000958
        0x080026a8:    6808        .h      LDR      r0,[r1,#0]
        0x080026aa:    4669        iF      MOV      r1,sp
        0x080026ac:    f000f87a    ..z.    BL       utoa_builtin_div_1 ; 0x80027a4
        0x080026b0:    4604        .F      MOV      r4,r0
        0x080026b2:    2201        ."      MOVS     r2,#1
        0x080026b4:    4930        0I      LDR      r1,[pc,#192] ; [0x8002778] = 0x8002e5c
        0x080026b6:    f7fff96b    ..k.    BL       SSD1306_Puts2 ; 0x8001990
;;;46     
;;;47     //	SSD1306_GotoXY(SSD1306_WIDTH - 60, 32);
;;;48     //	SSD1306_Puts2(utoa_builtin_div_1(z_axis.ramp_step, text_buffer), &microsoftSansSerif_12ptFontInfo, SSD1306_COLOR_WHITE); // DKA mode
;;;49     	if(i2c_device_logging.sample[i2c_device_logging.index].button_c > 0){
        0x080026ba:    4831        1H      LDR      r0,[pc,#196] ; [0x8002780] = 0x200008ba
        0x080026bc:    7800        .x      LDRB     r0,[r0,#0]
        0x080026be:    eb000140    ..@.    ADD      r1,r0,r0,LSL #1
        0x080026c2:    482f        /H      LDR      r0,[pc,#188] ; [0x8002780] = 0x200008ba
        0x080026c4:    1c80        ..      ADDS     r0,r0,#2
        0x080026c6:    eb000081    ....    ADD      r0,r0,r1,LSL #2
        0x080026ca:    7a80        .z      LDRB     r0,[r0,#0xa]
        0x080026cc:    2800        .(      CMP      r0,#0
        0x080026ce:    dd14        ..      BLE      0x80026fa ; update_screen + 194
;;;50     		SSD1306_GotoXY(SSD1306_WIDTH - 60, 32);
        0x080026d0:    2120         !      MOVS     r1,#0x20
        0x080026d2:    2044        D       MOVS     r0,#0x44
        0x080026d4:    f7fff81e    ....    BL       SSD1306_GotoXY ; 0x8001714
;;;51     		SSD1306_Puts2(utoa_builtin_div_1(i2c_device_logging.sample[i2c_device_logging.index].button_c, text_buffer), &microsoftSansSerif_12ptFontInfo, SSD1306_COLOR_WHITE); // DKA mode
        0x080026d8:    4929        )I      LDR      r1,[pc,#164] ; [0x8002780] = 0x200008ba
        0x080026da:    7809        .x      LDRB     r1,[r1,#0]
        0x080026dc:    eb010241    ..A.    ADD      r2,r1,r1,LSL #1
        0x080026e0:    4927        'I      LDR      r1,[pc,#156] ; [0x8002780] = 0x200008ba
        0x080026e2:    1c89        ..      ADDS     r1,r1,#2
        0x080026e4:    eb010182    ....    ADD      r1,r1,r2,LSL #2
        0x080026e8:    7a88        .z      LDRB     r0,[r1,#0xa]
        0x080026ea:    4669        iF      MOV      r1,sp
        0x080026ec:    f000f85a    ..Z.    BL       utoa_builtin_div_1 ; 0x80027a4
        0x080026f0:    4604        .F      MOV      r4,r0
        0x080026f2:    2201        ."      MOVS     r2,#1
        0x080026f4:    4920         I      LDR      r1,[pc,#128] ; [0x8002778] = 0x8002e5c
        0x080026f6:    f7fff94b    ..K.    BL       SSD1306_Puts2 ; 0x8001990
;;;52     	}
;;;53     
;;;54     // second line
;;;55     
;;;56     	SSD1306_GotoXY(0, 16*1); //    0;16.   ,  .
        0x080026fa:    2110        .!      MOVS     r1,#0x10
        0x080026fc:    2000        .       MOVS     r0,#0
        0x080026fe:    f7fff809    ....    BL       SSD1306_GotoXY ; 0x8001714
;;;57     	SSD1306_Puts2(Thread_Info[Menu_Step].Text, &microsoftSansSerif_20ptFontInfo, SSD1306_COLOR_WHITE);
        0x08002702:    491b        .I      LDR      r1,[pc,#108] ; [0x8002770] = 0x20000090
        0x08002704:    4a1b        .J      LDR      r2,[pc,#108] ; [0x8002774] = 0x200004b0
        0x08002706:    7812        .x      LDRB     r2,[r2,#0]
        0x08002708:    eb011142    ..B.    ADD      r1,r1,r2,LSL #5
        0x0800270c:    1d48        H.      ADDS     r0,r1,#5
        0x0800270e:    2201        ."      MOVS     r2,#1
        0x08002710:    491c        .I      LDR      r1,[pc,#112] ; [0x8002784] = 0x8003a00
        0x08002712:    f7fff93d    ..=.    BL       SSD1306_Puts2 ; 0x8001990
;;;58     	//			SSD1306_GotoXY(50, 16*1);
;;;59     	//			SSD1306_Puts2(Thread_Info[Menu_Step].infeed_mm, &microsoftSansSerif_12ptFontInfo, SSD1306_COLOR_WHITE);
;;;60     	//			SSD1306_GotoXY(50, 16*2);
;;;61     	//			SSD1306_Puts2(Thread_Info[Menu_Step].infeed_inch, &microsoftSansSerif_12ptFontInfo, SSD1306_COLOR_WHITE);
;;;62     
;;;63     	SSD1306_GotoXY(0, 16*3);
        0x08002716:    2130        0!      MOVS     r1,#0x30
        0x08002718:    2000        .       MOVS     r0,#0
        0x0800271a:    f7fefffb    ....    BL       SSD1306_GotoXY ; 0x8001714
;;;64     	switch(Thread_Info[Menu_Step].infeed_strategy) {
        0x0800271e:    4814        .H      LDR      r0,[pc,#80] ; [0x8002770] = 0x20000090
        0x08002720:    4914        .I      LDR      r1,[pc,#80] ; [0x8002774] = 0x200004b0
        0x08002722:    7809        .x      LDRB     r1,[r1,#0]
        0x08002724:    eb001041    ..A.    ADD      r0,r0,r1,LSL #5
        0x08002728:    7f80        ..      LDRB     r0,[r0,#0x1e]
        0x0800272a:    b120         .      CBZ      r0,0x8002736 ; update_screen + 254
        0x0800272c:    2801        .(      CMP      r0,#1
        0x0800272e:    d008        ..      BEQ      0x8002742 ; update_screen + 266
        0x08002730:    2802        .(      CMP      r0,#2
        0x08002732:    d112        ..      BNE      0x800275a ; update_screen + 290
        0x08002734:    e00b        ..      B        0x800274e ; update_screen + 278
;;;65     	case 0:
;;;66     		SSD1306_Puts2("radial", &microsoftSansSerif_12ptFontInfo, SSD1306_COLOR_WHITE);
        0x08002736:    2201        ."      MOVS     r2,#1
        0x08002738:    490f        .I      LDR      r1,[pc,#60] ; [0x8002778] = 0x8002e5c
        0x0800273a:    a013        ..      ADR      r0,{pc}+0x4e ; 0x8002788
        0x0800273c:    f7fff928    ..(.    BL       SSD1306_Puts2 ; 0x8001990
;;;67     		break;
        0x08002740:    e00b        ..      B        0x800275a ; update_screen + 290
;;;68     	case 1:
;;;69     		SSD1306_Puts2("flank", &microsoftSansSerif_12ptFontInfo, SSD1306_COLOR_WHITE);
        0x08002742:    2201        ."      MOVS     r2,#1
        0x08002744:    490c        .I      LDR      r1,[pc,#48] ; [0x8002778] = 0x8002e5c
        0x08002746:    a012        ..      ADR      r0,{pc}+0x4a ; 0x8002790
        0x08002748:    f7fff922    ..".    BL       SSD1306_Puts2 ; 0x8001990
;;;70     		break;
        0x0800274c:    e005        ..      B        0x800275a ; update_screen + 290
;;;71     	case 2:
;;;72     		SSD1306_Puts2("incremental", &microsoftSansSerif_12ptFontInfo, SSD1306_COLOR_WHITE);
        0x0800274e:    2201        ."      MOVS     r2,#1
        0x08002750:    4909        .I      LDR      r1,[pc,#36] ; [0x8002778] = 0x8002e5c
        0x08002752:    a011        ..      ADR      r0,{pc}+0x46 ; 0x8002798
        0x08002754:    f7fff91c    ....    BL       SSD1306_Puts2 ; 0x8001990
;;;73     		break;
        0x08002758:    bf00        ..      NOP      
        0x0800275a:    bf00        ..      NOP      
;;;74     	}
;;;75     
;;;76     
;;;77     /*
;;;78     	if(auto_mode == true) {
;;;79     		SSD1306_GotoXY(SSD1306_WIDTH - 32, 0);
;;;80     		SSD1306_Putc2big('A', &microsoftSansSerif_12ptFontInfo);
;;;81     //  SSD1306_Putc2big(auto_symbol, &consolas_18ptFontInfo);
;;;82     	}
;;;83     */
;;;84     //#if !defined ( _SIMU )
;;;85     	SSD1306_UpdateScreen();
        0x0800275c:    f7fff932    ..2.    BL       SSD1306_UpdateScreen ; 0x80019c4
;;;86     	return 0;
        0x08002760:    2000        .       MOVS     r0,#0
        0x08002762:    e76e        n.      B        0x8002642 ; update_screen + 10
    $d
        0x08002764:    20000027    '..     DCD    536870951
        0x08002768:    2000007d    }..     DCD    536871037
        0x0800276c:    08003760    `7..    DCD    134231904
        0x08002770:    20000090    ...     DCD    536871056
        0x08002774:    200004b0    ...     DCD    536872112
        0x08002778:    08002e5c    \...    DCD    134229596
        0x0800277c:    20000958    X..     DCD    536873304
        0x08002780:    200008ba    ...     DCD    536873146
        0x08002784:    08003a00    .:..    DCD    134232576
        0x08002788:    69646172    radi    DCD    1768186226
        0x0800278c:    00006c61    al..    DCD    27745
        0x08002790:    6e616c66    flan    DCD    1851878502
        0x08002794:    0000006b    k...    DCD    107
        0x08002798:    72636e69    incr    DCD    1919118953
        0x0800279c:    6e656d65    emen    DCD    1852140901
        0x080027a0:    006c6174    tal.    DCD    7102836
    $t
    i.utoa_builtin_div_1
    utoa_builtin_div_1
;;; .\..\Src\screen.c (16)
        0x080027a4:    4602        .F      MOV      r2,r0
;;;17     	buffer += 11;
        0x080027a6:    310b        .1      ADDS     r1,r1,#0xb
;;;18     // 11      32-     
;;;19     	*--buffer = 0;
        0x080027a8:    2300        .#      MOVS     r3,#0
        0x080027aa:    1e48        H.      SUBS     r0,r1,#1
        0x080027ac:    4601        .F      MOV      r1,r0
        0x080027ae:    7003        .p      STRB     r3,[r0,#0]
;;;20     	do {
        0x080027b0:    bf00        ..      NOP      
;;;21     		*--buffer = value % 10 + '0';
        0x080027b2:    200a        .       MOVS     r0,#0xa
        0x080027b4:    fbb2f3f0    ....    UDIV     r3,r2,r0
        0x080027b8:    fb002013    ...     MLS      r0,r0,r3,r2
        0x080027bc:    3030        00      ADDS     r0,r0,#0x30
        0x080027be:    1e4b        K.      SUBS     r3,r1,#1
        0x080027c0:    4619        .F      MOV      r1,r3
        0x080027c2:    7018        .p      STRB     r0,[r3,#0]
;;;22     		value /= 10;
        0x080027c4:    200a        .       MOVS     r0,#0xa
        0x080027c6:    fbb2f2f0    ....    UDIV     r2,r2,r0
;;;23     	} while (value != 0);
        0x080027ca:    2a00        .*      CMP      r2,#0
        0x080027cc:    d1f1        ..      BNE      0x80027b2 ; utoa_builtin_div_1 + 14
;;;24     	return buffer;
        0x080027ce:    4608        .F      MOV      r0,r1
;;;25     }
        0x080027d0:    4770        pG      BX       lr
        0x080027d2:    0000        ..      MOVS     r0,r0
    i.z_axis_move2
    z_axis_move2
;;; .\..\Src\fsm.c
;;;365    	const fixedptu set_with_fract = fixedpt_add(z_axis.Q824set, z_axis.fract_part); // calculate new step delay with fract from previous step
        0x080027d4:    4a0b        .J      LDR      r2,[pc,#44] ; [0x8002804] = 0x20000958
        0x080027d6:    68d2        .h      LDR      r2,[r2,#0xc]
        0x080027d8:    4b0a        .K      LDR      r3,[pc,#40] ; [0x8002804] = 0x20000958
        0x080027da:    691b        .i      LDR      r3,[r3,#0x10]
        0x080027dc:    18d1        ..      ADDS     r1,r2,r3
;;;366    	s->syncbase->ARR = fixedpt_toint(set_with_fract) - 1; // update register ARR
        0x080027de:    2201        ."      MOVS     r2,#1
        0x080027e0:    ebc26211    ...b    RSB      r2,r2,r1,LSR #24
        0x080027e4:    6943        Ci      LDR      r3,[r0,#0x14]
        0x080027e6:    62da        .b      STR      r2,[r3,#0x2c]
;;;367    	s->syncbase->CNT = 0;
        0x080027e8:    2200        ."      MOVS     r2,#0
        0x080027ea:    6943        Ci      LDR      r3,[r0,#0x14]
        0x080027ec:    625a        Zb      STR      r2,[r3,#0x24]
;;;368    	s->syncbase->EGR |= TIM_EGR_UG;
        0x080027ee:    6942        Bi      LDR      r2,[r0,#0x14]
        0x080027f0:    6952        Ri      LDR      r2,[r2,#0x14]
        0x080027f2:    f0420201    B...    ORR      r2,r2,#1
        0x080027f6:    6943        Ci      LDR      r3,[r0,#0x14]
        0x080027f8:    615a        Za      STR      r2,[r3,#0x14]
;;;369    	z_axis.fract_part = fixedpt_fracpart( set_with_fract ); // save fract part for future use on next step
        0x080027fa:    f021427f    !..B    BIC      r2,r1,#0xff000000
        0x080027fe:    4b01        .K      LDR      r3,[pc,#4] ; [0x8002804] = 0x20000958
        0x08002800:    611a        .a      STR      r2,[r3,#0x10]
;;;370    }
        0x08002802:    4770        pG      BX       lr
    $d
        0x08002804:    20000958    X..     DCD    536873304
    $t
    i.z_axis_ramp_down2
    z_axis_ramp_down2
;;; .\..\Src\fsm.c (349)
        0x08002808:    4601        .F      MOV      r1,r0
;;;350    	if (z_axis.ramp_step == 0)
        0x0800280a:    480d        .H      LDR      r0,[pc,#52] ; [0x8002840] = 0x20000958
        0x0800280c:    f8900028    ..(.    LDRB     r0,[r0,#0x28]
        0x08002810:    b908        ..      CBNZ     r0,0x8002816 ; z_axis_ramp_down2 + 14
;;;351    		return true;
        0x08002812:    2001        .       MOVS     r0,#1
        0x08002814:    4770        pG      BX       lr
;;;352    //	const fixedptu set_with_fract = ramp2[--z_axis.ramp_step] << 24;
;;;353    //	s->syncbase->ARR = fixedpt_toint(set_with_fract) - 1; // update register ARR
;;;354    
;;;355    	s->syncbase->ARR = sync_ramp_profile[--z_axis.ramp_step];
        0x08002816:    480a        .H      LDR      r0,[pc,#40] ; [0x8002840] = 0x20000958
        0x08002818:    f8900028    ..(.    LDRB     r0,[r0,#0x28]
        0x0800281c:    1e40        @.      SUBS     r0,r0,#1
        0x0800281e:    b2c0        ..      UXTB     r0,r0
        0x08002820:    4a07        .J      LDR      r2,[pc,#28] ; [0x8002840] = 0x20000958
        0x08002822:    f8820028    ..(.    STRB     r0,[r2,#0x28]
        0x08002826:    4a07        .J      LDR      r2,[pc,#28] ; [0x8002844] = 0x20000048
        0x08002828:    5c10        .\      LDRB     r0,[r2,r0]
        0x0800282a:    694a        Ji      LDR      r2,[r1,#0x14]
        0x0800282c:    62d0        .b      STR      r0,[r2,#0x2c]
;;;356    	//	s->syncbase->EGR |= TIM_EGR_UG;
;;;357    //	z_axis.fract_part = fixedpt_fracpart( set_with_fract ); // save fract part for future use on next step
;;;358    	if(z_axis.ramp_step == 0)
        0x0800282e:    4804        .H      LDR      r0,[pc,#16] ; [0x8002840] = 0x20000958
        0x08002830:    f8900028    ..(.    LDRB     r0,[r0,#0x28]
        0x08002834:    b908        ..      CBNZ     r0,0x800283a ; z_axis_ramp_down2 + 50
;;;359    		return true;
        0x08002836:    2001        .       MOVS     r0,#1
        0x08002838:    e7ec        ..      B        0x8002814 ; z_axis_ramp_down2 + 12
;;;360    	return false;
        0x0800283a:    2000        .       MOVS     r0,#0
        0x0800283c:    e7ea        ..      B        0x8002814 ; z_axis_ramp_down2 + 12
    $d
        0x0800283e:    0000        ..      DCW    0
        0x08002840:    20000958    X..     DCD    536873304
        0x08002844:    20000048    H..     DCD    536870984
    $t
    i.z_axis_ramp_up2
    z_axis_ramp_up2
;;; .\..\Src\fsm.c (331)
        0x08002848:    4601        .F      MOV      r1,r0
;;;332    	const fixedptu  set_with_fract = sync_ramp_profile[z_axis.ramp_step] << 24;
        0x0800284a:    4816        .H      LDR      r0,[pc,#88] ; [0x80028a4] = 0x20000958
        0x0800284c:    f8900028    ..(.    LDRB     r0,[r0,#0x28]
        0x08002850:    4b15        .K      LDR      r3,[pc,#84] ; [0x80028a8] = 0x20000048
        0x08002852:    5c18        .\      LDRB     r0,[r3,r0]
        0x08002854:    0602        ..      LSLS     r2,r0,#24
;;;333    	if(z_axis.Q824set > set_with_fract || z_axis.ramp_step == sync_ramp_profile_len) { 	// reach desired speed or end of ramp map
        0x08002856:    4813        .H      LDR      r0,[pc,#76] ; [0x80028a4] = 0x20000958
        0x08002858:    68c0        .h      LDR      r0,[r0,#0xc]
        0x0800285a:    4290        .B      CMP      r0,r2
        0x0800285c:    d804        ..      BHI      0x8002868 ; z_axis_ramp_up2 + 32
        0x0800285e:    4811        .H      LDR      r0,[pc,#68] ; [0x80028a4] = 0x20000958
        0x08002860:    f8900028    ..(.    LDRB     r0,[r0,#0x28]
        0x08002864:    2805        .(      CMP      r0,#5
        0x08002866:    d10e        ..      BNE      0x8002886 ; z_axis_ramp_up2 + 62
;;;334    		s->syncbase->ARR = fixedpt_toint(z_axis.Q824set) - 1; 			// update register ARR
        0x08002868:    480e        .H      LDR      r0,[pc,#56] ; [0x80028a4] = 0x20000958
        0x0800286a:    68c0        .h      LDR      r0,[r0,#0xc]
        0x0800286c:    2301        .#      MOVS     r3,#1
        0x0800286e:    ebc36010    ...`    RSB      r0,r3,r0,LSR #24
        0x08002872:    694b        Ki      LDR      r3,[r1,#0x14]
        0x08002874:    62d8        .b      STR      r0,[r3,#0x2c]
;;;335    //		s->syncbase->EGR |= TIM_EGR_UG;
;;;336    		z_axis.fract_part = fixedpt_fracpart(z_axis.Q824set); 								// save fract part for future use on next step
        0x08002876:    480b        .H      LDR      r0,[pc,#44] ; [0x80028a4] = 0x20000958
        0x08002878:    68c0        .h      LDR      r0,[r0,#0xc]
        0x0800287a:    f020407f     ..@    BIC      r0,r0,#0xff000000
        0x0800287e:    4b09        .K      LDR      r3,[pc,#36] ; [0x80028a4] = 0x20000958
        0x08002880:    6118        .a      STR      r0,[r3,#0x10]
;;;337    //		z_axis.end_minus_ramp_delta =
;;;338    		return true;
        0x08002882:    2001        .       MOVS     r0,#1
        0x08002884:    4770        pG      BX       lr
;;;339    	} else {
;;;340    		z_axis.ramp_step++;
        0x08002886:    4807        .H      LDR      r0,[pc,#28] ; [0x80028a4] = 0x20000958
        0x08002888:    f8900028    ..(.    LDRB     r0,[r0,#0x28]
        0x0800288c:    1c40        @.      ADDS     r0,r0,#1
        0x0800288e:    4b05        .K      LDR      r3,[pc,#20] ; [0x80028a4] = 0x20000958
        0x08002890:    f8830028    ..(.    STRB     r0,[r3,#0x28]
;;;341    		s->syncbase->ARR = fixedpt_toint(set_with_fract) - 1; 			// update register ARR
        0x08002894:    2001        .       MOVS     r0,#1
        0x08002896:    ebc06012    ...`    RSB      r0,r0,r2,LSR #24
        0x0800289a:    694b        Ki      LDR      r3,[r1,#0x14]
        0x0800289c:    62d8        .b      STR      r0,[r3,#0x2c]
;;;342    //		s->syncbase->EGR |= TIM_EGR_UG;
;;;343    //		z_axis.fract_part = fixedpt_fracpart( set_with_fract ); 						// save fract part for future use on next step
;;;344    	}
;;;345    	return false;
        0x0800289e:    2000        .       MOVS     r0,#0
        0x080028a0:    e7f0        ..      B        0x8002884 ; z_axis_ramp_up2 + 60
    $d
        0x080028a2:    0000        ..      DCW    0
        0x080028a4:    20000958    X..     DCD    536873304
        0x080028a8:    20000048    H..     DCD    536870984
    $t
    i.z_move
    z_move
;;; .\..\Src\fsm.c (185)
        0x080028ac:    e92d41f0    -..A    PUSH     {r4-r8,lr}
        0x080028b0:    4605        .F      MOV      r5,r0
        0x080028b2:    460e        .F      MOV      r6,r1
        0x080028b4:    4614        .F      MOV      r4,r2
        0x080028b6:    461f        .F      MOV      r7,r3
;;;186    	MOTOR_X_Enable();
        0x080028b8:    f2402002    @..     MOV      r0,#0x202
        0x080028bc:    491c        .I      LDR      r1,[pc,#112] ; [0x8002930] = 0x40010810
        0x080028be:    6008        .`      STR      r0,[r1,#0]
;;;187    	MOTOR_Z_Enable(); // time to wakeup motor from sleep is quite high(1.7ms), so enable it as soon as possible
        0x080028c0:    491c        .I      LDR      r1,[pc,#112] ; [0x8002934] = 0x40010c10
        0x080028c2:    6008        .`      STR      r0,[r1,#0]
;;;188    	LL_mDelay(2);
        0x080028c4:    2002        .       MOVS     r0,#2
        0x080028c6:    f7fefa30    ..0.    BL       LL_mDelay ; 0x8000d2a
;;;189    
;;;190    	if(direction == feed_direction_left) {
        0x080028ca:    b95d        ].      CBNZ     r5,0x80028e4 ; z_move + 56
;;;191    		feed_direction = feed_direction_left;
        0x080028cc:    2000        .       MOVS     r0,#0
        0x080028ce:    491a        .I      LDR      r1,[pc,#104] ; [0x8002938] = 0x2000007d
        0x080028d0:    7008        .p      STRB     r0,[r1,#0]
;;;192    		MOTOR_Z_Reverse();
        0x080028d2:    f2480080    H...    MOV      r0,#0x8080
        0x080028d6:    4916        .I      LDR      r1,[pc,#88] ; [0x8002930] = 0x40010810
        0x080028d8:    1d09        ..      ADDS     r1,r1,#4
        0x080028da:    6008        .`      STR      r0,[r1,#0]
;;;193    		MOTOR_X_Reverse();
        0x080028dc:    4817        .H      LDR      r0,[pc,#92] ; [0x800293c] = 0x4800080
        0x080028de:    4918        .I      LDR      r1,[pc,#96] ; [0x8002940] = 0x40011000
        0x080028e0:    6148        Ha      STR      r0,[r1,#0x14]
        0x080028e2:    e009        ..      B        0x80028f8 ; z_move + 76
;;;194    	} else {
;;;195    		feed_direction = feed_direction_right;
        0x080028e4:    2001        .       MOVS     r0,#1
        0x080028e6:    4914        .I      LDR      r1,[pc,#80] ; [0x8002938] = 0x2000007d
        0x080028e8:    7008        .p      STRB     r0,[r1,#0]
;;;196    		MOTOR_Z_Forward();
        0x080028ea:    f2480080    H...    MOV      r0,#0x8080
        0x080028ee:    4910        .I      LDR      r1,[pc,#64] ; [0x8002930] = 0x40010810
        0x080028f0:    6008        .`      STR      r0,[r1,#0]
;;;197    		MOTOR_X_Forward();
        0x080028f2:    4812        .H      LDR      r0,[pc,#72] ; [0x800293c] = 0x4800080
        0x080028f4:    4912        .I      LDR      r1,[pc,#72] ; [0x8002940] = 0x40011000
        0x080028f6:    6108        .a      STR      r0,[r1,#0x10]
;;;198    	}
;;;199    
;;;200    	state.sync = sync;
        0x080028f8:    4812        .H      LDR      r0,[pc,#72] ; [0x8002944] = 0x20000054
        0x080028fa:    7404        .t      STRB     r4,[r0,#0x10]
;;;201    	if(sync){
        0x080028fc:    b11c        ..      CBZ      r4,0x8002906 ; z_move + 90
;;;202    		state.main_feed_direction = feed_direction;
        0x080028fe:    480e        .H      LDR      r0,[pc,#56] ; [0x8002938] = 0x2000007d
        0x08002900:    7800        .x      LDRB     r0,[r0,#0]
        0x08002902:    4910        .I      LDR      r1,[pc,#64] ; [0x8002944] = 0x20000054
        0x08002904:    7448        Ht      STRB     r0,[r1,#0x11]
;;;203    	}
;;;204    	
;;;205    	z_axis.current_pos = 0;
        0x08002906:    2000        .       MOVS     r0,#0
        0x08002908:    490f        .I      LDR      r1,[pc,#60] ; [0x8002948] = 0x20000958
        0x0800290a:    6008        .`      STR      r0,[r1,#0]
;;;206    	z_axis.end_pos = length;
        0x0800290c:    4608        .F      MOV      r0,r1
        0x0800290e:    6046        F`      STR      r6,[r0,#4]
;;;207    	if(z_axis.end_pos > 0){
        0x08002910:    6840        @h      LDR      r0,[r0,#4]
        0x08002912:    b128        (.      CBZ      r0,0x8002920 ; z_move + 116
;;;208    		z_axis.end_pos = z_axis.end_pos | (step_divider - 1); // to make sure that we'll not stop between full steps
        0x08002914:    4608        .F      MOV      r0,r1
        0x08002916:    6840        @h      LDR      r0,[r0,#4]
        0x08002918:    f0400001    @...    ORR      r0,r0,#1
        0x0800291c:    6048        H`      STR      r0,[r1,#4]
        0x0800291e:    e002        ..      B        0x8002926 ; z_move + 122
;;;209    	} else {
;;;210    		state.sync = true;
        0x08002920:    2001        .       MOVS     r0,#1
        0x08002922:    4908        .I      LDR      r1,[pc,#32] ; [0x8002944] = 0x20000054
        0x08002924:    7408        .t      STRB     r0,[r1,#0x10]
;;;211    	}
;;;212    	
;;;213    	do_fsm_move_start(&state);
        0x08002926:    4807        .H      LDR      r0,[pc,#28] ; [0x8002944] = 0x20000054
        0x08002928:    f7fffb66    ..f.    BL       do_fsm_move_start ; 0x8001ff8
;;;214    
;;;215    }
        0x0800292c:    e8bd81f0    ....    POP      {r4-r8,pc}
    $d
        0x08002930:    40010810    ...@    DCD    1073809424
        0x08002934:    40010c10    ...@    DCD    1073810448
        0x08002938:    2000007d    }..     DCD    536871037
        0x0800293c:    04800080    ....    DCD    75497600
        0x08002940:    40011000    ...@    DCD    1073811456
        0x08002944:    20000054    T..     DCD    536870996
        0x08002948:    20000958    X..     DCD    536873304
    $d.realdata
    .constdata
    AHBPrescTable
        0x0800294c:    00000000    ....    DCD    0
        0x08002950:    00000000    ....    DCD    0
        0x08002954:    04030201    ....    DCD    67305985
        0x08002958:    09080706    ....    DCD    151521030
    APBPrescTable
        0x0800295c:    00000000    ....    DCD    0
        0x08002960:    04030201    ....    DCD    67305985
    .constdata
    CHANNEL_OFFSET_TAB
        0x08002964:    44301c08    ..0D    DCD    1144003592
        0x08002968:    6c58        Xl      DCW    27736
        0x0800296a:    80          .       DCB    128
    OFFSET_TAB_CCMRx
        0x0800296b:    00          .       DCB    0
        0x0800296c:    04000000    ....    DCD    67108864
        0x08002970:    0404        ..      DCW    1028
    SHIFT_TAB_OCxx
        0x08002972:    0000        ..      DCW    0
        0x08002974:    00000008    ....    DCD    8
        0x08002978:    08          .       DCB    8
    SHIFT_TAB_ICxx
        0x08002979:    000008      ...     DCB    0,0,8
        0x0800297c:    08000000    ....    DCD    134217728
    SHIFT_TAB_CCxP
        0x08002980:    06040200    ....    DCD    100925952
        0x08002984:    0a08        ..      DCW    2568
        0x08002986:    0c          .       DCB    12
    SHIFT_TAB_OISx
        0x08002987:    00          .       DCB    0
        0x08002988:    04030201    ....    DCD    67305985
        0x0800298c:    0605        ..      DCW    1541
    microsoftSansSerif_12ptBitmaps
        0x0800298e:    0800        ..      DCW    2048
        0x08002990:    010106f8    ....    DCD    16844536
        0x08002994:    01f80601    ....    DCD    33031681
        0x08002998:    08080806    ....    DCD    134744070
        0x0800299c:    02020106    ....    DCD    33685766
        0x080029a0:    0f0000ff    ....    DCD    251658495
        0x080029a4:    81010204    ....    DCD    2164326916
        0x080029a8:    0c1c2241    A"..    DCD    203170369
        0x080029ac:    0808090a    ....    DCD    134744330
        0x080029b0:    02040808    ....    DCD    33818632
        0x080029b4:    52212101    .!!R    DCD    1377902849
        0x080029b8:    0804028c    ....    DCD    134480524
        0x080029bc:    03040808    ....    DCD    50595848
        0x080029c0:    08304080    .@0.    DCD    137379968
        0x080029c4:    0100ff06    ....    DCD    16842502
        0x080029c8:    01010101    ....    DCD    16843009
        0x080029cc:    213f010f    ..?!    DCD    557777167
        0x080029d0:    21111111    ...!    DCD    554766609
        0x080029d4:    080402c1    ....    DCD    134480577
        0x080029d8:    03040808    ....    DCD    50595848
        0x080029dc:    111122fc    ."..    DCD    286335740
        0x080029e0:    03c42211    ."..    DCD    63185425
        0x080029e4:    08080804    ....    DCD    134744068
        0x080029e8:    01010304    ....    DCD    16843524
        0x080029ec:    39c10101    ...9    DCD    968950017
        0x080029f0:    00000007    ....    DCD    7
        0x080029f4:    0000010e    ....    DCD    270
        0x080029f8:    2121528c    .R!!    DCD    555831948
        0x080029fc:    038c5221    !R..    DCD    59527713
        0x08002a00:    08080804    ....    DCD    134744068
        0x08002a04:    423c0304    ..<B    DCD    1111229188
        0x08002a08:    42818181    ...B    DCD    1115783553
        0x08002a0c:    080402fc    ....    DCD    134480636
        0x08002a10:    03040808    ....    DCD    50595848
        0x08002a14:    b0c00000    ....    DCD    2965372928
        0x08002a18:    b08c838c    ....    DCD    2961998732
        0x08002a1c:    0c0000c0    ....    DCD    201326784
        0x08002a20:    00000003    ....    DCD    3
        0x08002a24:    00000000    ....    DCD    0
        0x08002a28:    21ff0c03    ...!    DCD    570362883
        0x08002a2c:    21212121    !!!!    DCD    555819297
        0x08002a30:    080f8c52    R...    DCD    135236690
        0x08002a34:    08080808    ....    DCD    134744072
        0x08002a38:    06f80304    ....    DCD    116916996
        0x08002a3c:    01010102    ....    DCD    16843010
        0x08002a40:    08060201    ....    DCD    134611457
        0x08002a44:    08040601    ....    DCD    134481409
        0x08002a48:    04080808    ....    DCD    67635208
        0x08002a4c:    01ff0106    ....    DCD    33489158
        0x08002a50:    01010101    ....    DCD    16843009
        0x08002a54:    0ff80602    ....    DCD    267912706
        0x08002a58:    08080808    ....    DCD    134744072
        0x08002a5c:    01060408    ....    DCD    17171464
        0x08002a60:    212121ff    .!!!    DCD    555819519
        0x08002a64:    01212121    !!!.    DCD    18948385
        0x08002a68:    0808080f    ....    DCD    134744079
        0x08002a6c:    08080808    ....    DCD    134744072
        0x08002a70:    212121ff    .!!!    DCD    555819519
        0x08002a74:    01212121    !!!.    DCD    18948385
        0x08002a78:    0000000f    ....    DCD    15
        0x08002a7c:    00000000    ....    DCD    0
        0x08002a80:    010206f8    ....    DCD    16910072
        0x08002a84:    42410101    ..AB    DCD    1111556353
        0x08002a88:    0601c846    F...    DCD    100780102
        0x08002a8c:    08080804    ....    DCD    134744068
        0x08002a90:    0f060408    ....    DCD    252052488
        0x08002a94:    202020ff    .       DCD    538976511
        0x08002a98:    ff202020       .    DCD    4280295456
        0x08002a9c:    0000000f    ....    DCD    15
        0x08002aa0:    0f000000    ....    DCD    251658240
        0x08002aa4:    00000fff    ....    DCD    4095
        0x08002aa8:    ff000000    ....    DCD    4278190080
        0x08002aac:    08080807    ....    DCD    134744071
        0x08002ab0:    20ff0708    ...     DCD    553584392
        0x08002ab4:    02048850    P...    DCD    33851472
        0x08002ab8:    000f0001    ....    DCD    983041
        0x08002abc:    02010000    ....    DCD    33619968
        0x08002ac0:    00ff0804    ....    DCD    16713732
        0x08002ac4:    00000000    ....    DCD    0
        0x08002ac8:    08080f00    ....    DCD    134745856
        0x08002acc:    08080808    ....    DCD    134744072
        0x08002ad0:    c0300cff    ..0.    DCD    3224374527
        0x08002ad4:    0c30c000    ..0.    DCD    204521472
        0x08002ad8:    00000fff    ....    DCD    4095
        0x08002adc:    00000300    ....    DCD    768
        0x08002ae0:    06ff0f00    ....    DCD    117378816
        0x08002ae4:    00806018    .`..    DCD    8413208
        0x08002ae8:    00000fff    ....    DCD    4095
        0x08002aec:    0f060100    ....    DCD    252051712
        0x08002af0:    010206f8    ....    DCD    16910072
        0x08002af4:    02010101    ....    DCD    33620225
        0x08002af8:    0601f806    ....    DCD    100792326
        0x08002afc:    08080804    ....    DCD    134744068
        0x08002b00:    01060408    ....    DCD    17171464
        0x08002b04:    414141ff    .AAA    DCD    1094795775
        0x08002b08:    1c224141    AA".    DCD    472006977
        0x08002b0c:    0000000f    ....    DCD    15
        0x08002b10:    00000000    ....    DCD    0
        0x08002b14:    010206f8    ....    DCD    16910072
        0x08002b18:    02010101    ....    DCD    33620225
        0x08002b1c:    0601f806    ....    DCD    100792326
        0x08002b20:    09080804    ....    DCD    151521284
        0x08002b24:    110e040a    ....    DCD    286131210
        0x08002b28:    414141ff    .AAA    DCD    1094795775
        0x08002b2c:    1ca24141    AA..    DCD    480395585
        0x08002b30:    00000f00    ....    DCD    3840
        0x08002b34:    00000000    ....    DCD    0
        0x08002b38:    120c0807    ....    DCD    302778375
        0x08002b3c:    21212121    !!!!    DCD    555819297
        0x08002b40:    02844221    !B..    DCD    42222113
        0x08002b44:    08080804    ....    DCD    134744068
        0x08002b48:    03040808    ....    DCD    50595848
        0x08002b4c:    01010101    ....    DCD    16843009
        0x08002b50:    010101ff    ....    DCD    16843263
        0x08002b54:    00000001    ....    DCD    1
        0x08002b58:    00000f00    ....    DCD    3840
        0x08002b5c:    00ff0000    ....    DCD    16711680
        0x08002b60:    00000000    ....    DCD    0
        0x08002b64:    0403ff00    ....    DCD    67370752
        0x08002b68:    08080808    ....    DCD    134744072
        0x08002b6c:    0c030304    ....    DCD    201523972
        0x08002b70:    0000c030    0...    DCD    49200
        0x08002b74:    0c30c000    ..0.    DCD    204521472
        0x08002b78:    00000003    ....    DCD    3
        0x08002b7c:    030c0300    ....    DCD    51118848
        0x08002b80:    00000000    ....    DCD    0
        0x08002b84:    80601c03    ..`.    DCD    2153782275
        0x08002b88:    0e708000    ..p.    DCD    242253824
        0x08002b8c:    80008070    p...    DCD    2147516528
        0x08002b90:    00031c60    `...    DCD    203872
        0x08002b94:    0e010000    ....    DCD    234946560
        0x08002b98:    00000001    ....    DCD    1
        0x08002b9c:    00010e01    ....    DCD    69121
        0x08002ba0:    02010000    ....    DCD    33619968
        0x08002ba4:    60900804    ...`    DCD    1620051972
        0x08002ba8:    02040890    ....    DCD    33818768
        0x08002bac:    02040801    ....    DCD    33818625
        0x08002bb0:    00000001    ....    DCD    1
        0x08002bb4:    08040201    ....    DCD    134480385
        0x08002bb8:    08040201    ....    DCD    134480385
        0x08002bbc:    0810e010    ....    DCD    135323664
        0x08002bc0:    00010204    ....    DCD    66052
        0x08002bc4:    00000000    ....    DCD    0
        0x08002bc8:    0000000f    ....    DCD    15
        0x08002bcc:    01010000    ....    DCD    16842752
        0x08002bd0:    19214181    .A!.    DCD    421609857
        0x08002bd4:    0a0c0305    ....    DCD    168559365
        0x08002bd8:    08080809    ....    DCD    134744073
        0x08002bdc:    88100808    ....    DCD    2282752008
        0x08002be0:    88888888    ....    DCD    2290649224
        0x08002be4:    080700f0    ....    DCD    134676720
        0x08002be8:    08080808    ....    DCD    134744072
        0x08002bec:    10ff0807    ....    DCD    285149191
        0x08002bf0:    10080808    ....    DCD    268961800
        0x08002bf4:    08040fe0    ....    DCD    134483936
        0x08002bf8:    03040808    ....    DCD    50595848
        0x08002bfc:    080810e0    ....    DCD    134746336
        0x08002c00:    03201008    .. .    DCD    52432904
        0x08002c04:    08080804    ....    DCD    134744068
        0x08002c08:    10e00204    ....    DCD    283116036
        0x08002c0c:    10080808    ....    DCD    268961800
        0x08002c10:    080403ff    ....    DCD    134480895
        0x08002c14:    0f040808    ....    DCD    251922440
        0x08002c18:    888890e0    ....    DCD    2290651360
        0x08002c1c:    03e09088    ....    DCD    65048712
        0x08002c20:    08080804    ....    DCD    134744068
        0x08002c24:    08080204    ....    DCD    134742532
        0x08002c28:    000909fe    ....    DCD    592382
        0x08002c2c:    00000f00    ....    DCD    3840
        0x08002c30:    080810e0    ....    DCD    134746336
        0x08002c34:    03f81008    ....    DCD    66588680
        0x08002c38:    88888884    ....    DCD    2290649220
        0x08002c3c:    10ff3f44    D?..    DCD    285163332
        0x08002c40:    10080808    ....    DCD    268961800
        0x08002c44:    00000fe0    ....    DCD    4064
        0x08002c48:    0f000000    ....    DCD    251658240
        0x08002c4c:    f9000ff9    ....    DCD    4177530873
        0x08002c50:    80ff7f80    ....    DCD    2164227968
        0x08002c54:    081020c0    . ..    DCD    135274688
        0x08002c58:    00000f00    ....    DCD    3840
        0x08002c5c:    08040201    ....    DCD    134480385
        0x08002c60:    10f80fff    ....    DCD    284692479
        0x08002c64:    e0100808    ....    DCD    3759147016
        0x08002c68:    10080810    ....    DCD    268961808
        0x08002c6c:    00000fe0    ....    DCD    4064
        0x08002c70:    000f0000    ....    DCD    983040
        0x08002c74:    0f000000    ....    DCD    251658240
        0x08002c78:    080810f8    ....    DCD    134746360
        0x08002c7c:    0fe01008    ....    DCD    266342408
        0x08002c80:    00000000    ....    DCD    0
        0x08002c84:    10e00f00    ....    DCD    283119360
        0x08002c88:    10080808    ....    DCD    268961800
        0x08002c8c:    080403e0    ....    DCD    134480864
        0x08002c90:    03040808    ....    DCD    50595848
        0x08002c94:    080810f8    ....    DCD    134746360
        0x08002c98:    ffe01008    ....    DCD    4292874248
        0x08002c9c:    08080804    ....    DCD    134744068
        0x08002ca0:    10e00304    ....    DCD    283116292
        0x08002ca4:    10080808    ....    DCD    268961800
        0x08002ca8:    080403f8    ....    DCD    134480888
        0x08002cac:    ff040808    ....    DCD    4278454280
        0x08002cb0:    080810f8    ....    DCD    134746360
        0x08002cb4:    0000000f    ....    DCD    15
        0x08002cb8:    88888870    p...    DCD    2290649200
        0x08002cbc:    08041088    ....    DCD    134484104
        0x08002cc0:    07080808    ....    DCD    117966856
        0x08002cc4:    08ff0808    ....    DCD    150931464
        0x08002cc8:    07000008    ....    DCD    117440520
        0x08002ccc:    00f80008    ....    DCD    16252936
        0x08002cd0:    00000000    ....    DCD    0
        0x08002cd4:    080403f8    ....    DCD    134480888
        0x08002cd8:    0f040808    ....    DCD    251922440
        0x08002cdc:    00806018    .`..    DCD    8413208
        0x08002ce0:    00186080    .`..    DCD    1597568
        0x08002ce4:    010e0100    ....    DCD    17694976
        0x08002ce8:    c0380000    ..8.    DCD    3224895488
        0x08002cec:    38c00000    ...8    DCD    952107008
        0x08002cf0:    c00000c0    ....    DCD    3221225664
        0x08002cf4:    0e010038    8...    DCD    234946616
        0x08002cf8:    00000003    ....    DCD    3
        0x08002cfc:    00010e03    ....    DCD    69123
        0x08002d00:    80403008    .0@.    DCD    2151690248
        0x08002d04:    08083040    @0..    DCD    134754368
        0x08002d08:    01000106    ....    DCD    16777478
        0x08002d0c:    60180806    ...`    DCD    1612187654
        0x08002d10:    60800080    ...`    DCD    1619001472
        0x08002d14:    71808018    ...q    DCD    1904246808
        0x08002d18:    0000010e    ....    DCD    270
        0x08002d1c:    48880808    ...H    DCD    1216874504
        0x08002d20:    0a0c1828    (...    DCD    168564776
        0x08002d24:    08080809    ....    DCD    134744073
    microsoftSansSerif_12ptDescriptors
        0x08002d28:    00001001    ....    DCD    4097
        0x08002d2c:    00000000    ....    DCD    0
        0x08002d30:    00021007    ....    DCD    135175
        0x08002d34:    00101003    ....    DCD    1052675
        0x08002d38:    00161007    ....    DCD    1445895
        0x08002d3c:    00241007    ..$.    DCD    2363399
        0x08002d40:    00321007    ..2.    DCD    3280903
        0x08002d44:    00401007    ..@.    DCD    4198407
        0x08002d48:    004e1007    ..N.    DCD    5115911
        0x08002d4c:    005c1007    ..\.    DCD    6033415
        0x08002d50:    006a1007    ..j.    DCD    6950919
        0x08002d54:    00781007    ..x.    DCD    7868423
        0x08002d58:    00000000    ....    DCD    0
        0x08002d5c:    00000000    ....    DCD    0
        0x08002d60:    00000000    ....    DCD    0
        0x08002d64:    00000000    ....    DCD    0
        0x08002d68:    00000000    ....    DCD    0
        0x08002d6c:    00000000    ....    DCD    0
        0x08002d70:    00000000    ....    DCD    0
        0x08002d74:    0086100b    ....    DCD    8785931
        0x08002d78:    009c1008    ....    DCD    10227720
        0x08002d7c:    00ac100a    ....    DCD    11276298
        0x08002d80:    00c01009    ....    DCD    12587017
        0x08002d84:    00d21008    ....    DCD    13766664
        0x08002d88:    00e21008    ....    DCD    14815240
        0x08002d8c:    00f2100a    ....    DCD    15863818
        0x08002d90:    01061008    ....    DCD    17174536
        0x08002d94:    01161001    ....    DCD    18223105
        0x08002d98:    01181006    ....    DCD    18354182
        0x08002d9c:    01241008    ..$.    DCD    19140616
        0x08002da0:    01341007    ..4.    DCD    20189191
        0x08002da4:    01421009    ..B.    DCD    21106697
        0x08002da8:    01541007    ..T.    DCD    22286343
        0x08002dac:    0162100a    ..b.    DCD    23203850
        0x08002db0:    01761008    ..v.    DCD    24514568
        0x08002db4:    0186100a    ....    DCD    25563146
        0x08002db8:    019a1009    ....    DCD    26873865
        0x08002dbc:    01ac1009    ....    DCD    28053513
        0x08002dc0:    01be1009    ....    DCD    29233161
        0x08002dc4:    01d01008    ....    DCD    30412808
        0x08002dc8:    01e0100b    ....    DCD    31461387
        0x08002dcc:    01f6100f    ....    DCD    32903183
        0x08002dd0:    0214100b    ....    DCD    34869259
        0x08002dd4:    022a100b    ..*.    DCD    36311051
        0x08002dd8:    02401008    ..@.    DCD    37752840
        0x08002ddc:    00000000    ....    DCD    0
        0x08002de0:    00000000    ....    DCD    0
        0x08002de4:    00000000    ....    DCD    0
        0x08002de8:    00000000    ....    DCD    0
        0x08002dec:    00000000    ....    DCD    0
        0x08002df0:    00000000    ....    DCD    0
        0x08002df4:    02501008    ..P.    DCD    38801416
        0x08002df8:    02601007    ..`.    DCD    39849991
        0x08002dfc:    026e1007    ..n.    DCD    40767495
        0x08002e00:    027c1007    ..|.    DCD    41684999
        0x08002e04:    028a1007    ....    DCD    42602503
        0x08002e08:    02981005    ....    DCD    43520005
        0x08002e0c:    02a21007    ....    DCD    44175367
        0x08002e10:    02b01007    ....    DCD    45092871
        0x08002e14:    02be1001    ....    DCD    46010369
        0x08002e18:    02c01002    ....    DCD    46141442
        0x08002e1c:    02c41007    ....    DCD    46403591
        0x08002e20:    02d21001    ....    DCD    47321089
        0x08002e24:    02d4100b    ....    DCD    47452171
        0x08002e28:    02ea1007    ....    DCD    48893959
        0x08002e2c:    02f81007    ....    DCD    49811463
        0x08002e30:    03061007    ....    DCD    50728967
        0x08002e34:    03141007    ....    DCD    51646471
        0x08002e38:    03221004    ..".    DCD    52563972
        0x08002e3c:    032a1006    ..*.    DCD    53088262
        0x08002e40:    03361005    ..6.    DCD    53874693
        0x08002e44:    03401007    ..@.    DCD    54530055
        0x08002e48:    034e1007    ..N.    DCD    55447559
        0x08002e4c:    035c100b    ..\.    DCD    56365067
        0x08002e50:    03721007    ..r.    DCD    57806855
        0x08002e54:    03801007    ....    DCD    58724359
        0x08002e58:    038e1006    ....    DCD    59641862
    microsoftSansSerif_12ptFontInfo
        0x08002e5c:    027a2e02    ..z.    DCD    41561602
        0x08002e60:    08002d28    (-..    DCD    134229288
        0x08002e64:    0800298e    .)..    DCD    134228366
    microsoftSansSerif_46ptBitmaps
        0x08002e68:    00000000    ....    DCD    0
        0x08002e6c:    00000000    ....    DCD    0
        0x08002e70:    00000000    ....    DCD    0
        0x08002e74:    00000000    ....    DCD    0
        0x08002e78:    00000000    ....    DCD    0
        0x08002e7c:    00000000    ....    DCD    0
        0x08002e80:    80808080    ....    DCD    2155905152
        0x08002e84:    1f1f8080    ....    DCD    522158208
        0x08002e88:    1f1f1f1f    ....    DCD    522133279
        0x08002e8c:    c0000000    ....    DCD    3221225472
        0x08002e90:    fcfcf8f0    ....    DCD    4244437232
        0x08002e94:    1f3f7efe    .~?.    DCD    524254974
        0x08002e98:    1f1f1f1f    ....    DCD    522133279
        0x08002e9c:    fe7e3f1f    .?~.    DCD    4269686559
        0x08002ea0:    f0f8fcfc    ....    DCD    4042849532
        0x08002ea4:    000000c0    ....    DCD    192
        0x08002ea8:    fffffc80    ....    DCD    4294966400
        0x08002eac:    037fffff    ....    DCD    58720255
        0x08002eb0:    00000000    ....    DCD    0
        0x08002eb4:    00000000    ....    DCD    0
        0x08002eb8:    00000000    ....    DCD    0
        0x08002ebc:    ffff7f03    ....    DCD    4294934275
        0x08002ec0:    80fcffff    ....    DCD    2164064255
        0x08002ec4:    ffffffff    ....    DCD    4294967295
        0x08002ec8:    0000ffff    ....    DCD    65535
        0x08002ecc:    00000000    ....    DCD    0
        0x08002ed0:    00000000    ....    DCD    0
        0x08002ed4:    00000000    ....    DCD    0
        0x08002ed8:    ffff0000    ....    DCD    4294901760
        0x08002edc:    ffffffff    ....    DCD    4294967295
        0x08002ee0:    ffffff7f    ....    DCD    4294967167
        0x08002ee4:    0080ffff    ....    DCD    8454143
        0x08002ee8:    00000000    ....    DCD    0
        0x08002eec:    00000000    ....    DCD    0
        0x08002ef0:    00000000    ....    DCD    0
        0x08002ef4:    ffff0000    ....    DCD    4294901760
        0x08002ef8:    7fffffff    ....    DCD    2147483647
        0x08002efc:    ff3f0f00    ..?.    DCD    4282322688
        0x08002f00:    f0ffffff    ....    DCD    4043309055
        0x08002f04:    000080c0    ....    DCD    32960
        0x08002f08:    00000000    ....    DCD    0
        0x08002f0c:    c0800000    ....    DCD    3229614080
        0x08002f10:    fffffff0    ....    DCD    4294967280
        0x08002f14:    000f3fff    .?..    DCD    999423
        0x08002f18:    00000000    ....    DCD    0
        0x08002f1c:    0f0f0703    ....    DCD    252643075
        0x08002f20:    3e3f1f1f    ..?>    DCD    1044324127
        0x08002f24:    3e3e3e3e    >>>>    DCD    1044266558
        0x08002f28:    1f1f3f3e    >?..    DCD    522141502
        0x08002f2c:    03070f0f    ....    DCD    50794255
        0x08002f30:    00000000    ....    DCD    0
        0x08002f34:    00000000    ....    DCD    0
        0x08002f38:    c0808080    ....    DCD    3229646976
        0x08002f3c:    fff8f0e0    ....    DCD    4294504672
        0x08002f40:    ffffffff    ....    DCD    4294967295
        0x08002f44:    1f1f1f1f    ....    DCD    522133279
        0x08002f48:    0f0f0f1f    ....    DCD    252645151
        0x08002f4c:    ffff070f    ....    DCD    4294903567
        0x08002f50:    ffffffff    ....    DCD    4294967295
        0x08002f54:    00000000    ....    DCD    0
        0x08002f58:    00000000    ....    DCD    0
        0x08002f5c:    ffff0000    ....    DCD    4294901760
        0x08002f60:    ffffffff    ....    DCD    4294967295
        0x08002f64:    00000000    ....    DCD    0
        0x08002f68:    00000000    ....    DCD    0
        0x08002f6c:    ffff0000    ....    DCD    4294901760
        0x08002f70:    ffffffff    ....    DCD    4294967295
        0x08002f74:    00000000    ....    DCD    0
        0x08002f78:    00000000    ....    DCD    0
        0x08002f7c:    ffff0000    ....    DCD    4294901760
        0x08002f80:    ffffffff    ....    DCD    4294967295
        0x08002f84:    00000000    ....    DCD    0
        0x08002f88:    00000000    ....    DCD    0
        0x08002f8c:    1f1f0000    ....    DCD    522125312
        0x08002f90:    1f1f1f1f    ....    DCD    522133279
        0x08002f94:    c0800000    ....    DCD    3229614080
        0x08002f98:    fcf8f8f0    ....    DCD    4244175088
        0x08002f9c:    3f3e7efe    .~>?    DCD    1061060350
        0x08002fa0:    1f1f1f1f    ....    DCD    522133279
        0x08002fa4:    3f3f1f1f    ..??    DCD    1061101343
        0x08002fa8:    fcfefe7e    ~...    DCD    4244569726
        0x08002fac:    c0e0f0f8    ....    DCD    3235967224
        0x08002fb0:    1f1c0000    ....    DCD    521928704
        0x08002fb4:    1f1f1f1f    ....    DCD    522133279
        0x08002fb8:    00000003    ....    DCD    3
        0x08002fbc:    00000000    ....    DCD    0
        0x08002fc0:    00000000    ....    DCD    0
        0x08002fc4:    03000000    ....    DCD    50331648
        0x08002fc8:    ffffffff    ....    DCD    4294967295
        0x08002fcc:    0000feff    ....    DCD    65279
        0x08002fd0:    00000000    ....    DCD    0
        0x08002fd4:    00000000    ....    DCD    0
        0x08002fd8:    00000000    ....    DCD    0
        0x08002fdc:    80000000    ....    DCD    2147483648
        0x08002fe0:    f8f0e0c0    ....    DCD    4176535744
        0x08002fe4:    3f7fffff    ...?    DCD    1065353215
        0x08002fe8:    0001071f    ....    DCD    67359
        0x08002fec:    00000000    ....    DCD    0
        0x08002ff0:    80000000    ....    DCD    2147483648
        0x08002ff4:    f0f0e0c0    ....    DCD    4042318016
        0x08002ff8:    7ffefcf8    ....    DCD    2147417336
        0x08002ffc:    070f1f3f    ?...    DCD    118431551
        0x08003000:    00000103    ....    DCD    259
        0x08003004:    00000000    ....    DCD    0
        0x08003008:    f0e08000    ....    DCD    4041244672
        0x0800300c:    fffefcf8    ....    DCD    4294900984
        0x08003010:    070f1f7f    ....    DCD    118431615
        0x08003014:    00010303    ....    DCD    66307
        0x08003018:    00000000    ....    DCD    0
        0x0800301c:    00000000    ....    DCD    0
        0x08003020:    00000000    ....    DCD    0
        0x08003024:    1f1f1e00    ....    DCD    522132992
        0x08003028:    1f1f1f1f    ....    DCD    522133279
        0x0800302c:    1f1f1f1f    ....    DCD    522133279
        0x08003030:    1f1f1f1f    ....    DCD    522133279
        0x08003034:    1f1f1f1f    ....    DCD    522133279
        0x08003038:    1f1f1f1f    ....    DCD    522133279
        0x0800303c:    1f1f1f1f    ....    DCD    522133279
        0x08003040:    00001f1f    ....    DCD    7967
        0x08003044:    fcf8f0c0    ....    DCD    4244172992
        0x08003048:    3e7efefc    ..~>    DCD    1048510204
        0x0800304c:    1f1f1f3f    ?...    DCD    522133311
        0x08003050:    3f1f1f1f    ...?    DCD    1059004191
        0x08003054:    fcfcfe7e    ~...    DCD    4244438654
        0x08003058:    00c0f0f8    ....    DCD    12644600
        0x0800305c:    07000000    ....    DCD    117440512
        0x08003060:    07070707    ....    DCD    117901063
        0x08003064:    00000107    ....    DCD    263
        0x08003068:    00000000    ....    DCD    0
        0x0800306c:    00000000    ....    DCD    0
        0x08003070:    ffff8100    ....    DCD    4294934784
        0x08003074:    7fffffff    ....    DCD    2147483647
        0x08003078:    00000000    ....    DCD    0
        0x0800307c:    00000000    ....    DCD    0
        0x08003080:    00000000    ....    DCD    0
        0x08003084:    f8f8f800    ....    DCD    4177065984
        0x08003088:    fcfcf8f8    ....    DCD    4244437240
        0x0800308c:    effffffe    ....    DCD    4026531838
        0x08003090:    008183c7    ....    DCD    8487879
        0x08003094:    00000000    ....    DCD    0
        0x08003098:    00000000    ....    DCD    0
        0x0800309c:    00000000    ....    DCD    0
        0x080030a0:    00000000    ....    DCD    0
        0x080030a4:    01000000    ....    DCD    16777216
        0x080030a8:    1f070301    ....    DCD    520553217
        0x080030ac:    ffffffff    ....    DCD    4294967295
        0x080030b0:    fc1cf0fc    ....    DCD    4229755132
        0x080030b4:    fcfcfcfc    ....    DCD    4244438268
        0x080030b8:    0080c0e0    ....    DCD    8437984
        0x080030bc:    00000000    ....    DCD    0
        0x080030c0:    00000000    ....    DCD    0
        0x080030c4:    f0c08000    ....    DCD    4039147520
        0x080030c8:    ffffffff    ....    DCD    4294967295
        0x080030cc:    00000f7f    ....    DCD    3967
        0x080030d0:    0f070301    ....    DCD    252117761
        0x080030d4:    1f1f1f0f    ....    DCD    522133263
        0x080030d8:    3e3e3e3f    ?>>>    DCD    1044266559
        0x080030dc:    3f3e3e3e    >>>?    DCD    1061043774
        0x080030e0:    0f1f1f1f    ....    DCD    253697823
        0x080030e4:    00030707    ....    DCD    198407
        0x080030e8:    00000000    ....    DCD    0
        0x080030ec:    00000000    ....    DCD    0
        0x080030f0:    00000000    ....    DCD    0
        0x080030f4:    00000000    ....    DCD    0
        0x080030f8:    f8f0c080    ....    DCD    4176527488
        0x080030fc:    fffffffe    ....    DCD    4294967294
        0x08003100:    0000ffff    ....    DCD    65535
        0x08003104:    00000000    ....    DCD    0
        0x08003108:    00000000    ....    DCD    0
        0x0800310c:    00000000    ....    DCD    0
        0x08003110:    f0e08000    ....    DCD    4041244672
        0x08003114:    1f3ffefc    ..?.    DCD    524287740
        0x08003118:    ffff0307    ....    DCD    4294902535
        0x0800311c:    ffffffff    ....    DCD    4294967295
        0x08003120:    00000000    ....    DCD    0
        0x08003124:    00000000    ....    DCD    0
        0x08003128:    e0c00000    ....    DCD    3770679296
        0x0800312c:    3f7ffcf8    ...?    DCD    1065352440
        0x08003130:    0001070f    ....    DCD    67343
        0x08003134:    00000000    ....    DCD    0
        0x08003138:    ffffffff    ....    DCD    4294967295
        0x0800313c:    0000ffff    ....    DCD    65535
        0x08003140:    00000000    ....    DCD    0
        0x08003144:    fffef8f0    ....    DCD    4294899952
        0x08003148:    e1e3efff    ....    DCD    3789811711
        0x0800314c:    e0e0e0e0    ....    DCD    3772834016
        0x08003150:    e0e0e0e0    ....    DCD    3772834016
        0x08003154:    ffffe0e0    ....    DCD    4294959328
        0x08003158:    ffffffff    ....    DCD    4294967295
        0x0800315c:    e0e0e0e0    ....    DCD    3772834016
        0x08003160:    0303e0e0    ....    DCD    50585824
        0x08003164:    03030303    ....    DCD    50529027
        0x08003168:    03030303    ....    DCD    50529027
        0x0800316c:    03030303    ....    DCD    50529027
        0x08003170:    03030303    ....    DCD    50529027
        0x08003174:    ffffffff    ....    DCD    4294967295
        0x08003178:    0303ffff    ....    DCD    50593791
        0x0800317c:    03030303    ....    DCD    50529027
        0x08003180:    00000000    ....    DCD    0
        0x08003184:    00000000    ....    DCD    0
        0x08003188:    00000000    ....    DCD    0
        0x0800318c:    00000000    ....    DCD    0
        0x08003190:    1f1f0000    ....    DCD    522125312
        0x08003194:    1f1f1f1f    ....    DCD    522133279
        0x08003198:    00000000    ....    DCD    0
        0x0800319c:    00000000    ....    DCD    0
        0x080031a0:    fefe8000    ....    DCD    4278091776
        0x080031a4:    3e7efefe    ..~>    DCD    1048510206
        0x080031a8:    3e3e3e3e    >>>>    DCD    1044266558
        0x080031ac:    3e3e3e3e    >>>>    DCD    1044266558
        0x080031b0:    3e3e3e3e    >>>>    DCD    1044266558
        0x080031b4:    3e3e3e3e    >>>>    DCD    1044266558
        0x080031b8:    00000000    ....    DCD    0
        0x080031bc:    ffffff00    ....    DCD    4294967040
        0x080031c0:    0000ffff    ....    DCD    65535
        0x080031c4:    00000000    ....    DCD    0
        0x080031c8:    00000000    ....    DCD    0
        0x080031cc:    00000000    ....    DCD    0
        0x080031d0:    00000000    ....    DCD    0
        0x080031d4:    00000000    ....    DCD    0
        0x080031d8:    fffffffc    ....    DCD    4294967292
        0x080031dc:    3e3c7bff    .{<>    DCD    1044151295
        0x080031e0:    1f1f1e1e    ....    DCD    522133022
        0x080031e4:    3f1f1f1f    ...?    DCD    1059004191
        0x080031e8:    fcfe7e7f    .~..    DCD    4244536959
        0x080031ec:    e0f0f8fc    ....    DCD    3773888764
        0x080031f0:    00000080    ....    DCD    128
        0x080031f4:    00000000    ....    DCD    0
        0x080031f8:    00000000    ....    DCD    0
        0x080031fc:    00000000    ....    DCD    0
        0x08003200:    00000000    ....    DCD    0
        0x08003204:    07010000    ....    DCD    117506048
        0x08003208:    ffffffff    ....    DCD    4294967295
        0x0800320c:    7c1cfcff    ...|    DCD    2082274559
        0x08003210:    fcfcfcfc    ....    DCD    4244438268
        0x08003214:    0080c0f0    ....    DCD    8438000
        0x08003218:    00000000    ....    DCD    0
        0x0800321c:    00000000    ....    DCD    0
        0x08003220:    fce0c080    ....    DCD    4242587776
        0x08003224:    ffffffff    ....    DCD    4294967295
        0x08003228:    0000073f    ?...    DCD    1855
        0x0800322c:    0f070301    ....    DCD    252117761
        0x08003230:    3f1f1f0f    ...?    DCD    1059004175
        0x08003234:    3e3e3e3f    ?>>>    DCD    1044266559
        0x08003238:    3f3f3e3e    >>??    DCD    1061109310
        0x0800323c:    0f0f1f1f    ....    DCD    252649247
        0x08003240:    00010307    ....    DCD    66311
        0x08003244:    00000000    ....    DCD    0
        0x08003248:    f0e08000    ....    DCD    4041244672
        0x0800324c:    fefefcf8    ....    DCD    4278123768
        0x08003250:    1f1f3f7e    ~?..    DCD    522141566
        0x08003254:    1f1f1f1f    ....    DCD    522133279
        0x08003258:    fcfe7e3f    ?~..    DCD    4244536895
        0x0800325c:    c0f0f8fc    ....    DCD    3237017852
        0x08003260:    f8000000    ....    DCD    4160749568
        0x08003264:    fffffffe    ....    DCD    4294967294
        0x08003268:    00030fff    ....    DCD    200703
        0x0800326c:    00000000    ....    DCD    0
        0x08003270:    00000000    ....    DCD    0
        0x08003274:    07010000    ....    DCD    117506048
        0x08003278:    07070707    ....    DCD    117901063
        0x0800327c:    ffff0006    ....    DCD    4294901766
        0x08003280:    ffffffff    ....    DCD    4294967295
        0x08003284:    7c78f8f0    ..x|    DCD    2088302832
        0x08003288:    1f1f3e3e    >>..    DCD    522141246
        0x0800328c:    3f1f1f1f    ...?    DCD    1059004191
        0x08003290:    fcfe7e3f    ?~..    DCD    4244536895
        0x08003294:    c0f0f8fc    ....    DCD    3237017852
        0x08003298:    ff7f0080    ....    DCD    4286513280
        0x0800329c:    ffffffff    ....    DCD    4294967295
        0x080032a0:    00000081    ....    DCD    129
        0x080032a4:    00000000    ....    DCD    0
        0x080032a8:    00000000    ....    DCD    0
        0x080032ac:    07010000    ....    DCD    117506048
        0x080032b0:    ffffffff    ....    DCD    4294967295
        0x080032b4:    0f00fcff    ....    DCD    251723007
        0x080032b8:    ffffff3f    ?...    DCD    4294967103
        0x080032bc:    80e0f8ff    ....    DCD    2162227455
        0x080032c0:    00000000    ....    DCD    0
        0x080032c4:    00000000    ....    DCD    0
        0x080032c8:    f8e08000    ....    DCD    4175462400
        0x080032cc:    ffffffff    ....    DCD    4294967295
        0x080032d0:    0000073f    ?...    DCD    1855
        0x080032d4:    03010000    ....    DCD    50397184
        0x080032d8:    1f1f0f07    ....    DCD    522129159
        0x080032dc:    3e3e3f1f    .?>>    DCD    1044266783
        0x080032e0:    3f3e3e3e    >>>?    DCD    1061043774
        0x080032e4:    0f1f1f1f    ....    DCD    253697823
        0x080032e8:    00010307    ....    DCD    66311
        0x080032ec:    3e3e0000    ..>>    DCD    1044250624
        0x080032f0:    3e3e3e3e    >>>>    DCD    1044266558
        0x080032f4:    3e3e3e3e    >>>>    DCD    1044266558
        0x080032f8:    3e3e3e3e    >>>>    DCD    1044266558
        0x080032fc:    3e3e3e3e    >>>>    DCD    1044266558
        0x08003300:    3e3e3e3e    >>>>    DCD    1044266558
        0x08003304:    fefefefe    ....    DCD    4278124286
        0x08003308:    00003efe    .>..    DCD    16126
        0x0800330c:    00000000    ....    DCD    0
        0x08003310:    00000000    ....    DCD    0
        0x08003314:    00000000    ....    DCD    0
        0x08003318:    00000000    ....    DCD    0
        0x0800331c:    fffcf080    ....    DCD    4294766720
        0x08003320:    071fffff    ....    DCD    119537663
        0x08003324:    00000000    ....    DCD    0
        0x08003328:    00000000    ....    DCD    0
        0x0800332c:    00000000    ....    DCD    0
        0x08003330:    00000000    ....    DCD    0
        0x08003334:    fef0c000    ....    DCD    4277190656
        0x08003338:    0f7fffff    ....    DCD    260046847
        0x0800333c:    00000003    ....    DCD    3
        0x08003340:    00000000    ....    DCD    0
        0x08003344:    00000000    ....    DCD    0
        0x08003348:    00000000    ....    DCD    0
        0x0800334c:    f8e00000    ....    DCD    4175429632
        0x08003350:    3ffffffe    ...?    DCD    1073741822
        0x08003354:    0000010f    ....    DCD    271
        0x08003358:    00000000    ....    DCD    0
        0x0800335c:    00000000    ....    DCD    0
        0x08003360:    00000000    ....    DCD    0
        0x08003364:    e0800000    ....    DCD    3766484992
        0x08003368:    fffffffc    ....    DCD    4294967292
        0x0800336c:    0001071f    ....    DCD    67359
        0x08003370:    00000000    ....    DCD    0
        0x08003374:    00000000    ....    DCD    0
        0x08003378:    00000000    ....    DCD    0
        0x0800337c:    00000000    ....    DCD    0
        0x08003380:    1f1f1e10    ....    DCD    522133008
        0x08003384:    00031f1f    ....    DCD    204575
        0x08003388:    00000000    ....    DCD    0
        0x0800338c:    00000000    ....    DCD    0
        0x08003390:    00000000    ....    DCD    0
        0x08003394:    00000000    ....    DCD    0
        0x08003398:    f8f0e000    ....    DCD    4176535552
        0x0800339c:    7efefcfc    ...~    DCD    2130640124
        0x080033a0:    1f1f1f3f    ?...    DCD    522133311
        0x080033a4:    3f1f1f1f    ...?    DCD    1059004191
        0x080033a8:    fcfcfe7e    ~...    DCD    4244438654
        0x080033ac:    00e0f0f8    ....    DCD    14741752
        0x080033b0:    00000000    ....    DCD    0
        0x080033b4:    ffffff7f    ....    DCD    4294967167
        0x080033b8:    00c1ffff    ....    DCD    12713983
        0x080033bc:    00000000    ....    DCD    0
        0x080033c0:    00000000    ....    DCD    0
        0x080033c4:    ffffc100    ....    DCD    4294951168
        0x080033c8:    7fffffff    ....    DCD    2147483647
        0x080033cc:    00000000    ....    DCD    0
        0x080033d0:    0f070100    ....    DCD    252117248
        0x080033d4:    ffbfbf1f    ....    DCD    4290756383
        0x080033d8:    f0f8fcfe    ....    DCD    4042849534
        0x080033dc:    fefcf8f0    ....    DCD    4277991664
        0x080033e0:    1fbfbfff    ....    DCD    532660223
        0x080033e4:    0001070f    ....    DCD    67343
        0x080033e8:    f0800000    ....    DCD    4034920448
        0x080033ec:    fffefcf8    ....    DCD    4294900984
        0x080033f0:    0f0f1f7f    ....    DCD    252649343
        0x080033f4:    01030307    ....    DCD    16974599
        0x080033f8:    07030301    ....    DCD    117637889
        0x080033fc:    7f1f0f07    ....    DCD    2132741895
        0x08003400:    f8fcfeff    ....    DCD    4177329919
        0x08003404:    ff1f80f0    ....    DCD    4280254704
        0x08003408:    ffffffff    ....    DCD    4294967295
        0x0800340c:    0080c0f0    ....    DCD    8438000
        0x08003410:    00000000    ....    DCD    0
        0x08003414:    00000000    ....    DCD    0
        0x08003418:    f0c08000    ....    DCD    4039147520
        0x0800341c:    ffffffff    ....    DCD    4294967295
        0x08003420:    00001fff    ....    DCD    8191
        0x08003424:    0f070301    ....    DCD    252117761
        0x08003428:    1f1f1f0f    ....    DCD    522133263
        0x0800342c:    3e3e3e3f    ?>>>    DCD    1044266559
        0x08003430:    3f3e3e3e    >>>?    DCD    1061043774
        0x08003434:    0f1f1f1f    ....    DCD    253697823
        0x08003438:    0103070f    ....    DCD    16975631
        0x0800343c:    00000000    ....    DCD    0
        0x08003440:    f8f0e0c0    ....    DCD    4176535744
        0x08003444:    3e7efefc    ..~>    DCD    1048510204
        0x08003448:    1f1f1f3f    ?...    DCD    522133311
        0x0800344c:    3e3f1f1f    ..?>    DCD    1044324127
        0x08003450:    f8fcfe7e    ~...    DCD    4177329790
        0x08003454:    00c0e0f0    ....    DCD    12640496
        0x08003458:    fff80000    ....    DCD    4294443008
        0x0800345c:    ffffffff    ....    DCD    4294967295
        0x08003460:    00000107    ....    DCD    263
        0x08003464:    00000000    ....    DCD    0
        0x08003468:    00000000    ....    DCD    0
        0x0800346c:    7f070100    ....    DCD    2131165440
        0x08003470:    ffffffff    ....    DCD    4294967295
        0x08003474:    7f0f80fc    ....    DCD    2131722492
        0x08003478:    ffffffff    ....    DCD    4294967295
        0x0800347c:    0080e0f8    ....    DCD    8446200
        0x08003480:    00000000    ....    DCD    0
        0x08003484:    00000000    ....    DCD    0
        0x08003488:    e0c08080    ....    DCD    3770712192
        0x0800348c:    ffffffff    ....    DCD    4294967295
        0x08003490:    0000ffff    ....    DCD    65535
        0x08003494:    0f070300    ....    DCD    252117760
        0x08003498:    3f1f1f0f    ...?    DCD    1059004175
        0x0800349c:    3e3e3e3f    ?>>>    DCD    1044266559
        0x080034a0:    1f1f3e3e    >>..    DCD    522141246
        0x080034a4:    e307070f    ....    DCD    3808888591
        0x080034a8:    ffffffff    ....    DCD    4294967295
        0x080034ac:    38003fff    .?.8    DCD    939540479
        0x080034b0:    f8f8f8f8    ....    DCD    4177066232
        0x080034b4:    0080e0f8    ....    DCD    8446200
        0x080034b8:    00000000    ....    DCD    0
        0x080034bc:    80000000    ....    DCD    2147483648
        0x080034c0:    fffcf0c0    ....    DCD    4294766784
        0x080034c4:    1f7fffff    ....    DCD    528482303
        0x080034c8:    00000007    ....    DCD    7
        0x080034cc:    0f070300    ....    DCD    252117760
        0x080034d0:    3f1f1f0f    ...?    DCD    1059004175
        0x080034d4:    3e3e3e3e    >>>>    DCD    1044266558
        0x080034d8:    1f3f3e3e    >>?.    DCD    524238398
        0x080034dc:    070f1f1f    ....    DCD    118431519
        0x080034e0:    00000103    ....    DCD    259
        0x080034e4:    fefe0000    ....    DCD    4278059008
        0x080034e8:    fefefefe    ....    DCD    4278124286
        0x080034ec:    3e3e3e3e    >>>>    DCD    1044266558
        0x080034f0:    3e3e3e3e    >>>>    DCD    1044266558
        0x080034f4:    3e3e3e3e    >>>>    DCD    1044266558
        0x080034f8:    3e3e3e3e    >>>>    DCD    1044266558
        0x080034fc:    3e3e3e3e    >>>>    DCD    1044266558
        0x08003500:    ff3e3e3e    >>>.    DCD    4282269246
        0x08003504:    ffffffff    ....    DCD    4294967295
        0x08003508:    000000ff    ....    DCD    255
        0x0800350c:    00000000    ....    DCD    0
        0x08003510:    00000000    ....    DCD    0
        0x08003514:    00000000    ....    DCD    0
        0x08003518:    00000000    ....    DCD    0
        0x0800351c:    00000000    ....    DCD    0
        0x08003520:    ffffffff    ....    DCD    4294967295
        0x08003524:    f0f0ffff    ....    DCD    4042326015
        0x08003528:    f0f0f0f0    ....    DCD    4042322160
        0x0800352c:    f0f0f0f0    ....    DCD    4042322160
        0x08003530:    f0f0f0f0    ....    DCD    4042322160
        0x08003534:    f0f0f0f0    ....    DCD    4042322160
        0x08003538:    0000f0f0    ....    DCD    61680
        0x0800353c:    ffffff00    ....    DCD    4294967040
        0x08003540:    01ffffff    ....    DCD    33554431
        0x08003544:    01010101    ....    DCD    16843009
        0x08003548:    01010101    ....    DCD    16843009
        0x0800354c:    01010101    ....    DCD    16843009
        0x08003550:    01010101    ....    DCD    16843009
        0x08003554:    00010101    ....    DCD    65793
        0x08003558:    ffff0000    ....    DCD    4294901760
        0x0800355c:    ffffffff    ....    DCD    4294967295
        0x08003560:    00000000    ....    DCD    0
        0x08003564:    00000000    ....    DCD    0
        0x08003568:    00000000    ....    DCD    0
        0x0800356c:    00000000    ....    DCD    0
        0x08003570:    00000000    ....    DCD    0
        0x08003574:    1f000000    ....    DCD    520093696
        0x08003578:    1f1f1f1f    ....    DCD    522133279
        0x0800357c:    0000001f    ....    DCD    31
        0x08003580:    00000000    ....    DCD    0
        0x08003584:    00000000    ....    DCD    0
        0x08003588:    00000000    ....    DCD    0
        0x0800358c:    00000000    ....    DCD    0
        0x08003590:    00000000    ....    DCD    0
        0x08003594:    3e3e3e3e    >>>>    DCD    1044266558
        0x08003598:    3e3e3e3e    >>>>    DCD    1044266558
        0x0800359c:    3e3e3e3e    >>>>    DCD    1044266558
        0x080035a0:    fefe3e3e    >>..    DCD    4278074942
        0x080035a4:    fefefefe    ....    DCD    4278124286
        0x080035a8:    3e3e3e3e    >>>>    DCD    1044266558
        0x080035ac:    3e3e3e3e    >>>>    DCD    1044266558
        0x080035b0:    3e3e3e3e    >>>>    DCD    1044266558
        0x080035b4:    00003e3e    >>..    DCD    15934
        0x080035b8:    00000000    ....    DCD    0
        0x080035bc:    00000000    ....    DCD    0
        0x080035c0:    00000000    ....    DCD    0
        0x080035c4:    ffffffff    ....    DCD    4294967295
        0x080035c8:    0000ffff    ....    DCD    65535
        0x080035cc:    00000000    ....    DCD    0
        0x080035d0:    00000000    ....    DCD    0
        0x080035d4:    00000000    ....    DCD    0
        0x080035d8:    00000000    ....    DCD    0
        0x080035dc:    00000000    ....    DCD    0
        0x080035e0:    00000000    ....    DCD    0
        0x080035e4:    ffff0000    ....    DCD    4294901760
        0x080035e8:    ffffffff    ....    DCD    4294967295
        0x080035ec:    00000000    ....    DCD    0
        0x080035f0:    00000000    ....    DCD    0
        0x080035f4:    00000000    ....    DCD    0
        0x080035f8:    00000000    ....    DCD    0
        0x080035fc:    00000000    ....    DCD    0
        0x08003600:    00000000    ....    DCD    0
        0x08003604:    00000000    ....    DCD    0
        0x08003608:    ffffffff    ....    DCD    4294967295
        0x0800360c:    0000ffff    ....    DCD    65535
        0x08003610:    00000000    ....    DCD    0
        0x08003614:    00000000    ....    DCD    0
        0x08003618:    00000000    ....    DCD    0
        0x0800361c:    00000000    ....    DCD    0
        0x08003620:    00000000    ....    DCD    0
        0x08003624:    00000000    ....    DCD    0
        0x08003628:    ffff0000    ....    DCD    4294901760
        0x0800362c:    ffffffff    ....    DCD    4294967295
        0x08003630:    00000000    ....    DCD    0
        0x08003634:    00000000    ....    DCD    0
        0x08003638:    00000000    ....    DCD    0
        0x0800363c:    00000000    ....    DCD    0
        0x08003640:    00000000    ....    DCD    0
        0x08003644:    00000000    ....    DCD    0
        0x08003648:    00000000    ....    DCD    0
        0x0800364c:    1f1f1f1f    ....    DCD    522133279
        0x08003650:    00001f1f    ....    DCD    7967
        0x08003654:    00000000    ....    DCD    0
        0x08003658:    00000000    ....    DCD    0
        0x0800365c:    00000000    ....    DCD    0
    microsoftSansSerif_46ptDescriptors
        0x08003660:    00002e06    ....    DCD    11782
        0x08003664:    00000000    ....    DCD    0
        0x08003668:    00242e1c    ..$.    DCD    2371100
        0x0800366c:    00cc2e10    ....    DCD    13381136
        0x08003670:    012c2e1d    ..,.    DCD    19672605
        0x08003674:    01da2e1c    ....    DCD    31075868
        0x08003678:    02822e1e    ....    DCD    42085918
        0x0800367c:    03362e1c    ..6.    DCD    53882396
        0x08003680:    03de2e1c    ....    DCD    64892444
        0x08003684:    04862e1c    ....    DCD    75902492
        0x08003688:    052e2e1c    ....    DCD    86912540
        0x0800368c:    05d62e1c    ....    DCD    97922588
        0x08003690:    00000000    ....    DCD    0
        0x08003694:    00000000    ....    DCD    0
        0x08003698:    00000000    ....    DCD    0
        0x0800369c:    00000000    ....    DCD    0
        0x080036a0:    00000000    ....    DCD    0
        0x080036a4:    00000000    ....    DCD    0
        0x080036a8:    00000000    ....    DCD    0
        0x080036ac:    00000000    ....    DCD    0
        0x080036b0:    00000000    ....    DCD    0
        0x080036b4:    00000000    ....    DCD    0
        0x080036b8:    00000000    ....    DCD    0
        0x080036bc:    00000000    ....    DCD    0
        0x080036c0:    067e2e1d    ..~.    DCD    108932637
        0x080036c4:    00000000    ....    DCD    0
        0x080036c8:    00000000    ....    DCD    0
        0x080036cc:    00000000    ....    DCD    0
        0x080036d0:    00000000    ....    DCD    0
        0x080036d4:    00000000    ....    DCD    0
        0x080036d8:    00000000    ....    DCD    0
        0x080036dc:    00000000    ....    DCD    0
        0x080036e0:    00000000    ....    DCD    0
        0x080036e4:    00000000    ....    DCD    0
        0x080036e8:    00000000    ....    DCD    0
        0x080036ec:    00000000    ....    DCD    0
        0x080036f0:    00000000    ....    DCD    0
        0x080036f4:    00000000    ....    DCD    0
        0x080036f8:    072c2e22    ".,.    DCD    120335906
    microsoftSansSerif_46ptFontInfo
        0x080036fc:    02542e06    ..T.    DCD    39071238
        0x08003700:    08003660    `6..    DCD    134231648
        0x08003704:    08002e68    h...    DCD    134229608
    consolas_18ptBitmaps
        0x08003708:    fff00000    ....    DCD    4293918720
        0x0800370c:    ff1f033f    ?...    DCD    4280222527
        0x08003710:    0000c0f8    ....    DCD    49400
        0x08003714:    0f3f7f78    x.?.    DCD    255819640
        0x08003718:    0f0e0e0e    ....    DCD    252579342
        0x0800371c:    707e7f0f    ..~p    DCD    1887338255
        0x08003720:    f0e0c080    ....    DCD    4041261184
        0x08003724:    808090b8    ....    DCD    2155909304
        0x08003728:    80808080    ....    DCD    2155905152
        0x0800372c:    07030180    ....    DCD    117637504
        0x08003730:    01091d0f    ....    DCD    17374479
        0x08003734:    01010101    ....    DCD    16843009
        0x08003738:    80800101    ....    DCD    2155872513
        0x0800373c:    80808080    ....    DCD    2155905152
        0x08003740:    f0b89080    ....    DCD    4038627456
        0x08003744:    0180c0e0    ....    DCD    25215200
        0x08003748:    01010101    ....    DCD    16843009
        0x0800374c:    1d090101    ....    DCD    487129345
        0x08003750:    0103070f    ....    DCD    16975631
    consolas_18ptDescriptors
        0x08003754:    00000f0c    ....    DCD    3852
        0x08003758:    00180f0d    ....    DCD    1576717
        0x0800375c:    00320f0d    ..2.    DCD    3280653
    consolas_18ptFontInfo
        0x08003760:    02020002    ....    DCD    33685506
        0x08003764:    08003754    T7..    DCD    134231892
        0x08003768:    08003708    .7..    DCD    134231816
    microsoftSansSerif_20ptBitmaps
        0x0800376c:    00000000    ....    DCD    0
        0x08003770:    07070000    ....    DCD    117899264
        0x08003774:    fef8e007    ....    DCD    4277723143
        0x08003778:    0303071e    ....    DCD    50530078
        0x0800377c:    1e070303    ....    DCD    503776003
        0x08003780:    3fe0f8fe    ...?    DCD    1071708414
        0x08003784:    00c0ffff    ....    DCD    12648447
        0x08003788:    00000000    ....    DCD    0
        0x0800378c:    ffffc000    ....    DCD    4294950912
        0x08003790:    0300003f    ?...    DCD    50331711
        0x08003794:    06060703    ....    DCD    101058307
        0x08003798:    03070606    ....    DCD    50791942
        0x0800379c:    30000003    ...0    DCD    805306371
        0x080037a0:    3c383030    008<    DCD    1010315312
        0x080037a4:    00ffffff    ....    DCD    16777215
        0x080037a8:    00000000    ....    DCD    0
        0x080037ac:    00ffffff    ....    DCD    16777215
        0x080037b0:    00000000    ....    DCD    0
        0x080037b4:    30070707    ...0    DCD    805766919
        0x080037b8:    070e3e3c    <>..    DCD    118373948
        0x080037bc:    03030303    ....    DCD    50529027
        0x080037c0:    fcfe8f07    ....    DCD    4244541191
        0x080037c4:    c08000f8    ....    DCD    3229614328
        0x080037c8:    3870e0e0    ..p8    DCD    946921696
        0x080037cc:    070e1c1c    ....    DCD    118365212
        0x080037d0:    06000103    ....    DCD    100663555
        0x080037d4:    06070707    ....    DCD    101123847
        0x080037d8:    06060606    ....    DCD    101058054
        0x080037dc:    06060606    ....    DCD    101058054
        0x080037e0:    1e1c1806    ....    DCD    505157638
        0x080037e4:    0303070f    ....    DCD    50530063
        0x080037e8:    fe878303    ....    DCD    4270293763
        0x080037ec:    c00078fe    .x..    DCD    3221256446
        0x080037f0:    0080c0c0    ....    DCD    8437952
        0x080037f4:    03030303    ....    DCD    50529027
        0x080037f8:    fcfe8f07    ....    DCD    4244541191
        0x080037fc:    030100f8    ....    DCD    50397432
        0x08003800:    06060707    ....    DCD    101058311
        0x08003804:    03070606    ....    DCD    50791942
        0x08003808:    00000103    ....    DCD    259
        0x0800380c:    80000000    ....    DCD    2147483648
        0x08003810:    1e78f0e0    ..x.    DCD    511242464
        0x08003814:    00ffffff    ....    DCD    16777215
        0x08003818:    78700000    ..px    DCD    2020605952
        0x0800381c:    63676f7c    |ogc    DCD    1667723132
        0x08003820:    ff606060    ```.    DCD    4284506208
        0x08003824:    6060ffff    ..``    DCD    1616969727
        0x08003828:    00000060    `...    DCD    96
        0x0800382c:    00000000    ....    DCD    0
        0x08003830:    07070000    ....    DCD    117899264
        0x08003834:    00000007    ....    DCD    7
        0x08003838:    ffffe000    ....    DCD    4294959104
        0x0800383c:    c3c3c39f    ....    DCD    3284386719
        0x08003840:    8383c3c3    ....    DCD    2206450627
        0x08003844:    c3c00003    ....    DCD    3284140035
        0x08003848:    010183c3    ....    DCD    16876483
        0x0800384c:    01000000    ....    DCD    16777216
        0x08003850:    7cffff83    ...|    DCD    2097151875
        0x08003854:    07030100    ....    DCD    117637376
        0x08003858:    06060607    ....    DCD    101058055
        0x0800385c:    03030706    ....    DCD    50530054
        0x08003860:    f8e00001    ....    DCD    4175429633
        0x08003864:    878f3efc    .>..    DCD    2274311932
        0x08003868:    87838383    ....    DCD    2273543043
        0x0800386c:    181c1e07    ....    DCD    404495879
        0x08003870:    c3ffff3f    ?...    DCD    3288334143
        0x08003874:    01010103    ....    DCD    16843011
        0x08003878:    ff870301    ....    DCD    4287038209
        0x0800387c:    00007cfe    .|..    DCD    31998
        0x08003880:    07070301    ....    DCD    117900033
        0x08003884:    07060606    ....    DCD    117835270
        0x08003888:    00010303    ....    DCD    66307
        0x0800388c:    03030303    ....    DCD    50529027
        0x08003890:    03030303    ....    DCD    50529027
        0x08003894:    7fffe383    ....    DCD    2147476355
        0x08003898:    0000071f    ....    DCD    1823
        0x0800389c:    e0000000    ....    DCD    3758096384
        0x080038a0:    073ffef8    ..?.    DCD    121634552
        0x080038a4:    00000001    ....    DCD    1
        0x080038a8:    04000000    ....    DCD    67108864
        0x080038ac:    00030707    ....    DCD    198407
        0x080038b0:    00000000    ....    DCD    0
        0x080038b4:    7c000000    ...|    DCD    2080374784
        0x080038b8:    83c7fefe    ....    DCD    2210922238
        0x080038bc:    c7830303    ....    DCD    3347251971
        0x080038c0:    007cfefe    ..|.    DCD    8191742
        0x080038c4:    8ffcf8f0    ....    DCD    2415720688
        0x080038c8:    03030707    ....    DCD    50530055
        0x080038cc:    fc8f0707    ....    DCD    4237231879
        0x080038d0:    0100f0f8    ....    DCD    16838904
        0x080038d4:    06070703    ....    DCD    101123843
        0x080038d8:    07060606    ....    DCD    117835270
        0x080038dc:    00010307    ....    DCD    66311
        0x080038e0:    0efefcf0    ....    DCD    251591920
        0x080038e4:    03030307    ....    DCD    50529031
        0x080038e8:    fc1e0707    ....    DCD    4229826311
        0x080038ec:    c3c1e0f8    ....    DCD    3284263160
        0x080038f0:    0c0e07c7    ....    DCD    202246087
        0x080038f4:    8e0c0c0c    ....    DCD    2383154188
        0x080038f8:    3fffffe6    ...?    DCD    1073741798
        0x080038fc:    07030100    ....    DCD    117637376
        0x08003900:    06060607    ....    DCD    101058055
        0x08003904:    01030707    ....    DCD    16975623
        0x08003908:    ffff0000    ....    DCD    4294901760
        0x0800390c:    030303ff    ....    DCD    50529279
        0x08003910:    03030303    ....    DCD    50529027
        0x08003914:    03030303    ....    DCD    50529027
        0x08003918:    03ffffff    ....    DCD    67108863
        0x0800391c:    03030303    ....    DCD    50529027
        0x08003920:    03030303    ....    DCD    50529027
        0x08003924:    07070003    ....    DCD    117899267
        0x08003928:    00000007    ....    DCD    7
        0x0800392c:    00000000    ....    DCD    0
        0x08003930:    00000000    ....    DCD    0
        0x08003934:    03030303    ....    DCD    50529027
        0x08003938:    ffff0303    ....    DCD    4294902531
        0x0800393c:    030303ff    ....    DCD    50529279
        0x08003940:    00030303    ....    DCD    197379
        0x08003944:    00000000    ....    DCD    0
        0x08003948:    ffffff00    ....    DCD    4294967040
        0x0800394c:    00000000    ....    DCD    0
        0x08003950:    00000000    ....    DCD    0
        0x08003954:    00000000    ....    DCD    0
        0x08003958:    00070707    ....    DCD    460551
        0x0800395c:    00000000    ....    DCD    0
        0x08003960:    0000        ..      DCW    0
    microsoftSansSerif_20ptDescriptors
        0x08003962:    1303        ..      DCW    4867
        0x08003964:    00000000    ....    DCD    0
        0x08003968:    130e0000    ....    DCD    319684608
        0x0800396c:    13080009    ....    DCD    319291401
        0x08003970:    130e0033    3...    DCD    319684659
        0x08003974:    130e004b    K...    DCD    319684683
        0x08003978:    130f0075    u...    DCD    319750261
        0x0800397c:    130e009f    ....    DCD    319684767
        0x08003980:    130e00cc    ....    DCD    319684812
        0x08003984:    130e00f6    ....    DCD    319684854
        0x08003988:    130e0120     ...    DCD    319684896
        0x0800398c:    130e014a    J...    DCD    319684938
        0x08003990:    00000174    t...    DCD    372
        0x08003994:    00000000    ....    DCD    0
        0x08003998:    00000000    ....    DCD    0
        0x0800399c:    00000000    ....    DCD    0
        0x080039a0:    00000000    ....    DCD    0
        0x080039a4:    00000000    ....    DCD    0
        0x080039a8:    00000000    ....    DCD    0
        0x080039ac:    00000000    ....    DCD    0
        0x080039b0:    00000000    ....    DCD    0
        0x080039b4:    00000000    ....    DCD    0
        0x080039b8:    00000000    ....    DCD    0
        0x080039bc:    00000000    ....    DCD    0
        0x080039c0:    130e0000    ....    DCD    319684608
        0x080039c4:    0000019e    ....    DCD    414
        0x080039c8:    00000000    ....    DCD    0
        0x080039cc:    00000000    ....    DCD    0
        0x080039d0:    00000000    ....    DCD    0
        0x080039d4:    00000000    ....    DCD    0
        0x080039d8:    00000000    ....    DCD    0
        0x080039dc:    00000000    ....    DCD    0
        0x080039e0:    00000000    ....    DCD    0
        0x080039e4:    00000000    ....    DCD    0
        0x080039e8:    00000000    ....    DCD    0
        0x080039ec:    00000000    ....    DCD    0
        0x080039f0:    00000000    ....    DCD    0
        0x080039f4:    00000000    ....    DCD    0
        0x080039f8:    130f0000    ....    DCD    319750144
        0x080039fc:    000001c8    ....    DCD    456
    microsoftSansSerif_20ptFontInfo
        0x08003a00:    02542e03    ..T.    DCD    39071235
        0x08003a04:    08003962    b9..    DCD    134232418
        0x08003a08:    0800376c    l7..    DCD    134231916
    consolas_8ptBitmaps
        0x08003a0c:    312142fc    .B!1    DCD    824263420
        0x08003a10:    00fc0a11    ....    DCD    16517649
        0x08003a14:    02020201    ....    DCD    33686017
        0x08003a18:    02040001    ....    DCD    33816577
        0x08003a1c:    0000ff01    ....    DCD    65281
        0x08003a20:    02020200    ....    DCD    33686016
        0x08003a24:    02020203    ....    DCD    33686019
        0x08003a28:    41810102    ...A    DCD    1098973442
        0x08003a2c:    02001e23    #...    DCD    33562147
        0x08003a30:    02020203    ....    DCD    33686019
        0x08003a34:    11010202    ....    DCD    285278722
        0x08003a38:    ee391111    ..9.    DCD    3996717329
        0x08003a3c:    02020202    ....    DCD    33686018
        0x08003a40:    e0c00001    ....    DCD    3770679297
        0x08003a44:    ff838e98    ....    DCD    4286811800
        0x08003a48:    00008080    ....    DCD    32896
        0x08003a4c:    03000000    ....    DCD    50331648
        0x08003a50:    111f0000    ....    DCD    287244288
        0x08003a54:    e0311111    ..1.    DCD    3761312017
        0x08003a58:    02020202    ....    DCD    33686018
        0x08003a5c:    26f80001    ...&    DCD    653787137
        0x08003a60:    31111113    ...1    DCD    823202067
        0x08003a64:    020100e0    ....    DCD    33620192
        0x08003a68:    01010202    ....    DCD    16843266
        0x08003a6c:    e1810101    ....    DCD    3783328001
        0x08003a70:    00030f39    9...    DCD    200505
        0x08003a74:    00000302    ....    DCD    770
        0x08003a78:    29ce0000    ...)    DCD    701366272
        0x08003a7c:    ce291111    ..).    DCD    3458797841
        0x08003a80:    02020301    ....    DCD    33686273
        0x08003a84:    321e0102    ...2    DCD    840827138
        0x08003a88:    92212121    !!!.    DCD    2451644705
        0x08003a8c:    0202007c    |...    DCD    33685628
        0x08003a90:    00010102    ....    DCD    65794
    consolas_8ptDescriptors
        0x08003a94:    00000a07    ....    DCD    2567
        0x08003a98:    000e0a07    ....    DCD    920071
        0x08003a9c:    001c0a07    ....    DCD    1837575
        0x08003aa0:    002a0a06    ..*.    DCD    2755078
        0x08003aa4:    00360a08    ..6.    DCD    3541512
        0x08003aa8:    00460a06    ..F.    DCD    4590086
        0x08003aac:    00520a07    ..R.    DCD    5376519
        0x08003ab0:    00600a07    ..`.    DCD    6294023
        0x08003ab4:    006e0a06    ..n.    DCD    7211526
        0x08003ab8:    007a0a07    ..z.    DCD    7997959
    consolas_8ptFontInfo
        0x08003abc:    02393002    .09.    DCD    37302274
        0x08003ac0:    08003a94    .:..    DCD    134232724
        0x08003ac4:    08003a0c    .:..    DCD    134232588
    .constdata
    CHANNEL_OFFSET_TAB
        0x08003ac8:    44301c08    ..0D    DCD    1144003592
        0x08003acc:    6c58        Xl      DCW    27736
        0x08003ace:    80          .       DCB    128
    OFFSET_TAB_CCMRx
        0x08003acf:    00          .       DCB    0
        0x08003ad0:    04000000    ....    DCD    67108864
        0x08003ad4:    0404        ..      DCW    1028
    SHIFT_TAB_OCxx
        0x08003ad6:    0000        ..      DCW    0
        0x08003ad8:    00000008    ....    DCD    8
        0x08003adc:    08          .       DCB    8
    SHIFT_TAB_ICxx
        0x08003add:    000008      ...     DCB    0,0,8
        0x08003ae0:    08000000    ....    DCD    134217728
    SHIFT_TAB_CCxP
        0x08003ae4:    06040200    ....    DCD    100925952
        0x08003ae8:    0a08        ..      DCW    2568
        0x08003aea:    0c          .       DCB    12
    SHIFT_TAB_OISx
        0x08003aeb:    00          .       DCB    0
        0x08003aec:    04030201    ....    DCD    67305985
        0x08003af0:    00000605    ....    DCD    1541
        0x08003af4:    00000000    ....    DCD    0
    .constdata
    CHANNEL_OFFSET_TAB
        0x08003af8:    44301c08    ..0D    DCD    1144003592
        0x08003afc:    6c58        Xl      DCW    27736
        0x08003afe:    80          .       DCB    128
    OFFSET_TAB_CCMRx
        0x08003aff:    00          .       DCB    0
        0x08003b00:    04000000    ....    DCD    67108864
        0x08003b04:    0404        ..      DCW    1028
    SHIFT_TAB_OCxx
        0x08003b06:    0000        ..      DCW    0
        0x08003b08:    00000008    ....    DCD    8
        0x08003b0c:    08          .       DCB    8
    SHIFT_TAB_ICxx
        0x08003b0d:    000008      ...     DCB    0,0,8
        0x08003b10:    08000000    ....    DCD    134217728
    SHIFT_TAB_CCxP
        0x08003b14:    06040200    ....    DCD    100925952
        0x08003b18:    0a08        ..      DCW    2568
        0x08003b1a:    0c          .       DCB    12
    SHIFT_TAB_OISx
        0x08003b1b:    00          .       DCB    0
        0x08003b1c:    04030201    ....    DCD    67305985
        0x08003b20:    0605        ..      DCW    1541
    Menu_size
        0x08003b22:    0021        !.      DCW    33
        0x08003b24:    00000000    ....    DCD    0
    enc_setup
        0x08003b28:    00000000    ....    DCD    0
        0x08003b2c:    00090000    ....    DCD    589824
    Region$$Table$$Base
        0x08003b30:    08003b50    P;..    DCD    134232912
        0x08003b34:    20000000    ...     DCD    536870912
        0x08003b38:    000004b8    ....    DCD    1208
        0x08003b3c:    0800020c    ....    DCD    134218252
        0x08003b40:    08003cf0    .<..    DCD    134233328
        0x08003b44:    200004b8    ...     DCD    536872120
        0x08003b48:    00003b4c    L;..    DCD    15180
        0x08003b4c:    08001cdc    ....    DCD    134225116
    Region$$Table$$Limit

** Section #2 'RW_IRAM1' (SHT_PROGBITS) [SHF_ALLOC + SHF_WRITE]
    Size   : 416 bytes (alignment 4)
    Address: 0x20000000


** Section #3 'RW_IRAM1' (SHT_NOBITS) [SHF_ALLOC + SHF_WRITE]
    Size   : 15180 bytes (alignment 8)
    Address: 0x200004b8


** Section #4 '.debug_abbrev' (SHT_PROGBITS)
    Size   : 1476 bytes


** Section #5 '.debug_frame' (SHT_PROGBITS)
    Size   : 3532 bytes


** Section #6 '.debug_info' (SHT_PROGBITS)
    Size   : 188196 bytes


** Section #7 '.debug_line' (SHT_PROGBITS)
    Size   : 25508 bytes


** Section #8 '.debug_loc' (SHT_PROGBITS)
    Size   : 8344 bytes


** Section #9 '.debug_macinfo' (SHT_PROGBITS)
    Size   : 518988 bytes


** Section #10 '.debug_pubnames' (SHT_PROGBITS)
    Size   : 4430 bytes


** Section #11 '.symtab' (SHT_SYMTAB)
    Size   : 9872 bytes (alignment 4)
    String table #12 '.strtab'
    Last local symbol no. 428


** Section #12 '.strtab' (SHT_STRTAB)
    Size   : 8564 bytes


** Section #13 '.note' (SHT_NOTE)
    Size   : 28 bytes (alignment 4)


** Section #14 '.comment' (SHT_PROGBITS)
    Size   : 23496 bytes


** Section #15 '.shstrtab' (SHT_STRTAB)
    Size   : 156 bytes


