OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/nguyen2604/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/CPU_core/runs/RUN_2025.08.02_06.14.47/tmp/routing/22-fill.odb'…
Reading design constraints file at '/openlane/designs/CPU_core/src/CPU_core.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   CPU_core
Die area:                 ( 0 0 ) ( 376110 386830 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     14451
Number of terminals:      168
Number of snets:          2
Number of nets:           1698

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 225.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 126140.
[INFO DRT-0033] mcon shape region query size = 146376.
[INFO DRT-0033] met1 shape region query size = 32922.
[INFO DRT-0033] via shape region query size = 24300.
[INFO DRT-0033] met2 shape region query size = 4894.
[INFO DRT-0033] via2 shape region query size = 19440.
[INFO DRT-0033] met3 shape region query size = 4992.
[INFO DRT-0033] via3 shape region query size = 19440.
[INFO DRT-0033] met4 shape region query size = 1956.
[INFO DRT-0033] via4 shape region query size = 2592.
[INFO DRT-0033] met5 shape region query size = 336.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 693 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 207 unique inst patterns.
[INFO DRT-0084]   Complete 1143 groups.
#scanned instances     = 14451
#unique  instances     = 225
#stdCellGenAp          = 5337
#stdCellValidPlanarAp  = 14
#stdCellValidViaAp     = 4139
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 5133
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:09, memory = 160.82 (MB), peak = 160.82 (MB)

Number of guides:     11966

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 54 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 56 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 4186.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 3278.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1825.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 222.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 39.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 6050 vertical wires in 2 frboxes and 3500 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 795 vertical wires in 2 frboxes and 865 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 218.15 (MB), peak = 218.15 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 218.15 (MB), peak = 218.15 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 250.11 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 285.91 (MB).
    Completing 30% with 179 violations.
    elapsed time = 00:00:03, memory = 304.05 (MB).
    Completing 40% with 179 violations.
    elapsed time = 00:00:03, memory = 304.05 (MB).
    Completing 50% with 179 violations.
    elapsed time = 00:00:07, memory = 318.20 (MB).
    Completing 60% with 465 violations.
    elapsed time = 00:00:08, memory = 320.27 (MB).
    Completing 70% with 465 violations.
    elapsed time = 00:00:09, memory = 326.20 (MB).
    Completing 80% with 521 violations.
    elapsed time = 00:00:10, memory = 351.99 (MB).
    Completing 90% with 521 violations.
    elapsed time = 00:00:10, memory = 351.99 (MB).
    Completing 100% with 610 violations.
    elapsed time = 00:00:13, memory = 361.35 (MB).
[INFO DRT-0199]   Number of violations = 802.
Viol/Layer         li1   met1   met2   met3   met4
Metal Spacing       12     56    134     46      0
Recheck              0    114     71      6      1
Short                0    185    172      5      0
[INFO DRT-0267] cpu time = 00:00:26, elapsed time = 00:00:13, memory = 670.50 (MB), peak = 670.50 (MB)
Total wire length = 53060 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 24079 um.
Total wire length on LAYER met2 = 25187 um.
Total wire length on LAYER met3 = 1900 um.
Total wire length on LAYER met4 = 1892 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10973.
Up-via summary (total 10973):

------------------------
 FR_MASTERSLICE        0
            li1     5131
           met1     5442
           met2      308
           met3       92
           met4        0
------------------------
                   10973


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 802 violations.
    elapsed time = 00:00:00, memory = 670.50 (MB).
    Completing 20% with 802 violations.
    elapsed time = 00:00:00, memory = 670.50 (MB).
    Completing 30% with 713 violations.
    elapsed time = 00:00:03, memory = 670.50 (MB).
    Completing 40% with 713 violations.
    elapsed time = 00:00:04, memory = 670.50 (MB).
    Completing 50% with 713 violations.
    elapsed time = 00:00:07, memory = 670.80 (MB).
    Completing 60% with 562 violations.
    elapsed time = 00:00:07, memory = 670.80 (MB).
    Completing 70% with 562 violations.
    elapsed time = 00:00:08, memory = 670.80 (MB).
    Completing 80% with 493 violations.
    elapsed time = 00:00:10, memory = 670.80 (MB).
    Completing 90% with 493 violations.
    elapsed time = 00:00:11, memory = 670.80 (MB).
    Completing 100% with 361 violations.
    elapsed time = 00:00:13, memory = 674.61 (MB).
[INFO DRT-0199]   Number of violations = 361.
Viol/Layer        met1   met2   met3
Metal Spacing       40     58     42
Short              160     61      0
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:13, memory = 674.88 (MB), peak = 688.17 (MB)
Total wire length = 52664 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23877 um.
Total wire length on LAYER met2 = 25011 um.
Total wire length on LAYER met3 = 1820 um.
Total wire length on LAYER met4 = 1955 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10886.
Up-via summary (total 10886):

------------------------
 FR_MASTERSLICE        0
            li1     5130
           met1     5350
           met2      316
           met3       90
           met4        0
------------------------
                   10886


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 361 violations.
    elapsed time = 00:00:00, memory = 674.88 (MB).
    Completing 20% with 361 violations.
    elapsed time = 00:00:00, memory = 674.88 (MB).
    Completing 30% with 361 violations.
    elapsed time = 00:00:03, memory = 674.88 (MB).
    Completing 40% with 316 violations.
    elapsed time = 00:00:03, memory = 674.88 (MB).
    Completing 50% with 316 violations.
    elapsed time = 00:00:03, memory = 674.88 (MB).
    Completing 60% with 285 violations.
    elapsed time = 00:00:06, memory = 674.88 (MB).
    Completing 70% with 285 violations.
    elapsed time = 00:00:06, memory = 674.88 (MB).
    Completing 80% with 285 violations.
    elapsed time = 00:00:08, memory = 674.88 (MB).
    Completing 90% with 269 violations.
    elapsed time = 00:00:08, memory = 674.88 (MB).
    Completing 100% with 250 violations.
    elapsed time = 00:00:11, memory = 674.88 (MB).
[INFO DRT-0199]   Number of violations = 250.
Viol/Layer        met1   met2   met3
Metal Spacing       23     52     30
Short              111     34      0
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:11, memory = 674.88 (MB), peak = 688.17 (MB)
Total wire length = 52470 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23756 um.
Total wire length on LAYER met2 = 24972 um.
Total wire length on LAYER met3 = 1874 um.
Total wire length on LAYER met4 = 1867 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10914.
Up-via summary (total 10914):

------------------------
 FR_MASTERSLICE        0
            li1     5130
           met1     5362
           met2      334
           met3       88
           met4        0
------------------------
                   10914


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 250 violations.
    elapsed time = 00:00:00, memory = 674.88 (MB).
    Completing 20% with 250 violations.
    elapsed time = 00:00:00, memory = 674.88 (MB).
    Completing 30% with 159 violations.
    elapsed time = 00:00:01, memory = 674.88 (MB).
    Completing 40% with 159 violations.
    elapsed time = 00:00:01, memory = 674.88 (MB).
    Completing 50% with 159 violations.
    elapsed time = 00:00:04, memory = 674.88 (MB).
    Completing 60% with 64 violations.
    elapsed time = 00:00:04, memory = 674.88 (MB).
    Completing 70% with 64 violations.
    elapsed time = 00:00:04, memory = 674.88 (MB).
    Completing 80% with 39 violations.
    elapsed time = 00:00:05, memory = 674.88 (MB).
    Completing 90% with 39 violations.
    elapsed time = 00:00:05, memory = 674.88 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:06, memory = 674.88 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1   met2
Metal Spacing        2      1
Short                3      0
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:06, memory = 674.88 (MB), peak = 688.17 (MB)
Total wire length = 52537 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23351 um.
Total wire length on LAYER met2 = 24856 um.
Total wire length on LAYER met3 = 2351 um.
Total wire length on LAYER met4 = 1977 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 11052.
Up-via summary (total 11052):

------------------------
 FR_MASTERSLICE        0
            li1     5130
           met1     5401
           met2      417
           met3      104
           met4        0
------------------------
                   11052


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 674.88 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 674.88 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 674.88 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 674.88 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 674.88 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 674.88 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 674.88 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 674.88 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 674.88 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 674.88 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 674.88 (MB), peak = 688.17 (MB)
Total wire length = 52550 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23346 um.
Total wire length on LAYER met2 = 24861 um.
Total wire length on LAYER met3 = 2363 um.
Total wire length on LAYER met4 = 1977 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 11052.
Up-via summary (total 11052):

------------------------
 FR_MASTERSLICE        0
            li1     5130
           met1     5401
           met2      417
           met3      104
           met4        0
------------------------
                   11052


[INFO DRT-0198] Complete detail routing.
Total wire length = 52550 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23346 um.
Total wire length on LAYER met2 = 24861 um.
Total wire length on LAYER met3 = 2363 um.
Total wire length on LAYER met4 = 1977 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 11052.
Up-via summary (total 11052):

------------------------
 FR_MASTERSLICE        0
            li1     5130
           met1     5401
           met2      417
           met3      104
           met4        0
------------------------
                   11052


[INFO DRT-0267] cpu time = 00:01:22, elapsed time = 00:00:46, memory = 674.88 (MB), peak = 688.17 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/CPU_core/runs/RUN_2025.08.02_06.14.47/results/routing/CPU_core.odb'…
Writing netlist to '/openlane/designs/CPU_core/runs/RUN_2025.08.02_06.14.47/results/routing/CPU_core.nl.v'…
Writing powered netlist to '/openlane/designs/CPU_core/runs/RUN_2025.08.02_06.14.47/results/routing/CPU_core.pnl.v'…
Writing layout to '/openlane/designs/CPU_core/runs/RUN_2025.08.02_06.14.47/results/routing/CPU_core.def'…
