 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : montgomery_multiplier
Version: K-2015.06
Date   : Thu Jan 13 11:19:06 2022
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: start (input port clocked by clock)
  Endpoint: current_state_reg_1_
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  montgomery_multiplier 5K_hvratio_1_1     NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clock (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  input external delay                               1.20       1.30 r
  start (in)                               0.00      0.00       1.30 r
  start (net)                    2                   0.00       1.30 r
  U95/ZN (AOI21_X1)                        0.01      0.03       1.33 f
  n74 (net)                      1                   0.00       1.33 f
  U96/ZN (AOI21_X1)                        0.02      0.05       1.38 r
  n55 (net)                      1                   0.00       1.38 r
  current_state_reg_1_/D (DFFR_X1)         0.02      0.01       1.38 r
  data arrival time                                             1.38

  clock clock (rise edge)                          100.00     100.00
  clock network delay (ideal)                        0.10     100.10
  clock uncertainty                                 -0.10     100.00
  current_state_reg_1_/CK (DFFR_X1)                  0.00     100.00 r
  library setup time                                -0.04      99.96
  data required time                                           99.96
  ------------------------------------------------------------------------------------------
  data required time                                           99.96
  data arrival time                                            -1.38
  ------------------------------------------------------------------------------------------
  slack (MET)                                                  98.58


  Startpoint: cc_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: z[0] (output port clocked by clock)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  montgomery_multiplier 5K_hvratio_1_1     NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clock (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  cc_reg_0_/CK (DFFR_X1)                   0.10      0.00       0.10 r
  cc_reg_0_/Q (DFFR_X1)                    0.01      0.12       0.22 r
  z[0] (net)                     2                   0.00       0.22 r
  z[0] (out)                               0.01      0.00       0.22 r
  data arrival time                                             0.22

  clock clock (rise edge)                          100.00     100.00
  clock network delay (ideal)                        0.10     100.10
  clock uncertainty                                 -0.10     100.00
  output external delay                             -1.20      98.80
  data required time                                           98.80
  ------------------------------------------------------------------------------------------
  data required time                                           98.80
  data arrival time                                            -0.22
  ------------------------------------------------------------------------------------------
  slack (MET)                                                  98.58


  Startpoint: aa_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: cc_reg_1_ (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  montgomery_multiplier 5K_hvratio_1_1     NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clock (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.10       0.10
  aa_reg_0_/CK (DFFR_X1)                   0.10      0.00       0.10 r
  aa_reg_0_/Q (DFFR_X1)                    0.04      0.15       0.25 r
  aa[0] (net)                    8                   0.00       0.25 r
  U84/ZN (NAND2_X1)                        0.01      0.04       0.30 f
  n67 (net)                      1                   0.00       0.30 f
  U85/ZN (XNOR2_X1)                        0.06      0.09       0.38 r
  n56 (net)                      4                   0.00       0.38 r
  U92/Z (XOR2_X1)                          0.03      0.08       0.46 r
  n73 (net)                      1                   0.00       0.46 r
  U94/ZN (XNOR2_X1)                        0.02      0.06       0.52 r
  new_c[1] (net)                 1                   0.00       0.52 r
  cc_reg_1_/D (DFFR_X1)                    0.02      0.01       0.53 r
  data arrival time                                             0.53

  clock clock (rise edge)                          100.00     100.00
  clock network delay (ideal)                        0.10     100.10
  clock uncertainty                                 -0.10     100.00
  cc_reg_1_/CK (DFFR_X1)                             0.00     100.00 r
  library setup time                                -0.04      99.96
  data required time                                           99.96
  ------------------------------------------------------------------------------------------
  data required time                                           99.96
  data arrival time                                            -0.53
  ------------------------------------------------------------------------------------------
  slack (MET)                                                  99.43


1
