
Power Net Detected:
    Voltage	    Name
    0.00V	    VSSE
    0.00V	    VSSPST
    0.00V	    VPW
    0.00V	    VSS
    0.00V	    VDDPE
    0.00V	    VDDCE
    0.00V	    POC
    0.00V	    VDDPST
    0.00V	    VNW
    1.10V	    VDD
Using Power View: analysis_default.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: Modulus_16_flopped
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Extraction called for design 'Modulus_16_flopped' of instances=1700 and nets=806 using extraction engine 'post_route' at effort level 'low' .
post_route (extract_rc_effort_level low) RC Extraction called for design Modulus_16_flopped.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: typical
extractDetailRC Option : -outfile /tmp/innovus_temp_1050584_ece031.ece.local.cmu.edu_dchinmay_Kqkwmj/Modulus_16_flopped_1050584_9mWS3q.rcdb.d  -extended
RC Mode: PostRoute extract_rc_effort_level low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 976.5M)
Extracted 10.0337% (CPU Time= 0:00:00.2  MEM= 1036.0M)
Extracted 20.03% (CPU Time= 0:00:00.2  MEM= 1037.0M)
Extracted 30.0262% (CPU Time= 0:00:00.2  MEM= 1037.0M)
Extracted 40.0225% (CPU Time= 0:00:00.2  MEM= 1037.0M)
Extracted 50.0374% (CPU Time= 0:00:00.2  MEM= 1037.0M)
Extracted 60.0337% (CPU Time= 0:00:00.2  MEM= 1037.0M)
Extracted 70.03% (CPU Time= 0:00:00.2  MEM= 1037.0M)
Extracted 80.0262% (CPU Time= 0:00:00.2  MEM= 1037.0M)
Extracted 90.0225% (CPU Time= 0:00:00.2  MEM= 1037.0M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 1037.0M)
Number of Extracted Resistors     : 8862
Number of Extracted Ground Cap.   : 9566
Number of Extracted Coupling Cap. : 15270
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: typical
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1019.0M)
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:02.0  MEM: 1018.980M)
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1018.98)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 796
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 806,  98.6 percent of the nets selected for SI analysis
Total number of fetched objects 796
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 806,  98.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1106.05 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1106.05 CPU=0:00:01.4 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1098.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:01.0, MEM = 1098.1M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1078.17)
Glitch Analysis: View analysis_default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View analysis_default -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 796
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 806,  0.2 percent of the nets selected for SI analysis
Total number of fetched objects 796
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 806,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1084.48 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1084.48 CPU=0:00:00.1 REAL=0:00:00.0)
Load RC corner of view analysis_default

Begin Power Analysis

    0.00V	    VSSE
    0.00V	    VSSPST
    0.00V	    VPW
    0.00V	    VSS
    0.00V	    VDDPE
    0.00V	    VDDCE
    0.00V	    POC
    0.00V	    VDDPST
    0.00V	    VNW
    1.10V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=892.24MB/1890.10MB/892.24MB)

Begin Processing Timing Window Data for Power Calculation

ideal_clock(100MHz) CK: assigning clock ideal_clock to net clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=892.39MB/1890.10MB/892.39MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=892.39MB/1890.10MB/892.39MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Apr-22 00:04:11 (2025-Apr-22 04:04:11 GMT)
2025-Apr-22 00:04:11 (2025-Apr-22 04:04:11 GMT): 10%
2025-Apr-22 00:04:11 (2025-Apr-22 04:04:11 GMT): 20%
2025-Apr-22 00:04:11 (2025-Apr-22 04:04:11 GMT): 30%
2025-Apr-22 00:04:11 (2025-Apr-22 04:04:11 GMT): 40%
2025-Apr-22 00:04:11 (2025-Apr-22 04:04:11 GMT): 50%
2025-Apr-22 00:04:11 (2025-Apr-22 04:04:11 GMT): 60%
2025-Apr-22 00:04:11 (2025-Apr-22 04:04:11 GMT): 70%
2025-Apr-22 00:04:11 (2025-Apr-22 04:04:11 GMT): 80%
2025-Apr-22 00:04:11 (2025-Apr-22 04:04:11 GMT): 90%

Finished Levelizing
2025-Apr-22 00:04:11 (2025-Apr-22 04:04:11 GMT)

Starting Activity Propagation
2025-Apr-22 00:04:11 (2025-Apr-22 04:04:11 GMT)
2025-Apr-22 00:04:11 (2025-Apr-22 04:04:11 GMT): 10%
2025-Apr-22 00:04:11 (2025-Apr-22 04:04:11 GMT): 20%
2025-Apr-22 00:04:11 (2025-Apr-22 04:04:11 GMT): 30%

Finished Activity Propagation
2025-Apr-22 00:04:11 (2025-Apr-22 04:04:11 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=892.74MB/1890.10MB/892.74MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Apr-22 00:04:11 (2025-Apr-22 04:04:11 GMT)
 ... Calculating switching power
2025-Apr-22 00:04:11 (2025-Apr-22 04:04:11 GMT): 10%
2025-Apr-22 00:04:11 (2025-Apr-22 04:04:11 GMT): 20%
2025-Apr-22 00:04:11 (2025-Apr-22 04:04:11 GMT): 30%
2025-Apr-22 00:04:11 (2025-Apr-22 04:04:11 GMT): 40%
2025-Apr-22 00:04:11 (2025-Apr-22 04:04:11 GMT): 50%
 ... Calculating internal and leakage power
2025-Apr-22 00:04:11 (2025-Apr-22 04:04:11 GMT): 60%
2025-Apr-22 00:04:12 (2025-Apr-22 04:04:12 GMT): 70%
2025-Apr-22 00:04:12 (2025-Apr-22 04:04:12 GMT): 80%
2025-Apr-22 00:04:12 (2025-Apr-22 04:04:12 GMT): 90%

Finished Calculating power
2025-Apr-22 00:04:12 (2025-Apr-22 04:04:12 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=893.34MB/1890.10MB/893.34MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=893.34MB/1890.10MB/893.34MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=893.48MB/1890.10MB/893.48MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=893.48MB/1890.10MB/893.48MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.10-p002_1 (64bit) 04/19/2019 15:18 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2025-Apr-22 00:04:12 (2025-Apr-22 04:04:12 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: Modulus_16_flopped
*
*	Liberty Libraries used:
*	        analysis_default: /afs/ece.cmu.edu/usr/dchinmay/Srimani_Lab/codesign/eric-codesign-aux/BETTER_mflowgen/mflowgen/build/13-cadence-innovus-route/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/stdcells.lib
*
*	Parasitic Files used:
*
*       Power View : analysis_default
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -hierarchy 1
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.11095588 	   55.0436%
Total Switching Power:       0.06795212 	   33.7101%
Total Leakage Power:         0.02267021 	   11.2464%
Total Power:                 0.20157820
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                       0.02864    0.005615    0.003797     0.03805       18.88
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                    0.08021      0.0552     0.01881      0.1542       76.51
Clock (Combinational)           0.002102    0.007139   6.112e-05    0.009303       4.615
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              0.111     0.06795     0.02267      0.2016         100
-----------------------------------------------------------------------------------------


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
ideal_clock                     0.002102    0.007139   6.112e-05    0.009303       4.615
-----------------------------------------------------------------------------------------
Total                           0.002102    0.007139   6.112e-05    0.009303       4.615
-----------------------------------------------------------------------------------------
Clock: ideal_clock
Clock Period: 0.010000 usec 
Clock Toggle Rate:   200.0000 Mhz 
Clock Static Probability:  0.5000
  


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1      0.111     0.06795     0.02267      0.2016         100


Hierarchy                       Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
iDUT                             0.07781     0.05422     0.01809      0.1501       74.48 
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00005 (CLKBUF_X3):         0.004793
*              Highest Leakage Power: iDUT/rem_12_20_g6123__4547 (FA_X1):        8.184e-05
*                Total Cap:      3.12766e-12 F
*                Total instances in design:   640
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=893.73MB/1890.10MB/893.73MB)

