Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 03:09:29 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/systolic_data_setup/post_route_timing.rpt
| Design       : systolic_data_setup
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
clk_cnt[2]                     a1_data_delayed_1_reg[6]/R     inf           
clk_cnt[2]                     a2_data_delayed_1_reg[5]/R     inf           
clk_cnt[2]                     a2_data_delayed_1_reg[6]/R     inf           
clk_cnt[2]                     a2_data_delayed_1_reg[9]/R     inf           
clk_cnt[2]                     a2_data_delayed_2_reg[5]/R     inf           
clk_cnt[2]                     a2_data_delayed_2_reg[6]/R     inf           
clk_cnt[2]                     a2_data_delayed_2_reg[9]/R     inf           
clk_cnt[2]                     a2_data_delayed_1_reg[0]/R     inf           
clk_cnt[2]                     a2_data_delayed_1_reg[10]/R    inf           
clk_cnt[2]                     a2_data_delayed_1_reg[8]/R     inf           
clk_cnt[2]                     a2_data_delayed_2_reg[0]/R     inf           
clk_cnt[2]                     a2_data_delayed_2_reg[10]/R    inf           
clk_cnt[2]                     a2_data_delayed_2_reg[8]/R     inf           
clk_cnt[2]                     a1_data_delayed_1_reg[15]/R    inf           
clk_cnt[2]                     a1_data_delayed_1_reg[2]/R     inf           
clk_cnt[2]                     a1_data_delayed_1_reg[7]/R     inf           
clk_cnt[2]                     a7_data_delayed_7_reg[10]/R    inf           
clk_cnt[2]                     a7_data_delayed_7_reg[11]/R    inf           
clk_cnt[2]                     a7_data_delayed_7_reg[12]/R    inf           
clk_cnt[2]                     a7_data_delayed_7_reg[13]/R    inf           
clk_cnt[2]                     a7_data_delayed_7_reg[14]/R    inf           
clk_cnt[2]                     a7_data_delayed_7_reg[15]/R    inf           
clk_cnt[2]                     a7_data_delayed_7_reg[8]/R     inf           
clk_cnt[2]                     a7_data_delayed_7_reg[9]/R     inf           
clk_cnt[2]                     a2_data_delayed_1_reg[7]/R     inf           
clk_cnt[2]                     a3_data_delayed_1_reg[10]/R    inf           
clk_cnt[2]                     a3_data_delayed_2_reg[10]/R    inf           
clk_cnt[2]                     a3_data_delayed_3_reg[10]/R    inf           
clk_cnt[2]                     a2_data_delayed_2_reg[7]/R     inf           
clk_cnt[2]                     a1_data_delayed_1_reg[0]/R     inf           
clk_cnt[2]                     a1_data_delayed_1_reg[3]/R     inf           
clk_cnt[2]                     a1_data_delayed_1_reg[5]/R     inf           
clk_cnt[2]                     a1_data_delayed_1_reg[9]/R     inf           
clk_cnt[2]                     a3_data_delayed_1_reg[6]/R     inf           
clk_cnt[2]                     a3_data_delayed_2_reg[6]/R     inf           
clk_cnt[2]                     a3_data_delayed_3_reg[6]/R     inf           
clk_cnt[2]                     a19_data_delayed_19_reg[2]/R   inf           
clk_cnt[2]                     a19_data_delayed_19_reg[3]/R   inf           
clk_cnt[2]                     a1_data_delayed_1_reg[4]/R     inf           
clk_cnt[2]                     a3_data_delayed_1_reg[15]/R    inf           
clk_cnt[2]                     a3_data_delayed_1_reg[4]/R     inf           
clk_cnt[2]                     a3_data_delayed_3_reg[15]/R    inf           
clk_cnt[2]                     a3_data_delayed_3_reg[4]/R     inf           
clk_cnt[2]                     a4_data_delayed_4_reg[0]/R     inf           
clk_cnt[2]                     a4_data_delayed_4_reg[1]/R     inf           
clk_cnt[2]                     a4_data_delayed_4_reg[2]/R     inf           
clk_cnt[2]                     a4_data_delayed_4_reg[3]/R     inf           
clk_cnt[2]                     a4_data_delayed_4_reg[4]/R     inf           
clk_cnt[2]                     a4_data_delayed_4_reg[5]/R     inf           
clk_cnt[2]                     a4_data_delayed_4_reg[6]/R     inf           
clk_cnt[2]                     a4_data_delayed_4_reg[7]/R     inf           
clk_cnt[2]                     a3_data_delayed_2_reg[15]/R    inf           
clk_cnt[2]                     a3_data_delayed_2_reg[4]/R     inf           
clk_cnt[2]                     a2_data_delayed_1_reg[4]/R     inf           
clk_cnt[2]                     a3_data_delayed_1_reg[2]/R     inf           
clk_cnt[2]                     a3_data_delayed_1_reg[9]/R     inf           
clk_cnt[2]                     a3_data_delayed_3_reg[9]/R     inf           
clk_cnt[2]                     a2_data_delayed_2_reg[4]/R     inf           
clk_cnt[2]                     a3_data_delayed_2_reg[2]/R     inf           
clk_cnt[2]                     a3_data_delayed_2_reg[9]/R     inf           
clk_cnt[2]                     a3_data_delayed_3_reg[2]/R     inf           
clk_cnt[2]                     a19_data_delayed_19_reg[4]/R   inf           
clk_cnt[2]                     a19_data_delayed_19_reg[5]/R   inf           
clk_cnt[2]                     a2_data_delayed_1_reg[2]/R     inf           
clk_cnt[2]                     a2_data_delayed_2_reg[2]/R     inf           
clk_cnt[2]                     a3_data_delayed_1_reg[12]/R    inf           
clk_cnt[2]                     a3_data_delayed_1_reg[7]/R     inf           
clk_cnt[2]                     a3_data_delayed_3_reg[12]/R    inf           
clk_cnt[2]                     a3_data_delayed_3_reg[7]/R     inf           
clk_cnt[2]                     a3_data_delayed_2_reg[12]/R    inf           
clk_cnt[2]                     a3_data_delayed_2_reg[7]/R     inf           
clk_cnt[2]                     a3_data_delayed_1_reg[0]/R     inf           
clk_cnt[2]                     a3_data_delayed_1_reg[11]/R    inf           
clk_cnt[2]                     a3_data_delayed_2_reg[0]/R     inf           
clk_cnt[2]                     a3_data_delayed_2_reg[11]/R    inf           
clk_cnt[2]                     a3_data_delayed_3_reg[0]/R     inf           
clk_cnt[2]                     a3_data_delayed_3_reg[11]/R    inf           
clk_cnt[2]                     a8_data_delayed_8_reg[0]/R     inf           
clk_cnt[2]                     a8_data_delayed_8_reg[1]/R     inf           
clk_cnt[2]                     a8_data_delayed_8_reg[2]/R     inf           
clk_cnt[2]                     a8_data_delayed_8_reg[3]/R     inf           
clk_cnt[2]                     a8_data_delayed_8_reg[4]/R     inf           
clk_cnt[2]                     a8_data_delayed_8_reg[5]/R     inf           
clk_cnt[2]                     a8_data_delayed_8_reg[6]/R     inf           
clk_cnt[2]                     a8_data_delayed_8_reg[7]/R     inf           
clk_cnt[2]                     a3_data_delayed_1_reg[3]/R     inf           
clk_cnt[2]                     a3_data_delayed_1_reg[8]/R     inf           
clk_cnt[2]                     a3_data_delayed_3_reg[3]/R     inf           
clk_cnt[2]                     a3_data_delayed_3_reg[8]/R     inf           
clk_cnt[2]                     a3_data_delayed_2_reg[3]/R     inf           
clk_cnt[2]                     a3_data_delayed_2_reg[8]/R     inf           
clk_cnt[2]                     a3_data_delayed_1_reg[13]/R    inf           
clk_cnt[2]                     a3_data_delayed_1_reg[1]/R     inf           
clk_cnt[2]                     a3_data_delayed_2_reg[13]/R    inf           
clk_cnt[2]                     a3_data_delayed_2_reg[1]/R     inf           
clk_cnt[2]                     a3_data_delayed_3_reg[13]/R    inf           
clk_cnt[2]                     a3_data_delayed_3_reg[1]/R     inf           
clk_cnt[2]                     b5_data_delayed_5_reg[10]/R    inf           
clk_cnt[2]                     b5_data_delayed_5_reg[11]/R    inf           
clk_cnt[2]                     b5_data_delayed_5_reg[12]/R    inf           



