-- Copyright (C) 1991-2006 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--C1_SHIFTOUT[31] is PCM3006:inst6|SHIFTOUT[31] at LC_X36_Y17_N7
--operation mode is normal

C1_SHIFTOUT[31]_lut_out = C1_LRCOUT_INT & C1_SHIFTOUT[30] # !C1_LRCOUT_INT & (C1L1 & (C1_R_IN[15]) # !C1L1 & C1_SHIFTOUT[30]);
C1_SHIFTOUT[31] = DFFEAS(C1_SHIFTOUT[31]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_LRCOUT_INT is PCM3006:inst6|LRCOUT_INT at LC_X32_Y16_N6
--operation mode is normal

C1_LRCOUT_INT_lut_out = C1L1;
C1_LRCOUT_INT = DFFEAS(C1_LRCOUT_INT_lut_out, GLOBAL(12_288MHz), VCC, , , , , , );


--A1L7 is altera_internal_jtag~TDO at JTAG_X1_Y13_N1
A1L7 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , !D1_hub_tdo);

--A1L8 is altera_internal_jtag~TMSUTAP at JTAG_X1_Y13_N1
A1L8 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , !D1_hub_tdo);

--A1L6 is altera_internal_jtag~TCKUTAP at JTAG_X1_Y13_N1
A1L6 = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , !D1_hub_tdo);

--altera_internal_jtag is altera_internal_jtag at JTAG_X1_Y13_N1
altera_internal_jtag = STRATIX_ELA(altera_reserved_tms, altera_reserved_tck, altera_reserved_tdi, , , !D1_hub_tdo);


--C1_SHIFTOUT[30] is PCM3006:inst6|SHIFTOUT[30] at LC_X36_Y17_N0
--operation mode is normal

C1_SHIFTOUT[30]_lut_out = C1_LRCOUT_INT & (C1_SHIFTOUT[29]) # !C1_LRCOUT_INT & (C1L1 & C1_R_IN[14] # !C1L1 & (C1_SHIFTOUT[29]));
C1_SHIFTOUT[30] = DFFEAS(C1_SHIFTOUT[30]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_R_IN[15] is PCM3006:inst6|R_IN[15] at LC_X37_Y17_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_R_IN[15]_lut_out = GND;
C1_R_IN[15] = DFFEAS(C1_R_IN[15]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, C1_LEFT_OUT[15], , , VCC);


--C1L1 is PCM3006:inst6|Add0~114 at LC_X31_Y16_N7
--operation mode is normal

C1L1_carry_eqn = (!C1L18 & C1L6) # (C1L18 & C1L7);
C1L1 = C1L1_carry_eqn $ !C1_LRCOUT_INT;


--C1L2 is PCM3006:inst6|Add0~116 at LC_X31_Y16_N2
--operation mode is arithmetic

C1L2 = C1_COUNT[2] $ C1L9;

--C1L3 is PCM3006:inst6|Add0~117 at LC_X31_Y16_N2
--operation mode is arithmetic

C1L3_cout_0 = !C1L9 # !C1_COUNT[2];
C1L3 = CARRY(C1L3_cout_0);

--C1L4 is PCM3006:inst6|Add0~117COUT1_130 at LC_X31_Y16_N2
--operation mode is arithmetic

C1L4_cout_1 = !C1L10 # !C1_COUNT[2];
C1L4 = CARRY(C1L4_cout_1);


--C1_NEGEDGE_BCK is PCM3006:inst6|NEGEDGE_BCK at LC_X37_Y17_N4
--operation mode is normal

C1_NEGEDGE_BCK = C1_COUNT[2] & !C1L2;


--D1_hub_tdo is sld_hub:sld_hub_inst|hub_tdo at LC_X27_Y12_N3
--operation mode is normal

D1_hub_tdo = AMPP_FUNCTION(!A1L6, D1L12, D1L17, D1L16, D1L13, !GB1_state[8]);


--C1_SHIFTOUT[29] is PCM3006:inst6|SHIFTOUT[29] at LC_X36_Y17_N3
--operation mode is normal

C1_SHIFTOUT[29]_lut_out = C1_LRCOUT_INT & C1_SHIFTOUT[28] # !C1_LRCOUT_INT & (C1L1 & (C1_R_IN[13]) # !C1L1 & C1_SHIFTOUT[28]);
C1_SHIFTOUT[29] = DFFEAS(C1_SHIFTOUT[29]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_R_IN[14] is PCM3006:inst6|R_IN[14] at LC_X37_Y17_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_R_IN[14]_lut_out = GND;
C1_R_IN[14] = DFFEAS(C1_R_IN[14]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, C1_LEFT_OUT[14], , , VCC);


--C1_LEFT_OUT[15] is PCM3006:inst6|LEFT_OUT[15] at LC_X37_Y16_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_LEFT_OUT[15]_lut_out = GND;
C1_LEFT_OUT[15] = DFFEAS(C1_LEFT_OUT[15]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, C1_SHIFTIN[31], , , VCC);


--C1L5 is PCM3006:inst6|Add0~118 at LC_X31_Y16_N6
--operation mode is arithmetic

C1L5_carry_eqn = (!C1L18 & C1L12) # (C1L18 & C1L13);
C1L5 = C1_COUNT[6] $ C1L5_carry_eqn;

--C1L6 is PCM3006:inst6|Add0~119 at LC_X31_Y16_N6
--operation mode is arithmetic

C1L6_cout_0 = !C1L12 # !C1_COUNT[6];
C1L6 = CARRY(C1L6_cout_0);

--C1L7 is PCM3006:inst6|Add0~119COUT1_132 at LC_X31_Y16_N6
--operation mode is arithmetic

C1L7_cout_1 = !C1L13 # !C1_COUNT[6];
C1L7 = CARRY(C1L7_cout_1);


--C1L8 is PCM3006:inst6|Add0~120 at LC_X31_Y16_N1
--operation mode is arithmetic

C1L8 = C1_COUNT[1] $ !B1_acq_trigger_in_reg[16];

--C1L9 is PCM3006:inst6|Add0~121 at LC_X31_Y16_N1
--operation mode is arithmetic

C1L9_cout_0 = C1_COUNT[1] & !B1_acq_trigger_in_reg[16];
C1L9 = CARRY(C1L9_cout_0);

--C1L10 is PCM3006:inst6|Add0~121COUT1_129 at LC_X31_Y16_N1
--operation mode is arithmetic

C1L10_cout_1 = C1_COUNT[1] & !B1_acq_trigger_in_reg[16];
C1L10 = CARRY(C1L10_cout_1);


--GB1_state[4] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4] at LC_X27_Y13_N6
--operation mode is normal

GB1_state[4] = AMPP_FUNCTION(A1L6, GB1_state[7], GB1_state[3], GB1_state[4], VCC, A1L8);


--GB1_state[3] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] at LC_X27_Y13_N3
--operation mode is normal

GB1_state[3] = AMPP_FUNCTION(A1L6, GB1_state[2], A1L8, VCC);


--D1_jtag_debug_mode_usr1 is sld_hub:sld_hub_inst|jtag_debug_mode_usr1 at LC_X30_Y12_N5
--operation mode is normal

D1_jtag_debug_mode_usr1 = AMPP_FUNCTION(A1L6, L5_dffs[0], L5_dffs[1], D1L6, D1L7, GB1_state[0], GB1_state[12]);


--B1L148 is sld_signaltap:auto_signaltap_0|comb~151 at LC_X29_Y14_N4
--operation mode is normal

B1L148 = AMPP_FUNCTION(D1_jtag_debug_mode_usr1, GB1_state[4], GB1_state[3]);


--EB7_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] at LC_X30_Y11_N2
--operation mode is normal

EB7_Q[0] = AMPP_FUNCTION(A1L6, altera_internal_jtag, VCC, D1L19);


--G2_WORD_SR[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] at LC_X29_Y12_N3
--operation mode is normal

G2_WORD_SR[0] = AMPP_FUNCTION(A1L6, D1_jtag_debug_mode_usr1, GB1_state[4], G2_WORD_SR[1], GB1_state[8], VCC, G2L21);


--D1_HUB_BYPASS_REG is sld_hub:sld_hub_inst|HUB_BYPASS_REG at LC_X29_Y12_N1
--operation mode is normal

D1_HUB_BYPASS_REG = AMPP_FUNCTION(A1L6, altera_internal_jtag, GB1_state[4], VCC);


--HB1_dffe1a[0] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0] at LC_X28_Y14_N2
--operation mode is normal

HB1_dffe1a[0] = AMPP_FUNCTION(A1L6, D1L28, EB3_Q[2], EB3_Q[1], EB3_Q[3], !D1_CLR_SIGNAL, D1L5);


--D1L11 is sld_hub:sld_hub_inst|hub_tdo~448 at LC_X29_Y12_N8
--operation mode is normal

D1L11 = AMPP_FUNCTION(D1_HUB_BYPASS_REG, HB1_dffe1a[0], G2_WORD_SR[0]);


--D1L12 is sld_hub:sld_hub_inst|hub_tdo~449 at LC_X29_Y12_N6
--operation mode is normal

D1L12 = AMPP_FUNCTION(B1L148, EB7_Q[0], D1L11);


--EB3_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0] at LC_X28_Y14_N8
--operation mode is normal

EB3_Q[0] = AMPP_FUNCTION(A1L6, GB1_state[4], EB3_Q[1], H1L2, !D1_CLR_SIGNAL, EB3L4);


--GB1L18 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~13 at LC_X27_Y12_N0
--operation mode is normal

GB1L18 = AMPP_FUNCTION(GB1_state[3], GB1_state[4]);


--D1L13 is sld_hub:sld_hub_inst|hub_tdo~450 at LC_X27_Y12_N2
--operation mode is normal

D1L13 = AMPP_FUNCTION(EB3_Q[0], GB1L18, D1_jtag_debug_mode_usr1, D1_hub_tdo);


--B1_bypass_reg_out is sld_signaltap:auto_signaltap_0|bypass_reg_out at LC_X28_Y12_N3
--operation mode is normal

B1_bypass_reg_out = AMPP_FUNCTION(A1L6, D1L30, D1_jtag_debug_mode, altera_internal_jtag, B1_bypass_reg_out, !B1_reset_all);


--EB4_Q[5] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5] at LC_X27_Y14_N8
--operation mode is normal

EB4_Q[5] = AMPP_FUNCTION(A1L6, EB3_Q[5], EB5_Q[5], EB2_Q[0], !D1_CLR_SIGNAL, D1L22);


--EB4_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3] at LC_X27_Y14_N6
--operation mode is normal

EB4_Q[3] = AMPP_FUNCTION(A1L6, EB5_Q[3], EB3_Q[3], EB2_Q[0], !D1_CLR_SIGNAL, D1L22);


--EB4_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4] at LC_X27_Y14_N4
--operation mode is normal

EB4_Q[4] = AMPP_FUNCTION(A1L6, EB5_Q[4], EB2_Q[0], EB3_Q[4], !D1_CLR_SIGNAL, D1L22);


--D1L14 is sld_hub:sld_hub_inst|hub_tdo~451 at LC_X29_Y13_N7
--operation mode is normal

D1L14 = AMPP_FUNCTION(EB4_Q[4], EB4_Q[5], EB4_Q[3], B1_bypass_reg_out);


--G1_WORD_SR[0] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0] at LC_X28_Y12_N7
--operation mode is normal

G1_WORD_SR[0] = AMPP_FUNCTION(A1L6, G2L20, G1_WORD_SR[1], G1L17, G1L16, VCC, G1L13);


--D1L15 is sld_hub:sld_hub_inst|hub_tdo~452 at LC_X29_Y13_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1L15 = AMPP_FUNCTION(G1_WORD_SR[0], EB4_Q[3], EB4_Q[5]);

--L1_dffs[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0] at LC_X29_Y13_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L1_dffs[0] = AMPP_FUNCTION(A1L6, L1_dffs[1], !B1_reset_all, GND, H1_trigger_setup_ena);


--L4_dffs[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] at LC_X28_Y16_N1
--operation mode is normal

L4_dffs[0] = AMPP_FUNCTION(A1L6, J1_is_max_write_address_ff, L4_dffs[1], B1L157, GB1_state[4], !B1_reset_all);


--D1L16 is sld_hub:sld_hub_inst|hub_tdo~453 at LC_X29_Y13_N2
--operation mode is normal

D1L16 = AMPP_FUNCTION(L4_dffs[0], D1L15, D1L14, EB4_Q[4]);


--D1L17 is sld_hub:sld_hub_inst|hub_tdo~454 at LC_X27_Y12_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1L17 = AMPP_FUNCTION(D1_jtag_debug_mode_usr1, GB1_state[4], GB1_state[3]);

--EB6_Q[0] is sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] at LC_X27_Y12_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

EB6_Q[0] = AMPP_FUNCTION(A1L6, altera_internal_jtag, !D1_CLR_SIGNAL, GND, D1L19);


--GB1_state[8] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8] at LC_X28_Y12_N9
--operation mode is normal

GB1_state[8] = AMPP_FUNCTION(A1L6, GB1_state[7], GB1_state[5], VCC, !A1L8);


--C1_SHIFTOUT[28] is PCM3006:inst6|SHIFTOUT[28] at LC_X36_Y17_N4
--operation mode is normal

C1_SHIFTOUT[28]_lut_out = C1_LRCOUT_INT & C1_SHIFTOUT[27] # !C1_LRCOUT_INT & (C1L1 & (C1_R_IN[12]) # !C1L1 & C1_SHIFTOUT[27]);
C1_SHIFTOUT[28] = DFFEAS(C1_SHIFTOUT[28]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_R_IN[13] is PCM3006:inst6|R_IN[13] at LC_X37_Y17_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_R_IN[13]_lut_out = GND;
C1_R_IN[13] = DFFEAS(C1_R_IN[13]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, C1_LEFT_OUT[13], , , VCC);


--C1_LEFT_OUT[14] is PCM3006:inst6|LEFT_OUT[14] at LC_X37_Y16_N6
--operation mode is normal

C1_LEFT_OUT[14]_lut_out = C1_SHIFTIN[30];
C1_LEFT_OUT[14] = DFFEAS(C1_LEFT_OUT[14]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, , , , );


--C1_SHIFTIN[31] is PCM3006:inst6|SHIFTIN[31] at LC_X38_Y16_N7
--operation mode is normal

C1_SHIFTIN[31]_lut_out = C1_SHIFTIN[30];
C1_SHIFTIN[31] = DFFEAS(C1_SHIFTIN[31]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--C1L28 is PCM3006:inst6|Equal0~64 at LC_X32_Y16_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_COUNT[2]_qfbk = C1_COUNT[2];
C1L28 = C1_COUNT[2]_qfbk & !C1_LRCOUT_INT;

--C1_COUNT[2] is PCM3006:inst6|COUNT[2] at LC_X32_Y16_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_COUNT[2] = DFFEAS(C1L28, GLOBAL(12_288MHz), VCC, , , C1L2, , , VCC);


--C1_COUNT[1] is PCM3006:inst6|COUNT[1] at LC_X31_Y16_N8
--operation mode is normal

C1_COUNT[1]_lut_out = C1L8;
C1_COUNT[1] = DFFEAS(C1_COUNT[1]_lut_out, GLOBAL(12_288MHz), VCC, , , , , , );


--C1_COUNT[3] is PCM3006:inst6|COUNT[3] at LC_X32_Y16_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_COUNT[3]_lut_out = GND;
C1_COUNT[3] = DFFEAS(C1_COUNT[3]_lut_out, GLOBAL(12_288MHz), VCC, , , C1L14, , , VCC);


--C1_COUNT[5] is PCM3006:inst6|COUNT[5] at LC_X30_Y13_N4
--operation mode is normal

C1_COUNT[5]_lut_out = C1L11;
C1_COUNT[5] = DFFEAS(C1_COUNT[5]_lut_out, GLOBAL(12_288MHz), VCC, , , , , , );


--C1_COUNT[6] is PCM3006:inst6|COUNT[6] at LC_X30_Y14_N4
--operation mode is normal

C1_COUNT[6]_lut_out = C1L5;
C1_COUNT[6] = DFFEAS(C1_COUNT[6]_lut_out, GLOBAL(12_288MHz), VCC, , , , , , );


--B1_acq_trigger_in_reg[16] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16] at LC_X31_Y16_N0
--operation mode is normal

B1_acq_trigger_in_reg[16] = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[16], VCC);


--C1L29 is PCM3006:inst6|Equal0~65 at LC_X31_Y16_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_COUNT[4]_qfbk = C1_COUNT[4];
C1L29 = B1_acq_trigger_in_reg[16] & C1_COUNT[5] & C1_COUNT[4]_qfbk & C1_COUNT[6];

--C1_COUNT[4] is PCM3006:inst6|COUNT[4] at LC_X31_Y16_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_COUNT[4] = DFFEAS(C1L29, GLOBAL(12_288MHz), VCC, , , C1L17, , , VCC);


--C1L30 is PCM3006:inst6|Equal0~66 at LC_X32_Y16_N1
--operation mode is normal

C1L30 = C1_COUNT[3] & C1L29 & C1_COUNT[1] & C1L28;

--C1_NEW_SAMPLE is PCM3006:inst6|NEW_SAMPLE at LC_X32_Y16_N1
--operation mode is normal

C1_NEW_SAMPLE = DFFEAS(C1L30, GLOBAL(12_288MHz), VCC, , , , , , );


--C1L11 is PCM3006:inst6|Add0~122 at LC_X31_Y16_N5
--operation mode is arithmetic

C1L11_carry_eqn = (!C1L18 & GND) # (C1L18 & VCC);
C1L11 = C1_COUNT[5] $ !C1L11_carry_eqn;

--C1L12 is PCM3006:inst6|Add0~123 at LC_X31_Y16_N5
--operation mode is arithmetic

C1L12_cout_0 = C1_COUNT[5] & !C1L18;
C1L12 = CARRY(C1L12_cout_0);

--C1L13 is PCM3006:inst6|Add0~123COUT1_131 at LC_X31_Y16_N5
--operation mode is arithmetic

C1L13_cout_1 = C1_COUNT[5] & !C1L18;
C1L13 = CARRY(C1L13_cout_1);


--GB1_state[7] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7] at LC_X27_Y13_N8
--operation mode is normal

GB1_state[7] = AMPP_FUNCTION(A1L6, GB1_state[6], A1L8, VCC);


--GB1_state[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] at LC_X26_Y13_N9
--operation mode is normal

GB1_state[2] = AMPP_FUNCTION(A1L6, GB1_state[15], GB1_state[1], GB1_state[8], VCC, !A1L8);


--L5_dffs[1] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1] at LC_X30_Y11_N4
--operation mode is normal

L5_dffs[1] = AMPP_FUNCTION(A1L6, L5_dffs[2], GB1_state[0], GB1_state[11]);


--L5_dffs[8] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8] at LC_X30_Y11_N3
--operation mode is normal

L5_dffs[8] = AMPP_FUNCTION(A1L6, L5_dffs[9], GB1_state[0], GB1_state[11]);


--L5_dffs[7] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7] at LC_X30_Y11_N5
--operation mode is normal

L5_dffs[7] = AMPP_FUNCTION(A1L6, L5_dffs[8], GB1_state[0], GB1_state[11]);


--L5_dffs[6] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6] at LC_X30_Y11_N9
--operation mode is normal

L5_dffs[6] = AMPP_FUNCTION(A1L6, L5_dffs[7], GB1_state[0], GB1_state[11]);


--D1L6 is sld_hub:sld_hub_inst|Equal0~83 at LC_X30_Y11_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1L6 = AMPP_FUNCTION(L5_dffs[6], L5_dffs[7], L5_dffs[8]);

--L5_dffs[9] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] at LC_X30_Y11_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L5_dffs[9] = AMPP_FUNCTION(A1L6, altera_internal_jtag, GB1_state[0], GND, GB1_state[11]);


--L5_dffs[2] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2] at LC_X30_Y11_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L5_dffs[2] = AMPP_FUNCTION(A1L6, L5_dffs[3], GB1_state[0], GND, GB1_state[11]);


--L5_dffs[5] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5] at LC_X30_Y11_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L5_dffs[5] = AMPP_FUNCTION(A1L6, L5_dffs[6], GB1_state[0], GND, GB1_state[11]);


--L5_dffs[4] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4] at LC_X30_Y11_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L5_dffs[4] = AMPP_FUNCTION(A1L6, L5_dffs[5], GB1_state[0], GND, GB1_state[11]);


--D1L7 is sld_hub:sld_hub_inst|Equal0~84 at LC_X30_Y11_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1L7 = AMPP_FUNCTION(L5_dffs[5], L5_dffs[4], L5_dffs[2]);

--L5_dffs[3] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[3] at LC_X30_Y11_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L5_dffs[3] = AMPP_FUNCTION(A1L6, L5_dffs[4], GB1_state[0], GND, GB1_state[11]);


--L5_dffs[0] is sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0] at LC_X30_Y12_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L5_dffs[0] = AMPP_FUNCTION(A1L6, L5_dffs[1], GB1_state[0], GND, GB1_state[11]);


--GB1_state[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] at LC_X27_Y13_N7
--operation mode is normal

GB1_state[0] = AMPP_FUNCTION(A1L6, GB1_state[0], GB1L19, GB1_state[9], A1L8, VCC);


--GB1_state[12] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12] at LC_X26_Y13_N2
--operation mode is normal

GB1_state[12] = AMPP_FUNCTION(A1L6, GB1_state[10], GB1_state[11], VCC, !A1L8);


--D1_OK_TO_UPDATE_IR_Q is sld_hub:sld_hub_inst|OK_TO_UPDATE_IR_Q at LC_X28_Y13_N9
--operation mode is normal

D1_OK_TO_UPDATE_IR_Q = AMPP_FUNCTION(A1L6, D1_OK_TO_UPDATE_IR_Q, GB1_state[4], D1_jtag_debug_mode_usr1, GB1_state[8], VCC);


--D1L19 is sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21 at LC_X27_Y12_N9
--operation mode is normal

D1L19 = AMPP_FUNCTION(D1_jtag_debug_mode_usr1, GB1_state[4], D1_OK_TO_UPDATE_IR_Q, A1L8);


--G2_WORD_SR[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1] at LC_X29_Y12_N4
--operation mode is normal

G2_WORD_SR[1] = AMPP_FUNCTION(A1L6, G2_WORD_SR[2], G2L26, G2L20, G2L25, VCC, G2L21);


--D1_jtag_debug_mode_usr0 is sld_hub:sld_hub_inst|jtag_debug_mode_usr0 at LC_X30_Y12_N2
--operation mode is normal

D1_jtag_debug_mode_usr0 = AMPP_FUNCTION(A1L6, L5_dffs[0], L5_dffs[1], D1L6, D1L7, GB1_state[0], GB1_state[12]);


--G2_clear_signal is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal at LC_X28_Y12_N8
--operation mode is normal

G2_clear_signal = AMPP_FUNCTION(GB1_state[8], D1_jtag_debug_mode_usr1);


--D1L28 is sld_hub:sld_hub_inst|jtag_debug_mode~2 at LC_X28_Y14_N1
--operation mode is normal

D1L28 = AMPP_FUNCTION(D1_jtag_debug_mode_usr1, D1_jtag_debug_mode_usr0);


--EB3_Q[3] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3] at LC_X29_Y14_N1
--operation mode is normal

EB3_Q[3] = AMPP_FUNCTION(A1L6, GB1_state[4], EB3_Q[4], !D1_CLR_SIGNAL, EB3L4);


--EB3_Q[2] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2] at LC_X28_Y14_N5
--operation mode is normal

EB3_Q[2] = AMPP_FUNCTION(A1L6, D1L24, GB1_state[4], EB3_Q[3], !D1_CLR_SIGNAL, EB3L4);


--EB3_Q[1] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1] at LC_X28_Y14_N9
--operation mode is normal

EB3_Q[1] = AMPP_FUNCTION(A1L6, GB1_state[4], J1L2, EB3_Q[2], !D1_CLR_SIGNAL, EB3L4);


--D1_CLR_SIGNAL is sld_hub:sld_hub_inst|CLR_SIGNAL at LC_X27_Y13_N4
--operation mode is normal

D1_CLR_SIGNAL = AMPP_FUNCTION(A1L6, GB1_state[1], EB1_Q[0], VCC);


--D1L20 is sld_hub:sld_hub_inst|IRF_ENA_ENABLE~22 at LC_X28_Y12_N4
--operation mode is normal

D1L20 = AMPP_FUNCTION(GB1_state[4], D1_jtag_debug_mode_usr1);


--D1L4 is sld_hub:sld_hub_inst|comb~51 at LC_X29_Y11_N1
--operation mode is normal

D1L4 = AMPP_FUNCTION(GB1_state[3], D1_jtag_debug_mode_usr0);


--D1L5 is sld_hub:sld_hub_inst|comb~52 at LC_X30_Y14_N8
--operation mode is normal

D1L5 = AMPP_FUNCTION(D1L20, A1L8, altera_internal_jtag, D1L4);


--V1_status_out[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0] at LC_X29_Y16_N5
--operation mode is normal

V1_status_out[0] = AMPP_FUNCTION(12_288MHz, V1_status_out[0], T1L29, V1L5, !B1_reset_all);


--U1_post_trigger_count_enable is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable at LC_X29_Y16_N6
--operation mode is normal

U1_post_trigger_count_enable = AMPP_FUNCTION(12_288MHz, J1_is_max_write_address_ff, T1L29, U1L5, !B1_reset_all);


--H1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status~80 at LC_X29_Y16_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1L2 = AMPP_FUNCTION(V1_status_out[0], U1_post_trigger_count_enable);

--L1_dffs[5] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[5] at LC_X29_Y16_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L1_dffs[5] = AMPP_FUNCTION(A1L6, L1_dffs[6], !B1_reset_all, GND, H1_trigger_setup_ena);


--D1L18 is sld_hub:sld_hub_inst|hub_tdo~456 at LC_X29_Y14_N2
--operation mode is normal

D1L18 = AMPP_FUNCTION(D1_jtag_debug_mode_usr1, GB1_state[4], GB1_state[3]);


--EB3_Q[8] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[8] at LC_X29_Y14_N3
--operation mode is normal

EB3_Q[8] = AMPP_FUNCTION(A1L6, altera_internal_jtag, EB3_Q[8], D1L20, D1L18, !D1_CLR_SIGNAL);


--HB1_dffe1a[3] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3] at LC_X28_Y14_N7
--operation mode is normal

HB1_dffe1a[3] = AMPP_FUNCTION(A1L6, D1L28, EB3_Q[2], EB3_Q[1], EB3_Q[3], !D1_CLR_SIGNAL, D1L5);


--EB3L3 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~211 at LC_X29_Y14_N8
--operation mode is normal

EB3L3 = AMPP_FUNCTION(EB3_Q[3], HB1_dffe1a[3], GB1_state[4], EB3_Q[8]);


--EB2_Q[0] is sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] at LC_X28_Y13_N7
--operation mode is normal

EB2_Q[0] = AMPP_FUNCTION(A1L6, EB2_Q[0], HB1_dffe1a[1], EB7_Q[0], D1L1, !D1_CLR_SIGNAL);


--D1L30 is sld_hub:sld_hub_inst|node_ena~18 at LC_X28_Y12_N0
--operation mode is normal

D1L30 = AMPP_FUNCTION(EB2_Q[0], EB6_Q[0]);


--D1_jtag_debug_mode is sld_hub:sld_hub_inst|jtag_debug_mode at LC_X26_Y13_N0
--operation mode is normal

D1_jtag_debug_mode = AMPP_FUNCTION(A1L6, D1L29, GB1_state[15], D1L28, D1_jtag_debug_mode, GB1_state[0]);


--EB4_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0] at LC_X27_Y14_N9
--operation mode is normal

EB4_Q[0] = AMPP_FUNCTION(A1L6, EB5_Q[0], EB2_Q[0], EB3_Q[0], !D1_CLR_SIGNAL, D1L22);


--B1_reset_all is sld_signaltap:auto_signaltap_0|reset_all at LC_X23_Y13_N2
--operation mode is normal

B1_reset_all = AMPP_FUNCTION(D1_CLR_SIGNAL, EB4_Q[0]);


--EB5_Q[5] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5] at LC_X27_Y14_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

EB5_Q[5] = AMPP_FUNCTION(A1L6, EB3_Q[5], !D1_CLR_SIGNAL, GND, D1L8);


--EB3_Q[5] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5] at LC_X29_Y14_N7
--operation mode is normal

EB3_Q[5] = AMPP_FUNCTION(A1L6, T1L29, GB1_state[4], EB3_Q[6], !D1_CLR_SIGNAL, EB3L4);


--HB1_dffe1a[2] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2] at LC_X28_Y14_N6
--operation mode is normal

HB1_dffe1a[2] = AMPP_FUNCTION(A1L6, D1L28, EB3_Q[2], EB3_Q[1], EB3_Q[3], !D1_CLR_SIGNAL, D1L5);


--D1L21 is sld_hub:sld_hub_inst|IRF_ENABLE[1]~76 at LC_X28_Y13_N1
--operation mode is normal

D1L21 = AMPP_FUNCTION(EB2_Q[0], EB7_Q[0], HB1_dffe1a[2], EB6_Q[0]);


--GB1_state[5] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] at LC_X27_Y13_N9
--operation mode is normal

GB1_state[5] = AMPP_FUNCTION(A1L6, GB1_state[4], GB1_state[3], A1L8, VCC);


--D1L22 is sld_hub:sld_hub_inst|IRF_ENABLE[1]~77 at LC_X28_Y13_N8
--operation mode is normal

D1L22 = AMPP_FUNCTION(GB1_state[5], D1_OK_TO_UPDATE_IR_Q, D1L21);


--EB5_Q[3] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3] at LC_X27_Y14_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

EB5_Q[3] = AMPP_FUNCTION(A1L6, EB3_Q[3], !D1_CLR_SIGNAL, GND, D1L8);


--EB5_Q[4] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4] at LC_X27_Y14_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

EB5_Q[4] = AMPP_FUNCTION(A1L6, EB3_Q[4], !D1_CLR_SIGNAL, GND, D1L8);


--EB3_Q[4] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4] at LC_X29_Y14_N0
--operation mode is normal

EB3_Q[4] = AMPP_FUNCTION(A1L6, T1_trigger_happened_ff[0], GB1_state[4], EB3_Q[5], T1L29, !D1_CLR_SIGNAL, EB3L4);


--L1_dffs[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1] at LC_X29_Y13_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L1_dffs[1] = AMPP_FUNCTION(A1L6, L1_dffs[2], !B1_reset_all, GND, H1_trigger_setup_ena);


--B1L157 is sld_signaltap:auto_signaltap_0|sdr~21 at LC_X28_Y13_N4
--operation mode is normal

B1L157 = AMPP_FUNCTION(EB2_Q[0], D1_jtag_debug_mode_usr1, D1_jtag_debug_mode, EB6_Q[0]);


--H1_trigger_setup_ena is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trigger_setup_ena at LC_X29_Y13_N8
--operation mode is normal

H1_trigger_setup_ena = AMPP_FUNCTION(B1L157, EB4_Q[3], GB1_state[4]);


--G1_WORD_SR[1] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1] at LC_X28_Y12_N5
--operation mode is normal

G1_WORD_SR[1] = AMPP_FUNCTION(A1L6, G1L18, GB1_state[4], G2_clear_signal, G1_WORD_SR[2], VCC, G1L13);


--G1_word_counter[2] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[2] at LC_X28_Y11_N8
--operation mode is normal

G1_word_counter[2] = AMPP_FUNCTION(A1L6, G1L5, G1_word_counter[1], G1_word_counter[2], G1_word_counter[0], VCC, !G1L6);


--G1L16 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1133 at LC_X27_Y12_N7
--operation mode is normal

G1L16 = AMPP_FUNCTION(G1_word_counter[2], GB1_state[4], D1_jtag_debug_mode_usr1, GB1_state[8]);


--G1_word_counter[1] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[1] at LC_X28_Y11_N3
--operation mode is normal

G1_word_counter[1] = AMPP_FUNCTION(A1L6, G1L5, G1_word_counter[1], G1_word_counter[0], VCC, !G1L6);


--G1_word_counter[3] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[3] at LC_X28_Y11_N9
--operation mode is normal

G1_word_counter[3] = AMPP_FUNCTION(A1L6, G1L5, G1L1, G1_word_counter[3], G1_word_counter[2], VCC, !G1L6);


--G1_word_counter[0] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0] at LC_X28_Y11_N6
--operation mode is normal

G1_word_counter[0] = AMPP_FUNCTION(A1L6, G1L5, G1_word_counter[0], VCC, !G1L6);


--G1L17 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1134 at LC_X28_Y11_N5
--operation mode is normal

G1L17 = AMPP_FUNCTION(G1_word_counter[0], G1_word_counter[3], G1_word_counter[1]);


--G2L20 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1516 at LC_X27_Y12_N6
--operation mode is normal

G2L20 = AMPP_FUNCTION(GB1_state[4], D1_jtag_debug_mode_usr1, GB1_state[8]);


--G1L13 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1]~1136 at LC_X28_Y12_N2
--operation mode is normal

G1L13 = AMPP_FUNCTION(D1L30, D1_jtag_debug_mode, G2_clear_signal, B1L148);


--L4_dffs[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1] at LC_X28_Y16_N3
--operation mode is normal

L4_dffs[1] = AMPP_FUNCTION(A1L6, L4_dffs[2], DB1_safe_q[0], B1L157, GB1_state[4], !B1_reset_all);


--J1_is_max_write_address_ff is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_max_write_address_ff at LC_X30_Y16_N8
--operation mode is normal

J1_is_max_write_address_ff = AMPP_FUNCTION(12_288MHz, J1_is_max_write_address_ff, DB1_cout, !B1_reset_all);


--C1_SHIFTOUT[27] is PCM3006:inst6|SHIFTOUT[27] at LC_X36_Y17_N8
--operation mode is normal

C1_SHIFTOUT[27]_lut_out = C1L1 & (C1_LRCOUT_INT & C1_SHIFTOUT[26] # !C1_LRCOUT_INT & (C1_R_IN[11])) # !C1L1 & C1_SHIFTOUT[26];
C1_SHIFTOUT[27] = DFFEAS(C1_SHIFTOUT[27]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_R_IN[12] is PCM3006:inst6|R_IN[12] at LC_X37_Y17_N1
--operation mode is normal

C1_R_IN[12]_lut_out = C1_LEFT_OUT[12];
C1_R_IN[12] = DFFEAS(C1_R_IN[12]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, , , , );


--C1_LEFT_OUT[13] is PCM3006:inst6|LEFT_OUT[13] at LC_X38_Y16_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_LEFT_OUT[13]_lut_out = GND;
C1_LEFT_OUT[13] = DFFEAS(C1_LEFT_OUT[13]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, C1_SHIFTIN[29], , , VCC);


--C1_SHIFTIN[30] is PCM3006:inst6|SHIFTIN[30] at LC_X38_Y16_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[30]_lut_out = GND;
C1_SHIFTIN[30] = DFFEAS(C1_SHIFTIN[30]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[29], , , VCC);


--C1_POSEDGE_BCK is PCM3006:inst6|POSEDGE_BCK at LC_X37_Y17_N2
--operation mode is normal

C1_POSEDGE_BCK = !C1_COUNT[2] & C1L2;


--C1L14 is PCM3006:inst6|Add0~124 at LC_X31_Y16_N3
--operation mode is arithmetic

C1L14 = C1_COUNT[3] $ !C1L3;

--C1L15 is PCM3006:inst6|Add0~125 at LC_X31_Y16_N3
--operation mode is arithmetic

C1L15_cout_0 = C1_COUNT[3] & !C1L3;
C1L15 = CARRY(C1L15_cout_0);

--C1L16 is PCM3006:inst6|Add0~125COUT1 at LC_X31_Y16_N3
--operation mode is arithmetic

C1L16_cout_1 = C1_COUNT[3] & !C1L4;
C1L16 = CARRY(C1L16_cout_1);


--C1L17 is PCM3006:inst6|Add0~126 at LC_X31_Y16_N4
--operation mode is arithmetic

C1L17 = C1_COUNT[4] $ (C1L15);

--C1L18 is PCM3006:inst6|Add0~127 at LC_X31_Y16_N4
--operation mode is arithmetic

C1L18 = C1L19;


--GB1_state[6] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6] at LC_X27_Y13_N1
--operation mode is normal

GB1_state[6] = AMPP_FUNCTION(A1L6, GB1_state[5], GB1_state[6], VCC, A1L8);


--GB1_state[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1] at LC_X27_Y13_N2
--operation mode is normal

GB1_state[1] = AMPP_FUNCTION(A1L6, GB1_state[1], GB1_state[15], GB1_state[0], GB1_state[8], VCC, A1L8);


--GB1_state[15] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15] at LC_X26_Y13_N5
--operation mode is normal

GB1_state[15] = AMPP_FUNCTION(A1L6, GB1_state[12], GB1_state[14], VCC, !A1L8);


--GB1_state[11] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11] at LC_X26_Y12_N2
--operation mode is normal

GB1_state[11] = AMPP_FUNCTION(A1L6, GB1_state[14], GB1_state[11], GB1_state[10], VCC, A1L8);


--GB1_state[9] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9] at LC_X27_Y13_N5
--operation mode is normal

GB1_state[9] = AMPP_FUNCTION(A1L6, GB1_state[2], A1L8, VCC);


--GB1_tms_cnt[2] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2] at LC_X26_Y13_N3
--operation mode is normal

GB1_tms_cnt[2] = AMPP_FUNCTION(A1L6, GB1_tms_cnt[0], GB1_tms_cnt[1], GB1_tms_cnt[2], VCC, !A1L8);


--GB1_tms_cnt[1] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1] at LC_X26_Y13_N8
--operation mode is normal

GB1_tms_cnt[1] = AMPP_FUNCTION(A1L6, GB1_tms_cnt[0], GB1_tms_cnt[1], VCC, !A1L8);


--GB1_tms_cnt[0] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0] at LC_X26_Y13_N6
--operation mode is normal

GB1_tms_cnt[0] = AMPP_FUNCTION(A1L6, A1L8, GB1_tms_cnt[0], VCC);


--GB1L19 is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~228 at LC_X26_Y13_N7
--operation mode is normal

GB1L19 = AMPP_FUNCTION(GB1_tms_cnt[0], GB1_tms_cnt[1], GB1_tms_cnt[2]);


--GB1_state[10] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10] at LC_X26_Y13_N4
--operation mode is normal

GB1_state[10] = AMPP_FUNCTION(A1L6, GB1_state[9], A1L8, VCC);


--G2_word_counter[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3] at LC_X29_Y11_N8
--operation mode is arithmetic

G2_word_counter[3] = AMPP_FUNCTION(A1L6, G2_word_counter[3], VCC, G2L6, G2L7, G2L12, G2L13);

--G2L15 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~808 at LC_X29_Y11_N8
--operation mode is arithmetic

G2L15 = AMPP_FUNCTION(G2_word_counter[3], G2L12);

--G2L16 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~808COUT1_818 at LC_X29_Y11_N8
--operation mode is arithmetic

G2L16 = AMPP_FUNCTION(G2_word_counter[3], G2L13);


--G2_word_counter[0] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0] at LC_X29_Y11_N5
--operation mode is arithmetic

G2_word_counter[0] = AMPP_FUNCTION(A1L6, G2_word_counter[0], VCC, G2L6, G2L7);

--G2L4 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~809 at LC_X29_Y11_N5
--operation mode is arithmetic

G2L4 = AMPP_FUNCTION(G2_word_counter[0]);

--G2L5 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~809COUT1_816 at LC_X29_Y11_N5
--operation mode is arithmetic

G2L5 = AMPP_FUNCTION(G2_word_counter[0]);


--G2_word_counter[4] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[4] at LC_X29_Y11_N9
--operation mode is normal

G2_word_counter[4] = AMPP_FUNCTION(A1L6, G2_word_counter[4], VCC, G2L6, G2L7, G2L15, G2L16);


--G2_word_counter[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2] at LC_X29_Y11_N7
--operation mode is arithmetic

G2_word_counter[2] = AMPP_FUNCTION(A1L6, G2_word_counter[2], VCC, G2L6, G2L7, G2L9, G2L10);

--G2L12 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]~811 at LC_X29_Y11_N7
--operation mode is arithmetic

G2L12 = AMPP_FUNCTION(G2_word_counter[2], G2L9);

--G2L13 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]~811COUT1_817 at LC_X29_Y11_N7
--operation mode is arithmetic

G2L13 = AMPP_FUNCTION(G2_word_counter[2], G2L10);


--G2L25 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1517 at LC_X29_Y12_N0
--operation mode is normal

G2L25 = AMPP_FUNCTION(G2_word_counter[2], G2_word_counter[4], G2_word_counter[0], G2_word_counter[3]);


--G2_word_counter[1] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1] at LC_X29_Y11_N6
--operation mode is arithmetic

G2_word_counter[1] = AMPP_FUNCTION(A1L6, G2_word_counter[1], VCC, G2L6, G2L7, G2L4, G2L5);

--G2L9 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]~812 at LC_X29_Y11_N6
--operation mode is arithmetic

G2L9 = AMPP_FUNCTION(G2_word_counter[1], G2L4);

--G2L10 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]~812COUT1 at LC_X29_Y11_N6
--operation mode is arithmetic

G2L10 = AMPP_FUNCTION(G2_word_counter[1], G2L5);


--G2L26 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1518 at LC_X27_Y12_N4
--operation mode is normal

G2L26 = AMPP_FUNCTION(D1_jtag_debug_mode_usr1, GB1_state[4], G2_word_counter[1], GB1_state[8]);


--G2_WORD_SR[2] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2] at LC_X29_Y12_N9
--operation mode is normal

G2_WORD_SR[2] = AMPP_FUNCTION(A1L6, G2_WORD_SR[3], G2L26, G2L20, G2L28, VCC, G2L21);


--U1_edq is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq at LC_X29_Y16_N0
--operation mode is normal

U1_edq = AMPP_FUNCTION(12_288MHz, R1L1, U1L3, L1_dffs[4], EB4_Q[1], !B1_reset_all);


--EB4_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1] at LC_X27_Y14_N2
--operation mode is normal

EB4_Q[1] = AMPP_FUNCTION(A1L6, EB5_Q[1], EB2_Q[0], EB3_Q[1], !D1_CLR_SIGNAL, D1L22);


--D1L23 is sld_hub:sld_hub_inst|IRSR_D[2]~321 at LC_X29_Y16_N1
--operation mode is normal

D1L23 = AMPP_FUNCTION(U1_post_trigger_count_enable, U1_edq, EB4_Q[1], J1_is_max_write_address_ff);


--D1L24 is sld_hub:sld_hub_inst|IRSR_D[2]~322 at LC_X29_Y16_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

D1L24 = AMPP_FUNCTION(L1_dffs[5], D1L23);

--V1_status_out[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[2] at LC_X29_Y16_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

V1_status_out[2] = AMPP_FUNCTION(12_288MHz, EB4_Q[1], !B1_reset_all, GND);


--J1L2 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~50 at LC_X29_Y16_N9
--operation mode is normal

J1L2 = AMPP_FUNCTION(V1_status_out[1], U1_buffer_write_enable, L1_dffs[5]);


--EB1_Q[0] is sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0] at LC_X27_Y13_N0
--operation mode is normal

EB1_Q[0] = AMPP_FUNCTION(A1L6, HB1_dffe1a[7], D1L2, EB2_Q[0], EB1_Q[0], D1_jtag_debug_mode_usr1);


--DB1_cout is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|cout at LC_X30_Y16_N5
--operation mode is normal

DB1_cout = AMPP_FUNCTION(DB1L30);


--V1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~60 at LC_X30_Y16_N6
--operation mode is normal

V1L5 = AMPP_FUNCTION(EB4_Q[1], J1_is_max_write_address_ff, DB1_cout);

--V1_status_out[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[1] at LC_X30_Y16_N6
--operation mode is normal

V1_status_out[1] = AMPP_FUNCTION(12_288MHz, EB4_Q[1], J1_is_max_write_address_ff, DB1_cout, !B1_reset_all);


--T1_trigger_happened_ff[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0] at LC_X29_Y13_N5
--operation mode is normal

T1_trigger_happened_ff[0] = AMPP_FUNCTION(12_288MHz, J1_is_max_write_address_ff, T1_trigger_happened_ff[0], L1_dffs[5], EB4_Q[1]);


--X1_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|regoutff at LC_X35_Y18_N8
--operation mode is normal

X1_regoutff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[71], X1L2, X1_holdff, L2_dffs[215], VCC);


--X72_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff at LC_X35_Y17_N5
--operation mode is normal

X72_regoutff = AMPP_FUNCTION(12_288MHz, L2_dffs[2], B1_acq_trigger_in_reg[0], X72_holdff, X72L2, VCC);


--X71_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff at LC_X37_Y18_N7
--operation mode is normal

X71_regoutff = AMPP_FUNCTION(12_288MHz, X71_holdff, L2_dffs[5], B1_acq_trigger_in_reg[1], X71L2, VCC);


--T1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1134 at LC_X35_Y18_N3
--operation mode is normal

T1L4 = AMPP_FUNCTION(X72_regoutff, X71_regoutff, X1_regoutff, T1_trigger_happened_ff[0]);


--X70_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff at LC_X36_Y18_N8
--operation mode is normal

X70_regoutff = AMPP_FUNCTION(12_288MHz, X70_holdff, L2_dffs[8], B1_acq_trigger_in_reg[2], X70L2, VCC);


--X69_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff at LC_X36_Y18_N4
--operation mode is normal

X69_regoutff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[3], L2_dffs[11], X69_holdff, X69L2, VCC);


--X68_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff at LC_X36_Y19_N3
--operation mode is normal

X68_regoutff = AMPP_FUNCTION(12_288MHz, X68L2, B1_acq_trigger_in_reg[4], L2_dffs[14], X68_holdff, VCC);


--X67_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff at LC_X35_Y19_N7
--operation mode is normal

X67_regoutff = AMPP_FUNCTION(12_288MHz, X67_holdff, L2_dffs[17], B1_acq_trigger_in_reg[5], X67L2, VCC);


--T1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1135 at LC_X35_Y18_N5
--operation mode is normal

T1L5 = AMPP_FUNCTION(X67_regoutff, X69_regoutff, X68_regoutff, X70_regoutff);


--X66_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff at LC_X35_Y19_N1
--operation mode is normal

X66_regoutff = AMPP_FUNCTION(12_288MHz, L2_dffs[20], X66_holdff, B1_acq_trigger_in_reg[6], X66L2, VCC);


--X65_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff at LC_X35_Y17_N8
--operation mode is normal

X65_regoutff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[7], X65L2, X65_holdff, L2_dffs[23], VCC);


--X64_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff at LC_X35_Y13_N3
--operation mode is normal

X64_regoutff = AMPP_FUNCTION(12_288MHz, X64L2, B1_acq_trigger_in_reg[8], X64_holdff, L2_dffs[26], VCC);


--X63_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff at LC_X32_Y18_N2
--operation mode is normal

X63_regoutff = AMPP_FUNCTION(12_288MHz, X63L2, B1_acq_trigger_in_reg[9], X63_holdff, L2_dffs[29], VCC);


--T1L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1136 at LC_X35_Y18_N2
--operation mode is normal

T1L6 = AMPP_FUNCTION(X66_regoutff, X63_regoutff, X64_regoutff, X65_regoutff);


--X62_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff at LC_X32_Y19_N0
--operation mode is normal

X62_regoutff = AMPP_FUNCTION(12_288MHz, X62_holdff, X62L2, L2_dffs[32], B1_acq_trigger_in_reg[10], VCC);


--X61_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff at LC_X32_Y19_N5
--operation mode is normal

X61_regoutff = AMPP_FUNCTION(12_288MHz, X61_holdff, B1_acq_trigger_in_reg[11], L2_dffs[35], X61L2, VCC);


--X60_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff at LC_X35_Y13_N8
--operation mode is normal

X60_regoutff = AMPP_FUNCTION(12_288MHz, X60L2, L2_dffs[38], X60_holdff, B1_acq_trigger_in_reg[12], VCC);


--X59_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff at LC_X36_Y12_N4
--operation mode is normal

X59_regoutff = AMPP_FUNCTION(12_288MHz, L2_dffs[41], B1_acq_trigger_in_reg[13], X59_holdff, X59L2, VCC);


--T1L7 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1137 at LC_X35_Y18_N7
--operation mode is normal

T1L7 = AMPP_FUNCTION(X61_regoutff, X60_regoutff, X59_regoutff, X62_regoutff);


--T1L8 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1138 at LC_X35_Y18_N4
--operation mode is normal

T1L8 = AMPP_FUNCTION(T1L6, T1L5, T1L7, T1L4);


--X58_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff at LC_X36_Y12_N5
--operation mode is normal

X58_regoutff = AMPP_FUNCTION(12_288MHz, L2_dffs[44], B1_acq_trigger_in_reg[14], X58_holdff, X58L2, VCC);


--X57_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff at LC_X35_Y12_N2
--operation mode is normal

X57_regoutff = AMPP_FUNCTION(12_288MHz, X57L2, L2_dffs[47], B1_acq_trigger_in_reg[15], X57_holdff, VCC);


--X56_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff at LC_X32_Y13_N6
--operation mode is normal

X56_regoutff = AMPP_FUNCTION(12_288MHz, X56_holdff, B1_acq_trigger_in_reg[16], L2_dffs[50], X56L2, VCC);


--X55_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff at LC_X32_Y13_N8
--operation mode is normal

X55_regoutff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[17], L2_dffs[53], X55_holdff, X55L2, VCC);


--T1L9 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1139 at LC_X31_Y14_N7
--operation mode is normal

T1L9 = AMPP_FUNCTION(X57_regoutff, X56_regoutff, X58_regoutff, X55_regoutff);


--X54_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff at LC_X32_Y17_N8
--operation mode is normal

X54_regoutff = AMPP_FUNCTION(12_288MHz, X54L2, X54_holdff, B1_acq_trigger_in_reg[18], L2_dffs[56], VCC);


--X53_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff at LC_X32_Y16_N8
--operation mode is normal

X53_regoutff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[19], L2_dffs[59], X53_holdff, X53L2, VCC);


--X52_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff at LC_X31_Y17_N8
--operation mode is normal

X52_regoutff = AMPP_FUNCTION(12_288MHz, X52L2, B1_acq_trigger_in_reg[20], X52_holdff, L2_dffs[62], VCC);


--X51_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff at LC_X30_Y13_N8
--operation mode is normal

X51_regoutff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[21], L2_dffs[65], X51_holdff, X51L2, VCC);


--T1L10 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1140 at LC_X31_Y14_N2
--operation mode is normal

T1L10 = AMPP_FUNCTION(X54_regoutff, X51_regoutff, X52_regoutff, X53_regoutff);


--X50_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff at LC_X30_Y14_N9
--operation mode is normal

X50_regoutff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[22], L2_dffs[68], X50_holdff, X50L2, VCC);


--X49_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff at LC_X31_Y14_N6
--operation mode is normal

X49_regoutff = AMPP_FUNCTION(12_288MHz, L2_dffs[71], X49_holdff, B1_acq_trigger_in_reg[23], X49L2, VCC);


--X48_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff at LC_X31_Y12_N2
--operation mode is normal

X48_regoutff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[24], L2_dffs[74], X48_holdff, X48L2, VCC);


--X47_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff at LC_X31_Y13_N1
--operation mode is normal

X47_regoutff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[25], X47_holdff, L2_dffs[77], X47L2, VCC);


--T1L11 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1141 at LC_X31_Y14_N0
--operation mode is normal

T1L11 = AMPP_FUNCTION(X49_regoutff, X50_regoutff, X48_regoutff, X47_regoutff);


--X46_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff at LC_X31_Y13_N6
--operation mode is normal

X46_regoutff = AMPP_FUNCTION(12_288MHz, L2_dffs[80], B1_acq_trigger_in_reg[26], X46_holdff, X46L2, VCC);


--X45_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff at LC_X32_Y14_N4
--operation mode is normal

X45_regoutff = AMPP_FUNCTION(12_288MHz, X45L2, B1_acq_trigger_in_reg[27], X45_holdff, L2_dffs[83], VCC);


--X44_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff at LC_X35_Y14_N0
--operation mode is normal

X44_regoutff = AMPP_FUNCTION(12_288MHz, L2_dffs[86], X44L2, X44_holdff, B1_acq_trigger_in_reg[28], VCC);


--X43_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff at LC_X31_Y15_N1
--operation mode is normal

X43_regoutff = AMPP_FUNCTION(12_288MHz, X43L2, B1_acq_trigger_in_reg[29], X43_holdff, L2_dffs[89], VCC);


--T1L12 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1142 at LC_X31_Y14_N9
--operation mode is normal

T1L12 = AMPP_FUNCTION(X43_regoutff, X45_regoutff, X44_regoutff, X46_regoutff);


--T1L13 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1143 at LC_X31_Y14_N8
--operation mode is normal

T1L13 = AMPP_FUNCTION(T1L10, T1L11, T1L12, T1L9);


--X42_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff at LC_X30_Y15_N2
--operation mode is normal

X42_regoutff = AMPP_FUNCTION(12_288MHz, X42_holdff, B1_acq_trigger_in_reg[30], L2_dffs[92], X42L2, VCC);


--X41_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff at LC_X30_Y15_N8
--operation mode is normal

X41_regoutff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[31], L2_dffs[95], X41_holdff, X41L2, VCC);


--X40_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff at LC_X39_Y16_N6
--operation mode is normal

X40_regoutff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[32], L2_dffs[98], X40_holdff, X40L2, VCC);


--X39_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff at LC_X40_Y16_N6
--operation mode is normal

X39_regoutff = AMPP_FUNCTION(12_288MHz, X39L2, L2_dffs[101], B1_acq_trigger_in_reg[33], X39_holdff, VCC);


--T1L14 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1144 at LC_X39_Y16_N4
--operation mode is normal

T1L14 = AMPP_FUNCTION(X39_regoutff, X42_regoutff, X41_regoutff, X40_regoutff);


--X38_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff at LC_X40_Y15_N4
--operation mode is normal

X38_regoutff = AMPP_FUNCTION(12_288MHz, X38_holdff, B1_acq_trigger_in_reg[34], L2_dffs[104], X38L2, VCC);


--X37_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff at LC_X40_Y15_N1
--operation mode is normal

X37_regoutff = AMPP_FUNCTION(12_288MHz, X37_holdff, L2_dffs[107], B1_acq_trigger_in_reg[35], X37L2, VCC);


--X36_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff at LC_X41_Y15_N6
--operation mode is normal

X36_regoutff = AMPP_FUNCTION(12_288MHz, X36L2, B1_acq_trigger_in_reg[36], X36_holdff, L2_dffs[110], VCC);


--X35_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff at LC_X42_Y15_N4
--operation mode is normal

X35_regoutff = AMPP_FUNCTION(12_288MHz, X35_holdff, X35L2, B1_acq_trigger_in_reg[37], L2_dffs[113], VCC);


--T1L15 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1145 at LC_X39_Y16_N8
--operation mode is normal

T1L15 = AMPP_FUNCTION(X35_regoutff, X38_regoutff, X36_regoutff, X37_regoutff);


--X34_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff at LC_X42_Y15_N2
--operation mode is normal

X34_regoutff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[38], X34_holdff, L2_dffs[116], X34L2, VCC);


--X33_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff at LC_X41_Y16_N6
--operation mode is normal

X33_regoutff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[39], L2_dffs[119], X33_holdff, X33L2, VCC);


--X32_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff at LC_X40_Y17_N6
--operation mode is normal

X32_regoutff = AMPP_FUNCTION(12_288MHz, X32_holdff, B1_acq_trigger_in_reg[40], L2_dffs[122], X32L2, VCC);


--X31_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff at LC_X40_Y17_N1
--operation mode is normal

X31_regoutff = AMPP_FUNCTION(12_288MHz, L2_dffs[125], X31_holdff, X31L2, B1_acq_trigger_in_reg[41], VCC);


--T1L16 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1146 at LC_X39_Y16_N5
--operation mode is normal

T1L16 = AMPP_FUNCTION(X31_regoutff, X32_regoutff, X33_regoutff, X34_regoutff);


--X30_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff at LC_X39_Y17_N8
--operation mode is normal

X30_regoutff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[42], L2_dffs[128], X30_holdff, X30L2, VCC);


--X29_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff at LC_X39_Y18_N0
--operation mode is normal

X29_regoutff = AMPP_FUNCTION(12_288MHz, X29_holdff, B1_acq_trigger_in_reg[43], L2_dffs[131], X29L2, VCC);


--X28_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff at LC_X39_Y18_N6
--operation mode is normal

X28_regoutff = AMPP_FUNCTION(12_288MHz, X28L2, L2_dffs[134], X28_holdff, B1_acq_trigger_in_reg[44], VCC);


--X27_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff at LC_X38_Y17_N1
--operation mode is normal

X27_regoutff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[45], L2_dffs[137], X27_holdff, X27L2, VCC);


--T1L17 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1147 at LC_X39_Y16_N0
--operation mode is normal

T1L17 = AMPP_FUNCTION(X27_regoutff, X28_regoutff, X29_regoutff, X30_regoutff);


--T1L18 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1148 at LC_X39_Y16_N9
--operation mode is normal

T1L18 = AMPP_FUNCTION(T1L15, T1L17, T1L14, T1L16);


--X26_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff at LC_X38_Y18_N1
--operation mode is normal

X26_regoutff = AMPP_FUNCTION(12_288MHz, X26_holdff, B1_acq_trigger_in_reg[46], X26L2, L2_dffs[140], VCC);


--X25_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff at LC_X38_Y18_N4
--operation mode is normal

X25_regoutff = AMPP_FUNCTION(12_288MHz, X25_holdff, L2_dffs[143], B1_acq_trigger_in_reg[47], X25L2, VCC);


--X24_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff at LC_X38_Y19_N8
--operation mode is normal

X24_regoutff = AMPP_FUNCTION(12_288MHz, X24L2, L2_dffs[146], B1_acq_trigger_in_reg[48], X24_holdff, VCC);


--X23_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff at LC_X39_Y19_N4
--operation mode is normal

X23_regoutff = AMPP_FUNCTION(12_288MHz, L2_dffs[149], X23_holdff, B1_acq_trigger_in_reg[49], X23L2, VCC);


--T1L19 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1149 at LC_X39_Y13_N6
--operation mode is normal

T1L19 = AMPP_FUNCTION(X23_regoutff, X24_regoutff, X26_regoutff, X25_regoutff);


--X22_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff at LC_X39_Y19_N7
--operation mode is normal

X22_regoutff = AMPP_FUNCTION(12_288MHz, L2_dffs[152], X22_holdff, X22L2, B1_acq_trigger_in_reg[50], VCC);


--X21_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff at LC_X38_Y12_N4
--operation mode is normal

X21_regoutff = AMPP_FUNCTION(12_288MHz, X21_holdff, L2_dffs[155], B1_acq_trigger_in_reg[51], X21L2, VCC);


--X20_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff at LC_X39_Y12_N5
--operation mode is normal

X20_regoutff = AMPP_FUNCTION(12_288MHz, L2_dffs[158], B1_acq_trigger_in_reg[52], X20_holdff, X20L2, VCC);


--X19_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff at LC_X39_Y12_N6
--operation mode is normal

X19_regoutff = AMPP_FUNCTION(12_288MHz, X19_holdff, X19L2, B1_acq_trigger_in_reg[53], L2_dffs[161], VCC);


--T1L20 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1150 at LC_X39_Y13_N7
--operation mode is normal

T1L20 = AMPP_FUNCTION(X20_regoutff, X19_regoutff, X22_regoutff, X21_regoutff);


--X18_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff at LC_X40_Y13_N3
--operation mode is normal

X18_regoutff = AMPP_FUNCTION(12_288MHz, X18_holdff, X18L2, B1_acq_trigger_in_reg[54], L2_dffs[164], VCC);


--X17_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff at LC_X40_Y12_N4
--operation mode is normal

X17_regoutff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[55], L2_dffs[167], X17_holdff, X17L2, VCC);


--X16_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff at LC_X40_Y12_N7
--operation mode is normal

X16_regoutff = AMPP_FUNCTION(12_288MHz, L2_dffs[170], X16_holdff, X16L2, B1_acq_trigger_in_reg[56], VCC);


--X15_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff at LC_X39_Y13_N0
--operation mode is normal

X15_regoutff = AMPP_FUNCTION(12_288MHz, X15L2, B1_acq_trigger_in_reg[57], X15_holdff, L2_dffs[173], VCC);


--T1L21 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1151 at LC_X39_Y13_N5
--operation mode is normal

T1L21 = AMPP_FUNCTION(X18_regoutff, X16_regoutff, X17_regoutff, X15_regoutff);


--X14_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff at LC_X38_Y14_N2
--operation mode is normal

X14_regoutff = AMPP_FUNCTION(12_288MHz, X14L2, B1_acq_trigger_in_reg[58], X14_holdff, L2_dffs[176], VCC);


--X13_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff at LC_X39_Y15_N1
--operation mode is normal

X13_regoutff = AMPP_FUNCTION(12_288MHz, X13L2, X13_holdff, B1_acq_trigger_in_reg[59], L2_dffs[179], VCC);


--X12_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff at LC_X39_Y14_N9
--operation mode is normal

X12_regoutff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[60], X12L2, L2_dffs[182], X12_holdff, VCC);


--X11_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|regoutff at LC_X39_Y14_N5
--operation mode is normal

X11_regoutff = AMPP_FUNCTION(12_288MHz, X11L2, X11_holdff, B1_acq_trigger_in_reg[61], L2_dffs[185], VCC);


--T1L22 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1152 at LC_X39_Y13_N8
--operation mode is normal

T1L22 = AMPP_FUNCTION(X13_regoutff, X14_regoutff, X12_regoutff, X11_regoutff);


--T1L23 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1153 at LC_X39_Y13_N9
--operation mode is normal

T1L23 = AMPP_FUNCTION(T1L19, T1L21, T1L20, T1L22);


--T1L24 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1154 at LC_X41_Y13_N8
--operation mode is normal

T1L24 = AMPP_FUNCTION(T1L23, T1L18, T1L13, T1L8);


--X10_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff at LC_X38_Y14_N8
--operation mode is normal

X10_regoutff = AMPP_FUNCTION(12_288MHz, X10_holdff, B1_acq_trigger_in_reg[62], X10L2, L2_dffs[188], VCC);


--X9_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff at LC_X29_Y15_N4
--operation mode is normal

X9_regoutff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[63], L2_dffs[191], X9L2, X9_holdff, VCC);


--X8_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|regoutff at LC_X28_Y15_N5
--operation mode is normal

X8_regoutff = AMPP_FUNCTION(12_288MHz, L2_dffs[194], X8L2, X8_holdff, B1_acq_trigger_in_reg[64], VCC);


--X7_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff at LC_X28_Y15_N8
--operation mode is normal

X7_regoutff = AMPP_FUNCTION(12_288MHz, X7_holdff, X7L2, L2_dffs[197], B1_acq_trigger_in_reg[65], VCC);


--T1L25 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1155 at LC_X36_Y13_N1
--operation mode is normal

T1L25 = AMPP_FUNCTION(X7_regoutff, X10_regoutff, X8_regoutff, X9_regoutff);


--X3_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|regoutff at LC_X36_Y14_N0
--operation mode is normal

X3_regoutff = AMPP_FUNCTION(12_288MHz, X3_holdff, X3L2, B1_acq_trigger_in_reg[69], L2_dffs[209], VCC);


--X6_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|regoutff at LC_X37_Y11_N7
--operation mode is normal

X6_regoutff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[66], X6L2, X6_holdff, L2_dffs[200], VCC);


--X5_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|regoutff at LC_X37_Y12_N4
--operation mode is normal

X5_regoutff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[67], L2_dffs[203], X5_holdff, X5L2, VCC);


--X4_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|regoutff at LC_X36_Y13_N0
--operation mode is normal

X4_regoutff = AMPP_FUNCTION(12_288MHz, X4_holdff, L2_dffs[206], B1_acq_trigger_in_reg[68], X4L2, VCC);


--X2_regoutff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|regoutff at LC_X36_Y14_N9
--operation mode is normal

X2_regoutff = AMPP_FUNCTION(12_288MHz, X2L2, X2_holdff, B1_acq_trigger_in_reg[70], L2_dffs[212], VCC);


--T1L26 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1156 at LC_X36_Y13_N7
--operation mode is normal

T1L26 = AMPP_FUNCTION(X6_regoutff, X4_regoutff, X2_regoutff, X5_regoutff);


--T1L27 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1157 at LC_X36_Y13_N2
--operation mode is normal

T1L27 = AMPP_FUNCTION(X3_regoutff, T1L26, T1L25);


--T1_trigger_happened_ff[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[1] at LC_X29_Y13_N0
--operation mode is normal

T1_trigger_happened_ff[1] = AMPP_FUNCTION(12_288MHz, T1_trigger_happened_ff[1], T1L27, T1L24, EB4_Q[1]);


--T1L28 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1158 at LC_X29_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

T1L28 = AMPP_FUNCTION(T1_trigger_happened_ff[0], T1_trigger_happened_ff[1]);

--L1_dffs[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2] at LC_X29_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L1_dffs[2] = AMPP_FUNCTION(A1L6, L1_dffs[3], !B1_reset_all, GND, H1_trigger_setup_ena);


--T1L29 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1159 at LC_X41_Y13_N9
--operation mode is normal

T1L29 = AMPP_FUNCTION(L1_dffs[5], T1L28, T1L27, T1L24);


--Y1_counter_cella8 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella8 at LC_X27_Y15_N3
--operation mode is arithmetic

Y1_counter_cella8 = AMPP_FUNCTION(12_288MHz, Y1_counter_cella8, !H1L3, H1L4, Y1L14, Y1L22, Y1L23);

--Y1L25 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella8~COUT at LC_X27_Y15_N3
--operation mode is arithmetic

Y1L25 = AMPP_FUNCTION(Y1_counter_cella8, Y1L22);

--Y1L26 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella8~COUTCOUT1_2 at LC_X27_Y15_N3
--operation mode is arithmetic

Y1L26 = AMPP_FUNCTION(Y1_counter_cella8, Y1L23);


--L1_dffs[4] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[4] at LC_X30_Y14_N7
--operation mode is normal

L1_dffs[4] = AMPP_FUNCTION(A1L6, L1_dffs[5], !B1_reset_all, H1_trigger_setup_ena);


--U1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq~88 at LC_X29_Y16_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

U1L3 = AMPP_FUNCTION(Y1_counter_cella8, L1_dffs[4], U1_edq);

--L1_dffs[3] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3] at LC_X29_Y16_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L1_dffs[3] = AMPP_FUNCTION(A1L6, L1_dffs[4], !B1_reset_all, GND, H1_trigger_setup_ena);


--Y1_counter_cella10 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella10 at LC_X27_Y15_N5
--operation mode is normal

Y1_counter_cella10 = AMPP_FUNCTION(12_288MHz, Y1_counter_cella10, !H1L3, H1L4, Y1L28);


--Y1_counter_cella9 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella9 at LC_X27_Y15_N4
--operation mode is arithmetic

Y1_counter_cella9 = AMPP_FUNCTION(12_288MHz, Y1_counter_cella9, !H1L3, H1L4, Y1L14, Y1L25, Y1L26);

--Y1L28 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella9~COUT at LC_X27_Y15_N4
--operation mode is arithmetic

Y1L28 = AMPP_FUNCTION(Y1_counter_cella9, Y1L14, Y1L25, Y1L26);


--R1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|stop_acquisition~100 at LC_X29_Y13_N1
--operation mode is normal

R1L1 = AMPP_FUNCTION(Y1_counter_cella8, Y1_counter_cella10, Y1_counter_cella9, L1_dffs[3]);


--U1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~33 at LC_X30_Y16_N7
--operation mode is normal

U1L5 = AMPP_FUNCTION(U1L3, L1_dffs[4], EB4_Q[1], R1L1);

--U1_buffer_write_enable is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable at LC_X30_Y16_N7
--operation mode is normal

U1_buffer_write_enable = AMPP_FUNCTION(12_288MHz, U1L3, L1_dffs[4], EB4_Q[1], R1L1, !B1_reset_all);


--HB1_dffe1a[1] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1] at LC_X28_Y14_N4
--operation mode is normal

HB1_dffe1a[1] = AMPP_FUNCTION(A1L6, D1L28, EB3_Q[2], EB3_Q[1], EB3_Q[3], !D1_CLR_SIGNAL, D1L5);


--D1L1 is sld_hub:sld_hub_inst|BROADCAST_ENA~28 at LC_X28_Y13_N6
--operation mode is normal

D1L1 = AMPP_FUNCTION(HB1_dffe1a[2], HB1_dffe1a[1], D1_OK_TO_UPDATE_IR_Q, GB1_state[8]);


--D1L29 is sld_hub:sld_hub_inst|jtag_debug_mode~171 at LC_X30_Y12_N4
--operation mode is normal

D1L29 = AMPP_FUNCTION(GB1_state[2], GB1_state[12], A1L8);


--EB5_Q[0] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0] at LC_X27_Y14_N0
--operation mode is normal

EB5_Q[0] = AMPP_FUNCTION(A1L6, EB3_Q[0], !D1_CLR_SIGNAL, D1L8);


--D1L8 is sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0 at LC_X28_Y13_N2
--operation mode is normal

D1L8 = AMPP_FUNCTION(GB1_state[5], D1_OK_TO_UPDATE_IR_Q, EB6_Q[0]);


--EB3_Q[6] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6] at LC_X29_Y14_N6
--operation mode is normal

EB3_Q[6] = AMPP_FUNCTION(A1L6, GB1_state[4], EB3_Q[7], !D1_CLR_SIGNAL, EB3L4);


--G1_WORD_SR[2] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[2] at LC_X28_Y12_N6
--operation mode is normal

G1_WORD_SR[2] = AMPP_FUNCTION(A1L6, G1L19, G2_clear_signal, GB1_state[4], G1_WORD_SR[3], VCC, G1L13);


--G1L18 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1137 at LC_X28_Y11_N4
--operation mode is normal

G1L18 = AMPP_FUNCTION(G1_word_counter[0], G1_word_counter[2], G1_word_counter[3], G1_word_counter[1]);


--G1L4 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~432 at LC_X27_Y11_N2
--operation mode is normal

G1L4 = AMPP_FUNCTION(G1_word_counter[2], G1_word_counter[0]);


--G1L5 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~433 at LC_X28_Y11_N1
--operation mode is normal

G1L5 = AMPP_FUNCTION(G2_clear_signal, G1L4, G1_word_counter[3], G1_word_counter[1]);


--G1L1 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Add0~108 at LC_X28_Y11_N0
--operation mode is normal

G1L1 = AMPP_FUNCTION(G1_word_counter[0], G1_word_counter[1]);


--B1L149 is sld_signaltap:auto_signaltap_0|comb~152 at LC_X28_Y13_N5
--operation mode is normal

B1L149 = AMPP_FUNCTION(EB6_Q[0], D1_jtag_debug_mode, EB2_Q[0], B1L148);


--L4_dffs[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2] at LC_X28_Y16_N6
--operation mode is normal

L4_dffs[2] = AMPP_FUNCTION(A1L6, DB1_safe_q[1], B1L157, L4_dffs[3], GB1_state[4], !B1_reset_all);


--DB1_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[0] at LC_X30_Y17_N4
--operation mode is arithmetic

DB1_safe_q[0] = AMPP_FUNCTION(12_288MHz, DB1_safe_q[0], !B1_reset_all, B1L151);

--DB1L2 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella0~COUT at LC_X30_Y17_N4
--operation mode is arithmetic

DB1L2 = AMPP_FUNCTION(DB1_safe_q[0]);


--C1_SHIFTOUT[26] is PCM3006:inst6|SHIFTOUT[26] at LC_X36_Y17_N9
--operation mode is normal

C1_SHIFTOUT[26]_lut_out = C1L1 & (C1_LRCOUT_INT & C1_SHIFTOUT[25] # !C1_LRCOUT_INT & (C1_R_IN[10])) # !C1L1 & C1_SHIFTOUT[25];
C1_SHIFTOUT[26] = DFFEAS(C1_SHIFTOUT[26]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_R_IN[11] is PCM3006:inst6|R_IN[11] at LC_X37_Y14_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_R_IN[11]_lut_out = GND;
C1_R_IN[11] = DFFEAS(C1_R_IN[11]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, C1_LEFT_OUT[11], , , VCC);


--C1_LEFT_OUT[12] is PCM3006:inst6|LEFT_OUT[12] at LC_X38_Y16_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_LEFT_OUT[12]_lut_out = GND;
C1_LEFT_OUT[12] = DFFEAS(C1_LEFT_OUT[12]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, C1_SHIFTIN[28], , , VCC);


--C1_SHIFTIN[29] is PCM3006:inst6|SHIFTIN[29] at LC_X38_Y16_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[29]_lut_out = GND;
C1_SHIFTIN[29] = DFFEAS(C1_SHIFTIN[29]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[28], , , VCC);


--GB1_state[14] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14] at LC_X26_Y13_N1
--operation mode is normal

GB1_state[14] = AMPP_FUNCTION(A1L6, A1L8, GB1_state[13], VCC);


--G2L27 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1520 at LC_X29_Y11_N3
--operation mode is normal

G2L27 = AMPP_FUNCTION(G2_word_counter[4], G2_word_counter[3], G2_word_counter[0]);


--G2L6 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~813 at LC_X29_Y11_N0
--operation mode is normal

G2L6 = AMPP_FUNCTION(G2_word_counter[1], G2_clear_signal, G2_word_counter[2], G2L27);


--G2L7 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~814 at LC_X29_Y11_N2
--operation mode is normal

G2L7 = AMPP_FUNCTION(D1_jtag_debug_mode_usr0, GB1_state[3], GB1_state[4], G2_clear_signal);


--G2L28 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1521 at LC_X29_Y12_N5
--operation mode is normal

G2L28 = AMPP_FUNCTION(G2_word_counter[2], G2_word_counter[4], G2_word_counter[0], G2_word_counter[3]);


--G2_WORD_SR[3] is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3] at LC_X29_Y12_N7
--operation mode is normal

G2_WORD_SR[3] = AMPP_FUNCTION(A1L6, G2L31, G2_word_counter[0], G2L29, G2L30, VCC, G2L21);


--EB5_Q[1] is sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1] at LC_X27_Y14_N5
--operation mode is normal

EB5_Q[1] = AMPP_FUNCTION(A1L6, EB3_Q[1], !D1_CLR_SIGNAL, D1L8);


--HB1_dffe1a[7] is sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7] at LC_X28_Y14_N3
--operation mode is normal

HB1_dffe1a[7] = AMPP_FUNCTION(A1L6, D1L28, EB3_Q[2], EB3_Q[1], EB3_Q[3], !D1_CLR_SIGNAL, D1L5);


--D1L2 is sld_hub:sld_hub_inst|BROADCAST_ENA~29 at LC_X28_Y13_N0
--operation mode is normal

D1L2 = AMPP_FUNCTION(D1_OK_TO_UPDATE_IR_Q, GB1_state[8]);


--DB1_safe_q[10] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[10] at LC_X30_Y16_N4
--operation mode is arithmetic

DB1_safe_q[10] = AMPP_FUNCTION(12_288MHz, DB1_safe_q[10], !B1_reset_all, B1L151, DB1L16, DB1L27, DB1L28);

--DB1L30 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella10~COUT at LC_X30_Y16_N4
--operation mode is arithmetic

DB1L30 = AMPP_FUNCTION(DB1_safe_q[10], DB1L16, DB1L27, DB1L28);


--L2_dffs[213] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213] at LC_X35_Y18_N6
--operation mode is normal

L2_dffs[213] = AMPP_FUNCTION(A1L6, L2_dffs[214], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[214] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214] at LC_X35_Y18_N0
--operation mode is normal

L2_dffs[214] = AMPP_FUNCTION(A1L6, L2_dffs[215], !B1_reset_all, H1_trigger_setup_ena);


--X1_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|holdff at LC_X35_Y18_N9
--operation mode is normal

X1_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[71], VCC);


--L2_dffs[215] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215] at LC_X30_Y14_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[215] = AMPP_FUNCTION(A1L6, altera_internal_jtag, !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] at LC_X32_Y17_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[0] = AMPP_FUNCTION(A1L6, L2_dffs[1], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] at LC_X32_Y17_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[1] = AMPP_FUNCTION(A1L6, L2_dffs[2], !B1_reset_all, GND, H1_trigger_setup_ena);


--X72_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff at LC_X35_Y17_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X72_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[0], VCC, GND);


--L2_dffs[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] at LC_X37_Y18_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[2] = AMPP_FUNCTION(A1L6, L2_dffs[3], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[3] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] at LC_X37_Y18_N2
--operation mode is normal

L2_dffs[3] = AMPP_FUNCTION(A1L6, L2_dffs[4], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[4] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] at LC_X37_Y18_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[4] = AMPP_FUNCTION(A1L6, L2_dffs[5], !B1_reset_all, GND, H1_trigger_setup_ena);


--X71_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff at LC_X37_Y18_N9
--operation mode is normal

X71_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[1], VCC);


--L2_dffs[5] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] at LC_X37_Y18_N8
--operation mode is normal

L2_dffs[5] = AMPP_FUNCTION(A1L6, L2_dffs[6], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[6] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6] at LC_X37_Y18_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[6] = AMPP_FUNCTION(A1L6, L2_dffs[7], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[7] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7] at LC_X36_Y18_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[7] = AMPP_FUNCTION(A1L6, L2_dffs[8], !B1_reset_all, GND, H1_trigger_setup_ena);


--X70_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff at LC_X36_Y18_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X70_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[2], VCC, GND);


--L2_dffs[8] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8] at LC_X36_Y18_N9
--operation mode is normal

L2_dffs[8] = AMPP_FUNCTION(A1L6, L2_dffs[9], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[9] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9] at LC_X36_Y18_N3
--operation mode is normal

L2_dffs[9] = AMPP_FUNCTION(A1L6, L2_dffs[10], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[10] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] at LC_X36_Y18_N6
--operation mode is normal

L2_dffs[10] = AMPP_FUNCTION(A1L6, L2_dffs[11], !B1_reset_all, H1_trigger_setup_ena);


--X69_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff at LC_X36_Y18_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X69_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[3], VCC, GND);


--L2_dffs[11] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] at LC_X36_Y19_N2
--operation mode is normal

L2_dffs[11] = AMPP_FUNCTION(A1L6, L2_dffs[12], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[12] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] at LC_X36_Y19_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[12] = AMPP_FUNCTION(A1L6, L2_dffs[13], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[13] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] at LC_X36_Y19_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[13] = AMPP_FUNCTION(A1L6, L2_dffs[14], !B1_reset_all, GND, H1_trigger_setup_ena);


--X68_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff at LC_X36_Y19_N5
--operation mode is normal

X68_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[4], VCC);


--L2_dffs[14] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] at LC_X36_Y19_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[14] = AMPP_FUNCTION(A1L6, L2_dffs[15], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[15] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] at LC_X36_Y19_N7
--operation mode is normal

L2_dffs[15] = AMPP_FUNCTION(A1L6, L2_dffs[16], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[16] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] at LC_X35_Y19_N9
--operation mode is normal

L2_dffs[16] = AMPP_FUNCTION(A1L6, L2_dffs[17], !B1_reset_all, H1_trigger_setup_ena);


--X67_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff at LC_X35_Y19_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X67_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[5], VCC, GND);


--L2_dffs[17] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] at LC_X35_Y19_N5
--operation mode is normal

L2_dffs[17] = AMPP_FUNCTION(A1L6, L2_dffs[18], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[18] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] at LC_X35_Y19_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[18] = AMPP_FUNCTION(A1L6, L2_dffs[19], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[19] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] at LC_X35_Y19_N8
--operation mode is normal

L2_dffs[19] = AMPP_FUNCTION(A1L6, L2_dffs[20], !B1_reset_all, H1_trigger_setup_ena);


--X66_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff at LC_X35_Y19_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X66_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[6], VCC, GND);


--L2_dffs[20] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] at LC_X31_Y17_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[20] = AMPP_FUNCTION(A1L6, L2_dffs[21], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[21] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] at LC_X31_Y17_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[21] = AMPP_FUNCTION(A1L6, L2_dffs[22], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[22] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] at LC_X31_Y17_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[22] = AMPP_FUNCTION(A1L6, L2_dffs[23], !B1_reset_all, GND, H1_trigger_setup_ena);


--X65_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff at LC_X35_Y17_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X65_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[7], VCC, GND);


--L2_dffs[23] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] at LC_X35_Y14_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[23] = AMPP_FUNCTION(A1L6, L2_dffs[24], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[24] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] at LC_X35_Y14_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[24] = AMPP_FUNCTION(A1L6, L2_dffs[25], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[25] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] at LC_X35_Y14_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[25] = AMPP_FUNCTION(A1L6, L2_dffs[26], !B1_reset_all, GND, H1_trigger_setup_ena);


--X64_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff at LC_X35_Y13_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X64_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[8], VCC, GND);


--L2_dffs[26] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] at LC_X32_Y18_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[26] = AMPP_FUNCTION(A1L6, L2_dffs[27], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[27] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] at LC_X32_Y18_N9
--operation mode is normal

L2_dffs[27] = AMPP_FUNCTION(A1L6, L2_dffs[28], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[28] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] at LC_X32_Y18_N5
--operation mode is normal

L2_dffs[28] = AMPP_FUNCTION(A1L6, L2_dffs[29], !B1_reset_all, H1_trigger_setup_ena);


--X63_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff at LC_X32_Y18_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X63_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[9], VCC, GND);


--L2_dffs[29] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] at LC_X32_Y18_N3
--operation mode is normal

L2_dffs[29] = AMPP_FUNCTION(A1L6, L2_dffs[30], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[30] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] at LC_X32_Y18_N0
--operation mode is normal

L2_dffs[30] = AMPP_FUNCTION(A1L6, L2_dffs[31], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[31] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] at LC_X32_Y19_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[31] = AMPP_FUNCTION(A1L6, L2_dffs[32], !B1_reset_all, GND, H1_trigger_setup_ena);


--X62_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff at LC_X32_Y19_N2
--operation mode is normal

X62_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[10], VCC);


--L2_dffs[32] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] at LC_X32_Y19_N7
--operation mode is normal

L2_dffs[32] = AMPP_FUNCTION(A1L6, L2_dffs[33], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[33] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] at LC_X32_Y19_N3
--operation mode is normal

L2_dffs[33] = AMPP_FUNCTION(A1L6, L2_dffs[34], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[34] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] at LC_X32_Y19_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[34] = AMPP_FUNCTION(A1L6, L2_dffs[35], !B1_reset_all, GND, H1_trigger_setup_ena);


--X61_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff at LC_X32_Y19_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X61_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[11], VCC, GND);


--L2_dffs[35] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] at LC_X35_Y14_N4
--operation mode is normal

L2_dffs[35] = AMPP_FUNCTION(A1L6, L2_dffs[36], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[36] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] at LC_X35_Y14_N6
--operation mode is normal

L2_dffs[36] = AMPP_FUNCTION(A1L6, L2_dffs[37], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[37] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] at LC_X35_Y14_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[37] = AMPP_FUNCTION(A1L6, L2_dffs[38], !B1_reset_all, GND, H1_trigger_setup_ena);


--X60_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff at LC_X35_Y13_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X60_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[12], VCC, GND);


--L2_dffs[38] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] at LC_X37_Y12_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[38] = AMPP_FUNCTION(A1L6, L2_dffs[39], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[39] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] at LC_X37_Y12_N8
--operation mode is normal

L2_dffs[39] = AMPP_FUNCTION(A1L6, L2_dffs[40], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[40] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] at LC_X37_Y12_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[40] = AMPP_FUNCTION(A1L6, L2_dffs[41], !B1_reset_all, GND, H1_trigger_setup_ena);


--X59_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff at LC_X36_Y12_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X59_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[13], VCC, GND);


--L2_dffs[41] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] at LC_X35_Y12_N8
--operation mode is normal

L2_dffs[41] = AMPP_FUNCTION(A1L6, L2_dffs[42], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[42] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] at LC_X35_Y12_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[42] = AMPP_FUNCTION(A1L6, L2_dffs[43], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[43] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] at LC_X35_Y12_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[43] = AMPP_FUNCTION(A1L6, L2_dffs[44], !B1_reset_all, GND, H1_trigger_setup_ena);


--X58_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff at LC_X36_Y12_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X58_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[14], VCC, GND);


--L2_dffs[44] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] at LC_X35_Y12_N7
--operation mode is normal

L2_dffs[44] = AMPP_FUNCTION(A1L6, L2_dffs[45], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[45] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] at LC_X35_Y12_N6
--operation mode is normal

L2_dffs[45] = AMPP_FUNCTION(A1L6, L2_dffs[46], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[46] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] at LC_X35_Y12_N0
--operation mode is normal

L2_dffs[46] = AMPP_FUNCTION(A1L6, L2_dffs[47], !B1_reset_all, H1_trigger_setup_ena);


--X57_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff at LC_X35_Y12_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X57_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[15], VCC, GND);


--L2_dffs[47] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] at LC_X32_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[47] = AMPP_FUNCTION(A1L6, L2_dffs[48], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[49] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] at LC_X32_Y13_N9
--operation mode is normal

L2_dffs[49] = AMPP_FUNCTION(A1L6, L2_dffs[50], !B1_reset_all, H1_trigger_setup_ena);


--X56_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff at LC_X32_Y13_N2
--operation mode is normal

X56_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[16], VCC);


--L2_dffs[50] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] at LC_X32_Y13_N5
--operation mode is normal

L2_dffs[50] = AMPP_FUNCTION(A1L6, L2_dffs[51], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[51] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] at LC_X32_Y13_N3
--operation mode is normal

L2_dffs[51] = AMPP_FUNCTION(A1L6, L2_dffs[52], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[52] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] at LC_X32_Y17_N9
--operation mode is normal

L2_dffs[52] = AMPP_FUNCTION(A1L6, L2_dffs[53], !B1_reset_all, H1_trigger_setup_ena);


--X55_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff at LC_X32_Y11_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X55_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[17], VCC, GND);


--L2_dffs[53] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] at LC_X32_Y17_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[53] = AMPP_FUNCTION(A1L6, L2_dffs[54], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[54] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] at LC_X32_Y17_N2
--operation mode is normal

L2_dffs[54] = AMPP_FUNCTION(A1L6, L2_dffs[55], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[55] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] at LC_X32_Y17_N0
--operation mode is normal

L2_dffs[55] = AMPP_FUNCTION(A1L6, L2_dffs[56], !B1_reset_all, H1_trigger_setup_ena);


--X54_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff at LC_X32_Y17_N5
--operation mode is normal

X54_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[18], VCC);


--L2_dffs[56] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] at LC_X32_Y16_N5
--operation mode is normal

L2_dffs[56] = AMPP_FUNCTION(A1L6, L2_dffs[57], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[57] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] at LC_X32_Y16_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[57] = AMPP_FUNCTION(A1L6, L2_dffs[58], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[58] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] at LC_X32_Y16_N2
--operation mode is normal

L2_dffs[58] = AMPP_FUNCTION(A1L6, L2_dffs[59], !B1_reset_all, H1_trigger_setup_ena);


--X53_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff at LC_X32_Y16_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X53_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[19], VCC, GND);


--L2_dffs[59] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] at LC_X31_Y17_N3
--operation mode is normal

L2_dffs[59] = AMPP_FUNCTION(A1L6, L2_dffs[60], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[60] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] at LC_X31_Y17_N0
--operation mode is normal

L2_dffs[60] = AMPP_FUNCTION(A1L6, L2_dffs[61], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[61] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] at LC_X31_Y17_N6
--operation mode is normal

L2_dffs[61] = AMPP_FUNCTION(A1L6, L2_dffs[62], !B1_reset_all, H1_trigger_setup_ena);


--X52_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff at LC_X31_Y17_N2
--operation mode is normal

X52_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[20], VCC);


--L2_dffs[62] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] at LC_X30_Y13_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[62] = AMPP_FUNCTION(A1L6, L2_dffs[63], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[63] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] at LC_X30_Y13_N2
--operation mode is normal

L2_dffs[63] = AMPP_FUNCTION(A1L6, L2_dffs[64], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[64] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] at LC_X30_Y13_N5
--operation mode is normal

L2_dffs[64] = AMPP_FUNCTION(A1L6, L2_dffs[65], !B1_reset_all, H1_trigger_setup_ena);


--X51_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff at LC_X30_Y13_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X51_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[21], VCC, GND);


--L2_dffs[65] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] at LC_X30_Y13_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[65] = AMPP_FUNCTION(A1L6, L2_dffs[66], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[66] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] at LC_X30_Y13_N6
--operation mode is normal

L2_dffs[66] = AMPP_FUNCTION(A1L6, L2_dffs[67], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[67] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] at LC_X30_Y14_N0
--operation mode is normal

L2_dffs[67] = AMPP_FUNCTION(A1L6, L2_dffs[68], !B1_reset_all, H1_trigger_setup_ena);


--X50_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff at LC_X30_Y14_N2
--operation mode is normal

X50_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[22], VCC);


--L2_dffs[68] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] at LC_X30_Y14_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[68] = AMPP_FUNCTION(A1L6, L2_dffs[69], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[69] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] at LC_X31_Y14_N5
--operation mode is normal

L2_dffs[69] = AMPP_FUNCTION(A1L6, L2_dffs[70], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[70] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] at LC_X31_Y14_N3
--operation mode is normal

L2_dffs[70] = AMPP_FUNCTION(A1L6, L2_dffs[71], !B1_reset_all, H1_trigger_setup_ena);


--X49_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff at LC_X31_Y14_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X49_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[23], VCC, GND);


--L2_dffs[71] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] at LC_X31_Y12_N7
--operation mode is normal

L2_dffs[71] = AMPP_FUNCTION(A1L6, L2_dffs[72], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[72] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] at LC_X31_Y12_N6
--operation mode is normal

L2_dffs[72] = AMPP_FUNCTION(A1L6, L2_dffs[73], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[73] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] at LC_X31_Y12_N5
--operation mode is normal

L2_dffs[73] = AMPP_FUNCTION(A1L6, L2_dffs[74], !B1_reset_all, H1_trigger_setup_ena);


--X48_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff at LC_X31_Y12_N9
--operation mode is normal

X48_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[24], VCC);


--L2_dffs[74] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] at LC_X31_Y12_N0
--operation mode is normal

L2_dffs[74] = AMPP_FUNCTION(A1L6, L2_dffs[75], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[75] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] at LC_X31_Y12_N3
--operation mode is normal

L2_dffs[75] = AMPP_FUNCTION(A1L6, L2_dffs[76], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[76] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] at LC_X31_Y13_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[76] = AMPP_FUNCTION(A1L6, L2_dffs[77], !B1_reset_all, GND, H1_trigger_setup_ena);


--X47_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff at LC_X31_Y13_N8
--operation mode is normal

X47_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[25], VCC);


--L2_dffs[77] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] at LC_X31_Y13_N7
--operation mode is normal

L2_dffs[77] = AMPP_FUNCTION(A1L6, L2_dffs[78], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[78] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] at LC_X31_Y13_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[78] = AMPP_FUNCTION(A1L6, L2_dffs[79], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[79] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] at LC_X31_Y13_N2
--operation mode is normal

L2_dffs[79] = AMPP_FUNCTION(A1L6, L2_dffs[80], !B1_reset_all, H1_trigger_setup_ena);


--X46_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff at LC_X31_Y13_N4
--operation mode is normal

X46_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[26], VCC);


--L2_dffs[80] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] at LC_X32_Y14_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[80] = AMPP_FUNCTION(A1L6, L2_dffs[81], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[81] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] at LC_X32_Y14_N2
--operation mode is normal

L2_dffs[81] = AMPP_FUNCTION(A1L6, L2_dffs[82], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[82] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] at LC_X32_Y14_N5
--operation mode is normal

L2_dffs[82] = AMPP_FUNCTION(A1L6, L2_dffs[83], !B1_reset_all, H1_trigger_setup_ena);


--X45_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff at LC_X32_Y14_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X45_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[27], VCC, GND);


--L2_dffs[83] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] at LC_X32_Y14_N0
--operation mode is normal

L2_dffs[83] = AMPP_FUNCTION(A1L6, L2_dffs[84], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[84] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84] at LC_X32_Y14_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[84] = AMPP_FUNCTION(A1L6, L2_dffs[85], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[85] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85] at LC_X35_Y14_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[85] = AMPP_FUNCTION(A1L6, L2_dffs[86], !B1_reset_all, GND, H1_trigger_setup_ena);


--X44_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff at LC_X35_Y14_N7
--operation mode is normal

X44_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[28], VCC);


--L2_dffs[86] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] at LC_X31_Y15_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[86] = AMPP_FUNCTION(A1L6, L2_dffs[87], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[87] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87] at LC_X31_Y15_N2
--operation mode is normal

L2_dffs[87] = AMPP_FUNCTION(A1L6, L2_dffs[88], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[88] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88] at LC_X31_Y15_N5
--operation mode is normal

L2_dffs[88] = AMPP_FUNCTION(A1L6, L2_dffs[89], !B1_reset_all, H1_trigger_setup_ena);


--X43_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff at LC_X31_Y15_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X43_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[29], VCC, GND);


--L2_dffs[89] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89] at LC_X31_Y15_N0
--operation mode is normal

L2_dffs[89] = AMPP_FUNCTION(A1L6, L2_dffs[90], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[90] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90] at LC_X31_Y15_N6
--operation mode is normal

L2_dffs[90] = AMPP_FUNCTION(A1L6, L2_dffs[91], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[91] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91] at LC_X30_Y15_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[91] = AMPP_FUNCTION(A1L6, L2_dffs[92], !B1_reset_all, GND, H1_trigger_setup_ena);


--X42_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff at LC_X26_Y15_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X42_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[30], VCC, GND);


--L2_dffs[92] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92] at LC_X30_Y15_N7
--operation mode is normal

L2_dffs[92] = AMPP_FUNCTION(A1L6, L2_dffs[93], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[93] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93] at LC_X30_Y15_N3
--operation mode is normal

L2_dffs[93] = AMPP_FUNCTION(A1L6, L2_dffs[94], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[94] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94] at LC_X30_Y15_N1
--operation mode is normal

L2_dffs[94] = AMPP_FUNCTION(A1L6, L2_dffs[95], !B1_reset_all, H1_trigger_setup_ena);


--X41_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff at LC_X30_Y15_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X41_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[31], VCC, GND);


--L2_dffs[95] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95] at LC_X30_Y15_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[95] = AMPP_FUNCTION(A1L6, L2_dffs[96], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[96] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96] at LC_X39_Y16_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[96] = AMPP_FUNCTION(A1L6, L2_dffs[97], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[97] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97] at LC_X39_Y16_N2
--operation mode is normal

L2_dffs[97] = AMPP_FUNCTION(A1L6, L2_dffs[98], !B1_reset_all, H1_trigger_setup_ena);


--X40_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff at LC_X39_Y16_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X40_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[32], VCC, GND);


--L2_dffs[98] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98] at LC_X40_Y16_N9
--operation mode is normal

L2_dffs[98] = AMPP_FUNCTION(A1L6, L2_dffs[99], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[99] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99] at LC_X40_Y16_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[99] = AMPP_FUNCTION(A1L6, L2_dffs[100], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[100] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] at LC_X40_Y16_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[100] = AMPP_FUNCTION(A1L6, L2_dffs[101], !B1_reset_all, GND, H1_trigger_setup_ena);


--X39_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff at LC_X40_Y16_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X39_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[33], VCC, GND);


--L2_dffs[101] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] at LC_X40_Y16_N4
--operation mode is normal

L2_dffs[101] = AMPP_FUNCTION(A1L6, L2_dffs[102], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[102] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] at LC_X40_Y16_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[102] = AMPP_FUNCTION(A1L6, L2_dffs[103], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[103] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] at LC_X40_Y15_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[103] = AMPP_FUNCTION(A1L6, L2_dffs[104], !B1_reset_all, GND, H1_trigger_setup_ena);


--X38_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff at LC_X40_Y15_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X38_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[34], VCC, GND);


--L2_dffs[104] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] at LC_X40_Y15_N9
--operation mode is normal

L2_dffs[104] = AMPP_FUNCTION(A1L6, L2_dffs[105], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[105] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] at LC_X40_Y15_N3
--operation mode is normal

L2_dffs[105] = AMPP_FUNCTION(A1L6, L2_dffs[106], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[106] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] at LC_X40_Y15_N6
--operation mode is normal

L2_dffs[106] = AMPP_FUNCTION(A1L6, L2_dffs[107], !B1_reset_all, H1_trigger_setup_ena);


--X37_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff at LC_X40_Y15_N7
--operation mode is normal

X37_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[35], VCC);


--L2_dffs[107] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] at LC_X41_Y15_N9
--operation mode is normal

L2_dffs[107] = AMPP_FUNCTION(A1L6, L2_dffs[108], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[108] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] at LC_X41_Y15_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[108] = AMPP_FUNCTION(A1L6, L2_dffs[109], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[109] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] at LC_X41_Y15_N2
--operation mode is normal

L2_dffs[109] = AMPP_FUNCTION(A1L6, L2_dffs[110], !B1_reset_all, H1_trigger_setup_ena);


--X36_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff at LC_X41_Y15_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X36_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[36], VCC, GND);


--L2_dffs[110] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] at LC_X41_Y15_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[110] = AMPP_FUNCTION(A1L6, L2_dffs[111], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[111] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] at LC_X41_Y15_N7
--operation mode is normal

L2_dffs[111] = AMPP_FUNCTION(A1L6, L2_dffs[112], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[112] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] at LC_X42_Y15_N9
--operation mode is normal

L2_dffs[112] = AMPP_FUNCTION(A1L6, L2_dffs[113], !B1_reset_all, H1_trigger_setup_ena);


--X35_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff at LC_X42_Y15_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X35_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[37], VCC, GND);


--L2_dffs[113] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] at LC_X42_Y15_N5
--operation mode is normal

L2_dffs[113] = AMPP_FUNCTION(A1L6, L2_dffs[114], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[114] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] at LC_X42_Y15_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[114] = AMPP_FUNCTION(A1L6, L2_dffs[115], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[115] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] at LC_X42_Y15_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[115] = AMPP_FUNCTION(A1L6, L2_dffs[116], !B1_reset_all, GND, H1_trigger_setup_ena);


--X34_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff at LC_X42_Y15_N0
--operation mode is normal

X34_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[38], VCC);


--L2_dffs[116] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] at LC_X41_Y16_N2
--operation mode is normal

L2_dffs[116] = AMPP_FUNCTION(A1L6, L2_dffs[117], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[117] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] at LC_X41_Y16_N1
--operation mode is normal

L2_dffs[117] = AMPP_FUNCTION(A1L6, L2_dffs[118], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[118] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] at LC_X41_Y16_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[118] = AMPP_FUNCTION(A1L6, L2_dffs[119], !B1_reset_all, GND, H1_trigger_setup_ena);


--X33_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff at LC_X41_Y16_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X33_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[39], VCC, GND);


--L2_dffs[119] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] at LC_X41_Y16_N8
--operation mode is normal

L2_dffs[119] = AMPP_FUNCTION(A1L6, L2_dffs[120], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[120] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] at LC_X41_Y16_N0
--operation mode is normal

L2_dffs[120] = AMPP_FUNCTION(A1L6, L2_dffs[121], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[121] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] at LC_X40_Y17_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[121] = AMPP_FUNCTION(A1L6, L2_dffs[122], !B1_reset_all, GND, H1_trigger_setup_ena);


--X32_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff at LC_X40_Y17_N7
--operation mode is normal

X32_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[40], VCC);


--L2_dffs[122] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] at LC_X40_Y17_N9
--operation mode is normal

L2_dffs[122] = AMPP_FUNCTION(A1L6, L2_dffs[123], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[123] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] at LC_X40_Y17_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[123] = AMPP_FUNCTION(A1L6, L2_dffs[124], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[124] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] at LC_X40_Y17_N8
--operation mode is normal

L2_dffs[124] = AMPP_FUNCTION(A1L6, L2_dffs[125], !B1_reset_all, H1_trigger_setup_ena);


--X31_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff at LC_X40_Y17_N4
--operation mode is normal

X31_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[41], VCC);


--L2_dffs[125] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] at LC_X39_Y17_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[125] = AMPP_FUNCTION(A1L6, L2_dffs[126], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[126] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] at LC_X39_Y17_N7
--operation mode is normal

L2_dffs[126] = AMPP_FUNCTION(A1L6, L2_dffs[127], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[127] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] at LC_X39_Y17_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[127] = AMPP_FUNCTION(A1L6, L2_dffs[128], !B1_reset_all, GND, H1_trigger_setup_ena);


--X30_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff at LC_X39_Y17_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X30_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[42], VCC, GND);


--L2_dffs[128] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] at LC_X39_Y17_N4
--operation mode is normal

L2_dffs[128] = AMPP_FUNCTION(A1L6, L2_dffs[129], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[129] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] at LC_X39_Y17_N0
--operation mode is normal

L2_dffs[129] = AMPP_FUNCTION(A1L6, L2_dffs[130], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[130] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] at LC_X39_Y18_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[130] = AMPP_FUNCTION(A1L6, L2_dffs[131], !B1_reset_all, GND, H1_trigger_setup_ena);


--X29_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff at LC_X39_Y18_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X29_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[43], VCC, GND);


--L2_dffs[131] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] at LC_X39_Y18_N9
--operation mode is normal

L2_dffs[131] = AMPP_FUNCTION(A1L6, L2_dffs[132], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[132] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] at LC_X39_Y18_N3
--operation mode is normal

L2_dffs[132] = AMPP_FUNCTION(A1L6, L2_dffs[133], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[133] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] at LC_X39_Y18_N1
--operation mode is normal

L2_dffs[133] = AMPP_FUNCTION(A1L6, L2_dffs[134], !B1_reset_all, H1_trigger_setup_ena);


--X28_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff at LC_X39_Y18_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X28_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[44], VCC, GND);


--L2_dffs[134] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] at LC_X38_Y17_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[134] = AMPP_FUNCTION(A1L6, L2_dffs[135], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[135] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] at LC_X38_Y17_N9
--operation mode is normal

L2_dffs[135] = AMPP_FUNCTION(A1L6, L2_dffs[136], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[136] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] at LC_X38_Y17_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[136] = AMPP_FUNCTION(A1L6, L2_dffs[137], !B1_reset_all, GND, H1_trigger_setup_ena);


--X27_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff at LC_X38_Y17_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X27_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[45], VCC, GND);


--L2_dffs[137] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] at LC_X38_Y17_N8
--operation mode is normal

L2_dffs[137] = AMPP_FUNCTION(A1L6, L2_dffs[138], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[138] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] at LC_X38_Y17_N0
--operation mode is normal

L2_dffs[138] = AMPP_FUNCTION(A1L6, L2_dffs[139], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[139] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] at LC_X38_Y18_N9
--operation mode is normal

L2_dffs[139] = AMPP_FUNCTION(A1L6, L2_dffs[140], !B1_reset_all, H1_trigger_setup_ena);


--X26_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff at LC_X38_Y18_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X26_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[46], VCC, GND);


--L2_dffs[140] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] at LC_X38_Y18_N5
--operation mode is normal

L2_dffs[140] = AMPP_FUNCTION(A1L6, L2_dffs[141], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[141] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] at LC_X38_Y18_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[141] = AMPP_FUNCTION(A1L6, L2_dffs[142], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[142] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] at LC_X38_Y18_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[142] = AMPP_FUNCTION(A1L6, L2_dffs[143], !B1_reset_all, GND, H1_trigger_setup_ena);


--X25_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff at LC_X38_Y18_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X25_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[47], VCC, GND);


--L2_dffs[143] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] at LC_X38_Y19_N2
--operation mode is normal

L2_dffs[143] = AMPP_FUNCTION(A1L6, L2_dffs[144], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[144] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] at LC_X38_Y19_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[144] = AMPP_FUNCTION(A1L6, L2_dffs[145], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[145] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] at LC_X38_Y19_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[145] = AMPP_FUNCTION(A1L6, L2_dffs[146], !B1_reset_all, GND, H1_trigger_setup_ena);


--X24_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff at LC_X38_Y19_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X24_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[48], VCC, GND);


--L2_dffs[146] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] at LC_X38_Y19_N4
--operation mode is normal

L2_dffs[146] = AMPP_FUNCTION(A1L6, L2_dffs[147], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[147] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] at LC_X38_Y19_N0
--operation mode is normal

L2_dffs[147] = AMPP_FUNCTION(A1L6, L2_dffs[148], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[148] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] at LC_X39_Y19_N6
--operation mode is normal

L2_dffs[148] = AMPP_FUNCTION(A1L6, L2_dffs[149], !B1_reset_all, H1_trigger_setup_ena);


--X23_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff at LC_X39_Y19_N1
--operation mode is normal

X23_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[49], VCC);


--L2_dffs[149] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] at LC_X39_Y19_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[149] = AMPP_FUNCTION(A1L6, L2_dffs[150], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[150] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] at LC_X39_Y19_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[150] = AMPP_FUNCTION(A1L6, L2_dffs[151], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[151] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] at LC_X39_Y19_N2
--operation mode is normal

L2_dffs[151] = AMPP_FUNCTION(A1L6, L2_dffs[152], !B1_reset_all, H1_trigger_setup_ena);


--X22_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff at LC_X39_Y19_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X22_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[50], VCC, GND);


--L2_dffs[152] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] at LC_X38_Y12_N9
--operation mode is normal

L2_dffs[152] = AMPP_FUNCTION(A1L6, L2_dffs[153], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[153] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] at LC_X38_Y12_N6
--operation mode is normal

L2_dffs[153] = AMPP_FUNCTION(A1L6, L2_dffs[154], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[154] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] at LC_X38_Y12_N0
--operation mode is normal

L2_dffs[154] = AMPP_FUNCTION(A1L6, L2_dffs[155], !B1_reset_all, H1_trigger_setup_ena);


--X21_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff at LC_X38_Y12_N7
--operation mode is normal

X21_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[51], VCC);


--L2_dffs[155] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] at LC_X38_Y12_N5
--operation mode is normal

L2_dffs[155] = AMPP_FUNCTION(A1L6, L2_dffs[156], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[156] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] at LC_X38_Y12_N3
--operation mode is normal

L2_dffs[156] = AMPP_FUNCTION(A1L6, L2_dffs[157], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[157] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] at LC_X39_Y12_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[157] = AMPP_FUNCTION(A1L6, L2_dffs[158], !B1_reset_all, GND, H1_trigger_setup_ena);


--X20_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff at LC_X39_Y12_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X20_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[52], VCC, GND);


--L2_dffs[158] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] at LC_X39_Y12_N7
--operation mode is normal

L2_dffs[158] = AMPP_FUNCTION(A1L6, L2_dffs[159], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[159] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] at LC_X39_Y12_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[159] = AMPP_FUNCTION(A1L6, L2_dffs[160], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[160] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] at LC_X39_Y12_N2
--operation mode is normal

L2_dffs[160] = AMPP_FUNCTION(A1L6, L2_dffs[161], !B1_reset_all, H1_trigger_setup_ena);


--X19_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff at LC_X39_Y12_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X19_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[53], VCC, GND);


--L2_dffs[161] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] at LC_X40_Y13_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[161] = AMPP_FUNCTION(A1L6, L2_dffs[162], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[162] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] at LC_X40_Y13_N4
--operation mode is normal

L2_dffs[162] = AMPP_FUNCTION(A1L6, L2_dffs[163], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[163] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] at LC_X40_Y13_N6
--operation mode is normal

L2_dffs[163] = AMPP_FUNCTION(A1L6, L2_dffs[164], !B1_reset_all, H1_trigger_setup_ena);


--X18_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff at LC_X40_Y13_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X18_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[54], VCC, GND);


--L2_dffs[164] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] at LC_X40_Y13_N1
--operation mode is normal

L2_dffs[164] = AMPP_FUNCTION(A1L6, L2_dffs[165], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[165] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] at LC_X40_Y13_N0
--operation mode is normal

L2_dffs[165] = AMPP_FUNCTION(A1L6, L2_dffs[166], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[166] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] at LC_X40_Y12_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[166] = AMPP_FUNCTION(A1L6, L2_dffs[167], !B1_reset_all, GND, H1_trigger_setup_ena);


--X17_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff at LC_X40_Y12_N9
--operation mode is normal

X17_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[55], VCC);


--L2_dffs[167] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] at LC_X40_Y12_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[167] = AMPP_FUNCTION(A1L6, L2_dffs[168], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[168] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] at LC_X40_Y12_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[168] = AMPP_FUNCTION(A1L6, L2_dffs[169], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[169] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] at LC_X40_Y12_N8
--operation mode is normal

L2_dffs[169] = AMPP_FUNCTION(A1L6, L2_dffs[170], !B1_reset_all, H1_trigger_setup_ena);


--X16_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff at LC_X40_Y12_N1
--operation mode is normal

X16_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[56], VCC);


--L2_dffs[170] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] at LC_X37_Y12_N0
--operation mode is normal

L2_dffs[170] = AMPP_FUNCTION(A1L6, L2_dffs[171], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[171] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] at LC_X39_Y13_N1
--operation mode is normal

L2_dffs[171] = AMPP_FUNCTION(A1L6, L2_dffs[172], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[172] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] at LC_X39_Y13_N3
--operation mode is normal

L2_dffs[172] = AMPP_FUNCTION(A1L6, L2_dffs[173], !B1_reset_all, H1_trigger_setup_ena);


--X15_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff at LC_X39_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X15_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[57], VCC, GND);


--L2_dffs[173] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] at LC_X37_Y12_N7
--operation mode is normal

L2_dffs[173] = AMPP_FUNCTION(A1L6, L2_dffs[174], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[174] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] at LC_X37_Y12_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[174] = AMPP_FUNCTION(A1L6, L2_dffs[175], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[175] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] at LC_X40_Y14_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[175] = AMPP_FUNCTION(A1L6, L2_dffs[176], !B1_reset_all, GND, H1_trigger_setup_ena);


--X14_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff at LC_X38_Y14_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X14_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[58], VCC, GND);


--L2_dffs[176] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] at LC_X39_Y15_N7
--operation mode is normal

L2_dffs[176] = AMPP_FUNCTION(A1L6, L2_dffs[177], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[177] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] at LC_X39_Y15_N6
--operation mode is normal

L2_dffs[177] = AMPP_FUNCTION(A1L6, L2_dffs[178], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[178] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] at LC_X39_Y15_N5
--operation mode is normal

L2_dffs[178] = AMPP_FUNCTION(A1L6, L2_dffs[179], !B1_reset_all, H1_trigger_setup_ena);


--X13_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff at LC_X39_Y15_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X13_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[59], VCC, GND);


--L2_dffs[179] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] at LC_X39_Y15_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[179] = AMPP_FUNCTION(A1L6, L2_dffs[180], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[180] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] at LC_X39_Y15_N2
--operation mode is normal

L2_dffs[180] = AMPP_FUNCTION(A1L6, L2_dffs[181], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[181] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] at LC_X39_Y14_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[181] = AMPP_FUNCTION(A1L6, L2_dffs[182], !B1_reset_all, GND, H1_trigger_setup_ena);


--X12_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff at LC_X39_Y14_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X12_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[60], VCC, GND);


--L2_dffs[182] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] at LC_X39_Y14_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[182] = AMPP_FUNCTION(A1L6, L2_dffs[183], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[183] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] at LC_X39_Y14_N2
--operation mode is normal

L2_dffs[183] = AMPP_FUNCTION(A1L6, L2_dffs[184], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[184] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] at LC_X39_Y14_N0
--operation mode is normal

L2_dffs[184] = AMPP_FUNCTION(A1L6, L2_dffs[185], !B1_reset_all, H1_trigger_setup_ena);


--X11_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff at LC_X39_Y14_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X11_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[61], VCC, GND);


--L2_dffs[185] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] at LC_X40_Y14_N4
--operation mode is normal

L2_dffs[185] = AMPP_FUNCTION(A1L6, L2_dffs[186], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[186] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] at LC_X40_Y14_N0
--operation mode is normal

L2_dffs[186] = AMPP_FUNCTION(A1L6, L2_dffs[187], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[187] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] at LC_X40_Y14_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[187] = AMPP_FUNCTION(A1L6, L2_dffs[188], !B1_reset_all, GND, H1_trigger_setup_ena);


--X10_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff at LC_X38_Y14_N4
--operation mode is normal

X10_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[62], VCC);


--L2_dffs[188] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] at LC_X29_Y15_N2
--operation mode is normal

L2_dffs[188] = AMPP_FUNCTION(A1L6, L2_dffs[189], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[189] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] at LC_X29_Y15_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[189] = AMPP_FUNCTION(A1L6, L2_dffs[190], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[190] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] at LC_X29_Y15_N7
--operation mode is normal

L2_dffs[190] = AMPP_FUNCTION(A1L6, L2_dffs[191], !B1_reset_all, H1_trigger_setup_ena);


--X9_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff at LC_X29_Y15_N5
--operation mode is normal

X9_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[63], VCC);


--L2_dffs[191] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] at LC_X29_Y15_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[191] = AMPP_FUNCTION(A1L6, L2_dffs[192], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[192] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192] at LC_X29_Y15_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[192] = AMPP_FUNCTION(A1L6, L2_dffs[193], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[193] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193] at LC_X28_Y15_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[193] = AMPP_FUNCTION(A1L6, L2_dffs[194], !B1_reset_all, GND, H1_trigger_setup_ena);


--X8_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff at LC_X28_Y15_N2
--operation mode is normal

X8_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[64], VCC);


--L2_dffs[194] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194] at LC_X28_Y15_N9
--operation mode is normal

L2_dffs[194] = AMPP_FUNCTION(A1L6, L2_dffs[195], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[195] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] at LC_X28_Y15_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[195] = AMPP_FUNCTION(A1L6, L2_dffs[196], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[196] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] at LC_X28_Y15_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[196] = AMPP_FUNCTION(A1L6, L2_dffs[197], !B1_reset_all, GND, H1_trigger_setup_ena);


--X7_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff at LC_X28_Y15_N6
--operation mode is normal

X7_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[65], VCC);


--L2_dffs[197] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] at LC_X37_Y11_N4
--operation mode is normal

L2_dffs[197] = AMPP_FUNCTION(A1L6, L2_dffs[198], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[207] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] at LC_X36_Y14_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[207] = AMPP_FUNCTION(A1L6, L2_dffs[208], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[208] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] at LC_X36_Y14_N7
--operation mode is normal

L2_dffs[208] = AMPP_FUNCTION(A1L6, L2_dffs[209], !B1_reset_all, H1_trigger_setup_ena);


--X3_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff at LC_X36_Y14_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X3_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[69], VCC, GND);


--L2_dffs[209] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209] at LC_X36_Y14_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[209] = AMPP_FUNCTION(A1L6, L2_dffs[210], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[198] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] at LC_X37_Y11_N0
--operation mode is normal

L2_dffs[198] = AMPP_FUNCTION(A1L6, L2_dffs[199], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[199] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] at LC_X37_Y11_N6
--operation mode is normal

L2_dffs[199] = AMPP_FUNCTION(A1L6, L2_dffs[200], !B1_reset_all, H1_trigger_setup_ena);


--X6_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff at LC_X37_Y11_N9
--operation mode is normal

X6_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[66], VCC);


--L2_dffs[200] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] at LC_X37_Y11_N5
--operation mode is normal

L2_dffs[200] = AMPP_FUNCTION(A1L6, L2_dffs[201], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[201] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] at LC_X37_Y11_N3
--operation mode is normal

L2_dffs[201] = AMPP_FUNCTION(A1L6, L2_dffs[202], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[202] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] at LC_X37_Y12_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[202] = AMPP_FUNCTION(A1L6, L2_dffs[203], !B1_reset_all, GND, H1_trigger_setup_ena);


--X5_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff at LC_X37_Y12_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X5_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[67], VCC, GND);


--L2_dffs[203] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] at LC_X36_Y13_N4
--operation mode is normal

L2_dffs[203] = AMPP_FUNCTION(A1L6, L2_dffs[204], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[204] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] at LC_X36_Y13_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[204] = AMPP_FUNCTION(A1L6, L2_dffs[205], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[205] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205] at LC_X36_Y13_N8
--operation mode is normal

L2_dffs[205] = AMPP_FUNCTION(A1L6, L2_dffs[206], !B1_reset_all, H1_trigger_setup_ena);


--X4_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff at LC_X36_Y13_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X4_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[68], VCC, GND);


--L2_dffs[206] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] at LC_X36_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[206] = AMPP_FUNCTION(A1L6, L2_dffs[207], !B1_reset_all, GND, H1_trigger_setup_ena);


--L2_dffs[210] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210] at LC_X36_Y14_N6
--operation mode is normal

L2_dffs[210] = AMPP_FUNCTION(A1L6, L2_dffs[211], !B1_reset_all, H1_trigger_setup_ena);


--L2_dffs[211] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211] at LC_X40_Y14_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[211] = AMPP_FUNCTION(A1L6, L2_dffs[212], !B1_reset_all, GND, H1_trigger_setup_ena);


--X2_holdff is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|holdff at LC_X31_Y18_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X2_holdff = AMPP_FUNCTION(12_288MHz, B1_acq_trigger_in_reg[70], VCC, GND);


--L2_dffs[212] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212] at LC_X40_Y14_N2
--operation mode is normal

L2_dffs[212] = AMPP_FUNCTION(A1L6, L2_dffs[213], !B1_reset_all, H1_trigger_setup_ena);


--H1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~0 at LC_X23_Y13_N4
--operation mode is normal

H1L3 = AMPP_FUNCTION(B1_condition_delay_reg[3], D1_CLR_SIGNAL, EB4_Q[0]);


--H1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~1 at LC_X29_Y16_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1L4 = AMPP_FUNCTION(U1_post_trigger_count_enable);

--H1_valid_data_ready_delayed is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|valid_data_ready_delayed at LC_X29_Y16_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

H1_valid_data_ready_delayed = AMPP_FUNCTION(12_288MHz, B1_condition_delay_reg[3], VCC, GND);


--Y1_counter_cella7 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella7 at LC_X27_Y15_N2
--operation mode is arithmetic

Y1_counter_cella7 = AMPP_FUNCTION(12_288MHz, Y1_counter_cella7, !H1L3, H1L4, Y1L14, Y1L19, Y1L20);

--Y1L22 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella7~COUT at LC_X27_Y15_N2
--operation mode is arithmetic

Y1L22 = AMPP_FUNCTION(Y1_counter_cella7, Y1L19);

--Y1L23 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella7~COUTCOUT1_2 at LC_X27_Y15_N2
--operation mode is arithmetic

Y1L23 = AMPP_FUNCTION(Y1_counter_cella7, Y1L20);


--EB3_Q[7] is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[7] at LC_X29_Y14_N5
--operation mode is normal

EB3_Q[7] = AMPP_FUNCTION(A1L6, GB1_state[4], EB3_Q[8], !D1_CLR_SIGNAL, EB3L4);


--G1_WORD_SR[3] is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3] at LC_X28_Y12_N1
--operation mode is normal

G1_WORD_SR[3] = AMPP_FUNCTION(A1L6, G2L30, G2L29, G1L20, VCC, G1L13);


--G1L19 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1139 at LC_X28_Y11_N7
--operation mode is normal

G1L19 = AMPP_FUNCTION(G1_word_counter[0], G1_word_counter[2], G1_word_counter[3], G1_word_counter[1]);


--L4_dffs[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3] at LC_X28_Y16_N4
--operation mode is normal

L4_dffs[3] = AMPP_FUNCTION(A1L6, DB1_safe_q[2], L4_dffs[4], B1L157, GB1_state[4], !B1_reset_all);


--DB1_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[1] at LC_X30_Y17_N5
--operation mode is arithmetic

DB1_safe_q[1] = AMPP_FUNCTION(12_288MHz, DB1_safe_q[1], !B1_reset_all, B1L151, DB1L2);

--DB1L4 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella1~COUT at LC_X30_Y17_N5
--operation mode is arithmetic

DB1L4 = AMPP_FUNCTION(DB1_safe_q[1]);

--DB1L5 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella1~COUTCOUT1_1 at LC_X30_Y17_N5
--operation mode is arithmetic

DB1L5 = AMPP_FUNCTION(DB1_safe_q[1]);


--S1_segment_write_addr_adv_ena is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena at LC_X41_Y13_N6
--operation mode is normal

S1_segment_write_addr_adv_ena = AMPP_FUNCTION(12_288MHz, S1_segment_write_addr_adv_ena, AB1L1, T1L29, EB4_Q[1], !B1_reset_all);


--B1L150 is sld_signaltap:auto_signaltap_0|comb~153 at LC_X30_Y17_N0
--operation mode is normal

B1L150 = AMPP_FUNCTION(L1_dffs[5], S1_segment_write_addr_adv_ena, J1_is_max_write_address_ff, DB1_cout);


--B1L151 is sld_signaltap:auto_signaltap_0|comb~154 at LC_X30_Y17_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1L151 = AMPP_FUNCTION(L1_dffs[5], U1_buffer_write_enable, B1L150);

--B1_condition_delay_reg[3] is sld_signaltap:auto_signaltap_0|condition_delay_reg[3] at LC_X30_Y17_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_condition_delay_reg[3] = AMPP_FUNCTION(12_288MHz, B1_condition_delay_reg[2], VCC, GND);


--C1_SHIFTOUT[25] is PCM3006:inst6|SHIFTOUT[25] at LC_X36_Y17_N2
--operation mode is normal

C1_SHIFTOUT[25]_lut_out = C1_LRCOUT_INT & (C1_SHIFTOUT[24]) # !C1_LRCOUT_INT & (C1L1 & C1_R_IN[9] # !C1L1 & (C1_SHIFTOUT[24]));
C1_SHIFTOUT[25] = DFFEAS(C1_SHIFTOUT[25]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_R_IN[10] is PCM3006:inst6|R_IN[10] at LC_X37_Y14_N5
--operation mode is normal

C1_R_IN[10]_lut_out = C1_LEFT_OUT[10];
C1_R_IN[10] = DFFEAS(C1_R_IN[10]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, , , , );


--C1_LEFT_OUT[11] is PCM3006:inst6|LEFT_OUT[11] at LC_X38_Y16_N0
--operation mode is normal

C1_LEFT_OUT[11]_lut_out = C1_SHIFTIN[27];
C1_LEFT_OUT[11] = DFFEAS(C1_LEFT_OUT[11]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, , , , );


--C1_SHIFTIN[28] is PCM3006:inst6|SHIFTIN[28] at LC_X38_Y16_N2
--operation mode is normal

C1_SHIFTIN[28]_lut_out = C1_SHIFTIN[27];
C1_SHIFTIN[28] = DFFEAS(C1_SHIFTIN[28]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--GB1_state[13] is sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13] at LC_X26_Y12_N4
--operation mode is normal

GB1_state[13] = AMPP_FUNCTION(A1L6, GB1_state[12], GB1_state[13], VCC, A1L8);


--G2L29 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1523 at LC_X27_Y12_N5
--operation mode is normal

G2L29 = AMPP_FUNCTION(altera_internal_jtag, GB1_state[4], D1_jtag_debug_mode_usr1, GB1_state[8]);


--G2L30 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1524 at LC_X27_Y12_N1
--operation mode is normal

G2L30 = AMPP_FUNCTION(GB1_state[4], D1_jtag_debug_mode_usr1, GB1_state[8]);


--G2L31 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1525 at LC_X29_Y11_N4
--operation mode is normal

G2L31 = AMPP_FUNCTION(G2_word_counter[2], G2_word_counter[3], G2_word_counter[4], G2_word_counter[1]);


--DB1_safe_q[9] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[9] at LC_X30_Y16_N3
--operation mode is arithmetic

DB1_safe_q[9] = AMPP_FUNCTION(12_288MHz, DB1_safe_q[9], !B1_reset_all, B1L151, DB1L16, DB1L24, DB1L25);

--DB1L27 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella9~COUT at LC_X30_Y16_N3
--operation mode is arithmetic

DB1L27 = AMPP_FUNCTION(DB1_safe_q[9], DB1L24);

--DB1L28 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella9~COUTCOUT1_1 at LC_X30_Y16_N3
--operation mode is arithmetic

DB1L28 = AMPP_FUNCTION(DB1_safe_q[9], DB1L25);


--C1_RIGHT_OUT[9] is PCM3006:inst6|RIGHT_OUT[9] at LC_X37_Y13_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_RIGHT_OUT[9]_lut_out = GND;
C1_RIGHT_OUT[9] = DFFEAS(C1_RIGHT_OUT[9]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, C1_SHIFTIN[9], , , VCC);


--C1_LEFT_OUT[0] is PCM3006:inst6|LEFT_OUT[0] at LC_X36_Y16_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_LEFT_OUT[0]_lut_out = GND;
C1_LEFT_OUT[0] = DFFEAS(C1_LEFT_OUT[0]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, C1_SHIFTIN[16], , , VCC);


--C1_LEFT_OUT[10] is PCM3006:inst6|LEFT_OUT[10] at LC_X37_Y16_N3
--operation mode is normal

C1_LEFT_OUT[10]_lut_out = C1_SHIFTIN[26];
C1_LEFT_OUT[10] = DFFEAS(C1_LEFT_OUT[10]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, , , , );


--C1_LEFT_OUT[1] is PCM3006:inst6|LEFT_OUT[1] at LC_X37_Y16_N9
--operation mode is normal

C1_LEFT_OUT[1]_lut_out = C1_SHIFTIN[17];
C1_LEFT_OUT[1] = DFFEAS(C1_LEFT_OUT[1]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, , , , );


--C1_LEFT_OUT[2] is PCM3006:inst6|LEFT_OUT[2] at LC_X37_Y16_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_LEFT_OUT[2]_lut_out = GND;
C1_LEFT_OUT[2] = DFFEAS(C1_LEFT_OUT[2]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, C1_SHIFTIN[18], , , VCC);


--C1_LEFT_OUT[3] is PCM3006:inst6|LEFT_OUT[3] at LC_X35_Y16_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_LEFT_OUT[3]_lut_out = GND;
C1_LEFT_OUT[3] = DFFEAS(C1_LEFT_OUT[3]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, C1_SHIFTIN[19], , , VCC);


--C1_LEFT_OUT[4] is PCM3006:inst6|LEFT_OUT[4] at LC_X35_Y16_N4
--operation mode is normal

C1_LEFT_OUT[4]_lut_out = C1_SHIFTIN[20];
C1_LEFT_OUT[4] = DFFEAS(C1_LEFT_OUT[4]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, , , , );


--C1_LEFT_OUT[5] is PCM3006:inst6|LEFT_OUT[5] at LC_X35_Y16_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_LEFT_OUT[5]_lut_out = GND;
C1_LEFT_OUT[5] = DFFEAS(C1_LEFT_OUT[5]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, C1_SHIFTIN[21], , , VCC);


--C1_LEFT_OUT[6] is PCM3006:inst6|LEFT_OUT[6] at LC_X37_Y16_N8
--operation mode is normal

C1_LEFT_OUT[6]_lut_out = C1_SHIFTIN[22];
C1_LEFT_OUT[6] = DFFEAS(C1_LEFT_OUT[6]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, , , , );


--C1_LEFT_OUT[7] is PCM3006:inst6|LEFT_OUT[7] at LC_X37_Y16_N0
--operation mode is normal

C1_LEFT_OUT[7]_lut_out = C1_SHIFTIN[23];
C1_LEFT_OUT[7] = DFFEAS(C1_LEFT_OUT[7]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, , , , );


--C1_LEFT_OUT[8] is PCM3006:inst6|LEFT_OUT[8] at LC_X37_Y16_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_LEFT_OUT[8]_lut_out = GND;
C1_LEFT_OUT[8] = DFFEAS(C1_LEFT_OUT[8]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, C1_SHIFTIN[24], , , VCC);


--C1_LEFT_OUT[9] is PCM3006:inst6|LEFT_OUT[9] at LC_X35_Y16_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_LEFT_OUT[9]_lut_out = GND;
C1_LEFT_OUT[9] = DFFEAS(C1_LEFT_OUT[9]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, C1_SHIFTIN[25], , , VCC);


--C1_SHIFTIN[0] is PCM3006:inst6|SHIFTIN[0] at LC_X38_Y15_N2
--operation mode is normal

C1_SHIFTIN[0]_lut_out = DOUT;
C1_SHIFTIN[0] = DFFEAS(C1_SHIFTIN[0]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--C1_SHIFTIN[10] is PCM3006:inst6|SHIFTIN[10] at LC_X37_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[10]_lut_out = GND;
C1_SHIFTIN[10] = DFFEAS(C1_SHIFTIN[10]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[9], , , VCC);


--C1_SHIFTIN[11] is PCM3006:inst6|SHIFTIN[11] at LC_X37_Y13_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[11]_lut_out = GND;
C1_SHIFTIN[11] = DFFEAS(C1_SHIFTIN[11]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[10], , , VCC);


--C1_SHIFTIN[12] is PCM3006:inst6|SHIFTIN[12] at LC_X37_Y13_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[12]_lut_out = GND;
C1_SHIFTIN[12] = DFFEAS(C1_SHIFTIN[12]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[11], , , VCC);


--C1_SHIFTIN[13] is PCM3006:inst6|SHIFTIN[13] at LC_X37_Y13_N7
--operation mode is normal

C1_SHIFTIN[13]_lut_out = C1_SHIFTIN[12];
C1_SHIFTIN[13] = DFFEAS(C1_SHIFTIN[13]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--C1_SHIFTIN[14] is PCM3006:inst6|SHIFTIN[14] at LC_X37_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[14]_lut_out = GND;
C1_SHIFTIN[14] = DFFEAS(C1_SHIFTIN[14]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[13], , , VCC);


--C1_SHIFTIN[15] is PCM3006:inst6|SHIFTIN[15] at LC_X36_Y16_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[15]_lut_out = GND;
C1_SHIFTIN[15] = DFFEAS(C1_SHIFTIN[15]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[14], , , VCC);


--C1_SHIFTIN[16] is PCM3006:inst6|SHIFTIN[16] at LC_X36_Y16_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[16]_lut_out = GND;
C1_SHIFTIN[16] = DFFEAS(C1_SHIFTIN[16]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[15], , , VCC);


--C1_SHIFTIN[17] is PCM3006:inst6|SHIFTIN[17] at LC_X36_Y16_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[17]_lut_out = GND;
C1_SHIFTIN[17] = DFFEAS(C1_SHIFTIN[17]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[16], , , VCC);


--C1_SHIFTIN[18] is PCM3006:inst6|SHIFTIN[18] at LC_X36_Y16_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[18]_lut_out = GND;
C1_SHIFTIN[18] = DFFEAS(C1_SHIFTIN[18]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[17], , , VCC);


--C1_SHIFTIN[19] is PCM3006:inst6|SHIFTIN[19] at LC_X36_Y16_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[19]_lut_out = GND;
C1_SHIFTIN[19] = DFFEAS(C1_SHIFTIN[19]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[18], , , VCC);


--C1_SHIFTIN[1] is PCM3006:inst6|SHIFTIN[1] at LC_X38_Y15_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[1]_lut_out = GND;
C1_SHIFTIN[1] = DFFEAS(C1_SHIFTIN[1]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[0], , , VCC);


--C1_SHIFTIN[20] is PCM3006:inst6|SHIFTIN[20] at LC_X36_Y16_N3
--operation mode is normal

C1_SHIFTIN[20]_lut_out = C1_SHIFTIN[19];
C1_SHIFTIN[20] = DFFEAS(C1_SHIFTIN[20]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--C1_SHIFTIN[21] is PCM3006:inst6|SHIFTIN[21] at LC_X36_Y16_N7
--operation mode is normal

C1_SHIFTIN[21]_lut_out = C1_SHIFTIN[20];
C1_SHIFTIN[21] = DFFEAS(C1_SHIFTIN[21]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--C1_SHIFTIN[22] is PCM3006:inst6|SHIFTIN[22] at LC_X36_Y16_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[22]_lut_out = GND;
C1_SHIFTIN[22] = DFFEAS(C1_SHIFTIN[22]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[21], , , VCC);


--C1_SHIFTIN[23] is PCM3006:inst6|SHIFTIN[23] at LC_X37_Y16_N1
--operation mode is normal

C1_SHIFTIN[23]_lut_out = C1_SHIFTIN[22];
C1_SHIFTIN[23] = DFFEAS(C1_SHIFTIN[23]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--C1_SHIFTIN[24] is PCM3006:inst6|SHIFTIN[24] at LC_X37_Y16_N4
--operation mode is normal

C1_SHIFTIN[24]_lut_out = C1_SHIFTIN[23];
C1_SHIFTIN[24] = DFFEAS(C1_SHIFTIN[24]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--C1_SHIFTIN[25] is PCM3006:inst6|SHIFTIN[25] at LC_X38_Y16_N5
--operation mode is normal

C1_SHIFTIN[25]_lut_out = C1_SHIFTIN[24];
C1_SHIFTIN[25] = DFFEAS(C1_SHIFTIN[25]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--C1_SHIFTIN[26] is PCM3006:inst6|SHIFTIN[26] at LC_X38_Y16_N9
--operation mode is normal

C1_SHIFTIN[26]_lut_out = C1_SHIFTIN[25];
C1_SHIFTIN[26] = DFFEAS(C1_SHIFTIN[26]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--C1_SHIFTIN[27] is PCM3006:inst6|SHIFTIN[27] at LC_X38_Y16_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[27]_lut_out = GND;
C1_SHIFTIN[27] = DFFEAS(C1_SHIFTIN[27]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[26], , , VCC);


--C1_SHIFTIN[2] is PCM3006:inst6|SHIFTIN[2] at LC_X38_Y15_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[2]_lut_out = GND;
C1_SHIFTIN[2] = DFFEAS(C1_SHIFTIN[2]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[1], , , VCC);


--C1_SHIFTIN[3] is PCM3006:inst6|SHIFTIN[3] at LC_X38_Y15_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[3]_lut_out = GND;
C1_SHIFTIN[3] = DFFEAS(C1_SHIFTIN[3]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[2], , , VCC);


--C1_SHIFTIN[4] is PCM3006:inst6|SHIFTIN[4] at LC_X38_Y15_N5
--operation mode is normal

C1_SHIFTIN[4]_lut_out = C1_SHIFTIN[3];
C1_SHIFTIN[4] = DFFEAS(C1_SHIFTIN[4]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--C1_SHIFTIN[5] is PCM3006:inst6|SHIFTIN[5] at LC_X38_Y15_N7
--operation mode is normal

C1_SHIFTIN[5]_lut_out = C1_SHIFTIN[4];
C1_SHIFTIN[5] = DFFEAS(C1_SHIFTIN[5]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--C1_SHIFTIN[6] is PCM3006:inst6|SHIFTIN[6] at LC_X38_Y15_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[6]_lut_out = GND;
C1_SHIFTIN[6] = DFFEAS(C1_SHIFTIN[6]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[5], , , VCC);


--C1_SHIFTIN[7] is PCM3006:inst6|SHIFTIN[7] at LC_X38_Y15_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[7]_lut_out = GND;
C1_SHIFTIN[7] = DFFEAS(C1_SHIFTIN[7]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[6], , , VCC);


--C1_SHIFTIN[8] is PCM3006:inst6|SHIFTIN[8] at LC_X37_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_SHIFTIN[8]_lut_out = GND;
C1_SHIFTIN[8] = DFFEAS(C1_SHIFTIN[8]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, C1_SHIFTIN[7], , , VCC);


--C1_SHIFTIN[9] is PCM3006:inst6|SHIFTIN[9] at LC_X37_Y13_N9
--operation mode is normal

C1_SHIFTIN[9]_lut_out = C1_SHIFTIN[8];
C1_SHIFTIN[9] = DFFEAS(C1_SHIFTIN[9]_lut_out, GLOBAL(12_288MHz), VCC, , C1_POSEDGE_BCK, , , , );


--C1_RIGHT_OUT[0] is PCM3006:inst6|RIGHT_OUT[0] at LC_X38_Y15_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_RIGHT_OUT[0]_lut_out = GND;
C1_RIGHT_OUT[0] = DFFEAS(C1_RIGHT_OUT[0]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, C1_SHIFTIN[0], , , VCC);


--C1_RIGHT_OUT[10] is PCM3006:inst6|RIGHT_OUT[10] at LC_X37_Y13_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_RIGHT_OUT[10]_lut_out = GND;
C1_RIGHT_OUT[10] = DFFEAS(C1_RIGHT_OUT[10]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, C1_SHIFTIN[10], , , VCC);


--C1_RIGHT_OUT[11] is PCM3006:inst6|RIGHT_OUT[11] at LC_X37_Y13_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_RIGHT_OUT[11]_lut_out = GND;
C1_RIGHT_OUT[11] = DFFEAS(C1_RIGHT_OUT[11]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, C1_SHIFTIN[11], , , VCC);


--C1_RIGHT_OUT[12] is PCM3006:inst6|RIGHT_OUT[12] at LC_X35_Y16_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_RIGHT_OUT[12]_lut_out = GND;
C1_RIGHT_OUT[12] = DFFEAS(C1_RIGHT_OUT[12]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, C1_SHIFTIN[12], , , VCC);


--C1_RIGHT_OUT[13] is PCM3006:inst6|RIGHT_OUT[13] at LC_X36_Y15_N8
--operation mode is normal

C1_RIGHT_OUT[13]_lut_out = C1_SHIFTIN[13];
C1_RIGHT_OUT[13] = DFFEAS(C1_RIGHT_OUT[13]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, , , , );


--C1_RIGHT_OUT[14] is PCM3006:inst6|RIGHT_OUT[14] at LC_X36_Y15_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_RIGHT_OUT[14]_lut_out = GND;
C1_RIGHT_OUT[14] = DFFEAS(C1_RIGHT_OUT[14]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, C1_SHIFTIN[14], , , VCC);


--C1_RIGHT_OUT[15] is PCM3006:inst6|RIGHT_OUT[15] at LC_X36_Y16_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_RIGHT_OUT[15]_lut_out = GND;
C1_RIGHT_OUT[15] = DFFEAS(C1_RIGHT_OUT[15]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, C1_SHIFTIN[15], , , VCC);


--C1_RIGHT_OUT[1] is PCM3006:inst6|RIGHT_OUT[1] at LC_X38_Y15_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_RIGHT_OUT[1]_lut_out = GND;
C1_RIGHT_OUT[1] = DFFEAS(C1_RIGHT_OUT[1]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, C1_SHIFTIN[1], , , VCC);


--C1_RIGHT_OUT[2] is PCM3006:inst6|RIGHT_OUT[2] at LC_X36_Y15_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_RIGHT_OUT[2]_lut_out = GND;
C1_RIGHT_OUT[2] = DFFEAS(C1_RIGHT_OUT[2]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, C1_SHIFTIN[2], , , VCC);


--C1_RIGHT_OUT[3] is PCM3006:inst6|RIGHT_OUT[3] at LC_X36_Y15_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_RIGHT_OUT[3]_lut_out = GND;
C1_RIGHT_OUT[3] = DFFEAS(C1_RIGHT_OUT[3]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, C1_SHIFTIN[3], , , VCC);


--C1_RIGHT_OUT[7] is PCM3006:inst6|RIGHT_OUT[7] at LC_X36_Y15_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_RIGHT_OUT[7]_lut_out = GND;
C1_RIGHT_OUT[7] = DFFEAS(C1_RIGHT_OUT[7]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, C1_SHIFTIN[7], , , VCC);


--C1_RIGHT_OUT[4] is PCM3006:inst6|RIGHT_OUT[4] at LC_X37_Y14_N4
--operation mode is normal

C1_RIGHT_OUT[4]_lut_out = C1_SHIFTIN[4];
C1_RIGHT_OUT[4] = DFFEAS(C1_RIGHT_OUT[4]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, , , , );


--C1_RIGHT_OUT[5] is PCM3006:inst6|RIGHT_OUT[5] at LC_X37_Y14_N7
--operation mode is normal

C1_RIGHT_OUT[5]_lut_out = C1_SHIFTIN[5];
C1_RIGHT_OUT[5] = DFFEAS(C1_RIGHT_OUT[5]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, , , , );


--C1_RIGHT_OUT[6] is PCM3006:inst6|RIGHT_OUT[6] at LC_X37_Y14_N1
--operation mode is normal

C1_RIGHT_OUT[6]_lut_out = C1_SHIFTIN[6];
C1_RIGHT_OUT[6] = DFFEAS(C1_RIGHT_OUT[6]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, , , , );


--C1_RIGHT_OUT[8] is PCM3006:inst6|RIGHT_OUT[8] at LC_X37_Y14_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_RIGHT_OUT[8]_lut_out = GND;
C1_RIGHT_OUT[8] = DFFEAS(C1_RIGHT_OUT[8]_lut_out, GLOBAL(12_288MHz), VCC, , C1L30, C1_SHIFTIN[8], , , VCC);


--B1_condition_delay_reg[2] is sld_signaltap:auto_signaltap_0|condition_delay_reg[2] at LC_X30_Y17_N2
--operation mode is normal

B1_condition_delay_reg[2] = AMPP_FUNCTION(12_288MHz, B1_condition_delay_reg[1], VCC);


--Y1_counter_cella6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella6 at LC_X27_Y15_N1
--operation mode is arithmetic

Y1_counter_cella6 = AMPP_FUNCTION(12_288MHz, Y1_counter_cella6, !H1L3, H1L4, Y1L14, Y1L16, Y1L17);

--Y1L19 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella6~COUT at LC_X27_Y15_N1
--operation mode is arithmetic

Y1L19 = AMPP_FUNCTION(Y1_counter_cella6, Y1L16);

--Y1L20 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella6~COUTCOUT1_2 at LC_X27_Y15_N1
--operation mode is arithmetic

Y1L20 = AMPP_FUNCTION(Y1_counter_cella6, Y1L17);


--G1L20 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~1141 at LC_X28_Y11_N2
--operation mode is normal

G1L20 = AMPP_FUNCTION(G1_word_counter[0], G1_word_counter[2], G1_word_counter[3], G1_word_counter[1]);


--L4_dffs[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4] at LC_X28_Y16_N8
--operation mode is normal

L4_dffs[4] = AMPP_FUNCTION(A1L6, L4_dffs[5], DB1_safe_q[3], B1L157, GB1_state[4], !B1_reset_all);


--DB1_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[2] at LC_X30_Y17_N6
--operation mode is arithmetic

DB1_safe_q[2] = AMPP_FUNCTION(12_288MHz, DB1_safe_q[2], !B1_reset_all, B1L151, DB1L2, DB1L4, DB1L5);

--DB1L7 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella2~COUT at LC_X30_Y17_N6
--operation mode is arithmetic

DB1L7 = AMPP_FUNCTION(DB1_safe_q[2], DB1L4);

--DB1L8 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella2~COUTCOUT1_1 at LC_X30_Y17_N6
--operation mode is arithmetic

DB1L8 = AMPP_FUNCTION(DB1_safe_q[2], DB1L5);


--BB1_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[2] at LC_X41_Y14_N7
--operation mode is arithmetic

BB1_safe_q[2] = AMPP_FUNCTION(12_288MHz, BB1_safe_q[2], S1L1, !B1_reset_all, AB1L1, BB1L5, BB1L6);

--BB1L8 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella2~COUT at LC_X41_Y14_N7
--operation mode is arithmetic

BB1L8 = AMPP_FUNCTION(BB1_safe_q[2], BB1L5);

--BB1L9 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella2~COUTCOUT1_2 at LC_X41_Y14_N7
--operation mode is arithmetic

BB1L9 = AMPP_FUNCTION(BB1_safe_q[2], BB1L6);


--BB1_safe_q[4] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[4] at LC_X41_Y14_N9
--operation mode is arithmetic

BB1_safe_q[4] = AMPP_FUNCTION(12_288MHz, BB1_safe_q[4], S1L1, !B1_reset_all, AB1L1, BB1L11, BB1L12);

--BB1L14 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella4~COUT at LC_X41_Y14_N9
--operation mode is arithmetic

BB1L14 = AMPP_FUNCTION(BB1_safe_q[4], BB1L11, BB1L12);


--L1_dffs[10] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[10] at LC_X42_Y14_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L1_dffs[10] = AMPP_FUNCTION(A1L6, L1_dffs[11], !B1_reset_all, GND, H1_trigger_setup_ena);


--AB1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~71 at LC_X42_Y14_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

AB1L2 = AMPP_FUNCTION(BB1_safe_q[4], BB1_safe_q[2], L1_dffs[10]);

--L1_dffs[8] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[8] at LC_X42_Y14_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L1_dffs[8] = AMPP_FUNCTION(A1L6, L1_dffs[9], !B1_reset_all, GND, H1_trigger_setup_ena);


--BB1_safe_q[8] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[8] at LC_X41_Y13_N3
--operation mode is arithmetic

BB1_safe_q[8] = AMPP_FUNCTION(12_288MHz, S1L1, BB1_safe_q[8], !B1_reset_all, AB1L1, BB1L14, BB1L22, BB1L23);

--BB1L25 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella8~COUT at LC_X41_Y13_N3
--operation mode is arithmetic

BB1L25 = AMPP_FUNCTION(BB1_safe_q[8], BB1L22);

--BB1L26 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella8~COUTCOUT1_2 at LC_X41_Y13_N3
--operation mode is arithmetic

BB1L26 = AMPP_FUNCTION(BB1_safe_q[8], BB1L23);


--BB1_safe_q[10] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[10] at LC_X41_Y13_N5
--operation mode is normal

BB1_safe_q[10] = AMPP_FUNCTION(12_288MHz, S1L1, BB1_safe_q[10], !B1_reset_all, AB1L1, BB1L28);


--L1_dffs[14] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[14] at LC_X40_Y14_N8
--operation mode is normal

L1_dffs[14] = AMPP_FUNCTION(A1L6, L1_dffs[15], !B1_reset_all, H1_trigger_setup_ena);


--AB1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~72 at LC_X42_Y14_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

AB1L3 = AMPP_FUNCTION(L1_dffs[14], BB1_safe_q[10], BB1_safe_q[8]);

--L1_dffs[16] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[16] at LC_X42_Y14_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L1_dffs[16] = AMPP_FUNCTION(A1L6, L1_dffs[17], !B1_reset_all, GND, H1_trigger_setup_ena);


--BB1_safe_q[9] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[9] at LC_X41_Y13_N4
--operation mode is arithmetic

BB1_safe_q[9] = AMPP_FUNCTION(12_288MHz, S1L1, BB1_safe_q[9], !B1_reset_all, AB1L1, BB1L14, BB1L25, BB1L26);

--BB1L28 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella9~COUT at LC_X41_Y13_N4
--operation mode is arithmetic

BB1L28 = AMPP_FUNCTION(BB1_safe_q[9], BB1L14, BB1L25, BB1L26);


--BB1_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[0] at LC_X41_Y14_N5
--operation mode is arithmetic

BB1_safe_q[0] = AMPP_FUNCTION(12_288MHz, BB1_safe_q[0], S1L1, !B1_reset_all, AB1L1);

--BB1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella0~COUT at LC_X41_Y14_N5
--operation mode is arithmetic

BB1L2 = AMPP_FUNCTION(BB1_safe_q[0]);

--BB1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella0~COUTCOUT1_3 at LC_X41_Y14_N5
--operation mode is arithmetic

BB1L3 = AMPP_FUNCTION(BB1_safe_q[0]);


--L1_dffs[15] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[15] at LC_X40_Y14_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L1_dffs[15] = AMPP_FUNCTION(A1L6, L1_dffs[16], !B1_reset_all, GND, H1_trigger_setup_ena);


--AB1L4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~73 at LC_X42_Y14_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

AB1L4 = AMPP_FUNCTION(L1_dffs[15], BB1_safe_q[0], BB1_safe_q[9]);

--L1_dffs[6] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[6] at LC_X42_Y14_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L1_dffs[6] = AMPP_FUNCTION(A1L6, L1_dffs[7], !B1_reset_all, GND, H1_trigger_setup_ena);


--BB1_safe_q[6] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[6] at LC_X41_Y13_N1
--operation mode is arithmetic

BB1_safe_q[6] = AMPP_FUNCTION(12_288MHz, S1L1, BB1_safe_q[6], !B1_reset_all, AB1L1, BB1L14, BB1L16, BB1L17);

--BB1L19 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella6~COUT at LC_X41_Y13_N1
--operation mode is arithmetic

BB1L19 = AMPP_FUNCTION(BB1_safe_q[6], BB1L16);

--BB1L20 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella6~COUTCOUT1_2 at LC_X41_Y13_N1
--operation mode is arithmetic

BB1L20 = AMPP_FUNCTION(BB1_safe_q[6], BB1L17);


--BB1_safe_q[7] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[7] at LC_X41_Y13_N2
--operation mode is arithmetic

BB1_safe_q[7] = AMPP_FUNCTION(12_288MHz, S1L1, BB1_safe_q[7], !B1_reset_all, AB1L1, BB1L14, BB1L19, BB1L20);

--BB1L22 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella7~COUT at LC_X41_Y13_N2
--operation mode is arithmetic

BB1L22 = AMPP_FUNCTION(BB1_safe_q[7], BB1L19);

--BB1L23 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella7~COUTCOUT1_2 at LC_X41_Y13_N2
--operation mode is arithmetic

BB1L23 = AMPP_FUNCTION(BB1_safe_q[7], BB1L20);


--L1_dffs[12] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[12] at LC_X42_Y14_N9
--operation mode is normal

L1_dffs[12] = AMPP_FUNCTION(A1L6, L1_dffs[13], !B1_reset_all, H1_trigger_setup_ena);


--AB1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~74 at LC_X42_Y14_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

AB1L5 = AMPP_FUNCTION(L1_dffs[12], BB1_safe_q[7], BB1_safe_q[6]);

--L1_dffs[13] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[13] at LC_X42_Y14_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L1_dffs[13] = AMPP_FUNCTION(A1L6, L1_dffs[14], !B1_reset_all, GND, H1_trigger_setup_ena);


--AB1L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~75 at LC_X42_Y14_N6
--operation mode is normal

AB1L6 = AMPP_FUNCTION(AB1L2, AB1L5, AB1L3, AB1L4);


--BB1_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[3] at LC_X41_Y14_N8
--operation mode is arithmetic

BB1_safe_q[3] = AMPP_FUNCTION(12_288MHz, BB1_safe_q[3], S1L1, !B1_reset_all, AB1L1, BB1L8, BB1L9);

--BB1L11 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella3~COUT at LC_X41_Y14_N8
--operation mode is arithmetic

BB1L11 = AMPP_FUNCTION(BB1_safe_q[3], BB1L8);

--BB1L12 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella3~COUTCOUT1_2 at LC_X41_Y14_N8
--operation mode is arithmetic

BB1L12 = AMPP_FUNCTION(BB1_safe_q[3], BB1L9);


--BB1_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[1] at LC_X41_Y14_N6
--operation mode is arithmetic

BB1_safe_q[1] = AMPP_FUNCTION(12_288MHz, BB1_safe_q[1], S1L1, !B1_reset_all, AB1L1, BB1L2, BB1L3);

--BB1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella1~COUT at LC_X41_Y14_N6
--operation mode is arithmetic

BB1L5 = AMPP_FUNCTION(BB1_safe_q[1], BB1L2);

--BB1L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella1~COUTCOUT1_2 at LC_X41_Y14_N6
--operation mode is arithmetic

BB1L6 = AMPP_FUNCTION(BB1_safe_q[1], BB1L3);


--L1_dffs[9] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[9] at LC_X42_Y14_N4
--operation mode is normal

L1_dffs[9] = AMPP_FUNCTION(A1L6, L1_dffs[10], !B1_reset_all, H1_trigger_setup_ena);


--AB1L7 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~76 at LC_X42_Y14_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

AB1L7 = AMPP_FUNCTION(BB1_safe_q[3], L1_dffs[9], BB1_safe_q[1]);

--L1_dffs[7] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[7] at LC_X42_Y14_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L1_dffs[7] = AMPP_FUNCTION(A1L6, L1_dffs[8], !B1_reset_all, GND, H1_trigger_setup_ena);


--BB1_safe_q[5] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|safe_q[5] at LC_X41_Y13_N0
--operation mode is arithmetic

BB1_safe_q[5] = AMPP_FUNCTION(12_288MHz, S1L1, BB1_safe_q[5], !B1_reset_all, AB1L1, BB1L14);

--BB1L16 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella5~COUT at LC_X41_Y13_N0
--operation mode is arithmetic

BB1L16 = AMPP_FUNCTION(BB1_safe_q[5]);

--BB1L17 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_ekf:auto_generated|counter_cella5~COUTCOUT1_2 at LC_X41_Y13_N0
--operation mode is arithmetic

BB1L17 = AMPP_FUNCTION(BB1_safe_q[5]);


--AB1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_gnh:auto_generated|aeb_int~0 at LC_X42_Y14_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

AB1L1 = AMPP_FUNCTION(BB1_safe_q[5], AB1L7, AB1L6);

--L1_dffs[11] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[11] at LC_X42_Y14_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L1_dffs[11] = AMPP_FUNCTION(A1L6, L1_dffs[12], !B1_reset_all, GND, H1_trigger_setup_ena);


--C1_SHIFTOUT[24] is PCM3006:inst6|SHIFTOUT[24] at LC_X36_Y17_N1
--operation mode is normal

C1_SHIFTOUT[24]_lut_out = C1_LRCOUT_INT & (C1_SHIFTOUT[23]) # !C1_LRCOUT_INT & (C1L1 & C1_R_IN[8] # !C1L1 & (C1_SHIFTOUT[23]));
C1_SHIFTOUT[24] = DFFEAS(C1_SHIFTOUT[24]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_R_IN[9] is PCM3006:inst6|R_IN[9] at LC_X35_Y16_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_R_IN[9]_lut_out = GND;
C1_R_IN[9] = DFFEAS(C1_R_IN[9]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, C1_LEFT_OUT[9], , , VCC);


--DB1_safe_q[8] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[8] at LC_X30_Y16_N2
--operation mode is arithmetic

DB1_safe_q[8] = AMPP_FUNCTION(12_288MHz, DB1_safe_q[8], !B1_reset_all, B1L151, DB1L16, DB1L21, DB1L22);

--DB1L24 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella8~COUT at LC_X30_Y16_N2
--operation mode is arithmetic

DB1L24 = AMPP_FUNCTION(DB1_safe_q[8], DB1L21);

--DB1L25 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella8~COUTCOUT1_1 at LC_X30_Y16_N2
--operation mode is arithmetic

DB1L25 = AMPP_FUNCTION(DB1_safe_q[8], DB1L22);


--B1_condition_delay_reg[1] is sld_signaltap:auto_signaltap_0|condition_delay_reg[1] at LC_X30_Y17_N3
--operation mode is normal

B1_condition_delay_reg[1] = AMPP_FUNCTION(12_288MHz, VCC);


--Y1_counter_cella5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella5 at LC_X27_Y15_N0
--operation mode is arithmetic

Y1_counter_cella5 = AMPP_FUNCTION(12_288MHz, Y1_counter_cella5, !H1L3, H1L4, Y1L14);

--Y1L16 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella5~COUT at LC_X27_Y15_N0
--operation mode is arithmetic

Y1L16 = AMPP_FUNCTION(Y1_counter_cella5);

--Y1L17 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella5~COUTCOUT1_2 at LC_X27_Y15_N0
--operation mode is arithmetic

Y1L17 = AMPP_FUNCTION(Y1_counter_cella5);


--L4_dffs[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5] at LC_X28_Y16_N9
--operation mode is normal

L4_dffs[5] = AMPP_FUNCTION(A1L6, DB1_safe_q[4], L4_dffs[6], B1L157, GB1_state[4], !B1_reset_all);


--DB1_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[3] at LC_X30_Y17_N7
--operation mode is arithmetic

DB1_safe_q[3] = AMPP_FUNCTION(12_288MHz, DB1_safe_q[3], !B1_reset_all, B1L151, DB1L2, DB1L7, DB1L8);

--DB1L10 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella3~COUT at LC_X30_Y17_N7
--operation mode is arithmetic

DB1L10 = AMPP_FUNCTION(DB1_safe_q[3], DB1L7);

--DB1L11 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella3~COUTCOUT1_1 at LC_X30_Y17_N7
--operation mode is arithmetic

DB1L11 = AMPP_FUNCTION(DB1_safe_q[3], DB1L8);


--S1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|non_zero_sample_depth_gen~0 at LC_X41_Y13_N7
--operation mode is normal

S1L1 = AMPP_FUNCTION(S1_segment_write_addr_adv_ena, B1_condition_delay_reg[3]);


--L1_dffs[17] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[17] at LC_X40_Y14_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L1_dffs[17] = AMPP_FUNCTION(A1L6, L1_dffs[18], !B1_reset_all, GND, H1_trigger_setup_ena);


--C1_SHIFTOUT[23] is PCM3006:inst6|SHIFTOUT[23] at LC_X36_Y17_N6
--operation mode is normal

C1_SHIFTOUT[23]_lut_out = C1_LRCOUT_INT & (C1_SHIFTOUT[22]) # !C1_LRCOUT_INT & (C1L1 & C1_R_IN[7] # !C1L1 & (C1_SHIFTOUT[22]));
C1_SHIFTOUT[23] = DFFEAS(C1_SHIFTOUT[23]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_R_IN[8] is PCM3006:inst6|R_IN[8] at LC_X36_Y12_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_R_IN[8]_lut_out = GND;
C1_R_IN[8] = DFFEAS(C1_R_IN[8]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, C1_LEFT_OUT[8], , , VCC);


--DB1_safe_q[7] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[7] at LC_X30_Y16_N1
--operation mode is arithmetic

DB1_safe_q[7] = AMPP_FUNCTION(12_288MHz, DB1_safe_q[7], !B1_reset_all, B1L151, DB1L16, DB1L18, DB1L19);

--DB1L21 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella7~COUT at LC_X30_Y16_N1
--operation mode is arithmetic

DB1L21 = AMPP_FUNCTION(DB1_safe_q[7], DB1L18);

--DB1L22 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella7~COUTCOUT1_1 at LC_X30_Y16_N1
--operation mode is arithmetic

DB1L22 = AMPP_FUNCTION(DB1_safe_q[7], DB1L19);


--Y1_counter_cella4 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella4 at LC_X27_Y16_N9
--operation mode is arithmetic

Y1_counter_cella4 = AMPP_FUNCTION(12_288MHz, Y1_counter_cella4, !H1L3, H1L4, Y1L11, Y1L12);

--Y1L14 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella4~COUT at LC_X27_Y16_N9
--operation mode is arithmetic

Y1L14 = AMPP_FUNCTION(Y1_counter_cella4, Y1L11, Y1L12);


--L4_dffs[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6] at LC_X28_Y16_N0
--operation mode is normal

L4_dffs[6] = AMPP_FUNCTION(A1L6, DB1_safe_q[5], B1L157, L4_dffs[7], GB1_state[4], !B1_reset_all);


--DB1_safe_q[4] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[4] at LC_X30_Y17_N8
--operation mode is arithmetic

DB1_safe_q[4] = AMPP_FUNCTION(12_288MHz, DB1_safe_q[4], !B1_reset_all, B1L151, DB1L2, DB1L10, DB1L11);

--DB1L13 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella4~COUT at LC_X30_Y17_N8
--operation mode is arithmetic

DB1L13 = AMPP_FUNCTION(DB1_safe_q[4], DB1L10);

--DB1L14 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella4~COUTCOUT1_1 at LC_X30_Y17_N8
--operation mode is arithmetic

DB1L14 = AMPP_FUNCTION(DB1_safe_q[4], DB1L11);


--L1_dffs[18] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[18] at LC_X40_Y14_N9
--operation mode is normal

L1_dffs[18] = AMPP_FUNCTION(A1L6, L1_dffs[19], !B1_reset_all, H1_trigger_setup_ena);


--C1_SHIFTOUT[22] is PCM3006:inst6|SHIFTOUT[22] at LC_X36_Y17_N5
--operation mode is normal

C1_SHIFTOUT[22]_lut_out = C1_LRCOUT_INT & (C1_SHIFTOUT[21]) # !C1_LRCOUT_INT & (C1L1 & C1_R_IN[6] # !C1L1 & (C1_SHIFTOUT[21]));
C1_SHIFTOUT[22] = DFFEAS(C1_SHIFTOUT[22]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_R_IN[7] is PCM3006:inst6|R_IN[7] at LC_X36_Y12_N1
--operation mode is normal

C1_R_IN[7]_lut_out = C1_LEFT_OUT[7];
C1_R_IN[7] = DFFEAS(C1_R_IN[7]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, , , , );


--DB1_safe_q[6] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[6] at LC_X30_Y16_N0
--operation mode is arithmetic

DB1_safe_q[6] = AMPP_FUNCTION(12_288MHz, DB1_safe_q[6], !B1_reset_all, B1L151, DB1L16);

--DB1L18 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella6~COUT at LC_X30_Y16_N0
--operation mode is arithmetic

DB1L18 = AMPP_FUNCTION(DB1_safe_q[6]);

--DB1L19 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella6~COUTCOUT1_1 at LC_X30_Y16_N0
--operation mode is arithmetic

DB1L19 = AMPP_FUNCTION(DB1_safe_q[6]);


--Y1_counter_cella3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella3 at LC_X27_Y16_N8
--operation mode is arithmetic

Y1_counter_cella3 = AMPP_FUNCTION(12_288MHz, Y1_counter_cella3, !H1L3, H1L4, Y1L8, Y1L9);

--Y1L11 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella3~COUT at LC_X27_Y16_N8
--operation mode is arithmetic

Y1L11 = AMPP_FUNCTION(Y1_counter_cella3, Y1L8);

--Y1L12 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella3~COUTCOUT1_2 at LC_X27_Y16_N8
--operation mode is arithmetic

Y1L12 = AMPP_FUNCTION(Y1_counter_cella3, Y1L9);


--L4_dffs[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7] at LC_X28_Y16_N2
--operation mode is normal

L4_dffs[7] = AMPP_FUNCTION(A1L6, DB1_safe_q[6], L4_dffs[8], B1L157, GB1_state[4], !B1_reset_all);


--DB1_safe_q[5] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|safe_q[5] at LC_X30_Y17_N9
--operation mode is arithmetic

DB1_safe_q[5] = AMPP_FUNCTION(12_288MHz, DB1_safe_q[5], !B1_reset_all, B1L151, DB1L2, DB1L13, DB1L14);

--DB1L16 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_ngh:auto_generated|counter_cella5~COUT at LC_X30_Y17_N9
--operation mode is arithmetic

DB1L16 = AMPP_FUNCTION(DB1_safe_q[5], DB1L2, DB1L13, DB1L14);


--L1_dffs[19] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[19] at LC_X40_Y18_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L1_dffs[19] = AMPP_FUNCTION(A1L6, L2_dffs[0], !B1_reset_all, GND, H1_trigger_setup_ena);


--C1_SHIFTOUT[21] is PCM3006:inst6|SHIFTOUT[21] at LC_X35_Y15_N5
--operation mode is normal

C1_SHIFTOUT[21]_lut_out = C1_LRCOUT_INT & (C1_SHIFTOUT[20]) # !C1_LRCOUT_INT & (C1L1 & C1_R_IN[5] # !C1L1 & (C1_SHIFTOUT[20]));
C1_SHIFTOUT[21] = DFFEAS(C1_SHIFTOUT[21]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_R_IN[6] is PCM3006:inst6|R_IN[6] at LC_X35_Y13_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_R_IN[6]_lut_out = GND;
C1_R_IN[6] = DFFEAS(C1_R_IN[6]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, C1_LEFT_OUT[6], , , VCC);


--Y1_counter_cella2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella2 at LC_X27_Y16_N7
--operation mode is arithmetic

Y1_counter_cella2 = AMPP_FUNCTION(12_288MHz, Y1_counter_cella2, !H1L3, H1L4, Y1L5, Y1L6);

--Y1L8 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella2~COUT at LC_X27_Y16_N7
--operation mode is arithmetic

Y1L8 = AMPP_FUNCTION(Y1_counter_cella2, Y1L5);

--Y1L9 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella2~COUTCOUT1_2 at LC_X27_Y16_N7
--operation mode is arithmetic

Y1L9 = AMPP_FUNCTION(Y1_counter_cella2, Y1L6);


--L4_dffs[8] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8] at LC_X28_Y16_N5
--operation mode is normal

L4_dffs[8] = AMPP_FUNCTION(A1L6, L4_dffs[9], B1L157, DB1_safe_q[7], GB1_state[4], !B1_reset_all);


--C1_SHIFTOUT[20] is PCM3006:inst6|SHIFTOUT[20] at LC_X35_Y15_N1
--operation mode is normal

C1_SHIFTOUT[20]_lut_out = C1L1 & (C1_LRCOUT_INT & C1_SHIFTOUT[19] # !C1_LRCOUT_INT & (C1_R_IN[4])) # !C1L1 & C1_SHIFTOUT[19];
C1_SHIFTOUT[20] = DFFEAS(C1_SHIFTOUT[20]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_R_IN[5] is PCM3006:inst6|R_IN[5] at LC_X35_Y16_N0
--operation mode is normal

C1_R_IN[5]_lut_out = C1_LEFT_OUT[5];
C1_R_IN[5] = DFFEAS(C1_R_IN[5]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, , , , );


--Y1_counter_cella1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella1 at LC_X27_Y16_N6
--operation mode is arithmetic

Y1_counter_cella1 = AMPP_FUNCTION(12_288MHz, Y1_counter_cella1, !H1L3, H1L4, Y1L2, Y1L3);

--Y1L5 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella1~COUT at LC_X27_Y16_N6
--operation mode is arithmetic

Y1L5 = AMPP_FUNCTION(Y1_counter_cella1, Y1L2);

--Y1L6 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella1~COUTCOUT1_2 at LC_X27_Y16_N6
--operation mode is arithmetic

Y1L6 = AMPP_FUNCTION(Y1_counter_cella1, Y1L3);


--L4_dffs[9] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9] at LC_X27_Y17_N8
--operation mode is normal

L4_dffs[9] = AMPP_FUNCTION(A1L6, GB1_state[4], B1L157, DB1_safe_q[8], L4_dffs[10], !B1_reset_all);


--C1_SHIFTOUT[19] is PCM3006:inst6|SHIFTOUT[19] at LC_X35_Y15_N7
--operation mode is normal

C1_SHIFTOUT[19]_lut_out = C1L1 & (C1_LRCOUT_INT & (C1_SHIFTOUT[18]) # !C1_LRCOUT_INT & C1_R_IN[3]) # !C1L1 & (C1_SHIFTOUT[18]);
C1_SHIFTOUT[19] = DFFEAS(C1_SHIFTOUT[19]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_R_IN[4] is PCM3006:inst6|R_IN[4] at LC_X35_Y16_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_R_IN[4]_lut_out = GND;
C1_R_IN[4] = DFFEAS(C1_R_IN[4]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, C1_LEFT_OUT[4], , , VCC);


--Y1_counter_cella0 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella0 at LC_X27_Y16_N5
--operation mode is arithmetic

Y1_counter_cella0 = AMPP_FUNCTION(12_288MHz, Y1_counter_cella0, !H1L3, H1L4);

--Y1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella0~COUT at LC_X27_Y16_N5
--operation mode is arithmetic

Y1L2 = AMPP_FUNCTION(Y1_counter_cella0);

--Y1L3 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_fbg:auto_generated|counter_cella0~COUTCOUT1_3 at LC_X27_Y16_N5
--operation mode is arithmetic

Y1L3 = AMPP_FUNCTION(Y1_counter_cella0);


--L4_dffs[10] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10] at LC_X27_Y17_N0
--operation mode is normal

L4_dffs[10] = AMPP_FUNCTION(A1L6, GB1_state[4], B1L157, DB1_safe_q[9], L4_dffs[11], !B1_reset_all);


--C1_SHIFTOUT[18] is PCM3006:inst6|SHIFTOUT[18] at LC_X35_Y15_N8
--operation mode is normal

C1_SHIFTOUT[18]_lut_out = C1_LRCOUT_INT & (C1_SHIFTOUT[17]) # !C1_LRCOUT_INT & (C1L1 & (C1_R_IN[2]) # !C1L1 & C1_SHIFTOUT[17]);
C1_SHIFTOUT[18] = DFFEAS(C1_SHIFTOUT[18]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_R_IN[3] is PCM3006:inst6|R_IN[3] at LC_X35_Y16_N1
--operation mode is normal

C1_R_IN[3]_lut_out = C1_LEFT_OUT[3];
C1_R_IN[3] = DFFEAS(C1_R_IN[3]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, , , , );


--L4_dffs[11] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11] at LC_X27_Y17_N6
--operation mode is normal

L4_dffs[11] = AMPP_FUNCTION(A1L6, GB1_state[4], DB1_safe_q[10], L4_dffs[12], B1L157, !B1_reset_all);


--C1_SHIFTOUT[17] is PCM3006:inst6|SHIFTOUT[17] at LC_X35_Y15_N4
--operation mode is normal

C1_SHIFTOUT[17]_lut_out = C1_LRCOUT_INT & (C1_SHIFTOUT[16]) # !C1_LRCOUT_INT & (C1L1 & C1_R_IN[1] # !C1L1 & (C1_SHIFTOUT[16]));
C1_SHIFTOUT[17] = DFFEAS(C1_SHIFTOUT[17]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_R_IN[2] is PCM3006:inst6|R_IN[2] at LC_X35_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_R_IN[2]_lut_out = GND;
C1_R_IN[2] = DFFEAS(C1_R_IN[2]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, C1_LEFT_OUT[2], , , VCC);


--L4_dffs[12] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12] at LC_X27_Y17_N7
--operation mode is normal

L4_dffs[12] = AMPP_FUNCTION(A1L6, GB1_state[4], CB1_dffs[0], L4_dffs[13], B1L157, !B1_reset_all);


--C1_SHIFTOUT[16] is PCM3006:inst6|SHIFTOUT[16] at LC_X35_Y15_N0
--operation mode is normal

C1_SHIFTOUT[16]_lut_out = C1L1 & (C1_LRCOUT_INT & C1_SHIFTOUT[15] # !C1_LRCOUT_INT & (C1_R_IN[0])) # !C1L1 & C1_SHIFTOUT[15];
C1_SHIFTOUT[16] = DFFEAS(C1_SHIFTOUT[16]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_R_IN[1] is PCM3006:inst6|R_IN[1] at LC_X35_Y17_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_R_IN[1]_lut_out = GND;
C1_R_IN[1] = DFFEAS(C1_R_IN[1]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, C1_LEFT_OUT[1], , , VCC);


--L4_dffs[13] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13] at LC_X27_Y17_N9
--operation mode is normal

L4_dffs[13] = AMPP_FUNCTION(A1L6, GB1_state[4], L4_dffs[14], CB1_dffs[1], B1L157, !B1_reset_all);


--CB1_dffs[0] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[0] at LC_X27_Y17_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

CB1_dffs[0] = AMPP_FUNCTION(12_288MHz, DB1_safe_q[0], !B1_reset_all, GND, J1L3);


--C1_SHIFTOUT[15] is PCM3006:inst6|SHIFTOUT[15] at LC_X35_Y15_N6
--operation mode is normal

C1_SHIFTOUT[15]_lut_out = C1_LRCOUT_INT & (C1_SHIFTOUT[14]) # !C1_LRCOUT_INT & (C1L1 & (C1_L_IN[15]) # !C1L1 & C1_SHIFTOUT[14]);
C1_SHIFTOUT[15] = DFFEAS(C1_SHIFTOUT[15]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_R_IN[0] is PCM3006:inst6|R_IN[0] at LC_X35_Y17_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_R_IN[0]_lut_out = GND;
C1_R_IN[0] = DFFEAS(C1_R_IN[0]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, C1_LEFT_OUT[0], , , VCC);


--L4_dffs[14] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14] at LC_X27_Y17_N4
--operation mode is normal

L4_dffs[14] = AMPP_FUNCTION(A1L6, CB1_dffs[2], B1L157, L4_dffs[15], GB1_state[4], !B1_reset_all);


--CB1_dffs[1] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[1] at LC_X28_Y17_N5
--operation mode is normal

CB1_dffs[1] = AMPP_FUNCTION(12_288MHz, DB1_safe_q[1], !B1_reset_all, J1L3);


--C1_SHIFTOUT[14] is PCM3006:inst6|SHIFTOUT[14] at LC_X35_Y15_N2
--operation mode is normal

C1_SHIFTOUT[14]_lut_out = C1_LRCOUT_INT & (C1_SHIFTOUT[13]) # !C1_LRCOUT_INT & (C1L1 & C1_L_IN[14] # !C1L1 & (C1_SHIFTOUT[13]));
C1_SHIFTOUT[14] = DFFEAS(C1_SHIFTOUT[14]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_L_IN[15] is PCM3006:inst6|L_IN[15] at LC_X38_Y14_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_L_IN[15]_lut_out = GND;
C1_L_IN[15] = DFFEAS(C1_L_IN[15]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, C1_RIGHT_OUT[15], , , VCC);


--L4_dffs[15] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15] at LC_X27_Y17_N2
--operation mode is normal

L4_dffs[15] = AMPP_FUNCTION(A1L6, GB1_state[4], B1L157, CB1_dffs[3], L4_dffs[16], !B1_reset_all);


--CB1_dffs[2] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[2] at LC_X28_Y17_N6
--operation mode is normal

CB1_dffs[2] = AMPP_FUNCTION(12_288MHz, DB1_safe_q[2], !B1_reset_all, J1L3);


--C1_SHIFTOUT[13] is PCM3006:inst6|SHIFTOUT[13] at LC_X35_Y15_N3
--operation mode is normal

C1_SHIFTOUT[13]_lut_out = C1L1 & (C1_LRCOUT_INT & C1_SHIFTOUT[12] # !C1_LRCOUT_INT & (C1_L_IN[13])) # !C1L1 & C1_SHIFTOUT[12];
C1_SHIFTOUT[13] = DFFEAS(C1_SHIFTOUT[13]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_L_IN[14] is PCM3006:inst6|L_IN[14] at LC_X36_Y15_N9
--operation mode is normal

C1_L_IN[14]_lut_out = C1_RIGHT_OUT[14];
C1_L_IN[14] = DFFEAS(C1_L_IN[14]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, , , , );


--L4_dffs[16] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16] at LC_X27_Y17_N1
--operation mode is normal

L4_dffs[16] = AMPP_FUNCTION(A1L6, GB1_state[4], B1L157, CB1_dffs[4], L4_dffs[17], !B1_reset_all);


--CB1_dffs[3] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[3] at LC_X28_Y17_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

CB1_dffs[3] = AMPP_FUNCTION(12_288MHz, DB1_safe_q[3], !B1_reset_all, GND, J1L3);


--C1_SHIFTOUT[12] is PCM3006:inst6|SHIFTOUT[12] at LC_X35_Y15_N9
--operation mode is normal

C1_SHIFTOUT[12]_lut_out = C1_LRCOUT_INT & (C1_SHIFTOUT[11]) # !C1_LRCOUT_INT & (C1L1 & (C1_L_IN[12]) # !C1L1 & C1_SHIFTOUT[11]);
C1_SHIFTOUT[12] = DFFEAS(C1_SHIFTOUT[12]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_L_IN[13] is PCM3006:inst6|L_IN[13] at LC_X36_Y15_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_L_IN[13]_lut_out = GND;
C1_L_IN[13] = DFFEAS(C1_L_IN[13]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, C1_RIGHT_OUT[13], , , VCC);


--L4_dffs[17] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17] at LC_X27_Y17_N3
--operation mode is normal

L4_dffs[17] = AMPP_FUNCTION(A1L6, GB1_state[4], B1L157, CB1_dffs[5], L4_dffs[18], !B1_reset_all);


--CB1_dffs[4] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[4] at LC_X28_Y17_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

CB1_dffs[4] = AMPP_FUNCTION(12_288MHz, DB1_safe_q[4], !B1_reset_all, GND, J1L3);


--C1_SHIFTOUT[11] is PCM3006:inst6|SHIFTOUT[11] at LC_X37_Y15_N4
--operation mode is normal

C1_SHIFTOUT[11]_lut_out = C1_LRCOUT_INT & (C1_SHIFTOUT[10]) # !C1_LRCOUT_INT & (C1L1 & C1_L_IN[11] # !C1L1 & (C1_SHIFTOUT[10]));
C1_SHIFTOUT[11] = DFFEAS(C1_SHIFTOUT[11]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_L_IN[12] is PCM3006:inst6|L_IN[12] at LC_X35_Y16_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_L_IN[12]_lut_out = GND;
C1_L_IN[12] = DFFEAS(C1_L_IN[12]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, C1_RIGHT_OUT[12], , , VCC);


--L4_dffs[18] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18] at LC_X28_Y17_N9
--operation mode is normal

L4_dffs[18] = AMPP_FUNCTION(A1L6, GB1_state[4], L4_dffs[19], B1L157, CB1_dffs[6], !B1_reset_all);


--CB1_dffs[5] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[5] at LC_X28_Y17_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

CB1_dffs[5] = AMPP_FUNCTION(12_288MHz, DB1_safe_q[5], !B1_reset_all, GND, J1L3);


--C1_SHIFTOUT[10] is PCM3006:inst6|SHIFTOUT[10] at LC_X37_Y15_N1
--operation mode is normal

C1_SHIFTOUT[10]_lut_out = C1_LRCOUT_INT & (C1_SHIFTOUT[9]) # !C1_LRCOUT_INT & (C1L1 & C1_L_IN[10] # !C1L1 & (C1_SHIFTOUT[9]));
C1_SHIFTOUT[10] = DFFEAS(C1_SHIFTOUT[10]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_L_IN[11] is PCM3006:inst6|L_IN[11] at LC_X38_Y14_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_L_IN[11]_lut_out = GND;
C1_L_IN[11] = DFFEAS(C1_L_IN[11]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, C1_RIGHT_OUT[11], , , VCC);


--L4_dffs[19] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19] at LC_X28_Y17_N8
--operation mode is normal

L4_dffs[19] = AMPP_FUNCTION(A1L6, GB1_state[4], L4_dffs[20], B1L157, CB1_dffs[7], !B1_reset_all);


--CB1_dffs[6] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[6] at LC_X28_Y17_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

CB1_dffs[6] = AMPP_FUNCTION(12_288MHz, DB1_safe_q[6], !B1_reset_all, GND, J1L3);


--C1_SHIFTOUT[9] is PCM3006:inst6|SHIFTOUT[9] at LC_X37_Y15_N6
--operation mode is normal

C1_SHIFTOUT[9]_lut_out = C1_LRCOUT_INT & (C1_SHIFTOUT[8]) # !C1_LRCOUT_INT & (C1L1 & C1_L_IN[9] # !C1L1 & (C1_SHIFTOUT[8]));
C1_SHIFTOUT[9] = DFFEAS(C1_SHIFTOUT[9]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_L_IN[10] is PCM3006:inst6|L_IN[10] at LC_X38_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_L_IN[10]_lut_out = GND;
C1_L_IN[10] = DFFEAS(C1_L_IN[10]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, C1_RIGHT_OUT[10], , , VCC);


--L4_dffs[20] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20] at LC_X28_Y17_N4
--operation mode is normal

L4_dffs[20] = AMPP_FUNCTION(A1L6, GB1_state[4], CB1_dffs[8], B1L157, L4_dffs[21], !B1_reset_all);


--CB1_dffs[7] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[7] at LC_X28_Y17_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

CB1_dffs[7] = AMPP_FUNCTION(12_288MHz, DB1_safe_q[7], !B1_reset_all, GND, J1L3);


--C1_SHIFTOUT[8] is PCM3006:inst6|SHIFTOUT[8] at LC_X37_Y15_N5
--operation mode is normal

C1_SHIFTOUT[8]_lut_out = C1_LRCOUT_INT & C1_SHIFTOUT[7] # !C1_LRCOUT_INT & (C1L1 & (C1_L_IN[8]) # !C1L1 & C1_SHIFTOUT[7]);
C1_SHIFTOUT[8] = DFFEAS(C1_SHIFTOUT[8]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_L_IN[9] is PCM3006:inst6|L_IN[9] at LC_X38_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_L_IN[9]_lut_out = GND;
C1_L_IN[9] = DFFEAS(C1_L_IN[9]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, C1_RIGHT_OUT[9], , , VCC);


--L4_dffs[21] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21] at LC_X29_Y17_N4
--operation mode is normal

L4_dffs[21] = AMPP_FUNCTION(A1L6, GB1_state[4], L4_dffs[22], B1L157, CB1_dffs[9], !B1_reset_all);


--CB1_dffs[8] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[8] at LC_X29_Y17_N9
--operation mode is normal

CB1_dffs[8] = AMPP_FUNCTION(12_288MHz, DB1_safe_q[8], !B1_reset_all, J1L3);


--C1_SHIFTOUT[7] is PCM3006:inst6|SHIFTOUT[7] at LC_X37_Y15_N7
--operation mode is normal

C1_SHIFTOUT[7]_lut_out = C1_LRCOUT_INT & C1_SHIFTOUT[6] # !C1_LRCOUT_INT & (C1L1 & (C1_L_IN[7]) # !C1L1 & C1_SHIFTOUT[6]);
C1_SHIFTOUT[7] = DFFEAS(C1_SHIFTOUT[7]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_L_IN[8] is PCM3006:inst6|L_IN[8] at LC_X37_Y14_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_L_IN[8]_lut_out = GND;
C1_L_IN[8] = DFFEAS(C1_L_IN[8]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, C1_RIGHT_OUT[8], , , VCC);


--L4_dffs[22] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22] at LC_X29_Y17_N0
--operation mode is normal

L4_dffs[22] = AMPP_FUNCTION(A1L6, GB1_state[4], B1L157, CB1_dffs[10], L3_dffs[0], !B1_reset_all);


--CB1_dffs[9] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[9] at LC_X29_Y17_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

CB1_dffs[9] = AMPP_FUNCTION(12_288MHz, DB1_safe_q[9], !B1_reset_all, GND, J1L3);


--C1_SHIFTOUT[6] is PCM3006:inst6|SHIFTOUT[6] at LC_X37_Y15_N2
--operation mode is normal

C1_SHIFTOUT[6]_lut_out = C1_LRCOUT_INT & (C1_SHIFTOUT[5]) # !C1_LRCOUT_INT & (C1L1 & C1_L_IN[6] # !C1L1 & (C1_SHIFTOUT[5]));
C1_SHIFTOUT[6] = DFFEAS(C1_SHIFTOUT[6]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_L_IN[7] is PCM3006:inst6|L_IN[7] at LC_X36_Y15_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_L_IN[7]_lut_out = GND;
C1_L_IN[7] = DFFEAS(C1_L_IN[7]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, C1_RIGHT_OUT[7], , , VCC);


--L3_dffs[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0] at LC_X29_Y17_N5
--operation mode is normal

L3_dffs[0] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, L3_dffs[1], E1L4, P1_q_b[0], !B1_reset_all);


--CB1_dffs[10] is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[10] at LC_X29_Y17_N2
--operation mode is normal

CB1_dffs[10] = AMPP_FUNCTION(12_288MHz, DB1_safe_q[10], !B1_reset_all, J1L3);


--C1_SHIFTOUT[5] is PCM3006:inst6|SHIFTOUT[5] at LC_X37_Y15_N0
--operation mode is normal

C1_SHIFTOUT[5]_lut_out = C1_LRCOUT_INT & C1_SHIFTOUT[4] # !C1_LRCOUT_INT & (C1L1 & (C1_L_IN[5]) # !C1L1 & C1_SHIFTOUT[4]);
C1_SHIFTOUT[5] = DFFEAS(C1_SHIFTOUT[5]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_L_IN[6] is PCM3006:inst6|L_IN[6] at LC_X37_Y14_N8
--operation mode is normal

C1_L_IN[6]_lut_out = C1_RIGHT_OUT[6];
C1_L_IN[6] = DFFEAS(C1_L_IN[6]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, , , , );


--P1_q_b[0] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[0] at M4K_X33_Y17
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[0] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][0], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][1]);

--P1_q_b[1] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[1] at M4K_X33_Y17
P1_q_b[1] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][0], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][1]);


--L3_dffs[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1] at LC_X29_Y17_N8
--operation mode is normal

L3_dffs[1] = AMPP_FUNCTION(A1L6, L3_dffs[2], P1_q_b[1], E1L4, E1_offload_shift_ena, !B1_reset_all);


--E1_offload_shift_ena is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena at LC_X28_Y16_N7
--operation mode is normal

E1_offload_shift_ena = AMPP_FUNCTION(EB4_Q[4], B1L157, GB1_state[4]);


--M1_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[0] at LC_X21_Y16_N0
--operation mode is arithmetic

M1_safe_q[0] = AMPP_FUNCTION(A1L6, M1_safe_q[0], A1L21, E1_offload_shift_ena, M1_modulus_trigger);

--M1L2 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella0~COUT at LC_X21_Y16_N0
--operation mode is arithmetic

M1L2 = AMPP_FUNCTION(M1_safe_q[0]);

--M1L3 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella0~COUTCOUT1_3 at LC_X21_Y16_N0
--operation mode is arithmetic

M1L3 = AMPP_FUNCTION(M1_safe_q[0]);


--M1_safe_q[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[6] at LC_X21_Y16_N6
--operation mode is arithmetic

M1_safe_q[6] = AMPP_FUNCTION(A1L6, M1_safe_q[6], A1L21, E1_offload_shift_ena, M1_modulus_trigger, M1L14, M1L18, M1L19);

--M1L21 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella6~COUT at LC_X21_Y16_N6
--operation mode is arithmetic

M1L21 = AMPP_FUNCTION(M1_safe_q[6], M1L18);

--M1L22 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella6~COUTCOUT1_2 at LC_X21_Y16_N6
--operation mode is arithmetic

M1L22 = AMPP_FUNCTION(M1_safe_q[6], M1L19);


--M1_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[1] at LC_X21_Y16_N1
--operation mode is arithmetic

M1_safe_q[1] = AMPP_FUNCTION(A1L6, M1_safe_q[1], A1L21, E1_offload_shift_ena, M1_modulus_trigger, M1L2, M1L3);

--M1L5 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella1~COUT at LC_X21_Y16_N1
--operation mode is arithmetic

M1L5 = AMPP_FUNCTION(M1_safe_q[1], M1L2);

--M1L6 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella1~COUTCOUT1_2 at LC_X21_Y16_N1
--operation mode is arithmetic

M1L6 = AMPP_FUNCTION(M1_safe_q[1], M1L3);


--M1_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[2] at LC_X21_Y16_N2
--operation mode is arithmetic

M1_safe_q[2] = AMPP_FUNCTION(A1L6, M1_safe_q[2], A1L21, E1_offload_shift_ena, M1_modulus_trigger, M1L5, M1L6);

--M1L8 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella2~COUT at LC_X21_Y16_N2
--operation mode is arithmetic

M1L8 = AMPP_FUNCTION(M1_safe_q[2], M1L5);

--M1L9 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella2~COUTCOUT1_2 at LC_X21_Y16_N2
--operation mode is arithmetic

M1L9 = AMPP_FUNCTION(M1_safe_q[2], M1L6);


--M1_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[3] at LC_X21_Y16_N3
--operation mode is arithmetic

M1_safe_q[3] = AMPP_FUNCTION(A1L6, M1_safe_q[3], A1L21, E1_offload_shift_ena, M1_modulus_trigger, M1L8, M1L9);

--M1L11 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella3~COUT at LC_X21_Y16_N3
--operation mode is arithmetic

M1L11 = AMPP_FUNCTION(M1_safe_q[3], M1L8);

--M1L12 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella3~COUTCOUT1 at LC_X21_Y16_N3
--operation mode is arithmetic

M1L12 = AMPP_FUNCTION(M1_safe_q[3], M1L9);


--M1_safe_q[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[4] at LC_X21_Y16_N4
--operation mode is arithmetic

M1_safe_q[4] = AMPP_FUNCTION(A1L6, M1_safe_q[4], A1L21, E1_offload_shift_ena, M1_modulus_trigger, M1L11, M1L12);

--M1L14 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella4~COUT at LC_X21_Y16_N4
--operation mode is arithmetic

M1L14 = AMPP_FUNCTION(M1_safe_q[4], M1L11, M1L12);


--E1L2 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~51 at LC_X21_Y15_N9
--operation mode is normal

E1L2 = AMPP_FUNCTION(M1_safe_q[2], M1_safe_q[1], M1_safe_q[3], M1_safe_q[4]);


--M1_safe_q[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|safe_q[5] at LC_X21_Y16_N5
--operation mode is arithmetic

M1_safe_q[5] = AMPP_FUNCTION(A1L6, M1_safe_q[5], A1L21, E1_offload_shift_ena, M1_modulus_trigger, M1L14);

--M1L18 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella5~COUT at LC_X21_Y16_N5
--operation mode is arithmetic

M1L18 = AMPP_FUNCTION(M1_safe_q[5]);

--M1L19 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|counter_cella5~COUTCOUT1_2 at LC_X21_Y16_N5
--operation mode is arithmetic

M1L19 = AMPP_FUNCTION(M1_safe_q[5]);


--E1L4 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~30 at LC_X21_Y15_N6
--operation mode is normal

E1L4 = AMPP_FUNCTION(M1_safe_q[6], M1_safe_q[0], E1L2, M1_safe_q[5]);


--C1_SHIFTOUT[4] is PCM3006:inst6|SHIFTOUT[4] at LC_X37_Y15_N9
--operation mode is normal

C1_SHIFTOUT[4]_lut_out = C1_LRCOUT_INT & (C1_SHIFTOUT[3]) # !C1_LRCOUT_INT & (C1L1 & C1_L_IN[4] # !C1L1 & (C1_SHIFTOUT[3]));
C1_SHIFTOUT[4] = DFFEAS(C1_SHIFTOUT[4]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_L_IN[5] is PCM3006:inst6|L_IN[5] at LC_X37_Y14_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_L_IN[5]_lut_out = GND;
C1_L_IN[5] = DFFEAS(C1_L_IN[5]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, C1_RIGHT_OUT[5], , , VCC);


--H1L1 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_ena_int~43 at LC_X30_Y16_N9
--operation mode is normal

H1L1 = AMPP_FUNCTION(L1_dffs[5], U1_buffer_write_enable, V1L5);


--B1_acq_data_in_pipe_reg[2][0] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][0] at LC_X35_Y17_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][0] = AMPP_FUNCTION(12_288MHz, X72_holdff, VCC, GND);


--N1_safe_q[0] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[0] at LC_X22_Y15_N5
--operation mode is arithmetic

N1_safe_q[0] = AMPP_FUNCTION(A1L6, N1_safe_q[0], !E1_acq_buf_read_reset, E1L3);

--N1L2 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella0~COUT at LC_X22_Y15_N5
--operation mode is arithmetic

N1L2 = AMPP_FUNCTION(N1_safe_q[0]);

--N1L3 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella0~COUTCOUT1_1 at LC_X22_Y15_N5
--operation mode is arithmetic

N1L3 = AMPP_FUNCTION(N1_safe_q[0]);


--N1_safe_q[1] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[1] at LC_X22_Y15_N6
--operation mode is arithmetic

N1_safe_q[1] = AMPP_FUNCTION(A1L6, N1_safe_q[1], !E1_acq_buf_read_reset, E1L3, N1L2, N1L3);

--N1L5 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella1~COUT at LC_X22_Y15_N6
--operation mode is arithmetic

N1L5 = AMPP_FUNCTION(N1_safe_q[1], N1L2);

--N1L6 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella1~COUTCOUT1_1 at LC_X22_Y15_N6
--operation mode is arithmetic

N1L6 = AMPP_FUNCTION(N1_safe_q[1], N1L3);


--N1_safe_q[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[2] at LC_X22_Y15_N7
--operation mode is arithmetic

N1_safe_q[2] = AMPP_FUNCTION(A1L6, N1_safe_q[2], !E1_acq_buf_read_reset, E1L3, N1L5, N1L6);

--N1L8 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella2~COUT at LC_X22_Y15_N7
--operation mode is arithmetic

N1L8 = AMPP_FUNCTION(N1_safe_q[2], N1L5);

--N1L9 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella2~COUTCOUT1_1 at LC_X22_Y15_N7
--operation mode is arithmetic

N1L9 = AMPP_FUNCTION(N1_safe_q[2], N1L6);


--N1_safe_q[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[3] at LC_X22_Y15_N8
--operation mode is arithmetic

N1_safe_q[3] = AMPP_FUNCTION(A1L6, N1_safe_q[3], !E1_acq_buf_read_reset, E1L3, N1L8, N1L9);

--N1L11 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella3~COUT at LC_X22_Y15_N8
--operation mode is arithmetic

N1L11 = AMPP_FUNCTION(N1_safe_q[3], N1L8);

--N1L12 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella3~COUTCOUT1_1 at LC_X22_Y15_N8
--operation mode is arithmetic

N1L12 = AMPP_FUNCTION(N1_safe_q[3], N1L9);


--N1_safe_q[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[4] at LC_X22_Y15_N9
--operation mode is arithmetic

N1_safe_q[4] = AMPP_FUNCTION(A1L6, N1_safe_q[4], !E1_acq_buf_read_reset, E1L3, N1L11, N1L12);

--N1L14 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella4~COUT at LC_X22_Y15_N9
--operation mode is arithmetic

N1L14 = AMPP_FUNCTION(N1_safe_q[4], N1L11, N1L12);


--N1_safe_q[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[5] at LC_X22_Y14_N0
--operation mode is arithmetic

N1_safe_q[5] = AMPP_FUNCTION(A1L6, N1_safe_q[5], !E1_acq_buf_read_reset, E1L3, N1L14);

--N1L16 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella5~COUT at LC_X22_Y14_N0
--operation mode is arithmetic

N1L16 = AMPP_FUNCTION(N1_safe_q[5]);

--N1L17 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella5~COUTCOUT1_1 at LC_X22_Y14_N0
--operation mode is arithmetic

N1L17 = AMPP_FUNCTION(N1_safe_q[5]);


--N1_safe_q[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[6] at LC_X22_Y14_N1
--operation mode is arithmetic

N1_safe_q[6] = AMPP_FUNCTION(A1L6, N1_safe_q[6], !E1_acq_buf_read_reset, E1L3, N1L14, N1L16, N1L17);

--N1L19 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella6~COUT at LC_X22_Y14_N1
--operation mode is arithmetic

N1L19 = AMPP_FUNCTION(N1_safe_q[6], N1L16);

--N1L20 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella6~COUTCOUT1_1 at LC_X22_Y14_N1
--operation mode is arithmetic

N1L20 = AMPP_FUNCTION(N1_safe_q[6], N1L17);


--N1_safe_q[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[7] at LC_X22_Y14_N2
--operation mode is arithmetic

N1_safe_q[7] = AMPP_FUNCTION(A1L6, N1_safe_q[7], !E1_acq_buf_read_reset, E1L3, N1L14, N1L19, N1L20);

--N1L22 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella7~COUT at LC_X22_Y14_N2
--operation mode is arithmetic

N1L22 = AMPP_FUNCTION(N1_safe_q[7], N1L19);

--N1L23 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella7~COUTCOUT1_1 at LC_X22_Y14_N2
--operation mode is arithmetic

N1L23 = AMPP_FUNCTION(N1_safe_q[7], N1L20);


--N1_safe_q[8] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[8] at LC_X22_Y14_N3
--operation mode is arithmetic

N1_safe_q[8] = AMPP_FUNCTION(A1L6, N1_safe_q[8], !E1_acq_buf_read_reset, E1L3, N1L14, N1L22, N1L23);

--N1L25 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella8~COUT at LC_X22_Y14_N3
--operation mode is arithmetic

N1L25 = AMPP_FUNCTION(N1_safe_q[8], N1L22);

--N1L26 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella8~COUTCOUT1_1 at LC_X22_Y14_N3
--operation mode is arithmetic

N1L26 = AMPP_FUNCTION(N1_safe_q[8], N1L23);


--N1_safe_q[9] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[9] at LC_X22_Y14_N4
--operation mode is arithmetic

N1_safe_q[9] = AMPP_FUNCTION(A1L6, N1_safe_q[9], !E1_acq_buf_read_reset, E1L3, N1L14, N1L25, N1L26);

--N1L28 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|counter_cella9~COUT at LC_X22_Y14_N4
--operation mode is arithmetic

N1L28 = AMPP_FUNCTION(N1_safe_q[9], N1L14, N1L25, N1L26);


--N1_safe_q[10] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_daf:auto_generated|safe_q[10] at LC_X22_Y14_N5
--operation mode is normal

N1_safe_q[10] = AMPP_FUNCTION(A1L6, N1_safe_q[10], !E1_acq_buf_read_reset, E1L3, N1L28);


--L3_dffs[2] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2] at LC_X29_Y17_N7
--operation mode is normal

L3_dffs[2] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, E1L4, P1_q_b[2], L3_dffs[3], !B1_reset_all);


--M1_modulus_trigger is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hhe:auto_generated|modulus_trigger at LC_X21_Y16_N7
--operation mode is normal

M1_modulus_trigger = AMPP_FUNCTION(E1L4, M1L14, M1L21, M1L22);


--C1_SHIFTOUT[3] is PCM3006:inst6|SHIFTOUT[3] at LC_X37_Y15_N8
--operation mode is normal

C1_SHIFTOUT[3]_lut_out = C1_LRCOUT_INT & (C1_SHIFTOUT[2]) # !C1_LRCOUT_INT & (C1L1 & C1_L_IN[3] # !C1L1 & (C1_SHIFTOUT[2]));
C1_SHIFTOUT[3] = DFFEAS(C1_SHIFTOUT[3]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_L_IN[4] is PCM3006:inst6|L_IN[4] at LC_X37_Y14_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_L_IN[4]_lut_out = GND;
C1_L_IN[4] = DFFEAS(C1_L_IN[4]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, C1_RIGHT_OUT[4], , , VCC);


--E1_acq_buf_read_reset is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset at LC_X29_Y13_N6
--operation mode is normal

E1_acq_buf_read_reset = AMPP_FUNCTION(EB4_Q[4], EB4_Q[1], B1_reset_all, B1L149);


--E1L3 is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~52 at LC_X21_Y15_N1
--operation mode is normal

E1L3 = AMPP_FUNCTION(M1_safe_q[6], M1_safe_q[0], E1L2, M1_safe_q[5]);


--B1_acq_data_in_pipe_reg[2][1] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][1] at LC_X37_Y18_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][1] = AMPP_FUNCTION(12_288MHz, X71_holdff, VCC, GND);


--P1_q_b[2] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[2] at M4K_X33_Y16
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[2] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][2], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][40]);

--P1_q_b[40] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[40] at M4K_X33_Y16
P1_q_b[40] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][2], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][40]);


--L3_dffs[3] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3] at LC_X29_Y17_N1
--operation mode is normal

L3_dffs[3] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, P1_q_b[3], E1L4, L3_dffs[4], !B1_reset_all);


--C1_SHIFTOUT[2] is PCM3006:inst6|SHIFTOUT[2] at LC_X37_Y15_N3
--operation mode is normal

C1_SHIFTOUT[2]_lut_out = C1_LRCOUT_INT & C1_SHIFTOUT[1] # !C1_LRCOUT_INT & (C1L1 & (C1_L_IN[2]) # !C1L1 & C1_SHIFTOUT[1]);
C1_SHIFTOUT[2] = DFFEAS(C1_SHIFTOUT[2]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_L_IN[3] is PCM3006:inst6|L_IN[3] at LC_X36_Y15_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_L_IN[3]_lut_out = GND;
C1_L_IN[3] = DFFEAS(C1_L_IN[3]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, C1_RIGHT_OUT[3], , , VCC);


--B1_acq_data_in_pipe_reg[2][2] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][2] at LC_X36_Y18_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][2] = AMPP_FUNCTION(12_288MHz, X70_holdff, VCC, GND);


--P1_q_b[3] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[3] at M4K_X33_Y14
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[3] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][3], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][4]);

--P1_q_b[4] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[4] at M4K_X33_Y14
P1_q_b[4] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][3], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][4]);


--L3_dffs[4] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4] at LC_X29_Y17_N3
--operation mode is normal

L3_dffs[4] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, E1L4, P1_q_b[4], L3_dffs[5], !B1_reset_all);


--C1_SHIFTOUT[1] is PCM3006:inst6|SHIFTOUT[1] at LC_X37_Y17_N8
--operation mode is normal

C1_SHIFTOUT[1]_lut_out = C1L1 & (C1_LRCOUT_INT & (C1_SHIFTOUT[0]) # !C1_LRCOUT_INT & C1_L_IN[1]) # !C1L1 & (C1_SHIFTOUT[0]);
C1_SHIFTOUT[1] = DFFEAS(C1_SHIFTOUT[1]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_L_IN[2] is PCM3006:inst6|L_IN[2] at LC_X36_Y15_N6
--operation mode is normal

C1_L_IN[2]_lut_out = C1_RIGHT_OUT[2];
C1_L_IN[2] = DFFEAS(C1_L_IN[2]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, , , , );


--B1_acq_data_in_pipe_reg[2][3] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][3] at LC_X35_Y11_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][3] = AMPP_FUNCTION(12_288MHz, X69_holdff, VCC, GND);


--L3_dffs[5] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5] at LC_X32_Y15_N7
--operation mode is normal

L3_dffs[5] = AMPP_FUNCTION(A1L6, E1L4, E1_offload_shift_ena, P1_q_b[5], L3_dffs[6], !B1_reset_all);


--C1_SHIFTOUT[0] is PCM3006:inst6|SHIFTOUT[0] at LC_X37_Y17_N3
--operation mode is normal

C1_SHIFTOUT[0]_lut_out = !C1_LRCOUT_INT & C1L1 & C1_L_IN[0];
C1_SHIFTOUT[0] = DFFEAS(C1_SHIFTOUT[0]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEGEDGE_BCK, , , , );


--C1_L_IN[1] is PCM3006:inst6|L_IN[1] at LC_X37_Y17_N7
--operation mode is normal

C1_L_IN[1]_lut_out = C1_RIGHT_OUT[1];
C1_L_IN[1] = DFFEAS(C1_L_IN[1]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, , , , );


--B1_acq_data_in_pipe_reg[2][4] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][4] at LC_X36_Y19_N4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][4] = AMPP_FUNCTION(12_288MHz, X68_holdff, VCC);


--P1_q_b[5] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[5] at M4K_X33_Y24
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[5] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][5], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][11]);

--P1_q_b[11] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[11] at M4K_X33_Y24
P1_q_b[11] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][5], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][11]);


--L3_dffs[6] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6] at LC_X32_Y15_N3
--operation mode is normal

L3_dffs[6] = AMPP_FUNCTION(A1L6, E1L4, E1_offload_shift_ena, L3_dffs[7], P1_q_b[6], !B1_reset_all);


--C1_L_IN[0] is PCM3006:inst6|L_IN[0] at LC_X37_Y17_N0
--operation mode is normal

C1_L_IN[0]_lut_out = C1_RIGHT_OUT[0];
C1_L_IN[0] = DFFEAS(C1_L_IN[0]_lut_out, GLOBAL(12_288MHz), VCC, , C1_NEW_SAMPLE, , , , );


--B1_acq_data_in_pipe_reg[2][5] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][5] at LC_X35_Y19_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][5] = AMPP_FUNCTION(12_288MHz, X67_holdff, VCC, GND);


--P1_q_b[6] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[6] at M4K_X33_Y19
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[6] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][6], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][10]);

--P1_q_b[10] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[10] at M4K_X33_Y19
P1_q_b[10] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][6], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][10]);


--L3_dffs[7] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7] at LC_X32_Y15_N8
--operation mode is normal

L3_dffs[7] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, P1_q_b[7], L3_dffs[8], E1L4, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][6] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][6] at LC_X37_Y19_N2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][6] = AMPP_FUNCTION(12_288MHz, X66_holdff, VCC);


--P1_q_b[7] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[7] at M4K_X33_Y15
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[7] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][7], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][9]);

--P1_q_b[9] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[9] at M4K_X33_Y15
P1_q_b[9] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][7], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][9]);


--L3_dffs[8] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8] at LC_X32_Y15_N4
--operation mode is normal

L3_dffs[8] = AMPP_FUNCTION(A1L6, P1_q_b[8], E1_offload_shift_ena, L3_dffs[9], E1L4, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][7] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][7] at LC_X35_Y17_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][7] = AMPP_FUNCTION(12_288MHz, X65_holdff, VCC, GND);


--P1_q_b[8] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[8] at M4K_X33_Y13
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[8] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][8], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][12]);

--P1_q_b[12] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[12] at M4K_X33_Y13
P1_q_b[12] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][8], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][12]);


--L3_dffs[9] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9] at LC_X32_Y15_N2
--operation mode is normal

L3_dffs[9] = AMPP_FUNCTION(A1L6, P1_q_b[9], E1_offload_shift_ena, L3_dffs[10], E1L4, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][8] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][8] at LC_X35_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][8] = AMPP_FUNCTION(12_288MHz, X64_holdff, VCC, GND);


--L3_dffs[10] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] at LC_X32_Y15_N9
--operation mode is normal

L3_dffs[10] = AMPP_FUNCTION(A1L6, E1L4, E1_offload_shift_ena, P1_q_b[10], L3_dffs[11], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][9] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][9] at LC_X32_Y18_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][9] = AMPP_FUNCTION(12_288MHz, X63_holdff, VCC, GND);


--L3_dffs[11] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] at LC_X32_Y15_N6
--operation mode is normal

L3_dffs[11] = AMPP_FUNCTION(A1L6, E1L4, E1_offload_shift_ena, P1_q_b[11], L3_dffs[12], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][10] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][10] at LC_X32_Y19_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][10] = AMPP_FUNCTION(12_288MHz, X62_holdff, VCC, GND);


--L3_dffs[12] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] at LC_X32_Y15_N1
--operation mode is normal

L3_dffs[12] = AMPP_FUNCTION(A1L6, E1L4, E1_offload_shift_ena, P1_q_b[12], L3_dffs[13], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][11] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][11] at LC_X32_Y22_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][11] = AMPP_FUNCTION(12_288MHz, X61_holdff, VCC, GND);


--L3_dffs[13] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] at LC_X32_Y15_N5
--operation mode is normal

L3_dffs[13] = AMPP_FUNCTION(A1L6, E1L4, E1_offload_shift_ena, P1_q_b[13], L3_dffs[14], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][12] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][12] at LC_X35_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][12] = AMPP_FUNCTION(12_288MHz, X60_holdff, VCC, GND);


--P1_q_b[13] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[13] at M4K_X33_Y8
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[13] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][13], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][14]);

--P1_q_b[14] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[14] at M4K_X33_Y8
P1_q_b[14] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][13], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][14]);


--L3_dffs[14] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] at LC_X32_Y15_N0
--operation mode is normal

L3_dffs[14] = AMPP_FUNCTION(A1L6, E1L4, E1_offload_shift_ena, L3_dffs[15], P1_q_b[14], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][13] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][13] at LC_X36_Y12_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][13] = AMPP_FUNCTION(12_288MHz, X59_holdff, VCC, GND);


--L3_dffs[15] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] at LC_X21_Y15_N5
--operation mode is normal

L3_dffs[15] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, L3_dffs[16], P1_q_b[15], E1L4, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][14] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][14] at LC_X36_Y12_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][14] = AMPP_FUNCTION(12_288MHz, X58_holdff, VCC, GND);


--P1_q_b[15] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[15] at M4K_X19_Y13
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[15] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][15], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][38]);

--P1_q_b[38] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[38] at M4K_X19_Y13
P1_q_b[38] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][15], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][38]);


--L3_dffs[16] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] at LC_X21_Y12_N9
--operation mode is normal

L3_dffs[16] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, E1L4, P1_q_b[16], L3_dffs[17], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][15] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][15] at LC_X35_Y12_N1
--operation mode is normal

B1_acq_data_in_pipe_reg[2][15] = AMPP_FUNCTION(12_288MHz, X57_holdff, VCC);


--P1_q_b[16] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[16] at M4K_X19_Y10
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[16] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][16], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][23]);

--P1_q_b[23] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[23] at M4K_X19_Y10
P1_q_b[23] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][16], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][23]);


--L3_dffs[17] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] at LC_X21_Y12_N1
--operation mode is normal

L3_dffs[17] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, L3_dffs[18], E1L4, P1_q_b[17], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][16] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][16] at LC_X32_Y13_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][16] = AMPP_FUNCTION(12_288MHz, X56_holdff, VCC, GND);


--P1_q_b[17] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[17] at M4K_X19_Y11
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[17] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][17], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][24]);

--P1_q_b[24] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[24] at M4K_X19_Y11
P1_q_b[24] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][17], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][24]);


--L3_dffs[18] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] at LC_X21_Y12_N4
--operation mode is normal

L3_dffs[18] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, L3_dffs[19], E1L4, P1_q_b[18], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][17] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][17] at LC_X32_Y11_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][17] = AMPP_FUNCTION(12_288MHz, X55_holdff, VCC, GND);


--P1_q_b[18] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[18] at M4K_X19_Y12
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[18] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][18], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][21]);

--P1_q_b[21] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[21] at M4K_X19_Y12
P1_q_b[21] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][18], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][21]);


--L3_dffs[19] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] at LC_X21_Y12_N5
--operation mode is normal

L3_dffs[19] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, P1_q_b[19], E1L4, L3_dffs[20], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][18] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][18] at LC_X32_Y17_N4
--operation mode is normal

B1_acq_data_in_pipe_reg[2][18] = AMPP_FUNCTION(12_288MHz, X54_holdff, VCC);


--P1_q_b[19] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[19] at M4K_X19_Y8
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[19] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][19], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][25]);

--P1_q_b[25] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[25] at M4K_X19_Y8
P1_q_b[25] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][19], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][25]);


--L3_dffs[20] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] at LC_X21_Y12_N6
--operation mode is normal

L3_dffs[20] = AMPP_FUNCTION(A1L6, L3_dffs[21], E1L4, P1_q_b[20], E1_offload_shift_ena, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][19] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][19] at LC_X25_Y15_N2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][19] = AMPP_FUNCTION(12_288MHz, X53_holdff, VCC);


--P1_q_b[20] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[20] at M4K_X19_Y9
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[20] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][20], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][22]);

--P1_q_b[22] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[22] at M4K_X19_Y9
P1_q_b[22] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][20], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][22]);


--L3_dffs[21] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] at LC_X21_Y12_N8
--operation mode is normal

L3_dffs[21] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, L3_dffs[22], E1L4, P1_q_b[21], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][20] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][20] at LC_X31_Y17_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][20] = AMPP_FUNCTION(12_288MHz, X52_holdff, VCC, GND);


--L3_dffs[22] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] at LC_X21_Y12_N0
--operation mode is normal

L3_dffs[22] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, E1L4, L3_dffs[23], P1_q_b[22], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][21] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][21] at LC_X30_Y13_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][21] = AMPP_FUNCTION(12_288MHz, X51_holdff, VCC, GND);


--L3_dffs[23] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] at LC_X21_Y12_N7
--operation mode is normal

L3_dffs[23] = AMPP_FUNCTION(A1L6, P1_q_b[23], E1L4, L3_dffs[24], E1_offload_shift_ena, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][22] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][22] at LC_X30_Y14_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][22] = AMPP_FUNCTION(12_288MHz, X50_holdff, VCC, GND);


--L3_dffs[24] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] at LC_X21_Y12_N2
--operation mode is normal

L3_dffs[24] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, E1L4, P1_q_b[24], L3_dffs[25], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][23] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][23] at LC_X21_Y10_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][23] = AMPP_FUNCTION(12_288MHz, X49_holdff, VCC, GND);


--L3_dffs[25] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] at LC_X21_Y12_N3
--operation mode is normal

L3_dffs[25] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, P1_q_b[25], E1L4, L3_dffs[26], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][24] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][24] at LC_X31_Y12_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][24] = AMPP_FUNCTION(12_288MHz, X48_holdff, VCC, GND);


--L3_dffs[26] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] at LC_X21_Y15_N0
--operation mode is normal

L3_dffs[26] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, E1L4, L3_dffs[27], P1_q_b[26], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][25] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][25] at LC_X31_Y13_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][25] = AMPP_FUNCTION(12_288MHz, X47_holdff, VCC, GND);


--P1_q_b[26] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[26] at M4K_X19_Y14
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[26] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][26], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][37]);

--P1_q_b[37] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[37] at M4K_X19_Y14
P1_q_b[37] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][26], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][37]);


--L3_dffs[27] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] at LC_X21_Y20_N9
--operation mode is normal

L3_dffs[27] = AMPP_FUNCTION(A1L6, E1L4, P1_q_b[27], E1_offload_shift_ena, L3_dffs[28], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][26] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][26] at LC_X21_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][26] = AMPP_FUNCTION(12_288MHz, X46_holdff, VCC, GND);


--P1_q_b[27] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[27] at M4K_X19_Y21
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[27] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][27], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][33]);

--P1_q_b[33] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[33] at M4K_X19_Y21
P1_q_b[33] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][27], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][33]);


--L3_dffs[28] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] at LC_X21_Y20_N6
--operation mode is normal

L3_dffs[28] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, L3_dffs[29], P1_q_b[28], E1L4, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][27] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][27] at LC_X32_Y14_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][27] = AMPP_FUNCTION(12_288MHz, X45_holdff, VCC, GND);


--P1_q_b[28] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[28] at M4K_X19_Y20
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[28] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][28], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][30]);

--P1_q_b[30] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[30] at M4K_X19_Y20
P1_q_b[30] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][28], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][30]);


--L3_dffs[29] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] at LC_X21_Y20_N8
--operation mode is normal

L3_dffs[29] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, P1_q_b[29], L3_dffs[30], E1L4, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][28] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][28] at LC_X35_Y14_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][28] = AMPP_FUNCTION(12_288MHz, X44_holdff, VCC, GND);


--P1_q_b[29] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[29] at M4K_X19_Y24
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[29] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][29], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][36]);

--P1_q_b[36] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[36] at M4K_X19_Y24
P1_q_b[36] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][29], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][36]);


--L3_dffs[30] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] at LC_X21_Y20_N7
--operation mode is normal

L3_dffs[30] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, P1_q_b[30], L3_dffs[31], E1L4, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][29] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][29] at LC_X31_Y15_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][29] = AMPP_FUNCTION(12_288MHz, X43_holdff, VCC, GND);


--L3_dffs[31] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] at LC_X21_Y20_N2
--operation mode is normal

L3_dffs[31] = AMPP_FUNCTION(A1L6, E1L4, P1_q_b[31], E1_offload_shift_ena, L3_dffs[32], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][30] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][30] at LC_X26_Y15_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][30] = AMPP_FUNCTION(12_288MHz, X42_holdff, VCC, GND);


--P1_q_b[31] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[31] at M4K_X19_Y22
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[31] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][31], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][34]);

--P1_q_b[34] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[34] at M4K_X19_Y22
P1_q_b[34] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][31], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][34]);


--L3_dffs[32] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] at LC_X21_Y20_N0
--operation mode is normal

L3_dffs[32] = AMPP_FUNCTION(A1L6, E1L4, L3_dffs[33], E1_offload_shift_ena, P1_q_b[32], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][31] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][31] at LC_X30_Y15_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][31] = AMPP_FUNCTION(12_288MHz, X41_holdff, VCC, GND);


--P1_q_b[32] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[32] at M4K_X19_Y23
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[32] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][32], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][35]);

--P1_q_b[35] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[35] at M4K_X19_Y23
P1_q_b[35] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][32], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][35]);


--L3_dffs[33] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33] at LC_X21_Y20_N1
--operation mode is normal

L3_dffs[33] = AMPP_FUNCTION(A1L6, E1L4, P1_q_b[33], E1_offload_shift_ena, L3_dffs[34], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][32] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][32] at LC_X30_Y23_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][32] = AMPP_FUNCTION(12_288MHz, X40_holdff, VCC, GND);


--L3_dffs[34] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34] at LC_X21_Y20_N3
--operation mode is normal

L3_dffs[34] = AMPP_FUNCTION(A1L6, E1L4, L3_dffs[35], E1_offload_shift_ena, P1_q_b[34], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][33] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][33] at LC_X40_Y16_N1
--operation mode is normal

B1_acq_data_in_pipe_reg[2][33] = AMPP_FUNCTION(12_288MHz, X39_holdff, VCC);


--L3_dffs[35] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] at LC_X21_Y20_N4
--operation mode is normal

L3_dffs[35] = AMPP_FUNCTION(A1L6, E1L4, L3_dffs[36], E1_offload_shift_ena, P1_q_b[35], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][34] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][34] at LC_X40_Y15_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][34] = AMPP_FUNCTION(12_288MHz, X38_holdff, VCC, GND);


--L3_dffs[36] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36] at LC_X21_Y20_N5
--operation mode is normal

L3_dffs[36] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, P1_q_b[36], L3_dffs[37], E1L4, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][35] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][35] at LC_X23_Y20_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][35] = AMPP_FUNCTION(12_288MHz, X37_holdff, VCC, GND);


--L3_dffs[37] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37] at LC_X21_Y15_N4
--operation mode is normal

L3_dffs[37] = AMPP_FUNCTION(A1L6, E1L4, P1_q_b[37], L3_dffs[38], E1_offload_shift_ena, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][36] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][36] at LC_X41_Y15_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][36] = AMPP_FUNCTION(12_288MHz, X36_holdff, VCC, GND);


--L3_dffs[38] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38] at LC_X21_Y15_N3
--operation mode is normal

L3_dffs[38] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, P1_q_b[38], L3_dffs[39], E1L4, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][37] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][37] at LC_X42_Y15_N8
--operation mode is normal

B1_acq_data_in_pipe_reg[2][37] = AMPP_FUNCTION(12_288MHz, X35_holdff, VCC);


--L3_dffs[39] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39] at LC_X21_Y15_N2
--operation mode is normal

L3_dffs[39] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, L3_dffs[40], P1_q_b[39], E1L4, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][38] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][38] at LC_X42_Y13_N2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][38] = AMPP_FUNCTION(12_288MHz, X34_holdff, VCC);


--P1_q_b[39] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[39] at M4K_X19_Y15
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[39] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][39], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][61]);

--P1_q_b[61] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[61] at M4K_X19_Y15
P1_q_b[61] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][39], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][61]);


--L3_dffs[40] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40] at LC_X21_Y15_N8
--operation mode is normal

L3_dffs[40] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, P1_q_b[40], L3_dffs[41], E1L4, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][39] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][39] at LC_X41_Y16_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][39] = AMPP_FUNCTION(12_288MHz, X33_holdff, VCC, GND);


--L3_dffs[41] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41] at LC_X32_Y20_N0
--operation mode is normal

L3_dffs[41] = AMPP_FUNCTION(A1L6, L3_dffs[42], E1_offload_shift_ena, P1_q_b[41], E1L4, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][40] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][40] at LC_X40_Y17_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][40] = AMPP_FUNCTION(12_288MHz, X32_holdff, VCC, GND);


--P1_q_b[41] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[41] at M4K_X33_Y20
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[41] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][41], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][48]);

--P1_q_b[48] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[48] at M4K_X33_Y20
P1_q_b[48] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][41], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][48]);


--L3_dffs[42] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42] at LC_X32_Y20_N1
--operation mode is normal

L3_dffs[42] = AMPP_FUNCTION(A1L6, P1_q_b[42], E1_offload_shift_ena, L3_dffs[43], E1L4, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][41] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][41] at LC_X40_Y19_N2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][41] = AMPP_FUNCTION(12_288MHz, X31_holdff, VCC);


--P1_q_b[42] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[42] at M4K_X33_Y22
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[42] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][42], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][47]);

--P1_q_b[47] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[47] at M4K_X33_Y22
P1_q_b[47] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][42], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][47]);


--L3_dffs[43] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43] at LC_X32_Y20_N4
--operation mode is normal

L3_dffs[43] = AMPP_FUNCTION(A1L6, L3_dffs[44], E1_offload_shift_ena, P1_q_b[43], E1L4, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][42] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][42] at LC_X39_Y17_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][42] = AMPP_FUNCTION(12_288MHz, X30_holdff, VCC, GND);


--P1_q_b[43] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[43] at M4K_X33_Y23
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[43] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][43], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][49]);

--P1_q_b[49] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[49] at M4K_X33_Y23
P1_q_b[49] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][43], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][49]);


--L3_dffs[44] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] at LC_X32_Y20_N6
--operation mode is normal

L3_dffs[44] = AMPP_FUNCTION(A1L6, E1L4, E1_offload_shift_ena, P1_q_b[44], L3_dffs[45], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][43] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][43] at LC_X39_Y18_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][43] = AMPP_FUNCTION(12_288MHz, X29_holdff, VCC, GND);


--P1_q_b[44] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[44] at M4K_X33_Y21
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[44] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][44], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][46]);

--P1_q_b[46] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[46] at M4K_X33_Y21
P1_q_b[46] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][44], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][46]);


--L3_dffs[45] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] at LC_X32_Y20_N5
--operation mode is normal

L3_dffs[45] = AMPP_FUNCTION(A1L6, E1L4, E1_offload_shift_ena, L3_dffs[46], P1_q_b[45], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][44] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][44] at LC_X37_Y21_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][44] = AMPP_FUNCTION(12_288MHz, X28_holdff, VCC, GND);


--P1_q_b[45] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[45] at M4K_X33_Y18
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[45] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][45], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][50]);

--P1_q_b[50] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[50] at M4K_X33_Y18
P1_q_b[50] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][45], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][50]);


--L3_dffs[46] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] at LC_X32_Y20_N8
--operation mode is normal

L3_dffs[46] = AMPP_FUNCTION(A1L6, L3_dffs[47], E1_offload_shift_ena, P1_q_b[46], E1L4, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][45] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][45] at LC_X38_Y17_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][45] = AMPP_FUNCTION(12_288MHz, X27_holdff, VCC, GND);


--L3_dffs[47] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] at LC_X32_Y20_N2
--operation mode is normal

L3_dffs[47] = AMPP_FUNCTION(A1L6, E1L4, E1_offload_shift_ena, L3_dffs[48], P1_q_b[47], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][46] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][46] at LC_X38_Y18_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][46] = AMPP_FUNCTION(12_288MHz, X26_holdff, VCC, GND);


--L3_dffs[48] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48] at LC_X32_Y20_N9
--operation mode is normal

L3_dffs[48] = AMPP_FUNCTION(A1L6, E1L4, E1_offload_shift_ena, P1_q_b[48], L3_dffs[49], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][47] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][47] at LC_X38_Y21_N2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][47] = AMPP_FUNCTION(12_288MHz, X25_holdff, VCC);


--L3_dffs[49] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49] at LC_X32_Y20_N3
--operation mode is normal

L3_dffs[49] = AMPP_FUNCTION(A1L6, E1L4, E1_offload_shift_ena, L3_dffs[50], P1_q_b[49], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][48] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][48] at LC_X38_Y19_N1
--operation mode is normal

B1_acq_data_in_pipe_reg[2][48] = AMPP_FUNCTION(12_288MHz, X24_holdff, VCC);


--L3_dffs[50] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50] at LC_X32_Y20_N7
--operation mode is normal

L3_dffs[50] = AMPP_FUNCTION(A1L6, E1L4, E1_offload_shift_ena, P1_q_b[50], L3_dffs[51], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][49] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][49] at LC_X39_Y19_N0
--operation mode is normal

B1_acq_data_in_pipe_reg[2][49] = AMPP_FUNCTION(12_288MHz, X23_holdff, VCC);


--L3_dffs[51] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51] at LC_X32_Y12_N2
--operation mode is normal

L3_dffs[51] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, P1_q_b[51], E1L4, L3_dffs[52], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][50] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][50] at LC_X36_Y11_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][50] = AMPP_FUNCTION(12_288MHz, X22_holdff, VCC, GND);


--P1_q_b[51] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[51] at M4K_X33_Y9
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[51] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][51], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][53]);

--P1_q_b[53] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[53] at M4K_X33_Y9
P1_q_b[53] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][51], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][53]);


--L3_dffs[52] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52] at LC_X32_Y12_N1
--operation mode is normal

L3_dffs[52] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, L3_dffs[53], E1L4, P1_q_b[52], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][51] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][51] at LC_X38_Y12_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][51] = AMPP_FUNCTION(12_288MHz, X21_holdff, VCC, GND);


--P1_q_b[52] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[52] at M4K_X33_Y11
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[52] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][52], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][54]);

--P1_q_b[54] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[54] at M4K_X33_Y11
P1_q_b[54] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][52], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][54]);


--L3_dffs[53] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53] at LC_X32_Y12_N4
--operation mode is normal

L3_dffs[53] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, P1_q_b[53], E1L4, L3_dffs[54], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][52] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][52] at LC_X39_Y12_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][52] = AMPP_FUNCTION(12_288MHz, X20_holdff, VCC, GND);


--L3_dffs[54] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54] at LC_X32_Y12_N0
--operation mode is normal

L3_dffs[54] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, L3_dffs[55], E1L4, P1_q_b[54], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][53] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][53] at LC_X37_Y9_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][53] = AMPP_FUNCTION(12_288MHz, X19_holdff, VCC, GND);


--L3_dffs[55] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55] at LC_X32_Y12_N8
--operation mode is normal

L3_dffs[55] = AMPP_FUNCTION(A1L6, P1_q_b[55], E1L4, E1_offload_shift_ena, L3_dffs[56], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][54] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][54] at LC_X40_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][54] = AMPP_FUNCTION(12_288MHz, X18_holdff, VCC, GND);


--P1_q_b[55] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[55] at M4K_X33_Y10
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[55] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][55], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][60]);

--P1_q_b[60] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[60] at M4K_X33_Y10
P1_q_b[60] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][55], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][60]);


--L3_dffs[56] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56] at LC_X32_Y12_N6
--operation mode is normal

L3_dffs[56] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, L3_dffs[57], E1L4, P1_q_b[56], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][55] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][55] at LC_X40_Y12_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][55] = AMPP_FUNCTION(12_288MHz, X17_holdff, VCC, GND);


--P1_q_b[56] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[56] at M4K_X33_Y7
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[56] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][56], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][57]);

--P1_q_b[57] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[57] at M4K_X33_Y7
P1_q_b[57] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][56], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][57]);


--L3_dffs[57] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57] at LC_X32_Y12_N5
--operation mode is normal

L3_dffs[57] = AMPP_FUNCTION(A1L6, L3_dffs[58], P1_q_b[57], E1_offload_shift_ena, E1L4, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][56] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][56] at LC_X35_Y10_N2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][56] = AMPP_FUNCTION(12_288MHz, X16_holdff, VCC);


--L3_dffs[58] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58] at LC_X32_Y12_N9
--operation mode is normal

L3_dffs[58] = AMPP_FUNCTION(A1L6, L3_dffs[59], P1_q_b[58], E1_offload_shift_ena, E1L4, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][57] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][57] at LC_X36_Y10_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][57] = AMPP_FUNCTION(12_288MHz, X15_holdff, VCC, GND);


--P1_q_b[58] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[58] at M4K_X33_Y12
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[58] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][58], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][59]);

--P1_q_b[59] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[59] at M4K_X33_Y12
P1_q_b[59] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][58], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][59]);


--L3_dffs[59] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59] at LC_X32_Y12_N7
--operation mode is normal

L3_dffs[59] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, P1_q_b[59], E1L4, L3_dffs[60], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][58] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][58] at LC_X38_Y14_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][58] = AMPP_FUNCTION(12_288MHz, X14_holdff, VCC, GND);


--L3_dffs[60] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] at LC_X32_Y12_N3
--operation mode is normal

L3_dffs[60] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, L3_dffs[61], E1L4, P1_q_b[60], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][59] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][59] at LC_X39_Y15_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][59] = AMPP_FUNCTION(12_288MHz, X13_holdff, VCC, GND);


--L3_dffs[61] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] at LC_X21_Y15_N7
--operation mode is normal

L3_dffs[61] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, L3_dffs[62], P1_q_b[61], E1L4, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][60] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][60] at LC_X39_Y14_N8
--operation mode is normal

B1_acq_data_in_pipe_reg[2][60] = AMPP_FUNCTION(12_288MHz, X12_holdff, VCC);


--L3_dffs[62] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] at LC_X21_Y17_N5
--operation mode is normal

L3_dffs[62] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, L3_dffs[63], P1_q_b[62], E1L4, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][61] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][61] at LC_X23_Y14_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][61] = AMPP_FUNCTION(12_288MHz, X11_holdff, VCC, GND);


--P1_q_b[62] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[62] at M4K_X19_Y17
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[62] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][62], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][68]);

--P1_q_b[68] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[68] at M4K_X19_Y17
P1_q_b[68] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][62], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][68]);


--L3_dffs[63] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] at LC_X21_Y17_N0
--operation mode is normal

L3_dffs[63] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, P1_q_b[63], L3_dffs[64], E1L4, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][62] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][62] at LC_X38_Y14_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][62] = AMPP_FUNCTION(12_288MHz, X10_holdff, VCC, GND);


--P1_q_b[63] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[63] at M4K_X19_Y19
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[63] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][63], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][71]);

--P1_q_b[71] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[71] at M4K_X19_Y19
P1_q_b[71] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][63], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][71]);


--L3_dffs[64] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64] at LC_X21_Y17_N2
--operation mode is normal

L3_dffs[64] = AMPP_FUNCTION(A1L6, P1_q_b[64], E1L4, L3_dffs[65], E1_offload_shift_ena, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][63] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][63] at LC_X29_Y15_N3
--operation mode is normal

B1_acq_data_in_pipe_reg[2][63] = AMPP_FUNCTION(12_288MHz, X9_holdff, VCC);


--P1_q_b[64] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[64] at M4K_X19_Y16
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[64] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][64], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][69]);

--P1_q_b[69] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[69] at M4K_X19_Y16
P1_q_b[69] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][64], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][69]);


--L3_dffs[65] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65] at LC_X21_Y17_N9
--operation mode is normal

L3_dffs[65] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, P1_q_b[65], L3_dffs[66], E1L4, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][64] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][64] at LC_X28_Y15_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][64] = AMPP_FUNCTION(12_288MHz, X8_holdff, VCC, GND);


--P1_q_b[65] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[65] at M4K_X19_Y7
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[65] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][65], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][66]);

--P1_q_b[66] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[66] at M4K_X19_Y7
P1_q_b[66] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][65], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][66]);


--L3_dffs[66] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66] at LC_X21_Y17_N8
--operation mode is normal

L3_dffs[66] = AMPP_FUNCTION(A1L6, P1_q_b[66], E1L4, L3_dffs[67], E1_offload_shift_ena, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][65] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][65] at LC_X26_Y11_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][65] = AMPP_FUNCTION(12_288MHz, X7_holdff, VCC, GND);


--L3_dffs[67] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67] at LC_X21_Y17_N4
--operation mode is normal

L3_dffs[67] = AMPP_FUNCTION(A1L6, L3_dffs[68], E1L4, P1_q_b[67], E1_offload_shift_ena, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][66] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][66] at LC_X37_Y11_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][66] = AMPP_FUNCTION(12_288MHz, X6_holdff, VCC, GND);


--P1_q_b[67] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[67] at M4K_X19_Y18
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 72, Port B Logical Depth: 2048, Port B Logical Width: 72
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[67] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][67], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][70]);

--P1_q_b[70] is sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jmi2:auto_generated|q_b[70] at M4K_X19_Y18
P1_q_b[70] = AMPP_FUNCTION(GND, GND, 12_288MHz, A1L6, H1L1, EB4_Q[4], B1_acq_data_in_pipe_reg[2][67], DB1_safe_q[0], DB1_safe_q[1], DB1_safe_q[2], DB1_safe_q[3], DB1_safe_q[4], DB1_safe_q[5], DB1_safe_q[6], DB1_safe_q[7], DB1_safe_q[8], DB1_safe_q[9], DB1_safe_q[10], N1_safe_q[0], N1_safe_q[1], N1_safe_q[2], N1_safe_q[3], N1_safe_q[4], N1_safe_q[5], N1_safe_q[6], N1_safe_q[7], N1_safe_q[8], N1_safe_q[9], N1_safe_q[10], B1_acq_data_in_pipe_reg[2][70]);


--L3_dffs[68] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68] at LC_X21_Y17_N1
--operation mode is normal

L3_dffs[68] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, E1L4, P1_q_b[68], L3_dffs[69], !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][67] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][67] at LC_X37_Y12_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][67] = AMPP_FUNCTION(12_288MHz, X5_holdff, VCC, GND);


--L3_dffs[69] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69] at LC_X21_Y17_N6
--operation mode is normal

L3_dffs[69] = AMPP_FUNCTION(A1L6, P1_q_b[69], L3_dffs[70], E1_offload_shift_ena, E1L4, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][68] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][68] at LC_X26_Y14_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_data_in_pipe_reg[2][68] = AMPP_FUNCTION(12_288MHz, X4_holdff, VCC, GND);


--L3_dffs[70] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70] at LC_X21_Y17_N3
--operation mode is normal

L3_dffs[70] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, P1_q_b[70], L3_dffs[71], E1L4, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][69] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][69] at LC_X36_Y14_N2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][69] = AMPP_FUNCTION(12_288MHz, X3_holdff, VCC);


--L3_dffs[71] is sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71] at LC_X21_Y17_N7
--operation mode is normal

L3_dffs[71] = AMPP_FUNCTION(A1L6, E1_offload_shift_ena, P1_q_b[71], E1L4, !B1_reset_all);


--B1_acq_data_in_pipe_reg[2][70] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][70] at LC_X31_Y18_N8
--operation mode is normal

B1_acq_data_in_pipe_reg[2][70] = AMPP_FUNCTION(12_288MHz, X2_holdff, VCC);


--B1_acq_data_in_pipe_reg[2][71] is sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][71] at LC_X29_Y18_N2
--operation mode is normal

B1_acq_data_in_pipe_reg[2][71] = AMPP_FUNCTION(12_288MHz, X1_holdff, VCC);


--G2L21 is sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1527 at LC_X29_Y12_N2
--operation mode is normal

G2L21 = AMPP_FUNCTION(D1_jtag_debug_mode_usr0, GB1_state[3], G2_clear_signal, GB1_state[4]);


--EB3L4 is sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~213 at LC_X29_Y14_N9
--operation mode is normal

EB3L4 = AMPP_FUNCTION(D1_jtag_debug_mode_usr1, GB1_state[3], GB1_state[4], EB3L3);


--G1L6 is sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]~438 at LC_X28_Y13_N3
--operation mode is normal

G1L6 = AMPP_FUNCTION(GB1_state[8], D1_jtag_debug_mode_usr1, GB1_state[4], B1L149);


--J1L3 is sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~51 at LC_X29_Y16_N3
--operation mode is normal

J1L3 = AMPP_FUNCTION(H1L2, V1_status_out[1], U1_buffer_write_enable, L1_dffs[5]);


--X2L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|p_match_out~206 at LC_X36_Y14_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X2L2 = AMPP_FUNCTION(L2_dffs[211], L2_dffs[210], L2_dffs[212]);

--B1_acq_trigger_in_reg[70] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[70] at LC_X36_Y14_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[70] = AMPP_FUNCTION(12_288MHz, C1_RIGHT_OUT[8], VCC, GND);


--X4L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~206 at LC_X36_Y13_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X4L2 = AMPP_FUNCTION(L2_dffs[206], L2_dffs[205], L2_dffs[204]);

--B1_acq_trigger_in_reg[68] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68] at LC_X36_Y13_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[68] = AMPP_FUNCTION(12_288MHz, C1_RIGHT_OUT[6], VCC, GND);


--X5L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~206 at LC_X37_Y11_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X5L2 = AMPP_FUNCTION(L2_dffs[203], L2_dffs[201], L2_dffs[202]);

--B1_acq_trigger_in_reg[67] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67] at LC_X37_Y11_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[67] = AMPP_FUNCTION(12_288MHz, C1_RIGHT_OUT[5], VCC, GND);


--X6L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~206 at LC_X37_Y11_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X6L2 = AMPP_FUNCTION(L2_dffs[199], L2_dffs[198], L2_dffs[200]);

--B1_acq_trigger_in_reg[66] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66] at LC_X37_Y11_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[66] = AMPP_FUNCTION(12_288MHz, C1_RIGHT_OUT[4], VCC, GND);


--X3L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|p_match_out~206 at LC_X36_Y14_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X3L2 = AMPP_FUNCTION(L2_dffs[208], L2_dffs[207], L2_dffs[209]);

--B1_acq_trigger_in_reg[69] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[69] at LC_X36_Y14_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[69] = AMPP_FUNCTION(12_288MHz, C1_RIGHT_OUT[7], VCC, GND);


--X7L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~206 at LC_X28_Y15_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X7L2 = AMPP_FUNCTION(L2_dffs[196], L2_dffs[197], L2_dffs[195]);

--B1_acq_trigger_in_reg[65] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65] at LC_X28_Y15_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[65] = AMPP_FUNCTION(12_288MHz, C1_RIGHT_OUT[3], VCC, GND);


--X8L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~206 at LC_X29_Y15_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X8L2 = AMPP_FUNCTION(L2_dffs[192], L2_dffs[193], L2_dffs[194]);

--B1_acq_trigger_in_reg[64] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64] at LC_X29_Y15_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[64] = AMPP_FUNCTION(12_288MHz, C1_RIGHT_OUT[2], VCC, GND);


--X9L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~206 at LC_X29_Y15_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X9L2 = AMPP_FUNCTION(L2_dffs[190], L2_dffs[191], L2_dffs[189]);

--B1_acq_trigger_in_reg[63] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63] at LC_X29_Y15_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[63] = AMPP_FUNCTION(12_288MHz, C1_RIGHT_OUT[1], VCC, GND);


--X10L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~206 at LC_X38_Y14_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X10L2 = AMPP_FUNCTION(L2_dffs[187], L2_dffs[188], L2_dffs[186]);

--B1_acq_trigger_in_reg[62] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[62] at LC_X38_Y14_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[62] = AMPP_FUNCTION(12_288MHz, C1_RIGHT_OUT[15], VCC, GND);


--X11L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~206 at LC_X39_Y14_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X11L2 = AMPP_FUNCTION(L2_dffs[183], L2_dffs[184], L2_dffs[185]);

--B1_acq_trigger_in_reg[61] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[61] at LC_X39_Y14_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[61] = AMPP_FUNCTION(12_288MHz, C1_RIGHT_OUT[14], VCC, GND);


--X12L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~206 at LC_X39_Y15_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X12L2 = AMPP_FUNCTION(L2_dffs[180], L2_dffs[182], L2_dffs[181]);

--B1_acq_trigger_in_reg[60] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60] at LC_X39_Y15_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[60] = AMPP_FUNCTION(12_288MHz, C1_RIGHT_OUT[13], VCC, GND);


--X13L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~206 at LC_X39_Y15_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X13L2 = AMPP_FUNCTION(L2_dffs[177], L2_dffs[179], L2_dffs[178]);

--B1_acq_trigger_in_reg[59] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[59] at LC_X39_Y15_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[59] = AMPP_FUNCTION(12_288MHz, C1_RIGHT_OUT[12], VCC, GND);


--X14L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~206 at LC_X38_Y14_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X14L2 = AMPP_FUNCTION(L2_dffs[174], L2_dffs[175], L2_dffs[176]);

--B1_acq_trigger_in_reg[58] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[58] at LC_X38_Y14_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[58] = AMPP_FUNCTION(12_288MHz, C1_RIGHT_OUT[11], VCC, GND);


--X15L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~206 at LC_X39_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X15L2 = AMPP_FUNCTION(L2_dffs[173], L2_dffs[171], L2_dffs[172]);

--B1_acq_trigger_in_reg[57] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] at LC_X39_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[57] = AMPP_FUNCTION(12_288MHz, C1_RIGHT_OUT[10], VCC, GND);


--X16L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~206 at LC_X40_Y12_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X16L2 = AMPP_FUNCTION(L2_dffs[168], L2_dffs[169], L2_dffs[170]);

--B1_acq_trigger_in_reg[56] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56] at LC_X40_Y12_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[56] = AMPP_FUNCTION(12_288MHz, C1_RIGHT_OUT[0], VCC, GND);


--X17L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~206 at LC_X40_Y13_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X17L2 = AMPP_FUNCTION(L2_dffs[166], L2_dffs[165], L2_dffs[167]);

--B1_acq_trigger_in_reg[55] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55] at LC_X40_Y13_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[55] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[9], VCC, GND);


--X18L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~206 at LC_X40_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X18L2 = AMPP_FUNCTION(L2_dffs[163], L2_dffs[162], L2_dffs[164]);

--B1_acq_trigger_in_reg[54] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54] at LC_X40_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[54] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[8], VCC, GND);


--X19L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~206 at LC_X39_Y12_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X19L2 = AMPP_FUNCTION(L2_dffs[160], L2_dffs[159], L2_dffs[161]);

--B1_acq_trigger_in_reg[53] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53] at LC_X39_Y12_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[53] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[7], VCC, GND);


--X20L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~206 at LC_X38_Y12_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X20L2 = AMPP_FUNCTION(L2_dffs[157], L2_dffs[156], L2_dffs[158]);

--B1_acq_trigger_in_reg[52] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52] at LC_X38_Y12_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[52] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[6], VCC, GND);


--X21L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~206 at LC_X38_Y12_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X21L2 = AMPP_FUNCTION(L2_dffs[153], L2_dffs[154], L2_dffs[155]);

--B1_acq_trigger_in_reg[51] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51] at LC_X38_Y12_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[51] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[5], VCC, GND);


--X22L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~206 at LC_X39_Y19_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X22L2 = AMPP_FUNCTION(L2_dffs[151], L2_dffs[150], L2_dffs[152]);

--B1_acq_trigger_in_reg[50] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50] at LC_X39_Y19_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[50] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[4], VCC, GND);


--X23L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~206 at LC_X38_Y19_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X23L2 = AMPP_FUNCTION(L2_dffs[148], L2_dffs[149], L2_dffs[147]);

--B1_acq_trigger_in_reg[49] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49] at LC_X38_Y19_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[49] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[3], VCC, GND);


--X24L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~206 at LC_X38_Y19_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X24L2 = AMPP_FUNCTION(L2_dffs[145], L2_dffs[146], L2_dffs[144]);

--B1_acq_trigger_in_reg[48] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48] at LC_X38_Y19_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[48] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[31], VCC, GND);


--X25L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~206 at LC_X38_Y18_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X25L2 = AMPP_FUNCTION(L2_dffs[142], L2_dffs[143], L2_dffs[141]);

--B1_acq_trigger_in_reg[47] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47] at LC_X38_Y18_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[47] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[30], VCC, GND);


--X26L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~206 at LC_X38_Y17_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X26L2 = AMPP_FUNCTION(L2_dffs[139], L2_dffs[140], L2_dffs[138]);

--B1_acq_trigger_in_reg[46] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46] at LC_X38_Y17_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[46] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[2], VCC, GND);


--X27L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~206 at LC_X38_Y17_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X27L2 = AMPP_FUNCTION(L2_dffs[135], L2_dffs[137], L2_dffs[136]);

--B1_acq_trigger_in_reg[45] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45] at LC_X38_Y17_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[45] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[29], VCC, GND);


--X28L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~206 at LC_X39_Y18_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X28L2 = AMPP_FUNCTION(L2_dffs[133], L2_dffs[134], L2_dffs[132]);

--B1_acq_trigger_in_reg[44] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44] at LC_X39_Y18_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[44] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[28], VCC, GND);


--X29L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~206 at LC_X39_Y17_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X29L2 = AMPP_FUNCTION(L2_dffs[130], L2_dffs[131], L2_dffs[129]);

--B1_acq_trigger_in_reg[43] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43] at LC_X39_Y17_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[43] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[27], VCC, GND);


--X30L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~206 at LC_X39_Y17_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X30L2 = AMPP_FUNCTION(L2_dffs[126], L2_dffs[128], L2_dffs[127]);

--B1_acq_trigger_in_reg[42] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42] at LC_X39_Y17_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[42] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[26], VCC, GND);


--X31L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~206 at LC_X40_Y17_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X31L2 = AMPP_FUNCTION(L2_dffs[125], L2_dffs[124], L2_dffs[123]);

--B1_acq_trigger_in_reg[41] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41] at LC_X40_Y17_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[41] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[25], VCC, GND);


--X32L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~206 at LC_X41_Y16_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X32L2 = AMPP_FUNCTION(L2_dffs[121], L2_dffs[122], L2_dffs[120]);

--B1_acq_trigger_in_reg[40] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40] at LC_X41_Y16_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[40] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[24], VCC, GND);


--X33L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~206 at LC_X41_Y16_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X33L2 = AMPP_FUNCTION(L2_dffs[117], L2_dffs[119], L2_dffs[118]);

--B1_acq_trigger_in_reg[39] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39] at LC_X41_Y16_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[39] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[23], VCC, GND);


--X34L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~206 at LC_X42_Y15_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X34L2 = AMPP_FUNCTION(L2_dffs[115], L2_dffs[116], L2_dffs[114]);

--B1_acq_trigger_in_reg[38] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38] at LC_X42_Y15_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[38] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[22], VCC, GND);


--X35L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~206 at LC_X41_Y15_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X35L2 = AMPP_FUNCTION(L2_dffs[111], L2_dffs[113], L2_dffs[112]);

--B1_acq_trigger_in_reg[37] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37] at LC_X41_Y15_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[37] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[21], VCC, GND);


--X36L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~206 at LC_X41_Y15_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X36L2 = AMPP_FUNCTION(L2_dffs[109], L2_dffs[110], L2_dffs[108]);

--B1_acq_trigger_in_reg[36] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36] at LC_X41_Y15_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[36] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[20], VCC, GND);


--X37L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~206 at LC_X40_Y15_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X37L2 = AMPP_FUNCTION(L2_dffs[106], L2_dffs[107], L2_dffs[105]);

--B1_acq_trigger_in_reg[35] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35] at LC_X40_Y15_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[35] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[1], VCC, GND);


--X38L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~206 at LC_X40_Y16_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X38L2 = AMPP_FUNCTION(L2_dffs[103], L2_dffs[104], L2_dffs[102]);

--B1_acq_trigger_in_reg[34] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34] at LC_X40_Y16_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[34] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[19], VCC, GND);


--X39L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~206 at LC_X40_Y16_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X39L2 = AMPP_FUNCTION(L2_dffs[100], L2_dffs[101], L2_dffs[99]);

--B1_acq_trigger_in_reg[33] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33] at LC_X40_Y16_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[33] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[18], VCC, GND);


--X40L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~206 at LC_X39_Y16_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X40L2 = AMPP_FUNCTION(L2_dffs[97], L2_dffs[98], L2_dffs[96]);

--B1_acq_trigger_in_reg[32] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32] at LC_X39_Y16_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[32] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[17], VCC, GND);


--X41L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~206 at LC_X30_Y15_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X41L2 = AMPP_FUNCTION(L2_dffs[94], L2_dffs[95], L2_dffs[93]);

--B1_acq_trigger_in_reg[31] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31] at LC_X30_Y15_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[31] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[16], VCC, GND);


--X42L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~206 at LC_X31_Y15_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X42L2 = AMPP_FUNCTION(L2_dffs[90], L2_dffs[92], L2_dffs[91]);

--B1_acq_trigger_in_reg[30] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30] at LC_X31_Y15_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[30] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[15], VCC, GND);


--X43L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~206 at LC_X31_Y15_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X43L2 = AMPP_FUNCTION(L2_dffs[87], L2_dffs[89], L2_dffs[88]);

--B1_acq_trigger_in_reg[29] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29] at LC_X31_Y15_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[29] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[14], VCC, GND);


--X44L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~206 at LC_X32_Y14_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X44L2 = AMPP_FUNCTION(L2_dffs[85], L2_dffs[86], L2_dffs[84]);

--B1_acq_trigger_in_reg[28] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28] at LC_X32_Y14_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[28] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[13], VCC, GND);


--X45L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~206 at LC_X32_Y14_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X45L2 = AMPP_FUNCTION(L2_dffs[81], L2_dffs[83], L2_dffs[82]);

--B1_acq_trigger_in_reg[27] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27] at LC_X32_Y14_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[27] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[12], VCC, GND);


--X46L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~206 at LC_X31_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X46L2 = AMPP_FUNCTION(L2_dffs[79], L2_dffs[78], L2_dffs[80]);

--B1_acq_trigger_in_reg[26] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26] at LC_X31_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[26] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[11], VCC, GND);


--X47L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~206 at LC_X31_Y12_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X47L2 = AMPP_FUNCTION(L2_dffs[77], L2_dffs[75], L2_dffs[76]);

--B1_acq_trigger_in_reg[25] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25] at LC_X31_Y12_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[25] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[10], VCC, GND);


--X48L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~206 at LC_X31_Y12_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X48L2 = AMPP_FUNCTION(L2_dffs[72], L2_dffs[74], L2_dffs[73]);

--B1_acq_trigger_in_reg[24] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24] at LC_X31_Y12_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[24] = AMPP_FUNCTION(12_288MHz, C1_SHIFTIN[0], VCC, GND);


--X49L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~206 at LC_X31_Y14_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X49L2 = AMPP_FUNCTION(L2_dffs[71], L2_dffs[70], L2_dffs[69]);

--B1_acq_trigger_in_reg[23] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23] at LC_X31_Y14_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[23] = AMPP_FUNCTION(12_288MHz, C1_LRCOUT_INT, VCC, GND);


--X50L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~206 at LC_X30_Y14_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X50L2 = AMPP_FUNCTION(L2_dffs[66], L2_dffs[67], L2_dffs[68]);

--B1_acq_trigger_in_reg[22] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22] at LC_X30_Y14_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[22] = AMPP_FUNCTION(12_288MHz, C1_COUNT[6], VCC, GND);


--X51L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~206 at LC_X30_Y13_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X51L2 = AMPP_FUNCTION(L2_dffs[63], L2_dffs[65], L2_dffs[64]);

--B1_acq_trigger_in_reg[21] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21] at LC_X30_Y13_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[21] = AMPP_FUNCTION(12_288MHz, C1_COUNT[5], VCC, GND);


--X52L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~206 at LC_X31_Y17_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X52L2 = AMPP_FUNCTION(L2_dffs[61], L2_dffs[62], L2_dffs[60]);

--B1_acq_trigger_in_reg[20] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20] at LC_X31_Y17_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[20] = AMPP_FUNCTION(12_288MHz, C1_COUNT[4], VCC, GND);


--X53L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~206 at LC_X32_Y16_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X53L2 = AMPP_FUNCTION(L2_dffs[58], L2_dffs[59], L2_dffs[57]);

--B1_acq_trigger_in_reg[19] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19] at LC_X32_Y16_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[19] = AMPP_FUNCTION(12_288MHz, C1_COUNT[3], VCC, GND);


--X54L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~206 at LC_X32_Y17_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X54L2 = AMPP_FUNCTION(L2_dffs[54], L2_dffs[55], L2_dffs[56]);

--B1_acq_trigger_in_reg[18] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18] at LC_X32_Y17_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[18] = AMPP_FUNCTION(12_288MHz, C1_COUNT[2], VCC, GND);


--X55L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~206 at LC_X32_Y13_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X55L2 = AMPP_FUNCTION(L2_dffs[52], L2_dffs[53], L2_dffs[51]);

--B1_acq_trigger_in_reg[17] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17] at LC_X32_Y13_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[17] = AMPP_FUNCTION(12_288MHz, C1_COUNT[1], VCC, GND);


--X56L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~206 at LC_X32_Y13_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X56L2 = AMPP_FUNCTION(L2_dffs[49], L2_dffs[50], B1_acq_trigger_in_reg[16]);

--L2_dffs[48] is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] at LC_X32_Y13_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

L2_dffs[48] = AMPP_FUNCTION(A1L6, L2_dffs[49], !B1_reset_all, GND, H1_trigger_setup_ena);


--X57L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~206 at LC_X35_Y12_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X57L2 = AMPP_FUNCTION(L2_dffs[45], L2_dffs[47], L2_dffs[46]);

--B1_acq_trigger_in_reg[15] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15] at LC_X35_Y12_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[15] = AMPP_FUNCTION(12_288MHz, C1_LEFT_OUT[9], VCC, GND);


--X58L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~206 at LC_X36_Y12_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X58L2 = AMPP_FUNCTION(L2_dffs[42], L2_dffs[43], L2_dffs[44]);

--B1_acq_trigger_in_reg[14] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14] at LC_X36_Y12_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[14] = AMPP_FUNCTION(12_288MHz, C1_LEFT_OUT[8], VCC, GND);


--X59L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~206 at LC_X36_Y12_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X59L2 = AMPP_FUNCTION(L2_dffs[41], L2_dffs[39], L2_dffs[40]);

--B1_acq_trigger_in_reg[13] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13] at LC_X36_Y12_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[13] = AMPP_FUNCTION(12_288MHz, C1_LEFT_OUT[7], VCC, GND);


--X60L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~206 at LC_X35_Y13_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X60L2 = AMPP_FUNCTION(L2_dffs[37], L2_dffs[36], L2_dffs[38]);

--B1_acq_trigger_in_reg[12] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12] at LC_X35_Y13_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[12] = AMPP_FUNCTION(12_288MHz, C1_LEFT_OUT[6], VCC, GND);


--X61L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~206 at LC_X32_Y19_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X61L2 = AMPP_FUNCTION(L2_dffs[35], L2_dffs[33], L2_dffs[34]);

--B1_acq_trigger_in_reg[11] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11] at LC_X32_Y19_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[11] = AMPP_FUNCTION(12_288MHz, C1_LEFT_OUT[5], VCC, GND);


--X62L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~206 at LC_X32_Y18_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X62L2 = AMPP_FUNCTION(L2_dffs[31], L2_dffs[32], L2_dffs[30]);

--B1_acq_trigger_in_reg[10] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10] at LC_X32_Y18_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[10] = AMPP_FUNCTION(12_288MHz, C1_LEFT_OUT[4], VCC, GND);


--X63L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~206 at LC_X32_Y18_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X63L2 = AMPP_FUNCTION(L2_dffs[27], L2_dffs[29], L2_dffs[28]);

--B1_acq_trigger_in_reg[9] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9] at LC_X32_Y18_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[9] = AMPP_FUNCTION(12_288MHz, C1_LEFT_OUT[3], VCC, GND);


--X64L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~206 at LC_X35_Y13_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X64L2 = AMPP_FUNCTION(L2_dffs[24], L2_dffs[25], L2_dffs[26]);

--B1_acq_trigger_in_reg[8] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8] at LC_X35_Y13_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[8] = AMPP_FUNCTION(12_288MHz, C1_LEFT_OUT[2], VCC, GND);


--X65L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~206 at LC_X35_Y17_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X65L2 = AMPP_FUNCTION(L2_dffs[22], L2_dffs[21], L2_dffs[23]);

--B1_acq_trigger_in_reg[7] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7] at LC_X35_Y17_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[7] = AMPP_FUNCTION(12_288MHz, C1_LEFT_OUT[1], VCC, GND);


--X66L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~206 at LC_X35_Y19_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X66L2 = AMPP_FUNCTION(L2_dffs[20], L2_dffs[19], L2_dffs[18]);

--B1_acq_trigger_in_reg[6] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6] at LC_X35_Y19_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[6] = AMPP_FUNCTION(12_288MHz, C1_LEFT_OUT[15], VCC, GND);


--X67L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~206 at LC_X36_Y19_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X67L2 = AMPP_FUNCTION(L2_dffs[15], L2_dffs[17], L2_dffs[16]);

--B1_acq_trigger_in_reg[5] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5] at LC_X36_Y19_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[5] = AMPP_FUNCTION(12_288MHz, C1_LEFT_OUT[14], VCC, GND);


--X68L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~206 at LC_X36_Y19_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X68L2 = AMPP_FUNCTION(L2_dffs[13], L2_dffs[14], L2_dffs[12]);

--B1_acq_trigger_in_reg[4] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4] at LC_X36_Y19_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[4] = AMPP_FUNCTION(12_288MHz, C1_LEFT_OUT[13], VCC, GND);


--X69L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~206 at LC_X36_Y18_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X69L2 = AMPP_FUNCTION(L2_dffs[10], L2_dffs[11], L2_dffs[9]);

--B1_acq_trigger_in_reg[3] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3] at LC_X36_Y18_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[3] = AMPP_FUNCTION(12_288MHz, C1_LEFT_OUT[12], VCC, GND);


--X70L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~206 at LC_X37_Y18_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X70L2 = AMPP_FUNCTION(L2_dffs[6], L2_dffs[7], L2_dffs[8]);

--B1_acq_trigger_in_reg[2] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2] at LC_X37_Y18_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[2] = AMPP_FUNCTION(12_288MHz, C1_LEFT_OUT[11], VCC, GND);


--X71L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~206 at LC_X37_Y18_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X71L2 = AMPP_FUNCTION(L2_dffs[3], L2_dffs[5], L2_dffs[4]);

--B1_acq_trigger_in_reg[1] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1] at LC_X37_Y18_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[1] = AMPP_FUNCTION(12_288MHz, C1_LEFT_OUT[10], VCC, GND);


--X72L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~206 at LC_X35_Y17_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X72L2 = AMPP_FUNCTION(L2_dffs[0], L2_dffs[1], L2_dffs[2]);

--B1_acq_trigger_in_reg[0] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0] at LC_X35_Y17_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[0] = AMPP_FUNCTION(12_288MHz, C1_LEFT_OUT[0], VCC, GND);


--X1L2 is sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|p_match_out~209 at LC_X35_Y18_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X1L2 = AMPP_FUNCTION(L2_dffs[213], L2_dffs[214], L2_dffs[215]);

--B1_acq_trigger_in_reg[71] is sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[71] at LC_X35_Y18_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_acq_trigger_in_reg[71] = AMPP_FUNCTION(12_288MHz, C1_RIGHT_OUT[9], VCC, GND);


--A1L21 is ~GND at LC_X21_Y16_N9
--operation mode is normal

A1L21 = GND;


--12_288MHz is 12_288MHz at PIN_B12
--operation mode is input

12_288MHz = INPUT();





--DOUT is DOUT at PIN_F13
--operation mode is input

DOUT = INPUT();


--DIN is DIN at PIN_E16
--operation mode is output

DIN = OUTPUT(C1_SHIFTOUT[31]);


--BCKIN is BCKIN at PIN_F16
--operation mode is output

BCKIN = OUTPUT(C1_COUNT[2]);


--LRCIN is LRCIN at PIN_F15
--operation mode is output

LRCIN = OUTPUT(C1_LRCOUT_INT);


--RESETn is RESETn at PIN_F14
--operation mode is output

RESETn = OUTPUT(VCC);






