#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 19 09:07:35 2021
# Process ID: 17816
# Current directory: C:/Users/pskon/Workbench_repo/EE118_MidtermProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8660 C:\Users\pskon\Workbench_repo\EE118_MidtermProject\EE118_MidtermProject.xpr
# Log file: C:/Users/pskon/Workbench_repo/EE118_MidtermProject/vivado.log
# Journal file: C:/Users/pskon/Workbench_repo/EE118_MidtermProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/EE118_MidtermProject' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: comparator_3bit
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 815.219 ; gain = 55.676
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'comparator_3bit' [C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:52]
INFO: [Synth 8-6157] synthesizing module 'comparator_2bit' [C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'comparator_2bit' (1#1) [C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'comparator_3bit' (2#1) [C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:52]
WARNING: [Synth 8-3331] design comparator_3bit has unconnected port a3[2]
WARNING: [Synth 8-3331] design comparator_3bit has unconnected port b3[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 871.109 ; gain = 111.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 871.109 ; gain = 111.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 871.109 ; gain = 111.566
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1161.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1296.855 ; gain = 537.312
8 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1296.855 ; gain = 537.312
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comparator_3it_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comparator_3it_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/comparator_4it_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_3it_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comparator_3it_tb_behav xil_defaultlib.comparator_3it_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator_2bit
Compiling module xil_defaultlib.comparator_3bit
Compiling module xil_defaultlib.comparator_3it_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot comparator_3it_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim/xsim.dir/comparator_3it_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 19 11:24:09 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "comparator_3it_tb_behav -key {Behavioral:sim_1:Functional:comparator_3it_tb} -tclbatch {comparator_3it_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source comparator_3it_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'comparator_3it_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1298.145 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 19 12:23:02 2021...
