<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html lang="en" dir="ltr">
<head><script type="text/javascript" src="/_static/js/bundle-playback.js?v=1WaXNDFE" charset="utf-8"></script>
<script type="text/javascript" src="/_static/js/wombat.js?v=txqj7nKC" charset="utf-8"></script>
<script>window.RufflePlayer=window.RufflePlayer||{};window.RufflePlayer.config={"autoplay":"on","unmuteOverlay":"hidden"};</script>
<script type="text/javascript" src="/_static/js/ruffle.js"></script>
<script type="text/javascript">
  __wm.init("https://web.archive.org/web");
  __wm.wombat("http://visual6502.org/wiki/index.php?title=RCA_1802E","20210405071351","https://web.archive.org/","web","/_static/",
	      "1617606831");
</script>
<link rel="stylesheet" type="text/css" href="/_static/css/banner-styles.css?v=S1zqJCYt" />
<link rel="stylesheet" type="text/css" href="/_static/css/iconochive.css?v=qtvMKcIJ" />
<!-- End Wayback Rewrite JS Include -->

<title>RCA 1802E - VisualChips</title>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<meta name="generator" content="MediaWiki 1.16.0"/>
<link rel="shortcut icon" href="/web/20210405071351im_/http://visual6502.org/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="/web/20210405071351/http://visual6502.org/wiki/opensearch_desc.php" title="VisualChips (en)"/>
<link title="Creative Commons" type="application/rdf+xml" href="/wiki/index.php?title=RCA_1802E&amp;action=creativecommons" rel="meta"/>
<link rel="copyright" href="https://web.archive.org/web/20210405071351/http://creativecommons.org/licenses/by-nc-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="VisualChips Atom feed" href="/web/20210405071351/http://visual6502.org/wiki/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<link rel="stylesheet" href="/web/20210405071351cs_/http://visual6502.org/wiki/skins/common/shared.css?270" media="screen"/>
<link rel="stylesheet" href="/web/20210405071351cs_/http://visual6502.org/wiki/skins/common/commonPrint.css?270" media="print"/>
<link rel="stylesheet" href="/web/20210405071351cs_/http://visual6502.org/wiki/skins/monobook/main.css?270" media="screen"/>
<!--[if lt IE 5.5000]><link rel="stylesheet" href="/wiki/skins/monobook/IE50Fixes.css?270" media="screen" /><![endif]-->
<!--[if IE 5.5000]><link rel="stylesheet" href="/wiki/skins/monobook/IE55Fixes.css?270" media="screen" /><![endif]-->
<!--[if IE 6]><link rel="stylesheet" href="/wiki/skins/monobook/IE60Fixes.css?270" media="screen" /><![endif]-->
<!--[if IE 7]><link rel="stylesheet" href="/wiki/skins/monobook/IE70Fixes.css?270" media="screen" /><![endif]-->
<link rel="stylesheet" href="/web/20210405071351cs_/http://visual6502.org/wiki/index.php?title=MediaWiki:Common.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=18000&amp;action=raw&amp;maxage=18000"/>
<link rel="stylesheet" href="/web/20210405071351cs_/http://visual6502.org/wiki/index.php?title=MediaWiki:Print.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=18000&amp;action=raw&amp;maxage=18000" media="print"/>
<link rel="stylesheet" href="/web/20210405071351cs_/http://visual6502.org/wiki/index.php?title=MediaWiki:Monobook.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=18000&amp;action=raw&amp;maxage=18000"/>
<link rel="stylesheet" href="/web/20210405071351cs_/http://visual6502.org/wiki/index.php?title=-&amp;action=raw&amp;maxage=18000&amp;gen=css"/>
<script>
var skin="monobook",
stylepath="/wiki/skins",
wgUrlProtocols="http\\:\\/\\/|https\\:\\/\\/|ftp\\:\\/\\/|irc\\:\\/\\/|gopher\\:\\/\\/|telnet\\:\\/\\/|nntp\\:\\/\\/|worldwind\\:\\/\\/|mailto\\:|news\\:|svn\\:\\/\\/",
wgArticlePath="/wiki/index.php?title=$1",
wgScriptPath="/wiki",
wgScriptExtension=".php",
wgScript="/wiki/index.php",
wgVariantArticlePath=false,
wgActionPaths={},
wgServer="https://web.archive.org/web/20210405071351/http://visual6502.org",
wgCanonicalNamespace="",
wgCanonicalSpecialPageName=false,
wgNamespaceNumber=0,
wgPageName="RCA_1802E",
wgTitle="RCA 1802E",
wgAction="view",
wgArticleId=138,
wgIsArticle=true,
wgUserName=null,
wgUserGroups=null,
wgUserLanguage="en",
wgContentLanguage="en",
wgBreakFrames=false,
wgCurRevisionId=778,
wgVersion="1.16.0",
wgEnableAPI=true,
wgEnableWriteAPI=true,
wgSeparatorTransformTable=["", ""],
wgDigitTransformTable=["", ""],
wgMainPageTitle="Main Page",
wgFormattedNamespaces={"-2": "Media", "-1": "Special", "0": "", "1": "Talk", "2": "User", "3": "User talk", "4": "VisualChips", "5": "VisualChips talk", "6": "File", "7": "File talk", "8": "MediaWiki", "9": "MediaWiki talk", "10": "Template", "11": "Template talk", "12": "Help", "13": "Help talk", "14": "Category", "15": "Category talk"},
wgNamespaceIds={"media": -2, "special": -1, "": 0, "talk": 1, "user": 2, "user_talk": 3, "visualchips": 4, "visualchips_talk": 5, "file": 6, "file_talk": 7, "mediawiki": 8, "mediawiki_talk": 9, "template": 10, "template_talk": 11, "help": 12, "help_talk": 13, "category": 14, "category_talk": 15, "image": 6, "image_talk": 7},
wgSiteName="VisualChips",
wgCategories=[],
wgRestrictionEdit=["autoconfirmed"],
wgRestrictionMove=["autoconfirmed"];
</script><script src="/web/20210405071351js_/http://visual6502.org/wiki/skins/common/wikibits.js?270"></script>
<script src="/web/20210405071351js_/http://visual6502.org/wiki/skins/common/ajax.js?270"></script>
<script src="/web/20210405071351js_/http://visual6502.org/wiki/index.php?title=-&amp;action=raw&amp;gen=js&amp;useskin=monobook&amp;270"></script>

</head>
<body class="mediawiki ltr ns-0 ns-subject page-RCA_1802E skin-monobook">
<div id="globalWrapper">
<div id="column-content"><div id="content">
	<a id="top"></a>
	
	<h1 id="firstHeading" class="firstHeading">RCA 1802E</h1>
	<div id="bodyContent">
		<h3 id="siteSub">From VisualChips</h3>
		<div id="contentSub"></div>
		<div id="jump-to-nav">Jump to: <a href="#column-one">navigation</a>, <a href="#searchInput">search</a></div>
		<!-- start content -->
<p>The RCA 1802 was a pioneering CMOS microprocessor.
</p><p>See our main site for <a href="https://web.archive.org/web/20210405071351/http://www.visual6502.org/images/pages/RCA_1802_die_shots.html" class="external text" rel="nofollow">some more information and images.</a>
</p><p>Not only was the C2L CMOS process simpler, denser and faster than previous ones, it lends itself to radiation-hard chips, which led to this CPU being found in various space probes.  (The bulk silicon process used for our RCA 1802 is not as radiation tolerant as the later silicon-on-sapphire processes, but it was better than other contemporary processes.)
</p><p>As it happens, it's also a great process for us to photograph and analyse, because the N and P structures show as different colours, and the layout is very readable.  For the same reason, with this chip reverse-engineering the die photo may be feasible without needing to strip the metal.
</p>
<table id="toc" class="toc"><tr><td><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Control_Logic"><span class="tocnumber">1</span> <span class="toctext">Control Logic</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Datapath"><span class="tocnumber">2</span> <span class="toctext">Datapath</span></a>
<ul>
<li class="toclevel-2 tocsection-3"><a href="#1._.2FARO.2C_.2FALO"><span class="tocnumber">2.1</span> <span class="toctext">1. /ARO, /ALO</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#2._REGWL.2C_REGWR"><span class="tocnumber">2.2</span> <span class="toctext">2. REGWL, REGWR</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#3._.2FREGRL.2C_.2FREGRR"><span class="tocnumber">2.3</span> <span class="toctext">3. /REGRL, /REGRR</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#4._.2FEF1234.2C_SELREG0.2C_SELREG2.2C_and_REGSEL"><span class="tocnumber">2.4</span> <span class="toctext">4. /EF1234, SELREG0, SELREG2, and REGSEL</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#5._DEC.2C_COUT.2C_CIN"><span class="tocnumber">2.5</span> <span class="toctext">5. DEC, COUT, CIN</span></a></li>
<li class="toclevel-2 tocsection-8"><a href="#6._REG_DB_EN.2C_REG_OUT_EN"><span class="tocnumber">2.6</span> <span class="toctext">6. REG_DB_EN, REG_OUT_EN</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#7._NOUTEN"><span class="tocnumber">2.7</span> <span class="toctext">7. NOUTEN</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="#8._.2FLD_IN.2C_.2FN_TO_RAB.2C_.2FIN_RESET.2C_INTDB0.7EINTDB7"><span class="tocnumber">2.8</span> <span class="toctext">8. /LD_IN, /N_TO_RAB, /IN_RESET, INTDB0~INTDB7</span></a></li>
<li class="toclevel-2 tocsection-11"><a href="#9._.2FSET_P1X2.2C_.2FP_RAB_OUT.2C_.2FX_RAB_OUT.2C_.2FLD_X.2C_.2FLD_P.2C_LD_FR_DB.2C_LD_FR_N"><span class="tocnumber">2.9</span> <span class="toctext">9. /SET_P1X2, /P_RAB_OUT, /X_RAB_OUT, /LD_X, /LD_P, LD_FR_DB, LD_FR_N</span></a></li>
<li class="toclevel-2 tocsection-12"><a href="#10._.2FLD_T_FR_PX.2C_LD_T_FR_PX.2C_.2FT_OUT_EN"><span class="tocnumber">2.10</span> <span class="toctext">10. /LD_T_FR_PX, LD_T_FR_PX, /T_OUT_EN</span></a></li>
<li class="toclevel-2 tocsection-13"><a href="#11._.2FD_ZERO.2C_D_SHIFT_IN.2C_.2FD_SHIFT.2C_D_OUT_EN.2C_D_SHIFT_OUT"><span class="tocnumber">2.11</span> <span class="toctext">11. /D_ZERO, D_SHIFT_IN, /D_SHIFT, D_OUT_EN, D_SHIFT_OUT</span></a></li>
<li class="toclevel-2 tocsection-14"><a href="#12._B_SHIFT_OUT.2C_B_OUT_EN.2C_.2FB_SHIFT.2C_.2FLD_B"><span class="tocnumber">2.12</span> <span class="toctext">12. B_SHIFT_OUT, B_OUT_EN, /B_SHIFT, /LD_B</span></a></li>
<li class="toclevel-2 tocsection-15"><a href="#13._EXT_DB_IN.2C_EXT_DB_OUT"><span class="tocnumber">2.13</span> <span class="toctext">13. EXT_DB_IN, EXT_DB_OUT</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-16"><a href="#Simple_logic_gates"><span class="tocnumber">3</span> <span class="toctext">Simple logic gates</span></a></li>
<li class="toclevel-1 tocsection-17"><a href="#NOR4_layout"><span class="tocnumber">4</span> <span class="toctext">NOR4 layout</span></a></li>
<li class="toclevel-1 tocsection-18"><a href="#Resources"><span class="tocnumber">5</span> <span class="toctext">Resources</span></a></li>
</ul>
</td></tr></table><script>if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } </script>
<h3> <span class="mw-headline" id="Control_Logic"> Control Logic </span></h3>
<p><a href="https://web.archive.org/web/20210405071351/http://visual6502.org/wiki/images/6/64/Rca1802-control-reversed.gif"><img alt="Rca1802-control-reversed-small.gif" src="/web/20210405071351im_/http://visual6502.org/wiki/images/2/29/Rca1802-control-reversed-small.gif" width="280" height="593"/></a>
</p><p>This schematic was derived by tracing the excellent die photo, so the arrangement of the gates pretty much follows the layout on die. There are an extensive
use of transparent latches of various enable and output polarities, which are denoted with squares.
</p><p>The design is much more asynchronous than the 6502 or any of the later CPUs; the clock input at the far left goes through the
wait/pause/reset logic, and basically only 2 blocks get clocked at the input rate, which is the signal coming out of U77: the sequencer, and the ALU.
</p><p>The sequencer is a Johnson counter that uses latches, generating 8 phase-shifted signals I've named seq0 through seq7. It's located southeast of /tpa. Interestingly there's a patent (6020770) by Motorola several decades later on using transparent latches in a Johnson counter. Anyway, seq0-7 feed the logic to the right, which produces signals active for various periods of the sequence - I've denoted these CL0-F. As it's a latch-based design both rising and falling edges of the clock are used.
</p><p>The ALU in the bottom left is serial and multiplexer-based. 3 latches above it pick off the lower 3 bits of the internal data bus to select the function. U123 is the main output (goes to D_SHIFT_IN of the datapath), and U63 is the carry out which goes to the carry flag latch U177.
</p><p>North of the ALU, above the internal databus and below the clock/reset logic, is instruction decoding, fed from the 2-to-16 decoder to its left. Each line of 16 opcodes is decoded separately.
</p><p>On the east, below the seq0-7 logic, is the main state machine with 4 latches for EXECUTE, INTERRUPT, FETCH, and DMA. Below that are latches for Q and the interrupt enable, as well as more datapath control logic. Finally, the top left corner contains the interrupt/DMA input circuitry.
</p><p>[text contributed by AmyK]
</p><p>See <a href="#Resources">#Resources</a> for more.
</p>
<h3> <span class="mw-headline" id="Datapath"> Datapath </span></h3>
<p><a href="https://web.archive.org/web/20210405071351/http://visual6502.org/wiki/images/6/62/1802_dpth.png"><img alt="1802 dpth-small.png" src="/web/20210405071351im_/http://visual6502.org/wiki/images/c/c0/1802_dpth-small.png" width="280" height="636"/></a>
</p><p>Note that the register bits are just represented as transparent 
latches, in reality they are two inverters and NMOS transmission 
gates. But otherwise everything else should be a mostly accurate 
representation of the circuit. 
</p>
<h4> <span class="mw-headline" id="1._.2FARO.2C_.2FALO"> 1. /ARO, /ALO </span></h4>
<p>Located above the register file are a set of latches that drive the address pad 
outputs. Since the processor can output either the upper or lower 8 bits of any 
register, these latches have two inputs and two enable signals; ALO and ARO, 
when asserted, respectively allow the left or right 8 bits of the selected 
register to be output, and latch the value when deasserted. Taking the leftmost 
(A7) address latch as an example, we see the storage loop formed by U1, U22, 
U23, and U20, with the left and right bits entering via U3 and U28 respectively 
and their gates U2 and U24. When both control signals are deasserted, the loop 
is closed to latch the last input value, but either of them can be asserted to 
break the loop and allow either bit's value to enter. 
</p><p>(Note that in the control logic schematic these are labelled /AHO and /ALO; the 
inconsistency is because which half of the register file held which bits was 
not yet known before deciphering the control logic.) 
</p><p><br/>
</p>
<h4> <span class="mw-headline" id="2._REGWL.2C_REGWR"> 2. REGWL, REGWR </span></h4>
<p>When asserted, these signals cause the respective bit line to be driven via the 
inverted data-in signal coming from the logic below, to effect register writes. 
This is shown in the schematic for the leftmost bit as the controlled buffers 
U4 and U62, and the data-in signal via U64. The storage element of the register 
file is the standard inverter loop with NMOS pass transistors, and writing is 
usually accomplished by forcing the bit to the right value, as the bit lines 
have a stronger drive than the storage inverters. The datapath analysis at 
<a href="https://web.archive.org/web/20210405071351/http://home.earthlink.net/~schultdw/1802/datapath/index.html" class="external free" rel="nofollow">http://home.earthlink.net/~schultdw/1802/datapath/index.html</a> suggests that the 
large rectangular series PMOS transistors in the middle disconnect power to the 
PMOS inverters in the storage loop during a write, although this would mean the 
1802 is not truly static since stopping the clock when either of these control 
signals is high would result in data loss. 
</p><p><br/>
</p>
<h4> <span class="mw-headline" id="3._.2FREGRL.2C_.2FREGRR"> 3. /REGRL, /REGRR </span></h4>
<p>These signals control the latch between the register output and the increment- 
decrement unit. With asserted, the respective 8-bit half of the register chosen 
are output into the incdec, and the output is latched once deasserted. Taking 
the leftmost element as an example again, the storage loop is formed from U9, 
U70, U10, and U73, with entrances via U7/U8 and U65/U67. Notice that the write 
data line goes up through the middle of this latch unit in the IC layout. 
</p><p><br/>
</p>
<h4> <span class="mw-headline" id="4._.2FEF1234.2C_SELREG0.2C_SELREG2.2C_and_REGSEL"> 4. /EF1234, SELREG0, SELREG2, and REGSEL </span></h4>
<p>Not part of the datapath proper, but these signals run horizontally through it, 
to the circuitry to its right. /EF1234 is an input of the value on the selected 
/EF{1,2,3,4} input. SELREG0 resets all the register selection latches, causing 
register 0 to be selected, while SELREG2 has the same effect as well as setting 
bit 1 of the register selection bus, causing register 2 to be selected. REGSEL 
loads the register selection latches from the register address bus (RAB). 
</p><p><br/>
</p>
<h4> <span class="mw-headline" id="5._DEC.2C_COUT.2C_CIN"> 5. DEC, COUT, CIN </span></h4>
<p>Output from the register file enters the incdec, which can optionally increment 
or decrement the data going through it using transmission-gate XOR logic. The 
CIN signal provides the carry in, COUT carries out, and DEC allows the circuit 
to decrement. The ripple carry chain is of the common alternating type, used to 
reduce gate delay and transistor count by interleaving NOR with NAND. 
</p>
<h4> <span class="mw-headline" id="6._REG_DB_EN.2C_REG_OUT_EN"> 6. REG_DB_EN, REG_OUT_EN </span></h4>
<p>These control two transmission gates between the vertical databus, incdec output 
and register write input. Their operation can be summed up as follows: 
</p>
<pre>   REG_DB_EN REG_OUT_EN   Description 
   0         0            Registers disconnected; inactive 
   0         1            incdec output can be written to a register 
   1         0            Databus can be written to a register 
   1         1            A register can be output to databus and also written back 
</pre>
<h4> <span class="mw-headline" id="7._NOUTEN"> 7. NOUTEN </span></h4>
<p>This is another signal which is not part of the databus proper but only enables 
output of N0, N1, and N2 from the lowest 3 bits of the IN databus. 
</p><p><br/>
</p>
<h4> <span class="mw-headline" id="8._.2FLD_IN.2C_.2FN_TO_RAB.2C_.2FIN_RESET.2C_INTDB0.7EINTDB7"> 8. /LD_IN, /N_TO_RAB, /IN_RESET, INTDB0~INTDB7 </span></h4>
<p>The first loads the I and N registers from the vertical databus. Like all the 
other registers in the 1802, I and N are implemented using transparent latches, 
so their values are latched once /LD_IN deasserts. For bit 7 (bit 3 of I), the 
storage loop consists of U16, U92, and U89. They continuously output on the IN 
databus, INTDB0~INTDB7. The /IN_RESET signal clears both I and N to 0, while 
/N_TO_RAB causes N to be output to the internal register selection bus too. 
</p><p><br/>
</p>
<h4> <span class="mw-headline" id="9._.2FSET_P1X2.2C_.2FP_RAB_OUT.2C_.2FX_RAB_OUT.2C_.2FLD_X.2C_.2FLD_P.2C_LD_FR_DB.2C_LD_FR_N"> 9. /SET_P1X2, /P_RAB_OUT, /X_RAB_OUT, /LD_X, /LD_P, LD_FR_DB, LD_FR_N </span></h4>
<p>Below the IN databus are the X and P registers, with X on the left and P on the 
right. Each register consists of a resettable or settable latch, depending on 
bit position; the /SET_P1X2 signal makes use of these differences to set P to 1 
and X to 2 when it is asserted. /P_RAB_OUT and /X_RAB_OUT gate these registers 
onto the register address bus where their values can be latched in the register 
selection logic using REGSEL (see above) or the other register, via the /LD_X, 
/LD_P, and LD_FR_N (should actually be LD_FR_RAB) signals. LD_FR_DB allows the 
loading of X and P from the vertical databus. Note that asserting both LD_FR_DB 
and LD_FR_N connects the vertical databus to the RAB, although conflicts will 
occur due to the differing bit widths. 
</p><p><br/>
</p>
<h4> <span class="mw-headline" id="10._.2FLD_T_FR_PX.2C_LD_T_FR_PX.2C_.2FT_OUT_EN"> 10. /LD_T_FR_PX, LD_T_FR_PX, /T_OUT_EN </span></h4>
<p>Immediately below X and P is the 8-bit-wide T register. T can only be loaded to 
from X and P, via LD_T_FR_PX and its inverse. It is only output to the vertical 
databus, accomplished by assertion of /T_OUT_EN. 
</p><p><br/>
</p>
<h4> <span class="mw-headline" id="11._.2FD_ZERO.2C_D_SHIFT_IN.2C_.2FD_SHIFT.2C_D_OUT_EN.2C_D_SHIFT_OUT"> 11. /D_ZERO, D_SHIFT_IN, /D_SHIFT, D_OUT_EN, D_SHIFT_OUT </span></h4>
<p>These signals are related to the D register, one slice (bit 7) comprised of the 
components U110 through U120 in the schematic. /D_ZERO is an output, indicating 
when all of the bits of D are zero, accomplished by a chain of NAND gates with 
one inverted input (the rightmost bit has instead an inverter, U919.) It can be 
seen that the structure has two storage loops, which for bit 7 comprises U112, 
U113, and U114 for the first, and U115, U117, and U119 for the second. The two 
loops are connected such that the first is closed when the second is open, and 
vice-versa, controlled by the /D_SHIFT signal. This forms a master-slave edge- 
triggered flip-flop, of which 8 are connected in a shift register arrangement. 
On each negative edge of /D_SHIFT, one bit is shifted into the register via the 
D_SHIFT_IN input, and another out via D_SHIFT_OUT. D_OUT_EN outputs D onto the 
vertical databus with asserted. Notice that this means D cannot be loaded from 
the databus directly, but each bit must be shifted in via the D_SHIFT_IN input. 
D is a serial in/out, parallel out right-shifting register. 
</p><p><br/>
</p>
<h4> <span class="mw-headline" id="12._B_SHIFT_OUT.2C_B_OUT_EN.2C_.2FB_SHIFT.2C_.2FLD_B"> 12. B_SHIFT_OUT, B_OUT_EN, /B_SHIFT, /LD_B </span></h4>
<p>The B register is similar to the D register, but there are two differences: the 
shift input, instead of having a B_SHIFT_IN signal, is permanently grounded so 
that only 0 bits can be shifted in, and there is the ability to load it in from 
the databus in parallel, by asserting /LD_B. B_SHIFT_OUT and B_OUT_EN are same 
as for D, but /B_SHIFT has to be maintained at a low level in order for /LD_B 
to load the B register, whose main storage loop is U127, U129, U130, and U131 
(the lower transparent latch) for bit 7. The upper latch, consisting of U122, 
U123, and U124, remains transparent except during a shift. Thus, to clear B, it 
can be done by applying 8 positive-going pulses to /B_SHIFT; to load B from the 
vertical databus, assert /LD_B, and deassert it to latch the value in the lower 
transparent latch. Then its bit 0 appears at B_SHIFT_OUT, and successive pulses 
on /B_SHIFT will shift bits out to the right and zeroes in from the left. 
</p><p><br/>
</p>
<h4> <span class="mw-headline" id="13._EXT_DB_IN.2C_EXT_DB_OUT"> 13. EXT_DB_IN, EXT_DB_OUT </span></h4>
<p>These signals are straightforward to understand: they control the interaction 
between the vertical databus and the external pads. EXT_DB_IN enables the value 
of the respective databus bond pad to be driven on the vertical databus via a 
controlled buffer, while EXT_DB_OUT outputs the signal on the vertical databus. 
</p><p><br/>
</p>
<h3> <span class="mw-headline" id="Simple_logic_gates"> Simple logic gates </span></h3>
<p><a href="/web/20210405071351/http://visual6502.org/wiki/index.php?title=File:Rca1802-detail-annotated.jpg" class="image"><img alt="Rca1802-detail-annotated.jpg" src="/web/20210405071351im_/http://visual6502.org/wiki/images/f/f4/Rca1802-detail-annotated.jpg" width="458" height="292"/></a>
</p><p>Above we see a detail of our high-resolution images, showing several logic gates laid out with their complementary pullup and pulldown trees in their respective areas (Orange on green is NMOS, purple on blue is PMOS.)  The power supply to each gate is the substrate (or well) so there are fewer contacts than in the usual technologies.
</p><p>Middle-right is the simplest gate: an inverter, with a single pull-down and single pull-up.  Above it is a 2-input NOR gate and to the left is a 3-input NOR gate. The three concentric transistors of the NOR3 are rarely seen on this chip, perhaps because of the reduced drive and speed of having 3 transistors in series.
</p>
<h3> <span class="mw-headline" id="NOR4_layout"> NOR4 layout </span></h3>
<p>If a NOR4 were laid out like the NOR3 above, it would be rather large because of the need for 4 concentric transistors. The largest (outside) transistors would present more load to their drivers, but wouldn't contribute more drive to the NOR4 because that will be limited by the innermost transistor.
</p><p>So here we see an alternative layout technique, where an isolated region is created in the lower right, containing two of the pullups, the upper one of which is operated inside-out.
</p><p><a href="/web/20210405071351/http://visual6502.org/wiki/index.php?title=File:Rca1802-detail2-nor4.png" class="image"><img alt="Rca1802-detail2-nor4.png" src="/web/20210405071351im_/http://visual6502.org/wiki/images/4/42/Rca1802-detail2-nor4.png" width="430" height="406"/></a>
</p>
<h3> <span class="mw-headline" id="Resources"> Resources </span></h3>
<ul><li> <a href="https://web.archive.org/web/20210405071351/http://www.cpushack.com/space-craft-cpu.html" class="external text" rel="nofollow">The CPUs of Spacecraft Computers in Space</a>
</li><li> <a href="https://web.archive.org/web/20210405071351/http://en.wikipedia.org/wiki/RCA_1802" class="external text" rel="nofollow">RCA 1802</a> on wikipedia
</li><li> Manuals at <a href="https://web.archive.org/web/20210405071351/http://www.decodesystems.com/cosmac/index.html#cdp1802" class="external text" rel="nofollow">decodesystems.com</a> and at <a href="https://web.archive.org/web/20210405071351/http://bitsavers.informatik.uni-stuttgart.de/pdf/rca/cosmac/" class="external text" rel="nofollow">bitsavers</a>
</li><li> <a href="https://web.archive.org/web/20210405071351/http://adsabs.harvard.edu/abs/1977IJSSC..12..457D" class="external text" rel="nofollow">A high speed bulk CMOS CCL microprocessor</a> (abstract only)
</li><li> <a href="https://web.archive.org/web/20210405071351/http://www.osti.gov/bridge/purl.cover.jsp?purl=/6054040-9RDBcB/" class="external text" rel="nofollow">A Radiation-Hardened Bulk si-Gate CMOS Microprocessor Family</a> paper
</li><li> <a href="https://web.archive.org/web/20210405071351/http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=1050912" class="external text" rel="nofollow">C2L: A new high-speed high-density bulk CMOS technology</a> (abstract only)
</li><li> <a href="https://web.archive.org/web/20210405071351/http://www.retrotechnology.com/memship/sarnoff.html" class="external text" rel="nofollow">RCA's Sarnoff Center archives</a>
</li><li> <a href="https://web.archive.org/web/20210405071351/http://www.edn.com/article/466636-Milestones_That_Mattered_CMOS_pioneer_developed_a_precursor_to_the_processor.php" class="external text" rel="nofollow">Milestones That Mattered: CMOS pioneer developed a precursor to the processor</a> 2006 EDN retrospective
</li><li> <a href="https://web.archive.org/web/20210405071351/http://www.edn.com/article/463295-COS_MOS_Could_Put_Computer_Slice_on_a_Chip.php" class="external text" rel="nofollow">COS-MOS Could Put Computer Slice on a Chip</a> 1970 EDN article
</li><li> <a href="https://web.archive.org/web/20210405071351/http://en.wikipedia.org/wiki/CMOS#Example:_NAND_gate_in_physical_layout" class="external text" rel="nofollow">conventional CMOS NAND gate</a> in wikipedia.
</li><li> <a href="https://web.archive.org/web/20210405071351/http://www.antiquetech.com/chips/RCA1802.htm" class="external text" rel="nofollow">RCA COSMAC 1802</a> on The Antique Chip Collector's Page
</li><li> <a href="https://web.archive.org/web/20210405071351/http://en.wikipedia.org/wiki/Galileo_(spacecraft)#Command_and_data_handling" class="external text" rel="nofollow">Galileo spacecraft computer</a> on wikipedia
</li><li> <a href="https://web.archive.org/web/20210405071351/http://history.nasa.gov/computers/Ch6-3.html" class="external text" rel="nofollow">Galileo - True distributed computing in space</a> on Computers in Spaceflight: The NASA Experience website
</li><li> <a href="https://web.archive.org/web/20210405071351/http://www.emma02.hobby-site.com/index_download.html" class="external text" rel="nofollow">Emma 02</a> emulator by Marcel van Tongeren, source available for non-commerical use. Some copyright by Michael H Riley and others.
</li><li> The <a href="https://web.archive.org/web/20210405071351/http://retro.hansotten.nl/index.php?page=1802-cosmicos" class="external text" rel="nofollow">1802 Cosmicos</a> Single board computer by Bob Stuurman of Radio Bulletin (website by Hans Otten)
</li><li> <a href="https://web.archive.org/web/20210405071351/http://home.earthlink.net/~schultdw/1802/lsi/analysis.html" class="external text" rel="nofollow">David Schultz's</a> analysis of the layout and circuits
</li><li> <a href="https://web.archive.org/web/20210405071351/http://www.bramblyhill.com/post/2013/02/12/Simulating-the-RCA-1802-control-logic.aspx" class="external text" rel="nofollow">Chuck Bigham's</a> simulation of the control logic
</li><li> <a href="https://web.archive.org/web/20210405071351/http://groups.yahoo.com/group/cosmacelf/message/12418" class="external text" rel="nofollow">One</a> of several discussion threads in Yahoo "cosmacelf" group
</li></ul>

<!-- 
NewPP limit report
Preprocessor node count: 71/1000000
Post-expand include size: 0/2097152 bytes
Template argument size: 0/2097152 bytes
Expensive parser function count: 0/100
-->

<!-- Saved in parser cache with key wiki6502:pcache:idhash:138-0!1!0!!en!2!edit=0 and timestamp 20210404212529 -->
<div class="printfooter">
Retrieved from "<a href="https://web.archive.org/web/20210405071351/http://visual6502.org/wiki/index.php?title=RCA_1802E">http://visual6502.org/wiki/index.php?title=RCA_1802E</a>"</div>
		<div id="catlinks" class="catlinks catlinks-allhidden"></div>		<!-- end content -->
				<div class="visualClear"></div>
	</div>
</div></div>
<div id="column-one">
	<div id="p-cactions" class="portlet">
		<h5>Views</h5>
		<div class="pBody">
			<ul>
				 <li id="ca-nstab-main" class="selected"><a href="/web/20210405071351/http://visual6502.org/wiki/index.php?title=RCA_1802E" title="View the content page [c]" accesskey="c">Page</a></li>
				 <li id="ca-talk" class="new"><a href="/web/20210405071351/http://visual6502.org/wiki/index.php?title=Talk:RCA_1802E&amp;action=edit&amp;redlink=1" title="Discussion about the content page [t]" accesskey="t">Discussion</a></li>
				 <li id="ca-viewsource"><a href="/web/20210405071351/http://visual6502.org/wiki/index.php?title=RCA_1802E&amp;action=edit" title="This page is protected.
You can view its source [e]" accesskey="e">View source</a></li>
				 <li id="ca-history"><a href="/web/20210405071351/http://visual6502.org/wiki/index.php?title=RCA_1802E&amp;action=history" title="Past revisions of this page [h]" accesskey="h">History</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-personal">
		<h5>Personal tools</h5>
		<div class="pBody">
			<ul>
				<li id="pt-login"><a href="/web/20210405071351/http://visual6502.org/wiki/index.php?title=Special:UserLogin&amp;returnto=RCA_1802E" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-logo">
		<a style="background-image: url(/web/20210405071351im_/http://visual6502.org/images/6502/jssim_01_sm.png);" href="/web/20210405071351/http://visual6502.org/wiki/index.php?title=Main_Page" title="Visit the main page"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
	<div class="generated-sidebar portlet" id="p-navigation">
		<h5>Navigation</h5>
		<div class="pBody">
			<ul>
				<li id="n-mainpage-description"><a href="/web/20210405071351/http://visual6502.org/wiki/index.php?title=Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li>
				<li id="n-portal"><a href="/web/20210405071351/http://visual6502.org/wiki/index.php?title=VisualChips:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li>
				<li id="n-currentevents"><a href="/web/20210405071351/http://visual6502.org/wiki/index.php?title=VisualChips:Current_events" title="Find background information on current events">Current events</a></li>
				<li id="n-recentchanges"><a href="/web/20210405071351/http://visual6502.org/wiki/index.php?title=Special:RecentChanges" title="The list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li>
				<li id="n-randompage"><a href="/web/20210405071351/http://visual6502.org/wiki/index.php?title=Special:Random" title="Load a random page [x]" accesskey="x">Random page</a></li>
				<li id="n-help"><a href="/web/20210405071351/http://visual6502.org/wiki/index.php?title=Help:Contents" title="The place to find out">Help</a></li>
			</ul>
		</div>
	</div>
	<div id="p-search" class="portlet">
		<h5><label for="searchInput">Search</label></h5>
		<div id="searchBody" class="pBody">
			<form action="/web/20210405071351/http://visual6502.org/wiki/index.php" id="searchform">
				<input type="hidden" name="title" value="Special:Search"/>
				<input id="searchInput" title="Search VisualChips" accesskey="f" type="search" name="search"/>
				<input type="submit" name="go" class="searchButton" id="searchGoButton" value="Go" title="Go to a page with this exact name if exists"/>&nbsp;
				<input type="submit" name="fulltext" class="searchButton" id="mw-searchButton" value="Search" title="Search the pages for this text"/>
			</form>
		</div>
	</div>
	<div class="portlet" id="p-tb">
		<h5>Toolbox</h5>
		<div class="pBody">
			<ul>
				<li id="t-whatlinkshere"><a href="/web/20210405071351/http://visual6502.org/wiki/index.php?title=Special:WhatLinksHere/RCA_1802E" title="List of all wiki pages that link here [j]" accesskey="j">What links here</a></li>
				<li id="t-recentchangeslinked"><a href="/web/20210405071351/http://visual6502.org/wiki/index.php?title=Special:RecentChangesLinked/RCA_1802E" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li>
<li id="t-specialpages"><a href="/web/20210405071351/http://visual6502.org/wiki/index.php?title=Special:SpecialPages" title="List of all special pages [q]" accesskey="q">Special pages</a></li>
				<li id="t-print"><a href="/web/20210405071351/http://visual6502.org/wiki/index.php?title=RCA_1802E&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li>				<li id="t-permalink"><a href="/web/20210405071351/http://visual6502.org/wiki/index.php?title=RCA_1802E&amp;oldid=778" title="Permanent link to this revision of the page">Permanent link</a></li>			</ul>
		</div>
	</div>
</div><!-- end of the left (by default at least) column -->
<div class="visualClear"></div>
<div id="footer">
	<div id="f-poweredbyico"><a href="https://web.archive.org/web/20210405071351/http://www.mediawiki.org/"><img src="/web/20210405071351im_/http://visual6502.org/wiki/skins/common/images/poweredby_mediawiki_88x31.png" height="31" width="88" alt="Powered by MediaWiki"/></a></div>
	<div id="f-copyrightico"><a href="https://web.archive.org/web/20210405071351/http://creativecommons.org/licenses/by-nc-sa/3.0/"><img src="https://web.archive.org/web/20210405071351im_/http://i.creativecommons.org/l/by-nc-sa/3.0/88x31.png" alt="Attribution-NonCommercial-ShareAlike 3.0 Unported" width="88" height="31"/></a></div>
	<ul id="f-list">
		<li id="lastmod"> This page was last modified on 4 March 2013, at 11:47.</li>
		<li id="viewcount">This page has been accessed 235,659 times.</li>
		<li id="copyright">Content is available under <a href="https://web.archive.org/web/20210405071351/http://creativecommons.org/licenses/by-nc-sa/3.0/" class="external ">Attribution-NonCommercial-ShareAlike 3.0 Unported</a>.</li>
		<li id="privacy"><a href="/web/20210405071351/http://visual6502.org/wiki/index.php?title=VisualChips:Privacy_policy" title="VisualChips:Privacy policy">Privacy policy</a></li>
		<li id="about"><a href="/web/20210405071351/http://visual6502.org/wiki/index.php?title=VisualChips:About" title="VisualChips:About">About VisualChips</a></li>
		<li id="disclaimer"><a href="/web/20210405071351/http://visual6502.org/wiki/index.php?title=VisualChips:General_disclaimer" title="VisualChips:General disclaimer">Disclaimers</a></li>
	</ul>
</div>
</div>

<script>if (window.runOnloadHook) runOnloadHook();</script>
<!-- Served in 0.062 secs. --></body></html>
<!--
     FILE ARCHIVED ON 07:13:51 Apr 05, 2021 AND RETRIEVED FROM THE
     INTERNET ARCHIVE ON 18:23:13 Oct 12, 2023.
     JAVASCRIPT APPENDED BY WAYBACK MACHINE, COPYRIGHT INTERNET ARCHIVE.

     ALL OTHER CONTENT MAY ALSO BE PROTECTED BY COPYRIGHT (17 U.S.C.
     SECTION 108(a)(3)).
-->
<!--
playback timings (ms):
  captures_list: 277.669
  exclusion.robots: 0.255
  exclusion.robots.policy: 0.246
  cdx.remote: 0.054
  esindex: 0.009
  LoadShardBlock: 248.365 (3)
  PetaboxLoader3.datanode: 240.921 (4)
  load_resource: 196.367
  PetaboxLoader3.resolve: 43.528
-->