; BTOR description generated by Yosys 0.9+431 (git sha1 4a3b5437, clang 4.0.1-6 -fPIC -Os) for module main.
1 sort bitvec 32
2 input 1 c1
3 input 1 c2
4 sort bitvec 1
5 input 4 clock
6 input 1 dataIn
7 input 4 reset
8 const 1 00000000000000000000000000000000
9 state 1 dataOut
10 init 1 9 8
11 state 1 tmp_stageTwo
12 init 1 11 8
13 state 1 tmp_stageOne
14 init 1 13 8
15 add 1 11 13
16 eq 4 9 15
17 eq 4 9 8
18 or 4 16 17
19 not 4 18
20 output 19 prop_neg
21 const 4 1
22 not 4 18
23 and 4 21 22
24 bad 23
25 uext 4 18 0 prop
26 state 1 stageOne
27 init 1 26 8
28 state 1 stageTwo
29 init 1 28 8
30 add 1 28 26
31 not 4 7
32 ite 1 31 30 8
33 next 1 9 32
34 next 1 11 28
35 next 1 13 26
36 add 1 6 2
37 next 1 26 36
38 and 1 26 3
39 next 1 28 38
; end of yosys output
