/*
 *
 * This file is part of Kopycat emulator software.
 *
 * Copyright (C) 2023 INFORION, LLC
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * Non-free licenses may also be purchased from INFORION, LLC,
 * for users who do not want their programs protected by the GPL.
 * Contact us for details kopycat@inforion.ru
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA
 *
 */
package ru.inforion.lab403.kopycat.modules.cortexm0

import ru.inforion.lab403.common.extensions.MHz
import ru.inforion.lab403.common.extensions.hex8
import ru.inforion.lab403.kopycat.cores.base.common.Module
import ru.inforion.lab403.kopycat.cores.base.common.ModuleBuses
import ru.inforion.lab403.kopycat.cores.base.common.ModulePorts
import ru.inforion.lab403.kopycat.modules.cores.ARMv6MCore
import ru.inforion.lab403.kopycat.interfaces.*


class CORTEXM0(parent: Module, name: String) : Module(parent, name) {

    inner class Buses : ModuleBuses(this) {
        val mem = Bus("mem")
        val exc = Bus("exc")
    }

    inner class Ports : ModulePorts(this) {
        val mem = Proxy("mem")
        val irq = Proxy("irq")
    }

    override val ports = Ports()
    override val buses = Buses()

    private val arm  = ARMv6MCore(this, "arm", 48.MHz, 0.9)
    private val nvic = NVIC(this, "nvic")
    private val stk  = STK(this, "stk")
    private val scb  = SCB(this, "scb")

    override fun reset() {
        super.reset()
        val sp = core.inl(0x0000_0000u)
        val pc = core.inl(0x0000_0004u)
        log.info { "Setup CORTEX-M0 core PC=0x${pc.hex8} MSP=0x${sp.hex8}" }
        arm.cpu.BXWritePC(pc, false)
        arm.cpu.regs.sp.value = sp
    }

    init {
        ports.mem.connect(buses.mem)

        arm.ports.mem.connect(buses.mem)
        nvic.ports.mem.connect(buses.mem, 0xE000_E100u)
        stk.ports.mem.connect(buses.mem, 0xE000_E010u)
        scb.ports.mem.connect(buses.mem, 0xE000_ED00u)

        buses.connect(nvic.ports.irq, ports.irq)

        nvic.ports.exc.connect(buses.exc)
        scb.ports.irq.connect(buses.exc,  0u)
        stk.ports.irq.connect(buses.exc, 15u)
    }
}