==39174== Cachegrind, a cache and branch-prediction profiler
==39174== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39174== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39174== Command: ./sift .
==39174== 
--39174-- warning: L3 cache found, using its data for the LL simulation.
--39174-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39174-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39174== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39174== (see section Limitations in user manual)
==39174== NOTE: further instances of this message will not be shown
==39174== 
==39174== I   refs:      3,167,698,658
==39174== I1  misses:            1,822
==39174== LLi misses:            1,817
==39174== I1  miss rate:          0.00%
==39174== LLi miss rate:          0.00%
==39174== 
==39174== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39174== D1  misses:        6,094,279  (  3,796,739 rd   +   2,297,540 wr)
==39174== LLd misses:        4,169,377  (  2,205,183 rd   +   1,964,194 wr)
==39174== D1  miss rate:           0.6% (        0.6%     +         0.8%  )
==39174== LLd miss rate:           0.4% (        0.3%     +         0.7%  )
==39174== 
==39174== LL refs:           6,096,101  (  3,798,561 rd   +   2,297,540 wr)
==39174== LL misses:         4,171,194  (  2,207,000 rd   +   1,964,194 wr)
==39174== LL miss rate:            0.1% (        0.1%     +         0.7%  )
