#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Nov 20 16:20:35 2019
# Process ID: 13100
# Current directory: D:/PROJECT_XL/10_vdma_hdmi_out_7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13224 D:\PROJECT_XL\10_vdma_hdmi_out_7\vdma_hdmi_out.xpr
# Log file: D:/PROJECT_XL/10_vdma_hdmi_out_7/vivado.log
# Journal file: D:/PROJECT_XL/10_vdma_hdmi_out_7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.xpr
INFO: [Project 1-313] Project file moved from 'D:/PROJECT_XL/10_vdma_hdmi_out_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/PROJECT_XL/10_vdma_hdmi_out_7/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivadoseven/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 901.379 ; gain = 180.484
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov 20 16:21:12 2019] Launched synth_1...
Run output will be captured here: D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov 20 16:22:40 2019] Launched impl_1...
Run output will be captured here: D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.runs/impl_1/runme.log
write_hwdef -force  -file D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.sdk/design_1_wrapper.hdf
file mkdir D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.sdk
write_hwdef -force  -file D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.sdk/design_1_wrapper.hdf
launch_sdk -workspace D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.sdk -hwspec D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.sdk -hwspec D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.3 - rgb2dvi_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_142M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_0/aRst_n(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1016.973 ; gain = 87.699
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property location {5 1453 -216} [get_bd_cells axi_gpio_1]
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_1/S_AXI]
</axi_gpio_1/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41210000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_gpio_1/GPIO]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_0
INFO: [board_rule 100-100] connect_bd_intf_net /gpio_rtl_0 /axi_gpio_1/GPIO
endgroup
set_property name cnt_cnt_1 [get_bd_intf_ports gpio_rtl_0]
generate_target all [get_files  D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_5X_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_5X_O 
Wrote  : <D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
Exporting to file d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_142M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1285.930 ; gain = 217.352
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_gpio_1_0, cache-ID = ef947ecdd77cff0a; cache size = 2.231 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 1a7672cd6f614aab; cache size = 2.231 MB.
export_ip_user_files -of_objects [get_files D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_xbar_0_synth_1
[Wed Nov 20 17:02:44 2019] Launched design_1_xbar_0_synth_1...
Run output will be captured here: D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.runs/design_1_xbar_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.ip_user_files/sim_scripts -ip_user_files_dir D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.ip_user_files -ipstatic_source_dir D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.cache/compile_simlib/modelsim} {questa=D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.cache/compile_simlib/questa} {riviera=D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.cache/compile_simlib/riviera} {activehdl=D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_2
endgroup
set_property location {4 1497 -353} [get_bd_cells axi_gpio_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_3
endgroup
set_property location {4 1512 -489} [get_bd_cells axi_gpio_3]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_2/S_AXI]
</axi_gpio_2/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41220000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_gpio_2/GPIO]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_0
INFO: [board_rule 100-100] connect_bd_intf_net /gpio_rtl_0 /axi_gpio_2/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_3/S_AXI]
</axi_gpio_3/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41230000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_gpio_3/GPIO]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_1
INFO: [board_rule 100-100] connect_bd_intf_net /gpio_rtl_1 /axi_gpio_3/GPIO
endgroup
set_property name cnt_cnt_2 [get_bd_intf_ports gpio_rtl_0]
set_property name cnt_cnt_3 [get_bd_intf_ports gpio_rtl_1]
save_bd_design
Wrote  : <D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_5X_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_5X_O 
Wrote  : <D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
Exporting to file d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_142M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1402.957 ; gain = 100.656
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_2_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_3_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 1a7672cd6f614aab; cache size = 2.951 MB.
export_ip_user_files -of_objects [get_files D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_xbar_0_synth_1 design_1_axi_gpio_2_0_synth_1 design_1_axi_gpio_3_0_synth_1}
[Wed Nov 20 17:04:59 2019] Launched design_1_xbar_0_synth_1, design_1_axi_gpio_2_0_synth_1, design_1_axi_gpio_3_0_synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_gpio_2_0_synth_1: D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.runs/design_1_axi_gpio_2_0_synth_1/runme.log
design_1_axi_gpio_3_0_synth_1: D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.runs/design_1_axi_gpio_3_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.ip_user_files/sim_scripts -ip_user_files_dir D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.ip_user_files -ipstatic_source_dir D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.cache/compile_simlib/modelsim} {questa=D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.cache/compile_simlib/questa} {riviera=D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.cache/compile_simlib/riviera} {activehdl=D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_3]
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_2]
endgroup
save_bd_design
Wrote  : <D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target all [get_files  D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_5X_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_axi_dynclk_0_0_PXL_CLK_5X_O 
Wrote  : <D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
Exporting to file d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_142M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1642.473 ; gain = 96.809
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_2_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_gpio_2_0, cache-ID = ef947ecdd77cff0a; cache size = 4.505 MB.
catch { [ delete_ip_run [get_ips -all design_1_axi_gpio_2_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_3_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_gpio_3_0, cache-ID = ef947ecdd77cff0a; cache size = 4.505 MB.
catch { [ delete_ip_run [get_ips -all design_1_axi_gpio_3_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 1a7672cd6f614aab; cache size = 4.505 MB.
export_ip_user_files -of_objects [get_files D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.ip_user_files/sim_scripts -ip_user_files_dir D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.ip_user_files -ipstatic_source_dir D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.cache/compile_simlib/modelsim} {questa=D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.cache/compile_simlib/questa} {riviera=D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.cache/compile_simlib/riviera} {activehdl=D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov 20 17:28:56 2019] Launched synth_1...
Run output will be captured here: D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: design_1_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1745.160 ; gain = 91.145
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dynclk_0_0' [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_axi_dynclk_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dynclk_0_0' (1#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_axi_dynclk_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (2#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_1_0' [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_1_0' (3#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_2_0' [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_2_0' (4#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_3_0' [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_axi_gpio_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_3_0' (5#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_axi_gpio_3_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (6#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_vdma_0_0' [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_axi_vdma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_vdma_0_0' (7#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_axi_vdma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_vdma_0' of module 'design_1_axi_vdma_0_0' requires 42 connections, but only 40 given [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:494]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (8#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 118 connections, but only 106 given [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:535]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_1' [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:908]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:2135]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (9#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:2135]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:2281]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (10#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:2281]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:2406]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (11#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:2406]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YFYJ3U' [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:2538]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YFYJ3U' (12#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:2538]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_17KQ732' [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:2670]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_17KQ732' (13#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:2670]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_VQEDA7' [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:2802]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_VQEDA7' (14#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:2802]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_16EQN6L' [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:2934]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_16EQN6L' (15#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:2934]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:3066]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (16#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (17#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:3066]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (18#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (21) of module 'design_1_xbar_0' [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:2096]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (21) of module 'design_1_xbar_0' [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:2100]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_1' (19#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:908]
INFO: [Synth 8-638] synthesizing module 'design_1_rgb2dvi_0_2' [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_rgb2dvi_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rgb2dvi_0_2' (20#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_rgb2dvi_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (21#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:832]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_142M_0' [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_rst_ps7_0_142M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_142M_0' (22#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_rst_ps7_0_142M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_142M' of module 'design_1_rst_ps7_0_142M_0' requires 10 connections, but only 6 given [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:840]
INFO: [Synth 8-638] synthesizing module 'design_1_v_axi4s_vid_out_0_1' [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_v_axi4s_vid_out_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_axi4s_vid_out_0_1' (23#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_v_axi4s_vid_out_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_0' of module 'design_1_v_axi4s_vid_out_0_1' requires 30 connections, but only 22 given [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:847]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tc_0_0' [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_v_tc_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tc_0_0' (24#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_tc_0' of module 'design_1_v_tc_0_0' requires 32 connections, but only 31 given [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:870]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (25#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (26#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [D:/vivadoseven/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (27#1) [D:/vivadoseven/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-638] synthesizing module 'CounterS' [D:/PROJECT_XL/10_vdma_hdmi_out_7/design_file/CounterS.v:1]
	Parameter CNT_MAX_VAL bound to: 8'b11111111 
WARNING: [Synth 8-6014] Unused sequential element OV_reg was removed.  [D:/PROJECT_XL/10_vdma_hdmi_out_7/design_file/CounterS.v:28]
INFO: [Synth 8-256] done synthesizing module 'CounterS' (28#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/design_file/CounterS.v:1]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (29#1) [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_17KQ732 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_YFYJ3U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1790.035 ; gain = 136.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1790.035 ; gain = 136.020
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0.dcp' for cell 'design_1_i/axi_dynclk_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.dcp' for cell 'design_1_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0.dcp' for cell 'design_1_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.dcp' for cell 'design_1_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_2/design_1_rgb2dvi_0_2.dcp' for cell 'design_1_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_142M_0/design_1_rst_ps7_0_142M_0.dcp' for cell 'design_1_i/rst_ps7_0_142M'
INFO: [Project 1-454] Reading design checkpoint 'd:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_1/design_1_v_axi4s_vid_out_0_1.dcp' for cell 'design_1_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0.dcp' for cell 'design_1_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.dcp' for cell 'design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 385 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_2/src/rgb2dvi.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_2/src/rgb2dvi.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_142M_0/design_1_rst_ps7_0_142M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_142M/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_142M_0/design_1_rst_ps7_0_142M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_142M/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_142M_0/design_1_rst_ps7_0_142M_0.xdc] for cell 'design_1_i/rst_ps7_0_142M/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_142M_0/design_1_rst_ps7_0_142M_0.xdc] for cell 'design_1_i/rst_ps7_0_142M/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_board.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_board.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0.xdc] for cell 'design_1_i/axi_gpio_3/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/constrs_1/new/hdmi_out.xdc]
WARNING: [Vivado 12-584] No ports matched 'keys'. [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/constrs_1/new/hdmi_out.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'keys'. [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/constrs_1/new/hdmi_out.xdc:26]
Finished Parsing XDC File [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/constrs_1/new/hdmi_out.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/constrs_1/new/hdmi_out.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_1/design_1_v_axi4s_vid_out_0_1_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_1/design_1_v_axi4s_vid_out_0_1_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_2/src/rgb2dvi_clocks.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_2/src/rgb2dvi_clocks.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 43 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 2186.156 ; gain = 532.141
89 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 2186.156 ; gain = 532.141
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov 20 17:31:24 2019] Launched impl_1...
Run output will be captured here: D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 330 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/dcp71/design_1_wrapper_board.xdc]
Finished Parsing XDC File [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/dcp71/design_1_wrapper_board.xdc]
Parsing XDC File [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/dcp71/design_1_wrapper_early.xdc]
Finished Parsing XDC File [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/dcp71/design_1_wrapper_early.xdc]
Parsing XDC File [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/dcp71/design_1_wrapper.xdc]
Finished Parsing XDC File [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/dcp71/design_1_wrapper.xdc]
Parsing XDC File [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/dcp71/design_1_wrapper_late.xdc]
INFO: [Common 17-41] Interrupt caught. Command should exit soon. [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc:5]
INFO: [Timing 38-2] Deriving generated clocks [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc:5]
INFO: [Common 17-344] 'get_clocks' was cancelled [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc:5]
Finished Parsing XDC File [D:/PROJECT_XL/10_vdma_hdmi_out_7/.Xil/Vivado-13100-DESKTOP-77K8HB5/dcp71/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2897.660 ; gain = 14.859
open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2927.328 ; gain = 737.203
INFO: [Common 17-344] 'open_run' was cancelled
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_2/src/rgb2dvi.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_2/src/rgb2dvi.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_142M_0/design_1_rst_ps7_0_142M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_142M/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_142M_0/design_1_rst_ps7_0_142M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_142M/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_142M_0/design_1_rst_ps7_0_142M_0.xdc] for cell 'design_1_i/rst_ps7_0_142M/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_142M_0/design_1_rst_ps7_0_142M_0.xdc] for cell 'design_1_i/rst_ps7_0_142M/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_board.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_board.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0.xdc] for cell 'design_1_i/axi_gpio_3/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/constrs_1/new/hdmi_out.xdc]
Finished Parsing XDC File [D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/constrs_1/new/hdmi_out.xdc]
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_1/design_1_v_axi4s_vid_out_0_1_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_1/design_1_v_axi4s_vid_out_0_1_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_2/src/rgb2dvi_clocks.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Finished Parsing XDC File [d:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_2/src/rgb2dvi_clocks.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivadoseven/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2927.328 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov 20 17:38:30 2019] Launched synth_1...
Run output will be captured here: D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov 20 17:40:25 2019] Launched impl_1...
Run output will be captured here: D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.runs/impl_1/runme.log
write_hwdef -force  -file D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.sdk/design_1_wrapper.hdf
launch_sdk -workspace D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.sdk -hwspec D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.sdk -hwspec D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
write_hwdef -force  -file D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.sdk/design_1_wrapper.hdf
launch_sdk -workspace D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.sdk -hwspec D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.sdk -hwspec D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.sdk -hwspec D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.sdk -hwspec D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.sdk -hwspec D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.sdk -hwspec D:/PROJECT_XL/10_vdma_hdmi_out_7/vdma_hdmi_out.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
