
---------- Begin Simulation Statistics ----------
final_tick                                57876294500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 208716                       # Simulator instruction rate (inst/s)
host_mem_usage                                4436540                       # Number of bytes of host memory used
host_op_rate                                   346956                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    92.15                       # Real time elapsed on the host
host_tick_rate                              628040511                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19233941                       # Number of instructions simulated
sim_ops                                      31973333                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057876                       # Number of seconds simulated
sim_ticks                                 57876294500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               38                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               79                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     79                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    9233940                       # Number of instructions committed
system.cpu0.committedOps                     17463965                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             12.535554                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3227318                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2312302                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        30550                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1695662                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1164                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       85672392                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.079773                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    3078853                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          223                       # TLB misses on write requests
system.cpu0.numCycles                       115752549                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              36094      0.21%      0.21% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               13708470     78.50%     78.70% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 37416      0.21%     78.92% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.92% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                23050      0.13%     79.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     79.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     79.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     79.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     79.06% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     79.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     79.06% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     79.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     79.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     79.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     79.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     79.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 25552      0.15%     79.22% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               104939      0.60%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.82% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1892001     10.83%     90.65% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1536627      8.80%     99.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            60322      0.35%     99.80% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           35538      0.20%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                17463965                       # Class of committed instruction
system.cpu0.tickCycles                       30080157                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   38                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               84                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     84                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000001                       # Number of instructions committed
system.cpu1.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.575258                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1920436                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1871003                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       365550                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    7295814                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        28449                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       95782537                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.086391                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2313333                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          253                       # TLB misses on write requests
system.cpu1.numCycles                       115752589                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                14509368                       # Class of committed instruction
system.cpu1.tickCycles                       19970052                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1331630                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2664304                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3010521                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2004                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6021109                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2004                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             377247                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       960358                       # Transaction distribution
system.membus.trans_dist::CleanEvict           371272                       # Transaction distribution
system.membus.trans_dist::ReadExReq            955426                       # Transaction distribution
system.membus.trans_dist::ReadExResp           955425                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        377248                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3996976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3996976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3996976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    146753920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    146753920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               146753920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1332674                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1332674    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1332674                       # Request fanout histogram
system.membus.reqLayer4.occupancy          6912154500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              11.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7031610250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57876294500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1589248                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1589248                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1589248                       # number of overall hits
system.cpu0.icache.overall_hits::total        1589248                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1489552                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1489552                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1489552                       # number of overall misses
system.cpu0.icache.overall_misses::total      1489552                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  43160913500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  43160913500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  43160913500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  43160913500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3078800                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3078800                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3078800                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3078800                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.483809                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.483809                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.483809                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.483809                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 28975.768218                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 28975.768218                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 28975.768218                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 28975.768218                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1489535                       # number of writebacks
system.cpu0.icache.writebacks::total          1489535                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1489552                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1489552                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1489552                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1489552                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  41671362500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  41671362500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  41671362500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  41671362500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.483809                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.483809                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.483809                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.483809                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 27975.768889                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 27975.768889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 27975.768889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 27975.768889                       # average overall mshr miss latency
system.cpu0.icache.replacements               1489535                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1589248                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1589248                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1489552                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1489552                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  43160913500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  43160913500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3078800                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3078800                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.483809                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.483809                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 28975.768218                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 28975.768218                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1489552                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1489552                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  41671362500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  41671362500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.483809                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.483809                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 27975.768889                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 27975.768889                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57876294500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999764                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3078799                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1489551                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.066931                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999764                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         26119951                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        26119951                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57876294500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57876294500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57876294500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57876294500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57876294500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57876294500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3147223                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3147223                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3147223                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3147223                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       670255                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        670255                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       670255                       # number of overall misses
system.cpu0.dcache.overall_misses::total       670255                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  20370166500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20370166500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  20370166500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20370166500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3817478                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3817478                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3817478                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3817478                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175575                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175575                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175575                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175575                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30391.666605                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30391.666605                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30391.666605                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30391.666605                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       357970                       # number of writebacks
system.cpu0.dcache.writebacks::total           357970                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        79921                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        79921                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        79921                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        79921                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       590334                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       590334                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       590334                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       590334                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  16457994500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16457994500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  16457994500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16457994500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154640                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154640                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154640                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154640                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 27879.123513                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27879.123513                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 27879.123513                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27879.123513                       # average overall mshr miss latency
system.cpu0.dcache.replacements                590317                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1814553                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1814553                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       431325                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       431325                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  11680554000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11680554000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2245878                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2245878                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.192052                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.192052                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27080.632933                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27080.632933                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        16726                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        16726                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       414599                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       414599                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  10860779500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10860779500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.184604                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184604                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 26195.865161                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26195.865161                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1332670                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1332670                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       238930                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       238930                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   8689612500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   8689612500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1571600                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1571600                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.152030                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.152030                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 36368.863265                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36368.863265                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        63195                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        63195                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       175735                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       175735                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5597215000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5597215000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.111819                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.111819                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 31850.314394                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31850.314394                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57876294500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999779                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3737556                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           590333                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.331267                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999779                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         31130157                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        31130157                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57876294500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  57876294500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57876294500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2302144                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2302144                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2302144                       # number of overall hits
system.cpu1.icache.overall_hits::total        2302144                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11122                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11122                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11122                       # number of overall misses
system.cpu1.icache.overall_misses::total        11122                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    276061000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    276061000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    276061000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    276061000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2313266                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2313266                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2313266                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2313266                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004808                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004808                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004808                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004808                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24821.165258                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24821.165258                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24821.165258                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24821.165258                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11106                       # number of writebacks
system.cpu1.icache.writebacks::total            11106                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11122                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11122                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11122                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11122                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    264939000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    264939000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    264939000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    264939000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004808                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004808                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004808                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004808                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23821.165258                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23821.165258                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23821.165258                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23821.165258                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11106                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2302144                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2302144                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11122                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11122                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    276061000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    276061000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2313266                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2313266                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004808                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004808                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24821.165258                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24821.165258                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11122                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11122                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    264939000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    264939000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004808                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004808                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23821.165258                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23821.165258                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57876294500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999754                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2313266                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11122                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           207.990110                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999754                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18517250                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18517250                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57876294500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57876294500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57876294500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57876294500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57876294500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57876294500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7320129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7320129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7320129                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7320129                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1465713                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1465713                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1465713                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1465713                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  99448295500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  99448295500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  99448295500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  99448295500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8785842                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8785842                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8785842                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8785842                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166827                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166827                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166827                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166827                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67849.773796                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67849.773796                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67849.773796                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67849.773796                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       912898                       # number of writebacks
system.cpu1.dcache.writebacks::total           912898                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       546133                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       546133                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       546133                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       546133                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       919580                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       919580                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       919580                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       919580                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  78633970000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  78633970000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  78633970000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  78633970000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104666                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104666                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85510.744035                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85510.744035                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85510.744035                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85510.744035                       # average overall mshr miss latency
system.cpu1.dcache.replacements                919563                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1495635                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1495635                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9375                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9375                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    326032000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    326032000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1505010                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1505010                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.006229                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006229                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 34776.746667                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34776.746667                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          335                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          335                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    303120500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    303120500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 33531.028761                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 33531.028761                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5824494                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5824494                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1456338                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1456338                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  99122263500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  99122263500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200024                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200024                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68062.677414                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68062.677414                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       545798                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       545798                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       910540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  78330849500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  78330849500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86026.807718                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86026.807718                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57876294500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999769                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8239708                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           919579                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.960305                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999769                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         71206315                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        71206315                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57876294500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  57876294500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57876294500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1181154                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              479679                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9347                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7733                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1677913                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1181154                       # number of overall hits
system.l2.overall_hits::.cpu0.data             479679                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9347                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7733                       # number of overall hits
system.l2.overall_hits::total                 1677913                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            308398                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            110655                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1775                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            911847                       # number of demand (read+write) misses
system.l2.demand_misses::total                1332675                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           308398                       # number of overall misses
system.l2.overall_misses::.cpu0.data           110655                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1775                       # number of overall misses
system.l2.overall_misses::.cpu1.data           911847                       # number of overall misses
system.l2.overall_misses::total               1332675                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  26972850000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  10264739000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    144703500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  77137654500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     114519947000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  26972850000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  10264739000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    144703500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  77137654500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    114519947000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1489552                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          590334                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11122                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          919580                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3010588                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1489552                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         590334                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11122                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         919580                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3010588                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.207041                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.187445                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.159594                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.991591                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.442663                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.207041                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.187445                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.159594                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.991591                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.442663                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87461.170306                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92763.444941                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81523.098592                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84594.953430                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85932.389367                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87461.170306                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92763.444941                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81523.098592                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84594.953430                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85932.389367                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              960358                       # number of writebacks
system.l2.writebacks::total                    960358                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst       308398                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       110655                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1775                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       911847                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1332675                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       308398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       110655                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1775                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       911847                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1332675                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  23888880000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   9158199000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    126953500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  68019194500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 101193227000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  23888880000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   9158199000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    126953500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  68019194500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 101193227000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.207041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.187445                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.159594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.991591                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.442663                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.207041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.187445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.159594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.991591                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.442663                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77461.202732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 82763.535312                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71523.098592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 74594.964396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75932.411878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77461.202732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 82763.535312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71523.098592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 74594.964396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75932.411878                       # average overall mshr miss latency
system.l2.replacements                        1332857                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1270868                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1270868                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1270868                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1270868                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1500641                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1500641                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1500641                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1500641                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          777                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           777                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           129440                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1408                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                130848                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          46295                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         909132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              955427                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3958179500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  76916144000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   80874323500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       175735                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1086275                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.263436                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.998454                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.879544                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85499.071174                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84603.934302                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84647.307958                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        46295                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       909132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         955427                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3495239500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  67824834000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  71320073500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.263436                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.998454                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.879544                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75499.287180                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74603.945302                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74647.328891                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1181154                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9347                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1190501                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       308398                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1775                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           310173                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  26972850000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    144703500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  27117553500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1489552                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11122                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1500674                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.207041                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.159594                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.206689                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87461.170306                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81523.098592                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87427.189020                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       308398                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1775                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       310173                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  23888880000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    126953500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  24015833500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.207041                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.159594                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.206689                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77461.202732                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71523.098592                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77427.221260                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       350239                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6325                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            356564                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        64360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2715                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           67075                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   6306559500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    221510500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6528070000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       414599                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        423639                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.155234                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.300332                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.158331                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97988.805158                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81587.661142                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97324.934775                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        64360                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2715                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        67075                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   5662959500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    194360500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5857320000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.155234                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.300332                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.158331                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87988.805158                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71587.661142                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87324.934775                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57876294500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.500761                       # Cycle average of tags in use
system.l2.tags.total_refs                     6020329                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1333881                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.513393                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.214787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      120.900104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      135.044448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.639377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      734.702045                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.029507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.118067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.131879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.717482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999512                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          623                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  49502753                       # Number of tag accesses
system.l2.tags.data_accesses                 49502753                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57876294500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst      19737408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       7081920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        113600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58358144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           85291072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     19737408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       113600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      19851008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     61462912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        61462912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         308397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         110655                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         911846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1332673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       960358                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             960358                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        341027500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        122363051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1962807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1008325507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1473678865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    341027500                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1962807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        342990307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1061970407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1061970407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1061970407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       341027500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       122363051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1962807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1008325507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2535649272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    960327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    308398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    104130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1775.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    911828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000150092500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        59763                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        59763                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3437834                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             902211                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1332674                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     960358                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1332674                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   960358                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6543                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    31                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            183541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             60047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             60457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             72475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             66179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             80334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             59979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             65939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            59726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            77993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           109903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            78186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            63494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           128253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             59093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             59100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             59226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             59099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             59149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             60006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             71377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            59200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            59709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            59226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            59225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            59116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            59131                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21408339250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6630655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             46273295500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16143.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34893.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1079871                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  856653                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1332674                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               960358                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  689533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  494688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  133812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  34661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  60523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  61141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  60513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  60448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  60641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  60592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  64062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  66838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  61869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  63541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  63947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  60755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  60373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  59964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       349904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    418.198912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   233.955324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   399.567357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       111316     31.81%     31.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        78729     22.50%     54.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        19963      5.71%     60.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15740      4.50%     64.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10470      2.99%     67.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9997      2.86%     70.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10515      3.01%     73.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7986      2.28%     75.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        85188     24.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       349904                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        59763                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.189716                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.828751                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.820340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          59658     99.82%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            37      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            14      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           20      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           11      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         59763                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        59763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.068537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.062840                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.455717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            58169     97.33%     97.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              414      0.69%     98.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              274      0.46%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              544      0.91%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              312      0.52%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               46      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         59763                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               84872384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  418752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                61459456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                85291136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             61462912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1466.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1061.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1473.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1061.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57876273500                       # Total gap between requests
system.mem_ctrls.avgGap                      25240.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     19737472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      6664320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       113600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58356992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     61459456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 341028605.416333258152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 115147662.053589135408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1962807.069481616374                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1008305602.564103364944                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1061910692.986746072769                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       308398                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       110655                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1775                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       911846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       960358                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  11165887750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   4632770500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     54142250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  30420495000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1452568341500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36206.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     41866.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30502.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     33361.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1512527.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1184890140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            629780250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4594397220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2538261540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4568619120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25941769890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        378796320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39836514480                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        688.304509                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    743413750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1932580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  55200300750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1313474400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            698105430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4874170980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2474525340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4568619120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25785602430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        510305760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40224803460                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        695.013456                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1048167500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1932580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  54895547000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57876294500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1924312                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2231226                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1500641                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          611511                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1086275                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1086273                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1500674                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       423639                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4468638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1770984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2758722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9031694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    190661504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     60691392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1422592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    117278528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              370054016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1332857                       # Total snoops (count)
system.tol2bus.snoopTraffic                  61462912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4343445                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000461                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021475                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4341441     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2004      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4343445                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5782063500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1385799612                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16692980                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         885565368                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2234352947                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57876294500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
