read_verilog ../top_reduce.v
prep
simplemap
synth

