<!DOCTYPE html>
<html lang="en" data-bs-theme="light">
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <meta name="viewport" content="width=device-width, initial-scale=1.0">
        
        <meta name="author" content="RSP">
        <link rel="canonical" href="https://iot-kmutnb.github.io/blogs/teaching/digital_logic_lab_2025-1/intro_altpll_clk_gen/">
        <link rel="shortcut icon" href="../../../img/favicon.ico">
        <title>Tutorial: Clock Generation Using ALTPLL IP Core - IoT Engineering Education</title>
        <link href="../../../css/bootstrap.min.css" rel="stylesheet">
        <link href="../../../css/fontawesome.min.css" rel="stylesheet">
        <link href="../../../css/brands.min.css" rel="stylesheet">
        <link href="../../../css/solid.min.css" rel="stylesheet">
        <link href="../../../css/v4-font-face.min.css" rel="stylesheet">
        <link href="../../../css/base.css" rel="stylesheet">
        <link id="hljs-light" rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/styles/github.min.css" >
        <link id="hljs-dark" rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/styles/github-dark.min.css" disabled>
        <link href="../../../css/extra.css" rel="stylesheet">
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/highlight.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/yaml.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/c.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/cpp.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/arduino.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/python.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/javascript.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/typescript.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/json.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/rust.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/vhdl.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/verilog.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/bash.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/text.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/plaintext.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/matlab.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/julia.min.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.8.0/languages/go.min.js"></script>
        <script>hljs.highlightAll();</script>
        <script async src="https://www.googletagmanager.com/gtag/js?id=G-966FQ6RN6W"></script>
        <script>
          window.dataLayer = window.dataLayer || [];
          function gtag(){dataLayer.push(arguments);}
          gtag('js', new Date());

          gtag('config', "G-966FQ6RN6W");
        </script> 
    </head>

    <body>
        <div class="navbar fixed-top navbar-expand-lg navbar-dark bg-primary">
            <div class="container">
                <a class="navbar-brand" href="../../..">IoT Engineering Education</a>
                <!-- Expander button -->
                <button type="button" class="navbar-toggler" data-bs-toggle="collapse" data-bs-target="#navbar-collapse" aria-controls="navbar-collapse" aria-expanded="false" aria-label="Toggle navigation">
                    <span class="navbar-toggler-icon"></span>
                </button>

                <!-- Expanded navigation -->
                <div id="navbar-collapse" class="navbar-collapse collapse">
                        <!-- Main navigation -->
                        <ul class="nav navbar-nav">
                            <li class="nav-item">
                                <a href="../../.." class="nav-link">Home</a>
                            </li>
                            <li class="nav-item">
                                <a href="../../../about/" class="nav-link">About</a>
                            </li>
                        </ul>

                    <ul class="nav navbar-nav ms-md-auto">
                        <li class="nav-item">
                            <a href="#" class="nav-link" data-bs-toggle="modal" data-bs-target="#mkdocs_search_modal">
                                <i class="fa fa-search"></i> Search
                            </a>
                        </li>
                    </ul>
                </div>
            </div>
        </div>

        <div class="container">
            <div class="row">
                    <div class="col-md-3"><div class="navbar-expand-md bs-sidebar hidden-print affix" role="complementary">
    <div class="navbar-header">
        <button type="button" class="navbar-toggler collapsed" data-bs-toggle="collapse" data-bs-target="#toc-collapse" title="Table of Contents">
            <span class="fa fa-angle-down"></span>
        </button>
    </div>

    
    <div id="toc-collapse" class="navbar-collapse collapse card bg-body-tertiary">
        <ul class="nav flex-column">
            
            <li class="nav-item" data-bs-level="1"><a href="#tutorial-clock-generation-using-altpll-ip-core" class="nav-link">Tutorial: Clock Generation Using ALTPLL IP Core</a>
              <ul class="nav flex-column">
            <li class="nav-item" data-bs-level="2"><a href="#on-chip-ip-core-for-clock-generation" class="nav-link">On-Chip IP Core for Clock Generation</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#altpll-configuration-demo" class="nav-link">ALTPLL Configuration Demo</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#vhdl-instantiation-demo-code" class="nav-link">VHDL Instantiation &amp; Demo Code</a>
              <ul class="nav flex-column">
              </ul>
            </li>
            <li class="nav-item" data-bs-level="2"><a href="#cascaded-altpll-components" class="nav-link">Cascaded ALTPLL Components</a>
              <ul class="nav flex-column">
              </ul>
            </li>
              </ul>
            </li>
        </ul>
    </div>
</div></div>
                    <div class="col-md-9" role="main">

<h1 id="tutorial-clock-generation-using-altpll-ip-core"><strong>Tutorial: Clock Generation Using ALTPLL IP Core</strong><a class="headerlink" href="#tutorial-clock-generation-using-altpll-ip-core" title="Permanent link">#</a></h1>
<hr />
<h2 id="on-chip-ip-core-for-clock-generation"><strong>On-Chip IP Core for Clock Generation</strong><a class="headerlink" href="#on-chip-ip-core-for-clock-generation" title="Permanent link">#</a></h2>
<p>In order to work with a slower clock or an operating rate than the system input clock to the FPGA device, there are three main approaches:</p>
<ol>
<li><strong>Clock Divider Approach:</strong> Implement a clock frequency divider to generate a slower clock signal and use it to trigger the counter.</li>
<li><strong>PLL Approach:</strong> Use an on-chip clock generation and management block such as <strong>PLL</strong> (<em>Phase-Locked Loop</em>) to generate a slower clock signal and use it to trigger the counter.</li>
<li><strong>Clock Enable Approach:</strong> Generate a single-cycle, periodic enable signal that occurs at a lower rate and use it to enable the counter increment.</li>
</ol>
<p>A <strong>PLL</strong> is a closed-loop circuit used for frequency control. It compares the phase of an input signal with the output of a <strong>voltage-controlled oscillator (VCO)</strong>. Through negative feedback, the PLL adjusts the VCO to align the output signal's phase with that of the input, achieving <strong>phase lock</strong>.</p>
<p>Intel/Altera FPGA devices, such as Cyclone V and MAX 10, include on-chip clock generation and management units like <strong>PLLs</strong>:</p>
<ul>
<li>These PLLs are <strong>hard IP cores</strong>. For <strong>MAX10</strong> devices, up to four PLLs are available. </li>
<li>They can take an external clock input (e.g., from an oscillator) and generate multiple derived clock signals with higher or lower frequencies.</li>
<li>They also support programmable phase shifts and duty cycle adjustments.</li>
</ul>
<p>A clock output of a PLL block is typically used as a clock signal
(not as a data signal) to trigger the operation of synchronous logic 
in a digital design (e.g. connecting to the clock input pin of D-type flip flops).</p>
<p>The <code>ALTPLL</code> megafunction is available in the <strong>IP Catalog</strong> of the <strong>Quartus Prime Lite</strong> software. <code>ALTPLL</code> IP configuration options include:</p>
<ul>
<li><strong>Parameter Settings</strong>:<ul>
<li><strong>Modes</strong>:<ul>
<li><strong>Normal</strong>: General-purpose use (default).</li>
<li><strong>Source Synchronous</strong>: This aligns clocks for high-speed interfaces.</li>
<li><strong>Zero Delay Buffer (ZDB)</strong>: This minimizes delay between input and feedback clock.</li>
</ul>
</li>
<li><strong>Inputs</strong>: Select the input clock source(s).</li>
<li><strong>Locked Output</strong>:<ul>
<li>This enables a status output signal (<code>locked</code>) that indicates whether the PLL has achieved phase and frequency lock. It goes HIGH once the PLL output is stable and can be used to enable downstream logic.</li>
</ul>
</li>
<li><strong>Bandwidth</strong>: Choose between <strong>Low</strong> (better jitter rejection) or <strong>High</strong> (faster lock time).</li>
<li><strong>Clock Switch-Over</strong>:<ul>
<li>This allows the PLL to switch between multiple clock inputs for redundancy or failover.</li>
</ul>
</li>
</ul>
</li>
<li><strong>PLL Dynamic Reconfiguration</strong>:<ul>
<li>This enables modification of certain PLL parameters (e.g., output frequencies or phases) at runtime.</li>
</ul>
</li>
<li><strong>Output Clocks</strong>:<ul>
<li>This specifies how many clock outputs the PLL will generate (e.g., <code>c0</code>, <code>c1</code>, etc.). Each can have independent frequency, phase, and duty cycle settings.</li>
</ul>
</li>
</ul>
<p>For PLL clock output generation, the output clock frequency can be either <strong>higher or lower</strong> than the input clock frequency. This depends on parameters such as the <strong>multiplication factor</strong> and the <strong>division factor</strong>.</p>
<p>The general formula for PLL clock output frequency is as follows:</p>
<p>
<script type="math/tex; mode=display">
   f_{out} = f_{in} \times \frac{M}{N},
</script>
where:</p>
<ul>
<li>
<script type="math/tex">f_{in}</script> = Input clock frequency (from external source or on-chip oscillator)</li>
<li>
<script type="math/tex">M</script> = Multiplication factor</li>
<li>
<script type="math/tex">N</script> = Division factor</li>
</ul>
<p>For example, to generate <strong>1MHz output clock</strong> from a <strong>50MHz input clock</strong>,
the <strong>multiplication and division factors</strong> are set to <strong><script type="math/tex">M=1</script> and <script type="math/tex">N=50</script></strong>, respectively.</p>
<p>A clock output of a PLL block is typically used as a clock signal
(not as a data signal) to trigger the operation of synchronous logic 
in a digital design—for example, by connecting it to the clock input of 
D-type flip-flops or registers.</p>
<p>&nbsp;</p>
<hr />
<h2 id="altpll-configuration-demo"><strong>ALTPLL Configuration Demo</strong><a class="headerlink" href="#altpll-configuration-demo" title="Permanent link">#</a></h2>
<p>The steps to configure and generate an <code>ALTPLL</code> IP core using <strong>MegaWizard Plug-in Manager</strong> are shown below.</p>
<ul>
<li>Navigate to <strong>IP Catalog &gt; Library &gt; Basic Functions &gt; Clocks, PLLs, and Resets &gt; PLL</strong>.</li>
<li>Double-click <strong><code>ALTPLL</code></strong> to launch the configuration wizard.</li>
<li>Specify a <strong>component name</strong> for the <code>ALTPLL</code> instance and select <strong>VHDL</strong> as the output HDL.</li>
<li>Use the default <strong>PLL type</strong> (Normal mode with internal feedback).</li>
<li>Enter the <strong>input clock frequency</strong> (e.g., 50 MHz).</li>
<li>Enable the <strong><code>areset</code> input</strong> (asynchronous, active-high reset signal for the PLL).</li>
<li>Enable the <strong><code>locked</code> output</strong> (indicates when PLL is locked to the input clock).</li>
<li>Set <strong>Bandwidth</strong> to <code>Auto</code>.</li>
<li>Disable <strong>Clock Switch-Over</strong>.</li>
<li>Disable <strong>Dynamic PLL Reconfiguration</strong>.</li>
<li>Configure the desired <strong>clock outputs</strong> (<code>c0</code> to <code>c4</code>) with specific frequencies and phases.</li>
<li>Complete the wizard and generate the <strong>output files</strong>.</li>
</ul>
<p><img alt="" src="altpll_config-1.jpg" /></p>
<p><strong>Figure:</strong> Quartus Prime Lite + IP Catalog tab</p>
<p><img alt="" src="altpll_config-2.jpg" /></p>
<p><strong>Figure:</strong> Setting the IP variation name and selecting the output language (VHDL)</p>
<p><img alt="" src="altpll_config-3.jpg" /></p>
<p><strong>Figure:</strong> ALTPLL parameter configuration - input clock frequency,
PLL type, and PLL operation mode</p>
<p><img alt="" src="altpll_config-4.jpg" /></p>
<p><strong>Figure:</strong> ALTPLL parameter configuration - asynchronous reset input,
and locked output for PLL </p>
<p><img alt="" src="altpll_config-5.jpg" /></p>
<p><strong>Figure:</strong> ALTPLL parameter configuration - bandwidth (auto)</p>
<p><img alt="" src="altpll_config-6.jpg" /></p>
<p><strong>Figure:</strong> ALTPLL parameter configuration - clock input switch-over (disabled)</p>
<p><img alt="" src="altpll_config-7.jpg" /></p>
<p><strong>Figure:</strong> ALTPLL parameter configuration - PLL dynamic reconfiguration (disabled)</p>
<p><img alt="" src="altpll_config-8.jpg" /></p>
<p><strong>Figure:</strong> ALTPLL output clock <code>c0</code> (<strong>frequency 1MHz, duty cycle 50% and phase shift 0°</strong>)</p>
<p><img alt="" src="altpll_config-9.jpg" /></p>
<p><strong>Figure:</strong> ALTPLL output clock <code>c1</code> (<strong>frequency 1MHz, duty cycle 50% and phase shift 180°</strong> or inverted)</p>
<p><img alt="" src="altpll_config-10.jpg" /></p>
<p><strong>Figure:</strong> ALTPLL output clock <code>c2</code> ~ <code>c4</code> (disabled)</p>
<p><img alt="" src="altpll_config-12.jpg" /></p>
<p><strong>Figure:</strong> Selecting the simulation library (<code>alt_mf</code>)</p>
<p><img alt="" src="altpll_config-13.jpg" /></p>
<p><strong>Figure:</strong> ALPLL output file generation</p>
<p><img alt="" src="altpll_config-14.jpg" /></p>
<p><strong>Figure:</strong> Insertion of the <code>qip</code> (<strong>Quartus Prime IP</strong>) file to the project</p>
<p>&nbsp;</p>
<hr />
<h2 id="vhdl-instantiation-demo-code"><strong>VHDL Instantiation &amp; Demo Code</strong><a class="headerlink" href="#vhdl-instantiation-demo-code" title="Permanent link">#</a></h2>
<p>The following VHDL code shows how to instantiate
the previously generated <code>ALTPLL</code> IP core
and use it as a component named <code>clk_gen</code>.</p>
<p>The <code>ALTPLL</code> component receives a <strong>50MHz input clock</strong>
and generates <strong>two output clocks</strong>, <code>c0</code> and <code>c1</code>,
of the same frequency but with complementary (inverted) phases.</p>
<p>The top-level design (<code>clkpll_demo</code>) instantiates
an <code>ALTPLL</code> component named <code>clk_gen</code>. The <code>locked</code> output pin
of the component is unused and left unconnected (<em>open</em>).
The <code>areset</code> input pin of the component is driven by the
inverted signal from the <code>RST_N</code> pin (an active-low push-button).</p>
<pre><code class="language-VHDL">LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY clkpll_demo IS
    PORT (
        CLK_50MHZ  : IN STD_LOGIC;
        RST_N      : IN STD_LOGIC;
        CLK_O      : OUT STD_LOGIC;
        CLK_O_INV  : OUT STD_LOGIC
    );
END clkpll_demo;

ARCHITECTURE rtl OF clkpll_demo IS

    COMPONENT clk_gen IS
        PORT (
            areset : IN STD_LOGIC := '0';
            inclk0 : IN STD_LOGIC := '0';
            c0     : OUT STD_LOGIC;
            c1     : OUT STD_LOGIC;
            locked : OUT STD_LOGIC
        );
    END COMPONENT;

    SIGNAL areset : STD_LOGIC := '1';

BEGIN

    areset &lt;= NOT RST_N;

    CLK_GEN_inst : clk_gen PORT MAP(
        areset =&gt; areset,
        inclk0 =&gt; CLK_50MHZ,
        c0     =&gt; CLK_O,
        c1     =&gt; CLK_O_INV,
        locked =&gt; OPEN
    );

END ARCHITECTURE;
</code></pre>
<p>&nbsp;</p>
<p>The following is the <strong>Tcl</strong> script for pin assignments targeting
the <strong>DE10-Lite FPGA</strong> board. The output signals (<code>CLK_O</code> and <code>CLK_O_INV</code>)
are routed to
the I/O pins at the locations <code>PIN_AB21</code> and <code>PIN_AA20</code>
(Arduino shield pins <code>IO14</code> and <code>IO15</code>, respectively).</p>
<pre><code># File: assignments.tcl
#============================================================
# CLOCK (MAX10_CLK1_50)
#============================================================
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to CLK_50MHZ
set_location_assignment PIN_P11 -to CLK_50MHZ

#============================================================
# Push Buttons (KEY)
#============================================================

set_instance_assignment -name IO_STANDARD &quot;3.3 V SCHMITT TRIGGER&quot; -to RST_N
set_location_assignment PIN_B8 -to RST_N

#============================================================
# Arduino I/O 14 &amp; 15 
#============================================================

set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to CLK_O
set_instance_assignment -name IO_STANDARD &quot;3.3-V LVTTL&quot; -to CLK_O_INV
set_location_assignment PIN_AB21 -to CLK_O
set_location_assignment PIN_AA20 -to CLK_O_INV

#============================================================
</code></pre>
<p>Example of <strong>Synopsys Design Constraints File</strong> (<code>.sdc</code>)  that
can be used for static timing analysis (STA) of the design:</p>
<pre><code class="language-text"># Main system clock (50 MHz -&gt; 20ns period)
create_clock -name &quot;CLK_50MHZ&quot; -period 20.000 [get_ports {CLK_50MHZ}]

# Automatically derive generated clocks (e.g., PLL outputs)
derive_pll_clocks -create_base_clocks

# Automatically calculate clock uncertainty to jitter and other effects.
derive_clock_uncertainty
</code></pre>
<p>&nbsp;</p>
<p><img alt="" src="scope_measurement.jpg" /></p>
<p><strong>Figure:</strong> Output pin locations and signal measurement using a digital oscilloscope</p>
<p><img alt="" src="la_wave-1.jpg" /></p>
<p><strong>Figure:</strong> Two complementary clock output Waveforms (<strong>1MHz output</strong>)</p>
<p>&nbsp;</p>
<hr />
<h2 id="cascaded-altpll-components"><strong>Cascaded ALTPLL Components</strong><a class="headerlink" href="#cascaded-altpll-components" title="Permanent link">#</a></h2>
<p>In this section, the <strong>ALTPLL IP component</strong> is reconfigured
to generate two complementary output clocks with a frequency
reduction ratio of <strong>1:1000</strong>.</p>
<p><img alt="" src="altpll_new_config-1.jpg" /></p>
<p><strong>Figure:</strong> Clock output settings (<code>c0</code>) using a multiplication factor of <strong>1</strong> 
and a division factor of <strong>1000</strong></p>
<p><img alt="" src="altpll_new_config-1.jpg" /></p>
<p><strong>Figure:</strong> Clock output settings (<code>c1</code>) using a multiplication factor of <strong>1</strong>
and a division factor of <strong>1000</strong>, but with a phase shift of 180°</p>
<p>The following VHDL code demonstrates how to instantiate <strong>two <code>ALTPLL</code> components</strong>
in a cascaded configuration to further reduce the output clock frequency.
The clock output of the first <code>ALTPLL</code> is connected to the clock input of the second <code>ALTPLL</code>. Additionally, the inverted <code>locked</code> output of the first <code>ALTPLL</code> 
is used as the asynchronous reset (<code>areset</code>) input of the second <code>ALTPLL</code>.</p>
<p>&nbsp;</p>
<pre><code class="language-VHDL">LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY clkpll_demo IS
    PORT (
        CLK_50MHZ  : IN STD_LOGIC;
        RST_N      : IN STD_LOGIC;
        CLK_O      : OUT STD_LOGIC;
        CLK_O_INV  : OUT STD_LOGIC
    );
END clkpll_demo;

ARCHITECTURE rtl OF clkpll_demo IS

    COMPONENT clk_gen IS
        PORT (
            areset : IN STD_LOGIC := '0';
            inclk0 : IN STD_LOGIC := '0';
            c0     : OUT STD_LOGIC;
            c1     : OUT STD_LOGIC;
            locked : OUT STD_LOGIC
        );
    END COMPONENT;

    SIGNAL areset1     : STD_LOGIC := '1';
    SIGNAL areset2     : STD_LOGIC := '1';
    SIGNAL slower_clk  : STD_LOGIC := '0';
    SIGNAL locked      : STD_LOGIC := '0';

BEGIN

    areset1 &lt;= NOT RST_N;

    CLK_GEN_inst1 : clk_gen PORT MAP(
        areset =&gt; areset1,
        inclk0 =&gt; CLK_50MHZ,
        c0     =&gt; slower_clk,
        c1     =&gt; OPEN,
        locked =&gt; locked
    );

    areset2 &lt;= areset1 AND (NOT locked);

    CLK_GEN_inst2 : clk_gen PORT MAP(
        areset =&gt; areset2,
        inclk0 =&gt; slower_clk,
        c0     =&gt; CLK_O,
        c1     =&gt; CLK_O_INV,
        locked =&gt; OPEN
    );

END ARCHITECTURE;
</code></pre>
<p><img alt="" src="la_wave-2.jpg" /></p>
<p><strong>Figure:</strong> Two complementary clock output Waveforms (<strong>50Hz output</strong>)</p>
<p>According to the waveforms, the output clock frequency is <strong>50 Hz</strong>,
derived from a <strong>50 MHz</strong> input clock using a reduction factor of
<script type="math/tex">1 / (1000 \times 1000)</script>.</p>
<p>&nbsp;</p>
<hr />
<p><em>This work is licensed under a</em> <strong><em>Creative Commons Attribution-ShareAlike 4.0 International License</em></strong>.</p>
<p>Created: 2025-05-31 | Last Updated: 2025-05-31</p></div>
            </div>
        </div>

        <footer class="col-md-12">
            <hr>
                <p>Copyright &copy; 2021-2025 IoT Engineering Education, Bangkok/Thailand</a></p>
            <p>Documentation built with <a href="https://www.mkdocs.org/">MkDocs</a>.</p>
        </footer>
        <script src="../../../js/bootstrap.bundle.min.js"></script>
        <script>
            var base_url = "../../..",
                shortcuts = {"help": 191, "next": 78, "previous": 80, "search": 83};
        </script>
        <script src="../../../js/base.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.4/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
        <script src="../../../search/main.js"></script>

        <div class="modal" id="mkdocs_search_modal" tabindex="-1" role="dialog" aria-labelledby="searchModalLabel" aria-hidden="true">
    <div class="modal-dialog modal-lg">
        <div class="modal-content">
            <div class="modal-header">
                <h4 class="modal-title" id="searchModalLabel">Search</h4>
                <button type="button" class="btn-close" data-bs-dismiss="modal" aria-label="Close"></button>
            </div>
            <div class="modal-body">
                <p>From here you can search these documents. Enter your search terms below.</p>
                <form>
                    <div class="form-group">
                        <input type="search" class="form-control" placeholder="Search..." id="mkdocs-search-query" title="Type search term here">
                    </div>
                </form>
                <div id="mkdocs-search-results" data-no-results-text="No results found"></div>
            </div>
            <div class="modal-footer">
            </div>
        </div>
    </div>
</div><div class="modal" id="mkdocs_keyboard_modal" tabindex="-1" role="dialog" aria-labelledby="keyboardModalLabel" aria-hidden="true">
    <div class="modal-dialog">
        <div class="modal-content">
            <div class="modal-header">
                <h4 class="modal-title" id="keyboardModalLabel">Keyboard Shortcuts</h4>
                <button type="button" class="btn-close" data-bs-dismiss="modal" aria-label="Close"></button>
            </div>
            <div class="modal-body">
              <table class="table">
                <thead>
                  <tr>
                    <th style="width: 20%;">Keys</th>
                    <th>Action</th>
                  </tr>
                </thead>
                <tbody>
                  <tr>
                    <td class="help shortcut"><kbd>?</kbd></td>
                    <td>Open this help</td>
                  </tr>
                  <tr>
                    <td class="next shortcut"><kbd>n</kbd></td>
                    <td>Next page</td>
                  </tr>
                  <tr>
                    <td class="prev shortcut"><kbd>p</kbd></td>
                    <td>Previous page</td>
                  </tr>
                  <tr>
                    <td class="search shortcut"><kbd>s</kbd></td>
                    <td>Search</td>
                  </tr>
                </tbody>
              </table>
            </div>
            <div class="modal-footer">
            </div>
        </div>
    </div>
</div>

    </body>
</html>
