Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Jan 17 20:52:51 2020
| Host         : GCS running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_design_analysis -file /home/gsaied/Desktop/verilog_rtl/fire6/expand3/design.rpt
| Design       : fire6_expand_3
| Device       : xc7vx690t
--------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------+
|      Characteristics      |              Path #1             |
+---------------------------+----------------------------------+
| Requirement               |                            0.000 |
| Path Delay                |                            2.565 |
| Logic Delay               | 0.474(19%)                       |
| Net Delay                 | 2.091(81%)                       |
| Clock Skew                |                            0.000 |
| Slack                     |                              inf |
| Clock Relationship        | Safely Timed                     |
| Logic Levels              |                                5 |
| Routes                    |                                0 |
| Logical Path              | FDCE LUT6 LUT5 LUT5 LUT6 DSP48E1 |
| Start Point Clock         |                                  |
| End Point Clock           |                                  |
| DSP Block                 | Seq                              |
| BRAM                      | None                             |
| IO Crossings              |                                0 |
| Config Crossings          |                                0 |
| SLR Crossings             |                                0 |
| PBlocks                   |                                0 |
| High Fanout               |                            13894 |
| Dont Touch                |                                0 |
| Mark Debug                |                                0 |
| Start Point Pin Primitive | FDCE/C                           |
| End Point Pin Primitive   | DSP48E1/B[10]                    |
| Start Point Pin           | weight_rom_address_reg[7]/C      |
| End Point Pin             | mul_out_reg/B[10]                |
+---------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (620, 1000)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+
| End Point Clock | Requirement |  2  |  5 |
+-----------------+-------------+-----+----+
| (none)          | 0.000ns     | 964 | 36 |
+-----------------+-------------+-----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


