{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682069718761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682069718801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 11:35:18 2023 " "Processing started: Fri Apr 21 11:35:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682069718801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682069718801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercice35 -c exercice35 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercice35 -c exercice35" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682069718801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682069720382 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682069720382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bascule_jk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bascule_jk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exercice35-compt " "Found design unit 1: exercice35-compt" {  } { { "Bascule_JK.vhd" "" { Text "C:/Users/108769706/Documents/Cours/AP4/Microcontroleur/QUARTUS/Bascule_JK.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682069740582 ""} { "Info" "ISGN_ENTITY_NAME" "1 exercice35 " "Found entity 1: exercice35" {  } { { "Bascule_JK.vhd" "" { Text "C:/Users/108769706/Documents/Cours/AP4/Microcontroleur/QUARTUS/Bascule_JK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682069740582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682069740582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp5compteursimple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tp5compteursimple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp5CompteurSimple-compt " "Found design unit 1: tp5CompteurSimple-compt" {  } { { "tp5CompteurSimple.vhd" "" { Text "C:/Users/108769706/Documents/Cours/AP4/Microcontroleur/QUARTUS/tp5CompteurSimple.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682069740588 ""} { "Info" "ISGN_ENTITY_NAME" "1 tp5CompteurSimple " "Found entity 1: tp5CompteurSimple" {  } { { "tp5CompteurSimple.vhd" "" { Text "C:/Users/108769706/Documents/Cours/AP4/Microcontroleur/QUARTUS/tp5CompteurSimple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682069740588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682069740588 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "tp5CompteurSimple work exercice35.vhd(5) " "VHDL Primary Unit Declaration error at exercice35.vhd(5): primary unit \"tp5CompteurSimple\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../exercice35.vhd" "" { Text "C:/Users/108769706/Documents/Cours/AP4/Microcontroleur/exercice35.vhd" 5 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1682069740593 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "tp5CompteurSimple tp5CompteurSimple.vhd(5) " "HDL error at tp5CompteurSimple.vhd(5): see declaration for object \"tp5CompteurSimple\"" {  } { { "tp5CompteurSimple.vhd" "" { Text "C:/Users/108769706/Documents/Cours/AP4/Microcontroleur/QUARTUS/tp5CompteurSimple.vhd" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682069740594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/108769706/documents/cours/ap4/microcontroleur/exercice35.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/108769706/documents/cours/ap4/microcontroleur/exercice35.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682069740595 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682069740830 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 21 11:35:40 2023 " "Processing ended: Fri Apr 21 11:35:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682069740830 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682069740830 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682069740830 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682069740830 ""}
