{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 28 17:58:44 2018 " "Info: Processing started: Sun Oct 28 17:58:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off five_to_one_mult_comp -c five_to_one_mult_comp " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off five_to_one_mult_comp -c five_to_one_mult_comp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "five_to_one_mult_comp EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"five_to_one_mult_comp\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "57 57 " "Warning: No exact pin location assignment(s) for 57 pins of 57 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[0\] " "Info: Pin LEDR\[0\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[0] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[1\] " "Info: Pin LEDR\[1\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[1] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[2\] " "Info: Pin LEDR\[2\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[2] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[3\] " "Info: Pin LEDR\[3\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[3] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[4\] " "Info: Pin LEDR\[4\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[4] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[5\] " "Info: Pin LEDR\[5\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[5] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[6\] " "Info: Pin LEDR\[6\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[6] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[7\] " "Info: Pin LEDR\[7\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[7] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[8\] " "Info: Pin LEDR\[8\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[8] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[9\] " "Info: Pin LEDR\[9\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[9] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[10\] " "Info: Pin LEDR\[10\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[10] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[11\] " "Info: Pin LEDR\[11\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[11] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[12\] " "Info: Pin LEDR\[12\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[12] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[13\] " "Info: Pin LEDR\[13\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[13] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[14\] " "Info: Pin LEDR\[14\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[14] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[15\] " "Info: Pin LEDR\[15\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[15] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[16\] " "Info: Pin LEDR\[16\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[16] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[17\] " "Info: Pin LEDR\[17\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[17] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[0\] " "Info: Pin LEDG\[0\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[0] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[1\] " "Info: Pin LEDG\[1\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[1] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[2\] " "Info: Pin LEDG\[2\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[2] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[3\] " "Info: Pin LEDG\[3\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[3] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[4\] " "Info: Pin LEDG\[4\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[4] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[5\] " "Info: Pin LEDG\[5\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[5] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[6\] " "Info: Pin LEDG\[6\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[6] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[7\] " "Info: Pin LEDG\[7\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[7] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[8\] " "Info: Pin LEDG\[8\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[8] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[9\] " "Info: Pin LEDG\[9\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[9] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[10\] " "Info: Pin LEDG\[10\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[10] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[11\] " "Info: Pin LEDG\[11\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[11] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[12\] " "Info: Pin LEDG\[12\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[12] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[13\] " "Info: Pin LEDG\[13\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[13] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[14\] " "Info: Pin LEDG\[14\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[14] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[15\] " "Info: Pin LEDG\[15\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[15] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[16\] " "Info: Pin LEDG\[16\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[16] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[17\] " "Info: Pin LEDG\[17\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[17] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[0\] " "Info: Pin M\[0\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { M[0] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 10 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[1\] " "Info: Pin M\[1\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { M[1] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 10 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[2\] " "Info: Pin M\[2\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { M[2] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 10 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[0\] " "Info: Pin Y\[0\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { Y[0] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Info: Pin S\[0\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { S[0] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Info: Pin S\[1\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { S[1] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V\[0\] " "Info: Pin V\[0\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { V[0] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { V[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W\[0\] " "Info: Pin W\[0\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { W[0] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { W[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U\[0\] " "Info: Pin U\[0\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { U[0] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { U[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[0\] " "Info: Pin X\[0\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { X[0] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { X[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[2\] " "Info: Pin S\[2\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { S[2] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[1\] " "Info: Pin Y\[1\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { Y[1] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W\[1\] " "Info: Pin W\[1\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { W[1] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { W[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V\[1\] " "Info: Pin V\[1\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { V[1] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { V[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U\[1\] " "Info: Pin U\[1\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { U[1] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { U[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[1\] " "Info: Pin X\[1\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { X[1] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { X[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[2\] " "Info: Pin Y\[2\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { Y[2] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V\[2\] " "Info: Pin V\[2\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { V[2] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { V[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W\[2\] " "Info: Pin W\[2\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { W[2] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { W[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U\[2\] " "Info: Pin U\[2\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { U[2] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { U[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[2\] " "Info: Pin X\[2\] not assigned to an exact location on the device" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { X[2] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 6 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { X[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "57 unused 3.3V 18 39 0 " "Info: Number of I/O pins in group: 57 (unused VREF, 3.3V VCCIO, 18 input, 39 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "39 " "Warning: Found 39 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info: Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info: Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info: Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info: Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info: Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info: Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info: Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info: Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info: Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[9\] 0 " "Info: Pin \"LEDG\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[10\] 0 " "Info: Pin \"LEDG\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[11\] 0 " "Info: Pin \"LEDG\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[12\] 0 " "Info: Pin \"LEDG\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[13\] 0 " "Info: Pin \"LEDG\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[14\] 0 " "Info: Pin \"LEDG\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[15\] 0 " "Info: Pin \"LEDG\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[16\] 0 " "Info: Pin \"LEDG\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[17\] 0 " "Info: Pin \"LEDG\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M\[0\] 0 " "Info: Pin \"M\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M\[1\] 0 " "Info: Pin \"M\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M\[2\] 0 " "Info: Pin \"M\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "36 " "Warning: Following 36 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[0\] GND " "Info: Pin LEDR\[0\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[0] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[1\] GND " "Info: Pin LEDR\[1\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[1] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[2\] GND " "Info: Pin LEDR\[2\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[2] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[3\] GND " "Info: Pin LEDR\[3\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[3] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[4\] GND " "Info: Pin LEDR\[4\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[4] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[5\] GND " "Info: Pin LEDR\[5\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[5] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[6\] GND " "Info: Pin LEDR\[6\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[6] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[7\] GND " "Info: Pin LEDR\[7\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[7] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[8\] GND " "Info: Pin LEDR\[8\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[8] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[9\] GND " "Info: Pin LEDR\[9\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[9] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[10\] GND " "Info: Pin LEDR\[10\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[10] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[11\] GND " "Info: Pin LEDR\[11\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[11] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[12\] GND " "Info: Pin LEDR\[12\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[12] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[13\] GND " "Info: Pin LEDR\[13\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[13] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[14\] GND " "Info: Pin LEDR\[14\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[14] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[15\] GND " "Info: Pin LEDR\[15\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[15] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[16\] GND " "Info: Pin LEDR\[16\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[16] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[17\] GND " "Info: Pin LEDR\[17\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDR[17] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 8 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[0\] GND " "Info: Pin LEDG\[0\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[0] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[1\] GND " "Info: Pin LEDG\[1\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[1] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[2\] GND " "Info: Pin LEDG\[2\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[2] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[3\] GND " "Info: Pin LEDG\[3\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[3] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[4\] GND " "Info: Pin LEDG\[4\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[4] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[5\] GND " "Info: Pin LEDG\[5\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[5] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[6\] GND " "Info: Pin LEDG\[6\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[6] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[7\] GND " "Info: Pin LEDG\[7\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[7] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[8\] GND " "Info: Pin LEDG\[8\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[8] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[9\] GND " "Info: Pin LEDG\[9\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[9] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[10\] GND " "Info: Pin LEDG\[10\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[10] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[11\] GND " "Info: Pin LEDG\[11\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[11] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[12\] GND " "Info: Pin LEDG\[12\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[12] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[13\] GND " "Info: Pin LEDG\[13\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[13] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[14\] GND " "Info: Pin LEDG\[14\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[14] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[15\] GND " "Info: Pin LEDG\[15\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[15] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[16\] GND " "Info: Pin LEDG\[16\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[16] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[17\] GND " "Info: Pin LEDG\[17\] has GND driving its datain port" {  } { { "e:/quatus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quatus/quartus/bin/pin_planner.ppl" { LEDG[17] } } } { "five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 9 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.fit.smsg " "Info: Generated suppressed messages file E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "353 " "Info: Peak virtual memory: 353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 28 17:58:48 2018 " "Info: Processing ended: Sun Oct 28 17:58:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
