 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LASER
Version: R-2020.09
Date   : Thu Jun  8 01:07:52 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: cnt_reg[3] (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: cover_current_reg[5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LASER              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  cnt_reg[3]/CK (DFFQX2)                   0.00       0.50 r
  cnt_reg[3]/Q (DFFQX2)                    0.46       0.96 r
  U1142/Y (INVX3)                          0.25       1.21 f
  U1433/Y (NAND2X2)                        0.55       1.76 r
  U1192/Y (NOR2X2)                         0.48       2.24 f
  U1610/Y (AOI22X1)                        0.33       2.57 r
  U1613/Y (NAND4X1)                        0.23       2.81 f
  U1614/Y (AOI211X1)                       0.34       3.15 r
  U1615/Y (NAND4X1)                        0.27       3.42 f
  U1616/Y (NOR3X2)                         0.52       3.94 r
  U1718/Y (NAND2X1)                        0.49       4.43 f
  U1720/Y (OAI21X4)                        0.25       4.68 r
  U1722/Y (OAI2BB1X4)                      0.22       4.89 r
  U1723/Y (OAI21X4)                        0.16       5.05 f
  U1733/Y (AOI2BB2X4)                      0.24       5.30 f
  U1735/Y (OAI31X4)                        0.48       5.77 r
  U1738/Y (OAI22X1)                        0.16       5.93 f
  U1739/Y (AOI221X4)                       0.45       6.38 r
  U1741/Y (OAI211X1)                       0.18       6.56 f
  U1742/Y (NAND2X1)                        0.27       6.83 r
  U1746/Y (OAI21X2)                        0.15       6.98 f
  U1747/Y (AND2X8)                         0.19       7.17 f
  U1749/Y (NOR2X6)                         0.14       7.31 r
  U1750/Y (NAND2X6)                        0.13       7.44 f
  U1751/Y (NOR2X8)                         0.16       7.60 r
  U1753/Y (NAND2X8)                        0.11       7.71 f
  U1856/Y (NOR2X8)                         0.16       7.87 r
  U1857/Y (NOR2X6)                         0.07       7.94 f
  U1858/Y (AOI211X1)                       0.30       8.24 r
  cover_current_reg[5]/D (DFFQX1)          0.00       8.24 r
  data arrival time                                   8.24

  clock CLK (rise edge)                    8.00       8.00
  clock network delay (ideal)              0.50       8.50
  clock uncertainty                       -0.10       8.40
  cover_current_reg[5]/CK (DFFQX1)         0.00       8.40 r
  library setup time                      -0.16       8.24
  data required time                                  8.24
  -----------------------------------------------------------
  data required time                                  8.24
  data arrival time                                  -8.24
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
