# NASSCOM-VSD-Soc-Design
This repository describes the overall flow from RTL to GDSII.
## Table of Contents
* [DAY1 - Introduction to open-source](#Day1)
    * [1.How to talk to Computers](#Computers)
    - [2.Soc design and OpenLANE](#2.Soc_Desgin)
    - [3.Open-source EDA tools](#3.EDA_tools)
- [DAY2 - Floorplan and introduction to library cells](#Day2)
    - [1.Chip Floor planning](#1.Floorplan)
    - [2.Library Binding and Placement](#2.Placement)
    - [3.Cell design and characterization flows](#3.Cell_design)
    - [4.General timing Characterization parameters](#4.Timing)
- [DAY3 - Design library cell using Magic layout and ngspice characterization](#Day3)
    - [1.Labs for CMOS inverter](#1.CMOS_Inverter)
    - [2.Inception of Layout](#2.Layout)
    - [3.Sky130 Tech File Labs](#3.Sky130_tech_file)
- [DAY4 - Pre-layout timing analysis](#Day4)
    - [1.Timing modelling](#1.Modelling)
    - [2.Timing analysis with ideal clocks](#2.Ideal_clocks)
    - [3.Clock tree synthesis](#3.Clock_tree)
    - [4.Timing analysis with real clocks](#4.Real_clocks)
- [DAY5 - Final steps for RTL2GDS](#Day5)
    - [1.Routing and Design rule check (DRC)](#1.Routing_&_DRC)
    - [2.Power Distribution Network and routing](#2.Power)
    - [3.TritonRoute Features](#3.TritonRoute)

## <a name="Day1"></a>DAY1 - Introduction to open-source

### <a name="Computers"></a>How to talk to Computers

### <a name="2.Soc_Desgin"></a>2.Soc design and OpenLANE
### <a name="3.EDA_tools"></a>3.Open-source EDA tools
