# RISC-V-Pipelined
Group Members:
Tarek Khalifa
Nada Askar
Omar Hesham

Pipelined RISCV32I processor with single memory.
The implementation includes all RV32I instructions except for the fence and crs instructions.
The implementation includes compressed instructions.
