
*** Running vivado
    with args -log vga.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source vga.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source vga.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Bardi/Desktop/VHDL_TETRIS/Nexys-A7-100T-Master.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'E3' is not a valid site or package pin name. [C:/Users/Bardi/Desktop/VHDL_TETRIS/Nexys-A7-100T-Master.xdc:7]
CRITICAL WARNING: [Common 17-69] Command failed: 'A3' is not a valid site or package pin name. [C:/Users/Bardi/Desktop/VHDL_TETRIS/Nexys-A7-100T-Master.xdc:136]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location (IPAD_X1Y7) is not valid for the shape with the following elements: 
	VGA_RED_O_OBUF[1]_inst
	VGA_RED_O[1]
 [C:/Users/Bardi/Desktop/VHDL_TETRIS/Nexys-A7-100T-Master.xdc:137]
CRITICAL WARNING: [Common 17-69] Command failed: 'C5' is not a valid site or package pin name. [C:/Users/Bardi/Desktop/VHDL_TETRIS/Nexys-A7-100T-Master.xdc:138]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location (IPAD_X1Y6) is not valid for the shape with the following elements: 
	VGA_RED_O_OBUF[3]_inst
	VGA_RED_O[3]
 [C:/Users/Bardi/Desktop/VHDL_TETRIS/Nexys-A7-100T-Master.xdc:139]
CRITICAL WARNING: [Common 17-69] Command failed: 'C6' is not a valid site or package pin name. [C:/Users/Bardi/Desktop/VHDL_TETRIS/Nexys-A7-100T-Master.xdc:140]
CRITICAL WARNING: [Common 17-69] Command failed: 'A5' is not a valid site or package pin name. [C:/Users/Bardi/Desktop/VHDL_TETRIS/Nexys-A7-100T-Master.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'VGA_GREEN_0[2]'. [C:/Users/Bardi/Desktop/VHDL_TETRIS/Nexys-A7-100T-Master.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bardi/Desktop/VHDL_TETRIS/Nexys-A7-100T-Master.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location (IPAD_X1Y12) is not valid for the shape with the following elements: 
	VGA_GREEN_O_OBUF[3]_inst
	VGA_GREEN_O[3]
 [C:/Users/Bardi/Desktop/VHDL_TETRIS/Nexys-A7-100T-Master.xdc:143]
CRITICAL WARNING: [Common 17-69] Command failed: 'B7' is not a valid site or package pin name. [C:/Users/Bardi/Desktop/VHDL_TETRIS/Nexys-A7-100T-Master.xdc:144]
CRITICAL WARNING: [Common 17-69] Command failed: 'C7' is not a valid site or package pin name. [C:/Users/Bardi/Desktop/VHDL_TETRIS/Nexys-A7-100T-Master.xdc:145]
CRITICAL WARNING: [Common 17-69] Command failed: 'D7' is not a valid site or package pin name. [C:/Users/Bardi/Desktop/VHDL_TETRIS/Nexys-A7-100T-Master.xdc:146]
CRITICAL WARNING: [Common 17-69] Command failed: 'D8' is not a valid site or package pin name. [C:/Users/Bardi/Desktop/VHDL_TETRIS/Nexys-A7-100T-Master.xdc:147]
CRITICAL WARNING: [Common 17-69] Command failed: 'B11' is not a valid site or package pin name. [C:/Users/Bardi/Desktop/VHDL_TETRIS/Nexys-A7-100T-Master.xdc:148]
CRITICAL WARNING: [Common 17-69] Command failed: 'B12' is not a valid site or package pin name. [C:/Users/Bardi/Desktop/VHDL_TETRIS/Nexys-A7-100T-Master.xdc:149]
Finished Parsing XDC File [C:/Users/Bardi/Desktop/VHDL_TETRIS/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'pixel_clock' [C:/Users/Bardi/Desktop/VHDL_TETRIS/project_1/project_1.srcs/sources_1/new/MAIN.vhd:98]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC 23-20] Rule violation (INBB-3) Black Box Instances - Cell 'pixel_clock' of type 'pixel_clock/clk_wiz_0' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
INFO: [Project 1-461] DRC finished with 1 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.313 . Memory (MB): peak = 464.660 ; gain = 9.590
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 1 Warnings, 16 Critical Warnings and 2 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed May 08 14:51:30 2024...
Abnormal program termination (EXCEPTION_ACCESS_VIOLATION)
Please check 'C:/Users/Bardi/Desktop/VHDL_TETRIS/project_1/project_1.runs/impl_1/hs_err_pid12540.log' for details
