<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GT RoboCup SSL: RTC_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rj_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GT RoboCup SSL
   </div>
   <div id="projectbrief">mTrain device firmware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_r_t_c___type_def.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_r_t_c___type_def-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">RTC_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f769xx.html">Stm32f769xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Real-Time Clock.  
 <a href="struct_r_t_c___type_def.html#details">More...</a></p>
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Collaboration diagram for RTC_TypeDef:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="struct_r_t_c___type_def__coll__graph.png" border="0" usemap="#_r_t_c___type_def_coll__map" alt="Collaboration graph"/></div>
<map name="_r_t_c___type_def_coll__map" id="_r_t_c___type_def_coll__map">
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a2e8783857f8644a4eb80ebc51e1cba42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a2e8783857f8644a4eb80ebc51e1cba42">TR</a></td></tr>
<tr class="separator:a2e8783857f8644a4eb80ebc51e1cba42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8750eae683cb3d382476dc7cdcd92b96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a8750eae683cb3d382476dc7cdcd92b96">DR</a></td></tr>
<tr class="separator:a8750eae683cb3d382476dc7cdcd92b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a731d9209ce40dce6ea61fcc6f818c892"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a731d9209ce40dce6ea61fcc6f818c892">CR</a></td></tr>
<tr class="separator:a731d9209ce40dce6ea61fcc6f818c892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a7b104d80b48b5708b50cdc487d6a78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a5a7b104d80b48b5708b50cdc487d6a78">ISR</a></td></tr>
<tr class="separator:a5a7b104d80b48b5708b50cdc487d6a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f43a11e0873212f598e41db5f2dcf6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a5f43a11e0873212f598e41db5f2dcf6a">PRER</a></td></tr>
<tr class="separator:a5f43a11e0873212f598e41db5f2dcf6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad93017bb0a778a2aad9cd71211fc770a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ad93017bb0a778a2aad9cd71211fc770a">WUTR</a></td></tr>
<tr class="separator:ad93017bb0a778a2aad9cd71211fc770a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a379f2d857bff7db82470fffaeca381bd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a379f2d857bff7db82470fffaeca381bd">reserved</a></td></tr>
<tr class="separator:a379f2d857bff7db82470fffaeca381bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7e54d5c5a4b9fd1e26aca85b1e36c7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ad7e54d5c5a4b9fd1e26aca85b1e36c7f">ALRMAR</a></td></tr>
<tr class="separator:ad7e54d5c5a4b9fd1e26aca85b1e36c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9816616e1f00955c8982469d0dd9c953"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a9816616e1f00955c8982469d0dd9c953">ALRMBR</a></td></tr>
<tr class="separator:a9816616e1f00955c8982469d0dd9c953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad54765af56784498a3ae08686b79a1ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ad54765af56784498a3ae08686b79a1ff">WPR</a></td></tr>
<tr class="separator:ad54765af56784498a3ae08686b79a1ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefbd38be87117d1fced289bf9c534414"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#aefbd38be87117d1fced289bf9c534414">SSR</a></td></tr>
<tr class="separator:aefbd38be87117d1fced289bf9c534414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6082856c9191f5003b6163c0d3afcaff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a6082856c9191f5003b6163c0d3afcaff">SHIFTR</a></td></tr>
<tr class="separator:a6082856c9191f5003b6163c0d3afcaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ddbb2a5eaa54ff43835026dec99ae1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a1ddbb2a5eaa54ff43835026dec99ae1c">TSTR</a></td></tr>
<tr class="separator:a1ddbb2a5eaa54ff43835026dec99ae1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4633dbcdb5dd41a714020903fd67c82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#aa4633dbcdb5dd41a714020903fd67c82">TSDR</a></td></tr>
<tr class="separator:aa4633dbcdb5dd41a714020903fd67c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e8b4b987496ee1c0c6f16b0a94ea1a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a1e8b4b987496ee1c0c6f16b0a94ea1a1">TSSSR</a></td></tr>
<tr class="separator:a1e8b4b987496ee1c0c6f16b0a94ea1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea66ea813830c2f3ff207464794397a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#aea66ea813830c2f3ff207464794397a4">CALR</a></td></tr>
<tr class="separator:aea66ea813830c2f3ff207464794397a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0647909891aa2c3abd2bc54300ceb9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ac0647909891aa2c3abd2bc54300ceb9b">TAMPCR</a></td></tr>
<tr class="separator:ac0647909891aa2c3abd2bc54300ceb9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5b2e3c0dcdcb569f3fe15dfe3794bc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ac5b2e3c0dcdcb569f3fe15dfe3794bc1">ALRMASSR</a></td></tr>
<tr class="separator:ac5b2e3c0dcdcb569f3fe15dfe3794bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a249009cd672e7bcd52df1a41de4619e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a249009cd672e7bcd52df1a41de4619e1">ALRMBSSR</a></td></tr>
<tr class="separator:a249009cd672e7bcd52df1a41de4619e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4ec213226146fa48aa9b29e0e80b3ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ac4ec213226146fa48aa9b29e0e80b3ad">OR</a></td></tr>
<tr class="separator:ac4ec213226146fa48aa9b29e0e80b3ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab32c76ca1f3bd0f0f46d42c2dfa74524"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ab32c76ca1f3bd0f0f46d42c2dfa74524">BKP0R</a></td></tr>
<tr class="separator:ab32c76ca1f3bd0f0f46d42c2dfa74524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5439bfca3708c6b8be6a74626f06111f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a5439bfca3708c6b8be6a74626f06111f">BKP1R</a></td></tr>
<tr class="separator:a5439bfca3708c6b8be6a74626f06111f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa845c401b24d2ef1049f489f26d35626"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#aa845c401b24d2ef1049f489f26d35626">BKP2R</a></td></tr>
<tr class="separator:aa845c401b24d2ef1049f489f26d35626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3802c3b17482a0667fb34ddd1863434"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ac3802c3b17482a0667fb34ddd1863434">BKP3R</a></td></tr>
<tr class="separator:ac3802c3b17482a0667fb34ddd1863434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6131b2f2896c122cf223206e4cfd2bd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a6131b2f2896c122cf223206e4cfd2bd0">BKP4R</a></td></tr>
<tr class="separator:a6131b2f2896c122cf223206e4cfd2bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f3a33de81247ec5729e400a1261f917"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a0f3a33de81247ec5729e400a1261f917">BKP5R</a></td></tr>
<tr class="separator:a0f3a33de81247ec5729e400a1261f917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a766e2071c5826e3a299ae1cd5bbf06f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a766e2071c5826e3a299ae1cd5bbf06f7">BKP6R</a></td></tr>
<tr class="separator:a766e2071c5826e3a299ae1cd5bbf06f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9934af6ae6b3f5660204d48ceb2f3192"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a9934af6ae6b3f5660204d48ceb2f3192">BKP7R</a></td></tr>
<tr class="separator:a9934af6ae6b3f5660204d48ceb2f3192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e7fca11f1c953270ee0ee6028860add"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a0e7fca11f1c953270ee0ee6028860add">BKP8R</a></td></tr>
<tr class="separator:a0e7fca11f1c953270ee0ee6028860add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abadf1ac26350bf00575428be6a05708b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#abadf1ac26350bf00575428be6a05708b">BKP9R</a></td></tr>
<tr class="separator:abadf1ac26350bf00575428be6a05708b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5feba3d5adae3f234b3d172459163c5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a5feba3d5adae3f234b3d172459163c5a">BKP10R</a></td></tr>
<tr class="separator:a5feba3d5adae3f234b3d172459163c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fef38e1e122778601e18f5b757c037a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a8fef38e1e122778601e18f5b757c037a">BKP11R</a></td></tr>
<tr class="separator:a8fef38e1e122778601e18f5b757c037a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6606b5d249f923aa15ab74b382cbaf7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a6606b5d249f923aa15ab74b382cbaf7e">BKP12R</a></td></tr>
<tr class="separator:a6606b5d249f923aa15ab74b382cbaf7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a138903d4681455a660dccbaf3409263d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a138903d4681455a660dccbaf3409263d">BKP13R</a></td></tr>
<tr class="separator:a138903d4681455a660dccbaf3409263d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaae50f5c3213014fb9818eaee389676"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#adaae50f5c3213014fb9818eaee389676">BKP14R</a></td></tr>
<tr class="separator:adaae50f5c3213014fb9818eaee389676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a797f43f9cc1858baebd1799be288dff6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a797f43f9cc1858baebd1799be288dff6">BKP15R</a></td></tr>
<tr class="separator:a797f43f9cc1858baebd1799be288dff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a181ad73082bde7d74010aac16bd373fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a181ad73082bde7d74010aac16bd373fc">BKP16R</a></td></tr>
<tr class="separator:a181ad73082bde7d74010aac16bd373fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90a305a8e00b357f28daef5041e5a8b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a90a305a8e00b357f28daef5041e5a8b1">BKP17R</a></td></tr>
<tr class="separator:a90a305a8e00b357f28daef5041e5a8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a171288f82cab2623832de779fb435d74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a171288f82cab2623832de779fb435d74">BKP18R</a></td></tr>
<tr class="separator:a171288f82cab2623832de779fb435d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a993f54e8feff9254f795dfd3e000fc55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a993f54e8feff9254f795dfd3e000fc55">BKP19R</a></td></tr>
<tr class="separator:a993f54e8feff9254f795dfd3e000fc55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e391ffa70a17dc5f95a841b5ec7554c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a3e391ffa70a17dc5f95a841b5ec7554c">BKP20R</a></td></tr>
<tr class="separator:a3e391ffa70a17dc5f95a841b5ec7554c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a170847c24f166be0939a6eaeed7eeeee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a170847c24f166be0939a6eaeed7eeeee">BKP21R</a></td></tr>
<tr class="separator:a170847c24f166be0939a6eaeed7eeeee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a679ec46535cae5149dc4d84e7c5d985c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a679ec46535cae5149dc4d84e7c5d985c">BKP22R</a></td></tr>
<tr class="separator:a679ec46535cae5149dc4d84e7c5d985c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7836b793c4ecc58a27733329f26550a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a7836b793c4ecc58a27733329f26550a7">BKP23R</a></td></tr>
<tr class="separator:a7836b793c4ecc58a27733329f26550a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfe68a89c3a7c2620bb0f286d3f58eea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#abfe68a89c3a7c2620bb0f286d3f58eea">BKP24R</a></td></tr>
<tr class="separator:abfe68a89c3a7c2620bb0f286d3f58eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a052e275100e4b202808fa4bbe9d5515d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a052e275100e4b202808fa4bbe9d5515d">BKP25R</a></td></tr>
<tr class="separator:a052e275100e4b202808fa4bbe9d5515d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa12210df2df47a6276270a2b7b2d038"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#aaa12210df2df47a6276270a2b7b2d038">BKP26R</a></td></tr>
<tr class="separator:aaa12210df2df47a6276270a2b7b2d038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5879b0d3796b1c291f64dbaa57653624"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a5879b0d3796b1c291f64dbaa57653624">BKP27R</a></td></tr>
<tr class="separator:a5879b0d3796b1c291f64dbaa57653624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd26829bfe028b5882d523e7035eb497"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#abd26829bfe028b5882d523e7035eb497">BKP28R</a></td></tr>
<tr class="separator:abd26829bfe028b5882d523e7035eb497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa240211cf23c5822f4ac9c690a7a248c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#aa240211cf23c5822f4ac9c690a7a248c">BKP29R</a></td></tr>
<tr class="separator:aa240211cf23c5822f4ac9c690a7a248c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32b51e2f18c68ea5af816d1f231b7ec6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a32b51e2f18c68ea5af816d1f231b7ec6">BKP30R</a></td></tr>
<tr class="separator:a32b51e2f18c68ea5af816d1f231b7ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bccd0b2feecc2e2159898857bab6d89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a4bccd0b2feecc2e2159898857bab6d89">BKP31R</a></td></tr>
<tr class="separator:a4bccd0b2feecc2e2159898857bab6d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Real-Time Clock. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="ad7e54d5c5a4b9fd1e26aca85b1e36c7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7e54d5c5a4b9fd1e26aca85b1e36c7f">&#9670;&nbsp;</a></span>ALRMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::ALRMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm A register, Address offset: 0x1C </p>

</div>
</div>
<a id="ac5b2e3c0dcdcb569f3fe15dfe3794bc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5b2e3c0dcdcb569f3fe15dfe3794bc1">&#9670;&nbsp;</a></span>ALRMASSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::ALRMASSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm A sub second register, Address offset: 0x44 </p>

</div>
</div>
<a id="a9816616e1f00955c8982469d0dd9c953"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9816616e1f00955c8982469d0dd9c953">&#9670;&nbsp;</a></span>ALRMBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::ALRMBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm B register, Address offset: 0x20 </p>

</div>
</div>
<a id="a249009cd672e7bcd52df1a41de4619e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a249009cd672e7bcd52df1a41de4619e1">&#9670;&nbsp;</a></span>ALRMBSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::ALRMBSSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC alarm B sub second register, Address offset: 0x48 </p>

</div>
</div>
<a id="ab32c76ca1f3bd0f0f46d42c2dfa74524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab32c76ca1f3bd0f0f46d42c2dfa74524">&#9670;&nbsp;</a></span>BKP0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP0R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 0, Address offset: 0x50 </p>

</div>
</div>
<a id="a5feba3d5adae3f234b3d172459163c5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5feba3d5adae3f234b3d172459163c5a">&#9670;&nbsp;</a></span>BKP10R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP10R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 10, Address offset: 0x78 </p>

</div>
</div>
<a id="a8fef38e1e122778601e18f5b757c037a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fef38e1e122778601e18f5b757c037a">&#9670;&nbsp;</a></span>BKP11R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP11R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 11, Address offset: 0x7C </p>

</div>
</div>
<a id="a6606b5d249f923aa15ab74b382cbaf7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6606b5d249f923aa15ab74b382cbaf7e">&#9670;&nbsp;</a></span>BKP12R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP12R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 12, Address offset: 0x80 </p>

</div>
</div>
<a id="a138903d4681455a660dccbaf3409263d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a138903d4681455a660dccbaf3409263d">&#9670;&nbsp;</a></span>BKP13R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP13R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 13, Address offset: 0x84 </p>

</div>
</div>
<a id="adaae50f5c3213014fb9818eaee389676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaae50f5c3213014fb9818eaee389676">&#9670;&nbsp;</a></span>BKP14R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP14R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 14, Address offset: 0x88 </p>

</div>
</div>
<a id="a797f43f9cc1858baebd1799be288dff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a797f43f9cc1858baebd1799be288dff6">&#9670;&nbsp;</a></span>BKP15R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP15R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 15, Address offset: 0x8C </p>

</div>
</div>
<a id="a181ad73082bde7d74010aac16bd373fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a181ad73082bde7d74010aac16bd373fc">&#9670;&nbsp;</a></span>BKP16R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP16R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 16, Address offset: 0x90 </p>

</div>
</div>
<a id="a90a305a8e00b357f28daef5041e5a8b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90a305a8e00b357f28daef5041e5a8b1">&#9670;&nbsp;</a></span>BKP17R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP17R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 17, Address offset: 0x94 </p>

</div>
</div>
<a id="a171288f82cab2623832de779fb435d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a171288f82cab2623832de779fb435d74">&#9670;&nbsp;</a></span>BKP18R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP18R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 18, Address offset: 0x98 </p>

</div>
</div>
<a id="a993f54e8feff9254f795dfd3e000fc55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a993f54e8feff9254f795dfd3e000fc55">&#9670;&nbsp;</a></span>BKP19R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP19R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 19, Address offset: 0x9C </p>

</div>
</div>
<a id="a5439bfca3708c6b8be6a74626f06111f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5439bfca3708c6b8be6a74626f06111f">&#9670;&nbsp;</a></span>BKP1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 1, Address offset: 0x54 </p>

</div>
</div>
<a id="a3e391ffa70a17dc5f95a841b5ec7554c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e391ffa70a17dc5f95a841b5ec7554c">&#9670;&nbsp;</a></span>BKP20R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP20R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 20, Address offset: 0xA0 </p>

</div>
</div>
<a id="a170847c24f166be0939a6eaeed7eeeee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a170847c24f166be0939a6eaeed7eeeee">&#9670;&nbsp;</a></span>BKP21R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP21R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 21, Address offset: 0xA4 </p>

</div>
</div>
<a id="a679ec46535cae5149dc4d84e7c5d985c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a679ec46535cae5149dc4d84e7c5d985c">&#9670;&nbsp;</a></span>BKP22R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP22R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 22, Address offset: 0xA8 </p>

</div>
</div>
<a id="a7836b793c4ecc58a27733329f26550a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7836b793c4ecc58a27733329f26550a7">&#9670;&nbsp;</a></span>BKP23R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP23R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 23, Address offset: 0xAC </p>

</div>
</div>
<a id="abfe68a89c3a7c2620bb0f286d3f58eea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfe68a89c3a7c2620bb0f286d3f58eea">&#9670;&nbsp;</a></span>BKP24R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP24R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 24, Address offset: 0xB0 </p>

</div>
</div>
<a id="a052e275100e4b202808fa4bbe9d5515d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a052e275100e4b202808fa4bbe9d5515d">&#9670;&nbsp;</a></span>BKP25R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP25R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 25, Address offset: 0xB4 </p>

</div>
</div>
<a id="aaa12210df2df47a6276270a2b7b2d038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa12210df2df47a6276270a2b7b2d038">&#9670;&nbsp;</a></span>BKP26R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP26R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 26, Address offset: 0xB8 </p>

</div>
</div>
<a id="a5879b0d3796b1c291f64dbaa57653624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5879b0d3796b1c291f64dbaa57653624">&#9670;&nbsp;</a></span>BKP27R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP27R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 27, Address offset: 0xBC </p>

</div>
</div>
<a id="abd26829bfe028b5882d523e7035eb497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd26829bfe028b5882d523e7035eb497">&#9670;&nbsp;</a></span>BKP28R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP28R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 28, Address offset: 0xC0 </p>

</div>
</div>
<a id="aa240211cf23c5822f4ac9c690a7a248c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa240211cf23c5822f4ac9c690a7a248c">&#9670;&nbsp;</a></span>BKP29R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP29R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 29, Address offset: 0xC4 </p>

</div>
</div>
<a id="aa845c401b24d2ef1049f489f26d35626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa845c401b24d2ef1049f489f26d35626">&#9670;&nbsp;</a></span>BKP2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 2, Address offset: 0x58 </p>

</div>
</div>
<a id="a32b51e2f18c68ea5af816d1f231b7ec6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32b51e2f18c68ea5af816d1f231b7ec6">&#9670;&nbsp;</a></span>BKP30R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP30R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 30, Address offset: 0xC8 </p>

</div>
</div>
<a id="a4bccd0b2feecc2e2159898857bab6d89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bccd0b2feecc2e2159898857bab6d89">&#9670;&nbsp;</a></span>BKP31R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP31R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 31, Address offset: 0xCC </p>

</div>
</div>
<a id="ac3802c3b17482a0667fb34ddd1863434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3802c3b17482a0667fb34ddd1863434">&#9670;&nbsp;</a></span>BKP3R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP3R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 3, Address offset: 0x5C </p>

</div>
</div>
<a id="a6131b2f2896c122cf223206e4cfd2bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6131b2f2896c122cf223206e4cfd2bd0">&#9670;&nbsp;</a></span>BKP4R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP4R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 4, Address offset: 0x60 </p>

</div>
</div>
<a id="a0f3a33de81247ec5729e400a1261f917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f3a33de81247ec5729e400a1261f917">&#9670;&nbsp;</a></span>BKP5R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP5R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 5, Address offset: 0x64 </p>

</div>
</div>
<a id="a766e2071c5826e3a299ae1cd5bbf06f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a766e2071c5826e3a299ae1cd5bbf06f7">&#9670;&nbsp;</a></span>BKP6R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP6R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 6, Address offset: 0x68 </p>

</div>
</div>
<a id="a9934af6ae6b3f5660204d48ceb2f3192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9934af6ae6b3f5660204d48ceb2f3192">&#9670;&nbsp;</a></span>BKP7R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP7R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 7, Address offset: 0x6C </p>

</div>
</div>
<a id="a0e7fca11f1c953270ee0ee6028860add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e7fca11f1c953270ee0ee6028860add">&#9670;&nbsp;</a></span>BKP8R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP8R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 8, Address offset: 0x70 </p>

</div>
</div>
<a id="abadf1ac26350bf00575428be6a05708b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abadf1ac26350bf00575428be6a05708b">&#9670;&nbsp;</a></span>BKP9R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::BKP9R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC backup register 9, Address offset: 0x74 </p>

</div>
</div>
<a id="aea66ea813830c2f3ff207464794397a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea66ea813830c2f3ff207464794397a4">&#9670;&nbsp;</a></span>CALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::CALR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC calibration register, Address offset: 0x3C </p>

</div>
</div>
<a id="a731d9209ce40dce6ea61fcc6f818c892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a731d9209ce40dce6ea61fcc6f818c892">&#9670;&nbsp;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC control register, Address offset: 0x08 </p>

</div>
</div>
<a id="a8750eae683cb3d382476dc7cdcd92b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8750eae683cb3d382476dc7cdcd92b96">&#9670;&nbsp;</a></span>DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC date register, Address offset: 0x04 </p>

</div>
</div>
<a id="a5a7b104d80b48b5708b50cdc487d6a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a7b104d80b48b5708b50cdc487d6a78">&#9670;&nbsp;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC initialization and status register, Address offset: 0x0C </p>

</div>
</div>
<a id="ac4ec213226146fa48aa9b29e0e80b3ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4ec213226146fa48aa9b29e0e80b3ad">&#9670;&nbsp;</a></span>OR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::OR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC option register, Address offset: 0x4C </p>

</div>
</div>
<a id="a5f43a11e0873212f598e41db5f2dcf6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f43a11e0873212f598e41db5f2dcf6a">&#9670;&nbsp;</a></span>PRER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::PRER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC prescaler register, Address offset: 0x10 </p>

</div>
</div>
<a id="a379f2d857bff7db82470fffaeca381bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a379f2d857bff7db82470fffaeca381bd">&#9670;&nbsp;</a></span>reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RTC_TypeDef::reserved</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

</div>
</div>
<a id="a6082856c9191f5003b6163c0d3afcaff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6082856c9191f5003b6163c0d3afcaff">&#9670;&nbsp;</a></span>SHIFTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::SHIFTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC shift control register, Address offset: 0x2C </p>

</div>
</div>
<a id="aefbd38be87117d1fced289bf9c534414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefbd38be87117d1fced289bf9c534414">&#9670;&nbsp;</a></span>SSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::SSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC sub second register, Address offset: 0x28 </p>

</div>
</div>
<a id="ac0647909891aa2c3abd2bc54300ceb9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0647909891aa2c3abd2bc54300ceb9b">&#9670;&nbsp;</a></span>TAMPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::TAMPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC tamper configuration register, Address offset: 0x40 </p>

</div>
</div>
<a id="a2e8783857f8644a4eb80ebc51e1cba42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e8783857f8644a4eb80ebc51e1cba42">&#9670;&nbsp;</a></span>TR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::TR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC time register, Address offset: 0x00 </p>

</div>
</div>
<a id="aa4633dbcdb5dd41a714020903fd67c82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4633dbcdb5dd41a714020903fd67c82">&#9670;&nbsp;</a></span>TSDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::TSDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC time stamp date register, Address offset: 0x34 </p>

</div>
</div>
<a id="a1e8b4b987496ee1c0c6f16b0a94ea1a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e8b4b987496ee1c0c6f16b0a94ea1a1">&#9670;&nbsp;</a></span>TSSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::TSSSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC time-stamp sub second register, Address offset: 0x38 </p>

</div>
</div>
<a id="a1ddbb2a5eaa54ff43835026dec99ae1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ddbb2a5eaa54ff43835026dec99ae1c">&#9670;&nbsp;</a></span>TSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::TSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC time stamp time register, Address offset: 0x30 </p>

</div>
</div>
<a id="ad54765af56784498a3ae08686b79a1ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad54765af56784498a3ae08686b79a1ff">&#9670;&nbsp;</a></span>WPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::WPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC write protection register, Address offset: 0x24 </p>

</div>
</div>
<a id="ad93017bb0a778a2aad9cd71211fc770a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad93017bb0a778a2aad9cd71211fc770a">&#9670;&nbsp;</a></span>WUTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTC_TypeDef::WUTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC wakeup timer register, Address offset: 0x14 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/developer/mtrain-firmware/external/CMSIS/Device/STM32F7xx/Include/<a class="el" href="stm32f769xx_8h_source.html">stm32f769xx.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a></li>
    <li class="footer">Generated on Sun May 17 2020 23:38:05 for GT RoboCup SSL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
