<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BSzF - HF - Buranszki/Tamasy: gecko_sdk_4.4.4/platform/emlib/inc/em_usart.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">BSzF - HF - Buranszki/Tamasy
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_644e249fd4bfd6865f911a565c55b2a5.html">gecko_sdk_4.4.4</a></li><li class="navelem"><a class="el" href="dir_bfc93acb7d825acff3043438e9a496ae.html">platform</a></li><li class="navelem"><a class="el" href="dir_3b3c00a9151f4dc74f998ed8d24ca865.html">emlib</a></li><li class="navelem"><a class="el" href="dir_d3acdcfce87faa00c65a7d104e756e10.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">em_usart.h</div></div>
</div><!--header-->
<div class="contents">
<a href="em__usart_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/***************************************************************************/</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#ifndef EM_USART_H</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#define EM_USART_H</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#include &quot;<a class="code" href="em__device_8h.html">em_device.h</a>&quot;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#if defined(USART_COUNT) &amp;&amp; (USART_COUNT &gt; 0)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#include &lt;stdbool.h&gt;</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/***************************************************************************/</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> ********************************   ENUMS   ************************************</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  usartDatabits4  = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga8a2f76be0049e8d0b215966e8f870e42">USART_FRAME_DATABITS_FOUR</a>,     </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  usartDatabits5  = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gaeb941d3dcd824adc4575e9036b4c5627">USART_FRAME_DATABITS_FIVE</a>,     </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  usartDatabits6  = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga8400eee8132d386036a0b7acfb8b5838">USART_FRAME_DATABITS_SIX</a>,      </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  usartDatabits7  = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga6b3f641815f976af11e6ecedbec525d0">USART_FRAME_DATABITS_SEVEN</a>,    </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  usartDatabits8  = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gafd9fe80f753af0acb878cc786a786cb8">USART_FRAME_DATABITS_EIGHT</a>,    </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  usartDatabits9  = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga4de444ae5aa13a6dc3d214c0c04b7cb8">USART_FRAME_DATABITS_NINE</a>,     </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  usartDatabits10 = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga47bee9fdd4cc027d6193a03d5e6ca617">USART_FRAME_DATABITS_TEN</a>,      </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  usartDatabits11 = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga723d5437539c44c4a2e44ea0bf047227">USART_FRAME_DATABITS_ELEVEN</a>,   </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  usartDatabits12 = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga8067fcaab3c7ad9e54a3a2e879a6b07b">USART_FRAME_DATABITS_TWELVE</a>,   </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  usartDatabits13 = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga3f38f7c1f188ad0bc4571e36343eb867">USART_FRAME_DATABITS_THIRTEEN</a>, </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  usartDatabits14 = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gad43489f6b38e13af267e1325f470388d">USART_FRAME_DATABITS_FOURTEEN</a>, </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  usartDatabits15 = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gabc91dd964af50cd4b96e2d75c5e241af">USART_FRAME_DATABITS_FIFTEEN</a>,  </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>  usartDatabits16 = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gac0fdc66ae6116f203044da1c94c68426">USART_FRAME_DATABITS_SIXTEEN</a>   </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>} USART_Databits_TypeDef;</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>  usartDisable  = 0x0,</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  usartEnableRx = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gad0c768bf1b78f180d2b9f9443e1276e9">USART_CMD_RXEN</a>,</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>  usartEnableTx = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga1ab204371f2cd28437685022f49f96f0">USART_CMD_TXEN</a>,</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  usartEnable   = (<a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gad0c768bf1b78f180d2b9f9443e1276e9">USART_CMD_RXEN</a> | <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga1ab204371f2cd28437685022f49f96f0">USART_CMD_TXEN</a>)</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>} USART_Enable_TypeDef;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  usartOVS16 = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga1da1042bb9a8716da5642ce1a4db13d7">USART_CTRL_OVS_X16</a>,     </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>  usartOVS8  = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga6ee353f53dab4f37a466de24b4f8d64a">USART_CTRL_OVS_X8</a>,      </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  usartOVS6  = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga290db49e640039e9652be17cc54934d5">USART_CTRL_OVS_X6</a>,      </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  usartOVS4  = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga3b1da2ae09eb7ede85e73bac9aa97b33">USART_CTRL_OVS_X4</a>       </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>} USART_OVS_TypeDef;</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>  usartNoParity   = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gac5f851054e60c51dbe333801c378283c">USART_FRAME_PARITY_NONE</a>,    </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>  usartEvenParity = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga9d752707a69e2a4752897c5163172e13">USART_FRAME_PARITY_EVEN</a>,    </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  usartOddParity  = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gab4212f55287bc3a714780cc324f3b093">USART_FRAME_PARITY_ODD</a>      </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>} USART_Parity_TypeDef;</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>  usartStopbits0p5 = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga47bd0f8e9eea1127ff940b001332f5d0">USART_FRAME_STOPBITS_HALF</a>,        </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>  usartStopbits1   = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gaf2d3b28b0c9e77d54eb1402c2c85bacd">USART_FRAME_STOPBITS_ONE</a>,         </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  usartStopbits1p5 = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga9526f67e8fac669b6e3d4822daca8337">USART_FRAME_STOPBITS_ONEANDAHALF</a>, </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>  usartStopbits2   = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gaf8bf3e14cdf3f0a0e76c11102b8443e6">USART_FRAME_STOPBITS_TWO</a>          </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>} USART_Stopbits_TypeDef;</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">#if defined(_USART_ROUTEPEN_RTSPEN_MASK) &amp;&amp; defined(_USART_ROUTEPEN_CTSPEN_MASK)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>  usartHwFlowControlNone = 0,</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>  usartHwFlowControlCts = USART_ROUTEPEN_CTSPEN,</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>  usartHwFlowControlRts = USART_ROUTEPEN_RTSPEN,</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  usartHwFlowControlCtsAndRts = USART_ROUTEPEN_CTSPEN | USART_ROUTEPEN_RTSPEN,</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>} USART_HwFlowControl_TypeDef;</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#elif defined(USART_CTRLX_CTSEN)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>  usartHwFlowControlNone = 0,</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  usartHwFlowControlCts,</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  usartHwFlowControlRts,</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  usartHwFlowControlCtsAndRts</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>} USART_HwFlowControl_TypeDef;</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  usartClockMode0 = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga8c3b22f57b7fcb45dbc5306f3eddbc5c">USART_CTRL_CLKPOL_IDLELOW</a> | <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga5f5f87c3bfc44092e2e3570b1867e096">USART_CTRL_CLKPHA_SAMPLELEADING</a>,</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>  usartClockMode1 = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga8c3b22f57b7fcb45dbc5306f3eddbc5c">USART_CTRL_CLKPOL_IDLELOW</a> | <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gab19588e23cbd91fa7ba75c4efb45442c">USART_CTRL_CLKPHA_SAMPLETRAILING</a>,</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  usartClockMode2 = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga74049f39026cf20f047ffe6f588c3357">USART_CTRL_CLKPOL_IDLEHIGH</a> | <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga5f5f87c3bfc44092e2e3570b1867e096">USART_CTRL_CLKPHA_SAMPLELEADING</a>,</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  usartClockMode3 = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga74049f39026cf20f047ffe6f588c3357">USART_CTRL_CLKPOL_IDLEHIGH</a> | <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gab19588e23cbd91fa7ba75c4efb45442c">USART_CTRL_CLKPHA_SAMPLETRAILING</a></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>} USART_ClockMode_TypeDef;</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  usartIrDAPwONE   = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gae751354dfccf54ef20f2c4e771ce292b">USART_IRCTRL_IRPW_ONE</a>,</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  usartIrDAPwTWO   = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga7a80fffa09099e8c6446b349d8fe746c">USART_IRCTRL_IRPW_TWO</a>,</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  usartIrDAPwTHREE = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gadc6aa4e5737a18aa19166652b8a55d79">USART_IRCTRL_IRPW_THREE</a>,</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  usartIrDAPwFOUR  = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gadf6bdf56529be2a017ec2f0051c61d03">USART_IRCTRL_IRPW_FOUR</a></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>} USART_IrDAPw_Typedef;</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="keyword">typedef</span> uint8_t USART_PRS_Channel_t;</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#define usartIrDAPrsCh0       0U</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#define usartIrDAPrsCh1       1U</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">#define usartIrDAPrsCh2       2U</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#define usartIrDAPrsCh3       3U</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">#define usartIrDAPrsCh4       4U</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">#define usartIrDAPrsCh5       5U</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">#define usartIrDAPrsCh6       6U</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#define usartIrDAPrsCh7       7U</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">#define usartPrsRxCh0         0U</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#define usartPrsRxCh1         1U</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#define usartPrsRxCh2         2U</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">#define usartPrsRxCh3         3U</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">#define usartPrsRxCh4         4U</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#define usartPrsRxCh5         5U</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#define usartPrsRxCh6         6U</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#define usartPrsRxCh7         7U</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#define usartPrsRxCh8         8U</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">#define usartPrsRxCh9         9U</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">#define usartPrsRxCh10       10U</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">#define usartPrsRxCh11       11U</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">#define usartPrsTriggerCh0    0U</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">#define usartPrsTriggerCh1    1U</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">#define usartPrsTriggerCh2    2U</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">#define usartPrsTriggerCh3    3U</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">#define usartPrsTriggerCh4    4U</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">#define usartPrsTriggerCh5    5U</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#define usartPrsTriggerCh6    6U</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">#define usartPrsTriggerCh7    7U</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#if defined(_USART_I2SCTRL_MASK) &amp;&amp; defined(USART_I2SCTRL_I2SEN)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>  usartI2sFormatW32D32  = USART_I2SCTRL_I2SFORMAT_W32D32,   </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  usartI2sFormatW32D24M = USART_I2SCTRL_I2SFORMAT_W32D24M,  </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  usartI2sFormatW32D24  = USART_I2SCTRL_I2SFORMAT_W32D24,   </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  usartI2sFormatW32D16  = USART_I2SCTRL_I2SFORMAT_W32D16,   </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  usartI2sFormatW32D8   = USART_I2SCTRL_I2SFORMAT_W32D8,    </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  usartI2sFormatW16D16  = USART_I2SCTRL_I2SFORMAT_W16D16,   </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  usartI2sFormatW16D8   = USART_I2SCTRL_I2SFORMAT_W16D8,    </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  usartI2sFormatW8D8    = USART_I2SCTRL_I2SFORMAT_W8D8      </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>} USART_I2sFormat_TypeDef;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  usartI2sJustifyLeft  = USART_I2SCTRL_I2SJUSTIFY_LEFT,  </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  usartI2sJustifyRight = USART_I2SCTRL_I2SJUSTIFY_RIGHT  </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>} USART_I2sJustify_TypeDef;</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span> </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">#elif defined(_USART_I2SCTRL_MASK)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>  usartI2sFormatW32D32  = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gad0fbd0f158a5c7e256856e3f32058757">USART_I2SCTRL_FORMAT_W32D32</a>,   </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  usartI2sFormatW32D24M = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga4bb50c3ebbaff06ca0c2d37741e638df">USART_I2SCTRL_FORMAT_W32D24M</a>,  </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  usartI2sFormatW32D24  = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gaf065a0fb9da6d5f8ffdb41ce0416fc0d">USART_I2SCTRL_FORMAT_W32D24</a>,   </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>  usartI2sFormatW32D16  = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gab86c7791caf4af48fddb2761f8c06ab2">USART_I2SCTRL_FORMAT_W32D16</a>,   </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  usartI2sFormatW32D8   = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gaf3e423090946e75ebca8d50d020fc17a">USART_I2SCTRL_FORMAT_W32D8</a>,    </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  usartI2sFormatW16D16  = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga76046b141ad3bc9f6003abd29c66894b">USART_I2SCTRL_FORMAT_W16D16</a>,   </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  usartI2sFormatW16D8   = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga0d4d09907b5560c314723812f3a8c884">USART_I2SCTRL_FORMAT_W16D8</a>,    </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  usartI2sFormatW8D8    = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gaf3a8f40a4a05713d847e28b3e77d99f3">USART_I2SCTRL_FORMAT_W8D8</a>      </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>} USART_I2sFormat_TypeDef;</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>  usartI2sJustifyLeft  = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga50cc4f866adb1fb8e920d66f880d9cfc">USART_I2SCTRL_JUSTIFY_LEFT</a>,  </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>  usartI2sJustifyRight = <a class="code hl_define" href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga1edd4d6cc1eef0a4b82b277dda4cc978">USART_I2SCTRL_JUSTIFY_RIGHT</a>  </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>} USART_I2sJustify_TypeDef;</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span> </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> *******************************   STRUCTS   ***********************************</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span> </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  USART_Enable_TypeDef   enable;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  uint32_t               refFreq;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  uint32_t               baudrate;</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  USART_OVS_TypeDef      oversampling;</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>  USART_Databits_TypeDef databits;</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>  USART_Parity_TypeDef   parity;</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>  USART_Stopbits_TypeDef stopbits;</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="preprocessor">#if !defined(_EFM32_GECKO_FAMILY)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  <span class="keywordtype">bool</span>                   mvdis;</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  <span class="keywordtype">bool</span>                   prsRxEnable;</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>  USART_PRS_Channel_t    prsRxCh;</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>  <span class="keywordtype">bool</span>                  autoCsEnable;</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  <span class="keywordtype">bool</span>                  csInv;</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span> </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="preprocessor">#if (_SILICON_LABS_32B_SERIES &gt; 0)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  uint8_t               autoCsHold;</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  uint8_t               autoCsSetup;</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>  USART_HwFlowControl_TypeDef hwFlowControl;</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>} USART_InitAsync_TypeDef;</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="preprocessor">#if defined(USART_TRIGCTRL_AUTOTXTEN)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  <span class="keywordtype">bool</span> autoTxTriggerEnable;</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>  <span class="keywordtype">bool</span> rxTriggerEnable;</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  <span class="keywordtype">bool</span> txTriggerEnable;</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>  USART_PRS_Channel_t prsTriggerChannel;</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>} USART_PrsTriggerInit_TypeDef;</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">#if defined(_EFM32_GECKO_FAMILY)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment">/* Default USART Async struct for the EFM32G device */</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="preprocessor">#define USART_INITASYNC_DEFAULT                                                                    \</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="preprocessor">  {                                                                                                \</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="preprocessor">    usartEnable,           </span><span class="comment">/* Enable RX/TX when initialization is complete. */</span><span class="preprocessor">                     \</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="preprocessor">    0,                     </span><span class="comment">/* Use current configured reference clock for configuring baud rate. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="preprocessor">    115200,                </span><span class="comment">/* 115200 bits/s. */</span><span class="preprocessor">                                                    \</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="preprocessor">    usartOVS16,            </span><span class="comment">/* 16x oversampling. */</span><span class="preprocessor">                                                 \</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="preprocessor">    usartDatabits8,        </span><span class="comment">/* 8 data bits. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="preprocessor">    usartNoParity,         </span><span class="comment">/* No parity. */</span><span class="preprocessor">                                                        \</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="preprocessor">    usartStopbits1,        </span><span class="comment">/* 1 stop bit. */</span><span class="preprocessor">                                                       \</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="preprocessor">    false,                 </span><span class="comment">/* Auto CS functionality enable/disable switch. */</span><span class="preprocessor">                      \</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="preprocessor">    false,                 </span><span class="comment">/* No CS invert. */</span><span class="preprocessor">                                                     \</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="preprocessor">  }</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="preprocessor">#elif defined(_SILICON_LABS_32B_SERIES_0)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">/* Default USART Async struct for Series 0 devices */</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="preprocessor">#define USART_INITASYNC_DEFAULT                                                                    \</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="preprocessor">  {                                                                                                \</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="preprocessor">    usartEnable,           </span><span class="comment">/* Enable RX/TX when initialization is complete. */</span><span class="preprocessor">                     \</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="preprocessor">    0,                     </span><span class="comment">/* Use current configured reference clock for configuring baud rate. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="preprocessor">    115200,                </span><span class="comment">/* 115200 bits/s. */</span><span class="preprocessor">                                                    \</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="preprocessor">    usartOVS16,            </span><span class="comment">/* 16x oversampling. */</span><span class="preprocessor">                                                 \</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="preprocessor">    usartDatabits8,        </span><span class="comment">/* 8 data bits. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="preprocessor">    usartNoParity,         </span><span class="comment">/* No parity. */</span><span class="preprocessor">                                                        \</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="preprocessor">    usartStopbits1,        </span><span class="comment">/* 1 stop bit. */</span><span class="preprocessor">                                                       \</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="preprocessor">    false,                 </span><span class="comment">/* Do not disable majority vote. */</span><span class="preprocessor">                                     \</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="preprocessor">    false,                 </span><span class="comment">/* Not USART PRS input mode. */</span><span class="preprocessor">                                         \</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="preprocessor">    0,                     </span><span class="comment">/* PRS channel 0. */</span><span class="preprocessor">                                                    \</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="preprocessor">    false,                 </span><span class="comment">/* Auto CS functionality enable/disable switch. */</span><span class="preprocessor">                      \</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="preprocessor">    false,                 </span><span class="comment">/* No CS invert. */</span><span class="preprocessor">                                                     \</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="preprocessor">  }</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="preprocessor">#elif (_SILICON_LABS_32B_SERIES &gt; 0)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">/* Default USART Async struct for Series 1 and Series 2 devices */</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="preprocessor">#define USART_INITASYNC_DEFAULT                                                                    \</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="preprocessor">  {                                                                                                \</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor">    usartEnable,           </span><span class="comment">/* Enable RX/TX when initialization is complete. */</span><span class="preprocessor">                     \</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="preprocessor">    0,                     </span><span class="comment">/* Use current configured reference clock for configuring baud rate. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor">    115200,                </span><span class="comment">/* 115200 bits/s. */</span><span class="preprocessor">                                                    \</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="preprocessor">    usartOVS16,            </span><span class="comment">/* 16x oversampling. */</span><span class="preprocessor">                                                 \</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="preprocessor">    usartDatabits8,        </span><span class="comment">/* 8 data bits. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="preprocessor">    usartNoParity,         </span><span class="comment">/* No parity. */</span><span class="preprocessor">                                                        \</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="preprocessor">    usartStopbits1,        </span><span class="comment">/* 1 stop bit. */</span><span class="preprocessor">                                                       \</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="preprocessor">    false,                 </span><span class="comment">/* Do not disable majority vote. */</span><span class="preprocessor">                                     \</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="preprocessor">    false,                 </span><span class="comment">/* Not USART PRS input mode. */</span><span class="preprocessor">                                         \</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="preprocessor">    0,                     </span><span class="comment">/* PRS channel 0. */</span><span class="preprocessor">                                                    \</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="preprocessor">    false,                 </span><span class="comment">/* Auto CS functionality enable/disable switch */</span><span class="preprocessor">                       \</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor">    false,                 </span><span class="comment">/* No CS invert. */</span><span class="preprocessor">                                                     \</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="preprocessor">    0,                     </span><span class="comment">/* Auto CS Hold cycles. */</span><span class="preprocessor">                                              \</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="preprocessor">    0,                     </span><span class="comment">/* Auto CS Setup cycles. */</span><span class="preprocessor">                                             \</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">    usartHwFlowControlNone </span><span class="comment">/* No HW flow control. */</span><span class="preprocessor">                                               \</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="preprocessor">  }</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span> </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="preprocessor">#if defined(USART_TRIGCTRL_AUTOTXTEN)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="preprocessor">#define USART_INITPRSTRIGGER_DEFAULT                            \</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="preprocessor">  {                                                             \</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="preprocessor">    false,             </span><span class="comment">/* Do not enable autoTX triggering. */</span><span class="preprocessor">   \</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="preprocessor">    false,             </span><span class="comment">/* Do not enable receive triggering. */</span><span class="preprocessor">  \</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="preprocessor">    false,             </span><span class="comment">/* Do not enable transmit triggering. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="preprocessor">    0                  </span><span class="comment">/* Set default channel to zero. */</span><span class="preprocessor">       \</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="preprocessor">  }</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="preprocessor">#define USART_INITPRSTRIGGER_DEFAULT                            \</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="preprocessor">  {                                                             \</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="preprocessor">    false,             </span><span class="comment">/* Do not enable receive triggering. */</span><span class="preprocessor">  \</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="preprocessor">    false,             </span><span class="comment">/* Do not enable transmit triggering. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="preprocessor">    0                  </span><span class="comment">/* Set default channel to zero. */</span><span class="preprocessor">       \</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="preprocessor">  }</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>  USART_Enable_TypeDef    enable;</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span> </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>  uint32_t                refFreq;</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  uint32_t                baudrate;</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span> </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>  USART_Databits_TypeDef  databits;</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span> </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>  <span class="keywordtype">bool</span>                    master;</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span> </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>  <span class="keywordtype">bool</span>                    msbf;</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span> </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>  USART_ClockMode_TypeDef clockMode;</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span> </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="preprocessor">#if !defined(_EFM32_GECKO_FAMILY)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>  <span class="keywordtype">bool</span>                    prsRxEnable;</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span> </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>  USART_PRS_Channel_t     prsRxCh;</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span> </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="preprocessor">#if defined(USART_TRIGCTRL_AUTOTXTEN)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>  <span class="keywordtype">bool</span>                    autoTx;</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span> </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  <span class="keywordtype">bool</span>                    autoCsEnable;</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span> </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  <span class="keywordtype">bool</span>                    csInv;</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="preprocessor">#if defined(_USART_TIMING_CSHOLD_MASK)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>  uint8_t                 autoCsHold;</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span> </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  uint8_t                 autoCsSetup;</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>} USART_InitSync_TypeDef;</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span> </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="preprocessor">#if defined(_EFM32_GECKO_FAMILY)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">/* Default USART Sync configuration for EFM32G devices. */</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="preprocessor">#define USART_INITSYNC_DEFAULT                                                               \</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="preprocessor">  {                                                                                          \</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="preprocessor">    usartEnable,     </span><span class="comment">/* Enable RX/TX when initialization is complete. */</span><span class="preprocessor">                     \</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="preprocessor">    0,               </span><span class="comment">/* Use current configured reference clock for configuring baud rate. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="preprocessor">    1000000,         </span><span class="comment">/* 1 Mbits/s. */</span><span class="preprocessor">                                                        \</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="preprocessor">    usartDatabits8,  </span><span class="comment">/* 8 data bits. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="preprocessor">    true,            </span><span class="comment">/* Master mode. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="preprocessor">    false,           </span><span class="comment">/* Send least significant bit first. */</span><span class="preprocessor">                                 \</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="preprocessor">    usartClockMode0, </span><span class="comment">/* Clock idle low, sample on rising edge. */</span><span class="preprocessor">                            \</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="preprocessor">    false,           </span><span class="comment">/* No AUTOCS mode. */</span><span class="preprocessor">                                                   \</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="preprocessor">    false,           </span><span class="comment">/* No CS invert. */</span><span class="preprocessor">                                                     \</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="preprocessor">  }</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="preprocessor">#elif defined(_SILICON_LABS_32B_SERIES_0)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment">/* Default USART Sync configuration for series 0 devices. */</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="preprocessor">#define USART_INITSYNC_DEFAULT                                                               \</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="preprocessor">  {                                                                                          \</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="preprocessor">    usartEnable,     </span><span class="comment">/* Enable RX/TX when initialization is complete. */</span><span class="preprocessor">                     \</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="preprocessor">    0,               </span><span class="comment">/* Use current configured reference clock for configuring baud rate. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="preprocessor">    1000000,         </span><span class="comment">/* 1 Mbits/s. */</span><span class="preprocessor">                                                        \</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="preprocessor">    usartDatabits8,  </span><span class="comment">/* 8 data bits. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="preprocessor">    true,            </span><span class="comment">/* Master mode. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="preprocessor">    false,           </span><span class="comment">/* Send least significant bit first. */</span><span class="preprocessor">                                 \</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="preprocessor">    usartClockMode0, </span><span class="comment">/* Clock idle low, sample on rising edge. */</span><span class="preprocessor">                            \</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="preprocessor">    false,           </span><span class="comment">/* Not USART PRS input mode. */</span><span class="preprocessor">                                         \</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="preprocessor">    0,               </span><span class="comment">/* PRS channel 0. */</span><span class="preprocessor">                                                    \</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="preprocessor">    false,           </span><span class="comment">/* No AUTOTX mode. */</span><span class="preprocessor">                                                   \</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="preprocessor">    false,           </span><span class="comment">/* No AUTOCS mode. */</span><span class="preprocessor">                                                   \</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="preprocessor">    false,           </span><span class="comment">/* No CS invert. */</span><span class="preprocessor">                                                     \</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="preprocessor">  }</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="preprocessor">#elif (_SILICON_LABS_32B_SERIES &gt; 0)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment">/* Default USART Sync configuration for series 2 devices */</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="preprocessor">#define USART_INITSYNC_DEFAULT                                                               \</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="preprocessor">  {                                                                                          \</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="preprocessor">    usartEnable,     </span><span class="comment">/* Enable RX/TX when initialization is complete. */</span><span class="preprocessor">                     \</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="preprocessor">    0,               </span><span class="comment">/* Use current configured reference clock for configuring baud rate. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="preprocessor">    1000000,         </span><span class="comment">/* 1 Mbits/s. */</span><span class="preprocessor">                                                        \</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="preprocessor">    usartDatabits8,  </span><span class="comment">/* 8 databits. */</span><span class="preprocessor">                                                       \</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="preprocessor">    true,            </span><span class="comment">/* Master mode. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="preprocessor">    false,           </span><span class="comment">/* Send least significant bit first. */</span><span class="preprocessor">                                 \</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="preprocessor">    usartClockMode0, </span><span class="comment">/* Clock idle low, sample on rising edge. */</span><span class="preprocessor">                            \</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="preprocessor">    false,           </span><span class="comment">/* Not USART PRS input mode. */</span><span class="preprocessor">                                         \</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="preprocessor">    0,               </span><span class="comment">/* PRS channel 0. */</span><span class="preprocessor">                                                    \</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="preprocessor">    false,           </span><span class="comment">/* No AUTOTX mode. */</span><span class="preprocessor">                                                   \</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="preprocessor">    false,           </span><span class="comment">/* No AUTOCS mode. */</span><span class="preprocessor">                                                   \</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="preprocessor">    false,           </span><span class="comment">/* No CS invert. */</span><span class="preprocessor">                                                     \</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="preprocessor">    0,               </span><span class="comment">/* Auto CS Hold cycles. */</span><span class="preprocessor">                                              \</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="preprocessor">    0                </span><span class="comment">/* Auto CS Setup cycles. */</span><span class="preprocessor">                                             \</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="preprocessor">  }</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span> </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>  USART_InitAsync_TypeDef  async;</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>  <span class="keywordtype">bool</span>                     irRxInv;</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span> </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>  <span class="keywordtype">bool</span>                     irFilt;</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span> </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>  USART_IrDAPw_Typedef     irPw;</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span> </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="preprocessor">#if defined(USART_IRCTRL_IRPRSEN)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>  <span class="keywordtype">bool</span>                     irPrsEn;</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span> </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>  USART_PRS_Channel_t      irPrsSel;</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>} USART_InitIrDA_TypeDef;</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span> </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="preprocessor">#if defined(_EFM32_GECKO_FAMILY)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment">/* Default USART IrDA struct for the EFM32G device */</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="preprocessor">#define USART_INITIRDA_DEFAULT                                                                       \</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="preprocessor">  {                                                                                                  \</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="preprocessor">    {                                                                                                \</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="preprocessor">      usartEnable,           </span><span class="comment">/* Enable RX/TX when initialization is complete. */</span><span class="preprocessor">                     \</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="preprocessor">      0,                     </span><span class="comment">/* Use current configured reference clock for configuring baud rate. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="preprocessor">      115200,                </span><span class="comment">/* 115200 bits/s. */</span><span class="preprocessor">                                                    \</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="preprocessor">      usartOVS16,            </span><span class="comment">/* 16x oversampling. */</span><span class="preprocessor">                                                 \</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="preprocessor">      usartDatabits8,        </span><span class="comment">/* 8 data bits. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="preprocessor">      usartEvenParity,       </span><span class="comment">/* Even parity. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="preprocessor">      usartStopbits1,        </span><span class="comment">/* 1 stop bit. */</span><span class="preprocessor">                                                       \</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="preprocessor">      false,                 </span><span class="comment">/* Auto CS functionality enable/disable switch */</span><span class="preprocessor">                       \</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="preprocessor">      false,                 </span><span class="comment">/* No CS invert. */</span><span class="preprocessor">                                                     \</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="preprocessor">    },                                                                                               \</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="preprocessor">    false,            </span><span class="comment">/* Rx invert disabled. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="preprocessor">    false,            </span><span class="comment">/* Filtering disabled. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="preprocessor">    usartIrDAPwTHREE, </span><span class="comment">/* Pulse width is set to ONE. */</span><span class="preprocessor">                                               \</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="preprocessor">    false,            </span><span class="comment">/* Routing to PRS is disabled. */</span><span class="preprocessor">                                              \</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="preprocessor">    0                 </span><span class="comment">/* PRS channel 0. */</span><span class="preprocessor">                                                           \</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="preprocessor">  }</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="preprocessor">#elif defined(_SILICON_LABS_32B_SERIES_0)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment">/* Default USART IrDA struct for Series 0 devices */</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="preprocessor">#define USART_INITIRDA_DEFAULT                                                                       \</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="preprocessor">  {                                                                                                  \</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="preprocessor">    {                                                                                                \</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="preprocessor">      usartEnable,           </span><span class="comment">/* Enable RX/TX when initialization is complete. */</span><span class="preprocessor">                     \</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="preprocessor">      0,                     </span><span class="comment">/* Use current configured reference clock for configuring baud rate. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="preprocessor">      115200,                </span><span class="comment">/* 115200 bits/s. */</span><span class="preprocessor">                                                    \</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="preprocessor">      usartOVS16,            </span><span class="comment">/* 16x oversampling. */</span><span class="preprocessor">                                                 \</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="preprocessor">      usartDatabits8,        </span><span class="comment">/* 8 data bits. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="preprocessor">      usartEvenParity,       </span><span class="comment">/* Even parity. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="preprocessor">      usartStopbits1,        </span><span class="comment">/* 1 stop bit. */</span><span class="preprocessor">                                                       \</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="preprocessor">      false,                 </span><span class="comment">/* Do not disable majority vote. */</span><span class="preprocessor">                                     \</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="preprocessor">      false,                 </span><span class="comment">/* Not USART PRS input mode. */</span><span class="preprocessor">                                         \</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="preprocessor">      0,                     </span><span class="comment">/* PRS channel 0. */</span><span class="preprocessor">                                                    \</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="preprocessor">      false,                 </span><span class="comment">/* Auto CS functionality enable/disable switch */</span><span class="preprocessor">                       \</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="preprocessor">      false,                 </span><span class="comment">/* No CS invert. */</span><span class="preprocessor">                                                     \</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="preprocessor">    },                                                                                               \</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="preprocessor">    false,            </span><span class="comment">/* Rx invert disabled. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="preprocessor">    false,            </span><span class="comment">/* Filtering disabled. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="preprocessor">    usartIrDAPwTHREE, </span><span class="comment">/* Pulse width is set to ONE. */</span><span class="preprocessor">                                               \</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="preprocessor">    false,            </span><span class="comment">/* Routing to PRS is disabled. */</span><span class="preprocessor">                                              \</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="preprocessor">    0                 </span><span class="comment">/* PRS channel 0. */</span><span class="preprocessor">                                                           \</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="preprocessor">  }</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="preprocessor">#elif (_SILICON_LABS_32B_SERIES &gt; 0)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment">/* Default USART IrDA struct for Series 1 and Series 2 devices */</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="preprocessor">#if defined(USART_IRCTRL_IRPRSEN)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="preprocessor">#define USART_INITIRDA_DEFAULT                                                                       \</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="preprocessor">  {                                                                                                  \</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="preprocessor">    {                                                                                                \</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="preprocessor">      usartEnable,           </span><span class="comment">/* Enable RX/TX when initialization is complete. */</span><span class="preprocessor">                     \</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="preprocessor">      0,                     </span><span class="comment">/* Use current configured reference clock for configuring baud rate. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="preprocessor">      115200,                </span><span class="comment">/* 115200 bits/s. */</span><span class="preprocessor">                                                    \</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="preprocessor">      usartOVS16,            </span><span class="comment">/* 16x oversampling. */</span><span class="preprocessor">                                                 \</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="preprocessor">      usartDatabits8,        </span><span class="comment">/* 8 data bits. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="preprocessor">      usartEvenParity,       </span><span class="comment">/* Even parity. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="preprocessor">      usartStopbits1,        </span><span class="comment">/* 1 stop bit. */</span><span class="preprocessor">                                                       \</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="preprocessor">      false,                 </span><span class="comment">/* Do not disable majority vote. */</span><span class="preprocessor">                                     \</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="preprocessor">      false,                 </span><span class="comment">/* Not USART PRS input mode. */</span><span class="preprocessor">                                         \</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="preprocessor">      0,                     </span><span class="comment">/* PRS channel 0. */</span><span class="preprocessor">                                                    \</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="preprocessor">      false,                 </span><span class="comment">/* Auto CS functionality enable/disable switch */</span><span class="preprocessor">                       \</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="preprocessor">      false,                 </span><span class="comment">/* No CS invert. */</span><span class="preprocessor">                                                     \</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="preprocessor">      0,                     </span><span class="comment">/* Auto CS Hold cycles */</span><span class="preprocessor">                                               \</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="preprocessor">      0,                     </span><span class="comment">/* Auto CS Setup cycles */</span><span class="preprocessor">                                              \</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="preprocessor">      usartHwFlowControlNone </span><span class="comment">/* No HW flow control */</span><span class="preprocessor">                                                \</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="preprocessor">    },                                                                                               \</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="preprocessor">    false,            </span><span class="comment">/* Rx invert disabled. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="preprocessor">    false,            </span><span class="comment">/* Filtering disabled. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="preprocessor">    usartIrDAPwTHREE, </span><span class="comment">/* Pulse width is set to ONE. */</span><span class="preprocessor">                                               \</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="preprocessor">    false,            </span><span class="comment">/* Routing to PRS is disabled. */</span><span class="preprocessor">                                              \</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="preprocessor">    0                 </span><span class="comment">/* PRS channel 0. */</span><span class="preprocessor">                                                           \</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="preprocessor">  }</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="preprocessor">#define USART_INITIRDA_DEFAULT                                                                       \</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="preprocessor">  {                                                                                                  \</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="preprocessor">    {                                                                                                \</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="preprocessor">      usartEnable,           </span><span class="comment">/* Enable RX/TX when initialization is complete. */</span><span class="preprocessor">                     \</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="preprocessor">      0,                     </span><span class="comment">/* Use current configured reference clock for configuring baud rate. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="preprocessor">      115200,                </span><span class="comment">/* 115200 bits/s. */</span><span class="preprocessor">                                                    \</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="preprocessor">      usartOVS16,            </span><span class="comment">/* 16x oversampling. */</span><span class="preprocessor">                                                 \</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="preprocessor">      usartDatabits8,        </span><span class="comment">/* 8 data bits. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="preprocessor">      usartEvenParity,       </span><span class="comment">/* Even parity. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="preprocessor">      usartStopbits1,        </span><span class="comment">/* 1 stop bit. */</span><span class="preprocessor">                                                       \</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="preprocessor">      false,                 </span><span class="comment">/* Do not disable majority vote. */</span><span class="preprocessor">                                     \</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="preprocessor">      false,                 </span><span class="comment">/* Not USART PRS input mode. */</span><span class="preprocessor">                                         \</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="preprocessor">      0,                     </span><span class="comment">/* PRS channel 0. */</span><span class="preprocessor">                                                    \</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="preprocessor">      false,                 </span><span class="comment">/* Auto CS functionality enable/disable switch */</span><span class="preprocessor">                       \</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="preprocessor">      false,                 </span><span class="comment">/* No CS invert. */</span><span class="preprocessor">                                                     \</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="preprocessor">      0,                     </span><span class="comment">/* Auto CS Hold cycles */</span><span class="preprocessor">                                               \</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="preprocessor">      0,                     </span><span class="comment">/* Auto CS Setup cycles */</span><span class="preprocessor">                                              \</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="preprocessor">      usartHwFlowControlNone </span><span class="comment">/* No HW flow control */</span><span class="preprocessor">                                                \</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="preprocessor">    },                                                                                               \</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="preprocessor">    false,            </span><span class="comment">/* Rx invert disabled. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="preprocessor">    false,            </span><span class="comment">/* Filtering disabled. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="preprocessor">    usartIrDAPwTHREE  </span><span class="comment">/* Pulse width is set to ONE. */</span><span class="preprocessor">                                               \</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="preprocessor">  }</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span> </div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="preprocessor">#if defined(_USART_I2SCTRL_MASK)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>  USART_InitSync_TypeDef   sync;</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span> </div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>  USART_I2sFormat_TypeDef  format;</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span> </div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>  <span class="keywordtype">bool</span>                     delay;</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span> </div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>  <span class="keywordtype">bool</span>                     dmaSplit;</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span> </div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>  USART_I2sJustify_TypeDef justify;</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span> </div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>  <span class="keywordtype">bool</span>                     mono;</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>} USART_InitI2s_TypeDef;</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span> </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="preprocessor">#if defined(_EFM32_GECKO_FAMILY)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment">/* Default USART Sync configuration for EFM32G devices. */</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="preprocessor">#define USART_INITI2S_DEFAULT                                                                  \</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="preprocessor">  {                                                                                            \</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="preprocessor">    {                                                                                          \</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="preprocessor">      usartEnable,     </span><span class="comment">/* Enable RX/TX when initialization is complete. */</span><span class="preprocessor">                     \</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="preprocessor">      0,               </span><span class="comment">/* Use current configured reference clock for configuring baud rate. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="preprocessor">      1000000,         </span><span class="comment">/* 1 Mbits/s. */</span><span class="preprocessor">                                                        \</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="preprocessor">      usartDatabits16, </span><span class="comment">/* 16 databits. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="preprocessor">      true,            </span><span class="comment">/* Master mode. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="preprocessor">      true,            </span><span class="comment">/* Most significant bit first. */</span><span class="preprocessor">                                       \</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="preprocessor">      usartClockMode0, </span><span class="comment">/* Clock idle low, sample on rising edge. */</span><span class="preprocessor">                            \</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="preprocessor">      false,           </span><span class="comment">/* No AUTOCS mode */</span><span class="preprocessor">                                                    \</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="preprocessor">      false,           </span><span class="comment">/* No CS invert. */</span><span class="preprocessor">                                                     \</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="preprocessor">    },                                                                                         \</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="preprocessor">    usartI2sFormatW16D16, </span><span class="comment">/* 16-bit word, 16-bit data */</span><span class="preprocessor">                                       \</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="preprocessor">    true,               </span><span class="comment">/* Delay on I2S data. */</span><span class="preprocessor">                                               \</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="preprocessor">    false,              </span><span class="comment">/* No DMA split. */</span><span class="preprocessor">                                                    \</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="preprocessor">    usartI2sJustifyLeft,</span><span class="comment">/* Data is left-justified within the frame */</span><span class="preprocessor">                          \</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="preprocessor">    false               </span><span class="comment">/* Stereo mode. */</span><span class="preprocessor">                                                     \</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="preprocessor">  }</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="preprocessor">#elif defined(_SILICON_LABS_32B_SERIES_0)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment">/* Default USART Sync configuration for series 0 devices. */</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="preprocessor">#define USART_INITI2S_DEFAULT                                                                  \</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="preprocessor">  {                                                                                            \</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="preprocessor">    {                                                                                          \</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="preprocessor">      usartEnable,     </span><span class="comment">/* Enable RX/TX when initialization is complete. */</span><span class="preprocessor">                     \</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="preprocessor">      0,               </span><span class="comment">/* Use current configured reference clock for configuring baud rate. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="preprocessor">      1000000,         </span><span class="comment">/* 1 Mbits/s. */</span><span class="preprocessor">                                                        \</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="preprocessor">      usartDatabits16, </span><span class="comment">/* 16 databits. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="preprocessor">      true,            </span><span class="comment">/* Master mode. */</span><span class="preprocessor">                                                      \</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="preprocessor">      true,            </span><span class="comment">/* Most significant bit first. */</span><span class="preprocessor">                                       \</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="preprocessor">      usartClockMode0, </span><span class="comment">/* Clock idle low, sample on rising edge. */</span><span class="preprocessor">                            \</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="preprocessor">      false,           </span><span class="comment">/* Not USART PRS input mode. */</span><span class="preprocessor">                                         \</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="preprocessor">      0,               </span><span class="comment">/* PRS channel 0. */</span><span class="preprocessor">                                                    \</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="preprocessor">      false,           </span><span class="comment">/* No AUTOTX mode. */</span><span class="preprocessor">                                                   \</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="preprocessor">      false,           </span><span class="comment">/* No AUTOCS mode */</span><span class="preprocessor">                                                    \</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="preprocessor">      false,           </span><span class="comment">/* No CS invert. */</span><span class="preprocessor">                                                     \</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="preprocessor">    },                                                                                         \</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="preprocessor">    usartI2sFormatW16D16, </span><span class="comment">/* 16-bit word, 16-bit data */</span><span class="preprocessor">                                       \</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="preprocessor">    true,               </span><span class="comment">/* Delay on I2S data. */</span><span class="preprocessor">                                               \</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="preprocessor">    false,              </span><span class="comment">/* No DMA split. */</span><span class="preprocessor">                                                    \</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="preprocessor">    usartI2sJustifyLeft,</span><span class="comment">/* Data is left-justified within the frame */</span><span class="preprocessor">                          \</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="preprocessor">    false               </span><span class="comment">/* Stereo mode. */</span><span class="preprocessor">                                                     \</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="preprocessor">  }</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="preprocessor">#elif (_SILICON_LABS_32B_SERIES &gt; 0)</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">/* Default USART Sync configuration for series 2 devices */</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="preprocessor">#define USART_INITI2S_DEFAULT                                                                  \</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="preprocessor">  {                                                                                            \</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="preprocessor">    {                                                                                          \</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="preprocessor">      usartEnableTx,    </span><span class="comment">/* Enable TX when init completed. */</span><span class="preprocessor">                                   \</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="preprocessor">      0,                </span><span class="comment">/* Use current configured reference clock for configuring baudrate. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="preprocessor">      1000000,          </span><span class="comment">/* Baudrate 1M bits/s. */</span><span class="preprocessor">                                              \</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="preprocessor">      usartDatabits16,  </span><span class="comment">/* 16 databits. */</span><span class="preprocessor">                                                     \</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="preprocessor">      true,             </span><span class="comment">/* Operate as I2S master. */</span><span class="preprocessor">                                           \</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="preprocessor">      true,             </span><span class="comment">/* Most significant bit first. */</span><span class="preprocessor">                                      \</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="preprocessor">      usartClockMode0,  </span><span class="comment">/* Clock idle low, sample on rising edge. */</span><span class="preprocessor">                           \</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="preprocessor">      false,            </span><span class="comment">/* Don&#39;t enable USARTRx via PRS. */</span><span class="preprocessor">                                    \</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="preprocessor">      usartPrsRxCh0,    </span><span class="comment">/* PRS channel selection (dummy). */</span><span class="preprocessor">                                   \</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="preprocessor">      false,            </span><span class="comment">/* Disable AUTOTX mode. */</span><span class="preprocessor">                                             \</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="preprocessor">      false,            </span><span class="comment">/* No AUTOCS mode */</span><span class="preprocessor">                                                   \</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="preprocessor">      false,            </span><span class="comment">/* No CS invert. */</span><span class="preprocessor">                                                    \</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="preprocessor">      0,                </span><span class="comment">/* Auto CS Hold cycles */</span><span class="preprocessor">                                              \</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="preprocessor">      0                 </span><span class="comment">/* Auto CS Setup cycles */</span><span class="preprocessor">                                             \</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="preprocessor">    },                                                                                         \</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="preprocessor">    usartI2sFormatW16D16, </span><span class="comment">/* 16-bit word, 16-bit data */</span><span class="preprocessor">                                       \</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="preprocessor">    true,               </span><span class="comment">/* Delay on I2S data. */</span><span class="preprocessor">                                               \</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="preprocessor">    false,              </span><span class="comment">/* No DMA split. */</span><span class="preprocessor">                                                    \</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="preprocessor">    usartI2sJustifyLeft,</span><span class="comment">/* Data is left-justified within the frame */</span><span class="preprocessor">                          \</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="preprocessor">    false               </span><span class="comment">/* Stereo mode. */</span><span class="preprocessor">                                                     \</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="preprocessor">  }</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span> </div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment"> *****************************   PROTOTYPES   **********************************</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span> </div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="keywordtype">void</span> USART_BaudrateAsyncSet(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart,</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>                            uint32_t refFreq,</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>                            uint32_t baudrate,</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>                            USART_OVS_TypeDef ovs);</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>uint32_t USART_BaudrateCalc(uint32_t refFreq,</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>                            uint32_t clkdiv,</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>                            <span class="keywordtype">bool</span> syncmode,</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>                            USART_OVS_TypeDef ovs);</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>uint32_t USART_BaudrateGet(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart);</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="keywordtype">void</span> USART_BaudrateSyncSet(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart,</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>                           uint32_t refFreq,</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>                           uint32_t baudrate);</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="keywordtype">void</span> USART_Enable(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart, USART_Enable_TypeDef enable);</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span> </div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="keywordtype">void</span> USART_InitAsync(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart, <span class="keyword">const</span> USART_InitAsync_TypeDef *init);</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="keywordtype">void</span> USART_InitSync(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart, <span class="keyword">const</span> USART_InitSync_TypeDef *init);</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="keywordtype">void</span> USARTn_InitIrDA(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart, <span class="keyword">const</span> USART_InitIrDA_TypeDef *init);</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span> </div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="preprocessor">#if defined(_USART_I2SCTRL_MASK)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="keywordtype">void</span> USART_InitI2s(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart, USART_InitI2s_TypeDef *init);</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="keywordtype">void</span> USART_InitPrsTrigger(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart, <span class="keyword">const</span> USART_PrsTriggerInit_TypeDef *init);</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span> </div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment">/***************************************************************************/</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>__STATIC_INLINE <span class="keywordtype">void</span> USART_IntClear(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart, uint32_t flags)</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>{</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="preprocessor">#if defined (USART_HAS_SET_CLEAR)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>  usart-&gt;IF_CLR = flags;</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>  usart-&gt;<a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#aa9e5a12bc6db49fd355faf08f44477da">IFC</a> = flags;</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>}</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span> </div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment">/***************************************************************************/</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>__STATIC_INLINE <span class="keywordtype">void</span> USART_IntDisable(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart, uint32_t flags)</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>{</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>  usart-&gt;<a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a38a85765a241ac4e8a6ae0a6a8884c33">IEN</a> &amp;= ~flags;</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>}</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span> </div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment">/***************************************************************************/</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>__STATIC_INLINE <span class="keywordtype">void</span> USART_IntEnable(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart, uint32_t flags)</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>{</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>  usart-&gt;<a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a38a85765a241ac4e8a6ae0a6a8884c33">IEN</a> |= flags;</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>}</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span> </div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment">/***************************************************************************/</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>__STATIC_INLINE uint32_t USART_IntGet(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart)</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>{</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>  <span class="keywordflow">return</span> usart-&gt;<a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a00fb7e7c2ff93d78131527bf9727146a">IF</a>;</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>}</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span> </div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment">/***************************************************************************/</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>__STATIC_INLINE uint32_t USART_IntGetEnabled(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart)</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>{</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>  uint32_t ien;</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span> </div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>  <span class="comment">/* Store USARTx-&gt;IEN in temporary variable in order to define explicit order</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment">   * of volatile accesses. */</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>  ien = usart-&gt;<a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a38a85765a241ac4e8a6ae0a6a8884c33">IEN</a>;</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span> </div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>  <span class="comment">/* Bitwise AND of pending and enabled interrupts. */</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>  <span class="keywordflow">return</span> usart-&gt;<a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a00fb7e7c2ff93d78131527bf9727146a">IF</a> &amp; ien;</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>}</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span> </div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment">/***************************************************************************/</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>__STATIC_INLINE <span class="keywordtype">void</span> USART_IntSet(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart, uint32_t flags)</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>{</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="preprocessor">#if defined (USART_HAS_SET_CLEAR)</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>  usart-&gt;IF_SET = flags;</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>  usart-&gt;<a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a55b228938f48c633a1309d7712f31b90">IFS</a> = flags;</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>}</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span> </div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment">/***************************************************************************/</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>__STATIC_INLINE uint32_t USART_StatusGet(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart)</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>{</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>  <span class="keywordflow">return</span> usart-&gt;<a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a3d2960f7268f1281ea934fe4b172a497">STATUS</a>;</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>}</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span> </div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="keywordtype">void</span> USART_Reset(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart);</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>uint8_t USART_Rx(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart);</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>uint16_t USART_RxDouble(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart);</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>uint32_t USART_RxDoubleExt(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart);</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>uint16_t USART_RxExt(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart);</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span> </div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment">/***************************************************************************/</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>__STATIC_INLINE uint8_t USART_RxDataGet(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart)</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>{</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>  <span class="keywordflow">return</span> (uint8_t)usart-&gt;<a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#acda22db910603f0be7a9297f1d5f428a">RXDATA</a>;</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>}</div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span> </div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment">/***************************************************************************/</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>__STATIC_INLINE uint16_t USART_RxDoubleGet(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart)</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>{</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>  <span class="keywordflow">return</span> (uint16_t)usart-&gt;<a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#ac3c3aa376dcd40cc4125a584481d6b16">RXDOUBLE</a>;</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>}</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span> </div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="comment">/***************************************************************************/</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>__STATIC_INLINE uint32_t USART_RxDoubleXGet(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart)</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>{</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>  <span class="keywordflow">return</span> usart-&gt;<a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a9561a3fad7f9bb60eb19a474eb2c9c1f">RXDOUBLEX</a>;</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>}</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span> </div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="comment">/***************************************************************************/</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>__STATIC_INLINE uint16_t USART_RxDataXGet(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart)</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>{</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>  <span class="keywordflow">return</span> (uint16_t)usart-&gt;<a class="code hl_variable" href="struct_u_s_a_r_t___type_def.html#a782341694111ed77056f81797afb647c">RXDATAX</a>;</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>}</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span> </div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>uint8_t USART_SpiTransfer(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart, uint8_t data);</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="keywordtype">void</span> USART_Tx(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart, uint8_t data);</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="keywordtype">void</span> USART_TxDouble(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart, uint16_t data);</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="keywordtype">void</span> USART_TxDoubleExt(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart, uint32_t data);</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="keywordtype">void</span> USART_TxExt(<a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *usart, uint16_t data);</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span> </div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>}</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span> </div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="preprocessor">#endif </span><span class="comment">/* defined(USART_COUNT) &amp;&amp; (USART_COUNT &gt; 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="preprocessor">#endif </span><span class="comment">/* EM_USART_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="aem__device_8h_html"><div class="ttname"><a href="em__device_8h.html">em_device.h</a></div><div class="ttdoc">CMSIS Cortex-M Peripheral Access Layer for Silicon Laboratories microcontroller devices.</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_ga0d4d09907b5560c314723812f3a8c884"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga0d4d09907b5560c314723812f3a8c884">USART_I2SCTRL_FORMAT_W16D8</a></div><div class="ttdeci">#define USART_I2SCTRL_FORMAT_W16D8</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:1152</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_ga1ab204371f2cd28437685022f49f96f0"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga1ab204371f2cd28437685022f49f96f0">USART_CMD_TXEN</a></div><div class="ttdeci">#define USART_CMD_TXEN</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:355</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_ga1da1042bb9a8716da5642ce1a4db13d7"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga1da1042bb9a8716da5642ce1a4db13d7">USART_CTRL_OVS_X16</a></div><div class="ttdeci">#define USART_CTRL_OVS_X16</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:114</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_ga1edd4d6cc1eef0a4b82b277dda4cc978"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga1edd4d6cc1eef0a4b82b277dda4cc978">USART_I2SCTRL_JUSTIFY_RIGHT</a></div><div class="ttdeci">#define USART_I2SCTRL_JUSTIFY_RIGHT</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:1123</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_ga290db49e640039e9652be17cc54934d5"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga290db49e640039e9652be17cc54934d5">USART_CTRL_OVS_X6</a></div><div class="ttdeci">#define USART_CTRL_OVS_X6</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:116</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_ga3b1da2ae09eb7ede85e73bac9aa97b33"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga3b1da2ae09eb7ede85e73bac9aa97b33">USART_CTRL_OVS_X4</a></div><div class="ttdeci">#define USART_CTRL_OVS_X4</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:117</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_ga3f38f7c1f188ad0bc4571e36343eb867"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga3f38f7c1f188ad0bc4571e36343eb867">USART_FRAME_DATABITS_THIRTEEN</a></div><div class="ttdeci">#define USART_FRAME_DATABITS_THIRTEEN</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:276</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_ga47bd0f8e9eea1127ff940b001332f5d0"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga47bd0f8e9eea1127ff940b001332f5d0">USART_FRAME_STOPBITS_HALF</a></div><div class="ttdeci">#define USART_FRAME_STOPBITS_HALF</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:297</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_ga47bee9fdd4cc027d6193a03d5e6ca617"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga47bee9fdd4cc027d6193a03d5e6ca617">USART_FRAME_DATABITS_TEN</a></div><div class="ttdeci">#define USART_FRAME_DATABITS_TEN</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:273</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_ga4bb50c3ebbaff06ca0c2d37741e638df"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga4bb50c3ebbaff06ca0c2d37741e638df">USART_I2SCTRL_FORMAT_W32D24M</a></div><div class="ttdeci">#define USART_I2SCTRL_FORMAT_W32D24M</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:1147</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_ga4de444ae5aa13a6dc3d214c0c04b7cb8"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga4de444ae5aa13a6dc3d214c0c04b7cb8">USART_FRAME_DATABITS_NINE</a></div><div class="ttdeci">#define USART_FRAME_DATABITS_NINE</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:272</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_ga50cc4f866adb1fb8e920d66f880d9cfc"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga50cc4f866adb1fb8e920d66f880d9cfc">USART_I2SCTRL_JUSTIFY_LEFT</a></div><div class="ttdeci">#define USART_I2SCTRL_JUSTIFY_LEFT</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:1122</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_ga5f5f87c3bfc44092e2e3570b1867e096"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga5f5f87c3bfc44092e2e3570b1867e096">USART_CTRL_CLKPHA_SAMPLELEADING</a></div><div class="ttdeci">#define USART_CTRL_CLKPHA_SAMPLELEADING</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:134</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_ga6b3f641815f976af11e6ecedbec525d0"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga6b3f641815f976af11e6ecedbec525d0">USART_FRAME_DATABITS_SEVEN</a></div><div class="ttdeci">#define USART_FRAME_DATABITS_SEVEN</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:269</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_ga6ee353f53dab4f37a466de24b4f8d64a"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga6ee353f53dab4f37a466de24b4f8d64a">USART_CTRL_OVS_X8</a></div><div class="ttdeci">#define USART_CTRL_OVS_X8</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:115</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_ga723d5437539c44c4a2e44ea0bf047227"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga723d5437539c44c4a2e44ea0bf047227">USART_FRAME_DATABITS_ELEVEN</a></div><div class="ttdeci">#define USART_FRAME_DATABITS_ELEVEN</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:274</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_ga74049f39026cf20f047ffe6f588c3357"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga74049f39026cf20f047ffe6f588c3357">USART_CTRL_CLKPOL_IDLEHIGH</a></div><div class="ttdeci">#define USART_CTRL_CLKPOL_IDLEHIGH</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:126</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_ga76046b141ad3bc9f6003abd29c66894b"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga76046b141ad3bc9f6003abd29c66894b">USART_I2SCTRL_FORMAT_W16D16</a></div><div class="ttdeci">#define USART_I2SCTRL_FORMAT_W16D16</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:1151</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_ga7a80fffa09099e8c6446b349d8fe746c"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga7a80fffa09099e8c6446b349d8fe746c">USART_IRCTRL_IRPW_TWO</a></div><div class="ttdeci">#define USART_IRCTRL_IRPW_TWO</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:991</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_ga8067fcaab3c7ad9e54a3a2e879a6b07b"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga8067fcaab3c7ad9e54a3a2e879a6b07b">USART_FRAME_DATABITS_TWELVE</a></div><div class="ttdeci">#define USART_FRAME_DATABITS_TWELVE</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:275</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_ga8400eee8132d386036a0b7acfb8b5838"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga8400eee8132d386036a0b7acfb8b5838">USART_FRAME_DATABITS_SIX</a></div><div class="ttdeci">#define USART_FRAME_DATABITS_SIX</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:268</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_ga8a2f76be0049e8d0b215966e8f870e42"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga8a2f76be0049e8d0b215966e8f870e42">USART_FRAME_DATABITS_FOUR</a></div><div class="ttdeci">#define USART_FRAME_DATABITS_FOUR</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:266</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_ga8c3b22f57b7fcb45dbc5306f3eddbc5c"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga8c3b22f57b7fcb45dbc5306f3eddbc5c">USART_CTRL_CLKPOL_IDLELOW</a></div><div class="ttdeci">#define USART_CTRL_CLKPOL_IDLELOW</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:125</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_ga9526f67e8fac669b6e3d4822daca8337"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga9526f67e8fac669b6e3d4822daca8337">USART_FRAME_STOPBITS_ONEANDAHALF</a></div><div class="ttdeci">#define USART_FRAME_STOPBITS_ONEANDAHALF</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:300</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_ga9d752707a69e2a4752897c5163172e13"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#ga9d752707a69e2a4752897c5163172e13">USART_FRAME_PARITY_EVEN</a></div><div class="ttdeci">#define USART_FRAME_PARITY_EVEN</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:288</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_gab19588e23cbd91fa7ba75c4efb45442c"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gab19588e23cbd91fa7ba75c4efb45442c">USART_CTRL_CLKPHA_SAMPLETRAILING</a></div><div class="ttdeci">#define USART_CTRL_CLKPHA_SAMPLETRAILING</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:135</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_gab4212f55287bc3a714780cc324f3b093"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gab4212f55287bc3a714780cc324f3b093">USART_FRAME_PARITY_ODD</a></div><div class="ttdeci">#define USART_FRAME_PARITY_ODD</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:289</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_gab86c7791caf4af48fddb2761f8c06ab2"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gab86c7791caf4af48fddb2761f8c06ab2">USART_I2SCTRL_FORMAT_W32D16</a></div><div class="ttdeci">#define USART_I2SCTRL_FORMAT_W32D16</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:1149</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_gabc91dd964af50cd4b96e2d75c5e241af"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gabc91dd964af50cd4b96e2d75c5e241af">USART_FRAME_DATABITS_FIFTEEN</a></div><div class="ttdeci">#define USART_FRAME_DATABITS_FIFTEEN</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:278</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_gac0fdc66ae6116f203044da1c94c68426"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gac0fdc66ae6116f203044da1c94c68426">USART_FRAME_DATABITS_SIXTEEN</a></div><div class="ttdeci">#define USART_FRAME_DATABITS_SIXTEEN</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:279</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_gac5f851054e60c51dbe333801c378283c"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gac5f851054e60c51dbe333801c378283c">USART_FRAME_PARITY_NONE</a></div><div class="ttdeci">#define USART_FRAME_PARITY_NONE</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:287</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_gad0c768bf1b78f180d2b9f9443e1276e9"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gad0c768bf1b78f180d2b9f9443e1276e9">USART_CMD_RXEN</a></div><div class="ttdeci">#define USART_CMD_RXEN</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:345</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_gad0fbd0f158a5c7e256856e3f32058757"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gad0fbd0f158a5c7e256856e3f32058757">USART_I2SCTRL_FORMAT_W32D32</a></div><div class="ttdeci">#define USART_I2SCTRL_FORMAT_W32D32</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:1146</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_gad43489f6b38e13af267e1325f470388d"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gad43489f6b38e13af267e1325f470388d">USART_FRAME_DATABITS_FOURTEEN</a></div><div class="ttdeci">#define USART_FRAME_DATABITS_FOURTEEN</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:277</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_gadc6aa4e5737a18aa19166652b8a55d79"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gadc6aa4e5737a18aa19166652b8a55d79">USART_IRCTRL_IRPW_THREE</a></div><div class="ttdeci">#define USART_IRCTRL_IRPW_THREE</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:992</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_gadf6bdf56529be2a017ec2f0051c61d03"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gadf6bdf56529be2a017ec2f0051c61d03">USART_IRCTRL_IRPW_FOUR</a></div><div class="ttdeci">#define USART_IRCTRL_IRPW_FOUR</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:993</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_gae751354dfccf54ef20f2c4e771ce292b"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gae751354dfccf54ef20f2c4e771ce292b">USART_IRCTRL_IRPW_ONE</a></div><div class="ttdeci">#define USART_IRCTRL_IRPW_ONE</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:990</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_gaeb941d3dcd824adc4575e9036b4c5627"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gaeb941d3dcd824adc4575e9036b4c5627">USART_FRAME_DATABITS_FIVE</a></div><div class="ttdeci">#define USART_FRAME_DATABITS_FIVE</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:267</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_gaf065a0fb9da6d5f8ffdb41ce0416fc0d"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gaf065a0fb9da6d5f8ffdb41ce0416fc0d">USART_I2SCTRL_FORMAT_W32D24</a></div><div class="ttdeci">#define USART_I2SCTRL_FORMAT_W32D24</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:1148</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_gaf2d3b28b0c9e77d54eb1402c2c85bacd"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gaf2d3b28b0c9e77d54eb1402c2c85bacd">USART_FRAME_STOPBITS_ONE</a></div><div class="ttdeci">#define USART_FRAME_STOPBITS_ONE</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:299</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_gaf3a8f40a4a05713d847e28b3e77d99f3"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gaf3a8f40a4a05713d847e28b3e77d99f3">USART_I2SCTRL_FORMAT_W8D8</a></div><div class="ttdeci">#define USART_I2SCTRL_FORMAT_W8D8</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:1153</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_gaf3e423090946e75ebca8d50d020fc17a"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gaf3e423090946e75ebca8d50d020fc17a">USART_I2SCTRL_FORMAT_W32D8</a></div><div class="ttdeci">#define USART_I2SCTRL_FORMAT_W32D8</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:1150</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_gaf8bf3e14cdf3f0a0e76c11102b8443e6"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gaf8bf3e14cdf3f0a0e76c11102b8443e6">USART_FRAME_STOPBITS_TWO</a></div><div class="ttdeci">#define USART_FRAME_STOPBITS_TWO</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:301</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g___u_s_a_r_t___bit_fields_html_gafd9fe80f753af0acb878cc786a786cb8"><div class="ttname"><a href="group___e_f_m32_g_g___u_s_a_r_t___bit_fields.html#gafd9fe80f753af0acb878cc786a786cb8">USART_FRAME_DATABITS_EIGHT</a></div><div class="ttdeci">#define USART_FRAME_DATABITS_EIGHT</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:271</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:46</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a00fb7e7c2ff93d78131527bf9727146a"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a00fb7e7c2ff93d78131527bf9727146a">USART_TypeDef::IF</a></div><div class="ttdeci">__IM uint32_t IF</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:63</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a38a85765a241ac4e8a6ae0a6a8884c33"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a38a85765a241ac4e8a6ae0a6a8884c33">USART_TypeDef::IEN</a></div><div class="ttdeci">__IOM uint32_t IEN</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:66</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a3d2960f7268f1281ea934fe4b172a497"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a3d2960f7268f1281ea934fe4b172a497">USART_TypeDef::STATUS</a></div><div class="ttdeci">__IM uint32_t STATUS</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:51</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a55b228938f48c633a1309d7712f31b90"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a55b228938f48c633a1309d7712f31b90">USART_TypeDef::IFS</a></div><div class="ttdeci">__IOM uint32_t IFS</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:64</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a782341694111ed77056f81797afb647c"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a782341694111ed77056f81797afb647c">USART_TypeDef::RXDATAX</a></div><div class="ttdeci">__IM uint32_t RXDATAX</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:53</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a9561a3fad7f9bb60eb19a474eb2c9c1f"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a9561a3fad7f9bb60eb19a474eb2c9c1f">USART_TypeDef::RXDOUBLEX</a></div><div class="ttdeci">__IM uint32_t RXDOUBLEX</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:55</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_aa9e5a12bc6db49fd355faf08f44477da"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#aa9e5a12bc6db49fd355faf08f44477da">USART_TypeDef::IFC</a></div><div class="ttdeci">__IOM uint32_t IFC</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:65</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_ac3c3aa376dcd40cc4125a584481d6b16"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#ac3c3aa376dcd40cc4125a584481d6b16">USART_TypeDef::RXDOUBLE</a></div><div class="ttdeci">__IM uint32_t RXDOUBLE</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:56</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_acda22db910603f0be7a9297f1d5f428a"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#acda22db910603f0be7a9297f1d5f428a">USART_TypeDef::RXDATA</a></div><div class="ttdeci">__IM uint32_t RXDATA</div><div class="ttdef"><b>Definition</b> efm32gg_usart.h:54</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
