#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue May 28 11:38:50 2019
# Process ID: 6070
# Current directory: /home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.runs/synth_4
# Command line: vivado -log base_zynq_design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_zynq_design_wrapper.tcl
# Log file: /home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.runs/synth_4/base_zynq_design_wrapper.vds
# Journal file: /home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.runs/synth_4/vivado.jou
#-----------------------------------------------------------
source base_zynq_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gderiu/pulp/ip_repo/ulp_soc_controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gderiu/pulp/twindma_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gderiu/pulp/ip_repo/ulpsoc_wrap_3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gderiu/pulp/ip_repo/ulpsoc_wrap_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gderiu/pulp/ip_repo/ulpsoc_wrap_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eda/Xilinx/Vivado/2017.1/data/ip'.
Command: synth_design -top base_zynq_design_wrapper -part xc7z045ffg900-2 -directive AreaOptimized_high -control_set_opt_threshold 1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -513 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6107 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1261.051 ; gain = 87.992 ; free physical = 56457 ; free virtual = 194398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'base_zynq_design_wrapper' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design_wrapper.vhd:41]
INFO: [Synth 8-3491] module 'base_zynq_design' declared at '/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:2061' bound to instance 'base_zynq_design_i' of component 'base_zynq_design' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design_wrapper.vhd:69]
INFO: [Synth 8-638] synthesizing module 'base_zynq_design' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:2092]
INFO: [Synth 8-3491] module 'base_zynq_design_axi_dwidth_converter_0_0' declared at '/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_dwidth_converter_0_0/synth/base_zynq_design_axi_dwidth_converter_0_0.v:58' bound to instance 'axi_dwidth_converter_0' of component 'base_zynq_design_axi_dwidth_converter_0_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:3902]
INFO: [Synth 8-638] synthesizing module 'base_zynq_design_axi_dwidth_converter_0_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_dwidth_converter_0_0/synth/base_zynq_design_axi_dwidth_converter_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_top' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_axi_protocol_converter' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_axi3_conv' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b_downsizer' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b_downsizer' (1#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_a_axi3_conv' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_fifo' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_fifo_gen' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_fifo_gen' (20#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_fifo' (21#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_a_axi3_conv' (22#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_w_axi3_conv' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_w_axi3_conv' (23#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_fifo__parameterized0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_fifo_gen__parameterized0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_fifo_gen__parameterized0' (23#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_fifo__parameterized0' (23#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element NO_B_CHANNEL.cmd_b_depth_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:853]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
WARNING: [Synth 8-6014] Unused sequential element cmd_length_i_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:496]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:637]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized0' (23#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_r_axi3_conv' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_r_axi3_conv' (24#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_axi3_conv' (25#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_axi_protocol_converter' (26#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_axi_downsizer' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_b_downsizer' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1251]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_b_downsizer' (27#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1251]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_a_downsizer' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 40'b0000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_fifo__parameterized1' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_fifo_gen__parameterized1' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_fifo_gen__parameterized1' (27#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_fifo__parameterized1' (27#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_fifo__parameterized2' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 26 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_fifo_gen__parameterized2' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 26 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_fifo_gen__parameterized2' (27#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_fifo__parameterized2' (27#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-6014] Unused sequential element cmd_size_i_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:864]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_a_downsizer' (28#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_w_downsizer' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2016]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_w_downsizer' (29#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2016]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_a_downsizer__parameterized0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 40'b0000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_b_repeat_i_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:785]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:976]
WARNING: [Synth 8-6014] Unused sequential element cmd_size_i_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:864]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_a_downsizer__parameterized0' (29#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_r_downsizer' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].S_AXI_RDATA_II_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].S_AXI_RDATA_I_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1929]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[1].S_AXI_RDATA_II_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[1].S_AXI_RDATA_I_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1929]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_r_downsizer' (30#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_axi_downsizer' (31#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_top' (32#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_design_axi_dwidth_converter_0_0' (33#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_dwidth_converter_0_0/synth/base_zynq_design_axi_dwidth_converter_0_0.v:58]
INFO: [Synth 8-3491] module 'base_zynq_design_axi_protocol_converter_0_0' declared at '/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_protocol_converter_0_0/synth/base_zynq_design_axi_protocol_converter_0_0.v:58' bound to instance 'axi_protocol_converter_0' of component 'base_zynq_design_axi_protocol_converter_0_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:3977]
INFO: [Synth 8-638] synthesizing module 'base_zynq_design_axi_protocol_converter_0_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_protocol_converter_0_0/synth/base_zynq_design_axi_protocol_converter_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b011 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_axi3_conv__parameterized0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b_downsizer__parameterized0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b_downsizer__parameterized0' (33#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized1' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_fifo__parameterized3' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_fifo_gen__parameterized3' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_fifo_gen__parameterized3' (33#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_fifo__parameterized3' (33#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized1' (33#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_w_axi3_conv__parameterized0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_w_axi3_conv__parameterized0' (33#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized2' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
WARNING: [Synth 8-6014] Unused sequential element NO_B_CHANNEL.cmd_b_depth_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:853]
WARNING: [Synth 8-6014] Unused sequential element cmd_length_i_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:496]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:637]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized2' (33#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_r_axi3_conv__parameterized0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_r_axi3_conv__parameterized0' (33#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_axi3_conv__parameterized0' (33#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0' (33#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_design_axi_protocol_converter_0_0' (34#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_protocol_converter_0_0/synth/base_zynq_design_axi_protocol_converter_0_0.v:58]
INFO: [Synth 8-3491] module 'base_zynq_design_axi_protocol_converter_1_0' declared at '/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_protocol_converter_1_0/synth/base_zynq_design_axi_protocol_converter_1_0.v:58' bound to instance 'axi_protocol_converter_1' of component 'base_zynq_design_axi_protocol_converter_1_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:4067]
INFO: [Synth 8-638] synthesizing module 'base_zynq_design_axi_protocol_converter_1_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_protocol_converter_1_0/synth/base_zynq_design_axi_protocol_converter_1_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized1' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b011 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_axi3_conv__parameterized1' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_b_downsizer__parameterized1' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_b_downsizer__parameterized1' (34#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized3' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_fifo__parameterized4' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 10 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_fifo_gen__parameterized4' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 10 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_fifo_gen__parameterized4' (34#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_fifo__parameterized4' (34#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized3' (34#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_w_axi3_conv__parameterized1' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_w_axi3_conv__parameterized1' (34#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized4' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
WARNING: [Synth 8-6014] Unused sequential element NO_B_CHANNEL.cmd_b_depth_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:853]
WARNING: [Synth 8-6014] Unused sequential element cmd_length_i_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:496]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:637]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized4' (34#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_r_axi3_conv__parameterized1' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_r_axi3_conv__parameterized1' (34#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_axi3_conv__parameterized1' (34#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized1' (34#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_design_axi_protocol_converter_1_0' (35#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_protocol_converter_1_0/synth/base_zynq_design_axi_protocol_converter_1_0.v:58]
INFO: [Synth 8-3491] module 'base_zynq_design_axi_protocol_converter_0_1' declared at '/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_protocol_converter_0_1/synth/base_zynq_design_axi_protocol_converter_0_1.v:58' bound to instance 'axi_protocol_converter_2' of component 'base_zynq_design_axi_protocol_converter_0_1' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:4159]
INFO: [Synth 8-638] synthesizing module 'base_zynq_design_axi_protocol_converter_0_1' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_protocol_converter_0_1/synth/base_zynq_design_axi_protocol_converter_0_1.v:58]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_design_axi_protocol_converter_0_1' (36#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_protocol_converter_0_1/synth/base_zynq_design_axi_protocol_converter_0_1.v:58]
INFO: [Synth 8-3491] module 'base_zynq_design_axi_protocol_converter_3_0' declared at '/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_protocol_converter_3_0/synth/base_zynq_design_axi_protocol_converter_3_0.v:58' bound to instance 'axi_protocol_converter_3' of component 'base_zynq_design_axi_protocol_converter_3_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:4249]
INFO: [Synth 8-638] synthesizing module 'base_zynq_design_axi_protocol_converter_3_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_protocol_converter_3_0/synth/base_zynq_design_axi_protocol_converter_3_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_design_axi_protocol_converter_3_0' (37#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_protocol_converter_3_0/synth/base_zynq_design_axi_protocol_converter_3_0.v:58]
INFO: [Synth 8-3491] module 'base_zynq_design_axi_protocol_converter_2_0' declared at '/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_protocol_converter_2_0/synth/base_zynq_design_axi_protocol_converter_2_0.v:58' bound to instance 'axi_protocol_converter_4' of component 'base_zynq_design_axi_protocol_converter_2_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:4339]
INFO: [Synth 8-638] synthesizing module 'base_zynq_design_axi_protocol_converter_2_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_protocol_converter_2_0/synth/base_zynq_design_axi_protocol_converter_2_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_design_axi_protocol_converter_2_0' (38#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_protocol_converter_2_0/synth/base_zynq_design_axi_protocol_converter_2_0.v:58]
INFO: [Synth 8-3491] module 'base_zynq_design_clk_wiz_1_0' declared at '/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_clk_wiz_1_0/base_zynq_design_clk_wiz_1_0.v:72' bound to instance 'clk_wiz_1' of component 'base_zynq_design_clk_wiz_1_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:4429]
INFO: [Synth 8-638] synthesizing module 'base_zynq_design_clk_wiz_1_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_clk_wiz_1_0/base_zynq_design_clk_wiz_1_0.v:72]
INFO: [Synth 8-638] synthesizing module 'base_zynq_design_clk_wiz_1_0_clk_wiz' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_clk_wiz_1_0/base_zynq_design_clk_wiz_1_0_clk_wiz.v:70]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/eda/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:14470]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (39#1) [/eda/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/eda/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20759]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 48.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 24.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (40#1) [/eda/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:20759]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/eda/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (41#1) [/eda/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_design_clk_wiz_1_0_clk_wiz' (42#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_clk_wiz_1_0/base_zynq_design_clk_wiz_1_0_clk_wiz.v:70]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_design_clk_wiz_1_0' (43#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_clk_wiz_1_0/base_zynq_design_clk_wiz_1_0.v:72]
INFO: [Synth 8-3491] module 'base_zynq_design_nuraghe_soc_1_0' declared at '/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_nuraghe_soc_1_0/synth/base_zynq_design_nuraghe_soc_1_0.v:56' bound to instance 'nuraghe_soc_1' of component 'base_zynq_design_nuraghe_soc_1_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:4438]
INFO: [Synth 8-638] synthesizing module 'base_zynq_design_nuraghe_soc_1_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_nuraghe_soc_1_0/synth/base_zynq_design_nuraghe_soc_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'ulpsoc' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/a6a4/ulpsoc_stub.v:15]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_design_nuraghe_soc_1_0' (44#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_nuraghe_soc_1_0/synth/base_zynq_design_nuraghe_soc_1_0.v:56]
INFO: [Synth 8-3491] module 'base_zynq_design_processing_system7_0_0' declared at '/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_processing_system7_0_0/synth/base_zynq_design_processing_system7_0_0.v:60' bound to instance 'processing_system7_0' of component 'base_zynq_design_processing_system7_0_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:4714]
INFO: [Synth 8-638] synthesizing module 'base_zynq_design_processing_system7_0_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_processing_system7_0_0/synth/base_zynq_design_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: ffg900 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/eda/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (45#1) [/eda/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/eda/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'PS7' (46#1) [/eda/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (47#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_processing_system7_0_0/synth/base_zynq_design_processing_system7_0_0.v:978]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_design_processing_system7_0_0' (48#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_processing_system7_0_0/synth/base_zynq_design_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'base_zynq_design_processing_system7_0_axi_periph_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:1305]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1R5MXF4' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:93]
INFO: [Synth 8-3491] module 'base_zynq_design_auto_ds_0' declared at '/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_auto_ds_0/synth/base_zynq_design_auto_ds_0.v:58' bound to instance 'auto_ds' of component 'base_zynq_design_auto_ds_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:315]
INFO: [Synth 8-638] synthesizing module 'base_zynq_design_auto_ds_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_auto_ds_0/synth/base_zynq_design_auto_ds_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_top__parameterized0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_axi_downsizer__parameterized0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_b_downsizer__parameterized0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1251]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_b_downsizer__parameterized0' (48#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1251]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_a_downsizer__parameterized1' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 40'b0000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-6014] Unused sequential element USE_B_CHANNEL.cmd_b_empty_i_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1132]
WARNING: [Synth 8-6014] Unused sequential element USE_B_CHANNEL.cmd_b_depth_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-6014] Unused sequential element cmd_size_i_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:864]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_a_downsizer__parameterized1' (48#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_a_downsizer__parameterized2' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 40'b0000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_b_repeat_i_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:785]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:976]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:968]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-6014] Unused sequential element cmd_size_i_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:864]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_a_downsizer__parameterized2' (48#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_r_downsizer__parameterized0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].S_AXI_RDATA_II_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].S_AXI_RDATA_I_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1929]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[1].S_AXI_RDATA_II_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[1].S_AXI_RDATA_I_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1929]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_r_downsizer__parameterized0' (48#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_axi_downsizer__parameterized0' (48#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_top__parameterized0' (48#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_design_auto_ds_0' (49#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_auto_ds_0/synth/base_zynq_design_auto_ds_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1R5MXF4' (50#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:93]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_19312F' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:474]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_19312F' (51#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:474]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1UTISAU' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:666]
INFO: [Synth 8-3491] module 'base_zynq_design_auto_pc_0' declared at '/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_auto_pc_0/synth/base_zynq_design_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'base_zynq_design_auto_pc_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:1018]
INFO: [Synth 8-638] synthesizing module 'base_zynq_design_auto_pc_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_auto_pc_0/synth/base_zynq_design_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized2' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized2' (51#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_design_auto_pc_0' (52#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_auto_pc_0/synth/base_zynq_design_auto_pc_0.v:58]
INFO: [Synth 8-3491] module 'base_zynq_design_auto_us_0' declared at '/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_auto_us_0/synth/base_zynq_design_auto_us_0.v:58' bound to instance 'auto_us' of component 'base_zynq_design_auto_us_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:1100]
INFO: [Synth 8-638] synthesizing module 'base_zynq_design_auto_us_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_auto_us_0/synth/base_zynq_design_auto_us_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_top__parameterized1' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_axi_upsizer' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_w_upsizer' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6616]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-6014] Unused sequential element WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6594]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_w_upsizer' (53#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_a_upsizer' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 0 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 12 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element index was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:931]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (54#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 30 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element index was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:931]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized0' (54#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
WARNING: [Synth 8-6014] Unused sequential element cmd_length_i_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4290]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_a_upsizer' (55#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_r_upsizer' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_r_upsizer' (56#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (57#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice' (58#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized0' (58#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized1' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized1' (58#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized2' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized2' (58#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (59#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice' (60#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_12_a_upsizer__parameterized0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_length_i_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4290]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_a_upsizer__parameterized0' (60#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice__parameterized0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (60#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized3' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized3' (60#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized4' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized4' (60#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized5' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized5' (60#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized6' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized6' (60#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (60#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice__parameterized0' (60#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_axi_upsizer' (61#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_12_top__parameterized1' (61#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_design_auto_us_0' (62#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_auto_us_0/synth/base_zynq_design_auto_us_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1UTISAU' (63#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:666]
INFO: [Synth 8-3491] module 'base_zynq_design_xbar_0' declared at '/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_xbar_0/synth/base_zynq_design_xbar_0.v:59' bound to instance 'xbar' of component 'base_zynq_design_xbar_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:1948]
INFO: [Synth 8-638] synthesizing module 'base_zynq_design_xbar_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_xbar_0/synth/base_zynq_design_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_axi_crossbar' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000001110000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_crossbar' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010111111111111111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_ISSUE_WIDTH bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_W_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter C_R_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000010 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000010 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_si_transactor' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_NUM_M_LOG bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 2 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 1'b0 
	Parameter C_HIGH_ID bound to: 1'b0 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010111111111111111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 2'b11 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 69 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_addr_decoder' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010111111111111111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (64#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (65#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010100000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (65#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_addr_decoder' (66#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/eda/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43823]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (67#1) [/eda/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl' (68#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo' (69#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 69 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (70#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4190]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4148]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_si_transactor' (71#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_NUM_M_LOG bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 2 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 1'b0 
	Parameter C_HIGH_ID bound to: 1'b0 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010111111111111111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 2'b11 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 5 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (71#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4190]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4148]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized0' (71#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_splitter' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_splitter' (72#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_wdata_router' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 2 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl__parameterized0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl__parameterized0' (72#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo' (73#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_wdata_router' (74#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized0' (74#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_wdata_mux' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_wdata_mux' (75#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice__parameterized1' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (75#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized7' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized7' (75#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized8' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized8' (75#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (75#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice__parameterized1' (75#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized1' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized1' (75#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_wdata_mux__parameterized0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_wdata_mux__parameterized0' (75#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_decerr_slave' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3631]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_decerr_slave' (76#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_addr_arbiter' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_MESG_WIDTH bound to: 64 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_addr_arbiter' (77#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_crossbar' (78#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_axi_crossbar' (79#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_design_xbar_0' (80#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_xbar_0/synth/base_zynq_design_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_design_processing_system7_0_axi_periph_0' (81#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:1305]
INFO: [Synth 8-3491] module 'base_zynq_design_rst_processing_system7_0_50M_0' declared at '/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_50M_0/synth/base_zynq_design_rst_processing_system7_0_50M_0.vhd:59' bound to instance 'rst_processing_system7_0_50M' of component 'base_zynq_design_rst_processing_system7_0_50M_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:5135]
INFO: [Synth 8-638] synthesizing module 'base_zynq_design_rst_processing_system7_0_50M_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_50M_0/synth/base_zynq_design_rst_processing_system7_0_50M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_50M_0/synth/base_zynq_design_rst_processing_system7_0_50M_0.vhd:119]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/eda/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43657' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/eda/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43657]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (82#1) [/eda/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (83#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element loop_and_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1075]
WARNING: [Synth 8-6014] Unused sequential element loop_nand_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1076]
WARNING: [Synth 8-6014] Unused sequential element aux_loop_and_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1108]
WARNING: [Synth 8-6014] Unused sequential element aux_loop_nand_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1109]
INFO: [Synth 8-256] done synthesizing module 'lpf' (84#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (85#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (86#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (87#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_design_rst_processing_system7_0_50M_0' (88#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_50M_0/synth/base_zynq_design_rst_processing_system7_0_50M_0.vhd:74]
INFO: [Synth 8-3491] module 'base_zynq_design_soc_AXI_ctrl_v1_0_0_0' declared at '/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_soc_AXI_ctrl_v1_0_0_0/synth/base_zynq_design_soc_AXI_ctrl_v1_0_0_0.v:56' bound to instance 'soc_AXI_ctrl_v1_0_0' of component 'base_zynq_design_soc_AXI_ctrl_v1_0_0_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:5148]
INFO: [Synth 8-638] synthesizing module 'base_zynq_design_soc_AXI_ctrl_v1_0_0_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_soc_AXI_ctrl_v1_0_0_0/synth/base_zynq_design_soc_AXI_ctrl_v1_0_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'soc_AXI_ctrl_v1_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/56b5/hdl/soc_AXI_ctrl_v1_0.v:4]
	Parameter C_S00_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S00_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_BUSER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'soc_AXI_ctrl_v1_0_S00_AXI' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/56b5/hdl/soc_AXI_ctrl_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/56b5/hdl/soc_AXI_ctrl_v1_0_S00_AXI.v:245]
WARNING: [Synth 8-6014] Unused sequential element axi_awlen_cntr_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/56b5/hdl/soc_AXI_ctrl_v1_0_S00_AXI.v:293]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/56b5/hdl/soc_AXI_ctrl_v1_0_S00_AXI.v:246]
WARNING: [Synth 8-6014] Unused sequential element from_pulp_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/56b5/hdl/soc_AXI_ctrl_v1_0_S00_AXI.v:620]
WARNING: [Synth 8-3848] Net axi_buser in module/entity soc_AXI_ctrl_v1_0_S00_AXI does not have driver. [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/56b5/hdl/soc_AXI_ctrl_v1_0_S00_AXI.v:178]
WARNING: [Synth 8-3848] Net axi_ruser in module/entity soc_AXI_ctrl_v1_0_S00_AXI does not have driver. [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/56b5/hdl/soc_AXI_ctrl_v1_0_S00_AXI.v:185]
INFO: [Synth 8-256] done synthesizing module 'soc_AXI_ctrl_v1_0_S00_AXI' (89#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/56b5/hdl/soc_AXI_ctrl_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'soc_AXI_ctrl_v1_0' (90#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/56b5/hdl/soc_AXI_ctrl_v1_0.v:4]
WARNING: [Synth 8-689] width (1) of port connection 's00_axi_awuser' does not match port width (2) of module 'soc_AXI_ctrl_v1_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_soc_AXI_ctrl_v1_0_0_0/synth/base_zynq_design_soc_AXI_ctrl_v1_0_0_0.v:235]
WARNING: [Synth 8-689] width (1) of port connection 's00_axi_wuser' does not match port width (2) of module 'soc_AXI_ctrl_v1_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_soc_AXI_ctrl_v1_0_0_0/synth/base_zynq_design_soc_AXI_ctrl_v1_0_0_0.v:241]
WARNING: [Synth 8-689] width (1) of port connection 's00_axi_buser' does not match port width (2) of module 'soc_AXI_ctrl_v1_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_soc_AXI_ctrl_v1_0_0_0/synth/base_zynq_design_soc_AXI_ctrl_v1_0_0_0.v:246]
WARNING: [Synth 8-689] width (1) of port connection 's00_axi_aruser' does not match port width (2) of module 'soc_AXI_ctrl_v1_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_soc_AXI_ctrl_v1_0_0_0/synth/base_zynq_design_soc_AXI_ctrl_v1_0_0_0.v:259]
WARNING: [Synth 8-689] width (1) of port connection 's00_axi_ruser' does not match port width (2) of module 'soc_AXI_ctrl_v1_0' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_soc_AXI_ctrl_v1_0_0_0/synth/base_zynq_design_soc_AXI_ctrl_v1_0_0_0.v:266]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_design_soc_AXI_ctrl_v1_0_0_0' (91#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_soc_AXI_ctrl_v1_0_0_0/synth/base_zynq_design_soc_AXI_ctrl_v1_0_0_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_design' (92#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design.vhd:2092]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_design_wrapper' (93#1) [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/hdl/base_zynq_design_wrapper.vhd:41]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_RUSER[-1]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_RUSER[0]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[5]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[4]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[3]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWLEN[7]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWLEN[6]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWLEN[5]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWLEN[4]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWLEN[3]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWLEN[2]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWLEN[1]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWLEN[0]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWSIZE[2]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWSIZE[1]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWSIZE[0]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWBURST[1]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWBURST[0]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWLOCK
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWCACHE[3]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWCACHE[2]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWCACHE[1]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWCACHE[0]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWQOS[3]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWQOS[2]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWQOS[1]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWQOS[0]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWREGION[3]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWREGION[2]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWREGION[1]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWREGION[0]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWUSER[-1]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_AWUSER[0]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_WUSER[-1]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_WUSER[0]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[5]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[4]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[3]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[0]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARSIZE[2]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARSIZE[1]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARSIZE[0]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARBURST[1]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARBURST[0]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARLOCK
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARCACHE[3]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARCACHE[2]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARCACHE[1]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARCACHE[0]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARQOS[3]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARQOS[2]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARQOS[1]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARQOS[0]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARREGION[3]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARREGION[2]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARREGION[1]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARREGION[0]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARUSER[-1]
WARNING: [Synth 8-3331] design soc_AXI_ctrl_v1_0_S00_AXI has unconnected port S_AXI_ARUSER[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized1 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized1 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_12_axic_register_slice__parameterized7 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_12_axic_register_slice__parameterized7 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_12_axic_register_slice__parameterized8 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_12_axic_register_slice__parameterized8 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_13_wdata_mux__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_13_wdata_mux__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_13_wdata_mux__parameterized0 has unconnected port S_ASELECT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_13_wdata_mux__parameterized0 has unconnected port S_AVALID
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_13_wdata_mux has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_13_wdata_mux has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_13_wdata_mux has unconnected port S_ASELECT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_13_wdata_mux has unconnected port S_AVALID
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_13_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_13_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_13_si_transactor__parameterized0 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_13_si_transactor__parameterized0 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_13_si_transactor has unconnected port S_ABURST[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:39 ; elapsed = 00:02:39 . Memory (MB): peak = 1460.555 ; gain = 287.496 ; free physical = 55991 ; free virtual = 193759
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:40 ; elapsed = 00:02:40 . Memory (MB): peak = 1460.555 ; gain = 287.496 ; free physical = 56016 ; free virtual = 193784
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_processing_system7_0_0/base_zynq_design_processing_system7_0_0.xdc] for cell 'base_zynq_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_processing_system7_0_0/base_zynq_design_processing_system7_0_0.xdc] for cell 'base_zynq_design_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_processing_system7_0_0/base_zynq_design_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_zynq_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_zynq_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_50M_0/base_zynq_design_rst_processing_system7_0_50M_0_board.xdc] for cell 'base_zynq_design_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_50M_0/base_zynq_design_rst_processing_system7_0_50M_0_board.xdc] for cell 'base_zynq_design_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_50M_0/base_zynq_design_rst_processing_system7_0_50M_0.xdc] for cell 'base_zynq_design_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_50M_0/base_zynq_design_rst_processing_system7_0_50M_0.xdc] for cell 'base_zynq_design_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_clk_wiz_1_0/base_zynq_design_clk_wiz_1_0_board.xdc] for cell 'base_zynq_design_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_clk_wiz_1_0/base_zynq_design_clk_wiz_1_0_board.xdc] for cell 'base_zynq_design_i/clk_wiz_1/inst'
Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_clk_wiz_1_0/base_zynq_design_clk_wiz_1_0.xdc] for cell 'base_zynq_design_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_clk_wiz_1_0/base_zynq_design_clk_wiz_1_0.xdc] for cell 'base_zynq_design_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_clk_wiz_1_0/base_zynq_design_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_zynq_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_zynq_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/constrs_1/new/ioconstraint.xdc]
Finished Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/constrs_1/new/ioconstraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/constrs_1/new/ioconstraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_zynq_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_zynq_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.runs/synth_4/dont_touch.xdc]
Finished Parsing XDC File [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.runs/synth_4/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.runs/synth_4/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_zynq_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_zynq_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1831.738 ; gain = 0.004 ; free physical = 55573 ; free virtual = 193346
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:02 ; elapsed = 00:03:12 . Memory (MB): peak = 1831.738 ; gain = 658.680 ; free physical = 55774 ; free virtual = 193548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:02 ; elapsed = 00:03:12 . Memory (MB): peak = 1831.738 ; gain = 658.680 ; free physical = 55774 ; free virtual = 193548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for base_zynq_design_i/processing_system7_0/inst. (constraint file  /home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.runs/synth_4/dont_touch.xdc, line 58).
Applied set_property DONT_TOUCH = true for base_zynq_design_i/rst_processing_system7_0_50M/U0. (constraint file  /home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.runs/synth_4/dont_touch.xdc, line 61).
Applied set_property DONT_TOUCH = true for base_zynq_design_i/axi_dwidth_converter_0/inst. (constraint file  /home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.runs/synth_4/dont_touch.xdc, line 73).
Applied set_property DONT_TOUCH = true for base_zynq_design_i/clk_wiz_1/inst. (constraint file  /home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.runs/synth_4/dont_touch.xdc, line 78).
Applied set_property DONT_TOUCH = true for base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst. (constraint file  /home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.runs/synth_4/dont_touch.xdc, line 94).
Applied set_property DONT_TOUCH = true for base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst. (constraint file  /home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.runs/synth_4/dont_touch.xdc, line 101).
Applied set_property DONT_TOUCH = true for base_zynq_design_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_design_i/axi_dwidth_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_design_i/axi_protocol_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_design_i/axi_protocol_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_design_i/axi_protocol_converter_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_design_i/axi_protocol_converter_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_design_i/axi_protocol_converter_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_design_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_design_i/nuraghe_soc_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_design_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_design_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_design_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_design_i/rst_processing_system7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_design_i/soc_AXI_ctrl_v1_0_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:03 ; elapsed = 00:03:13 . Memory (MB): peak = 1831.738 ; gain = 658.680 ; free physical = 55777 ; free virtual = 193550
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element repeat_cnt_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2476]
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
WARNING: [Synth 8-6014] Unused sequential element USE_B_CHANNEL.cmd_b_depth_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:821]
WARNING: [Synth 8-6014] Unused sequential element pushed_commands_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:761]
WARNING: [Synth 8-6014] Unused sequential element length_counter_1_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2148]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
WARNING: [Synth 8-6014] Unused sequential element pushed_commands_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:761]
WARNING: [Synth 8-6014] Unused sequential element repeat_cnt_reg was removed.  [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1135]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'first_mi_word_reg' into 'first_word_reg' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2256]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1056]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'first_word_reg' into 'first_mi_word_reg' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1780]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'first_word_reg' into 'first_mi_word_reg' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1780]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3667]
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:09 ; elapsed = 00:03:19 . Memory (MB): peak = 1831.738 ; gain = 658.680 ; free physical = 55768 ; free virtual = 193542
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 28    
	   3 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 22    
	   2 Input      5 Bit       Adders := 64    
	   2 Input      4 Bit       Adders := 20    
	   2 Input      3 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 9     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 486   
+---Registers : 
	               73 Bit    Registers := 4     
	               68 Bit    Registers := 8     
	               64 Bit    Registers := 3     
	               62 Bit    Registers := 2     
	               47 Bit    Registers := 2     
	               37 Bit    Registers := 2     
	               32 Bit    Registers := 58    
	               30 Bit    Registers := 2     
	               26 Bit    Registers := 8     
	               16 Bit    Registers := 12    
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 14    
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 74    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 39    
	                5 Bit    Registers := 118   
	                4 Bit    Registers := 84    
	                3 Bit    Registers := 111   
	                2 Bit    Registers := 111   
	                1 Bit    Registers := 863   
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
	   2 Input     68 Bit        Muxes := 8     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     37 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 35    
	   2 Input     24 Bit        Muxes := 6     
	   3 Input     16 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 12    
	   8 Input     12 Bit        Muxes := 12    
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 57    
	   8 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 20    
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 25    
	   8 Input      3 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 208   
	   5 Input      2 Bit        Muxes := 24    
	   3 Input      2 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 25    
	   2 Input      1 Bit        Muxes := 303   
	   4 Input      1 Bit        Muxes := 61    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_protocol_converter_v2_1_12_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module synchronizer_ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_12_a_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_protocol_converter_v2_1_12_w_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_12_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module dmem__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module dmem__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module axi_dwidth_converter_v2_1_12_a_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module axi_dwidth_converter_v2_1_12_w_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_12_a_downsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_12_r_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_12_b_downsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module dmem__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module memory__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_protocol_converter_v2_1_12_w_axi3_conv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_protocol_converter_v2_1_12_b_downsizer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module dmem__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module memory__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_protocol_converter_v2_1_12_w_axi3_conv__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_12_b_downsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module axi_dwidth_converter_v2_1_12_a_downsizer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_12_a_downsizer__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module axi_dwidth_converter_v2_1_12_r_downsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_12_w_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module generic_baseblocks_v2_1_0_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_command_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_12_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_12_r_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_12_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_crossbar_v2_1_13_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_13_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_13_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_13_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_11_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_13_si_transactor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_13_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_11_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_13_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 2     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module soc_AXI_ctrl_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-5546] ROM "inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[9]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/size_mask_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[9]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/size_mask_q_reg[2]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[2]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[7]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[8]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[10]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[11]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[12]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[13]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[14]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[15]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[16]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[17]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[18]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[18]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[19]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[20]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[21]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[22]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[23]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[24]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[24]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[25]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[25]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[26]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[26]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[27]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[28]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[28]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[29]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[30]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[30]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[7]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[8]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[10]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[11]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[12]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[13]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[14]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[15]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[16]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[17]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[18]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[18]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[19]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[20]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[21]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[22]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[23]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[24]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[24]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[25]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[25]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[26]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[26]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[27]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[28]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[28]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[29]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[30]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[30]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[1]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[2]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[1]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[2]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/areset_d_reg[0]' (FD) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/areset_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ALEN_Q_reg[6]' (FDE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ALEN_Q_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREGION_Q_reg[3]' (FDE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ALEN_Q_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREGION_Q_reg[2]' (FDE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ALEN_Q_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREGION_Q_reg[1]' (FDE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ALEN_Q_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREGION_Q_reg[0]' (FDE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ALEN_Q_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ALEN_Q_reg[7]' (FDE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ALEN_Q_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ALEN_Q_reg[5]' (FDE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ALEN_Q_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_dwidth_converter_0/inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ALEN_Q_reg[4] )
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[0]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_dwidth_converter_0/inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[0]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[1]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[2]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[3]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[13]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_dwidth_converter_0/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_dwidth_converter_0/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/areset_d_reg[1]' (FD) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/areset_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/areset_d_reg[0]' (FD) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/areset_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[6]' (FDE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREGION_Q_reg[3]' (FDE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREGION_Q_reg[2]' (FDE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREGION_Q_reg[1]' (FDE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREGION_Q_reg[0]' (FDE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[7]' (FDE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[5]' (FDE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_dwidth_converter_0/inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[4] )
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[0]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_dwidth_converter_0/inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[0]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[1]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[2]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[3]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[13]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_dwidth_converter_0/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_dwidth_converter_0/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[3]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[4]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[5]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[6]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[7]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[8]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[9]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_dwidth_converter_0/inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[10] )
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/areset_d_reg[0]' (FD) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/areset_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/areset_d_reg[1]' (FD) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/areset_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[3]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[4]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[5]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[6]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[7]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[8]' (FDRE) to 'base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_dwidth_converter_0/inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_dwidth_converter_0/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AID_Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_zynq_design_i/axi_dwidth_converter_0/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_dwidth_converter_0/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_dwidth_converter_0/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_dwidth_converter_0/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_dwidth_converter_0/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/multiple_id_non_split_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_dwidth_converter_0/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/multiple_id_non_split_reg )
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]) is unused and will be removed from module fifo_generator_v13_1_4__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]) is unused and will be removed from module fifo_generator_v13_1_4__1.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q_reg[0]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/queue_id_reg[0]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth_reg[5]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth_reg[4]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth_reg[3]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth_reg[2]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth_reg[1]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth_reg[0]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_empty_reg) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[5]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[4]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[3]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[2]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[1]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_depth_reg[0]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_empty_reg) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/multiple_id_non_split_reg) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/split_in_progress_reg) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[7]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[6]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[5]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[4]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AID_Q_reg[0]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/queue_id_reg[0]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth_reg[5]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth_reg[4]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth_reg[3]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth_reg[2]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth_reg[1]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth_reg[0]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_empty_reg) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/multiple_id_non_split_reg) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/split_in_progress_reg) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[7]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[6]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[5]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[4]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized2__1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]) is unused and will be removed from module fifo_generator_v13_1_4__parameterized2__1.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[10]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[1]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[4]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[10]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[1]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ALOCK_Q_reg[1]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ALEN_Q_reg[4]) is unused and will be removed from module axi_dwidth_converter_v2_1_12_top.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_0/\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_0/\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_0/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_0/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_zynq_design_i/axi_protocol_converter_0/\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_0/\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_0/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[7]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[6]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[5]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[4]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[7]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[6]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[5]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[4]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_1/\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_1/\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_1/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_1/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_zynq_design_i/axi_protocol_converter_1/\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_1/\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_1/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_1_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[7]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_1_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[6]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_1_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[5]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_1_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[4]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_1_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_1_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg) is unused and will be removed from module base_zynq_design_axi_protocol_converter_1_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_1_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[7]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_1_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[6]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_1_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[5]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_1_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[4]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_1_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_1_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_1_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_1_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_2/\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_2/\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_2/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_2/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_zynq_design_i/axi_protocol_converter_2/\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_2/\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_2/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[7]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[6]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[5]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[4]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[7]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[6]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[5]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[4]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14]) is unused and will be removed from module base_zynq_design_axi_protocol_converter_0_1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_3/\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_3/\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_3/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_3/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_zynq_design_i/axi_protocol_converter_3/\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_3/\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_3/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_4/\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_4/\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_4/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_4/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_zynq_design_i/axi_protocol_converter_4/\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_4/\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/axi_protocol_converter_4/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/processing_system7_0_axi_periph/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/processing_system7_0_axi_periph/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/processing_system7_0_axi_periph/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/processing_system7_0_axi_periph/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_zynq_design_i/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/m_payload_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/soc_AXI_ctrl_v1_0_0/\inst/soc_AXI_ctrl_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_design_i/soc_AXI_ctrl_v1_0_0/\inst/soc_AXI_ctrl_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:42 ; elapsed = 00:03:58 . Memory (MB): peak = 1831.738 ; gain = 658.680 ; free physical = 55682 ; free virtual = 193456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                    | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|base_zynq_design_i/axi_dwidth_converter_0/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|base_zynq_design_i/axi_dwidth_converter_0/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|base_zynq_design_i/axi_dwidth_converter_0/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|base_zynq_design_i/axi_dwidth_converter_0/inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M x 2     | 
|base_zynq_design_i/axi_dwidth_converter_0/inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                                               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M x 5     | 
|base_zynq_design_i/axi_dwidth_converter_0/inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M x 5     | 
|base_zynq_design_i/axi_protocol_converter_0/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 8               | RAM32M x 2     | 
|base_zynq_design_i/axi_protocol_converter_0/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|base_zynq_design_i/axi_protocol_converter_0/\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst                                                                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|base_zynq_design_i/axi_protocol_converter_1/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|base_zynq_design_i/axi_protocol_converter_1/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|base_zynq_design_i/axi_protocol_converter_1/\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst                                                                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|base_zynq_design_i/axi_protocol_converter_2/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 8               | RAM32M x 2     | 
|base_zynq_design_i/axi_protocol_converter_2/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|base_zynq_design_i/axi_protocol_converter_2/\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst                                                                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|base_zynq_design_i/axi_protocol_converter_3/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 8               | RAM32M x 2     | 
|base_zynq_design_i/axi_protocol_converter_3/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|base_zynq_design_i/axi_protocol_converter_3/\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst                                                                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|base_zynq_design_i/axi_protocol_converter_4/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 8               | RAM32M x 2     | 
|base_zynq_design_i/axi_protocol_converter_4/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|base_zynq_design_i/axi_protocol_converter_4/\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst                                                                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|base_zynq_design_i/processing_system7_0_axi_periph/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M x 2     | 
|base_zynq_design_i/processing_system7_0_axi_periph/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M x 5     | 
|base_zynq_design_i/processing_system7_0_axi_periph/\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                     | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 26              | RAM32M x 5     | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_zynq_design_i/clk_wiz_1/inst/clk_in1' to pin 'base_zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:52 ; elapsed = 00:04:08 . Memory (MB): peak = 1956.719 ; gain = 783.660 ; free physical = 55401 ; free virtual = 193175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:56 ; elapsed = 00:04:13 . Memory (MB): peak = 1998.516 ; gain = 825.457 ; free physical = 55374 ; free virtual = 193148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:06 ; elapsed = 00:04:23 . Memory (MB): peak = 2022.539 ; gain = 849.480 ; free physical = 55365 ; free virtual = 193139
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2148]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2148]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2148]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2148]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2148]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2148]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2148]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2148]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2476]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2476]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2476]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2476]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:419]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1894]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1894]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.srcs/sources_1/bd/base_zynq_design/ipshared/fef9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:08 ; elapsed = 00:04:25 . Memory (MB): peak = 2022.543 ; gain = 849.484 ; free physical = 55363 ; free virtual = 193137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:09 ; elapsed = 00:04:25 . Memory (MB): peak = 2022.543 ; gain = 849.484 ; free physical = 55363 ; free virtual = 193137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:11 ; elapsed = 00:04:27 . Memory (MB): peak = 2022.543 ; gain = 849.484 ; free physical = 55355 ; free virtual = 193129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:11 ; elapsed = 00:04:28 . Memory (MB): peak = 2022.543 ; gain = 849.484 ; free physical = 55352 ; free virtual = 193127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:11 ; elapsed = 00:04:28 . Memory (MB): peak = 2022.543 ; gain = 849.484 ; free physical = 55348 ; free virtual = 193122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:11 ; elapsed = 00:04:28 . Memory (MB): peak = 2022.543 ; gain = 849.484 ; free physical = 55347 ; free virtual = 193121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | USE_RTL_FIFO.data_srl_reg[31] | 32     | 12         | 0      | 12      | 0      | 0      | 0      | 
|dsrl__1     | USE_RTL_FIFO.data_srl_reg[31] | 32     | 30         | 0      | 30      | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ulpsoc        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |ulpsoc_bbox |     1|
|2     |BIBUF       |   130|
|3     |BUFG        |     5|
|4     |CARRY4      |   137|
|5     |LUT1        |   305|
|6     |LUT2        |   552|
|7     |LUT3        |   767|
|8     |LUT4        |   929|
|9     |LUT5        |  1342|
|10    |LUT6        |  1316|
|11    |MMCME2_ADV  |     1|
|12    |PS7         |     1|
|13    |RAM32M      |    41|
|14    |RAM32X1D    |     6|
|15    |SRL16       |     1|
|16    |SRLC32E     |    82|
|17    |FDCE        |   552|
|18    |FDPE        |   504|
|19    |FDR         |     8|
|20    |FDRE        |  4568|
|21    |FDSE        |    46|
|22    |IBUF        |     1|
|23    |OBUF        |     1|
+------+------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|      |Instance                                                                                 |Module                                                                    |Cells |
+------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|1     |top                                                                                      |                                                                          | 12534|
|2     |  base_zynq_design_i                                                                     |base_zynq_design                                                          | 12533|
|3     |    axi_dwidth_converter_0                                                               |base_zynq_design_axi_dwidth_converter_0_0                                 |  2379|
|4     |      inst                                                                               |axi_dwidth_converter_v2_1_12_top                                          |  2379|
|5     |        \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst                       |axi_dwidth_converter_v2_1_12_axi_downsizer                                |  1606|
|6     |          \USE_READ.read_addr_inst                                                       |axi_dwidth_converter_v2_1_12_a_downsizer__parameterized0                  |   618|
|7     |            cmd_queue                                                                    |axi_data_fifo_v2_1_11_axic_fifo__parameterized2_465                       |   191|
|8     |              inst                                                                       |axi_data_fifo_v2_1_11_fifo_gen__parameterized2_466                        |   191|
|9     |                fifo_gen_inst                                                            |fifo_generator_v13_1_4__parameterized2__2                                 |   140|
|10    |                  inst_fifo_gen                                                          |fifo_generator_v13_1_4_synth__parameterized2_467                          |   140|
|11    |                    \gconvfifo.rf                                                        |fifo_generator_top__parameterized2_468                                    |   140|
|12    |                      \grf.rf                                                            |fifo_generator_ramfifo__parameterized2_469                                |   140|
|13    |                        \gntv_or_sync_fifo.gl0.rd                                        |rd_logic_470                                                              |    38|
|14    |                          \gr1.gr1_int.rfwft                                             |rd_fwft_483                                                               |    19|
|15    |                          \grss.rsts                                                     |rd_status_flags_ss_484                                                    |     2|
|16    |                          rpntr                                                          |rd_bin_cntr_485                                                           |    17|
|17    |                        \gntv_or_sync_fifo.gl0.wr                                        |wr_logic_471                                                              |    25|
|18    |                          \gwss.wsts                                                     |wr_status_flags_ss_481                                                    |     5|
|19    |                          wpntr                                                          |wr_bin_cntr_482                                                           |    20|
|20    |                        \gntv_or_sync_fifo.mem                                           |memory__parameterized2_472                                                |    57|
|21    |                          \gdm.dm_gen.dm                                                 |dmem__parameterized2_480                                                  |    31|
|22    |                        rstblk                                                           |reset_blk_ramfifo_473                                                     |    20|
|23    |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |synchronizer_ff_474                                                       |     1|
|24    |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |synchronizer_ff_475                                                       |     1|
|25    |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |synchronizer_ff_476                                                       |     2|
|26    |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |synchronizer_ff_477                                                       |     2|
|27    |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst      |synchronizer_ff_478                                                       |     1|
|28    |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst      |synchronizer_ff_479                                                       |     1|
|29    |          \USE_READ.read_data_inst                                                       |axi_dwidth_converter_v2_1_12_r_downsizer                                  |   167|
|30    |          \USE_WRITE.USE_SPLIT.write_resp_inst                                           |axi_dwidth_converter_v2_1_12_b_downsizer                                  |    33|
|31    |          \USE_WRITE.write_addr_inst                                                     |axi_dwidth_converter_v2_1_12_a_downsizer                                  |   720|
|32    |            \USE_B_CHANNEL.cmd_b_queue                                                   |axi_data_fifo_v2_1_11_axic_fifo__parameterized1_423                       |   133|
|33    |              inst                                                                       |axi_data_fifo_v2_1_11_fifo_gen__parameterized1_445                        |   133|
|34    |                fifo_gen_inst                                                            |fifo_generator_v13_1_4__parameterized1__1                                 |   103|
|35    |                  inst_fifo_gen                                                          |fifo_generator_v13_1_4_synth__parameterized1_446                          |   103|
|36    |                    \gconvfifo.rf                                                        |fifo_generator_top__parameterized1_447                                    |   103|
|37    |                      \grf.rf                                                            |fifo_generator_ramfifo__parameterized1_448                                |   103|
|38    |                        \gntv_or_sync_fifo.gl0.rd                                        |rd_logic_449                                                              |    38|
|39    |                          \gr1.gr1_int.rfwft                                             |rd_fwft_462                                                               |    19|
|40    |                          \grss.rsts                                                     |rd_status_flags_ss_463                                                    |     2|
|41    |                          rpntr                                                          |rd_bin_cntr_464                                                           |    17|
|42    |                        \gntv_or_sync_fifo.gl0.wr                                        |wr_logic_450                                                              |    25|
|43    |                          \gwss.wsts                                                     |wr_status_flags_ss_460                                                    |     5|
|44    |                          wpntr                                                          |wr_bin_cntr_461                                                           |    20|
|45    |                        \gntv_or_sync_fifo.mem                                           |memory__parameterized1_451                                                |    20|
|46    |                          \gdm.dm_gen.dm                                                 |dmem__parameterized1_459                                                  |    11|
|47    |                        rstblk                                                           |reset_blk_ramfifo_452                                                     |    20|
|48    |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |synchronizer_ff_453                                                       |     1|
|49    |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |synchronizer_ff_454                                                       |     1|
|50    |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |synchronizer_ff_455                                                       |     2|
|51    |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |synchronizer_ff_456                                                       |     2|
|52    |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst      |synchronizer_ff_457                                                       |     1|
|53    |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst      |synchronizer_ff_458                                                       |     1|
|54    |            cmd_queue                                                                    |axi_data_fifo_v2_1_11_axic_fifo__parameterized2_424                       |   156|
|55    |              inst                                                                       |axi_data_fifo_v2_1_11_fifo_gen__parameterized2_425                        |   156|
|56    |                fifo_gen_inst                                                            |fifo_generator_v13_1_4__parameterized2__1                                 |   138|
|57    |                  inst_fifo_gen                                                          |fifo_generator_v13_1_4_synth__parameterized2_426                          |   138|
|58    |                    \gconvfifo.rf                                                        |fifo_generator_top__parameterized2_427                                    |   138|
|59    |                      \grf.rf                                                            |fifo_generator_ramfifo__parameterized2_428                                |   138|
|60    |                        \gntv_or_sync_fifo.gl0.rd                                        |rd_logic_429                                                              |    38|
|61    |                          \gr1.gr1_int.rfwft                                             |rd_fwft_442                                                               |    19|
|62    |                          \grss.rsts                                                     |rd_status_flags_ss_443                                                    |     2|
|63    |                          rpntr                                                          |rd_bin_cntr_444                                                           |    17|
|64    |                        \gntv_or_sync_fifo.gl0.wr                                        |wr_logic_430                                                              |    25|
|65    |                          \gwss.wsts                                                     |wr_status_flags_ss_440                                                    |     5|
|66    |                          wpntr                                                          |wr_bin_cntr_441                                                           |    20|
|67    |                        \gntv_or_sync_fifo.mem                                           |memory__parameterized2_431                                                |    55|
|68    |                          \gdm.dm_gen.dm                                                 |dmem__parameterized2_439                                                  |    30|
|69    |                        rstblk                                                           |reset_blk_ramfifo_432                                                     |    20|
|70    |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |synchronizer_ff_433                                                       |     1|
|71    |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |synchronizer_ff_434                                                       |     1|
|72    |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |synchronizer_ff_435                                                       |     2|
|73    |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |synchronizer_ff_436                                                       |     2|
|74    |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst      |synchronizer_ff_437                                                       |     1|
|75    |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst      |synchronizer_ff_438                                                       |     1|
|76    |          \USE_WRITE.write_data_inst                                                     |axi_dwidth_converter_v2_1_12_w_downsizer_422                              |    68|
|77    |        \gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst               |axi_protocol_converter_v2_1_12_axi_protocol_converter                     |   773|
|78    |          \gen_axi4_axi3.axi3_conv_inst                                                  |axi_protocol_converter_v2_1_12_axi3_conv                                  |   773|
|79    |            \USE_READ.USE_SPLIT_R.read_addr_inst                                         |axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized0                |   315|
|80    |              \USE_R_CHANNEL.cmd_queue                                                   |axi_data_fifo_v2_1_11_axic_fifo__parameterized0_401                       |    99|
|81    |                inst                                                                     |axi_data_fifo_v2_1_11_fifo_gen__parameterized0_402                        |    99|
|82    |                  fifo_gen_inst                                                          |fifo_generator_v13_1_4__parameterized0__1                                 |    87|
|83    |                    inst_fifo_gen                                                        |fifo_generator_v13_1_4_synth__parameterized0_403                          |    87|
|84    |                      \gconvfifo.rf                                                      |fifo_generator_top__parameterized0_404                                    |    87|
|85    |                        \grf.rf                                                          |fifo_generator_ramfifo__parameterized0_405                                |    87|
|86    |                          \gntv_or_sync_fifo.gl0.rd                                      |rd_logic_406                                                              |    38|
|87    |                            \gr1.gr1_int.rfwft                                           |rd_fwft_419                                                               |    19|
|88    |                            \grss.rsts                                                   |rd_status_flags_ss_420                                                    |     2|
|89    |                            rpntr                                                        |rd_bin_cntr_421                                                           |    17|
|90    |                          \gntv_or_sync_fifo.gl0.wr                                      |wr_logic_407                                                              |    25|
|91    |                            \gwss.wsts                                                   |wr_status_flags_ss_417                                                    |     5|
|92    |                            wpntr                                                        |wr_bin_cntr_418                                                           |    20|
|93    |                          \gntv_or_sync_fifo.mem                                         |memory__parameterized0_408                                                |     4|
|94    |                            \gdm.dm_gen.dm                                               |dmem__parameterized0_416                                                  |     3|
|95    |                          rstblk                                                         |reset_blk_ramfifo_409                                                     |    20|
|96    |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst    |synchronizer_ff_410                                                       |     1|
|97    |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst    |synchronizer_ff_411                                                       |     1|
|98    |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst    |synchronizer_ff_412                                                       |     2|
|99    |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst    |synchronizer_ff_413                                                       |     2|
|100   |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst    |synchronizer_ff_414                                                       |     1|
|101   |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst    |synchronizer_ff_415                                                       |     1|
|102   |            \USE_WRITE.USE_SPLIT_W.write_resp_inst                                       |axi_protocol_converter_v2_1_12_b_downsizer                                |    20|
|103   |            \USE_WRITE.write_addr_inst                                                   |axi_protocol_converter_v2_1_12_a_axi3_conv                                |   416|
|104   |              \USE_BURSTS.cmd_queue                                                      |axi_data_fifo_v2_1_11_axic_fifo_359                                       |   103|
|105   |                inst                                                                     |axi_data_fifo_v2_1_11_fifo_gen_381                                        |   103|
|106   |                  fifo_gen_inst                                                          |fifo_generator_v13_1_4__1                                                 |    92|
|107   |                    inst_fifo_gen                                                        |fifo_generator_v13_1_4_synth_382                                          |    92|
|108   |                      \gconvfifo.rf                                                      |fifo_generator_top_383                                                    |    92|
|109   |                        \grf.rf                                                          |fifo_generator_ramfifo_384                                                |    92|
|110   |                          \gntv_or_sync_fifo.gl0.rd                                      |rd_logic_385                                                              |    38|
|111   |                            \gr1.gr1_int.rfwft                                           |rd_fwft_398                                                               |    19|
|112   |                            \grss.rsts                                                   |rd_status_flags_ss_399                                                    |     2|
|113   |                            rpntr                                                        |rd_bin_cntr_400                                                           |    17|
|114   |                          \gntv_or_sync_fifo.gl0.wr                                      |wr_logic_386                                                              |    25|
|115   |                            \gwss.wsts                                                   |wr_status_flags_ss_396                                                    |     5|
|116   |                            wpntr                                                        |wr_bin_cntr_397                                                           |    20|
|117   |                          \gntv_or_sync_fifo.mem                                         |memory_387                                                                |     9|
|118   |                            \gdm.dm_gen.dm                                               |dmem_395                                                                  |     5|
|119   |                          rstblk                                                         |reset_blk_ramfifo_388                                                     |    20|
|120   |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst    |synchronizer_ff_389                                                       |     1|
|121   |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst    |synchronizer_ff_390                                                       |     1|
|122   |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst    |synchronizer_ff_391                                                       |     2|
|123   |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst    |synchronizer_ff_392                                                       |     2|
|124   |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst    |synchronizer_ff_393                                                       |     1|
|125   |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst    |synchronizer_ff_394                                                       |     1|
|126   |              \USE_B_CHANNEL.cmd_b_queue                                                 |axi_data_fifo_v2_1_11_axic_fifo_360                                       |   101|
|127   |                inst                                                                     |axi_data_fifo_v2_1_11_fifo_gen_361                                        |   101|
|128   |                  fifo_gen_inst                                                          |fifo_generator_v13_1_4__2                                                 |    94|
|129   |                    inst_fifo_gen                                                        |fifo_generator_v13_1_4_synth_362                                          |    94|
|130   |                      \gconvfifo.rf                                                      |fifo_generator_top_363                                                    |    94|
|131   |                        \grf.rf                                                          |fifo_generator_ramfifo_364                                                |    94|
|132   |                          \gntv_or_sync_fifo.gl0.rd                                      |rd_logic_365                                                              |    38|
|133   |                            \gr1.gr1_int.rfwft                                           |rd_fwft_378                                                               |    19|
|134   |                            \grss.rsts                                                   |rd_status_flags_ss_379                                                    |     2|
|135   |                            rpntr                                                        |rd_bin_cntr_380                                                           |    17|
|136   |                          \gntv_or_sync_fifo.gl0.wr                                      |wr_logic_366                                                              |    25|
|137   |                            \gwss.wsts                                                   |wr_status_flags_ss_376                                                    |     5|
|138   |                            wpntr                                                        |wr_bin_cntr_377                                                           |    20|
|139   |                          \gntv_or_sync_fifo.mem                                         |memory_367                                                                |    11|
|140   |                            \gdm.dm_gen.dm                                               |dmem_375                                                                  |     6|
|141   |                          rstblk                                                         |reset_blk_ramfifo_368                                                     |    20|
|142   |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst    |synchronizer_ff_369                                                       |     1|
|143   |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst    |synchronizer_ff_370                                                       |     1|
|144   |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst    |synchronizer_ff_371                                                       |     2|
|145   |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst    |synchronizer_ff_372                                                       |     2|
|146   |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst    |synchronizer_ff_373                                                       |     1|
|147   |                            \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst    |synchronizer_ff_374                                                       |     1|
|148   |            \USE_WRITE.write_data_inst                                                   |axi_protocol_converter_v2_1_12_w_axi3_conv                                |    22|
|149   |    axi_protocol_converter_0                                                             |base_zynq_design_axi_protocol_converter_0_0                               |   960|
|150   |      inst                                                                               |axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0_290 |   960|
|151   |        \gen_axi4_axi3.axi3_conv_inst                                                    |axi_protocol_converter_v2_1_12_axi3_conv__parameterized0_291              |   960|
|152   |          \USE_READ.USE_SPLIT_R.read_addr_inst                                           |axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized2_292            |   390|
|153   |            \USE_R_CHANNEL.cmd_queue                                                     |axi_data_fifo_v2_1_11_axic_fifo__parameterized0_338                       |   114|
|154   |              inst                                                                       |axi_data_fifo_v2_1_11_fifo_gen__parameterized0_339                        |   114|
|155   |                fifo_gen_inst                                                            |fifo_generator_v13_1_4__parameterized0__3                                 |    87|
|156   |                  inst_fifo_gen                                                          |fifo_generator_v13_1_4_synth__parameterized0_340                          |    87|
|157   |                    \gconvfifo.rf                                                        |fifo_generator_top__parameterized0_341                                    |    87|
|158   |                      \grf.rf                                                            |fifo_generator_ramfifo__parameterized0_342                                |    87|
|159   |                        \gntv_or_sync_fifo.gl0.rd                                        |rd_logic_343                                                              |    38|
|160   |                          \gr1.gr1_int.rfwft                                             |rd_fwft_356                                                               |    19|
|161   |                          \grss.rsts                                                     |rd_status_flags_ss_357                                                    |     2|
|162   |                          rpntr                                                          |rd_bin_cntr_358                                                           |    17|
|163   |                        \gntv_or_sync_fifo.gl0.wr                                        |wr_logic_344                                                              |    25|
|164   |                          \gwss.wsts                                                     |wr_status_flags_ss_354                                                    |     5|
|165   |                          wpntr                                                          |wr_bin_cntr_355                                                           |    20|
|166   |                        \gntv_or_sync_fifo.mem                                           |memory__parameterized0_345                                                |     4|
|167   |                          \gdm.dm_gen.dm                                                 |dmem__parameterized0_353                                                  |     3|
|168   |                        rstblk                                                           |reset_blk_ramfifo_346                                                     |    20|
|169   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |synchronizer_ff_347                                                       |     1|
|170   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |synchronizer_ff_348                                                       |     1|
|171   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |synchronizer_ff_349                                                       |     2|
|172   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |synchronizer_ff_350                                                       |     2|
|173   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst      |synchronizer_ff_351                                                       |     1|
|174   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst      |synchronizer_ff_352                                                       |     1|
|175   |          \USE_WRITE.USE_SPLIT_W.write_resp_inst                                         |axi_protocol_converter_v2_1_12_b_downsizer__parameterized0_293            |    22|
|176   |          \USE_WRITE.write_addr_inst                                                     |axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized1_294            |   523|
|177   |            \USE_BURSTS.cmd_queue                                                        |axi_data_fifo_v2_1_11_axic_fifo__parameterized3_296                       |   113|
|178   |              inst                                                                       |axi_data_fifo_v2_1_11_fifo_gen__parameterized3_318                        |   113|
|179   |                fifo_gen_inst                                                            |fifo_generator_v13_1_4__parameterized3__1                                 |   101|
|180   |                  inst_fifo_gen                                                          |fifo_generator_v13_1_4_synth__parameterized3_319                          |   101|
|181   |                    \gconvfifo.rf                                                        |fifo_generator_top__parameterized3_320                                    |   101|
|182   |                      \grf.rf                                                            |fifo_generator_ramfifo__parameterized3_321                                |   101|
|183   |                        \gntv_or_sync_fifo.gl0.rd                                        |rd_logic_322                                                              |    38|
|184   |                          \gr1.gr1_int.rfwft                                             |rd_fwft_335                                                               |    19|
|185   |                          \grss.rsts                                                     |rd_status_flags_ss_336                                                    |     2|
|186   |                          rpntr                                                          |rd_bin_cntr_337                                                           |    17|
|187   |                        \gntv_or_sync_fifo.gl0.wr                                        |wr_logic_323                                                              |    25|
|188   |                          \gwss.wsts                                                     |wr_status_flags_ss_333                                                    |     5|
|189   |                          wpntr                                                          |wr_bin_cntr_334                                                           |    20|
|190   |                        \gntv_or_sync_fifo.mem                                           |memory__parameterized3_324                                                |    18|
|191   |                          \gdm.dm_gen.dm                                                 |dmem__parameterized3_332                                                  |    10|
|192   |                        rstblk                                                           |reset_blk_ramfifo_325                                                     |    20|
|193   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |synchronizer_ff_326                                                       |     1|
|194   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |synchronizer_ff_327                                                       |     1|
|195   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |synchronizer_ff_328                                                       |     2|
|196   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |synchronizer_ff_329                                                       |     2|
|197   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst      |synchronizer_ff_330                                                       |     1|
|198   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst      |synchronizer_ff_331                                                       |     1|
|199   |            \USE_B_CHANNEL.cmd_b_queue                                                   |axi_data_fifo_v2_1_11_axic_fifo_297                                       |   122|
|200   |              inst                                                                       |axi_data_fifo_v2_1_11_fifo_gen_298                                        |   122|
|201   |                fifo_gen_inst                                                            |fifo_generator_v13_1_4__4                                                 |    94|
|202   |                  inst_fifo_gen                                                          |fifo_generator_v13_1_4_synth_299                                          |    94|
|203   |                    \gconvfifo.rf                                                        |fifo_generator_top_300                                                    |    94|
|204   |                      \grf.rf                                                            |fifo_generator_ramfifo_301                                                |    94|
|205   |                        \gntv_or_sync_fifo.gl0.rd                                        |rd_logic_302                                                              |    38|
|206   |                          \gr1.gr1_int.rfwft                                             |rd_fwft_315                                                               |    19|
|207   |                          \grss.rsts                                                     |rd_status_flags_ss_316                                                    |     2|
|208   |                          rpntr                                                          |rd_bin_cntr_317                                                           |    17|
|209   |                        \gntv_or_sync_fifo.gl0.wr                                        |wr_logic_303                                                              |    25|
|210   |                          \gwss.wsts                                                     |wr_status_flags_ss_313                                                    |     5|
|211   |                          wpntr                                                          |wr_bin_cntr_314                                                           |    20|
|212   |                        \gntv_or_sync_fifo.mem                                           |memory_304                                                                |    11|
|213   |                          \gdm.dm_gen.dm                                                 |dmem_312                                                                  |     6|
|214   |                        rstblk                                                           |reset_blk_ramfifo_305                                                     |    20|
|215   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |synchronizer_ff_306                                                       |     1|
|216   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |synchronizer_ff_307                                                       |     1|
|217   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |synchronizer_ff_308                                                       |     2|
|218   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |synchronizer_ff_309                                                       |     2|
|219   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst      |synchronizer_ff_310                                                       |     1|
|220   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst      |synchronizer_ff_311                                                       |     1|
|221   |          \USE_WRITE.write_data_inst                                                     |axi_protocol_converter_v2_1_12_w_axi3_conv__parameterized0_295            |    25|
|222   |    axi_protocol_converter_1                                                             |base_zynq_design_axi_protocol_converter_1_0                               |   972|
|223   |      inst                                                                               |axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized1     |   972|
|224   |        \gen_axi4_axi3.axi3_conv_inst                                                    |axi_protocol_converter_v2_1_12_axi3_conv__parameterized1                  |   972|
|225   |          \USE_READ.USE_SPLIT_R.read_addr_inst                                           |axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized4                |   395|
|226   |            \USE_R_CHANNEL.cmd_queue                                                     |axi_data_fifo_v2_1_11_axic_fifo__parameterized0_269                       |   115|
|227   |              inst                                                                       |axi_data_fifo_v2_1_11_fifo_gen__parameterized0_270                        |   115|
|228   |                fifo_gen_inst                                                            |fifo_generator_v13_1_4__parameterized0                                    |    87|
|229   |                  inst_fifo_gen                                                          |fifo_generator_v13_1_4_synth__parameterized0_271                          |    87|
|230   |                    \gconvfifo.rf                                                        |fifo_generator_top__parameterized0_272                                    |    87|
|231   |                      \grf.rf                                                            |fifo_generator_ramfifo__parameterized0_273                                |    87|
|232   |                        \gntv_or_sync_fifo.gl0.rd                                        |rd_logic_274                                                              |    38|
|233   |                          \gr1.gr1_int.rfwft                                             |rd_fwft_287                                                               |    19|
|234   |                          \grss.rsts                                                     |rd_status_flags_ss_288                                                    |     2|
|235   |                          rpntr                                                          |rd_bin_cntr_289                                                           |    17|
|236   |                        \gntv_or_sync_fifo.gl0.wr                                        |wr_logic_275                                                              |    25|
|237   |                          \gwss.wsts                                                     |wr_status_flags_ss_285                                                    |     5|
|238   |                          wpntr                                                          |wr_bin_cntr_286                                                           |    20|
|239   |                        \gntv_or_sync_fifo.mem                                           |memory__parameterized0_276                                                |     4|
|240   |                          \gdm.dm_gen.dm                                                 |dmem__parameterized0_284                                                  |     3|
|241   |                        rstblk                                                           |reset_blk_ramfifo_277                                                     |    20|
|242   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |synchronizer_ff_278                                                       |     1|
|243   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |synchronizer_ff_279                                                       |     1|
|244   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |synchronizer_ff_280                                                       |     2|
|245   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |synchronizer_ff_281                                                       |     2|
|246   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst      |synchronizer_ff_282                                                       |     1|
|247   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst      |synchronizer_ff_283                                                       |     1|
|248   |          \USE_WRITE.USE_SPLIT_W.write_resp_inst                                         |axi_protocol_converter_v2_1_12_b_downsizer__parameterized1                |    22|
|249   |          \USE_WRITE.write_addr_inst                                                     |axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized3                |   530|
|250   |            \USE_BURSTS.cmd_queue                                                        |axi_data_fifo_v2_1_11_axic_fifo__parameterized4                           |   117|
|251   |              inst                                                                       |axi_data_fifo_v2_1_11_fifo_gen__parameterized4                            |   117|
|252   |                fifo_gen_inst                                                            |fifo_generator_v13_1_4__parameterized4                                    |   105|
|253   |                  inst_fifo_gen                                                          |fifo_generator_v13_1_4_synth__parameterized4                              |   105|
|254   |                    \gconvfifo.rf                                                        |fifo_generator_top__parameterized4                                        |   105|
|255   |                      \grf.rf                                                            |fifo_generator_ramfifo__parameterized4                                    |   105|
|256   |                        \gntv_or_sync_fifo.gl0.rd                                        |rd_logic_255                                                              |    38|
|257   |                          \gr1.gr1_int.rfwft                                             |rd_fwft_266                                                               |    19|
|258   |                          \grss.rsts                                                     |rd_status_flags_ss_267                                                    |     2|
|259   |                          rpntr                                                          |rd_bin_cntr_268                                                           |    17|
|260   |                        \gntv_or_sync_fifo.gl0.wr                                        |wr_logic_256                                                              |    25|
|261   |                          \gwss.wsts                                                     |wr_status_flags_ss_264                                                    |     5|
|262   |                          wpntr                                                          |wr_bin_cntr_265                                                           |    20|
|263   |                        \gntv_or_sync_fifo.mem                                           |memory__parameterized4                                                    |    22|
|264   |                          \gdm.dm_gen.dm                                                 |dmem__parameterized4                                                      |    12|
|265   |                        rstblk                                                           |reset_blk_ramfifo_257                                                     |    20|
|266   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |synchronizer_ff_258                                                       |     1|
|267   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |synchronizer_ff_259                                                       |     1|
|268   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |synchronizer_ff_260                                                       |     2|
|269   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |synchronizer_ff_261                                                       |     2|
|270   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst      |synchronizer_ff_262                                                       |     1|
|271   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst      |synchronizer_ff_263                                                       |     1|
|272   |            \USE_B_CHANNEL.cmd_b_queue                                                   |axi_data_fifo_v2_1_11_axic_fifo_234                                       |   122|
|273   |              inst                                                                       |axi_data_fifo_v2_1_11_fifo_gen_235                                        |   122|
|274   |                fifo_gen_inst                                                            |fifo_generator_v13_1_4                                                    |    94|
|275   |                  inst_fifo_gen                                                          |fifo_generator_v13_1_4_synth_236                                          |    94|
|276   |                    \gconvfifo.rf                                                        |fifo_generator_top_237                                                    |    94|
|277   |                      \grf.rf                                                            |fifo_generator_ramfifo_238                                                |    94|
|278   |                        \gntv_or_sync_fifo.gl0.rd                                        |rd_logic_239                                                              |    38|
|279   |                          \gr1.gr1_int.rfwft                                             |rd_fwft_252                                                               |    19|
|280   |                          \grss.rsts                                                     |rd_status_flags_ss_253                                                    |     2|
|281   |                          rpntr                                                          |rd_bin_cntr_254                                                           |    17|
|282   |                        \gntv_or_sync_fifo.gl0.wr                                        |wr_logic_240                                                              |    25|
|283   |                          \gwss.wsts                                                     |wr_status_flags_ss_250                                                    |     5|
|284   |                          wpntr                                                          |wr_bin_cntr_251                                                           |    20|
|285   |                        \gntv_or_sync_fifo.mem                                           |memory_241                                                                |    11|
|286   |                          \gdm.dm_gen.dm                                                 |dmem_249                                                                  |     6|
|287   |                        rstblk                                                           |reset_blk_ramfifo_242                                                     |    20|
|288   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |synchronizer_ff_243                                                       |     1|
|289   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |synchronizer_ff_244                                                       |     1|
|290   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |synchronizer_ff_245                                                       |     2|
|291   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |synchronizer_ff_246                                                       |     2|
|292   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst      |synchronizer_ff_247                                                       |     1|
|293   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst      |synchronizer_ff_248                                                       |     1|
|294   |          \USE_WRITE.write_data_inst                                                     |axi_protocol_converter_v2_1_12_w_axi3_conv__parameterized1                |    25|
|295   |    axi_protocol_converter_2                                                             |base_zynq_design_axi_protocol_converter_0_1                               |   960|
|296   |      inst                                                                               |axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0_165 |   960|
|297   |        \gen_axi4_axi3.axi3_conv_inst                                                    |axi_protocol_converter_v2_1_12_axi3_conv__parameterized0_166              |   960|
|298   |          \USE_READ.USE_SPLIT_R.read_addr_inst                                           |axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized2_167            |   390|
|299   |            \USE_R_CHANNEL.cmd_queue                                                     |axi_data_fifo_v2_1_11_axic_fifo__parameterized0_213                       |   114|
|300   |              inst                                                                       |axi_data_fifo_v2_1_11_fifo_gen__parameterized0_214                        |   114|
|301   |                fifo_gen_inst                                                            |fifo_generator_v13_1_4__parameterized0__4                                 |    87|
|302   |                  inst_fifo_gen                                                          |fifo_generator_v13_1_4_synth__parameterized0_215                          |    87|
|303   |                    \gconvfifo.rf                                                        |fifo_generator_top__parameterized0_216                                    |    87|
|304   |                      \grf.rf                                                            |fifo_generator_ramfifo__parameterized0_217                                |    87|
|305   |                        \gntv_or_sync_fifo.gl0.rd                                        |rd_logic_218                                                              |    38|
|306   |                          \gr1.gr1_int.rfwft                                             |rd_fwft_231                                                               |    19|
|307   |                          \grss.rsts                                                     |rd_status_flags_ss_232                                                    |     2|
|308   |                          rpntr                                                          |rd_bin_cntr_233                                                           |    17|
|309   |                        \gntv_or_sync_fifo.gl0.wr                                        |wr_logic_219                                                              |    25|
|310   |                          \gwss.wsts                                                     |wr_status_flags_ss_229                                                    |     5|
|311   |                          wpntr                                                          |wr_bin_cntr_230                                                           |    20|
|312   |                        \gntv_or_sync_fifo.mem                                           |memory__parameterized0_220                                                |     4|
|313   |                          \gdm.dm_gen.dm                                                 |dmem__parameterized0_228                                                  |     3|
|314   |                        rstblk                                                           |reset_blk_ramfifo_221                                                     |    20|
|315   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |synchronizer_ff_222                                                       |     1|
|316   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |synchronizer_ff_223                                                       |     1|
|317   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |synchronizer_ff_224                                                       |     2|
|318   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |synchronizer_ff_225                                                       |     2|
|319   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst      |synchronizer_ff_226                                                       |     1|
|320   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst      |synchronizer_ff_227                                                       |     1|
|321   |          \USE_WRITE.USE_SPLIT_W.write_resp_inst                                         |axi_protocol_converter_v2_1_12_b_downsizer__parameterized0_168            |    22|
|322   |          \USE_WRITE.write_addr_inst                                                     |axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized1_169            |   523|
|323   |            \USE_BURSTS.cmd_queue                                                        |axi_data_fifo_v2_1_11_axic_fifo__parameterized3_171                       |   113|
|324   |              inst                                                                       |axi_data_fifo_v2_1_11_fifo_gen__parameterized3_193                        |   113|
|325   |                fifo_gen_inst                                                            |fifo_generator_v13_1_4__parameterized3__2                                 |   101|
|326   |                  inst_fifo_gen                                                          |fifo_generator_v13_1_4_synth__parameterized3_194                          |   101|
|327   |                    \gconvfifo.rf                                                        |fifo_generator_top__parameterized3_195                                    |   101|
|328   |                      \grf.rf                                                            |fifo_generator_ramfifo__parameterized3_196                                |   101|
|329   |                        \gntv_or_sync_fifo.gl0.rd                                        |rd_logic_197                                                              |    38|
|330   |                          \gr1.gr1_int.rfwft                                             |rd_fwft_210                                                               |    19|
|331   |                          \grss.rsts                                                     |rd_status_flags_ss_211                                                    |     2|
|332   |                          rpntr                                                          |rd_bin_cntr_212                                                           |    17|
|333   |                        \gntv_or_sync_fifo.gl0.wr                                        |wr_logic_198                                                              |    25|
|334   |                          \gwss.wsts                                                     |wr_status_flags_ss_208                                                    |     5|
|335   |                          wpntr                                                          |wr_bin_cntr_209                                                           |    20|
|336   |                        \gntv_or_sync_fifo.mem                                           |memory__parameterized3_199                                                |    18|
|337   |                          \gdm.dm_gen.dm                                                 |dmem__parameterized3_207                                                  |    10|
|338   |                        rstblk                                                           |reset_blk_ramfifo_200                                                     |    20|
|339   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |synchronizer_ff_201                                                       |     1|
|340   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |synchronizer_ff_202                                                       |     1|
|341   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |synchronizer_ff_203                                                       |     2|
|342   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |synchronizer_ff_204                                                       |     2|
|343   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst      |synchronizer_ff_205                                                       |     1|
|344   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst      |synchronizer_ff_206                                                       |     1|
|345   |            \USE_B_CHANNEL.cmd_b_queue                                                   |axi_data_fifo_v2_1_11_axic_fifo_172                                       |   122|
|346   |              inst                                                                       |axi_data_fifo_v2_1_11_fifo_gen_173                                        |   122|
|347   |                fifo_gen_inst                                                            |fifo_generator_v13_1_4__5                                                 |    94|
|348   |                  inst_fifo_gen                                                          |fifo_generator_v13_1_4_synth_174                                          |    94|
|349   |                    \gconvfifo.rf                                                        |fifo_generator_top_175                                                    |    94|
|350   |                      \grf.rf                                                            |fifo_generator_ramfifo_176                                                |    94|
|351   |                        \gntv_or_sync_fifo.gl0.rd                                        |rd_logic_177                                                              |    38|
|352   |                          \gr1.gr1_int.rfwft                                             |rd_fwft_190                                                               |    19|
|353   |                          \grss.rsts                                                     |rd_status_flags_ss_191                                                    |     2|
|354   |                          rpntr                                                          |rd_bin_cntr_192                                                           |    17|
|355   |                        \gntv_or_sync_fifo.gl0.wr                                        |wr_logic_178                                                              |    25|
|356   |                          \gwss.wsts                                                     |wr_status_flags_ss_188                                                    |     5|
|357   |                          wpntr                                                          |wr_bin_cntr_189                                                           |    20|
|358   |                        \gntv_or_sync_fifo.mem                                           |memory_179                                                                |    11|
|359   |                          \gdm.dm_gen.dm                                                 |dmem_187                                                                  |     6|
|360   |                        rstblk                                                           |reset_blk_ramfifo_180                                                     |    20|
|361   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |synchronizer_ff_181                                                       |     1|
|362   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |synchronizer_ff_182                                                       |     1|
|363   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |synchronizer_ff_183                                                       |     2|
|364   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |synchronizer_ff_184                                                       |     2|
|365   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst      |synchronizer_ff_185                                                       |     1|
|366   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst      |synchronizer_ff_186                                                       |     1|
|367   |          \USE_WRITE.write_data_inst                                                     |axi_protocol_converter_v2_1_12_w_axi3_conv__parameterized0_170            |    25|
|368   |    axi_protocol_converter_3                                                             |base_zynq_design_axi_protocol_converter_3_0                               |   960|
|369   |      inst                                                                               |axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0_96  |   960|
|370   |        \gen_axi4_axi3.axi3_conv_inst                                                    |axi_protocol_converter_v2_1_12_axi3_conv__parameterized0_97               |   960|
|371   |          \USE_READ.USE_SPLIT_R.read_addr_inst                                           |axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized2_98             |   390|
|372   |            \USE_R_CHANNEL.cmd_queue                                                     |axi_data_fifo_v2_1_11_axic_fifo__parameterized0_144                       |   114|
|373   |              inst                                                                       |axi_data_fifo_v2_1_11_fifo_gen__parameterized0_145                        |   114|
|374   |                fifo_gen_inst                                                            |fifo_generator_v13_1_4__parameterized0__5                                 |    87|
|375   |                  inst_fifo_gen                                                          |fifo_generator_v13_1_4_synth__parameterized0_146                          |    87|
|376   |                    \gconvfifo.rf                                                        |fifo_generator_top__parameterized0_147                                    |    87|
|377   |                      \grf.rf                                                            |fifo_generator_ramfifo__parameterized0_148                                |    87|
|378   |                        \gntv_or_sync_fifo.gl0.rd                                        |rd_logic_149                                                              |    38|
|379   |                          \gr1.gr1_int.rfwft                                             |rd_fwft_162                                                               |    19|
|380   |                          \grss.rsts                                                     |rd_status_flags_ss_163                                                    |     2|
|381   |                          rpntr                                                          |rd_bin_cntr_164                                                           |    17|
|382   |                        \gntv_or_sync_fifo.gl0.wr                                        |wr_logic_150                                                              |    25|
|383   |                          \gwss.wsts                                                     |wr_status_flags_ss_160                                                    |     5|
|384   |                          wpntr                                                          |wr_bin_cntr_161                                                           |    20|
|385   |                        \gntv_or_sync_fifo.mem                                           |memory__parameterized0_151                                                |     4|
|386   |                          \gdm.dm_gen.dm                                                 |dmem__parameterized0_159                                                  |     3|
|387   |                        rstblk                                                           |reset_blk_ramfifo_152                                                     |    20|
|388   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |synchronizer_ff_153                                                       |     1|
|389   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |synchronizer_ff_154                                                       |     1|
|390   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |synchronizer_ff_155                                                       |     2|
|391   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |synchronizer_ff_156                                                       |     2|
|392   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst      |synchronizer_ff_157                                                       |     1|
|393   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst      |synchronizer_ff_158                                                       |     1|
|394   |          \USE_WRITE.USE_SPLIT_W.write_resp_inst                                         |axi_protocol_converter_v2_1_12_b_downsizer__parameterized0_99             |    22|
|395   |          \USE_WRITE.write_addr_inst                                                     |axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized1_100            |   523|
|396   |            \USE_BURSTS.cmd_queue                                                        |axi_data_fifo_v2_1_11_axic_fifo__parameterized3_102                       |   113|
|397   |              inst                                                                       |axi_data_fifo_v2_1_11_fifo_gen__parameterized3_124                        |   113|
|398   |                fifo_gen_inst                                                            |fifo_generator_v13_1_4__parameterized3__3                                 |   101|
|399   |                  inst_fifo_gen                                                          |fifo_generator_v13_1_4_synth__parameterized3_125                          |   101|
|400   |                    \gconvfifo.rf                                                        |fifo_generator_top__parameterized3_126                                    |   101|
|401   |                      \grf.rf                                                            |fifo_generator_ramfifo__parameterized3_127                                |   101|
|402   |                        \gntv_or_sync_fifo.gl0.rd                                        |rd_logic_128                                                              |    38|
|403   |                          \gr1.gr1_int.rfwft                                             |rd_fwft_141                                                               |    19|
|404   |                          \grss.rsts                                                     |rd_status_flags_ss_142                                                    |     2|
|405   |                          rpntr                                                          |rd_bin_cntr_143                                                           |    17|
|406   |                        \gntv_or_sync_fifo.gl0.wr                                        |wr_logic_129                                                              |    25|
|407   |                          \gwss.wsts                                                     |wr_status_flags_ss_139                                                    |     5|
|408   |                          wpntr                                                          |wr_bin_cntr_140                                                           |    20|
|409   |                        \gntv_or_sync_fifo.mem                                           |memory__parameterized3_130                                                |    18|
|410   |                          \gdm.dm_gen.dm                                                 |dmem__parameterized3_138                                                  |    10|
|411   |                        rstblk                                                           |reset_blk_ramfifo_131                                                     |    20|
|412   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |synchronizer_ff_132                                                       |     1|
|413   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |synchronizer_ff_133                                                       |     1|
|414   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |synchronizer_ff_134                                                       |     2|
|415   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |synchronizer_ff_135                                                       |     2|
|416   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst      |synchronizer_ff_136                                                       |     1|
|417   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst      |synchronizer_ff_137                                                       |     1|
|418   |            \USE_B_CHANNEL.cmd_b_queue                                                   |axi_data_fifo_v2_1_11_axic_fifo_103                                       |   122|
|419   |              inst                                                                       |axi_data_fifo_v2_1_11_fifo_gen_104                                        |   122|
|420   |                fifo_gen_inst                                                            |fifo_generator_v13_1_4__6                                                 |    94|
|421   |                  inst_fifo_gen                                                          |fifo_generator_v13_1_4_synth_105                                          |    94|
|422   |                    \gconvfifo.rf                                                        |fifo_generator_top_106                                                    |    94|
|423   |                      \grf.rf                                                            |fifo_generator_ramfifo_107                                                |    94|
|424   |                        \gntv_or_sync_fifo.gl0.rd                                        |rd_logic_108                                                              |    38|
|425   |                          \gr1.gr1_int.rfwft                                             |rd_fwft_121                                                               |    19|
|426   |                          \grss.rsts                                                     |rd_status_flags_ss_122                                                    |     2|
|427   |                          rpntr                                                          |rd_bin_cntr_123                                                           |    17|
|428   |                        \gntv_or_sync_fifo.gl0.wr                                        |wr_logic_109                                                              |    25|
|429   |                          \gwss.wsts                                                     |wr_status_flags_ss_119                                                    |     5|
|430   |                          wpntr                                                          |wr_bin_cntr_120                                                           |    20|
|431   |                        \gntv_or_sync_fifo.mem                                           |memory_110                                                                |    11|
|432   |                          \gdm.dm_gen.dm                                                 |dmem_118                                                                  |     6|
|433   |                        rstblk                                                           |reset_blk_ramfifo_111                                                     |    20|
|434   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |synchronizer_ff_112                                                       |     1|
|435   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |synchronizer_ff_113                                                       |     1|
|436   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |synchronizer_ff_114                                                       |     2|
|437   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |synchronizer_ff_115                                                       |     2|
|438   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst      |synchronizer_ff_116                                                       |     1|
|439   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst      |synchronizer_ff_117                                                       |     1|
|440   |          \USE_WRITE.write_data_inst                                                     |axi_protocol_converter_v2_1_12_w_axi3_conv__parameterized0_101            |    25|
|441   |    axi_protocol_converter_4                                                             |base_zynq_design_axi_protocol_converter_2_0                               |   961|
|442   |      inst                                                                               |axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0     |   961|
|443   |        \gen_axi4_axi3.axi3_conv_inst                                                    |axi_protocol_converter_v2_1_12_axi3_conv__parameterized0                  |   961|
|444   |          \USE_READ.USE_SPLIT_R.read_addr_inst                                           |axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized2                |   391|
|445   |            \USE_R_CHANNEL.cmd_queue                                                     |axi_data_fifo_v2_1_11_axic_fifo__parameterized0                           |   115|
|446   |              inst                                                                       |axi_data_fifo_v2_1_11_fifo_gen__parameterized0                            |   115|
|447   |                fifo_gen_inst                                                            |fifo_generator_v13_1_4__parameterized0__2                                 |    87|
|448   |                  inst_fifo_gen                                                          |fifo_generator_v13_1_4_synth__parameterized0                              |    87|
|449   |                    \gconvfifo.rf                                                        |fifo_generator_top__parameterized0                                        |    87|
|450   |                      \grf.rf                                                            |fifo_generator_ramfifo__parameterized0                                    |    87|
|451   |                        \gntv_or_sync_fifo.gl0.rd                                        |rd_logic_82                                                               |    38|
|452   |                          \gr1.gr1_int.rfwft                                             |rd_fwft_93                                                                |    19|
|453   |                          \grss.rsts                                                     |rd_status_flags_ss_94                                                     |     2|
|454   |                          rpntr                                                          |rd_bin_cntr_95                                                            |    17|
|455   |                        \gntv_or_sync_fifo.gl0.wr                                        |wr_logic_83                                                               |    25|
|456   |                          \gwss.wsts                                                     |wr_status_flags_ss_91                                                     |     5|
|457   |                          wpntr                                                          |wr_bin_cntr_92                                                            |    20|
|458   |                        \gntv_or_sync_fifo.mem                                           |memory__parameterized0                                                    |     4|
|459   |                          \gdm.dm_gen.dm                                                 |dmem__parameterized0                                                      |     3|
|460   |                        rstblk                                                           |reset_blk_ramfifo_84                                                      |    20|
|461   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |synchronizer_ff_85                                                        |     1|
|462   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |synchronizer_ff_86                                                        |     1|
|463   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |synchronizer_ff_87                                                        |     2|
|464   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |synchronizer_ff_88                                                        |     2|
|465   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst      |synchronizer_ff_89                                                        |     1|
|466   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst      |synchronizer_ff_90                                                        |     1|
|467   |          \USE_WRITE.USE_SPLIT_W.write_resp_inst                                         |axi_protocol_converter_v2_1_12_b_downsizer__parameterized0                |    21|
|468   |          \USE_WRITE.write_addr_inst                                                     |axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized1                |   525|
|469   |            \USE_BURSTS.cmd_queue                                                        |axi_data_fifo_v2_1_11_axic_fifo__parameterized3                           |   124|
|470   |              inst                                                                       |axi_data_fifo_v2_1_11_fifo_gen__parameterized3                            |   124|
|471   |                fifo_gen_inst                                                            |fifo_generator_v13_1_4__parameterized3                                    |   101|
|472   |                  inst_fifo_gen                                                          |fifo_generator_v13_1_4_synth__parameterized3                              |   101|
|473   |                    \gconvfifo.rf                                                        |fifo_generator_top__parameterized3                                        |   101|
|474   |                      \grf.rf                                                            |fifo_generator_ramfifo__parameterized3                                    |   101|
|475   |                        \gntv_or_sync_fifo.gl0.rd                                        |rd_logic_68                                                               |    38|
|476   |                          \gr1.gr1_int.rfwft                                             |rd_fwft_79                                                                |    19|
|477   |                          \grss.rsts                                                     |rd_status_flags_ss_80                                                     |     2|
|478   |                          rpntr                                                          |rd_bin_cntr_81                                                            |    17|
|479   |                        \gntv_or_sync_fifo.gl0.wr                                        |wr_logic_69                                                               |    25|
|480   |                          \gwss.wsts                                                     |wr_status_flags_ss_77                                                     |     5|
|481   |                          wpntr                                                          |wr_bin_cntr_78                                                            |    20|
|482   |                        \gntv_or_sync_fifo.mem                                           |memory__parameterized3                                                    |    18|
|483   |                          \gdm.dm_gen.dm                                                 |dmem__parameterized3                                                      |    10|
|484   |                        rstblk                                                           |reset_blk_ramfifo_70                                                      |    20|
|485   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |synchronizer_ff_71                                                        |     1|
|486   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |synchronizer_ff_72                                                        |     1|
|487   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |synchronizer_ff_73                                                        |     2|
|488   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |synchronizer_ff_74                                                        |     2|
|489   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst      |synchronizer_ff_75                                                        |     1|
|490   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst      |synchronizer_ff_76                                                        |     1|
|491   |            \USE_B_CHANNEL.cmd_b_queue                                                   |axi_data_fifo_v2_1_11_axic_fifo                                           |   114|
|492   |              inst                                                                       |axi_data_fifo_v2_1_11_fifo_gen                                            |   114|
|493   |                fifo_gen_inst                                                            |fifo_generator_v13_1_4__3                                                 |    94|
|494   |                  inst_fifo_gen                                                          |fifo_generator_v13_1_4_synth                                              |    94|
|495   |                    \gconvfifo.rf                                                        |fifo_generator_top                                                        |    94|
|496   |                      \grf.rf                                                            |fifo_generator_ramfifo                                                    |    94|
|497   |                        \gntv_or_sync_fifo.gl0.rd                                        |rd_logic_54                                                               |    38|
|498   |                          \gr1.gr1_int.rfwft                                             |rd_fwft_65                                                                |    19|
|499   |                          \grss.rsts                                                     |rd_status_flags_ss_66                                                     |     2|
|500   |                          rpntr                                                          |rd_bin_cntr_67                                                            |    17|
|501   |                        \gntv_or_sync_fifo.gl0.wr                                        |wr_logic_55                                                               |    25|
|502   |                          \gwss.wsts                                                     |wr_status_flags_ss_63                                                     |     5|
|503   |                          wpntr                                                          |wr_bin_cntr_64                                                            |    20|
|504   |                        \gntv_or_sync_fifo.mem                                           |memory                                                                    |    11|
|505   |                          \gdm.dm_gen.dm                                                 |dmem                                                                      |     6|
|506   |                        rstblk                                                           |reset_blk_ramfifo_56                                                      |    20|
|507   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |synchronizer_ff_57                                                        |     1|
|508   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |synchronizer_ff_58                                                        |     1|
|509   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |synchronizer_ff_59                                                        |     2|
|510   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |synchronizer_ff_60                                                        |     2|
|511   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst      |synchronizer_ff_61                                                        |     1|
|512   |                          \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst      |synchronizer_ff_62                                                        |     1|
|513   |          \USE_WRITE.write_data_inst                                                     |axi_protocol_converter_v2_1_12_w_axi3_conv__parameterized0                |    24|
|514   |    clk_wiz_1                                                                            |base_zynq_design_clk_wiz_1_0                                              |     7|
|515   |      inst                                                                               |base_zynq_design_clk_wiz_1_0_clk_wiz                                      |     7|
|516   |    nuraghe_soc_1                                                                        |base_zynq_design_nuraghe_soc_1_0                                          |  1239|
|517   |    processing_system7_0                                                                 |base_zynq_design_processing_system7_0_0                                   |   244|
|518   |      inst                                                                               |processing_system7_v5_5_processing_system7                                |   244|
|519   |    processing_system7_0_axi_periph                                                      |base_zynq_design_processing_system7_0_axi_periph_0                        |  3727|
|520   |      xbar                                                                               |base_zynq_design_xbar_0                                                   |   844|
|521   |        inst                                                                             |axi_crossbar_v2_1_13_axi_crossbar                                         |   844|
|522   |          \gen_samd.crossbar_samd                                                        |axi_crossbar_v2_1_13_crossbar                                             |   844|
|523   |            addr_arbiter_ar                                                              |axi_crossbar_v2_1_13_addr_arbiter                                         |    85|
|524   |            addr_arbiter_aw                                                              |axi_crossbar_v2_1_13_addr_arbiter_44                                      |    91|
|525   |            \gen_decerr_slave.decerr_slave_inst                                          |axi_crossbar_v2_1_13_decerr_slave                                         |    39|
|526   |            \gen_master_slots[0].reg_slice_mi                                            |axi_register_slice_v2_1_12_axi_register_slice__parameterized1             |   215|
|527   |              b_pipe                                                                     |axi_register_slice_v2_1_12_axic_register_slice__parameterized1_52         |     8|
|528   |              r_pipe                                                                     |axi_register_slice_v2_1_12_axic_register_slice__parameterized2_53         |   207|
|529   |            \gen_master_slots[1].reg_slice_mi                                            |axi_register_slice_v2_1_12_axi_register_slice__parameterized1_45          |   217|
|530   |              b_pipe                                                                     |axi_register_slice_v2_1_12_axic_register_slice__parameterized1_50         |    10|
|531   |              r_pipe                                                                     |axi_register_slice_v2_1_12_axic_register_slice__parameterized2_51         |   207|
|532   |            \gen_master_slots[2].reg_slice_mi                                            |axi_register_slice_v2_1_12_axi_register_slice__parameterized1_46          |    23|
|533   |              b_pipe                                                                     |axi_register_slice_v2_1_12_axic_register_slice__parameterized1            |     7|
|534   |              r_pipe                                                                     |axi_register_slice_v2_1_12_axic_register_slice__parameterized2_49         |    16|
|535   |            \gen_slave_slots[0].gen_si_read.si_transactor_ar                             |axi_crossbar_v2_1_13_si_transactor                                        |    89|
|536   |            \gen_slave_slots[0].gen_si_write.si_transactor_aw                            |axi_crossbar_v2_1_13_si_transactor__parameterized0                        |    22|
|537   |            \gen_slave_slots[0].gen_si_write.splitter_aw_si                              |axi_crossbar_v2_1_13_splitter                                             |     8|
|538   |            \gen_slave_slots[0].gen_si_write.wdata_router_w                              |axi_crossbar_v2_1_13_wdata_router                                         |    38|
|539   |              wrouter_aw_fifo                                                            |axi_data_fifo_v2_1_11_axic_reg_srl_fifo                                   |    38|
|540   |                \gen_srls[0].gen_rep[0].srl_nx1                                          |axi_data_fifo_v2_1_11_ndeep_srl__parameterized0                           |     2|
|541   |                \gen_srls[0].gen_rep[1].srl_nx1                                          |axi_data_fifo_v2_1_11_ndeep_srl__parameterized0_48                        |     5|
|542   |            splitter_aw_mi                                                               |axi_crossbar_v2_1_13_splitter_47                                          |     2|
|543   |      m00_couplers                                                                       |m00_couplers_imp_1R5MXF4                                                  |  1545|
|544   |        auto_ds                                                                          |base_zynq_design_auto_ds_0                                                |  1545|
|545   |          inst                                                                           |axi_dwidth_converter_v2_1_12_top__parameterized0                          |  1545|
|546   |            \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                       |axi_dwidth_converter_v2_1_12_axi_downsizer__parameterized0                |  1545|
|547   |              \USE_READ.read_addr_inst                                                   |axi_dwidth_converter_v2_1_12_a_downsizer__parameterized2                  |   656|
|548   |                cmd_queue                                                                |axi_data_fifo_v2_1_11_axic_fifo__parameterized2_23                        |   286|
|549   |                  inst                                                                   |axi_data_fifo_v2_1_11_fifo_gen__parameterized2_24                         |   286|
|550   |                    fifo_gen_inst                                                        |fifo_generator_v13_1_4__parameterized2                                    |   140|
|551   |                      inst_fifo_gen                                                      |fifo_generator_v13_1_4_synth__parameterized2_25                           |   140|
|552   |                        \gconvfifo.rf                                                    |fifo_generator_top__parameterized2_26                                     |   140|
|553   |                          \grf.rf                                                        |fifo_generator_ramfifo__parameterized2_27                                 |   140|
|554   |                            \gntv_or_sync_fifo.gl0.rd                                    |rd_logic_28                                                               |    38|
|555   |                              \gr1.gr1_int.rfwft                                         |rd_fwft_41                                                                |    19|
|556   |                              \grss.rsts                                                 |rd_status_flags_ss_42                                                     |     2|
|557   |                              rpntr                                                      |rd_bin_cntr_43                                                            |    17|
|558   |                            \gntv_or_sync_fifo.gl0.wr                                    |wr_logic_29                                                               |    25|
|559   |                              \gwss.wsts                                                 |wr_status_flags_ss_39                                                     |     5|
|560   |                              wpntr                                                      |wr_bin_cntr_40                                                            |    20|
|561   |                            \gntv_or_sync_fifo.mem                                       |memory__parameterized2_30                                                 |    57|
|562   |                              \gdm.dm_gen.dm                                             |dmem__parameterized2_38                                                   |    31|
|563   |                            rstblk                                                       |reset_blk_ramfifo_31                                                      |    20|
|564   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_32                                                        |     1|
|565   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_33                                                        |     1|
|566   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_34                                                        |     2|
|567   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_35                                                        |     2|
|568   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst  |synchronizer_ff_36                                                        |     1|
|569   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst  |synchronizer_ff_37                                                        |     1|
|570   |              \USE_READ.read_data_inst                                                   |axi_dwidth_converter_v2_1_12_r_downsizer__parameterized0                  |    98|
|571   |              \USE_WRITE.USE_SPLIT.write_resp_inst                                       |axi_dwidth_converter_v2_1_12_b_downsizer__parameterized0                  |    34|
|572   |              \USE_WRITE.write_addr_inst                                                 |axi_dwidth_converter_v2_1_12_a_downsizer__parameterized1                  |   687|
|573   |                \USE_B_CHANNEL.cmd_b_queue                                               |axi_data_fifo_v2_1_11_axic_fifo__parameterized1                           |   114|
|574   |                  inst                                                                   |axi_data_fifo_v2_1_11_fifo_gen__parameterized1                            |   114|
|575   |                    fifo_gen_inst                                                        |fifo_generator_v13_1_4__parameterized1                                    |   103|
|576   |                      inst_fifo_gen                                                      |fifo_generator_v13_1_4_synth__parameterized1                              |   103|
|577   |                        \gconvfifo.rf                                                    |fifo_generator_top__parameterized1                                        |   103|
|578   |                          \grf.rf                                                        |fifo_generator_ramfifo__parameterized1                                    |   103|
|579   |                            \gntv_or_sync_fifo.gl0.rd                                    |rd_logic_9                                                                |    38|
|580   |                              \gr1.gr1_int.rfwft                                         |rd_fwft_20                                                                |    19|
|581   |                              \grss.rsts                                                 |rd_status_flags_ss_21                                                     |     2|
|582   |                              rpntr                                                      |rd_bin_cntr_22                                                            |    17|
|583   |                            \gntv_or_sync_fifo.gl0.wr                                    |wr_logic_10                                                               |    25|
|584   |                              \gwss.wsts                                                 |wr_status_flags_ss_18                                                     |     5|
|585   |                              wpntr                                                      |wr_bin_cntr_19                                                            |    20|
|586   |                            \gntv_or_sync_fifo.mem                                       |memory__parameterized1                                                    |    20|
|587   |                              \gdm.dm_gen.dm                                             |dmem__parameterized1                                                      |    11|
|588   |                            rstblk                                                       |reset_blk_ramfifo_11                                                      |    20|
|589   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_12                                                        |     1|
|590   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_13                                                        |     1|
|591   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_14                                                        |     2|
|592   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_15                                                        |     2|
|593   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst  |synchronizer_ff_16                                                        |     1|
|594   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst  |synchronizer_ff_17                                                        |     1|
|595   |                cmd_queue                                                                |axi_data_fifo_v2_1_11_axic_fifo__parameterized2                           |   199|
|596   |                  inst                                                                   |axi_data_fifo_v2_1_11_fifo_gen__parameterized2                            |   199|
|597   |                    fifo_gen_inst                                                        |fifo_generator_v13_1_4__parameterized2__3                                 |   138|
|598   |                      inst_fifo_gen                                                      |fifo_generator_v13_1_4_synth__parameterized2                              |   138|
|599   |                        \gconvfifo.rf                                                    |fifo_generator_top__parameterized2                                        |   138|
|600   |                          \grf.rf                                                        |fifo_generator_ramfifo__parameterized2                                    |   138|
|601   |                            \gntv_or_sync_fifo.gl0.rd                                    |rd_logic                                                                  |    38|
|602   |                              \gr1.gr1_int.rfwft                                         |rd_fwft                                                                   |    19|
|603   |                              \grss.rsts                                                 |rd_status_flags_ss                                                        |     2|
|604   |                              rpntr                                                      |rd_bin_cntr                                                               |    17|
|605   |                            \gntv_or_sync_fifo.gl0.wr                                    |wr_logic                                                                  |    25|
|606   |                              \gwss.wsts                                                 |wr_status_flags_ss                                                        |     5|
|607   |                              wpntr                                                      |wr_bin_cntr                                                               |    20|
|608   |                            \gntv_or_sync_fifo.mem                                       |memory__parameterized2                                                    |    55|
|609   |                              \gdm.dm_gen.dm                                             |dmem__parameterized2                                                      |    30|
|610   |                            rstblk                                                       |reset_blk_ramfifo                                                         |    20|
|611   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff                                                           |     1|
|612   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_4                                                         |     1|
|613   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_5                                                         |     2|
|614   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_6                                                         |     2|
|615   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst  |synchronizer_ff_7                                                         |     1|
|616   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst  |synchronizer_ff_8                                                         |     1|
|617   |              \USE_WRITE.write_data_inst                                                 |axi_dwidth_converter_v2_1_12_w_downsizer                                  |    70|
|618   |      s00_couplers                                                                       |s00_couplers_imp_1UTISAU                                                  |  1338|
|619   |        auto_pc                                                                          |base_zynq_design_auto_pc_0                                                |     0|
|620   |        auto_us                                                                          |base_zynq_design_auto_us_0                                                |  1338|
|621   |          inst                                                                           |axi_dwidth_converter_v2_1_12_top__parameterized1                          |  1338|
|622   |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                               |axi_dwidth_converter_v2_1_12_axi_upsizer                                  |  1338|
|623   |              \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                    |axi_register_slice_v2_1_12_axi_register_slice                             |   203|
|624   |                r_pipe                                                                   |axi_register_slice_v2_1_12_axic_register_slice__parameterized2            |   203|
|625   |              \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                            |axi_dwidth_converter_v2_1_12_r_upsizer                                    |   144|
|626   |              \USE_READ.read_addr_inst                                                   |axi_dwidth_converter_v2_1_12_a_upsizer__parameterized0                    |   151|
|627   |                \GEN_CMD_QUEUE.cmd_queue                                                 |generic_baseblocks_v2_1_0_command_fifo__parameterized0_2                  |   103|
|628   |                \gen_id_queue.id_queue                                                   |generic_baseblocks_v2_1_0_command_fifo_3                                  |    45|
|629   |              \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                          |axi_dwidth_converter_v2_1_12_w_upsizer                                    |   296|
|630   |              \USE_WRITE.write_addr_inst                                                 |axi_dwidth_converter_v2_1_12_a_upsizer                                    |   166|
|631   |                \GEN_CMD_QUEUE.cmd_queue                                                 |generic_baseblocks_v2_1_0_command_fifo__parameterized0                    |   116|
|632   |                \gen_id_queue.id_queue                                                   |generic_baseblocks_v2_1_0_command_fifo                                    |    47|
|633   |              si_register_slice_inst                                                     |axi_register_slice_v2_1_12_axi_register_slice__parameterized0             |   378|
|634   |                ar_pipe                                                                  |axi_register_slice_v2_1_12_axic_register_slice__parameterized3            |   181|
|635   |                aw_pipe                                                                  |axi_register_slice_v2_1_12_axic_register_slice__parameterized3_1          |   197|
|636   |    rst_processing_system7_0_50M                                                         |base_zynq_design_rst_processing_system7_0_50M_0                           |    66|
|637   |      U0                                                                                 |proc_sys_reset                                                            |    66|
|638   |        EXT_LPF                                                                          |lpf                                                                       |    23|
|639   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                     |cdc_sync                                                                  |     6|
|640   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                     |cdc_sync_0                                                                |     6|
|641   |        SEQ                                                                              |sequence_psr                                                              |    38|
|642   |          SEQ_COUNTER                                                                    |upcnt_n                                                                   |    13|
|643   |    soc_AXI_ctrl_v1_0_0                                                                  |base_zynq_design_soc_AXI_ctrl_v1_0_0_0                                    |    58|
|644   |      inst                                                                               |soc_AXI_ctrl_v1_0                                                         |    58|
|645   |        soc_AXI_ctrl_v1_0_S00_AXI_inst                                                   |soc_AXI_ctrl_v1_0_S00_AXI                                                 |    58|
+------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:11 ; elapsed = 00:04:28 . Memory (MB): peak = 2022.543 ; gain = 849.484 ; free physical = 55347 ; free virtual = 193121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15248 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:54 ; elapsed = 00:04:02 . Memory (MB): peak = 2022.543 ; gain = 478.301 ; free physical = 55403 ; free virtual = 193177
Synthesis Optimization Complete : Time (s): cpu = 00:04:11 ; elapsed = 00:04:28 . Memory (MB): peak = 2022.547 ; gain = 849.484 ; free physical = 55404 ; free virtual = 193179
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [/home/gderiu/marco/neuraghe_zc706_tcn/fpga/soc/ulpsoc.edf]
Finished Parsing EDIF File [/home/gderiu/marco/neuraghe_zc706_tcn/fpga/soc/ulpsoc.edf]
INFO: [Netlist 29-17] Analyzing 4860 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/clk_wiz_1/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/clk_soc_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/clk_wmem_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_ready_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_aw_ready_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_b_id_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_b_valid_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[10]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[11]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[12]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[13]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[14]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[15]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[16]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[17]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[18]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[19]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[20]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[21]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[22]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[23]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[24]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[25]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[26]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[27]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[28]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[29]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[2]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[30]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[31]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[32]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[33]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[34]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[35]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[36]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[37]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[38]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[39]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[3]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[40]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[41]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[42]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[43]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[44]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[45]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[46]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[47]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[48]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[49]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[4]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[50]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[51]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[52]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[53]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[54]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[55]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[56]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[57]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[58]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[59]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[5]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[60]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[61]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[62]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[63]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[6]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[7]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[8]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_data_IBUF[9]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_id_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_last_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_r_valid_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_w_ready_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/fetch_en_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/from_ps_bus_ar_addr_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/from_ps_bus_ar_addr_IBUF[10]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/from_ps_bus_ar_addr_IBUF[11]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/from_ps_bus_ar_addr_IBUF[12]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/from_ps_bus_ar_addr_IBUF[13]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/from_ps_bus_ar_addr_IBUF[14]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/from_ps_bus_ar_addr_IBUF[15]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/from_ps_bus_ar_addr_IBUF[16]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/from_ps_bus_ar_addr_IBUF[17]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/from_ps_bus_ar_addr_IBUF[18]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/from_ps_bus_ar_addr_IBUF[19]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/from_ps_bus_ar_addr_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/from_ps_bus_ar_addr_IBUF[20]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/from_ps_bus_ar_addr_IBUF[21]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/from_ps_bus_ar_addr_IBUF[22]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/from_ps_bus_ar_addr_IBUF[23]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/from_ps_bus_ar_addr_IBUF[24]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/from_ps_bus_ar_addr_IBUF[25]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/from_ps_bus_ar_addr_IBUF[26]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/from_ps_bus_ar_addr_IBUF[27]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/from_ps_bus_ar_addr_IBUF[2]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/from_ps_bus_ar_addr_IBUF[3]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/from_ps_bus_ar_addr_IBUF[4]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Common 17-14] Message 'Opt 31-32' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/wei2ddr1_bus_w_valid_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/wei2ddr1_bus_w_user_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/wei2ddr1_bus_w_user_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[15]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[16]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[17]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[18]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[19]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[20]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[21]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[22]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[23]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[24]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[25]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[26]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[27]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[28]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[29]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[30]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[31]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_addr_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_burst_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_burst_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_cache_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_cache_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_cache_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_cache_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_id_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_id_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_id_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_id_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_len_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_len_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_len_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_len_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_len_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_len_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_len_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_len_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_lock_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_prot_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_prot_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_prot_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_qos_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_qos_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_qos_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_qos_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/wei2ddr1_bus_w_user_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_region_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_region_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_region_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_region_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_size_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_size_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_size_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_user_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_user_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_user_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_user_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_user_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_user_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_ar_valid_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_aw_addr_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_aw_addr_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_aw_addr_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_aw_addr_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_aw_addr_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_aw_addr_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_aw_addr_OBUF[15]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_aw_addr_OBUF[16]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_aw_addr_OBUF[17]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_aw_addr_OBUF[18]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_aw_addr_OBUF[19]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_aw_addr_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_aw_addr_OBUF[20]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_aw_addr_OBUF[21]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_aw_addr_OBUF[22]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_aw_addr_OBUF[23]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_aw_addr_OBUF[24]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_aw_addr_OBUF[25]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_aw_addr_OBUF[26]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_aw_addr_OBUF[27]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_aw_addr_OBUF[28]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_aw_addr_OBUF[29]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_aw_addr_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. base_zynq_design_i/nuraghe_soc_1/inst/dma2ddr_bus_aw_addr_OBUF[30]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
INFO: [Common 17-14] Message 'Opt 31-33' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  FDR => FDRE: 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 41 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 6 instances
  SRL16 => SRL16E: 1 instances

639 Infos, 512 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:44 ; elapsed = 00:05:39 . Memory (MB): peak = 2273.664 ; gain = 1145.137 ; free physical = 55406 ; free virtual = 193184
INFO: [Common 17-1381] The checkpoint '/home/gderiu/marco/neuraghe_zc706_tcn/pulp_on_zynq/pulp_on_zynq.runs/synth_4/base_zynq_design_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2297.684 ; gain = 24.020 ; free physical = 55266 ; free virtual = 193043
report_utilization: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2297.684 ; gain = 0.000 ; free physical = 55269 ; free virtual = 193045
INFO: [Common 17-206] Exiting Vivado at Tue May 28 11:45:08 2019...
