{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1680229780430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680229780430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 22:29:40 2023 " "Processing started: Thu Mar 30 22:29:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680229780430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1680229780430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU-System -c CPU-System " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-System -c CPU-System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1680229780431 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1680229780669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p3_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file p3_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 p3_tb " "Found entity 1: p3_tb" {  } { { "p3_tb.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/p3_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229780702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229780705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229780707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encoder.v 2 2 " "Found 2 design units, including 2 entities, in source file select_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encoder " "Found entity 1: select_encoder" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780709 ""} { "Info" "ISGN_ENTITY_NAME" "2 encoder_4_16 " "Found entity 2: encoder_4_16" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229780709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff.v 2 2 " "Found 2 design units, including 2 entities, in source file conff.v" { { "Info" "ISGN_ENTITY_NAME" "1 conff " "Found entity 1: conff" {  } { { "conff.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780712 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_4_16 " "Found entity 2: decoder_4_16" {  } { { "conff.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229780712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate.v 5 5 " "Found 5 design units, including 5 entities, in source file rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780714 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_right " "Found entity 2: shift_right" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780714 ""} { "Info" "ISGN_ENTITY_NAME" "3 ar_shift_right " "Found entity 3: ar_shift_right" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780714 ""} { "Info" "ISGN_ENTITY_NAME" "4 rotate_left " "Found entity 4: rotate_left" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780714 ""} { "Info" "ISGN_ENTITY_NAME" "5 rotate_right " "Found entity 5: rotate_right" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229780714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/mux_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229780717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_ops.v 4 4 " "Found 4 design units, including 4 entities, in source file logical_ops.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_or " "Found entity 1: logical_or" {  } { { "logical_ops.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780719 ""} { "Info" "ISGN_ENTITY_NAME" "2 logical_and " "Found entity 2: logical_and" {  } { { "logical_ops.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780719 ""} { "Info" "ISGN_ENTITY_NAME" "3 logical_not " "Found entity 3: logical_not" {  } { { "logical_ops.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780719 ""} { "Info" "ISGN_ENTITY_NAME" "4 logical_negate " "Found entity 4: logical_negate" {  } { { "logical_ops.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229780719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_regs.v 3 3 " "Found 3 design units, including 3 entities, in source file gen_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_regs " "Found entity 1: gen_regs" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780722 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_reg " "Found entity 2: pc_reg" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780722 ""} { "Info" "ISGN_ENTITY_NAME" "3 mar_reg " "Found entity 3: mar_reg" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229780722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_5 " "Found entity 1: encoder_32_5" {  } { { "encoder_32_5.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/encoder_32_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229780724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Found entity 1: bus_mux" {  } { { "bus_mux.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/bus_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229780726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_mult.v 2 2 " "Found 2 design units, including 2 entities, in source file arithmetic_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitpair_mult " "Found entity 1: bitpair_mult" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780727 ""} { "Info" "ISGN_ENTITY_NAME" "2 arithmetic_mult " "Found entity 2: arithmetic_mult" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229780727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_div.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_div " "Found entity 1: arithmetic_div" {  } { { "arithmetic_div.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229780730 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(13) " "Verilog HDL information at alu.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680229780731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229780732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.v 8 8 " "Found 8 design units, including 8 entities, in source file add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_sub " "Found entity 1: arithmetic_sub" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780734 ""} { "Info" "ISGN_ENTITY_NAME" "2 arithmetic_add " "Found entity 2: arithmetic_add" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780734 ""} { "Info" "ISGN_ENTITY_NAME" "3 HA " "Found entity 3: HA" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780734 ""} { "Info" "ISGN_ENTITY_NAME" "4 FA " "Found entity 4: FA" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780734 ""} { "Info" "ISGN_ENTITY_NAME" "5 RCA4 " "Found entity 5: RCA4" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780734 ""} { "Info" "ISGN_ENTITY_NAME" "6 RCA16 " "Found entity 6: RCA16" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780734 ""} { "Info" "ISGN_ENTITY_NAME" "7 RCA32 " "Found entity 7: RCA32" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780734 ""} { "Info" "ISGN_ENTITY_NAME" "8 RCA64 " "Found entity 8: RCA64" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229780734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ram " "Found entity 1: memory_ram" {  } { { "memory_ram.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/memory_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229780736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229780738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229780738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out cpu.v(30) " "Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for \"c_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inport_out cpu.v(30) " "Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for \"inport_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mdr_out cpu.v(30) " "Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for \"mdr_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_out cpu.v(30) " "Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for \"pc_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zlo_out cpu.v(30) " "Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for \"zlo_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zhi_out cpu.v(30) " "Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for \"zhi_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lo_out cpu.v(30) " "Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for \"lo_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hi_out cpu.v(30) " "Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for \"hi_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mdr_read cpu.v(34) " "Verilog HDL Implicit Net warning at cpu.v(34): created implicit net for \"mdr_read\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mdr_enable cpu.v(35) " "Verilog HDL Implicit Net warning at cpu.v(35): created implicit net for \"mdr_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clr cpu.v(35) " "Verilog HDL Implicit Net warning at cpu.v(35): created implicit net for \"clr\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mar_enable cpu.v(39) " "Verilog HDL Implicit Net warning at cpu.v(39): created implicit net for \"mar_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ram_enable cpu.v(42) " "Verilog HDL Implicit Net warning at cpu.v(42): created implicit net for \"ram_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_in cpu.v(46) " "Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for \"r_in\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_out cpu.v(46) " "Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for \"r_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ba_out cpu.v(46) " "Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for \"ba_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gra cpu.v(46) " "Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for \"gra\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "grb cpu.v(46) " "Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for \"grb\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "grc cpu.v(46) " "Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for \"grc\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "con_enable cpu.v(50) " "Verilog HDL Implicit Net warning at cpu.v(50): created implicit net for \"con_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780739 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_increment cpu.v(56) " "Verilog HDL Implicit Net warning at cpu.v(56): created implicit net for \"pc_increment\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780739 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_enable cpu.v(56) " "Verilog HDL Implicit Net warning at cpu.v(56): created implicit net for \"pc_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780739 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_enable cpu.v(57) " "Verilog HDL Implicit Net warning at cpu.v(57): created implicit net for \"y_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780739 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hi_enable cpu.v(58) " "Verilog HDL Implicit Net warning at cpu.v(58): created implicit net for \"hi_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780739 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lo_enable cpu.v(59) " "Verilog HDL Implicit Net warning at cpu.v(59): created implicit net for \"lo_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780739 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zlo_enable cpu.v(60) " "Verilog HDL Implicit Net warning at cpu.v(60): created implicit net for \"zlo_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780739 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zhi_enable cpu.v(61) " "Verilog HDL Implicit Net warning at cpu.v(61): created implicit net for \"zhi_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780739 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ir_enable cpu.v(62) " "Verilog HDL Implicit Net warning at cpu.v(62): created implicit net for \"ir_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780739 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inport_enable cpu.v(87) " "Verilog HDL Implicit Net warning at cpu.v(87): created implicit net for \"inport_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780739 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outport_enable cpu.v(88) " "Verilog HDL Implicit Net warning at cpu.v(88): created implicit net for \"outport_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780739 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_out cpu.v(93) " "Verilog HDL Implicit Net warning at cpu.v(93): created implicit net for \"y_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780739 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "run cpu.v(94) " "Verilog HDL Implicit Net warning at cpu.v(94): created implicit net for \"run\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780739 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flag conff.v(15) " "Verilog HDL Implicit Net warning at conff.v(15): created implicit net for \"flag\"" {  } { { "conff.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229780739 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1680229780787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_5 encoder_32_5:output_mux " "Elaborating entity \"encoder_32_5\" for hierarchy \"encoder_32_5:output_mux\"" {  } { { "cpu.v" "output_mux" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780793 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "encoder_32_5.v(5) " "Verilog HDL Case Statement warning at encoder_32_5.v(5): can't check case statement for completeness because the case expression has too many possible states" {  } { { "encoder_32_5.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/encoder_32_5.v" 5 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1680229780793 "|datapath|encoder_32_5:output_mux"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "encoder_32_5.v(5) " "Verilog HDL Case Statement information at encoder_32_5.v(5): all case item expressions in this case statement are onehot" {  } { { "encoder_32_5.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/encoder_32_5.v" 5 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1680229780794 "|datapath|encoder_32_5:output_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 mux_2_1:mdrMUX " "Elaborating entity \"mux_2_1\" for hierarchy \"mux_2_1:mdrMUX\"" {  } { { "cpu.v" "mdrMUX" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regs gen_regs:mdr " "Elaborating entity \"gen_regs\" for hierarchy \"gen_regs:mdr\"" {  } { { "cpu.v" "mdr" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mar_reg mar_reg:mar " "Elaborating entity \"mar_reg\" for hierarchy \"mar_reg:mar\"" {  } { { "cpu.v" "mar" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_connection " "Elaborating entity \"ram\" for hierarchy \"ram:ram_connection\"" {  } { { "cpu.v" "ram_connection" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_encoder select_encoder:s_e " "Elaborating entity \"select_encoder\" for hierarchy \"select_encoder:s_e\"" {  } { { "cpu.v" "s_e" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780804 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decode select_encoder.v(9) " "Verilog HDL Always Construct warning at select_encoder.v(9): inferring latch(es) for variable \"decode\", which holds its previous value in one or more paths through the always construct" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780805 "|datapath|select_encoder:s_e"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode\[0\] select_encoder.v(9) " "Inferred latch for \"decode\[0\]\" at select_encoder.v(9)" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780805 "|datapath|select_encoder:s_e"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode\[1\] select_encoder.v(9) " "Inferred latch for \"decode\[1\]\" at select_encoder.v(9)" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780805 "|datapath|select_encoder:s_e"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode\[2\] select_encoder.v(9) " "Inferred latch for \"decode\[2\]\" at select_encoder.v(9)" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780805 "|datapath|select_encoder:s_e"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode\[3\] select_encoder.v(9) " "Inferred latch for \"decode\[3\]\" at select_encoder.v(9)" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780805 "|datapath|select_encoder:s_e"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_4_16 select_encoder:s_e\|encoder_4_16:s_enc " "Elaborating entity \"encoder_4_16\" for hierarchy \"select_encoder:s_e\|encoder_4_16:s_enc\"" {  } { { "select_encoder.v" "s_enc" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conff conff:control " "Elaborating entity \"conff\" for hierarchy \"conff:control\"" {  } { { "cpu.v" "control" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780807 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag conff.v(19) " "Verilog HDL Always Construct warning at conff.v(19): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conff.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1680229780809 "|datapath|conff:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4_16 conff:control\|decoder_4_16:yup " "Elaborating entity \"decoder_4_16\" for hierarchy \"conff:control\|decoder_4_16:yup\"" {  } { { "conff.v" "yup" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:pc " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:pc\"" {  } { { "cpu.v" "pc" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:controlUnit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:controlUnit\"" {  } { { "cpu.v" "controlUnit" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780836 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(38) " "Verilog HDL Case Statement warning at control_unit.v(38): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 38 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1680229780839 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(32) " "Verilog HDL Case Statement warning at control_unit.v(32): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1680229780841 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(32) " "Verilog HDL Case Statement information at control_unit.v(32): all case item expressions in this case statement are onehot" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1680229780841 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Present_state control_unit.v(28) " "Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable \"Present_state\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780842 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Run control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"Run\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780848 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R_enableIn control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"R_enableIn\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780848 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Gra control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"Gra\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780848 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grb control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"Grb\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780848 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grc control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"Grc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780848 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_enable control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"Y_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780848 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCout control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"PCout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780848 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZHighout control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"ZHighout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780848 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZLowout control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"ZLowout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780848 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRout control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"MDRout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780849 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MAR_enable control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"MAR_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780849 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_enable control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"PC_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780849 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDR_enable control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"MDR_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780849 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IR_enable control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"IR_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780849 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IncPC control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"IncPC\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780849 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDR_read control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"MDR_read\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780849 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIin control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"HIin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780849 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOin control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"LOin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780849 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIout control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"HIout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780849 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOout control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"LOout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780849 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZHighIn control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"ZHighIn\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780849 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZLowIn control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"ZLowIn\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780849 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cout control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"Cout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780849 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAM_write control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"RAM_write\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780849 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R_enable control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"R_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780849 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rout control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"Rout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780849 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BAout control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"BAout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780850 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CON_enable control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"CON_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780850 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enableInputPort control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"enableInputPort\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780850 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OutPort_enable control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"OutPort_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780850 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "InPortout control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): inferring latch(es) for variable \"InPortout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680229780850 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "y_out control_unit.v(5) " "Output port \"y_out\" at control_unit.v(5) has no driver" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1680229780852 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InPortout control_unit.v(168) " "Inferred latch for \"InPortout\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780853 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPort_enable control_unit.v(168) " "Inferred latch for \"OutPort_enable\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780853 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableInputPort control_unit.v(168) " "Inferred latch for \"enableInputPort\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780853 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CON_enable control_unit.v(168) " "Inferred latch for \"CON_enable\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780853 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BAout control_unit.v(168) " "Inferred latch for \"BAout\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780853 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout control_unit.v(168) " "Inferred latch for \"Rout\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780854 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enable control_unit.v(168) " "Inferred latch for \"R_enable\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780854 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_write control_unit.v(168) " "Inferred latch for \"RAM_write\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780854 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout control_unit.v(168) " "Inferred latch for \"Cout\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780854 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZLowIn control_unit.v(168) " "Inferred latch for \"ZLowIn\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780854 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZHighIn control_unit.v(168) " "Inferred latch for \"ZHighIn\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780854 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOout control_unit.v(168) " "Inferred latch for \"LOout\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780854 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIout control_unit.v(168) " "Inferred latch for \"HIout\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780854 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOin control_unit.v(168) " "Inferred latch for \"LOin\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780854 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIin control_unit.v(168) " "Inferred latch for \"HIin\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780854 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_read control_unit.v(168) " "Inferred latch for \"MDR_read\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780854 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IncPC control_unit.v(168) " "Inferred latch for \"IncPC\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780854 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_enable control_unit.v(168) " "Inferred latch for \"IR_enable\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780854 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_enable control_unit.v(168) " "Inferred latch for \"MDR_enable\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780854 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_enable control_unit.v(168) " "Inferred latch for \"PC_enable\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780854 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_enable control_unit.v(168) " "Inferred latch for \"MAR_enable\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780854 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRout control_unit.v(168) " "Inferred latch for \"MDRout\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780855 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZLowout control_unit.v(168) " "Inferred latch for \"ZLowout\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780855 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZHighout control_unit.v(168) " "Inferred latch for \"ZHighout\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780855 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout control_unit.v(168) " "Inferred latch for \"PCout\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780855 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_enable control_unit.v(168) " "Inferred latch for \"Y_enable\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780855 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grc control_unit.v(168) " "Inferred latch for \"Grc\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780855 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grb control_unit.v(168) " "Inferred latch for \"Grb\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780855 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gra control_unit.v(168) " "Inferred latch for \"Gra\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780855 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[0\] control_unit.v(168) " "Inferred latch for \"R_enableIn\[0\]\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780855 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[1\] control_unit.v(168) " "Inferred latch for \"R_enableIn\[1\]\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780855 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[2\] control_unit.v(168) " "Inferred latch for \"R_enableIn\[2\]\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780855 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[3\] control_unit.v(168) " "Inferred latch for \"R_enableIn\[3\]\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780855 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[4\] control_unit.v(168) " "Inferred latch for \"R_enableIn\[4\]\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780855 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[5\] control_unit.v(168) " "Inferred latch for \"R_enableIn\[5\]\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780855 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[6\] control_unit.v(168) " "Inferred latch for \"R_enableIn\[6\]\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780855 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[7\] control_unit.v(168) " "Inferred latch for \"R_enableIn\[7\]\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780855 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[8\] control_unit.v(168) " "Inferred latch for \"R_enableIn\[8\]\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780855 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[9\] control_unit.v(168) " "Inferred latch for \"R_enableIn\[9\]\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780856 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[10\] control_unit.v(168) " "Inferred latch for \"R_enableIn\[10\]\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780856 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[11\] control_unit.v(168) " "Inferred latch for \"R_enableIn\[11\]\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780856 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[12\] control_unit.v(168) " "Inferred latch for \"R_enableIn\[12\]\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780856 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[13\] control_unit.v(168) " "Inferred latch for \"R_enableIn\[13\]\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780856 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[14\] control_unit.v(168) " "Inferred latch for \"R_enableIn\[14\]\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780856 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_enableIn\[15\] control_unit.v(168) " "Inferred latch for \"R_enableIn\[15\]\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780856 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Run control_unit.v(168) " "Inferred latch for \"Run\" at control_unit.v(168)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780856 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.br7 control_unit.v(32) " "Inferred latch for \"Present_state.br7\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780856 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.halt3 control_unit.v(32) " "Inferred latch for \"Present_state.halt3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780856 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.nop3 control_unit.v(32) " "Inferred latch for \"Present_state.nop3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780856 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.out3 control_unit.v(32) " "Inferred latch for \"Present_state.out3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780856 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.in3 control_unit.v(32) " "Inferred latch for \"Present_state.in3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780856 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.mflo3 control_unit.v(32) " "Inferred latch for \"Present_state.mflo3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780856 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.mfhi3 control_unit.v(32) " "Inferred latch for \"Present_state.mfhi3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780857 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.jal4 control_unit.v(32) " "Inferred latch for \"Present_state.jal4\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780857 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.jal3 control_unit.v(32) " "Inferred latch for \"Present_state.jal3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780857 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.jr3 control_unit.v(32) " "Inferred latch for \"Present_state.jr3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780857 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.br6 control_unit.v(32) " "Inferred latch for \"Present_state.br6\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780857 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.br5 control_unit.v(32) " "Inferred latch for \"Present_state.br5\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780857 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.br4 control_unit.v(32) " "Inferred latch for \"Present_state.br4\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780857 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.br3 control_unit.v(32) " "Inferred latch for \"Present_state.br3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780857 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.ori5 control_unit.v(32) " "Inferred latch for \"Present_state.ori5\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780857 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.ori4 control_unit.v(32) " "Inferred latch for \"Present_state.ori4\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780857 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.ori3 control_unit.v(32) " "Inferred latch for \"Present_state.ori3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780857 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.andi5 control_unit.v(32) " "Inferred latch for \"Present_state.andi5\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780857 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.andi4 control_unit.v(32) " "Inferred latch for \"Present_state.andi4\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780857 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.andi3 control_unit.v(32) " "Inferred latch for \"Present_state.andi3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780858 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.addi5 control_unit.v(32) " "Inferred latch for \"Present_state.addi5\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780858 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.addi4 control_unit.v(32) " "Inferred latch for \"Present_state.addi4\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780858 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.addi3 control_unit.v(32) " "Inferred latch for \"Present_state.addi3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780858 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.st7 control_unit.v(32) " "Inferred latch for \"Present_state.st7\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780858 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.st6 control_unit.v(32) " "Inferred latch for \"Present_state.st6\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780858 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.st5 control_unit.v(32) " "Inferred latch for \"Present_state.st5\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780858 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.st4 control_unit.v(32) " "Inferred latch for \"Present_state.st4\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780858 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.st3 control_unit.v(32) " "Inferred latch for \"Present_state.st3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780858 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.ldi5 control_unit.v(32) " "Inferred latch for \"Present_state.ldi5\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780858 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.ldi4 control_unit.v(32) " "Inferred latch for \"Present_state.ldi4\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780858 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.ldi3 control_unit.v(32) " "Inferred latch for \"Present_state.ldi3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780858 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.ld7 control_unit.v(32) " "Inferred latch for \"Present_state.ld7\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780859 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.ld6 control_unit.v(32) " "Inferred latch for \"Present_state.ld6\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780859 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.ld5 control_unit.v(32) " "Inferred latch for \"Present_state.ld5\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780859 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.ld4 control_unit.v(32) " "Inferred latch for \"Present_state.ld4\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780859 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.ld3 control_unit.v(32) " "Inferred latch for \"Present_state.ld3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780859 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.not4 control_unit.v(32) " "Inferred latch for \"Present_state.not4\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780859 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.not3 control_unit.v(32) " "Inferred latch for \"Present_state.not3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780859 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.neg4 control_unit.v(32) " "Inferred latch for \"Present_state.neg4\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780859 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.neg3 control_unit.v(32) " "Inferred latch for \"Present_state.neg3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780859 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.ror5 control_unit.v(32) " "Inferred latch for \"Present_state.ror5\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780859 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.ror4 control_unit.v(32) " "Inferred latch for \"Present_state.ror4\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780859 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.ror3 control_unit.v(32) " "Inferred latch for \"Present_state.ror3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780859 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.rol5 control_unit.v(32) " "Inferred latch for \"Present_state.rol5\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780859 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.rol4 control_unit.v(32) " "Inferred latch for \"Present_state.rol4\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780860 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.rol3 control_unit.v(32) " "Inferred latch for \"Present_state.rol3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780860 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.shr5 control_unit.v(32) " "Inferred latch for \"Present_state.shr5\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780860 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.shr4 control_unit.v(32) " "Inferred latch for \"Present_state.shr4\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780860 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.shr3 control_unit.v(32) " "Inferred latch for \"Present_state.shr3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780860 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.shl5 control_unit.v(32) " "Inferred latch for \"Present_state.shl5\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780860 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.shl4 control_unit.v(32) " "Inferred latch for \"Present_state.shl4\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780860 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.shl3 control_unit.v(32) " "Inferred latch for \"Present_state.shl3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780860 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.and5 control_unit.v(32) " "Inferred latch for \"Present_state.and5\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780860 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.and4 control_unit.v(32) " "Inferred latch for \"Present_state.and4\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780860 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.and3 control_unit.v(32) " "Inferred latch for \"Present_state.and3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780860 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.or5 control_unit.v(32) " "Inferred latch for \"Present_state.or5\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780860 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.or4 control_unit.v(32) " "Inferred latch for \"Present_state.or4\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780860 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.or3 control_unit.v(32) " "Inferred latch for \"Present_state.or3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780861 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.div6 control_unit.v(32) " "Inferred latch for \"Present_state.div6\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780861 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.div5 control_unit.v(32) " "Inferred latch for \"Present_state.div5\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780861 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.div4 control_unit.v(32) " "Inferred latch for \"Present_state.div4\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780861 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.div3 control_unit.v(32) " "Inferred latch for \"Present_state.div3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780861 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.mul6 control_unit.v(32) " "Inferred latch for \"Present_state.mul6\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780861 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.mul5 control_unit.v(32) " "Inferred latch for \"Present_state.mul5\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780861 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.mul4 control_unit.v(32) " "Inferred latch for \"Present_state.mul4\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780861 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.mul3 control_unit.v(32) " "Inferred latch for \"Present_state.mul3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780861 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.sub5 control_unit.v(32) " "Inferred latch for \"Present_state.sub5\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780861 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.sub4 control_unit.v(32) " "Inferred latch for \"Present_state.sub4\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780861 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.sub3 control_unit.v(32) " "Inferred latch for \"Present_state.sub3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780861 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.add5 control_unit.v(32) " "Inferred latch for \"Present_state.add5\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780862 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.add4 control_unit.v(32) " "Inferred latch for \"Present_state.add4\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780862 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.add3 control_unit.v(32) " "Inferred latch for \"Present_state.add3\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780862 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.fetch2 control_unit.v(32) " "Inferred latch for \"Present_state.fetch2\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780862 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.fetch1 control_unit.v(32) " "Inferred latch for \"Present_state.fetch1\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780862 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.fetch0 control_unit.v(32) " "Inferred latch for \"Present_state.fetch0\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780862 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Present_state.Reset_state control_unit.v(32) " "Inferred latch for \"Present_state.Reset_state\" at control_unit.v(32)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680229780862 "|cpu|control_unit:controlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_module " "Elaborating entity \"alu\" for hierarchy \"alu:alu_module\"" {  } { { "cpu.v" "alu_module" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_or alu:alu_module\|logical_or:l_or " "Elaborating entity \"logical_or\" for hierarchy \"alu:alu_module\|logical_or:l_or\"" {  } { { "alu.v" "l_or" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_and alu:alu_module\|logical_and:l_and " "Elaborating entity \"logical_and\" for hierarchy \"alu:alu_module\|logical_and:l_and\"" {  } { { "alu.v" "l_and" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_negate alu:alu_module\|logical_negate:l_neg " "Elaborating entity \"logical_negate\" for hierarchy \"alu:alu_module\|logical_negate:l_neg\"" {  } { { "alu.v" "l_neg" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_not alu:alu_module\|logical_not:l_not " "Elaborating entity \"logical_not\" for hierarchy \"alu:alu_module\|logical_not:l_not\"" {  } { { "alu.v" "l_not" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left alu:alu_module\|shift_left:s_left " "Elaborating entity \"shift_left\" for hierarchy \"alu:alu_module\|shift_left:s_left\"" {  } { { "alu.v" "s_left" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right alu:alu_module\|shift_right:s_right " "Elaborating entity \"shift_right\" for hierarchy \"alu:alu_module\|shift_right:s_right\"" {  } { { "alu.v" "s_right" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ar_shift_right alu:alu_module\|ar_shift_right:a_s_right " "Elaborating entity \"ar_shift_right\" for hierarchy \"alu:alu_module\|ar_shift_right:a_s_right\"" {  } { { "alu.v" "a_s_right" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left alu:alu_module\|rotate_left:rot_left " "Elaborating entity \"rotate_left\" for hierarchy \"alu:alu_module\|rotate_left:rot_left\"" {  } { { "alu.v" "rot_left" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780913 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "rotate.v(27) " "Verilog HDL warning at rotate.v(27): converting signed shift amount to unsigned" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 27 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1680229780914 "|datapath|alu:alu_module|rotate_left:rot_left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right alu:alu_module\|rotate_right:rot_right " "Elaborating entity \"rotate_right\" for hierarchy \"alu:alu_module\|rotate_right:rot_right\"" {  } { { "alu.v" "rot_right" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780916 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "rotate.v(39) " "Verilog HDL warning at rotate.v(39): converting signed shift amount to unsigned" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 39 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1680229780917 "|datapath|alu:alu_module|rotate_right:rot_right"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_add alu:alu_module\|arithmetic_add:a_add " "Elaborating entity \"arithmetic_add\" for hierarchy \"alu:alu_module\|arithmetic_add:a_add\"" {  } { { "alu.v" "a_add" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA32 alu:alu_module\|arithmetic_add:a_add\|RCA32:sum " "Elaborating entity \"RCA32\" for hierarchy \"alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\"" {  } { { "add_sub.v" "sum" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA16 alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1 " "Elaborating entity \"RCA16\" for hierarchy \"alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\"" {  } { { "add_sub.v" "RCA16_1" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA4 alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\|RCA4:RCA4_1 " "Elaborating entity \"RCA4\" for hierarchy \"alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\|RCA4:RCA4_1\"" {  } { { "add_sub.v" "RCA4_1" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\|RCA4:RCA4_1\|FA:FA_1 " "Elaborating entity \"FA\" for hierarchy \"alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\|RCA4:RCA4_1\|FA:FA_1\"" {  } { { "add_sub.v" "FA_1" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\|RCA4:RCA4_1\|FA:FA_1\|HA:HA_1 " "Elaborating entity \"HA\" for hierarchy \"alu:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\|RCA4:RCA4_1\|FA:FA_1\|HA:HA_1\"" {  } { { "add_sub.v" "HA_1" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229780927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_sub alu:alu_module\|arithmetic_sub:a_sub " "Elaborating entity \"arithmetic_sub\" for hierarchy \"alu:alu_module\|arithmetic_sub:a_sub\"" {  } { { "alu.v" "a_sub" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229781045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_mult alu:alu_module\|arithmetic_mult:a_mult " "Elaborating entity \"arithmetic_mult\" for hierarchy \"alu:alu_module\|arithmetic_mult:a_mult\"" {  } { { "alu.v" "a_mult" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229781178 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "arithmetic_mult.v(33) " "Verilog HDL Case Statement warning at arithmetic_mult.v(33): case item expression never matches the case expression" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 33 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1680229781182 "|datapath|alu:alu_module|arithmetic_mult:a_mult"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "arithmetic_mult.v(34) " "Verilog HDL Case Statement warning at arithmetic_mult.v(34): case item expression never matches the case expression" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 34 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1680229781182 "|datapath|alu:alu_module|arithmetic_mult:a_mult"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "arithmetic_mult.v(36) " "Verilog HDL Case Statement warning at arithmetic_mult.v(36): case item expression never matches the case expression" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 36 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1680229781182 "|datapath|alu:alu_module|arithmetic_mult:a_mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_div alu:alu_module\|arithmetic_div:a_div " "Elaborating entity \"arithmetic_div\" for hierarchy \"alu:alu_module\|arithmetic_div:a_div\"" {  } { { "alu.v" "a_div" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229781184 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 arithmetic_div.v(14) " "Verilog HDL assignment warning at arithmetic_div.v(14): truncated value with size 33 to match size of target (32)" {  } { { "arithmetic_div.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1680229781188 "|datapath|alu:alu_module|arithmetic_div:a_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux bus_mux:BusMux " "Elaborating entity \"bus_mux\" for hierarchy \"bus_mux:BusMux\"" {  } { { "cpu.v" "BusMux" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229781189 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clr " "Net \"clr\" is missing source, defaulting to GND" {  } { { "cpu.v" "clr" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1680229781362 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1680229781362 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clr " "Net \"clr\" is missing source, defaulting to GND" {  } { { "cpu.v" "clr" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1680229781363 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1680229781363 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clr " "Net \"clr\" is missing source, defaulting to GND" {  } { { "cpu.v" "clr" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1680229781364 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1680229781364 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ram:ram_connection\|ram_contents_rtl_0 " "Inferred RAM node \"ram:ram_connection\|ram_contents_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1680229782457 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:ram_connection\|ram_contents_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:ram_connection\|ram_contents_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680229790585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680229790585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680229790585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680229790585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680229790585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680229790585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680229790585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680229790585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680229790585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680229790585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680229790585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680229790585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680229790585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680229790585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU-System.ram0_ram_1d0cf.hdl.mif " "Parameter INIT_FILE set to db/CPU-System.ram0_ram_1d0cf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680229790585 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1680229790585 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1680229790585 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "29 " "Inferred 29 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add3 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add3\"" {  } { { "arithmetic_div.v" "Add3" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add5 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add5\"" {  } { { "arithmetic_div.v" "Add5" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add7 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add7\"" {  } { { "arithmetic_div.v" "Add7" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add9 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add9\"" {  } { { "arithmetic_div.v" "Add9" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add11 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add11\"" {  } { { "arithmetic_div.v" "Add11" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add13 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add13\"" {  } { { "arithmetic_div.v" "Add13" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add15 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add15\"" {  } { { "arithmetic_div.v" "Add15" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add17\"" {  } { { "arithmetic_div.v" "Add17" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add19 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add19\"" {  } { { "arithmetic_div.v" "Add19" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add21 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add21\"" {  } { { "arithmetic_div.v" "Add21" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add23 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add23\"" {  } { { "arithmetic_div.v" "Add23" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add25 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add25\"" {  } { { "arithmetic_div.v" "Add25" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add27 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add27\"" {  } { { "arithmetic_div.v" "Add27" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add29 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add29\"" {  } { { "arithmetic_div.v" "Add29" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add31 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add31\"" {  } { { "arithmetic_div.v" "Add31" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add33 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add33\"" {  } { { "arithmetic_div.v" "Add33" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add35 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add35\"" {  } { { "arithmetic_div.v" "Add35" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add37 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add37\"" {  } { { "arithmetic_div.v" "Add37" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add39 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add39\"" {  } { { "arithmetic_div.v" "Add39" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add41 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add41\"" {  } { { "arithmetic_div.v" "Add41" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add43 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add43\"" {  } { { "arithmetic_div.v" "Add43" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add45 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add45\"" {  } { { "arithmetic_div.v" "Add45" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add47 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add47\"" {  } { { "arithmetic_div.v" "Add47" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add49 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add49\"" {  } { { "arithmetic_div.v" "Add49" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add51 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add51\"" {  } { { "arithmetic_div.v" "Add51" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add53 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add53\"" {  } { { "arithmetic_div.v" "Add53" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add55 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add55\"" {  } { { "arithmetic_div.v" "Add55" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add57 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add57\"" {  } { { "arithmetic_div.v" "Add57" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:alu_module\|arithmetic_div:a_div\|Add59 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:alu_module\|arithmetic_div:a_div\|Add59\"" {  } { { "arithmetic_div.v" "Add59" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790590 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1680229790590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram_connection\|altsyncram:ram_contents_rtl_0 " "Elaborated megafunction instantiation \"ram:ram_connection\|altsyncram:ram_contents_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram_connection\|altsyncram:ram_contents_rtl_0 " "Instantiated megafunction \"ram:ram_connection\|altsyncram:ram_contents_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229790631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229790631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229790631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229790631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229790631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229790631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229790631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229790631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229790631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229790631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229790631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229790631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229790631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229790631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPU-System.ram0_ram_1d0cf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPU-System.ram0_ram_1d0cf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229790631 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1680229790631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v8i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v8i1 " "Found entity 1: altsyncram_v8i1" {  } { { "db/altsyncram_v8i1.tdf" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/db/altsyncram_v8i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229790683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229790683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu_module\|arithmetic_div:a_div\|lpm_add_sub:Add3 " "Elaborated megafunction instantiation \"alu:alu_module\|arithmetic_div:a_div\|lpm_add_sub:Add3\"" {  } { { "arithmetic_div.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229790706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu_module\|arithmetic_div:a_div\|lpm_add_sub:Add3 " "Instantiated megafunction \"alu:alu_module\|arithmetic_div:a_div\|lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229790706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229790706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229790706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229790706 ""}  } { { "arithmetic_div.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1680229790706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gui " "Found entity 1: add_sub_gui" {  } { { "db/add_sub_gui.tdf" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/db/add_sub_gui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680229790752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680229790752 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:controlUnit\|HIin control_unit:controlUnit\|ZHighout " "Duplicate LATCH primitive \"control_unit:controlUnit\|HIin\" merged with LATCH primitive \"control_unit:controlUnit\|ZHighout\"" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229792691 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:controlUnit\|IncPC control_unit:controlUnit\|IR_enable " "Duplicate LATCH primitive \"control_unit:controlUnit\|IncPC\" merged with LATCH primitive \"control_unit:controlUnit\|IR_enable\"" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229792691 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:controlUnit\|ZHighIn control_unit:controlUnit\|ZLowIn " "Duplicate LATCH primitive \"control_unit:controlUnit\|ZHighIn\" merged with LATCH primitive \"control_unit:controlUnit\|ZLowIn\"" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680229792691 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1680229792691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "select_encoder:s_e\|decode\[0\] " "Latch select_encoder:s_e\|decode\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:controlUnit\|Grc " "Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit\|Grc" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792695 ""}  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "select_encoder:s_e\|decode\[3\] " "Latch select_encoder:s_e\|decode\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:controlUnit\|Grc " "Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit\|Grc" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792695 ""}  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "select_encoder:s_e\|decode\[1\] " "Latch select_encoder:s_e\|decode\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:controlUnit\|Grc " "Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit\|Grc" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792696 ""}  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "select_encoder:s_e\|decode\[2\] " "Latch select_encoder:s_e\|decode\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:controlUnit\|Grc " "Ports D and ENA on the latch are fed by the same signal control_unit:controlUnit\|Grc" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792696 ""}  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.out3_1254 " "Latch control_unit:controlUnit\|Present_state.out3_1254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792696 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.jal4_1294 " "Latch control_unit:controlUnit\|Present_state.jal4_1294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792696 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.jr3_1314 " "Latch control_unit:controlUnit\|Present_state.jr3_1314 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792696 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.br3_1354 " "Latch control_unit:controlUnit\|Present_state.br3_1354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792696 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.ori5_1364 " "Latch control_unit:controlUnit\|Present_state.ori5_1364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792696 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.ori3_1384 " "Latch control_unit:controlUnit\|Present_state.ori3_1384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792696 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.andi5_1394 " "Latch control_unit:controlUnit\|Present_state.andi5_1394 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792696 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.andi3_1414 " "Latch control_unit:controlUnit\|Present_state.andi3_1414 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792696 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.addi5_1424 " "Latch control_unit:controlUnit\|Present_state.addi5_1424 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792697 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.addi3_1444 " "Latch control_unit:controlUnit\|Present_state.addi3_1444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792697 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.st6_1464 " "Latch control_unit:controlUnit\|Present_state.st6_1464 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792697 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.not3_1594 " "Latch control_unit:controlUnit\|Present_state.not3_1594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792697 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.neg3_1614 " "Latch control_unit:controlUnit\|Present_state.neg3_1614 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792697 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.ror5_1624 " "Latch control_unit:controlUnit\|Present_state.ror5_1624 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792697 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.ror4_1634 " "Latch control_unit:controlUnit\|Present_state.ror4_1634 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792697 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.ror3_1644 " "Latch control_unit:controlUnit\|Present_state.ror3_1644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792697 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.rol5_1654 " "Latch control_unit:controlUnit\|Present_state.rol5_1654 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792697 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.rol4_1664 " "Latch control_unit:controlUnit\|Present_state.rol4_1664 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792697 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.rol3_1674 " "Latch control_unit:controlUnit\|Present_state.rol3_1674 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792697 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.shr5_1684 " "Latch control_unit:controlUnit\|Present_state.shr5_1684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792697 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.shr4_1694 " "Latch control_unit:controlUnit\|Present_state.shr4_1694 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792697 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.shr3_1704 " "Latch control_unit:controlUnit\|Present_state.shr3_1704 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792698 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.shl5_1714 " "Latch control_unit:controlUnit\|Present_state.shl5_1714 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792698 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.shl4_1724 " "Latch control_unit:controlUnit\|Present_state.shl4_1724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792698 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.shl3_1734 " "Latch control_unit:controlUnit\|Present_state.shl3_1734 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792698 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.and5_1744 " "Latch control_unit:controlUnit\|Present_state.and5_1744 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792698 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.and4_1754 " "Latch control_unit:controlUnit\|Present_state.and4_1754 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792698 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.and3_1764 " "Latch control_unit:controlUnit\|Present_state.and3_1764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792698 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.or5_1774 " "Latch control_unit:controlUnit\|Present_state.or5_1774 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792698 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.or4_1784 " "Latch control_unit:controlUnit\|Present_state.or4_1784 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792698 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.or3_1794 " "Latch control_unit:controlUnit\|Present_state.or3_1794 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792698 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.div4_1824 " "Latch control_unit:controlUnit\|Present_state.div4_1824 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792698 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.div3_1834 " "Latch control_unit:controlUnit\|Present_state.div3_1834 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792699 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.mul4_1864 " "Latch control_unit:controlUnit\|Present_state.mul4_1864 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792699 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.mul3_1874 " "Latch control_unit:controlUnit\|Present_state.mul3_1874 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792699 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.sub4_1894 " "Latch control_unit:controlUnit\|Present_state.sub4_1894 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792699 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.sub3_1904 " "Latch control_unit:controlUnit\|Present_state.sub3_1904 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792699 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.add4_1924 " "Latch control_unit:controlUnit\|Present_state.add4_1924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792699 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.add3_1934 " "Latch control_unit:controlUnit\|Present_state.add3_1934 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792699 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.halt3_1234 " "Latch control_unit:controlUnit\|Present_state.halt3_1234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792699 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.br7_1224 " "Latch control_unit:controlUnit\|Present_state.br7_1224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792699 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.nop3_1244 " "Latch control_unit:controlUnit\|Present_state.nop3_1244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792699 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.in3_1264 " "Latch control_unit:controlUnit\|Present_state.in3_1264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792699 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792699 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.mflo3_1274 " "Latch control_unit:controlUnit\|Present_state.mflo3_1274 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792700 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.mfhi3_1284 " "Latch control_unit:controlUnit\|Present_state.mfhi3_1284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792700 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.jal3_1304 " "Latch control_unit:controlUnit\|Present_state.jal3_1304 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792700 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.br6_1324 " "Latch control_unit:controlUnit\|Present_state.br6_1324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792700 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.br5_1334 " "Latch control_unit:controlUnit\|Present_state.br5_1334 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792700 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.st5_1474 " "Latch control_unit:controlUnit\|Present_state.st5_1474 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792700 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.st4_1484 " "Latch control_unit:controlUnit\|Present_state.st4_1484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792700 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.st3_1494 " "Latch control_unit:controlUnit\|Present_state.st3_1494 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792700 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.ldi5_1504 " "Latch control_unit:controlUnit\|Present_state.ldi5_1504 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792700 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.ldi4_1514 " "Latch control_unit:controlUnit\|Present_state.ldi4_1514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792700 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.ldi3_1524 " "Latch control_unit:controlUnit\|Present_state.ldi3_1524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792700 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.ld7_1534 " "Latch control_unit:controlUnit\|Present_state.ld7_1534 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792701 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.ld6_1544 " "Latch control_unit:controlUnit\|Present_state.ld6_1544 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792701 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.ld5_1554 " "Latch control_unit:controlUnit\|Present_state.ld5_1554 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792701 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.ld4_1564 " "Latch control_unit:controlUnit\|Present_state.ld4_1564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792701 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.ld3_1574 " "Latch control_unit:controlUnit\|Present_state.ld3_1574 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gen_regs:ir\|q\[27\] " "Ports D and ENA on the latch are fed by the same signal gen_regs:ir\|q\[27\]" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792701 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.div6_1804 " "Latch control_unit:controlUnit\|Present_state.div6_1804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792701 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.mul6_1844 " "Latch control_unit:controlUnit\|Present_state.mul6_1844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792701 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.fetch2_1944 " "Latch control_unit:controlUnit\|Present_state.fetch2_1944 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792701 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.fetch1_1954 " "Latch control_unit:controlUnit\|Present_state.fetch1_1954 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792701 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.fetch0_1964 " "Latch control_unit:controlUnit\|Present_state.fetch0_1964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792701 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.br4_1344 " "Latch control_unit:controlUnit\|Present_state.br4_1344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792701 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.ori4_1374 " "Latch control_unit:controlUnit\|Present_state.ori4_1374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792701 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.andi4_1404 " "Latch control_unit:controlUnit\|Present_state.andi4_1404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792702 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.addi4_1434 " "Latch control_unit:controlUnit\|Present_state.addi4_1434 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792702 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.st7_1454 " "Latch control_unit:controlUnit\|Present_state.st7_1454 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792702 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.not4_1584 " "Latch control_unit:controlUnit\|Present_state.not4_1584 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792702 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.neg4_1604 " "Latch control_unit:controlUnit\|Present_state.neg4_1604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792702 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.div5_1814 " "Latch control_unit:controlUnit\|Present_state.div5_1814 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792702 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.mul5_1854 " "Latch control_unit:controlUnit\|Present_state.mul5_1854 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792702 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.sub5_1884 " "Latch control_unit:controlUnit\|Present_state.sub5_1884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792702 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.add5_1914 " "Latch control_unit:controlUnit\|Present_state.add5_1914 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792702 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:controlUnit\|Present_state.Reset_state_1974 " "Latch control_unit:controlUnit\|Present_state.Reset_state_1974 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680229792703 ""}  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680229792703 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1680229798227 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ian/Documents/CPU-Design/CPU-System/output_files/CPU-System.map.smsg " "Generated suppressed messages file C:/Users/ian/Documents/CPU-Design/CPU-System/output_files/CPU-System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1680229804389 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1680229804717 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229804717 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[0\] " "No output dependent on input pin \"inport_data\[0\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[1\] " "No output dependent on input pin \"inport_data\[1\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[2\] " "No output dependent on input pin \"inport_data\[2\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[3\] " "No output dependent on input pin \"inport_data\[3\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[4\] " "No output dependent on input pin \"inport_data\[4\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[5\] " "No output dependent on input pin \"inport_data\[5\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[6\] " "No output dependent on input pin \"inport_data\[6\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[7\] " "No output dependent on input pin \"inport_data\[7\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[8\] " "No output dependent on input pin \"inport_data\[8\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[9\] " "No output dependent on input pin \"inport_data\[9\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[10\] " "No output dependent on input pin \"inport_data\[10\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[11\] " "No output dependent on input pin \"inport_data\[11\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[12\] " "No output dependent on input pin \"inport_data\[12\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[13\] " "No output dependent on input pin \"inport_data\[13\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[14\] " "No output dependent on input pin \"inport_data\[14\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[15\] " "No output dependent on input pin \"inport_data\[15\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[16\] " "No output dependent on input pin \"inport_data\[16\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[17\] " "No output dependent on input pin \"inport_data\[17\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[18\] " "No output dependent on input pin \"inport_data\[18\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[19\] " "No output dependent on input pin \"inport_data\[19\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[20\] " "No output dependent on input pin \"inport_data\[20\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[21\] " "No output dependent on input pin \"inport_data\[21\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[22\] " "No output dependent on input pin \"inport_data\[22\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[23\] " "No output dependent on input pin \"inport_data\[23\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[24\] " "No output dependent on input pin \"inport_data\[24\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[25\] " "No output dependent on input pin \"inport_data\[25\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[26\] " "No output dependent on input pin \"inport_data\[26\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[27\] " "No output dependent on input pin \"inport_data\[27\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[28\] " "No output dependent on input pin \"inport_data\[28\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[29\] " "No output dependent on input pin \"inport_data\[29\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[30\] " "No output dependent on input pin \"inport_data\[30\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_data\[31\] " "No output dependent on input pin \"inport_data\[31\]\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680229805060 "|cpu|inport_data[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1680229805060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7329 " "Implemented 7329 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1680229805063 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1680229805063 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7193 " "Implemented 7193 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1680229805063 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1680229805063 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1680229805063 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 278 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 278 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680229805107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 30 22:30:05 2023 " "Processing ended: Thu Mar 30 22:30:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680229805107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680229805107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680229805107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1680229805107 ""}
