Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun  1 20:57:03 2018
| Host         : DESKTOP-V4T9AF7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_verification_circuit_timing_summary_routed.rpt -rpx top_level_verification_circuit_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_verification_circuit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: gcd_ring1/ctrl1/ff_value_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: gcd_ring1/ctrl2/ff_value_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: gcd_ring1/stage1_done_reg/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: verification_circuit1/FSM_onehot_state_reg_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 106 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.571        0.000                      0                   22        0.210        0.000                      0                   22        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.571        0.000                      0                   22        0.210        0.000                      0                   22        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.571ns  (required time - arrival time)
  Source:                 verification_circuit1/romC/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/correct_reg_reg/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.704ns (32.536%)  route 1.460ns (67.464%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.709     5.311    verification_circuit1/romC/clock_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  verification_circuit1/romC/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  verification_circuit1/romC/data_reg[3]/Q
                         net (fo=3, routed)           0.651     6.419    gcd_ring1/data_reg[3]
    SLICE_X3Y104         LUT6 (Prop_lut6_I2_O)        0.124     6.543 r  gcd_ring1/i__i_1/O
                         net (fo=1, routed)           0.287     6.830    verification_circuit1/data_reg[2]
    SLICE_X1Y104         LUT6 (Prop_lut6_I1_O)        0.124     6.954 r  verification_circuit1//i_/O
                         net (fo=1, routed)           0.521     7.475    verification_circuit1/correct_reg_next
    SLICE_X0Y104         FDPE                                         r  verification_circuit1/correct_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.589    15.011    verification_circuit1/clock_IBUF_BUFG
    SLICE_X0Y104         FDPE                                         r  verification_circuit1/correct_reg_reg/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y104         FDPE (Setup_fdpe_C_CE)      -0.205    15.046    verification_circuit1/correct_reg_reg
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  7.571    

Slack (MET) :             7.605ns  (required time - arrival time)
  Source:                 verification_circuit1/test_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.934ns (39.497%)  route 1.431ns (60.503%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.709     5.311    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  verification_circuit1/test_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  verification_circuit1/test_addr_reg[1]/Q
                         net (fo=7, routed)           1.123     6.890    verification_circuit1/addr[1]
    SLICE_X1Y103         LUT3 (Prop_lut3_I1_O)        0.152     7.042 f  verification_circuit1/state_next0/O
                         net (fo=2, routed)           0.308     7.350    verification_circuit1/state_next0_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I4_O)        0.326     7.676 r  verification_circuit1//FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.676    verification_circuit1//FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X1Y102         FDPE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.590    15.012    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y102         FDPE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y102         FDPE (Setup_fdpe_C_D)        0.029    15.281    verification_circuit1/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  7.605    

Slack (MET) :             7.610ns  (required time - arrival time)
  Source:                 verification_circuit1/test_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.934ns (39.547%)  route 1.428ns (60.453%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.709     5.311    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  verification_circuit1/test_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  verification_circuit1/test_addr_reg[1]/Q
                         net (fo=7, routed)           1.123     6.890    verification_circuit1/addr[1]
    SLICE_X1Y103         LUT3 (Prop_lut3_I1_O)        0.152     7.042 r  verification_circuit1/state_next0/O
                         net (fo=2, routed)           0.305     7.347    verification_circuit1/state_next0_n_0
    SLICE_X1Y102         LUT6 (Prop_lut6_I4_O)        0.326     7.673 r  verification_circuit1//FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.673    verification_circuit1//FSM_onehot_state_reg[1]_i_1_n_0
    SLICE_X1Y102         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.590    15.012    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y102         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y102         FDCE (Setup_fdce_C_D)        0.031    15.283    verification_circuit1/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  7.610    

Slack (MET) :             7.698ns  (required time - arrival time)
  Source:                 verification_circuit1/test_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/romC/data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.580ns (32.000%)  route 1.233ns (68.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.709     5.311    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  verification_circuit1/test_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  verification_circuit1/test_addr_reg[1]/Q
                         net (fo=7, routed)           0.691     6.458    verification_circuit1/romC/addr[1]
    SLICE_X2Y104         LUT1 (Prop_lut1_I0_O)        0.124     6.582 r  verification_circuit1/romC/data[0]_i_1/O
                         net (fo=3, routed)           0.541     7.124    verification_circuit1/romC/data[0]_i_1_n_0
    SLICE_X3Y104         FDRE                                         r  verification_circuit1/romC/data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.589    15.011    verification_circuit1/romC/clock_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  verification_circuit1/romC/data_reg[2]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y104         FDRE (Setup_fdre_C_R)       -0.429    14.822    verification_circuit1/romC/data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                  7.698    

Slack (MET) :             7.698ns  (required time - arrival time)
  Source:                 verification_circuit1/test_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/romC/data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.580ns (32.000%)  route 1.233ns (68.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.709     5.311    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  verification_circuit1/test_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  verification_circuit1/test_addr_reg[1]/Q
                         net (fo=7, routed)           0.691     6.458    verification_circuit1/romC/addr[1]
    SLICE_X2Y104         LUT1 (Prop_lut1_I0_O)        0.124     6.582 r  verification_circuit1/romC/data[0]_i_1/O
                         net (fo=3, routed)           0.541     7.124    verification_circuit1/romC/data[0]_i_1_n_0
    SLICE_X3Y104         FDRE                                         r  verification_circuit1/romC/data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.589    15.011    verification_circuit1/romC/clock_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  verification_circuit1/romC/data_reg[3]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y104         FDRE (Setup_fdre_C_R)       -0.429    14.822    verification_circuit1/romC/data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                  7.698    

Slack (MET) :             8.127ns  (required time - arrival time)
  Source:                 verification_circuit1/test_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/romC/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.580ns (32.503%)  route 1.204ns (67.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.709     5.311    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  verification_circuit1/test_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  verification_circuit1/test_addr_reg[1]/Q
                         net (fo=7, routed)           0.691     6.458    verification_circuit1/romC/addr[1]
    SLICE_X2Y104         LUT1 (Prop_lut1_I0_O)        0.124     6.582 r  verification_circuit1/romC/data[0]_i_1/O
                         net (fo=3, routed)           0.513     7.096    verification_circuit1/romC/data[0]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  verification_circuit1/romC/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.589    15.011    verification_circuit1/romC/clock_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  verification_circuit1/romC/data_reg[0]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y103         FDRE (Setup_fdre_C_D)       -0.028    15.223    verification_circuit1/romC/data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                  8.127    

Slack (MET) :             8.207ns  (required time - arrival time)
  Source:                 verification_circuit1/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/FSM_onehot_state_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.580ns (32.912%)  route 1.182ns (67.088%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.710     5.312    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y102         FDPE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  verification_circuit1/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=10, routed)          1.182     6.951    verification_circuit1/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X1Y104         LUT5 (Prop_lut5_I4_O)        0.124     7.075 r  verification_circuit1//FSM_onehot_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.075    verification_circuit1//FSM_onehot_state_reg[3]_i_1_n_0
    SLICE_X1Y104         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.589    15.011    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[3]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X1Y104         FDCE (Setup_fdce_C_D)        0.031    15.282    verification_circuit1/FSM_onehot_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -7.075    
  -------------------------------------------------------------------
                         slack                                  8.207    

Slack (MET) :             8.374ns  (required time - arrival time)
  Source:                 verification_circuit1/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/test_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.580ns (36.358%)  route 1.015ns (63.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.710     5.312    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y102         FDPE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDPE (Prop_fdpe_C_Q)         0.456     5.768 r  verification_circuit1/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=10, routed)          1.015     6.784    verification_circuit1/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X1Y104         LUT5 (Prop_lut5_I0_O)        0.124     6.908 r  verification_circuit1/test_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     6.908    verification_circuit1/test_addr[1]_i_1_n_0
    SLICE_X1Y104         FDCE                                         r  verification_circuit1/test_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.589    15.011    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  verification_circuit1/test_addr_reg[1]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X1Y104         FDCE (Setup_fdce_C_D)        0.031    15.282    verification_circuit1/test_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  8.374    

Slack (MET) :             8.432ns  (required time - arrival time)
  Source:                 verification_circuit1/test_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/romB/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.580ns (36.596%)  route 1.005ns (63.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.709     5.311    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  verification_circuit1/test_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  verification_circuit1/test_addr_reg[1]/Q
                         net (fo=7, routed)           1.005     6.772    verification_circuit1/romB/addr[1]
    SLICE_X2Y103         LUT2 (Prop_lut2_I1_O)        0.124     6.896 r  verification_circuit1/romB/data[5]_i_1/O
                         net (fo=1, routed)           0.000     6.896    verification_circuit1/romB/data[5]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  verification_circuit1/romB/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.589    15.011    verification_circuit1/romB/clock_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  verification_circuit1/romB/data_reg[5]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X2Y103         FDRE (Setup_fdre_C_D)        0.077    15.328    verification_circuit1/romB/data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                  8.432    

Slack (MET) :             8.464ns  (required time - arrival time)
  Source:                 synchronizer1/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/FSM_onehot_state_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.718ns (47.749%)  route 0.786ns (52.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.710     5.312    synchronizer1/clock_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  synchronizer1/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  synchronizer1/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.786     6.517    verification_circuit1/shift_reg_reg[1][0]
    SLICE_X1Y104         LUT5 (Prop_lut5_I0_O)        0.299     6.816 r  verification_circuit1//FSM_onehot_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.816    verification_circuit1//FSM_onehot_state_reg[4]_i_1_n_0
    SLICE_X1Y104         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.589    15.011    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[4]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X1Y104         FDCE (Setup_fdce_C_D)        0.029    15.280    verification_circuit1/FSM_onehot_state_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -6.816    
  -------------------------------------------------------------------
                         slack                                  8.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 verification_circuit1/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/FSM_onehot_state_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.724%)  route 0.131ns (41.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.599     1.518    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y102         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  verification_circuit1/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=3, routed)           0.131     1.790    verification_circuit1/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X1Y104         LUT5 (Prop_lut5_I2_O)        0.045     1.835 r  verification_circuit1//FSM_onehot_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.835    verification_circuit1//FSM_onehot_state_reg[3]_i_1_n_0
    SLICE_X1Y104         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.871     2.036    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[3]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y104         FDCE (Hold_fdce_C_D)         0.092     1.625    verification_circuit1/FSM_onehot_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 verification_circuit1/FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/test_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.218%)  route 0.133ns (41.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.598     1.517    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  verification_circuit1/FSM_onehot_state_reg_reg[4]/Q
                         net (fo=4, routed)           0.133     1.792    verification_circuit1/FSM_onehot_state_reg_reg_n_0_[4]
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.045     1.837 r  verification_circuit1/test_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.837    verification_circuit1/test_addr[2]_i_1_n_0
    SLICE_X0Y103         FDCE                                         r  verification_circuit1/test_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.871     2.036    verification_circuit1/clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  verification_circuit1/test_addr_reg[2]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y103         FDCE (Hold_fdce_C_D)         0.092     1.625    verification_circuit1/test_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 verification_circuit1/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/FSM_onehot_state_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.540%)  route 0.132ns (41.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.599     1.518    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y102         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  verification_circuit1/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=3, routed)           0.132     1.791    verification_circuit1/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X1Y104         LUT5 (Prop_lut5_I3_O)        0.045     1.836 r  verification_circuit1//FSM_onehot_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.836    verification_circuit1//FSM_onehot_state_reg[4]_i_1_n_0
    SLICE_X1Y104         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.871     2.036    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[4]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y104         FDCE (Hold_fdce_C_D)         0.091     1.624    verification_circuit1/FSM_onehot_state_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 verification_circuit1/FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/test_addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.036%)  route 0.134ns (41.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.598     1.517    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  verification_circuit1/FSM_onehot_state_reg_reg[4]/Q
                         net (fo=4, routed)           0.134     1.793    verification_circuit1/FSM_onehot_state_reg_reg_n_0_[4]
    SLICE_X0Y103         LUT5 (Prop_lut5_I4_O)        0.045     1.838 r  verification_circuit1/test_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.838    verification_circuit1/test_addr[0]_i_1_n_0
    SLICE_X0Y103         FDCE                                         r  verification_circuit1/test_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.871     2.036    verification_circuit1/clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  verification_circuit1/test_addr_reg[0]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y103         FDCE (Hold_fdce_C_D)         0.091     1.624    verification_circuit1/test_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 verification_circuit1/test_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/test_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.001%)  route 0.140ns (42.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.598     1.517    verification_circuit1/clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  verification_circuit1/test_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  verification_circuit1/test_addr_reg[2]/Q
                         net (fo=4, routed)           0.140     1.799    verification_circuit1/test_addr_reg_n_0_[2]
    SLICE_X1Y104         LUT5 (Prop_lut5_I3_O)        0.045     1.844 r  verification_circuit1/test_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.844    verification_circuit1/test_addr[1]_i_1_n_0
    SLICE_X1Y104         FDCE                                         r  verification_circuit1/test_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.871     2.036    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  verification_circuit1/test_addr_reg[1]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y104         FDCE (Hold_fdce_C_D)         0.092     1.625    verification_circuit1/test_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 button_synchronizer1/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.273%)  route 0.157ns (45.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.599     1.518    button_synchronizer1/clock_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  button_synchronizer1/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  button_synchronizer1/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.157     1.816    verification_circuit1/shift_reg_reg[2][1]
    SLICE_X1Y102         LUT6 (Prop_lut6_I1_O)        0.045     1.861 r  verification_circuit1//FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.861    verification_circuit1//FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X1Y102         FDPE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.872     2.037    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y102         FDPE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X1Y102         FDPE (Hold_fdpe_C_D)         0.091     1.622    verification_circuit1/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 button_synchronizer1/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.115%)  route 0.158ns (45.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.599     1.518    button_synchronizer1/clock_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  button_synchronizer1/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  button_synchronizer1/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.158     1.817    verification_circuit1/shift_reg_reg[2][1]
    SLICE_X1Y102         LUT6 (Prop_lut6_I0_O)        0.045     1.862 r  verification_circuit1//FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.862    verification_circuit1//FSM_onehot_state_reg[1]_i_1_n_0
    SLICE_X1Y102         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.872     2.037    verification_circuit1/clock_IBUF_BUFG
    SLICE_X1Y102         FDCE                                         r  verification_circuit1/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X1Y102         FDCE (Hold_fdce_C_D)         0.092     1.623    verification_circuit1/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 verification_circuit1/test_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/romA/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.346%)  route 0.170ns (54.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.598     1.517    verification_circuit1/clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  verification_circuit1/test_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  verification_circuit1/test_addr_reg[0]/Q
                         net (fo=8, routed)           0.170     1.828    verification_circuit1/romA/addr[0]
    SLICE_X2Y103         FDRE                                         r  verification_circuit1/romA/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.871     2.036    verification_circuit1/romA/clock_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  verification_circuit1/romA/data_reg[5]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.052     1.585    verification_circuit1/romA/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 button_synchronizer1/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_synchronizer1/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.051%)  route 0.194ns (57.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.599     1.518    button_synchronizer1/clock_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  button_synchronizer1/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  button_synchronizer1/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.194     1.854    button_synchronizer1/Q[0]
    SLICE_X0Y102         FDRE                                         r  button_synchronizer1/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.872     2.037    button_synchronizer1/clock_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  button_synchronizer1/shift_reg_reg[2]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.070     1.588    button_synchronizer1/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 verification_circuit1/test_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            verification_circuit1/romC/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.544%)  route 0.225ns (61.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.598     1.517    verification_circuit1/clock_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  verification_circuit1/test_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  verification_circuit1/test_addr_reg[0]/Q
                         net (fo=8, routed)           0.225     1.883    verification_circuit1/romC/addr[0]
    SLICE_X3Y104         FDRE                                         r  verification_circuit1/romC/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.871     2.036    verification_circuit1/romC/clock_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  verification_circuit1/romC/data_reg[3]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.066     1.599    verification_circuit1/romC/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    button_synchronizer1/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    button_synchronizer1/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    button_synchronizer1/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    synchronizer1/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    synchronizer1/shift_reg_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y102    verification_circuit1/FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y102    verification_circuit1/FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    verification_circuit1/correct_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y103    verification_circuit1/romA/data_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    button_synchronizer1/shift_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    button_synchronizer1/shift_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    button_synchronizer1/shift_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    synchronizer1/shift_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    synchronizer1/shift_reg_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    verification_circuit1/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    verification_circuit1/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    verification_circuit1/correct_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103    verification_circuit1/romA/data_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103    verification_circuit1/romA/data_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    button_synchronizer1/shift_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    button_synchronizer1/shift_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    button_synchronizer1/shift_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    synchronizer1/shift_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    synchronizer1/shift_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    verification_circuit1/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y102    verification_circuit1/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    verification_circuit1/correct_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103    verification_circuit1/romA/data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103    verification_circuit1/romA/data_reg[5]/C



