---
layout : single
title: "[Verilog] 32bit Updown Counter Design"
categories: 
  - Verilog HDL (Vivado)
toc: true
toc_sticky: true
use_math: true
---

32bit Updown Counter 설계     

## 0. Design Spec     

&nbsp;

- CLK의 Rising edge마다 Up/Down signal(DIR)이 High면 내부 32bit counter가 증가, Low면 감소   
- 상위 3bit를 LED Register를 활용하여 출력 동작 확인  

&nbsp;

## 1. Design Source

```verilog
module Counter(
    input RST,
    input CLK,
    input DIR,
    output [31:0] LED
    );

    reg [31:0] cnt; // Store cnt with 32-bit counter

    assign LED = cnt[31:0]; // Assign the upper 32 bits of cnt to LED

always @(posedge CLK)       // Trigger on the rising edge of CLK
begin
    if (RST == 1'b1)        // Check if RST is high
        cnt <= 32'd0;       // Reset cnt to 0
    else begin
        if (DIR == 1'b1)    // Check if DIR is high
            cnt <= cnt + 1; // Increment cnt
        else                // Check if DIR is low
            cnt <= cnt - 1; // Decrement cnt
    end
end // always

endmodule
```

<div align="left">
    <strong>RTL Schematic</strong>
  <img src="/assets/images/verilog/12.png" width="70%" height="70%" alt=""/>
  <p><em></em></p>
</div>
{: .notice} 

&nbsp;

## 2. Testbench  

```verilog
module tb_Counter();

parameter clk_period = 10; // Define clock period

reg RST, CLK, DIR;  // Declare inputs
wire [2:0] LED;     // Declare output

Counter uut (
    .RST(RST),
    .CLK(CLK),
    .DIR(DIR),
    .LED(LED)
);

initial begin           // Initialize inputs
    RST = 1'b1;         // Set reset high -> 1 sig
    #(clk_period * 20); // Hold reset for 20 clock cycles (200ns)
    RST = 1'b0;         // Release reset  -> 0 sig
end // intial RST

initial CLK = 1'b0;     // Initialize CLK to 0

always #clk_period CLK = ~CLK; // Toggle CLK every clk_period

initial begin
    DIR = 1'b0;         // Initialize DIR to 0, Setting the Start Direction
    wait (RST == 1'b0); // Wait for reset to be released
    #(clk_period * 30); // Wait for 30 clock cycles (300ns)
    DIR = 1'b1;         // Change DIR to 1, Reverse direction
    #(clk_period * 30); // Wait for 30 clock cycles (300ns)
    DIR = 1'b0;         // Change DIR back to 0, Reverse direction again
end // initial DIR

endmodule
```

<div align="left">
    <strong>Simulation</strong>
  <img src="/assets/images/verilog/13.png" width="100%" height="100%" alt=""/>
  <p><em></em></p>
</div>
{: .notice} 

- **결과 분석**   
  - `RST`가 Low인 동안에는 카운터가 계속 초기화되므로 0이 지속됨    
  - `CLK`가 rising edge에 들어서는 순간 `DIR`이 Low이면 카운터가 계속 감소하는 반면, `DIR`이 High에 진입하는 순간, 카운터가 증가하는 것을 확인 가능    

&nbsp;