# Lab3 Axilite Access GPIO pins
## Design presentation
[全端 IC 設計工程師伴學松 第十一次 Lab3](https://www.youtube.com/watch?v=OU76cC8wIq4&list=PL5CoDA0gtOHVgDr9OcUw00fQ-8MOtTz4a&index=13&pp=gAQBiAQB)  
[報告投影片](https://github.com/bol-edu/caravel-soc_fpga-lab/blob/main/lab3/doc/Caravel%20FPGA%20Lab%203%20Implement%20-Axilite.pptx)

## Run Compiling of Vitis HLS and Vivado
```sh
source run_main.sh
```

## Run on FPGA
1. connect to remote PYNQ-Z2
2. create axi2gpio folder on jupyter notebook and upload bitstream, hex and ipynb files to axi2gpio folder
3. open axi2gpio_test.ipynb and run
