# Generated by Yosys 0.17+33 (git sha1 0b1a1a576, gcc 11.2.0-19ubuntu1 -fPIC -Os)

.model inverter
.inputs in
.outputs out
.names $false
.names $true
1
.names $undef
.subckt $not A=in Y=out
.end
