$date
	Mon Apr 15 20:05:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module wallace_tree_multiplier_tb $end
$var wire 8 ! P [7:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 1 $ clk $end
$scope module dut $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var reg 8 ' P [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b1 &
b1 %
0$
b1 #
b1 "
b0 !
$end
#5000
1$
#10000
0$
b10 #
b10 &
b10 "
b10 %
#15000
1$
#20000
0$
b11 #
b11 &
b11 "
b11 %
#25000
1$
#30000
b1100 !
b1100 '
0$
b111 #
b111 &
b101 "
b101 %
#35000
1$
#40000
0$
