# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_axi_dma_0_0/sim/arm_axi_dma_0_0.vhd" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_rst_ps7_0_100M_0/sim/arm_rst_ps7_0_100M_0.vhd" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_6eb4_psr_aclk_0.vhd" \

# Do not sort compile order
nosort
