### Hi there, I'm Varun Ganeshan
## I'm an ASIC DV Engineer!!
- 🏢 I’m currently working at Mirafra Technologies.
- 🥅 2025 Goals: Diving deep into the concepts of verification and UVM methodology.

### Languages and Tools:

<img align="left" alt="Verilog" height="26px" src="https://img.shields.io/badge/%20Verilog-%20-green" />
<img align="left" alt="System Verilog" height="26px" src="https://img.shields.io/badge/%20System Verilog-%20-green" />
<img align="left" alt="UVM" height="26px" src="https://img.shields.io/badge/%20UVM-%20-green" />
<img align="left" alt="Visual Studio Code" width="26px" src="https://raw.githubusercontent.com/github/explore/80688e429a7d4ef2fca1e82350fe8e3517d3494d/topics/visual-studio-code/visual-studio-code.png" />
<img align="left" alt="Linux" width="26px" src="https://raw.githubusercontent.com/github/explore/80688e429a7d4ef2fca1e82350fe8e3517d3494d/topics/linux/linux.png" />
<img align="left" alt="Git" width="26px" src="https://raw.githubusercontent.com/github/explore/80688e429a7d4ef2fca1e82350fe8e3517d3494d/topics/git/git.png" />
<img align="left" alt="GitHub" width="26px" src="https://raw.githubusercontent.com/github/explore/78df643247d429f6cc873026c0622819ad797942/topics/github/github.png" />
<img align="left" alt="Terminal" width="26px" src="https://raw.githubusercontent.com/github/explore/80688e429a7d4ef2fca1e82350fe8e3517d3494d/topics/terminal/terminal.png" />
<img align="left" alt="UVM" height="26px" src="https://img.shields.io/badge/%20QuestaSim-%20-orange" />
<img align="left" alt="UVM" height="26px" src="https://img.shields.io/badge/%20VCS-%20-orange" />

<br />
<br />

![Varun's GitHub stats](https://github-readme-stats.vercel.app/api?username=VarunGaneshan\&hide=contribs,issues)

![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=VarunGaneshan&layout=compact)
