0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/mavri/Documents/GitHub/VerilogSnake/Verilog_Snake/Verilog_Snake.sim/sim_1/behav/xsim/glbl.v,1744842323,verilog,,,,glbl,,,,,,,,
C:/Users/mavri/Documents/GitHub/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sim_1/new/clk_div_tb.v,1746685958,verilog,,,,clk_div_tb,,,,,,,,
C:/Users/mavri/Documents/GitHub/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sim_1/new/vga_TB.v,1746856412,verilog,,,,vga_TB,,,,,,,,
C:/Users/mavri/Documents/GitHub/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/clk_dvdr.v,1746685958,verilog,,C:/Users/mavri/Documents/GitHub/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sim_1/new/clk_div_tb.v,,clk_dvdr,,,,,,,,
C:/Users/mavri/Documents/GitHub/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sources_1/new/vga_sync.v,1746685958,verilog,,C:/Users/mavri/Documents/GitHub/VerilogSnake/Verilog_Snake/Verilog_Snake.srcs/sim_1/new/vga_TB.v,,vga_sync,,,,,,,,
