package redilog.synthesis;

public class ConstantNode extends Node {
    boolean bit;

    public ConstantNode(boolean bit) {
        this.bit = bit;
    }
}
