<p>How do we define the &quot;reset&quot; state for any latch or flip-flop circuit, in terms of output (<span class="math"><em>Q</em></span> and <span class="math">$\overline{Q}$</span>) conditions?</p>
<p>In the <em>reset</em> state, <span class="math"><em>Q</em></span> = 0 (low) and <span class="math">$\overline{Q}$</span> = 1 (high).</p>
<p><strong>This question is intended for exams only and not worksheets!</strong>.</p>
