{"vcs1":{"timestamp_begin":1711566150.799157583, "rt":0.61, "ut":0.22, "st":0.21}}
{"vcselab":{"timestamp_begin":1711566151.477041010, "rt":0.86, "ut":0.39, "st":0.20}}
{"link":{"timestamp_begin":1711566152.390058077, "rt":0.37, "ut":0.10, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711566150.337724017}
{"VCS_COMP_START_TIME": 1711566150.337724017}
{"VCS_COMP_END_TIME": 1711566152.841396729}
{"VCS_USER_OPTIONS": "-q -nc-sverilog -sverilog buildMaster.sv library.sv"}
{"vcs1": {"peak_mem": 336996}}
{"stitch_vcselab": {"peak_mem": 222604}}
