{"vcs1":{"timestamp_begin":1680062657.667277554, "rt":0.07, "ut":0.03, "st":0.02}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680062657.520829558}
{"VCS_COMP_START_TIME": 1680062657.520829558}
{"VCS_COMP_END_TIME": 1680062657.760782673}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc 02_chipInterface.sv"}
{"vcs1": {"peak_mem": 321840}}
