Classic Timing Analyzer report for upcounter_4bits
Wed Oct 11 08:49:41 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.262 ns                                       ; up        ; q[3]~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.303 ns                                      ; q[1]~reg0 ; q[1]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.581 ns                                       ; up        ; q[0]~reg0 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; q[0]~reg0 ; q[3]~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; q[0]~reg0 ; q[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.467 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; q[1]~reg0 ; q[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.396 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; q[0]~reg0 ; q[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.308 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; q[2]~reg0 ; q[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.286 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; q[0]~reg0 ; q[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; q[1]~reg0 ; q[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; q[1]~reg0 ; q[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; q[0]~reg0 ; q[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.850 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; q[3]~reg0 ; q[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.843 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; q[2]~reg0 ; q[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.811 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To        ; To Clock ;
+-------+--------------+------------+------+-----------+----------+
; N/A   ; None         ; 0.262 ns   ; up   ; q[3]~reg0 ; clk      ;
; N/A   ; None         ; 0.103 ns   ; up   ; q[2]~reg0 ; clk      ;
; N/A   ; None         ; 0.032 ns   ; up   ; q[1]~reg0 ; clk      ;
; N/A   ; None         ; -0.338 ns  ; rst  ; q[0]~reg0 ; clk      ;
; N/A   ; None         ; -0.338 ns  ; rst  ; q[1]~reg0 ; clk      ;
; N/A   ; None         ; -0.338 ns  ; rst  ; q[2]~reg0 ; clk      ;
; N/A   ; None         ; -0.338 ns  ; rst  ; q[3]~reg0 ; clk      ;
; N/A   ; None         ; -0.351 ns  ; up   ; q[0]~reg0 ; clk      ;
+-------+--------------+------------+------+-----------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 10.303 ns  ; q[1]~reg0 ; q[1] ; clk        ;
; N/A   ; None         ; 9.762 ns   ; q[3]~reg0 ; q[3] ; clk        ;
; N/A   ; None         ; 9.720 ns   ; q[2]~reg0 ; q[2] ; clk        ;
; N/A   ; None         ; 8.736 ns   ; q[0]~reg0 ; q[0] ; clk        ;
+-------+--------------+------------+-----------+------+------------+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To        ; To Clock ;
+---------------+-------------+-----------+------+-----------+----------+
; N/A           ; None        ; 0.581 ns  ; up   ; q[0]~reg0 ; clk      ;
; N/A           ; None        ; 0.568 ns  ; rst  ; q[0]~reg0 ; clk      ;
; N/A           ; None        ; 0.568 ns  ; rst  ; q[1]~reg0 ; clk      ;
; N/A           ; None        ; 0.568 ns  ; rst  ; q[2]~reg0 ; clk      ;
; N/A           ; None        ; 0.568 ns  ; rst  ; q[3]~reg0 ; clk      ;
; N/A           ; None        ; 0.198 ns  ; up   ; q[1]~reg0 ; clk      ;
; N/A           ; None        ; 0.127 ns  ; up   ; q[2]~reg0 ; clk      ;
; N/A           ; None        ; -0.032 ns ; up   ; q[3]~reg0 ; clk      ;
+---------------+-------------+-----------+------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Oct 11 08:49:40 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off upcounter_4bits -c upcounter_4bits --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "q[0]~reg0" and destination register "q[3]~reg0"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.467 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y49_N11; Fanout = 3; REG Node = 'q[0]~reg0'
            Info: 2: + IC(0.329 ns) + CELL(0.414 ns) = 0.743 ns; Loc. = LCCOMB_X54_Y49_N10; Fanout = 2; COMB Node = 'q[0]~5'
            Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.814 ns; Loc. = LCCOMB_X54_Y49_N12; Fanout = 2; COMB Node = 'q[1]~7'
            Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 0.973 ns; Loc. = LCCOMB_X54_Y49_N14; Fanout = 1; COMB Node = 'q[2]~9'
            Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.383 ns; Loc. = LCCOMB_X54_Y49_N16; Fanout = 1; COMB Node = 'q[3]~10'
            Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 1.467 ns; Loc. = LCFF_X54_Y49_N17; Fanout = 2; REG Node = 'q[3]~reg0'
            Info: Total cell delay = 1.138 ns ( 77.57 % )
            Info: Total interconnect delay = 0.329 ns ( 22.43 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.883 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.243 ns) + CELL(0.537 ns) = 2.883 ns; Loc. = LCFF_X54_Y49_N17; Fanout = 2; REG Node = 'q[3]~reg0'
                Info: Total cell delay = 1.526 ns ( 52.93 % )
                Info: Total interconnect delay = 1.357 ns ( 47.07 % )
            Info: - Longest clock path from clock "clk" to source register is 2.883 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.243 ns) + CELL(0.537 ns) = 2.883 ns; Loc. = LCFF_X54_Y49_N11; Fanout = 3; REG Node = 'q[0]~reg0'
                Info: Total cell delay = 1.526 ns ( 52.93 % )
                Info: Total interconnect delay = 1.357 ns ( 47.07 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "q[3]~reg0" (data pin = "up", clock pin = "clk") is 0.262 ns
    Info: + Longest pin to register delay is 3.181 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 2; PIN Node = 'up'
        Info: 2: + IC(1.105 ns) + CELL(0.393 ns) = 2.457 ns; Loc. = LCCOMB_X54_Y49_N10; Fanout = 2; COMB Node = 'q[0]~5'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 2.528 ns; Loc. = LCCOMB_X54_Y49_N12; Fanout = 2; COMB Node = 'q[1]~7'
        Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 2.687 ns; Loc. = LCCOMB_X54_Y49_N14; Fanout = 1; COMB Node = 'q[2]~9'
        Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 3.097 ns; Loc. = LCCOMB_X54_Y49_N16; Fanout = 1; COMB Node = 'q[3]~10'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.181 ns; Loc. = LCFF_X54_Y49_N17; Fanout = 2; REG Node = 'q[3]~reg0'
        Info: Total cell delay = 2.076 ns ( 65.26 % )
        Info: Total interconnect delay = 1.105 ns ( 34.74 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.883 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.243 ns) + CELL(0.537 ns) = 2.883 ns; Loc. = LCFF_X54_Y49_N17; Fanout = 2; REG Node = 'q[3]~reg0'
        Info: Total cell delay = 1.526 ns ( 52.93 % )
        Info: Total interconnect delay = 1.357 ns ( 47.07 % )
Info: tco from clock "clk" to destination pin "q[1]" through register "q[1]~reg0" is 10.303 ns
    Info: + Longest clock path from clock "clk" to source register is 2.883 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.243 ns) + CELL(0.537 ns) = 2.883 ns; Loc. = LCFF_X54_Y49_N13; Fanout = 3; REG Node = 'q[1]~reg0'
        Info: Total cell delay = 1.526 ns ( 52.93 % )
        Info: Total interconnect delay = 1.357 ns ( 47.07 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.170 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y49_N13; Fanout = 3; REG Node = 'q[1]~reg0'
        Info: 2: + IC(4.412 ns) + CELL(2.758 ns) = 7.170 ns; Loc. = PIN_AD16; Fanout = 0; PIN Node = 'q[1]'
        Info: Total cell delay = 2.758 ns ( 38.47 % )
        Info: Total interconnect delay = 4.412 ns ( 61.53 % )
Info: th for register "q[0]~reg0" (data pin = "up", clock pin = "clk") is 0.581 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.883 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.243 ns) + CELL(0.537 ns) = 2.883 ns; Loc. = LCFF_X54_Y49_N11; Fanout = 3; REG Node = 'q[0]~reg0'
        Info: Total cell delay = 1.526 ns ( 52.93 % )
        Info: Total interconnect delay = 1.357 ns ( 47.07 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.568 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 2; PIN Node = 'up'
        Info: 2: + IC(1.105 ns) + CELL(0.420 ns) = 2.484 ns; Loc. = LCCOMB_X54_Y49_N10; Fanout = 1; COMB Node = 'q[0]~4'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.568 ns; Loc. = LCFF_X54_Y49_N11; Fanout = 3; REG Node = 'q[0]~reg0'
        Info: Total cell delay = 1.463 ns ( 56.97 % )
        Info: Total interconnect delay = 1.105 ns ( 43.03 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Wed Oct 11 08:49:41 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


