/*
 * Copyright (C) 2015 MediaTek Inc.
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

/* This file is generated by GenLP_setting.pl v1.5.7 */

#include <linux/init.h>
#include <linux/module.h>
#include <linux/kernel.h>

const unsigned int AP_DCM_Golden_Setting_tcl_gs_dpidle_data[] = {
 /* Address     Mask        Golden Setting Value */
	0x10001070, 0x40F07FFF, 0x40F00603,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0xBFFFFFFB, 0xB07F83E3,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0xBFFF01C1, 0x0BE00180,/* MEM_DCM_CTRL */
	0x1000107C, 0x07FF01C1, 0x03E00180,/* DFS_MEM_DCM_CTRL */
	0x100010A0, 0x0000000F, 0x00000000,/* P2P_RX_CLK_ON */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x1001B008, 0x00022004, 0x00000004,/* INFRA_TOPCKGEN_DCMCTL */
	0x1001D1DC, 0xC6000000, 0xC2000000,/* DRAMC_PD_CTRL */
	0x10200648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000100, 0x00000100,/* CCI_CLK_CTRL */
	0x10200668, 0x00040303, 0x00040303,/* bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000001, 0x00000001,/* MCU_MISC_DCM_CTRL */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10219060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x1021A008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x102280F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x11007054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11008054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11009054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x1100F054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11011054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11016054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11220000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11C004A0, 0x00000007, 0x00000007,/* DCM_ON */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14003014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x15000098, 0x00000007, 0x00000000,/* IMG_CAM_DCM_DIS */
	0x15001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17030300, 0x00000001, 0x00000000 /* JPGENC_DCM_CTRL */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_dpidle = AP_DCM_Golden_Setting_tcl_gs_dpidle_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_dpidle_len = 96;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_suspend_data[] = {
 /* Address     Mask        Golden Setting Value */
	0x10001070, 0x40F07FFF, 0x40F00603,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0xBFFFFFFB, 0xB07F83E3,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0xBFFF01C1, 0x0BE00180,/* MEM_DCM_CTRL */
	0x1000107C, 0x07FF01C1, 0x03E00180,/* DFS_MEM_DCM_CTRL */
	0x100010A0, 0x0000000F, 0x00000000,/* P2P_RX_CLK_ON */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x1001B008, 0x00022004, 0x00000004,/* INFRA_TOPCKGEN_DCMCTL */
	0x1001D1DC, 0xC6000000, 0xC2000000,/* DRAMC_PD_CTRL */
	0x10200648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000100, 0x00000100,/* CCI_CLK_CTRL */
	0x10200668, 0x00040303, 0x00040303,/* bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000001, 0x00000001,/* MCU_MISC_DCM_CTRL */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10219060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x1021A008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x102280F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x11007054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11008054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11009054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x1100F054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11011054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11016054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11220000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11C004A0, 0x00000007, 0x00000007,/* DCM_ON */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14003014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x15000098, 0x00000007, 0x00000000,/* IMG_CAM_DCM_DIS */
	0x15001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17030300, 0x00000001, 0x00000000 /* JPGENC_DCM_CTRL */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_suspend = AP_DCM_Golden_Setting_tcl_gs_suspend_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_suspend_len = 96;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_vp_mjc_data[] = {
 /* Address     Mask        Golden Setting Value */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x11C004A0, 0x00000007, 0x00000007,/* DCM_ON */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x17030300, 0x00000001, 0x00000000 /* JPGENC_DCM_CTRL */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_vp_mjc = AP_DCM_Golden_Setting_tcl_gs_vp_mjc_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_vp_mjc_len = 18;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_topck_name_data[] = {
 /* Address     Mask        Golden Setting Value */
	0x10001078, 0xBFFF01C0, 0x00000000,/* MEM_DCM_CTRL */
	0x1000107C, 0x07FF01C1, 0x00000000,/* DFS_MEM_DCM_CTRL */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x170200F4, 0x00000001, 0x00000000,/* VENC_CLK_DCM_CTRL */
	0x17020130, 0xFFFFFFFF, 0x00000000,/* VENC_CLK_CG_CTRL */
	0x17030300, 0x00000001, 0x00000000 /* JPGENC_DCM_CTRL */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_topck_name = AP_DCM_Golden_Setting_tcl_gs_topck_name_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_topck_name_len = 21;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_paging_data[] = {
 /* Address     Mask        Golden Setting Value */
	0x10001070, 0x40F07FFF, 0x40F00603,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0xBFFFFFFB, 0xB07F83E3,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0xBFFF01C1, 0x0BE00180,/* MEM_DCM_CTRL */
	0x1000107C, 0x07FF01C1, 0x03E00180,/* DFS_MEM_DCM_CTRL */
	0x100010A0, 0x0000000F, 0x00000000,/* P2P_RX_CLK_ON */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x1001B008, 0x00022004, 0x00000004,/* INFRA_TOPCKGEN_DCMCTL */
	0x1001D1DC, 0xC6000000, 0xC2000000,/* DRAMC_PD_CTRL */
	0x10200648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000100, 0x00000100,/* CCI_CLK_CTRL */
	0x10200668, 0x00040303, 0x00040303,/* bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000001, 0x00000001,/* MCU_MISC_DCM_CTRL */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10219060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x1021A008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x102280F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x11007054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11008054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11009054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x1100F054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11011054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11016054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11220000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11C004A0, 0x00000007, 0x00000007,/* DCM_ON */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14003014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x15000098, 0x00000007, 0x00000000,/* IMG_CAM_DCM_DIS */
	0x15001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17030300, 0x00000001, 0x00000000 /* JPGENC_DCM_CTRL */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_paging = AP_DCM_Golden_Setting_tcl_gs_paging_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_paging_len = 96;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_mp3_play_data[] = {
 /* Address     Mask        Golden Setting Value */
	0x10001070, 0x40F07FFF, 0x40F00603,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0xBFFFFFFB, 0xB07F83E3,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0xBFFF01C1, 0x0BE00180,/* MEM_DCM_CTRL */
	0x1000107C, 0x07FF01C1, 0x03E00180,/* DFS_MEM_DCM_CTRL */
	0x100010A0, 0x0000000F, 0x00000000,/* P2P_RX_CLK_ON */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x1001B008, 0x00022004, 0x00000004,/* INFRA_TOPCKGEN_DCMCTL */
	0x1001D1DC, 0xC6000000, 0xC2000000,/* DRAMC_PD_CTRL */
	0x10200648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000100, 0x00000100,/* CCI_CLK_CTRL */
	0x10200668, 0x00040303, 0x00040303,/* bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000001, 0x00000001,/* MCU_MISC_DCM_CTRL */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10219060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x1021A008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x102280F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x11007054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11008054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11009054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x1100F054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11011054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11016054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11220000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11C004A0, 0x00000007, 0x00000007,/* DCM_ON */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14003014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x15000098, 0x00000007, 0x00000000,/* IMG_CAM_DCM_DIS */
	0x15001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17030300, 0x00000001, 0x00000000 /* JPGENC_DCM_CTRL */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_mp3_play = AP_DCM_Golden_Setting_tcl_gs_mp3_play_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_mp3_play_len = 96;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_clkon_data[] = {
 /* Address     Mask        Golden Setting Value */
	0x10001070, 0x40F07FFF, 0x00600600,/* INFRA_BUS_DCM_CTRL */
	0x10001078, 0xBFFF01C1, 0x0BE00180,/* MEM_DCM_CTRL */
	0x1000107C, 0x07FF01C1, 0x03E00180,/* DFS_MEM_DCM_CTRL */
	0x100010A0, 0x0000000F, 0x00000000,/* P2P_RX_CLK_ON */
	0x1001D1DC, 0xC6000000, 0x04000000,/* DRAMC_PD_CTRL */
	0x10219060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x1021A008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x102280F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x14003018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x15001018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x17010018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_clkon = AP_DCM_Golden_Setting_tcl_gs_clkon_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_clkon_len = 36;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_dcm_off_data[] = {
 /* Address     Mask        Golden Setting Value */
	0x10001070, 0x40F07FFF, 0x00600600,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0xBFFFFFFB, 0x00007FE0,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0xBFFF01C1, 0x0BE00180,/* MEM_DCM_CTRL */
	0x1000107C, 0x07FF01C1, 0x03E00180,/* DFS_MEM_DCM_CTRL */
	0x1001A208, 0x0000FFFF, 0x0000FFFF,/* DXCC_NEW_HWDCM_CFG */
	0x1001B008, 0x00022004, 0x00000000,/* INFRA_TOPCKGEN_DCMCTL */
	0x1001D1DC, 0xC6000000, 0x04000000,/* DRAMC_PD_CTRL */
	0x10200648, 0x00000001, 0x00000000,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000100, 0x00000000,/* CCI_CLK_CTRL */
	0x10200668, 0x00040303, 0x00000000,/* bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000001, 0x00000000,/* MCU_MISC_DCM_CTRL */
	0x10205050, 0x0000FFFF, 0x0000FFFF,/* MMU_DCM_DIS */
	0x10219060, 0xFF000000, 0xFF000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0xFF000000,/* EMI_CONN */
	0x1021A008, 0xFF000000, 0xFF000000,/* CHN_EMI_CONB */
	0x102280F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x11007054, 0x0000000F, 0x00000000,/* HW_CG_EN */
	0x11008054, 0x0000000F, 0x00000000,/* HW_CG_EN */
	0x11009054, 0x0000000F, 0x00000000,/* HW_CG_EN */
	0x1100F054, 0x0000000F, 0x00000000,/* HW_CG_EN */
	0x11011054, 0x0000000F, 0x00000000,/* HW_CG_EN */
	0x11016054, 0x0000000F, 0x00000000,/* HW_CG_EN */
	0x11220000, 0x60000000, 0x00000000,/* AUDIO_TOP_CON0 */
	0x11C004A0, 0x00000007, 0x00000000,/* DCM_ON */
	0x14000120, 0x1FFFFFFF, 0x1FFFFFFF,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00FFFFFF,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14003018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x15000098, 0x00000007, 0x00000007,/* IMG_CAM_DCM_DIS */
	0x15001018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x17010018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x170200F4, 0x00000001, 0x00000000,/* VENC_CLK_DCM_CTRL */
	0x17020130, 0xFFFFFFFF, 0x00000000,/* VENC_CLK_CG_CTRL */
	0x17030300, 0x00000001, 0x00000001 /* JPGENC_DCM_CTRL */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_dcm_off = AP_DCM_Golden_Setting_tcl_gs_dcm_off_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_dcm_off_len = 99;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_vr_data[] = {
 /* Address     Mask        Golden Setting Value */
	0x10001070, 0x40F07FFF, 0x40F00603,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0xBFFFFFFB, 0xB07F83E3,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0xBFFF01C1, 0x0BE00180,/* MEM_DCM_CTRL */
	0x1000107C, 0x07FF01C1, 0x03E00180,/* DFS_MEM_DCM_CTRL */
	0x100010A0, 0x0000000F, 0x00000000,/* P2P_RX_CLK_ON */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x1001B008, 0x00022004, 0x00000004,/* INFRA_TOPCKGEN_DCMCTL */
	0x1001D1DC, 0xC6000000, 0xC2000000,/* DRAMC_PD_CTRL */
	0x10200648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000100, 0x00000100,/* CCI_CLK_CTRL */
	0x10200668, 0x00040303, 0x00040303,/* bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000001, 0x00000001,/* MCU_MISC_DCM_CTRL */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10219060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x1021A008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x102280F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x11007054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11008054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11009054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x1100F054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11011054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11016054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11220000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11C004A0, 0x00000007, 0x00000007,/* DCM_ON */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14003014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x15000098, 0x00000007, 0x00000000,/* IMG_CAM_DCM_DIS */
	0x15001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17030300, 0x00000001, 0x00000000 /* JPGENC_DCM_CTRL */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_vr = AP_DCM_Golden_Setting_tcl_gs_vr_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_vr_len = 96;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_vp_data[] = {
 /* Address     Mask        Golden Setting Value */
	0x10001070, 0x40F07FFF, 0x40F00603,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0xBFFFFFFB, 0xB07F83E3,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0xBFFF01C1, 0x0BE00180,/* MEM_DCM_CTRL */
	0x1000107C, 0x07FF01C1, 0x03E00180,/* DFS_MEM_DCM_CTRL */
	0x100010A0, 0x0000000F, 0x00000000,/* P2P_RX_CLK_ON */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x1001B008, 0x00022004, 0x00000004,/* INFRA_TOPCKGEN_DCMCTL */
	0x1001D1DC, 0xC6000000, 0xC2000000,/* DRAMC_PD_CTRL */
	0x10200648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000100, 0x00000100,/* CCI_CLK_CTRL */
	0x10200668, 0x00040303, 0x00040303,/* bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000001, 0x00000001,/* MCU_MISC_DCM_CTRL */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10219060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x1021A008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x102280F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x11007054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11008054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11009054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x1100F054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11011054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11016054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11220000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11C004A0, 0x00000007, 0x00000007,/* DCM_ON */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14003014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x15000098, 0x00000007, 0x00000000,/* IMG_CAM_DCM_DIS */
	0x15001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17030300, 0x00000001, 0x00000000 /* JPGENC_DCM_CTRL */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_vp = AP_DCM_Golden_Setting_tcl_gs_vp_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_vp_len = 96;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_access_data[] = {
 /* Address     Mask        Golden Setting Value */
	0x10001070, 0x00000000, 0x00000000,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0x00000000, 0x00000000,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0x00000000, 0x00000000,/* MEM_DCM_CTRL */
	0x1000107C, 0x00000000, 0x00000000,/* DFS_MEM_DCM_CTRL */
	0x100010A0, 0x00000000, 0x00000000,/* P2P_RX_CLK_ON */
	0x1001A208, 0x00000000, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x1001B008, 0x00000000, 0x00000000,/* INFRA_TOPCKGEN_DCMCTL */
	0x1001D1DC, 0x00000000, 0x00000000,/* DRAMC_PD_CTRL */
	0x10200648, 0x00000000, 0x00000000,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000000, 0x00000000,/* CCI_CLK_CTRL */
	0x10200668, 0x00000000, 0x00000000,/* bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000000, 0x00000000,/* MCU_MISC_DCM_CTRL */
	0x10205050, 0x00000000, 0x00000000,/* MMU_DCM_DIS */
	0x10219060, 0x00000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0x00000000, 0x00000000,/* EMI_CONN */
	0x1021A008, 0x00000000, 0x00000000,/* CHN_EMI_CONB */
	0x102280F0, 0x00000000, 0x00000000,/* GCE_CTL_INT0 */
	0x11007054, 0x00000000, 0x00000000,/* HW_CG_EN */
	0x11008054, 0x00000000, 0x00000000,/* HW_CG_EN */
	0x11009054, 0x00000000, 0x00000000,/* HW_CG_EN */
	0x1100F054, 0x00000000, 0x00000000,/* HW_CG_EN */
	0x11011054, 0x00000000, 0x00000000,/* HW_CG_EN */
	0x11016054, 0x00000000, 0x00000000,/* HW_CG_EN */
	0x11220000, 0x00000000, 0x00000000,/* AUDIO_TOP_CON0 */
	0x11C004A0, 0x00000000, 0x00000000,/* DCM_ON */
	0x14000120, 0x00000000, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00000000, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14003014, 0x00000000, 0x00000000,/* SMI_LARB_CON_SET */
	0x14003018, 0x00000000, 0x00000000,/* SMI_LARB_CON_CLR */
	0x15000098, 0x00000000, 0x00000000,/* IMG_CAM_DCM_DIS */
	0x15001014, 0x00000000, 0x00000000,/* SMI_LARB_CON_SET */
	0x15001018, 0x00000000, 0x00000000,/* SMI_LARB_CON_CLR */
	0x17010014, 0x00000000, 0x00000000,/* SMI_LARB_CON_SET */
	0x17010018, 0x00000000, 0x00000000,/* SMI_LARB_CON_CLR */
	0x170200F4, 0x00000000, 0x00000000,/* VENC_CLK_DCM_CTRL */
	0x17020130, 0x00000000, 0x00000000,/* VENC_CLK_CG_CTRL */
	0x17030300, 0x00000000, 0x00000000 /* JPGENC_DCM_CTRL */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_access = AP_DCM_Golden_Setting_tcl_gs_access_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_access_len = 111;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_pdn_ao_data[] = {
 /* Address     Mask        Golden Setting Value */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x11220000, 0x60000000, 0x00000000,/* AUDIO_TOP_CON0 */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x170200F4, 0x00000001, 0x00000000,/* VENC_CLK_DCM_CTRL */
	0x17020130, 0xFFFFFFFF, 0x00000000,/* VENC_CLK_CG_CTRL */
	0x17030300, 0x00000001, 0x00000000 /* JPGENC_DCM_CTRL */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_pdn_ao = AP_DCM_Golden_Setting_tcl_gs_pdn_ao_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_pdn_ao_len = 24;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_idle_data[] = {
 /* Address     Mask        Golden Setting Value */
	0x10001070, 0x40F07FFF, 0x40F00603,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0xBFFFFFFB, 0xB07F83E3,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0xBFFF01C1, 0x0BE00180,/* MEM_DCM_CTRL */
	0x1000107C, 0x07FF01C1, 0x03E00180,/* DFS_MEM_DCM_CTRL */
	0x100010A0, 0x0000000F, 0x00000000,/* P2P_RX_CLK_ON */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x1001B008, 0x00022004, 0x00000004,/* INFRA_TOPCKGEN_DCMCTL */
	0x1001D1DC, 0xC6000000, 0xC2000000,/* DRAMC_PD_CTRL */
	0x10200648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000100, 0x00000100,/* CCI_CLK_CTRL */
	0x10200668, 0x00040303, 0x00040303,/* bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000001, 0x00000001,/* MCU_MISC_DCM_CTRL */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10219060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x1021A008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x102280F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x11007054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11008054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11009054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x1100F054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11011054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11016054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11220000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11C004A0, 0x00000007, 0x00000007,/* DCM_ON */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14003014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x15000098, 0x00000007, 0x00000000,/* IMG_CAM_DCM_DIS */
	0x15001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17030300, 0x00000001, 0x00000000 /* JPGENC_DCM_CTRL */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_idle = AP_DCM_Golden_Setting_tcl_gs_idle_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_idle_len = 96;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_talk_data[] = {
 /* Address     Mask        Golden Setting Value */
	0x10001070, 0x40F07FFF, 0x40F00603,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0xBFFFFFFB, 0xB07F83E3,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0xBFFF01C1, 0x0BE00180,/* MEM_DCM_CTRL */
	0x1000107C, 0x07FF01C1, 0x03E00180,/* DFS_MEM_DCM_CTRL */
	0x100010A0, 0x0000000F, 0x00000000,/* P2P_RX_CLK_ON */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x1001B008, 0x00022004, 0x00000004,/* INFRA_TOPCKGEN_DCMCTL */
	0x1001D1DC, 0xC6000000, 0xC2000000,/* DRAMC_PD_CTRL */
	0x10200648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000100, 0x00000100,/* CCI_CLK_CTRL */
	0x10200668, 0x00040303, 0x00040303,/* bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000001, 0x00000001,/* MCU_MISC_DCM_CTRL */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10219060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x1021A008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x102280F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x11007054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11008054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11009054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x1100F054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11011054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11016054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11220000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11C004A0, 0x00000007, 0x00000007,/* DCM_ON */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14003014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x15000098, 0x00000007, 0x00000000,/* IMG_CAM_DCM_DIS */
	0x15001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17030300, 0x00000001, 0x00000000 /* JPGENC_DCM_CTRL */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_talk = AP_DCM_Golden_Setting_tcl_gs_talk_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_talk_len = 96;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_connsys_data[] = {
 /* Address     Mask        Golden Setting Value */
	0x10001070, 0x40F07FFF, 0x40F00603,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0xBFFFFFFB, 0xB07F83E3,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0xBFFF01C1, 0x0BE00180,/* MEM_DCM_CTRL */
	0x1000107C, 0x07FF01C1, 0x03E00180,/* DFS_MEM_DCM_CTRL */
	0x100010A0, 0x0000000F, 0x00000000,/* P2P_RX_CLK_ON */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x1001B008, 0x00022004, 0x00000004,/* INFRA_TOPCKGEN_DCMCTL */
	0x1001D1DC, 0xC6000000, 0xC2000000,/* DRAMC_PD_CTRL */
	0x10200648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000100, 0x00000100,/* CCI_CLK_CTRL */
	0x10200668, 0x00040303, 0x00040303,/* bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000001, 0x00000001,/* MCU_MISC_DCM_CTRL */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10219060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x1021A008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x102280F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x11007054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11008054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11009054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x1100F054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11011054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11016054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11220000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11C004A0, 0x00000007, 0x00000007,/* DCM_ON */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14003014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x15000098, 0x00000007, 0x00000000,/* IMG_CAM_DCM_DIS */
	0x15001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17030300, 0x00000001, 0x00000000 /* JPGENC_DCM_CTRL */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_connsys = AP_DCM_Golden_Setting_tcl_gs_connsys_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_connsys_len = 96;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_sodi_data[] = {
 /* Address     Mask        Golden Setting Value */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x11C004A0, 0x00000007, 0x00000007,/* DCM_ON */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x17030300, 0x00000001, 0x00000000 /* JPGENC_DCM_CTRL */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_sodi = AP_DCM_Golden_Setting_tcl_gs_sodi_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_sodi_len = 18;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_datalink_data[] = {
 /* Address     Mask        Golden Setting Value */
	0x10001070, 0x40F07FFF, 0x40F00603,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0xBFFFFFFB, 0xB07F83E3,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0xBFFF01C1, 0x0BE00180,/* MEM_DCM_CTRL */
	0x1000107C, 0x07FF01C1, 0x03E00180,/* DFS_MEM_DCM_CTRL */
	0x100010A0, 0x0000000F, 0x00000000,/* P2P_RX_CLK_ON */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x1001B008, 0x00022004, 0x00000004,/* INFRA_TOPCKGEN_DCMCTL */
	0x1001D1DC, 0xC6000000, 0xC2000000,/* DRAMC_PD_CTRL */
	0x10200648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000100, 0x00000100,/* CCI_CLK_CTRL */
	0x10200668, 0x00040303, 0x00040303,/* bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000001, 0x00000001,/* MCU_MISC_DCM_CTRL */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10219060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x1021A008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x102280F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x11007054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11008054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11009054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x1100F054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11011054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11016054, 0x0000000F, 0x0000000F,/* HW_CG_EN */
	0x11220000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11C004A0, 0x00000007, 0x00000007,/* DCM_ON */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14003014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x15000098, 0x00000007, 0x00000000,/* IMG_CAM_DCM_DIS */
	0x15001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17030300, 0x00000001, 0x00000000 /* JPGENC_DCM_CTRL */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_datalink = AP_DCM_Golden_Setting_tcl_gs_datalink_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_datalink_len = 96;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_flight_data[] = {
 /* Address     Mask        Golden Setting Value */
	0x10001070, 0x40F07FFF, 0x40F00603,/* INFRA_BUS_DCM_CTRL */
	0x10001074, 0xBFFFFFFB, 0xB07F83E3,/* PERI_BUS_DCM_CTRL */
	0x10001078, 0xBFFF01C1, 0x0BE00180,/* MEM_DCM_CTRL */
	0x1000107C, 0x07FF01C1, 0x03E00180,/* DFS_MEM_DCM_CTRL */
	0x100010A0, 0x0000000F, 0x00000000,/* P2P_RX_CLK_ON */
	0x1001A208, 0x0000FFFF, 0x00000000,/* DXCC_NEW_HWDCM_CFG */
	0x1001B008, 0x00022004, 0x00000004,/* INFRA_TOPCKGEN_DCMCTL */
	0x10200648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000100, 0x00000100,/* CCI_CLK_CTRL */
	0x10200668, 0x00040303, 0x00040303,/* bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000001, 0x00000001,/* MCU_MISC_DCM_CTRL */
	0x10205050, 0x0000FFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10219060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10219068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x1021A008, 0xFF000000, 0x00000000,/* CHN_EMI_CONB */
	0x102280F0, 0x0000FFFF, 0x0000FFFF,/* GCE_CTL_INT0 */
	0x11220000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11C004A0, 0x00000007, 0x00000007,/* DCM_ON */
	0x14000120, 0x1FFFFFFF, 0x00000000,/* MMSYS_HW_DCM_1ST_DIS0 */
	0x14000130, 0x00FFFFFF, 0x00000000,/* MMSYS_HW_DCM_2ND_DIS0 */
	0x14003014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x15001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17030300, 0x00000001, 0x00000000 /* JPGENC_DCM_CTRL */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_flight = AP_DCM_Golden_Setting_tcl_gs_flight_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_flight_len = 72;

