python3 /home/lucien/git/coco-alma/parse.py --log-yosys         --top-module top_module_d11         --source         /home/lucien/git/coco-alma/examples/cms_and_1bit/design/cms3_and_1bit.v        --top-module cms_and_3rdorder         --json tmp/circuit.json         --label tmp/labels.txt 
    
python3 /home/lucien/git/coco-alma/trace.py         --testbench /home/lucien/git/coco-alma/examples/cms_and_1bit/verilator_tb.cpp         --netlist /home/lucien/git/coco-alma/examples/cms_and_1bit/tmp/circuit.v        -d /home/lucien/git/coco-alma/examples/cms_and_1bit/tmp/
    
python3 /home/lucien/git/coco-alma/verify.py         --top-module cms_and_3rdorder         --json /home/lucien/git/coco-alma/examples/cms_and_1bit/tmp/circuit.json         --vcd /home/lucien/git/coco-alma/examples/cms_and_1bit/tmp/tmp.vcd        --label /home/lucien/git/coco-alma/examples/cms_and_1bit/labels.txt         --rst-name rst_i        --rst-phase 1        --rst-cycles 0        --cycles 8        --mode stable         --order 3        --probing-model classic > result/stable.txt    
python3 /home/lucien/git/coco-alma/verify.py         --top-module cms_and_3rdorder         --json /home/lucien/git/coco-alma/examples/cms_and_1bit/tmp/circuit.json         --vcd /home/lucien/git/coco-alma/examples/cms_and_1bit/tmp/tmp.vcd        --label /home/lucien/git/coco-alma/examples/cms_and_1bit/labels.txt         --rst-name rst_i        --rst-phase 1        --rst-cycles 0        --cycles 8        --mode transient         --order 3        --probing-model classic > result/transient.txt    
