

================================================================
== Vitis HLS Report for 'insert_point_Pipeline_insert_point_label6'
================================================================
* Date:           Tue Oct  4 21:03:57 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  12.383 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.468 us|  0.468 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- insert_point_label6  |       24|       24|        11|          2|          1|     8|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    150|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     36|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    230|    -|
|Register         |        -|    -|     651|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     651|    512|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_21_32_1_1_U70  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U71  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U72  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U73  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  36|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln353_fu_265_p2     |         +|   0|  0|  13|           4|           1|
    |and_ln354_1_fu_428_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln354_fu_422_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln357_1_fu_510_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln357_fu_504_p2     |       and|   0|  0|   2|           1|           1|
    |ap_condition_253        |       and|   0|  0|   2|           1|           1|
    |ap_condition_459        |       and|   0|  0|   2|           1|           1|
    |ap_condition_462        |       and|   0|  0|   2|           1|           1|
    |icmp_ln353_fu_259_p2    |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln354_1_fu_392_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln354_2_fu_404_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln354_3_fu_410_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln354_fu_386_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln357_1_fu_474_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln357_2_fu_486_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln357_3_fu_492_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln357_fu_468_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln354_1_fu_416_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln354_fu_398_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln357_1_fu_498_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln357_fu_480_p2      |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 150|         144|          31|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  14|          3|    1|          3|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg       |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_empty_59_reg_216  |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_empty_reg_226     |  14|          3|   32|         96|
    |ap_sig_allocacmp_i                     |   9|          2|    4|          8|
    |grp_fu_247_opcode                      |  14|          3|    5|         15|
    |grp_fu_247_p0                          |  14|          3|   32|         96|
    |grp_fu_247_p1                          |  14|          3|   32|         96|
    |i_3_fu_64                              |   9|          2|    4|          8|
    |regions_max_0_address0                 |  14|          3|   12|         36|
    |regions_max_1_address0                 |  14|          3|   12|         36|
    |regions_min_0_address0                 |  14|          3|   12|         36|
    |regions_min_1_address0                 |  14|          3|   12|         36|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 230|         50|  198|        578|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |add_reg_629                                 |  32|   0|   32|          0|
    |and_ln354_1_reg_621                         |   1|   0|    1|          0|
    |ap_CS_fsm                                   |   2|   0|    2|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_59_reg_216       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_reg_226          |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_reg_226          |  32|   0|   32|          0|
    |conv_reg_634                                |  32|   0|   32|          0|
    |empty_59_reg_216                            |  32|   0|   32|          0|
    |i_3_fu_64                                   |   4|   0|    4|          0|
    |icmp_ln353_reg_535                          |   1|   0|    1|          0|
    |regions_center_0_addr_reg_579               |  12|   0|   12|          0|
    |regions_center_1_addr_reg_584               |  12|   0|   12|          0|
    |regions_max_0_addr_1_reg_564                |  12|   0|   12|          0|
    |regions_max_0_addr_1_reg_564_pp0_iter1_reg  |  12|   0|   12|          0|
    |regions_max_1_addr_1_reg_574                |  12|   0|   12|          0|
    |regions_max_1_addr_1_reg_574_pp0_iter1_reg  |  12|   0|   12|          0|
    |regions_min_0_addr_1_reg_544                |  12|   0|   12|          0|
    |regions_min_0_addr_1_reg_544_pp0_iter1_reg  |  12|   0|   12|          0|
    |regions_min_1_addr_1_reg_554                |  12|   0|   12|          0|
    |regions_min_1_addr_1_reg_554_pp0_iter1_reg  |  12|   0|   12|          0|
    |tmp_48_reg_589                              |  32|   0|   32|          0|
    |tmp_49_reg_598                              |  32|   0|   32|          0|
    |tmp_50_reg_605                              |  32|   0|   32|          0|
    |tmp_51_reg_614                              |  32|   0|   32|          0|
    |icmp_ln353_reg_535                          |  64|  32|    1|          0|
    |regions_center_0_addr_reg_579               |  64|  32|   12|          0|
    |regions_center_1_addr_reg_584               |  64|  32|   12|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 651|  96|  484|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1705_p_din0         |  out|   32|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1705_p_din1         |  out|   32|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1705_p_opcode       |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1705_p_dout0        |   in|   32|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1705_p_ce           |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1721_p_din0         |  out|   32|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1721_p_din1         |  out|   32|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1721_p_dout0        |   in|   32|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1721_p_ce           |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1693_p_din0         |  out|   32|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1693_p_din1         |  out|   32|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1693_p_opcode       |  out|    5|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1693_p_dout0        |   in|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|grp_fu_1693_p_ce           |  out|    1|  ap_ctrl_hs|  insert_point_Pipeline_insert_point_label6|  return value|
|trunc_ln256_5              |   in|    1|     ap_none|                              trunc_ln256_5|        scalar|
|trunc_ln256_7              |   in|    1|     ap_none|                              trunc_ln256_7|        scalar|
|tmp_127                    |   in|    9|     ap_none|                                    tmp_127|        scalar|
|regions_min_0_address0     |  out|   12|   ap_memory|                              regions_min_0|         array|
|regions_min_0_ce0          |  out|    1|   ap_memory|                              regions_min_0|         array|
|regions_min_0_we0          |  out|    1|   ap_memory|                              regions_min_0|         array|
|regions_min_0_d0           |  out|   32|   ap_memory|                              regions_min_0|         array|
|regions_min_0_q0           |   in|   32|   ap_memory|                              regions_min_0|         array|
|regions_min_0_address1     |  out|   12|   ap_memory|                              regions_min_0|         array|
|regions_min_0_ce1          |  out|    1|   ap_memory|                              regions_min_0|         array|
|regions_min_0_q1           |   in|   32|   ap_memory|                              regions_min_0|         array|
|tmp_130                    |   in|    9|     ap_none|                                    tmp_130|        scalar|
|regions_min_1_address0     |  out|   12|   ap_memory|                              regions_min_1|         array|
|regions_min_1_ce0          |  out|    1|   ap_memory|                              regions_min_1|         array|
|regions_min_1_we0          |  out|    1|   ap_memory|                              regions_min_1|         array|
|regions_min_1_d0           |  out|   32|   ap_memory|                              regions_min_1|         array|
|regions_min_1_q0           |   in|   32|   ap_memory|                              regions_min_1|         array|
|regions_min_1_address1     |  out|   12|   ap_memory|                              regions_min_1|         array|
|regions_min_1_ce1          |  out|    1|   ap_memory|                              regions_min_1|         array|
|regions_min_1_q1           |   in|   32|   ap_memory|                              regions_min_1|         array|
|regions_max_0_address0     |  out|   12|   ap_memory|                              regions_max_0|         array|
|regions_max_0_ce0          |  out|    1|   ap_memory|                              regions_max_0|         array|
|regions_max_0_we0          |  out|    1|   ap_memory|                              regions_max_0|         array|
|regions_max_0_d0           |  out|   32|   ap_memory|                              regions_max_0|         array|
|regions_max_0_q0           |   in|   32|   ap_memory|                              regions_max_0|         array|
|regions_max_0_address1     |  out|   12|   ap_memory|                              regions_max_0|         array|
|regions_max_0_ce1          |  out|    1|   ap_memory|                              regions_max_0|         array|
|regions_max_0_q1           |   in|   32|   ap_memory|                              regions_max_0|         array|
|regions_max_1_address0     |  out|   12|   ap_memory|                              regions_max_1|         array|
|regions_max_1_ce0          |  out|    1|   ap_memory|                              regions_max_1|         array|
|regions_max_1_we0          |  out|    1|   ap_memory|                              regions_max_1|         array|
|regions_max_1_d0           |  out|   32|   ap_memory|                              regions_max_1|         array|
|regions_max_1_q0           |   in|   32|   ap_memory|                              regions_max_1|         array|
|regions_max_1_address1     |  out|   12|   ap_memory|                              regions_max_1|         array|
|regions_max_1_ce1          |  out|    1|   ap_memory|                              regions_max_1|         array|
|regions_max_1_q1           |   in|   32|   ap_memory|                              regions_max_1|         array|
|regions_center_0_address0  |  out|   12|   ap_memory|                           regions_center_0|         array|
|regions_center_0_ce0       |  out|    1|   ap_memory|                           regions_center_0|         array|
|regions_center_0_we0       |  out|    1|   ap_memory|                           regions_center_0|         array|
|regions_center_0_d0        |  out|   32|   ap_memory|                           regions_center_0|         array|
|regions_center_1_address0  |  out|   12|   ap_memory|                           regions_center_1|         array|
|regions_center_1_ce0       |  out|    1|   ap_memory|                           regions_center_1|         array|
|regions_center_1_we0       |  out|    1|   ap_memory|                           regions_center_1|         array|
|regions_center_1_d0        |  out|   32|   ap_memory|                           regions_center_1|         array|
+---------------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 14 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_130_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %tmp_130"   --->   Operation 15 'read' 'tmp_130_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_127_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %tmp_127"   --->   Operation 16 'read' 'tmp_127_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln256_7_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln256_7"   --->   Operation 17 'read' 'trunc_ln256_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln256_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln256_5"   --->   Operation 18 'read' 'trunc_ln256_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i_3"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body127"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = load i4 %i_3" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 21 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.30ns)   --->   "%icmp_ln353 = icmp_eq  i4 %i, i4 8" [detector_solid/abs_solid_detector.cpp:353]   --->   Operation 23 'icmp' 'icmp_ln353' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln353 = add i4 %i, i4 1" [detector_solid/abs_solid_detector.cpp:353]   --->   Operation 25 'add' 'add_ln353' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln353 = br i1 %icmp_ln353, void %for.body127.split, void %for.end193.exitStub" [detector_solid/abs_solid_detector.cpp:353]   --->   Operation 26 'br' 'br_ln353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln354 = trunc i4 %i" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 27 'trunc' 'trunc_ln354' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %tmp_127_read, i3 %trunc_ln354" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln354 = zext i12 %tmp_s" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 29 'zext' 'zext_ln354' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%regions_min_0_addr = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln354" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 30 'getelementptr' 'regions_min_0_addr' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_75 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %tmp_130_read, i3 %trunc_ln354" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 31 'bitconcatenate' 'tmp_75' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln354_1 = zext i12 %tmp_75" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 32 'zext' 'zext_ln354_1' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%regions_min_0_addr_1 = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln354_1" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 33 'getelementptr' 'regions_min_0_addr_1' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%regions_min_1_addr = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln354" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 34 'getelementptr' 'regions_min_1_addr' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%regions_min_1_addr_1 = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln354_1" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 35 'getelementptr' 'regions_min_1_addr_1' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%regions_max_0_addr = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln354" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 36 'getelementptr' 'regions_max_0_addr' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%regions_max_0_addr_1 = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln354_1" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 37 'getelementptr' 'regions_max_0_addr_1' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%regions_max_1_addr = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln354" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 38 'getelementptr' 'regions_max_1_addr' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%regions_max_1_addr_1 = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln354_1" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 39 'getelementptr' 'regions_max_1_addr_1' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%regions_center_0_addr = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln354_1" [detector_solid/abs_solid_detector.cpp:360]   --->   Operation 40 'getelementptr' 'regions_center_0_addr' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%regions_center_1_addr = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln354_1" [detector_solid/abs_solid_detector.cpp:360]   --->   Operation 41 'getelementptr' 'regions_center_1_addr' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%regions_min_0_load = load i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 42 'load' 'regions_min_0_load' <Predicate = (!icmp_ln353)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 43 'load' 'regions_min_1_load' <Predicate = (!icmp_ln353)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%regions_min_0_load_1 = load i12 %regions_min_0_addr_1" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 44 'load' 'regions_min_0_load_1' <Predicate = (!icmp_ln353)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%regions_min_1_load_1 = load i12 %regions_min_1_addr_1" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 45 'load' 'regions_min_1_load_1' <Predicate = (!icmp_ln353)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%regions_max_0_load = load i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 46 'load' 'regions_max_0_load' <Predicate = (!icmp_ln353)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 47 'load' 'regions_max_1_load' <Predicate = (!icmp_ln353)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%regions_max_0_load_1 = load i12 %regions_max_0_addr_1" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 48 'load' 'regions_max_0_load_1' <Predicate = (!icmp_ln353)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%regions_max_1_load_1 = load i12 %regions_max_1_addr_1" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 49 'load' 'regions_max_1_load_1' <Predicate = (!icmp_ln353)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln353 = store i4 %add_ln353, i4 %i_3" [detector_solid/abs_solid_detector.cpp:353]   --->   Operation 50 'store' 'store_ln353' <Predicate = (!icmp_ln353)> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln353 = br void %for.body127" [detector_solid/abs_solid_detector.cpp:353]   --->   Operation 51 'br' 'br_ln353' <Predicate = (!icmp_ln353)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 10.2>
ST_2 : Operation 52 [1/2] (3.25ns)   --->   "%regions_min_0_load = load i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 52 'load' 'regions_min_0_load' <Predicate = (!icmp_ln353)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 53 [1/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 53 'load' 'regions_min_1_load' <Predicate = (!icmp_ln353)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%tmp_48 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load, i32 %regions_min_1_load, i1 %trunc_ln256_7_read" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 54 'mux' 'tmp_48' <Predicate = (!icmp_ln353)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/2] (3.25ns)   --->   "%regions_min_0_load_1 = load i12 %regions_min_0_addr_1" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 55 'load' 'regions_min_0_load_1' <Predicate = (!icmp_ln353)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 56 [1/2] (3.25ns)   --->   "%regions_min_1_load_1 = load i12 %regions_min_1_addr_1" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 56 'load' 'regions_min_1_load_1' <Predicate = (!icmp_ln353)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%tmp_49 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_1, i32 %regions_min_1_load_1, i1 %trunc_ln256_5_read" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 57 'mux' 'tmp_49' <Predicate = (!icmp_ln353)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [2/2] (5.43ns)   --->   "%tmp_78 = fcmp_olt  i32 %tmp_48, i32 %tmp_49" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 58 'fcmp' 'tmp_78' <Predicate = (!icmp_ln353)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/2] (3.25ns)   --->   "%regions_max_0_load = load i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 59 'load' 'regions_max_0_load' <Predicate = (!icmp_ln353)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 60 [1/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 60 'load' 'regions_max_1_load' <Predicate = (!icmp_ln353)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%tmp_50 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load, i32 %regions_max_1_load, i1 %trunc_ln256_7_read" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 61 'mux' 'tmp_50' <Predicate = (!icmp_ln353)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/2] (3.25ns)   --->   "%regions_max_0_load_1 = load i12 %regions_max_0_addr_1" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 62 'load' 'regions_max_0_load_1' <Predicate = (!icmp_ln353)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 63 [1/2] (3.25ns)   --->   "%regions_max_1_load_1 = load i12 %regions_max_1_addr_1" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 63 'load' 'regions_max_1_load_1' <Predicate = (!icmp_ln353)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 64 [1/1] (1.58ns)   --->   "%tmp_51 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_1, i32 %regions_max_1_load_1, i1 %trunc_ln256_5_read" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 64 'mux' 'tmp_51' <Predicate = (!icmp_ln353)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.99>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln353 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [detector_solid/abs_solid_detector.cpp:353]   --->   Operation 65 'specloopname' 'specloopname_ln353' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln354 = bitcast i32 %tmp_48" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 66 'bitcast' 'bitcast_ln354' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln354, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 67 'partselect' 'tmp_76' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln354_1 = trunc i32 %bitcast_ln354" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 68 'trunc' 'trunc_ln354_1' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln354_1 = bitcast i32 %tmp_49" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 69 'bitcast' 'bitcast_ln354_1' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln354_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 70 'partselect' 'tmp_77' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln354_2 = trunc i32 %bitcast_ln354_1" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 71 'trunc' 'trunc_ln354_2' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.55ns)   --->   "%icmp_ln354 = icmp_ne  i8 %tmp_76, i8 255" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 72 'icmp' 'icmp_ln354' <Predicate = (!icmp_ln353)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (2.44ns)   --->   "%icmp_ln354_1 = icmp_eq  i23 %trunc_ln354_1, i23 0" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 73 'icmp' 'icmp_ln354_1' <Predicate = (!icmp_ln353)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln354_1)   --->   "%or_ln354 = or i1 %icmp_ln354_1, i1 %icmp_ln354" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 74 'or' 'or_ln354' <Predicate = (!icmp_ln353)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.55ns)   --->   "%icmp_ln354_2 = icmp_ne  i8 %tmp_77, i8 255" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 75 'icmp' 'icmp_ln354_2' <Predicate = (!icmp_ln353)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (2.44ns)   --->   "%icmp_ln354_3 = icmp_eq  i23 %trunc_ln354_2, i23 0" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 76 'icmp' 'icmp_ln354_3' <Predicate = (!icmp_ln353)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln354_1)   --->   "%or_ln354_1 = or i1 %icmp_ln354_3, i1 %icmp_ln354_2" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 77 'or' 'or_ln354_1' <Predicate = (!icmp_ln353)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln354_1)   --->   "%and_ln354 = and i1 %or_ln354, i1 %or_ln354_1" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 78 'and' 'and_ln354' <Predicate = (!icmp_ln353)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/2] (5.43ns)   --->   "%tmp_78 = fcmp_olt  i32 %tmp_48, i32 %tmp_49" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 79 'fcmp' 'tmp_78' <Predicate = (!icmp_ln353)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln354_1 = and i1 %and_ln354, i1 %tmp_78" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 80 'and' 'and_ln354_1' <Predicate = (!icmp_ln353)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.58ns)   --->   "%br_ln354 = br i1 %and_ln354_1, void %if.end150, void %if.then139" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 81 'br' 'br_ln354' <Predicate = (!icmp_ln353)> <Delay = 1.58>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln355 = br i1 %trunc_ln256_5_read, void %arrayidx13747.case.0, void %arrayidx13747.case.1" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 82 'br' 'br_ln355' <Predicate = (and_ln354_1)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.58ns)   --->   "%br_ln356 = br void %if.end150" [detector_solid/abs_solid_detector.cpp:356]   --->   Operation 83 'br' 'br_ln356' <Predicate = (!icmp_ln353 & and_ln354_1)> <Delay = 1.58>
ST_3 : Operation 84 [2/2] (5.43ns)   --->   "%tmp_81 = fcmp_ogt  i32 %tmp_50, i32 %tmp_51" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 84 'fcmp' 'tmp_81' <Predicate = (!icmp_ln353)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 9.66>
ST_4 : Operation 85 [1/1] (3.25ns)   --->   "%store_ln355 = store i32 %tmp_48, i12 %regions_min_0_addr_1" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 85 'store' 'store_ln355' <Predicate = (and_ln354_1 & !trunc_ln256_5_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln355 = br void %arrayidx13747.exit" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 86 'br' 'br_ln355' <Predicate = (and_ln354_1 & !trunc_ln256_5_read)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (3.25ns)   --->   "%store_ln355 = store i32 %tmp_48, i12 %regions_min_1_addr_1" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 87 'store' 'store_ln355' <Predicate = (and_ln354_1 & trunc_ln256_5_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln355 = br void %arrayidx13747.exit" [detector_solid/abs_solid_detector.cpp:355]   --->   Operation 88 'br' 'br_ln355' <Predicate = (and_ln354_1 & trunc_ln256_5_read)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%empty_59 = phi i32 %tmp_48, void %arrayidx13747.exit, i32 %tmp_49, void %for.body127.split" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 89 'phi' 'empty_59' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln357 = bitcast i32 %tmp_50" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 90 'bitcast' 'bitcast_ln357' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln357, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 91 'partselect' 'tmp_79' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln357 = trunc i32 %bitcast_ln357" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 92 'trunc' 'trunc_ln357' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln357_1 = bitcast i32 %tmp_51" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 93 'bitcast' 'bitcast_ln357_1' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln357_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 94 'partselect' 'tmp_80' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln357_1 = trunc i32 %bitcast_ln357_1" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 95 'trunc' 'trunc_ln357_1' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.55ns)   --->   "%icmp_ln357 = icmp_ne  i8 %tmp_79, i8 255" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 96 'icmp' 'icmp_ln357' <Predicate = (!icmp_ln353)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (2.44ns)   --->   "%icmp_ln357_1 = icmp_eq  i23 %trunc_ln357, i23 0" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 97 'icmp' 'icmp_ln357_1' <Predicate = (!icmp_ln353)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln357_1)   --->   "%or_ln357 = or i1 %icmp_ln357_1, i1 %icmp_ln357" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 98 'or' 'or_ln357' <Predicate = (!icmp_ln353)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.55ns)   --->   "%icmp_ln357_2 = icmp_ne  i8 %tmp_80, i8 255" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 99 'icmp' 'icmp_ln357_2' <Predicate = (!icmp_ln353)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (2.44ns)   --->   "%icmp_ln357_3 = icmp_eq  i23 %trunc_ln357_1, i23 0" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 100 'icmp' 'icmp_ln357_3' <Predicate = (!icmp_ln353)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln357_1)   --->   "%or_ln357_1 = or i1 %icmp_ln357_3, i1 %icmp_ln357_2" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 101 'or' 'or_ln357_1' <Predicate = (!icmp_ln353)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln357_1)   --->   "%and_ln357 = and i1 %or_ln357, i1 %or_ln357_1" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 102 'and' 'and_ln357' <Predicate = (!icmp_ln353)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/2] (5.43ns)   --->   "%tmp_81 = fcmp_ogt  i32 %tmp_50, i32 %tmp_51" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 103 'fcmp' 'tmp_81' <Predicate = (!icmp_ln353)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln357_1 = and i1 %and_ln357, i1 %tmp_81" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 104 'and' 'and_ln357_1' <Predicate = (!icmp_ln353)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.58ns)   --->   "%br_ln357 = br i1 %and_ln357_1, void %for.inc191, void %if.then162" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 105 'br' 'br_ln357' <Predicate = (!icmp_ln353)> <Delay = 1.58>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln358 = br i1 %trunc_ln256_5_read, void %arrayidx16089.case.0, void %arrayidx16089.case.1" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 106 'br' 'br_ln358' <Predicate = (and_ln357_1)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (3.25ns)   --->   "%store_ln358 = store i32 %tmp_50, i12 %regions_max_0_addr_1" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 107 'store' 'store_ln358' <Predicate = (!trunc_ln256_5_read & and_ln357_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx16089.exit" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 108 'br' 'br_ln358' <Predicate = (!trunc_ln256_5_read & and_ln357_1)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln358 = store i32 %tmp_50, i12 %regions_max_1_addr_1" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 109 'store' 'store_ln358' <Predicate = (trunc_ln256_5_read & and_ln357_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx16089.exit" [detector_solid/abs_solid_detector.cpp:358]   --->   Operation 110 'br' 'br_ln358' <Predicate = (trunc_ln256_5_read & and_ln357_1)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (1.58ns)   --->   "%br_ln359 = br void %for.inc191" [detector_solid/abs_solid_detector.cpp:359]   --->   Operation 111 'br' 'br_ln359' <Predicate = (!icmp_ln353 & and_ln357_1)> <Delay = 1.58>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln360 = br i1 %trunc_ln256_5_read, void %arrayidx1901410.case.0, void %arrayidx1901410.case.1" [detector_solid/abs_solid_detector.cpp:360]   --->   Operation 112 'br' 'br_ln360' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 10.5>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%empty = phi i32 %tmp_50, void %arrayidx16089.exit, i32 %tmp_51, void %if.end150" [detector_solid/abs_solid_detector.cpp:357]   --->   Operation 113 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [4/4] (10.5ns)   --->   "%add = fadd i32 %empty, i32 %empty_59" [detector_solid/abs_solid_detector.cpp:360]   --->   Operation 114 'fadd' 'add' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 10.5>
ST_6 : Operation 115 [3/4] (10.5ns)   --->   "%add = fadd i32 %empty, i32 %empty_59" [detector_solid/abs_solid_detector.cpp:360]   --->   Operation 115 'fadd' 'add' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.5>
ST_7 : Operation 116 [2/4] (10.5ns)   --->   "%add = fadd i32 %empty, i32 %empty_59" [detector_solid/abs_solid_detector.cpp:360]   --->   Operation 116 'fadd' 'add' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.5>
ST_8 : Operation 117 [1/4] (10.5ns)   --->   "%add = fadd i32 %empty, i32 %empty_59" [detector_solid/abs_solid_detector.cpp:360]   --->   Operation 117 'fadd' 'add' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 118 [2/2] (12.3ns)   --->   "%conv = fmul i32 %add, i32 0.5" [detector_solid/abs_solid_detector.cpp:360]   --->   Operation 118 'fmul' 'conv' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 124 'ret' 'ret_ln0' <Predicate = (icmp_ln353)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 12.3>
ST_10 : Operation 119 [1/2] (12.3ns)   --->   "%conv = fmul i32 %add, i32 0.5" [detector_solid/abs_solid_detector.cpp:360]   --->   Operation 119 'fmul' 'conv' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln360 = store i32 %conv, i12 %regions_center_0_addr" [detector_solid/abs_solid_detector.cpp:360]   --->   Operation 120 'store' 'store_ln360' <Predicate = (!trunc_ln256_5_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln360 = br void %arrayidx1901410.exit" [detector_solid/abs_solid_detector.cpp:360]   --->   Operation 121 'br' 'br_ln360' <Predicate = (!trunc_ln256_5_read)> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln360 = store i32 %conv, i12 %regions_center_1_addr" [detector_solid/abs_solid_detector.cpp:360]   --->   Operation 122 'store' 'store_ln360' <Predicate = (trunc_ln256_5_read)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln360 = br void %arrayidx1901410.exit" [detector_solid/abs_solid_detector.cpp:360]   --->   Operation 123 'br' 'br_ln360' <Predicate = (trunc_ln256_5_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln256_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln256_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_127]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regions_min_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ tmp_130]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regions_min_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ regions_max_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ regions_max_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ regions_center_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ regions_center_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_3                   (alloca           ) [ 010000000000]
tmp_130_read          (read             ) [ 000000000000]
tmp_127_read          (read             ) [ 000000000000]
trunc_ln256_7_read    (read             ) [ 001000000000]
trunc_ln256_5_read    (read             ) [ 011111111111]
store_ln0             (store            ) [ 000000000000]
br_ln0                (br               ) [ 000000000000]
i                     (load             ) [ 000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000]
icmp_ln353            (icmp             ) [ 011111111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
add_ln353             (add              ) [ 000000000000]
br_ln353              (br               ) [ 000000000000]
trunc_ln354           (trunc            ) [ 000000000000]
tmp_s                 (bitconcatenate   ) [ 000000000000]
zext_ln354            (zext             ) [ 000000000000]
regions_min_0_addr    (getelementptr    ) [ 001000000000]
tmp_75                (bitconcatenate   ) [ 000000000000]
zext_ln354_1          (zext             ) [ 000000000000]
regions_min_0_addr_1  (getelementptr    ) [ 011110000000]
regions_min_1_addr    (getelementptr    ) [ 001000000000]
regions_min_1_addr_1  (getelementptr    ) [ 011110000000]
regions_max_0_addr    (getelementptr    ) [ 001000000000]
regions_max_0_addr_1  (getelementptr    ) [ 011110000000]
regions_max_1_addr    (getelementptr    ) [ 001000000000]
regions_max_1_addr_1  (getelementptr    ) [ 011110000000]
regions_center_0_addr (getelementptr    ) [ 011111111111]
regions_center_1_addr (getelementptr    ) [ 011111111111]
store_ln353           (store            ) [ 000000000000]
br_ln353              (br               ) [ 000000000000]
regions_min_0_load    (load             ) [ 000000000000]
regions_min_1_load    (load             ) [ 000000000000]
tmp_48                (mux              ) [ 011110000000]
regions_min_0_load_1  (load             ) [ 000000000000]
regions_min_1_load_1  (load             ) [ 000000000000]
tmp_49                (mux              ) [ 011110000000]
regions_max_0_load    (load             ) [ 000000000000]
regions_max_1_load    (load             ) [ 000000000000]
tmp_50                (mux              ) [ 011111000000]
regions_max_0_load_1  (load             ) [ 000000000000]
regions_max_1_load_1  (load             ) [ 000000000000]
tmp_51                (mux              ) [ 011111000000]
specloopname_ln353    (specloopname     ) [ 000000000000]
bitcast_ln354         (bitcast          ) [ 000000000000]
tmp_76                (partselect       ) [ 000000000000]
trunc_ln354_1         (trunc            ) [ 000000000000]
bitcast_ln354_1       (bitcast          ) [ 000000000000]
tmp_77                (partselect       ) [ 000000000000]
trunc_ln354_2         (trunc            ) [ 000000000000]
icmp_ln354            (icmp             ) [ 000000000000]
icmp_ln354_1          (icmp             ) [ 000000000000]
or_ln354              (or               ) [ 000000000000]
icmp_ln354_2          (icmp             ) [ 000000000000]
icmp_ln354_3          (icmp             ) [ 000000000000]
or_ln354_1            (or               ) [ 000000000000]
and_ln354             (and              ) [ 000000000000]
tmp_78                (fcmp             ) [ 000000000000]
and_ln354_1           (and              ) [ 011111111111]
br_ln354              (br               ) [ 011110000000]
br_ln355              (br               ) [ 000000000000]
br_ln356              (br               ) [ 011110000000]
store_ln355           (store            ) [ 000000000000]
br_ln355              (br               ) [ 000000000000]
store_ln355           (store            ) [ 000000000000]
br_ln355              (br               ) [ 000000000000]
empty_59              (phi              ) [ 011011111000]
bitcast_ln357         (bitcast          ) [ 000000000000]
tmp_79                (partselect       ) [ 000000000000]
trunc_ln357           (trunc            ) [ 000000000000]
bitcast_ln357_1       (bitcast          ) [ 000000000000]
tmp_80                (partselect       ) [ 000000000000]
trunc_ln357_1         (trunc            ) [ 000000000000]
icmp_ln357            (icmp             ) [ 000000000000]
icmp_ln357_1          (icmp             ) [ 000000000000]
or_ln357              (or               ) [ 000000000000]
icmp_ln357_2          (icmp             ) [ 000000000000]
icmp_ln357_3          (icmp             ) [ 000000000000]
or_ln357_1            (or               ) [ 000000000000]
and_ln357             (and              ) [ 000000000000]
tmp_81                (fcmp             ) [ 000000000000]
and_ln357_1           (and              ) [ 011011111111]
br_ln357              (br               ) [ 011011000000]
br_ln358              (br               ) [ 000000000000]
store_ln358           (store            ) [ 000000000000]
br_ln358              (br               ) [ 000000000000]
store_ln358           (store            ) [ 000000000000]
br_ln358              (br               ) [ 000000000000]
br_ln359              (br               ) [ 011011000000]
br_ln360              (br               ) [ 000000000000]
empty                 (phi              ) [ 011001111000]
add                   (fadd             ) [ 011000000110]
conv                  (fmul             ) [ 010000000001]
store_ln360           (store            ) [ 000000000000]
br_ln360              (br               ) [ 000000000000]
store_ln360           (store            ) [ 000000000000]
br_ln360              (br               ) [ 000000000000]
ret_ln0               (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln256_5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln256_5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln256_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln256_7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp_127">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_127"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="regions_min_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_min_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp_130">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_130"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="regions_min_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_min_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="regions_max_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_max_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="regions_max_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_max_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="regions_center_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_center_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="regions_center_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regions_center_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2float.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="i_3_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_130_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="9" slack="0"/>
<pin id="70" dir="0" index="1" bw="9" slack="0"/>
<pin id="71" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_130_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_127_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="9" slack="0"/>
<pin id="76" dir="0" index="1" bw="9" slack="0"/>
<pin id="77" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_127_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="trunc_ln256_7_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln256_7_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="trunc_ln256_5_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln256_5_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="regions_min_0_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="12" slack="0"/>
<pin id="96" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_min_0_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="regions_min_0_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="12" slack="0"/>
<pin id="103" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_min_0_addr_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="regions_min_1_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="12" slack="0"/>
<pin id="110" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_min_1_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="regions_min_1_addr_1_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="12" slack="0"/>
<pin id="117" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_min_1_addr_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="regions_max_0_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="12" slack="0"/>
<pin id="124" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_max_0_addr/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="regions_max_0_addr_1_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="12" slack="0"/>
<pin id="131" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_max_0_addr_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="regions_max_1_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="12" slack="0"/>
<pin id="138" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_max_1_addr/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="regions_max_1_addr_1_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="12" slack="0"/>
<pin id="145" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_max_1_addr_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="regions_center_0_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="12" slack="0"/>
<pin id="152" dir="1" index="3" bw="12" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_center_0_addr/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="regions_center_1_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="12" slack="0"/>
<pin id="159" dir="1" index="3" bw="12" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regions_center_1_addr/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="2"/>
<pin id="165" dir="0" index="2" bw="0" slack="0"/>
<pin id="167" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="168" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="0"/>
<pin id="170" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="regions_min_0_load/1 regions_min_0_load_1/1 store_ln355/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="12" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2"/>
<pin id="175" dir="0" index="2" bw="0" slack="0"/>
<pin id="177" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="178" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="0"/>
<pin id="180" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="regions_min_1_load/1 regions_min_1_load_1/1 store_ln355/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="12" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="2"/>
<pin id="187" dir="0" index="2" bw="0" slack="0"/>
<pin id="189" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="190" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="0"/>
<pin id="192" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="regions_max_0_load/1 regions_max_0_load_1/1 store_ln358/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="2"/>
<pin id="197" dir="0" index="2" bw="0" slack="0"/>
<pin id="199" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="200" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="32" slack="0"/>
<pin id="202" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="regions_max_1_load/1 regions_max_1_load_1/1 store_ln358/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln360_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="12" slack="10"/>
<pin id="208" dir="0" index="1" bw="32" slack="1"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln360/11 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln360_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="12" slack="10"/>
<pin id="213" dir="0" index="1" bw="32" slack="1"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln360/11 "/>
</bind>
</comp>

<comp id="216" class="1005" name="empty_59_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_59 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="empty_59_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="2"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="32" slack="2"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_59/4 "/>
</bind>
</comp>

<comp id="226" class="1005" name="empty_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="empty_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="3"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="32" slack="3"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="conv/9 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_78/2 tmp_81/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln0_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="i_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln353_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="4" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln353/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln353_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln353/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln354_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln354/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_s_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="12" slack="0"/>
<pin id="277" dir="0" index="1" bw="9" slack="0"/>
<pin id="278" dir="0" index="2" bw="3" slack="0"/>
<pin id="279" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln354_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="12" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln354/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_75_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="0"/>
<pin id="293" dir="0" index="1" bw="9" slack="0"/>
<pin id="294" dir="0" index="2" bw="3" slack="0"/>
<pin id="295" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_75/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln354_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln354_1/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln353_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="4" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln353/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_48_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="0" index="2" bw="32" slack="0"/>
<pin id="318" dir="0" index="3" bw="1" slack="1"/>
<pin id="319" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_48/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_49_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="0" index="2" bw="32" slack="0"/>
<pin id="328" dir="0" index="3" bw="1" slack="1"/>
<pin id="329" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_49/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_50_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="0" index="2" bw="32" slack="0"/>
<pin id="338" dir="0" index="3" bw="1" slack="1"/>
<pin id="339" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_50/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_51_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="0" index="2" bw="32" slack="0"/>
<pin id="347" dir="0" index="3" bw="1" slack="1"/>
<pin id="348" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_51/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="bitcast_ln354_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln354/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_76_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="0" index="2" bw="6" slack="0"/>
<pin id="359" dir="0" index="3" bw="6" slack="0"/>
<pin id="360" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_76/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="trunc_ln354_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln354_1/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="bitcast_ln354_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln354_1/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_77_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="0" index="2" bw="6" slack="0"/>
<pin id="376" dir="0" index="3" bw="6" slack="0"/>
<pin id="377" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_77/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln354_2_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln354_2/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln354_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="8" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln354/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln354_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="23" slack="0"/>
<pin id="394" dir="0" index="1" bw="23" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln354_1/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="or_ln354_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln354/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln354_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln354_2/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln354_3_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="23" slack="0"/>
<pin id="412" dir="0" index="1" bw="23" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln354_3/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="or_ln354_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln354_1/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="and_ln354_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln354/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="and_ln354_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln354_1/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="bitcast_ln357_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="2"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln357/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_79_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="0" index="2" bw="6" slack="0"/>
<pin id="441" dir="0" index="3" bw="6" slack="0"/>
<pin id="442" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_79/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="trunc_ln357_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln357/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="bitcast_ln357_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="2"/>
<pin id="453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln357_1/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_80_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="0" index="2" bw="6" slack="0"/>
<pin id="458" dir="0" index="3" bw="6" slack="0"/>
<pin id="459" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_80/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="trunc_ln357_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln357_1/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln357_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="0" index="1" bw="8" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln357/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="icmp_ln357_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="23" slack="0"/>
<pin id="476" dir="0" index="1" bw="23" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln357_1/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="or_ln357_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln357/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="icmp_ln357_2_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="0"/>
<pin id="488" dir="0" index="1" bw="8" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln357_2/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="icmp_ln357_3_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="23" slack="0"/>
<pin id="494" dir="0" index="1" bw="23" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln357_3/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="or_ln357_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln357_1/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="and_ln357_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln357/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="and_ln357_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln357_1/4 "/>
</bind>
</comp>

<comp id="516" class="1005" name="i_3_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="0"/>
<pin id="518" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="523" class="1005" name="trunc_ln256_7_read_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln256_7_read "/>
</bind>
</comp>

<comp id="529" class="1005" name="trunc_ln256_5_read_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="1"/>
<pin id="531" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln256_5_read "/>
</bind>
</comp>

<comp id="535" class="1005" name="icmp_ln353_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="1"/>
<pin id="537" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln353 "/>
</bind>
</comp>

<comp id="539" class="1005" name="regions_min_0_addr_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="12" slack="1"/>
<pin id="541" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_min_0_addr "/>
</bind>
</comp>

<comp id="544" class="1005" name="regions_min_0_addr_1_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="12" slack="1"/>
<pin id="546" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_min_0_addr_1 "/>
</bind>
</comp>

<comp id="549" class="1005" name="regions_min_1_addr_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="12" slack="1"/>
<pin id="551" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_min_1_addr "/>
</bind>
</comp>

<comp id="554" class="1005" name="regions_min_1_addr_1_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="12" slack="1"/>
<pin id="556" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_min_1_addr_1 "/>
</bind>
</comp>

<comp id="559" class="1005" name="regions_max_0_addr_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="12" slack="1"/>
<pin id="561" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_max_0_addr "/>
</bind>
</comp>

<comp id="564" class="1005" name="regions_max_0_addr_1_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="12" slack="1"/>
<pin id="566" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_max_0_addr_1 "/>
</bind>
</comp>

<comp id="569" class="1005" name="regions_max_1_addr_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="12" slack="1"/>
<pin id="571" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_max_1_addr "/>
</bind>
</comp>

<comp id="574" class="1005" name="regions_max_1_addr_1_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="12" slack="1"/>
<pin id="576" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="regions_max_1_addr_1 "/>
</bind>
</comp>

<comp id="579" class="1005" name="regions_center_0_addr_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="12" slack="10"/>
<pin id="581" dir="1" index="1" bw="12" slack="10"/>
</pin_list>
<bind>
<opset="regions_center_0_addr "/>
</bind>
</comp>

<comp id="584" class="1005" name="regions_center_1_addr_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="12" slack="10"/>
<pin id="586" dir="1" index="1" bw="12" slack="10"/>
</pin_list>
<bind>
<opset="regions_center_1_addr "/>
</bind>
</comp>

<comp id="589" class="1005" name="tmp_48_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="598" class="1005" name="tmp_49_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="605" class="1005" name="tmp_50_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp_51_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="621" class="1005" name="and_ln354_1_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln354_1 "/>
</bind>
</comp>

<comp id="625" class="1005" name="and_ln357_1_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="1"/>
<pin id="627" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln357_1 "/>
</bind>
</comp>

<comp id="629" class="1005" name="add_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="634" class="1005" name="conv_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="171"><net_src comp="92" pin="3"/><net_sink comp="162" pin=2"/></net>

<net id="181"><net_src comp="106" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="182"><net_src comp="99" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="183"><net_src comp="113" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="193"><net_src comp="120" pin="3"/><net_sink comp="184" pin=2"/></net>

<net id="203"><net_src comp="134" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="204"><net_src comp="127" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="205"><net_src comp="141" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="225"><net_src comp="219" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="235"><net_src comp="229" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="240"><net_src comp="229" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="216" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="62" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="255"><net_src comp="26" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="263"><net_src comp="256" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="256" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="256" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="74" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="271" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="275" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="290"><net_src comp="283" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="296"><net_src comp="44" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="68" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="271" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="302"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="306"><net_src comp="299" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="308"><net_src comp="299" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="313"><net_src comp="265" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="46" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="162" pin="7"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="172" pin="7"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="314" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="330"><net_src comp="46" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="162" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="172" pin="3"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="324" pin="4"/><net_sink comp="247" pin=1"/></net>

<net id="340"><net_src comp="46" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="184" pin="7"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="194" pin="7"/><net_sink comp="334" pin=2"/></net>

<net id="349"><net_src comp="46" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="184" pin="3"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="194" pin="3"/><net_sink comp="343" pin=2"/></net>

<net id="361"><net_src comp="52" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="54" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="56" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="368"><net_src comp="352" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="378"><net_src comp="52" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="369" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="54" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="56" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="385"><net_src comp="369" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="355" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="58" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="365" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="60" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="386" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="372" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="58" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="382" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="60" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="404" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="398" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="416" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="247" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="443"><net_src comp="52" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="434" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="54" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="56" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="450"><net_src comp="434" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="460"><net_src comp="52" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="462"><net_src comp="54" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="463"><net_src comp="56" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="467"><net_src comp="451" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="437" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="58" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="447" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="60" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="468" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="454" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="58" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="464" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="60" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="486" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="480" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="498" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="247" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="64" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="522"><net_src comp="516" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="526"><net_src comp="80" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="314" pin=3"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="334" pin=3"/></net>

<net id="532"><net_src comp="86" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="324" pin=3"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="343" pin=3"/></net>

<net id="538"><net_src comp="259" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="92" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="547"><net_src comp="99" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="552"><net_src comp="106" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="557"><net_src comp="113" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="562"><net_src comp="120" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="567"><net_src comp="127" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="572"><net_src comp="134" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="577"><net_src comp="141" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="582"><net_src comp="148" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="587"><net_src comp="155" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="592"><net_src comp="314" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="596"><net_src comp="589" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="597"><net_src comp="589" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="601"><net_src comp="324" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="604"><net_src comp="598" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="608"><net_src comp="334" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="611"><net_src comp="605" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="612"><net_src comp="605" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="613"><net_src comp="605" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="617"><net_src comp="343" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="620"><net_src comp="614" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="624"><net_src comp="428" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="510" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="236" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="637"><net_src comp="242" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="211" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: regions_min_0 | {4 }
	Port: regions_min_1 | {4 }
	Port: regions_max_0 | {4 }
	Port: regions_max_1 | {4 }
	Port: regions_center_0 | {11 }
	Port: regions_center_1 | {11 }
 - Input state : 
	Port: insert_point_Pipeline_insert_point_label6 : trunc_ln256_5 | {1 }
	Port: insert_point_Pipeline_insert_point_label6 : trunc_ln256_7 | {1 }
	Port: insert_point_Pipeline_insert_point_label6 : tmp_127 | {1 }
	Port: insert_point_Pipeline_insert_point_label6 : regions_min_0 | {1 2 }
	Port: insert_point_Pipeline_insert_point_label6 : tmp_130 | {1 }
	Port: insert_point_Pipeline_insert_point_label6 : regions_min_1 | {1 2 }
	Port: insert_point_Pipeline_insert_point_label6 : regions_max_0 | {1 2 }
	Port: insert_point_Pipeline_insert_point_label6 : regions_max_1 | {1 2 }
	Port: insert_point_Pipeline_insert_point_label6 : regions_center_0 | {}
	Port: insert_point_Pipeline_insert_point_label6 : regions_center_1 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln353 : 2
		add_ln353 : 2
		br_ln353 : 3
		trunc_ln354 : 2
		tmp_s : 3
		zext_ln354 : 4
		regions_min_0_addr : 5
		tmp_75 : 3
		zext_ln354_1 : 4
		regions_min_0_addr_1 : 5
		regions_min_1_addr : 5
		regions_min_1_addr_1 : 5
		regions_max_0_addr : 5
		regions_max_0_addr_1 : 5
		regions_max_1_addr : 5
		regions_max_1_addr_1 : 5
		regions_center_0_addr : 5
		regions_center_1_addr : 5
		regions_min_0_load : 6
		regions_min_1_load : 6
		regions_min_0_load_1 : 6
		regions_min_1_load_1 : 6
		regions_max_0_load : 6
		regions_max_1_load : 6
		regions_max_0_load_1 : 6
		regions_max_1_load_1 : 6
		store_ln353 : 3
	State 2
		tmp_48 : 1
		tmp_49 : 1
		tmp_78 : 2
		tmp_50 : 1
		tmp_51 : 1
	State 3
		tmp_76 : 1
		trunc_ln354_1 : 1
		tmp_77 : 1
		trunc_ln354_2 : 1
		icmp_ln354 : 2
		icmp_ln354_1 : 2
		or_ln354 : 3
		icmp_ln354_2 : 2
		icmp_ln354_3 : 2
		or_ln354_1 : 3
		and_ln354 : 3
		and_ln354_1 : 3
		br_ln354 : 3
	State 4
		tmp_79 : 1
		trunc_ln357 : 1
		tmp_80 : 1
		trunc_ln357_1 : 1
		icmp_ln357 : 2
		icmp_ln357_1 : 2
		or_ln357 : 3
		icmp_ln357_2 : 2
		icmp_ln357_3 : 2
		or_ln357_1 : 3
		and_ln357 : 3
		and_ln357_1 : 3
		br_ln357 : 3
	State 5
		add : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_236          |    2    |   227   |   403   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_242          |    3    |   128   |   320   |
|----------|-------------------------------|---------|---------|---------|
|          |       icmp_ln353_fu_259       |    0    |    0    |    9    |
|          |       icmp_ln354_fu_386       |    0    |    0    |    11   |
|          |      icmp_ln354_1_fu_392      |    0    |    0    |    15   |
|          |      icmp_ln354_2_fu_404      |    0    |    0    |    11   |
|   icmp   |      icmp_ln354_3_fu_410      |    0    |    0    |    15   |
|          |       icmp_ln357_fu_468       |    0    |    0    |    11   |
|          |      icmp_ln357_1_fu_474      |    0    |    0    |    15   |
|          |      icmp_ln357_2_fu_486      |    0    |    0    |    11   |
|          |      icmp_ln357_3_fu_492      |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_48_fu_314         |    0    |    0    |    9    |
|    mux   |         tmp_49_fu_324         |    0    |    0    |    9    |
|          |         tmp_50_fu_334         |    0    |    0    |    9    |
|          |         tmp_51_fu_343         |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|    add   |        add_ln353_fu_265       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |        or_ln354_fu_398        |    0    |    0    |    2    |
|    or    |       or_ln354_1_fu_416       |    0    |    0    |    2    |
|          |        or_ln357_fu_480        |    0    |    0    |    2    |
|          |       or_ln357_1_fu_498       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |        and_ln354_fu_422       |    0    |    0    |    2    |
|    and   |       and_ln354_1_fu_428      |    0    |    0    |    2    |
|          |        and_ln357_fu_504       |    0    |    0    |    2    |
|          |       and_ln357_1_fu_510      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |    tmp_130_read_read_fu_68    |    0    |    0    |    0    |
|   read   |    tmp_127_read_read_fu_74    |    0    |    0    |    0    |
|          | trunc_ln256_7_read_read_fu_80 |    0    |    0    |    0    |
|          | trunc_ln256_5_read_read_fu_86 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_247          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln354_fu_271      |    0    |    0    |    0    |
|          |      trunc_ln354_1_fu_365     |    0    |    0    |    0    |
|   trunc  |      trunc_ln354_2_fu_382     |    0    |    0    |    0    |
|          |       trunc_ln357_fu_447      |    0    |    0    |    0    |
|          |      trunc_ln357_1_fu_464     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_s_fu_275         |    0    |    0    |    0    |
|          |         tmp_75_fu_291         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   zext   |       zext_ln354_fu_283       |    0    |    0    |    0    |
|          |      zext_ln354_1_fu_299      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_76_fu_355         |    0    |    0    |    0    |
|partselect|         tmp_77_fu_372         |    0    |    0    |    0    |
|          |         tmp_79_fu_437         |    0    |    0    |    0    |
|          |         tmp_80_fu_454         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    5    |   355   |   901   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         add_reg_629         |   32   |
|     and_ln354_1_reg_621     |    1   |
|     and_ln357_1_reg_625     |    1   |
|         conv_reg_634        |   32   |
|       empty_59_reg_216      |   32   |
|        empty_reg_226        |   32   |
|         i_3_reg_516         |    4   |
|      icmp_ln353_reg_535     |    1   |
|regions_center_0_addr_reg_579|   12   |
|regions_center_1_addr_reg_584|   12   |
| regions_max_0_addr_1_reg_564|   12   |
|  regions_max_0_addr_reg_559 |   12   |
| regions_max_1_addr_1_reg_574|   12   |
|  regions_max_1_addr_reg_569 |   12   |
| regions_min_0_addr_1_reg_544|   12   |
|  regions_min_0_addr_reg_539 |   12   |
| regions_min_1_addr_1_reg_554|   12   |
|  regions_min_1_addr_reg_549 |   12   |
|        tmp_48_reg_589       |   32   |
|        tmp_49_reg_598       |   32   |
|        tmp_50_reg_605       |   32   |
|        tmp_51_reg_614       |   32   |
|  trunc_ln256_5_read_reg_529 |    1   |
|  trunc_ln256_7_read_reg_523 |    1   |
+-----------------------------+--------+
|            Total            |   385  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_162 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_162 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_172 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_172 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_184 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_184 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_194 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_194 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_247    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_247    |  p1  |   3  |  32  |   96   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   288  || 16.1186 ||   100   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   901  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   100  |
|  Register |    -   |    -   |   385  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   16   |   740  |  1001  |
+-----------+--------+--------+--------+--------+
