// Seed: 3131578515
module module_0 (
    input wor  id_0,
    input tri1 id_1
);
endmodule
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    output tri id_5,
    input supply0 id_6,
    output supply1 id_7,
    output supply0 id_8,
    output supply0 id_9,
    input wor id_10,
    input wor module_1,
    input wire id_12,
    input supply0 id_13,
    output tri0 id_14,
    input wire id_15
);
  wire [1 : 1] id_17;
  assign {((1 == id_4 + -1)), 1, id_2, id_2} = id_13 > id_17;
  module_0 modCall_1 (
      id_6,
      id_10
  );
  assign modCall_1.id_0 = 0;
endmodule
