.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000010000000000000
000010110000000001
000000000001110001
000000000011110000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000001110000001000
000000000000000000
000000000000000000
000001011000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000001110001100001
000001010001110001
000000001011010000
001000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000111110
000001110011011000
000011110000100000
000011111000000001
000000000000000001
000000000000000000

.io_tile 6 0
000010000000000010
000101010000000000
000000000000000000
000001010000000001
000001011001000001
000000001011010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000011110
000001010011011100
000001010000000000
000000001000000001
000000000000000001
000000000000000000

.io_tile 7 0
000000000000000010
000000000000000000
000000000000000000
000011110000000001
000001011010000001
000000000011110000
001101110000011000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000100000
100000000000000000
000000000001000000
000000000000000001
000000000000000000
000000000000000000
001100000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000011010
100100000000000000
000010000001000000
000011110000000001
000001010010000001
000000001011110000
001100111000011000
000000001000000000
000000000000000000
000000000000000000
000000000000001110
000000000000001000
000000000000000000
000000000001100001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000100000000000000
000010000000000000
010011010000000001
000001010000000000
000000001000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000101110
001011010011111000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 11 0
000000110000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100001
000000000001010000
001000000000000000
000000000000000000
000001111000000000
000100000000000000
000000000000000000
110000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 12 0
010000000000000000
000100000000000000
000000000001100000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
101000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000110000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
101000000000001000000000000101000001000000001000000000
100000000000000111000000000000001011000000000000000000
110000000000000111000110001111001001000100101100000000
110000000000000000100000001101101000100001000100000000
000000000000000111000110010101101001101101110100000000
000000000000000000100011111001101011111011011100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001101100000010110100100000000
000000000000000000000000000011100000000000000110000000
000000000000000000000011110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
010000000000000000000000001101001010000010000001000001
110000000000000000000000000011011111000000000000000000

.logic_tile 2 1
000000000000001000000110100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
101000000000001000000000000000000000000000100110100001
101000000000001011000000000000001001000000000000000001
010000000000000000000111101000000000000000000110000000
110000000000000000000000000101000000000010000000000100
000000000001000111000000000000011000000100000100000001
000000000000100000000000000000000000000000000000000110
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000001000000000000000110000000
000000000000000000000000000000000000000001000000000011

.ramb_tile 3 1
000000000000001000000111101000000000000000
000000000000001111000011111001001001000000
101000000000001111000111111011000001000000
100000000000000111100011101001101010010000
010000000000000000000011100000000000000000
110010000000000000000100000011000000000000
000101000000001001000000001000000000000000
000110101110001111000000000001000000000000
000000000000001000000000010000000000000000
000000000000000111000010100001000000000000
000000000000010000000000000111000000000000
000000000000100000000000001001100000000000
000000000000000000000111101000000000000000
000000000000000000000000000001000000000000
010000000000000000000000001000000000000000
110000000000001111000000000111000000000000

.logic_tile 4 1
100000000000000000000111110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
101000001010000101100000001101011011000000000000000000
001000000000000111000011100101001110001000000000000000
010000000000000001000010001000001000110100010000000000
010000000000101001000100001001011011111000100000000000
000000000000000011100000000111000001000000000000000001
000000000000001101100000000101001101100000010000000111
000000000000001101000000000011100001100000010000000100
000000000000001011100000000000101101100000010000000000
000010100000000000000010000111100000000000000100000000
000001001100000000000010000000100000000001000110000000
000000000000000001100000000001100000000000000100000000
000000000010000000000000000000000000000001000110000000
010000000001001000000011100000000000000000000110000000
010000000001011011000000000011000000000010000100000000

.logic_tile 5 1
000000000110000000000110000000000000000000000101000000
000000000100001101000000000001000000000010000000000000
001000000111001111000000000000000000000000000100000000
101000000000000001100000001001000000000010000000000001
000000000000000111100000001000000000000000000100000000
000000000000000000100000001011000000000010000000000000
000000001000000000000000000001100000000000000100000000
000000000001010101000000000000000000000001000000000000
000001000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000001000000100100000000
000000001001010000000010000000001000000000000000000000
000000000000000000000110100000011110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000101000000000000000001110000100000100000000
000000000001001001000000000000010000000000000000000000

.logic_tile 6 1
000000000000001000000000000000000000000000100101000000
000000000000001001000000000000001010000000000000000000
101000101010100001100000000000011100000100000100000000
101000000000010101000000000000010000000000000000000000
000000000000001001100000000001100000000000000100000000
000000000000000111000000000000000000000001000000100000
000000000000000000000000000000011000000100000100000000
000000100001010000000000000000000000000000000000000000
000000000010000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001001000000010001000000000000000100000000
000000000000000001000010000000000000000001000000000000
000000000000000001000000000011100000000000000100000000
000000000000000000100000000000000000000001000000000000
000001000001000000000000000011100000000000000100000100
000000100000000000000000000000000000000001000000000000

.logic_tile 7 1
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000100000000000000111001010101101110100000000
100000000001010000000000001101001100110111101101000000
010000000000000001100000001000000000000000000000000000
010000000000000000000011010101000000000010000000000000
000000000000100101000000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001101100000000000000000000000000000000000000000000
000010100001010001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000001010100000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000

.logic_tile 8 1
000001000000000000000000000001100000000000000100000000
000000000000001111000000000000000000000001000001000000
001001000000001011100110000011100000000000000100000001
001000000000000001100000000000100000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000010000000000000000001110000000000010000000
000000101010000000000000011111000001110000110000000000
000000101111010000000011110111101001001111000000000000
000000000000100000000011100011000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000001000000011100000010000011000000100000100000000
000000000000000000100010000000000000000000000000000000
000000000000000000000010100011100000000000000100000000
000001000000000000000000000000000000000001000000000000
000000000000001111000000001000000000000000000100000000
000000000000000101000000001101000000000010000000000001

.logic_tile 9 1
000000000000001000000000000001101100100010000000000000
000000000001011111000010010101101011001000100000000000
001001000000010000000110001000000000000000000110100011
001010100100000000000000001011000000000010000000000010
010000000001010101100110001000000000000000000101000001
010010000000000000000000001011000000000010000000000101
000000001110000011100000000000011101001100110000000001
000000000000010000000000000000011101001100110000000000
000000000000000011100010100000001100000100000111000001
000000000000000000000100000000010000000000000000000001
000000000000010101000010101000000000000000000110000010
000000000000101101100110110011000000000010000010000001
000000000000000000000000001000000000000000000100000000
000000000000010000000000000011000000000010000010100001
010001000000000000000000000011100001011001100000000000
110000100000000000000000000000101100011001100000000010

.ramb_tile 10 1
000000000001000000000000010000000001000000
000000000000100000000011001101001000000000
101000000000001011100000010101100001100000
100000000000000011100011111101101000000000
110001000000000111100011111000000000000000
110000001010000000000111101001000000000000
000001000000100000000111110000000000000000
000000100001010001000011101011000000000000
000000000000000000000111000000000000000000
000000000000000000000000000101000000000000
000000100000001000000000001111000000001000
000001000000001011000000000101000000000000
000001000010000001000111100000000000000000
000000000000000000000100001001000000000000
110001000000100000000000001000000000000000
010000100001010000000000001101000000000000

.logic_tile 11 1
000000000000000101000000001000000000000000000100000000
000000000000000000100000000101000000000010000001000100
101000000000001101000000000000000000000000000000000000
100000000000001101100000000000000000000000000000000000
000000000000000000000000011011000000000000000000000000
000000000110000000000010000001000000111111110000000000
000000000000000001100111001101100000000000000000000000
000000000000000000000100000111100000111111110000000001
000000000000001001000000000000011000000100000100000001
000000000000000101100000000000000000000000000000000000
000000000000101000000000000000000000000000000100000000
000000000011000111000000000001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000101000000000000011011100000011000000000000
000000000001001011000000001111001011110000000000000000

.logic_tile 12 1
000000000000000000000000001000000000000000000100000000
000000000000000111000000001101000000000010000000000100
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000010011100000000000001000000000
000000000000000000000011010000100000000000000000001000
101000000000000000000000000111011011001100111100000000
100000000000000000000010010000011011110011000100000000
010000000000000000000110010101001001001100111100000000
010000000000000000000010000000101001110011000100000000
000000000000010111100110001101001000001100110100000000
000000000000100000000010011101100000110011000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001101001110000010000000000000
000000000000000000000000001011101011000000000010000001
000000000000000001100000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
010000000000000000000000001000000000010110100100000000
110000000000000000000000001011000000101001010100000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000001000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000011011011111100010100000000
000000000000000000000000000000011110111100010100100000
110000000000000001000000000001111110111001010100000001
010000000000000000000000000000001100111001010100000000

.ramt_tile 3 2
000000010000001000000000010000000000000000
000000000000001101000010111001001000000000
101000010000001000000111111001100000000000
001000000000001111000010110011001010000000
010000001110000111100010000000000000000000
110000000000001111100000001011000000000000
000010000000000000000111000000000000000000
000001000000000000000110000011000000000000
000001000000100111000000000000000000000000
000000100001010001000011110101000000000000
000000000001010111000000001101100000000000
000000000000101001000000001001100000100000
000000000000000000000000001000000000000000
000000000000000000000000001001000000000000
110000000000000000000000001000000000000000
010000000000000000000000001101000000000000

.logic_tile 4 2
000000000000001111100000000000000000000000100100000001
000001000000000111100000000000001110000000000100000000
001010000001000000000000000000000000000000000100000000
001011100000001111000000000001000000000010000100000001
110010100000000000000111100000000000000000000100000100
110001000000000000000100001101000000000010000100000000
000010101001010111100000000000011010000100000100000000
000001000000100000100000000000000000000000000100000100
000000000000000000000000000000001110000100000100000000
000001001000100000000000000000000000000000000100000000
000000000000000000000010000000011110000100000100000000
000000000000000101000100000000010000000000000100000100
000000100000010101000111000000000001000000100100000001
000000000000000101000100000000001100000000000100000000
010010100000000000000010101000000000000000000100000000
010011101100000000000000001011000000000010000100000100

.logic_tile 5 2
000000000000011000000000011000000000000000000100000000
000000000000001111000011101011000000000010000000000000
001000000000000111000000001001101001100000000000000000
001000000001010000100011100101111000001000000000000000
000000000000100011100000001000000000000000000100000000
000001000000000000100010101101000000000010000001000000
000000100000100101000010100111100000000000000100000000
000000000000010111000000000000100000000001000001000000
000000000010000001000000000000001010000100000100000000
000000000010000000000000000000010000000000000000000000
000010100000000000000000010000000000000000000100000000
000000000000000000000010000011000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000010000000000000000110000101100000000000000100000000
000001000000000000000000000000000000000001000000000000

.logic_tile 6 2
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000101000000000000101100000000000000100000000
001000000000010001000000000000000000000001000100000000
000000000000001101100110110000011010101111000110000000
000000000000000111000110001001001101011111001100000100
000000000110001001100110010101001010010111100110000000
000000000000000001000010001011101010000111010000000000
000000000000000000000110101111011010011001000110000000
000000000000001001000010110001011001010110000100000000
000000000000000000000000000000011110000100000100000000
000000000000001111000000000000010000000000000100000000
000000000100000000000000001111011010001100000100000000
000000000000001101000000001101011001011100100100000000
110001000000000000000010100001011010110100010100000000
010010100000000000000000000111111011010100000110000000

.logic_tile 7 2
000000000100000101100110010001101010000010010000000000
000000000000000000000110000111011100100100000000000000
001000000000001001100111110001101001000100000000000000
101000100001000111100110000011111000010000000001000000
110000000000001001000110101001000000000000000011000000
010000000000001111100011110101001011010000100011000010
000001100000000101100110001000011000100001000000000000
000010000000000000000100001111001010010010000000000000
000000000000000101000111001011011101101000000000000000
000000000000000001000110001111111101111001110000000000
000000000000000000000011101000000000000000000110100011
000000001100000111000010011001000000000010000101100000
000000000000001001000110110000001111100000100000000000
000000000000000001000010101111011011010000010000000000
110000000000000000000111000000001010000001000000000000
010000000000000000000110100111011001000010000010000000

.logic_tile 8 2
000000000000000000000000000111100000000000001000000000
000000001000000000000000000000000000000000000000001000
000000000000001001100000010011011100001100111000000000
000000001100001001100010010000100000110011000010000000
000000000000100001100000010000001000001100111000000000
000000000000000000100010010000001111110011000010000000
000000000110100000000000000001101000001100111000000000
000000100001000000000000000000000000110011000000000010
000000000001000000000000010000001001001100111000000000
000000000000000000000010100000001001110011000010000000
000001000000101000000000000000001001001100111000000000
000010000001000101000000000000001000110011000010000000
000000000000000000000110100101001000001100111000000000
000000000100000000000000000000100000110011000000000000
000000000010001000000000000101001000001100111000000000
000000100001000101000000000000000000110011000000000000

.logic_tile 9 2
000000000000011000000010100111101010101000000001000000
000000000000101111000110111001100000000000000000000000
001010000000001000000110101000000000011001100100000000
001000000100000001000000001001001110100110010000000000
010001000000000101100111110000000000000000100111000101
110000000000000101000110100000001010000000000000000001
000000000000000011100111000000000000000000000111000001
000000000000000000100010111101000000000010000000000011
000000000000000000000000001000000000010110100110000000
000000000000000000000000000001000000101001010010000011
000000000000000000000000000000000000000000000110100001
000010000000000111000000000111000000000010000000000010
000000000000000000000000001001011010111100000000000000
000000000000001101000000000101110000000000000000000000
110010100000000000000000010101100000011001100100000100
010000000000100000000010000000101011011001100000000000

.ramt_tile 10 2
000010010000000000000000011000000000000000
000000000000000000000010101101001001000000
101000010011000000000000001111100001000000
101000000000001001000000000111001010000100
010000001110000000000011001000000000000000
110000000000000000000100001011000000000000
000000000001011101100011101000000000000000
000000000001010101000000000011000000000000
000000000000100001100110110000000000000000
000100000001010000100010011011000000000000
000010000000111001100000010011100000100000
000000000100010111100010010011000000000000
000000000000000011100000001000000000000000
000000000001010000100000000101000000000000
010010000000011111000000000000000000000000
010001000000011001000000001011000000000000

.logic_tile 11 2
000000000000010111100000001001100000100000010010000000
000000000000101101100010111001101010000000000000000000
101010100000000111100010111000000000100110010100000000
001001000000000000100011111011001110011001100000000000
010000000000000101000000000000000000011001100010000000
010000001010000000100011100001001101100110010000000000
000000000001000000000000000000000000000000000100000001
000000001000000000000000001101000000000010000011100101
000000000000001000000011100001000000000000000100000001
000000000000001111000111100000000000000001000000000000
000000000000001111100111100111100001011001100100000000
000000000010000111100000000000101100011001100000000000
000000000000001000000000000001100000000000000100000000
000000000000000111000000000000000000000001000000100000
110000000000000000000111100000000000000000100100000000
010000000000000000000100000000001101000000000000100000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000010100001000000000011110000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010001100110000000000
000000000000000000000000000000001001001100110000000000
000001000000000111100000001000000000000000000000000000
000010100000000000100000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000010001111111000100001010000000000
000000000000000000000100000011001101100000000000000000
101000000000001101000000011001101111101000010100000000
100000000000001111100010000111001000000100000100000000
110000000010001000000110001011101101111001010100000000
110000000000000111000000001101001111111011010100000000
000000000000000111100010000000011101111001010100000000
000000000000001101000000001011011101110110100100000000
000000000000000111100110110011101111111100010100000000
000000000000000000010011100000101101111100010100000000
000000000000001101100011100000000000100000010000000100
000000000000000001000011111001001010010000100000000000
000000000000001001100111101111111001100001010100000010
000000000000000001000100001001001110100000000100000000
010000000000000111000011111111001011100111010000000000
110000000000000101100011010101011111010010100000100000

.logic_tile 2 3
000000000000000111100110110000000000000000000100000010
000000000000000000100011111011000000000010000100000000
101000000000000111000010110001100000000000000100000001
101000000000001101100011100000100000000001000100000000
010000000000000011000000010101100000000000000100000001
010000000000000000000010100000000000000001000100000000
000000000000001000000000000001111111100001010000000000
000000000000001011000010101001001000100000000000000000
000000001100000000000000010001111101100000010000000000
000000000000000000000011100101101000010000010000000000
000001000000001101000000000001111110100001010000000000
000010100000001101100000001101001000100000000000000000
000000000000000001000010000101111101100000010000000000
000000000000000000000100001111101000010000010000000000
110010100000000101000010000000011110000100000100000000
010000000000000000100000000000010000000000000100000010

.ramb_tile 3 3
010000001111000000000000001000000000000000
001000000000100000000010001101001111000000
101000000000001000000000010111000001000000
100000000000001011000011110101001111100000
110000000000100111100000000000000000000000
011000000001011001100000001001000000000000
000000000000100000000111100000000000000000
001000000001000000000000001011000000000000
000000000001000001000111010000000000000000
001000000000000000000111010101000000000000
000001000000000000000000001001100000000000
001010000000000000000000000111000000100000
000000000000000111000111101000000000000000
001000000000000000100000001001000000000000
110001001100001001000000000000000000000000
111010000000001101000011110011000000000000

.logic_tile 4 3
000000000000001000000000000011000000000000000100000000
000000000000001111000000000000100000000001000100000001
001000000000000000000000000000000000000000000100000000
101010100000000000000000001101000000000010000101000000
010000000000000111000110101000000000000000000100000000
110000000000000000000110011111000000000010000100000000
000000000000001001000000000000000000000000100100000000
000000000000000111100000000000001100000000000101000000
000001000001001101100111001000000000000000000100000000
000000000000000101000100000011000000000010000100000000
000000000000011000000000001000000000000000000100000000
000000000000100101000000000101000000000010000110000000
000000000000000000000000000000000000000000100100000000
000001000000000000000000000000001100000000000100100000
010011001001010000000110100001000000000000000110000000
110011100000100000000000000000000000000001000100000000

.logic_tile 5 3
000000000000000000000000000000011110000100000100100000
000000000000000000000000000000010000000000000000000100
001010101100000101000110010000000001000000100100000000
101000000000000000000110010000001000000000000000000000
010000000001000111000111110101011101110110100000000000
110001000000000000000110010011101111010110000000000000
000000000000000000000010100101100000000000000000000000
000000000000000101000100000000100000000001000000000000
000000000000001000000010000101100000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000100100001100000000001100001000110000000000000
000010100001010000000000000000101001000110000000000000
000000000001000000010000001000000001100000010001000000
000001000000000000000000001111001001010000100000000000
000000000001110000000111000000000000000000100100000001
000000000000110000000110000000001101000000000000000000

.logic_tile 6 3
100000000000000000000000000000000000000000000100000000
000000000000001111000011100001000000000010000100000000
101000100000100000000000000000000000000000100100000000
001000000000010000000000000000001010000000000110000000
010000000000101000000000000000000001000000100100000000
010000000000000111000000000000001101000000000100000000
000000100110000000000011100000000001000000100100000000
000000000001010000000111110000001101000000000100000000
000100000000000000000000001000000000000000000100000000
000100000000001111000000001101000000000010000100000010
000000000001010000000010000000000000000000000100000000
000001000000101111000010010111000000000010000110000000
000000000000001000000000000101100000000000000100000100
000000000000000011000000000000100000000001000100000000
110000000000000000000111100000011110000100000100000000
010000000001010000000000000000010000000000000100000000

.logic_tile 7 3
100000000000000000000010110101011001101000010100000000
000000000000000000000110101111111111011101100100000010
101000000001010101000111101001011111110001010100100000
001000000000101101100100000011111010110010010100000000
000000000000000011100011101001011111101101010100000000
000000000000000000100110111101101111011000100110000000
000000100001010001000010101111111001100000010000000000
000000100000100101100100001011001000111101010000000000
000000000000000000000111100111111101110001010110000000
000000000000000001000000000101111101110010010100000000
000011100000000001000010100111011011101000010101000000
000011000000001001100111101011001101101110010100000000
000000000000000101000110000111000000010110100000000010
000000000000000000000010011101100000000000000000000000
110000000000000101000010110111111110000001010100000000
010000000000001111100111000000010000000001010100000000

.logic_tile 8 3
000000000000000000000000000001101000001100111000000000
000000000000000000000011100000000000110011000010010000
101000000000000001100111100000001000001100110010000000
100000000000000000100100000000001011110011000010000000
010000000000000111000000010000000001100000010110000010
010000000010010000000011100111001010010000100000000000
000000001000100001100110000111001010101000000100000000
000000100000010000000000000000000000101000000001000000
000001000001000000000000001000000000100000010100000000
000000000000000000000000001101001110010000100001000001
000000000000000000000000000111001110101000000100000000
000000000001010101000000000000010000101000000000000100
000000000000000011100110000000000001000000100000000000
000000000000000000100000000000001100000000000000000000
110001000000000111000000000111000001100000010100000000
110010100001110000100000000000001001100000010000000010

.logic_tile 9 3
000000000000001000000000000000000000000000100100000000
000001000010000101000000000000001010000000000000000000
101000000000001000000110000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
000000000000000101000000001011111001000011000000000000
000000000000000000000000000011011010000000110000000000
000000001110001111100011100000000001011001100000000000
000000000000001111100000001011001110100110010000000100
000000000000000111000110001000000000000000000110000010
000000000000000000100100000001000000000010000000000000
000001000000101001100110000000000000000000100100000000
000010000001001001100100000000001100000000000000000000
000000000000000000000000010011111010011010010000000000
000010000000000000000010010000101000011010010000000000
000001001110101000000000000000011010000001100000000000
000010000001011001000000001111011101000010010000000000

.ramb_tile 10 3
010000000000100000000010000000000000000000
001010000001010000000110011111001110000000
101000001100001000000000001111100001000000
100010000000001011000011110011001010000100
010011101110000000000011101000000000000000
011000000000001111000100001111000000000000
000001000001011000000000000000000000000000
001000101010101111000000000101000000000000
000000000000000000000000001000000000000000
001010000000000000000000001001000000000000
000100000010110011100000000011100000000000
001010100001010000000011111001100000100000
000000000000000011100111000000000000000000
001001000000000001000000001101000000000000
010001000000100111000011100000000000000000
011000100101000000100000000111000000000000

.logic_tile 11 3
000000000000000101000000000101000000000000000100000000
000010100000000000100000000000000000000001000001000000
101000000101001101000111101101011011000011000000000000
101000000000100111100010111011001001110000000000000000
000000000000000111100000000011101100111110100010000000
000000000000001101100000000000000000111110100000000001
000001000000000001100010100000011001110000000011100000
000000100000000000000100000000001100110000000001100000
000000000000000111000000001000000000000000000110000000
000000001100000111000000001001000000000010000000000010
000000000000100011100010100011000001011001100000000000
000000000000000000000000000000001000011001100000000000
000000100000000001000000001000000000000000000100000000
000001000000000000000000001101000000000010000001100000
000000001111010000000000000000000000000000000110000000
000001000000010000000000000001000000000010000001000000

.logic_tile 12 3
000000000000000000000000010101100000000000000100000000
000000000000000000000010100000000000000001000000000100
001010000100000101000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001100000000000010101000011011100001000000000000
000000000000000101000100001011011010010010000001000000
000000000000000000000011100011000000000000000100000100
000000000000000000000000000000100000000001000000000000
000000000000101101000110000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000100000000000111001000011111100101100000000000
010000000000000000000100000011011000011010010000000000

.io_tile 13 3
000000000000000000
000100000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000101010000000000
000000001000011000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000001100000000101011001100000010100000000
001000000000000000000010110111001100010000010100000001
101000000000000001100010110111111101100000000100000000
100000000000000101000111110001001100110100000100000000
110001000000001000000000000001000001111001110000000000
011010100000000001000000001001001011100000010000000000
000000000000001111000110010000001100111001010100000000
001000000000001111000011100011001110110110100100000000
000000000000001101100000011101111000010100110000000000
001000000000000111000011100001011001011000110000000000
000000100000001011000110000000000000000000000100000101
001001000000000101100000001111000000000010000110000010
000000000000000001000000001101111111101000010100000000
001000000000001111000010100011111110000100000100000000
010000000000000001100000011001111101101000000100000000
111000000000000000000010001011101000100100000100000000

.logic_tile 2 4
010000000000000011110111010000011110000100000100000000
001000000000000111100011110000010000000000000100000001
001000000000000101100000011101001111101001000000000000
101000000000000000000011100101111000010000000000000000
010001000000000111100110110000001000000100000100000000
011000100000000001000010100000010000000000000100000001
000000000000001011100010010111011111000001000000000000
001000000000000001100010101101011100101001000000000001
000010000000000000000000011001001011000000000010000111
001000000000000000000010011001001110000100000000000001
000000000000000001100010001101100000101001010000000000
001000000110000000000000001101101111100110010000000000
000010000000000101000010000000000000000000100100000001
001000000000000000100110110000001000000000000100000000
010000000000000101100010101011011110010100110000000000
111000000000000000100111111011111111011000110000000000

.ramt_tile 3 4
000000010000000000000000001000000001000000
000001000010001011000010000101001000000000
001000010000010111100000001001100000000000
001000100000000011000011110001101101100000
010000000000000111100111110000000000000000
010000001010000000100111110101000000000000
000010000000000001000000000000000000000000
000001000000000000100000001101000000000000
001000000000001001000111000000000000000000
000000000000000111100011111011000000000000
000010000000110000000000000011000000000000
000000001110010001000000001111000000100000
000000000000000000000000000000000000000000
000000000000000000000010001101000000000000
110100001110010000000000000000000000000000
010100000000100000000000000011000000000000

.logic_tile 4 4
010000000000000001100000000000000001000000100100000000
001000000000000000100010100000001001000000000100000100
001000000000011000000000010000000000000000000100000000
101000000000101001000011011011000000000010000110000000
010000000000000111000111010001000000000000000100000000
111000000100000000100011000000000000000001000100000100
000001000001100111000000000000011000000100000110000000
001000100000000101100000000000000000000000000100000000
000000000001001000000010000000000000000000000100000100
001000000000001101000000001001000000000010000100000000
000001000000000000000000000011000000000000000101000000
001000000000000000000000000000000000000001000100000000
000000000001010000000000000101000000000000000100000000
001000001000100000000000000000100000000001000100000100
010001000000100000000000000000000001000000100100000010
111010000001000000000000000000001010000000000100000000

.logic_tile 5 4
010000000000000101000000001101000000100000010000000000
001010000000000000000011110001101001111001110001000000
001000000000000000000110000000011010000100000100000000
101000000111011001000100000000010000000000000100000000
010000000000000111100010100101100001101001010000000000
111000000010000101100010000111101000100110010000000100
000000100000000011100111010000000000000000100100000000
001000000000001111100111110000001000000000000100000000
000000100000000000000000001101111001111000110000000000
001000000000000000000000001111011110100100010000000000
000000000010100000000010110011100000000000000100000100
001000000001010001000111100000100000000001000100000000
000000000000000111000000000101000000000000000100000000
001001000000000000000000000000000000000001000100100000
010000000000000101100110101000011100101000000000000000
111000000110000000000000001011000000010100000000000001

.logic_tile 6 4
110000000000010111000010111001011001010000010000000000
001000000000000101000111100111001010001010000000000100
001000000000001101100000001011111101101000010110000000
101010100000001101100010010101011101011101100100000000
000000000000000001000011101101101000101000100110000000
001000000000001001000010111101111000111100010100000000
000000000110001111000110000111111001100000000000000000
001000000000000101100011100101111110000000000001000000
000000000000001000000000000011100000010110100000000100
001000001000000101000000000000000000010110100000000101
000001001010000001000110000001000000010110100100000100
001010000000000001100010000000100000010110100110000010
000001000000000000000000000101011100101000010100000000
001000000000000000000000001101111100101010110110000000
010000000000000001000010101001000000000000000100000000
011000000000001001000000001011100000111111110110000011

.logic_tile 7 4
110000000010011000000000000000000000000000100100000000
001000000010100111000000000000001010000000000100000000
001100001100000111100110100101100001100000010010000001
001000100000000111000000000000001001100000010001100100
110100000100000111000000000000000000000000000100000000
111000000110001101000000000111000000000010000100000000
000000100000100101100110100000000000000000100100000000
001000000000010000000000000000001111000000000100000000
000000000000010000000110000000011000000100000100000000
001000000000000000000100000000000000000000000100000000
000000000000000000000000010111100000000000000100000000
001010100000000000000011010000100000000001000100000000
000000000000000001000010010000000001000000100100000000
001000000000000000000011000000001101000000000100000000
010010000000000000000010000101111010111001010000000000
011001000000000000000000000101011101010001010000000000

.logic_tile 8 4
010000000100000111100010010101111000010101010100100000
001000000100000000100111100000110000010101010000000000
101000001100000101000010100111011100100001010000000000
100000000000000000100100001111111010111010100000000000
010000000100000000000111000000000000000000000000000000
011000000010000001000000000000000000000000000000000000
000010101100000111000000000011000000000000000110100001
001001100001001101100010110000100000000001000000000101
000000000000000000000010000101111000010101010100000000
001000000110000000000111100000000000010101010000100000
000011000000000000000000010111000000101111010000000000
001011100000000000000011100000001000101111010010000010
000000000000000001000010111001000001100000010000000000
001000000000000000000111101111101110110110110000000010
010000001010100111100111011101000000110110110000000000
111000000000010000000111001111101101100000010010000000

.logic_tile 9 4
010010000000000000000000000000000000000000000000000000
001000000000000000000010010000000000000000000000000000
101000000000100101000000000001111010010101010001000000
100100000000001001000010110000100000010101010000000000
000000000000000000000000010001100000000000000110000000
001000000000000101000011110000000000000001000000000001
000000101110000111000111010000000000000000100100000001
001000000000000000000111000000001010000000000000000100
000000001110000000000000001101101010001010000000000000
001000001100000000000000001101111001010000010000000000
000000000000001000000000000001111101110100010000000000
001010000110001111000000000000001110110100010000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000101000000000000000000000000000000000000000
001000000001011011000000000000000000000000000000000000

.ramt_tile 10 4
000000010000001111000011111000000001000000
000000001010001011000011111101001110000000
101010010010000000000000001011100000000000
101010000000001111000000000101001000000100
110000001110000000000111000000000000000000
010000000000001001000000000001000000000000
000011000100101101100111011000000000000000
000000000111010011000111001101000000000000
000000000000000000000000010000000000000000
000000000000000000000011001001000000000000
000000000000000000000000000101100000000000
000000001010001001000000001001000000010000
000010100000000111000000000000000000000000
000000000100000000100000001101000000000000
010000100000000111000000000000000000000000
010001000000010000000000000101000000000000

.logic_tile 11 4
010000000000000000000000000001100000000000000100000000
001000000000000011000000000000100000000001000000000000
001001000000100101000010100000000000000000000100000000
001010100001000000100100000101000000000010000000000000
000000000111110101000010100000000000000000000100000000
001000000101111101100100000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000010111101000000000010000000100000
000001000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000100100000000
001000000110010000000000000000001111000000000000000000
000000000000000000000000010000000000000000100100000000
001000000000000000000010000000001011000000000000000000
000001001100000000000000001000000000000000000100000000
001000000000100000000000000001000000000010000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
101001000000000000000010110000000000000000000000000000
000000000000000111100000000000000000000000000000000000
001000001100000000100000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
001010100000010000000010000000000000000000000000000000
000000000010000000000000001000000000000000000000100000
001010100000000000000010111001000000000010000000000000
000010000010100000000000000000000000000000000000000000
001011000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000001011000000000010000000000000
000000000000100000000000001000000000000000000100000000
001000000001010000000000001101000000000010000000000000

.io_tile 13 4
000000000101000000
000000000100000000
000000000100000000
000000000100011001
000000000100000000
000000000100000000
001100000101000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 0 5
000000111100000000
000100001100000000
000000000100000000
000000000100000000
000000000100010010
000001110100010000
001100000100000000
000000000100000000
000000000000000000
000100000001000000
000000000000001100
000000000000011100
000000111000000000
000000000000000000
000000000010100010
000000000001100100

.logic_tile 1 5
010000000000000000000110000000000001000000001000000000
001000000000000111000000000000001011000000000000001000
101000000000010000000000000111011011001100111100000000
100000001100100000000000000000011010110011001110000001
000000000000000000000000000111001000001100111100000000
001000000000000000000000000000101111110011001100000001
000000000000011111000110001000001000001100110100000100
001000000000101111100000000101001001110011001100000000
000000000001000000000000010000000000010110100100000000
001000000000000000000010100001000000101001010100000100
000000000000000011000000000000000001000000100100000000
001000000000000000000000000000001100000000000100000100
000000000000000001100010010111100000101001010100100110
001000000000000000000110001011000000000000000101000011
010000000000001000000000000101100000010110100100000001
111000000000000101000000000000100000010110101100100000

.logic_tile 2 5
010100000000000111000111101001101111110010110000000000
001100000000000000000110010001111011100010010010000000
101010000011000000000110101111111001100000000000000000
001001000000000111000011010011011010110000010000000000
010000000000000001000110110011011110000000010000000000
011000001000000000100010100000001111000000010000000000
000100000000000111100010111011001110011101100000000000
001100001110000101100011001101101000010100100000000000
000000000000001011100110011000001010000001000000000010
001000000000000111000110111011011011000010000010100111
000000100000000001100000010011111110000000010000000000
001000000000000000100011011011111011001001010000000000
000000000001000001000110000000000000000000000000000000
001000000000000000000010000000000000000000000001000000
000000000000000101000010001101101010011001010100000001
001000000000000111100010001111001001100101010000000000

.ramb_tile 3 5
010100000000001000000000010000000001000000
001100000000100111000010110101001011000000
101000100000001000000000011011000001000010
110001000000001101000010110011101010000000
010010100000001111000111000000000000000000
111000000000001101100000001001000000000000
000000000000011000000111101000000000000000
001100000000101111000011111101000000000000
000000000100000001000000001000000000000000
001000000000000000100010000001000000000000
000100000000011111100000000001000000000000
001000000000001111010000000101000000100000
000000000001000000000000001000000000000000
001000001010000000000000001001000000000000
110000000000000000000000000000000000000000
011000000000000000000000000011000000000000

.logic_tile 4 5
010000000000001000000000000000000001001111000100000000
001001001000100111000000000000001001001111000100000000
001010100000001111100110011111001101010110110100000000
001000100000001101000011001001001110010110100100000100
000000000000001000000000000011001100010100000110100010
001000000000000001000000000000100000010100000110000101
000000000000000000000011101011111110110000010000000001
001000000001010000000111100001101110010000000000000000
000000000000000001100111100000011110000100000100000000
001000000000000001000000000000010000000000000100000000
000000000000001000000000000111111011111001000000000000
001000000001000001000010010000111011111001000000000010
000000000000000001000000000101000000000000000100000000
001000001000000111100000000000000000000001000100000000
010000000000000001000011110011100001001001000010000000
011010101110000001000110000000001111001001000000000110

.logic_tile 5 5
010000000000001101000010100000000000000000000100000000
001001000000001111000011100101000000000010000100000001
001000001010000000000000010000000000000000100100000000
001000001100000000000011010000001001000000000100000001
010000000011000011100011100001000000000000000100000010
111000000000000000100000000000000000000001000100000000
000001000000001111000010000000000001000000100100000010
001010000001000111100000000000001010000000000110000000
000000101100000000000000000000011100000100000100000000
001001000000000000000000000000000000000000000100000001
000001000000000101100000000001011001000001000000000000
001010000001000000000000000000111111000001000000000100
000000000010001000000000000000000001000000100100000000
001000000000000101000000000000001011000000000100100000
010000000000000000000000000000000000000000000100000000
111000000000000000000010000111000000000010000100000001

.logic_tile 6 5
010000000001010111100000010000000001000000100100000000
001000000000100000100011100000001011000000000100000000
101000000000001101000010110101000000111001110000000000
001000000001011111000010011011001000010000100010000000
110000000000000111000111111001111001111100010000000000
011000001000000000000011111011101001010100010000000000
000000000000000111100111011101011101111001010000000000
001000000000001111000011110001101001100110000000000000
000010000000001000000011111101111110100010000000000000
001000000000000111000011010111001001001000100001000000
000000001110001001000010100000000000000000000100000000
001000000000100101100011101101000000000010000100000000
000000000000100000000000001101111100000011110000000000
001001000000000001000000000001110000111100000000000000
010000000110100001000000000000001011101000110000000000
111000100001010101000000000111001100010100110000100000

.logic_tile 7 5
110000100000000000000000001000000000000000000100000000
001001000100001001000000000001000000000010000100000000
001001000110101111100000010001100000100000010010000000
001010000001000111000010101011101111001001000000000000
110110100000000111000000000000000000000000000100000000
111010101111010000000011100101000000000010000100000010
000000000000000000000000000000000001000000100100000000
001000001100000000000000000000001111000000000100000000
000000001000000000000010000000011000000100000100000000
001000000000100000000000000000000000000000000100000000
000000000000101101100010010000000001000000100100000000
001000100001000101000011000000001101000000000100100000
000000100001000000000111100101000000000000000100000000
001000000000000000000110100000100000000001000100000010
110000000000000111000000010011111101011010010000000000
111000000000000000100011010000011100011010010000000000

.logic_tile 8 5
010010000000000000000000000111100000000000001000000000
001000000000000000000000000000100000000000000000001000
000001001000100111000000000000011100001100111000000000
000010001110010000100000000000011110110011000010000000
000000000000000000000000000000001000001100111000000000
001000000000000000000000000000001110110011000000000000
000000000000000000000000000011001000001100111000000000
001000000000010000000000000000100000110011000010000000
000000000001010000000000010000001000001100111000000000
001000000000000000000010100000001111110011000010000000
000011000010100000000110110000001001001100111001000000
001000000001000000000010100000001101110011000000000000
000010000001011101100110100111101000001100111001000000
001000001000000101000000000000000000110011000001000000
000000001110001000000000010000001001001100111000000000
001010100000000101000010100000001000110011000001000000

.logic_tile 9 5
010000000000000000000110110000000000000000100100000000
001000000000000000000010100000001010000000000001100110
101011000100001101100000010001000000000000000100000000
100011001010000101000010000000100000000001000001000011
110000001110000101100000000001000000000000000110000000
011000001110000000000000000000100000000001000000000010
000001000001000000000000010000011000000100000111100001
001000101011010000000010100000000000000000000000000001
000001001010000000000000000101100000000000000100100001
001010100000001101000011100000100000000001000000000010
000000000000100000000000000011000000000000000110100001
001000000111001111000000000000000000000001000000000010
000000000000000000000000001000000000010110100100000000
001001000000010000000000001001000000101001010001000111
110010000001000000000000001000000000000000000110000001
011001000000000000000000000001000000000010000000000000

.ramb_tile 10 5
010000000000001111100000000000000000000000
001000000000000101100000000101001000000000
101010101110001000000110110001100001100000
100010000110000101000011111101101011000000
110000000000000101100111111000000000000000
011000000000000000000110101101000000000000
000000001010000101100011111000000000000000
001000000000000000000010101001000000000000
000000000001010000000000011000000000000000
001000000000100000000011110001000000000000
000100100001010000000000001101000000001000
001011000000000101000000000111100000000000
000000000000000000000000001000000000000000
001000100000000000000000000101000000000000
110010000100011000000000000000000000000000
011000000110000101000000000001000000000000

.logic_tile 11 5
010000000000000000000000001000000000000000000100000000
001000000000000000000000000101000000000010000000000000
101000000000001000000000010000011001110011000100000000
100000000000101111000011010000001101110011000000000000
110000000001010011000011001000000000000000000100000000
111000000000000000000000001101000000000010000000000000
000000000110000111000111000111100000011001100100000000
001000000110000111000100000000001101011001100000000000
000100000000000000000111101000000000000000000110100100
001000000000000000000100001111000000000010000001100000
000000000000000000000111100000000001000000100100000000
001001001110100001000000000000001010000000000000000000
000010100000000000000010000000000001000000100100000000
001001000000000000000100000000001001000000000000000000
110001000001010111100011100101001010010101010100000000
011010100010000000100100000000010000010101010000000000

.logic_tile 12 5
010000000000001000000011000000000000000000100100000000
001000000000001011000000000000001111000000000001000000
101000001110000000000000000000000000000000100100000000
100000000000000000000000000000001010000000000000000100
000010100000000000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110000001000000010110100000100110
001000000000000000000000000000100000010110100011100100
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000001001100011110111001100101000000100000000
000000000000000001100110111101001000100000010100000000
101000000000001000000000000001001010101001010100000000
100000000000000001000000001001100000111110100110000000
110000000000000111000010000111001110100000000100000000
110000000000000111100000001101101110111000000100000000
000010100000000000000000000101011110101000000100000000
000001000000000000000000000111101101010000100100000000
000000000000000111100110001111011100101001000100000000
000000000000000000000000000001011011100000000100000000
000000000000001000000011100001001010101001010100000000
000000000000001011010111110001100000111110100100000000
000000000000000001000010011111011110101000010100000000
000000001000000001000110001011011011001000000100000000
110000000000000111000110010111101010100001010100000000
010000000000000000100010000111111010010000000100000000

.logic_tile 2 6
000000000000001000000000010000000001010000100000000000
000000000000011111000010100111001111100000010000000000
101010000000000101000110001111011101000010100000000000
100000000000001111000010110001001110000001000000000100
110001000000001000000110110111011010001001000000000000
010000100010000101000010000011101011000010100000000000
000000000000000111100000011001101110000010000000000000
000000000000000111100011011011111011000000000000000100
000100000000001011100000000001101011100010010000000000
000100000000000001000010011001101111101011010000000000
000000000000000000000010000001000000000000000100000100
000000000000001101000000000011000000101001010100000000
000000000010000001100110010000000000000000000000000000
000000000000000000100110010000000000000000000000000000
010000000000001000000110001111111010010000110000000000
010000000000000001000100001101101111011001110000000000

.ramt_tile 3 6
000000011100001000000111001000000000000000
000000000000001011000000000101001011000000
101000010000000011000000001101000000000000
101000000000000000000000000011001001100000
110000000000000111100010001000000000000000
010000000010000000000000000011000000000000
000000000000101001000000001000000000000000
000000000001001111000000000001000000000000
000010100000000001000000001000000000000000
000000001000000000010010001111000000000000
000001001101000111000000011011100000000000
000010000000101111000010100101100000100000
000000000000000011100000000000000000000000
000000000010000000000000000001000000000000
110011000000000001000011000000000000000000
110010100000000000100000000011000000000000

.logic_tile 4 6
000000000000000000000000000111011100101000000101000000
000000000000000000000000000000000000101000000000000000
101010100000000000000000000000000000000000000000000000
100000001100000000000011100000000000000000000000000000
010000000000001000000111101000000001011001100000000000
110000000000000001000100000101001001100110010010000010
000000000000000111000000000000001110110000000100000000
000000000000000000000000000000001110110000000000000000
000001000000001000000000000000001111110000000100000000
000000100000000101000000000000001101110000000010000000
000010100001010001100000000011000000101001010100000000
000001000000000000000010000111000000000000000010000000
000000000001010101100000010101001111101000110000000000
000000000000000111000011100000011111101000110000000000
110000000001000111000111000000000001100000010100000001
110000000000100000100010000111001111010000100000000000

.logic_tile 5 6
000000000000000000000011110000011100101000000100000000
000000000000000000000011110011000000010100000000100000
101000000110000111000000000000000001100000010100000000
100000000000000000000000001001001100010000100000000000
010000000000000000000110101011100000101001010110000000
010000000000000000000000001101000000000000000010000000
000010000110100000000110100000011111110000000110000000
000011001011000000000000000000011100110000000000000010
000000000001010011100000000011111000101000000101000000
000000000010101111100000000000000000101000000010000000
000000000000100011100011100000000001100000010101000000
000000000001010000100000000011001100010000100000000000
000000000000000000000000000000011100110000000100000001
000000000000000000000000000000001011110000000000000000
110000001010000111100110001000000001100000010100000000
110000100000000000000000001011001100010000100010000000

.logic_tile 6 6
000000000000000101100011110000001111110100010000000000
000000000001000000000111101001001010111000100000000010
101001000000000111000000001111111000000000000010000000
001000000000001111000010010011010000000010100000000000
000000000000001011100000000000000000000000000000000000
000000101110000111100011100000000000000000000000000000
000000001000000101100111000001011010111101010010000000
000000000000010000000100000001110000010100000000000000
000000000010100000000000010101011100101001010110000101
000000000000001001000011100111011111110110100000000000
000000000000001111000111011101011110101000110000000000
000000000100000111000111010001011011011000110000000010
000000001000000011100010100000011110101100010000000000
000000000100101101000000001011001001011100100001000000
010001000001000001100010001011111100101001000000000000
010010000001101101100010101111011001100000000000000000

.logic_tile 7 6
100000000000010000000010010101100000001111000000100000
000000000000100111000011011101001101110000110000000000
001000000000000111100111000011000000011001100000000000
001000100000000000000100000000001100011001100010100000
010000000101000001100110011101101000000011110000000000
010000001110000000100110010101110000111100000000100000
000000000000101001100111111000001011100101100000100000
000010100001001001100010010001001001011010010000000000
000000000001001101100000000101000000011001100000000000
000000000000000101000010010000101010011001100010000000
000001001110001000000000000111000000000000000100000100
000010100000000111000000000000100000000001000100000000
000000000000000101000111100011001111100000100000000000
000000000000010000000110010000011011100000100000100000
110000000000100000000000000111000000000000000000000000
010000000001000000000000000000000000000001000000000000

.logic_tile 8 6
000000000000000000000000000001101000001100111000000000
000010100000100000000000000000000000110011000000010000
101000001000000001100000001000001000001100110000000000
101000000000001111100011111101000000110011000000100000
110000000000011111100010100000001010001100110010000000
010000000000000001100010100000011011001100110000000000
000000000000000111000010110000000000000000000000000000
000000000000000001000011010000000000000000000000000000
000011100001000001000010010011001100011100000100000001
000011001001100000100011000000101010011100000100000000
000000001110000000000000000111100001100000010000000000
000000001110100000000000001111101010111001110000000001
000000000000000011100000011000001111101000110000000000
000000100101000000000011101001011010010100110010000000
010000000000000000000011100000011010010101010000000000
010000000000000000000100000101010000101010100010000000

.logic_tile 9 6
000000000000000000000010100000000000000000001000000000
000000000000000101000010100000001000000000000000001000
000000000100000101000000000101011010001100111000000000
000000001111000101000000000000000000110011000000000001
000000000000000101000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000001100001010011100010100000001000001100111000000000
000011001000000000000000000000001001110011000000000000
000000000001010000000000000000001001001100111000000000
000000000001000000000000000000001011110011000000000000
000000000000000011100000000001101000001100111000000000
000100000000000000100000000000000000110011000000000000
000000000110000000000000000011101000001100111000000000
000000000001000000000000000000000000110011000000000000
000000001010000000000000000000001001001100111000000000
000010100000000000000000000000001000110011000000000000

.ramt_tile 10 6
000000010000001111000000011000000001000000
000000000000001011000011001101001010000000
101001010000010011100000010001100001000000
001000001010001001000011110001101000010000
010000000000000000000111001000000000000000
010000001110000000000100000011000000000000
000000000110010111000011110000000000000000
000000000110000000000011000011000000000000
000000000000000011100000000000000000000000
000000000000001001110000000001000000000000
000001000001011000000010001111100000000000
000000000100000011000000001101000000010000
000000001000000000000000000000000000000000
000000000000000000000000001101000000000000
010000100000000001000000001000000000000000
010001000001010000000000001011000000000000

.logic_tile 11 6
000000000001010000000010000000011000000100000000000000
000000001100100000000010000000010000000000000000000000
101011000000000011100011000101101010110100010000000000
100010100000000000100100000000111110110100010000000100
110010100000000101000111100000000000000000000000000000
010001000000000000100000000000000000000000000000000000
000010100000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001011000000000010000000000000000000000000000
000000000000100011000011101001000000000010000000000000
000000001100001000000110000011000000000000000110100000
000000000000000111000000000000000000000001000101000100
000010100000001000000111000000011001101100010000000000
000001000001000111000000000101001011011100100000100000
110000000000000001100000000111011111000011000100100000
010000000000000000000000001001101101000111100110100100

.logic_tile 12 6
000000001100000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
101000000101000000000000000000000000000000000000000000
101000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000011000000000000000000100000000000
000000000000000000000000000000001000000000000000000000
000010100000000000000111000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000011100000000000000001000000100000000000
000000000000000000000000000000001011000000000000000000
000010100000000000000000000000000000000000000100000100
000000000000100000000000001011000000000010000000000000

.io_tile 13 6
000000000000000000
000100000001100000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000100000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 7
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000001110001000000000010101100000010110100000000000
000000000000001001000010000000100000010110100010000000
101010000000000101000110001000011101111000100101000000
100000100000000101000010100111011010110100010100000000
110000000001001101000011101011111101011100000000000000
110000000000101001000000000001011100001000000000000000
000000000000001111100010100001001101001000000000000000
000000000000001101100010111111001111000110000000000000
000000001100101000000010000011101010011100000000000000
000000000001010101000010101011001010001000000000000000
000000000000001001000110110101001001000010000000000000
000000000000001101000011011011111001000011000000000000
000000000000000000000010111011111001000000100000000000
000000000000000000000010111001001111100000110000000000
010000000000000101000110111111111010010000110000000000
110000000000001111000010000011011010000000100000000000

.logic_tile 2 7
000000000100001101000011100001001011101100010000000000
000000001010001111100100000000001010101100010000000000
001010000000000011100111000000000000000000000000000000
101001000000000000100010110000000000000000000000000000
110000100000000001000111000111001100101000000110000000
110000000010001101100100000000010000101000000100000000
000000000000000011100010101000000000100000010110000000
000000000000000000100111001101001101010000100100000000
000001000000100000000111000111001100101000000110000000
000010100000000000000100000000110000101000000100000000
000000000000000000000110000001000000101001010000000000
000000000000000000000000001001001110100110010000000010
000001000000000000000111101011111001000001000000000000
000000000000000111000010001001101011101001000000000000
110000000001010111000000000000001011000011000000000000
110000000000100000100000000000011001000011000000100000

.ramb_tile 3 7
000000000000000000000000001000000000000000
000000000110000111000010011111001001000000
001000000000001000000111101101000001000000
001000000000001111000000000111001100000001
110000001101000001000000000000000000000000
010000000000100000000010001111000000000000
000000101100000000000111001000000000000000
000001000000000000000100001001000000000000
000010101100000000000000000000000000000000
000000000000000000000010010111000000000000
000000000000000001000010000101100000000000
000000000000000000000100001101100000000100
000000000000000001000011101000000000000000
000000000000000000100100000001000000000000
110000000000000001000010101000000000000000
110000000000001001000000001011000000000000

.logic_tile 4 7
000000000010010011000010110011011011000110100000000001
000000000000000000100111011001111110001111110000000000
101000000000001001000011101000000000000000000100000000
100000000000000111100110110101000000000010000000000001
110001000110001111000010100000011100011010010000000000
010010000000001111100000000111011111100101100000000001
000000000000010111100000010101001100101000110010000000
000000000001011111000011000000101010101000110000000000
000000000000001000000011101001101111000000000010000000
000000000000000111000011100001001010010010000000000000
000000000000100000000111001000001100110001010000000001
000000000000010000000000001111001001110010100000000000
000000000000000111000111001001000000111001110101000000
000000000000010001100000001001001010100000010000000000
000010000000100111000110111011011110111101010000000000
000001000001000000000010001001010000010100000000000010

.logic_tile 5 7
000001000000000000000111100001100000101001010100000000
000000000000000000000100000101000000000000000000000000
101000000000000111000000001000000000100000010100000000
100000001000000000100011100001001001010000100001000000
110000001010000101100000001000011000101000000100100000
010001000000010000000000001111000000010100000000000000
000001000000100111000000001000011010101000000100000000
000000100000000000000000000001000000010100000001000000
000000001010000000000110000011011000101000000100000000
000001000000100000000011100000100000101000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000110000111100000000001100000101001010100000000
000000100000000000000000000111000000000000000000000110
110000000000000000000110100000011001110000000100000000
010000001010000000000000000000011000110000000000000000

.logic_tile 6 7
000001000000000000000000000001111010101000000100000000
000000100000001101000000000000010000101000000001000000
101000100000100111100110101000000001100000010100100000
100001001101011101000000000001001001010000100000000000
110000000000000101100000000000011000110000000100000000
010000000000000011000000000000001010110000000000100000
000000000000001000000000011000000001100000010110000000
000000000001000001000010000101001000010000100000000000
000000000000001001100000000011011000101000000100000000
000000100001000001000010010000000000101000000001000000
000000100000000000000000000000000001100000010110000000
000001000000000000000000000101001000010000100000000000
000000000000000000000000000000011000101000000100000000
000000000000000000000000000001000000010100000000000000
010000100110010000000000001000001100101000000100000000
010001000001000000000000000001000000010100000000000010

.logic_tile 7 7
000010000000101101000011100101111000110001010000000000
000010100000010111100110000000101010110001010000000100
101000000100001111100011100111001101100001010110000000
100010000000000001100011100101011111010000000100000000
010000001100000111100111100101001111100000010100000000
110000000000011111100111101011011111101000000100000100
000000000000000111100000010001101001100000000000000000
000000000000000000000010100001111001010000100000000000
000000000000000000010000010101001001101000000100000100
000010100000000000000011101011011000100000010100000000
000000000000001001100110010011101101101000010100000000
000100001000001101000111010101111100000000100100000100
000000000010000001100000011011101010111001010100000000
000000000000000000000010000101111000111011010100000010
110001000000001111100111010011111011111000110100000100
110000100000000101000111110000001110111000110100000000

.logic_tile 8 7
000010100000010101000011100001011011011010010000000000
000000000000000000100000000011001011000000000000100000
101001000000000001100110110000000000000000100100000000
100010000010000111100010010000001111000000000000000000
000000000000000001100000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000111000110010000000001000000100100000000
000000000001011101000111110000001011000000000000000000
000000100001011000000000001001100000101001010000000000
000001000000100101000000000001101110001001000000000000
000001001011000001000000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000000000000111100000011011111110101000000000000000
000000000000000000100010000101000000111110100000000100
000010100000000000000000011101011001000010010000000000
000001100000000011000010100001011111011000000000000001

.logic_tile 9 7
000000000000000000000111000101001000001100110000000000
000000000010000111000010100000100000110011000000010000
001000100000000000000110000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
110000000000010101000010110011011010010010000000000000
110000000000000001000011001101101100000100100001000000
000001000000000111000010100101001001100101100000000000
000010000010000101000000000000011101100101100000000000
000000000000001000000110000011111000001100000000000000
000000000000001101000000001101011001110000000001000000
000000000000000101000010100000011010000100000100000010
000000101111000000100100000000000000000000000010000101
000000000000000000000010000101101010010101010000000000
000000000110000000000000000000000000010101010000000000
000000000000000000000000000101111000000011110000000000
000001001100000000000000001001110000111100000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000000000000000000010001101001100000000
101000000000000111000111000111000001000000
100000000110000000000000000011001000000000
110000000000000011100111001000000000000000
110000000000000000000100001101000000000000
000000000110000000000111001000000000000000
000000000100000000000100001001000000000000
000000000000000011100000000000000000000000
000000000001001001000010110101000000000000
000000000000000000000000000011000000000000
000000000000000000000000000111100000000000
000000000000000101000111000000000000000000
000000000000000001100000001001000000000000
110000000001100101000000001000000000000000
110000000001110000000010001111000000000000

.logic_tile 11 7
000010100000000011100110010001100000100000010100000000
000001000000000101100111100000001110100000010001000000
101100000000000111000000011001000000101001010100000000
100000000000001111100010010001000000000000000000000000
010000001000000000000010101001100000101001010100100001
010000000001000000000100000111000000000000000000000000
000001000000001111100000010101011011101000110000000000
000000100000001011100010000000101010101000110000000000
000000100001010000000000000101111000101000000110000000
000000000000100000000000000000100000101000000000000100
000000000000000000000000001000000000100000010100000000
000000000000010000000000000001001001010000100000000000
000000001000000001100000000001011000101000000100000000
000000000000000000000000000000000000101000000010000000
010000100000100001000000001001100000101001010110000000
010000000000000000100000000001100000000000000001000000

.logic_tile 12 7
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
001010100000000000000010100000000000000000000000000000
101000000000000000000011100000000000000000000000000000
010001000000000111000011100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000001000000000001000000000000000000000000000
000010000100000001000000000101000000000010000000000000
000000000000000000000000000001100001010110100000000000
000000000000000000000000001101101001111001110000100000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000011110111000100100000000
000000000000000000000000001101011110110100010010000000
000000000000000000000000010000000000000000000000000000
000010000000000000000011000000000000000000000000000000

.io_tile 13 7
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000010110101011111111000110110000000
000000000000000000000010001101111100110000110000000011
101000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
000101000000100111000111100101101110000110100100000000
000010100000000000000110010011111010001111110000000100
000000000000000101000111010101101100101000000100000000
000000000000000000000111100011010000111101010110000000
000000000000001101100000000000000001000000100110000000
000000000000000011100010000000001110000000001110000010
000000000000001001000000000001000000010110100100000000
000000000000000101000010000000100000010110101100000000
000001000000000000000000001001011101110001110100000000
000000100000000000000010011101101101111001110100000100
010000000000000001100000000000000000000000000000000000
010000000000000000000010010000000000000000000000000000

.logic_tile 2 8
000000000000101000000000000011011000101000010100000000
000000000001010001000010000011011000000000100100000000
101000000000000001100111001111001100100000000100000000
100000000000000000000000001001001010111000000100000000
110000000000000111000010010101011001100001010100000000
110000000000000001000010000011111100010000000100000000
000000000000000111000000011000000000010000100000000000
000000000000000000000011111101001101100000010000000000
000000100010001001010111000011101110100000000000000000
000000000000001101000000001101001010000000000000000000
000000000110000011100110001111101101111000000100000000
000000000000001001100000001001001000100000000100000000
000000000000000001100110101001111110110000010100000000
000000000000000001000100001111111100010000000100000000
010000000001000101000010011011001001101001000100000000
110000000000100000000010001011011001100000000100000000

.ramt_tile 3 8
000000110000001111000011101000000000000000
000000100110001011000100001111001101000000
101000010000001000000000000001000000000000
100000000000000111000000001101001000000001
110001000000010000000111011000000000000000
110000000000000000000111110111000000000000
000000000000000000000000000000000000000000
000000001110000000000000001111000000000000
000000000000000000000000001000000000000000
000000000000000000000010111011000000000000
000000000000001101000000001101000000000000
000000000000000011100010110011100000000001
000010100000000000000011101000000000000000
000000000010000000000110000011000000000000
010000100000000111000010100000000000000000
010001000000000000100100001001000000000000

.logic_tile 4 8
000010001010000000000010110000011111111111000010000000
000000000000000000000111010000001101111111000000000000
101000000100011000000000000000000000000000000000000000
100000000000001011000011100000000000000000000000000000
010000000000000111100000000000000000000000000000000000
010000001000000000100000000000000000000000000000000000
000001000000010000000000000001111110111110100100000001
000000100000000000000000001001100000010100000000000000
000000000001000000000000000000000001001111000110000000
000000001000000000000000000000001000001111000000000010
000000100001010000000000010000000000000000000000000000
000010100000100000000011010000000000000000000000000000
000000000000000000000010001111100000100000010000000001
000000000010000000000000001011001010000000000000000000
000000000000001001000000000111000000000000000000000000
000000000000001011000000000000100000000001000000000000

.logic_tile 5 8
000000000000000101000000000000000000000000000100000000
000000000000000000100000001101000000000010000011000000
001010000001000101000010101000000000000000000100000000
101000000100000000100100000101000000000010000010000010
110000001010000111100010100101000000000000000110000000
110000000000101101100100000000000000000001000000000000
000000000000000000000000000000000001000000100100000010
000000000000001101000010110000001001000000000000000001
000000000000000000000000000001000000000000000100000110
000000000000100000000000000000000000000001000000000000
000010100000000000000000001000000000000000000100000111
000000000000000000000000001101000000000010000000000000
000001000011000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001100000000000001000000000000000000100000010
000000000001010000000000000001000000000010000000000000

.logic_tile 6 8
000001000000000000000010101000000001100000010100000000
000000001011000000000000001011001011010000100001000000
101000001000001000000000000000011010110000000100100000
100000001100000001000000000000011111110000000000000000
110000001110100000000000001000001000101000000100000000
010000000001000000000000001101010000010100000001000000
000010000110000000000111100000011010101000000110000000
000000000000000000000100000111010000010100000000000000
000011100000000000000110000000000001001111000010000100
000011100000000000000010010000001011001111000000000000
000000000000001000000000000101101110101000000100000100
000000001110001001000010010000100000101000000000000100
000000001110001001100000011011000000101001010100000000
000000000000101001000010011101100000000000000010000000
010010000000000000000000000011100000000000000000000000
010001000000000000000000000000000000000001000000000000

.logic_tile 7 8
000000001000100000000000001011100000101001010100100000
000000000001000000000000001001100000000000000001000000
101000000000001000000110110111111010110011000000000000
100000000000000101000010100011101010000000000000000000
110001000000000000000111100000011100110000000100000000
010010001010000111000100000000011011110000000000100100
000000001101010111100010101101101110111100000000100000
000000000000001101000000000111111110011100000010000000
000000000000000111100011010101101101111000000000000101
000000001000000000000111010000011101111000000011000100
000000001010000001100111001000000001100000010100000000
000000000000100000100010111011001001010000100001000001
000000000000010000000110110011111100101000000100000100
000000001010000001000110010000100000101000000000000000
010010101000000000000010101000000000100000010110000000
010000001100001111000100001011001111010000100000000100

.logic_tile 8 8
000000000000010000000010110000000000000000000000000000
000000000100000000000010000000000000000000000000000000
101000000000000000000000010000011000000100000100000000
100001000001000000000010000000010000000000000000100000
000000000110100000000000000111000000000000000100000000
000000001010001001000000000000100000000001000000000000
000000001100001000000111100101101100101000000000000000
000010100000001011000000000101100000111101010000000100
000000000000011000000000000111100000000000000100000000
000000000000101011000000000000000000000001000001000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000100000
000000000001010000000000000101100000000000000100000000
000001000000100000000010000000000000000001000000000000
000000000010000000000000000000001000000100000100000000
000001000000000111000000000000010000000000000000100000

.logic_tile 9 8
100000000000100001100000001000000000000000000100100000
000000000000010000100000000111000000000010000100000000
101000000000000001100000000111111101110001010000000000
001001001000001111100000000000111110110001010000000000
010000000000010000000111001111100001101001010000000000
110000000000000000000000000001101101011001100000000000
000000000000001111100011101011111010111101010000000000
000000001010000111000000000101110000010100000000000000
000000000001010000000000000000000000000000000100000100
000000000000101111000010011011000000000010000100000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011000001000000000010000100100000
000000100000001111000000001000001110111000100000000000
000001000000001111000000001011001110110100010000000000
010000000000001101100010011000000000000000000100000000
110000000000000011000111010001000000000010000101000000

.ramt_tile 10 8
000000010000001011100000001000000001000000
000000000100000011100000001101001010000000
101000110110001011100111011001100001000000
001001000000100011100010101001101000000100
110000000000000111100110001000000000000000
010000000001000000000100000001000000000000
000000100000000111000011100000000000000000
000000001110000000000000000001000000000000
000010100000000011100000010000000000000000
000000000000000001100011000001000000000000
000000000000000000000000000101000000000000
000000000000000000000000000011100000000000
000001000000000000000000000000000000000000
000010101000000000000000000101000000000000
110000100000000101100000001000000000000000
110010100000000000000010001111000000000000

.logic_tile 11 8
000010100000001000000000000000011001110000000100000001
000001001100001111000010000000001110110000000000000000
101000000000000101000000000000000000000000000000000000
100010001110000000000000000000000000000000000000000000
010010000000001000000111100000001101110000000100000000
110001001110000001000000000000011110110000000001000010
000000000000000000000000000001011110101000000100000000
000000000000001011000000000000000000101000000000000000
000000000000010101100010000001111010101000110000000000
000000000000000000000111110000001101101000110000000000
000000000010000000000000000000000000000000100000000000
000000000000000111000000000000001100000000000000000000
000000000000100000000000000000000001100000010110000000
000000000000010000000000001001001110010000100000000000
110010000110100001000000000111100000101001010100000000
010001000001000000000000000101000000000000000000000100

.logic_tile 12 8
000000000100000000000000000000000001000000001000000000
000000000100000000000000000000001100000000000000001000
001001100000000000000110000111000001000010101010100000
101011000001001101000000000000001001000001010011100100
010010000000000111000010100000001000001100110100000000
110000001010000000100000001011001110110011001000000100
000000000000000000000000000011100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000010000000001001111000100000100
000000000000000000000010000000001100001111000000000000
000000000011011000000000010000000000000000000000000000
000000000000000001000011010000000000000000000000000000
000001000001010001100000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
010001100000000000000000001111011100001100110100000000
010010100000000000000000001001000000110011001000000000

.io_tile 13 8
000000000000000000
000100000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
100000000000000000
000100000000000000
010000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000100000000000000000000000000000100000000000
000000000000000000000000000000001011000000000000000000
101000000000000000000000010000000001000000100110000001
100000000000000000000010000000001100000000000000000000
110000000000000000000010100101011110000100100000000000
110000001010000000000011110000111110000100100000000000
000000000000000011100000000000000000000000100110000001
000000000000000000000000000000001101000000000000000001
000000000000000000000010100111100000000000000110000101
000000000000000000000000000000000000000001000000000000
000000000001000101000000000111000001100000010000000000
000000000000100000000000001101001111000110000000000000
000000000000000001100111100000000001001111000110000001
000000000000000000000000000000001001001111000000000001
010000000000000000000000010000000000000000000000000000
110000000000000101000010100000000000000000000000000000

.logic_tile 2 9
000000000000000101000000010001101111010010000000000000
000000000000000000100011111001011111010110100000000001
101000000000001101100010100111101000100100000000000000
100000000000001111000100000000111111100100000000000000
010000000000000000000010000001000000000000000100000000
110000000000000000000010110000000000000001000010000101
000000000001001000000111001101101100101001010010000000
000000000000100111000010110101110000010101010010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000001000000100100000100
000000000000000000000000000000001001000000000000000001
000001000001010000000000010000011010000100000100000100
000000000000000000000010000000010000000000000000000011
010000000000000000000110000000000000000000000101000001
010000000000000000000000001101000000000010000000000001

.ramb_tile 3 9
000000000000000000000000001000000001000000
000000001010000000000000001011001100000000
101000000000001000000000011000000001000000
001001001110001101000011100111001100000100
110000101000000000000000001000000000000000
010000001100000000000010011001000000000000
000000000000001111000011001000000000000000
000000000000001111000100000101000000000000
000001000000000000000000000000000000000000
000010100000000111000010000111000000000000
000000000000000001000010000101100000000000
000000000000001111100011111101000000000000
000000000010000001000000001000000000000000
000000001010000000000000001101000000000000
010000100000100000000000001000000000000000
010000000001010001000000001011000000000000

.logic_tile 4 9
000000000000101001000000000000000000000000000000000000
000000001100001111000000000000000000000000000000000000
101100100000001111100011100000000000000000000000000000
100000001110001011000000000000000000000000000000000000
010010100110000111000111100000011110000011110000000000
110000000000100000100111110000000000000011110000000000
000000100000000111000110001101101010101000000010000000
000001000010000000100000001001000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010000000000000000000001111111110101001000010000000
000001000000000000000000000001011011000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
010000000000000101000011000001011010110000010100000000
010000000000000001000000000001011110100000000100000010

.logic_tile 5 9
000000000000100000000000000000001100000100000100000000
000001000000000000000000000000010000000000000000000000
001010001000000000000000000011000000000000000100000000
101001000000000000000000000000000000000001000000000000
110000000001010011100000000011100000000000000100000000
110000000000100000000000000000000000000001000000000000
000000001100000000000000010000001110000100000100000000
000000000000000000000011010000000000000000000000000000
000010000001001000000110110000011110000100000100000000
000000000000000101000010100000000000000000000000000000
000001001110000101100000000111100000000000000100000000
000000100000000000000000000000000000000001000000000000
000000001110000101100010100000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000001000000001000000000000000000100000000
000000100000100001100000001101000000000010000000000000

.logic_tile 6 9
000000000000010000000110000000011000000100000100000000
000010101011110000000000000000000000000000000000000000
001000000000000001100000000000000000000000000100000000
101000000000000000000000001001000000000010000000000000
110001100000100111100011100000001100000100000100000000
110000000000000000100100000000000000000000000000000000
000001000000000000000000000000000000000000100100000000
000010100000000000000011110000001110000000000000000000
000000100010001001100000010000000000000000000000000000
000010000000000111000010100000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000001000000001000000010000000011110000001000000000000
000010000000100001000100000011001101000010000000000000
000000000000000111000000000000001011001100110010000000
000000000000001111000000000000011011001100110000000000

.logic_tile 7 9
000000000010100000000000010000000000000000000000000000
000000000010010000000010000000000000000000000000000000
101001000000001000000000000000000000000000000000000000
100000101110000011000000000000000000000000000000000000
110000001001010000000000010000001011010000000100000000
010000000000000000000011111001011100100000000101100000
000000000000000000000000010000000000000000000000000000
000000000001000000000010100000000000000000000000000000
000000000000000000000000010000001011011111000110000000
000000000000000000000011001001011100101111000101000110
000000001000001000000000000011100001010000100000000000
000000000000000001000000000000001011010000100000000010
000000000010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000010000000010000000000010000000000000000000000000000
000000000000100000000010100000000000000000000000000000
101000000000000111000000001001000000111111110000000000
100000000000000000100000000101100000010110100010000000
010000000001000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001111100010001101100001101001010100000000
000010100000000101000100000001101110100110010101000000
000001000001110011100000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000001000001001000000000000000000000000000000000000
000000001100001111000000000000000000000000000000000000
000000000000000000000000000011101101110100010000000000
000000000000000000000000000000001010110100010000000100
110000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000

.logic_tile 9 9
100000000000000111100000000000000000000000100100000000
000000000000000000100011100000001110000000000101000000
001000101000011000000000000000000000000000000000000000
101001000000001011000000000000000000000000000000000000
010010000000000001000111100000011100000100000100000000
110000000000000000100100000000000000000000000101000000
000000000100000011100000000000001001101000110000000000
000000000000000000000000000001011110010100110000000000
000000001110010101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000100000000
000000000110000000000000000011000000000010000100000100
000000001010000101100000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
010001000000001000000000000000011000000100000100000000
110000000000001011000000000000000000000000000101000000

.ramb_tile 10 9
000000000000000011100000011000000000000000
000000000000000000000011101001001100000000
101000000000001111000000010011100001000000
100001000000001011000011000001001000000000
010010100000000011100111011000000000000000
010001000000000000100111110001000000000000
000000000000000000000000001000000000000000
000000000000000001000010001101000000000000
000000000000100000000000000000000000000000
000000000000010001000000000101000000000000
000000000000001000000000001111000000000000
000000000000000111000000000101100000000000
000000001010100000000110000000000000000000
000000000000000000000100001101000000000000
110000001100000101100000000000000000000000
110000000000000000000000001101000000000000

.logic_tile 11 9
000000000110000001100000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
001001000000000000000000010000011000000100000000000000
101000000000000101000011110000000000000000000000000000
110010000000000111000000001000000000000000000100000010
010000000000000000100000000101000000000010000100000000
000000000000100111100000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011101001000000000010000101000000
000000000100000000000000000000000000000000000000000000
000000000000000001000000000001000000000010000000000000
000010100000000000000000000001000000000000000000100000
000000000000000000000000000000000000000001000000000000
110000100000000000000000000000000000000000000000000000
010100000100000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000001100010100000000000000000000000000000
000000000001000000000011110000000000000000000000000000
101001000000000101000111101001101010000000000000000000
100010100000000101100010111011011011000010000000000000
010000000000000000000111000001111110000001010100000000
010000000000000000000110100000100000000001010101000000
000000000100000000000010100001111011111001010000100000
000000000000000000000000000011111000111010100000000000
000000000000010101000000000001000000000000000000000000
000000000000100000100000000000100000000001000000000000
000000000100001000000111000111011010010110110000000000
000000000000001101000100000000111000010110110000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000001000
000101010000000000
000010000000000000
000000110001000000
000000000000000010
000000000000010000
001100000000000000
000011010000000000
000000000011000000
000100000001000000
000000000000110100
000000000000111000
000010000000000000
000011110000000000
000010000010100010
000011010011100100

.logic_tile 1 10
000000000000000000000111111001101011100000000000100000
000000000000001101000011111101001101000000000000000000
101000000000001001100110010011000001000000000001000000
101000000000001011000010011001001100001001000010000010
010000000000000001100010000000000001000000100110000011
010000000000001111100110100000001100000000000110000010
000000000000000001100010100001011000010101010000000000
000000000000001001100110110000010000010101010000000000
000000000000000111000110100111111100000011110000000000
000000000000001101100100000001110000111100000000000000
000000000000000101000110111101101110001010000000000000
000000001110000111100010001101011100100000100000000000
000000000000000011100110000001101010000000000000000000
000000000000000000000000000101111011000000010000000000
110010100000000111000010110001111111010010100000000000
110011000000000000000010101011011010000000000000000000

.logic_tile 2 10
000001000001000000000000000000000001000000001000000000
000010100000000000000000000000001101000000000000001000
000010000001010101000010100000011100001100111000000001
000000001010000000000000000000011011110011000000000100
000000001110000000000000000001101000001100111000000011
000000000000000000000010100000100000110011000000000000
000000000000000000000000000000001000001100111000000010
000000000000000000000010100000001101110011000000000001
000001000000000000000110000111101000001100111000000000
000010100000010000000100000000000000110011000000000001
000000000000000000000000010111001000001100111000000000
000000000000000000000010010000000000110011000000000000
000000000110000001100000000101101000001100111000000000
000000000000000000100000000000100000110011000010000000
000000000000001000000000000000001001001100111000000000
000000000000001001000000000000001000110011000010000000

.ramt_tile 3 10
000000010000000111100000001000000000000000
000000000000000000100000001111001101000000
101000111100001111100000010001100001000000
100001000000000011000011010001101110001000
010010100001000000000111101000000000000000
110010001010100000000100000111000000000000
000000000000000000000000001000000000000000
000000000000000000000000000001000000000000
000000000000000000000111011000000000000000
000000000000000000000010011011000000000000
000000000001011001100000011111000000000000
000000000000000011100010010011000000000100
000000000000000111100000001000000000000000
000000000000000000000000000001000000000000
110000000000000011100110000000000000000000
010000000000000111100100001011000000000000

.logic_tile 4 10
000000000001110000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000110000111000000000000000000000000
100000000001010111000000000000100000000001000000000000
110010100110000000000000000000000000000000000000000000
010001000100000000000000000000000000000000000000000000
000000100000000000000000010000000000001111000001000000
000001000000000000000010000000001101001111000000000000
000000000000000000000010001000000000010110100000000000
000000001000000000000110101111000000101001010000000000
000000001010000000010000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100010000000000010000001111010000011110100000001
000000000010000000000100001001110000010111110110100010
010000000000000000000110101001000001001001000100000001
010000000000000000000000001101101001000000000101100000

.logic_tile 5 10
000000000000001111100111110000000001000000001000000000
000010100000001111100111010000001000000000000000001000
101001000000001000000000000011011000001100111000000000
100000000000100101000000000000101001110011000001000000
010000000000000001000000010101101000110011000000000000
010000000000000000100011100101000000001100110000000000
000000000000001111100110000000011110000001010000000000
000000000000000001000000000001010000000010100000000001
000001000110000111100010010111011100010100000100000000
000000000010000000000010010001101110010000000110000000
000000000000000011100000001111011110100010000000000000
000000000000000001100011100111101110001000100000000000
000000100000010111100010111011001011100000000000000000
000000000010000111000010001011111100000000000001000000
010000000000000111100111100001011011000000110100000000
110010000000000111100100000011011100100000110110000000

.logic_tile 6 10
000000000000100000000110101001001011010011110011000000
000000000000000001000011110011111000100011010000000000
001000000000001111100000000111000001001001000000000000
001000000000001001000010100000001011001001000000000000
010001000000000001100111110000000000000000100100000010
010010000000000000000110010000001101000000000000000000
000000000000001000000111010101000000000000000000000000
000000000000001001000011100000000000000001000000000000
000000000000000000000000011011101110110011000000000000
000000000000000000000010011011011011000000000000100000
000000000000001011100000000000000000000000000000000000
000000000000000101100010010000000000000000000000000000
000000100000000001000000000001111111110100010000000000
000001000100000000000011100000001011110100010000000001
000000000001010000000000001011111000111101010000000000
000000000000000001000000000101010000101000000000000010

.logic_tile 7 10
000000000000010111100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000001000000000000000000000000000000000000000
100000000000000001000011010000000000000000000000000000
010010000000000000000011010011100000000000000000000000
110001000100000000000011100000000000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000000000000111011011100000000000000000
000000001110000000000000000000011101100000000001000000
000000100000000001100011011000011000101000010010000100
000000000000000000000011101011011000010100100001100000
000000001000001000000000000101011011000100000110000000
000010100000000111000000001001101000010100000100000000
110001000000000111100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000010000000001000000000000000000000000000100100000000
000000000000000011000011110000001111000000000010000000
001000000000000000000000001000000000000000000110000000
001010000000000000000000000111000000000010000000000000
010000000000010000000000000011000000000000000100000000
010000000000000000000000000000000000000001000010000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000010000000
000000000000000101000000000011100000000000000101000000
000000000000000000000010100000000000000001000000000000
000001000000000101000000000111100000000000000100000000
000010001000000000000000000000100000000001000010000000
000001000000000101100010100000000000000000000100000000
000000001100000000000000000111000000000010000010000000
000000000000100000000010100000000001000000100100000000
000000000001000101000010100000001111000000000010000000

.logic_tile 9 10
000010000000000000000000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
001000000000001000000000001111111000111001010100000000
001000000000001111000000001111101010110000000000000000
110000000000101000000000000000000000000000000000000000
110000000001000111000000000000000000000000000000000000
000001000000000000000000000011000000000000000000000000
000000000000000000000000000000000000000001000000000000
000010100000000000000000000000000000000000000000000000
000001001100011101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110100000000000000110000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000100000000000010100000000000000000000000000000
000000000000000000000111100000000000000000000000000000

.ramt_tile 10 10
000000010000001111000000011000000001000000
000000000000001111000011001101001001000000
101000010000001011100000000101000001000000
101000000000000011000011100001001000000000
010000000000000001100010010000000000000000
010000000000000001100010110001000000000000
000000000000000001100111000000000000000000
000001000000000000100000000111000000000000
000000000000000000000000001000000000000000
000000000000000000000000000001000000000000
000010000000000000000000000111000000000000
000000000000000000000000001101100000000100
000000000000001011100110000000000000000000
000000000000000011000100001101000000000000
010000000000000000000000000000000000000000
110000000000000000000000000101000000000000

.logic_tile 11 10
000000000000000000000000010011100000000000000100000000
000000000000000000000011100000000000000001000000000000
001000000000001001100110101001101010101101010000000000
101000000000000001000100001111011110100100010000000000
110000000110000001000110001000000000000000000000000000
010000000000000000100000000101000000000010000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000100000000011000000000010000000000000
000001000000001111100000010001101111101000110000000000
000010000110000001100010000011001100011000110000000000
000000000000000111100000000000001110000100000100000000
000000000000000001000000000000010000000000000000000000
000000000110000000000111100000000000000000100100000000
000000000000000001000100000000001001000000000000000000
110000000000000101100000010000000001000000100100000000
110000000000000000100010000000001001000000000000000000

.logic_tile 12 10
000000000110000111100000010000000000000000000000000000
000000000000000111100010100000000000000000000000000000
101000000000101000000110100000000000000000000000000000
101000000101011011000000000000000000000000000000000000
010000000000000111000111110001000000000000000100000000
010000001110000000100110000000000000000001000000000000
000000000000000000000000000000001010000100000100000000
000010000000000000000000000000010000000000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000001001011000000000100000000000
000000000000001101000000001001001101010100100000000000
000000000000000011100000000111101011101000010000000000
000000000000000000000000000001011000000100000000000000
110010000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
010100000000000000
000000000000000000
010000000000000000
000001010000000000
100000001000000000
001100000000000000
000000000000000000
001000000000100000
000100000000100100
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000101000011100000000001000000100100000000
000000000000100000100100000000001001000000000000000000
101000000000000001100110011000000001011001100000000001
100000000000000101100111101101001000100110010000000000
000000000000000000000110000001100000000000000000000000
000000000000000000000100000011100000111111110000000100
000000000000001000000010110001111011100000000000000000
000000000000001001000110011111011100000000000000000000
000101000000001000000000001000000000000000000100000000
000110100000000101000000001011000000000010000000000000
000000000000000001100000011101000001001111000000000000
000000000000000001000011010101101110110000110000000000
000000000000000000000000010000011110000100000100000000
000000000000000000000010100000010000000000000000000010
000000000000001001000000010011111110001000010000000000
000000000000000001000011000001001001010010000000000000

.logic_tile 2 11
000000001100000111000010100101101000001100111000000010
000000000000000000000000000000000000110011000000010000
101000000000000000000111100000001000001100110000000010
100000000000000101000100000000001000110011000000000000
000100000000100000000000001001001010000011110000000000
000100000001000000000010100011110000111100000000000000
000000000000000101000000000000000001000000100100000000
000000000000001101000000000000001001000000000000000000
000000000000000000000110001000000000000000000100000000
000000000010000000000000000111000000000010000010000000
000000000000001000000000000111100000000000000100000000
000000000000000001000000000000100000000001000000000000
000010000000000000000000001000000001011001100000000100
000000001000000000000000000001001010100110010000000000
000000000000000001100011100000000000000000100100000000
000000000000000000000000000000001101000000000000000000

.ramb_tile 3 11
010000000000100000000000000000000000000000
001000001011010111000010010101001001000000
001010000000000000000000001101000000000000
001001000000000000000000000111101110001000
110000000000000001100110100000000000000000
111000001000100000100100000011000000000000
000000000000000001000000011000000000000000
001000000000000000000011111101000000000000
000001001100000000000000000000000000000000
001000100000011111000010000111000000000000
000000000000000000000011101101100000000000
001000000100000000000100001011000000010000
000001000000000001000010010000000000000000
001000100110000101100011101011000000000000
110000000000000001000000000000000000000000
111000000000000001000000001111000000000000

.logic_tile 4 11
000000000101010000000000011000000000000000000100000000
000000000000000000010011110101000000000010000010000000
101010100000000111100000000000000000000000100100000000
100001000000100000100000000000001011000000000000000000
000001000000000000000111100000011000000100000100000000
000000100000000000000111100000000000000000000000000000
000001000001011101000111100000000000000000100100000001
000010000000001111100000000000001100000000000001000000
000000100101010001100000000000001110000100000100000001
000001000000100000000000000000010000000000000000000000
000000000000001000000010001101101011001000010010000000
000000000000100011000000001011111110010010000000000000
000000000000001000000000010000000000000000000000000000
000000000000100111000010000000000000000000000000000000
000010000000001000000000001011101000001000010000000000
000000000000000001000000000101011110010010000000100000

.logic_tile 5 11
000001001110000000000000000101000000000000000100000001
000000100001010000000000000000100000000001000100000000
001001000000001000000000000000000001000000100100000000
101000100110001111000000000000001011000000000101000000
010000100000001111000011111000011101110100010000000000
110011000000011011000011011011011110111000100000000000
000000000000001000000000000000000000000000000100000000
000000000000001011000010000101000000000010000100000100
000000000100000001000000000011000000000000000110000000
000000000000000000000000000000000000000001000100000000
000000001100000000000111010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001100000001000000001000000000000000000101000000
010000000000000000100000000101000000000010000100000000

.logic_tile 6 11
000001001010000000000011110001100001100000010100000000
000000100000000000000110010000001011100000010001000000
101000000000000111100011101101000000101001010100000000
100000000000000000000100000001000000000000000000000110
010001000110000001000000001000011100010101010000000000
010000000000000000000000000011000000101010100000000001
000000000000000011100111000011101110010101010000000000
000000000000000000000000000000010000010101010000000100
000000000011100000000011101011011001001110100000000000
000000000000100000000100001111101110011110100000000000
000000000000000101000000000000000001100000010100000000
000000000000001101100000000111001000010000100010000000
000000000000101000000010100000000000000000000000000000
000010000001000001000100000000000000000000000000000000
010000001010100111000011100000000001100000010010000000
110000000111010000000100001001001001010000100000000100

.logic_tile 7 11
000001000110000001000000000011011000101000000110000000
000000000000010001000010110000010000101000000100000000
001000000000000000000110110000000000000000000000000000
001000000000001001000011010000000000000000000000000000
010000000000000000000000010001100000101001010100000000
010000000110010001000010101011100000000000000110000000
000000001100101001000111001000000000000000000000000000
000000000001010101000000000101000000000010000000000000
000000000100000001000000000111101011100010000000000000
000010000000000000100011101111011001001000100000000100
000000000000000000000000000101101110010111100000000001
000000000000000000000000001111101000111111010000000000
000000000110000111000010100000000000000000000000000000
000000000000000000000111010000000000000000000000000000
010000000000001000000000000000011000110000000000000000
110000000000000111000000000000001010110000000001000010

.logic_tile 8 11
000000100001011101000000000001100001001001000001000000
000000000000101011100000000000001000001001000000000000
101000000000000111100000000000000001100000010100000000
100000000000001101000010111111001100010000100000000010
110000000000000000000000001101011111010111100000000000
010000000000100001000000000011011111000111010000000000
000000000000010011100111110011111001010111100000000000
000000000000101001100011010011011111000111010000000000
000000000000001001000000001101111110000110100000000000
000000000000001011000011100011011000001111110000000000
000000000000010111100010001011100000000110000000000000
000000000000100111000100001101001000001111000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000001000000011111011011011111101010000000000
110000100000000011000011010111011101111100110000000000

.logic_tile 9 11
000000001010000000000110110101100000010110100000000000
000000000000001111000010100111101111001001000000000000
001000000000000101100110101101100000101111010100000000
001000000000001001000000001011101011001111000000000000
010000000000001000000011001000011011100011110100000000
110010100000000001000010110001001011010011110000000000
000000000000001000000110111000011010110110100100000000
000000000000000101000011010001011100111001010000000000
000001000000000011100000000001111110101111000100000000
000010000000000000100000000000111001101111000000000000
000010100000000111100011101111101110101000010100000000
000000000000000000100100001001011110111000100000000000
000000001010001101000011101001011100111110110100000000
000010100000001111100000001101101110110110110000000000
000000000000000001000000001000011010101111000100000000
000000000000001111000011110111011010011111000000000000

.ramb_tile 10 11
010000000000000000000111100000000000000000
001000000000000111000111101001001111000000
001000000000001000000000011101000000000000
001000001001010111000011011111001110000001
110000000001000011000000001000000000000000
011000000001110000100000000001000000000000
000000000001000111000000011000000000000000
001000001000000000100011100011000000000000
000000000000000000000000001000000000000000
001000000000000000000010011111000000000000
000000000000000011100000001001100000000010
001000000000000001000000001101100000000000
000000000000000000000111001000000000000000
001000001100000001000000000101000000000000
110000000000000000000110110000000000000000
011000000000100000000111001001000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000101011110000010100000000100
101000001000001111000000000000100000000010100000000010
110000000010000000000110000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000100000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000001100000000011000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000001011100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001000110100011111111100000000000000000
000000000000000000000000000000001100100000000000000001
010000000000000001000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000

.logic_tile 12 11
000000000000001000000010100001000000000000000000000000
000000000000001111000100000001100000010110100000000000
101000000000001000000000000001011001000000010000000000
100000000000000001000000001111001100000001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001011001100011100000000000000
000000000000010000100000001111101111001100000000000000
000000000000001000000000010111001000000010100000000100
000000000000000001000011010000110000000010100000000000
000000001110110001100111101000001101000010110000000000
000000000000000000000100000111011111000001110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000001000000000000000000001000000100110100000
110010000000001111000011100000001101000000000100100100

.io_tile 13 11
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000100000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000001110100000000
000000001100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000001101000011100000001010101010100000000000
001000000010000001100110101001000000010101010000000000
101000000000000000000000011101100000001111000000000000
101000000000001111000010010101001011110000110000000000
000000000000100101000010100111000000000000000100000000
001000000001000001000010000000100000000001000010000000
000000000000000011100000000000000000000000000000000000
001000000000000101000010110000000000000000000000000000
000000000000000000000000001001011010100010000000000000
001000000000000001000010001001011010000100010000000000
000000000000000000000000000001100000000000000100000001
001000000000000000000000000000000000000001000010000000
000000000000001111100000010111011110100000000000000000
001000000000000101000010101101001000000000000000100000
000000000000001000000000000011001100111100000000000000
001000000000000001000000001001100000000011110000000000

.logic_tile 2 12
010000000100100101000000001001001011000010010000000000
001000000001000000000010110111001011100100000000000000
101000000000010000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001100000000111010000000011100000000000000100000000
011010101010000101100000000111100000111111110000000000
000000000000001000000010100000000000000000000000000000
001000000001010001000000000000000000000000000000000000
000001001100000000000000000101000000000000000100000001
001000000000000000000000000000000000000001000010000000
000000000000010000000010001101011111010010110000000000
001000000110000001000000000101001001110100100010000000
000000000000100001000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
110000100000000101000000000000000000000000000000000000
011001000100000000100000000000000000000000000000000000

.ramt_tile 3 12
000000010000001000000111010000000000000000
000000001010000011000011011001001000000000
101000010001011000000111111111100001000000
100000000000000101000011101001001010000100
110000101111000011100000001000000000000000
110001000000000000100000000101000000000000
000000000000000011100000011000000000000000
000000001110000111100011000011000000000000
000000000000100000000000001000000000000000
000000000001000000000000001001000000000000
000010100001010001000000001101000000001000
000000000000000001000000001101000000000000
000000000000000000000011001000000000000000
000000000000000000000000000001000000000000
110011000001000011100000000000000000000000
010011000000100000100000001001000000000000

.logic_tile 4 12
010000000000001000000011100000000000010110100110100010
001000000000000001000000000001000000101001010010000000
001010000000000000000010101101000001110000110000000000
101001000100001101000111100101101101001111000000000000
110001000000000111000010000001000000000000000100000001
011000000000000001100000000000100000000001000000000000
000000000000000111000111100001100000000000000100000001
001000000000001001100000000000000000000001000000000000
000000000000001101000111000111001100000010000000000000
001000001010001011000110011111011110000000000010000000
000010000000000000000011100000000001000000100100000000
001000000000000000000000000000001001000000000000000000
000010000000000001100010001101001101000000100000000000
001000000000001001000100001001001011010000000010000000
010000000000000000000010100011011111001000000000000000
111000000110000000000011010101011111010000000010000000

.logic_tile 5 12
010000000000001000000000000000000000000000001000000000
001000000000000101000000000000001000000000000000001000
000000000001010000000000000000011010001100111000000000
000000000000101101000000000000001011110011000000000000
000010100000000000000010100000001000001100111000000000
001000000111000000000110110000001011110011000000000000
000100000000000111100000000011101000001100111000000000
001010000000000000000010110000100000110011000000000000
000000001100000000000000000000001001001100111000000000
001000000000000000000011100000001000110011000000000000
000010100000100011100000000000001001001100111000000000
001001000001000000000010110000001011110011000000000000
000010000000100000000000000011101000001100111000000100
001010000001010000000000000000000000110011000000000000
000000000000000000000000000011001000001100111000000100
001000001000000000000000000000100000110011000000000000

.logic_tile 6 12
010011100010000011100000000111100000000000001000000000
001001000001000000000000000000100000000000000000001000
001000000000001111000110100001101110001100111000000000
101000000100001111100000000000011000110011000000000000
110000001100000011100000001001101000110011000000000000
011000000000000000100000001101000000001100110000000000
000110000000010001000111000011000001011001100000000000
001100000000100000000000000000001001011001100000100000
000000000010000000000000010000011100000100000100000000
001000000001001101000011100000010000000000000000100000
000000000000000000000110011111111100100000000000000000
001000000000000000000011100111011110000000000000100000
000000000110001000000011100000000000000000000000000000
001000000001000111000100000000000000000000000000000000
000010000000001011100000000000011010000100000100000000
001000100000001011100010000000000000000000000000000100

.logic_tile 7 12
010010000000001111000110100011101011000000110110000000
001010100110011011000100000111111101000000010100000000
101001000000001000000111010111001111001000000100000001
100000100000011011000111101011101101010110100100000100
010010101010000101100010111001101001100000000000000000
111000001011000000000010101001111100110000000000000000
000000000000000000000110000111001011000000010100000000
001000000110000000000000001011001101000010100100000101
000000100000100001000111100011000000000110000000000100
001000001110000000000000000000001000000110000000000000
000001000000000101000011111000011010000100000000000000
001010100000000111000111000011011000001000000000000000
000001000010010011100010000000000000000000000000000000
001010000000000000100000000000000000000000000000000000
010001000100000000000010000111100001000110000000000000
011010000000000000000010010000101111000110000000000011

.logic_tile 8 12
010000000100100111100000000000000000000000000000000000
001000000100000000000010110000000000000000000000000000
001000101100000101000110101101101001000000000000000000
101001000000000000100000000101111100000001000000000000
010000000011000111000110000111100001001001000000000000
111001001010100000100000000111101101000000000000000100
000000000000010101100010100111000001101001010000000000
001000000001101101000100000111101001000110000000000000
000000000000000101000000001101111100111001010000000000
001000000000000000000000001101001001111100110000000000
000000001110000011100000000101100000000000000000000000
001000000000000000100010100000000000000001000000000000
000000000110000011100110100001001100010111110100000000
001010000000001101000000000000000000010111110000000000
110000000110000101100000001000000001001001000000000000
111000000000000000000010011001001000000110000000000000

.logic_tile 9 12
010000000000000111000010000001001001010000000000000000
001000000000000000100111110000011110010000000010000000
101000000000000000000110100001111100001000000000000000
101000100000000000000010111001101000000000000010000000
010000100001000111100000000101111110011100000000000000
011000000001100000100000000000011010011100000000000000
000000100000001011100000001011011111000010000000100000
001001000000100011100000000111011100000000000001000100
000000000000001101100000000011000000000000000100000001
001000000000000111100000000000000000000001000100000100
000000000000000111100000001000000000000000000000000000
001000001111001101000000001001000000000010000000000000
000000000000000111100000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
010100000000001001000111000000000000000000000100000001
111000000000000111100110111111000000000010000100000000

.ramt_tile 10 12
000000010110001111000000011000000001000000
000000000110001111100011000111001010000000
101000110000001000000000000101100001000001
100000000000100011000000001101101110000000
010000000000010011100111110000000000000000
010000000000000000100011100001000000000000
000000100000000011100011100000000000000000
000000000100000000100100001011000000000000
000000000111000000000111000000000000000000
000000001100000000000000000111000000000000
000000000000000000000000000101000000000000
000000000000100000000000000001000000000001
000000001010100111100000000000000000000000
000000000010010000100010001101000000000000
010000000000000111100000000000000000000000
010010000110100001000000001111000000000000

.logic_tile 11 12
010001000000000001100010101101100001100000010010000000
001000000001001111100111111101001101000000000001000100
001000000110000000000000000101100000101111010100000000
001000000100000000000000000111001011001111000001000000
010000000000010101000000000001000000000000000000000000
011000000000100000100010110000000000000001000000000000
000000000000001011100010000000001010100011110100000000
001000001000101011100100001011001110010011110001000000
000000000001010000000111000000000000000000000000000000
001010100000000001000000000000000000000000000000000000
000000000000000000000000010011000000010110100000000010
001010000000000000000010100000000000010110100011000000
000000000000001001000000000000000000000000000000000000
001000000000000011000000000000000000000000000000000000
000010000000000000000000000111000000101111010100000000
001000000000000000000000000111001001001111000010000000

.logic_tile 12 12
010000001000010000000010110101011011010110100000000000
001000001100101101000110101101101000111011110000100000
001000000000001101000000010001100000010000100000000000
101000000000000001100010001101001010000000000000000100
010000000000000111000111101000000000000000000101000000
011000001110000101100110110111000000000010000001100100
000000000000000000000000001001000000000000000000000000
001000000000010101000010111101001001001001000000000000
000000000000000000000000000001011010010100000000000000
001000000000000000000000000001110000000000000000000000
000000000000011000000111000000000001110110110000000000
001000000000000011000000001001001000111001110000000000
000000000000000000000000000001011010010000000000000000
001000000000000000000000000000111000010000000000000000
110000000000000001100000001001111110000000000000000000
011000000000000000000000001011100000010100000000000000

.io_tile 13 12
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
000000000101000000
000000000100000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100000000
100000000100000000
010000000100000000
000000000100000000
100000000100000000
101100000100000000
000000000100000000
001000000000100000
000100000000100100
000010000000000100
000010110000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000001000000000000000000000000000100100000000
001000000000000001000000000000001011000000000000000000
101000000000000000000000000001000000000000000100100000
100000000000000000000000000000000000000001000000000000
000000000000001000000011100101000000000000000100000000
001000000000000111000100000000000000000001000000000000
000000000000000000000000000011000000000000000100100000
001000000000000000000000000000000000000001000000000000
000000000000001000000000010111100000000000000100000000
001000000000000101000010000000000000000001000000000000
000000000000001000000000000011000000000000000100000000
001000000000000001000000000000100000000001000000000000
000000000000000000000000001000000000000000000100000000
001001000000000000000000000011000000000010000010000000
000000000000001000000000011000000000000000000100000000
001000000000000101000010101111000000000010000000100000

.logic_tile 2 13
010000000000000000000111100001000000000000000100000000
001000000000000000000000000000100000000001000000000000
101000000000001011100011100000000000000000000000000000
001000000000000011000100000000000000000000000000000000
010000100000000000000111100001101100101011110000000000
111000000000000000000100000000010000101011110000000010
000000000000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010000000001110000100000100000000
001010000000001111000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
001000000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
001001000000000001000000000101000000000010000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000001000000
001000000000001111000011001001001000000000
001000000000001000000000001011100000000000
101000001100000111000000001111101010000100
010000000000001111000010000000000000000000
111000000000001001100000000001000000000000
000000000000001011100000001000000000000000
001000000000001111100010010101000000000000
000000000000000000000010100000000000000000
001000000000000000000010101011000000000000
000000000001010000000000001101100000000010
001000000000000111000010001101000000000000
000000000011000000000111100000000000000000
001000000010000000000000001111000000000000
110010000000000000000000010000000000000000
011000000000000000000010101011000000000000

.logic_tile 4 13
010000000000001001100110001101111001000000010000000000
001000000000001111100110000111001000000000000000100000
001010000000001111000000000000000000100110010000100000
001010100000001101100000000001001010011001100000000000
110000000000000000000111100000000000000000000000000000
111000000000000101000000000000000000000000000000000000
000010101000000001100110010101000000010110100010000000
001001000000000111100110010000100000010110100000000100
000001000001010000000111001000011010010101010000000000
001000001110100000000100000101010000101010100000000010
000000000000001000000000000000001001100000000001000000
001000000000000111000000001011011110010000000011000000
000000000000010000000111100000001000000100000110000100
001001000000000000000100000000010000000000000000100000
110000100110001001100000000101100001011001100000000000
011000000000000011000000000000101011011001100010000000

.logic_tile 5 13
010000000001000101000010100000001001001100111000000000
001000000000100000000110100000001110110011000000010110
001000001010000101000000000111001000001100110000000000
101000000000000000000000000000100000110011000000000010
010000100001000111100111000001000000000000000110100000
111001000000100000100010110000000000000001000001000100
000000000000000111000000000000001000000100000101100000
001010000000000101100000000000010000000000000010000101
000000001000000000000000000101100000000000000110000000
001000000000000000000000000000000000000001000010000110
000001000000100000000000000001000000000000000000000000
001010100000000000000000000001100000111111110001000000
000100000010000000000010100001100000000000000110000001
001100000000000000000100000000000000000001000001000000
010001000000100011100011100111100000001111000000000000
111010100001010000100000001101101001110000110000000000

.logic_tile 6 13
010010101000000101000000011000011100101000000100000000
001011100000001101100010011001010000010100000100000100
101000000000000000000000010000001100010101010000000000
001000000000000000000011001011010000101010100000100010
010000001001000000000000000001000001100000010110000000
011010000001110000000000000000001001100000010100000000
000000000000000111100000000001100000101001010110000000
001000000000000000000010111111100000000000000100000000
000001000010001000000110011000000000100000010100000001
001000001100001111000110011001001000010000100100000000
000000000000000000000110100001111110101000000100000000
001000000000000000000000000000100000101000000110000000
000000000000000000000000010000000000000000000000000000
001010100000010000000010100000000000000000000000000000
010000001010100101100000000000011001110011110100000001
111000000000000000000000000000011011110011110100000000

.logic_tile 7 13
010000000111000000000111100000000000000000100000000000
001010100000101101000100000000001101000000000000000000
101000000110000000000010110000000001000000100100000000
101000000000000000000111100000001001000000000100100000
110000000000010000000010100000000001000000100100000000
111000001000010000000100000000001001000000000100000000
000000000000100000000000000000000000000000000000000000
001000000001001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000010111101000000000010000100000010
000001000000000000000000000000000000000000000100000000
001010100000000000000000001111000000000010000100000000
000010100010010111100111100000011010101001000000000100
001001000000100000100111111011001000010110000000000000
110000000000000111000000000000000000000000000100000000
111000000000000000100000001001000000000010000100000000

.logic_tile 8 13
010010100010100101000110000000000000000000000000000000
001000000101000111000100000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
010001000100000000000111100011100001010000100101100000
111000100001010000000100000000001101010000100000000000
000000001100000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000001000000000000011100001001001000100000000
001010100000000101000000000000001101001001000000100000
000000000100001011100000000000000001100000010010000000
001000000000001001100010011001001001010000100000000000
000000000100000000000000000001011110010110100000000000
001000001100010000000000000011000000000010100000000000
110000000000000000000000001011100000101001010100000000
011000000000011101000000000011100000000000000000000010

.logic_tile 9 13
010000001110000000000010110101111001111111100100000000
001000000000001101000011111001001001011111101000000000
001001000000100011000010111101111001010111100000000000
101000000000001111000011100001001011001011100000000000
010010000000000111100110001011111110101111110100100000
111000000000000000100010110101001000001111110000000000
000000000000001101100111110111111011101001010000000000
001000000000010001000011111001111111100001010000000000
000000000001100011100011101011011001000110100000000000
001000100000100000100000000101011101001111110000000000
000000000000000011100000010000000000000000000000000000
001000001000000000000010000000000000000000000000000000
000010001000111011100010100000001110000001010010000000
001001000000111011000100000111000000000010100000000010
110000000000001001100010010101101110101111110100000000
111000000110001011100010001011011011001111110000100000

.ramb_tile 10 13
010000000000000000000011100000000001000000
001000000000000000000100001101001110000000
101000000000001000000010010101000000000100
001000000000000111000111111001001110000000
110011100000110001000111101000000000000000
011011001110100000100100001001000000000000
000000000000000000000111101000000000000000
001000001000000000000100000011000000000000
000010100000000000000000000000000000000000
001001001100000111000010001111000000000000
000000100001010111100000001001100000000000
001000000000001001000000001001000000000100
000001000000010000000110101000000000000000
001010000000101001000110001101000000000000
110000000000000111000000000000000000000000
011000000000000000100000001111000000000000

.logic_tile 11 13
010000001010001000000010100000011100000100000100000000
001001000100001111000110110000010000000000000000000000
101000000000001000000110001001001111000110100000000000
101000000000001111000000000011011001001111110000000000
010000000000011111000011101011101010000110100000000000
011000000000100001100000000101001111001111110000000000
000000000000000001000000000111011101010111100000000000
001000000000000000100000000111101100000111010000000000
000000000000000000000110100000000000000000100100000000
001000001110000000000000000000001011000000000000000000
000000000000001001000111100101011110000001000000000001
001010100000000001000100001001001101000000000010000100
000000000001011111100111101000000000000000000110000000
001000000000000111100100000001000000000010000000000000
000000000000001101100000000000000001000000100100000000
001000000000000111000000000000001110000000000000000000

.logic_tile 12 13
010000000000000000000010100001100000000000000100000000
001010100000001111000000000000100000000001000000000000
001000000000001000000010100000000000000000000000000000
001000000000001011000011000000000000000000000000000000
010000000000000000000111101111001100100000000000000000
111000001010000111000000001011011111110000110000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000101000000000010000000100000
000000000010000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001000000000000000010000011100111101010000000000
001001000000000000000010000111010000111110100000100000
000000000000101000000010101001101000111101010100000000
001000000001010001000100001001110000010100000000000000
010001100000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.io_tile 13 13
000001011100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100001000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000011100000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000011100000000001000000000000000100000000
010000000000000000100000000000000000000001000000000000
000000000000000000000111000101011010010101010100000000
000000000000000000000000000000010000010101010000000000
000100000000000001000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
010000000000000000000000000000001100000000000000000000

.logic_tile 2 14
000000000010000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000001010000100000000000000
010000000000001111000010100000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001111100000000000001000000000000000000000000000
000010100001011111000000001111000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100110100000000000000000000000000000
110000000000000000100100000000000000000000000000000000

.ramt_tile 3 14
000000010010001000000000000000000000000000
000000000000001011000011101001001100000000
101000010000000111100000000111000001000000
100000000000000000100000001101101110100000
010000000000000011100111111000000000000000
110000000000100000000111110111000000000000
000000000000000000000010001000000000000000
000000001010000000000000000001000000000000
000100000000001000000000000000000000000000
000100000000001011000000000001000000000000
000000000000001000000000000101100000000000
000000000000000011000000001111100000000100
000000000000000000000011110000000000000000
000000000000000000000111000101000000000000
110000000000000111000000001000000000000000
010000000000000111000010111111000000000000

.logic_tile 4 14
000000000000000101000110000000001000000100000000000000
000000000000000000000100000000010000000000000000000000
101001000000000111000111001000000001010000100000100000
001010000000000111000100000001001001100000010000100000
110000000000000001100000000111100000000000000101100000
010000000000000000100000000000000000000001000000000010
000000000000001101100000000101000000000000000110100001
000000000000001001100000000000000000000001000000000000
000000000000000000000000011011100000111111110000000000
000000000000001001000011100011000000000000000000100000
000000000000001101100000000101101110010100000010000000
000000000000000101000000000000000000010100000010000010
000000100001100001000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000100
010000000000000000000000000000000001000000100000000000
010000000000000001000000000000001010000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000001000000000
000000000000000000000010100000001001000000000000001000
000000000000000000000000000101000000000000001000000000
000000000000000101010000000000100000000000000000000000
000000000000000000000010110111101000001100111000100000
000000000000000000000010100000100000110011000000000000
000001000000000000000000000001101000001100111000000000
000000000000000000000010100000000000110011000000000000
000001100000000000000000000101101000001100111000000000
000001000000010000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000010110000001011110011000000000000
000000000010000000000010100000001000001100111000000000
000000001000000000000100000000001111110011000000000000
000000000000000000000000010011101000001100111000000000
000000000000000000000010010000100000110011000000000000

.logic_tile 6 14
000000001000010111000111100011000000000000000100000001
000000000000100001100100000000100000000001000100000000
001000000000001000000000001000000000000000000110000000
001010000000000101000000001111000000000010000100000000
110000000000100001000110101000001110100000000000000000
110000000001010000000000000011011010010000000010000000
000001000000000111100000000101100000011001100000000001
000000000000000000100000000000001001011001100000000000
000000000000000000000111000011100001100000010000000001
000000000000000000000110001011001101000000000000100010
000000000000000011100111000000000000000000000000000000
000000000000001011000110000000000000000000000000000000
000000000000000000000111110011100000000000000100000000
000000001010000000000010100000100000000001000100000000
110000001110000111000000010101011000111100000010000000
110000000000000000100010100001100000000011110000000000

.logic_tile 7 14
000000000000011000000000011111001111001011100000000000
000000000110101111000011101111101101101001110010000010
101000000000001111100000000001111011000000000000000000
001000000000001001000000001101011110000010000000000011
010000000000100000000000011000000000000000000000000000
010000000110001001000010010001000000000010000000000000
000000000000000111100110000000011100000100000110000000
000000000000010000100100000000000000000000000010000000
000000001010001000000000001101011111000000000010000000
000000000000000011000000000001101011000010000000000010
000000000000001000000000000111011011000000000000000000
000000000000000011000010111101101000010000000000000010
000000000000000000000010000000001010000100000110000000
000010100000001101000010110000000000000000000000000001
000000000000000000000010100001000000000000000100000000
000000000000001101000100000000000000000001000010000001

.logic_tile 8 14
000000100000001101000010101000001110101000000000000000
000001000000001101100110110111010000010100000010000000
101000000000001101000110001000001000000000100001000000
101000000000001011000000001001011010000000010000100000
110000000001111111000011101101111111101100000000000000
010000000001001111000000001011101011111100000000000000
000000001010100101000011111101011111011111110000000000
000000000000010101100010011111001101001011110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000101100010101001111110111111110100000000
000000000000000000000010000011011110111001010000100000
000001001000001011100000000001111010000000000000000010
000000000000000001000010001101001000100000000000000000
000001000000000101000010010101100000100000010000000000
000000100000001111100011000001001001000000000000000000

.logic_tile 9 14
000000000000001000000110111101001111010111100000000000
000000001110001111000111111101011001001011100000000000
001000000000001000000000000000000000000000000000000000
001000000000000001000010100000000000000000000000000000
010000000000001000000000001111011011010111100000000000
010000000000000011000000001001101000001011100000000000
000000000000000000000110000000001100000100000100000000
000000000000000001000010000000010000000000000000000000
000010100000001000000000010000000000000000000100000000
000001000000000011000011010011000000000010000000000000
000000000000001011100111000111011001000110100000000000
000000000000001001100000001111111100001111110000000000
000000000010000000000110001011101001000000000001000000
000000000000000000000011100011111110010000000000000100
000000100000000111000000001000000000000000000100000000
000000001100000000100000001101000000000010000000000000

.ramt_tile 10 14
000000011110000000000111001000000001000000
000100000000000111000000001011001110000000
101001010000000000000000000001000001000100
100000000000001001000000001111001010000000
110000000000000111000000000000000000000000
010000001010000000000000000101000000000000
000010000000001000000000000000000000000000
000100001010001011000000001001000000000000
000000000000001000000111011000000000000000
000000000000101011000011010001000000000000
000000000001001000000000000000000000000000
000000000001000011000010001011000000001000
000000000000000000000000010000000000000000
000000001110000000000011000011000000000000
110000000000001111000000001000000000000000
010000000000101111000000000111000000000000

.logic_tile 11 14
000010000000100000000000000000000000000000000000000000
000001000001010011000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000100000010000000000
000001000000000000000000001111001000010000100011000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000100010
000010000000001000000000000000000000000000000000000000
000001001100000011000010100000000000000000000000000000
000000000000000000000111100000001100000100000100100000
000000000000000000000100000000010000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 12 14
000010000000000000000000011000000000000000000101000000
000001000000000000000011010101000000000010000011000000
001000000000001000000000000000000000000000000000000000
101000000000011111000000000000000000000000000000000000
010000000110000111100110100000000000001111000010100000
010000000000000000000000000000001011001111000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000100010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001101010000000000
000011011000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000010100000000000000000000100000000
000000000000000000000010100111000000000010000000000000
001000000000000000000010100000000000000000000100000001
101000000000000000000000001101000000000010000010000000
000000000000000111000000010000001000000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000010000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000011110000100000100000000
000000000000000000000000000000000000000000000010000001
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000000000000000001000001110010101010100000000
100000000000000000000000000011010000101010100000000000
010000000000000000000000001000000000011001100100000000
010000000000000000000000001101001111100110010000000000
000000000000000111000011100101111010101010100100000000
000000000000000111000000000000100000101010100000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001011000000000000000000011001100100000000
000000000000001101000000001111001110100110010000000000
000000100000000000000011000111000000000000000100000001
000000000000000011000011000000100000000001000000100011
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000001000000110010000000000000000
000000000000001001000110010001001011000000
101000000000000000000111101011000001000000
101000000000000111000100000111001100001000
110000000000000000000010001000000000000000
110000000000000000000100001101000000000000
000000000000000000000110001000000000000000
000000000000000000000100001001000000000000
000100000000001000000110100000000000000000
000100000000000111000000001001000000000000
000000000000000001000000010111100000000000
000000000000000000000010101011100000000100
000000000000000011100010001000000000000000
000000000000000000000000001011000000000000
010000000000000000000010000000000000000000
010000000000000001000000001001000000000000

.logic_tile 4 15
000000000000001000000000000000000000001111000000000001
000000001100000011000011110000001001001111000000000000
101000000000001000000111101001101110100000000000000000
101000000000000111000110110101011010000000000000000001
110100000000001101000000001101100001110000110000000000
010100001000000111100000001101101001001111000000000010
000000000000000011100110010000000000000000000110100000
000000000000001111000110011011000000000010000000000010
000000000000000000000010000000011001001000100010000000
000000000000000001000011110101011100000100010000000000
000000000000000000000000000011111100001100110000000000
000000000000000001000010000000100000110011000000100001
000000000001000011100010000000000000000000100110000011
000000000000000000100000000000001100000000000000000010
010000000001010000000000000001001110101000000000000100
110000000000100000000000000000010000101000000000000100

.logic_tile 5 15
000001000001000000000000000011001001000010010000000000
000000100000000111000000001111101110100100000000010010
001000000000000111000000000000000000000000000100000000
001000000000000000100010100011000000000010000010000010
110100000000100011100110100000000000000000000110000001
010100001000010000000100000111000000000010000000000000
000000000000000101000000001001111010111100000000100000
000000000000000000000000000001100000000011110000000000
000000000000001101100010100000000000101111010000000100
000000000000000111100111111101001100011111100000000111
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000001100000001000110000000000000000000100100000000
000000000000000000000100000000001010000000000010000010
000100000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000010000000000101100011110101100000000000000000000000
000001000000000000000010100101101001000110000001000000
101000000000000000000000011011001001000000000010100000
001000000000010000000011011101111111000001000000000001
110000001000100101110000011000000000000000000110000001
110000001101000000000011011001000000000010000001000000
000000000000000001000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010000000001000000100110000000
000000000000000101000010000000001010000000000010000010
000000000000000000000000000000011110001100110000000000
000000000000000000000000000000011001001100110000000000
000000000000000000000011100000001010000100000110000000
000000000000000000000100000000010000000000000010000001
000000000010000000000110011000001000000010000010000000
000000000000000000000110001101011000000001000000000000

.logic_tile 7 15
000010000000000001100000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
001000000000000000000000000011000000000000000100000000
001000000001000000000000000000000000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000111011100101000000000000000
000000000000000001000011111111100000000000000010100000
000000000000101101000000001011011100000000000000000010
000000000001000111100000000111101011000001000000000010
000000000000000000000010100000000000000000000000000000
000000000000100000000110110000000000000000000000000000
000000000100001000000000000000000000000000100100000000
000000000000001111000000000000001000000000000000000010

.logic_tile 8 15
000010000000000000000000000001101101101100000000000000
000001000000000000000011100111111110010100000000000000
101000000000100000000110001000000000000000000101000001
001000000000000111000000000011000000000010000100000000
110000000000000000000000000101100000000000000100000000
110000001100000000000000000000100000000001000100000010
000000000000000011100000000000011100000010100010000000
000000100001010000000010001111000000000001010000000000
000000101100000000000110001000000000000000000100000000
000000000000001101000000000001000000000010000100000010
000000000000001001000000000000011110000100000100000001
000000000000000001000000000000010000000000000100000010
000000000000000001100011010011011001101000010000000000
000000000000000000000010000111111110001001010000000000
010000000000000001100010000001000000000000000100000000
110000000000000000000000000000100000000001000100000100

.logic_tile 9 15
000000000000010101100010110001011010111101000100000000
000000001110100000000111110000111011111101000010000100
101000000000000101000010100101011010111001110100000001
101000001000000000100110100001101100010001110000000000
010001000000001101000110100001011010011100100110000000
010010000000000101100010110000001011011100100000000000
000000000110000101100000011000001011010100100110000000
000000000000001101000010101101011001101000010000000000
000000000001010011100000000111000001100000010000000100
000010101110100000000000000000001001100000010000000000
000000000000000000000000000000001011101001110100000000
000000000000000000000000000101011000010110110010100000
000000000000001101000000000000001010000001110110000001
000000000000001001100000001101001010000010110000000000
000000000000000000000000000101101010000000110110000000
000000000000000000000000000001011011111100110000000000

.ramb_tile 10 15
000000001010000111000111111000000001000000
000000000000000111100111110101001101000000
001000000000000000000000011101000000000000
001000001110001111000011100111101110001000
011000001000000000000111001000000000000000
010000000000000000000100001001000000000000
000000000000000011100000000000000000000000
000000000000000000100000000001000000000000
000000000000010000000000001000000000000000
000000000000100000000000001111000000000000
000000000000000000000000010000000000000010
000000000000000001000011001111000000000000
000000000000000000000000011000000000000000
000000000000000001000011110001000000000000
110000000000001000000011000000000000000000
010000000000000011000100001001000000000000

.logic_tile 11 15
000000000000000000000000001000000000000000000100000000
000010100000000000000000000001000000000010000000000000
101000000000100000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
111000001010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101100000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
101000000100000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000100100000000
000000000000100000000000000000001000000000000001000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000000000000011001
000000000000110010
000000000000010000
001101111000000000
000000001000011000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000001111000000000
000000000000011001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000100000010000001000000000000000000110000000
000000000001000000000010101001000000000010000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000010100000000000000000000000000000
000000000000000111100010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100000000101000000000001000000000000000100000000
000001000000000000000000000000100000000001000010000000
000000001100100000000000000000000000000000000101000000
000000000001000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111000000000000000100000000
000000000000001001000000000000000000000001000010100000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000010000000

.ramt_tile 3 16
000000010000001000000000011000000000000000
000000000000001011000011111001001000000000
101000010000001000000111111101000001000100
100000000000000111000011001001001010000000
010000000000000001000111011000000000000000
010000000000000000000111000101000000000000
000000000000000111000000001000000000000000
000000000000000111000000000011000000000000
000001000000100000000000000000000000000000
000010100001010000000000001101000000000000
000000000000001001000000000111000000000000
000000000000000011000000001101000000000100
000000000000100101100000001000000000000000
000000000001000000100000000011000000000000
010000000000000000000000011000000000000000
010000000000000000000010011111000000000000

.logic_tile 4 16
000000000000000000000000000101100000000000000110000100
000000000000000000000000000000000000000001000000000000
101000000000000000000000000000001100010101010000000000
101000000000000000000000000101000000101010100000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000001101000000000111000000000010000000100000
000000000000000000000000000111100000000000000110000000
000000000000000011000000000000100000000001000000000010
000000000000000000000000000011100000000000000100000001
000000000000000000000011110000100000000001000000000000
000000000000001111100010000000000000000000000100000000
000000000000001111100100001111000000000010000010000000
000000000000000000000111110000011110000100000100000010
000000000000000000000111100000010000000000000000000010

.logic_tile 5 16
000000000000001000000000010000000000000000000000000000
000000000000000111000011000000000000000000000000000000
001000000000000000000000000000011100000100000110000001
001000000000000000000000000000010000000000000010000000
010000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000001010000000000000001000000000000000000100000001
000000000000000001000000000101000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000001110101011000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000001000000000011010000000000000001000010000010
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000000000011000000000000000000100000001
000000000000010000000010111111000000000010000010100010

.logic_tile 6 16
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
001000000100000000000000010000000001000000001000000000
101000000000000000000011100000001100000000000000000000
000000000000000011100110010101001000001100110100000000
000000000000000000100010000000100000110011000000000000
000000000000000111100000000000001010000011110100000000
000000000000000000000000000000010000000011110000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001100000001000001010001100110100000000
000000000000000000000000000011010000110011000000000000
000000000000100000000000000011101011111000110010000000
000000000000010000000000001101011001110001110000000000
010001000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000101000000010110100110100101
000000000001010000000000000000000000010110100011100011
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000011111100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001111000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000101001100011101101011101001111100000000000
000010100001010101100111110011101110011111110000000010
001000000000000000000110000001000000000000000000000000
001000000000000000000000000000000000000001000000000000
010000000000000000000000011001011001001111100000100000
010000100000000000000010010011011110011111110000000000
000000000000000000000000000111000000000000000100100000
000000000000000001000000000000100000000001000000000000
000000000000000000000000001000011011001000000000000000
000000001100000000000000000111001100000100000000100000
000000000000000001100111100000011110000100000100000000
000000000000001001000000000000010000000000000000000000
000010100000000000000111100001000000000000000100000000
000001000000000000000100000000100000000001000000100000
000000000000000001100010001000000000000000000100000000
000000000000000000100000001011000000000010000000000000

.logic_tile 9 16
000010100111010111000010000000000001000000100100000000
000001000001100000100100000000001001000000000000100000
101000000000000000000000010000000000000000100100000000
001000100000000000000011100000001100000000000000000000
110000000000000000000000000000011010000100000100000000
010000000000000000000011110000010000000000000000000000
000001000000000000000000000000000000000000100100000000
000010000000000000000011110000001101000000000000000000
000000000000000011100010010000000000000000000100000000
000000100000001111100111010111000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000100011000000000000001010000100000100000000
000000001101010000100000000000010000000000000000100000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000

.ramt_tile 10 16
000000010000001000000111101000000001000000
000000000000001011000011001101001010000000
101000010000001000000000010011100000000100
100000000000000011000011111101001001000000
010000000000010000000111011000000000000000
110000000000100000000111001001000000000000
000000000000000111000010000000000000000000
000000000000000000000000001011000000000000
000000000000000000000111010000000000000000
000000000000000000000011111011000000000000
000001000000001111100111101001000000000000
000000000000001011100000000011100000001000
000000000000000000000000000000000000000000
000000000001000000000000000001000000000000
010000000000000000000000001000000000000000
010000000000000000000000001011000000000000

.logic_tile 11 16
000010000000000000000000000000000000000000000000000000
000001100000001111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000010

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000001110000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
110000000000000000
101000000000000001
000000000000000000
110000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
010000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
000000000000000000
000000000000000000
000001110000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000001010
000011010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000001000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 4 lvds_clock_buf
.sym 41 lvds_tx_inst.r_sync_count[2]
.sym 42 lvds_tx_inst.r_sync_count[3]
.sym 44 lvds_tx_inst.r_sync_count[0]
.sym 46 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 48 lvds_tx_inst.r_gap_frame_count[1]
.sym 49 lvds_tx_inst.r_gap_frame_count[2]
.sym 50 lvds_tx_inst.r_gap_frame_count[3]
.sym 52 lvds_tx_inst.sent_first_sync_SB_LUT4_I1_I0[0]
.sym 54 lvds_tx_inst.r_gap_frame_count[0]
.sym 74 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 80 $PACKER_VCC_NET
.sym 82 $PACKER_VCC_NET
.sym 85 lvds_tx_inst.frame_boundary
.sym 123 smi_ctrl_ins.d_byte[5]
.sym 177 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_23_I3[2]
.sym 178 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 179 lvds_tx_inst.r_fifo_data[31]
.sym 180 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 181 lvds_tx_inst.r_fifo_data[6]
.sym 182 lvds_tx_inst.r_gap_frame_count_SB_DFFER_Q_E
.sym 183 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[1]
.sym 184 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 186 rx_fifo.rd_addr[8]
.sym 204 w_smi_data_direction
.sym 209 i_rst_b_SB_LUT4_I3_O
.sym 243 i_rst_b_SB_LUT4_I3_O
.sym 256 w_rx_fifo_pull
.sym 291 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 292 lvds_tx_inst.r_fifo_data[15]
.sym 293 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 294 lvds_tx_inst.r_fifo_data[16]
.sym 295 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 296 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 297 lvds_tx_inst.r_fifo_data[5]
.sym 298 lvds_tx_inst.r_fifo_data[7]
.sym 318 w_tx_fifo_pulled_data[13]
.sym 323 i_rst_b_SB_LUT4_I3_O
.sym 325 smi_ctrl_ins.frame_sr[16]
.sym 331 w_tx_fifo_pulled_data[8]
.sym 334 w_tx_fsm_state[0]
.sym 336 w_tx_fsm_state[0]
.sym 339 w_tx_fifo_pulled_data[6]
.sym 347 lvds_tx_inst.frame_boundary
.sym 370 w_tx_fifo_pulled_data[4]
.sym 406 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 407 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 408 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[2]
.sym 409 lvds_tx_inst.tx_state_d1
.sym 410 lvds_tx_inst.r_tx_state_q
.sym 411 w_tx_fifo_pull
.sym 412 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 416 r_counter
.sym 434 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 437 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 440 w_tx_fifo_pulled_data[7]
.sym 442 w_tx_fsm_state[0]
.sym 451 w_tx_fsm_state[1]
.sym 453 lvds_tx_inst.frame_boundary
.sym 460 w_tx_fifo_pulled_data[5]
.sym 480 smi_ctrl_ins.frame_sr_SB_DFFER_Q_9_E
.sym 481 smi_ctrl_ins.frame_sr[12]
.sym 484 lvds_tx_inst.r_fifo_data[14]
.sym 492 $PACKER_GND_NET
.sym 493 $PACKER_VCC_NET
.sym 497 $PACKER_VCC_NET
.sym 498 $PACKER_GND_NET
.sym 500 $PACKER_VCC_NET
.sym 502 lvds_clock_buf
.sym 504 $PACKER_VCC_NET
.sym 507 $PACKER_GND_NET
.sym 516 $PACKER_VCC_NET
.sym 519 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 520 lvds_tx_inst.r_fifo_data[26]
.sym 521 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 522 lvds_tx_inst.r_fifo_data[11]
.sym 523 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[0]
.sym 524 lvds_tx_inst.r_fifo_data[17]
.sym 525 lvds_tx_inst.r_fifo_data[25]
.sym 526 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 528 rx_fifo.wr_addr[8]
.sym 537 w_tx_fifo_pulled_data[17]
.sym 538 w_tx_fifo_pull
.sym 546 w_tx_fifo_pulled_data[29]
.sym 551 rx_fifo.wr_addr[3]
.sym 564 $PACKER_GND_NET
.sym 569 lvds_tx_inst.frame_boundary
.sym 578 w_tx_fifo_pull
.sym 594 $PACKER_VCC_NET
.sym 597 r_counter
.sym 598 $PACKER_VCC_NET
.sym 633 iq_tx_p_D_OUT_1
.sym 634 lvds_rx_09_inst.r_sync_input
.sym 635 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 636 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1[2]
.sym 637 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2]
.sym 638 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[0]
.sym 639 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 640 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 641 w_rx_24_fifo_data[15]
.sym 642 w_tx_fsm_state[0]
.sym 661 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 673 w_tx_fifo_pulled_data[11]
.sym 675 w_tx_fifo_pulled_data[0]
.sym 676 w_tx_fifo_pulled_data[25]
.sym 678 w_tx_fifo_pulled_data[20]
.sym 746 w_rx_fifo_full
.sym 748 tx_fifo.empty_o_SB_LUT4_O_I3
.sym 749 w_lvds_tx_d1
.sym 750 lvds_tx_inst.fifo_empty_d2
.sym 751 lvds_tx_inst.fifo_empty_d1
.sym 752 w_lvds_tx_d0
.sym 756 w_smi_data_direction
.sym 771 w_rx_sync_09
.sym 777 lvds_rx_09_inst.r_sync_input
.sym 778 w_tx_data_smi[1]
.sym 779 w_lvds_rx_09_d0
.sym 781 smi_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 787 w_rx_sync_type_09
.sym 809 iq_tx_p_D_OUT_1
.sym 821 i_rst_b_SB_LUT4_I3_O
.sym 824 i_rst_b_SB_LUT4_I3_O
.sym 826 w_lvds_rx_09_d0
.sym 828 iq_tx_p_D_OUT_1
.sym 860 w_lvds_tx_d1
.sym 861 tx_fifo.rd_addr[5]
.sym 862 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 863 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 864 tx_fifo.rd_addr[4]
.sym 865 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 866 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 893 tx_wr_en
.sym 897 lvds_tx_inst.fifo_empty_d2
.sym 915 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 917 $PACKER_VCC_NET
.sym 935 w_rx_fifo_full
.sym 936 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 940 lvds_clock
.sym 941 $PACKER_VCC_NET
.sym 944 lvds_clock
.sym 970 lvds_clock
.sym 974 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 975 w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.sym 976 channel
.sym 977 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 978 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 979 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 980 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 981 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 990 tx_fifo.wr_addr[8]
.sym 994 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 1007 w_lvds_rx_24_d0
.sym 1009 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 1011 tx_fifo.rd_addr[4]
.sym 1015 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 1021 tx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 1051 tx_fifo.rd_addr[5]
.sym 1054 w_lvds_rx_24_d0
.sym 1061 w_lvds_tx_d1
.sym 1062 w_lvds_tx_d0
.sym 1066 iq_tx_p_D_OUT_0
.sym 1067 iq_tx_p_D_OUT_1
.sym 1069 $PACKER_VCC_NET
.sym 1071 lvds_clock_buf
.sym 1072 w_lvds_tx_d1
.sym 1074 $PACKER_VCC_NET
.sym 1078 iq_tx_p_D_OUT_1
.sym 1084 w_lvds_tx_d0
.sym 1086 iq_tx_p_D_OUT_0
.sym 1088 tx_fifo.wr_addr_gray_rd_r[6]
.sym 1089 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 1090 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 1091 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[3]
.sym 1092 tx_fifo.wr_addr_gray_rd_r[3]
.sym 1093 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 1094 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 1095 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 1116 iq_tx_p_D_OUT_0
.sym 1119 w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.sym 1121 w_lvds_rx_24_d0
.sym 1124 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 1132 $PACKER_VCC_NET
.sym 1145 w_lvds_rx_24_d1
.sym 1159 w_lvds_tx_d0
.sym 1165 smi_ctrl_ins.r_channel_SB_DFFER_Q_E
.sym 1167 channel
.sym 1168 w_lvds_rx_24_d0
.sym 1169 w_lvds_rx_24_d1
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_buf
.sym 1191 $PACKER_VCC_NET
.sym 1202 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[2]
.sym 1203 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[3]
.sym 1204 tx_fifo.rd_addr_gray_wr[3]
.sym 1206 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[0]
.sym 1207 tx_fifo.rd_addr_gray_wr_r[3]
.sym 1208 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 1209 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 1246 w_lvds_rx_09_d1
.sym 1257 tx_fifo.wr_addr_gray_rd[6]
.sym 1280 w_lvds_rx_09_d0
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1305 $PACKER_VCC_NET
.sym 1316 tx_fifo.wr_addr_gray_rd[5]
.sym 1317 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 1318 tx_fifo.wr_addr_gray_rd[8]
.sym 1319 tx_fifo.wr_addr_gray_rd[7]
.sym 1320 tx_fifo.wr_addr_gray_rd[4]
.sym 1321 tx_fifo.wr_addr_gray_rd_r[8]
.sym 1322 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 1323 tx_fifo.wr_addr_gray_rd[3]
.sym 1361 r_counter
.sym 1370 $PACKER_VCC_NET
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_buf
.sym 1424 $PACKER_VCC_NET
.sym 1432 tx_fifo.rd_addr_gray[7]
.sym 1433 tx_fifo.rd_addr_gray[6]
.sym 1437 tx_fifo.rd_addr_gray[4]
.sym 1457 tx_fifo.wr_addr[2]
.sym 1462 r_counter
.sym 1463 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 1464 $PACKER_VCC_NET
.sym 1474 w_lvds_rx_24_d1
.sym 1496 r_counter
.sym 1544 tx_fifo.rd_addr_gray_wr[2]
.sym 1545 tx_fifo.rd_addr_gray_wr_r[6]
.sym 1546 tx_fifo.rd_addr_gray_wr[6]
.sym 1547 tx_fifo.rd_addr_gray_wr[7]
.sym 1548 tx_fifo.rd_addr_gray_wr[4]
.sym 1550 tx_fifo.rd_addr_gray_wr_r[4]
.sym 1570 tx_fifo.wr_addr[6]
.sym 1576 r_counter
.sym 1663 tx_fifo.rd_addr_gray_wr[5]
.sym 1691 tx_fifo.rd_addr_gray_wr_r[4]
.sym 1880 smi_ctrl_ins.d_byte[1]
.sym 1881 smi_ctrl_ins.d_byte[4]
.sym 1882 smi_ctrl_ins.d_byte[0]
.sym 1886 smi_ctrl_ins.d_byte[5]
.sym 1893 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[2]
.sym 1895 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[1]
.sym 1900 w_tx_fifo_pull
.sym 1901 lvds_tx_inst.r_tx_state
.sym 1914 w_smi_data_output[6]
.sym 1931 lvds_tx_inst.r_gap_frame_count_SB_DFFER_Q_E
.sym 1947 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 1954 lvds_tx_inst.r_tx_state
.sym 1972 lvds_tx_inst.r_sync_count[3]
.sym 1973 $PACKER_VCC_NET
.sym 1978 lvds_tx_inst.r_sync_count[1]
.sym 1980 lvds_tx_inst.r_sync_count[3]
.sym 1982 i_rst_b_SB_LUT4_I3_O
.sym 1983 $PACKER_VCC_NET
.sym 1984 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 1990 lvds_tx_inst.r_sync_count[0]
.sym 1995 lvds_tx_inst.r_sync_count[2]
.sym 1996 lvds_tx_inst.frame_boundary
.sym 2001 $nextpnr_ICESTORM_LC_11$O
.sym 2003 lvds_tx_inst.r_sync_count[0]
.sym 2007 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 2009 lvds_tx_inst.r_sync_count[1]
.sym 2010 $PACKER_VCC_NET
.sym 2013 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 2014 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 2015 lvds_tx_inst.r_sync_count[2]
.sym 2016 $PACKER_VCC_NET
.sym 2017 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 2020 lvds_tx_inst.r_sync_count[3]
.sym 2021 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 2022 $PACKER_VCC_NET
.sym 2023 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 2032 lvds_tx_inst.r_sync_count[0]
.sym 2033 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 2044 lvds_tx_inst.r_sync_count[0]
.sym 2045 lvds_tx_inst.r_sync_count[1]
.sym 2046 lvds_tx_inst.r_sync_count[2]
.sym 2047 lvds_tx_inst.r_sync_count[3]
.sym 2048 lvds_tx_inst.frame_boundary
.sym 2049 lvds_clock_buf
.sym 2050 i_rst_b_SB_LUT4_I3_O
.sym 2069 lvds_tx_inst.r_fifo_data[3]
.sym 2070 lvds_tx_inst.r_fifo_data[13]
.sym 2071 smi_ctrl_ins.d_q3[1]
.sym 2076 lvds_tx_inst.r_sync_count[1]
.sym 2077 lvds_tx_inst.r_sync_count[0]
.sym 2078 w_rx_fifo_data[10]
.sym 2081 rx_fifo.wr_addr[9]
.sym 2082 i_rst_b_SB_LUT4_I3_O
.sym 2084 smi_ctrl_ins.d_byte[1]
.sym 2085 rx_fifo.wr_addr[4]
.sym 2086 smi_ctrl_ins.d_byte[4]
.sym 2091 smi_ctrl_ins.d_q3[0]
.sym 2099 smi_ctrl_ins.d_byte[1]
.sym 2101 smi_ctrl_ins.d_q3[4]
.sym 2105 lvds_tx_inst.r_fifo_data[3]
.sym 2111 lvds_tx_inst.frame_boundary
.sym 2112 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 2117 smi_ctrl_ins.d_byte[4]
.sym 2119 smi_ctrl_ins.d_byte[0]
.sym 2125 $PACKER_VCC_NET
.sym 2126 lvds_tx_inst.fifo_empty_d2
.sym 2128 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 2144 i_rst_b_SB_LUT4_I3_O
.sym 2154 lvds_tx_inst.r_gap_frame_count_SB_DFFER_Q_E
.sym 2158 $PACKER_VCC_NET
.sym 2162 lvds_tx_inst.r_gap_frame_count[2]
.sym 2163 lvds_tx_inst.r_gap_frame_count[3]
.sym 2165 i_rst_b_SB_LUT4_I3_O
.sym 2166 $PACKER_VCC_NET
.sym 2167 lvds_tx_inst.r_gap_frame_count[0]
.sym 2175 lvds_tx_inst.r_gap_frame_count[0]
.sym 2177 lvds_tx_inst.r_gap_frame_count[1]
.sym 2184 $nextpnr_ICESTORM_LC_5$O
.sym 2186 lvds_tx_inst.r_gap_frame_count[0]
.sym 2190 lvds_tx_inst.r_gap_frame_count_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 2192 lvds_tx_inst.r_gap_frame_count[1]
.sym 2193 $PACKER_VCC_NET
.sym 2194 lvds_tx_inst.r_gap_frame_count[0]
.sym 2196 lvds_tx_inst.r_gap_frame_count_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 2198 lvds_tx_inst.r_gap_frame_count[2]
.sym 2199 $PACKER_VCC_NET
.sym 2200 lvds_tx_inst.r_gap_frame_count_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 2203 $PACKER_VCC_NET
.sym 2204 lvds_tx_inst.r_gap_frame_count[3]
.sym 2206 lvds_tx_inst.r_gap_frame_count_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 2215 lvds_tx_inst.r_gap_frame_count[0]
.sym 2216 lvds_tx_inst.r_gap_frame_count[3]
.sym 2217 lvds_tx_inst.r_gap_frame_count[2]
.sym 2218 lvds_tx_inst.r_gap_frame_count[1]
.sym 2227 lvds_tx_inst.r_gap_frame_count[0]
.sym 2231 lvds_tx_inst.r_gap_frame_count_SB_DFFER_Q_E
.sym 2232 lvds_clock_buf
.sym 2233 i_rst_b_SB_LUT4_I3_O
.sym 2234 tx_wr_data[8]
.sym 2235 tx_wr_data[11]
.sym 2236 tx_wr_data[5]
.sym 2237 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_17_I3[2]
.sym 2238 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_16_I3[2]
.sym 2239 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[1]
.sym 2240 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_26_I3[2]
.sym 2241 tx_wr_data[6]
.sym 2242 w_rx_fifo_pull
.sym 2244 w_tx_fifo_pulled_data[15]
.sym 2248 lvds_tx_inst.sent_first_sync_SB_LUT4_I1_I0[0]
.sym 2250 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 2253 w_smi_data_direction
.sym 2259 i_rst_b_SB_LUT4_I3_O
.sym 2262 smi_ctrl_ins.d_byte[1]
.sym 2263 w_tx_fifo_pulled_data[29]
.sym 2265 lvds_tx_inst.sent_first_sync_SB_LUT4_I1_I0[0]
.sym 2267 lvds_tx_inst.frame_boundary
.sym 2268 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 2272 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 2274 w_smi_data_direction
.sym 2276 lvds_tx_inst.r_gap_frame_count_SB_DFFER_Q_E
.sym 2281 w_tx_fsm_state[1]
.sym 2290 lvds_tx_inst.frame_boundary
.sym 2291 w_tx_fifo_pulled_data[4]
.sym 2292 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 2293 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[1]
.sym 2295 lvds_tx_inst.r_state_SB_DFFER_Q_E_SB_LUT4_O_I1[0]
.sym 2298 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 2299 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 2300 i_rst_b_SB_LUT4_I3_O
.sym 2302 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 2304 w_tx_fsm_state[0]
.sym 2305 w_tx_fifo_pulled_data[6]
.sym 2306 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_17_I3[2]
.sym 2307 lvds_tx_inst.r_fifo_data[6]
.sym 2308 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[1]
.sym 2309 w_tx_fsm_state[0]
.sym 2310 w_tx_fsm_state[1]
.sym 2311 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_23_I3[2]
.sym 2312 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 2314 lvds_tx_inst.frame_boundary
.sym 2315 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 2316 w_tx_fifo_pulled_data[8]
.sym 2317 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 2318 w_tx_fsm_state[1]
.sym 2320 lvds_tx_inst.r_fifo_data[6]
.sym 2321 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 2322 w_tx_fifo_pulled_data[6]
.sym 2323 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 2326 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 2327 w_tx_fifo_pulled_data[4]
.sym 2328 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 2329 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 2332 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 2333 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[1]
.sym 2334 w_tx_fsm_state[1]
.sym 2335 w_tx_fsm_state[0]
.sym 2338 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_17_I3[2]
.sym 2340 w_tx_fsm_state[1]
.sym 2341 w_tx_fsm_state[0]
.sym 2345 w_tx_fsm_state[1]
.sym 2346 w_tx_fsm_state[0]
.sym 2347 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_23_I3[2]
.sym 2350 lvds_tx_inst.frame_boundary
.sym 2352 lvds_tx_inst.r_state_SB_DFFER_Q_E_SB_LUT4_O_I1[0]
.sym 2356 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[1]
.sym 2357 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 2358 w_tx_fifo_pulled_data[8]
.sym 2359 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 2362 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 2363 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 2364 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 2365 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 2366 lvds_tx_inst.frame_boundary
.sym 2367 lvds_clock_buf
.sym 2368 i_rst_b_SB_LUT4_I3_O
.sym 2369 tx_wr_data[22]
.sym 2370 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_14_I3[2]
.sym 2371 tx_wr_data[1]
.sym 2372 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 2373 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 2374 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 2375 tx_wr_data[2]
.sym 2376 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 2382 w_rx_fifo_data[20]
.sym 2384 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 2386 smi_ctrl_ins.frame_sr[19]
.sym 2387 w_tx_fifo_pulled_data[31]
.sym 2389 rx_fifo.wr_addr[0]
.sym 2390 smi_ctrl_ins.swe_edge_SB_LUT4_I3_O
.sym 2391 lvds_tx_inst.r_state_SB_DFFER_Q_E_SB_LUT4_O_I1[0]
.sym 2394 w_tx_fifo_pull
.sym 2395 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 2398 w_tx_fsm_state[0]
.sym 2401 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 2406 lvds_tx_inst.tx_state_d1
.sym 2408 lvds_tx_inst.r_tx_state_q
.sym 2409 w_tx_fifo_pulled_data[10]
.sym 2411 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 2415 w_tx_fifo_pulled_data[31]
.sym 2423 lvds_tx_inst.r_fifo_data[15]
.sym 2424 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 2426 lvds_tx_inst.r_fifo_data[6]
.sym 2427 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 2428 w_tx_fifo_pulled_data[7]
.sym 2429 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 2430 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 2434 lvds_tx_inst.r_fifo_data[14]
.sym 2435 i_rst_b_SB_LUT4_I3_O
.sym 2436 w_tx_fifo_pulled_data[5]
.sym 2437 lvds_tx_inst.r_fifo_data[7]
.sym 2438 w_tx_fsm_state[1]
.sym 2439 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_14_I3[2]
.sym 2440 lvds_tx_inst.frame_boundary
.sym 2442 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 2443 w_tx_fifo_pulled_data[15]
.sym 2445 lvds_tx_inst.r_fifo_data[7]
.sym 2446 w_tx_fsm_state[0]
.sym 2447 w_tx_fifo_pulled_data[29]
.sym 2448 lvds_tx_inst.pending_load_SB_DFFER_Q_D
.sym 2451 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 2452 lvds_tx_inst.r_fifo_data[5]
.sym 2455 w_tx_fifo_pulled_data[29]
.sym 2456 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 2457 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 2458 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 2461 lvds_tx_inst.r_fifo_data[15]
.sym 2462 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 2463 w_tx_fifo_pulled_data[15]
.sym 2464 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 2467 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 2468 lvds_tx_inst.r_fifo_data[15]
.sym 2469 lvds_tx_inst.r_fifo_data[7]
.sym 2473 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_14_I3[2]
.sym 2475 w_tx_fsm_state[0]
.sym 2476 w_tx_fsm_state[1]
.sym 2479 lvds_tx_inst.r_fifo_data[6]
.sym 2480 lvds_tx_inst.r_fifo_data[14]
.sym 2481 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 2482 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 2485 lvds_tx_inst.pending_load_SB_DFFER_Q_D
.sym 2491 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 2492 w_tx_fifo_pulled_data[5]
.sym 2493 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 2494 lvds_tx_inst.r_fifo_data[5]
.sym 2497 lvds_tx_inst.r_fifo_data[7]
.sym 2498 w_tx_fifo_pulled_data[7]
.sym 2499 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 2500 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 2501 lvds_tx_inst.frame_boundary
.sym 2502 lvds_clock_buf
.sym 2503 i_rst_b_SB_LUT4_I3_O
.sym 2504 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1[1]
.sym 2505 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_13_I3[2]
.sym 2506 lvds_tx_inst.pending_load_SB_DFFER_Q_D
.sym 2507 lvds_tx_inst.sent_first_sync_SB_LUT4_I1_O[1]
.sym 2508 lvds_tx_inst.frame_boundary
.sym 2509 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3]
.sym 2510 $PACKER_GND_NET
.sym 2511 io_ctrl_ins.mixer_en_state
.sym 2514 w_tx_fifo_pulled_data[31]
.sym 2518 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 2520 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 2521 lvds_tx_inst.r_tx_state
.sym 2525 smi_ctrl_ins.swe_edge_SB_LUT4_I3_O
.sym 2526 w_rx_fifo_data[23]
.sym 2528 lvds_tx_inst.r_tx_state
.sym 2529 lvds_tx_inst.frame_boundary
.sym 2530 lvds_tx_inst.r_fifo_data[22]
.sym 2532 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 2533 w_tx_fifo_pulled_data[28]
.sym 2534 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 2536 lvds_tx_inst.r_fifo_data[3]
.sym 2538 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 2547 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 2548 w_tx_fifo_pull
.sym 2557 w_smi_data_direction
.sym 2560 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[2]
.sym 2569 $PACKER_VCC_NET
.sym 2570 i_rst_b_SB_LUT4_I3_O
.sym 2572 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 2575 lvds_tx_inst.pending_load_SB_DFFER_Q_D
.sym 2578 lvds_tx_inst.r_tx_state
.sym 2582 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 2583 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 2584 $PACKER_VCC_NET
.sym 2585 lvds_tx_inst.frame_boundary
.sym 2589 $nextpnr_ICESTORM_LC_4$O
.sym 2592 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 2595 lvds_tx_inst.r_phase_count_SB_DFFS_Q_D_SB_LUT4_O_I3[2]
.sym 2597 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 2598 $PACKER_VCC_NET
.sym 2599 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 2601 lvds_tx_inst.r_phase_count_SB_DFFS_Q_D_SB_LUT4_O_I3[3]
.sym 2603 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 2604 $PACKER_VCC_NET
.sym 2605 lvds_tx_inst.r_phase_count_SB_DFFS_Q_D_SB_LUT4_O_I3[2]
.sym 2608 $PACKER_VCC_NET
.sym 2610 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[2]
.sym 2611 lvds_tx_inst.r_phase_count_SB_DFFS_Q_D_SB_LUT4_O_I3[3]
.sym 2614 w_smi_data_direction
.sym 2622 lvds_tx_inst.r_tx_state
.sym 2626 lvds_tx_inst.pending_load_SB_DFFER_Q_D
.sym 2627 lvds_tx_inst.frame_boundary
.sym 2633 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 2637 lvds_clock_buf
.sym 2638 i_rst_b_SB_LUT4_I3_O
.sym 2639 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 2640 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[1]
.sym 2641 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 2642 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1[3]
.sym 2643 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 2644 w_rx_09_fifo_push
.sym 2646 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 2647 rx_fifo.wr_addr[6]
.sym 2652 i_rst_b_SB_LUT4_I3_O
.sym 2655 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 2656 i_rst_b_SB_LUT4_I3_O
.sym 2658 i_rst_b_SB_LUT4_I3_O
.sym 2659 i_button_SB_LUT4_I2_I1[2]
.sym 2661 io_ctrl_ins.rf_pin_state[0]
.sym 2663 w_rx_fifo_full
.sym 2664 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 2665 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[3]
.sym 2669 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 2670 $PACKER_VCC_NET
.sym 2671 lvds_tx_inst.fifo_empty_d2
.sym 2672 w_tx_fifo_pull
.sym 2674 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[1]
.sym 2675 i_rst_b_SB_LUT4_I3_O
.sym 2678 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 2679 i_rst_b_SB_LUT4_I3_O
.sym 2680 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 2692 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 2693 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_13_I3[2]
.sym 2694 w_tx_fsm_state[0]
.sym 2695 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_4_I3[2]
.sym 2696 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[0]
.sym 2700 w_tx_fifo_pulled_data[10]
.sym 2701 w_tx_fsm_state[1]
.sym 2703 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 2709 w_tx_fifo_pulled_data[20]
.sym 2711 lvds_tx_inst.r_fifo_data[11]
.sym 2712 i_rst_b_SB_LUT4_I3_O
.sym 2714 w_tx_fifo_pulled_data[25]
.sym 2715 w_tx_fifo_pulled_data[0]
.sym 2716 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 2717 w_tx_fifo_pulled_data[28]
.sym 2718 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 2719 lvds_tx_inst.frame_boundary
.sym 2721 w_tx_fifo_pulled_data[11]
.sym 2722 lvds_tx_inst.r_fifo_data[25]
.sym 2723 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 2725 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 2726 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 2727 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 2728 w_tx_fifo_pulled_data[20]
.sym 2731 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_4_I3[2]
.sym 2732 w_tx_fsm_state[0]
.sym 2734 w_tx_fsm_state[1]
.sym 2737 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 2738 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 2739 w_tx_fifo_pulled_data[28]
.sym 2740 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 2743 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 2744 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 2745 lvds_tx_inst.r_fifo_data[11]
.sym 2746 w_tx_fifo_pulled_data[11]
.sym 2749 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[0]
.sym 2750 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 2751 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 2752 w_tx_fifo_pulled_data[0]
.sym 2755 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_13_I3[2]
.sym 2756 w_tx_fsm_state[0]
.sym 2758 w_tx_fsm_state[1]
.sym 2761 w_tx_fifo_pulled_data[25]
.sym 2762 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 2763 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 2764 lvds_tx_inst.r_fifo_data[25]
.sym 2767 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 2768 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 2769 w_tx_fifo_pulled_data[10]
.sym 2770 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 2771 lvds_tx_inst.frame_boundary
.sym 2772 lvds_clock_buf
.sym 2773 i_rst_b_SB_LUT4_I3_O
.sym 2774 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 2776 w_tx_data_smi[2]
.sym 2777 w_tx_data_smi[4]
.sym 2778 w_tx_data_smi[1]
.sym 2779 w_rx_fifo_data[11]
.sym 2780 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 2781 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[3]
.sym 2787 w_tx_fsm_state[1]
.sym 2788 w_tx_fsm_state[1]
.sym 2790 lvds_tx_inst.r_fifo_data[26]
.sym 2791 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_4_I3[2]
.sym 2792 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 2793 lvds_rx_09_inst.r_sync_input_SB_LUT4_I2_I3[1]
.sym 2796 lvds_tx_inst.r_fifo_data[30]
.sym 2797 io_pmod_in[3]$SB_IO_IN
.sym 2799 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1[1]
.sym 2800 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1[3]
.sym 2801 w_tx_fifo_pull
.sym 2803 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 2804 w_rx_09_fifo_push
.sym 2805 lvds_tx_inst.frame_boundary
.sym 2807 i_rst_b_SB_LUT4_I3_O
.sym 2808 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 2811 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 2812 io_pmod_in[3]$SB_IO_IN
.sym 2815 w_lvds_tx_d0
.sym 2827 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 2829 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 2831 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[0]
.sym 2832 lvds_tx_inst.r_fifo_data[17]
.sym 2833 lvds_tx_inst.r_fifo_data[25]
.sym 2834 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 2835 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 2836 lvds_tx_inst.r_fifo_data[26]
.sym 2838 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 2839 w_rx_sync_09
.sym 2840 i_rst_b_SB_LUT4_I3_O
.sym 2841 w_lvds_tx_d0
.sym 2842 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 2843 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 2845 lvds_tx_inst.r_fifo_data[18]
.sym 2846 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 2847 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[1]
.sym 2848 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 2849 io_pmod_in[3]$SB_IO_IN
.sym 2850 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[3]
.sym 2853 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[2]
.sym 2854 lvds_rx_09_inst.r_sync_input_SB_DFFER_Q_E
.sym 2855 w_rx_sync_type_09
.sym 2856 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 2857 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 2858 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[3]
.sym 2861 w_lvds_tx_d0
.sym 2866 w_rx_sync_type_09
.sym 2868 w_rx_sync_09
.sym 2869 io_pmod_in[3]$SB_IO_IN
.sym 2872 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[0]
.sym 2873 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 2874 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[1]
.sym 2875 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[3]
.sym 2878 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[2]
.sym 2879 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 2880 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 2881 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 2884 lvds_tx_inst.r_fifo_data[18]
.sym 2885 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 2886 lvds_tx_inst.r_fifo_data[26]
.sym 2887 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 2890 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 2891 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 2892 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 2893 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 2896 lvds_tx_inst.r_fifo_data[25]
.sym 2897 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 2898 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[3]
.sym 2899 lvds_tx_inst.r_fifo_data[17]
.sym 2902 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 2903 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 2904 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 2905 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 2906 lvds_rx_09_inst.r_sync_input_SB_DFFER_Q_E
.sym 2907 lvds_clock_buf
.sym 2908 i_rst_b_SB_LUT4_I3_O
.sym 2909 lvds_tx_inst.r_fifo_data[19]
.sym 2910 lvds_tx_inst.r_fifo_data[27]
.sym 2911 lvds_tx_inst.r_fifo_data[18]
.sym 2912 lvds_rx_09_inst.r_sync_input_SB_DFFER_Q_E
.sym 2913 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 2914 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 2915 lvds_tx_inst.r_fifo_data[9]
.sym 2916 lvds_tx_inst.r_fifo_data[1]
.sym 2921 iq_tx_p_D_OUT_1
.sym 2922 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 2924 w_tx_data_smi[4]
.sym 2926 tx_fifo.wr_addr[4]
.sym 2928 w_rx_24_fifo_data[11]
.sym 2930 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 2931 lvds_tx_inst.r_tx_state_q
.sym 2932 w_tx_data_smi[2]
.sym 2934 w_tx_fifo_pull
.sym 2935 w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.sym 2936 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 2937 channel
.sym 2940 tx_fifo.rd_addr[5]
.sym 2941 w_rx_fifo_full
.sym 2944 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 2945 tx_fifo.empty_o_SB_LUT4_O_I3
.sym 2946 lvds_tx_inst.tx_state_d1
.sym 2948 w_tx_fifo_pulled_data[10]
.sym 2964 tx_fifo.empty_o_SB_LUT4_O_I3
.sym 2965 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1[2]
.sym 2966 i_rst_b_SB_LUT4_I3_O
.sym 2971 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 2972 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 2973 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 2975 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[0]
.sym 2976 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 2977 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 2978 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 2979 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[2]
.sym 2980 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[1]
.sym 2982 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 2983 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1[1]
.sym 2984 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1[3]
.sym 2988 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 2991 lvds_tx_inst.fifo_empty_d1
.sym 2992 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 2995 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 2996 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 2997 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 2998 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 3007 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 3008 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 3009 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 3010 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 3013 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[2]
.sym 3014 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[0]
.sym 3016 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[1]
.sym 3021 lvds_tx_inst.fifo_empty_d1
.sym 3026 tx_fifo.empty_o_SB_LUT4_O_I3
.sym 3031 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 3032 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1[2]
.sym 3033 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1[3]
.sym 3034 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1[1]
.sym 3042 lvds_clock_buf
.sym 3043 i_rst_b_SB_LUT4_I3_O
.sym 3044 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 3045 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 3046 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 3047 w_rx_fifo_push
.sym 3049 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 3050 tx_fifo.rd_addr[6]
.sym 3051 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 3052 channel
.sym 3055 channel
.sym 3059 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 3061 w_tx_fifo_pull
.sym 3063 tx_fifo.rd_addr[4]
.sym 3064 w_lvds_tx_d1
.sym 3066 lvds_tx_inst.fifo_empty_d2
.sym 3067 w_tx_fifo_pull
.sym 3068 tx_fifo.rd_addr[4]
.sym 3069 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 3072 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 3074 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 3076 tx_fifo.wr_addr[8]
.sym 3077 channel
.sym 3078 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 3079 lvds_tx_inst.r_tx_state
.sym 3080 r_counter
.sym 3084 tx_fifo.rd_addr[4]
.sym 3103 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 3107 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 3108 w_lvds_tx_d1
.sym 3110 i_rst_b_SB_LUT4_I3_O
.sym 3116 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 3118 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 3122 tx_fifo.rd_addr[5]
.sym 3124 tx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 3125 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 3127 tx_fifo.rd_addr[6]
.sym 3132 w_lvds_tx_d1
.sym 3138 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 3143 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 3144 tx_fifo.rd_addr[5]
.sym 3145 tx_fifo.rd_addr[6]
.sym 3150 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 3155 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 3160 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 3161 tx_fifo.rd_addr[5]
.sym 3162 tx_fifo.rd_addr[6]
.sym 3168 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 3176 tx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 3177 lvds_clock_buf
.sym 3178 i_rst_b_SB_LUT4_I3_O
.sym 3180 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 3181 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 3182 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 3183 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 3184 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 3185 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 3186 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 3187 $PACKER_VCC_NET
.sym 3192 w_rx_24_fifo_push
.sym 3194 w_rx_fifo_push
.sym 3195 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 3197 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 3199 tx_fifo.wr_addr[2]
.sym 3200 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 3202 i_rst_b_SB_LUT4_I3_O
.sym 3203 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 3204 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 3205 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 3206 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 3208 tx_fifo.rd_addr[9]
.sym 3209 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 3210 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 3211 tx_fifo.rd_addr[6]
.sym 3212 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 3213 w_tx_fifo_pull
.sym 3214 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 3215 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 3218 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 3222 tx_fifo.wr_addr_gray_rd[7]
.sym 3223 w_rx_data[0]
.sym 3224 i_rst_b_SB_LUT4_I3_O
.sym 3232 tx_fifo.wr_addr_gray_rd_r[6]
.sym 3234 smi_ctrl_ins.r_channel_SB_DFFER_Q_E
.sym 3235 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3236 tx_fifo.empty_o_SB_LUT4_O_I3
.sym 3237 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 3238 tx_fifo.rd_addr[6]
.sym 3239 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 3240 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 3241 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 3242 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 3243 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 3244 tx_fifo.rd_addr[9]
.sym 3245 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 3246 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 3247 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 3248 w_lvds_rx_09_d0
.sym 3249 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 3251 w_tx_fifo_pull
.sym 3252 w_rx_data[0]
.sym 3253 w_lvds_rx_09_d1
.sym 3254 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 3255 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 3257 r_counter
.sym 3259 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 3261 i_rst_b_SB_LUT4_I3_O
.sym 3262 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 3263 tx_fifo.wr_addr_gray_rd_r[9]
.sym 3265 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 3266 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 3267 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 3268 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 3271 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3272 w_lvds_rx_09_d0
.sym 3273 w_lvds_rx_09_d1
.sym 3279 w_rx_data[0]
.sym 3284 tx_fifo.wr_addr_gray_rd_r[6]
.sym 3286 tx_fifo.rd_addr[6]
.sym 3289 tx_fifo.wr_addr_gray_rd_r[6]
.sym 3290 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 3292 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 3295 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 3296 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 3297 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 3298 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 3301 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 3302 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 3303 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 3304 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 3307 w_tx_fifo_pull
.sym 3308 tx_fifo.empty_o_SB_LUT4_O_I3
.sym 3309 tx_fifo.rd_addr[9]
.sym 3310 tx_fifo.wr_addr_gray_rd_r[9]
.sym 3311 smi_ctrl_ins.r_channel_SB_DFFER_Q_E
.sym 3312 r_counter
.sym 3313 i_rst_b_SB_LUT4_I3_O
.sym 3314 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 3315 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 3316 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 3317 tx_fifo.wr_addr_gray_rd[9]
.sym 3318 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 3319 tx_fifo.wr_addr_gray_rd[2]
.sym 3320 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 3321 tx_fifo.wr_addr_gray_rd_r[9]
.sym 3326 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 3327 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 3329 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3330 w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.sym 3331 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 3332 channel
.sym 3337 tx_wr_data[3]
.sym 3340 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 3342 w_tx_fifo_pull
.sym 3343 i_rst_b_SB_LUT4_I3_O
.sym 3346 tx_fifo.wr_addr[5]
.sym 3350 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 3352 tx_fifo.wr_addr_gray_rd[3]
.sym 3356 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 3358 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 3368 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[3]
.sym 3370 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 3371 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 3372 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 3373 tx_fifo.wr_addr_gray_rd[6]
.sym 3374 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 3378 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 3379 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 3381 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 3382 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 3383 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 3387 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 3388 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 3389 tx_fifo.wr_addr_gray_rd[3]
.sym 3393 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 3395 tx_fifo.wr_addr_gray_rd_r[3]
.sym 3396 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 3397 tx_fifo.wr_addr_gray_rd[7]
.sym 3402 tx_fifo.wr_addr_gray_rd[6]
.sym 3406 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 3408 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 3412 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 3413 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 3418 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 3419 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 3420 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 3421 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 3424 tx_fifo.wr_addr_gray_rd[3]
.sym 3430 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 3431 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 3432 tx_fifo.wr_addr_gray_rd_r[3]
.sym 3439 tx_fifo.wr_addr_gray_rd[7]
.sym 3442 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[3]
.sym 3443 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 3444 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 3445 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 3447 lvds_clock_buf
.sym 3449 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[1]
.sym 3451 tx_fifo.rd_addr_gray[3]
.sym 3453 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 3454 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 3458 lvds_tx_inst.r_tx_state
.sym 3461 tx_fifo.wr_addr[4]
.sym 3463 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 3465 w_tx_fifo_pulled_data[10]
.sym 3466 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 3469 lvds_tx_inst.tx_state_d1
.sym 3470 tx_fifo.wr_addr[7]
.sym 3473 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 3474 w_tx_fifo_pull
.sym 3475 tx_fifo.rd_addr_gray_wr_r[3]
.sym 3476 tx_fifo.rd_addr[5]
.sym 3481 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 3482 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 3484 tx_fifo.wr_addr_gray[2]
.sym 3502 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[2]
.sym 3503 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 3504 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 3505 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 3506 tx_fifo.rd_addr_gray_wr[3]
.sym 3508 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 3510 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 3511 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 3512 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 3513 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[3]
.sym 3514 tx_fifo.wr_addr_gray_rd_r[3]
.sym 3515 tx_fifo.rd_addr[4]
.sym 3516 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 3518 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 3520 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 3526 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[1]
.sym 3527 r_counter
.sym 3528 tx_fifo.rd_addr_gray[3]
.sym 3530 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[0]
.sym 3535 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 3538 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 3541 tx_fifo.wr_addr_gray_rd_r[3]
.sym 3542 tx_fifo.rd_addr[4]
.sym 3543 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 3548 tx_fifo.rd_addr_gray[3]
.sym 3559 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 3560 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 3561 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 3562 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 3566 tx_fifo.rd_addr_gray_wr[3]
.sym 3571 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[3]
.sym 3572 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[1]
.sym 3573 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[2]
.sym 3574 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[0]
.sym 3577 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 3578 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 3580 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 3582 r_counter
.sym 3584 tx_fifo.wr_addr_gray[7]
.sym 3586 tx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 3588 tx_fifo.wr_addr_gray[4]
.sym 3589 tx_fifo.wr_addr_gray[1]
.sym 3590 tx_fifo.wr_addr_gray[3]
.sym 3598 tx_fifo.rd_addr_gray_wr_r[3]
.sym 3601 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 3602 tx_fifo.rd_addr_gray_wr[3]
.sym 3603 tx_fifo.rd_addr[4]
.sym 3606 r_counter
.sym 3616 tx_fifo.wr_addr[8]
.sym 3625 r_counter
.sym 3637 tx_fifo.wr_addr_gray_rd[5]
.sym 3645 tx_fifo.wr_addr_gray[8]
.sym 3648 tx_fifo.wr_addr_gray[5]
.sym 3653 tx_fifo.wr_addr_gray[7]
.sym 3655 tx_fifo.wr_addr_gray_rd[8]
.sym 3657 tx_fifo.wr_addr_gray_rd[4]
.sym 3665 tx_fifo.wr_addr_gray[4]
.sym 3667 tx_fifo.wr_addr_gray[3]
.sym 3672 tx_fifo.wr_addr_gray[5]
.sym 3677 tx_fifo.wr_addr_gray_rd[5]
.sym 3683 tx_fifo.wr_addr_gray[8]
.sym 3689 tx_fifo.wr_addr_gray[7]
.sym 3695 tx_fifo.wr_addr_gray[4]
.sym 3701 tx_fifo.wr_addr_gray_rd[8]
.sym 3706 tx_fifo.wr_addr_gray_rd[4]
.sym 3712 tx_fifo.wr_addr_gray[3]
.sym 3717 lvds_clock_buf
.sym 3721 tx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 3723 i_rst_b_SB_LUT4_I3_O
.sym 3724 tx_fifo.wr_addr_gray[2]
.sym 3732 i_rst_b_SB_LUT4_I3_O
.sym 3734 tx_fifo.wr_addr[8]
.sym 3736 tx_fifo.wr_addr_gray[5]
.sym 3739 tx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 3740 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 3741 tx_fifo.wr_addr_gray[8]
.sym 3742 w_rx_data[0]
.sym 3743 tx_fifo.rd_addr[9]
.sym 3746 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 3749 w_tx_fifo_pull
.sym 3750 tx_fifo.rd_addr_gray_wr_r[6]
.sym 3751 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 3752 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 3754 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 3773 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 3774 tx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 3781 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 3787 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 3789 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 3792 i_rst_b_SB_LUT4_I3_O
.sym 3818 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 3824 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 3826 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 3849 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 3851 tx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 3852 lvds_clock_buf
.sym 3853 i_rst_b_SB_LUT4_I3_O
.sym 3855 tx_fifo.rd_addr_gray[2]
.sym 3856 tx_fifo.rd_addr_gray[1]
.sym 3857 tx_fifo.rd_addr_gray[0]
.sym 3858 tx_fifo.rd_addr_gray[5]
.sym 3859 tx_fifo.rd_addr_gray[8]
.sym 3860 tx_fifo.rd_addr[9]
.sym 3863 w_tx_fifo_pulled_data[15]
.sym 3871 tx_wr_data[21]
.sym 3878 tx_fifo.rd_addr_gray_wr_r[2]
.sym 3879 i_rst_b_SB_LUT4_I3_O
.sym 3909 tx_fifo.rd_addr_gray[7]
.sym 3910 tx_fifo.rd_addr_gray[6]
.sym 3914 tx_fifo.rd_addr_gray[4]
.sym 3916 r_counter
.sym 3917 tx_fifo.rd_addr_gray_wr[6]
.sym 3932 tx_fifo.rd_addr_gray[2]
.sym 3935 tx_fifo.rd_addr_gray_wr[4]
.sym 3940 tx_fifo.rd_addr_gray[2]
.sym 3946 tx_fifo.rd_addr_gray_wr[6]
.sym 3955 tx_fifo.rd_addr_gray[6]
.sym 3961 tx_fifo.rd_addr_gray[7]
.sym 3965 tx_fifo.rd_addr_gray[4]
.sym 3979 tx_fifo.rd_addr_gray_wr[4]
.sym 3987 r_counter
.sym 3989 tx_fifo.rd_addr_gray_wr[9]
.sym 3992 tx_fifo.rd_addr_gray_wr[1]
.sym 3993 tx_fifo.rd_addr_gray_wr[0]
.sym 3995 tx_fifo.rd_addr_gray_wr_r[2]
.sym 3996 tx_fifo.rd_addr_gray_wr[8]
.sym 4005 tx_fifo.rd_addr_gray_wr_r[6]
.sym 4009 tx_fifo.rd_addr_gray_wr[7]
.sym 4011 tx_wr_data[14]
.sym 4022 tx_fifo.rd_addr_gray_wr_r[4]
.sym 4042 r_counter
.sym 4046 tx_fifo.rd_addr_gray[5]
.sym 4108 tx_fifo.rd_addr_gray[5]
.sym 4122 r_counter
.sym 4141 w_tx_fifo_pulled_data[31]
.sym 4145 tx_fifo.rd_addr_gray_wr_r[2]
.sym 4146 tx_fifo.rd_addr_gray_wr[5]
.sym 4147 r_counter
.sym 4149 tx_fifo.rd_addr_gray_wr[8]
.sym 4150 r_counter
.sym 4151 tx_fifo.rd_addr_gray_wr[9]
.sym 4154 r_counter
.sym 4238 w_rx_fifo_pulled_data[8]
.sym 4242 w_rx_fifo_pulled_data[10]
.sym 4247 w_tx_fsm_state[1]
.sym 4252 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 4253 lvds_tx_inst.frame_boundary
.sym 4258 tx_wr_data[8]
.sym 4267 i_rst_b_SB_LUT4_I3_O
.sym 4279 smi_ctrl_ins.d_q3[5]
.sym 4282 smi_ctrl_ins.d_q3[1]
.sym 4283 smi_ctrl_ins.d_q3[0]
.sym 4290 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 4292 smi_ctrl_ins.d_q3[4]
.sym 4304 r_counter
.sym 4320 smi_ctrl_ins.d_q3[1]
.sym 4324 smi_ctrl_ins.d_q3[4]
.sym 4333 smi_ctrl_ins.d_q3[0]
.sym 4355 smi_ctrl_ins.d_q3[5]
.sym 4358 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 4359 r_counter
.sym 4366 w_rx_fifo_pulled_data[9]
.sym 4370 w_rx_fifo_pulled_data[11]
.sym 4373 smi_ctrl_ins.d_q3[5]
.sym 4378 rx_fifo.wr_addr[8]
.sym 4380 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 4381 rx_fifo.wr_addr[3]
.sym 4382 rx_fifo.wr_addr[2]
.sym 4384 rx_fifo.wr_addr[6]
.sym 4385 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_6_I3[1]
.sym 4386 w_rx_fifo_pulled_data[8]
.sym 4388 rx_fifo.wr_addr[0]
.sym 4396 smi_ctrl_ins.d_byte[5]
.sym 4400 smi_ctrl_ins.d_byte[1]
.sym 4405 smi_ctrl_ins.d_byte[0]
.sym 4408 w_rx_fifo_data[11]
.sym 4414 smi_ctrl_ins.d_byte[0]
.sym 4415 w_tx_fsm_state[0]
.sym 4418 smi_ctrl_ins.d_byte[1]
.sym 4419 w_rx_fifo_data[22]
.sym 4420 w_tx_fsm_state[0]
.sym 4422 tx_wr_data[6]
.sym 4425 r_counter
.sym 4426 lvds_tx_inst.r_fifo_data[13]
.sym 4427 tx_wr_data[11]
.sym 4429 tx_wr_data[5]
.sym 4431 smi_ctrl_ins.d_byte[5]
.sym 4434 smi_ctrl_ins.d_byte[0]
.sym 4446 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_16_I3[2]
.sym 4453 lvds_tx_inst.frame_boundary
.sym 4456 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_26_I3[2]
.sym 4459 w_tx_fsm_state[1]
.sym 4462 i_rst_b_SB_LUT4_I3_O
.sym 4471 w_tx_fsm_state[0]
.sym 4512 w_tx_fsm_state[1]
.sym 4513 w_tx_fsm_state[0]
.sym 4514 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_26_I3[2]
.sym 4518 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_16_I3[2]
.sym 4519 w_tx_fsm_state[1]
.sym 4520 w_tx_fsm_state[0]
.sym 4521 lvds_tx_inst.frame_boundary
.sym 4522 lvds_clock_buf
.sym 4523 i_rst_b_SB_LUT4_I3_O
.sym 4525 w_rx_fifo_pulled_data[20]
.sym 4529 w_rx_fifo_pulled_data[22]
.sym 4533 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 4537 smi_ctrl_ins.d_q3[0]
.sym 4540 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 4541 smi_ctrl_ins.d_q3[4]
.sym 4542 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 4547 w_rx_fifo_data[9]
.sym 4550 w_rx_fifo_push
.sym 4551 lvds_tx_inst.r_fifo_data[23]
.sym 4553 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 4556 lvds_tx_inst.frame_boundary
.sym 4557 rx_fifo.rd_addr[3]
.sym 4558 rx_fifo.wr_addr[5]
.sym 4559 w_rx_fifo_push
.sym 4566 w_tx_fifo_pulled_data[31]
.sym 4567 smi_ctrl_ins.swe_edge_SB_LUT4_I3_O
.sym 4568 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 4569 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 4570 w_tx_fifo_pulled_data[12]
.sym 4571 smi_ctrl_ins.frame_sr[19]
.sym 4572 lvds_tx_inst.r_fifo_data[13]
.sym 4574 w_tx_fifo_pulled_data[13]
.sym 4575 lvds_tx_inst.r_fifo_data[31]
.sym 4577 smi_ctrl_ins.d_byte[4]
.sym 4579 lvds_tx_inst.r_fifo_data[3]
.sym 4583 smi_ctrl_ins.frame_sr[16]
.sym 4585 i_rst_b_SB_LUT4_I3_O
.sym 4586 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 4590 r_counter
.sym 4592 w_tx_fifo_pulled_data[3]
.sym 4594 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 4596 smi_ctrl_ins.d_byte[5]
.sym 4598 smi_ctrl_ins.frame_sr[16]
.sym 4605 smi_ctrl_ins.frame_sr[19]
.sym 4611 smi_ctrl_ins.d_byte[4]
.sym 4616 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 4617 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 4618 w_tx_fifo_pulled_data[12]
.sym 4619 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 4622 w_tx_fifo_pulled_data[13]
.sym 4623 lvds_tx_inst.r_fifo_data[13]
.sym 4624 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 4625 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 4628 lvds_tx_inst.r_fifo_data[31]
.sym 4629 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 4630 w_tx_fifo_pulled_data[31]
.sym 4631 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 4634 w_tx_fifo_pulled_data[3]
.sym 4635 lvds_tx_inst.r_fifo_data[3]
.sym 4636 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 4637 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 4643 smi_ctrl_ins.d_byte[5]
.sym 4644 smi_ctrl_ins.swe_edge_SB_LUT4_I3_O
.sym 4645 r_counter
.sym 4646 i_rst_b_SB_LUT4_I3_O
.sym 4648 w_rx_fifo_pulled_data[21]
.sym 4652 w_rx_fifo_pulled_data[23]
.sym 4661 smi_ctrl_ins.frame_sr[20]
.sym 4662 rx_fifo.wr_addr[8]
.sym 4663 rx_fifo.wr_addr[2]
.sym 4665 rx_fifo.wr_addr[6]
.sym 4666 w_tx_fifo_pulled_data[12]
.sym 4667 smi_ctrl_ins.frame_sr[17]
.sym 4668 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 4671 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 4673 rx_fifo.rd_addr[0]
.sym 4675 tx_wr_data[2]
.sym 4676 lvds_tx_inst.sent_first_sync
.sym 4677 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 4678 w_tx_fifo_pulled_data[3]
.sym 4679 tx_wr_data[22]
.sym 4680 rx_fifo.rd_addr[8]
.sym 4681 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 4682 lvds_tx_inst.r_fifo_data[24]
.sym 4688 smi_ctrl_ins.d_byte[1]
.sym 4689 lvds_tx_inst.fifo_empty_d2
.sym 4690 smi_ctrl_ins.swe_edge_SB_LUT4_I3_O
.sym 4691 smi_ctrl_ins.d_byte[0]
.sym 4693 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 4694 lvds_tx_inst.r_tx_state
.sym 4696 w_tx_fsm_state[0]
.sym 4697 r_counter
.sym 4698 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 4699 lvds_tx_inst.r_fifo_data[16]
.sym 4700 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 4701 i_rst_b_SB_LUT4_I3_O
.sym 4702 lvds_tx_inst.r_fifo_data[5]
.sym 4703 lvds_tx_inst.r_fifo_data[13]
.sym 4706 lvds_tx_inst.r_fifo_data[31]
.sym 4709 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 4711 lvds_tx_inst.r_fifo_data[23]
.sym 4713 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 4714 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 4715 w_tx_fifo_pulled_data[16]
.sym 4717 w_tx_fsm_state[1]
.sym 4718 smi_ctrl_ins.frame_sr[12]
.sym 4719 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 4724 smi_ctrl_ins.frame_sr[12]
.sym 4727 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 4728 lvds_tx_inst.r_fifo_data[16]
.sym 4729 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 4730 w_tx_fifo_pulled_data[16]
.sym 4736 smi_ctrl_ins.d_byte[0]
.sym 4739 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 4740 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 4741 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 4742 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 4745 lvds_tx_inst.r_tx_state
.sym 4746 lvds_tx_inst.fifo_empty_d2
.sym 4747 w_tx_fsm_state[1]
.sym 4748 w_tx_fsm_state[0]
.sym 4751 lvds_tx_inst.r_fifo_data[5]
.sym 4752 lvds_tx_inst.r_fifo_data[13]
.sym 4753 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 4759 smi_ctrl_ins.d_byte[1]
.sym 4763 lvds_tx_inst.r_fifo_data[23]
.sym 4764 lvds_tx_inst.r_fifo_data[31]
.sym 4765 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 4766 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 4767 smi_ctrl_ins.swe_edge_SB_LUT4_I3_O
.sym 4768 r_counter
.sym 4769 i_rst_b_SB_LUT4_I3_O
.sym 4771 w_rx_fifo_pulled_data[12]
.sym 4775 w_rx_fifo_pulled_data[14]
.sym 4782 rx_fifo.rd_addr[3]
.sym 4787 smi_ctrl_ins.d_byte[0]
.sym 4788 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 4790 rx_fifo.rd_addr[8]
.sym 4791 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 4793 r_counter
.sym 4794 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 4795 tx_wr_data[1]
.sym 4797 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 4798 w_tx_fifo_pulled_data[8]
.sym 4799 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 4800 io_ctrl_ins.mixer_en_state
.sym 4801 w_tx_fifo_pulled_data[16]
.sym 4802 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 4804 w_rx_fifo_data[11]
.sym 4805 w_tx_fifo_pulled_data[6]
.sym 4812 w_tx_fsm_state[0]
.sym 4813 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 4814 i_button_SB_LUT4_I2_I1[2]
.sym 4815 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 4817 w_tx_fifo_pulled_data[17]
.sym 4818 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 4820 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 4821 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 4822 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[2]
.sym 4823 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 4824 io_ctrl_ins.rf_pin_state[0]
.sym 4825 lvds_tx_inst.sent_first_sync_SB_LUT4_I1_I0[0]
.sym 4826 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4827 r_counter
.sym 4828 lvds_tx_inst.r_tx_state
.sym 4829 w_tx_fsm_state[1]
.sym 4830 lvds_tx_inst.r_fifo_data[16]
.sym 4832 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 4833 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[3]
.sym 4836 lvds_tx_inst.sent_first_sync
.sym 4837 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 4838 lvds_tx_inst.sent_first_sync_SB_LUT4_I1_O[1]
.sym 4839 lvds_tx_inst.fifo_empty_d2
.sym 4840 lvds_tx_inst.r_fifo_data[17]
.sym 4841 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 4842 lvds_tx_inst.r_fifo_data[24]
.sym 4844 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 4845 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 4846 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4847 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 4850 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 4851 lvds_tx_inst.r_fifo_data[17]
.sym 4852 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 4853 w_tx_fifo_pulled_data[17]
.sym 4857 lvds_tx_inst.r_tx_state
.sym 4858 lvds_tx_inst.sent_first_sync_SB_LUT4_I1_O[1]
.sym 4859 lvds_tx_inst.fifo_empty_d2
.sym 4862 lvds_tx_inst.sent_first_sync_SB_LUT4_I1_I0[0]
.sym 4863 w_tx_fsm_state[1]
.sym 4864 w_tx_fsm_state[0]
.sym 4865 lvds_tx_inst.sent_first_sync
.sym 4868 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[3]
.sym 4870 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[2]
.sym 4871 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 4874 lvds_tx_inst.r_fifo_data[16]
.sym 4875 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[3]
.sym 4876 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 4877 lvds_tx_inst.r_fifo_data[24]
.sym 4886 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 4887 io_ctrl_ins.rf_pin_state[0]
.sym 4888 i_button_SB_LUT4_I2_I1[2]
.sym 4889 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 4890 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 4891 r_counter
.sym 4894 w_rx_fifo_pulled_data[13]
.sym 4898 w_rx_fifo_pulled_data[15]
.sym 4901 i_rst_b_SB_LUT4_I3_O
.sym 4902 rx_fifo.wr_addr[4]
.sym 4904 i_rst_b_SB_LUT4_I3_O
.sym 4905 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1[1]
.sym 4907 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 4908 w_tx_fifo_full
.sym 4909 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 4911 w_tx_fifo_pulled_data[29]
.sym 4913 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 4914 w_rx_09_fifo_data[10]
.sym 4915 lvds_tx_inst.frame_boundary
.sym 4916 rx_fifo.wr_addr[0]
.sym 4917 r_counter
.sym 4918 w_tx_fifo_pulled_data[27]
.sym 4919 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 4920 tx_wr_data[6]
.sym 4921 r_counter
.sym 4922 lvds_tx_inst.frame_boundary
.sym 4923 w_tx_fifo_full
.sym 4924 tx_wr_data[11]
.sym 4925 w_tx_fifo_pulled_data[19]
.sym 4926 tx_wr_data[5]
.sym 4927 tx_wr_data[7]
.sym 4928 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 4934 lvds_rx_09_inst.r_sync_input_SB_LUT4_I2_I3[1]
.sym 4936 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 4938 i_rst_b_SB_LUT4_I3_O
.sym 4939 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3]
.sym 4940 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 4941 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 4942 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 4944 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 4945 lvds_tx_inst.r_fifo_data[11]
.sym 4946 lvds_tx_inst.r_fifo_data[3]
.sym 4947 lvds_tx_inst.r_fifo_data[30]
.sym 4948 lvds_tx_inst.r_fifo_data[22]
.sym 4950 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 4951 w_rx_fifo_full
.sym 4952 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 4954 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2]
.sym 4957 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 4959 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 4960 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 4961 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[2]
.sym 4962 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 4965 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 4967 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 4969 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 4973 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3]
.sym 4974 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 4975 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 4976 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2]
.sym 4979 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 4980 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 4981 lvds_tx_inst.r_fifo_data[11]
.sym 4982 lvds_tx_inst.r_fifo_data[3]
.sym 4985 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 4986 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 4987 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 4988 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[2]
.sym 4991 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 4992 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 4993 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 4994 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 4997 w_rx_fifo_full
.sym 4998 lvds_rx_09_inst.r_sync_input_SB_LUT4_I2_I3[1]
.sym 5009 lvds_tx_inst.r_fifo_data[22]
.sym 5010 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 5011 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 5012 lvds_tx_inst.r_fifo_data[30]
.sym 5013 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 5014 lvds_clock_buf
.sym 5015 i_rst_b_SB_LUT4_I3_O
.sym 5017 w_tx_fifo_pulled_data[4]
.sym 5021 w_tx_fifo_pulled_data[6]
.sym 5025 w_tx_fsm_state[1]
.sym 5028 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 5030 channel
.sym 5031 w_tx_fsm_state[0]
.sym 5032 w_rx_fifo_full
.sym 5033 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 5034 i_rst_b_SB_LUT4_I3_O
.sym 5035 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 5039 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 5040 r_counter
.sym 5041 lvds_tx_inst.frame_boundary
.sym 5042 tx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 5044 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 5045 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 5046 w_rx_fifo_push
.sym 5049 rx_fifo.rd_addr[3]
.sym 5051 w_tx_fifo_pulled_data[9]
.sym 5057 w_rx_24_fifo_data[11]
.sym 5058 lvds_tx_inst.r_fifo_data[27]
.sym 5060 w_rx_09_fifo_data[11]
.sym 5062 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 5063 lvds_tx_inst.r_fifo_data[9]
.sym 5064 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 5065 lvds_tx_inst.r_fifo_data[19]
.sym 5066 r_counter
.sym 5068 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 5070 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 5071 w_smi_data_direction
.sym 5072 lvds_tx_inst.r_fifo_data[1]
.sym 5076 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 5080 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[3]
.sym 5081 channel
.sym 5083 w_tx_fifo_full
.sym 5084 smi_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 5086 i_rst_b_SB_LUT4_I3_O
.sym 5091 lvds_tx_inst.r_fifo_data[27]
.sym 5092 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 5093 lvds_tx_inst.r_fifo_data[19]
.sym 5103 channel
.sym 5105 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 5108 w_smi_data_direction
.sym 5110 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 5115 w_tx_fifo_full
.sym 5117 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 5120 w_rx_09_fifo_data[11]
.sym 5121 w_rx_24_fifo_data[11]
.sym 5122 channel
.sym 5126 lvds_tx_inst.r_fifo_data[9]
.sym 5127 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[3]
.sym 5128 lvds_tx_inst.r_fifo_data[1]
.sym 5129 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 5134 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 5135 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 5136 smi_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 5137 r_counter
.sym 5138 i_rst_b_SB_LUT4_I3_O
.sym 5140 w_tx_fifo_pulled_data[5]
.sym 5144 w_tx_fifo_pulled_data[7]
.sym 5147 w_rx_09_fifo_data[0]
.sym 5150 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 5151 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 5152 tx_fifo.rd_addr[4]
.sym 5153 lvds_tx_inst.r_fifo_data[22]
.sym 5154 w_tx_fifo_pulled_data[28]
.sym 5155 tx_fifo.wr_addr[5]
.sym 5156 w_rx_09_fifo_data[11]
.sym 5158 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 5159 lvds_tx_inst.frame_boundary
.sym 5161 channel
.sym 5162 tx_fifo.wr_addr[8]
.sym 5164 tx_fifo.rd_addr[6]
.sym 5165 w_tx_fifo_pulled_data[20]
.sym 5166 w_tx_fifo_pulled_data[1]
.sym 5167 w_tx_fifo_pulled_data[11]
.sym 5168 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 5169 w_tx_fifo_pulled_data[0]
.sym 5171 tx_wr_data[22]
.sym 5172 tx_wr_data[2]
.sym 5174 w_tx_fifo_pulled_data[3]
.sym 5180 lvds_tx_inst.r_fifo_data[19]
.sym 5182 w_tx_fifo_pulled_data[1]
.sym 5185 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 5187 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 5188 w_tx_fifo_pulled_data[27]
.sym 5189 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 5190 lvds_tx_inst.r_fifo_data[18]
.sym 5191 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 5193 i_rst_b_SB_LUT4_I3_O
.sym 5194 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 5196 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 5197 w_tx_fifo_pulled_data[19]
.sym 5199 w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.sym 5200 w_tx_fifo_pulled_data[18]
.sym 5201 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 5203 lvds_tx_inst.r_fifo_data[1]
.sym 5204 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 5205 lvds_tx_inst.r_fifo_data[27]
.sym 5207 lvds_tx_inst.frame_boundary
.sym 5209 w_tx_fifo_pulled_data[2]
.sym 5210 lvds_tx_inst.r_fifo_data[9]
.sym 5211 w_tx_fifo_pulled_data[9]
.sym 5213 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 5214 w_tx_fifo_pulled_data[19]
.sym 5215 lvds_tx_inst.r_fifo_data[19]
.sym 5216 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 5219 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 5220 lvds_tx_inst.r_fifo_data[27]
.sym 5221 w_tx_fifo_pulled_data[27]
.sym 5222 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 5225 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 5226 lvds_tx_inst.r_fifo_data[18]
.sym 5227 w_tx_fifo_pulled_data[18]
.sym 5228 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 5231 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 5233 w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.sym 5237 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 5238 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 5239 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 5240 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 5243 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 5244 w_tx_fifo_pulled_data[2]
.sym 5245 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 5246 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 5249 w_tx_fifo_pulled_data[9]
.sym 5250 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 5251 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 5252 lvds_tx_inst.r_fifo_data[9]
.sym 5255 lvds_tx_inst.r_fifo_data[1]
.sym 5256 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 5257 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 5258 w_tx_fifo_pulled_data[1]
.sym 5259 lvds_tx_inst.frame_boundary
.sym 5260 lvds_clock_buf
.sym 5261 i_rst_b_SB_LUT4_I3_O
.sym 5263 w_tx_fifo_pulled_data[0]
.sym 5267 w_tx_fifo_pulled_data[2]
.sym 5272 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 5273 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 5274 w_rx_24_fifo_data[1]
.sym 5275 $PACKER_VCC_NET
.sym 5278 w_tx_fifo_pull
.sym 5280 $PACKER_VCC_NET
.sym 5283 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 5286 w_tx_fifo_pulled_data[18]
.sym 5288 tx_wr_data[1]
.sym 5289 w_tx_fifo_pulled_data[8]
.sym 5290 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 5291 w_rx_sync_type_09
.sym 5292 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 5293 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 5294 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 5295 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 5297 w_tx_fifo_pulled_data[16]
.sym 5304 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 5305 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 5307 i_rst_b_SB_LUT4_I3_O
.sym 5308 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 5310 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 5313 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 5314 tx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 5315 w_rx_24_fifo_push
.sym 5317 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 5318 w_rx_09_fifo_push
.sym 5321 channel
.sym 5329 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 5334 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 5336 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 5337 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 5338 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 5339 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 5343 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 5344 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 5345 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 5349 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 5354 w_rx_24_fifo_push
.sym 5355 w_rx_09_fifo_push
.sym 5357 channel
.sym 5368 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 5375 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 5378 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 5382 tx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 5383 lvds_clock_buf
.sym 5384 i_rst_b_SB_LUT4_I3_O
.sym 5386 w_tx_fifo_pulled_data[1]
.sym 5390 w_tx_fifo_pulled_data[3]
.sym 5395 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 5401 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 5402 tx_fifo.wr_addr[4]
.sym 5403 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 5405 w_rx_fifo_push
.sym 5408 tx_fifo.wr_addr[5]
.sym 5409 w_tx_fifo_pulled_data[19]
.sym 5410 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 5411 tx_fifo.rd_addr[9]
.sym 5413 r_counter
.sym 5414 $PACKER_VCC_NET
.sym 5416 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 5417 tx_wr_data[11]
.sym 5418 tx_fifo.rd_addr[6]
.sym 5420 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 5431 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 5433 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 5436 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 5440 tx_fifo.rd_addr[6]
.sym 5445 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 5448 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 5451 tx_fifo.rd_addr[5]
.sym 5454 tx_fifo.rd_addr[4]
.sym 5458 $nextpnr_ICESTORM_LC_6$O
.sym 5461 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 5464 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 5467 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 5468 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 5470 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 5472 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 5474 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 5476 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 5479 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 5480 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 5482 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 5484 tx_fifo.rd_addr[4]
.sym 5486 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 5488 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 5490 tx_fifo.rd_addr[5]
.sym 5492 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 5494 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 5496 tx_fifo.rd_addr[6]
.sym 5498 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 5500 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 5503 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 5504 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 5509 w_tx_fifo_pulled_data[8]
.sym 5513 w_tx_fifo_pulled_data[10]
.sym 5516 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E
.sym 5520 tx_fifo.rd_addr[5]
.sym 5522 w_lvds_rx_24_d1
.sym 5526 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 5528 w_tx_fifo_pull
.sym 5530 tx_fifo.rd_addr_gray_wr_r[3]
.sym 5531 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 5532 i_rst_b_SB_LUT4_I3_O
.sym 5533 tx_fifo.rd_addr[4]
.sym 5535 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 5536 tx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 5537 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 5538 w_tx_fifo_pulled_data[9]
.sym 5540 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 5542 i_rst_b$SB_IO_IN
.sym 5543 r_counter
.sym 5544 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 5550 tx_fifo.rd_addr[9]
.sym 5552 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 5553 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 5556 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 5559 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 5561 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 5562 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 5568 tx_fifo.wr_addr_gray_rd[9]
.sym 5569 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 5578 tx_fifo.wr_addr_gray_rd[2]
.sym 5580 tx_fifo.wr_addr_gray[2]
.sym 5581 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 5583 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 5585 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 5590 tx_fifo.rd_addr[9]
.sym 5591 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 5594 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 5595 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 5597 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 5602 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 5606 tx_fifo.wr_addr_gray_rd[2]
.sym 5613 tx_fifo.wr_addr_gray[2]
.sym 5618 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 5620 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 5626 tx_fifo.wr_addr_gray_rd[9]
.sym 5629 lvds_clock_buf
.sym 5632 w_tx_fifo_pulled_data[9]
.sym 5636 w_tx_fifo_pulled_data[11]
.sym 5639 tx_wr_data[8]
.sym 5640 tx_wr_data[24]
.sym 5644 tx_fifo.rd_addr[4]
.sym 5645 lvds_tx_inst.r_tx_state
.sym 5646 tx_fifo.wr_addr[5]
.sym 5647 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 5650 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 5653 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 5655 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 5656 tx_wr_data[22]
.sym 5658 w_tx_fifo_pulled_data[11]
.sym 5659 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 5661 w_tx_fifo_pulled_data[20]
.sym 5664 tx_fifo.rd_addr[6]
.sym 5666 w_tx_fifo_pulled_data[23]
.sym 5673 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 5674 tx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 5679 tx_fifo.wr_addr_gray_rd_r[9]
.sym 5680 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 5681 tx_fifo.rd_addr[9]
.sym 5684 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 5687 tx_fifo.wr_addr_gray_rd_r[9]
.sym 5692 i_rst_b_SB_LUT4_I3_O
.sym 5695 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 5697 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 5701 tx_fifo.wr_addr_gray_rd_r[8]
.sym 5705 tx_fifo.wr_addr_gray_rd_r[8]
.sym 5706 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 5707 tx_fifo.wr_addr_gray_rd_r[9]
.sym 5708 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 5717 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 5718 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 5730 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 5735 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 5736 tx_fifo.rd_addr[9]
.sym 5737 tx_fifo.wr_addr_gray_rd_r[9]
.sym 5738 tx_fifo.wr_addr_gray_rd_r[8]
.sym 5751 tx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 5752 lvds_clock_buf
.sym 5753 i_rst_b_SB_LUT4_I3_O
.sym 5755 w_tx_fifo_pulled_data[20]
.sym 5759 w_tx_fifo_pulled_data[22]
.sym 5767 tx_fifo.rd_addr[9]
.sym 5768 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 5769 w_tx_fifo_pull
.sym 5770 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 5771 tx_fifo.rd_addr[6]
.sym 5774 tx_fifo.rd_addr_gray_wr_r[6]
.sym 5775 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 5776 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 5777 $PACKER_VCC_NET
.sym 5779 tx_wr_data[9]
.sym 5780 tx_fifo.wr_addr_gray[1]
.sym 5781 w_tx_fifo_pulled_data[16]
.sym 5784 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 5789 w_tx_fifo_pulled_data[18]
.sym 5798 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 5799 i_rst_b_SB_LUT4_I3_O
.sym 5800 w_tx_fifo_pull
.sym 5802 tx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 5806 tx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 5808 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 5811 r_counter
.sym 5814 i_rst_b$SB_IO_IN
.sym 5819 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 5829 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 5841 w_tx_fifo_pull
.sym 5843 i_rst_b$SB_IO_IN
.sym 5855 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 5858 tx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 5864 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 5874 tx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 5875 r_counter
.sym 5876 i_rst_b_SB_LUT4_I3_O
.sym 5878 w_tx_fifo_pulled_data[21]
.sym 5882 w_tx_fifo_pulled_data[23]
.sym 5885 w_cs[2]
.sym 5890 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 5891 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 5892 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 5895 tx_fifo.wr_addr[3]
.sym 5897 tx_fifo.rd_addr_gray_wr_r[2]
.sym 5898 tx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 5900 tx_fifo.wr_addr[5]
.sym 5902 tx_fifo.rd_addr[9]
.sym 5904 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 5906 $PACKER_VCC_NET
.sym 5908 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 5909 $PACKER_VCC_NET
.sym 5910 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 5911 tx_fifo.rd_addr[6]
.sym 5912 w_tx_fifo_pulled_data[19]
.sym 5920 tx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 5926 tx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 5928 tx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 5934 r_counter
.sym 5947 i_rst_b_SB_LUT4_I3_O
.sym 5949 i_rst_b_SB_LUT4_I3_O
.sym 5966 tx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 5975 i_rst_b_SB_LUT4_I3_O
.sym 5983 tx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 5997 tx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 5998 r_counter
.sym 5999 i_rst_b_SB_LUT4_I3_O
.sym 6001 w_tx_fifo_pulled_data[16]
.sym 6005 w_tx_fifo_pulled_data[18]
.sym 6009 spi_if_ins.spi.r3_rx_done
.sym 6012 tx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 6013 tx_fifo.rd_addr_gray_wr_r[4]
.sym 6014 tx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 6016 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 6017 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 6020 w_tx_fifo_pull
.sym 6021 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 6022 tx_fifo.rd_addr[5]
.sym 6024 r_counter
.sym 6028 tx_fifo.rd_addr[9]
.sym 6032 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 6033 tx_fifo.rd_addr[4]
.sym 6043 tx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 6053 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 6054 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 6056 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 6061 i_rst_b_SB_LUT4_I3_O
.sym 6062 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 6065 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 6067 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 6068 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 6080 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 6083 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 6086 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 6088 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 6093 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 6095 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 6099 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 6104 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 6106 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 6111 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 6120 tx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 6121 lvds_clock_buf
.sym 6122 i_rst_b_SB_LUT4_I3_O
.sym 6124 w_tx_fifo_pulled_data[17]
.sym 6128 w_tx_fifo_pulled_data[19]
.sym 6135 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 6137 tx_fifo.wr_addr[5]
.sym 6139 tx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 6141 tx_fifo.wr_addr[8]
.sym 6152 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 6156 tx_fifo.rd_addr[9]
.sym 6166 tx_fifo.rd_addr_gray[1]
.sym 6170 tx_fifo.rd_addr[9]
.sym 6173 r_counter
.sym 6175 tx_fifo.rd_addr_gray[0]
.sym 6177 tx_fifo.rd_addr_gray[8]
.sym 6188 tx_fifo.rd_addr_gray_wr[2]
.sym 6197 tx_fifo.rd_addr[9]
.sym 6216 tx_fifo.rd_addr_gray[1]
.sym 6221 tx_fifo.rd_addr_gray[0]
.sym 6234 tx_fifo.rd_addr_gray_wr[2]
.sym 6242 tx_fifo.rd_addr_gray[8]
.sym 6244 r_counter
.sym 6250 tx_fifo.rd_addr_gray_wr[0]
.sym 6254 tx_fifo.rd_addr_gray_wr_r[8]
.sym 6255 $PACKER_VCC_NET
.sym 6258 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 6262 tx_fifo.rd_addr_gray_wr[1]
.sym 6263 w_tx_fifo_pull
.sym 6264 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 6265 o_shdn_tx_lna$SB_IO_OUT
.sym 6280 o_shdn_tx_lna$SB_IO_OUT
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6314 o_shdn_tx_lna$SB_IO_OUT
.sym 6347 smi_ctrl_ins.byte_ix_SB_LUT4_I2_O[1]
.sym 6348 w_rx_fifo_data[8]
.sym 6349 smi_ctrl_ins.swe_edge_SB_LUT4_I3_O
.sym 6350 smi_ctrl_ins.frame_sr_SB_DFFER_Q_9_E
.sym 6351 smi_ctrl_ins.r_fifo_pulled_data[19]
.sym 6352 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_5_I3[1]
.sym 6353 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_6_I3[1]
.sym 6376 rx_fifo.wr_addr[7]
.sym 6386 rx_fifo.wr_addr[6]
.sym 6388 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 6389 rx_fifo.wr_addr[7]
.sym 6390 rx_fifo.wr_addr[8]
.sym 6391 rx_fifo.wr_addr[5]
.sym 6392 rx_fifo.wr_addr[2]
.sym 6393 rx_fifo.wr_addr[3]
.sym 6397 w_rx_fifo_push
.sym 6398 rx_fifo.wr_addr[0]
.sym 6399 $PACKER_VCC_NET
.sym 6402 rx_fifo.wr_addr[4]
.sym 6404 w_rx_fifo_data[8]
.sym 6413 w_rx_fifo_data[10]
.sym 6414 rx_fifo.wr_addr[9]
.sym 6418 w_smi_data_input[6]
.sym 6422 smi_ctrl_ins.frame_sr[11]
.sym 6423 smi_ctrl_ins.frame_sr[8]
.sym 6424 smi_ctrl_ins.frame_sr[9]
.sym 6425 smi_ctrl_ins.frame_sr[13]
.sym 6426 smi_ctrl_ins.frame_sr[15]
.sym 6427 smi_ctrl_ins.frame_sr[10]
.sym 6428 smi_ctrl_ins.frame_sr[14]
.sym 6429 smi_ctrl_ins.frame_sr[12]
.sym 6438 rx_fifo.wr_addr[2]
.sym 6439 rx_fifo.wr_addr[3]
.sym 6441 rx_fifo.wr_addr[4]
.sym 6442 rx_fifo.wr_addr[5]
.sym 6443 rx_fifo.wr_addr[6]
.sym 6444 rx_fifo.wr_addr[7]
.sym 6445 rx_fifo.wr_addr[8]
.sym 6446 rx_fifo.wr_addr[9]
.sym 6447 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 6448 rx_fifo.wr_addr[0]
.sym 6449 lvds_clock_buf
.sym 6450 w_rx_fifo_push
.sym 6452 w_rx_fifo_data[8]
.sym 6456 w_rx_fifo_data[10]
.sym 6459 $PACKER_VCC_NET
.sym 6460 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 6463 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 6465 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_5_I3[1]
.sym 6466 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 6467 rx_fifo.wr_addr[7]
.sym 6468 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 6469 w_rx_fifo_push
.sym 6471 rx_fifo.wr_addr[5]
.sym 6472 w_rx_09_fifo_data[8]
.sym 6473 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 6474 rx_fifo.rd_addr[3]
.sym 6478 $PACKER_VCC_NET
.sym 6481 smi_ctrl_ins.byte_ix[3]
.sym 6482 w_rx_fifo_pull
.sym 6486 w_smi_data_direction
.sym 6487 rx_fifo.rd_addr[9]
.sym 6489 i_rst_b_SB_LUT4_I3_O
.sym 6490 r_counter
.sym 6491 channel
.sym 6502 smi_ctrl_ins.soe_and_reset
.sym 6503 rx_fifo.wr_addr[9]
.sym 6506 smi_ctrl_ins.frame_sr[23]
.sym 6508 smi_ctrl_ins.swe_edge_SB_LUT4_I3_O
.sym 6509 smi_ctrl_ins.frame_sr[10]
.sym 6511 smi_ctrl_ins.frame_sr_SB_DFFER_Q_9_E
.sym 6512 r_counter
.sym 6514 smi_ctrl_ins.frame_sr[12]
.sym 6516 $PACKER_VCC_NET
.sym 6517 smi_ctrl_ins.frame_sr_SB_DFFER_Q_9_E
.sym 6518 w_rx_fifo_pulled_data[19]
.sym 6519 $PACKER_VCC_NET
.sym 6528 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 6530 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 6532 w_rx_fifo_data[9]
.sym 6534 rx_fifo.rd_addr[8]
.sym 6535 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 6536 rx_fifo.rd_addr[0]
.sym 6537 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 6539 w_rx_fifo_pull
.sym 6542 rx_fifo.rd_addr[9]
.sym 6543 w_rx_fifo_data[11]
.sym 6544 r_counter
.sym 6545 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 6546 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 6548 $PACKER_VCC_NET
.sym 6549 rx_fifo.rd_addr[3]
.sym 6560 smi_ctrl_ins.frame_sr[21]
.sym 6561 smi_ctrl_ins.frame_sr[20]
.sym 6562 smi_ctrl_ins.frame_sr[18]
.sym 6563 smi_ctrl_ins.frame_sr[19]
.sym 6564 smi_ctrl_ins.frame_sr[22]
.sym 6565 smi_ctrl_ins.frame_sr[16]
.sym 6566 smi_ctrl_ins.frame_sr[23]
.sym 6567 smi_ctrl_ins.frame_sr[17]
.sym 6576 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 6577 rx_fifo.rd_addr[3]
.sym 6579 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 6580 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 6581 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 6582 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 6583 rx_fifo.rd_addr[8]
.sym 6584 rx_fifo.rd_addr[9]
.sym 6585 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 6586 rx_fifo.rd_addr[0]
.sym 6587 r_counter
.sym 6588 w_rx_fifo_pull
.sym 6589 $PACKER_VCC_NET
.sym 6593 w_rx_fifo_data[11]
.sym 6597 w_rx_fifo_data[9]
.sym 6598 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 6600 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 6602 rx_fifo.rd_addr[0]
.sym 6604 w_rx_fifo_pulled_data[11]
.sym 6606 rx_fifo.rd_addr[8]
.sym 6607 rx_fifo.rd_addr[0]
.sym 6608 smi_ctrl_ins.d_byte[0]
.sym 6610 smi_ctrl_ins.d_byte[1]
.sym 6612 smi_ctrl_ins.d_byte[5]
.sym 6614 $PACKER_VCC_NET
.sym 6615 rx_fifo.wr_addr[3]
.sym 6616 smi_ctrl_ins.frame_sr[13]
.sym 6617 rx_fifo.wr_addr[4]
.sym 6619 tx_wr_en
.sym 6620 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 6621 i_smi_swe_srw$SB_IO_IN
.sym 6624 smi_ctrl_ins.d_byte[5]
.sym 6625 w_rx_fifo_data[12]
.sym 6632 rx_fifo.wr_addr[4]
.sym 6634 w_rx_fifo_data[22]
.sym 6636 rx_fifo.wr_addr[8]
.sym 6638 rx_fifo.wr_addr[3]
.sym 6639 rx_fifo.wr_addr[6]
.sym 6645 rx_fifo.wr_addr[2]
.sym 6647 rx_fifo.wr_addr[9]
.sym 6648 w_rx_fifo_push
.sym 6649 rx_fifo.wr_addr[5]
.sym 6655 w_rx_fifo_data[20]
.sym 6657 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 6658 rx_fifo.wr_addr[7]
.sym 6659 $PACKER_VCC_NET
.sym 6660 rx_fifo.wr_addr[0]
.sym 6662 tx_wr_data[23]
.sym 6663 tx_wr_data[18]
.sym 6664 tx_wr_data[4]
.sym 6665 tx_wr_data[7]
.sym 6666 tx_wr_data[10]
.sym 6667 tx_wr_data[19]
.sym 6668 tx_wr_data[20]
.sym 6669 tx_wr_data[17]
.sym 6678 rx_fifo.wr_addr[2]
.sym 6679 rx_fifo.wr_addr[3]
.sym 6681 rx_fifo.wr_addr[4]
.sym 6682 rx_fifo.wr_addr[5]
.sym 6683 rx_fifo.wr_addr[6]
.sym 6684 rx_fifo.wr_addr[7]
.sym 6685 rx_fifo.wr_addr[8]
.sym 6686 rx_fifo.wr_addr[9]
.sym 6687 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 6688 rx_fifo.wr_addr[0]
.sym 6689 lvds_clock_buf
.sym 6690 w_rx_fifo_push
.sym 6692 w_rx_fifo_data[20]
.sym 6696 w_rx_fifo_data[22]
.sym 6699 $PACKER_VCC_NET
.sym 6700 smi_ctrl_ins.frame_sr_SB_DFFER_Q_21_E
.sym 6702 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 6705 smi_ctrl_ins.d_byte[0]
.sym 6706 w_rx_fifo_pulled_data[22]
.sym 6708 w_rx_fifo_pulled_data[20]
.sym 6709 w_tx_fsm_state[0]
.sym 6711 smi_ctrl_ins.d_byte[1]
.sym 6712 w_tx_fsm_state[0]
.sym 6717 smi_ctrl_ins.byte_ix[3]
.sym 6718 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 6719 w_rx_fifo_pull
.sym 6720 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 6721 tx_wr_data[20]
.sym 6723 w_rx_fifo_pulled_data[12]
.sym 6724 rx_fifo.rd_addr[9]
.sym 6725 tx_wr_data[23]
.sym 6726 channel
.sym 6727 w_rx_fifo_pull
.sym 6732 r_counter
.sym 6734 w_rx_fifo_pull
.sym 6736 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 6737 rx_fifo.rd_addr[3]
.sym 6738 w_rx_fifo_data[21]
.sym 6741 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 6742 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 6743 rx_fifo.rd_addr[8]
.sym 6745 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 6748 w_rx_fifo_data[23]
.sym 6749 rx_fifo.rd_addr[9]
.sym 6750 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 6751 rx_fifo.rd_addr[0]
.sym 6752 $PACKER_VCC_NET
.sym 6758 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 6764 smi_ctrl_ins.swe_q1
.sym 6765 smi_ctrl_ins.push_req
.sym 6766 tx_wr_en
.sym 6767 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_4_I3[2]
.sym 6768 smi_ctrl_ins.swe_q2_d
.sym 6769 w_rx_fifo_data[10]
.sym 6770 smi_ctrl_ins.swe_q2
.sym 6771 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 6780 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 6781 rx_fifo.rd_addr[3]
.sym 6783 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 6784 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 6785 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 6786 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 6787 rx_fifo.rd_addr[8]
.sym 6788 rx_fifo.rd_addr[9]
.sym 6789 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 6790 rx_fifo.rd_addr[0]
.sym 6791 r_counter
.sym 6792 w_rx_fifo_pull
.sym 6793 $PACKER_VCC_NET
.sym 6797 w_rx_fifo_data[23]
.sym 6801 w_rx_fifo_data[21]
.sym 6803 tx_wr_data[19]
.sym 6804 tx_wr_data[19]
.sym 6806 w_tx_fsm_state[0]
.sym 6807 w_tx_fifo_full
.sym 6808 w_rx_fifo_pulled_data[23]
.sym 6809 tx_wr_data[7]
.sym 6810 w_rx_fifo_pulled_data[21]
.sym 6811 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 6813 w_tx_fsm_state[1]
.sym 6814 w_rx_fifo_data[21]
.sym 6816 w_rx_fifo_data[22]
.sym 6818 tx_wr_data[4]
.sym 6820 w_tx_fifo_pulled_data[4]
.sym 6821 tx_fifo.wr_addr[7]
.sym 6822 tx_wr_data[10]
.sym 6825 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 6826 rx_fifo.wr_addr[9]
.sym 6827 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 6828 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 6829 smi_ctrl_ins.push_req
.sym 6834 w_rx_fifo_data[14]
.sym 6836 rx_fifo.wr_addr[4]
.sym 6838 rx_fifo.wr_addr[6]
.sym 6840 rx_fifo.wr_addr[8]
.sym 6842 rx_fifo.wr_addr[7]
.sym 6843 rx_fifo.wr_addr[2]
.sym 6845 w_rx_fifo_push
.sym 6846 rx_fifo.wr_addr[0]
.sym 6848 rx_fifo.wr_addr[5]
.sym 6849 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 6851 rx_fifo.wr_addr[9]
.sym 6852 w_rx_fifo_data[12]
.sym 6854 $PACKER_VCC_NET
.sym 6855 rx_fifo.wr_addr[3]
.sym 6866 w_rx_24_fifo_data[15]
.sym 6868 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[0]
.sym 6869 w_rx_24_fifo_data[27]
.sym 6870 w_rx_24_fifo_data[18]
.sym 6871 w_rx_24_fifo_data[13]
.sym 6872 w_rx_fifo_data[15]
.sym 6873 w_rx_24_fifo_data[26]
.sym 6882 rx_fifo.wr_addr[2]
.sym 6883 rx_fifo.wr_addr[3]
.sym 6885 rx_fifo.wr_addr[4]
.sym 6886 rx_fifo.wr_addr[5]
.sym 6887 rx_fifo.wr_addr[6]
.sym 6888 rx_fifo.wr_addr[7]
.sym 6889 rx_fifo.wr_addr[8]
.sym 6890 rx_fifo.wr_addr[9]
.sym 6891 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 6892 rx_fifo.wr_addr[0]
.sym 6893 lvds_clock_buf
.sym 6894 w_rx_fifo_push
.sym 6896 w_rx_fifo_data[12]
.sym 6900 w_rx_fifo_data[14]
.sym 6903 $PACKER_VCC_NET
.sym 6904 rx_fifo.wr_addr[7]
.sym 6906 w_tx_fifo_pulled_data[17]
.sym 6907 w_tx_fifo_pull
.sym 6908 w_tx_fifo_pulled_data[26]
.sym 6909 rx_fifo.wr_addr[2]
.sym 6910 w_rx_fifo_pulled_data[14]
.sym 6912 lvds_tx_inst.r_fifo_data[23]
.sym 6915 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 6916 rx_fifo.wr_addr[5]
.sym 6917 w_rx_fifo_push
.sym 6918 w_rx_fifo_data[14]
.sym 6919 tx_wr_en
.sym 6920 tx_wr_en
.sym 6921 tx_fifo.wr_addr[0]
.sym 6922 w_tx_fifo_pulled_data[5]
.sym 6923 tx_wr_data[18]
.sym 6924 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 6925 r_counter
.sym 6926 w_rx_09_fifo_data[15]
.sym 6929 $PACKER_VCC_NET
.sym 6930 w_tx_fifo_pulled_data[7]
.sym 6931 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 6936 rx_fifo.rd_addr[8]
.sym 6939 rx_fifo.rd_addr[0]
.sym 6941 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 6945 w_rx_fifo_data[13]
.sym 6947 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 6948 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 6949 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 6953 rx_fifo.rd_addr[9]
.sym 6954 w_rx_fifo_pull
.sym 6956 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 6957 rx_fifo.rd_addr[3]
.sym 6958 w_rx_fifo_data[15]
.sym 6961 r_counter
.sym 6965 $PACKER_VCC_NET
.sym 6967 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 6968 smi_ctrl_ins.push_req_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 6969 w_rx_09_fifo_data[1]
.sym 6970 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 6971 w_rx_fifo_data[27]
.sym 6972 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 6973 w_rx_fifo_data[0]
.sym 6974 w_rx_09_fifo_data[0]
.sym 6975 w_rx_fifo_data[23]
.sym 6984 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 6985 rx_fifo.rd_addr[3]
.sym 6987 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 6988 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 6989 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 6990 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 6991 rx_fifo.rd_addr[8]
.sym 6992 rx_fifo.rd_addr[9]
.sym 6993 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 6994 rx_fifo.rd_addr[0]
.sym 6995 r_counter
.sym 6996 w_rx_fifo_pull
.sym 6997 $PACKER_VCC_NET
.sym 7001 w_rx_fifo_data[15]
.sym 7005 w_rx_fifo_data[13]
.sym 7010 w_rx_24_fifo_data[9]
.sym 7011 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 7012 w_rx_fifo_pulled_data[15]
.sym 7013 lvds_tx_inst.sent_first_sync
.sym 7014 w_rx_fifo_pulled_data[13]
.sym 7015 w_tx_fifo_pulled_data[25]
.sym 7017 lvds_tx_inst.r_fifo_data[24]
.sym 7018 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 7019 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 7021 w_rx_fifo_data[13]
.sym 7022 w_lvds_rx_24_d0
.sym 7023 tx_wr_en
.sym 7024 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 7026 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 7028 tx_fifo.rd_addr[5]
.sym 7030 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 7031 $PACKER_VCC_NET
.sym 7032 w_lvds_rx_24_d1
.sym 7033 tx_wr_en
.sym 7038 r_counter
.sym 7040 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 7042 tx_fifo.wr_addr[8]
.sym 7045 tx_fifo.wr_addr[5]
.sym 7047 tx_wr_data[4]
.sym 7048 tx_fifo.wr_addr[7]
.sym 7053 tx_wr_data[6]
.sym 7056 tx_wr_en
.sym 7059 tx_fifo.wr_addr[0]
.sym 7061 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7063 tx_fifo.wr_addr[6]
.sym 7065 tx_fifo.wr_addr[4]
.sym 7066 tx_fifo.wr_addr[3]
.sym 7067 $PACKER_VCC_NET
.sym 7069 tx_fifo.wr_addr[2]
.sym 7070 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 7073 w_rx_24_fifo_data[0]
.sym 7074 w_rx_24_fifo_data[1]
.sym 7076 lvds_rx_09_inst.r_sync_input_SB_LUT4_I2_I3[1]
.sym 7077 tx_fifo.wr_addr[2]
.sym 7086 tx_fifo.wr_addr[2]
.sym 7087 tx_fifo.wr_addr[3]
.sym 7089 tx_fifo.wr_addr[4]
.sym 7090 tx_fifo.wr_addr[5]
.sym 7091 tx_fifo.wr_addr[6]
.sym 7092 tx_fifo.wr_addr[7]
.sym 7093 tx_fifo.wr_addr[8]
.sym 7094 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7095 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 7096 tx_fifo.wr_addr[0]
.sym 7097 r_counter
.sym 7098 tx_wr_en
.sym 7100 tx_wr_data[4]
.sym 7104 tx_wr_data[6]
.sym 7107 $PACKER_VCC_NET
.sym 7112 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 7113 rx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 7114 w_rx_09_fifo_data[17]
.sym 7115 w_rx_fifo_data[27]
.sym 7118 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 7119 w_rx_09_fifo_data[27]
.sym 7121 io_ctrl_ins.mixer_en_state
.sym 7123 w_rx_09_fifo_data[4]
.sym 7124 i_rst_b_SB_LUT4_I3_O
.sym 7125 tx_wr_data[20]
.sym 7126 channel
.sym 7127 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7129 tx_fifo.wr_addr[6]
.sym 7130 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 7131 w_tx_fifo_full
.sym 7132 tx_fifo.wr_addr[3]
.sym 7133 smi_ctrl_ins.byte_ix[3]
.sym 7134 tx_wr_data[23]
.sym 7135 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 7140 tx_wr_data[5]
.sym 7141 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 7143 tx_fifo.rd_addr[9]
.sym 7144 $PACKER_VCC_NET
.sym 7150 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 7151 tx_wr_data[7]
.sym 7158 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 7160 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 7161 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 7162 tx_fifo.rd_addr[6]
.sym 7166 tx_fifo.rd_addr[5]
.sym 7167 w_tx_fifo_pull
.sym 7169 tx_fifo.rd_addr[4]
.sym 7171 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7174 lvds_rx_24_inst.r_phase_count[1]
.sym 7175 lvds_rx_24_inst.r_sync_input_SB_LUT4_I2_I3[2]
.sym 7177 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 7179 lvds_tx_inst.r_fifo_data[30]
.sym 7188 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7189 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 7191 tx_fifo.rd_addr[4]
.sym 7192 tx_fifo.rd_addr[5]
.sym 7193 tx_fifo.rd_addr[6]
.sym 7194 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 7195 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 7196 tx_fifo.rd_addr[9]
.sym 7197 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 7198 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 7199 lvds_clock_buf
.sym 7200 w_tx_fifo_pull
.sym 7201 $PACKER_VCC_NET
.sym 7205 tx_wr_data[7]
.sym 7209 tx_wr_data[5]
.sym 7214 lvds_tx_inst.fifo_empty_d2
.sym 7215 w_rx_09_fifo_data[31]
.sym 7216 $PACKER_VCC_NET
.sym 7219 tx_fifo.rd_addr[9]
.sym 7220 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 7221 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 7223 w_tx_fifo_pulled_data[27]
.sym 7224 spi_if_ins.w_rx_data[6]
.sym 7226 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 7228 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 7229 tx_fifo.wr_addr[7]
.sym 7230 tx_wr_data[10]
.sym 7233 w_tx_fifo_pulled_data[22]
.sym 7234 i_rst_b_SB_LUT4_I3_O
.sym 7235 w_lvds_rx_09_d1
.sym 7236 smi_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 7237 tx_fifo.wr_addr[8]
.sym 7246 $PACKER_VCC_NET
.sym 7248 tx_fifo.wr_addr[4]
.sym 7252 tx_fifo.wr_addr[7]
.sym 7254 tx_fifo.wr_addr[5]
.sym 7255 tx_wr_data[2]
.sym 7257 tx_fifo.wr_addr[8]
.sym 7258 r_counter
.sym 7260 tx_wr_en
.sym 7262 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 7263 tx_fifo.wr_addr[0]
.sym 7264 tx_fifo.wr_addr[2]
.sym 7265 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7267 tx_fifo.wr_addr[6]
.sym 7270 tx_fifo.wr_addr[3]
.sym 7275 tx_fifo.wr_addr[2]
.sym 7277 iq_tx_p_D_OUT_0
.sym 7278 lvds_rx_24_inst.r_phase_count[0]
.sym 7280 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 7281 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 7290 tx_fifo.wr_addr[2]
.sym 7291 tx_fifo.wr_addr[3]
.sym 7293 tx_fifo.wr_addr[4]
.sym 7294 tx_fifo.wr_addr[5]
.sym 7295 tx_fifo.wr_addr[6]
.sym 7296 tx_fifo.wr_addr[7]
.sym 7297 tx_fifo.wr_addr[8]
.sym 7298 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7299 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 7300 tx_fifo.wr_addr[0]
.sym 7301 r_counter
.sym 7302 tx_wr_en
.sym 7308 tx_wr_data[2]
.sym 7311 $PACKER_VCC_NET
.sym 7316 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[2]
.sym 7318 tx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 7319 lvds_rx_24_inst.r_sync_input_SB_LUT4_I2_I3[2]
.sym 7322 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 7323 w_tx_fifo_pulled_data[30]
.sym 7324 lvds_tx_inst.frame_boundary
.sym 7325 i_rst_b_SB_LUT4_I3_O
.sym 7328 tx_wr_data[17]
.sym 7329 tx_fifo.wr_addr[0]
.sym 7330 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 7331 tx_wr_data[18]
.sym 7332 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 7334 tx_fifo.wr_addr_gray[0]
.sym 7335 tx_wr_en
.sym 7336 tx_fifo.wr_addr[3]
.sym 7337 $PACKER_VCC_NET
.sym 7345 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 7348 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 7349 tx_fifo.rd_addr[5]
.sym 7350 tx_wr_data[1]
.sym 7355 w_tx_fifo_pull
.sym 7362 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 7363 tx_fifo.rd_addr[9]
.sym 7364 $PACKER_VCC_NET
.sym 7365 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 7366 tx_fifo.rd_addr[6]
.sym 7369 tx_wr_data[3]
.sym 7372 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 7373 tx_fifo.rd_addr[4]
.sym 7375 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7376 tx_fifo.wr_addr_gray_rd[6]
.sym 7377 tx_fifo.wr_addr_gray_rd[0]
.sym 7378 tx_fifo.wr_addr_gray_rd[1]
.sym 7379 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 7380 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 7381 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 7383 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 7392 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7393 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 7395 tx_fifo.rd_addr[4]
.sym 7396 tx_fifo.rd_addr[5]
.sym 7397 tx_fifo.rd_addr[6]
.sym 7398 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 7399 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 7400 tx_fifo.rd_addr[9]
.sym 7401 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 7402 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 7403 lvds_clock_buf
.sym 7404 w_tx_fifo_pull
.sym 7405 $PACKER_VCC_NET
.sym 7409 tx_wr_data[3]
.sym 7413 tx_wr_data[1]
.sym 7419 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 7420 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 7423 w_tx_fifo_pulled_data[23]
.sym 7429 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 7430 $PACKER_VCC_NET
.sym 7431 tx_fifo.rd_addr[5]
.sym 7432 tx_wr_en
.sym 7433 tx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 7435 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 7436 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 7437 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 7438 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 7439 w_lvds_rx_24_d1
.sym 7440 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7446 r_counter
.sym 7448 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 7455 tx_fifo.wr_addr[2]
.sym 7457 tx_wr_data[8]
.sym 7459 tx_wr_data[10]
.sym 7460 tx_fifo.wr_addr[5]
.sym 7462 tx_fifo.wr_addr[4]
.sym 7464 tx_fifo.wr_addr[8]
.sym 7469 tx_fifo.wr_addr[7]
.sym 7470 tx_fifo.wr_addr[0]
.sym 7471 tx_fifo.wr_addr[6]
.sym 7472 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7473 tx_wr_en
.sym 7474 tx_fifo.wr_addr[3]
.sym 7475 $PACKER_VCC_NET
.sym 7478 tx_fifo.wr_addr[0]
.sym 7479 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7480 tx_fifo.wr_addr_gray[8]
.sym 7481 tx_fifo.wr_addr_gray[5]
.sym 7482 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 7483 tx_fifo.wr_addr_gray[6]
.sym 7484 tx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 7485 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 7494 tx_fifo.wr_addr[2]
.sym 7495 tx_fifo.wr_addr[3]
.sym 7497 tx_fifo.wr_addr[4]
.sym 7498 tx_fifo.wr_addr[5]
.sym 7499 tx_fifo.wr_addr[6]
.sym 7500 tx_fifo.wr_addr[7]
.sym 7501 tx_fifo.wr_addr[8]
.sym 7502 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7503 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 7504 tx_fifo.wr_addr[0]
.sym 7505 r_counter
.sym 7506 tx_wr_en
.sym 7508 tx_wr_data[8]
.sym 7512 tx_wr_data[10]
.sym 7515 $PACKER_VCC_NET
.sym 7520 tx_wr_data[9]
.sym 7522 tx_wr_data[12]
.sym 7524 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 7526 w_rx_sync_type_09
.sym 7527 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 7528 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 7529 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7530 tx_fifo.wr_addr_gray[1]
.sym 7531 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 7532 tx_fifo.wr_addr[3]
.sym 7534 tx_wr_data[20]
.sym 7535 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 7536 smi_ctrl_ins.r_dir_SB_DFFER_Q_E
.sym 7537 tx_fifo.wr_addr[6]
.sym 7538 tx_wr_data[23]
.sym 7539 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7540 w_load
.sym 7541 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 7542 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 7548 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 7550 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7551 tx_fifo.rd_addr[9]
.sym 7552 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 7554 tx_fifo.rd_addr[6]
.sym 7555 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 7557 tx_wr_data[11]
.sym 7560 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 7561 tx_fifo.rd_addr[4]
.sym 7562 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 7568 $PACKER_VCC_NET
.sym 7569 tx_fifo.rd_addr[5]
.sym 7575 w_tx_fifo_pull
.sym 7577 tx_wr_data[9]
.sym 7580 smi_ctrl_ins.r_dir_SB_DFFER_Q_E
.sym 7581 tx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 7583 lvds_rx_09_inst.r_phase_count[0]
.sym 7584 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 7585 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 7586 tx_fifo.wr_addr[3]
.sym 7587 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 7596 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7597 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 7599 tx_fifo.rd_addr[4]
.sym 7600 tx_fifo.rd_addr[5]
.sym 7601 tx_fifo.rd_addr[6]
.sym 7602 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 7603 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 7604 tx_fifo.rd_addr[9]
.sym 7605 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 7606 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 7607 lvds_clock_buf
.sym 7608 w_tx_fifo_pull
.sym 7609 $PACKER_VCC_NET
.sym 7613 tx_wr_data[11]
.sym 7617 tx_wr_data[9]
.sym 7622 r_counter
.sym 7623 tx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 7624 $PACKER_VCC_NET
.sym 7626 w_tx_fifo_full
.sym 7627 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 7628 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7629 tx_fifo.wr_addr[0]
.sym 7630 r_counter
.sym 7632 tx_fifo.rd_addr[6]
.sym 7633 $PACKER_VCC_NET
.sym 7634 tx_fifo.rd_addr_gray_wr_r[4]
.sym 7635 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 7636 w_tx_fifo_pulled_data[22]
.sym 7637 w_lvds_rx_09_d1
.sym 7638 i_rst_b_SB_LUT4_I3_O
.sym 7639 w_ioc[0]
.sym 7640 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 7641 tx_fifo.wr_addr[7]
.sym 7642 i_rst_b_SB_LUT4_I3_O
.sym 7643 w_lvds_rx_09_d0
.sym 7644 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0[2]
.sym 7645 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 7650 tx_fifo.wr_addr[4]
.sym 7652 tx_fifo.wr_addr[2]
.sym 7654 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 7658 tx_fifo.wr_addr[0]
.sym 7659 r_counter
.sym 7661 tx_wr_en
.sym 7662 tx_fifo.wr_addr[5]
.sym 7663 tx_wr_data[22]
.sym 7664 tx_fifo.wr_addr[7]
.sym 7668 tx_fifo.wr_addr[6]
.sym 7669 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7670 $PACKER_VCC_NET
.sym 7672 tx_wr_data[20]
.sym 7677 tx_fifo.wr_addr[8]
.sym 7680 tx_fifo.wr_addr[3]
.sym 7682 tx_fifo.wr_addr[2]
.sym 7683 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 7684 tx_fifo.wr_addr[6]
.sym 7685 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7686 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 7687 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 7688 tx_fifo.wr_addr_gray[0]
.sym 7689 tx_fifo.wr_addr[4]
.sym 7698 tx_fifo.wr_addr[2]
.sym 7699 tx_fifo.wr_addr[3]
.sym 7701 tx_fifo.wr_addr[4]
.sym 7702 tx_fifo.wr_addr[5]
.sym 7703 tx_fifo.wr_addr[6]
.sym 7704 tx_fifo.wr_addr[7]
.sym 7705 tx_fifo.wr_addr[8]
.sym 7706 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7707 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 7708 tx_fifo.wr_addr[0]
.sym 7709 r_counter
.sym 7710 tx_wr_en
.sym 7712 tx_wr_data[20]
.sym 7716 tx_wr_data[22]
.sym 7719 $PACKER_VCC_NET
.sym 7721 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 7724 tx_fifo.wr_addr[4]
.sym 7725 r_counter
.sym 7726 tx_fifo.rd_addr[9]
.sym 7727 lvds_rx_09_inst.r_phase_count[0]
.sym 7729 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 7730 tx_fifo.wr_addr[5]
.sym 7731 r_counter
.sym 7732 i_rst_b$SB_IO_IN
.sym 7736 tx_wr_data[17]
.sym 7737 tx_fifo.wr_addr[0]
.sym 7738 lvds_rx_09_inst.r_phase_count[0]
.sym 7741 tx_fifo.wr_addr_gray[0]
.sym 7743 tx_wr_en
.sym 7744 tx_fifo.wr_addr[3]
.sym 7747 tx_wr_data[18]
.sym 7752 tx_fifo.rd_addr[6]
.sym 7754 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7757 tx_fifo.rd_addr[5]
.sym 7761 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 7762 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 7763 w_tx_fifo_pull
.sym 7767 tx_wr_data[23]
.sym 7768 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 7772 $PACKER_VCC_NET
.sym 7778 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 7779 tx_wr_data[21]
.sym 7780 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 7781 tx_fifo.rd_addr[4]
.sym 7782 tx_fifo.rd_addr[9]
.sym 7784 lvds_rx_09_inst.r_phase_count[1]
.sym 7785 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E
.sym 7786 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 7787 tx_fifo.wr_addr[7]
.sym 7788 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 7789 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 7790 tx_fifo.wr_addr[8]
.sym 7791 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 7800 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7801 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 7803 tx_fifo.rd_addr[4]
.sym 7804 tx_fifo.rd_addr[5]
.sym 7805 tx_fifo.rd_addr[6]
.sym 7806 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 7807 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 7808 tx_fifo.rd_addr[9]
.sym 7809 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 7810 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 7811 lvds_clock_buf
.sym 7812 w_tx_fifo_pull
.sym 7813 $PACKER_VCC_NET
.sym 7817 tx_wr_data[23]
.sym 7821 tx_wr_data[21]
.sym 7823 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 7827 tx_fifo.rd_addr[9]
.sym 7829 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7830 w_tx_fifo_pulled_data[21]
.sym 7833 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 7839 tx_fifo.rd_addr[5]
.sym 7840 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 7845 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 7846 r_counter
.sym 7848 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7854 tx_fifo.wr_addr[2]
.sym 7856 tx_fifo.wr_addr[6]
.sym 7857 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7858 $PACKER_VCC_NET
.sym 7861 tx_fifo.wr_addr[5]
.sym 7865 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 7869 tx_fifo.wr_addr[4]
.sym 7870 tx_wr_data[14]
.sym 7873 tx_fifo.wr_addr[7]
.sym 7875 tx_fifo.wr_addr[0]
.sym 7876 tx_fifo.wr_addr[8]
.sym 7879 r_counter
.sym 7881 tx_wr_en
.sym 7882 tx_fifo.wr_addr[3]
.sym 7885 tx_wr_data[18]
.sym 7886 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 7887 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 7889 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 7890 tx_fifo.rd_addr_gray_wr_r[8]
.sym 7891 tx_fifo.rd_addr_gray_wr_r[1]
.sym 7892 tx_fifo.rd_addr_gray_wr_r[7]
.sym 7893 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 7902 tx_fifo.wr_addr[2]
.sym 7903 tx_fifo.wr_addr[3]
.sym 7905 tx_fifo.wr_addr[4]
.sym 7906 tx_fifo.wr_addr[5]
.sym 7907 tx_fifo.wr_addr[6]
.sym 7908 tx_fifo.wr_addr[7]
.sym 7909 tx_fifo.wr_addr[8]
.sym 7910 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 7911 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 7912 tx_fifo.wr_addr[0]
.sym 7913 r_counter
.sym 7914 tx_wr_en
.sym 7916 tx_wr_data[14]
.sym 7920 tx_wr_data[18]
.sym 7923 $PACKER_VCC_NET
.sym 7925 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 7929 w_ioc[1]
.sym 7930 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 7931 tx_fifo.wr_addr[7]
.sym 7932 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O
.sym 7938 i_rst_b$SB_IO_IN
.sym 7950 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 7956 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 7958 w_tx_fifo_pull
.sym 7960 $PACKER_VCC_NET
.sym 7962 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 7963 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 7965 tx_wr_data[17]
.sym 7966 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 7967 tx_fifo.rd_addr[6]
.sym 7968 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 7969 tx_fifo.rd_addr[4]
.sym 7976 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 7977 tx_fifo.rd_addr[5]
.sym 7981 tx_wr_data[19]
.sym 7986 tx_fifo.rd_addr[9]
.sym 8000 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 8001 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 8003 tx_fifo.rd_addr[4]
.sym 8004 tx_fifo.rd_addr[5]
.sym 8005 tx_fifo.rd_addr[6]
.sym 8006 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 8007 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 8008 tx_fifo.rd_addr[9]
.sym 8009 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 8010 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 8011 lvds_clock_buf
.sym 8012 w_tx_fifo_pull
.sym 8013 $PACKER_VCC_NET
.sym 8017 tx_wr_data[19]
.sym 8021 tx_wr_data[17]
.sym 8027 tx_fifo.rd_addr_gray_wr_r[7]
.sym 8029 tx_fifo.rd_addr[6]
.sym 8033 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 8034 tx_fifo.rd_addr[9]
.sym 8036 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 8048 o_shdn_rx_lna$SB_IO_OUT
.sym 8093 w_smi_data_output[6]
.sym 8095 w_smi_data_direction
.sym 8099 $PACKER_VCC_NET
.sym 8104 $PACKER_VCC_NET
.sym 8112 w_smi_data_direction
.sym 8117 w_smi_data_output[6]
.sym 8118 smi_ctrl_ins.d_q3[1]
.sym 8119 smi_ctrl_ins.d_q3[2]
.sym 8120 smi_ctrl_ins.d_q2[6]
.sym 8121 smi_ctrl_ins.d_q2[2]
.sym 8122 smi_ctrl_ins.d_q1[2]
.sym 8123 smi_ctrl_ins.d_q1[4]
.sym 8124 smi_ctrl_ins.d_q1[6]
.sym 8125 smi_ctrl_ins.d_q2[0]
.sym 8140 tx_wr_data[17]
.sym 8147 smi_ctrl_ins.frame_sr[9]
.sym 8150 w_smi_data_output[0]
.sym 8151 $PACKER_VCC_NET
.sym 8152 w_smi_data_input[7]
.sym 8162 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 8163 w_rx_09_fifo_data[8]
.sym 8164 i_rst_b_SB_LUT4_I3_O
.sym 8165 w_rx_fifo_pulled_data[10]
.sym 8166 channel
.sym 8168 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 8169 smi_ctrl_ins.frame_sr[7]
.sym 8171 w_rx_24_fifo_data[8]
.sym 8172 smi_ctrl_ins.frame_sr[15]
.sym 8173 smi_ctrl_ins.byte_ix[3]
.sym 8176 smi_ctrl_ins.soe_and_reset
.sym 8177 w_rx_fifo_pulled_data[9]
.sym 8182 smi_ctrl_ins.byte_ix[2]
.sym 8183 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 8185 smi_ctrl_ins.byte_ix_SB_LUT4_I2_O[1]
.sym 8188 smi_ctrl_ins.frame_sr[23]
.sym 8191 w_rx_fifo_pulled_data[19]
.sym 8199 smi_ctrl_ins.frame_sr[15]
.sym 8200 smi_ctrl_ins.frame_sr[7]
.sym 8201 smi_ctrl_ins.frame_sr[23]
.sym 8202 smi_ctrl_ins.byte_ix[3]
.sym 8205 channel
.sym 8207 w_rx_24_fifo_data[8]
.sym 8208 w_rx_09_fifo_data[8]
.sym 8211 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 8212 smi_ctrl_ins.byte_ix_SB_LUT4_I2_O[1]
.sym 8213 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 8218 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 8219 smi_ctrl_ins.byte_ix[2]
.sym 8224 w_rx_fifo_pulled_data[19]
.sym 8230 w_rx_fifo_pulled_data[10]
.sym 8235 w_rx_fifo_pulled_data[9]
.sym 8239 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 8240 smi_ctrl_ins.soe_and_reset
.sym 8241 i_rst_b_SB_LUT4_I3_O
.sym 8242 w_smi_data_input[2]
.sym 8244 w_smi_data_input[1]
.sym 8246 smi_ctrl_ins.d_q2[1]
.sym 8247 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 8248 smi_ctrl_ins.d_q3[0]
.sym 8249 smi_ctrl_ins.d_q3[4]
.sym 8250 smi_ctrl_ins.d_q3[6]
.sym 8251 smi_ctrl_ins.d_q3[3]
.sym 8252 smi_ctrl_ins.d_q1[1]
.sym 8253 smi_ctrl_ins.d_q2[4]
.sym 8258 i_smi_swe_srw$SB_IO_IN
.sym 8260 smi_ctrl_ins.r_fifo_pulled_data[19]
.sym 8263 $PACKER_VCC_NET
.sym 8264 r_counter
.sym 8265 $PACKER_VCC_NET
.sym 8267 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 8271 smi_ctrl_ins.frame_sr[7]
.sym 8276 smi_ctrl_ins.byte_ix[2]
.sym 8277 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 8280 w_smi_data_direction
.sym 8283 w_smi_data_input[1]
.sym 8286 smi_ctrl_ins.swe_edge_SB_LUT4_I3_O
.sym 8287 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 8290 w_rx_24_fifo_data[8]
.sym 8291 smi_ctrl_ins.frame_sr[11]
.sym 8292 w_smi_data_output[2]
.sym 8295 smi_ctrl_ins.swe_edge_SB_LUT4_I3_O
.sym 8297 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[1]
.sym 8299 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[2]
.sym 8303 smi_ctrl_ins.swe_edge_SB_LUT4_I3_O
.sym 8305 smi_ctrl_ins.frame_sr[14]
.sym 8306 r_counter
.sym 8308 w_smi_data_output[6]
.sym 8309 w_smi_data_output[1]
.sym 8311 smi_ctrl_ins.frame_sr[8]
.sym 8315 smi_ctrl_ins.swe_edge_SB_LUT4_I3_O
.sym 8323 r_counter
.sym 8324 smi_ctrl_ins.d_byte[0]
.sym 8327 i_rst_b_SB_LUT4_I3_O
.sym 8334 smi_ctrl_ins.d_byte[1]
.sym 8336 smi_ctrl_ins.d_byte[5]
.sym 8343 smi_ctrl_ins.d_byte[6]
.sym 8346 smi_ctrl_ins.d_byte[4]
.sym 8347 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 8348 smi_ctrl_ins.d_byte[3]
.sym 8350 smi_ctrl_ins.frame_sr_SB_DFFER_Q_9_E
.sym 8354 smi_ctrl_ins.d_byte[2]
.sym 8358 smi_ctrl_ins.d_byte[3]
.sym 8362 smi_ctrl_ins.d_byte[0]
.sym 8368 smi_ctrl_ins.d_byte[1]
.sym 8377 smi_ctrl_ins.d_byte[5]
.sym 8383 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 8389 smi_ctrl_ins.d_byte[2]
.sym 8394 smi_ctrl_ins.d_byte[6]
.sym 8398 smi_ctrl_ins.d_byte[4]
.sym 8402 smi_ctrl_ins.frame_sr_SB_DFFER_Q_9_E
.sym 8403 r_counter
.sym 8404 i_rst_b_SB_LUT4_I3_O
.sym 8405 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 8406 smi_ctrl_ins.d_byte[3]
.sym 8407 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[2]
.sym 8408 smi_ctrl_ins.frame_sr_SB_DFFER_Q_E
.sym 8409 smi_ctrl_ins.d_byte[6]
.sym 8410 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 8411 smi_ctrl_ins.frame_sr_SB_DFFER_Q_21_E
.sym 8412 smi_ctrl_ins.d_byte[2]
.sym 8417 smi_ctrl_ins.byte_ix[3]
.sym 8418 w_rx_fifo_pull
.sym 8419 w_rx_fifo_pull
.sym 8420 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 8422 rx_fifo.rd_addr[9]
.sym 8423 i_rst_b_SB_LUT4_I3_O
.sym 8424 r_counter
.sym 8425 rx_fifo.rd_addr[9]
.sym 8426 w_smi_data_direction
.sym 8427 r_counter
.sym 8428 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 8429 smi_ctrl_ins.frame_sr[7]
.sym 8430 i_rst_b_SB_LUT4_I3_O
.sym 8432 smi_ctrl_ins.d_byte[4]
.sym 8433 i_rst_b_SB_LUT4_I3_O
.sym 8435 smi_ctrl_ins.d_byte[1]
.sym 8436 w_rx_fifo_data[0]
.sym 8437 smi_ctrl_ins.frame_sr[21]
.sym 8438 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 8439 w_rx_fifo_data[10]
.sym 8446 smi_ctrl_ins.d_byte[1]
.sym 8455 r_counter
.sym 8456 smi_ctrl_ins.d_byte[4]
.sym 8457 smi_ctrl_ins.frame_sr_SB_DFFER_Q_21_E
.sym 8458 smi_ctrl_ins.d_byte[0]
.sym 8459 i_rst_b_SB_LUT4_I3_O
.sym 8462 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 8463 smi_ctrl_ins.d_byte[3]
.sym 8465 smi_ctrl_ins.d_byte[5]
.sym 8466 smi_ctrl_ins.d_byte[6]
.sym 8477 smi_ctrl_ins.d_byte[2]
.sym 8480 smi_ctrl_ins.d_byte[5]
.sym 8485 smi_ctrl_ins.d_byte[4]
.sym 8491 smi_ctrl_ins.d_byte[2]
.sym 8499 smi_ctrl_ins.d_byte[3]
.sym 8503 smi_ctrl_ins.d_byte[6]
.sym 8509 smi_ctrl_ins.d_byte[0]
.sym 8517 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 8522 smi_ctrl_ins.d_byte[1]
.sym 8525 smi_ctrl_ins.frame_sr_SB_DFFER_Q_21_E
.sym 8526 r_counter
.sym 8527 i_rst_b_SB_LUT4_I3_O
.sym 8528 w_rx_fifo_data[22]
.sym 8529 smi_ctrl_ins.frame_sr[4]
.sym 8530 w_rx_fifo_data[20]
.sym 8531 smi_ctrl_ins.frame_sr[3]
.sym 8532 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_3_I3[3]
.sym 8533 smi_ctrl_ins.frame_sr[0]
.sym 8534 smi_ctrl_ins.frame_sr[7]
.sym 8535 smi_ctrl_ins.frame_sr_SB_DFFER_Q_E
.sym 8537 smi_ctrl_ins.soe_and_reset
.sym 8539 tx_wr_en
.sym 8540 smi_ctrl_ins.soe_and_reset
.sym 8542 smi_ctrl_ins.frame_sr[16]
.sym 8543 smi_ctrl_ins.soe_and_reset
.sym 8545 smi_ctrl_ins.soe_and_reset
.sym 8546 i_rst_b_SB_LUT4_I3_O
.sym 8547 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 8548 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 8550 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 8551 rx_fifo.wr_addr[9]
.sym 8552 tx_wr_data[3]
.sym 8554 lvds_tx_inst.sent_first_sync_SB_LUT4_I1_I0[0]
.sym 8555 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 8556 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[0]
.sym 8558 w_tx_fsm_state[1]
.sym 8559 smi_ctrl_ins.swe_edge_SB_LUT4_I3_O
.sym 8560 smi_ctrl_ins.byte_ix[0]
.sym 8561 lvds_tx_inst.r_fifo_data[26]
.sym 8563 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_4_I3[2]
.sym 8570 smi_ctrl_ins.d_byte[3]
.sym 8571 smi_ctrl_ins.frame_sr[18]
.sym 8573 smi_ctrl_ins.d_byte[6]
.sym 8575 smi_ctrl_ins.frame_sr[13]
.sym 8578 r_counter
.sym 8579 smi_ctrl_ins.frame_sr[10]
.sym 8580 smi_ctrl_ins.swe_edge_SB_LUT4_I3_O
.sym 8581 smi_ctrl_ins.frame_sr[22]
.sym 8582 i_rst_b_SB_LUT4_I3_O
.sym 8585 smi_ctrl_ins.frame_sr[9]
.sym 8588 smi_ctrl_ins.frame_sr[8]
.sym 8604 smi_ctrl_ins.frame_sr[13]
.sym 8608 smi_ctrl_ins.frame_sr[8]
.sym 8615 smi_ctrl_ins.d_byte[3]
.sym 8623 smi_ctrl_ins.d_byte[6]
.sym 8626 smi_ctrl_ins.frame_sr[18]
.sym 8633 smi_ctrl_ins.frame_sr[9]
.sym 8639 smi_ctrl_ins.frame_sr[10]
.sym 8646 smi_ctrl_ins.frame_sr[22]
.sym 8648 smi_ctrl_ins.swe_edge_SB_LUT4_I3_O
.sym 8649 r_counter
.sym 8650 i_rst_b_SB_LUT4_I3_O
.sym 8651 tx_wr_data[13]
.sym 8652 tx_wr_data[28]
.sym 8653 tx_wr_data[29]
.sym 8654 tx_wr_data[14]
.sym 8655 tx_wr_data[26]
.sym 8656 lvds_tx_inst.r_state_SB_DFFER_Q_E_SB_LUT4_O_I1[0]
.sym 8657 tx_wr_data[3]
.sym 8658 tx_wr_data[27]
.sym 8659 i_rst_b_SB_LUT4_I3_O
.sym 8660 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 8662 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 8664 r_counter
.sym 8665 w_rx_fifo_pulled_data[19]
.sym 8666 w_rx_24_fifo_data[20]
.sym 8667 tx_wr_data[18]
.sym 8668 $PACKER_VCC_NET
.sym 8669 r_counter
.sym 8670 i_rst_b_SB_LUT4_I3_O
.sym 8671 lvds_tx_inst.r_fifo_data[14]
.sym 8675 w_rx_fifo_data[20]
.sym 8676 smi_ctrl_ins.frame_sr[11]
.sym 8677 w_rx_24_fifo_data[16]
.sym 8678 lvds_tx_inst.r_state_SB_DFFER_Q_E_SB_LUT4_O_I1[0]
.sym 8679 w_rx_24_fifo_data[11]
.sym 8680 w_rx_09_fifo_data[20]
.sym 8681 smi_ctrl_ins.frame_sr[0]
.sym 8682 w_rx_24_fifo_data[23]
.sym 8684 w_rx_24_fifo_data[19]
.sym 8685 w_rx_24_fifo_data[24]
.sym 8692 r_counter
.sym 8696 i_rst_b_SB_LUT4_I3_O
.sym 8697 w_tx_fifo_pulled_data[26]
.sym 8698 i_smi_swe_srw$SB_IO_IN
.sym 8699 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 8700 smi_ctrl_ins.swe_q1
.sym 8706 channel
.sym 8707 w_rx_24_fifo_data[10]
.sym 8708 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 8709 smi_ctrl_ins.push_req
.sym 8711 w_tx_fifo_full
.sym 8712 smi_ctrl_ins.swe_q2_d
.sym 8714 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 8716 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 8717 smi_ctrl_ins.push_req_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 8720 smi_ctrl_ins.byte_ix[0]
.sym 8721 lvds_tx_inst.r_fifo_data[26]
.sym 8722 smi_ctrl_ins.swe_q2
.sym 8723 w_rx_09_fifo_data[10]
.sym 8727 i_smi_swe_srw$SB_IO_IN
.sym 8731 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 8732 smi_ctrl_ins.push_req_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 8733 smi_ctrl_ins.byte_ix[0]
.sym 8734 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 8738 w_tx_fifo_full
.sym 8740 smi_ctrl_ins.push_req
.sym 8743 w_tx_fifo_pulled_data[26]
.sym 8744 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 8745 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 8746 lvds_tx_inst.r_fifo_data[26]
.sym 8752 smi_ctrl_ins.swe_q2
.sym 8756 w_rx_09_fifo_data[10]
.sym 8757 channel
.sym 8758 w_rx_24_fifo_data[10]
.sym 8762 smi_ctrl_ins.swe_q1
.sym 8768 smi_ctrl_ins.swe_q2_d
.sym 8769 smi_ctrl_ins.swe_q2
.sym 8772 r_counter
.sym 8773 i_rst_b_SB_LUT4_I3_O
.sym 8774 w_rx_24_fifo_data[11]
.sym 8775 w_rx_24_fifo_data[25]
.sym 8776 w_rx_24_fifo_data[28]
.sym 8777 w_rx_24_fifo_data[4]
.sym 8778 w_rx_24_fifo_data[21]
.sym 8779 w_rx_24_fifo_data[3]
.sym 8780 w_rx_24_fifo_data[29]
.sym 8781 w_rx_24_fifo_data[2]
.sym 8786 rx_fifo.wr_addr[3]
.sym 8787 $PACKER_VCC_NET
.sym 8788 w_rx_fifo_data[12]
.sym 8790 rx_fifo.wr_addr[4]
.sym 8792 tx_wr_en
.sym 8793 r_counter
.sym 8794 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 8795 w_rx_24_fifo_data[10]
.sym 8796 r_counter
.sym 8797 $PACKER_VCC_NET
.sym 8798 smi_ctrl_ins.frame_sr[14]
.sym 8799 tx_wr_en
.sym 8800 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 8801 w_rx_fifo_data[23]
.sym 8802 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 8803 smi_ctrl_ins.push_req_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 8804 w_rx_24_fifo_data[26]
.sym 8806 w_rx_24_fifo_data[1]
.sym 8807 w_rx_09_fifo_data[9]
.sym 8808 w_rx_09_fifo_data[21]
.sym 8809 smi_ctrl_ins.swe_edge_SB_LUT4_I3_O
.sym 8821 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 8823 w_rx_24_fifo_data[15]
.sym 8826 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 8828 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 8831 w_rx_24_fifo_data[11]
.sym 8836 w_rx_24_fifo_data[13]
.sym 8837 w_rx_24_fifo_data[16]
.sym 8839 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 8840 w_rx_24_fifo_data[25]
.sym 8841 channel
.sym 8844 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 8845 w_rx_24_fifo_data[24]
.sym 8846 w_rx_09_fifo_data[15]
.sym 8849 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 8851 w_rx_24_fifo_data[13]
.sym 8860 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 8862 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 8868 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 8869 w_rx_24_fifo_data[25]
.sym 8874 w_rx_24_fifo_data[16]
.sym 8875 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 8878 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 8879 w_rx_24_fifo_data[11]
.sym 8885 w_rx_24_fifo_data[15]
.sym 8886 w_rx_09_fifo_data[15]
.sym 8887 channel
.sym 8890 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 8892 w_rx_24_fifo_data[24]
.sym 8894 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 8895 lvds_clock_buf
.sym 8896 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 8897 w_rx_09_fifo_data[3]
.sym 8898 w_rx_09_fifo_data[17]
.sym 8899 w_rx_09_fifo_data[20]
.sym 8900 w_rx_09_fifo_data[11]
.sym 8901 w_rx_09_fifo_data[13]
.sym 8903 w_rx_09_fifo_data[6]
.sym 8904 w_rx_09_fifo_data[23]
.sym 8906 w_rx_24_fifo_data[3]
.sym 8909 w_tx_fifo_full
.sym 8910 i_rst_b_SB_LUT4_I3_O
.sym 8911 w_rx_24_fifo_data[13]
.sym 8912 w_rx_24_fifo_data[4]
.sym 8914 w_rx_24_fifo_data[2]
.sym 8915 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[0]
.sym 8917 w_rx_fifo_pulled_data[12]
.sym 8918 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 8919 w_rx_24_fifo_data[18]
.sym 8920 w_rx_24_fifo_data[28]
.sym 8921 i_sck$SB_IO_IN
.sym 8922 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 8923 w_rx_fifo_data[0]
.sym 8925 w_rx_fifo_push
.sym 8926 w_rx_09_fifo_data[6]
.sym 8928 tx_fifo.wr_addr[2]
.sym 8930 lvds_rx_24_inst.r_sync_input
.sym 8931 w_rx_09_fifo_data[1]
.sym 8932 w_rx_24_fifo_data[0]
.sym 8939 lvds_rx_09_inst.r_sync_input
.sym 8940 smi_ctrl_ins.push_req
.sym 8941 w_rx_24_fifo_data[0]
.sym 8942 rx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 8943 w_rx_fifo_push
.sym 8944 lvds_rx_09_inst.r_sync_input_SB_LUT4_I2_I3[1]
.sym 8945 w_rx_24_fifo_data[23]
.sym 8946 w_rx_09_fifo_data[27]
.sym 8947 w_lvds_rx_09_d1
.sym 8949 w_rx_24_fifo_data[27]
.sym 8950 w_lvds_rx_09_d0
.sym 8951 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 8952 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 8954 channel
.sym 8956 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 8957 w_tx_fifo_full
.sym 8961 tx_fifo.rd_addr[5]
.sym 8962 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 8963 tx_fifo.rd_addr[4]
.sym 8965 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 8967 smi_ctrl_ins.byte_ix[3]
.sym 8968 w_rx_09_fifo_data[0]
.sym 8969 w_rx_09_fifo_data[23]
.sym 8971 smi_ctrl_ins.push_req
.sym 8972 w_tx_fifo_full
.sym 8973 smi_ctrl_ins.byte_ix[3]
.sym 8974 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 8977 w_lvds_rx_09_d0
.sym 8983 tx_fifo.rd_addr[4]
.sym 8985 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 8986 tx_fifo.rd_addr[5]
.sym 8990 w_rx_24_fifo_data[27]
.sym 8991 w_rx_09_fifo_data[27]
.sym 8992 channel
.sym 8995 rx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 8996 w_rx_fifo_push
.sym 8997 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 8998 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9001 w_rx_09_fifo_data[0]
.sym 9003 w_rx_24_fifo_data[0]
.sym 9004 channel
.sym 9007 lvds_rx_09_inst.r_sync_input_SB_LUT4_I2_I3[1]
.sym 9008 lvds_rx_09_inst.r_sync_input
.sym 9009 w_lvds_rx_09_d1
.sym 9013 w_rx_24_fifo_data[23]
.sym 9014 channel
.sym 9016 w_rx_09_fifo_data[23]
.sym 9017 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 9018 lvds_clock_buf
.sym 9020 spi_if_ins.w_rx_data[6]
.sym 9021 spi_if_ins.w_rx_data[1]
.sym 9022 spi_if_ins.w_rx_data[5]
.sym 9023 spi_if_ins.w_rx_data[0]
.sym 9024 spi_if_ins.w_rx_data[4]
.sym 9025 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 9027 spi_if_ins.w_rx_data[2]
.sym 9032 i_rst_b_SB_LUT4_I3_O
.sym 9033 w_lvds_rx_09_d1
.sym 9035 w_tx_fifo_pulled_data[22]
.sym 9036 w_rx_09_fifo_data[2]
.sym 9037 w_tx_data_smi[1]
.sym 9038 w_lvds_rx_09_d0
.sym 9039 i_rst_b_SB_LUT4_I3_O
.sym 9040 w_rx_09_fifo_data[15]
.sym 9041 w_rx_24_fifo_data[23]
.sym 9042 w_rx_09_fifo_data[16]
.sym 9043 i_rst_b_SB_LUT4_I3_O
.sym 9045 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 9046 i_mosi$SB_IO_IN
.sym 9047 lvds_tx_inst.r_fifo_data[30]
.sym 9048 lvds_rx_09_inst.r_sync_input_SB_LUT4_I2_I3[1]
.sym 9049 tx_wr_data[3]
.sym 9050 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 9052 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 9054 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 9055 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E
.sym 9063 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 9064 lvds_rx_24_inst.r_sync_input_SB_LUT4_I2_I3[2]
.sym 9065 w_lvds_rx_24_d0
.sym 9067 w_lvds_rx_24_d1
.sym 9070 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 9083 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 9088 tx_fifo.wr_addr[2]
.sym 9089 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 9090 lvds_rx_24_inst.r_sync_input
.sym 9096 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 9097 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 9112 lvds_rx_24_inst.r_sync_input_SB_LUT4_I2_I3[2]
.sym 9113 w_lvds_rx_24_d1
.sym 9115 lvds_rx_24_inst.r_sync_input
.sym 9120 w_lvds_rx_24_d0
.sym 9130 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 9131 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 9132 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 9137 tx_fifo.wr_addr[2]
.sym 9140 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 9141 lvds_clock_buf
.sym 9143 spi_if_ins.spi.r_rx_byte[5]
.sym 9144 spi_if_ins.spi.r_rx_byte[4]
.sym 9145 spi_if_ins.spi.r_rx_byte[3]
.sym 9146 spi_if_ins.spi.r_rx_byte[6]
.sym 9147 spi_if_ins.spi.r_rx_byte[1]
.sym 9148 spi_if_ins.spi.r_rx_byte[2]
.sym 9149 spi_if_ins.spi.r_rx_byte[7]
.sym 9150 spi_if_ins.spi.r_rx_byte[0]
.sym 9154 tx_fifo.wr_addr[0]
.sym 9155 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 9156 w_rx_fifo_full
.sym 9157 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 9159 $PACKER_VCC_NET
.sym 9160 $PACKER_VCC_NET
.sym 9161 r_counter
.sym 9162 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 9164 w_rx_09_fifo_data[15]
.sym 9165 w_rx_09_fifo_data[12]
.sym 9166 spi_if_ins.w_rx_data[5]
.sym 9167 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 9168 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 9169 tx_fifo.wr_addr[4]
.sym 9171 spi_if_ins.w_rx_data[4]
.sym 9173 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 9176 smi_ctrl_ins.frame_sr[11]
.sym 9178 smi_ctrl_ins.frame_sr[0]
.sym 9184 w_tx_fifo_pulled_data[30]
.sym 9185 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 9188 i_rst_b_SB_LUT4_I3_O
.sym 9189 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[2]
.sym 9191 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 9193 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 9194 tx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9195 lvds_tx_inst.frame_boundary
.sym 9197 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 9199 lvds_tx_inst.r_fifo_data[30]
.sym 9208 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 9212 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 9213 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[3]
.sym 9215 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9232 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 9235 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 9236 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 9238 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 9247 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[2]
.sym 9248 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[3]
.sym 9249 tx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9250 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9259 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 9260 w_tx_fifo_pulled_data[30]
.sym 9261 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 9262 lvds_tx_inst.r_fifo_data[30]
.sym 9263 lvds_tx_inst.frame_boundary
.sym 9264 lvds_clock_buf
.sym 9265 i_rst_b_SB_LUT4_I3_O
.sym 9267 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 9268 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 9269 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 9270 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0]
.sym 9271 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[3]
.sym 9272 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 9273 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 9277 tx_fifo.wr_addr[8]
.sym 9279 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 9282 tx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9283 $PACKER_VCC_NET
.sym 9284 w_lvds_rx_24_d0
.sym 9285 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 9286 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 9287 $PACKER_VCC_NET
.sym 9288 w_lvds_rx_24_d1
.sym 9290 smi_ctrl_ins.frame_sr[14]
.sym 9291 tx_wr_en
.sym 9292 tx_fifo.rd_addr_gray_wr_r[2]
.sym 9293 w_tx_fifo_pull
.sym 9294 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 9295 r_counter
.sym 9296 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 9297 smi_ctrl_ins.swe_edge_SB_LUT4_I3_O
.sym 9298 tx_fifo.rd_addr_gray_wr_r[8]
.sym 9300 w_lvds_tx_d1
.sym 9301 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 9309 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9311 i_rst_b_SB_LUT4_I3_O
.sym 9314 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 9321 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 9325 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 9326 w_lvds_tx_d1
.sym 9334 tx_fifo.wr_addr[2]
.sym 9338 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 9347 tx_fifo.wr_addr[2]
.sym 9360 w_lvds_tx_d1
.sym 9364 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 9376 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9377 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 9379 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 9382 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 9383 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9384 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 9386 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 9387 lvds_clock_buf
.sym 9388 i_rst_b_SB_LUT4_I3_O
.sym 9389 tx_wr_data[25]
.sym 9390 tx_wr_data[12]
.sym 9391 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 9392 tx_wr_data[21]
.sym 9393 tx_wr_data[9]
.sym 9396 tx_wr_data[24]
.sym 9401 i_rst_b_SB_LUT4_I3_O
.sym 9403 smi_ctrl_ins.r_dir_SB_DFFER_Q_E
.sym 9404 smi_ctrl_ins.r_channel_SB_DFFER_Q_E
.sym 9405 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9406 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 9407 w_lvds_rx_24_d0
.sym 9408 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 9409 $PACKER_VCC_NET
.sym 9410 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 9413 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 9414 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 9415 tx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 9416 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E
.sym 9417 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 9418 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 9420 tx_fifo.wr_addr[2]
.sym 9421 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 9422 tx_fifo.wr_addr_gray[8]
.sym 9423 w_rx_fifo_push
.sym 9424 tx_fifo.wr_addr_gray[5]
.sym 9432 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 9435 tx_fifo.wr_addr_gray[1]
.sym 9440 tx_fifo.wr_addr_gray[0]
.sym 9441 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9442 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 9443 tx_fifo.wr_addr_gray[6]
.sym 9445 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9447 tx_fifo.wr_addr_gray_rd[0]
.sym 9450 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 9453 w_tx_fifo_pull
.sym 9454 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 9456 tx_fifo.wr_addr_gray_rd[1]
.sym 9458 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 9463 tx_fifo.wr_addr_gray[6]
.sym 9471 tx_fifo.wr_addr_gray[0]
.sym 9478 tx_fifo.wr_addr_gray[1]
.sym 9483 tx_fifo.wr_addr_gray_rd[0]
.sym 9490 tx_fifo.wr_addr_gray_rd[1]
.sym 9493 w_tx_fifo_pull
.sym 9494 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 9495 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 9496 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 9505 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 9506 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 9507 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 9508 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 9510 lvds_clock_buf
.sym 9513 tx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 9514 tx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 9515 tx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 9516 tx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 9517 tx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 9518 tx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 9519 tx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 9520 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 9522 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 9524 tx_fifo.wr_addr_gray_rd[6]
.sym 9525 tx_fifo.rd_addr_gray_wr_r[4]
.sym 9527 smi_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 9529 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 9532 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 9533 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9534 w_rx_09_fifo_data[26]
.sym 9535 i_rst_b_SB_LUT4_I3_O
.sym 9538 tx_wr_data[21]
.sym 9539 w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.sym 9540 tx_fifo.wr_addr[6]
.sym 9541 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 9543 tx_fifo.rd_addr_gray_wr_r[1]
.sym 9546 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 9547 tx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 9553 tx_fifo.wr_addr[0]
.sym 9556 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 9557 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 9559 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9560 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 9561 tx_wr_en
.sym 9562 r_counter
.sym 9564 tx_fifo.rd_addr_gray_wr_r[2]
.sym 9565 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 9566 i_rst_b_SB_LUT4_I3_O
.sym 9568 w_tx_fifo_full
.sym 9569 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 9570 tx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 9571 tx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 9572 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 9576 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 9577 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 9578 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 9580 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 9583 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 9584 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 9586 tx_fifo.wr_addr[0]
.sym 9592 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 9593 tx_fifo.rd_addr_gray_wr_r[2]
.sym 9594 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 9599 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 9605 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 9610 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 9611 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 9612 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 9613 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 9618 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 9622 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9623 tx_wr_en
.sym 9624 w_tx_fifo_full
.sym 9625 tx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 9628 tx_wr_en
.sym 9629 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 9630 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 9631 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 9632 tx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 9633 r_counter
.sym 9634 i_rst_b_SB_LUT4_I3_O
.sym 9635 tx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 9636 tx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 9637 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 9638 tx_fifo.wr_addr[2]
.sym 9639 tx_fifo.wr_addr[4]
.sym 9640 tx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 9641 tx_fifo.wr_addr[5]
.sym 9642 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 9647 tx_fifo.wr_addr[0]
.sym 9648 r_counter
.sym 9649 i_ss_SB_LUT4_I3_O
.sym 9652 lvds_rx_09_inst.r_phase_count[0]
.sym 9654 i_rst_b_SB_LUT4_I3_O
.sym 9656 r_counter
.sym 9657 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 9659 spi_if_ins.w_rx_data[4]
.sym 9660 tx_fifo.wr_addr[4]
.sym 9661 tx_wr_data[14]
.sym 9662 w_ioc[1]
.sym 9663 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 9664 spi_if_ins.spi.r2_rx_done
.sym 9665 tx_fifo.wr_addr[7]
.sym 9666 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 9667 tx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 9668 tx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 9669 tx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 9670 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9676 r_counter
.sym 9677 tx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 9678 w_ioc[1]
.sym 9679 tx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 9680 w_cs[2]
.sym 9681 w_fetch
.sym 9684 tx_fifo.wr_addr[0]
.sym 9687 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 9688 w_load
.sym 9689 tx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 9690 tx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 9691 tx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 9695 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0[2]
.sym 9696 i_rst_b_SB_LUT4_I3_O
.sym 9703 tx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 9704 w_ioc[0]
.sym 9705 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 9709 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 9710 w_load
.sym 9711 w_cs[2]
.sym 9712 w_fetch
.sym 9715 tx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 9717 tx_fifo.wr_addr[0]
.sym 9728 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 9733 tx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 9736 tx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 9739 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0[2]
.sym 9741 w_ioc[0]
.sym 9742 w_ioc[1]
.sym 9748 tx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 9752 tx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 9753 tx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 9755 tx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 9756 r_counter
.sym 9757 i_rst_b_SB_LUT4_I3_O
.sym 9760 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 9761 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9762 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 9763 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 9764 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 9765 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 9772 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 9773 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 9776 r_counter
.sym 9777 w_fetch
.sym 9778 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 9779 $PACKER_VCC_NET
.sym 9781 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 9782 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 9783 tx_fifo.wr_addr[8]
.sym 9784 tx_fifo.wr_addr[2]
.sym 9785 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 9786 r_counter
.sym 9787 lvds_rx_09_inst.r_phase_count[1]
.sym 9788 tx_fifo.rd_addr_gray_wr_r[2]
.sym 9789 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 9790 tx_fifo.rd_addr_gray_wr_r[8]
.sym 9791 r_counter
.sym 9793 tx_fifo.rd_addr_gray_wr_r[3]
.sym 9800 tx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9802 tx_fifo.wr_addr[2]
.sym 9803 i_rst_b_SB_LUT4_I3_O
.sym 9804 w_lvds_rx_09_d0
.sym 9806 w_lvds_rx_09_d1
.sym 9808 tx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 9811 tx_fifo.wr_addr[4]
.sym 9812 spi_if_ins.spi.r3_rx_done
.sym 9815 r_counter
.sym 9817 tx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 9819 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 9820 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 9824 spi_if_ins.spi.r2_rx_done
.sym 9827 tx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 9835 tx_fifo.wr_addr[2]
.sym 9838 w_lvds_rx_09_d0
.sym 9840 w_lvds_rx_09_d1
.sym 9845 tx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 9851 tx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 9856 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 9857 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 9863 spi_if_ins.spi.r3_rx_done
.sym 9865 spi_if_ins.spi.r2_rx_done
.sym 9869 tx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9876 tx_fifo.wr_addr[4]
.sym 9878 tx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 9879 r_counter
.sym 9880 i_rst_b_SB_LUT4_I3_O
.sym 9881 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 9882 w_ioc[2]
.sym 9883 w_ioc[3]
.sym 9884 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 9885 tx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 9887 w_ioc[4]
.sym 9895 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 9896 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 9899 w_load
.sym 9900 i_rst_b_SB_LUT4_I3_O
.sym 9901 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 9904 r_counter
.sym 9906 tx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 9907 w_rx_data[0]
.sym 9908 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 9909 tx_fifo.wr_addr[8]
.sym 9915 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E
.sym 9922 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 9924 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 9926 w_ioc[1]
.sym 9928 tx_fifo.rd_addr_gray_wr_r[7]
.sym 9929 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 9930 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0[0]
.sym 9931 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 9934 w_ioc[0]
.sym 9935 i_rst_b_SB_LUT4_I3_O
.sym 9936 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 9937 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 9938 tx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 9940 tx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 9941 tx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 9942 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 9944 tx_fifo.wr_addr[2]
.sym 9947 r_counter
.sym 9949 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 9957 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 9961 w_ioc[0]
.sym 9962 w_ioc[1]
.sym 9963 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0[0]
.sym 9964 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 9967 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 9968 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 9969 tx_fifo.rd_addr_gray_wr_r[7]
.sym 9973 tx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 9979 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 9981 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 9982 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 9986 tx_fifo.wr_addr[2]
.sym 9988 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 9993 tx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 9998 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 10000 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 10001 tx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 10002 r_counter
.sym 10003 i_rst_b_SB_LUT4_I3_O
.sym 10005 w_rx_data[2]
.sym 10007 w_rx_data[3]
.sym 10009 w_rx_data[4]
.sym 10011 w_rx_data[0]
.sym 10012 tx_wr_en
.sym 10016 w_cs[0]
.sym 10017 w_ioc[4]
.sym 10020 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 10021 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O
.sym 10022 w_ioc[0]
.sym 10023 o_shdn_rx_lna$SB_IO_OUT
.sym 10024 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0[2]
.sym 10026 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0[0]
.sym 10027 w_ioc[3]
.sym 10030 tx_fifo.rd_addr_gray_wr_r[1]
.sym 10032 tx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 10035 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10053 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10057 tx_fifo.rd_addr_gray_wr[0]
.sym 10061 tx_fifo.wr_addr[0]
.sym 10067 tx_fifo.rd_addr_gray_wr[1]
.sym 10069 tx_fifo.rd_addr_gray_wr[9]
.sym 10070 r_counter
.sym 10072 tx_fifo.rd_addr_gray_wr[7]
.sym 10075 tx_fifo.rd_addr_gray_wr[8]
.sym 10076 tx_fifo.rd_addr_gray_wr[5]
.sym 10079 tx_fifo.rd_addr_gray_wr[0]
.sym 10084 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10087 tx_fifo.wr_addr[0]
.sym 10096 tx_fifo.rd_addr_gray_wr[9]
.sym 10103 tx_fifo.rd_addr_gray_wr[8]
.sym 10109 tx_fifo.rd_addr_gray_wr[1]
.sym 10114 tx_fifo.rd_addr_gray_wr[7]
.sym 10123 tx_fifo.rd_addr_gray_wr[5]
.sym 10125 r_counter
.sym 10140 w_rx_data[0]
.sym 10141 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 10144 w_rx_data[2]
.sym 10154 tx_fifo.rd_addr_gray_wr[7]
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10192 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 w_smi_data_output[2]
.sym 10203 w_smi_data_direction
.sym 10204 w_smi_data_output[1]
.sym 10206 w_smi_data_direction
.sym 10207 $PACKER_VCC_NET
.sym 10212 w_smi_data_direction
.sym 10215 $PACKER_VCC_NET
.sym 10220 w_smi_data_direction
.sym 10222 w_smi_data_output[1]
.sym 10223 w_smi_data_output[2]
.sym 10226 smi_ctrl_ins.d_q3[5]
.sym 10227 smi_ctrl_ins.d_q2[5]
.sym 10228 smi_ctrl_ins.d_q2[3]
.sym 10229 smi_ctrl_ins.d_q1[0]
.sym 10230 smi_ctrl_ins.d_q2[7]
.sym 10231 smi_ctrl_ins.d_q1[3]
.sym 10232 smi_ctrl_ins.d_q1[5]
.sym 10233 smi_ctrl_ins.d_q3[7]
.sym 10250 spi_if_ins.w_rx_data[4]
.sym 10259 $PACKER_VCC_NET
.sym 10268 smi_ctrl_ins.d_q2[1]
.sym 10271 smi_ctrl_ins.d_q2[2]
.sym 10272 smi_ctrl_ins.d_q1[2]
.sym 10273 w_smi_data_input[4]
.sym 10277 r_counter
.sym 10280 w_smi_data_input[2]
.sym 10290 smi_ctrl_ins.d_q1[6]
.sym 10295 smi_ctrl_ins.d_q1[0]
.sym 10296 w_smi_data_input[6]
.sym 10301 smi_ctrl_ins.d_q2[1]
.sym 10307 smi_ctrl_ins.d_q2[2]
.sym 10313 smi_ctrl_ins.d_q1[6]
.sym 10320 smi_ctrl_ins.d_q1[2]
.sym 10328 w_smi_data_input[2]
.sym 10333 w_smi_data_input[4]
.sym 10340 w_smi_data_input[6]
.sym 10346 smi_ctrl_ins.d_q1[0]
.sym 10348 r_counter
.sym 10350 w_smi_data_input[0]
.sym 10352 w_smi_data_input[7]
.sym 10355 smi_ctrl_ins.r_fifo_pull_1
.sym 10356 smi_ctrl_ins.byte_ix[0]
.sym 10357 w_smi_read_req
.sym 10358 smi_ctrl_ins.byte_ix[3]
.sym 10359 smi_ctrl_ins.r_fifo_pull
.sym 10360 smi_ctrl_ins.byte_ix[1]
.sym 10361 smi_ctrl_ins.byte_ix[2]
.sym 10364 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 10366 rx_fifo.wr_addr[4]
.sym 10367 lvds_tx_inst.r_sync_count[0]
.sym 10368 lvds_tx_inst.r_sync_count[1]
.sym 10372 rx_fifo.wr_addr[9]
.sym 10373 w_smi_data_input[4]
.sym 10374 w_rx_fifo_data[0]
.sym 10377 i_rst_b_SB_LUT4_I3_O
.sym 10391 smi_ctrl_ins.d_q2[3]
.sym 10407 smi_ctrl_ins.d_q3[2]
.sym 10411 w_rx_09_fifo_data[22]
.sym 10415 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 10419 smi_ctrl_ins.d_q3[7]
.sym 10431 r_counter
.sym 10433 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[3]
.sym 10436 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[0]
.sym 10437 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[2]
.sym 10440 w_smi_data_input[1]
.sym 10441 smi_ctrl_ins.d_q2[6]
.sym 10443 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[1]
.sym 10444 smi_ctrl_ins.d_q1[4]
.sym 10446 smi_ctrl_ins.d_q2[0]
.sym 10448 smi_ctrl_ins.d_q2[3]
.sym 10453 smi_ctrl_ins.d_q1[1]
.sym 10462 smi_ctrl_ins.d_q2[4]
.sym 10464 smi_ctrl_ins.d_q1[1]
.sym 10470 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[1]
.sym 10471 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[2]
.sym 10472 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[0]
.sym 10473 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[3]
.sym 10476 smi_ctrl_ins.d_q2[0]
.sym 10483 smi_ctrl_ins.d_q2[4]
.sym 10491 smi_ctrl_ins.d_q2[6]
.sym 10494 smi_ctrl_ins.d_q2[3]
.sym 10502 w_smi_data_input[1]
.sym 10507 smi_ctrl_ins.d_q1[4]
.sym 10511 r_counter
.sym 10513 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_6_I3[0]
.sym 10514 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 10515 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_4_I3[1]
.sym 10516 smi_ctrl_ins.r_fifo_pulled_data[21]
.sym 10517 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_5_I3[0]
.sym 10518 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_7_I3[1]
.sym 10519 smi_ctrl_ins.r_fifo_pulled_data[18]
.sym 10520 smi_ctrl_ins.r_fifo_pulled_data[20]
.sym 10521 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 10527 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[3]
.sym 10528 w_smi_read_req
.sym 10529 w_smi_data_direction
.sym 10530 smi_ctrl_ins.byte_ix[2]
.sym 10532 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[0]
.sym 10533 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 10534 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 10536 smi_ctrl_ins.byte_ix[0]
.sym 10537 smi_ctrl_ins.byte_ix[0]
.sym 10538 w_rx_fifo_pulled_data[8]
.sym 10540 lvds_tx_inst.frame_boundary
.sym 10542 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 10543 smi_ctrl_ins.d_byte[2]
.sym 10544 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_1_I3[0]
.sym 10545 rx_fifo.wr_addr[0]
.sym 10547 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_6_I3[1]
.sym 10559 smi_ctrl_ins.d_q3[3]
.sym 10560 smi_ctrl_ins.byte_ix[1]
.sym 10561 smi_ctrl_ins.byte_ix[2]
.sym 10563 r_counter
.sym 10564 smi_ctrl_ins.byte_ix[0]
.sym 10565 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 10566 smi_ctrl_ins.d_q3[6]
.sym 10569 smi_ctrl_ins.frame_sr_SB_DFFER_Q_E
.sym 10570 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 10573 smi_ctrl_ins.d_q3[2]
.sym 10575 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 10584 smi_ctrl_ins.d_q3[7]
.sym 10585 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 10590 smi_ctrl_ins.d_q3[7]
.sym 10595 smi_ctrl_ins.d_q3[3]
.sym 10599 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 10600 smi_ctrl_ins.byte_ix[0]
.sym 10601 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 10602 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 10606 smi_ctrl_ins.frame_sr_SB_DFFER_Q_E
.sym 10612 smi_ctrl_ins.d_q3[6]
.sym 10618 smi_ctrl_ins.byte_ix[1]
.sym 10619 smi_ctrl_ins.byte_ix[2]
.sym 10623 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 10625 smi_ctrl_ins.byte_ix[1]
.sym 10631 smi_ctrl_ins.d_q3[2]
.sym 10633 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 10634 r_counter
.sym 10636 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 10637 w_smi_data_output[4]
.sym 10638 w_smi_data_output[1]
.sym 10639 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 10640 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 10641 smi_ctrl_ins.int_cnt_rx[3]
.sym 10642 w_smi_data_output[6]
.sym 10643 smi_ctrl_ins.int_cnt_rx[4]
.sym 10646 spi_if_ins.w_rx_data[2]
.sym 10647 tx_wr_data[29]
.sym 10648 w_smi_data_output[2]
.sym 10650 rx_fifo.wr_addr[0]
.sym 10651 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_I3[0]
.sym 10653 w_rx_24_fifo_data[8]
.sym 10654 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_2_I3[0]
.sym 10655 w_rx_24_fifo_data[24]
.sym 10656 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[2]
.sym 10658 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 10659 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[1]
.sym 10661 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 10662 w_rx_fifo_data[9]
.sym 10665 channel
.sym 10666 w_rx_24_fifo_data[4]
.sym 10668 smi_ctrl_ins.r_fifo_pulled_data[18]
.sym 10669 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 10670 w_tx_fsm_state[0]
.sym 10671 w_rx_data[0]
.sym 10678 smi_ctrl_ins.d_byte[3]
.sym 10679 w_rx_24_fifo_data[22]
.sym 10681 channel
.sym 10684 smi_ctrl_ins.r_fifo_pulled_data[20]
.sym 10685 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 10686 r_counter
.sym 10687 w_rx_09_fifo_data[22]
.sym 10688 smi_ctrl_ins.frame_sr_SB_DFFER_Q_E
.sym 10689 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 10690 i_rst_b_SB_LUT4_I3_O
.sym 10691 w_rx_24_fifo_data[20]
.sym 10692 smi_ctrl_ins.d_byte[4]
.sym 10697 smi_ctrl_ins.byte_ix[0]
.sym 10699 smi_ctrl_ins.d_byte[0]
.sym 10700 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 10702 w_rx_09_fifo_data[20]
.sym 10706 smi_ctrl_ins.int_cnt_rx[3]
.sym 10708 smi_ctrl_ins.int_cnt_rx[4]
.sym 10710 channel
.sym 10711 w_rx_09_fifo_data[22]
.sym 10712 w_rx_24_fifo_data[22]
.sym 10719 smi_ctrl_ins.d_byte[4]
.sym 10722 w_rx_09_fifo_data[20]
.sym 10723 w_rx_24_fifo_data[20]
.sym 10724 channel
.sym 10730 smi_ctrl_ins.d_byte[3]
.sym 10734 smi_ctrl_ins.int_cnt_rx[4]
.sym 10735 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 10736 smi_ctrl_ins.int_cnt_rx[3]
.sym 10737 smi_ctrl_ins.r_fifo_pulled_data[20]
.sym 10741 smi_ctrl_ins.d_byte[0]
.sym 10747 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 10752 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 10755 smi_ctrl_ins.byte_ix[0]
.sym 10756 smi_ctrl_ins.frame_sr_SB_DFFER_Q_E
.sym 10757 r_counter
.sym 10758 i_rst_b_SB_LUT4_I3_O
.sym 10759 smi_ctrl_ins.frame_sr[2]
.sym 10760 w_rx_fifo_data[1]
.sym 10761 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_1_I3[3]
.sym 10762 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_6_I3[3]
.sym 10763 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 10764 smi_ctrl_ins.frame_sr[1]
.sym 10765 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 10766 w_rx_fifo_data[9]
.sym 10769 tx_wr_data[14]
.sym 10771 w_rx_24_fifo_data[26]
.sym 10772 w_smi_data_output[6]
.sym 10773 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 10774 r_counter
.sym 10775 w_rx_24_fifo_data[22]
.sym 10776 smi_ctrl_ins.int_cnt_rx[4]
.sym 10777 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 10779 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 10780 w_smi_data_output[4]
.sym 10782 w_smi_data_output[1]
.sym 10784 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 10785 smi_ctrl_ins.frame_sr[20]
.sym 10786 w_rx_09_fifo_data[25]
.sym 10787 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 10789 smi_ctrl_ins.int_cnt_rx[3]
.sym 10790 smi_ctrl_ins.frame_sr[17]
.sym 10791 tx_wr_data[13]
.sym 10792 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 10793 tx_wr_data[28]
.sym 10794 smi_ctrl_ins.frame_sr_SB_DFFER_Q_E
.sym 10800 r_counter
.sym 10801 smi_ctrl_ins.frame_sr[4]
.sym 10802 w_tx_fsm_state[1]
.sym 10803 smi_ctrl_ins.frame_sr[3]
.sym 10806 lvds_tx_inst.sent_first_sync_SB_LUT4_I1_I0[0]
.sym 10809 smi_ctrl_ins.frame_sr[21]
.sym 10811 smi_ctrl_ins.swe_edge_SB_LUT4_I3_O
.sym 10812 $PACKER_VCC_NET
.sym 10813 i_rst_b_SB_LUT4_I3_O
.sym 10815 smi_ctrl_ins.d_byte[2]
.sym 10821 smi_ctrl_ins.frame_sr[1]
.sym 10824 smi_ctrl_ins.frame_sr[2]
.sym 10830 w_tx_fsm_state[0]
.sym 10833 smi_ctrl_ins.frame_sr[21]
.sym 10841 smi_ctrl_ins.frame_sr[3]
.sym 10846 smi_ctrl_ins.frame_sr[4]
.sym 10853 $PACKER_VCC_NET
.sym 10860 smi_ctrl_ins.frame_sr[1]
.sym 10864 w_tx_fsm_state[1]
.sym 10865 w_tx_fsm_state[0]
.sym 10866 lvds_tx_inst.sent_first_sync_SB_LUT4_I1_I0[0]
.sym 10871 smi_ctrl_ins.d_byte[2]
.sym 10875 smi_ctrl_ins.frame_sr[2]
.sym 10879 smi_ctrl_ins.swe_edge_SB_LUT4_I3_O
.sym 10880 r_counter
.sym 10881 i_rst_b_SB_LUT4_I3_O
.sym 10882 w_rx_fifo_data[3]
.sym 10883 lvds_tx_inst.r_state_SB_DFFER_Q_E
.sym 10885 w_rx_fifo_data[25]
.sym 10886 w_tx_fifo_full
.sym 10887 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_5_I3[3]
.sym 10888 w_rx_fifo_data[13]
.sym 10889 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_1_I1[1]
.sym 10894 i_rst_b_SB_LUT4_I3_O
.sym 10895 i_sck$SB_IO_IN
.sym 10896 w_rx_fifo_push
.sym 10897 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 10899 i_button_SB_LUT4_I2_I1[2]
.sym 10900 w_rx_09_fifo_data[1]
.sym 10901 i_rst_b_SB_LUT4_I3_O
.sym 10902 tx_wr_data[14]
.sym 10903 smi_ctrl_ins.d_byte[1]
.sym 10904 io_ctrl_ins.rf_pin_state[0]
.sym 10905 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 10906 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 10907 w_rx_09_fifo_data[6]
.sym 10908 spi_if_ins.w_rx_data[1]
.sym 10909 w_rx_09_fifo_data[22]
.sym 10910 w_rx_24_fifo_data[29]
.sym 10911 tx_wr_data[26]
.sym 10913 w_rx_24_fifo_data[1]
.sym 10914 w_rx_09_fifo_data[19]
.sym 10916 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 10917 tx_wr_data[27]
.sym 10925 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 10926 w_rx_24_fifo_data[23]
.sym 10928 w_rx_24_fifo_data[19]
.sym 10934 w_rx_24_fifo_data[27]
.sym 10938 w_rx_24_fifo_data[26]
.sym 10939 w_rx_24_fifo_data[9]
.sym 10940 w_rx_24_fifo_data[1]
.sym 10944 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 10946 w_rx_24_fifo_data[0]
.sym 10952 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 10954 w_rx_24_fifo_data[2]
.sym 10956 w_rx_24_fifo_data[9]
.sym 10959 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 10962 w_rx_24_fifo_data[23]
.sym 10964 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 10968 w_rx_24_fifo_data[26]
.sym 10969 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 10976 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 10977 w_rx_24_fifo_data[2]
.sym 10981 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 10983 w_rx_24_fifo_data[19]
.sym 10986 w_rx_24_fifo_data[1]
.sym 10988 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 10994 w_rx_24_fifo_data[27]
.sym 10995 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 10998 w_rx_24_fifo_data[0]
.sym 11000 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 11002 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 11003 lvds_clock_buf
.sym 11004 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 11005 w_rx_09_fifo_data[16]
.sym 11006 w_rx_09_fifo_data[25]
.sym 11007 w_rx_09_fifo_data[19]
.sym 11008 w_rx_09_fifo_data[29]
.sym 11009 w_rx_09_fifo_data[27]
.sym 11010 w_rx_09_fifo_data[2]
.sym 11011 w_rx_09_fifo_data[14]
.sym 11012 w_rx_09_fifo_data[18]
.sym 11013 w_rx_24_fifo_data[21]
.sym 11018 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 11019 w_tx_fsm_state[1]
.sym 11020 w_rx_fifo_data[25]
.sym 11021 w_tx_fsm_state[1]
.sym 11022 i_mosi$SB_IO_IN
.sym 11023 w_rx_24_fifo_data[28]
.sym 11026 lvds_tx_inst.r_state_SB_DFFER_Q_E
.sym 11027 w_rx_24_fifo_data[21]
.sym 11028 io_pmod_in[3]$SB_IO_IN
.sym 11029 w_rx_09_fifo_data[10]
.sym 11031 w_tx_fifo_pulled_data[14]
.sym 11032 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 11033 w_tx_fifo_full
.sym 11036 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_1_I3[0]
.sym 11038 lvds_tx_inst.frame_boundary
.sym 11039 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 11049 w_rx_09_fifo_data[15]
.sym 11051 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 11052 w_rx_09_fifo_data[21]
.sym 11055 w_rx_09_fifo_data[1]
.sym 11059 w_rx_09_fifo_data[9]
.sym 11064 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 11065 w_rx_09_fifo_data[11]
.sym 11066 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 11071 w_rx_09_fifo_data[4]
.sym 11077 w_rx_09_fifo_data[18]
.sym 11079 w_rx_09_fifo_data[1]
.sym 11080 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 11085 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 11087 w_rx_09_fifo_data[15]
.sym 11091 w_rx_09_fifo_data[18]
.sym 11094 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 11097 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 11100 w_rx_09_fifo_data[9]
.sym 11104 w_rx_09_fifo_data[11]
.sym 11106 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 11115 w_rx_09_fifo_data[4]
.sym 11116 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 11123 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 11124 w_rx_09_fifo_data[21]
.sym 11125 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 11126 lvds_clock_buf
.sym 11127 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 11128 w_rx_09_fifo_data[12]
.sym 11129 w_rx_09_fifo_data[22]
.sym 11130 w_rx_09_fifo_data[31]
.sym 11131 w_rx_09_fifo_data[5]
.sym 11132 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 11133 w_rx_09_fifo_data[24]
.sym 11134 w_rx_09_fifo_data[7]
.sym 11135 w_rx_09_fifo_data[13]
.sym 11138 spi_if_ins.w_rx_data[0]
.sym 11140 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 11142 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 11143 w_rx_09_fifo_data[29]
.sym 11145 w_rx_24_fifo_data[16]
.sym 11146 lvds_tx_inst.r_tx_state_q
.sym 11147 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 11148 w_rx_24_fifo_data[23]
.sym 11149 w_tx_data_smi[4]
.sym 11150 w_rx_24_fifo_data[19]
.sym 11151 w_tx_data_smi[2]
.sym 11154 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 11155 w_rx_09_fifo_data[24]
.sym 11158 w_rx_24_fifo_data[4]
.sym 11160 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 11161 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 11162 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 11163 w_rx_data[0]
.sym 11170 spi_if_ins.spi.r_rx_byte[4]
.sym 11174 spi_if_ins.spi.r_rx_byte[2]
.sym 11176 spi_if_ins.spi.r_rx_byte[0]
.sym 11177 spi_if_ins.spi.r_rx_byte[5]
.sym 11178 r_counter
.sym 11180 spi_if_ins.spi.r_rx_byte[6]
.sym 11181 spi_if_ins.spi.r_rx_byte[1]
.sym 11183 spi_if_ins.spi.r_rx_byte[7]
.sym 11196 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 11202 spi_if_ins.spi.r_rx_byte[6]
.sym 11208 spi_if_ins.spi.r_rx_byte[1]
.sym 11215 spi_if_ins.spi.r_rx_byte[5]
.sym 11222 spi_if_ins.spi.r_rx_byte[0]
.sym 11227 spi_if_ins.spi.r_rx_byte[4]
.sym 11232 spi_if_ins.spi.r_rx_byte[7]
.sym 11244 spi_if_ins.spi.r_rx_byte[2]
.sym 11248 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 11249 r_counter
.sym 11251 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 11252 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 11253 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 11254 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 11256 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 11257 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11258 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 11263 spi_if_ins.w_rx_data[6]
.sym 11264 w_rx_09_fifo_data[7]
.sym 11265 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 11266 w_rx_09_fifo_data[5]
.sym 11267 spi_if_ins.w_rx_data[1]
.sym 11269 lvds_tx_inst.fifo_empty_d2
.sym 11270 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 11271 w_rx_09_fifo_data[21]
.sym 11273 w_rx_09_fifo_data[9]
.sym 11274 tx_fifo.rd_addr_gray_wr_r[8]
.sym 11275 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 11276 tx_wr_data[13]
.sym 11278 spi_if_ins.w_rx_data[0]
.sym 11279 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 11281 w_rx_09_fifo_data[24]
.sym 11282 smi_ctrl_ins.frame_sr[20]
.sym 11283 smi_ctrl_ins.frame_sr[17]
.sym 11284 tx_fifo.wr_addr[5]
.sym 11285 tx_wr_data[28]
.sym 11301 i_sck$SB_IO_IN
.sym 11306 i_mosi$SB_IO_IN
.sym 11308 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 11310 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 11311 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 11313 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 11317 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 11319 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11320 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 11321 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 11328 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 11332 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 11338 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 11346 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 11352 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 11356 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 11361 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 11367 i_mosi$SB_IO_IN
.sym 11371 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11372 i_sck$SB_IO_IN
.sym 11374 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E
.sym 11375 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11376 spi_if_ins.w_rx_data[3]
.sym 11377 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11378 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 11380 w_rx_fifo_data[4]
.sym 11381 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 11386 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 11387 w_rx_24_fifo_push
.sym 11388 w_rx_09_fifo_data[6]
.sym 11390 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E
.sym 11391 lvds_rx_24_inst.r_sync_input
.sym 11392 i_sck$SB_IO_IN
.sym 11397 i_rst_b_SB_LUT4_I3_O
.sym 11398 $PACKER_VCC_NET
.sym 11399 tx_fifo.rd_addr_gray_wr_r[6]
.sym 11400 spi_if_ins.w_rx_data[1]
.sym 11403 tx_wr_data[25]
.sym 11404 $PACKER_VCC_NET
.sym 11406 i_sck$SB_IO_IN
.sym 11407 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 11409 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 11415 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 11416 w_lvds_rx_24_d0
.sym 11417 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E
.sym 11418 $PACKER_VCC_NET
.sym 11419 lvds_rx_24_inst.r_phase_count[0]
.sym 11424 $PACKER_VCC_NET
.sym 11425 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 11427 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0]
.sym 11428 i_rst_b_SB_LUT4_I3_O
.sym 11430 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 11432 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 11433 lvds_rx_24_inst.r_phase_count[1]
.sym 11434 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 11435 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 11436 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 11437 w_rx_fifo_push
.sym 11439 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 11440 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 11441 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 11442 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11443 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 11444 tx_fifo.rd_addr_gray_wr_r[3]
.sym 11446 w_lvds_rx_24_d1
.sym 11447 $nextpnr_ICESTORM_LC_7$O
.sym 11450 lvds_rx_24_inst.r_phase_count[0]
.sym 11453 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 11455 lvds_rx_24_inst.r_phase_count[1]
.sym 11456 $PACKER_VCC_NET
.sym 11457 lvds_rx_24_inst.r_phase_count[0]
.sym 11460 $PACKER_VCC_NET
.sym 11461 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0]
.sym 11463 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 11466 w_lvds_rx_24_d0
.sym 11469 w_lvds_rx_24_d1
.sym 11472 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 11473 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 11474 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 11475 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 11478 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 11479 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11480 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 11481 tx_fifo.rd_addr_gray_wr_r[3]
.sym 11484 w_rx_fifo_push
.sym 11485 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 11486 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 11487 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 11490 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 11491 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 11492 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 11493 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 11494 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E
.sym 11495 lvds_clock_buf
.sym 11496 i_rst_b_SB_LUT4_I3_O
.sym 11497 w_rx_09_fifo_data[26]
.sym 11498 w_rx_09_fifo_data[10]
.sym 11499 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 11500 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11501 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 11502 w_rx_09_fifo_data[28]
.sym 11504 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 11509 channel
.sym 11511 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 11513 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 11514 i_ss$SB_IO_IN
.sym 11515 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 11516 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E
.sym 11517 tx_fifo.rd_addr_gray_wr_r[1]
.sym 11518 channel
.sym 11519 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0]
.sym 11521 tx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 11522 tx_fifo.rd_addr_gray_wr_r[2]
.sym 11523 tx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 11524 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 11525 w_rx_data[0]
.sym 11527 tx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 11528 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 11529 tx_fifo.wr_addr[4]
.sym 11531 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 11532 w_rx_09_fifo_data[10]
.sym 11542 i_rst_b_SB_LUT4_I3_O
.sym 11546 smi_ctrl_ins.frame_sr[11]
.sym 11547 r_counter
.sym 11548 smi_ctrl_ins.frame_sr[0]
.sym 11549 smi_ctrl_ins.swe_edge_SB_LUT4_I3_O
.sym 11550 smi_ctrl_ins.frame_sr[14]
.sym 11552 smi_ctrl_ins.frame_sr[20]
.sym 11555 smi_ctrl_ins.frame_sr[17]
.sym 11560 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 11561 w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.sym 11567 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 11572 smi_ctrl_ins.frame_sr[0]
.sym 11579 smi_ctrl_ins.frame_sr[20]
.sym 11583 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 11585 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 11586 w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.sym 11589 smi_ctrl_ins.frame_sr[11]
.sym 11596 smi_ctrl_ins.frame_sr[17]
.sym 11613 smi_ctrl_ins.frame_sr[14]
.sym 11617 smi_ctrl_ins.swe_edge_SB_LUT4_I3_O
.sym 11618 r_counter
.sym 11619 i_rst_b_SB_LUT4_I3_O
.sym 11621 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 11622 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 11623 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 11624 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 11625 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 11627 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 11632 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 11633 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 11636 lvds_tx_inst.tx_state_d1
.sym 11637 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11639 tx_fifo.wr_addr[4]
.sym 11641 tx_fifo.wr_addr[7]
.sym 11646 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 11647 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 11650 tx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 11651 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 11653 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 11654 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 11655 w_rx_data[0]
.sym 11661 tx_fifo.wr_addr[0]
.sym 11665 tx_fifo.wr_addr[4]
.sym 11671 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 11672 tx_fifo.wr_addr[2]
.sym 11674 tx_fifo.wr_addr[0]
.sym 11675 tx_fifo.wr_addr[5]
.sym 11679 tx_fifo.wr_addr[7]
.sym 11682 tx_fifo.wr_addr[6]
.sym 11683 tx_fifo.wr_addr[3]
.sym 11693 $nextpnr_ICESTORM_LC_0$O
.sym 11696 tx_fifo.wr_addr[0]
.sym 11699 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 11702 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 11703 tx_fifo.wr_addr[0]
.sym 11705 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 11708 tx_fifo.wr_addr[2]
.sym 11709 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 11711 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 11713 tx_fifo.wr_addr[3]
.sym 11715 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 11717 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 11720 tx_fifo.wr_addr[4]
.sym 11721 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 11723 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 11726 tx_fifo.wr_addr[5]
.sym 11727 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 11729 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 11731 tx_fifo.wr_addr[6]
.sym 11733 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 11735 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 11737 tx_fifo.wr_addr[7]
.sym 11739 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 11743 w_tx_data_sys[2]
.sym 11744 tx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 11745 w_tx_data_sys[5]
.sym 11746 w_tx_data_sys[3]
.sym 11747 w_tx_data_sys[4]
.sym 11748 w_tx_data_sys[1]
.sym 11750 w_tx_data_sys[0]
.sym 11754 spi_if_ins.w_rx_data[4]
.sym 11755 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 11758 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 11762 tx_fifo.rd_addr[4]
.sym 11764 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 11765 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 11766 lvds_rx_09_inst.r_phase_count[1]
.sym 11767 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 11768 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 11769 w_ioc[2]
.sym 11770 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 11771 tx_fifo.wr_addr[5]
.sym 11772 tx_fifo.wr_addr[8]
.sym 11775 tx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 11776 w_tx_data_sys[2]
.sym 11778 spi_if_ins.w_rx_data[0]
.sym 11779 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 11785 tx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 11786 tx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 11787 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 11789 tx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 11793 r_counter
.sym 11794 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 11795 tx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 11796 tx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 11797 i_rst_b_SB_LUT4_I3_O
.sym 11811 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11813 tx_fifo.wr_addr[8]
.sym 11815 tx_fifo.rd_addr_gray_wr_r[3]
.sym 11816 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[9]
.sym 11819 tx_fifo.wr_addr[8]
.sym 11820 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 11824 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11826 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[9]
.sym 11830 tx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 11838 tx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 11842 tx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 11847 tx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 11848 tx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 11854 tx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 11859 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 11860 tx_fifo.rd_addr_gray_wr_r[3]
.sym 11861 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 11863 tx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 11864 r_counter
.sym 11865 i_rst_b_SB_LUT4_I3_O
.sym 11866 w_rx_sync_type_09
.sym 11867 w_rx_sync_type_24
.sym 11868 io_ctrl_ins.i_cs_SB_LUT4_I2_O[3]
.sym 11869 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 11870 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 11872 sys_ctrl_ins.tx_sample_gap[0]
.sym 11873 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 11875 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 11878 i_rst_b_SB_LUT4_I3_O
.sym 11880 tx_fifo.wr_addr[8]
.sym 11881 w_tx_data_sys[3]
.sym 11882 w_rx_data[1]
.sym 11885 i_rst_b_SB_LUT4_I3_O
.sym 11886 tx_fifo.wr_addr[2]
.sym 11887 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 11888 tx_fifo.wr_addr[4]
.sym 11889 w_tx_data_sys[5]
.sym 11890 $PACKER_VCC_NET
.sym 11891 w_ioc[4]
.sym 11892 spi_if_ins.w_rx_data[1]
.sym 11893 tx_fifo.wr_addr[2]
.sym 11894 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 11895 spi_if_ins.w_rx_data[3]
.sym 11897 tx_fifo.rd_addr_gray_wr_r[8]
.sym 11898 i_sck$SB_IO_IN
.sym 11899 w_ioc[3]
.sym 11900 w_rx_data[4]
.sym 11909 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 11911 tx_fifo.wr_addr[4]
.sym 11917 tx_fifo.wr_addr[6]
.sym 11918 tx_fifo.wr_addr[2]
.sym 11921 tx_fifo.wr_addr[5]
.sym 11929 tx_fifo.wr_addr[8]
.sym 11934 tx_fifo.wr_addr[7]
.sym 11937 tx_fifo.wr_addr[3]
.sym 11939 $nextpnr_ICESTORM_LC_10$O
.sym 11942 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 11945 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 11947 tx_fifo.wr_addr[2]
.sym 11951 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 11953 tx_fifo.wr_addr[3]
.sym 11955 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 11957 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 11959 tx_fifo.wr_addr[4]
.sym 11961 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 11963 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 11965 tx_fifo.wr_addr[5]
.sym 11967 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 11969 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 11972 tx_fifo.wr_addr[6]
.sym 11973 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 11975 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 11978 tx_fifo.wr_addr[7]
.sym 11979 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 11981 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11983 tx_fifo.wr_addr[8]
.sym 11985 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 11989 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0[0]
.sym 11990 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 11991 w_ioc[1]
.sym 11993 w_cs[0]
.sym 11994 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11995 w_ioc[0]
.sym 11996 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0[2]
.sym 12001 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 12003 tx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 12007 w_rx_data[5]
.sym 12009 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 12010 w_rx_sync_type_24
.sym 12011 tx_fifo.rd_addr_gray_wr_r[1]
.sym 12016 w_rx_data[0]
.sym 12020 w_rx_data[2]
.sym 12024 w_rx_data[3]
.sym 12025 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12030 r_counter
.sym 12035 tx_fifo.rd_addr_gray_wr_r[6]
.sym 12036 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 12039 spi_if_ins.w_rx_data[4]
.sym 12041 tx_wr_en
.sym 12043 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 12046 i_rst_b$SB_IO_IN
.sym 12047 spi_if_ins.w_rx_data[2]
.sym 12048 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O
.sym 12049 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12055 spi_if_ins.w_rx_data[3]
.sym 12057 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 12059 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12063 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 12064 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12065 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12066 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12069 spi_if_ins.w_rx_data[2]
.sym 12075 spi_if_ins.w_rx_data[3]
.sym 12081 tx_fifo.rd_addr_gray_wr_r[6]
.sym 12082 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 12084 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 12087 tx_wr_en
.sym 12089 i_rst_b$SB_IO_IN
.sym 12101 spi_if_ins.w_rx_data[4]
.sym 12109 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O
.sym 12110 r_counter
.sym 12114 spi_if_ins.spi.r_rx_bit_count[2]
.sym 12115 spi_if_ins.spi.r_rx_bit_count[0]
.sym 12117 spi_if_ins.spi.r_rx_bit_count[1]
.sym 12118 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 12120 tx_wr_data[29]
.sym 12122 spi_if_ins.w_rx_data[2]
.sym 12124 tx_fifo.wr_addr[4]
.sym 12125 w_ioc[0]
.sym 12126 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 12128 w_ioc[2]
.sym 12130 spi_if_ins.spi.r2_rx_done
.sym 12131 tx_fifo.rd_addr_gray_wr_r[6]
.sym 12133 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 12135 w_ioc[1]
.sym 12141 tx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 12142 w_rx_data[0]
.sym 12153 r_counter
.sym 12155 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 12165 spi_if_ins.w_rx_data[3]
.sym 12169 spi_if_ins.w_rx_data[4]
.sym 12175 spi_if_ins.w_rx_data[2]
.sym 12183 spi_if_ins.w_rx_data[0]
.sym 12195 spi_if_ins.w_rx_data[2]
.sym 12204 spi_if_ins.w_rx_data[3]
.sym 12217 spi_if_ins.w_rx_data[4]
.sym 12228 spi_if_ins.w_rx_data[0]
.sym 12232 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 12233 r_counter
.sym 12240 tx_wr_data[14]
.sym 12243 i_ss$SB_IO_IN
.sym 12245 w_rx_data[4]
.sym 12247 w_rx_data[2]
.sym 12248 i_ss$SB_IO_IN
.sym 12251 w_rx_data[3]
.sym 12253 r_counter
.sym 12310 w_smi_data_output[0]
.sym 12312 w_smi_data_direction
.sym 12313 w_smi_data_output[7]
.sym 12315 w_smi_data_direction
.sym 12316 $PACKER_VCC_NET
.sym 12319 w_smi_data_output[0]
.sym 12321 w_smi_data_direction
.sym 12324 w_smi_data_output[7]
.sym 12329 w_smi_data_direction
.sym 12332 $PACKER_VCC_NET
.sym 12336 lvds_tx_inst.r_sync_count[1]
.sym 12337 w_smi_data_direction
.sym 12362 w_smi_data_output[7]
.sym 12377 w_smi_data_input[3]
.sym 12381 w_smi_data_input[0]
.sym 12382 smi_ctrl_ins.d_q1[3]
.sym 12385 smi_ctrl_ins.d_q1[7]
.sym 12386 smi_ctrl_ins.d_q2[5]
.sym 12397 smi_ctrl_ins.d_q2[7]
.sym 12398 w_smi_data_input[5]
.sym 12399 smi_ctrl_ins.d_q1[5]
.sym 12402 r_counter
.sym 12412 smi_ctrl_ins.d_q2[5]
.sym 12419 smi_ctrl_ins.d_q1[5]
.sym 12423 smi_ctrl_ins.d_q1[3]
.sym 12431 w_smi_data_input[0]
.sym 12435 smi_ctrl_ins.d_q1[7]
.sym 12441 w_smi_data_input[3]
.sym 12447 w_smi_data_input[5]
.sym 12453 smi_ctrl_ins.d_q2[7]
.sym 12457 r_counter
.sym 12459 w_smi_data_input[3]
.sym 12463 w_smi_read_req_SB_LUT4_I1_I2[2]
.sym 12464 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[3]
.sym 12465 w_rx_fifo_pull
.sym 12466 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 12467 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_4_I3[3]
.sym 12468 w_smi_data_direction
.sym 12469 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 12470 w_smi_read_req_SB_LUT4_I1_O[0]
.sym 12478 rx_fifo.wr_addr[3]
.sym 12480 rx_fifo.wr_addr[2]
.sym 12482 rx_fifo.wr_addr[8]
.sym 12484 lvds_tx_inst.frame_boundary
.sym 12485 smi_ctrl_ins.d_q1[7]
.sym 12486 rx_fifo.wr_addr[6]
.sym 12492 w_smi_data_input[5]
.sym 12503 w_smi_data_direction
.sym 12506 w_smi_data_output[3]
.sym 12514 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_5_I3[0]
.sym 12517 smi_ctrl_ins.soe_and_reset
.sym 12520 w_rx_fifo_pulled_data[21]
.sym 12523 r_counter
.sym 12527 r_counter
.sym 12528 smi_ctrl_ins.int_cnt_rx[3]
.sym 12542 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 12544 smi_ctrl_ins.byte_ix[3]
.sym 12548 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 12549 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 12550 smi_ctrl_ins.byte_ix[0]
.sym 12551 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 12552 smi_ctrl_ins.byte_ix[3]
.sym 12553 smi_ctrl_ins.r_fifo_pull
.sym 12554 smi_ctrl_ins.byte_ix[1]
.sym 12555 smi_ctrl_ins.byte_ix[2]
.sym 12556 r_counter
.sym 12558 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[2]
.sym 12559 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 12560 i_rst_b_SB_LUT4_I3_O
.sym 12564 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 12571 smi_ctrl_ins.w_fifo_pull_trigger
.sym 12580 smi_ctrl_ins.r_fifo_pull
.sym 12585 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 12587 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[2]
.sym 12588 smi_ctrl_ins.byte_ix[3]
.sym 12591 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 12592 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 12593 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 12594 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 12597 smi_ctrl_ins.byte_ix[3]
.sym 12598 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 12599 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 12600 smi_ctrl_ins.byte_ix[1]
.sym 12606 smi_ctrl_ins.w_fifo_pull_trigger
.sym 12609 smi_ctrl_ins.byte_ix[2]
.sym 12610 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 12611 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 12612 smi_ctrl_ins.byte_ix[1]
.sym 12615 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 12616 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 12617 smi_ctrl_ins.byte_ix[0]
.sym 12618 smi_ctrl_ins.byte_ix[2]
.sym 12620 r_counter
.sym 12621 i_rst_b_SB_LUT4_I3_O
.sym 12622 w_smi_data_output[0]
.sym 12623 w_smi_data_output[3]
.sym 12624 w_smi_data_output[5]
.sym 12625 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_7_I3[3]
.sym 12626 w_smi_data_output[2]
.sym 12627 w_smi_data_output[7]
.sym 12628 lvds_tx_inst.r_tx_state_q_SB_LUT4_I1_O[0]
.sym 12629 smi_ctrl_ins.w_fifo_pull_trigger
.sym 12635 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 12636 w_rx_data[0]
.sym 12637 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 12639 w_smi_read_req_SB_LUT4_I1_O[0]
.sym 12641 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 12644 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 12645 w_rx_fifo_pull
.sym 12646 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_3_I3[0]
.sym 12647 w_rx_09_fifo_data[8]
.sym 12648 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_3_I3[1]
.sym 12649 smi_ctrl_ins.int_cnt_rx[4]
.sym 12651 w_rx_fifo_pulled_data[14]
.sym 12652 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 12653 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_5_I3[1]
.sym 12654 i_rst_b_SB_LUT4_I3_O
.sym 12655 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 12656 rx_fifo.wr_addr[5]
.sym 12657 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 12663 w_rx_fifo_pulled_data[1]
.sym 12665 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 12671 w_rx_fifo_pulled_data[26]
.sym 12677 w_rx_fifo_pulled_data[18]
.sym 12678 w_rx_fifo_pulled_data[2]
.sym 12679 smi_ctrl_ins.soe_and_reset
.sym 12683 i_rst_b_SB_LUT4_I3_O
.sym 12685 w_rx_fifo_pulled_data[11]
.sym 12686 w_rx_fifo_pulled_data[21]
.sym 12687 w_rx_fifo_pulled_data[8]
.sym 12694 w_rx_fifo_pulled_data[20]
.sym 12696 w_rx_fifo_pulled_data[1]
.sym 12704 w_rx_fifo_pulled_data[26]
.sym 12710 w_rx_fifo_pulled_data[11]
.sym 12716 w_rx_fifo_pulled_data[21]
.sym 12720 w_rx_fifo_pulled_data[2]
.sym 12726 w_rx_fifo_pulled_data[8]
.sym 12733 w_rx_fifo_pulled_data[18]
.sym 12741 w_rx_fifo_pulled_data[20]
.sym 12742 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 12743 smi_ctrl_ins.soe_and_reset
.sym 12744 i_rst_b_SB_LUT4_I3_O
.sym 12745 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_1_I3[1]
.sym 12746 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 12747 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_7_I3[0]
.sym 12748 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_2_I3[1]
.sym 12749 smi_ctrl_ins.r_fifo_pulled_data[16]
.sym 12750 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 12751 smi_ctrl_ins.r_fifo_pulled_data[22]
.sym 12752 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_2_I3[3]
.sym 12754 w_smi_data_output[7]
.sym 12757 w_rx_fifo_pulled_data[1]
.sym 12758 rx_fifo.wr_addr[6]
.sym 12759 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_7_I3[1]
.sym 12760 rx_fifo.wr_addr[2]
.sym 12761 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 12762 rx_fifo.wr_addr[8]
.sym 12764 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 12765 w_rx_fifo_pulled_data[18]
.sym 12766 w_rx_fifo_pulled_data[2]
.sym 12767 w_rx_fifo_pulled_data[26]
.sym 12768 w_tx_fifo_pulled_data[12]
.sym 12769 w_rx_fifo_data[3]
.sym 12770 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 12771 w_rx_fifo_pulled_data[11]
.sym 12772 w_rx_fifo_pulled_data[13]
.sym 12773 w_rx_24_fifo_data[9]
.sym 12774 w_rx_fifo_pulled_data[15]
.sym 12775 w_rx_fifo_pulled_data[3]
.sym 12776 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 12778 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 12779 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_5_I3[3]
.sym 12780 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 12786 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_6_I3[0]
.sym 12787 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 12788 smi_ctrl_ins.int_cnt_rx[3]
.sym 12789 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_6_I3[3]
.sym 12790 i_rst_b_SB_LUT4_I3_O
.sym 12791 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 12792 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 12794 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 12795 smi_ctrl_ins.soe_and_reset
.sym 12796 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_1_I3[3]
.sym 12797 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_1_I3[0]
.sym 12798 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_3_I3[3]
.sym 12799 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 12800 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_6_I3[1]
.sym 12801 smi_ctrl_ins.int_cnt_rx[4]
.sym 12802 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_1_I3[1]
.sym 12806 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_3_I3[0]
.sym 12807 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 12808 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_3_I3[1]
.sym 12809 smi_ctrl_ins.int_cnt_rx[4]
.sym 12814 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 12815 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 12817 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 12819 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 12820 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 12821 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 12822 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 12825 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_3_I3[3]
.sym 12826 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_3_I3[0]
.sym 12827 smi_ctrl_ins.int_cnt_rx[4]
.sym 12828 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_3_I3[1]
.sym 12831 smi_ctrl_ins.int_cnt_rx[4]
.sym 12832 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_6_I3[1]
.sym 12833 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_6_I3[0]
.sym 12834 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_6_I3[3]
.sym 12837 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 12838 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 12839 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 12840 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 12844 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 12850 smi_ctrl_ins.int_cnt_rx[3]
.sym 12855 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_1_I3[0]
.sym 12856 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_1_I3[3]
.sym 12857 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_1_I3[1]
.sym 12858 smi_ctrl_ins.int_cnt_rx[4]
.sym 12861 smi_ctrl_ins.int_cnt_rx[4]
.sym 12862 smi_ctrl_ins.int_cnt_rx[3]
.sym 12866 smi_ctrl_ins.soe_and_reset
.sym 12867 i_rst_b_SB_LUT4_I3_O
.sym 12868 smi_ctrl_ins.r_fifo_pulled_data[29]
.sym 12869 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 12870 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_I3[1]
.sym 12871 smi_ctrl_ins.r_fifo_pulled_data[23]
.sym 12872 smi_ctrl_ins.r_fifo_pulled_data[17]
.sym 12873 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 12874 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_4_I3[0]
.sym 12875 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 12880 w_rx_fifo_pulled_data[16]
.sym 12881 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 12882 smi_ctrl_ins.int_cnt_rx[3]
.sym 12883 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 12885 rx_fifo.rd_addr[8]
.sym 12886 rx_fifo.rd_addr[3]
.sym 12887 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 12889 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 12891 w_rx_09_fifo_data[19]
.sym 12892 rx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 12893 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 12894 w_rx_fifo_pulled_data[22]
.sym 12895 rx_fifo.rd_addr_gray_wr_r[0]
.sym 12896 smi_ctrl_ins.soe_and_reset
.sym 12897 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 12898 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12899 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 12900 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 12903 smi_ctrl_ins.int_cnt_rx[4]
.sym 12910 w_rx_09_fifo_data[1]
.sym 12911 rx_fifo.rd_addr_gray_wr_r[7]
.sym 12913 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 12914 smi_ctrl_ins.int_cnt_rx[3]
.sym 12915 smi_ctrl_ins.r_fifo_pulled_data[22]
.sym 12916 smi_ctrl_ins.int_cnt_rx[4]
.sym 12918 channel
.sym 12919 smi_ctrl_ins.d_byte[1]
.sym 12920 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 12921 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 12922 i_rst_b_SB_LUT4_I3_O
.sym 12923 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 12924 smi_ctrl_ins.d_byte[2]
.sym 12925 r_counter
.sym 12927 smi_ctrl_ins.frame_sr_SB_DFFER_Q_E
.sym 12928 w_rx_24_fifo_data[1]
.sym 12929 smi_ctrl_ins.r_fifo_pulled_data[17]
.sym 12930 w_rx_09_fifo_data[9]
.sym 12931 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 12932 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 12933 w_rx_24_fifo_data[9]
.sym 12937 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 12938 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 12944 smi_ctrl_ins.d_byte[2]
.sym 12948 w_rx_24_fifo_data[1]
.sym 12949 channel
.sym 12950 w_rx_09_fifo_data[1]
.sym 12954 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 12955 smi_ctrl_ins.int_cnt_rx[4]
.sym 12956 smi_ctrl_ins.r_fifo_pulled_data[22]
.sym 12957 smi_ctrl_ins.int_cnt_rx[3]
.sym 12960 smi_ctrl_ins.int_cnt_rx[3]
.sym 12961 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 12962 smi_ctrl_ins.int_cnt_rx[4]
.sym 12963 smi_ctrl_ins.r_fifo_pulled_data[17]
.sym 12966 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 12967 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 12968 rx_fifo.rd_addr_gray_wr_r[7]
.sym 12969 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 12972 smi_ctrl_ins.d_byte[1]
.sym 12978 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 12979 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 12981 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 12984 w_rx_24_fifo_data[9]
.sym 12986 w_rx_09_fifo_data[9]
.sym 12987 channel
.sym 12988 smi_ctrl_ins.frame_sr_SB_DFFER_Q_E
.sym 12989 r_counter
.sym 12990 i_rst_b_SB_LUT4_I3_O
.sym 12991 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 12992 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 12993 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 12994 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 12995 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 12996 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_3_I3[1]
.sym 12997 rx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 12998 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 12999 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 13003 w_rx_fifo_pulled_data[17]
.sym 13004 w_rx_fifo_pulled_data[29]
.sym 13005 rx_fifo.rd_addr_gray_wr_r[7]
.sym 13006 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 13007 w_rx_fifo_data[1]
.sym 13009 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 13011 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 13012 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 13014 rx_fifo.wr_addr[0]
.sym 13015 w_tx_fifo_full
.sym 13016 w_rx_09_fifo_data[9]
.sym 13017 w_rx_fifo_pulled_data[23]
.sym 13018 w_rx_09_fifo_data[18]
.sym 13020 i_rst_b$SB_IO_IN
.sym 13021 w_tx_fsm_state[1]
.sym 13022 lvds_tx_inst.r_state_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 13023 i_mosi$SB_IO_IN
.sym 13024 r_counter
.sym 13025 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 13026 tx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 13033 w_rx_24_fifo_data[25]
.sym 13034 channel
.sym 13035 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 13036 i_rst_b_SB_LUT4_I3_O
.sym 13037 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 13038 lvds_tx_inst.r_state_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 13040 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 13041 smi_ctrl_ins.r_fifo_pulled_data[18]
.sym 13042 smi_ctrl_ins.int_cnt_rx[3]
.sym 13045 w_rx_24_fifo_data[3]
.sym 13047 w_rx_09_fifo_data[25]
.sym 13048 r_counter
.sym 13050 w_rx_24_fifo_data[13]
.sym 13052 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 13053 lvds_tx_inst.frame_boundary
.sym 13054 w_tx_fifo_pulled_data[14]
.sym 13055 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 13056 w_rx_09_fifo_data[3]
.sym 13057 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 13059 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 13060 w_rx_09_fifo_data[13]
.sym 13061 lvds_tx_inst.r_state_SB_DFFER_Q_E_SB_LUT4_O_I1[0]
.sym 13062 lvds_tx_inst.r_fifo_data[14]
.sym 13063 smi_ctrl_ins.int_cnt_rx[4]
.sym 13065 channel
.sym 13067 w_rx_24_fifo_data[3]
.sym 13068 w_rx_09_fifo_data[3]
.sym 13071 lvds_tx_inst.frame_boundary
.sym 13072 lvds_tx_inst.r_state_SB_DFFER_Q_E_SB_LUT4_O_I1[0]
.sym 13074 lvds_tx_inst.r_state_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 13083 w_rx_24_fifo_data[25]
.sym 13084 channel
.sym 13086 w_rx_09_fifo_data[25]
.sym 13089 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 13090 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 13091 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 13092 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 13095 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 13096 smi_ctrl_ins.r_fifo_pulled_data[18]
.sym 13097 smi_ctrl_ins.int_cnt_rx[3]
.sym 13098 smi_ctrl_ins.int_cnt_rx[4]
.sym 13101 w_rx_24_fifo_data[13]
.sym 13103 channel
.sym 13104 w_rx_09_fifo_data[13]
.sym 13107 lvds_tx_inst.r_fifo_data[14]
.sym 13108 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 13109 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 13110 w_tx_fifo_pulled_data[14]
.sym 13112 r_counter
.sym 13113 i_rst_b_SB_LUT4_I3_O
.sym 13114 w_rx_fifo_data[14]
.sym 13115 lvds_tx_inst.r_fifo_data[22]
.sym 13116 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13117 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 13118 lvds_tx_inst.r_fifo_data[24]
.sym 13119 lvds_tx_inst.r_fifo_data[23]
.sym 13120 lvds_tx_inst.r_fifo_data[14]
.sym 13121 lvds_tx_inst.sent_first_sync
.sym 13126 rx_fifo.wr_addr[0]
.sym 13128 channel
.sym 13129 w_tx_fsm_state[0]
.sym 13130 w_rx_fifo_full
.sym 13131 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 13132 i_rst_b_SB_LUT4_I3_O
.sym 13134 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 13135 w_rx_09_fifo_data[24]
.sym 13136 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 13138 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_3_I3[0]
.sym 13141 lvds_tx_inst.r_fifo_data[23]
.sym 13142 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 13143 i_rst_b_SB_LUT4_I3_O
.sym 13144 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_3_I3[1]
.sym 13146 w_rx_09_fifo_data[8]
.sym 13147 w_rx_fifo_data[14]
.sym 13149 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13155 w_rx_09_fifo_data[12]
.sym 13159 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 13160 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 13162 w_rx_09_fifo_data[23]
.sym 13163 w_rx_09_fifo_data[0]
.sym 13164 w_rx_09_fifo_data[17]
.sym 13167 w_rx_09_fifo_data[27]
.sym 13169 w_rx_09_fifo_data[14]
.sym 13171 w_rx_09_fifo_data[16]
.sym 13172 w_rx_09_fifo_data[25]
.sym 13173 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13189 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 13191 w_rx_09_fifo_data[14]
.sym 13194 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 13196 w_rx_09_fifo_data[23]
.sym 13202 w_rx_09_fifo_data[17]
.sym 13203 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 13206 w_rx_09_fifo_data[27]
.sym 13208 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 13213 w_rx_09_fifo_data[25]
.sym 13215 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 13218 w_rx_09_fifo_data[0]
.sym 13220 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 13224 w_rx_09_fifo_data[12]
.sym 13227 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 13230 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 13233 w_rx_09_fifo_data[16]
.sym 13234 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13235 lvds_clock_buf
.sym 13236 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 13237 w_rx_09_fifo_data[9]
.sym 13238 tx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 13239 w_rx_09_fifo_data[8]
.sym 13240 lvds_tx_inst.r_state_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 13241 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13242 w_rx_09_fifo_data[15]
.sym 13243 w_rx_09_fifo_data[4]
.sym 13244 w_rx_09_fifo_data[21]
.sym 13249 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 13250 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 13252 w_tx_fifo_pulled_data[28]
.sym 13255 w_rx_24_fifo_data[14]
.sym 13256 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 13257 lvds_tx_inst.frame_boundary
.sym 13258 lvds_tx_inst.r_fifo_data[22]
.sym 13259 channel
.sym 13261 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 13262 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13263 w_tx_fifo_pulled_data[23]
.sym 13264 w_tx_fifo_pulled_data[21]
.sym 13265 lvds_tx_inst.r_fifo_data[24]
.sym 13266 w_ioc[0]
.sym 13267 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 13268 w_rx_09_fifo_data[21]
.sym 13269 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 13271 lvds_tx_inst.sent_first_sync
.sym 13272 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13281 w_rx_09_fifo_data[29]
.sym 13282 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 13293 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 13296 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13297 w_rx_09_fifo_data[5]
.sym 13298 w_rx_09_fifo_data[13]
.sym 13300 w_rx_09_fifo_data[10]
.sym 13302 w_rx_09_fifo_data[3]
.sym 13303 w_rx_09_fifo_data[22]
.sym 13304 w_rx_09_fifo_data[20]
.sym 13311 w_rx_09_fifo_data[10]
.sym 13313 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 13319 w_rx_09_fifo_data[20]
.sym 13320 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 13323 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 13326 w_rx_09_fifo_data[29]
.sym 13329 w_rx_09_fifo_data[3]
.sym 13332 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 13337 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 13342 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 13344 w_rx_09_fifo_data[22]
.sym 13347 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 13348 w_rx_09_fifo_data[5]
.sym 13354 w_rx_09_fifo_data[13]
.sym 13357 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13358 lvds_clock_buf
.sym 13359 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 13362 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 13364 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 13365 lvds_rx_24_inst.r_sync_input_SB_DFFER_Q_E
.sym 13371 spi_if_ins.w_rx_data[3]
.sym 13372 tx_fifo.rd_addr_gray_wr_r[6]
.sym 13373 $PACKER_VCC_NET
.sym 13374 tx_wr_data[26]
.sym 13375 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 13376 w_tx_fifo_pull
.sym 13378 tx_wr_data[27]
.sym 13379 w_rx_24_fifo_data[29]
.sym 13380 w_rx_09_fifo_data[6]
.sym 13383 i_sck$SB_IO_IN
.sym 13384 w_rx_09_fifo_data[8]
.sym 13385 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 13386 w_rx_09_fifo_data[10]
.sym 13387 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 13388 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13389 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 13390 io_ctrl_ins.mixer_en_state
.sym 13392 w_rx_09_fifo_data[4]
.sym 13404 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 13406 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 13410 i_sck$SB_IO_IN
.sym 13412 tx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 13415 tx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 13417 w_lvds_rx_24_d1
.sym 13418 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 13419 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 13425 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 13428 i_ss_SB_LUT4_I3_O
.sym 13429 w_lvds_rx_24_d0
.sym 13430 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 13437 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 13440 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 13449 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 13454 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 13465 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 13470 w_lvds_rx_24_d1
.sym 13472 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 13473 w_lvds_rx_24_d0
.sym 13478 tx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 13479 tx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 13480 i_ss_SB_LUT4_I3_O
.sym 13481 i_sck$SB_IO_IN
.sym 13485 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13487 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 13488 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13489 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 13495 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 13496 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_1_I3[0]
.sym 13497 w_tx_fifo_pulled_data[14]
.sym 13498 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 13499 w_rx_fifo_push
.sym 13500 tx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 13502 w_rx_data[0]
.sym 13503 tx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 13504 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 13506 w_rx_fifo_push
.sym 13507 i_rst_b$SB_IO_IN
.sym 13508 r_counter
.sym 13509 tx_fifo.rd_addr_gray_wr_r[7]
.sym 13511 i_mosi$SB_IO_IN
.sym 13512 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13513 tx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 13514 i_ss_SB_LUT4_I3_O
.sym 13515 w_tx_fifo_full
.sym 13516 spi_if_ins.w_rx_data[6]
.sym 13517 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 13518 $PACKER_VCC_NET
.sym 13524 r_counter
.sym 13526 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13527 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 13528 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 13529 channel
.sym 13530 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 13533 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13534 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 13535 tx_fifo.rd_addr_gray_wr_r[1]
.sym 13536 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 13538 i_ss$SB_IO_IN
.sym 13539 w_rx_24_fifo_data[4]
.sym 13542 spi_if_ins.spi.r_rx_byte[3]
.sym 13544 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 13545 tx_fifo.rd_addr_gray_wr_r[2]
.sym 13546 tx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 13549 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 13550 tx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 13552 w_rx_09_fifo_data[4]
.sym 13557 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 13558 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 13559 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 13560 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 13564 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 13565 i_ss$SB_IO_IN
.sym 13571 spi_if_ins.spi.r_rx_byte[3]
.sym 13576 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13581 tx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 13582 tx_fifo.rd_addr_gray_wr_r[2]
.sym 13583 tx_fifo.rd_addr_gray_wr_r[1]
.sym 13584 tx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 13594 channel
.sym 13595 w_rx_24_fifo_data[4]
.sym 13596 w_rx_09_fifo_data[4]
.sym 13599 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 13600 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 13602 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 13603 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13604 r_counter
.sym 13606 w_tx_data_sys[6]
.sym 13608 w_tx_data_sys[7]
.sym 13609 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 13610 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[2]
.sym 13611 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 13613 smi_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 13622 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13623 tx_fifo.rd_addr[5]
.sym 13630 i_rst_b_SB_LUT4_I3_O
.sym 13631 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[2]
.sym 13632 tx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 13633 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 13634 r_counter
.sym 13635 i_button_SB_LUT4_I2_I1[0]
.sym 13636 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13638 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 13639 w_rx_fifo_data[4]
.sym 13640 lvds_rx_09_inst.r_phase_count[0]
.sym 13649 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13650 w_ioc[2]
.sym 13652 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 13654 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 13656 w_rx_09_fifo_data[8]
.sym 13660 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 13662 w_rx_09_fifo_data[24]
.sym 13666 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 13667 tx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 13668 tx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 13671 w_rx_09_fifo_data[26]
.sym 13674 tx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 13676 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13678 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 13681 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 13682 w_rx_09_fifo_data[24]
.sym 13686 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 13687 w_rx_09_fifo_data[8]
.sym 13692 tx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 13695 tx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 13699 tx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 13701 tx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 13704 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 13705 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 13706 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13707 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 13710 w_rx_09_fifo_data[26]
.sym 13712 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 13722 w_ioc[2]
.sym 13724 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 13726 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13727 lvds_clock_buf
.sym 13728 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 13729 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 13730 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 13731 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 13732 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 13733 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13734 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 13736 io_ctrl_ins.i_cs_SB_LUT4_I2_O[2]
.sym 13741 tx_wr_data[13]
.sym 13742 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 13743 w_rx_09_fifo_data[28]
.sym 13744 tx_wr_data[28]
.sym 13745 lvds_tx_inst.r_tx_state
.sym 13746 w_ioc[2]
.sym 13747 tx_fifo.rd_addr[4]
.sym 13748 w_tx_data_sys[6]
.sym 13750 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 13751 w_tx_data_sys[2]
.sym 13752 tx_fifo.wr_addr[8]
.sym 13753 i_rst_b$SB_IO_IN
.sym 13754 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 13756 w_tx_fifo_pulled_data[21]
.sym 13758 w_ioc[0]
.sym 13759 w_tx_sync_type_24
.sym 13760 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 13761 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13764 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 13771 $PACKER_VCC_NET
.sym 13774 lvds_rx_09_inst.r_phase_count[1]
.sym 13775 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 13777 tx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 13779 i_sck$SB_IO_IN
.sym 13783 i_mosi$SB_IO_IN
.sym 13785 $PACKER_VCC_NET
.sym 13786 tx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 13788 i_ss_SB_LUT4_I3_O
.sym 13792 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13793 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 13794 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 13797 lvds_rx_09_inst.r_phase_count[0]
.sym 13798 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 13799 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 13800 lvds_rx_09_inst.r_phase_count[0]
.sym 13802 $nextpnr_ICESTORM_LC_12$O
.sym 13804 lvds_rx_09_inst.r_phase_count[0]
.sym 13808 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 13810 lvds_rx_09_inst.r_phase_count[1]
.sym 13811 $PACKER_VCC_NET
.sym 13812 lvds_rx_09_inst.r_phase_count[0]
.sym 13815 $PACKER_VCC_NET
.sym 13816 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 13818 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 13822 tx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 13823 tx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 13830 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 13833 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 13834 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 13835 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 13836 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 13848 i_mosi$SB_IO_IN
.sym 13849 i_ss_SB_LUT4_I3_O
.sym 13850 i_sck$SB_IO_IN
.sym 13852 io_ctrl_ins.i_cs_SB_LUT4_I2_O[3]
.sym 13853 w_tx_sync_type_24
.sym 13854 sys_ctrl_ins.tx_sample_gap[3]
.sym 13856 w_tx_sync_type_09
.sym 13857 sys_ctrl_ins.tx_sample_gap[1]
.sym 13858 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E
.sym 13859 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13860 w_fetch
.sym 13863 w_fetch
.sym 13864 w_ioc[4]
.sym 13865 w_ioc[3]
.sym 13866 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 13867 w_tx_fifo_pull
.sym 13868 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 13869 io_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 13870 tx_wr_data[25]
.sym 13871 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 13873 tx_fifo.wr_addr[2]
.sym 13874 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 13875 $PACKER_VCC_NET
.sym 13876 w_tx_data_sys[4]
.sym 13877 i_rst_b$SB_IO_IN
.sym 13878 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 13880 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13881 w_rx_sync_type_09
.sym 13882 w_tx_data_sys[0]
.sym 13884 w_cs[0]
.sym 13885 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 13886 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 13887 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 13893 w_rx_sync_type_09
.sym 13894 w_rx_sync_type_24
.sym 13895 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 13899 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13906 i_rst_b_SB_LUT4_I3_O
.sym 13907 sys_ctrl_ins.tx_sample_gap[0]
.sym 13909 r_counter
.sym 13911 tx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 13912 tx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 13916 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13919 sys_ctrl_ins.tx_sample_gap[3]
.sym 13922 sys_ctrl_ins.tx_sample_gap[1]
.sym 13926 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13929 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13932 tx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 13935 tx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 13939 w_rx_sync_type_24
.sym 13940 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13944 sys_ctrl_ins.tx_sample_gap[3]
.sym 13945 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13950 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13952 w_rx_sync_type_09
.sym 13957 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13959 sys_ctrl_ins.tx_sample_gap[1]
.sym 13970 sys_ctrl_ins.tx_sample_gap[0]
.sym 13971 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13972 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 13973 r_counter
.sym 13974 i_rst_b_SB_LUT4_I3_O
.sym 13975 i_button_SB_LUT4_I2_I1[1]
.sym 13976 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 13977 w_cs[1]
.sym 13978 w_rx_data[6]
.sym 13979 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 13980 smi_ctrl_ins.r_channel_SB_DFFER_Q_E
.sym 13981 w_rx_data[5]
.sym 13982 w_rx_data[7]
.sym 13987 tx_fifo.wr_addr[3]
.sym 13988 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 13989 w_tx_data_sys[1]
.sym 13990 w_rx_data[2]
.sym 13991 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 13992 w_rx_data[3]
.sym 13993 tx_fifo.wr_addr[3]
.sym 13994 tx_fifo.wr_addr[5]
.sym 13995 w_rx_data[2]
.sym 13996 w_rx_data[0]
.sym 13998 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 13999 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14000 r_counter
.sym 14003 i_rst_b$SB_IO_IN
.sym 14004 spi_if_ins.w_rx_data[6]
.sym 14005 tx_fifo.rd_addr_gray_wr_r[7]
.sym 14007 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E
.sym 14008 w_ioc[1]
.sym 14009 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14016 r_counter
.sym 14017 tx_fifo.rd_addr_gray_wr_r[4]
.sym 14019 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 14020 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 14025 i_rst_b$SB_IO_IN
.sym 14027 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 14029 tx_fifo.rd_addr_gray_wr_r[1]
.sym 14034 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 14035 w_rx_data[4]
.sym 14036 w_fetch
.sym 14037 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 14038 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 14039 w_rx_data[0]
.sym 14042 w_cs[1]
.sym 14043 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 14045 i_rst_b_SB_LUT4_I3_O
.sym 14046 w_rx_data[5]
.sym 14050 w_rx_data[4]
.sym 14055 w_rx_data[5]
.sym 14061 w_fetch
.sym 14063 i_rst_b$SB_IO_IN
.sym 14064 w_cs[1]
.sym 14068 tx_fifo.rd_addr_gray_wr_r[1]
.sym 14069 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 14073 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 14074 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 14075 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 14086 w_rx_data[0]
.sym 14091 tx_fifo.rd_addr_gray_wr_r[4]
.sym 14092 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 14094 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 14095 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 14096 r_counter
.sym 14097 i_rst_b_SB_LUT4_I3_O
.sym 14099 spi_if_ins.spi.SCKr[0]
.sym 14102 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 14103 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[0]
.sym 14105 spi_if_ins.spi.SCKr[1]
.sym 14110 i_button_SB_LUT4_I2_I1[0]
.sym 14111 tx_fifo.rd_addr_gray_wr_r[4]
.sym 14113 w_rx_data[6]
.sym 14115 w_rx_data[7]
.sym 14116 io_ctrl_ins.i_cs_SB_LUT4_I2_O[3]
.sym 14117 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 14120 w_load
.sym 14123 i_rst_b$SB_IO_IN
.sym 14126 r_counter
.sym 14132 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 14140 w_ioc[2]
.sym 14141 w_ioc[3]
.sym 14142 tx_fifo.rd_addr_gray_wr_r[8]
.sym 14145 spi_if_ins.w_rx_data[1]
.sym 14148 w_ioc[2]
.sym 14149 spi_if_ins.w_rx_data[0]
.sym 14152 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 14153 w_ioc[4]
.sym 14155 r_counter
.sym 14157 w_ioc[1]
.sym 14166 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O
.sym 14169 w_ioc[0]
.sym 14170 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 14172 w_ioc[2]
.sym 14173 w_ioc[4]
.sym 14174 w_ioc[3]
.sym 14178 w_ioc[4]
.sym 14179 w_ioc[1]
.sym 14180 w_ioc[0]
.sym 14181 w_ioc[3]
.sym 14184 spi_if_ins.w_rx_data[1]
.sym 14198 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 14204 tx_fifo.rd_addr_gray_wr_r[8]
.sym 14205 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 14211 spi_if_ins.w_rx_data[0]
.sym 14214 w_ioc[4]
.sym 14216 w_ioc[2]
.sym 14217 w_ioc[3]
.sym 14218 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O
.sym 14219 r_counter
.sym 14221 r_counter
.sym 14239 tx_fifo.wr_addr[8]
.sym 14240 tx_fifo.wr_addr[5]
.sym 14243 w_cs[0]
.sym 14249 i_rst_b$SB_IO_IN
.sym 14254 w_ioc[0]
.sym 14268 i_ss$SB_IO_IN
.sym 14271 i_sck$SB_IO_IN
.sym 14272 spi_if_ins.spi.r_rx_bit_count[2]
.sym 14273 spi_if_ins.spi.r_rx_bit_count[0]
.sym 14275 i_ss$SB_IO_IN
.sym 14283 spi_if_ins.spi.r_rx_bit_count[1]
.sym 14294 $nextpnr_ICESTORM_LC_9$O
.sym 14297 spi_if_ins.spi.r_rx_bit_count[0]
.sym 14300 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14303 spi_if_ins.spi.r_rx_bit_count[1]
.sym 14308 spi_if_ins.spi.r_rx_bit_count[2]
.sym 14310 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14316 spi_if_ins.spi.r_rx_bit_count[0]
.sym 14325 spi_if_ins.spi.r_rx_bit_count[1]
.sym 14328 spi_if_ins.spi.r_rx_bit_count[0]
.sym 14331 spi_if_ins.spi.r_rx_bit_count[0]
.sym 14332 spi_if_ins.spi.r_rx_bit_count[1]
.sym 14333 i_ss$SB_IO_IN
.sym 14334 spi_if_ins.spi.r_rx_bit_count[2]
.sym 14342 i_sck$SB_IO_IN
.sym 14343 i_ss$SB_IO_IN
.sym 14344 i_rst_b$SB_IO_IN
.sym 14355 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 14359 r_counter
.sym 14360 o_shdn_tx_lna$SB_IO_OUT
.sym 14365 i_rst_b$SB_IO_IN
.sym 14373 i_rst_b$SB_IO_IN
.sym 14419 w_smi_data_output[3]
.sym 14421 w_smi_data_direction
.sym 14425 $PACKER_VCC_NET
.sym 14430 w_smi_data_output[3]
.sym 14433 $PACKER_VCC_NET
.sym 14435 w_smi_data_direction
.sym 14444 smi_ctrl_ins.d_q1[7]
.sym 14445 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 14446 rx_fifo.wr_addr_gray_rd[4]
.sym 14447 w_smi_read_req_SB_LUT4_I1_I2[1]
.sym 14448 rx_fifo.wr_addr_gray_rd[9]
.sym 14449 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 14450 rx_fifo.wr_addr_gray_rd[6]
.sym 14451 rx_fifo.wr_addr_gray_rd_r[2]
.sym 14457 w_smi_data_direction
.sym 14460 lvds_tx_inst.r_tx_state_q_SB_LUT4_I1_O[0]
.sym 14478 w_smi_data_input[5]
.sym 14488 lvds_tx_inst.frame_boundary
.sym 14495 lvds_tx_inst.r_sync_count[1]
.sym 14496 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 14499 w_smi_data_direction
.sym 14503 $PACKER_VCC_NET
.sym 14506 i_rst_b_SB_LUT4_I3_O
.sym 14511 lvds_tx_inst.r_sync_count[0]
.sym 14525 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 14526 lvds_tx_inst.r_sync_count[0]
.sym 14527 $PACKER_VCC_NET
.sym 14528 lvds_tx_inst.r_sync_count[1]
.sym 14531 w_smi_data_direction
.sym 14565 lvds_tx_inst.frame_boundary
.sym 14566 lvds_clock_buf
.sym 14567 i_rst_b_SB_LUT4_I3_O
.sym 14568 i_smi_swe_srw$SB_IO_IN
.sym 14573 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 14574 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 14575 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 14576 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 14577 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 14578 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 14579 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 14584 rx_fifo.rd_addr[3]
.sym 14587 rx_fifo.wr_addr_gray_rd[2]
.sym 14588 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 14592 w_rx_fifo_push
.sym 14594 rx_fifo.wr_addr[7]
.sym 14596 i_smi_swe_srw$SB_IO_IN
.sym 14600 i_rst_b_SB_LUT4_I3_O
.sym 14601 w_smi_data_input[7]
.sym 14604 w_rx_fifo_pull
.sym 14610 rx_fifo.rd_addr[9]
.sym 14612 smi_ctrl_ins.r_dir_SB_DFFER_Q_E
.sym 14614 w_smi_data_output[0]
.sym 14617 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[1]
.sym 14622 smi_ctrl_ins.soe_and_reset
.sym 14626 r_counter
.sym 14627 rx_fifo.wr_addr_gray[6]
.sym 14628 w_smi_data_direction
.sym 14632 w_rx_24_fifo_data[6]
.sym 14633 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 14634 rx_fifo.wr_addr[9]
.sym 14636 rx_fifo.wr_addr_gray[4]
.sym 14643 $PACKER_VCC_NET
.sym 14650 smi_ctrl_ins.r_fifo_pull_1
.sym 14651 w_rx_fifo_pull
.sym 14652 w_smi_read_req_SB_LUT4_I1_I2[1]
.sym 14653 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 14654 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 14655 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 14656 w_rx_data[0]
.sym 14657 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 14658 r_counter
.sym 14659 rx_fifo.rd_addr[8]
.sym 14660 w_smi_read_req
.sym 14662 smi_ctrl_ins.r_fifo_pull
.sym 14664 rx_fifo.wr_addr_gray_rd_r[2]
.sym 14665 rx_fifo.rd_addr[9]
.sym 14666 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 14667 smi_ctrl_ins.r_dir_SB_DFFER_Q_E
.sym 14668 smi_ctrl_ins.int_cnt_rx[3]
.sym 14669 i_rst_b_SB_LUT4_I3_O
.sym 14671 smi_ctrl_ins.r_fifo_pulled_data[19]
.sym 14672 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 14673 w_smi_read_req_SB_LUT4_I1_I2[2]
.sym 14674 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[1]
.sym 14675 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 14676 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 14679 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 14680 smi_ctrl_ins.int_cnt_rx[4]
.sym 14682 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[1]
.sym 14683 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 14684 rx_fifo.rd_addr[9]
.sym 14685 rx_fifo.rd_addr[8]
.sym 14688 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 14689 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 14690 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 14691 w_rx_fifo_pull
.sym 14694 smi_ctrl_ins.r_fifo_pull
.sym 14695 smi_ctrl_ins.r_fifo_pull_1
.sym 14696 w_smi_read_req
.sym 14700 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 14702 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 14703 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 14706 smi_ctrl_ins.int_cnt_rx[4]
.sym 14707 smi_ctrl_ins.int_cnt_rx[3]
.sym 14708 smi_ctrl_ins.r_fifo_pulled_data[19]
.sym 14709 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 14712 w_rx_data[0]
.sym 14718 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 14720 rx_fifo.wr_addr_gray_rd_r[2]
.sym 14721 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 14724 w_smi_read_req_SB_LUT4_I1_I2[2]
.sym 14726 w_smi_read_req_SB_LUT4_I1_I2[1]
.sym 14727 w_smi_read_req
.sym 14728 smi_ctrl_ins.r_dir_SB_DFFER_Q_E
.sym 14729 r_counter
.sym 14730 i_rst_b_SB_LUT4_I3_O
.sym 14731 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 14732 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 14733 w_rx_24_fifo_data[12]
.sym 14734 w_rx_24_fifo_data[8]
.sym 14735 w_rx_24_fifo_data[24]
.sym 14736 w_rx_24_fifo_data[10]
.sym 14737 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 14738 w_rx_24_fifo_data[22]
.sym 14743 rx_fifo.rd_addr[0]
.sym 14744 w_rx_fifo_data[3]
.sym 14747 rx_fifo.rd_addr[8]
.sym 14749 w_rx_fifo_pull
.sym 14752 w_rx_fifo_pulled_data[3]
.sym 14756 r_counter
.sym 14757 smi_ctrl_ins.r_fifo_pulled_data[19]
.sym 14758 w_rx_24_fifo_data[10]
.sym 14759 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_I3[1]
.sym 14760 w_rx_fifo_pulled_data[0]
.sym 14762 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 14763 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 14764 r_counter
.sym 14765 rx_fifo.rd_addr_gray_wr_r[2]
.sym 14766 w_rx_fifo_pulled_data[24]
.sym 14774 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_4_I3[1]
.sym 14775 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_2_I3[1]
.sym 14776 smi_ctrl_ins.r_fifo_pulled_data[16]
.sym 14777 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 14779 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_7_I3[1]
.sym 14781 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_5_I3[0]
.sym 14782 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_7_I3[0]
.sym 14783 w_tx_fsm_state[0]
.sym 14784 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_4_I3[3]
.sym 14785 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_I3[1]
.sym 14787 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_2_I3[3]
.sym 14788 smi_ctrl_ins.soe_and_reset
.sym 14791 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_I3[0]
.sym 14792 i_rst_b_SB_LUT4_I3_O
.sym 14793 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_4_I3[0]
.sym 14794 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_5_I3[3]
.sym 14795 smi_ctrl_ins.int_cnt_rx[4]
.sym 14797 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_I3[3]
.sym 14798 w_tx_fsm_state[1]
.sym 14799 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_7_I3[3]
.sym 14800 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_2_I3[0]
.sym 14801 smi_ctrl_ins.int_cnt_rx[3]
.sym 14802 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_5_I3[1]
.sym 14803 smi_ctrl_ins.int_cnt_rx[4]
.sym 14805 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_7_I3[3]
.sym 14806 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_7_I3[0]
.sym 14807 smi_ctrl_ins.int_cnt_rx[4]
.sym 14808 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_7_I3[1]
.sym 14811 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_4_I3[0]
.sym 14812 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_4_I3[1]
.sym 14813 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_4_I3[3]
.sym 14814 smi_ctrl_ins.int_cnt_rx[4]
.sym 14817 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_2_I3[3]
.sym 14818 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_2_I3[1]
.sym 14819 smi_ctrl_ins.int_cnt_rx[4]
.sym 14820 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_2_I3[0]
.sym 14823 smi_ctrl_ins.int_cnt_rx[4]
.sym 14824 smi_ctrl_ins.int_cnt_rx[3]
.sym 14825 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 14826 smi_ctrl_ins.r_fifo_pulled_data[16]
.sym 14829 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_5_I3[0]
.sym 14830 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_5_I3[1]
.sym 14831 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_5_I3[3]
.sym 14832 smi_ctrl_ins.int_cnt_rx[4]
.sym 14835 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_I3[0]
.sym 14836 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_I3[3]
.sym 14837 smi_ctrl_ins.int_cnt_rx[4]
.sym 14838 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_I3[1]
.sym 14841 w_tx_fsm_state[0]
.sym 14842 w_tx_fsm_state[1]
.sym 14848 smi_ctrl_ins.int_cnt_rx[3]
.sym 14850 smi_ctrl_ins.int_cnt_rx[4]
.sym 14852 smi_ctrl_ins.soe_and_reset
.sym 14853 i_rst_b_SB_LUT4_I3_O
.sym 14854 rx_fifo.wr_addr_gray[6]
.sym 14855 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_I3[3]
.sym 14857 rx_fifo.wr_addr[9]
.sym 14858 rx_fifo.wr_addr_gray[4]
.sym 14859 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 14860 w_rx_fifo_data[26]
.sym 14861 o_smi_read_req$SB_IO_OUT
.sym 14866 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 14867 rx_fifo.rd_addr_gray[5]
.sym 14868 w_rx_24_fifo_data[20]
.sym 14869 smi_ctrl_ins.soe_and_reset
.sym 14871 w_tx_fsm_state[0]
.sym 14872 w_smi_data_output[5]
.sym 14875 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 14876 rx_fifo.rd_addr_gray_wr_r[0]
.sym 14877 w_rx_24_fifo_data[12]
.sym 14878 i_rst_b_SB_LUT4_I3_O
.sym 14879 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_4_I3[0]
.sym 14881 w_rx_fifo_pulled_data[27]
.sym 14882 r_counter
.sym 14884 w_tx_fsm_state[1]
.sym 14885 w_tx_fifo_full
.sym 14887 r_counter
.sym 14889 smi_ctrl_ins.r_dir_SB_DFFER_Q_E
.sym 14895 smi_ctrl_ins.soe_and_reset
.sym 14899 i_rst_b_SB_LUT4_I3_O
.sym 14900 w_rx_fifo_pulled_data[16]
.sym 14902 smi_ctrl_ins.int_cnt_rx[4]
.sym 14903 smi_ctrl_ins.r_fifo_pulled_data[29]
.sym 14904 w_rx_fifo_pulled_data[14]
.sym 14908 smi_ctrl_ins.int_cnt_rx[3]
.sym 14910 smi_ctrl_ins.int_cnt_rx[4]
.sym 14914 smi_ctrl_ins.r_fifo_pulled_data[21]
.sym 14917 w_rx_fifo_pulled_data[22]
.sym 14920 w_rx_fifo_pulled_data[0]
.sym 14921 w_rx_fifo_pulled_data[13]
.sym 14922 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 14926 w_rx_fifo_pulled_data[24]
.sym 14930 w_rx_fifo_pulled_data[14]
.sym 14935 smi_ctrl_ins.int_cnt_rx[3]
.sym 14936 smi_ctrl_ins.int_cnt_rx[4]
.sym 14940 w_rx_fifo_pulled_data[0]
.sym 14948 w_rx_fifo_pulled_data[13]
.sym 14955 w_rx_fifo_pulled_data[16]
.sym 14959 w_rx_fifo_pulled_data[24]
.sym 14966 w_rx_fifo_pulled_data[22]
.sym 14970 smi_ctrl_ins.r_fifo_pulled_data[29]
.sym 14971 smi_ctrl_ins.int_cnt_rx[3]
.sym 14972 smi_ctrl_ins.r_fifo_pulled_data[21]
.sym 14973 smi_ctrl_ins.int_cnt_rx[4]
.sym 14974 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 14975 smi_ctrl_ins.soe_and_reset
.sym 14976 i_rst_b_SB_LUT4_I3_O
.sym 14978 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 14979 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 14980 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 14981 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 14982 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 14983 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 14984 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 14985 r_counter
.sym 14988 r_counter
.sym 14989 w_tx_fsm_state[0]
.sym 14990 r_counter
.sym 14991 w_rx_fifo_data[21]
.sym 14992 rx_fifo.wr_addr[9]
.sym 14993 w_tx_fsm_state[1]
.sym 14994 o_smi_read_req$SB_IO_OUT
.sym 14995 i_rst_b$SB_IO_IN
.sym 14999 smi_ctrl_ins.soe_and_reset
.sym 15000 i_mosi$SB_IO_IN
.sym 15002 w_rx_fifo_data[16]
.sym 15003 rx_fifo.wr_addr[9]
.sym 15004 w_rx_09_fifo_data[26]
.sym 15007 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 15008 w_rx_fifo_data[18]
.sym 15010 w_rx_09_fifo_data[2]
.sym 15011 smi_ctrl_ins.soe_and_reset
.sym 15018 smi_ctrl_ins.soe_and_reset
.sym 15022 w_rx_fifo_pulled_data[29]
.sym 15023 w_rx_fifo_pulled_data[17]
.sym 15024 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 15027 w_rx_fifo_pulled_data[15]
.sym 15028 w_rx_fifo_pulled_data[3]
.sym 15037 rx_fifo.rd_addr_gray_wr_r[2]
.sym 15038 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 15039 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 15040 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 15041 w_rx_fifo_pulled_data[27]
.sym 15044 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 15045 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 15047 i_rst_b_SB_LUT4_I3_O
.sym 15048 w_rx_fifo_pulled_data[23]
.sym 15051 w_rx_fifo_pulled_data[29]
.sym 15057 rx_fifo.rd_addr_gray_wr_r[2]
.sym 15058 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 15059 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 15063 w_rx_fifo_pulled_data[15]
.sym 15071 w_rx_fifo_pulled_data[23]
.sym 15078 w_rx_fifo_pulled_data[17]
.sym 15083 w_rx_fifo_pulled_data[27]
.sym 15088 w_rx_fifo_pulled_data[3]
.sym 15094 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 15095 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 15096 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 15097 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 15098 smi_ctrl_ins.soe_and_reset
.sym 15099 i_rst_b_SB_LUT4_I3_O
.sym 15100 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 15101 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 15102 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 15104 w_tx_data_smi[0]
.sym 15105 w_rx_fifo_data[24]
.sym 15106 w_rx_fifo_data[2]
.sym 15107 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 15108 i_rst_b$SB_IO_IN
.sym 15109 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 15111 i_rst_b$SB_IO_IN
.sym 15114 rx_fifo.wr_addr[2]
.sym 15116 rx_fifo.wr_addr[8]
.sym 15117 w_rx_fifo_push
.sym 15118 i_rst_b_SB_LUT4_I3_O
.sym 15119 tx_wr_en
.sym 15120 rx_fifo.wr_addr[5]
.sym 15121 w_rx_fifo_push
.sym 15122 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 15123 w_tx_fifo_pulled_data[26]
.sym 15124 r_counter
.sym 15125 lvds_tx_inst.r_fifo_data[14]
.sym 15126 rx_fifo.rd_addr_gray_wr_r[5]
.sym 15127 smi_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 15128 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 15129 r_counter
.sym 15131 rx_fifo.rd_addr_gray[6]
.sym 15132 lvds_tx_inst.r_tx_state
.sym 15133 w_rx_09_fifo_data[12]
.sym 15134 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 15135 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 15141 smi_ctrl_ins.soe_and_reset
.sym 15143 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 15144 rx_fifo.rd_addr_gray_wr_r[5]
.sym 15146 rx_fifo.wr_addr[0]
.sym 15148 rx_fifo.rd_addr_gray_wr_r[0]
.sym 15150 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 15151 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 15152 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 15153 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 15154 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 15155 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 15156 w_rx_fifo_full
.sym 15157 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 15158 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 15159 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 15161 i_rst_b_SB_LUT4_I3_O
.sym 15166 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 15167 rx_fifo.rd_addr_gray_wr_r[9]
.sym 15168 w_rx_fifo_pulled_data[12]
.sym 15174 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 15175 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 15176 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 15181 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 15182 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 15186 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 15187 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 15189 rx_fifo.rd_addr_gray_wr_r[5]
.sym 15192 rx_fifo.wr_addr[0]
.sym 15194 rx_fifo.rd_addr_gray_wr_r[0]
.sym 15195 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 15199 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 15200 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 15205 w_rx_fifo_pulled_data[12]
.sym 15211 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 15212 w_rx_fifo_full
.sym 15213 rx_fifo.rd_addr_gray_wr_r[9]
.sym 15217 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 15220 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 15221 smi_ctrl_ins.soe_and_reset
.sym 15222 i_rst_b_SB_LUT4_I3_O
.sym 15223 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 15224 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 15225 rx_fifo.rd_addr_gray_wr[6]
.sym 15226 rx_fifo.rd_addr_gray_wr[3]
.sym 15227 lvds_tx_inst.r_tx_state_q_SB_LUT4_I1_O[2]
.sym 15229 w_rx_fifo_data[12]
.sym 15230 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 15235 w_rx_24_fifo_data[9]
.sym 15236 w_rx_fifo_data[2]
.sym 15238 w_rx_09_fifo_data[21]
.sym 15239 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 15240 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 15241 w_ioc[0]
.sym 15244 w_tx_fifo_pulled_data[25]
.sym 15245 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 15246 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 15247 rx_fifo.rd_addr[9]
.sym 15248 r_counter
.sym 15249 rx_fifo.rd_addr_gray_wr_r[2]
.sym 15250 tx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 15251 lvds_tx_inst.r_tx_state
.sym 15252 w_rx_fifo_data[12]
.sym 15253 rx_fifo.rd_addr_gray_wr_r[9]
.sym 15254 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 15255 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 15256 r_counter
.sym 15257 lvds_rx_24_inst.r_sync_input_SB_DFFER_Q_E
.sym 15264 w_tx_fsm_state[0]
.sym 15265 tx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 15266 tx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 15267 w_tx_fifo_pulled_data[24]
.sym 15268 lvds_tx_inst.r_fifo_data[24]
.sym 15269 channel
.sym 15270 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 15271 tx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 15272 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 15273 w_rx_24_fifo_data[14]
.sym 15274 w_tx_fsm_state[1]
.sym 15275 lvds_tx_inst.frame_boundary
.sym 15277 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 15278 w_rx_09_fifo_data[14]
.sym 15282 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 15284 lvds_tx_inst.r_tx_state_q_SB_LUT4_I1_O[0]
.sym 15285 lvds_tx_inst.r_fifo_data[23]
.sym 15286 w_tx_fifo_pulled_data[23]
.sym 15287 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_1_I1[1]
.sym 15289 lvds_tx_inst.r_fifo_data[22]
.sym 15290 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 15292 lvds_tx_inst.r_tx_state_q_SB_LUT4_I1_O[2]
.sym 15293 i_rst_b_SB_LUT4_I3_O
.sym 15294 w_tx_fifo_pulled_data[22]
.sym 15295 w_tx_fifo_pulled_data[21]
.sym 15298 w_rx_09_fifo_data[14]
.sym 15299 w_rx_24_fifo_data[14]
.sym 15300 channel
.sym 15303 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 15304 lvds_tx_inst.r_fifo_data[22]
.sym 15305 w_tx_fifo_pulled_data[22]
.sym 15306 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 15309 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 15310 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 15311 w_tx_fifo_pulled_data[21]
.sym 15312 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 15315 tx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 15316 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 15317 tx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 15318 tx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 15321 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 15322 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 15323 lvds_tx_inst.r_fifo_data[24]
.sym 15324 w_tx_fifo_pulled_data[24]
.sym 15327 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 15328 w_tx_fifo_pulled_data[23]
.sym 15329 lvds_tx_inst.r_fifo_data[23]
.sym 15330 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 15333 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 15334 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_1_I1[1]
.sym 15335 w_tx_fsm_state[0]
.sym 15336 w_tx_fsm_state[1]
.sym 15340 lvds_tx_inst.r_tx_state_q_SB_LUT4_I1_O[0]
.sym 15341 lvds_tx_inst.r_tx_state_q_SB_LUT4_I1_O[2]
.sym 15342 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 15343 lvds_tx_inst.frame_boundary
.sym 15344 lvds_clock_buf
.sym 15345 i_rst_b_SB_LUT4_I3_O
.sym 15347 rx_fifo.rd_addr_gray_wr_r[9]
.sym 15348 rx_fifo.rd_addr_gray_wr[2]
.sym 15349 w_rx_fifo_data[18]
.sym 15350 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 15351 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 15352 rx_fifo.rd_addr_gray_wr[9]
.sym 15353 rx_fifo.rd_addr_gray_wr_r[2]
.sym 15358 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 15360 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 15361 rx_fifo.rd_addr_gray[3]
.sym 15362 w_rx_fifo_data[27]
.sym 15363 w_tx_fifo_pulled_data[24]
.sym 15364 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 15365 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 15366 w_rx_09_fifo_data[17]
.sym 15368 w_tx_fsm_state[0]
.sym 15370 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 15371 r_counter
.sym 15374 r_counter
.sym 15376 i_rst_b_SB_LUT4_I3_O
.sym 15379 w_rx_24_fifo_data[18]
.sym 15381 smi_ctrl_ins.r_dir_SB_DFFER_Q_E
.sym 15391 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 15393 w_rx_09_fifo_data[7]
.sym 15394 w_rx_09_fifo_data[13]
.sym 15395 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 15398 w_rx_09_fifo_data[6]
.sym 15399 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 15400 tx_fifo.rd_addr_gray_wr_r[6]
.sym 15402 lvds_tx_inst.sent_first_sync
.sym 15404 tx_fifo.rd_addr_gray_wr_r[8]
.sym 15405 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 15406 i_rst_b$SB_IO_IN
.sym 15408 w_rx_09_fifo_data[2]
.sym 15409 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 15410 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 15411 lvds_tx_inst.r_tx_state
.sym 15413 w_rx_09_fifo_data[19]
.sym 15414 lvds_tx_inst.r_tx_state_q_SB_LUT4_I1_O[0]
.sym 15415 lvds_tx_inst.fifo_empty_d2
.sym 15418 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 15420 w_rx_09_fifo_data[7]
.sym 15421 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 15426 tx_fifo.rd_addr_gray_wr_r[8]
.sym 15427 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 15428 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 15429 tx_fifo.rd_addr_gray_wr_r[6]
.sym 15434 w_rx_09_fifo_data[6]
.sym 15435 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 15438 lvds_tx_inst.fifo_empty_d2
.sym 15439 lvds_tx_inst.sent_first_sync
.sym 15440 lvds_tx_inst.r_tx_state
.sym 15441 lvds_tx_inst.r_tx_state_q_SB_LUT4_I1_O[0]
.sym 15445 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 15446 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 15447 i_rst_b$SB_IO_IN
.sym 15450 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 15452 w_rx_09_fifo_data[13]
.sym 15457 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 15459 w_rx_09_fifo_data[2]
.sym 15462 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 15464 w_rx_09_fifo_data[19]
.sym 15466 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 15467 lvds_clock_buf
.sym 15468 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 15470 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 15472 lvds_rx_24_inst.r_sync_input
.sym 15475 w_rx_fifo_data[16]
.sym 15479 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[0]
.sym 15481 smi_ctrl_ins.soe_and_reset
.sym 15482 w_rx_09_fifo_data[31]
.sym 15483 $PACKER_VCC_NET
.sym 15484 w_tx_fifo_pulled_data[27]
.sym 15485 w_rx_09_fifo_data[18]
.sym 15486 lvds_tx_inst.fifo_empty_d2
.sym 15489 lvds_tx_inst.r_state_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 15490 w_tx_fsm_state[1]
.sym 15491 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 15493 w_rx_09_fifo_data[16]
.sym 15494 w_fetch
.sym 15495 w_rx_fifo_data[18]
.sym 15496 w_rx_09_fifo_data[26]
.sym 15497 i_rst_b_SB_LUT4_I3_O
.sym 15498 w_rx_fifo_data[16]
.sym 15500 w_rx_09_fifo_data[15]
.sym 15501 rx_fifo.rd_addr_gray_wr[8]
.sym 15502 w_tx_data_smi[1]
.sym 15512 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 15514 i_rst_b_SB_LUT4_I3_O
.sym 15520 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 15524 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 15528 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 15530 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 15555 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 15557 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 15558 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 15567 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 15569 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 15570 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 15574 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 15575 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 15589 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 15590 lvds_clock_buf
.sym 15591 i_rst_b_SB_LUT4_I3_O
.sym 15592 spi_if_ins.r_tx_byte[5]
.sym 15593 spi_if_ins.r_tx_byte[4]
.sym 15594 spi_if_ins.r_tx_byte[0]
.sym 15595 spi_if_ins.r_tx_byte[1]
.sym 15596 spi_if_ins.r_tx_byte[6]
.sym 15597 spi_if_ins.r_tx_byte[7]
.sym 15598 spi_if_ins.r_tx_byte[3]
.sym 15599 spi_if_ins.r_tx_byte[2]
.sym 15604 w_rx_24_fifo_data[16]
.sym 15605 w_rx_fifo_data[4]
.sym 15606 r_counter
.sym 15608 lvds_rx_24_inst.r_sync_input_SB_LUT4_I2_I3[2]
.sym 15610 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 15611 w_tx_fifo_pulled_data[30]
.sym 15613 i_rst_b_SB_LUT4_I3_O
.sym 15614 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_3_I3[0]
.sym 15616 r_counter
.sym 15617 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 15618 w_tx_data_io[5]
.sym 15619 smi_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 15620 spi_if_ins.spi.SCKr[1]
.sym 15621 r_counter
.sym 15624 spi_if_ins.w_rx_data[5]
.sym 15634 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 15635 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 15637 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 15639 w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.sym 15643 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 15644 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E
.sym 15645 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 15647 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 15654 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 15655 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 15656 i_rst_b$SB_IO_IN
.sym 15657 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0]
.sym 15662 i_rst_b_SB_LUT4_I3_O
.sym 15679 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 15691 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0]
.sym 15692 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 15693 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 15696 i_rst_b$SB_IO_IN
.sym 15698 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 15699 w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.sym 15702 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 15703 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 15704 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 15705 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 15712 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E
.sym 15713 lvds_clock_buf
.sym 15714 i_rst_b_SB_LUT4_I3_O
.sym 15715 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 15716 w_rx_09_fifo_data[30]
.sym 15717 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 15718 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[3]
.sym 15719 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_2_O[2]
.sym 15720 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15722 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 15728 spi_if_ins.r_tx_byte[3]
.sym 15729 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 15732 spi_if_ins.r_tx_byte[2]
.sym 15736 spi_if_ins.r_tx_byte[4]
.sym 15738 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 15739 io_ctrl_ins.pmod_state[0]
.sym 15740 r_counter
.sym 15741 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 15742 io_ctrl_ins.i_cs_SB_LUT4_I2_O[2]
.sym 15744 w_cs[2]
.sym 15745 $PACKER_VCC_NET
.sym 15746 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 15747 w_tx_sync_type_09
.sym 15748 w_cs[1]
.sym 15750 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15756 r_counter
.sym 15757 io_ctrl_ins.pmod_state[0]
.sym 15758 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 15760 w_cs[2]
.sym 15762 tx_fifo.rd_addr_gray_wr_r[7]
.sym 15763 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 15764 w_fetch
.sym 15766 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 15768 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 15769 i_rst_b_SB_LUT4_I3_O
.sym 15771 io_ctrl_ins.mixer_en_state
.sym 15773 w_tx_sync_type_09
.sym 15774 w_tx_sync_type_24
.sym 15781 w_ioc[0]
.sym 15782 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[0]
.sym 15783 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 15784 tx_fifo.rd_addr_gray_wr_r[4]
.sym 15790 w_tx_sync_type_09
.sym 15792 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 15801 w_tx_sync_type_24
.sym 15802 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 15807 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 15813 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 15814 tx_fifo.rd_addr_gray_wr_r[4]
.sym 15815 tx_fifo.rd_addr_gray_wr_r[7]
.sym 15816 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 15819 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[0]
.sym 15820 io_ctrl_ins.mixer_en_state
.sym 15821 io_ctrl_ins.pmod_state[0]
.sym 15822 w_ioc[0]
.sym 15833 w_fetch
.sym 15834 w_cs[2]
.sym 15835 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 15836 r_counter
.sym 15837 i_rst_b_SB_LUT4_I3_O
.sym 15839 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[2]
.sym 15840 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[2]
.sym 15841 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 15842 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 15843 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 15844 w_tx_data_io[2]
.sym 15845 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 15850 i_rst_b$SB_IO_IN
.sym 15851 tx_wr_data[12]
.sym 15852 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 15854 w_cs[0]
.sym 15856 w_tx_data_sys[7]
.sym 15857 i_rst_b$SB_IO_IN
.sym 15858 w_tx_data_sys[4]
.sym 15859 w_tx_data_sys[0]
.sym 15862 i_button_SB_LUT4_I2_I1[1]
.sym 15863 r_counter
.sym 15864 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 15866 r_counter
.sym 15868 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 15870 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 15872 smi_ctrl_ins.r_channel_SB_DFFER_Q_E
.sym 15873 w_tx_data_io[4]
.sym 15879 spi_if_ins.w_rx_data[6]
.sym 15880 i_button_SB_LUT4_I2_I1[0]
.sym 15882 w_fetch
.sym 15883 i_rst_b_SB_LUT4_I3_O
.sym 15885 io_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 15886 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 15888 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 15889 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 15890 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 15894 io_ctrl_ins.i_cs_SB_LUT4_I2_O[2]
.sym 15896 spi_if_ins.w_rx_data[5]
.sym 15898 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 15899 w_cs[0]
.sym 15900 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 15901 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 15902 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 15904 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 15906 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 15909 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[0]
.sym 15910 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15912 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 15913 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 15914 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 15915 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 15918 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 15919 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 15920 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 15921 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 15924 io_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 15925 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 15926 w_cs[0]
.sym 15927 w_fetch
.sym 15930 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 15931 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 15932 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 15933 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 15937 spi_if_ins.w_rx_data[5]
.sym 15938 spi_if_ins.w_rx_data[6]
.sym 15942 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 15944 i_button_SB_LUT4_I2_I1[0]
.sym 15945 io_ctrl_ins.i_cs_SB_LUT4_I2_O[2]
.sym 15955 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15956 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[0]
.sym 15958 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 15959 lvds_clock_buf
.sym 15960 i_rst_b_SB_LUT4_I3_O
.sym 15963 w_cs[2]
.sym 15965 w_cs[1]
.sym 15966 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 15967 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I2_I3[2]
.sym 15968 w_cs[3]
.sym 15973 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 15974 i_ss_SB_LUT4_I3_O
.sym 15975 i_rst_b$SB_IO_IN
.sym 15977 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E
.sym 15979 tx_fifo.rd_addr[6]
.sym 15980 tx_fifo.wr_addr[0]
.sym 15981 $PACKER_VCC_NET
.sym 15983 w_ioc[1]
.sym 15984 r_counter
.sym 15985 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[2]
.sym 15986 w_cs[0]
.sym 15988 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 15989 i_rst_b_SB_LUT4_I3_O
.sym 15990 w_ioc[0]
.sym 15991 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 15992 w_fetch
.sym 15994 i_sck$SB_IO_IN
.sym 15995 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[0]
.sym 15996 io_ctrl_ins.i_cs_SB_LUT4_I2_O[2]
.sym 16002 i_button_SB_LUT4_I2_I1[1]
.sym 16005 w_rx_data[2]
.sym 16008 w_rx_data[3]
.sym 16009 w_rx_data[7]
.sym 16013 w_rx_data[6]
.sym 16014 i_button_SB_LUT4_I2_I1[0]
.sym 16020 io_ctrl_ins.i_cs_SB_LUT4_I2_O[3]
.sym 16027 r_counter
.sym 16028 w_rx_data[1]
.sym 16029 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 16031 i_rst_b_SB_LUT4_I3_O
.sym 16037 io_ctrl_ins.i_cs_SB_LUT4_I2_O[3]
.sym 16043 w_rx_data[7]
.sym 16049 w_rx_data[3]
.sym 16059 w_rx_data[6]
.sym 16065 w_rx_data[1]
.sym 16071 io_ctrl_ins.i_cs_SB_LUT4_I2_O[3]
.sym 16073 i_button_SB_LUT4_I2_I1[1]
.sym 16074 i_button_SB_LUT4_I2_I1[0]
.sym 16077 w_rx_data[2]
.sym 16081 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 16082 r_counter
.sym 16083 i_rst_b_SB_LUT4_I3_O
.sym 16084 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 16085 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 16086 io_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 16087 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 16089 w_tx_data_io[4]
.sym 16090 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 16091 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_I1[0]
.sym 16096 tx_fifo.wr_addr[5]
.sym 16097 tx_fifo.rd_addr[9]
.sym 16098 r_counter
.sym 16102 i_button_SB_LUT4_I2_I1[0]
.sym 16103 i_rst_b$SB_IO_IN
.sym 16104 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O
.sym 16108 r_counter
.sym 16109 spi_if_ins.w_rx_data[5]
.sym 16111 spi_if_ins.spi.SCKr[1]
.sym 16112 i_rst_b_SB_LUT4_I3_O
.sym 16113 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 16114 w_rx_data[2]
.sym 16115 io_ctrl_ins.pmod_state[3]
.sym 16116 w_rx_data[0]
.sym 16117 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 16118 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 16125 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 16127 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 16129 w_cs[1]
.sym 16130 i_button_SB_LUT4_I2_I1[0]
.sym 16133 spi_if_ins.w_rx_data[5]
.sym 16135 w_cs[2]
.sym 16138 w_load
.sym 16140 w_cs[3]
.sym 16141 r_counter
.sym 16145 spi_if_ins.w_rx_data[6]
.sym 16147 w_ioc[0]
.sym 16149 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0[0]
.sym 16151 w_ioc[1]
.sym 16152 w_fetch
.sym 16153 w_cs[0]
.sym 16156 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0[2]
.sym 16158 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0[2]
.sym 16159 w_ioc[1]
.sym 16160 w_ioc[0]
.sym 16161 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0[0]
.sym 16164 w_cs[2]
.sym 16165 w_cs[1]
.sym 16166 w_cs[0]
.sym 16167 w_cs[3]
.sym 16170 w_cs[1]
.sym 16179 spi_if_ins.w_rx_data[6]
.sym 16182 w_cs[1]
.sym 16183 w_cs[2]
.sym 16184 w_cs[3]
.sym 16185 w_cs[0]
.sym 16188 w_cs[2]
.sym 16189 w_fetch
.sym 16190 i_button_SB_LUT4_I2_I1[0]
.sym 16191 w_load
.sym 16197 spi_if_ins.w_rx_data[5]
.sym 16201 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 16204 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 16205 r_counter
.sym 16207 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16208 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16209 io_ctrl_ins.debug_mode[1]
.sym 16210 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16211 io_ctrl_ins.debug_mode[0]
.sym 16212 i_button_SB_LUT4_I2_I1[2]
.sym 16213 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16214 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16215 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 16219 i_button_SB_LUT4_I2_I1[1]
.sym 16221 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 16226 i_rst_b$SB_IO_IN
.sym 16227 w_rx_data[6]
.sym 16228 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 16230 tx_fifo.rd_addr[9]
.sym 16231 io_ctrl_ins.pmod_state[0]
.sym 16236 r_counter
.sym 16238 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16240 w_rx_data[5]
.sym 16242 w_rx_data[7]
.sym 16248 r_counter
.sym 16249 spi_if_ins.spi.SCKr[0]
.sym 16258 w_ioc[1]
.sym 16264 i_sck$SB_IO_IN
.sym 16266 w_ioc[2]
.sym 16268 w_ioc[4]
.sym 16269 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16274 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16275 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16276 w_ioc[3]
.sym 16288 i_sck$SB_IO_IN
.sym 16305 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16306 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16308 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16311 w_ioc[3]
.sym 16312 w_ioc[2]
.sym 16313 w_ioc[1]
.sym 16314 w_ioc[4]
.sym 16325 spi_if_ins.spi.SCKr[0]
.sym 16328 r_counter
.sym 16330 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 16331 r_counter
.sym 16332 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 16333 io_ctrl_ins.pmod_state[3]
.sym 16334 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 16335 io_ctrl_ins.pmod_state[1]
.sym 16336 io_ctrl_ins.pmod_state[0]
.sym 16337 io_ctrl_ins.pmod_state[2]
.sym 16345 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16346 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O
.sym 16348 o_tr_vc1$SB_IO_OUT
.sym 16350 o_tr_vc2$SB_IO_OUT
.sym 16351 tx_fifo.wr_addr[7]
.sym 16352 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 16362 r_counter
.sym 16379 r_counter
.sym 16380 i_glob_clock$SB_IO_IN
.sym 16384 i_rst_b_SB_LUT4_I3_O
.sym 16405 r_counter
.sym 16451 i_glob_clock$SB_IO_IN
.sym 16452 i_rst_b_SB_LUT4_I3_O
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16461 r_counter
.sym 16465 tx_fifo.rd_addr[9]
.sym 16470 tx_fifo.rd_addr[6]
.sym 16471 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 16472 i_glob_clock$SB_IO_IN
.sym 16489 i_rst_b$SB_IO_IN
.sym 16523 i_rst_b$SB_IO_IN
.sym 16525 i_config[2]$SB_IO_IN
.sym 16553 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O[1]
.sym 16554 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 16555 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 16556 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 16557 rx_fifo.rd_addr[3]
.sym 16558 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 16559 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 16560 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 16586 $PACKER_VCC_NET
.sym 16595 r_counter
.sym 16599 rx_fifo.wr_addr_gray_rd[9]
.sym 16600 w_smi_data_input[7]
.sym 16602 rx_fifo.wr_addr_gray_rd_r[2]
.sym 16609 rx_fifo.wr_addr_gray_rd[2]
.sym 16614 rx_fifo.wr_addr[9]
.sym 16616 rx_fifo.wr_addr_gray[6]
.sym 16617 rx_fifo.wr_addr_gray_rd[6]
.sym 16622 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 16623 rx_fifo.rd_addr[3]
.sym 16624 rx_fifo.wr_addr_gray[4]
.sym 16629 w_smi_data_input[7]
.sym 16635 rx_fifo.wr_addr_gray_rd[6]
.sym 16642 rx_fifo.wr_addr_gray[4]
.sym 16646 rx_fifo.rd_addr[3]
.sym 16647 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 16648 rx_fifo.wr_addr_gray_rd_r[2]
.sym 16653 rx_fifo.wr_addr[9]
.sym 16661 rx_fifo.wr_addr_gray_rd[9]
.sym 16665 rx_fifo.wr_addr_gray[6]
.sym 16670 rx_fifo.wr_addr_gray_rd[2]
.sym 16675 r_counter
.sym 16677 w_smi_data_input[4]
.sym 16681 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 16682 rx_fifo.rd_addr_gray[7]
.sym 16683 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 16684 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 16685 rx_fifo.rd_addr[0]
.sym 16686 rx_fifo.rd_addr[8]
.sym 16687 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O[2]
.sym 16688 rx_fifo.rd_addr_gray[2]
.sym 16692 w_rx_24_fifo_data[12]
.sym 16693 r_counter
.sym 16694 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 16695 w_rx_fifo_pulled_data[0]
.sym 16698 $PACKER_VCC_NET
.sym 16699 rx_fifo.wr_addr_gray_rd[4]
.sym 16700 r_counter
.sym 16702 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 16703 r_counter
.sym 16704 $PACKER_VCC_NET
.sym 16705 w_smi_data_input[4]
.sym 16706 i_sck$SB_IO_IN
.sym 16709 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 16710 i_ss$SB_IO_IN
.sym 16712 w_smi_data_direction
.sym 16715 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 16716 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 16717 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 16722 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 16723 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 16735 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 16736 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 16738 w_rx_24_fifo_data[22]
.sym 16742 w_smi_data_output[4]
.sym 16743 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 16746 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 16747 rx_fifo.wr_addr_gray_rd_r[2]
.sym 16748 i_rst_b_SB_LUT4_I3_O
.sym 16762 rx_fifo.rd_addr[3]
.sym 16763 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 16764 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 16767 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 16768 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 16776 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 16778 rx_fifo.rd_addr[0]
.sym 16785 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 16786 rx_fifo.rd_addr[0]
.sym 16790 $nextpnr_ICESTORM_LC_1$O
.sym 16792 rx_fifo.rd_addr[0]
.sym 16796 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 16798 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 16800 rx_fifo.rd_addr[0]
.sym 16802 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 16805 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 16806 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 16808 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 16810 rx_fifo.rd_addr[3]
.sym 16812 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 16814 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 16817 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 16818 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 16820 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 16823 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 16824 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 16826 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 16828 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 16830 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 16832 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 16834 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 16836 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 16840 rx_fifo.rd_addr_gray_wr[7]
.sym 16842 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O[0]
.sym 16843 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 16844 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 16845 rx_fifo.rd_addr_gray_wr[5]
.sym 16846 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 16847 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 16853 i_rst_b_SB_LUT4_I3_O
.sym 16854 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 16855 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 16856 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 16857 rx_fifo.rd_addr[9]
.sym 16858 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 16859 r_counter
.sym 16860 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 16862 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 16863 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 16864 i_sck$SB_IO_IN
.sym 16865 w_rx_fifo_data[26]
.sym 16867 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 16869 w_rx_fifo_push
.sym 16871 rx_fifo.wr_addr[4]
.sym 16872 i_rst_b_SB_LUT4_I3_O
.sym 16873 rx_fifo.rd_addr_gray_wr_r[0]
.sym 16874 rx_fifo.rd_addr_gray[2]
.sym 16875 rx_fifo.wr_addr[9]
.sym 16876 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 16883 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 16886 rx_fifo.rd_addr[8]
.sym 16888 w_rx_24_fifo_data[20]
.sym 16890 w_rx_24_fifo_data[6]
.sym 16891 rx_fifo.rd_addr[9]
.sym 16894 w_rx_24_fifo_data[10]
.sym 16896 w_rx_24_fifo_data[22]
.sym 16901 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 16906 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 16908 w_rx_24_fifo_data[8]
.sym 16910 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 16913 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 16915 rx_fifo.rd_addr[8]
.sym 16917 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 16922 rx_fifo.rd_addr[9]
.sym 16923 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 16926 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 16928 w_rx_24_fifo_data[10]
.sym 16933 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 16935 w_rx_24_fifo_data[6]
.sym 16938 w_rx_24_fifo_data[22]
.sym 16940 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 16945 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 16947 w_rx_24_fifo_data[8]
.sym 16952 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 16957 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 16958 w_rx_24_fifo_data[20]
.sym 16960 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 16961 lvds_clock_buf
.sym 16962 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 16964 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 16965 rx_fifo.rd_addr_gray_wr_r[5]
.sym 16966 rx_fifo.rd_addr_gray_wr_r[7]
.sym 16967 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 16968 w_rx_fifo_data[19]
.sym 16975 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 16976 rx_fifo.rd_addr_gray_wr[4]
.sym 16977 rx_fifo.rd_addr[9]
.sym 16978 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[1]
.sym 16979 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 16980 smi_ctrl_ins.soe_and_reset
.sym 16981 i_rst_b_SB_LUT4_I3_O
.sym 16982 w_rx_fifo_data[16]
.sym 16983 w_rx_fifo_data[18]
.sym 16985 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 16986 rx_fifo.wr_addr_gray_rd_r[7]
.sym 16987 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 16988 i_ss$SB_IO_IN
.sym 16989 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 16991 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 16992 w_rx_24_fifo_data[24]
.sym 16995 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 16996 channel
.sym 16997 w_smi_read_req
.sym 17005 i_rst_b$SB_IO_IN
.sym 17006 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 17007 channel
.sym 17009 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 17011 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 17012 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 17015 w_smi_data_direction
.sym 17016 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 17017 i_rst_b_SB_LUT4_I3_O
.sym 17018 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 17022 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 17023 w_smi_read_req
.sym 17026 smi_ctrl_ins.int_cnt_rx[4]
.sym 17029 w_rx_fifo_push
.sym 17030 smi_ctrl_ins.int_cnt_rx[3]
.sym 17031 smi_ctrl_ins.r_fifo_pulled_data[23]
.sym 17033 w_rx_24_fifo_data[26]
.sym 17034 w_tx_fifo_full
.sym 17035 w_rx_09_fifo_data[26]
.sym 17038 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 17040 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 17043 smi_ctrl_ins.int_cnt_rx[3]
.sym 17044 smi_ctrl_ins.r_fifo_pulled_data[23]
.sym 17045 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 17046 smi_ctrl_ins.int_cnt_rx[4]
.sym 17056 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 17062 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 17064 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 17068 w_rx_fifo_push
.sym 17069 i_rst_b$SB_IO_IN
.sym 17073 w_rx_09_fifo_data[26]
.sym 17074 channel
.sym 17075 w_rx_24_fifo_data[26]
.sym 17079 w_tx_fifo_full
.sym 17080 w_smi_data_direction
.sym 17081 w_smi_read_req
.sym 17083 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 17084 lvds_clock_buf
.sym 17085 i_rst_b_SB_LUT4_I3_O
.sym 17086 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 17087 rx_fifo.wr_addr[2]
.sym 17088 rx_fifo.wr_addr[3]
.sym 17089 rx_fifo.wr_addr[4]
.sym 17090 rx_fifo.wr_addr[6]
.sym 17091 rx_fifo.wr_addr[8]
.sym 17092 rx_fifo.wr_addr[0]
.sym 17093 rx_fifo.wr_addr[5]
.sym 17099 r_counter
.sym 17100 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 17101 w_rx_24_fifo_data[6]
.sym 17102 w_rx_fifo_pulled_data[19]
.sym 17103 $PACKER_VCC_NET
.sym 17104 r_counter
.sym 17105 i_rst_b_SB_LUT4_I3_O
.sym 17106 rx_fifo.rd_addr_gray[6]
.sym 17107 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 17108 w_rx_24_fifo_data[20]
.sym 17109 rx_fifo.rd_addr_gray_wr_r[5]
.sym 17110 w_rx_24_fifo_data[19]
.sym 17112 rx_fifo.rd_addr_gray_wr_r[7]
.sym 17113 rx_fifo.wr_addr[9]
.sym 17114 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_I3[0]
.sym 17115 rx_fifo.wr_addr[0]
.sym 17119 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 17121 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_2_I3[0]
.sym 17132 rx_fifo.wr_addr[7]
.sym 17145 rx_fifo.wr_addr[3]
.sym 17149 rx_fifo.wr_addr[0]
.sym 17150 rx_fifo.wr_addr[5]
.sym 17151 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 17152 rx_fifo.wr_addr[2]
.sym 17154 rx_fifo.wr_addr[4]
.sym 17155 rx_fifo.wr_addr[6]
.sym 17157 rx_fifo.wr_addr[0]
.sym 17159 $nextpnr_ICESTORM_LC_2$O
.sym 17161 rx_fifo.wr_addr[0]
.sym 17165 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 17168 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 17169 rx_fifo.wr_addr[0]
.sym 17171 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 17174 rx_fifo.wr_addr[2]
.sym 17175 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 17177 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 17179 rx_fifo.wr_addr[3]
.sym 17181 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 17183 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 17186 rx_fifo.wr_addr[4]
.sym 17187 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 17189 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 17192 rx_fifo.wr_addr[5]
.sym 17193 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 17195 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 17197 rx_fifo.wr_addr[6]
.sym 17199 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 17201 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 17204 rx_fifo.wr_addr[7]
.sym 17205 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 17210 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 17211 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 17212 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 17213 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[4]
.sym 17214 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[5]
.sym 17215 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[6]
.sym 17216 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[7]
.sym 17222 $PACKER_VCC_NET
.sym 17223 w_rx_fifo_pulled_data[24]
.sym 17224 rx_fifo.wr_addr[4]
.sym 17225 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 17228 rx_fifo.wr_addr[7]
.sym 17229 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 17230 rx_fifo.rd_addr[9]
.sym 17231 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 17232 rx_fifo.wr_addr[3]
.sym 17233 w_tx_data_smi[0]
.sym 17234 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 17235 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 17237 r_counter
.sym 17239 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 17241 io_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 17242 spi_if_ins.w_rx_data[1]
.sym 17244 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 17245 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 17254 i_rst_b_SB_LUT4_I3_O
.sym 17255 rx_fifo.wr_addr[8]
.sym 17256 w_rx_24_fifo_data[2]
.sym 17258 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 17259 w_ioc[0]
.sym 17260 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 17261 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 17262 w_rx_24_fifo_data[24]
.sym 17263 w_rx_09_fifo_data[2]
.sym 17264 rx_fifo.wr_addr[9]
.sym 17265 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 17267 io_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 17268 smi_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 17269 w_smi_read_req
.sym 17275 r_counter
.sym 17276 channel
.sym 17281 w_rx_09_fifo_data[24]
.sym 17282 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 17284 rx_fifo.wr_addr[8]
.sym 17286 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 17289 rx_fifo.wr_addr[9]
.sym 17292 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 17297 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 17298 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 17308 w_smi_read_req
.sym 17309 w_ioc[0]
.sym 17310 io_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 17313 channel
.sym 17314 w_rx_09_fifo_data[24]
.sym 17315 w_rx_24_fifo_data[24]
.sym 17319 w_rx_24_fifo_data[2]
.sym 17321 w_rx_09_fifo_data[2]
.sym 17322 channel
.sym 17325 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 17328 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 17329 smi_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 17330 r_counter
.sym 17331 i_rst_b_SB_LUT4_I3_O
.sym 17332 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[8]
.sym 17334 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 17335 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 17336 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 17337 w_rx_data[1]
.sym 17338 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17339 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 17344 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[0]
.sym 17345 i_rst_b_SB_LUT4_I3_O
.sym 17347 w_rx_24_fifo_data[4]
.sym 17348 w_rx_fifo_pulled_data[27]
.sym 17350 i_rst_b_SB_LUT4_I3_O
.sym 17352 w_rx_24_fifo_data[2]
.sym 17353 w_tx_fsm_state[1]
.sym 17354 w_rx_24_fifo_data[18]
.sym 17355 w_rx_24_fifo_data[28]
.sym 17356 rx_fifo.wr_addr[9]
.sym 17357 rx_fifo.wr_addr[7]
.sym 17358 i_button_SB_LUT4_I2_I1[2]
.sym 17359 w_rx_data[1]
.sym 17360 i_rst_b_SB_LUT4_I3_O
.sym 17361 i_sck$SB_IO_IN
.sym 17362 rx_fifo.rd_addr_gray[2]
.sym 17363 w_rx_fifo_data[24]
.sym 17364 i_rst_b_SB_LUT4_I3_O
.sym 17365 io_ctrl_ins.rf_pin_state[0]
.sym 17366 tx_wr_data[14]
.sym 17367 w_rx_09_fifo_data[6]
.sym 17374 rx_fifo.rd_addr_gray_wr_r[9]
.sym 17376 rx_fifo.rd_addr_gray[6]
.sym 17377 lvds_tx_inst.r_tx_state
.sym 17378 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[5]
.sym 17379 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[6]
.sym 17380 lvds_tx_inst.sent_first_sync
.sym 17382 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 17385 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 17386 w_rx_09_fifo_data[12]
.sym 17387 rx_fifo.rd_addr_gray[3]
.sym 17388 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[7]
.sym 17389 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[8]
.sym 17394 channel
.sym 17398 lvds_tx_inst.r_tx_state_q
.sym 17399 rx_fifo.rd_addr_gray_wr[6]
.sym 17401 w_rx_24_fifo_data[12]
.sym 17403 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17406 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[8]
.sym 17407 rx_fifo.rd_addr_gray_wr_r[9]
.sym 17408 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[7]
.sym 17409 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 17414 rx_fifo.rd_addr_gray_wr[6]
.sym 17421 rx_fifo.rd_addr_gray[6]
.sym 17426 rx_fifo.rd_addr_gray[3]
.sym 17430 lvds_tx_inst.r_tx_state
.sym 17431 lvds_tx_inst.sent_first_sync
.sym 17432 lvds_tx_inst.r_tx_state_q
.sym 17442 w_rx_09_fifo_data[12]
.sym 17443 channel
.sym 17445 w_rx_24_fifo_data[12]
.sym 17448 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[5]
.sym 17449 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 17450 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17451 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[6]
.sym 17453 lvds_clock_buf
.sym 17455 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 17456 w_rx_fifo_data[28]
.sym 17457 w_rx_fifo_data[30]
.sym 17458 w_rx_fifo_data[6]
.sym 17459 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_I3[0]
.sym 17460 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 17461 w_rx_fifo_data[29]
.sym 17462 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 17470 w_rx_24_fifo_data[23]
.sym 17472 rx_fifo.rd_addr_gray_wr[8]
.sym 17478 i_rst_b_SB_LUT4_I3_O
.sym 17479 w_rx_fifo_pulled_data[25]
.sym 17480 channel
.sym 17481 i_ss$SB_IO_IN
.sym 17483 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 17484 w_rx_24_fifo_data[28]
.sym 17485 channel
.sym 17486 channel
.sym 17487 w_rx_sync_type_24
.sym 17490 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 17498 rx_fifo.rd_addr_gray_wr[2]
.sym 17499 rx_fifo.rd_addr_gray_wr[3]
.sym 17502 rx_fifo.rd_addr_gray_wr[9]
.sym 17504 channel
.sym 17508 rx_fifo.rd_addr[9]
.sym 17511 w_rx_09_fifo_data[18]
.sym 17512 w_rx_24_fifo_data[18]
.sym 17522 rx_fifo.rd_addr_gray[2]
.sym 17524 rx_fifo.rd_addr_gray_wr[8]
.sym 17538 rx_fifo.rd_addr_gray_wr[9]
.sym 17542 rx_fifo.rd_addr_gray[2]
.sym 17547 channel
.sym 17548 w_rx_09_fifo_data[18]
.sym 17550 w_rx_24_fifo_data[18]
.sym 17554 rx_fifo.rd_addr_gray_wr[8]
.sym 17561 rx_fifo.rd_addr_gray_wr[3]
.sym 17566 rx_fifo.rd_addr[9]
.sym 17574 rx_fifo.rd_addr_gray_wr[2]
.sym 17576 lvds_clock_buf
.sym 17578 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_3_I3[0]
.sym 17580 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_1_I3[0]
.sym 17581 w_rx_fifo_data[7]
.sym 17583 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_2_I3[0]
.sym 17585 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 17589 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 17590 i_rst_b_SB_LUT4_I3_O
.sym 17591 w_rx_24_fifo_data[6]
.sym 17594 $PACKER_VCC_NET
.sym 17596 w_rx_fifo_full
.sym 17597 spi_if_ins.spi.SCKr[1]
.sym 17599 $PACKER_VCC_NET
.sym 17601 lvds_tx_inst.r_tx_state
.sym 17603 w_tx_data_smi[4]
.sym 17604 w_rx_09_fifo_data[30]
.sym 17605 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_2_I3[0]
.sym 17606 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_I3[0]
.sym 17607 w_rx_09_fifo_data[29]
.sym 17608 io_pmod_in[2]$SB_IO_IN
.sym 17610 w_tx_data_smi[2]
.sym 17613 w_rx_data[1]
.sym 17621 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 17624 w_rx_sync_24
.sym 17630 lvds_rx_24_inst.r_sync_input_SB_DFFER_Q_E
.sym 17631 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 17632 w_rx_24_fifo_data[16]
.sym 17634 io_pmod_in[2]$SB_IO_IN
.sym 17636 w_rx_09_fifo_data[16]
.sym 17639 i_rst_b_SB_LUT4_I3_O
.sym 17640 channel
.sym 17647 w_rx_sync_type_24
.sym 17658 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 17659 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 17670 w_rx_sync_24
.sym 17671 io_pmod_in[2]$SB_IO_IN
.sym 17672 w_rx_sync_type_24
.sym 17689 channel
.sym 17690 w_rx_24_fifo_data[16]
.sym 17691 w_rx_09_fifo_data[16]
.sym 17698 lvds_rx_24_inst.r_sync_input_SB_DFFER_Q_E
.sym 17699 lvds_clock_buf
.sym 17700 i_rst_b_SB_LUT4_I3_O
.sym 17702 r_tx_data[3]
.sym 17704 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 17713 lvds_tx_inst.r_tx_state
.sym 17717 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 17719 w_rx_24_fifo_data[7]
.sym 17720 w_rx_sync_24
.sym 17721 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 17722 $PACKER_VCC_NET
.sym 17723 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 17725 w_rx_09_fifo_data[7]
.sym 17726 spi_if_ins.w_rx_data[6]
.sym 17727 w_tx_data_io[7]
.sym 17729 r_counter
.sym 17730 w_tx_data_smi[0]
.sym 17732 io_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 17742 r_counter
.sym 17744 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 17759 r_tx_data[0]
.sym 17760 r_tx_data[1]
.sym 17763 r_tx_data[6]
.sym 17767 r_tx_data[3]
.sym 17769 r_tx_data[5]
.sym 17770 r_tx_data[4]
.sym 17772 r_tx_data[2]
.sym 17773 r_tx_data[7]
.sym 17777 r_tx_data[5]
.sym 17781 r_tx_data[4]
.sym 17788 r_tx_data[0]
.sym 17796 r_tx_data[1]
.sym 17800 r_tx_data[6]
.sym 17806 r_tx_data[7]
.sym 17811 r_tx_data[3]
.sym 17819 r_tx_data[2]
.sym 17821 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 17822 r_counter
.sym 17824 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 17825 r_tx_data[0]
.sym 17826 r_tx_data[1]
.sym 17827 r_tx_data[5]
.sym 17828 r_tx_data[4]
.sym 17829 r_tx_data[6]
.sym 17830 r_tx_data[2]
.sym 17831 r_tx_data[7]
.sym 17832 spi_if_ins.r_tx_byte[6]
.sym 17836 spi_if_ins.r_tx_byte[5]
.sym 17838 spi_if_ins.r_tx_byte[7]
.sym 17840 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 17841 $PACKER_VCC_NET
.sym 17842 spi_if_ins.r_tx_byte[0]
.sym 17844 spi_if_ins.r_tx_byte[1]
.sym 17847 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 17849 i_rst_b_SB_LUT4_I3_O
.sym 17850 i_button_SB_LUT4_I2_I1[2]
.sym 17851 w_rx_data[1]
.sym 17853 w_tx_data_io[1]
.sym 17854 tx_wr_data[14]
.sym 17856 w_tx_data_sys[5]
.sym 17857 io_ctrl_ins.rf_pin_state[0]
.sym 17858 w_tx_data_sys[3]
.sym 17865 w_tx_data_smi[1]
.sym 17866 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[2]
.sym 17869 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 17870 i_rst_b$SB_IO_IN
.sym 17871 w_tx_data_io[2]
.sym 17873 w_tx_data_smi[4]
.sym 17877 w_tx_data_io[1]
.sym 17878 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 17879 w_tx_data_io[5]
.sym 17880 w_cs[0]
.sym 17881 w_cs[1]
.sym 17882 w_tx_data_smi[2]
.sym 17883 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 17885 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 17886 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 17888 w_cs[3]
.sym 17891 w_rx_09_fifo_data[28]
.sym 17893 w_cs[2]
.sym 17895 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 17896 w_tx_data_io[4]
.sym 17899 i_rst_b$SB_IO_IN
.sym 17900 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 17904 w_rx_09_fifo_data[28]
.sym 17906 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 17910 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 17911 w_tx_data_smi[4]
.sym 17912 w_tx_data_io[4]
.sym 17913 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 17916 w_tx_data_smi[2]
.sym 17917 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 17918 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 17919 w_tx_data_io[2]
.sym 17922 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 17923 w_tx_data_io[1]
.sym 17924 w_tx_data_smi[1]
.sym 17925 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 17928 w_tx_data_io[5]
.sym 17929 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 17930 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[2]
.sym 17940 w_cs[2]
.sym 17941 w_cs[1]
.sym 17942 w_cs[3]
.sym 17943 w_cs[0]
.sym 17944 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 17945 lvds_clock_buf
.sym 17946 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 17947 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 17948 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 17949 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 17950 io_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 17951 o_led1$SB_IO_OUT
.sym 17952 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 17954 o_led0$SB_IO_OUT
.sym 17966 i_rst_b_SB_LUT4_I3_O
.sym 17968 w_fetch
.sym 17969 i_sck$SB_IO_IN
.sym 17970 i_rst_b_SB_LUT4_I3_O
.sym 17971 w_rx_sync_type_24
.sym 17972 o_led1$SB_IO_OUT
.sym 17973 w_tx_data_io[3]
.sym 17974 w_cs[3]
.sym 17978 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 17989 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 17990 w_cs[2]
.sym 17993 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 17995 io_ctrl_ins.i_cs_SB_LUT4_I2_O[2]
.sym 17997 r_counter
.sym 17999 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 18000 w_cs[1]
.sym 18001 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 18003 w_cs[3]
.sym 18005 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 18009 w_cs[0]
.sym 18010 i_button_SB_LUT4_I2_I1[0]
.sym 18012 io_ctrl_ins.i_cs_SB_LUT4_I2_O[3]
.sym 18013 i_button_SB_LUT4_I2_I1[1]
.sym 18015 io_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 18017 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 18018 i_button_SB_LUT4_I2_I1[2]
.sym 18027 w_cs[1]
.sym 18028 w_cs[3]
.sym 18029 w_cs[0]
.sym 18030 w_cs[2]
.sym 18033 i_button_SB_LUT4_I2_I1[1]
.sym 18034 i_button_SB_LUT4_I2_I1[2]
.sym 18035 i_button_SB_LUT4_I2_I1[0]
.sym 18039 io_ctrl_ins.i_cs_SB_LUT4_I2_O[3]
.sym 18040 io_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 18041 io_ctrl_ins.i_cs_SB_LUT4_I2_O[2]
.sym 18045 w_cs[3]
.sym 18046 w_cs[1]
.sym 18047 w_cs[2]
.sym 18048 w_cs[0]
.sym 18052 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 18058 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 18060 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 18063 io_ctrl_ins.i_cs_SB_LUT4_I2_O[2]
.sym 18065 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 18067 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 18068 r_counter
.sym 18069 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 18070 w_tx_data_io[0]
.sym 18071 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 18072 w_tx_data_io[1]
.sym 18073 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 18074 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 18076 i_button_SB_LUT4_I2_I1[0]
.sym 18077 w_tx_data_io[3]
.sym 18083 r_counter
.sym 18084 r_counter
.sym 18086 spi_if_ins.spi.SCKr[1]
.sym 18087 w_tx_data_io[5]
.sym 18088 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 18089 i_rst_b_SB_LUT4_I3_O
.sym 18091 i_ss_SB_LUT4_I3_O
.sym 18093 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 18094 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 18096 io_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 18097 w_ioc[2]
.sym 18098 io_ctrl_ins.debug_mode[1]
.sym 18100 w_ioc[0]
.sym 18101 w_rx_data[1]
.sym 18102 io_ctrl_ins.debug_mode[0]
.sym 18103 w_ioc[2]
.sym 18104 i_button_SB_LUT4_I2_I1[2]
.sym 18105 o_tr_vc1_b$SB_IO_OUT
.sym 18111 r_counter
.sym 18112 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[2]
.sym 18114 io_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 18118 w_ioc[0]
.sym 18122 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O
.sym 18127 w_tx_data_io[0]
.sym 18131 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 18132 spi_if_ins.w_rx_data[5]
.sym 18133 spi_if_ins.w_rx_data[6]
.sym 18139 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 18157 spi_if_ins.w_rx_data[5]
.sym 18158 spi_if_ins.w_rx_data[6]
.sym 18169 spi_if_ins.w_rx_data[5]
.sym 18170 spi_if_ins.w_rx_data[6]
.sym 18174 io_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 18176 w_ioc[0]
.sym 18180 w_tx_data_io[0]
.sym 18181 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[2]
.sym 18183 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 18186 spi_if_ins.w_rx_data[5]
.sym 18187 spi_if_ins.w_rx_data[6]
.sym 18190 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O
.sym 18191 r_counter
.sym 18192 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 18193 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 18195 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 18196 io_ctrl_ins.pmod_dir_state[4]
.sym 18197 io_ctrl_ins.pmod_dir_state[3]
.sym 18198 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[3]
.sym 18199 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 18200 io_ctrl_ins.pmod_dir_state[1]
.sym 18206 w_rx_data[5]
.sym 18207 w_rx_data[7]
.sym 18208 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18209 io_ctrl_ins.i_cs_SB_LUT4_I2_O[2]
.sym 18210 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 18211 r_counter
.sym 18212 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 18213 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18214 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 18216 w_fetch
.sym 18217 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 18218 w_rx_data[3]
.sym 18219 spi_if_ins.w_rx_data[6]
.sym 18220 r_counter
.sym 18221 tx_fifo.rd_addr[4]
.sym 18222 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 18223 w_fetch
.sym 18224 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18228 w_rx_data[4]
.sym 18234 w_load
.sym 18235 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18236 io_ctrl_ins.debug_mode[1]
.sym 18237 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18238 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[2]
.sym 18239 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 18241 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_I1[0]
.sym 18242 i_rst_b$SB_IO_IN
.sym 18243 w_ioc[0]
.sym 18245 w_fetch
.sym 18246 w_cs[1]
.sym 18247 i_button_SB_LUT4_I2_I1[2]
.sym 18248 i_button_SB_LUT4_I2_I1[0]
.sym 18249 io_ctrl_ins.i_cs_SB_LUT4_I2_O[2]
.sym 18252 io_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 18255 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[3]
.sym 18256 io_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 18257 o_tr_vc2$SB_IO_OUT
.sym 18258 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 18259 r_counter
.sym 18260 w_ioc[0]
.sym 18262 io_ctrl_ins.i_cs_SB_LUT4_I2_O[3]
.sym 18263 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[0]
.sym 18264 io_ctrl_ins.pmod_state[3]
.sym 18265 o_tr_vc1_b$SB_IO_OUT
.sym 18267 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[0]
.sym 18270 w_ioc[0]
.sym 18273 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_I1[0]
.sym 18275 i_rst_b$SB_IO_IN
.sym 18276 io_ctrl_ins.debug_mode[1]
.sym 18279 io_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 18280 i_button_SB_LUT4_I2_I1[0]
.sym 18281 io_ctrl_ins.i_cs_SB_LUT4_I2_O[2]
.sym 18282 io_ctrl_ins.i_cs_SB_LUT4_I2_O[3]
.sym 18285 io_ctrl_ins.pmod_state[3]
.sym 18286 w_ioc[0]
.sym 18287 o_tr_vc2$SB_IO_OUT
.sym 18288 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[0]
.sym 18297 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[3]
.sym 18298 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[2]
.sym 18299 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 18300 o_tr_vc1_b$SB_IO_OUT
.sym 18303 w_fetch
.sym 18304 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 18305 w_load
.sym 18306 w_cs[1]
.sym 18309 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18310 i_button_SB_LUT4_I2_I1[2]
.sym 18311 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18313 io_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 18314 r_counter
.sym 18316 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18317 o_shdn_tx_lna$SB_IO_OUT
.sym 18318 o_shdn_rx_lna$SB_IO_OUT
.sym 18319 o_rx_h_tx_l$SB_IO_OUT
.sym 18320 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 18321 o_tr_vc1_b$SB_IO_OUT
.sym 18322 o_tr_vc1$SB_IO_OUT
.sym 18323 o_tr_vc2$SB_IO_OUT
.sym 18324 w_load
.sym 18328 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 18329 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 18330 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18332 i_rst_b_SB_LUT4_I3_O
.sym 18335 r_counter
.sym 18337 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 18338 w_load
.sym 18339 r_counter
.sym 18340 io_ctrl_ins.rf_pin_state[2]
.sym 18341 i_config[1]$SB_IO_IN
.sym 18342 i_button_SB_LUT4_I2_I1[2]
.sym 18344 io_ctrl_ins.rf_pin_state[0]
.sym 18346 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18349 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18351 w_rx_data[1]
.sym 18359 w_rx_data[2]
.sym 18361 w_rx_data[0]
.sym 18364 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18370 i_rst_b_SB_LUT4_I3_O
.sym 18371 w_rx_data[1]
.sym 18373 r_counter
.sym 18376 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18377 io_ctrl_ins.debug_mode[0]
.sym 18378 w_rx_data[3]
.sym 18382 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18383 io_ctrl_ins.debug_mode[1]
.sym 18384 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 18386 i_button_SB_LUT4_I2_I1[2]
.sym 18388 w_rx_data[4]
.sym 18390 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18391 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18392 i_button_SB_LUT4_I2_I1[2]
.sym 18393 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18396 w_rx_data[3]
.sym 18403 w_rx_data[1]
.sym 18408 io_ctrl_ins.debug_mode[1]
.sym 18411 io_ctrl_ins.debug_mode[0]
.sym 18414 w_rx_data[0]
.sym 18423 w_rx_data[4]
.sym 18426 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18427 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18428 i_button_SB_LUT4_I2_I1[2]
.sym 18429 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18433 w_rx_data[2]
.sym 18436 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 18437 r_counter
.sym 18438 i_rst_b_SB_LUT4_I3_O
.sym 18439 io_ctrl_ins.rf_pin_state[0]
.sym 18440 io_ctrl_ins.rf_pin_state[5]
.sym 18441 io_ctrl_ins.rf_pin_state[3]
.sym 18442 io_ctrl_ins.rf_pin_state[6]
.sym 18443 io_ctrl_ins.rf_pin_state[1]
.sym 18444 io_ctrl_ins.rf_pin_state[4]
.sym 18445 io_ctrl_ins.rf_pin_state[2]
.sym 18446 io_ctrl_ins.rf_pin_state[7]
.sym 18452 w_fetch
.sym 18454 o_rx_h_tx_l$SB_IO_OUT
.sym 18456 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O
.sym 18460 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 18462 o_shdn_rx_lna$SB_IO_OUT
.sym 18467 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 18471 w_rx_data[5]
.sym 18474 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 18480 r_counter
.sym 18481 o_shdn_tx_lna$SB_IO_OUT
.sym 18482 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18483 w_rx_data[0]
.sym 18487 io_ctrl_ins.pmod_state[2]
.sym 18490 o_shdn_rx_lna$SB_IO_OUT
.sym 18492 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 18500 w_ioc[0]
.sym 18501 io_ctrl_ins.pmod_state[1]
.sym 18503 w_rx_data[2]
.sym 18507 w_rx_data[3]
.sym 18509 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[0]
.sym 18511 w_rx_data[1]
.sym 18513 w_ioc[0]
.sym 18514 o_shdn_rx_lna$SB_IO_OUT
.sym 18515 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[0]
.sym 18516 io_ctrl_ins.pmod_state[1]
.sym 18520 r_counter
.sym 18525 w_ioc[0]
.sym 18526 o_shdn_tx_lna$SB_IO_OUT
.sym 18527 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[0]
.sym 18528 io_ctrl_ins.pmod_state[2]
.sym 18532 w_rx_data[3]
.sym 18537 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[0]
.sym 18539 w_ioc[0]
.sym 18540 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 18546 w_rx_data[1]
.sym 18550 w_rx_data[0]
.sym 18555 w_rx_data[2]
.sym 18559 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18560 r_counter
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18570 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 18574 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18575 w_rx_data[0]
.sym 18582 w_ioc[0]
.sym 18631 i_config[3]$SB_IO_IN
.sym 18633 i_button$SB_IO_IN
.sym 18636 w_smi_data_output[4]
.sym 18638 w_smi_data_direction
.sym 18642 $PACKER_VCC_NET
.sym 18647 w_smi_data_output[4]
.sym 18650 $PACKER_VCC_NET
.sym 18652 w_smi_data_direction
.sym 18662 w_rx_fifo_pulled_data[0]
.sym 18666 w_rx_fifo_pulled_data[2]
.sym 18671 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 18673 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 18679 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 18684 w_rx_data[1]
.sym 18690 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 18693 i_sck$SB_IO_IN
.sym 18694 $PACKER_VCC_NET
.sym 18695 i_ss$SB_IO_IN
.sym 18696 o_smi_read_req$SB_IO_OUT
.sym 18703 r_counter
.sym 18705 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 18710 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 18712 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 18714 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 18716 i_rst_b_SB_LUT4_I3_O
.sym 18720 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 18722 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 18723 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 18724 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 18725 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 18726 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 18736 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 18737 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 18738 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 18739 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 18742 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 18748 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 18756 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 18757 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 18763 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 18766 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 18772 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 18779 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 18780 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 18782 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 18783 r_counter
.sym 18784 i_rst_b_SB_LUT4_I3_O
.sym 18785 i_smi_soe_se$SB_IO_IN
.sym 18787 w_smi_data_input[5]
.sym 18790 w_rx_fifo_pulled_data[1]
.sym 18794 w_rx_fifo_pulled_data[3]
.sym 18797 rx_fifo.rd_addr[3]
.sym 18803 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 18804 rx_fifo.wr_addr[4]
.sym 18805 w_rx_fifo_data[0]
.sym 18806 rx_fifo.wr_addr[9]
.sym 18811 rx_fifo.rd_addr_gray_wr_r[0]
.sym 18818 rx_fifo.wr_addr[0]
.sym 18820 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 18823 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 18824 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 18825 rx_fifo.wr_addr[8]
.sym 18826 rx_fifo.rd_addr[0]
.sym 18827 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 18828 rx_fifo.rd_addr[8]
.sym 18829 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 18831 rx_fifo.rd_addr[3]
.sym 18832 w_rx_fifo_pulled_data[2]
.sym 18833 rx_fifo.wr_addr[5]
.sym 18836 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 18838 w_rx_fifo_pulled_data[1]
.sym 18839 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 18840 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 18841 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 18843 $PACKER_VCC_NET
.sym 18844 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 18845 rx_fifo.rd_addr[8]
.sym 18847 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 18849 rx_fifo.rd_addr[3]
.sym 18850 w_rx_fifo_pulled_data[16]
.sym 18851 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 18852 r_counter
.sym 18853 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 18855 $PACKER_VCC_NET
.sym 18866 r_counter
.sym 18868 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O[0]
.sym 18869 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 18870 rx_fifo.rd_addr[0]
.sym 18873 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 18874 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O[1]
.sym 18875 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 18876 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 18877 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 18879 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 18880 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 18881 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 18886 i_rst_b_SB_LUT4_I3_O
.sym 18890 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 18896 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O[2]
.sym 18899 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O[0]
.sym 18900 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O[2]
.sym 18902 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O[1]
.sym 18905 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 18907 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 18913 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 18917 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 18923 rx_fifo.rd_addr[0]
.sym 18929 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 18935 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 18936 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 18938 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 18942 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 18943 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 18945 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 18946 r_counter
.sym 18947 i_rst_b_SB_LUT4_I3_O
.sym 18949 w_rx_fifo_pulled_data[16]
.sym 18953 w_rx_fifo_pulled_data[18]
.sym 18965 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 18970 rx_fifo.rd_addr[0]
.sym 18972 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 18973 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 18974 rx_fifo.wr_addr[2]
.sym 18975 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 18976 rx_fifo.wr_addr[3]
.sym 18977 rx_fifo.rd_addr[0]
.sym 18978 w_rx_fifo_pulled_data[17]
.sym 18979 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 18980 rx_fifo.wr_addr[6]
.sym 18981 w_rx_fifo_data[1]
.sym 18982 rx_fifo.wr_addr[8]
.sym 18983 rx_fifo.rd_addr_gray_wr_r[7]
.sym 18989 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 18993 rx_fifo.rd_addr_gray_wr[4]
.sym 18996 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 18998 rx_fifo.rd_addr_gray[7]
.sym 19001 rx_fifo.wr_addr_gray_rd_r[7]
.sym 19002 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 19004 rx_fifo.wr_addr_gray_rd_r[2]
.sym 19006 rx_fifo.rd_addr_gray[5]
.sym 19008 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 19009 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 19010 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 19012 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 19015 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 19017 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 19024 rx_fifo.rd_addr_gray[7]
.sym 19034 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 19035 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 19036 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 19037 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 19040 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 19042 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 19046 rx_fifo.rd_addr_gray_wr[4]
.sym 19054 rx_fifo.rd_addr_gray[5]
.sym 19059 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 19060 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 19061 rx_fifo.wr_addr_gray_rd_r[7]
.sym 19064 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 19066 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 19067 rx_fifo.wr_addr_gray_rd_r[2]
.sym 19069 lvds_clock_buf
.sym 19072 w_rx_fifo_pulled_data[17]
.sym 19076 w_rx_fifo_pulled_data[19]
.sym 19083 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 19088 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[2]
.sym 19091 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[1]
.sym 19093 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 19094 rx_fifo.wr_addr[0]
.sym 19096 rx_fifo.wr_addr[0]
.sym 19098 w_rx_fifo_pull
.sym 19099 rx_fifo.rd_addr[0]
.sym 19100 channel
.sym 19101 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 19102 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 19103 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 19104 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 19105 rx_fifo.rd_addr[8]
.sym 19106 rx_fifo.wr_addr[4]
.sym 19114 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 19116 channel
.sym 19117 rx_fifo.rd_addr_gray_wr[5]
.sym 19118 rx_fifo.wr_addr[0]
.sym 19120 rx_fifo.rd_addr_gray_wr[7]
.sym 19122 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 19125 rx_fifo.rd_addr_gray_wr_r[0]
.sym 19126 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 19127 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 19132 w_rx_09_fifo_data[19]
.sym 19140 w_rx_24_fifo_data[19]
.sym 19152 rx_fifo.wr_addr[0]
.sym 19154 rx_fifo.rd_addr_gray_wr_r[0]
.sym 19158 rx_fifo.rd_addr_gray_wr[5]
.sym 19165 rx_fifo.rd_addr_gray_wr[7]
.sym 19169 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 19170 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 19171 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 19172 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 19176 channel
.sym 19177 w_rx_24_fifo_data[19]
.sym 19178 w_rx_09_fifo_data[19]
.sym 19192 lvds_clock_buf
.sym 19195 w_rx_fifo_pulled_data[24]
.sym 19199 w_rx_fifo_pulled_data[26]
.sym 19215 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 19218 rx_fifo.wr_addr[6]
.sym 19219 rx_fifo.rd_addr_gray_wr_r[5]
.sym 19220 rx_fifo.wr_addr[8]
.sym 19221 w_rx_fifo_pulled_data[26]
.sym 19222 smi_ctrl_ins.soe_and_reset
.sym 19223 rx_fifo.rd_addr[3]
.sym 19224 rx_fifo.wr_addr[5]
.sym 19226 w_tx_fifo_pulled_data[12]
.sym 19227 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 19228 rx_fifo.wr_addr[2]
.sym 19229 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 19237 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 19238 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 19239 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 19240 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 19241 rx_fifo.wr_addr[0]
.sym 19244 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 19249 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 19251 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 19253 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 19255 i_rst_b_SB_LUT4_I3_O
.sym 19270 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 19275 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 19281 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 19289 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 19293 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 19299 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 19304 rx_fifo.wr_addr[0]
.sym 19310 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 19314 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 19315 lvds_clock_buf
.sym 19316 i_rst_b_SB_LUT4_I3_O
.sym 19318 w_rx_fifo_pulled_data[25]
.sym 19322 w_rx_fifo_pulled_data[27]
.sym 19329 rx_fifo.wr_addr[7]
.sym 19332 w_rx_fifo_data[24]
.sym 19335 rx_fifo.wr_addr[9]
.sym 19337 w_rx_fifo_data[26]
.sym 19338 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 19340 i_rst_b_SB_LUT4_I3_O
.sym 19341 r_counter
.sym 19342 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 19343 rx_fifo.rd_addr[8]
.sym 19344 rx_fifo.wr_addr[4]
.sym 19346 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 19347 rx_fifo.rd_addr[3]
.sym 19348 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 19349 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 19350 rx_fifo.wr_addr[0]
.sym 19351 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 19352 $PACKER_VCC_NET
.sym 19358 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 19360 rx_fifo.wr_addr[3]
.sym 19361 rx_fifo.wr_addr[4]
.sym 19362 rx_fifo.wr_addr[6]
.sym 19363 rx_fifo.wr_addr[8]
.sym 19367 rx_fifo.wr_addr[2]
.sym 19371 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 19373 rx_fifo.wr_addr[5]
.sym 19379 rx_fifo.wr_addr[7]
.sym 19390 $nextpnr_ICESTORM_LC_3$O
.sym 19393 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 19396 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 19398 rx_fifo.wr_addr[2]
.sym 19400 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 19402 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 19405 rx_fifo.wr_addr[3]
.sym 19406 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 19408 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 19411 rx_fifo.wr_addr[4]
.sym 19412 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 19414 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 19417 rx_fifo.wr_addr[5]
.sym 19418 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 19420 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 19422 rx_fifo.wr_addr[6]
.sym 19424 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 19426 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 19428 rx_fifo.wr_addr[7]
.sym 19430 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 19432 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 19435 rx_fifo.wr_addr[8]
.sym 19436 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 19441 w_rx_fifo_pulled_data[28]
.sym 19445 w_rx_fifo_pulled_data[30]
.sym 19452 i_mosi$SB_IO_IN
.sym 19453 io_pmod_in[3]$SB_IO_IN
.sym 19454 lvds_tx_inst.r_state_SB_DFFER_Q_E
.sym 19455 w_rx_fifo_data[25]
.sym 19456 w_tx_fsm_state[1]
.sym 19461 w_rx_fifo_pulled_data[25]
.sym 19462 w_rx_24_fifo_data[21]
.sym 19464 rx_fifo.wr_addr[3]
.sym 19465 rx_fifo.rd_addr[0]
.sym 19466 w_rx_fifo_push
.sym 19470 w_rx_fifo_pulled_data[29]
.sym 19471 rx_fifo.wr_addr[2]
.sym 19472 rx_fifo.wr_addr[6]
.sym 19473 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 19474 rx_fifo.wr_addr[8]
.sym 19475 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 19476 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 19481 r_counter
.sym 19483 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 19484 rx_fifo.rd_addr_gray_wr_r[7]
.sym 19487 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[6]
.sym 19488 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 19489 rx_fifo.rd_addr_gray_wr_r[5]
.sym 19490 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 19491 rx_fifo.wr_addr[9]
.sym 19492 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 19493 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[4]
.sym 19494 spi_if_ins.w_rx_data[1]
.sym 19496 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[7]
.sym 19497 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 19500 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 19502 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 19504 rx_fifo.rd_addr_gray_wr_r[2]
.sym 19508 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 19515 rx_fifo.wr_addr[9]
.sym 19517 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 19526 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 19527 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 19528 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 19529 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[4]
.sym 19533 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 19534 rx_fifo.rd_addr_gray_wr_r[2]
.sym 19535 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 19538 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 19539 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 19540 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 19541 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 19547 spi_if_ins.w_rx_data[1]
.sym 19551 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[4]
.sym 19553 rx_fifo.rd_addr_gray_wr_r[5]
.sym 19556 rx_fifo.rd_addr_gray_wr_r[7]
.sym 19557 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[7]
.sym 19559 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[6]
.sym 19560 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 19561 r_counter
.sym 19564 w_rx_fifo_pulled_data[29]
.sym 19568 w_rx_fifo_pulled_data[31]
.sym 19575 w_rx_24_fifo_data[16]
.sym 19576 io_pmod_in[2]$SB_IO_IN
.sym 19577 w_rx_data[1]
.sym 19583 w_rx_24_fifo_data[23]
.sym 19585 w_rx_24_fifo_data[19]
.sym 19587 rx_fifo.wr_addr[4]
.sym 19590 w_rx_fifo_pull
.sym 19591 rx_fifo.rd_addr[0]
.sym 19592 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 19593 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 19594 w_rx_data[1]
.sym 19595 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 19596 rx_fifo.wr_addr[0]
.sym 19598 w_rx_fifo_pulled_data[7]
.sym 19605 w_rx_fifo_pulled_data[28]
.sym 19608 w_rx_24_fifo_data[30]
.sym 19609 w_rx_fifo_pulled_data[30]
.sym 19615 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 19616 w_rx_24_fifo_data[6]
.sym 19617 i_rst_b_SB_LUT4_I3_O
.sym 19619 w_rx_09_fifo_data[6]
.sym 19620 smi_ctrl_ins.soe_and_reset
.sym 19622 w_rx_fifo_pulled_data[7]
.sym 19626 channel
.sym 19628 w_rx_24_fifo_data[29]
.sym 19629 w_rx_09_fifo_data[29]
.sym 19632 w_rx_24_fifo_data[28]
.sym 19633 w_rx_fifo_pulled_data[31]
.sym 19634 w_rx_09_fifo_data[30]
.sym 19635 w_rx_09_fifo_data[28]
.sym 19637 w_rx_fifo_pulled_data[31]
.sym 19644 w_rx_09_fifo_data[28]
.sym 19645 w_rx_24_fifo_data[28]
.sym 19646 channel
.sym 19649 w_rx_24_fifo_data[30]
.sym 19650 w_rx_09_fifo_data[30]
.sym 19651 channel
.sym 19655 w_rx_24_fifo_data[6]
.sym 19656 channel
.sym 19658 w_rx_09_fifo_data[6]
.sym 19661 w_rx_fifo_pulled_data[7]
.sym 19667 w_rx_fifo_pulled_data[28]
.sym 19673 channel
.sym 19675 w_rx_09_fifo_data[29]
.sym 19676 w_rx_24_fifo_data[29]
.sym 19679 w_rx_fifo_pulled_data[30]
.sym 19683 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 19684 smi_ctrl_ins.soe_and_reset
.sym 19685 i_rst_b_SB_LUT4_I3_O
.sym 19687 w_rx_fifo_pulled_data[4]
.sym 19691 w_rx_fifo_pulled_data[6]
.sym 19702 w_rx_09_fifo_data[5]
.sym 19704 w_rx_24_fifo_data[30]
.sym 19710 smi_ctrl_ins.soe_and_reset
.sym 19714 w_tx_fifo_pulled_data[28]
.sym 19715 rx_fifo.rd_addr[3]
.sym 19720 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 19721 w_rx_09_fifo_data[28]
.sym 19728 w_rx_24_fifo_data[7]
.sym 19729 channel
.sym 19731 w_rx_fifo_pulled_data[25]
.sym 19736 smi_ctrl_ins.soe_and_reset
.sym 19738 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 19740 i_rst_b_SB_LUT4_I3_O
.sym 19744 w_rx_fifo_pulled_data[5]
.sym 19748 w_rx_fifo_pulled_data[6]
.sym 19752 w_rx_fifo_pulled_data[4]
.sym 19755 w_rx_09_fifo_data[7]
.sym 19762 w_rx_fifo_pulled_data[4]
.sym 19775 w_rx_fifo_pulled_data[6]
.sym 19778 w_rx_24_fifo_data[7]
.sym 19780 w_rx_09_fifo_data[7]
.sym 19781 channel
.sym 19790 w_rx_fifo_pulled_data[5]
.sym 19805 w_rx_fifo_pulled_data[25]
.sym 19806 smi_ctrl_ins.r_fifo_pulled_data_SB_DFFNER_Q_E
.sym 19807 smi_ctrl_ins.soe_and_reset
.sym 19808 i_rst_b_SB_LUT4_I3_O
.sym 19810 w_rx_fifo_pulled_data[5]
.sym 19814 w_rx_fifo_pulled_data[7]
.sym 19822 w_rx_24_fifo_push
.sym 19823 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E
.sym 19830 rx_fifo.wr_addr[9]
.sym 19833 r_counter
.sym 19834 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 19835 tx_wr_data[26]
.sym 19836 w_tx_fifo_pull
.sym 19837 r_counter
.sym 19838 $PACKER_VCC_NET
.sym 19839 tx_fifo.wr_addr[2]
.sym 19841 tx_wr_data[27]
.sym 19842 w_tx_data_io[6]
.sym 19844 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 19850 i_glob_clock$SB_IO_IN
.sym 19854 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 19858 w_tx_data_io[3]
.sym 19866 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 19877 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 19880 w_tx_data_sys[3]
.sym 19881 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 19889 w_tx_data_sys[3]
.sym 19890 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 19891 w_tx_data_io[3]
.sym 19892 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 19902 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 19929 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 19930 i_glob_clock$SB_IO_IN
.sym 19933 w_tx_fifo_pulled_data[24]
.sym 19937 w_tx_fifo_pulled_data[26]
.sym 19941 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 19944 i_glob_clock$SB_IO_IN
.sym 19951 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 19954 w_tx_data_io[3]
.sym 19957 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 19958 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 19960 tx_fifo.wr_addr[5]
.sym 19961 w_tx_data_sys[1]
.sym 19962 w_rx_data[0]
.sym 19963 tx_fifo.wr_addr[3]
.sym 19966 w_rx_data[2]
.sym 19967 w_tx_fifo_pulled_data[14]
.sym 19973 i_glob_clock$SB_IO_IN
.sym 19975 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 19976 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[3]
.sym 19977 w_tx_data_sys[1]
.sym 19978 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 19980 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 19981 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 19983 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 19984 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 19985 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_2_O[2]
.sym 19987 w_tx_data_io[7]
.sym 19988 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 19990 w_tx_data_sys[5]
.sym 19994 w_tx_data_sys[2]
.sym 19996 w_tx_data_sys[0]
.sym 19997 w_tx_data_sys[6]
.sym 19998 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[2]
.sym 20000 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 20001 w_tx_data_sys[7]
.sym 20002 w_tx_data_io[6]
.sym 20003 w_tx_data_sys[4]
.sym 20006 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[2]
.sym 20007 w_tx_data_io[7]
.sym 20008 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 20012 w_tx_data_sys[0]
.sym 20013 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 20014 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 20018 w_tx_data_sys[1]
.sym 20020 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 20021 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_2_O[2]
.sym 20024 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 20026 w_tx_data_sys[5]
.sym 20027 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 20031 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 20032 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 20033 w_tx_data_sys[4]
.sym 20036 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 20037 w_tx_data_io[6]
.sym 20038 w_tx_data_sys[6]
.sym 20039 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 20042 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 20043 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[3]
.sym 20044 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[2]
.sym 20045 w_tx_data_sys[2]
.sym 20048 w_tx_data_sys[7]
.sym 20050 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 20051 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 20052 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 20053 i_glob_clock$SB_IO_IN
.sym 20056 w_tx_fifo_pulled_data[25]
.sym 20060 w_tx_fifo_pulled_data[27]
.sym 20067 i_glob_clock$SB_IO_IN
.sym 20068 tx_fifo.wr_addr[4]
.sym 20069 lvds_tx_inst.tx_state_d1
.sym 20072 tx_fifo.wr_addr[7]
.sym 20075 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 20078 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 20079 o_led1$SB_IO_OUT
.sym 20080 i_button_SB_LUT4_I2_I1[0]
.sym 20081 tx_fifo.rd_addr[5]
.sym 20084 i_config[0]$SB_IO_IN
.sym 20085 o_led0$SB_IO_OUT
.sym 20086 w_rx_data[1]
.sym 20088 w_load
.sym 20090 io_ctrl_ins.i_cs_SB_LUT4_I2_O[3]
.sym 20097 w_fetch
.sym 20098 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 20099 w_load
.sym 20102 i_button_SB_LUT4_I2_I1[0]
.sym 20103 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 20105 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 20108 w_tx_data_smi[0]
.sym 20109 i_rst_b_SB_LUT4_I3_O
.sym 20112 w_ioc[1]
.sym 20113 w_rx_data[1]
.sym 20116 w_cs[1]
.sym 20117 w_ioc[4]
.sym 20121 r_counter
.sym 20122 w_rx_data[0]
.sym 20124 w_ioc[3]
.sym 20125 w_cs[0]
.sym 20126 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I2_I3[2]
.sym 20127 w_ioc[2]
.sym 20130 w_fetch
.sym 20131 w_cs[0]
.sym 20132 w_load
.sym 20135 w_load
.sym 20136 i_button_SB_LUT4_I2_I1[0]
.sym 20137 w_fetch
.sym 20138 w_cs[1]
.sym 20142 w_tx_data_smi[0]
.sym 20143 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 20144 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I2_I3[2]
.sym 20147 w_ioc[3]
.sym 20148 w_ioc[1]
.sym 20149 w_ioc[4]
.sym 20150 w_ioc[2]
.sym 20154 w_rx_data[1]
.sym 20159 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 20171 w_rx_data[0]
.sym 20175 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 20176 r_counter
.sym 20177 i_rst_b_SB_LUT4_I3_O
.sym 20179 w_tx_fifo_pulled_data[12]
.sym 20183 w_tx_fifo_pulled_data[14]
.sym 20188 w_rx_data[1]
.sym 20190 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 20191 w_fetch
.sym 20192 w_tx_data_io[7]
.sym 20194 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 20197 tx_fifo.rd_addr[4]
.sym 20200 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 20202 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 20205 w_tx_fifo_pulled_data[28]
.sym 20206 tx_wr_data[13]
.sym 20207 tx_fifo.rd_addr[4]
.sym 20211 w_cs[0]
.sym 20212 tx_wr_data[28]
.sym 20219 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 20221 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 20222 io_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 20223 io_ctrl_ins.pmod_dir_state[2]
.sym 20224 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20225 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 20226 o_led0$SB_IO_OUT
.sym 20228 r_counter
.sym 20229 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 20230 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 20231 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 20232 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 20233 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20234 io_ctrl_ins.i_cs_SB_LUT4_I2_O[2]
.sym 20236 io_ctrl_ins.debug_mode[0]
.sym 20238 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20240 io_ctrl_ins.debug_mode[1]
.sym 20241 i_button_SB_LUT4_I2_I1[0]
.sym 20243 w_ioc[2]
.sym 20244 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 20246 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 20247 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 20248 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 20249 i_button_SB_LUT4_I2_I1[0]
.sym 20250 io_ctrl_ins.i_cs_SB_LUT4_I2_O[3]
.sym 20252 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 20253 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 20254 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 20255 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20258 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20259 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 20260 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20261 io_ctrl_ins.pmod_dir_state[2]
.sym 20264 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 20265 io_ctrl_ins.debug_mode[1]
.sym 20266 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 20267 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 20270 io_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 20271 io_ctrl_ins.i_cs_SB_LUT4_I2_O[3]
.sym 20272 i_button_SB_LUT4_I2_I1[0]
.sym 20273 io_ctrl_ins.i_cs_SB_LUT4_I2_O[2]
.sym 20276 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 20277 io_ctrl_ins.debug_mode[0]
.sym 20278 i_button_SB_LUT4_I2_I1[0]
.sym 20279 o_led0$SB_IO_OUT
.sym 20288 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 20291 w_ioc[2]
.sym 20294 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20295 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 20296 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 20297 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 20298 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 20299 r_counter
.sym 20300 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 20302 w_tx_fifo_pulled_data[13]
.sym 20306 w_tx_fifo_pulled_data[15]
.sym 20314 tx_wr_data[14]
.sym 20315 tx_fifo.wr_addr[8]
.sym 20316 tx_fifo.wr_addr[4]
.sym 20319 io_ctrl_ins.pmod_dir_state[2]
.sym 20321 tx_fifo.wr_addr[2]
.sym 20323 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20326 tx_fifo.wr_addr[2]
.sym 20327 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 20328 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 20329 r_counter
.sym 20330 $PACKER_VCC_NET
.sym 20332 o_shdn_tx_lna$SB_IO_OUT
.sym 20334 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 20335 w_tx_fifo_pull
.sym 20336 w_tx_fifo_pull
.sym 20342 r_counter
.sym 20344 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 20345 w_load
.sym 20346 io_ctrl_ins.pmod_dir_state[3]
.sym 20348 i_button_SB_LUT4_I2_I1[0]
.sym 20350 o_led1$SB_IO_OUT
.sym 20354 i_config[0]$SB_IO_IN
.sym 20356 w_rx_data[1]
.sym 20357 io_ctrl_ins.pmod_dir_state[1]
.sym 20358 w_rx_data[3]
.sym 20360 w_rx_data[4]
.sym 20362 w_cs[1]
.sym 20363 i_config[1]$SB_IO_IN
.sym 20365 w_fetch
.sym 20368 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20369 io_ctrl_ins.pmod_dir_state[4]
.sym 20371 i_rst_b$SB_IO_IN
.sym 20375 io_ctrl_ins.pmod_dir_state[1]
.sym 20376 o_led1$SB_IO_OUT
.sym 20377 i_button_SB_LUT4_I2_I1[0]
.sym 20378 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20387 i_button_SB_LUT4_I2_I1[0]
.sym 20388 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20389 io_ctrl_ins.pmod_dir_state[3]
.sym 20390 i_config[0]$SB_IO_IN
.sym 20396 w_rx_data[4]
.sym 20399 w_rx_data[3]
.sym 20405 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20406 io_ctrl_ins.pmod_dir_state[4]
.sym 20407 i_config[1]$SB_IO_IN
.sym 20408 i_button_SB_LUT4_I2_I1[0]
.sym 20411 w_cs[1]
.sym 20412 w_fetch
.sym 20413 i_rst_b$SB_IO_IN
.sym 20414 w_load
.sym 20417 w_rx_data[1]
.sym 20421 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 20422 r_counter
.sym 20425 w_tx_fifo_pulled_data[28]
.sym 20429 w_tx_fifo_pulled_data[30]
.sym 20438 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 20452 o_tr_vc1$SB_IO_OUT
.sym 20453 tx_fifo.wr_addr[3]
.sym 20455 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 20457 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 20466 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20467 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 20468 io_ctrl_ins.rf_pin_state[6]
.sym 20470 io_ctrl_ins.rf_pin_state[4]
.sym 20471 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20472 io_ctrl_ins.rf_pin_state[7]
.sym 20473 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20474 io_ctrl_ins.rf_pin_state[5]
.sym 20475 io_ctrl_ins.rf_pin_state[3]
.sym 20476 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20477 io_ctrl_ins.rf_pin_state[1]
.sym 20478 i_button_SB_LUT4_I2_I1[2]
.sym 20479 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20482 io_ctrl_ins.rf_pin_state[2]
.sym 20489 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 20490 r_counter
.sym 20499 io_ctrl_ins.rf_pin_state[6]
.sym 20500 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20501 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20504 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20505 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20506 io_ctrl_ins.rf_pin_state[2]
.sym 20507 i_button_SB_LUT4_I2_I1[2]
.sym 20511 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20512 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20513 io_ctrl_ins.rf_pin_state[1]
.sym 20516 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20518 io_ctrl_ins.rf_pin_state[7]
.sym 20519 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20523 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 20524 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20528 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20530 io_ctrl_ins.rf_pin_state[4]
.sym 20531 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20534 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20536 io_ctrl_ins.rf_pin_state[5]
.sym 20537 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20540 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20541 i_button_SB_LUT4_I2_I1[2]
.sym 20542 io_ctrl_ins.rf_pin_state[3]
.sym 20543 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20544 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_O
.sym 20545 r_counter
.sym 20548 w_tx_fifo_pulled_data[29]
.sym 20552 w_tx_fifo_pulled_data[31]
.sym 20559 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20560 spi_if_ins.spi.r2_rx_done
.sym 20561 o_tr_vc1_b$SB_IO_OUT
.sym 20564 tx_fifo.wr_addr[4]
.sym 20567 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 20568 tx_wr_en
.sym 20571 i_config[0]$SB_IO_IN
.sym 20573 tx_fifo.rd_addr[5]
.sym 20576 o_led1$SB_IO_OUT
.sym 20580 w_rx_data[7]
.sym 20581 w_rx_data[6]
.sym 20589 w_rx_data[4]
.sym 20591 w_rx_data[7]
.sym 20594 w_rx_data[0]
.sym 20598 w_rx_data[2]
.sym 20602 w_rx_data[3]
.sym 20604 r_counter
.sym 20605 w_rx_data[5]
.sym 20606 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 20607 w_rx_data[6]
.sym 20613 w_rx_data[1]
.sym 20623 w_rx_data[0]
.sym 20629 w_rx_data[5]
.sym 20636 w_rx_data[3]
.sym 20641 w_rx_data[6]
.sym 20645 w_rx_data[1]
.sym 20653 w_rx_data[4]
.sym 20660 w_rx_data[2]
.sym 20663 w_rx_data[7]
.sym 20667 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 20668 r_counter
.sym 20672 i_config[0]$SB_IO_IN
.sym 20678 i_ss$SB_IO_IN
.sym 20679 w_rx_data[4]
.sym 20681 tx_fifo.rd_addr[4]
.sym 20682 w_rx_data[2]
.sym 20686 w_rx_data[3]
.sym 20690 tx_wr_data[29]
.sym 20748 w_smi_data_output[5]
.sym 20750 w_smi_data_direction
.sym 20751 $PACKER_VCC_NET
.sym 20756 w_smi_data_direction
.sym 20759 $PACKER_VCC_NET
.sym 20764 w_smi_data_output[5]
.sym 20770 rx_fifo.rd_addr_gray_wr_r[0]
.sym 20772 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 20773 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 20774 rx_fifo.rd_addr_gray_wr[4]
.sym 20775 rx_fifo.rd_addr_gray_wr[0]
.sym 20777 w_smi_read_req_SB_LUT4_I1_O[2]
.sym 20790 w_smi_data_direction
.sym 20802 i_smi_soe_se$SB_IO_IN
.sym 20804 w_smi_data_output[5]
.sym 20812 rx_fifo.wr_addr[8]
.sym 20814 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 20815 rx_fifo.wr_addr[0]
.sym 20816 rx_fifo.wr_addr[4]
.sym 20819 rx_fifo.wr_addr[6]
.sym 20820 rx_fifo.wr_addr[3]
.sym 20821 rx_fifo.wr_addr[2]
.sym 20822 rx_fifo.wr_addr[7]
.sym 20824 rx_fifo.wr_addr[9]
.sym 20825 w_rx_fifo_data[0]
.sym 20829 rx_fifo.wr_addr[5]
.sym 20830 $PACKER_VCC_NET
.sym 20835 w_rx_fifo_data[2]
.sym 20837 w_rx_fifo_push
.sym 20844 i_mosi$SB_IO_IN
.sym 20846 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 20847 rx_fifo.rd_addr_gray[0]
.sym 20848 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 20849 rx_fifo.rd_addr[9]
.sym 20850 rx_fifo.rd_addr_gray[6]
.sym 20851 rx_fifo.rd_addr_gray[4]
.sym 20852 rx_fifo.rd_addr_gray[5]
.sym 20853 rx_fifo.rd_addr_gray[3]
.sym 20862 rx_fifo.wr_addr[2]
.sym 20863 rx_fifo.wr_addr[3]
.sym 20865 rx_fifo.wr_addr[4]
.sym 20866 rx_fifo.wr_addr[5]
.sym 20867 rx_fifo.wr_addr[6]
.sym 20868 rx_fifo.wr_addr[7]
.sym 20869 rx_fifo.wr_addr[8]
.sym 20870 rx_fifo.wr_addr[9]
.sym 20871 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 20872 rx_fifo.wr_addr[0]
.sym 20873 lvds_clock_buf
.sym 20874 w_rx_fifo_push
.sym 20876 w_rx_fifo_data[0]
.sym 20880 w_rx_fifo_data[2]
.sym 20883 $PACKER_VCC_NET
.sym 20890 rx_fifo.wr_addr[3]
.sym 20893 rx_fifo.wr_addr[2]
.sym 20899 rx_fifo.wr_addr[6]
.sym 20907 rx_fifo.rd_addr[8]
.sym 20909 w_rx_fifo_data[2]
.sym 20918 rx_fifo.rd_addr_gray[5]
.sym 20920 rx_fifo.rd_addr_gray[3]
.sym 20924 smi_ctrl_ins.soe_and_reset
.sym 20925 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 20926 rx_fifo.rd_addr_gray_wr_r[0]
.sym 20927 int_miso
.sym 20929 rx_fifo.rd_addr[9]
.sym 20930 rx_fifo.wr_addr_gray_rd_r[7]
.sym 20934 rx_fifo.wr_addr[7]
.sym 20935 rx_fifo.wr_addr[9]
.sym 20936 $PACKER_VCC_NET
.sym 20939 i_mosi$SB_IO_IN
.sym 20941 smi_ctrl_ins.soe_and_reset
.sym 20954 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 20956 $PACKER_VCC_NET
.sym 20963 w_rx_fifo_pull
.sym 20964 rx_fifo.rd_addr[0]
.sym 20965 rx_fifo.rd_addr[8]
.sym 20967 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 20969 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 20970 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 20971 rx_fifo.rd_addr[9]
.sym 20972 w_rx_fifo_data[3]
.sym 20973 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 20974 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 20977 r_counter
.sym 20980 rx_fifo.rd_addr[3]
.sym 20981 w_rx_fifo_data[1]
.sym 20984 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 20985 w_smi_read_req_SB_LUT4_I1_O[1]
.sym 20986 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 20987 smi_ctrl_ins.soe_and_reset
.sym 20988 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 20989 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 20990 rx_fifo.wr_addr_gray_rd_r[7]
.sym 20991 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[1]
.sym 21000 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 21001 rx_fifo.rd_addr[3]
.sym 21003 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 21004 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 21005 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 21006 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 21007 rx_fifo.rd_addr[8]
.sym 21008 rx_fifo.rd_addr[9]
.sym 21009 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 21010 rx_fifo.rd_addr[0]
.sym 21011 r_counter
.sym 21012 w_rx_fifo_pull
.sym 21013 $PACKER_VCC_NET
.sym 21017 w_rx_fifo_data[3]
.sym 21021 w_rx_fifo_data[1]
.sym 21024 w_tx_fifo_pulled_data[12]
.sym 21025 tx_fifo.wr_addr[6]
.sym 21029 w_smi_read_req_SB_LUT4_I1_O[0]
.sym 21032 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 21033 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 21036 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 21037 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 21040 rx_fifo.rd_addr[9]
.sym 21042 i_rst_b$SB_IO_IN
.sym 21044 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 21046 w_rx_fifo_push
.sym 21047 rx_fifo.wr_addr[7]
.sym 21048 rx_fifo.wr_addr_gray_rd[2]
.sym 21056 w_rx_fifo_push
.sym 21057 rx_fifo.wr_addr[7]
.sym 21058 $PACKER_VCC_NET
.sym 21060 rx_fifo.wr_addr[6]
.sym 21062 rx_fifo.wr_addr[5]
.sym 21065 rx_fifo.wr_addr[8]
.sym 21066 rx_fifo.wr_addr[0]
.sym 21075 rx_fifo.wr_addr[3]
.sym 21076 w_rx_fifo_data[18]
.sym 21078 rx_fifo.wr_addr[9]
.sym 21079 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 21081 rx_fifo.wr_addr[2]
.sym 21083 w_rx_fifo_data[16]
.sym 21085 rx_fifo.wr_addr[4]
.sym 21086 rx_fifo.wr_addr_gray_rd[5]
.sym 21087 rx_fifo.wr_addr_gray_rd[8]
.sym 21088 rx_fifo.wr_addr_gray_rd[0]
.sym 21089 rx_fifo.wr_addr_gray_rd[2]
.sym 21091 rx_fifo.wr_addr_gray_rd_r[0]
.sym 21092 rx_fifo.wr_addr_gray_rd[3]
.sym 21093 rx_fifo.wr_addr_gray_rd[7]
.sym 21102 rx_fifo.wr_addr[2]
.sym 21103 rx_fifo.wr_addr[3]
.sym 21105 rx_fifo.wr_addr[4]
.sym 21106 rx_fifo.wr_addr[5]
.sym 21107 rx_fifo.wr_addr[6]
.sym 21108 rx_fifo.wr_addr[7]
.sym 21109 rx_fifo.wr_addr[8]
.sym 21110 rx_fifo.wr_addr[9]
.sym 21111 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 21112 rx_fifo.wr_addr[0]
.sym 21113 lvds_clock_buf
.sym 21114 w_rx_fifo_push
.sym 21116 w_rx_fifo_data[16]
.sym 21120 w_rx_fifo_data[18]
.sym 21123 $PACKER_VCC_NET
.sym 21126 w_tx_fifo_pulled_data[13]
.sym 21128 rx_fifo.wr_addr[5]
.sym 21129 i_smi_soe_se$SB_IO_IN
.sym 21130 w_rx_fifo_pulled_data[18]
.sym 21131 smi_ctrl_ins.soe_and_reset
.sym 21132 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 21133 rx_fifo.wr_addr[8]
.sym 21134 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 21136 rx_fifo.wr_addr[6]
.sym 21139 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 21140 w_rx_fifo_data[2]
.sym 21141 rx_fifo.rd_addr[9]
.sym 21142 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 21143 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 21144 rx_fifo.rd_addr[0]
.sym 21145 w_rx_fifo_pull
.sym 21146 rx_fifo.rd_addr[8]
.sym 21148 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 21149 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 21156 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 21157 rx_fifo.rd_addr[0]
.sym 21158 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 21159 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 21160 $PACKER_VCC_NET
.sym 21164 rx_fifo.rd_addr[9]
.sym 21167 rx_fifo.rd_addr[8]
.sym 21168 rx_fifo.rd_addr[3]
.sym 21169 w_rx_fifo_data[19]
.sym 21170 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 21171 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 21174 w_rx_fifo_pull
.sym 21176 w_rx_fifo_data[17]
.sym 21181 r_counter
.sym 21185 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 21188 rx_fifo.wr_addr_gray[8]
.sym 21189 rx_fifo.wr_addr_gray[0]
.sym 21190 rx_fifo.wr_addr_gray[1]
.sym 21191 rx_fifo.wr_addr_gray[3]
.sym 21192 rx_fifo.wr_addr[7]
.sym 21193 rx_fifo.wr_addr_gray[7]
.sym 21194 rx_fifo.wr_addr_gray[2]
.sym 21195 rx_fifo.wr_addr_gray[5]
.sym 21204 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 21205 rx_fifo.rd_addr[3]
.sym 21207 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 21208 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 21209 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 21210 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 21211 rx_fifo.rd_addr[8]
.sym 21212 rx_fifo.rd_addr[9]
.sym 21213 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 21214 rx_fifo.rd_addr[0]
.sym 21215 r_counter
.sym 21216 w_rx_fifo_pull
.sym 21217 $PACKER_VCC_NET
.sym 21221 w_rx_fifo_data[19]
.sym 21225 w_rx_fifo_data[17]
.sym 21236 $PACKER_VCC_NET
.sym 21242 w_rx_fifo_data[17]
.sym 21243 w_rx_09_fifo_data[17]
.sym 21244 w_tx_fsm_state[0]
.sym 21245 rx_fifo.rd_addr[9]
.sym 21247 w_rx_24_fifo_data[20]
.sym 21249 int_miso
.sym 21250 w_rx_24_fifo_data[12]
.sym 21251 w_rx_fifo_data[27]
.sym 21252 rx_fifo.rd_addr_gray[3]
.sym 21258 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 21259 rx_fifo.wr_addr[9]
.sym 21262 rx_fifo.wr_addr[6]
.sym 21264 w_rx_fifo_data[24]
.sym 21265 rx_fifo.wr_addr[5]
.sym 21267 rx_fifo.wr_addr[2]
.sym 21268 rx_fifo.wr_addr[3]
.sym 21269 w_rx_fifo_data[26]
.sym 21271 rx_fifo.wr_addr[8]
.sym 21272 rx_fifo.wr_addr[0]
.sym 21273 rx_fifo.wr_addr[4]
.sym 21276 w_rx_fifo_push
.sym 21278 $PACKER_VCC_NET
.sym 21286 rx_fifo.wr_addr[7]
.sym 21290 w_rx_24_fifo_data[15]
.sym 21291 w_rx_fifo_data[21]
.sym 21294 $PACKER_VCC_NET
.sym 21295 w_tx_fsm_state[1]
.sym 21296 w_rx_fifo_data[17]
.sym 21297 w_tx_fsm_state[0]
.sym 21306 rx_fifo.wr_addr[2]
.sym 21307 rx_fifo.wr_addr[3]
.sym 21309 rx_fifo.wr_addr[4]
.sym 21310 rx_fifo.wr_addr[5]
.sym 21311 rx_fifo.wr_addr[6]
.sym 21312 rx_fifo.wr_addr[7]
.sym 21313 rx_fifo.wr_addr[8]
.sym 21314 rx_fifo.wr_addr[9]
.sym 21315 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 21316 rx_fifo.wr_addr[0]
.sym 21317 lvds_clock_buf
.sym 21318 w_rx_fifo_push
.sym 21320 w_rx_fifo_data[24]
.sym 21324 w_rx_fifo_data[26]
.sym 21327 $PACKER_VCC_NET
.sym 21330 w_tx_fifo_pulled_data[29]
.sym 21342 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 21343 rx_fifo.wr_addr[0]
.sym 21344 w_rx_09_fifo_data[31]
.sym 21345 lvds_tx_inst.r_state_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 21346 lvds_tx_inst.fifo_empty_d2
.sym 21347 w_tx_fsm_state[1]
.sym 21348 rx_fifo.wr_addr[7]
.sym 21349 $PACKER_VCC_NET
.sym 21350 smi_ctrl_ins.soe_and_reset
.sym 21351 w_tx_fsm_state[0]
.sym 21353 r_counter
.sym 21354 rx_fifo.wr_addr[9]
.sym 21355 w_rx_fifo_data[21]
.sym 21360 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 21361 rx_fifo.rd_addr[3]
.sym 21362 w_rx_fifo_pull
.sym 21364 $PACKER_VCC_NET
.sym 21365 rx_fifo.rd_addr[0]
.sym 21366 w_rx_fifo_data[25]
.sym 21371 rx_fifo.rd_addr[8]
.sym 21373 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 21374 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 21375 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 21376 r_counter
.sym 21377 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 21380 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 21383 rx_fifo.rd_addr[9]
.sym 21389 w_rx_fifo_data[27]
.sym 21392 w_rx_24_fifo_data[19]
.sym 21393 w_rx_24_fifo_data[17]
.sym 21394 w_rx_24_fifo_data[20]
.sym 21395 w_rx_fifo_data[31]
.sym 21396 w_rx_24_fifo_data[16]
.sym 21397 w_rx_24_fifo_data[5]
.sym 21398 w_rx_24_fifo_data[14]
.sym 21399 w_rx_24_fifo_data[23]
.sym 21408 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 21409 rx_fifo.rd_addr[3]
.sym 21411 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 21412 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 21413 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 21414 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 21415 rx_fifo.rd_addr[8]
.sym 21416 rx_fifo.rd_addr[9]
.sym 21417 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 21418 rx_fifo.rd_addr[0]
.sym 21419 r_counter
.sym 21420 w_rx_fifo_pull
.sym 21421 $PACKER_VCC_NET
.sym 21425 w_rx_fifo_data[27]
.sym 21429 w_rx_fifo_data[25]
.sym 21435 i_rst_b_SB_LUT4_I3_O
.sym 21436 channel
.sym 21439 w_tx_fsm_state[0]
.sym 21447 w_rx_24_fifo_data[16]
.sym 21448 w_tx_fifo_pulled_data[26]
.sym 21449 rx_fifo.wr_addr[8]
.sym 21451 rx_fifo.wr_addr[7]
.sym 21452 i_rst_b_SB_LUT4_I3_O
.sym 21453 rx_fifo.wr_addr[5]
.sym 21454 i_rst_b$SB_IO_IN
.sym 21455 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 21456 rx_fifo.rd_addr[9]
.sym 21457 tx_wr_en
.sym 21464 rx_fifo.wr_addr[8]
.sym 21467 rx_fifo.wr_addr[0]
.sym 21469 rx_fifo.wr_addr[5]
.sym 21471 rx_fifo.wr_addr[6]
.sym 21473 rx_fifo.wr_addr[2]
.sym 21477 rx_fifo.wr_addr[4]
.sym 21478 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 21479 rx_fifo.wr_addr[3]
.sym 21480 w_rx_fifo_data[30]
.sym 21486 rx_fifo.wr_addr[7]
.sym 21487 w_rx_fifo_data[28]
.sym 21489 w_rx_fifo_push
.sym 21491 $PACKER_VCC_NET
.sym 21492 rx_fifo.wr_addr[9]
.sym 21494 w_rx_24_fifo_data[7]
.sym 21496 w_rx_24_fifo_data[6]
.sym 21497 w_rx_24_fifo_data[31]
.sym 21498 w_rx_fifo_data[5]
.sym 21499 $PACKER_VCC_NET
.sym 21500 w_rx_24_fifo_data[30]
.sym 21501 w_rx_24_fifo_data[9]
.sym 21510 rx_fifo.wr_addr[2]
.sym 21511 rx_fifo.wr_addr[3]
.sym 21513 rx_fifo.wr_addr[4]
.sym 21514 rx_fifo.wr_addr[5]
.sym 21515 rx_fifo.wr_addr[6]
.sym 21516 rx_fifo.wr_addr[7]
.sym 21517 rx_fifo.wr_addr[8]
.sym 21518 rx_fifo.wr_addr[9]
.sym 21519 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 21520 rx_fifo.wr_addr[0]
.sym 21521 lvds_clock_buf
.sym 21522 w_rx_fifo_push
.sym 21524 w_rx_fifo_data[28]
.sym 21528 w_rx_fifo_data[30]
.sym 21531 $PACKER_VCC_NET
.sym 21537 w_rx_24_fifo_data[14]
.sym 21546 channel
.sym 21549 rx_fifo.rd_addr[9]
.sym 21550 rx_fifo.rd_addr[8]
.sym 21554 w_tx_fifo_pulled_data[25]
.sym 21555 w_rx_24_fifo_data[9]
.sym 21564 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 21565 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 21568 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 21569 rx_fifo.rd_addr[0]
.sym 21570 w_rx_fifo_data[29]
.sym 21571 rx_fifo.rd_addr[3]
.sym 21573 rx_fifo.rd_addr[8]
.sym 21575 w_rx_fifo_data[31]
.sym 21577 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 21579 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 21580 r_counter
.sym 21581 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 21582 w_rx_fifo_pull
.sym 21593 $PACKER_VCC_NET
.sym 21594 rx_fifo.rd_addr[9]
.sym 21597 w_rx_fifo_data[5]
.sym 21598 w_rx_sync_09
.sym 21600 w_rx_sync_24
.sym 21601 $PACKER_VCC_NET
.sym 21602 $PACKER_VCC_NET
.sym 21612 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 21613 rx_fifo.rd_addr[3]
.sym 21615 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 21616 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 21617 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 21618 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 21619 rx_fifo.rd_addr[8]
.sym 21620 rx_fifo.rd_addr[9]
.sym 21621 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 21622 rx_fifo.rd_addr[0]
.sym 21623 r_counter
.sym 21624 w_rx_fifo_pull
.sym 21625 $PACKER_VCC_NET
.sym 21629 w_rx_fifo_data[31]
.sym 21633 w_rx_fifo_data[29]
.sym 21639 i_sck$SB_IO_IN
.sym 21640 $PACKER_VCC_NET
.sym 21645 w_rx_24_fifo_data[29]
.sym 21649 rx_fifo.rd_addr[8]
.sym 21652 w_tx_fifo_pulled_data[24]
.sym 21658 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 21667 rx_fifo.wr_addr[3]
.sym 21668 w_rx_fifo_push
.sym 21670 rx_fifo.wr_addr[4]
.sym 21671 rx_fifo.wr_addr[0]
.sym 21672 rx_fifo.wr_addr[2]
.sym 21675 rx_fifo.wr_addr[6]
.sym 21676 rx_fifo.wr_addr[9]
.sym 21677 rx_fifo.wr_addr[8]
.sym 21678 rx_fifo.wr_addr[7]
.sym 21680 rx_fifo.wr_addr[5]
.sym 21682 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 21686 w_rx_fifo_data[4]
.sym 21693 w_rx_fifo_data[6]
.sym 21695 $PACKER_VCC_NET
.sym 21698 spi_if_ins.spi.r_tx_byte[5]
.sym 21699 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 21700 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 21701 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 21702 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 21703 spi_if_ins.spi.r_tx_byte[1]
.sym 21704 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21705 spi_if_ins.spi.r_tx_byte[6]
.sym 21714 rx_fifo.wr_addr[2]
.sym 21715 rx_fifo.wr_addr[3]
.sym 21717 rx_fifo.wr_addr[4]
.sym 21718 rx_fifo.wr_addr[5]
.sym 21719 rx_fifo.wr_addr[6]
.sym 21720 rx_fifo.wr_addr[7]
.sym 21721 rx_fifo.wr_addr[8]
.sym 21722 rx_fifo.wr_addr[9]
.sym 21723 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 21724 rx_fifo.wr_addr[0]
.sym 21725 lvds_clock_buf
.sym 21726 w_rx_fifo_push
.sym 21728 w_rx_fifo_data[4]
.sym 21732 w_rx_fifo_data[6]
.sym 21735 $PACKER_VCC_NET
.sym 21742 w_rx_fifo_push
.sym 21743 w_rx_data[2]
.sym 21750 w_rx_data[0]
.sym 21752 $PACKER_VCC_NET
.sym 21756 tx_fifo.wr_addr[0]
.sym 21760 i_glob_clock$SB_IO_IN
.sym 21761 r_counter
.sym 21762 w_tx_fifo_pulled_data[27]
.sym 21768 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 21769 rx_fifo.rd_addr[3]
.sym 21770 w_rx_fifo_pull
.sym 21772 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 21773 rx_fifo.rd_addr[0]
.sym 21774 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 21776 rx_fifo.rd_addr[9]
.sym 21777 w_rx_fifo_data[5]
.sym 21778 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 21779 rx_fifo.rd_addr[8]
.sym 21781 $PACKER_VCC_NET
.sym 21783 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 21792 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 21793 r_counter
.sym 21795 w_rx_fifo_data[7]
.sym 21801 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 21803 spi_if_ins.r_tx_data_valid
.sym 21804 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 21806 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 21816 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 21817 rx_fifo.rd_addr[3]
.sym 21819 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 21820 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 21821 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 21822 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 21823 rx_fifo.rd_addr[8]
.sym 21824 rx_fifo.rd_addr[9]
.sym 21825 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 21826 rx_fifo.rd_addr[0]
.sym 21827 r_counter
.sym 21828 w_rx_fifo_pull
.sym 21829 $PACKER_VCC_NET
.sym 21833 w_rx_fifo_data[7]
.sym 21837 w_rx_fifo_data[5]
.sym 21854 i_rst_b$SB_IO_IN
.sym 21855 i_button$SB_IO_IN
.sym 21856 w_tx_fifo_pulled_data[26]
.sym 21858 i_rst_b$SB_IO_IN
.sym 21860 tx_fifo.rd_addr[9]
.sym 21862 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 21864 w_tx_fifo_pulled_data[30]
.sym 21865 tx_wr_en
.sym 21870 r_counter
.sym 21872 tx_fifo.wr_addr[2]
.sym 21873 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 21874 tx_fifo.wr_addr[4]
.sym 21876 tx_wr_data[26]
.sym 21879 tx_wr_data[24]
.sym 21883 tx_fifo.wr_addr[8]
.sym 21884 tx_fifo.wr_addr[7]
.sym 21888 tx_wr_en
.sym 21890 $PACKER_VCC_NET
.sym 21891 tx_fifo.wr_addr[5]
.sym 21894 tx_fifo.wr_addr[0]
.sym 21897 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 21900 tx_fifo.wr_addr[3]
.sym 21901 tx_fifo.wr_addr[6]
.sym 21902 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 21903 w_tx_data_io[7]
.sym 21904 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 21905 w_tx_data_io[5]
.sym 21907 i_ss_SB_LUT4_I3_O
.sym 21909 w_tx_data_io[6]
.sym 21918 tx_fifo.wr_addr[2]
.sym 21919 tx_fifo.wr_addr[3]
.sym 21921 tx_fifo.wr_addr[4]
.sym 21922 tx_fifo.wr_addr[5]
.sym 21923 tx_fifo.wr_addr[6]
.sym 21924 tx_fifo.wr_addr[7]
.sym 21925 tx_fifo.wr_addr[8]
.sym 21926 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 21927 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 21928 tx_fifo.wr_addr[0]
.sym 21929 r_counter
.sym 21930 tx_wr_en
.sym 21932 tx_wr_data[24]
.sym 21936 tx_wr_data[26]
.sym 21939 $PACKER_VCC_NET
.sym 21951 tx_fifo.wr_addr[8]
.sym 21952 lvds_tx_inst.r_tx_state
.sym 21957 i_button_SB_LUT4_I2_I1[1]
.sym 21958 i_config[2]$SB_IO_IN
.sym 21962 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 21963 w_rx_data[6]
.sym 21965 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 21966 w_tx_fifo_pulled_data[25]
.sym 21972 tx_fifo.rd_addr[4]
.sym 21973 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 21974 w_tx_fifo_pull
.sym 21976 $PACKER_VCC_NET
.sym 21981 tx_wr_data[27]
.sym 21982 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 21983 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 21985 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 21987 tx_wr_data[25]
.sym 21991 tx_fifo.rd_addr[5]
.sym 21997 tx_fifo.rd_addr[6]
.sym 21998 tx_fifo.rd_addr[9]
.sym 22000 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 22001 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 22004 io_ctrl_ins.pmod_dir_state[7]
.sym 22005 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[2]
.sym 22006 io_ctrl_ins.rx_h_state_SB_LUT4_I0_O[2]
.sym 22007 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[2]
.sym 22008 io_ctrl_ins.pmod_dir_state[6]
.sym 22009 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O
.sym 22010 io_ctrl_ins.pmod_dir_state[2]
.sym 22011 io_ctrl_ins.pmod_dir_state[5]
.sym 22020 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 22021 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 22023 tx_fifo.rd_addr[4]
.sym 22024 tx_fifo.rd_addr[5]
.sym 22025 tx_fifo.rd_addr[6]
.sym 22026 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 22027 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 22028 tx_fifo.rd_addr[9]
.sym 22029 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 22030 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 22031 lvds_clock_buf
.sym 22032 w_tx_fifo_pull
.sym 22033 $PACKER_VCC_NET
.sym 22037 tx_wr_data[27]
.sym 22041 tx_wr_data[25]
.sym 22047 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 22048 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 22049 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 22051 w_tx_data_io[6]
.sym 22053 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 22055 tx_wr_data[25]
.sym 22058 tx_wr_data[12]
.sym 22060 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 22061 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O
.sym 22064 tx_fifo.wr_addr[7]
.sym 22068 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 22077 tx_fifo.wr_addr[3]
.sym 22078 tx_wr_data[14]
.sym 22080 tx_fifo.wr_addr[4]
.sym 22081 tx_fifo.wr_addr[7]
.sym 22083 tx_wr_data[12]
.sym 22085 tx_fifo.wr_addr[2]
.sym 22089 tx_fifo.wr_addr[8]
.sym 22090 r_counter
.sym 22092 tx_wr_en
.sym 22094 $PACKER_VCC_NET
.sym 22095 tx_fifo.wr_addr[5]
.sym 22098 tx_fifo.wr_addr[0]
.sym 22100 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 22101 tx_fifo.wr_addr[6]
.sym 22103 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 22108 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22109 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 22111 spi_if_ins.spi.r3_rx_done
.sym 22122 tx_fifo.wr_addr[2]
.sym 22123 tx_fifo.wr_addr[3]
.sym 22125 tx_fifo.wr_addr[4]
.sym 22126 tx_fifo.wr_addr[5]
.sym 22127 tx_fifo.wr_addr[6]
.sym 22128 tx_fifo.wr_addr[7]
.sym 22129 tx_fifo.wr_addr[8]
.sym 22130 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 22131 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 22132 tx_fifo.wr_addr[0]
.sym 22133 r_counter
.sym 22134 tx_wr_en
.sym 22136 tx_wr_data[12]
.sym 22140 tx_wr_data[14]
.sym 22143 $PACKER_VCC_NET
.sym 22153 tx_fifo.wr_addr[3]
.sym 22155 o_tr_vc1$SB_IO_OUT
.sym 22159 w_rx_data[2]
.sym 22160 $PACKER_VCC_NET
.sym 22161 r_counter
.sym 22164 tx_fifo.wr_addr[0]
.sym 22165 tx_fifo.rd_addr[6]
.sym 22166 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 22168 i_glob_clock$SB_IO_IN
.sym 22176 tx_wr_data[13]
.sym 22179 tx_fifo.rd_addr[5]
.sym 22180 tx_fifo.rd_addr[6]
.sym 22185 tx_fifo.rd_addr[4]
.sym 22188 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 22192 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 22194 w_tx_fifo_pull
.sym 22195 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 22196 $PACKER_VCC_NET
.sym 22198 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 22202 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 22204 tx_fifo.rd_addr[9]
.sym 22205 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 22208 spi_if_ins.spi.r_rx_done
.sym 22224 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 22225 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 22227 tx_fifo.rd_addr[4]
.sym 22228 tx_fifo.rd_addr[5]
.sym 22229 tx_fifo.rd_addr[6]
.sym 22230 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 22231 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 22232 tx_fifo.rd_addr[9]
.sym 22233 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 22234 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 22235 lvds_clock_buf
.sym 22236 w_tx_fifo_pull
.sym 22237 $PACKER_VCC_NET
.sym 22245 tx_wr_data[13]
.sym 22249 tx_fifo.wr_addr[6]
.sym 22251 o_led0$SB_IO_OUT
.sym 22260 w_load
.sym 22262 i_rst_b$SB_IO_IN
.sym 22264 w_tx_fifo_pulled_data[30]
.sym 22278 r_counter
.sym 22279 tx_fifo.wr_addr[5]
.sym 22280 tx_wr_en
.sym 22281 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 22282 tx_fifo.wr_addr[8]
.sym 22284 tx_fifo.wr_addr[4]
.sym 22289 tx_wr_data[28]
.sym 22291 tx_fifo.wr_addr[2]
.sym 22298 $PACKER_VCC_NET
.sym 22300 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 22302 tx_fifo.wr_addr[0]
.sym 22304 tx_fifo.wr_addr[7]
.sym 22306 tx_fifo.wr_addr[3]
.sym 22309 tx_fifo.wr_addr[6]
.sym 22317 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 22326 tx_fifo.wr_addr[2]
.sym 22327 tx_fifo.wr_addr[3]
.sym 22329 tx_fifo.wr_addr[4]
.sym 22330 tx_fifo.wr_addr[5]
.sym 22331 tx_fifo.wr_addr[6]
.sym 22332 tx_fifo.wr_addr[7]
.sym 22333 tx_fifo.wr_addr[8]
.sym 22334 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 22335 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 22336 tx_fifo.wr_addr[0]
.sym 22337 r_counter
.sym 22338 tx_wr_en
.sym 22340 tx_wr_data[28]
.sym 22347 $PACKER_VCC_NET
.sym 22353 tx_fifo.wr_addr[5]
.sym 22358 tx_fifo.wr_addr[8]
.sym 22361 tx_wr_data[29]
.sym 22365 i_config[2]$SB_IO_IN
.sym 22375 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22380 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 22382 tx_wr_data[14]
.sym 22383 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 22384 $PACKER_VCC_NET
.sym 22386 tx_fifo.rd_addr[4]
.sym 22390 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 22391 w_tx_fifo_pull
.sym 22393 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 22395 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 22398 tx_fifo.rd_addr[6]
.sym 22399 tx_fifo.rd_addr[5]
.sym 22400 tx_wr_data[29]
.sym 22401 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 22403 tx_fifo.rd_addr[9]
.sym 22424 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 22425 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 22427 tx_fifo.rd_addr[4]
.sym 22428 tx_fifo.rd_addr[5]
.sym 22429 tx_fifo.rd_addr[6]
.sym 22430 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 22431 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 22432 tx_fifo.rd_addr[9]
.sym 22433 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 22434 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 22435 lvds_clock_buf
.sym 22436 w_tx_fifo_pull
.sym 22437 $PACKER_VCC_NET
.sym 22441 tx_wr_data[14]
.sym 22445 tx_wr_data[29]
.sym 22453 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 22487 o_led1$SB_IO_OUT
.sym 22505 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 i_ss_SB_LUT4_I3_O
.sym 22527 i_ss_SB_LUT4_I3_O
.sym 22535 int_miso
.sym 22542 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 22565 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 22573 i_ss_SB_LUT4_I3_O
.sym 22576 i_mosi$SB_IO_IN
.sym 22585 rx_fifo.rd_addr_gray[0]
.sym 22588 rx_fifo.rd_addr[3]
.sym 22589 rx_fifo.rd_addr_gray[4]
.sym 22594 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 22597 rx_fifo.rd_addr_gray_wr[0]
.sym 22599 rx_fifo.rd_addr[8]
.sym 22600 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 22601 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 22604 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 22610 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 22612 rx_fifo.wr_addr_gray_rd_r[7]
.sym 22617 rx_fifo.rd_addr_gray_wr[0]
.sym 22629 rx_fifo.rd_addr[3]
.sym 22630 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 22635 rx_fifo.wr_addr_gray_rd_r[7]
.sym 22636 rx_fifo.rd_addr[8]
.sym 22644 rx_fifo.rd_addr_gray[4]
.sym 22647 rx_fifo.rd_addr_gray[0]
.sym 22659 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 22660 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 22661 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 22662 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 22664 lvds_clock_buf
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22674 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 22675 rx_fifo.rd_addr[0]
.sym 22702 r_counter
.sym 22711 i_sck$SB_IO_IN
.sym 22712 rx_fifo.rd_addr_gray_wr[4]
.sym 22720 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 22721 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 22722 rx_fifo.rd_addr[9]
.sym 22724 rx_fifo.rd_addr_gray[6]
.sym 22727 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 22730 r_counter
.sym 22733 i_ss$SB_IO_IN
.sym 22739 $PACKER_VCC_NET
.sym 22747 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 22748 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 22749 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 22752 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 22753 w_smi_read_req_SB_LUT4_I1_O[0]
.sym 22754 w_smi_read_req_SB_LUT4_I1_O[2]
.sym 22756 w_smi_read_req_SB_LUT4_I1_O[1]
.sym 22757 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 22763 r_counter
.sym 22765 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 22766 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 22767 i_rst_b_SB_LUT4_I3_O
.sym 22768 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 22770 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 22771 rx_fifo.rd_addr[0]
.sym 22778 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 22780 w_smi_read_req_SB_LUT4_I1_O[0]
.sym 22781 w_smi_read_req_SB_LUT4_I1_O[2]
.sym 22782 w_smi_read_req_SB_LUT4_I1_O[1]
.sym 22786 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 22788 rx_fifo.rd_addr[0]
.sym 22792 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 22794 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 22798 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 22805 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 22811 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 22812 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 22817 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 22824 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 22826 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 22827 r_counter
.sym 22828 i_rst_b_SB_LUT4_I3_O
.sym 22829 rx_fifo.rd_addr_gray[1]
.sym 22832 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[2]
.sym 22833 rx_fifo.rd_addr_gray[8]
.sym 22836 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 22849 rx_fifo.rd_addr[9]
.sym 22855 $PACKER_VCC_NET
.sym 22856 rx_fifo.rd_addr[9]
.sym 22859 $PACKER_VCC_NET
.sym 22862 rx_fifo.rd_addr_gray[1]
.sym 22871 rx_fifo.wr_addr_gray_rd[8]
.sym 22874 i_smi_soe_se$SB_IO_IN
.sym 22875 rx_fifo.wr_addr_gray_rd_r[0]
.sym 22876 rx_fifo.wr_addr_gray_rd[3]
.sym 22877 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 22878 rx_fifo.wr_addr_gray_rd[5]
.sym 22879 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 22883 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 22885 rx_fifo.wr_addr_gray_rd[7]
.sym 22886 rx_fifo.rd_addr[0]
.sym 22887 w_rx_fifo_pull
.sym 22891 i_rst_b$SB_IO_IN
.sym 22893 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 22895 r_counter
.sym 22904 rx_fifo.wr_addr_gray_rd[5]
.sym 22909 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 22910 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 22911 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 22912 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 22916 i_rst_b$SB_IO_IN
.sym 22918 w_rx_fifo_pull
.sym 22923 i_rst_b$SB_IO_IN
.sym 22924 i_smi_soe_se$SB_IO_IN
.sym 22927 rx_fifo.wr_addr_gray_rd[3]
.sym 22934 rx_fifo.rd_addr[0]
.sym 22935 rx_fifo.wr_addr_gray_rd_r[0]
.sym 22939 rx_fifo.wr_addr_gray_rd[7]
.sym 22945 rx_fifo.wr_addr_gray_rd[8]
.sym 22950 r_counter
.sym 22956 i_rst_b_SB_LUT4_I3_O
.sym 22958 rx_fifo.wr_addr_gray_rd[1]
.sym 22959 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 22964 w_smi_data_output[5]
.sym 22976 i_rst_b_SB_LUT4_I3_O
.sym 22977 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 22979 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 22980 rx_fifo.rd_addr_gray[8]
.sym 22983 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[0]
.sym 22993 r_counter
.sym 22998 rx_fifo.wr_addr_gray[7]
.sym 23000 rx_fifo.wr_addr_gray[5]
.sym 23001 rx_fifo.wr_addr_gray[8]
.sym 23002 rx_fifo.wr_addr_gray[0]
.sym 23004 rx_fifo.wr_addr_gray[3]
.sym 23007 rx_fifo.wr_addr_gray[2]
.sym 23019 rx_fifo.wr_addr_gray_rd[0]
.sym 23027 rx_fifo.wr_addr_gray[5]
.sym 23032 rx_fifo.wr_addr_gray[8]
.sym 23038 rx_fifo.wr_addr_gray[0]
.sym 23044 rx_fifo.wr_addr_gray[2]
.sym 23058 rx_fifo.wr_addr_gray_rd[0]
.sym 23064 rx_fifo.wr_addr_gray[3]
.sym 23068 rx_fifo.wr_addr_gray[7]
.sym 23073 r_counter
.sym 23075 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 23076 rx_fifo.rd_addr_gray_wr[8]
.sym 23078 rx_fifo.rd_addr_gray_wr[1]
.sym 23081 i_rst_b_SB_LUT4_I3_O
.sym 23093 r_counter
.sym 23094 smi_ctrl_ins.soe_and_reset
.sym 23095 o_smi_read_req$SB_IO_OUT
.sym 23100 i_sck$SB_IO_IN
.sym 23104 i_rst_b_SB_LUT4_I3_O
.sym 23108 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23110 rx_fifo.rd_addr_gray_wr[8]
.sym 23120 rx_fifo.wr_addr[0]
.sym 23122 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 23125 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 23127 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 23128 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 23129 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 23131 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 23135 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 23136 i_rst_b_SB_LUT4_I3_O
.sym 23139 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 23143 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 23145 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 23147 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 23149 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 23157 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 23158 rx_fifo.wr_addr[0]
.sym 23161 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 23168 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 23169 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 23173 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 23181 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 23187 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 23192 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 23194 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 23195 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 23196 lvds_clock_buf
.sym 23197 i_rst_b_SB_LUT4_I3_O
.sym 23201 w_rx_24_fifo_data[3]
.sym 23204 w_rx_24_fifo_data[21]
.sym 23205 spi_if_ins.spi.SCKr[2]
.sym 23208 i_ss_SB_LUT4_I3_O
.sym 23211 i_rst_b_SB_LUT4_I3_O
.sym 23222 r_counter
.sym 23223 i_ss$SB_IO_IN
.sym 23224 lvds_tx_inst.r_tx_state
.sym 23225 $PACKER_VCC_NET
.sym 23226 w_rx_24_fifo_data[6]
.sym 23227 r_counter
.sym 23229 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 23230 i_rst_b_SB_LUT4_I3_O
.sym 23231 w_rx_24_fifo_data[20]
.sym 23232 spi_if_ins.spi.SCKr[1]
.sym 23241 $PACKER_VCC_NET
.sym 23242 lvds_tx_inst.r_tx_state
.sym 23244 w_rx_09_fifo_data[17]
.sym 23246 w_rx_24_fifo_data[15]
.sym 23248 w_rx_24_fifo_data[17]
.sym 23250 w_rx_09_fifo_data[21]
.sym 23254 channel
.sym 23255 lvds_tx_inst.r_state_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 23257 lvds_tx_inst.r_state_SB_DFFER_Q_E
.sym 23259 i_rst_b_SB_LUT4_I3_O
.sym 23262 w_tx_fsm_state[0]
.sym 23263 w_rx_24_fifo_data[21]
.sym 23266 lvds_tx_inst.fifo_empty_d2
.sym 23268 w_tx_fsm_state[1]
.sym 23275 w_rx_24_fifo_data[15]
.sym 23279 channel
.sym 23280 w_rx_24_fifo_data[21]
.sym 23281 w_rx_09_fifo_data[21]
.sym 23296 $PACKER_VCC_NET
.sym 23303 lvds_tx_inst.r_state_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 23308 w_rx_24_fifo_data[17]
.sym 23310 channel
.sym 23311 w_rx_09_fifo_data[17]
.sym 23314 lvds_tx_inst.r_tx_state
.sym 23315 lvds_tx_inst.fifo_empty_d2
.sym 23316 w_tx_fsm_state[0]
.sym 23317 w_tx_fsm_state[1]
.sym 23318 lvds_tx_inst.r_state_SB_DFFER_Q_E
.sym 23319 lvds_clock_buf
.sym 23320 i_rst_b_SB_LUT4_I3_O
.sym 23324 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23325 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23327 int_miso
.sym 23336 w_rx_09_fifo_data[21]
.sym 23350 w_rx_24_fifo_data[7]
.sym 23351 $PACKER_VCC_NET
.sym 23352 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23354 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 23355 spi_if_ins.spi.SCKr[2]
.sym 23362 w_rx_24_fifo_data[15]
.sym 23363 w_rx_24_fifo_data[12]
.sym 23364 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 23365 w_rx_24_fifo_data[3]
.sym 23366 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 23367 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 23368 w_rx_24_fifo_data[21]
.sym 23373 w_rx_24_fifo_data[31]
.sym 23374 w_rx_09_fifo_data[31]
.sym 23375 channel
.sym 23376 w_rx_24_fifo_data[14]
.sym 23387 w_rx_24_fifo_data[17]
.sym 23391 w_rx_24_fifo_data[18]
.sym 23396 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 23397 w_rx_24_fifo_data[17]
.sym 23401 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 23402 w_rx_24_fifo_data[15]
.sym 23407 w_rx_24_fifo_data[18]
.sym 23408 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 23414 w_rx_24_fifo_data[31]
.sym 23415 w_rx_09_fifo_data[31]
.sym 23416 channel
.sym 23420 w_rx_24_fifo_data[14]
.sym 23422 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 23425 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 23427 w_rx_24_fifo_data[3]
.sym 23432 w_rx_24_fifo_data[12]
.sym 23434 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 23437 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 23438 w_rx_24_fifo_data[21]
.sym 23441 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 23442 lvds_clock_buf
.sym 23443 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 23445 $PACKER_VCC_NET
.sym 23446 spi_if_ins.spi.r_tx_bit_count[2]
.sym 23447 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 23448 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 23451 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 23455 w_rx_sync_09
.sym 23457 int_miso
.sym 23458 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 23462 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 23463 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 23468 i_rst_b_SB_LUT4_I3_O
.sym 23471 w_rx_24_fifo_data[28]
.sym 23473 spi_if_ins.r_tx_byte[7]
.sym 23476 i_rst_b_SB_LUT4_I3_O
.sym 23477 w_rx_24_fifo_data[18]
.sym 23478 w_rx_24_fifo_data[4]
.sym 23479 $PACKER_VCC_NET
.sym 23485 w_rx_24_fifo_data[29]
.sym 23487 w_rx_24_fifo_data[28]
.sym 23490 w_rx_24_fifo_data[5]
.sym 23493 w_rx_24_fifo_data[7]
.sym 23496 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 23497 channel
.sym 23502 $PACKER_VCC_NET
.sym 23503 w_rx_09_fifo_data[5]
.sym 23504 w_rx_24_fifo_data[4]
.sym 23505 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 23514 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 23520 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 23521 w_rx_24_fifo_data[5]
.sym 23532 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 23533 w_rx_24_fifo_data[4]
.sym 23537 w_rx_24_fifo_data[29]
.sym 23539 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 23543 w_rx_24_fifo_data[5]
.sym 23544 w_rx_09_fifo_data[5]
.sym 23545 channel
.sym 23550 $PACKER_VCC_NET
.sym 23554 w_rx_24_fifo_data[28]
.sym 23556 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 23560 w_rx_24_fifo_data[7]
.sym 23561 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 23564 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 23565 lvds_clock_buf
.sym 23566 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 23568 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 23569 w_rx_24_fifo_push
.sym 23570 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23571 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 23572 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 23582 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 23588 $PACKER_VCC_NET
.sym 23590 i_glob_clock$SB_IO_IN
.sym 23591 spi_if_ins.spi.r_tx_bit_count[2]
.sym 23592 i_rst_b_SB_LUT4_I3_O
.sym 23593 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23595 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 23596 i_rst_b_SB_LUT4_I3_O
.sym 23600 i_sck$SB_IO_IN
.sym 23609 $PACKER_VCC_NET
.sym 23612 w_rx_fifo_data[5]
.sym 23614 w_rx_data[2]
.sym 23617 r_counter
.sym 23621 w_rx_data[0]
.sym 23626 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E
.sym 23628 i_rst_b_SB_LUT4_I3_O
.sym 23650 w_rx_fifo_data[5]
.sym 23653 w_rx_data[0]
.sym 23665 w_rx_data[2]
.sym 23671 $PACKER_VCC_NET
.sym 23678 $PACKER_VCC_NET
.sym 23687 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E
.sym 23688 r_counter
.sym 23689 i_rst_b_SB_LUT4_I3_O
.sym 23692 spi_if_ins.spi.r_tx_byte[3]
.sym 23693 spi_if_ins.spi.r_tx_byte[2]
.sym 23694 spi_if_ins.spi.r_tx_byte[7]
.sym 23695 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 23696 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 23700 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 23703 r_counter
.sym 23706 lvds_rx_24_inst.r_sync_input_SB_LUT4_I2_I3[2]
.sym 23714 r_counter
.sym 23715 i_rst_b_SB_LUT4_I3_O
.sym 23716 lvds_tx_inst.r_tx_state
.sym 23717 spi_if_ins.spi.SCKr[1]
.sym 23719 r_counter
.sym 23722 w_rx_fifo_full
.sym 23723 i_ss$SB_IO_IN
.sym 23733 spi_if_ins.r_tx_byte[4]
.sym 23735 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 23736 spi_if_ins.spi.r_tx_byte[1]
.sym 23738 spi_if_ins.r_tx_byte[6]
.sym 23740 r_counter
.sym 23742 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 23744 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 23747 spi_if_ins.spi.r_tx_byte[5]
.sym 23748 spi_if_ins.r_tx_byte[0]
.sym 23749 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 23751 spi_if_ins.spi.r_tx_bit_count[2]
.sym 23752 spi_if_ins.r_tx_byte[5]
.sym 23755 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 23758 spi_if_ins.r_tx_byte[1]
.sym 23760 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23761 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 23765 spi_if_ins.r_tx_byte[5]
.sym 23770 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 23771 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 23772 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 23773 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 23776 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 23782 spi_if_ins.r_tx_byte[0]
.sym 23788 spi_if_ins.spi.r_tx_byte[5]
.sym 23789 spi_if_ins.spi.r_tx_byte[1]
.sym 23790 spi_if_ins.spi.r_tx_bit_count[2]
.sym 23791 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 23797 spi_if_ins.r_tx_byte[1]
.sym 23802 spi_if_ins.r_tx_byte[4]
.sym 23808 spi_if_ins.r_tx_byte[6]
.sym 23810 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 23811 r_counter
.sym 23812 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23813 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 23814 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 23816 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 23817 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 23818 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 23820 lvds_tx_inst.r_tx_state
.sym 23827 spi_if_ins.r_tx_byte[4]
.sym 23831 spi_if_ins.r_tx_byte[3]
.sym 23833 spi_if_ins.r_tx_byte[2]
.sym 23841 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 23842 i_config[3]$SB_IO_IN
.sym 23844 lvds_tx_inst.r_tx_state
.sym 23845 w_fetch
.sym 23848 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 23858 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 23865 spi_if_ins.r_tx_data_valid
.sym 23871 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23874 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 23875 i_rst_b$SB_IO_IN
.sym 23879 r_counter
.sym 23881 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 23882 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 23883 i_ss$SB_IO_IN
.sym 23894 spi_if_ins.r_tx_data_valid
.sym 23896 i_ss$SB_IO_IN
.sym 23907 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 23912 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23924 i_rst_b$SB_IO_IN
.sym 23925 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 23926 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 23933 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 23934 r_counter
.sym 23935 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 23936 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 23937 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 23938 w_fetch
.sym 23939 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 23940 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 23941 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 23942 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 23943 spi_if_ins.state_if_SB_DFFESR_Q_2_D[2]
.sym 23954 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 23955 i_rst_b$SB_IO_IN
.sym 23960 i_rst_b_SB_LUT4_I3_O
.sym 23961 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 23964 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 23965 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 23966 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 23968 i_rst_b_SB_LUT4_I3_O
.sym 23969 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 23970 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 23971 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 23977 r_counter
.sym 23978 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 23979 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E
.sym 23980 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[2]
.sym 23986 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[2]
.sym 23987 io_ctrl_ins.rx_h_state_SB_LUT4_I0_O[2]
.sym 23989 i_rst_b$SB_IO_IN
.sym 23990 i_button$SB_IO_IN
.sym 23992 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 23993 i_ss$SB_IO_IN
.sym 23996 i_config[2]$SB_IO_IN
.sym 23999 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 24001 i_button_SB_LUT4_I2_I1[1]
.sym 24002 i_config[3]$SB_IO_IN
.sym 24010 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 24011 i_rst_b$SB_IO_IN
.sym 24012 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 24016 i_button_SB_LUT4_I2_I1[1]
.sym 24017 i_button$SB_IO_IN
.sym 24018 io_ctrl_ins.rx_h_state_SB_LUT4_I0_O[2]
.sym 24023 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 24028 i_config[2]$SB_IO_IN
.sym 24030 i_button_SB_LUT4_I2_I1[1]
.sym 24031 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[2]
.sym 24041 i_ss$SB_IO_IN
.sym 24052 i_button_SB_LUT4_I2_I1[1]
.sym 24053 i_config[3]$SB_IO_IN
.sym 24054 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[2]
.sym 24056 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E
.sym 24057 r_counter
.sym 24059 spi_if_ins.state_if[0]
.sym 24061 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 24062 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 24064 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 24065 spi_if_ins.state_if[1]
.sym 24071 r_counter
.sym 24073 i_ss_SB_LUT4_I3_O
.sym 24075 io_ctrl_ins.o_data_out_SB_DFFE_Q_3_E
.sym 24079 i_rst_b$SB_IO_IN
.sym 24083 w_fetch
.sym 24085 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O
.sym 24087 o_rx_h_tx_l$SB_IO_OUT
.sym 24092 i_sck$SB_IO_IN
.sym 24100 o_tr_vc1$SB_IO_OUT
.sym 24102 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 24103 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 24104 w_rx_data[2]
.sym 24107 io_ctrl_ins.pmod_dir_state[5]
.sym 24108 io_ctrl_ins.pmod_dir_state[7]
.sym 24109 i_rst_b$SB_IO_IN
.sym 24111 w_rx_data[6]
.sym 24113 o_rx_h_tx_l$SB_IO_OUT
.sym 24119 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 24120 io_ctrl_ins.pmod_dir_state[6]
.sym 24121 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 24123 w_rx_data[7]
.sym 24124 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24125 r_counter
.sym 24127 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 24128 w_rx_data[5]
.sym 24129 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 24136 w_rx_data[7]
.sym 24139 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 24140 o_tr_vc1$SB_IO_OUT
.sym 24141 io_ctrl_ins.pmod_dir_state[5]
.sym 24142 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 24145 o_rx_h_tx_l$SB_IO_OUT
.sym 24146 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 24147 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 24148 io_ctrl_ins.pmod_dir_state[7]
.sym 24151 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24152 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 24153 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 24154 io_ctrl_ins.pmod_dir_state[6]
.sym 24159 w_rx_data[6]
.sym 24163 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 24164 i_rst_b$SB_IO_IN
.sym 24165 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 24166 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 24169 w_rx_data[2]
.sym 24177 w_rx_data[5]
.sym 24179 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 24180 r_counter
.sym 24182 w_load
.sym 24184 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 24194 i_button$SB_IO_IN
.sym 24195 i_rst_b$SB_IO_IN
.sym 24196 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O
.sym 24213 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 24215 i_ss$SB_IO_IN
.sym 24223 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 24239 r_counter
.sym 24241 spi_if_ins.spi.r2_rx_done
.sym 24246 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 24250 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 24268 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 24270 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 24274 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 24289 spi_if_ins.spi.r2_rx_done
.sym 24303 r_counter
.sym 24307 spi_if_ins.spi.r2_rx_done
.sym 24321 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 24323 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 24328 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 24329 i_config[3]$SB_IO_IN
.sym 24332 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 24336 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 24337 r_counter
.sym 24350 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 24362 i_sck$SB_IO_IN
.sym 24373 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 24375 i_ss$SB_IO_IN
.sym 24379 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 24425 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 24426 i_sck$SB_IO_IN
.sym 24427 i_ss$SB_IO_IN
.sym 24440 o_tr_vc1$SB_IO_OUT
.sym 24446 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 24448 o_tr_vc2$SB_IO_OUT
.sym 24469 r_counter
.sym 24487 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 24491 w_rx_data[0]
.sym 24545 w_rx_data[0]
.sym 24548 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 24549 r_counter
.sym 24559 r_counter
.sym 24596 o_led0$SB_IO_OUT
.sym 24605 o_led0$SB_IO_OUT
.sym 24621 o_led0$SB_IO_OUT
.sym 24664 i_rst_b_SB_LUT4_I3_O
.sym 24685 r_counter
.sym 24700 rx_fifo.wr_addr_gray_rd[4]
.sym 24718 rx_fifo.wr_addr_gray_rd[4]
.sym 24765 r_counter
.sym 24796 rx_fifo.wr_addr_gray_rd[4]
.sym 24854 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 24860 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 24873 rx_fifo.rd_addr[0]
.sym 24911 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 24912 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 24915 rx_fifo.rd_addr[0]
.sym 24942 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 24946 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 25009 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 25012 rx_fifo.rd_addr[0]
.sym 25016 r_counter
.sym 25019 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 25022 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 25026 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[0]
.sym 25027 i_rst_b_SB_LUT4_I3_O
.sym 25028 rx_fifo.wr_addr_gray_rd_r[0]
.sym 25030 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 25038 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 25041 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 25058 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 25060 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 25061 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 25065 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[0]
.sym 25082 rx_fifo.wr_addr_gray_rd_r[0]
.sym 25084 rx_fifo.rd_addr[0]
.sym 25085 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 25086 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 25087 r_counter
.sym 25088 i_rst_b_SB_LUT4_I3_O
.sym 25168 i_rst_b_SB_LUT4_I3_O
.sym 25171 r_counter
.sym 25176 rx_fifo.wr_addr_gray_rd[1]
.sym 25180 rx_fifo.wr_addr_gray[1]
.sym 25219 i_rst_b_SB_LUT4_I3_O
.sym 25231 rx_fifo.wr_addr_gray[1]
.sym 25237 rx_fifo.wr_addr_gray_rd[1]
.sym 25242 r_counter
.sym 25256 i_rst_b_SB_LUT4_I3_O
.sym 25260 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 25261 $PACKER_VCC_NET
.sym 25317 rx_fifo.rd_addr_gray[1]
.sym 25320 i_rst_b$SB_IO_IN
.sym 25325 rx_fifo.rd_addr_gray[8]
.sym 25344 rx_fifo.rd_addr_gray_wr[1]
.sym 25352 rx_fifo.rd_addr_gray_wr[1]
.sym 25358 rx_fifo.rd_addr_gray[8]
.sym 25369 rx_fifo.rd_addr_gray[1]
.sym 25387 i_rst_b$SB_IO_IN
.sym 25397 lvds_clock_buf
.sym 25401 io_pmod_in[3]$SB_IO_IN
.sym 25473 w_rx_24_fifo_data[3]
.sym 25487 w_rx_24_fifo_data[21]
.sym 25491 spi_if_ins.spi.SCKr[1]
.sym 25497 r_counter
.sym 25525 w_rx_24_fifo_data[3]
.sym 25543 w_rx_24_fifo_data[21]
.sym 25547 spi_if_ins.spi.SCKr[1]
.sym 25552 r_counter
.sym 25556 io_pmod_in[2]$SB_IO_IN
.sym 25563 i_rst_b_SB_LUT4_I3_O
.sym 25629 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 25633 spi_if_ins.spi.SCKr[1]
.sym 25634 spi_if_ins.spi.SCKr[2]
.sym 25636 r_counter
.sym 25638 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 25639 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 25652 spi_if_ins.r_tx_byte[7]
.sym 25657 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25678 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 25684 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 25685 spi_if_ins.spi.SCKr[2]
.sym 25686 spi_if_ins.spi.SCKr[1]
.sym 25696 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 25698 spi_if_ins.r_tx_byte[7]
.sym 25699 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 25706 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 25707 r_counter
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25721 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 25722 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 25786 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 25789 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 25791 r_counter
.sym 25793 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 25800 spi_if_ins.spi.r_tx_bit_count[2]
.sym 25802 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 25804 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 25807 $PACKER_VCC_NET
.sym 25814 $nextpnr_ICESTORM_LC_8$O
.sym 25817 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 25820 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 25822 $PACKER_VCC_NET
.sym 25823 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 25827 spi_if_ins.spi.r_tx_bit_count[2]
.sym 25829 $PACKER_VCC_NET
.sym 25830 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 25834 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 25841 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 25857 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 25858 $PACKER_VCC_NET
.sym 25860 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 25861 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 25862 r_counter
.sym 25863 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 25873 r_counter
.sym 25876 $PACKER_VCC_NET
.sym 25883 i_rst_b_SB_LUT4_I3_O
.sym 25938 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 25939 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 25940 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 25941 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 25942 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 25943 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 25944 lvds_rx_24_inst.r_sync_input_SB_LUT4_I2_I3[2]
.sym 25947 spi_if_ins.spi.r_tx_bit_count[2]
.sym 25948 spi_if_ins.spi.SCKr[2]
.sym 25952 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 25954 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 25957 i_rst_b_SB_LUT4_I3_O
.sym 25960 spi_if_ins.spi.SCKr[1]
.sym 25964 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 25965 w_rx_fifo_full
.sym 25976 spi_if_ins.spi.SCKr[1]
.sym 25977 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 25978 spi_if_ins.spi.r_tx_bit_count[2]
.sym 25979 spi_if_ins.spi.SCKr[2]
.sym 25983 lvds_rx_24_inst.r_sync_input_SB_LUT4_I2_I3[2]
.sym 25985 w_rx_fifo_full
.sym 25988 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 25989 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 25990 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 25991 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 25995 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 26001 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 26002 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 26003 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 26016 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 26017 lvds_clock_buf
.sym 26018 i_rst_b_SB_LUT4_I3_O
.sym 26031 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 26092 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 26093 spi_if_ins.r_tx_byte[3]
.sym 26094 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 26096 spi_if_ins.spi.r_tx_bit_count[2]
.sym 26099 spi_if_ins.spi.r_tx_byte[6]
.sym 26101 spi_if_ins.r_tx_byte[7]
.sym 26102 spi_if_ins.spi.r_tx_byte[3]
.sym 26103 spi_if_ins.r_tx_byte[2]
.sym 26111 spi_if_ins.spi.r_tx_byte[2]
.sym 26112 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 26117 r_counter
.sym 26120 spi_if_ins.spi.r_tx_byte[7]
.sym 26138 spi_if_ins.r_tx_byte[3]
.sym 26146 spi_if_ins.r_tx_byte[2]
.sym 26149 spi_if_ins.r_tx_byte[7]
.sym 26155 spi_if_ins.spi.r_tx_byte[6]
.sym 26156 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 26157 spi_if_ins.spi.r_tx_byte[2]
.sym 26158 spi_if_ins.spi.r_tx_bit_count[2]
.sym 26161 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 26162 spi_if_ins.spi.r_tx_byte[7]
.sym 26163 spi_if_ins.spi.r_tx_bit_count[2]
.sym 26164 spi_if_ins.spi.r_tx_byte[3]
.sym 26171 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 26172 r_counter
.sym 26173 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 26183 spi_if_ins.r_tx_byte[7]
.sym 26247 i_rst_b$SB_IO_IN
.sym 26250 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 26251 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 26260 i_rst_b_SB_LUT4_I3_O
.sym 26263 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 26265 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 26268 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 26270 lvds_tx_inst.tx_state_d1
.sym 26273 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 26275 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 26277 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 26280 i_rst_b$SB_IO_IN
.sym 26281 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 26286 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 26287 i_rst_b$SB_IO_IN
.sym 26288 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 26289 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 26298 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 26299 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 26300 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 26301 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 26305 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 26307 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 26310 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 26312 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 26313 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 26324 lvds_tx_inst.tx_state_d1
.sym 26327 lvds_clock_buf
.sym 26328 i_rst_b_SB_LUT4_I3_O
.sym 26402 spi_if_ins.state_if[0]
.sym 26404 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 26405 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 26406 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 26407 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 26408 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 26410 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 26411 r_counter
.sym 26412 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 26413 i_rst_b$SB_IO_IN
.sym 26414 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 26416 spi_if_ins.state_if[1]
.sym 26422 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 26425 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 26431 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 26435 i_rst_b$SB_IO_IN
.sym 26436 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 26437 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 26438 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 26441 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 26442 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 26443 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 26447 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 26453 spi_if_ins.state_if[1]
.sym 26454 spi_if_ins.state_if[0]
.sym 26455 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 26459 spi_if_ins.state_if[0]
.sym 26460 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 26462 spi_if_ins.state_if[1]
.sym 26465 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 26467 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 26472 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 26473 spi_if_ins.state_if[0]
.sym 26474 spi_if_ins.state_if[1]
.sym 26477 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 26478 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 26480 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 26481 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 26482 r_counter
.sym 26483 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 26493 r_counter
.sym 26557 r_counter
.sym 26560 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 26561 i_rst_b_SB_LUT4_I3_O
.sym 26563 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 26564 spi_if_ins.state_if_SB_DFFESR_Q_2_D[2]
.sym 26565 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 26568 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 26576 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 26579 spi_if_ins.state_if[1]
.sym 26581 spi_if_ins.state_if[0]
.sym 26584 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 26591 spi_if_ins.state_if_SB_DFFESR_Q_2_D[2]
.sym 26602 spi_if_ins.state_if[1]
.sym 26603 spi_if_ins.state_if[0]
.sym 26604 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 26605 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 26608 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 26620 spi_if_ins.state_if[0]
.sym 26623 spi_if_ins.state_if[1]
.sym 26626 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 26627 spi_if_ins.state_if_SB_DFFESR_Q_2_D[2]
.sym 26629 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 26636 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 26637 r_counter
.sym 26638 i_rst_b_SB_LUT4_I3_O
.sym 26647 r_counter
.sym 26650 spi_if_ins.state_if_SB_DFFESR_Q_E
.sym 26656 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 26714 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 26716 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 26721 r_counter
.sym 26723 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 26725 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 26745 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 26759 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 26791 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 26792 r_counter
.sym 26793 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 26802 w_load
.sym 26808 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 26813 r_counter
.sym 26867 spi_if_ins.spi.r_rx_done
.sym 26892 r_counter
.sym 26914 spi_if_ins.spi.r_rx_done
.sym 26947 r_counter
.sym 26966 o_rx_h_tx_l$SB_IO_OUT
.sym 27216 i_button$SB_IO_IN
.sym 27277 i_mosi$SB_IO_IN
.sym 27283 o_smi_read_req$SB_IO_OUT
.sym 27296 o_smi_read_req$SB_IO_OUT
.sym 27335 i_sck$SB_IO_IN
.sym 27337 i_ss$SB_IO_IN
.sym 27397 i_glob_clock$SB_IO_IN
.sym 27427 i_glob_clock$SB_IO_IN
.sym 27457 i_ss$SB_IO_IN
.sym 27545 o_rx_h_tx_l$SB_IO_OUT
.sym 27546 o_tr_vc1$SB_IO_OUT
.sym 27547 o_tr_vc2$SB_IO_OUT
.sym 27576 i_ss$SB_IO_IN
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27589 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27620 o_tr_vc1$SB_IO_OUT
.sym 27621 o_tr_vc2$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27647 o_tr_vc1_b$SB_IO_OUT
.sym 27653 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27683 lvds_tx_inst.r_sync_count[0]
.sym 27687 lvds_tx_inst.r_sync_count[1]
.sym 27688 $PACKER_VCC_NET
.sym 27690 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 27691 lvds_tx_inst.r_sync_count[2]
.sym 27692 $PACKER_VCC_NET
.sym 27693 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 27694 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 27695 lvds_tx_inst.r_sync_count[3]
.sym 27696 $PACKER_VCC_NET
.sym 27697 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 27704 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 27705 lvds_tx_inst.r_sync_count[0]
.sym 27710 lvds_tx_inst.r_sync_count[0]
.sym 27711 lvds_tx_inst.r_sync_count[1]
.sym 27712 lvds_tx_inst.r_sync_count[2]
.sym 27713 lvds_tx_inst.r_sync_count[3]
.sym 27715 lvds_tx_inst.r_gap_frame_count[0]
.sym 27719 lvds_tx_inst.r_gap_frame_count[1]
.sym 27720 $PACKER_VCC_NET
.sym 27721 lvds_tx_inst.r_gap_frame_count[0]
.sym 27723 lvds_tx_inst.r_gap_frame_count[2]
.sym 27724 $PACKER_VCC_NET
.sym 27725 lvds_tx_inst.r_gap_frame_count_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 27727 lvds_tx_inst.r_gap_frame_count[3]
.sym 27728 $PACKER_VCC_NET
.sym 27729 lvds_tx_inst.r_gap_frame_count_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 27734 lvds_tx_inst.r_gap_frame_count[0]
.sym 27735 lvds_tx_inst.r_gap_frame_count[1]
.sym 27736 lvds_tx_inst.r_gap_frame_count[2]
.sym 27737 lvds_tx_inst.r_gap_frame_count[3]
.sym 27745 lvds_tx_inst.r_gap_frame_count[0]
.sym 27746 lvds_tx_inst.r_fifo_data[6]
.sym 27747 w_tx_fifo_pulled_data[6]
.sym 27748 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 27749 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 27750 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 27751 w_tx_fifo_pulled_data[4]
.sym 27752 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 27753 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 27754 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 27755 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[1]
.sym 27756 w_tx_fsm_state[0]
.sym 27757 w_tx_fsm_state[1]
.sym 27759 w_tx_fsm_state[0]
.sym 27760 w_tx_fsm_state[1]
.sym 27761 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_17_I3[2]
.sym 27763 w_tx_fsm_state[0]
.sym 27764 w_tx_fsm_state[1]
.sym 27765 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_23_I3[2]
.sym 27768 lvds_tx_inst.r_state_SB_DFFER_Q_E_SB_LUT4_O_I1[0]
.sym 27769 lvds_tx_inst.frame_boundary
.sym 27770 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[1]
.sym 27771 w_tx_fifo_pulled_data[8]
.sym 27772 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 27773 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 27774 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 27775 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 27776 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 27777 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 27778 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 27779 w_tx_fifo_pulled_data[29]
.sym 27780 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 27781 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 27782 lvds_tx_inst.r_fifo_data[15]
.sym 27783 w_tx_fifo_pulled_data[15]
.sym 27784 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 27785 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 27787 lvds_tx_inst.r_fifo_data[7]
.sym 27788 lvds_tx_inst.r_fifo_data[15]
.sym 27789 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 27791 w_tx_fsm_state[0]
.sym 27792 w_tx_fsm_state[1]
.sym 27793 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_14_I3[2]
.sym 27794 lvds_tx_inst.r_fifo_data[6]
.sym 27795 lvds_tx_inst.r_fifo_data[14]
.sym 27796 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 27797 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 27798 lvds_tx_inst.pending_load_SB_DFFER_Q_D
.sym 27802 lvds_tx_inst.r_fifo_data[5]
.sym 27803 w_tx_fifo_pulled_data[5]
.sym 27804 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 27805 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 27806 lvds_tx_inst.r_fifo_data[7]
.sym 27807 w_tx_fifo_pulled_data[7]
.sym 27808 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 27809 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 27811 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 27815 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 27816 $PACKER_VCC_NET
.sym 27817 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 27819 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 27820 $PACKER_VCC_NET
.sym 27821 lvds_tx_inst.r_phase_count_SB_DFFS_Q_D_SB_LUT4_O_I3[2]
.sym 27823 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[2]
.sym 27824 $PACKER_VCC_NET
.sym 27825 lvds_tx_inst.r_phase_count_SB_DFFS_Q_D_SB_LUT4_O_I3[3]
.sym 27829 w_smi_data_direction
.sym 27830 lvds_tx_inst.r_tx_state
.sym 27836 lvds_tx_inst.pending_load_SB_DFFER_Q_D
.sym 27837 lvds_tx_inst.frame_boundary
.sym 27841 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 27842 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 27843 w_tx_fifo_pulled_data[20]
.sym 27844 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 27845 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 27847 w_tx_fsm_state[0]
.sym 27848 w_tx_fsm_state[1]
.sym 27849 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_4_I3[2]
.sym 27850 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 27851 w_tx_fifo_pulled_data[28]
.sym 27852 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 27853 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 27854 lvds_tx_inst.r_fifo_data[11]
.sym 27855 w_tx_fifo_pulled_data[11]
.sym 27856 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 27857 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 27858 w_tx_fifo_pulled_data[0]
.sym 27859 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[0]
.sym 27860 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 27861 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 27863 w_tx_fsm_state[0]
.sym 27864 w_tx_fsm_state[1]
.sym 27865 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_13_I3[2]
.sym 27866 lvds_tx_inst.r_fifo_data[25]
.sym 27867 w_tx_fifo_pulled_data[25]
.sym 27868 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 27869 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 27870 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 27871 w_tx_fifo_pulled_data[10]
.sym 27872 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 27873 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 27877 w_lvds_tx_d0
.sym 27879 io_pmod_in[3]$SB_IO_IN
.sym 27880 w_rx_sync_09
.sym 27881 w_rx_sync_type_09
.sym 27882 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[0]
.sym 27883 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[1]
.sym 27884 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 27885 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[3]
.sym 27886 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 27887 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 27888 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 27889 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[2]
.sym 27890 lvds_tx_inst.r_fifo_data[18]
.sym 27891 lvds_tx_inst.r_fifo_data[26]
.sym 27892 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 27893 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 27894 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 27895 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 27896 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 27897 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 27898 lvds_tx_inst.r_fifo_data[17]
.sym 27899 lvds_tx_inst.r_fifo_data[25]
.sym 27900 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 27901 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[3]
.sym 27902 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 27903 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 27904 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 27905 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 27906 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 27907 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 27908 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 27909 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 27914 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 27915 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 27916 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 27917 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 27919 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[0]
.sym 27920 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[1]
.sym 27921 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[2]
.sym 27922 lvds_tx_inst.fifo_empty_d1
.sym 27929 tx_fifo.empty_o_SB_LUT4_O_I3
.sym 27930 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 27931 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1[1]
.sym 27932 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1[2]
.sym 27933 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1[3]
.sym 27941 w_lvds_tx_d1
.sym 27942 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 27947 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 27948 tx_fifo.rd_addr[5]
.sym 27949 tx_fifo.rd_addr[6]
.sym 27950 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 27954 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 27959 tx_fifo.rd_addr[5]
.sym 27960 tx_fifo.rd_addr[6]
.sym 27961 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 27965 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 27970 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 27971 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 27972 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 27973 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 27975 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27976 w_lvds_rx_09_d1
.sym 27977 w_lvds_rx_09_d0
.sym 27978 w_rx_data[0]
.sym 27984 tx_fifo.wr_addr_gray_rd_r[6]
.sym 27985 tx_fifo.rd_addr[6]
.sym 27987 tx_fifo.wr_addr_gray_rd_r[6]
.sym 27988 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 27989 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 27990 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 27991 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 27992 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 27993 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 27994 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 27995 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 27996 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 27997 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 27998 tx_fifo.wr_addr_gray_rd_r[9]
.sym 27999 tx_fifo.rd_addr[9]
.sym 28000 w_tx_fifo_pull
.sym 28001 tx_fifo.empty_o_SB_LUT4_O_I3
.sym 28002 tx_fifo.wr_addr_gray_rd[6]
.sym 28008 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 28009 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28012 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28013 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 28014 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.sym 28015 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.sym 28016 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.sym 28017 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.sym 28018 tx_fifo.wr_addr_gray_rd[3]
.sym 28023 tx_fifo.wr_addr_gray_rd_r[3]
.sym 28024 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 28025 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 28026 tx_fifo.wr_addr_gray_rd[7]
.sym 28030 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 28031 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 28032 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 28033 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[3]
.sym 28036 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 28037 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 28039 tx_fifo.wr_addr_gray_rd_r[3]
.sym 28040 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 28041 tx_fifo.rd_addr[4]
.sym 28042 tx_fifo.rd_addr_gray[3]
.sym 28050 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 28051 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 28052 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 28053 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 28054 tx_fifo.rd_addr_gray_wr[3]
.sym 28058 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[0]
.sym 28059 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[1]
.sym 28060 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[2]
.sym 28061 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I2_O[3]
.sym 28063 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 28064 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1]
.sym 28065 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 28066 tx_fifo.wr_addr_gray[5]
.sym 28070 tx_fifo.wr_addr_gray_rd[5]
.sym 28074 tx_fifo.wr_addr_gray[8]
.sym 28078 tx_fifo.wr_addr_gray[7]
.sym 28082 tx_fifo.wr_addr_gray[4]
.sym 28086 tx_fifo.wr_addr_gray_rd[8]
.sym 28090 tx_fifo.wr_addr_gray_rd[4]
.sym 28094 tx_fifo.wr_addr_gray[3]
.sym 28106 tx_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 28112 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28113 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28126 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 28130 tx_fifo.rd_addr_gray[2]
.sym 28134 tx_fifo.rd_addr_gray_wr[6]
.sym 28138 tx_fifo.rd_addr_gray[6]
.sym 28142 tx_fifo.rd_addr_gray[7]
.sym 28146 tx_fifo.rd_addr_gray[4]
.sym 28154 tx_fifo.rd_addr_gray_wr[4]
.sym 28182 tx_fifo.rd_addr_gray[5]
.sym 28198 smi_ctrl_ins.d_q3[1]
.sym 28202 smi_ctrl_ins.d_q3[4]
.sym 28206 smi_ctrl_ins.d_q3[0]
.sym 28222 smi_ctrl_ins.d_q3[5]
.sym 28251 w_tx_fsm_state[0]
.sym 28252 w_tx_fsm_state[1]
.sym 28253 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_26_I3[2]
.sym 28255 w_tx_fsm_state[0]
.sym 28256 w_tx_fsm_state[1]
.sym 28257 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_16_I3[2]
.sym 28258 smi_ctrl_ins.frame_sr[16]
.sym 28262 smi_ctrl_ins.frame_sr[19]
.sym 28266 smi_ctrl_ins.d_byte[4]
.sym 28270 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 28271 w_tx_fifo_pulled_data[12]
.sym 28272 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 28273 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 28274 lvds_tx_inst.r_fifo_data[13]
.sym 28275 w_tx_fifo_pulled_data[13]
.sym 28276 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 28277 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 28278 lvds_tx_inst.r_fifo_data[31]
.sym 28279 w_tx_fifo_pulled_data[31]
.sym 28280 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 28281 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 28282 lvds_tx_inst.r_fifo_data[3]
.sym 28283 w_tx_fifo_pulled_data[3]
.sym 28284 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 28285 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 28286 smi_ctrl_ins.d_byte[5]
.sym 28290 smi_ctrl_ins.frame_sr[12]
.sym 28294 lvds_tx_inst.r_fifo_data[16]
.sym 28295 w_tx_fifo_pulled_data[16]
.sym 28296 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 28297 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 28298 smi_ctrl_ins.d_byte[0]
.sym 28302 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 28303 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 28304 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 28305 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 28306 w_tx_fsm_state[1]
.sym 28307 lvds_tx_inst.fifo_empty_d2
.sym 28308 w_tx_fsm_state[0]
.sym 28309 lvds_tx_inst.r_tx_state
.sym 28311 lvds_tx_inst.r_fifo_data[5]
.sym 28312 lvds_tx_inst.r_fifo_data[13]
.sym 28313 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 28314 smi_ctrl_ins.d_byte[1]
.sym 28318 lvds_tx_inst.r_fifo_data[23]
.sym 28319 lvds_tx_inst.r_fifo_data[31]
.sym 28320 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 28321 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 28322 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 28323 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 28324 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 28325 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28326 lvds_tx_inst.r_fifo_data[17]
.sym 28327 w_tx_fifo_pulled_data[17]
.sym 28328 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 28329 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 28331 lvds_tx_inst.fifo_empty_d2
.sym 28332 lvds_tx_inst.sent_first_sync_SB_LUT4_I1_O[1]
.sym 28333 lvds_tx_inst.r_tx_state
.sym 28334 lvds_tx_inst.sent_first_sync_SB_LUT4_I1_I0[0]
.sym 28335 lvds_tx_inst.sent_first_sync
.sym 28336 w_tx_fsm_state[0]
.sym 28337 w_tx_fsm_state[1]
.sym 28339 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 28340 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[2]
.sym 28341 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[3]
.sym 28342 lvds_tx_inst.r_fifo_data[16]
.sym 28343 lvds_tx_inst.r_fifo_data[24]
.sym 28344 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 28345 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[3]
.sym 28350 io_ctrl_ins.rf_pin_state[0]
.sym 28351 i_button_SB_LUT4_I2_I1[2]
.sym 28352 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 28353 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 28356 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 28357 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 28358 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 28359 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 28360 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2]
.sym 28361 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3]
.sym 28362 lvds_tx_inst.r_fifo_data[3]
.sym 28363 lvds_tx_inst.r_fifo_data[11]
.sym 28364 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 28365 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 28366 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 28367 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 28368 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 28369 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1[2]
.sym 28370 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 28371 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 28372 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 28373 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 28376 w_rx_fifo_full
.sym 28377 lvds_rx_09_inst.r_sync_input_SB_LUT4_I2_I3[1]
.sym 28382 lvds_tx_inst.r_fifo_data[22]
.sym 28383 lvds_tx_inst.r_fifo_data[30]
.sym 28384 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 28385 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 28387 lvds_tx_inst.r_fifo_data[19]
.sym 28388 lvds_tx_inst.r_fifo_data[27]
.sym 28389 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 28396 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 28397 channel
.sym 28400 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 28401 w_smi_data_direction
.sym 28404 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 28405 w_tx_fifo_full
.sym 28407 w_rx_09_fifo_data[11]
.sym 28408 w_rx_24_fifo_data[11]
.sym 28409 channel
.sym 28410 lvds_tx_inst.r_fifo_data[1]
.sym 28411 lvds_tx_inst.r_fifo_data[9]
.sym 28412 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 28413 lvds_tx_inst.frame_boundary_SB_LUT4_O_I3[3]
.sym 28416 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 28417 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 28418 lvds_tx_inst.r_fifo_data[19]
.sym 28419 w_tx_fifo_pulled_data[19]
.sym 28420 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 28421 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 28422 lvds_tx_inst.r_fifo_data[27]
.sym 28423 w_tx_fifo_pulled_data[27]
.sym 28424 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 28425 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 28426 lvds_tx_inst.r_fifo_data[18]
.sym 28427 w_tx_fifo_pulled_data[18]
.sym 28428 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 28429 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 28432 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 28433 w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.sym 28434 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 28435 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 28436 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 28437 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 28438 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 28439 w_tx_fifo_pulled_data[2]
.sym 28440 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 28441 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 28442 lvds_tx_inst.r_fifo_data[9]
.sym 28443 w_tx_fifo_pulled_data[9]
.sym 28444 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 28445 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 28446 lvds_tx_inst.r_fifo_data[1]
.sym 28447 w_tx_fifo_pulled_data[1]
.sym 28448 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 28449 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 28450 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 28451 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 28452 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 28453 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 28455 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 28456 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 28457 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 28458 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 28463 w_rx_24_fifo_push
.sym 28464 w_rx_09_fifo_push
.sym 28465 channel
.sym 28470 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28474 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28478 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 28483 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 28488 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 28489 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 28492 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 28493 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 28496 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 28497 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 28500 tx_fifo.rd_addr[4]
.sym 28501 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 28504 tx_fifo.rd_addr[5]
.sym 28505 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 28508 tx_fifo.rd_addr[6]
.sym 28509 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 28512 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 28513 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 28516 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 28517 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 28520 tx_fifo.rd_addr[9]
.sym 28521 tx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 28523 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 28524 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 28525 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 28526 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 28530 tx_fifo.wr_addr_gray_rd[2]
.sym 28534 tx_fifo.wr_addr_gray[2]
.sym 28540 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 28541 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 28542 tx_fifo.wr_addr_gray_rd[9]
.sym 28546 tx_fifo.wr_addr_gray_rd_r[8]
.sym 28547 tx_fifo.wr_addr_gray_rd_r[9]
.sym 28548 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 28549 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 28556 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 28557 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 28562 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 28566 tx_fifo.rd_addr[9]
.sym 28567 tx_fifo.wr_addr_gray_rd_r[9]
.sym 28568 tx_fifo.wr_addr_gray_rd_r[8]
.sym 28569 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 28578 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 28588 w_tx_fifo_pull
.sym 28589 i_rst_b$SB_IO_IN
.sym 28594 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 28598 tx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 28602 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 28621 tx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 28629 i_rst_b_SB_LUT4_I3_O
.sym 28630 tx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 28648 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 28649 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 28652 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 28653 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 28656 tx_fifo.empty_o_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3[0]
.sym 28657 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 28658 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 28664 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 28665 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 28666 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 28674 tx_fifo.rd_addr[9]
.sym 28686 tx_fifo.rd_addr_gray[1]
.sym 28690 tx_fifo.rd_addr_gray[0]
.sym 28698 tx_fifo.rd_addr_gray_wr[2]
.sym 28702 tx_fifo.rd_addr_gray[8]
.sym 28710 smi_ctrl_ins.frame_sr[23]
.sym 28711 smi_ctrl_ins.frame_sr[15]
.sym 28712 smi_ctrl_ins.byte_ix[3]
.sym 28713 smi_ctrl_ins.frame_sr[7]
.sym 28715 w_rx_09_fifo_data[8]
.sym 28716 w_rx_24_fifo_data[8]
.sym 28717 channel
.sym 28719 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 28720 smi_ctrl_ins.byte_ix_SB_LUT4_I2_O[1]
.sym 28721 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 28724 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 28725 smi_ctrl_ins.byte_ix[2]
.sym 28726 w_rx_fifo_pulled_data[19]
.sym 28730 w_rx_fifo_pulled_data[10]
.sym 28734 w_rx_fifo_pulled_data[9]
.sym 28738 smi_ctrl_ins.d_byte[3]
.sym 28742 smi_ctrl_ins.d_byte[0]
.sym 28746 smi_ctrl_ins.d_byte[1]
.sym 28750 smi_ctrl_ins.d_byte[5]
.sym 28754 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 28758 smi_ctrl_ins.d_byte[2]
.sym 28762 smi_ctrl_ins.d_byte[6]
.sym 28766 smi_ctrl_ins.d_byte[4]
.sym 28770 smi_ctrl_ins.d_byte[5]
.sym 28774 smi_ctrl_ins.d_byte[4]
.sym 28778 smi_ctrl_ins.d_byte[2]
.sym 28782 smi_ctrl_ins.d_byte[3]
.sym 28786 smi_ctrl_ins.d_byte[6]
.sym 28790 smi_ctrl_ins.d_byte[0]
.sym 28794 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 28798 smi_ctrl_ins.d_byte[1]
.sym 28802 smi_ctrl_ins.frame_sr[13]
.sym 28806 smi_ctrl_ins.frame_sr[8]
.sym 28810 smi_ctrl_ins.d_byte[3]
.sym 28814 smi_ctrl_ins.d_byte[6]
.sym 28818 smi_ctrl_ins.frame_sr[18]
.sym 28822 smi_ctrl_ins.frame_sr[9]
.sym 28826 smi_ctrl_ins.frame_sr[10]
.sym 28830 smi_ctrl_ins.frame_sr[22]
.sym 28837 i_smi_swe_srw$SB_IO_IN
.sym 28838 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 28839 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 28840 smi_ctrl_ins.byte_ix[0]
.sym 28841 smi_ctrl_ins.push_req_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 28844 w_tx_fifo_full
.sym 28845 smi_ctrl_ins.push_req
.sym 28846 lvds_tx_inst.r_fifo_data[26]
.sym 28847 w_tx_fifo_pulled_data[26]
.sym 28848 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 28849 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 28850 smi_ctrl_ins.swe_q2
.sym 28855 w_rx_09_fifo_data[10]
.sym 28856 w_rx_24_fifo_data[10]
.sym 28857 channel
.sym 28858 smi_ctrl_ins.swe_q1
.sym 28864 smi_ctrl_ins.swe_q2
.sym 28865 smi_ctrl_ins.swe_q2_d
.sym 28868 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28869 w_rx_24_fifo_data[13]
.sym 28876 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 28877 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 28880 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28881 w_rx_24_fifo_data[25]
.sym 28884 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28885 w_rx_24_fifo_data[16]
.sym 28888 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28889 w_rx_24_fifo_data[11]
.sym 28891 w_rx_09_fifo_data[15]
.sym 28892 w_rx_24_fifo_data[15]
.sym 28893 channel
.sym 28896 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28897 w_rx_24_fifo_data[24]
.sym 28898 w_tx_fifo_full
.sym 28899 smi_ctrl_ins.push_req
.sym 28900 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 28901 smi_ctrl_ins.byte_ix[3]
.sym 28902 w_lvds_rx_09_d0
.sym 28907 tx_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 28908 tx_fifo.rd_addr[4]
.sym 28909 tx_fifo.rd_addr[5]
.sym 28911 w_rx_09_fifo_data[27]
.sym 28912 w_rx_24_fifo_data[27]
.sym 28913 channel
.sym 28914 w_rx_fifo_push
.sym 28915 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28916 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28917 rx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 28919 w_rx_09_fifo_data[0]
.sym 28920 w_rx_24_fifo_data[0]
.sym 28921 channel
.sym 28923 w_lvds_rx_09_d1
.sym 28924 lvds_rx_09_inst.r_sync_input
.sym 28925 lvds_rx_09_inst.r_sync_input_SB_LUT4_I2_I3[1]
.sym 28927 w_rx_09_fifo_data[23]
.sym 28928 w_rx_24_fifo_data[23]
.sym 28929 channel
.sym 28932 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 28933 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28943 w_lvds_rx_24_d1
.sym 28944 lvds_rx_24_inst.r_sync_input
.sym 28945 lvds_rx_24_inst.r_sync_input_SB_LUT4_I2_I3[2]
.sym 28949 w_lvds_rx_24_d0
.sym 28955 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 28956 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 28957 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28961 tx_fifo.wr_addr[2]
.sym 28973 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 28975 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 28976 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28977 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 28982 tx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28983 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28984 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[2]
.sym 28985 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D_SB_LUT4_I0_O[3]
.sym 28990 lvds_tx_inst.r_fifo_data[30]
.sym 28991 w_tx_fifo_pulled_data[30]
.sym 28992 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 28993 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 29001 tx_fifo.wr_addr[2]
.sym 29009 w_lvds_tx_d1
.sym 29013 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 29019 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 29020 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29021 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 29023 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 29024 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 29025 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29026 tx_fifo.wr_addr_gray[6]
.sym 29030 tx_fifo.wr_addr_gray[0]
.sym 29034 tx_fifo.wr_addr_gray[1]
.sym 29038 tx_fifo.wr_addr_gray_rd[0]
.sym 29042 tx_fifo.wr_addr_gray_rd[1]
.sym 29046 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 29047 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29048 tx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29049 w_tx_fifo_pull
.sym 29054 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 29055 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 29056 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 29057 tx_fifo.empty_o_SB_LUT4_O_I3_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 29061 tx_fifo.wr_addr[0]
.sym 29063 tx_fifo.rd_addr_gray_wr_r[2]
.sym 29064 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 29065 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 29066 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 29070 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 29074 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 29075 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 29076 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 29077 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 29078 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 29082 tx_wr_en
.sym 29083 tx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 29084 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29085 w_tx_fifo_full
.sym 29086 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 29087 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 29088 tx_wr_en
.sym 29089 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 29090 w_fetch
.sym 29091 w_cs[2]
.sym 29092 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 29093 w_load
.sym 29096 tx_fifo.wr_addr[0]
.sym 29097 tx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 29105 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 29108 tx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 29109 tx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 29111 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0[2]
.sym 29112 w_ioc[0]
.sym 29113 w_ioc[1]
.sym 29114 tx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 29120 tx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 29121 tx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 29125 tx_fifo.wr_addr[2]
.sym 29128 w_lvds_rx_09_d0
.sym 29129 w_lvds_rx_09_d1
.sym 29130 tx_fifo.full_o_SB_LUT4_I3_I1[6]
.sym 29134 tx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 29140 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 29141 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 29144 spi_if_ins.spi.r3_rx_done
.sym 29145 spi_if_ins.spi.r2_rx_done
.sym 29146 tx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29153 tx_fifo.wr_addr[4]
.sym 29157 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 29158 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0[0]
.sym 29159 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 29160 w_ioc[0]
.sym 29161 w_ioc[1]
.sym 29163 tx_fifo.rd_addr_gray_wr_r[7]
.sym 29164 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 29165 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 29166 tx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 29171 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 29172 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 29173 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 29176 tx_fifo.wr_addr[2]
.sym 29177 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 29178 tx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 29184 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 29185 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 29186 tx_fifo.rd_addr_gray_wr[0]
.sym 29192 tx_fifo.wr_addr[0]
.sym 29193 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29198 tx_fifo.rd_addr_gray_wr[9]
.sym 29202 tx_fifo.rd_addr_gray_wr[8]
.sym 29206 tx_fifo.rd_addr_gray_wr[1]
.sym 29210 tx_fifo.rd_addr_gray_wr[7]
.sym 29214 tx_fifo.rd_addr_gray_wr[5]
.sym 29218 smi_ctrl_ins.d_q2[1]
.sym 29222 smi_ctrl_ins.d_q2[2]
.sym 29226 smi_ctrl_ins.d_q1[6]
.sym 29230 smi_ctrl_ins.d_q1[2]
.sym 29234 w_smi_data_input[2]
.sym 29238 w_smi_data_input[4]
.sym 29242 w_smi_data_input[6]
.sym 29246 smi_ctrl_ins.d_q1[0]
.sym 29250 smi_ctrl_ins.d_q1[1]
.sym 29254 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[0]
.sym 29255 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[1]
.sym 29256 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[2]
.sym 29257 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[3]
.sym 29258 smi_ctrl_ins.d_q2[0]
.sym 29262 smi_ctrl_ins.d_q2[4]
.sym 29266 smi_ctrl_ins.d_q2[6]
.sym 29270 smi_ctrl_ins.d_q2[3]
.sym 29274 w_smi_data_input[1]
.sym 29278 smi_ctrl_ins.d_q1[4]
.sym 29282 smi_ctrl_ins.d_q3[7]
.sym 29286 smi_ctrl_ins.d_q3[3]
.sym 29290 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 29291 smi_ctrl_ins.byte_ix[0]
.sym 29292 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 29293 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 29297 smi_ctrl_ins.frame_sr_SB_DFFER_Q_E
.sym 29298 smi_ctrl_ins.d_q3[6]
.sym 29304 smi_ctrl_ins.byte_ix[1]
.sym 29305 smi_ctrl_ins.byte_ix[2]
.sym 29308 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 29309 smi_ctrl_ins.byte_ix[1]
.sym 29310 smi_ctrl_ins.d_q3[2]
.sym 29315 w_rx_09_fifo_data[22]
.sym 29316 w_rx_24_fifo_data[22]
.sym 29317 channel
.sym 29318 smi_ctrl_ins.d_byte[4]
.sym 29323 w_rx_09_fifo_data[20]
.sym 29324 w_rx_24_fifo_data[20]
.sym 29325 channel
.sym 29326 smi_ctrl_ins.d_byte[3]
.sym 29330 smi_ctrl_ins.r_fifo_pulled_data[20]
.sym 29331 smi_ctrl_ins.r_fifo_pulled_data[28]
.sym 29332 smi_ctrl_ins.int_cnt_rx[4]
.sym 29333 smi_ctrl_ins.int_cnt_rx[3]
.sym 29334 smi_ctrl_ins.d_byte[0]
.sym 29338 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 29344 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 29345 smi_ctrl_ins.byte_ix[0]
.sym 29346 smi_ctrl_ins.frame_sr[21]
.sym 29350 smi_ctrl_ins.frame_sr[3]
.sym 29354 smi_ctrl_ins.frame_sr[4]
.sym 29358 $PACKER_VCC_NET
.sym 29362 smi_ctrl_ins.frame_sr[1]
.sym 29367 lvds_tx_inst.sent_first_sync_SB_LUT4_I1_I0[0]
.sym 29368 w_tx_fsm_state[0]
.sym 29369 w_tx_fsm_state[1]
.sym 29370 smi_ctrl_ins.d_byte[2]
.sym 29374 smi_ctrl_ins.frame_sr[2]
.sym 29380 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 29381 w_rx_24_fifo_data[9]
.sym 29384 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 29385 w_rx_24_fifo_data[23]
.sym 29388 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 29389 w_rx_24_fifo_data[26]
.sym 29392 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 29393 w_rx_24_fifo_data[2]
.sym 29396 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 29397 w_rx_24_fifo_data[19]
.sym 29400 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 29401 w_rx_24_fifo_data[1]
.sym 29404 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 29405 w_rx_24_fifo_data[27]
.sym 29408 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 29409 w_rx_24_fifo_data[0]
.sym 29412 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 29413 w_rx_09_fifo_data[1]
.sym 29416 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 29417 w_rx_09_fifo_data[15]
.sym 29420 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 29421 w_rx_09_fifo_data[18]
.sym 29424 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 29425 w_rx_09_fifo_data[9]
.sym 29428 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 29429 w_rx_09_fifo_data[11]
.sym 29436 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 29437 w_rx_09_fifo_data[4]
.sym 29440 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 29441 w_rx_09_fifo_data[21]
.sym 29442 spi_if_ins.spi.r_rx_byte[6]
.sym 29446 spi_if_ins.spi.r_rx_byte[1]
.sym 29450 spi_if_ins.spi.r_rx_byte[5]
.sym 29454 spi_if_ins.spi.r_rx_byte[0]
.sym 29458 spi_if_ins.spi.r_rx_byte[4]
.sym 29462 spi_if_ins.spi.r_rx_byte[7]
.sym 29470 spi_if_ins.spi.r_rx_byte[2]
.sym 29474 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 29478 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 29482 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 29486 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 29490 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 29494 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 29498 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 29502 i_mosi$SB_IO_IN
.sym 29507 lvds_rx_24_inst.r_phase_count[0]
.sym 29511 lvds_rx_24_inst.r_phase_count[1]
.sym 29512 $PACKER_VCC_NET
.sym 29513 lvds_rx_24_inst.r_phase_count[0]
.sym 29514 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0]
.sym 29516 $PACKER_VCC_NET
.sym 29517 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 29520 w_lvds_rx_24_d1
.sym 29521 w_lvds_rx_24_d0
.sym 29522 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 29523 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 29524 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 29525 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 29526 tx_fifo.rd_addr_gray_wr_r[3]
.sym 29527 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29528 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 29529 tx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 29530 w_rx_fifo_push
.sym 29531 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 29532 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 29533 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 29534 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 29535 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 29536 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 29537 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 29538 smi_ctrl_ins.frame_sr[0]
.sym 29542 smi_ctrl_ins.frame_sr[20]
.sym 29547 w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.sym 29548 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 29549 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 29550 smi_ctrl_ins.frame_sr[11]
.sym 29554 smi_ctrl_ins.frame_sr[17]
.sym 29566 smi_ctrl_ins.frame_sr[14]
.sym 29571 tx_fifo.wr_addr[0]
.sym 29576 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 29577 tx_fifo.wr_addr[0]
.sym 29580 tx_fifo.wr_addr[2]
.sym 29581 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 29584 tx_fifo.wr_addr[3]
.sym 29585 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 29588 tx_fifo.wr_addr[4]
.sym 29589 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 29592 tx_fifo.wr_addr[5]
.sym 29593 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 29596 tx_fifo.wr_addr[6]
.sym 29597 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 29600 tx_fifo.wr_addr[7]
.sym 29601 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 29604 tx_fifo.wr_addr[8]
.sym 29605 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 29608 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29609 tx_fifo.wr_addr_gray_SB_LUT4_I2_I3[9]
.sym 29610 tx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 29614 tx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 29618 tx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 29624 tx_fifo.full_o_SB_LUT4_I3_I1[1]
.sym 29625 tx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 29626 tx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 29631 tx_fifo.rd_addr_gray_wr_r[3]
.sym 29632 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 29633 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29635 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 29640 tx_fifo.wr_addr[2]
.sym 29644 tx_fifo.wr_addr[3]
.sym 29645 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 29648 tx_fifo.wr_addr[4]
.sym 29649 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29652 tx_fifo.wr_addr[5]
.sym 29653 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 29656 tx_fifo.wr_addr[6]
.sym 29657 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 29660 tx_fifo.wr_addr[7]
.sym 29661 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 29664 tx_fifo.wr_addr[8]
.sym 29665 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 29666 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29667 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29668 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29669 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29670 spi_if_ins.w_rx_data[2]
.sym 29674 spi_if_ins.w_rx_data[3]
.sym 29679 tx_fifo.rd_addr_gray_wr_r[6]
.sym 29680 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 29681 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 29684 tx_wr_en
.sym 29685 i_rst_b$SB_IO_IN
.sym 29690 spi_if_ins.w_rx_data[4]
.sym 29702 spi_if_ins.w_rx_data[2]
.sym 29710 spi_if_ins.w_rx_data[3]
.sym 29718 spi_if_ins.w_rx_data[4]
.sym 29726 spi_if_ins.w_rx_data[0]
.sym 29730 smi_ctrl_ins.d_q2[5]
.sym 29734 smi_ctrl_ins.d_q1[5]
.sym 29738 smi_ctrl_ins.d_q1[3]
.sym 29742 w_smi_data_input[0]
.sym 29746 smi_ctrl_ins.d_q1[7]
.sym 29750 w_smi_data_input[3]
.sym 29754 w_smi_data_input[5]
.sym 29758 smi_ctrl_ins.d_q2[7]
.sym 29766 smi_ctrl_ins.r_fifo_pull
.sym 29771 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 29772 smi_ctrl_ins.byte_ix[3]
.sym 29773 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[2]
.sym 29774 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 29775 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 29776 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 29777 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 29778 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 29779 smi_ctrl_ins.byte_ix[1]
.sym 29780 smi_ctrl_ins.byte_ix[3]
.sym 29781 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 29782 smi_ctrl_ins.w_fifo_pull_trigger
.sym 29786 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 29787 smi_ctrl_ins.byte_ix[2]
.sym 29788 smi_ctrl_ins.byte_ix[1]
.sym 29789 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 29790 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 29791 smi_ctrl_ins.byte_ix[0]
.sym 29792 smi_ctrl_ins.byte_ix[2]
.sym 29793 smi_ctrl_ins.byte_ix_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
.sym 29794 w_rx_fifo_pulled_data[1]
.sym 29798 w_rx_fifo_pulled_data[26]
.sym 29802 w_rx_fifo_pulled_data[11]
.sym 29806 w_rx_fifo_pulled_data[21]
.sym 29810 w_rx_fifo_pulled_data[2]
.sym 29814 w_rx_fifo_pulled_data[8]
.sym 29818 w_rx_fifo_pulled_data[18]
.sym 29822 w_rx_fifo_pulled_data[20]
.sym 29826 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 29827 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 29828 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 29829 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 29830 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_3_I3[0]
.sym 29831 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_3_I3[1]
.sym 29832 smi_ctrl_ins.int_cnt_rx[4]
.sym 29833 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_3_I3[3]
.sym 29834 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_6_I3[0]
.sym 29835 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_6_I3[1]
.sym 29836 smi_ctrl_ins.int_cnt_rx[4]
.sym 29837 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_6_I3[3]
.sym 29838 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 29839 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 29840 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 29841 rx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 29845 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 29849 smi_ctrl_ins.int_cnt_rx[3]
.sym 29850 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_1_I3[0]
.sym 29851 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_1_I3[1]
.sym 29852 smi_ctrl_ins.int_cnt_rx[4]
.sym 29853 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_1_I3[3]
.sym 29856 smi_ctrl_ins.int_cnt_rx[4]
.sym 29857 smi_ctrl_ins.int_cnt_rx[3]
.sym 29858 smi_ctrl_ins.d_byte[2]
.sym 29863 w_rx_09_fifo_data[1]
.sym 29864 w_rx_24_fifo_data[1]
.sym 29865 channel
.sym 29866 smi_ctrl_ins.r_fifo_pulled_data[22]
.sym 29867 smi_ctrl_ins.r_fifo_pulled_data[30]
.sym 29868 smi_ctrl_ins.int_cnt_rx[4]
.sym 29869 smi_ctrl_ins.int_cnt_rx[3]
.sym 29870 smi_ctrl_ins.r_fifo_pulled_data[17]
.sym 29871 smi_ctrl_ins.r_fifo_pulled_data[25]
.sym 29872 smi_ctrl_ins.int_cnt_rx[4]
.sym 29873 smi_ctrl_ins.int_cnt_rx[3]
.sym 29874 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 29875 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 29876 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 29877 rx_fifo.rd_addr_gray_wr_r[7]
.sym 29878 smi_ctrl_ins.d_byte[1]
.sym 29883 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 29884 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 29885 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 29887 w_rx_09_fifo_data[9]
.sym 29888 w_rx_24_fifo_data[9]
.sym 29889 channel
.sym 29891 w_rx_09_fifo_data[3]
.sym 29892 w_rx_24_fifo_data[3]
.sym 29893 channel
.sym 29895 lvds_tx_inst.r_state_SB_DFFER_Q_E_SB_LUT4_O_I1[0]
.sym 29896 lvds_tx_inst.r_state_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 29897 lvds_tx_inst.frame_boundary
.sym 29903 w_rx_09_fifo_data[25]
.sym 29904 w_rx_24_fifo_data[25]
.sym 29905 channel
.sym 29906 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 29907 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 29908 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 29909 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 29910 smi_ctrl_ins.r_fifo_pulled_data[18]
.sym 29911 smi_ctrl_ins.r_fifo_pulled_data[26]
.sym 29912 smi_ctrl_ins.int_cnt_rx[4]
.sym 29913 smi_ctrl_ins.int_cnt_rx[3]
.sym 29915 w_rx_09_fifo_data[13]
.sym 29916 w_rx_24_fifo_data[13]
.sym 29917 channel
.sym 29918 lvds_tx_inst.r_fifo_data[14]
.sym 29919 w_tx_fifo_pulled_data[14]
.sym 29920 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 29921 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 29924 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 29925 w_rx_09_fifo_data[14]
.sym 29928 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 29929 w_rx_09_fifo_data[23]
.sym 29932 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 29933 w_rx_09_fifo_data[17]
.sym 29936 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 29937 w_rx_09_fifo_data[27]
.sym 29940 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 29941 w_rx_09_fifo_data[25]
.sym 29944 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 29945 w_rx_09_fifo_data[0]
.sym 29948 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 29949 w_rx_09_fifo_data[12]
.sym 29952 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 29953 w_rx_09_fifo_data[16]
.sym 29956 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 29957 w_rx_09_fifo_data[10]
.sym 29960 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 29961 w_rx_09_fifo_data[20]
.sym 29964 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 29965 w_rx_09_fifo_data[29]
.sym 29968 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 29969 w_rx_09_fifo_data[3]
.sym 29973 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 29976 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 29977 w_rx_09_fifo_data[22]
.sym 29980 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 29981 w_rx_09_fifo_data[5]
.sym 29985 w_rx_09_fifo_data[13]
.sym 29986 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 29990 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 29994 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 29998 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30006 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 30011 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 30012 w_lvds_rx_24_d0
.sym 30013 w_lvds_rx_24_d1
.sym 30016 tx_fifo.full_o_SB_LUT4_I3_I1[9]
.sym 30017 tx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 30018 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 30019 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 30020 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 30021 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 30024 i_ss$SB_IO_IN
.sym 30025 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 30026 spi_if_ins.spi.r_rx_byte[3]
.sym 30033 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 30034 tx_fifo.rd_addr_gray_wr_r[1]
.sym 30035 tx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 30036 tx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 30037 tx_fifo.rd_addr_gray_wr_r[2]
.sym 30043 w_rx_09_fifo_data[4]
.sym 30044 w_rx_24_fifo_data[4]
.sym 30045 channel
.sym 30047 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 30048 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 30049 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 30052 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 30053 w_rx_09_fifo_data[24]
.sym 30056 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 30057 w_rx_09_fifo_data[8]
.sym 30060 tx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 30061 tx_fifo.full_o_SB_LUT4_I3_I1[5]
.sym 30064 tx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 30065 tx_fifo.full_o_SB_LUT4_I3_I1[4]
.sym 30066 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 30067 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30068 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 30069 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 30072 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 30073 w_rx_09_fifo_data[26]
.sym 30080 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 30081 w_ioc[2]
.sym 30083 lvds_rx_09_inst.r_phase_count[0]
.sym 30087 lvds_rx_09_inst.r_phase_count[1]
.sym 30088 $PACKER_VCC_NET
.sym 30089 lvds_rx_09_inst.r_phase_count[0]
.sym 30090 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 30092 $PACKER_VCC_NET
.sym 30093 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 30096 tx_fifo.full_o_SB_LUT4_I3_I1[7]
.sym 30097 tx_fifo.full_o_SB_LUT4_I3_I1[8]
.sym 30098 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30102 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 30103 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 30104 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 30105 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 30110 i_mosi$SB_IO_IN
.sym 30116 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30117 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30120 tx_fifo.full_o_SB_LUT4_I3_I1[2]
.sym 30121 tx_fifo.full_o_SB_LUT4_I3_I1[3]
.sym 30124 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30125 w_rx_sync_type_24
.sym 30128 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30129 sys_ctrl_ins.tx_sample_gap[3]
.sym 30132 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30133 w_rx_sync_type_09
.sym 30136 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30137 sys_ctrl_ins.tx_sample_gap[1]
.sym 30144 sys_ctrl_ins.tx_sample_gap[0]
.sym 30145 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30146 w_rx_data[4]
.sym 30150 w_rx_data[5]
.sym 30155 i_rst_b$SB_IO_IN
.sym 30156 w_cs[1]
.sym 30157 w_fetch
.sym 30160 tx_fifo.rd_addr_gray_wr_r[1]
.sym 30161 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 30163 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 30164 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 30165 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 30170 w_rx_data[0]
.sym 30175 tx_fifo.rd_addr_gray_wr_r[4]
.sym 30176 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 30177 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 30179 w_ioc[4]
.sym 30180 w_ioc[3]
.sym 30181 w_ioc[2]
.sym 30182 w_ioc[0]
.sym 30183 w_ioc[4]
.sym 30184 w_ioc[3]
.sym 30185 w_ioc[1]
.sym 30186 spi_if_ins.w_rx_data[1]
.sym 30194 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 30200 tx_fifo.rd_addr_gray_wr_r[8]
.sym 30201 tx_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 30202 spi_if_ins.w_rx_data[0]
.sym 30207 w_ioc[2]
.sym 30208 w_ioc[4]
.sym 30209 w_ioc[3]
.sym 30211 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30216 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30220 spi_if_ins.spi.r_rx_bit_count[2]
.sym 30221 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 30225 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30232 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30233 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30234 i_ss$SB_IO_IN
.sym 30235 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30236 spi_if_ins.spi.r_rx_bit_count[2]
.sym 30237 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30246 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 30247 lvds_tx_inst.r_sync_count[1]
.sym 30248 $PACKER_VCC_NET
.sym 30249 lvds_tx_inst.r_sync_count[0]
.sym 30253 w_smi_data_direction
.sym 30274 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[1]
.sym 30275 rx_fifo.rd_addr[9]
.sym 30276 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 30277 rx_fifo.rd_addr[8]
.sym 30278 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 30279 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 30280 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 30281 w_rx_fifo_pull
.sym 30283 smi_ctrl_ins.r_fifo_pull_1
.sym 30284 w_smi_read_req
.sym 30285 smi_ctrl_ins.r_fifo_pull
.sym 30287 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 30288 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 30289 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 30290 smi_ctrl_ins.r_fifo_pulled_data[19]
.sym 30291 smi_ctrl_ins.r_fifo_pulled_data[27]
.sym 30292 smi_ctrl_ins.int_cnt_rx[4]
.sym 30293 smi_ctrl_ins.int_cnt_rx[3]
.sym 30294 w_rx_data[0]
.sym 30299 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 30300 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 30301 rx_fifo.wr_addr_gray_rd_r[2]
.sym 30303 w_smi_read_req
.sym 30304 w_smi_read_req_SB_LUT4_I1_I2[1]
.sym 30305 w_smi_read_req_SB_LUT4_I1_I2[2]
.sym 30306 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_7_I3[0]
.sym 30307 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_7_I3[1]
.sym 30308 smi_ctrl_ins.int_cnt_rx[4]
.sym 30309 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_7_I3[3]
.sym 30310 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_4_I3[0]
.sym 30311 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_4_I3[1]
.sym 30312 smi_ctrl_ins.int_cnt_rx[4]
.sym 30313 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_4_I3[3]
.sym 30314 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_2_I3[0]
.sym 30315 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_2_I3[1]
.sym 30316 smi_ctrl_ins.int_cnt_rx[4]
.sym 30317 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_2_I3[3]
.sym 30318 smi_ctrl_ins.r_fifo_pulled_data[16]
.sym 30319 smi_ctrl_ins.r_fifo_pulled_data[24]
.sym 30320 smi_ctrl_ins.int_cnt_rx[4]
.sym 30321 smi_ctrl_ins.int_cnt_rx[3]
.sym 30322 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_5_I3[0]
.sym 30323 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_5_I3[1]
.sym 30324 smi_ctrl_ins.int_cnt_rx[4]
.sym 30325 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_5_I3[3]
.sym 30326 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_I3[0]
.sym 30327 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_I3[1]
.sym 30328 smi_ctrl_ins.int_cnt_rx[4]
.sym 30329 smi_ctrl_ins.o_smi_data_out_SB_DFFNR_Q_D_SB_LUT4_O_I3[3]
.sym 30332 w_tx_fsm_state[0]
.sym 30333 w_tx_fsm_state[1]
.sym 30336 smi_ctrl_ins.int_cnt_rx[4]
.sym 30337 smi_ctrl_ins.int_cnt_rx[3]
.sym 30338 w_rx_fifo_pulled_data[14]
.sym 30344 smi_ctrl_ins.int_cnt_rx[4]
.sym 30345 smi_ctrl_ins.int_cnt_rx[3]
.sym 30346 w_rx_fifo_pulled_data[0]
.sym 30350 w_rx_fifo_pulled_data[13]
.sym 30354 w_rx_fifo_pulled_data[16]
.sym 30358 w_rx_fifo_pulled_data[24]
.sym 30362 w_rx_fifo_pulled_data[22]
.sym 30366 smi_ctrl_ins.r_fifo_pulled_data[21]
.sym 30367 smi_ctrl_ins.r_fifo_pulled_data[29]
.sym 30368 smi_ctrl_ins.int_cnt_rx[4]
.sym 30369 smi_ctrl_ins.int_cnt_rx[3]
.sym 30370 w_rx_fifo_pulled_data[29]
.sym 30375 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 30376 rx_fifo.rd_addr_gray_wr_r[2]
.sym 30377 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 30378 w_rx_fifo_pulled_data[15]
.sym 30382 w_rx_fifo_pulled_data[23]
.sym 30386 w_rx_fifo_pulled_data[17]
.sym 30390 w_rx_fifo_pulled_data[27]
.sym 30394 w_rx_fifo_pulled_data[3]
.sym 30399 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 30400 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 30401 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 30403 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 30404 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 30405 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 30408 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 30409 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 30411 rx_fifo.rd_addr_gray_wr_r[5]
.sym 30412 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 30413 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 30415 rx_fifo.wr_addr[0]
.sym 30416 rx_fifo.rd_addr_gray_wr_r[0]
.sym 30417 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 30420 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 30421 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 30422 w_rx_fifo_pulled_data[12]
.sym 30427 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 30428 rx_fifo.rd_addr_gray_wr_r[9]
.sym 30429 w_rx_fifo_full
.sym 30433 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 30435 w_rx_09_fifo_data[14]
.sym 30436 w_rx_24_fifo_data[14]
.sym 30437 channel
.sym 30438 lvds_tx_inst.r_fifo_data[22]
.sym 30439 w_tx_fifo_pulled_data[22]
.sym 30440 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 30441 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 30442 w_lvds_tx_d1_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 30443 w_tx_fifo_pulled_data[21]
.sym 30444 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 30445 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 30446 tx_fifo.full_o_SB_LUT4_I3_O[0]
.sym 30447 tx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 30448 tx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 30449 tx_fifo.full_o_SB_LUT4_I3_O[3]
.sym 30450 lvds_tx_inst.r_fifo_data[24]
.sym 30451 w_tx_fifo_pulled_data[24]
.sym 30452 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 30453 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 30454 lvds_tx_inst.r_fifo_data[23]
.sym 30455 w_tx_fifo_pulled_data[23]
.sym 30456 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[2]
.sym 30457 lvds_tx_inst.fifo_empty_d2_SB_LUT4_I1_O[3]
.sym 30458 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 30459 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_1_I1[1]
.sym 30460 w_tx_fsm_state[0]
.sym 30461 w_tx_fsm_state[1]
.sym 30463 lvds_tx_inst.r_tx_state_q_SB_LUT4_I1_O[0]
.sym 30464 lvds_tx_inst.r_sync_count_SB_DFFER_Q_D_SB_LUT4_O_I0[0]
.sym 30465 lvds_tx_inst.r_tx_state_q_SB_LUT4_I1_O[2]
.sym 30468 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 30469 w_rx_09_fifo_data[7]
.sym 30470 tx_fifo.rd_addr_gray_wr_r[6]
.sym 30471 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 30472 tx_fifo.rd_addr_gray_wr_r[8]
.sym 30473 tx_fifo.wr_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 30476 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 30477 w_rx_09_fifo_data[6]
.sym 30478 lvds_tx_inst.fifo_empty_d2
.sym 30479 lvds_tx_inst.r_tx_state
.sym 30480 lvds_tx_inst.sent_first_sync
.sym 30481 lvds_tx_inst.r_tx_state_q_SB_LUT4_I1_O[0]
.sym 30483 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 30484 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 30485 i_rst_b$SB_IO_IN
.sym 30488 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 30489 w_rx_09_fifo_data[13]
.sym 30492 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 30493 w_rx_09_fifo_data[2]
.sym 30496 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 30497 w_rx_09_fifo_data[19]
.sym 30507 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 30508 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 30509 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 30515 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 30516 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 30517 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 30520 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 30521 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 30541 w_lvds_rx_09_d1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30547 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 30548 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[0]
.sym 30549 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 30551 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 30552 w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.sym 30553 i_rst_b$SB_IO_IN
.sym 30554 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 30555 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I1_O[0]
.sym 30556 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 30557 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 30564 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30565 w_tx_sync_type_09
.sym 30572 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30573 w_tx_sync_type_24
.sym 30577 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 30578 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 30579 tx_fifo.rd_addr_gray_wr_r[7]
.sym 30580 tx_fifo.rd_addr_gray_wr_r[4]
.sym 30581 tx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 30582 io_ctrl_ins.pmod_state[0]
.sym 30583 io_ctrl_ins.mixer_en_state
.sym 30584 w_ioc[0]
.sym 30585 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[0]
.sym 30592 w_cs[2]
.sym 30593 w_fetch
.sym 30594 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 30595 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30596 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 30597 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 30598 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 30599 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30600 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 30601 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 30602 io_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 30603 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 30604 w_cs[0]
.sym 30605 w_fetch
.sym 30606 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 30607 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30608 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 30609 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 30612 spi_if_ins.w_rx_data[6]
.sym 30613 spi_if_ins.w_rx_data[5]
.sym 30615 i_button_SB_LUT4_I2_I1[0]
.sym 30616 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 30617 io_ctrl_ins.i_cs_SB_LUT4_I2_O[2]
.sym 30624 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30625 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[0]
.sym 30629 io_ctrl_ins.i_cs_SB_LUT4_I2_O[3]
.sym 30630 w_rx_data[7]
.sym 30634 w_rx_data[3]
.sym 30642 w_rx_data[6]
.sym 30646 w_rx_data[1]
.sym 30651 i_button_SB_LUT4_I2_I1[1]
.sym 30652 i_button_SB_LUT4_I2_I1[0]
.sym 30653 io_ctrl_ins.i_cs_SB_LUT4_I2_O[3]
.sym 30654 w_rx_data[2]
.sym 30658 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0[0]
.sym 30659 w_ioc[0]
.sym 30660 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0[2]
.sym 30661 w_ioc[1]
.sym 30662 w_cs[1]
.sym 30663 w_cs[3]
.sym 30664 w_cs[0]
.sym 30665 w_cs[2]
.sym 30669 w_cs[1]
.sym 30670 spi_if_ins.w_rx_data[6]
.sym 30674 w_cs[2]
.sym 30675 w_cs[3]
.sym 30676 w_cs[0]
.sym 30677 w_cs[1]
.sym 30678 w_fetch
.sym 30679 w_cs[2]
.sym 30680 i_button_SB_LUT4_I2_I1[0]
.sym 30681 w_load
.sym 30682 spi_if_ins.w_rx_data[5]
.sym 30686 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 30694 i_sck$SB_IO_IN
.sym 30707 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30708 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30709 spi_if_ins.spi.r_rx_bit_count[2]
.sym 30710 w_ioc[1]
.sym 30711 w_ioc[4]
.sym 30712 w_ioc[3]
.sym 30713 w_ioc[2]
.sym 30718 spi_if_ins.spi.SCKr[0]
.sym 30725 r_counter
.sym 30754 w_smi_data_input[7]
.sym 30758 rx_fifo.wr_addr_gray_rd[6]
.sym 30762 rx_fifo.wr_addr_gray[4]
.sym 30767 rx_fifo.wr_addr_gray_rd_r[2]
.sym 30768 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 30769 rx_fifo.rd_addr[3]
.sym 30770 rx_fifo.wr_addr[9]
.sym 30774 rx_fifo.wr_addr_gray_rd[9]
.sym 30778 rx_fifo.wr_addr_gray[6]
.sym 30782 rx_fifo.wr_addr_gray_rd[2]
.sym 30787 rx_fifo.rd_addr[0]
.sym 30792 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 30793 rx_fifo.rd_addr[0]
.sym 30796 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 30797 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 30800 rx_fifo.rd_addr[3]
.sym 30801 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 30804 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 30805 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 30808 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 30809 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 30812 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 30813 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 30816 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 30817 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 30820 rx_fifo.rd_addr[8]
.sym 30821 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 30824 rx_fifo.rd_addr[9]
.sym 30825 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 30828 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 30829 w_rx_24_fifo_data[10]
.sym 30832 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 30833 w_rx_24_fifo_data[6]
.sym 30836 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 30837 w_rx_24_fifo_data[22]
.sym 30840 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 30841 w_rx_24_fifo_data[8]
.sym 30845 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 30848 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 30849 w_rx_24_fifo_data[20]
.sym 30852 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 30853 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 30854 smi_ctrl_ins.r_fifo_pulled_data[23]
.sym 30855 smi_ctrl_ins.r_fifo_pulled_data[31]
.sym 30856 smi_ctrl_ins.int_cnt_rx[4]
.sym 30857 smi_ctrl_ins.int_cnt_rx[3]
.sym 30862 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[9]
.sym 30868 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 30869 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 30872 w_rx_fifo_push
.sym 30873 i_rst_b$SB_IO_IN
.sym 30875 w_rx_09_fifo_data[26]
.sym 30876 w_rx_24_fifo_data[26]
.sym 30877 channel
.sym 30879 w_tx_fifo_full
.sym 30880 w_smi_read_req
.sym 30881 w_smi_data_direction
.sym 30883 rx_fifo.wr_addr[0]
.sym 30888 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 30889 rx_fifo.wr_addr[0]
.sym 30892 rx_fifo.wr_addr[2]
.sym 30893 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 30896 rx_fifo.wr_addr[3]
.sym 30897 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 30900 rx_fifo.wr_addr[4]
.sym 30901 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 30904 rx_fifo.wr_addr[5]
.sym 30905 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 30908 rx_fifo.wr_addr[6]
.sym 30909 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 30912 rx_fifo.wr_addr[7]
.sym 30913 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 30916 rx_fifo.wr_addr[8]
.sym 30917 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 30920 rx_fifo.wr_addr[9]
.sym 30921 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[9]
.sym 30924 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 30925 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 30931 w_ioc[0]
.sym 30932 w_smi_read_req
.sym 30933 io_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 30935 w_rx_09_fifo_data[24]
.sym 30936 w_rx_24_fifo_data[24]
.sym 30937 channel
.sym 30939 w_rx_09_fifo_data[2]
.sym 30940 w_rx_24_fifo_data[2]
.sym 30941 channel
.sym 30944 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 30945 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 30946 rx_fifo.full_o_SB_LUT4_I3_O[2]
.sym 30947 rx_fifo.rd_addr_gray_wr_r[9]
.sym 30948 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[8]
.sym 30949 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[7]
.sym 30950 rx_fifo.rd_addr_gray_wr[6]
.sym 30954 rx_fifo.rd_addr_gray[6]
.sym 30958 rx_fifo.rd_addr_gray[3]
.sym 30963 lvds_tx_inst.r_tx_state_q
.sym 30964 lvds_tx_inst.r_tx_state
.sym 30965 lvds_tx_inst.sent_first_sync
.sym 30971 w_rx_09_fifo_data[12]
.sym 30972 w_rx_24_fifo_data[12]
.sym 30973 channel
.sym 30974 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 30975 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[5]
.sym 30976 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 30977 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[6]
.sym 30982 rx_fifo.rd_addr_gray_wr[9]
.sym 30986 rx_fifo.rd_addr_gray[2]
.sym 30991 w_rx_09_fifo_data[18]
.sym 30992 w_rx_24_fifo_data[18]
.sym 30993 channel
.sym 30994 rx_fifo.rd_addr_gray_wr[8]
.sym 30998 rx_fifo.rd_addr_gray_wr[3]
.sym 31002 rx_fifo.rd_addr[9]
.sym 31006 rx_fifo.rd_addr_gray_wr[2]
.sym 31016 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 31017 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 31023 io_pmod_in[2]$SB_IO_IN
.sym 31024 w_rx_sync_24
.sym 31025 w_rx_sync_type_24
.sym 31035 w_rx_09_fifo_data[16]
.sym 31036 w_rx_24_fifo_data[16]
.sym 31037 channel
.sym 31042 r_tx_data[5]
.sym 31046 r_tx_data[4]
.sym 31050 r_tx_data[0]
.sym 31054 r_tx_data[1]
.sym 31058 r_tx_data[6]
.sym 31062 r_tx_data[7]
.sym 31066 r_tx_data[3]
.sym 31070 r_tx_data[2]
.sym 31076 spi_if_ins.o_cs_SB_LUT4_I2_1_O[0]
.sym 31077 i_rst_b$SB_IO_IN
.sym 31080 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 31081 w_rx_09_fifo_data[28]
.sym 31082 w_tx_data_smi[4]
.sym 31083 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 31084 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 31085 w_tx_data_io[4]
.sym 31086 w_tx_data_smi[2]
.sym 31087 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 31088 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 31089 w_tx_data_io[2]
.sym 31090 w_tx_data_smi[1]
.sym 31091 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 31092 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 31093 w_tx_data_io[1]
.sym 31095 w_tx_data_io[5]
.sym 31096 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 31097 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[2]
.sym 31102 w_cs[2]
.sym 31103 w_cs[1]
.sym 31104 w_cs[3]
.sym 31105 w_cs[0]
.sym 31110 w_cs[2]
.sym 31111 w_cs[1]
.sym 31112 w_cs[0]
.sym 31113 w_cs[3]
.sym 31115 i_button_SB_LUT4_I2_I1[0]
.sym 31116 i_button_SB_LUT4_I2_I1[1]
.sym 31117 i_button_SB_LUT4_I2_I1[2]
.sym 31119 io_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 31120 io_ctrl_ins.i_cs_SB_LUT4_I2_O[2]
.sym 31121 io_ctrl_ins.i_cs_SB_LUT4_I2_O[3]
.sym 31122 w_cs[2]
.sym 31123 w_cs[1]
.sym 31124 w_cs[3]
.sym 31125 w_cs[0]
.sym 31129 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 31132 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 31133 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 31136 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 31137 io_ctrl_ins.i_cs_SB_LUT4_I2_O[2]
.sym 31148 spi_if_ins.w_rx_data[5]
.sym 31149 spi_if_ins.w_rx_data[6]
.sym 31156 spi_if_ins.w_rx_data[6]
.sym 31157 spi_if_ins.w_rx_data[5]
.sym 31160 io_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 31161 w_ioc[0]
.sym 31163 w_tx_data_io[0]
.sym 31164 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 31165 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[2]
.sym 31168 spi_if_ins.w_rx_data[6]
.sym 31169 spi_if_ins.w_rx_data[5]
.sym 31172 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[0]
.sym 31173 w_ioc[0]
.sym 31175 io_ctrl_ins.debug_mode_SB_LUT4_I2_1_I1[0]
.sym 31176 io_ctrl_ins.debug_mode[1]
.sym 31177 i_rst_b$SB_IO_IN
.sym 31178 i_button_SB_LUT4_I2_I1[0]
.sym 31179 io_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 31180 io_ctrl_ins.i_cs_SB_LUT4_I2_O[2]
.sym 31181 io_ctrl_ins.i_cs_SB_LUT4_I2_O[3]
.sym 31182 io_ctrl_ins.pmod_state[3]
.sym 31183 o_tr_vc2$SB_IO_OUT
.sym 31184 w_ioc[0]
.sym 31185 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[0]
.sym 31190 o_tr_vc1_b$SB_IO_OUT
.sym 31191 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 31192 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[2]
.sym 31193 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_I2[3]
.sym 31194 w_fetch
.sym 31195 w_cs[1]
.sym 31196 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 31197 w_load
.sym 31199 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31200 i_button_SB_LUT4_I2_I1[2]
.sym 31201 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31202 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31203 i_button_SB_LUT4_I2_I1[2]
.sym 31204 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31205 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31206 w_rx_data[3]
.sym 31210 w_rx_data[1]
.sym 31216 io_ctrl_ins.debug_mode[0]
.sym 31217 io_ctrl_ins.debug_mode[1]
.sym 31218 w_rx_data[0]
.sym 31222 w_rx_data[4]
.sym 31226 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31227 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31228 i_button_SB_LUT4_I2_I1[2]
.sym 31229 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31230 w_rx_data[2]
.sym 31234 io_ctrl_ins.pmod_state[1]
.sym 31235 o_shdn_rx_lna$SB_IO_OUT
.sym 31236 w_ioc[0]
.sym 31237 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[0]
.sym 31241 r_counter
.sym 31242 io_ctrl_ins.pmod_state[2]
.sym 31243 o_shdn_tx_lna$SB_IO_OUT
.sym 31244 w_ioc[0]
.sym 31245 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[0]
.sym 31246 w_rx_data[3]
.sym 31251 w_ioc[0]
.sym 31252 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31253 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[0]
.sym 31254 w_rx_data[1]
.sym 31258 w_rx_data[0]
.sym 31262 w_rx_data[2]
.sym 31266 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 31267 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 31268 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 31269 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 31270 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 31274 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 31280 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 31281 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 31282 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 31286 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 31290 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 31296 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 31297 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 31299 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O[0]
.sym 31300 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O[1]
.sym 31301 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O[2]
.sym 31304 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 31305 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 31306 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 31310 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 31317 rx_fifo.rd_addr[0]
.sym 31318 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 31323 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 31324 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 31325 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 31328 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 31329 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 31330 rx_fifo.rd_addr_gray[7]
.sym 31338 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 31339 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 31340 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 31341 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 31344 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 31345 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 31346 rx_fifo.rd_addr_gray_wr[4]
.sym 31350 rx_fifo.rd_addr_gray[5]
.sym 31355 rx_fifo.wr_addr_gray_rd_r[7]
.sym 31356 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 31357 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 31359 rx_fifo.wr_addr_gray_rd_r[2]
.sym 31360 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 31361 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 31368 rx_fifo.wr_addr[0]
.sym 31369 rx_fifo.rd_addr_gray_wr_r[0]
.sym 31370 rx_fifo.rd_addr_gray_wr[5]
.sym 31374 rx_fifo.rd_addr_gray_wr[7]
.sym 31378 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 31379 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 31380 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 31381 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 31383 w_rx_09_fifo_data[19]
.sym 31384 w_rx_24_fifo_data[19]
.sym 31385 channel
.sym 31394 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 31398 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 31402 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 31406 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 31410 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 31414 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[8]
.sym 31421 rx_fifo.wr_addr[0]
.sym 31422 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 31427 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 31432 rx_fifo.wr_addr[2]
.sym 31433 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 31436 rx_fifo.wr_addr[3]
.sym 31437 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 31440 rx_fifo.wr_addr[4]
.sym 31441 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 31444 rx_fifo.wr_addr[5]
.sym 31445 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 31448 rx_fifo.wr_addr[6]
.sym 31449 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 31452 rx_fifo.wr_addr[7]
.sym 31453 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 31456 rx_fifo.wr_addr[8]
.sym 31457 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 31460 rx_fifo.wr_addr[9]
.sym 31461 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 31466 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 31467 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 31468 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 31469 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[4]
.sym 31471 rx_fifo.rd_addr_gray_wr_r[2]
.sym 31472 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 31473 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 31474 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[0]
.sym 31475 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 31476 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 31477 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 31478 spi_if_ins.w_rx_data[1]
.sym 31484 rx_fifo.rd_addr_gray_wr_r[5]
.sym 31485 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[4]
.sym 31487 rx_fifo.rd_addr_gray_wr_r[7]
.sym 31488 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[6]
.sym 31489 rx_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[7]
.sym 31490 w_rx_fifo_pulled_data[31]
.sym 31495 w_rx_09_fifo_data[28]
.sym 31496 w_rx_24_fifo_data[28]
.sym 31497 channel
.sym 31499 w_rx_09_fifo_data[30]
.sym 31500 w_rx_24_fifo_data[30]
.sym 31501 channel
.sym 31503 w_rx_09_fifo_data[6]
.sym 31504 w_rx_24_fifo_data[6]
.sym 31505 channel
.sym 31506 w_rx_fifo_pulled_data[7]
.sym 31510 w_rx_fifo_pulled_data[28]
.sym 31515 w_rx_09_fifo_data[29]
.sym 31516 w_rx_24_fifo_data[29]
.sym 31517 channel
.sym 31518 w_rx_fifo_pulled_data[30]
.sym 31522 w_rx_fifo_pulled_data[4]
.sym 31530 w_rx_fifo_pulled_data[6]
.sym 31535 w_rx_09_fifo_data[7]
.sym 31536 w_rx_24_fifo_data[7]
.sym 31537 channel
.sym 31542 w_rx_fifo_pulled_data[5]
.sym 31550 w_rx_fifo_pulled_data[25]
.sym 31558 w_tx_data_sys[3]
.sym 31559 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 31560 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 31561 w_tx_data_io[3]
.sym 31569 spi_if_ins.o_cs_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 31587 w_tx_data_io[7]
.sym 31588 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 31589 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[2]
.sym 31591 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 31592 w_tx_data_sys[0]
.sym 31593 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 31595 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 31596 w_tx_data_sys[1]
.sym 31597 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_2_O[2]
.sym 31599 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 31600 w_tx_data_sys[5]
.sym 31601 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 31603 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 31604 w_tx_data_sys[4]
.sym 31605 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 31606 w_tx_data_sys[6]
.sym 31607 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 31608 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 31609 w_tx_data_io[6]
.sym 31610 w_tx_data_sys[2]
.sym 31611 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 31612 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[2]
.sym 31613 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[3]
.sym 31615 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I1_1_O[1]
.sym 31616 w_tx_data_sys[7]
.sym 31617 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 31619 w_fetch
.sym 31620 w_cs[0]
.sym 31621 w_load
.sym 31622 w_fetch
.sym 31623 w_cs[1]
.sym 31624 i_button_SB_LUT4_I2_I1[0]
.sym 31625 w_load
.sym 31627 w_tx_data_smi[0]
.sym 31628 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 31629 spi_if_ins.o_cs_SB_LUT4_I1_O_SB_LUT4_I2_I3[2]
.sym 31630 w_ioc[2]
.sym 31631 w_ioc[1]
.sym 31632 w_ioc[4]
.sym 31633 w_ioc[3]
.sym 31634 w_rx_data[1]
.sym 31641 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 31646 w_rx_data[0]
.sym 31650 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 31651 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31652 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 31653 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 31654 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31655 io_ctrl_ins.pmod_dir_state[2]
.sym 31656 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 31657 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31658 io_ctrl_ins.debug_mode[1]
.sym 31659 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 31660 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 31661 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 31662 i_button_SB_LUT4_I2_I1[0]
.sym 31663 io_ctrl_ins.i_cs_SB_LUT4_I2_O[1]
.sym 31664 io_ctrl_ins.i_cs_SB_LUT4_I2_O[2]
.sym 31665 io_ctrl_ins.i_cs_SB_LUT4_I2_O[3]
.sym 31666 io_ctrl_ins.debug_mode[0]
.sym 31667 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 31668 i_button_SB_LUT4_I2_I1[0]
.sym 31669 o_led0$SB_IO_OUT
.sym 31676 w_ioc[2]
.sym 31677 sys_ctrl_ins.rx_sync_09_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 31678 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31679 io_ctrl_ins.led0_state_SB_LUT4_I3_I1[2]
.sym 31680 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 31681 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 31682 io_ctrl_ins.pmod_dir_state[1]
.sym 31683 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31684 i_button_SB_LUT4_I2_I1[0]
.sym 31685 o_led1$SB_IO_OUT
.sym 31690 io_ctrl_ins.pmod_dir_state[3]
.sym 31691 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31692 i_button_SB_LUT4_I2_I1[0]
.sym 31693 i_config[0]$SB_IO_IN
.sym 31694 w_rx_data[4]
.sym 31698 w_rx_data[3]
.sym 31702 io_ctrl_ins.pmod_dir_state[4]
.sym 31703 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31704 i_button_SB_LUT4_I2_I1[0]
.sym 31705 i_config[1]$SB_IO_IN
.sym 31706 w_fetch
.sym 31707 w_cs[1]
.sym 31708 i_rst_b$SB_IO_IN
.sym 31709 w_load
.sym 31710 w_rx_data[1]
.sym 31715 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31716 io_ctrl_ins.rf_pin_state[6]
.sym 31717 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31718 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31719 i_button_SB_LUT4_I2_I1[2]
.sym 31720 io_ctrl_ins.rf_pin_state[2]
.sym 31721 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31723 io_ctrl_ins.rf_pin_state[1]
.sym 31724 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31725 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31727 io_ctrl_ins.rf_pin_state[7]
.sym 31728 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31729 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31732 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 31733 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31735 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31736 io_ctrl_ins.rf_pin_state[4]
.sym 31737 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31739 io_ctrl_ins.rf_pin_state[5]
.sym 31740 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31741 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31742 io_ctrl_ins.rf_pin_state[3]
.sym 31743 i_button_SB_LUT4_I2_I1[2]
.sym 31744 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31745 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31746 w_rx_data[0]
.sym 31750 w_rx_data[5]
.sym 31754 w_rx_data[3]
.sym 31758 w_rx_data[6]
.sym 31762 w_rx_data[1]
.sym 31766 w_rx_data[4]
.sym 31770 w_rx_data[2]
.sym 31774 w_rx_data[7]
.sym 31778 rx_fifo.rd_addr_gray_wr[0]
.sym 31788 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 31789 rx_fifo.rd_addr[3]
.sym 31792 rx_fifo.wr_addr_gray_rd_r[7]
.sym 31793 rx_fifo.rd_addr[8]
.sym 31794 rx_fifo.rd_addr_gray[4]
.sym 31798 rx_fifo.rd_addr_gray[0]
.sym 31806 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 31807 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 31808 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 31809 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 31811 w_smi_read_req_SB_LUT4_I1_O[0]
.sym 31812 w_smi_read_req_SB_LUT4_I1_O[1]
.sym 31813 w_smi_read_req_SB_LUT4_I1_O[2]
.sym 31816 rx_fifo.rd_addr[0]
.sym 31817 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 31820 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 31821 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 31822 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 31826 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 31832 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 31833 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 31834 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 31838 rx_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 31842 rx_fifo.wr_addr_gray_rd[5]
.sym 31846 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 31847 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 31848 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 31849 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 31852 w_rx_fifo_pull
.sym 31853 i_rst_b$SB_IO_IN
.sym 31856 i_rst_b$SB_IO_IN
.sym 31857 i_smi_soe_se$SB_IO_IN
.sym 31858 rx_fifo.wr_addr_gray_rd[3]
.sym 31864 rx_fifo.rd_addr[0]
.sym 31865 rx_fifo.wr_addr_gray_rd_r[0]
.sym 31866 rx_fifo.wr_addr_gray_rd[7]
.sym 31870 rx_fifo.wr_addr_gray_rd[8]
.sym 31874 rx_fifo.wr_addr_gray[5]
.sym 31878 rx_fifo.wr_addr_gray[8]
.sym 31882 rx_fifo.wr_addr_gray[0]
.sym 31886 rx_fifo.wr_addr_gray[2]
.sym 31894 rx_fifo.wr_addr_gray_rd[0]
.sym 31898 rx_fifo.wr_addr_gray[3]
.sym 31902 rx_fifo.wr_addr_gray[7]
.sym 31906 rx_fifo.full_o_SB_LUT4_I3_O[1]
.sym 31912 rx_fifo.wr_addr[0]
.sym 31913 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 31914 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 31920 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[3]
.sym 31921 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[4]
.sym 31922 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 31926 rx_fifo.wr_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 31930 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 31936 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 31937 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 31941 w_rx_24_fifo_data[15]
.sym 31943 w_rx_09_fifo_data[21]
.sym 31944 w_rx_24_fifo_data[21]
.sym 31945 channel
.sym 31957 $PACKER_VCC_NET
.sym 31958 lvds_tx_inst.r_state_SB_DFFER_Q_E_SB_LUT4_O_I1[1]
.sym 31963 w_rx_09_fifo_data[17]
.sym 31964 w_rx_24_fifo_data[17]
.sym 31965 channel
.sym 31966 w_tx_fsm_state[0]
.sym 31967 w_tx_fsm_state[1]
.sym 31968 lvds_tx_inst.fifo_empty_d2
.sym 31969 lvds_tx_inst.r_tx_state
.sym 31972 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 31973 w_rx_24_fifo_data[17]
.sym 31976 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 31977 w_rx_24_fifo_data[15]
.sym 31980 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 31981 w_rx_24_fifo_data[18]
.sym 31983 w_rx_09_fifo_data[31]
.sym 31984 w_rx_24_fifo_data[31]
.sym 31985 channel
.sym 31988 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 31989 w_rx_24_fifo_data[14]
.sym 31992 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 31993 w_rx_24_fifo_data[3]
.sym 31996 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 31997 w_rx_24_fifo_data[12]
.sym 32000 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 32001 w_rx_24_fifo_data[21]
.sym 32004 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 32005 w_rx_24_fifo_data[5]
.sym 32012 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 32013 w_rx_24_fifo_data[4]
.sym 32016 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 32017 w_rx_24_fifo_data[29]
.sym 32019 w_rx_09_fifo_data[5]
.sym 32020 w_rx_24_fifo_data[5]
.sym 32021 channel
.sym 32025 $PACKER_VCC_NET
.sym 32028 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 32029 w_rx_24_fifo_data[28]
.sym 32032 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 32033 w_rx_24_fifo_data[7]
.sym 32041 w_rx_fifo_data[5]
.sym 32042 w_rx_data[0]
.sym 32050 w_rx_data[2]
.sym 32057 $PACKER_VCC_NET
.sym 32061 $PACKER_VCC_NET
.sym 32066 spi_if_ins.r_tx_byte[5]
.sym 32070 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 32071 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 32072 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 32073 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 32077 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 32078 spi_if_ins.r_tx_byte[0]
.sym 32082 spi_if_ins.spi.r_tx_byte[1]
.sym 32083 spi_if_ins.spi.r_tx_byte[5]
.sym 32084 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 32085 spi_if_ins.spi.r_tx_bit_count[2]
.sym 32086 spi_if_ins.r_tx_byte[1]
.sym 32090 spi_if_ins.r_tx_byte[4]
.sym 32094 spi_if_ins.r_tx_byte[6]
.sym 32104 i_ss$SB_IO_IN
.sym 32105 spi_if_ins.r_tx_data_valid
.sym 32110 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 32117 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 32123 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 32124 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 32125 i_rst_b$SB_IO_IN
.sym 32131 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 32132 i_rst_b$SB_IO_IN
.sym 32133 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 32135 i_button_SB_LUT4_I2_I1[1]
.sym 32136 i_button$SB_IO_IN
.sym 32137 io_ctrl_ins.rx_h_state_SB_LUT4_I0_O[2]
.sym 32141 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 32143 i_button_SB_LUT4_I2_I1[1]
.sym 32144 i_config[2]$SB_IO_IN
.sym 32145 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[2]
.sym 32153 i_ss$SB_IO_IN
.sym 32159 i_button_SB_LUT4_I2_I1[1]
.sym 32160 i_config[3]$SB_IO_IN
.sym 32161 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[2]
.sym 32162 w_rx_data[7]
.sym 32166 o_tr_vc1$SB_IO_OUT
.sym 32167 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 32168 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 32169 io_ctrl_ins.pmod_dir_state[5]
.sym 32170 o_rx_h_tx_l$SB_IO_OUT
.sym 32171 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 32172 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 32173 io_ctrl_ins.pmod_dir_state[7]
.sym 32174 o_rx_h_tx_l_b$SB_IO_OUT
.sym 32175 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 32176 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 32177 io_ctrl_ins.pmod_dir_state[6]
.sym 32178 w_rx_data[6]
.sym 32182 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 32183 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 32184 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 32185 i_rst_b$SB_IO_IN
.sym 32186 w_rx_data[2]
.sym 32190 w_rx_data[5]
.sym 32204 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 32205 io_ctrl_ins.pmod_state_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 32206 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 32214 spi_if_ins.spi.r2_rx_done
.sym 32226 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 32286 w_rx_data[0]
.sym 32290 rx_fifo.wr_addr_gray_rd[4]
.sym 32340 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 32341 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 32345 rx_fifo.rd_addr[0]
.sym 32354 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 32367 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[0]
.sym 32368 w_smi_read_req_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 32369 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 32370 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_I1_O[0]
.sym 32383 rx_fifo.rd_addr[0]
.sym 32384 rx_fifo.wr_addr_gray_rd_r[0]
.sym 32385 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 32405 i_rst_b_SB_LUT4_I3_O
.sym 32410 rx_fifo.wr_addr_gray[1]
.sym 32414 rx_fifo.wr_addr_gray_rd[1]
.sym 32418 rx_fifo.rd_addr_gray_wr[1]
.sym 32422 rx_fifo.rd_addr_gray[8]
.sym 32430 rx_fifo.rd_addr_gray[1]
.sym 32445 i_rst_b$SB_IO_IN
.sym 32465 w_rx_24_fifo_data[3]
.sym 32477 w_rx_24_fifo_data[21]
.sym 32478 spi_if_ins.spi.SCKr[1]
.sym 32497 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 32499 spi_if_ins.spi.SCKr[2]
.sym 32500 spi_if_ins.spi.SCKr[1]
.sym 32501 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 32507 spi_if_ins.r_tx_byte[7]
.sym 32508 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 32509 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 32515 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 32519 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 32520 $PACKER_VCC_NET
.sym 32523 spi_if_ins.spi.r_tx_bit_count[2]
.sym 32524 $PACKER_VCC_NET
.sym 32525 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 32529 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 32533 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 32543 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 32544 $PACKER_VCC_NET
.sym 32545 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 32550 spi_if_ins.spi.SCKr[2]
.sym 32551 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 32552 spi_if_ins.spi.r_tx_bit_count[2]
.sym 32553 spi_if_ins.spi.SCKr[1]
.sym 32556 w_rx_fifo_full
.sym 32557 lvds_rx_24_inst.r_sync_input_SB_LUT4_I2_I3[2]
.sym 32558 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 32559 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 32560 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 32561 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 32565 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 32567 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 32568 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 32569 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 32586 spi_if_ins.r_tx_byte[3]
.sym 32590 spi_if_ins.r_tx_byte[2]
.sym 32594 spi_if_ins.r_tx_byte[7]
.sym 32598 spi_if_ins.spi.r_tx_byte[2]
.sym 32599 spi_if_ins.spi.r_tx_byte[6]
.sym 32600 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 32601 spi_if_ins.spi.r_tx_bit_count[2]
.sym 32602 spi_if_ins.spi.r_tx_byte[3]
.sym 32603 spi_if_ins.spi.r_tx_byte[7]
.sym 32604 spi_if_ins.spi.r_tx_bit_count[2]
.sym 32605 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 32612 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 32613 i_rst_b$SB_IO_IN
.sym 32614 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 32615 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 32616 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 32617 i_rst_b$SB_IO_IN
.sym 32622 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 32623 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 32624 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 32625 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 32628 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 32629 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 32631 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 32632 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 32633 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 32638 lvds_tx_inst.tx_state_d1
.sym 32642 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 32643 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 32644 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 32645 i_rst_b$SB_IO_IN
.sym 32647 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 32648 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 32649 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 32650 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 32655 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 32656 spi_if_ins.state_if[1]
.sym 32657 spi_if_ins.state_if[0]
.sym 32659 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 32660 spi_if_ins.state_if[0]
.sym 32661 spi_if_ins.state_if[1]
.sym 32664 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 32665 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 32667 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 32668 spi_if_ins.state_if[0]
.sym 32669 spi_if_ins.state_if[1]
.sym 32671 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 32672 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 32673 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 32674 spi_if_ins.state_if_SB_DFFESR_Q_2_D[2]
.sym 32682 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 32683 spi_if_ins.state_if[0]
.sym 32684 spi_if_ins.state_if[1]
.sym 32685 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 32686 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 32696 spi_if_ins.state_if[0]
.sym 32697 spi_if_ins.state_if[1]
.sym 32699 spi_if_ins.state_if_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 32700 spi_if_ins.state_if_SB_DFFESR_Q_2_D[1]
.sym 32701 spi_if_ins.state_if_SB_DFFESR_Q_2_D[2]
.sym 32706 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 32717 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 32746 spi_if_ins.spi.r_rx_done
