# CPU Lite â€“ RISC CPU with SRAM Buffer

## ğŸ“Œ Project Overview
CPU Lite is a simple **RISC-based CPU** designed with a **small instruction set** and optimized for 
fast memory access using a synchronous **SRAM buffer**.  
The CPU operates at **150 MHz**, while Program and Data Memory operate at **70 MHz**.  
The SRAM buffer bridges this clock domain difference and provides caching functionality 
for LOAD/STORE operations.

---

## âš™ï¸ Specifications

### ğŸ”¹ Register Set
- 16 General Purpose Registers (R0 â€“ R15)
- Program Counter (PC)

### ğŸ”¹ Memory
- **Program Memory (PROG):** 4K x 32
- **Data Memory (DATA):** 4K x 32
- **SRAM Buffer:** 1K x 32  
  - First access point for LOAD/STORE  
  - Operates at CPU clock (150 MHz)  
  - Acts as a cache with hit/miss detection  

---

## ğŸ—ï¸ Micro-Architecture

- Block diagram with CPU, SRAM buffer, Data Memory, and Program Memory
- SRAM Control Logic:
  - Detects hit/miss
  - Manages address translation and validity
  - Coordinates read/write timing
- Timing diagrams included:
  - CPU â†’ SRAM (150 MHz path)
  - CPU â†’ Data Memory (via SRAM miss, 70 MHz path)

---

## ğŸ’» RTL Implementation (Verilog)

-Verilog modules for:
  -CPU Core â†’ cpu.v
  -SRAM Buffer â†’ Sram.v
  -Cache Updater / SRAM-DM Control â†’ sram_dm_control.v
  -Program Memory â†’ program_mem.v
  -Data Memory â†’ data_mem.v
  -FIFO Controllers â†’ fifo_ctrl.v, Async_FIFO.v (for buffering & clock domain crossing)
  -Reset Synchronizers â†’ rst_sync.v (fast/slow domain resets)
  -Top-level Integration â†’ top.v
  
-LOAD/STORE Operations:
  -CPU checks SRAM buffer (Sram.v) first.
  -On miss â†’ fetch from Data Memory (data_mem.v) through sram_dm_control.v, and update SRAM.

SRAM runs at CPU clock (150 MHz); Data Memory runs at 70 MHz.
---

## âœ… Verification

- **Single Testbench (tb_top.v) for the entire design:**
   - Validates CPU instruction execution with Program Memory.
   - Tests LOAD/STORE operations with SRAM hit/miss cases.
   - Ensures cache updater (sram_dm_control.v) works correctly.
   - Verifies FIFO controllers and async FIFOs for CDC handling.
   - Covers overall system integration in top.v.
- **Clock Domain Crossing (CDC):**
  - Synchronizers/buffers between SRAM (150 MHz) and Data Memory (70 MHz)
- **Static Timing Analysis (STA):**
  - Verified for both CPU and memory domains

---

## ğŸ“‚ Project Structure
CPU-Lite/
â”‚â”€â”€ docs/ # Block diagrams, timing diagrams, micro-architecture notes
â”‚â”€â”€ rtl/ # RTL design sources
â”‚ â”œâ”€â”€ top.v # Top-level integration
â”‚ â”œâ”€â”€ cpu.v # CPU core (RISC)
â”‚ â”œâ”€â”€ Sram.v # 1Kx32 synchronous SRAM buffer
â”‚ â”œâ”€â”€ sram_dm_control.v # Cache updater / SRAM-DM interface logic
â”‚ â”œâ”€â”€ program_mem.v # 4Kx32 Program memory
â”‚ â”œâ”€â”€ data_mem.v # 16Kx32 Data memory
â”‚ â”œâ”€â”€ fifo_ctrl.v # FIFO control logic
â”‚ â”œâ”€â”€ Async_FIFO.v # Async FIFO for CDC
â”‚ â”œâ”€â”€ rst_sync.v # Reset synchronizers (fast/slow)
â”‚â”€â”€ tb/ # Testbenches
â”‚ â””â”€â”€ tb_top.v # Top-level testbench (full system verification)
â”‚â”€â”€ reports/ # STA, CDC, simulation logs
â”‚â”€â”€ README.md # Project description
