// Seed: 1631770633
module module_0;
  logic id_1;
  ;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    output logic id_1
);
  tri1 id_3;
  always @(id_3 or posedge -1) begin : LABEL_0
    if (-1 == -1)
      if (1 == 1) begin : LABEL_1
        assume (1);
        fork
          id_1 = 1;
          #1;
        join_any
      end
  end
  module_0 modCall_1 ();
  wire id_4;
  assign id_1 = 1;
  wire id_5;
  assign id_3 = id_0 !== ~id_0;
endmodule
module module_0 (
    output supply0 id_0,
    output tri module_2
    , id_9,
    output tri id_2,
    output uwire id_3,
    output tri id_4,
    output tri1 id_5,
    output uwire id_6,
    input tri1 id_7
);
  integer id_10;
  ;
  module_0 modCall_1 ();
endmodule
