{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729151925705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729151925713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 12:58:45 2024 " "Processing started: Thu Oct 17 12:58:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729151925713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151925713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelinedProcessor -c PipelinedProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off PipelinedProcessor -c PipelinedProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151925713 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729151927171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729151927172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/register/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/register/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../SingleCycleProcessor/Register/Register.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Register/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151945001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151945000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/mux3by1/mux3by1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/mux3by1/mux3by1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3by1 " "Found entity 1: Mux3by1" {  } { { "../SingleCycleProcessor/Mux3by1/Mux3by1.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Mux3by1/Mux3by1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151945007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151945007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/mux2by1/mux2by1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/mux2by1/mux2by1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2by1 " "Found entity 1: Mux2by1" {  } { { "../SingleCycleProcessor/Mux2by1/Mux2by1.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Mux2by1/Mux2by1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151945013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151945013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/maindecoder/maindecoder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/maindecoder/maindecoder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder_tb " "Found entity 1: MainDecoder_tb" {  } { { "../SingleCycleProcessor/MainDecoder/MainDecoder_tb.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MainDecoder/MainDecoder_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151945030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151945030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/maindecoder/maindecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/maindecoder/maindecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "../SingleCycleProcessor/MainDecoder/MainDecoder.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MainDecoder/MainDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151945055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151945055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/ff32/ff32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/ff32/ff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF32 " "Found entity 1: FF32" {  } { { "../SingleCycleProcessor/FF32/FF32.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/FF32/FF32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151945058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151945058 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extend.v(12) " "Verilog HDL warning at Extend.v(12): extended using \"x\" or \"z\"" {  } { { "../SingleCycleProcessor/Extend/Extend.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Extend/Extend.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1729151945073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/extend/extend.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/extend/extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "../SingleCycleProcessor/Extend/Extend.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Extend/Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151945074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151945074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/datapath/datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/datapath/datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb " "Found entity 1: DataPath_tb" {  } { { "../SingleCycleProcessor/DataPath/DataPath_tb.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataPath/DataPath_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151945079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151945079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/datapath/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/datapath/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "../SingleCycleProcessor/DataPath/DataPath.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataPath/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151945095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151945095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/datamemory/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/datamemory/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../SingleCycleProcessor/DataMemory/RAM.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151945107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151945107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/datamemory/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/datamemory/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "../SingleCycleProcessor/DataMemory/DataMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151945113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151945113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/controller/controller_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/controller/controller_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller_tb " "Found entity 1: Controller_tb" {  } { { "../SingleCycleProcessor/Controller/Controller_tb.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Controller/Controller_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151945122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151945122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/aludecoder/aludecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/aludecoder/aludecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 AluDecoder " "Found entity 1: AluDecoder" {  } { { "../SingleCycleProcessor/AluDecoder/AluDecoder.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/AluDecoder/AluDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151945126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151945126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/instruction memory/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/instruction memory/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "../SingleCycleProcessor/Instruction Memory/InstructionMemory.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151945142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151945142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/instruction memory/inst.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/instruction memory/inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 INST " "Found entity 1: INST" {  } { { "../SingleCycleProcessor/Instruction Memory/INST.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151945159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151945159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../SingleCycleProcessor/ALU/ALU.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151945165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151945165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/singlecycleprocessor/adder/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/singlecycleprocessor/adder/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../SingleCycleProcessor/Adder/Adder.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Adder/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151945172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151945172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller1.v 1 1 " "Found 1 design units, including 1 entities, in source file controller1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller1 " "Found entity 1: Controller1" {  } { { "Controller1.v" "" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/Controller1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151945176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151945176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinedprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelinedprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipelinedProcessor " "Found entity 1: PipelinedProcessor" {  } { { "PipelinedProcessor.v" "" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151945183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151945183 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PipelinedProcessor " "Elaborating entity \"PipelinedProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729151945324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2by1 Mux2by1:pcmux " "Elaborating entity \"Mux2by1\" for hierarchy \"Mux2by1:pcmux\"" {  } { { "PipelinedProcessor.v" "pcmux" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151945406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF32 FF32:ff0 " "Elaborating entity \"FF32\" for hierarchy \"FF32:ff0\"" {  } { { "PipelinedProcessor.v" "ff0" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151945424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:IM " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:IM\"" {  } { { "PipelinedProcessor.v" "IM" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151945447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INST InstructionMemory:IM\|INST:INST_inst0 " "Elaborating entity \"INST\" for hierarchy \"InstructionMemory:IM\|INST:INST_inst0\"" {  } { { "../SingleCycleProcessor/Instruction Memory/InstructionMemory.v" "INST_inst0" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/InstructionMemory.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151945469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\"" {  } { { "../SingleCycleProcessor/Instruction Memory/INST.v" "altsyncram_component" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151945648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\"" {  } { { "../SingleCycleProcessor/Instruction Memory/INST.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151945880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151945889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151945889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151945889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../SCPF/HazardCode.mif " "Parameter \"init_file\" = \"../SCPF/HazardCode.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151945889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151945889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151945889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151945889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151945889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151945889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151945889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151945889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151945889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151945889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151945889 ""}  } { { "../SingleCycleProcessor/Instruction Memory/INST.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729151945889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d8j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d8j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d8j1 " "Found entity 1: altsyncram_d8j1" {  } { { "db/altsyncram_d8j1.tdf" "" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_d8j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151946046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151946046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d8j1 InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated " "Elaborating entity \"altsyncram_d8j1\" for hierarchy \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151946047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_snk2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_snk2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_snk2 " "Found entity 1: altsyncram_snk2" {  } { { "db/altsyncram_snk2.tdf" "" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_snk2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151946276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151946276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_snk2 InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|altsyncram_snk2:altsyncram1 " "Elaborating entity \"altsyncram_snk2\" for hierarchy \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|altsyncram_snk2:altsyncram1\"" {  } { { "db/altsyncram_d8j1.tdf" "altsyncram1" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_d8j1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151946276 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "912 1024 0 1 1 " "912 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "112 1023 " "Addresses ranging from 112 to 1023 are not initialized" {  } { { "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/HazardCode.mif" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/HazardCode.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1729151946295 ""}  } { { "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/HazardCode.mif" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/HazardCode.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1729151946295 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "4 1024 4 4 " "4 out of 1024 addresses are reinitialized. The latest initialized data will replace the existing data. There are 4 warnings found, and 4 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "96 " "Memory Initialization File address 96 is reinitialized" {  } { { "" "" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/" 121 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1729151946296 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "97 " "Memory Initialization File address 97 is reinitialized" {  } { { "" "" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/" 122 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1729151946296 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "98 " "Memory Initialization File address 98 is reinitialized" {  } { { "" "" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/" 123 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1729151946296 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "99 " "Memory Initialization File address 99 is reinitialized" {  } { { "" "" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/" 124 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1729151946296 ""}  } { { "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/HazardCode.mif" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/HazardCode.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1729151946296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_d8j1.tdf" "mgl_prim2" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_d8j1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151948578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_d8j1.tdf" "" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_d8j1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151948616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151948616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151948616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151948616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151948616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151948616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151948616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151948616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151948616 ""}  } { { "db/altsyncram_d8j1.tdf" "" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_d8j1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729151948616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151948970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151949321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"InstructionMemory:IM\|INST:INST_inst0\|altsyncram:altsyncram_component\|altsyncram_d8j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151949723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:a0 " "Elaborating entity \"Adder\" for hierarchy \"Adder:a0\"" {  } { { "PipelinedProcessor.v" "a0" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151950008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF32 FF32:ff1 " "Elaborating entity \"FF32\" for hierarchy \"FF32:ff1\"" {  } { { "PipelinedProcessor.v" "ff1" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151950027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller1 Controller1:c " "Elaborating entity \"Controller1\" for hierarchy \"Controller1:c\"" {  } { { "PipelinedProcessor.v" "c" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151950058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainDecoder Controller1:c\|MainDecoder:md " "Elaborating entity \"MainDecoder\" for hierarchy \"Controller1:c\|MainDecoder:md\"" {  } { { "Controller1.v" "md" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/Controller1.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151950093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluDecoder Controller1:c\|AluDecoder:ad " "Elaborating entity \"AluDecoder\" for hierarchy \"Controller1:c\|AluDecoder:ad\"" {  } { { "Controller1.v" "ad" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/Controller1.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151950135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:rf " "Elaborating entity \"Register\" for hierarchy \"Register:rf\"" {  } { { "PipelinedProcessor.v" "rf" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151950153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend Extend:ext " "Elaborating entity \"Extend\" for hierarchy \"Extend:ext\"" {  } { { "PipelinedProcessor.v" "ext" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151950187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF32 FF32:ff2 " "Elaborating entity \"FF32\" for hierarchy \"FF32:ff2\"" {  } { { "PipelinedProcessor.v" "ff2" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151950205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "PipelinedProcessor.v" "alu" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151950255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF32 FF32:ff3 " "Elaborating entity \"FF32\" for hierarchy \"FF32:ff3\"" {  } { { "PipelinedProcessor.v" "ff3" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151950279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DM " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DM\"" {  } { { "PipelinedProcessor.v" "DM" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151950315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM DataMemory:DM\|RAM:RAM_inst0 " "Elaborating entity \"RAM\" for hierarchy \"DataMemory:DM\|RAM:RAM_inst0\"" {  } { { "../SingleCycleProcessor/DataMemory/DataMemory.v" "RAM_inst0" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/DataMemory.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151950339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\"" {  } { { "../SingleCycleProcessor/DataMemory/RAM.v" "altsyncram_component" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151950375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\"" {  } { { "../SingleCycleProcessor/DataMemory/RAM.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151950408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151950408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151950408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151950408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151950408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151950408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151950408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151950408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151950408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151950408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151950408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151950408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151950408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151950408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151950408 ""}  } { { "../SingleCycleProcessor/DataMemory/RAM.v" "" { Text "C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729151950408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_den1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_den1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_den1 " "Found entity 1: altsyncram_den1" {  } { { "db/altsyncram_den1.tdf" "" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_den1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151950574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151950574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_den1 DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated " "Elaborating entity \"altsyncram_den1\" for hierarchy \"DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151950577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lre2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lre2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lre2 " "Found entity 1: altsyncram_lre2" {  } { { "db/altsyncram_lre2.tdf" "" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_lre2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151950788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151950788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lre2 DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|altsyncram_lre2:altsyncram1 " "Elaborating entity \"altsyncram_lre2\" for hierarchy \"DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|altsyncram_lre2:altsyncram1\"" {  } { { "db/altsyncram_den1.tdf" "altsyncram1" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_den1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151950791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151951327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151951327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|altsyncram_lre2:altsyncram1\|decode_dla:decode4 " "Elaborating entity \"decode_dla\" for hierarchy \"DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|altsyncram_lre2:altsyncram1\|decode_dla:decode4\"" {  } { { "db/altsyncram_lre2.tdf" "decode4" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_lre2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151951328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151951481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151951481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|altsyncram_lre2:altsyncram1\|decode_61a:rden_decode_a " "Elaborating entity \"decode_61a\" for hierarchy \"DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|altsyncram_lre2:altsyncram1\|decode_61a:rden_decode_a\"" {  } { { "db/altsyncram_lre2.tdf" "rden_decode_a" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_lre2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151951483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151951619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151951619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|altsyncram_lre2:altsyncram1\|mux_tfb:mux6 " "Elaborating entity \"mux_tfb\" for hierarchy \"DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|altsyncram_lre2:altsyncram1\|mux_tfb:mux6\"" {  } { { "db/altsyncram_lre2.tdf" "mux6" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_lre2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151951619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_den1.tdf" "mgl_prim2" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_den1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151951637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_den1.tdf" "" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_den1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151951691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"DataMemory:DM\|RAM:RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_den1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151951691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151951691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151951691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151951691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 65536 " "Parameter \"NUMWORDS\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151951691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151951691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151951691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151951691 ""}  } { { "db/altsyncram_den1.tdf" "" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_den1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729151951691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF32 FF32:ff4 " "Elaborating entity \"FF32\" for hierarchy \"FF32:ff4\"" {  } { { "PipelinedProcessor.v" "ff4" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151951892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3by1 Mux3by1:resultmux " "Elaborating entity \"Mux3by1\" for hierarchy \"Mux3by1:resultmux\"" {  } { { "PipelinedProcessor.v" "resultmux" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151951918 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1729151953018 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.10.17.12:59:20 Progress: Loading sld9b35f49c/alt_sld_fab_wrapper_hw.tcl " "2024.10.17.12:59:20 Progress: Loading sld9b35f49c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151960918 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151968899 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151969408 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151982160 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151982500 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151982817 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151983328 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151983368 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151983370 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1729151984205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9b35f49c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9b35f49c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9b35f49c/alt_sld_fab.v" "" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/ip/sld9b35f49c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151984911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151984911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151985336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151985336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151985344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151985344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151985525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151985525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 382 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151985804 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151985804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151985804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/ip/sld9b35f49c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151986013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151986013 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151991692 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Register:rf\|registers_rtl_0 " "Inferred RAM node \"Register:rf\|registers_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1729151992070 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Register:rf\|registers_rtl_1 " "Inferred RAM node \"Register:rf\|registers_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1729151992075 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Register:rf\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Register:rf\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Register:rf\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Register:rf\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729151993294 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1729151993294 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1729151993294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Register:rf\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"Register:rf\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729151993390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Register:rf\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"Register:rf\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151993391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151993391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151993391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151993391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151993391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151993391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151993391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151993391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151993391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151993391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151993391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151993391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151993391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729151993391 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729151993391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ji1 " "Found entity 1: altsyncram_6ji1" {  } { { "db/altsyncram_6ji1.tdf" "" { Text "C:/Users/PC/Desktop/fyd/PipelinedProcessor/db/altsyncram_6ji1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729151993536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729151993536 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PC/Desktop/fyd/PipelinedProcessor/output_files/PipelinedProcessor.map.smsg " "Generated suppressed messages file C:/Users/PC/Desktop/fyd/PipelinedProcessor/output_files/PipelinedProcessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729152001406 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729152004170 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729152004170 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2192 " "Implemented 2192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729152005187 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729152005187 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1833 " "Implemented 1833 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729152005187 ""} { "Info" "ICUT_CUT_TM_RAMS" "352 " "Implemented 352 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1729152005187 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729152005187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729152005299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 13:00:05 2024 " "Processing ended: Thu Oct 17 13:00:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729152005299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729152005299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729152005299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729152005299 ""}
