{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 20:26:11 2017 " "Info: Processing started: Sun Nov 12 20:26:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPURegister -c CPURegister " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPURegister -c CPURegister" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPURegister.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPURegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPURegister-MyCPURegister " "Info: Found design unit 1: CPURegister-MyCPURegister" {  } { { "CPURegister.vhd" "" { Text "E:/Computer Organization Experiment/Experiment5Test1/CPURegister.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPURegister " "Info: Found entity 1: CPURegister" {  } { { "CPURegister.vhd" "" { Text "E:/Computer Organization Experiment/Experiment5Test1/CPURegister.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyLED.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file MyLED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MyLED-LED " "Info: Found design unit 1: MyLED-LED" {  } { { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment5Test1/MyLED.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MyLED " "Info: Found entity 1: MyLED" {  } { { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment5Test1/MyLED.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevelEntity.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file TopLevelEntity.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevelEntity " "Info: Found entity 1: TopLevelEntity" {  } { { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment5Test1/TopLevelEntity.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevelEntity " "Info: Elaborating entity \"TopLevelEntity\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyLED MyLED:inst24 " "Info: Elaborating entity \"MyLED\" for hierarchy \"MyLED:inst24\"" {  } { { "TopLevelEntity.bdf" "inst24" { Schematic "E:/Computer Organization Experiment/Experiment5Test1/TopLevelEntity.bdf" { { 216 680 888 312 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPURegister CPURegister:inst " "Info: Elaborating entity \"CPURegister\" for hierarchy \"CPURegister:inst\"" {  } { { "TopLevelEntity.bdf" "inst" { Schematic "E:/Computer Organization Experiment/Experiment5Test1/TopLevelEntity.bdf" { { 232 408 600 424 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST CPURegister.vhd(25) " "Warning (10492): VHDL Process Statement warning at CPURegister.vhd(25): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPURegister.vhd" "" { Text "E:/Computer Organization Experiment/Experiment5Test1/CPURegister.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "BitSelect\[2\] GND " "Warning (13410): Pin \"BitSelect\[2\]\" is stuck at GND" {  } { { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment5Test1/TopLevelEntity.bdf" { { 240 920 1096 256 "BitSelect\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[7\] GND " "Warning (13410): Pin \"LED\[7\]\" is stuck at GND" {  } { { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment5Test1/TopLevelEntity.bdf" { { 272 920 1096 288 "LED\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "195 " "Info: Implemented 195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "171 " "Info: Implemented 171 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 20:26:14 2017 " "Info: Processing ended: Sun Nov 12 20:26:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
