/******************************************************************************
 * Copyright (C) 2017 Xilinx, Inc.  All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * Use of the Software is limited solely to applications:
 * (a) running on a Xilinx device, or
 * (b) that interact with a Xilinx device through a bus or interconnect.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
 * XILINX  BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
 * OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 *
 * Except as contained in this notice, the name of the Xilinx shall not be used
 * in advertising or otherwise to promote the sale, use or other dealings in
 * this Software without prior written authorization from Xilinx.
 ******************************************************************************/

#include "xpfw_default.h"
#include "xpfw_config.h"
#include "xpfw_core.h"
#include "xpfw_events.h"
#include "xpfw_module.h"
#include "xparameters.h"
#include "xsecure_rsa.h"
#include "xsecure_sha.h"
#include "xilfpga_pcap.h"
// #include "xfpga_config.h"
#include "xilfpga.h"

#include "xpfw_ipi_manager.h"
#include "xpfw_mod_sec.h"

#define XPAR_XCSUDMA_0_DEVICE_ID 0

/* Exponent of private key */
u8 root_sk[RSA_SIZE] = {
	0x3e,0x85,0xd6,0x2d,0x32,0x6c,0xe4,0xb8,0xc0,0x77,0xbe,0x58,0x8a,0xf7,0xfc,
	0xbd,0x48,0x47,0x13,0x8c,0xcf,0x62,0x22,0xcb,0xa0,0x97,0xa7,0xa4,0x0c,0xf7,
	0x26,0x43,0xf8,0x1b,0x04,0x8a,0xf8,0xdf,0x8e,0x1e,0xe3,0x20,0x5d,0x08,0xd8,
	0x46,0x9f,0x62,0x53,0x3b,0x11,0x4b,0x74,0x36,0x28,0x87,0x6b,0x56,0x55,0x59,
	0xbd,0xfb,0x02,0x8c,0xfb,0x70,0xbc,0xd9,0x67,0x30,0xd2,0x5a,0x3a,0x5e,0x44,
	0x8b,0xe3,0x0a,0x8f,0xb3,0x25,0xa1,0x8e,0xdf,0xe2,0x87,0x1c,0x5a,0xd3,0x58,
	0x58,0xc9,0xdb,0x12,0x6b,0x56,0xef,0x33,0xab,0x0b,0x21,0x5d,0xbd,0x5a,0xe4,
	0xf0,0xdf,0xe6,0x26,0xa8,0xb6,0x4d,0x31,0x41,0x56,0x6f,0x1c,0x66,0x58,0xa1,
	0x8d,0xcb,0x23,0xa4,0x16,0x1c,0xb9,0x59,0x59,0x02,0x54,0x28,0x5b,0x43,0x9c,
	0xfb,0xf1,0x1f,0x73,0x46,0x45,0x0a,0xf7,0x6b,0x02,0x12,0xb1,0xaa,0x72,0x1b,
	0x10,0x19,0xd8,0x78,0x23,0xf3,0x82,0xb2,0xce,0x81,0xb1,0x16,0x42,0x38,0x69,
	0xf4,0xde,0x9b,0x83,0xd4,0xc8,0x7e,0xc0,0x7f,0xf0,0x38,0xd8,0xce,0xda,0xaf,
	0x4d,0x0b,0x66,0x9e,0xd1,0x8c,0x08,0x39,0x70,0xf0,0x33,0x8c,0x20,0xa5,0xf8,
	0xc4,0xbe,0x81,0x67,0x60,0x16,0xc2,0x69,0x10,0xfb,0x98,0xda,0x01,0xa0,0xab,
	0xd2,0xd6,0xf5,0x9c,0xf4,0x74,0x59,0xa1,0x6f,0xca,0x5a,0x01,0x5f,0xf2,0x8d,
	0xfd,0x6e,0xc8,0x87,0xc9,0x15,0xcd,0x6a,0x58,0xee,0x87,0x4c,0x6e,0x5e,0x22,
	0x92,0x45,0x0b,0x73,0x2b,0xc0,0xb2,0x59,0x8b,0x6a,0x97,0xbc,0xf4,0x77,0xd0,
	0xce,0x94,0x89,0xc9,0xba,0x6e,0x16,0xc0,0xca,0x15,0xe9,0xeb,0x7b,0x10,0xa4,
	0xa3,0xbd,0x3d,0x6e,0x52,0x26,0xef,0xac,0x01,0x72,0xb5,0x3d,0x4e,0x65,0xd0,
	0xc9,0xaf,0x8d,0x6e,0xde,0x63,0x63,0x66,0x0d,0x88,0x9a,0x9a,0x5e,0xc6,0xf4,
	0x00,0x2c,0x13,0x7d,0x5a,0x19,0x95,0x6d,0x27,0xf1,0x60,0x28,0x3e,0x6c,0x84,
	0x8c,0xc1,0xd5,0x74,0x7a,0x14,0x6c,0x78,0x72,0x1f,0x86,0x75,0x5e,0xdc,0x70,
	0xa0,0x1a,0x07,0xd1,0xda,0x8a,0xa3,0xc4,0x75,0xe2,0x40,0xba,0x1e,0xf1,0x92,
	0x9e,0x56,0x41,0xb2,0x23,0xb5,0xdc,0xab,0x2e,0x19,0xf8,0x38,0x88,0x2c,0x8e,
	0xae,0x22,0x0a,0x4e,0x22,0xf2,0x30,0x84,0xb1,0x82,0x2f,0xc7,0xb7,0x01,0x6f,
	0x54,0x08,0xb8,0x69,0x91,0xfd,0x4d,0xc3,0x0c,0xcd,0x69,0xd9,0x82,0x38,0x5e,
	0x34,0x5d,0x84,0xcc,0xf3,0x1e,0x4d,0xa6,0x43,0x77,0xc5,0x2c,0x99,0x30,0xfe,
	0x39,0x86,0xd6,0xf6,0x1c,0xe2,0x6d,0xcf,0xdc,0x5b,0xe4,0x2a,0xca,0xe8,0x07,
	0xfd,0xd2,0x46,0xd6,0x19,0x31,0xd7,0xdc,0xc6,0x23,0x9c,0x02,0x7c,0xa8,0x50,
	0x2a,0xdd,0xc9,0xcb,0xc8,0x64,0xb3,0xff,0x28,0x66,0xda,0xa5,0x78,0x67,0xb8,
	0x47,0xdc,0x01,0xad,0xd1,0xaa,0x13,0x4b,0xe7,0xc9,0xc2,0xb4,0x1e,0x1b,0xbc,
	0x94,0x56,0xe2,0x10,0x85,0x86,0x15,0xa6,0x1e,0xd1,0xe9,0x4c,0x3e,0x80,0xb0,
	0xd0,0xb4,0xe6,0x45,0xed,0x94,0x2d,0x8f,0x2e,0x29,0x89,0xd8,0x6a,0x98,0x6d,
	0x40,0x3c,0xee,0xc8,0x67,0x7c,0x77,0xdd,0x7e,0x16,0x32,0x32,0x3b,0xda,0x2c,
	0x24,0x4d
};

/* Exponent of Public key */
u32 root_pk = 0x1000100; //CSU requires '0' byte at end for some reason?

/* Modulus */
u8 root_mod[RSA_SIZE] = {
    0xdd,0xe2,0xa6,0x16,0x7e,0x51,0x23,0xbf,0x23,0xc2,0x28,0x11,0x18,0xce,
	0xb6,0xeb,0x98,0x33,0xbb,0x92,0xa3,0x25,0xd5,0x5a,0xff,0xcf,0x51,0x62,0x0e,
	0xee,0xc9,0x30,0x66,0x3c,0x7a,0x3d,0x6e,0x48,0xb5,0x85,0xc6,0xf5,0x82,0x1d,
	0xee,0xff,0x42,0xb4,0xb8,0x8e,0xca,0xad,0x8d,0x6f,0x33,0xb0,0x09,0xf3,0x2c,
	0x3c,0x8a,0xdb,0x9e,0x3d,0xb7,0x4d,0x02,0xb4,0x84,0xd5,0x8f,0x73,0x55,0x2a,
	0x24,0x19,0xaa,0xf2,0x0c,0xf8,0xa8,0x4d,0x23,0x69,0x40,0x0b,0x84,0xa6,0x66,
	0xee,0x93,0x9c,0x85,0x32,0x02,0x0a,0xee,0x63,0x97,0x92,0x0c,0x3d,0x24,0xd7,
	0x74,0xc2,0xdd,0x26,0x5d,0x8e,0x7a,0x99,0x65,0xa2,0x41,0xcc,0x46,0xc6,0x55,
	0x08,0x16,0x77,0x8a,0xfd,0x3c,0xe8,0xd4,0x03,0xdb,0xd7,0x89,0x98,0x70,0x49,
	0x4f,0x06,0x39,0xcc,0x68,0xb6,0xc4,0xba,0x18,0xf3,0xc7,0xaf,0xa6,0x21,0x84,
	0x3a,0x6b,0x72,0x8d,0xe5,0xa3,0xa4,0x8b,0x36,0x58,0x16,0xf3,0x65,0xf3,0x16,
	0xe3,0xb9,0x6b,0x6d,0x25,0x64,0x37,0x8e,0x02,0x0f,0xac,0xb9,0x7e,0xd3,0x10,
	0x7c,0x18,0x0c,0x23,0x93,0x0a,0xe4,0xd7,0x0e,0x79,0x8a,0xc1,0xd4,0xb9,0x49,
	0xd6,0x7a,0x49,0x15,0xe3,0x28,0xa9,0x28,0x6f,0x47,0xbf,0x7b,0x38,0x06,0x78,
	0x27,0x32,0x51,0x6f,0x5b,0x57,0x64,0xd2,0xd8,0xbf,0x3e,0xb9,0xab,0xe1,0x9c,
	0xbe,0x3f,0xea,0xca,0x2d,0xf6,0x83,0x25,0x95,0x5f,0xbb,0xb0,0x3f,0x83,0x7e,
	0x89,0x62,0x36,0x01,0x31,0xf6,0xa7,0xa0,0xa8,0x18,0x1f,0x6d,0xb7,0x47,0xa3,
	0x78,0xa1,0x86,0x74,0x04,0x0d,0x4b,0x19,0xe6,0x82,0xb5,0xf0,0x2c,0xf7,0xae,
	0xdf,0x75,0x94,0x64,0x5f,0x2c,0x16,0x52,0x75,0x4b,0x77,0x11,0x82,0xad,0x84,
	0x81,0x4b,0x52,0x32,0x0e,0xbc,0x7b,0x14,0x19,0x4b,0x87,0xd9,0x98,0xf9,0xb0,
	0x0f,0x8b,0x68,0xe8,0x02,0x5a,0x10,0x5d,0x83,0x31,0x02,0x78,0xc5,0xa4,0xc6,
	0x7a,0x0b,0x1d,0x94,0xc8,0x8d,0xa5,0x69,0x1a,0x86,0xe0,0x95,0x91,0xd5,0x43,
	0x6d,0xf3,0x5f,0xe9,0x6a,0x6e,0x55,0x97,0xa9,0xa7,0x83,0x69,0x56,0xe3,0xad,
	0xbb,0x43,0xbe,0x68,0x65,0x94,0x3d,0x7b,0xb4,0x50,0x78,0x78,0x29,0x35,0xbd,
	0xb4,0xe3,0x8d,0xaa,0x2e,0xf2,0x21,0x3c,0x0e,0x0c,0xe6,0x59,0x67,0x43,0xa7,
	0xde,0xf7,0x0b,0x9a,0xc2,0x05,0x18,0x3f,0x22,0xda,0x07,0x85,0x69,0x6b,0xd6,
	0x30,0x27,0x52,0x2d,0x54,0x3e,0x4d,0xc1,0x77,0x8b,0xe9,0x47,0xd9,0x75,0x3c,
	0x6f,0x6d,0x97,0x09,0x65,0x16,0xd0,0x24,0x83,0x35,0x3d,0x4a,0x99,0x81,0x57,
	0x10,0xcf,0xa9,0x15,0x62,0x05,0x49,0x8e,0xf0,0x28,0xd7,0x51,0xf5,0xd3,0x11,
	0x75,0x91,0x42,0xc4,0xed,0xa6,0x2f,0x08,0xcb,0x3e,0xf9,0x50,0x4d,0xfb,0xf1,
	0xe0,0xc1,0xc0,0x3d,0x3f,0x9f,0x7b,0x59,0xee,0xe6,0xc2,0xa0,0x0b,0xff,0x8f,
	0xf7,0xe8,0xe8,0xaa,0x02,0x48,0xa3,0xa9,0x55,0xcc,0xef,0x2d,0xa5,0x6a,0x10,
	0xf1,0x95,0x18,0xa8,0xd0,0x7a,0x0e,0x9c,0xf6,0xf4,0x39,0xa7,0xe9,0x18,0x41,
	0xd0,0x11,0x3e,0x83,0x3f,0x92,0x70,0x2f,0x00,0xa9,0x2e,0xd0,0x04,0x5a,0x62,
	0xf6,0x40,0xa1
};

/* Hash with PKCS padding */
/*
 * MSB  ------------------------------------------------------------LSB
 * 0x0 || 0x1 || 0xFF(for 202 bytes) || 0x0 || T_padding || SHA384 Hash
 */
u8 kernel_cert[RSA_SIZE] = {
	 0x00,0x01,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0x00,
	 /* T_Padding */
	 0x30,0x41,0x30,0x0D,0x06,0x09,0x60,0x86,0x48,0x01,0x65,0x03,
	 0x04,0x02,0x09,0x05,0x00,0x04,0x30,
	 /* SHA 3 Hash */
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,
	 0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
};


const XPfw_Module_t* sec_ipi_mod_ptr;
static volatile unsigned char cert_hash[48];
XSecure_Rsa secure_rsa;
XSecure_Sha3 secure_sha3;
XCsuDma csu_dma;
u8 kernel_cert_sig[RSA_SIZE];
u8 encrypt_sig_out[RSA_SIZE];
u32 size = RSA_SIZE;

volatile u8* bitstream_addr = NULL;
volatile u32 bitstream_size = 0;

/**
*	Once the attestation PK is received, this function is scheduled.
* This function signs the attestation PK with the device sk, and sends it
* back to the security monitor through IPI
*/
static void sec_sign_cert(void){
	//XPfw_Printf(DEBUG_DETAILED, "PMU: Attestation Key received. Signing with dev_sk\r\n");

	u32 status;
	u32 index;
	u32 msg_buf[8]; //Buffer to hold message to PMUFW
	u32 resp_buf[2] = {0};
	u16 bytes_sent = 0U;
	//u8 attest_pk_digest[48];

	//Echo the attestation key
	//XPfw_Printf(DEBUG_DETAILED,"PMU: Attestation PK\r\n");
	//for(index = 0; index < 32; index++){
	//	XPfw_Printf(DEBUG_DETAILED, "%02x", attest_pk[index]);
	//}
	//XPfw_Printf(DEBUG_DETAILED, "\r\n");

	//Hash the attestation key with SHA3 KECCAK
	XCsuDma_Config *csu_config;
	csu_config = XCsuDma_LookupConfig(XPAR_XCSUDMA_0_DEVICE_ID);
	if (csu_config == NULL){
		XPfw_Printf(DEBUG_ERROR, "PMU: Failed to configure CSU\r\n");
		return;
	}
	status = XCsuDma_CfgInitialize(&csu_dma, csu_config, csu_config->BaseAddress);
	if (status != XST_SUCCESS){
		XPfw_Printf(DEBUG_ERROR, "PMU: Failed to initialize CSU\r\n");
		return;
	}
//	XSecure_Sha3Initialize(&secure_sha3, &csu_dma);
//	XSecure_Sha3Digest(&secure_sha3, cert_hash, 64, attest_pk_digest);

	//XPfw_Printf(DEBUG_DETAILED, "PMU: Calculated attest pk digest\r\n");
	//for (index = 0; index < SHA3_SIZE; index++){
	//	XPfw_Printf(DEBUG_DETAILED, "%02x", attest_pk_digest[index]);
	//}
	//XPfw_Printf(DEBUG_DETAILED, "\r\n");

	//Write the padded hash that will be signed
	for (index = RSA_SIZE-SHA3_SIZE; index < RSA_SIZE; index++){
		kernel_cert[index] = cert_hash[index-(RSA_SIZE-SHA3_SIZE)];
	}
	//XPfw_Printf(DEBUG_DETAILED, "PMU: Padded attest pk hash\r\n");
	//for (index = 0; index < RSA_SIZE; index++){
	//	XPfw_Printf(DEBUG_DETAILED, "%02x", attest_pk_hash[index]);
	//}
	//XPfw_Printf(DEBUG_DETAILED, "\r\n");

	//Sign the data with the root private key.
	XSecure_RsaInitialize(&secure_rsa, root_mod, NULL, root_sk);
	if(XST_SUCCESS != XSecure_RsaPrivateDecrypt(&secure_rsa, kernel_cert,
			size, kernel_cert_sig)){
		XPfw_Printf(DEBUG_ERROR, "PMU: Failed to sign Kernel Certificate\r\n");
		return;
	}

	XPfw_Printf(DEBUG_DETAILED, "PMU: Generated Kernel Certificate signature\r\n");

	//for(index = 0; index < size; index++){
	//	XPfw_Printf(DEBUG_DETAILED, "%02x", attest_signature[index]);
	//}
	//XPfw_Printf(DEBUG_DETAILED, "\r\n");


	//Verify the signature
	XSecure_RsaInitialize(&secure_rsa, root_mod, NULL, (u8 *)&root_pk);
	if(XST_SUCCESS != XSecure_RsaPublicEncrypt(&secure_rsa, kernel_cert_sig, size, encrypt_sig_out)){
		XPfw_Printf(DEBUG_ERROR, "PMU: Failed to verify Kernel Cert Signature\r\n");
		return;
	}
	XPfw_Printf(DEBUG_DETAILED, "PMU: Generated attestation key data\r\n");
	for(index = 0; index < size; index++){
		XPfw_Printf(DEBUG_DETAILED, "%02x", kernel_cert_sig[index]);
	}
	XPfw_Printf(DEBUG_DETAILED, "\r\n");
	for(index = 0; index < size; index++){
		if(encrypt_sig_out[index] != kernel_cert[index]){
			XPfw_Printf(DEBUG_ERROR, "PMU: Failed to verify Kernel CertSignature\r\n");
			return;
		}
	}

	XPfw_Printf(DEBUG_DETAILED, "Sending Signature to RPU\r\n");

	//Send the signature back to the Security Monitor
	while(bytes_sent < RSA_SIZE){
		/* Each packet is formatted with the first word as the header.
		 * The next word contains the start and end index of the corresponding
		 * bytes of the attestation PK signature.
		 * Finally, the next four words (word 2-5) contain the actual attestation PK
		 * chunk.
		 */
		u16 start_index = bytes_sent;
		u16 end_index = bytes_sent + 16U;
		msg_buf[1] = (bytes_sent << 16) | end_index;

		//Send 16 bytes of the signature

		//memcpy causes an endianness flip. For now, do it this way
		for(index = 0; index < 4; index++){ //Four words in message
			u32 msg_word = (kernel_cert_sig[bytes_sent] << 24) |
							(kernel_cert_sig[bytes_sent+1] << 16) |
							(kernel_cert_sig[bytes_sent+2] << 8) |
							(kernel_cert_sig[bytes_sent+3]);
			bytes_sent += 4;

			msg_buf[index+2] = msg_word;
		}


		//Send the IPI
		//XPfw_Printf(DEBUG_ERROR, "PMU: Sending cert\r\n");
		status = XPfw_IpiWriteMessage(sec_ipi_mod_ptr, IPI_PMU_0_IER_RPU_0_MASK,
				msg_buf, 8);
		if(status != XST_SUCCESS){
			XPfw_Printf(DEBUG_ERROR, "PMU: IPI Write Message Failed \r\n");
			return;
		}
		status = XPfw_IpiTrigger(IPI_PMU_0_IER_RPU_0_MASK);
		if(status != XST_SUCCESS){
			XPfw_Printf(DEBUG_ERROR, "PMU: IPI Trigger failed \r\n");
			return;
		}
		status = XPfw_IpiPollForAck(IPI_PMU_0_IER_RPU_0_MASK, (~0));
		if(status != XST_SUCCESS){
			XPfw_Printf(DEBUG_ERROR, "PMU: IPI Poll for Ack Failed \r\n");
			return;
		}
		status = XPfw_IpiReadResponse(sec_ipi_mod_ptr, IPI_PMU_0_IER_RPU_0_MASK,
				resp_buf, 2);
		if(status != XST_SUCCESS){
			XPfw_Printf(DEBUG_ERROR, "PMU: IPI Read Response failed \r\n");
			return;
		}


		//Check that the expected indices match up
		if(resp_buf[1] != ((start_index << 16) | (end_index))){
			XPfw_Printf(DEBUG_ERROR, "PMU: RPU failed to ack byte indices\r\n");
			return;
		}
	}

	return;
}

/**
 * Code to load a bitstream onto the FPGA through PCAP.
 * This should be called by the IPI handler and given some
 * linear DRAM address that contains the bitstream as a .bin file.
 *
 * The sender of the IPI must load the bitstream into DRAM.
 *
 * This function sends back an IPI to the sender with the hash of
 * the bitstream binary loaded into memory.
 */
// static void sec_load_bitstream(){                 // OLD VITIS from ShEF. Incompatible with new versions
// 	u32 status;
// 	s32 fpga_status;
// 	u8 bitstream_digest[48];
// 	u32 msg_buf[8]; //Buffer to hold message to R5
// 	u32 resp_buf[2] = {0};
// 	u32 i;
// 	u32 bytes_sent = 0;

// 	if(bitstream_size == 0 || bitstream_addr == NULL){
// 		XPfw_Printf(DEBUG_ERROR, "PMU: Bitstream address or size\r\n");
// 		return;
// 	}


// 	//XPfw_Printf(DEBUG_DETAILED, "PMU: Loading bitstream from address 0x%08x\r\n",
// 	//		bitstream_addr);
// 	//XPfw_Printf(DEBUG_DETAILED, "PMU: bitstream size %d\r\n", bitstream_size);

// //	for(i = 0; i < bitstream_size; i++){
// //		XPfw_Printf(DEBUG_DETAILED, "%02x", bitstream_addr[i]);
// //	}
// //	XPfw_Printf(DEBUG_DETAILED, "\r\n");

// 	//Hash the bitstream first with SHA3
// 	XCsuDma_Config *csu_config;
// 	csu_config = XCsuDma_LookupConfig(XPAR_PSU_CSUDMA_DEVICE_ID);
// 	if (csu_config == NULL){
// 		XPfw_Printf(DEBUG_ERROR, "PMU: Failed to configure CSU\r\n");
// 		return;
// 	}
// 	status = XCsuDma_CfgInitialize(&csu_dma, csu_config, csu_config->BaseAddress);
// 	if (status != XST_SUCCESS){
// 		XPfw_Printf(DEBUG_ERROR, "PMU: Failed to initialize CSU\r\n");
// 		return;
// 	}
// 	XSecure_Sha3Initialize(&secure_sha3, &csu_dma);
// 	if (status != XST_SUCCESS){
// 		XPfw_Printf(DEBUG_ERROR, "PMU: Failed to initialize SHA3\r\n");
// 		return;
// 	}
// 	XSecure_Sha3Digest(&secure_sha3, bitstream_addr, bitstream_size, bitstream_digest);

// 	//Load the bitstream through PCAP.
// 	fpga_status = XFpga_PL_BitSream_Load(bitstream_addr, 0, 0);
// 	if(fpga_status == XFPGA_SUCCESS){
// 		XPfw_Printf(DEBUG_DETAILED, "PMU: PL Configuration successful\r\n");
// 	}
// 	else{
// 		XPfw_Printf(DEBUG_DETAILED, "PMU: PL Configuration failed\r\n");
// 	}

// 	//Send an IPI to the sender (R5_0) containing the hash of the bitstream
// //	XPfw_Printf(DEBUG_DETAILED, "PMU: Bitstream hash is 0x");
// //	for(i = 0; i < 48; i++){
// //		XPfw_Printf(DEBUG_DETAILED, "%02x", bitstream_digest[i]);
// //	}
// //	XPfw_Printf(DEBUG_DETAILED, "\r\n");



// 	while(bytes_sent < SHA3_SIZE){
// 		msg_buf[1] = IPI_BITSTREAM_HASH_MASK;
// 		memcpy(&msg_buf[2], &bitstream_digest[bytes_sent], 16);

// 		status = XPfw_IpiWriteMessage(sec_ipi_mod_ptr, IPI_PMU_0_IER_RPU_0_MASK,
// 				msg_buf, 8);
// 		if(status != XST_SUCCESS){
// 			XPfw_Printf(DEBUG_ERROR, "PMU: IPI Write Message Failed \r\n");
// 			return;
// 		}
// 		status = XPfw_IpiTrigger(IPI_PMU_0_IER_RPU_0_MASK);
// 		if(status != XST_SUCCESS){
// 			XPfw_Printf(DEBUG_ERROR, "PMU: IPI Trigger failed \r\n");
// 			return;
// 		}
// 		status = XPfw_IpiPollForAck(IPI_PMU_0_IER_RPU_0_MASK, (~0));
// 		if(status != XST_SUCCESS){
// 			XPfw_Printf(DEBUG_ERROR, "PMU: IPI Poll for Ack Failed \r\n");
// 			return;
// 		}
// 		status = XPfw_IpiReadResponse(sec_ipi_mod_ptr, IPI_PMU_0_IER_RPU_0_MASK,
// 				resp_buf, 2);
// 		if(status != XST_SUCCESS){
// 			XPfw_Printf(DEBUG_ERROR, "PMU: IPI Read Response failed \r\n");
// 			return;
// 		}


// 		//Check that the expected reply matches
// 		if(resp_buf[1] != IPI_BITSTREAM_HASH_MASK){
// 			XPfw_Printf(DEBUG_ERROR, "PMU: RPU failed to ack hash command\r\n");
// 			return;
// 		}
// 		bytes_sent += 16;
// 	}
// 	return;
// }


static void sec_load_bitstream(){
    u32 status;
    s32 fpga_status;
    u8 bitstream_digest[48];
    u32 msg_buf[8];
    u32 resp_buf[2] = {0};
    u32 bytes_sent = 0;

    // NEW: Structure for 2023.2 XilFPGA API
    XFpga XFpgaInstance = {0};

    if(bitstream_size == 0 || bitstream_addr == NULL){
        XPfw_Printf(DEBUG_ERROR, "PMU: Bitstream address or size error\r\n");
        return;
    }

    // 1. Hash the bitstream
    XCsuDma_Config *csu_config;
    csu_config = XCsuDma_LookupConfig(XPAR_XCSUDMA_0_DEVICE_ID);
    if (csu_config == NULL){
        XPfw_Printf(DEBUG_ERROR, "PMU: Failed to configure CSU\r\n");
        return;
    }
    status = XCsuDma_CfgInitialize(&csu_dma, csu_config, csu_config->BaseAddress);
    if (status != XST_SUCCESS){
        XPfw_Printf(DEBUG_ERROR, "PMU: Failed to initialize CSU\r\n");
        return;
    }
    XSecure_Sha3Initialize(&secure_sha3, &csu_dma);

    // Cast to (u8*) to fix volatile warning
    XSecure_Sha3Digest(&secure_sha3, (u8*)bitstream_addr, bitstream_size, bitstream_digest);

    // 2. Load the Bitstream (FIXED FOR 2023.2 API)
    // Initialize the XilFPGA library
    fpga_status = XFpga_Initialize(&XFpgaInstance);
    if (fpga_status != XST_SUCCESS) {
         XPfw_Printf(DEBUG_ERROR, "PMU: XFpga Init Failed\r\n");
         return;
    }

    /*
     * API: XFpga_BitStream_Load(InstancePtr, Addr, KeyAddr, Size, Flags)
     * KeyAddr = 0 (We are not using an external user key here)
     * Flags = 0 (Implies XFPGA_FULL_BITSTREAM)
     */
    fpga_status = XFpga_BitStream_Load(&XFpgaInstance,
                                       (UINTPTR)bitstream_addr,
                                       0,
                                       bitstream_size,
                                       0);

    if(fpga_status == XFPGA_SUCCESS){
        XPfw_Printf(DEBUG_DETAILED, "PMU: PL Configuration successful\r\n");
    }
    else{
        XPfw_Printf(DEBUG_DETAILED, "PMU: PL Configuration failed %d\r\n", fpga_status);
    }

    // 3. Send Response
    while(bytes_sent < SHA3_SIZE){
        msg_buf[1] = IPI_BITSTREAM_HASH_MASK;
        // Cast to (u8*) to fix volatile warning
        memcpy(&msg_buf[2], &bitstream_digest[bytes_sent], 16);

        status = XPfw_IpiWriteMessage(sec_ipi_mod_ptr, IPI_PMU_0_IER_RPU_0_MASK, msg_buf, 8);
        if(status != XST_SUCCESS){ return; }

        status = XPfw_IpiTrigger(IPI_PMU_0_IER_RPU_0_MASK);
        if(status != XST_SUCCESS){ return; }

        status = XPfw_IpiPollForAck(IPI_PMU_0_IER_RPU_0_MASK, (~0));
        if(status != XST_SUCCESS){ return; }

        status = XPfw_IpiReadResponse(sec_ipi_mod_ptr, IPI_PMU_0_IER_RPU_0_MASK, resp_buf, 2);
        if(status != XST_SUCCESS){ return; }

        if(resp_buf[1] != IPI_BITSTREAM_HASH_MASK){ return; }
        bytes_sent += 16;
    }
    return;
}


/**
* Code to handle the incoming IPI message from the security monitor
*/
static void sec_ipi_handler(const XPfw_Module_t* mod_ptr, u32 ipi_num, u32 src_mask,
		const u32* payload, u8 len){
	u32 status;
	u32 resp_buf[2] = {0};
	u32 cmd;

	//First, check if the ipi is on the correct channel (i.e. channel 0)
	if (ipi_num > 0){
		XPfw_Printf(DEBUG_ERROR, "PMU: Error: sec_ipi_handler only handles IPI on PMU-0\r\n");
		return;
	}


	//For debug, print out the payload
//	XPfw_Printf(DEBUG_DETAILED, "PMU: Payload Received len %d:",len);
	int i;
//	for(i = 0; i < len; i++){
//		XPfw_Printf(DEBUG_DETAILED, "i:%d,%x \r\n", i, payload[i]);
//	}
//	XPfw_Printf(DEBUG_DETAILED, "\r\n");

	//Redirect the interrupt to the appropriate callback
	memcpy(&cmd, &payload[1], 4);

	//XPfw_Printf(DEBUG_DETAILED, "PMU: Received command 0x%08x", cmd);

	// if(cmd == IPI_BITSTREAM_HASH_MASK){													// volatile var fix out
	// 	//Load bitstream addr and size into global variables
	// 	memcpy(&bitstream_addr, &payload[2], 4);
	// 	memcpy(&bitstream_size, &payload[3], 4);

	if(cmd == IPI_BITSTREAM_HASH_MASK){                                                     // volatile var fix in
		// Fix: Read into temp vars to avoid volatile warnings in memcpy
		u32 temp_addr, temp_size;
		memcpy(&temp_addr, &payload[2], 4);
		memcpy(&temp_size, &payload[3], 4);

		bitstream_addr = (u8*)(UINTPTR)temp_addr;
		bitstream_size = temp_size;

		//XPfw_Printf(DEBUG_DETAILED, "PMU: Received FPGA Program cmd \r\n");

		//Schedule the task to load the bitstream into FPGA
		status = XPfw_CoreScheduleTask(mod_ptr, 0U, sec_load_bitstream);
	}
	else{ //Certificate hash case

		//Store the attestation PK in local memory
		//Check the bounds on the payload
		u16 start_index = payload[1] >> 16;
		if (start_index % 16U != 0){
			XPfw_Printf(DEBUG_ERROR, "PMU:Error: invalid index for cert hash\r\n");
			return;
		}
		// memcpy(&cert_hash[start_index], &payload[2], 16);								// volatile var fix out
		memcpy((void*)&cert_hash[start_index], &payload[2], 16);							// volatile var fix in

		//Check if the full attestation PK has been received.
		if(start_index == (u16)32U){
//			XPfw_Printf(DEBUG_DETAILED, "PMU:Received full attestation key:0x");
//			for(i = 0; i < 32; i++){
//				XPfw_Printf(DEBUG_DETAILED, "%x", attest_pk[i]);
//			}
//			XPfw_Printf(DEBUG_DETAILED, "\r\n");
			//If so, schedule the task to sign the attestation key.
			status = XPfw_CoreScheduleTask(mod_ptr, 0U, sec_sign_cert);
			if (status == XST_FAILURE){
				XPfw_Printf(DEBUG_ERROR, "PMU: Failed to schedule sign cert\r\n");
			}
		}
	}
	//Write the response
	resp_buf[1] = payload[1];
	XPfw_IpiWriteResponse(mod_ptr, src_mask, resp_buf, 2);


	return;
}

/**
* Initializes the configuration. Schedules periodic tasks.
*/
static void sec_ipi_cfg_init(const XPfw_Module_t* mod_ptr, const u32* cfg_data, u32 Len){
	//Schedule any periodic tasks here.
	return;
}


/**
* This function is called from xpfw_user_startup.c. Initializes and registers this
* module and associated handlers.
*/
void sec_ipi_mod_init(void){
	sec_ipi_mod_ptr = XPfw_CoreCreateMod();

	if (XPfw_CoreSetCfgHandler(sec_ipi_mod_ptr, sec_ipi_cfg_init) != XST_SUCCESS){
		XPfw_Printf(DEBUG_DETAILED, "PMU: Warning: sec_ipi_mod_ptr: Failed to set cfg_handler \r\n");
	}

	(void)XPfw_CoreSetIpiHandler(sec_ipi_mod_ptr, sec_ipi_handler, SEC_MOD_IPI_HANDLER_ID);
}


