{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493204700932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493204700940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 26 16:35:00 2017 " "Processing started: Wed Apr 26 16:35:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493204700940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204700940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register_file -c register_file " "Command: quartus_map --read_settings_files=on --write_settings_files=off register_file -c register_file" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204700940 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1493204701495 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1493204701495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-reg " "Found design unit 1: registers-reg" {  } { { "../ALL Code Files/registers.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493204717819 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../ALL Code Files/registers.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493204717819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204717819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-m " "Found design unit 1: multiplexer-m" {  } { { "../ALL Code Files/multiplexer.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/multiplexer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493204717822 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../ALL Code Files/multiplexer.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/multiplexer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493204717822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204717822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-dm " "Found design unit 1: demux-dm" {  } { { "../ALL Code Files/demux.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/demux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493204717825 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "../ALL Code Files/demux.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/demux.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493204717825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204717825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/rrf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/rrf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RRF-files " "Found design unit 1: RRF-files" {  } { { "../ALL Code Files/rrf.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493204717828 ""} { "Info" "ISGN_ENTITY_NAME" "1 RRF " "Found entity 1: RRF" {  } { { "../ALL Code Files/rrf.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rrf.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493204717828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204717828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-rFile " "Found design unit 1: register_file-rFile" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493204717832 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493204717832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204717832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "../ALL Code Files/components.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493204717834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204717834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/arf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/arf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ARF-files " "Found design unit 1: ARF-files" {  } { { "../ALL Code Files/ARF.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493204717837 ""} { "Info" "ISGN_ENTITY_NAME" "1 ARF " "Found entity 1: ARF" {  } { { "../ALL Code Files/ARF.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493204717837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204717837 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register_file " "Elaborating entity \"register_file\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493204717872 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rrf_tag1 register_file.vhd(47) " "VHDL Signal Declaration warning at register_file.vhd(47): used implicit default value for signal \"rrf_tag1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493204717874 "|register_file"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rrf_tag2 register_file.vhd(47) " "VHDL Signal Declaration warning at register_file.vhd(47): used implicit default value for signal \"rrf_tag2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493204717874 "|register_file"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "validity_in register_file.vhd(48) " "VHDL Signal Declaration warning at register_file.vhd(48): used implicit default value for signal \"validity_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493204717874 "|register_file"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "val_en_ch register_file.vhd(48) " "VHDL Signal Declaration warning at register_file.vhd(48): used implicit default value for signal \"val_en_ch\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493204717874 "|register_file"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "only_one register_file.vhd(52) " "Verilog HDL or VHDL warning at register_file.vhd(52): object \"only_one\" assigned a value but never read" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493204717875 "|register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "validity_out register_file.vhd(96) " "VHDL Process Statement warning at register_file.vhd(96): signal \"validity_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493204717878 "|register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1_2 register_file.vhd(96) " "VHDL Process Statement warning at register_file.vhd(96): signal \"r1_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493204717878 "|register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "validity_out register_file.vhd(108) " "VHDL Process Statement warning at register_file.vhd(108): signal \"validity_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493204717878 "|register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r2_2 register_file.vhd(108) " "VHDL Process Statement warning at register_file.vhd(108): signal \"r2_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493204717878 "|register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_back_check1 register_file.vhd(167) " "VHDL Process Statement warning at register_file.vhd(167): signal \"write_back_check1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493204717964 "|register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_back_check2 register_file.vhd(170) " "VHDL Process Statement warning at register_file.vhd(170): signal \"write_back_check2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493204717965 "|register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_back_check1 register_file.vhd(177) " "VHDL Process Statement warning at register_file.vhd(177): signal \"write_back_check1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493204717966 "|register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_back_check2 register_file.vhd(180) " "VHDL Process Statement warning at register_file.vhd(180): signal \"write_back_check2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493204717966 "|register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_back_check1 register_file.vhd(189) " "VHDL Process Statement warning at register_file.vhd(189): signal \"write_back_check1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493204717968 "|register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_back_check2 register_file.vhd(192) " "VHDL Process Statement warning at register_file.vhd(192): signal \"write_back_check2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493204717968 "|register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_back_check1 register_file.vhd(198) " "VHDL Process Statement warning at register_file.vhd(198): signal \"write_back_check1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493204717969 "|register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_back_check2 register_file.vhd(201) " "VHDL Process Statement warning at register_file.vhd(201): signal \"write_back_check2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493204717969 "|register_file"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count register_file.vhd(130) " "VHDL Process Statement warning at register_file.vhd(130): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 130 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1493204717972 "|register_file"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a register_file.vhd(130) " "VHDL Process Statement warning at register_file.vhd(130): inferring latch(es) for signal or variable \"a\", which holds its previous value in one or more paths through the process" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 130 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1493204717974 "|register_file"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tag1 register_file.vhd(130) " "VHDL Process Statement warning at register_file.vhd(130): inferring latch(es) for signal or variable \"tag1\", which holds its previous value in one or more paths through the process" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 130 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1493204717975 "|register_file"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b register_file.vhd(130) " "VHDL Process Statement warning at register_file.vhd(130): inferring latch(es) for signal or variable \"b\", which holds its previous value in one or more paths through the process" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 130 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1493204717975 "|register_file"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tag2 register_file.vhd(130) " "VHDL Process Statement warning at register_file.vhd(130): inferring latch(es) for signal or variable \"tag2\", which holds its previous value in one or more paths through the process" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 130 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1493204717978 "|register_file"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stall register_file.vhd(130) " "VHDL Process Statement warning at register_file.vhd(130): inferring latch(es) for signal or variable \"stall\", which holds its previous value in one or more paths through the process" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 130 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1493204717979 "|register_file"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "one register_file.vhd(130) " "VHDL Process Statement warning at register_file.vhd(130): inferring latch(es) for signal or variable \"one\", which holds its previous value in one or more paths through the process" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 130 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1493204717979 "|register_file"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "N_rrf_valid_in register_file.vhd(130) " "VHDL Process Statement warning at register_file.vhd(130): inferring latch(es) for signal or variable \"N_rrf_valid_in\", which holds its previous value in one or more paths through the process" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 130 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1493204717979 "|register_file"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "N_rrf_valid_en register_file.vhd(130) " "VHDL Process Statement warning at register_file.vhd(130): inferring latch(es) for signal or variable \"N_rrf_valid_en\", which holds its previous value in one or more paths through the process" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 130 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1493204717980 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag2\[0\] register_file.vhd(130) " "Inferred latch for \"tag2\[0\]\" at register_file.vhd(130)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718137 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag2\[1\] register_file.vhd(130) " "Inferred latch for \"tag2\[1\]\" at register_file.vhd(130)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718138 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag2\[2\] register_file.vhd(130) " "Inferred latch for \"tag2\[2\]\" at register_file.vhd(130)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718138 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag1\[0\] register_file.vhd(130) " "Inferred latch for \"tag1\[0\]\" at register_file.vhd(130)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718139 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag1\[1\] register_file.vhd(130) " "Inferred latch for \"tag1\[1\]\" at register_file.vhd(130)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718139 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag1\[2\] register_file.vhd(130) " "Inferred latch for \"tag1\[2\]\" at register_file.vhd(130)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718140 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall register_file.vhd(166) " "Inferred latch for \"stall\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718140 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[31\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[31\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718140 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[30\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[30\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718140 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[29\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[29\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718140 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[28\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[28\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718141 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[27\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[27\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718141 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[26\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[26\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718141 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[25\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[25\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718141 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[24\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[24\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718141 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[23\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[23\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718142 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[22\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[22\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718142 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[21\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[21\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718142 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[20\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[20\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718142 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[19\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[19\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718142 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[18\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[18\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718143 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[17\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[17\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718143 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[16\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[16\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718143 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[15\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[15\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718143 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[14\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[14\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718143 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[13\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[13\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718144 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[12\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[12\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718144 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[11\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[11\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718144 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[10\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[10\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718144 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[9\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[9\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718145 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[8\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[8\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718145 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[7\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[7\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718145 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[6\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[6\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718146 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[5\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[5\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718146 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[4\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[4\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718146 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[3\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[3\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718146 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[2\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[2\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718147 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[1\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[1\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718147 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_en\[0\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_en\[0\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718147 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[31\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[31\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718147 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[30\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[30\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718147 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[29\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[29\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718148 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[28\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[28\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718148 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[27\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[27\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718148 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[26\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[26\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718148 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[25\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[25\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718148 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[24\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[24\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718149 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[23\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[23\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718149 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[22\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[22\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718149 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[21\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[21\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718149 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[20\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[20\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718149 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[19\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[19\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718150 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[18\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[18\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718150 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[17\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[17\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718150 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[16\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[16\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718150 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[15\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[15\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718151 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[14\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[14\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718151 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[13\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[13\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718151 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[12\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[12\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718151 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[11\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[11\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718151 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[10\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[10\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718151 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[9\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[9\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718152 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[8\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[8\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718152 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[7\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[7\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718152 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[6\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[6\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718152 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[5\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[5\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718152 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[4\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[4\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718153 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[3\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[3\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718153 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[2\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[2\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718153 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[1\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[1\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718153 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_rrf_valid_in\[0\]\[0\] register_file.vhd(166) " "Inferred latch for \"N_rrf_valid_in\[0\]\[0\]\" at register_file.vhd(166)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718153 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] register_file.vhd(137) " "Inferred latch for \"b\[0\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718154 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] register_file.vhd(137) " "Inferred latch for \"b\[1\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718155 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] register_file.vhd(137) " "Inferred latch for \"b\[2\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718155 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] register_file.vhd(137) " "Inferred latch for \"b\[3\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718156 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[4\] register_file.vhd(137) " "Inferred latch for \"b\[4\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718157 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] register_file.vhd(137) " "Inferred latch for \"a\[0\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718157 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] register_file.vhd(137) " "Inferred latch for \"a\[1\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718158 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] register_file.vhd(137) " "Inferred latch for \"a\[2\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718159 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] register_file.vhd(137) " "Inferred latch for \"a\[3\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718159 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] register_file.vhd(137) " "Inferred latch for \"a\[4\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718160 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] register_file.vhd(137) " "Inferred latch for \"count\[0\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718162 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] register_file.vhd(137) " "Inferred latch for \"count\[1\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718162 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] register_file.vhd(137) " "Inferred latch for \"count\[2\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718163 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] register_file.vhd(137) " "Inferred latch for \"count\[3\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718163 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] register_file.vhd(137) " "Inferred latch for \"count\[4\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718164 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] register_file.vhd(137) " "Inferred latch for \"count\[5\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718164 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] register_file.vhd(137) " "Inferred latch for \"count\[6\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718165 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] register_file.vhd(137) " "Inferred latch for \"count\[7\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718165 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] register_file.vhd(137) " "Inferred latch for \"count\[8\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718166 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] register_file.vhd(137) " "Inferred latch for \"count\[9\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718166 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] register_file.vhd(137) " "Inferred latch for \"count\[10\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718167 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] register_file.vhd(137) " "Inferred latch for \"count\[11\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718167 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] register_file.vhd(137) " "Inferred latch for \"count\[12\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718168 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] register_file.vhd(137) " "Inferred latch for \"count\[13\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718168 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] register_file.vhd(137) " "Inferred latch for \"count\[14\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718169 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] register_file.vhd(137) " "Inferred latch for \"count\[15\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718169 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] register_file.vhd(137) " "Inferred latch for \"count\[16\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718169 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] register_file.vhd(137) " "Inferred latch for \"count\[17\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718170 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] register_file.vhd(137) " "Inferred latch for \"count\[18\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718170 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] register_file.vhd(137) " "Inferred latch for \"count\[19\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718171 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] register_file.vhd(137) " "Inferred latch for \"count\[20\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718171 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] register_file.vhd(137) " "Inferred latch for \"count\[21\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718172 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] register_file.vhd(137) " "Inferred latch for \"count\[22\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718172 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] register_file.vhd(137) " "Inferred latch for \"count\[23\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718173 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] register_file.vhd(137) " "Inferred latch for \"count\[24\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718173 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] register_file.vhd(137) " "Inferred latch for \"count\[25\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718174 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] register_file.vhd(137) " "Inferred latch for \"count\[26\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718174 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] register_file.vhd(137) " "Inferred latch for \"count\[27\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718175 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] register_file.vhd(137) " "Inferred latch for \"count\[28\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718175 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] register_file.vhd(137) " "Inferred latch for \"count\[29\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718176 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] register_file.vhd(137) " "Inferred latch for \"count\[30\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718177 "|register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] register_file.vhd(137) " "Inferred latch for \"count\[31\]\" at register_file.vhd(137)" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204718177 "|register_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARF ARF:ar_file " "Elaborating entity \"ARF\" for hierarchy \"ARF:ar_file\"" {  } { { "../ALL Code Files/register_file.vhd" "ar_file" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493204718575 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input3 ARF.vhd(103) " "VHDL Process Statement warning at ARF.vhd(103): signal \"input3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/ARF.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493204718579 "|register_file|ARF:ar_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_sel3 ARF.vhd(103) " "VHDL Process Statement warning at ARF.vhd(103): signal \"in_sel3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/ARF.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493204718579 "|register_file|ARF:ar_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input4 ARF.vhd(104) " "VHDL Process Statement warning at ARF.vhd(104): signal \"input4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/ARF.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493204718579 "|register_file|ARF:ar_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_sel4 ARF.vhd(104) " "VHDL Process Statement warning at ARF.vhd(104): signal \"in_sel4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/ARF.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493204718579 "|register_file|ARF:ar_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren3 ARF.vhd(112) " "VHDL Process Statement warning at ARF.vhd(112): signal \"wren3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/ARF.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493204718579 "|register_file|ARF:ar_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_sel3 ARF.vhd(112) " "VHDL Process Statement warning at ARF.vhd(112): signal \"in_sel3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/ARF.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493204718579 "|register_file|ARF:ar_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren4 ARF.vhd(113) " "VHDL Process Statement warning at ARF.vhd(113): signal \"wren4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/ARF.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493204718579 "|register_file|ARF:ar_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_sel4 ARF.vhd(113) " "VHDL Process Statement warning at ARF.vhd(113): signal \"in_sel4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/ARF.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493204718579 "|register_file|ARF:ar_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers ARF:ar_file\|registers:\\GEN_REG:0:REGX " "Elaborating entity \"registers\" for hierarchy \"ARF:ar_file\|registers:\\GEN_REG:0:REGX\"" {  } { { "../ALL Code Files/ARF.vhd" "\\GEN_REG:0:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493204718581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers ARF:ar_file\|registers:\\GEN_REG:0:VALD " "Elaborating entity \"registers\" for hierarchy \"ARF:ar_file\|registers:\\GEN_REG:0:VALD\"" {  } { { "../ALL Code Files/ARF.vhd" "\\GEN_REG:0:VALD" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493204718583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer ARF:ar_file\|multiplexer:mux1 " "Elaborating entity \"multiplexer\" for hierarchy \"ARF:ar_file\|multiplexer:mux1\"" {  } { { "../ALL Code Files/ARF.vhd" "mux1" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/ARF.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493204718592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RRF RRF:rr_file " "Elaborating entity \"RRF\" for hierarchy \"RRF:rr_file\"" {  } { { "../ALL Code Files/register_file.vhd" "rr_file" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493204718597 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[0\]\[0\] N_rrf_valid_in\[0\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[0\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[0\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[1\]\[0\] N_rrf_valid_in\[1\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[1\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[1\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[2\]\[0\] N_rrf_valid_in\[2\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[2\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[2\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[3\]\[0\] N_rrf_valid_in\[3\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[3\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[3\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[4\]\[0\] N_rrf_valid_in\[4\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[4\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[4\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[5\]\[0\] N_rrf_valid_in\[5\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[5\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[5\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[6\]\[0\] N_rrf_valid_in\[6\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[6\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[6\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[7\]\[0\] N_rrf_valid_in\[7\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[7\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[7\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[8\]\[0\] N_rrf_valid_in\[8\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[8\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[8\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[9\]\[0\] N_rrf_valid_in\[9\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[9\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[9\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[10\]\[0\] N_rrf_valid_in\[10\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[10\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[10\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[11\]\[0\] N_rrf_valid_in\[11\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[11\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[11\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[12\]\[0\] N_rrf_valid_in\[12\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[12\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[12\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[13\]\[0\] N_rrf_valid_in\[13\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[13\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[13\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[14\]\[0\] N_rrf_valid_in\[14\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[14\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[14\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[15\]\[0\] N_rrf_valid_in\[15\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[15\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[15\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[16\]\[0\] N_rrf_valid_in\[16\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[16\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[16\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[17\]\[0\] N_rrf_valid_in\[17\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[17\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[17\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[18\]\[0\] N_rrf_valid_in\[18\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[18\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[18\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[19\]\[0\] N_rrf_valid_in\[19\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[19\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[19\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[20\]\[0\] N_rrf_valid_in\[20\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[20\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[20\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[21\]\[0\] N_rrf_valid_in\[21\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[21\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[21\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[22\]\[0\] N_rrf_valid_in\[22\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[22\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[22\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[23\]\[0\] N_rrf_valid_in\[23\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[23\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[23\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[24\]\[0\] N_rrf_valid_in\[24\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[24\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[24\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[25\]\[0\] N_rrf_valid_in\[25\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[25\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[25\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[26\]\[0\] N_rrf_valid_in\[26\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[26\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[26\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[27\]\[0\] N_rrf_valid_in\[27\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[27\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[27\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[28\]\[0\] N_rrf_valid_in\[28\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[28\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[28\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[29\]\[0\] N_rrf_valid_in\[29\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[29\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[29\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[30\]\[0\] N_rrf_valid_in\[30\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[30\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[30\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "N_rrf_valid_en\[31\]\[0\] N_rrf_valid_in\[31\]\[0\] " "Duplicate LATCH primitive \"N_rrf_valid_en\[31\]\[0\]\" merged with LATCH primitive \"N_rrf_valid_in\[31\]\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1493204721766 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1493204721766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stall " "Latch stall has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check2 " "Ports D and ENA on the latch are fed by the same signal write_back_check2" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721769 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 132 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[1\] " "Latch count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\] " "Ports D and ENA on the latch are fed by the same signal count\[1\]" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721769 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[0\] " "Latch count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[1\] " "Ports D and ENA on the latch are fed by the same signal count\[1\]" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721769 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[0\]\[0\] " "Latch N_rrf_valid_in\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721769 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[1\]\[0\] " "Latch N_rrf_valid_in\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721769 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[2\]\[0\] " "Latch N_rrf_valid_in\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721769 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[3\]\[0\] " "Latch N_rrf_valid_in\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721769 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[4\]\[0\] " "Latch N_rrf_valid_in\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721770 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[5\]\[0\] " "Latch N_rrf_valid_in\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721770 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[6\]\[0\] " "Latch N_rrf_valid_in\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721770 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[7\]\[0\] " "Latch N_rrf_valid_in\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721770 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[8\]\[0\] " "Latch N_rrf_valid_in\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721770 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[9\]\[0\] " "Latch N_rrf_valid_in\[9\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721770 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[10\]\[0\] " "Latch N_rrf_valid_in\[10\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721770 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[11\]\[0\] " "Latch N_rrf_valid_in\[11\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721770 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[12\]\[0\] " "Latch N_rrf_valid_in\[12\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721770 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[13\]\[0\] " "Latch N_rrf_valid_in\[13\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721771 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[14\]\[0\] " "Latch N_rrf_valid_in\[14\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721771 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[15\]\[0\] " "Latch N_rrf_valid_in\[15\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721771 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[16\]\[0\] " "Latch N_rrf_valid_in\[16\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721771 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[17\]\[0\] " "Latch N_rrf_valid_in\[17\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721771 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[18\]\[0\] " "Latch N_rrf_valid_in\[18\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721771 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[19\]\[0\] " "Latch N_rrf_valid_in\[19\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721771 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[20\]\[0\] " "Latch N_rrf_valid_in\[20\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721771 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[21\]\[0\] " "Latch N_rrf_valid_in\[21\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721772 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[22\]\[0\] " "Latch N_rrf_valid_in\[22\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721772 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[23\]\[0\] " "Latch N_rrf_valid_in\[23\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721772 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[24\]\[0\] " "Latch N_rrf_valid_in\[24\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721772 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[25\]\[0\] " "Latch N_rrf_valid_in\[25\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721772 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[26\]\[0\] " "Latch N_rrf_valid_in\[26\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721772 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[27\]\[0\] " "Latch N_rrf_valid_in\[27\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721772 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[28\]\[0\] " "Latch N_rrf_valid_in\[28\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721772 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[29\]\[0\] " "Latch N_rrf_valid_in\[29\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721772 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[30\]\[0\] " "Latch N_rrf_valid_in\[30\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721773 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "N_rrf_valid_in\[31\]\[0\] " "Latch N_rrf_valid_in\[31\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_back_check1 " "Ports D and ENA on the latch are fed by the same signal write_back_check1" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721773 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 166 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a\[4\] " "Latch a\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RRF:rr_file\|registers:\\GEN_REG:30:VALD\|data\[0\] " "Ports D and ENA on the latch are fed by the same signal RRF:rr_file\|registers:\\GEN_REG:30:VALD\|data\[0\]" {  } { { "../ALL Code Files/registers.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721773 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a\[0\] " "Latch a\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RRF:rr_file\|registers:\\GEN_REG:30:VALD\|data\[0\] " "Ports D and ENA on the latch are fed by the same signal RRF:rr_file\|registers:\\GEN_REG:30:VALD\|data\[0\]" {  } { { "../ALL Code Files/registers.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721773 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a\[1\] " "Latch a\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RRF:rr_file\|registers:\\GEN_REG:30:VALD\|data\[0\] " "Ports D and ENA on the latch are fed by the same signal RRF:rr_file\|registers:\\GEN_REG:30:VALD\|data\[0\]" {  } { { "../ALL Code Files/registers.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721773 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a\[2\] " "Latch a\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RRF:rr_file\|registers:\\GEN_REG:30:VALD\|data\[0\] " "Ports D and ENA on the latch are fed by the same signal RRF:rr_file\|registers:\\GEN_REG:30:VALD\|data\[0\]" {  } { { "../ALL Code Files/registers.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721773 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a\[3\] " "Latch a\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RRF:rr_file\|registers:\\GEN_REG:30:VALD\|data\[0\] " "Ports D and ENA on the latch are fed by the same signal RRF:rr_file\|registers:\\GEN_REG:30:VALD\|data\[0\]" {  } { { "../ALL Code Files/registers.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721773 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b\[4\] " "Latch b\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RRF:rr_file\|registers:\\GEN_REG:31:VALD\|data\[0\] " "Ports D and ENA on the latch are fed by the same signal RRF:rr_file\|registers:\\GEN_REG:31:VALD\|data\[0\]" {  } { { "../ALL Code Files/registers.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721774 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b\[0\] " "Latch b\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RRF:rr_file\|registers:\\GEN_REG:30:VALD\|data\[0\] " "Ports D and ENA on the latch are fed by the same signal RRF:rr_file\|registers:\\GEN_REG:30:VALD\|data\[0\]" {  } { { "../ALL Code Files/registers.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721774 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b\[1\] " "Latch b\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RRF:rr_file\|registers:\\GEN_REG:31:VALD\|data\[0\] " "Ports D and ENA on the latch are fed by the same signal RRF:rr_file\|registers:\\GEN_REG:31:VALD\|data\[0\]" {  } { { "../ALL Code Files/registers.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721774 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b\[2\] " "Latch b\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RRF:rr_file\|registers:\\GEN_REG:31:VALD\|data\[0\] " "Ports D and ENA on the latch are fed by the same signal RRF:rr_file\|registers:\\GEN_REG:31:VALD\|data\[0\]" {  } { { "../ALL Code Files/registers.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721774 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b\[3\] " "Latch b\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RRF:rr_file\|registers:\\GEN_REG:31:VALD\|data\[0\] " "Ports D and ENA on the latch are fed by the same signal RRF:rr_file\|registers:\\GEN_REG:31:VALD\|data\[0\]" {  } { { "../ALL Code Files/registers.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1493204721774 ""}  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1493204721774 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_data1\[0\] GND " "Pin \"out_data1\[0\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data1\[1\] GND " "Pin \"out_data1\[1\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data1\[2\] GND " "Pin \"out_data1\[2\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data1\[3\] GND " "Pin \"out_data1\[3\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data1\[4\] GND " "Pin \"out_data1\[4\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data1\[5\] GND " "Pin \"out_data1\[5\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data1\[6\] GND " "Pin \"out_data1\[6\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data1\[7\] GND " "Pin \"out_data1\[7\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data1\[8\] GND " "Pin \"out_data1\[8\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data1\[9\] GND " "Pin \"out_data1\[9\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data1\[10\] GND " "Pin \"out_data1\[10\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data1\[11\] GND " "Pin \"out_data1\[11\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data1\[12\] GND " "Pin \"out_data1\[12\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data1\[13\] GND " "Pin \"out_data1\[13\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data1\[14\] GND " "Pin \"out_data1\[14\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data1\[15\] GND " "Pin \"out_data1\[15\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data1\[16\] GND " "Pin \"out_data1\[16\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data2\[0\] GND " "Pin \"out_data2\[0\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data2\[1\] GND " "Pin \"out_data2\[1\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data2\[2\] GND " "Pin \"out_data2\[2\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data2\[3\] GND " "Pin \"out_data2\[3\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data2\[4\] GND " "Pin \"out_data2\[4\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data2\[5\] GND " "Pin \"out_data2\[5\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data2\[6\] GND " "Pin \"out_data2\[6\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data2\[7\] GND " "Pin \"out_data2\[7\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data2\[8\] GND " "Pin \"out_data2\[8\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data2\[9\] GND " "Pin \"out_data2\[9\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data2\[10\] GND " "Pin \"out_data2\[10\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data2\[11\] GND " "Pin \"out_data2\[11\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data2\[12\] GND " "Pin \"out_data2\[12\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data2\[13\] GND " "Pin \"out_data2\[13\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data2\[14\] GND " "Pin \"out_data2\[14\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data2\[15\] GND " "Pin \"out_data2\[15\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data2\[16\] GND " "Pin \"out_data2\[16\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data3\[0\] GND " "Pin \"out_data3\[0\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data3\[1\] GND " "Pin \"out_data3\[1\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data3\[2\] GND " "Pin \"out_data3\[2\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data3\[3\] GND " "Pin \"out_data3\[3\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data3\[4\] GND " "Pin \"out_data3\[4\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data3\[5\] GND " "Pin \"out_data3\[5\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data3\[6\] GND " "Pin \"out_data3\[6\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data3\[7\] GND " "Pin \"out_data3\[7\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data3\[8\] GND " "Pin \"out_data3\[8\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data3[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data3\[9\] GND " "Pin \"out_data3\[9\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data3[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data3\[10\] GND " "Pin \"out_data3\[10\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data3[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data3\[11\] GND " "Pin \"out_data3\[11\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data3[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data3\[12\] GND " "Pin \"out_data3\[12\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data3[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data3\[13\] GND " "Pin \"out_data3\[13\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data3[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data3\[14\] GND " "Pin \"out_data3\[14\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data3[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data3\[15\] GND " "Pin \"out_data3\[15\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data3[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data3\[16\] GND " "Pin \"out_data3\[16\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data3[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data4\[0\] GND " "Pin \"out_data4\[0\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data4\[1\] GND " "Pin \"out_data4\[1\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data4\[2\] GND " "Pin \"out_data4\[2\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data4\[3\] GND " "Pin \"out_data4\[3\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data4\[4\] GND " "Pin \"out_data4\[4\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data4\[5\] GND " "Pin \"out_data4\[5\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data4\[6\] GND " "Pin \"out_data4\[6\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data4\[7\] GND " "Pin \"out_data4\[7\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data4\[8\] GND " "Pin \"out_data4\[8\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data4[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data4\[9\] GND " "Pin \"out_data4\[9\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data4[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data4\[10\] GND " "Pin \"out_data4\[10\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data4[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data4\[11\] GND " "Pin \"out_data4\[11\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data4[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data4\[12\] GND " "Pin \"out_data4\[12\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data4[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data4\[13\] GND " "Pin \"out_data4\[13\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data4[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data4\[14\] GND " "Pin \"out_data4\[14\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data4[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data4\[15\] GND " "Pin \"out_data4\[15\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data4[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_data4\[16\] GND " "Pin \"out_data4\[16\]\" is stuck at GND" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493204726439 "|register_file|out_data4[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1493204726439 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1493204726589 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1493204727879 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493204727879 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "64 " "Design contains 64 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1_validity_1 " "No output dependent on input pin \"r1_validity_1\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|r1_validity_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2_validity_1 " "No output dependent on input pin \"r2_validity_1\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|r2_validity_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1_validity_2 " "No output dependent on input pin \"r1_validity_2\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|r1_validity_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2_validity_2 " "No output dependent on input pin \"r2_validity_2\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|r2_validity_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3_1\[0\] " "No output dependent on input pin \"r3_1\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|r3_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3_1\[1\] " "No output dependent on input pin \"r3_1\[1\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|r3_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3_1\[2\] " "No output dependent on input pin \"r3_1\[2\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|r3_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3_2\[0\] " "No output dependent on input pin \"r3_2\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|r3_2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3_2\[1\] " "No output dependent on input pin \"r3_2\[1\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|r3_2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3_2\[2\] " "No output dependent on input pin \"r3_2\[2\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|r3_2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_sel1\[0\] " "No output dependent on input pin \"in_sel1\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|in_sel1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_sel1\[1\] " "No output dependent on input pin \"in_sel1\[1\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|in_sel1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_sel1\[2\] " "No output dependent on input pin \"in_sel1\[2\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|in_sel1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_sel2\[0\] " "No output dependent on input pin \"in_sel2\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|in_sel2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_sel2\[1\] " "No output dependent on input pin \"in_sel2\[1\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|in_sel2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_sel2\[2\] " "No output dependent on input pin \"in_sel2\[2\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|in_sel2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input1\[0\] " "No output dependent on input pin \"input1\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input1\[1\] " "No output dependent on input pin \"input1\[1\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input1\[2\] " "No output dependent on input pin \"input1\[2\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input1\[3\] " "No output dependent on input pin \"input1\[3\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input1\[4\] " "No output dependent on input pin \"input1\[4\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input1\[5\] " "No output dependent on input pin \"input1\[5\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input1\[6\] " "No output dependent on input pin \"input1\[6\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input1\[7\] " "No output dependent on input pin \"input1\[7\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input1\[8\] " "No output dependent on input pin \"input1\[8\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input1\[9\] " "No output dependent on input pin \"input1\[9\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input1\[10\] " "No output dependent on input pin \"input1\[10\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input1\[11\] " "No output dependent on input pin \"input1\[11\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input1\[12\] " "No output dependent on input pin \"input1\[12\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input1\[13\] " "No output dependent on input pin \"input1\[13\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input1\[14\] " "No output dependent on input pin \"input1\[14\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input1\[15\] " "No output dependent on input pin \"input1\[15\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input2\[0\] " "No output dependent on input pin \"input2\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input2\[1\] " "No output dependent on input pin \"input2\[1\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input2\[2\] " "No output dependent on input pin \"input2\[2\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input2\[3\] " "No output dependent on input pin \"input2\[3\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input2\[4\] " "No output dependent on input pin \"input2\[4\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input2\[5\] " "No output dependent on input pin \"input2\[5\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input2\[6\] " "No output dependent on input pin \"input2\[6\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input2\[7\] " "No output dependent on input pin \"input2\[7\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input2\[8\] " "No output dependent on input pin \"input2\[8\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input2\[9\] " "No output dependent on input pin \"input2\[9\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input2\[10\] " "No output dependent on input pin \"input2\[10\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input2\[11\] " "No output dependent on input pin \"input2\[11\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input2\[12\] " "No output dependent on input pin \"input2\[12\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input2\[13\] " "No output dependent on input pin \"input2\[13\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input2\[14\] " "No output dependent on input pin \"input2\[14\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input2\[15\] " "No output dependent on input pin \"input2\[15\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|input2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wren1 " "No output dependent on input pin \"wren1\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|wren1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wren2 " "No output dependent on input pin \"wren2\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|wren2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1_1\[2\] " "No output dependent on input pin \"r1_1\[2\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|r1_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1_1\[1\] " "No output dependent on input pin \"r1_1\[1\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|r1_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1_1\[0\] " "No output dependent on input pin \"r1_1\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|r1_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2_1\[2\] " "No output dependent on input pin \"r2_1\[2\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|r2_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2_1\[1\] " "No output dependent on input pin \"r2_1\[1\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|r2_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2_1\[0\] " "No output dependent on input pin \"r2_1\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|r2_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1_2\[2\] " "No output dependent on input pin \"r1_2\[2\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|r1_2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1_2\[1\] " "No output dependent on input pin \"r1_2\[1\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|r1_2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1_2\[0\] " "No output dependent on input pin \"r1_2\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|r1_2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dep_1 " "No output dependent on input pin \"data_dep_1\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|data_dep_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2_2\[2\] " "No output dependent on input pin \"r2_2\[2\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|r2_2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2_2\[1\] " "No output dependent on input pin \"r2_2\[1\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|r2_2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2_2\[0\] " "No output dependent on input pin \"r2_2\[0\]\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|r2_2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_dep_2 " "No output dependent on input pin \"data_dep_2\"" {  } { { "../ALL Code Files/register_file.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/register_file.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493204727989 "|register_file|data_dep_2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1493204727989 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "808 " "Implemented 808 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1493204727993 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1493204727993 ""} { "Info" "ICUT_CUT_TM_LCELLS" "671 " "Implemented 671 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1493204727993 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1493204727993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 259 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 259 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "682 " "Peak virtual memory: 682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493204728032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 26 16:35:28 2017 " "Processing ended: Wed Apr 26 16:35:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493204728032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493204728032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493204728032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493204728032 ""}
