

================================================================
== Vivado HLS Report for 'conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_s'
================================================================
* Date:           Wed Jun 15 23:30:10 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |   max  |   Type  |
    +---------+---------+-----------+----------+------+--------+---------+
    |     9570|   516780| 47.850 us | 2.584 ms |  9570|  516780|   none  |
    +---------+---------+-----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                       |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                Instance                               |                         Module                        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config13_s_fu_526  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config13_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1      |     9569|   516779| 11 ~ 594 |          -|          -|   870|    no    |
        | + ReuseLoop  |      575|      575|         1|          1|          1|   576|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 19 11 
11 --> 12 11 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 870, i64 870, i64 870)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %.preheader.i.0" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 25 [1/1] (2.18ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 25 'read' 'tmp_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 26 [1/1] (2.18ns)   --->   "%tmp_V_231 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 26 'read' 'tmp_V_231' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 27 [1/1] (2.18ns)   --->   "%tmp_V_232 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 27 'read' 'tmp_V_232' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 28 [1/1] (2.18ns)   --->   "%tmp_V_233 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 28 'read' 'tmp_V_233' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 29 [1/1] (2.18ns)   --->   "%tmp_V_234 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 29 'read' 'tmp_V_234' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 30 [1/1] (2.18ns)   --->   "%tmp_V_235 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 30 'read' 'tmp_V_235' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 31 [1/1] (2.18ns)   --->   "%tmp_V_236 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 31 'read' 'tmp_V_236' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 9 <SV = 8> <Delay = 2.18>
ST_9 : Operation 32 [1/1] (2.18ns)   --->   "%tmp_V_237 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 32 'read' 'tmp_V_237' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 10 <SV = 9> <Delay = 4.42>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%i_0_i18 = phi i10 [ 0, %codeRepl ], [ %i, %5 ]"   --->   Operation 33 'phi' 'i_0_i18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%tmpdata_V = call i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32(i32 %tmp_V_237, i32 %tmp_V_236, i32 %tmp_V_235, i32 %tmp_V_234, i32 %tmp_V_233, i32 %tmp_V_232, i32 %tmp_V_231, i32 %tmp_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 34 'bitconcatenate' 'tmpdata_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%layer_in_V_16_load = load i2304* @layer_in_V_16, align 16"   --->   Operation 35 'load' 'layer_in_V_16_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (3.25ns)   --->   "%call_ret = call fastcc i2304 @"cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config13>"(i256 %tmpdata_V, i2304 %layer_in_V_16_load)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 36 'call' 'call_ret' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "store i2304 %call_ret, i2304* @layer_in_V_16, align 16" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 37 'store' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%sX_4_load = load i32* @sX_4, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 38 'load' 'sX_4_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (2.47ns)   --->   "%icmp_ln215 = icmp eq i32 %sX_4_load, 2" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 39 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%sY_4_load = load i32* @sY_4, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 40 'load' 'sY_4_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln215_25 = icmp eq i32 %sY_4_load, 2" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 41 'icmp' 'icmp_ln215_25' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%pY_4_load = load i32* @pY_4, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 42 'load' 'pY_4_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_45 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_4_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 43 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (2.47ns)   --->   "%icmp_ln215_26 = icmp sgt i31 %tmp_45, 0" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 44 'icmp' 'icmp_ln215_26' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%pX_4_load = load i32* @pX_4, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 45 'load' 'pX_4_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_46 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_4_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 46 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (2.47ns)   --->   "%icmp_ln215_27 = icmp sgt i31 %tmp_46, 0" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 47 'icmp' 'icmp_ln215_27' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_18)   --->   "%and_ln215 = and i1 %icmp_ln215, %icmp_ln215_25" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 48 'and' 'and_ln215' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_18)   --->   "%and_ln215_17 = and i1 %icmp_ln215_26, %icmp_ln215_27" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 49 'and' 'and_ln215_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 50 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln215_18 = and i1 %and_ln215_17, %and_ln215" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 50 'and' 'and_ln215_18' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 51 [1/1] (1.73ns)   --->   "%i = add i10 %i_0_i18, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 51 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %and_ln215_18, label %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin", label %._crit_edge52.i" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%rbegin57_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @nnet_KD_KD_dense_large_MD_ap_fixed_MD_32_MC_AC_16_MC_AC_8) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 53 'specregionbegin' 'rbegin57_i' <Predicate = (and_ln215_18)> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (1.76ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:404->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 54 'br' <Predicate = (and_ln215_18)> <Delay = 1.76>

State 11 <SV = 10> <Delay = 4.24>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%ir1_0_i_i_i17 = phi i10 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin" ], [ %ir, %ReuseLoop_end ]"   --->   Operation 55 'phi' 'ir1_0_i_i_i17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_V_18916 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin" ], [ %tmp_V_238, %ReuseLoop_end ]"   --->   Operation 56 'phi' 'tmp_V_18916' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_V_19014 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin" ], [ %tmp_V_239, %ReuseLoop_end ]"   --->   Operation 57 'phi' 'tmp_V_19014' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_V_19112 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin" ], [ %tmp_V_240, %ReuseLoop_end ]"   --->   Operation 58 'phi' 'tmp_V_19112' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_V_19210 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin" ], [ %tmp_V_241, %ReuseLoop_end ]"   --->   Operation 59 'phi' 'tmp_V_19210' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_V_1938 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin" ], [ %tmp_V_242, %ReuseLoop_end ]"   --->   Operation 60 'phi' 'tmp_V_1938' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_V_1946 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin" ], [ %tmp_V_243, %ReuseLoop_end ]"   --->   Operation 61 'phi' 'tmp_V_1946' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_V_1954 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin" ], [ %tmp_V_244, %ReuseLoop_end ]"   --->   Operation 62 'phi' 'tmp_V_1954' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_V_1962 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin" ], [ %tmp_V_245, %ReuseLoop_end ]"   --->   Operation 63 'phi' 'tmp_V_1962' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%phi_mul = phi i20 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_begin" ], [ %add_ln411, %ReuseLoop_end ]" [firmware/nnet_utils/nnet_dense_resource.h:411->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 64 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str110) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:404->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 65 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str110)" [firmware/nnet_utils/nnet_dense_resource.h:404->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 66 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:405->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 67 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (2.19ns)   --->   "%add_ln411 = add i20 %phi_mul, 1821" [firmware/nnet_utils/nnet_dense_resource.h:411->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 68 'add' 'add_ln411' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %phi_mul, i32 17, i32 19)" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 69 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (2.47ns)   --->   "%acc_0_V = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %tmp_V_18916, i32 %tmp_V_19014, i32 %tmp_V_19112, i32 %tmp_V_19210, i32 %tmp_V_1938, i32 %tmp_V_1946, i32 %tmp_V_1954, i32 %tmp_V_1962, i3 %trunc_ln)" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 70 'mux' 'acc_0_V' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 71 [1/1] (1.73ns)   --->   "%ir = add i10 %ir1_0_i_i_i17, 1" [firmware/nnet_utils/nnet_dense_resource.h:404->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 71 'add' 'ir' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [1/1] (1.76ns)   --->   "switch i3 %trunc_ln, label %branch7 [
    i3 0, label %ReuseLoop_end
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 72 'switch' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 73 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 73 'br' <Predicate = (trunc_ln == 6)> <Delay = 1.76>
ST_11 : Operation 74 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 74 'br' <Predicate = (trunc_ln == 5)> <Delay = 1.76>
ST_11 : Operation 75 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 75 'br' <Predicate = (trunc_ln == 4)> <Delay = 1.76>
ST_11 : Operation 76 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 76 'br' <Predicate = (trunc_ln == 3)> <Delay = 1.76>
ST_11 : Operation 77 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 77 'br' <Predicate = (trunc_ln == 2)> <Delay = 1.76>
ST_11 : Operation 78 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 78 'br' <Predicate = (trunc_ln == 1)> <Delay = 1.76>
ST_11 : Operation 79 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 79 'br' <Predicate = (trunc_ln == 7)> <Delay = 1.76>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_V_245 = phi i32 [ %acc_0_V, %branch7 ], [ %tmp_V_1962, %branch6 ], [ %tmp_V_1962, %branch5 ], [ %tmp_V_1962, %branch4 ], [ %tmp_V_1962, %branch3 ], [ %tmp_V_1962, %branch2 ], [ %tmp_V_1962, %branch1 ], [ %tmp_V_1962, %ReuseLoop_begin ]"   --->   Operation 80 'phi' 'tmp_V_245' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_V_244 = phi i32 [ %tmp_V_1954, %branch7 ], [ %acc_0_V, %branch6 ], [ %tmp_V_1954, %branch5 ], [ %tmp_V_1954, %branch4 ], [ %tmp_V_1954, %branch3 ], [ %tmp_V_1954, %branch2 ], [ %tmp_V_1954, %branch1 ], [ %tmp_V_1954, %ReuseLoop_begin ]"   --->   Operation 81 'phi' 'tmp_V_244' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_V_243 = phi i32 [ %tmp_V_1946, %branch7 ], [ %tmp_V_1946, %branch6 ], [ %acc_0_V, %branch5 ], [ %tmp_V_1946, %branch4 ], [ %tmp_V_1946, %branch3 ], [ %tmp_V_1946, %branch2 ], [ %tmp_V_1946, %branch1 ], [ %tmp_V_1946, %ReuseLoop_begin ]"   --->   Operation 82 'phi' 'tmp_V_243' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_V_242 = phi i32 [ %tmp_V_1938, %branch7 ], [ %tmp_V_1938, %branch6 ], [ %tmp_V_1938, %branch5 ], [ %acc_0_V, %branch4 ], [ %tmp_V_1938, %branch3 ], [ %tmp_V_1938, %branch2 ], [ %tmp_V_1938, %branch1 ], [ %tmp_V_1938, %ReuseLoop_begin ]"   --->   Operation 83 'phi' 'tmp_V_242' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_V_241 = phi i32 [ %tmp_V_19210, %branch7 ], [ %tmp_V_19210, %branch6 ], [ %tmp_V_19210, %branch5 ], [ %tmp_V_19210, %branch4 ], [ %acc_0_V, %branch3 ], [ %tmp_V_19210, %branch2 ], [ %tmp_V_19210, %branch1 ], [ %tmp_V_19210, %ReuseLoop_begin ]"   --->   Operation 84 'phi' 'tmp_V_241' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_V_240 = phi i32 [ %tmp_V_19112, %branch7 ], [ %tmp_V_19112, %branch6 ], [ %tmp_V_19112, %branch5 ], [ %tmp_V_19112, %branch4 ], [ %tmp_V_19112, %branch3 ], [ %acc_0_V, %branch2 ], [ %tmp_V_19112, %branch1 ], [ %tmp_V_19112, %ReuseLoop_begin ]"   --->   Operation 85 'phi' 'tmp_V_240' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_V_239 = phi i32 [ %tmp_V_19014, %branch7 ], [ %tmp_V_19014, %branch6 ], [ %tmp_V_19014, %branch5 ], [ %tmp_V_19014, %branch4 ], [ %tmp_V_19014, %branch3 ], [ %tmp_V_19014, %branch2 ], [ %acc_0_V, %branch1 ], [ %tmp_V_19014, %ReuseLoop_begin ]"   --->   Operation 86 'phi' 'tmp_V_239' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_V_238 = phi i32 [ %tmp_V_18916, %branch7 ], [ %tmp_V_18916, %branch6 ], [ %tmp_V_18916, %branch5 ], [ %tmp_V_18916, %branch4 ], [ %tmp_V_18916, %branch3 ], [ %tmp_V_18916, %branch2 ], [ %tmp_V_18916, %branch1 ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 87 'phi' 'tmp_V_238' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%empty_291 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str110, i32 %tmp)" [firmware/nnet_utils/nnet_dense_resource.h:434->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 88 'specregionend' 'empty_291' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (1.77ns)   --->   "%icmp_ln404 = icmp eq i10 %ir1_0_i_i_i17, -449" [firmware/nnet_utils/nnet_dense_resource.h:404->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 89 'icmp' 'icmp_ln404' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%empty_292 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)"   --->   Operation 90 'speclooptripcount' 'empty_292' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln404, label %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config13_mult>.region_end", label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:404->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.18>
ST_12 : Operation 92 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_238)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 92 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 13 <SV = 12> <Delay = 2.18>
ST_13 : Operation 93 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_239)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 93 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 14 <SV = 13> <Delay = 2.18>
ST_14 : Operation 94 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_240)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 94 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 15 <SV = 14> <Delay = 2.18>
ST_15 : Operation 95 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_241)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 95 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 16 <SV = 15> <Delay = 2.18>
ST_16 : Operation 96 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_242)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 96 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 17 <SV = 16> <Delay = 2.18>
ST_17 : Operation 97 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_243)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 97 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 18 <SV = 17> <Delay = 2.18>
ST_18 : Operation 98 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_244)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 98 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 19 <SV = 18> <Delay = 4.42>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "%rend58_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @nnet_KD_KD_dense_large_MD_ap_fixed_MD_32_MC_AC_16_MC_AC_8, i32 %rbegin57_i) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:226->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 99 'specregionend' 'rend58_i' <Predicate = (and_ln215_18)> <Delay = 0.00>
ST_19 : Operation 100 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_245)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 100 'write' <Predicate = (and_ln215_18)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "br label %._crit_edge52.i" [firmware/nnet_utils/nnet_conv2d_stream.h:234->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 101 'br' <Predicate = (and_ln215_18)> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (2.47ns)   --->   "%icmp_ln237 = icmp eq i32 %pX_4_load, 28" [firmware/nnet_utils/nnet_conv2d_stream.h:237->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 102 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %icmp_ln237, label %0, label %4" [firmware/nnet_utils/nnet_conv2d_stream.h:237->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (2.55ns)   --->   "%add_ln250 = add nsw i32 %pX_4_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:250->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 104 'add' 'add_ln250' <Predicate = (!icmp_ln237)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 105 [1/1] (1.76ns)   --->   "store i32 %add_ln250, i32* @pX_4, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:250->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 105 'store' <Predicate = (!icmp_ln237)> <Delay = 1.76>
ST_19 : Operation 106 [1/1] (2.55ns)   --->   "%add_ln252 = add i32 %sX_4_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:252->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 106 'add' 'add_ln252' <Predicate = (!icmp_ln237 & !icmp_ln215)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 107 [1/1] (0.69ns)   --->   "%select_ln252 = select i1 %icmp_ln215, i32 2, i32 %add_ln252" [firmware/nnet_utils/nnet_conv2d_stream.h:252->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 107 'select' 'select_ln252' <Predicate = (!icmp_ln237)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 108 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX_4, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:239->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 108 'store' <Predicate = (icmp_ln237)> <Delay = 1.76>
ST_19 : Operation 109 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX_4, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:240->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 109 'store' <Predicate = (icmp_ln237)> <Delay = 1.76>
ST_19 : Operation 110 [1/1] (2.47ns)   --->   "%icmp_ln241 = icmp eq i32 %pY_4_load, 29" [firmware/nnet_utils/nnet_conv2d_stream.h:241->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 110 'icmp' 'icmp_ln241' <Predicate = (icmp_ln237)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln241, label %1, label %2" [firmware/nnet_utils/nnet_conv2d_stream.h:241->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 111 'br' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (2.55ns)   --->   "%add_ln245 = add nsw i32 %pY_4_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:245->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 112 'add' 'add_ln245' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 113 [1/1] (1.76ns)   --->   "store i32 %add_ln245, i32* @pY_4, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:245->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 113 'store' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 1.76>
ST_19 : Operation 114 [1/1] (2.55ns)   --->   "%add_ln247 = add i32 %sY_4_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:247->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 114 'add' 'add_ln247' <Predicate = (icmp_ln237 & !icmp_ln241 & !icmp_ln215_25)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 115 [1/1] (0.69ns)   --->   "%select_ln247 = select i1 %icmp_ln215_25, i32 2, i32 %add_ln247" [firmware/nnet_utils/nnet_conv2d_stream.h:247->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 115 'select' 'select_ln247' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 116 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY_4, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:242->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 116 'store' <Predicate = (icmp_ln237 & icmp_ln241)> <Delay = 1.76>
ST_19 : Operation 117 [1/1] (1.76ns)   --->   "br label %3" [firmware/nnet_utils/nnet_conv2d_stream.h:244->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 117 'br' <Predicate = (icmp_ln237 & icmp_ln241)> <Delay = 1.76>

State 20 <SV = 19> <Delay = 1.77>
ST_20 : Operation 118 [1/1] (1.76ns)   --->   "store i32 %select_ln252, i32* @sX_4, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:252->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 118 'store' <Predicate = (!icmp_ln237)> <Delay = 1.76>
ST_20 : Operation 119 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 119 'br' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_20 : Operation 120 [1/1] (1.76ns)   --->   "br label %3"   --->   Operation 120 'br' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 1.76>
ST_20 : Operation 121 [1/1] (0.00ns)   --->   "%storemerge_i = phi i32 [ %select_ln247, %2 ], [ 0, %1 ]" [firmware/nnet_utils/nnet_conv2d_stream.h:247->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 121 'phi' 'storemerge_i' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_20 : Operation 122 [1/1] (0.00ns)   --->   "store i32 %storemerge_i, i32* @sY_4, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:243->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 122 'store' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "br label %5" [firmware/nnet_utils/nnet_conv2d_stream.h:249->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 123 'br' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_20 : Operation 124 [1/1] (1.77ns)   --->   "%icmp_ln206 = icmp eq i10 %i_0_i18, -155" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 124 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "%empty_293 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 870, i64 870, i64 870)"   --->   Operation 125 'speclooptripcount' 'empty_293' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %icmp_ln206, label %"conv_2d_large_cl_nopad_pad_me<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config13>.exit", label %.preheader.i.0" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:273]   --->   Operation 127 'ret' <Predicate = (icmp_ln206)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer_in_V_16]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ layer_in_row_Array_V_8_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_8_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_8_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_8_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_8_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_8_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_8_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_8_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_8_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_8_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_8_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_8_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_8_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_8_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_8_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_8_1_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000]
empty              (speclooptripcount) [ 000000000000000000000]
br_ln206           (br               ) [ 011111111111111111111]
tmp_V              (read             ) [ 000111111110000000000]
tmp_V_231          (read             ) [ 000011111110000000000]
tmp_V_232          (read             ) [ 000001111110000000000]
tmp_V_233          (read             ) [ 000000111110000000000]
tmp_V_234          (read             ) [ 000000011110000000000]
tmp_V_235          (read             ) [ 000000001110000000000]
tmp_V_236          (read             ) [ 000000000110000000000]
tmp_V_237          (read             ) [ 000000000010000000000]
i_0_i18            (phi              ) [ 001111111111111111111]
tmpdata_V          (bitconcatenate   ) [ 000000000000000000000]
layer_in_V_16_load (load             ) [ 000000000000000000000]
call_ret           (call             ) [ 000000000000000000000]
store_ln210        (store            ) [ 000000000000000000000]
sX_4_load          (load             ) [ 000000000001111111110]
icmp_ln215         (icmp             ) [ 000000000001111111110]
sY_4_load          (load             ) [ 000000000001111111110]
icmp_ln215_25      (icmp             ) [ 000000000001111111110]
pY_4_load          (load             ) [ 000000000001111111110]
tmp_45             (partselect       ) [ 000000000000000000000]
icmp_ln215_26      (icmp             ) [ 000000000000000000000]
pX_4_load          (load             ) [ 000000000001111111110]
tmp_46             (partselect       ) [ 000000000000000000000]
icmp_ln215_27      (icmp             ) [ 000000000000000000000]
and_ln215          (and              ) [ 000000000000000000000]
and_ln215_17       (and              ) [ 000000000000000000000]
and_ln215_18       (and              ) [ 001111111111111111111]
i                  (add              ) [ 011111111111111111111]
br_ln215           (br               ) [ 000000000000000000000]
rbegin57_i         (specregionbegin  ) [ 000000000001111111110]
br_ln404           (br               ) [ 001111111111111111111]
ir1_0_i_i_i17      (phi              ) [ 000000000001000000000]
tmp_V_18916        (phi              ) [ 000000000001000000000]
tmp_V_19014        (phi              ) [ 000000000001000000000]
tmp_V_19112        (phi              ) [ 000000000001000000000]
tmp_V_19210        (phi              ) [ 000000000001000000000]
tmp_V_1938         (phi              ) [ 000000000001000000000]
tmp_V_1946         (phi              ) [ 000000000001000000000]
tmp_V_1954         (phi              ) [ 000000000001000000000]
tmp_V_1962         (phi              ) [ 000000000001000000000]
phi_mul            (phi              ) [ 000000000001000000000]
specloopname_ln404 (specloopname     ) [ 000000000000000000000]
tmp                (specregionbegin  ) [ 000000000000000000000]
specpipeline_ln405 (specpipeline     ) [ 000000000000000000000]
add_ln411          (add              ) [ 001111111111111111111]
trunc_ln           (partselect       ) [ 001111111111111111111]
acc_0_V            (mux              ) [ 000000000000000000000]
ir                 (add              ) [ 001111111111111111111]
switch_ln422       (switch           ) [ 000000000000000000000]
br_ln422           (br               ) [ 000000000000000000000]
br_ln422           (br               ) [ 000000000000000000000]
br_ln422           (br               ) [ 000000000000000000000]
br_ln422           (br               ) [ 000000000000000000000]
br_ln422           (br               ) [ 000000000000000000000]
br_ln422           (br               ) [ 000000000000000000000]
br_ln422           (br               ) [ 000000000000000000000]
tmp_V_245          (phi              ) [ 001111111111111111111]
tmp_V_244          (phi              ) [ 001111111111111111111]
tmp_V_243          (phi              ) [ 001111111111111111111]
tmp_V_242          (phi              ) [ 001111111111111111111]
tmp_V_241          (phi              ) [ 001111111111111111111]
tmp_V_240          (phi              ) [ 001111111111111111111]
tmp_V_239          (phi              ) [ 001111111111111111111]
tmp_V_238          (phi              ) [ 001111111111111111111]
empty_291          (specregionend    ) [ 000000000000000000000]
icmp_ln404         (icmp             ) [ 001111111111111111111]
empty_292          (speclooptripcount) [ 000000000000000000000]
br_ln404           (br               ) [ 001111111111111111111]
write_ln229        (write            ) [ 000000000000000000000]
write_ln229        (write            ) [ 000000000000000000000]
write_ln229        (write            ) [ 000000000000000000000]
write_ln229        (write            ) [ 000000000000000000000]
write_ln229        (write            ) [ 000000000000000000000]
write_ln229        (write            ) [ 000000000000000000000]
write_ln229        (write            ) [ 000000000000000000000]
rend58_i           (specregionend    ) [ 000000000000000000000]
write_ln229        (write            ) [ 000000000000000000000]
br_ln234           (br               ) [ 000000000000000000000]
icmp_ln237         (icmp             ) [ 001111111111111111111]
br_ln237           (br               ) [ 000000000000000000000]
add_ln250          (add              ) [ 000000000000000000000]
store_ln250        (store            ) [ 000000000000000000000]
add_ln252          (add              ) [ 000000000000000000000]
select_ln252       (select           ) [ 000000000000000000001]
store_ln239        (store            ) [ 000000000000000000000]
store_ln240        (store            ) [ 000000000000000000000]
icmp_ln241         (icmp             ) [ 001111111111111111111]
br_ln241           (br               ) [ 000000000000000000000]
add_ln245          (add              ) [ 000000000000000000000]
store_ln245        (store            ) [ 000000000000000000000]
add_ln247          (add              ) [ 000000000000000000000]
select_ln247       (select           ) [ 001111111111111111111]
store_ln242        (store            ) [ 000000000000000000000]
br_ln244           (br               ) [ 001111111111111111111]
store_ln252        (store            ) [ 000000000000000000000]
br_ln0             (br               ) [ 000000000000000000000]
br_ln0             (br               ) [ 000000000000000000000]
storemerge_i       (phi              ) [ 000000000000000000001]
store_ln243        (store            ) [ 000000000000000000000]
br_ln249           (br               ) [ 000000000000000000000]
icmp_ln206         (icmp             ) [ 001111111111111111111]
empty_293          (speclooptripcount) [ 000000000000000000000]
br_ln206           (br               ) [ 011111111111111111111]
ret_ln273          (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_in_V_16">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V_16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_in_row_Array_V_8_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_8_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_in_row_Array_V_8_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_8_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer_in_row_Array_V_8_0_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_8_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer_in_row_Array_V_8_1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_8_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer_in_row_Array_V_8_0_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_8_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_in_row_Array_V_8_1_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_8_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer_in_row_Array_V_8_0_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_8_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer_in_row_Array_V_8_1_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_8_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer_in_row_Array_V_8_0_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_8_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer_in_row_Array_V_8_1_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_8_1_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer_in_row_Array_V_8_0_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_8_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer_in_row_Array_V_8_1_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_8_1_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer_in_row_Array_V_8_0_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_8_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer_in_row_Array_V_8_1_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_8_1_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer_in_row_Array_V_8_0_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_8_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer_in_row_Array_V_8_1_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_8_1_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="sX_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="sY_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="pY_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pX_4">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config13>"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnet_KD_KD_dense_large_MD_ap_fixed_MD_32_MC_AC_16_MC_AC_8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="grp_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 tmp_V_231/3 tmp_V_232/4 tmp_V_233/5 tmp_V_234/6 tmp_V_235/7 tmp_V_236/8 tmp_V_237/9 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="1"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln229/12 write_ln229/13 write_ln229/14 write_ln229/15 write_ln229/16 write_ln229/17 write_ln229/18 write_ln229/19 "/>
</bind>
</comp>

<comp id="145" class="1005" name="i_0_i18_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="9"/>
<pin id="147" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opset="i_0_i18 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_0_i18_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="9"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="10" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i18/10 "/>
</bind>
</comp>

<comp id="157" class="1005" name="ir1_0_i_i_i17_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="1"/>
<pin id="159" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ir1_0_i_i_i17 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="ir1_0_i_i_i17_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="10" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ir1_0_i_i_i17/11 "/>
</bind>
</comp>

<comp id="168" class="1005" name="tmp_V_18916_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_18916 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_V_18916_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_18916/11 "/>
</bind>
</comp>

<comp id="179" class="1005" name="tmp_V_19014_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_19014 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_V_19014_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="32" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_19014/11 "/>
</bind>
</comp>

<comp id="190" class="1005" name="tmp_V_19112_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_19112 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_V_19112_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_19112/11 "/>
</bind>
</comp>

<comp id="201" class="1005" name="tmp_V_19210_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_19210 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_V_19210_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="32" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_19210/11 "/>
</bind>
</comp>

<comp id="212" class="1005" name="tmp_V_1938_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1938 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_V_1938_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_1938/11 "/>
</bind>
</comp>

<comp id="223" class="1005" name="tmp_V_1946_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1946 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_V_1946_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="32" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_1946/11 "/>
</bind>
</comp>

<comp id="234" class="1005" name="tmp_V_1954_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1954 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_V_1954_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="32" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_1954/11 "/>
</bind>
</comp>

<comp id="245" class="1005" name="tmp_V_1962_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1962 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_V_1962_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="32" slack="0"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_1962/11 "/>
</bind>
</comp>

<comp id="256" class="1005" name="phi_mul_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="20" slack="1"/>
<pin id="258" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="phi_mul_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="20" slack="0"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/11 "/>
</bind>
</comp>

<comp id="267" class="1005" name="tmp_V_245_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_245 (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_V_245_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="32" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="4" bw="32" slack="0"/>
<pin id="278" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="6" bw="32" slack="0"/>
<pin id="280" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="8" bw="32" slack="0"/>
<pin id="282" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="10" bw="32" slack="0"/>
<pin id="284" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="12" bw="32" slack="0"/>
<pin id="286" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="14" bw="32" slack="0"/>
<pin id="288" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_245/11 "/>
</bind>
</comp>

<comp id="298" class="1005" name="tmp_V_244_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_244 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_V_244_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="32" slack="0"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="4" bw="32" slack="0"/>
<pin id="309" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="6" bw="32" slack="0"/>
<pin id="311" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="8" bw="32" slack="0"/>
<pin id="313" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="10" bw="32" slack="0"/>
<pin id="315" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="12" bw="32" slack="0"/>
<pin id="317" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="14" bw="32" slack="0"/>
<pin id="319" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_244/11 "/>
</bind>
</comp>

<comp id="329" class="1005" name="tmp_V_243_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_243 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_V_243_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="32" slack="0"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="4" bw="32" slack="0"/>
<pin id="340" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="6" bw="32" slack="0"/>
<pin id="342" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="8" bw="32" slack="0"/>
<pin id="344" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="10" bw="32" slack="0"/>
<pin id="346" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="12" bw="32" slack="0"/>
<pin id="348" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="14" bw="32" slack="0"/>
<pin id="350" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_243/11 "/>
</bind>
</comp>

<comp id="360" class="1005" name="tmp_V_242_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_242 (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_V_242_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="32" slack="0"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="4" bw="32" slack="0"/>
<pin id="371" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="6" bw="32" slack="0"/>
<pin id="373" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="8" bw="32" slack="0"/>
<pin id="375" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="10" bw="32" slack="0"/>
<pin id="377" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="12" bw="32" slack="0"/>
<pin id="379" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="14" bw="32" slack="0"/>
<pin id="381" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_242/11 "/>
</bind>
</comp>

<comp id="391" class="1005" name="tmp_V_241_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_241 (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_V_241_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="32" slack="0"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="4" bw="32" slack="0"/>
<pin id="402" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="6" bw="32" slack="0"/>
<pin id="404" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="8" bw="32" slack="0"/>
<pin id="406" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="10" bw="32" slack="0"/>
<pin id="408" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="12" bw="32" slack="0"/>
<pin id="410" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="14" bw="32" slack="0"/>
<pin id="412" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_241/11 "/>
</bind>
</comp>

<comp id="422" class="1005" name="tmp_V_240_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_240 (phireg) "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_V_240_phi_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="32" slack="0"/>
<pin id="431" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="4" bw="32" slack="0"/>
<pin id="433" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="434" dir="0" index="6" bw="32" slack="0"/>
<pin id="435" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="436" dir="0" index="8" bw="32" slack="0"/>
<pin id="437" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="438" dir="0" index="10" bw="32" slack="0"/>
<pin id="439" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="440" dir="0" index="12" bw="32" slack="0"/>
<pin id="441" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="442" dir="0" index="14" bw="32" slack="0"/>
<pin id="443" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="444" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_240/11 "/>
</bind>
</comp>

<comp id="453" class="1005" name="tmp_V_239_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_239 (phireg) "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_V_239_phi_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="32" slack="0"/>
<pin id="462" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="463" dir="0" index="4" bw="32" slack="0"/>
<pin id="464" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="6" bw="32" slack="0"/>
<pin id="466" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="8" bw="32" slack="0"/>
<pin id="468" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="10" bw="32" slack="0"/>
<pin id="470" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="12" bw="32" slack="0"/>
<pin id="472" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="14" bw="32" slack="0"/>
<pin id="474" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_239/11 "/>
</bind>
</comp>

<comp id="484" class="1005" name="tmp_V_238_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_238 (phireg) "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_V_238_phi_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="492" dir="0" index="2" bw="32" slack="0"/>
<pin id="493" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="494" dir="0" index="4" bw="32" slack="0"/>
<pin id="495" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="496" dir="0" index="6" bw="32" slack="0"/>
<pin id="497" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="498" dir="0" index="8" bw="32" slack="0"/>
<pin id="499" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="500" dir="0" index="10" bw="32" slack="0"/>
<pin id="501" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="12" bw="32" slack="0"/>
<pin id="503" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="504" dir="0" index="14" bw="32" slack="0"/>
<pin id="505" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="506" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_238/11 "/>
</bind>
</comp>

<comp id="515" class="1005" name="storemerge_i_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge_i (phireg) "/>
</bind>
</comp>

<comp id="519" class="1004" name="storemerge_i_phi_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="522" dir="0" index="2" bw="1" slack="1"/>
<pin id="523" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="524" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i/20 "/>
</bind>
</comp>

<comp id="526" class="1004" name="call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config13_s_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="2304" slack="0"/>
<pin id="528" dir="0" index="1" bw="256" slack="0"/>
<pin id="529" dir="0" index="2" bw="2304" slack="0"/>
<pin id="530" dir="0" index="3" bw="32" slack="0"/>
<pin id="531" dir="0" index="4" bw="32" slack="0"/>
<pin id="532" dir="0" index="5" bw="32" slack="0"/>
<pin id="533" dir="0" index="6" bw="32" slack="0"/>
<pin id="534" dir="0" index="7" bw="32" slack="0"/>
<pin id="535" dir="0" index="8" bw="32" slack="0"/>
<pin id="536" dir="0" index="9" bw="32" slack="0"/>
<pin id="537" dir="0" index="10" bw="32" slack="0"/>
<pin id="538" dir="0" index="11" bw="32" slack="0"/>
<pin id="539" dir="0" index="12" bw="32" slack="0"/>
<pin id="540" dir="0" index="13" bw="32" slack="0"/>
<pin id="541" dir="0" index="14" bw="32" slack="0"/>
<pin id="542" dir="0" index="15" bw="32" slack="0"/>
<pin id="543" dir="0" index="16" bw="32" slack="0"/>
<pin id="544" dir="0" index="17" bw="32" slack="0"/>
<pin id="545" dir="0" index="18" bw="32" slack="0"/>
<pin id="546" dir="1" index="19" bw="2304" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/10 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmpdata_V_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="256" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="1"/>
<pin id="567" dir="0" index="2" bw="32" slack="2"/>
<pin id="568" dir="0" index="3" bw="32" slack="3"/>
<pin id="569" dir="0" index="4" bw="32" slack="4"/>
<pin id="570" dir="0" index="5" bw="32" slack="5"/>
<pin id="571" dir="0" index="6" bw="32" slack="6"/>
<pin id="572" dir="0" index="7" bw="32" slack="7"/>
<pin id="573" dir="0" index="8" bw="32" slack="8"/>
<pin id="574" dir="1" index="9" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpdata_V/10 "/>
</bind>
</comp>

<comp id="577" class="1004" name="layer_in_V_16_load_load_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="2304" slack="0"/>
<pin id="579" dir="1" index="1" bw="2304" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_in_V_16_load/10 "/>
</bind>
</comp>

<comp id="582" class="1004" name="store_ln210_store_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="2304" slack="0"/>
<pin id="584" dir="0" index="1" bw="2304" slack="0"/>
<pin id="585" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln210/10 "/>
</bind>
</comp>

<comp id="588" class="1004" name="sX_4_load_load_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_4_load/10 "/>
</bind>
</comp>

<comp id="592" class="1004" name="icmp_ln215_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="0" index="1" bw="3" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215/10 "/>
</bind>
</comp>

<comp id="598" class="1004" name="sY_4_load_load_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_4_load/10 "/>
</bind>
</comp>

<comp id="602" class="1004" name="icmp_ln215_25_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="3" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215_25/10 "/>
</bind>
</comp>

<comp id="608" class="1004" name="pY_4_load_load_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_4_load/10 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_45_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="31" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="0" index="2" bw="1" slack="0"/>
<pin id="616" dir="0" index="3" bw="6" slack="0"/>
<pin id="617" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_45/10 "/>
</bind>
</comp>

<comp id="622" class="1004" name="icmp_ln215_26_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="31" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215_26/10 "/>
</bind>
</comp>

<comp id="628" class="1004" name="pX_4_load_load_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_4_load/10 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_46_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="31" slack="0"/>
<pin id="634" dir="0" index="1" bw="32" slack="0"/>
<pin id="635" dir="0" index="2" bw="1" slack="0"/>
<pin id="636" dir="0" index="3" bw="6" slack="0"/>
<pin id="637" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_46/10 "/>
</bind>
</comp>

<comp id="642" class="1004" name="icmp_ln215_27_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="31" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215_27/10 "/>
</bind>
</comp>

<comp id="648" class="1004" name="and_ln215_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215/10 "/>
</bind>
</comp>

<comp id="654" class="1004" name="and_ln215_17_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215_17/10 "/>
</bind>
</comp>

<comp id="660" class="1004" name="and_ln215_18_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215_18/10 "/>
</bind>
</comp>

<comp id="666" class="1004" name="i_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="10" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/10 "/>
</bind>
</comp>

<comp id="672" class="1004" name="add_ln411_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="20" slack="0"/>
<pin id="674" dir="0" index="1" bw="12" slack="0"/>
<pin id="675" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln411/11 "/>
</bind>
</comp>

<comp id="678" class="1004" name="trunc_ln_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="3" slack="0"/>
<pin id="680" dir="0" index="1" bw="20" slack="0"/>
<pin id="681" dir="0" index="2" bw="6" slack="0"/>
<pin id="682" dir="0" index="3" bw="6" slack="0"/>
<pin id="683" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/11 "/>
</bind>
</comp>

<comp id="688" class="1004" name="acc_0_V_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="0"/>
<pin id="690" dir="0" index="1" bw="32" slack="0"/>
<pin id="691" dir="0" index="2" bw="32" slack="0"/>
<pin id="692" dir="0" index="3" bw="32" slack="0"/>
<pin id="693" dir="0" index="4" bw="32" slack="0"/>
<pin id="694" dir="0" index="5" bw="32" slack="0"/>
<pin id="695" dir="0" index="6" bw="32" slack="0"/>
<pin id="696" dir="0" index="7" bw="32" slack="0"/>
<pin id="697" dir="0" index="8" bw="32" slack="0"/>
<pin id="698" dir="0" index="9" bw="3" slack="0"/>
<pin id="699" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="acc_0_V/11 "/>
</bind>
</comp>

<comp id="718" class="1004" name="ir_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="10" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ir/11 "/>
</bind>
</comp>

<comp id="724" class="1004" name="icmp_ln404_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="10" slack="0"/>
<pin id="726" dir="0" index="1" bw="10" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln404/11 "/>
</bind>
</comp>

<comp id="730" class="1004" name="icmp_ln237_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="9"/>
<pin id="732" dir="0" index="1" bw="6" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237/19 "/>
</bind>
</comp>

<comp id="735" class="1004" name="add_ln250_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="9"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln250/19 "/>
</bind>
</comp>

<comp id="740" class="1004" name="store_ln250_store_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="0"/>
<pin id="742" dir="0" index="1" bw="32" slack="0"/>
<pin id="743" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln250/19 "/>
</bind>
</comp>

<comp id="746" class="1004" name="add_ln252_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="9"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln252/19 "/>
</bind>
</comp>

<comp id="751" class="1004" name="select_ln252_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="9"/>
<pin id="753" dir="0" index="1" bw="3" slack="0"/>
<pin id="754" dir="0" index="2" bw="32" slack="0"/>
<pin id="755" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln252/19 "/>
</bind>
</comp>

<comp id="758" class="1004" name="store_ln239_store_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/19 "/>
</bind>
</comp>

<comp id="764" class="1004" name="store_ln240_store_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="32" slack="0"/>
<pin id="767" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln240/19 "/>
</bind>
</comp>

<comp id="770" class="1004" name="icmp_ln241_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="9"/>
<pin id="772" dir="0" index="1" bw="6" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/19 "/>
</bind>
</comp>

<comp id="775" class="1004" name="add_ln245_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="9"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln245/19 "/>
</bind>
</comp>

<comp id="780" class="1004" name="store_ln245_store_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="0"/>
<pin id="782" dir="0" index="1" bw="32" slack="0"/>
<pin id="783" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln245/19 "/>
</bind>
</comp>

<comp id="786" class="1004" name="add_ln247_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="9"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln247/19 "/>
</bind>
</comp>

<comp id="791" class="1004" name="select_ln247_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="9"/>
<pin id="793" dir="0" index="1" bw="3" slack="0"/>
<pin id="794" dir="0" index="2" bw="32" slack="0"/>
<pin id="795" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln247/19 "/>
</bind>
</comp>

<comp id="798" class="1004" name="store_ln242_store_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="32" slack="0"/>
<pin id="801" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln242/19 "/>
</bind>
</comp>

<comp id="804" class="1004" name="store_ln252_store_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="1"/>
<pin id="806" dir="0" index="1" bw="32" slack="0"/>
<pin id="807" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/20 "/>
</bind>
</comp>

<comp id="809" class="1004" name="store_ln243_store_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="0"/>
<pin id="811" dir="0" index="1" bw="32" slack="0"/>
<pin id="812" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/20 "/>
</bind>
</comp>

<comp id="815" class="1004" name="icmp_ln206_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="10" slack="10"/>
<pin id="817" dir="0" index="1" bw="9" slack="0"/>
<pin id="818" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/20 "/>
</bind>
</comp>

<comp id="821" class="1005" name="tmp_V_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="8"/>
<pin id="823" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="826" class="1005" name="tmp_V_231_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="7"/>
<pin id="828" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_V_231 "/>
</bind>
</comp>

<comp id="831" class="1005" name="tmp_V_232_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="6"/>
<pin id="833" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_V_232 "/>
</bind>
</comp>

<comp id="836" class="1005" name="tmp_V_233_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="5"/>
<pin id="838" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_V_233 "/>
</bind>
</comp>

<comp id="841" class="1005" name="tmp_V_234_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="4"/>
<pin id="843" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_V_234 "/>
</bind>
</comp>

<comp id="846" class="1005" name="tmp_V_235_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="3"/>
<pin id="848" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V_235 "/>
</bind>
</comp>

<comp id="851" class="1005" name="tmp_V_236_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="2"/>
<pin id="853" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_236 "/>
</bind>
</comp>

<comp id="856" class="1005" name="tmp_V_237_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="1"/>
<pin id="858" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_237 "/>
</bind>
</comp>

<comp id="861" class="1005" name="sX_4_load_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="9"/>
<pin id="863" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sX_4_load "/>
</bind>
</comp>

<comp id="866" class="1005" name="icmp_ln215_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="9"/>
<pin id="868" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln215 "/>
</bind>
</comp>

<comp id="871" class="1005" name="sY_4_load_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="9"/>
<pin id="873" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sY_4_load "/>
</bind>
</comp>

<comp id="876" class="1005" name="icmp_ln215_25_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="9"/>
<pin id="878" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln215_25 "/>
</bind>
</comp>

<comp id="881" class="1005" name="pY_4_load_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="9"/>
<pin id="883" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="pY_4_load "/>
</bind>
</comp>

<comp id="887" class="1005" name="pX_4_load_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="9"/>
<pin id="889" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="pX_4_load "/>
</bind>
</comp>

<comp id="893" class="1005" name="and_ln215_18_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="1"/>
<pin id="895" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln215_18 "/>
</bind>
</comp>

<comp id="897" class="1005" name="i_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="10" slack="0"/>
<pin id="899" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="902" class="1005" name="add_ln411_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="20" slack="0"/>
<pin id="904" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="add_ln411 "/>
</bind>
</comp>

<comp id="910" class="1005" name="ir_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="10" slack="0"/>
<pin id="912" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ir "/>
</bind>
</comp>

<comp id="918" class="1005" name="icmp_ln237_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="1"/>
<pin id="920" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln237 "/>
</bind>
</comp>

<comp id="922" class="1005" name="select_ln252_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="1"/>
<pin id="924" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln252 "/>
</bind>
</comp>

<comp id="927" class="1005" name="icmp_ln241_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="1"/>
<pin id="929" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln241 "/>
</bind>
</comp>

<comp id="931" class="1005" name="select_ln247_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="1"/>
<pin id="933" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln247 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="136"><net_src comp="62" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="124" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="64" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="149" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="160"><net_src comp="64" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="50" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="50" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="50" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="50" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="50" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="50" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="50" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="84" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="267" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="290"><net_src comp="249" pin="4"/><net_sink comp="272" pin=2"/></net>

<net id="291"><net_src comp="249" pin="4"/><net_sink comp="272" pin=4"/></net>

<net id="292"><net_src comp="249" pin="4"/><net_sink comp="272" pin=6"/></net>

<net id="293"><net_src comp="249" pin="4"/><net_sink comp="272" pin=8"/></net>

<net id="294"><net_src comp="249" pin="4"/><net_sink comp="272" pin=10"/></net>

<net id="295"><net_src comp="249" pin="4"/><net_sink comp="272" pin=12"/></net>

<net id="296"><net_src comp="249" pin="4"/><net_sink comp="272" pin=14"/></net>

<net id="297"><net_src comp="272" pin="16"/><net_sink comp="267" pin=0"/></net>

<net id="301"><net_src comp="298" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="321"><net_src comp="238" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="322"><net_src comp="238" pin="4"/><net_sink comp="303" pin=4"/></net>

<net id="323"><net_src comp="238" pin="4"/><net_sink comp="303" pin=6"/></net>

<net id="324"><net_src comp="238" pin="4"/><net_sink comp="303" pin=8"/></net>

<net id="325"><net_src comp="238" pin="4"/><net_sink comp="303" pin=10"/></net>

<net id="326"><net_src comp="238" pin="4"/><net_sink comp="303" pin=12"/></net>

<net id="327"><net_src comp="238" pin="4"/><net_sink comp="303" pin=14"/></net>

<net id="328"><net_src comp="303" pin="16"/><net_sink comp="298" pin=0"/></net>

<net id="332"><net_src comp="329" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="352"><net_src comp="227" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="353"><net_src comp="227" pin="4"/><net_sink comp="334" pin=2"/></net>

<net id="354"><net_src comp="227" pin="4"/><net_sink comp="334" pin=6"/></net>

<net id="355"><net_src comp="227" pin="4"/><net_sink comp="334" pin=8"/></net>

<net id="356"><net_src comp="227" pin="4"/><net_sink comp="334" pin=10"/></net>

<net id="357"><net_src comp="227" pin="4"/><net_sink comp="334" pin=12"/></net>

<net id="358"><net_src comp="227" pin="4"/><net_sink comp="334" pin=14"/></net>

<net id="359"><net_src comp="334" pin="16"/><net_sink comp="329" pin=0"/></net>

<net id="363"><net_src comp="360" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="383"><net_src comp="216" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="384"><net_src comp="216" pin="4"/><net_sink comp="365" pin=2"/></net>

<net id="385"><net_src comp="216" pin="4"/><net_sink comp="365" pin=4"/></net>

<net id="386"><net_src comp="216" pin="4"/><net_sink comp="365" pin=8"/></net>

<net id="387"><net_src comp="216" pin="4"/><net_sink comp="365" pin=10"/></net>

<net id="388"><net_src comp="216" pin="4"/><net_sink comp="365" pin=12"/></net>

<net id="389"><net_src comp="216" pin="4"/><net_sink comp="365" pin=14"/></net>

<net id="390"><net_src comp="365" pin="16"/><net_sink comp="360" pin=0"/></net>

<net id="394"><net_src comp="391" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="414"><net_src comp="205" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="415"><net_src comp="205" pin="4"/><net_sink comp="396" pin=2"/></net>

<net id="416"><net_src comp="205" pin="4"/><net_sink comp="396" pin=4"/></net>

<net id="417"><net_src comp="205" pin="4"/><net_sink comp="396" pin=6"/></net>

<net id="418"><net_src comp="205" pin="4"/><net_sink comp="396" pin=10"/></net>

<net id="419"><net_src comp="205" pin="4"/><net_sink comp="396" pin=12"/></net>

<net id="420"><net_src comp="205" pin="4"/><net_sink comp="396" pin=14"/></net>

<net id="421"><net_src comp="396" pin="16"/><net_sink comp="391" pin=0"/></net>

<net id="425"><net_src comp="422" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="445"><net_src comp="194" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="446"><net_src comp="194" pin="4"/><net_sink comp="427" pin=2"/></net>

<net id="447"><net_src comp="194" pin="4"/><net_sink comp="427" pin=4"/></net>

<net id="448"><net_src comp="194" pin="4"/><net_sink comp="427" pin=6"/></net>

<net id="449"><net_src comp="194" pin="4"/><net_sink comp="427" pin=8"/></net>

<net id="450"><net_src comp="194" pin="4"/><net_sink comp="427" pin=12"/></net>

<net id="451"><net_src comp="194" pin="4"/><net_sink comp="427" pin=14"/></net>

<net id="452"><net_src comp="427" pin="16"/><net_sink comp="422" pin=0"/></net>

<net id="456"><net_src comp="453" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="476"><net_src comp="183" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="477"><net_src comp="183" pin="4"/><net_sink comp="458" pin=2"/></net>

<net id="478"><net_src comp="183" pin="4"/><net_sink comp="458" pin=4"/></net>

<net id="479"><net_src comp="183" pin="4"/><net_sink comp="458" pin=6"/></net>

<net id="480"><net_src comp="183" pin="4"/><net_sink comp="458" pin=8"/></net>

<net id="481"><net_src comp="183" pin="4"/><net_sink comp="458" pin=10"/></net>

<net id="482"><net_src comp="183" pin="4"/><net_sink comp="458" pin=14"/></net>

<net id="483"><net_src comp="458" pin="16"/><net_sink comp="453" pin=0"/></net>

<net id="487"><net_src comp="484" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="507"><net_src comp="172" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="508"><net_src comp="172" pin="4"/><net_sink comp="489" pin=2"/></net>

<net id="509"><net_src comp="172" pin="4"/><net_sink comp="489" pin=4"/></net>

<net id="510"><net_src comp="172" pin="4"/><net_sink comp="489" pin=6"/></net>

<net id="511"><net_src comp="172" pin="4"/><net_sink comp="489" pin=8"/></net>

<net id="512"><net_src comp="172" pin="4"/><net_sink comp="489" pin=10"/></net>

<net id="513"><net_src comp="172" pin="4"/><net_sink comp="489" pin=12"/></net>

<net id="514"><net_src comp="489" pin="16"/><net_sink comp="484" pin=0"/></net>

<net id="518"><net_src comp="50" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="525"><net_src comp="515" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="547"><net_src comp="68" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="548"><net_src comp="6" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="549"><net_src comp="8" pin="0"/><net_sink comp="526" pin=4"/></net>

<net id="550"><net_src comp="10" pin="0"/><net_sink comp="526" pin=5"/></net>

<net id="551"><net_src comp="12" pin="0"/><net_sink comp="526" pin=6"/></net>

<net id="552"><net_src comp="14" pin="0"/><net_sink comp="526" pin=7"/></net>

<net id="553"><net_src comp="16" pin="0"/><net_sink comp="526" pin=8"/></net>

<net id="554"><net_src comp="18" pin="0"/><net_sink comp="526" pin=9"/></net>

<net id="555"><net_src comp="20" pin="0"/><net_sink comp="526" pin=10"/></net>

<net id="556"><net_src comp="22" pin="0"/><net_sink comp="526" pin=11"/></net>

<net id="557"><net_src comp="24" pin="0"/><net_sink comp="526" pin=12"/></net>

<net id="558"><net_src comp="26" pin="0"/><net_sink comp="526" pin=13"/></net>

<net id="559"><net_src comp="28" pin="0"/><net_sink comp="526" pin=14"/></net>

<net id="560"><net_src comp="30" pin="0"/><net_sink comp="526" pin=15"/></net>

<net id="561"><net_src comp="32" pin="0"/><net_sink comp="526" pin=16"/></net>

<net id="562"><net_src comp="34" pin="0"/><net_sink comp="526" pin=17"/></net>

<net id="563"><net_src comp="36" pin="0"/><net_sink comp="526" pin=18"/></net>

<net id="575"><net_src comp="66" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="576"><net_src comp="564" pin="9"/><net_sink comp="526" pin=1"/></net>

<net id="580"><net_src comp="4" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="586"><net_src comp="526" pin="19"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="4" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="38" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="588" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="54" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="40" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="598" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="54" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="42" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="618"><net_src comp="70" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="608" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="620"><net_src comp="72" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="621"><net_src comp="74" pin="0"/><net_sink comp="612" pin=3"/></net>

<net id="626"><net_src comp="612" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="76" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="44" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="638"><net_src comp="70" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="628" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="640"><net_src comp="72" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="641"><net_src comp="74" pin="0"/><net_sink comp="632" pin=3"/></net>

<net id="646"><net_src comp="632" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="76" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="592" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="602" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="622" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="642" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="654" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="648" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="149" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="78" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="260" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="94" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="684"><net_src comp="96" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="260" pin="4"/><net_sink comp="678" pin=1"/></net>

<net id="686"><net_src comp="98" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="687"><net_src comp="100" pin="0"/><net_sink comp="678" pin=3"/></net>

<net id="700"><net_src comp="102" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="701"><net_src comp="172" pin="4"/><net_sink comp="688" pin=1"/></net>

<net id="702"><net_src comp="183" pin="4"/><net_sink comp="688" pin=2"/></net>

<net id="703"><net_src comp="194" pin="4"/><net_sink comp="688" pin=3"/></net>

<net id="704"><net_src comp="205" pin="4"/><net_sink comp="688" pin=4"/></net>

<net id="705"><net_src comp="216" pin="4"/><net_sink comp="688" pin=5"/></net>

<net id="706"><net_src comp="227" pin="4"/><net_sink comp="688" pin=6"/></net>

<net id="707"><net_src comp="238" pin="4"/><net_sink comp="688" pin=7"/></net>

<net id="708"><net_src comp="249" pin="4"/><net_sink comp="688" pin=8"/></net>

<net id="709"><net_src comp="678" pin="4"/><net_sink comp="688" pin=9"/></net>

<net id="710"><net_src comp="688" pin="10"/><net_sink comp="272" pin=0"/></net>

<net id="711"><net_src comp="688" pin="10"/><net_sink comp="303" pin=2"/></net>

<net id="712"><net_src comp="688" pin="10"/><net_sink comp="334" pin=4"/></net>

<net id="713"><net_src comp="688" pin="10"/><net_sink comp="365" pin=6"/></net>

<net id="714"><net_src comp="688" pin="10"/><net_sink comp="396" pin=8"/></net>

<net id="715"><net_src comp="688" pin="10"/><net_sink comp="427" pin=10"/></net>

<net id="716"><net_src comp="688" pin="10"/><net_sink comp="458" pin=12"/></net>

<net id="717"><net_src comp="688" pin="10"/><net_sink comp="489" pin=14"/></net>

<net id="722"><net_src comp="161" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="78" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="161" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="120" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="126" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="739"><net_src comp="72" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="744"><net_src comp="735" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="44" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="72" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="54" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="757"><net_src comp="746" pin="2"/><net_sink comp="751" pin=2"/></net>

<net id="762"><net_src comp="50" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="44" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="50" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="38" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="128" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="779"><net_src comp="72" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="784"><net_src comp="775" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="42" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="790"><net_src comp="72" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="54" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="797"><net_src comp="786" pin="2"/><net_sink comp="791" pin=2"/></net>

<net id="802"><net_src comp="50" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="42" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="808"><net_src comp="38" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="813"><net_src comp="519" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="40" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="819"><net_src comp="145" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="130" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="824"><net_src comp="132" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="564" pin=8"/></net>

<net id="829"><net_src comp="132" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="564" pin=7"/></net>

<net id="834"><net_src comp="132" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="564" pin=6"/></net>

<net id="839"><net_src comp="132" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="564" pin=5"/></net>

<net id="844"><net_src comp="132" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="564" pin=4"/></net>

<net id="849"><net_src comp="132" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="564" pin=3"/></net>

<net id="854"><net_src comp="132" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="859"><net_src comp="132" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="864"><net_src comp="588" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="869"><net_src comp="592" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="874"><net_src comp="598" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="879"><net_src comp="602" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="884"><net_src comp="608" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="890"><net_src comp="628" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="896"><net_src comp="660" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="666" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="905"><net_src comp="672" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="913"><net_src comp="718" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="921"><net_src comp="730" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="751" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="930"><net_src comp="770" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="934"><net_src comp="791" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="519" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_V | {12 13 14 15 16 17 18 19 }
	Port: layer_in_V_16 | {10 }
	Port: sX_4 | {19 20 }
	Port: sY_4 | {20 }
	Port: pY_4 | {19 }
	Port: pX_4 | {19 }
 - Input state : 
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config13> : data_V_V | {2 3 4 5 6 7 8 9 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config13> : layer_in_V_16 | {10 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config13> : sX_4 | {10 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config13> : sY_4 | {10 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config13> : pY_4 | {10 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config13> : pX_4 | {10 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		call_ret : 1
		store_ln210 : 2
		icmp_ln215 : 1
		icmp_ln215_25 : 1
		tmp_45 : 1
		icmp_ln215_26 : 2
		tmp_46 : 1
		icmp_ln215_27 : 2
		and_ln215 : 2
		and_ln215_17 : 3
		and_ln215_18 : 3
		i : 1
		br_ln215 : 3
	State 11
		add_ln411 : 1
		trunc_ln : 1
		acc_0_V : 2
		ir : 1
		switch_ln422 : 2
		tmp_V_245 : 3
		tmp_V_244 : 3
		tmp_V_243 : 3
		tmp_V_242 : 3
		tmp_V_241 : 3
		tmp_V_240 : 3
		tmp_V_239 : 3
		tmp_V_238 : 3
		empty_291 : 1
		icmp_ln404 : 1
		br_ln404 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		br_ln237 : 1
		store_ln250 : 1
		select_ln252 : 1
		br_ln241 : 1
		store_ln245 : 1
		select_ln247 : 1
	State 20
		storemerge_i : 1
		store_ln243 : 2
		br_ln206 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------|---------|---------|
| Operation|                            Functional Unit                            |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------|---------|---------|
|          |                                i_fu_666                               |    0    |    14   |
|          |                            add_ln411_fu_672                           |    0    |    27   |
|          |                               ir_fu_718                               |    0    |    14   |
|    add   |                            add_ln250_fu_735                           |    0    |    39   |
|          |                            add_ln252_fu_746                           |    0    |    39   |
|          |                            add_ln245_fu_775                           |    0    |    39   |
|          |                            add_ln247_fu_786                           |    0    |    39   |
|----------|-----------------------------------------------------------------------|---------|---------|
|          |                           icmp_ln215_fu_592                           |    0    |    18   |
|          |                          icmp_ln215_25_fu_602                         |    0    |    18   |
|          |                          icmp_ln215_26_fu_622                         |    0    |    18   |
|   icmp   |                          icmp_ln215_27_fu_642                         |    0    |    18   |
|          |                           icmp_ln404_fu_724                           |    0    |    13   |
|          |                           icmp_ln237_fu_730                           |    0    |    18   |
|          |                           icmp_ln241_fu_770                           |    0    |    18   |
|          |                           icmp_ln206_fu_815                           |    0    |    13   |
|----------|-----------------------------------------------------------------------|---------|---------|
|  select  |                          select_ln252_fu_751                          |    0    |    32   |
|          |                          select_ln247_fu_791                          |    0    |    32   |
|----------|-----------------------------------------------------------------------|---------|---------|
|    mux   |                             acc_0_V_fu_688                            |    0    |    45   |
|----------|-----------------------------------------------------------------------|---------|---------|
|          |                            and_ln215_fu_648                           |    0    |    2    |
|    and   |                          and_ln215_17_fu_654                          |    0    |    2    |
|          |                          and_ln215_18_fu_660                          |    0    |    2    |
|----------|-----------------------------------------------------------------------|---------|---------|
|   read   |                            grp_read_fu_132                            |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|   write  |                            grp_write_fu_138                           |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|   call   | call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config13_s_fu_526 |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|bitconcatenate|                            tmpdata_V_fu_564                           |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|          |                             tmp_45_fu_612                             |    0    |    0    |
|partselect|                             tmp_46_fu_632                             |    0    |    0    |
|          |                            trunc_ln_fu_678                            |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|
|   Total  |                                                                       |    0    |   460   |
|----------|-----------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln411_reg_902  |   20   |
| and_ln215_18_reg_893|    1   |
|   i_0_i18_reg_145   |   10   |
|      i_reg_897      |   10   |
|icmp_ln215_25_reg_876|    1   |
|  icmp_ln215_reg_866 |    1   |
|  icmp_ln237_reg_918 |    1   |
|  icmp_ln241_reg_927 |    1   |
|ir1_0_i_i_i17_reg_157|   10   |
|      ir_reg_910     |   10   |
|  pX_4_load_reg_887  |   32   |
|  pY_4_load_reg_881  |   32   |
|   phi_mul_reg_256   |   20   |
|  sX_4_load_reg_861  |   32   |
|  sY_4_load_reg_871  |   32   |
| select_ln247_reg_931|   32   |
| select_ln252_reg_922|   32   |
| storemerge_i_reg_515|   32   |
| tmp_V_18916_reg_168 |   32   |
| tmp_V_19014_reg_179 |   32   |
| tmp_V_19112_reg_190 |   32   |
| tmp_V_19210_reg_201 |   32   |
|  tmp_V_1938_reg_212 |   32   |
|  tmp_V_1946_reg_223 |   32   |
|  tmp_V_1954_reg_234 |   32   |
|  tmp_V_1962_reg_245 |   32   |
|  tmp_V_231_reg_826  |   32   |
|  tmp_V_232_reg_831  |   32   |
|  tmp_V_233_reg_836  |   32   |
|  tmp_V_234_reg_841  |   32   |
|  tmp_V_235_reg_846  |   32   |
|  tmp_V_236_reg_851  |   32   |
|  tmp_V_237_reg_856  |   32   |
|  tmp_V_238_reg_484  |   32   |
|  tmp_V_239_reg_453  |   32   |
|  tmp_V_240_reg_422  |   32   |
|  tmp_V_241_reg_391  |   32   |
|  tmp_V_242_reg_360  |   32   |
|  tmp_V_243_reg_329  |   32   |
|  tmp_V_244_reg_298  |   32   |
|  tmp_V_245_reg_267  |   32   |
|    tmp_V_reg_821    |   32   |
+---------------------+--------+
|        Total        |  1077  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_138 |  p2  |   8  |  32  |   256  ||    41   |
|  i_0_i18_reg_145 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   276  ||  3.7704 ||    50   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   460  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   50   |
|  Register |    -   |  1077  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  1077  |   510  |
+-----------+--------+--------+--------+
