// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// sort the wires by the index in the former node, and
// assign wire assignment to the wire                          
// wire_assign::<in_node,out_node>();
```endmodule
