
stm32c0_uart_dma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003944  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000240  08003a04  08003a04  00004a04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c44  08003c44  00005060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003c44  08003c44  00005060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003c44  08003c44  00005060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c44  08003c44  00004c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003c48  08003c48  00004c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08003c4c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000484  20000060  08003cac  00005060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004e4  08003cac  000054e4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00005060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018d54  00000000  00000000  00005088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000350f  00000000  00000000  0001dddc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000bc57  00000000  00000000  000212eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001008  00000000  00000000  0002cf48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d76  00000000  00000000  0002df50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017f57  00000000  00000000  0002ecc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d2c1  00000000  00000000  00046c1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f10a  00000000  00000000  00063ede  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f2fe8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002e88  00000000  00000000  000f302c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004e  00000000  00000000  000f5eb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000060 	.word	0x20000060
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080039ec 	.word	0x080039ec

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000064 	.word	0x20000064
 8000104:	080039ec 	.word	0x080039ec

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	@ 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	@ 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			@ (mov r8, r8)

08000408 <__aeabi_fdiv>:
 8000408:	b5f0      	push	{r4, r5, r6, r7, lr}
 800040a:	4646      	mov	r6, r8
 800040c:	464f      	mov	r7, r9
 800040e:	46d6      	mov	lr, sl
 8000410:	0245      	lsls	r5, r0, #9
 8000412:	b5c0      	push	{r6, r7, lr}
 8000414:	0fc3      	lsrs	r3, r0, #31
 8000416:	0047      	lsls	r7, r0, #1
 8000418:	4698      	mov	r8, r3
 800041a:	1c0e      	adds	r6, r1, #0
 800041c:	0a6d      	lsrs	r5, r5, #9
 800041e:	0e3f      	lsrs	r7, r7, #24
 8000420:	d05b      	beq.n	80004da <__aeabi_fdiv+0xd2>
 8000422:	2fff      	cmp	r7, #255	@ 0xff
 8000424:	d021      	beq.n	800046a <__aeabi_fdiv+0x62>
 8000426:	2380      	movs	r3, #128	@ 0x80
 8000428:	00ed      	lsls	r5, r5, #3
 800042a:	04db      	lsls	r3, r3, #19
 800042c:	431d      	orrs	r5, r3
 800042e:	2300      	movs	r3, #0
 8000430:	4699      	mov	r9, r3
 8000432:	469a      	mov	sl, r3
 8000434:	3f7f      	subs	r7, #127	@ 0x7f
 8000436:	0274      	lsls	r4, r6, #9
 8000438:	0073      	lsls	r3, r6, #1
 800043a:	0a64      	lsrs	r4, r4, #9
 800043c:	0e1b      	lsrs	r3, r3, #24
 800043e:	0ff6      	lsrs	r6, r6, #31
 8000440:	2b00      	cmp	r3, #0
 8000442:	d020      	beq.n	8000486 <__aeabi_fdiv+0x7e>
 8000444:	2bff      	cmp	r3, #255	@ 0xff
 8000446:	d043      	beq.n	80004d0 <__aeabi_fdiv+0xc8>
 8000448:	2280      	movs	r2, #128	@ 0x80
 800044a:	2000      	movs	r0, #0
 800044c:	00e4      	lsls	r4, r4, #3
 800044e:	04d2      	lsls	r2, r2, #19
 8000450:	4314      	orrs	r4, r2
 8000452:	3b7f      	subs	r3, #127	@ 0x7f
 8000454:	4642      	mov	r2, r8
 8000456:	1aff      	subs	r7, r7, r3
 8000458:	464b      	mov	r3, r9
 800045a:	4072      	eors	r2, r6
 800045c:	2b0f      	cmp	r3, #15
 800045e:	d900      	bls.n	8000462 <__aeabi_fdiv+0x5a>
 8000460:	e09d      	b.n	800059e <__aeabi_fdiv+0x196>
 8000462:	4971      	ldr	r1, [pc, #452]	@ (8000628 <__aeabi_fdiv+0x220>)
 8000464:	009b      	lsls	r3, r3, #2
 8000466:	58cb      	ldr	r3, [r1, r3]
 8000468:	469f      	mov	pc, r3
 800046a:	2d00      	cmp	r5, #0
 800046c:	d15a      	bne.n	8000524 <__aeabi_fdiv+0x11c>
 800046e:	2308      	movs	r3, #8
 8000470:	4699      	mov	r9, r3
 8000472:	3b06      	subs	r3, #6
 8000474:	0274      	lsls	r4, r6, #9
 8000476:	469a      	mov	sl, r3
 8000478:	0073      	lsls	r3, r6, #1
 800047a:	27ff      	movs	r7, #255	@ 0xff
 800047c:	0a64      	lsrs	r4, r4, #9
 800047e:	0e1b      	lsrs	r3, r3, #24
 8000480:	0ff6      	lsrs	r6, r6, #31
 8000482:	2b00      	cmp	r3, #0
 8000484:	d1de      	bne.n	8000444 <__aeabi_fdiv+0x3c>
 8000486:	2c00      	cmp	r4, #0
 8000488:	d13b      	bne.n	8000502 <__aeabi_fdiv+0xfa>
 800048a:	2301      	movs	r3, #1
 800048c:	4642      	mov	r2, r8
 800048e:	4649      	mov	r1, r9
 8000490:	4072      	eors	r2, r6
 8000492:	4319      	orrs	r1, r3
 8000494:	290e      	cmp	r1, #14
 8000496:	d818      	bhi.n	80004ca <__aeabi_fdiv+0xc2>
 8000498:	4864      	ldr	r0, [pc, #400]	@ (800062c <__aeabi_fdiv+0x224>)
 800049a:	0089      	lsls	r1, r1, #2
 800049c:	5841      	ldr	r1, [r0, r1]
 800049e:	468f      	mov	pc, r1
 80004a0:	4653      	mov	r3, sl
 80004a2:	2b02      	cmp	r3, #2
 80004a4:	d100      	bne.n	80004a8 <__aeabi_fdiv+0xa0>
 80004a6:	e0b8      	b.n	800061a <__aeabi_fdiv+0x212>
 80004a8:	2b03      	cmp	r3, #3
 80004aa:	d06e      	beq.n	800058a <__aeabi_fdiv+0x182>
 80004ac:	4642      	mov	r2, r8
 80004ae:	002c      	movs	r4, r5
 80004b0:	2b01      	cmp	r3, #1
 80004b2:	d140      	bne.n	8000536 <__aeabi_fdiv+0x12e>
 80004b4:	2000      	movs	r0, #0
 80004b6:	2400      	movs	r4, #0
 80004b8:	05c0      	lsls	r0, r0, #23
 80004ba:	4320      	orrs	r0, r4
 80004bc:	07d2      	lsls	r2, r2, #31
 80004be:	4310      	orrs	r0, r2
 80004c0:	bce0      	pop	{r5, r6, r7}
 80004c2:	46ba      	mov	sl, r7
 80004c4:	46b1      	mov	r9, r6
 80004c6:	46a8      	mov	r8, r5
 80004c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004ca:	20ff      	movs	r0, #255	@ 0xff
 80004cc:	2400      	movs	r4, #0
 80004ce:	e7f3      	b.n	80004b8 <__aeabi_fdiv+0xb0>
 80004d0:	2c00      	cmp	r4, #0
 80004d2:	d120      	bne.n	8000516 <__aeabi_fdiv+0x10e>
 80004d4:	2302      	movs	r3, #2
 80004d6:	3fff      	subs	r7, #255	@ 0xff
 80004d8:	e7d8      	b.n	800048c <__aeabi_fdiv+0x84>
 80004da:	2d00      	cmp	r5, #0
 80004dc:	d105      	bne.n	80004ea <__aeabi_fdiv+0xe2>
 80004de:	2304      	movs	r3, #4
 80004e0:	4699      	mov	r9, r3
 80004e2:	3b03      	subs	r3, #3
 80004e4:	2700      	movs	r7, #0
 80004e6:	469a      	mov	sl, r3
 80004e8:	e7a5      	b.n	8000436 <__aeabi_fdiv+0x2e>
 80004ea:	0028      	movs	r0, r5
 80004ec:	f000 f8e8 	bl	80006c0 <__clzsi2>
 80004f0:	2776      	movs	r7, #118	@ 0x76
 80004f2:	1f43      	subs	r3, r0, #5
 80004f4:	409d      	lsls	r5, r3
 80004f6:	2300      	movs	r3, #0
 80004f8:	427f      	negs	r7, r7
 80004fa:	4699      	mov	r9, r3
 80004fc:	469a      	mov	sl, r3
 80004fe:	1a3f      	subs	r7, r7, r0
 8000500:	e799      	b.n	8000436 <__aeabi_fdiv+0x2e>
 8000502:	0020      	movs	r0, r4
 8000504:	f000 f8dc 	bl	80006c0 <__clzsi2>
 8000508:	1f43      	subs	r3, r0, #5
 800050a:	409c      	lsls	r4, r3
 800050c:	2376      	movs	r3, #118	@ 0x76
 800050e:	425b      	negs	r3, r3
 8000510:	1a1b      	subs	r3, r3, r0
 8000512:	2000      	movs	r0, #0
 8000514:	e79e      	b.n	8000454 <__aeabi_fdiv+0x4c>
 8000516:	2303      	movs	r3, #3
 8000518:	464a      	mov	r2, r9
 800051a:	431a      	orrs	r2, r3
 800051c:	4691      	mov	r9, r2
 800051e:	2003      	movs	r0, #3
 8000520:	33fc      	adds	r3, #252	@ 0xfc
 8000522:	e797      	b.n	8000454 <__aeabi_fdiv+0x4c>
 8000524:	230c      	movs	r3, #12
 8000526:	4699      	mov	r9, r3
 8000528:	3b09      	subs	r3, #9
 800052a:	27ff      	movs	r7, #255	@ 0xff
 800052c:	469a      	mov	sl, r3
 800052e:	e782      	b.n	8000436 <__aeabi_fdiv+0x2e>
 8000530:	2803      	cmp	r0, #3
 8000532:	d02c      	beq.n	800058e <__aeabi_fdiv+0x186>
 8000534:	0032      	movs	r2, r6
 8000536:	0038      	movs	r0, r7
 8000538:	307f      	adds	r0, #127	@ 0x7f
 800053a:	2800      	cmp	r0, #0
 800053c:	dd47      	ble.n	80005ce <__aeabi_fdiv+0x1c6>
 800053e:	0763      	lsls	r3, r4, #29
 8000540:	d004      	beq.n	800054c <__aeabi_fdiv+0x144>
 8000542:	230f      	movs	r3, #15
 8000544:	4023      	ands	r3, r4
 8000546:	2b04      	cmp	r3, #4
 8000548:	d000      	beq.n	800054c <__aeabi_fdiv+0x144>
 800054a:	3404      	adds	r4, #4
 800054c:	0123      	lsls	r3, r4, #4
 800054e:	d503      	bpl.n	8000558 <__aeabi_fdiv+0x150>
 8000550:	0038      	movs	r0, r7
 8000552:	4b37      	ldr	r3, [pc, #220]	@ (8000630 <__aeabi_fdiv+0x228>)
 8000554:	3080      	adds	r0, #128	@ 0x80
 8000556:	401c      	ands	r4, r3
 8000558:	28fe      	cmp	r0, #254	@ 0xfe
 800055a:	dcb6      	bgt.n	80004ca <__aeabi_fdiv+0xc2>
 800055c:	01a4      	lsls	r4, r4, #6
 800055e:	0a64      	lsrs	r4, r4, #9
 8000560:	b2c0      	uxtb	r0, r0
 8000562:	e7a9      	b.n	80004b8 <__aeabi_fdiv+0xb0>
 8000564:	2480      	movs	r4, #128	@ 0x80
 8000566:	2200      	movs	r2, #0
 8000568:	20ff      	movs	r0, #255	@ 0xff
 800056a:	03e4      	lsls	r4, r4, #15
 800056c:	e7a4      	b.n	80004b8 <__aeabi_fdiv+0xb0>
 800056e:	2380      	movs	r3, #128	@ 0x80
 8000570:	03db      	lsls	r3, r3, #15
 8000572:	421d      	tst	r5, r3
 8000574:	d001      	beq.n	800057a <__aeabi_fdiv+0x172>
 8000576:	421c      	tst	r4, r3
 8000578:	d00b      	beq.n	8000592 <__aeabi_fdiv+0x18a>
 800057a:	2480      	movs	r4, #128	@ 0x80
 800057c:	03e4      	lsls	r4, r4, #15
 800057e:	432c      	orrs	r4, r5
 8000580:	0264      	lsls	r4, r4, #9
 8000582:	4642      	mov	r2, r8
 8000584:	20ff      	movs	r0, #255	@ 0xff
 8000586:	0a64      	lsrs	r4, r4, #9
 8000588:	e796      	b.n	80004b8 <__aeabi_fdiv+0xb0>
 800058a:	4646      	mov	r6, r8
 800058c:	002c      	movs	r4, r5
 800058e:	2380      	movs	r3, #128	@ 0x80
 8000590:	03db      	lsls	r3, r3, #15
 8000592:	431c      	orrs	r4, r3
 8000594:	0264      	lsls	r4, r4, #9
 8000596:	0032      	movs	r2, r6
 8000598:	20ff      	movs	r0, #255	@ 0xff
 800059a:	0a64      	lsrs	r4, r4, #9
 800059c:	e78c      	b.n	80004b8 <__aeabi_fdiv+0xb0>
 800059e:	016d      	lsls	r5, r5, #5
 80005a0:	0160      	lsls	r0, r4, #5
 80005a2:	4285      	cmp	r5, r0
 80005a4:	d22d      	bcs.n	8000602 <__aeabi_fdiv+0x1fa>
 80005a6:	231b      	movs	r3, #27
 80005a8:	2400      	movs	r4, #0
 80005aa:	3f01      	subs	r7, #1
 80005ac:	2601      	movs	r6, #1
 80005ae:	0029      	movs	r1, r5
 80005b0:	0064      	lsls	r4, r4, #1
 80005b2:	006d      	lsls	r5, r5, #1
 80005b4:	2900      	cmp	r1, #0
 80005b6:	db01      	blt.n	80005bc <__aeabi_fdiv+0x1b4>
 80005b8:	4285      	cmp	r5, r0
 80005ba:	d301      	bcc.n	80005c0 <__aeabi_fdiv+0x1b8>
 80005bc:	1a2d      	subs	r5, r5, r0
 80005be:	4334      	orrs	r4, r6
 80005c0:	3b01      	subs	r3, #1
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d1f3      	bne.n	80005ae <__aeabi_fdiv+0x1a6>
 80005c6:	1e6b      	subs	r3, r5, #1
 80005c8:	419d      	sbcs	r5, r3
 80005ca:	432c      	orrs	r4, r5
 80005cc:	e7b3      	b.n	8000536 <__aeabi_fdiv+0x12e>
 80005ce:	2301      	movs	r3, #1
 80005d0:	1a1b      	subs	r3, r3, r0
 80005d2:	2b1b      	cmp	r3, #27
 80005d4:	dd00      	ble.n	80005d8 <__aeabi_fdiv+0x1d0>
 80005d6:	e76d      	b.n	80004b4 <__aeabi_fdiv+0xac>
 80005d8:	0021      	movs	r1, r4
 80005da:	379e      	adds	r7, #158	@ 0x9e
 80005dc:	40d9      	lsrs	r1, r3
 80005de:	40bc      	lsls	r4, r7
 80005e0:	000b      	movs	r3, r1
 80005e2:	1e61      	subs	r1, r4, #1
 80005e4:	418c      	sbcs	r4, r1
 80005e6:	4323      	orrs	r3, r4
 80005e8:	0759      	lsls	r1, r3, #29
 80005ea:	d004      	beq.n	80005f6 <__aeabi_fdiv+0x1ee>
 80005ec:	210f      	movs	r1, #15
 80005ee:	4019      	ands	r1, r3
 80005f0:	2904      	cmp	r1, #4
 80005f2:	d000      	beq.n	80005f6 <__aeabi_fdiv+0x1ee>
 80005f4:	3304      	adds	r3, #4
 80005f6:	0159      	lsls	r1, r3, #5
 80005f8:	d413      	bmi.n	8000622 <__aeabi_fdiv+0x21a>
 80005fa:	019b      	lsls	r3, r3, #6
 80005fc:	2000      	movs	r0, #0
 80005fe:	0a5c      	lsrs	r4, r3, #9
 8000600:	e75a      	b.n	80004b8 <__aeabi_fdiv+0xb0>
 8000602:	231a      	movs	r3, #26
 8000604:	2401      	movs	r4, #1
 8000606:	1a2d      	subs	r5, r5, r0
 8000608:	e7d0      	b.n	80005ac <__aeabi_fdiv+0x1a4>
 800060a:	1e98      	subs	r0, r3, #2
 800060c:	4243      	negs	r3, r0
 800060e:	4158      	adcs	r0, r3
 8000610:	4240      	negs	r0, r0
 8000612:	0032      	movs	r2, r6
 8000614:	2400      	movs	r4, #0
 8000616:	b2c0      	uxtb	r0, r0
 8000618:	e74e      	b.n	80004b8 <__aeabi_fdiv+0xb0>
 800061a:	4642      	mov	r2, r8
 800061c:	20ff      	movs	r0, #255	@ 0xff
 800061e:	2400      	movs	r4, #0
 8000620:	e74a      	b.n	80004b8 <__aeabi_fdiv+0xb0>
 8000622:	2001      	movs	r0, #1
 8000624:	2400      	movs	r4, #0
 8000626:	e747      	b.n	80004b8 <__aeabi_fdiv+0xb0>
 8000628:	08003a04 	.word	0x08003a04
 800062c:	08003a44 	.word	0x08003a44
 8000630:	f7ffffff 	.word	0xf7ffffff

08000634 <__aeabi_ui2f>:
 8000634:	b510      	push	{r4, lr}
 8000636:	1e04      	subs	r4, r0, #0
 8000638:	d00d      	beq.n	8000656 <__aeabi_ui2f+0x22>
 800063a:	f000 f841 	bl	80006c0 <__clzsi2>
 800063e:	239e      	movs	r3, #158	@ 0x9e
 8000640:	1a1b      	subs	r3, r3, r0
 8000642:	2b96      	cmp	r3, #150	@ 0x96
 8000644:	dc0c      	bgt.n	8000660 <__aeabi_ui2f+0x2c>
 8000646:	2808      	cmp	r0, #8
 8000648:	d034      	beq.n	80006b4 <__aeabi_ui2f+0x80>
 800064a:	3808      	subs	r0, #8
 800064c:	4084      	lsls	r4, r0
 800064e:	0264      	lsls	r4, r4, #9
 8000650:	0a64      	lsrs	r4, r4, #9
 8000652:	b2d8      	uxtb	r0, r3
 8000654:	e001      	b.n	800065a <__aeabi_ui2f+0x26>
 8000656:	2000      	movs	r0, #0
 8000658:	2400      	movs	r4, #0
 800065a:	05c0      	lsls	r0, r0, #23
 800065c:	4320      	orrs	r0, r4
 800065e:	bd10      	pop	{r4, pc}
 8000660:	2b99      	cmp	r3, #153	@ 0x99
 8000662:	dc13      	bgt.n	800068c <__aeabi_ui2f+0x58>
 8000664:	1f42      	subs	r2, r0, #5
 8000666:	4094      	lsls	r4, r2
 8000668:	4a14      	ldr	r2, [pc, #80]	@ (80006bc <__aeabi_ui2f+0x88>)
 800066a:	4022      	ands	r2, r4
 800066c:	0761      	lsls	r1, r4, #29
 800066e:	d01c      	beq.n	80006aa <__aeabi_ui2f+0x76>
 8000670:	210f      	movs	r1, #15
 8000672:	4021      	ands	r1, r4
 8000674:	2904      	cmp	r1, #4
 8000676:	d018      	beq.n	80006aa <__aeabi_ui2f+0x76>
 8000678:	3204      	adds	r2, #4
 800067a:	08d4      	lsrs	r4, r2, #3
 800067c:	0152      	lsls	r2, r2, #5
 800067e:	d515      	bpl.n	80006ac <__aeabi_ui2f+0x78>
 8000680:	239f      	movs	r3, #159	@ 0x9f
 8000682:	0264      	lsls	r4, r4, #9
 8000684:	1a18      	subs	r0, r3, r0
 8000686:	0a64      	lsrs	r4, r4, #9
 8000688:	b2c0      	uxtb	r0, r0
 800068a:	e7e6      	b.n	800065a <__aeabi_ui2f+0x26>
 800068c:	0002      	movs	r2, r0
 800068e:	0021      	movs	r1, r4
 8000690:	321b      	adds	r2, #27
 8000692:	4091      	lsls	r1, r2
 8000694:	000a      	movs	r2, r1
 8000696:	1e51      	subs	r1, r2, #1
 8000698:	418a      	sbcs	r2, r1
 800069a:	2105      	movs	r1, #5
 800069c:	1a09      	subs	r1, r1, r0
 800069e:	40cc      	lsrs	r4, r1
 80006a0:	4314      	orrs	r4, r2
 80006a2:	4a06      	ldr	r2, [pc, #24]	@ (80006bc <__aeabi_ui2f+0x88>)
 80006a4:	4022      	ands	r2, r4
 80006a6:	0761      	lsls	r1, r4, #29
 80006a8:	d1e2      	bne.n	8000670 <__aeabi_ui2f+0x3c>
 80006aa:	08d4      	lsrs	r4, r2, #3
 80006ac:	0264      	lsls	r4, r4, #9
 80006ae:	0a64      	lsrs	r4, r4, #9
 80006b0:	b2d8      	uxtb	r0, r3
 80006b2:	e7d2      	b.n	800065a <__aeabi_ui2f+0x26>
 80006b4:	0264      	lsls	r4, r4, #9
 80006b6:	0a64      	lsrs	r4, r4, #9
 80006b8:	308e      	adds	r0, #142	@ 0x8e
 80006ba:	e7ce      	b.n	800065a <__aeabi_ui2f+0x26>
 80006bc:	fbffffff 	.word	0xfbffffff

080006c0 <__clzsi2>:
 80006c0:	211c      	movs	r1, #28
 80006c2:	2301      	movs	r3, #1
 80006c4:	041b      	lsls	r3, r3, #16
 80006c6:	4298      	cmp	r0, r3
 80006c8:	d301      	bcc.n	80006ce <__clzsi2+0xe>
 80006ca:	0c00      	lsrs	r0, r0, #16
 80006cc:	3910      	subs	r1, #16
 80006ce:	0a1b      	lsrs	r3, r3, #8
 80006d0:	4298      	cmp	r0, r3
 80006d2:	d301      	bcc.n	80006d8 <__clzsi2+0x18>
 80006d4:	0a00      	lsrs	r0, r0, #8
 80006d6:	3908      	subs	r1, #8
 80006d8:	091b      	lsrs	r3, r3, #4
 80006da:	4298      	cmp	r0, r3
 80006dc:	d301      	bcc.n	80006e2 <__clzsi2+0x22>
 80006de:	0900      	lsrs	r0, r0, #4
 80006e0:	3904      	subs	r1, #4
 80006e2:	a202      	add	r2, pc, #8	@ (adr r2, 80006ec <__clzsi2+0x2c>)
 80006e4:	5c10      	ldrb	r0, [r2, r0]
 80006e6:	1840      	adds	r0, r0, r1
 80006e8:	4770      	bx	lr
 80006ea:	46c0      	nop			@ (mov r8, r8)
 80006ec:	02020304 	.word	0x02020304
 80006f0:	01010101 	.word	0x01010101
	...

080006fc <apInit>:
bool button_data[BUTTON_MAX_CH];



void apInit(void)
{
 80006fc:	b510      	push	{r4, lr}
  ledInit();
 80006fe:	f000 f89d 	bl	800083c <ledInit>
  pwmInit();
 8000702:	f000 f8cb 	bl	800089c <pwmInit>
  adcInit();
 8000706:	f000 f85b 	bl	80007c0 <adcInit>
  buttonInit();
 800070a:	f000 f879 	bl	8000800 <buttonInit>
  uartInit();
 800070e:	f000 f8e3 	bl	80008d8 <uartInit>
}
 8000712:	bd10      	pop	{r4, pc}

08000714 <apMain>:

void apMain(void)
{
 8000714:	b570      	push	{r4, r5, r6, lr}
  uint32_t pre_time = 0;

  ledSetDuty(_DEF_CH1, 100);
 8000716:	2164      	movs	r1, #100	@ 0x64
 8000718:	2000      	movs	r0, #0
 800071a:	f000 f8b7 	bl	800088c <ledSetDuty>
  uint32_t pre_time = 0;
 800071e:	2500      	movs	r5, #0
  while(1)
  {
    if(millis()-pre_time >= 500)
 8000720:	f000 f94f 	bl	80009c2 <millis>
 8000724:	1b40      	subs	r0, r0, r5
 8000726:	23fa      	movs	r3, #250	@ 0xfa
 8000728:	005b      	lsls	r3, r3, #1
 800072a:	4298      	cmp	r0, r3
 800072c:	d237      	bcs.n	800079e <apMain+0x8a>
      ledToggle(_DEF_CH1);

    }


    adc_vol = (float)adcReadVoltage(_DEF_CH1)/100.f;
 800072e:	2000      	movs	r0, #0
 8000730:	f000 f85c 	bl	80007ec <adcReadVoltage>
 8000734:	f7ff ff7e 	bl	8000634 <__aeabi_ui2f>
 8000738:	491c      	ldr	r1, [pc, #112]	@ (80007ac <apMain+0x98>)
 800073a:	f7ff fe65 	bl	8000408 <__aeabi_fdiv>
 800073e:	4b1c      	ldr	r3, [pc, #112]	@ (80007b0 <apMain+0x9c>)
 8000740:	6018      	str	r0, [r3, #0]
    adc_vol_vref = (float)adcReadVoltage(_DEF_CH3)/100.f;
 8000742:	2002      	movs	r0, #2
 8000744:	f000 f852 	bl	80007ec <adcReadVoltage>
 8000748:	f7ff ff74 	bl	8000634 <__aeabi_ui2f>
 800074c:	4917      	ldr	r1, [pc, #92]	@ (80007ac <apMain+0x98>)
 800074e:	f7ff fe5b 	bl	8000408 <__aeabi_fdiv>
 8000752:	4b18      	ldr	r3, [pc, #96]	@ (80007b4 <apMain+0xa0>)
 8000754:	6018      	str	r0, [r3, #0]


    button_data[_BUTTON_CH_SEL] = buttonGetPressed(_BUTTON_CH_SEL);
 8000756:	2000      	movs	r0, #0
 8000758:	f000 f854 	bl	8000804 <buttonGetPressed>
 800075c:	4c16      	ldr	r4, [pc, #88]	@ (80007b8 <apMain+0xa4>)
 800075e:	7020      	strb	r0, [r4, #0]
    button_data[_BUTTON_CH_LEFT] = buttonGetPressed(_BUTTON_CH_LEFT);
 8000760:	2001      	movs	r0, #1
 8000762:	f000 f84f 	bl	8000804 <buttonGetPressed>
 8000766:	7060      	strb	r0, [r4, #1]
    button_data[_BUTTON_CH_DOWN] = buttonGetPressed(_BUTTON_CH_DOWN);
 8000768:	2002      	movs	r0, #2
 800076a:	f000 f84b 	bl	8000804 <buttonGetPressed>
 800076e:	70a0      	strb	r0, [r4, #2]
    button_data[_BUTTON_CH_UP] = buttonGetPressed(_BUTTON_CH_UP);
 8000770:	2003      	movs	r0, #3
 8000772:	f000 f847 	bl	8000804 <buttonGetPressed>
 8000776:	70e0      	strb	r0, [r4, #3]
    button_data[_BUTTON_CH_RIGHT] = buttonGetPressed(_BUTTON_CH_RIGHT);
 8000778:	2004      	movs	r0, #4
 800077a:	f000 f843 	bl	8000804 <buttonGetPressed>
 800077e:	7120      	strb	r0, [r4, #4]

    if(uartAvailable(_DEF_CH1) > 0)
 8000780:	2000      	movs	r0, #0
 8000782:	f000 f8cb 	bl	800091c <uartAvailable>
 8000786:	2800      	cmp	r0, #0
 8000788:	d0ca      	beq.n	8000720 <apMain+0xc>
    {
      uint8_t rx_data;
      rx_data = uartRead(_DEF_CH1);
 800078a:	2000      	movs	r0, #0
 800078c:	f000 f8e8 	bl	8000960 <uartRead>
 8000790:	0002      	movs	r2, r0
      uartPrintf(_DEF_CH1, "rx data : 0x%02X (%c) \n",rx_data,rx_data);
 8000792:	490a      	ldr	r1, [pc, #40]	@ (80007bc <apMain+0xa8>)
 8000794:	0003      	movs	r3, r0
 8000796:	2000      	movs	r0, #0
 8000798:	f000 f8fa 	bl	8000990 <uartPrintf>
 800079c:	e7c0      	b.n	8000720 <apMain+0xc>
      pre_time = millis();
 800079e:	f000 f910 	bl	80009c2 <millis>
 80007a2:	0005      	movs	r5, r0
      ledToggle(_DEF_CH1);
 80007a4:	2000      	movs	r0, #0
 80007a6:	f000 f861 	bl	800086c <ledToggle>
 80007aa:	e7c0      	b.n	800072e <apMain+0x1a>
 80007ac:	42c80000 	.word	0x42c80000
 80007b0:	20000088 	.word	0x20000088
 80007b4:	20000084 	.word	0x20000084
 80007b8:	2000007c 	.word	0x2000007c
 80007bc:	08003a80 	.word	0x08003a80

080007c0 <adcInit>:

uint16_t adc_data[3];
//uint32_t adc_time;

bool adcInit(void)
{
 80007c0:	b510      	push	{r4, lr}
  HAL_ADCEx_Calibration_Start(&hadc1);
 80007c2:	4c05      	ldr	r4, [pc, #20]	@ (80007d8 <adcInit+0x18>)
 80007c4:	0020      	movs	r0, r4
 80007c6:	f001 f807 	bl	80017d8 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1,(uint32_t *)&adc_data,3);
 80007ca:	4904      	ldr	r1, [pc, #16]	@ (80007dc <adcInit+0x1c>)
 80007cc:	2203      	movs	r2, #3
 80007ce:	0020      	movs	r0, r4
 80007d0:	f000 ff5e 	bl	8001690 <HAL_ADC_Start_DMA>

  return true;
}
 80007d4:	2001      	movs	r0, #1
 80007d6:	bd10      	pop	{r4, pc}
 80007d8:	20000330 	.word	0x20000330
 80007dc:	2000008c 	.word	0x2000008c

080007e0 <adcRead>:
uint16_t adcRead(uint8_t ch)
{
  uint16_t ret = 0;


  ret = adc_data[ch];
 80007e0:	4b01      	ldr	r3, [pc, #4]	@ (80007e8 <adcRead+0x8>)
 80007e2:	0040      	lsls	r0, r0, #1
 80007e4:	5ac0      	ldrh	r0, [r0, r3]


  return ret;

}
 80007e6:	4770      	bx	lr
 80007e8:	2000008c 	.word	0x2000008c

080007ec <adcReadVoltage>:
uint32_t adcReadVoltage(uint8_t ch)
{
 80007ec:	b510      	push	{r4, lr}

  uint32_t ret;
  uint32_t adc_data;
  adc_data = adcRead(ch);
 80007ee:	f7ff fff7 	bl	80007e0 <adcRead>


  ret = (330 *adc_data)/ 4096;
 80007f2:	0083      	lsls	r3, r0, #2
 80007f4:	1818      	adds	r0, r3, r0
 80007f6:	0143      	lsls	r3, r0, #5
 80007f8:	18c0      	adds	r0, r0, r3
 80007fa:	0040      	lsls	r0, r0, #1
 80007fc:	0b00      	lsrs	r0, r0, #12

  return ret;
}
 80007fe:	bd10      	pop	{r4, pc}

08000800 <buttonInit>:


bool buttonInit(void)
{
  return true;
}
 8000800:	2001      	movs	r0, #1
 8000802:	4770      	bx	lr

08000804 <buttonGetPressed>:

bool buttonGetPressed(uint8_t ch)
{
 8000804:	b510      	push	{r4, lr}
 8000806:	0004      	movs	r4, r0
  bool ret = false;
  uint32_t adc_voltage;

  if(ch>=BUTTON_MAX_CH)
 8000808:	2804      	cmp	r0, #4
 800080a:	d901      	bls.n	8000810 <buttonGetPressed+0xc>
    return false;
 800080c:	2000      	movs	r0, #0
      ret = true;
  }


  return ret;
}
 800080e:	bd10      	pop	{r4, pc}
  adc_voltage = adcReadVoltage(adc_ch);
 8000810:	2000      	movs	r0, #0
 8000812:	f7ff ffeb 	bl	80007ec <adcReadVoltage>
  if(adc_voltage >= button_adc[ch].adc_min && adc_voltage <= button_adc[ch].adc_max)
 8000816:	4b08      	ldr	r3, [pc, #32]	@ (8000838 <buttonGetPressed+0x34>)
 8000818:	00a2      	lsls	r2, r4, #2
 800081a:	5ad3      	ldrh	r3, [r2, r3]
 800081c:	4283      	cmp	r3, r0
 800081e:	d806      	bhi.n	800082e <buttonGetPressed+0x2a>
 8000820:	4b05      	ldr	r3, [pc, #20]	@ (8000838 <buttonGetPressed+0x34>)
 8000822:	189b      	adds	r3, r3, r2
 8000824:	885b      	ldrh	r3, [r3, #2]
 8000826:	4283      	cmp	r3, r0
 8000828:	d203      	bcs.n	8000832 <buttonGetPressed+0x2e>
  bool ret = false;
 800082a:	2000      	movs	r0, #0
 800082c:	e7ef      	b.n	800080e <buttonGetPressed+0xa>
 800082e:	2000      	movs	r0, #0
 8000830:	e7ed      	b.n	800080e <buttonGetPressed+0xa>
      ret = true;
 8000832:	2001      	movs	r0, #1
 8000834:	e7eb      	b.n	800080e <buttonGetPressed+0xa>
 8000836:	46c0      	nop			@ (mov r8, r8)
 8000838:	08003a98 	.word	0x08003a98

0800083c <ledInit>:


bool ledInit(void)
{
  return true;
}
 800083c:	2001      	movs	r0, #1
 800083e:	4770      	bx	lr

08000840 <ledOn>:
void ledOn(uint8_t ch)
{
 8000840:	b510      	push	{r4, lr}
  switch(ch)
 8000842:	2800      	cmp	r0, #0
 8000844:	d000      	beq.n	8000848 <ledOn+0x8>
    case _DEF_CH1:
     pwmWrite(_DEF_CH1,100 - led_duty[_DEF_CH1]);
      break;
  }

}
 8000846:	bd10      	pop	{r4, pc}
     pwmWrite(_DEF_CH1,100 - led_duty[_DEF_CH1]);
 8000848:	4b03      	ldr	r3, [pc, #12]	@ (8000858 <ledOn+0x18>)
 800084a:	881b      	ldrh	r3, [r3, #0]
 800084c:	2164      	movs	r1, #100	@ 0x64
 800084e:	1ac9      	subs	r1, r1, r3
 8000850:	b289      	uxth	r1, r1
 8000852:	f000 f82d 	bl	80008b0 <pwmWrite>
}
 8000856:	e7f6      	b.n	8000846 <ledOn+0x6>
 8000858:	20000000 	.word	0x20000000

0800085c <ledOff>:
void ledOff(uint8_t ch)
{
 800085c:	b510      	push	{r4, lr}
  switch(ch)
 800085e:	2800      	cmp	r0, #0
 8000860:	d000      	beq.n	8000864 <ledOff+0x8>
    case _DEF_CH1:
      pwmWrite(_DEF_CH1,100);
      break;
  }

}
 8000862:	bd10      	pop	{r4, pc}
      pwmWrite(_DEF_CH1,100);
 8000864:	2164      	movs	r1, #100	@ 0x64
 8000866:	f000 f823 	bl	80008b0 <pwmWrite>
}
 800086a:	e7fa      	b.n	8000862 <ledOff+0x6>

0800086c <ledToggle>:
void ledToggle(uint8_t ch)
{
 800086c:	b510      	push	{r4, lr}
  switch(ch)
 800086e:	2800      	cmp	r0, #0
 8000870:	d000      	beq.n	8000874 <ledToggle+0x8>
      else
        ledOff(_DEF_CH1);
      break;
  }

}
 8000872:	bd10      	pop	{r4, pc}
      if(pwmRead(_DEF_CH1) == 100 )
 8000874:	f000 f824 	bl	80008c0 <pwmRead>
 8000878:	2864      	cmp	r0, #100	@ 0x64
 800087a:	d003      	beq.n	8000884 <ledToggle+0x18>
        ledOff(_DEF_CH1);
 800087c:	2000      	movs	r0, #0
 800087e:	f7ff ffed 	bl	800085c <ledOff>
}
 8000882:	e7f6      	b.n	8000872 <ledToggle+0x6>
        ledOn(_DEF_CH1);
 8000884:	2000      	movs	r0, #0
 8000886:	f7ff ffdb 	bl	8000840 <ledOn>
 800088a:	e7f2      	b.n	8000872 <ledToggle+0x6>

0800088c <ledSetDuty>:

void ledSetDuty(uint8_t ch,uint16_t duty_data)
{
  switch(ch)
 800088c:	2800      	cmp	r0, #0
 800088e:	d102      	bne.n	8000896 <ledSetDuty+0xa>
    {
      case _DEF_CH1:
        led_duty[ch] = duty_data;
 8000890:	4b01      	ldr	r3, [pc, #4]	@ (8000898 <ledSetDuty+0xc>)
 8000892:	0040      	lsls	r0, r0, #1
 8000894:	52c1      	strh	r1, [r0, r3]
        break;
    }
}
 8000896:	4770      	bx	lr
 8000898:	20000000 	.word	0x20000000

0800089c <pwmInit>:




bool pwmInit(void)
{
 800089c:	b510      	push	{r4, lr}
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800089e:	4803      	ldr	r0, [pc, #12]	@ (80008ac <pwmInit+0x10>)
 80008a0:	2100      	movs	r1, #0
 80008a2:	f001 fde5 	bl	8002470 <HAL_TIM_PWM_Start>

  return true;
}
 80008a6:	2001      	movs	r0, #1
 80008a8:	bd10      	pop	{r4, pc}
 80008aa:	46c0      	nop			@ (mov r8, r8)
 80008ac:	20000288 	.word	0x20000288

080008b0 <pwmWrite>:
void pwmWrite(uint8_t ch,uint16_t duty)
{
  switch(ch)
 80008b0:	2800      	cmp	r0, #0
 80008b2:	d102      	bne.n	80008ba <pwmWrite+0xa>
  {
    case _DEF_CH1:
      htim1.Instance->CCR1 = duty;
 80008b4:	4b01      	ldr	r3, [pc, #4]	@ (80008bc <pwmWrite+0xc>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	6359      	str	r1, [r3, #52]	@ 0x34
      break;
  }

}
 80008ba:	4770      	bx	lr
 80008bc:	20000288 	.word	0x20000288

080008c0 <pwmRead>:
uint16_t pwmRead(uint8_t ch)
{
  uint16_t pwm_data = 0;

  switch(ch)
 80008c0:	2800      	cmp	r0, #0
 80008c2:	d104      	bne.n	80008ce <pwmRead+0xe>
    {
      case _DEF_CH1:
        pwm_data = htim1.Instance->CCR1;
 80008c4:	4b03      	ldr	r3, [pc, #12]	@ (80008d4 <pwmRead+0x14>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80008ca:	b280      	uxth	r0, r0
        break;
    }

  return pwm_data;
}
 80008cc:	4770      	bx	lr
  uint16_t pwm_data = 0;
 80008ce:	2000      	movs	r0, #0
 80008d0:	e7fc      	b.n	80008cc <pwmRead+0xc>
 80008d2:	46c0      	nop			@ (mov r8, r8)
 80008d4:	20000288 	.word	0x20000288

080008d8 <uartInit>:
static uint16_t q_out = 0;
static uint8_t q_buf[UART_Q_BUF_MAX];


bool     uartInit(void)
{
 80008d8:	b510      	push	{r4, lr}
  HAL_UART_Receive_DMA(&huart1, &q_buf[0] , UART_Q_BUF_MAX);
 80008da:	2280      	movs	r2, #128	@ 0x80
 80008dc:	4903      	ldr	r1, [pc, #12]	@ (80008ec <uartInit+0x14>)
 80008de:	4804      	ldr	r0, [pc, #16]	@ (80008f0 <uartInit+0x18>)
 80008e0:	0052      	lsls	r2, r2, #1
 80008e2:	f002 fb01 	bl	8002ee8 <HAL_UART_Receive_DMA>
  return true;
}
 80008e6:	2001      	movs	r0, #1
 80008e8:	bd10      	pop	{r4, pc}
 80008ea:	46c0      	nop			@ (mov r8, r8)
 80008ec:	20000094 	.word	0x20000094
 80008f0:	200001f4 	.word	0x200001f4

080008f4 <uartWrite>:

uint32_t uartWrite(uint8_t ch,uint8_t* p_data,uint32_t length)
{
 80008f4:	b510      	push	{r4, lr}
 80008f6:	0014      	movs	r4, r2
  uint32_t ret = 0;
  HAL_StatusTypeDef hal_ret;


  switch(ch)
 80008f8:	2800      	cmp	r0, #0
 80008fa:	d001      	beq.n	8000900 <uartWrite+0xc>
  uint32_t ret = 0;
 80008fc:	2000      	movs	r0, #0
      }
      break;
  }

  return ret;
}
 80008fe:	bd10      	pop	{r4, pc}
      hal_ret = HAL_UART_Transmit(&huart1, p_data, length, 100);
 8000900:	b292      	uxth	r2, r2
 8000902:	4805      	ldr	r0, [pc, #20]	@ (8000918 <uartWrite+0x24>)
 8000904:	2364      	movs	r3, #100	@ 0x64
 8000906:	f002 f974 	bl	8002bf2 <HAL_UART_Transmit>
      if(hal_ret == HAL_OK)
 800090a:	2800      	cmp	r0, #0
 800090c:	d001      	beq.n	8000912 <uartWrite+0x1e>
  uint32_t ret = 0;
 800090e:	2000      	movs	r0, #0
 8000910:	e7f5      	b.n	80008fe <uartWrite+0xa>
        ret = length;
 8000912:	0020      	movs	r0, r4
  return ret;
 8000914:	e7f3      	b.n	80008fe <uartWrite+0xa>
 8000916:	46c0      	nop			@ (mov r8, r8)
 8000918:	200001f4 	.word	0x200001f4

0800091c <uartAvailable>:

uint32_t uartAvailable(uint8_t ch)
{
  uint32_t ret = 0;

  switch(ch)
 800091c:	2800      	cmp	r0, #0
 800091e:	d116      	bne.n	800094e <uartAvailable+0x32>
  {
    case _DEF_CH1:
      q_in = (UART_Q_BUF_MAX - huart1.hdmarx->Instance->CNDTR) % UART_Q_BUF_MAX;
 8000920:	4b0c      	ldr	r3, [pc, #48]	@ (8000954 <uartAvailable+0x38>)
 8000922:	2280      	movs	r2, #128	@ 0x80
 8000924:	589b      	ldr	r3, [r3, r2]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	685a      	ldr	r2, [r3, #4]
 800092a:	b292      	uxth	r2, r2
 800092c:	4252      	negs	r2, r2
 800092e:	23ff      	movs	r3, #255	@ 0xff
 8000930:	4013      	ands	r3, r2
 8000932:	4a09      	ldr	r2, [pc, #36]	@ (8000958 <uartAvailable+0x3c>)
 8000934:	8013      	strh	r3, [r2, #0]
      ret = (UART_Q_BUF_MAX + q_in - q_out) % UART_Q_BUF_MAX;
 8000936:	3301      	adds	r3, #1
 8000938:	33ff      	adds	r3, #255	@ 0xff
 800093a:	4a08      	ldr	r2, [pc, #32]	@ (800095c <uartAvailable+0x40>)
 800093c:	8812      	ldrh	r2, [r2, #0]
 800093e:	1a9b      	subs	r3, r3, r2
 8000940:	17da      	asrs	r2, r3, #31
 8000942:	0e12      	lsrs	r2, r2, #24
 8000944:	189b      	adds	r3, r3, r2
 8000946:	30ff      	adds	r0, #255	@ 0xff
 8000948:	4018      	ands	r0, r3
 800094a:	1a80      	subs	r0, r0, r2
      break;
  }

  return ret;
}
 800094c:	4770      	bx	lr
  uint32_t ret = 0;
 800094e:	2000      	movs	r0, #0
  return ret;
 8000950:	e7fc      	b.n	800094c <uartAvailable+0x30>
 8000952:	46c0      	nop			@ (mov r8, r8)
 8000954:	200001f4 	.word	0x200001f4
 8000958:	20000196 	.word	0x20000196
 800095c:	20000194 	.word	0x20000194

08000960 <uartRead>:

uint8_t  uartRead(uint8_t ch)
{
  uint8_t ret = 0;

  switch(ch)
 8000960:	2800      	cmp	r0, #0
 8000962:	d10d      	bne.n	8000980 <uartRead+0x20>
  {
    case _DEF_CH1:
      if( q_out != q_in)
 8000964:	4b07      	ldr	r3, [pc, #28]	@ (8000984 <uartRead+0x24>)
 8000966:	881b      	ldrh	r3, [r3, #0]
 8000968:	4a07      	ldr	r2, [pc, #28]	@ (8000988 <uartRead+0x28>)
 800096a:	8812      	ldrh	r2, [r2, #0]
 800096c:	4293      	cmp	r3, r2
 800096e:	d008      	beq.n	8000982 <uartRead+0x22>
      {
        ret = q_buf[q_out];
 8000970:	4a06      	ldr	r2, [pc, #24]	@ (800098c <uartRead+0x2c>)
 8000972:	5cd0      	ldrb	r0, [r2, r3]
        q_out = (q_out+1) % UART_Q_BUF_MAX;
 8000974:	3301      	adds	r3, #1
 8000976:	22ff      	movs	r2, #255	@ 0xff
 8000978:	4013      	ands	r3, r2
 800097a:	4a02      	ldr	r2, [pc, #8]	@ (8000984 <uartRead+0x24>)
 800097c:	8013      	strh	r3, [r2, #0]
 800097e:	e000      	b.n	8000982 <uartRead+0x22>
  uint8_t ret = 0;
 8000980:	2000      	movs	r0, #0
      break;
  }


  return ret;
}
 8000982:	4770      	bx	lr
 8000984:	20000194 	.word	0x20000194
 8000988:	20000196 	.word	0x20000196
 800098c:	20000094 	.word	0x20000094

08000990 <uartPrintf>:


uint32_t uartPrintf(uint8_t ch,const char *fmt, ...)
{
 8000990:	b40e      	push	{r1, r2, r3}
 8000992:	b510      	push	{r4, lr}
 8000994:	b0c3      	sub	sp, #268	@ 0x10c
 8000996:	0004      	movs	r4, r0
 8000998:	ab45      	add	r3, sp, #276	@ 0x114
 800099a:	cb04      	ldmia	r3!, {r2}
  uint32_t ret = 0;
  va_list arg;
  char print_buf[256];

  va_start(arg,fmt);
 800099c:	9341      	str	r3, [sp, #260]	@ 0x104

  int len;
  len = vsnprintf(print_buf,256,fmt,arg);
 800099e:	2180      	movs	r1, #128	@ 0x80
 80009a0:	0049      	lsls	r1, r1, #1
 80009a2:	a801      	add	r0, sp, #4
 80009a4:	f002 fb9c 	bl	80030e0 <vsniprintf>
 80009a8:	1e02      	subs	r2, r0, #0

  va_end(arg);

  if(len>0)
 80009aa:	dc05      	bgt.n	80009b8 <uartPrintf+0x28>
  uint32_t ret = 0;
 80009ac:	2000      	movs	r0, #0
  {
    ret = uartWrite(ch,(uint8_t *)print_buf,len);
  }

  return ret;
}
 80009ae:	b043      	add	sp, #268	@ 0x10c
 80009b0:	bc10      	pop	{r4}
 80009b2:	bc08      	pop	{r3}
 80009b4:	b003      	add	sp, #12
 80009b6:	4718      	bx	r3
    ret = uartWrite(ch,(uint8_t *)print_buf,len);
 80009b8:	a901      	add	r1, sp, #4
 80009ba:	0020      	movs	r0, r4
 80009bc:	f7ff ff9a 	bl	80008f4 <uartWrite>
 80009c0:	e7f5      	b.n	80009ae <uartPrintf+0x1e>

080009c2 <millis>:
{
  HAL_Delay(time_ms);
}

uint32_t millis(void)
{
 80009c2:	b510      	push	{r4, lr}
  return HAL_GetTick();
 80009c4:	f000 fb44 	bl	8001050 <HAL_GetTick>
}
 80009c8:	bd10      	pop	{r4, pc}
	...

080009cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80009cc:	b082      	sub	sp, #8

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009ce:	4a05      	ldr	r2, [pc, #20]	@ (80009e4 <MX_DMA_Init+0x18>)
 80009d0:	6b91      	ldr	r1, [r2, #56]	@ 0x38
 80009d2:	2301      	movs	r3, #1
 80009d4:	4319      	orrs	r1, r3
 80009d6:	6391      	str	r1, [r2, #56]	@ 0x38
 80009d8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80009da:	4013      	ands	r3, r2
 80009dc:	9301      	str	r3, [sp, #4]
 80009de:	9b01      	ldr	r3, [sp, #4]

}
 80009e0:	b002      	add	sp, #8
 80009e2:	4770      	bx	lr
 80009e4:	40021000 	.word	0x40021000

080009e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009e8:	b082      	sub	sp, #8
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ea:	4b09      	ldr	r3, [pc, #36]	@ (8000a10 <MX_GPIO_Init+0x28>)
 80009ec:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80009ee:	2201      	movs	r2, #1
 80009f0:	4311      	orrs	r1, r2
 80009f2:	6359      	str	r1, [r3, #52]	@ 0x34
 80009f4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80009f6:	400a      	ands	r2, r1
 80009f8:	9200      	str	r2, [sp, #0]
 80009fa:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009fc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80009fe:	2202      	movs	r2, #2
 8000a00:	4311      	orrs	r1, r2
 8000a02:	6359      	str	r1, [r3, #52]	@ 0x34
 8000a04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a06:	401a      	ands	r2, r3
 8000a08:	9201      	str	r2, [sp, #4]
 8000a0a:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a0c:	b002      	add	sp, #8
 8000a0e:	4770      	bx	lr
 8000a10:	40021000 	.word	0x40021000

08000a14 <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a14:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a16:	e7fe      	b.n	8000a16 <Error_Handler+0x2>

08000a18 <MX_TIM1_Init>:
{
 8000a18:	b500      	push	{lr}
 8000a1a:	b09d      	sub	sp, #116	@ 0x74
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a1c:	2210      	movs	r2, #16
 8000a1e:	2100      	movs	r1, #0
 8000a20:	a818      	add	r0, sp, #96	@ 0x60
 8000a22:	f002 fb69 	bl	80030f8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a26:	220c      	movs	r2, #12
 8000a28:	2100      	movs	r1, #0
 8000a2a:	a815      	add	r0, sp, #84	@ 0x54
 8000a2c:	f002 fb64 	bl	80030f8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a30:	221c      	movs	r2, #28
 8000a32:	2100      	movs	r1, #0
 8000a34:	a80e      	add	r0, sp, #56	@ 0x38
 8000a36:	f002 fb5f 	bl	80030f8 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000a3a:	2234      	movs	r2, #52	@ 0x34
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	a801      	add	r0, sp, #4
 8000a40:	f002 fb5a 	bl	80030f8 <memset>
  htim1.Instance = TIM1;
 8000a44:	482f      	ldr	r0, [pc, #188]	@ (8000b04 <MX_TIM1_Init+0xec>)
 8000a46:	4b30      	ldr	r3, [pc, #192]	@ (8000b08 <MX_TIM1_Init+0xf0>)
 8000a48:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 47;
 8000a4a:	232f      	movs	r3, #47	@ 0x2f
 8000a4c:	6043      	str	r3, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 99;
 8000a52:	2263      	movs	r2, #99	@ 0x63
 8000a54:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a56:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a58:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a5a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a5c:	f001 fb98 	bl	8002190 <HAL_TIM_Base_Init>
 8000a60:	2800      	cmp	r0, #0
 8000a62:	d143      	bne.n	8000aec <MX_TIM1_Init+0xd4>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a64:	2380      	movs	r3, #128	@ 0x80
 8000a66:	015b      	lsls	r3, r3, #5
 8000a68:	9318      	str	r3, [sp, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a6a:	4826      	ldr	r0, [pc, #152]	@ (8000b04 <MX_TIM1_Init+0xec>)
 8000a6c:	a918      	add	r1, sp, #96	@ 0x60
 8000a6e:	f001 fc6d 	bl	800234c <HAL_TIM_ConfigClockSource>
 8000a72:	2800      	cmp	r0, #0
 8000a74:	d13c      	bne.n	8000af0 <MX_TIM1_Init+0xd8>
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8000a76:	4823      	ldr	r0, [pc, #140]	@ (8000b04 <MX_TIM1_Init+0xec>)
 8000a78:	f001 fbba 	bl	80021f0 <HAL_TIM_OC_Init>
 8000a7c:	2800      	cmp	r0, #0
 8000a7e:	d139      	bne.n	8000af4 <MX_TIM1_Init+0xdc>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a80:	2300      	movs	r3, #0
 8000a82:	9315      	str	r3, [sp, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000a84:	9316      	str	r3, [sp, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a86:	9317      	str	r3, [sp, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a88:	481e      	ldr	r0, [pc, #120]	@ (8000b04 <MX_TIM1_Init+0xec>)
 8000a8a:	a915      	add	r1, sp, #84	@ 0x54
 8000a8c:	f001 fd82 	bl	8002594 <HAL_TIMEx_MasterConfigSynchronization>
 8000a90:	2800      	cmp	r0, #0
 8000a92:	d131      	bne.n	8000af8 <MX_TIM1_Init+0xe0>
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000a94:	2300      	movs	r3, #0
 8000a96:	930e      	str	r3, [sp, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8000a98:	930f      	str	r3, [sp, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a9a:	9310      	str	r3, [sp, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a9c:	9311      	str	r3, [sp, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a9e:	9312      	str	r3, [sp, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000aa0:	9313      	str	r3, [sp, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000aa2:	9314      	str	r3, [sp, #80]	@ 0x50
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000aa4:	4817      	ldr	r0, [pc, #92]	@ (8000b04 <MX_TIM1_Init+0xec>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	a90e      	add	r1, sp, #56	@ 0x38
 8000aaa:	f001 fc0d 	bl	80022c8 <HAL_TIM_OC_ConfigChannel>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	d124      	bne.n	8000afc <MX_TIM1_Init+0xe4>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ab6:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000ab8:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000aba:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000abc:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000abe:	2280      	movs	r2, #128	@ 0x80
 8000ac0:	0192      	lsls	r2, r2, #6
 8000ac2:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000ac4:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000ac6:	9308      	str	r3, [sp, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000ac8:	9309      	str	r3, [sp, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000aca:	2280      	movs	r2, #128	@ 0x80
 8000acc:	0492      	lsls	r2, r2, #18
 8000ace:	920a      	str	r2, [sp, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000ad0:	930b      	str	r3, [sp, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000ad2:	930c      	str	r3, [sp, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000ad4:	930d      	str	r3, [sp, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000ad6:	480b      	ldr	r0, [pc, #44]	@ (8000b04 <MX_TIM1_Init+0xec>)
 8000ad8:	a901      	add	r1, sp, #4
 8000ada:	f001 fd93 	bl	8002604 <HAL_TIMEx_ConfigBreakDeadTime>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	d10e      	bne.n	8000b00 <MX_TIM1_Init+0xe8>
  HAL_TIM_MspPostInit(&htim1);
 8000ae2:	4808      	ldr	r0, [pc, #32]	@ (8000b04 <MX_TIM1_Init+0xec>)
 8000ae4:	f000 f992 	bl	8000e0c <HAL_TIM_MspPostInit>
}
 8000ae8:	b01d      	add	sp, #116	@ 0x74
 8000aea:	bd00      	pop	{pc}
    Error_Handler();
 8000aec:	f7ff ff92 	bl	8000a14 <Error_Handler>
    Error_Handler();
 8000af0:	f7ff ff90 	bl	8000a14 <Error_Handler>
    Error_Handler();
 8000af4:	f7ff ff8e 	bl	8000a14 <Error_Handler>
    Error_Handler();
 8000af8:	f7ff ff8c 	bl	8000a14 <Error_Handler>
    Error_Handler();
 8000afc:	f7ff ff8a 	bl	8000a14 <Error_Handler>
    Error_Handler();
 8000b00:	f7ff ff88 	bl	8000a14 <Error_Handler>
 8000b04:	20000288 	.word	0x20000288
 8000b08:	40012c00 	.word	0x40012c00

08000b0c <MX_ADC1_Init>:
{
 8000b0c:	b500      	push	{lr}
 8000b0e:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b10:	220c      	movs	r2, #12
 8000b12:	2100      	movs	r1, #0
 8000b14:	a801      	add	r0, sp, #4
 8000b16:	f002 faef 	bl	80030f8 <memset>
  hadc1.Instance = ADC1;
 8000b1a:	4828      	ldr	r0, [pc, #160]	@ (8000bbc <MX_ADC1_Init+0xb0>)
 8000b1c:	4b28      	ldr	r3, [pc, #160]	@ (8000bc0 <MX_ADC1_Init+0xb4>)
 8000b1e:	6003      	str	r3, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000b20:	2380      	movs	r3, #128	@ 0x80
 8000b22:	05db      	lsls	r3, r3, #23
 8000b24:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b26:	2300      	movs	r3, #0
 8000b28:	6083      	str	r3, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b2a:	60c3      	str	r3, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b2c:	2280      	movs	r2, #128	@ 0x80
 8000b2e:	0392      	lsls	r2, r2, #14
 8000b30:	6102      	str	r2, [r0, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b32:	2204      	movs	r2, #4
 8000b34:	6142      	str	r2, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000b36:	7603      	strb	r3, [r0, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000b38:	7643      	strb	r3, [r0, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000b3a:	3a03      	subs	r2, #3
 8000b3c:	7682      	strb	r2, [r0, #26]
  hadc1.Init.NbrOfConversion = 3;
 8000b3e:	2103      	movs	r1, #3
 8000b40:	61c1      	str	r1, [r0, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b42:	6243      	str	r3, [r0, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b44:	6283      	str	r3, [r0, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000b46:	3129      	adds	r1, #41	@ 0x29
 8000b48:	5442      	strb	r2, [r0, r1]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b4a:	6303      	str	r3, [r0, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8000b4c:	3925      	subs	r1, #37	@ 0x25
 8000b4e:	6341      	str	r1, [r0, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000b50:	6383      	str	r3, [r0, #56]	@ 0x38
  hadc1.Init.OversamplingMode = ENABLE;
 8000b52:	3135      	adds	r1, #53	@ 0x35
 8000b54:	5442      	strb	r2, [r0, r1]
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_8;
 8000b56:	3207      	adds	r2, #7
 8000b58:	6402      	str	r2, [r0, #64]	@ 0x40
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_3;
 8000b5a:	3258      	adds	r2, #88	@ 0x58
 8000b5c:	6442      	str	r2, [r0, #68]	@ 0x44
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8000b5e:	6483      	str	r3, [r0, #72]	@ 0x48
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000b60:	64c3      	str	r3, [r0, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b62:	f000 fa7b 	bl	800105c <HAL_ADC_Init>
 8000b66:	2800      	cmp	r0, #0
 8000b68:	d120      	bne.n	8000bac <MX_ADC1_Init+0xa0>
  sConfig.Channel = ADC_CHANNEL_4;
 8000b6a:	4b16      	ldr	r3, [pc, #88]	@ (8000bc4 <MX_ADC1_Init+0xb8>)
 8000b6c:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000b72:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b74:	4811      	ldr	r0, [pc, #68]	@ (8000bbc <MX_ADC1_Init+0xb0>)
 8000b76:	a901      	add	r1, sp, #4
 8000b78:	f000 fbe6 	bl	8001348 <HAL_ADC_ConfigChannel>
 8000b7c:	2800      	cmp	r0, #0
 8000b7e:	d117      	bne.n	8000bb0 <MX_ADC1_Init+0xa4>
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000b80:	4b11      	ldr	r3, [pc, #68]	@ (8000bc8 <MX_ADC1_Init+0xbc>)
 8000b82:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000b84:	2304      	movs	r3, #4
 8000b86:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b88:	480c      	ldr	r0, [pc, #48]	@ (8000bbc <MX_ADC1_Init+0xb0>)
 8000b8a:	a901      	add	r1, sp, #4
 8000b8c:	f000 fbdc 	bl	8001348 <HAL_ADC_ConfigChannel>
 8000b90:	2800      	cmp	r0, #0
 8000b92:	d10f      	bne.n	8000bb4 <MX_ADC1_Init+0xa8>
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000b94:	4b0d      	ldr	r3, [pc, #52]	@ (8000bcc <MX_ADC1_Init+0xc0>)
 8000b96:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000b98:	2308      	movs	r3, #8
 8000b9a:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b9c:	4807      	ldr	r0, [pc, #28]	@ (8000bbc <MX_ADC1_Init+0xb0>)
 8000b9e:	a901      	add	r1, sp, #4
 8000ba0:	f000 fbd2 	bl	8001348 <HAL_ADC_ConfigChannel>
 8000ba4:	2800      	cmp	r0, #0
 8000ba6:	d107      	bne.n	8000bb8 <MX_ADC1_Init+0xac>
}
 8000ba8:	b005      	add	sp, #20
 8000baa:	bd00      	pop	{pc}
    Error_Handler();
 8000bac:	f7ff ff32 	bl	8000a14 <Error_Handler>
    Error_Handler();
 8000bb0:	f7ff ff30 	bl	8000a14 <Error_Handler>
    Error_Handler();
 8000bb4:	f7ff ff2e 	bl	8000a14 <Error_Handler>
    Error_Handler();
 8000bb8:	f7ff ff2c 	bl	8000a14 <Error_Handler>
 8000bbc:	20000330 	.word	0x20000330
 8000bc0:	40012400 	.word	0x40012400
 8000bc4:	10000010 	.word	0x10000010
 8000bc8:	a4000200 	.word	0xa4000200
 8000bcc:	a8000400 	.word	0xa8000400

08000bd0 <MX_USART1_UART_Init>:
{
 8000bd0:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 8000bd2:	4817      	ldr	r0, [pc, #92]	@ (8000c30 <MX_USART1_UART_Init+0x60>)
 8000bd4:	4b17      	ldr	r3, [pc, #92]	@ (8000c34 <MX_USART1_UART_Init+0x64>)
 8000bd6:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8000bd8:	23e1      	movs	r3, #225	@ 0xe1
 8000bda:	025b      	lsls	r3, r3, #9
 8000bdc:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000bde:	2300      	movs	r3, #0
 8000be0:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000be2:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000be4:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000be6:	220c      	movs	r2, #12
 8000be8:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bea:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bec:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bee:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000bf0:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bf2:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000bf4:	f002 f8e6 	bl	8002dc4 <HAL_UART_Init>
 8000bf8:	2800      	cmp	r0, #0
 8000bfa:	d111      	bne.n	8000c20 <MX_USART1_UART_Init+0x50>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bfc:	480c      	ldr	r0, [pc, #48]	@ (8000c30 <MX_USART1_UART_Init+0x60>)
 8000bfe:	2100      	movs	r1, #0
 8000c00:	f002 f9ec 	bl	8002fdc <HAL_UARTEx_SetTxFifoThreshold>
 8000c04:	2800      	cmp	r0, #0
 8000c06:	d10d      	bne.n	8000c24 <MX_USART1_UART_Init+0x54>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c08:	4809      	ldr	r0, [pc, #36]	@ (8000c30 <MX_USART1_UART_Init+0x60>)
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	f002 fa0c 	bl	8003028 <HAL_UARTEx_SetRxFifoThreshold>
 8000c10:	2800      	cmp	r0, #0
 8000c12:	d109      	bne.n	8000c28 <MX_USART1_UART_Init+0x58>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000c14:	4806      	ldr	r0, [pc, #24]	@ (8000c30 <MX_USART1_UART_Init+0x60>)
 8000c16:	f002 f9c1 	bl	8002f9c <HAL_UARTEx_DisableFifoMode>
 8000c1a:	2800      	cmp	r0, #0
 8000c1c:	d106      	bne.n	8000c2c <MX_USART1_UART_Init+0x5c>
}
 8000c1e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000c20:	f7ff fef8 	bl	8000a14 <Error_Handler>
    Error_Handler();
 8000c24:	f7ff fef6 	bl	8000a14 <Error_Handler>
    Error_Handler();
 8000c28:	f7ff fef4 	bl	8000a14 <Error_Handler>
    Error_Handler();
 8000c2c:	f7ff fef2 	bl	8000a14 <Error_Handler>
 8000c30:	200001f4 	.word	0x200001f4
 8000c34:	40013800 	.word	0x40013800

08000c38 <SystemClock_Config>:
{
 8000c38:	b510      	push	{r4, lr}
  * @rmtoll FLASH_ACR    FLASH_ACR_PRFTEN        LL_FLASH_EnablePrefetch
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_EnablePrefetch(void)
{
  SET_BIT(FLASH->ACR, FLASH_ACR_PRFTEN);
 8000c3a:	4923      	ldr	r1, [pc, #140]	@ (8000cc8 <SystemClock_Config+0x90>)
 8000c3c:	680b      	ldr	r3, [r1, #0]
 8000c3e:	2280      	movs	r2, #128	@ 0x80
 8000c40:	0052      	lsls	r2, r2, #1
 8000c42:	4313      	orrs	r3, r2
 8000c44:	600b      	str	r3, [r1, #0]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000c46:	680b      	ldr	r3, [r1, #0]
 8000c48:	2007      	movs	r0, #7
 8000c4a:	4383      	bics	r3, r0
 8000c4c:	3806      	subs	r0, #6
 8000c4e:	4303      	orrs	r3, r0
 8000c50:	600b      	str	r3, [r1, #0]
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000c52:	4b1e      	ldr	r3, [pc, #120]	@ (8000ccc <SystemClock_Config+0x94>)
 8000c54:	6819      	ldr	r1, [r3, #0]
 8000c56:	430a      	orrs	r2, r1
 8000c58:	601a      	str	r2, [r3, #0]
}
 8000c5a:	e001      	b.n	8000c60 <SystemClock_Config+0x28>
  while(LL_RCC_HSI_IsReady() != 1)
 8000c5c:	2901      	cmp	r1, #1
 8000c5e:	d009      	beq.n	8000c74 <SystemClock_Config+0x3c>
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8000c60:	4b1a      	ldr	r3, [pc, #104]	@ (8000ccc <SystemClock_Config+0x94>)
 8000c62:	681a      	ldr	r2, [r3, #0]
 8000c64:	2380      	movs	r3, #128	@ 0x80
 8000c66:	00db      	lsls	r3, r3, #3
 8000c68:	0011      	movs	r1, r2
 8000c6a:	4019      	ands	r1, r3
 8000c6c:	421a      	tst	r2, r3
 8000c6e:	d0f5      	beq.n	8000c5c <SystemClock_Config+0x24>
 8000c70:	2101      	movs	r1, #1
 8000c72:	e7f3      	b.n	8000c5c <SystemClock_Config+0x24>
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8000c74:	4b15      	ldr	r3, [pc, #84]	@ (8000ccc <SystemClock_Config+0x94>)
 8000c76:	6859      	ldr	r1, [r3, #4]
 8000c78:	4a15      	ldr	r2, [pc, #84]	@ (8000cd0 <SystemClock_Config+0x98>)
 8000c7a:	4011      	ands	r1, r2
 8000c7c:	2280      	movs	r2, #128	@ 0x80
 8000c7e:	01d2      	lsls	r2, r2, #7
 8000c80:	430a      	orrs	r2, r1
 8000c82:	605a      	str	r2, [r3, #4]
  *         @arg @ref LL_RCC_HSI_DIV_128
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetHSIDiv(uint32_t HSIDiv)
{
  MODIFY_REG(RCC->CR, RCC_CR_HSIDIV, HSIDiv);
 8000c84:	681a      	ldr	r2, [r3, #0]
 8000c86:	4913      	ldr	r1, [pc, #76]	@ (8000cd4 <SystemClock_Config+0x9c>)
 8000c88:	400a      	ands	r2, r1
 8000c8a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000c8c:	689a      	ldr	r2, [r3, #8]
 8000c8e:	4912      	ldr	r1, [pc, #72]	@ (8000cd8 <SystemClock_Config+0xa0>)
 8000c90:	400a      	ands	r2, r1
 8000c92:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000c94:	689a      	ldr	r2, [r3, #8]
 8000c96:	2107      	movs	r1, #7
 8000c98:	438a      	bics	r2, r1
 8000c9a:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000c9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000ccc <SystemClock_Config+0x94>)
 8000c9e:	689b      	ldr	r3, [r3, #8]
 8000ca0:	2238      	movs	r2, #56	@ 0x38
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8000ca2:	421a      	tst	r2, r3
 8000ca4:	d1fa      	bne.n	8000c9c <SystemClock_Config+0x64>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler);
 8000ca6:	4a09      	ldr	r2, [pc, #36]	@ (8000ccc <SystemClock_Config+0x94>)
 8000ca8:	6893      	ldr	r3, [r2, #8]
 8000caa:	490c      	ldr	r1, [pc, #48]	@ (8000cdc <SystemClock_Config+0xa4>)
 8000cac:	400b      	ands	r3, r1
 8000cae:	6093      	str	r3, [r2, #8]
  LL_SetSystemCoreClock(48000000);
 8000cb0:	480b      	ldr	r0, [pc, #44]	@ (8000ce0 <SystemClock_Config+0xa8>)
 8000cb2:	f002 f9e1 	bl	8003078 <LL_SetSystemCoreClock>
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8000cb6:	2000      	movs	r0, #0
 8000cb8:	f000 f97e 	bl	8000fb8 <HAL_InitTick>
 8000cbc:	2800      	cmp	r0, #0
 8000cbe:	d100      	bne.n	8000cc2 <SystemClock_Config+0x8a>
}
 8000cc0:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000cc2:	f7ff fea7 	bl	8000a14 <Error_Handler>
 8000cc6:	46c0      	nop			@ (mov r8, r8)
 8000cc8:	40022000 	.word	0x40022000
 8000ccc:	40021000 	.word	0x40021000
 8000cd0:	ffff80ff 	.word	0xffff80ff
 8000cd4:	ffffc7ff 	.word	0xffffc7ff
 8000cd8:	fffff0ff 	.word	0xfffff0ff
 8000cdc:	ffff8fff 	.word	0xffff8fff
 8000ce0:	02dc6c00 	.word	0x02dc6c00

08000ce4 <main>:
{
 8000ce4:	b510      	push	{r4, lr}
  HAL_Init();
 8000ce6:	f000 f993 	bl	8001010 <HAL_Init>
  SystemClock_Config();
 8000cea:	f7ff ffa5 	bl	8000c38 <SystemClock_Config>
  MX_GPIO_Init();
 8000cee:	f7ff fe7b 	bl	80009e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000cf2:	f7ff fe6b 	bl	80009cc <MX_DMA_Init>
  MX_TIM1_Init();
 8000cf6:	f7ff fe8f 	bl	8000a18 <MX_TIM1_Init>
  MX_ADC1_Init();
 8000cfa:	f7ff ff07 	bl	8000b0c <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000cfe:	f7ff ff67 	bl	8000bd0 <MX_USART1_UART_Init>
  apInit();
 8000d02:	f7ff fcfb 	bl	80006fc <apInit>
  apMain();
 8000d06:	f7ff fd05 	bl	8000714 <apMain>
  while (1)
 8000d0a:	e7fe      	b.n	8000d0a <main+0x26>

08000d0c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d0c:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d38 <HAL_MspInit+0x2c>)
 8000d10:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8000d12:	2201      	movs	r2, #1
 8000d14:	4311      	orrs	r1, r2
 8000d16:	6419      	str	r1, [r3, #64]	@ 0x40
 8000d18:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8000d1a:	400a      	ands	r2, r1
 8000d1c:	9200      	str	r2, [sp, #0]
 8000d1e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d20:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000d22:	2180      	movs	r1, #128	@ 0x80
 8000d24:	0549      	lsls	r1, r1, #21
 8000d26:	430a      	orrs	r2, r1
 8000d28:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000d2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d2c:	400b      	ands	r3, r1
 8000d2e:	9301      	str	r3, [sp, #4]
 8000d30:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d32:	b002      	add	sp, #8
 8000d34:	4770      	bx	lr
 8000d36:	46c0      	nop			@ (mov r8, r8)
 8000d38:	40021000 	.word	0x40021000

08000d3c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d3c:	b510      	push	{r4, lr}
 8000d3e:	b088      	sub	sp, #32
 8000d40:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d42:	2214      	movs	r2, #20
 8000d44:	2100      	movs	r1, #0
 8000d46:	a803      	add	r0, sp, #12
 8000d48:	f002 f9d6 	bl	80030f8 <memset>
  if(hadc->Instance==ADC1)
 8000d4c:	6822      	ldr	r2, [r4, #0]
 8000d4e:	4b20      	ldr	r3, [pc, #128]	@ (8000dd0 <HAL_ADC_MspInit+0x94>)
 8000d50:	429a      	cmp	r2, r3
 8000d52:	d001      	beq.n	8000d58 <HAL_ADC_MspInit+0x1c>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000d54:	b008      	add	sp, #32
 8000d56:	bd10      	pop	{r4, pc}
  *         @arg @ref LL_RCC_ADC_CLKSOURCE_HSIKER
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8000d58:	4b1e      	ldr	r3, [pc, #120]	@ (8000dd4 <HAL_ADC_MspInit+0x98>)
 8000d5a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8000d5c:	0092      	lsls	r2, r2, #2
 8000d5e:	0892      	lsrs	r2, r2, #2
 8000d60:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_ADC_CLK_ENABLE();
 8000d62:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d64:	2180      	movs	r1, #128	@ 0x80
 8000d66:	0349      	lsls	r1, r1, #13
 8000d68:	430a      	orrs	r2, r1
 8000d6a:	641a      	str	r2, [r3, #64]	@ 0x40
 8000d6c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d6e:	400a      	ands	r2, r1
 8000d70:	9201      	str	r2, [sp, #4]
 8000d72:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d74:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000d76:	2201      	movs	r2, #1
 8000d78:	4311      	orrs	r1, r2
 8000d7a:	6359      	str	r1, [r3, #52]	@ 0x34
 8000d7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d7e:	401a      	ands	r2, r3
 8000d80:	9202      	str	r2, [sp, #8]
 8000d82:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000d84:	2310      	movs	r3, #16
 8000d86:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d88:	3b0d      	subs	r3, #13
 8000d8a:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d8c:	20a0      	movs	r0, #160	@ 0xa0
 8000d8e:	a903      	add	r1, sp, #12
 8000d90:	05c0      	lsls	r0, r0, #23
 8000d92:	f000 ff2f 	bl	8001bf4 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8000d96:	4810      	ldr	r0, [pc, #64]	@ (8000dd8 <HAL_ADC_MspInit+0x9c>)
 8000d98:	4b10      	ldr	r3, [pc, #64]	@ (8000ddc <HAL_ADC_MspInit+0xa0>)
 8000d9a:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000d9c:	2305      	movs	r3, #5
 8000d9e:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000da0:	2300      	movs	r3, #0
 8000da2:	6083      	str	r3, [r0, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000da4:	60c3      	str	r3, [r0, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000da6:	2280      	movs	r2, #128	@ 0x80
 8000da8:	6102      	str	r2, [r0, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000daa:	3280      	adds	r2, #128	@ 0x80
 8000dac:	6142      	str	r2, [r0, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000dae:	2280      	movs	r2, #128	@ 0x80
 8000db0:	00d2      	lsls	r2, r2, #3
 8000db2:	6182      	str	r2, [r0, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000db4:	2220      	movs	r2, #32
 8000db6:	61c2      	str	r2, [r0, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000db8:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000dba:	f000 fe73 	bl	8001aa4 <HAL_DMA_Init>
 8000dbe:	2800      	cmp	r0, #0
 8000dc0:	d103      	bne.n	8000dca <HAL_ADC_MspInit+0x8e>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000dc2:	4b05      	ldr	r3, [pc, #20]	@ (8000dd8 <HAL_ADC_MspInit+0x9c>)
 8000dc4:	6523      	str	r3, [r4, #80]	@ 0x50
 8000dc6:	629c      	str	r4, [r3, #40]	@ 0x28
}
 8000dc8:	e7c4      	b.n	8000d54 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 8000dca:	f7ff fe23 	bl	8000a14 <Error_Handler>
 8000dce:	e7f8      	b.n	8000dc2 <HAL_ADC_MspInit+0x86>
 8000dd0:	40012400 	.word	0x40012400
 8000dd4:	40021000 	.word	0x40021000
 8000dd8:	200002d4 	.word	0x200002d4
 8000ddc:	40020008 	.word	0x40020008

08000de0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000de0:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM1)
 8000de2:	6802      	ldr	r2, [r0, #0]
 8000de4:	4b07      	ldr	r3, [pc, #28]	@ (8000e04 <HAL_TIM_Base_MspInit+0x24>)
 8000de6:	429a      	cmp	r2, r3
 8000de8:	d001      	beq.n	8000dee <HAL_TIM_Base_MspInit+0xe>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000dea:	b002      	add	sp, #8
 8000dec:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000dee:	4b06      	ldr	r3, [pc, #24]	@ (8000e08 <HAL_TIM_Base_MspInit+0x28>)
 8000df0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000df2:	2180      	movs	r1, #128	@ 0x80
 8000df4:	0109      	lsls	r1, r1, #4
 8000df6:	430a      	orrs	r2, r1
 8000df8:	641a      	str	r2, [r3, #64]	@ 0x40
 8000dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dfc:	400b      	ands	r3, r1
 8000dfe:	9301      	str	r3, [sp, #4]
 8000e00:	9b01      	ldr	r3, [sp, #4]
}
 8000e02:	e7f2      	b.n	8000dea <HAL_TIM_Base_MspInit+0xa>
 8000e04:	40012c00 	.word	0x40012c00
 8000e08:	40021000 	.word	0x40021000

08000e0c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000e0c:	b510      	push	{r4, lr}
 8000e0e:	b086      	sub	sp, #24
 8000e10:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e12:	2214      	movs	r2, #20
 8000e14:	2100      	movs	r1, #0
 8000e16:	a801      	add	r0, sp, #4
 8000e18:	f002 f96e 	bl	80030f8 <memset>
  if(htim->Instance==TIM1)
 8000e1c:	6822      	ldr	r2, [r4, #0]
 8000e1e:	4b0d      	ldr	r3, [pc, #52]	@ (8000e54 <HAL_TIM_MspPostInit+0x48>)
 8000e20:	429a      	cmp	r2, r3
 8000e22:	d001      	beq.n	8000e28 <HAL_TIM_MspPostInit+0x1c>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000e24:	b006      	add	sp, #24
 8000e26:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e28:	4a0b      	ldr	r2, [pc, #44]	@ (8000e58 <HAL_TIM_MspPostInit+0x4c>)
 8000e2a:	6b51      	ldr	r1, [r2, #52]	@ 0x34
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	4319      	orrs	r1, r3
 8000e30:	6351      	str	r1, [r2, #52]	@ 0x34
 8000e32:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000e34:	4013      	ands	r3, r2
 8000e36:	9300      	str	r3, [sp, #0]
 8000e38:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000e3a:	2320      	movs	r3, #32
 8000e3c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e3e:	3b1e      	subs	r3, #30
 8000e40:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM1;
 8000e42:	3303      	adds	r3, #3
 8000e44:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e46:	20a0      	movs	r0, #160	@ 0xa0
 8000e48:	a901      	add	r1, sp, #4
 8000e4a:	05c0      	lsls	r0, r0, #23
 8000e4c:	f000 fed2 	bl	8001bf4 <HAL_GPIO_Init>
}
 8000e50:	e7e8      	b.n	8000e24 <HAL_TIM_MspPostInit+0x18>
 8000e52:	46c0      	nop			@ (mov r8, r8)
 8000e54:	40012c00 	.word	0x40012c00
 8000e58:	40021000 	.word	0x40021000

08000e5c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e5c:	b510      	push	{r4, lr}
 8000e5e:	b088      	sub	sp, #32
 8000e60:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e62:	2214      	movs	r2, #20
 8000e64:	2100      	movs	r1, #0
 8000e66:	a803      	add	r0, sp, #12
 8000e68:	f002 f946 	bl	80030f8 <memset>
  if(huart->Instance==USART1)
 8000e6c:	6822      	ldr	r2, [r4, #0]
 8000e6e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ee8 <HAL_UART_MspInit+0x8c>)
 8000e70:	429a      	cmp	r2, r3
 8000e72:	d001      	beq.n	8000e78 <HAL_UART_MspInit+0x1c>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000e74:	b008      	add	sp, #32
 8000e76:	bd10      	pop	{r4, pc}
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 8000e78:	4b1c      	ldr	r3, [pc, #112]	@ (8000eec <HAL_UART_MspInit+0x90>)
 8000e7a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8000e7c:	2103      	movs	r1, #3
 8000e7e:	438a      	bics	r2, r1
 8000e80:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e82:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e84:	2180      	movs	r1, #128	@ 0x80
 8000e86:	01c9      	lsls	r1, r1, #7
 8000e88:	430a      	orrs	r2, r1
 8000e8a:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e8e:	400a      	ands	r2, r1
 8000e90:	9201      	str	r2, [sp, #4]
 8000e92:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e94:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000e96:	2202      	movs	r2, #2
 8000e98:	4311      	orrs	r1, r2
 8000e9a:	6359      	str	r1, [r3, #52]	@ 0x34
 8000e9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	9302      	str	r3, [sp, #8]
 8000ea2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ea4:	23c0      	movs	r3, #192	@ 0xc0
 8000ea6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea8:	9204      	str	r2, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eaa:	a903      	add	r1, sp, #12
 8000eac:	4810      	ldr	r0, [pc, #64]	@ (8000ef0 <HAL_UART_MspInit+0x94>)
 8000eae:	f000 fea1 	bl	8001bf4 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel2;
 8000eb2:	4810      	ldr	r0, [pc, #64]	@ (8000ef4 <HAL_UART_MspInit+0x98>)
 8000eb4:	4b10      	ldr	r3, [pc, #64]	@ (8000ef8 <HAL_UART_MspInit+0x9c>)
 8000eb6:	6003      	str	r3, [r0, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8000eb8:	2332      	movs	r3, #50	@ 0x32
 8000eba:	6043      	str	r3, [r0, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	6083      	str	r3, [r0, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ec0:	60c3      	str	r3, [r0, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ec2:	2280      	movs	r2, #128	@ 0x80
 8000ec4:	6102      	str	r2, [r0, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ec6:	6143      	str	r3, [r0, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ec8:	6183      	str	r3, [r0, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8000eca:	3a60      	subs	r2, #96	@ 0x60
 8000ecc:	61c2      	str	r2, [r0, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000ece:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000ed0:	f000 fde8 	bl	8001aa4 <HAL_DMA_Init>
 8000ed4:	2800      	cmp	r0, #0
 8000ed6:	d104      	bne.n	8000ee2 <HAL_UART_MspInit+0x86>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000ed8:	4b06      	ldr	r3, [pc, #24]	@ (8000ef4 <HAL_UART_MspInit+0x98>)
 8000eda:	2280      	movs	r2, #128	@ 0x80
 8000edc:	50a3      	str	r3, [r4, r2]
 8000ede:	629c      	str	r4, [r3, #40]	@ 0x28
}
 8000ee0:	e7c8      	b.n	8000e74 <HAL_UART_MspInit+0x18>
      Error_Handler();
 8000ee2:	f7ff fd97 	bl	8000a14 <Error_Handler>
 8000ee6:	e7f7      	b.n	8000ed8 <HAL_UART_MspInit+0x7c>
 8000ee8:	40013800 	.word	0x40013800
 8000eec:	40021000 	.word	0x40021000
 8000ef0:	50000400 	.word	0x50000400
 8000ef4:	20000198 	.word	0x20000198
 8000ef8:	4002001c 	.word	0x4002001c

08000efc <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000efc:	e7fe      	b.n	8000efc <NMI_Handler>

08000efe <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000efe:	e7fe      	b.n	8000efe <HardFault_Handler>

08000f00 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000f00:	4770      	bx	lr

08000f02 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f02:	4770      	bx	lr

08000f04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f04:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f06:	f000 f897 	bl	8001038 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f0a:	bd10      	pop	{r4, pc}

08000f0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f0c:	b510      	push	{r4, lr}
 8000f0e:	0003      	movs	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f10:	4a0c      	ldr	r2, [pc, #48]	@ (8000f44 <_sbrk+0x38>)
 8000f12:	490d      	ldr	r1, [pc, #52]	@ (8000f48 <_sbrk+0x3c>)
 8000f14:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f16:	490d      	ldr	r1, [pc, #52]	@ (8000f4c <_sbrk+0x40>)
 8000f18:	6809      	ldr	r1, [r1, #0]
 8000f1a:	2900      	cmp	r1, #0
 8000f1c:	d007      	beq.n	8000f2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f1e:	490b      	ldr	r1, [pc, #44]	@ (8000f4c <_sbrk+0x40>)
 8000f20:	6808      	ldr	r0, [r1, #0]
 8000f22:	18c3      	adds	r3, r0, r3
 8000f24:	4293      	cmp	r3, r2
 8000f26:	d806      	bhi.n	8000f36 <_sbrk+0x2a>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8000f28:	4a08      	ldr	r2, [pc, #32]	@ (8000f4c <_sbrk+0x40>)
 8000f2a:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8000f2c:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8000f2e:	4907      	ldr	r1, [pc, #28]	@ (8000f4c <_sbrk+0x40>)
 8000f30:	4807      	ldr	r0, [pc, #28]	@ (8000f50 <_sbrk+0x44>)
 8000f32:	6008      	str	r0, [r1, #0]
 8000f34:	e7f3      	b.n	8000f1e <_sbrk+0x12>
    errno = ENOMEM;
 8000f36:	f002 f8e7 	bl	8003108 <__errno>
 8000f3a:	230c      	movs	r3, #12
 8000f3c:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000f3e:	2001      	movs	r0, #1
 8000f40:	4240      	negs	r0, r0
 8000f42:	e7f3      	b.n	8000f2c <_sbrk+0x20>
 8000f44:	20003000 	.word	0x20003000
 8000f48:	00000400 	.word	0x00000400
 8000f4c:	20000394 	.word	0x20000394
 8000f50:	200004e8 	.word	0x200004e8

08000f54 <SystemInit>:
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000f54:	4b02      	ldr	r3, [pc, #8]	@ (8000f60 <SystemInit+0xc>)
 8000f56:	2280      	movs	r2, #128	@ 0x80
 8000f58:	0512      	lsls	r2, r2, #20
 8000f5a:	609a      	str	r2, [r3, #8]
#endif
}
 8000f5c:	4770      	bx	lr
 8000f5e:	46c0      	nop			@ (mov r8, r8)
 8000f60:	e000ed00 	.word	0xe000ed00

08000f64 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f64:	480d      	ldr	r0, [pc, #52]	@ (8000f9c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f66:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f68:	f7ff fff4 	bl	8000f54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000f6c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000f6e:	e003      	b.n	8000f78 <LoopCopyDataInit>

08000f70 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000f70:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa0 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000f72:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000f74:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000f76:	3104      	adds	r1, #4

08000f78 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000f78:	480a      	ldr	r0, [pc, #40]	@ (8000fa4 <LoopForever+0xa>)
  ldr r3, =_edata
 8000f7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa8 <LoopForever+0xe>)
  adds r2, r0, r1
 8000f7c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000f7e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000f80:	d3f6      	bcc.n	8000f70 <CopyDataInit>
  ldr r2, =_sbss
 8000f82:	4a0a      	ldr	r2, [pc, #40]	@ (8000fac <LoopForever+0x12>)
  b LoopFillZerobss
 8000f84:	e002      	b.n	8000f8c <LoopFillZerobss>

08000f86 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000f86:	2300      	movs	r3, #0
  str  r3, [r2]
 8000f88:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f8a:	3204      	adds	r2, #4

08000f8c <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000f8c:	4b08      	ldr	r3, [pc, #32]	@ (8000fb0 <LoopForever+0x16>)
  cmp r2, r3
 8000f8e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000f90:	d3f9      	bcc.n	8000f86 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000f92:	f002 f8bf 	bl	8003114 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f96:	f7ff fea5 	bl	8000ce4 <main>

08000f9a <LoopForever>:

LoopForever:
    b LoopForever
 8000f9a:	e7fe      	b.n	8000f9a <LoopForever>
  ldr   r0, =_estack
 8000f9c:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 8000fa0:	08003c4c 	.word	0x08003c4c
  ldr r0, =_sdata
 8000fa4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000fa8:	20000060 	.word	0x20000060
  ldr r2, =_sbss
 8000fac:	20000060 	.word	0x20000060
  ldr r3, = _ebss
 8000fb0:	200004e4 	.word	0x200004e4

08000fb4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000fb4:	e7fe      	b.n	8000fb4 <ADC1_IRQHandler>
	...

08000fb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fb8:	b510      	push	{r4, lr}
 8000fba:	0004      	movs	r4, r0
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0UL)
 8000fbc:	4b11      	ldr	r3, [pc, #68]	@ (8001004 <HAL_InitTick+0x4c>)
 8000fbe:	7819      	ldrb	r1, [r3, #0]
 8000fc0:	2900      	cmp	r1, #0
 8000fc2:	d101      	bne.n	8000fc8 <HAL_InitTick+0x10>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8000fc4:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8000fc6:	bd10      	pop	{r4, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8000fc8:	20fa      	movs	r0, #250	@ 0xfa
 8000fca:	0080      	lsls	r0, r0, #2
 8000fcc:	f7ff f8a6 	bl	800011c <__udivsi3>
 8000fd0:	0001      	movs	r1, r0
 8000fd2:	4b0d      	ldr	r3, [pc, #52]	@ (8001008 <HAL_InitTick+0x50>)
 8000fd4:	6818      	ldr	r0, [r3, #0]
 8000fd6:	f7ff f8a1 	bl	800011c <__udivsi3>
 8000fda:	f000 fd0b 	bl	80019f4 <HAL_SYSTICK_Config>
 8000fde:	2800      	cmp	r0, #0
 8000fe0:	d10d      	bne.n	8000ffe <HAL_InitTick+0x46>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fe2:	2c03      	cmp	r4, #3
 8000fe4:	d901      	bls.n	8000fea <HAL_InitTick+0x32>
        status = HAL_ERROR;
 8000fe6:	2001      	movs	r0, #1
 8000fe8:	e7ed      	b.n	8000fc6 <HAL_InitTick+0xe>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fea:	3001      	adds	r0, #1
 8000fec:	2200      	movs	r2, #0
 8000fee:	0021      	movs	r1, r4
 8000ff0:	4240      	negs	r0, r0
 8000ff2:	f000 fcfb 	bl	80019ec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ff6:	4b05      	ldr	r3, [pc, #20]	@ (800100c <HAL_InitTick+0x54>)
 8000ff8:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ffa:	2000      	movs	r0, #0
 8000ffc:	e7e3      	b.n	8000fc6 <HAL_InitTick+0xe>
      status = HAL_ERROR;
 8000ffe:	2001      	movs	r0, #1
 8001000:	e7e1      	b.n	8000fc6 <HAL_InitTick+0xe>
 8001002:	46c0      	nop			@ (mov r8, r8)
 8001004:	20000008 	.word	0x20000008
 8001008:	20000004 	.word	0x20000004
 800100c:	2000000c 	.word	0x2000000c

08001010 <HAL_Init>:
{
 8001010:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001012:	4a08      	ldr	r2, [pc, #32]	@ (8001034 <HAL_Init+0x24>)
 8001014:	6811      	ldr	r1, [r2, #0]
 8001016:	2380      	movs	r3, #128	@ 0x80
 8001018:	005b      	lsls	r3, r3, #1
 800101a:	430b      	orrs	r3, r1
 800101c:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800101e:	2000      	movs	r0, #0
 8001020:	f7ff ffca 	bl	8000fb8 <HAL_InitTick>
 8001024:	1e04      	subs	r4, r0, #0
 8001026:	d002      	beq.n	800102e <HAL_Init+0x1e>
    status = HAL_ERROR;
 8001028:	2401      	movs	r4, #1
}
 800102a:	0020      	movs	r0, r4
 800102c:	bd10      	pop	{r4, pc}
    HAL_MspInit();
 800102e:	f7ff fe6d 	bl	8000d0c <HAL_MspInit>
 8001032:	e7fa      	b.n	800102a <HAL_Init+0x1a>
 8001034:	40022000 	.word	0x40022000

08001038 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8001038:	4b03      	ldr	r3, [pc, #12]	@ (8001048 <HAL_IncTick+0x10>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	4a03      	ldr	r2, [pc, #12]	@ (800104c <HAL_IncTick+0x14>)
 800103e:	6811      	ldr	r1, [r2, #0]
 8001040:	185b      	adds	r3, r3, r1
 8001042:	6013      	str	r3, [r2, #0]
}
 8001044:	4770      	bx	lr
 8001046:	46c0      	nop			@ (mov r8, r8)
 8001048:	20000008 	.word	0x20000008
 800104c:	20000398 	.word	0x20000398

08001050 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001050:	4b01      	ldr	r3, [pc, #4]	@ (8001058 <HAL_GetTick+0x8>)
 8001052:	6818      	ldr	r0, [r3, #0]
}
 8001054:	4770      	bx	lr
 8001056:	46c0      	nop			@ (mov r8, r8)
 8001058:	20000398 	.word	0x20000398

0800105c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800105c:	b530      	push	{r4, r5, lr}
 800105e:	b083      	sub	sp, #12
 8001060:	0004      	movs	r4, r0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0UL;
  uint32_t tmpCFGR2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001062:	2300      	movs	r3, #0
 8001064:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8001066:	2800      	cmp	r0, #0
 8001068:	d100      	bne.n	800106c <HAL_ADC_Init+0x10>
 800106a:	e105      	b.n	8001278 <HAL_ADC_Init+0x21c>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800106c:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 800106e:	2b00      	cmp	r3, #0
 8001070:	d012      	beq.n	8001098 <HAL_ADC_Init+0x3c>

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001072:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001074:	689a      	ldr	r2, [r3, #8]
 8001076:	00d2      	lsls	r2, r2, #3
 8001078:	d41b      	bmi.n	80010b2 <HAL_ADC_Init+0x56>
  MODIFY_REG(ADCx->CR,
 800107a:	6899      	ldr	r1, [r3, #8]
 800107c:	4a7f      	ldr	r2, [pc, #508]	@ (800127c <HAL_ADC_Init+0x220>)
 800107e:	4011      	ands	r1, r2
 8001080:	2280      	movs	r2, #128	@ 0x80
 8001082:	0552      	lsls	r2, r2, #21
 8001084:	430a      	orrs	r2, r1
 8001086:	609a      	str	r2, [r3, #8]
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001088:	4b7d      	ldr	r3, [pc, #500]	@ (8001280 <HAL_ADC_Init+0x224>)
 800108a:	6818      	ldr	r0, [r3, #0]
 800108c:	497d      	ldr	r1, [pc, #500]	@ (8001284 <HAL_ADC_Init+0x228>)
 800108e:	f7ff f845 	bl	800011c <__udivsi3>
 8001092:	0040      	lsls	r0, r0, #1
 8001094:	9001      	str	r0, [sp, #4]
    while (wait_loop_index != 0UL)
 8001096:	e009      	b.n	80010ac <HAL_ADC_Init+0x50>
    HAL_ADC_MspInit(hadc);
 8001098:	f7ff fe50 	bl	8000d3c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 800109c:	2300      	movs	r3, #0
 800109e:	65e3      	str	r3, [r4, #92]	@ 0x5c
    hadc->Lock = HAL_UNLOCKED;
 80010a0:	2254      	movs	r2, #84	@ 0x54
 80010a2:	54a3      	strb	r3, [r4, r2]
 80010a4:	e7e5      	b.n	8001072 <HAL_ADC_Init+0x16>
    {
      wait_loop_index--;
 80010a6:	9b01      	ldr	r3, [sp, #4]
 80010a8:	3b01      	subs	r3, #1
 80010aa:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80010ac:	9b01      	ldr	r3, [sp, #4]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d1f9      	bne.n	80010a6 <HAL_ADC_Init+0x4a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80010b2:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80010b4:	689a      	ldr	r2, [r3, #8]
 80010b6:	00d2      	lsls	r2, r2, #3
 80010b8:	d500      	bpl.n	80010bc <HAL_ADC_Init+0x60>
 80010ba:	e09d      	b.n	80011f8 <HAL_ADC_Init+0x19c>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010bc:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80010be:	2110      	movs	r1, #16
 80010c0:	430a      	orrs	r2, r1
 80010c2:	65a2      	str	r2, [r4, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010c4:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80010c6:	390f      	subs	r1, #15
 80010c8:	430a      	orrs	r2, r1
 80010ca:	65e2      	str	r2, [r4, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80010cc:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80010ce:	689a      	ldr	r2, [r3, #8]
 80010d0:	2104      	movs	r1, #4
 80010d2:	000d      	movs	r5, r1
 80010d4:	4015      	ands	r5, r2
 80010d6:	4211      	tst	r1, r2
 80010d8:	d000      	beq.n	80010dc <HAL_ADC_Init+0x80>
 80010da:	2501      	movs	r5, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80010dc:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80010de:	06d2      	lsls	r2, r2, #27
 80010e0:	d500      	bpl.n	80010e4 <HAL_ADC_Init+0x88>
 80010e2:	e0c2      	b.n	800126a <HAL_ADC_Init+0x20e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80010e4:	2d00      	cmp	r5, #0
 80010e6:	d000      	beq.n	80010ea <HAL_ADC_Init+0x8e>
 80010e8:	e0bf      	b.n	800126a <HAL_ADC_Init+0x20e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010ea:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80010ec:	4966      	ldr	r1, [pc, #408]	@ (8001288 <HAL_ADC_Init+0x22c>)
 80010ee:	400a      	ands	r2, r1
 80010f0:	3106      	adds	r1, #6
 80010f2:	31ff      	adds	r1, #255	@ 0xff
 80010f4:	430a      	orrs	r2, r1
 80010f6:	65a2      	str	r2, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80010f8:	689a      	ldr	r2, [r3, #8]
 80010fa:	07d2      	lsls	r2, r2, #31
 80010fc:	d452      	bmi.n	80011a4 <HAL_ADC_Init+0x148>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths: temperature sensor, Vref             */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80010fe:	68a2      	ldr	r2, [r4, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001100:	7e21      	ldrb	r1, [r4, #24]
 8001102:	0389      	lsls	r1, r1, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001104:	430a      	orrs	r2, r1
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001106:	7e61      	ldrb	r1, [r4, #25]
 8001108:	03c9      	lsls	r1, r1, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800110a:	430a      	orrs	r2, r1
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800110c:	7ea5      	ldrb	r5, [r4, #26]
 800110e:	0369      	lsls	r1, r5, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001110:	430a      	orrs	r2, r1
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001112:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8001114:	2900      	cmp	r1, #0
 8001116:	d001      	beq.n	800111c <HAL_ADC_Init+0xc0>
 8001118:	2180      	movs	r1, #128	@ 0x80
 800111a:	0149      	lsls	r1, r1, #5
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800111c:	430a      	orrs	r2, r1
                   hadc->Init.DataAlign                                           |
 800111e:	68e1      	ldr	r1, [r4, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001120:	430a      	orrs	r2, r1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001122:	6921      	ldr	r1, [r4, #16]
 8001124:	2900      	cmp	r1, #0
 8001126:	db69      	blt.n	80011fc <HAL_ADC_Init+0x1a0>
 8001128:	2180      	movs	r1, #128	@ 0x80
 800112a:	0389      	lsls	r1, r1, #14
                   hadc->Init.DataAlign                                           |
 800112c:	430a      	orrs	r2, r1
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800112e:	212c      	movs	r1, #44	@ 0x2c
 8001130:	5c61      	ldrb	r1, [r4, r1]
 8001132:	0049      	lsls	r1, r1, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001134:	430a      	orrs	r2, r1

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001136:	2120      	movs	r1, #32
 8001138:	5c61      	ldrb	r1, [r4, r1]
 800113a:	2901      	cmp	r1, #1
 800113c:	d061      	beq.n	8001202 <HAL_ADC_Init+0x1a6>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800113e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001140:	2900      	cmp	r1, #0
 8001142:	d005      	beq.n	8001150 <HAL_ADC_Init+0xf4>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001144:	25e0      	movs	r5, #224	@ 0xe0
 8001146:	006d      	lsls	r5, r5, #1
 8001148:	4029      	ands	r1, r5
                     hadc->Init.ExternalTrigConvEdge);
 800114a:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800114c:	4329      	orrs	r1, r5
 800114e:	430a      	orrs	r2, r1
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001150:	68d9      	ldr	r1, [r3, #12]
 8001152:	4d4e      	ldr	r5, [pc, #312]	@ (800128c <HAL_ADC_Init+0x230>)
 8001154:	4029      	ands	r1, r5
 8001156:	430a      	orrs	r2, r1
 8001158:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800115a:	6863      	ldr	r3, [r4, #4]
 800115c:	0f9b      	lsrs	r3, r3, #30
 800115e:	079b      	lsls	r3, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8001160:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001162:	431a      	orrs	r2, r3
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001164:	213c      	movs	r1, #60	@ 0x3c
 8001166:	5c61      	ldrb	r1, [r4, r1]
 8001168:	2901      	cmp	r1, #1
 800116a:	d059      	beq.n	8001220 <HAL_ADC_Init+0x1c4>
                     hadc->Init.Oversampling.RightBitShift |
                     hadc->Init.Oversampling.TriggeredMode
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800116c:	6821      	ldr	r1, [r4, #0]
 800116e:	690b      	ldr	r3, [r1, #16]
 8001170:	4d47      	ldr	r5, [pc, #284]	@ (8001290 <HAL_ADC_Init+0x234>)
 8001172:	402b      	ands	r3, r5
 8001174:	4313      	orrs	r3, r2
 8001176:	610b      	str	r3, [r1, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001178:	6863      	ldr	r3, [r4, #4]
 800117a:	22c0      	movs	r2, #192	@ 0xc0
 800117c:	0612      	lsls	r2, r2, #24
 800117e:	4293      	cmp	r3, r2
 8001180:	d010      	beq.n	80011a4 <HAL_ADC_Init+0x148>
 8001182:	2280      	movs	r2, #128	@ 0x80
 8001184:	05d2      	lsls	r2, r2, #23
 8001186:	4293      	cmp	r3, r2
 8001188:	d00c      	beq.n	80011a4 <HAL_ADC_Init+0x148>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800118a:	2280      	movs	r2, #128	@ 0x80
 800118c:	0612      	lsls	r2, r2, #24
 800118e:	4293      	cmp	r3, r2
 8001190:	d008      	beq.n	80011a4 <HAL_ADC_Init+0x148>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001192:	4940      	ldr	r1, [pc, #256]	@ (8001294 <HAL_ADC_Init+0x238>)
 8001194:	680a      	ldr	r2, [r1, #0]
 8001196:	4d40      	ldr	r5, [pc, #256]	@ (8001298 <HAL_ADC_Init+0x23c>)
 8001198:	402a      	ands	r2, r5
 800119a:	25f0      	movs	r5, #240	@ 0xf0
 800119c:	03ad      	lsls	r5, r5, #14
 800119e:	402b      	ands	r3, r5
 80011a0:	4313      	orrs	r3, r2
 80011a2:	600b      	str	r3, [r1, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80011a4:	6821      	ldr	r1, [r4, #0]
 80011a6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  MODIFY_REG(ADCx->SMPR,
 80011a8:	694a      	ldr	r2, [r1, #20]
 80011aa:	2507      	movs	r5, #7
 80011ac:	43aa      	bics	r2, r5
 80011ae:	4313      	orrs	r3, r2
 80011b0:	614b      	str	r3, [r1, #20]
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80011b2:	6821      	ldr	r1, [r4, #0]
 80011b4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80011b6:	694b      	ldr	r3, [r1, #20]
 80011b8:	3569      	adds	r5, #105	@ 0x69
 80011ba:	43ab      	bics	r3, r5
 80011bc:	0112      	lsls	r2, r2, #4
 80011be:	4313      	orrs	r3, r2
 80011c0:	614b      	str	r3, [r1, #20]
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80011c2:	6923      	ldr	r3, [r4, #16]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d135      	bne.n	8001234 <HAL_ADC_Init+0x1d8>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80011c8:	6822      	ldr	r2, [r4, #0]
 80011ca:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80011cc:	3b10      	subs	r3, #16
 80011ce:	430b      	orrs	r3, r1
 80011d0:	6293      	str	r3, [r2, #40]	@ 0x28
    {
      /* Nothing to do */
    }
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80011d2:	6823      	ldr	r3, [r4, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80011d4:	695a      	ldr	r2, [r3, #20]
 80011d6:	2307      	movs	r3, #7
 80011d8:	4013      	ands	r3, r2
        == hadc->Init.SamplingTimeCommon1)
 80011da:	6b62      	ldr	r2, [r4, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80011dc:	429a      	cmp	r2, r3
 80011de:	d03b      	beq.n	8001258 <HAL_ADC_Init+0x1fc>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80011e0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80011e2:	2212      	movs	r2, #18
 80011e4:	4393      	bics	r3, r2
 80011e6:	3a02      	subs	r2, #2
 80011e8:	4313      	orrs	r3, r2
 80011ea:	65a3      	str	r3, [r4, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011ec:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80011ee:	3a0f      	subs	r2, #15
 80011f0:	4313      	orrs	r3, r2
 80011f2:	65e3      	str	r3, [r4, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 80011f4:	2001      	movs	r0, #1
 80011f6:	e03d      	b.n	8001274 <HAL_ADC_Init+0x218>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011f8:	2000      	movs	r0, #0
 80011fa:	e768      	b.n	80010ce <HAL_ADC_Init+0x72>
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80011fc:	0049      	lsls	r1, r1, #1
 80011fe:	0849      	lsrs	r1, r1, #1
 8001200:	e794      	b.n	800112c <HAL_ADC_Init+0xd0>
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001202:	2d00      	cmp	r5, #0
 8001204:	d103      	bne.n	800120e <HAL_ADC_Init+0x1b2>
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001206:	2180      	movs	r1, #128	@ 0x80
 8001208:	0249      	lsls	r1, r1, #9
 800120a:	430a      	orrs	r2, r1
 800120c:	e797      	b.n	800113e <HAL_ADC_Init+0xe2>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800120e:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8001210:	2520      	movs	r5, #32
 8001212:	4329      	orrs	r1, r5
 8001214:	65a1      	str	r1, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001216:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8001218:	3d1f      	subs	r5, #31
 800121a:	4329      	orrs	r1, r5
 800121c:	65e1      	str	r1, [r4, #92]	@ 0x5c
 800121e:	e78e      	b.n	800113e <HAL_ADC_Init+0xe2>
                     hadc->Init.Oversampling.Ratio         |
 8001220:	6c21      	ldr	r1, [r4, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001222:	430b      	orrs	r3, r1
                     hadc->Init.Oversampling.RightBitShift |
 8001224:	6c61      	ldr	r1, [r4, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 8001226:	430b      	orrs	r3, r1
                     hadc->Init.Oversampling.TriggeredMode
 8001228:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 800122a:	430b      	orrs	r3, r1
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 800122c:	4313      	orrs	r3, r2
 800122e:	2201      	movs	r2, #1
 8001230:	431a      	orrs	r2, r3
 8001232:	e79b      	b.n	800116c <HAL_ADC_Init+0x110>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001234:	2280      	movs	r2, #128	@ 0x80
 8001236:	0392      	lsls	r2, r2, #14
 8001238:	4293      	cmp	r3, r2
 800123a:	d1ca      	bne.n	80011d2 <HAL_ADC_Init+0x176>
      MODIFY_REG(hadc->Instance->CHSELR,
 800123c:	6821      	ldr	r1, [r4, #0]
 800123e:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 8001240:	69e3      	ldr	r3, [r4, #28]
 8001242:	3b01      	subs	r3, #1
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	221c      	movs	r2, #28
 8001248:	401a      	ands	r2, r3
 800124a:	2310      	movs	r3, #16
 800124c:	425b      	negs	r3, r3
 800124e:	4093      	lsls	r3, r2
 8001250:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8001252:	4313      	orrs	r3, r2
 8001254:	628b      	str	r3, [r1, #40]	@ 0x28
 8001256:	e7bc      	b.n	80011d2 <HAL_ADC_Init+0x176>
      ADC_CLEAR_ERRORCODE(hadc);
 8001258:	2300      	movs	r3, #0
 800125a:	65e3      	str	r3, [r4, #92]	@ 0x5c
      ADC_STATE_CLR_SET(hadc->State,
 800125c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800125e:	2203      	movs	r2, #3
 8001260:	4393      	bics	r3, r2
 8001262:	3a02      	subs	r2, #2
 8001264:	4313      	orrs	r3, r2
 8001266:	65a3      	str	r3, [r4, #88]	@ 0x58
 8001268:	e004      	b.n	8001274 <HAL_ADC_Init+0x218>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800126a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800126c:	2210      	movs	r2, #16
 800126e:	4313      	orrs	r3, r2
 8001270:	65a3      	str	r3, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001272:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 8001274:	b003      	add	sp, #12
 8001276:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8001278:	2001      	movs	r0, #1
 800127a:	e7fb      	b.n	8001274 <HAL_ADC_Init+0x218>
 800127c:	6fffffe8 	.word	0x6fffffe8
 8001280:	20000004 	.word	0x20000004
 8001284:	00030d40 	.word	0x00030d40
 8001288:	fffffefd 	.word	0xfffffefd
 800128c:	ffde0201 	.word	0xffde0201
 8001290:	1ffffc02 	.word	0x1ffffc02
 8001294:	40012708 	.word	0x40012708
 8001298:	ffc3ffff 	.word	0xffc3ffff

0800129c <HAL_ADC_ConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800129c:	4770      	bx	lr

0800129e <HAL_ADC_ConvHalfCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800129e:	4770      	bx	lr

080012a0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80012a0:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80012a2:	6a80      	ldr	r0, [r0, #40]	@ 0x28

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80012a4:	f7ff fffb 	bl	800129e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80012a8:	bd10      	pop	{r4, pc}

080012aa <HAL_ADC_ErrorCallback>:
}
 80012aa:	4770      	bx	lr

080012ac <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80012ac:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80012ae:	6a80      	ldr	r0, [r0, #40]	@ 0x28

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80012b0:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 80012b2:	2240      	movs	r2, #64	@ 0x40
 80012b4:	4313      	orrs	r3, r2
 80012b6:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80012b8:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 80012ba:	3a3c      	subs	r2, #60	@ 0x3c
 80012bc:	4313      	orrs	r3, r2
 80012be:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80012c0:	f7ff fff3 	bl	80012aa <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80012c4:	bd10      	pop	{r4, pc}
	...

080012c8 <ADC_DMAConvCplt>:
{
 80012c8:	b510      	push	{r4, lr}
 80012ca:	0003      	movs	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80012cc:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80012ce:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 80012d0:	2150      	movs	r1, #80	@ 0x50
 80012d2:	4211      	tst	r1, r2
 80012d4:	d12a      	bne.n	800132c <ADC_DMAConvCplt+0x64>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80012d6:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 80012d8:	2380      	movs	r3, #128	@ 0x80
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	4313      	orrs	r3, r2
 80012de:	6583      	str	r3, [r0, #88]	@ 0x58
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80012e0:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80012e2:	68d9      	ldr	r1, [r3, #12]
 80012e4:	22c0      	movs	r2, #192	@ 0xc0
 80012e6:	0112      	lsls	r2, r2, #4
 80012e8:	4211      	tst	r1, r2
 80012ea:	d113      	bne.n	8001314 <ADC_DMAConvCplt+0x4c>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 80012ec:	7e82      	ldrb	r2, [r0, #26]
 80012ee:	2a00      	cmp	r2, #0
 80012f0:	d110      	bne.n	8001314 <ADC_DMAConvCplt+0x4c>
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	0712      	lsls	r2, r2, #28
 80012f6:	d50d      	bpl.n	8001314 <ADC_DMAConvCplt+0x4c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80012f8:	689a      	ldr	r2, [r3, #8]
 80012fa:	0752      	lsls	r2, r2, #29
 80012fc:	d40d      	bmi.n	800131a <ADC_DMAConvCplt+0x52>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80012fe:	685a      	ldr	r2, [r3, #4]
 8001300:	210c      	movs	r1, #12
 8001302:	438a      	bics	r2, r1
 8001304:	605a      	str	r2, [r3, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8001306:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8001308:	4a0e      	ldr	r2, [pc, #56]	@ (8001344 <ADC_DMAConvCplt+0x7c>)
 800130a:	4013      	ands	r3, r2
 800130c:	3204      	adds	r2, #4
 800130e:	32ff      	adds	r2, #255	@ 0xff
 8001310:	4313      	orrs	r3, r2
 8001312:	6583      	str	r3, [r0, #88]	@ 0x58
    HAL_ADC_ConvCpltCallback(hadc);
 8001314:	f7ff ffc2 	bl	800129c <HAL_ADC_ConvCpltCallback>
}
 8001318:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800131a:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 800131c:	2220      	movs	r2, #32
 800131e:	4313      	orrs	r3, r2
 8001320:	6583      	str	r3, [r0, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001322:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8001324:	3a1f      	subs	r2, #31
 8001326:	4313      	orrs	r3, r2
 8001328:	65c3      	str	r3, [r0, #92]	@ 0x5c
 800132a:	e7f3      	b.n	8001314 <ADC_DMAConvCplt+0x4c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800132c:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 800132e:	06d2      	lsls	r2, r2, #27
 8001330:	d404      	bmi.n	800133c <ADC_DMAConvCplt+0x74>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001332:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 8001334:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001336:	0018      	movs	r0, r3
 8001338:	4790      	blx	r2
}
 800133a:	e7ed      	b.n	8001318 <ADC_DMAConvCplt+0x50>
      HAL_ADC_ErrorCallback(hadc);
 800133c:	f7ff ffb5 	bl	80012aa <HAL_ADC_ErrorCallback>
 8001340:	e7ea      	b.n	8001318 <ADC_DMAConvCplt+0x50>
 8001342:	46c0      	nop			@ (mov r8, r8)
 8001344:	fffffefe 	.word	0xfffffefe

08001348 <HAL_ADC_ConfigChannel>:
{
 8001348:	b5f0      	push	{r4, r5, r6, r7, lr}
 800134a:	b083      	sub	sp, #12
 800134c:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0UL;
 800134e:	2300      	movs	r3, #0
 8001350:	9301      	str	r3, [sp, #4]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001352:	6905      	ldr	r5, [r0, #16]
  __HAL_LOCK(hadc);
 8001354:	3354      	adds	r3, #84	@ 0x54
 8001356:	5cc3      	ldrb	r3, [r0, r3]
 8001358:	2b01      	cmp	r3, #1
 800135a:	d100      	bne.n	800135e <HAL_ADC_ConfigChannel+0x16>
 800135c:	e121      	b.n	80015a2 <HAL_ADC_ConfigChannel+0x25a>
 800135e:	2354      	movs	r3, #84	@ 0x54
 8001360:	2201      	movs	r2, #1
 8001362:	54c2      	strb	r2, [r0, r3]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001364:	6800      	ldr	r0, [r0, #0]
 8001366:	6883      	ldr	r3, [r0, #8]
 8001368:	3203      	adds	r2, #3
 800136a:	0016      	movs	r6, r2
 800136c:	401e      	ands	r6, r3
 800136e:	421a      	tst	r2, r3
 8001370:	d009      	beq.n	8001386 <HAL_ADC_ConfigChannel+0x3e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001372:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001374:	321c      	adds	r2, #28
 8001376:	4313      	orrs	r3, r2
 8001378:	65a3      	str	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 800137a:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 800137c:	2354      	movs	r3, #84	@ 0x54
 800137e:	2200      	movs	r2, #0
 8001380:	54e2      	strb	r2, [r4, r3]
}
 8001382:	b003      	add	sp, #12
 8001384:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (sConfig->Rank != ADC_RANK_NONE)
 8001386:	684b      	ldr	r3, [r1, #4]
 8001388:	2b02      	cmp	r3, #2
 800138a:	d100      	bne.n	800138e <HAL_ADC_ConfigChannel+0x46>
 800138c:	e0d5      	b.n	800153a <HAL_ADC_ConfigChannel+0x1f2>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800138e:	2280      	movs	r2, #128	@ 0x80
 8001390:	0612      	lsls	r2, r2, #24
 8001392:	4295      	cmp	r5, r2
 8001394:	d025      	beq.n	80013e2 <HAL_ADC_ConfigChannel+0x9a>
 8001396:	4a84      	ldr	r2, [pc, #528]	@ (80015a8 <HAL_ADC_ConfigChannel+0x260>)
 8001398:	4295      	cmp	r5, r2
 800139a:	d022      	beq.n	80013e2 <HAL_ADC_ConfigChannel+0x9a>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800139c:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800139e:	271f      	movs	r7, #31
 80013a0:	401f      	ands	r7, r3
 80013a2:	250f      	movs	r5, #15
 80013a4:	40bd      	lsls	r5, r7
 80013a6:	43aa      	bics	r2, r5
 80013a8:	680b      	ldr	r3, [r1, #0]
 80013aa:	025d      	lsls	r5, r3, #9
 80013ac:	d12f      	bne.n	800140e <HAL_ADC_ConfigChannel+0xc6>
 80013ae:	0e9b      	lsrs	r3, r3, #26
 80013b0:	261f      	movs	r6, #31
 80013b2:	401e      	ands	r6, r3
 80013b4:	40be      	lsls	r6, r7
 80013b6:	4332      	orrs	r2, r6
 80013b8:	6622      	str	r2, [r4, #96]	@ 0x60
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80013ba:	684d      	ldr	r5, [r1, #4]
 80013bc:	08ab      	lsrs	r3, r5, #2
 80013be:	3301      	adds	r3, #1
 80013c0:	69e2      	ldr	r2, [r4, #28]
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d813      	bhi.n	80013ee <HAL_ADC_ConfigChannel+0xa6>
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80013c6:	680e      	ldr	r6, [r1, #0]
  MODIFY_REG(ADCx->CHSELR,
 80013c8:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 80013ca:	231f      	movs	r3, #31
 80013cc:	401d      	ands	r5, r3
 80013ce:	3b10      	subs	r3, #16
 80013d0:	001f      	movs	r7, r3
 80013d2:	40af      	lsls	r7, r5
 80013d4:	43ba      	bics	r2, r7
 80013d6:	0eb6      	lsrs	r6, r6, #26
 80013d8:	4033      	ands	r3, r6
 80013da:	40ab      	lsls	r3, r5
 80013dc:	4313      	orrs	r3, r2
 80013de:	6283      	str	r3, [r0, #40]	@ 0x28
}
 80013e0:	e005      	b.n	80013ee <HAL_ADC_ConfigChannel+0xa6>
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 80013e2:	680b      	ldr	r3, [r1, #0]
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80013e4:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 80013e6:	025b      	lsls	r3, r3, #9
 80013e8:	0a5b      	lsrs	r3, r3, #9
 80013ea:	4313      	orrs	r3, r2
 80013ec:	6283      	str	r3, [r0, #40]	@ 0x28
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80013ee:	6820      	ldr	r0, [r4, #0]
 80013f0:	680b      	ldr	r3, [r1, #0]
 80013f2:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(ADCx->SMPR,
 80013f4:	6942      	ldr	r2, [r0, #20]
 80013f6:	021b      	lsls	r3, r3, #8
 80013f8:	439a      	bics	r2, r3
 80013fa:	402b      	ands	r3, r5
 80013fc:	4d6b      	ldr	r5, [pc, #428]	@ (80015ac <HAL_ADC_ConfigChannel+0x264>)
 80013fe:	402b      	ands	r3, r5
 8001400:	4313      	orrs	r3, r2
 8001402:	6143      	str	r3, [r0, #20]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001404:	680b      	ldr	r3, [r1, #0]
 8001406:	2b00      	cmp	r3, #0
 8001408:	db5f      	blt.n	80014ca <HAL_ADC_ConfigChannel+0x182>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800140a:	2000      	movs	r0, #0
 800140c:	e7b6      	b.n	800137c <HAL_ADC_ConfigChannel+0x34>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800140e:	07dd      	lsls	r5, r3, #31
 8001410:	d4d0      	bmi.n	80013b4 <HAL_ADC_ConfigChannel+0x6c>
 8001412:	079d      	lsls	r5, r3, #30
 8001414:	d42f      	bmi.n	8001476 <HAL_ADC_ConfigChannel+0x12e>
 8001416:	075d      	lsls	r5, r3, #29
 8001418:	d42f      	bmi.n	800147a <HAL_ADC_ConfigChannel+0x132>
 800141a:	071d      	lsls	r5, r3, #28
 800141c:	d42f      	bmi.n	800147e <HAL_ADC_ConfigChannel+0x136>
 800141e:	06dd      	lsls	r5, r3, #27
 8001420:	d42f      	bmi.n	8001482 <HAL_ADC_ConfigChannel+0x13a>
 8001422:	069d      	lsls	r5, r3, #26
 8001424:	d42f      	bmi.n	8001486 <HAL_ADC_ConfigChannel+0x13e>
 8001426:	065d      	lsls	r5, r3, #25
 8001428:	d42f      	bmi.n	800148a <HAL_ADC_ConfigChannel+0x142>
 800142a:	061d      	lsls	r5, r3, #24
 800142c:	d42f      	bmi.n	800148e <HAL_ADC_ConfigChannel+0x146>
 800142e:	05dd      	lsls	r5, r3, #23
 8001430:	d42f      	bmi.n	8001492 <HAL_ADC_ConfigChannel+0x14a>
 8001432:	059d      	lsls	r5, r3, #22
 8001434:	d42f      	bmi.n	8001496 <HAL_ADC_ConfigChannel+0x14e>
 8001436:	055d      	lsls	r5, r3, #21
 8001438:	d42f      	bmi.n	800149a <HAL_ADC_ConfigChannel+0x152>
 800143a:	051d      	lsls	r5, r3, #20
 800143c:	d42f      	bmi.n	800149e <HAL_ADC_ConfigChannel+0x156>
 800143e:	04dd      	lsls	r5, r3, #19
 8001440:	d42f      	bmi.n	80014a2 <HAL_ADC_ConfigChannel+0x15a>
 8001442:	049d      	lsls	r5, r3, #18
 8001444:	d42f      	bmi.n	80014a6 <HAL_ADC_ConfigChannel+0x15e>
 8001446:	045d      	lsls	r5, r3, #17
 8001448:	d42f      	bmi.n	80014aa <HAL_ADC_ConfigChannel+0x162>
 800144a:	041d      	lsls	r5, r3, #16
 800144c:	d42f      	bmi.n	80014ae <HAL_ADC_ConfigChannel+0x166>
 800144e:	03dd      	lsls	r5, r3, #15
 8001450:	d42f      	bmi.n	80014b2 <HAL_ADC_ConfigChannel+0x16a>
 8001452:	039d      	lsls	r5, r3, #14
 8001454:	d42f      	bmi.n	80014b6 <HAL_ADC_ConfigChannel+0x16e>
 8001456:	035d      	lsls	r5, r3, #13
 8001458:	d42f      	bmi.n	80014ba <HAL_ADC_ConfigChannel+0x172>
 800145a:	031d      	lsls	r5, r3, #12
 800145c:	d42f      	bmi.n	80014be <HAL_ADC_ConfigChannel+0x176>
 800145e:	02dd      	lsls	r5, r3, #11
 8001460:	d42f      	bmi.n	80014c2 <HAL_ADC_ConfigChannel+0x17a>
 8001462:	029d      	lsls	r5, r3, #10
 8001464:	d42f      	bmi.n	80014c6 <HAL_ADC_ConfigChannel+0x17e>
 8001466:	2580      	movs	r5, #128	@ 0x80
 8001468:	03ed      	lsls	r5, r5, #15
 800146a:	001e      	movs	r6, r3
 800146c:	402e      	ands	r6, r5
 800146e:	422b      	tst	r3, r5
 8001470:	d0a0      	beq.n	80013b4 <HAL_ADC_ConfigChannel+0x6c>
 8001472:	2616      	movs	r6, #22
 8001474:	e79e      	b.n	80013b4 <HAL_ADC_ConfigChannel+0x6c>
 8001476:	2601      	movs	r6, #1
 8001478:	e79c      	b.n	80013b4 <HAL_ADC_ConfigChannel+0x6c>
 800147a:	2602      	movs	r6, #2
 800147c:	e79a      	b.n	80013b4 <HAL_ADC_ConfigChannel+0x6c>
 800147e:	2603      	movs	r6, #3
 8001480:	e798      	b.n	80013b4 <HAL_ADC_ConfigChannel+0x6c>
 8001482:	2604      	movs	r6, #4
 8001484:	e796      	b.n	80013b4 <HAL_ADC_ConfigChannel+0x6c>
 8001486:	2605      	movs	r6, #5
 8001488:	e794      	b.n	80013b4 <HAL_ADC_ConfigChannel+0x6c>
 800148a:	2606      	movs	r6, #6
 800148c:	e792      	b.n	80013b4 <HAL_ADC_ConfigChannel+0x6c>
 800148e:	2607      	movs	r6, #7
 8001490:	e790      	b.n	80013b4 <HAL_ADC_ConfigChannel+0x6c>
 8001492:	2608      	movs	r6, #8
 8001494:	e78e      	b.n	80013b4 <HAL_ADC_ConfigChannel+0x6c>
 8001496:	2609      	movs	r6, #9
 8001498:	e78c      	b.n	80013b4 <HAL_ADC_ConfigChannel+0x6c>
 800149a:	260a      	movs	r6, #10
 800149c:	e78a      	b.n	80013b4 <HAL_ADC_ConfigChannel+0x6c>
 800149e:	260b      	movs	r6, #11
 80014a0:	e788      	b.n	80013b4 <HAL_ADC_ConfigChannel+0x6c>
 80014a2:	260c      	movs	r6, #12
 80014a4:	e786      	b.n	80013b4 <HAL_ADC_ConfigChannel+0x6c>
 80014a6:	260d      	movs	r6, #13
 80014a8:	e784      	b.n	80013b4 <HAL_ADC_ConfigChannel+0x6c>
 80014aa:	260e      	movs	r6, #14
 80014ac:	e782      	b.n	80013b4 <HAL_ADC_ConfigChannel+0x6c>
 80014ae:	260f      	movs	r6, #15
 80014b0:	e780      	b.n	80013b4 <HAL_ADC_ConfigChannel+0x6c>
 80014b2:	2610      	movs	r6, #16
 80014b4:	e77e      	b.n	80013b4 <HAL_ADC_ConfigChannel+0x6c>
 80014b6:	2611      	movs	r6, #17
 80014b8:	e77c      	b.n	80013b4 <HAL_ADC_ConfigChannel+0x6c>
 80014ba:	2612      	movs	r6, #18
 80014bc:	e77a      	b.n	80013b4 <HAL_ADC_ConfigChannel+0x6c>
 80014be:	2613      	movs	r6, #19
 80014c0:	e778      	b.n	80013b4 <HAL_ADC_ConfigChannel+0x6c>
 80014c2:	2614      	movs	r6, #20
 80014c4:	e776      	b.n	80013b4 <HAL_ADC_ConfigChannel+0x6c>
 80014c6:	2615      	movs	r6, #21
 80014c8:	e774      	b.n	80013b4 <HAL_ADC_ConfigChannel+0x6c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 80014ca:	4a39      	ldr	r2, [pc, #228]	@ (80015b0 <HAL_ADC_ConfigChannel+0x268>)
 80014cc:	6811      	ldr	r1, [r2, #0]
 80014ce:	22c0      	movs	r2, #192	@ 0xc0
 80014d0:	0412      	lsls	r2, r2, #16
 80014d2:	400a      	ands	r2, r1
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80014d4:	4837      	ldr	r0, [pc, #220]	@ (80015b4 <HAL_ADC_ConfigChannel+0x26c>)
 80014d6:	4283      	cmp	r3, r0
 80014d8:	d004      	beq.n	80014e4 <HAL_ADC_ConfigChannel+0x19c>
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80014da:	4837      	ldr	r0, [pc, #220]	@ (80015b8 <HAL_ADC_ConfigChannel+0x270>)
 80014dc:	4283      	cmp	r3, r0
 80014de:	d01f      	beq.n	8001520 <HAL_ADC_ConfigChannel+0x1d8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014e0:	2000      	movs	r0, #0
 80014e2:	e74b      	b.n	800137c <HAL_ADC_ConfigChannel+0x34>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80014e4:	0208      	lsls	r0, r1, #8
 80014e6:	d4f8      	bmi.n	80014da <HAL_ADC_ConfigChannel+0x192>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80014e8:	2380      	movs	r3, #128	@ 0x80
 80014ea:	041b      	lsls	r3, r3, #16
 80014ec:	4313      	orrs	r3, r2
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 80014ee:	4930      	ldr	r1, [pc, #192]	@ (80015b0 <HAL_ADC_ConfigChannel+0x268>)
 80014f0:	680a      	ldr	r2, [r1, #0]
 80014f2:	4832      	ldr	r0, [pc, #200]	@ (80015bc <HAL_ADC_ConfigChannel+0x274>)
 80014f4:	4002      	ands	r2, r0
 80014f6:	4313      	orrs	r3, r2
 80014f8:	600b      	str	r3, [r1, #0]
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 80014fa:	4b31      	ldr	r3, [pc, #196]	@ (80015c0 <HAL_ADC_ConfigChannel+0x278>)
 80014fc:	6818      	ldr	r0, [r3, #0]
 80014fe:	4931      	ldr	r1, [pc, #196]	@ (80015c4 <HAL_ADC_ConfigChannel+0x27c>)
 8001500:	f7fe fe0c 	bl	800011c <__udivsi3>
 8001504:	0043      	lsls	r3, r0, #1
 8001506:	181b      	adds	r3, r3, r0
 8001508:	009b      	lsls	r3, r3, #2
 800150a:	3301      	adds	r3, #1
 800150c:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 800150e:	e002      	b.n	8001516 <HAL_ADC_ConfigChannel+0x1ce>
            wait_loop_index--;
 8001510:	9b01      	ldr	r3, [sp, #4]
 8001512:	3b01      	subs	r3, #1
 8001514:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 8001516:	9b01      	ldr	r3, [sp, #4]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d1f9      	bne.n	8001510 <HAL_ADC_ConfigChannel+0x1c8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800151c:	2000      	movs	r0, #0
 800151e:	e72d      	b.n	800137c <HAL_ADC_ConfigChannel+0x34>
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001520:	0249      	lsls	r1, r1, #9
 8001522:	d43c      	bmi.n	800159e <HAL_ADC_ConfigChannel+0x256>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001524:	2380      	movs	r3, #128	@ 0x80
 8001526:	03db      	lsls	r3, r3, #15
 8001528:	4313      	orrs	r3, r2
 800152a:	4921      	ldr	r1, [pc, #132]	@ (80015b0 <HAL_ADC_ConfigChannel+0x268>)
 800152c:	680a      	ldr	r2, [r1, #0]
 800152e:	4823      	ldr	r0, [pc, #140]	@ (80015bc <HAL_ADC_ConfigChannel+0x274>)
 8001530:	4002      	ands	r2, r0
 8001532:	4313      	orrs	r3, r2
 8001534:	600b      	str	r3, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001536:	2000      	movs	r0, #0
}
 8001538:	e720      	b.n	800137c <HAL_ADC_ConfigChannel+0x34>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800153a:	2380      	movs	r3, #128	@ 0x80
 800153c:	061b      	lsls	r3, r3, #24
 800153e:	429d      	cmp	r5, r3
 8001540:	d002      	beq.n	8001548 <HAL_ADC_ConfigChannel+0x200>
 8001542:	4b19      	ldr	r3, [pc, #100]	@ (80015a8 <HAL_ADC_ConfigChannel+0x260>)
 8001544:	429d      	cmp	r5, r3
 8001546:	d105      	bne.n	8001554 <HAL_ADC_ConfigChannel+0x20c>
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8001548:	680b      	ldr	r3, [r1, #0]
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800154a:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 800154c:	025b      	lsls	r3, r3, #9
 800154e:	0a5b      	lsrs	r3, r3, #9
 8001550:	439a      	bics	r2, r3
 8001552:	6282      	str	r2, [r0, #40]	@ 0x28
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001554:	680b      	ldr	r3, [r1, #0]
 8001556:	2b00      	cmp	r3, #0
 8001558:	db01      	blt.n	800155e <HAL_ADC_ConfigChannel+0x216>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800155a:	2000      	movs	r0, #0
 800155c:	e70e      	b.n	800137c <HAL_ADC_ConfigChannel+0x34>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 800155e:	4a14      	ldr	r2, [pc, #80]	@ (80015b0 <HAL_ADC_ConfigChannel+0x268>)
 8001560:	6812      	ldr	r2, [r2, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001562:	4914      	ldr	r1, [pc, #80]	@ (80015b4 <HAL_ADC_ConfigChannel+0x26c>)
 8001564:	428b      	cmp	r3, r1
 8001566:	d004      	beq.n	8001572 <HAL_ADC_ConfigChannel+0x22a>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001568:	4913      	ldr	r1, [pc, #76]	@ (80015b8 <HAL_ADC_ConfigChannel+0x270>)
 800156a:	428b      	cmp	r3, r1
 800156c:	d00c      	beq.n	8001588 <HAL_ADC_ConfigChannel+0x240>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800156e:	2000      	movs	r0, #0
 8001570:	e704      	b.n	800137c <HAL_ADC_ConfigChannel+0x34>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001572:	2380      	movs	r3, #128	@ 0x80
 8001574:	03db      	lsls	r3, r3, #15
 8001576:	401a      	ands	r2, r3
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8001578:	490d      	ldr	r1, [pc, #52]	@ (80015b0 <HAL_ADC_ConfigChannel+0x268>)
 800157a:	680b      	ldr	r3, [r1, #0]
 800157c:	480f      	ldr	r0, [pc, #60]	@ (80015bc <HAL_ADC_ConfigChannel+0x274>)
 800157e:	4003      	ands	r3, r0
 8001580:	431a      	orrs	r2, r3
 8001582:	600a      	str	r2, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001584:	2000      	movs	r0, #0
}
 8001586:	e6f9      	b.n	800137c <HAL_ADC_ConfigChannel+0x34>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001588:	2380      	movs	r3, #128	@ 0x80
 800158a:	041b      	lsls	r3, r3, #16
 800158c:	401a      	ands	r2, r3
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 800158e:	4908      	ldr	r1, [pc, #32]	@ (80015b0 <HAL_ADC_ConfigChannel+0x268>)
 8001590:	680b      	ldr	r3, [r1, #0]
 8001592:	480a      	ldr	r0, [pc, #40]	@ (80015bc <HAL_ADC_ConfigChannel+0x274>)
 8001594:	4003      	ands	r3, r0
 8001596:	431a      	orrs	r2, r3
 8001598:	600a      	str	r2, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800159a:	2000      	movs	r0, #0
}
 800159c:	e6ee      	b.n	800137c <HAL_ADC_ConfigChannel+0x34>
 800159e:	2000      	movs	r0, #0
 80015a0:	e6ec      	b.n	800137c <HAL_ADC_ConfigChannel+0x34>
  __HAL_LOCK(hadc);
 80015a2:	2002      	movs	r0, #2
 80015a4:	e6ed      	b.n	8001382 <HAL_ADC_ConfigChannel+0x3a>
 80015a6:	46c0      	nop			@ (mov r8, r8)
 80015a8:	80000004 	.word	0x80000004
 80015ac:	7fffff00 	.word	0x7fffff00
 80015b0:	40012708 	.word	0x40012708
 80015b4:	a4000200 	.word	0xa4000200
 80015b8:	a8000400 	.word	0xa8000400
 80015bc:	ff3fffff 	.word	0xff3fffff
 80015c0:	20000004 	.word	0x20000004
 80015c4:	00030d40 	.word	0x00030d40

080015c8 <ADC_Enable>:
{
 80015c8:	b530      	push	{r4, r5, lr}
 80015ca:	b083      	sub	sp, #12
 80015cc:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0UL;
 80015ce:	2300      	movs	r3, #0
 80015d0:	9301      	str	r3, [sp, #4]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80015d2:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80015d4:	689a      	ldr	r2, [r3, #8]
 80015d6:	07d2      	lsls	r2, r2, #31
 80015d8:	d44d      	bmi.n	8001676 <ADC_Enable+0xae>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80015da:	6899      	ldr	r1, [r3, #8]
 80015dc:	4a27      	ldr	r2, [pc, #156]	@ (800167c <ADC_Enable+0xb4>)
 80015de:	4211      	tst	r1, r2
 80015e0:	d111      	bne.n	8001606 <ADC_Enable+0x3e>
  MODIFY_REG(ADCx->CR,
 80015e2:	689a      	ldr	r2, [r3, #8]
 80015e4:	4926      	ldr	r1, [pc, #152]	@ (8001680 <ADC_Enable+0xb8>)
 80015e6:	400a      	ands	r2, r1
 80015e8:	2101      	movs	r1, #1
 80015ea:	430a      	orrs	r2, r1
 80015ec:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 80015ee:	4b25      	ldr	r3, [pc, #148]	@ (8001684 <ADC_Enable+0xbc>)
 80015f0:	681b      	ldr	r3, [r3, #0]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 80015f2:	021b      	lsls	r3, r3, #8
 80015f4:	d517      	bpl.n	8001626 <ADC_Enable+0x5e>
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80015f6:	4b24      	ldr	r3, [pc, #144]	@ (8001688 <ADC_Enable+0xc0>)
 80015f8:	6818      	ldr	r0, [r3, #0]
 80015fa:	4924      	ldr	r1, [pc, #144]	@ (800168c <ADC_Enable+0xc4>)
 80015fc:	f7fe fd8e 	bl	800011c <__udivsi3>
 8001600:	3001      	adds	r0, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8001602:	9001      	str	r0, [sp, #4]
      while (wait_loop_index != 0UL)
 8001604:	e00c      	b.n	8001620 <ADC_Enable+0x58>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001606:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8001608:	2210      	movs	r2, #16
 800160a:	4313      	orrs	r3, r2
 800160c:	6583      	str	r3, [r0, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800160e:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8001610:	3a0f      	subs	r2, #15
 8001612:	4313      	orrs	r3, r2
 8001614:	65c3      	str	r3, [r0, #92]	@ 0x5c
      return HAL_ERROR;
 8001616:	2001      	movs	r0, #1
 8001618:	e02e      	b.n	8001678 <ADC_Enable+0xb0>
        wait_loop_index--;
 800161a:	9b01      	ldr	r3, [sp, #4]
 800161c:	3b01      	subs	r3, #1
 800161e:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8001620:	9b01      	ldr	r3, [sp, #4]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d1f9      	bne.n	800161a <ADC_Enable+0x52>
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001626:	7e63      	ldrb	r3, [r4, #25]
 8001628:	2b01      	cmp	r3, #1
 800162a:	d101      	bne.n	8001630 <ADC_Enable+0x68>
  return HAL_OK;
 800162c:	2000      	movs	r0, #0
 800162e:	e023      	b.n	8001678 <ADC_Enable+0xb0>
      tickstart = HAL_GetTick();
 8001630:	f7ff fd0e 	bl	8001050 <HAL_GetTick>
 8001634:	0005      	movs	r5, r0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001636:	e004      	b.n	8001642 <ADC_Enable+0x7a>
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001638:	f7ff fd0a 	bl	8001050 <HAL_GetTick>
 800163c:	1b40      	subs	r0, r0, r5
 800163e:	2802      	cmp	r0, #2
 8001640:	d80d      	bhi.n	800165e <ADC_Enable+0x96>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001642:	6823      	ldr	r3, [r4, #0]
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	07d2      	lsls	r2, r2, #31
 8001648:	d413      	bmi.n	8001672 <ADC_Enable+0xaa>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800164a:	689a      	ldr	r2, [r3, #8]
 800164c:	07d2      	lsls	r2, r2, #31
 800164e:	d4f3      	bmi.n	8001638 <ADC_Enable+0x70>
  MODIFY_REG(ADCx->CR,
 8001650:	689a      	ldr	r2, [r3, #8]
 8001652:	490b      	ldr	r1, [pc, #44]	@ (8001680 <ADC_Enable+0xb8>)
 8001654:	400a      	ands	r2, r1
 8001656:	2101      	movs	r1, #1
 8001658:	430a      	orrs	r2, r1
 800165a:	609a      	str	r2, [r3, #8]
}
 800165c:	e7ec      	b.n	8001638 <ADC_Enable+0x70>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800165e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001660:	2210      	movs	r2, #16
 8001662:	4313      	orrs	r3, r2
 8001664:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001666:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001668:	3a0f      	subs	r2, #15
 800166a:	4313      	orrs	r3, r2
 800166c:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 800166e:	2001      	movs	r0, #1
 8001670:	e002      	b.n	8001678 <ADC_Enable+0xb0>
  return HAL_OK;
 8001672:	2000      	movs	r0, #0
 8001674:	e000      	b.n	8001678 <ADC_Enable+0xb0>
 8001676:	2000      	movs	r0, #0
}
 8001678:	b003      	add	sp, #12
 800167a:	bd30      	pop	{r4, r5, pc}
 800167c:	80000017 	.word	0x80000017
 8001680:	7fffffe8 	.word	0x7fffffe8
 8001684:	40012708 	.word	0x40012708
 8001688:	20000004 	.word	0x20000004
 800168c:	00030d40 	.word	0x00030d40

08001690 <HAL_ADC_Start_DMA>:
{
 8001690:	b570      	push	{r4, r5, r6, lr}
 8001692:	0004      	movs	r4, r0
 8001694:	000d      	movs	r5, r1
 8001696:	0016      	movs	r6, r2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001698:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800169a:	6893      	ldr	r3, [r2, #8]
 800169c:	075b      	lsls	r3, r3, #29
 800169e:	d447      	bmi.n	8001730 <HAL_ADC_Start_DMA+0xa0>
    __HAL_LOCK(hadc);
 80016a0:	2354      	movs	r3, #84	@ 0x54
 80016a2:	5cc3      	ldrb	r3, [r0, r3]
 80016a4:	2b01      	cmp	r3, #1
 80016a6:	d045      	beq.n	8001734 <HAL_ADC_Start_DMA+0xa4>
 80016a8:	2301      	movs	r3, #1
 80016aa:	2154      	movs	r1, #84	@ 0x54
 80016ac:	5443      	strb	r3, [r0, r1]
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 80016ae:	68d1      	ldr	r1, [r2, #12]
 80016b0:	420b      	tst	r3, r1
 80016b2:	d10d      	bne.n	80016d0 <HAL_ADC_Start_DMA+0x40>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80016b4:	6893      	ldr	r3, [r2, #8]
 80016b6:	07db      	lsls	r3, r3, #31
 80016b8:	d505      	bpl.n	80016c6 <HAL_ADC_Start_DMA+0x36>
  MODIFY_REG(ADCx->CR,
 80016ba:	6893      	ldr	r3, [r2, #8]
 80016bc:	491e      	ldr	r1, [pc, #120]	@ (8001738 <HAL_ADC_Start_DMA+0xa8>)
 80016be:	400b      	ands	r3, r1
 80016c0:	2102      	movs	r1, #2
 80016c2:	430b      	orrs	r3, r1
 80016c4:	6093      	str	r3, [r2, #8]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80016c6:	6822      	ldr	r2, [r4, #0]
 80016c8:	68d3      	ldr	r3, [r2, #12]
 80016ca:	2101      	movs	r1, #1
 80016cc:	430b      	orrs	r3, r1
 80016ce:	60d3      	str	r3, [r2, #12]
    tmp_hal_status = ADC_Enable(hadc);
 80016d0:	0020      	movs	r0, r4
 80016d2:	f7ff ff79 	bl	80015c8 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80016d6:	2800      	cmp	r0, #0
 80016d8:	d12b      	bne.n	8001732 <HAL_ADC_Start_DMA+0xa2>
      ADC_STATE_CLR_SET(hadc->State,
 80016da:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80016dc:	4b17      	ldr	r3, [pc, #92]	@ (800173c <HAL_ADC_Start_DMA+0xac>)
 80016de:	401a      	ands	r2, r3
 80016e0:	2380      	movs	r3, #128	@ 0x80
 80016e2:	005b      	lsls	r3, r3, #1
 80016e4:	4313      	orrs	r3, r2
 80016e6:	65a3      	str	r3, [r4, #88]	@ 0x58
      ADC_CLEAR_ERRORCODE(hadc);
 80016e8:	2300      	movs	r3, #0
 80016ea:	65e3      	str	r3, [r4, #92]	@ 0x5c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80016ec:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80016ee:	4914      	ldr	r1, [pc, #80]	@ (8001740 <HAL_ADC_Start_DMA+0xb0>)
 80016f0:	62d1      	str	r1, [r2, #44]	@ 0x2c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80016f2:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80016f4:	4913      	ldr	r1, [pc, #76]	@ (8001744 <HAL_ADC_Start_DMA+0xb4>)
 80016f6:	6311      	str	r1, [r2, #48]	@ 0x30
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80016f8:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80016fa:	4913      	ldr	r1, [pc, #76]	@ (8001748 <HAL_ADC_Start_DMA+0xb8>)
 80016fc:	6351      	str	r1, [r2, #52]	@ 0x34
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80016fe:	6822      	ldr	r2, [r4, #0]
 8001700:	211c      	movs	r1, #28
 8001702:	6011      	str	r1, [r2, #0]
      __HAL_UNLOCK(hadc);
 8001704:	2254      	movs	r2, #84	@ 0x54
 8001706:	54a3      	strb	r3, [r4, r2]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001708:	6822      	ldr	r2, [r4, #0]
 800170a:	6853      	ldr	r3, [r2, #4]
 800170c:	390c      	subs	r1, #12
 800170e:	430b      	orrs	r3, r1
 8001710:	6053      	str	r3, [r2, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001712:	6821      	ldr	r1, [r4, #0]
 8001714:	3140      	adds	r1, #64	@ 0x40
 8001716:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8001718:	0033      	movs	r3, r6
 800171a:	002a      	movs	r2, r5
 800171c:	f000 fa1a 	bl	8001b54 <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001720:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8001722:	6893      	ldr	r3, [r2, #8]
 8001724:	4904      	ldr	r1, [pc, #16]	@ (8001738 <HAL_ADC_Start_DMA+0xa8>)
 8001726:	400b      	ands	r3, r1
 8001728:	2104      	movs	r1, #4
 800172a:	430b      	orrs	r3, r1
 800172c:	6093      	str	r3, [r2, #8]
}
 800172e:	e000      	b.n	8001732 <HAL_ADC_Start_DMA+0xa2>
    tmp_hal_status = HAL_BUSY;
 8001730:	2002      	movs	r0, #2
}
 8001732:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_LOCK(hadc);
 8001734:	2002      	movs	r0, #2
 8001736:	e7fc      	b.n	8001732 <HAL_ADC_Start_DMA+0xa2>
 8001738:	7fffffe8 	.word	0x7fffffe8
 800173c:	fffff0fe 	.word	0xfffff0fe
 8001740:	080012c9 	.word	0x080012c9
 8001744:	080012a1 	.word	0x080012a1
 8001748:	080012ad 	.word	0x080012ad

0800174c <ADC_Disable>:
{
 800174c:	b570      	push	{r4, r5, r6, lr}
 800174e:	0004      	movs	r4, r0
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8001750:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001752:	689a      	ldr	r2, [r3, #8]
 8001754:	2102      	movs	r1, #2
 8001756:	0008      	movs	r0, r1
 8001758:	4010      	ands	r0, r2
 800175a:	4211      	tst	r1, r2
 800175c:	d000      	beq.n	8001760 <ADC_Disable+0x14>
 800175e:	2001      	movs	r0, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001760:	689a      	ldr	r2, [r3, #8]
 8001762:	07d2      	lsls	r2, r2, #31
 8001764:	d531      	bpl.n	80017ca <ADC_Disable+0x7e>
      && (tmp_adc_is_disable_on_going == 0UL)
 8001766:	2800      	cmp	r0, #0
 8001768:	d131      	bne.n	80017ce <ADC_Disable+0x82>
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800176a:	6899      	ldr	r1, [r3, #8]
 800176c:	2205      	movs	r2, #5
 800176e:	400a      	ands	r2, r1
 8001770:	2a01      	cmp	r2, #1
 8001772:	d009      	beq.n	8001788 <ADC_Disable+0x3c>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001774:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001776:	2210      	movs	r2, #16
 8001778:	4313      	orrs	r3, r2
 800177a:	65a3      	str	r3, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800177c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800177e:	3a0f      	subs	r2, #15
 8001780:	4313      	orrs	r3, r2
 8001782:	65e3      	str	r3, [r4, #92]	@ 0x5c
      return HAL_ERROR;
 8001784:	2001      	movs	r0, #1
 8001786:	e021      	b.n	80017cc <ADC_Disable+0x80>
  MODIFY_REG(ADCx->CR,
 8001788:	689a      	ldr	r2, [r3, #8]
 800178a:	4912      	ldr	r1, [pc, #72]	@ (80017d4 <ADC_Disable+0x88>)
 800178c:	400a      	ands	r2, r1
 800178e:	2102      	movs	r1, #2
 8001790:	430a      	orrs	r2, r1
 8001792:	609a      	str	r2, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8001794:	6823      	ldr	r3, [r4, #0]
 8001796:	2203      	movs	r2, #3
 8001798:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800179a:	f7ff fc59 	bl	8001050 <HAL_GetTick>
 800179e:	0005      	movs	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80017a0:	6823      	ldr	r3, [r4, #0]
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	07db      	lsls	r3, r3, #31
 80017a6:	d50e      	bpl.n	80017c6 <ADC_Disable+0x7a>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80017a8:	f7ff fc52 	bl	8001050 <HAL_GetTick>
 80017ac:	1b40      	subs	r0, r0, r5
 80017ae:	2802      	cmp	r0, #2
 80017b0:	d9f6      	bls.n	80017a0 <ADC_Disable+0x54>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017b2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80017b4:	2210      	movs	r2, #16
 80017b6:	4313      	orrs	r3, r2
 80017b8:	65a3      	str	r3, [r4, #88]	@ 0x58
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017ba:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80017bc:	3a0f      	subs	r2, #15
 80017be:	4313      	orrs	r3, r2
 80017c0:	65e3      	str	r3, [r4, #92]	@ 0x5c
        return HAL_ERROR;
 80017c2:	2001      	movs	r0, #1
 80017c4:	e002      	b.n	80017cc <ADC_Disable+0x80>
  return HAL_OK;
 80017c6:	2000      	movs	r0, #0
 80017c8:	e000      	b.n	80017cc <ADC_Disable+0x80>
 80017ca:	2000      	movs	r0, #0
}
 80017cc:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 80017ce:	2000      	movs	r0, #0
 80017d0:	e7fc      	b.n	80017cc <ADC_Disable+0x80>
 80017d2:	46c0      	nop			@ (mov r8, r8)
 80017d4:	7fffffe8 	.word	0x7fffffe8

080017d8 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 80017d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017da:	b083      	sub	sp, #12
 80017dc:	0004      	movs	r4, r0
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80017de:	2300      	movs	r3, #0
 80017e0:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80017e2:	3354      	adds	r3, #84	@ 0x54
 80017e4:	5cc3      	ldrb	r3, [r0, r3]
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d100      	bne.n	80017ec <HAL_ADCEx_Calibration_Start+0x14>
 80017ea:	e0a6      	b.n	800193a <HAL_ADCEx_Calibration_Start+0x162>
 80017ec:	2601      	movs	r6, #1
 80017ee:	2354      	movs	r3, #84	@ 0x54
 80017f0:	54c6      	strb	r6, [r0, r3]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80017f2:	f7ff ffab 	bl	800174c <ADC_Disable>
 80017f6:	0005      	movs	r5, r0

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80017f8:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80017fa:	689a      	ldr	r2, [r3, #8]
 80017fc:	0031      	movs	r1, r6
 80017fe:	4011      	ands	r1, r2
 8001800:	4216      	tst	r6, r2
 8001802:	d009      	beq.n	8001818 <HAL_ADCEx_Calibration_Start+0x40>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001804:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001806:	2210      	movs	r2, #16
 8001808:	4313      	orrs	r3, r2
 800180a:	65a3      	str	r3, [r4, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800180c:	2354      	movs	r3, #84	@ 0x54
 800180e:	2200      	movs	r2, #0
 8001810:	54e2      	strb	r2, [r4, r3]

  /* Return function status */
  return tmp_hal_status;
}
 8001812:	0028      	movs	r0, r5
 8001814:	b003      	add	sp, #12
 8001816:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ADC_STATE_CLR_SET(hadc->State,
 8001818:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800181a:	4849      	ldr	r0, [pc, #292]	@ (8001940 <HAL_ADCEx_Calibration_Start+0x168>)
 800181c:	4002      	ands	r2, r0
 800181e:	3006      	adds	r0, #6
 8001820:	30ff      	adds	r0, #255	@ 0xff
 8001822:	4302      	orrs	r2, r0
 8001824:	65a2      	str	r2, [r4, #88]	@ 0x58
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8001826:	68de      	ldr	r6, [r3, #12]
 8001828:	4a46      	ldr	r2, [pc, #280]	@ (8001944 <HAL_ADCEx_Calibration_Start+0x16c>)
 800182a:	4016      	ands	r6, r2
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800182c:	68da      	ldr	r2, [r3, #12]
 800182e:	4846      	ldr	r0, [pc, #280]	@ (8001948 <HAL_ADCEx_Calibration_Start+0x170>)
 8001830:	4002      	ands	r2, r0
 8001832:	60da      	str	r2, [r3, #12]
  uint32_t calibration_factor_accumulated = 0;
 8001834:	0008      	movs	r0, r1
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8001836:	e006      	b.n	8001846 <HAL_ADCEx_Calibration_Start+0x6e>
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8001838:	22b4      	movs	r2, #180	@ 0xb4
 800183a:	589a      	ldr	r2, [r3, r2]
 800183c:	237f      	movs	r3, #127	@ 0x7f
 800183e:	4013      	ands	r3, r2
      calibration_factor_accumulated += (LL_ADC_GetCalibrationFactor(hadc->Instance) + 1UL);
 8001840:	3301      	adds	r3, #1
 8001842:	18c0      	adds	r0, r0, r3
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8001844:	3101      	adds	r1, #1
 8001846:	2907      	cmp	r1, #7
 8001848:	d81d      	bhi.n	8001886 <HAL_ADCEx_Calibration_Start+0xae>
      LL_ADC_StartCalibration(hadc->Instance);
 800184a:	6827      	ldr	r7, [r4, #0]
  MODIFY_REG(ADCx->CR,
 800184c:	68ba      	ldr	r2, [r7, #8]
 800184e:	4b3f      	ldr	r3, [pc, #252]	@ (800194c <HAL_ADCEx_Calibration_Start+0x174>)
 8001850:	401a      	ands	r2, r3
 8001852:	3318      	adds	r3, #24
 8001854:	4313      	orrs	r3, r2
 8001856:	60bb      	str	r3, [r7, #8]
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8001858:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800185a:	689a      	ldr	r2, [r3, #8]
 800185c:	2a00      	cmp	r2, #0
 800185e:	daeb      	bge.n	8001838 <HAL_ADCEx_Calibration_Start+0x60>
        wait_loop_index++;
 8001860:	9b01      	ldr	r3, [sp, #4]
 8001862:	3301      	adds	r3, #1
 8001864:	9301      	str	r3, [sp, #4]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8001866:	9a01      	ldr	r2, [sp, #4]
 8001868:	23ae      	movs	r3, #174	@ 0xae
 800186a:	029b      	lsls	r3, r3, #10
 800186c:	429a      	cmp	r2, r3
 800186e:	d3f3      	bcc.n	8001858 <HAL_ADCEx_Calibration_Start+0x80>
          ADC_STATE_CLR_SET(hadc->State,
 8001870:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001872:	2212      	movs	r2, #18
 8001874:	4393      	bics	r3, r2
 8001876:	3a02      	subs	r2, #2
 8001878:	4313      	orrs	r3, r2
 800187a:	65a3      	str	r3, [r4, #88]	@ 0x58
          __HAL_UNLOCK(hadc);
 800187c:	2354      	movs	r3, #84	@ 0x54
 800187e:	2200      	movs	r2, #0
 8001880:	54e2      	strb	r2, [r4, r3]
          return HAL_ERROR;
 8001882:	2501      	movs	r5, #1
 8001884:	e7c5      	b.n	8001812 <HAL_ADCEx_Calibration_Start+0x3a>
    calibration_factor_accumulated += (calibration_index / 2UL);
 8001886:	084b      	lsrs	r3, r1, #1
 8001888:	1818      	adds	r0, r3, r0
    calibration_factor_accumulated /= calibration_index;
 800188a:	f7fe fc47 	bl	800011c <__udivsi3>
    LL_ADC_Enable(hadc->Instance);
 800188e:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8001890:	6893      	ldr	r3, [r2, #8]
 8001892:	492e      	ldr	r1, [pc, #184]	@ (800194c <HAL_ADCEx_Calibration_Start+0x174>)
 8001894:	400b      	ands	r3, r1
 8001896:	2101      	movs	r1, #1
 8001898:	430b      	orrs	r3, r1
 800189a:	6093      	str	r3, [r2, #8]
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 800189c:	6822      	ldr	r2, [r4, #0]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 800189e:	6911      	ldr	r1, [r2, #16]
 80018a0:	2380      	movs	r3, #128	@ 0x80
 80018a2:	05db      	lsls	r3, r3, #23
 80018a4:	4299      	cmp	r1, r3
 80018a6:	d217      	bcs.n	80018d8 <HAL_ADCEx_Calibration_Start+0x100>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 80018a8:	4b29      	ldr	r3, [pc, #164]	@ (8001950 <HAL_ADCEx_Calibration_Start+0x178>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	21f0      	movs	r1, #240	@ 0xf0
 80018ae:	0389      	lsls	r1, r1, #14
 80018b0:	400b      	ands	r3, r1
      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 80018b2:	21e0      	movs	r1, #224	@ 0xe0
 80018b4:	0349      	lsls	r1, r1, #13
 80018b6:	428b      	cmp	r3, r1
 80018b8:	d30e      	bcc.n	80018d8 <HAL_ADCEx_Calibration_Start+0x100>
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 80018ba:	0c9b      	lsrs	r3, r3, #18
 80018bc:	3b03      	subs	r3, #3
 80018be:	2101      	movs	r1, #1
 80018c0:	4099      	lsls	r1, r3
 80018c2:	9100      	str	r1, [sp, #0]
        delay_cpu_cycles >>= 1UL;
 80018c4:	9b00      	ldr	r3, [sp, #0]
 80018c6:	085b      	lsrs	r3, r3, #1
 80018c8:	9300      	str	r3, [sp, #0]
        while (delay_cpu_cycles != 0UL)
 80018ca:	e002      	b.n	80018d2 <HAL_ADCEx_Calibration_Start+0xfa>
          delay_cpu_cycles--;
 80018cc:	9b00      	ldr	r3, [sp, #0]
 80018ce:	3b01      	subs	r3, #1
 80018d0:	9300      	str	r3, [sp, #0]
        while (delay_cpu_cycles != 0UL)
 80018d2:	9b00      	ldr	r3, [sp, #0]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d1f9      	bne.n	80018cc <HAL_ADCEx_Calibration_Start+0xf4>
  MODIFY_REG(ADCx->CALFACT,
 80018d8:	21b4      	movs	r1, #180	@ 0xb4
 80018da:	5853      	ldr	r3, [r2, r1]
 80018dc:	277f      	movs	r7, #127	@ 0x7f
 80018de:	43bb      	bics	r3, r7
 80018e0:	4318      	orrs	r0, r3
 80018e2:	5050      	str	r0, [r2, r1]
    LL_ADC_Disable(hadc->Instance);
 80018e4:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 80018e6:	6893      	ldr	r3, [r2, #8]
 80018e8:	4918      	ldr	r1, [pc, #96]	@ (800194c <HAL_ADCEx_Calibration_Start+0x174>)
 80018ea:	400b      	ands	r3, r1
 80018ec:	2102      	movs	r1, #2
 80018ee:	430b      	orrs	r3, r1
 80018f0:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 80018f2:	f7ff fbad 	bl	8001050 <HAL_GetTick>
 80018f6:	0007      	movs	r7, r0
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80018f8:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80018fa:	689a      	ldr	r2, [r3, #8]
 80018fc:	07d2      	lsls	r2, r2, #31
 80018fe:	d409      	bmi.n	8001914 <HAL_ADCEx_Calibration_Start+0x13c>
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8001900:	68da      	ldr	r2, [r3, #12]
 8001902:	4332      	orrs	r2, r6
 8001904:	60da      	str	r2, [r3, #12]
    ADC_STATE_CLR_SET(hadc->State,
 8001906:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001908:	2203      	movs	r2, #3
 800190a:	4393      	bics	r3, r2
 800190c:	3a02      	subs	r2, #2
 800190e:	4313      	orrs	r3, r2
 8001910:	65a3      	str	r3, [r4, #88]	@ 0x58
 8001912:	e77b      	b.n	800180c <HAL_ADCEx_Calibration_Start+0x34>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001914:	f7ff fb9c 	bl	8001050 <HAL_GetTick>
 8001918:	1bc0      	subs	r0, r0, r7
 800191a:	2802      	cmp	r0, #2
 800191c:	d9ec      	bls.n	80018f8 <HAL_ADCEx_Calibration_Start+0x120>
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800191e:	6823      	ldr	r3, [r4, #0]
 8001920:	689b      	ldr	r3, [r3, #8]
 8001922:	07db      	lsls	r3, r3, #31
 8001924:	d5e8      	bpl.n	80018f8 <HAL_ADCEx_Calibration_Start+0x120>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001926:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001928:	2210      	movs	r2, #16
 800192a:	4313      	orrs	r3, r2
 800192c:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800192e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001930:	3a0f      	subs	r2, #15
 8001932:	4313      	orrs	r3, r2
 8001934:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 8001936:	2501      	movs	r5, #1
 8001938:	e76b      	b.n	8001812 <HAL_ADCEx_Calibration_Start+0x3a>
  __HAL_LOCK(hadc);
 800193a:	2502      	movs	r5, #2
 800193c:	e769      	b.n	8001812 <HAL_ADCEx_Calibration_Start+0x3a>
 800193e:	46c0      	nop			@ (mov r8, r8)
 8001940:	fffffefd 	.word	0xfffffefd
 8001944:	00008003 	.word	0x00008003
 8001948:	ffff7ffc 	.word	0xffff7ffc
 800194c:	7fffffe8 	.word	0x7fffffe8
 8001950:	40012708 	.word	0x40012708

08001954 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001954:	b570      	push	{r4, r5, r6, lr}
  if ((int32_t)(IRQn) >= 0)
 8001956:	2800      	cmp	r0, #0
 8001958:	db11      	blt.n	800197e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800195a:	0883      	lsrs	r3, r0, #2
 800195c:	4d13      	ldr	r5, [pc, #76]	@ (80019ac <__NVIC_SetPriority+0x58>)
 800195e:	33c0      	adds	r3, #192	@ 0xc0
 8001960:	009b      	lsls	r3, r3, #2
 8001962:	595c      	ldr	r4, [r3, r5]
 8001964:	2203      	movs	r2, #3
 8001966:	4010      	ands	r0, r2
 8001968:	00c0      	lsls	r0, r0, #3
 800196a:	32fc      	adds	r2, #252	@ 0xfc
 800196c:	0016      	movs	r6, r2
 800196e:	4086      	lsls	r6, r0
 8001970:	43b4      	bics	r4, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001972:	0189      	lsls	r1, r1, #6
 8001974:	400a      	ands	r2, r1
 8001976:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001978:	4322      	orrs	r2, r4
 800197a:	515a      	str	r2, [r3, r5]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800197c:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800197e:	230f      	movs	r3, #15
 8001980:	4003      	ands	r3, r0
 8001982:	3b08      	subs	r3, #8
 8001984:	089b      	lsrs	r3, r3, #2
 8001986:	3306      	adds	r3, #6
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	4a09      	ldr	r2, [pc, #36]	@ (80019b0 <__NVIC_SetPriority+0x5c>)
 800198c:	4694      	mov	ip, r2
 800198e:	4463      	add	r3, ip
 8001990:	685c      	ldr	r4, [r3, #4]
 8001992:	2203      	movs	r2, #3
 8001994:	4010      	ands	r0, r2
 8001996:	00c0      	lsls	r0, r0, #3
 8001998:	32fc      	adds	r2, #252	@ 0xfc
 800199a:	0015      	movs	r5, r2
 800199c:	4085      	lsls	r5, r0
 800199e:	43ac      	bics	r4, r5
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80019a0:	0189      	lsls	r1, r1, #6
 80019a2:	400a      	ands	r2, r1
 80019a4:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019a6:	4322      	orrs	r2, r4
 80019a8:	605a      	str	r2, [r3, #4]
}
 80019aa:	e7e7      	b.n	800197c <__NVIC_SetPriority+0x28>
 80019ac:	e000e100 	.word	0xe000e100
 80019b0:	e000ed00 	.word	0xe000ed00

080019b4 <SysTick_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019b4:	3801      	subs	r0, #1
 80019b6:	2380      	movs	r3, #128	@ 0x80
 80019b8:	045b      	lsls	r3, r3, #17
 80019ba:	4298      	cmp	r0, r3
 80019bc:	d20f      	bcs.n	80019de <SysTick_Config+0x2a>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019be:	4a09      	ldr	r2, [pc, #36]	@ (80019e4 <SysTick_Config+0x30>)
 80019c0:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019c2:	4809      	ldr	r0, [pc, #36]	@ (80019e8 <SysTick_Config+0x34>)
 80019c4:	6a03      	ldr	r3, [r0, #32]
 80019c6:	021b      	lsls	r3, r3, #8
 80019c8:	0a1b      	lsrs	r3, r3, #8
 80019ca:	21c0      	movs	r1, #192	@ 0xc0
 80019cc:	0609      	lsls	r1, r1, #24
 80019ce:	430b      	orrs	r3, r1
 80019d0:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019d2:	2300      	movs	r3, #0
 80019d4:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019d6:	3307      	adds	r3, #7
 80019d8:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019da:	2000      	movs	r0, #0
}
 80019dc:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80019de:	2001      	movs	r0, #1
 80019e0:	e7fc      	b.n	80019dc <SysTick_Config+0x28>
 80019e2:	46c0      	nop			@ (mov r8, r8)
 80019e4:	e000e010 	.word	0xe000e010
 80019e8:	e000ed00 	.word	0xe000ed00

080019ec <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019ec:	b510      	push	{r4, lr}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80019ee:	f7ff ffb1 	bl	8001954 <__NVIC_SetPriority>
}
 80019f2:	bd10      	pop	{r4, pc}

080019f4 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019f4:	b510      	push	{r4, lr}
  return SysTick_Config(TicksNumb);
 80019f6:	f7ff ffdd 	bl	80019b4 <SysTick_Config>
}
 80019fa:	bd10      	pop	{r4, pc}

080019fc <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80019fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80019fe:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8001a00:	6cc5      	ldr	r5, [r0, #76]	@ 0x4c
 8001a02:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001a04:	6d04      	ldr	r4, [r0, #80]	@ 0x50
 8001a06:	2c00      	cmp	r4, #0
 8001a08:	d002      	beq.n	8001a10 <DMA_SetConfig+0x14>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a0a:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8001a0c:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 8001a0e:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8001a10:	4f0b      	ldr	r7, [pc, #44]	@ (8001a40 <DMA_SetConfig+0x44>)
 8001a12:	687c      	ldr	r4, [r7, #4]
 8001a14:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8001a16:	261c      	movs	r6, #28
 8001a18:	402e      	ands	r6, r5
 8001a1a:	2501      	movs	r5, #1
 8001a1c:	40b5      	lsls	r5, r6
 8001a1e:	432c      	orrs	r4, r5
 8001a20:	607c      	str	r4, [r7, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001a22:	6804      	ldr	r4, [r0, #0]
 8001a24:	6063      	str	r3, [r4, #4]

  /* Peripheral to Memory */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a26:	6883      	ldr	r3, [r0, #8]
 8001a28:	2b10      	cmp	r3, #16
 8001a2a:	d004      	beq.n	8001a36 <DMA_SetConfig+0x3a>
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001a2c:	6803      	ldr	r3, [r0, #0]
 8001a2e:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001a30:	6803      	ldr	r3, [r0, #0]
 8001a32:	60da      	str	r2, [r3, #12]
  }
}
 8001a34:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = DstAddress;
 8001a36:	6803      	ldr	r3, [r0, #0]
 8001a38:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001a3a:	6803      	ldr	r3, [r0, #0]
 8001a3c:	60d9      	str	r1, [r3, #12]
 8001a3e:	e7f9      	b.n	8001a34 <DMA_SetConfig+0x38>
 8001a40:	40020000 	.word	0x40020000

08001a44 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001a44:	b510      	push	{r4, lr}
 8001a46:	0004      	movs	r4, r0
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001a48:	6803      	ldr	r3, [r0, #0]
 8001a4a:	20ff      	movs	r0, #255	@ 0xff
 8001a4c:	4018      	ands	r0, r3
 8001a4e:	3808      	subs	r0, #8
 8001a50:	2114      	movs	r1, #20
 8001a52:	f7fe fb63 	bl	800011c <__udivsi3>
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
                                                             ((hdma->ChannelIndex >> 2U) * \
 8001a56:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001a58:	089b      	lsrs	r3, r3, #2
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 8001a5a:	4a06      	ldr	r2, [pc, #24]	@ (8001a74 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>)
 8001a5c:	4694      	mov	ip, r2
 8001a5e:	4463      	add	r3, ip
 8001a60:	009b      	lsls	r3, r3, #2
 8001a62:	6463      	str	r3, [r4, #68]	@ 0x44
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001a64:	4b04      	ldr	r3, [pc, #16]	@ (8001a78 <DMA_CalcDMAMUXChannelBaseAndMask+0x34>)
 8001a66:	64a3      	str	r3, [r4, #72]	@ 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8001a68:	231c      	movs	r3, #28
 8001a6a:	4018      	ands	r0, r3
 8001a6c:	3b1b      	subs	r3, #27
 8001a6e:	4083      	lsls	r3, r0
 8001a70:	64e3      	str	r3, [r4, #76]	@ 0x4c
}
 8001a72:	bd10      	pop	{r4, pc}
 8001a74:	10008200 	.word	0x10008200
 8001a78:	40020880 	.word	0x40020880

08001a7c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001a7c:	6842      	ldr	r2, [r0, #4]
 8001a7e:	23ff      	movs	r3, #255	@ 0xff
 8001a80:	4013      	ands	r3, r2

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 8001a82:	4a06      	ldr	r2, [pc, #24]	@ (8001a9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x20>)
 8001a84:	189a      	adds	r2, r3, r2
 8001a86:	0092      	lsls	r2, r2, #2
 8001a88:	6502      	str	r2, [r0, #80]	@ 0x50
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001a8a:	4a05      	ldr	r2, [pc, #20]	@ (8001aa0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 8001a8c:	6542      	str	r2, [r0, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001a8e:	3b01      	subs	r3, #1
 8001a90:	2203      	movs	r2, #3
 8001a92:	401a      	ands	r2, r3
 8001a94:	2301      	movs	r3, #1
 8001a96:	4093      	lsls	r3, r2
 8001a98:	6583      	str	r3, [r0, #88]	@ 0x58
}
 8001a9a:	4770      	bx	lr
 8001a9c:	1000823f 	.word	0x1000823f
 8001aa0:	40020940 	.word	0x40020940

08001aa4 <HAL_DMA_Init>:
{
 8001aa4:	b570      	push	{r4, r5, r6, lr}
 8001aa6:	1e04      	subs	r4, r0, #0
  if (hdma == NULL)
 8001aa8:	d04d      	beq.n	8001b46 <HAL_DMA_Init+0xa2>
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8001aaa:	6805      	ldr	r5, [r0, #0]
 8001aac:	4b27      	ldr	r3, [pc, #156]	@ (8001b4c <HAL_DMA_Init+0xa8>)
 8001aae:	18e8      	adds	r0, r5, r3
 8001ab0:	2114      	movs	r1, #20
 8001ab2:	f7fe fb33 	bl	800011c <__udivsi3>
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 8001ab6:	0080      	lsls	r0, r0, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8001ab8:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8001aba:	2325      	movs	r3, #37	@ 0x25
 8001abc:	2202      	movs	r2, #2
 8001abe:	54e2      	strb	r2, [r4, r3]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001ac0:	682b      	ldr	r3, [r5, #0]
 8001ac2:	4a23      	ldr	r2, [pc, #140]	@ (8001b50 <HAL_DMA_Init+0xac>)
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001ac8:	6821      	ldr	r1, [r4, #0]
 8001aca:	680a      	ldr	r2, [r1, #0]
 8001acc:	68a3      	ldr	r3, [r4, #8]
 8001ace:	68e0      	ldr	r0, [r4, #12]
 8001ad0:	4303      	orrs	r3, r0
 8001ad2:	6920      	ldr	r0, [r4, #16]
 8001ad4:	4303      	orrs	r3, r0
 8001ad6:	6960      	ldr	r0, [r4, #20]
 8001ad8:	4303      	orrs	r3, r0
 8001ada:	69a0      	ldr	r0, [r4, #24]
 8001adc:	4303      	orrs	r3, r0
 8001ade:	69e0      	ldr	r0, [r4, #28]
 8001ae0:	4303      	orrs	r3, r0
 8001ae2:	6a20      	ldr	r0, [r4, #32]
 8001ae4:	4303      	orrs	r3, r0
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001aea:	0020      	movs	r0, r4
 8001aec:	f7ff ffaa 	bl	8001a44 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001af0:	68a2      	ldr	r2, [r4, #8]
 8001af2:	2380      	movs	r3, #128	@ 0x80
 8001af4:	01db      	lsls	r3, r3, #7
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d018      	beq.n	8001b2c <HAL_DMA_Init+0x88>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001afa:	6861      	ldr	r1, [r4, #4]
 8001afc:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8001afe:	23ff      	movs	r3, #255	@ 0xff
 8001b00:	400b      	ands	r3, r1
 8001b02:	6013      	str	r3, [r2, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b04:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001b06:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 8001b08:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request > 0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001b0a:	6863      	ldr	r3, [r4, #4]
 8001b0c:	3b01      	subs	r3, #1
 8001b0e:	2b03      	cmp	r3, #3
 8001b10:	d90f      	bls.n	8001b32 <HAL_DMA_Init+0x8e>
    hdma->DMAmuxRequestGen = 0U;
 8001b12:	2300      	movs	r3, #0
 8001b14:	6523      	str	r3, [r4, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8001b16:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001b18:	65a3      	str	r3, [r4, #88]	@ 0x58
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	63e3      	str	r3, [r4, #60]	@ 0x3c
  hdma->State  = HAL_DMA_STATE_READY;
 8001b1e:	2225      	movs	r2, #37	@ 0x25
 8001b20:	2101      	movs	r1, #1
 8001b22:	54a1      	strb	r1, [r4, r2]
  __HAL_UNLOCK(hdma);
 8001b24:	3a01      	subs	r2, #1
 8001b26:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8001b28:	2000      	movs	r0, #0
}
 8001b2a:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	6063      	str	r3, [r4, #4]
 8001b30:	e7e3      	b.n	8001afa <HAL_DMA_Init+0x56>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001b32:	0020      	movs	r0, r4
 8001b34:	f7ff ffa2 	bl	8001a7c <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001b38:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b3e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001b40:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8001b42:	605a      	str	r2, [r3, #4]
 8001b44:	e7e9      	b.n	8001b1a <HAL_DMA_Init+0x76>
    return HAL_ERROR;
 8001b46:	2001      	movs	r0, #1
 8001b48:	e7ef      	b.n	8001b2a <HAL_DMA_Init+0x86>
 8001b4a:	46c0      	nop			@ (mov r8, r8)
 8001b4c:	bffdfff8 	.word	0xbffdfff8
 8001b50:	ffff800f 	.word	0xffff800f

08001b54 <HAL_DMA_Start_IT>:
{
 8001b54:	b570      	push	{r4, r5, r6, lr}
 8001b56:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 8001b58:	2024      	movs	r0, #36	@ 0x24
 8001b5a:	5c20      	ldrb	r0, [r4, r0]
 8001b5c:	2801      	cmp	r0, #1
 8001b5e:	d046      	beq.n	8001bee <HAL_DMA_Start_IT+0x9a>
 8001b60:	2024      	movs	r0, #36	@ 0x24
 8001b62:	2501      	movs	r5, #1
 8001b64:	5425      	strb	r5, [r4, r0]
  if (HAL_DMA_STATE_READY == hdma->State)
 8001b66:	3001      	adds	r0, #1
 8001b68:	5c20      	ldrb	r0, [r4, r0]
 8001b6a:	2801      	cmp	r0, #1
 8001b6c:	d007      	beq.n	8001b7e <HAL_DMA_Start_IT+0x2a>
    __HAL_UNLOCK(hdma);
 8001b6e:	2324      	movs	r3, #36	@ 0x24
 8001b70:	2200      	movs	r2, #0
 8001b72:	54e2      	strb	r2, [r4, r3]
    status = HAL_BUSY;
 8001b74:	2002      	movs	r0, #2
  __HAL_UNLOCK(hdma);
 8001b76:	2324      	movs	r3, #36	@ 0x24
 8001b78:	2200      	movs	r2, #0
 8001b7a:	54e2      	strb	r2, [r4, r3]
}
 8001b7c:	bd70      	pop	{r4, r5, r6, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8001b7e:	3024      	adds	r0, #36	@ 0x24
 8001b80:	3501      	adds	r5, #1
 8001b82:	5425      	strb	r5, [r4, r0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b84:	2000      	movs	r0, #0
 8001b86:	63e0      	str	r0, [r4, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8001b88:	6825      	ldr	r5, [r4, #0]
 8001b8a:	6828      	ldr	r0, [r5, #0]
 8001b8c:	2601      	movs	r6, #1
 8001b8e:	43b0      	bics	r0, r6
 8001b90:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001b92:	0020      	movs	r0, r4
 8001b94:	f7ff ff32 	bl	80019fc <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8001b98:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d01c      	beq.n	8001bd8 <HAL_DMA_Start_IT+0x84>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b9e:	6822      	ldr	r2, [r4, #0]
 8001ba0:	6813      	ldr	r3, [r2, #0]
 8001ba2:	210e      	movs	r1, #14
 8001ba4:	430b      	orrs	r3, r1
 8001ba6:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001ba8:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8001baa:	6813      	ldr	r3, [r2, #0]
 8001bac:	03db      	lsls	r3, r3, #15
 8001bae:	d504      	bpl.n	8001bba <HAL_DMA_Start_IT+0x66>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001bb0:	6811      	ldr	r1, [r2, #0]
 8001bb2:	2380      	movs	r3, #128	@ 0x80
 8001bb4:	005b      	lsls	r3, r3, #1
 8001bb6:	430b      	orrs	r3, r1
 8001bb8:	6013      	str	r3, [r2, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8001bba:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d004      	beq.n	8001bca <HAL_DMA_Start_IT+0x76>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001bc0:	6819      	ldr	r1, [r3, #0]
 8001bc2:	2280      	movs	r2, #128	@ 0x80
 8001bc4:	0052      	lsls	r2, r2, #1
 8001bc6:	430a      	orrs	r2, r1
 8001bc8:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8001bca:	6822      	ldr	r2, [r4, #0]
 8001bcc:	6813      	ldr	r3, [r2, #0]
 8001bce:	2101      	movs	r1, #1
 8001bd0:	430b      	orrs	r3, r1
 8001bd2:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001bd4:	2000      	movs	r0, #0
 8001bd6:	e7ce      	b.n	8001b76 <HAL_DMA_Start_IT+0x22>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001bd8:	6822      	ldr	r2, [r4, #0]
 8001bda:	6813      	ldr	r3, [r2, #0]
 8001bdc:	2104      	movs	r1, #4
 8001bde:	438b      	bics	r3, r1
 8001be0:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001be2:	6822      	ldr	r2, [r4, #0]
 8001be4:	6813      	ldr	r3, [r2, #0]
 8001be6:	3106      	adds	r1, #6
 8001be8:	430b      	orrs	r3, r1
 8001bea:	6013      	str	r3, [r2, #0]
 8001bec:	e7dc      	b.n	8001ba8 <HAL_DMA_Start_IT+0x54>
  __HAL_LOCK(hdma);
 8001bee:	2002      	movs	r0, #2
 8001bf0:	e7c4      	b.n	8001b7c <HAL_DMA_Start_IT+0x28>
	...

08001bf4 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001bf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bf6:	46d6      	mov	lr, sl
 8001bf8:	464f      	mov	r7, r9
 8001bfa:	4646      	mov	r6, r8
 8001bfc:	b5c0      	push	{r6, r7, lr}
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001bfe:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001c00:	e03b      	b.n	8001c7a <HAL_GPIO_Init+0x86>
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        tmp = EXTI->EXTICR[position >> 2U];
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001c02:	2505      	movs	r5, #5
 8001c04:	e000      	b.n	8001c08 <HAL_GPIO_Init+0x14>
 8001c06:	2500      	movs	r5, #0
 8001c08:	40a5      	lsls	r5, r4
 8001c0a:	002c      	movs	r4, r5
 8001c0c:	433c      	orrs	r4, r7
        EXTI->EXTICR[position >> 2U] = tmp;
 8001c0e:	4d63      	ldr	r5, [pc, #396]	@ (8001d9c <HAL_GPIO_Init+0x1a8>)
 8001c10:	3218      	adds	r2, #24
 8001c12:	0092      	lsls	r2, r2, #2
 8001c14:	5154      	str	r4, [r2, r5]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8001c16:	2280      	movs	r2, #128	@ 0x80
 8001c18:	58af      	ldr	r7, [r5, r2]
        tmp &= ~((uint32_t)iocurrent);
 8001c1a:	464a      	mov	r2, r9
 8001c1c:	43d2      	mvns	r2, r2
 8001c1e:	003d      	movs	r5, r7
 8001c20:	464c      	mov	r4, r9
 8001c22:	43a5      	bics	r5, r4
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c24:	684c      	ldr	r4, [r1, #4]
 8001c26:	03e4      	lsls	r4, r4, #15
 8001c28:	d502      	bpl.n	8001c30 <HAL_GPIO_Init+0x3c>
        {
          tmp |= iocurrent;
 8001c2a:	003d      	movs	r5, r7
 8001c2c:	464c      	mov	r4, r9
 8001c2e:	4325      	orrs	r5, r4
        }
        EXTI->IMR1 = tmp;
 8001c30:	4c5a      	ldr	r4, [pc, #360]	@ (8001d9c <HAL_GPIO_Init+0x1a8>)
 8001c32:	2780      	movs	r7, #128	@ 0x80
 8001c34:	51e5      	str	r5, [r4, r7]

        tmp = EXTI->EMR1;
 8001c36:	2584      	movs	r5, #132	@ 0x84
 8001c38:	5967      	ldr	r7, [r4, r5]
        tmp &= ~((uint32_t)iocurrent);
 8001c3a:	003d      	movs	r5, r7
 8001c3c:	4015      	ands	r5, r2
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c3e:	684c      	ldr	r4, [r1, #4]
 8001c40:	03a4      	lsls	r4, r4, #14
 8001c42:	d502      	bpl.n	8001c4a <HAL_GPIO_Init+0x56>
        {
          tmp |= iocurrent;
 8001c44:	003d      	movs	r5, r7
 8001c46:	464c      	mov	r4, r9
 8001c48:	4325      	orrs	r5, r4
        }
        EXTI->EMR1 = tmp;
 8001c4a:	4c54      	ldr	r4, [pc, #336]	@ (8001d9c <HAL_GPIO_Init+0x1a8>)
 8001c4c:	2784      	movs	r7, #132	@ 0x84
 8001c4e:	51e5      	str	r5, [r4, r7]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001c50:	6827      	ldr	r7, [r4, #0]
        tmp &= ~((uint32_t)iocurrent);
 8001c52:	003d      	movs	r5, r7
 8001c54:	4015      	ands	r5, r2
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c56:	684c      	ldr	r4, [r1, #4]
 8001c58:	02e4      	lsls	r4, r4, #11
 8001c5a:	d502      	bpl.n	8001c62 <HAL_GPIO_Init+0x6e>
        {
          tmp |= iocurrent;
 8001c5c:	003d      	movs	r5, r7
 8001c5e:	464c      	mov	r4, r9
 8001c60:	4325      	orrs	r5, r4
        }
        EXTI->RTSR1 = tmp;
 8001c62:	4c4e      	ldr	r4, [pc, #312]	@ (8001d9c <HAL_GPIO_Init+0x1a8>)
 8001c64:	6025      	str	r5, [r4, #0]

        tmp = EXTI->FTSR1;
 8001c66:	6865      	ldr	r5, [r4, #4]
        tmp &= ~((uint32_t)iocurrent);
 8001c68:	402a      	ands	r2, r5
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c6a:	684c      	ldr	r4, [r1, #4]
 8001c6c:	02a4      	lsls	r4, r4, #10
 8001c6e:	d501      	bpl.n	8001c74 <HAL_GPIO_Init+0x80>
        {
          tmp |= iocurrent;
 8001c70:	464a      	mov	r2, r9
 8001c72:	432a      	orrs	r2, r5
        }
        EXTI->FTSR1 = tmp;
 8001c74:	4c49      	ldr	r4, [pc, #292]	@ (8001d9c <HAL_GPIO_Init+0x1a8>)
 8001c76:	6062      	str	r2, [r4, #4]
      }
    }

    position++;
 8001c78:	3301      	adds	r3, #1
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001c7a:	680c      	ldr	r4, [r1, #0]
 8001c7c:	0022      	movs	r2, r4
 8001c7e:	40da      	lsrs	r2, r3
 8001c80:	d100      	bne.n	8001c84 <HAL_GPIO_Init+0x90>
 8001c82:	e086      	b.n	8001d92 <HAL_GPIO_Init+0x19e>
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001c84:	2201      	movs	r2, #1
 8001c86:	409a      	lsls	r2, r3
 8001c88:	0026      	movs	r6, r4
 8001c8a:	4016      	ands	r6, r2
 8001c8c:	46b1      	mov	r9, r6
    if (iocurrent != 0U)
 8001c8e:	4214      	tst	r4, r2
 8001c90:	d0f2      	beq.n	8001c78 <HAL_GPIO_Init+0x84>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c92:	684c      	ldr	r4, [r1, #4]
 8001c94:	2c02      	cmp	r4, #2
 8001c96:	d001      	beq.n	8001c9c <HAL_GPIO_Init+0xa8>
 8001c98:	2c12      	cmp	r4, #18
 8001c9a:	d118      	bne.n	8001cce <HAL_GPIO_Init+0xda>
        tmp = GPIOx->AFR[position >> 3U];
 8001c9c:	08dd      	lsrs	r5, r3, #3
 8001c9e:	3508      	adds	r5, #8
 8001ca0:	00ad      	lsls	r5, r5, #2
 8001ca2:	582c      	ldr	r4, [r5, r0]
 8001ca4:	46a4      	mov	ip, r4
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8001ca6:	2707      	movs	r7, #7
 8001ca8:	401f      	ands	r7, r3
 8001caa:	00bf      	lsls	r7, r7, #2
 8001cac:	240f      	movs	r4, #15
 8001cae:	46a2      	mov	sl, r4
 8001cb0:	0026      	movs	r6, r4
 8001cb2:	40be      	lsls	r6, r7
 8001cb4:	46b0      	mov	r8, r6
 8001cb6:	4666      	mov	r6, ip
 8001cb8:	4644      	mov	r4, r8
 8001cba:	43a6      	bics	r6, r4
 8001cbc:	46b4      	mov	ip, r6
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001cbe:	690c      	ldr	r4, [r1, #16]
 8001cc0:	4656      	mov	r6, sl
 8001cc2:	4026      	ands	r6, r4
 8001cc4:	0034      	movs	r4, r6
 8001cc6:	40bc      	lsls	r4, r7
 8001cc8:	4666      	mov	r6, ip
 8001cca:	4334      	orrs	r4, r6
        GPIOx->AFR[position >> 3U] = tmp;
 8001ccc:	502c      	str	r4, [r5, r0]
      tmp = GPIOx->MODER;
 8001cce:	6804      	ldr	r4, [r0, #0]
 8001cd0:	46a4      	mov	ip, r4
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001cd2:	005d      	lsls	r5, r3, #1
 8001cd4:	2403      	movs	r4, #3
 8001cd6:	46a2      	mov	sl, r4
 8001cd8:	0027      	movs	r7, r4
 8001cda:	40af      	lsls	r7, r5
 8001cdc:	46b8      	mov	r8, r7
 8001cde:	43ff      	mvns	r7, r7
 8001ce0:	4666      	mov	r6, ip
 8001ce2:	4644      	mov	r4, r8
 8001ce4:	43a6      	bics	r6, r4
 8001ce6:	46b4      	mov	ip, r6
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001ce8:	684c      	ldr	r4, [r1, #4]
 8001cea:	4656      	mov	r6, sl
 8001cec:	4026      	ands	r6, r4
 8001cee:	0034      	movs	r4, r6
 8001cf0:	40ac      	lsls	r4, r5
 8001cf2:	4666      	mov	r6, ip
 8001cf4:	4334      	orrs	r4, r6
      GPIOx->MODER = tmp;
 8001cf6:	6004      	str	r4, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001cf8:	684c      	ldr	r4, [r1, #4]
 8001cfa:	1e66      	subs	r6, r4, #1
 8001cfc:	2e01      	cmp	r6, #1
 8001cfe:	d903      	bls.n	8001d08 <HAL_GPIO_Init+0x114>
 8001d00:	2c11      	cmp	r4, #17
 8001d02:	d001      	beq.n	8001d08 <HAL_GPIO_Init+0x114>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d04:	2c12      	cmp	r4, #18
 8001d06:	d112      	bne.n	8001d2e <HAL_GPIO_Init+0x13a>
        tmp = GPIOx->OSPEEDR;
 8001d08:	6884      	ldr	r4, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001d0a:	403c      	ands	r4, r7
 8001d0c:	46a4      	mov	ip, r4
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001d0e:	68cc      	ldr	r4, [r1, #12]
 8001d10:	40ac      	lsls	r4, r5
 8001d12:	4666      	mov	r6, ip
 8001d14:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = tmp;
 8001d16:	6084      	str	r4, [r0, #8]
        tmp = GPIOx->OTYPER;
 8001d18:	6844      	ldr	r4, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d1a:	4394      	bics	r4, r2
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001d1c:	684a      	ldr	r2, [r1, #4]
 8001d1e:	0912      	lsrs	r2, r2, #4
 8001d20:	4694      	mov	ip, r2
 8001d22:	2201      	movs	r2, #1
 8001d24:	4666      	mov	r6, ip
 8001d26:	4032      	ands	r2, r6
 8001d28:	409a      	lsls	r2, r3
 8001d2a:	4322      	orrs	r2, r4
        GPIOx->OTYPER = tmp;
 8001d2c:	6042      	str	r2, [r0, #4]
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001d2e:	684a      	ldr	r2, [r1, #4]
 8001d30:	2a03      	cmp	r2, #3
 8001d32:	d005      	beq.n	8001d40 <HAL_GPIO_Init+0x14c>
        tmp = GPIOx->PUPDR;
 8001d34:	68c4      	ldr	r4, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001d36:	403c      	ands	r4, r7
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001d38:	688a      	ldr	r2, [r1, #8]
 8001d3a:	40aa      	lsls	r2, r5
 8001d3c:	4322      	orrs	r2, r4
        GPIOx->PUPDR = tmp;
 8001d3e:	60c2      	str	r2, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d40:	684a      	ldr	r2, [r1, #4]
 8001d42:	00d2      	lsls	r2, r2, #3
 8001d44:	d598      	bpl.n	8001c78 <HAL_GPIO_Init+0x84>
        tmp = EXTI->EXTICR[position >> 2U];
 8001d46:	089a      	lsrs	r2, r3, #2
 8001d48:	0014      	movs	r4, r2
 8001d4a:	3418      	adds	r4, #24
 8001d4c:	00a4      	lsls	r4, r4, #2
 8001d4e:	4d13      	ldr	r5, [pc, #76]	@ (8001d9c <HAL_GPIO_Init+0x1a8>)
 8001d50:	5967      	ldr	r7, [r4, r5]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001d52:	2403      	movs	r4, #3
 8001d54:	401c      	ands	r4, r3
 8001d56:	00e4      	lsls	r4, r4, #3
 8001d58:	250f      	movs	r5, #15
 8001d5a:	40a5      	lsls	r5, r4
 8001d5c:	43af      	bics	r7, r5
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001d5e:	25a0      	movs	r5, #160	@ 0xa0
 8001d60:	05ed      	lsls	r5, r5, #23
 8001d62:	42a8      	cmp	r0, r5
 8001d64:	d100      	bne.n	8001d68 <HAL_GPIO_Init+0x174>
 8001d66:	e74e      	b.n	8001c06 <HAL_GPIO_Init+0x12>
 8001d68:	4d0d      	ldr	r5, [pc, #52]	@ (8001da0 <HAL_GPIO_Init+0x1ac>)
 8001d6a:	42a8      	cmp	r0, r5
 8001d6c:	d00b      	beq.n	8001d86 <HAL_GPIO_Init+0x192>
 8001d6e:	4d0d      	ldr	r5, [pc, #52]	@ (8001da4 <HAL_GPIO_Init+0x1b0>)
 8001d70:	42a8      	cmp	r0, r5
 8001d72:	d00a      	beq.n	8001d8a <HAL_GPIO_Init+0x196>
 8001d74:	4d0c      	ldr	r5, [pc, #48]	@ (8001da8 <HAL_GPIO_Init+0x1b4>)
 8001d76:	42a8      	cmp	r0, r5
 8001d78:	d009      	beq.n	8001d8e <HAL_GPIO_Init+0x19a>
 8001d7a:	4d0c      	ldr	r5, [pc, #48]	@ (8001dac <HAL_GPIO_Init+0x1b8>)
 8001d7c:	42a8      	cmp	r0, r5
 8001d7e:	d100      	bne.n	8001d82 <HAL_GPIO_Init+0x18e>
 8001d80:	e73f      	b.n	8001c02 <HAL_GPIO_Init+0xe>
 8001d82:	2506      	movs	r5, #6
 8001d84:	e740      	b.n	8001c08 <HAL_GPIO_Init+0x14>
 8001d86:	2501      	movs	r5, #1
 8001d88:	e73e      	b.n	8001c08 <HAL_GPIO_Init+0x14>
 8001d8a:	2502      	movs	r5, #2
 8001d8c:	e73c      	b.n	8001c08 <HAL_GPIO_Init+0x14>
 8001d8e:	2503      	movs	r5, #3
 8001d90:	e73a      	b.n	8001c08 <HAL_GPIO_Init+0x14>
  }
}
 8001d92:	bce0      	pop	{r5, r6, r7}
 8001d94:	46ba      	mov	sl, r7
 8001d96:	46b1      	mov	r9, r6
 8001d98:	46a8      	mov	r8, r5
 8001d9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d9c:	40021800 	.word	0x40021800
 8001da0:	50000400 	.word	0x50000400
 8001da4:	50000800 	.word	0x50000800
 8001da8:	50000c00 	.word	0x50000c00
 8001dac:	50001400 	.word	0x50001400

08001db0 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001db0:	4b14      	ldr	r3, [pc, #80]	@ (8001e04 <HAL_RCC_GetSysClockFreq+0x54>)
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	2238      	movs	r2, #56	@ 0x38
 8001db6:	421a      	tst	r2, r3
 8001db8:	d107      	bne.n	8001dca <HAL_RCC_GetSysClockFreq+0x1a>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001dba:	4b12      	ldr	r3, [pc, #72]	@ (8001e04 <HAL_RCC_GetSysClockFreq+0x54>)
 8001dbc:	681a      	ldr	r2, [r3, #0]
 8001dbe:	0ad2      	lsrs	r2, r2, #11
 8001dc0:	2307      	movs	r3, #7
 8001dc2:	4013      	ands	r3, r2

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001dc4:	4810      	ldr	r0, [pc, #64]	@ (8001e08 <HAL_RCC_GetSysClockFreq+0x58>)
 8001dc6:	40d8      	lsrs	r0, r3
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
}
 8001dc8:	4770      	bx	lr
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001dca:	4b0e      	ldr	r3, [pc, #56]	@ (8001e04 <HAL_RCC_GetSysClockFreq+0x54>)
 8001dcc:	689a      	ldr	r2, [r3, #8]
 8001dce:	2338      	movs	r3, #56	@ 0x38
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	2b08      	cmp	r3, #8
 8001dd4:	d010      	beq.n	8001df8 <HAL_RCC_GetSysClockFreq+0x48>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001dd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001e04 <HAL_RCC_GetSysClockFreq+0x54>)
 8001dd8:	689a      	ldr	r2, [r3, #8]
 8001dda:	2338      	movs	r3, #56	@ 0x38
 8001ddc:	4013      	ands	r3, r2
 8001dde:	2b20      	cmp	r3, #32
 8001de0:	d00c      	beq.n	8001dfc <HAL_RCC_GetSysClockFreq+0x4c>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001de2:	4b08      	ldr	r3, [pc, #32]	@ (8001e04 <HAL_RCC_GetSysClockFreq+0x54>)
 8001de4:	689a      	ldr	r2, [r3, #8]
 8001de6:	2338      	movs	r3, #56	@ 0x38
 8001de8:	4013      	ands	r3, r2
 8001dea:	2b18      	cmp	r3, #24
 8001dec:	d001      	beq.n	8001df2 <HAL_RCC_GetSysClockFreq+0x42>
    sysclockfreq = 0U;
 8001dee:	2000      	movs	r0, #0
  return sysclockfreq;
 8001df0:	e7ea      	b.n	8001dc8 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = LSI_VALUE;
 8001df2:	20fa      	movs	r0, #250	@ 0xfa
 8001df4:	01c0      	lsls	r0, r0, #7
 8001df6:	e7e7      	b.n	8001dc8 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = HSE_VALUE;
 8001df8:	4804      	ldr	r0, [pc, #16]	@ (8001e0c <HAL_RCC_GetSysClockFreq+0x5c>)
 8001dfa:	e7e5      	b.n	8001dc8 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = LSE_VALUE;
 8001dfc:	2080      	movs	r0, #128	@ 0x80
 8001dfe:	0200      	lsls	r0, r0, #8
 8001e00:	e7e2      	b.n	8001dc8 <HAL_RCC_GetSysClockFreq+0x18>
 8001e02:	46c0      	nop			@ (mov r8, r8)
 8001e04:	40021000 	.word	0x40021000
 8001e08:	02dc6c00 	.word	0x02dc6c00
 8001e0c:	007a1200 	.word	0x007a1200

08001e10 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e10:	b510      	push	{r4, lr}
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001e12:	f7ff ffcd 	bl	8001db0 <HAL_RCC_GetSysClockFreq>
 8001e16:	4b07      	ldr	r3, [pc, #28]	@ (8001e34 <HAL_RCC_GetHCLKFreq+0x24>)
 8001e18:	689a      	ldr	r2, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001e1a:	0a12      	lsrs	r2, r2, #8
 8001e1c:	230f      	movs	r3, #15
 8001e1e:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001e20:	4a05      	ldr	r2, [pc, #20]	@ (8001e38 <HAL_RCC_GetHCLKFreq+0x28>)
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	589a      	ldr	r2, [r3, r2]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001e26:	231f      	movs	r3, #31
 8001e28:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001e2a:	40d8      	lsrs	r0, r3
 8001e2c:	4b03      	ldr	r3, [pc, #12]	@ (8001e3c <HAL_RCC_GetHCLKFreq+0x2c>)
 8001e2e:	6018      	str	r0, [r3, #0]
  return SystemCoreClock;
}
 8001e30:	bd10      	pop	{r4, pc}
 8001e32:	46c0      	nop			@ (mov r8, r8)
 8001e34:	40021000 	.word	0x40021000
 8001e38:	08003acc 	.word	0x08003acc
 8001e3c:	20000004 	.word	0x20000004

08001e40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e40:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 8001e42:	f7ff ffe5 	bl	8001e10 <HAL_RCC_GetHCLKFreq>
 8001e46:	4b06      	ldr	r3, [pc, #24]	@ (8001e60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e48:	689a      	ldr	r2, [r3, #8]
 8001e4a:	0b12      	lsrs	r2, r2, #12
 8001e4c:	2307      	movs	r3, #7
 8001e4e:	4013      	ands	r3, r2
 8001e50:	4a04      	ldr	r2, [pc, #16]	@ (8001e64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	589a      	ldr	r2, [r3, r2]
 8001e56:	231f      	movs	r3, #31
 8001e58:	4013      	ands	r3, r2
 8001e5a:	40d8      	lsrs	r0, r3
}
 8001e5c:	bd10      	pop	{r4, pc}
 8001e5e:	46c0      	nop			@ (mov r8, r8)
 8001e60:	40021000 	.word	0x40021000
 8001e64:	08003aac 	.word	0x08003aac

08001e68 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001e68:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001e6a:	6a05      	ldr	r5, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e6c:	6a03      	ldr	r3, [r0, #32]
 8001e6e:	2201      	movs	r2, #1
 8001e70:	4393      	bics	r3, r2
 8001e72:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001e74:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001e76:	6983      	ldr	r3, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001e78:	4c16      	ldr	r4, [pc, #88]	@ (8001ed4 <TIM_OC1_SetConfig+0x6c>)
 8001e7a:	4023      	ands	r3, r4
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001e7c:	680c      	ldr	r4, [r1, #0]
 8001e7e:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001e80:	2302      	movs	r3, #2
 8001e82:	439d      	bics	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001e84:	688b      	ldr	r3, [r1, #8]
 8001e86:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001e88:	4d13      	ldr	r5, [pc, #76]	@ (8001ed8 <TIM_OC1_SetConfig+0x70>)
 8001e8a:	42a8      	cmp	r0, r5
 8001e8c:	d005      	beq.n	8001e9a <TIM_OC1_SetConfig+0x32>
 8001e8e:	4d13      	ldr	r5, [pc, #76]	@ (8001edc <TIM_OC1_SetConfig+0x74>)
 8001e90:	42a8      	cmp	r0, r5
 8001e92:	d002      	beq.n	8001e9a <TIM_OC1_SetConfig+0x32>
 8001e94:	4d12      	ldr	r5, [pc, #72]	@ (8001ee0 <TIM_OC1_SetConfig+0x78>)
 8001e96:	42a8      	cmp	r0, r5
 8001e98:	d106      	bne.n	8001ea8 <TIM_OC1_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001e9a:	2508      	movs	r5, #8
 8001e9c:	43ab      	bics	r3, r5
 8001e9e:	001d      	movs	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001ea0:	68cb      	ldr	r3, [r1, #12]
 8001ea2:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001ea4:	2504      	movs	r5, #4
 8001ea6:	43ab      	bics	r3, r5
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001ea8:	4d0b      	ldr	r5, [pc, #44]	@ (8001ed8 <TIM_OC1_SetConfig+0x70>)
 8001eaa:	42a8      	cmp	r0, r5
 8001eac:	d005      	beq.n	8001eba <TIM_OC1_SetConfig+0x52>
 8001eae:	4d0b      	ldr	r5, [pc, #44]	@ (8001edc <TIM_OC1_SetConfig+0x74>)
 8001eb0:	42a8      	cmp	r0, r5
 8001eb2:	d002      	beq.n	8001eba <TIM_OC1_SetConfig+0x52>
 8001eb4:	4d0a      	ldr	r5, [pc, #40]	@ (8001ee0 <TIM_OC1_SetConfig+0x78>)
 8001eb6:	42a8      	cmp	r0, r5
 8001eb8:	d105      	bne.n	8001ec6 <TIM_OC1_SetConfig+0x5e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001eba:	4d0a      	ldr	r5, [pc, #40]	@ (8001ee4 <TIM_OC1_SetConfig+0x7c>)
 8001ebc:	402a      	ands	r2, r5
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001ebe:	694d      	ldr	r5, [r1, #20]
 8001ec0:	4315      	orrs	r5, r2
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001ec2:	698a      	ldr	r2, [r1, #24]
 8001ec4:	432a      	orrs	r2, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001ec6:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001ec8:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001eca:	684a      	ldr	r2, [r1, #4]
 8001ecc:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001ece:	6203      	str	r3, [r0, #32]
}
 8001ed0:	bd30      	pop	{r4, r5, pc}
 8001ed2:	46c0      	nop			@ (mov r8, r8)
 8001ed4:	fffeff8c 	.word	0xfffeff8c
 8001ed8:	40012c00 	.word	0x40012c00
 8001edc:	40014400 	.word	0x40014400
 8001ee0:	40014800 	.word	0x40014800
 8001ee4:	fffffcff 	.word	0xfffffcff

08001ee8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001ee8:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001eea:	6a04      	ldr	r4, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001eec:	6a03      	ldr	r3, [r0, #32]
 8001eee:	4a16      	ldr	r2, [pc, #88]	@ (8001f48 <TIM_OC3_SetConfig+0x60>)
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001ef4:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001ef6:	69c3      	ldr	r3, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001ef8:	4d14      	ldr	r5, [pc, #80]	@ (8001f4c <TIM_OC3_SetConfig+0x64>)
 8001efa:	402b      	ands	r3, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001efc:	680d      	ldr	r5, [r1, #0]
 8001efe:	431d      	orrs	r5, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001f00:	4b13      	ldr	r3, [pc, #76]	@ (8001f50 <TIM_OC3_SetConfig+0x68>)
 8001f02:	401c      	ands	r4, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001f04:	688b      	ldr	r3, [r1, #8]
 8001f06:	021b      	lsls	r3, r3, #8
 8001f08:	4323      	orrs	r3, r4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001f0a:	4c12      	ldr	r4, [pc, #72]	@ (8001f54 <TIM_OC3_SetConfig+0x6c>)
 8001f0c:	42a0      	cmp	r0, r4
 8001f0e:	d006      	beq.n	8001f1e <TIM_OC3_SetConfig+0x36>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001f10:	4c11      	ldr	r4, [pc, #68]	@ (8001f58 <TIM_OC3_SetConfig+0x70>)
 8001f12:	42a0      	cmp	r0, r4
 8001f14:	d00a      	beq.n	8001f2c <TIM_OC3_SetConfig+0x44>
 8001f16:	4c11      	ldr	r4, [pc, #68]	@ (8001f5c <TIM_OC3_SetConfig+0x74>)
 8001f18:	42a0      	cmp	r0, r4
 8001f1a:	d10f      	bne.n	8001f3c <TIM_OC3_SetConfig+0x54>
 8001f1c:	e006      	b.n	8001f2c <TIM_OC3_SetConfig+0x44>
    tmpccer &= ~TIM_CCER_CC3NP;
 8001f1e:	4c10      	ldr	r4, [pc, #64]	@ (8001f60 <TIM_OC3_SetConfig+0x78>)
 8001f20:	401c      	ands	r4, r3
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001f22:	68cb      	ldr	r3, [r1, #12]
 8001f24:	021b      	lsls	r3, r3, #8
 8001f26:	4323      	orrs	r3, r4
    tmpccer &= ~TIM_CCER_CC3NE;
 8001f28:	4c0e      	ldr	r4, [pc, #56]	@ (8001f64 <TIM_OC3_SetConfig+0x7c>)
 8001f2a:	4023      	ands	r3, r4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001f2c:	4c0e      	ldr	r4, [pc, #56]	@ (8001f68 <TIM_OC3_SetConfig+0x80>)
 8001f2e:	4022      	ands	r2, r4
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001f30:	694c      	ldr	r4, [r1, #20]
 8001f32:	0124      	lsls	r4, r4, #4
 8001f34:	4314      	orrs	r4, r2
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001f36:	698a      	ldr	r2, [r1, #24]
 8001f38:	0112      	lsls	r2, r2, #4
 8001f3a:	4322      	orrs	r2, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001f3c:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001f3e:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001f40:	684a      	ldr	r2, [r1, #4]
 8001f42:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001f44:	6203      	str	r3, [r0, #32]
}
 8001f46:	bd30      	pop	{r4, r5, pc}
 8001f48:	fffffeff 	.word	0xfffffeff
 8001f4c:	fffeff8c 	.word	0xfffeff8c
 8001f50:	fffffdff 	.word	0xfffffdff
 8001f54:	40012c00 	.word	0x40012c00
 8001f58:	40014400 	.word	0x40014400
 8001f5c:	40014800 	.word	0x40014800
 8001f60:	fffff7ff 	.word	0xfffff7ff
 8001f64:	fffffbff 	.word	0xfffffbff
 8001f68:	ffffcfff 	.word	0xffffcfff

08001f6c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001f6c:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f6e:	6a04      	ldr	r4, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001f70:	6a03      	ldr	r3, [r0, #32]
 8001f72:	4a11      	ldr	r2, [pc, #68]	@ (8001fb8 <TIM_OC4_SetConfig+0x4c>)
 8001f74:	4013      	ands	r3, r2
 8001f76:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f78:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001f7a:	69c3      	ldr	r3, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001f7c:	4a0f      	ldr	r2, [pc, #60]	@ (8001fbc <TIM_OC4_SetConfig+0x50>)
 8001f7e:	4013      	ands	r3, r2

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001f80:	680a      	ldr	r2, [r1, #0]
 8001f82:	0212      	lsls	r2, r2, #8
 8001f84:	431a      	orrs	r2, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001f86:	4b0e      	ldr	r3, [pc, #56]	@ (8001fc0 <TIM_OC4_SetConfig+0x54>)
 8001f88:	401c      	ands	r4, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001f8a:	688b      	ldr	r3, [r1, #8]
 8001f8c:	031b      	lsls	r3, r3, #12
 8001f8e:	4323      	orrs	r3, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001f90:	4c0c      	ldr	r4, [pc, #48]	@ (8001fc4 <TIM_OC4_SetConfig+0x58>)
 8001f92:	42a0      	cmp	r0, r4
 8001f94:	d005      	beq.n	8001fa2 <TIM_OC4_SetConfig+0x36>
 8001f96:	4c0c      	ldr	r4, [pc, #48]	@ (8001fc8 <TIM_OC4_SetConfig+0x5c>)
 8001f98:	42a0      	cmp	r0, r4
 8001f9a:	d002      	beq.n	8001fa2 <TIM_OC4_SetConfig+0x36>
 8001f9c:	4c0b      	ldr	r4, [pc, #44]	@ (8001fcc <TIM_OC4_SetConfig+0x60>)
 8001f9e:	42a0      	cmp	r0, r4
 8001fa0:	d104      	bne.n	8001fac <TIM_OC4_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001fa2:	4c0b      	ldr	r4, [pc, #44]	@ (8001fd0 <TIM_OC4_SetConfig+0x64>)
 8001fa4:	402c      	ands	r4, r5

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001fa6:	694d      	ldr	r5, [r1, #20]
 8001fa8:	01ad      	lsls	r5, r5, #6
 8001faa:	4325      	orrs	r5, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001fac:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001fae:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001fb0:	684a      	ldr	r2, [r1, #4]
 8001fb2:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001fb4:	6203      	str	r3, [r0, #32]
}
 8001fb6:	bd30      	pop	{r4, r5, pc}
 8001fb8:	ffffefff 	.word	0xffffefff
 8001fbc:	feff8cff 	.word	0xfeff8cff
 8001fc0:	ffffdfff 	.word	0xffffdfff
 8001fc4:	40012c00 	.word	0x40012c00
 8001fc8:	40014400 	.word	0x40014400
 8001fcc:	40014800 	.word	0x40014800
 8001fd0:	ffffbfff 	.word	0xffffbfff

08001fd4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8001fd4:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001fd6:	6a04      	ldr	r4, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8001fd8:	6a03      	ldr	r3, [r0, #32]
 8001fda:	4a11      	ldr	r2, [pc, #68]	@ (8002020 <TIM_OC5_SetConfig+0x4c>)
 8001fdc:	4013      	ands	r3, r2
 8001fde:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001fe0:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8001fe2:	6d43      	ldr	r3, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8001fe4:	4d0f      	ldr	r5, [pc, #60]	@ (8002024 <TIM_OC5_SetConfig+0x50>)
 8001fe6:	402b      	ands	r3, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001fe8:	680d      	ldr	r5, [r1, #0]
 8001fea:	431d      	orrs	r5, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8001fec:	4b0e      	ldr	r3, [pc, #56]	@ (8002028 <TIM_OC5_SetConfig+0x54>)
 8001fee:	401c      	ands	r4, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8001ff0:	688b      	ldr	r3, [r1, #8]
 8001ff2:	041b      	lsls	r3, r3, #16
 8001ff4:	4323      	orrs	r3, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001ff6:	4c0d      	ldr	r4, [pc, #52]	@ (800202c <TIM_OC5_SetConfig+0x58>)
 8001ff8:	42a0      	cmp	r0, r4
 8001ffa:	d005      	beq.n	8002008 <TIM_OC5_SetConfig+0x34>
 8001ffc:	4c0c      	ldr	r4, [pc, #48]	@ (8002030 <TIM_OC5_SetConfig+0x5c>)
 8001ffe:	42a0      	cmp	r0, r4
 8002000:	d002      	beq.n	8002008 <TIM_OC5_SetConfig+0x34>
 8002002:	4c0c      	ldr	r4, [pc, #48]	@ (8002034 <TIM_OC5_SetConfig+0x60>)
 8002004:	42a0      	cmp	r0, r4
 8002006:	d104      	bne.n	8002012 <TIM_OC5_SetConfig+0x3e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002008:	4c05      	ldr	r4, [pc, #20]	@ (8002020 <TIM_OC5_SetConfig+0x4c>)
 800200a:	4014      	ands	r4, r2
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800200c:	694a      	ldr	r2, [r1, #20]
 800200e:	0212      	lsls	r2, r2, #8
 8002010:	4322      	orrs	r2, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002012:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002014:	6545      	str	r5, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002016:	684a      	ldr	r2, [r1, #4]
 8002018:	6582      	str	r2, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800201a:	6203      	str	r3, [r0, #32]
}
 800201c:	bd30      	pop	{r4, r5, pc}
 800201e:	46c0      	nop			@ (mov r8, r8)
 8002020:	fffeffff 	.word	0xfffeffff
 8002024:	fffeff8f 	.word	0xfffeff8f
 8002028:	fffdffff 	.word	0xfffdffff
 800202c:	40012c00 	.word	0x40012c00
 8002030:	40014400 	.word	0x40014400
 8002034:	40014800 	.word	0x40014800

08002038 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002038:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800203a:	6a04      	ldr	r4, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800203c:	6a03      	ldr	r3, [r0, #32]
 800203e:	4a11      	ldr	r2, [pc, #68]	@ (8002084 <TIM_OC6_SetConfig+0x4c>)
 8002040:	4013      	ands	r3, r2
 8002042:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002044:	6845      	ldr	r5, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002046:	6d43      	ldr	r3, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002048:	4a0f      	ldr	r2, [pc, #60]	@ (8002088 <TIM_OC6_SetConfig+0x50>)
 800204a:	4013      	ands	r3, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800204c:	680a      	ldr	r2, [r1, #0]
 800204e:	0212      	lsls	r2, r2, #8
 8002050:	431a      	orrs	r2, r3

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002052:	4b0e      	ldr	r3, [pc, #56]	@ (800208c <TIM_OC6_SetConfig+0x54>)
 8002054:	401c      	ands	r4, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002056:	688b      	ldr	r3, [r1, #8]
 8002058:	051b      	lsls	r3, r3, #20
 800205a:	4323      	orrs	r3, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800205c:	4c0c      	ldr	r4, [pc, #48]	@ (8002090 <TIM_OC6_SetConfig+0x58>)
 800205e:	42a0      	cmp	r0, r4
 8002060:	d005      	beq.n	800206e <TIM_OC6_SetConfig+0x36>
 8002062:	4c0c      	ldr	r4, [pc, #48]	@ (8002094 <TIM_OC6_SetConfig+0x5c>)
 8002064:	42a0      	cmp	r0, r4
 8002066:	d002      	beq.n	800206e <TIM_OC6_SetConfig+0x36>
 8002068:	4c0b      	ldr	r4, [pc, #44]	@ (8002098 <TIM_OC6_SetConfig+0x60>)
 800206a:	42a0      	cmp	r0, r4
 800206c:	d104      	bne.n	8002078 <TIM_OC6_SetConfig+0x40>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800206e:	4c0b      	ldr	r4, [pc, #44]	@ (800209c <TIM_OC6_SetConfig+0x64>)
 8002070:	402c      	ands	r4, r5
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002072:	694d      	ldr	r5, [r1, #20]
 8002074:	02ad      	lsls	r5, r5, #10
 8002076:	4325      	orrs	r5, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002078:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800207a:	6542      	str	r2, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800207c:	684a      	ldr	r2, [r1, #4]
 800207e:	65c2      	str	r2, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002080:	6203      	str	r3, [r0, #32]
}
 8002082:	bd30      	pop	{r4, r5, pc}
 8002084:	ffefffff 	.word	0xffefffff
 8002088:	feff8fff 	.word	0xfeff8fff
 800208c:	ffdfffff 	.word	0xffdfffff
 8002090:	40012c00 	.word	0x40012c00
 8002094:	40014400 	.word	0x40014400
 8002098:	40014800 	.word	0x40014800
 800209c:	fffbffff 	.word	0xfffbffff

080020a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80020a0:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80020a2:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80020a4:	6a04      	ldr	r4, [r0, #32]
 80020a6:	2501      	movs	r5, #1
 80020a8:	43ac      	bics	r4, r5
 80020aa:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80020ac:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80020ae:	35ef      	adds	r5, #239	@ 0xef
 80020b0:	43ac      	bics	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80020b2:	0112      	lsls	r2, r2, #4
 80020b4:	4322      	orrs	r2, r4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80020b6:	240a      	movs	r4, #10
 80020b8:	43a3      	bics	r3, r4
  tmpccer |= TIM_ICPolarity;
 80020ba:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80020bc:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80020be:	6203      	str	r3, [r0, #32]
}
 80020c0:	bd30      	pop	{r4, r5, pc}
	...

080020c4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80020c4:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80020c6:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80020c8:	6a04      	ldr	r4, [r0, #32]
 80020ca:	2510      	movs	r5, #16
 80020cc:	43ac      	bics	r4, r5
 80020ce:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80020d0:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80020d2:	4d05      	ldr	r5, [pc, #20]	@ (80020e8 <TIM_TI2_ConfigInputStage+0x24>)
 80020d4:	402c      	ands	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80020d6:	0312      	lsls	r2, r2, #12
 80020d8:	4322      	orrs	r2, r4

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80020da:	24a0      	movs	r4, #160	@ 0xa0
 80020dc:	43a3      	bics	r3, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 80020de:	0109      	lsls	r1, r1, #4
 80020e0:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80020e2:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80020e4:	6201      	str	r1, [r0, #32]
}
 80020e6:	bd30      	pop	{r4, r5, pc}
 80020e8:	ffff0fff 	.word	0xffff0fff

080020ec <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80020ec:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80020ee:	4a03      	ldr	r2, [pc, #12]	@ (80020fc <TIM_ITRx_SetConfig+0x10>)
 80020f0:	4013      	ands	r3, r2
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80020f2:	430b      	orrs	r3, r1
 80020f4:	2207      	movs	r2, #7
 80020f6:	4313      	orrs	r3, r2
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80020f8:	6083      	str	r3, [r0, #8]
}
 80020fa:	4770      	bx	lr
 80020fc:	ffcfff8f 	.word	0xffcfff8f

08002100 <HAL_TIM_OC_MspInit>:
}
 8002100:	4770      	bx	lr
	...

08002104 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8002104:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002106:	4a1c      	ldr	r2, [pc, #112]	@ (8002178 <TIM_Base_SetConfig+0x74>)
 8002108:	4290      	cmp	r0, r2
 800210a:	d002      	beq.n	8002112 <TIM_Base_SetConfig+0xe>
 800210c:	4a1b      	ldr	r2, [pc, #108]	@ (800217c <TIM_Base_SetConfig+0x78>)
 800210e:	4290      	cmp	r0, r2
 8002110:	d103      	bne.n	800211a <TIM_Base_SetConfig+0x16>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002112:	2270      	movs	r2, #112	@ 0x70
 8002114:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8002116:	684a      	ldr	r2, [r1, #4]
 8002118:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800211a:	4a17      	ldr	r2, [pc, #92]	@ (8002178 <TIM_Base_SetConfig+0x74>)
 800211c:	4290      	cmp	r0, r2
 800211e:	d00b      	beq.n	8002138 <TIM_Base_SetConfig+0x34>
 8002120:	4a16      	ldr	r2, [pc, #88]	@ (800217c <TIM_Base_SetConfig+0x78>)
 8002122:	4290      	cmp	r0, r2
 8002124:	d008      	beq.n	8002138 <TIM_Base_SetConfig+0x34>
 8002126:	4a16      	ldr	r2, [pc, #88]	@ (8002180 <TIM_Base_SetConfig+0x7c>)
 8002128:	4290      	cmp	r0, r2
 800212a:	d005      	beq.n	8002138 <TIM_Base_SetConfig+0x34>
 800212c:	4a15      	ldr	r2, [pc, #84]	@ (8002184 <TIM_Base_SetConfig+0x80>)
 800212e:	4290      	cmp	r0, r2
 8002130:	d002      	beq.n	8002138 <TIM_Base_SetConfig+0x34>
 8002132:	4a15      	ldr	r2, [pc, #84]	@ (8002188 <TIM_Base_SetConfig+0x84>)
 8002134:	4290      	cmp	r0, r2
 8002136:	d103      	bne.n	8002140 <TIM_Base_SetConfig+0x3c>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002138:	4a14      	ldr	r2, [pc, #80]	@ (800218c <TIM_Base_SetConfig+0x88>)
 800213a:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800213c:	68ca      	ldr	r2, [r1, #12]
 800213e:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002140:	2280      	movs	r2, #128	@ 0x80
 8002142:	4393      	bics	r3, r2
 8002144:	694a      	ldr	r2, [r1, #20]
 8002146:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002148:	688a      	ldr	r2, [r1, #8]
 800214a:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800214c:	680a      	ldr	r2, [r1, #0]
 800214e:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002150:	4a09      	ldr	r2, [pc, #36]	@ (8002178 <TIM_Base_SetConfig+0x74>)
 8002152:	4290      	cmp	r0, r2
 8002154:	d005      	beq.n	8002162 <TIM_Base_SetConfig+0x5e>
 8002156:	4a0b      	ldr	r2, [pc, #44]	@ (8002184 <TIM_Base_SetConfig+0x80>)
 8002158:	4290      	cmp	r0, r2
 800215a:	d002      	beq.n	8002162 <TIM_Base_SetConfig+0x5e>
 800215c:	4a0a      	ldr	r2, [pc, #40]	@ (8002188 <TIM_Base_SetConfig+0x84>)
 800215e:	4290      	cmp	r0, r2
 8002160:	d101      	bne.n	8002166 <TIM_Base_SetConfig+0x62>
    TIMx->RCR = Structure->RepetitionCounter;
 8002162:	690a      	ldr	r2, [r1, #16]
 8002164:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002166:	6802      	ldr	r2, [r0, #0]
 8002168:	2104      	movs	r1, #4
 800216a:	430a      	orrs	r2, r1
 800216c:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 800216e:	2201      	movs	r2, #1
 8002170:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 8002172:	6003      	str	r3, [r0, #0]
}
 8002174:	4770      	bx	lr
 8002176:	46c0      	nop			@ (mov r8, r8)
 8002178:	40012c00 	.word	0x40012c00
 800217c:	40000400 	.word	0x40000400
 8002180:	40002000 	.word	0x40002000
 8002184:	40014400 	.word	0x40014400
 8002188:	40014800 	.word	0x40014800
 800218c:	fffffcff 	.word	0xfffffcff

08002190 <HAL_TIM_Base_Init>:
{
 8002190:	b570      	push	{r4, r5, r6, lr}
 8002192:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8002194:	d02a      	beq.n	80021ec <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002196:	233d      	movs	r3, #61	@ 0x3d
 8002198:	5cc3      	ldrb	r3, [r0, r3]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d020      	beq.n	80021e0 <HAL_TIM_Base_Init+0x50>
  htim->State = HAL_TIM_STATE_BUSY;
 800219e:	253d      	movs	r5, #61	@ 0x3d
 80021a0:	2302      	movs	r3, #2
 80021a2:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021a4:	0021      	movs	r1, r4
 80021a6:	c901      	ldmia	r1!, {r0}
 80021a8:	f7ff ffac 	bl	8002104 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80021ac:	2301      	movs	r3, #1
 80021ae:	2248      	movs	r2, #72	@ 0x48
 80021b0:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021b2:	3a0a      	subs	r2, #10
 80021b4:	54a3      	strb	r3, [r4, r2]
 80021b6:	3201      	adds	r2, #1
 80021b8:	54a3      	strb	r3, [r4, r2]
 80021ba:	3201      	adds	r2, #1
 80021bc:	54a3      	strb	r3, [r4, r2]
 80021be:	3201      	adds	r2, #1
 80021c0:	54a3      	strb	r3, [r4, r2]
 80021c2:	3201      	adds	r2, #1
 80021c4:	54a3      	strb	r3, [r4, r2]
 80021c6:	3201      	adds	r2, #1
 80021c8:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021ca:	3201      	adds	r2, #1
 80021cc:	54a3      	strb	r3, [r4, r2]
 80021ce:	3201      	adds	r2, #1
 80021d0:	54a3      	strb	r3, [r4, r2]
 80021d2:	3201      	adds	r2, #1
 80021d4:	54a3      	strb	r3, [r4, r2]
 80021d6:	3201      	adds	r2, #1
 80021d8:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 80021da:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 80021dc:	2000      	movs	r0, #0
}
 80021de:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80021e0:	333c      	adds	r3, #60	@ 0x3c
 80021e2:	2200      	movs	r2, #0
 80021e4:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 80021e6:	f7fe fdfb 	bl	8000de0 <HAL_TIM_Base_MspInit>
 80021ea:	e7d8      	b.n	800219e <HAL_TIM_Base_Init+0xe>
    return HAL_ERROR;
 80021ec:	2001      	movs	r0, #1
 80021ee:	e7f6      	b.n	80021de <HAL_TIM_Base_Init+0x4e>

080021f0 <HAL_TIM_OC_Init>:
{
 80021f0:	b570      	push	{r4, r5, r6, lr}
 80021f2:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 80021f4:	d02a      	beq.n	800224c <HAL_TIM_OC_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 80021f6:	233d      	movs	r3, #61	@ 0x3d
 80021f8:	5cc3      	ldrb	r3, [r0, r3]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d020      	beq.n	8002240 <HAL_TIM_OC_Init+0x50>
  htim->State = HAL_TIM_STATE_BUSY;
 80021fe:	253d      	movs	r5, #61	@ 0x3d
 8002200:	2302      	movs	r3, #2
 8002202:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8002204:	0021      	movs	r1, r4
 8002206:	c901      	ldmia	r1!, {r0}
 8002208:	f7ff ff7c 	bl	8002104 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800220c:	2301      	movs	r3, #1
 800220e:	2248      	movs	r2, #72	@ 0x48
 8002210:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002212:	3a0a      	subs	r2, #10
 8002214:	54a3      	strb	r3, [r4, r2]
 8002216:	3201      	adds	r2, #1
 8002218:	54a3      	strb	r3, [r4, r2]
 800221a:	3201      	adds	r2, #1
 800221c:	54a3      	strb	r3, [r4, r2]
 800221e:	3201      	adds	r2, #1
 8002220:	54a3      	strb	r3, [r4, r2]
 8002222:	3201      	adds	r2, #1
 8002224:	54a3      	strb	r3, [r4, r2]
 8002226:	3201      	adds	r2, #1
 8002228:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800222a:	3201      	adds	r2, #1
 800222c:	54a3      	strb	r3, [r4, r2]
 800222e:	3201      	adds	r2, #1
 8002230:	54a3      	strb	r3, [r4, r2]
 8002232:	3201      	adds	r2, #1
 8002234:	54a3      	strb	r3, [r4, r2]
 8002236:	3201      	adds	r2, #1
 8002238:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 800223a:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 800223c:	2000      	movs	r0, #0
}
 800223e:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8002240:	333c      	adds	r3, #60	@ 0x3c
 8002242:	2200      	movs	r2, #0
 8002244:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_OC_MspInit(htim);
 8002246:	f7ff ff5b 	bl	8002100 <HAL_TIM_OC_MspInit>
 800224a:	e7d8      	b.n	80021fe <HAL_TIM_OC_Init+0xe>
    return HAL_ERROR;
 800224c:	2001      	movs	r0, #1
 800224e:	e7f6      	b.n	800223e <HAL_TIM_OC_Init+0x4e>

08002250 <TIM_OC2_SetConfig>:
{
 8002250:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
 8002252:	6a02      	ldr	r2, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002254:	6a03      	ldr	r3, [r0, #32]
 8002256:	2410      	movs	r4, #16
 8002258:	43a3      	bics	r3, r4
 800225a:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800225c:	6845      	ldr	r5, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800225e:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002260:	4c14      	ldr	r4, [pc, #80]	@ (80022b4 <TIM_OC2_SetConfig+0x64>)
 8002262:	4023      	ands	r3, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002264:	680c      	ldr	r4, [r1, #0]
 8002266:	0224      	lsls	r4, r4, #8
 8002268:	431c      	orrs	r4, r3
  tmpccer &= ~TIM_CCER_CC2P;
 800226a:	2320      	movs	r3, #32
 800226c:	439a      	bics	r2, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800226e:	688b      	ldr	r3, [r1, #8]
 8002270:	011b      	lsls	r3, r3, #4
 8002272:	4313      	orrs	r3, r2
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002274:	4a10      	ldr	r2, [pc, #64]	@ (80022b8 <TIM_OC2_SetConfig+0x68>)
 8002276:	4290      	cmp	r0, r2
 8002278:	d006      	beq.n	8002288 <TIM_OC2_SetConfig+0x38>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800227a:	4a10      	ldr	r2, [pc, #64]	@ (80022bc <TIM_OC2_SetConfig+0x6c>)
 800227c:	4290      	cmp	r0, r2
 800227e:	d00b      	beq.n	8002298 <TIM_OC2_SetConfig+0x48>
 8002280:	4a0f      	ldr	r2, [pc, #60]	@ (80022c0 <TIM_OC2_SetConfig+0x70>)
 8002282:	4290      	cmp	r0, r2
 8002284:	d110      	bne.n	80022a8 <TIM_OC2_SetConfig+0x58>
 8002286:	e007      	b.n	8002298 <TIM_OC2_SetConfig+0x48>
    tmpccer &= ~TIM_CCER_CC2NP;
 8002288:	2280      	movs	r2, #128	@ 0x80
 800228a:	4393      	bics	r3, r2
 800228c:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800228e:	68cb      	ldr	r3, [r1, #12]
 8002290:	011b      	lsls	r3, r3, #4
 8002292:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8002294:	3a40      	subs	r2, #64	@ 0x40
 8002296:	4393      	bics	r3, r2
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002298:	4a0a      	ldr	r2, [pc, #40]	@ (80022c4 <TIM_OC2_SetConfig+0x74>)
 800229a:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800229c:	694a      	ldr	r2, [r1, #20]
 800229e:	0092      	lsls	r2, r2, #2
 80022a0:	432a      	orrs	r2, r5
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80022a2:	698d      	ldr	r5, [r1, #24]
 80022a4:	00ad      	lsls	r5, r5, #2
 80022a6:	4315      	orrs	r5, r2
  TIMx->CR2 = tmpcr2;
 80022a8:	6045      	str	r5, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80022aa:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80022ac:	684a      	ldr	r2, [r1, #4]
 80022ae:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 80022b0:	6203      	str	r3, [r0, #32]
}
 80022b2:	bd70      	pop	{r4, r5, r6, pc}
 80022b4:	feff8cff 	.word	0xfeff8cff
 80022b8:	40012c00 	.word	0x40012c00
 80022bc:	40014400 	.word	0x40014400
 80022c0:	40014800 	.word	0x40014800
 80022c4:	fffff3ff 	.word	0xfffff3ff

080022c8 <HAL_TIM_OC_ConfigChannel>:
{
 80022c8:	b510      	push	{r4, lr}
 80022ca:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 80022cc:	233c      	movs	r3, #60	@ 0x3c
 80022ce:	5cc3      	ldrb	r3, [r0, r3]
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d02b      	beq.n	800232c <HAL_TIM_OC_ConfigChannel+0x64>
 80022d4:	233c      	movs	r3, #60	@ 0x3c
 80022d6:	2001      	movs	r0, #1
 80022d8:	54e0      	strb	r0, [r4, r3]
  switch (Channel)
 80022da:	2a14      	cmp	r2, #20
 80022dc:	d821      	bhi.n	8002322 <HAL_TIM_OC_ConfigChannel+0x5a>
 80022de:	0092      	lsls	r2, r2, #2
 80022e0:	4b13      	ldr	r3, [pc, #76]	@ (8002330 <HAL_TIM_OC_ConfigChannel+0x68>)
 80022e2:	589b      	ldr	r3, [r3, r2]
 80022e4:	469f      	mov	pc, r3
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80022e6:	6820      	ldr	r0, [r4, #0]
 80022e8:	f7ff fdbe 	bl	8001e68 <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80022ec:	2000      	movs	r0, #0
      break;
 80022ee:	e019      	b.n	8002324 <HAL_TIM_OC_ConfigChannel+0x5c>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80022f0:	6820      	ldr	r0, [r4, #0]
 80022f2:	f7ff ffad 	bl	8002250 <TIM_OC2_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80022f6:	2000      	movs	r0, #0
      break;
 80022f8:	e014      	b.n	8002324 <HAL_TIM_OC_ConfigChannel+0x5c>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80022fa:	6820      	ldr	r0, [r4, #0]
 80022fc:	f7ff fdf4 	bl	8001ee8 <TIM_OC3_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002300:	2000      	movs	r0, #0
      break;
 8002302:	e00f      	b.n	8002324 <HAL_TIM_OC_ConfigChannel+0x5c>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002304:	6820      	ldr	r0, [r4, #0]
 8002306:	f7ff fe31 	bl	8001f6c <TIM_OC4_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800230a:	2000      	movs	r0, #0
      break;
 800230c:	e00a      	b.n	8002324 <HAL_TIM_OC_ConfigChannel+0x5c>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800230e:	6820      	ldr	r0, [r4, #0]
 8002310:	f7ff fe60 	bl	8001fd4 <TIM_OC5_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002314:	2000      	movs	r0, #0
      break;
 8002316:	e005      	b.n	8002324 <HAL_TIM_OC_ConfigChannel+0x5c>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002318:	6820      	ldr	r0, [r4, #0]
 800231a:	f7ff fe8d 	bl	8002038 <TIM_OC6_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800231e:	2000      	movs	r0, #0
      break;
 8002320:	e000      	b.n	8002324 <HAL_TIM_OC_ConfigChannel+0x5c>
  switch (Channel)
 8002322:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8002324:	233c      	movs	r3, #60	@ 0x3c
 8002326:	2200      	movs	r2, #0
 8002328:	54e2      	strb	r2, [r4, r3]
}
 800232a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 800232c:	2002      	movs	r0, #2
 800232e:	e7fc      	b.n	800232a <HAL_TIM_OC_ConfigChannel+0x62>
 8002330:	08003b0c 	.word	0x08003b0c

08002334 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002334:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002336:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002338:	4d03      	ldr	r5, [pc, #12]	@ (8002348 <TIM_ETR_SetConfig+0x14>)
 800233a:	402c      	ands	r4, r5

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800233c:	021b      	lsls	r3, r3, #8
 800233e:	4313      	orrs	r3, r2
 8002340:	430b      	orrs	r3, r1
 8002342:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002344:	6083      	str	r3, [r0, #8]
}
 8002346:	bd30      	pop	{r4, r5, pc}
 8002348:	ffff00ff 	.word	0xffff00ff

0800234c <HAL_TIM_ConfigClockSource>:
{
 800234c:	b510      	push	{r4, lr}
 800234e:	0004      	movs	r4, r0
 8002350:	000b      	movs	r3, r1
  __HAL_LOCK(htim);
 8002352:	223c      	movs	r2, #60	@ 0x3c
 8002354:	5c82      	ldrb	r2, [r0, r2]
 8002356:	2a01      	cmp	r2, #1
 8002358:	d100      	bne.n	800235c <HAL_TIM_ConfigClockSource+0x10>
 800235a:	e077      	b.n	800244c <HAL_TIM_ConfigClockSource+0x100>
 800235c:	223c      	movs	r2, #60	@ 0x3c
 800235e:	2101      	movs	r1, #1
 8002360:	5481      	strb	r1, [r0, r2]
  htim->State = HAL_TIM_STATE_BUSY;
 8002362:	3201      	adds	r2, #1
 8002364:	3101      	adds	r1, #1
 8002366:	5481      	strb	r1, [r0, r2]
  tmpsmcr = htim->Instance->SMCR;
 8002368:	6801      	ldr	r1, [r0, #0]
 800236a:	688a      	ldr	r2, [r1, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800236c:	4838      	ldr	r0, [pc, #224]	@ (8002450 <HAL_TIM_ConfigClockSource+0x104>)
 800236e:	4002      	ands	r2, r0
  htim->Instance->SMCR = tmpsmcr;
 8002370:	608a      	str	r2, [r1, #8]
  switch (sClockSourceConfig->ClockSource)
 8002372:	6819      	ldr	r1, [r3, #0]
 8002374:	2960      	cmp	r1, #96	@ 0x60
 8002376:	d04f      	beq.n	8002418 <HAL_TIM_ConfigClockSource+0xcc>
 8002378:	d823      	bhi.n	80023c2 <HAL_TIM_ConfigClockSource+0x76>
 800237a:	2940      	cmp	r1, #64	@ 0x40
 800237c:	d057      	beq.n	800242e <HAL_TIM_ConfigClockSource+0xe2>
 800237e:	d811      	bhi.n	80023a4 <HAL_TIM_ConfigClockSource+0x58>
 8002380:	2920      	cmp	r1, #32
 8002382:	d004      	beq.n	800238e <HAL_TIM_ConfigClockSource+0x42>
 8002384:	d80a      	bhi.n	800239c <HAL_TIM_ConfigClockSource+0x50>
 8002386:	2900      	cmp	r1, #0
 8002388:	d001      	beq.n	800238e <HAL_TIM_ConfigClockSource+0x42>
 800238a:	2910      	cmp	r1, #16
 800238c:	d104      	bne.n	8002398 <HAL_TIM_ConfigClockSource+0x4c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800238e:	6820      	ldr	r0, [r4, #0]
 8002390:	f7ff feac 	bl	80020ec <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002394:	2000      	movs	r0, #0
      break;
 8002396:	e02a      	b.n	80023ee <HAL_TIM_ConfigClockSource+0xa2>
      status = HAL_ERROR;
 8002398:	2001      	movs	r0, #1
 800239a:	e028      	b.n	80023ee <HAL_TIM_ConfigClockSource+0xa2>
  switch (sClockSourceConfig->ClockSource)
 800239c:	2930      	cmp	r1, #48	@ 0x30
 800239e:	d0f6      	beq.n	800238e <HAL_TIM_ConfigClockSource+0x42>
      status = HAL_ERROR;
 80023a0:	2001      	movs	r0, #1
 80023a2:	e024      	b.n	80023ee <HAL_TIM_ConfigClockSource+0xa2>
  switch (sClockSourceConfig->ClockSource)
 80023a4:	2950      	cmp	r1, #80	@ 0x50
 80023a6:	d10a      	bne.n	80023be <HAL_TIM_ConfigClockSource+0x72>
                               sClockSourceConfig->ClockPolarity,
 80023a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023aa:	68da      	ldr	r2, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80023ac:	6820      	ldr	r0, [r4, #0]
 80023ae:	f7ff fe77 	bl	80020a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80023b2:	6820      	ldr	r0, [r4, #0]
 80023b4:	2150      	movs	r1, #80	@ 0x50
 80023b6:	f7ff fe99 	bl	80020ec <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80023ba:	2000      	movs	r0, #0
      break;
 80023bc:	e017      	b.n	80023ee <HAL_TIM_ConfigClockSource+0xa2>
      status = HAL_ERROR;
 80023be:	2001      	movs	r0, #1
 80023c0:	e015      	b.n	80023ee <HAL_TIM_ConfigClockSource+0xa2>
  switch (sClockSourceConfig->ClockSource)
 80023c2:	2280      	movs	r2, #128	@ 0x80
 80023c4:	0152      	lsls	r2, r2, #5
 80023c6:	4291      	cmp	r1, r2
 80023c8:	d03c      	beq.n	8002444 <HAL_TIM_ConfigClockSource+0xf8>
 80023ca:	2280      	movs	r2, #128	@ 0x80
 80023cc:	0192      	lsls	r2, r2, #6
 80023ce:	4291      	cmp	r1, r2
 80023d0:	d014      	beq.n	80023fc <HAL_TIM_ConfigClockSource+0xb0>
 80023d2:	2970      	cmp	r1, #112	@ 0x70
 80023d4:	d138      	bne.n	8002448 <HAL_TIM_ConfigClockSource+0xfc>
                        sClockSourceConfig->ClockPrescaler,
 80023d6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80023d8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80023da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80023dc:	6820      	ldr	r0, [r4, #0]
 80023de:	f7ff ffa9 	bl	8002334 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80023e2:	6822      	ldr	r2, [r4, #0]
 80023e4:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80023e6:	2177      	movs	r1, #119	@ 0x77
 80023e8:	430b      	orrs	r3, r1
      htim->Instance->SMCR = tmpsmcr;
 80023ea:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80023ec:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80023ee:	233d      	movs	r3, #61	@ 0x3d
 80023f0:	2201      	movs	r2, #1
 80023f2:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(htim);
 80023f4:	3b01      	subs	r3, #1
 80023f6:	2200      	movs	r2, #0
 80023f8:	54e2      	strb	r2, [r4, r3]
}
 80023fa:	bd10      	pop	{r4, pc}
                        sClockSourceConfig->ClockPrescaler,
 80023fc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80023fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002400:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002402:	6820      	ldr	r0, [r4, #0]
 8002404:	f7ff ff96 	bl	8002334 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002408:	6822      	ldr	r2, [r4, #0]
 800240a:	6891      	ldr	r1, [r2, #8]
 800240c:	2380      	movs	r3, #128	@ 0x80
 800240e:	01db      	lsls	r3, r3, #7
 8002410:	430b      	orrs	r3, r1
 8002412:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002414:	2000      	movs	r0, #0
      break;
 8002416:	e7ea      	b.n	80023ee <HAL_TIM_ConfigClockSource+0xa2>
                               sClockSourceConfig->ClockPolarity,
 8002418:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800241a:	68da      	ldr	r2, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800241c:	6820      	ldr	r0, [r4, #0]
 800241e:	f7ff fe51 	bl	80020c4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002422:	6820      	ldr	r0, [r4, #0]
 8002424:	2160      	movs	r1, #96	@ 0x60
 8002426:	f7ff fe61 	bl	80020ec <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800242a:	2000      	movs	r0, #0
      break;
 800242c:	e7df      	b.n	80023ee <HAL_TIM_ConfigClockSource+0xa2>
                               sClockSourceConfig->ClockPolarity,
 800242e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002430:	68da      	ldr	r2, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002432:	6820      	ldr	r0, [r4, #0]
 8002434:	f7ff fe34 	bl	80020a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002438:	6820      	ldr	r0, [r4, #0]
 800243a:	2140      	movs	r1, #64	@ 0x40
 800243c:	f7ff fe56 	bl	80020ec <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002440:	2000      	movs	r0, #0
      break;
 8002442:	e7d4      	b.n	80023ee <HAL_TIM_ConfigClockSource+0xa2>
  switch (sClockSourceConfig->ClockSource)
 8002444:	2000      	movs	r0, #0
 8002446:	e7d2      	b.n	80023ee <HAL_TIM_ConfigClockSource+0xa2>
      status = HAL_ERROR;
 8002448:	2001      	movs	r0, #1
 800244a:	e7d0      	b.n	80023ee <HAL_TIM_ConfigClockSource+0xa2>
  __HAL_LOCK(htim);
 800244c:	2002      	movs	r0, #2
 800244e:	e7d4      	b.n	80023fa <HAL_TIM_ConfigClockSource+0xae>
 8002450:	ffce0088 	.word	0xffce0088

08002454 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002454:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002456:	231f      	movs	r3, #31
 8002458:	4019      	ands	r1, r3
 800245a:	2401      	movs	r4, #1
 800245c:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800245e:	6a03      	ldr	r3, [r0, #32]
 8002460:	43a3      	bics	r3, r4
 8002462:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002464:	6a03      	ldr	r3, [r0, #32]
 8002466:	408a      	lsls	r2, r1
 8002468:	4313      	orrs	r3, r2
 800246a:	6203      	str	r3, [r0, #32]
}
 800246c:	bd10      	pop	{r4, pc}
	...

08002470 <HAL_TIM_PWM_Start>:
{
 8002470:	b510      	push	{r4, lr}
 8002472:	0004      	movs	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002474:	2910      	cmp	r1, #16
 8002476:	d82d      	bhi.n	80024d4 <HAL_TIM_PWM_Start+0x64>
 8002478:	008b      	lsls	r3, r1, #2
 800247a:	4a3f      	ldr	r2, [pc, #252]	@ (8002578 <HAL_TIM_PWM_Start+0x108>)
 800247c:	58d3      	ldr	r3, [r2, r3]
 800247e:	469f      	mov	pc, r3
 8002480:	233e      	movs	r3, #62	@ 0x3e
 8002482:	5cc3      	ldrb	r3, [r0, r3]
 8002484:	3b01      	subs	r3, #1
 8002486:	1e5a      	subs	r2, r3, #1
 8002488:	4193      	sbcs	r3, r2
 800248a:	b2db      	uxtb	r3, r3
 800248c:	2b00      	cmp	r3, #0
 800248e:	d16d      	bne.n	800256c <HAL_TIM_PWM_Start+0xfc>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002490:	2910      	cmp	r1, #16
 8002492:	d859      	bhi.n	8002548 <HAL_TIM_PWM_Start+0xd8>
 8002494:	008b      	lsls	r3, r1, #2
 8002496:	4a39      	ldr	r2, [pc, #228]	@ (800257c <HAL_TIM_PWM_Start+0x10c>)
 8002498:	58d3      	ldr	r3, [r2, r3]
 800249a:	469f      	mov	pc, r3
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800249c:	233f      	movs	r3, #63	@ 0x3f
 800249e:	5cc3      	ldrb	r3, [r0, r3]
 80024a0:	3b01      	subs	r3, #1
 80024a2:	1e5a      	subs	r2, r3, #1
 80024a4:	4193      	sbcs	r3, r2
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	e7f0      	b.n	800248c <HAL_TIM_PWM_Start+0x1c>
 80024aa:	2340      	movs	r3, #64	@ 0x40
 80024ac:	5cc3      	ldrb	r3, [r0, r3]
 80024ae:	3b01      	subs	r3, #1
 80024b0:	1e5a      	subs	r2, r3, #1
 80024b2:	4193      	sbcs	r3, r2
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	e7e9      	b.n	800248c <HAL_TIM_PWM_Start+0x1c>
 80024b8:	2341      	movs	r3, #65	@ 0x41
 80024ba:	5cc3      	ldrb	r3, [r0, r3]
 80024bc:	3b01      	subs	r3, #1
 80024be:	1e5a      	subs	r2, r3, #1
 80024c0:	4193      	sbcs	r3, r2
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	e7e2      	b.n	800248c <HAL_TIM_PWM_Start+0x1c>
 80024c6:	2342      	movs	r3, #66	@ 0x42
 80024c8:	5cc3      	ldrb	r3, [r0, r3]
 80024ca:	3b01      	subs	r3, #1
 80024cc:	1e5a      	subs	r2, r3, #1
 80024ce:	4193      	sbcs	r3, r2
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	e7db      	b.n	800248c <HAL_TIM_PWM_Start+0x1c>
 80024d4:	2343      	movs	r3, #67	@ 0x43
 80024d6:	5ce3      	ldrb	r3, [r4, r3]
 80024d8:	3b01      	subs	r3, #1
 80024da:	1e5a      	subs	r2, r3, #1
 80024dc:	4193      	sbcs	r3, r2
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	e7d4      	b.n	800248c <HAL_TIM_PWM_Start+0x1c>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80024e2:	233e      	movs	r3, #62	@ 0x3e
 80024e4:	2202      	movs	r2, #2
 80024e6:	54e2      	strb	r2, [r4, r3]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80024e8:	6820      	ldr	r0, [r4, #0]
 80024ea:	2201      	movs	r2, #1
 80024ec:	f7ff ffb2 	bl	8002454 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80024f0:	6823      	ldr	r3, [r4, #0]
 80024f2:	4a23      	ldr	r2, [pc, #140]	@ (8002580 <HAL_TIM_PWM_Start+0x110>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d005      	beq.n	8002504 <HAL_TIM_PWM_Start+0x94>
 80024f8:	4a22      	ldr	r2, [pc, #136]	@ (8002584 <HAL_TIM_PWM_Start+0x114>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d002      	beq.n	8002504 <HAL_TIM_PWM_Start+0x94>
 80024fe:	4a22      	ldr	r2, [pc, #136]	@ (8002588 <HAL_TIM_PWM_Start+0x118>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d104      	bne.n	800250e <HAL_TIM_PWM_Start+0x9e>
    __HAL_TIM_MOE_ENABLE(htim);
 8002504:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8002506:	2280      	movs	r2, #128	@ 0x80
 8002508:	0212      	lsls	r2, r2, #8
 800250a:	430a      	orrs	r2, r1
 800250c:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800250e:	6823      	ldr	r3, [r4, #0]
 8002510:	4a1b      	ldr	r2, [pc, #108]	@ (8002580 <HAL_TIM_PWM_Start+0x110>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d01c      	beq.n	8002550 <HAL_TIM_PWM_Start+0xe0>
 8002516:	4a1d      	ldr	r2, [pc, #116]	@ (800258c <HAL_TIM_PWM_Start+0x11c>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d019      	beq.n	8002550 <HAL_TIM_PWM_Start+0xe0>
    __HAL_TIM_ENABLE(htim);
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	2101      	movs	r1, #1
 8002520:	430a      	orrs	r2, r1
 8002522:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002524:	2000      	movs	r0, #0
 8002526:	e022      	b.n	800256e <HAL_TIM_PWM_Start+0xfe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002528:	233f      	movs	r3, #63	@ 0x3f
 800252a:	2202      	movs	r2, #2
 800252c:	54e2      	strb	r2, [r4, r3]
 800252e:	e7db      	b.n	80024e8 <HAL_TIM_PWM_Start+0x78>
 8002530:	2340      	movs	r3, #64	@ 0x40
 8002532:	2202      	movs	r2, #2
 8002534:	54e2      	strb	r2, [r4, r3]
 8002536:	e7d7      	b.n	80024e8 <HAL_TIM_PWM_Start+0x78>
 8002538:	2341      	movs	r3, #65	@ 0x41
 800253a:	2202      	movs	r2, #2
 800253c:	54e2      	strb	r2, [r4, r3]
 800253e:	e7d3      	b.n	80024e8 <HAL_TIM_PWM_Start+0x78>
 8002540:	2342      	movs	r3, #66	@ 0x42
 8002542:	2202      	movs	r2, #2
 8002544:	54e2      	strb	r2, [r4, r3]
 8002546:	e7cf      	b.n	80024e8 <HAL_TIM_PWM_Start+0x78>
 8002548:	2343      	movs	r3, #67	@ 0x43
 800254a:	2202      	movs	r2, #2
 800254c:	54e2      	strb	r2, [r4, r3]
 800254e:	e7cb      	b.n	80024e8 <HAL_TIM_PWM_Start+0x78>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002550:	689a      	ldr	r2, [r3, #8]
 8002552:	490f      	ldr	r1, [pc, #60]	@ (8002590 <HAL_TIM_PWM_Start+0x120>)
 8002554:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002556:	2a06      	cmp	r2, #6
 8002558:	d00a      	beq.n	8002570 <HAL_TIM_PWM_Start+0x100>
 800255a:	3907      	subs	r1, #7
 800255c:	428a      	cmp	r2, r1
 800255e:	d009      	beq.n	8002574 <HAL_TIM_PWM_Start+0x104>
      __HAL_TIM_ENABLE(htim);
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	2101      	movs	r1, #1
 8002564:	430a      	orrs	r2, r1
 8002566:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002568:	2000      	movs	r0, #0
 800256a:	e000      	b.n	800256e <HAL_TIM_PWM_Start+0xfe>
    return HAL_ERROR;
 800256c:	2001      	movs	r0, #1
}
 800256e:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8002570:	2000      	movs	r0, #0
 8002572:	e7fc      	b.n	800256e <HAL_TIM_PWM_Start+0xfe>
 8002574:	2000      	movs	r0, #0
 8002576:	e7fa      	b.n	800256e <HAL_TIM_PWM_Start+0xfe>
 8002578:	08003b60 	.word	0x08003b60
 800257c:	08003ba4 	.word	0x08003ba4
 8002580:	40012c00 	.word	0x40012c00
 8002584:	40014400 	.word	0x40014400
 8002588:	40014800 	.word	0x40014800
 800258c:	40000400 	.word	0x40000400
 8002590:	00010007 	.word	0x00010007

08002594 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002594:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002596:	233c      	movs	r3, #60	@ 0x3c
 8002598:	5cc3      	ldrb	r3, [r0, r3]
 800259a:	2b01      	cmp	r3, #1
 800259c:	d029      	beq.n	80025f2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 800259e:	233c      	movs	r3, #60	@ 0x3c
 80025a0:	2201      	movs	r2, #1
 80025a2:	54c2      	strb	r2, [r0, r3]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025a4:	3301      	adds	r3, #1
 80025a6:	3201      	adds	r2, #1
 80025a8:	54c2      	strb	r2, [r0, r3]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80025aa:	6802      	ldr	r2, [r0, #0]
 80025ac:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80025ae:	6895      	ldr	r5, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80025b0:	4c11      	ldr	r4, [pc, #68]	@ (80025f8 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 80025b2:	42a2      	cmp	r2, r4
 80025b4:	d018      	beq.n	80025e8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80025b6:	2470      	movs	r4, #112	@ 0x70
 80025b8:	43a3      	bics	r3, r4
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80025ba:	680c      	ldr	r4, [r1, #0]
 80025bc:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80025be:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025c0:	6803      	ldr	r3, [r0, #0]
 80025c2:	4a0d      	ldr	r2, [pc, #52]	@ (80025f8 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d002      	beq.n	80025ce <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 80025c8:	4a0c      	ldr	r2, [pc, #48]	@ (80025fc <HAL_TIMEx_MasterConfigSynchronization+0x68>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d104      	bne.n	80025d8 <HAL_TIMEx_MasterConfigSynchronization+0x44>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80025ce:	2280      	movs	r2, #128	@ 0x80
 80025d0:	4395      	bics	r5, r2
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80025d2:	688a      	ldr	r2, [r1, #8]
 80025d4:	432a      	orrs	r2, r5

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80025d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80025d8:	233d      	movs	r3, #61	@ 0x3d
 80025da:	2201      	movs	r2, #1
 80025dc:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 80025de:	3b01      	subs	r3, #1
 80025e0:	2200      	movs	r2, #0
 80025e2:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 80025e4:	2000      	movs	r0, #0
}
 80025e6:	bd30      	pop	{r4, r5, pc}
    tmpcr2 &= ~TIM_CR2_MMS2;
 80025e8:	4c05      	ldr	r4, [pc, #20]	@ (8002600 <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 80025ea:	4023      	ands	r3, r4
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80025ec:	684c      	ldr	r4, [r1, #4]
 80025ee:	4323      	orrs	r3, r4
 80025f0:	e7e1      	b.n	80025b6 <HAL_TIMEx_MasterConfigSynchronization+0x22>
  __HAL_LOCK(htim);
 80025f2:	2002      	movs	r0, #2
 80025f4:	e7f7      	b.n	80025e6 <HAL_TIMEx_MasterConfigSynchronization+0x52>
 80025f6:	46c0      	nop			@ (mov r8, r8)
 80025f8:	40012c00 	.word	0x40012c00
 80025fc:	40000400 	.word	0x40000400
 8002600:	ff0fffff 	.word	0xff0fffff

08002604 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002604:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002606:	233c      	movs	r3, #60	@ 0x3c
 8002608:	5cc3      	ldrb	r3, [r0, r3]
 800260a:	2b01      	cmp	r3, #1
 800260c:	d040      	beq.n	8002690 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>
 800260e:	233c      	movs	r3, #60	@ 0x3c
 8002610:	2201      	movs	r2, #1
 8002612:	54c2      	strb	r2, [r0, r3]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002614:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002616:	4a1f      	ldr	r2, [pc, #124]	@ (8002694 <HAL_TIMEx_ConfigBreakDeadTime+0x90>)
 8002618:	4013      	ands	r3, r2
 800261a:	688a      	ldr	r2, [r1, #8]
 800261c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800261e:	4a1e      	ldr	r2, [pc, #120]	@ (8002698 <HAL_TIMEx_ConfigBreakDeadTime+0x94>)
 8002620:	4013      	ands	r3, r2
 8002622:	684a      	ldr	r2, [r1, #4]
 8002624:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002626:	4a1d      	ldr	r2, [pc, #116]	@ (800269c <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 8002628:	4013      	ands	r3, r2
 800262a:	680a      	ldr	r2, [r1, #0]
 800262c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800262e:	4a1c      	ldr	r2, [pc, #112]	@ (80026a0 <HAL_TIMEx_ConfigBreakDeadTime+0x9c>)
 8002630:	4013      	ands	r3, r2
 8002632:	690a      	ldr	r2, [r1, #16]
 8002634:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002636:	4a1b      	ldr	r2, [pc, #108]	@ (80026a4 <HAL_TIMEx_ConfigBreakDeadTime+0xa0>)
 8002638:	4013      	ands	r3, r2
 800263a:	694a      	ldr	r2, [r1, #20]
 800263c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800263e:	4a1a      	ldr	r2, [pc, #104]	@ (80026a8 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8002640:	4013      	ands	r3, r2
 8002642:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8002644:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8002646:	4a19      	ldr	r2, [pc, #100]	@ (80026ac <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8002648:	4013      	ands	r3, r2
 800264a:	698a      	ldr	r2, [r1, #24]
 800264c:	0412      	lsls	r2, r2, #16
 800264e:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8002650:	4a17      	ldr	r2, [pc, #92]	@ (80026b0 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8002652:	4013      	ands	r3, r2
 8002654:	69ca      	ldr	r2, [r1, #28]
 8002656:	4313      	orrs	r3, r2

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002658:	6802      	ldr	r2, [r0, #0]
 800265a:	4c16      	ldr	r4, [pc, #88]	@ (80026b4 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 800265c:	42a2      	cmp	r2, r4
 800265e:	d005      	beq.n	800266c <HAL_TIMEx_ConfigBreakDeadTime+0x68>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002660:	6453      	str	r3, [r2, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8002662:	233c      	movs	r3, #60	@ 0x3c
 8002664:	2200      	movs	r2, #0
 8002666:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 8002668:	2000      	movs	r0, #0
}
 800266a:	bd10      	pop	{r4, pc}
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800266c:	4c12      	ldr	r4, [pc, #72]	@ (80026b8 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 800266e:	4023      	ands	r3, r4
 8002670:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
 8002672:	0524      	lsls	r4, r4, #20
 8002674:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002676:	4c11      	ldr	r4, [pc, #68]	@ (80026bc <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8002678:	4023      	ands	r3, r4
 800267a:	6a0c      	ldr	r4, [r1, #32]
 800267c:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800267e:	4c10      	ldr	r4, [pc, #64]	@ (80026c0 <HAL_TIMEx_ConfigBreakDeadTime+0xbc>)
 8002680:	4023      	ands	r3, r4
 8002682:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
 8002684:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8002686:	4c0f      	ldr	r4, [pc, #60]	@ (80026c4 <HAL_TIMEx_ConfigBreakDeadTime+0xc0>)
 8002688:	4023      	ands	r3, r4
 800268a:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
 800268c:	430b      	orrs	r3, r1
 800268e:	e7e7      	b.n	8002660 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>
  __HAL_LOCK(htim);
 8002690:	2002      	movs	r0, #2
 8002692:	e7ea      	b.n	800266a <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 8002694:	fffffcff 	.word	0xfffffcff
 8002698:	fffffbff 	.word	0xfffffbff
 800269c:	fffff7ff 	.word	0xfffff7ff
 80026a0:	ffffefff 	.word	0xffffefff
 80026a4:	ffffdfff 	.word	0xffffdfff
 80026a8:	ffffbfff 	.word	0xffffbfff
 80026ac:	fff0ffff 	.word	0xfff0ffff
 80026b0:	efffffff 	.word	0xefffffff
 80026b4:	40012c00 	.word	0x40012c00
 80026b8:	ff0fffff 	.word	0xff0fffff
 80026bc:	feffffff 	.word	0xfeffffff
 80026c0:	fdffffff 	.word	0xfdffffff
 80026c4:	dfffffff 	.word	0xdfffffff

080026c8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80026c8:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80026ca:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026ce:	2201      	movs	r2, #1
 80026d0:	f382 8810 	msr	PRIMASK, r2
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80026d4:	6801      	ldr	r1, [r0, #0]
 80026d6:	680b      	ldr	r3, [r1, #0]
 80026d8:	25c0      	movs	r5, #192	@ 0xc0
 80026da:	43ab      	bics	r3, r5
 80026dc:	600b      	str	r3, [r1, #0]
 80026de:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80026e2:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026e6:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80026ea:	6802      	ldr	r2, [r0, #0]
 80026ec:	6893      	ldr	r3, [r2, #8]
 80026ee:	4c04      	ldr	r4, [pc, #16]	@ (8002700 <UART_EndTxTransfer+0x38>)
 80026f0:	4023      	ands	r3, r4
 80026f2:	6093      	str	r3, [r2, #8]
 80026f4:	f381 8810 	msr	PRIMASK, r1

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80026f8:	2388      	movs	r3, #136	@ 0x88
 80026fa:	2220      	movs	r2, #32
 80026fc:	50c2      	str	r2, [r0, r3]
}
 80026fe:	bd30      	pop	{r4, r5, pc}
 8002700:	ff7fffff 	.word	0xff7fffff

08002704 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002704:	b530      	push	{r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002706:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800270a:	2201      	movs	r2, #1
 800270c:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002710:	6801      	ldr	r1, [r0, #0]
 8002712:	680b      	ldr	r3, [r1, #0]
 8002714:	4d12      	ldr	r5, [pc, #72]	@ (8002760 <UART_EndRxTransfer+0x5c>)
 8002716:	402b      	ands	r3, r5
 8002718:	600b      	str	r3, [r1, #0]
 800271a:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800271e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002722:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002726:	6802      	ldr	r2, [r0, #0]
 8002728:	6893      	ldr	r3, [r2, #8]
 800272a:	4c0e      	ldr	r4, [pc, #56]	@ (8002764 <UART_EndRxTransfer+0x60>)
 800272c:	4023      	ands	r3, r4
 800272e:	6093      	str	r3, [r2, #8]
 8002730:	f381 8810 	msr	PRIMASK, r1

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002734:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8002736:	2b01      	cmp	r3, #1
 8002738:	d006      	beq.n	8002748 <UART_EndRxTransfer+0x44>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800273a:	238c      	movs	r3, #140	@ 0x8c
 800273c:	2220      	movs	r2, #32
 800273e:	50c2      	str	r2, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002740:	2300      	movs	r3, #0
 8002742:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002744:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8002746:	bd30      	pop	{r4, r5, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002748:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800274c:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002750:	6802      	ldr	r2, [r0, #0]
 8002752:	6813      	ldr	r3, [r2, #0]
 8002754:	2410      	movs	r4, #16
 8002756:	43a3      	bics	r3, r4
 8002758:	6013      	str	r3, [r2, #0]
 800275a:	f381 8810 	msr	PRIMASK, r1
}
 800275e:	e7ec      	b.n	800273a <UART_EndRxTransfer+0x36>
 8002760:	fffffedf 	.word	0xfffffedf
 8002764:	effffffe 	.word	0xeffffffe

08002768 <HAL_UART_RxCpltCallback>:
}
 8002768:	4770      	bx	lr

0800276a <HAL_UART_RxHalfCpltCallback>:
}
 800276a:	4770      	bx	lr

0800276c <HAL_UART_ErrorCallback>:
}
 800276c:	4770      	bx	lr

0800276e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800276e:	b570      	push	{r4, r5, r6, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002770:	6a84      	ldr	r4, [r0, #40]	@ 0x28

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8002772:	2388      	movs	r3, #136	@ 0x88
 8002774:	58e2      	ldr	r2, [r4, r3]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8002776:	3304      	adds	r3, #4
 8002778:	58e5      	ldr	r5, [r4, r3]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800277a:	6823      	ldr	r3, [r4, #0]
 800277c:	689b      	ldr	r3, [r3, #8]
 800277e:	061b      	lsls	r3, r3, #24
 8002780:	d501      	bpl.n	8002786 <UART_DMAError+0x18>
 8002782:	2a21      	cmp	r2, #33	@ 0x21
 8002784:	d00e      	beq.n	80027a4 <UART_DMAError+0x36>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8002786:	6823      	ldr	r3, [r4, #0]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	065b      	lsls	r3, r3, #25
 800278c:	d501      	bpl.n	8002792 <UART_DMAError+0x24>
 800278e:	2d22      	cmp	r5, #34	@ 0x22
 8002790:	d00f      	beq.n	80027b2 <UART_DMAError+0x44>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002792:	2290      	movs	r2, #144	@ 0x90
 8002794:	58a3      	ldr	r3, [r4, r2]
 8002796:	2110      	movs	r1, #16
 8002798:	430b      	orrs	r3, r1
 800279a:	50a3      	str	r3, [r4, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800279c:	0020      	movs	r0, r4
 800279e:	f7ff ffe5 	bl	800276c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80027a2:	bd70      	pop	{r4, r5, r6, pc}
    huart->TxXferCount = 0U;
 80027a4:	2356      	movs	r3, #86	@ 0x56
 80027a6:	2200      	movs	r2, #0
 80027a8:	52e2      	strh	r2, [r4, r3]
    UART_EndTxTransfer(huart);
 80027aa:	0020      	movs	r0, r4
 80027ac:	f7ff ff8c 	bl	80026c8 <UART_EndTxTransfer>
 80027b0:	e7e9      	b.n	8002786 <UART_DMAError+0x18>
    huart->RxXferCount = 0U;
 80027b2:	235e      	movs	r3, #94	@ 0x5e
 80027b4:	2200      	movs	r2, #0
 80027b6:	52e2      	strh	r2, [r4, r3]
    UART_EndRxTransfer(huart);
 80027b8:	0020      	movs	r0, r4
 80027ba:	f7ff ffa3 	bl	8002704 <UART_EndRxTransfer>
 80027be:	e7e8      	b.n	8002792 <UART_DMAError+0x24>

080027c0 <HAL_UARTEx_RxEventCallback>:
}
 80027c0:	4770      	bx	lr

080027c2 <UART_DMARxHalfCplt>:
{
 80027c2:	b510      	push	{r4, lr}
 80027c4:	0003      	movs	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80027c6:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80027c8:	2201      	movs	r2, #1
 80027ca:	6702      	str	r2, [r0, #112]	@ 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80027cc:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 80027ce:	2a01      	cmp	r2, #1
 80027d0:	d111      	bne.n	80027f6 <UART_DMARxHalfCplt+0x34>
    huart->RxXferCount = huart->RxXferSize / 2U;
 80027d2:	325b      	adds	r2, #91	@ 0x5b
 80027d4:	5a81      	ldrh	r1, [r0, r2]
 80027d6:	084c      	lsrs	r4, r1, #1
 80027d8:	3202      	adds	r2, #2
 80027da:	5284      	strh	r4, [r0, r2]
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	b29b      	uxth	r3, r3
    if (nb_remaining_rx_data <= huart->RxXferSize)
 80027e2:	4299      	cmp	r1, r3
 80027e4:	d300      	bcc.n	80027e8 <UART_DMARxHalfCplt+0x26>
      huart->RxXferCount = nb_remaining_rx_data;
 80027e6:	5283      	strh	r3, [r0, r2]
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80027e8:	235e      	movs	r3, #94	@ 0x5e
 80027ea:	5ac3      	ldrh	r3, [r0, r3]
 80027ec:	1ac9      	subs	r1, r1, r3
 80027ee:	b289      	uxth	r1, r1
 80027f0:	f7ff ffe6 	bl	80027c0 <HAL_UARTEx_RxEventCallback>
}
 80027f4:	bd10      	pop	{r4, pc}
    HAL_UART_RxHalfCpltCallback(huart);
 80027f6:	f7ff ffb8 	bl	800276a <HAL_UART_RxHalfCpltCallback>
}
 80027fa:	e7fb      	b.n	80027f4 <UART_DMARxHalfCplt+0x32>

080027fc <UART_DMAReceiveCplt>:
{
 80027fc:	b570      	push	{r4, r5, r6, lr}
 80027fe:	0003      	movs	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002800:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	6812      	ldr	r2, [r2, #0]
 8002806:	0692      	lsls	r2, r2, #26
 8002808:	d429      	bmi.n	800285e <UART_DMAReceiveCplt+0x62>
    huart->RxXferCount = 0U;
 800280a:	225e      	movs	r2, #94	@ 0x5e
 800280c:	2100      	movs	r1, #0
 800280e:	5281      	strh	r1, [r0, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002810:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002814:	3a5d      	subs	r2, #93	@ 0x5d
 8002816:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800281a:	6804      	ldr	r4, [r0, #0]
 800281c:	6821      	ldr	r1, [r4, #0]
 800281e:	4e23      	ldr	r6, [pc, #140]	@ (80028ac <UART_DMAReceiveCplt+0xb0>)
 8002820:	4031      	ands	r1, r6
 8002822:	6021      	str	r1, [r4, #0]
 8002824:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002828:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800282c:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002830:	6804      	ldr	r4, [r0, #0]
 8002832:	68a1      	ldr	r1, [r4, #8]
 8002834:	4391      	bics	r1, r2
 8002836:	60a1      	str	r1, [r4, #8]
 8002838:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800283c:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002840:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002844:	6801      	ldr	r1, [r0, #0]
 8002846:	688a      	ldr	r2, [r1, #8]
 8002848:	2540      	movs	r5, #64	@ 0x40
 800284a:	43aa      	bics	r2, r5
 800284c:	608a      	str	r2, [r1, #8]
 800284e:	f384 8810 	msr	PRIMASK, r4
    huart->RxState = HAL_UART_STATE_READY;
 8002852:	228c      	movs	r2, #140	@ 0x8c
 8002854:	2120      	movs	r1, #32
 8002856:	5081      	str	r1, [r0, r2]
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002858:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 800285a:	2a01      	cmp	r2, #1
 800285c:	d017      	beq.n	800288e <UART_DMAReceiveCplt+0x92>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800285e:	2200      	movs	r2, #0
 8002860:	6702      	str	r2, [r0, #112]	@ 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002862:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 8002864:	2a01      	cmp	r2, #1
 8002866:	d11e      	bne.n	80028a6 <UART_DMAReceiveCplt+0xaa>
    huart->RxXferCount = 0;
 8002868:	325d      	adds	r2, #93	@ 0x5d
 800286a:	2100      	movs	r1, #0
 800286c:	5281      	strh	r1, [r0, r2]
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	b29b      	uxth	r3, r3
    if (nb_remaining_rx_data < huart->RxXferSize)
 8002874:	3a02      	subs	r2, #2
 8002876:	5a81      	ldrh	r1, [r0, r2]
 8002878:	4299      	cmp	r1, r3
 800287a:	d901      	bls.n	8002880 <UART_DMAReceiveCplt+0x84>
      huart->RxXferCount = nb_remaining_rx_data;
 800287c:	3202      	adds	r2, #2
 800287e:	5283      	strh	r3, [r0, r2]
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002880:	235e      	movs	r3, #94	@ 0x5e
 8002882:	5ac3      	ldrh	r3, [r0, r3]
 8002884:	1ac9      	subs	r1, r1, r3
 8002886:	b289      	uxth	r1, r1
 8002888:	f7ff ff9a 	bl	80027c0 <HAL_UARTEx_RxEventCallback>
}
 800288c:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800288e:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002892:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002896:	6801      	ldr	r1, [r0, #0]
 8002898:	680a      	ldr	r2, [r1, #0]
 800289a:	3d30      	subs	r5, #48	@ 0x30
 800289c:	43aa      	bics	r2, r5
 800289e:	600a      	str	r2, [r1, #0]
 80028a0:	f384 8810 	msr	PRIMASK, r4
}
 80028a4:	e7db      	b.n	800285e <UART_DMAReceiveCplt+0x62>
    HAL_UART_RxCpltCallback(huart);
 80028a6:	f7ff ff5f 	bl	8002768 <HAL_UART_RxCpltCallback>
}
 80028aa:	e7ef      	b.n	800288c <UART_DMAReceiveCplt+0x90>
 80028ac:	fffffeff 	.word	0xfffffeff

080028b0 <UART_SetConfig>:
{
 80028b0:	b510      	push	{r4, lr}
 80028b2:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80028b4:	6883      	ldr	r3, [r0, #8]
 80028b6:	6902      	ldr	r2, [r0, #16]
 80028b8:	4313      	orrs	r3, r2
 80028ba:	6942      	ldr	r2, [r0, #20]
 80028bc:	4313      	orrs	r3, r2
 80028be:	69c2      	ldr	r2, [r0, #28]
 80028c0:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80028c2:	6801      	ldr	r1, [r0, #0]
 80028c4:	680a      	ldr	r2, [r1, #0]
 80028c6:	4862      	ldr	r0, [pc, #392]	@ (8002a50 <UART_SetConfig+0x1a0>)
 80028c8:	4002      	ands	r2, r0
 80028ca:	4313      	orrs	r3, r2
 80028cc:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80028ce:	6822      	ldr	r2, [r4, #0]
 80028d0:	6853      	ldr	r3, [r2, #4]
 80028d2:	4960      	ldr	r1, [pc, #384]	@ (8002a54 <UART_SetConfig+0x1a4>)
 80028d4:	400b      	ands	r3, r1
 80028d6:	68e1      	ldr	r1, [r4, #12]
 80028d8:	430b      	orrs	r3, r1
 80028da:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80028dc:	69a3      	ldr	r3, [r4, #24]
  tmpreg |= huart->Init.OneBitSampling;
 80028de:	6a22      	ldr	r2, [r4, #32]
 80028e0:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80028e2:	6821      	ldr	r1, [r4, #0]
 80028e4:	688b      	ldr	r3, [r1, #8]
 80028e6:	485c      	ldr	r0, [pc, #368]	@ (8002a58 <UART_SetConfig+0x1a8>)
 80028e8:	4003      	ands	r3, r0
 80028ea:	4313      	orrs	r3, r2
 80028ec:	608b      	str	r3, [r1, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80028ee:	6822      	ldr	r2, [r4, #0]
 80028f0:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80028f2:	210f      	movs	r1, #15
 80028f4:	438b      	bics	r3, r1
 80028f6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80028f8:	430b      	orrs	r3, r1
 80028fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80028fc:	6823      	ldr	r3, [r4, #0]
 80028fe:	4a57      	ldr	r2, [pc, #348]	@ (8002a5c <UART_SetConfig+0x1ac>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d030      	beq.n	8002966 <UART_SetConfig+0xb6>
 8002904:	4a56      	ldr	r2, [pc, #344]	@ (8002a60 <UART_SetConfig+0x1b0>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d03e      	beq.n	8002988 <UART_SetConfig+0xd8>
 800290a:	2310      	movs	r3, #16
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800290c:	69e0      	ldr	r0, [r4, #28]
 800290e:	2280      	movs	r2, #128	@ 0x80
 8002910:	0212      	lsls	r2, r2, #8
 8002912:	4290      	cmp	r0, r2
 8002914:	d042      	beq.n	800299c <UART_SetConfig+0xec>
    switch (clocksource)
 8002916:	2b04      	cmp	r3, #4
 8002918:	d100      	bne.n	800291c <UART_SetConfig+0x6c>
 800291a:	e089      	b.n	8002a30 <UART_SetConfig+0x180>
 800291c:	d87b      	bhi.n	8002a16 <UART_SetConfig+0x166>
 800291e:	2b00      	cmp	r3, #0
 8002920:	d100      	bne.n	8002924 <UART_SetConfig+0x74>
 8002922:	e07f      	b.n	8002a24 <UART_SetConfig+0x174>
 8002924:	2b02      	cmp	r3, #2
 8002926:	d174      	bne.n	8002a12 <UART_SetConfig+0x162>
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8002928:	4b4e      	ldr	r3, [pc, #312]	@ (8002a64 <UART_SetConfig+0x1b4>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	095b      	lsrs	r3, r3, #5
 800292e:	2107      	movs	r1, #7
 8002930:	4019      	ands	r1, r3
 8002932:	3101      	adds	r1, #1
 8002934:	484c      	ldr	r0, [pc, #304]	@ (8002a68 <UART_SetConfig+0x1b8>)
 8002936:	f7fd fbf1 	bl	800011c <__udivsi3>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800293a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800293c:	4b4b      	ldr	r3, [pc, #300]	@ (8002a6c <UART_SetConfig+0x1bc>)
 800293e:	0052      	lsls	r2, r2, #1
 8002940:	5ad1      	ldrh	r1, [r2, r3]
 8002942:	f7fd fbeb 	bl	800011c <__udivsi3>
 8002946:	6861      	ldr	r1, [r4, #4]
 8002948:	084b      	lsrs	r3, r1, #1
 800294a:	18c0      	adds	r0, r0, r3
 800294c:	f7fd fbe6 	bl	800011c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002950:	0002      	movs	r2, r0
 8002952:	3a10      	subs	r2, #16
 8002954:	4b46      	ldr	r3, [pc, #280]	@ (8002a70 <UART_SetConfig+0x1c0>)
 8002956:	429a      	cmp	r2, r3
 8002958:	d86f      	bhi.n	8002a3a <UART_SetConfig+0x18a>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800295a:	6823      	ldr	r3, [r4, #0]
 800295c:	0400      	lsls	r0, r0, #16
 800295e:	0c00      	lsrs	r0, r0, #16
 8002960:	60d8      	str	r0, [r3, #12]
 8002962:	2000      	movs	r0, #0
 8002964:	e06a      	b.n	8002a3c <UART_SetConfig+0x18c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002966:	4b3f      	ldr	r3, [pc, #252]	@ (8002a64 <UART_SetConfig+0x1b4>)
 8002968:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800296a:	2303      	movs	r3, #3
 800296c:	4013      	ands	r3, r2
 800296e:	2b02      	cmp	r3, #2
 8002970:	d00c      	beq.n	800298c <UART_SetConfig+0xdc>
 8002972:	d805      	bhi.n	8002980 <UART_SetConfig+0xd0>
 8002974:	2b00      	cmp	r3, #0
 8002976:	d00b      	beq.n	8002990 <UART_SetConfig+0xe0>
 8002978:	2b01      	cmp	r3, #1
 800297a:	d10b      	bne.n	8002994 <UART_SetConfig+0xe4>
 800297c:	3303      	adds	r3, #3
 800297e:	e7c5      	b.n	800290c <UART_SetConfig+0x5c>
 8002980:	2b03      	cmp	r3, #3
 8002982:	d109      	bne.n	8002998 <UART_SetConfig+0xe8>
 8002984:	3305      	adds	r3, #5
 8002986:	e7c1      	b.n	800290c <UART_SetConfig+0x5c>
 8002988:	2300      	movs	r3, #0
 800298a:	e7bf      	b.n	800290c <UART_SetConfig+0x5c>
 800298c:	2302      	movs	r3, #2
 800298e:	e7bd      	b.n	800290c <UART_SetConfig+0x5c>
 8002990:	2300      	movs	r3, #0
 8002992:	e7bb      	b.n	800290c <UART_SetConfig+0x5c>
 8002994:	2310      	movs	r3, #16
 8002996:	e7b9      	b.n	800290c <UART_SetConfig+0x5c>
 8002998:	2310      	movs	r3, #16
 800299a:	e7b7      	b.n	800290c <UART_SetConfig+0x5c>
    switch (clocksource)
 800299c:	2b04      	cmp	r3, #4
 800299e:	d035      	beq.n	8002a0c <UART_SetConfig+0x15c>
 80029a0:	d82a      	bhi.n	80029f8 <UART_SetConfig+0x148>
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d02c      	beq.n	8002a00 <UART_SetConfig+0x150>
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d124      	bne.n	80029f4 <UART_SetConfig+0x144>
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 80029aa:	4b2e      	ldr	r3, [pc, #184]	@ (8002a64 <UART_SetConfig+0x1b4>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	095b      	lsrs	r3, r3, #5
 80029b0:	2107      	movs	r1, #7
 80029b2:	4019      	ands	r1, r3
 80029b4:	3101      	adds	r1, #1
 80029b6:	482c      	ldr	r0, [pc, #176]	@ (8002a68 <UART_SetConfig+0x1b8>)
 80029b8:	f7fd fbb0 	bl	800011c <__udivsi3>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80029bc:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80029be:	4b2b      	ldr	r3, [pc, #172]	@ (8002a6c <UART_SetConfig+0x1bc>)
 80029c0:	0052      	lsls	r2, r2, #1
 80029c2:	5ad1      	ldrh	r1, [r2, r3]
 80029c4:	f7fd fbaa 	bl	800011c <__udivsi3>
 80029c8:	0040      	lsls	r0, r0, #1
 80029ca:	6861      	ldr	r1, [r4, #4]
 80029cc:	084b      	lsrs	r3, r1, #1
 80029ce:	18c0      	adds	r0, r0, r3
 80029d0:	f7fd fba4 	bl	800011c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80029d4:	0002      	movs	r2, r0
 80029d6:	3a10      	subs	r2, #16
 80029d8:	4b25      	ldr	r3, [pc, #148]	@ (8002a70 <UART_SetConfig+0x1c0>)
 80029da:	429a      	cmp	r2, r3
 80029dc:	d82b      	bhi.n	8002a36 <UART_SetConfig+0x186>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80029de:	b282      	uxth	r2, r0
 80029e0:	230f      	movs	r3, #15
 80029e2:	439a      	bics	r2, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80029e4:	0840      	lsrs	r0, r0, #1
 80029e6:	3b08      	subs	r3, #8
 80029e8:	4003      	ands	r3, r0
 80029ea:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 80029ec:	6822      	ldr	r2, [r4, #0]
 80029ee:	60d3      	str	r3, [r2, #12]
 80029f0:	2000      	movs	r0, #0
 80029f2:	e023      	b.n	8002a3c <UART_SetConfig+0x18c>
    switch (clocksource)
 80029f4:	2001      	movs	r0, #1
 80029f6:	e021      	b.n	8002a3c <UART_SetConfig+0x18c>
 80029f8:	2b08      	cmp	r3, #8
 80029fa:	d0df      	beq.n	80029bc <UART_SetConfig+0x10c>
 80029fc:	2001      	movs	r0, #1
 80029fe:	e01d      	b.n	8002a3c <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8002a00:	f7ff fa1e 	bl	8001e40 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8002a04:	2800      	cmp	r0, #0
 8002a06:	d1d9      	bne.n	80029bc <UART_SetConfig+0x10c>
 8002a08:	2000      	movs	r0, #0
 8002a0a:	e017      	b.n	8002a3c <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetSysClockFreq();
 8002a0c:	f7ff f9d0 	bl	8001db0 <HAL_RCC_GetSysClockFreq>
        break;
 8002a10:	e7f8      	b.n	8002a04 <UART_SetConfig+0x154>
    switch (clocksource)
 8002a12:	2001      	movs	r0, #1
 8002a14:	e012      	b.n	8002a3c <UART_SetConfig+0x18c>
 8002a16:	2b08      	cmp	r3, #8
 8002a18:	d102      	bne.n	8002a20 <UART_SetConfig+0x170>
 8002a1a:	2080      	movs	r0, #128	@ 0x80
 8002a1c:	0200      	lsls	r0, r0, #8
 8002a1e:	e78c      	b.n	800293a <UART_SetConfig+0x8a>
 8002a20:	2001      	movs	r0, #1
 8002a22:	e00b      	b.n	8002a3c <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8002a24:	f7ff fa0c 	bl	8001e40 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8002a28:	2800      	cmp	r0, #0
 8002a2a:	d186      	bne.n	800293a <UART_SetConfig+0x8a>
 8002a2c:	2000      	movs	r0, #0
 8002a2e:	e005      	b.n	8002a3c <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetSysClockFreq();
 8002a30:	f7ff f9be 	bl	8001db0 <HAL_RCC_GetSysClockFreq>
        break;
 8002a34:	e7f8      	b.n	8002a28 <UART_SetConfig+0x178>
        ret = HAL_ERROR;
 8002a36:	2001      	movs	r0, #1
 8002a38:	e000      	b.n	8002a3c <UART_SetConfig+0x18c>
        ret = HAL_ERROR;
 8002a3a:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	226a      	movs	r2, #106	@ 0x6a
 8002a40:	52a3      	strh	r3, [r4, r2]
  huart->NbRxDataToProcess = 1;
 8002a42:	3a02      	subs	r2, #2
 8002a44:	52a3      	strh	r3, [r4, r2]
  huart->RxISR = NULL;
 8002a46:	2300      	movs	r3, #0
 8002a48:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8002a4a:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8002a4c:	bd10      	pop	{r4, pc}
 8002a4e:	46c0      	nop			@ (mov r8, r8)
 8002a50:	cfff69f3 	.word	0xcfff69f3
 8002a54:	ffffcfff 	.word	0xffffcfff
 8002a58:	11fff4ff 	.word	0x11fff4ff
 8002a5c:	40013800 	.word	0x40013800
 8002a60:	40004400 	.word	0x40004400
 8002a64:	40021000 	.word	0x40021000
 8002a68:	02dc6c00 	.word	0x02dc6c00
 8002a6c:	08003be8 	.word	0x08003be8
 8002a70:	0000ffef 	.word	0x0000ffef

08002a74 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002a74:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002a76:	071b      	lsls	r3, r3, #28
 8002a78:	d506      	bpl.n	8002a88 <UART_AdvFeatureConfig+0x14>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002a7a:	6802      	ldr	r2, [r0, #0]
 8002a7c:	6853      	ldr	r3, [r2, #4]
 8002a7e:	492c      	ldr	r1, [pc, #176]	@ (8002b30 <UART_AdvFeatureConfig+0xbc>)
 8002a80:	400b      	ands	r3, r1
 8002a82:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8002a84:	430b      	orrs	r3, r1
 8002a86:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002a88:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002a8a:	07db      	lsls	r3, r3, #31
 8002a8c:	d506      	bpl.n	8002a9c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002a8e:	6802      	ldr	r2, [r0, #0]
 8002a90:	6853      	ldr	r3, [r2, #4]
 8002a92:	4928      	ldr	r1, [pc, #160]	@ (8002b34 <UART_AdvFeatureConfig+0xc0>)
 8002a94:	400b      	ands	r3, r1
 8002a96:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8002a98:	430b      	orrs	r3, r1
 8002a9a:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002a9c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002a9e:	079b      	lsls	r3, r3, #30
 8002aa0:	d506      	bpl.n	8002ab0 <UART_AdvFeatureConfig+0x3c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002aa2:	6802      	ldr	r2, [r0, #0]
 8002aa4:	6853      	ldr	r3, [r2, #4]
 8002aa6:	4924      	ldr	r1, [pc, #144]	@ (8002b38 <UART_AdvFeatureConfig+0xc4>)
 8002aa8:	400b      	ands	r3, r1
 8002aaa:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8002aac:	430b      	orrs	r3, r1
 8002aae:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002ab0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002ab2:	075b      	lsls	r3, r3, #29
 8002ab4:	d506      	bpl.n	8002ac4 <UART_AdvFeatureConfig+0x50>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002ab6:	6802      	ldr	r2, [r0, #0]
 8002ab8:	6853      	ldr	r3, [r2, #4]
 8002aba:	4920      	ldr	r1, [pc, #128]	@ (8002b3c <UART_AdvFeatureConfig+0xc8>)
 8002abc:	400b      	ands	r3, r1
 8002abe:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8002ac0:	430b      	orrs	r3, r1
 8002ac2:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002ac4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002ac6:	06db      	lsls	r3, r3, #27
 8002ac8:	d506      	bpl.n	8002ad8 <UART_AdvFeatureConfig+0x64>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002aca:	6802      	ldr	r2, [r0, #0]
 8002acc:	6893      	ldr	r3, [r2, #8]
 8002ace:	491c      	ldr	r1, [pc, #112]	@ (8002b40 <UART_AdvFeatureConfig+0xcc>)
 8002ad0:	400b      	ands	r3, r1
 8002ad2:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8002ad4:	430b      	orrs	r3, r1
 8002ad6:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002ad8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002ada:	069b      	lsls	r3, r3, #26
 8002adc:	d506      	bpl.n	8002aec <UART_AdvFeatureConfig+0x78>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002ade:	6802      	ldr	r2, [r0, #0]
 8002ae0:	6893      	ldr	r3, [r2, #8]
 8002ae2:	4918      	ldr	r1, [pc, #96]	@ (8002b44 <UART_AdvFeatureConfig+0xd0>)
 8002ae4:	400b      	ands	r3, r1
 8002ae6:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8002ae8:	430b      	orrs	r3, r1
 8002aea:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002aec:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002aee:	065b      	lsls	r3, r3, #25
 8002af0:	d50b      	bpl.n	8002b0a <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002af2:	6802      	ldr	r2, [r0, #0]
 8002af4:	6853      	ldr	r3, [r2, #4]
 8002af6:	4914      	ldr	r1, [pc, #80]	@ (8002b48 <UART_AdvFeatureConfig+0xd4>)
 8002af8:	400b      	ands	r3, r1
 8002afa:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8002afc:	430b      	orrs	r3, r1
 8002afe:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002b00:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8002b02:	2380      	movs	r3, #128	@ 0x80
 8002b04:	035b      	lsls	r3, r3, #13
 8002b06:	429a      	cmp	r2, r3
 8002b08:	d00a      	beq.n	8002b20 <UART_AdvFeatureConfig+0xac>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002b0a:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002b0c:	061b      	lsls	r3, r3, #24
 8002b0e:	d506      	bpl.n	8002b1e <UART_AdvFeatureConfig+0xaa>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002b10:	6802      	ldr	r2, [r0, #0]
 8002b12:	6853      	ldr	r3, [r2, #4]
 8002b14:	490d      	ldr	r1, [pc, #52]	@ (8002b4c <UART_AdvFeatureConfig+0xd8>)
 8002b16:	400b      	ands	r3, r1
 8002b18:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8002b1a:	430b      	orrs	r3, r1
 8002b1c:	6053      	str	r3, [r2, #4]
}
 8002b1e:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002b20:	6802      	ldr	r2, [r0, #0]
 8002b22:	6853      	ldr	r3, [r2, #4]
 8002b24:	490a      	ldr	r1, [pc, #40]	@ (8002b50 <UART_AdvFeatureConfig+0xdc>)
 8002b26:	400b      	ands	r3, r1
 8002b28:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8002b2a:	430b      	orrs	r3, r1
 8002b2c:	6053      	str	r3, [r2, #4]
 8002b2e:	e7ec      	b.n	8002b0a <UART_AdvFeatureConfig+0x96>
 8002b30:	ffff7fff 	.word	0xffff7fff
 8002b34:	fffdffff 	.word	0xfffdffff
 8002b38:	fffeffff 	.word	0xfffeffff
 8002b3c:	fffbffff 	.word	0xfffbffff
 8002b40:	ffffefff 	.word	0xffffefff
 8002b44:	ffffdfff 	.word	0xffffdfff
 8002b48:	ffefffff 	.word	0xffefffff
 8002b4c:	fff7ffff 	.word	0xfff7ffff
 8002b50:	ff9fffff 	.word	0xff9fffff

08002b54 <UART_WaitOnFlagUntilTimeout>:
{
 8002b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b56:	46ce      	mov	lr, r9
 8002b58:	4647      	mov	r7, r8
 8002b5a:	b580      	push	{r7, lr}
 8002b5c:	0006      	movs	r6, r0
 8002b5e:	000d      	movs	r5, r1
 8002b60:	0017      	movs	r7, r2
 8002b62:	4699      	mov	r9, r3
 8002b64:	9b08      	ldr	r3, [sp, #32]
 8002b66:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b68:	6833      	ldr	r3, [r6, #0]
 8002b6a:	69dc      	ldr	r4, [r3, #28]
 8002b6c:	402c      	ands	r4, r5
 8002b6e:	1b64      	subs	r4, r4, r5
 8002b70:	4263      	negs	r3, r4
 8002b72:	415c      	adcs	r4, r3
 8002b74:	42bc      	cmp	r4, r7
 8002b76:	d133      	bne.n	8002be0 <UART_WaitOnFlagUntilTimeout+0x8c>
    if (Timeout != HAL_MAX_DELAY)
 8002b78:	4643      	mov	r3, r8
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	d0f4      	beq.n	8002b68 <UART_WaitOnFlagUntilTimeout+0x14>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b7e:	f7fe fa67 	bl	8001050 <HAL_GetTick>
 8002b82:	464b      	mov	r3, r9
 8002b84:	1ac0      	subs	r0, r0, r3
 8002b86:	4540      	cmp	r0, r8
 8002b88:	d82f      	bhi.n	8002bea <UART_WaitOnFlagUntilTimeout+0x96>
 8002b8a:	4643      	mov	r3, r8
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d02e      	beq.n	8002bee <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002b90:	6832      	ldr	r2, [r6, #0]
 8002b92:	6813      	ldr	r3, [r2, #0]
 8002b94:	075b      	lsls	r3, r3, #29
 8002b96:	d5e7      	bpl.n	8002b68 <UART_WaitOnFlagUntilTimeout+0x14>
 8002b98:	2d80      	cmp	r5, #128	@ 0x80
 8002b9a:	d0e5      	beq.n	8002b68 <UART_WaitOnFlagUntilTimeout+0x14>
 8002b9c:	2d40      	cmp	r5, #64	@ 0x40
 8002b9e:	d0e3      	beq.n	8002b68 <UART_WaitOnFlagUntilTimeout+0x14>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002ba0:	69d3      	ldr	r3, [r2, #28]
 8002ba2:	071b      	lsls	r3, r3, #28
 8002ba4:	d410      	bmi.n	8002bc8 <UART_WaitOnFlagUntilTimeout+0x74>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002ba6:	69d3      	ldr	r3, [r2, #28]
 8002ba8:	051b      	lsls	r3, r3, #20
 8002baa:	d5dd      	bpl.n	8002b68 <UART_WaitOnFlagUntilTimeout+0x14>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002bac:	2380      	movs	r3, #128	@ 0x80
 8002bae:	011b      	lsls	r3, r3, #4
 8002bb0:	6213      	str	r3, [r2, #32]
          UART_EndRxTransfer(huart);
 8002bb2:	0030      	movs	r0, r6
 8002bb4:	f7ff fda6 	bl	8002704 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002bb8:	2390      	movs	r3, #144	@ 0x90
 8002bba:	2220      	movs	r2, #32
 8002bbc:	50f2      	str	r2, [r6, r3]
          __HAL_UNLOCK(huart);
 8002bbe:	3b0c      	subs	r3, #12
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	54f2      	strb	r2, [r6, r3]
          return HAL_TIMEOUT;
 8002bc4:	2003      	movs	r0, #3
 8002bc6:	e00c      	b.n	8002be2 <UART_WaitOnFlagUntilTimeout+0x8e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002bc8:	2408      	movs	r4, #8
 8002bca:	6214      	str	r4, [r2, #32]
          UART_EndRxTransfer(huart);
 8002bcc:	0030      	movs	r0, r6
 8002bce:	f7ff fd99 	bl	8002704 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002bd2:	2390      	movs	r3, #144	@ 0x90
 8002bd4:	50f4      	str	r4, [r6, r3]
          __HAL_UNLOCK(huart);
 8002bd6:	3b0c      	subs	r3, #12
 8002bd8:	2200      	movs	r2, #0
 8002bda:	54f2      	strb	r2, [r6, r3]
          return HAL_ERROR;
 8002bdc:	2001      	movs	r0, #1
 8002bde:	e000      	b.n	8002be2 <UART_WaitOnFlagUntilTimeout+0x8e>
  return HAL_OK;
 8002be0:	2000      	movs	r0, #0
}
 8002be2:	bcc0      	pop	{r6, r7}
 8002be4:	46b9      	mov	r9, r7
 8002be6:	46b0      	mov	r8, r6
 8002be8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8002bea:	2003      	movs	r0, #3
 8002bec:	e7f9      	b.n	8002be2 <UART_WaitOnFlagUntilTimeout+0x8e>
 8002bee:	2003      	movs	r0, #3
 8002bf0:	e7f7      	b.n	8002be2 <UART_WaitOnFlagUntilTimeout+0x8e>

08002bf2 <HAL_UART_Transmit>:
{
 8002bf2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bf4:	46c6      	mov	lr, r8
 8002bf6:	b500      	push	{lr}
 8002bf8:	b082      	sub	sp, #8
 8002bfa:	0004      	movs	r4, r0
 8002bfc:	000d      	movs	r5, r1
 8002bfe:	4690      	mov	r8, r2
 8002c00:	001e      	movs	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8002c02:	2388      	movs	r3, #136	@ 0x88
 8002c04:	58c3      	ldr	r3, [r0, r3]
 8002c06:	2b20      	cmp	r3, #32
 8002c08:	d166      	bne.n	8002cd8 <HAL_UART_Transmit+0xe6>
    if ((pData == NULL) || (Size == 0U))
 8002c0a:	2900      	cmp	r1, #0
 8002c0c:	d069      	beq.n	8002ce2 <HAL_UART_Transmit+0xf0>
 8002c0e:	2a00      	cmp	r2, #0
 8002c10:	d069      	beq.n	8002ce6 <HAL_UART_Transmit+0xf4>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c12:	6882      	ldr	r2, [r0, #8]
 8002c14:	2380      	movs	r3, #128	@ 0x80
 8002c16:	015b      	lsls	r3, r3, #5
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d104      	bne.n	8002c26 <HAL_UART_Transmit+0x34>
 8002c1c:	6903      	ldr	r3, [r0, #16]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d101      	bne.n	8002c26 <HAL_UART_Transmit+0x34>
      if ((((uint32_t)pData) & 1U) != 0U)
 8002c22:	07cb      	lsls	r3, r1, #31
 8002c24:	d461      	bmi.n	8002cea <HAL_UART_Transmit+0xf8>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c26:	2390      	movs	r3, #144	@ 0x90
 8002c28:	2200      	movs	r2, #0
 8002c2a:	50e2      	str	r2, [r4, r3]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c2c:	3b08      	subs	r3, #8
 8002c2e:	3221      	adds	r2, #33	@ 0x21
 8002c30:	50e2      	str	r2, [r4, r3]
    tickstart = HAL_GetTick();
 8002c32:	f7fe fa0d 	bl	8001050 <HAL_GetTick>
 8002c36:	0007      	movs	r7, r0
    huart->TxXferSize  = Size;
 8002c38:	2354      	movs	r3, #84	@ 0x54
 8002c3a:	4642      	mov	r2, r8
 8002c3c:	52e2      	strh	r2, [r4, r3]
    huart->TxXferCount = Size;
 8002c3e:	3302      	adds	r3, #2
 8002c40:	52e2      	strh	r2, [r4, r3]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c42:	68a2      	ldr	r2, [r4, #8]
 8002c44:	2380      	movs	r3, #128	@ 0x80
 8002c46:	015b      	lsls	r3, r3, #5
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d002      	beq.n	8002c52 <HAL_UART_Transmit+0x60>
      pdata16bits = NULL;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	4698      	mov	r8, r3
 8002c50:	e018      	b.n	8002c84 <HAL_UART_Transmit+0x92>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c52:	6923      	ldr	r3, [r4, #16]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d02a      	beq.n	8002cae <HAL_UART_Transmit+0xbc>
      pdata16bits = NULL;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	4698      	mov	r8, r3
 8002c5c:	e012      	b.n	8002c84 <HAL_UART_Transmit+0x92>
        huart->gState = HAL_UART_STATE_READY;
 8002c5e:	2388      	movs	r3, #136	@ 0x88
 8002c60:	2220      	movs	r2, #32
 8002c62:	50e2      	str	r2, [r4, r3]
        return HAL_TIMEOUT;
 8002c64:	2003      	movs	r0, #3
 8002c66:	e038      	b.n	8002cda <HAL_UART_Transmit+0xe8>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c68:	4643      	mov	r3, r8
 8002c6a:	881b      	ldrh	r3, [r3, #0]
 8002c6c:	6822      	ldr	r2, [r4, #0]
 8002c6e:	05db      	lsls	r3, r3, #23
 8002c70:	0ddb      	lsrs	r3, r3, #23
 8002c72:	6293      	str	r3, [r2, #40]	@ 0x28
        pdata16bits++;
 8002c74:	2302      	movs	r3, #2
 8002c76:	469c      	mov	ip, r3
 8002c78:	44e0      	add	r8, ip
      huart->TxXferCount--;
 8002c7a:	2356      	movs	r3, #86	@ 0x56
 8002c7c:	5ae2      	ldrh	r2, [r4, r3]
 8002c7e:	3a01      	subs	r2, #1
 8002c80:	b292      	uxth	r2, r2
 8002c82:	52e2      	strh	r2, [r4, r3]
    while (huart->TxXferCount > 0U)
 8002c84:	2356      	movs	r3, #86	@ 0x56
 8002c86:	5ae3      	ldrh	r3, [r4, r3]
 8002c88:	b29b      	uxth	r3, r3
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d012      	beq.n	8002cb4 <HAL_UART_Transmit+0xc2>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c8e:	9600      	str	r6, [sp, #0]
 8002c90:	003b      	movs	r3, r7
 8002c92:	2200      	movs	r2, #0
 8002c94:	2180      	movs	r1, #128	@ 0x80
 8002c96:	0020      	movs	r0, r4
 8002c98:	f7ff ff5c 	bl	8002b54 <UART_WaitOnFlagUntilTimeout>
 8002c9c:	2800      	cmp	r0, #0
 8002c9e:	d1de      	bne.n	8002c5e <HAL_UART_Transmit+0x6c>
      if (pdata8bits == NULL)
 8002ca0:	2d00      	cmp	r5, #0
 8002ca2:	d0e1      	beq.n	8002c68 <HAL_UART_Transmit+0x76>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002ca4:	782a      	ldrb	r2, [r5, #0]
 8002ca6:	6823      	ldr	r3, [r4, #0]
 8002ca8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002caa:	3501      	adds	r5, #1
 8002cac:	e7e5      	b.n	8002c7a <HAL_UART_Transmit+0x88>
      pdata16bits = (const uint16_t *) pData;
 8002cae:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8002cb0:	2500      	movs	r5, #0
 8002cb2:	e7e7      	b.n	8002c84 <HAL_UART_Transmit+0x92>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002cb4:	9600      	str	r6, [sp, #0]
 8002cb6:	003b      	movs	r3, r7
 8002cb8:	2200      	movs	r2, #0
 8002cba:	2140      	movs	r1, #64	@ 0x40
 8002cbc:	0020      	movs	r0, r4
 8002cbe:	f7ff ff49 	bl	8002b54 <UART_WaitOnFlagUntilTimeout>
 8002cc2:	2800      	cmp	r0, #0
 8002cc4:	d103      	bne.n	8002cce <HAL_UART_Transmit+0xdc>
    huart->gState = HAL_UART_STATE_READY;
 8002cc6:	2388      	movs	r3, #136	@ 0x88
 8002cc8:	2220      	movs	r2, #32
 8002cca:	50e2      	str	r2, [r4, r3]
    return HAL_OK;
 8002ccc:	e005      	b.n	8002cda <HAL_UART_Transmit+0xe8>
      huart->gState = HAL_UART_STATE_READY;
 8002cce:	2388      	movs	r3, #136	@ 0x88
 8002cd0:	2220      	movs	r2, #32
 8002cd2:	50e2      	str	r2, [r4, r3]
      return HAL_TIMEOUT;
 8002cd4:	2003      	movs	r0, #3
 8002cd6:	e000      	b.n	8002cda <HAL_UART_Transmit+0xe8>
    return HAL_BUSY;
 8002cd8:	2002      	movs	r0, #2
}
 8002cda:	b002      	add	sp, #8
 8002cdc:	bc80      	pop	{r7}
 8002cde:	46b8      	mov	r8, r7
 8002ce0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return  HAL_ERROR;
 8002ce2:	2001      	movs	r0, #1
 8002ce4:	e7f9      	b.n	8002cda <HAL_UART_Transmit+0xe8>
 8002ce6:	2001      	movs	r0, #1
 8002ce8:	e7f7      	b.n	8002cda <HAL_UART_Transmit+0xe8>
        return  HAL_ERROR;
 8002cea:	2001      	movs	r0, #1
 8002cec:	e7f5      	b.n	8002cda <HAL_UART_Transmit+0xe8>
	...

08002cf0 <UART_CheckIdleState>:
{
 8002cf0:	b530      	push	{r4, r5, lr}
 8002cf2:	b083      	sub	sp, #12
 8002cf4:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cf6:	2390      	movs	r3, #144	@ 0x90
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	50c2      	str	r2, [r0, r3]
  tickstart = HAL_GetTick();
 8002cfc:	f7fe f9a8 	bl	8001050 <HAL_GetTick>
 8002d00:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002d02:	6823      	ldr	r3, [r4, #0]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	071b      	lsls	r3, r3, #28
 8002d08:	d410      	bmi.n	8002d2c <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002d0a:	6823      	ldr	r3, [r4, #0]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	075b      	lsls	r3, r3, #29
 8002d10:	d42b      	bmi.n	8002d6a <UART_CheckIdleState+0x7a>
  huart->gState = HAL_UART_STATE_READY;
 8002d12:	2320      	movs	r3, #32
 8002d14:	2288      	movs	r2, #136	@ 0x88
 8002d16:	50a3      	str	r3, [r4, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002d18:	3204      	adds	r2, #4
 8002d1a:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d20:	6723      	str	r3, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 8002d22:	3a08      	subs	r2, #8
 8002d24:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8002d26:	2000      	movs	r0, #0
}
 8002d28:	b003      	add	sp, #12
 8002d2a:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d2c:	2180      	movs	r1, #128	@ 0x80
 8002d2e:	4b23      	ldr	r3, [pc, #140]	@ (8002dbc <UART_CheckIdleState+0xcc>)
 8002d30:	9300      	str	r3, [sp, #0]
 8002d32:	0003      	movs	r3, r0
 8002d34:	2200      	movs	r2, #0
 8002d36:	0389      	lsls	r1, r1, #14
 8002d38:	0020      	movs	r0, r4
 8002d3a:	f7ff ff0b 	bl	8002b54 <UART_WaitOnFlagUntilTimeout>
 8002d3e:	2800      	cmp	r0, #0
 8002d40:	d0e3      	beq.n	8002d0a <UART_CheckIdleState+0x1a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002d42:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d46:	2301      	movs	r3, #1
 8002d48:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8002d4c:	6822      	ldr	r2, [r4, #0]
 8002d4e:	6813      	ldr	r3, [r2, #0]
 8002d50:	2080      	movs	r0, #128	@ 0x80
 8002d52:	4383      	bics	r3, r0
 8002d54:	6013      	str	r3, [r2, #0]
 8002d56:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8002d5a:	2388      	movs	r3, #136	@ 0x88
 8002d5c:	2220      	movs	r2, #32
 8002d5e:	50e2      	str	r2, [r4, r3]
      __HAL_UNLOCK(huart);
 8002d60:	3b04      	subs	r3, #4
 8002d62:	2200      	movs	r2, #0
 8002d64:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 8002d66:	387d      	subs	r0, #125	@ 0x7d
 8002d68:	e7de      	b.n	8002d28 <UART_CheckIdleState+0x38>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d6a:	2180      	movs	r1, #128	@ 0x80
 8002d6c:	4b13      	ldr	r3, [pc, #76]	@ (8002dbc <UART_CheckIdleState+0xcc>)
 8002d6e:	9300      	str	r3, [sp, #0]
 8002d70:	002b      	movs	r3, r5
 8002d72:	2200      	movs	r2, #0
 8002d74:	03c9      	lsls	r1, r1, #15
 8002d76:	0020      	movs	r0, r4
 8002d78:	f7ff feec 	bl	8002b54 <UART_WaitOnFlagUntilTimeout>
 8002d7c:	2800      	cmp	r0, #0
 8002d7e:	d0c8      	beq.n	8002d12 <UART_CheckIdleState+0x22>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002d80:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d84:	2201      	movs	r2, #1
 8002d86:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002d8a:	6821      	ldr	r1, [r4, #0]
 8002d8c:	680b      	ldr	r3, [r1, #0]
 8002d8e:	4d0c      	ldr	r5, [pc, #48]	@ (8002dc0 <UART_CheckIdleState+0xd0>)
 8002d90:	402b      	ands	r3, r5
 8002d92:	600b      	str	r3, [r1, #0]
 8002d94:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002d98:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d9c:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002da0:	6821      	ldr	r1, [r4, #0]
 8002da2:	688b      	ldr	r3, [r1, #8]
 8002da4:	4393      	bics	r3, r2
 8002da6:	608b      	str	r3, [r1, #8]
 8002da8:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8002dac:	238c      	movs	r3, #140	@ 0x8c
 8002dae:	321f      	adds	r2, #31
 8002db0:	50e2      	str	r2, [r4, r3]
      __HAL_UNLOCK(huart);
 8002db2:	3b08      	subs	r3, #8
 8002db4:	2200      	movs	r2, #0
 8002db6:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 8002db8:	2003      	movs	r0, #3
 8002dba:	e7b5      	b.n	8002d28 <UART_CheckIdleState+0x38>
 8002dbc:	01ffffff 	.word	0x01ffffff
 8002dc0:	fffffedf 	.word	0xfffffedf

08002dc4 <HAL_UART_Init>:
{
 8002dc4:	b510      	push	{r4, lr}
 8002dc6:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8002dc8:	d030      	beq.n	8002e2c <HAL_UART_Init+0x68>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002dca:	2388      	movs	r3, #136	@ 0x88
 8002dcc:	58c3      	ldr	r3, [r0, r3]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d022      	beq.n	8002e18 <HAL_UART_Init+0x54>
  huart->gState = HAL_UART_STATE_BUSY;
 8002dd2:	2388      	movs	r3, #136	@ 0x88
 8002dd4:	2224      	movs	r2, #36	@ 0x24
 8002dd6:	50e2      	str	r2, [r4, r3]
  __HAL_UART_DISABLE(huart);
 8002dd8:	6822      	ldr	r2, [r4, #0]
 8002dda:	6813      	ldr	r3, [r2, #0]
 8002ddc:	2101      	movs	r1, #1
 8002dde:	438b      	bics	r3, r1
 8002de0:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002de2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d11d      	bne.n	8002e24 <HAL_UART_Init+0x60>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002de8:	0020      	movs	r0, r4
 8002dea:	f7ff fd61 	bl	80028b0 <UART_SetConfig>
 8002dee:	2801      	cmp	r0, #1
 8002df0:	d011      	beq.n	8002e16 <HAL_UART_Init+0x52>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002df2:	6822      	ldr	r2, [r4, #0]
 8002df4:	6853      	ldr	r3, [r2, #4]
 8002df6:	490e      	ldr	r1, [pc, #56]	@ (8002e30 <HAL_UART_Init+0x6c>)
 8002df8:	400b      	ands	r3, r1
 8002dfa:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002dfc:	6822      	ldr	r2, [r4, #0]
 8002dfe:	6893      	ldr	r3, [r2, #8]
 8002e00:	212a      	movs	r1, #42	@ 0x2a
 8002e02:	438b      	bics	r3, r1
 8002e04:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8002e06:	6822      	ldr	r2, [r4, #0]
 8002e08:	6813      	ldr	r3, [r2, #0]
 8002e0a:	3929      	subs	r1, #41	@ 0x29
 8002e0c:	430b      	orrs	r3, r1
 8002e0e:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8002e10:	0020      	movs	r0, r4
 8002e12:	f7ff ff6d 	bl	8002cf0 <UART_CheckIdleState>
}
 8002e16:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8002e18:	3384      	adds	r3, #132	@ 0x84
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	54c2      	strb	r2, [r0, r3]
    HAL_UART_MspInit(huart);
 8002e1e:	f7fe f81d 	bl	8000e5c <HAL_UART_MspInit>
 8002e22:	e7d6      	b.n	8002dd2 <HAL_UART_Init+0xe>
    UART_AdvFeatureConfig(huart);
 8002e24:	0020      	movs	r0, r4
 8002e26:	f7ff fe25 	bl	8002a74 <UART_AdvFeatureConfig>
 8002e2a:	e7dd      	b.n	8002de8 <HAL_UART_Init+0x24>
    return HAL_ERROR;
 8002e2c:	2001      	movs	r0, #1
 8002e2e:	e7f2      	b.n	8002e16 <HAL_UART_Init+0x52>
 8002e30:	ffffb7ff 	.word	0xffffb7ff

08002e34 <UART_Start_Receive_DMA>:
{
 8002e34:	b510      	push	{r4, lr}
 8002e36:	0004      	movs	r4, r0
 8002e38:	0013      	movs	r3, r2
  huart->pRxBuffPtr = pData;
 8002e3a:	6581      	str	r1, [r0, #88]	@ 0x58
  huart->RxXferSize = Size;
 8002e3c:	225c      	movs	r2, #92	@ 0x5c
 8002e3e:	5283      	strh	r3, [r0, r2]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e40:	3234      	adds	r2, #52	@ 0x34
 8002e42:	2100      	movs	r1, #0
 8002e44:	5081      	str	r1, [r0, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002e46:	3a04      	subs	r2, #4
 8002e48:	3122      	adds	r1, #34	@ 0x22
 8002e4a:	5081      	str	r1, [r0, r2]
  if (huart->hdmarx != NULL)
 8002e4c:	3a0c      	subs	r2, #12
 8002e4e:	5882      	ldr	r2, [r0, r2]
 8002e50:	2a00      	cmp	r2, #0
 8002e52:	d013      	beq.n	8002e7c <UART_Start_Receive_DMA+0x48>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002e54:	4921      	ldr	r1, [pc, #132]	@ (8002edc <UART_Start_Receive_DMA+0xa8>)
 8002e56:	62d1      	str	r1, [r2, #44]	@ 0x2c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002e58:	2080      	movs	r0, #128	@ 0x80
 8002e5a:	5822      	ldr	r2, [r4, r0]
 8002e5c:	4920      	ldr	r1, [pc, #128]	@ (8002ee0 <UART_Start_Receive_DMA+0xac>)
 8002e5e:	6311      	str	r1, [r2, #48]	@ 0x30
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002e60:	5822      	ldr	r2, [r4, r0]
 8002e62:	4920      	ldr	r1, [pc, #128]	@ (8002ee4 <UART_Start_Receive_DMA+0xb0>)
 8002e64:	6351      	str	r1, [r2, #52]	@ 0x34
    huart->hdmarx->XferAbortCallback = NULL;
 8002e66:	5822      	ldr	r2, [r4, r0]
 8002e68:	2100      	movs	r1, #0
 8002e6a:	6391      	str	r1, [r2, #56]	@ 0x38
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8002e6c:	6821      	ldr	r1, [r4, #0]
 8002e6e:	3124      	adds	r1, #36	@ 0x24
 8002e70:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8002e72:	5820      	ldr	r0, [r4, r0]
 8002e74:	f7fe fe6e 	bl	8001b54 <HAL_DMA_Start_IT>
 8002e78:	2800      	cmp	r0, #0
 8002e7a:	d126      	bne.n	8002eca <UART_Start_Receive_DMA+0x96>
  if (huart->Init.Parity != UART_PARITY_NONE)
 8002e7c:	6923      	ldr	r3, [r4, #16]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d00b      	beq.n	8002e9a <UART_Start_Receive_DMA+0x66>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002e82:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e86:	2301      	movs	r3, #1
 8002e88:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e8c:	6822      	ldr	r2, [r4, #0]
 8002e8e:	6810      	ldr	r0, [r2, #0]
 8002e90:	33ff      	adds	r3, #255	@ 0xff
 8002e92:	4303      	orrs	r3, r0
 8002e94:	6013      	str	r3, [r2, #0]
 8002e96:	f381 8810 	msr	PRIMASK, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002e9a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ea4:	6821      	ldr	r1, [r4, #0]
 8002ea6:	688a      	ldr	r2, [r1, #8]
 8002ea8:	431a      	orrs	r2, r3
 8002eaa:	608a      	str	r2, [r1, #8]
 8002eac:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002eb0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eb4:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002eb8:	6822      	ldr	r2, [r4, #0]
 8002eba:	6893      	ldr	r3, [r2, #8]
 8002ebc:	2040      	movs	r0, #64	@ 0x40
 8002ebe:	4303      	orrs	r3, r0
 8002ec0:	6093      	str	r3, [r2, #8]
 8002ec2:	f381 8810 	msr	PRIMASK, r1
  return HAL_OK;
 8002ec6:	2000      	movs	r0, #0
}
 8002ec8:	bd10      	pop	{r4, pc}
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8002eca:	2390      	movs	r3, #144	@ 0x90
 8002ecc:	2210      	movs	r2, #16
 8002ece:	50e2      	str	r2, [r4, r3]
      huart->RxState = HAL_UART_STATE_READY;
 8002ed0:	3b04      	subs	r3, #4
 8002ed2:	3210      	adds	r2, #16
 8002ed4:	50e2      	str	r2, [r4, r3]
      return HAL_ERROR;
 8002ed6:	2001      	movs	r0, #1
 8002ed8:	e7f6      	b.n	8002ec8 <UART_Start_Receive_DMA+0x94>
 8002eda:	46c0      	nop			@ (mov r8, r8)
 8002edc:	080027fd 	.word	0x080027fd
 8002ee0:	080027c3 	.word	0x080027c3
 8002ee4:	0800276f 	.word	0x0800276f

08002ee8 <HAL_UART_Receive_DMA>:
{
 8002ee8:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8002eea:	238c      	movs	r3, #140	@ 0x8c
 8002eec:	58c3      	ldr	r3, [r0, r3]
 8002eee:	2b20      	cmp	r3, #32
 8002ef0:	d123      	bne.n	8002f3a <HAL_UART_Receive_DMA+0x52>
    if ((pData == NULL) || (Size == 0U))
 8002ef2:	2900      	cmp	r1, #0
 8002ef4:	d023      	beq.n	8002f3e <HAL_UART_Receive_DMA+0x56>
 8002ef6:	2a00      	cmp	r2, #0
 8002ef8:	d023      	beq.n	8002f42 <HAL_UART_Receive_DMA+0x5a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002efa:	6884      	ldr	r4, [r0, #8]
 8002efc:	2380      	movs	r3, #128	@ 0x80
 8002efe:	015b      	lsls	r3, r3, #5
 8002f00:	429c      	cmp	r4, r3
 8002f02:	d104      	bne.n	8002f0e <HAL_UART_Receive_DMA+0x26>
 8002f04:	6903      	ldr	r3, [r0, #16]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d101      	bne.n	8002f0e <HAL_UART_Receive_DMA+0x26>
      if ((((uint32_t)pData) & 1U) != 0U)
 8002f0a:	07cb      	lsls	r3, r1, #31
 8002f0c:	d41b      	bmi.n	8002f46 <HAL_UART_Receive_DMA+0x5e>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	66c3      	str	r3, [r0, #108]	@ 0x6c
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002f12:	6803      	ldr	r3, [r0, #0]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	021b      	lsls	r3, r3, #8
 8002f18:	d50c      	bpl.n	8002f34 <HAL_UART_Receive_DMA+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002f1a:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f1e:	2301      	movs	r3, #1
 8002f20:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002f24:	6804      	ldr	r4, [r0, #0]
 8002f26:	6825      	ldr	r5, [r4, #0]
 8002f28:	2380      	movs	r3, #128	@ 0x80
 8002f2a:	04db      	lsls	r3, r3, #19
 8002f2c:	432b      	orrs	r3, r5
 8002f2e:	6023      	str	r3, [r4, #0]
 8002f30:	f38c 8810 	msr	PRIMASK, ip
    return (UART_Start_Receive_DMA(huart, pData, Size));
 8002f34:	f7ff ff7e 	bl	8002e34 <UART_Start_Receive_DMA>
 8002f38:	e000      	b.n	8002f3c <HAL_UART_Receive_DMA+0x54>
    return HAL_BUSY;
 8002f3a:	2002      	movs	r0, #2
}
 8002f3c:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8002f3e:	2001      	movs	r0, #1
 8002f40:	e7fc      	b.n	8002f3c <HAL_UART_Receive_DMA+0x54>
 8002f42:	2001      	movs	r0, #1
 8002f44:	e7fa      	b.n	8002f3c <HAL_UART_Receive_DMA+0x54>
        return  HAL_ERROR;
 8002f46:	2001      	movs	r0, #1
 8002f48:	e7f8      	b.n	8002f3c <HAL_UART_Receive_DMA+0x54>
	...

08002f4c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8002f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f4e:	0004      	movs	r4, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002f50:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d105      	bne.n	8002f62 <UARTEx_SetNbDataToProcess+0x16>
  {
    huart->NbTxDataToProcess = 1U;
 8002f56:	3301      	adds	r3, #1
 8002f58:	226a      	movs	r2, #106	@ 0x6a
 8002f5a:	5283      	strh	r3, [r0, r2]
    huart->NbRxDataToProcess = 1U;
 8002f5c:	3a02      	subs	r2, #2
 8002f5e:	5283      	strh	r3, [r0, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8002f60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8002f62:	6802      	ldr	r2, [r0, #0]
 8002f64:	6895      	ldr	r5, [r2, #8]
 8002f66:	0e6d      	lsrs	r5, r5, #25
 8002f68:	2307      	movs	r3, #7
 8002f6a:	401d      	ands	r5, r3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8002f6c:	6892      	ldr	r2, [r2, #8]
 8002f6e:	0f52      	lsrs	r2, r2, #29
 8002f70:	4013      	ands	r3, r2
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002f72:	4f08      	ldr	r7, [pc, #32]	@ (8002f94 <UARTEx_SetNbDataToProcess+0x48>)
 8002f74:	5cf8      	ldrb	r0, [r7, r3]
 8002f76:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8002f78:	4e07      	ldr	r6, [pc, #28]	@ (8002f98 <UARTEx_SetNbDataToProcess+0x4c>)
 8002f7a:	5cf1      	ldrb	r1, [r6, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002f7c:	f7fd f958 	bl	8000230 <__divsi3>
 8002f80:	236a      	movs	r3, #106	@ 0x6a
 8002f82:	52e0      	strh	r0, [r4, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002f84:	5d78      	ldrb	r0, [r7, r5]
 8002f86:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8002f88:	5d71      	ldrb	r1, [r6, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002f8a:	f7fd f951 	bl	8000230 <__divsi3>
 8002f8e:	2368      	movs	r3, #104	@ 0x68
 8002f90:	52e0      	strh	r0, [r4, r3]
}
 8002f92:	e7e5      	b.n	8002f60 <UARTEx_SetNbDataToProcess+0x14>
 8002f94:	08003c08 	.word	0x08003c08
 8002f98:	08003c00 	.word	0x08003c00

08002f9c <HAL_UARTEx_DisableFifoMode>:
{
 8002f9c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 8002f9e:	2384      	movs	r3, #132	@ 0x84
 8002fa0:	5cc3      	ldrb	r3, [r0, r3]
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d015      	beq.n	8002fd2 <HAL_UARTEx_DisableFifoMode+0x36>
 8002fa6:	2484      	movs	r4, #132	@ 0x84
 8002fa8:	2601      	movs	r6, #1
 8002faa:	5506      	strb	r6, [r0, r4]
  huart->gState = HAL_UART_STATE_BUSY;
 8002fac:	2588      	movs	r5, #136	@ 0x88
 8002fae:	2324      	movs	r3, #36	@ 0x24
 8002fb0:	5143      	str	r3, [r0, r5]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002fb2:	6802      	ldr	r2, [r0, #0]
 8002fb4:	6813      	ldr	r3, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8002fb6:	6811      	ldr	r1, [r2, #0]
 8002fb8:	43b1      	bics	r1, r6
 8002fba:	6011      	str	r1, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002fbc:	4a06      	ldr	r2, [pc, #24]	@ (8002fd8 <HAL_UARTEx_DisableFifoMode+0x3c>)
 8002fbe:	4013      	ands	r3, r2
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	6642      	str	r2, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002fc4:	6801      	ldr	r1, [r0, #0]
 8002fc6:	600b      	str	r3, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8002fc8:	2320      	movs	r3, #32
 8002fca:	5143      	str	r3, [r0, r5]
  __HAL_UNLOCK(huart);
 8002fcc:	5502      	strb	r2, [r0, r4]
  return HAL_OK;
 8002fce:	2000      	movs	r0, #0
}
 8002fd0:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 8002fd2:	2002      	movs	r0, #2
 8002fd4:	e7fc      	b.n	8002fd0 <HAL_UARTEx_DisableFifoMode+0x34>
 8002fd6:	46c0      	nop			@ (mov r8, r8)
 8002fd8:	dfffffff 	.word	0xdfffffff

08002fdc <HAL_UARTEx_SetTxFifoThreshold>:
{
 8002fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fde:	0004      	movs	r4, r0
 8002fe0:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 8002fe2:	2384      	movs	r3, #132	@ 0x84
 8002fe4:	5cc3      	ldrb	r3, [r0, r3]
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d01b      	beq.n	8003022 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8002fea:	2584      	movs	r5, #132	@ 0x84
 8002fec:	2001      	movs	r0, #1
 8002fee:	5560      	strb	r0, [r4, r5]
  huart->gState = HAL_UART_STATE_BUSY;
 8002ff0:	2688      	movs	r6, #136	@ 0x88
 8002ff2:	2324      	movs	r3, #36	@ 0x24
 8002ff4:	51a3      	str	r3, [r4, r6]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002ff6:	6823      	ldr	r3, [r4, #0]
 8002ff8:	681f      	ldr	r7, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8002ffa:	6819      	ldr	r1, [r3, #0]
 8002ffc:	4381      	bics	r1, r0
 8002ffe:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003000:	6820      	ldr	r0, [r4, #0]
 8003002:	6883      	ldr	r3, [r0, #8]
 8003004:	00db      	lsls	r3, r3, #3
 8003006:	08d9      	lsrs	r1, r3, #3
 8003008:	4311      	orrs	r1, r2
 800300a:	6081      	str	r1, [r0, #8]
  UARTEx_SetNbDataToProcess(huart);
 800300c:	0020      	movs	r0, r4
 800300e:	f7ff ff9d 	bl	8002f4c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003012:	6823      	ldr	r3, [r4, #0]
 8003014:	601f      	str	r7, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003016:	2320      	movs	r3, #32
 8003018:	51a3      	str	r3, [r4, r6]
  __HAL_UNLOCK(huart);
 800301a:	2300      	movs	r3, #0
 800301c:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 800301e:	2000      	movs	r0, #0
}
 8003020:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(huart);
 8003022:	2002      	movs	r0, #2
 8003024:	e7fc      	b.n	8003020 <HAL_UARTEx_SetTxFifoThreshold+0x44>
	...

08003028 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8003028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800302a:	0004      	movs	r4, r0
 800302c:	000b      	movs	r3, r1
  __HAL_LOCK(huart);
 800302e:	2284      	movs	r2, #132	@ 0x84
 8003030:	5c82      	ldrb	r2, [r0, r2]
 8003032:	2a01      	cmp	r2, #1
 8003034:	d01b      	beq.n	800306e <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8003036:	2584      	movs	r5, #132	@ 0x84
 8003038:	2001      	movs	r0, #1
 800303a:	5560      	strb	r0, [r4, r5]
  huart->gState = HAL_UART_STATE_BUSY;
 800303c:	2688      	movs	r6, #136	@ 0x88
 800303e:	2224      	movs	r2, #36	@ 0x24
 8003040:	51a2      	str	r2, [r4, r6]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003042:	6822      	ldr	r2, [r4, #0]
 8003044:	6817      	ldr	r7, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8003046:	6811      	ldr	r1, [r2, #0]
 8003048:	4381      	bics	r1, r0
 800304a:	6011      	str	r1, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800304c:	6822      	ldr	r2, [r4, #0]
 800304e:	6891      	ldr	r1, [r2, #8]
 8003050:	4808      	ldr	r0, [pc, #32]	@ (8003074 <HAL_UARTEx_SetRxFifoThreshold+0x4c>)
 8003052:	4001      	ands	r1, r0
 8003054:	4319      	orrs	r1, r3
 8003056:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8003058:	0020      	movs	r0, r4
 800305a:	f7ff ff77 	bl	8002f4c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800305e:	6823      	ldr	r3, [r4, #0]
 8003060:	601f      	str	r7, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003062:	2320      	movs	r3, #32
 8003064:	51a3      	str	r3, [r4, r6]
  __HAL_UNLOCK(huart);
 8003066:	2300      	movs	r3, #0
 8003068:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 800306a:	2000      	movs	r0, #0
}
 800306c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(huart);
 800306e:	2002      	movs	r0, #2
 8003070:	e7fc      	b.n	800306c <HAL_UARTEx_SetRxFifoThreshold+0x44>
 8003072:	46c0      	nop			@ (mov r8, r8)
 8003074:	f1ffffff 	.word	0xf1ffffff

08003078 <LL_SetSystemCoreClock>:
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8003078:	4b01      	ldr	r3, [pc, #4]	@ (8003080 <LL_SetSystemCoreClock+0x8>)
 800307a:	6018      	str	r0, [r3, #0]
}
 800307c:	4770      	bx	lr
 800307e:	46c0      	nop			@ (mov r8, r8)
 8003080:	20000004 	.word	0x20000004

08003084 <_vsniprintf_r>:
 8003084:	b530      	push	{r4, r5, lr}
 8003086:	0005      	movs	r5, r0
 8003088:	0014      	movs	r4, r2
 800308a:	0008      	movs	r0, r1
 800308c:	001a      	movs	r2, r3
 800308e:	b09b      	sub	sp, #108	@ 0x6c
 8003090:	2c00      	cmp	r4, #0
 8003092:	da05      	bge.n	80030a0 <_vsniprintf_r+0x1c>
 8003094:	238b      	movs	r3, #139	@ 0x8b
 8003096:	2001      	movs	r0, #1
 8003098:	602b      	str	r3, [r5, #0]
 800309a:	4240      	negs	r0, r0
 800309c:	b01b      	add	sp, #108	@ 0x6c
 800309e:	bd30      	pop	{r4, r5, pc}
 80030a0:	2382      	movs	r3, #130	@ 0x82
 80030a2:	4669      	mov	r1, sp
 80030a4:	009b      	lsls	r3, r3, #2
 80030a6:	818b      	strh	r3, [r1, #12]
 80030a8:	2100      	movs	r1, #0
 80030aa:	9000      	str	r0, [sp, #0]
 80030ac:	9119      	str	r1, [sp, #100]	@ 0x64
 80030ae:	9004      	str	r0, [sp, #16]
 80030b0:	428c      	cmp	r4, r1
 80030b2:	d000      	beq.n	80030b6 <_vsniprintf_r+0x32>
 80030b4:	1e61      	subs	r1, r4, #1
 80030b6:	2301      	movs	r3, #1
 80030b8:	9102      	str	r1, [sp, #8]
 80030ba:	9105      	str	r1, [sp, #20]
 80030bc:	4669      	mov	r1, sp
 80030be:	425b      	negs	r3, r3
 80030c0:	81cb      	strh	r3, [r1, #14]
 80030c2:	0028      	movs	r0, r5
 80030c4:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80030c6:	f000 f9a7 	bl	8003418 <_svfiprintf_r>
 80030ca:	1c43      	adds	r3, r0, #1
 80030cc:	da01      	bge.n	80030d2 <_vsniprintf_r+0x4e>
 80030ce:	238b      	movs	r3, #139	@ 0x8b
 80030d0:	602b      	str	r3, [r5, #0]
 80030d2:	2c00      	cmp	r4, #0
 80030d4:	d0e2      	beq.n	800309c <_vsniprintf_r+0x18>
 80030d6:	2200      	movs	r2, #0
 80030d8:	9b00      	ldr	r3, [sp, #0]
 80030da:	701a      	strb	r2, [r3, #0]
 80030dc:	e7de      	b.n	800309c <_vsniprintf_r+0x18>
	...

080030e0 <vsniprintf>:
 80030e0:	b513      	push	{r0, r1, r4, lr}
 80030e2:	4c04      	ldr	r4, [pc, #16]	@ (80030f4 <vsniprintf+0x14>)
 80030e4:	9300      	str	r3, [sp, #0]
 80030e6:	0013      	movs	r3, r2
 80030e8:	000a      	movs	r2, r1
 80030ea:	0001      	movs	r1, r0
 80030ec:	6820      	ldr	r0, [r4, #0]
 80030ee:	f7ff ffc9 	bl	8003084 <_vsniprintf_r>
 80030f2:	bd16      	pop	{r1, r2, r4, pc}
 80030f4:	20000010 	.word	0x20000010

080030f8 <memset>:
 80030f8:	0003      	movs	r3, r0
 80030fa:	1882      	adds	r2, r0, r2
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d100      	bne.n	8003102 <memset+0xa>
 8003100:	4770      	bx	lr
 8003102:	7019      	strb	r1, [r3, #0]
 8003104:	3301      	adds	r3, #1
 8003106:	e7f9      	b.n	80030fc <memset+0x4>

08003108 <__errno>:
 8003108:	4b01      	ldr	r3, [pc, #4]	@ (8003110 <__errno+0x8>)
 800310a:	6818      	ldr	r0, [r3, #0]
 800310c:	4770      	bx	lr
 800310e:	46c0      	nop			@ (mov r8, r8)
 8003110:	20000010 	.word	0x20000010

08003114 <__libc_init_array>:
 8003114:	b570      	push	{r4, r5, r6, lr}
 8003116:	2600      	movs	r6, #0
 8003118:	4c0c      	ldr	r4, [pc, #48]	@ (800314c <__libc_init_array+0x38>)
 800311a:	4d0d      	ldr	r5, [pc, #52]	@ (8003150 <__libc_init_array+0x3c>)
 800311c:	1b64      	subs	r4, r4, r5
 800311e:	10a4      	asrs	r4, r4, #2
 8003120:	42a6      	cmp	r6, r4
 8003122:	d109      	bne.n	8003138 <__libc_init_array+0x24>
 8003124:	2600      	movs	r6, #0
 8003126:	f000 fc61 	bl	80039ec <_init>
 800312a:	4c0a      	ldr	r4, [pc, #40]	@ (8003154 <__libc_init_array+0x40>)
 800312c:	4d0a      	ldr	r5, [pc, #40]	@ (8003158 <__libc_init_array+0x44>)
 800312e:	1b64      	subs	r4, r4, r5
 8003130:	10a4      	asrs	r4, r4, #2
 8003132:	42a6      	cmp	r6, r4
 8003134:	d105      	bne.n	8003142 <__libc_init_array+0x2e>
 8003136:	bd70      	pop	{r4, r5, r6, pc}
 8003138:	00b3      	lsls	r3, r6, #2
 800313a:	58eb      	ldr	r3, [r5, r3]
 800313c:	4798      	blx	r3
 800313e:	3601      	adds	r6, #1
 8003140:	e7ee      	b.n	8003120 <__libc_init_array+0xc>
 8003142:	00b3      	lsls	r3, r6, #2
 8003144:	58eb      	ldr	r3, [r5, r3]
 8003146:	4798      	blx	r3
 8003148:	3601      	adds	r6, #1
 800314a:	e7f2      	b.n	8003132 <__libc_init_array+0x1e>
 800314c:	08003c44 	.word	0x08003c44
 8003150:	08003c44 	.word	0x08003c44
 8003154:	08003c48 	.word	0x08003c48
 8003158:	08003c44 	.word	0x08003c44

0800315c <__retarget_lock_acquire_recursive>:
 800315c:	4770      	bx	lr

0800315e <__retarget_lock_release_recursive>:
 800315e:	4770      	bx	lr

08003160 <_free_r>:
 8003160:	b570      	push	{r4, r5, r6, lr}
 8003162:	0005      	movs	r5, r0
 8003164:	1e0c      	subs	r4, r1, #0
 8003166:	d010      	beq.n	800318a <_free_r+0x2a>
 8003168:	3c04      	subs	r4, #4
 800316a:	6823      	ldr	r3, [r4, #0]
 800316c:	2b00      	cmp	r3, #0
 800316e:	da00      	bge.n	8003172 <_free_r+0x12>
 8003170:	18e4      	adds	r4, r4, r3
 8003172:	0028      	movs	r0, r5
 8003174:	f000 f8e0 	bl	8003338 <__malloc_lock>
 8003178:	4a1d      	ldr	r2, [pc, #116]	@ (80031f0 <_free_r+0x90>)
 800317a:	6813      	ldr	r3, [r2, #0]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d105      	bne.n	800318c <_free_r+0x2c>
 8003180:	6063      	str	r3, [r4, #4]
 8003182:	6014      	str	r4, [r2, #0]
 8003184:	0028      	movs	r0, r5
 8003186:	f000 f8df 	bl	8003348 <__malloc_unlock>
 800318a:	bd70      	pop	{r4, r5, r6, pc}
 800318c:	42a3      	cmp	r3, r4
 800318e:	d908      	bls.n	80031a2 <_free_r+0x42>
 8003190:	6820      	ldr	r0, [r4, #0]
 8003192:	1821      	adds	r1, r4, r0
 8003194:	428b      	cmp	r3, r1
 8003196:	d1f3      	bne.n	8003180 <_free_r+0x20>
 8003198:	6819      	ldr	r1, [r3, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	1809      	adds	r1, r1, r0
 800319e:	6021      	str	r1, [r4, #0]
 80031a0:	e7ee      	b.n	8003180 <_free_r+0x20>
 80031a2:	001a      	movs	r2, r3
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d001      	beq.n	80031ae <_free_r+0x4e>
 80031aa:	42a3      	cmp	r3, r4
 80031ac:	d9f9      	bls.n	80031a2 <_free_r+0x42>
 80031ae:	6811      	ldr	r1, [r2, #0]
 80031b0:	1850      	adds	r0, r2, r1
 80031b2:	42a0      	cmp	r0, r4
 80031b4:	d10b      	bne.n	80031ce <_free_r+0x6e>
 80031b6:	6820      	ldr	r0, [r4, #0]
 80031b8:	1809      	adds	r1, r1, r0
 80031ba:	1850      	adds	r0, r2, r1
 80031bc:	6011      	str	r1, [r2, #0]
 80031be:	4283      	cmp	r3, r0
 80031c0:	d1e0      	bne.n	8003184 <_free_r+0x24>
 80031c2:	6818      	ldr	r0, [r3, #0]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	1841      	adds	r1, r0, r1
 80031c8:	6011      	str	r1, [r2, #0]
 80031ca:	6053      	str	r3, [r2, #4]
 80031cc:	e7da      	b.n	8003184 <_free_r+0x24>
 80031ce:	42a0      	cmp	r0, r4
 80031d0:	d902      	bls.n	80031d8 <_free_r+0x78>
 80031d2:	230c      	movs	r3, #12
 80031d4:	602b      	str	r3, [r5, #0]
 80031d6:	e7d5      	b.n	8003184 <_free_r+0x24>
 80031d8:	6820      	ldr	r0, [r4, #0]
 80031da:	1821      	adds	r1, r4, r0
 80031dc:	428b      	cmp	r3, r1
 80031de:	d103      	bne.n	80031e8 <_free_r+0x88>
 80031e0:	6819      	ldr	r1, [r3, #0]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	1809      	adds	r1, r1, r0
 80031e6:	6021      	str	r1, [r4, #0]
 80031e8:	6063      	str	r3, [r4, #4]
 80031ea:	6054      	str	r4, [r2, #4]
 80031ec:	e7ca      	b.n	8003184 <_free_r+0x24>
 80031ee:	46c0      	nop			@ (mov r8, r8)
 80031f0:	200004e0 	.word	0x200004e0

080031f4 <sbrk_aligned>:
 80031f4:	b570      	push	{r4, r5, r6, lr}
 80031f6:	4e0f      	ldr	r6, [pc, #60]	@ (8003234 <sbrk_aligned+0x40>)
 80031f8:	000d      	movs	r5, r1
 80031fa:	6831      	ldr	r1, [r6, #0]
 80031fc:	0004      	movs	r4, r0
 80031fe:	2900      	cmp	r1, #0
 8003200:	d102      	bne.n	8003208 <sbrk_aligned+0x14>
 8003202:	f000 fb95 	bl	8003930 <_sbrk_r>
 8003206:	6030      	str	r0, [r6, #0]
 8003208:	0029      	movs	r1, r5
 800320a:	0020      	movs	r0, r4
 800320c:	f000 fb90 	bl	8003930 <_sbrk_r>
 8003210:	1c43      	adds	r3, r0, #1
 8003212:	d103      	bne.n	800321c <sbrk_aligned+0x28>
 8003214:	2501      	movs	r5, #1
 8003216:	426d      	negs	r5, r5
 8003218:	0028      	movs	r0, r5
 800321a:	bd70      	pop	{r4, r5, r6, pc}
 800321c:	2303      	movs	r3, #3
 800321e:	1cc5      	adds	r5, r0, #3
 8003220:	439d      	bics	r5, r3
 8003222:	42a8      	cmp	r0, r5
 8003224:	d0f8      	beq.n	8003218 <sbrk_aligned+0x24>
 8003226:	1a29      	subs	r1, r5, r0
 8003228:	0020      	movs	r0, r4
 800322a:	f000 fb81 	bl	8003930 <_sbrk_r>
 800322e:	3001      	adds	r0, #1
 8003230:	d1f2      	bne.n	8003218 <sbrk_aligned+0x24>
 8003232:	e7ef      	b.n	8003214 <sbrk_aligned+0x20>
 8003234:	200004dc 	.word	0x200004dc

08003238 <_malloc_r>:
 8003238:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800323a:	2203      	movs	r2, #3
 800323c:	1ccb      	adds	r3, r1, #3
 800323e:	4393      	bics	r3, r2
 8003240:	3308      	adds	r3, #8
 8003242:	0005      	movs	r5, r0
 8003244:	001f      	movs	r7, r3
 8003246:	2b0c      	cmp	r3, #12
 8003248:	d234      	bcs.n	80032b4 <_malloc_r+0x7c>
 800324a:	270c      	movs	r7, #12
 800324c:	42b9      	cmp	r1, r7
 800324e:	d833      	bhi.n	80032b8 <_malloc_r+0x80>
 8003250:	0028      	movs	r0, r5
 8003252:	f000 f871 	bl	8003338 <__malloc_lock>
 8003256:	4e37      	ldr	r6, [pc, #220]	@ (8003334 <_malloc_r+0xfc>)
 8003258:	6833      	ldr	r3, [r6, #0]
 800325a:	001c      	movs	r4, r3
 800325c:	2c00      	cmp	r4, #0
 800325e:	d12f      	bne.n	80032c0 <_malloc_r+0x88>
 8003260:	0039      	movs	r1, r7
 8003262:	0028      	movs	r0, r5
 8003264:	f7ff ffc6 	bl	80031f4 <sbrk_aligned>
 8003268:	0004      	movs	r4, r0
 800326a:	1c43      	adds	r3, r0, #1
 800326c:	d15f      	bne.n	800332e <_malloc_r+0xf6>
 800326e:	6834      	ldr	r4, [r6, #0]
 8003270:	9400      	str	r4, [sp, #0]
 8003272:	9b00      	ldr	r3, [sp, #0]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d14a      	bne.n	800330e <_malloc_r+0xd6>
 8003278:	2c00      	cmp	r4, #0
 800327a:	d052      	beq.n	8003322 <_malloc_r+0xea>
 800327c:	6823      	ldr	r3, [r4, #0]
 800327e:	0028      	movs	r0, r5
 8003280:	18e3      	adds	r3, r4, r3
 8003282:	9900      	ldr	r1, [sp, #0]
 8003284:	9301      	str	r3, [sp, #4]
 8003286:	f000 fb53 	bl	8003930 <_sbrk_r>
 800328a:	9b01      	ldr	r3, [sp, #4]
 800328c:	4283      	cmp	r3, r0
 800328e:	d148      	bne.n	8003322 <_malloc_r+0xea>
 8003290:	6823      	ldr	r3, [r4, #0]
 8003292:	0028      	movs	r0, r5
 8003294:	1aff      	subs	r7, r7, r3
 8003296:	0039      	movs	r1, r7
 8003298:	f7ff ffac 	bl	80031f4 <sbrk_aligned>
 800329c:	3001      	adds	r0, #1
 800329e:	d040      	beq.n	8003322 <_malloc_r+0xea>
 80032a0:	6823      	ldr	r3, [r4, #0]
 80032a2:	19db      	adds	r3, r3, r7
 80032a4:	6023      	str	r3, [r4, #0]
 80032a6:	6833      	ldr	r3, [r6, #0]
 80032a8:	685a      	ldr	r2, [r3, #4]
 80032aa:	2a00      	cmp	r2, #0
 80032ac:	d133      	bne.n	8003316 <_malloc_r+0xde>
 80032ae:	9b00      	ldr	r3, [sp, #0]
 80032b0:	6033      	str	r3, [r6, #0]
 80032b2:	e019      	b.n	80032e8 <_malloc_r+0xb0>
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	dac9      	bge.n	800324c <_malloc_r+0x14>
 80032b8:	230c      	movs	r3, #12
 80032ba:	602b      	str	r3, [r5, #0]
 80032bc:	2000      	movs	r0, #0
 80032be:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80032c0:	6821      	ldr	r1, [r4, #0]
 80032c2:	1bc9      	subs	r1, r1, r7
 80032c4:	d420      	bmi.n	8003308 <_malloc_r+0xd0>
 80032c6:	290b      	cmp	r1, #11
 80032c8:	d90a      	bls.n	80032e0 <_malloc_r+0xa8>
 80032ca:	19e2      	adds	r2, r4, r7
 80032cc:	6027      	str	r7, [r4, #0]
 80032ce:	42a3      	cmp	r3, r4
 80032d0:	d104      	bne.n	80032dc <_malloc_r+0xa4>
 80032d2:	6032      	str	r2, [r6, #0]
 80032d4:	6863      	ldr	r3, [r4, #4]
 80032d6:	6011      	str	r1, [r2, #0]
 80032d8:	6053      	str	r3, [r2, #4]
 80032da:	e005      	b.n	80032e8 <_malloc_r+0xb0>
 80032dc:	605a      	str	r2, [r3, #4]
 80032de:	e7f9      	b.n	80032d4 <_malloc_r+0x9c>
 80032e0:	6862      	ldr	r2, [r4, #4]
 80032e2:	42a3      	cmp	r3, r4
 80032e4:	d10e      	bne.n	8003304 <_malloc_r+0xcc>
 80032e6:	6032      	str	r2, [r6, #0]
 80032e8:	0028      	movs	r0, r5
 80032ea:	f000 f82d 	bl	8003348 <__malloc_unlock>
 80032ee:	0020      	movs	r0, r4
 80032f0:	2207      	movs	r2, #7
 80032f2:	300b      	adds	r0, #11
 80032f4:	1d23      	adds	r3, r4, #4
 80032f6:	4390      	bics	r0, r2
 80032f8:	1ac2      	subs	r2, r0, r3
 80032fa:	4298      	cmp	r0, r3
 80032fc:	d0df      	beq.n	80032be <_malloc_r+0x86>
 80032fe:	1a1b      	subs	r3, r3, r0
 8003300:	50a3      	str	r3, [r4, r2]
 8003302:	e7dc      	b.n	80032be <_malloc_r+0x86>
 8003304:	605a      	str	r2, [r3, #4]
 8003306:	e7ef      	b.n	80032e8 <_malloc_r+0xb0>
 8003308:	0023      	movs	r3, r4
 800330a:	6864      	ldr	r4, [r4, #4]
 800330c:	e7a6      	b.n	800325c <_malloc_r+0x24>
 800330e:	9c00      	ldr	r4, [sp, #0]
 8003310:	6863      	ldr	r3, [r4, #4]
 8003312:	9300      	str	r3, [sp, #0]
 8003314:	e7ad      	b.n	8003272 <_malloc_r+0x3a>
 8003316:	001a      	movs	r2, r3
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	42a3      	cmp	r3, r4
 800331c:	d1fb      	bne.n	8003316 <_malloc_r+0xde>
 800331e:	2300      	movs	r3, #0
 8003320:	e7da      	b.n	80032d8 <_malloc_r+0xa0>
 8003322:	230c      	movs	r3, #12
 8003324:	0028      	movs	r0, r5
 8003326:	602b      	str	r3, [r5, #0]
 8003328:	f000 f80e 	bl	8003348 <__malloc_unlock>
 800332c:	e7c6      	b.n	80032bc <_malloc_r+0x84>
 800332e:	6007      	str	r7, [r0, #0]
 8003330:	e7da      	b.n	80032e8 <_malloc_r+0xb0>
 8003332:	46c0      	nop			@ (mov r8, r8)
 8003334:	200004e0 	.word	0x200004e0

08003338 <__malloc_lock>:
 8003338:	b510      	push	{r4, lr}
 800333a:	4802      	ldr	r0, [pc, #8]	@ (8003344 <__malloc_lock+0xc>)
 800333c:	f7ff ff0e 	bl	800315c <__retarget_lock_acquire_recursive>
 8003340:	bd10      	pop	{r4, pc}
 8003342:	46c0      	nop			@ (mov r8, r8)
 8003344:	200004d8 	.word	0x200004d8

08003348 <__malloc_unlock>:
 8003348:	b510      	push	{r4, lr}
 800334a:	4802      	ldr	r0, [pc, #8]	@ (8003354 <__malloc_unlock+0xc>)
 800334c:	f7ff ff07 	bl	800315e <__retarget_lock_release_recursive>
 8003350:	bd10      	pop	{r4, pc}
 8003352:	46c0      	nop			@ (mov r8, r8)
 8003354:	200004d8 	.word	0x200004d8

08003358 <__ssputs_r>:
 8003358:	b5f0      	push	{r4, r5, r6, r7, lr}
 800335a:	688e      	ldr	r6, [r1, #8]
 800335c:	b085      	sub	sp, #20
 800335e:	001f      	movs	r7, r3
 8003360:	000c      	movs	r4, r1
 8003362:	680b      	ldr	r3, [r1, #0]
 8003364:	9002      	str	r0, [sp, #8]
 8003366:	9203      	str	r2, [sp, #12]
 8003368:	42be      	cmp	r6, r7
 800336a:	d830      	bhi.n	80033ce <__ssputs_r+0x76>
 800336c:	210c      	movs	r1, #12
 800336e:	5e62      	ldrsh	r2, [r4, r1]
 8003370:	2190      	movs	r1, #144	@ 0x90
 8003372:	00c9      	lsls	r1, r1, #3
 8003374:	420a      	tst	r2, r1
 8003376:	d028      	beq.n	80033ca <__ssputs_r+0x72>
 8003378:	2003      	movs	r0, #3
 800337a:	6921      	ldr	r1, [r4, #16]
 800337c:	1a5b      	subs	r3, r3, r1
 800337e:	9301      	str	r3, [sp, #4]
 8003380:	6963      	ldr	r3, [r4, #20]
 8003382:	4343      	muls	r3, r0
 8003384:	9801      	ldr	r0, [sp, #4]
 8003386:	0fdd      	lsrs	r5, r3, #31
 8003388:	18ed      	adds	r5, r5, r3
 800338a:	1c7b      	adds	r3, r7, #1
 800338c:	181b      	adds	r3, r3, r0
 800338e:	106d      	asrs	r5, r5, #1
 8003390:	42ab      	cmp	r3, r5
 8003392:	d900      	bls.n	8003396 <__ssputs_r+0x3e>
 8003394:	001d      	movs	r5, r3
 8003396:	0552      	lsls	r2, r2, #21
 8003398:	d528      	bpl.n	80033ec <__ssputs_r+0x94>
 800339a:	0029      	movs	r1, r5
 800339c:	9802      	ldr	r0, [sp, #8]
 800339e:	f7ff ff4b 	bl	8003238 <_malloc_r>
 80033a2:	1e06      	subs	r6, r0, #0
 80033a4:	d02c      	beq.n	8003400 <__ssputs_r+0xa8>
 80033a6:	9a01      	ldr	r2, [sp, #4]
 80033a8:	6921      	ldr	r1, [r4, #16]
 80033aa:	f000 fade 	bl	800396a <memcpy>
 80033ae:	89a2      	ldrh	r2, [r4, #12]
 80033b0:	4b18      	ldr	r3, [pc, #96]	@ (8003414 <__ssputs_r+0xbc>)
 80033b2:	401a      	ands	r2, r3
 80033b4:	2380      	movs	r3, #128	@ 0x80
 80033b6:	4313      	orrs	r3, r2
 80033b8:	81a3      	strh	r3, [r4, #12]
 80033ba:	9b01      	ldr	r3, [sp, #4]
 80033bc:	6126      	str	r6, [r4, #16]
 80033be:	18f6      	adds	r6, r6, r3
 80033c0:	6026      	str	r6, [r4, #0]
 80033c2:	003e      	movs	r6, r7
 80033c4:	6165      	str	r5, [r4, #20]
 80033c6:	1aed      	subs	r5, r5, r3
 80033c8:	60a5      	str	r5, [r4, #8]
 80033ca:	42be      	cmp	r6, r7
 80033cc:	d900      	bls.n	80033d0 <__ssputs_r+0x78>
 80033ce:	003e      	movs	r6, r7
 80033d0:	0032      	movs	r2, r6
 80033d2:	9903      	ldr	r1, [sp, #12]
 80033d4:	6820      	ldr	r0, [r4, #0]
 80033d6:	f000 fa99 	bl	800390c <memmove>
 80033da:	2000      	movs	r0, #0
 80033dc:	68a3      	ldr	r3, [r4, #8]
 80033de:	1b9b      	subs	r3, r3, r6
 80033e0:	60a3      	str	r3, [r4, #8]
 80033e2:	6823      	ldr	r3, [r4, #0]
 80033e4:	199b      	adds	r3, r3, r6
 80033e6:	6023      	str	r3, [r4, #0]
 80033e8:	b005      	add	sp, #20
 80033ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80033ec:	002a      	movs	r2, r5
 80033ee:	9802      	ldr	r0, [sp, #8]
 80033f0:	f000 fac4 	bl	800397c <_realloc_r>
 80033f4:	1e06      	subs	r6, r0, #0
 80033f6:	d1e0      	bne.n	80033ba <__ssputs_r+0x62>
 80033f8:	6921      	ldr	r1, [r4, #16]
 80033fa:	9802      	ldr	r0, [sp, #8]
 80033fc:	f7ff feb0 	bl	8003160 <_free_r>
 8003400:	230c      	movs	r3, #12
 8003402:	2001      	movs	r0, #1
 8003404:	9a02      	ldr	r2, [sp, #8]
 8003406:	4240      	negs	r0, r0
 8003408:	6013      	str	r3, [r2, #0]
 800340a:	89a2      	ldrh	r2, [r4, #12]
 800340c:	3334      	adds	r3, #52	@ 0x34
 800340e:	4313      	orrs	r3, r2
 8003410:	81a3      	strh	r3, [r4, #12]
 8003412:	e7e9      	b.n	80033e8 <__ssputs_r+0x90>
 8003414:	fffffb7f 	.word	0xfffffb7f

08003418 <_svfiprintf_r>:
 8003418:	b5f0      	push	{r4, r5, r6, r7, lr}
 800341a:	b0a1      	sub	sp, #132	@ 0x84
 800341c:	9003      	str	r0, [sp, #12]
 800341e:	001d      	movs	r5, r3
 8003420:	898b      	ldrh	r3, [r1, #12]
 8003422:	000f      	movs	r7, r1
 8003424:	0016      	movs	r6, r2
 8003426:	061b      	lsls	r3, r3, #24
 8003428:	d511      	bpl.n	800344e <_svfiprintf_r+0x36>
 800342a:	690b      	ldr	r3, [r1, #16]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d10e      	bne.n	800344e <_svfiprintf_r+0x36>
 8003430:	2140      	movs	r1, #64	@ 0x40
 8003432:	f7ff ff01 	bl	8003238 <_malloc_r>
 8003436:	6038      	str	r0, [r7, #0]
 8003438:	6138      	str	r0, [r7, #16]
 800343a:	2800      	cmp	r0, #0
 800343c:	d105      	bne.n	800344a <_svfiprintf_r+0x32>
 800343e:	230c      	movs	r3, #12
 8003440:	9a03      	ldr	r2, [sp, #12]
 8003442:	6013      	str	r3, [r2, #0]
 8003444:	2001      	movs	r0, #1
 8003446:	4240      	negs	r0, r0
 8003448:	e0cf      	b.n	80035ea <_svfiprintf_r+0x1d2>
 800344a:	2340      	movs	r3, #64	@ 0x40
 800344c:	617b      	str	r3, [r7, #20]
 800344e:	2300      	movs	r3, #0
 8003450:	ac08      	add	r4, sp, #32
 8003452:	6163      	str	r3, [r4, #20]
 8003454:	3320      	adds	r3, #32
 8003456:	7663      	strb	r3, [r4, #25]
 8003458:	3310      	adds	r3, #16
 800345a:	76a3      	strb	r3, [r4, #26]
 800345c:	9507      	str	r5, [sp, #28]
 800345e:	0035      	movs	r5, r6
 8003460:	782b      	ldrb	r3, [r5, #0]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d001      	beq.n	800346a <_svfiprintf_r+0x52>
 8003466:	2b25      	cmp	r3, #37	@ 0x25
 8003468:	d148      	bne.n	80034fc <_svfiprintf_r+0xe4>
 800346a:	1bab      	subs	r3, r5, r6
 800346c:	9305      	str	r3, [sp, #20]
 800346e:	42b5      	cmp	r5, r6
 8003470:	d00b      	beq.n	800348a <_svfiprintf_r+0x72>
 8003472:	0032      	movs	r2, r6
 8003474:	0039      	movs	r1, r7
 8003476:	9803      	ldr	r0, [sp, #12]
 8003478:	f7ff ff6e 	bl	8003358 <__ssputs_r>
 800347c:	3001      	adds	r0, #1
 800347e:	d100      	bne.n	8003482 <_svfiprintf_r+0x6a>
 8003480:	e0ae      	b.n	80035e0 <_svfiprintf_r+0x1c8>
 8003482:	6963      	ldr	r3, [r4, #20]
 8003484:	9a05      	ldr	r2, [sp, #20]
 8003486:	189b      	adds	r3, r3, r2
 8003488:	6163      	str	r3, [r4, #20]
 800348a:	782b      	ldrb	r3, [r5, #0]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d100      	bne.n	8003492 <_svfiprintf_r+0x7a>
 8003490:	e0a6      	b.n	80035e0 <_svfiprintf_r+0x1c8>
 8003492:	2201      	movs	r2, #1
 8003494:	2300      	movs	r3, #0
 8003496:	4252      	negs	r2, r2
 8003498:	6062      	str	r2, [r4, #4]
 800349a:	a904      	add	r1, sp, #16
 800349c:	3254      	adds	r2, #84	@ 0x54
 800349e:	1852      	adds	r2, r2, r1
 80034a0:	1c6e      	adds	r6, r5, #1
 80034a2:	6023      	str	r3, [r4, #0]
 80034a4:	60e3      	str	r3, [r4, #12]
 80034a6:	60a3      	str	r3, [r4, #8]
 80034a8:	7013      	strb	r3, [r2, #0]
 80034aa:	65a3      	str	r3, [r4, #88]	@ 0x58
 80034ac:	4b54      	ldr	r3, [pc, #336]	@ (8003600 <_svfiprintf_r+0x1e8>)
 80034ae:	2205      	movs	r2, #5
 80034b0:	0018      	movs	r0, r3
 80034b2:	7831      	ldrb	r1, [r6, #0]
 80034b4:	9305      	str	r3, [sp, #20]
 80034b6:	f000 fa4d 	bl	8003954 <memchr>
 80034ba:	1c75      	adds	r5, r6, #1
 80034bc:	2800      	cmp	r0, #0
 80034be:	d11f      	bne.n	8003500 <_svfiprintf_r+0xe8>
 80034c0:	6822      	ldr	r2, [r4, #0]
 80034c2:	06d3      	lsls	r3, r2, #27
 80034c4:	d504      	bpl.n	80034d0 <_svfiprintf_r+0xb8>
 80034c6:	2353      	movs	r3, #83	@ 0x53
 80034c8:	a904      	add	r1, sp, #16
 80034ca:	185b      	adds	r3, r3, r1
 80034cc:	2120      	movs	r1, #32
 80034ce:	7019      	strb	r1, [r3, #0]
 80034d0:	0713      	lsls	r3, r2, #28
 80034d2:	d504      	bpl.n	80034de <_svfiprintf_r+0xc6>
 80034d4:	2353      	movs	r3, #83	@ 0x53
 80034d6:	a904      	add	r1, sp, #16
 80034d8:	185b      	adds	r3, r3, r1
 80034da:	212b      	movs	r1, #43	@ 0x2b
 80034dc:	7019      	strb	r1, [r3, #0]
 80034de:	7833      	ldrb	r3, [r6, #0]
 80034e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80034e2:	d016      	beq.n	8003512 <_svfiprintf_r+0xfa>
 80034e4:	0035      	movs	r5, r6
 80034e6:	2100      	movs	r1, #0
 80034e8:	200a      	movs	r0, #10
 80034ea:	68e3      	ldr	r3, [r4, #12]
 80034ec:	782a      	ldrb	r2, [r5, #0]
 80034ee:	1c6e      	adds	r6, r5, #1
 80034f0:	3a30      	subs	r2, #48	@ 0x30
 80034f2:	2a09      	cmp	r2, #9
 80034f4:	d950      	bls.n	8003598 <_svfiprintf_r+0x180>
 80034f6:	2900      	cmp	r1, #0
 80034f8:	d111      	bne.n	800351e <_svfiprintf_r+0x106>
 80034fa:	e017      	b.n	800352c <_svfiprintf_r+0x114>
 80034fc:	3501      	adds	r5, #1
 80034fe:	e7af      	b.n	8003460 <_svfiprintf_r+0x48>
 8003500:	9b05      	ldr	r3, [sp, #20]
 8003502:	6822      	ldr	r2, [r4, #0]
 8003504:	1ac0      	subs	r0, r0, r3
 8003506:	2301      	movs	r3, #1
 8003508:	4083      	lsls	r3, r0
 800350a:	4313      	orrs	r3, r2
 800350c:	002e      	movs	r6, r5
 800350e:	6023      	str	r3, [r4, #0]
 8003510:	e7cc      	b.n	80034ac <_svfiprintf_r+0x94>
 8003512:	9b07      	ldr	r3, [sp, #28]
 8003514:	1d19      	adds	r1, r3, #4
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	9107      	str	r1, [sp, #28]
 800351a:	2b00      	cmp	r3, #0
 800351c:	db01      	blt.n	8003522 <_svfiprintf_r+0x10a>
 800351e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003520:	e004      	b.n	800352c <_svfiprintf_r+0x114>
 8003522:	425b      	negs	r3, r3
 8003524:	60e3      	str	r3, [r4, #12]
 8003526:	2302      	movs	r3, #2
 8003528:	4313      	orrs	r3, r2
 800352a:	6023      	str	r3, [r4, #0]
 800352c:	782b      	ldrb	r3, [r5, #0]
 800352e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003530:	d10c      	bne.n	800354c <_svfiprintf_r+0x134>
 8003532:	786b      	ldrb	r3, [r5, #1]
 8003534:	2b2a      	cmp	r3, #42	@ 0x2a
 8003536:	d134      	bne.n	80035a2 <_svfiprintf_r+0x18a>
 8003538:	9b07      	ldr	r3, [sp, #28]
 800353a:	3502      	adds	r5, #2
 800353c:	1d1a      	adds	r2, r3, #4
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	9207      	str	r2, [sp, #28]
 8003542:	2b00      	cmp	r3, #0
 8003544:	da01      	bge.n	800354a <_svfiprintf_r+0x132>
 8003546:	2301      	movs	r3, #1
 8003548:	425b      	negs	r3, r3
 800354a:	9309      	str	r3, [sp, #36]	@ 0x24
 800354c:	4e2d      	ldr	r6, [pc, #180]	@ (8003604 <_svfiprintf_r+0x1ec>)
 800354e:	2203      	movs	r2, #3
 8003550:	0030      	movs	r0, r6
 8003552:	7829      	ldrb	r1, [r5, #0]
 8003554:	f000 f9fe 	bl	8003954 <memchr>
 8003558:	2800      	cmp	r0, #0
 800355a:	d006      	beq.n	800356a <_svfiprintf_r+0x152>
 800355c:	2340      	movs	r3, #64	@ 0x40
 800355e:	1b80      	subs	r0, r0, r6
 8003560:	4083      	lsls	r3, r0
 8003562:	6822      	ldr	r2, [r4, #0]
 8003564:	3501      	adds	r5, #1
 8003566:	4313      	orrs	r3, r2
 8003568:	6023      	str	r3, [r4, #0]
 800356a:	7829      	ldrb	r1, [r5, #0]
 800356c:	2206      	movs	r2, #6
 800356e:	4826      	ldr	r0, [pc, #152]	@ (8003608 <_svfiprintf_r+0x1f0>)
 8003570:	1c6e      	adds	r6, r5, #1
 8003572:	7621      	strb	r1, [r4, #24]
 8003574:	f000 f9ee 	bl	8003954 <memchr>
 8003578:	2800      	cmp	r0, #0
 800357a:	d038      	beq.n	80035ee <_svfiprintf_r+0x1d6>
 800357c:	4b23      	ldr	r3, [pc, #140]	@ (800360c <_svfiprintf_r+0x1f4>)
 800357e:	2b00      	cmp	r3, #0
 8003580:	d122      	bne.n	80035c8 <_svfiprintf_r+0x1b0>
 8003582:	2207      	movs	r2, #7
 8003584:	9b07      	ldr	r3, [sp, #28]
 8003586:	3307      	adds	r3, #7
 8003588:	4393      	bics	r3, r2
 800358a:	3308      	adds	r3, #8
 800358c:	9307      	str	r3, [sp, #28]
 800358e:	6963      	ldr	r3, [r4, #20]
 8003590:	9a04      	ldr	r2, [sp, #16]
 8003592:	189b      	adds	r3, r3, r2
 8003594:	6163      	str	r3, [r4, #20]
 8003596:	e762      	b.n	800345e <_svfiprintf_r+0x46>
 8003598:	4343      	muls	r3, r0
 800359a:	0035      	movs	r5, r6
 800359c:	2101      	movs	r1, #1
 800359e:	189b      	adds	r3, r3, r2
 80035a0:	e7a4      	b.n	80034ec <_svfiprintf_r+0xd4>
 80035a2:	2300      	movs	r3, #0
 80035a4:	200a      	movs	r0, #10
 80035a6:	0019      	movs	r1, r3
 80035a8:	3501      	adds	r5, #1
 80035aa:	6063      	str	r3, [r4, #4]
 80035ac:	782a      	ldrb	r2, [r5, #0]
 80035ae:	1c6e      	adds	r6, r5, #1
 80035b0:	3a30      	subs	r2, #48	@ 0x30
 80035b2:	2a09      	cmp	r2, #9
 80035b4:	d903      	bls.n	80035be <_svfiprintf_r+0x1a6>
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d0c8      	beq.n	800354c <_svfiprintf_r+0x134>
 80035ba:	9109      	str	r1, [sp, #36]	@ 0x24
 80035bc:	e7c6      	b.n	800354c <_svfiprintf_r+0x134>
 80035be:	4341      	muls	r1, r0
 80035c0:	0035      	movs	r5, r6
 80035c2:	2301      	movs	r3, #1
 80035c4:	1889      	adds	r1, r1, r2
 80035c6:	e7f1      	b.n	80035ac <_svfiprintf_r+0x194>
 80035c8:	aa07      	add	r2, sp, #28
 80035ca:	9200      	str	r2, [sp, #0]
 80035cc:	0021      	movs	r1, r4
 80035ce:	003a      	movs	r2, r7
 80035d0:	4b0f      	ldr	r3, [pc, #60]	@ (8003610 <_svfiprintf_r+0x1f8>)
 80035d2:	9803      	ldr	r0, [sp, #12]
 80035d4:	e000      	b.n	80035d8 <_svfiprintf_r+0x1c0>
 80035d6:	bf00      	nop
 80035d8:	9004      	str	r0, [sp, #16]
 80035da:	9b04      	ldr	r3, [sp, #16]
 80035dc:	3301      	adds	r3, #1
 80035de:	d1d6      	bne.n	800358e <_svfiprintf_r+0x176>
 80035e0:	89bb      	ldrh	r3, [r7, #12]
 80035e2:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80035e4:	065b      	lsls	r3, r3, #25
 80035e6:	d500      	bpl.n	80035ea <_svfiprintf_r+0x1d2>
 80035e8:	e72c      	b.n	8003444 <_svfiprintf_r+0x2c>
 80035ea:	b021      	add	sp, #132	@ 0x84
 80035ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035ee:	aa07      	add	r2, sp, #28
 80035f0:	9200      	str	r2, [sp, #0]
 80035f2:	0021      	movs	r1, r4
 80035f4:	003a      	movs	r2, r7
 80035f6:	4b06      	ldr	r3, [pc, #24]	@ (8003610 <_svfiprintf_r+0x1f8>)
 80035f8:	9803      	ldr	r0, [sp, #12]
 80035fa:	f000 f87b 	bl	80036f4 <_printf_i>
 80035fe:	e7eb      	b.n	80035d8 <_svfiprintf_r+0x1c0>
 8003600:	08003c10 	.word	0x08003c10
 8003604:	08003c16 	.word	0x08003c16
 8003608:	08003c1a 	.word	0x08003c1a
 800360c:	00000000 	.word	0x00000000
 8003610:	08003359 	.word	0x08003359

08003614 <_printf_common>:
 8003614:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003616:	0016      	movs	r6, r2
 8003618:	9301      	str	r3, [sp, #4]
 800361a:	688a      	ldr	r2, [r1, #8]
 800361c:	690b      	ldr	r3, [r1, #16]
 800361e:	000c      	movs	r4, r1
 8003620:	9000      	str	r0, [sp, #0]
 8003622:	4293      	cmp	r3, r2
 8003624:	da00      	bge.n	8003628 <_printf_common+0x14>
 8003626:	0013      	movs	r3, r2
 8003628:	0022      	movs	r2, r4
 800362a:	6033      	str	r3, [r6, #0]
 800362c:	3243      	adds	r2, #67	@ 0x43
 800362e:	7812      	ldrb	r2, [r2, #0]
 8003630:	2a00      	cmp	r2, #0
 8003632:	d001      	beq.n	8003638 <_printf_common+0x24>
 8003634:	3301      	adds	r3, #1
 8003636:	6033      	str	r3, [r6, #0]
 8003638:	6823      	ldr	r3, [r4, #0]
 800363a:	069b      	lsls	r3, r3, #26
 800363c:	d502      	bpl.n	8003644 <_printf_common+0x30>
 800363e:	6833      	ldr	r3, [r6, #0]
 8003640:	3302      	adds	r3, #2
 8003642:	6033      	str	r3, [r6, #0]
 8003644:	6822      	ldr	r2, [r4, #0]
 8003646:	2306      	movs	r3, #6
 8003648:	0015      	movs	r5, r2
 800364a:	401d      	ands	r5, r3
 800364c:	421a      	tst	r2, r3
 800364e:	d027      	beq.n	80036a0 <_printf_common+0x8c>
 8003650:	0023      	movs	r3, r4
 8003652:	3343      	adds	r3, #67	@ 0x43
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	1e5a      	subs	r2, r3, #1
 8003658:	4193      	sbcs	r3, r2
 800365a:	6822      	ldr	r2, [r4, #0]
 800365c:	0692      	lsls	r2, r2, #26
 800365e:	d430      	bmi.n	80036c2 <_printf_common+0xae>
 8003660:	0022      	movs	r2, r4
 8003662:	9901      	ldr	r1, [sp, #4]
 8003664:	9800      	ldr	r0, [sp, #0]
 8003666:	9d08      	ldr	r5, [sp, #32]
 8003668:	3243      	adds	r2, #67	@ 0x43
 800366a:	47a8      	blx	r5
 800366c:	3001      	adds	r0, #1
 800366e:	d025      	beq.n	80036bc <_printf_common+0xa8>
 8003670:	2206      	movs	r2, #6
 8003672:	6823      	ldr	r3, [r4, #0]
 8003674:	2500      	movs	r5, #0
 8003676:	4013      	ands	r3, r2
 8003678:	2b04      	cmp	r3, #4
 800367a:	d105      	bne.n	8003688 <_printf_common+0x74>
 800367c:	6833      	ldr	r3, [r6, #0]
 800367e:	68e5      	ldr	r5, [r4, #12]
 8003680:	1aed      	subs	r5, r5, r3
 8003682:	43eb      	mvns	r3, r5
 8003684:	17db      	asrs	r3, r3, #31
 8003686:	401d      	ands	r5, r3
 8003688:	68a3      	ldr	r3, [r4, #8]
 800368a:	6922      	ldr	r2, [r4, #16]
 800368c:	4293      	cmp	r3, r2
 800368e:	dd01      	ble.n	8003694 <_printf_common+0x80>
 8003690:	1a9b      	subs	r3, r3, r2
 8003692:	18ed      	adds	r5, r5, r3
 8003694:	2600      	movs	r6, #0
 8003696:	42b5      	cmp	r5, r6
 8003698:	d120      	bne.n	80036dc <_printf_common+0xc8>
 800369a:	2000      	movs	r0, #0
 800369c:	e010      	b.n	80036c0 <_printf_common+0xac>
 800369e:	3501      	adds	r5, #1
 80036a0:	68e3      	ldr	r3, [r4, #12]
 80036a2:	6832      	ldr	r2, [r6, #0]
 80036a4:	1a9b      	subs	r3, r3, r2
 80036a6:	42ab      	cmp	r3, r5
 80036a8:	ddd2      	ble.n	8003650 <_printf_common+0x3c>
 80036aa:	0022      	movs	r2, r4
 80036ac:	2301      	movs	r3, #1
 80036ae:	9901      	ldr	r1, [sp, #4]
 80036b0:	9800      	ldr	r0, [sp, #0]
 80036b2:	9f08      	ldr	r7, [sp, #32]
 80036b4:	3219      	adds	r2, #25
 80036b6:	47b8      	blx	r7
 80036b8:	3001      	adds	r0, #1
 80036ba:	d1f0      	bne.n	800369e <_printf_common+0x8a>
 80036bc:	2001      	movs	r0, #1
 80036be:	4240      	negs	r0, r0
 80036c0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80036c2:	2030      	movs	r0, #48	@ 0x30
 80036c4:	18e1      	adds	r1, r4, r3
 80036c6:	3143      	adds	r1, #67	@ 0x43
 80036c8:	7008      	strb	r0, [r1, #0]
 80036ca:	0021      	movs	r1, r4
 80036cc:	1c5a      	adds	r2, r3, #1
 80036ce:	3145      	adds	r1, #69	@ 0x45
 80036d0:	7809      	ldrb	r1, [r1, #0]
 80036d2:	18a2      	adds	r2, r4, r2
 80036d4:	3243      	adds	r2, #67	@ 0x43
 80036d6:	3302      	adds	r3, #2
 80036d8:	7011      	strb	r1, [r2, #0]
 80036da:	e7c1      	b.n	8003660 <_printf_common+0x4c>
 80036dc:	0022      	movs	r2, r4
 80036de:	2301      	movs	r3, #1
 80036e0:	9901      	ldr	r1, [sp, #4]
 80036e2:	9800      	ldr	r0, [sp, #0]
 80036e4:	9f08      	ldr	r7, [sp, #32]
 80036e6:	321a      	adds	r2, #26
 80036e8:	47b8      	blx	r7
 80036ea:	3001      	adds	r0, #1
 80036ec:	d0e6      	beq.n	80036bc <_printf_common+0xa8>
 80036ee:	3601      	adds	r6, #1
 80036f0:	e7d1      	b.n	8003696 <_printf_common+0x82>
	...

080036f4 <_printf_i>:
 80036f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036f6:	b08b      	sub	sp, #44	@ 0x2c
 80036f8:	9206      	str	r2, [sp, #24]
 80036fa:	000a      	movs	r2, r1
 80036fc:	3243      	adds	r2, #67	@ 0x43
 80036fe:	9307      	str	r3, [sp, #28]
 8003700:	9005      	str	r0, [sp, #20]
 8003702:	9203      	str	r2, [sp, #12]
 8003704:	7e0a      	ldrb	r2, [r1, #24]
 8003706:	000c      	movs	r4, r1
 8003708:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800370a:	2a78      	cmp	r2, #120	@ 0x78
 800370c:	d809      	bhi.n	8003722 <_printf_i+0x2e>
 800370e:	2a62      	cmp	r2, #98	@ 0x62
 8003710:	d80b      	bhi.n	800372a <_printf_i+0x36>
 8003712:	2a00      	cmp	r2, #0
 8003714:	d100      	bne.n	8003718 <_printf_i+0x24>
 8003716:	e0ba      	b.n	800388e <_printf_i+0x19a>
 8003718:	497a      	ldr	r1, [pc, #488]	@ (8003904 <_printf_i+0x210>)
 800371a:	9104      	str	r1, [sp, #16]
 800371c:	2a58      	cmp	r2, #88	@ 0x58
 800371e:	d100      	bne.n	8003722 <_printf_i+0x2e>
 8003720:	e08e      	b.n	8003840 <_printf_i+0x14c>
 8003722:	0025      	movs	r5, r4
 8003724:	3542      	adds	r5, #66	@ 0x42
 8003726:	702a      	strb	r2, [r5, #0]
 8003728:	e022      	b.n	8003770 <_printf_i+0x7c>
 800372a:	0010      	movs	r0, r2
 800372c:	3863      	subs	r0, #99	@ 0x63
 800372e:	2815      	cmp	r0, #21
 8003730:	d8f7      	bhi.n	8003722 <_printf_i+0x2e>
 8003732:	f7fc fce9 	bl	8000108 <__gnu_thumb1_case_shi>
 8003736:	0016      	.short	0x0016
 8003738:	fff6001f 	.word	0xfff6001f
 800373c:	fff6fff6 	.word	0xfff6fff6
 8003740:	001ffff6 	.word	0x001ffff6
 8003744:	fff6fff6 	.word	0xfff6fff6
 8003748:	fff6fff6 	.word	0xfff6fff6
 800374c:	0036009f 	.word	0x0036009f
 8003750:	fff6007e 	.word	0xfff6007e
 8003754:	00b0fff6 	.word	0x00b0fff6
 8003758:	0036fff6 	.word	0x0036fff6
 800375c:	fff6fff6 	.word	0xfff6fff6
 8003760:	0082      	.short	0x0082
 8003762:	0025      	movs	r5, r4
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	3542      	adds	r5, #66	@ 0x42
 8003768:	1d11      	adds	r1, r2, #4
 800376a:	6019      	str	r1, [r3, #0]
 800376c:	6813      	ldr	r3, [r2, #0]
 800376e:	702b      	strb	r3, [r5, #0]
 8003770:	2301      	movs	r3, #1
 8003772:	e09e      	b.n	80038b2 <_printf_i+0x1be>
 8003774:	6818      	ldr	r0, [r3, #0]
 8003776:	6809      	ldr	r1, [r1, #0]
 8003778:	1d02      	adds	r2, r0, #4
 800377a:	060d      	lsls	r5, r1, #24
 800377c:	d50b      	bpl.n	8003796 <_printf_i+0xa2>
 800377e:	6806      	ldr	r6, [r0, #0]
 8003780:	601a      	str	r2, [r3, #0]
 8003782:	2e00      	cmp	r6, #0
 8003784:	da03      	bge.n	800378e <_printf_i+0x9a>
 8003786:	232d      	movs	r3, #45	@ 0x2d
 8003788:	9a03      	ldr	r2, [sp, #12]
 800378a:	4276      	negs	r6, r6
 800378c:	7013      	strb	r3, [r2, #0]
 800378e:	4b5d      	ldr	r3, [pc, #372]	@ (8003904 <_printf_i+0x210>)
 8003790:	270a      	movs	r7, #10
 8003792:	9304      	str	r3, [sp, #16]
 8003794:	e018      	b.n	80037c8 <_printf_i+0xd4>
 8003796:	6806      	ldr	r6, [r0, #0]
 8003798:	601a      	str	r2, [r3, #0]
 800379a:	0649      	lsls	r1, r1, #25
 800379c:	d5f1      	bpl.n	8003782 <_printf_i+0x8e>
 800379e:	b236      	sxth	r6, r6
 80037a0:	e7ef      	b.n	8003782 <_printf_i+0x8e>
 80037a2:	6808      	ldr	r0, [r1, #0]
 80037a4:	6819      	ldr	r1, [r3, #0]
 80037a6:	c940      	ldmia	r1!, {r6}
 80037a8:	0605      	lsls	r5, r0, #24
 80037aa:	d402      	bmi.n	80037b2 <_printf_i+0xbe>
 80037ac:	0640      	lsls	r0, r0, #25
 80037ae:	d500      	bpl.n	80037b2 <_printf_i+0xbe>
 80037b0:	b2b6      	uxth	r6, r6
 80037b2:	6019      	str	r1, [r3, #0]
 80037b4:	4b53      	ldr	r3, [pc, #332]	@ (8003904 <_printf_i+0x210>)
 80037b6:	270a      	movs	r7, #10
 80037b8:	9304      	str	r3, [sp, #16]
 80037ba:	2a6f      	cmp	r2, #111	@ 0x6f
 80037bc:	d100      	bne.n	80037c0 <_printf_i+0xcc>
 80037be:	3f02      	subs	r7, #2
 80037c0:	0023      	movs	r3, r4
 80037c2:	2200      	movs	r2, #0
 80037c4:	3343      	adds	r3, #67	@ 0x43
 80037c6:	701a      	strb	r2, [r3, #0]
 80037c8:	6863      	ldr	r3, [r4, #4]
 80037ca:	60a3      	str	r3, [r4, #8]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	db06      	blt.n	80037de <_printf_i+0xea>
 80037d0:	2104      	movs	r1, #4
 80037d2:	6822      	ldr	r2, [r4, #0]
 80037d4:	9d03      	ldr	r5, [sp, #12]
 80037d6:	438a      	bics	r2, r1
 80037d8:	6022      	str	r2, [r4, #0]
 80037da:	4333      	orrs	r3, r6
 80037dc:	d00c      	beq.n	80037f8 <_printf_i+0x104>
 80037de:	9d03      	ldr	r5, [sp, #12]
 80037e0:	0030      	movs	r0, r6
 80037e2:	0039      	movs	r1, r7
 80037e4:	f7fc fd20 	bl	8000228 <__aeabi_uidivmod>
 80037e8:	9b04      	ldr	r3, [sp, #16]
 80037ea:	3d01      	subs	r5, #1
 80037ec:	5c5b      	ldrb	r3, [r3, r1]
 80037ee:	702b      	strb	r3, [r5, #0]
 80037f0:	0033      	movs	r3, r6
 80037f2:	0006      	movs	r6, r0
 80037f4:	429f      	cmp	r7, r3
 80037f6:	d9f3      	bls.n	80037e0 <_printf_i+0xec>
 80037f8:	2f08      	cmp	r7, #8
 80037fa:	d109      	bne.n	8003810 <_printf_i+0x11c>
 80037fc:	6823      	ldr	r3, [r4, #0]
 80037fe:	07db      	lsls	r3, r3, #31
 8003800:	d506      	bpl.n	8003810 <_printf_i+0x11c>
 8003802:	6862      	ldr	r2, [r4, #4]
 8003804:	6923      	ldr	r3, [r4, #16]
 8003806:	429a      	cmp	r2, r3
 8003808:	dc02      	bgt.n	8003810 <_printf_i+0x11c>
 800380a:	2330      	movs	r3, #48	@ 0x30
 800380c:	3d01      	subs	r5, #1
 800380e:	702b      	strb	r3, [r5, #0]
 8003810:	9b03      	ldr	r3, [sp, #12]
 8003812:	1b5b      	subs	r3, r3, r5
 8003814:	6123      	str	r3, [r4, #16]
 8003816:	9b07      	ldr	r3, [sp, #28]
 8003818:	0021      	movs	r1, r4
 800381a:	9300      	str	r3, [sp, #0]
 800381c:	9805      	ldr	r0, [sp, #20]
 800381e:	9b06      	ldr	r3, [sp, #24]
 8003820:	aa09      	add	r2, sp, #36	@ 0x24
 8003822:	f7ff fef7 	bl	8003614 <_printf_common>
 8003826:	3001      	adds	r0, #1
 8003828:	d148      	bne.n	80038bc <_printf_i+0x1c8>
 800382a:	2001      	movs	r0, #1
 800382c:	4240      	negs	r0, r0
 800382e:	b00b      	add	sp, #44	@ 0x2c
 8003830:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003832:	2220      	movs	r2, #32
 8003834:	6809      	ldr	r1, [r1, #0]
 8003836:	430a      	orrs	r2, r1
 8003838:	6022      	str	r2, [r4, #0]
 800383a:	2278      	movs	r2, #120	@ 0x78
 800383c:	4932      	ldr	r1, [pc, #200]	@ (8003908 <_printf_i+0x214>)
 800383e:	9104      	str	r1, [sp, #16]
 8003840:	0021      	movs	r1, r4
 8003842:	3145      	adds	r1, #69	@ 0x45
 8003844:	700a      	strb	r2, [r1, #0]
 8003846:	6819      	ldr	r1, [r3, #0]
 8003848:	6822      	ldr	r2, [r4, #0]
 800384a:	c940      	ldmia	r1!, {r6}
 800384c:	0610      	lsls	r0, r2, #24
 800384e:	d402      	bmi.n	8003856 <_printf_i+0x162>
 8003850:	0650      	lsls	r0, r2, #25
 8003852:	d500      	bpl.n	8003856 <_printf_i+0x162>
 8003854:	b2b6      	uxth	r6, r6
 8003856:	6019      	str	r1, [r3, #0]
 8003858:	07d3      	lsls	r3, r2, #31
 800385a:	d502      	bpl.n	8003862 <_printf_i+0x16e>
 800385c:	2320      	movs	r3, #32
 800385e:	4313      	orrs	r3, r2
 8003860:	6023      	str	r3, [r4, #0]
 8003862:	2e00      	cmp	r6, #0
 8003864:	d001      	beq.n	800386a <_printf_i+0x176>
 8003866:	2710      	movs	r7, #16
 8003868:	e7aa      	b.n	80037c0 <_printf_i+0xcc>
 800386a:	2220      	movs	r2, #32
 800386c:	6823      	ldr	r3, [r4, #0]
 800386e:	4393      	bics	r3, r2
 8003870:	6023      	str	r3, [r4, #0]
 8003872:	e7f8      	b.n	8003866 <_printf_i+0x172>
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	680d      	ldr	r5, [r1, #0]
 8003878:	1d10      	adds	r0, r2, #4
 800387a:	6949      	ldr	r1, [r1, #20]
 800387c:	6018      	str	r0, [r3, #0]
 800387e:	6813      	ldr	r3, [r2, #0]
 8003880:	062e      	lsls	r6, r5, #24
 8003882:	d501      	bpl.n	8003888 <_printf_i+0x194>
 8003884:	6019      	str	r1, [r3, #0]
 8003886:	e002      	b.n	800388e <_printf_i+0x19a>
 8003888:	066d      	lsls	r5, r5, #25
 800388a:	d5fb      	bpl.n	8003884 <_printf_i+0x190>
 800388c:	8019      	strh	r1, [r3, #0]
 800388e:	2300      	movs	r3, #0
 8003890:	9d03      	ldr	r5, [sp, #12]
 8003892:	6123      	str	r3, [r4, #16]
 8003894:	e7bf      	b.n	8003816 <_printf_i+0x122>
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	1d11      	adds	r1, r2, #4
 800389a:	6019      	str	r1, [r3, #0]
 800389c:	6815      	ldr	r5, [r2, #0]
 800389e:	2100      	movs	r1, #0
 80038a0:	0028      	movs	r0, r5
 80038a2:	6862      	ldr	r2, [r4, #4]
 80038a4:	f000 f856 	bl	8003954 <memchr>
 80038a8:	2800      	cmp	r0, #0
 80038aa:	d001      	beq.n	80038b0 <_printf_i+0x1bc>
 80038ac:	1b40      	subs	r0, r0, r5
 80038ae:	6060      	str	r0, [r4, #4]
 80038b0:	6863      	ldr	r3, [r4, #4]
 80038b2:	6123      	str	r3, [r4, #16]
 80038b4:	2300      	movs	r3, #0
 80038b6:	9a03      	ldr	r2, [sp, #12]
 80038b8:	7013      	strb	r3, [r2, #0]
 80038ba:	e7ac      	b.n	8003816 <_printf_i+0x122>
 80038bc:	002a      	movs	r2, r5
 80038be:	6923      	ldr	r3, [r4, #16]
 80038c0:	9906      	ldr	r1, [sp, #24]
 80038c2:	9805      	ldr	r0, [sp, #20]
 80038c4:	9d07      	ldr	r5, [sp, #28]
 80038c6:	47a8      	blx	r5
 80038c8:	3001      	adds	r0, #1
 80038ca:	d0ae      	beq.n	800382a <_printf_i+0x136>
 80038cc:	6823      	ldr	r3, [r4, #0]
 80038ce:	079b      	lsls	r3, r3, #30
 80038d0:	d415      	bmi.n	80038fe <_printf_i+0x20a>
 80038d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80038d4:	68e0      	ldr	r0, [r4, #12]
 80038d6:	4298      	cmp	r0, r3
 80038d8:	daa9      	bge.n	800382e <_printf_i+0x13a>
 80038da:	0018      	movs	r0, r3
 80038dc:	e7a7      	b.n	800382e <_printf_i+0x13a>
 80038de:	0022      	movs	r2, r4
 80038e0:	2301      	movs	r3, #1
 80038e2:	9906      	ldr	r1, [sp, #24]
 80038e4:	9805      	ldr	r0, [sp, #20]
 80038e6:	9e07      	ldr	r6, [sp, #28]
 80038e8:	3219      	adds	r2, #25
 80038ea:	47b0      	blx	r6
 80038ec:	3001      	adds	r0, #1
 80038ee:	d09c      	beq.n	800382a <_printf_i+0x136>
 80038f0:	3501      	adds	r5, #1
 80038f2:	68e3      	ldr	r3, [r4, #12]
 80038f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80038f6:	1a9b      	subs	r3, r3, r2
 80038f8:	42ab      	cmp	r3, r5
 80038fa:	dcf0      	bgt.n	80038de <_printf_i+0x1ea>
 80038fc:	e7e9      	b.n	80038d2 <_printf_i+0x1de>
 80038fe:	2500      	movs	r5, #0
 8003900:	e7f7      	b.n	80038f2 <_printf_i+0x1fe>
 8003902:	46c0      	nop			@ (mov r8, r8)
 8003904:	08003c21 	.word	0x08003c21
 8003908:	08003c32 	.word	0x08003c32

0800390c <memmove>:
 800390c:	b510      	push	{r4, lr}
 800390e:	4288      	cmp	r0, r1
 8003910:	d902      	bls.n	8003918 <memmove+0xc>
 8003912:	188b      	adds	r3, r1, r2
 8003914:	4298      	cmp	r0, r3
 8003916:	d308      	bcc.n	800392a <memmove+0x1e>
 8003918:	2300      	movs	r3, #0
 800391a:	429a      	cmp	r2, r3
 800391c:	d007      	beq.n	800392e <memmove+0x22>
 800391e:	5ccc      	ldrb	r4, [r1, r3]
 8003920:	54c4      	strb	r4, [r0, r3]
 8003922:	3301      	adds	r3, #1
 8003924:	e7f9      	b.n	800391a <memmove+0xe>
 8003926:	5c8b      	ldrb	r3, [r1, r2]
 8003928:	5483      	strb	r3, [r0, r2]
 800392a:	3a01      	subs	r2, #1
 800392c:	d2fb      	bcs.n	8003926 <memmove+0x1a>
 800392e:	bd10      	pop	{r4, pc}

08003930 <_sbrk_r>:
 8003930:	2300      	movs	r3, #0
 8003932:	b570      	push	{r4, r5, r6, lr}
 8003934:	4d06      	ldr	r5, [pc, #24]	@ (8003950 <_sbrk_r+0x20>)
 8003936:	0004      	movs	r4, r0
 8003938:	0008      	movs	r0, r1
 800393a:	602b      	str	r3, [r5, #0]
 800393c:	f7fd fae6 	bl	8000f0c <_sbrk>
 8003940:	1c43      	adds	r3, r0, #1
 8003942:	d103      	bne.n	800394c <_sbrk_r+0x1c>
 8003944:	682b      	ldr	r3, [r5, #0]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d000      	beq.n	800394c <_sbrk_r+0x1c>
 800394a:	6023      	str	r3, [r4, #0]
 800394c:	bd70      	pop	{r4, r5, r6, pc}
 800394e:	46c0      	nop			@ (mov r8, r8)
 8003950:	200004d4 	.word	0x200004d4

08003954 <memchr>:
 8003954:	b2c9      	uxtb	r1, r1
 8003956:	1882      	adds	r2, r0, r2
 8003958:	4290      	cmp	r0, r2
 800395a:	d101      	bne.n	8003960 <memchr+0xc>
 800395c:	2000      	movs	r0, #0
 800395e:	4770      	bx	lr
 8003960:	7803      	ldrb	r3, [r0, #0]
 8003962:	428b      	cmp	r3, r1
 8003964:	d0fb      	beq.n	800395e <memchr+0xa>
 8003966:	3001      	adds	r0, #1
 8003968:	e7f6      	b.n	8003958 <memchr+0x4>

0800396a <memcpy>:
 800396a:	2300      	movs	r3, #0
 800396c:	b510      	push	{r4, lr}
 800396e:	429a      	cmp	r2, r3
 8003970:	d100      	bne.n	8003974 <memcpy+0xa>
 8003972:	bd10      	pop	{r4, pc}
 8003974:	5ccc      	ldrb	r4, [r1, r3]
 8003976:	54c4      	strb	r4, [r0, r3]
 8003978:	3301      	adds	r3, #1
 800397a:	e7f8      	b.n	800396e <memcpy+0x4>

0800397c <_realloc_r>:
 800397c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800397e:	0006      	movs	r6, r0
 8003980:	000c      	movs	r4, r1
 8003982:	0015      	movs	r5, r2
 8003984:	2900      	cmp	r1, #0
 8003986:	d105      	bne.n	8003994 <_realloc_r+0x18>
 8003988:	0011      	movs	r1, r2
 800398a:	f7ff fc55 	bl	8003238 <_malloc_r>
 800398e:	0004      	movs	r4, r0
 8003990:	0020      	movs	r0, r4
 8003992:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003994:	2a00      	cmp	r2, #0
 8003996:	d103      	bne.n	80039a0 <_realloc_r+0x24>
 8003998:	f7ff fbe2 	bl	8003160 <_free_r>
 800399c:	002c      	movs	r4, r5
 800399e:	e7f7      	b.n	8003990 <_realloc_r+0x14>
 80039a0:	f000 f81c 	bl	80039dc <_malloc_usable_size_r>
 80039a4:	0007      	movs	r7, r0
 80039a6:	4285      	cmp	r5, r0
 80039a8:	d802      	bhi.n	80039b0 <_realloc_r+0x34>
 80039aa:	0843      	lsrs	r3, r0, #1
 80039ac:	42ab      	cmp	r3, r5
 80039ae:	d3ef      	bcc.n	8003990 <_realloc_r+0x14>
 80039b0:	0029      	movs	r1, r5
 80039b2:	0030      	movs	r0, r6
 80039b4:	f7ff fc40 	bl	8003238 <_malloc_r>
 80039b8:	9001      	str	r0, [sp, #4]
 80039ba:	2800      	cmp	r0, #0
 80039bc:	d101      	bne.n	80039c2 <_realloc_r+0x46>
 80039be:	9c01      	ldr	r4, [sp, #4]
 80039c0:	e7e6      	b.n	8003990 <_realloc_r+0x14>
 80039c2:	002a      	movs	r2, r5
 80039c4:	42bd      	cmp	r5, r7
 80039c6:	d900      	bls.n	80039ca <_realloc_r+0x4e>
 80039c8:	003a      	movs	r2, r7
 80039ca:	0021      	movs	r1, r4
 80039cc:	9801      	ldr	r0, [sp, #4]
 80039ce:	f7ff ffcc 	bl	800396a <memcpy>
 80039d2:	0021      	movs	r1, r4
 80039d4:	0030      	movs	r0, r6
 80039d6:	f7ff fbc3 	bl	8003160 <_free_r>
 80039da:	e7f0      	b.n	80039be <_realloc_r+0x42>

080039dc <_malloc_usable_size_r>:
 80039dc:	1f0b      	subs	r3, r1, #4
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	1f18      	subs	r0, r3, #4
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	da01      	bge.n	80039ea <_malloc_usable_size_r+0xe>
 80039e6:	580b      	ldr	r3, [r1, r0]
 80039e8:	18c0      	adds	r0, r0, r3
 80039ea:	4770      	bx	lr

080039ec <_init>:
 80039ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039ee:	46c0      	nop			@ (mov r8, r8)
 80039f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039f2:	bc08      	pop	{r3}
 80039f4:	469e      	mov	lr, r3
 80039f6:	4770      	bx	lr

080039f8 <_fini>:
 80039f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039fa:	46c0      	nop			@ (mov r8, r8)
 80039fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039fe:	bc08      	pop	{r3}
 8003a00:	469e      	mov	lr, r3
 8003a02:	4770      	bx	lr
