library (pll ){
  delay_model : table_lookup;
  date : "Wed Mar 16 14:30:14 2011" ;
  revision : "0.0" ;
  bus_naming_style : "%s[%d]" ;
  capacitive_load_unit ( 1.0000,pf);
  comment : "Generated By Encounter v10.12-e077_1 ((32bit) 03/15/2011 13:43 (Linux 2.6)) Using do_extract_model -lib_name pll pll.lib" ;
  current_unit : "1mA" ;
  pulling_resistance_unit : "1kohm" ;
  time_unit : "1ns" ;
  voltage_unit : "1V" ;
  leakage_power_unit : "1nW" ;
  input_threshold_pct_fall : 50.0000;
  input_threshold_pct_rise : 50.0000;
  output_threshold_pct_fall : 50.0000;
  output_threshold_pct_rise : 50.0000;
  slew_lower_threshold_pct_fall : 10.0000;
  slew_lower_threshold_pct_rise : 10.0000;
  slew_upper_threshold_pct_fall : 90.0000;
  slew_upper_threshold_pct_rise : 90.0000;
  slew_derate_from_library : 1.0000;
  
  operating_conditions (slow ){
    process :  1.0000;
    temperature :  125.0000;
    voltage :  1.0800;
    tree_type :  "worst_case_tree" ;
  }
  default_operating_conditions : "slow" ;
  nom_process : 1.0000;
  nom_temperature : 125.0000;
  nom_voltage : 1.0800;
  default_fanout_load : 0.0000;
  default_inout_pin_cap : 0.0000;
  default_input_pin_cap : 0.0000;
  default_output_pin_cap : 0.0000;
  default_wire_load_area : 0.0000;
  default_wire_load_capacitance : 0.0000;
  default_wire_load_resistance : 3.7000;

  cell (pll ) { 
    area :  0.0000;
    dont_touch : true ;
    pin (refclk ) { 
      direction : input ;
      clock : true;  
    }
    pin (reset ) { 
      direction : input ;
    }
    pin (clk1x ) { 
      direction : output ;
      function : "refclk";
      clock : true;  
    }
    pin (clk2x ) { 
      direction : output ;
      function : "refclk";
      clock : true;  
    }
    
  }
  
}
