$comment
	File created using the following command:
		vcd file booth.msim.vcd -direction
$end
$date
	Thu Dec 16 05:16:05 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module booth_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 6 " input_mr [5:0] $end
$var reg 6 # md [5:0] $end
$var reg 6 $ mr [5:0] $end
$var reg 1 % rst_PC $end
$var wire 1 & init_reg_saida $end
$var wire 1 ' result [11] $end
$var wire 1 ( result [10] $end
$var wire 1 ) result [9] $end
$var wire 1 * result [8] $end
$var wire 1 + result [7] $end
$var wire 1 , result [6] $end
$var wire 1 - result [5] $end
$var wire 1 . result [4] $end
$var wire 1 / result [3] $end
$var wire 1 0 result [2] $end
$var wire 1 1 result [1] $end
$var wire 1 2 result [0] $end
$var wire 1 3 saida_adder [11] $end
$var wire 1 4 saida_adder [10] $end
$var wire 1 5 saida_adder [9] $end
$var wire 1 6 saida_adder [8] $end
$var wire 1 7 saida_adder [7] $end
$var wire 1 8 saida_adder [6] $end
$var wire 1 9 saida_adder [5] $end
$var wire 1 : saida_adder [4] $end
$var wire 1 ; saida_adder [3] $end
$var wire 1 < saida_adder [2] $end
$var wire 1 = saida_adder [1] $end
$var wire 1 > saida_adder [0] $end
$var wire 1 ? saida_shift [11] $end
$var wire 1 @ saida_shift [10] $end
$var wire 1 A saida_shift [9] $end
$var wire 1 B saida_shift [8] $end
$var wire 1 C saida_shift [7] $end
$var wire 1 D saida_shift [6] $end
$var wire 1 E saida_shift [5] $end
$var wire 1 F saida_shift [4] $end
$var wire 1 G saida_shift [3] $end
$var wire 1 H saida_shift [2] $end
$var wire 1 I saida_shift [1] $end
$var wire 1 J saida_shift [0] $end
$var wire 1 K saidaReg1 [11] $end
$var wire 1 L saidaReg1 [10] $end
$var wire 1 M saidaReg1 [9] $end
$var wire 1 N saidaReg1 [8] $end
$var wire 1 O saidaReg1 [7] $end
$var wire 1 P saidaReg1 [6] $end
$var wire 1 Q saidaReg1 [5] $end
$var wire 1 R saidaReg1 [4] $end
$var wire 1 S saidaReg1 [3] $end
$var wire 1 T saidaReg1 [2] $end
$var wire 1 U saidaReg1 [1] $end
$var wire 1 V saidaReg1 [0] $end
$var wire 1 W saidaReg2 [11] $end
$var wire 1 X saidaReg2 [10] $end
$var wire 1 Y saidaReg2 [9] $end
$var wire 1 Z saidaReg2 [8] $end
$var wire 1 [ saidaReg2 [7] $end
$var wire 1 \ saidaReg2 [6] $end
$var wire 1 ] saidaReg2 [5] $end
$var wire 1 ^ saidaReg2 [4] $end
$var wire 1 _ saidaReg2 [3] $end
$var wire 1 ` saidaReg2 [2] $end
$var wire 1 a saidaReg2 [1] $end
$var wire 1 b saidaReg2 [0] $end
$var wire 1 c saidaReg3 [11] $end
$var wire 1 d saidaReg3 [10] $end
$var wire 1 e saidaReg3 [9] $end
$var wire 1 f saidaReg3 [8] $end
$var wire 1 g saidaReg3 [7] $end
$var wire 1 h saidaReg3 [6] $end
$var wire 1 i saidaReg3 [5] $end
$var wire 1 j saidaReg3 [4] $end
$var wire 1 k saidaReg3 [3] $end
$var wire 1 l saidaReg3 [2] $end
$var wire 1 m saidaReg3 [1] $end
$var wire 1 n saidaReg3 [0] $end
$var wire 1 o selec_mux_saida [1] $end
$var wire 1 p selec_mux_saida [0] $end
$var wire 1 q selec_mux_saida1 [11] $end
$var wire 1 r selec_mux_saida1 [10] $end
$var wire 1 s selec_mux_saida1 [9] $end
$var wire 1 t selec_mux_saida1 [8] $end
$var wire 1 u selec_mux_saida1 [7] $end
$var wire 1 v selec_mux_saida1 [6] $end
$var wire 1 w selec_mux_saida1 [5] $end
$var wire 1 x selec_mux_saida1 [4] $end
$var wire 1 y selec_mux_saida1 [3] $end
$var wire 1 z selec_mux_saida1 [2] $end
$var wire 1 { selec_mux_saida1 [1] $end
$var wire 1 | selec_mux_saida1 [0] $end
$var wire 1 } write_reg2_saida $end
$var wire 1 ~ write_reg3_saida $end
$var wire 1 !! write_reg_saida $end
$var wire 1 "! sampler $end
$scope module i1 $end
$var wire 1 #! gnd $end
$var wire 1 $! vcc $end
$var wire 1 %! unknown $end
$var tri1 1 &! devclrn $end
$var tri1 1 '! devpor $end
$var tri1 1 (! devoe $end
$var wire 1 )! shift_select_input|Mux9~0_combout $end
$var wire 1 *! input_mr[0]~input_o $end
$var wire 1 +! input_mr[1]~input_o $end
$var wire 1 ,! input_mr[2]~input_o $end
$var wire 1 -! input_mr[3]~input_o $end
$var wire 1 .! input_mr[4]~input_o $end
$var wire 1 /! input_mr[5]~input_o $end
$var wire 1 0! result[0]~output_o $end
$var wire 1 1! result[1]~output_o $end
$var wire 1 2! result[2]~output_o $end
$var wire 1 3! result[3]~output_o $end
$var wire 1 4! result[4]~output_o $end
$var wire 1 5! result[5]~output_o $end
$var wire 1 6! result[6]~output_o $end
$var wire 1 7! result[7]~output_o $end
$var wire 1 8! result[8]~output_o $end
$var wire 1 9! result[9]~output_o $end
$var wire 1 :! result[10]~output_o $end
$var wire 1 ;! result[11]~output_o $end
$var wire 1 <! saidaReg2[0]~output_o $end
$var wire 1 =! saidaReg2[1]~output_o $end
$var wire 1 >! saidaReg2[2]~output_o $end
$var wire 1 ?! saidaReg2[3]~output_o $end
$var wire 1 @! saidaReg2[4]~output_o $end
$var wire 1 A! saidaReg2[5]~output_o $end
$var wire 1 B! saidaReg2[6]~output_o $end
$var wire 1 C! saidaReg2[7]~output_o $end
$var wire 1 D! saidaReg2[8]~output_o $end
$var wire 1 E! saidaReg2[9]~output_o $end
$var wire 1 F! saidaReg2[10]~output_o $end
$var wire 1 G! saidaReg2[11]~output_o $end
$var wire 1 H! saidaReg3[0]~output_o $end
$var wire 1 I! saidaReg3[1]~output_o $end
$var wire 1 J! saidaReg3[2]~output_o $end
$var wire 1 K! saidaReg3[3]~output_o $end
$var wire 1 L! saidaReg3[4]~output_o $end
$var wire 1 M! saidaReg3[5]~output_o $end
$var wire 1 N! saidaReg3[6]~output_o $end
$var wire 1 O! saidaReg3[7]~output_o $end
$var wire 1 P! saidaReg3[8]~output_o $end
$var wire 1 Q! saidaReg3[9]~output_o $end
$var wire 1 R! saidaReg3[10]~output_o $end
$var wire 1 S! saidaReg3[11]~output_o $end
$var wire 1 T! selec_mux_saida1[0]~output_o $end
$var wire 1 U! selec_mux_saida1[1]~output_o $end
$var wire 1 V! selec_mux_saida1[2]~output_o $end
$var wire 1 W! selec_mux_saida1[3]~output_o $end
$var wire 1 X! selec_mux_saida1[4]~output_o $end
$var wire 1 Y! selec_mux_saida1[5]~output_o $end
$var wire 1 Z! selec_mux_saida1[6]~output_o $end
$var wire 1 [! selec_mux_saida1[7]~output_o $end
$var wire 1 \! selec_mux_saida1[8]~output_o $end
$var wire 1 ]! selec_mux_saida1[9]~output_o $end
$var wire 1 ^! selec_mux_saida1[10]~output_o $end
$var wire 1 _! selec_mux_saida1[11]~output_o $end
$var wire 1 `! saida_shift[0]~output_o $end
$var wire 1 a! saida_shift[1]~output_o $end
$var wire 1 b! saida_shift[2]~output_o $end
$var wire 1 c! saida_shift[3]~output_o $end
$var wire 1 d! saida_shift[4]~output_o $end
$var wire 1 e! saida_shift[5]~output_o $end
$var wire 1 f! saida_shift[6]~output_o $end
$var wire 1 g! saida_shift[7]~output_o $end
$var wire 1 h! saida_shift[8]~output_o $end
$var wire 1 i! saida_shift[9]~output_o $end
$var wire 1 j! saida_shift[10]~output_o $end
$var wire 1 k! saida_shift[11]~output_o $end
$var wire 1 l! saidaReg1[0]~output_o $end
$var wire 1 m! saidaReg1[1]~output_o $end
$var wire 1 n! saidaReg1[2]~output_o $end
$var wire 1 o! saidaReg1[3]~output_o $end
$var wire 1 p! saidaReg1[4]~output_o $end
$var wire 1 q! saidaReg1[5]~output_o $end
$var wire 1 r! saidaReg1[6]~output_o $end
$var wire 1 s! saidaReg1[7]~output_o $end
$var wire 1 t! saidaReg1[8]~output_o $end
$var wire 1 u! saidaReg1[9]~output_o $end
$var wire 1 v! saidaReg1[10]~output_o $end
$var wire 1 w! saidaReg1[11]~output_o $end
$var wire 1 x! selec_mux_saida[0]~output_o $end
$var wire 1 y! selec_mux_saida[1]~output_o $end
$var wire 1 z! write_reg_saida~output_o $end
$var wire 1 {! write_reg2_saida~output_o $end
$var wire 1 |! write_reg3_saida~output_o $end
$var wire 1 }! init_reg_saida~output_o $end
$var wire 1 ~! saida_adder[0]~output_o $end
$var wire 1 !" saida_adder[1]~output_o $end
$var wire 1 "" saida_adder[2]~output_o $end
$var wire 1 #" saida_adder[3]~output_o $end
$var wire 1 $" saida_adder[4]~output_o $end
$var wire 1 %" saida_adder[5]~output_o $end
$var wire 1 &" saida_adder[6]~output_o $end
$var wire 1 '" saida_adder[7]~output_o $end
$var wire 1 (" saida_adder[8]~output_o $end
$var wire 1 )" saida_adder[9]~output_o $end
$var wire 1 *" saida_adder[10]~output_o $end
$var wire 1 +" saida_adder[11]~output_o $end
$var wire 1 ," state_machine|state.s0~0_combout $end
$var wire 1 -" state_machine|state.s0~q $end
$var wire 1 ." rst_PC~input_o $end
$var wire 1 /" state_machine|state~19_combout $end
$var wire 1 0" state_machine|state.s1~q $end
$var wire 1 1" state_machine|write_reg~0_combout $end
$var wire 1 2" dec_mux|Mux11~0_combout $end
$var wire 1 3" md[0]~input_o $end
$var wire 1 4" state_machine|state~21_combout $end
$var wire 1 5" state_machine|state.s3~q $end
$var wire 1 6" state_machine|mr_with_bit_n~0_combout $end
$var wire 1 7" mr[3]~input_o $end
$var wire 1 8" mr[1]~input_o $end
$var wire 1 9" state_machine|Selector2~0_combout $end
$var wire 1 :" mr[4]~input_o $end
$var wire 1 ;" mr[2]~input_o $end
$var wire 1 <" mr[0]~input_o $end
$var wire 1 =" state_machine|Selector1~0_combout $end
$var wire 1 >" shift_select_input|Mux11~0_combout $end
$var wire 1 ?" dec_reg2|output_reg~0_combout $end
$var wire 1 @" state_machine|state~20_combout $end
$var wire 1 A" state_machine|state.s2~q $end
$var wire 1 B" dec_reg2|output_reg[11]~1_combout $end
$var wire 1 C" dec_reg|output_reg[0]~0_combout $end
$var wire 1 D" add|Add0~1_sumout $end
$var wire 1 E" mr[5]~input_o $end
$var wire 1 F" state_machine|Selector0~0_combout $end
$var wire 1 G" md[1]~input_o $end
$var wire 1 H" shift_select_input|Mux10~0_combout $end
$var wire 1 I" dec_mux|Mux10~0_combout $end
$var wire 1 J" add|Add0~2 $end
$var wire 1 K" add|Add0~5_sumout $end
$var wire 1 L" state_machine|state~17_combout $end
$var wire 1 M" state_machine|state.s5~q $end
$var wire 1 N" state_machine|WideOr2~combout $end
$var wire 1 O" shift_select_input|Mux11~1_combout $end
$var wire 1 P" md[2]~input_o $end
$var wire 1 Q" dec|result_dec[2]~0_combout $end
$var wire 1 R" dec_mux|Mux9~0_combout $end
$var wire 1 S" add|Add0~6 $end
$var wire 1 T" add|Add0~9_sumout $end
$var wire 1 U" dec|result_dec[1]~1_combout $end
$var wire 1 V" dec|Add0~0_combout $end
$var wire 1 W" md[3]~input_o $end
$var wire 1 X" dec|result_dec[3]~2_combout $end
$var wire 1 Y" dec_mux|Mux8~0_combout $end
$var wire 1 Z" add|Add0~10 $end
$var wire 1 [" add|Add0~13_sumout $end
$var wire 1 \" dec|Add0~1_combout $end
$var wire 1 ]" md[4]~input_o $end
$var wire 1 ^" dec|result_dec[4]~3_combout $end
$var wire 1 _" shift_select_input|Mux7~0_combout $end
$var wire 1 `" dec_mux|Mux7~0_combout $end
$var wire 1 a" add|Add0~14 $end
$var wire 1 b" add|Add0~17_sumout $end
$var wire 1 c" dec|Add0~2_combout $end
$var wire 1 d" md[5]~input_o $end
$var wire 1 e" dec|result_dec[5]~4_combout $end
$var wire 1 f" shift_select_input|Mux6~0_combout $end
$var wire 1 g" dec_mux|Mux6~0_combout $end
$var wire 1 h" add|Add0~18 $end
$var wire 1 i" add|Add0~21_sumout $end
$var wire 1 j" dec|Add0~3_combout $end
$var wire 1 k" dec|result_dec[6]~5_combout $end
$var wire 1 l" shift_select_input|Mux5~0_combout $end
$var wire 1 m" dec_mux|Mux5~0_combout $end
$var wire 1 n" add|Add0~22 $end
$var wire 1 o" add|Add0~25_sumout $end
$var wire 1 p" dec|result_dec[7]~6_combout $end
$var wire 1 q" shift_select_input|Mux4~0_combout $end
$var wire 1 r" dec_mux|Mux4~0_combout $end
$var wire 1 s" add|Add0~26 $end
$var wire 1 t" add|Add0~29_sumout $end
$var wire 1 u" shift_select_input|Mux4~1_combout $end
$var wire 1 v" shift_select_input|Mux3~0_combout $end
$var wire 1 w" shift_select_input|Mux3~1_combout $end
$var wire 1 x" dec_mux|Mux3~0_combout $end
$var wire 1 y" add|Add0~30 $end
$var wire 1 z" add|Add0~33_sumout $end
$var wire 1 {" dec_mux|Mux2~0_combout $end
$var wire 1 |" add|Add0~34 $end
$var wire 1 }" add|Add0~37_sumout $end
$var wire 1 ~" shift_select_input|Mux1~0_combout $end
$var wire 1 !# dec_mux|Mux1~0_combout $end
$var wire 1 "# add|Add0~38 $end
$var wire 1 ## add|Add0~41_sumout $end
$var wire 1 $# dec_reg2|output_reg~2_combout $end
$var wire 1 %# add|Add0~42 $end
$var wire 1 &# add|Add0~45_sumout $end
$var wire 1 '# clk~input_o $end
$var wire 1 (# add_reg|output_reg~0_combout $end
$var wire 1 )# add_reg|output_reg[0]~1_combout $end
$var wire 1 *# add_reg|output_reg~2_combout $end
$var wire 1 +# dec_mux|Mux11~1_combout $end
$var wire 1 ,# dec_mux|Mux0~0_combout $end
$var wire 1 -# shift_select_input|Mux9~1_combout $end
$var wire 1 .# shift_select_input|Mux8~0_combout $end
$var wire 1 /# shift_select_input|Mux3~2_combout $end
$var wire 1 0# shift_select_input|Mux2~0_combout $end
$var wire 1 1# state_machine|WideOr1~combout $end
$var wire 1 2# state_machine|state~16_combout $end
$var wire 1 3# state_machine|state.s4~q $end
$var wire 1 4# state_machine|state~18_combout $end
$var wire 1 5# state_machine|state.s6~q $end
$var wire 1 6# state_machine|WideOr0~combout $end
$var wire 1 7# state_machine|write_reg2~combout $end
$var wire 1 8# state_machine|write_reg3~combout $end
$var wire 1 9# dec_reg|output_reg [11] $end
$var wire 1 :# dec_reg|output_reg [10] $end
$var wire 1 ;# dec_reg|output_reg [9] $end
$var wire 1 <# dec_reg|output_reg [8] $end
$var wire 1 =# dec_reg|output_reg [7] $end
$var wire 1 ># dec_reg|output_reg [6] $end
$var wire 1 ?# dec_reg|output_reg [5] $end
$var wire 1 @# dec_reg|output_reg [4] $end
$var wire 1 A# dec_reg|output_reg [3] $end
$var wire 1 B# dec_reg|output_reg [2] $end
$var wire 1 C# dec_reg|output_reg [1] $end
$var wire 1 D# dec_reg|output_reg [0] $end
$var wire 1 E# add_reg|output_reg [11] $end
$var wire 1 F# add_reg|output_reg [10] $end
$var wire 1 G# add_reg|output_reg [9] $end
$var wire 1 H# add_reg|output_reg [8] $end
$var wire 1 I# add_reg|output_reg [7] $end
$var wire 1 J# add_reg|output_reg [6] $end
$var wire 1 K# add_reg|output_reg [5] $end
$var wire 1 L# add_reg|output_reg [4] $end
$var wire 1 M# add_reg|output_reg [3] $end
$var wire 1 N# add_reg|output_reg [2] $end
$var wire 1 O# add_reg|output_reg [1] $end
$var wire 1 P# add_reg|output_reg [0] $end
$var wire 1 Q# dec_reg2|output_reg [11] $end
$var wire 1 R# dec_reg2|output_reg [10] $end
$var wire 1 S# dec_reg2|output_reg [9] $end
$var wire 1 T# dec_reg2|output_reg [8] $end
$var wire 1 U# dec_reg2|output_reg [7] $end
$var wire 1 V# dec_reg2|output_reg [6] $end
$var wire 1 W# dec_reg2|output_reg [5] $end
$var wire 1 X# dec_reg2|output_reg [4] $end
$var wire 1 Y# dec_reg2|output_reg [3] $end
$var wire 1 Z# dec_reg2|output_reg [2] $end
$var wire 1 [# dec_reg2|output_reg [1] $end
$var wire 1 \# dec_reg2|output_reg [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
bx "
b10101 #
b11110 $
1%
1&
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
0J
1I
1H
0G
1F
0E
1D
1C
1B
1A
1@
1?
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0p
0o
0|
1{
1z
0y
1x
0w
1v
1u
1t
1s
1r
1q
0}
0~
0!!
x"!
0#!
1$!
x%!
1&!
1'!
1(!
1)!
x*!
x+!
x,!
x-!
x.!
x/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
1U!
1V!
0W!
1X!
0Y!
1Z!
1[!
1\!
1]!
1^!
1_!
0`!
1a!
1b!
0c!
1d!
0e!
1f!
1g!
1h!
1i!
1j!
1k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
1}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
1."
0/"
00"
11"
02"
13"
04"
05"
16"
17"
18"
09"
1:"
1;"
0<"
0="
0>"
1?"
0@"
0A"
1B"
1C"
0D"
0E"
1F"
0G"
1H"
1I"
0J"
0K"
0L"
0M"
1N"
0O"
1P"
1Q"
1R"
0S"
0T"
1U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
1]"
1^"
1_"
1`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
1j"
1k"
1l"
1m"
0n"
0o"
1p"
1q"
1r"
0s"
0t"
1u"
0v"
0w"
1x"
0y"
0z"
1{"
0|"
0}"
1~"
1!#
0"#
0##
1$#
0%#
0&#
0'#
1(#
1)#
1*#
0+#
1,#
1-#
0.#
1/#
10#
11#
02#
03#
04#
05#
06#
07#
08#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
$end
#50000
1!
1'#
0"!
1E#
1P#
19#
1Q#
1D#
1\#
1J"
1S!
1H!
1w!
1G!
1l!
1<!
1c
1n
1K
1W
1V
1b
1K"
1!"
11!
1=
11
#70000
0%
0."
1"!
1,"
1/"
0?"
0B"
0C"
0(#
0)#
0*#
#100000
0!
0'#
0"!
#150000
1!
1'#
1"!
10"
1-"
01"
1@"
1C"
0/"
01#
0}!
0&
11#
1z!
1x!
1!!
1p
0x!
0p
#200000
0!
0'#
0"!
#250000
1!
1'#
1"!
1A"
00"
1:#
1;#
1<#
1=#
1>#
1@#
1B#
1C#
0D#
0)!
14"
06"
1B"
0N"
1v"
11"
0@"
0C"
1S"
0J"
1v!
1u!
1t!
1s!
1r!
1p!
1n!
1m!
0l!
1L
1M
1N
1O
1P
1R
1T
1U
0V
17#
1##
1}"
1z"
1t"
1o"
1b"
1T"
0K"
1D"
1Z"
0S"
0u"
19"
1="
1w"
01#
1(#
0z!
1{!
1*"
1:!
1)"
19!
1("
18!
1'"
17!
1&"
16!
1$"
14!
1""
12!
0!"
01!
1~!
10!
0!!
1}
14
1(
15
1)
16
1*
17
1+
18
1,
1:
1.
1<
10
0=
01
1>
12
0T"
1K"
0H"
0R"
1Y"
0q"
0-#
1.#
0Z"
0Q"
0U"
0^"
0k"
0w"
1x!
0""
02!
1!"
11!
0a!
0V!
1W!
0g!
0b!
1c!
1p
0<
00
1=
11
0I
0z
1y
0C
0H
1G
1["
1T"
0p"
0~"
0I"
0r"
0$#
1#"
13!
1""
12!
0k!
0j!
0U!
0[!
1;
1/
1<
10
0?
0@
0{
0u
0["
0_"
0l"
0Y"
0.#
0x"
0/#
0{"
0,#
00#
0!#
0#"
03!
0d!
0f!
0W!
0c!
0\!
0h!
0]!
0_!
0i!
0^!
0;
0/
0F
0D
0y
0G
0t
0B
0s
0q
0A
0r
0`"
0m"
0X!
0Z!
0x
0v
#300000
0!
0'#
0"!
#350000
1!
1'#
1"!
0A"
15"
0Q#
0\#
04"
0B"
1)#
12#
0G!
0<!
0W
0b
07#
18#
1&#
0D"
1*#
0(#
0{!
1|!
1+"
1;!
0~!
00!
0}
1~
13
1'
0>
02
#400000
0!
0'#
0"!
#450000
1!
1'#
1"!
13#
05"
1F#
1G#
1H#
1I#
1J#
1L#
1N#
1O#
0P#
01"
1C"
1L"
16"
0)#
02#
1R!
1Q!
1P!
1O!
1N!
1L!
1J!
1I!
0H!
1d
1e
1f
1g
1h
1j
1l
1m
0n
16#
08#
12"
11#
0F"
1z!
1y!
0|!
1!!
1o
0~
1$#
1U"
1X"
1e"
0x!
0p
1I"
1R"
1`"
1m"
1r"
1x"
1{"
1!#
1,#
1U!
1V!
1X!
1Z!
1[!
1\!
1]!
1^!
1_!
1{
1z
1x
1v
1u
1t
1s
1r
1q
1f"
1.#
1q"
1e!
1c!
1g!
1E
1G
1C
#500000
0!
0'#
0"!
#550000
1!
1'#
1"!
03#
1M"
11"
0C"
0L"
1N"
0v"
1B"
14#
0.#
10#
17#
02"
01#
0z!
0c!
1i!
1{!
0!!
0G
1A
1}
0$#
1x!
1p
0I"
0R"
0`"
1g"
0m"
0x"
0!#
0,#
0U!
0V!
0X!
1Y!
0Z!
0\!
0^!
0_!
0{
0z
0x
1w
0v
0t
0r
0q
#600000
0!
0'#
0"!
#650000
1!
1'#
1"!
15#
0M"
1S#
1U#
1W#
1)#
1)!
0B"
1"#
1y"
1E!
1C!
1A!
1Y
1[
1]
18#
1Y"
0q"
0{"
1.#
00#
07#
0}"
0t"
1i"
1%#
1|"
1|!
1W!
0g!
0]!
1c!
0i!
0{!
0)"
09!
0'"
07!
1%"
15!
1~
1y
0C
0s
1G
0A
0}
05
0)
07
0+
19
1-
0##
0z"
1H"
0r"
0*"
0:!
0("
08!
1a!
0[!
04
0(
06
0*
1I
0u
0&#
1}"
1I"
0*#
0+"
0;!
1)"
19!
1U!
03
0'
15
1)
1{
#700000
0!
0'#
0"!
#750000
1!
1'#
1"!
0E#
0F#
0H#
0I#
1K#
0S!
0R!
0P!
0O!
1M!
0c
0d
0f
0g
1i
#800000
0!
0'#
0"!
#850000
1!
1'#
1"!
#900000
0!
0'#
0"!
#950000
1!
1'#
1"!
#1000000
