
SensorControllerFirmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e918  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000834  0800eaa8  0800eaa8  0001eaa8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f2dc  0800f2dc  000202d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800f2dc  0800f2dc  0001f2dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f2e4  0800f2e4  000202d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f2e4  0800f2e4  0001f2e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f2e8  0800f2e8  0001f2e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002d8  20000000  0800f2ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000202d8  2**0
                  CONTENTS
 10 .bss          00001e80  200002d8  200002d8  000202d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002158  20002158  000202d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000202d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bde7  00000000  00000000  00020308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003996  00000000  00000000  0003c0ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001840  00000000  00000000  0003fa88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000016e0  00000000  00000000  000412c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024060  00000000  00000000  000429a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e04a  00000000  00000000  00066a08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ca1b4  00000000  00000000  00084a52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0014ec06  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007c98  00000000  00000000  0014ec58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002d8 	.word	0x200002d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ea90 	.word	0x0800ea90

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002dc 	.word	0x200002dc
 80001cc:	0800ea90 	.word	0x0800ea90

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b974 	b.w	8000f48 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468e      	mov	lr, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14d      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4694      	mov	ip, r2
 8000c8a:	d969      	bls.n	8000d60 <__udivmoddi4+0xe8>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b152      	cbz	r2, 8000ca8 <__udivmoddi4+0x30>
 8000c92:	fa01 f302 	lsl.w	r3, r1, r2
 8000c96:	f1c2 0120 	rsb	r1, r2, #32
 8000c9a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c9e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ca6:	4094      	lsls	r4, r2
 8000ca8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cac:	0c21      	lsrs	r1, r4, #16
 8000cae:	fbbe f6f8 	udiv	r6, lr, r8
 8000cb2:	fa1f f78c 	uxth.w	r7, ip
 8000cb6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cbe:	fb06 f107 	mul.w	r1, r6, r7
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cce:	f080 811f 	bcs.w	8000f10 <__udivmoddi4+0x298>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 811c 	bls.w	8000f10 <__udivmoddi4+0x298>
 8000cd8:	3e02      	subs	r6, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a5b      	subs	r3, r3, r1
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cec:	fb00 f707 	mul.w	r7, r0, r7
 8000cf0:	42a7      	cmp	r7, r4
 8000cf2:	d90a      	bls.n	8000d0a <__udivmoddi4+0x92>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfc:	f080 810a 	bcs.w	8000f14 <__udivmoddi4+0x29c>
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	f240 8107 	bls.w	8000f14 <__udivmoddi4+0x29c>
 8000d06:	4464      	add	r4, ip
 8000d08:	3802      	subs	r0, #2
 8000d0a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d0e:	1be4      	subs	r4, r4, r7
 8000d10:	2600      	movs	r6, #0
 8000d12:	b11d      	cbz	r5, 8000d1c <__udivmoddi4+0xa4>
 8000d14:	40d4      	lsrs	r4, r2
 8000d16:	2300      	movs	r3, #0
 8000d18:	e9c5 4300 	strd	r4, r3, [r5]
 8000d1c:	4631      	mov	r1, r6
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d909      	bls.n	8000d3a <__udivmoddi4+0xc2>
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	f000 80ef 	beq.w	8000f0a <__udivmoddi4+0x292>
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d32:	4630      	mov	r0, r6
 8000d34:	4631      	mov	r1, r6
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	fab3 f683 	clz	r6, r3
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	d14a      	bne.n	8000dd8 <__udivmoddi4+0x160>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xd4>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80f9 	bhi.w	8000f3e <__udivmoddi4+0x2c6>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	469e      	mov	lr, r3
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	d0e0      	beq.n	8000d1c <__udivmoddi4+0xa4>
 8000d5a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d5e:	e7dd      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000d60:	b902      	cbnz	r2, 8000d64 <__udivmoddi4+0xec>
 8000d62:	deff      	udf	#255	; 0xff
 8000d64:	fab2 f282 	clz	r2, r2
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	f040 8092 	bne.w	8000e92 <__udivmoddi4+0x21a>
 8000d6e:	eba1 010c 	sub.w	r1, r1, ip
 8000d72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d76:	fa1f fe8c 	uxth.w	lr, ip
 8000d7a:	2601      	movs	r6, #1
 8000d7c:	0c20      	lsrs	r0, r4, #16
 8000d7e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d82:	fb07 1113 	mls	r1, r7, r3, r1
 8000d86:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8a:	fb0e f003 	mul.w	r0, lr, r3
 8000d8e:	4288      	cmp	r0, r1
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x12c>
 8000d92:	eb1c 0101 	adds.w	r1, ip, r1
 8000d96:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x12a>
 8000d9c:	4288      	cmp	r0, r1
 8000d9e:	f200 80cb 	bhi.w	8000f38 <__udivmoddi4+0x2c0>
 8000da2:	4643      	mov	r3, r8
 8000da4:	1a09      	subs	r1, r1, r0
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dac:	fb07 1110 	mls	r1, r7, r0, r1
 8000db0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000db4:	fb0e fe00 	mul.w	lr, lr, r0
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d908      	bls.n	8000dce <__udivmoddi4+0x156>
 8000dbc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dc4:	d202      	bcs.n	8000dcc <__udivmoddi4+0x154>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f200 80bb 	bhi.w	8000f42 <__udivmoddi4+0x2ca>
 8000dcc:	4608      	mov	r0, r1
 8000dce:	eba4 040e 	sub.w	r4, r4, lr
 8000dd2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dd6:	e79c      	b.n	8000d12 <__udivmoddi4+0x9a>
 8000dd8:	f1c6 0720 	rsb	r7, r6, #32
 8000ddc:	40b3      	lsls	r3, r6
 8000dde:	fa22 fc07 	lsr.w	ip, r2, r7
 8000de2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000de6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dea:	fa01 f306 	lsl.w	r3, r1, r6
 8000dee:	431c      	orrs	r4, r3
 8000df0:	40f9      	lsrs	r1, r7
 8000df2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000df6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dfa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dfe:	0c20      	lsrs	r0, r4, #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fb09 1118 	mls	r1, r9, r8, r1
 8000e08:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e10:	4288      	cmp	r0, r1
 8000e12:	fa02 f206 	lsl.w	r2, r2, r6
 8000e16:	d90b      	bls.n	8000e30 <__udivmoddi4+0x1b8>
 8000e18:	eb1c 0101 	adds.w	r1, ip, r1
 8000e1c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e20:	f080 8088 	bcs.w	8000f34 <__udivmoddi4+0x2bc>
 8000e24:	4288      	cmp	r0, r1
 8000e26:	f240 8085 	bls.w	8000f34 <__udivmoddi4+0x2bc>
 8000e2a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1a09      	subs	r1, r1, r0
 8000e32:	b2a4      	uxth	r4, r4
 8000e34:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e38:	fb09 1110 	mls	r1, r9, r0, r1
 8000e3c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e40:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e44:	458e      	cmp	lr, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x1e2>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e50:	d26c      	bcs.n	8000f2c <__udivmoddi4+0x2b4>
 8000e52:	458e      	cmp	lr, r1
 8000e54:	d96a      	bls.n	8000f2c <__udivmoddi4+0x2b4>
 8000e56:	3802      	subs	r0, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e5e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e62:	eba1 010e 	sub.w	r1, r1, lr
 8000e66:	42a1      	cmp	r1, r4
 8000e68:	46c8      	mov	r8, r9
 8000e6a:	46a6      	mov	lr, r4
 8000e6c:	d356      	bcc.n	8000f1c <__udivmoddi4+0x2a4>
 8000e6e:	d053      	beq.n	8000f18 <__udivmoddi4+0x2a0>
 8000e70:	b15d      	cbz	r5, 8000e8a <__udivmoddi4+0x212>
 8000e72:	ebb3 0208 	subs.w	r2, r3, r8
 8000e76:	eb61 010e 	sbc.w	r1, r1, lr
 8000e7a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e7e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e82:	40f1      	lsrs	r1, r6
 8000e84:	431f      	orrs	r7, r3
 8000e86:	e9c5 7100 	strd	r7, r1, [r5]
 8000e8a:	2600      	movs	r6, #0
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	f1c2 0320 	rsb	r3, r2, #32
 8000e96:	40d8      	lsrs	r0, r3
 8000e98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e9c:	fa21 f303 	lsr.w	r3, r1, r3
 8000ea0:	4091      	lsls	r1, r2
 8000ea2:	4301      	orrs	r1, r0
 8000ea4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea8:	fa1f fe8c 	uxth.w	lr, ip
 8000eac:	fbb3 f0f7 	udiv	r0, r3, r7
 8000eb0:	fb07 3610 	mls	r6, r7, r0, r3
 8000eb4:	0c0b      	lsrs	r3, r1, #16
 8000eb6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eba:	fb00 f60e 	mul.w	r6, r0, lr
 8000ebe:	429e      	cmp	r6, r3
 8000ec0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x260>
 8000ec6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eca:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ece:	d22f      	bcs.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed0:	429e      	cmp	r6, r3
 8000ed2:	d92d      	bls.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	4463      	add	r3, ip
 8000ed8:	1b9b      	subs	r3, r3, r6
 8000eda:	b289      	uxth	r1, r1
 8000edc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ee0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ee4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee8:	fb06 f30e 	mul.w	r3, r6, lr
 8000eec:	428b      	cmp	r3, r1
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x28a>
 8000ef0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ef8:	d216      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	d914      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000efe:	3e02      	subs	r6, #2
 8000f00:	4461      	add	r1, ip
 8000f02:	1ac9      	subs	r1, r1, r3
 8000f04:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f08:	e738      	b.n	8000d7c <__udivmoddi4+0x104>
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e705      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e3      	b.n	8000cdc <__udivmoddi4+0x64>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6f8      	b.n	8000d0a <__udivmoddi4+0x92>
 8000f18:	454b      	cmp	r3, r9
 8000f1a:	d2a9      	bcs.n	8000e70 <__udivmoddi4+0x1f8>
 8000f1c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f20:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7a3      	b.n	8000e70 <__udivmoddi4+0x1f8>
 8000f28:	4646      	mov	r6, r8
 8000f2a:	e7ea      	b.n	8000f02 <__udivmoddi4+0x28a>
 8000f2c:	4620      	mov	r0, r4
 8000f2e:	e794      	b.n	8000e5a <__udivmoddi4+0x1e2>
 8000f30:	4640      	mov	r0, r8
 8000f32:	e7d1      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f34:	46d0      	mov	r8, sl
 8000f36:	e77b      	b.n	8000e30 <__udivmoddi4+0x1b8>
 8000f38:	3b02      	subs	r3, #2
 8000f3a:	4461      	add	r1, ip
 8000f3c:	e732      	b.n	8000da4 <__udivmoddi4+0x12c>
 8000f3e:	4630      	mov	r0, r6
 8000f40:	e709      	b.n	8000d56 <__udivmoddi4+0xde>
 8000f42:	4464      	add	r4, ip
 8000f44:	3802      	subs	r0, #2
 8000f46:	e742      	b.n	8000dce <__udivmoddi4+0x156>

08000f48 <__aeabi_idiv0>:
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop

08000f4c <init_IMU>:
int16_t Gyro_Y_RAW = 0;
int16_t Gyro_Z_RAW = 0;

float Ax, Ay, Az, p, q, r;

void init_IMU(void) {
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af04      	add	r7, sp, #16
	imuStatus = HAL_I2C_Mem_Read(&hi2c1, (0x68 << 1), 0x75, I2C_MEMADD_SIZE_8BIT, &whoamiData, 1, 100);
 8000f52:	2364      	movs	r3, #100	; 0x64
 8000f54:	9302      	str	r3, [sp, #8]
 8000f56:	2301      	movs	r3, #1
 8000f58:	9301      	str	r3, [sp, #4]
 8000f5a:	4b23      	ldr	r3, [pc, #140]	; (8000fe8 <init_IMU+0x9c>)
 8000f5c:	9300      	str	r3, [sp, #0]
 8000f5e:	2301      	movs	r3, #1
 8000f60:	2275      	movs	r2, #117	; 0x75
 8000f62:	21d0      	movs	r1, #208	; 0xd0
 8000f64:	4821      	ldr	r0, [pc, #132]	; (8000fec <init_IMU+0xa0>)
 8000f66:	f001 fec1 	bl	8002cec <HAL_I2C_Mem_Read>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	4b20      	ldr	r3, [pc, #128]	; (8000ff0 <init_IMU+0xa4>)
 8000f70:	701a      	strb	r2, [r3, #0]
	if(whoamiData == 0x68) {
 8000f72:	4b1d      	ldr	r3, [pc, #116]	; (8000fe8 <init_IMU+0x9c>)
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	2b68      	cmp	r3, #104	; 0x68
 8000f78:	d133      	bne.n	8000fe2 <init_IMU+0x96>
		//Wake up the sensor
		HAL_I2C_Mem_Write(&hi2c1, (0x68 << 1), 0x6B, I2C_MEMADD_SIZE_8BIT, &pwrMgmtData, 1, 1000);
 8000f7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f7e:	9302      	str	r3, [sp, #8]
 8000f80:	2301      	movs	r3, #1
 8000f82:	9301      	str	r3, [sp, #4]
 8000f84:	4b1b      	ldr	r3, [pc, #108]	; (8000ff4 <init_IMU+0xa8>)
 8000f86:	9300      	str	r3, [sp, #0]
 8000f88:	2301      	movs	r3, #1
 8000f8a:	226b      	movs	r2, #107	; 0x6b
 8000f8c:	21d0      	movs	r1, #208	; 0xd0
 8000f8e:	4817      	ldr	r0, [pc, #92]	; (8000fec <init_IMU+0xa0>)
 8000f90:	f001 fdb2 	bl	8002af8 <HAL_I2C_Mem_Write>

		//Set Gyro sample rate to 1KHz
		HAL_I2C_Mem_Write(&hi2c1, (0x68 << 1), 0x19, I2C_MEMADD_SIZE_8BIT, &smplRateData, 1, 1000);
 8000f94:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f98:	9302      	str	r3, [sp, #8]
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	9301      	str	r3, [sp, #4]
 8000f9e:	4b16      	ldr	r3, [pc, #88]	; (8000ff8 <init_IMU+0xac>)
 8000fa0:	9300      	str	r3, [sp, #0]
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	2219      	movs	r2, #25
 8000fa6:	21d0      	movs	r1, #208	; 0xd0
 8000fa8:	4810      	ldr	r0, [pc, #64]	; (8000fec <init_IMU+0xa0>)
 8000faa:	f001 fda5 	bl	8002af8 <HAL_I2C_Mem_Write>

		//Set accel config to +/- 2g and gyro to +/- 250 dps
		HAL_I2C_Mem_Write(&hi2c1, (0x68 << 1), 0x1C, I2C_MEMADD_SIZE_8BIT, &configData, 1, 1000);
 8000fae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fb2:	9302      	str	r3, [sp, #8]
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	9301      	str	r3, [sp, #4]
 8000fb8:	4b10      	ldr	r3, [pc, #64]	; (8000ffc <init_IMU+0xb0>)
 8000fba:	9300      	str	r3, [sp, #0]
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	221c      	movs	r2, #28
 8000fc0:	21d0      	movs	r1, #208	; 0xd0
 8000fc2:	480a      	ldr	r0, [pc, #40]	; (8000fec <init_IMU+0xa0>)
 8000fc4:	f001 fd98 	bl	8002af8 <HAL_I2C_Mem_Write>
		HAL_I2C_Mem_Write(&hi2c1, (0x68 << 1), 0x1B, I2C_MEMADD_SIZE_8BIT, &configData, 1, 1000);
 8000fc8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fcc:	9302      	str	r3, [sp, #8]
 8000fce:	2301      	movs	r3, #1
 8000fd0:	9301      	str	r3, [sp, #4]
 8000fd2:	4b0a      	ldr	r3, [pc, #40]	; (8000ffc <init_IMU+0xb0>)
 8000fd4:	9300      	str	r3, [sp, #0]
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	221b      	movs	r2, #27
 8000fda:	21d0      	movs	r1, #208	; 0xd0
 8000fdc:	4803      	ldr	r0, [pc, #12]	; (8000fec <init_IMU+0xa0>)
 8000fde:	f001 fd8b 	bl	8002af8 <HAL_I2C_Mem_Write>
	}
}
 8000fe2:	bf00      	nop
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	2000050c 	.word	0x2000050c
 8000fec:	200002f4 	.word	0x200002f4
 8000ff0:	2000050d 	.word	0x2000050d
 8000ff4:	2000050e 	.word	0x2000050e
 8000ff8:	20000000 	.word	0x20000000
 8000ffc:	2000050f 	.word	0x2000050f

08001000 <readAccel>:

void readAccel(void) {
 8001000:	b580      	push	{r7, lr}
 8001002:	b086      	sub	sp, #24
 8001004:	af04      	add	r7, sp, #16
	uint8_t accelData[6];

	HAL_I2C_Mem_Read (&hi2c1, (0x68 << 1), 0x3B, 1, accelData, 6, 1000);
 8001006:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800100a:	9302      	str	r3, [sp, #8]
 800100c:	2306      	movs	r3, #6
 800100e:	9301      	str	r3, [sp, #4]
 8001010:	463b      	mov	r3, r7
 8001012:	9300      	str	r3, [sp, #0]
 8001014:	2301      	movs	r3, #1
 8001016:	223b      	movs	r2, #59	; 0x3b
 8001018:	21d0      	movs	r1, #208	; 0xd0
 800101a:	483f      	ldr	r0, [pc, #252]	; (8001118 <readAccel+0x118>)
 800101c:	f001 fe66 	bl	8002cec <HAL_I2C_Mem_Read>

	Accel_X_RAW = (int16_t)(accelData[0] << 8 | accelData [1]);
 8001020:	783b      	ldrb	r3, [r7, #0]
 8001022:	021b      	lsls	r3, r3, #8
 8001024:	b21a      	sxth	r2, r3
 8001026:	787b      	ldrb	r3, [r7, #1]
 8001028:	b21b      	sxth	r3, r3
 800102a:	4313      	orrs	r3, r2
 800102c:	b21a      	sxth	r2, r3
 800102e:	4b3b      	ldr	r3, [pc, #236]	; (800111c <readAccel+0x11c>)
 8001030:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(accelData[2] << 8 | accelData [3]);
 8001032:	78bb      	ldrb	r3, [r7, #2]
 8001034:	021b      	lsls	r3, r3, #8
 8001036:	b21a      	sxth	r2, r3
 8001038:	78fb      	ldrb	r3, [r7, #3]
 800103a:	b21b      	sxth	r3, r3
 800103c:	4313      	orrs	r3, r2
 800103e:	b21a      	sxth	r2, r3
 8001040:	4b37      	ldr	r3, [pc, #220]	; (8001120 <readAccel+0x120>)
 8001042:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(accelData[4] << 8 | accelData [5]);
 8001044:	793b      	ldrb	r3, [r7, #4]
 8001046:	021b      	lsls	r3, r3, #8
 8001048:	b21a      	sxth	r2, r3
 800104a:	797b      	ldrb	r3, [r7, #5]
 800104c:	b21b      	sxth	r3, r3
 800104e:	4313      	orrs	r3, r2
 8001050:	b21a      	sxth	r2, r3
 8001052:	4b34      	ldr	r3, [pc, #208]	; (8001124 <readAccel+0x124>)
 8001054:	801a      	strh	r2, [r3, #0]

	//Get approximate acceleration in m/s^2
	Ax = Accel_X_RAW/16384.0 * G_MS2;
 8001056:	4b31      	ldr	r3, [pc, #196]	; (800111c <readAccel+0x11c>)
 8001058:	f9b3 3000 	ldrsh.w	r3, [r3]
 800105c:	4618      	mov	r0, r3
 800105e:	f7ff fa61 	bl	8000524 <__aeabi_i2d>
 8001062:	f04f 0200 	mov.w	r2, #0
 8001066:	4b30      	ldr	r3, [pc, #192]	; (8001128 <readAccel+0x128>)
 8001068:	f7ff fbf0 	bl	800084c <__aeabi_ddiv>
 800106c:	4602      	mov	r2, r0
 800106e:	460b      	mov	r3, r1
 8001070:	4610      	mov	r0, r2
 8001072:	4619      	mov	r1, r3
 8001074:	a326      	add	r3, pc, #152	; (adr r3, 8001110 <readAccel+0x110>)
 8001076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800107a:	f7ff fabd 	bl	80005f8 <__aeabi_dmul>
 800107e:	4602      	mov	r2, r0
 8001080:	460b      	mov	r3, r1
 8001082:	4610      	mov	r0, r2
 8001084:	4619      	mov	r1, r3
 8001086:	f7ff fd8f 	bl	8000ba8 <__aeabi_d2f>
 800108a:	4603      	mov	r3, r0
 800108c:	4a27      	ldr	r2, [pc, #156]	; (800112c <readAccel+0x12c>)
 800108e:	6013      	str	r3, [r2, #0]
	Ay = Accel_Y_RAW/16384.0 * G_MS2;
 8001090:	4b23      	ldr	r3, [pc, #140]	; (8001120 <readAccel+0x120>)
 8001092:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001096:	4618      	mov	r0, r3
 8001098:	f7ff fa44 	bl	8000524 <__aeabi_i2d>
 800109c:	f04f 0200 	mov.w	r2, #0
 80010a0:	4b21      	ldr	r3, [pc, #132]	; (8001128 <readAccel+0x128>)
 80010a2:	f7ff fbd3 	bl	800084c <__aeabi_ddiv>
 80010a6:	4602      	mov	r2, r0
 80010a8:	460b      	mov	r3, r1
 80010aa:	4610      	mov	r0, r2
 80010ac:	4619      	mov	r1, r3
 80010ae:	a318      	add	r3, pc, #96	; (adr r3, 8001110 <readAccel+0x110>)
 80010b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b4:	f7ff faa0 	bl	80005f8 <__aeabi_dmul>
 80010b8:	4602      	mov	r2, r0
 80010ba:	460b      	mov	r3, r1
 80010bc:	4610      	mov	r0, r2
 80010be:	4619      	mov	r1, r3
 80010c0:	f7ff fd72 	bl	8000ba8 <__aeabi_d2f>
 80010c4:	4603      	mov	r3, r0
 80010c6:	4a1a      	ldr	r2, [pc, #104]	; (8001130 <readAccel+0x130>)
 80010c8:	6013      	str	r3, [r2, #0]
	Az = Accel_Z_RAW/16384.0 * G_MS2;
 80010ca:	4b16      	ldr	r3, [pc, #88]	; (8001124 <readAccel+0x124>)
 80010cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff fa27 	bl	8000524 <__aeabi_i2d>
 80010d6:	f04f 0200 	mov.w	r2, #0
 80010da:	4b13      	ldr	r3, [pc, #76]	; (8001128 <readAccel+0x128>)
 80010dc:	f7ff fbb6 	bl	800084c <__aeabi_ddiv>
 80010e0:	4602      	mov	r2, r0
 80010e2:	460b      	mov	r3, r1
 80010e4:	4610      	mov	r0, r2
 80010e6:	4619      	mov	r1, r3
 80010e8:	a309      	add	r3, pc, #36	; (adr r3, 8001110 <readAccel+0x110>)
 80010ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ee:	f7ff fa83 	bl	80005f8 <__aeabi_dmul>
 80010f2:	4602      	mov	r2, r0
 80010f4:	460b      	mov	r3, r1
 80010f6:	4610      	mov	r0, r2
 80010f8:	4619      	mov	r1, r3
 80010fa:	f7ff fd55 	bl	8000ba8 <__aeabi_d2f>
 80010fe:	4603      	mov	r3, r0
 8001100:	4a0c      	ldr	r2, [pc, #48]	; (8001134 <readAccel+0x134>)
 8001102:	6013      	str	r3, [r2, #0]
}
 8001104:	bf00      	nop
 8001106:	3708      	adds	r7, #8
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	f3af 8000 	nop.w
 8001110:	60000000 	.word	0x60000000
 8001114:	40239eb8 	.word	0x40239eb8
 8001118:	200002f4 	.word	0x200002f4
 800111c:	20000510 	.word	0x20000510
 8001120:	20000512 	.word	0x20000512
 8001124:	20000514 	.word	0x20000514
 8001128:	40d00000 	.word	0x40d00000
 800112c:	2000051c 	.word	0x2000051c
 8001130:	20000520 	.word	0x20000520
 8001134:	20000524 	.word	0x20000524

08001138 <readGyro>:

void readGyro(void) {
 8001138:	b580      	push	{r7, lr}
 800113a:	b086      	sub	sp, #24
 800113c:	af04      	add	r7, sp, #16
	uint8_t gyroData[6];

	// Read 6 BYTES of data starting from GYRO_XOUT_H register

	HAL_I2C_Mem_Read (&hi2c1, (0x68 << 1), 0x43, 1, gyroData, 6, 1000);
 800113e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001142:	9302      	str	r3, [sp, #8]
 8001144:	2306      	movs	r3, #6
 8001146:	9301      	str	r3, [sp, #4]
 8001148:	463b      	mov	r3, r7
 800114a:	9300      	str	r3, [sp, #0]
 800114c:	2301      	movs	r3, #1
 800114e:	2243      	movs	r2, #67	; 0x43
 8001150:	21d0      	movs	r1, #208	; 0xd0
 8001152:	484f      	ldr	r0, [pc, #316]	; (8001290 <readGyro+0x158>)
 8001154:	f001 fdca 	bl	8002cec <HAL_I2C_Mem_Read>

	Gyro_X_RAW = (int16_t)(gyroData[0] << 8 | gyroData [1]);
 8001158:	783b      	ldrb	r3, [r7, #0]
 800115a:	021b      	lsls	r3, r3, #8
 800115c:	b21a      	sxth	r2, r3
 800115e:	787b      	ldrb	r3, [r7, #1]
 8001160:	b21b      	sxth	r3, r3
 8001162:	4313      	orrs	r3, r2
 8001164:	b21a      	sxth	r2, r3
 8001166:	4b4b      	ldr	r3, [pc, #300]	; (8001294 <readGyro+0x15c>)
 8001168:	801a      	strh	r2, [r3, #0]
	Gyro_Y_RAW = (int16_t)(gyroData[2] << 8 | gyroData [3]);
 800116a:	78bb      	ldrb	r3, [r7, #2]
 800116c:	021b      	lsls	r3, r3, #8
 800116e:	b21a      	sxth	r2, r3
 8001170:	78fb      	ldrb	r3, [r7, #3]
 8001172:	b21b      	sxth	r3, r3
 8001174:	4313      	orrs	r3, r2
 8001176:	b21a      	sxth	r2, r3
 8001178:	4b47      	ldr	r3, [pc, #284]	; (8001298 <readGyro+0x160>)
 800117a:	801a      	strh	r2, [r3, #0]
	Gyro_Z_RAW = (int16_t)(gyroData[4] << 8 | gyroData [5]);
 800117c:	793b      	ldrb	r3, [r7, #4]
 800117e:	021b      	lsls	r3, r3, #8
 8001180:	b21a      	sxth	r2, r3
 8001182:	797b      	ldrb	r3, [r7, #5]
 8001184:	b21b      	sxth	r3, r3
 8001186:	4313      	orrs	r3, r2
 8001188:	b21a      	sxth	r2, r3
 800118a:	4b44      	ldr	r3, [pc, #272]	; (800129c <readGyro+0x164>)
 800118c:	801a      	strh	r2, [r3, #0]

	//Convert to rads per second
	p = Gyro_X_RAW/131.0 * M_PI / 180;
 800118e:	4b41      	ldr	r3, [pc, #260]	; (8001294 <readGyro+0x15c>)
 8001190:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff f9c5 	bl	8000524 <__aeabi_i2d>
 800119a:	a339      	add	r3, pc, #228	; (adr r3, 8001280 <readGyro+0x148>)
 800119c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011a0:	f7ff fb54 	bl	800084c <__aeabi_ddiv>
 80011a4:	4602      	mov	r2, r0
 80011a6:	460b      	mov	r3, r1
 80011a8:	4610      	mov	r0, r2
 80011aa:	4619      	mov	r1, r3
 80011ac:	a336      	add	r3, pc, #216	; (adr r3, 8001288 <readGyro+0x150>)
 80011ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b2:	f7ff fa21 	bl	80005f8 <__aeabi_dmul>
 80011b6:	4602      	mov	r2, r0
 80011b8:	460b      	mov	r3, r1
 80011ba:	4610      	mov	r0, r2
 80011bc:	4619      	mov	r1, r3
 80011be:	f04f 0200 	mov.w	r2, #0
 80011c2:	4b37      	ldr	r3, [pc, #220]	; (80012a0 <readGyro+0x168>)
 80011c4:	f7ff fb42 	bl	800084c <__aeabi_ddiv>
 80011c8:	4602      	mov	r2, r0
 80011ca:	460b      	mov	r3, r1
 80011cc:	4610      	mov	r0, r2
 80011ce:	4619      	mov	r1, r3
 80011d0:	f7ff fcea 	bl	8000ba8 <__aeabi_d2f>
 80011d4:	4603      	mov	r3, r0
 80011d6:	4a33      	ldr	r2, [pc, #204]	; (80012a4 <readGyro+0x16c>)
 80011d8:	6013      	str	r3, [r2, #0]
	q = -1 * Gyro_Y_RAW/131.0 * M_PI / 180;
 80011da:	4b2f      	ldr	r3, [pc, #188]	; (8001298 <readGyro+0x160>)
 80011dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011e0:	425b      	negs	r3, r3
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7ff f99e 	bl	8000524 <__aeabi_i2d>
 80011e8:	a325      	add	r3, pc, #148	; (adr r3, 8001280 <readGyro+0x148>)
 80011ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ee:	f7ff fb2d 	bl	800084c <__aeabi_ddiv>
 80011f2:	4602      	mov	r2, r0
 80011f4:	460b      	mov	r3, r1
 80011f6:	4610      	mov	r0, r2
 80011f8:	4619      	mov	r1, r3
 80011fa:	a323      	add	r3, pc, #140	; (adr r3, 8001288 <readGyro+0x150>)
 80011fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001200:	f7ff f9fa 	bl	80005f8 <__aeabi_dmul>
 8001204:	4602      	mov	r2, r0
 8001206:	460b      	mov	r3, r1
 8001208:	4610      	mov	r0, r2
 800120a:	4619      	mov	r1, r3
 800120c:	f04f 0200 	mov.w	r2, #0
 8001210:	4b23      	ldr	r3, [pc, #140]	; (80012a0 <readGyro+0x168>)
 8001212:	f7ff fb1b 	bl	800084c <__aeabi_ddiv>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	4610      	mov	r0, r2
 800121c:	4619      	mov	r1, r3
 800121e:	f7ff fcc3 	bl	8000ba8 <__aeabi_d2f>
 8001222:	4603      	mov	r3, r0
 8001224:	4a20      	ldr	r2, [pc, #128]	; (80012a8 <readGyro+0x170>)
 8001226:	6013      	str	r3, [r2, #0]
	r = -1 * Gyro_Z_RAW/131.0 * M_PI / 180;
 8001228:	4b1c      	ldr	r3, [pc, #112]	; (800129c <readGyro+0x164>)
 800122a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800122e:	425b      	negs	r3, r3
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff f977 	bl	8000524 <__aeabi_i2d>
 8001236:	a312      	add	r3, pc, #72	; (adr r3, 8001280 <readGyro+0x148>)
 8001238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800123c:	f7ff fb06 	bl	800084c <__aeabi_ddiv>
 8001240:	4602      	mov	r2, r0
 8001242:	460b      	mov	r3, r1
 8001244:	4610      	mov	r0, r2
 8001246:	4619      	mov	r1, r3
 8001248:	a30f      	add	r3, pc, #60	; (adr r3, 8001288 <readGyro+0x150>)
 800124a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800124e:	f7ff f9d3 	bl	80005f8 <__aeabi_dmul>
 8001252:	4602      	mov	r2, r0
 8001254:	460b      	mov	r3, r1
 8001256:	4610      	mov	r0, r2
 8001258:	4619      	mov	r1, r3
 800125a:	f04f 0200 	mov.w	r2, #0
 800125e:	4b10      	ldr	r3, [pc, #64]	; (80012a0 <readGyro+0x168>)
 8001260:	f7ff faf4 	bl	800084c <__aeabi_ddiv>
 8001264:	4602      	mov	r2, r0
 8001266:	460b      	mov	r3, r1
 8001268:	4610      	mov	r0, r2
 800126a:	4619      	mov	r1, r3
 800126c:	f7ff fc9c 	bl	8000ba8 <__aeabi_d2f>
 8001270:	4603      	mov	r3, r0
 8001272:	4a0e      	ldr	r2, [pc, #56]	; (80012ac <readGyro+0x174>)
 8001274:	6013      	str	r3, [r2, #0]

}
 8001276:	bf00      	nop
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	00000000 	.word	0x00000000
 8001284:	40606000 	.word	0x40606000
 8001288:	54442d18 	.word	0x54442d18
 800128c:	400921fb 	.word	0x400921fb
 8001290:	200002f4 	.word	0x200002f4
 8001294:	20000516 	.word	0x20000516
 8001298:	20000518 	.word	0x20000518
 800129c:	2000051a 	.word	0x2000051a
 80012a0:	40668000 	.word	0x40668000
 80012a4:	20000528 	.word	0x20000528
 80012a8:	2000052c 	.word	0x2000052c
 80012ac:	20000530 	.word	0x20000530

080012b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012b0:	b5b0      	push	{r4, r5, r7, lr}
 80012b2:	ed2d 8b02 	vpush	{d8}
 80012b6:	b094      	sub	sp, #80	; 0x50
 80012b8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012ba:	f000 ff7b 	bl	80021b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012be:	f000 f907 	bl	80014d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012c2:	f000 fb99 	bl	80019f8 <MX_GPIO_Init>
  MX_I2C1_Init();
 80012c6:	f000 f96d 	bl	80015a4 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 80012ca:	f000 fb6b 	bl	80019a4 <MX_USART2_UART_Init>
  MX_USB_DEVICE_Init();
 80012ce:	f008 feed 	bl	800a0ac <MX_USB_DEVICE_Init>
  MX_I2C2_Init();
 80012d2:	f000 f995 	bl	8001600 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 80012d6:	f000 fb3b 	bl	8001950 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80012da:	f000 f9f5 	bl	80016c8 <MX_TIM3_Init>
  MX_TIM8_Init();
 80012de:	f000 fa8b 	bl	80017f8 <MX_TIM8_Init>
  MX_SPI1_Init();
 80012e2:	f000 f9bb 	bl	800165c <MX_SPI1_Init>
  /* USER CODE BEGIN WHILE */

  uint8_t logBuf[32];
  uint8_t bufLen;

  float phiHat_acc_rad = 0.0f;
 80012e6:	f04f 0300 	mov.w	r3, #0
 80012ea:	637b      	str	r3, [r7, #52]	; 0x34
  float thetaHat_acc_rad = 0.0f;
 80012ec:	f04f 0300 	mov.w	r3, #0
 80012f0:	633b      	str	r3, [r7, #48]	; 0x30
  float phiDot_rps = 0.0f;
 80012f2:	f04f 0300 	mov.w	r3, #0
 80012f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  float thetaDot_rps = 0.0f;
 80012f8:	f04f 0300 	mov.w	r3, #0
 80012fc:	62bb      	str	r3, [r7, #40]	; 0x28
  float phiHat_rad = 0.0f;
 80012fe:	f04f 0300 	mov.w	r3, #0
 8001302:	63fb      	str	r3, [r7, #60]	; 0x3c
  float thetaHat_rad = 0.0f;
 8001304:	f04f 0300 	mov.w	r3, #0
 8001308:	63bb      	str	r3, [r7, #56]	; 0x38
  init_IMU();
 800130a:	f7ff fe1f 	bl	8000f4c <init_IMU>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	readAccel();
 800130e:	f7ff fe77 	bl	8001000 <readAccel>
	readGyro();
 8001312:	f7ff ff11 	bl	8001138 <readGyro>

	phiHat_acc_rad = atanf(Ay / Az);
 8001316:	4b62      	ldr	r3, [pc, #392]	; (80014a0 <main+0x1f0>)
 8001318:	ed93 7a00 	vldr	s14, [r3]
 800131c:	4b61      	ldr	r3, [pc, #388]	; (80014a4 <main+0x1f4>)
 800131e:	edd3 7a00 	vldr	s15, [r3]
 8001322:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001326:	eeb0 0a66 	vmov.f32	s0, s13
 800132a:	f00c fb15 	bl	800d958 <atanf>
 800132e:	ed87 0a0d 	vstr	s0, [r7, #52]	; 0x34
	thetaHat_acc_rad = asinf(Ax / G_MS2);
 8001332:	4b5d      	ldr	r3, [pc, #372]	; (80014a8 <main+0x1f8>)
 8001334:	edd3 7a00 	vldr	s15, [r3]
 8001338:	eddf 6a5c 	vldr	s13, [pc, #368]	; 80014ac <main+0x1fc>
 800133c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001340:	eeb0 0a47 	vmov.f32	s0, s14
 8001344:	f00c fc9a 	bl	800dc7c <asinf>
 8001348:	ed87 0a0c 	vstr	s0, [r7, #48]	; 0x30


	phiDot_rps = p + (tanf(thetaHat_rad) * sinf(phiHat_rad) * q) + (tanf(thetaHat_rad) * cosf(phiHat_rad) * r);
 800134c:	ed97 0a0e 	vldr	s0, [r7, #56]	; 0x38
 8001350:	f00c fc68 	bl	800dc24 <tanf>
 8001354:	eeb0 8a40 	vmov.f32	s16, s0
 8001358:	ed97 0a0f 	vldr	s0, [r7, #60]	; 0x3c
 800135c:	f00c fc1c 	bl	800db98 <sinf>
 8001360:	eef0 7a40 	vmov.f32	s15, s0
 8001364:	ee28 7a27 	vmul.f32	s14, s16, s15
 8001368:	4b51      	ldr	r3, [pc, #324]	; (80014b0 <main+0x200>)
 800136a:	edd3 7a00 	vldr	s15, [r3]
 800136e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001372:	4b50      	ldr	r3, [pc, #320]	; (80014b4 <main+0x204>)
 8001374:	edd3 7a00 	vldr	s15, [r3]
 8001378:	ee37 8a27 	vadd.f32	s16, s14, s15
 800137c:	ed97 0a0e 	vldr	s0, [r7, #56]	; 0x38
 8001380:	f00c fc50 	bl	800dc24 <tanf>
 8001384:	eef0 8a40 	vmov.f32	s17, s0
 8001388:	ed97 0a0f 	vldr	s0, [r7, #60]	; 0x3c
 800138c:	f00c fbb8 	bl	800db00 <cosf>
 8001390:	eef0 7a40 	vmov.f32	s15, s0
 8001394:	ee28 7aa7 	vmul.f32	s14, s17, s15
 8001398:	4b47      	ldr	r3, [pc, #284]	; (80014b8 <main+0x208>)
 800139a:	edd3 7a00 	vldr	s15, [r3]
 800139e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013a2:	ee78 7a27 	vadd.f32	s15, s16, s15
 80013a6:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	thetaDot_rps = cosf(phiHat_rad) * q - sinf(phiHat_rad) * r;
 80013aa:	ed97 0a0f 	vldr	s0, [r7, #60]	; 0x3c
 80013ae:	f00c fba7 	bl	800db00 <cosf>
 80013b2:	eeb0 7a40 	vmov.f32	s14, s0
 80013b6:	4b3e      	ldr	r3, [pc, #248]	; (80014b0 <main+0x200>)
 80013b8:	edd3 7a00 	vldr	s15, [r3]
 80013bc:	ee27 8a27 	vmul.f32	s16, s14, s15
 80013c0:	ed97 0a0f 	vldr	s0, [r7, #60]	; 0x3c
 80013c4:	f00c fbe8 	bl	800db98 <sinf>
 80013c8:	eeb0 7a40 	vmov.f32	s14, s0
 80013cc:	4b3a      	ldr	r3, [pc, #232]	; (80014b8 <main+0x208>)
 80013ce:	edd3 7a00 	vldr	s15, [r3]
 80013d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013d6:	ee78 7a67 	vsub.f32	s15, s16, s15
 80013da:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	phiHat_rad = CF_ALPHA * phiHat_acc_rad + (1.0f - CF_ALPHA) * (phiHat_rad + (50 / 1000.0f) * phiDot_rps);
 80013de:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80013e2:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80014bc <main+0x20c>
 80013e6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013ea:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80013ee:	eddf 6a34 	vldr	s13, [pc, #208]	; 80014c0 <main+0x210>
 80013f2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80013f6:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80013fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80013fe:	eddf 6a31 	vldr	s13, [pc, #196]	; 80014c4 <main+0x214>
 8001402:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001406:	ee77 7a27 	vadd.f32	s15, s14, s15
 800140a:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	thetaHat_rad = CF_ALPHA * thetaHat_acc_rad + (1.0f - CF_ALPHA) * (thetaHat_rad + (50 / 1000.0f) * thetaDot_rps);
 800140e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001412:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80014bc <main+0x20c>
 8001416:	ee27 7a87 	vmul.f32	s14, s15, s14
 800141a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800141e:	eddf 6a28 	vldr	s13, [pc, #160]	; 80014c0 <main+0x210>
 8001422:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001426:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800142a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800142e:	eddf 6a25 	vldr	s13, [pc, #148]	; 80014c4 <main+0x214>
 8001432:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001436:	ee77 7a27 	vadd.f32	s15, s14, s15
 800143a:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

	bufLen = snprintf(logBuf, 32, "%.3f,%.3f\r\n", phiHat_rad * RAD_TO_DEG, thetaHat_rad * RAD_TO_DEG);
 800143e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001442:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80014c8 <main+0x218>
 8001446:	ee67 7a87 	vmul.f32	s15, s15, s14
 800144a:	ee17 0a90 	vmov	r0, s15
 800144e:	f7ff f87b 	bl	8000548 <__aeabi_f2d>
 8001452:	4604      	mov	r4, r0
 8001454:	460d      	mov	r5, r1
 8001456:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800145a:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80014c8 <main+0x218>
 800145e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001462:	ee17 0a90 	vmov	r0, s15
 8001466:	f7ff f86f 	bl	8000548 <__aeabi_f2d>
 800146a:	4602      	mov	r2, r0
 800146c:	460b      	mov	r3, r1
 800146e:	1d38      	adds	r0, r7, #4
 8001470:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001474:	e9cd 4500 	strd	r4, r5, [sp]
 8001478:	4a14      	ldr	r2, [pc, #80]	; (80014cc <main+0x21c>)
 800147a:	2120      	movs	r1, #32
 800147c:	f009 ffe0 	bl	800b440 <sniprintf>
 8001480:	4603      	mov	r3, r0
 8001482:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	//bufLen = snprintf(logBuf, 32, "%.3f,%.3f,%.3f\r\n", p, q, r);

	CDC_Transmit_FS((uint8_t *) logBuf, bufLen);
 8001486:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800148a:	b29a      	uxth	r2, r3
 800148c:	1d3b      	adds	r3, r7, #4
 800148e:	4611      	mov	r1, r2
 8001490:	4618      	mov	r0, r3
 8001492:	f008 fedd 	bl	800a250 <CDC_Transmit_FS>

	HAL_Delay(50);
 8001496:	2032      	movs	r0, #50	; 0x32
 8001498:	f000 fefe 	bl	8002298 <HAL_Delay>
	readAccel();
 800149c:	e737      	b.n	800130e <main+0x5e>
 800149e:	bf00      	nop
 80014a0:	20000520 	.word	0x20000520
 80014a4:	20000524 	.word	0x20000524
 80014a8:	2000051c 	.word	0x2000051c
 80014ac:	411cf5c3 	.word	0x411cf5c3
 80014b0:	2000052c 	.word	0x2000052c
 80014b4:	20000528 	.word	0x20000528
 80014b8:	20000530 	.word	0x20000530
 80014bc:	3ccccccd 	.word	0x3ccccccd
 80014c0:	3d4ccccd 	.word	0x3d4ccccd
 80014c4:	3f79999a 	.word	0x3f79999a
 80014c8:	42652ee1 	.word	0x42652ee1
 80014cc:	0800eaa8 	.word	0x0800eaa8

080014d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b094      	sub	sp, #80	; 0x50
 80014d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014d6:	f107 0320 	add.w	r3, r7, #32
 80014da:	2230      	movs	r2, #48	; 0x30
 80014dc:	2100      	movs	r1, #0
 80014de:	4618      	mov	r0, r3
 80014e0:	f009 fb3c 	bl	800ab5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014e4:	f107 030c 	add.w	r3, r7, #12
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	605a      	str	r2, [r3, #4]
 80014ee:	609a      	str	r2, [r3, #8]
 80014f0:	60da      	str	r2, [r3, #12]
 80014f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014f4:	2300      	movs	r3, #0
 80014f6:	60bb      	str	r3, [r7, #8]
 80014f8:	4b28      	ldr	r3, [pc, #160]	; (800159c <SystemClock_Config+0xcc>)
 80014fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014fc:	4a27      	ldr	r2, [pc, #156]	; (800159c <SystemClock_Config+0xcc>)
 80014fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001502:	6413      	str	r3, [r2, #64]	; 0x40
 8001504:	4b25      	ldr	r3, [pc, #148]	; (800159c <SystemClock_Config+0xcc>)
 8001506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001508:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800150c:	60bb      	str	r3, [r7, #8]
 800150e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001510:	2300      	movs	r3, #0
 8001512:	607b      	str	r3, [r7, #4]
 8001514:	4b22      	ldr	r3, [pc, #136]	; (80015a0 <SystemClock_Config+0xd0>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a21      	ldr	r2, [pc, #132]	; (80015a0 <SystemClock_Config+0xd0>)
 800151a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800151e:	6013      	str	r3, [r2, #0]
 8001520:	4b1f      	ldr	r3, [pc, #124]	; (80015a0 <SystemClock_Config+0xd0>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001528:	607b      	str	r3, [r7, #4]
 800152a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800152c:	2301      	movs	r3, #1
 800152e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001530:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001534:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001536:	2302      	movs	r3, #2
 8001538:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800153a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800153e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001540:	2308      	movs	r3, #8
 8001542:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001544:	2360      	movs	r3, #96	; 0x60
 8001546:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001548:	2302      	movs	r3, #2
 800154a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800154c:	2304      	movs	r3, #4
 800154e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001550:	f107 0320 	add.w	r3, r7, #32
 8001554:	4618      	mov	r0, r3
 8001556:	f003 fbc7 	bl	8004ce8 <HAL_RCC_OscConfig>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001560:	f000 faaa 	bl	8001ab8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001564:	230f      	movs	r3, #15
 8001566:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001568:	2302      	movs	r3, #2
 800156a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800156c:	2300      	movs	r3, #0
 800156e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001570:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001574:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001576:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800157a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800157c:	f107 030c 	add.w	r3, r7, #12
 8001580:	2103      	movs	r1, #3
 8001582:	4618      	mov	r0, r3
 8001584:	f003 fe28 	bl	80051d8 <HAL_RCC_ClockConfig>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800158e:	f000 fa93 	bl	8001ab8 <Error_Handler>
  }
}
 8001592:	bf00      	nop
 8001594:	3750      	adds	r7, #80	; 0x50
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	40023800 	.word	0x40023800
 80015a0:	40007000 	.word	0x40007000

080015a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015a8:	4b12      	ldr	r3, [pc, #72]	; (80015f4 <MX_I2C1_Init+0x50>)
 80015aa:	4a13      	ldr	r2, [pc, #76]	; (80015f8 <MX_I2C1_Init+0x54>)
 80015ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80015ae:	4b11      	ldr	r3, [pc, #68]	; (80015f4 <MX_I2C1_Init+0x50>)
 80015b0:	4a12      	ldr	r2, [pc, #72]	; (80015fc <MX_I2C1_Init+0x58>)
 80015b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015b4:	4b0f      	ldr	r3, [pc, #60]	; (80015f4 <MX_I2C1_Init+0x50>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015ba:	4b0e      	ldr	r3, [pc, #56]	; (80015f4 <MX_I2C1_Init+0x50>)
 80015bc:	2200      	movs	r2, #0
 80015be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015c0:	4b0c      	ldr	r3, [pc, #48]	; (80015f4 <MX_I2C1_Init+0x50>)
 80015c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015c6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015c8:	4b0a      	ldr	r3, [pc, #40]	; (80015f4 <MX_I2C1_Init+0x50>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80015ce:	4b09      	ldr	r3, [pc, #36]	; (80015f4 <MX_I2C1_Init+0x50>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015d4:	4b07      	ldr	r3, [pc, #28]	; (80015f4 <MX_I2C1_Init+0x50>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015da:	4b06      	ldr	r3, [pc, #24]	; (80015f4 <MX_I2C1_Init+0x50>)
 80015dc:	2200      	movs	r2, #0
 80015de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015e0:	4804      	ldr	r0, [pc, #16]	; (80015f4 <MX_I2C1_Init+0x50>)
 80015e2:	f001 f945 	bl	8002870 <HAL_I2C_Init>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80015ec:	f000 fa64 	bl	8001ab8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015f0:	bf00      	nop
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	200002f4 	.word	0x200002f4
 80015f8:	40005400 	.word	0x40005400
 80015fc:	00061a80 	.word	0x00061a80

08001600 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001604:	4b12      	ldr	r3, [pc, #72]	; (8001650 <MX_I2C2_Init+0x50>)
 8001606:	4a13      	ldr	r2, [pc, #76]	; (8001654 <MX_I2C2_Init+0x54>)
 8001608:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800160a:	4b11      	ldr	r3, [pc, #68]	; (8001650 <MX_I2C2_Init+0x50>)
 800160c:	4a12      	ldr	r2, [pc, #72]	; (8001658 <MX_I2C2_Init+0x58>)
 800160e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001610:	4b0f      	ldr	r3, [pc, #60]	; (8001650 <MX_I2C2_Init+0x50>)
 8001612:	2200      	movs	r2, #0
 8001614:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001616:	4b0e      	ldr	r3, [pc, #56]	; (8001650 <MX_I2C2_Init+0x50>)
 8001618:	2200      	movs	r2, #0
 800161a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800161c:	4b0c      	ldr	r3, [pc, #48]	; (8001650 <MX_I2C2_Init+0x50>)
 800161e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001622:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001624:	4b0a      	ldr	r3, [pc, #40]	; (8001650 <MX_I2C2_Init+0x50>)
 8001626:	2200      	movs	r2, #0
 8001628:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800162a:	4b09      	ldr	r3, [pc, #36]	; (8001650 <MX_I2C2_Init+0x50>)
 800162c:	2200      	movs	r2, #0
 800162e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001630:	4b07      	ldr	r3, [pc, #28]	; (8001650 <MX_I2C2_Init+0x50>)
 8001632:	2200      	movs	r2, #0
 8001634:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001636:	4b06      	ldr	r3, [pc, #24]	; (8001650 <MX_I2C2_Init+0x50>)
 8001638:	2200      	movs	r2, #0
 800163a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800163c:	4804      	ldr	r0, [pc, #16]	; (8001650 <MX_I2C2_Init+0x50>)
 800163e:	f001 f917 	bl	8002870 <HAL_I2C_Init>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001648:	f000 fa36 	bl	8001ab8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800164c:	bf00      	nop
 800164e:	bd80      	pop	{r7, pc}
 8001650:	20000348 	.word	0x20000348
 8001654:	40005800 	.word	0x40005800
 8001658:	000186a0 	.word	0x000186a0

0800165c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001660:	4b17      	ldr	r3, [pc, #92]	; (80016c0 <MX_SPI1_Init+0x64>)
 8001662:	4a18      	ldr	r2, [pc, #96]	; (80016c4 <MX_SPI1_Init+0x68>)
 8001664:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001666:	4b16      	ldr	r3, [pc, #88]	; (80016c0 <MX_SPI1_Init+0x64>)
 8001668:	f44f 7282 	mov.w	r2, #260	; 0x104
 800166c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800166e:	4b14      	ldr	r3, [pc, #80]	; (80016c0 <MX_SPI1_Init+0x64>)
 8001670:	2200      	movs	r2, #0
 8001672:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001674:	4b12      	ldr	r3, [pc, #72]	; (80016c0 <MX_SPI1_Init+0x64>)
 8001676:	2200      	movs	r2, #0
 8001678:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800167a:	4b11      	ldr	r3, [pc, #68]	; (80016c0 <MX_SPI1_Init+0x64>)
 800167c:	2200      	movs	r2, #0
 800167e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001680:	4b0f      	ldr	r3, [pc, #60]	; (80016c0 <MX_SPI1_Init+0x64>)
 8001682:	2200      	movs	r2, #0
 8001684:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001686:	4b0e      	ldr	r3, [pc, #56]	; (80016c0 <MX_SPI1_Init+0x64>)
 8001688:	f44f 7200 	mov.w	r2, #512	; 0x200
 800168c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800168e:	4b0c      	ldr	r3, [pc, #48]	; (80016c0 <MX_SPI1_Init+0x64>)
 8001690:	2200      	movs	r2, #0
 8001692:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001694:	4b0a      	ldr	r3, [pc, #40]	; (80016c0 <MX_SPI1_Init+0x64>)
 8001696:	2200      	movs	r2, #0
 8001698:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800169a:	4b09      	ldr	r3, [pc, #36]	; (80016c0 <MX_SPI1_Init+0x64>)
 800169c:	2200      	movs	r2, #0
 800169e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016a0:	4b07      	ldr	r3, [pc, #28]	; (80016c0 <MX_SPI1_Init+0x64>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80016a6:	4b06      	ldr	r3, [pc, #24]	; (80016c0 <MX_SPI1_Init+0x64>)
 80016a8:	220a      	movs	r2, #10
 80016aa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80016ac:	4804      	ldr	r0, [pc, #16]	; (80016c0 <MX_SPI1_Init+0x64>)
 80016ae:	f003 ffb1 	bl	8005614 <HAL_SPI_Init>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80016b8:	f000 f9fe 	bl	8001ab8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80016bc:	bf00      	nop
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	2000039c 	.word	0x2000039c
 80016c4:	40013000 	.word	0x40013000

080016c8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b08e      	sub	sp, #56	; 0x38
 80016cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]
 80016d6:	605a      	str	r2, [r3, #4]
 80016d8:	609a      	str	r2, [r3, #8]
 80016da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016dc:	f107 0320 	add.w	r3, r7, #32
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016e6:	1d3b      	adds	r3, r7, #4
 80016e8:	2200      	movs	r2, #0
 80016ea:	601a      	str	r2, [r3, #0]
 80016ec:	605a      	str	r2, [r3, #4]
 80016ee:	609a      	str	r2, [r3, #8]
 80016f0:	60da      	str	r2, [r3, #12]
 80016f2:	611a      	str	r2, [r3, #16]
 80016f4:	615a      	str	r2, [r3, #20]
 80016f6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80016f8:	4b3d      	ldr	r3, [pc, #244]	; (80017f0 <MX_TIM3_Init+0x128>)
 80016fa:	4a3e      	ldr	r2, [pc, #248]	; (80017f4 <MX_TIM3_Init+0x12c>)
 80016fc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80016fe:	4b3c      	ldr	r3, [pc, #240]	; (80017f0 <MX_TIM3_Init+0x128>)
 8001700:	2200      	movs	r2, #0
 8001702:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001704:	4b3a      	ldr	r3, [pc, #232]	; (80017f0 <MX_TIM3_Init+0x128>)
 8001706:	2200      	movs	r2, #0
 8001708:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800170a:	4b39      	ldr	r3, [pc, #228]	; (80017f0 <MX_TIM3_Init+0x128>)
 800170c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001710:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001712:	4b37      	ldr	r3, [pc, #220]	; (80017f0 <MX_TIM3_Init+0x128>)
 8001714:	2200      	movs	r2, #0
 8001716:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001718:	4b35      	ldr	r3, [pc, #212]	; (80017f0 <MX_TIM3_Init+0x128>)
 800171a:	2200      	movs	r2, #0
 800171c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800171e:	4834      	ldr	r0, [pc, #208]	; (80017f0 <MX_TIM3_Init+0x128>)
 8001720:	f004 f801 	bl	8005726 <HAL_TIM_Base_Init>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800172a:	f000 f9c5 	bl	8001ab8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800172e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001732:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001734:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001738:	4619      	mov	r1, r3
 800173a:	482d      	ldr	r0, [pc, #180]	; (80017f0 <MX_TIM3_Init+0x128>)
 800173c:	f004 f95e 	bl	80059fc <HAL_TIM_ConfigClockSource>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001746:	f000 f9b7 	bl	8001ab8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800174a:	4829      	ldr	r0, [pc, #164]	; (80017f0 <MX_TIM3_Init+0x128>)
 800174c:	f004 f83a 	bl	80057c4 <HAL_TIM_PWM_Init>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001756:	f000 f9af 	bl	8001ab8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800175a:	2300      	movs	r3, #0
 800175c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800175e:	2300      	movs	r3, #0
 8001760:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001762:	f107 0320 	add.w	r3, r7, #32
 8001766:	4619      	mov	r1, r3
 8001768:	4821      	ldr	r0, [pc, #132]	; (80017f0 <MX_TIM3_Init+0x128>)
 800176a:	f004 fcf9 	bl	8006160 <HAL_TIMEx_MasterConfigSynchronization>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001774:	f000 f9a0 	bl	8001ab8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001778:	2360      	movs	r3, #96	; 0x60
 800177a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800177c:	2300      	movs	r3, #0
 800177e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001780:	2300      	movs	r3, #0
 8001782:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001784:	2300      	movs	r3, #0
 8001786:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001788:	1d3b      	adds	r3, r7, #4
 800178a:	2200      	movs	r2, #0
 800178c:	4619      	mov	r1, r3
 800178e:	4818      	ldr	r0, [pc, #96]	; (80017f0 <MX_TIM3_Init+0x128>)
 8001790:	f004 f872 	bl	8005878 <HAL_TIM_PWM_ConfigChannel>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800179a:	f000 f98d 	bl	8001ab8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800179e:	1d3b      	adds	r3, r7, #4
 80017a0:	2204      	movs	r2, #4
 80017a2:	4619      	mov	r1, r3
 80017a4:	4812      	ldr	r0, [pc, #72]	; (80017f0 <MX_TIM3_Init+0x128>)
 80017a6:	f004 f867 	bl	8005878 <HAL_TIM_PWM_ConfigChannel>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80017b0:	f000 f982 	bl	8001ab8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80017b4:	1d3b      	adds	r3, r7, #4
 80017b6:	2208      	movs	r2, #8
 80017b8:	4619      	mov	r1, r3
 80017ba:	480d      	ldr	r0, [pc, #52]	; (80017f0 <MX_TIM3_Init+0x128>)
 80017bc:	f004 f85c 	bl	8005878 <HAL_TIM_PWM_ConfigChannel>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 80017c6:	f000 f977 	bl	8001ab8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80017ca:	1d3b      	adds	r3, r7, #4
 80017cc:	220c      	movs	r2, #12
 80017ce:	4619      	mov	r1, r3
 80017d0:	4807      	ldr	r0, [pc, #28]	; (80017f0 <MX_TIM3_Init+0x128>)
 80017d2:	f004 f851 	bl	8005878 <HAL_TIM_PWM_ConfigChannel>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 80017dc:	f000 f96c 	bl	8001ab8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80017e0:	4803      	ldr	r0, [pc, #12]	; (80017f0 <MX_TIM3_Init+0x128>)
 80017e2:	f000 fab3 	bl	8001d4c <HAL_TIM_MspPostInit>

}
 80017e6:	bf00      	nop
 80017e8:	3738      	adds	r7, #56	; 0x38
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	200003f4 	.word	0x200003f4
 80017f4:	40000400 	.word	0x40000400

080017f8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b096      	sub	sp, #88	; 0x58
 80017fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017fe:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001802:	2200      	movs	r2, #0
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	605a      	str	r2, [r3, #4]
 8001808:	609a      	str	r2, [r3, #8]
 800180a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800180c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001810:	2200      	movs	r2, #0
 8001812:	601a      	str	r2, [r3, #0]
 8001814:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001816:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800181a:	2200      	movs	r2, #0
 800181c:	601a      	str	r2, [r3, #0]
 800181e:	605a      	str	r2, [r3, #4]
 8001820:	609a      	str	r2, [r3, #8]
 8001822:	60da      	str	r2, [r3, #12]
 8001824:	611a      	str	r2, [r3, #16]
 8001826:	615a      	str	r2, [r3, #20]
 8001828:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800182a:	1d3b      	adds	r3, r7, #4
 800182c:	2220      	movs	r2, #32
 800182e:	2100      	movs	r1, #0
 8001830:	4618      	mov	r0, r3
 8001832:	f009 f993 	bl	800ab5c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001836:	4b44      	ldr	r3, [pc, #272]	; (8001948 <MX_TIM8_Init+0x150>)
 8001838:	4a44      	ldr	r2, [pc, #272]	; (800194c <MX_TIM8_Init+0x154>)
 800183a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800183c:	4b42      	ldr	r3, [pc, #264]	; (8001948 <MX_TIM8_Init+0x150>)
 800183e:	2200      	movs	r2, #0
 8001840:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001842:	4b41      	ldr	r3, [pc, #260]	; (8001948 <MX_TIM8_Init+0x150>)
 8001844:	2200      	movs	r2, #0
 8001846:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001848:	4b3f      	ldr	r3, [pc, #252]	; (8001948 <MX_TIM8_Init+0x150>)
 800184a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800184e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001850:	4b3d      	ldr	r3, [pc, #244]	; (8001948 <MX_TIM8_Init+0x150>)
 8001852:	2200      	movs	r2, #0
 8001854:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001856:	4b3c      	ldr	r3, [pc, #240]	; (8001948 <MX_TIM8_Init+0x150>)
 8001858:	2200      	movs	r2, #0
 800185a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800185c:	4b3a      	ldr	r3, [pc, #232]	; (8001948 <MX_TIM8_Init+0x150>)
 800185e:	2200      	movs	r2, #0
 8001860:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001862:	4839      	ldr	r0, [pc, #228]	; (8001948 <MX_TIM8_Init+0x150>)
 8001864:	f003 ff5f 	bl	8005726 <HAL_TIM_Base_Init>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 800186e:	f000 f923 	bl	8001ab8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001872:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001876:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001878:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800187c:	4619      	mov	r1, r3
 800187e:	4832      	ldr	r0, [pc, #200]	; (8001948 <MX_TIM8_Init+0x150>)
 8001880:	f004 f8bc 	bl	80059fc <HAL_TIM_ConfigClockSource>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d001      	beq.n	800188e <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800188a:	f000 f915 	bl	8001ab8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800188e:	482e      	ldr	r0, [pc, #184]	; (8001948 <MX_TIM8_Init+0x150>)
 8001890:	f003 ff98 	bl	80057c4 <HAL_TIM_PWM_Init>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 800189a:	f000 f90d 	bl	8001ab8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800189e:	2300      	movs	r3, #0
 80018a0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018a2:	2300      	movs	r3, #0
 80018a4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80018a6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80018aa:	4619      	mov	r1, r3
 80018ac:	4826      	ldr	r0, [pc, #152]	; (8001948 <MX_TIM8_Init+0x150>)
 80018ae:	f004 fc57 	bl	8006160 <HAL_TIMEx_MasterConfigSynchronization>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80018b8:	f000 f8fe 	bl	8001ab8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018bc:	2360      	movs	r3, #96	; 0x60
 80018be:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80018c0:	2300      	movs	r3, #0
 80018c2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018c4:	2300      	movs	r3, #0
 80018c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80018c8:	2300      	movs	r3, #0
 80018ca:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018cc:	2300      	movs	r3, #0
 80018ce:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80018d0:	2300      	movs	r3, #0
 80018d2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80018d4:	2300      	movs	r3, #0
 80018d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018dc:	2200      	movs	r2, #0
 80018de:	4619      	mov	r1, r3
 80018e0:	4819      	ldr	r0, [pc, #100]	; (8001948 <MX_TIM8_Init+0x150>)
 80018e2:	f003 ffc9 	bl	8005878 <HAL_TIM_PWM_ConfigChannel>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 80018ec:	f000 f8e4 	bl	8001ab8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80018f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018f4:	2204      	movs	r2, #4
 80018f6:	4619      	mov	r1, r3
 80018f8:	4813      	ldr	r0, [pc, #76]	; (8001948 <MX_TIM8_Init+0x150>)
 80018fa:	f003 ffbd 	bl	8005878 <HAL_TIM_PWM_ConfigChannel>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8001904:	f000 f8d8 	bl	8001ab8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001908:	2300      	movs	r3, #0
 800190a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800190c:	2300      	movs	r3, #0
 800190e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001910:	2300      	movs	r3, #0
 8001912:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001914:	2300      	movs	r3, #0
 8001916:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001918:	2300      	movs	r3, #0
 800191a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800191c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001920:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001922:	2300      	movs	r3, #0
 8001924:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001926:	1d3b      	adds	r3, r7, #4
 8001928:	4619      	mov	r1, r3
 800192a:	4807      	ldr	r0, [pc, #28]	; (8001948 <MX_TIM8_Init+0x150>)
 800192c:	f004 fc94 	bl	8006258 <HAL_TIMEx_ConfigBreakDeadTime>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 8001936:	f000 f8bf 	bl	8001ab8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800193a:	4803      	ldr	r0, [pc, #12]	; (8001948 <MX_TIM8_Init+0x150>)
 800193c:	f000 fa06 	bl	8001d4c <HAL_TIM_MspPostInit>

}
 8001940:	bf00      	nop
 8001942:	3758      	adds	r7, #88	; 0x58
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	2000043c 	.word	0x2000043c
 800194c:	40010400 	.word	0x40010400

08001950 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001954:	4b11      	ldr	r3, [pc, #68]	; (800199c <MX_USART1_UART_Init+0x4c>)
 8001956:	4a12      	ldr	r2, [pc, #72]	; (80019a0 <MX_USART1_UART_Init+0x50>)
 8001958:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800195a:	4b10      	ldr	r3, [pc, #64]	; (800199c <MX_USART1_UART_Init+0x4c>)
 800195c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001960:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001962:	4b0e      	ldr	r3, [pc, #56]	; (800199c <MX_USART1_UART_Init+0x4c>)
 8001964:	2200      	movs	r2, #0
 8001966:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001968:	4b0c      	ldr	r3, [pc, #48]	; (800199c <MX_USART1_UART_Init+0x4c>)
 800196a:	2200      	movs	r2, #0
 800196c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800196e:	4b0b      	ldr	r3, [pc, #44]	; (800199c <MX_USART1_UART_Init+0x4c>)
 8001970:	2200      	movs	r2, #0
 8001972:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001974:	4b09      	ldr	r3, [pc, #36]	; (800199c <MX_USART1_UART_Init+0x4c>)
 8001976:	220c      	movs	r2, #12
 8001978:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800197a:	4b08      	ldr	r3, [pc, #32]	; (800199c <MX_USART1_UART_Init+0x4c>)
 800197c:	2200      	movs	r2, #0
 800197e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001980:	4b06      	ldr	r3, [pc, #24]	; (800199c <MX_USART1_UART_Init+0x4c>)
 8001982:	2200      	movs	r2, #0
 8001984:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001986:	4805      	ldr	r0, [pc, #20]	; (800199c <MX_USART1_UART_Init+0x4c>)
 8001988:	f004 fcb8 	bl	80062fc <HAL_UART_Init>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001992:	f000 f891 	bl	8001ab8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	20000484 	.word	0x20000484
 80019a0:	40011000 	.word	0x40011000

080019a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019a8:	4b11      	ldr	r3, [pc, #68]	; (80019f0 <MX_USART2_UART_Init+0x4c>)
 80019aa:	4a12      	ldr	r2, [pc, #72]	; (80019f4 <MX_USART2_UART_Init+0x50>)
 80019ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80019ae:	4b10      	ldr	r3, [pc, #64]	; (80019f0 <MX_USART2_UART_Init+0x4c>)
 80019b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019b6:	4b0e      	ldr	r3, [pc, #56]	; (80019f0 <MX_USART2_UART_Init+0x4c>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019bc:	4b0c      	ldr	r3, [pc, #48]	; (80019f0 <MX_USART2_UART_Init+0x4c>)
 80019be:	2200      	movs	r2, #0
 80019c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019c2:	4b0b      	ldr	r3, [pc, #44]	; (80019f0 <MX_USART2_UART_Init+0x4c>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019c8:	4b09      	ldr	r3, [pc, #36]	; (80019f0 <MX_USART2_UART_Init+0x4c>)
 80019ca:	220c      	movs	r2, #12
 80019cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019ce:	4b08      	ldr	r3, [pc, #32]	; (80019f0 <MX_USART2_UART_Init+0x4c>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019d4:	4b06      	ldr	r3, [pc, #24]	; (80019f0 <MX_USART2_UART_Init+0x4c>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019da:	4805      	ldr	r0, [pc, #20]	; (80019f0 <MX_USART2_UART_Init+0x4c>)
 80019dc:	f004 fc8e 	bl	80062fc <HAL_UART_Init>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80019e6:	f000 f867 	bl	8001ab8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019ea:	bf00      	nop
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	200004c8 	.word	0x200004c8
 80019f4:	40004400 	.word	0x40004400

080019f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b08a      	sub	sp, #40	; 0x28
 80019fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fe:	f107 0314 	add.w	r3, r7, #20
 8001a02:	2200      	movs	r2, #0
 8001a04:	601a      	str	r2, [r3, #0]
 8001a06:	605a      	str	r2, [r3, #4]
 8001a08:	609a      	str	r2, [r3, #8]
 8001a0a:	60da      	str	r2, [r3, #12]
 8001a0c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a0e:	2300      	movs	r3, #0
 8001a10:	613b      	str	r3, [r7, #16]
 8001a12:	4b27      	ldr	r3, [pc, #156]	; (8001ab0 <MX_GPIO_Init+0xb8>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a16:	4a26      	ldr	r2, [pc, #152]	; (8001ab0 <MX_GPIO_Init+0xb8>)
 8001a18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a1e:	4b24      	ldr	r3, [pc, #144]	; (8001ab0 <MX_GPIO_Init+0xb8>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a26:	613b      	str	r3, [r7, #16]
 8001a28:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	60fb      	str	r3, [r7, #12]
 8001a2e:	4b20      	ldr	r3, [pc, #128]	; (8001ab0 <MX_GPIO_Init+0xb8>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a32:	4a1f      	ldr	r2, [pc, #124]	; (8001ab0 <MX_GPIO_Init+0xb8>)
 8001a34:	f043 0301 	orr.w	r3, r3, #1
 8001a38:	6313      	str	r3, [r2, #48]	; 0x30
 8001a3a:	4b1d      	ldr	r3, [pc, #116]	; (8001ab0 <MX_GPIO_Init+0xb8>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3e:	f003 0301 	and.w	r3, r3, #1
 8001a42:	60fb      	str	r3, [r7, #12]
 8001a44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a46:	2300      	movs	r3, #0
 8001a48:	60bb      	str	r3, [r7, #8]
 8001a4a:	4b19      	ldr	r3, [pc, #100]	; (8001ab0 <MX_GPIO_Init+0xb8>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4e:	4a18      	ldr	r2, [pc, #96]	; (8001ab0 <MX_GPIO_Init+0xb8>)
 8001a50:	f043 0302 	orr.w	r3, r3, #2
 8001a54:	6313      	str	r3, [r2, #48]	; 0x30
 8001a56:	4b16      	ldr	r3, [pc, #88]	; (8001ab0 <MX_GPIO_Init+0xb8>)
 8001a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5a:	f003 0302 	and.w	r3, r3, #2
 8001a5e:	60bb      	str	r3, [r7, #8]
 8001a60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	607b      	str	r3, [r7, #4]
 8001a66:	4b12      	ldr	r3, [pc, #72]	; (8001ab0 <MX_GPIO_Init+0xb8>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6a:	4a11      	ldr	r2, [pc, #68]	; (8001ab0 <MX_GPIO_Init+0xb8>)
 8001a6c:	f043 0304 	orr.w	r3, r3, #4
 8001a70:	6313      	str	r3, [r2, #48]	; 0x30
 8001a72:	4b0f      	ldr	r3, [pc, #60]	; (8001ab0 <MX_GPIO_Init+0xb8>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a76:	f003 0304 	and.w	r3, r3, #4
 8001a7a:	607b      	str	r3, [r7, #4]
 8001a7c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EEPROM_CS_GPIO_Port, EEPROM_CS_Pin, GPIO_PIN_RESET);
 8001a7e:	2200      	movs	r2, #0
 8001a80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a84:	480b      	ldr	r0, [pc, #44]	; (8001ab4 <MX_GPIO_Init+0xbc>)
 8001a86:	f000 fed9 	bl	800283c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : EEPROM_CS_Pin */
  GPIO_InitStruct.Pin = EEPROM_CS_Pin;
 8001a8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a90:	2301      	movs	r3, #1
 8001a92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a94:	2300      	movs	r3, #0
 8001a96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(EEPROM_CS_GPIO_Port, &GPIO_InitStruct);
 8001a9c:	f107 0314 	add.w	r3, r7, #20
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	4804      	ldr	r0, [pc, #16]	; (8001ab4 <MX_GPIO_Init+0xbc>)
 8001aa4:	f000 fd2e 	bl	8002504 <HAL_GPIO_Init>

}
 8001aa8:	bf00      	nop
 8001aaa:	3728      	adds	r7, #40	; 0x28
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	40023800 	.word	0x40023800
 8001ab4:	40020400 	.word	0x40020400

08001ab8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001abc:	b672      	cpsid	i
}
 8001abe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ac0:	e7fe      	b.n	8001ac0 <Error_Handler+0x8>
	...

08001ac4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b083      	sub	sp, #12
 8001ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aca:	2300      	movs	r3, #0
 8001acc:	607b      	str	r3, [r7, #4]
 8001ace:	4b10      	ldr	r3, [pc, #64]	; (8001b10 <HAL_MspInit+0x4c>)
 8001ad0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ad2:	4a0f      	ldr	r2, [pc, #60]	; (8001b10 <HAL_MspInit+0x4c>)
 8001ad4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ad8:	6453      	str	r3, [r2, #68]	; 0x44
 8001ada:	4b0d      	ldr	r3, [pc, #52]	; (8001b10 <HAL_MspInit+0x4c>)
 8001adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ade:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ae2:	607b      	str	r3, [r7, #4]
 8001ae4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	603b      	str	r3, [r7, #0]
 8001aea:	4b09      	ldr	r3, [pc, #36]	; (8001b10 <HAL_MspInit+0x4c>)
 8001aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aee:	4a08      	ldr	r2, [pc, #32]	; (8001b10 <HAL_MspInit+0x4c>)
 8001af0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001af4:	6413      	str	r3, [r2, #64]	; 0x40
 8001af6:	4b06      	ldr	r3, [pc, #24]	; (8001b10 <HAL_MspInit+0x4c>)
 8001af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001afe:	603b      	str	r3, [r7, #0]
 8001b00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b02:	bf00      	nop
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	40023800 	.word	0x40023800

08001b14 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b08c      	sub	sp, #48	; 0x30
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b1c:	f107 031c 	add.w	r3, r7, #28
 8001b20:	2200      	movs	r2, #0
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	605a      	str	r2, [r3, #4]
 8001b26:	609a      	str	r2, [r3, #8]
 8001b28:	60da      	str	r2, [r3, #12]
 8001b2a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a32      	ldr	r2, [pc, #200]	; (8001bfc <HAL_I2C_MspInit+0xe8>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d12c      	bne.n	8001b90 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b36:	2300      	movs	r3, #0
 8001b38:	61bb      	str	r3, [r7, #24]
 8001b3a:	4b31      	ldr	r3, [pc, #196]	; (8001c00 <HAL_I2C_MspInit+0xec>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3e:	4a30      	ldr	r2, [pc, #192]	; (8001c00 <HAL_I2C_MspInit+0xec>)
 8001b40:	f043 0302 	orr.w	r3, r3, #2
 8001b44:	6313      	str	r3, [r2, #48]	; 0x30
 8001b46:	4b2e      	ldr	r3, [pc, #184]	; (8001c00 <HAL_I2C_MspInit+0xec>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4a:	f003 0302 	and.w	r3, r3, #2
 8001b4e:	61bb      	str	r3, [r7, #24]
 8001b50:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b52:	23c0      	movs	r3, #192	; 0xc0
 8001b54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b56:	2312      	movs	r3, #18
 8001b58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b62:	2304      	movs	r3, #4
 8001b64:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b66:	f107 031c 	add.w	r3, r7, #28
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4825      	ldr	r0, [pc, #148]	; (8001c04 <HAL_I2C_MspInit+0xf0>)
 8001b6e:	f000 fcc9 	bl	8002504 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b72:	2300      	movs	r3, #0
 8001b74:	617b      	str	r3, [r7, #20]
 8001b76:	4b22      	ldr	r3, [pc, #136]	; (8001c00 <HAL_I2C_MspInit+0xec>)
 8001b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7a:	4a21      	ldr	r2, [pc, #132]	; (8001c00 <HAL_I2C_MspInit+0xec>)
 8001b7c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b80:	6413      	str	r3, [r2, #64]	; 0x40
 8001b82:	4b1f      	ldr	r3, [pc, #124]	; (8001c00 <HAL_I2C_MspInit+0xec>)
 8001b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b86:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b8a:	617b      	str	r3, [r7, #20]
 8001b8c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001b8e:	e031      	b.n	8001bf4 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a1c      	ldr	r2, [pc, #112]	; (8001c08 <HAL_I2C_MspInit+0xf4>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d12c      	bne.n	8001bf4 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	613b      	str	r3, [r7, #16]
 8001b9e:	4b18      	ldr	r3, [pc, #96]	; (8001c00 <HAL_I2C_MspInit+0xec>)
 8001ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba2:	4a17      	ldr	r2, [pc, #92]	; (8001c00 <HAL_I2C_MspInit+0xec>)
 8001ba4:	f043 0302 	orr.w	r3, r3, #2
 8001ba8:	6313      	str	r3, [r2, #48]	; 0x30
 8001baa:	4b15      	ldr	r3, [pc, #84]	; (8001c00 <HAL_I2C_MspInit+0xec>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bae:	f003 0302 	and.w	r3, r3, #2
 8001bb2:	613b      	str	r3, [r7, #16]
 8001bb4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001bb6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001bba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bbc:	2312      	movs	r3, #18
 8001bbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc4:	2303      	movs	r3, #3
 8001bc6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001bc8:	2304      	movs	r3, #4
 8001bca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bcc:	f107 031c 	add.w	r3, r7, #28
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	480c      	ldr	r0, [pc, #48]	; (8001c04 <HAL_I2C_MspInit+0xf0>)
 8001bd4:	f000 fc96 	bl	8002504 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001bd8:	2300      	movs	r3, #0
 8001bda:	60fb      	str	r3, [r7, #12]
 8001bdc:	4b08      	ldr	r3, [pc, #32]	; (8001c00 <HAL_I2C_MspInit+0xec>)
 8001bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be0:	4a07      	ldr	r2, [pc, #28]	; (8001c00 <HAL_I2C_MspInit+0xec>)
 8001be2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001be6:	6413      	str	r3, [r2, #64]	; 0x40
 8001be8:	4b05      	ldr	r3, [pc, #20]	; (8001c00 <HAL_I2C_MspInit+0xec>)
 8001bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bf0:	60fb      	str	r3, [r7, #12]
 8001bf2:	68fb      	ldr	r3, [r7, #12]
}
 8001bf4:	bf00      	nop
 8001bf6:	3730      	adds	r7, #48	; 0x30
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	40005400 	.word	0x40005400
 8001c00:	40023800 	.word	0x40023800
 8001c04:	40020400 	.word	0x40020400
 8001c08:	40005800 	.word	0x40005800

08001c0c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b08a      	sub	sp, #40	; 0x28
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c14:	f107 0314 	add.w	r3, r7, #20
 8001c18:	2200      	movs	r2, #0
 8001c1a:	601a      	str	r2, [r3, #0]
 8001c1c:	605a      	str	r2, [r3, #4]
 8001c1e:	609a      	str	r2, [r3, #8]
 8001c20:	60da      	str	r2, [r3, #12]
 8001c22:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a28      	ldr	r2, [pc, #160]	; (8001ccc <HAL_SPI_MspInit+0xc0>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d149      	bne.n	8001cc2 <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c2e:	2300      	movs	r3, #0
 8001c30:	613b      	str	r3, [r7, #16]
 8001c32:	4b27      	ldr	r3, [pc, #156]	; (8001cd0 <HAL_SPI_MspInit+0xc4>)
 8001c34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c36:	4a26      	ldr	r2, [pc, #152]	; (8001cd0 <HAL_SPI_MspInit+0xc4>)
 8001c38:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c3c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c3e:	4b24      	ldr	r3, [pc, #144]	; (8001cd0 <HAL_SPI_MspInit+0xc4>)
 8001c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c42:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c46:	613b      	str	r3, [r7, #16]
 8001c48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	60fb      	str	r3, [r7, #12]
 8001c4e:	4b20      	ldr	r3, [pc, #128]	; (8001cd0 <HAL_SPI_MspInit+0xc4>)
 8001c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c52:	4a1f      	ldr	r2, [pc, #124]	; (8001cd0 <HAL_SPI_MspInit+0xc4>)
 8001c54:	f043 0301 	orr.w	r3, r3, #1
 8001c58:	6313      	str	r3, [r2, #48]	; 0x30
 8001c5a:	4b1d      	ldr	r3, [pc, #116]	; (8001cd0 <HAL_SPI_MspInit+0xc4>)
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5e:	f003 0301 	and.w	r3, r3, #1
 8001c62:	60fb      	str	r3, [r7, #12]
 8001c64:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c66:	2300      	movs	r3, #0
 8001c68:	60bb      	str	r3, [r7, #8]
 8001c6a:	4b19      	ldr	r3, [pc, #100]	; (8001cd0 <HAL_SPI_MspInit+0xc4>)
 8001c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6e:	4a18      	ldr	r2, [pc, #96]	; (8001cd0 <HAL_SPI_MspInit+0xc4>)
 8001c70:	f043 0302 	orr.w	r3, r3, #2
 8001c74:	6313      	str	r3, [r2, #48]	; 0x30
 8001c76:	4b16      	ldr	r3, [pc, #88]	; (8001cd0 <HAL_SPI_MspInit+0xc4>)
 8001c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7a:	f003 0302 	and.w	r3, r3, #2
 8001c7e:	60bb      	str	r3, [r7, #8]
 8001c80:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001c82:	2320      	movs	r3, #32
 8001c84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c86:	2302      	movs	r3, #2
 8001c88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c92:	2305      	movs	r3, #5
 8001c94:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c96:	f107 0314 	add.w	r3, r7, #20
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	480d      	ldr	r0, [pc, #52]	; (8001cd4 <HAL_SPI_MspInit+0xc8>)
 8001c9e:	f000 fc31 	bl	8002504 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001ca2:	2330      	movs	r3, #48	; 0x30
 8001ca4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001cb2:	2305      	movs	r3, #5
 8001cb4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cb6:	f107 0314 	add.w	r3, r7, #20
 8001cba:	4619      	mov	r1, r3
 8001cbc:	4806      	ldr	r0, [pc, #24]	; (8001cd8 <HAL_SPI_MspInit+0xcc>)
 8001cbe:	f000 fc21 	bl	8002504 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001cc2:	bf00      	nop
 8001cc4:	3728      	adds	r7, #40	; 0x28
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40013000 	.word	0x40013000
 8001cd0:	40023800 	.word	0x40023800
 8001cd4:	40020000 	.word	0x40020000
 8001cd8:	40020400 	.word	0x40020400

08001cdc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b085      	sub	sp, #20
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a15      	ldr	r2, [pc, #84]	; (8001d40 <HAL_TIM_Base_MspInit+0x64>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d10e      	bne.n	8001d0c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001cee:	2300      	movs	r3, #0
 8001cf0:	60fb      	str	r3, [r7, #12]
 8001cf2:	4b14      	ldr	r3, [pc, #80]	; (8001d44 <HAL_TIM_Base_MspInit+0x68>)
 8001cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf6:	4a13      	ldr	r2, [pc, #76]	; (8001d44 <HAL_TIM_Base_MspInit+0x68>)
 8001cf8:	f043 0302 	orr.w	r3, r3, #2
 8001cfc:	6413      	str	r3, [r2, #64]	; 0x40
 8001cfe:	4b11      	ldr	r3, [pc, #68]	; (8001d44 <HAL_TIM_Base_MspInit+0x68>)
 8001d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d02:	f003 0302 	and.w	r3, r3, #2
 8001d06:	60fb      	str	r3, [r7, #12]
 8001d08:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001d0a:	e012      	b.n	8001d32 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM8)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a0d      	ldr	r2, [pc, #52]	; (8001d48 <HAL_TIM_Base_MspInit+0x6c>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d10d      	bne.n	8001d32 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001d16:	2300      	movs	r3, #0
 8001d18:	60bb      	str	r3, [r7, #8]
 8001d1a:	4b0a      	ldr	r3, [pc, #40]	; (8001d44 <HAL_TIM_Base_MspInit+0x68>)
 8001d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d1e:	4a09      	ldr	r2, [pc, #36]	; (8001d44 <HAL_TIM_Base_MspInit+0x68>)
 8001d20:	f043 0302 	orr.w	r3, r3, #2
 8001d24:	6453      	str	r3, [r2, #68]	; 0x44
 8001d26:	4b07      	ldr	r3, [pc, #28]	; (8001d44 <HAL_TIM_Base_MspInit+0x68>)
 8001d28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d2a:	f003 0302 	and.w	r3, r3, #2
 8001d2e:	60bb      	str	r3, [r7, #8]
 8001d30:	68bb      	ldr	r3, [r7, #8]
}
 8001d32:	bf00      	nop
 8001d34:	3714      	adds	r7, #20
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	40000400 	.word	0x40000400
 8001d44:	40023800 	.word	0x40023800
 8001d48:	40010400 	.word	0x40010400

08001d4c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b08a      	sub	sp, #40	; 0x28
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d54:	f107 0314 	add.w	r3, r7, #20
 8001d58:	2200      	movs	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]
 8001d5c:	605a      	str	r2, [r3, #4]
 8001d5e:	609a      	str	r2, [r3, #8]
 8001d60:	60da      	str	r2, [r3, #12]
 8001d62:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a33      	ldr	r2, [pc, #204]	; (8001e38 <HAL_TIM_MspPostInit+0xec>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d13c      	bne.n	8001de8 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d6e:	2300      	movs	r3, #0
 8001d70:	613b      	str	r3, [r7, #16]
 8001d72:	4b32      	ldr	r3, [pc, #200]	; (8001e3c <HAL_TIM_MspPostInit+0xf0>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d76:	4a31      	ldr	r2, [pc, #196]	; (8001e3c <HAL_TIM_MspPostInit+0xf0>)
 8001d78:	f043 0301 	orr.w	r3, r3, #1
 8001d7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d7e:	4b2f      	ldr	r3, [pc, #188]	; (8001e3c <HAL_TIM_MspPostInit+0xf0>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d82:	f003 0301 	and.w	r3, r3, #1
 8001d86:	613b      	str	r3, [r7, #16]
 8001d88:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	60fb      	str	r3, [r7, #12]
 8001d8e:	4b2b      	ldr	r3, [pc, #172]	; (8001e3c <HAL_TIM_MspPostInit+0xf0>)
 8001d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d92:	4a2a      	ldr	r2, [pc, #168]	; (8001e3c <HAL_TIM_MspPostInit+0xf0>)
 8001d94:	f043 0302 	orr.w	r3, r3, #2
 8001d98:	6313      	str	r3, [r2, #48]	; 0x30
 8001d9a:	4b28      	ldr	r3, [pc, #160]	; (8001e3c <HAL_TIM_MspPostInit+0xf0>)
 8001d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9e:	f003 0302 	and.w	r3, r3, #2
 8001da2:	60fb      	str	r3, [r7, #12]
 8001da4:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001da6:	23c0      	movs	r3, #192	; 0xc0
 8001da8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001daa:	2302      	movs	r3, #2
 8001dac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dae:	2300      	movs	r3, #0
 8001db0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db2:	2300      	movs	r3, #0
 8001db4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001db6:	2302      	movs	r3, #2
 8001db8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dba:	f107 0314 	add.w	r3, r7, #20
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	481f      	ldr	r0, [pc, #124]	; (8001e40 <HAL_TIM_MspPostInit+0xf4>)
 8001dc2:	f000 fb9f 	bl	8002504 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dca:	2302      	movs	r3, #2
 8001dcc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001dd6:	2302      	movs	r3, #2
 8001dd8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dda:	f107 0314 	add.w	r3, r7, #20
 8001dde:	4619      	mov	r1, r3
 8001de0:	4818      	ldr	r0, [pc, #96]	; (8001e44 <HAL_TIM_MspPostInit+0xf8>)
 8001de2:	f000 fb8f 	bl	8002504 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001de6:	e022      	b.n	8001e2e <HAL_TIM_MspPostInit+0xe2>
  else if(htim->Instance==TIM8)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a16      	ldr	r2, [pc, #88]	; (8001e48 <HAL_TIM_MspPostInit+0xfc>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d11d      	bne.n	8001e2e <HAL_TIM_MspPostInit+0xe2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001df2:	2300      	movs	r3, #0
 8001df4:	60bb      	str	r3, [r7, #8]
 8001df6:	4b11      	ldr	r3, [pc, #68]	; (8001e3c <HAL_TIM_MspPostInit+0xf0>)
 8001df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfa:	4a10      	ldr	r2, [pc, #64]	; (8001e3c <HAL_TIM_MspPostInit+0xf0>)
 8001dfc:	f043 0304 	orr.w	r3, r3, #4
 8001e00:	6313      	str	r3, [r2, #48]	; 0x30
 8001e02:	4b0e      	ldr	r3, [pc, #56]	; (8001e3c <HAL_TIM_MspPostInit+0xf0>)
 8001e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e06:	f003 0304 	and.w	r3, r3, #4
 8001e0a:	60bb      	str	r3, [r7, #8]
 8001e0c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e0e:	23c0      	movs	r3, #192	; 0xc0
 8001e10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e12:	2302      	movs	r3, #2
 8001e14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e16:	2300      	movs	r3, #0
 8001e18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e22:	f107 0314 	add.w	r3, r7, #20
 8001e26:	4619      	mov	r1, r3
 8001e28:	4808      	ldr	r0, [pc, #32]	; (8001e4c <HAL_TIM_MspPostInit+0x100>)
 8001e2a:	f000 fb6b 	bl	8002504 <HAL_GPIO_Init>
}
 8001e2e:	bf00      	nop
 8001e30:	3728      	adds	r7, #40	; 0x28
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	40000400 	.word	0x40000400
 8001e3c:	40023800 	.word	0x40023800
 8001e40:	40020000 	.word	0x40020000
 8001e44:	40020400 	.word	0x40020400
 8001e48:	40010400 	.word	0x40010400
 8001e4c:	40020800 	.word	0x40020800

08001e50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b08c      	sub	sp, #48	; 0x30
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e58:	f107 031c 	add.w	r3, r7, #28
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
 8001e60:	605a      	str	r2, [r3, #4]
 8001e62:	609a      	str	r2, [r3, #8]
 8001e64:	60da      	str	r2, [r3, #12]
 8001e66:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a32      	ldr	r2, [pc, #200]	; (8001f38 <HAL_UART_MspInit+0xe8>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d12d      	bne.n	8001ece <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e72:	2300      	movs	r3, #0
 8001e74:	61bb      	str	r3, [r7, #24]
 8001e76:	4b31      	ldr	r3, [pc, #196]	; (8001f3c <HAL_UART_MspInit+0xec>)
 8001e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e7a:	4a30      	ldr	r2, [pc, #192]	; (8001f3c <HAL_UART_MspInit+0xec>)
 8001e7c:	f043 0310 	orr.w	r3, r3, #16
 8001e80:	6453      	str	r3, [r2, #68]	; 0x44
 8001e82:	4b2e      	ldr	r3, [pc, #184]	; (8001f3c <HAL_UART_MspInit+0xec>)
 8001e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e86:	f003 0310 	and.w	r3, r3, #16
 8001e8a:	61bb      	str	r3, [r7, #24]
 8001e8c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e8e:	2300      	movs	r3, #0
 8001e90:	617b      	str	r3, [r7, #20]
 8001e92:	4b2a      	ldr	r3, [pc, #168]	; (8001f3c <HAL_UART_MspInit+0xec>)
 8001e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e96:	4a29      	ldr	r2, [pc, #164]	; (8001f3c <HAL_UART_MspInit+0xec>)
 8001e98:	f043 0301 	orr.w	r3, r3, #1
 8001e9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e9e:	4b27      	ldr	r3, [pc, #156]	; (8001f3c <HAL_UART_MspInit+0xec>)
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea2:	f003 0301 	and.w	r3, r3, #1
 8001ea6:	617b      	str	r3, [r7, #20]
 8001ea8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001eaa:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001eae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb0:	2302      	movs	r3, #2
 8001eb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ebc:	2307      	movs	r3, #7
 8001ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ec0:	f107 031c 	add.w	r3, r7, #28
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	481e      	ldr	r0, [pc, #120]	; (8001f40 <HAL_UART_MspInit+0xf0>)
 8001ec8:	f000 fb1c 	bl	8002504 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001ecc:	e030      	b.n	8001f30 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a1c      	ldr	r2, [pc, #112]	; (8001f44 <HAL_UART_MspInit+0xf4>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d12b      	bne.n	8001f30 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ed8:	2300      	movs	r3, #0
 8001eda:	613b      	str	r3, [r7, #16]
 8001edc:	4b17      	ldr	r3, [pc, #92]	; (8001f3c <HAL_UART_MspInit+0xec>)
 8001ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee0:	4a16      	ldr	r2, [pc, #88]	; (8001f3c <HAL_UART_MspInit+0xec>)
 8001ee2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ee6:	6413      	str	r3, [r2, #64]	; 0x40
 8001ee8:	4b14      	ldr	r3, [pc, #80]	; (8001f3c <HAL_UART_MspInit+0xec>)
 8001eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ef0:	613b      	str	r3, [r7, #16]
 8001ef2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	60fb      	str	r3, [r7, #12]
 8001ef8:	4b10      	ldr	r3, [pc, #64]	; (8001f3c <HAL_UART_MspInit+0xec>)
 8001efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efc:	4a0f      	ldr	r2, [pc, #60]	; (8001f3c <HAL_UART_MspInit+0xec>)
 8001efe:	f043 0301 	orr.w	r3, r3, #1
 8001f02:	6313      	str	r3, [r2, #48]	; 0x30
 8001f04:	4b0d      	ldr	r3, [pc, #52]	; (8001f3c <HAL_UART_MspInit+0xec>)
 8001f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f08:	f003 0301 	and.w	r3, r3, #1
 8001f0c:	60fb      	str	r3, [r7, #12]
 8001f0e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001f10:	230c      	movs	r3, #12
 8001f12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f14:	2302      	movs	r3, #2
 8001f16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f1c:	2303      	movs	r3, #3
 8001f1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f20:	2307      	movs	r3, #7
 8001f22:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f24:	f107 031c 	add.w	r3, r7, #28
 8001f28:	4619      	mov	r1, r3
 8001f2a:	4805      	ldr	r0, [pc, #20]	; (8001f40 <HAL_UART_MspInit+0xf0>)
 8001f2c:	f000 faea 	bl	8002504 <HAL_GPIO_Init>
}
 8001f30:	bf00      	nop
 8001f32:	3730      	adds	r7, #48	; 0x30
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	40011000 	.word	0x40011000
 8001f3c:	40023800 	.word	0x40023800
 8001f40:	40020000 	.word	0x40020000
 8001f44:	40004400 	.word	0x40004400

08001f48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f4c:	e7fe      	b.n	8001f4c <NMI_Handler+0x4>

08001f4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f4e:	b480      	push	{r7}
 8001f50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f52:	e7fe      	b.n	8001f52 <HardFault_Handler+0x4>

08001f54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f54:	b480      	push	{r7}
 8001f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f58:	e7fe      	b.n	8001f58 <MemManage_Handler+0x4>

08001f5a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f5a:	b480      	push	{r7}
 8001f5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f5e:	e7fe      	b.n	8001f5e <BusFault_Handler+0x4>

08001f60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f64:	e7fe      	b.n	8001f64 <UsageFault_Handler+0x4>

08001f66 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f66:	b480      	push	{r7}
 8001f68:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f6a:	bf00      	nop
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr

08001f74 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f78:	bf00      	nop
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr

08001f82 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f82:	b480      	push	{r7}
 8001f84:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f86:	bf00      	nop
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr

08001f90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f94:	f000 f960 	bl	8002258 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f98:	bf00      	nop
 8001f9a:	bd80      	pop	{r7, pc}

08001f9c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001fa0:	4802      	ldr	r0, [pc, #8]	; (8001fac <OTG_FS_IRQHandler+0x10>)
 8001fa2:	f001 fd74 	bl	8003a8e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001fa6:	bf00      	nop
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	20001a1c 	.word	0x20001a1c

08001fb0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
	return 1;
 8001fb4:	2301      	movs	r3, #1
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr

08001fc0 <_kill>:

int _kill(int pid, int sig)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001fca:	f008 fd9d 	bl	800ab08 <__errno>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2216      	movs	r2, #22
 8001fd2:	601a      	str	r2, [r3, #0]
	return -1;
 8001fd4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3708      	adds	r7, #8
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <_exit>:

void _exit (int status)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001fe8:	f04f 31ff 	mov.w	r1, #4294967295
 8001fec:	6878      	ldr	r0, [r7, #4]
 8001fee:	f7ff ffe7 	bl	8001fc0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001ff2:	e7fe      	b.n	8001ff2 <_exit+0x12>

08001ff4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b086      	sub	sp, #24
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	60f8      	str	r0, [r7, #12]
 8001ffc:	60b9      	str	r1, [r7, #8]
 8001ffe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002000:	2300      	movs	r3, #0
 8002002:	617b      	str	r3, [r7, #20]
 8002004:	e00a      	b.n	800201c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002006:	f3af 8000 	nop.w
 800200a:	4601      	mov	r1, r0
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	1c5a      	adds	r2, r3, #1
 8002010:	60ba      	str	r2, [r7, #8]
 8002012:	b2ca      	uxtb	r2, r1
 8002014:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	3301      	adds	r3, #1
 800201a:	617b      	str	r3, [r7, #20]
 800201c:	697a      	ldr	r2, [r7, #20]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	429a      	cmp	r2, r3
 8002022:	dbf0      	blt.n	8002006 <_read+0x12>
	}

return len;
 8002024:	687b      	ldr	r3, [r7, #4]
}
 8002026:	4618      	mov	r0, r3
 8002028:	3718      	adds	r7, #24
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}

0800202e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800202e:	b580      	push	{r7, lr}
 8002030:	b086      	sub	sp, #24
 8002032:	af00      	add	r7, sp, #0
 8002034:	60f8      	str	r0, [r7, #12]
 8002036:	60b9      	str	r1, [r7, #8]
 8002038:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800203a:	2300      	movs	r3, #0
 800203c:	617b      	str	r3, [r7, #20]
 800203e:	e009      	b.n	8002054 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	1c5a      	adds	r2, r3, #1
 8002044:	60ba      	str	r2, [r7, #8]
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	4618      	mov	r0, r3
 800204a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	3301      	adds	r3, #1
 8002052:	617b      	str	r3, [r7, #20]
 8002054:	697a      	ldr	r2, [r7, #20]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	429a      	cmp	r2, r3
 800205a:	dbf1      	blt.n	8002040 <_write+0x12>
	}
	return len;
 800205c:	687b      	ldr	r3, [r7, #4]
}
 800205e:	4618      	mov	r0, r3
 8002060:	3718      	adds	r7, #24
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}

08002066 <_close>:

int _close(int file)
{
 8002066:	b480      	push	{r7}
 8002068:	b083      	sub	sp, #12
 800206a:	af00      	add	r7, sp, #0
 800206c:	6078      	str	r0, [r7, #4]
	return -1;
 800206e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002072:	4618      	mov	r0, r3
 8002074:	370c      	adds	r7, #12
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr

0800207e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800207e:	b480      	push	{r7}
 8002080:	b083      	sub	sp, #12
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
 8002086:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800208e:	605a      	str	r2, [r3, #4]
	return 0;
 8002090:	2300      	movs	r3, #0
}
 8002092:	4618      	mov	r0, r3
 8002094:	370c      	adds	r7, #12
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr

0800209e <_isatty>:

int _isatty(int file)
{
 800209e:	b480      	push	{r7}
 80020a0:	b083      	sub	sp, #12
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	6078      	str	r0, [r7, #4]
	return 1;
 80020a6:	2301      	movs	r3, #1
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr

080020b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b085      	sub	sp, #20
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	60f8      	str	r0, [r7, #12]
 80020bc:	60b9      	str	r1, [r7, #8]
 80020be:	607a      	str	r2, [r7, #4]
	return 0;
 80020c0:	2300      	movs	r3, #0
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3714      	adds	r7, #20
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
	...

080020d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b086      	sub	sp, #24
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020d8:	4a14      	ldr	r2, [pc, #80]	; (800212c <_sbrk+0x5c>)
 80020da:	4b15      	ldr	r3, [pc, #84]	; (8002130 <_sbrk+0x60>)
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020e4:	4b13      	ldr	r3, [pc, #76]	; (8002134 <_sbrk+0x64>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d102      	bne.n	80020f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020ec:	4b11      	ldr	r3, [pc, #68]	; (8002134 <_sbrk+0x64>)
 80020ee:	4a12      	ldr	r2, [pc, #72]	; (8002138 <_sbrk+0x68>)
 80020f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020f2:	4b10      	ldr	r3, [pc, #64]	; (8002134 <_sbrk+0x64>)
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4413      	add	r3, r2
 80020fa:	693a      	ldr	r2, [r7, #16]
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d207      	bcs.n	8002110 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002100:	f008 fd02 	bl	800ab08 <__errno>
 8002104:	4603      	mov	r3, r0
 8002106:	220c      	movs	r2, #12
 8002108:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800210a:	f04f 33ff 	mov.w	r3, #4294967295
 800210e:	e009      	b.n	8002124 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002110:	4b08      	ldr	r3, [pc, #32]	; (8002134 <_sbrk+0x64>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002116:	4b07      	ldr	r3, [pc, #28]	; (8002134 <_sbrk+0x64>)
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4413      	add	r3, r2
 800211e:	4a05      	ldr	r2, [pc, #20]	; (8002134 <_sbrk+0x64>)
 8002120:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002122:	68fb      	ldr	r3, [r7, #12]
}
 8002124:	4618      	mov	r0, r3
 8002126:	3718      	adds	r7, #24
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	20020000 	.word	0x20020000
 8002130:	00000400 	.word	0x00000400
 8002134:	20000534 	.word	0x20000534
 8002138:	20002158 	.word	0x20002158

0800213c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002140:	4b06      	ldr	r3, [pc, #24]	; (800215c <SystemInit+0x20>)
 8002142:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002146:	4a05      	ldr	r2, [pc, #20]	; (800215c <SystemInit+0x20>)
 8002148:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800214c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002150:	bf00      	nop
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
 800215a:	bf00      	nop
 800215c:	e000ed00 	.word	0xe000ed00

08002160 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002160:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002198 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002164:	480d      	ldr	r0, [pc, #52]	; (800219c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002166:	490e      	ldr	r1, [pc, #56]	; (80021a0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002168:	4a0e      	ldr	r2, [pc, #56]	; (80021a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800216a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800216c:	e002      	b.n	8002174 <LoopCopyDataInit>

0800216e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800216e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002170:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002172:	3304      	adds	r3, #4

08002174 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002174:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002176:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002178:	d3f9      	bcc.n	800216e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800217a:	4a0b      	ldr	r2, [pc, #44]	; (80021a8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800217c:	4c0b      	ldr	r4, [pc, #44]	; (80021ac <LoopFillZerobss+0x26>)
  movs r3, #0
 800217e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002180:	e001      	b.n	8002186 <LoopFillZerobss>

08002182 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002182:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002184:	3204      	adds	r2, #4

08002186 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002186:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002188:	d3fb      	bcc.n	8002182 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800218a:	f7ff ffd7 	bl	800213c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800218e:	f008 fcc1 	bl	800ab14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002192:	f7ff f88d 	bl	80012b0 <main>
  bx  lr    
 8002196:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002198:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800219c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021a0:	200002d8 	.word	0x200002d8
  ldr r2, =_sidata
 80021a4:	0800f2ec 	.word	0x0800f2ec
  ldr r2, =_sbss
 80021a8:	200002d8 	.word	0x200002d8
  ldr r4, =_ebss
 80021ac:	20002158 	.word	0x20002158

080021b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021b0:	e7fe      	b.n	80021b0 <ADC_IRQHandler>
	...

080021b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021b8:	4b0e      	ldr	r3, [pc, #56]	; (80021f4 <HAL_Init+0x40>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a0d      	ldr	r2, [pc, #52]	; (80021f4 <HAL_Init+0x40>)
 80021be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021c2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021c4:	4b0b      	ldr	r3, [pc, #44]	; (80021f4 <HAL_Init+0x40>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a0a      	ldr	r2, [pc, #40]	; (80021f4 <HAL_Init+0x40>)
 80021ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021ce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021d0:	4b08      	ldr	r3, [pc, #32]	; (80021f4 <HAL_Init+0x40>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a07      	ldr	r2, [pc, #28]	; (80021f4 <HAL_Init+0x40>)
 80021d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021dc:	2003      	movs	r0, #3
 80021de:	f000 f94f 	bl	8002480 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021e2:	200f      	movs	r0, #15
 80021e4:	f000 f808 	bl	80021f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021e8:	f7ff fc6c 	bl	8001ac4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021ec:	2300      	movs	r3, #0
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40023c00 	.word	0x40023c00

080021f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002200:	4b12      	ldr	r3, [pc, #72]	; (800224c <HAL_InitTick+0x54>)
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	4b12      	ldr	r3, [pc, #72]	; (8002250 <HAL_InitTick+0x58>)
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	4619      	mov	r1, r3
 800220a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800220e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002212:	fbb2 f3f3 	udiv	r3, r2, r3
 8002216:	4618      	mov	r0, r3
 8002218:	f000 f967 	bl	80024ea <HAL_SYSTICK_Config>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d001      	beq.n	8002226 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e00e      	b.n	8002244 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2b0f      	cmp	r3, #15
 800222a:	d80a      	bhi.n	8002242 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800222c:	2200      	movs	r2, #0
 800222e:	6879      	ldr	r1, [r7, #4]
 8002230:	f04f 30ff 	mov.w	r0, #4294967295
 8002234:	f000 f92f 	bl	8002496 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002238:	4a06      	ldr	r2, [pc, #24]	; (8002254 <HAL_InitTick+0x5c>)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800223e:	2300      	movs	r3, #0
 8002240:	e000      	b.n	8002244 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002242:	2301      	movs	r3, #1
}
 8002244:	4618      	mov	r0, r3
 8002246:	3708      	adds	r7, #8
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	20000004 	.word	0x20000004
 8002250:	2000000c 	.word	0x2000000c
 8002254:	20000008 	.word	0x20000008

08002258 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800225c:	4b06      	ldr	r3, [pc, #24]	; (8002278 <HAL_IncTick+0x20>)
 800225e:	781b      	ldrb	r3, [r3, #0]
 8002260:	461a      	mov	r2, r3
 8002262:	4b06      	ldr	r3, [pc, #24]	; (800227c <HAL_IncTick+0x24>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4413      	add	r3, r2
 8002268:	4a04      	ldr	r2, [pc, #16]	; (800227c <HAL_IncTick+0x24>)
 800226a:	6013      	str	r3, [r2, #0]
}
 800226c:	bf00      	nop
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr
 8002276:	bf00      	nop
 8002278:	2000000c 	.word	0x2000000c
 800227c:	20000538 	.word	0x20000538

08002280 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  return uwTick;
 8002284:	4b03      	ldr	r3, [pc, #12]	; (8002294 <HAL_GetTick+0x14>)
 8002286:	681b      	ldr	r3, [r3, #0]
}
 8002288:	4618      	mov	r0, r3
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	20000538 	.word	0x20000538

08002298 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022a0:	f7ff ffee 	bl	8002280 <HAL_GetTick>
 80022a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022b0:	d005      	beq.n	80022be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022b2:	4b0a      	ldr	r3, [pc, #40]	; (80022dc <HAL_Delay+0x44>)
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	461a      	mov	r2, r3
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	4413      	add	r3, r2
 80022bc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80022be:	bf00      	nop
 80022c0:	f7ff ffde 	bl	8002280 <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	68fa      	ldr	r2, [r7, #12]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d8f7      	bhi.n	80022c0 <HAL_Delay+0x28>
  {
  }
}
 80022d0:	bf00      	nop
 80022d2:	bf00      	nop
 80022d4:	3710      	adds	r7, #16
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	2000000c 	.word	0x2000000c

080022e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b085      	sub	sp, #20
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	f003 0307 	and.w	r3, r3, #7
 80022ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022f0:	4b0c      	ldr	r3, [pc, #48]	; (8002324 <__NVIC_SetPriorityGrouping+0x44>)
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022f6:	68ba      	ldr	r2, [r7, #8]
 80022f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022fc:	4013      	ands	r3, r2
 80022fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002308:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800230c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002310:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002312:	4a04      	ldr	r2, [pc, #16]	; (8002324 <__NVIC_SetPriorityGrouping+0x44>)
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	60d3      	str	r3, [r2, #12]
}
 8002318:	bf00      	nop
 800231a:	3714      	adds	r7, #20
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr
 8002324:	e000ed00 	.word	0xe000ed00

08002328 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800232c:	4b04      	ldr	r3, [pc, #16]	; (8002340 <__NVIC_GetPriorityGrouping+0x18>)
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	0a1b      	lsrs	r3, r3, #8
 8002332:	f003 0307 	and.w	r3, r3, #7
}
 8002336:	4618      	mov	r0, r3
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr
 8002340:	e000ed00 	.word	0xe000ed00

08002344 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	4603      	mov	r3, r0
 800234c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800234e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002352:	2b00      	cmp	r3, #0
 8002354:	db0b      	blt.n	800236e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002356:	79fb      	ldrb	r3, [r7, #7]
 8002358:	f003 021f 	and.w	r2, r3, #31
 800235c:	4907      	ldr	r1, [pc, #28]	; (800237c <__NVIC_EnableIRQ+0x38>)
 800235e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002362:	095b      	lsrs	r3, r3, #5
 8002364:	2001      	movs	r0, #1
 8002366:	fa00 f202 	lsl.w	r2, r0, r2
 800236a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800236e:	bf00      	nop
 8002370:	370c      	adds	r7, #12
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr
 800237a:	bf00      	nop
 800237c:	e000e100 	.word	0xe000e100

08002380 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	4603      	mov	r3, r0
 8002388:	6039      	str	r1, [r7, #0]
 800238a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800238c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002390:	2b00      	cmp	r3, #0
 8002392:	db0a      	blt.n	80023aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	b2da      	uxtb	r2, r3
 8002398:	490c      	ldr	r1, [pc, #48]	; (80023cc <__NVIC_SetPriority+0x4c>)
 800239a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800239e:	0112      	lsls	r2, r2, #4
 80023a0:	b2d2      	uxtb	r2, r2
 80023a2:	440b      	add	r3, r1
 80023a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023a8:	e00a      	b.n	80023c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	b2da      	uxtb	r2, r3
 80023ae:	4908      	ldr	r1, [pc, #32]	; (80023d0 <__NVIC_SetPriority+0x50>)
 80023b0:	79fb      	ldrb	r3, [r7, #7]
 80023b2:	f003 030f 	and.w	r3, r3, #15
 80023b6:	3b04      	subs	r3, #4
 80023b8:	0112      	lsls	r2, r2, #4
 80023ba:	b2d2      	uxtb	r2, r2
 80023bc:	440b      	add	r3, r1
 80023be:	761a      	strb	r2, [r3, #24]
}
 80023c0:	bf00      	nop
 80023c2:	370c      	adds	r7, #12
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr
 80023cc:	e000e100 	.word	0xe000e100
 80023d0:	e000ed00 	.word	0xe000ed00

080023d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b089      	sub	sp, #36	; 0x24
 80023d8:	af00      	add	r7, sp, #0
 80023da:	60f8      	str	r0, [r7, #12]
 80023dc:	60b9      	str	r1, [r7, #8]
 80023de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	f003 0307 	and.w	r3, r3, #7
 80023e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023e8:	69fb      	ldr	r3, [r7, #28]
 80023ea:	f1c3 0307 	rsb	r3, r3, #7
 80023ee:	2b04      	cmp	r3, #4
 80023f0:	bf28      	it	cs
 80023f2:	2304      	movcs	r3, #4
 80023f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	3304      	adds	r3, #4
 80023fa:	2b06      	cmp	r3, #6
 80023fc:	d902      	bls.n	8002404 <NVIC_EncodePriority+0x30>
 80023fe:	69fb      	ldr	r3, [r7, #28]
 8002400:	3b03      	subs	r3, #3
 8002402:	e000      	b.n	8002406 <NVIC_EncodePriority+0x32>
 8002404:	2300      	movs	r3, #0
 8002406:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002408:	f04f 32ff 	mov.w	r2, #4294967295
 800240c:	69bb      	ldr	r3, [r7, #24]
 800240e:	fa02 f303 	lsl.w	r3, r2, r3
 8002412:	43da      	mvns	r2, r3
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	401a      	ands	r2, r3
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800241c:	f04f 31ff 	mov.w	r1, #4294967295
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	fa01 f303 	lsl.w	r3, r1, r3
 8002426:	43d9      	mvns	r1, r3
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800242c:	4313      	orrs	r3, r2
         );
}
 800242e:	4618      	mov	r0, r3
 8002430:	3724      	adds	r7, #36	; 0x24
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
	...

0800243c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	3b01      	subs	r3, #1
 8002448:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800244c:	d301      	bcc.n	8002452 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800244e:	2301      	movs	r3, #1
 8002450:	e00f      	b.n	8002472 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002452:	4a0a      	ldr	r2, [pc, #40]	; (800247c <SysTick_Config+0x40>)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	3b01      	subs	r3, #1
 8002458:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800245a:	210f      	movs	r1, #15
 800245c:	f04f 30ff 	mov.w	r0, #4294967295
 8002460:	f7ff ff8e 	bl	8002380 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002464:	4b05      	ldr	r3, [pc, #20]	; (800247c <SysTick_Config+0x40>)
 8002466:	2200      	movs	r2, #0
 8002468:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800246a:	4b04      	ldr	r3, [pc, #16]	; (800247c <SysTick_Config+0x40>)
 800246c:	2207      	movs	r2, #7
 800246e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002470:	2300      	movs	r3, #0
}
 8002472:	4618      	mov	r0, r3
 8002474:	3708      	adds	r7, #8
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	e000e010 	.word	0xe000e010

08002480 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002488:	6878      	ldr	r0, [r7, #4]
 800248a:	f7ff ff29 	bl	80022e0 <__NVIC_SetPriorityGrouping>
}
 800248e:	bf00      	nop
 8002490:	3708      	adds	r7, #8
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}

08002496 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002496:	b580      	push	{r7, lr}
 8002498:	b086      	sub	sp, #24
 800249a:	af00      	add	r7, sp, #0
 800249c:	4603      	mov	r3, r0
 800249e:	60b9      	str	r1, [r7, #8]
 80024a0:	607a      	str	r2, [r7, #4]
 80024a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024a4:	2300      	movs	r3, #0
 80024a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024a8:	f7ff ff3e 	bl	8002328 <__NVIC_GetPriorityGrouping>
 80024ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024ae:	687a      	ldr	r2, [r7, #4]
 80024b0:	68b9      	ldr	r1, [r7, #8]
 80024b2:	6978      	ldr	r0, [r7, #20]
 80024b4:	f7ff ff8e 	bl	80023d4 <NVIC_EncodePriority>
 80024b8:	4602      	mov	r2, r0
 80024ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024be:	4611      	mov	r1, r2
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7ff ff5d 	bl	8002380 <__NVIC_SetPriority>
}
 80024c6:	bf00      	nop
 80024c8:	3718      	adds	r7, #24
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}

080024ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024ce:	b580      	push	{r7, lr}
 80024d0:	b082      	sub	sp, #8
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	4603      	mov	r3, r0
 80024d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024dc:	4618      	mov	r0, r3
 80024de:	f7ff ff31 	bl	8002344 <__NVIC_EnableIRQ>
}
 80024e2:	bf00      	nop
 80024e4:	3708      	adds	r7, #8
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}

080024ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024ea:	b580      	push	{r7, lr}
 80024ec:	b082      	sub	sp, #8
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f7ff ffa2 	bl	800243c <SysTick_Config>
 80024f8:	4603      	mov	r3, r0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3708      	adds	r7, #8
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
	...

08002504 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002504:	b480      	push	{r7}
 8002506:	b089      	sub	sp, #36	; 0x24
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800250e:	2300      	movs	r3, #0
 8002510:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002512:	2300      	movs	r3, #0
 8002514:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002516:	2300      	movs	r3, #0
 8002518:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800251a:	2300      	movs	r3, #0
 800251c:	61fb      	str	r3, [r7, #28]
 800251e:	e16b      	b.n	80027f8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002520:	2201      	movs	r2, #1
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	fa02 f303 	lsl.w	r3, r2, r3
 8002528:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	697a      	ldr	r2, [r7, #20]
 8002530:	4013      	ands	r3, r2
 8002532:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002534:	693a      	ldr	r2, [r7, #16]
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	429a      	cmp	r2, r3
 800253a:	f040 815a 	bne.w	80027f2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	f003 0303 	and.w	r3, r3, #3
 8002546:	2b01      	cmp	r3, #1
 8002548:	d005      	beq.n	8002556 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002552:	2b02      	cmp	r3, #2
 8002554:	d130      	bne.n	80025b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800255c:	69fb      	ldr	r3, [r7, #28]
 800255e:	005b      	lsls	r3, r3, #1
 8002560:	2203      	movs	r2, #3
 8002562:	fa02 f303 	lsl.w	r3, r2, r3
 8002566:	43db      	mvns	r3, r3
 8002568:	69ba      	ldr	r2, [r7, #24]
 800256a:	4013      	ands	r3, r2
 800256c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	68da      	ldr	r2, [r3, #12]
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	005b      	lsls	r3, r3, #1
 8002576:	fa02 f303 	lsl.w	r3, r2, r3
 800257a:	69ba      	ldr	r2, [r7, #24]
 800257c:	4313      	orrs	r3, r2
 800257e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	69ba      	ldr	r2, [r7, #24]
 8002584:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800258c:	2201      	movs	r2, #1
 800258e:	69fb      	ldr	r3, [r7, #28]
 8002590:	fa02 f303 	lsl.w	r3, r2, r3
 8002594:	43db      	mvns	r3, r3
 8002596:	69ba      	ldr	r2, [r7, #24]
 8002598:	4013      	ands	r3, r2
 800259a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	091b      	lsrs	r3, r3, #4
 80025a2:	f003 0201 	and.w	r2, r3, #1
 80025a6:	69fb      	ldr	r3, [r7, #28]
 80025a8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ac:	69ba      	ldr	r2, [r7, #24]
 80025ae:	4313      	orrs	r3, r2
 80025b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	69ba      	ldr	r2, [r7, #24]
 80025b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f003 0303 	and.w	r3, r3, #3
 80025c0:	2b03      	cmp	r3, #3
 80025c2:	d017      	beq.n	80025f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	68db      	ldr	r3, [r3, #12]
 80025c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80025ca:	69fb      	ldr	r3, [r7, #28]
 80025cc:	005b      	lsls	r3, r3, #1
 80025ce:	2203      	movs	r2, #3
 80025d0:	fa02 f303 	lsl.w	r3, r2, r3
 80025d4:	43db      	mvns	r3, r3
 80025d6:	69ba      	ldr	r2, [r7, #24]
 80025d8:	4013      	ands	r3, r2
 80025da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	689a      	ldr	r2, [r3, #8]
 80025e0:	69fb      	ldr	r3, [r7, #28]
 80025e2:	005b      	lsls	r3, r3, #1
 80025e4:	fa02 f303 	lsl.w	r3, r2, r3
 80025e8:	69ba      	ldr	r2, [r7, #24]
 80025ea:	4313      	orrs	r3, r2
 80025ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	69ba      	ldr	r2, [r7, #24]
 80025f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	f003 0303 	and.w	r3, r3, #3
 80025fc:	2b02      	cmp	r3, #2
 80025fe:	d123      	bne.n	8002648 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002600:	69fb      	ldr	r3, [r7, #28]
 8002602:	08da      	lsrs	r2, r3, #3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	3208      	adds	r2, #8
 8002608:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800260c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800260e:	69fb      	ldr	r3, [r7, #28]
 8002610:	f003 0307 	and.w	r3, r3, #7
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	220f      	movs	r2, #15
 8002618:	fa02 f303 	lsl.w	r3, r2, r3
 800261c:	43db      	mvns	r3, r3
 800261e:	69ba      	ldr	r2, [r7, #24]
 8002620:	4013      	ands	r3, r2
 8002622:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	691a      	ldr	r2, [r3, #16]
 8002628:	69fb      	ldr	r3, [r7, #28]
 800262a:	f003 0307 	and.w	r3, r3, #7
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	fa02 f303 	lsl.w	r3, r2, r3
 8002634:	69ba      	ldr	r2, [r7, #24]
 8002636:	4313      	orrs	r3, r2
 8002638:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800263a:	69fb      	ldr	r3, [r7, #28]
 800263c:	08da      	lsrs	r2, r3, #3
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	3208      	adds	r2, #8
 8002642:	69b9      	ldr	r1, [r7, #24]
 8002644:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	2203      	movs	r2, #3
 8002654:	fa02 f303 	lsl.w	r3, r2, r3
 8002658:	43db      	mvns	r3, r3
 800265a:	69ba      	ldr	r2, [r7, #24]
 800265c:	4013      	ands	r3, r2
 800265e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f003 0203 	and.w	r2, r3, #3
 8002668:	69fb      	ldr	r3, [r7, #28]
 800266a:	005b      	lsls	r3, r3, #1
 800266c:	fa02 f303 	lsl.w	r3, r2, r3
 8002670:	69ba      	ldr	r2, [r7, #24]
 8002672:	4313      	orrs	r3, r2
 8002674:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	69ba      	ldr	r2, [r7, #24]
 800267a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002684:	2b00      	cmp	r3, #0
 8002686:	f000 80b4 	beq.w	80027f2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800268a:	2300      	movs	r3, #0
 800268c:	60fb      	str	r3, [r7, #12]
 800268e:	4b60      	ldr	r3, [pc, #384]	; (8002810 <HAL_GPIO_Init+0x30c>)
 8002690:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002692:	4a5f      	ldr	r2, [pc, #380]	; (8002810 <HAL_GPIO_Init+0x30c>)
 8002694:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002698:	6453      	str	r3, [r2, #68]	; 0x44
 800269a:	4b5d      	ldr	r3, [pc, #372]	; (8002810 <HAL_GPIO_Init+0x30c>)
 800269c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800269e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026a2:	60fb      	str	r3, [r7, #12]
 80026a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80026a6:	4a5b      	ldr	r2, [pc, #364]	; (8002814 <HAL_GPIO_Init+0x310>)
 80026a8:	69fb      	ldr	r3, [r7, #28]
 80026aa:	089b      	lsrs	r3, r3, #2
 80026ac:	3302      	adds	r3, #2
 80026ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80026b4:	69fb      	ldr	r3, [r7, #28]
 80026b6:	f003 0303 	and.w	r3, r3, #3
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	220f      	movs	r2, #15
 80026be:	fa02 f303 	lsl.w	r3, r2, r3
 80026c2:	43db      	mvns	r3, r3
 80026c4:	69ba      	ldr	r2, [r7, #24]
 80026c6:	4013      	ands	r3, r2
 80026c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a52      	ldr	r2, [pc, #328]	; (8002818 <HAL_GPIO_Init+0x314>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d02b      	beq.n	800272a <HAL_GPIO_Init+0x226>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a51      	ldr	r2, [pc, #324]	; (800281c <HAL_GPIO_Init+0x318>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d025      	beq.n	8002726 <HAL_GPIO_Init+0x222>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a50      	ldr	r2, [pc, #320]	; (8002820 <HAL_GPIO_Init+0x31c>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d01f      	beq.n	8002722 <HAL_GPIO_Init+0x21e>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a4f      	ldr	r2, [pc, #316]	; (8002824 <HAL_GPIO_Init+0x320>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d019      	beq.n	800271e <HAL_GPIO_Init+0x21a>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	4a4e      	ldr	r2, [pc, #312]	; (8002828 <HAL_GPIO_Init+0x324>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d013      	beq.n	800271a <HAL_GPIO_Init+0x216>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	4a4d      	ldr	r2, [pc, #308]	; (800282c <HAL_GPIO_Init+0x328>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d00d      	beq.n	8002716 <HAL_GPIO_Init+0x212>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	4a4c      	ldr	r2, [pc, #304]	; (8002830 <HAL_GPIO_Init+0x32c>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d007      	beq.n	8002712 <HAL_GPIO_Init+0x20e>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	4a4b      	ldr	r2, [pc, #300]	; (8002834 <HAL_GPIO_Init+0x330>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d101      	bne.n	800270e <HAL_GPIO_Init+0x20a>
 800270a:	2307      	movs	r3, #7
 800270c:	e00e      	b.n	800272c <HAL_GPIO_Init+0x228>
 800270e:	2308      	movs	r3, #8
 8002710:	e00c      	b.n	800272c <HAL_GPIO_Init+0x228>
 8002712:	2306      	movs	r3, #6
 8002714:	e00a      	b.n	800272c <HAL_GPIO_Init+0x228>
 8002716:	2305      	movs	r3, #5
 8002718:	e008      	b.n	800272c <HAL_GPIO_Init+0x228>
 800271a:	2304      	movs	r3, #4
 800271c:	e006      	b.n	800272c <HAL_GPIO_Init+0x228>
 800271e:	2303      	movs	r3, #3
 8002720:	e004      	b.n	800272c <HAL_GPIO_Init+0x228>
 8002722:	2302      	movs	r3, #2
 8002724:	e002      	b.n	800272c <HAL_GPIO_Init+0x228>
 8002726:	2301      	movs	r3, #1
 8002728:	e000      	b.n	800272c <HAL_GPIO_Init+0x228>
 800272a:	2300      	movs	r3, #0
 800272c:	69fa      	ldr	r2, [r7, #28]
 800272e:	f002 0203 	and.w	r2, r2, #3
 8002732:	0092      	lsls	r2, r2, #2
 8002734:	4093      	lsls	r3, r2
 8002736:	69ba      	ldr	r2, [r7, #24]
 8002738:	4313      	orrs	r3, r2
 800273a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800273c:	4935      	ldr	r1, [pc, #212]	; (8002814 <HAL_GPIO_Init+0x310>)
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	089b      	lsrs	r3, r3, #2
 8002742:	3302      	adds	r3, #2
 8002744:	69ba      	ldr	r2, [r7, #24]
 8002746:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800274a:	4b3b      	ldr	r3, [pc, #236]	; (8002838 <HAL_GPIO_Init+0x334>)
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	43db      	mvns	r3, r3
 8002754:	69ba      	ldr	r2, [r7, #24]
 8002756:	4013      	ands	r3, r2
 8002758:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d003      	beq.n	800276e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002766:	69ba      	ldr	r2, [r7, #24]
 8002768:	693b      	ldr	r3, [r7, #16]
 800276a:	4313      	orrs	r3, r2
 800276c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800276e:	4a32      	ldr	r2, [pc, #200]	; (8002838 <HAL_GPIO_Init+0x334>)
 8002770:	69bb      	ldr	r3, [r7, #24]
 8002772:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002774:	4b30      	ldr	r3, [pc, #192]	; (8002838 <HAL_GPIO_Init+0x334>)
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	43db      	mvns	r3, r3
 800277e:	69ba      	ldr	r2, [r7, #24]
 8002780:	4013      	ands	r3, r2
 8002782:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800278c:	2b00      	cmp	r3, #0
 800278e:	d003      	beq.n	8002798 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002790:	69ba      	ldr	r2, [r7, #24]
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	4313      	orrs	r3, r2
 8002796:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002798:	4a27      	ldr	r2, [pc, #156]	; (8002838 <HAL_GPIO_Init+0x334>)
 800279a:	69bb      	ldr	r3, [r7, #24]
 800279c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800279e:	4b26      	ldr	r3, [pc, #152]	; (8002838 <HAL_GPIO_Init+0x334>)
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	43db      	mvns	r3, r3
 80027a8:	69ba      	ldr	r2, [r7, #24]
 80027aa:	4013      	ands	r3, r2
 80027ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d003      	beq.n	80027c2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80027ba:	69ba      	ldr	r2, [r7, #24]
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	4313      	orrs	r3, r2
 80027c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80027c2:	4a1d      	ldr	r2, [pc, #116]	; (8002838 <HAL_GPIO_Init+0x334>)
 80027c4:	69bb      	ldr	r3, [r7, #24]
 80027c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027c8:	4b1b      	ldr	r3, [pc, #108]	; (8002838 <HAL_GPIO_Init+0x334>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	43db      	mvns	r3, r3
 80027d2:	69ba      	ldr	r2, [r7, #24]
 80027d4:	4013      	ands	r3, r2
 80027d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d003      	beq.n	80027ec <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80027e4:	69ba      	ldr	r2, [r7, #24]
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	4313      	orrs	r3, r2
 80027ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80027ec:	4a12      	ldr	r2, [pc, #72]	; (8002838 <HAL_GPIO_Init+0x334>)
 80027ee:	69bb      	ldr	r3, [r7, #24]
 80027f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	3301      	adds	r3, #1
 80027f6:	61fb      	str	r3, [r7, #28]
 80027f8:	69fb      	ldr	r3, [r7, #28]
 80027fa:	2b0f      	cmp	r3, #15
 80027fc:	f67f ae90 	bls.w	8002520 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002800:	bf00      	nop
 8002802:	bf00      	nop
 8002804:	3724      	adds	r7, #36	; 0x24
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	40023800 	.word	0x40023800
 8002814:	40013800 	.word	0x40013800
 8002818:	40020000 	.word	0x40020000
 800281c:	40020400 	.word	0x40020400
 8002820:	40020800 	.word	0x40020800
 8002824:	40020c00 	.word	0x40020c00
 8002828:	40021000 	.word	0x40021000
 800282c:	40021400 	.word	0x40021400
 8002830:	40021800 	.word	0x40021800
 8002834:	40021c00 	.word	0x40021c00
 8002838:	40013c00 	.word	0x40013c00

0800283c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
 8002844:	460b      	mov	r3, r1
 8002846:	807b      	strh	r3, [r7, #2]
 8002848:	4613      	mov	r3, r2
 800284a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800284c:	787b      	ldrb	r3, [r7, #1]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d003      	beq.n	800285a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002852:	887a      	ldrh	r2, [r7, #2]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002858:	e003      	b.n	8002862 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800285a:	887b      	ldrh	r3, [r7, #2]
 800285c:	041a      	lsls	r2, r3, #16
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	619a      	str	r2, [r3, #24]
}
 8002862:	bf00      	nop
 8002864:	370c      	adds	r7, #12
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr
	...

08002870 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d101      	bne.n	8002882 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e12b      	b.n	8002ada <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002888:	b2db      	uxtb	r3, r3
 800288a:	2b00      	cmp	r3, #0
 800288c:	d106      	bne.n	800289c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2200      	movs	r2, #0
 8002892:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f7ff f93c 	bl	8001b14 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2224      	movs	r2, #36	; 0x24
 80028a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f022 0201 	bic.w	r2, r2, #1
 80028b2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80028c2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80028d2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80028d4:	f002 fe76 	bl	80055c4 <HAL_RCC_GetPCLK1Freq>
 80028d8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	4a81      	ldr	r2, [pc, #516]	; (8002ae4 <HAL_I2C_Init+0x274>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d807      	bhi.n	80028f4 <HAL_I2C_Init+0x84>
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	4a80      	ldr	r2, [pc, #512]	; (8002ae8 <HAL_I2C_Init+0x278>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	bf94      	ite	ls
 80028ec:	2301      	movls	r3, #1
 80028ee:	2300      	movhi	r3, #0
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	e006      	b.n	8002902 <HAL_I2C_Init+0x92>
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	4a7d      	ldr	r2, [pc, #500]	; (8002aec <HAL_I2C_Init+0x27c>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	bf94      	ite	ls
 80028fc:	2301      	movls	r3, #1
 80028fe:	2300      	movhi	r3, #0
 8002900:	b2db      	uxtb	r3, r3
 8002902:	2b00      	cmp	r3, #0
 8002904:	d001      	beq.n	800290a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e0e7      	b.n	8002ada <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	4a78      	ldr	r2, [pc, #480]	; (8002af0 <HAL_I2C_Init+0x280>)
 800290e:	fba2 2303 	umull	r2, r3, r2, r3
 8002912:	0c9b      	lsrs	r3, r3, #18
 8002914:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	68ba      	ldr	r2, [r7, #8]
 8002926:	430a      	orrs	r2, r1
 8002928:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	6a1b      	ldr	r3, [r3, #32]
 8002930:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	4a6a      	ldr	r2, [pc, #424]	; (8002ae4 <HAL_I2C_Init+0x274>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d802      	bhi.n	8002944 <HAL_I2C_Init+0xd4>
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	3301      	adds	r3, #1
 8002942:	e009      	b.n	8002958 <HAL_I2C_Init+0xe8>
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800294a:	fb02 f303 	mul.w	r3, r2, r3
 800294e:	4a69      	ldr	r2, [pc, #420]	; (8002af4 <HAL_I2C_Init+0x284>)
 8002950:	fba2 2303 	umull	r2, r3, r2, r3
 8002954:	099b      	lsrs	r3, r3, #6
 8002956:	3301      	adds	r3, #1
 8002958:	687a      	ldr	r2, [r7, #4]
 800295a:	6812      	ldr	r2, [r2, #0]
 800295c:	430b      	orrs	r3, r1
 800295e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	69db      	ldr	r3, [r3, #28]
 8002966:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800296a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	495c      	ldr	r1, [pc, #368]	; (8002ae4 <HAL_I2C_Init+0x274>)
 8002974:	428b      	cmp	r3, r1
 8002976:	d819      	bhi.n	80029ac <HAL_I2C_Init+0x13c>
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	1e59      	subs	r1, r3, #1
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	005b      	lsls	r3, r3, #1
 8002982:	fbb1 f3f3 	udiv	r3, r1, r3
 8002986:	1c59      	adds	r1, r3, #1
 8002988:	f640 73fc 	movw	r3, #4092	; 0xffc
 800298c:	400b      	ands	r3, r1
 800298e:	2b00      	cmp	r3, #0
 8002990:	d00a      	beq.n	80029a8 <HAL_I2C_Init+0x138>
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	1e59      	subs	r1, r3, #1
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	005b      	lsls	r3, r3, #1
 800299c:	fbb1 f3f3 	udiv	r3, r1, r3
 80029a0:	3301      	adds	r3, #1
 80029a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029a6:	e051      	b.n	8002a4c <HAL_I2C_Init+0x1dc>
 80029a8:	2304      	movs	r3, #4
 80029aa:	e04f      	b.n	8002a4c <HAL_I2C_Init+0x1dc>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d111      	bne.n	80029d8 <HAL_I2C_Init+0x168>
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	1e58      	subs	r0, r3, #1
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6859      	ldr	r1, [r3, #4]
 80029bc:	460b      	mov	r3, r1
 80029be:	005b      	lsls	r3, r3, #1
 80029c0:	440b      	add	r3, r1
 80029c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80029c6:	3301      	adds	r3, #1
 80029c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	bf0c      	ite	eq
 80029d0:	2301      	moveq	r3, #1
 80029d2:	2300      	movne	r3, #0
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	e012      	b.n	80029fe <HAL_I2C_Init+0x18e>
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	1e58      	subs	r0, r3, #1
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6859      	ldr	r1, [r3, #4]
 80029e0:	460b      	mov	r3, r1
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	440b      	add	r3, r1
 80029e6:	0099      	lsls	r1, r3, #2
 80029e8:	440b      	add	r3, r1
 80029ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80029ee:	3301      	adds	r3, #1
 80029f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	bf0c      	ite	eq
 80029f8:	2301      	moveq	r3, #1
 80029fa:	2300      	movne	r3, #0
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d001      	beq.n	8002a06 <HAL_I2C_Init+0x196>
 8002a02:	2301      	movs	r3, #1
 8002a04:	e022      	b.n	8002a4c <HAL_I2C_Init+0x1dc>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d10e      	bne.n	8002a2c <HAL_I2C_Init+0x1bc>
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	1e58      	subs	r0, r3, #1
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6859      	ldr	r1, [r3, #4]
 8002a16:	460b      	mov	r3, r1
 8002a18:	005b      	lsls	r3, r3, #1
 8002a1a:	440b      	add	r3, r1
 8002a1c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a20:	3301      	adds	r3, #1
 8002a22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a2a:	e00f      	b.n	8002a4c <HAL_I2C_Init+0x1dc>
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	1e58      	subs	r0, r3, #1
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6859      	ldr	r1, [r3, #4]
 8002a34:	460b      	mov	r3, r1
 8002a36:	009b      	lsls	r3, r3, #2
 8002a38:	440b      	add	r3, r1
 8002a3a:	0099      	lsls	r1, r3, #2
 8002a3c:	440b      	add	r3, r1
 8002a3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a42:	3301      	adds	r3, #1
 8002a44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a48:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002a4c:	6879      	ldr	r1, [r7, #4]
 8002a4e:	6809      	ldr	r1, [r1, #0]
 8002a50:	4313      	orrs	r3, r2
 8002a52:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	69da      	ldr	r2, [r3, #28]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6a1b      	ldr	r3, [r3, #32]
 8002a66:	431a      	orrs	r2, r3
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	430a      	orrs	r2, r1
 8002a6e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002a7a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002a7e:	687a      	ldr	r2, [r7, #4]
 8002a80:	6911      	ldr	r1, [r2, #16]
 8002a82:	687a      	ldr	r2, [r7, #4]
 8002a84:	68d2      	ldr	r2, [r2, #12]
 8002a86:	4311      	orrs	r1, r2
 8002a88:	687a      	ldr	r2, [r7, #4]
 8002a8a:	6812      	ldr	r2, [r2, #0]
 8002a8c:	430b      	orrs	r3, r1
 8002a8e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	695a      	ldr	r2, [r3, #20]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	699b      	ldr	r3, [r3, #24]
 8002aa2:	431a      	orrs	r2, r3
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	430a      	orrs	r2, r1
 8002aaa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f042 0201 	orr.w	r2, r2, #1
 8002aba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2220      	movs	r2, #32
 8002ac6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2200      	movs	r2, #0
 8002ace:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002ad8:	2300      	movs	r3, #0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	000186a0 	.word	0x000186a0
 8002ae8:	001e847f 	.word	0x001e847f
 8002aec:	003d08ff 	.word	0x003d08ff
 8002af0:	431bde83 	.word	0x431bde83
 8002af4:	10624dd3 	.word	0x10624dd3

08002af8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b088      	sub	sp, #32
 8002afc:	af02      	add	r7, sp, #8
 8002afe:	60f8      	str	r0, [r7, #12]
 8002b00:	4608      	mov	r0, r1
 8002b02:	4611      	mov	r1, r2
 8002b04:	461a      	mov	r2, r3
 8002b06:	4603      	mov	r3, r0
 8002b08:	817b      	strh	r3, [r7, #10]
 8002b0a:	460b      	mov	r3, r1
 8002b0c:	813b      	strh	r3, [r7, #8]
 8002b0e:	4613      	mov	r3, r2
 8002b10:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002b12:	f7ff fbb5 	bl	8002280 <HAL_GetTick>
 8002b16:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	2b20      	cmp	r3, #32
 8002b22:	f040 80d9 	bne.w	8002cd8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	9300      	str	r3, [sp, #0]
 8002b2a:	2319      	movs	r3, #25
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	496d      	ldr	r1, [pc, #436]	; (8002ce4 <HAL_I2C_Mem_Write+0x1ec>)
 8002b30:	68f8      	ldr	r0, [r7, #12]
 8002b32:	f000 fc7f 	bl	8003434 <I2C_WaitOnFlagUntilTimeout>
 8002b36:	4603      	mov	r3, r0
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d001      	beq.n	8002b40 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002b3c:	2302      	movs	r3, #2
 8002b3e:	e0cc      	b.n	8002cda <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d101      	bne.n	8002b4e <HAL_I2C_Mem_Write+0x56>
 8002b4a:	2302      	movs	r3, #2
 8002b4c:	e0c5      	b.n	8002cda <HAL_I2C_Mem_Write+0x1e2>
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2201      	movs	r2, #1
 8002b52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0301 	and.w	r3, r3, #1
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d007      	beq.n	8002b74 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f042 0201 	orr.w	r2, r2, #1
 8002b72:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b82:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2221      	movs	r2, #33	; 0x21
 8002b88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	2240      	movs	r2, #64	; 0x40
 8002b90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2200      	movs	r2, #0
 8002b98:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	6a3a      	ldr	r2, [r7, #32]
 8002b9e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002ba4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002baa:	b29a      	uxth	r2, r3
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	4a4d      	ldr	r2, [pc, #308]	; (8002ce8 <HAL_I2C_Mem_Write+0x1f0>)
 8002bb4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002bb6:	88f8      	ldrh	r0, [r7, #6]
 8002bb8:	893a      	ldrh	r2, [r7, #8]
 8002bba:	8979      	ldrh	r1, [r7, #10]
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	9301      	str	r3, [sp, #4]
 8002bc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bc2:	9300      	str	r3, [sp, #0]
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	68f8      	ldr	r0, [r7, #12]
 8002bc8:	f000 fab6 	bl	8003138 <I2C_RequestMemoryWrite>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d052      	beq.n	8002c78 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e081      	b.n	8002cda <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bd6:	697a      	ldr	r2, [r7, #20]
 8002bd8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002bda:	68f8      	ldr	r0, [r7, #12]
 8002bdc:	f000 fd00 	bl	80035e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d00d      	beq.n	8002c02 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bea:	2b04      	cmp	r3, #4
 8002bec:	d107      	bne.n	8002bfe <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	681a      	ldr	r2, [r3, #0]
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bfc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e06b      	b.n	8002cda <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c06:	781a      	ldrb	r2, [r3, #0]
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c12:	1c5a      	adds	r2, r3, #1
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c1c:	3b01      	subs	r3, #1
 8002c1e:	b29a      	uxth	r2, r3
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c28:	b29b      	uxth	r3, r3
 8002c2a:	3b01      	subs	r3, #1
 8002c2c:	b29a      	uxth	r2, r3
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	695b      	ldr	r3, [r3, #20]
 8002c38:	f003 0304 	and.w	r3, r3, #4
 8002c3c:	2b04      	cmp	r3, #4
 8002c3e:	d11b      	bne.n	8002c78 <HAL_I2C_Mem_Write+0x180>
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d017      	beq.n	8002c78 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c4c:	781a      	ldrb	r2, [r3, #0]
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c58:	1c5a      	adds	r2, r3, #1
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c62:	3b01      	subs	r3, #1
 8002c64:	b29a      	uxth	r2, r3
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c6e:	b29b      	uxth	r3, r3
 8002c70:	3b01      	subs	r3, #1
 8002c72:	b29a      	uxth	r2, r3
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d1aa      	bne.n	8002bd6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c80:	697a      	ldr	r2, [r7, #20]
 8002c82:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002c84:	68f8      	ldr	r0, [r7, #12]
 8002c86:	f000 fcec 	bl	8003662 <I2C_WaitOnBTFFlagUntilTimeout>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d00d      	beq.n	8002cac <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c94:	2b04      	cmp	r3, #4
 8002c96:	d107      	bne.n	8002ca8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ca6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e016      	b.n	8002cda <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2220      	movs	r2, #32
 8002cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	e000      	b.n	8002cda <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002cd8:	2302      	movs	r3, #2
  }
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3718      	adds	r7, #24
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	00100002 	.word	0x00100002
 8002ce8:	ffff0000 	.word	0xffff0000

08002cec <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b08c      	sub	sp, #48	; 0x30
 8002cf0:	af02      	add	r7, sp, #8
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	4608      	mov	r0, r1
 8002cf6:	4611      	mov	r1, r2
 8002cf8:	461a      	mov	r2, r3
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	817b      	strh	r3, [r7, #10]
 8002cfe:	460b      	mov	r3, r1
 8002d00:	813b      	strh	r3, [r7, #8]
 8002d02:	4613      	mov	r3, r2
 8002d04:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d06:	f7ff fabb 	bl	8002280 <HAL_GetTick>
 8002d0a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	2b20      	cmp	r3, #32
 8002d16:	f040 8208 	bne.w	800312a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d1c:	9300      	str	r3, [sp, #0]
 8002d1e:	2319      	movs	r3, #25
 8002d20:	2201      	movs	r2, #1
 8002d22:	497b      	ldr	r1, [pc, #492]	; (8002f10 <HAL_I2C_Mem_Read+0x224>)
 8002d24:	68f8      	ldr	r0, [r7, #12]
 8002d26:	f000 fb85 	bl	8003434 <I2C_WaitOnFlagUntilTimeout>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d001      	beq.n	8002d34 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002d30:	2302      	movs	r3, #2
 8002d32:	e1fb      	b.n	800312c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d101      	bne.n	8002d42 <HAL_I2C_Mem_Read+0x56>
 8002d3e:	2302      	movs	r3, #2
 8002d40:	e1f4      	b.n	800312c <HAL_I2C_Mem_Read+0x440>
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2201      	movs	r2, #1
 8002d46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0301 	and.w	r3, r3, #1
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d007      	beq.n	8002d68 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f042 0201 	orr.w	r2, r2, #1
 8002d66:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d76:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2222      	movs	r2, #34	; 0x22
 8002d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	2240      	movs	r2, #64	; 0x40
 8002d84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d92:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002d98:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d9e:	b29a      	uxth	r2, r3
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	4a5b      	ldr	r2, [pc, #364]	; (8002f14 <HAL_I2C_Mem_Read+0x228>)
 8002da8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002daa:	88f8      	ldrh	r0, [r7, #6]
 8002dac:	893a      	ldrh	r2, [r7, #8]
 8002dae:	8979      	ldrh	r1, [r7, #10]
 8002db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db2:	9301      	str	r3, [sp, #4]
 8002db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002db6:	9300      	str	r3, [sp, #0]
 8002db8:	4603      	mov	r3, r0
 8002dba:	68f8      	ldr	r0, [r7, #12]
 8002dbc:	f000 fa52 	bl	8003264 <I2C_RequestMemoryRead>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d001      	beq.n	8002dca <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e1b0      	b.n	800312c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d113      	bne.n	8002dfa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	623b      	str	r3, [r7, #32]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	695b      	ldr	r3, [r3, #20]
 8002ddc:	623b      	str	r3, [r7, #32]
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	699b      	ldr	r3, [r3, #24]
 8002de4:	623b      	str	r3, [r7, #32]
 8002de6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002df6:	601a      	str	r2, [r3, #0]
 8002df8:	e184      	b.n	8003104 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d11b      	bne.n	8002e3a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e10:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e12:	2300      	movs	r3, #0
 8002e14:	61fb      	str	r3, [r7, #28]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	695b      	ldr	r3, [r3, #20]
 8002e1c:	61fb      	str	r3, [r7, #28]
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	699b      	ldr	r3, [r3, #24]
 8002e24:	61fb      	str	r3, [r7, #28]
 8002e26:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e36:	601a      	str	r2, [r3, #0]
 8002e38:	e164      	b.n	8003104 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e3e:	2b02      	cmp	r3, #2
 8002e40:	d11b      	bne.n	8002e7a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e50:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e60:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e62:	2300      	movs	r3, #0
 8002e64:	61bb      	str	r3, [r7, #24]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	695b      	ldr	r3, [r3, #20]
 8002e6c:	61bb      	str	r3, [r7, #24]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	699b      	ldr	r3, [r3, #24]
 8002e74:	61bb      	str	r3, [r7, #24]
 8002e76:	69bb      	ldr	r3, [r7, #24]
 8002e78:	e144      	b.n	8003104 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	617b      	str	r3, [r7, #20]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	695b      	ldr	r3, [r3, #20]
 8002e84:	617b      	str	r3, [r7, #20]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	699b      	ldr	r3, [r3, #24]
 8002e8c:	617b      	str	r3, [r7, #20]
 8002e8e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002e90:	e138      	b.n	8003104 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e96:	2b03      	cmp	r3, #3
 8002e98:	f200 80f1 	bhi.w	800307e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d123      	bne.n	8002eec <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ea4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ea6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002ea8:	68f8      	ldr	r0, [r7, #12]
 8002eaa:	f000 fc1b 	bl	80036e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d001      	beq.n	8002eb8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e139      	b.n	800312c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	691a      	ldr	r2, [r3, #16]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec2:	b2d2      	uxtb	r2, r2
 8002ec4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eca:	1c5a      	adds	r2, r3, #1
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ed4:	3b01      	subs	r3, #1
 8002ed6:	b29a      	uxth	r2, r3
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ee0:	b29b      	uxth	r3, r3
 8002ee2:	3b01      	subs	r3, #1
 8002ee4:	b29a      	uxth	r2, r3
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002eea:	e10b      	b.n	8003104 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d14e      	bne.n	8002f92 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ef6:	9300      	str	r3, [sp, #0]
 8002ef8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002efa:	2200      	movs	r2, #0
 8002efc:	4906      	ldr	r1, [pc, #24]	; (8002f18 <HAL_I2C_Mem_Read+0x22c>)
 8002efe:	68f8      	ldr	r0, [r7, #12]
 8002f00:	f000 fa98 	bl	8003434 <I2C_WaitOnFlagUntilTimeout>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d008      	beq.n	8002f1c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e10e      	b.n	800312c <HAL_I2C_Mem_Read+0x440>
 8002f0e:	bf00      	nop
 8002f10:	00100002 	.word	0x00100002
 8002f14:	ffff0000 	.word	0xffff0000
 8002f18:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f2a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	691a      	ldr	r2, [r3, #16]
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f36:	b2d2      	uxtb	r2, r2
 8002f38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f3e:	1c5a      	adds	r2, r3, #1
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f48:	3b01      	subs	r3, #1
 8002f4a:	b29a      	uxth	r2, r3
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f54:	b29b      	uxth	r3, r3
 8002f56:	3b01      	subs	r3, #1
 8002f58:	b29a      	uxth	r2, r3
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	691a      	ldr	r2, [r3, #16]
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f68:	b2d2      	uxtb	r2, r2
 8002f6a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f70:	1c5a      	adds	r2, r3, #1
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f7a:	3b01      	subs	r3, #1
 8002f7c:	b29a      	uxth	r2, r3
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f86:	b29b      	uxth	r3, r3
 8002f88:	3b01      	subs	r3, #1
 8002f8a:	b29a      	uxth	r2, r3
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002f90:	e0b8      	b.n	8003104 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f94:	9300      	str	r3, [sp, #0]
 8002f96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f98:	2200      	movs	r2, #0
 8002f9a:	4966      	ldr	r1, [pc, #408]	; (8003134 <HAL_I2C_Mem_Read+0x448>)
 8002f9c:	68f8      	ldr	r0, [r7, #12]
 8002f9e:	f000 fa49 	bl	8003434 <I2C_WaitOnFlagUntilTimeout>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d001      	beq.n	8002fac <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e0bf      	b.n	800312c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	691a      	ldr	r2, [r3, #16]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc6:	b2d2      	uxtb	r2, r2
 8002fc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fce:	1c5a      	adds	r2, r3, #1
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff0:	9300      	str	r3, [sp, #0]
 8002ff2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	494f      	ldr	r1, [pc, #316]	; (8003134 <HAL_I2C_Mem_Read+0x448>)
 8002ff8:	68f8      	ldr	r0, [r7, #12]
 8002ffa:	f000 fa1b 	bl	8003434 <I2C_WaitOnFlagUntilTimeout>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d001      	beq.n	8003008 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e091      	b.n	800312c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003016:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	691a      	ldr	r2, [r3, #16]
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003022:	b2d2      	uxtb	r2, r2
 8003024:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800302a:	1c5a      	adds	r2, r3, #1
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003034:	3b01      	subs	r3, #1
 8003036:	b29a      	uxth	r2, r3
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003040:	b29b      	uxth	r3, r3
 8003042:	3b01      	subs	r3, #1
 8003044:	b29a      	uxth	r2, r3
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	691a      	ldr	r2, [r3, #16]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003054:	b2d2      	uxtb	r2, r2
 8003056:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800305c:	1c5a      	adds	r2, r3, #1
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003066:	3b01      	subs	r3, #1
 8003068:	b29a      	uxth	r2, r3
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003072:	b29b      	uxth	r3, r3
 8003074:	3b01      	subs	r3, #1
 8003076:	b29a      	uxth	r2, r3
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800307c:	e042      	b.n	8003104 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800307e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003080:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003082:	68f8      	ldr	r0, [r7, #12]
 8003084:	f000 fb2e 	bl	80036e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d001      	beq.n	8003092 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e04c      	b.n	800312c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	691a      	ldr	r2, [r3, #16]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800309c:	b2d2      	uxtb	r2, r2
 800309e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a4:	1c5a      	adds	r2, r3, #1
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030ae:	3b01      	subs	r3, #1
 80030b0:	b29a      	uxth	r2, r3
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ba:	b29b      	uxth	r3, r3
 80030bc:	3b01      	subs	r3, #1
 80030be:	b29a      	uxth	r2, r3
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	695b      	ldr	r3, [r3, #20]
 80030ca:	f003 0304 	and.w	r3, r3, #4
 80030ce:	2b04      	cmp	r3, #4
 80030d0:	d118      	bne.n	8003104 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	691a      	ldr	r2, [r3, #16]
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030dc:	b2d2      	uxtb	r2, r2
 80030de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e4:	1c5a      	adds	r2, r3, #1
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030ee:	3b01      	subs	r3, #1
 80030f0:	b29a      	uxth	r2, r3
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030fa:	b29b      	uxth	r3, r3
 80030fc:	3b01      	subs	r3, #1
 80030fe:	b29a      	uxth	r2, r3
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003108:	2b00      	cmp	r3, #0
 800310a:	f47f aec2 	bne.w	8002e92 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2220      	movs	r2, #32
 8003112:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2200      	movs	r2, #0
 800311a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2200      	movs	r2, #0
 8003122:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003126:	2300      	movs	r3, #0
 8003128:	e000      	b.n	800312c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800312a:	2302      	movs	r3, #2
  }
}
 800312c:	4618      	mov	r0, r3
 800312e:	3728      	adds	r7, #40	; 0x28
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}
 8003134:	00010004 	.word	0x00010004

08003138 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b088      	sub	sp, #32
 800313c:	af02      	add	r7, sp, #8
 800313e:	60f8      	str	r0, [r7, #12]
 8003140:	4608      	mov	r0, r1
 8003142:	4611      	mov	r1, r2
 8003144:	461a      	mov	r2, r3
 8003146:	4603      	mov	r3, r0
 8003148:	817b      	strh	r3, [r7, #10]
 800314a:	460b      	mov	r3, r1
 800314c:	813b      	strh	r3, [r7, #8]
 800314e:	4613      	mov	r3, r2
 8003150:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003160:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003164:	9300      	str	r3, [sp, #0]
 8003166:	6a3b      	ldr	r3, [r7, #32]
 8003168:	2200      	movs	r2, #0
 800316a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800316e:	68f8      	ldr	r0, [r7, #12]
 8003170:	f000 f960 	bl	8003434 <I2C_WaitOnFlagUntilTimeout>
 8003174:	4603      	mov	r3, r0
 8003176:	2b00      	cmp	r3, #0
 8003178:	d00d      	beq.n	8003196 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003184:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003188:	d103      	bne.n	8003192 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003190:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003192:	2303      	movs	r3, #3
 8003194:	e05f      	b.n	8003256 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003196:	897b      	ldrh	r3, [r7, #10]
 8003198:	b2db      	uxtb	r3, r3
 800319a:	461a      	mov	r2, r3
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80031a4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80031a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031a8:	6a3a      	ldr	r2, [r7, #32]
 80031aa:	492d      	ldr	r1, [pc, #180]	; (8003260 <I2C_RequestMemoryWrite+0x128>)
 80031ac:	68f8      	ldr	r0, [r7, #12]
 80031ae:	f000 f998 	bl	80034e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d001      	beq.n	80031bc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e04c      	b.n	8003256 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031bc:	2300      	movs	r3, #0
 80031be:	617b      	str	r3, [r7, #20]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	695b      	ldr	r3, [r3, #20]
 80031c6:	617b      	str	r3, [r7, #20]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	699b      	ldr	r3, [r3, #24]
 80031ce:	617b      	str	r3, [r7, #20]
 80031d0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031d4:	6a39      	ldr	r1, [r7, #32]
 80031d6:	68f8      	ldr	r0, [r7, #12]
 80031d8:	f000 fa02 	bl	80035e0 <I2C_WaitOnTXEFlagUntilTimeout>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d00d      	beq.n	80031fe <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e6:	2b04      	cmp	r3, #4
 80031e8:	d107      	bne.n	80031fa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031f8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e02b      	b.n	8003256 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80031fe:	88fb      	ldrh	r3, [r7, #6]
 8003200:	2b01      	cmp	r3, #1
 8003202:	d105      	bne.n	8003210 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003204:	893b      	ldrh	r3, [r7, #8]
 8003206:	b2da      	uxtb	r2, r3
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	611a      	str	r2, [r3, #16]
 800320e:	e021      	b.n	8003254 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003210:	893b      	ldrh	r3, [r7, #8]
 8003212:	0a1b      	lsrs	r3, r3, #8
 8003214:	b29b      	uxth	r3, r3
 8003216:	b2da      	uxtb	r2, r3
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800321e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003220:	6a39      	ldr	r1, [r7, #32]
 8003222:	68f8      	ldr	r0, [r7, #12]
 8003224:	f000 f9dc 	bl	80035e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d00d      	beq.n	800324a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003232:	2b04      	cmp	r3, #4
 8003234:	d107      	bne.n	8003246 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003244:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e005      	b.n	8003256 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800324a:	893b      	ldrh	r3, [r7, #8]
 800324c:	b2da      	uxtb	r2, r3
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003254:	2300      	movs	r3, #0
}
 8003256:	4618      	mov	r0, r3
 8003258:	3718      	adds	r7, #24
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	00010002 	.word	0x00010002

08003264 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b088      	sub	sp, #32
 8003268:	af02      	add	r7, sp, #8
 800326a:	60f8      	str	r0, [r7, #12]
 800326c:	4608      	mov	r0, r1
 800326e:	4611      	mov	r1, r2
 8003270:	461a      	mov	r2, r3
 8003272:	4603      	mov	r3, r0
 8003274:	817b      	strh	r3, [r7, #10]
 8003276:	460b      	mov	r3, r1
 8003278:	813b      	strh	r3, [r7, #8]
 800327a:	4613      	mov	r3, r2
 800327c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800328c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800329c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800329e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a0:	9300      	str	r3, [sp, #0]
 80032a2:	6a3b      	ldr	r3, [r7, #32]
 80032a4:	2200      	movs	r2, #0
 80032a6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80032aa:	68f8      	ldr	r0, [r7, #12]
 80032ac:	f000 f8c2 	bl	8003434 <I2C_WaitOnFlagUntilTimeout>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d00d      	beq.n	80032d2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032c4:	d103      	bne.n	80032ce <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80032cc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80032ce:	2303      	movs	r3, #3
 80032d0:	e0aa      	b.n	8003428 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80032d2:	897b      	ldrh	r3, [r7, #10]
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	461a      	mov	r2, r3
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80032e0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80032e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e4:	6a3a      	ldr	r2, [r7, #32]
 80032e6:	4952      	ldr	r1, [pc, #328]	; (8003430 <I2C_RequestMemoryRead+0x1cc>)
 80032e8:	68f8      	ldr	r0, [r7, #12]
 80032ea:	f000 f8fa 	bl	80034e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032ee:	4603      	mov	r3, r0
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d001      	beq.n	80032f8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e097      	b.n	8003428 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032f8:	2300      	movs	r3, #0
 80032fa:	617b      	str	r3, [r7, #20]
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	695b      	ldr	r3, [r3, #20]
 8003302:	617b      	str	r3, [r7, #20]
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	699b      	ldr	r3, [r3, #24]
 800330a:	617b      	str	r3, [r7, #20]
 800330c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800330e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003310:	6a39      	ldr	r1, [r7, #32]
 8003312:	68f8      	ldr	r0, [r7, #12]
 8003314:	f000 f964 	bl	80035e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d00d      	beq.n	800333a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003322:	2b04      	cmp	r3, #4
 8003324:	d107      	bne.n	8003336 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003334:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e076      	b.n	8003428 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800333a:	88fb      	ldrh	r3, [r7, #6]
 800333c:	2b01      	cmp	r3, #1
 800333e:	d105      	bne.n	800334c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003340:	893b      	ldrh	r3, [r7, #8]
 8003342:	b2da      	uxtb	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	611a      	str	r2, [r3, #16]
 800334a:	e021      	b.n	8003390 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800334c:	893b      	ldrh	r3, [r7, #8]
 800334e:	0a1b      	lsrs	r3, r3, #8
 8003350:	b29b      	uxth	r3, r3
 8003352:	b2da      	uxtb	r2, r3
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800335a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800335c:	6a39      	ldr	r1, [r7, #32]
 800335e:	68f8      	ldr	r0, [r7, #12]
 8003360:	f000 f93e 	bl	80035e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d00d      	beq.n	8003386 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336e:	2b04      	cmp	r3, #4
 8003370:	d107      	bne.n	8003382 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003380:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e050      	b.n	8003428 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003386:	893b      	ldrh	r3, [r7, #8]
 8003388:	b2da      	uxtb	r2, r3
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003390:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003392:	6a39      	ldr	r1, [r7, #32]
 8003394:	68f8      	ldr	r0, [r7, #12]
 8003396:	f000 f923 	bl	80035e0 <I2C_WaitOnTXEFlagUntilTimeout>
 800339a:	4603      	mov	r3, r0
 800339c:	2b00      	cmp	r3, #0
 800339e:	d00d      	beq.n	80033bc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a4:	2b04      	cmp	r3, #4
 80033a6:	d107      	bne.n	80033b8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033b6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	e035      	b.n	8003428 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033ca:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80033cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ce:	9300      	str	r3, [sp, #0]
 80033d0:	6a3b      	ldr	r3, [r7, #32]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80033d8:	68f8      	ldr	r0, [r7, #12]
 80033da:	f000 f82b 	bl	8003434 <I2C_WaitOnFlagUntilTimeout>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d00d      	beq.n	8003400 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033f2:	d103      	bne.n	80033fc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033fa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80033fc:	2303      	movs	r3, #3
 80033fe:	e013      	b.n	8003428 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003400:	897b      	ldrh	r3, [r7, #10]
 8003402:	b2db      	uxtb	r3, r3
 8003404:	f043 0301 	orr.w	r3, r3, #1
 8003408:	b2da      	uxtb	r2, r3
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003412:	6a3a      	ldr	r2, [r7, #32]
 8003414:	4906      	ldr	r1, [pc, #24]	; (8003430 <I2C_RequestMemoryRead+0x1cc>)
 8003416:	68f8      	ldr	r0, [r7, #12]
 8003418:	f000 f863 	bl	80034e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800341c:	4603      	mov	r3, r0
 800341e:	2b00      	cmp	r3, #0
 8003420:	d001      	beq.n	8003426 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e000      	b.n	8003428 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003426:	2300      	movs	r3, #0
}
 8003428:	4618      	mov	r0, r3
 800342a:	3718      	adds	r7, #24
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	00010002 	.word	0x00010002

08003434 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b084      	sub	sp, #16
 8003438:	af00      	add	r7, sp, #0
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	60b9      	str	r1, [r7, #8]
 800343e:	603b      	str	r3, [r7, #0]
 8003440:	4613      	mov	r3, r2
 8003442:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003444:	e025      	b.n	8003492 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800344c:	d021      	beq.n	8003492 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800344e:	f7fe ff17 	bl	8002280 <HAL_GetTick>
 8003452:	4602      	mov	r2, r0
 8003454:	69bb      	ldr	r3, [r7, #24]
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	683a      	ldr	r2, [r7, #0]
 800345a:	429a      	cmp	r2, r3
 800345c:	d302      	bcc.n	8003464 <I2C_WaitOnFlagUntilTimeout+0x30>
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d116      	bne.n	8003492 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2200      	movs	r2, #0
 8003468:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2220      	movs	r2, #32
 800346e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	2200      	movs	r2, #0
 8003476:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347e:	f043 0220 	orr.w	r2, r3, #32
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	2200      	movs	r2, #0
 800348a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e023      	b.n	80034da <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	0c1b      	lsrs	r3, r3, #16
 8003496:	b2db      	uxtb	r3, r3
 8003498:	2b01      	cmp	r3, #1
 800349a:	d10d      	bne.n	80034b8 <I2C_WaitOnFlagUntilTimeout+0x84>
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	695b      	ldr	r3, [r3, #20]
 80034a2:	43da      	mvns	r2, r3
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	4013      	ands	r3, r2
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	bf0c      	ite	eq
 80034ae:	2301      	moveq	r3, #1
 80034b0:	2300      	movne	r3, #0
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	461a      	mov	r2, r3
 80034b6:	e00c      	b.n	80034d2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	699b      	ldr	r3, [r3, #24]
 80034be:	43da      	mvns	r2, r3
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	4013      	ands	r3, r2
 80034c4:	b29b      	uxth	r3, r3
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	bf0c      	ite	eq
 80034ca:	2301      	moveq	r3, #1
 80034cc:	2300      	movne	r3, #0
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	461a      	mov	r2, r3
 80034d2:	79fb      	ldrb	r3, [r7, #7]
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d0b6      	beq.n	8003446 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80034d8:	2300      	movs	r3, #0
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3710      	adds	r7, #16
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}

080034e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80034e2:	b580      	push	{r7, lr}
 80034e4:	b084      	sub	sp, #16
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	60f8      	str	r0, [r7, #12]
 80034ea:	60b9      	str	r1, [r7, #8]
 80034ec:	607a      	str	r2, [r7, #4]
 80034ee:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80034f0:	e051      	b.n	8003596 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	695b      	ldr	r3, [r3, #20]
 80034f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003500:	d123      	bne.n	800354a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003510:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800351a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2200      	movs	r2, #0
 8003520:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2220      	movs	r2, #32
 8003526:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2200      	movs	r2, #0
 800352e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003536:	f043 0204 	orr.w	r2, r3, #4
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2200      	movs	r2, #0
 8003542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e046      	b.n	80035d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003550:	d021      	beq.n	8003596 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003552:	f7fe fe95 	bl	8002280 <HAL_GetTick>
 8003556:	4602      	mov	r2, r0
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	1ad3      	subs	r3, r2, r3
 800355c:	687a      	ldr	r2, [r7, #4]
 800355e:	429a      	cmp	r2, r3
 8003560:	d302      	bcc.n	8003568 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d116      	bne.n	8003596 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2200      	movs	r2, #0
 800356c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2220      	movs	r2, #32
 8003572:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2200      	movs	r2, #0
 800357a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003582:	f043 0220 	orr.w	r2, r3, #32
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2200      	movs	r2, #0
 800358e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e020      	b.n	80035d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	0c1b      	lsrs	r3, r3, #16
 800359a:	b2db      	uxtb	r3, r3
 800359c:	2b01      	cmp	r3, #1
 800359e:	d10c      	bne.n	80035ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	43da      	mvns	r2, r3
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	4013      	ands	r3, r2
 80035ac:	b29b      	uxth	r3, r3
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	bf14      	ite	ne
 80035b2:	2301      	movne	r3, #1
 80035b4:	2300      	moveq	r3, #0
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	e00b      	b.n	80035d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	699b      	ldr	r3, [r3, #24]
 80035c0:	43da      	mvns	r2, r3
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	4013      	ands	r3, r2
 80035c6:	b29b      	uxth	r3, r3
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	bf14      	ite	ne
 80035cc:	2301      	movne	r3, #1
 80035ce:	2300      	moveq	r3, #0
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d18d      	bne.n	80034f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80035d6:	2300      	movs	r3, #0
}
 80035d8:	4618      	mov	r0, r3
 80035da:	3710      	adds	r7, #16
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}

080035e0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b084      	sub	sp, #16
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	60f8      	str	r0, [r7, #12]
 80035e8:	60b9      	str	r1, [r7, #8]
 80035ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035ec:	e02d      	b.n	800364a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80035ee:	68f8      	ldr	r0, [r7, #12]
 80035f0:	f000 f8ce 	bl	8003790 <I2C_IsAcknowledgeFailed>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d001      	beq.n	80035fe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e02d      	b.n	800365a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003604:	d021      	beq.n	800364a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003606:	f7fe fe3b 	bl	8002280 <HAL_GetTick>
 800360a:	4602      	mov	r2, r0
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	1ad3      	subs	r3, r2, r3
 8003610:	68ba      	ldr	r2, [r7, #8]
 8003612:	429a      	cmp	r2, r3
 8003614:	d302      	bcc.n	800361c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d116      	bne.n	800364a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2200      	movs	r2, #0
 8003620:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2220      	movs	r2, #32
 8003626:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2200      	movs	r2, #0
 800362e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003636:	f043 0220 	orr.w	r2, r3, #32
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2200      	movs	r2, #0
 8003642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e007      	b.n	800365a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	695b      	ldr	r3, [r3, #20]
 8003650:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003654:	2b80      	cmp	r3, #128	; 0x80
 8003656:	d1ca      	bne.n	80035ee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003658:	2300      	movs	r3, #0
}
 800365a:	4618      	mov	r0, r3
 800365c:	3710      	adds	r7, #16
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}

08003662 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003662:	b580      	push	{r7, lr}
 8003664:	b084      	sub	sp, #16
 8003666:	af00      	add	r7, sp, #0
 8003668:	60f8      	str	r0, [r7, #12]
 800366a:	60b9      	str	r1, [r7, #8]
 800366c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800366e:	e02d      	b.n	80036cc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003670:	68f8      	ldr	r0, [r7, #12]
 8003672:	f000 f88d 	bl	8003790 <I2C_IsAcknowledgeFailed>
 8003676:	4603      	mov	r3, r0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d001      	beq.n	8003680 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	e02d      	b.n	80036dc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003686:	d021      	beq.n	80036cc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003688:	f7fe fdfa 	bl	8002280 <HAL_GetTick>
 800368c:	4602      	mov	r2, r0
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	1ad3      	subs	r3, r2, r3
 8003692:	68ba      	ldr	r2, [r7, #8]
 8003694:	429a      	cmp	r2, r3
 8003696:	d302      	bcc.n	800369e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d116      	bne.n	80036cc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2200      	movs	r2, #0
 80036a2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2220      	movs	r2, #32
 80036a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2200      	movs	r2, #0
 80036b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b8:	f043 0220 	orr.w	r2, r3, #32
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2200      	movs	r2, #0
 80036c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	e007      	b.n	80036dc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	695b      	ldr	r3, [r3, #20]
 80036d2:	f003 0304 	and.w	r3, r3, #4
 80036d6:	2b04      	cmp	r3, #4
 80036d8:	d1ca      	bne.n	8003670 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80036da:	2300      	movs	r3, #0
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3710      	adds	r7, #16
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}

080036e4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b084      	sub	sp, #16
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	60f8      	str	r0, [r7, #12]
 80036ec:	60b9      	str	r1, [r7, #8]
 80036ee:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80036f0:	e042      	b.n	8003778 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	695b      	ldr	r3, [r3, #20]
 80036f8:	f003 0310 	and.w	r3, r3, #16
 80036fc:	2b10      	cmp	r3, #16
 80036fe:	d119      	bne.n	8003734 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f06f 0210 	mvn.w	r2, #16
 8003708:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2200      	movs	r2, #0
 800370e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2220      	movs	r2, #32
 8003714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2200      	movs	r2, #0
 800372c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e029      	b.n	8003788 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003734:	f7fe fda4 	bl	8002280 <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	68ba      	ldr	r2, [r7, #8]
 8003740:	429a      	cmp	r2, r3
 8003742:	d302      	bcc.n	800374a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d116      	bne.n	8003778 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2200      	movs	r2, #0
 800374e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2220      	movs	r2, #32
 8003754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2200      	movs	r2, #0
 800375c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003764:	f043 0220 	orr.w	r2, r3, #32
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2200      	movs	r2, #0
 8003770:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	e007      	b.n	8003788 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	695b      	ldr	r3, [r3, #20]
 800377e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003782:	2b40      	cmp	r3, #64	; 0x40
 8003784:	d1b5      	bne.n	80036f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003786:	2300      	movs	r3, #0
}
 8003788:	4618      	mov	r0, r3
 800378a:	3710      	adds	r7, #16
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}

08003790 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003790:	b480      	push	{r7}
 8003792:	b083      	sub	sp, #12
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	695b      	ldr	r3, [r3, #20]
 800379e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037a6:	d11b      	bne.n	80037e0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80037b0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2220      	movs	r2, #32
 80037bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037cc:	f043 0204 	orr.w	r2, r3, #4
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2200      	movs	r2, #0
 80037d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	e000      	b.n	80037e2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	370c      	adds	r7, #12
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr

080037ee <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80037ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037f0:	b08f      	sub	sp, #60	; 0x3c
 80037f2:	af0a      	add	r7, sp, #40	; 0x28
 80037f4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d101      	bne.n	8003800 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e10f      	b.n	8003a20 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800380c:	b2db      	uxtb	r3, r3
 800380e:	2b00      	cmp	r3, #0
 8003810:	d106      	bne.n	8003820 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	f006 fe60 	bl	800a4e0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2203      	movs	r2, #3
 8003824:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800382c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003830:	2b00      	cmp	r3, #0
 8003832:	d102      	bne.n	800383a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2200      	movs	r2, #0
 8003838:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4618      	mov	r0, r3
 8003840:	f003 f933 	bl	8006aaa <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	603b      	str	r3, [r7, #0]
 800384a:	687e      	ldr	r6, [r7, #4]
 800384c:	466d      	mov	r5, sp
 800384e:	f106 0410 	add.w	r4, r6, #16
 8003852:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003854:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003856:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003858:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800385a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800385e:	e885 0003 	stmia.w	r5, {r0, r1}
 8003862:	1d33      	adds	r3, r6, #4
 8003864:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003866:	6838      	ldr	r0, [r7, #0]
 8003868:	f003 f80a 	bl	8006880 <USB_CoreInit>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d005      	beq.n	800387e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2202      	movs	r2, #2
 8003876:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e0d0      	b.n	8003a20 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	2100      	movs	r1, #0
 8003884:	4618      	mov	r0, r3
 8003886:	f003 f921 	bl	8006acc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800388a:	2300      	movs	r3, #0
 800388c:	73fb      	strb	r3, [r7, #15]
 800388e:	e04a      	b.n	8003926 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003890:	7bfa      	ldrb	r2, [r7, #15]
 8003892:	6879      	ldr	r1, [r7, #4]
 8003894:	4613      	mov	r3, r2
 8003896:	00db      	lsls	r3, r3, #3
 8003898:	4413      	add	r3, r2
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	440b      	add	r3, r1
 800389e:	333d      	adds	r3, #61	; 0x3d
 80038a0:	2201      	movs	r2, #1
 80038a2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80038a4:	7bfa      	ldrb	r2, [r7, #15]
 80038a6:	6879      	ldr	r1, [r7, #4]
 80038a8:	4613      	mov	r3, r2
 80038aa:	00db      	lsls	r3, r3, #3
 80038ac:	4413      	add	r3, r2
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	440b      	add	r3, r1
 80038b2:	333c      	adds	r3, #60	; 0x3c
 80038b4:	7bfa      	ldrb	r2, [r7, #15]
 80038b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80038b8:	7bfa      	ldrb	r2, [r7, #15]
 80038ba:	7bfb      	ldrb	r3, [r7, #15]
 80038bc:	b298      	uxth	r0, r3
 80038be:	6879      	ldr	r1, [r7, #4]
 80038c0:	4613      	mov	r3, r2
 80038c2:	00db      	lsls	r3, r3, #3
 80038c4:	4413      	add	r3, r2
 80038c6:	009b      	lsls	r3, r3, #2
 80038c8:	440b      	add	r3, r1
 80038ca:	3344      	adds	r3, #68	; 0x44
 80038cc:	4602      	mov	r2, r0
 80038ce:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80038d0:	7bfa      	ldrb	r2, [r7, #15]
 80038d2:	6879      	ldr	r1, [r7, #4]
 80038d4:	4613      	mov	r3, r2
 80038d6:	00db      	lsls	r3, r3, #3
 80038d8:	4413      	add	r3, r2
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	440b      	add	r3, r1
 80038de:	3340      	adds	r3, #64	; 0x40
 80038e0:	2200      	movs	r2, #0
 80038e2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80038e4:	7bfa      	ldrb	r2, [r7, #15]
 80038e6:	6879      	ldr	r1, [r7, #4]
 80038e8:	4613      	mov	r3, r2
 80038ea:	00db      	lsls	r3, r3, #3
 80038ec:	4413      	add	r3, r2
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	440b      	add	r3, r1
 80038f2:	3348      	adds	r3, #72	; 0x48
 80038f4:	2200      	movs	r2, #0
 80038f6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80038f8:	7bfa      	ldrb	r2, [r7, #15]
 80038fa:	6879      	ldr	r1, [r7, #4]
 80038fc:	4613      	mov	r3, r2
 80038fe:	00db      	lsls	r3, r3, #3
 8003900:	4413      	add	r3, r2
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	440b      	add	r3, r1
 8003906:	334c      	adds	r3, #76	; 0x4c
 8003908:	2200      	movs	r2, #0
 800390a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800390c:	7bfa      	ldrb	r2, [r7, #15]
 800390e:	6879      	ldr	r1, [r7, #4]
 8003910:	4613      	mov	r3, r2
 8003912:	00db      	lsls	r3, r3, #3
 8003914:	4413      	add	r3, r2
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	440b      	add	r3, r1
 800391a:	3354      	adds	r3, #84	; 0x54
 800391c:	2200      	movs	r2, #0
 800391e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003920:	7bfb      	ldrb	r3, [r7, #15]
 8003922:	3301      	adds	r3, #1
 8003924:	73fb      	strb	r3, [r7, #15]
 8003926:	7bfa      	ldrb	r2, [r7, #15]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	429a      	cmp	r2, r3
 800392e:	d3af      	bcc.n	8003890 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003930:	2300      	movs	r3, #0
 8003932:	73fb      	strb	r3, [r7, #15]
 8003934:	e044      	b.n	80039c0 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003936:	7bfa      	ldrb	r2, [r7, #15]
 8003938:	6879      	ldr	r1, [r7, #4]
 800393a:	4613      	mov	r3, r2
 800393c:	00db      	lsls	r3, r3, #3
 800393e:	4413      	add	r3, r2
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	440b      	add	r3, r1
 8003944:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003948:	2200      	movs	r2, #0
 800394a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800394c:	7bfa      	ldrb	r2, [r7, #15]
 800394e:	6879      	ldr	r1, [r7, #4]
 8003950:	4613      	mov	r3, r2
 8003952:	00db      	lsls	r3, r3, #3
 8003954:	4413      	add	r3, r2
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	440b      	add	r3, r1
 800395a:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800395e:	7bfa      	ldrb	r2, [r7, #15]
 8003960:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003962:	7bfa      	ldrb	r2, [r7, #15]
 8003964:	6879      	ldr	r1, [r7, #4]
 8003966:	4613      	mov	r3, r2
 8003968:	00db      	lsls	r3, r3, #3
 800396a:	4413      	add	r3, r2
 800396c:	009b      	lsls	r3, r3, #2
 800396e:	440b      	add	r3, r1
 8003970:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003974:	2200      	movs	r2, #0
 8003976:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003978:	7bfa      	ldrb	r2, [r7, #15]
 800397a:	6879      	ldr	r1, [r7, #4]
 800397c:	4613      	mov	r3, r2
 800397e:	00db      	lsls	r3, r3, #3
 8003980:	4413      	add	r3, r2
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	440b      	add	r3, r1
 8003986:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800398a:	2200      	movs	r2, #0
 800398c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800398e:	7bfa      	ldrb	r2, [r7, #15]
 8003990:	6879      	ldr	r1, [r7, #4]
 8003992:	4613      	mov	r3, r2
 8003994:	00db      	lsls	r3, r3, #3
 8003996:	4413      	add	r3, r2
 8003998:	009b      	lsls	r3, r3, #2
 800399a:	440b      	add	r3, r1
 800399c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80039a0:	2200      	movs	r2, #0
 80039a2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80039a4:	7bfa      	ldrb	r2, [r7, #15]
 80039a6:	6879      	ldr	r1, [r7, #4]
 80039a8:	4613      	mov	r3, r2
 80039aa:	00db      	lsls	r3, r3, #3
 80039ac:	4413      	add	r3, r2
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	440b      	add	r3, r1
 80039b2:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80039b6:	2200      	movs	r2, #0
 80039b8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039ba:	7bfb      	ldrb	r3, [r7, #15]
 80039bc:	3301      	adds	r3, #1
 80039be:	73fb      	strb	r3, [r7, #15]
 80039c0:	7bfa      	ldrb	r2, [r7, #15]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	429a      	cmp	r2, r3
 80039c8:	d3b5      	bcc.n	8003936 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	603b      	str	r3, [r7, #0]
 80039d0:	687e      	ldr	r6, [r7, #4]
 80039d2:	466d      	mov	r5, sp
 80039d4:	f106 0410 	add.w	r4, r6, #16
 80039d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039e0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80039e4:	e885 0003 	stmia.w	r5, {r0, r1}
 80039e8:	1d33      	adds	r3, r6, #4
 80039ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80039ec:	6838      	ldr	r0, [r7, #0]
 80039ee:	f003 f8b9 	bl	8006b64 <USB_DevInit>
 80039f2:	4603      	mov	r3, r0
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d005      	beq.n	8003a04 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2202      	movs	r2, #2
 80039fc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e00d      	b.n	8003a20 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2201      	movs	r2, #1
 8003a10:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f004 fa08 	bl	8007e2e <USB_DevDisconnect>

  return HAL_OK;
 8003a1e:	2300      	movs	r3, #0
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	3714      	adds	r7, #20
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003a28 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b084      	sub	sp, #16
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d101      	bne.n	8003a44 <HAL_PCD_Start+0x1c>
 8003a40:	2302      	movs	r3, #2
 8003a42:	e020      	b.n	8003a86 <HAL_PCD_Start+0x5e>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2201      	movs	r2, #1
 8003a48:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d109      	bne.n	8003a68 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d005      	beq.n	8003a68 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a60:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	f003 f80b 	bl	8006a88 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4618      	mov	r0, r3
 8003a78:	f004 f9b8 	bl	8007dec <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003a84:	2300      	movs	r3, #0
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3710      	adds	r7, #16
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}

08003a8e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003a8e:	b590      	push	{r4, r7, lr}
 8003a90:	b08d      	sub	sp, #52	; 0x34
 8003a92:	af00      	add	r7, sp, #0
 8003a94:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003a9c:	6a3b      	ldr	r3, [r7, #32]
 8003a9e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f004 fa76 	bl	8007f96 <USB_GetMode>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	f040 848a 	bne.w	80043c6 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	f004 f9da 	bl	8007e70 <USB_ReadInterrupts>
 8003abc:	4603      	mov	r3, r0
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	f000 8480 	beq.w	80043c4 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	0a1b      	lsrs	r3, r3, #8
 8003ace:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4618      	mov	r0, r3
 8003ade:	f004 f9c7 	bl	8007e70 <USB_ReadInterrupts>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	f003 0302 	and.w	r3, r3, #2
 8003ae8:	2b02      	cmp	r3, #2
 8003aea:	d107      	bne.n	8003afc <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	695a      	ldr	r2, [r3, #20]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f002 0202 	and.w	r2, r2, #2
 8003afa:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4618      	mov	r0, r3
 8003b02:	f004 f9b5 	bl	8007e70 <USB_ReadInterrupts>
 8003b06:	4603      	mov	r3, r0
 8003b08:	f003 0310 	and.w	r3, r3, #16
 8003b0c:	2b10      	cmp	r3, #16
 8003b0e:	d161      	bne.n	8003bd4 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	699a      	ldr	r2, [r3, #24]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f022 0210 	bic.w	r2, r2, #16
 8003b1e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003b20:	6a3b      	ldr	r3, [r7, #32]
 8003b22:	6a1b      	ldr	r3, [r3, #32]
 8003b24:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003b26:	69bb      	ldr	r3, [r7, #24]
 8003b28:	f003 020f 	and.w	r2, r3, #15
 8003b2c:	4613      	mov	r3, r2
 8003b2e:	00db      	lsls	r3, r3, #3
 8003b30:	4413      	add	r3, r2
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003b38:	687a      	ldr	r2, [r7, #4]
 8003b3a:	4413      	add	r3, r2
 8003b3c:	3304      	adds	r3, #4
 8003b3e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003b40:	69bb      	ldr	r3, [r7, #24]
 8003b42:	0c5b      	lsrs	r3, r3, #17
 8003b44:	f003 030f 	and.w	r3, r3, #15
 8003b48:	2b02      	cmp	r3, #2
 8003b4a:	d124      	bne.n	8003b96 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003b4c:	69ba      	ldr	r2, [r7, #24]
 8003b4e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003b52:	4013      	ands	r3, r2
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d035      	beq.n	8003bc4 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003b5c:	69bb      	ldr	r3, [r7, #24]
 8003b5e:	091b      	lsrs	r3, r3, #4
 8003b60:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003b62:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003b66:	b29b      	uxth	r3, r3
 8003b68:	461a      	mov	r2, r3
 8003b6a:	6a38      	ldr	r0, [r7, #32]
 8003b6c:	f003 ffec 	bl	8007b48 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	691a      	ldr	r2, [r3, #16]
 8003b74:	69bb      	ldr	r3, [r7, #24]
 8003b76:	091b      	lsrs	r3, r3, #4
 8003b78:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003b7c:	441a      	add	r2, r3
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	6a1a      	ldr	r2, [r3, #32]
 8003b86:	69bb      	ldr	r3, [r7, #24]
 8003b88:	091b      	lsrs	r3, r3, #4
 8003b8a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003b8e:	441a      	add	r2, r3
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	621a      	str	r2, [r3, #32]
 8003b94:	e016      	b.n	8003bc4 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003b96:	69bb      	ldr	r3, [r7, #24]
 8003b98:	0c5b      	lsrs	r3, r3, #17
 8003b9a:	f003 030f 	and.w	r3, r3, #15
 8003b9e:	2b06      	cmp	r3, #6
 8003ba0:	d110      	bne.n	8003bc4 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003ba8:	2208      	movs	r2, #8
 8003baa:	4619      	mov	r1, r3
 8003bac:	6a38      	ldr	r0, [r7, #32]
 8003bae:	f003 ffcb 	bl	8007b48 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	6a1a      	ldr	r2, [r3, #32]
 8003bb6:	69bb      	ldr	r3, [r7, #24]
 8003bb8:	091b      	lsrs	r3, r3, #4
 8003bba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003bbe:	441a      	add	r2, r3
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	699a      	ldr	r2, [r3, #24]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f042 0210 	orr.w	r2, r2, #16
 8003bd2:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f004 f949 	bl	8007e70 <USB_ReadInterrupts>
 8003bde:	4603      	mov	r3, r0
 8003be0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003be4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003be8:	f040 80a7 	bne.w	8003d3a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003bec:	2300      	movs	r3, #0
 8003bee:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f004 f94e 	bl	8007e96 <USB_ReadDevAllOutEpInterrupt>
 8003bfa:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003bfc:	e099      	b.n	8003d32 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c00:	f003 0301 	and.w	r3, r3, #1
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	f000 808e 	beq.w	8003d26 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c10:	b2d2      	uxtb	r2, r2
 8003c12:	4611      	mov	r1, r2
 8003c14:	4618      	mov	r0, r3
 8003c16:	f004 f972 	bl	8007efe <USB_ReadDevOutEPInterrupt>
 8003c1a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003c1c:	693b      	ldr	r3, [r7, #16]
 8003c1e:	f003 0301 	and.w	r3, r3, #1
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d00c      	beq.n	8003c40 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c28:	015a      	lsls	r2, r3, #5
 8003c2a:	69fb      	ldr	r3, [r7, #28]
 8003c2c:	4413      	add	r3, r2
 8003c2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c32:	461a      	mov	r2, r3
 8003c34:	2301      	movs	r3, #1
 8003c36:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003c38:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f000 fec2 	bl	80049c4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	f003 0308 	and.w	r3, r3, #8
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d00c      	beq.n	8003c64 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c4c:	015a      	lsls	r2, r3, #5
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	4413      	add	r3, r2
 8003c52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c56:	461a      	mov	r2, r3
 8003c58:	2308      	movs	r3, #8
 8003c5a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003c5c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f000 ff98 	bl	8004b94 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	f003 0310 	and.w	r3, r3, #16
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d008      	beq.n	8003c80 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c70:	015a      	lsls	r2, r3, #5
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	4413      	add	r3, r2
 8003c76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c7a:	461a      	mov	r2, r3
 8003c7c:	2310      	movs	r3, #16
 8003c7e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	f003 0302 	and.w	r3, r3, #2
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d030      	beq.n	8003cec <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003c8a:	6a3b      	ldr	r3, [r7, #32]
 8003c8c:	695b      	ldr	r3, [r3, #20]
 8003c8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c92:	2b80      	cmp	r3, #128	; 0x80
 8003c94:	d109      	bne.n	8003caa <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003c96:	69fb      	ldr	r3, [r7, #28]
 8003c98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	69fa      	ldr	r2, [r7, #28]
 8003ca0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ca4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ca8:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003caa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cac:	4613      	mov	r3, r2
 8003cae:	00db      	lsls	r3, r3, #3
 8003cb0:	4413      	add	r3, r2
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003cb8:	687a      	ldr	r2, [r7, #4]
 8003cba:	4413      	add	r3, r2
 8003cbc:	3304      	adds	r3, #4
 8003cbe:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	78db      	ldrb	r3, [r3, #3]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d108      	bne.n	8003cda <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	4619      	mov	r1, r3
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	f006 fd09 	bl	800a6ec <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cdc:	015a      	lsls	r2, r3, #5
 8003cde:	69fb      	ldr	r3, [r7, #28]
 8003ce0:	4413      	add	r3, r2
 8003ce2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	2302      	movs	r3, #2
 8003cea:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	f003 0320 	and.w	r3, r3, #32
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d008      	beq.n	8003d08 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf8:	015a      	lsls	r2, r3, #5
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	4413      	add	r3, r2
 8003cfe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d02:	461a      	mov	r2, r3
 8003d04:	2320      	movs	r3, #32
 8003d06:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d009      	beq.n	8003d26 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d14:	015a      	lsls	r2, r3, #5
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	4413      	add	r3, r2
 8003d1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d1e:	461a      	mov	r2, r3
 8003d20:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003d24:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d28:	3301      	adds	r3, #1
 8003d2a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003d2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d2e:	085b      	lsrs	r3, r3, #1
 8003d30:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003d32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	f47f af62 	bne.w	8003bfe <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f004 f896 	bl	8007e70 <USB_ReadInterrupts>
 8003d44:	4603      	mov	r3, r0
 8003d46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d4a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003d4e:	f040 80db 	bne.w	8003f08 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4618      	mov	r0, r3
 8003d58:	f004 f8b7 	bl	8007eca <USB_ReadDevAllInEpInterrupt>
 8003d5c:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003d62:	e0cd      	b.n	8003f00 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d66:	f003 0301 	and.w	r3, r3, #1
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	f000 80c2 	beq.w	8003ef4 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d76:	b2d2      	uxtb	r2, r2
 8003d78:	4611      	mov	r1, r2
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f004 f8dd 	bl	8007f3a <USB_ReadDevInEPInterrupt>
 8003d80:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	f003 0301 	and.w	r3, r3, #1
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d057      	beq.n	8003e3c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d8e:	f003 030f 	and.w	r3, r3, #15
 8003d92:	2201      	movs	r2, #1
 8003d94:	fa02 f303 	lsl.w	r3, r2, r3
 8003d98:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003d9a:	69fb      	ldr	r3, [r7, #28]
 8003d9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003da0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	43db      	mvns	r3, r3
 8003da6:	69f9      	ldr	r1, [r7, #28]
 8003da8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003dac:	4013      	ands	r3, r2
 8003dae:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db2:	015a      	lsls	r2, r3, #5
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	4413      	add	r3, r2
 8003db8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003dbc:	461a      	mov	r2, r3
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d132      	bne.n	8003e30 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003dca:	6879      	ldr	r1, [r7, #4]
 8003dcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dce:	4613      	mov	r3, r2
 8003dd0:	00db      	lsls	r3, r3, #3
 8003dd2:	4413      	add	r3, r2
 8003dd4:	009b      	lsls	r3, r3, #2
 8003dd6:	440b      	add	r3, r1
 8003dd8:	334c      	adds	r3, #76	; 0x4c
 8003dda:	6819      	ldr	r1, [r3, #0]
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003de0:	4613      	mov	r3, r2
 8003de2:	00db      	lsls	r3, r3, #3
 8003de4:	4413      	add	r3, r2
 8003de6:	009b      	lsls	r3, r3, #2
 8003de8:	4403      	add	r3, r0
 8003dea:	3348      	adds	r3, #72	; 0x48
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4419      	add	r1, r3
 8003df0:	6878      	ldr	r0, [r7, #4]
 8003df2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003df4:	4613      	mov	r3, r2
 8003df6:	00db      	lsls	r3, r3, #3
 8003df8:	4413      	add	r3, r2
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	4403      	add	r3, r0
 8003dfe:	334c      	adds	r3, #76	; 0x4c
 8003e00:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d113      	bne.n	8003e30 <HAL_PCD_IRQHandler+0x3a2>
 8003e08:	6879      	ldr	r1, [r7, #4]
 8003e0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e0c:	4613      	mov	r3, r2
 8003e0e:	00db      	lsls	r3, r3, #3
 8003e10:	4413      	add	r3, r2
 8003e12:	009b      	lsls	r3, r3, #2
 8003e14:	440b      	add	r3, r1
 8003e16:	3354      	adds	r3, #84	; 0x54
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d108      	bne.n	8003e30 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6818      	ldr	r0, [r3, #0]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003e28:	461a      	mov	r2, r3
 8003e2a:	2101      	movs	r1, #1
 8003e2c:	f004 f8e4 	bl	8007ff8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e32:	b2db      	uxtb	r3, r3
 8003e34:	4619      	mov	r1, r3
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f006 fbd3 	bl	800a5e2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	f003 0308 	and.w	r3, r3, #8
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d008      	beq.n	8003e58 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e48:	015a      	lsls	r2, r3, #5
 8003e4a:	69fb      	ldr	r3, [r7, #28]
 8003e4c:	4413      	add	r3, r2
 8003e4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e52:	461a      	mov	r2, r3
 8003e54:	2308      	movs	r3, #8
 8003e56:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	f003 0310 	and.w	r3, r3, #16
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d008      	beq.n	8003e74 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e64:	015a      	lsls	r2, r3, #5
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	4413      	add	r3, r2
 8003e6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e6e:	461a      	mov	r2, r3
 8003e70:	2310      	movs	r3, #16
 8003e72:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d008      	beq.n	8003e90 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e80:	015a      	lsls	r2, r3, #5
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	4413      	add	r3, r2
 8003e86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e8a:	461a      	mov	r2, r3
 8003e8c:	2340      	movs	r3, #64	; 0x40
 8003e8e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	f003 0302 	and.w	r3, r3, #2
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d023      	beq.n	8003ee2 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003e9a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003e9c:	6a38      	ldr	r0, [r7, #32]
 8003e9e:	f002 ffc5 	bl	8006e2c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003ea2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ea4:	4613      	mov	r3, r2
 8003ea6:	00db      	lsls	r3, r3, #3
 8003ea8:	4413      	add	r3, r2
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	3338      	adds	r3, #56	; 0x38
 8003eae:	687a      	ldr	r2, [r7, #4]
 8003eb0:	4413      	add	r3, r2
 8003eb2:	3304      	adds	r3, #4
 8003eb4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	78db      	ldrb	r3, [r3, #3]
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d108      	bne.n	8003ed0 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec6:	b2db      	uxtb	r3, r3
 8003ec8:	4619      	mov	r1, r3
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f006 fc20 	bl	800a710 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed2:	015a      	lsls	r2, r3, #5
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	4413      	add	r3, r2
 8003ed8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003edc:	461a      	mov	r2, r3
 8003ede:	2302      	movs	r3, #2
 8003ee0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d003      	beq.n	8003ef4 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003eec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f000 fcdb 	bl	80048aa <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef6:	3301      	adds	r3, #1
 8003ef8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003efa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003efc:	085b      	lsrs	r3, r3, #1
 8003efe:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003f00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	f47f af2e 	bne.w	8003d64 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f003 ffaf 	bl	8007e70 <USB_ReadInterrupts>
 8003f12:	4603      	mov	r3, r0
 8003f14:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003f18:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003f1c:	d122      	bne.n	8003f64 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003f1e:	69fb      	ldr	r3, [r7, #28]
 8003f20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	69fa      	ldr	r2, [r7, #28]
 8003f28:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f2c:	f023 0301 	bic.w	r3, r3, #1
 8003f30:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d108      	bne.n	8003f4e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003f44:	2100      	movs	r1, #0
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f000 fec2 	bl	8004cd0 <HAL_PCDEx_LPM_Callback>
 8003f4c:	e002      	b.n	8003f54 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f006 fbbe 	bl	800a6d0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	695a      	ldr	r2, [r3, #20]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003f62:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f003 ff81 	bl	8007e70 <USB_ReadInterrupts>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f74:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f78:	d112      	bne.n	8003fa0 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003f7a:	69fb      	ldr	r3, [r7, #28]
 8003f7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	f003 0301 	and.w	r3, r3, #1
 8003f86:	2b01      	cmp	r3, #1
 8003f88:	d102      	bne.n	8003f90 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003f8a:	6878      	ldr	r0, [r7, #4]
 8003f8c:	f006 fb7a 	bl	800a684 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	695a      	ldr	r2, [r3, #20]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003f9e:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f003 ff63 	bl	8007e70 <USB_ReadInterrupts>
 8003faa:	4603      	mov	r3, r0
 8003fac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003fb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fb4:	f040 80b7 	bne.w	8004126 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003fb8:	69fb      	ldr	r3, [r7, #28]
 8003fba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	69fa      	ldr	r2, [r7, #28]
 8003fc2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003fc6:	f023 0301 	bic.w	r3, r3, #1
 8003fca:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	2110      	movs	r1, #16
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f002 ff2a 	bl	8006e2c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fd8:	2300      	movs	r3, #0
 8003fda:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003fdc:	e046      	b.n	800406c <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003fde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fe0:	015a      	lsls	r2, r3, #5
 8003fe2:	69fb      	ldr	r3, [r7, #28]
 8003fe4:	4413      	add	r3, r2
 8003fe6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003fea:	461a      	mov	r2, r3
 8003fec:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003ff0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003ff2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ff4:	015a      	lsls	r2, r3, #5
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	4413      	add	r3, r2
 8003ffa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004002:	0151      	lsls	r1, r2, #5
 8004004:	69fa      	ldr	r2, [r7, #28]
 8004006:	440a      	add	r2, r1
 8004008:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800400c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004010:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004012:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004014:	015a      	lsls	r2, r3, #5
 8004016:	69fb      	ldr	r3, [r7, #28]
 8004018:	4413      	add	r3, r2
 800401a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800401e:	461a      	mov	r2, r3
 8004020:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004024:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004028:	015a      	lsls	r2, r3, #5
 800402a:	69fb      	ldr	r3, [r7, #28]
 800402c:	4413      	add	r3, r2
 800402e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004036:	0151      	lsls	r1, r2, #5
 8004038:	69fa      	ldr	r2, [r7, #28]
 800403a:	440a      	add	r2, r1
 800403c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004040:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004044:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004048:	015a      	lsls	r2, r3, #5
 800404a:	69fb      	ldr	r3, [r7, #28]
 800404c:	4413      	add	r3, r2
 800404e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004056:	0151      	lsls	r1, r2, #5
 8004058:	69fa      	ldr	r2, [r7, #28]
 800405a:	440a      	add	r2, r1
 800405c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004060:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004064:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004066:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004068:	3301      	adds	r3, #1
 800406a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004072:	429a      	cmp	r2, r3
 8004074:	d3b3      	bcc.n	8003fde <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800407c:	69db      	ldr	r3, [r3, #28]
 800407e:	69fa      	ldr	r2, [r7, #28]
 8004080:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004084:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004088:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800408e:	2b00      	cmp	r3, #0
 8004090:	d016      	beq.n	80040c0 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004092:	69fb      	ldr	r3, [r7, #28]
 8004094:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004098:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800409c:	69fa      	ldr	r2, [r7, #28]
 800409e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80040a2:	f043 030b 	orr.w	r3, r3, #11
 80040a6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040b2:	69fa      	ldr	r2, [r7, #28]
 80040b4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80040b8:	f043 030b 	orr.w	r3, r3, #11
 80040bc:	6453      	str	r3, [r2, #68]	; 0x44
 80040be:	e015      	b.n	80040ec <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80040c0:	69fb      	ldr	r3, [r7, #28]
 80040c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040c6:	695b      	ldr	r3, [r3, #20]
 80040c8:	69fa      	ldr	r2, [r7, #28]
 80040ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80040ce:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80040d2:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80040d6:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80040d8:	69fb      	ldr	r3, [r7, #28]
 80040da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040de:	691b      	ldr	r3, [r3, #16]
 80040e0:	69fa      	ldr	r2, [r7, #28]
 80040e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80040e6:	f043 030b 	orr.w	r3, r3, #11
 80040ea:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80040ec:	69fb      	ldr	r3, [r7, #28]
 80040ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	69fa      	ldr	r2, [r7, #28]
 80040f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80040fa:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80040fe:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6818      	ldr	r0, [r3, #0]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	691b      	ldr	r3, [r3, #16]
 8004108:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004110:	461a      	mov	r2, r3
 8004112:	f003 ff71 	bl	8007ff8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	695a      	ldr	r2, [r3, #20]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004124:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4618      	mov	r0, r3
 800412c:	f003 fea0 	bl	8007e70 <USB_ReadInterrupts>
 8004130:	4603      	mov	r3, r0
 8004132:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004136:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800413a:	d124      	bne.n	8004186 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4618      	mov	r0, r3
 8004142:	f003 ff36 	bl	8007fb2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4618      	mov	r0, r3
 800414c:	f002 feeb 	bl	8006f26 <USB_GetDevSpeed>
 8004150:	4603      	mov	r3, r0
 8004152:	461a      	mov	r2, r3
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681c      	ldr	r4, [r3, #0]
 800415c:	f001 fa26 	bl	80055ac <HAL_RCC_GetHCLKFreq>
 8004160:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004166:	b2db      	uxtb	r3, r3
 8004168:	461a      	mov	r2, r3
 800416a:	4620      	mov	r0, r4
 800416c:	f002 fbea 	bl	8006944 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	f006 fa5e 	bl	800a632 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	695a      	ldr	r2, [r3, #20]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004184:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4618      	mov	r0, r3
 800418c:	f003 fe70 	bl	8007e70 <USB_ReadInterrupts>
 8004190:	4603      	mov	r3, r0
 8004192:	f003 0308 	and.w	r3, r3, #8
 8004196:	2b08      	cmp	r3, #8
 8004198:	d10a      	bne.n	80041b0 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f006 fa3b 	bl	800a616 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	695a      	ldr	r2, [r3, #20]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f002 0208 	and.w	r2, r2, #8
 80041ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4618      	mov	r0, r3
 80041b6:	f003 fe5b 	bl	8007e70 <USB_ReadInterrupts>
 80041ba:	4603      	mov	r3, r0
 80041bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041c0:	2b80      	cmp	r3, #128	; 0x80
 80041c2:	d122      	bne.n	800420a <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80041c4:	6a3b      	ldr	r3, [r7, #32]
 80041c6:	699b      	ldr	r3, [r3, #24]
 80041c8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80041cc:	6a3b      	ldr	r3, [r7, #32]
 80041ce:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80041d0:	2301      	movs	r3, #1
 80041d2:	627b      	str	r3, [r7, #36]	; 0x24
 80041d4:	e014      	b.n	8004200 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80041d6:	6879      	ldr	r1, [r7, #4]
 80041d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041da:	4613      	mov	r3, r2
 80041dc:	00db      	lsls	r3, r3, #3
 80041de:	4413      	add	r3, r2
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	440b      	add	r3, r1
 80041e4:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80041e8:	781b      	ldrb	r3, [r3, #0]
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	d105      	bne.n	80041fa <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80041ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	4619      	mov	r1, r3
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f000 fb27 	bl	8004848 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80041fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fc:	3301      	adds	r3, #1
 80041fe:	627b      	str	r3, [r7, #36]	; 0x24
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004206:	429a      	cmp	r2, r3
 8004208:	d3e5      	bcc.n	80041d6 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4618      	mov	r0, r3
 8004210:	f003 fe2e 	bl	8007e70 <USB_ReadInterrupts>
 8004214:	4603      	mov	r3, r0
 8004216:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800421a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800421e:	d13b      	bne.n	8004298 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004220:	2301      	movs	r3, #1
 8004222:	627b      	str	r3, [r7, #36]	; 0x24
 8004224:	e02b      	b.n	800427e <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004228:	015a      	lsls	r2, r3, #5
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	4413      	add	r3, r2
 800422e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004236:	6879      	ldr	r1, [r7, #4]
 8004238:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800423a:	4613      	mov	r3, r2
 800423c:	00db      	lsls	r3, r3, #3
 800423e:	4413      	add	r3, r2
 8004240:	009b      	lsls	r3, r3, #2
 8004242:	440b      	add	r3, r1
 8004244:	3340      	adds	r3, #64	; 0x40
 8004246:	781b      	ldrb	r3, [r3, #0]
 8004248:	2b01      	cmp	r3, #1
 800424a:	d115      	bne.n	8004278 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800424c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800424e:	2b00      	cmp	r3, #0
 8004250:	da12      	bge.n	8004278 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004252:	6879      	ldr	r1, [r7, #4]
 8004254:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004256:	4613      	mov	r3, r2
 8004258:	00db      	lsls	r3, r3, #3
 800425a:	4413      	add	r3, r2
 800425c:	009b      	lsls	r3, r3, #2
 800425e:	440b      	add	r3, r1
 8004260:	333f      	adds	r3, #63	; 0x3f
 8004262:	2201      	movs	r2, #1
 8004264:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004268:	b2db      	uxtb	r3, r3
 800426a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800426e:	b2db      	uxtb	r3, r3
 8004270:	4619      	mov	r1, r3
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f000 fae8 	bl	8004848 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800427a:	3301      	adds	r3, #1
 800427c:	627b      	str	r3, [r7, #36]	; 0x24
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004284:	429a      	cmp	r2, r3
 8004286:	d3ce      	bcc.n	8004226 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	695a      	ldr	r2, [r3, #20]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004296:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4618      	mov	r0, r3
 800429e:	f003 fde7 	bl	8007e70 <USB_ReadInterrupts>
 80042a2:	4603      	mov	r3, r0
 80042a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042a8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80042ac:	d155      	bne.n	800435a <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80042ae:	2301      	movs	r3, #1
 80042b0:	627b      	str	r3, [r7, #36]	; 0x24
 80042b2:	e045      	b.n	8004340 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80042b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b6:	015a      	lsls	r2, r3, #5
 80042b8:	69fb      	ldr	r3, [r7, #28]
 80042ba:	4413      	add	r3, r2
 80042bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80042c4:	6879      	ldr	r1, [r7, #4]
 80042c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042c8:	4613      	mov	r3, r2
 80042ca:	00db      	lsls	r3, r3, #3
 80042cc:	4413      	add	r3, r2
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	440b      	add	r3, r1
 80042d2:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80042d6:	781b      	ldrb	r3, [r3, #0]
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d12e      	bne.n	800433a <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80042dc:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80042de:	2b00      	cmp	r3, #0
 80042e0:	da2b      	bge.n	800433a <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80042e2:	69bb      	ldr	r3, [r7, #24]
 80042e4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80042ee:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d121      	bne.n	800433a <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80042f6:	6879      	ldr	r1, [r7, #4]
 80042f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042fa:	4613      	mov	r3, r2
 80042fc:	00db      	lsls	r3, r3, #3
 80042fe:	4413      	add	r3, r2
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	440b      	add	r3, r1
 8004304:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8004308:	2201      	movs	r2, #1
 800430a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800430c:	6a3b      	ldr	r3, [r7, #32]
 800430e:	699b      	ldr	r3, [r3, #24]
 8004310:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004314:	6a3b      	ldr	r3, [r7, #32]
 8004316:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004318:	6a3b      	ldr	r3, [r7, #32]
 800431a:	695b      	ldr	r3, [r3, #20]
 800431c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004320:	2b00      	cmp	r3, #0
 8004322:	d10a      	bne.n	800433a <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004324:	69fb      	ldr	r3, [r7, #28]
 8004326:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	69fa      	ldr	r2, [r7, #28]
 800432e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004332:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004336:	6053      	str	r3, [r2, #4]
            break;
 8004338:	e007      	b.n	800434a <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800433a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800433c:	3301      	adds	r3, #1
 800433e:	627b      	str	r3, [r7, #36]	; 0x24
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004346:	429a      	cmp	r2, r3
 8004348:	d3b4      	bcc.n	80042b4 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	695a      	ldr	r2, [r3, #20]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004358:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4618      	mov	r0, r3
 8004360:	f003 fd86 	bl	8007e70 <USB_ReadInterrupts>
 8004364:	4603      	mov	r3, r0
 8004366:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800436a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800436e:	d10a      	bne.n	8004386 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004370:	6878      	ldr	r0, [r7, #4]
 8004372:	f006 f9df 	bl	800a734 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	695a      	ldr	r2, [r3, #20]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004384:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4618      	mov	r0, r3
 800438c:	f003 fd70 	bl	8007e70 <USB_ReadInterrupts>
 8004390:	4603      	mov	r3, r0
 8004392:	f003 0304 	and.w	r3, r3, #4
 8004396:	2b04      	cmp	r3, #4
 8004398:	d115      	bne.n	80043c6 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80043a2:	69bb      	ldr	r3, [r7, #24]
 80043a4:	f003 0304 	and.w	r3, r3, #4
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d002      	beq.n	80043b2 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f006 f9cf 	bl	800a750 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	6859      	ldr	r1, [r3, #4]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	69ba      	ldr	r2, [r7, #24]
 80043be:	430a      	orrs	r2, r1
 80043c0:	605a      	str	r2, [r3, #4]
 80043c2:	e000      	b.n	80043c6 <HAL_PCD_IRQHandler+0x938>
      return;
 80043c4:	bf00      	nop
    }
  }
}
 80043c6:	3734      	adds	r7, #52	; 0x34
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd90      	pop	{r4, r7, pc}

080043cc <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b082      	sub	sp, #8
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
 80043d4:	460b      	mov	r3, r1
 80043d6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80043de:	2b01      	cmp	r3, #1
 80043e0:	d101      	bne.n	80043e6 <HAL_PCD_SetAddress+0x1a>
 80043e2:	2302      	movs	r3, #2
 80043e4:	e013      	b.n	800440e <HAL_PCD_SetAddress+0x42>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2201      	movs	r2, #1
 80043ea:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	78fa      	ldrb	r2, [r7, #3]
 80043f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	78fa      	ldrb	r2, [r7, #3]
 80043fc:	4611      	mov	r1, r2
 80043fe:	4618      	mov	r0, r3
 8004400:	f003 fcce 	bl	8007da0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2200      	movs	r2, #0
 8004408:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800440c:	2300      	movs	r3, #0
}
 800440e:	4618      	mov	r0, r3
 8004410:	3708      	adds	r7, #8
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}

08004416 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004416:	b580      	push	{r7, lr}
 8004418:	b084      	sub	sp, #16
 800441a:	af00      	add	r7, sp, #0
 800441c:	6078      	str	r0, [r7, #4]
 800441e:	4608      	mov	r0, r1
 8004420:	4611      	mov	r1, r2
 8004422:	461a      	mov	r2, r3
 8004424:	4603      	mov	r3, r0
 8004426:	70fb      	strb	r3, [r7, #3]
 8004428:	460b      	mov	r3, r1
 800442a:	803b      	strh	r3, [r7, #0]
 800442c:	4613      	mov	r3, r2
 800442e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004430:	2300      	movs	r3, #0
 8004432:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004434:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004438:	2b00      	cmp	r3, #0
 800443a:	da0f      	bge.n	800445c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800443c:	78fb      	ldrb	r3, [r7, #3]
 800443e:	f003 020f 	and.w	r2, r3, #15
 8004442:	4613      	mov	r3, r2
 8004444:	00db      	lsls	r3, r3, #3
 8004446:	4413      	add	r3, r2
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	3338      	adds	r3, #56	; 0x38
 800444c:	687a      	ldr	r2, [r7, #4]
 800444e:	4413      	add	r3, r2
 8004450:	3304      	adds	r3, #4
 8004452:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2201      	movs	r2, #1
 8004458:	705a      	strb	r2, [r3, #1]
 800445a:	e00f      	b.n	800447c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800445c:	78fb      	ldrb	r3, [r7, #3]
 800445e:	f003 020f 	and.w	r2, r3, #15
 8004462:	4613      	mov	r3, r2
 8004464:	00db      	lsls	r3, r3, #3
 8004466:	4413      	add	r3, r2
 8004468:	009b      	lsls	r3, r3, #2
 800446a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800446e:	687a      	ldr	r2, [r7, #4]
 8004470:	4413      	add	r3, r2
 8004472:	3304      	adds	r3, #4
 8004474:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2200      	movs	r2, #0
 800447a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800447c:	78fb      	ldrb	r3, [r7, #3]
 800447e:	f003 030f 	and.w	r3, r3, #15
 8004482:	b2da      	uxtb	r2, r3
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004488:	883a      	ldrh	r2, [r7, #0]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	78ba      	ldrb	r2, [r7, #2]
 8004492:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	785b      	ldrb	r3, [r3, #1]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d004      	beq.n	80044a6 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	781b      	ldrb	r3, [r3, #0]
 80044a0:	b29a      	uxth	r2, r3
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80044a6:	78bb      	ldrb	r3, [r7, #2]
 80044a8:	2b02      	cmp	r3, #2
 80044aa:	d102      	bne.n	80044b2 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2200      	movs	r2, #0
 80044b0:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d101      	bne.n	80044c0 <HAL_PCD_EP_Open+0xaa>
 80044bc:	2302      	movs	r3, #2
 80044be:	e00e      	b.n	80044de <HAL_PCD_EP_Open+0xc8>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	68f9      	ldr	r1, [r7, #12]
 80044ce:	4618      	mov	r0, r3
 80044d0:	f002 fd4e 	bl	8006f70 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 80044dc:	7afb      	ldrb	r3, [r7, #11]
}
 80044de:	4618      	mov	r0, r3
 80044e0:	3710      	adds	r7, #16
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}

080044e6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80044e6:	b580      	push	{r7, lr}
 80044e8:	b084      	sub	sp, #16
 80044ea:	af00      	add	r7, sp, #0
 80044ec:	6078      	str	r0, [r7, #4]
 80044ee:	460b      	mov	r3, r1
 80044f0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80044f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	da0f      	bge.n	800451a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80044fa:	78fb      	ldrb	r3, [r7, #3]
 80044fc:	f003 020f 	and.w	r2, r3, #15
 8004500:	4613      	mov	r3, r2
 8004502:	00db      	lsls	r3, r3, #3
 8004504:	4413      	add	r3, r2
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	3338      	adds	r3, #56	; 0x38
 800450a:	687a      	ldr	r2, [r7, #4]
 800450c:	4413      	add	r3, r2
 800450e:	3304      	adds	r3, #4
 8004510:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2201      	movs	r2, #1
 8004516:	705a      	strb	r2, [r3, #1]
 8004518:	e00f      	b.n	800453a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800451a:	78fb      	ldrb	r3, [r7, #3]
 800451c:	f003 020f 	and.w	r2, r3, #15
 8004520:	4613      	mov	r3, r2
 8004522:	00db      	lsls	r3, r3, #3
 8004524:	4413      	add	r3, r2
 8004526:	009b      	lsls	r3, r3, #2
 8004528:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800452c:	687a      	ldr	r2, [r7, #4]
 800452e:	4413      	add	r3, r2
 8004530:	3304      	adds	r3, #4
 8004532:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2200      	movs	r2, #0
 8004538:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800453a:	78fb      	ldrb	r3, [r7, #3]
 800453c:	f003 030f 	and.w	r3, r3, #15
 8004540:	b2da      	uxtb	r2, r3
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800454c:	2b01      	cmp	r3, #1
 800454e:	d101      	bne.n	8004554 <HAL_PCD_EP_Close+0x6e>
 8004550:	2302      	movs	r3, #2
 8004552:	e00e      	b.n	8004572 <HAL_PCD_EP_Close+0x8c>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	68f9      	ldr	r1, [r7, #12]
 8004562:	4618      	mov	r0, r3
 8004564:	f002 fd8c 	bl	8007080 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2200      	movs	r2, #0
 800456c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8004570:	2300      	movs	r3, #0
}
 8004572:	4618      	mov	r0, r3
 8004574:	3710      	adds	r7, #16
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}

0800457a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800457a:	b580      	push	{r7, lr}
 800457c:	b086      	sub	sp, #24
 800457e:	af00      	add	r7, sp, #0
 8004580:	60f8      	str	r0, [r7, #12]
 8004582:	607a      	str	r2, [r7, #4]
 8004584:	603b      	str	r3, [r7, #0]
 8004586:	460b      	mov	r3, r1
 8004588:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800458a:	7afb      	ldrb	r3, [r7, #11]
 800458c:	f003 020f 	and.w	r2, r3, #15
 8004590:	4613      	mov	r3, r2
 8004592:	00db      	lsls	r3, r3, #3
 8004594:	4413      	add	r3, r2
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800459c:	68fa      	ldr	r2, [r7, #12]
 800459e:	4413      	add	r3, r2
 80045a0:	3304      	adds	r3, #4
 80045a2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	687a      	ldr	r2, [r7, #4]
 80045a8:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	683a      	ldr	r2, [r7, #0]
 80045ae:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	2200      	movs	r2, #0
 80045b4:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	2200      	movs	r2, #0
 80045ba:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80045bc:	7afb      	ldrb	r3, [r7, #11]
 80045be:	f003 030f 	and.w	r3, r3, #15
 80045c2:	b2da      	uxtb	r2, r3
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	691b      	ldr	r3, [r3, #16]
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d102      	bne.n	80045d6 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80045d0:	687a      	ldr	r2, [r7, #4]
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80045d6:	7afb      	ldrb	r3, [r7, #11]
 80045d8:	f003 030f 	and.w	r3, r3, #15
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d109      	bne.n	80045f4 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	6818      	ldr	r0, [r3, #0]
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	691b      	ldr	r3, [r3, #16]
 80045e8:	b2db      	uxtb	r3, r3
 80045ea:	461a      	mov	r2, r3
 80045ec:	6979      	ldr	r1, [r7, #20]
 80045ee:	f003 f86b 	bl	80076c8 <USB_EP0StartXfer>
 80045f2:	e008      	b.n	8004606 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	6818      	ldr	r0, [r3, #0]
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	691b      	ldr	r3, [r3, #16]
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	461a      	mov	r2, r3
 8004600:	6979      	ldr	r1, [r7, #20]
 8004602:	f002 fe19 	bl	8007238 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004606:	2300      	movs	r3, #0
}
 8004608:	4618      	mov	r0, r3
 800460a:	3718      	adds	r7, #24
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}

08004610 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004610:	b480      	push	{r7}
 8004612:	b083      	sub	sp, #12
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	460b      	mov	r3, r1
 800461a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800461c:	78fb      	ldrb	r3, [r7, #3]
 800461e:	f003 020f 	and.w	r2, r3, #15
 8004622:	6879      	ldr	r1, [r7, #4]
 8004624:	4613      	mov	r3, r2
 8004626:	00db      	lsls	r3, r3, #3
 8004628:	4413      	add	r3, r2
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	440b      	add	r3, r1
 800462e:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8004632:	681b      	ldr	r3, [r3, #0]
}
 8004634:	4618      	mov	r0, r3
 8004636:	370c      	adds	r7, #12
 8004638:	46bd      	mov	sp, r7
 800463a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463e:	4770      	bx	lr

08004640 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b086      	sub	sp, #24
 8004644:	af00      	add	r7, sp, #0
 8004646:	60f8      	str	r0, [r7, #12]
 8004648:	607a      	str	r2, [r7, #4]
 800464a:	603b      	str	r3, [r7, #0]
 800464c:	460b      	mov	r3, r1
 800464e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004650:	7afb      	ldrb	r3, [r7, #11]
 8004652:	f003 020f 	and.w	r2, r3, #15
 8004656:	4613      	mov	r3, r2
 8004658:	00db      	lsls	r3, r3, #3
 800465a:	4413      	add	r3, r2
 800465c:	009b      	lsls	r3, r3, #2
 800465e:	3338      	adds	r3, #56	; 0x38
 8004660:	68fa      	ldr	r2, [r7, #12]
 8004662:	4413      	add	r3, r2
 8004664:	3304      	adds	r3, #4
 8004666:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	683a      	ldr	r2, [r7, #0]
 8004672:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	2200      	movs	r2, #0
 8004678:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	2201      	movs	r2, #1
 800467e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004680:	7afb      	ldrb	r3, [r7, #11]
 8004682:	f003 030f 	and.w	r3, r3, #15
 8004686:	b2da      	uxtb	r2, r3
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	691b      	ldr	r3, [r3, #16]
 8004690:	2b01      	cmp	r3, #1
 8004692:	d102      	bne.n	800469a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004694:	687a      	ldr	r2, [r7, #4]
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800469a:	7afb      	ldrb	r3, [r7, #11]
 800469c:	f003 030f 	and.w	r3, r3, #15
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d109      	bne.n	80046b8 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6818      	ldr	r0, [r3, #0]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	691b      	ldr	r3, [r3, #16]
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	461a      	mov	r2, r3
 80046b0:	6979      	ldr	r1, [r7, #20]
 80046b2:	f003 f809 	bl	80076c8 <USB_EP0StartXfer>
 80046b6:	e008      	b.n	80046ca <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6818      	ldr	r0, [r3, #0]
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	691b      	ldr	r3, [r3, #16]
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	461a      	mov	r2, r3
 80046c4:	6979      	ldr	r1, [r7, #20]
 80046c6:	f002 fdb7 	bl	8007238 <USB_EPStartXfer>
  }

  return HAL_OK;
 80046ca:	2300      	movs	r3, #0
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3718      	adds	r7, #24
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}

080046d4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b084      	sub	sp, #16
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	460b      	mov	r3, r1
 80046de:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80046e0:	78fb      	ldrb	r3, [r7, #3]
 80046e2:	f003 020f 	and.w	r2, r3, #15
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d901      	bls.n	80046f2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	e050      	b.n	8004794 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80046f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	da0f      	bge.n	800471a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80046fa:	78fb      	ldrb	r3, [r7, #3]
 80046fc:	f003 020f 	and.w	r2, r3, #15
 8004700:	4613      	mov	r3, r2
 8004702:	00db      	lsls	r3, r3, #3
 8004704:	4413      	add	r3, r2
 8004706:	009b      	lsls	r3, r3, #2
 8004708:	3338      	adds	r3, #56	; 0x38
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	4413      	add	r3, r2
 800470e:	3304      	adds	r3, #4
 8004710:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2201      	movs	r2, #1
 8004716:	705a      	strb	r2, [r3, #1]
 8004718:	e00d      	b.n	8004736 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800471a:	78fa      	ldrb	r2, [r7, #3]
 800471c:	4613      	mov	r3, r2
 800471e:	00db      	lsls	r3, r3, #3
 8004720:	4413      	add	r3, r2
 8004722:	009b      	lsls	r3, r3, #2
 8004724:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004728:	687a      	ldr	r2, [r7, #4]
 800472a:	4413      	add	r3, r2
 800472c:	3304      	adds	r3, #4
 800472e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2200      	movs	r2, #0
 8004734:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2201      	movs	r2, #1
 800473a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800473c:	78fb      	ldrb	r3, [r7, #3]
 800473e:	f003 030f 	and.w	r3, r3, #15
 8004742:	b2da      	uxtb	r2, r3
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800474e:	2b01      	cmp	r3, #1
 8004750:	d101      	bne.n	8004756 <HAL_PCD_EP_SetStall+0x82>
 8004752:	2302      	movs	r3, #2
 8004754:	e01e      	b.n	8004794 <HAL_PCD_EP_SetStall+0xc0>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2201      	movs	r2, #1
 800475a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	68f9      	ldr	r1, [r7, #12]
 8004764:	4618      	mov	r0, r3
 8004766:	f003 fa47 	bl	8007bf8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800476a:	78fb      	ldrb	r3, [r7, #3]
 800476c:	f003 030f 	and.w	r3, r3, #15
 8004770:	2b00      	cmp	r3, #0
 8004772:	d10a      	bne.n	800478a <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6818      	ldr	r0, [r3, #0]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	691b      	ldr	r3, [r3, #16]
 800477c:	b2d9      	uxtb	r1, r3
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004784:	461a      	mov	r2, r3
 8004786:	f003 fc37 	bl	8007ff8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2200      	movs	r2, #0
 800478e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004792:	2300      	movs	r3, #0
}
 8004794:	4618      	mov	r0, r3
 8004796:	3710      	adds	r7, #16
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}

0800479c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b084      	sub	sp, #16
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	460b      	mov	r3, r1
 80047a6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80047a8:	78fb      	ldrb	r3, [r7, #3]
 80047aa:	f003 020f 	and.w	r2, r3, #15
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d901      	bls.n	80047ba <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e042      	b.n	8004840 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80047ba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	da0f      	bge.n	80047e2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80047c2:	78fb      	ldrb	r3, [r7, #3]
 80047c4:	f003 020f 	and.w	r2, r3, #15
 80047c8:	4613      	mov	r3, r2
 80047ca:	00db      	lsls	r3, r3, #3
 80047cc:	4413      	add	r3, r2
 80047ce:	009b      	lsls	r3, r3, #2
 80047d0:	3338      	adds	r3, #56	; 0x38
 80047d2:	687a      	ldr	r2, [r7, #4]
 80047d4:	4413      	add	r3, r2
 80047d6:	3304      	adds	r3, #4
 80047d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2201      	movs	r2, #1
 80047de:	705a      	strb	r2, [r3, #1]
 80047e0:	e00f      	b.n	8004802 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80047e2:	78fb      	ldrb	r3, [r7, #3]
 80047e4:	f003 020f 	and.w	r2, r3, #15
 80047e8:	4613      	mov	r3, r2
 80047ea:	00db      	lsls	r3, r3, #3
 80047ec:	4413      	add	r3, r2
 80047ee:	009b      	lsls	r3, r3, #2
 80047f0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80047f4:	687a      	ldr	r2, [r7, #4]
 80047f6:	4413      	add	r3, r2
 80047f8:	3304      	adds	r3, #4
 80047fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	2200      	movs	r2, #0
 8004800:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2200      	movs	r2, #0
 8004806:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004808:	78fb      	ldrb	r3, [r7, #3]
 800480a:	f003 030f 	and.w	r3, r3, #15
 800480e:	b2da      	uxtb	r2, r3
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800481a:	2b01      	cmp	r3, #1
 800481c:	d101      	bne.n	8004822 <HAL_PCD_EP_ClrStall+0x86>
 800481e:	2302      	movs	r3, #2
 8004820:	e00e      	b.n	8004840 <HAL_PCD_EP_ClrStall+0xa4>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2201      	movs	r2, #1
 8004826:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	68f9      	ldr	r1, [r7, #12]
 8004830:	4618      	mov	r0, r3
 8004832:	f003 fa4f 	bl	8007cd4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2200      	movs	r2, #0
 800483a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800483e:	2300      	movs	r3, #0
}
 8004840:	4618      	mov	r0, r3
 8004842:	3710      	adds	r7, #16
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}

08004848 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b084      	sub	sp, #16
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
 8004850:	460b      	mov	r3, r1
 8004852:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004854:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004858:	2b00      	cmp	r3, #0
 800485a:	da0c      	bge.n	8004876 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800485c:	78fb      	ldrb	r3, [r7, #3]
 800485e:	f003 020f 	and.w	r2, r3, #15
 8004862:	4613      	mov	r3, r2
 8004864:	00db      	lsls	r3, r3, #3
 8004866:	4413      	add	r3, r2
 8004868:	009b      	lsls	r3, r3, #2
 800486a:	3338      	adds	r3, #56	; 0x38
 800486c:	687a      	ldr	r2, [r7, #4]
 800486e:	4413      	add	r3, r2
 8004870:	3304      	adds	r3, #4
 8004872:	60fb      	str	r3, [r7, #12]
 8004874:	e00c      	b.n	8004890 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004876:	78fb      	ldrb	r3, [r7, #3]
 8004878:	f003 020f 	and.w	r2, r3, #15
 800487c:	4613      	mov	r3, r2
 800487e:	00db      	lsls	r3, r3, #3
 8004880:	4413      	add	r3, r2
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004888:	687a      	ldr	r2, [r7, #4]
 800488a:	4413      	add	r3, r2
 800488c:	3304      	adds	r3, #4
 800488e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	68f9      	ldr	r1, [r7, #12]
 8004896:	4618      	mov	r0, r3
 8004898:	f003 f86e 	bl	8007978 <USB_EPStopXfer>
 800489c:	4603      	mov	r3, r0
 800489e:	72fb      	strb	r3, [r7, #11]

  return ret;
 80048a0:	7afb      	ldrb	r3, [r7, #11]
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	3710      	adds	r7, #16
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}

080048aa <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80048aa:	b580      	push	{r7, lr}
 80048ac:	b08a      	sub	sp, #40	; 0x28
 80048ae:	af02      	add	r7, sp, #8
 80048b0:	6078      	str	r0, [r7, #4]
 80048b2:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80048be:	683a      	ldr	r2, [r7, #0]
 80048c0:	4613      	mov	r3, r2
 80048c2:	00db      	lsls	r3, r3, #3
 80048c4:	4413      	add	r3, r2
 80048c6:	009b      	lsls	r3, r3, #2
 80048c8:	3338      	adds	r3, #56	; 0x38
 80048ca:	687a      	ldr	r2, [r7, #4]
 80048cc:	4413      	add	r3, r2
 80048ce:	3304      	adds	r3, #4
 80048d0:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	6a1a      	ldr	r2, [r3, #32]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	699b      	ldr	r3, [r3, #24]
 80048da:	429a      	cmp	r2, r3
 80048dc:	d901      	bls.n	80048e2 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80048de:	2301      	movs	r3, #1
 80048e0:	e06c      	b.n	80049bc <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	699a      	ldr	r2, [r3, #24]
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6a1b      	ldr	r3, [r3, #32]
 80048ea:	1ad3      	subs	r3, r2, r3
 80048ec:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	68db      	ldr	r3, [r3, #12]
 80048f2:	69fa      	ldr	r2, [r7, #28]
 80048f4:	429a      	cmp	r2, r3
 80048f6:	d902      	bls.n	80048fe <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80048fe:	69fb      	ldr	r3, [r7, #28]
 8004900:	3303      	adds	r3, #3
 8004902:	089b      	lsrs	r3, r3, #2
 8004904:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004906:	e02b      	b.n	8004960 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	699a      	ldr	r2, [r3, #24]
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	6a1b      	ldr	r3, [r3, #32]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	69fa      	ldr	r2, [r7, #28]
 800491a:	429a      	cmp	r2, r3
 800491c:	d902      	bls.n	8004924 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	68db      	ldr	r3, [r3, #12]
 8004922:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004924:	69fb      	ldr	r3, [r7, #28]
 8004926:	3303      	adds	r3, #3
 8004928:	089b      	lsrs	r3, r3, #2
 800492a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6919      	ldr	r1, [r3, #16]
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	b2da      	uxtb	r2, r3
 8004934:	69fb      	ldr	r3, [r7, #28]
 8004936:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800493c:	b2db      	uxtb	r3, r3
 800493e:	9300      	str	r3, [sp, #0]
 8004940:	4603      	mov	r3, r0
 8004942:	6978      	ldr	r0, [r7, #20]
 8004944:	f003 f8c2 	bl	8007acc <USB_WritePacket>

    ep->xfer_buff  += len;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	691a      	ldr	r2, [r3, #16]
 800494c:	69fb      	ldr	r3, [r7, #28]
 800494e:	441a      	add	r2, r3
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6a1a      	ldr	r2, [r3, #32]
 8004958:	69fb      	ldr	r3, [r7, #28]
 800495a:	441a      	add	r2, r3
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	015a      	lsls	r2, r3, #5
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	4413      	add	r3, r2
 8004968:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800496c:	699b      	ldr	r3, [r3, #24]
 800496e:	b29b      	uxth	r3, r3
 8004970:	69ba      	ldr	r2, [r7, #24]
 8004972:	429a      	cmp	r2, r3
 8004974:	d809      	bhi.n	800498a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6a1a      	ldr	r2, [r3, #32]
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800497e:	429a      	cmp	r2, r3
 8004980:	d203      	bcs.n	800498a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	699b      	ldr	r3, [r3, #24]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d1be      	bne.n	8004908 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	699a      	ldr	r2, [r3, #24]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	6a1b      	ldr	r3, [r3, #32]
 8004992:	429a      	cmp	r2, r3
 8004994:	d811      	bhi.n	80049ba <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	f003 030f 	and.w	r3, r3, #15
 800499c:	2201      	movs	r2, #1
 800499e:	fa02 f303 	lsl.w	r3, r2, r3
 80049a2:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	43db      	mvns	r3, r3
 80049b0:	6939      	ldr	r1, [r7, #16]
 80049b2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80049b6:	4013      	ands	r3, r2
 80049b8:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80049ba:	2300      	movs	r3, #0
}
 80049bc:	4618      	mov	r0, r3
 80049be:	3720      	adds	r7, #32
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bd80      	pop	{r7, pc}

080049c4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b088      	sub	sp, #32
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
 80049cc:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049d4:	69fb      	ldr	r3, [r7, #28]
 80049d6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	333c      	adds	r3, #60	; 0x3c
 80049dc:	3304      	adds	r3, #4
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	015a      	lsls	r2, r3, #5
 80049e6:	69bb      	ldr	r3, [r7, #24]
 80049e8:	4413      	add	r3, r2
 80049ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	691b      	ldr	r3, [r3, #16]
 80049f6:	2b01      	cmp	r3, #1
 80049f8:	d17b      	bne.n	8004af2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	f003 0308 	and.w	r3, r3, #8
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d015      	beq.n	8004a30 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	4a61      	ldr	r2, [pc, #388]	; (8004b8c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	f240 80b9 	bls.w	8004b80 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	f000 80b3 	beq.w	8004b80 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	015a      	lsls	r2, r3, #5
 8004a1e:	69bb      	ldr	r3, [r7, #24]
 8004a20:	4413      	add	r3, r2
 8004a22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a26:	461a      	mov	r2, r3
 8004a28:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a2c:	6093      	str	r3, [r2, #8]
 8004a2e:	e0a7      	b.n	8004b80 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004a30:	693b      	ldr	r3, [r7, #16]
 8004a32:	f003 0320 	and.w	r3, r3, #32
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d009      	beq.n	8004a4e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	015a      	lsls	r2, r3, #5
 8004a3e:	69bb      	ldr	r3, [r7, #24]
 8004a40:	4413      	add	r3, r2
 8004a42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a46:	461a      	mov	r2, r3
 8004a48:	2320      	movs	r3, #32
 8004a4a:	6093      	str	r3, [r2, #8]
 8004a4c:	e098      	b.n	8004b80 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	f040 8093 	bne.w	8004b80 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	4a4b      	ldr	r2, [pc, #300]	; (8004b8c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d90f      	bls.n	8004a82 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d00a      	beq.n	8004a82 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	015a      	lsls	r2, r3, #5
 8004a70:	69bb      	ldr	r3, [r7, #24]
 8004a72:	4413      	add	r3, r2
 8004a74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a78:	461a      	mov	r2, r3
 8004a7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a7e:	6093      	str	r3, [r2, #8]
 8004a80:	e07e      	b.n	8004b80 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004a82:	683a      	ldr	r2, [r7, #0]
 8004a84:	4613      	mov	r3, r2
 8004a86:	00db      	lsls	r3, r3, #3
 8004a88:	4413      	add	r3, r2
 8004a8a:	009b      	lsls	r3, r3, #2
 8004a8c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004a90:	687a      	ldr	r2, [r7, #4]
 8004a92:	4413      	add	r3, r2
 8004a94:	3304      	adds	r3, #4
 8004a96:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	69da      	ldr	r2, [r3, #28]
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	0159      	lsls	r1, r3, #5
 8004aa0:	69bb      	ldr	r3, [r7, #24]
 8004aa2:	440b      	add	r3, r1
 8004aa4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004aa8:	691b      	ldr	r3, [r3, #16]
 8004aaa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004aae:	1ad2      	subs	r2, r2, r3
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d114      	bne.n	8004ae4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	699b      	ldr	r3, [r3, #24]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d109      	bne.n	8004ad6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6818      	ldr	r0, [r3, #0]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004acc:	461a      	mov	r2, r3
 8004ace:	2101      	movs	r1, #1
 8004ad0:	f003 fa92 	bl	8007ff8 <USB_EP0_OutStart>
 8004ad4:	e006      	b.n	8004ae4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	691a      	ldr	r2, [r3, #16]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	6a1b      	ldr	r3, [r3, #32]
 8004ade:	441a      	add	r2, r3
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	4619      	mov	r1, r3
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f005 fd5e 	bl	800a5ac <HAL_PCD_DataOutStageCallback>
 8004af0:	e046      	b.n	8004b80 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	4a26      	ldr	r2, [pc, #152]	; (8004b90 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d124      	bne.n	8004b44 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d00a      	beq.n	8004b1a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	015a      	lsls	r2, r3, #5
 8004b08:	69bb      	ldr	r3, [r7, #24]
 8004b0a:	4413      	add	r3, r2
 8004b0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b10:	461a      	mov	r2, r3
 8004b12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b16:	6093      	str	r3, [r2, #8]
 8004b18:	e032      	b.n	8004b80 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	f003 0320 	and.w	r3, r3, #32
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d008      	beq.n	8004b36 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	015a      	lsls	r2, r3, #5
 8004b28:	69bb      	ldr	r3, [r7, #24]
 8004b2a:	4413      	add	r3, r2
 8004b2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b30:	461a      	mov	r2, r3
 8004b32:	2320      	movs	r3, #32
 8004b34:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	4619      	mov	r1, r3
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f005 fd35 	bl	800a5ac <HAL_PCD_DataOutStageCallback>
 8004b42:	e01d      	b.n	8004b80 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d114      	bne.n	8004b74 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004b4a:	6879      	ldr	r1, [r7, #4]
 8004b4c:	683a      	ldr	r2, [r7, #0]
 8004b4e:	4613      	mov	r3, r2
 8004b50:	00db      	lsls	r3, r3, #3
 8004b52:	4413      	add	r3, r2
 8004b54:	009b      	lsls	r3, r3, #2
 8004b56:	440b      	add	r3, r1
 8004b58:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d108      	bne.n	8004b74 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6818      	ldr	r0, [r3, #0]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004b6c:	461a      	mov	r2, r3
 8004b6e:	2100      	movs	r1, #0
 8004b70:	f003 fa42 	bl	8007ff8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	b2db      	uxtb	r3, r3
 8004b78:	4619      	mov	r1, r3
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f005 fd16 	bl	800a5ac <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004b80:	2300      	movs	r3, #0
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3720      	adds	r7, #32
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	bf00      	nop
 8004b8c:	4f54300a 	.word	0x4f54300a
 8004b90:	4f54310a 	.word	0x4f54310a

08004b94 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b086      	sub	sp, #24
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
 8004b9c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	333c      	adds	r3, #60	; 0x3c
 8004bac:	3304      	adds	r3, #4
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	015a      	lsls	r2, r3, #5
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	4413      	add	r3, r2
 8004bba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	4a15      	ldr	r2, [pc, #84]	; (8004c1c <PCD_EP_OutSetupPacket_int+0x88>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d90e      	bls.n	8004be8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d009      	beq.n	8004be8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	015a      	lsls	r2, r3, #5
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	4413      	add	r3, r2
 8004bdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004be0:	461a      	mov	r2, r3
 8004be2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004be6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f005 fccd 	bl	800a588 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	4a0a      	ldr	r2, [pc, #40]	; (8004c1c <PCD_EP_OutSetupPacket_int+0x88>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d90c      	bls.n	8004c10 <PCD_EP_OutSetupPacket_int+0x7c>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	691b      	ldr	r3, [r3, #16]
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d108      	bne.n	8004c10 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6818      	ldr	r0, [r3, #0]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004c08:	461a      	mov	r2, r3
 8004c0a:	2101      	movs	r1, #1
 8004c0c:	f003 f9f4 	bl	8007ff8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004c10:	2300      	movs	r3, #0
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3718      	adds	r7, #24
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
 8004c1a:	bf00      	nop
 8004c1c:	4f54300a 	.word	0x4f54300a

08004c20 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b085      	sub	sp, #20
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
 8004c28:	460b      	mov	r3, r1
 8004c2a:	70fb      	strb	r3, [r7, #3]
 8004c2c:	4613      	mov	r3, r2
 8004c2e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c36:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004c38:	78fb      	ldrb	r3, [r7, #3]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d107      	bne.n	8004c4e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004c3e:	883b      	ldrh	r3, [r7, #0]
 8004c40:	0419      	lsls	r1, r3, #16
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	68ba      	ldr	r2, [r7, #8]
 8004c48:	430a      	orrs	r2, r1
 8004c4a:	629a      	str	r2, [r3, #40]	; 0x28
 8004c4c:	e028      	b.n	8004ca0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c54:	0c1b      	lsrs	r3, r3, #16
 8004c56:	68ba      	ldr	r2, [r7, #8]
 8004c58:	4413      	add	r3, r2
 8004c5a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	73fb      	strb	r3, [r7, #15]
 8004c60:	e00d      	b.n	8004c7e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681a      	ldr	r2, [r3, #0]
 8004c66:	7bfb      	ldrb	r3, [r7, #15]
 8004c68:	3340      	adds	r3, #64	; 0x40
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	4413      	add	r3, r2
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	0c1b      	lsrs	r3, r3, #16
 8004c72:	68ba      	ldr	r2, [r7, #8]
 8004c74:	4413      	add	r3, r2
 8004c76:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004c78:	7bfb      	ldrb	r3, [r7, #15]
 8004c7a:	3301      	adds	r3, #1
 8004c7c:	73fb      	strb	r3, [r7, #15]
 8004c7e:	7bfa      	ldrb	r2, [r7, #15]
 8004c80:	78fb      	ldrb	r3, [r7, #3]
 8004c82:	3b01      	subs	r3, #1
 8004c84:	429a      	cmp	r2, r3
 8004c86:	d3ec      	bcc.n	8004c62 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004c88:	883b      	ldrh	r3, [r7, #0]
 8004c8a:	0418      	lsls	r0, r3, #16
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6819      	ldr	r1, [r3, #0]
 8004c90:	78fb      	ldrb	r3, [r7, #3]
 8004c92:	3b01      	subs	r3, #1
 8004c94:	68ba      	ldr	r2, [r7, #8]
 8004c96:	4302      	orrs	r2, r0
 8004c98:	3340      	adds	r3, #64	; 0x40
 8004c9a:	009b      	lsls	r3, r3, #2
 8004c9c:	440b      	add	r3, r1
 8004c9e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004ca0:	2300      	movs	r3, #0
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3714      	adds	r7, #20
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr

08004cae <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004cae:	b480      	push	{r7}
 8004cb0:	b083      	sub	sp, #12
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	6078      	str	r0, [r7, #4]
 8004cb6:	460b      	mov	r3, r1
 8004cb8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	887a      	ldrh	r2, [r7, #2]
 8004cc0:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004cc2:	2300      	movs	r3, #0
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	370c      	adds	r7, #12
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b083      	sub	sp, #12
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	460b      	mov	r3, r1
 8004cda:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004cdc:	bf00      	nop
 8004cde:	370c      	adds	r7, #12
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce6:	4770      	bx	lr

08004ce8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b086      	sub	sp, #24
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d101      	bne.n	8004cfa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e267      	b.n	80051ca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f003 0301 	and.w	r3, r3, #1
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d075      	beq.n	8004df2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004d06:	4b88      	ldr	r3, [pc, #544]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	f003 030c 	and.w	r3, r3, #12
 8004d0e:	2b04      	cmp	r3, #4
 8004d10:	d00c      	beq.n	8004d2c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d12:	4b85      	ldr	r3, [pc, #532]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004d1a:	2b08      	cmp	r3, #8
 8004d1c:	d112      	bne.n	8004d44 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d1e:	4b82      	ldr	r3, [pc, #520]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004d2a:	d10b      	bne.n	8004d44 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d2c:	4b7e      	ldr	r3, [pc, #504]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d05b      	beq.n	8004df0 <HAL_RCC_OscConfig+0x108>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d157      	bne.n	8004df0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004d40:	2301      	movs	r3, #1
 8004d42:	e242      	b.n	80051ca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d4c:	d106      	bne.n	8004d5c <HAL_RCC_OscConfig+0x74>
 8004d4e:	4b76      	ldr	r3, [pc, #472]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a75      	ldr	r2, [pc, #468]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004d54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d58:	6013      	str	r3, [r2, #0]
 8004d5a:	e01d      	b.n	8004d98 <HAL_RCC_OscConfig+0xb0>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	685b      	ldr	r3, [r3, #4]
 8004d60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004d64:	d10c      	bne.n	8004d80 <HAL_RCC_OscConfig+0x98>
 8004d66:	4b70      	ldr	r3, [pc, #448]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a6f      	ldr	r2, [pc, #444]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004d6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004d70:	6013      	str	r3, [r2, #0]
 8004d72:	4b6d      	ldr	r3, [pc, #436]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a6c      	ldr	r2, [pc, #432]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004d78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d7c:	6013      	str	r3, [r2, #0]
 8004d7e:	e00b      	b.n	8004d98 <HAL_RCC_OscConfig+0xb0>
 8004d80:	4b69      	ldr	r3, [pc, #420]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a68      	ldr	r2, [pc, #416]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004d86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d8a:	6013      	str	r3, [r2, #0]
 8004d8c:	4b66      	ldr	r3, [pc, #408]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a65      	ldr	r2, [pc, #404]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004d92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d013      	beq.n	8004dc8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004da0:	f7fd fa6e 	bl	8002280 <HAL_GetTick>
 8004da4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004da6:	e008      	b.n	8004dba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004da8:	f7fd fa6a 	bl	8002280 <HAL_GetTick>
 8004dac:	4602      	mov	r2, r0
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	1ad3      	subs	r3, r2, r3
 8004db2:	2b64      	cmp	r3, #100	; 0x64
 8004db4:	d901      	bls.n	8004dba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004db6:	2303      	movs	r3, #3
 8004db8:	e207      	b.n	80051ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dba:	4b5b      	ldr	r3, [pc, #364]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d0f0      	beq.n	8004da8 <HAL_RCC_OscConfig+0xc0>
 8004dc6:	e014      	b.n	8004df2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dc8:	f7fd fa5a 	bl	8002280 <HAL_GetTick>
 8004dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dce:	e008      	b.n	8004de2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004dd0:	f7fd fa56 	bl	8002280 <HAL_GetTick>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	2b64      	cmp	r3, #100	; 0x64
 8004ddc:	d901      	bls.n	8004de2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004dde:	2303      	movs	r3, #3
 8004de0:	e1f3      	b.n	80051ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004de2:	4b51      	ldr	r3, [pc, #324]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d1f0      	bne.n	8004dd0 <HAL_RCC_OscConfig+0xe8>
 8004dee:	e000      	b.n	8004df2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004df0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f003 0302 	and.w	r3, r3, #2
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d063      	beq.n	8004ec6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004dfe:	4b4a      	ldr	r3, [pc, #296]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	f003 030c 	and.w	r3, r3, #12
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d00b      	beq.n	8004e22 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e0a:	4b47      	ldr	r3, [pc, #284]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004e12:	2b08      	cmp	r3, #8
 8004e14:	d11c      	bne.n	8004e50 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e16:	4b44      	ldr	r3, [pc, #272]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d116      	bne.n	8004e50 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e22:	4b41      	ldr	r3, [pc, #260]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f003 0302 	and.w	r3, r3, #2
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d005      	beq.n	8004e3a <HAL_RCC_OscConfig+0x152>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	68db      	ldr	r3, [r3, #12]
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d001      	beq.n	8004e3a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	e1c7      	b.n	80051ca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e3a:	4b3b      	ldr	r3, [pc, #236]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	691b      	ldr	r3, [r3, #16]
 8004e46:	00db      	lsls	r3, r3, #3
 8004e48:	4937      	ldr	r1, [pc, #220]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e4e:	e03a      	b.n	8004ec6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	68db      	ldr	r3, [r3, #12]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d020      	beq.n	8004e9a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e58:	4b34      	ldr	r3, [pc, #208]	; (8004f2c <HAL_RCC_OscConfig+0x244>)
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e5e:	f7fd fa0f 	bl	8002280 <HAL_GetTick>
 8004e62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e64:	e008      	b.n	8004e78 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e66:	f7fd fa0b 	bl	8002280 <HAL_GetTick>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	1ad3      	subs	r3, r2, r3
 8004e70:	2b02      	cmp	r3, #2
 8004e72:	d901      	bls.n	8004e78 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004e74:	2303      	movs	r3, #3
 8004e76:	e1a8      	b.n	80051ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e78:	4b2b      	ldr	r3, [pc, #172]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f003 0302 	and.w	r3, r3, #2
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d0f0      	beq.n	8004e66 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e84:	4b28      	ldr	r3, [pc, #160]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	691b      	ldr	r3, [r3, #16]
 8004e90:	00db      	lsls	r3, r3, #3
 8004e92:	4925      	ldr	r1, [pc, #148]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004e94:	4313      	orrs	r3, r2
 8004e96:	600b      	str	r3, [r1, #0]
 8004e98:	e015      	b.n	8004ec6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e9a:	4b24      	ldr	r3, [pc, #144]	; (8004f2c <HAL_RCC_OscConfig+0x244>)
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ea0:	f7fd f9ee 	bl	8002280 <HAL_GetTick>
 8004ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ea6:	e008      	b.n	8004eba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004ea8:	f7fd f9ea 	bl	8002280 <HAL_GetTick>
 8004eac:	4602      	mov	r2, r0
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	2b02      	cmp	r3, #2
 8004eb4:	d901      	bls.n	8004eba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004eb6:	2303      	movs	r3, #3
 8004eb8:	e187      	b.n	80051ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004eba:	4b1b      	ldr	r3, [pc, #108]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f003 0302 	and.w	r3, r3, #2
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d1f0      	bne.n	8004ea8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f003 0308 	and.w	r3, r3, #8
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d036      	beq.n	8004f40 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	695b      	ldr	r3, [r3, #20]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d016      	beq.n	8004f08 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004eda:	4b15      	ldr	r3, [pc, #84]	; (8004f30 <HAL_RCC_OscConfig+0x248>)
 8004edc:	2201      	movs	r2, #1
 8004ede:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ee0:	f7fd f9ce 	bl	8002280 <HAL_GetTick>
 8004ee4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ee6:	e008      	b.n	8004efa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004ee8:	f7fd f9ca 	bl	8002280 <HAL_GetTick>
 8004eec:	4602      	mov	r2, r0
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	1ad3      	subs	r3, r2, r3
 8004ef2:	2b02      	cmp	r3, #2
 8004ef4:	d901      	bls.n	8004efa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004ef6:	2303      	movs	r3, #3
 8004ef8:	e167      	b.n	80051ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004efa:	4b0b      	ldr	r3, [pc, #44]	; (8004f28 <HAL_RCC_OscConfig+0x240>)
 8004efc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004efe:	f003 0302 	and.w	r3, r3, #2
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d0f0      	beq.n	8004ee8 <HAL_RCC_OscConfig+0x200>
 8004f06:	e01b      	b.n	8004f40 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f08:	4b09      	ldr	r3, [pc, #36]	; (8004f30 <HAL_RCC_OscConfig+0x248>)
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f0e:	f7fd f9b7 	bl	8002280 <HAL_GetTick>
 8004f12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f14:	e00e      	b.n	8004f34 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004f16:	f7fd f9b3 	bl	8002280 <HAL_GetTick>
 8004f1a:	4602      	mov	r2, r0
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	1ad3      	subs	r3, r2, r3
 8004f20:	2b02      	cmp	r3, #2
 8004f22:	d907      	bls.n	8004f34 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004f24:	2303      	movs	r3, #3
 8004f26:	e150      	b.n	80051ca <HAL_RCC_OscConfig+0x4e2>
 8004f28:	40023800 	.word	0x40023800
 8004f2c:	42470000 	.word	0x42470000
 8004f30:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f34:	4b88      	ldr	r3, [pc, #544]	; (8005158 <HAL_RCC_OscConfig+0x470>)
 8004f36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f38:	f003 0302 	and.w	r3, r3, #2
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d1ea      	bne.n	8004f16 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 0304 	and.w	r3, r3, #4
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	f000 8097 	beq.w	800507c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f52:	4b81      	ldr	r3, [pc, #516]	; (8005158 <HAL_RCC_OscConfig+0x470>)
 8004f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d10f      	bne.n	8004f7e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f5e:	2300      	movs	r3, #0
 8004f60:	60bb      	str	r3, [r7, #8]
 8004f62:	4b7d      	ldr	r3, [pc, #500]	; (8005158 <HAL_RCC_OscConfig+0x470>)
 8004f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f66:	4a7c      	ldr	r2, [pc, #496]	; (8005158 <HAL_RCC_OscConfig+0x470>)
 8004f68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f6c:	6413      	str	r3, [r2, #64]	; 0x40
 8004f6e:	4b7a      	ldr	r3, [pc, #488]	; (8005158 <HAL_RCC_OscConfig+0x470>)
 8004f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f76:	60bb      	str	r3, [r7, #8]
 8004f78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f7e:	4b77      	ldr	r3, [pc, #476]	; (800515c <HAL_RCC_OscConfig+0x474>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d118      	bne.n	8004fbc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f8a:	4b74      	ldr	r3, [pc, #464]	; (800515c <HAL_RCC_OscConfig+0x474>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a73      	ldr	r2, [pc, #460]	; (800515c <HAL_RCC_OscConfig+0x474>)
 8004f90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f96:	f7fd f973 	bl	8002280 <HAL_GetTick>
 8004f9a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f9c:	e008      	b.n	8004fb0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f9e:	f7fd f96f 	bl	8002280 <HAL_GetTick>
 8004fa2:	4602      	mov	r2, r0
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	1ad3      	subs	r3, r2, r3
 8004fa8:	2b02      	cmp	r3, #2
 8004faa:	d901      	bls.n	8004fb0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004fac:	2303      	movs	r3, #3
 8004fae:	e10c      	b.n	80051ca <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fb0:	4b6a      	ldr	r3, [pc, #424]	; (800515c <HAL_RCC_OscConfig+0x474>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d0f0      	beq.n	8004f9e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	689b      	ldr	r3, [r3, #8]
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d106      	bne.n	8004fd2 <HAL_RCC_OscConfig+0x2ea>
 8004fc4:	4b64      	ldr	r3, [pc, #400]	; (8005158 <HAL_RCC_OscConfig+0x470>)
 8004fc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fc8:	4a63      	ldr	r2, [pc, #396]	; (8005158 <HAL_RCC_OscConfig+0x470>)
 8004fca:	f043 0301 	orr.w	r3, r3, #1
 8004fce:	6713      	str	r3, [r2, #112]	; 0x70
 8004fd0:	e01c      	b.n	800500c <HAL_RCC_OscConfig+0x324>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	2b05      	cmp	r3, #5
 8004fd8:	d10c      	bne.n	8004ff4 <HAL_RCC_OscConfig+0x30c>
 8004fda:	4b5f      	ldr	r3, [pc, #380]	; (8005158 <HAL_RCC_OscConfig+0x470>)
 8004fdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fde:	4a5e      	ldr	r2, [pc, #376]	; (8005158 <HAL_RCC_OscConfig+0x470>)
 8004fe0:	f043 0304 	orr.w	r3, r3, #4
 8004fe4:	6713      	str	r3, [r2, #112]	; 0x70
 8004fe6:	4b5c      	ldr	r3, [pc, #368]	; (8005158 <HAL_RCC_OscConfig+0x470>)
 8004fe8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fea:	4a5b      	ldr	r2, [pc, #364]	; (8005158 <HAL_RCC_OscConfig+0x470>)
 8004fec:	f043 0301 	orr.w	r3, r3, #1
 8004ff0:	6713      	str	r3, [r2, #112]	; 0x70
 8004ff2:	e00b      	b.n	800500c <HAL_RCC_OscConfig+0x324>
 8004ff4:	4b58      	ldr	r3, [pc, #352]	; (8005158 <HAL_RCC_OscConfig+0x470>)
 8004ff6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ff8:	4a57      	ldr	r2, [pc, #348]	; (8005158 <HAL_RCC_OscConfig+0x470>)
 8004ffa:	f023 0301 	bic.w	r3, r3, #1
 8004ffe:	6713      	str	r3, [r2, #112]	; 0x70
 8005000:	4b55      	ldr	r3, [pc, #340]	; (8005158 <HAL_RCC_OscConfig+0x470>)
 8005002:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005004:	4a54      	ldr	r2, [pc, #336]	; (8005158 <HAL_RCC_OscConfig+0x470>)
 8005006:	f023 0304 	bic.w	r3, r3, #4
 800500a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d015      	beq.n	8005040 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005014:	f7fd f934 	bl	8002280 <HAL_GetTick>
 8005018:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800501a:	e00a      	b.n	8005032 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800501c:	f7fd f930 	bl	8002280 <HAL_GetTick>
 8005020:	4602      	mov	r2, r0
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	1ad3      	subs	r3, r2, r3
 8005026:	f241 3288 	movw	r2, #5000	; 0x1388
 800502a:	4293      	cmp	r3, r2
 800502c:	d901      	bls.n	8005032 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800502e:	2303      	movs	r3, #3
 8005030:	e0cb      	b.n	80051ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005032:	4b49      	ldr	r3, [pc, #292]	; (8005158 <HAL_RCC_OscConfig+0x470>)
 8005034:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005036:	f003 0302 	and.w	r3, r3, #2
 800503a:	2b00      	cmp	r3, #0
 800503c:	d0ee      	beq.n	800501c <HAL_RCC_OscConfig+0x334>
 800503e:	e014      	b.n	800506a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005040:	f7fd f91e 	bl	8002280 <HAL_GetTick>
 8005044:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005046:	e00a      	b.n	800505e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005048:	f7fd f91a 	bl	8002280 <HAL_GetTick>
 800504c:	4602      	mov	r2, r0
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	1ad3      	subs	r3, r2, r3
 8005052:	f241 3288 	movw	r2, #5000	; 0x1388
 8005056:	4293      	cmp	r3, r2
 8005058:	d901      	bls.n	800505e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800505a:	2303      	movs	r3, #3
 800505c:	e0b5      	b.n	80051ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800505e:	4b3e      	ldr	r3, [pc, #248]	; (8005158 <HAL_RCC_OscConfig+0x470>)
 8005060:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005062:	f003 0302 	and.w	r3, r3, #2
 8005066:	2b00      	cmp	r3, #0
 8005068:	d1ee      	bne.n	8005048 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800506a:	7dfb      	ldrb	r3, [r7, #23]
 800506c:	2b01      	cmp	r3, #1
 800506e:	d105      	bne.n	800507c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005070:	4b39      	ldr	r3, [pc, #228]	; (8005158 <HAL_RCC_OscConfig+0x470>)
 8005072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005074:	4a38      	ldr	r2, [pc, #224]	; (8005158 <HAL_RCC_OscConfig+0x470>)
 8005076:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800507a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	699b      	ldr	r3, [r3, #24]
 8005080:	2b00      	cmp	r3, #0
 8005082:	f000 80a1 	beq.w	80051c8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005086:	4b34      	ldr	r3, [pc, #208]	; (8005158 <HAL_RCC_OscConfig+0x470>)
 8005088:	689b      	ldr	r3, [r3, #8]
 800508a:	f003 030c 	and.w	r3, r3, #12
 800508e:	2b08      	cmp	r3, #8
 8005090:	d05c      	beq.n	800514c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	699b      	ldr	r3, [r3, #24]
 8005096:	2b02      	cmp	r3, #2
 8005098:	d141      	bne.n	800511e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800509a:	4b31      	ldr	r3, [pc, #196]	; (8005160 <HAL_RCC_OscConfig+0x478>)
 800509c:	2200      	movs	r2, #0
 800509e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050a0:	f7fd f8ee 	bl	8002280 <HAL_GetTick>
 80050a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050a6:	e008      	b.n	80050ba <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050a8:	f7fd f8ea 	bl	8002280 <HAL_GetTick>
 80050ac:	4602      	mov	r2, r0
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	2b02      	cmp	r3, #2
 80050b4:	d901      	bls.n	80050ba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80050b6:	2303      	movs	r3, #3
 80050b8:	e087      	b.n	80051ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050ba:	4b27      	ldr	r3, [pc, #156]	; (8005158 <HAL_RCC_OscConfig+0x470>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d1f0      	bne.n	80050a8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	69da      	ldr	r2, [r3, #28]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6a1b      	ldr	r3, [r3, #32]
 80050ce:	431a      	orrs	r2, r3
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d4:	019b      	lsls	r3, r3, #6
 80050d6:	431a      	orrs	r2, r3
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050dc:	085b      	lsrs	r3, r3, #1
 80050de:	3b01      	subs	r3, #1
 80050e0:	041b      	lsls	r3, r3, #16
 80050e2:	431a      	orrs	r2, r3
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050e8:	061b      	lsls	r3, r3, #24
 80050ea:	491b      	ldr	r1, [pc, #108]	; (8005158 <HAL_RCC_OscConfig+0x470>)
 80050ec:	4313      	orrs	r3, r2
 80050ee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050f0:	4b1b      	ldr	r3, [pc, #108]	; (8005160 <HAL_RCC_OscConfig+0x478>)
 80050f2:	2201      	movs	r2, #1
 80050f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050f6:	f7fd f8c3 	bl	8002280 <HAL_GetTick>
 80050fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050fc:	e008      	b.n	8005110 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050fe:	f7fd f8bf 	bl	8002280 <HAL_GetTick>
 8005102:	4602      	mov	r2, r0
 8005104:	693b      	ldr	r3, [r7, #16]
 8005106:	1ad3      	subs	r3, r2, r3
 8005108:	2b02      	cmp	r3, #2
 800510a:	d901      	bls.n	8005110 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800510c:	2303      	movs	r3, #3
 800510e:	e05c      	b.n	80051ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005110:	4b11      	ldr	r3, [pc, #68]	; (8005158 <HAL_RCC_OscConfig+0x470>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005118:	2b00      	cmp	r3, #0
 800511a:	d0f0      	beq.n	80050fe <HAL_RCC_OscConfig+0x416>
 800511c:	e054      	b.n	80051c8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800511e:	4b10      	ldr	r3, [pc, #64]	; (8005160 <HAL_RCC_OscConfig+0x478>)
 8005120:	2200      	movs	r2, #0
 8005122:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005124:	f7fd f8ac 	bl	8002280 <HAL_GetTick>
 8005128:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800512a:	e008      	b.n	800513e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800512c:	f7fd f8a8 	bl	8002280 <HAL_GetTick>
 8005130:	4602      	mov	r2, r0
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	1ad3      	subs	r3, r2, r3
 8005136:	2b02      	cmp	r3, #2
 8005138:	d901      	bls.n	800513e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800513a:	2303      	movs	r3, #3
 800513c:	e045      	b.n	80051ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800513e:	4b06      	ldr	r3, [pc, #24]	; (8005158 <HAL_RCC_OscConfig+0x470>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005146:	2b00      	cmp	r3, #0
 8005148:	d1f0      	bne.n	800512c <HAL_RCC_OscConfig+0x444>
 800514a:	e03d      	b.n	80051c8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	699b      	ldr	r3, [r3, #24]
 8005150:	2b01      	cmp	r3, #1
 8005152:	d107      	bne.n	8005164 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	e038      	b.n	80051ca <HAL_RCC_OscConfig+0x4e2>
 8005158:	40023800 	.word	0x40023800
 800515c:	40007000 	.word	0x40007000
 8005160:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005164:	4b1b      	ldr	r3, [pc, #108]	; (80051d4 <HAL_RCC_OscConfig+0x4ec>)
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	699b      	ldr	r3, [r3, #24]
 800516e:	2b01      	cmp	r3, #1
 8005170:	d028      	beq.n	80051c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800517c:	429a      	cmp	r2, r3
 800517e:	d121      	bne.n	80051c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800518a:	429a      	cmp	r2, r3
 800518c:	d11a      	bne.n	80051c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800518e:	68fa      	ldr	r2, [r7, #12]
 8005190:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005194:	4013      	ands	r3, r2
 8005196:	687a      	ldr	r2, [r7, #4]
 8005198:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800519a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800519c:	4293      	cmp	r3, r2
 800519e:	d111      	bne.n	80051c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051aa:	085b      	lsrs	r3, r3, #1
 80051ac:	3b01      	subs	r3, #1
 80051ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d107      	bne.n	80051c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d001      	beq.n	80051c8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80051c4:	2301      	movs	r3, #1
 80051c6:	e000      	b.n	80051ca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80051c8:	2300      	movs	r3, #0
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	3718      	adds	r7, #24
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}
 80051d2:	bf00      	nop
 80051d4:	40023800 	.word	0x40023800

080051d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b084      	sub	sp, #16
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
 80051e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d101      	bne.n	80051ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	e0cc      	b.n	8005386 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80051ec:	4b68      	ldr	r3, [pc, #416]	; (8005390 <HAL_RCC_ClockConfig+0x1b8>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f003 0307 	and.w	r3, r3, #7
 80051f4:	683a      	ldr	r2, [r7, #0]
 80051f6:	429a      	cmp	r2, r3
 80051f8:	d90c      	bls.n	8005214 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051fa:	4b65      	ldr	r3, [pc, #404]	; (8005390 <HAL_RCC_ClockConfig+0x1b8>)
 80051fc:	683a      	ldr	r2, [r7, #0]
 80051fe:	b2d2      	uxtb	r2, r2
 8005200:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005202:	4b63      	ldr	r3, [pc, #396]	; (8005390 <HAL_RCC_ClockConfig+0x1b8>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 0307 	and.w	r3, r3, #7
 800520a:	683a      	ldr	r2, [r7, #0]
 800520c:	429a      	cmp	r2, r3
 800520e:	d001      	beq.n	8005214 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	e0b8      	b.n	8005386 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f003 0302 	and.w	r3, r3, #2
 800521c:	2b00      	cmp	r3, #0
 800521e:	d020      	beq.n	8005262 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f003 0304 	and.w	r3, r3, #4
 8005228:	2b00      	cmp	r3, #0
 800522a:	d005      	beq.n	8005238 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800522c:	4b59      	ldr	r3, [pc, #356]	; (8005394 <HAL_RCC_ClockConfig+0x1bc>)
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	4a58      	ldr	r2, [pc, #352]	; (8005394 <HAL_RCC_ClockConfig+0x1bc>)
 8005232:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005236:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f003 0308 	and.w	r3, r3, #8
 8005240:	2b00      	cmp	r3, #0
 8005242:	d005      	beq.n	8005250 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005244:	4b53      	ldr	r3, [pc, #332]	; (8005394 <HAL_RCC_ClockConfig+0x1bc>)
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	4a52      	ldr	r2, [pc, #328]	; (8005394 <HAL_RCC_ClockConfig+0x1bc>)
 800524a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800524e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005250:	4b50      	ldr	r3, [pc, #320]	; (8005394 <HAL_RCC_ClockConfig+0x1bc>)
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	494d      	ldr	r1, [pc, #308]	; (8005394 <HAL_RCC_ClockConfig+0x1bc>)
 800525e:	4313      	orrs	r3, r2
 8005260:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f003 0301 	and.w	r3, r3, #1
 800526a:	2b00      	cmp	r3, #0
 800526c:	d044      	beq.n	80052f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	2b01      	cmp	r3, #1
 8005274:	d107      	bne.n	8005286 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005276:	4b47      	ldr	r3, [pc, #284]	; (8005394 <HAL_RCC_ClockConfig+0x1bc>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800527e:	2b00      	cmp	r3, #0
 8005280:	d119      	bne.n	80052b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	e07f      	b.n	8005386 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	2b02      	cmp	r3, #2
 800528c:	d003      	beq.n	8005296 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005292:	2b03      	cmp	r3, #3
 8005294:	d107      	bne.n	80052a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005296:	4b3f      	ldr	r3, [pc, #252]	; (8005394 <HAL_RCC_ClockConfig+0x1bc>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d109      	bne.n	80052b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	e06f      	b.n	8005386 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052a6:	4b3b      	ldr	r3, [pc, #236]	; (8005394 <HAL_RCC_ClockConfig+0x1bc>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f003 0302 	and.w	r3, r3, #2
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d101      	bne.n	80052b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	e067      	b.n	8005386 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80052b6:	4b37      	ldr	r3, [pc, #220]	; (8005394 <HAL_RCC_ClockConfig+0x1bc>)
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	f023 0203 	bic.w	r2, r3, #3
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	4934      	ldr	r1, [pc, #208]	; (8005394 <HAL_RCC_ClockConfig+0x1bc>)
 80052c4:	4313      	orrs	r3, r2
 80052c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80052c8:	f7fc ffda 	bl	8002280 <HAL_GetTick>
 80052cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052ce:	e00a      	b.n	80052e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052d0:	f7fc ffd6 	bl	8002280 <HAL_GetTick>
 80052d4:	4602      	mov	r2, r0
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	1ad3      	subs	r3, r2, r3
 80052da:	f241 3288 	movw	r2, #5000	; 0x1388
 80052de:	4293      	cmp	r3, r2
 80052e0:	d901      	bls.n	80052e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80052e2:	2303      	movs	r3, #3
 80052e4:	e04f      	b.n	8005386 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052e6:	4b2b      	ldr	r3, [pc, #172]	; (8005394 <HAL_RCC_ClockConfig+0x1bc>)
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	f003 020c 	and.w	r2, r3, #12
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	009b      	lsls	r3, r3, #2
 80052f4:	429a      	cmp	r2, r3
 80052f6:	d1eb      	bne.n	80052d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80052f8:	4b25      	ldr	r3, [pc, #148]	; (8005390 <HAL_RCC_ClockConfig+0x1b8>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f003 0307 	and.w	r3, r3, #7
 8005300:	683a      	ldr	r2, [r7, #0]
 8005302:	429a      	cmp	r2, r3
 8005304:	d20c      	bcs.n	8005320 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005306:	4b22      	ldr	r3, [pc, #136]	; (8005390 <HAL_RCC_ClockConfig+0x1b8>)
 8005308:	683a      	ldr	r2, [r7, #0]
 800530a:	b2d2      	uxtb	r2, r2
 800530c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800530e:	4b20      	ldr	r3, [pc, #128]	; (8005390 <HAL_RCC_ClockConfig+0x1b8>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f003 0307 	and.w	r3, r3, #7
 8005316:	683a      	ldr	r2, [r7, #0]
 8005318:	429a      	cmp	r2, r3
 800531a:	d001      	beq.n	8005320 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	e032      	b.n	8005386 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f003 0304 	and.w	r3, r3, #4
 8005328:	2b00      	cmp	r3, #0
 800532a:	d008      	beq.n	800533e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800532c:	4b19      	ldr	r3, [pc, #100]	; (8005394 <HAL_RCC_ClockConfig+0x1bc>)
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	68db      	ldr	r3, [r3, #12]
 8005338:	4916      	ldr	r1, [pc, #88]	; (8005394 <HAL_RCC_ClockConfig+0x1bc>)
 800533a:	4313      	orrs	r3, r2
 800533c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f003 0308 	and.w	r3, r3, #8
 8005346:	2b00      	cmp	r3, #0
 8005348:	d009      	beq.n	800535e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800534a:	4b12      	ldr	r3, [pc, #72]	; (8005394 <HAL_RCC_ClockConfig+0x1bc>)
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	691b      	ldr	r3, [r3, #16]
 8005356:	00db      	lsls	r3, r3, #3
 8005358:	490e      	ldr	r1, [pc, #56]	; (8005394 <HAL_RCC_ClockConfig+0x1bc>)
 800535a:	4313      	orrs	r3, r2
 800535c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800535e:	f000 f821 	bl	80053a4 <HAL_RCC_GetSysClockFreq>
 8005362:	4602      	mov	r2, r0
 8005364:	4b0b      	ldr	r3, [pc, #44]	; (8005394 <HAL_RCC_ClockConfig+0x1bc>)
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	091b      	lsrs	r3, r3, #4
 800536a:	f003 030f 	and.w	r3, r3, #15
 800536e:	490a      	ldr	r1, [pc, #40]	; (8005398 <HAL_RCC_ClockConfig+0x1c0>)
 8005370:	5ccb      	ldrb	r3, [r1, r3]
 8005372:	fa22 f303 	lsr.w	r3, r2, r3
 8005376:	4a09      	ldr	r2, [pc, #36]	; (800539c <HAL_RCC_ClockConfig+0x1c4>)
 8005378:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800537a:	4b09      	ldr	r3, [pc, #36]	; (80053a0 <HAL_RCC_ClockConfig+0x1c8>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4618      	mov	r0, r3
 8005380:	f7fc ff3a 	bl	80021f8 <HAL_InitTick>

  return HAL_OK;
 8005384:	2300      	movs	r3, #0
}
 8005386:	4618      	mov	r0, r3
 8005388:	3710      	adds	r7, #16
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}
 800538e:	bf00      	nop
 8005390:	40023c00 	.word	0x40023c00
 8005394:	40023800 	.word	0x40023800
 8005398:	0800eafc 	.word	0x0800eafc
 800539c:	20000004 	.word	0x20000004
 80053a0:	20000008 	.word	0x20000008

080053a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80053a8:	b094      	sub	sp, #80	; 0x50
 80053aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80053ac:	2300      	movs	r3, #0
 80053ae:	647b      	str	r3, [r7, #68]	; 0x44
 80053b0:	2300      	movs	r3, #0
 80053b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80053b4:	2300      	movs	r3, #0
 80053b6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80053b8:	2300      	movs	r3, #0
 80053ba:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80053bc:	4b79      	ldr	r3, [pc, #484]	; (80055a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80053be:	689b      	ldr	r3, [r3, #8]
 80053c0:	f003 030c 	and.w	r3, r3, #12
 80053c4:	2b08      	cmp	r3, #8
 80053c6:	d00d      	beq.n	80053e4 <HAL_RCC_GetSysClockFreq+0x40>
 80053c8:	2b08      	cmp	r3, #8
 80053ca:	f200 80e1 	bhi.w	8005590 <HAL_RCC_GetSysClockFreq+0x1ec>
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d002      	beq.n	80053d8 <HAL_RCC_GetSysClockFreq+0x34>
 80053d2:	2b04      	cmp	r3, #4
 80053d4:	d003      	beq.n	80053de <HAL_RCC_GetSysClockFreq+0x3a>
 80053d6:	e0db      	b.n	8005590 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80053d8:	4b73      	ldr	r3, [pc, #460]	; (80055a8 <HAL_RCC_GetSysClockFreq+0x204>)
 80053da:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80053dc:	e0db      	b.n	8005596 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80053de:	4b72      	ldr	r3, [pc, #456]	; (80055a8 <HAL_RCC_GetSysClockFreq+0x204>)
 80053e0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80053e2:	e0d8      	b.n	8005596 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80053e4:	4b6f      	ldr	r3, [pc, #444]	; (80055a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80053ec:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80053ee:	4b6d      	ldr	r3, [pc, #436]	; (80055a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d063      	beq.n	80054c2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80053fa:	4b6a      	ldr	r3, [pc, #424]	; (80055a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	099b      	lsrs	r3, r3, #6
 8005400:	2200      	movs	r2, #0
 8005402:	63bb      	str	r3, [r7, #56]	; 0x38
 8005404:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005406:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005408:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800540c:	633b      	str	r3, [r7, #48]	; 0x30
 800540e:	2300      	movs	r3, #0
 8005410:	637b      	str	r3, [r7, #52]	; 0x34
 8005412:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005416:	4622      	mov	r2, r4
 8005418:	462b      	mov	r3, r5
 800541a:	f04f 0000 	mov.w	r0, #0
 800541e:	f04f 0100 	mov.w	r1, #0
 8005422:	0159      	lsls	r1, r3, #5
 8005424:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005428:	0150      	lsls	r0, r2, #5
 800542a:	4602      	mov	r2, r0
 800542c:	460b      	mov	r3, r1
 800542e:	4621      	mov	r1, r4
 8005430:	1a51      	subs	r1, r2, r1
 8005432:	6139      	str	r1, [r7, #16]
 8005434:	4629      	mov	r1, r5
 8005436:	eb63 0301 	sbc.w	r3, r3, r1
 800543a:	617b      	str	r3, [r7, #20]
 800543c:	f04f 0200 	mov.w	r2, #0
 8005440:	f04f 0300 	mov.w	r3, #0
 8005444:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005448:	4659      	mov	r1, fp
 800544a:	018b      	lsls	r3, r1, #6
 800544c:	4651      	mov	r1, sl
 800544e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005452:	4651      	mov	r1, sl
 8005454:	018a      	lsls	r2, r1, #6
 8005456:	4651      	mov	r1, sl
 8005458:	ebb2 0801 	subs.w	r8, r2, r1
 800545c:	4659      	mov	r1, fp
 800545e:	eb63 0901 	sbc.w	r9, r3, r1
 8005462:	f04f 0200 	mov.w	r2, #0
 8005466:	f04f 0300 	mov.w	r3, #0
 800546a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800546e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005472:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005476:	4690      	mov	r8, r2
 8005478:	4699      	mov	r9, r3
 800547a:	4623      	mov	r3, r4
 800547c:	eb18 0303 	adds.w	r3, r8, r3
 8005480:	60bb      	str	r3, [r7, #8]
 8005482:	462b      	mov	r3, r5
 8005484:	eb49 0303 	adc.w	r3, r9, r3
 8005488:	60fb      	str	r3, [r7, #12]
 800548a:	f04f 0200 	mov.w	r2, #0
 800548e:	f04f 0300 	mov.w	r3, #0
 8005492:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005496:	4629      	mov	r1, r5
 8005498:	028b      	lsls	r3, r1, #10
 800549a:	4621      	mov	r1, r4
 800549c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80054a0:	4621      	mov	r1, r4
 80054a2:	028a      	lsls	r2, r1, #10
 80054a4:	4610      	mov	r0, r2
 80054a6:	4619      	mov	r1, r3
 80054a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054aa:	2200      	movs	r2, #0
 80054ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80054ae:	62fa      	str	r2, [r7, #44]	; 0x2c
 80054b0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80054b4:	f7fb fbc8 	bl	8000c48 <__aeabi_uldivmod>
 80054b8:	4602      	mov	r2, r0
 80054ba:	460b      	mov	r3, r1
 80054bc:	4613      	mov	r3, r2
 80054be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80054c0:	e058      	b.n	8005574 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80054c2:	4b38      	ldr	r3, [pc, #224]	; (80055a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	099b      	lsrs	r3, r3, #6
 80054c8:	2200      	movs	r2, #0
 80054ca:	4618      	mov	r0, r3
 80054cc:	4611      	mov	r1, r2
 80054ce:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80054d2:	623b      	str	r3, [r7, #32]
 80054d4:	2300      	movs	r3, #0
 80054d6:	627b      	str	r3, [r7, #36]	; 0x24
 80054d8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80054dc:	4642      	mov	r2, r8
 80054de:	464b      	mov	r3, r9
 80054e0:	f04f 0000 	mov.w	r0, #0
 80054e4:	f04f 0100 	mov.w	r1, #0
 80054e8:	0159      	lsls	r1, r3, #5
 80054ea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80054ee:	0150      	lsls	r0, r2, #5
 80054f0:	4602      	mov	r2, r0
 80054f2:	460b      	mov	r3, r1
 80054f4:	4641      	mov	r1, r8
 80054f6:	ebb2 0a01 	subs.w	sl, r2, r1
 80054fa:	4649      	mov	r1, r9
 80054fc:	eb63 0b01 	sbc.w	fp, r3, r1
 8005500:	f04f 0200 	mov.w	r2, #0
 8005504:	f04f 0300 	mov.w	r3, #0
 8005508:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800550c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005510:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005514:	ebb2 040a 	subs.w	r4, r2, sl
 8005518:	eb63 050b 	sbc.w	r5, r3, fp
 800551c:	f04f 0200 	mov.w	r2, #0
 8005520:	f04f 0300 	mov.w	r3, #0
 8005524:	00eb      	lsls	r3, r5, #3
 8005526:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800552a:	00e2      	lsls	r2, r4, #3
 800552c:	4614      	mov	r4, r2
 800552e:	461d      	mov	r5, r3
 8005530:	4643      	mov	r3, r8
 8005532:	18e3      	adds	r3, r4, r3
 8005534:	603b      	str	r3, [r7, #0]
 8005536:	464b      	mov	r3, r9
 8005538:	eb45 0303 	adc.w	r3, r5, r3
 800553c:	607b      	str	r3, [r7, #4]
 800553e:	f04f 0200 	mov.w	r2, #0
 8005542:	f04f 0300 	mov.w	r3, #0
 8005546:	e9d7 4500 	ldrd	r4, r5, [r7]
 800554a:	4629      	mov	r1, r5
 800554c:	028b      	lsls	r3, r1, #10
 800554e:	4621      	mov	r1, r4
 8005550:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005554:	4621      	mov	r1, r4
 8005556:	028a      	lsls	r2, r1, #10
 8005558:	4610      	mov	r0, r2
 800555a:	4619      	mov	r1, r3
 800555c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800555e:	2200      	movs	r2, #0
 8005560:	61bb      	str	r3, [r7, #24]
 8005562:	61fa      	str	r2, [r7, #28]
 8005564:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005568:	f7fb fb6e 	bl	8000c48 <__aeabi_uldivmod>
 800556c:	4602      	mov	r2, r0
 800556e:	460b      	mov	r3, r1
 8005570:	4613      	mov	r3, r2
 8005572:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005574:	4b0b      	ldr	r3, [pc, #44]	; (80055a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	0c1b      	lsrs	r3, r3, #16
 800557a:	f003 0303 	and.w	r3, r3, #3
 800557e:	3301      	adds	r3, #1
 8005580:	005b      	lsls	r3, r3, #1
 8005582:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005584:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005586:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005588:	fbb2 f3f3 	udiv	r3, r2, r3
 800558c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800558e:	e002      	b.n	8005596 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005590:	4b05      	ldr	r3, [pc, #20]	; (80055a8 <HAL_RCC_GetSysClockFreq+0x204>)
 8005592:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005594:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005596:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005598:	4618      	mov	r0, r3
 800559a:	3750      	adds	r7, #80	; 0x50
 800559c:	46bd      	mov	sp, r7
 800559e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80055a2:	bf00      	nop
 80055a4:	40023800 	.word	0x40023800
 80055a8:	00f42400 	.word	0x00f42400

080055ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80055ac:	b480      	push	{r7}
 80055ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80055b0:	4b03      	ldr	r3, [pc, #12]	; (80055c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80055b2:	681b      	ldr	r3, [r3, #0]
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	46bd      	mov	sp, r7
 80055b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055bc:	4770      	bx	lr
 80055be:	bf00      	nop
 80055c0:	20000004 	.word	0x20000004

080055c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80055c8:	f7ff fff0 	bl	80055ac <HAL_RCC_GetHCLKFreq>
 80055cc:	4602      	mov	r2, r0
 80055ce:	4b05      	ldr	r3, [pc, #20]	; (80055e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	0a9b      	lsrs	r3, r3, #10
 80055d4:	f003 0307 	and.w	r3, r3, #7
 80055d8:	4903      	ldr	r1, [pc, #12]	; (80055e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80055da:	5ccb      	ldrb	r3, [r1, r3]
 80055dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	bd80      	pop	{r7, pc}
 80055e4:	40023800 	.word	0x40023800
 80055e8:	0800eb0c 	.word	0x0800eb0c

080055ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80055f0:	f7ff ffdc 	bl	80055ac <HAL_RCC_GetHCLKFreq>
 80055f4:	4602      	mov	r2, r0
 80055f6:	4b05      	ldr	r3, [pc, #20]	; (800560c <HAL_RCC_GetPCLK2Freq+0x20>)
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	0b5b      	lsrs	r3, r3, #13
 80055fc:	f003 0307 	and.w	r3, r3, #7
 8005600:	4903      	ldr	r1, [pc, #12]	; (8005610 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005602:	5ccb      	ldrb	r3, [r1, r3]
 8005604:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005608:	4618      	mov	r0, r3
 800560a:	bd80      	pop	{r7, pc}
 800560c:	40023800 	.word	0x40023800
 8005610:	0800eb0c 	.word	0x0800eb0c

08005614 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b082      	sub	sp, #8
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d101      	bne.n	8005626 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	e07b      	b.n	800571e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800562a:	2b00      	cmp	r3, #0
 800562c:	d108      	bne.n	8005640 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005636:	d009      	beq.n	800564c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2200      	movs	r2, #0
 800563c:	61da      	str	r2, [r3, #28]
 800563e:	e005      	b.n	800564c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2200      	movs	r2, #0
 8005644:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2200      	movs	r2, #0
 800564a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005658:	b2db      	uxtb	r3, r3
 800565a:	2b00      	cmp	r3, #0
 800565c:	d106      	bne.n	800566c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2200      	movs	r2, #0
 8005662:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005666:	6878      	ldr	r0, [r7, #4]
 8005668:	f7fc fad0 	bl	8001c0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2202      	movs	r2, #2
 8005670:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005682:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005694:	431a      	orrs	r2, r3
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	68db      	ldr	r3, [r3, #12]
 800569a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800569e:	431a      	orrs	r2, r3
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	691b      	ldr	r3, [r3, #16]
 80056a4:	f003 0302 	and.w	r3, r3, #2
 80056a8:	431a      	orrs	r2, r3
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	695b      	ldr	r3, [r3, #20]
 80056ae:	f003 0301 	and.w	r3, r3, #1
 80056b2:	431a      	orrs	r2, r3
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	699b      	ldr	r3, [r3, #24]
 80056b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80056bc:	431a      	orrs	r2, r3
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	69db      	ldr	r3, [r3, #28]
 80056c2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80056c6:	431a      	orrs	r2, r3
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6a1b      	ldr	r3, [r3, #32]
 80056cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056d0:	ea42 0103 	orr.w	r1, r2, r3
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056d8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	430a      	orrs	r2, r1
 80056e2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	699b      	ldr	r3, [r3, #24]
 80056e8:	0c1b      	lsrs	r3, r3, #16
 80056ea:	f003 0104 	and.w	r1, r3, #4
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056f2:	f003 0210 	and.w	r2, r3, #16
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	430a      	orrs	r2, r1
 80056fc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	69da      	ldr	r2, [r3, #28]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800570c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2200      	movs	r2, #0
 8005712:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800571c:	2300      	movs	r3, #0
}
 800571e:	4618      	mov	r0, r3
 8005720:	3708      	adds	r7, #8
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}

08005726 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005726:	b580      	push	{r7, lr}
 8005728:	b082      	sub	sp, #8
 800572a:	af00      	add	r7, sp, #0
 800572c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d101      	bne.n	8005738 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005734:	2301      	movs	r3, #1
 8005736:	e041      	b.n	80057bc <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800573e:	b2db      	uxtb	r3, r3
 8005740:	2b00      	cmp	r3, #0
 8005742:	d106      	bne.n	8005752 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2200      	movs	r2, #0
 8005748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800574c:	6878      	ldr	r0, [r7, #4]
 800574e:	f7fc fac5 	bl	8001cdc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2202      	movs	r2, #2
 8005756:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	3304      	adds	r3, #4
 8005762:	4619      	mov	r1, r3
 8005764:	4610      	mov	r0, r2
 8005766:	f000 fa11 	bl	8005b8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2201      	movs	r2, #1
 800576e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2201      	movs	r2, #1
 8005776:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2201      	movs	r2, #1
 800577e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2201      	movs	r2, #1
 8005786:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2201      	movs	r2, #1
 800578e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2201      	movs	r2, #1
 8005796:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2201      	movs	r2, #1
 800579e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2201      	movs	r2, #1
 80057a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2201      	movs	r2, #1
 80057ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2201      	movs	r2, #1
 80057b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80057ba:	2300      	movs	r3, #0
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3708      	adds	r7, #8
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}

080057c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b082      	sub	sp, #8
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d101      	bne.n	80057d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	e041      	b.n	800585a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d106      	bne.n	80057f0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2200      	movs	r2, #0
 80057e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f000 f839 	bl	8005862 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2202      	movs	r2, #2
 80057f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681a      	ldr	r2, [r3, #0]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	3304      	adds	r3, #4
 8005800:	4619      	mov	r1, r3
 8005802:	4610      	mov	r0, r2
 8005804:	f000 f9c2 	bl	8005b8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2201      	movs	r2, #1
 800580c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2201      	movs	r2, #1
 800581c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2201      	movs	r2, #1
 8005824:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2201      	movs	r2, #1
 800582c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2201      	movs	r2, #1
 8005834:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2201      	movs	r2, #1
 800583c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2201      	movs	r2, #1
 8005844:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2201      	movs	r2, #1
 800584c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2201      	movs	r2, #1
 8005854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005858:	2300      	movs	r3, #0
}
 800585a:	4618      	mov	r0, r3
 800585c:	3708      	adds	r7, #8
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}

08005862 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005862:	b480      	push	{r7}
 8005864:	b083      	sub	sp, #12
 8005866:	af00      	add	r7, sp, #0
 8005868:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800586a:	bf00      	nop
 800586c:	370c      	adds	r7, #12
 800586e:	46bd      	mov	sp, r7
 8005870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005874:	4770      	bx	lr
	...

08005878 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b086      	sub	sp, #24
 800587c:	af00      	add	r7, sp, #0
 800587e:	60f8      	str	r0, [r7, #12]
 8005880:	60b9      	str	r1, [r7, #8]
 8005882:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005884:	2300      	movs	r3, #0
 8005886:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800588e:	2b01      	cmp	r3, #1
 8005890:	d101      	bne.n	8005896 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005892:	2302      	movs	r3, #2
 8005894:	e0ae      	b.n	80059f4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2201      	movs	r2, #1
 800589a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2b0c      	cmp	r3, #12
 80058a2:	f200 809f 	bhi.w	80059e4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80058a6:	a201      	add	r2, pc, #4	; (adr r2, 80058ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 80058a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058ac:	080058e1 	.word	0x080058e1
 80058b0:	080059e5 	.word	0x080059e5
 80058b4:	080059e5 	.word	0x080059e5
 80058b8:	080059e5 	.word	0x080059e5
 80058bc:	08005921 	.word	0x08005921
 80058c0:	080059e5 	.word	0x080059e5
 80058c4:	080059e5 	.word	0x080059e5
 80058c8:	080059e5 	.word	0x080059e5
 80058cc:	08005963 	.word	0x08005963
 80058d0:	080059e5 	.word	0x080059e5
 80058d4:	080059e5 	.word	0x080059e5
 80058d8:	080059e5 	.word	0x080059e5
 80058dc:	080059a3 	.word	0x080059a3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	68b9      	ldr	r1, [r7, #8]
 80058e6:	4618      	mov	r0, r3
 80058e8:	f000 f9f0 	bl	8005ccc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	699a      	ldr	r2, [r3, #24]
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f042 0208 	orr.w	r2, r2, #8
 80058fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	699a      	ldr	r2, [r3, #24]
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f022 0204 	bic.w	r2, r2, #4
 800590a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	6999      	ldr	r1, [r3, #24]
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	691a      	ldr	r2, [r3, #16]
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	430a      	orrs	r2, r1
 800591c:	619a      	str	r2, [r3, #24]
      break;
 800591e:	e064      	b.n	80059ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	68b9      	ldr	r1, [r7, #8]
 8005926:	4618      	mov	r0, r3
 8005928:	f000 fa40 	bl	8005dac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	699a      	ldr	r2, [r3, #24]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800593a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	699a      	ldr	r2, [r3, #24]
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800594a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	6999      	ldr	r1, [r3, #24]
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	691b      	ldr	r3, [r3, #16]
 8005956:	021a      	lsls	r2, r3, #8
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	430a      	orrs	r2, r1
 800595e:	619a      	str	r2, [r3, #24]
      break;
 8005960:	e043      	b.n	80059ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	68b9      	ldr	r1, [r7, #8]
 8005968:	4618      	mov	r0, r3
 800596a:	f000 fa95 	bl	8005e98 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	69da      	ldr	r2, [r3, #28]
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f042 0208 	orr.w	r2, r2, #8
 800597c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	69da      	ldr	r2, [r3, #28]
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f022 0204 	bic.w	r2, r2, #4
 800598c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	69d9      	ldr	r1, [r3, #28]
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	691a      	ldr	r2, [r3, #16]
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	430a      	orrs	r2, r1
 800599e:	61da      	str	r2, [r3, #28]
      break;
 80059a0:	e023      	b.n	80059ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	68b9      	ldr	r1, [r7, #8]
 80059a8:	4618      	mov	r0, r3
 80059aa:	f000 fae9 	bl	8005f80 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	69da      	ldr	r2, [r3, #28]
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	69da      	ldr	r2, [r3, #28]
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	69d9      	ldr	r1, [r3, #28]
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	691b      	ldr	r3, [r3, #16]
 80059d8:	021a      	lsls	r2, r3, #8
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	430a      	orrs	r2, r1
 80059e0:	61da      	str	r2, [r3, #28]
      break;
 80059e2:	e002      	b.n	80059ea <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	75fb      	strb	r3, [r7, #23]
      break;
 80059e8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2200      	movs	r2, #0
 80059ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80059f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	3718      	adds	r7, #24
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bd80      	pop	{r7, pc}

080059fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b084      	sub	sp, #16
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
 8005a04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a06:	2300      	movs	r3, #0
 8005a08:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a10:	2b01      	cmp	r3, #1
 8005a12:	d101      	bne.n	8005a18 <HAL_TIM_ConfigClockSource+0x1c>
 8005a14:	2302      	movs	r3, #2
 8005a16:	e0b4      	b.n	8005b82 <HAL_TIM_ConfigClockSource+0x186>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2202      	movs	r2, #2
 8005a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005a36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a38:	68bb      	ldr	r3, [r7, #8]
 8005a3a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a3e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	68ba      	ldr	r2, [r7, #8]
 8005a46:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a50:	d03e      	beq.n	8005ad0 <HAL_TIM_ConfigClockSource+0xd4>
 8005a52:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a56:	f200 8087 	bhi.w	8005b68 <HAL_TIM_ConfigClockSource+0x16c>
 8005a5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a5e:	f000 8086 	beq.w	8005b6e <HAL_TIM_ConfigClockSource+0x172>
 8005a62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a66:	d87f      	bhi.n	8005b68 <HAL_TIM_ConfigClockSource+0x16c>
 8005a68:	2b70      	cmp	r3, #112	; 0x70
 8005a6a:	d01a      	beq.n	8005aa2 <HAL_TIM_ConfigClockSource+0xa6>
 8005a6c:	2b70      	cmp	r3, #112	; 0x70
 8005a6e:	d87b      	bhi.n	8005b68 <HAL_TIM_ConfigClockSource+0x16c>
 8005a70:	2b60      	cmp	r3, #96	; 0x60
 8005a72:	d050      	beq.n	8005b16 <HAL_TIM_ConfigClockSource+0x11a>
 8005a74:	2b60      	cmp	r3, #96	; 0x60
 8005a76:	d877      	bhi.n	8005b68 <HAL_TIM_ConfigClockSource+0x16c>
 8005a78:	2b50      	cmp	r3, #80	; 0x50
 8005a7a:	d03c      	beq.n	8005af6 <HAL_TIM_ConfigClockSource+0xfa>
 8005a7c:	2b50      	cmp	r3, #80	; 0x50
 8005a7e:	d873      	bhi.n	8005b68 <HAL_TIM_ConfigClockSource+0x16c>
 8005a80:	2b40      	cmp	r3, #64	; 0x40
 8005a82:	d058      	beq.n	8005b36 <HAL_TIM_ConfigClockSource+0x13a>
 8005a84:	2b40      	cmp	r3, #64	; 0x40
 8005a86:	d86f      	bhi.n	8005b68 <HAL_TIM_ConfigClockSource+0x16c>
 8005a88:	2b30      	cmp	r3, #48	; 0x30
 8005a8a:	d064      	beq.n	8005b56 <HAL_TIM_ConfigClockSource+0x15a>
 8005a8c:	2b30      	cmp	r3, #48	; 0x30
 8005a8e:	d86b      	bhi.n	8005b68 <HAL_TIM_ConfigClockSource+0x16c>
 8005a90:	2b20      	cmp	r3, #32
 8005a92:	d060      	beq.n	8005b56 <HAL_TIM_ConfigClockSource+0x15a>
 8005a94:	2b20      	cmp	r3, #32
 8005a96:	d867      	bhi.n	8005b68 <HAL_TIM_ConfigClockSource+0x16c>
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d05c      	beq.n	8005b56 <HAL_TIM_ConfigClockSource+0x15a>
 8005a9c:	2b10      	cmp	r3, #16
 8005a9e:	d05a      	beq.n	8005b56 <HAL_TIM_ConfigClockSource+0x15a>
 8005aa0:	e062      	b.n	8005b68 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6818      	ldr	r0, [r3, #0]
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	6899      	ldr	r1, [r3, #8]
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	685a      	ldr	r2, [r3, #4]
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	68db      	ldr	r3, [r3, #12]
 8005ab2:	f000 fb35 	bl	8006120 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005ac4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	68ba      	ldr	r2, [r7, #8]
 8005acc:	609a      	str	r2, [r3, #8]
      break;
 8005ace:	e04f      	b.n	8005b70 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6818      	ldr	r0, [r3, #0]
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	6899      	ldr	r1, [r3, #8]
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	685a      	ldr	r2, [r3, #4]
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	68db      	ldr	r3, [r3, #12]
 8005ae0:	f000 fb1e 	bl	8006120 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	689a      	ldr	r2, [r3, #8]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005af2:	609a      	str	r2, [r3, #8]
      break;
 8005af4:	e03c      	b.n	8005b70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6818      	ldr	r0, [r3, #0]
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	6859      	ldr	r1, [r3, #4]
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	68db      	ldr	r3, [r3, #12]
 8005b02:	461a      	mov	r2, r3
 8005b04:	f000 fa92 	bl	800602c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	2150      	movs	r1, #80	; 0x50
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f000 faeb 	bl	80060ea <TIM_ITRx_SetConfig>
      break;
 8005b14:	e02c      	b.n	8005b70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6818      	ldr	r0, [r3, #0]
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	6859      	ldr	r1, [r3, #4]
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	68db      	ldr	r3, [r3, #12]
 8005b22:	461a      	mov	r2, r3
 8005b24:	f000 fab1 	bl	800608a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	2160      	movs	r1, #96	; 0x60
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f000 fadb 	bl	80060ea <TIM_ITRx_SetConfig>
      break;
 8005b34:	e01c      	b.n	8005b70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6818      	ldr	r0, [r3, #0]
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	6859      	ldr	r1, [r3, #4]
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	68db      	ldr	r3, [r3, #12]
 8005b42:	461a      	mov	r2, r3
 8005b44:	f000 fa72 	bl	800602c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	2140      	movs	r1, #64	; 0x40
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f000 facb 	bl	80060ea <TIM_ITRx_SetConfig>
      break;
 8005b54:	e00c      	b.n	8005b70 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4619      	mov	r1, r3
 8005b60:	4610      	mov	r0, r2
 8005b62:	f000 fac2 	bl	80060ea <TIM_ITRx_SetConfig>
      break;
 8005b66:	e003      	b.n	8005b70 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	73fb      	strb	r3, [r7, #15]
      break;
 8005b6c:	e000      	b.n	8005b70 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005b6e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2201      	movs	r2, #1
 8005b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005b80:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3710      	adds	r7, #16
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}
	...

08005b8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b085      	sub	sp, #20
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
 8005b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	4a40      	ldr	r2, [pc, #256]	; (8005ca0 <TIM_Base_SetConfig+0x114>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d013      	beq.n	8005bcc <TIM_Base_SetConfig+0x40>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005baa:	d00f      	beq.n	8005bcc <TIM_Base_SetConfig+0x40>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	4a3d      	ldr	r2, [pc, #244]	; (8005ca4 <TIM_Base_SetConfig+0x118>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d00b      	beq.n	8005bcc <TIM_Base_SetConfig+0x40>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	4a3c      	ldr	r2, [pc, #240]	; (8005ca8 <TIM_Base_SetConfig+0x11c>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d007      	beq.n	8005bcc <TIM_Base_SetConfig+0x40>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	4a3b      	ldr	r2, [pc, #236]	; (8005cac <TIM_Base_SetConfig+0x120>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d003      	beq.n	8005bcc <TIM_Base_SetConfig+0x40>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	4a3a      	ldr	r2, [pc, #232]	; (8005cb0 <TIM_Base_SetConfig+0x124>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d108      	bne.n	8005bde <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bd2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	68fa      	ldr	r2, [r7, #12]
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	4a2f      	ldr	r2, [pc, #188]	; (8005ca0 <TIM_Base_SetConfig+0x114>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d02b      	beq.n	8005c3e <TIM_Base_SetConfig+0xb2>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bec:	d027      	beq.n	8005c3e <TIM_Base_SetConfig+0xb2>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	4a2c      	ldr	r2, [pc, #176]	; (8005ca4 <TIM_Base_SetConfig+0x118>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d023      	beq.n	8005c3e <TIM_Base_SetConfig+0xb2>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	4a2b      	ldr	r2, [pc, #172]	; (8005ca8 <TIM_Base_SetConfig+0x11c>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d01f      	beq.n	8005c3e <TIM_Base_SetConfig+0xb2>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	4a2a      	ldr	r2, [pc, #168]	; (8005cac <TIM_Base_SetConfig+0x120>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d01b      	beq.n	8005c3e <TIM_Base_SetConfig+0xb2>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	4a29      	ldr	r2, [pc, #164]	; (8005cb0 <TIM_Base_SetConfig+0x124>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d017      	beq.n	8005c3e <TIM_Base_SetConfig+0xb2>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	4a28      	ldr	r2, [pc, #160]	; (8005cb4 <TIM_Base_SetConfig+0x128>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d013      	beq.n	8005c3e <TIM_Base_SetConfig+0xb2>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	4a27      	ldr	r2, [pc, #156]	; (8005cb8 <TIM_Base_SetConfig+0x12c>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d00f      	beq.n	8005c3e <TIM_Base_SetConfig+0xb2>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	4a26      	ldr	r2, [pc, #152]	; (8005cbc <TIM_Base_SetConfig+0x130>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d00b      	beq.n	8005c3e <TIM_Base_SetConfig+0xb2>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	4a25      	ldr	r2, [pc, #148]	; (8005cc0 <TIM_Base_SetConfig+0x134>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d007      	beq.n	8005c3e <TIM_Base_SetConfig+0xb2>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	4a24      	ldr	r2, [pc, #144]	; (8005cc4 <TIM_Base_SetConfig+0x138>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d003      	beq.n	8005c3e <TIM_Base_SetConfig+0xb2>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	4a23      	ldr	r2, [pc, #140]	; (8005cc8 <TIM_Base_SetConfig+0x13c>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d108      	bne.n	8005c50 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	68db      	ldr	r3, [r3, #12]
 8005c4a:	68fa      	ldr	r2, [r7, #12]
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	695b      	ldr	r3, [r3, #20]
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	68fa      	ldr	r2, [r7, #12]
 8005c62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	689a      	ldr	r2, [r3, #8]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	681a      	ldr	r2, [r3, #0]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	4a0a      	ldr	r2, [pc, #40]	; (8005ca0 <TIM_Base_SetConfig+0x114>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d003      	beq.n	8005c84 <TIM_Base_SetConfig+0xf8>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	4a0c      	ldr	r2, [pc, #48]	; (8005cb0 <TIM_Base_SetConfig+0x124>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d103      	bne.n	8005c8c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	691a      	ldr	r2, [r3, #16]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2201      	movs	r2, #1
 8005c90:	615a      	str	r2, [r3, #20]
}
 8005c92:	bf00      	nop
 8005c94:	3714      	adds	r7, #20
 8005c96:	46bd      	mov	sp, r7
 8005c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9c:	4770      	bx	lr
 8005c9e:	bf00      	nop
 8005ca0:	40010000 	.word	0x40010000
 8005ca4:	40000400 	.word	0x40000400
 8005ca8:	40000800 	.word	0x40000800
 8005cac:	40000c00 	.word	0x40000c00
 8005cb0:	40010400 	.word	0x40010400
 8005cb4:	40014000 	.word	0x40014000
 8005cb8:	40014400 	.word	0x40014400
 8005cbc:	40014800 	.word	0x40014800
 8005cc0:	40001800 	.word	0x40001800
 8005cc4:	40001c00 	.word	0x40001c00
 8005cc8:	40002000 	.word	0x40002000

08005ccc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b087      	sub	sp, #28
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
 8005cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6a1b      	ldr	r3, [r3, #32]
 8005cda:	f023 0201 	bic.w	r2, r3, #1
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6a1b      	ldr	r3, [r3, #32]
 8005ce6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	699b      	ldr	r3, [r3, #24]
 8005cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	f023 0303 	bic.w	r3, r3, #3
 8005d02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	68fa      	ldr	r2, [r7, #12]
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	f023 0302 	bic.w	r3, r3, #2
 8005d14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	689b      	ldr	r3, [r3, #8]
 8005d1a:	697a      	ldr	r2, [r7, #20]
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	4a20      	ldr	r2, [pc, #128]	; (8005da4 <TIM_OC1_SetConfig+0xd8>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d003      	beq.n	8005d30 <TIM_OC1_SetConfig+0x64>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	4a1f      	ldr	r2, [pc, #124]	; (8005da8 <TIM_OC1_SetConfig+0xdc>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d10c      	bne.n	8005d4a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005d30:	697b      	ldr	r3, [r7, #20]
 8005d32:	f023 0308 	bic.w	r3, r3, #8
 8005d36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	68db      	ldr	r3, [r3, #12]
 8005d3c:	697a      	ldr	r2, [r7, #20]
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	f023 0304 	bic.w	r3, r3, #4
 8005d48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	4a15      	ldr	r2, [pc, #84]	; (8005da4 <TIM_OC1_SetConfig+0xd8>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d003      	beq.n	8005d5a <TIM_OC1_SetConfig+0x8e>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	4a14      	ldr	r2, [pc, #80]	; (8005da8 <TIM_OC1_SetConfig+0xdc>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d111      	bne.n	8005d7e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	695b      	ldr	r3, [r3, #20]
 8005d6e:	693a      	ldr	r2, [r7, #16]
 8005d70:	4313      	orrs	r3, r2
 8005d72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	699b      	ldr	r3, [r3, #24]
 8005d78:	693a      	ldr	r2, [r7, #16]
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	693a      	ldr	r2, [r7, #16]
 8005d82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	68fa      	ldr	r2, [r7, #12]
 8005d88:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	685a      	ldr	r2, [r3, #4]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	697a      	ldr	r2, [r7, #20]
 8005d96:	621a      	str	r2, [r3, #32]
}
 8005d98:	bf00      	nop
 8005d9a:	371c      	adds	r7, #28
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr
 8005da4:	40010000 	.word	0x40010000
 8005da8:	40010400 	.word	0x40010400

08005dac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005dac:	b480      	push	{r7}
 8005dae:	b087      	sub	sp, #28
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
 8005db4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6a1b      	ldr	r3, [r3, #32]
 8005dba:	f023 0210 	bic.w	r2, r3, #16
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6a1b      	ldr	r3, [r3, #32]
 8005dc6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	699b      	ldr	r3, [r3, #24]
 8005dd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005dda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005de2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	021b      	lsls	r3, r3, #8
 8005dea:	68fa      	ldr	r2, [r7, #12]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	f023 0320 	bic.w	r3, r3, #32
 8005df6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	011b      	lsls	r3, r3, #4
 8005dfe:	697a      	ldr	r2, [r7, #20]
 8005e00:	4313      	orrs	r3, r2
 8005e02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	4a22      	ldr	r2, [pc, #136]	; (8005e90 <TIM_OC2_SetConfig+0xe4>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d003      	beq.n	8005e14 <TIM_OC2_SetConfig+0x68>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	4a21      	ldr	r2, [pc, #132]	; (8005e94 <TIM_OC2_SetConfig+0xe8>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d10d      	bne.n	8005e30 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	68db      	ldr	r3, [r3, #12]
 8005e20:	011b      	lsls	r3, r3, #4
 8005e22:	697a      	ldr	r2, [r7, #20]
 8005e24:	4313      	orrs	r3, r2
 8005e26:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e2e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	4a17      	ldr	r2, [pc, #92]	; (8005e90 <TIM_OC2_SetConfig+0xe4>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d003      	beq.n	8005e40 <TIM_OC2_SetConfig+0x94>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	4a16      	ldr	r2, [pc, #88]	; (8005e94 <TIM_OC2_SetConfig+0xe8>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d113      	bne.n	8005e68 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e46:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e48:	693b      	ldr	r3, [r7, #16]
 8005e4a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e4e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	695b      	ldr	r3, [r3, #20]
 8005e54:	009b      	lsls	r3, r3, #2
 8005e56:	693a      	ldr	r2, [r7, #16]
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	699b      	ldr	r3, [r3, #24]
 8005e60:	009b      	lsls	r3, r3, #2
 8005e62:	693a      	ldr	r2, [r7, #16]
 8005e64:	4313      	orrs	r3, r2
 8005e66:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	693a      	ldr	r2, [r7, #16]
 8005e6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	68fa      	ldr	r2, [r7, #12]
 8005e72:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	685a      	ldr	r2, [r3, #4]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	697a      	ldr	r2, [r7, #20]
 8005e80:	621a      	str	r2, [r3, #32]
}
 8005e82:	bf00      	nop
 8005e84:	371c      	adds	r7, #28
 8005e86:	46bd      	mov	sp, r7
 8005e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8c:	4770      	bx	lr
 8005e8e:	bf00      	nop
 8005e90:	40010000 	.word	0x40010000
 8005e94:	40010400 	.word	0x40010400

08005e98 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b087      	sub	sp, #28
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6a1b      	ldr	r3, [r3, #32]
 8005ea6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6a1b      	ldr	r3, [r3, #32]
 8005eb2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	69db      	ldr	r3, [r3, #28]
 8005ebe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ec6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	f023 0303 	bic.w	r3, r3, #3
 8005ece:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	68fa      	ldr	r2, [r7, #12]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005ee0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	021b      	lsls	r3, r3, #8
 8005ee8:	697a      	ldr	r2, [r7, #20]
 8005eea:	4313      	orrs	r3, r2
 8005eec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	4a21      	ldr	r2, [pc, #132]	; (8005f78 <TIM_OC3_SetConfig+0xe0>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d003      	beq.n	8005efe <TIM_OC3_SetConfig+0x66>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	4a20      	ldr	r2, [pc, #128]	; (8005f7c <TIM_OC3_SetConfig+0xe4>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d10d      	bne.n	8005f1a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005f04:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	68db      	ldr	r3, [r3, #12]
 8005f0a:	021b      	lsls	r3, r3, #8
 8005f0c:	697a      	ldr	r2, [r7, #20]
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005f18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a16      	ldr	r2, [pc, #88]	; (8005f78 <TIM_OC3_SetConfig+0xe0>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d003      	beq.n	8005f2a <TIM_OC3_SetConfig+0x92>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	4a15      	ldr	r2, [pc, #84]	; (8005f7c <TIM_OC3_SetConfig+0xe4>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d113      	bne.n	8005f52 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	695b      	ldr	r3, [r3, #20]
 8005f3e:	011b      	lsls	r3, r3, #4
 8005f40:	693a      	ldr	r2, [r7, #16]
 8005f42:	4313      	orrs	r3, r2
 8005f44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	699b      	ldr	r3, [r3, #24]
 8005f4a:	011b      	lsls	r3, r3, #4
 8005f4c:	693a      	ldr	r2, [r7, #16]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	693a      	ldr	r2, [r7, #16]
 8005f56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	68fa      	ldr	r2, [r7, #12]
 8005f5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	685a      	ldr	r2, [r3, #4]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	697a      	ldr	r2, [r7, #20]
 8005f6a:	621a      	str	r2, [r3, #32]
}
 8005f6c:	bf00      	nop
 8005f6e:	371c      	adds	r7, #28
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr
 8005f78:	40010000 	.word	0x40010000
 8005f7c:	40010400 	.word	0x40010400

08005f80 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b087      	sub	sp, #28
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
 8005f88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6a1b      	ldr	r3, [r3, #32]
 8005f8e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6a1b      	ldr	r3, [r3, #32]
 8005f9a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	69db      	ldr	r3, [r3, #28]
 8005fa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005fae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	021b      	lsls	r3, r3, #8
 8005fbe:	68fa      	ldr	r2, [r7, #12]
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005fca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	031b      	lsls	r3, r3, #12
 8005fd2:	693a      	ldr	r2, [r7, #16]
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	4a12      	ldr	r2, [pc, #72]	; (8006024 <TIM_OC4_SetConfig+0xa4>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d003      	beq.n	8005fe8 <TIM_OC4_SetConfig+0x68>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	4a11      	ldr	r2, [pc, #68]	; (8006028 <TIM_OC4_SetConfig+0xa8>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d109      	bne.n	8005ffc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005fee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	695b      	ldr	r3, [r3, #20]
 8005ff4:	019b      	lsls	r3, r3, #6
 8005ff6:	697a      	ldr	r2, [r7, #20]
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	697a      	ldr	r2, [r7, #20]
 8006000:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	68fa      	ldr	r2, [r7, #12]
 8006006:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	685a      	ldr	r2, [r3, #4]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	693a      	ldr	r2, [r7, #16]
 8006014:	621a      	str	r2, [r3, #32]
}
 8006016:	bf00      	nop
 8006018:	371c      	adds	r7, #28
 800601a:	46bd      	mov	sp, r7
 800601c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006020:	4770      	bx	lr
 8006022:	bf00      	nop
 8006024:	40010000 	.word	0x40010000
 8006028:	40010400 	.word	0x40010400

0800602c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800602c:	b480      	push	{r7}
 800602e:	b087      	sub	sp, #28
 8006030:	af00      	add	r7, sp, #0
 8006032:	60f8      	str	r0, [r7, #12]
 8006034:	60b9      	str	r1, [r7, #8]
 8006036:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	6a1b      	ldr	r3, [r3, #32]
 800603c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	6a1b      	ldr	r3, [r3, #32]
 8006042:	f023 0201 	bic.w	r2, r3, #1
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	699b      	ldr	r3, [r3, #24]
 800604e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006056:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	011b      	lsls	r3, r3, #4
 800605c:	693a      	ldr	r2, [r7, #16]
 800605e:	4313      	orrs	r3, r2
 8006060:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	f023 030a 	bic.w	r3, r3, #10
 8006068:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800606a:	697a      	ldr	r2, [r7, #20]
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	4313      	orrs	r3, r2
 8006070:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	693a      	ldr	r2, [r7, #16]
 8006076:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	697a      	ldr	r2, [r7, #20]
 800607c:	621a      	str	r2, [r3, #32]
}
 800607e:	bf00      	nop
 8006080:	371c      	adds	r7, #28
 8006082:	46bd      	mov	sp, r7
 8006084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006088:	4770      	bx	lr

0800608a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800608a:	b480      	push	{r7}
 800608c:	b087      	sub	sp, #28
 800608e:	af00      	add	r7, sp, #0
 8006090:	60f8      	str	r0, [r7, #12]
 8006092:	60b9      	str	r1, [r7, #8]
 8006094:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	6a1b      	ldr	r3, [r3, #32]
 800609a:	f023 0210 	bic.w	r2, r3, #16
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	699b      	ldr	r3, [r3, #24]
 80060a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	6a1b      	ldr	r3, [r3, #32]
 80060ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80060b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	031b      	lsls	r3, r3, #12
 80060ba:	697a      	ldr	r2, [r7, #20]
 80060bc:	4313      	orrs	r3, r2
 80060be:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80060c6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	011b      	lsls	r3, r3, #4
 80060cc:	693a      	ldr	r2, [r7, #16]
 80060ce:	4313      	orrs	r3, r2
 80060d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	697a      	ldr	r2, [r7, #20]
 80060d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	693a      	ldr	r2, [r7, #16]
 80060dc:	621a      	str	r2, [r3, #32]
}
 80060de:	bf00      	nop
 80060e0:	371c      	adds	r7, #28
 80060e2:	46bd      	mov	sp, r7
 80060e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e8:	4770      	bx	lr

080060ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80060ea:	b480      	push	{r7}
 80060ec:	b085      	sub	sp, #20
 80060ee:	af00      	add	r7, sp, #0
 80060f0:	6078      	str	r0, [r7, #4]
 80060f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	689b      	ldr	r3, [r3, #8]
 80060f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006100:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006102:	683a      	ldr	r2, [r7, #0]
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	4313      	orrs	r3, r2
 8006108:	f043 0307 	orr.w	r3, r3, #7
 800610c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	68fa      	ldr	r2, [r7, #12]
 8006112:	609a      	str	r2, [r3, #8]
}
 8006114:	bf00      	nop
 8006116:	3714      	adds	r7, #20
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr

08006120 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006120:	b480      	push	{r7}
 8006122:	b087      	sub	sp, #28
 8006124:	af00      	add	r7, sp, #0
 8006126:	60f8      	str	r0, [r7, #12]
 8006128:	60b9      	str	r1, [r7, #8]
 800612a:	607a      	str	r2, [r7, #4]
 800612c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800613a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	021a      	lsls	r2, r3, #8
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	431a      	orrs	r2, r3
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	4313      	orrs	r3, r2
 8006148:	697a      	ldr	r2, [r7, #20]
 800614a:	4313      	orrs	r3, r2
 800614c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	697a      	ldr	r2, [r7, #20]
 8006152:	609a      	str	r2, [r3, #8]
}
 8006154:	bf00      	nop
 8006156:	371c      	adds	r7, #28
 8006158:	46bd      	mov	sp, r7
 800615a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615e:	4770      	bx	lr

08006160 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006160:	b480      	push	{r7}
 8006162:	b085      	sub	sp, #20
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006170:	2b01      	cmp	r3, #1
 8006172:	d101      	bne.n	8006178 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006174:	2302      	movs	r3, #2
 8006176:	e05a      	b.n	800622e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2201      	movs	r2, #1
 800617c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2202      	movs	r2, #2
 8006184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800619e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	68fa      	ldr	r2, [r7, #12]
 80061a6:	4313      	orrs	r3, r2
 80061a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	68fa      	ldr	r2, [r7, #12]
 80061b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a21      	ldr	r2, [pc, #132]	; (800623c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d022      	beq.n	8006202 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061c4:	d01d      	beq.n	8006202 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a1d      	ldr	r2, [pc, #116]	; (8006240 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d018      	beq.n	8006202 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a1b      	ldr	r2, [pc, #108]	; (8006244 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d013      	beq.n	8006202 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a1a      	ldr	r2, [pc, #104]	; (8006248 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d00e      	beq.n	8006202 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a18      	ldr	r2, [pc, #96]	; (800624c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d009      	beq.n	8006202 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a17      	ldr	r2, [pc, #92]	; (8006250 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d004      	beq.n	8006202 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a15      	ldr	r2, [pc, #84]	; (8006254 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d10c      	bne.n	800621c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006208:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	68ba      	ldr	r2, [r7, #8]
 8006210:	4313      	orrs	r3, r2
 8006212:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	68ba      	ldr	r2, [r7, #8]
 800621a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2201      	movs	r2, #1
 8006220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2200      	movs	r2, #0
 8006228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800622c:	2300      	movs	r3, #0
}
 800622e:	4618      	mov	r0, r3
 8006230:	3714      	adds	r7, #20
 8006232:	46bd      	mov	sp, r7
 8006234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006238:	4770      	bx	lr
 800623a:	bf00      	nop
 800623c:	40010000 	.word	0x40010000
 8006240:	40000400 	.word	0x40000400
 8006244:	40000800 	.word	0x40000800
 8006248:	40000c00 	.word	0x40000c00
 800624c:	40010400 	.word	0x40010400
 8006250:	40014000 	.word	0x40014000
 8006254:	40001800 	.word	0x40001800

08006258 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006258:	b480      	push	{r7}
 800625a:	b085      	sub	sp, #20
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
 8006260:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006262:	2300      	movs	r3, #0
 8006264:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800626c:	2b01      	cmp	r3, #1
 800626e:	d101      	bne.n	8006274 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006270:	2302      	movs	r3, #2
 8006272:	e03d      	b.n	80062f0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2201      	movs	r2, #1
 8006278:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	68db      	ldr	r3, [r3, #12]
 8006286:	4313      	orrs	r3, r2
 8006288:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	689b      	ldr	r3, [r3, #8]
 8006294:	4313      	orrs	r3, r2
 8006296:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	4313      	orrs	r3, r2
 80062a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4313      	orrs	r3, r2
 80062b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	691b      	ldr	r3, [r3, #16]
 80062be:	4313      	orrs	r3, r2
 80062c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	695b      	ldr	r3, [r3, #20]
 80062cc:	4313      	orrs	r3, r2
 80062ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	69db      	ldr	r3, [r3, #28]
 80062da:	4313      	orrs	r3, r2
 80062dc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	68fa      	ldr	r2, [r7, #12]
 80062e4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2200      	movs	r2, #0
 80062ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80062ee:	2300      	movs	r3, #0
}
 80062f0:	4618      	mov	r0, r3
 80062f2:	3714      	adds	r7, #20
 80062f4:	46bd      	mov	sp, r7
 80062f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fa:	4770      	bx	lr

080062fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b082      	sub	sp, #8
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d101      	bne.n	800630e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800630a:	2301      	movs	r3, #1
 800630c:	e03f      	b.n	800638e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006314:	b2db      	uxtb	r3, r3
 8006316:	2b00      	cmp	r3, #0
 8006318:	d106      	bne.n	8006328 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2200      	movs	r2, #0
 800631e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006322:	6878      	ldr	r0, [r7, #4]
 8006324:	f7fb fd94 	bl	8001e50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2224      	movs	r2, #36	; 0x24
 800632c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	68da      	ldr	r2, [r3, #12]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800633e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006340:	6878      	ldr	r0, [r7, #4]
 8006342:	f000 f829 	bl	8006398 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	691a      	ldr	r2, [r3, #16]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006354:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	695a      	ldr	r2, [r3, #20]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006364:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	68da      	ldr	r2, [r3, #12]
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006374:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2200      	movs	r2, #0
 800637a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2220      	movs	r2, #32
 8006380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2220      	movs	r2, #32
 8006388:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800638c:	2300      	movs	r3, #0
}
 800638e:	4618      	mov	r0, r3
 8006390:	3708      	adds	r7, #8
 8006392:	46bd      	mov	sp, r7
 8006394:	bd80      	pop	{r7, pc}
	...

08006398 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006398:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800639c:	b0c0      	sub	sp, #256	; 0x100
 800639e:	af00      	add	r7, sp, #0
 80063a0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80063a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	691b      	ldr	r3, [r3, #16]
 80063ac:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80063b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063b4:	68d9      	ldr	r1, [r3, #12]
 80063b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	ea40 0301 	orr.w	r3, r0, r1
 80063c0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80063c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063c6:	689a      	ldr	r2, [r3, #8]
 80063c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063cc:	691b      	ldr	r3, [r3, #16]
 80063ce:	431a      	orrs	r2, r3
 80063d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063d4:	695b      	ldr	r3, [r3, #20]
 80063d6:	431a      	orrs	r2, r3
 80063d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063dc:	69db      	ldr	r3, [r3, #28]
 80063de:	4313      	orrs	r3, r2
 80063e0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80063e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	68db      	ldr	r3, [r3, #12]
 80063ec:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80063f0:	f021 010c 	bic.w	r1, r1, #12
 80063f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063f8:	681a      	ldr	r2, [r3, #0]
 80063fa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80063fe:	430b      	orrs	r3, r1
 8006400:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006402:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	695b      	ldr	r3, [r3, #20]
 800640a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800640e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006412:	6999      	ldr	r1, [r3, #24]
 8006414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006418:	681a      	ldr	r2, [r3, #0]
 800641a:	ea40 0301 	orr.w	r3, r0, r1
 800641e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006424:	681a      	ldr	r2, [r3, #0]
 8006426:	4b8f      	ldr	r3, [pc, #572]	; (8006664 <UART_SetConfig+0x2cc>)
 8006428:	429a      	cmp	r2, r3
 800642a:	d005      	beq.n	8006438 <UART_SetConfig+0xa0>
 800642c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006430:	681a      	ldr	r2, [r3, #0]
 8006432:	4b8d      	ldr	r3, [pc, #564]	; (8006668 <UART_SetConfig+0x2d0>)
 8006434:	429a      	cmp	r2, r3
 8006436:	d104      	bne.n	8006442 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006438:	f7ff f8d8 	bl	80055ec <HAL_RCC_GetPCLK2Freq>
 800643c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006440:	e003      	b.n	800644a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006442:	f7ff f8bf 	bl	80055c4 <HAL_RCC_GetPCLK1Freq>
 8006446:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800644a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800644e:	69db      	ldr	r3, [r3, #28]
 8006450:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006454:	f040 810c 	bne.w	8006670 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006458:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800645c:	2200      	movs	r2, #0
 800645e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006462:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006466:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800646a:	4622      	mov	r2, r4
 800646c:	462b      	mov	r3, r5
 800646e:	1891      	adds	r1, r2, r2
 8006470:	65b9      	str	r1, [r7, #88]	; 0x58
 8006472:	415b      	adcs	r3, r3
 8006474:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006476:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800647a:	4621      	mov	r1, r4
 800647c:	eb12 0801 	adds.w	r8, r2, r1
 8006480:	4629      	mov	r1, r5
 8006482:	eb43 0901 	adc.w	r9, r3, r1
 8006486:	f04f 0200 	mov.w	r2, #0
 800648a:	f04f 0300 	mov.w	r3, #0
 800648e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006492:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006496:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800649a:	4690      	mov	r8, r2
 800649c:	4699      	mov	r9, r3
 800649e:	4623      	mov	r3, r4
 80064a0:	eb18 0303 	adds.w	r3, r8, r3
 80064a4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80064a8:	462b      	mov	r3, r5
 80064aa:	eb49 0303 	adc.w	r3, r9, r3
 80064ae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80064b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064b6:	685b      	ldr	r3, [r3, #4]
 80064b8:	2200      	movs	r2, #0
 80064ba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80064be:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80064c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80064c6:	460b      	mov	r3, r1
 80064c8:	18db      	adds	r3, r3, r3
 80064ca:	653b      	str	r3, [r7, #80]	; 0x50
 80064cc:	4613      	mov	r3, r2
 80064ce:	eb42 0303 	adc.w	r3, r2, r3
 80064d2:	657b      	str	r3, [r7, #84]	; 0x54
 80064d4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80064d8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80064dc:	f7fa fbb4 	bl	8000c48 <__aeabi_uldivmod>
 80064e0:	4602      	mov	r2, r0
 80064e2:	460b      	mov	r3, r1
 80064e4:	4b61      	ldr	r3, [pc, #388]	; (800666c <UART_SetConfig+0x2d4>)
 80064e6:	fba3 2302 	umull	r2, r3, r3, r2
 80064ea:	095b      	lsrs	r3, r3, #5
 80064ec:	011c      	lsls	r4, r3, #4
 80064ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80064f2:	2200      	movs	r2, #0
 80064f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80064f8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80064fc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006500:	4642      	mov	r2, r8
 8006502:	464b      	mov	r3, r9
 8006504:	1891      	adds	r1, r2, r2
 8006506:	64b9      	str	r1, [r7, #72]	; 0x48
 8006508:	415b      	adcs	r3, r3
 800650a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800650c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006510:	4641      	mov	r1, r8
 8006512:	eb12 0a01 	adds.w	sl, r2, r1
 8006516:	4649      	mov	r1, r9
 8006518:	eb43 0b01 	adc.w	fp, r3, r1
 800651c:	f04f 0200 	mov.w	r2, #0
 8006520:	f04f 0300 	mov.w	r3, #0
 8006524:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006528:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800652c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006530:	4692      	mov	sl, r2
 8006532:	469b      	mov	fp, r3
 8006534:	4643      	mov	r3, r8
 8006536:	eb1a 0303 	adds.w	r3, sl, r3
 800653a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800653e:	464b      	mov	r3, r9
 8006540:	eb4b 0303 	adc.w	r3, fp, r3
 8006544:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	2200      	movs	r2, #0
 8006550:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006554:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006558:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800655c:	460b      	mov	r3, r1
 800655e:	18db      	adds	r3, r3, r3
 8006560:	643b      	str	r3, [r7, #64]	; 0x40
 8006562:	4613      	mov	r3, r2
 8006564:	eb42 0303 	adc.w	r3, r2, r3
 8006568:	647b      	str	r3, [r7, #68]	; 0x44
 800656a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800656e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006572:	f7fa fb69 	bl	8000c48 <__aeabi_uldivmod>
 8006576:	4602      	mov	r2, r0
 8006578:	460b      	mov	r3, r1
 800657a:	4611      	mov	r1, r2
 800657c:	4b3b      	ldr	r3, [pc, #236]	; (800666c <UART_SetConfig+0x2d4>)
 800657e:	fba3 2301 	umull	r2, r3, r3, r1
 8006582:	095b      	lsrs	r3, r3, #5
 8006584:	2264      	movs	r2, #100	; 0x64
 8006586:	fb02 f303 	mul.w	r3, r2, r3
 800658a:	1acb      	subs	r3, r1, r3
 800658c:	00db      	lsls	r3, r3, #3
 800658e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006592:	4b36      	ldr	r3, [pc, #216]	; (800666c <UART_SetConfig+0x2d4>)
 8006594:	fba3 2302 	umull	r2, r3, r3, r2
 8006598:	095b      	lsrs	r3, r3, #5
 800659a:	005b      	lsls	r3, r3, #1
 800659c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80065a0:	441c      	add	r4, r3
 80065a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80065a6:	2200      	movs	r2, #0
 80065a8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80065ac:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80065b0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80065b4:	4642      	mov	r2, r8
 80065b6:	464b      	mov	r3, r9
 80065b8:	1891      	adds	r1, r2, r2
 80065ba:	63b9      	str	r1, [r7, #56]	; 0x38
 80065bc:	415b      	adcs	r3, r3
 80065be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80065c0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80065c4:	4641      	mov	r1, r8
 80065c6:	1851      	adds	r1, r2, r1
 80065c8:	6339      	str	r1, [r7, #48]	; 0x30
 80065ca:	4649      	mov	r1, r9
 80065cc:	414b      	adcs	r3, r1
 80065ce:	637b      	str	r3, [r7, #52]	; 0x34
 80065d0:	f04f 0200 	mov.w	r2, #0
 80065d4:	f04f 0300 	mov.w	r3, #0
 80065d8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80065dc:	4659      	mov	r1, fp
 80065de:	00cb      	lsls	r3, r1, #3
 80065e0:	4651      	mov	r1, sl
 80065e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80065e6:	4651      	mov	r1, sl
 80065e8:	00ca      	lsls	r2, r1, #3
 80065ea:	4610      	mov	r0, r2
 80065ec:	4619      	mov	r1, r3
 80065ee:	4603      	mov	r3, r0
 80065f0:	4642      	mov	r2, r8
 80065f2:	189b      	adds	r3, r3, r2
 80065f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80065f8:	464b      	mov	r3, r9
 80065fa:	460a      	mov	r2, r1
 80065fc:	eb42 0303 	adc.w	r3, r2, r3
 8006600:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	2200      	movs	r2, #0
 800660c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006610:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006614:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006618:	460b      	mov	r3, r1
 800661a:	18db      	adds	r3, r3, r3
 800661c:	62bb      	str	r3, [r7, #40]	; 0x28
 800661e:	4613      	mov	r3, r2
 8006620:	eb42 0303 	adc.w	r3, r2, r3
 8006624:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006626:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800662a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800662e:	f7fa fb0b 	bl	8000c48 <__aeabi_uldivmod>
 8006632:	4602      	mov	r2, r0
 8006634:	460b      	mov	r3, r1
 8006636:	4b0d      	ldr	r3, [pc, #52]	; (800666c <UART_SetConfig+0x2d4>)
 8006638:	fba3 1302 	umull	r1, r3, r3, r2
 800663c:	095b      	lsrs	r3, r3, #5
 800663e:	2164      	movs	r1, #100	; 0x64
 8006640:	fb01 f303 	mul.w	r3, r1, r3
 8006644:	1ad3      	subs	r3, r2, r3
 8006646:	00db      	lsls	r3, r3, #3
 8006648:	3332      	adds	r3, #50	; 0x32
 800664a:	4a08      	ldr	r2, [pc, #32]	; (800666c <UART_SetConfig+0x2d4>)
 800664c:	fba2 2303 	umull	r2, r3, r2, r3
 8006650:	095b      	lsrs	r3, r3, #5
 8006652:	f003 0207 	and.w	r2, r3, #7
 8006656:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4422      	add	r2, r4
 800665e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006660:	e105      	b.n	800686e <UART_SetConfig+0x4d6>
 8006662:	bf00      	nop
 8006664:	40011000 	.word	0x40011000
 8006668:	40011400 	.word	0x40011400
 800666c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006670:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006674:	2200      	movs	r2, #0
 8006676:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800667a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800667e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006682:	4642      	mov	r2, r8
 8006684:	464b      	mov	r3, r9
 8006686:	1891      	adds	r1, r2, r2
 8006688:	6239      	str	r1, [r7, #32]
 800668a:	415b      	adcs	r3, r3
 800668c:	627b      	str	r3, [r7, #36]	; 0x24
 800668e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006692:	4641      	mov	r1, r8
 8006694:	1854      	adds	r4, r2, r1
 8006696:	4649      	mov	r1, r9
 8006698:	eb43 0501 	adc.w	r5, r3, r1
 800669c:	f04f 0200 	mov.w	r2, #0
 80066a0:	f04f 0300 	mov.w	r3, #0
 80066a4:	00eb      	lsls	r3, r5, #3
 80066a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80066aa:	00e2      	lsls	r2, r4, #3
 80066ac:	4614      	mov	r4, r2
 80066ae:	461d      	mov	r5, r3
 80066b0:	4643      	mov	r3, r8
 80066b2:	18e3      	adds	r3, r4, r3
 80066b4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80066b8:	464b      	mov	r3, r9
 80066ba:	eb45 0303 	adc.w	r3, r5, r3
 80066be:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80066c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066c6:	685b      	ldr	r3, [r3, #4]
 80066c8:	2200      	movs	r2, #0
 80066ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80066ce:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80066d2:	f04f 0200 	mov.w	r2, #0
 80066d6:	f04f 0300 	mov.w	r3, #0
 80066da:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80066de:	4629      	mov	r1, r5
 80066e0:	008b      	lsls	r3, r1, #2
 80066e2:	4621      	mov	r1, r4
 80066e4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80066e8:	4621      	mov	r1, r4
 80066ea:	008a      	lsls	r2, r1, #2
 80066ec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80066f0:	f7fa faaa 	bl	8000c48 <__aeabi_uldivmod>
 80066f4:	4602      	mov	r2, r0
 80066f6:	460b      	mov	r3, r1
 80066f8:	4b60      	ldr	r3, [pc, #384]	; (800687c <UART_SetConfig+0x4e4>)
 80066fa:	fba3 2302 	umull	r2, r3, r3, r2
 80066fe:	095b      	lsrs	r3, r3, #5
 8006700:	011c      	lsls	r4, r3, #4
 8006702:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006706:	2200      	movs	r2, #0
 8006708:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800670c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006710:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006714:	4642      	mov	r2, r8
 8006716:	464b      	mov	r3, r9
 8006718:	1891      	adds	r1, r2, r2
 800671a:	61b9      	str	r1, [r7, #24]
 800671c:	415b      	adcs	r3, r3
 800671e:	61fb      	str	r3, [r7, #28]
 8006720:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006724:	4641      	mov	r1, r8
 8006726:	1851      	adds	r1, r2, r1
 8006728:	6139      	str	r1, [r7, #16]
 800672a:	4649      	mov	r1, r9
 800672c:	414b      	adcs	r3, r1
 800672e:	617b      	str	r3, [r7, #20]
 8006730:	f04f 0200 	mov.w	r2, #0
 8006734:	f04f 0300 	mov.w	r3, #0
 8006738:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800673c:	4659      	mov	r1, fp
 800673e:	00cb      	lsls	r3, r1, #3
 8006740:	4651      	mov	r1, sl
 8006742:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006746:	4651      	mov	r1, sl
 8006748:	00ca      	lsls	r2, r1, #3
 800674a:	4610      	mov	r0, r2
 800674c:	4619      	mov	r1, r3
 800674e:	4603      	mov	r3, r0
 8006750:	4642      	mov	r2, r8
 8006752:	189b      	adds	r3, r3, r2
 8006754:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006758:	464b      	mov	r3, r9
 800675a:	460a      	mov	r2, r1
 800675c:	eb42 0303 	adc.w	r3, r2, r3
 8006760:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006768:	685b      	ldr	r3, [r3, #4]
 800676a:	2200      	movs	r2, #0
 800676c:	67bb      	str	r3, [r7, #120]	; 0x78
 800676e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006770:	f04f 0200 	mov.w	r2, #0
 8006774:	f04f 0300 	mov.w	r3, #0
 8006778:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800677c:	4649      	mov	r1, r9
 800677e:	008b      	lsls	r3, r1, #2
 8006780:	4641      	mov	r1, r8
 8006782:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006786:	4641      	mov	r1, r8
 8006788:	008a      	lsls	r2, r1, #2
 800678a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800678e:	f7fa fa5b 	bl	8000c48 <__aeabi_uldivmod>
 8006792:	4602      	mov	r2, r0
 8006794:	460b      	mov	r3, r1
 8006796:	4b39      	ldr	r3, [pc, #228]	; (800687c <UART_SetConfig+0x4e4>)
 8006798:	fba3 1302 	umull	r1, r3, r3, r2
 800679c:	095b      	lsrs	r3, r3, #5
 800679e:	2164      	movs	r1, #100	; 0x64
 80067a0:	fb01 f303 	mul.w	r3, r1, r3
 80067a4:	1ad3      	subs	r3, r2, r3
 80067a6:	011b      	lsls	r3, r3, #4
 80067a8:	3332      	adds	r3, #50	; 0x32
 80067aa:	4a34      	ldr	r2, [pc, #208]	; (800687c <UART_SetConfig+0x4e4>)
 80067ac:	fba2 2303 	umull	r2, r3, r2, r3
 80067b0:	095b      	lsrs	r3, r3, #5
 80067b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80067b6:	441c      	add	r4, r3
 80067b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80067bc:	2200      	movs	r2, #0
 80067be:	673b      	str	r3, [r7, #112]	; 0x70
 80067c0:	677a      	str	r2, [r7, #116]	; 0x74
 80067c2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80067c6:	4642      	mov	r2, r8
 80067c8:	464b      	mov	r3, r9
 80067ca:	1891      	adds	r1, r2, r2
 80067cc:	60b9      	str	r1, [r7, #8]
 80067ce:	415b      	adcs	r3, r3
 80067d0:	60fb      	str	r3, [r7, #12]
 80067d2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80067d6:	4641      	mov	r1, r8
 80067d8:	1851      	adds	r1, r2, r1
 80067da:	6039      	str	r1, [r7, #0]
 80067dc:	4649      	mov	r1, r9
 80067de:	414b      	adcs	r3, r1
 80067e0:	607b      	str	r3, [r7, #4]
 80067e2:	f04f 0200 	mov.w	r2, #0
 80067e6:	f04f 0300 	mov.w	r3, #0
 80067ea:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80067ee:	4659      	mov	r1, fp
 80067f0:	00cb      	lsls	r3, r1, #3
 80067f2:	4651      	mov	r1, sl
 80067f4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80067f8:	4651      	mov	r1, sl
 80067fa:	00ca      	lsls	r2, r1, #3
 80067fc:	4610      	mov	r0, r2
 80067fe:	4619      	mov	r1, r3
 8006800:	4603      	mov	r3, r0
 8006802:	4642      	mov	r2, r8
 8006804:	189b      	adds	r3, r3, r2
 8006806:	66bb      	str	r3, [r7, #104]	; 0x68
 8006808:	464b      	mov	r3, r9
 800680a:	460a      	mov	r2, r1
 800680c:	eb42 0303 	adc.w	r3, r2, r3
 8006810:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006812:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	2200      	movs	r2, #0
 800681a:	663b      	str	r3, [r7, #96]	; 0x60
 800681c:	667a      	str	r2, [r7, #100]	; 0x64
 800681e:	f04f 0200 	mov.w	r2, #0
 8006822:	f04f 0300 	mov.w	r3, #0
 8006826:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800682a:	4649      	mov	r1, r9
 800682c:	008b      	lsls	r3, r1, #2
 800682e:	4641      	mov	r1, r8
 8006830:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006834:	4641      	mov	r1, r8
 8006836:	008a      	lsls	r2, r1, #2
 8006838:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800683c:	f7fa fa04 	bl	8000c48 <__aeabi_uldivmod>
 8006840:	4602      	mov	r2, r0
 8006842:	460b      	mov	r3, r1
 8006844:	4b0d      	ldr	r3, [pc, #52]	; (800687c <UART_SetConfig+0x4e4>)
 8006846:	fba3 1302 	umull	r1, r3, r3, r2
 800684a:	095b      	lsrs	r3, r3, #5
 800684c:	2164      	movs	r1, #100	; 0x64
 800684e:	fb01 f303 	mul.w	r3, r1, r3
 8006852:	1ad3      	subs	r3, r2, r3
 8006854:	011b      	lsls	r3, r3, #4
 8006856:	3332      	adds	r3, #50	; 0x32
 8006858:	4a08      	ldr	r2, [pc, #32]	; (800687c <UART_SetConfig+0x4e4>)
 800685a:	fba2 2303 	umull	r2, r3, r2, r3
 800685e:	095b      	lsrs	r3, r3, #5
 8006860:	f003 020f 	and.w	r2, r3, #15
 8006864:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4422      	add	r2, r4
 800686c:	609a      	str	r2, [r3, #8]
}
 800686e:	bf00      	nop
 8006870:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006874:	46bd      	mov	sp, r7
 8006876:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800687a:	bf00      	nop
 800687c:	51eb851f 	.word	0x51eb851f

08006880 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006880:	b084      	sub	sp, #16
 8006882:	b580      	push	{r7, lr}
 8006884:	b084      	sub	sp, #16
 8006886:	af00      	add	r7, sp, #0
 8006888:	6078      	str	r0, [r7, #4]
 800688a:	f107 001c 	add.w	r0, r7, #28
 800688e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006894:	2b01      	cmp	r3, #1
 8006896:	d122      	bne.n	80068de <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800689c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	68db      	ldr	r3, [r3, #12]
 80068a8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80068ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80068b0:	687a      	ldr	r2, [r7, #4]
 80068b2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	68db      	ldr	r3, [r3, #12]
 80068b8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80068c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068c2:	2b01      	cmp	r3, #1
 80068c4:	d105      	bne.n	80068d2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	68db      	ldr	r3, [r3, #12]
 80068ca:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80068d2:	6878      	ldr	r0, [r7, #4]
 80068d4:	f001 fbee 	bl	80080b4 <USB_CoreReset>
 80068d8:	4603      	mov	r3, r0
 80068da:	73fb      	strb	r3, [r7, #15]
 80068dc:	e01a      	b.n	8006914 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	68db      	ldr	r3, [r3, #12]
 80068e2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f001 fbe2 	bl	80080b4 <USB_CoreReset>
 80068f0:	4603      	mov	r3, r0
 80068f2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80068f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d106      	bne.n	8006908 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068fe:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	639a      	str	r2, [r3, #56]	; 0x38
 8006906:	e005      	b.n	8006914 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800690c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006914:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006916:	2b01      	cmp	r3, #1
 8006918:	d10b      	bne.n	8006932 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	689b      	ldr	r3, [r3, #8]
 800691e:	f043 0206 	orr.w	r2, r3, #6
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	689b      	ldr	r3, [r3, #8]
 800692a:	f043 0220 	orr.w	r2, r3, #32
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006932:	7bfb      	ldrb	r3, [r7, #15]
}
 8006934:	4618      	mov	r0, r3
 8006936:	3710      	adds	r7, #16
 8006938:	46bd      	mov	sp, r7
 800693a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800693e:	b004      	add	sp, #16
 8006940:	4770      	bx	lr
	...

08006944 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006944:	b480      	push	{r7}
 8006946:	b087      	sub	sp, #28
 8006948:	af00      	add	r7, sp, #0
 800694a:	60f8      	str	r0, [r7, #12]
 800694c:	60b9      	str	r1, [r7, #8]
 800694e:	4613      	mov	r3, r2
 8006950:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006952:	79fb      	ldrb	r3, [r7, #7]
 8006954:	2b02      	cmp	r3, #2
 8006956:	d165      	bne.n	8006a24 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	4a41      	ldr	r2, [pc, #260]	; (8006a60 <USB_SetTurnaroundTime+0x11c>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d906      	bls.n	800696e <USB_SetTurnaroundTime+0x2a>
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	4a40      	ldr	r2, [pc, #256]	; (8006a64 <USB_SetTurnaroundTime+0x120>)
 8006964:	4293      	cmp	r3, r2
 8006966:	d202      	bcs.n	800696e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006968:	230f      	movs	r3, #15
 800696a:	617b      	str	r3, [r7, #20]
 800696c:	e062      	b.n	8006a34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	4a3c      	ldr	r2, [pc, #240]	; (8006a64 <USB_SetTurnaroundTime+0x120>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d306      	bcc.n	8006984 <USB_SetTurnaroundTime+0x40>
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	4a3b      	ldr	r2, [pc, #236]	; (8006a68 <USB_SetTurnaroundTime+0x124>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d202      	bcs.n	8006984 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800697e:	230e      	movs	r3, #14
 8006980:	617b      	str	r3, [r7, #20]
 8006982:	e057      	b.n	8006a34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	4a38      	ldr	r2, [pc, #224]	; (8006a68 <USB_SetTurnaroundTime+0x124>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d306      	bcc.n	800699a <USB_SetTurnaroundTime+0x56>
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	4a37      	ldr	r2, [pc, #220]	; (8006a6c <USB_SetTurnaroundTime+0x128>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d202      	bcs.n	800699a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006994:	230d      	movs	r3, #13
 8006996:	617b      	str	r3, [r7, #20]
 8006998:	e04c      	b.n	8006a34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800699a:	68bb      	ldr	r3, [r7, #8]
 800699c:	4a33      	ldr	r2, [pc, #204]	; (8006a6c <USB_SetTurnaroundTime+0x128>)
 800699e:	4293      	cmp	r3, r2
 80069a0:	d306      	bcc.n	80069b0 <USB_SetTurnaroundTime+0x6c>
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	4a32      	ldr	r2, [pc, #200]	; (8006a70 <USB_SetTurnaroundTime+0x12c>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d802      	bhi.n	80069b0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80069aa:	230c      	movs	r3, #12
 80069ac:	617b      	str	r3, [r7, #20]
 80069ae:	e041      	b.n	8006a34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	4a2f      	ldr	r2, [pc, #188]	; (8006a70 <USB_SetTurnaroundTime+0x12c>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d906      	bls.n	80069c6 <USB_SetTurnaroundTime+0x82>
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	4a2e      	ldr	r2, [pc, #184]	; (8006a74 <USB_SetTurnaroundTime+0x130>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d802      	bhi.n	80069c6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80069c0:	230b      	movs	r3, #11
 80069c2:	617b      	str	r3, [r7, #20]
 80069c4:	e036      	b.n	8006a34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	4a2a      	ldr	r2, [pc, #168]	; (8006a74 <USB_SetTurnaroundTime+0x130>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d906      	bls.n	80069dc <USB_SetTurnaroundTime+0x98>
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	4a29      	ldr	r2, [pc, #164]	; (8006a78 <USB_SetTurnaroundTime+0x134>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d802      	bhi.n	80069dc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80069d6:	230a      	movs	r3, #10
 80069d8:	617b      	str	r3, [r7, #20]
 80069da:	e02b      	b.n	8006a34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	4a26      	ldr	r2, [pc, #152]	; (8006a78 <USB_SetTurnaroundTime+0x134>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d906      	bls.n	80069f2 <USB_SetTurnaroundTime+0xae>
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	4a25      	ldr	r2, [pc, #148]	; (8006a7c <USB_SetTurnaroundTime+0x138>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d202      	bcs.n	80069f2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80069ec:	2309      	movs	r3, #9
 80069ee:	617b      	str	r3, [r7, #20]
 80069f0:	e020      	b.n	8006a34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	4a21      	ldr	r2, [pc, #132]	; (8006a7c <USB_SetTurnaroundTime+0x138>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d306      	bcc.n	8006a08 <USB_SetTurnaroundTime+0xc4>
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	4a20      	ldr	r2, [pc, #128]	; (8006a80 <USB_SetTurnaroundTime+0x13c>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d802      	bhi.n	8006a08 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006a02:	2308      	movs	r3, #8
 8006a04:	617b      	str	r3, [r7, #20]
 8006a06:	e015      	b.n	8006a34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	4a1d      	ldr	r2, [pc, #116]	; (8006a80 <USB_SetTurnaroundTime+0x13c>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d906      	bls.n	8006a1e <USB_SetTurnaroundTime+0xda>
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	4a1c      	ldr	r2, [pc, #112]	; (8006a84 <USB_SetTurnaroundTime+0x140>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d202      	bcs.n	8006a1e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006a18:	2307      	movs	r3, #7
 8006a1a:	617b      	str	r3, [r7, #20]
 8006a1c:	e00a      	b.n	8006a34 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006a1e:	2306      	movs	r3, #6
 8006a20:	617b      	str	r3, [r7, #20]
 8006a22:	e007      	b.n	8006a34 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006a24:	79fb      	ldrb	r3, [r7, #7]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d102      	bne.n	8006a30 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006a2a:	2309      	movs	r3, #9
 8006a2c:	617b      	str	r3, [r7, #20]
 8006a2e:	e001      	b.n	8006a34 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006a30:	2309      	movs	r3, #9
 8006a32:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	68db      	ldr	r3, [r3, #12]
 8006a38:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	68da      	ldr	r2, [r3, #12]
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	029b      	lsls	r3, r3, #10
 8006a48:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8006a4c:	431a      	orrs	r2, r3
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006a52:	2300      	movs	r3, #0
}
 8006a54:	4618      	mov	r0, r3
 8006a56:	371c      	adds	r7, #28
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5e:	4770      	bx	lr
 8006a60:	00d8acbf 	.word	0x00d8acbf
 8006a64:	00e4e1c0 	.word	0x00e4e1c0
 8006a68:	00f42400 	.word	0x00f42400
 8006a6c:	01067380 	.word	0x01067380
 8006a70:	011a499f 	.word	0x011a499f
 8006a74:	01312cff 	.word	0x01312cff
 8006a78:	014ca43f 	.word	0x014ca43f
 8006a7c:	016e3600 	.word	0x016e3600
 8006a80:	01a6ab1f 	.word	0x01a6ab1f
 8006a84:	01e84800 	.word	0x01e84800

08006a88 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b083      	sub	sp, #12
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	689b      	ldr	r3, [r3, #8]
 8006a94:	f043 0201 	orr.w	r2, r3, #1
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006a9c:	2300      	movs	r3, #0
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	370c      	adds	r7, #12
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa8:	4770      	bx	lr

08006aaa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006aaa:	b480      	push	{r7}
 8006aac:	b083      	sub	sp, #12
 8006aae:	af00      	add	r7, sp, #0
 8006ab0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	689b      	ldr	r3, [r3, #8]
 8006ab6:	f023 0201 	bic.w	r2, r3, #1
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006abe:	2300      	movs	r3, #0
}
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	370c      	adds	r7, #12
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aca:	4770      	bx	lr

08006acc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b084      	sub	sp, #16
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
 8006ad4:	460b      	mov	r3, r1
 8006ad6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	68db      	ldr	r3, [r3, #12]
 8006ae0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006ae8:	78fb      	ldrb	r3, [r7, #3]
 8006aea:	2b01      	cmp	r3, #1
 8006aec:	d115      	bne.n	8006b1a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	68db      	ldr	r3, [r3, #12]
 8006af2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006afa:	2001      	movs	r0, #1
 8006afc:	f7fb fbcc 	bl	8002298 <HAL_Delay>
      ms++;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	3301      	adds	r3, #1
 8006b04:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	f001 fa45 	bl	8007f96 <USB_GetMode>
 8006b0c:	4603      	mov	r3, r0
 8006b0e:	2b01      	cmp	r3, #1
 8006b10:	d01e      	beq.n	8006b50 <USB_SetCurrentMode+0x84>
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	2b31      	cmp	r3, #49	; 0x31
 8006b16:	d9f0      	bls.n	8006afa <USB_SetCurrentMode+0x2e>
 8006b18:	e01a      	b.n	8006b50 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006b1a:	78fb      	ldrb	r3, [r7, #3]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d115      	bne.n	8006b4c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	68db      	ldr	r3, [r3, #12]
 8006b24:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006b2c:	2001      	movs	r0, #1
 8006b2e:	f7fb fbb3 	bl	8002298 <HAL_Delay>
      ms++;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	3301      	adds	r3, #1
 8006b36:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f001 fa2c 	bl	8007f96 <USB_GetMode>
 8006b3e:	4603      	mov	r3, r0
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d005      	beq.n	8006b50 <USB_SetCurrentMode+0x84>
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	2b31      	cmp	r3, #49	; 0x31
 8006b48:	d9f0      	bls.n	8006b2c <USB_SetCurrentMode+0x60>
 8006b4a:	e001      	b.n	8006b50 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	e005      	b.n	8006b5c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	2b32      	cmp	r3, #50	; 0x32
 8006b54:	d101      	bne.n	8006b5a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	e000      	b.n	8006b5c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006b5a:	2300      	movs	r3, #0
}
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	3710      	adds	r7, #16
 8006b60:	46bd      	mov	sp, r7
 8006b62:	bd80      	pop	{r7, pc}

08006b64 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006b64:	b084      	sub	sp, #16
 8006b66:	b580      	push	{r7, lr}
 8006b68:	b086      	sub	sp, #24
 8006b6a:	af00      	add	r7, sp, #0
 8006b6c:	6078      	str	r0, [r7, #4]
 8006b6e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006b72:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006b76:	2300      	movs	r3, #0
 8006b78:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006b7e:	2300      	movs	r3, #0
 8006b80:	613b      	str	r3, [r7, #16]
 8006b82:	e009      	b.n	8006b98 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006b84:	687a      	ldr	r2, [r7, #4]
 8006b86:	693b      	ldr	r3, [r7, #16]
 8006b88:	3340      	adds	r3, #64	; 0x40
 8006b8a:	009b      	lsls	r3, r3, #2
 8006b8c:	4413      	add	r3, r2
 8006b8e:	2200      	movs	r2, #0
 8006b90:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	3301      	adds	r3, #1
 8006b96:	613b      	str	r3, [r7, #16]
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	2b0e      	cmp	r3, #14
 8006b9c:	d9f2      	bls.n	8006b84 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006b9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d11c      	bne.n	8006bde <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	68fa      	ldr	r2, [r7, #12]
 8006bae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006bb2:	f043 0302 	orr.w	r3, r3, #2
 8006bb6:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bbc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bc8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bd4:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	639a      	str	r2, [r3, #56]	; 0x38
 8006bdc:	e00b      	b.n	8006bf6 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006be2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bee:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006bfc:	461a      	mov	r2, r3
 8006bfe:	2300      	movs	r3, #0
 8006c00:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c08:	4619      	mov	r1, r3
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c10:	461a      	mov	r2, r3
 8006c12:	680b      	ldr	r3, [r1, #0]
 8006c14:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006c16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c18:	2b01      	cmp	r3, #1
 8006c1a:	d10c      	bne.n	8006c36 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d104      	bne.n	8006c2c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006c22:	2100      	movs	r1, #0
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f000 f965 	bl	8006ef4 <USB_SetDevSpeed>
 8006c2a:	e008      	b.n	8006c3e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006c2c:	2101      	movs	r1, #1
 8006c2e:	6878      	ldr	r0, [r7, #4]
 8006c30:	f000 f960 	bl	8006ef4 <USB_SetDevSpeed>
 8006c34:	e003      	b.n	8006c3e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006c36:	2103      	movs	r1, #3
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f000 f95b 	bl	8006ef4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006c3e:	2110      	movs	r1, #16
 8006c40:	6878      	ldr	r0, [r7, #4]
 8006c42:	f000 f8f3 	bl	8006e2c <USB_FlushTxFifo>
 8006c46:	4603      	mov	r3, r0
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d001      	beq.n	8006c50 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f000 f91f 	bl	8006e94 <USB_FlushRxFifo>
 8006c56:	4603      	mov	r3, r0
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d001      	beq.n	8006c60 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c66:	461a      	mov	r2, r3
 8006c68:	2300      	movs	r3, #0
 8006c6a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c72:	461a      	mov	r2, r3
 8006c74:	2300      	movs	r3, #0
 8006c76:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c7e:	461a      	mov	r2, r3
 8006c80:	2300      	movs	r3, #0
 8006c82:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006c84:	2300      	movs	r3, #0
 8006c86:	613b      	str	r3, [r7, #16]
 8006c88:	e043      	b.n	8006d12 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006c8a:	693b      	ldr	r3, [r7, #16]
 8006c8c:	015a      	lsls	r2, r3, #5
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	4413      	add	r3, r2
 8006c92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006c9c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006ca0:	d118      	bne.n	8006cd4 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8006ca2:	693b      	ldr	r3, [r7, #16]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d10a      	bne.n	8006cbe <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006ca8:	693b      	ldr	r3, [r7, #16]
 8006caa:	015a      	lsls	r2, r3, #5
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	4413      	add	r3, r2
 8006cb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cb4:	461a      	mov	r2, r3
 8006cb6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006cba:	6013      	str	r3, [r2, #0]
 8006cbc:	e013      	b.n	8006ce6 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	015a      	lsls	r2, r3, #5
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	4413      	add	r3, r2
 8006cc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cca:	461a      	mov	r2, r3
 8006ccc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006cd0:	6013      	str	r3, [r2, #0]
 8006cd2:	e008      	b.n	8006ce6 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006cd4:	693b      	ldr	r3, [r7, #16]
 8006cd6:	015a      	lsls	r2, r3, #5
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	4413      	add	r3, r2
 8006cdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ce0:	461a      	mov	r2, r3
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006ce6:	693b      	ldr	r3, [r7, #16]
 8006ce8:	015a      	lsls	r2, r3, #5
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	4413      	add	r3, r2
 8006cee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cf2:	461a      	mov	r2, r3
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006cf8:	693b      	ldr	r3, [r7, #16]
 8006cfa:	015a      	lsls	r2, r3, #5
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	4413      	add	r3, r2
 8006d00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d04:	461a      	mov	r2, r3
 8006d06:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006d0a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006d0c:	693b      	ldr	r3, [r7, #16]
 8006d0e:	3301      	adds	r3, #1
 8006d10:	613b      	str	r3, [r7, #16]
 8006d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d14:	693a      	ldr	r2, [r7, #16]
 8006d16:	429a      	cmp	r2, r3
 8006d18:	d3b7      	bcc.n	8006c8a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	613b      	str	r3, [r7, #16]
 8006d1e:	e043      	b.n	8006da8 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006d20:	693b      	ldr	r3, [r7, #16]
 8006d22:	015a      	lsls	r2, r3, #5
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	4413      	add	r3, r2
 8006d28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006d32:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006d36:	d118      	bne.n	8006d6a <USB_DevInit+0x206>
    {
      if (i == 0U)
 8006d38:	693b      	ldr	r3, [r7, #16]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d10a      	bne.n	8006d54 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006d3e:	693b      	ldr	r3, [r7, #16]
 8006d40:	015a      	lsls	r2, r3, #5
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	4413      	add	r3, r2
 8006d46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d4a:	461a      	mov	r2, r3
 8006d4c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006d50:	6013      	str	r3, [r2, #0]
 8006d52:	e013      	b.n	8006d7c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006d54:	693b      	ldr	r3, [r7, #16]
 8006d56:	015a      	lsls	r2, r3, #5
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	4413      	add	r3, r2
 8006d5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d60:	461a      	mov	r2, r3
 8006d62:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006d66:	6013      	str	r3, [r2, #0]
 8006d68:	e008      	b.n	8006d7c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	015a      	lsls	r2, r3, #5
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	4413      	add	r3, r2
 8006d72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d76:	461a      	mov	r2, r3
 8006d78:	2300      	movs	r3, #0
 8006d7a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	015a      	lsls	r2, r3, #5
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	4413      	add	r3, r2
 8006d84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d88:	461a      	mov	r2, r3
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006d8e:	693b      	ldr	r3, [r7, #16]
 8006d90:	015a      	lsls	r2, r3, #5
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	4413      	add	r3, r2
 8006d96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d9a:	461a      	mov	r2, r3
 8006d9c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006da0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006da2:	693b      	ldr	r3, [r7, #16]
 8006da4:	3301      	adds	r3, #1
 8006da6:	613b      	str	r3, [r7, #16]
 8006da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006daa:	693a      	ldr	r2, [r7, #16]
 8006dac:	429a      	cmp	r2, r3
 8006dae:	d3b7      	bcc.n	8006d20 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006db6:	691b      	ldr	r3, [r3, #16]
 8006db8:	68fa      	ldr	r2, [r7, #12]
 8006dba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006dbe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006dc2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006dd0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d105      	bne.n	8006de4 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	699b      	ldr	r3, [r3, #24]
 8006ddc:	f043 0210 	orr.w	r2, r3, #16
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	699a      	ldr	r2, [r3, #24]
 8006de8:	4b0f      	ldr	r3, [pc, #60]	; (8006e28 <USB_DevInit+0x2c4>)
 8006dea:	4313      	orrs	r3, r2
 8006dec:	687a      	ldr	r2, [r7, #4]
 8006dee:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006df0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d005      	beq.n	8006e02 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	699b      	ldr	r3, [r3, #24]
 8006dfa:	f043 0208 	orr.w	r2, r3, #8
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006e02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e04:	2b01      	cmp	r3, #1
 8006e06:	d107      	bne.n	8006e18 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	699b      	ldr	r3, [r3, #24]
 8006e0c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006e10:	f043 0304 	orr.w	r3, r3, #4
 8006e14:	687a      	ldr	r2, [r7, #4]
 8006e16:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006e18:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	3718      	adds	r7, #24
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006e24:	b004      	add	sp, #16
 8006e26:	4770      	bx	lr
 8006e28:	803c3800 	.word	0x803c3800

08006e2c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	b085      	sub	sp, #20
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
 8006e34:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006e36:	2300      	movs	r3, #0
 8006e38:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	3301      	adds	r3, #1
 8006e3e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	4a13      	ldr	r2, [pc, #76]	; (8006e90 <USB_FlushTxFifo+0x64>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d901      	bls.n	8006e4c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006e48:	2303      	movs	r3, #3
 8006e4a:	e01b      	b.n	8006e84 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	691b      	ldr	r3, [r3, #16]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	daf2      	bge.n	8006e3a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006e54:	2300      	movs	r3, #0
 8006e56:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	019b      	lsls	r3, r3, #6
 8006e5c:	f043 0220 	orr.w	r2, r3, #32
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	3301      	adds	r3, #1
 8006e68:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	4a08      	ldr	r2, [pc, #32]	; (8006e90 <USB_FlushTxFifo+0x64>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d901      	bls.n	8006e76 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006e72:	2303      	movs	r3, #3
 8006e74:	e006      	b.n	8006e84 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	691b      	ldr	r3, [r3, #16]
 8006e7a:	f003 0320 	and.w	r3, r3, #32
 8006e7e:	2b20      	cmp	r3, #32
 8006e80:	d0f0      	beq.n	8006e64 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006e82:	2300      	movs	r3, #0
}
 8006e84:	4618      	mov	r0, r3
 8006e86:	3714      	adds	r7, #20
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8e:	4770      	bx	lr
 8006e90:	00030d40 	.word	0x00030d40

08006e94 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006e94:	b480      	push	{r7}
 8006e96:	b085      	sub	sp, #20
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	3301      	adds	r3, #1
 8006ea4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	4a11      	ldr	r2, [pc, #68]	; (8006ef0 <USB_FlushRxFifo+0x5c>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d901      	bls.n	8006eb2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006eae:	2303      	movs	r3, #3
 8006eb0:	e018      	b.n	8006ee4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	691b      	ldr	r3, [r3, #16]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	daf2      	bge.n	8006ea0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006eba:	2300      	movs	r3, #0
 8006ebc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2210      	movs	r2, #16
 8006ec2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	3301      	adds	r3, #1
 8006ec8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	4a08      	ldr	r2, [pc, #32]	; (8006ef0 <USB_FlushRxFifo+0x5c>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d901      	bls.n	8006ed6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006ed2:	2303      	movs	r3, #3
 8006ed4:	e006      	b.n	8006ee4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	691b      	ldr	r3, [r3, #16]
 8006eda:	f003 0310 	and.w	r3, r3, #16
 8006ede:	2b10      	cmp	r3, #16
 8006ee0:	d0f0      	beq.n	8006ec4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006ee2:	2300      	movs	r3, #0
}
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	3714      	adds	r7, #20
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eee:	4770      	bx	lr
 8006ef0:	00030d40 	.word	0x00030d40

08006ef4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006ef4:	b480      	push	{r7}
 8006ef6:	b085      	sub	sp, #20
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
 8006efc:	460b      	mov	r3, r1
 8006efe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f0a:	681a      	ldr	r2, [r3, #0]
 8006f0c:	78fb      	ldrb	r3, [r7, #3]
 8006f0e:	68f9      	ldr	r1, [r7, #12]
 8006f10:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006f14:	4313      	orrs	r3, r2
 8006f16:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006f18:	2300      	movs	r3, #0
}
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	3714      	adds	r7, #20
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f24:	4770      	bx	lr

08006f26 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8006f26:	b480      	push	{r7}
 8006f28:	b087      	sub	sp, #28
 8006f2a:	af00      	add	r7, sp, #0
 8006f2c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006f32:	693b      	ldr	r3, [r7, #16]
 8006f34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f38:	689b      	ldr	r3, [r3, #8]
 8006f3a:	f003 0306 	and.w	r3, r3, #6
 8006f3e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d102      	bne.n	8006f4c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006f46:	2300      	movs	r3, #0
 8006f48:	75fb      	strb	r3, [r7, #23]
 8006f4a:	e00a      	b.n	8006f62 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2b02      	cmp	r3, #2
 8006f50:	d002      	beq.n	8006f58 <USB_GetDevSpeed+0x32>
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2b06      	cmp	r3, #6
 8006f56:	d102      	bne.n	8006f5e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006f58:	2302      	movs	r3, #2
 8006f5a:	75fb      	strb	r3, [r7, #23]
 8006f5c:	e001      	b.n	8006f62 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006f5e:	230f      	movs	r3, #15
 8006f60:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006f62:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	371c      	adds	r7, #28
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6e:	4770      	bx	lr

08006f70 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006f70:	b480      	push	{r7}
 8006f72:	b085      	sub	sp, #20
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
 8006f78:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	781b      	ldrb	r3, [r3, #0]
 8006f82:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	785b      	ldrb	r3, [r3, #1]
 8006f88:	2b01      	cmp	r3, #1
 8006f8a:	d13a      	bne.n	8007002 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f92:	69da      	ldr	r2, [r3, #28]
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	781b      	ldrb	r3, [r3, #0]
 8006f98:	f003 030f 	and.w	r3, r3, #15
 8006f9c:	2101      	movs	r1, #1
 8006f9e:	fa01 f303 	lsl.w	r3, r1, r3
 8006fa2:	b29b      	uxth	r3, r3
 8006fa4:	68f9      	ldr	r1, [r7, #12]
 8006fa6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006faa:	4313      	orrs	r3, r2
 8006fac:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	015a      	lsls	r2, r3, #5
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	4413      	add	r3, r2
 8006fb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d155      	bne.n	8007070 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	015a      	lsls	r2, r3, #5
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	4413      	add	r3, r2
 8006fcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fd0:	681a      	ldr	r2, [r3, #0]
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	68db      	ldr	r3, [r3, #12]
 8006fd6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	791b      	ldrb	r3, [r3, #4]
 8006fde:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006fe0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	059b      	lsls	r3, r3, #22
 8006fe6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	68ba      	ldr	r2, [r7, #8]
 8006fec:	0151      	lsls	r1, r2, #5
 8006fee:	68fa      	ldr	r2, [r7, #12]
 8006ff0:	440a      	add	r2, r1
 8006ff2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ff6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ffa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006ffe:	6013      	str	r3, [r2, #0]
 8007000:	e036      	b.n	8007070 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007008:	69da      	ldr	r2, [r3, #28]
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	781b      	ldrb	r3, [r3, #0]
 800700e:	f003 030f 	and.w	r3, r3, #15
 8007012:	2101      	movs	r1, #1
 8007014:	fa01 f303 	lsl.w	r3, r1, r3
 8007018:	041b      	lsls	r3, r3, #16
 800701a:	68f9      	ldr	r1, [r7, #12]
 800701c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007020:	4313      	orrs	r3, r2
 8007022:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	015a      	lsls	r2, r3, #5
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	4413      	add	r3, r2
 800702c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007036:	2b00      	cmp	r3, #0
 8007038:	d11a      	bne.n	8007070 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	015a      	lsls	r2, r3, #5
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	4413      	add	r3, r2
 8007042:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007046:	681a      	ldr	r2, [r3, #0]
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	68db      	ldr	r3, [r3, #12]
 800704c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	791b      	ldrb	r3, [r3, #4]
 8007054:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007056:	430b      	orrs	r3, r1
 8007058:	4313      	orrs	r3, r2
 800705a:	68ba      	ldr	r2, [r7, #8]
 800705c:	0151      	lsls	r1, r2, #5
 800705e:	68fa      	ldr	r2, [r7, #12]
 8007060:	440a      	add	r2, r1
 8007062:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007066:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800706a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800706e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007070:	2300      	movs	r3, #0
}
 8007072:	4618      	mov	r0, r3
 8007074:	3714      	adds	r7, #20
 8007076:	46bd      	mov	sp, r7
 8007078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707c:	4770      	bx	lr
	...

08007080 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007080:	b480      	push	{r7}
 8007082:	b085      	sub	sp, #20
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
 8007088:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	781b      	ldrb	r3, [r3, #0]
 8007092:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	785b      	ldrb	r3, [r3, #1]
 8007098:	2b01      	cmp	r3, #1
 800709a:	d161      	bne.n	8007160 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	015a      	lsls	r2, r3, #5
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	4413      	add	r3, r2
 80070a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80070ae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80070b2:	d11f      	bne.n	80070f4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	015a      	lsls	r2, r3, #5
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	4413      	add	r3, r2
 80070bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	68ba      	ldr	r2, [r7, #8]
 80070c4:	0151      	lsls	r1, r2, #5
 80070c6:	68fa      	ldr	r2, [r7, #12]
 80070c8:	440a      	add	r2, r1
 80070ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070ce:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80070d2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	015a      	lsls	r2, r3, #5
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	4413      	add	r3, r2
 80070dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	68ba      	ldr	r2, [r7, #8]
 80070e4:	0151      	lsls	r1, r2, #5
 80070e6:	68fa      	ldr	r2, [r7, #12]
 80070e8:	440a      	add	r2, r1
 80070ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070ee:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80070f2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	781b      	ldrb	r3, [r3, #0]
 8007100:	f003 030f 	and.w	r3, r3, #15
 8007104:	2101      	movs	r1, #1
 8007106:	fa01 f303 	lsl.w	r3, r1, r3
 800710a:	b29b      	uxth	r3, r3
 800710c:	43db      	mvns	r3, r3
 800710e:	68f9      	ldr	r1, [r7, #12]
 8007110:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007114:	4013      	ands	r3, r2
 8007116:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800711e:	69da      	ldr	r2, [r3, #28]
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	781b      	ldrb	r3, [r3, #0]
 8007124:	f003 030f 	and.w	r3, r3, #15
 8007128:	2101      	movs	r1, #1
 800712a:	fa01 f303 	lsl.w	r3, r1, r3
 800712e:	b29b      	uxth	r3, r3
 8007130:	43db      	mvns	r3, r3
 8007132:	68f9      	ldr	r1, [r7, #12]
 8007134:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007138:	4013      	ands	r3, r2
 800713a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	015a      	lsls	r2, r3, #5
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	4413      	add	r3, r2
 8007144:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	0159      	lsls	r1, r3, #5
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	440b      	add	r3, r1
 8007152:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007156:	4619      	mov	r1, r3
 8007158:	4b35      	ldr	r3, [pc, #212]	; (8007230 <USB_DeactivateEndpoint+0x1b0>)
 800715a:	4013      	ands	r3, r2
 800715c:	600b      	str	r3, [r1, #0]
 800715e:	e060      	b.n	8007222 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	015a      	lsls	r2, r3, #5
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	4413      	add	r3, r2
 8007168:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007172:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007176:	d11f      	bne.n	80071b8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	015a      	lsls	r2, r3, #5
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	4413      	add	r3, r2
 8007180:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	68ba      	ldr	r2, [r7, #8]
 8007188:	0151      	lsls	r1, r2, #5
 800718a:	68fa      	ldr	r2, [r7, #12]
 800718c:	440a      	add	r2, r1
 800718e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007192:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007196:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007198:	68bb      	ldr	r3, [r7, #8]
 800719a:	015a      	lsls	r2, r3, #5
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	4413      	add	r3, r2
 80071a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	68ba      	ldr	r2, [r7, #8]
 80071a8:	0151      	lsls	r1, r2, #5
 80071aa:	68fa      	ldr	r2, [r7, #12]
 80071ac:	440a      	add	r2, r1
 80071ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80071b2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80071b6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	781b      	ldrb	r3, [r3, #0]
 80071c4:	f003 030f 	and.w	r3, r3, #15
 80071c8:	2101      	movs	r1, #1
 80071ca:	fa01 f303 	lsl.w	r3, r1, r3
 80071ce:	041b      	lsls	r3, r3, #16
 80071d0:	43db      	mvns	r3, r3
 80071d2:	68f9      	ldr	r1, [r7, #12]
 80071d4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80071d8:	4013      	ands	r3, r2
 80071da:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071e2:	69da      	ldr	r2, [r3, #28]
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	781b      	ldrb	r3, [r3, #0]
 80071e8:	f003 030f 	and.w	r3, r3, #15
 80071ec:	2101      	movs	r1, #1
 80071ee:	fa01 f303 	lsl.w	r3, r1, r3
 80071f2:	041b      	lsls	r3, r3, #16
 80071f4:	43db      	mvns	r3, r3
 80071f6:	68f9      	ldr	r1, [r7, #12]
 80071f8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80071fc:	4013      	ands	r3, r2
 80071fe:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007200:	68bb      	ldr	r3, [r7, #8]
 8007202:	015a      	lsls	r2, r3, #5
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	4413      	add	r3, r2
 8007208:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800720c:	681a      	ldr	r2, [r3, #0]
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	0159      	lsls	r1, r3, #5
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	440b      	add	r3, r1
 8007216:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800721a:	4619      	mov	r1, r3
 800721c:	4b05      	ldr	r3, [pc, #20]	; (8007234 <USB_DeactivateEndpoint+0x1b4>)
 800721e:	4013      	ands	r3, r2
 8007220:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007222:	2300      	movs	r3, #0
}
 8007224:	4618      	mov	r0, r3
 8007226:	3714      	adds	r7, #20
 8007228:	46bd      	mov	sp, r7
 800722a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722e:	4770      	bx	lr
 8007230:	ec337800 	.word	0xec337800
 8007234:	eff37800 	.word	0xeff37800

08007238 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b08a      	sub	sp, #40	; 0x28
 800723c:	af02      	add	r7, sp, #8
 800723e:	60f8      	str	r0, [r7, #12]
 8007240:	60b9      	str	r1, [r7, #8]
 8007242:	4613      	mov	r3, r2
 8007244:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	781b      	ldrb	r3, [r3, #0]
 800724e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	785b      	ldrb	r3, [r3, #1]
 8007254:	2b01      	cmp	r3, #1
 8007256:	f040 815c 	bne.w	8007512 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800725a:	68bb      	ldr	r3, [r7, #8]
 800725c:	699b      	ldr	r3, [r3, #24]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d132      	bne.n	80072c8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007262:	69bb      	ldr	r3, [r7, #24]
 8007264:	015a      	lsls	r2, r3, #5
 8007266:	69fb      	ldr	r3, [r7, #28]
 8007268:	4413      	add	r3, r2
 800726a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800726e:	691b      	ldr	r3, [r3, #16]
 8007270:	69ba      	ldr	r2, [r7, #24]
 8007272:	0151      	lsls	r1, r2, #5
 8007274:	69fa      	ldr	r2, [r7, #28]
 8007276:	440a      	add	r2, r1
 8007278:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800727c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007280:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007284:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007286:	69bb      	ldr	r3, [r7, #24]
 8007288:	015a      	lsls	r2, r3, #5
 800728a:	69fb      	ldr	r3, [r7, #28]
 800728c:	4413      	add	r3, r2
 800728e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007292:	691b      	ldr	r3, [r3, #16]
 8007294:	69ba      	ldr	r2, [r7, #24]
 8007296:	0151      	lsls	r1, r2, #5
 8007298:	69fa      	ldr	r2, [r7, #28]
 800729a:	440a      	add	r2, r1
 800729c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80072a0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80072a4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80072a6:	69bb      	ldr	r3, [r7, #24]
 80072a8:	015a      	lsls	r2, r3, #5
 80072aa:	69fb      	ldr	r3, [r7, #28]
 80072ac:	4413      	add	r3, r2
 80072ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072b2:	691b      	ldr	r3, [r3, #16]
 80072b4:	69ba      	ldr	r2, [r7, #24]
 80072b6:	0151      	lsls	r1, r2, #5
 80072b8:	69fa      	ldr	r2, [r7, #28]
 80072ba:	440a      	add	r2, r1
 80072bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80072c0:	0cdb      	lsrs	r3, r3, #19
 80072c2:	04db      	lsls	r3, r3, #19
 80072c4:	6113      	str	r3, [r2, #16]
 80072c6:	e074      	b.n	80073b2 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80072c8:	69bb      	ldr	r3, [r7, #24]
 80072ca:	015a      	lsls	r2, r3, #5
 80072cc:	69fb      	ldr	r3, [r7, #28]
 80072ce:	4413      	add	r3, r2
 80072d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072d4:	691b      	ldr	r3, [r3, #16]
 80072d6:	69ba      	ldr	r2, [r7, #24]
 80072d8:	0151      	lsls	r1, r2, #5
 80072da:	69fa      	ldr	r2, [r7, #28]
 80072dc:	440a      	add	r2, r1
 80072de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80072e2:	0cdb      	lsrs	r3, r3, #19
 80072e4:	04db      	lsls	r3, r3, #19
 80072e6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80072e8:	69bb      	ldr	r3, [r7, #24]
 80072ea:	015a      	lsls	r2, r3, #5
 80072ec:	69fb      	ldr	r3, [r7, #28]
 80072ee:	4413      	add	r3, r2
 80072f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072f4:	691b      	ldr	r3, [r3, #16]
 80072f6:	69ba      	ldr	r2, [r7, #24]
 80072f8:	0151      	lsls	r1, r2, #5
 80072fa:	69fa      	ldr	r2, [r7, #28]
 80072fc:	440a      	add	r2, r1
 80072fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007302:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007306:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800730a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800730c:	69bb      	ldr	r3, [r7, #24]
 800730e:	015a      	lsls	r2, r3, #5
 8007310:	69fb      	ldr	r3, [r7, #28]
 8007312:	4413      	add	r3, r2
 8007314:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007318:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	6999      	ldr	r1, [r3, #24]
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	68db      	ldr	r3, [r3, #12]
 8007322:	440b      	add	r3, r1
 8007324:	1e59      	subs	r1, r3, #1
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	68db      	ldr	r3, [r3, #12]
 800732a:	fbb1 f3f3 	udiv	r3, r1, r3
 800732e:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007330:	4b9d      	ldr	r3, [pc, #628]	; (80075a8 <USB_EPStartXfer+0x370>)
 8007332:	400b      	ands	r3, r1
 8007334:	69b9      	ldr	r1, [r7, #24]
 8007336:	0148      	lsls	r0, r1, #5
 8007338:	69f9      	ldr	r1, [r7, #28]
 800733a:	4401      	add	r1, r0
 800733c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007340:	4313      	orrs	r3, r2
 8007342:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007344:	69bb      	ldr	r3, [r7, #24]
 8007346:	015a      	lsls	r2, r3, #5
 8007348:	69fb      	ldr	r3, [r7, #28]
 800734a:	4413      	add	r3, r2
 800734c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007350:	691a      	ldr	r2, [r3, #16]
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	699b      	ldr	r3, [r3, #24]
 8007356:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800735a:	69b9      	ldr	r1, [r7, #24]
 800735c:	0148      	lsls	r0, r1, #5
 800735e:	69f9      	ldr	r1, [r7, #28]
 8007360:	4401      	add	r1, r0
 8007362:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007366:	4313      	orrs	r3, r2
 8007368:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800736a:	68bb      	ldr	r3, [r7, #8]
 800736c:	791b      	ldrb	r3, [r3, #4]
 800736e:	2b01      	cmp	r3, #1
 8007370:	d11f      	bne.n	80073b2 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007372:	69bb      	ldr	r3, [r7, #24]
 8007374:	015a      	lsls	r2, r3, #5
 8007376:	69fb      	ldr	r3, [r7, #28]
 8007378:	4413      	add	r3, r2
 800737a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800737e:	691b      	ldr	r3, [r3, #16]
 8007380:	69ba      	ldr	r2, [r7, #24]
 8007382:	0151      	lsls	r1, r2, #5
 8007384:	69fa      	ldr	r2, [r7, #28]
 8007386:	440a      	add	r2, r1
 8007388:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800738c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8007390:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8007392:	69bb      	ldr	r3, [r7, #24]
 8007394:	015a      	lsls	r2, r3, #5
 8007396:	69fb      	ldr	r3, [r7, #28]
 8007398:	4413      	add	r3, r2
 800739a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800739e:	691b      	ldr	r3, [r3, #16]
 80073a0:	69ba      	ldr	r2, [r7, #24]
 80073a2:	0151      	lsls	r1, r2, #5
 80073a4:	69fa      	ldr	r2, [r7, #28]
 80073a6:	440a      	add	r2, r1
 80073a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073ac:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80073b0:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80073b2:	79fb      	ldrb	r3, [r7, #7]
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	d14b      	bne.n	8007450 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80073b8:	68bb      	ldr	r3, [r7, #8]
 80073ba:	695b      	ldr	r3, [r3, #20]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d009      	beq.n	80073d4 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80073c0:	69bb      	ldr	r3, [r7, #24]
 80073c2:	015a      	lsls	r2, r3, #5
 80073c4:	69fb      	ldr	r3, [r7, #28]
 80073c6:	4413      	add	r3, r2
 80073c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073cc:	461a      	mov	r2, r3
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	695b      	ldr	r3, [r3, #20]
 80073d2:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	791b      	ldrb	r3, [r3, #4]
 80073d8:	2b01      	cmp	r3, #1
 80073da:	d128      	bne.n	800742e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80073dc:	69fb      	ldr	r3, [r7, #28]
 80073de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d110      	bne.n	800740e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80073ec:	69bb      	ldr	r3, [r7, #24]
 80073ee:	015a      	lsls	r2, r3, #5
 80073f0:	69fb      	ldr	r3, [r7, #28]
 80073f2:	4413      	add	r3, r2
 80073f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	69ba      	ldr	r2, [r7, #24]
 80073fc:	0151      	lsls	r1, r2, #5
 80073fe:	69fa      	ldr	r2, [r7, #28]
 8007400:	440a      	add	r2, r1
 8007402:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007406:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800740a:	6013      	str	r3, [r2, #0]
 800740c:	e00f      	b.n	800742e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800740e:	69bb      	ldr	r3, [r7, #24]
 8007410:	015a      	lsls	r2, r3, #5
 8007412:	69fb      	ldr	r3, [r7, #28]
 8007414:	4413      	add	r3, r2
 8007416:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	69ba      	ldr	r2, [r7, #24]
 800741e:	0151      	lsls	r1, r2, #5
 8007420:	69fa      	ldr	r2, [r7, #28]
 8007422:	440a      	add	r2, r1
 8007424:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007428:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800742c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800742e:	69bb      	ldr	r3, [r7, #24]
 8007430:	015a      	lsls	r2, r3, #5
 8007432:	69fb      	ldr	r3, [r7, #28]
 8007434:	4413      	add	r3, r2
 8007436:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	69ba      	ldr	r2, [r7, #24]
 800743e:	0151      	lsls	r1, r2, #5
 8007440:	69fa      	ldr	r2, [r7, #28]
 8007442:	440a      	add	r2, r1
 8007444:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007448:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800744c:	6013      	str	r3, [r2, #0]
 800744e:	e133      	b.n	80076b8 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007450:	69bb      	ldr	r3, [r7, #24]
 8007452:	015a      	lsls	r2, r3, #5
 8007454:	69fb      	ldr	r3, [r7, #28]
 8007456:	4413      	add	r3, r2
 8007458:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	69ba      	ldr	r2, [r7, #24]
 8007460:	0151      	lsls	r1, r2, #5
 8007462:	69fa      	ldr	r2, [r7, #28]
 8007464:	440a      	add	r2, r1
 8007466:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800746a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800746e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007470:	68bb      	ldr	r3, [r7, #8]
 8007472:	791b      	ldrb	r3, [r3, #4]
 8007474:	2b01      	cmp	r3, #1
 8007476:	d015      	beq.n	80074a4 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	699b      	ldr	r3, [r3, #24]
 800747c:	2b00      	cmp	r3, #0
 800747e:	f000 811b 	beq.w	80076b8 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007482:	69fb      	ldr	r3, [r7, #28]
 8007484:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007488:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	781b      	ldrb	r3, [r3, #0]
 800748e:	f003 030f 	and.w	r3, r3, #15
 8007492:	2101      	movs	r1, #1
 8007494:	fa01 f303 	lsl.w	r3, r1, r3
 8007498:	69f9      	ldr	r1, [r7, #28]
 800749a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800749e:	4313      	orrs	r3, r2
 80074a0:	634b      	str	r3, [r1, #52]	; 0x34
 80074a2:	e109      	b.n	80076b8 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80074a4:	69fb      	ldr	r3, [r7, #28]
 80074a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074aa:	689b      	ldr	r3, [r3, #8]
 80074ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d110      	bne.n	80074d6 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80074b4:	69bb      	ldr	r3, [r7, #24]
 80074b6:	015a      	lsls	r2, r3, #5
 80074b8:	69fb      	ldr	r3, [r7, #28]
 80074ba:	4413      	add	r3, r2
 80074bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	69ba      	ldr	r2, [r7, #24]
 80074c4:	0151      	lsls	r1, r2, #5
 80074c6:	69fa      	ldr	r2, [r7, #28]
 80074c8:	440a      	add	r2, r1
 80074ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80074ce:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80074d2:	6013      	str	r3, [r2, #0]
 80074d4:	e00f      	b.n	80074f6 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80074d6:	69bb      	ldr	r3, [r7, #24]
 80074d8:	015a      	lsls	r2, r3, #5
 80074da:	69fb      	ldr	r3, [r7, #28]
 80074dc:	4413      	add	r3, r2
 80074de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	69ba      	ldr	r2, [r7, #24]
 80074e6:	0151      	lsls	r1, r2, #5
 80074e8:	69fa      	ldr	r2, [r7, #28]
 80074ea:	440a      	add	r2, r1
 80074ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80074f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80074f4:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	6919      	ldr	r1, [r3, #16]
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	781a      	ldrb	r2, [r3, #0]
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	699b      	ldr	r3, [r3, #24]
 8007502:	b298      	uxth	r0, r3
 8007504:	79fb      	ldrb	r3, [r7, #7]
 8007506:	9300      	str	r3, [sp, #0]
 8007508:	4603      	mov	r3, r0
 800750a:	68f8      	ldr	r0, [r7, #12]
 800750c:	f000 fade 	bl	8007acc <USB_WritePacket>
 8007510:	e0d2      	b.n	80076b8 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007512:	69bb      	ldr	r3, [r7, #24]
 8007514:	015a      	lsls	r2, r3, #5
 8007516:	69fb      	ldr	r3, [r7, #28]
 8007518:	4413      	add	r3, r2
 800751a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800751e:	691b      	ldr	r3, [r3, #16]
 8007520:	69ba      	ldr	r2, [r7, #24]
 8007522:	0151      	lsls	r1, r2, #5
 8007524:	69fa      	ldr	r2, [r7, #28]
 8007526:	440a      	add	r2, r1
 8007528:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800752c:	0cdb      	lsrs	r3, r3, #19
 800752e:	04db      	lsls	r3, r3, #19
 8007530:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007532:	69bb      	ldr	r3, [r7, #24]
 8007534:	015a      	lsls	r2, r3, #5
 8007536:	69fb      	ldr	r3, [r7, #28]
 8007538:	4413      	add	r3, r2
 800753a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800753e:	691b      	ldr	r3, [r3, #16]
 8007540:	69ba      	ldr	r2, [r7, #24]
 8007542:	0151      	lsls	r1, r2, #5
 8007544:	69fa      	ldr	r2, [r7, #28]
 8007546:	440a      	add	r2, r1
 8007548:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800754c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007550:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007554:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8007556:	68bb      	ldr	r3, [r7, #8]
 8007558:	699b      	ldr	r3, [r3, #24]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d126      	bne.n	80075ac <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800755e:	69bb      	ldr	r3, [r7, #24]
 8007560:	015a      	lsls	r2, r3, #5
 8007562:	69fb      	ldr	r3, [r7, #28]
 8007564:	4413      	add	r3, r2
 8007566:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800756a:	691a      	ldr	r2, [r3, #16]
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	68db      	ldr	r3, [r3, #12]
 8007570:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007574:	69b9      	ldr	r1, [r7, #24]
 8007576:	0148      	lsls	r0, r1, #5
 8007578:	69f9      	ldr	r1, [r7, #28]
 800757a:	4401      	add	r1, r0
 800757c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007580:	4313      	orrs	r3, r2
 8007582:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007584:	69bb      	ldr	r3, [r7, #24]
 8007586:	015a      	lsls	r2, r3, #5
 8007588:	69fb      	ldr	r3, [r7, #28]
 800758a:	4413      	add	r3, r2
 800758c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007590:	691b      	ldr	r3, [r3, #16]
 8007592:	69ba      	ldr	r2, [r7, #24]
 8007594:	0151      	lsls	r1, r2, #5
 8007596:	69fa      	ldr	r2, [r7, #28]
 8007598:	440a      	add	r2, r1
 800759a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800759e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80075a2:	6113      	str	r3, [r2, #16]
 80075a4:	e03a      	b.n	800761c <USB_EPStartXfer+0x3e4>
 80075a6:	bf00      	nop
 80075a8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	699a      	ldr	r2, [r3, #24]
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	68db      	ldr	r3, [r3, #12]
 80075b4:	4413      	add	r3, r2
 80075b6:	1e5a      	subs	r2, r3, #1
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	68db      	ldr	r3, [r3, #12]
 80075bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80075c0:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	68db      	ldr	r3, [r3, #12]
 80075c6:	8afa      	ldrh	r2, [r7, #22]
 80075c8:	fb03 f202 	mul.w	r2, r3, r2
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80075d0:	69bb      	ldr	r3, [r7, #24]
 80075d2:	015a      	lsls	r2, r3, #5
 80075d4:	69fb      	ldr	r3, [r7, #28]
 80075d6:	4413      	add	r3, r2
 80075d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075dc:	691a      	ldr	r2, [r3, #16]
 80075de:	8afb      	ldrh	r3, [r7, #22]
 80075e0:	04d9      	lsls	r1, r3, #19
 80075e2:	4b38      	ldr	r3, [pc, #224]	; (80076c4 <USB_EPStartXfer+0x48c>)
 80075e4:	400b      	ands	r3, r1
 80075e6:	69b9      	ldr	r1, [r7, #24]
 80075e8:	0148      	lsls	r0, r1, #5
 80075ea:	69f9      	ldr	r1, [r7, #28]
 80075ec:	4401      	add	r1, r0
 80075ee:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80075f2:	4313      	orrs	r3, r2
 80075f4:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80075f6:	69bb      	ldr	r3, [r7, #24]
 80075f8:	015a      	lsls	r2, r3, #5
 80075fa:	69fb      	ldr	r3, [r7, #28]
 80075fc:	4413      	add	r3, r2
 80075fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007602:	691a      	ldr	r2, [r3, #16]
 8007604:	68bb      	ldr	r3, [r7, #8]
 8007606:	69db      	ldr	r3, [r3, #28]
 8007608:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800760c:	69b9      	ldr	r1, [r7, #24]
 800760e:	0148      	lsls	r0, r1, #5
 8007610:	69f9      	ldr	r1, [r7, #28]
 8007612:	4401      	add	r1, r0
 8007614:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007618:	4313      	orrs	r3, r2
 800761a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800761c:	79fb      	ldrb	r3, [r7, #7]
 800761e:	2b01      	cmp	r3, #1
 8007620:	d10d      	bne.n	800763e <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	691b      	ldr	r3, [r3, #16]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d009      	beq.n	800763e <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	6919      	ldr	r1, [r3, #16]
 800762e:	69bb      	ldr	r3, [r7, #24]
 8007630:	015a      	lsls	r2, r3, #5
 8007632:	69fb      	ldr	r3, [r7, #28]
 8007634:	4413      	add	r3, r2
 8007636:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800763a:	460a      	mov	r2, r1
 800763c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	791b      	ldrb	r3, [r3, #4]
 8007642:	2b01      	cmp	r3, #1
 8007644:	d128      	bne.n	8007698 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007646:	69fb      	ldr	r3, [r7, #28]
 8007648:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800764c:	689b      	ldr	r3, [r3, #8]
 800764e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007652:	2b00      	cmp	r3, #0
 8007654:	d110      	bne.n	8007678 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007656:	69bb      	ldr	r3, [r7, #24]
 8007658:	015a      	lsls	r2, r3, #5
 800765a:	69fb      	ldr	r3, [r7, #28]
 800765c:	4413      	add	r3, r2
 800765e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	69ba      	ldr	r2, [r7, #24]
 8007666:	0151      	lsls	r1, r2, #5
 8007668:	69fa      	ldr	r2, [r7, #28]
 800766a:	440a      	add	r2, r1
 800766c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007670:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007674:	6013      	str	r3, [r2, #0]
 8007676:	e00f      	b.n	8007698 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007678:	69bb      	ldr	r3, [r7, #24]
 800767a:	015a      	lsls	r2, r3, #5
 800767c:	69fb      	ldr	r3, [r7, #28]
 800767e:	4413      	add	r3, r2
 8007680:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	69ba      	ldr	r2, [r7, #24]
 8007688:	0151      	lsls	r1, r2, #5
 800768a:	69fa      	ldr	r2, [r7, #28]
 800768c:	440a      	add	r2, r1
 800768e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007692:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007696:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007698:	69bb      	ldr	r3, [r7, #24]
 800769a:	015a      	lsls	r2, r3, #5
 800769c:	69fb      	ldr	r3, [r7, #28]
 800769e:	4413      	add	r3, r2
 80076a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	69ba      	ldr	r2, [r7, #24]
 80076a8:	0151      	lsls	r1, r2, #5
 80076aa:	69fa      	ldr	r2, [r7, #28]
 80076ac:	440a      	add	r2, r1
 80076ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80076b2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80076b6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80076b8:	2300      	movs	r3, #0
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3720      	adds	r7, #32
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}
 80076c2:	bf00      	nop
 80076c4:	1ff80000 	.word	0x1ff80000

080076c8 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80076c8:	b480      	push	{r7}
 80076ca:	b087      	sub	sp, #28
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	60f8      	str	r0, [r7, #12]
 80076d0:	60b9      	str	r1, [r7, #8]
 80076d2:	4613      	mov	r3, r2
 80076d4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80076da:	68bb      	ldr	r3, [r7, #8]
 80076dc:	781b      	ldrb	r3, [r3, #0]
 80076de:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	785b      	ldrb	r3, [r3, #1]
 80076e4:	2b01      	cmp	r3, #1
 80076e6:	f040 80ce 	bne.w	8007886 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	699b      	ldr	r3, [r3, #24]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d132      	bne.n	8007758 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80076f2:	693b      	ldr	r3, [r7, #16]
 80076f4:	015a      	lsls	r2, r3, #5
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	4413      	add	r3, r2
 80076fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80076fe:	691b      	ldr	r3, [r3, #16]
 8007700:	693a      	ldr	r2, [r7, #16]
 8007702:	0151      	lsls	r1, r2, #5
 8007704:	697a      	ldr	r2, [r7, #20]
 8007706:	440a      	add	r2, r1
 8007708:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800770c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007710:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007714:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007716:	693b      	ldr	r3, [r7, #16]
 8007718:	015a      	lsls	r2, r3, #5
 800771a:	697b      	ldr	r3, [r7, #20]
 800771c:	4413      	add	r3, r2
 800771e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007722:	691b      	ldr	r3, [r3, #16]
 8007724:	693a      	ldr	r2, [r7, #16]
 8007726:	0151      	lsls	r1, r2, #5
 8007728:	697a      	ldr	r2, [r7, #20]
 800772a:	440a      	add	r2, r1
 800772c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007730:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007734:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007736:	693b      	ldr	r3, [r7, #16]
 8007738:	015a      	lsls	r2, r3, #5
 800773a:	697b      	ldr	r3, [r7, #20]
 800773c:	4413      	add	r3, r2
 800773e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007742:	691b      	ldr	r3, [r3, #16]
 8007744:	693a      	ldr	r2, [r7, #16]
 8007746:	0151      	lsls	r1, r2, #5
 8007748:	697a      	ldr	r2, [r7, #20]
 800774a:	440a      	add	r2, r1
 800774c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007750:	0cdb      	lsrs	r3, r3, #19
 8007752:	04db      	lsls	r3, r3, #19
 8007754:	6113      	str	r3, [r2, #16]
 8007756:	e04e      	b.n	80077f6 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007758:	693b      	ldr	r3, [r7, #16]
 800775a:	015a      	lsls	r2, r3, #5
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	4413      	add	r3, r2
 8007760:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007764:	691b      	ldr	r3, [r3, #16]
 8007766:	693a      	ldr	r2, [r7, #16]
 8007768:	0151      	lsls	r1, r2, #5
 800776a:	697a      	ldr	r2, [r7, #20]
 800776c:	440a      	add	r2, r1
 800776e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007772:	0cdb      	lsrs	r3, r3, #19
 8007774:	04db      	lsls	r3, r3, #19
 8007776:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	015a      	lsls	r2, r3, #5
 800777c:	697b      	ldr	r3, [r7, #20]
 800777e:	4413      	add	r3, r2
 8007780:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007784:	691b      	ldr	r3, [r3, #16]
 8007786:	693a      	ldr	r2, [r7, #16]
 8007788:	0151      	lsls	r1, r2, #5
 800778a:	697a      	ldr	r2, [r7, #20]
 800778c:	440a      	add	r2, r1
 800778e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007792:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007796:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800779a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800779c:	68bb      	ldr	r3, [r7, #8]
 800779e:	699a      	ldr	r2, [r3, #24]
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	68db      	ldr	r3, [r3, #12]
 80077a4:	429a      	cmp	r2, r3
 80077a6:	d903      	bls.n	80077b0 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	68da      	ldr	r2, [r3, #12]
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80077b0:	693b      	ldr	r3, [r7, #16]
 80077b2:	015a      	lsls	r2, r3, #5
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	4413      	add	r3, r2
 80077b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077bc:	691b      	ldr	r3, [r3, #16]
 80077be:	693a      	ldr	r2, [r7, #16]
 80077c0:	0151      	lsls	r1, r2, #5
 80077c2:	697a      	ldr	r2, [r7, #20]
 80077c4:	440a      	add	r2, r1
 80077c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80077ca:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80077ce:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80077d0:	693b      	ldr	r3, [r7, #16]
 80077d2:	015a      	lsls	r2, r3, #5
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	4413      	add	r3, r2
 80077d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077dc:	691a      	ldr	r2, [r3, #16]
 80077de:	68bb      	ldr	r3, [r7, #8]
 80077e0:	699b      	ldr	r3, [r3, #24]
 80077e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80077e6:	6939      	ldr	r1, [r7, #16]
 80077e8:	0148      	lsls	r0, r1, #5
 80077ea:	6979      	ldr	r1, [r7, #20]
 80077ec:	4401      	add	r1, r0
 80077ee:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80077f2:	4313      	orrs	r3, r2
 80077f4:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80077f6:	79fb      	ldrb	r3, [r7, #7]
 80077f8:	2b01      	cmp	r3, #1
 80077fa:	d11e      	bne.n	800783a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	695b      	ldr	r3, [r3, #20]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d009      	beq.n	8007818 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007804:	693b      	ldr	r3, [r7, #16]
 8007806:	015a      	lsls	r2, r3, #5
 8007808:	697b      	ldr	r3, [r7, #20]
 800780a:	4413      	add	r3, r2
 800780c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007810:	461a      	mov	r2, r3
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	695b      	ldr	r3, [r3, #20]
 8007816:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007818:	693b      	ldr	r3, [r7, #16]
 800781a:	015a      	lsls	r2, r3, #5
 800781c:	697b      	ldr	r3, [r7, #20]
 800781e:	4413      	add	r3, r2
 8007820:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	693a      	ldr	r2, [r7, #16]
 8007828:	0151      	lsls	r1, r2, #5
 800782a:	697a      	ldr	r2, [r7, #20]
 800782c:	440a      	add	r2, r1
 800782e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007832:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007836:	6013      	str	r3, [r2, #0]
 8007838:	e097      	b.n	800796a <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800783a:	693b      	ldr	r3, [r7, #16]
 800783c:	015a      	lsls	r2, r3, #5
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	4413      	add	r3, r2
 8007842:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	693a      	ldr	r2, [r7, #16]
 800784a:	0151      	lsls	r1, r2, #5
 800784c:	697a      	ldr	r2, [r7, #20]
 800784e:	440a      	add	r2, r1
 8007850:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007854:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007858:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	699b      	ldr	r3, [r3, #24]
 800785e:	2b00      	cmp	r3, #0
 8007860:	f000 8083 	beq.w	800796a <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007864:	697b      	ldr	r3, [r7, #20]
 8007866:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800786a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	781b      	ldrb	r3, [r3, #0]
 8007870:	f003 030f 	and.w	r3, r3, #15
 8007874:	2101      	movs	r1, #1
 8007876:	fa01 f303 	lsl.w	r3, r1, r3
 800787a:	6979      	ldr	r1, [r7, #20]
 800787c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007880:	4313      	orrs	r3, r2
 8007882:	634b      	str	r3, [r1, #52]	; 0x34
 8007884:	e071      	b.n	800796a <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007886:	693b      	ldr	r3, [r7, #16]
 8007888:	015a      	lsls	r2, r3, #5
 800788a:	697b      	ldr	r3, [r7, #20]
 800788c:	4413      	add	r3, r2
 800788e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007892:	691b      	ldr	r3, [r3, #16]
 8007894:	693a      	ldr	r2, [r7, #16]
 8007896:	0151      	lsls	r1, r2, #5
 8007898:	697a      	ldr	r2, [r7, #20]
 800789a:	440a      	add	r2, r1
 800789c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80078a0:	0cdb      	lsrs	r3, r3, #19
 80078a2:	04db      	lsls	r3, r3, #19
 80078a4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80078a6:	693b      	ldr	r3, [r7, #16]
 80078a8:	015a      	lsls	r2, r3, #5
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	4413      	add	r3, r2
 80078ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078b2:	691b      	ldr	r3, [r3, #16]
 80078b4:	693a      	ldr	r2, [r7, #16]
 80078b6:	0151      	lsls	r1, r2, #5
 80078b8:	697a      	ldr	r2, [r7, #20]
 80078ba:	440a      	add	r2, r1
 80078bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80078c0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80078c4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80078c8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	699b      	ldr	r3, [r3, #24]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d003      	beq.n	80078da <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	68da      	ldr	r2, [r3, #12]
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	68da      	ldr	r2, [r3, #12]
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	015a      	lsls	r2, r3, #5
 80078e6:	697b      	ldr	r3, [r7, #20]
 80078e8:	4413      	add	r3, r2
 80078ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078ee:	691b      	ldr	r3, [r3, #16]
 80078f0:	693a      	ldr	r2, [r7, #16]
 80078f2:	0151      	lsls	r1, r2, #5
 80078f4:	697a      	ldr	r2, [r7, #20]
 80078f6:	440a      	add	r2, r1
 80078f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80078fc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007900:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007902:	693b      	ldr	r3, [r7, #16]
 8007904:	015a      	lsls	r2, r3, #5
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	4413      	add	r3, r2
 800790a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800790e:	691a      	ldr	r2, [r3, #16]
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	69db      	ldr	r3, [r3, #28]
 8007914:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007918:	6939      	ldr	r1, [r7, #16]
 800791a:	0148      	lsls	r0, r1, #5
 800791c:	6979      	ldr	r1, [r7, #20]
 800791e:	4401      	add	r1, r0
 8007920:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007924:	4313      	orrs	r3, r2
 8007926:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8007928:	79fb      	ldrb	r3, [r7, #7]
 800792a:	2b01      	cmp	r3, #1
 800792c:	d10d      	bne.n	800794a <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	691b      	ldr	r3, [r3, #16]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d009      	beq.n	800794a <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	6919      	ldr	r1, [r3, #16]
 800793a:	693b      	ldr	r3, [r7, #16]
 800793c:	015a      	lsls	r2, r3, #5
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	4413      	add	r3, r2
 8007942:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007946:	460a      	mov	r2, r1
 8007948:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	015a      	lsls	r2, r3, #5
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	4413      	add	r3, r2
 8007952:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	693a      	ldr	r2, [r7, #16]
 800795a:	0151      	lsls	r1, r2, #5
 800795c:	697a      	ldr	r2, [r7, #20]
 800795e:	440a      	add	r2, r1
 8007960:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007964:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007968:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800796a:	2300      	movs	r3, #0
}
 800796c:	4618      	mov	r0, r3
 800796e:	371c      	adds	r7, #28
 8007970:	46bd      	mov	sp, r7
 8007972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007976:	4770      	bx	lr

08007978 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007978:	b480      	push	{r7}
 800797a:	b087      	sub	sp, #28
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
 8007980:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007982:	2300      	movs	r3, #0
 8007984:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007986:	2300      	movs	r3, #0
 8007988:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	785b      	ldrb	r3, [r3, #1]
 8007992:	2b01      	cmp	r3, #1
 8007994:	d14a      	bne.n	8007a2c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	781b      	ldrb	r3, [r3, #0]
 800799a:	015a      	lsls	r2, r3, #5
 800799c:	693b      	ldr	r3, [r7, #16]
 800799e:	4413      	add	r3, r2
 80079a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80079aa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80079ae:	f040 8086 	bne.w	8007abe <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	781b      	ldrb	r3, [r3, #0]
 80079b6:	015a      	lsls	r2, r3, #5
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	4413      	add	r3, r2
 80079bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	683a      	ldr	r2, [r7, #0]
 80079c4:	7812      	ldrb	r2, [r2, #0]
 80079c6:	0151      	lsls	r1, r2, #5
 80079c8:	693a      	ldr	r2, [r7, #16]
 80079ca:	440a      	add	r2, r1
 80079cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80079d0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80079d4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	781b      	ldrb	r3, [r3, #0]
 80079da:	015a      	lsls	r2, r3, #5
 80079dc:	693b      	ldr	r3, [r7, #16]
 80079de:	4413      	add	r3, r2
 80079e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	683a      	ldr	r2, [r7, #0]
 80079e8:	7812      	ldrb	r2, [r2, #0]
 80079ea:	0151      	lsls	r1, r2, #5
 80079ec:	693a      	ldr	r2, [r7, #16]
 80079ee:	440a      	add	r2, r1
 80079f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80079f4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80079f8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	3301      	adds	r3, #1
 80079fe:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	f242 7210 	movw	r2, #10000	; 0x2710
 8007a06:	4293      	cmp	r3, r2
 8007a08:	d902      	bls.n	8007a10 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007a0a:	2301      	movs	r3, #1
 8007a0c:	75fb      	strb	r3, [r7, #23]
          break;
 8007a0e:	e056      	b.n	8007abe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	781b      	ldrb	r3, [r3, #0]
 8007a14:	015a      	lsls	r2, r3, #5
 8007a16:	693b      	ldr	r3, [r7, #16]
 8007a18:	4413      	add	r3, r2
 8007a1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007a24:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007a28:	d0e7      	beq.n	80079fa <USB_EPStopXfer+0x82>
 8007a2a:	e048      	b.n	8007abe <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	781b      	ldrb	r3, [r3, #0]
 8007a30:	015a      	lsls	r2, r3, #5
 8007a32:	693b      	ldr	r3, [r7, #16]
 8007a34:	4413      	add	r3, r2
 8007a36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007a40:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007a44:	d13b      	bne.n	8007abe <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	781b      	ldrb	r3, [r3, #0]
 8007a4a:	015a      	lsls	r2, r3, #5
 8007a4c:	693b      	ldr	r3, [r7, #16]
 8007a4e:	4413      	add	r3, r2
 8007a50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	683a      	ldr	r2, [r7, #0]
 8007a58:	7812      	ldrb	r2, [r2, #0]
 8007a5a:	0151      	lsls	r1, r2, #5
 8007a5c:	693a      	ldr	r2, [r7, #16]
 8007a5e:	440a      	add	r2, r1
 8007a60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007a64:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007a68:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	781b      	ldrb	r3, [r3, #0]
 8007a6e:	015a      	lsls	r2, r3, #5
 8007a70:	693b      	ldr	r3, [r7, #16]
 8007a72:	4413      	add	r3, r2
 8007a74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	683a      	ldr	r2, [r7, #0]
 8007a7c:	7812      	ldrb	r2, [r2, #0]
 8007a7e:	0151      	lsls	r1, r2, #5
 8007a80:	693a      	ldr	r2, [r7, #16]
 8007a82:	440a      	add	r2, r1
 8007a84:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007a88:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007a8c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	3301      	adds	r3, #1
 8007a92:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	f242 7210 	movw	r2, #10000	; 0x2710
 8007a9a:	4293      	cmp	r3, r2
 8007a9c:	d902      	bls.n	8007aa4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	75fb      	strb	r3, [r7, #23]
          break;
 8007aa2:	e00c      	b.n	8007abe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	781b      	ldrb	r3, [r3, #0]
 8007aa8:	015a      	lsls	r2, r3, #5
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	4413      	add	r3, r2
 8007aae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007ab8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007abc:	d0e7      	beq.n	8007a8e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007abe:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	371c      	adds	r7, #28
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aca:	4770      	bx	lr

08007acc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007acc:	b480      	push	{r7}
 8007ace:	b089      	sub	sp, #36	; 0x24
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	60f8      	str	r0, [r7, #12]
 8007ad4:	60b9      	str	r1, [r7, #8]
 8007ad6:	4611      	mov	r1, r2
 8007ad8:	461a      	mov	r2, r3
 8007ada:	460b      	mov	r3, r1
 8007adc:	71fb      	strb	r3, [r7, #7]
 8007ade:	4613      	mov	r3, r2
 8007ae0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007aea:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d123      	bne.n	8007b3a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007af2:	88bb      	ldrh	r3, [r7, #4]
 8007af4:	3303      	adds	r3, #3
 8007af6:	089b      	lsrs	r3, r3, #2
 8007af8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007afa:	2300      	movs	r3, #0
 8007afc:	61bb      	str	r3, [r7, #24]
 8007afe:	e018      	b.n	8007b32 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007b00:	79fb      	ldrb	r3, [r7, #7]
 8007b02:	031a      	lsls	r2, r3, #12
 8007b04:	697b      	ldr	r3, [r7, #20]
 8007b06:	4413      	add	r3, r2
 8007b08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007b0c:	461a      	mov	r2, r3
 8007b0e:	69fb      	ldr	r3, [r7, #28]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007b14:	69fb      	ldr	r3, [r7, #28]
 8007b16:	3301      	adds	r3, #1
 8007b18:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007b1a:	69fb      	ldr	r3, [r7, #28]
 8007b1c:	3301      	adds	r3, #1
 8007b1e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007b20:	69fb      	ldr	r3, [r7, #28]
 8007b22:	3301      	adds	r3, #1
 8007b24:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007b26:	69fb      	ldr	r3, [r7, #28]
 8007b28:	3301      	adds	r3, #1
 8007b2a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007b2c:	69bb      	ldr	r3, [r7, #24]
 8007b2e:	3301      	adds	r3, #1
 8007b30:	61bb      	str	r3, [r7, #24]
 8007b32:	69ba      	ldr	r2, [r7, #24]
 8007b34:	693b      	ldr	r3, [r7, #16]
 8007b36:	429a      	cmp	r2, r3
 8007b38:	d3e2      	bcc.n	8007b00 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007b3a:	2300      	movs	r3, #0
}
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	3724      	adds	r7, #36	; 0x24
 8007b40:	46bd      	mov	sp, r7
 8007b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b46:	4770      	bx	lr

08007b48 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b08b      	sub	sp, #44	; 0x2c
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	60f8      	str	r0, [r7, #12]
 8007b50:	60b9      	str	r1, [r7, #8]
 8007b52:	4613      	mov	r3, r2
 8007b54:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007b5e:	88fb      	ldrh	r3, [r7, #6]
 8007b60:	089b      	lsrs	r3, r3, #2
 8007b62:	b29b      	uxth	r3, r3
 8007b64:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007b66:	88fb      	ldrh	r3, [r7, #6]
 8007b68:	f003 0303 	and.w	r3, r3, #3
 8007b6c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007b6e:	2300      	movs	r3, #0
 8007b70:	623b      	str	r3, [r7, #32]
 8007b72:	e014      	b.n	8007b9e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007b74:	69bb      	ldr	r3, [r7, #24]
 8007b76:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007b7a:	681a      	ldr	r2, [r3, #0]
 8007b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b7e:	601a      	str	r2, [r3, #0]
    pDest++;
 8007b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b82:	3301      	adds	r3, #1
 8007b84:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b88:	3301      	adds	r3, #1
 8007b8a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b8e:	3301      	adds	r3, #1
 8007b90:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b94:	3301      	adds	r3, #1
 8007b96:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8007b98:	6a3b      	ldr	r3, [r7, #32]
 8007b9a:	3301      	adds	r3, #1
 8007b9c:	623b      	str	r3, [r7, #32]
 8007b9e:	6a3a      	ldr	r2, [r7, #32]
 8007ba0:	697b      	ldr	r3, [r7, #20]
 8007ba2:	429a      	cmp	r2, r3
 8007ba4:	d3e6      	bcc.n	8007b74 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007ba6:	8bfb      	ldrh	r3, [r7, #30]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d01e      	beq.n	8007bea <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007bac:	2300      	movs	r3, #0
 8007bae:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007bb0:	69bb      	ldr	r3, [r7, #24]
 8007bb2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007bb6:	461a      	mov	r2, r3
 8007bb8:	f107 0310 	add.w	r3, r7, #16
 8007bbc:	6812      	ldr	r2, [r2, #0]
 8007bbe:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007bc0:	693a      	ldr	r2, [r7, #16]
 8007bc2:	6a3b      	ldr	r3, [r7, #32]
 8007bc4:	b2db      	uxtb	r3, r3
 8007bc6:	00db      	lsls	r3, r3, #3
 8007bc8:	fa22 f303 	lsr.w	r3, r2, r3
 8007bcc:	b2da      	uxtb	r2, r3
 8007bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bd0:	701a      	strb	r2, [r3, #0]
      i++;
 8007bd2:	6a3b      	ldr	r3, [r7, #32]
 8007bd4:	3301      	adds	r3, #1
 8007bd6:	623b      	str	r3, [r7, #32]
      pDest++;
 8007bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bda:	3301      	adds	r3, #1
 8007bdc:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8007bde:	8bfb      	ldrh	r3, [r7, #30]
 8007be0:	3b01      	subs	r3, #1
 8007be2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007be4:	8bfb      	ldrh	r3, [r7, #30]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d1ea      	bne.n	8007bc0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	372c      	adds	r7, #44	; 0x2c
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf6:	4770      	bx	lr

08007bf8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b085      	sub	sp, #20
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
 8007c00:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	781b      	ldrb	r3, [r3, #0]
 8007c0a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	785b      	ldrb	r3, [r3, #1]
 8007c10:	2b01      	cmp	r3, #1
 8007c12:	d12c      	bne.n	8007c6e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	015a      	lsls	r2, r3, #5
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	4413      	add	r3, r2
 8007c1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	db12      	blt.n	8007c4c <USB_EPSetStall+0x54>
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d00f      	beq.n	8007c4c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	015a      	lsls	r2, r3, #5
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	4413      	add	r3, r2
 8007c34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	68ba      	ldr	r2, [r7, #8]
 8007c3c:	0151      	lsls	r1, r2, #5
 8007c3e:	68fa      	ldr	r2, [r7, #12]
 8007c40:	440a      	add	r2, r1
 8007c42:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007c46:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007c4a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007c4c:	68bb      	ldr	r3, [r7, #8]
 8007c4e:	015a      	lsls	r2, r3, #5
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	4413      	add	r3, r2
 8007c54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	68ba      	ldr	r2, [r7, #8]
 8007c5c:	0151      	lsls	r1, r2, #5
 8007c5e:	68fa      	ldr	r2, [r7, #12]
 8007c60:	440a      	add	r2, r1
 8007c62:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007c66:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007c6a:	6013      	str	r3, [r2, #0]
 8007c6c:	e02b      	b.n	8007cc6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	015a      	lsls	r2, r3, #5
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	4413      	add	r3, r2
 8007c76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	db12      	blt.n	8007ca6 <USB_EPSetStall+0xae>
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d00f      	beq.n	8007ca6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	015a      	lsls	r2, r3, #5
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	4413      	add	r3, r2
 8007c8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	68ba      	ldr	r2, [r7, #8]
 8007c96:	0151      	lsls	r1, r2, #5
 8007c98:	68fa      	ldr	r2, [r7, #12]
 8007c9a:	440a      	add	r2, r1
 8007c9c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007ca0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007ca4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	015a      	lsls	r2, r3, #5
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	4413      	add	r3, r2
 8007cae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	68ba      	ldr	r2, [r7, #8]
 8007cb6:	0151      	lsls	r1, r2, #5
 8007cb8:	68fa      	ldr	r2, [r7, #12]
 8007cba:	440a      	add	r2, r1
 8007cbc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007cc0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007cc4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007cc6:	2300      	movs	r3, #0
}
 8007cc8:	4618      	mov	r0, r3
 8007cca:	3714      	adds	r7, #20
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd2:	4770      	bx	lr

08007cd4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007cd4:	b480      	push	{r7}
 8007cd6:	b085      	sub	sp, #20
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
 8007cdc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	781b      	ldrb	r3, [r3, #0]
 8007ce6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	785b      	ldrb	r3, [r3, #1]
 8007cec:	2b01      	cmp	r3, #1
 8007cee:	d128      	bne.n	8007d42 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	015a      	lsls	r2, r3, #5
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	4413      	add	r3, r2
 8007cf8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	68ba      	ldr	r2, [r7, #8]
 8007d00:	0151      	lsls	r1, r2, #5
 8007d02:	68fa      	ldr	r2, [r7, #12]
 8007d04:	440a      	add	r2, r1
 8007d06:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d0a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007d0e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	791b      	ldrb	r3, [r3, #4]
 8007d14:	2b03      	cmp	r3, #3
 8007d16:	d003      	beq.n	8007d20 <USB_EPClearStall+0x4c>
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	791b      	ldrb	r3, [r3, #4]
 8007d1c:	2b02      	cmp	r3, #2
 8007d1e:	d138      	bne.n	8007d92 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007d20:	68bb      	ldr	r3, [r7, #8]
 8007d22:	015a      	lsls	r2, r3, #5
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	4413      	add	r3, r2
 8007d28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	68ba      	ldr	r2, [r7, #8]
 8007d30:	0151      	lsls	r1, r2, #5
 8007d32:	68fa      	ldr	r2, [r7, #12]
 8007d34:	440a      	add	r2, r1
 8007d36:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d3e:	6013      	str	r3, [r2, #0]
 8007d40:	e027      	b.n	8007d92 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007d42:	68bb      	ldr	r3, [r7, #8]
 8007d44:	015a      	lsls	r2, r3, #5
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	4413      	add	r3, r2
 8007d4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	68ba      	ldr	r2, [r7, #8]
 8007d52:	0151      	lsls	r1, r2, #5
 8007d54:	68fa      	ldr	r2, [r7, #12]
 8007d56:	440a      	add	r2, r1
 8007d58:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007d5c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007d60:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	791b      	ldrb	r3, [r3, #4]
 8007d66:	2b03      	cmp	r3, #3
 8007d68:	d003      	beq.n	8007d72 <USB_EPClearStall+0x9e>
 8007d6a:	683b      	ldr	r3, [r7, #0]
 8007d6c:	791b      	ldrb	r3, [r3, #4]
 8007d6e:	2b02      	cmp	r3, #2
 8007d70:	d10f      	bne.n	8007d92 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	015a      	lsls	r2, r3, #5
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	4413      	add	r3, r2
 8007d7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	68ba      	ldr	r2, [r7, #8]
 8007d82:	0151      	lsls	r1, r2, #5
 8007d84:	68fa      	ldr	r2, [r7, #12]
 8007d86:	440a      	add	r2, r1
 8007d88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007d8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d90:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007d92:	2300      	movs	r3, #0
}
 8007d94:	4618      	mov	r0, r3
 8007d96:	3714      	adds	r7, #20
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9e:	4770      	bx	lr

08007da0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007da0:	b480      	push	{r7}
 8007da2:	b085      	sub	sp, #20
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
 8007da8:	460b      	mov	r3, r1
 8007daa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	68fa      	ldr	r2, [r7, #12]
 8007dba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007dbe:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007dc2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007dca:	681a      	ldr	r2, [r3, #0]
 8007dcc:	78fb      	ldrb	r3, [r7, #3]
 8007dce:	011b      	lsls	r3, r3, #4
 8007dd0:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8007dd4:	68f9      	ldr	r1, [r7, #12]
 8007dd6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007dde:	2300      	movs	r3, #0
}
 8007de0:	4618      	mov	r0, r3
 8007de2:	3714      	adds	r7, #20
 8007de4:	46bd      	mov	sp, r7
 8007de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dea:	4770      	bx	lr

08007dec <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007dec:	b480      	push	{r7}
 8007dee:	b085      	sub	sp, #20
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	68fa      	ldr	r2, [r7, #12]
 8007e02:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007e06:	f023 0303 	bic.w	r3, r3, #3
 8007e0a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e12:	685b      	ldr	r3, [r3, #4]
 8007e14:	68fa      	ldr	r2, [r7, #12]
 8007e16:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007e1a:	f023 0302 	bic.w	r3, r3, #2
 8007e1e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007e20:	2300      	movs	r3, #0
}
 8007e22:	4618      	mov	r0, r3
 8007e24:	3714      	adds	r7, #20
 8007e26:	46bd      	mov	sp, r7
 8007e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2c:	4770      	bx	lr

08007e2e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007e2e:	b480      	push	{r7}
 8007e30:	b085      	sub	sp, #20
 8007e32:	af00      	add	r7, sp, #0
 8007e34:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	68fa      	ldr	r2, [r7, #12]
 8007e44:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007e48:	f023 0303 	bic.w	r3, r3, #3
 8007e4c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e54:	685b      	ldr	r3, [r3, #4]
 8007e56:	68fa      	ldr	r2, [r7, #12]
 8007e58:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007e5c:	f043 0302 	orr.w	r3, r3, #2
 8007e60:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007e62:	2300      	movs	r3, #0
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	3714      	adds	r7, #20
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6e:	4770      	bx	lr

08007e70 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007e70:	b480      	push	{r7}
 8007e72:	b085      	sub	sp, #20
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	695b      	ldr	r3, [r3, #20]
 8007e7c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	699b      	ldr	r3, [r3, #24]
 8007e82:	68fa      	ldr	r2, [r7, #12]
 8007e84:	4013      	ands	r3, r2
 8007e86:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007e88:	68fb      	ldr	r3, [r7, #12]
}
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	3714      	adds	r7, #20
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e94:	4770      	bx	lr

08007e96 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007e96:	b480      	push	{r7}
 8007e98:	b085      	sub	sp, #20
 8007e9a:	af00      	add	r7, sp, #0
 8007e9c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ea8:	699b      	ldr	r3, [r3, #24]
 8007eaa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007eb2:	69db      	ldr	r3, [r3, #28]
 8007eb4:	68ba      	ldr	r2, [r7, #8]
 8007eb6:	4013      	ands	r3, r2
 8007eb8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	0c1b      	lsrs	r3, r3, #16
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	3714      	adds	r7, #20
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec8:	4770      	bx	lr

08007eca <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007eca:	b480      	push	{r7}
 8007ecc:	b085      	sub	sp, #20
 8007ece:	af00      	add	r7, sp, #0
 8007ed0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007edc:	699b      	ldr	r3, [r3, #24]
 8007ede:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ee6:	69db      	ldr	r3, [r3, #28]
 8007ee8:	68ba      	ldr	r2, [r7, #8]
 8007eea:	4013      	ands	r3, r2
 8007eec:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007eee:	68bb      	ldr	r3, [r7, #8]
 8007ef0:	b29b      	uxth	r3, r3
}
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	3714      	adds	r7, #20
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efc:	4770      	bx	lr

08007efe <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007efe:	b480      	push	{r7}
 8007f00:	b085      	sub	sp, #20
 8007f02:	af00      	add	r7, sp, #0
 8007f04:	6078      	str	r0, [r7, #4]
 8007f06:	460b      	mov	r3, r1
 8007f08:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007f0e:	78fb      	ldrb	r3, [r7, #3]
 8007f10:	015a      	lsls	r2, r3, #5
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	4413      	add	r3, r2
 8007f16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f1a:	689b      	ldr	r3, [r3, #8]
 8007f1c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f24:	695b      	ldr	r3, [r3, #20]
 8007f26:	68ba      	ldr	r2, [r7, #8]
 8007f28:	4013      	ands	r3, r2
 8007f2a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007f2c:	68bb      	ldr	r3, [r7, #8]
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	3714      	adds	r7, #20
 8007f32:	46bd      	mov	sp, r7
 8007f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f38:	4770      	bx	lr

08007f3a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007f3a:	b480      	push	{r7}
 8007f3c:	b087      	sub	sp, #28
 8007f3e:	af00      	add	r7, sp, #0
 8007f40:	6078      	str	r0, [r7, #4]
 8007f42:	460b      	mov	r3, r1
 8007f44:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007f4a:	697b      	ldr	r3, [r7, #20]
 8007f4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f50:	691b      	ldr	r3, [r3, #16]
 8007f52:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007f54:	697b      	ldr	r3, [r7, #20]
 8007f56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f5c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007f5e:	78fb      	ldrb	r3, [r7, #3]
 8007f60:	f003 030f 	and.w	r3, r3, #15
 8007f64:	68fa      	ldr	r2, [r7, #12]
 8007f66:	fa22 f303 	lsr.w	r3, r2, r3
 8007f6a:	01db      	lsls	r3, r3, #7
 8007f6c:	b2db      	uxtb	r3, r3
 8007f6e:	693a      	ldr	r2, [r7, #16]
 8007f70:	4313      	orrs	r3, r2
 8007f72:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007f74:	78fb      	ldrb	r3, [r7, #3]
 8007f76:	015a      	lsls	r2, r3, #5
 8007f78:	697b      	ldr	r3, [r7, #20]
 8007f7a:	4413      	add	r3, r2
 8007f7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f80:	689b      	ldr	r3, [r3, #8]
 8007f82:	693a      	ldr	r2, [r7, #16]
 8007f84:	4013      	ands	r3, r2
 8007f86:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007f88:	68bb      	ldr	r3, [r7, #8]
}
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	371c      	adds	r7, #28
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f94:	4770      	bx	lr

08007f96 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007f96:	b480      	push	{r7}
 8007f98:	b083      	sub	sp, #12
 8007f9a:	af00      	add	r7, sp, #0
 8007f9c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	695b      	ldr	r3, [r3, #20]
 8007fa2:	f003 0301 	and.w	r3, r3, #1
}
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	370c      	adds	r7, #12
 8007faa:	46bd      	mov	sp, r7
 8007fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb0:	4770      	bx	lr

08007fb2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007fb2:	b480      	push	{r7}
 8007fb4:	b085      	sub	sp, #20
 8007fb6:	af00      	add	r7, sp, #0
 8007fb8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	68fa      	ldr	r2, [r7, #12]
 8007fc8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007fcc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007fd0:	f023 0307 	bic.w	r3, r3, #7
 8007fd4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fdc:	685b      	ldr	r3, [r3, #4]
 8007fde:	68fa      	ldr	r2, [r7, #12]
 8007fe0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007fe4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007fe8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007fea:	2300      	movs	r3, #0
}
 8007fec:	4618      	mov	r0, r3
 8007fee:	3714      	adds	r7, #20
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff6:	4770      	bx	lr

08007ff8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8007ff8:	b480      	push	{r7}
 8007ffa:	b087      	sub	sp, #28
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	60f8      	str	r0, [r7, #12]
 8008000:	460b      	mov	r3, r1
 8008002:	607a      	str	r2, [r7, #4]
 8008004:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	333c      	adds	r3, #60	; 0x3c
 800800e:	3304      	adds	r3, #4
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008014:	693b      	ldr	r3, [r7, #16]
 8008016:	4a26      	ldr	r2, [pc, #152]	; (80080b0 <USB_EP0_OutStart+0xb8>)
 8008018:	4293      	cmp	r3, r2
 800801a:	d90a      	bls.n	8008032 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008028:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800802c:	d101      	bne.n	8008032 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800802e:	2300      	movs	r3, #0
 8008030:	e037      	b.n	80080a2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008032:	697b      	ldr	r3, [r7, #20]
 8008034:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008038:	461a      	mov	r2, r3
 800803a:	2300      	movs	r3, #0
 800803c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800803e:	697b      	ldr	r3, [r7, #20]
 8008040:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008044:	691b      	ldr	r3, [r3, #16]
 8008046:	697a      	ldr	r2, [r7, #20]
 8008048:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800804c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008050:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008052:	697b      	ldr	r3, [r7, #20]
 8008054:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008058:	691b      	ldr	r3, [r3, #16]
 800805a:	697a      	ldr	r2, [r7, #20]
 800805c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008060:	f043 0318 	orr.w	r3, r3, #24
 8008064:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008066:	697b      	ldr	r3, [r7, #20]
 8008068:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800806c:	691b      	ldr	r3, [r3, #16]
 800806e:	697a      	ldr	r2, [r7, #20]
 8008070:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008074:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008078:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800807a:	7afb      	ldrb	r3, [r7, #11]
 800807c:	2b01      	cmp	r3, #1
 800807e:	d10f      	bne.n	80080a0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008080:	697b      	ldr	r3, [r7, #20]
 8008082:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008086:	461a      	mov	r2, r3
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800808c:	697b      	ldr	r3, [r7, #20]
 800808e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	697a      	ldr	r2, [r7, #20]
 8008096:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800809a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800809e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80080a0:	2300      	movs	r3, #0
}
 80080a2:	4618      	mov	r0, r3
 80080a4:	371c      	adds	r7, #28
 80080a6:	46bd      	mov	sp, r7
 80080a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ac:	4770      	bx	lr
 80080ae:	bf00      	nop
 80080b0:	4f54300a 	.word	0x4f54300a

080080b4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b085      	sub	sp, #20
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80080bc:	2300      	movs	r3, #0
 80080be:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	3301      	adds	r3, #1
 80080c4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	4a13      	ldr	r2, [pc, #76]	; (8008118 <USB_CoreReset+0x64>)
 80080ca:	4293      	cmp	r3, r2
 80080cc:	d901      	bls.n	80080d2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80080ce:	2303      	movs	r3, #3
 80080d0:	e01b      	b.n	800810a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	691b      	ldr	r3, [r3, #16]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	daf2      	bge.n	80080c0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80080da:	2300      	movs	r3, #0
 80080dc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	691b      	ldr	r3, [r3, #16]
 80080e2:	f043 0201 	orr.w	r2, r3, #1
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	3301      	adds	r3, #1
 80080ee:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	4a09      	ldr	r2, [pc, #36]	; (8008118 <USB_CoreReset+0x64>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d901      	bls.n	80080fc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80080f8:	2303      	movs	r3, #3
 80080fa:	e006      	b.n	800810a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	691b      	ldr	r3, [r3, #16]
 8008100:	f003 0301 	and.w	r3, r3, #1
 8008104:	2b01      	cmp	r3, #1
 8008106:	d0f0      	beq.n	80080ea <USB_CoreReset+0x36>

  return HAL_OK;
 8008108:	2300      	movs	r3, #0
}
 800810a:	4618      	mov	r0, r3
 800810c:	3714      	adds	r7, #20
 800810e:	46bd      	mov	sp, r7
 8008110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008114:	4770      	bx	lr
 8008116:	bf00      	nop
 8008118:	00030d40 	.word	0x00030d40

0800811c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b084      	sub	sp, #16
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
 8008124:	460b      	mov	r3, r1
 8008126:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008128:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800812c:	f002 fca8 	bl	800aa80 <USBD_static_malloc>
 8008130:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d109      	bne.n	800814c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	32b0      	adds	r2, #176	; 0xb0
 8008142:	2100      	movs	r1, #0
 8008144:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008148:	2302      	movs	r3, #2
 800814a:	e0d4      	b.n	80082f6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800814c:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8008150:	2100      	movs	r1, #0
 8008152:	68f8      	ldr	r0, [r7, #12]
 8008154:	f002 fd02 	bl	800ab5c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	32b0      	adds	r2, #176	; 0xb0
 8008162:	68f9      	ldr	r1, [r7, #12]
 8008164:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	32b0      	adds	r2, #176	; 0xb0
 8008172:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	7c1b      	ldrb	r3, [r3, #16]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d138      	bne.n	80081f6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008184:	4b5e      	ldr	r3, [pc, #376]	; (8008300 <USBD_CDC_Init+0x1e4>)
 8008186:	7819      	ldrb	r1, [r3, #0]
 8008188:	f44f 7300 	mov.w	r3, #512	; 0x200
 800818c:	2202      	movs	r2, #2
 800818e:	6878      	ldr	r0, [r7, #4]
 8008190:	f002 fb53 	bl	800a83a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008194:	4b5a      	ldr	r3, [pc, #360]	; (8008300 <USBD_CDC_Init+0x1e4>)
 8008196:	781b      	ldrb	r3, [r3, #0]
 8008198:	f003 020f 	and.w	r2, r3, #15
 800819c:	6879      	ldr	r1, [r7, #4]
 800819e:	4613      	mov	r3, r2
 80081a0:	009b      	lsls	r3, r3, #2
 80081a2:	4413      	add	r3, r2
 80081a4:	009b      	lsls	r3, r3, #2
 80081a6:	440b      	add	r3, r1
 80081a8:	3324      	adds	r3, #36	; 0x24
 80081aa:	2201      	movs	r2, #1
 80081ac:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80081ae:	4b55      	ldr	r3, [pc, #340]	; (8008304 <USBD_CDC_Init+0x1e8>)
 80081b0:	7819      	ldrb	r1, [r3, #0]
 80081b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80081b6:	2202      	movs	r2, #2
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f002 fb3e 	bl	800a83a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80081be:	4b51      	ldr	r3, [pc, #324]	; (8008304 <USBD_CDC_Init+0x1e8>)
 80081c0:	781b      	ldrb	r3, [r3, #0]
 80081c2:	f003 020f 	and.w	r2, r3, #15
 80081c6:	6879      	ldr	r1, [r7, #4]
 80081c8:	4613      	mov	r3, r2
 80081ca:	009b      	lsls	r3, r3, #2
 80081cc:	4413      	add	r3, r2
 80081ce:	009b      	lsls	r3, r3, #2
 80081d0:	440b      	add	r3, r1
 80081d2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80081d6:	2201      	movs	r2, #1
 80081d8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80081da:	4b4b      	ldr	r3, [pc, #300]	; (8008308 <USBD_CDC_Init+0x1ec>)
 80081dc:	781b      	ldrb	r3, [r3, #0]
 80081de:	f003 020f 	and.w	r2, r3, #15
 80081e2:	6879      	ldr	r1, [r7, #4]
 80081e4:	4613      	mov	r3, r2
 80081e6:	009b      	lsls	r3, r3, #2
 80081e8:	4413      	add	r3, r2
 80081ea:	009b      	lsls	r3, r3, #2
 80081ec:	440b      	add	r3, r1
 80081ee:	3326      	adds	r3, #38	; 0x26
 80081f0:	2210      	movs	r2, #16
 80081f2:	801a      	strh	r2, [r3, #0]
 80081f4:	e035      	b.n	8008262 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80081f6:	4b42      	ldr	r3, [pc, #264]	; (8008300 <USBD_CDC_Init+0x1e4>)
 80081f8:	7819      	ldrb	r1, [r3, #0]
 80081fa:	2340      	movs	r3, #64	; 0x40
 80081fc:	2202      	movs	r2, #2
 80081fe:	6878      	ldr	r0, [r7, #4]
 8008200:	f002 fb1b 	bl	800a83a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008204:	4b3e      	ldr	r3, [pc, #248]	; (8008300 <USBD_CDC_Init+0x1e4>)
 8008206:	781b      	ldrb	r3, [r3, #0]
 8008208:	f003 020f 	and.w	r2, r3, #15
 800820c:	6879      	ldr	r1, [r7, #4]
 800820e:	4613      	mov	r3, r2
 8008210:	009b      	lsls	r3, r3, #2
 8008212:	4413      	add	r3, r2
 8008214:	009b      	lsls	r3, r3, #2
 8008216:	440b      	add	r3, r1
 8008218:	3324      	adds	r3, #36	; 0x24
 800821a:	2201      	movs	r2, #1
 800821c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800821e:	4b39      	ldr	r3, [pc, #228]	; (8008304 <USBD_CDC_Init+0x1e8>)
 8008220:	7819      	ldrb	r1, [r3, #0]
 8008222:	2340      	movs	r3, #64	; 0x40
 8008224:	2202      	movs	r2, #2
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f002 fb07 	bl	800a83a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800822c:	4b35      	ldr	r3, [pc, #212]	; (8008304 <USBD_CDC_Init+0x1e8>)
 800822e:	781b      	ldrb	r3, [r3, #0]
 8008230:	f003 020f 	and.w	r2, r3, #15
 8008234:	6879      	ldr	r1, [r7, #4]
 8008236:	4613      	mov	r3, r2
 8008238:	009b      	lsls	r3, r3, #2
 800823a:	4413      	add	r3, r2
 800823c:	009b      	lsls	r3, r3, #2
 800823e:	440b      	add	r3, r1
 8008240:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008244:	2201      	movs	r2, #1
 8008246:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008248:	4b2f      	ldr	r3, [pc, #188]	; (8008308 <USBD_CDC_Init+0x1ec>)
 800824a:	781b      	ldrb	r3, [r3, #0]
 800824c:	f003 020f 	and.w	r2, r3, #15
 8008250:	6879      	ldr	r1, [r7, #4]
 8008252:	4613      	mov	r3, r2
 8008254:	009b      	lsls	r3, r3, #2
 8008256:	4413      	add	r3, r2
 8008258:	009b      	lsls	r3, r3, #2
 800825a:	440b      	add	r3, r1
 800825c:	3326      	adds	r3, #38	; 0x26
 800825e:	2210      	movs	r2, #16
 8008260:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008262:	4b29      	ldr	r3, [pc, #164]	; (8008308 <USBD_CDC_Init+0x1ec>)
 8008264:	7819      	ldrb	r1, [r3, #0]
 8008266:	2308      	movs	r3, #8
 8008268:	2203      	movs	r2, #3
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	f002 fae5 	bl	800a83a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008270:	4b25      	ldr	r3, [pc, #148]	; (8008308 <USBD_CDC_Init+0x1ec>)
 8008272:	781b      	ldrb	r3, [r3, #0]
 8008274:	f003 020f 	and.w	r2, r3, #15
 8008278:	6879      	ldr	r1, [r7, #4]
 800827a:	4613      	mov	r3, r2
 800827c:	009b      	lsls	r3, r3, #2
 800827e:	4413      	add	r3, r2
 8008280:	009b      	lsls	r3, r3, #2
 8008282:	440b      	add	r3, r1
 8008284:	3324      	adds	r3, #36	; 0x24
 8008286:	2201      	movs	r2, #1
 8008288:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	2200      	movs	r2, #0
 800828e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008298:	687a      	ldr	r2, [r7, #4]
 800829a:	33b0      	adds	r3, #176	; 0xb0
 800829c:	009b      	lsls	r3, r3, #2
 800829e:	4413      	add	r3, r2
 80082a0:	685b      	ldr	r3, [r3, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	2200      	movs	r2, #0
 80082aa:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	2200      	movs	r2, #0
 80082b2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d101      	bne.n	80082c4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80082c0:	2302      	movs	r3, #2
 80082c2:	e018      	b.n	80082f6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	7c1b      	ldrb	r3, [r3, #16]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d10a      	bne.n	80082e2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80082cc:	4b0d      	ldr	r3, [pc, #52]	; (8008304 <USBD_CDC_Init+0x1e8>)
 80082ce:	7819      	ldrb	r1, [r3, #0]
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80082d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80082da:	6878      	ldr	r0, [r7, #4]
 80082dc:	f002 fb9c 	bl	800aa18 <USBD_LL_PrepareReceive>
 80082e0:	e008      	b.n	80082f4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80082e2:	4b08      	ldr	r3, [pc, #32]	; (8008304 <USBD_CDC_Init+0x1e8>)
 80082e4:	7819      	ldrb	r1, [r3, #0]
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80082ec:	2340      	movs	r3, #64	; 0x40
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f002 fb92 	bl	800aa18 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80082f4:	2300      	movs	r3, #0
}
 80082f6:	4618      	mov	r0, r3
 80082f8:	3710      	adds	r7, #16
 80082fa:	46bd      	mov	sp, r7
 80082fc:	bd80      	pop	{r7, pc}
 80082fe:	bf00      	nop
 8008300:	20000097 	.word	0x20000097
 8008304:	20000098 	.word	0x20000098
 8008308:	20000099 	.word	0x20000099

0800830c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b082      	sub	sp, #8
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
 8008314:	460b      	mov	r3, r1
 8008316:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008318:	4b3a      	ldr	r3, [pc, #232]	; (8008404 <USBD_CDC_DeInit+0xf8>)
 800831a:	781b      	ldrb	r3, [r3, #0]
 800831c:	4619      	mov	r1, r3
 800831e:	6878      	ldr	r0, [r7, #4]
 8008320:	f002 fab1 	bl	800a886 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008324:	4b37      	ldr	r3, [pc, #220]	; (8008404 <USBD_CDC_DeInit+0xf8>)
 8008326:	781b      	ldrb	r3, [r3, #0]
 8008328:	f003 020f 	and.w	r2, r3, #15
 800832c:	6879      	ldr	r1, [r7, #4]
 800832e:	4613      	mov	r3, r2
 8008330:	009b      	lsls	r3, r3, #2
 8008332:	4413      	add	r3, r2
 8008334:	009b      	lsls	r3, r3, #2
 8008336:	440b      	add	r3, r1
 8008338:	3324      	adds	r3, #36	; 0x24
 800833a:	2200      	movs	r2, #0
 800833c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800833e:	4b32      	ldr	r3, [pc, #200]	; (8008408 <USBD_CDC_DeInit+0xfc>)
 8008340:	781b      	ldrb	r3, [r3, #0]
 8008342:	4619      	mov	r1, r3
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	f002 fa9e 	bl	800a886 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800834a:	4b2f      	ldr	r3, [pc, #188]	; (8008408 <USBD_CDC_DeInit+0xfc>)
 800834c:	781b      	ldrb	r3, [r3, #0]
 800834e:	f003 020f 	and.w	r2, r3, #15
 8008352:	6879      	ldr	r1, [r7, #4]
 8008354:	4613      	mov	r3, r2
 8008356:	009b      	lsls	r3, r3, #2
 8008358:	4413      	add	r3, r2
 800835a:	009b      	lsls	r3, r3, #2
 800835c:	440b      	add	r3, r1
 800835e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008362:	2200      	movs	r2, #0
 8008364:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8008366:	4b29      	ldr	r3, [pc, #164]	; (800840c <USBD_CDC_DeInit+0x100>)
 8008368:	781b      	ldrb	r3, [r3, #0]
 800836a:	4619      	mov	r1, r3
 800836c:	6878      	ldr	r0, [r7, #4]
 800836e:	f002 fa8a 	bl	800a886 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008372:	4b26      	ldr	r3, [pc, #152]	; (800840c <USBD_CDC_DeInit+0x100>)
 8008374:	781b      	ldrb	r3, [r3, #0]
 8008376:	f003 020f 	and.w	r2, r3, #15
 800837a:	6879      	ldr	r1, [r7, #4]
 800837c:	4613      	mov	r3, r2
 800837e:	009b      	lsls	r3, r3, #2
 8008380:	4413      	add	r3, r2
 8008382:	009b      	lsls	r3, r3, #2
 8008384:	440b      	add	r3, r1
 8008386:	3324      	adds	r3, #36	; 0x24
 8008388:	2200      	movs	r2, #0
 800838a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800838c:	4b1f      	ldr	r3, [pc, #124]	; (800840c <USBD_CDC_DeInit+0x100>)
 800838e:	781b      	ldrb	r3, [r3, #0]
 8008390:	f003 020f 	and.w	r2, r3, #15
 8008394:	6879      	ldr	r1, [r7, #4]
 8008396:	4613      	mov	r3, r2
 8008398:	009b      	lsls	r3, r3, #2
 800839a:	4413      	add	r3, r2
 800839c:	009b      	lsls	r3, r3, #2
 800839e:	440b      	add	r3, r1
 80083a0:	3326      	adds	r3, #38	; 0x26
 80083a2:	2200      	movs	r2, #0
 80083a4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	32b0      	adds	r2, #176	; 0xb0
 80083b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d01f      	beq.n	80083f8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80083be:	687a      	ldr	r2, [r7, #4]
 80083c0:	33b0      	adds	r3, #176	; 0xb0
 80083c2:	009b      	lsls	r3, r3, #2
 80083c4:	4413      	add	r3, r2
 80083c6:	685b      	ldr	r3, [r3, #4]
 80083c8:	685b      	ldr	r3, [r3, #4]
 80083ca:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	32b0      	adds	r2, #176	; 0xb0
 80083d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083da:	4618      	mov	r0, r3
 80083dc:	f002 fb5e 	bl	800aa9c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	32b0      	adds	r2, #176	; 0xb0
 80083ea:	2100      	movs	r1, #0
 80083ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2200      	movs	r2, #0
 80083f4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80083f8:	2300      	movs	r3, #0
}
 80083fa:	4618      	mov	r0, r3
 80083fc:	3708      	adds	r7, #8
 80083fe:	46bd      	mov	sp, r7
 8008400:	bd80      	pop	{r7, pc}
 8008402:	bf00      	nop
 8008404:	20000097 	.word	0x20000097
 8008408:	20000098 	.word	0x20000098
 800840c:	20000099 	.word	0x20000099

08008410 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b086      	sub	sp, #24
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
 8008418:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	32b0      	adds	r2, #176	; 0xb0
 8008424:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008428:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800842a:	2300      	movs	r3, #0
 800842c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800842e:	2300      	movs	r3, #0
 8008430:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008432:	2300      	movs	r3, #0
 8008434:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008436:	693b      	ldr	r3, [r7, #16]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d101      	bne.n	8008440 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800843c:	2303      	movs	r3, #3
 800843e:	e0bf      	b.n	80085c0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	781b      	ldrb	r3, [r3, #0]
 8008444:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008448:	2b00      	cmp	r3, #0
 800844a:	d050      	beq.n	80084ee <USBD_CDC_Setup+0xde>
 800844c:	2b20      	cmp	r3, #32
 800844e:	f040 80af 	bne.w	80085b0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	88db      	ldrh	r3, [r3, #6]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d03a      	beq.n	80084d0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	781b      	ldrb	r3, [r3, #0]
 800845e:	b25b      	sxtb	r3, r3
 8008460:	2b00      	cmp	r3, #0
 8008462:	da1b      	bge.n	800849c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800846a:	687a      	ldr	r2, [r7, #4]
 800846c:	33b0      	adds	r3, #176	; 0xb0
 800846e:	009b      	lsls	r3, r3, #2
 8008470:	4413      	add	r3, r2
 8008472:	685b      	ldr	r3, [r3, #4]
 8008474:	689b      	ldr	r3, [r3, #8]
 8008476:	683a      	ldr	r2, [r7, #0]
 8008478:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800847a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800847c:	683a      	ldr	r2, [r7, #0]
 800847e:	88d2      	ldrh	r2, [r2, #6]
 8008480:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	88db      	ldrh	r3, [r3, #6]
 8008486:	2b07      	cmp	r3, #7
 8008488:	bf28      	it	cs
 800848a:	2307      	movcs	r3, #7
 800848c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800848e:	693b      	ldr	r3, [r7, #16]
 8008490:	89fa      	ldrh	r2, [r7, #14]
 8008492:	4619      	mov	r1, r3
 8008494:	6878      	ldr	r0, [r7, #4]
 8008496:	f001 fd89 	bl	8009fac <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800849a:	e090      	b.n	80085be <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	785a      	ldrb	r2, [r3, #1]
 80084a0:	693b      	ldr	r3, [r7, #16]
 80084a2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	88db      	ldrh	r3, [r3, #6]
 80084aa:	2b3f      	cmp	r3, #63	; 0x3f
 80084ac:	d803      	bhi.n	80084b6 <USBD_CDC_Setup+0xa6>
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	88db      	ldrh	r3, [r3, #6]
 80084b2:	b2da      	uxtb	r2, r3
 80084b4:	e000      	b.n	80084b8 <USBD_CDC_Setup+0xa8>
 80084b6:	2240      	movs	r2, #64	; 0x40
 80084b8:	693b      	ldr	r3, [r7, #16]
 80084ba:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80084be:	6939      	ldr	r1, [r7, #16]
 80084c0:	693b      	ldr	r3, [r7, #16]
 80084c2:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80084c6:	461a      	mov	r2, r3
 80084c8:	6878      	ldr	r0, [r7, #4]
 80084ca:	f001 fd9b 	bl	800a004 <USBD_CtlPrepareRx>
      break;
 80084ce:	e076      	b.n	80085be <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80084d6:	687a      	ldr	r2, [r7, #4]
 80084d8:	33b0      	adds	r3, #176	; 0xb0
 80084da:	009b      	lsls	r3, r3, #2
 80084dc:	4413      	add	r3, r2
 80084de:	685b      	ldr	r3, [r3, #4]
 80084e0:	689b      	ldr	r3, [r3, #8]
 80084e2:	683a      	ldr	r2, [r7, #0]
 80084e4:	7850      	ldrb	r0, [r2, #1]
 80084e6:	2200      	movs	r2, #0
 80084e8:	6839      	ldr	r1, [r7, #0]
 80084ea:	4798      	blx	r3
      break;
 80084ec:	e067      	b.n	80085be <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	785b      	ldrb	r3, [r3, #1]
 80084f2:	2b0b      	cmp	r3, #11
 80084f4:	d851      	bhi.n	800859a <USBD_CDC_Setup+0x18a>
 80084f6:	a201      	add	r2, pc, #4	; (adr r2, 80084fc <USBD_CDC_Setup+0xec>)
 80084f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084fc:	0800852d 	.word	0x0800852d
 8008500:	080085a9 	.word	0x080085a9
 8008504:	0800859b 	.word	0x0800859b
 8008508:	0800859b 	.word	0x0800859b
 800850c:	0800859b 	.word	0x0800859b
 8008510:	0800859b 	.word	0x0800859b
 8008514:	0800859b 	.word	0x0800859b
 8008518:	0800859b 	.word	0x0800859b
 800851c:	0800859b 	.word	0x0800859b
 8008520:	0800859b 	.word	0x0800859b
 8008524:	08008557 	.word	0x08008557
 8008528:	08008581 	.word	0x08008581
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008532:	b2db      	uxtb	r3, r3
 8008534:	2b03      	cmp	r3, #3
 8008536:	d107      	bne.n	8008548 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008538:	f107 030a 	add.w	r3, r7, #10
 800853c:	2202      	movs	r2, #2
 800853e:	4619      	mov	r1, r3
 8008540:	6878      	ldr	r0, [r7, #4]
 8008542:	f001 fd33 	bl	8009fac <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008546:	e032      	b.n	80085ae <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008548:	6839      	ldr	r1, [r7, #0]
 800854a:	6878      	ldr	r0, [r7, #4]
 800854c:	f001 fcbd 	bl	8009eca <USBD_CtlError>
            ret = USBD_FAIL;
 8008550:	2303      	movs	r3, #3
 8008552:	75fb      	strb	r3, [r7, #23]
          break;
 8008554:	e02b      	b.n	80085ae <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800855c:	b2db      	uxtb	r3, r3
 800855e:	2b03      	cmp	r3, #3
 8008560:	d107      	bne.n	8008572 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008562:	f107 030d 	add.w	r3, r7, #13
 8008566:	2201      	movs	r2, #1
 8008568:	4619      	mov	r1, r3
 800856a:	6878      	ldr	r0, [r7, #4]
 800856c:	f001 fd1e 	bl	8009fac <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008570:	e01d      	b.n	80085ae <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008572:	6839      	ldr	r1, [r7, #0]
 8008574:	6878      	ldr	r0, [r7, #4]
 8008576:	f001 fca8 	bl	8009eca <USBD_CtlError>
            ret = USBD_FAIL;
 800857a:	2303      	movs	r3, #3
 800857c:	75fb      	strb	r3, [r7, #23]
          break;
 800857e:	e016      	b.n	80085ae <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008586:	b2db      	uxtb	r3, r3
 8008588:	2b03      	cmp	r3, #3
 800858a:	d00f      	beq.n	80085ac <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800858c:	6839      	ldr	r1, [r7, #0]
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	f001 fc9b 	bl	8009eca <USBD_CtlError>
            ret = USBD_FAIL;
 8008594:	2303      	movs	r3, #3
 8008596:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008598:	e008      	b.n	80085ac <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800859a:	6839      	ldr	r1, [r7, #0]
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	f001 fc94 	bl	8009eca <USBD_CtlError>
          ret = USBD_FAIL;
 80085a2:	2303      	movs	r3, #3
 80085a4:	75fb      	strb	r3, [r7, #23]
          break;
 80085a6:	e002      	b.n	80085ae <USBD_CDC_Setup+0x19e>
          break;
 80085a8:	bf00      	nop
 80085aa:	e008      	b.n	80085be <USBD_CDC_Setup+0x1ae>
          break;
 80085ac:	bf00      	nop
      }
      break;
 80085ae:	e006      	b.n	80085be <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80085b0:	6839      	ldr	r1, [r7, #0]
 80085b2:	6878      	ldr	r0, [r7, #4]
 80085b4:	f001 fc89 	bl	8009eca <USBD_CtlError>
      ret = USBD_FAIL;
 80085b8:	2303      	movs	r3, #3
 80085ba:	75fb      	strb	r3, [r7, #23]
      break;
 80085bc:	bf00      	nop
  }

  return (uint8_t)ret;
 80085be:	7dfb      	ldrb	r3, [r7, #23]
}
 80085c0:	4618      	mov	r0, r3
 80085c2:	3718      	adds	r7, #24
 80085c4:	46bd      	mov	sp, r7
 80085c6:	bd80      	pop	{r7, pc}

080085c8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b084      	sub	sp, #16
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]
 80085d0:	460b      	mov	r3, r1
 80085d2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80085da:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	32b0      	adds	r2, #176	; 0xb0
 80085e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d101      	bne.n	80085f2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80085ee:	2303      	movs	r3, #3
 80085f0:	e065      	b.n	80086be <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	32b0      	adds	r2, #176	; 0xb0
 80085fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008600:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008602:	78fb      	ldrb	r3, [r7, #3]
 8008604:	f003 020f 	and.w	r2, r3, #15
 8008608:	6879      	ldr	r1, [r7, #4]
 800860a:	4613      	mov	r3, r2
 800860c:	009b      	lsls	r3, r3, #2
 800860e:	4413      	add	r3, r2
 8008610:	009b      	lsls	r3, r3, #2
 8008612:	440b      	add	r3, r1
 8008614:	3318      	adds	r3, #24
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d02f      	beq.n	800867c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800861c:	78fb      	ldrb	r3, [r7, #3]
 800861e:	f003 020f 	and.w	r2, r3, #15
 8008622:	6879      	ldr	r1, [r7, #4]
 8008624:	4613      	mov	r3, r2
 8008626:	009b      	lsls	r3, r3, #2
 8008628:	4413      	add	r3, r2
 800862a:	009b      	lsls	r3, r3, #2
 800862c:	440b      	add	r3, r1
 800862e:	3318      	adds	r3, #24
 8008630:	681a      	ldr	r2, [r3, #0]
 8008632:	78fb      	ldrb	r3, [r7, #3]
 8008634:	f003 010f 	and.w	r1, r3, #15
 8008638:	68f8      	ldr	r0, [r7, #12]
 800863a:	460b      	mov	r3, r1
 800863c:	00db      	lsls	r3, r3, #3
 800863e:	440b      	add	r3, r1
 8008640:	009b      	lsls	r3, r3, #2
 8008642:	4403      	add	r3, r0
 8008644:	3348      	adds	r3, #72	; 0x48
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	fbb2 f1f3 	udiv	r1, r2, r3
 800864c:	fb01 f303 	mul.w	r3, r1, r3
 8008650:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008652:	2b00      	cmp	r3, #0
 8008654:	d112      	bne.n	800867c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008656:	78fb      	ldrb	r3, [r7, #3]
 8008658:	f003 020f 	and.w	r2, r3, #15
 800865c:	6879      	ldr	r1, [r7, #4]
 800865e:	4613      	mov	r3, r2
 8008660:	009b      	lsls	r3, r3, #2
 8008662:	4413      	add	r3, r2
 8008664:	009b      	lsls	r3, r3, #2
 8008666:	440b      	add	r3, r1
 8008668:	3318      	adds	r3, #24
 800866a:	2200      	movs	r2, #0
 800866c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800866e:	78f9      	ldrb	r1, [r7, #3]
 8008670:	2300      	movs	r3, #0
 8008672:	2200      	movs	r2, #0
 8008674:	6878      	ldr	r0, [r7, #4]
 8008676:	f002 f9ae 	bl	800a9d6 <USBD_LL_Transmit>
 800867a:	e01f      	b.n	80086bc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	2200      	movs	r2, #0
 8008680:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800868a:	687a      	ldr	r2, [r7, #4]
 800868c:	33b0      	adds	r3, #176	; 0xb0
 800868e:	009b      	lsls	r3, r3, #2
 8008690:	4413      	add	r3, r2
 8008692:	685b      	ldr	r3, [r3, #4]
 8008694:	691b      	ldr	r3, [r3, #16]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d010      	beq.n	80086bc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80086a0:	687a      	ldr	r2, [r7, #4]
 80086a2:	33b0      	adds	r3, #176	; 0xb0
 80086a4:	009b      	lsls	r3, r3, #2
 80086a6:	4413      	add	r3, r2
 80086a8:	685b      	ldr	r3, [r3, #4]
 80086aa:	691b      	ldr	r3, [r3, #16]
 80086ac:	68ba      	ldr	r2, [r7, #8]
 80086ae:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80086b2:	68ba      	ldr	r2, [r7, #8]
 80086b4:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80086b8:	78fa      	ldrb	r2, [r7, #3]
 80086ba:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80086bc:	2300      	movs	r3, #0
}
 80086be:	4618      	mov	r0, r3
 80086c0:	3710      	adds	r7, #16
 80086c2:	46bd      	mov	sp, r7
 80086c4:	bd80      	pop	{r7, pc}

080086c6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80086c6:	b580      	push	{r7, lr}
 80086c8:	b084      	sub	sp, #16
 80086ca:	af00      	add	r7, sp, #0
 80086cc:	6078      	str	r0, [r7, #4]
 80086ce:	460b      	mov	r3, r1
 80086d0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	32b0      	adds	r2, #176	; 0xb0
 80086dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086e0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	32b0      	adds	r2, #176	; 0xb0
 80086ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d101      	bne.n	80086f8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80086f4:	2303      	movs	r3, #3
 80086f6:	e01a      	b.n	800872e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80086f8:	78fb      	ldrb	r3, [r7, #3]
 80086fa:	4619      	mov	r1, r3
 80086fc:	6878      	ldr	r0, [r7, #4]
 80086fe:	f002 f9ac 	bl	800aa5a <USBD_LL_GetRxDataSize>
 8008702:	4602      	mov	r2, r0
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008710:	687a      	ldr	r2, [r7, #4]
 8008712:	33b0      	adds	r3, #176	; 0xb0
 8008714:	009b      	lsls	r3, r3, #2
 8008716:	4413      	add	r3, r2
 8008718:	685b      	ldr	r3, [r3, #4]
 800871a:	68db      	ldr	r3, [r3, #12]
 800871c:	68fa      	ldr	r2, [r7, #12]
 800871e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8008722:	68fa      	ldr	r2, [r7, #12]
 8008724:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8008728:	4611      	mov	r1, r2
 800872a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800872c:	2300      	movs	r3, #0
}
 800872e:	4618      	mov	r0, r3
 8008730:	3710      	adds	r7, #16
 8008732:	46bd      	mov	sp, r7
 8008734:	bd80      	pop	{r7, pc}

08008736 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008736:	b580      	push	{r7, lr}
 8008738:	b084      	sub	sp, #16
 800873a:	af00      	add	r7, sp, #0
 800873c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	32b0      	adds	r2, #176	; 0xb0
 8008748:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800874c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d101      	bne.n	8008758 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008754:	2303      	movs	r3, #3
 8008756:	e025      	b.n	80087a4 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800875e:	687a      	ldr	r2, [r7, #4]
 8008760:	33b0      	adds	r3, #176	; 0xb0
 8008762:	009b      	lsls	r3, r3, #2
 8008764:	4413      	add	r3, r2
 8008766:	685b      	ldr	r3, [r3, #4]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d01a      	beq.n	80087a2 <USBD_CDC_EP0_RxReady+0x6c>
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008772:	2bff      	cmp	r3, #255	; 0xff
 8008774:	d015      	beq.n	80087a2 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800877c:	687a      	ldr	r2, [r7, #4]
 800877e:	33b0      	adds	r3, #176	; 0xb0
 8008780:	009b      	lsls	r3, r3, #2
 8008782:	4413      	add	r3, r2
 8008784:	685b      	ldr	r3, [r3, #4]
 8008786:	689b      	ldr	r3, [r3, #8]
 8008788:	68fa      	ldr	r2, [r7, #12]
 800878a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800878e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008790:	68fa      	ldr	r2, [r7, #12]
 8008792:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008796:	b292      	uxth	r2, r2
 8008798:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	22ff      	movs	r2, #255	; 0xff
 800879e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80087a2:	2300      	movs	r3, #0
}
 80087a4:	4618      	mov	r0, r3
 80087a6:	3710      	adds	r7, #16
 80087a8:	46bd      	mov	sp, r7
 80087aa:	bd80      	pop	{r7, pc}

080087ac <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80087ac:	b580      	push	{r7, lr}
 80087ae:	b086      	sub	sp, #24
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80087b4:	2182      	movs	r1, #130	; 0x82
 80087b6:	4818      	ldr	r0, [pc, #96]	; (8008818 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80087b8:	f000 fd4f 	bl	800925a <USBD_GetEpDesc>
 80087bc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80087be:	2101      	movs	r1, #1
 80087c0:	4815      	ldr	r0, [pc, #84]	; (8008818 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80087c2:	f000 fd4a 	bl	800925a <USBD_GetEpDesc>
 80087c6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80087c8:	2181      	movs	r1, #129	; 0x81
 80087ca:	4813      	ldr	r0, [pc, #76]	; (8008818 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80087cc:	f000 fd45 	bl	800925a <USBD_GetEpDesc>
 80087d0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80087d2:	697b      	ldr	r3, [r7, #20]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d002      	beq.n	80087de <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	2210      	movs	r2, #16
 80087dc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80087de:	693b      	ldr	r3, [r7, #16]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d006      	beq.n	80087f2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80087e4:	693b      	ldr	r3, [r7, #16]
 80087e6:	2200      	movs	r2, #0
 80087e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80087ec:	711a      	strb	r2, [r3, #4]
 80087ee:	2200      	movs	r2, #0
 80087f0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d006      	beq.n	8008806 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	2200      	movs	r2, #0
 80087fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008800:	711a      	strb	r2, [r3, #4]
 8008802:	2200      	movs	r2, #0
 8008804:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	2243      	movs	r2, #67	; 0x43
 800880a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800880c:	4b02      	ldr	r3, [pc, #8]	; (8008818 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800880e:	4618      	mov	r0, r3
 8008810:	3718      	adds	r7, #24
 8008812:	46bd      	mov	sp, r7
 8008814:	bd80      	pop	{r7, pc}
 8008816:	bf00      	nop
 8008818:	20000054 	.word	0x20000054

0800881c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b086      	sub	sp, #24
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008824:	2182      	movs	r1, #130	; 0x82
 8008826:	4818      	ldr	r0, [pc, #96]	; (8008888 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008828:	f000 fd17 	bl	800925a <USBD_GetEpDesc>
 800882c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800882e:	2101      	movs	r1, #1
 8008830:	4815      	ldr	r0, [pc, #84]	; (8008888 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008832:	f000 fd12 	bl	800925a <USBD_GetEpDesc>
 8008836:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008838:	2181      	movs	r1, #129	; 0x81
 800883a:	4813      	ldr	r0, [pc, #76]	; (8008888 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800883c:	f000 fd0d 	bl	800925a <USBD_GetEpDesc>
 8008840:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008842:	697b      	ldr	r3, [r7, #20]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d002      	beq.n	800884e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008848:	697b      	ldr	r3, [r7, #20]
 800884a:	2210      	movs	r2, #16
 800884c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800884e:	693b      	ldr	r3, [r7, #16]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d006      	beq.n	8008862 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008854:	693b      	ldr	r3, [r7, #16]
 8008856:	2200      	movs	r2, #0
 8008858:	711a      	strb	r2, [r3, #4]
 800885a:	2200      	movs	r2, #0
 800885c:	f042 0202 	orr.w	r2, r2, #2
 8008860:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d006      	beq.n	8008876 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	2200      	movs	r2, #0
 800886c:	711a      	strb	r2, [r3, #4]
 800886e:	2200      	movs	r2, #0
 8008870:	f042 0202 	orr.w	r2, r2, #2
 8008874:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2243      	movs	r2, #67	; 0x43
 800887a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800887c:	4b02      	ldr	r3, [pc, #8]	; (8008888 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800887e:	4618      	mov	r0, r3
 8008880:	3718      	adds	r7, #24
 8008882:	46bd      	mov	sp, r7
 8008884:	bd80      	pop	{r7, pc}
 8008886:	bf00      	nop
 8008888:	20000054 	.word	0x20000054

0800888c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800888c:	b580      	push	{r7, lr}
 800888e:	b086      	sub	sp, #24
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008894:	2182      	movs	r1, #130	; 0x82
 8008896:	4818      	ldr	r0, [pc, #96]	; (80088f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008898:	f000 fcdf 	bl	800925a <USBD_GetEpDesc>
 800889c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800889e:	2101      	movs	r1, #1
 80088a0:	4815      	ldr	r0, [pc, #84]	; (80088f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80088a2:	f000 fcda 	bl	800925a <USBD_GetEpDesc>
 80088a6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80088a8:	2181      	movs	r1, #129	; 0x81
 80088aa:	4813      	ldr	r0, [pc, #76]	; (80088f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80088ac:	f000 fcd5 	bl	800925a <USBD_GetEpDesc>
 80088b0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80088b2:	697b      	ldr	r3, [r7, #20]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d002      	beq.n	80088be <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80088b8:	697b      	ldr	r3, [r7, #20]
 80088ba:	2210      	movs	r2, #16
 80088bc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80088be:	693b      	ldr	r3, [r7, #16]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d006      	beq.n	80088d2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80088c4:	693b      	ldr	r3, [r7, #16]
 80088c6:	2200      	movs	r2, #0
 80088c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80088cc:	711a      	strb	r2, [r3, #4]
 80088ce:	2200      	movs	r2, #0
 80088d0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d006      	beq.n	80088e6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	2200      	movs	r2, #0
 80088dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80088e0:	711a      	strb	r2, [r3, #4]
 80088e2:	2200      	movs	r2, #0
 80088e4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2243      	movs	r2, #67	; 0x43
 80088ea:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80088ec:	4b02      	ldr	r3, [pc, #8]	; (80088f8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80088ee:	4618      	mov	r0, r3
 80088f0:	3718      	adds	r7, #24
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bd80      	pop	{r7, pc}
 80088f6:	bf00      	nop
 80088f8:	20000054 	.word	0x20000054

080088fc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80088fc:	b480      	push	{r7}
 80088fe:	b083      	sub	sp, #12
 8008900:	af00      	add	r7, sp, #0
 8008902:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	220a      	movs	r2, #10
 8008908:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800890a:	4b03      	ldr	r3, [pc, #12]	; (8008918 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800890c:	4618      	mov	r0, r3
 800890e:	370c      	adds	r7, #12
 8008910:	46bd      	mov	sp, r7
 8008912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008916:	4770      	bx	lr
 8008918:	20000010 	.word	0x20000010

0800891c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800891c:	b480      	push	{r7}
 800891e:	b083      	sub	sp, #12
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
 8008924:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d101      	bne.n	8008930 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800892c:	2303      	movs	r3, #3
 800892e:	e009      	b.n	8008944 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008936:	687a      	ldr	r2, [r7, #4]
 8008938:	33b0      	adds	r3, #176	; 0xb0
 800893a:	009b      	lsls	r3, r3, #2
 800893c:	4413      	add	r3, r2
 800893e:	683a      	ldr	r2, [r7, #0]
 8008940:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008942:	2300      	movs	r3, #0
}
 8008944:	4618      	mov	r0, r3
 8008946:	370c      	adds	r7, #12
 8008948:	46bd      	mov	sp, r7
 800894a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894e:	4770      	bx	lr

08008950 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008950:	b480      	push	{r7}
 8008952:	b087      	sub	sp, #28
 8008954:	af00      	add	r7, sp, #0
 8008956:	60f8      	str	r0, [r7, #12]
 8008958:	60b9      	str	r1, [r7, #8]
 800895a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	32b0      	adds	r2, #176	; 0xb0
 8008966:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800896a:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800896c:	697b      	ldr	r3, [r7, #20]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d101      	bne.n	8008976 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008972:	2303      	movs	r3, #3
 8008974:	e008      	b.n	8008988 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008976:	697b      	ldr	r3, [r7, #20]
 8008978:	68ba      	ldr	r2, [r7, #8]
 800897a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800897e:	697b      	ldr	r3, [r7, #20]
 8008980:	687a      	ldr	r2, [r7, #4]
 8008982:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8008986:	2300      	movs	r3, #0
}
 8008988:	4618      	mov	r0, r3
 800898a:	371c      	adds	r7, #28
 800898c:	46bd      	mov	sp, r7
 800898e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008992:	4770      	bx	lr

08008994 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008994:	b480      	push	{r7}
 8008996:	b085      	sub	sp, #20
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
 800899c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	32b0      	adds	r2, #176	; 0xb0
 80089a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089ac:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d101      	bne.n	80089b8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80089b4:	2303      	movs	r3, #3
 80089b6:	e004      	b.n	80089c2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	683a      	ldr	r2, [r7, #0]
 80089bc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80089c0:	2300      	movs	r3, #0
}
 80089c2:	4618      	mov	r0, r3
 80089c4:	3714      	adds	r7, #20
 80089c6:	46bd      	mov	sp, r7
 80089c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089cc:	4770      	bx	lr
	...

080089d0 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b084      	sub	sp, #16
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	32b0      	adds	r2, #176	; 0xb0
 80089e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089e6:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 80089e8:	2301      	movs	r3, #1
 80089ea:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	32b0      	adds	r2, #176	; 0xb0
 80089f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d101      	bne.n	8008a02 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80089fe:	2303      	movs	r3, #3
 8008a00:	e025      	b.n	8008a4e <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d11f      	bne.n	8008a4c <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008a0c:	68bb      	ldr	r3, [r7, #8]
 8008a0e:	2201      	movs	r2, #1
 8008a10:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008a14:	4b10      	ldr	r3, [pc, #64]	; (8008a58 <USBD_CDC_TransmitPacket+0x88>)
 8008a16:	781b      	ldrb	r3, [r3, #0]
 8008a18:	f003 020f 	and.w	r2, r3, #15
 8008a1c:	68bb      	ldr	r3, [r7, #8]
 8008a1e:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8008a22:	6878      	ldr	r0, [r7, #4]
 8008a24:	4613      	mov	r3, r2
 8008a26:	009b      	lsls	r3, r3, #2
 8008a28:	4413      	add	r3, r2
 8008a2a:	009b      	lsls	r3, r3, #2
 8008a2c:	4403      	add	r3, r0
 8008a2e:	3318      	adds	r3, #24
 8008a30:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008a32:	4b09      	ldr	r3, [pc, #36]	; (8008a58 <USBD_CDC_TransmitPacket+0x88>)
 8008a34:	7819      	ldrb	r1, [r3, #0]
 8008a36:	68bb      	ldr	r3, [r7, #8]
 8008a38:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f001 ffc7 	bl	800a9d6 <USBD_LL_Transmit>

    ret = USBD_OK;
 8008a48:	2300      	movs	r3, #0
 8008a4a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008a4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	3710      	adds	r7, #16
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bd80      	pop	{r7, pc}
 8008a56:	bf00      	nop
 8008a58:	20000097 	.word	0x20000097

08008a5c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b084      	sub	sp, #16
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	32b0      	adds	r2, #176	; 0xb0
 8008a6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a72:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	32b0      	adds	r2, #176	; 0xb0
 8008a7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d101      	bne.n	8008a8a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008a86:	2303      	movs	r3, #3
 8008a88:	e018      	b.n	8008abc <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	7c1b      	ldrb	r3, [r3, #16]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d10a      	bne.n	8008aa8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008a92:	4b0c      	ldr	r3, [pc, #48]	; (8008ac4 <USBD_CDC_ReceivePacket+0x68>)
 8008a94:	7819      	ldrb	r1, [r3, #0]
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008a9c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008aa0:	6878      	ldr	r0, [r7, #4]
 8008aa2:	f001 ffb9 	bl	800aa18 <USBD_LL_PrepareReceive>
 8008aa6:	e008      	b.n	8008aba <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008aa8:	4b06      	ldr	r3, [pc, #24]	; (8008ac4 <USBD_CDC_ReceivePacket+0x68>)
 8008aaa:	7819      	ldrb	r1, [r3, #0]
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008ab2:	2340      	movs	r3, #64	; 0x40
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	f001 ffaf 	bl	800aa18 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008aba:	2300      	movs	r3, #0
}
 8008abc:	4618      	mov	r0, r3
 8008abe:	3710      	adds	r7, #16
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	bd80      	pop	{r7, pc}
 8008ac4:	20000098 	.word	0x20000098

08008ac8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b086      	sub	sp, #24
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	60f8      	str	r0, [r7, #12]
 8008ad0:	60b9      	str	r1, [r7, #8]
 8008ad2:	4613      	mov	r3, r2
 8008ad4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d101      	bne.n	8008ae0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008adc:	2303      	movs	r3, #3
 8008ade:	e01f      	b.n	8008b20 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	2200      	movs	r2, #0
 8008aec:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	2200      	movs	r2, #0
 8008af4:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d003      	beq.n	8008b06 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	68ba      	ldr	r2, [r7, #8]
 8008b02:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	2201      	movs	r2, #1
 8008b0a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	79fa      	ldrb	r2, [r7, #7]
 8008b12:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008b14:	68f8      	ldr	r0, [r7, #12]
 8008b16:	f001 fe29 	bl	800a76c <USBD_LL_Init>
 8008b1a:	4603      	mov	r3, r0
 8008b1c:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008b1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b20:	4618      	mov	r0, r3
 8008b22:	3718      	adds	r7, #24
 8008b24:	46bd      	mov	sp, r7
 8008b26:	bd80      	pop	{r7, pc}

08008b28 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b084      	sub	sp, #16
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
 8008b30:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008b32:	2300      	movs	r3, #0
 8008b34:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d101      	bne.n	8008b40 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008b3c:	2303      	movs	r3, #3
 8008b3e:	e025      	b.n	8008b8c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	683a      	ldr	r2, [r7, #0]
 8008b44:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	32ae      	adds	r2, #174	; 0xae
 8008b52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d00f      	beq.n	8008b7c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	32ae      	adds	r2, #174	; 0xae
 8008b66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b6c:	f107 020e 	add.w	r2, r7, #14
 8008b70:	4610      	mov	r0, r2
 8008b72:	4798      	blx	r3
 8008b74:	4602      	mov	r2, r0
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8008b82:	1c5a      	adds	r2, r3, #1
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8008b8a:	2300      	movs	r3, #0
}
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	3710      	adds	r7, #16
 8008b90:	46bd      	mov	sp, r7
 8008b92:	bd80      	pop	{r7, pc}

08008b94 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b082      	sub	sp, #8
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008b9c:	6878      	ldr	r0, [r7, #4]
 8008b9e:	f001 fe31 	bl	800a804 <USBD_LL_Start>
 8008ba2:	4603      	mov	r3, r0
}
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	3708      	adds	r7, #8
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	bd80      	pop	{r7, pc}

08008bac <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008bac:	b480      	push	{r7}
 8008bae:	b083      	sub	sp, #12
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008bb4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	370c      	adds	r7, #12
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc0:	4770      	bx	lr

08008bc2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008bc2:	b580      	push	{r7, lr}
 8008bc4:	b084      	sub	sp, #16
 8008bc6:	af00      	add	r7, sp, #0
 8008bc8:	6078      	str	r0, [r7, #4]
 8008bca:	460b      	mov	r3, r1
 8008bcc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008bce:	2300      	movs	r3, #0
 8008bd0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d009      	beq.n	8008bf0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	78fa      	ldrb	r2, [r7, #3]
 8008be6:	4611      	mov	r1, r2
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	4798      	blx	r3
 8008bec:	4603      	mov	r3, r0
 8008bee:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	3710      	adds	r7, #16
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	bd80      	pop	{r7, pc}

08008bfa <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008bfa:	b580      	push	{r7, lr}
 8008bfc:	b084      	sub	sp, #16
 8008bfe:	af00      	add	r7, sp, #0
 8008c00:	6078      	str	r0, [r7, #4]
 8008c02:	460b      	mov	r3, r1
 8008c04:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008c06:	2300      	movs	r3, #0
 8008c08:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c10:	685b      	ldr	r3, [r3, #4]
 8008c12:	78fa      	ldrb	r2, [r7, #3]
 8008c14:	4611      	mov	r1, r2
 8008c16:	6878      	ldr	r0, [r7, #4]
 8008c18:	4798      	blx	r3
 8008c1a:	4603      	mov	r3, r0
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d001      	beq.n	8008c24 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008c20:	2303      	movs	r3, #3
 8008c22:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008c24:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c26:	4618      	mov	r0, r3
 8008c28:	3710      	adds	r7, #16
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	bd80      	pop	{r7, pc}

08008c2e <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008c2e:	b580      	push	{r7, lr}
 8008c30:	b084      	sub	sp, #16
 8008c32:	af00      	add	r7, sp, #0
 8008c34:	6078      	str	r0, [r7, #4]
 8008c36:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008c3e:	6839      	ldr	r1, [r7, #0]
 8008c40:	4618      	mov	r0, r3
 8008c42:	f001 f908 	bl	8009e56 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	2201      	movs	r2, #1
 8008c4a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8008c54:	461a      	mov	r2, r3
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008c62:	f003 031f 	and.w	r3, r3, #31
 8008c66:	2b02      	cmp	r3, #2
 8008c68:	d01a      	beq.n	8008ca0 <USBD_LL_SetupStage+0x72>
 8008c6a:	2b02      	cmp	r3, #2
 8008c6c:	d822      	bhi.n	8008cb4 <USBD_LL_SetupStage+0x86>
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d002      	beq.n	8008c78 <USBD_LL_SetupStage+0x4a>
 8008c72:	2b01      	cmp	r3, #1
 8008c74:	d00a      	beq.n	8008c8c <USBD_LL_SetupStage+0x5e>
 8008c76:	e01d      	b.n	8008cb4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008c7e:	4619      	mov	r1, r3
 8008c80:	6878      	ldr	r0, [r7, #4]
 8008c82:	f000 fb5f 	bl	8009344 <USBD_StdDevReq>
 8008c86:	4603      	mov	r3, r0
 8008c88:	73fb      	strb	r3, [r7, #15]
      break;
 8008c8a:	e020      	b.n	8008cce <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008c92:	4619      	mov	r1, r3
 8008c94:	6878      	ldr	r0, [r7, #4]
 8008c96:	f000 fbc7 	bl	8009428 <USBD_StdItfReq>
 8008c9a:	4603      	mov	r3, r0
 8008c9c:	73fb      	strb	r3, [r7, #15]
      break;
 8008c9e:	e016      	b.n	8008cce <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008ca6:	4619      	mov	r1, r3
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f000 fc29 	bl	8009500 <USBD_StdEPReq>
 8008cae:	4603      	mov	r3, r0
 8008cb0:	73fb      	strb	r3, [r7, #15]
      break;
 8008cb2:	e00c      	b.n	8008cce <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008cba:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008cbe:	b2db      	uxtb	r3, r3
 8008cc0:	4619      	mov	r1, r3
 8008cc2:	6878      	ldr	r0, [r7, #4]
 8008cc4:	f001 fdfe 	bl	800a8c4 <USBD_LL_StallEP>
 8008cc8:	4603      	mov	r3, r0
 8008cca:	73fb      	strb	r3, [r7, #15]
      break;
 8008ccc:	bf00      	nop
  }

  return ret;
 8008cce:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	3710      	adds	r7, #16
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	bd80      	pop	{r7, pc}

08008cd8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b086      	sub	sp, #24
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	60f8      	str	r0, [r7, #12]
 8008ce0:	460b      	mov	r3, r1
 8008ce2:	607a      	str	r2, [r7, #4]
 8008ce4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8008cea:	7afb      	ldrb	r3, [r7, #11]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d16e      	bne.n	8008dce <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8008cf6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008cfe:	2b03      	cmp	r3, #3
 8008d00:	f040 8098 	bne.w	8008e34 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8008d04:	693b      	ldr	r3, [r7, #16]
 8008d06:	689a      	ldr	r2, [r3, #8]
 8008d08:	693b      	ldr	r3, [r7, #16]
 8008d0a:	68db      	ldr	r3, [r3, #12]
 8008d0c:	429a      	cmp	r2, r3
 8008d0e:	d913      	bls.n	8008d38 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8008d10:	693b      	ldr	r3, [r7, #16]
 8008d12:	689a      	ldr	r2, [r3, #8]
 8008d14:	693b      	ldr	r3, [r7, #16]
 8008d16:	68db      	ldr	r3, [r3, #12]
 8008d18:	1ad2      	subs	r2, r2, r3
 8008d1a:	693b      	ldr	r3, [r7, #16]
 8008d1c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008d1e:	693b      	ldr	r3, [r7, #16]
 8008d20:	68da      	ldr	r2, [r3, #12]
 8008d22:	693b      	ldr	r3, [r7, #16]
 8008d24:	689b      	ldr	r3, [r3, #8]
 8008d26:	4293      	cmp	r3, r2
 8008d28:	bf28      	it	cs
 8008d2a:	4613      	movcs	r3, r2
 8008d2c:	461a      	mov	r2, r3
 8008d2e:	6879      	ldr	r1, [r7, #4]
 8008d30:	68f8      	ldr	r0, [r7, #12]
 8008d32:	f001 f984 	bl	800a03e <USBD_CtlContinueRx>
 8008d36:	e07d      	b.n	8008e34 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008d3e:	f003 031f 	and.w	r3, r3, #31
 8008d42:	2b02      	cmp	r3, #2
 8008d44:	d014      	beq.n	8008d70 <USBD_LL_DataOutStage+0x98>
 8008d46:	2b02      	cmp	r3, #2
 8008d48:	d81d      	bhi.n	8008d86 <USBD_LL_DataOutStage+0xae>
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d002      	beq.n	8008d54 <USBD_LL_DataOutStage+0x7c>
 8008d4e:	2b01      	cmp	r3, #1
 8008d50:	d003      	beq.n	8008d5a <USBD_LL_DataOutStage+0x82>
 8008d52:	e018      	b.n	8008d86 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008d54:	2300      	movs	r3, #0
 8008d56:	75bb      	strb	r3, [r7, #22]
            break;
 8008d58:	e018      	b.n	8008d8c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008d60:	b2db      	uxtb	r3, r3
 8008d62:	4619      	mov	r1, r3
 8008d64:	68f8      	ldr	r0, [r7, #12]
 8008d66:	f000 fa5e 	bl	8009226 <USBD_CoreFindIF>
 8008d6a:	4603      	mov	r3, r0
 8008d6c:	75bb      	strb	r3, [r7, #22]
            break;
 8008d6e:	e00d      	b.n	8008d8c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008d76:	b2db      	uxtb	r3, r3
 8008d78:	4619      	mov	r1, r3
 8008d7a:	68f8      	ldr	r0, [r7, #12]
 8008d7c:	f000 fa60 	bl	8009240 <USBD_CoreFindEP>
 8008d80:	4603      	mov	r3, r0
 8008d82:	75bb      	strb	r3, [r7, #22]
            break;
 8008d84:	e002      	b.n	8008d8c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008d86:	2300      	movs	r3, #0
 8008d88:	75bb      	strb	r3, [r7, #22]
            break;
 8008d8a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008d8c:	7dbb      	ldrb	r3, [r7, #22]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d119      	bne.n	8008dc6 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d98:	b2db      	uxtb	r3, r3
 8008d9a:	2b03      	cmp	r3, #3
 8008d9c:	d113      	bne.n	8008dc6 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008d9e:	7dba      	ldrb	r2, [r7, #22]
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	32ae      	adds	r2, #174	; 0xae
 8008da4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008da8:	691b      	ldr	r3, [r3, #16]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d00b      	beq.n	8008dc6 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8008dae:	7dba      	ldrb	r2, [r7, #22]
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008db6:	7dba      	ldrb	r2, [r7, #22]
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	32ae      	adds	r2, #174	; 0xae
 8008dbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008dc0:	691b      	ldr	r3, [r3, #16]
 8008dc2:	68f8      	ldr	r0, [r7, #12]
 8008dc4:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008dc6:	68f8      	ldr	r0, [r7, #12]
 8008dc8:	f001 f94a 	bl	800a060 <USBD_CtlSendStatus>
 8008dcc:	e032      	b.n	8008e34 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008dce:	7afb      	ldrb	r3, [r7, #11]
 8008dd0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008dd4:	b2db      	uxtb	r3, r3
 8008dd6:	4619      	mov	r1, r3
 8008dd8:	68f8      	ldr	r0, [r7, #12]
 8008dda:	f000 fa31 	bl	8009240 <USBD_CoreFindEP>
 8008dde:	4603      	mov	r3, r0
 8008de0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008de2:	7dbb      	ldrb	r3, [r7, #22]
 8008de4:	2bff      	cmp	r3, #255	; 0xff
 8008de6:	d025      	beq.n	8008e34 <USBD_LL_DataOutStage+0x15c>
 8008de8:	7dbb      	ldrb	r3, [r7, #22]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d122      	bne.n	8008e34 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008df4:	b2db      	uxtb	r3, r3
 8008df6:	2b03      	cmp	r3, #3
 8008df8:	d117      	bne.n	8008e2a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008dfa:	7dba      	ldrb	r2, [r7, #22]
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	32ae      	adds	r2, #174	; 0xae
 8008e00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e04:	699b      	ldr	r3, [r3, #24]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d00f      	beq.n	8008e2a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8008e0a:	7dba      	ldrb	r2, [r7, #22]
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008e12:	7dba      	ldrb	r2, [r7, #22]
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	32ae      	adds	r2, #174	; 0xae
 8008e18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e1c:	699b      	ldr	r3, [r3, #24]
 8008e1e:	7afa      	ldrb	r2, [r7, #11]
 8008e20:	4611      	mov	r1, r2
 8008e22:	68f8      	ldr	r0, [r7, #12]
 8008e24:	4798      	blx	r3
 8008e26:	4603      	mov	r3, r0
 8008e28:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008e2a:	7dfb      	ldrb	r3, [r7, #23]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d001      	beq.n	8008e34 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8008e30:	7dfb      	ldrb	r3, [r7, #23]
 8008e32:	e000      	b.n	8008e36 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8008e34:	2300      	movs	r3, #0
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	3718      	adds	r7, #24
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}

08008e3e <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008e3e:	b580      	push	{r7, lr}
 8008e40:	b086      	sub	sp, #24
 8008e42:	af00      	add	r7, sp, #0
 8008e44:	60f8      	str	r0, [r7, #12]
 8008e46:	460b      	mov	r3, r1
 8008e48:	607a      	str	r2, [r7, #4]
 8008e4a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8008e4c:	7afb      	ldrb	r3, [r7, #11]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d16f      	bne.n	8008f32 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	3314      	adds	r3, #20
 8008e56:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008e5e:	2b02      	cmp	r3, #2
 8008e60:	d15a      	bne.n	8008f18 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8008e62:	693b      	ldr	r3, [r7, #16]
 8008e64:	689a      	ldr	r2, [r3, #8]
 8008e66:	693b      	ldr	r3, [r7, #16]
 8008e68:	68db      	ldr	r3, [r3, #12]
 8008e6a:	429a      	cmp	r2, r3
 8008e6c:	d914      	bls.n	8008e98 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008e6e:	693b      	ldr	r3, [r7, #16]
 8008e70:	689a      	ldr	r2, [r3, #8]
 8008e72:	693b      	ldr	r3, [r7, #16]
 8008e74:	68db      	ldr	r3, [r3, #12]
 8008e76:	1ad2      	subs	r2, r2, r3
 8008e78:	693b      	ldr	r3, [r7, #16]
 8008e7a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008e7c:	693b      	ldr	r3, [r7, #16]
 8008e7e:	689b      	ldr	r3, [r3, #8]
 8008e80:	461a      	mov	r2, r3
 8008e82:	6879      	ldr	r1, [r7, #4]
 8008e84:	68f8      	ldr	r0, [r7, #12]
 8008e86:	f001 f8ac 	bl	8009fe2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	2100      	movs	r1, #0
 8008e90:	68f8      	ldr	r0, [r7, #12]
 8008e92:	f001 fdc1 	bl	800aa18 <USBD_LL_PrepareReceive>
 8008e96:	e03f      	b.n	8008f18 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008e98:	693b      	ldr	r3, [r7, #16]
 8008e9a:	68da      	ldr	r2, [r3, #12]
 8008e9c:	693b      	ldr	r3, [r7, #16]
 8008e9e:	689b      	ldr	r3, [r3, #8]
 8008ea0:	429a      	cmp	r2, r3
 8008ea2:	d11c      	bne.n	8008ede <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008ea4:	693b      	ldr	r3, [r7, #16]
 8008ea6:	685a      	ldr	r2, [r3, #4]
 8008ea8:	693b      	ldr	r3, [r7, #16]
 8008eaa:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008eac:	429a      	cmp	r2, r3
 8008eae:	d316      	bcc.n	8008ede <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008eb0:	693b      	ldr	r3, [r7, #16]
 8008eb2:	685a      	ldr	r2, [r3, #4]
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008eba:	429a      	cmp	r2, r3
 8008ebc:	d20f      	bcs.n	8008ede <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	2100      	movs	r1, #0
 8008ec2:	68f8      	ldr	r0, [r7, #12]
 8008ec4:	f001 f88d 	bl	8009fe2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	2200      	movs	r2, #0
 8008ecc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	2100      	movs	r1, #0
 8008ed6:	68f8      	ldr	r0, [r7, #12]
 8008ed8:	f001 fd9e 	bl	800aa18 <USBD_LL_PrepareReceive>
 8008edc:	e01c      	b.n	8008f18 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ee4:	b2db      	uxtb	r3, r3
 8008ee6:	2b03      	cmp	r3, #3
 8008ee8:	d10f      	bne.n	8008f0a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ef0:	68db      	ldr	r3, [r3, #12]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d009      	beq.n	8008f0a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	2200      	movs	r2, #0
 8008efa:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f04:	68db      	ldr	r3, [r3, #12]
 8008f06:	68f8      	ldr	r0, [r7, #12]
 8008f08:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008f0a:	2180      	movs	r1, #128	; 0x80
 8008f0c:	68f8      	ldr	r0, [r7, #12]
 8008f0e:	f001 fcd9 	bl	800a8c4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008f12:	68f8      	ldr	r0, [r7, #12]
 8008f14:	f001 f8b7 	bl	800a086 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d03a      	beq.n	8008f98 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8008f22:	68f8      	ldr	r0, [r7, #12]
 8008f24:	f7ff fe42 	bl	8008bac <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8008f30:	e032      	b.n	8008f98 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008f32:	7afb      	ldrb	r3, [r7, #11]
 8008f34:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008f38:	b2db      	uxtb	r3, r3
 8008f3a:	4619      	mov	r1, r3
 8008f3c:	68f8      	ldr	r0, [r7, #12]
 8008f3e:	f000 f97f 	bl	8009240 <USBD_CoreFindEP>
 8008f42:	4603      	mov	r3, r0
 8008f44:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008f46:	7dfb      	ldrb	r3, [r7, #23]
 8008f48:	2bff      	cmp	r3, #255	; 0xff
 8008f4a:	d025      	beq.n	8008f98 <USBD_LL_DataInStage+0x15a>
 8008f4c:	7dfb      	ldrb	r3, [r7, #23]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d122      	bne.n	8008f98 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f58:	b2db      	uxtb	r3, r3
 8008f5a:	2b03      	cmp	r3, #3
 8008f5c:	d11c      	bne.n	8008f98 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008f5e:	7dfa      	ldrb	r2, [r7, #23]
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	32ae      	adds	r2, #174	; 0xae
 8008f64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f68:	695b      	ldr	r3, [r3, #20]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d014      	beq.n	8008f98 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8008f6e:	7dfa      	ldrb	r2, [r7, #23]
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008f76:	7dfa      	ldrb	r2, [r7, #23]
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	32ae      	adds	r2, #174	; 0xae
 8008f7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f80:	695b      	ldr	r3, [r3, #20]
 8008f82:	7afa      	ldrb	r2, [r7, #11]
 8008f84:	4611      	mov	r1, r2
 8008f86:	68f8      	ldr	r0, [r7, #12]
 8008f88:	4798      	blx	r3
 8008f8a:	4603      	mov	r3, r0
 8008f8c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008f8e:	7dbb      	ldrb	r3, [r7, #22]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d001      	beq.n	8008f98 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8008f94:	7dbb      	ldrb	r3, [r7, #22]
 8008f96:	e000      	b.n	8008f9a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8008f98:	2300      	movs	r3, #0
}
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	3718      	adds	r7, #24
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	bd80      	pop	{r7, pc}

08008fa2 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008fa2:	b580      	push	{r7, lr}
 8008fa4:	b084      	sub	sp, #16
 8008fa6:	af00      	add	r7, sp, #0
 8008fa8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008faa:	2300      	movs	r3, #0
 8008fac:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2201      	movs	r2, #1
 8008fb2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2200      	movs	r2, #0
 8008fba:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	2200      	movs	r2, #0
 8008fd0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d014      	beq.n	8009008 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008fe4:	685b      	ldr	r3, [r3, #4]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d00e      	beq.n	8009008 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ff0:	685b      	ldr	r3, [r3, #4]
 8008ff2:	687a      	ldr	r2, [r7, #4]
 8008ff4:	6852      	ldr	r2, [r2, #4]
 8008ff6:	b2d2      	uxtb	r2, r2
 8008ff8:	4611      	mov	r1, r2
 8008ffa:	6878      	ldr	r0, [r7, #4]
 8008ffc:	4798      	blx	r3
 8008ffe:	4603      	mov	r3, r0
 8009000:	2b00      	cmp	r3, #0
 8009002:	d001      	beq.n	8009008 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009004:	2303      	movs	r3, #3
 8009006:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009008:	2340      	movs	r3, #64	; 0x40
 800900a:	2200      	movs	r2, #0
 800900c:	2100      	movs	r1, #0
 800900e:	6878      	ldr	r0, [r7, #4]
 8009010:	f001 fc13 	bl	800a83a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2201      	movs	r2, #1
 8009018:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2240      	movs	r2, #64	; 0x40
 8009020:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009024:	2340      	movs	r3, #64	; 0x40
 8009026:	2200      	movs	r2, #0
 8009028:	2180      	movs	r1, #128	; 0x80
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	f001 fc05 	bl	800a83a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2201      	movs	r2, #1
 8009034:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2240      	movs	r2, #64	; 0x40
 800903a:	621a      	str	r2, [r3, #32]

  return ret;
 800903c:	7bfb      	ldrb	r3, [r7, #15]
}
 800903e:	4618      	mov	r0, r3
 8009040:	3710      	adds	r7, #16
 8009042:	46bd      	mov	sp, r7
 8009044:	bd80      	pop	{r7, pc}

08009046 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009046:	b480      	push	{r7}
 8009048:	b083      	sub	sp, #12
 800904a:	af00      	add	r7, sp, #0
 800904c:	6078      	str	r0, [r7, #4]
 800904e:	460b      	mov	r3, r1
 8009050:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	78fa      	ldrb	r2, [r7, #3]
 8009056:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009058:	2300      	movs	r3, #0
}
 800905a:	4618      	mov	r0, r3
 800905c:	370c      	adds	r7, #12
 800905e:	46bd      	mov	sp, r7
 8009060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009064:	4770      	bx	lr

08009066 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009066:	b480      	push	{r7}
 8009068:	b083      	sub	sp, #12
 800906a:	af00      	add	r7, sp, #0
 800906c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009074:	b2da      	uxtb	r2, r3
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2204      	movs	r2, #4
 8009080:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009084:	2300      	movs	r3, #0
}
 8009086:	4618      	mov	r0, r3
 8009088:	370c      	adds	r7, #12
 800908a:	46bd      	mov	sp, r7
 800908c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009090:	4770      	bx	lr

08009092 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009092:	b480      	push	{r7}
 8009094:	b083      	sub	sp, #12
 8009096:	af00      	add	r7, sp, #0
 8009098:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80090a0:	b2db      	uxtb	r3, r3
 80090a2:	2b04      	cmp	r3, #4
 80090a4:	d106      	bne.n	80090b4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80090ac:	b2da      	uxtb	r2, r3
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80090b4:	2300      	movs	r3, #0
}
 80090b6:	4618      	mov	r0, r3
 80090b8:	370c      	adds	r7, #12
 80090ba:	46bd      	mov	sp, r7
 80090bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c0:	4770      	bx	lr

080090c2 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80090c2:	b580      	push	{r7, lr}
 80090c4:	b082      	sub	sp, #8
 80090c6:	af00      	add	r7, sp, #0
 80090c8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80090d0:	b2db      	uxtb	r3, r3
 80090d2:	2b03      	cmp	r3, #3
 80090d4:	d110      	bne.n	80090f8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d00b      	beq.n	80090f8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090e6:	69db      	ldr	r3, [r3, #28]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d005      	beq.n	80090f8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090f2:	69db      	ldr	r3, [r3, #28]
 80090f4:	6878      	ldr	r0, [r7, #4]
 80090f6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80090f8:	2300      	movs	r3, #0
}
 80090fa:	4618      	mov	r0, r3
 80090fc:	3708      	adds	r7, #8
 80090fe:	46bd      	mov	sp, r7
 8009100:	bd80      	pop	{r7, pc}

08009102 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009102:	b580      	push	{r7, lr}
 8009104:	b082      	sub	sp, #8
 8009106:	af00      	add	r7, sp, #0
 8009108:	6078      	str	r0, [r7, #4]
 800910a:	460b      	mov	r3, r1
 800910c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	32ae      	adds	r2, #174	; 0xae
 8009118:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d101      	bne.n	8009124 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009120:	2303      	movs	r3, #3
 8009122:	e01c      	b.n	800915e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800912a:	b2db      	uxtb	r3, r3
 800912c:	2b03      	cmp	r3, #3
 800912e:	d115      	bne.n	800915c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	32ae      	adds	r2, #174	; 0xae
 800913a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800913e:	6a1b      	ldr	r3, [r3, #32]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d00b      	beq.n	800915c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	32ae      	adds	r2, #174	; 0xae
 800914e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009152:	6a1b      	ldr	r3, [r3, #32]
 8009154:	78fa      	ldrb	r2, [r7, #3]
 8009156:	4611      	mov	r1, r2
 8009158:	6878      	ldr	r0, [r7, #4]
 800915a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800915c:	2300      	movs	r3, #0
}
 800915e:	4618      	mov	r0, r3
 8009160:	3708      	adds	r7, #8
 8009162:	46bd      	mov	sp, r7
 8009164:	bd80      	pop	{r7, pc}

08009166 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009166:	b580      	push	{r7, lr}
 8009168:	b082      	sub	sp, #8
 800916a:	af00      	add	r7, sp, #0
 800916c:	6078      	str	r0, [r7, #4]
 800916e:	460b      	mov	r3, r1
 8009170:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	32ae      	adds	r2, #174	; 0xae
 800917c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d101      	bne.n	8009188 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009184:	2303      	movs	r3, #3
 8009186:	e01c      	b.n	80091c2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800918e:	b2db      	uxtb	r3, r3
 8009190:	2b03      	cmp	r3, #3
 8009192:	d115      	bne.n	80091c0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	32ae      	adds	r2, #174	; 0xae
 800919e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d00b      	beq.n	80091c0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	32ae      	adds	r2, #174	; 0xae
 80091b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091b8:	78fa      	ldrb	r2, [r7, #3]
 80091ba:	4611      	mov	r1, r2
 80091bc:	6878      	ldr	r0, [r7, #4]
 80091be:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80091c0:	2300      	movs	r3, #0
}
 80091c2:	4618      	mov	r0, r3
 80091c4:	3708      	adds	r7, #8
 80091c6:	46bd      	mov	sp, r7
 80091c8:	bd80      	pop	{r7, pc}

080091ca <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80091ca:	b480      	push	{r7}
 80091cc:	b083      	sub	sp, #12
 80091ce:	af00      	add	r7, sp, #0
 80091d0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80091d2:	2300      	movs	r3, #0
}
 80091d4:	4618      	mov	r0, r3
 80091d6:	370c      	adds	r7, #12
 80091d8:	46bd      	mov	sp, r7
 80091da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091de:	4770      	bx	lr

080091e0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b084      	sub	sp, #16
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80091e8:	2300      	movs	r3, #0
 80091ea:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2201      	movs	r2, #1
 80091f0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d00e      	beq.n	800921c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009204:	685b      	ldr	r3, [r3, #4]
 8009206:	687a      	ldr	r2, [r7, #4]
 8009208:	6852      	ldr	r2, [r2, #4]
 800920a:	b2d2      	uxtb	r2, r2
 800920c:	4611      	mov	r1, r2
 800920e:	6878      	ldr	r0, [r7, #4]
 8009210:	4798      	blx	r3
 8009212:	4603      	mov	r3, r0
 8009214:	2b00      	cmp	r3, #0
 8009216:	d001      	beq.n	800921c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009218:	2303      	movs	r3, #3
 800921a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800921c:	7bfb      	ldrb	r3, [r7, #15]
}
 800921e:	4618      	mov	r0, r3
 8009220:	3710      	adds	r7, #16
 8009222:	46bd      	mov	sp, r7
 8009224:	bd80      	pop	{r7, pc}

08009226 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009226:	b480      	push	{r7}
 8009228:	b083      	sub	sp, #12
 800922a:	af00      	add	r7, sp, #0
 800922c:	6078      	str	r0, [r7, #4]
 800922e:	460b      	mov	r3, r1
 8009230:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009232:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009234:	4618      	mov	r0, r3
 8009236:	370c      	adds	r7, #12
 8009238:	46bd      	mov	sp, r7
 800923a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923e:	4770      	bx	lr

08009240 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009240:	b480      	push	{r7}
 8009242:	b083      	sub	sp, #12
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
 8009248:	460b      	mov	r3, r1
 800924a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800924c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800924e:	4618      	mov	r0, r3
 8009250:	370c      	adds	r7, #12
 8009252:	46bd      	mov	sp, r7
 8009254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009258:	4770      	bx	lr

0800925a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800925a:	b580      	push	{r7, lr}
 800925c:	b086      	sub	sp, #24
 800925e:	af00      	add	r7, sp, #0
 8009260:	6078      	str	r0, [r7, #4]
 8009262:	460b      	mov	r3, r1
 8009264:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800926e:	2300      	movs	r3, #0
 8009270:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	885b      	ldrh	r3, [r3, #2]
 8009276:	b29a      	uxth	r2, r3
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	781b      	ldrb	r3, [r3, #0]
 800927c:	b29b      	uxth	r3, r3
 800927e:	429a      	cmp	r2, r3
 8009280:	d920      	bls.n	80092c4 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	781b      	ldrb	r3, [r3, #0]
 8009286:	b29b      	uxth	r3, r3
 8009288:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800928a:	e013      	b.n	80092b4 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800928c:	f107 030a 	add.w	r3, r7, #10
 8009290:	4619      	mov	r1, r3
 8009292:	6978      	ldr	r0, [r7, #20]
 8009294:	f000 f81b 	bl	80092ce <USBD_GetNextDesc>
 8009298:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800929a:	697b      	ldr	r3, [r7, #20]
 800929c:	785b      	ldrb	r3, [r3, #1]
 800929e:	2b05      	cmp	r3, #5
 80092a0:	d108      	bne.n	80092b4 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80092a2:	697b      	ldr	r3, [r7, #20]
 80092a4:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80092a6:	693b      	ldr	r3, [r7, #16]
 80092a8:	789b      	ldrb	r3, [r3, #2]
 80092aa:	78fa      	ldrb	r2, [r7, #3]
 80092ac:	429a      	cmp	r2, r3
 80092ae:	d008      	beq.n	80092c2 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80092b0:	2300      	movs	r3, #0
 80092b2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	885b      	ldrh	r3, [r3, #2]
 80092b8:	b29a      	uxth	r2, r3
 80092ba:	897b      	ldrh	r3, [r7, #10]
 80092bc:	429a      	cmp	r2, r3
 80092be:	d8e5      	bhi.n	800928c <USBD_GetEpDesc+0x32>
 80092c0:	e000      	b.n	80092c4 <USBD_GetEpDesc+0x6a>
          break;
 80092c2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80092c4:	693b      	ldr	r3, [r7, #16]
}
 80092c6:	4618      	mov	r0, r3
 80092c8:	3718      	adds	r7, #24
 80092ca:	46bd      	mov	sp, r7
 80092cc:	bd80      	pop	{r7, pc}

080092ce <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80092ce:	b480      	push	{r7}
 80092d0:	b085      	sub	sp, #20
 80092d2:	af00      	add	r7, sp, #0
 80092d4:	6078      	str	r0, [r7, #4]
 80092d6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	881a      	ldrh	r2, [r3, #0]
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	781b      	ldrb	r3, [r3, #0]
 80092e4:	b29b      	uxth	r3, r3
 80092e6:	4413      	add	r3, r2
 80092e8:	b29a      	uxth	r2, r3
 80092ea:	683b      	ldr	r3, [r7, #0]
 80092ec:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	781b      	ldrb	r3, [r3, #0]
 80092f2:	461a      	mov	r2, r3
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	4413      	add	r3, r2
 80092f8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80092fa:	68fb      	ldr	r3, [r7, #12]
}
 80092fc:	4618      	mov	r0, r3
 80092fe:	3714      	adds	r7, #20
 8009300:	46bd      	mov	sp, r7
 8009302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009306:	4770      	bx	lr

08009308 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009308:	b480      	push	{r7}
 800930a:	b087      	sub	sp, #28
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009314:	697b      	ldr	r3, [r7, #20]
 8009316:	781b      	ldrb	r3, [r3, #0]
 8009318:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800931a:	697b      	ldr	r3, [r7, #20]
 800931c:	3301      	adds	r3, #1
 800931e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009320:	697b      	ldr	r3, [r7, #20]
 8009322:	781b      	ldrb	r3, [r3, #0]
 8009324:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009326:	8a3b      	ldrh	r3, [r7, #16]
 8009328:	021b      	lsls	r3, r3, #8
 800932a:	b21a      	sxth	r2, r3
 800932c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009330:	4313      	orrs	r3, r2
 8009332:	b21b      	sxth	r3, r3
 8009334:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009336:	89fb      	ldrh	r3, [r7, #14]
}
 8009338:	4618      	mov	r0, r3
 800933a:	371c      	adds	r7, #28
 800933c:	46bd      	mov	sp, r7
 800933e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009342:	4770      	bx	lr

08009344 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b084      	sub	sp, #16
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
 800934c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800934e:	2300      	movs	r3, #0
 8009350:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	781b      	ldrb	r3, [r3, #0]
 8009356:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800935a:	2b40      	cmp	r3, #64	; 0x40
 800935c:	d005      	beq.n	800936a <USBD_StdDevReq+0x26>
 800935e:	2b40      	cmp	r3, #64	; 0x40
 8009360:	d857      	bhi.n	8009412 <USBD_StdDevReq+0xce>
 8009362:	2b00      	cmp	r3, #0
 8009364:	d00f      	beq.n	8009386 <USBD_StdDevReq+0x42>
 8009366:	2b20      	cmp	r3, #32
 8009368:	d153      	bne.n	8009412 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	32ae      	adds	r2, #174	; 0xae
 8009374:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009378:	689b      	ldr	r3, [r3, #8]
 800937a:	6839      	ldr	r1, [r7, #0]
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	4798      	blx	r3
 8009380:	4603      	mov	r3, r0
 8009382:	73fb      	strb	r3, [r7, #15]
      break;
 8009384:	e04a      	b.n	800941c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	785b      	ldrb	r3, [r3, #1]
 800938a:	2b09      	cmp	r3, #9
 800938c:	d83b      	bhi.n	8009406 <USBD_StdDevReq+0xc2>
 800938e:	a201      	add	r2, pc, #4	; (adr r2, 8009394 <USBD_StdDevReq+0x50>)
 8009390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009394:	080093e9 	.word	0x080093e9
 8009398:	080093fd 	.word	0x080093fd
 800939c:	08009407 	.word	0x08009407
 80093a0:	080093f3 	.word	0x080093f3
 80093a4:	08009407 	.word	0x08009407
 80093a8:	080093c7 	.word	0x080093c7
 80093ac:	080093bd 	.word	0x080093bd
 80093b0:	08009407 	.word	0x08009407
 80093b4:	080093df 	.word	0x080093df
 80093b8:	080093d1 	.word	0x080093d1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80093bc:	6839      	ldr	r1, [r7, #0]
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	f000 fa3c 	bl	800983c <USBD_GetDescriptor>
          break;
 80093c4:	e024      	b.n	8009410 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80093c6:	6839      	ldr	r1, [r7, #0]
 80093c8:	6878      	ldr	r0, [r7, #4]
 80093ca:	f000 fba1 	bl	8009b10 <USBD_SetAddress>
          break;
 80093ce:	e01f      	b.n	8009410 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80093d0:	6839      	ldr	r1, [r7, #0]
 80093d2:	6878      	ldr	r0, [r7, #4]
 80093d4:	f000 fbe0 	bl	8009b98 <USBD_SetConfig>
 80093d8:	4603      	mov	r3, r0
 80093da:	73fb      	strb	r3, [r7, #15]
          break;
 80093dc:	e018      	b.n	8009410 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80093de:	6839      	ldr	r1, [r7, #0]
 80093e0:	6878      	ldr	r0, [r7, #4]
 80093e2:	f000 fc83 	bl	8009cec <USBD_GetConfig>
          break;
 80093e6:	e013      	b.n	8009410 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80093e8:	6839      	ldr	r1, [r7, #0]
 80093ea:	6878      	ldr	r0, [r7, #4]
 80093ec:	f000 fcb4 	bl	8009d58 <USBD_GetStatus>
          break;
 80093f0:	e00e      	b.n	8009410 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80093f2:	6839      	ldr	r1, [r7, #0]
 80093f4:	6878      	ldr	r0, [r7, #4]
 80093f6:	f000 fce3 	bl	8009dc0 <USBD_SetFeature>
          break;
 80093fa:	e009      	b.n	8009410 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80093fc:	6839      	ldr	r1, [r7, #0]
 80093fe:	6878      	ldr	r0, [r7, #4]
 8009400:	f000 fd07 	bl	8009e12 <USBD_ClrFeature>
          break;
 8009404:	e004      	b.n	8009410 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8009406:	6839      	ldr	r1, [r7, #0]
 8009408:	6878      	ldr	r0, [r7, #4]
 800940a:	f000 fd5e 	bl	8009eca <USBD_CtlError>
          break;
 800940e:	bf00      	nop
      }
      break;
 8009410:	e004      	b.n	800941c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8009412:	6839      	ldr	r1, [r7, #0]
 8009414:	6878      	ldr	r0, [r7, #4]
 8009416:	f000 fd58 	bl	8009eca <USBD_CtlError>
      break;
 800941a:	bf00      	nop
  }

  return ret;
 800941c:	7bfb      	ldrb	r3, [r7, #15]
}
 800941e:	4618      	mov	r0, r3
 8009420:	3710      	adds	r7, #16
 8009422:	46bd      	mov	sp, r7
 8009424:	bd80      	pop	{r7, pc}
 8009426:	bf00      	nop

08009428 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b084      	sub	sp, #16
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
 8009430:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009432:	2300      	movs	r3, #0
 8009434:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	781b      	ldrb	r3, [r3, #0]
 800943a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800943e:	2b40      	cmp	r3, #64	; 0x40
 8009440:	d005      	beq.n	800944e <USBD_StdItfReq+0x26>
 8009442:	2b40      	cmp	r3, #64	; 0x40
 8009444:	d852      	bhi.n	80094ec <USBD_StdItfReq+0xc4>
 8009446:	2b00      	cmp	r3, #0
 8009448:	d001      	beq.n	800944e <USBD_StdItfReq+0x26>
 800944a:	2b20      	cmp	r3, #32
 800944c:	d14e      	bne.n	80094ec <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009454:	b2db      	uxtb	r3, r3
 8009456:	3b01      	subs	r3, #1
 8009458:	2b02      	cmp	r3, #2
 800945a:	d840      	bhi.n	80094de <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	889b      	ldrh	r3, [r3, #4]
 8009460:	b2db      	uxtb	r3, r3
 8009462:	2b01      	cmp	r3, #1
 8009464:	d836      	bhi.n	80094d4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	889b      	ldrh	r3, [r3, #4]
 800946a:	b2db      	uxtb	r3, r3
 800946c:	4619      	mov	r1, r3
 800946e:	6878      	ldr	r0, [r7, #4]
 8009470:	f7ff fed9 	bl	8009226 <USBD_CoreFindIF>
 8009474:	4603      	mov	r3, r0
 8009476:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009478:	7bbb      	ldrb	r3, [r7, #14]
 800947a:	2bff      	cmp	r3, #255	; 0xff
 800947c:	d01d      	beq.n	80094ba <USBD_StdItfReq+0x92>
 800947e:	7bbb      	ldrb	r3, [r7, #14]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d11a      	bne.n	80094ba <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009484:	7bba      	ldrb	r2, [r7, #14]
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	32ae      	adds	r2, #174	; 0xae
 800948a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800948e:	689b      	ldr	r3, [r3, #8]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d00f      	beq.n	80094b4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009494:	7bba      	ldrb	r2, [r7, #14]
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800949c:	7bba      	ldrb	r2, [r7, #14]
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	32ae      	adds	r2, #174	; 0xae
 80094a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094a6:	689b      	ldr	r3, [r3, #8]
 80094a8:	6839      	ldr	r1, [r7, #0]
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	4798      	blx	r3
 80094ae:	4603      	mov	r3, r0
 80094b0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80094b2:	e004      	b.n	80094be <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80094b4:	2303      	movs	r3, #3
 80094b6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80094b8:	e001      	b.n	80094be <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80094ba:	2303      	movs	r3, #3
 80094bc:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	88db      	ldrh	r3, [r3, #6]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d110      	bne.n	80094e8 <USBD_StdItfReq+0xc0>
 80094c6:	7bfb      	ldrb	r3, [r7, #15]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d10d      	bne.n	80094e8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80094cc:	6878      	ldr	r0, [r7, #4]
 80094ce:	f000 fdc7 	bl	800a060 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80094d2:	e009      	b.n	80094e8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80094d4:	6839      	ldr	r1, [r7, #0]
 80094d6:	6878      	ldr	r0, [r7, #4]
 80094d8:	f000 fcf7 	bl	8009eca <USBD_CtlError>
          break;
 80094dc:	e004      	b.n	80094e8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80094de:	6839      	ldr	r1, [r7, #0]
 80094e0:	6878      	ldr	r0, [r7, #4]
 80094e2:	f000 fcf2 	bl	8009eca <USBD_CtlError>
          break;
 80094e6:	e000      	b.n	80094ea <USBD_StdItfReq+0xc2>
          break;
 80094e8:	bf00      	nop
      }
      break;
 80094ea:	e004      	b.n	80094f6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80094ec:	6839      	ldr	r1, [r7, #0]
 80094ee:	6878      	ldr	r0, [r7, #4]
 80094f0:	f000 fceb 	bl	8009eca <USBD_CtlError>
      break;
 80094f4:	bf00      	nop
  }

  return ret;
 80094f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80094f8:	4618      	mov	r0, r3
 80094fa:	3710      	adds	r7, #16
 80094fc:	46bd      	mov	sp, r7
 80094fe:	bd80      	pop	{r7, pc}

08009500 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009500:	b580      	push	{r7, lr}
 8009502:	b084      	sub	sp, #16
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
 8009508:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800950a:	2300      	movs	r3, #0
 800950c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	889b      	ldrh	r3, [r3, #4]
 8009512:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009514:	683b      	ldr	r3, [r7, #0]
 8009516:	781b      	ldrb	r3, [r3, #0]
 8009518:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800951c:	2b40      	cmp	r3, #64	; 0x40
 800951e:	d007      	beq.n	8009530 <USBD_StdEPReq+0x30>
 8009520:	2b40      	cmp	r3, #64	; 0x40
 8009522:	f200 817f 	bhi.w	8009824 <USBD_StdEPReq+0x324>
 8009526:	2b00      	cmp	r3, #0
 8009528:	d02a      	beq.n	8009580 <USBD_StdEPReq+0x80>
 800952a:	2b20      	cmp	r3, #32
 800952c:	f040 817a 	bne.w	8009824 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009530:	7bbb      	ldrb	r3, [r7, #14]
 8009532:	4619      	mov	r1, r3
 8009534:	6878      	ldr	r0, [r7, #4]
 8009536:	f7ff fe83 	bl	8009240 <USBD_CoreFindEP>
 800953a:	4603      	mov	r3, r0
 800953c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800953e:	7b7b      	ldrb	r3, [r7, #13]
 8009540:	2bff      	cmp	r3, #255	; 0xff
 8009542:	f000 8174 	beq.w	800982e <USBD_StdEPReq+0x32e>
 8009546:	7b7b      	ldrb	r3, [r7, #13]
 8009548:	2b00      	cmp	r3, #0
 800954a:	f040 8170 	bne.w	800982e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800954e:	7b7a      	ldrb	r2, [r7, #13]
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009556:	7b7a      	ldrb	r2, [r7, #13]
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	32ae      	adds	r2, #174	; 0xae
 800955c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009560:	689b      	ldr	r3, [r3, #8]
 8009562:	2b00      	cmp	r3, #0
 8009564:	f000 8163 	beq.w	800982e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009568:	7b7a      	ldrb	r2, [r7, #13]
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	32ae      	adds	r2, #174	; 0xae
 800956e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009572:	689b      	ldr	r3, [r3, #8]
 8009574:	6839      	ldr	r1, [r7, #0]
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	4798      	blx	r3
 800957a:	4603      	mov	r3, r0
 800957c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800957e:	e156      	b.n	800982e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009580:	683b      	ldr	r3, [r7, #0]
 8009582:	785b      	ldrb	r3, [r3, #1]
 8009584:	2b03      	cmp	r3, #3
 8009586:	d008      	beq.n	800959a <USBD_StdEPReq+0x9a>
 8009588:	2b03      	cmp	r3, #3
 800958a:	f300 8145 	bgt.w	8009818 <USBD_StdEPReq+0x318>
 800958e:	2b00      	cmp	r3, #0
 8009590:	f000 809b 	beq.w	80096ca <USBD_StdEPReq+0x1ca>
 8009594:	2b01      	cmp	r3, #1
 8009596:	d03c      	beq.n	8009612 <USBD_StdEPReq+0x112>
 8009598:	e13e      	b.n	8009818 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80095a0:	b2db      	uxtb	r3, r3
 80095a2:	2b02      	cmp	r3, #2
 80095a4:	d002      	beq.n	80095ac <USBD_StdEPReq+0xac>
 80095a6:	2b03      	cmp	r3, #3
 80095a8:	d016      	beq.n	80095d8 <USBD_StdEPReq+0xd8>
 80095aa:	e02c      	b.n	8009606 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80095ac:	7bbb      	ldrb	r3, [r7, #14]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d00d      	beq.n	80095ce <USBD_StdEPReq+0xce>
 80095b2:	7bbb      	ldrb	r3, [r7, #14]
 80095b4:	2b80      	cmp	r3, #128	; 0x80
 80095b6:	d00a      	beq.n	80095ce <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80095b8:	7bbb      	ldrb	r3, [r7, #14]
 80095ba:	4619      	mov	r1, r3
 80095bc:	6878      	ldr	r0, [r7, #4]
 80095be:	f001 f981 	bl	800a8c4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80095c2:	2180      	movs	r1, #128	; 0x80
 80095c4:	6878      	ldr	r0, [r7, #4]
 80095c6:	f001 f97d 	bl	800a8c4 <USBD_LL_StallEP>
 80095ca:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80095cc:	e020      	b.n	8009610 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80095ce:	6839      	ldr	r1, [r7, #0]
 80095d0:	6878      	ldr	r0, [r7, #4]
 80095d2:	f000 fc7a 	bl	8009eca <USBD_CtlError>
              break;
 80095d6:	e01b      	b.n	8009610 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	885b      	ldrh	r3, [r3, #2]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d10e      	bne.n	80095fe <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80095e0:	7bbb      	ldrb	r3, [r7, #14]
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d00b      	beq.n	80095fe <USBD_StdEPReq+0xfe>
 80095e6:	7bbb      	ldrb	r3, [r7, #14]
 80095e8:	2b80      	cmp	r3, #128	; 0x80
 80095ea:	d008      	beq.n	80095fe <USBD_StdEPReq+0xfe>
 80095ec:	683b      	ldr	r3, [r7, #0]
 80095ee:	88db      	ldrh	r3, [r3, #6]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d104      	bne.n	80095fe <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80095f4:	7bbb      	ldrb	r3, [r7, #14]
 80095f6:	4619      	mov	r1, r3
 80095f8:	6878      	ldr	r0, [r7, #4]
 80095fa:	f001 f963 	bl	800a8c4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80095fe:	6878      	ldr	r0, [r7, #4]
 8009600:	f000 fd2e 	bl	800a060 <USBD_CtlSendStatus>

              break;
 8009604:	e004      	b.n	8009610 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009606:	6839      	ldr	r1, [r7, #0]
 8009608:	6878      	ldr	r0, [r7, #4]
 800960a:	f000 fc5e 	bl	8009eca <USBD_CtlError>
              break;
 800960e:	bf00      	nop
          }
          break;
 8009610:	e107      	b.n	8009822 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009618:	b2db      	uxtb	r3, r3
 800961a:	2b02      	cmp	r3, #2
 800961c:	d002      	beq.n	8009624 <USBD_StdEPReq+0x124>
 800961e:	2b03      	cmp	r3, #3
 8009620:	d016      	beq.n	8009650 <USBD_StdEPReq+0x150>
 8009622:	e04b      	b.n	80096bc <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009624:	7bbb      	ldrb	r3, [r7, #14]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d00d      	beq.n	8009646 <USBD_StdEPReq+0x146>
 800962a:	7bbb      	ldrb	r3, [r7, #14]
 800962c:	2b80      	cmp	r3, #128	; 0x80
 800962e:	d00a      	beq.n	8009646 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009630:	7bbb      	ldrb	r3, [r7, #14]
 8009632:	4619      	mov	r1, r3
 8009634:	6878      	ldr	r0, [r7, #4]
 8009636:	f001 f945 	bl	800a8c4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800963a:	2180      	movs	r1, #128	; 0x80
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f001 f941 	bl	800a8c4 <USBD_LL_StallEP>
 8009642:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009644:	e040      	b.n	80096c8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009646:	6839      	ldr	r1, [r7, #0]
 8009648:	6878      	ldr	r0, [r7, #4]
 800964a:	f000 fc3e 	bl	8009eca <USBD_CtlError>
              break;
 800964e:	e03b      	b.n	80096c8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	885b      	ldrh	r3, [r3, #2]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d136      	bne.n	80096c6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009658:	7bbb      	ldrb	r3, [r7, #14]
 800965a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800965e:	2b00      	cmp	r3, #0
 8009660:	d004      	beq.n	800966c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009662:	7bbb      	ldrb	r3, [r7, #14]
 8009664:	4619      	mov	r1, r3
 8009666:	6878      	ldr	r0, [r7, #4]
 8009668:	f001 f94b 	bl	800a902 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800966c:	6878      	ldr	r0, [r7, #4]
 800966e:	f000 fcf7 	bl	800a060 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009672:	7bbb      	ldrb	r3, [r7, #14]
 8009674:	4619      	mov	r1, r3
 8009676:	6878      	ldr	r0, [r7, #4]
 8009678:	f7ff fde2 	bl	8009240 <USBD_CoreFindEP>
 800967c:	4603      	mov	r3, r0
 800967e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009680:	7b7b      	ldrb	r3, [r7, #13]
 8009682:	2bff      	cmp	r3, #255	; 0xff
 8009684:	d01f      	beq.n	80096c6 <USBD_StdEPReq+0x1c6>
 8009686:	7b7b      	ldrb	r3, [r7, #13]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d11c      	bne.n	80096c6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800968c:	7b7a      	ldrb	r2, [r7, #13]
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009694:	7b7a      	ldrb	r2, [r7, #13]
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	32ae      	adds	r2, #174	; 0xae
 800969a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800969e:	689b      	ldr	r3, [r3, #8]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d010      	beq.n	80096c6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80096a4:	7b7a      	ldrb	r2, [r7, #13]
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	32ae      	adds	r2, #174	; 0xae
 80096aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096ae:	689b      	ldr	r3, [r3, #8]
 80096b0:	6839      	ldr	r1, [r7, #0]
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	4798      	blx	r3
 80096b6:	4603      	mov	r3, r0
 80096b8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80096ba:	e004      	b.n	80096c6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80096bc:	6839      	ldr	r1, [r7, #0]
 80096be:	6878      	ldr	r0, [r7, #4]
 80096c0:	f000 fc03 	bl	8009eca <USBD_CtlError>
              break;
 80096c4:	e000      	b.n	80096c8 <USBD_StdEPReq+0x1c8>
              break;
 80096c6:	bf00      	nop
          }
          break;
 80096c8:	e0ab      	b.n	8009822 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80096d0:	b2db      	uxtb	r3, r3
 80096d2:	2b02      	cmp	r3, #2
 80096d4:	d002      	beq.n	80096dc <USBD_StdEPReq+0x1dc>
 80096d6:	2b03      	cmp	r3, #3
 80096d8:	d032      	beq.n	8009740 <USBD_StdEPReq+0x240>
 80096da:	e097      	b.n	800980c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80096dc:	7bbb      	ldrb	r3, [r7, #14]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d007      	beq.n	80096f2 <USBD_StdEPReq+0x1f2>
 80096e2:	7bbb      	ldrb	r3, [r7, #14]
 80096e4:	2b80      	cmp	r3, #128	; 0x80
 80096e6:	d004      	beq.n	80096f2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80096e8:	6839      	ldr	r1, [r7, #0]
 80096ea:	6878      	ldr	r0, [r7, #4]
 80096ec:	f000 fbed 	bl	8009eca <USBD_CtlError>
                break;
 80096f0:	e091      	b.n	8009816 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80096f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	da0b      	bge.n	8009712 <USBD_StdEPReq+0x212>
 80096fa:	7bbb      	ldrb	r3, [r7, #14]
 80096fc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009700:	4613      	mov	r3, r2
 8009702:	009b      	lsls	r3, r3, #2
 8009704:	4413      	add	r3, r2
 8009706:	009b      	lsls	r3, r3, #2
 8009708:	3310      	adds	r3, #16
 800970a:	687a      	ldr	r2, [r7, #4]
 800970c:	4413      	add	r3, r2
 800970e:	3304      	adds	r3, #4
 8009710:	e00b      	b.n	800972a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009712:	7bbb      	ldrb	r3, [r7, #14]
 8009714:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009718:	4613      	mov	r3, r2
 800971a:	009b      	lsls	r3, r3, #2
 800971c:	4413      	add	r3, r2
 800971e:	009b      	lsls	r3, r3, #2
 8009720:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009724:	687a      	ldr	r2, [r7, #4]
 8009726:	4413      	add	r3, r2
 8009728:	3304      	adds	r3, #4
 800972a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800972c:	68bb      	ldr	r3, [r7, #8]
 800972e:	2200      	movs	r2, #0
 8009730:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009732:	68bb      	ldr	r3, [r7, #8]
 8009734:	2202      	movs	r2, #2
 8009736:	4619      	mov	r1, r3
 8009738:	6878      	ldr	r0, [r7, #4]
 800973a:	f000 fc37 	bl	8009fac <USBD_CtlSendData>
              break;
 800973e:	e06a      	b.n	8009816 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009740:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009744:	2b00      	cmp	r3, #0
 8009746:	da11      	bge.n	800976c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009748:	7bbb      	ldrb	r3, [r7, #14]
 800974a:	f003 020f 	and.w	r2, r3, #15
 800974e:	6879      	ldr	r1, [r7, #4]
 8009750:	4613      	mov	r3, r2
 8009752:	009b      	lsls	r3, r3, #2
 8009754:	4413      	add	r3, r2
 8009756:	009b      	lsls	r3, r3, #2
 8009758:	440b      	add	r3, r1
 800975a:	3324      	adds	r3, #36	; 0x24
 800975c:	881b      	ldrh	r3, [r3, #0]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d117      	bne.n	8009792 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009762:	6839      	ldr	r1, [r7, #0]
 8009764:	6878      	ldr	r0, [r7, #4]
 8009766:	f000 fbb0 	bl	8009eca <USBD_CtlError>
                  break;
 800976a:	e054      	b.n	8009816 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800976c:	7bbb      	ldrb	r3, [r7, #14]
 800976e:	f003 020f 	and.w	r2, r3, #15
 8009772:	6879      	ldr	r1, [r7, #4]
 8009774:	4613      	mov	r3, r2
 8009776:	009b      	lsls	r3, r3, #2
 8009778:	4413      	add	r3, r2
 800977a:	009b      	lsls	r3, r3, #2
 800977c:	440b      	add	r3, r1
 800977e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009782:	881b      	ldrh	r3, [r3, #0]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d104      	bne.n	8009792 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009788:	6839      	ldr	r1, [r7, #0]
 800978a:	6878      	ldr	r0, [r7, #4]
 800978c:	f000 fb9d 	bl	8009eca <USBD_CtlError>
                  break;
 8009790:	e041      	b.n	8009816 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009792:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009796:	2b00      	cmp	r3, #0
 8009798:	da0b      	bge.n	80097b2 <USBD_StdEPReq+0x2b2>
 800979a:	7bbb      	ldrb	r3, [r7, #14]
 800979c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80097a0:	4613      	mov	r3, r2
 80097a2:	009b      	lsls	r3, r3, #2
 80097a4:	4413      	add	r3, r2
 80097a6:	009b      	lsls	r3, r3, #2
 80097a8:	3310      	adds	r3, #16
 80097aa:	687a      	ldr	r2, [r7, #4]
 80097ac:	4413      	add	r3, r2
 80097ae:	3304      	adds	r3, #4
 80097b0:	e00b      	b.n	80097ca <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80097b2:	7bbb      	ldrb	r3, [r7, #14]
 80097b4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80097b8:	4613      	mov	r3, r2
 80097ba:	009b      	lsls	r3, r3, #2
 80097bc:	4413      	add	r3, r2
 80097be:	009b      	lsls	r3, r3, #2
 80097c0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80097c4:	687a      	ldr	r2, [r7, #4]
 80097c6:	4413      	add	r3, r2
 80097c8:	3304      	adds	r3, #4
 80097ca:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80097cc:	7bbb      	ldrb	r3, [r7, #14]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d002      	beq.n	80097d8 <USBD_StdEPReq+0x2d8>
 80097d2:	7bbb      	ldrb	r3, [r7, #14]
 80097d4:	2b80      	cmp	r3, #128	; 0x80
 80097d6:	d103      	bne.n	80097e0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80097d8:	68bb      	ldr	r3, [r7, #8]
 80097da:	2200      	movs	r2, #0
 80097dc:	601a      	str	r2, [r3, #0]
 80097de:	e00e      	b.n	80097fe <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80097e0:	7bbb      	ldrb	r3, [r7, #14]
 80097e2:	4619      	mov	r1, r3
 80097e4:	6878      	ldr	r0, [r7, #4]
 80097e6:	f001 f8ab 	bl	800a940 <USBD_LL_IsStallEP>
 80097ea:	4603      	mov	r3, r0
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d003      	beq.n	80097f8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80097f0:	68bb      	ldr	r3, [r7, #8]
 80097f2:	2201      	movs	r2, #1
 80097f4:	601a      	str	r2, [r3, #0]
 80097f6:	e002      	b.n	80097fe <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80097f8:	68bb      	ldr	r3, [r7, #8]
 80097fa:	2200      	movs	r2, #0
 80097fc:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80097fe:	68bb      	ldr	r3, [r7, #8]
 8009800:	2202      	movs	r2, #2
 8009802:	4619      	mov	r1, r3
 8009804:	6878      	ldr	r0, [r7, #4]
 8009806:	f000 fbd1 	bl	8009fac <USBD_CtlSendData>
              break;
 800980a:	e004      	b.n	8009816 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800980c:	6839      	ldr	r1, [r7, #0]
 800980e:	6878      	ldr	r0, [r7, #4]
 8009810:	f000 fb5b 	bl	8009eca <USBD_CtlError>
              break;
 8009814:	bf00      	nop
          }
          break;
 8009816:	e004      	b.n	8009822 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8009818:	6839      	ldr	r1, [r7, #0]
 800981a:	6878      	ldr	r0, [r7, #4]
 800981c:	f000 fb55 	bl	8009eca <USBD_CtlError>
          break;
 8009820:	bf00      	nop
      }
      break;
 8009822:	e005      	b.n	8009830 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8009824:	6839      	ldr	r1, [r7, #0]
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	f000 fb4f 	bl	8009eca <USBD_CtlError>
      break;
 800982c:	e000      	b.n	8009830 <USBD_StdEPReq+0x330>
      break;
 800982e:	bf00      	nop
  }

  return ret;
 8009830:	7bfb      	ldrb	r3, [r7, #15]
}
 8009832:	4618      	mov	r0, r3
 8009834:	3710      	adds	r7, #16
 8009836:	46bd      	mov	sp, r7
 8009838:	bd80      	pop	{r7, pc}
	...

0800983c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800983c:	b580      	push	{r7, lr}
 800983e:	b084      	sub	sp, #16
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
 8009844:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009846:	2300      	movs	r3, #0
 8009848:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800984a:	2300      	movs	r3, #0
 800984c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800984e:	2300      	movs	r3, #0
 8009850:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009852:	683b      	ldr	r3, [r7, #0]
 8009854:	885b      	ldrh	r3, [r3, #2]
 8009856:	0a1b      	lsrs	r3, r3, #8
 8009858:	b29b      	uxth	r3, r3
 800985a:	3b01      	subs	r3, #1
 800985c:	2b06      	cmp	r3, #6
 800985e:	f200 8128 	bhi.w	8009ab2 <USBD_GetDescriptor+0x276>
 8009862:	a201      	add	r2, pc, #4	; (adr r2, 8009868 <USBD_GetDescriptor+0x2c>)
 8009864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009868:	08009885 	.word	0x08009885
 800986c:	0800989d 	.word	0x0800989d
 8009870:	080098dd 	.word	0x080098dd
 8009874:	08009ab3 	.word	0x08009ab3
 8009878:	08009ab3 	.word	0x08009ab3
 800987c:	08009a53 	.word	0x08009a53
 8009880:	08009a7f 	.word	0x08009a7f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	687a      	ldr	r2, [r7, #4]
 800988e:	7c12      	ldrb	r2, [r2, #16]
 8009890:	f107 0108 	add.w	r1, r7, #8
 8009894:	4610      	mov	r0, r2
 8009896:	4798      	blx	r3
 8009898:	60f8      	str	r0, [r7, #12]
      break;
 800989a:	e112      	b.n	8009ac2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	7c1b      	ldrb	r3, [r3, #16]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d10d      	bne.n	80098c0 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80098aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098ac:	f107 0208 	add.w	r2, r7, #8
 80098b0:	4610      	mov	r0, r2
 80098b2:	4798      	blx	r3
 80098b4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	3301      	adds	r3, #1
 80098ba:	2202      	movs	r2, #2
 80098bc:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80098be:	e100      	b.n	8009ac2 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80098c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098c8:	f107 0208 	add.w	r2, r7, #8
 80098cc:	4610      	mov	r0, r2
 80098ce:	4798      	blx	r3
 80098d0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	3301      	adds	r3, #1
 80098d6:	2202      	movs	r2, #2
 80098d8:	701a      	strb	r2, [r3, #0]
      break;
 80098da:	e0f2      	b.n	8009ac2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	885b      	ldrh	r3, [r3, #2]
 80098e0:	b2db      	uxtb	r3, r3
 80098e2:	2b05      	cmp	r3, #5
 80098e4:	f200 80ac 	bhi.w	8009a40 <USBD_GetDescriptor+0x204>
 80098e8:	a201      	add	r2, pc, #4	; (adr r2, 80098f0 <USBD_GetDescriptor+0xb4>)
 80098ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098ee:	bf00      	nop
 80098f0:	08009909 	.word	0x08009909
 80098f4:	0800993d 	.word	0x0800993d
 80098f8:	08009971 	.word	0x08009971
 80098fc:	080099a5 	.word	0x080099a5
 8009900:	080099d9 	.word	0x080099d9
 8009904:	08009a0d 	.word	0x08009a0d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800990e:	685b      	ldr	r3, [r3, #4]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d00b      	beq.n	800992c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800991a:	685b      	ldr	r3, [r3, #4]
 800991c:	687a      	ldr	r2, [r7, #4]
 800991e:	7c12      	ldrb	r2, [r2, #16]
 8009920:	f107 0108 	add.w	r1, r7, #8
 8009924:	4610      	mov	r0, r2
 8009926:	4798      	blx	r3
 8009928:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800992a:	e091      	b.n	8009a50 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800992c:	6839      	ldr	r1, [r7, #0]
 800992e:	6878      	ldr	r0, [r7, #4]
 8009930:	f000 facb 	bl	8009eca <USBD_CtlError>
            err++;
 8009934:	7afb      	ldrb	r3, [r7, #11]
 8009936:	3301      	adds	r3, #1
 8009938:	72fb      	strb	r3, [r7, #11]
          break;
 800993a:	e089      	b.n	8009a50 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009942:	689b      	ldr	r3, [r3, #8]
 8009944:	2b00      	cmp	r3, #0
 8009946:	d00b      	beq.n	8009960 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800994e:	689b      	ldr	r3, [r3, #8]
 8009950:	687a      	ldr	r2, [r7, #4]
 8009952:	7c12      	ldrb	r2, [r2, #16]
 8009954:	f107 0108 	add.w	r1, r7, #8
 8009958:	4610      	mov	r0, r2
 800995a:	4798      	blx	r3
 800995c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800995e:	e077      	b.n	8009a50 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009960:	6839      	ldr	r1, [r7, #0]
 8009962:	6878      	ldr	r0, [r7, #4]
 8009964:	f000 fab1 	bl	8009eca <USBD_CtlError>
            err++;
 8009968:	7afb      	ldrb	r3, [r7, #11]
 800996a:	3301      	adds	r3, #1
 800996c:	72fb      	strb	r3, [r7, #11]
          break;
 800996e:	e06f      	b.n	8009a50 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009976:	68db      	ldr	r3, [r3, #12]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d00b      	beq.n	8009994 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009982:	68db      	ldr	r3, [r3, #12]
 8009984:	687a      	ldr	r2, [r7, #4]
 8009986:	7c12      	ldrb	r2, [r2, #16]
 8009988:	f107 0108 	add.w	r1, r7, #8
 800998c:	4610      	mov	r0, r2
 800998e:	4798      	blx	r3
 8009990:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009992:	e05d      	b.n	8009a50 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009994:	6839      	ldr	r1, [r7, #0]
 8009996:	6878      	ldr	r0, [r7, #4]
 8009998:	f000 fa97 	bl	8009eca <USBD_CtlError>
            err++;
 800999c:	7afb      	ldrb	r3, [r7, #11]
 800999e:	3301      	adds	r3, #1
 80099a0:	72fb      	strb	r3, [r7, #11]
          break;
 80099a2:	e055      	b.n	8009a50 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80099aa:	691b      	ldr	r3, [r3, #16]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d00b      	beq.n	80099c8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80099b6:	691b      	ldr	r3, [r3, #16]
 80099b8:	687a      	ldr	r2, [r7, #4]
 80099ba:	7c12      	ldrb	r2, [r2, #16]
 80099bc:	f107 0108 	add.w	r1, r7, #8
 80099c0:	4610      	mov	r0, r2
 80099c2:	4798      	blx	r3
 80099c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80099c6:	e043      	b.n	8009a50 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80099c8:	6839      	ldr	r1, [r7, #0]
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f000 fa7d 	bl	8009eca <USBD_CtlError>
            err++;
 80099d0:	7afb      	ldrb	r3, [r7, #11]
 80099d2:	3301      	adds	r3, #1
 80099d4:	72fb      	strb	r3, [r7, #11]
          break;
 80099d6:	e03b      	b.n	8009a50 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80099de:	695b      	ldr	r3, [r3, #20]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d00b      	beq.n	80099fc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80099ea:	695b      	ldr	r3, [r3, #20]
 80099ec:	687a      	ldr	r2, [r7, #4]
 80099ee:	7c12      	ldrb	r2, [r2, #16]
 80099f0:	f107 0108 	add.w	r1, r7, #8
 80099f4:	4610      	mov	r0, r2
 80099f6:	4798      	blx	r3
 80099f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80099fa:	e029      	b.n	8009a50 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80099fc:	6839      	ldr	r1, [r7, #0]
 80099fe:	6878      	ldr	r0, [r7, #4]
 8009a00:	f000 fa63 	bl	8009eca <USBD_CtlError>
            err++;
 8009a04:	7afb      	ldrb	r3, [r7, #11]
 8009a06:	3301      	adds	r3, #1
 8009a08:	72fb      	strb	r3, [r7, #11]
          break;
 8009a0a:	e021      	b.n	8009a50 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009a12:	699b      	ldr	r3, [r3, #24]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d00b      	beq.n	8009a30 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009a1e:	699b      	ldr	r3, [r3, #24]
 8009a20:	687a      	ldr	r2, [r7, #4]
 8009a22:	7c12      	ldrb	r2, [r2, #16]
 8009a24:	f107 0108 	add.w	r1, r7, #8
 8009a28:	4610      	mov	r0, r2
 8009a2a:	4798      	blx	r3
 8009a2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a2e:	e00f      	b.n	8009a50 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a30:	6839      	ldr	r1, [r7, #0]
 8009a32:	6878      	ldr	r0, [r7, #4]
 8009a34:	f000 fa49 	bl	8009eca <USBD_CtlError>
            err++;
 8009a38:	7afb      	ldrb	r3, [r7, #11]
 8009a3a:	3301      	adds	r3, #1
 8009a3c:	72fb      	strb	r3, [r7, #11]
          break;
 8009a3e:	e007      	b.n	8009a50 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009a40:	6839      	ldr	r1, [r7, #0]
 8009a42:	6878      	ldr	r0, [r7, #4]
 8009a44:	f000 fa41 	bl	8009eca <USBD_CtlError>
          err++;
 8009a48:	7afb      	ldrb	r3, [r7, #11]
 8009a4a:	3301      	adds	r3, #1
 8009a4c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009a4e:	bf00      	nop
      }
      break;
 8009a50:	e037      	b.n	8009ac2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	7c1b      	ldrb	r3, [r3, #16]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d109      	bne.n	8009a6e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a62:	f107 0208 	add.w	r2, r7, #8
 8009a66:	4610      	mov	r0, r2
 8009a68:	4798      	blx	r3
 8009a6a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009a6c:	e029      	b.n	8009ac2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009a6e:	6839      	ldr	r1, [r7, #0]
 8009a70:	6878      	ldr	r0, [r7, #4]
 8009a72:	f000 fa2a 	bl	8009eca <USBD_CtlError>
        err++;
 8009a76:	7afb      	ldrb	r3, [r7, #11]
 8009a78:	3301      	adds	r3, #1
 8009a7a:	72fb      	strb	r3, [r7, #11]
      break;
 8009a7c:	e021      	b.n	8009ac2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	7c1b      	ldrb	r3, [r3, #16]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d10d      	bne.n	8009aa2 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a8e:	f107 0208 	add.w	r2, r7, #8
 8009a92:	4610      	mov	r0, r2
 8009a94:	4798      	blx	r3
 8009a96:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	3301      	adds	r3, #1
 8009a9c:	2207      	movs	r2, #7
 8009a9e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009aa0:	e00f      	b.n	8009ac2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009aa2:	6839      	ldr	r1, [r7, #0]
 8009aa4:	6878      	ldr	r0, [r7, #4]
 8009aa6:	f000 fa10 	bl	8009eca <USBD_CtlError>
        err++;
 8009aaa:	7afb      	ldrb	r3, [r7, #11]
 8009aac:	3301      	adds	r3, #1
 8009aae:	72fb      	strb	r3, [r7, #11]
      break;
 8009ab0:	e007      	b.n	8009ac2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009ab2:	6839      	ldr	r1, [r7, #0]
 8009ab4:	6878      	ldr	r0, [r7, #4]
 8009ab6:	f000 fa08 	bl	8009eca <USBD_CtlError>
      err++;
 8009aba:	7afb      	ldrb	r3, [r7, #11]
 8009abc:	3301      	adds	r3, #1
 8009abe:	72fb      	strb	r3, [r7, #11]
      break;
 8009ac0:	bf00      	nop
  }

  if (err != 0U)
 8009ac2:	7afb      	ldrb	r3, [r7, #11]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d11e      	bne.n	8009b06 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	88db      	ldrh	r3, [r3, #6]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d016      	beq.n	8009afe <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009ad0:	893b      	ldrh	r3, [r7, #8]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d00e      	beq.n	8009af4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009ad6:	683b      	ldr	r3, [r7, #0]
 8009ad8:	88da      	ldrh	r2, [r3, #6]
 8009ada:	893b      	ldrh	r3, [r7, #8]
 8009adc:	4293      	cmp	r3, r2
 8009ade:	bf28      	it	cs
 8009ae0:	4613      	movcs	r3, r2
 8009ae2:	b29b      	uxth	r3, r3
 8009ae4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009ae6:	893b      	ldrh	r3, [r7, #8]
 8009ae8:	461a      	mov	r2, r3
 8009aea:	68f9      	ldr	r1, [r7, #12]
 8009aec:	6878      	ldr	r0, [r7, #4]
 8009aee:	f000 fa5d 	bl	8009fac <USBD_CtlSendData>
 8009af2:	e009      	b.n	8009b08 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009af4:	6839      	ldr	r1, [r7, #0]
 8009af6:	6878      	ldr	r0, [r7, #4]
 8009af8:	f000 f9e7 	bl	8009eca <USBD_CtlError>
 8009afc:	e004      	b.n	8009b08 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009afe:	6878      	ldr	r0, [r7, #4]
 8009b00:	f000 faae 	bl	800a060 <USBD_CtlSendStatus>
 8009b04:	e000      	b.n	8009b08 <USBD_GetDescriptor+0x2cc>
    return;
 8009b06:	bf00      	nop
  }
}
 8009b08:	3710      	adds	r7, #16
 8009b0a:	46bd      	mov	sp, r7
 8009b0c:	bd80      	pop	{r7, pc}
 8009b0e:	bf00      	nop

08009b10 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b084      	sub	sp, #16
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
 8009b18:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009b1a:	683b      	ldr	r3, [r7, #0]
 8009b1c:	889b      	ldrh	r3, [r3, #4]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d131      	bne.n	8009b86 <USBD_SetAddress+0x76>
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	88db      	ldrh	r3, [r3, #6]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d12d      	bne.n	8009b86 <USBD_SetAddress+0x76>
 8009b2a:	683b      	ldr	r3, [r7, #0]
 8009b2c:	885b      	ldrh	r3, [r3, #2]
 8009b2e:	2b7f      	cmp	r3, #127	; 0x7f
 8009b30:	d829      	bhi.n	8009b86 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009b32:	683b      	ldr	r3, [r7, #0]
 8009b34:	885b      	ldrh	r3, [r3, #2]
 8009b36:	b2db      	uxtb	r3, r3
 8009b38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009b3c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b44:	b2db      	uxtb	r3, r3
 8009b46:	2b03      	cmp	r3, #3
 8009b48:	d104      	bne.n	8009b54 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009b4a:	6839      	ldr	r1, [r7, #0]
 8009b4c:	6878      	ldr	r0, [r7, #4]
 8009b4e:	f000 f9bc 	bl	8009eca <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b52:	e01d      	b.n	8009b90 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	7bfa      	ldrb	r2, [r7, #15]
 8009b58:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009b5c:	7bfb      	ldrb	r3, [r7, #15]
 8009b5e:	4619      	mov	r1, r3
 8009b60:	6878      	ldr	r0, [r7, #4]
 8009b62:	f000 ff19 	bl	800a998 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009b66:	6878      	ldr	r0, [r7, #4]
 8009b68:	f000 fa7a 	bl	800a060 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009b6c:	7bfb      	ldrb	r3, [r7, #15]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d004      	beq.n	8009b7c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	2202      	movs	r2, #2
 8009b76:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b7a:	e009      	b.n	8009b90 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	2201      	movs	r2, #1
 8009b80:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b84:	e004      	b.n	8009b90 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009b86:	6839      	ldr	r1, [r7, #0]
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	f000 f99e 	bl	8009eca <USBD_CtlError>
  }
}
 8009b8e:	bf00      	nop
 8009b90:	bf00      	nop
 8009b92:	3710      	adds	r7, #16
 8009b94:	46bd      	mov	sp, r7
 8009b96:	bd80      	pop	{r7, pc}

08009b98 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b084      	sub	sp, #16
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]
 8009ba0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009ba6:	683b      	ldr	r3, [r7, #0]
 8009ba8:	885b      	ldrh	r3, [r3, #2]
 8009baa:	b2da      	uxtb	r2, r3
 8009bac:	4b4e      	ldr	r3, [pc, #312]	; (8009ce8 <USBD_SetConfig+0x150>)
 8009bae:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009bb0:	4b4d      	ldr	r3, [pc, #308]	; (8009ce8 <USBD_SetConfig+0x150>)
 8009bb2:	781b      	ldrb	r3, [r3, #0]
 8009bb4:	2b01      	cmp	r3, #1
 8009bb6:	d905      	bls.n	8009bc4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009bb8:	6839      	ldr	r1, [r7, #0]
 8009bba:	6878      	ldr	r0, [r7, #4]
 8009bbc:	f000 f985 	bl	8009eca <USBD_CtlError>
    return USBD_FAIL;
 8009bc0:	2303      	movs	r3, #3
 8009bc2:	e08c      	b.n	8009cde <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009bca:	b2db      	uxtb	r3, r3
 8009bcc:	2b02      	cmp	r3, #2
 8009bce:	d002      	beq.n	8009bd6 <USBD_SetConfig+0x3e>
 8009bd0:	2b03      	cmp	r3, #3
 8009bd2:	d029      	beq.n	8009c28 <USBD_SetConfig+0x90>
 8009bd4:	e075      	b.n	8009cc2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009bd6:	4b44      	ldr	r3, [pc, #272]	; (8009ce8 <USBD_SetConfig+0x150>)
 8009bd8:	781b      	ldrb	r3, [r3, #0]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d020      	beq.n	8009c20 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009bde:	4b42      	ldr	r3, [pc, #264]	; (8009ce8 <USBD_SetConfig+0x150>)
 8009be0:	781b      	ldrb	r3, [r3, #0]
 8009be2:	461a      	mov	r2, r3
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009be8:	4b3f      	ldr	r3, [pc, #252]	; (8009ce8 <USBD_SetConfig+0x150>)
 8009bea:	781b      	ldrb	r3, [r3, #0]
 8009bec:	4619      	mov	r1, r3
 8009bee:	6878      	ldr	r0, [r7, #4]
 8009bf0:	f7fe ffe7 	bl	8008bc2 <USBD_SetClassConfig>
 8009bf4:	4603      	mov	r3, r0
 8009bf6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009bf8:	7bfb      	ldrb	r3, [r7, #15]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d008      	beq.n	8009c10 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009bfe:	6839      	ldr	r1, [r7, #0]
 8009c00:	6878      	ldr	r0, [r7, #4]
 8009c02:	f000 f962 	bl	8009eca <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	2202      	movs	r2, #2
 8009c0a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009c0e:	e065      	b.n	8009cdc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009c10:	6878      	ldr	r0, [r7, #4]
 8009c12:	f000 fa25 	bl	800a060 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2203      	movs	r2, #3
 8009c1a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8009c1e:	e05d      	b.n	8009cdc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009c20:	6878      	ldr	r0, [r7, #4]
 8009c22:	f000 fa1d 	bl	800a060 <USBD_CtlSendStatus>
      break;
 8009c26:	e059      	b.n	8009cdc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009c28:	4b2f      	ldr	r3, [pc, #188]	; (8009ce8 <USBD_SetConfig+0x150>)
 8009c2a:	781b      	ldrb	r3, [r3, #0]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d112      	bne.n	8009c56 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	2202      	movs	r2, #2
 8009c34:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8009c38:	4b2b      	ldr	r3, [pc, #172]	; (8009ce8 <USBD_SetConfig+0x150>)
 8009c3a:	781b      	ldrb	r3, [r3, #0]
 8009c3c:	461a      	mov	r2, r3
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009c42:	4b29      	ldr	r3, [pc, #164]	; (8009ce8 <USBD_SetConfig+0x150>)
 8009c44:	781b      	ldrb	r3, [r3, #0]
 8009c46:	4619      	mov	r1, r3
 8009c48:	6878      	ldr	r0, [r7, #4]
 8009c4a:	f7fe ffd6 	bl	8008bfa <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009c4e:	6878      	ldr	r0, [r7, #4]
 8009c50:	f000 fa06 	bl	800a060 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009c54:	e042      	b.n	8009cdc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009c56:	4b24      	ldr	r3, [pc, #144]	; (8009ce8 <USBD_SetConfig+0x150>)
 8009c58:	781b      	ldrb	r3, [r3, #0]
 8009c5a:	461a      	mov	r2, r3
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	685b      	ldr	r3, [r3, #4]
 8009c60:	429a      	cmp	r2, r3
 8009c62:	d02a      	beq.n	8009cba <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	685b      	ldr	r3, [r3, #4]
 8009c68:	b2db      	uxtb	r3, r3
 8009c6a:	4619      	mov	r1, r3
 8009c6c:	6878      	ldr	r0, [r7, #4]
 8009c6e:	f7fe ffc4 	bl	8008bfa <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009c72:	4b1d      	ldr	r3, [pc, #116]	; (8009ce8 <USBD_SetConfig+0x150>)
 8009c74:	781b      	ldrb	r3, [r3, #0]
 8009c76:	461a      	mov	r2, r3
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009c7c:	4b1a      	ldr	r3, [pc, #104]	; (8009ce8 <USBD_SetConfig+0x150>)
 8009c7e:	781b      	ldrb	r3, [r3, #0]
 8009c80:	4619      	mov	r1, r3
 8009c82:	6878      	ldr	r0, [r7, #4]
 8009c84:	f7fe ff9d 	bl	8008bc2 <USBD_SetClassConfig>
 8009c88:	4603      	mov	r3, r0
 8009c8a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009c8c:	7bfb      	ldrb	r3, [r7, #15]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d00f      	beq.n	8009cb2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009c92:	6839      	ldr	r1, [r7, #0]
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	f000 f918 	bl	8009eca <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	685b      	ldr	r3, [r3, #4]
 8009c9e:	b2db      	uxtb	r3, r3
 8009ca0:	4619      	mov	r1, r3
 8009ca2:	6878      	ldr	r0, [r7, #4]
 8009ca4:	f7fe ffa9 	bl	8008bfa <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2202      	movs	r2, #2
 8009cac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8009cb0:	e014      	b.n	8009cdc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009cb2:	6878      	ldr	r0, [r7, #4]
 8009cb4:	f000 f9d4 	bl	800a060 <USBD_CtlSendStatus>
      break;
 8009cb8:	e010      	b.n	8009cdc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009cba:	6878      	ldr	r0, [r7, #4]
 8009cbc:	f000 f9d0 	bl	800a060 <USBD_CtlSendStatus>
      break;
 8009cc0:	e00c      	b.n	8009cdc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009cc2:	6839      	ldr	r1, [r7, #0]
 8009cc4:	6878      	ldr	r0, [r7, #4]
 8009cc6:	f000 f900 	bl	8009eca <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009cca:	4b07      	ldr	r3, [pc, #28]	; (8009ce8 <USBD_SetConfig+0x150>)
 8009ccc:	781b      	ldrb	r3, [r3, #0]
 8009cce:	4619      	mov	r1, r3
 8009cd0:	6878      	ldr	r0, [r7, #4]
 8009cd2:	f7fe ff92 	bl	8008bfa <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009cd6:	2303      	movs	r3, #3
 8009cd8:	73fb      	strb	r3, [r7, #15]
      break;
 8009cda:	bf00      	nop
  }

  return ret;
 8009cdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cde:	4618      	mov	r0, r3
 8009ce0:	3710      	adds	r7, #16
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	bd80      	pop	{r7, pc}
 8009ce6:	bf00      	nop
 8009ce8:	2000053c 	.word	0x2000053c

08009cec <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009cec:	b580      	push	{r7, lr}
 8009cee:	b082      	sub	sp, #8
 8009cf0:	af00      	add	r7, sp, #0
 8009cf2:	6078      	str	r0, [r7, #4]
 8009cf4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009cf6:	683b      	ldr	r3, [r7, #0]
 8009cf8:	88db      	ldrh	r3, [r3, #6]
 8009cfa:	2b01      	cmp	r3, #1
 8009cfc:	d004      	beq.n	8009d08 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009cfe:	6839      	ldr	r1, [r7, #0]
 8009d00:	6878      	ldr	r0, [r7, #4]
 8009d02:	f000 f8e2 	bl	8009eca <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009d06:	e023      	b.n	8009d50 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d0e:	b2db      	uxtb	r3, r3
 8009d10:	2b02      	cmp	r3, #2
 8009d12:	dc02      	bgt.n	8009d1a <USBD_GetConfig+0x2e>
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	dc03      	bgt.n	8009d20 <USBD_GetConfig+0x34>
 8009d18:	e015      	b.n	8009d46 <USBD_GetConfig+0x5a>
 8009d1a:	2b03      	cmp	r3, #3
 8009d1c:	d00b      	beq.n	8009d36 <USBD_GetConfig+0x4a>
 8009d1e:	e012      	b.n	8009d46 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2200      	movs	r2, #0
 8009d24:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	3308      	adds	r3, #8
 8009d2a:	2201      	movs	r2, #1
 8009d2c:	4619      	mov	r1, r3
 8009d2e:	6878      	ldr	r0, [r7, #4]
 8009d30:	f000 f93c 	bl	8009fac <USBD_CtlSendData>
        break;
 8009d34:	e00c      	b.n	8009d50 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	3304      	adds	r3, #4
 8009d3a:	2201      	movs	r2, #1
 8009d3c:	4619      	mov	r1, r3
 8009d3e:	6878      	ldr	r0, [r7, #4]
 8009d40:	f000 f934 	bl	8009fac <USBD_CtlSendData>
        break;
 8009d44:	e004      	b.n	8009d50 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009d46:	6839      	ldr	r1, [r7, #0]
 8009d48:	6878      	ldr	r0, [r7, #4]
 8009d4a:	f000 f8be 	bl	8009eca <USBD_CtlError>
        break;
 8009d4e:	bf00      	nop
}
 8009d50:	bf00      	nop
 8009d52:	3708      	adds	r7, #8
 8009d54:	46bd      	mov	sp, r7
 8009d56:	bd80      	pop	{r7, pc}

08009d58 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b082      	sub	sp, #8
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
 8009d60:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d68:	b2db      	uxtb	r3, r3
 8009d6a:	3b01      	subs	r3, #1
 8009d6c:	2b02      	cmp	r3, #2
 8009d6e:	d81e      	bhi.n	8009dae <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009d70:	683b      	ldr	r3, [r7, #0]
 8009d72:	88db      	ldrh	r3, [r3, #6]
 8009d74:	2b02      	cmp	r3, #2
 8009d76:	d004      	beq.n	8009d82 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009d78:	6839      	ldr	r1, [r7, #0]
 8009d7a:	6878      	ldr	r0, [r7, #4]
 8009d7c:	f000 f8a5 	bl	8009eca <USBD_CtlError>
        break;
 8009d80:	e01a      	b.n	8009db8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	2201      	movs	r2, #1
 8009d86:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d005      	beq.n	8009d9e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	68db      	ldr	r3, [r3, #12]
 8009d96:	f043 0202 	orr.w	r2, r3, #2
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	330c      	adds	r3, #12
 8009da2:	2202      	movs	r2, #2
 8009da4:	4619      	mov	r1, r3
 8009da6:	6878      	ldr	r0, [r7, #4]
 8009da8:	f000 f900 	bl	8009fac <USBD_CtlSendData>
      break;
 8009dac:	e004      	b.n	8009db8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009dae:	6839      	ldr	r1, [r7, #0]
 8009db0:	6878      	ldr	r0, [r7, #4]
 8009db2:	f000 f88a 	bl	8009eca <USBD_CtlError>
      break;
 8009db6:	bf00      	nop
  }
}
 8009db8:	bf00      	nop
 8009dba:	3708      	adds	r7, #8
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	bd80      	pop	{r7, pc}

08009dc0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	b082      	sub	sp, #8
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
 8009dc8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009dca:	683b      	ldr	r3, [r7, #0]
 8009dcc:	885b      	ldrh	r3, [r3, #2]
 8009dce:	2b01      	cmp	r3, #1
 8009dd0:	d107      	bne.n	8009de2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2201      	movs	r2, #1
 8009dd6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009dda:	6878      	ldr	r0, [r7, #4]
 8009ddc:	f000 f940 	bl	800a060 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009de0:	e013      	b.n	8009e0a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009de2:	683b      	ldr	r3, [r7, #0]
 8009de4:	885b      	ldrh	r3, [r3, #2]
 8009de6:	2b02      	cmp	r3, #2
 8009de8:	d10b      	bne.n	8009e02 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 8009dea:	683b      	ldr	r3, [r7, #0]
 8009dec:	889b      	ldrh	r3, [r3, #4]
 8009dee:	0a1b      	lsrs	r3, r3, #8
 8009df0:	b29b      	uxth	r3, r3
 8009df2:	b2da      	uxtb	r2, r3
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009dfa:	6878      	ldr	r0, [r7, #4]
 8009dfc:	f000 f930 	bl	800a060 <USBD_CtlSendStatus>
}
 8009e00:	e003      	b.n	8009e0a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009e02:	6839      	ldr	r1, [r7, #0]
 8009e04:	6878      	ldr	r0, [r7, #4]
 8009e06:	f000 f860 	bl	8009eca <USBD_CtlError>
}
 8009e0a:	bf00      	nop
 8009e0c:	3708      	adds	r7, #8
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	bd80      	pop	{r7, pc}

08009e12 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e12:	b580      	push	{r7, lr}
 8009e14:	b082      	sub	sp, #8
 8009e16:	af00      	add	r7, sp, #0
 8009e18:	6078      	str	r0, [r7, #4]
 8009e1a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e22:	b2db      	uxtb	r3, r3
 8009e24:	3b01      	subs	r3, #1
 8009e26:	2b02      	cmp	r3, #2
 8009e28:	d80b      	bhi.n	8009e42 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009e2a:	683b      	ldr	r3, [r7, #0]
 8009e2c:	885b      	ldrh	r3, [r3, #2]
 8009e2e:	2b01      	cmp	r3, #1
 8009e30:	d10c      	bne.n	8009e4c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	2200      	movs	r2, #0
 8009e36:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009e3a:	6878      	ldr	r0, [r7, #4]
 8009e3c:	f000 f910 	bl	800a060 <USBD_CtlSendStatus>
      }
      break;
 8009e40:	e004      	b.n	8009e4c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009e42:	6839      	ldr	r1, [r7, #0]
 8009e44:	6878      	ldr	r0, [r7, #4]
 8009e46:	f000 f840 	bl	8009eca <USBD_CtlError>
      break;
 8009e4a:	e000      	b.n	8009e4e <USBD_ClrFeature+0x3c>
      break;
 8009e4c:	bf00      	nop
  }
}
 8009e4e:	bf00      	nop
 8009e50:	3708      	adds	r7, #8
 8009e52:	46bd      	mov	sp, r7
 8009e54:	bd80      	pop	{r7, pc}

08009e56 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009e56:	b580      	push	{r7, lr}
 8009e58:	b084      	sub	sp, #16
 8009e5a:	af00      	add	r7, sp, #0
 8009e5c:	6078      	str	r0, [r7, #4]
 8009e5e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009e60:	683b      	ldr	r3, [r7, #0]
 8009e62:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	781a      	ldrb	r2, [r3, #0]
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	3301      	adds	r3, #1
 8009e70:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	781a      	ldrb	r2, [r3, #0]
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	3301      	adds	r3, #1
 8009e7e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009e80:	68f8      	ldr	r0, [r7, #12]
 8009e82:	f7ff fa41 	bl	8009308 <SWAPBYTE>
 8009e86:	4603      	mov	r3, r0
 8009e88:	461a      	mov	r2, r3
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	3301      	adds	r3, #1
 8009e92:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	3301      	adds	r3, #1
 8009e98:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009e9a:	68f8      	ldr	r0, [r7, #12]
 8009e9c:	f7ff fa34 	bl	8009308 <SWAPBYTE>
 8009ea0:	4603      	mov	r3, r0
 8009ea2:	461a      	mov	r2, r3
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	3301      	adds	r3, #1
 8009eac:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	3301      	adds	r3, #1
 8009eb2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009eb4:	68f8      	ldr	r0, [r7, #12]
 8009eb6:	f7ff fa27 	bl	8009308 <SWAPBYTE>
 8009eba:	4603      	mov	r3, r0
 8009ebc:	461a      	mov	r2, r3
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	80da      	strh	r2, [r3, #6]
}
 8009ec2:	bf00      	nop
 8009ec4:	3710      	adds	r7, #16
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	bd80      	pop	{r7, pc}

08009eca <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009eca:	b580      	push	{r7, lr}
 8009ecc:	b082      	sub	sp, #8
 8009ece:	af00      	add	r7, sp, #0
 8009ed0:	6078      	str	r0, [r7, #4]
 8009ed2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009ed4:	2180      	movs	r1, #128	; 0x80
 8009ed6:	6878      	ldr	r0, [r7, #4]
 8009ed8:	f000 fcf4 	bl	800a8c4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009edc:	2100      	movs	r1, #0
 8009ede:	6878      	ldr	r0, [r7, #4]
 8009ee0:	f000 fcf0 	bl	800a8c4 <USBD_LL_StallEP>
}
 8009ee4:	bf00      	nop
 8009ee6:	3708      	adds	r7, #8
 8009ee8:	46bd      	mov	sp, r7
 8009eea:	bd80      	pop	{r7, pc}

08009eec <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009eec:	b580      	push	{r7, lr}
 8009eee:	b086      	sub	sp, #24
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	60f8      	str	r0, [r7, #12]
 8009ef4:	60b9      	str	r1, [r7, #8]
 8009ef6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009ef8:	2300      	movs	r3, #0
 8009efa:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d036      	beq.n	8009f70 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8009f06:	6938      	ldr	r0, [r7, #16]
 8009f08:	f000 f836 	bl	8009f78 <USBD_GetLen>
 8009f0c:	4603      	mov	r3, r0
 8009f0e:	3301      	adds	r3, #1
 8009f10:	b29b      	uxth	r3, r3
 8009f12:	005b      	lsls	r3, r3, #1
 8009f14:	b29a      	uxth	r2, r3
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009f1a:	7dfb      	ldrb	r3, [r7, #23]
 8009f1c:	68ba      	ldr	r2, [r7, #8]
 8009f1e:	4413      	add	r3, r2
 8009f20:	687a      	ldr	r2, [r7, #4]
 8009f22:	7812      	ldrb	r2, [r2, #0]
 8009f24:	701a      	strb	r2, [r3, #0]
  idx++;
 8009f26:	7dfb      	ldrb	r3, [r7, #23]
 8009f28:	3301      	adds	r3, #1
 8009f2a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009f2c:	7dfb      	ldrb	r3, [r7, #23]
 8009f2e:	68ba      	ldr	r2, [r7, #8]
 8009f30:	4413      	add	r3, r2
 8009f32:	2203      	movs	r2, #3
 8009f34:	701a      	strb	r2, [r3, #0]
  idx++;
 8009f36:	7dfb      	ldrb	r3, [r7, #23]
 8009f38:	3301      	adds	r3, #1
 8009f3a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009f3c:	e013      	b.n	8009f66 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8009f3e:	7dfb      	ldrb	r3, [r7, #23]
 8009f40:	68ba      	ldr	r2, [r7, #8]
 8009f42:	4413      	add	r3, r2
 8009f44:	693a      	ldr	r2, [r7, #16]
 8009f46:	7812      	ldrb	r2, [r2, #0]
 8009f48:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009f4a:	693b      	ldr	r3, [r7, #16]
 8009f4c:	3301      	adds	r3, #1
 8009f4e:	613b      	str	r3, [r7, #16]
    idx++;
 8009f50:	7dfb      	ldrb	r3, [r7, #23]
 8009f52:	3301      	adds	r3, #1
 8009f54:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009f56:	7dfb      	ldrb	r3, [r7, #23]
 8009f58:	68ba      	ldr	r2, [r7, #8]
 8009f5a:	4413      	add	r3, r2
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	701a      	strb	r2, [r3, #0]
    idx++;
 8009f60:	7dfb      	ldrb	r3, [r7, #23]
 8009f62:	3301      	adds	r3, #1
 8009f64:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009f66:	693b      	ldr	r3, [r7, #16]
 8009f68:	781b      	ldrb	r3, [r3, #0]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d1e7      	bne.n	8009f3e <USBD_GetString+0x52>
 8009f6e:	e000      	b.n	8009f72 <USBD_GetString+0x86>
    return;
 8009f70:	bf00      	nop
  }
}
 8009f72:	3718      	adds	r7, #24
 8009f74:	46bd      	mov	sp, r7
 8009f76:	bd80      	pop	{r7, pc}

08009f78 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009f78:	b480      	push	{r7}
 8009f7a:	b085      	sub	sp, #20
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009f80:	2300      	movs	r3, #0
 8009f82:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009f88:	e005      	b.n	8009f96 <USBD_GetLen+0x1e>
  {
    len++;
 8009f8a:	7bfb      	ldrb	r3, [r7, #15]
 8009f8c:	3301      	adds	r3, #1
 8009f8e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009f90:	68bb      	ldr	r3, [r7, #8]
 8009f92:	3301      	adds	r3, #1
 8009f94:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009f96:	68bb      	ldr	r3, [r7, #8]
 8009f98:	781b      	ldrb	r3, [r3, #0]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d1f5      	bne.n	8009f8a <USBD_GetLen+0x12>
  }

  return len;
 8009f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	3714      	adds	r7, #20
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009faa:	4770      	bx	lr

08009fac <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b084      	sub	sp, #16
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	60f8      	str	r0, [r7, #12]
 8009fb4:	60b9      	str	r1, [r7, #8]
 8009fb6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	2202      	movs	r2, #2
 8009fbc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	687a      	ldr	r2, [r7, #4]
 8009fc4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	687a      	ldr	r2, [r7, #4]
 8009fca:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	68ba      	ldr	r2, [r7, #8]
 8009fd0:	2100      	movs	r1, #0
 8009fd2:	68f8      	ldr	r0, [r7, #12]
 8009fd4:	f000 fcff 	bl	800a9d6 <USBD_LL_Transmit>

  return USBD_OK;
 8009fd8:	2300      	movs	r3, #0
}
 8009fda:	4618      	mov	r0, r3
 8009fdc:	3710      	adds	r7, #16
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	bd80      	pop	{r7, pc}

08009fe2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009fe2:	b580      	push	{r7, lr}
 8009fe4:	b084      	sub	sp, #16
 8009fe6:	af00      	add	r7, sp, #0
 8009fe8:	60f8      	str	r0, [r7, #12]
 8009fea:	60b9      	str	r1, [r7, #8]
 8009fec:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	68ba      	ldr	r2, [r7, #8]
 8009ff2:	2100      	movs	r1, #0
 8009ff4:	68f8      	ldr	r0, [r7, #12]
 8009ff6:	f000 fcee 	bl	800a9d6 <USBD_LL_Transmit>

  return USBD_OK;
 8009ffa:	2300      	movs	r3, #0
}
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	3710      	adds	r7, #16
 800a000:	46bd      	mov	sp, r7
 800a002:	bd80      	pop	{r7, pc}

0800a004 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b084      	sub	sp, #16
 800a008:	af00      	add	r7, sp, #0
 800a00a:	60f8      	str	r0, [r7, #12]
 800a00c:	60b9      	str	r1, [r7, #8]
 800a00e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	2203      	movs	r2, #3
 800a014:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	687a      	ldr	r2, [r7, #4]
 800a01c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	687a      	ldr	r2, [r7, #4]
 800a024:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	68ba      	ldr	r2, [r7, #8]
 800a02c:	2100      	movs	r1, #0
 800a02e:	68f8      	ldr	r0, [r7, #12]
 800a030:	f000 fcf2 	bl	800aa18 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a034:	2300      	movs	r3, #0
}
 800a036:	4618      	mov	r0, r3
 800a038:	3710      	adds	r7, #16
 800a03a:	46bd      	mov	sp, r7
 800a03c:	bd80      	pop	{r7, pc}

0800a03e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a03e:	b580      	push	{r7, lr}
 800a040:	b084      	sub	sp, #16
 800a042:	af00      	add	r7, sp, #0
 800a044:	60f8      	str	r0, [r7, #12]
 800a046:	60b9      	str	r1, [r7, #8]
 800a048:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	68ba      	ldr	r2, [r7, #8]
 800a04e:	2100      	movs	r1, #0
 800a050:	68f8      	ldr	r0, [r7, #12]
 800a052:	f000 fce1 	bl	800aa18 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a056:	2300      	movs	r3, #0
}
 800a058:	4618      	mov	r0, r3
 800a05a:	3710      	adds	r7, #16
 800a05c:	46bd      	mov	sp, r7
 800a05e:	bd80      	pop	{r7, pc}

0800a060 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a060:	b580      	push	{r7, lr}
 800a062:	b082      	sub	sp, #8
 800a064:	af00      	add	r7, sp, #0
 800a066:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	2204      	movs	r2, #4
 800a06c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a070:	2300      	movs	r3, #0
 800a072:	2200      	movs	r2, #0
 800a074:	2100      	movs	r1, #0
 800a076:	6878      	ldr	r0, [r7, #4]
 800a078:	f000 fcad 	bl	800a9d6 <USBD_LL_Transmit>

  return USBD_OK;
 800a07c:	2300      	movs	r3, #0
}
 800a07e:	4618      	mov	r0, r3
 800a080:	3708      	adds	r7, #8
 800a082:	46bd      	mov	sp, r7
 800a084:	bd80      	pop	{r7, pc}

0800a086 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a086:	b580      	push	{r7, lr}
 800a088:	b082      	sub	sp, #8
 800a08a:	af00      	add	r7, sp, #0
 800a08c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	2205      	movs	r2, #5
 800a092:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a096:	2300      	movs	r3, #0
 800a098:	2200      	movs	r2, #0
 800a09a:	2100      	movs	r1, #0
 800a09c:	6878      	ldr	r0, [r7, #4]
 800a09e:	f000 fcbb 	bl	800aa18 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a0a2:	2300      	movs	r3, #0
}
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	3708      	adds	r7, #8
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	bd80      	pop	{r7, pc}

0800a0ac <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	4912      	ldr	r1, [pc, #72]	; (800a0fc <MX_USB_DEVICE_Init+0x50>)
 800a0b4:	4812      	ldr	r0, [pc, #72]	; (800a100 <MX_USB_DEVICE_Init+0x54>)
 800a0b6:	f7fe fd07 	bl	8008ac8 <USBD_Init>
 800a0ba:	4603      	mov	r3, r0
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d001      	beq.n	800a0c4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a0c0:	f7f7 fcfa 	bl	8001ab8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a0c4:	490f      	ldr	r1, [pc, #60]	; (800a104 <MX_USB_DEVICE_Init+0x58>)
 800a0c6:	480e      	ldr	r0, [pc, #56]	; (800a100 <MX_USB_DEVICE_Init+0x54>)
 800a0c8:	f7fe fd2e 	bl	8008b28 <USBD_RegisterClass>
 800a0cc:	4603      	mov	r3, r0
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d001      	beq.n	800a0d6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a0d2:	f7f7 fcf1 	bl	8001ab8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a0d6:	490c      	ldr	r1, [pc, #48]	; (800a108 <MX_USB_DEVICE_Init+0x5c>)
 800a0d8:	4809      	ldr	r0, [pc, #36]	; (800a100 <MX_USB_DEVICE_Init+0x54>)
 800a0da:	f7fe fc1f 	bl	800891c <USBD_CDC_RegisterInterface>
 800a0de:	4603      	mov	r3, r0
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d001      	beq.n	800a0e8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a0e4:	f7f7 fce8 	bl	8001ab8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a0e8:	4805      	ldr	r0, [pc, #20]	; (800a100 <MX_USB_DEVICE_Init+0x54>)
 800a0ea:	f7fe fd53 	bl	8008b94 <USBD_Start>
 800a0ee:	4603      	mov	r3, r0
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d001      	beq.n	800a0f8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a0f4:	f7f7 fce0 	bl	8001ab8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a0f8:	bf00      	nop
 800a0fa:	bd80      	pop	{r7, pc}
 800a0fc:	200000b8 	.word	0x200000b8
 800a100:	20000540 	.word	0x20000540
 800a104:	2000001c 	.word	0x2000001c
 800a108:	200000a4 	.word	0x200000a4

0800a10c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a110:	2200      	movs	r2, #0
 800a112:	4905      	ldr	r1, [pc, #20]	; (800a128 <CDC_Init_FS+0x1c>)
 800a114:	4805      	ldr	r0, [pc, #20]	; (800a12c <CDC_Init_FS+0x20>)
 800a116:	f7fe fc1b 	bl	8008950 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a11a:	4905      	ldr	r1, [pc, #20]	; (800a130 <CDC_Init_FS+0x24>)
 800a11c:	4803      	ldr	r0, [pc, #12]	; (800a12c <CDC_Init_FS+0x20>)
 800a11e:	f7fe fc39 	bl	8008994 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a122:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a124:	4618      	mov	r0, r3
 800a126:	bd80      	pop	{r7, pc}
 800a128:	2000101c 	.word	0x2000101c
 800a12c:	20000540 	.word	0x20000540
 800a130:	2000081c 	.word	0x2000081c

0800a134 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a134:	b480      	push	{r7}
 800a136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a138:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a13a:	4618      	mov	r0, r3
 800a13c:	46bd      	mov	sp, r7
 800a13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a142:	4770      	bx	lr

0800a144 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a144:	b480      	push	{r7}
 800a146:	b083      	sub	sp, #12
 800a148:	af00      	add	r7, sp, #0
 800a14a:	4603      	mov	r3, r0
 800a14c:	6039      	str	r1, [r7, #0]
 800a14e:	71fb      	strb	r3, [r7, #7]
 800a150:	4613      	mov	r3, r2
 800a152:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a154:	79fb      	ldrb	r3, [r7, #7]
 800a156:	2b23      	cmp	r3, #35	; 0x23
 800a158:	d85c      	bhi.n	800a214 <CDC_Control_FS+0xd0>
 800a15a:	a201      	add	r2, pc, #4	; (adr r2, 800a160 <CDC_Control_FS+0x1c>)
 800a15c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a160:	0800a215 	.word	0x0800a215
 800a164:	0800a215 	.word	0x0800a215
 800a168:	0800a215 	.word	0x0800a215
 800a16c:	0800a215 	.word	0x0800a215
 800a170:	0800a215 	.word	0x0800a215
 800a174:	0800a215 	.word	0x0800a215
 800a178:	0800a215 	.word	0x0800a215
 800a17c:	0800a215 	.word	0x0800a215
 800a180:	0800a215 	.word	0x0800a215
 800a184:	0800a215 	.word	0x0800a215
 800a188:	0800a215 	.word	0x0800a215
 800a18c:	0800a215 	.word	0x0800a215
 800a190:	0800a215 	.word	0x0800a215
 800a194:	0800a215 	.word	0x0800a215
 800a198:	0800a215 	.word	0x0800a215
 800a19c:	0800a215 	.word	0x0800a215
 800a1a0:	0800a215 	.word	0x0800a215
 800a1a4:	0800a215 	.word	0x0800a215
 800a1a8:	0800a215 	.word	0x0800a215
 800a1ac:	0800a215 	.word	0x0800a215
 800a1b0:	0800a215 	.word	0x0800a215
 800a1b4:	0800a215 	.word	0x0800a215
 800a1b8:	0800a215 	.word	0x0800a215
 800a1bc:	0800a215 	.word	0x0800a215
 800a1c0:	0800a215 	.word	0x0800a215
 800a1c4:	0800a215 	.word	0x0800a215
 800a1c8:	0800a215 	.word	0x0800a215
 800a1cc:	0800a215 	.word	0x0800a215
 800a1d0:	0800a215 	.word	0x0800a215
 800a1d4:	0800a215 	.word	0x0800a215
 800a1d8:	0800a215 	.word	0x0800a215
 800a1dc:	0800a215 	.word	0x0800a215
 800a1e0:	0800a1f1 	.word	0x0800a1f1
 800a1e4:	0800a203 	.word	0x0800a203
 800a1e8:	0800a215 	.word	0x0800a215
 800a1ec:	0800a215 	.word	0x0800a215
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800a1f0:	4b0c      	ldr	r3, [pc, #48]	; (800a224 <CDC_Control_FS+0xe0>)
 800a1f2:	683a      	ldr	r2, [r7, #0]
 800a1f4:	6810      	ldr	r0, [r2, #0]
 800a1f6:	6018      	str	r0, [r3, #0]
 800a1f8:	8891      	ldrh	r1, [r2, #4]
 800a1fa:	7992      	ldrb	r2, [r2, #6]
 800a1fc:	8099      	strh	r1, [r3, #4]
 800a1fe:	719a      	strb	r2, [r3, #6]
    break;
 800a200:	e009      	b.n	800a216 <CDC_Control_FS+0xd2>

    case CDC_GET_LINE_CODING:
    	memcpy(pbuf, lineCoding, sizeof(lineCoding));
 800a202:	683b      	ldr	r3, [r7, #0]
 800a204:	4a07      	ldr	r2, [pc, #28]	; (800a224 <CDC_Control_FS+0xe0>)
 800a206:	6810      	ldr	r0, [r2, #0]
 800a208:	6018      	str	r0, [r3, #0]
 800a20a:	8891      	ldrh	r1, [r2, #4]
 800a20c:	7992      	ldrb	r2, [r2, #6]
 800a20e:	8099      	strh	r1, [r3, #4]
 800a210:	719a      	strb	r2, [r3, #6]
    break;
 800a212:	e000      	b.n	800a216 <CDC_Control_FS+0xd2>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a214:	bf00      	nop
  }

  return (USBD_OK);
 800a216:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a218:	4618      	mov	r0, r3
 800a21a:	370c      	adds	r7, #12
 800a21c:	46bd      	mov	sp, r7
 800a21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a222:	4770      	bx	lr
 800a224:	2000009c 	.word	0x2000009c

0800a228 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a228:	b580      	push	{r7, lr}
 800a22a:	b082      	sub	sp, #8
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
 800a230:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a232:	6879      	ldr	r1, [r7, #4]
 800a234:	4805      	ldr	r0, [pc, #20]	; (800a24c <CDC_Receive_FS+0x24>)
 800a236:	f7fe fbad 	bl	8008994 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a23a:	4804      	ldr	r0, [pc, #16]	; (800a24c <CDC_Receive_FS+0x24>)
 800a23c:	f7fe fc0e 	bl	8008a5c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a240:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a242:	4618      	mov	r0, r3
 800a244:	3708      	adds	r7, #8
 800a246:	46bd      	mov	sp, r7
 800a248:	bd80      	pop	{r7, pc}
 800a24a:	bf00      	nop
 800a24c:	20000540 	.word	0x20000540

0800a250 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a250:	b580      	push	{r7, lr}
 800a252:	b084      	sub	sp, #16
 800a254:	af00      	add	r7, sp, #0
 800a256:	6078      	str	r0, [r7, #4]
 800a258:	460b      	mov	r3, r1
 800a25a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a25c:	2300      	movs	r3, #0
 800a25e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a260:	4b0d      	ldr	r3, [pc, #52]	; (800a298 <CDC_Transmit_FS+0x48>)
 800a262:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a266:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a268:	68bb      	ldr	r3, [r7, #8]
 800a26a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d001      	beq.n	800a276 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a272:	2301      	movs	r3, #1
 800a274:	e00b      	b.n	800a28e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a276:	887b      	ldrh	r3, [r7, #2]
 800a278:	461a      	mov	r2, r3
 800a27a:	6879      	ldr	r1, [r7, #4]
 800a27c:	4806      	ldr	r0, [pc, #24]	; (800a298 <CDC_Transmit_FS+0x48>)
 800a27e:	f7fe fb67 	bl	8008950 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a282:	4805      	ldr	r0, [pc, #20]	; (800a298 <CDC_Transmit_FS+0x48>)
 800a284:	f7fe fba4 	bl	80089d0 <USBD_CDC_TransmitPacket>
 800a288:	4603      	mov	r3, r0
 800a28a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a28c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a28e:	4618      	mov	r0, r3
 800a290:	3710      	adds	r7, #16
 800a292:	46bd      	mov	sp, r7
 800a294:	bd80      	pop	{r7, pc}
 800a296:	bf00      	nop
 800a298:	20000540 	.word	0x20000540

0800a29c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a29c:	b480      	push	{r7}
 800a29e:	b087      	sub	sp, #28
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	60f8      	str	r0, [r7, #12]
 800a2a4:	60b9      	str	r1, [r7, #8]
 800a2a6:	4613      	mov	r3, r2
 800a2a8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a2ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	371c      	adds	r7, #28
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2bc:	4770      	bx	lr
	...

0800a2c0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a2c0:	b480      	push	{r7}
 800a2c2:	b083      	sub	sp, #12
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	4603      	mov	r3, r0
 800a2c8:	6039      	str	r1, [r7, #0]
 800a2ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a2cc:	683b      	ldr	r3, [r7, #0]
 800a2ce:	2212      	movs	r2, #18
 800a2d0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a2d2:	4b03      	ldr	r3, [pc, #12]	; (800a2e0 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a2d4:	4618      	mov	r0, r3
 800a2d6:	370c      	adds	r7, #12
 800a2d8:	46bd      	mov	sp, r7
 800a2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2de:	4770      	bx	lr
 800a2e0:	200000d4 	.word	0x200000d4

0800a2e4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a2e4:	b480      	push	{r7}
 800a2e6:	b083      	sub	sp, #12
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	4603      	mov	r3, r0
 800a2ec:	6039      	str	r1, [r7, #0]
 800a2ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a2f0:	683b      	ldr	r3, [r7, #0]
 800a2f2:	2204      	movs	r2, #4
 800a2f4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a2f6:	4b03      	ldr	r3, [pc, #12]	; (800a304 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	370c      	adds	r7, #12
 800a2fc:	46bd      	mov	sp, r7
 800a2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a302:	4770      	bx	lr
 800a304:	200000e8 	.word	0x200000e8

0800a308 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a308:	b580      	push	{r7, lr}
 800a30a:	b082      	sub	sp, #8
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	4603      	mov	r3, r0
 800a310:	6039      	str	r1, [r7, #0]
 800a312:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a314:	79fb      	ldrb	r3, [r7, #7]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d105      	bne.n	800a326 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a31a:	683a      	ldr	r2, [r7, #0]
 800a31c:	4907      	ldr	r1, [pc, #28]	; (800a33c <USBD_FS_ProductStrDescriptor+0x34>)
 800a31e:	4808      	ldr	r0, [pc, #32]	; (800a340 <USBD_FS_ProductStrDescriptor+0x38>)
 800a320:	f7ff fde4 	bl	8009eec <USBD_GetString>
 800a324:	e004      	b.n	800a330 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a326:	683a      	ldr	r2, [r7, #0]
 800a328:	4904      	ldr	r1, [pc, #16]	; (800a33c <USBD_FS_ProductStrDescriptor+0x34>)
 800a32a:	4805      	ldr	r0, [pc, #20]	; (800a340 <USBD_FS_ProductStrDescriptor+0x38>)
 800a32c:	f7ff fdde 	bl	8009eec <USBD_GetString>
  }
  return USBD_StrDesc;
 800a330:	4b02      	ldr	r3, [pc, #8]	; (800a33c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a332:	4618      	mov	r0, r3
 800a334:	3708      	adds	r7, #8
 800a336:	46bd      	mov	sp, r7
 800a338:	bd80      	pop	{r7, pc}
 800a33a:	bf00      	nop
 800a33c:	2000181c 	.word	0x2000181c
 800a340:	0800eab4 	.word	0x0800eab4

0800a344 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a344:	b580      	push	{r7, lr}
 800a346:	b082      	sub	sp, #8
 800a348:	af00      	add	r7, sp, #0
 800a34a:	4603      	mov	r3, r0
 800a34c:	6039      	str	r1, [r7, #0]
 800a34e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a350:	683a      	ldr	r2, [r7, #0]
 800a352:	4904      	ldr	r1, [pc, #16]	; (800a364 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a354:	4804      	ldr	r0, [pc, #16]	; (800a368 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a356:	f7ff fdc9 	bl	8009eec <USBD_GetString>
  return USBD_StrDesc;
 800a35a:	4b02      	ldr	r3, [pc, #8]	; (800a364 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a35c:	4618      	mov	r0, r3
 800a35e:	3708      	adds	r7, #8
 800a360:	46bd      	mov	sp, r7
 800a362:	bd80      	pop	{r7, pc}
 800a364:	2000181c 	.word	0x2000181c
 800a368:	0800eacc 	.word	0x0800eacc

0800a36c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b082      	sub	sp, #8
 800a370:	af00      	add	r7, sp, #0
 800a372:	4603      	mov	r3, r0
 800a374:	6039      	str	r1, [r7, #0]
 800a376:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	221a      	movs	r2, #26
 800a37c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a37e:	f000 f843 	bl	800a408 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a382:	4b02      	ldr	r3, [pc, #8]	; (800a38c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a384:	4618      	mov	r0, r3
 800a386:	3708      	adds	r7, #8
 800a388:	46bd      	mov	sp, r7
 800a38a:	bd80      	pop	{r7, pc}
 800a38c:	200000ec 	.word	0x200000ec

0800a390 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a390:	b580      	push	{r7, lr}
 800a392:	b082      	sub	sp, #8
 800a394:	af00      	add	r7, sp, #0
 800a396:	4603      	mov	r3, r0
 800a398:	6039      	str	r1, [r7, #0]
 800a39a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a39c:	79fb      	ldrb	r3, [r7, #7]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d105      	bne.n	800a3ae <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a3a2:	683a      	ldr	r2, [r7, #0]
 800a3a4:	4907      	ldr	r1, [pc, #28]	; (800a3c4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a3a6:	4808      	ldr	r0, [pc, #32]	; (800a3c8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a3a8:	f7ff fda0 	bl	8009eec <USBD_GetString>
 800a3ac:	e004      	b.n	800a3b8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a3ae:	683a      	ldr	r2, [r7, #0]
 800a3b0:	4904      	ldr	r1, [pc, #16]	; (800a3c4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a3b2:	4805      	ldr	r0, [pc, #20]	; (800a3c8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a3b4:	f7ff fd9a 	bl	8009eec <USBD_GetString>
  }
  return USBD_StrDesc;
 800a3b8:	4b02      	ldr	r3, [pc, #8]	; (800a3c4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a3ba:	4618      	mov	r0, r3
 800a3bc:	3708      	adds	r7, #8
 800a3be:	46bd      	mov	sp, r7
 800a3c0:	bd80      	pop	{r7, pc}
 800a3c2:	bf00      	nop
 800a3c4:	2000181c 	.word	0x2000181c
 800a3c8:	0800eae0 	.word	0x0800eae0

0800a3cc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a3cc:	b580      	push	{r7, lr}
 800a3ce:	b082      	sub	sp, #8
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	4603      	mov	r3, r0
 800a3d4:	6039      	str	r1, [r7, #0]
 800a3d6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a3d8:	79fb      	ldrb	r3, [r7, #7]
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d105      	bne.n	800a3ea <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a3de:	683a      	ldr	r2, [r7, #0]
 800a3e0:	4907      	ldr	r1, [pc, #28]	; (800a400 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a3e2:	4808      	ldr	r0, [pc, #32]	; (800a404 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a3e4:	f7ff fd82 	bl	8009eec <USBD_GetString>
 800a3e8:	e004      	b.n	800a3f4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a3ea:	683a      	ldr	r2, [r7, #0]
 800a3ec:	4904      	ldr	r1, [pc, #16]	; (800a400 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a3ee:	4805      	ldr	r0, [pc, #20]	; (800a404 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a3f0:	f7ff fd7c 	bl	8009eec <USBD_GetString>
  }
  return USBD_StrDesc;
 800a3f4:	4b02      	ldr	r3, [pc, #8]	; (800a400 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	3708      	adds	r7, #8
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	bd80      	pop	{r7, pc}
 800a3fe:	bf00      	nop
 800a400:	2000181c 	.word	0x2000181c
 800a404:	0800eaec 	.word	0x0800eaec

0800a408 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a408:	b580      	push	{r7, lr}
 800a40a:	b084      	sub	sp, #16
 800a40c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a40e:	4b0f      	ldr	r3, [pc, #60]	; (800a44c <Get_SerialNum+0x44>)
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a414:	4b0e      	ldr	r3, [pc, #56]	; (800a450 <Get_SerialNum+0x48>)
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a41a:	4b0e      	ldr	r3, [pc, #56]	; (800a454 <Get_SerialNum+0x4c>)
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a420:	68fa      	ldr	r2, [r7, #12]
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	4413      	add	r3, r2
 800a426:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d009      	beq.n	800a442 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a42e:	2208      	movs	r2, #8
 800a430:	4909      	ldr	r1, [pc, #36]	; (800a458 <Get_SerialNum+0x50>)
 800a432:	68f8      	ldr	r0, [r7, #12]
 800a434:	f000 f814 	bl	800a460 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a438:	2204      	movs	r2, #4
 800a43a:	4908      	ldr	r1, [pc, #32]	; (800a45c <Get_SerialNum+0x54>)
 800a43c:	68b8      	ldr	r0, [r7, #8]
 800a43e:	f000 f80f 	bl	800a460 <IntToUnicode>
  }
}
 800a442:	bf00      	nop
 800a444:	3710      	adds	r7, #16
 800a446:	46bd      	mov	sp, r7
 800a448:	bd80      	pop	{r7, pc}
 800a44a:	bf00      	nop
 800a44c:	1fff7a10 	.word	0x1fff7a10
 800a450:	1fff7a14 	.word	0x1fff7a14
 800a454:	1fff7a18 	.word	0x1fff7a18
 800a458:	200000ee 	.word	0x200000ee
 800a45c:	200000fe 	.word	0x200000fe

0800a460 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a460:	b480      	push	{r7}
 800a462:	b087      	sub	sp, #28
 800a464:	af00      	add	r7, sp, #0
 800a466:	60f8      	str	r0, [r7, #12]
 800a468:	60b9      	str	r1, [r7, #8]
 800a46a:	4613      	mov	r3, r2
 800a46c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a46e:	2300      	movs	r3, #0
 800a470:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a472:	2300      	movs	r3, #0
 800a474:	75fb      	strb	r3, [r7, #23]
 800a476:	e027      	b.n	800a4c8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	0f1b      	lsrs	r3, r3, #28
 800a47c:	2b09      	cmp	r3, #9
 800a47e:	d80b      	bhi.n	800a498 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	0f1b      	lsrs	r3, r3, #28
 800a484:	b2da      	uxtb	r2, r3
 800a486:	7dfb      	ldrb	r3, [r7, #23]
 800a488:	005b      	lsls	r3, r3, #1
 800a48a:	4619      	mov	r1, r3
 800a48c:	68bb      	ldr	r3, [r7, #8]
 800a48e:	440b      	add	r3, r1
 800a490:	3230      	adds	r2, #48	; 0x30
 800a492:	b2d2      	uxtb	r2, r2
 800a494:	701a      	strb	r2, [r3, #0]
 800a496:	e00a      	b.n	800a4ae <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	0f1b      	lsrs	r3, r3, #28
 800a49c:	b2da      	uxtb	r2, r3
 800a49e:	7dfb      	ldrb	r3, [r7, #23]
 800a4a0:	005b      	lsls	r3, r3, #1
 800a4a2:	4619      	mov	r1, r3
 800a4a4:	68bb      	ldr	r3, [r7, #8]
 800a4a6:	440b      	add	r3, r1
 800a4a8:	3237      	adds	r2, #55	; 0x37
 800a4aa:	b2d2      	uxtb	r2, r2
 800a4ac:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	011b      	lsls	r3, r3, #4
 800a4b2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a4b4:	7dfb      	ldrb	r3, [r7, #23]
 800a4b6:	005b      	lsls	r3, r3, #1
 800a4b8:	3301      	adds	r3, #1
 800a4ba:	68ba      	ldr	r2, [r7, #8]
 800a4bc:	4413      	add	r3, r2
 800a4be:	2200      	movs	r2, #0
 800a4c0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a4c2:	7dfb      	ldrb	r3, [r7, #23]
 800a4c4:	3301      	adds	r3, #1
 800a4c6:	75fb      	strb	r3, [r7, #23]
 800a4c8:	7dfa      	ldrb	r2, [r7, #23]
 800a4ca:	79fb      	ldrb	r3, [r7, #7]
 800a4cc:	429a      	cmp	r2, r3
 800a4ce:	d3d3      	bcc.n	800a478 <IntToUnicode+0x18>
  }
}
 800a4d0:	bf00      	nop
 800a4d2:	bf00      	nop
 800a4d4:	371c      	adds	r7, #28
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4dc:	4770      	bx	lr
	...

0800a4e0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b08a      	sub	sp, #40	; 0x28
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a4e8:	f107 0314 	add.w	r3, r7, #20
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	601a      	str	r2, [r3, #0]
 800a4f0:	605a      	str	r2, [r3, #4]
 800a4f2:	609a      	str	r2, [r3, #8]
 800a4f4:	60da      	str	r2, [r3, #12]
 800a4f6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a500:	d13a      	bne.n	800a578 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a502:	2300      	movs	r3, #0
 800a504:	613b      	str	r3, [r7, #16]
 800a506:	4b1e      	ldr	r3, [pc, #120]	; (800a580 <HAL_PCD_MspInit+0xa0>)
 800a508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a50a:	4a1d      	ldr	r2, [pc, #116]	; (800a580 <HAL_PCD_MspInit+0xa0>)
 800a50c:	f043 0301 	orr.w	r3, r3, #1
 800a510:	6313      	str	r3, [r2, #48]	; 0x30
 800a512:	4b1b      	ldr	r3, [pc, #108]	; (800a580 <HAL_PCD_MspInit+0xa0>)
 800a514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a516:	f003 0301 	and.w	r3, r3, #1
 800a51a:	613b      	str	r3, [r7, #16]
 800a51c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a51e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800a522:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a524:	2302      	movs	r3, #2
 800a526:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a528:	2300      	movs	r3, #0
 800a52a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a52c:	2303      	movs	r3, #3
 800a52e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a530:	230a      	movs	r3, #10
 800a532:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a534:	f107 0314 	add.w	r3, r7, #20
 800a538:	4619      	mov	r1, r3
 800a53a:	4812      	ldr	r0, [pc, #72]	; (800a584 <HAL_PCD_MspInit+0xa4>)
 800a53c:	f7f7 ffe2 	bl	8002504 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a540:	4b0f      	ldr	r3, [pc, #60]	; (800a580 <HAL_PCD_MspInit+0xa0>)
 800a542:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a544:	4a0e      	ldr	r2, [pc, #56]	; (800a580 <HAL_PCD_MspInit+0xa0>)
 800a546:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a54a:	6353      	str	r3, [r2, #52]	; 0x34
 800a54c:	2300      	movs	r3, #0
 800a54e:	60fb      	str	r3, [r7, #12]
 800a550:	4b0b      	ldr	r3, [pc, #44]	; (800a580 <HAL_PCD_MspInit+0xa0>)
 800a552:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a554:	4a0a      	ldr	r2, [pc, #40]	; (800a580 <HAL_PCD_MspInit+0xa0>)
 800a556:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a55a:	6453      	str	r3, [r2, #68]	; 0x44
 800a55c:	4b08      	ldr	r3, [pc, #32]	; (800a580 <HAL_PCD_MspInit+0xa0>)
 800a55e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a560:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a564:	60fb      	str	r3, [r7, #12]
 800a566:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a568:	2200      	movs	r2, #0
 800a56a:	2100      	movs	r1, #0
 800a56c:	2043      	movs	r0, #67	; 0x43
 800a56e:	f7f7 ff92 	bl	8002496 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a572:	2043      	movs	r0, #67	; 0x43
 800a574:	f7f7 ffab 	bl	80024ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a578:	bf00      	nop
 800a57a:	3728      	adds	r7, #40	; 0x28
 800a57c:	46bd      	mov	sp, r7
 800a57e:	bd80      	pop	{r7, pc}
 800a580:	40023800 	.word	0x40023800
 800a584:	40020000 	.word	0x40020000

0800a588 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	b082      	sub	sp, #8
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800a59c:	4619      	mov	r1, r3
 800a59e:	4610      	mov	r0, r2
 800a5a0:	f7fe fb45 	bl	8008c2e <USBD_LL_SetupStage>
}
 800a5a4:	bf00      	nop
 800a5a6:	3708      	adds	r7, #8
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	bd80      	pop	{r7, pc}

0800a5ac <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	b082      	sub	sp, #8
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]
 800a5b4:	460b      	mov	r3, r1
 800a5b6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800a5be:	78fa      	ldrb	r2, [r7, #3]
 800a5c0:	6879      	ldr	r1, [r7, #4]
 800a5c2:	4613      	mov	r3, r2
 800a5c4:	00db      	lsls	r3, r3, #3
 800a5c6:	4413      	add	r3, r2
 800a5c8:	009b      	lsls	r3, r3, #2
 800a5ca:	440b      	add	r3, r1
 800a5cc:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800a5d0:	681a      	ldr	r2, [r3, #0]
 800a5d2:	78fb      	ldrb	r3, [r7, #3]
 800a5d4:	4619      	mov	r1, r3
 800a5d6:	f7fe fb7f 	bl	8008cd8 <USBD_LL_DataOutStage>
}
 800a5da:	bf00      	nop
 800a5dc:	3708      	adds	r7, #8
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	bd80      	pop	{r7, pc}

0800a5e2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5e2:	b580      	push	{r7, lr}
 800a5e4:	b082      	sub	sp, #8
 800a5e6:	af00      	add	r7, sp, #0
 800a5e8:	6078      	str	r0, [r7, #4]
 800a5ea:	460b      	mov	r3, r1
 800a5ec:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800a5f4:	78fa      	ldrb	r2, [r7, #3]
 800a5f6:	6879      	ldr	r1, [r7, #4]
 800a5f8:	4613      	mov	r3, r2
 800a5fa:	00db      	lsls	r3, r3, #3
 800a5fc:	4413      	add	r3, r2
 800a5fe:	009b      	lsls	r3, r3, #2
 800a600:	440b      	add	r3, r1
 800a602:	334c      	adds	r3, #76	; 0x4c
 800a604:	681a      	ldr	r2, [r3, #0]
 800a606:	78fb      	ldrb	r3, [r7, #3]
 800a608:	4619      	mov	r1, r3
 800a60a:	f7fe fc18 	bl	8008e3e <USBD_LL_DataInStage>
}
 800a60e:	bf00      	nop
 800a610:	3708      	adds	r7, #8
 800a612:	46bd      	mov	sp, r7
 800a614:	bd80      	pop	{r7, pc}

0800a616 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a616:	b580      	push	{r7, lr}
 800a618:	b082      	sub	sp, #8
 800a61a:	af00      	add	r7, sp, #0
 800a61c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800a624:	4618      	mov	r0, r3
 800a626:	f7fe fd4c 	bl	80090c2 <USBD_LL_SOF>
}
 800a62a:	bf00      	nop
 800a62c:	3708      	adds	r7, #8
 800a62e:	46bd      	mov	sp, r7
 800a630:	bd80      	pop	{r7, pc}

0800a632 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a632:	b580      	push	{r7, lr}
 800a634:	b084      	sub	sp, #16
 800a636:	af00      	add	r7, sp, #0
 800a638:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a63a:	2301      	movs	r3, #1
 800a63c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	68db      	ldr	r3, [r3, #12]
 800a642:	2b00      	cmp	r3, #0
 800a644:	d102      	bne.n	800a64c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a646:	2300      	movs	r3, #0
 800a648:	73fb      	strb	r3, [r7, #15]
 800a64a:	e008      	b.n	800a65e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	68db      	ldr	r3, [r3, #12]
 800a650:	2b02      	cmp	r3, #2
 800a652:	d102      	bne.n	800a65a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a654:	2301      	movs	r3, #1
 800a656:	73fb      	strb	r3, [r7, #15]
 800a658:	e001      	b.n	800a65e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a65a:	f7f7 fa2d 	bl	8001ab8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800a664:	7bfa      	ldrb	r2, [r7, #15]
 800a666:	4611      	mov	r1, r2
 800a668:	4618      	mov	r0, r3
 800a66a:	f7fe fcec 	bl	8009046 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800a674:	4618      	mov	r0, r3
 800a676:	f7fe fc94 	bl	8008fa2 <USBD_LL_Reset>
}
 800a67a:	bf00      	nop
 800a67c:	3710      	adds	r7, #16
 800a67e:	46bd      	mov	sp, r7
 800a680:	bd80      	pop	{r7, pc}
	...

0800a684 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a684:	b580      	push	{r7, lr}
 800a686:	b082      	sub	sp, #8
 800a688:	af00      	add	r7, sp, #0
 800a68a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800a692:	4618      	mov	r0, r3
 800a694:	f7fe fce7 	bl	8009066 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	687a      	ldr	r2, [r7, #4]
 800a6a4:	6812      	ldr	r2, [r2, #0]
 800a6a6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a6aa:	f043 0301 	orr.w	r3, r3, #1
 800a6ae:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	6a1b      	ldr	r3, [r3, #32]
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d005      	beq.n	800a6c4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a6b8:	4b04      	ldr	r3, [pc, #16]	; (800a6cc <HAL_PCD_SuspendCallback+0x48>)
 800a6ba:	691b      	ldr	r3, [r3, #16]
 800a6bc:	4a03      	ldr	r2, [pc, #12]	; (800a6cc <HAL_PCD_SuspendCallback+0x48>)
 800a6be:	f043 0306 	orr.w	r3, r3, #6
 800a6c2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a6c4:	bf00      	nop
 800a6c6:	3708      	adds	r7, #8
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	bd80      	pop	{r7, pc}
 800a6cc:	e000ed00 	.word	0xe000ed00

0800a6d0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b082      	sub	sp, #8
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800a6de:	4618      	mov	r0, r3
 800a6e0:	f7fe fcd7 	bl	8009092 <USBD_LL_Resume>
}
 800a6e4:	bf00      	nop
 800a6e6:	3708      	adds	r7, #8
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	bd80      	pop	{r7, pc}

0800a6ec <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6ec:	b580      	push	{r7, lr}
 800a6ee:	b082      	sub	sp, #8
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
 800a6f4:	460b      	mov	r3, r1
 800a6f6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800a6fe:	78fa      	ldrb	r2, [r7, #3]
 800a700:	4611      	mov	r1, r2
 800a702:	4618      	mov	r0, r3
 800a704:	f7fe fd2f 	bl	8009166 <USBD_LL_IsoOUTIncomplete>
}
 800a708:	bf00      	nop
 800a70a:	3708      	adds	r7, #8
 800a70c:	46bd      	mov	sp, r7
 800a70e:	bd80      	pop	{r7, pc}

0800a710 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b082      	sub	sp, #8
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
 800a718:	460b      	mov	r3, r1
 800a71a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800a722:	78fa      	ldrb	r2, [r7, #3]
 800a724:	4611      	mov	r1, r2
 800a726:	4618      	mov	r0, r3
 800a728:	f7fe fceb 	bl	8009102 <USBD_LL_IsoINIncomplete>
}
 800a72c:	bf00      	nop
 800a72e:	3708      	adds	r7, #8
 800a730:	46bd      	mov	sp, r7
 800a732:	bd80      	pop	{r7, pc}

0800a734 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a734:	b580      	push	{r7, lr}
 800a736:	b082      	sub	sp, #8
 800a738:	af00      	add	r7, sp, #0
 800a73a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800a742:	4618      	mov	r0, r3
 800a744:	f7fe fd41 	bl	80091ca <USBD_LL_DevConnected>
}
 800a748:	bf00      	nop
 800a74a:	3708      	adds	r7, #8
 800a74c:	46bd      	mov	sp, r7
 800a74e:	bd80      	pop	{r7, pc}

0800a750 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b082      	sub	sp, #8
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800a75e:	4618      	mov	r0, r3
 800a760:	f7fe fd3e 	bl	80091e0 <USBD_LL_DevDisconnected>
}
 800a764:	bf00      	nop
 800a766:	3708      	adds	r7, #8
 800a768:	46bd      	mov	sp, r7
 800a76a:	bd80      	pop	{r7, pc}

0800a76c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a76c:	b580      	push	{r7, lr}
 800a76e:	b082      	sub	sp, #8
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	781b      	ldrb	r3, [r3, #0]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d13c      	bne.n	800a7f6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a77c:	4a20      	ldr	r2, [pc, #128]	; (800a800 <USBD_LL_Init+0x94>)
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	4a1e      	ldr	r2, [pc, #120]	; (800a800 <USBD_LL_Init+0x94>)
 800a788:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a78c:	4b1c      	ldr	r3, [pc, #112]	; (800a800 <USBD_LL_Init+0x94>)
 800a78e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800a792:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a794:	4b1a      	ldr	r3, [pc, #104]	; (800a800 <USBD_LL_Init+0x94>)
 800a796:	2204      	movs	r2, #4
 800a798:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a79a:	4b19      	ldr	r3, [pc, #100]	; (800a800 <USBD_LL_Init+0x94>)
 800a79c:	2202      	movs	r2, #2
 800a79e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a7a0:	4b17      	ldr	r3, [pc, #92]	; (800a800 <USBD_LL_Init+0x94>)
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a7a6:	4b16      	ldr	r3, [pc, #88]	; (800a800 <USBD_LL_Init+0x94>)
 800a7a8:	2202      	movs	r2, #2
 800a7aa:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a7ac:	4b14      	ldr	r3, [pc, #80]	; (800a800 <USBD_LL_Init+0x94>)
 800a7ae:	2200      	movs	r2, #0
 800a7b0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a7b2:	4b13      	ldr	r3, [pc, #76]	; (800a800 <USBD_LL_Init+0x94>)
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a7b8:	4b11      	ldr	r3, [pc, #68]	; (800a800 <USBD_LL_Init+0x94>)
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a7be:	4b10      	ldr	r3, [pc, #64]	; (800a800 <USBD_LL_Init+0x94>)
 800a7c0:	2200      	movs	r2, #0
 800a7c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a7c4:	4b0e      	ldr	r3, [pc, #56]	; (800a800 <USBD_LL_Init+0x94>)
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a7ca:	480d      	ldr	r0, [pc, #52]	; (800a800 <USBD_LL_Init+0x94>)
 800a7cc:	f7f9 f80f 	bl	80037ee <HAL_PCD_Init>
 800a7d0:	4603      	mov	r3, r0
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d001      	beq.n	800a7da <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a7d6:	f7f7 f96f 	bl	8001ab8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a7da:	2180      	movs	r1, #128	; 0x80
 800a7dc:	4808      	ldr	r0, [pc, #32]	; (800a800 <USBD_LL_Init+0x94>)
 800a7de:	f7fa fa66 	bl	8004cae <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a7e2:	2240      	movs	r2, #64	; 0x40
 800a7e4:	2100      	movs	r1, #0
 800a7e6:	4806      	ldr	r0, [pc, #24]	; (800a800 <USBD_LL_Init+0x94>)
 800a7e8:	f7fa fa1a 	bl	8004c20 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a7ec:	2280      	movs	r2, #128	; 0x80
 800a7ee:	2101      	movs	r1, #1
 800a7f0:	4803      	ldr	r0, [pc, #12]	; (800a800 <USBD_LL_Init+0x94>)
 800a7f2:	f7fa fa15 	bl	8004c20 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a7f6:	2300      	movs	r3, #0
}
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	3708      	adds	r7, #8
 800a7fc:	46bd      	mov	sp, r7
 800a7fe:	bd80      	pop	{r7, pc}
 800a800:	20001a1c 	.word	0x20001a1c

0800a804 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a804:	b580      	push	{r7, lr}
 800a806:	b084      	sub	sp, #16
 800a808:	af00      	add	r7, sp, #0
 800a80a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a80c:	2300      	movs	r3, #0
 800a80e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a810:	2300      	movs	r3, #0
 800a812:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a81a:	4618      	mov	r0, r3
 800a81c:	f7f9 f904 	bl	8003a28 <HAL_PCD_Start>
 800a820:	4603      	mov	r3, r0
 800a822:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a824:	7bfb      	ldrb	r3, [r7, #15]
 800a826:	4618      	mov	r0, r3
 800a828:	f000 f942 	bl	800aab0 <USBD_Get_USB_Status>
 800a82c:	4603      	mov	r3, r0
 800a82e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a830:	7bbb      	ldrb	r3, [r7, #14]
}
 800a832:	4618      	mov	r0, r3
 800a834:	3710      	adds	r7, #16
 800a836:	46bd      	mov	sp, r7
 800a838:	bd80      	pop	{r7, pc}

0800a83a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a83a:	b580      	push	{r7, lr}
 800a83c:	b084      	sub	sp, #16
 800a83e:	af00      	add	r7, sp, #0
 800a840:	6078      	str	r0, [r7, #4]
 800a842:	4608      	mov	r0, r1
 800a844:	4611      	mov	r1, r2
 800a846:	461a      	mov	r2, r3
 800a848:	4603      	mov	r3, r0
 800a84a:	70fb      	strb	r3, [r7, #3]
 800a84c:	460b      	mov	r3, r1
 800a84e:	70bb      	strb	r3, [r7, #2]
 800a850:	4613      	mov	r3, r2
 800a852:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a854:	2300      	movs	r3, #0
 800a856:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a858:	2300      	movs	r3, #0
 800a85a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800a862:	78bb      	ldrb	r3, [r7, #2]
 800a864:	883a      	ldrh	r2, [r7, #0]
 800a866:	78f9      	ldrb	r1, [r7, #3]
 800a868:	f7f9 fdd5 	bl	8004416 <HAL_PCD_EP_Open>
 800a86c:	4603      	mov	r3, r0
 800a86e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a870:	7bfb      	ldrb	r3, [r7, #15]
 800a872:	4618      	mov	r0, r3
 800a874:	f000 f91c 	bl	800aab0 <USBD_Get_USB_Status>
 800a878:	4603      	mov	r3, r0
 800a87a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a87c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a87e:	4618      	mov	r0, r3
 800a880:	3710      	adds	r7, #16
 800a882:	46bd      	mov	sp, r7
 800a884:	bd80      	pop	{r7, pc}

0800a886 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a886:	b580      	push	{r7, lr}
 800a888:	b084      	sub	sp, #16
 800a88a:	af00      	add	r7, sp, #0
 800a88c:	6078      	str	r0, [r7, #4]
 800a88e:	460b      	mov	r3, r1
 800a890:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a892:	2300      	movs	r3, #0
 800a894:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a896:	2300      	movs	r3, #0
 800a898:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a8a0:	78fa      	ldrb	r2, [r7, #3]
 800a8a2:	4611      	mov	r1, r2
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	f7f9 fe1e 	bl	80044e6 <HAL_PCD_EP_Close>
 800a8aa:	4603      	mov	r3, r0
 800a8ac:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8ae:	7bfb      	ldrb	r3, [r7, #15]
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	f000 f8fd 	bl	800aab0 <USBD_Get_USB_Status>
 800a8b6:	4603      	mov	r3, r0
 800a8b8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a8ba:	7bbb      	ldrb	r3, [r7, #14]
}
 800a8bc:	4618      	mov	r0, r3
 800a8be:	3710      	adds	r7, #16
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	bd80      	pop	{r7, pc}

0800a8c4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b084      	sub	sp, #16
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
 800a8cc:	460b      	mov	r3, r1
 800a8ce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a8de:	78fa      	ldrb	r2, [r7, #3]
 800a8e0:	4611      	mov	r1, r2
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	f7f9 fef6 	bl	80046d4 <HAL_PCD_EP_SetStall>
 800a8e8:	4603      	mov	r3, r0
 800a8ea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8ec:	7bfb      	ldrb	r3, [r7, #15]
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	f000 f8de 	bl	800aab0 <USBD_Get_USB_Status>
 800a8f4:	4603      	mov	r3, r0
 800a8f6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a8f8:	7bbb      	ldrb	r3, [r7, #14]
}
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	3710      	adds	r7, #16
 800a8fe:	46bd      	mov	sp, r7
 800a900:	bd80      	pop	{r7, pc}

0800a902 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a902:	b580      	push	{r7, lr}
 800a904:	b084      	sub	sp, #16
 800a906:	af00      	add	r7, sp, #0
 800a908:	6078      	str	r0, [r7, #4]
 800a90a:	460b      	mov	r3, r1
 800a90c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a90e:	2300      	movs	r3, #0
 800a910:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a912:	2300      	movs	r3, #0
 800a914:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a91c:	78fa      	ldrb	r2, [r7, #3]
 800a91e:	4611      	mov	r1, r2
 800a920:	4618      	mov	r0, r3
 800a922:	f7f9 ff3b 	bl	800479c <HAL_PCD_EP_ClrStall>
 800a926:	4603      	mov	r3, r0
 800a928:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a92a:	7bfb      	ldrb	r3, [r7, #15]
 800a92c:	4618      	mov	r0, r3
 800a92e:	f000 f8bf 	bl	800aab0 <USBD_Get_USB_Status>
 800a932:	4603      	mov	r3, r0
 800a934:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a936:	7bbb      	ldrb	r3, [r7, #14]
}
 800a938:	4618      	mov	r0, r3
 800a93a:	3710      	adds	r7, #16
 800a93c:	46bd      	mov	sp, r7
 800a93e:	bd80      	pop	{r7, pc}

0800a940 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a940:	b480      	push	{r7}
 800a942:	b085      	sub	sp, #20
 800a944:	af00      	add	r7, sp, #0
 800a946:	6078      	str	r0, [r7, #4]
 800a948:	460b      	mov	r3, r1
 800a94a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a952:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a954:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a958:	2b00      	cmp	r3, #0
 800a95a:	da0b      	bge.n	800a974 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a95c:	78fb      	ldrb	r3, [r7, #3]
 800a95e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a962:	68f9      	ldr	r1, [r7, #12]
 800a964:	4613      	mov	r3, r2
 800a966:	00db      	lsls	r3, r3, #3
 800a968:	4413      	add	r3, r2
 800a96a:	009b      	lsls	r3, r3, #2
 800a96c:	440b      	add	r3, r1
 800a96e:	333e      	adds	r3, #62	; 0x3e
 800a970:	781b      	ldrb	r3, [r3, #0]
 800a972:	e00b      	b.n	800a98c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a974:	78fb      	ldrb	r3, [r7, #3]
 800a976:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a97a:	68f9      	ldr	r1, [r7, #12]
 800a97c:	4613      	mov	r3, r2
 800a97e:	00db      	lsls	r3, r3, #3
 800a980:	4413      	add	r3, r2
 800a982:	009b      	lsls	r3, r3, #2
 800a984:	440b      	add	r3, r1
 800a986:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800a98a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a98c:	4618      	mov	r0, r3
 800a98e:	3714      	adds	r7, #20
 800a990:	46bd      	mov	sp, r7
 800a992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a996:	4770      	bx	lr

0800a998 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b084      	sub	sp, #16
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
 800a9a0:	460b      	mov	r3, r1
 800a9a2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a9b2:	78fa      	ldrb	r2, [r7, #3]
 800a9b4:	4611      	mov	r1, r2
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	f7f9 fd08 	bl	80043cc <HAL_PCD_SetAddress>
 800a9bc:	4603      	mov	r3, r0
 800a9be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a9c0:	7bfb      	ldrb	r3, [r7, #15]
 800a9c2:	4618      	mov	r0, r3
 800a9c4:	f000 f874 	bl	800aab0 <USBD_Get_USB_Status>
 800a9c8:	4603      	mov	r3, r0
 800a9ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a9cc:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	3710      	adds	r7, #16
 800a9d2:	46bd      	mov	sp, r7
 800a9d4:	bd80      	pop	{r7, pc}

0800a9d6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a9d6:	b580      	push	{r7, lr}
 800a9d8:	b086      	sub	sp, #24
 800a9da:	af00      	add	r7, sp, #0
 800a9dc:	60f8      	str	r0, [r7, #12]
 800a9de:	607a      	str	r2, [r7, #4]
 800a9e0:	603b      	str	r3, [r7, #0]
 800a9e2:	460b      	mov	r3, r1
 800a9e4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800a9f4:	7af9      	ldrb	r1, [r7, #11]
 800a9f6:	683b      	ldr	r3, [r7, #0]
 800a9f8:	687a      	ldr	r2, [r7, #4]
 800a9fa:	f7f9 fe21 	bl	8004640 <HAL_PCD_EP_Transmit>
 800a9fe:	4603      	mov	r3, r0
 800aa00:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa02:	7dfb      	ldrb	r3, [r7, #23]
 800aa04:	4618      	mov	r0, r3
 800aa06:	f000 f853 	bl	800aab0 <USBD_Get_USB_Status>
 800aa0a:	4603      	mov	r3, r0
 800aa0c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800aa0e:	7dbb      	ldrb	r3, [r7, #22]
}
 800aa10:	4618      	mov	r0, r3
 800aa12:	3718      	adds	r7, #24
 800aa14:	46bd      	mov	sp, r7
 800aa16:	bd80      	pop	{r7, pc}

0800aa18 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b086      	sub	sp, #24
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	60f8      	str	r0, [r7, #12]
 800aa20:	607a      	str	r2, [r7, #4]
 800aa22:	603b      	str	r3, [r7, #0]
 800aa24:	460b      	mov	r3, r1
 800aa26:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa28:	2300      	movs	r3, #0
 800aa2a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800aa36:	7af9      	ldrb	r1, [r7, #11]
 800aa38:	683b      	ldr	r3, [r7, #0]
 800aa3a:	687a      	ldr	r2, [r7, #4]
 800aa3c:	f7f9 fd9d 	bl	800457a <HAL_PCD_EP_Receive>
 800aa40:	4603      	mov	r3, r0
 800aa42:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa44:	7dfb      	ldrb	r3, [r7, #23]
 800aa46:	4618      	mov	r0, r3
 800aa48:	f000 f832 	bl	800aab0 <USBD_Get_USB_Status>
 800aa4c:	4603      	mov	r3, r0
 800aa4e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800aa50:	7dbb      	ldrb	r3, [r7, #22]
}
 800aa52:	4618      	mov	r0, r3
 800aa54:	3718      	adds	r7, #24
 800aa56:	46bd      	mov	sp, r7
 800aa58:	bd80      	pop	{r7, pc}

0800aa5a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa5a:	b580      	push	{r7, lr}
 800aa5c:	b082      	sub	sp, #8
 800aa5e:	af00      	add	r7, sp, #0
 800aa60:	6078      	str	r0, [r7, #4]
 800aa62:	460b      	mov	r3, r1
 800aa64:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800aa6c:	78fa      	ldrb	r2, [r7, #3]
 800aa6e:	4611      	mov	r1, r2
 800aa70:	4618      	mov	r0, r3
 800aa72:	f7f9 fdcd 	bl	8004610 <HAL_PCD_EP_GetRxCount>
 800aa76:	4603      	mov	r3, r0
}
 800aa78:	4618      	mov	r0, r3
 800aa7a:	3708      	adds	r7, #8
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	bd80      	pop	{r7, pc}

0800aa80 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800aa80:	b480      	push	{r7}
 800aa82:	b083      	sub	sp, #12
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800aa88:	4b03      	ldr	r3, [pc, #12]	; (800aa98 <USBD_static_malloc+0x18>)
}
 800aa8a:	4618      	mov	r0, r3
 800aa8c:	370c      	adds	r7, #12
 800aa8e:	46bd      	mov	sp, r7
 800aa90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa94:	4770      	bx	lr
 800aa96:	bf00      	nop
 800aa98:	20001f28 	.word	0x20001f28

0800aa9c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800aa9c:	b480      	push	{r7}
 800aa9e:	b083      	sub	sp, #12
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]

}
 800aaa4:	bf00      	nop
 800aaa6:	370c      	adds	r7, #12
 800aaa8:	46bd      	mov	sp, r7
 800aaaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaae:	4770      	bx	lr

0800aab0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800aab0:	b480      	push	{r7}
 800aab2:	b085      	sub	sp, #20
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	4603      	mov	r3, r0
 800aab8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aaba:	2300      	movs	r3, #0
 800aabc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800aabe:	79fb      	ldrb	r3, [r7, #7]
 800aac0:	2b03      	cmp	r3, #3
 800aac2:	d817      	bhi.n	800aaf4 <USBD_Get_USB_Status+0x44>
 800aac4:	a201      	add	r2, pc, #4	; (adr r2, 800aacc <USBD_Get_USB_Status+0x1c>)
 800aac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaca:	bf00      	nop
 800aacc:	0800aadd 	.word	0x0800aadd
 800aad0:	0800aae3 	.word	0x0800aae3
 800aad4:	0800aae9 	.word	0x0800aae9
 800aad8:	0800aaef 	.word	0x0800aaef
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800aadc:	2300      	movs	r3, #0
 800aade:	73fb      	strb	r3, [r7, #15]
    break;
 800aae0:	e00b      	b.n	800aafa <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800aae2:	2303      	movs	r3, #3
 800aae4:	73fb      	strb	r3, [r7, #15]
    break;
 800aae6:	e008      	b.n	800aafa <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800aae8:	2301      	movs	r3, #1
 800aaea:	73fb      	strb	r3, [r7, #15]
    break;
 800aaec:	e005      	b.n	800aafa <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800aaee:	2303      	movs	r3, #3
 800aaf0:	73fb      	strb	r3, [r7, #15]
    break;
 800aaf2:	e002      	b.n	800aafa <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800aaf4:	2303      	movs	r3, #3
 800aaf6:	73fb      	strb	r3, [r7, #15]
    break;
 800aaf8:	bf00      	nop
  }
  return usb_status;
 800aafa:	7bfb      	ldrb	r3, [r7, #15]
}
 800aafc:	4618      	mov	r0, r3
 800aafe:	3714      	adds	r7, #20
 800ab00:	46bd      	mov	sp, r7
 800ab02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab06:	4770      	bx	lr

0800ab08 <__errno>:
 800ab08:	4b01      	ldr	r3, [pc, #4]	; (800ab10 <__errno+0x8>)
 800ab0a:	6818      	ldr	r0, [r3, #0]
 800ab0c:	4770      	bx	lr
 800ab0e:	bf00      	nop
 800ab10:	20000108 	.word	0x20000108

0800ab14 <__libc_init_array>:
 800ab14:	b570      	push	{r4, r5, r6, lr}
 800ab16:	4d0d      	ldr	r5, [pc, #52]	; (800ab4c <__libc_init_array+0x38>)
 800ab18:	4c0d      	ldr	r4, [pc, #52]	; (800ab50 <__libc_init_array+0x3c>)
 800ab1a:	1b64      	subs	r4, r4, r5
 800ab1c:	10a4      	asrs	r4, r4, #2
 800ab1e:	2600      	movs	r6, #0
 800ab20:	42a6      	cmp	r6, r4
 800ab22:	d109      	bne.n	800ab38 <__libc_init_array+0x24>
 800ab24:	4d0b      	ldr	r5, [pc, #44]	; (800ab54 <__libc_init_array+0x40>)
 800ab26:	4c0c      	ldr	r4, [pc, #48]	; (800ab58 <__libc_init_array+0x44>)
 800ab28:	f003 ffb2 	bl	800ea90 <_init>
 800ab2c:	1b64      	subs	r4, r4, r5
 800ab2e:	10a4      	asrs	r4, r4, #2
 800ab30:	2600      	movs	r6, #0
 800ab32:	42a6      	cmp	r6, r4
 800ab34:	d105      	bne.n	800ab42 <__libc_init_array+0x2e>
 800ab36:	bd70      	pop	{r4, r5, r6, pc}
 800ab38:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab3c:	4798      	blx	r3
 800ab3e:	3601      	adds	r6, #1
 800ab40:	e7ee      	b.n	800ab20 <__libc_init_array+0xc>
 800ab42:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab46:	4798      	blx	r3
 800ab48:	3601      	adds	r6, #1
 800ab4a:	e7f2      	b.n	800ab32 <__libc_init_array+0x1e>
 800ab4c:	0800f2e4 	.word	0x0800f2e4
 800ab50:	0800f2e4 	.word	0x0800f2e4
 800ab54:	0800f2e4 	.word	0x0800f2e4
 800ab58:	0800f2e8 	.word	0x0800f2e8

0800ab5c <memset>:
 800ab5c:	4402      	add	r2, r0
 800ab5e:	4603      	mov	r3, r0
 800ab60:	4293      	cmp	r3, r2
 800ab62:	d100      	bne.n	800ab66 <memset+0xa>
 800ab64:	4770      	bx	lr
 800ab66:	f803 1b01 	strb.w	r1, [r3], #1
 800ab6a:	e7f9      	b.n	800ab60 <memset+0x4>

0800ab6c <__cvt>:
 800ab6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ab70:	ec55 4b10 	vmov	r4, r5, d0
 800ab74:	2d00      	cmp	r5, #0
 800ab76:	460e      	mov	r6, r1
 800ab78:	4619      	mov	r1, r3
 800ab7a:	462b      	mov	r3, r5
 800ab7c:	bfbb      	ittet	lt
 800ab7e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ab82:	461d      	movlt	r5, r3
 800ab84:	2300      	movge	r3, #0
 800ab86:	232d      	movlt	r3, #45	; 0x2d
 800ab88:	700b      	strb	r3, [r1, #0]
 800ab8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ab8c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ab90:	4691      	mov	r9, r2
 800ab92:	f023 0820 	bic.w	r8, r3, #32
 800ab96:	bfbc      	itt	lt
 800ab98:	4622      	movlt	r2, r4
 800ab9a:	4614      	movlt	r4, r2
 800ab9c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800aba0:	d005      	beq.n	800abae <__cvt+0x42>
 800aba2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800aba6:	d100      	bne.n	800abaa <__cvt+0x3e>
 800aba8:	3601      	adds	r6, #1
 800abaa:	2102      	movs	r1, #2
 800abac:	e000      	b.n	800abb0 <__cvt+0x44>
 800abae:	2103      	movs	r1, #3
 800abb0:	ab03      	add	r3, sp, #12
 800abb2:	9301      	str	r3, [sp, #4]
 800abb4:	ab02      	add	r3, sp, #8
 800abb6:	9300      	str	r3, [sp, #0]
 800abb8:	ec45 4b10 	vmov	d0, r4, r5
 800abbc:	4653      	mov	r3, sl
 800abbe:	4632      	mov	r2, r6
 800abc0:	f000 fcfe 	bl	800b5c0 <_dtoa_r>
 800abc4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800abc8:	4607      	mov	r7, r0
 800abca:	d102      	bne.n	800abd2 <__cvt+0x66>
 800abcc:	f019 0f01 	tst.w	r9, #1
 800abd0:	d022      	beq.n	800ac18 <__cvt+0xac>
 800abd2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800abd6:	eb07 0906 	add.w	r9, r7, r6
 800abda:	d110      	bne.n	800abfe <__cvt+0x92>
 800abdc:	783b      	ldrb	r3, [r7, #0]
 800abde:	2b30      	cmp	r3, #48	; 0x30
 800abe0:	d10a      	bne.n	800abf8 <__cvt+0x8c>
 800abe2:	2200      	movs	r2, #0
 800abe4:	2300      	movs	r3, #0
 800abe6:	4620      	mov	r0, r4
 800abe8:	4629      	mov	r1, r5
 800abea:	f7f5 ff6d 	bl	8000ac8 <__aeabi_dcmpeq>
 800abee:	b918      	cbnz	r0, 800abf8 <__cvt+0x8c>
 800abf0:	f1c6 0601 	rsb	r6, r6, #1
 800abf4:	f8ca 6000 	str.w	r6, [sl]
 800abf8:	f8da 3000 	ldr.w	r3, [sl]
 800abfc:	4499      	add	r9, r3
 800abfe:	2200      	movs	r2, #0
 800ac00:	2300      	movs	r3, #0
 800ac02:	4620      	mov	r0, r4
 800ac04:	4629      	mov	r1, r5
 800ac06:	f7f5 ff5f 	bl	8000ac8 <__aeabi_dcmpeq>
 800ac0a:	b108      	cbz	r0, 800ac10 <__cvt+0xa4>
 800ac0c:	f8cd 900c 	str.w	r9, [sp, #12]
 800ac10:	2230      	movs	r2, #48	; 0x30
 800ac12:	9b03      	ldr	r3, [sp, #12]
 800ac14:	454b      	cmp	r3, r9
 800ac16:	d307      	bcc.n	800ac28 <__cvt+0xbc>
 800ac18:	9b03      	ldr	r3, [sp, #12]
 800ac1a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ac1c:	1bdb      	subs	r3, r3, r7
 800ac1e:	4638      	mov	r0, r7
 800ac20:	6013      	str	r3, [r2, #0]
 800ac22:	b004      	add	sp, #16
 800ac24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac28:	1c59      	adds	r1, r3, #1
 800ac2a:	9103      	str	r1, [sp, #12]
 800ac2c:	701a      	strb	r2, [r3, #0]
 800ac2e:	e7f0      	b.n	800ac12 <__cvt+0xa6>

0800ac30 <__exponent>:
 800ac30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac32:	4603      	mov	r3, r0
 800ac34:	2900      	cmp	r1, #0
 800ac36:	bfb8      	it	lt
 800ac38:	4249      	neglt	r1, r1
 800ac3a:	f803 2b02 	strb.w	r2, [r3], #2
 800ac3e:	bfb4      	ite	lt
 800ac40:	222d      	movlt	r2, #45	; 0x2d
 800ac42:	222b      	movge	r2, #43	; 0x2b
 800ac44:	2909      	cmp	r1, #9
 800ac46:	7042      	strb	r2, [r0, #1]
 800ac48:	dd2a      	ble.n	800aca0 <__exponent+0x70>
 800ac4a:	f10d 0407 	add.w	r4, sp, #7
 800ac4e:	46a4      	mov	ip, r4
 800ac50:	270a      	movs	r7, #10
 800ac52:	46a6      	mov	lr, r4
 800ac54:	460a      	mov	r2, r1
 800ac56:	fb91 f6f7 	sdiv	r6, r1, r7
 800ac5a:	fb07 1516 	mls	r5, r7, r6, r1
 800ac5e:	3530      	adds	r5, #48	; 0x30
 800ac60:	2a63      	cmp	r2, #99	; 0x63
 800ac62:	f104 34ff 	add.w	r4, r4, #4294967295
 800ac66:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800ac6a:	4631      	mov	r1, r6
 800ac6c:	dcf1      	bgt.n	800ac52 <__exponent+0x22>
 800ac6e:	3130      	adds	r1, #48	; 0x30
 800ac70:	f1ae 0502 	sub.w	r5, lr, #2
 800ac74:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ac78:	1c44      	adds	r4, r0, #1
 800ac7a:	4629      	mov	r1, r5
 800ac7c:	4561      	cmp	r1, ip
 800ac7e:	d30a      	bcc.n	800ac96 <__exponent+0x66>
 800ac80:	f10d 0209 	add.w	r2, sp, #9
 800ac84:	eba2 020e 	sub.w	r2, r2, lr
 800ac88:	4565      	cmp	r5, ip
 800ac8a:	bf88      	it	hi
 800ac8c:	2200      	movhi	r2, #0
 800ac8e:	4413      	add	r3, r2
 800ac90:	1a18      	subs	r0, r3, r0
 800ac92:	b003      	add	sp, #12
 800ac94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac96:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ac9a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800ac9e:	e7ed      	b.n	800ac7c <__exponent+0x4c>
 800aca0:	2330      	movs	r3, #48	; 0x30
 800aca2:	3130      	adds	r1, #48	; 0x30
 800aca4:	7083      	strb	r3, [r0, #2]
 800aca6:	70c1      	strb	r1, [r0, #3]
 800aca8:	1d03      	adds	r3, r0, #4
 800acaa:	e7f1      	b.n	800ac90 <__exponent+0x60>

0800acac <_printf_float>:
 800acac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acb0:	ed2d 8b02 	vpush	{d8}
 800acb4:	b08d      	sub	sp, #52	; 0x34
 800acb6:	460c      	mov	r4, r1
 800acb8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800acbc:	4616      	mov	r6, r2
 800acbe:	461f      	mov	r7, r3
 800acc0:	4605      	mov	r5, r0
 800acc2:	f001 fa6b 	bl	800c19c <_localeconv_r>
 800acc6:	f8d0 a000 	ldr.w	sl, [r0]
 800acca:	4650      	mov	r0, sl
 800accc:	f7f5 fa80 	bl	80001d0 <strlen>
 800acd0:	2300      	movs	r3, #0
 800acd2:	930a      	str	r3, [sp, #40]	; 0x28
 800acd4:	6823      	ldr	r3, [r4, #0]
 800acd6:	9305      	str	r3, [sp, #20]
 800acd8:	f8d8 3000 	ldr.w	r3, [r8]
 800acdc:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ace0:	3307      	adds	r3, #7
 800ace2:	f023 0307 	bic.w	r3, r3, #7
 800ace6:	f103 0208 	add.w	r2, r3, #8
 800acea:	f8c8 2000 	str.w	r2, [r8]
 800acee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acf2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800acf6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800acfa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800acfe:	9307      	str	r3, [sp, #28]
 800ad00:	f8cd 8018 	str.w	r8, [sp, #24]
 800ad04:	ee08 0a10 	vmov	s16, r0
 800ad08:	4b9f      	ldr	r3, [pc, #636]	; (800af88 <_printf_float+0x2dc>)
 800ad0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad0e:	f04f 32ff 	mov.w	r2, #4294967295
 800ad12:	f7f5 ff0b 	bl	8000b2c <__aeabi_dcmpun>
 800ad16:	bb88      	cbnz	r0, 800ad7c <_printf_float+0xd0>
 800ad18:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad1c:	4b9a      	ldr	r3, [pc, #616]	; (800af88 <_printf_float+0x2dc>)
 800ad1e:	f04f 32ff 	mov.w	r2, #4294967295
 800ad22:	f7f5 fee5 	bl	8000af0 <__aeabi_dcmple>
 800ad26:	bb48      	cbnz	r0, 800ad7c <_printf_float+0xd0>
 800ad28:	2200      	movs	r2, #0
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	4640      	mov	r0, r8
 800ad2e:	4649      	mov	r1, r9
 800ad30:	f7f5 fed4 	bl	8000adc <__aeabi_dcmplt>
 800ad34:	b110      	cbz	r0, 800ad3c <_printf_float+0x90>
 800ad36:	232d      	movs	r3, #45	; 0x2d
 800ad38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ad3c:	4b93      	ldr	r3, [pc, #588]	; (800af8c <_printf_float+0x2e0>)
 800ad3e:	4894      	ldr	r0, [pc, #592]	; (800af90 <_printf_float+0x2e4>)
 800ad40:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ad44:	bf94      	ite	ls
 800ad46:	4698      	movls	r8, r3
 800ad48:	4680      	movhi	r8, r0
 800ad4a:	2303      	movs	r3, #3
 800ad4c:	6123      	str	r3, [r4, #16]
 800ad4e:	9b05      	ldr	r3, [sp, #20]
 800ad50:	f023 0204 	bic.w	r2, r3, #4
 800ad54:	6022      	str	r2, [r4, #0]
 800ad56:	f04f 0900 	mov.w	r9, #0
 800ad5a:	9700      	str	r7, [sp, #0]
 800ad5c:	4633      	mov	r3, r6
 800ad5e:	aa0b      	add	r2, sp, #44	; 0x2c
 800ad60:	4621      	mov	r1, r4
 800ad62:	4628      	mov	r0, r5
 800ad64:	f000 f9d8 	bl	800b118 <_printf_common>
 800ad68:	3001      	adds	r0, #1
 800ad6a:	f040 8090 	bne.w	800ae8e <_printf_float+0x1e2>
 800ad6e:	f04f 30ff 	mov.w	r0, #4294967295
 800ad72:	b00d      	add	sp, #52	; 0x34
 800ad74:	ecbd 8b02 	vpop	{d8}
 800ad78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad7c:	4642      	mov	r2, r8
 800ad7e:	464b      	mov	r3, r9
 800ad80:	4640      	mov	r0, r8
 800ad82:	4649      	mov	r1, r9
 800ad84:	f7f5 fed2 	bl	8000b2c <__aeabi_dcmpun>
 800ad88:	b140      	cbz	r0, 800ad9c <_printf_float+0xf0>
 800ad8a:	464b      	mov	r3, r9
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	bfbc      	itt	lt
 800ad90:	232d      	movlt	r3, #45	; 0x2d
 800ad92:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ad96:	487f      	ldr	r0, [pc, #508]	; (800af94 <_printf_float+0x2e8>)
 800ad98:	4b7f      	ldr	r3, [pc, #508]	; (800af98 <_printf_float+0x2ec>)
 800ad9a:	e7d1      	b.n	800ad40 <_printf_float+0x94>
 800ad9c:	6863      	ldr	r3, [r4, #4]
 800ad9e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ada2:	9206      	str	r2, [sp, #24]
 800ada4:	1c5a      	adds	r2, r3, #1
 800ada6:	d13f      	bne.n	800ae28 <_printf_float+0x17c>
 800ada8:	2306      	movs	r3, #6
 800adaa:	6063      	str	r3, [r4, #4]
 800adac:	9b05      	ldr	r3, [sp, #20]
 800adae:	6861      	ldr	r1, [r4, #4]
 800adb0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800adb4:	2300      	movs	r3, #0
 800adb6:	9303      	str	r3, [sp, #12]
 800adb8:	ab0a      	add	r3, sp, #40	; 0x28
 800adba:	e9cd b301 	strd	fp, r3, [sp, #4]
 800adbe:	ab09      	add	r3, sp, #36	; 0x24
 800adc0:	ec49 8b10 	vmov	d0, r8, r9
 800adc4:	9300      	str	r3, [sp, #0]
 800adc6:	6022      	str	r2, [r4, #0]
 800adc8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800adcc:	4628      	mov	r0, r5
 800adce:	f7ff fecd 	bl	800ab6c <__cvt>
 800add2:	9b06      	ldr	r3, [sp, #24]
 800add4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800add6:	2b47      	cmp	r3, #71	; 0x47
 800add8:	4680      	mov	r8, r0
 800adda:	d108      	bne.n	800adee <_printf_float+0x142>
 800addc:	1cc8      	adds	r0, r1, #3
 800adde:	db02      	blt.n	800ade6 <_printf_float+0x13a>
 800ade0:	6863      	ldr	r3, [r4, #4]
 800ade2:	4299      	cmp	r1, r3
 800ade4:	dd41      	ble.n	800ae6a <_printf_float+0x1be>
 800ade6:	f1ab 0b02 	sub.w	fp, fp, #2
 800adea:	fa5f fb8b 	uxtb.w	fp, fp
 800adee:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800adf2:	d820      	bhi.n	800ae36 <_printf_float+0x18a>
 800adf4:	3901      	subs	r1, #1
 800adf6:	465a      	mov	r2, fp
 800adf8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800adfc:	9109      	str	r1, [sp, #36]	; 0x24
 800adfe:	f7ff ff17 	bl	800ac30 <__exponent>
 800ae02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ae04:	1813      	adds	r3, r2, r0
 800ae06:	2a01      	cmp	r2, #1
 800ae08:	4681      	mov	r9, r0
 800ae0a:	6123      	str	r3, [r4, #16]
 800ae0c:	dc02      	bgt.n	800ae14 <_printf_float+0x168>
 800ae0e:	6822      	ldr	r2, [r4, #0]
 800ae10:	07d2      	lsls	r2, r2, #31
 800ae12:	d501      	bpl.n	800ae18 <_printf_float+0x16c>
 800ae14:	3301      	adds	r3, #1
 800ae16:	6123      	str	r3, [r4, #16]
 800ae18:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d09c      	beq.n	800ad5a <_printf_float+0xae>
 800ae20:	232d      	movs	r3, #45	; 0x2d
 800ae22:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ae26:	e798      	b.n	800ad5a <_printf_float+0xae>
 800ae28:	9a06      	ldr	r2, [sp, #24]
 800ae2a:	2a47      	cmp	r2, #71	; 0x47
 800ae2c:	d1be      	bne.n	800adac <_printf_float+0x100>
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d1bc      	bne.n	800adac <_printf_float+0x100>
 800ae32:	2301      	movs	r3, #1
 800ae34:	e7b9      	b.n	800adaa <_printf_float+0xfe>
 800ae36:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800ae3a:	d118      	bne.n	800ae6e <_printf_float+0x1c2>
 800ae3c:	2900      	cmp	r1, #0
 800ae3e:	6863      	ldr	r3, [r4, #4]
 800ae40:	dd0b      	ble.n	800ae5a <_printf_float+0x1ae>
 800ae42:	6121      	str	r1, [r4, #16]
 800ae44:	b913      	cbnz	r3, 800ae4c <_printf_float+0x1a0>
 800ae46:	6822      	ldr	r2, [r4, #0]
 800ae48:	07d0      	lsls	r0, r2, #31
 800ae4a:	d502      	bpl.n	800ae52 <_printf_float+0x1a6>
 800ae4c:	3301      	adds	r3, #1
 800ae4e:	440b      	add	r3, r1
 800ae50:	6123      	str	r3, [r4, #16]
 800ae52:	65a1      	str	r1, [r4, #88]	; 0x58
 800ae54:	f04f 0900 	mov.w	r9, #0
 800ae58:	e7de      	b.n	800ae18 <_printf_float+0x16c>
 800ae5a:	b913      	cbnz	r3, 800ae62 <_printf_float+0x1b6>
 800ae5c:	6822      	ldr	r2, [r4, #0]
 800ae5e:	07d2      	lsls	r2, r2, #31
 800ae60:	d501      	bpl.n	800ae66 <_printf_float+0x1ba>
 800ae62:	3302      	adds	r3, #2
 800ae64:	e7f4      	b.n	800ae50 <_printf_float+0x1a4>
 800ae66:	2301      	movs	r3, #1
 800ae68:	e7f2      	b.n	800ae50 <_printf_float+0x1a4>
 800ae6a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800ae6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae70:	4299      	cmp	r1, r3
 800ae72:	db05      	blt.n	800ae80 <_printf_float+0x1d4>
 800ae74:	6823      	ldr	r3, [r4, #0]
 800ae76:	6121      	str	r1, [r4, #16]
 800ae78:	07d8      	lsls	r0, r3, #31
 800ae7a:	d5ea      	bpl.n	800ae52 <_printf_float+0x1a6>
 800ae7c:	1c4b      	adds	r3, r1, #1
 800ae7e:	e7e7      	b.n	800ae50 <_printf_float+0x1a4>
 800ae80:	2900      	cmp	r1, #0
 800ae82:	bfd4      	ite	le
 800ae84:	f1c1 0202 	rsble	r2, r1, #2
 800ae88:	2201      	movgt	r2, #1
 800ae8a:	4413      	add	r3, r2
 800ae8c:	e7e0      	b.n	800ae50 <_printf_float+0x1a4>
 800ae8e:	6823      	ldr	r3, [r4, #0]
 800ae90:	055a      	lsls	r2, r3, #21
 800ae92:	d407      	bmi.n	800aea4 <_printf_float+0x1f8>
 800ae94:	6923      	ldr	r3, [r4, #16]
 800ae96:	4642      	mov	r2, r8
 800ae98:	4631      	mov	r1, r6
 800ae9a:	4628      	mov	r0, r5
 800ae9c:	47b8      	blx	r7
 800ae9e:	3001      	adds	r0, #1
 800aea0:	d12c      	bne.n	800aefc <_printf_float+0x250>
 800aea2:	e764      	b.n	800ad6e <_printf_float+0xc2>
 800aea4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800aea8:	f240 80e0 	bls.w	800b06c <_printf_float+0x3c0>
 800aeac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	f7f5 fe08 	bl	8000ac8 <__aeabi_dcmpeq>
 800aeb8:	2800      	cmp	r0, #0
 800aeba:	d034      	beq.n	800af26 <_printf_float+0x27a>
 800aebc:	4a37      	ldr	r2, [pc, #220]	; (800af9c <_printf_float+0x2f0>)
 800aebe:	2301      	movs	r3, #1
 800aec0:	4631      	mov	r1, r6
 800aec2:	4628      	mov	r0, r5
 800aec4:	47b8      	blx	r7
 800aec6:	3001      	adds	r0, #1
 800aec8:	f43f af51 	beq.w	800ad6e <_printf_float+0xc2>
 800aecc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800aed0:	429a      	cmp	r2, r3
 800aed2:	db02      	blt.n	800aeda <_printf_float+0x22e>
 800aed4:	6823      	ldr	r3, [r4, #0]
 800aed6:	07d8      	lsls	r0, r3, #31
 800aed8:	d510      	bpl.n	800aefc <_printf_float+0x250>
 800aeda:	ee18 3a10 	vmov	r3, s16
 800aede:	4652      	mov	r2, sl
 800aee0:	4631      	mov	r1, r6
 800aee2:	4628      	mov	r0, r5
 800aee4:	47b8      	blx	r7
 800aee6:	3001      	adds	r0, #1
 800aee8:	f43f af41 	beq.w	800ad6e <_printf_float+0xc2>
 800aeec:	f04f 0800 	mov.w	r8, #0
 800aef0:	f104 091a 	add.w	r9, r4, #26
 800aef4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aef6:	3b01      	subs	r3, #1
 800aef8:	4543      	cmp	r3, r8
 800aefa:	dc09      	bgt.n	800af10 <_printf_float+0x264>
 800aefc:	6823      	ldr	r3, [r4, #0]
 800aefe:	079b      	lsls	r3, r3, #30
 800af00:	f100 8105 	bmi.w	800b10e <_printf_float+0x462>
 800af04:	68e0      	ldr	r0, [r4, #12]
 800af06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af08:	4298      	cmp	r0, r3
 800af0a:	bfb8      	it	lt
 800af0c:	4618      	movlt	r0, r3
 800af0e:	e730      	b.n	800ad72 <_printf_float+0xc6>
 800af10:	2301      	movs	r3, #1
 800af12:	464a      	mov	r2, r9
 800af14:	4631      	mov	r1, r6
 800af16:	4628      	mov	r0, r5
 800af18:	47b8      	blx	r7
 800af1a:	3001      	adds	r0, #1
 800af1c:	f43f af27 	beq.w	800ad6e <_printf_float+0xc2>
 800af20:	f108 0801 	add.w	r8, r8, #1
 800af24:	e7e6      	b.n	800aef4 <_printf_float+0x248>
 800af26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af28:	2b00      	cmp	r3, #0
 800af2a:	dc39      	bgt.n	800afa0 <_printf_float+0x2f4>
 800af2c:	4a1b      	ldr	r2, [pc, #108]	; (800af9c <_printf_float+0x2f0>)
 800af2e:	2301      	movs	r3, #1
 800af30:	4631      	mov	r1, r6
 800af32:	4628      	mov	r0, r5
 800af34:	47b8      	blx	r7
 800af36:	3001      	adds	r0, #1
 800af38:	f43f af19 	beq.w	800ad6e <_printf_float+0xc2>
 800af3c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800af40:	4313      	orrs	r3, r2
 800af42:	d102      	bne.n	800af4a <_printf_float+0x29e>
 800af44:	6823      	ldr	r3, [r4, #0]
 800af46:	07d9      	lsls	r1, r3, #31
 800af48:	d5d8      	bpl.n	800aefc <_printf_float+0x250>
 800af4a:	ee18 3a10 	vmov	r3, s16
 800af4e:	4652      	mov	r2, sl
 800af50:	4631      	mov	r1, r6
 800af52:	4628      	mov	r0, r5
 800af54:	47b8      	blx	r7
 800af56:	3001      	adds	r0, #1
 800af58:	f43f af09 	beq.w	800ad6e <_printf_float+0xc2>
 800af5c:	f04f 0900 	mov.w	r9, #0
 800af60:	f104 0a1a 	add.w	sl, r4, #26
 800af64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af66:	425b      	negs	r3, r3
 800af68:	454b      	cmp	r3, r9
 800af6a:	dc01      	bgt.n	800af70 <_printf_float+0x2c4>
 800af6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af6e:	e792      	b.n	800ae96 <_printf_float+0x1ea>
 800af70:	2301      	movs	r3, #1
 800af72:	4652      	mov	r2, sl
 800af74:	4631      	mov	r1, r6
 800af76:	4628      	mov	r0, r5
 800af78:	47b8      	blx	r7
 800af7a:	3001      	adds	r0, #1
 800af7c:	f43f aef7 	beq.w	800ad6e <_printf_float+0xc2>
 800af80:	f109 0901 	add.w	r9, r9, #1
 800af84:	e7ee      	b.n	800af64 <_printf_float+0x2b8>
 800af86:	bf00      	nop
 800af88:	7fefffff 	.word	0x7fefffff
 800af8c:	0800eb18 	.word	0x0800eb18
 800af90:	0800eb1c 	.word	0x0800eb1c
 800af94:	0800eb24 	.word	0x0800eb24
 800af98:	0800eb20 	.word	0x0800eb20
 800af9c:	0800eb28 	.word	0x0800eb28
 800afa0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800afa2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800afa4:	429a      	cmp	r2, r3
 800afa6:	bfa8      	it	ge
 800afa8:	461a      	movge	r2, r3
 800afaa:	2a00      	cmp	r2, #0
 800afac:	4691      	mov	r9, r2
 800afae:	dc37      	bgt.n	800b020 <_printf_float+0x374>
 800afb0:	f04f 0b00 	mov.w	fp, #0
 800afb4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800afb8:	f104 021a 	add.w	r2, r4, #26
 800afbc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800afbe:	9305      	str	r3, [sp, #20]
 800afc0:	eba3 0309 	sub.w	r3, r3, r9
 800afc4:	455b      	cmp	r3, fp
 800afc6:	dc33      	bgt.n	800b030 <_printf_float+0x384>
 800afc8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800afcc:	429a      	cmp	r2, r3
 800afce:	db3b      	blt.n	800b048 <_printf_float+0x39c>
 800afd0:	6823      	ldr	r3, [r4, #0]
 800afd2:	07da      	lsls	r2, r3, #31
 800afd4:	d438      	bmi.n	800b048 <_printf_float+0x39c>
 800afd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800afd8:	9a05      	ldr	r2, [sp, #20]
 800afda:	9909      	ldr	r1, [sp, #36]	; 0x24
 800afdc:	1a9a      	subs	r2, r3, r2
 800afde:	eba3 0901 	sub.w	r9, r3, r1
 800afe2:	4591      	cmp	r9, r2
 800afe4:	bfa8      	it	ge
 800afe6:	4691      	movge	r9, r2
 800afe8:	f1b9 0f00 	cmp.w	r9, #0
 800afec:	dc35      	bgt.n	800b05a <_printf_float+0x3ae>
 800afee:	f04f 0800 	mov.w	r8, #0
 800aff2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aff6:	f104 0a1a 	add.w	sl, r4, #26
 800affa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800affe:	1a9b      	subs	r3, r3, r2
 800b000:	eba3 0309 	sub.w	r3, r3, r9
 800b004:	4543      	cmp	r3, r8
 800b006:	f77f af79 	ble.w	800aefc <_printf_float+0x250>
 800b00a:	2301      	movs	r3, #1
 800b00c:	4652      	mov	r2, sl
 800b00e:	4631      	mov	r1, r6
 800b010:	4628      	mov	r0, r5
 800b012:	47b8      	blx	r7
 800b014:	3001      	adds	r0, #1
 800b016:	f43f aeaa 	beq.w	800ad6e <_printf_float+0xc2>
 800b01a:	f108 0801 	add.w	r8, r8, #1
 800b01e:	e7ec      	b.n	800affa <_printf_float+0x34e>
 800b020:	4613      	mov	r3, r2
 800b022:	4631      	mov	r1, r6
 800b024:	4642      	mov	r2, r8
 800b026:	4628      	mov	r0, r5
 800b028:	47b8      	blx	r7
 800b02a:	3001      	adds	r0, #1
 800b02c:	d1c0      	bne.n	800afb0 <_printf_float+0x304>
 800b02e:	e69e      	b.n	800ad6e <_printf_float+0xc2>
 800b030:	2301      	movs	r3, #1
 800b032:	4631      	mov	r1, r6
 800b034:	4628      	mov	r0, r5
 800b036:	9205      	str	r2, [sp, #20]
 800b038:	47b8      	blx	r7
 800b03a:	3001      	adds	r0, #1
 800b03c:	f43f ae97 	beq.w	800ad6e <_printf_float+0xc2>
 800b040:	9a05      	ldr	r2, [sp, #20]
 800b042:	f10b 0b01 	add.w	fp, fp, #1
 800b046:	e7b9      	b.n	800afbc <_printf_float+0x310>
 800b048:	ee18 3a10 	vmov	r3, s16
 800b04c:	4652      	mov	r2, sl
 800b04e:	4631      	mov	r1, r6
 800b050:	4628      	mov	r0, r5
 800b052:	47b8      	blx	r7
 800b054:	3001      	adds	r0, #1
 800b056:	d1be      	bne.n	800afd6 <_printf_float+0x32a>
 800b058:	e689      	b.n	800ad6e <_printf_float+0xc2>
 800b05a:	9a05      	ldr	r2, [sp, #20]
 800b05c:	464b      	mov	r3, r9
 800b05e:	4442      	add	r2, r8
 800b060:	4631      	mov	r1, r6
 800b062:	4628      	mov	r0, r5
 800b064:	47b8      	blx	r7
 800b066:	3001      	adds	r0, #1
 800b068:	d1c1      	bne.n	800afee <_printf_float+0x342>
 800b06a:	e680      	b.n	800ad6e <_printf_float+0xc2>
 800b06c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b06e:	2a01      	cmp	r2, #1
 800b070:	dc01      	bgt.n	800b076 <_printf_float+0x3ca>
 800b072:	07db      	lsls	r3, r3, #31
 800b074:	d538      	bpl.n	800b0e8 <_printf_float+0x43c>
 800b076:	2301      	movs	r3, #1
 800b078:	4642      	mov	r2, r8
 800b07a:	4631      	mov	r1, r6
 800b07c:	4628      	mov	r0, r5
 800b07e:	47b8      	blx	r7
 800b080:	3001      	adds	r0, #1
 800b082:	f43f ae74 	beq.w	800ad6e <_printf_float+0xc2>
 800b086:	ee18 3a10 	vmov	r3, s16
 800b08a:	4652      	mov	r2, sl
 800b08c:	4631      	mov	r1, r6
 800b08e:	4628      	mov	r0, r5
 800b090:	47b8      	blx	r7
 800b092:	3001      	adds	r0, #1
 800b094:	f43f ae6b 	beq.w	800ad6e <_printf_float+0xc2>
 800b098:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b09c:	2200      	movs	r2, #0
 800b09e:	2300      	movs	r3, #0
 800b0a0:	f7f5 fd12 	bl	8000ac8 <__aeabi_dcmpeq>
 800b0a4:	b9d8      	cbnz	r0, 800b0de <_printf_float+0x432>
 800b0a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b0a8:	f108 0201 	add.w	r2, r8, #1
 800b0ac:	3b01      	subs	r3, #1
 800b0ae:	4631      	mov	r1, r6
 800b0b0:	4628      	mov	r0, r5
 800b0b2:	47b8      	blx	r7
 800b0b4:	3001      	adds	r0, #1
 800b0b6:	d10e      	bne.n	800b0d6 <_printf_float+0x42a>
 800b0b8:	e659      	b.n	800ad6e <_printf_float+0xc2>
 800b0ba:	2301      	movs	r3, #1
 800b0bc:	4652      	mov	r2, sl
 800b0be:	4631      	mov	r1, r6
 800b0c0:	4628      	mov	r0, r5
 800b0c2:	47b8      	blx	r7
 800b0c4:	3001      	adds	r0, #1
 800b0c6:	f43f ae52 	beq.w	800ad6e <_printf_float+0xc2>
 800b0ca:	f108 0801 	add.w	r8, r8, #1
 800b0ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b0d0:	3b01      	subs	r3, #1
 800b0d2:	4543      	cmp	r3, r8
 800b0d4:	dcf1      	bgt.n	800b0ba <_printf_float+0x40e>
 800b0d6:	464b      	mov	r3, r9
 800b0d8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b0dc:	e6dc      	b.n	800ae98 <_printf_float+0x1ec>
 800b0de:	f04f 0800 	mov.w	r8, #0
 800b0e2:	f104 0a1a 	add.w	sl, r4, #26
 800b0e6:	e7f2      	b.n	800b0ce <_printf_float+0x422>
 800b0e8:	2301      	movs	r3, #1
 800b0ea:	4642      	mov	r2, r8
 800b0ec:	e7df      	b.n	800b0ae <_printf_float+0x402>
 800b0ee:	2301      	movs	r3, #1
 800b0f0:	464a      	mov	r2, r9
 800b0f2:	4631      	mov	r1, r6
 800b0f4:	4628      	mov	r0, r5
 800b0f6:	47b8      	blx	r7
 800b0f8:	3001      	adds	r0, #1
 800b0fa:	f43f ae38 	beq.w	800ad6e <_printf_float+0xc2>
 800b0fe:	f108 0801 	add.w	r8, r8, #1
 800b102:	68e3      	ldr	r3, [r4, #12]
 800b104:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b106:	1a5b      	subs	r3, r3, r1
 800b108:	4543      	cmp	r3, r8
 800b10a:	dcf0      	bgt.n	800b0ee <_printf_float+0x442>
 800b10c:	e6fa      	b.n	800af04 <_printf_float+0x258>
 800b10e:	f04f 0800 	mov.w	r8, #0
 800b112:	f104 0919 	add.w	r9, r4, #25
 800b116:	e7f4      	b.n	800b102 <_printf_float+0x456>

0800b118 <_printf_common>:
 800b118:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b11c:	4616      	mov	r6, r2
 800b11e:	4699      	mov	r9, r3
 800b120:	688a      	ldr	r2, [r1, #8]
 800b122:	690b      	ldr	r3, [r1, #16]
 800b124:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b128:	4293      	cmp	r3, r2
 800b12a:	bfb8      	it	lt
 800b12c:	4613      	movlt	r3, r2
 800b12e:	6033      	str	r3, [r6, #0]
 800b130:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b134:	4607      	mov	r7, r0
 800b136:	460c      	mov	r4, r1
 800b138:	b10a      	cbz	r2, 800b13e <_printf_common+0x26>
 800b13a:	3301      	adds	r3, #1
 800b13c:	6033      	str	r3, [r6, #0]
 800b13e:	6823      	ldr	r3, [r4, #0]
 800b140:	0699      	lsls	r1, r3, #26
 800b142:	bf42      	ittt	mi
 800b144:	6833      	ldrmi	r3, [r6, #0]
 800b146:	3302      	addmi	r3, #2
 800b148:	6033      	strmi	r3, [r6, #0]
 800b14a:	6825      	ldr	r5, [r4, #0]
 800b14c:	f015 0506 	ands.w	r5, r5, #6
 800b150:	d106      	bne.n	800b160 <_printf_common+0x48>
 800b152:	f104 0a19 	add.w	sl, r4, #25
 800b156:	68e3      	ldr	r3, [r4, #12]
 800b158:	6832      	ldr	r2, [r6, #0]
 800b15a:	1a9b      	subs	r3, r3, r2
 800b15c:	42ab      	cmp	r3, r5
 800b15e:	dc26      	bgt.n	800b1ae <_printf_common+0x96>
 800b160:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b164:	1e13      	subs	r3, r2, #0
 800b166:	6822      	ldr	r2, [r4, #0]
 800b168:	bf18      	it	ne
 800b16a:	2301      	movne	r3, #1
 800b16c:	0692      	lsls	r2, r2, #26
 800b16e:	d42b      	bmi.n	800b1c8 <_printf_common+0xb0>
 800b170:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b174:	4649      	mov	r1, r9
 800b176:	4638      	mov	r0, r7
 800b178:	47c0      	blx	r8
 800b17a:	3001      	adds	r0, #1
 800b17c:	d01e      	beq.n	800b1bc <_printf_common+0xa4>
 800b17e:	6823      	ldr	r3, [r4, #0]
 800b180:	68e5      	ldr	r5, [r4, #12]
 800b182:	6832      	ldr	r2, [r6, #0]
 800b184:	f003 0306 	and.w	r3, r3, #6
 800b188:	2b04      	cmp	r3, #4
 800b18a:	bf08      	it	eq
 800b18c:	1aad      	subeq	r5, r5, r2
 800b18e:	68a3      	ldr	r3, [r4, #8]
 800b190:	6922      	ldr	r2, [r4, #16]
 800b192:	bf0c      	ite	eq
 800b194:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b198:	2500      	movne	r5, #0
 800b19a:	4293      	cmp	r3, r2
 800b19c:	bfc4      	itt	gt
 800b19e:	1a9b      	subgt	r3, r3, r2
 800b1a0:	18ed      	addgt	r5, r5, r3
 800b1a2:	2600      	movs	r6, #0
 800b1a4:	341a      	adds	r4, #26
 800b1a6:	42b5      	cmp	r5, r6
 800b1a8:	d11a      	bne.n	800b1e0 <_printf_common+0xc8>
 800b1aa:	2000      	movs	r0, #0
 800b1ac:	e008      	b.n	800b1c0 <_printf_common+0xa8>
 800b1ae:	2301      	movs	r3, #1
 800b1b0:	4652      	mov	r2, sl
 800b1b2:	4649      	mov	r1, r9
 800b1b4:	4638      	mov	r0, r7
 800b1b6:	47c0      	blx	r8
 800b1b8:	3001      	adds	r0, #1
 800b1ba:	d103      	bne.n	800b1c4 <_printf_common+0xac>
 800b1bc:	f04f 30ff 	mov.w	r0, #4294967295
 800b1c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1c4:	3501      	adds	r5, #1
 800b1c6:	e7c6      	b.n	800b156 <_printf_common+0x3e>
 800b1c8:	18e1      	adds	r1, r4, r3
 800b1ca:	1c5a      	adds	r2, r3, #1
 800b1cc:	2030      	movs	r0, #48	; 0x30
 800b1ce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b1d2:	4422      	add	r2, r4
 800b1d4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b1d8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b1dc:	3302      	adds	r3, #2
 800b1de:	e7c7      	b.n	800b170 <_printf_common+0x58>
 800b1e0:	2301      	movs	r3, #1
 800b1e2:	4622      	mov	r2, r4
 800b1e4:	4649      	mov	r1, r9
 800b1e6:	4638      	mov	r0, r7
 800b1e8:	47c0      	blx	r8
 800b1ea:	3001      	adds	r0, #1
 800b1ec:	d0e6      	beq.n	800b1bc <_printf_common+0xa4>
 800b1ee:	3601      	adds	r6, #1
 800b1f0:	e7d9      	b.n	800b1a6 <_printf_common+0x8e>
	...

0800b1f4 <_printf_i>:
 800b1f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b1f8:	7e0f      	ldrb	r7, [r1, #24]
 800b1fa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b1fc:	2f78      	cmp	r7, #120	; 0x78
 800b1fe:	4691      	mov	r9, r2
 800b200:	4680      	mov	r8, r0
 800b202:	460c      	mov	r4, r1
 800b204:	469a      	mov	sl, r3
 800b206:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b20a:	d807      	bhi.n	800b21c <_printf_i+0x28>
 800b20c:	2f62      	cmp	r7, #98	; 0x62
 800b20e:	d80a      	bhi.n	800b226 <_printf_i+0x32>
 800b210:	2f00      	cmp	r7, #0
 800b212:	f000 80d8 	beq.w	800b3c6 <_printf_i+0x1d2>
 800b216:	2f58      	cmp	r7, #88	; 0x58
 800b218:	f000 80a3 	beq.w	800b362 <_printf_i+0x16e>
 800b21c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b220:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b224:	e03a      	b.n	800b29c <_printf_i+0xa8>
 800b226:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b22a:	2b15      	cmp	r3, #21
 800b22c:	d8f6      	bhi.n	800b21c <_printf_i+0x28>
 800b22e:	a101      	add	r1, pc, #4	; (adr r1, 800b234 <_printf_i+0x40>)
 800b230:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b234:	0800b28d 	.word	0x0800b28d
 800b238:	0800b2a1 	.word	0x0800b2a1
 800b23c:	0800b21d 	.word	0x0800b21d
 800b240:	0800b21d 	.word	0x0800b21d
 800b244:	0800b21d 	.word	0x0800b21d
 800b248:	0800b21d 	.word	0x0800b21d
 800b24c:	0800b2a1 	.word	0x0800b2a1
 800b250:	0800b21d 	.word	0x0800b21d
 800b254:	0800b21d 	.word	0x0800b21d
 800b258:	0800b21d 	.word	0x0800b21d
 800b25c:	0800b21d 	.word	0x0800b21d
 800b260:	0800b3ad 	.word	0x0800b3ad
 800b264:	0800b2d1 	.word	0x0800b2d1
 800b268:	0800b38f 	.word	0x0800b38f
 800b26c:	0800b21d 	.word	0x0800b21d
 800b270:	0800b21d 	.word	0x0800b21d
 800b274:	0800b3cf 	.word	0x0800b3cf
 800b278:	0800b21d 	.word	0x0800b21d
 800b27c:	0800b2d1 	.word	0x0800b2d1
 800b280:	0800b21d 	.word	0x0800b21d
 800b284:	0800b21d 	.word	0x0800b21d
 800b288:	0800b397 	.word	0x0800b397
 800b28c:	682b      	ldr	r3, [r5, #0]
 800b28e:	1d1a      	adds	r2, r3, #4
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	602a      	str	r2, [r5, #0]
 800b294:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b298:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b29c:	2301      	movs	r3, #1
 800b29e:	e0a3      	b.n	800b3e8 <_printf_i+0x1f4>
 800b2a0:	6820      	ldr	r0, [r4, #0]
 800b2a2:	6829      	ldr	r1, [r5, #0]
 800b2a4:	0606      	lsls	r6, r0, #24
 800b2a6:	f101 0304 	add.w	r3, r1, #4
 800b2aa:	d50a      	bpl.n	800b2c2 <_printf_i+0xce>
 800b2ac:	680e      	ldr	r6, [r1, #0]
 800b2ae:	602b      	str	r3, [r5, #0]
 800b2b0:	2e00      	cmp	r6, #0
 800b2b2:	da03      	bge.n	800b2bc <_printf_i+0xc8>
 800b2b4:	232d      	movs	r3, #45	; 0x2d
 800b2b6:	4276      	negs	r6, r6
 800b2b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b2bc:	485e      	ldr	r0, [pc, #376]	; (800b438 <_printf_i+0x244>)
 800b2be:	230a      	movs	r3, #10
 800b2c0:	e019      	b.n	800b2f6 <_printf_i+0x102>
 800b2c2:	680e      	ldr	r6, [r1, #0]
 800b2c4:	602b      	str	r3, [r5, #0]
 800b2c6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b2ca:	bf18      	it	ne
 800b2cc:	b236      	sxthne	r6, r6
 800b2ce:	e7ef      	b.n	800b2b0 <_printf_i+0xbc>
 800b2d0:	682b      	ldr	r3, [r5, #0]
 800b2d2:	6820      	ldr	r0, [r4, #0]
 800b2d4:	1d19      	adds	r1, r3, #4
 800b2d6:	6029      	str	r1, [r5, #0]
 800b2d8:	0601      	lsls	r1, r0, #24
 800b2da:	d501      	bpl.n	800b2e0 <_printf_i+0xec>
 800b2dc:	681e      	ldr	r6, [r3, #0]
 800b2de:	e002      	b.n	800b2e6 <_printf_i+0xf2>
 800b2e0:	0646      	lsls	r6, r0, #25
 800b2e2:	d5fb      	bpl.n	800b2dc <_printf_i+0xe8>
 800b2e4:	881e      	ldrh	r6, [r3, #0]
 800b2e6:	4854      	ldr	r0, [pc, #336]	; (800b438 <_printf_i+0x244>)
 800b2e8:	2f6f      	cmp	r7, #111	; 0x6f
 800b2ea:	bf0c      	ite	eq
 800b2ec:	2308      	moveq	r3, #8
 800b2ee:	230a      	movne	r3, #10
 800b2f0:	2100      	movs	r1, #0
 800b2f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b2f6:	6865      	ldr	r5, [r4, #4]
 800b2f8:	60a5      	str	r5, [r4, #8]
 800b2fa:	2d00      	cmp	r5, #0
 800b2fc:	bfa2      	ittt	ge
 800b2fe:	6821      	ldrge	r1, [r4, #0]
 800b300:	f021 0104 	bicge.w	r1, r1, #4
 800b304:	6021      	strge	r1, [r4, #0]
 800b306:	b90e      	cbnz	r6, 800b30c <_printf_i+0x118>
 800b308:	2d00      	cmp	r5, #0
 800b30a:	d04d      	beq.n	800b3a8 <_printf_i+0x1b4>
 800b30c:	4615      	mov	r5, r2
 800b30e:	fbb6 f1f3 	udiv	r1, r6, r3
 800b312:	fb03 6711 	mls	r7, r3, r1, r6
 800b316:	5dc7      	ldrb	r7, [r0, r7]
 800b318:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b31c:	4637      	mov	r7, r6
 800b31e:	42bb      	cmp	r3, r7
 800b320:	460e      	mov	r6, r1
 800b322:	d9f4      	bls.n	800b30e <_printf_i+0x11a>
 800b324:	2b08      	cmp	r3, #8
 800b326:	d10b      	bne.n	800b340 <_printf_i+0x14c>
 800b328:	6823      	ldr	r3, [r4, #0]
 800b32a:	07de      	lsls	r6, r3, #31
 800b32c:	d508      	bpl.n	800b340 <_printf_i+0x14c>
 800b32e:	6923      	ldr	r3, [r4, #16]
 800b330:	6861      	ldr	r1, [r4, #4]
 800b332:	4299      	cmp	r1, r3
 800b334:	bfde      	ittt	le
 800b336:	2330      	movle	r3, #48	; 0x30
 800b338:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b33c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b340:	1b52      	subs	r2, r2, r5
 800b342:	6122      	str	r2, [r4, #16]
 800b344:	f8cd a000 	str.w	sl, [sp]
 800b348:	464b      	mov	r3, r9
 800b34a:	aa03      	add	r2, sp, #12
 800b34c:	4621      	mov	r1, r4
 800b34e:	4640      	mov	r0, r8
 800b350:	f7ff fee2 	bl	800b118 <_printf_common>
 800b354:	3001      	adds	r0, #1
 800b356:	d14c      	bne.n	800b3f2 <_printf_i+0x1fe>
 800b358:	f04f 30ff 	mov.w	r0, #4294967295
 800b35c:	b004      	add	sp, #16
 800b35e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b362:	4835      	ldr	r0, [pc, #212]	; (800b438 <_printf_i+0x244>)
 800b364:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b368:	6829      	ldr	r1, [r5, #0]
 800b36a:	6823      	ldr	r3, [r4, #0]
 800b36c:	f851 6b04 	ldr.w	r6, [r1], #4
 800b370:	6029      	str	r1, [r5, #0]
 800b372:	061d      	lsls	r5, r3, #24
 800b374:	d514      	bpl.n	800b3a0 <_printf_i+0x1ac>
 800b376:	07df      	lsls	r7, r3, #31
 800b378:	bf44      	itt	mi
 800b37a:	f043 0320 	orrmi.w	r3, r3, #32
 800b37e:	6023      	strmi	r3, [r4, #0]
 800b380:	b91e      	cbnz	r6, 800b38a <_printf_i+0x196>
 800b382:	6823      	ldr	r3, [r4, #0]
 800b384:	f023 0320 	bic.w	r3, r3, #32
 800b388:	6023      	str	r3, [r4, #0]
 800b38a:	2310      	movs	r3, #16
 800b38c:	e7b0      	b.n	800b2f0 <_printf_i+0xfc>
 800b38e:	6823      	ldr	r3, [r4, #0]
 800b390:	f043 0320 	orr.w	r3, r3, #32
 800b394:	6023      	str	r3, [r4, #0]
 800b396:	2378      	movs	r3, #120	; 0x78
 800b398:	4828      	ldr	r0, [pc, #160]	; (800b43c <_printf_i+0x248>)
 800b39a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b39e:	e7e3      	b.n	800b368 <_printf_i+0x174>
 800b3a0:	0659      	lsls	r1, r3, #25
 800b3a2:	bf48      	it	mi
 800b3a4:	b2b6      	uxthmi	r6, r6
 800b3a6:	e7e6      	b.n	800b376 <_printf_i+0x182>
 800b3a8:	4615      	mov	r5, r2
 800b3aa:	e7bb      	b.n	800b324 <_printf_i+0x130>
 800b3ac:	682b      	ldr	r3, [r5, #0]
 800b3ae:	6826      	ldr	r6, [r4, #0]
 800b3b0:	6961      	ldr	r1, [r4, #20]
 800b3b2:	1d18      	adds	r0, r3, #4
 800b3b4:	6028      	str	r0, [r5, #0]
 800b3b6:	0635      	lsls	r5, r6, #24
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	d501      	bpl.n	800b3c0 <_printf_i+0x1cc>
 800b3bc:	6019      	str	r1, [r3, #0]
 800b3be:	e002      	b.n	800b3c6 <_printf_i+0x1d2>
 800b3c0:	0670      	lsls	r0, r6, #25
 800b3c2:	d5fb      	bpl.n	800b3bc <_printf_i+0x1c8>
 800b3c4:	8019      	strh	r1, [r3, #0]
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	6123      	str	r3, [r4, #16]
 800b3ca:	4615      	mov	r5, r2
 800b3cc:	e7ba      	b.n	800b344 <_printf_i+0x150>
 800b3ce:	682b      	ldr	r3, [r5, #0]
 800b3d0:	1d1a      	adds	r2, r3, #4
 800b3d2:	602a      	str	r2, [r5, #0]
 800b3d4:	681d      	ldr	r5, [r3, #0]
 800b3d6:	6862      	ldr	r2, [r4, #4]
 800b3d8:	2100      	movs	r1, #0
 800b3da:	4628      	mov	r0, r5
 800b3dc:	f7f4 ff00 	bl	80001e0 <memchr>
 800b3e0:	b108      	cbz	r0, 800b3e6 <_printf_i+0x1f2>
 800b3e2:	1b40      	subs	r0, r0, r5
 800b3e4:	6060      	str	r0, [r4, #4]
 800b3e6:	6863      	ldr	r3, [r4, #4]
 800b3e8:	6123      	str	r3, [r4, #16]
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b3f0:	e7a8      	b.n	800b344 <_printf_i+0x150>
 800b3f2:	6923      	ldr	r3, [r4, #16]
 800b3f4:	462a      	mov	r2, r5
 800b3f6:	4649      	mov	r1, r9
 800b3f8:	4640      	mov	r0, r8
 800b3fa:	47d0      	blx	sl
 800b3fc:	3001      	adds	r0, #1
 800b3fe:	d0ab      	beq.n	800b358 <_printf_i+0x164>
 800b400:	6823      	ldr	r3, [r4, #0]
 800b402:	079b      	lsls	r3, r3, #30
 800b404:	d413      	bmi.n	800b42e <_printf_i+0x23a>
 800b406:	68e0      	ldr	r0, [r4, #12]
 800b408:	9b03      	ldr	r3, [sp, #12]
 800b40a:	4298      	cmp	r0, r3
 800b40c:	bfb8      	it	lt
 800b40e:	4618      	movlt	r0, r3
 800b410:	e7a4      	b.n	800b35c <_printf_i+0x168>
 800b412:	2301      	movs	r3, #1
 800b414:	4632      	mov	r2, r6
 800b416:	4649      	mov	r1, r9
 800b418:	4640      	mov	r0, r8
 800b41a:	47d0      	blx	sl
 800b41c:	3001      	adds	r0, #1
 800b41e:	d09b      	beq.n	800b358 <_printf_i+0x164>
 800b420:	3501      	adds	r5, #1
 800b422:	68e3      	ldr	r3, [r4, #12]
 800b424:	9903      	ldr	r1, [sp, #12]
 800b426:	1a5b      	subs	r3, r3, r1
 800b428:	42ab      	cmp	r3, r5
 800b42a:	dcf2      	bgt.n	800b412 <_printf_i+0x21e>
 800b42c:	e7eb      	b.n	800b406 <_printf_i+0x212>
 800b42e:	2500      	movs	r5, #0
 800b430:	f104 0619 	add.w	r6, r4, #25
 800b434:	e7f5      	b.n	800b422 <_printf_i+0x22e>
 800b436:	bf00      	nop
 800b438:	0800eb2a 	.word	0x0800eb2a
 800b43c:	0800eb3b 	.word	0x0800eb3b

0800b440 <sniprintf>:
 800b440:	b40c      	push	{r2, r3}
 800b442:	b530      	push	{r4, r5, lr}
 800b444:	4b17      	ldr	r3, [pc, #92]	; (800b4a4 <sniprintf+0x64>)
 800b446:	1e0c      	subs	r4, r1, #0
 800b448:	681d      	ldr	r5, [r3, #0]
 800b44a:	b09d      	sub	sp, #116	; 0x74
 800b44c:	da08      	bge.n	800b460 <sniprintf+0x20>
 800b44e:	238b      	movs	r3, #139	; 0x8b
 800b450:	602b      	str	r3, [r5, #0]
 800b452:	f04f 30ff 	mov.w	r0, #4294967295
 800b456:	b01d      	add	sp, #116	; 0x74
 800b458:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b45c:	b002      	add	sp, #8
 800b45e:	4770      	bx	lr
 800b460:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b464:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b468:	bf14      	ite	ne
 800b46a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b46e:	4623      	moveq	r3, r4
 800b470:	9304      	str	r3, [sp, #16]
 800b472:	9307      	str	r3, [sp, #28]
 800b474:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b478:	9002      	str	r0, [sp, #8]
 800b47a:	9006      	str	r0, [sp, #24]
 800b47c:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b480:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b482:	ab21      	add	r3, sp, #132	; 0x84
 800b484:	a902      	add	r1, sp, #8
 800b486:	4628      	mov	r0, r5
 800b488:	9301      	str	r3, [sp, #4]
 800b48a:	f001 fb77 	bl	800cb7c <_svfiprintf_r>
 800b48e:	1c43      	adds	r3, r0, #1
 800b490:	bfbc      	itt	lt
 800b492:	238b      	movlt	r3, #139	; 0x8b
 800b494:	602b      	strlt	r3, [r5, #0]
 800b496:	2c00      	cmp	r4, #0
 800b498:	d0dd      	beq.n	800b456 <sniprintf+0x16>
 800b49a:	9b02      	ldr	r3, [sp, #8]
 800b49c:	2200      	movs	r2, #0
 800b49e:	701a      	strb	r2, [r3, #0]
 800b4a0:	e7d9      	b.n	800b456 <sniprintf+0x16>
 800b4a2:	bf00      	nop
 800b4a4:	20000108 	.word	0x20000108

0800b4a8 <quorem>:
 800b4a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4ac:	6903      	ldr	r3, [r0, #16]
 800b4ae:	690c      	ldr	r4, [r1, #16]
 800b4b0:	42a3      	cmp	r3, r4
 800b4b2:	4607      	mov	r7, r0
 800b4b4:	f2c0 8081 	blt.w	800b5ba <quorem+0x112>
 800b4b8:	3c01      	subs	r4, #1
 800b4ba:	f101 0814 	add.w	r8, r1, #20
 800b4be:	f100 0514 	add.w	r5, r0, #20
 800b4c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b4c6:	9301      	str	r3, [sp, #4]
 800b4c8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b4cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b4d0:	3301      	adds	r3, #1
 800b4d2:	429a      	cmp	r2, r3
 800b4d4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b4d8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b4dc:	fbb2 f6f3 	udiv	r6, r2, r3
 800b4e0:	d331      	bcc.n	800b546 <quorem+0x9e>
 800b4e2:	f04f 0e00 	mov.w	lr, #0
 800b4e6:	4640      	mov	r0, r8
 800b4e8:	46ac      	mov	ip, r5
 800b4ea:	46f2      	mov	sl, lr
 800b4ec:	f850 2b04 	ldr.w	r2, [r0], #4
 800b4f0:	b293      	uxth	r3, r2
 800b4f2:	fb06 e303 	mla	r3, r6, r3, lr
 800b4f6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b4fa:	b29b      	uxth	r3, r3
 800b4fc:	ebaa 0303 	sub.w	r3, sl, r3
 800b500:	f8dc a000 	ldr.w	sl, [ip]
 800b504:	0c12      	lsrs	r2, r2, #16
 800b506:	fa13 f38a 	uxtah	r3, r3, sl
 800b50a:	fb06 e202 	mla	r2, r6, r2, lr
 800b50e:	9300      	str	r3, [sp, #0]
 800b510:	9b00      	ldr	r3, [sp, #0]
 800b512:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b516:	b292      	uxth	r2, r2
 800b518:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b51c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b520:	f8bd 3000 	ldrh.w	r3, [sp]
 800b524:	4581      	cmp	r9, r0
 800b526:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b52a:	f84c 3b04 	str.w	r3, [ip], #4
 800b52e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b532:	d2db      	bcs.n	800b4ec <quorem+0x44>
 800b534:	f855 300b 	ldr.w	r3, [r5, fp]
 800b538:	b92b      	cbnz	r3, 800b546 <quorem+0x9e>
 800b53a:	9b01      	ldr	r3, [sp, #4]
 800b53c:	3b04      	subs	r3, #4
 800b53e:	429d      	cmp	r5, r3
 800b540:	461a      	mov	r2, r3
 800b542:	d32e      	bcc.n	800b5a2 <quorem+0xfa>
 800b544:	613c      	str	r4, [r7, #16]
 800b546:	4638      	mov	r0, r7
 800b548:	f001 f8c4 	bl	800c6d4 <__mcmp>
 800b54c:	2800      	cmp	r0, #0
 800b54e:	db24      	blt.n	800b59a <quorem+0xf2>
 800b550:	3601      	adds	r6, #1
 800b552:	4628      	mov	r0, r5
 800b554:	f04f 0c00 	mov.w	ip, #0
 800b558:	f858 2b04 	ldr.w	r2, [r8], #4
 800b55c:	f8d0 e000 	ldr.w	lr, [r0]
 800b560:	b293      	uxth	r3, r2
 800b562:	ebac 0303 	sub.w	r3, ip, r3
 800b566:	0c12      	lsrs	r2, r2, #16
 800b568:	fa13 f38e 	uxtah	r3, r3, lr
 800b56c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b570:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b574:	b29b      	uxth	r3, r3
 800b576:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b57a:	45c1      	cmp	r9, r8
 800b57c:	f840 3b04 	str.w	r3, [r0], #4
 800b580:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b584:	d2e8      	bcs.n	800b558 <quorem+0xb0>
 800b586:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b58a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b58e:	b922      	cbnz	r2, 800b59a <quorem+0xf2>
 800b590:	3b04      	subs	r3, #4
 800b592:	429d      	cmp	r5, r3
 800b594:	461a      	mov	r2, r3
 800b596:	d30a      	bcc.n	800b5ae <quorem+0x106>
 800b598:	613c      	str	r4, [r7, #16]
 800b59a:	4630      	mov	r0, r6
 800b59c:	b003      	add	sp, #12
 800b59e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5a2:	6812      	ldr	r2, [r2, #0]
 800b5a4:	3b04      	subs	r3, #4
 800b5a6:	2a00      	cmp	r2, #0
 800b5a8:	d1cc      	bne.n	800b544 <quorem+0x9c>
 800b5aa:	3c01      	subs	r4, #1
 800b5ac:	e7c7      	b.n	800b53e <quorem+0x96>
 800b5ae:	6812      	ldr	r2, [r2, #0]
 800b5b0:	3b04      	subs	r3, #4
 800b5b2:	2a00      	cmp	r2, #0
 800b5b4:	d1f0      	bne.n	800b598 <quorem+0xf0>
 800b5b6:	3c01      	subs	r4, #1
 800b5b8:	e7eb      	b.n	800b592 <quorem+0xea>
 800b5ba:	2000      	movs	r0, #0
 800b5bc:	e7ee      	b.n	800b59c <quorem+0xf4>
	...

0800b5c0 <_dtoa_r>:
 800b5c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5c4:	ed2d 8b04 	vpush	{d8-d9}
 800b5c8:	ec57 6b10 	vmov	r6, r7, d0
 800b5cc:	b093      	sub	sp, #76	; 0x4c
 800b5ce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b5d0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b5d4:	9106      	str	r1, [sp, #24]
 800b5d6:	ee10 aa10 	vmov	sl, s0
 800b5da:	4604      	mov	r4, r0
 800b5dc:	9209      	str	r2, [sp, #36]	; 0x24
 800b5de:	930c      	str	r3, [sp, #48]	; 0x30
 800b5e0:	46bb      	mov	fp, r7
 800b5e2:	b975      	cbnz	r5, 800b602 <_dtoa_r+0x42>
 800b5e4:	2010      	movs	r0, #16
 800b5e6:	f000 fddd 	bl	800c1a4 <malloc>
 800b5ea:	4602      	mov	r2, r0
 800b5ec:	6260      	str	r0, [r4, #36]	; 0x24
 800b5ee:	b920      	cbnz	r0, 800b5fa <_dtoa_r+0x3a>
 800b5f0:	4ba7      	ldr	r3, [pc, #668]	; (800b890 <_dtoa_r+0x2d0>)
 800b5f2:	21ea      	movs	r1, #234	; 0xea
 800b5f4:	48a7      	ldr	r0, [pc, #668]	; (800b894 <_dtoa_r+0x2d4>)
 800b5f6:	f001 fbd1 	bl	800cd9c <__assert_func>
 800b5fa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b5fe:	6005      	str	r5, [r0, #0]
 800b600:	60c5      	str	r5, [r0, #12]
 800b602:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b604:	6819      	ldr	r1, [r3, #0]
 800b606:	b151      	cbz	r1, 800b61e <_dtoa_r+0x5e>
 800b608:	685a      	ldr	r2, [r3, #4]
 800b60a:	604a      	str	r2, [r1, #4]
 800b60c:	2301      	movs	r3, #1
 800b60e:	4093      	lsls	r3, r2
 800b610:	608b      	str	r3, [r1, #8]
 800b612:	4620      	mov	r0, r4
 800b614:	f000 fe1c 	bl	800c250 <_Bfree>
 800b618:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b61a:	2200      	movs	r2, #0
 800b61c:	601a      	str	r2, [r3, #0]
 800b61e:	1e3b      	subs	r3, r7, #0
 800b620:	bfaa      	itet	ge
 800b622:	2300      	movge	r3, #0
 800b624:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800b628:	f8c8 3000 	strge.w	r3, [r8]
 800b62c:	4b9a      	ldr	r3, [pc, #616]	; (800b898 <_dtoa_r+0x2d8>)
 800b62e:	bfbc      	itt	lt
 800b630:	2201      	movlt	r2, #1
 800b632:	f8c8 2000 	strlt.w	r2, [r8]
 800b636:	ea33 030b 	bics.w	r3, r3, fp
 800b63a:	d11b      	bne.n	800b674 <_dtoa_r+0xb4>
 800b63c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b63e:	f242 730f 	movw	r3, #9999	; 0x270f
 800b642:	6013      	str	r3, [r2, #0]
 800b644:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b648:	4333      	orrs	r3, r6
 800b64a:	f000 8592 	beq.w	800c172 <_dtoa_r+0xbb2>
 800b64e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b650:	b963      	cbnz	r3, 800b66c <_dtoa_r+0xac>
 800b652:	4b92      	ldr	r3, [pc, #584]	; (800b89c <_dtoa_r+0x2dc>)
 800b654:	e022      	b.n	800b69c <_dtoa_r+0xdc>
 800b656:	4b92      	ldr	r3, [pc, #584]	; (800b8a0 <_dtoa_r+0x2e0>)
 800b658:	9301      	str	r3, [sp, #4]
 800b65a:	3308      	adds	r3, #8
 800b65c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b65e:	6013      	str	r3, [r2, #0]
 800b660:	9801      	ldr	r0, [sp, #4]
 800b662:	b013      	add	sp, #76	; 0x4c
 800b664:	ecbd 8b04 	vpop	{d8-d9}
 800b668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b66c:	4b8b      	ldr	r3, [pc, #556]	; (800b89c <_dtoa_r+0x2dc>)
 800b66e:	9301      	str	r3, [sp, #4]
 800b670:	3303      	adds	r3, #3
 800b672:	e7f3      	b.n	800b65c <_dtoa_r+0x9c>
 800b674:	2200      	movs	r2, #0
 800b676:	2300      	movs	r3, #0
 800b678:	4650      	mov	r0, sl
 800b67a:	4659      	mov	r1, fp
 800b67c:	f7f5 fa24 	bl	8000ac8 <__aeabi_dcmpeq>
 800b680:	ec4b ab19 	vmov	d9, sl, fp
 800b684:	4680      	mov	r8, r0
 800b686:	b158      	cbz	r0, 800b6a0 <_dtoa_r+0xe0>
 800b688:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b68a:	2301      	movs	r3, #1
 800b68c:	6013      	str	r3, [r2, #0]
 800b68e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b690:	2b00      	cmp	r3, #0
 800b692:	f000 856b 	beq.w	800c16c <_dtoa_r+0xbac>
 800b696:	4883      	ldr	r0, [pc, #524]	; (800b8a4 <_dtoa_r+0x2e4>)
 800b698:	6018      	str	r0, [r3, #0]
 800b69a:	1e43      	subs	r3, r0, #1
 800b69c:	9301      	str	r3, [sp, #4]
 800b69e:	e7df      	b.n	800b660 <_dtoa_r+0xa0>
 800b6a0:	ec4b ab10 	vmov	d0, sl, fp
 800b6a4:	aa10      	add	r2, sp, #64	; 0x40
 800b6a6:	a911      	add	r1, sp, #68	; 0x44
 800b6a8:	4620      	mov	r0, r4
 800b6aa:	f001 f8b9 	bl	800c820 <__d2b>
 800b6ae:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800b6b2:	ee08 0a10 	vmov	s16, r0
 800b6b6:	2d00      	cmp	r5, #0
 800b6b8:	f000 8084 	beq.w	800b7c4 <_dtoa_r+0x204>
 800b6bc:	ee19 3a90 	vmov	r3, s19
 800b6c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b6c4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800b6c8:	4656      	mov	r6, sl
 800b6ca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800b6ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b6d2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800b6d6:	4b74      	ldr	r3, [pc, #464]	; (800b8a8 <_dtoa_r+0x2e8>)
 800b6d8:	2200      	movs	r2, #0
 800b6da:	4630      	mov	r0, r6
 800b6dc:	4639      	mov	r1, r7
 800b6de:	f7f4 fdd3 	bl	8000288 <__aeabi_dsub>
 800b6e2:	a365      	add	r3, pc, #404	; (adr r3, 800b878 <_dtoa_r+0x2b8>)
 800b6e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6e8:	f7f4 ff86 	bl	80005f8 <__aeabi_dmul>
 800b6ec:	a364      	add	r3, pc, #400	; (adr r3, 800b880 <_dtoa_r+0x2c0>)
 800b6ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6f2:	f7f4 fdcb 	bl	800028c <__adddf3>
 800b6f6:	4606      	mov	r6, r0
 800b6f8:	4628      	mov	r0, r5
 800b6fa:	460f      	mov	r7, r1
 800b6fc:	f7f4 ff12 	bl	8000524 <__aeabi_i2d>
 800b700:	a361      	add	r3, pc, #388	; (adr r3, 800b888 <_dtoa_r+0x2c8>)
 800b702:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b706:	f7f4 ff77 	bl	80005f8 <__aeabi_dmul>
 800b70a:	4602      	mov	r2, r0
 800b70c:	460b      	mov	r3, r1
 800b70e:	4630      	mov	r0, r6
 800b710:	4639      	mov	r1, r7
 800b712:	f7f4 fdbb 	bl	800028c <__adddf3>
 800b716:	4606      	mov	r6, r0
 800b718:	460f      	mov	r7, r1
 800b71a:	f7f5 fa1d 	bl	8000b58 <__aeabi_d2iz>
 800b71e:	2200      	movs	r2, #0
 800b720:	9000      	str	r0, [sp, #0]
 800b722:	2300      	movs	r3, #0
 800b724:	4630      	mov	r0, r6
 800b726:	4639      	mov	r1, r7
 800b728:	f7f5 f9d8 	bl	8000adc <__aeabi_dcmplt>
 800b72c:	b150      	cbz	r0, 800b744 <_dtoa_r+0x184>
 800b72e:	9800      	ldr	r0, [sp, #0]
 800b730:	f7f4 fef8 	bl	8000524 <__aeabi_i2d>
 800b734:	4632      	mov	r2, r6
 800b736:	463b      	mov	r3, r7
 800b738:	f7f5 f9c6 	bl	8000ac8 <__aeabi_dcmpeq>
 800b73c:	b910      	cbnz	r0, 800b744 <_dtoa_r+0x184>
 800b73e:	9b00      	ldr	r3, [sp, #0]
 800b740:	3b01      	subs	r3, #1
 800b742:	9300      	str	r3, [sp, #0]
 800b744:	9b00      	ldr	r3, [sp, #0]
 800b746:	2b16      	cmp	r3, #22
 800b748:	d85a      	bhi.n	800b800 <_dtoa_r+0x240>
 800b74a:	9a00      	ldr	r2, [sp, #0]
 800b74c:	4b57      	ldr	r3, [pc, #348]	; (800b8ac <_dtoa_r+0x2ec>)
 800b74e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b752:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b756:	ec51 0b19 	vmov	r0, r1, d9
 800b75a:	f7f5 f9bf 	bl	8000adc <__aeabi_dcmplt>
 800b75e:	2800      	cmp	r0, #0
 800b760:	d050      	beq.n	800b804 <_dtoa_r+0x244>
 800b762:	9b00      	ldr	r3, [sp, #0]
 800b764:	3b01      	subs	r3, #1
 800b766:	9300      	str	r3, [sp, #0]
 800b768:	2300      	movs	r3, #0
 800b76a:	930b      	str	r3, [sp, #44]	; 0x2c
 800b76c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b76e:	1b5d      	subs	r5, r3, r5
 800b770:	1e6b      	subs	r3, r5, #1
 800b772:	9305      	str	r3, [sp, #20]
 800b774:	bf45      	ittet	mi
 800b776:	f1c5 0301 	rsbmi	r3, r5, #1
 800b77a:	9304      	strmi	r3, [sp, #16]
 800b77c:	2300      	movpl	r3, #0
 800b77e:	2300      	movmi	r3, #0
 800b780:	bf4c      	ite	mi
 800b782:	9305      	strmi	r3, [sp, #20]
 800b784:	9304      	strpl	r3, [sp, #16]
 800b786:	9b00      	ldr	r3, [sp, #0]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	db3d      	blt.n	800b808 <_dtoa_r+0x248>
 800b78c:	9b05      	ldr	r3, [sp, #20]
 800b78e:	9a00      	ldr	r2, [sp, #0]
 800b790:	920a      	str	r2, [sp, #40]	; 0x28
 800b792:	4413      	add	r3, r2
 800b794:	9305      	str	r3, [sp, #20]
 800b796:	2300      	movs	r3, #0
 800b798:	9307      	str	r3, [sp, #28]
 800b79a:	9b06      	ldr	r3, [sp, #24]
 800b79c:	2b09      	cmp	r3, #9
 800b79e:	f200 8089 	bhi.w	800b8b4 <_dtoa_r+0x2f4>
 800b7a2:	2b05      	cmp	r3, #5
 800b7a4:	bfc4      	itt	gt
 800b7a6:	3b04      	subgt	r3, #4
 800b7a8:	9306      	strgt	r3, [sp, #24]
 800b7aa:	9b06      	ldr	r3, [sp, #24]
 800b7ac:	f1a3 0302 	sub.w	r3, r3, #2
 800b7b0:	bfcc      	ite	gt
 800b7b2:	2500      	movgt	r5, #0
 800b7b4:	2501      	movle	r5, #1
 800b7b6:	2b03      	cmp	r3, #3
 800b7b8:	f200 8087 	bhi.w	800b8ca <_dtoa_r+0x30a>
 800b7bc:	e8df f003 	tbb	[pc, r3]
 800b7c0:	59383a2d 	.word	0x59383a2d
 800b7c4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b7c8:	441d      	add	r5, r3
 800b7ca:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b7ce:	2b20      	cmp	r3, #32
 800b7d0:	bfc1      	itttt	gt
 800b7d2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b7d6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b7da:	fa0b f303 	lslgt.w	r3, fp, r3
 800b7de:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b7e2:	bfda      	itte	le
 800b7e4:	f1c3 0320 	rsble	r3, r3, #32
 800b7e8:	fa06 f003 	lslle.w	r0, r6, r3
 800b7ec:	4318      	orrgt	r0, r3
 800b7ee:	f7f4 fe89 	bl	8000504 <__aeabi_ui2d>
 800b7f2:	2301      	movs	r3, #1
 800b7f4:	4606      	mov	r6, r0
 800b7f6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b7fa:	3d01      	subs	r5, #1
 800b7fc:	930e      	str	r3, [sp, #56]	; 0x38
 800b7fe:	e76a      	b.n	800b6d6 <_dtoa_r+0x116>
 800b800:	2301      	movs	r3, #1
 800b802:	e7b2      	b.n	800b76a <_dtoa_r+0x1aa>
 800b804:	900b      	str	r0, [sp, #44]	; 0x2c
 800b806:	e7b1      	b.n	800b76c <_dtoa_r+0x1ac>
 800b808:	9b04      	ldr	r3, [sp, #16]
 800b80a:	9a00      	ldr	r2, [sp, #0]
 800b80c:	1a9b      	subs	r3, r3, r2
 800b80e:	9304      	str	r3, [sp, #16]
 800b810:	4253      	negs	r3, r2
 800b812:	9307      	str	r3, [sp, #28]
 800b814:	2300      	movs	r3, #0
 800b816:	930a      	str	r3, [sp, #40]	; 0x28
 800b818:	e7bf      	b.n	800b79a <_dtoa_r+0x1da>
 800b81a:	2300      	movs	r3, #0
 800b81c:	9308      	str	r3, [sp, #32]
 800b81e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b820:	2b00      	cmp	r3, #0
 800b822:	dc55      	bgt.n	800b8d0 <_dtoa_r+0x310>
 800b824:	2301      	movs	r3, #1
 800b826:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b82a:	461a      	mov	r2, r3
 800b82c:	9209      	str	r2, [sp, #36]	; 0x24
 800b82e:	e00c      	b.n	800b84a <_dtoa_r+0x28a>
 800b830:	2301      	movs	r3, #1
 800b832:	e7f3      	b.n	800b81c <_dtoa_r+0x25c>
 800b834:	2300      	movs	r3, #0
 800b836:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b838:	9308      	str	r3, [sp, #32]
 800b83a:	9b00      	ldr	r3, [sp, #0]
 800b83c:	4413      	add	r3, r2
 800b83e:	9302      	str	r3, [sp, #8]
 800b840:	3301      	adds	r3, #1
 800b842:	2b01      	cmp	r3, #1
 800b844:	9303      	str	r3, [sp, #12]
 800b846:	bfb8      	it	lt
 800b848:	2301      	movlt	r3, #1
 800b84a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b84c:	2200      	movs	r2, #0
 800b84e:	6042      	str	r2, [r0, #4]
 800b850:	2204      	movs	r2, #4
 800b852:	f102 0614 	add.w	r6, r2, #20
 800b856:	429e      	cmp	r6, r3
 800b858:	6841      	ldr	r1, [r0, #4]
 800b85a:	d93d      	bls.n	800b8d8 <_dtoa_r+0x318>
 800b85c:	4620      	mov	r0, r4
 800b85e:	f000 fcb7 	bl	800c1d0 <_Balloc>
 800b862:	9001      	str	r0, [sp, #4]
 800b864:	2800      	cmp	r0, #0
 800b866:	d13b      	bne.n	800b8e0 <_dtoa_r+0x320>
 800b868:	4b11      	ldr	r3, [pc, #68]	; (800b8b0 <_dtoa_r+0x2f0>)
 800b86a:	4602      	mov	r2, r0
 800b86c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b870:	e6c0      	b.n	800b5f4 <_dtoa_r+0x34>
 800b872:	2301      	movs	r3, #1
 800b874:	e7df      	b.n	800b836 <_dtoa_r+0x276>
 800b876:	bf00      	nop
 800b878:	636f4361 	.word	0x636f4361
 800b87c:	3fd287a7 	.word	0x3fd287a7
 800b880:	8b60c8b3 	.word	0x8b60c8b3
 800b884:	3fc68a28 	.word	0x3fc68a28
 800b888:	509f79fb 	.word	0x509f79fb
 800b88c:	3fd34413 	.word	0x3fd34413
 800b890:	0800eb59 	.word	0x0800eb59
 800b894:	0800eb70 	.word	0x0800eb70
 800b898:	7ff00000 	.word	0x7ff00000
 800b89c:	0800eb55 	.word	0x0800eb55
 800b8a0:	0800eb4c 	.word	0x0800eb4c
 800b8a4:	0800eb29 	.word	0x0800eb29
 800b8a8:	3ff80000 	.word	0x3ff80000
 800b8ac:	0800ec60 	.word	0x0800ec60
 800b8b0:	0800ebcb 	.word	0x0800ebcb
 800b8b4:	2501      	movs	r5, #1
 800b8b6:	2300      	movs	r3, #0
 800b8b8:	9306      	str	r3, [sp, #24]
 800b8ba:	9508      	str	r5, [sp, #32]
 800b8bc:	f04f 33ff 	mov.w	r3, #4294967295
 800b8c0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b8c4:	2200      	movs	r2, #0
 800b8c6:	2312      	movs	r3, #18
 800b8c8:	e7b0      	b.n	800b82c <_dtoa_r+0x26c>
 800b8ca:	2301      	movs	r3, #1
 800b8cc:	9308      	str	r3, [sp, #32]
 800b8ce:	e7f5      	b.n	800b8bc <_dtoa_r+0x2fc>
 800b8d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b8d2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b8d6:	e7b8      	b.n	800b84a <_dtoa_r+0x28a>
 800b8d8:	3101      	adds	r1, #1
 800b8da:	6041      	str	r1, [r0, #4]
 800b8dc:	0052      	lsls	r2, r2, #1
 800b8de:	e7b8      	b.n	800b852 <_dtoa_r+0x292>
 800b8e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b8e2:	9a01      	ldr	r2, [sp, #4]
 800b8e4:	601a      	str	r2, [r3, #0]
 800b8e6:	9b03      	ldr	r3, [sp, #12]
 800b8e8:	2b0e      	cmp	r3, #14
 800b8ea:	f200 809d 	bhi.w	800ba28 <_dtoa_r+0x468>
 800b8ee:	2d00      	cmp	r5, #0
 800b8f0:	f000 809a 	beq.w	800ba28 <_dtoa_r+0x468>
 800b8f4:	9b00      	ldr	r3, [sp, #0]
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	dd32      	ble.n	800b960 <_dtoa_r+0x3a0>
 800b8fa:	4ab7      	ldr	r2, [pc, #732]	; (800bbd8 <_dtoa_r+0x618>)
 800b8fc:	f003 030f 	and.w	r3, r3, #15
 800b900:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b904:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b908:	9b00      	ldr	r3, [sp, #0]
 800b90a:	05d8      	lsls	r0, r3, #23
 800b90c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800b910:	d516      	bpl.n	800b940 <_dtoa_r+0x380>
 800b912:	4bb2      	ldr	r3, [pc, #712]	; (800bbdc <_dtoa_r+0x61c>)
 800b914:	ec51 0b19 	vmov	r0, r1, d9
 800b918:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b91c:	f7f4 ff96 	bl	800084c <__aeabi_ddiv>
 800b920:	f007 070f 	and.w	r7, r7, #15
 800b924:	4682      	mov	sl, r0
 800b926:	468b      	mov	fp, r1
 800b928:	2503      	movs	r5, #3
 800b92a:	4eac      	ldr	r6, [pc, #688]	; (800bbdc <_dtoa_r+0x61c>)
 800b92c:	b957      	cbnz	r7, 800b944 <_dtoa_r+0x384>
 800b92e:	4642      	mov	r2, r8
 800b930:	464b      	mov	r3, r9
 800b932:	4650      	mov	r0, sl
 800b934:	4659      	mov	r1, fp
 800b936:	f7f4 ff89 	bl	800084c <__aeabi_ddiv>
 800b93a:	4682      	mov	sl, r0
 800b93c:	468b      	mov	fp, r1
 800b93e:	e028      	b.n	800b992 <_dtoa_r+0x3d2>
 800b940:	2502      	movs	r5, #2
 800b942:	e7f2      	b.n	800b92a <_dtoa_r+0x36a>
 800b944:	07f9      	lsls	r1, r7, #31
 800b946:	d508      	bpl.n	800b95a <_dtoa_r+0x39a>
 800b948:	4640      	mov	r0, r8
 800b94a:	4649      	mov	r1, r9
 800b94c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b950:	f7f4 fe52 	bl	80005f8 <__aeabi_dmul>
 800b954:	3501      	adds	r5, #1
 800b956:	4680      	mov	r8, r0
 800b958:	4689      	mov	r9, r1
 800b95a:	107f      	asrs	r7, r7, #1
 800b95c:	3608      	adds	r6, #8
 800b95e:	e7e5      	b.n	800b92c <_dtoa_r+0x36c>
 800b960:	f000 809b 	beq.w	800ba9a <_dtoa_r+0x4da>
 800b964:	9b00      	ldr	r3, [sp, #0]
 800b966:	4f9d      	ldr	r7, [pc, #628]	; (800bbdc <_dtoa_r+0x61c>)
 800b968:	425e      	negs	r6, r3
 800b96a:	4b9b      	ldr	r3, [pc, #620]	; (800bbd8 <_dtoa_r+0x618>)
 800b96c:	f006 020f 	and.w	r2, r6, #15
 800b970:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b974:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b978:	ec51 0b19 	vmov	r0, r1, d9
 800b97c:	f7f4 fe3c 	bl	80005f8 <__aeabi_dmul>
 800b980:	1136      	asrs	r6, r6, #4
 800b982:	4682      	mov	sl, r0
 800b984:	468b      	mov	fp, r1
 800b986:	2300      	movs	r3, #0
 800b988:	2502      	movs	r5, #2
 800b98a:	2e00      	cmp	r6, #0
 800b98c:	d17a      	bne.n	800ba84 <_dtoa_r+0x4c4>
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d1d3      	bne.n	800b93a <_dtoa_r+0x37a>
 800b992:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b994:	2b00      	cmp	r3, #0
 800b996:	f000 8082 	beq.w	800ba9e <_dtoa_r+0x4de>
 800b99a:	4b91      	ldr	r3, [pc, #580]	; (800bbe0 <_dtoa_r+0x620>)
 800b99c:	2200      	movs	r2, #0
 800b99e:	4650      	mov	r0, sl
 800b9a0:	4659      	mov	r1, fp
 800b9a2:	f7f5 f89b 	bl	8000adc <__aeabi_dcmplt>
 800b9a6:	2800      	cmp	r0, #0
 800b9a8:	d079      	beq.n	800ba9e <_dtoa_r+0x4de>
 800b9aa:	9b03      	ldr	r3, [sp, #12]
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d076      	beq.n	800ba9e <_dtoa_r+0x4de>
 800b9b0:	9b02      	ldr	r3, [sp, #8]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	dd36      	ble.n	800ba24 <_dtoa_r+0x464>
 800b9b6:	9b00      	ldr	r3, [sp, #0]
 800b9b8:	4650      	mov	r0, sl
 800b9ba:	4659      	mov	r1, fp
 800b9bc:	1e5f      	subs	r7, r3, #1
 800b9be:	2200      	movs	r2, #0
 800b9c0:	4b88      	ldr	r3, [pc, #544]	; (800bbe4 <_dtoa_r+0x624>)
 800b9c2:	f7f4 fe19 	bl	80005f8 <__aeabi_dmul>
 800b9c6:	9e02      	ldr	r6, [sp, #8]
 800b9c8:	4682      	mov	sl, r0
 800b9ca:	468b      	mov	fp, r1
 800b9cc:	3501      	adds	r5, #1
 800b9ce:	4628      	mov	r0, r5
 800b9d0:	f7f4 fda8 	bl	8000524 <__aeabi_i2d>
 800b9d4:	4652      	mov	r2, sl
 800b9d6:	465b      	mov	r3, fp
 800b9d8:	f7f4 fe0e 	bl	80005f8 <__aeabi_dmul>
 800b9dc:	4b82      	ldr	r3, [pc, #520]	; (800bbe8 <_dtoa_r+0x628>)
 800b9de:	2200      	movs	r2, #0
 800b9e0:	f7f4 fc54 	bl	800028c <__adddf3>
 800b9e4:	46d0      	mov	r8, sl
 800b9e6:	46d9      	mov	r9, fp
 800b9e8:	4682      	mov	sl, r0
 800b9ea:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800b9ee:	2e00      	cmp	r6, #0
 800b9f0:	d158      	bne.n	800baa4 <_dtoa_r+0x4e4>
 800b9f2:	4b7e      	ldr	r3, [pc, #504]	; (800bbec <_dtoa_r+0x62c>)
 800b9f4:	2200      	movs	r2, #0
 800b9f6:	4640      	mov	r0, r8
 800b9f8:	4649      	mov	r1, r9
 800b9fa:	f7f4 fc45 	bl	8000288 <__aeabi_dsub>
 800b9fe:	4652      	mov	r2, sl
 800ba00:	465b      	mov	r3, fp
 800ba02:	4680      	mov	r8, r0
 800ba04:	4689      	mov	r9, r1
 800ba06:	f7f5 f887 	bl	8000b18 <__aeabi_dcmpgt>
 800ba0a:	2800      	cmp	r0, #0
 800ba0c:	f040 8295 	bne.w	800bf3a <_dtoa_r+0x97a>
 800ba10:	4652      	mov	r2, sl
 800ba12:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ba16:	4640      	mov	r0, r8
 800ba18:	4649      	mov	r1, r9
 800ba1a:	f7f5 f85f 	bl	8000adc <__aeabi_dcmplt>
 800ba1e:	2800      	cmp	r0, #0
 800ba20:	f040 8289 	bne.w	800bf36 <_dtoa_r+0x976>
 800ba24:	ec5b ab19 	vmov	sl, fp, d9
 800ba28:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	f2c0 8148 	blt.w	800bcc0 <_dtoa_r+0x700>
 800ba30:	9a00      	ldr	r2, [sp, #0]
 800ba32:	2a0e      	cmp	r2, #14
 800ba34:	f300 8144 	bgt.w	800bcc0 <_dtoa_r+0x700>
 800ba38:	4b67      	ldr	r3, [pc, #412]	; (800bbd8 <_dtoa_r+0x618>)
 800ba3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ba3e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ba42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	f280 80d5 	bge.w	800bbf4 <_dtoa_r+0x634>
 800ba4a:	9b03      	ldr	r3, [sp, #12]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	f300 80d1 	bgt.w	800bbf4 <_dtoa_r+0x634>
 800ba52:	f040 826f 	bne.w	800bf34 <_dtoa_r+0x974>
 800ba56:	4b65      	ldr	r3, [pc, #404]	; (800bbec <_dtoa_r+0x62c>)
 800ba58:	2200      	movs	r2, #0
 800ba5a:	4640      	mov	r0, r8
 800ba5c:	4649      	mov	r1, r9
 800ba5e:	f7f4 fdcb 	bl	80005f8 <__aeabi_dmul>
 800ba62:	4652      	mov	r2, sl
 800ba64:	465b      	mov	r3, fp
 800ba66:	f7f5 f84d 	bl	8000b04 <__aeabi_dcmpge>
 800ba6a:	9e03      	ldr	r6, [sp, #12]
 800ba6c:	4637      	mov	r7, r6
 800ba6e:	2800      	cmp	r0, #0
 800ba70:	f040 8245 	bne.w	800befe <_dtoa_r+0x93e>
 800ba74:	9d01      	ldr	r5, [sp, #4]
 800ba76:	2331      	movs	r3, #49	; 0x31
 800ba78:	f805 3b01 	strb.w	r3, [r5], #1
 800ba7c:	9b00      	ldr	r3, [sp, #0]
 800ba7e:	3301      	adds	r3, #1
 800ba80:	9300      	str	r3, [sp, #0]
 800ba82:	e240      	b.n	800bf06 <_dtoa_r+0x946>
 800ba84:	07f2      	lsls	r2, r6, #31
 800ba86:	d505      	bpl.n	800ba94 <_dtoa_r+0x4d4>
 800ba88:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ba8c:	f7f4 fdb4 	bl	80005f8 <__aeabi_dmul>
 800ba90:	3501      	adds	r5, #1
 800ba92:	2301      	movs	r3, #1
 800ba94:	1076      	asrs	r6, r6, #1
 800ba96:	3708      	adds	r7, #8
 800ba98:	e777      	b.n	800b98a <_dtoa_r+0x3ca>
 800ba9a:	2502      	movs	r5, #2
 800ba9c:	e779      	b.n	800b992 <_dtoa_r+0x3d2>
 800ba9e:	9f00      	ldr	r7, [sp, #0]
 800baa0:	9e03      	ldr	r6, [sp, #12]
 800baa2:	e794      	b.n	800b9ce <_dtoa_r+0x40e>
 800baa4:	9901      	ldr	r1, [sp, #4]
 800baa6:	4b4c      	ldr	r3, [pc, #304]	; (800bbd8 <_dtoa_r+0x618>)
 800baa8:	4431      	add	r1, r6
 800baaa:	910d      	str	r1, [sp, #52]	; 0x34
 800baac:	9908      	ldr	r1, [sp, #32]
 800baae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800bab2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bab6:	2900      	cmp	r1, #0
 800bab8:	d043      	beq.n	800bb42 <_dtoa_r+0x582>
 800baba:	494d      	ldr	r1, [pc, #308]	; (800bbf0 <_dtoa_r+0x630>)
 800babc:	2000      	movs	r0, #0
 800babe:	f7f4 fec5 	bl	800084c <__aeabi_ddiv>
 800bac2:	4652      	mov	r2, sl
 800bac4:	465b      	mov	r3, fp
 800bac6:	f7f4 fbdf 	bl	8000288 <__aeabi_dsub>
 800baca:	9d01      	ldr	r5, [sp, #4]
 800bacc:	4682      	mov	sl, r0
 800bace:	468b      	mov	fp, r1
 800bad0:	4649      	mov	r1, r9
 800bad2:	4640      	mov	r0, r8
 800bad4:	f7f5 f840 	bl	8000b58 <__aeabi_d2iz>
 800bad8:	4606      	mov	r6, r0
 800bada:	f7f4 fd23 	bl	8000524 <__aeabi_i2d>
 800bade:	4602      	mov	r2, r0
 800bae0:	460b      	mov	r3, r1
 800bae2:	4640      	mov	r0, r8
 800bae4:	4649      	mov	r1, r9
 800bae6:	f7f4 fbcf 	bl	8000288 <__aeabi_dsub>
 800baea:	3630      	adds	r6, #48	; 0x30
 800baec:	f805 6b01 	strb.w	r6, [r5], #1
 800baf0:	4652      	mov	r2, sl
 800baf2:	465b      	mov	r3, fp
 800baf4:	4680      	mov	r8, r0
 800baf6:	4689      	mov	r9, r1
 800baf8:	f7f4 fff0 	bl	8000adc <__aeabi_dcmplt>
 800bafc:	2800      	cmp	r0, #0
 800bafe:	d163      	bne.n	800bbc8 <_dtoa_r+0x608>
 800bb00:	4642      	mov	r2, r8
 800bb02:	464b      	mov	r3, r9
 800bb04:	4936      	ldr	r1, [pc, #216]	; (800bbe0 <_dtoa_r+0x620>)
 800bb06:	2000      	movs	r0, #0
 800bb08:	f7f4 fbbe 	bl	8000288 <__aeabi_dsub>
 800bb0c:	4652      	mov	r2, sl
 800bb0e:	465b      	mov	r3, fp
 800bb10:	f7f4 ffe4 	bl	8000adc <__aeabi_dcmplt>
 800bb14:	2800      	cmp	r0, #0
 800bb16:	f040 80b5 	bne.w	800bc84 <_dtoa_r+0x6c4>
 800bb1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bb1c:	429d      	cmp	r5, r3
 800bb1e:	d081      	beq.n	800ba24 <_dtoa_r+0x464>
 800bb20:	4b30      	ldr	r3, [pc, #192]	; (800bbe4 <_dtoa_r+0x624>)
 800bb22:	2200      	movs	r2, #0
 800bb24:	4650      	mov	r0, sl
 800bb26:	4659      	mov	r1, fp
 800bb28:	f7f4 fd66 	bl	80005f8 <__aeabi_dmul>
 800bb2c:	4b2d      	ldr	r3, [pc, #180]	; (800bbe4 <_dtoa_r+0x624>)
 800bb2e:	4682      	mov	sl, r0
 800bb30:	468b      	mov	fp, r1
 800bb32:	4640      	mov	r0, r8
 800bb34:	4649      	mov	r1, r9
 800bb36:	2200      	movs	r2, #0
 800bb38:	f7f4 fd5e 	bl	80005f8 <__aeabi_dmul>
 800bb3c:	4680      	mov	r8, r0
 800bb3e:	4689      	mov	r9, r1
 800bb40:	e7c6      	b.n	800bad0 <_dtoa_r+0x510>
 800bb42:	4650      	mov	r0, sl
 800bb44:	4659      	mov	r1, fp
 800bb46:	f7f4 fd57 	bl	80005f8 <__aeabi_dmul>
 800bb4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bb4c:	9d01      	ldr	r5, [sp, #4]
 800bb4e:	930f      	str	r3, [sp, #60]	; 0x3c
 800bb50:	4682      	mov	sl, r0
 800bb52:	468b      	mov	fp, r1
 800bb54:	4649      	mov	r1, r9
 800bb56:	4640      	mov	r0, r8
 800bb58:	f7f4 fffe 	bl	8000b58 <__aeabi_d2iz>
 800bb5c:	4606      	mov	r6, r0
 800bb5e:	f7f4 fce1 	bl	8000524 <__aeabi_i2d>
 800bb62:	3630      	adds	r6, #48	; 0x30
 800bb64:	4602      	mov	r2, r0
 800bb66:	460b      	mov	r3, r1
 800bb68:	4640      	mov	r0, r8
 800bb6a:	4649      	mov	r1, r9
 800bb6c:	f7f4 fb8c 	bl	8000288 <__aeabi_dsub>
 800bb70:	f805 6b01 	strb.w	r6, [r5], #1
 800bb74:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bb76:	429d      	cmp	r5, r3
 800bb78:	4680      	mov	r8, r0
 800bb7a:	4689      	mov	r9, r1
 800bb7c:	f04f 0200 	mov.w	r2, #0
 800bb80:	d124      	bne.n	800bbcc <_dtoa_r+0x60c>
 800bb82:	4b1b      	ldr	r3, [pc, #108]	; (800bbf0 <_dtoa_r+0x630>)
 800bb84:	4650      	mov	r0, sl
 800bb86:	4659      	mov	r1, fp
 800bb88:	f7f4 fb80 	bl	800028c <__adddf3>
 800bb8c:	4602      	mov	r2, r0
 800bb8e:	460b      	mov	r3, r1
 800bb90:	4640      	mov	r0, r8
 800bb92:	4649      	mov	r1, r9
 800bb94:	f7f4 ffc0 	bl	8000b18 <__aeabi_dcmpgt>
 800bb98:	2800      	cmp	r0, #0
 800bb9a:	d173      	bne.n	800bc84 <_dtoa_r+0x6c4>
 800bb9c:	4652      	mov	r2, sl
 800bb9e:	465b      	mov	r3, fp
 800bba0:	4913      	ldr	r1, [pc, #76]	; (800bbf0 <_dtoa_r+0x630>)
 800bba2:	2000      	movs	r0, #0
 800bba4:	f7f4 fb70 	bl	8000288 <__aeabi_dsub>
 800bba8:	4602      	mov	r2, r0
 800bbaa:	460b      	mov	r3, r1
 800bbac:	4640      	mov	r0, r8
 800bbae:	4649      	mov	r1, r9
 800bbb0:	f7f4 ff94 	bl	8000adc <__aeabi_dcmplt>
 800bbb4:	2800      	cmp	r0, #0
 800bbb6:	f43f af35 	beq.w	800ba24 <_dtoa_r+0x464>
 800bbba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800bbbc:	1e6b      	subs	r3, r5, #1
 800bbbe:	930f      	str	r3, [sp, #60]	; 0x3c
 800bbc0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bbc4:	2b30      	cmp	r3, #48	; 0x30
 800bbc6:	d0f8      	beq.n	800bbba <_dtoa_r+0x5fa>
 800bbc8:	9700      	str	r7, [sp, #0]
 800bbca:	e049      	b.n	800bc60 <_dtoa_r+0x6a0>
 800bbcc:	4b05      	ldr	r3, [pc, #20]	; (800bbe4 <_dtoa_r+0x624>)
 800bbce:	f7f4 fd13 	bl	80005f8 <__aeabi_dmul>
 800bbd2:	4680      	mov	r8, r0
 800bbd4:	4689      	mov	r9, r1
 800bbd6:	e7bd      	b.n	800bb54 <_dtoa_r+0x594>
 800bbd8:	0800ec60 	.word	0x0800ec60
 800bbdc:	0800ec38 	.word	0x0800ec38
 800bbe0:	3ff00000 	.word	0x3ff00000
 800bbe4:	40240000 	.word	0x40240000
 800bbe8:	401c0000 	.word	0x401c0000
 800bbec:	40140000 	.word	0x40140000
 800bbf0:	3fe00000 	.word	0x3fe00000
 800bbf4:	9d01      	ldr	r5, [sp, #4]
 800bbf6:	4656      	mov	r6, sl
 800bbf8:	465f      	mov	r7, fp
 800bbfa:	4642      	mov	r2, r8
 800bbfc:	464b      	mov	r3, r9
 800bbfe:	4630      	mov	r0, r6
 800bc00:	4639      	mov	r1, r7
 800bc02:	f7f4 fe23 	bl	800084c <__aeabi_ddiv>
 800bc06:	f7f4 ffa7 	bl	8000b58 <__aeabi_d2iz>
 800bc0a:	4682      	mov	sl, r0
 800bc0c:	f7f4 fc8a 	bl	8000524 <__aeabi_i2d>
 800bc10:	4642      	mov	r2, r8
 800bc12:	464b      	mov	r3, r9
 800bc14:	f7f4 fcf0 	bl	80005f8 <__aeabi_dmul>
 800bc18:	4602      	mov	r2, r0
 800bc1a:	460b      	mov	r3, r1
 800bc1c:	4630      	mov	r0, r6
 800bc1e:	4639      	mov	r1, r7
 800bc20:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800bc24:	f7f4 fb30 	bl	8000288 <__aeabi_dsub>
 800bc28:	f805 6b01 	strb.w	r6, [r5], #1
 800bc2c:	9e01      	ldr	r6, [sp, #4]
 800bc2e:	9f03      	ldr	r7, [sp, #12]
 800bc30:	1bae      	subs	r6, r5, r6
 800bc32:	42b7      	cmp	r7, r6
 800bc34:	4602      	mov	r2, r0
 800bc36:	460b      	mov	r3, r1
 800bc38:	d135      	bne.n	800bca6 <_dtoa_r+0x6e6>
 800bc3a:	f7f4 fb27 	bl	800028c <__adddf3>
 800bc3e:	4642      	mov	r2, r8
 800bc40:	464b      	mov	r3, r9
 800bc42:	4606      	mov	r6, r0
 800bc44:	460f      	mov	r7, r1
 800bc46:	f7f4 ff67 	bl	8000b18 <__aeabi_dcmpgt>
 800bc4a:	b9d0      	cbnz	r0, 800bc82 <_dtoa_r+0x6c2>
 800bc4c:	4642      	mov	r2, r8
 800bc4e:	464b      	mov	r3, r9
 800bc50:	4630      	mov	r0, r6
 800bc52:	4639      	mov	r1, r7
 800bc54:	f7f4 ff38 	bl	8000ac8 <__aeabi_dcmpeq>
 800bc58:	b110      	cbz	r0, 800bc60 <_dtoa_r+0x6a0>
 800bc5a:	f01a 0f01 	tst.w	sl, #1
 800bc5e:	d110      	bne.n	800bc82 <_dtoa_r+0x6c2>
 800bc60:	4620      	mov	r0, r4
 800bc62:	ee18 1a10 	vmov	r1, s16
 800bc66:	f000 faf3 	bl	800c250 <_Bfree>
 800bc6a:	2300      	movs	r3, #0
 800bc6c:	9800      	ldr	r0, [sp, #0]
 800bc6e:	702b      	strb	r3, [r5, #0]
 800bc70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bc72:	3001      	adds	r0, #1
 800bc74:	6018      	str	r0, [r3, #0]
 800bc76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	f43f acf1 	beq.w	800b660 <_dtoa_r+0xa0>
 800bc7e:	601d      	str	r5, [r3, #0]
 800bc80:	e4ee      	b.n	800b660 <_dtoa_r+0xa0>
 800bc82:	9f00      	ldr	r7, [sp, #0]
 800bc84:	462b      	mov	r3, r5
 800bc86:	461d      	mov	r5, r3
 800bc88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bc8c:	2a39      	cmp	r2, #57	; 0x39
 800bc8e:	d106      	bne.n	800bc9e <_dtoa_r+0x6de>
 800bc90:	9a01      	ldr	r2, [sp, #4]
 800bc92:	429a      	cmp	r2, r3
 800bc94:	d1f7      	bne.n	800bc86 <_dtoa_r+0x6c6>
 800bc96:	9901      	ldr	r1, [sp, #4]
 800bc98:	2230      	movs	r2, #48	; 0x30
 800bc9a:	3701      	adds	r7, #1
 800bc9c:	700a      	strb	r2, [r1, #0]
 800bc9e:	781a      	ldrb	r2, [r3, #0]
 800bca0:	3201      	adds	r2, #1
 800bca2:	701a      	strb	r2, [r3, #0]
 800bca4:	e790      	b.n	800bbc8 <_dtoa_r+0x608>
 800bca6:	4ba6      	ldr	r3, [pc, #664]	; (800bf40 <_dtoa_r+0x980>)
 800bca8:	2200      	movs	r2, #0
 800bcaa:	f7f4 fca5 	bl	80005f8 <__aeabi_dmul>
 800bcae:	2200      	movs	r2, #0
 800bcb0:	2300      	movs	r3, #0
 800bcb2:	4606      	mov	r6, r0
 800bcb4:	460f      	mov	r7, r1
 800bcb6:	f7f4 ff07 	bl	8000ac8 <__aeabi_dcmpeq>
 800bcba:	2800      	cmp	r0, #0
 800bcbc:	d09d      	beq.n	800bbfa <_dtoa_r+0x63a>
 800bcbe:	e7cf      	b.n	800bc60 <_dtoa_r+0x6a0>
 800bcc0:	9a08      	ldr	r2, [sp, #32]
 800bcc2:	2a00      	cmp	r2, #0
 800bcc4:	f000 80d7 	beq.w	800be76 <_dtoa_r+0x8b6>
 800bcc8:	9a06      	ldr	r2, [sp, #24]
 800bcca:	2a01      	cmp	r2, #1
 800bccc:	f300 80ba 	bgt.w	800be44 <_dtoa_r+0x884>
 800bcd0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bcd2:	2a00      	cmp	r2, #0
 800bcd4:	f000 80b2 	beq.w	800be3c <_dtoa_r+0x87c>
 800bcd8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800bcdc:	9e07      	ldr	r6, [sp, #28]
 800bcde:	9d04      	ldr	r5, [sp, #16]
 800bce0:	9a04      	ldr	r2, [sp, #16]
 800bce2:	441a      	add	r2, r3
 800bce4:	9204      	str	r2, [sp, #16]
 800bce6:	9a05      	ldr	r2, [sp, #20]
 800bce8:	2101      	movs	r1, #1
 800bcea:	441a      	add	r2, r3
 800bcec:	4620      	mov	r0, r4
 800bcee:	9205      	str	r2, [sp, #20]
 800bcf0:	f000 fb66 	bl	800c3c0 <__i2b>
 800bcf4:	4607      	mov	r7, r0
 800bcf6:	2d00      	cmp	r5, #0
 800bcf8:	dd0c      	ble.n	800bd14 <_dtoa_r+0x754>
 800bcfa:	9b05      	ldr	r3, [sp, #20]
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	dd09      	ble.n	800bd14 <_dtoa_r+0x754>
 800bd00:	42ab      	cmp	r3, r5
 800bd02:	9a04      	ldr	r2, [sp, #16]
 800bd04:	bfa8      	it	ge
 800bd06:	462b      	movge	r3, r5
 800bd08:	1ad2      	subs	r2, r2, r3
 800bd0a:	9204      	str	r2, [sp, #16]
 800bd0c:	9a05      	ldr	r2, [sp, #20]
 800bd0e:	1aed      	subs	r5, r5, r3
 800bd10:	1ad3      	subs	r3, r2, r3
 800bd12:	9305      	str	r3, [sp, #20]
 800bd14:	9b07      	ldr	r3, [sp, #28]
 800bd16:	b31b      	cbz	r3, 800bd60 <_dtoa_r+0x7a0>
 800bd18:	9b08      	ldr	r3, [sp, #32]
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	f000 80af 	beq.w	800be7e <_dtoa_r+0x8be>
 800bd20:	2e00      	cmp	r6, #0
 800bd22:	dd13      	ble.n	800bd4c <_dtoa_r+0x78c>
 800bd24:	4639      	mov	r1, r7
 800bd26:	4632      	mov	r2, r6
 800bd28:	4620      	mov	r0, r4
 800bd2a:	f000 fc09 	bl	800c540 <__pow5mult>
 800bd2e:	ee18 2a10 	vmov	r2, s16
 800bd32:	4601      	mov	r1, r0
 800bd34:	4607      	mov	r7, r0
 800bd36:	4620      	mov	r0, r4
 800bd38:	f000 fb58 	bl	800c3ec <__multiply>
 800bd3c:	ee18 1a10 	vmov	r1, s16
 800bd40:	4680      	mov	r8, r0
 800bd42:	4620      	mov	r0, r4
 800bd44:	f000 fa84 	bl	800c250 <_Bfree>
 800bd48:	ee08 8a10 	vmov	s16, r8
 800bd4c:	9b07      	ldr	r3, [sp, #28]
 800bd4e:	1b9a      	subs	r2, r3, r6
 800bd50:	d006      	beq.n	800bd60 <_dtoa_r+0x7a0>
 800bd52:	ee18 1a10 	vmov	r1, s16
 800bd56:	4620      	mov	r0, r4
 800bd58:	f000 fbf2 	bl	800c540 <__pow5mult>
 800bd5c:	ee08 0a10 	vmov	s16, r0
 800bd60:	2101      	movs	r1, #1
 800bd62:	4620      	mov	r0, r4
 800bd64:	f000 fb2c 	bl	800c3c0 <__i2b>
 800bd68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	4606      	mov	r6, r0
 800bd6e:	f340 8088 	ble.w	800be82 <_dtoa_r+0x8c2>
 800bd72:	461a      	mov	r2, r3
 800bd74:	4601      	mov	r1, r0
 800bd76:	4620      	mov	r0, r4
 800bd78:	f000 fbe2 	bl	800c540 <__pow5mult>
 800bd7c:	9b06      	ldr	r3, [sp, #24]
 800bd7e:	2b01      	cmp	r3, #1
 800bd80:	4606      	mov	r6, r0
 800bd82:	f340 8081 	ble.w	800be88 <_dtoa_r+0x8c8>
 800bd86:	f04f 0800 	mov.w	r8, #0
 800bd8a:	6933      	ldr	r3, [r6, #16]
 800bd8c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800bd90:	6918      	ldr	r0, [r3, #16]
 800bd92:	f000 fac5 	bl	800c320 <__hi0bits>
 800bd96:	f1c0 0020 	rsb	r0, r0, #32
 800bd9a:	9b05      	ldr	r3, [sp, #20]
 800bd9c:	4418      	add	r0, r3
 800bd9e:	f010 001f 	ands.w	r0, r0, #31
 800bda2:	f000 8092 	beq.w	800beca <_dtoa_r+0x90a>
 800bda6:	f1c0 0320 	rsb	r3, r0, #32
 800bdaa:	2b04      	cmp	r3, #4
 800bdac:	f340 808a 	ble.w	800bec4 <_dtoa_r+0x904>
 800bdb0:	f1c0 001c 	rsb	r0, r0, #28
 800bdb4:	9b04      	ldr	r3, [sp, #16]
 800bdb6:	4403      	add	r3, r0
 800bdb8:	9304      	str	r3, [sp, #16]
 800bdba:	9b05      	ldr	r3, [sp, #20]
 800bdbc:	4403      	add	r3, r0
 800bdbe:	4405      	add	r5, r0
 800bdc0:	9305      	str	r3, [sp, #20]
 800bdc2:	9b04      	ldr	r3, [sp, #16]
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	dd07      	ble.n	800bdd8 <_dtoa_r+0x818>
 800bdc8:	ee18 1a10 	vmov	r1, s16
 800bdcc:	461a      	mov	r2, r3
 800bdce:	4620      	mov	r0, r4
 800bdd0:	f000 fc10 	bl	800c5f4 <__lshift>
 800bdd4:	ee08 0a10 	vmov	s16, r0
 800bdd8:	9b05      	ldr	r3, [sp, #20]
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	dd05      	ble.n	800bdea <_dtoa_r+0x82a>
 800bdde:	4631      	mov	r1, r6
 800bde0:	461a      	mov	r2, r3
 800bde2:	4620      	mov	r0, r4
 800bde4:	f000 fc06 	bl	800c5f4 <__lshift>
 800bde8:	4606      	mov	r6, r0
 800bdea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d06e      	beq.n	800bece <_dtoa_r+0x90e>
 800bdf0:	ee18 0a10 	vmov	r0, s16
 800bdf4:	4631      	mov	r1, r6
 800bdf6:	f000 fc6d 	bl	800c6d4 <__mcmp>
 800bdfa:	2800      	cmp	r0, #0
 800bdfc:	da67      	bge.n	800bece <_dtoa_r+0x90e>
 800bdfe:	9b00      	ldr	r3, [sp, #0]
 800be00:	3b01      	subs	r3, #1
 800be02:	ee18 1a10 	vmov	r1, s16
 800be06:	9300      	str	r3, [sp, #0]
 800be08:	220a      	movs	r2, #10
 800be0a:	2300      	movs	r3, #0
 800be0c:	4620      	mov	r0, r4
 800be0e:	f000 fa41 	bl	800c294 <__multadd>
 800be12:	9b08      	ldr	r3, [sp, #32]
 800be14:	ee08 0a10 	vmov	s16, r0
 800be18:	2b00      	cmp	r3, #0
 800be1a:	f000 81b1 	beq.w	800c180 <_dtoa_r+0xbc0>
 800be1e:	2300      	movs	r3, #0
 800be20:	4639      	mov	r1, r7
 800be22:	220a      	movs	r2, #10
 800be24:	4620      	mov	r0, r4
 800be26:	f000 fa35 	bl	800c294 <__multadd>
 800be2a:	9b02      	ldr	r3, [sp, #8]
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	4607      	mov	r7, r0
 800be30:	f300 808e 	bgt.w	800bf50 <_dtoa_r+0x990>
 800be34:	9b06      	ldr	r3, [sp, #24]
 800be36:	2b02      	cmp	r3, #2
 800be38:	dc51      	bgt.n	800bede <_dtoa_r+0x91e>
 800be3a:	e089      	b.n	800bf50 <_dtoa_r+0x990>
 800be3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800be3e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800be42:	e74b      	b.n	800bcdc <_dtoa_r+0x71c>
 800be44:	9b03      	ldr	r3, [sp, #12]
 800be46:	1e5e      	subs	r6, r3, #1
 800be48:	9b07      	ldr	r3, [sp, #28]
 800be4a:	42b3      	cmp	r3, r6
 800be4c:	bfbf      	itttt	lt
 800be4e:	9b07      	ldrlt	r3, [sp, #28]
 800be50:	9607      	strlt	r6, [sp, #28]
 800be52:	1af2      	sublt	r2, r6, r3
 800be54:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800be56:	bfb6      	itet	lt
 800be58:	189b      	addlt	r3, r3, r2
 800be5a:	1b9e      	subge	r6, r3, r6
 800be5c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800be5e:	9b03      	ldr	r3, [sp, #12]
 800be60:	bfb8      	it	lt
 800be62:	2600      	movlt	r6, #0
 800be64:	2b00      	cmp	r3, #0
 800be66:	bfb7      	itett	lt
 800be68:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800be6c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800be70:	1a9d      	sublt	r5, r3, r2
 800be72:	2300      	movlt	r3, #0
 800be74:	e734      	b.n	800bce0 <_dtoa_r+0x720>
 800be76:	9e07      	ldr	r6, [sp, #28]
 800be78:	9d04      	ldr	r5, [sp, #16]
 800be7a:	9f08      	ldr	r7, [sp, #32]
 800be7c:	e73b      	b.n	800bcf6 <_dtoa_r+0x736>
 800be7e:	9a07      	ldr	r2, [sp, #28]
 800be80:	e767      	b.n	800bd52 <_dtoa_r+0x792>
 800be82:	9b06      	ldr	r3, [sp, #24]
 800be84:	2b01      	cmp	r3, #1
 800be86:	dc18      	bgt.n	800beba <_dtoa_r+0x8fa>
 800be88:	f1ba 0f00 	cmp.w	sl, #0
 800be8c:	d115      	bne.n	800beba <_dtoa_r+0x8fa>
 800be8e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800be92:	b993      	cbnz	r3, 800beba <_dtoa_r+0x8fa>
 800be94:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800be98:	0d1b      	lsrs	r3, r3, #20
 800be9a:	051b      	lsls	r3, r3, #20
 800be9c:	b183      	cbz	r3, 800bec0 <_dtoa_r+0x900>
 800be9e:	9b04      	ldr	r3, [sp, #16]
 800bea0:	3301      	adds	r3, #1
 800bea2:	9304      	str	r3, [sp, #16]
 800bea4:	9b05      	ldr	r3, [sp, #20]
 800bea6:	3301      	adds	r3, #1
 800bea8:	9305      	str	r3, [sp, #20]
 800beaa:	f04f 0801 	mov.w	r8, #1
 800beae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	f47f af6a 	bne.w	800bd8a <_dtoa_r+0x7ca>
 800beb6:	2001      	movs	r0, #1
 800beb8:	e76f      	b.n	800bd9a <_dtoa_r+0x7da>
 800beba:	f04f 0800 	mov.w	r8, #0
 800bebe:	e7f6      	b.n	800beae <_dtoa_r+0x8ee>
 800bec0:	4698      	mov	r8, r3
 800bec2:	e7f4      	b.n	800beae <_dtoa_r+0x8ee>
 800bec4:	f43f af7d 	beq.w	800bdc2 <_dtoa_r+0x802>
 800bec8:	4618      	mov	r0, r3
 800beca:	301c      	adds	r0, #28
 800becc:	e772      	b.n	800bdb4 <_dtoa_r+0x7f4>
 800bece:	9b03      	ldr	r3, [sp, #12]
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	dc37      	bgt.n	800bf44 <_dtoa_r+0x984>
 800bed4:	9b06      	ldr	r3, [sp, #24]
 800bed6:	2b02      	cmp	r3, #2
 800bed8:	dd34      	ble.n	800bf44 <_dtoa_r+0x984>
 800beda:	9b03      	ldr	r3, [sp, #12]
 800bedc:	9302      	str	r3, [sp, #8]
 800bede:	9b02      	ldr	r3, [sp, #8]
 800bee0:	b96b      	cbnz	r3, 800befe <_dtoa_r+0x93e>
 800bee2:	4631      	mov	r1, r6
 800bee4:	2205      	movs	r2, #5
 800bee6:	4620      	mov	r0, r4
 800bee8:	f000 f9d4 	bl	800c294 <__multadd>
 800beec:	4601      	mov	r1, r0
 800beee:	4606      	mov	r6, r0
 800bef0:	ee18 0a10 	vmov	r0, s16
 800bef4:	f000 fbee 	bl	800c6d4 <__mcmp>
 800bef8:	2800      	cmp	r0, #0
 800befa:	f73f adbb 	bgt.w	800ba74 <_dtoa_r+0x4b4>
 800befe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf00:	9d01      	ldr	r5, [sp, #4]
 800bf02:	43db      	mvns	r3, r3
 800bf04:	9300      	str	r3, [sp, #0]
 800bf06:	f04f 0800 	mov.w	r8, #0
 800bf0a:	4631      	mov	r1, r6
 800bf0c:	4620      	mov	r0, r4
 800bf0e:	f000 f99f 	bl	800c250 <_Bfree>
 800bf12:	2f00      	cmp	r7, #0
 800bf14:	f43f aea4 	beq.w	800bc60 <_dtoa_r+0x6a0>
 800bf18:	f1b8 0f00 	cmp.w	r8, #0
 800bf1c:	d005      	beq.n	800bf2a <_dtoa_r+0x96a>
 800bf1e:	45b8      	cmp	r8, r7
 800bf20:	d003      	beq.n	800bf2a <_dtoa_r+0x96a>
 800bf22:	4641      	mov	r1, r8
 800bf24:	4620      	mov	r0, r4
 800bf26:	f000 f993 	bl	800c250 <_Bfree>
 800bf2a:	4639      	mov	r1, r7
 800bf2c:	4620      	mov	r0, r4
 800bf2e:	f000 f98f 	bl	800c250 <_Bfree>
 800bf32:	e695      	b.n	800bc60 <_dtoa_r+0x6a0>
 800bf34:	2600      	movs	r6, #0
 800bf36:	4637      	mov	r7, r6
 800bf38:	e7e1      	b.n	800befe <_dtoa_r+0x93e>
 800bf3a:	9700      	str	r7, [sp, #0]
 800bf3c:	4637      	mov	r7, r6
 800bf3e:	e599      	b.n	800ba74 <_dtoa_r+0x4b4>
 800bf40:	40240000 	.word	0x40240000
 800bf44:	9b08      	ldr	r3, [sp, #32]
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	f000 80ca 	beq.w	800c0e0 <_dtoa_r+0xb20>
 800bf4c:	9b03      	ldr	r3, [sp, #12]
 800bf4e:	9302      	str	r3, [sp, #8]
 800bf50:	2d00      	cmp	r5, #0
 800bf52:	dd05      	ble.n	800bf60 <_dtoa_r+0x9a0>
 800bf54:	4639      	mov	r1, r7
 800bf56:	462a      	mov	r2, r5
 800bf58:	4620      	mov	r0, r4
 800bf5a:	f000 fb4b 	bl	800c5f4 <__lshift>
 800bf5e:	4607      	mov	r7, r0
 800bf60:	f1b8 0f00 	cmp.w	r8, #0
 800bf64:	d05b      	beq.n	800c01e <_dtoa_r+0xa5e>
 800bf66:	6879      	ldr	r1, [r7, #4]
 800bf68:	4620      	mov	r0, r4
 800bf6a:	f000 f931 	bl	800c1d0 <_Balloc>
 800bf6e:	4605      	mov	r5, r0
 800bf70:	b928      	cbnz	r0, 800bf7e <_dtoa_r+0x9be>
 800bf72:	4b87      	ldr	r3, [pc, #540]	; (800c190 <_dtoa_r+0xbd0>)
 800bf74:	4602      	mov	r2, r0
 800bf76:	f240 21ea 	movw	r1, #746	; 0x2ea
 800bf7a:	f7ff bb3b 	b.w	800b5f4 <_dtoa_r+0x34>
 800bf7e:	693a      	ldr	r2, [r7, #16]
 800bf80:	3202      	adds	r2, #2
 800bf82:	0092      	lsls	r2, r2, #2
 800bf84:	f107 010c 	add.w	r1, r7, #12
 800bf88:	300c      	adds	r0, #12
 800bf8a:	f000 f913 	bl	800c1b4 <memcpy>
 800bf8e:	2201      	movs	r2, #1
 800bf90:	4629      	mov	r1, r5
 800bf92:	4620      	mov	r0, r4
 800bf94:	f000 fb2e 	bl	800c5f4 <__lshift>
 800bf98:	9b01      	ldr	r3, [sp, #4]
 800bf9a:	f103 0901 	add.w	r9, r3, #1
 800bf9e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800bfa2:	4413      	add	r3, r2
 800bfa4:	9305      	str	r3, [sp, #20]
 800bfa6:	f00a 0301 	and.w	r3, sl, #1
 800bfaa:	46b8      	mov	r8, r7
 800bfac:	9304      	str	r3, [sp, #16]
 800bfae:	4607      	mov	r7, r0
 800bfb0:	4631      	mov	r1, r6
 800bfb2:	ee18 0a10 	vmov	r0, s16
 800bfb6:	f7ff fa77 	bl	800b4a8 <quorem>
 800bfba:	4641      	mov	r1, r8
 800bfbc:	9002      	str	r0, [sp, #8]
 800bfbe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800bfc2:	ee18 0a10 	vmov	r0, s16
 800bfc6:	f000 fb85 	bl	800c6d4 <__mcmp>
 800bfca:	463a      	mov	r2, r7
 800bfcc:	9003      	str	r0, [sp, #12]
 800bfce:	4631      	mov	r1, r6
 800bfd0:	4620      	mov	r0, r4
 800bfd2:	f000 fb9b 	bl	800c70c <__mdiff>
 800bfd6:	68c2      	ldr	r2, [r0, #12]
 800bfd8:	f109 3bff 	add.w	fp, r9, #4294967295
 800bfdc:	4605      	mov	r5, r0
 800bfde:	bb02      	cbnz	r2, 800c022 <_dtoa_r+0xa62>
 800bfe0:	4601      	mov	r1, r0
 800bfe2:	ee18 0a10 	vmov	r0, s16
 800bfe6:	f000 fb75 	bl	800c6d4 <__mcmp>
 800bfea:	4602      	mov	r2, r0
 800bfec:	4629      	mov	r1, r5
 800bfee:	4620      	mov	r0, r4
 800bff0:	9207      	str	r2, [sp, #28]
 800bff2:	f000 f92d 	bl	800c250 <_Bfree>
 800bff6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800bffa:	ea43 0102 	orr.w	r1, r3, r2
 800bffe:	9b04      	ldr	r3, [sp, #16]
 800c000:	430b      	orrs	r3, r1
 800c002:	464d      	mov	r5, r9
 800c004:	d10f      	bne.n	800c026 <_dtoa_r+0xa66>
 800c006:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c00a:	d02a      	beq.n	800c062 <_dtoa_r+0xaa2>
 800c00c:	9b03      	ldr	r3, [sp, #12]
 800c00e:	2b00      	cmp	r3, #0
 800c010:	dd02      	ble.n	800c018 <_dtoa_r+0xa58>
 800c012:	9b02      	ldr	r3, [sp, #8]
 800c014:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800c018:	f88b a000 	strb.w	sl, [fp]
 800c01c:	e775      	b.n	800bf0a <_dtoa_r+0x94a>
 800c01e:	4638      	mov	r0, r7
 800c020:	e7ba      	b.n	800bf98 <_dtoa_r+0x9d8>
 800c022:	2201      	movs	r2, #1
 800c024:	e7e2      	b.n	800bfec <_dtoa_r+0xa2c>
 800c026:	9b03      	ldr	r3, [sp, #12]
 800c028:	2b00      	cmp	r3, #0
 800c02a:	db04      	blt.n	800c036 <_dtoa_r+0xa76>
 800c02c:	9906      	ldr	r1, [sp, #24]
 800c02e:	430b      	orrs	r3, r1
 800c030:	9904      	ldr	r1, [sp, #16]
 800c032:	430b      	orrs	r3, r1
 800c034:	d122      	bne.n	800c07c <_dtoa_r+0xabc>
 800c036:	2a00      	cmp	r2, #0
 800c038:	ddee      	ble.n	800c018 <_dtoa_r+0xa58>
 800c03a:	ee18 1a10 	vmov	r1, s16
 800c03e:	2201      	movs	r2, #1
 800c040:	4620      	mov	r0, r4
 800c042:	f000 fad7 	bl	800c5f4 <__lshift>
 800c046:	4631      	mov	r1, r6
 800c048:	ee08 0a10 	vmov	s16, r0
 800c04c:	f000 fb42 	bl	800c6d4 <__mcmp>
 800c050:	2800      	cmp	r0, #0
 800c052:	dc03      	bgt.n	800c05c <_dtoa_r+0xa9c>
 800c054:	d1e0      	bne.n	800c018 <_dtoa_r+0xa58>
 800c056:	f01a 0f01 	tst.w	sl, #1
 800c05a:	d0dd      	beq.n	800c018 <_dtoa_r+0xa58>
 800c05c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c060:	d1d7      	bne.n	800c012 <_dtoa_r+0xa52>
 800c062:	2339      	movs	r3, #57	; 0x39
 800c064:	f88b 3000 	strb.w	r3, [fp]
 800c068:	462b      	mov	r3, r5
 800c06a:	461d      	mov	r5, r3
 800c06c:	3b01      	subs	r3, #1
 800c06e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c072:	2a39      	cmp	r2, #57	; 0x39
 800c074:	d071      	beq.n	800c15a <_dtoa_r+0xb9a>
 800c076:	3201      	adds	r2, #1
 800c078:	701a      	strb	r2, [r3, #0]
 800c07a:	e746      	b.n	800bf0a <_dtoa_r+0x94a>
 800c07c:	2a00      	cmp	r2, #0
 800c07e:	dd07      	ble.n	800c090 <_dtoa_r+0xad0>
 800c080:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c084:	d0ed      	beq.n	800c062 <_dtoa_r+0xaa2>
 800c086:	f10a 0301 	add.w	r3, sl, #1
 800c08a:	f88b 3000 	strb.w	r3, [fp]
 800c08e:	e73c      	b.n	800bf0a <_dtoa_r+0x94a>
 800c090:	9b05      	ldr	r3, [sp, #20]
 800c092:	f809 ac01 	strb.w	sl, [r9, #-1]
 800c096:	4599      	cmp	r9, r3
 800c098:	d047      	beq.n	800c12a <_dtoa_r+0xb6a>
 800c09a:	ee18 1a10 	vmov	r1, s16
 800c09e:	2300      	movs	r3, #0
 800c0a0:	220a      	movs	r2, #10
 800c0a2:	4620      	mov	r0, r4
 800c0a4:	f000 f8f6 	bl	800c294 <__multadd>
 800c0a8:	45b8      	cmp	r8, r7
 800c0aa:	ee08 0a10 	vmov	s16, r0
 800c0ae:	f04f 0300 	mov.w	r3, #0
 800c0b2:	f04f 020a 	mov.w	r2, #10
 800c0b6:	4641      	mov	r1, r8
 800c0b8:	4620      	mov	r0, r4
 800c0ba:	d106      	bne.n	800c0ca <_dtoa_r+0xb0a>
 800c0bc:	f000 f8ea 	bl	800c294 <__multadd>
 800c0c0:	4680      	mov	r8, r0
 800c0c2:	4607      	mov	r7, r0
 800c0c4:	f109 0901 	add.w	r9, r9, #1
 800c0c8:	e772      	b.n	800bfb0 <_dtoa_r+0x9f0>
 800c0ca:	f000 f8e3 	bl	800c294 <__multadd>
 800c0ce:	4639      	mov	r1, r7
 800c0d0:	4680      	mov	r8, r0
 800c0d2:	2300      	movs	r3, #0
 800c0d4:	220a      	movs	r2, #10
 800c0d6:	4620      	mov	r0, r4
 800c0d8:	f000 f8dc 	bl	800c294 <__multadd>
 800c0dc:	4607      	mov	r7, r0
 800c0de:	e7f1      	b.n	800c0c4 <_dtoa_r+0xb04>
 800c0e0:	9b03      	ldr	r3, [sp, #12]
 800c0e2:	9302      	str	r3, [sp, #8]
 800c0e4:	9d01      	ldr	r5, [sp, #4]
 800c0e6:	ee18 0a10 	vmov	r0, s16
 800c0ea:	4631      	mov	r1, r6
 800c0ec:	f7ff f9dc 	bl	800b4a8 <quorem>
 800c0f0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c0f4:	9b01      	ldr	r3, [sp, #4]
 800c0f6:	f805 ab01 	strb.w	sl, [r5], #1
 800c0fa:	1aea      	subs	r2, r5, r3
 800c0fc:	9b02      	ldr	r3, [sp, #8]
 800c0fe:	4293      	cmp	r3, r2
 800c100:	dd09      	ble.n	800c116 <_dtoa_r+0xb56>
 800c102:	ee18 1a10 	vmov	r1, s16
 800c106:	2300      	movs	r3, #0
 800c108:	220a      	movs	r2, #10
 800c10a:	4620      	mov	r0, r4
 800c10c:	f000 f8c2 	bl	800c294 <__multadd>
 800c110:	ee08 0a10 	vmov	s16, r0
 800c114:	e7e7      	b.n	800c0e6 <_dtoa_r+0xb26>
 800c116:	9b02      	ldr	r3, [sp, #8]
 800c118:	2b00      	cmp	r3, #0
 800c11a:	bfc8      	it	gt
 800c11c:	461d      	movgt	r5, r3
 800c11e:	9b01      	ldr	r3, [sp, #4]
 800c120:	bfd8      	it	le
 800c122:	2501      	movle	r5, #1
 800c124:	441d      	add	r5, r3
 800c126:	f04f 0800 	mov.w	r8, #0
 800c12a:	ee18 1a10 	vmov	r1, s16
 800c12e:	2201      	movs	r2, #1
 800c130:	4620      	mov	r0, r4
 800c132:	f000 fa5f 	bl	800c5f4 <__lshift>
 800c136:	4631      	mov	r1, r6
 800c138:	ee08 0a10 	vmov	s16, r0
 800c13c:	f000 faca 	bl	800c6d4 <__mcmp>
 800c140:	2800      	cmp	r0, #0
 800c142:	dc91      	bgt.n	800c068 <_dtoa_r+0xaa8>
 800c144:	d102      	bne.n	800c14c <_dtoa_r+0xb8c>
 800c146:	f01a 0f01 	tst.w	sl, #1
 800c14a:	d18d      	bne.n	800c068 <_dtoa_r+0xaa8>
 800c14c:	462b      	mov	r3, r5
 800c14e:	461d      	mov	r5, r3
 800c150:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c154:	2a30      	cmp	r2, #48	; 0x30
 800c156:	d0fa      	beq.n	800c14e <_dtoa_r+0xb8e>
 800c158:	e6d7      	b.n	800bf0a <_dtoa_r+0x94a>
 800c15a:	9a01      	ldr	r2, [sp, #4]
 800c15c:	429a      	cmp	r2, r3
 800c15e:	d184      	bne.n	800c06a <_dtoa_r+0xaaa>
 800c160:	9b00      	ldr	r3, [sp, #0]
 800c162:	3301      	adds	r3, #1
 800c164:	9300      	str	r3, [sp, #0]
 800c166:	2331      	movs	r3, #49	; 0x31
 800c168:	7013      	strb	r3, [r2, #0]
 800c16a:	e6ce      	b.n	800bf0a <_dtoa_r+0x94a>
 800c16c:	4b09      	ldr	r3, [pc, #36]	; (800c194 <_dtoa_r+0xbd4>)
 800c16e:	f7ff ba95 	b.w	800b69c <_dtoa_r+0xdc>
 800c172:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c174:	2b00      	cmp	r3, #0
 800c176:	f47f aa6e 	bne.w	800b656 <_dtoa_r+0x96>
 800c17a:	4b07      	ldr	r3, [pc, #28]	; (800c198 <_dtoa_r+0xbd8>)
 800c17c:	f7ff ba8e 	b.w	800b69c <_dtoa_r+0xdc>
 800c180:	9b02      	ldr	r3, [sp, #8]
 800c182:	2b00      	cmp	r3, #0
 800c184:	dcae      	bgt.n	800c0e4 <_dtoa_r+0xb24>
 800c186:	9b06      	ldr	r3, [sp, #24]
 800c188:	2b02      	cmp	r3, #2
 800c18a:	f73f aea8 	bgt.w	800bede <_dtoa_r+0x91e>
 800c18e:	e7a9      	b.n	800c0e4 <_dtoa_r+0xb24>
 800c190:	0800ebcb 	.word	0x0800ebcb
 800c194:	0800eb28 	.word	0x0800eb28
 800c198:	0800eb4c 	.word	0x0800eb4c

0800c19c <_localeconv_r>:
 800c19c:	4800      	ldr	r0, [pc, #0]	; (800c1a0 <_localeconv_r+0x4>)
 800c19e:	4770      	bx	lr
 800c1a0:	2000025c 	.word	0x2000025c

0800c1a4 <malloc>:
 800c1a4:	4b02      	ldr	r3, [pc, #8]	; (800c1b0 <malloc+0xc>)
 800c1a6:	4601      	mov	r1, r0
 800c1a8:	6818      	ldr	r0, [r3, #0]
 800c1aa:	f000 bc17 	b.w	800c9dc <_malloc_r>
 800c1ae:	bf00      	nop
 800c1b0:	20000108 	.word	0x20000108

0800c1b4 <memcpy>:
 800c1b4:	440a      	add	r2, r1
 800c1b6:	4291      	cmp	r1, r2
 800c1b8:	f100 33ff 	add.w	r3, r0, #4294967295
 800c1bc:	d100      	bne.n	800c1c0 <memcpy+0xc>
 800c1be:	4770      	bx	lr
 800c1c0:	b510      	push	{r4, lr}
 800c1c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c1c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c1ca:	4291      	cmp	r1, r2
 800c1cc:	d1f9      	bne.n	800c1c2 <memcpy+0xe>
 800c1ce:	bd10      	pop	{r4, pc}

0800c1d0 <_Balloc>:
 800c1d0:	b570      	push	{r4, r5, r6, lr}
 800c1d2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c1d4:	4604      	mov	r4, r0
 800c1d6:	460d      	mov	r5, r1
 800c1d8:	b976      	cbnz	r6, 800c1f8 <_Balloc+0x28>
 800c1da:	2010      	movs	r0, #16
 800c1dc:	f7ff ffe2 	bl	800c1a4 <malloc>
 800c1e0:	4602      	mov	r2, r0
 800c1e2:	6260      	str	r0, [r4, #36]	; 0x24
 800c1e4:	b920      	cbnz	r0, 800c1f0 <_Balloc+0x20>
 800c1e6:	4b18      	ldr	r3, [pc, #96]	; (800c248 <_Balloc+0x78>)
 800c1e8:	4818      	ldr	r0, [pc, #96]	; (800c24c <_Balloc+0x7c>)
 800c1ea:	2166      	movs	r1, #102	; 0x66
 800c1ec:	f000 fdd6 	bl	800cd9c <__assert_func>
 800c1f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c1f4:	6006      	str	r6, [r0, #0]
 800c1f6:	60c6      	str	r6, [r0, #12]
 800c1f8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c1fa:	68f3      	ldr	r3, [r6, #12]
 800c1fc:	b183      	cbz	r3, 800c220 <_Balloc+0x50>
 800c1fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c200:	68db      	ldr	r3, [r3, #12]
 800c202:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c206:	b9b8      	cbnz	r0, 800c238 <_Balloc+0x68>
 800c208:	2101      	movs	r1, #1
 800c20a:	fa01 f605 	lsl.w	r6, r1, r5
 800c20e:	1d72      	adds	r2, r6, #5
 800c210:	0092      	lsls	r2, r2, #2
 800c212:	4620      	mov	r0, r4
 800c214:	f000 fb60 	bl	800c8d8 <_calloc_r>
 800c218:	b160      	cbz	r0, 800c234 <_Balloc+0x64>
 800c21a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c21e:	e00e      	b.n	800c23e <_Balloc+0x6e>
 800c220:	2221      	movs	r2, #33	; 0x21
 800c222:	2104      	movs	r1, #4
 800c224:	4620      	mov	r0, r4
 800c226:	f000 fb57 	bl	800c8d8 <_calloc_r>
 800c22a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c22c:	60f0      	str	r0, [r6, #12]
 800c22e:	68db      	ldr	r3, [r3, #12]
 800c230:	2b00      	cmp	r3, #0
 800c232:	d1e4      	bne.n	800c1fe <_Balloc+0x2e>
 800c234:	2000      	movs	r0, #0
 800c236:	bd70      	pop	{r4, r5, r6, pc}
 800c238:	6802      	ldr	r2, [r0, #0]
 800c23a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c23e:	2300      	movs	r3, #0
 800c240:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c244:	e7f7      	b.n	800c236 <_Balloc+0x66>
 800c246:	bf00      	nop
 800c248:	0800eb59 	.word	0x0800eb59
 800c24c:	0800ebdc 	.word	0x0800ebdc

0800c250 <_Bfree>:
 800c250:	b570      	push	{r4, r5, r6, lr}
 800c252:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c254:	4605      	mov	r5, r0
 800c256:	460c      	mov	r4, r1
 800c258:	b976      	cbnz	r6, 800c278 <_Bfree+0x28>
 800c25a:	2010      	movs	r0, #16
 800c25c:	f7ff ffa2 	bl	800c1a4 <malloc>
 800c260:	4602      	mov	r2, r0
 800c262:	6268      	str	r0, [r5, #36]	; 0x24
 800c264:	b920      	cbnz	r0, 800c270 <_Bfree+0x20>
 800c266:	4b09      	ldr	r3, [pc, #36]	; (800c28c <_Bfree+0x3c>)
 800c268:	4809      	ldr	r0, [pc, #36]	; (800c290 <_Bfree+0x40>)
 800c26a:	218a      	movs	r1, #138	; 0x8a
 800c26c:	f000 fd96 	bl	800cd9c <__assert_func>
 800c270:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c274:	6006      	str	r6, [r0, #0]
 800c276:	60c6      	str	r6, [r0, #12]
 800c278:	b13c      	cbz	r4, 800c28a <_Bfree+0x3a>
 800c27a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c27c:	6862      	ldr	r2, [r4, #4]
 800c27e:	68db      	ldr	r3, [r3, #12]
 800c280:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c284:	6021      	str	r1, [r4, #0]
 800c286:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c28a:	bd70      	pop	{r4, r5, r6, pc}
 800c28c:	0800eb59 	.word	0x0800eb59
 800c290:	0800ebdc 	.word	0x0800ebdc

0800c294 <__multadd>:
 800c294:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c298:	690d      	ldr	r5, [r1, #16]
 800c29a:	4607      	mov	r7, r0
 800c29c:	460c      	mov	r4, r1
 800c29e:	461e      	mov	r6, r3
 800c2a0:	f101 0c14 	add.w	ip, r1, #20
 800c2a4:	2000      	movs	r0, #0
 800c2a6:	f8dc 3000 	ldr.w	r3, [ip]
 800c2aa:	b299      	uxth	r1, r3
 800c2ac:	fb02 6101 	mla	r1, r2, r1, r6
 800c2b0:	0c1e      	lsrs	r6, r3, #16
 800c2b2:	0c0b      	lsrs	r3, r1, #16
 800c2b4:	fb02 3306 	mla	r3, r2, r6, r3
 800c2b8:	b289      	uxth	r1, r1
 800c2ba:	3001      	adds	r0, #1
 800c2bc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c2c0:	4285      	cmp	r5, r0
 800c2c2:	f84c 1b04 	str.w	r1, [ip], #4
 800c2c6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c2ca:	dcec      	bgt.n	800c2a6 <__multadd+0x12>
 800c2cc:	b30e      	cbz	r6, 800c312 <__multadd+0x7e>
 800c2ce:	68a3      	ldr	r3, [r4, #8]
 800c2d0:	42ab      	cmp	r3, r5
 800c2d2:	dc19      	bgt.n	800c308 <__multadd+0x74>
 800c2d4:	6861      	ldr	r1, [r4, #4]
 800c2d6:	4638      	mov	r0, r7
 800c2d8:	3101      	adds	r1, #1
 800c2da:	f7ff ff79 	bl	800c1d0 <_Balloc>
 800c2de:	4680      	mov	r8, r0
 800c2e0:	b928      	cbnz	r0, 800c2ee <__multadd+0x5a>
 800c2e2:	4602      	mov	r2, r0
 800c2e4:	4b0c      	ldr	r3, [pc, #48]	; (800c318 <__multadd+0x84>)
 800c2e6:	480d      	ldr	r0, [pc, #52]	; (800c31c <__multadd+0x88>)
 800c2e8:	21b5      	movs	r1, #181	; 0xb5
 800c2ea:	f000 fd57 	bl	800cd9c <__assert_func>
 800c2ee:	6922      	ldr	r2, [r4, #16]
 800c2f0:	3202      	adds	r2, #2
 800c2f2:	f104 010c 	add.w	r1, r4, #12
 800c2f6:	0092      	lsls	r2, r2, #2
 800c2f8:	300c      	adds	r0, #12
 800c2fa:	f7ff ff5b 	bl	800c1b4 <memcpy>
 800c2fe:	4621      	mov	r1, r4
 800c300:	4638      	mov	r0, r7
 800c302:	f7ff ffa5 	bl	800c250 <_Bfree>
 800c306:	4644      	mov	r4, r8
 800c308:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c30c:	3501      	adds	r5, #1
 800c30e:	615e      	str	r6, [r3, #20]
 800c310:	6125      	str	r5, [r4, #16]
 800c312:	4620      	mov	r0, r4
 800c314:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c318:	0800ebcb 	.word	0x0800ebcb
 800c31c:	0800ebdc 	.word	0x0800ebdc

0800c320 <__hi0bits>:
 800c320:	0c03      	lsrs	r3, r0, #16
 800c322:	041b      	lsls	r3, r3, #16
 800c324:	b9d3      	cbnz	r3, 800c35c <__hi0bits+0x3c>
 800c326:	0400      	lsls	r0, r0, #16
 800c328:	2310      	movs	r3, #16
 800c32a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c32e:	bf04      	itt	eq
 800c330:	0200      	lsleq	r0, r0, #8
 800c332:	3308      	addeq	r3, #8
 800c334:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c338:	bf04      	itt	eq
 800c33a:	0100      	lsleq	r0, r0, #4
 800c33c:	3304      	addeq	r3, #4
 800c33e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c342:	bf04      	itt	eq
 800c344:	0080      	lsleq	r0, r0, #2
 800c346:	3302      	addeq	r3, #2
 800c348:	2800      	cmp	r0, #0
 800c34a:	db05      	blt.n	800c358 <__hi0bits+0x38>
 800c34c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c350:	f103 0301 	add.w	r3, r3, #1
 800c354:	bf08      	it	eq
 800c356:	2320      	moveq	r3, #32
 800c358:	4618      	mov	r0, r3
 800c35a:	4770      	bx	lr
 800c35c:	2300      	movs	r3, #0
 800c35e:	e7e4      	b.n	800c32a <__hi0bits+0xa>

0800c360 <__lo0bits>:
 800c360:	6803      	ldr	r3, [r0, #0]
 800c362:	f013 0207 	ands.w	r2, r3, #7
 800c366:	4601      	mov	r1, r0
 800c368:	d00b      	beq.n	800c382 <__lo0bits+0x22>
 800c36a:	07da      	lsls	r2, r3, #31
 800c36c:	d423      	bmi.n	800c3b6 <__lo0bits+0x56>
 800c36e:	0798      	lsls	r0, r3, #30
 800c370:	bf49      	itett	mi
 800c372:	085b      	lsrmi	r3, r3, #1
 800c374:	089b      	lsrpl	r3, r3, #2
 800c376:	2001      	movmi	r0, #1
 800c378:	600b      	strmi	r3, [r1, #0]
 800c37a:	bf5c      	itt	pl
 800c37c:	600b      	strpl	r3, [r1, #0]
 800c37e:	2002      	movpl	r0, #2
 800c380:	4770      	bx	lr
 800c382:	b298      	uxth	r0, r3
 800c384:	b9a8      	cbnz	r0, 800c3b2 <__lo0bits+0x52>
 800c386:	0c1b      	lsrs	r3, r3, #16
 800c388:	2010      	movs	r0, #16
 800c38a:	b2da      	uxtb	r2, r3
 800c38c:	b90a      	cbnz	r2, 800c392 <__lo0bits+0x32>
 800c38e:	3008      	adds	r0, #8
 800c390:	0a1b      	lsrs	r3, r3, #8
 800c392:	071a      	lsls	r2, r3, #28
 800c394:	bf04      	itt	eq
 800c396:	091b      	lsreq	r3, r3, #4
 800c398:	3004      	addeq	r0, #4
 800c39a:	079a      	lsls	r2, r3, #30
 800c39c:	bf04      	itt	eq
 800c39e:	089b      	lsreq	r3, r3, #2
 800c3a0:	3002      	addeq	r0, #2
 800c3a2:	07da      	lsls	r2, r3, #31
 800c3a4:	d403      	bmi.n	800c3ae <__lo0bits+0x4e>
 800c3a6:	085b      	lsrs	r3, r3, #1
 800c3a8:	f100 0001 	add.w	r0, r0, #1
 800c3ac:	d005      	beq.n	800c3ba <__lo0bits+0x5a>
 800c3ae:	600b      	str	r3, [r1, #0]
 800c3b0:	4770      	bx	lr
 800c3b2:	4610      	mov	r0, r2
 800c3b4:	e7e9      	b.n	800c38a <__lo0bits+0x2a>
 800c3b6:	2000      	movs	r0, #0
 800c3b8:	4770      	bx	lr
 800c3ba:	2020      	movs	r0, #32
 800c3bc:	4770      	bx	lr
	...

0800c3c0 <__i2b>:
 800c3c0:	b510      	push	{r4, lr}
 800c3c2:	460c      	mov	r4, r1
 800c3c4:	2101      	movs	r1, #1
 800c3c6:	f7ff ff03 	bl	800c1d0 <_Balloc>
 800c3ca:	4602      	mov	r2, r0
 800c3cc:	b928      	cbnz	r0, 800c3da <__i2b+0x1a>
 800c3ce:	4b05      	ldr	r3, [pc, #20]	; (800c3e4 <__i2b+0x24>)
 800c3d0:	4805      	ldr	r0, [pc, #20]	; (800c3e8 <__i2b+0x28>)
 800c3d2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c3d6:	f000 fce1 	bl	800cd9c <__assert_func>
 800c3da:	2301      	movs	r3, #1
 800c3dc:	6144      	str	r4, [r0, #20]
 800c3de:	6103      	str	r3, [r0, #16]
 800c3e0:	bd10      	pop	{r4, pc}
 800c3e2:	bf00      	nop
 800c3e4:	0800ebcb 	.word	0x0800ebcb
 800c3e8:	0800ebdc 	.word	0x0800ebdc

0800c3ec <__multiply>:
 800c3ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3f0:	4691      	mov	r9, r2
 800c3f2:	690a      	ldr	r2, [r1, #16]
 800c3f4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c3f8:	429a      	cmp	r2, r3
 800c3fa:	bfb8      	it	lt
 800c3fc:	460b      	movlt	r3, r1
 800c3fe:	460c      	mov	r4, r1
 800c400:	bfbc      	itt	lt
 800c402:	464c      	movlt	r4, r9
 800c404:	4699      	movlt	r9, r3
 800c406:	6927      	ldr	r7, [r4, #16]
 800c408:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c40c:	68a3      	ldr	r3, [r4, #8]
 800c40e:	6861      	ldr	r1, [r4, #4]
 800c410:	eb07 060a 	add.w	r6, r7, sl
 800c414:	42b3      	cmp	r3, r6
 800c416:	b085      	sub	sp, #20
 800c418:	bfb8      	it	lt
 800c41a:	3101      	addlt	r1, #1
 800c41c:	f7ff fed8 	bl	800c1d0 <_Balloc>
 800c420:	b930      	cbnz	r0, 800c430 <__multiply+0x44>
 800c422:	4602      	mov	r2, r0
 800c424:	4b44      	ldr	r3, [pc, #272]	; (800c538 <__multiply+0x14c>)
 800c426:	4845      	ldr	r0, [pc, #276]	; (800c53c <__multiply+0x150>)
 800c428:	f240 115d 	movw	r1, #349	; 0x15d
 800c42c:	f000 fcb6 	bl	800cd9c <__assert_func>
 800c430:	f100 0514 	add.w	r5, r0, #20
 800c434:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c438:	462b      	mov	r3, r5
 800c43a:	2200      	movs	r2, #0
 800c43c:	4543      	cmp	r3, r8
 800c43e:	d321      	bcc.n	800c484 <__multiply+0x98>
 800c440:	f104 0314 	add.w	r3, r4, #20
 800c444:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c448:	f109 0314 	add.w	r3, r9, #20
 800c44c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c450:	9202      	str	r2, [sp, #8]
 800c452:	1b3a      	subs	r2, r7, r4
 800c454:	3a15      	subs	r2, #21
 800c456:	f022 0203 	bic.w	r2, r2, #3
 800c45a:	3204      	adds	r2, #4
 800c45c:	f104 0115 	add.w	r1, r4, #21
 800c460:	428f      	cmp	r7, r1
 800c462:	bf38      	it	cc
 800c464:	2204      	movcc	r2, #4
 800c466:	9201      	str	r2, [sp, #4]
 800c468:	9a02      	ldr	r2, [sp, #8]
 800c46a:	9303      	str	r3, [sp, #12]
 800c46c:	429a      	cmp	r2, r3
 800c46e:	d80c      	bhi.n	800c48a <__multiply+0x9e>
 800c470:	2e00      	cmp	r6, #0
 800c472:	dd03      	ble.n	800c47c <__multiply+0x90>
 800c474:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d05a      	beq.n	800c532 <__multiply+0x146>
 800c47c:	6106      	str	r6, [r0, #16]
 800c47e:	b005      	add	sp, #20
 800c480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c484:	f843 2b04 	str.w	r2, [r3], #4
 800c488:	e7d8      	b.n	800c43c <__multiply+0x50>
 800c48a:	f8b3 a000 	ldrh.w	sl, [r3]
 800c48e:	f1ba 0f00 	cmp.w	sl, #0
 800c492:	d024      	beq.n	800c4de <__multiply+0xf2>
 800c494:	f104 0e14 	add.w	lr, r4, #20
 800c498:	46a9      	mov	r9, r5
 800c49a:	f04f 0c00 	mov.w	ip, #0
 800c49e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c4a2:	f8d9 1000 	ldr.w	r1, [r9]
 800c4a6:	fa1f fb82 	uxth.w	fp, r2
 800c4aa:	b289      	uxth	r1, r1
 800c4ac:	fb0a 110b 	mla	r1, sl, fp, r1
 800c4b0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c4b4:	f8d9 2000 	ldr.w	r2, [r9]
 800c4b8:	4461      	add	r1, ip
 800c4ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c4be:	fb0a c20b 	mla	r2, sl, fp, ip
 800c4c2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c4c6:	b289      	uxth	r1, r1
 800c4c8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c4cc:	4577      	cmp	r7, lr
 800c4ce:	f849 1b04 	str.w	r1, [r9], #4
 800c4d2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c4d6:	d8e2      	bhi.n	800c49e <__multiply+0xb2>
 800c4d8:	9a01      	ldr	r2, [sp, #4]
 800c4da:	f845 c002 	str.w	ip, [r5, r2]
 800c4de:	9a03      	ldr	r2, [sp, #12]
 800c4e0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c4e4:	3304      	adds	r3, #4
 800c4e6:	f1b9 0f00 	cmp.w	r9, #0
 800c4ea:	d020      	beq.n	800c52e <__multiply+0x142>
 800c4ec:	6829      	ldr	r1, [r5, #0]
 800c4ee:	f104 0c14 	add.w	ip, r4, #20
 800c4f2:	46ae      	mov	lr, r5
 800c4f4:	f04f 0a00 	mov.w	sl, #0
 800c4f8:	f8bc b000 	ldrh.w	fp, [ip]
 800c4fc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c500:	fb09 220b 	mla	r2, r9, fp, r2
 800c504:	4492      	add	sl, r2
 800c506:	b289      	uxth	r1, r1
 800c508:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c50c:	f84e 1b04 	str.w	r1, [lr], #4
 800c510:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c514:	f8be 1000 	ldrh.w	r1, [lr]
 800c518:	0c12      	lsrs	r2, r2, #16
 800c51a:	fb09 1102 	mla	r1, r9, r2, r1
 800c51e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c522:	4567      	cmp	r7, ip
 800c524:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c528:	d8e6      	bhi.n	800c4f8 <__multiply+0x10c>
 800c52a:	9a01      	ldr	r2, [sp, #4]
 800c52c:	50a9      	str	r1, [r5, r2]
 800c52e:	3504      	adds	r5, #4
 800c530:	e79a      	b.n	800c468 <__multiply+0x7c>
 800c532:	3e01      	subs	r6, #1
 800c534:	e79c      	b.n	800c470 <__multiply+0x84>
 800c536:	bf00      	nop
 800c538:	0800ebcb 	.word	0x0800ebcb
 800c53c:	0800ebdc 	.word	0x0800ebdc

0800c540 <__pow5mult>:
 800c540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c544:	4615      	mov	r5, r2
 800c546:	f012 0203 	ands.w	r2, r2, #3
 800c54a:	4606      	mov	r6, r0
 800c54c:	460f      	mov	r7, r1
 800c54e:	d007      	beq.n	800c560 <__pow5mult+0x20>
 800c550:	4c25      	ldr	r4, [pc, #148]	; (800c5e8 <__pow5mult+0xa8>)
 800c552:	3a01      	subs	r2, #1
 800c554:	2300      	movs	r3, #0
 800c556:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c55a:	f7ff fe9b 	bl	800c294 <__multadd>
 800c55e:	4607      	mov	r7, r0
 800c560:	10ad      	asrs	r5, r5, #2
 800c562:	d03d      	beq.n	800c5e0 <__pow5mult+0xa0>
 800c564:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c566:	b97c      	cbnz	r4, 800c588 <__pow5mult+0x48>
 800c568:	2010      	movs	r0, #16
 800c56a:	f7ff fe1b 	bl	800c1a4 <malloc>
 800c56e:	4602      	mov	r2, r0
 800c570:	6270      	str	r0, [r6, #36]	; 0x24
 800c572:	b928      	cbnz	r0, 800c580 <__pow5mult+0x40>
 800c574:	4b1d      	ldr	r3, [pc, #116]	; (800c5ec <__pow5mult+0xac>)
 800c576:	481e      	ldr	r0, [pc, #120]	; (800c5f0 <__pow5mult+0xb0>)
 800c578:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c57c:	f000 fc0e 	bl	800cd9c <__assert_func>
 800c580:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c584:	6004      	str	r4, [r0, #0]
 800c586:	60c4      	str	r4, [r0, #12]
 800c588:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c58c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c590:	b94c      	cbnz	r4, 800c5a6 <__pow5mult+0x66>
 800c592:	f240 2171 	movw	r1, #625	; 0x271
 800c596:	4630      	mov	r0, r6
 800c598:	f7ff ff12 	bl	800c3c0 <__i2b>
 800c59c:	2300      	movs	r3, #0
 800c59e:	f8c8 0008 	str.w	r0, [r8, #8]
 800c5a2:	4604      	mov	r4, r0
 800c5a4:	6003      	str	r3, [r0, #0]
 800c5a6:	f04f 0900 	mov.w	r9, #0
 800c5aa:	07eb      	lsls	r3, r5, #31
 800c5ac:	d50a      	bpl.n	800c5c4 <__pow5mult+0x84>
 800c5ae:	4639      	mov	r1, r7
 800c5b0:	4622      	mov	r2, r4
 800c5b2:	4630      	mov	r0, r6
 800c5b4:	f7ff ff1a 	bl	800c3ec <__multiply>
 800c5b8:	4639      	mov	r1, r7
 800c5ba:	4680      	mov	r8, r0
 800c5bc:	4630      	mov	r0, r6
 800c5be:	f7ff fe47 	bl	800c250 <_Bfree>
 800c5c2:	4647      	mov	r7, r8
 800c5c4:	106d      	asrs	r5, r5, #1
 800c5c6:	d00b      	beq.n	800c5e0 <__pow5mult+0xa0>
 800c5c8:	6820      	ldr	r0, [r4, #0]
 800c5ca:	b938      	cbnz	r0, 800c5dc <__pow5mult+0x9c>
 800c5cc:	4622      	mov	r2, r4
 800c5ce:	4621      	mov	r1, r4
 800c5d0:	4630      	mov	r0, r6
 800c5d2:	f7ff ff0b 	bl	800c3ec <__multiply>
 800c5d6:	6020      	str	r0, [r4, #0]
 800c5d8:	f8c0 9000 	str.w	r9, [r0]
 800c5dc:	4604      	mov	r4, r0
 800c5de:	e7e4      	b.n	800c5aa <__pow5mult+0x6a>
 800c5e0:	4638      	mov	r0, r7
 800c5e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c5e6:	bf00      	nop
 800c5e8:	0800ed28 	.word	0x0800ed28
 800c5ec:	0800eb59 	.word	0x0800eb59
 800c5f0:	0800ebdc 	.word	0x0800ebdc

0800c5f4 <__lshift>:
 800c5f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5f8:	460c      	mov	r4, r1
 800c5fa:	6849      	ldr	r1, [r1, #4]
 800c5fc:	6923      	ldr	r3, [r4, #16]
 800c5fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c602:	68a3      	ldr	r3, [r4, #8]
 800c604:	4607      	mov	r7, r0
 800c606:	4691      	mov	r9, r2
 800c608:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c60c:	f108 0601 	add.w	r6, r8, #1
 800c610:	42b3      	cmp	r3, r6
 800c612:	db0b      	blt.n	800c62c <__lshift+0x38>
 800c614:	4638      	mov	r0, r7
 800c616:	f7ff fddb 	bl	800c1d0 <_Balloc>
 800c61a:	4605      	mov	r5, r0
 800c61c:	b948      	cbnz	r0, 800c632 <__lshift+0x3e>
 800c61e:	4602      	mov	r2, r0
 800c620:	4b2a      	ldr	r3, [pc, #168]	; (800c6cc <__lshift+0xd8>)
 800c622:	482b      	ldr	r0, [pc, #172]	; (800c6d0 <__lshift+0xdc>)
 800c624:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c628:	f000 fbb8 	bl	800cd9c <__assert_func>
 800c62c:	3101      	adds	r1, #1
 800c62e:	005b      	lsls	r3, r3, #1
 800c630:	e7ee      	b.n	800c610 <__lshift+0x1c>
 800c632:	2300      	movs	r3, #0
 800c634:	f100 0114 	add.w	r1, r0, #20
 800c638:	f100 0210 	add.w	r2, r0, #16
 800c63c:	4618      	mov	r0, r3
 800c63e:	4553      	cmp	r3, sl
 800c640:	db37      	blt.n	800c6b2 <__lshift+0xbe>
 800c642:	6920      	ldr	r0, [r4, #16]
 800c644:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c648:	f104 0314 	add.w	r3, r4, #20
 800c64c:	f019 091f 	ands.w	r9, r9, #31
 800c650:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c654:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c658:	d02f      	beq.n	800c6ba <__lshift+0xc6>
 800c65a:	f1c9 0e20 	rsb	lr, r9, #32
 800c65e:	468a      	mov	sl, r1
 800c660:	f04f 0c00 	mov.w	ip, #0
 800c664:	681a      	ldr	r2, [r3, #0]
 800c666:	fa02 f209 	lsl.w	r2, r2, r9
 800c66a:	ea42 020c 	orr.w	r2, r2, ip
 800c66e:	f84a 2b04 	str.w	r2, [sl], #4
 800c672:	f853 2b04 	ldr.w	r2, [r3], #4
 800c676:	4298      	cmp	r0, r3
 800c678:	fa22 fc0e 	lsr.w	ip, r2, lr
 800c67c:	d8f2      	bhi.n	800c664 <__lshift+0x70>
 800c67e:	1b03      	subs	r3, r0, r4
 800c680:	3b15      	subs	r3, #21
 800c682:	f023 0303 	bic.w	r3, r3, #3
 800c686:	3304      	adds	r3, #4
 800c688:	f104 0215 	add.w	r2, r4, #21
 800c68c:	4290      	cmp	r0, r2
 800c68e:	bf38      	it	cc
 800c690:	2304      	movcc	r3, #4
 800c692:	f841 c003 	str.w	ip, [r1, r3]
 800c696:	f1bc 0f00 	cmp.w	ip, #0
 800c69a:	d001      	beq.n	800c6a0 <__lshift+0xac>
 800c69c:	f108 0602 	add.w	r6, r8, #2
 800c6a0:	3e01      	subs	r6, #1
 800c6a2:	4638      	mov	r0, r7
 800c6a4:	612e      	str	r6, [r5, #16]
 800c6a6:	4621      	mov	r1, r4
 800c6a8:	f7ff fdd2 	bl	800c250 <_Bfree>
 800c6ac:	4628      	mov	r0, r5
 800c6ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6b2:	f842 0f04 	str.w	r0, [r2, #4]!
 800c6b6:	3301      	adds	r3, #1
 800c6b8:	e7c1      	b.n	800c63e <__lshift+0x4a>
 800c6ba:	3904      	subs	r1, #4
 800c6bc:	f853 2b04 	ldr.w	r2, [r3], #4
 800c6c0:	f841 2f04 	str.w	r2, [r1, #4]!
 800c6c4:	4298      	cmp	r0, r3
 800c6c6:	d8f9      	bhi.n	800c6bc <__lshift+0xc8>
 800c6c8:	e7ea      	b.n	800c6a0 <__lshift+0xac>
 800c6ca:	bf00      	nop
 800c6cc:	0800ebcb 	.word	0x0800ebcb
 800c6d0:	0800ebdc 	.word	0x0800ebdc

0800c6d4 <__mcmp>:
 800c6d4:	b530      	push	{r4, r5, lr}
 800c6d6:	6902      	ldr	r2, [r0, #16]
 800c6d8:	690c      	ldr	r4, [r1, #16]
 800c6da:	1b12      	subs	r2, r2, r4
 800c6dc:	d10e      	bne.n	800c6fc <__mcmp+0x28>
 800c6de:	f100 0314 	add.w	r3, r0, #20
 800c6e2:	3114      	adds	r1, #20
 800c6e4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c6e8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c6ec:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c6f0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c6f4:	42a5      	cmp	r5, r4
 800c6f6:	d003      	beq.n	800c700 <__mcmp+0x2c>
 800c6f8:	d305      	bcc.n	800c706 <__mcmp+0x32>
 800c6fa:	2201      	movs	r2, #1
 800c6fc:	4610      	mov	r0, r2
 800c6fe:	bd30      	pop	{r4, r5, pc}
 800c700:	4283      	cmp	r3, r0
 800c702:	d3f3      	bcc.n	800c6ec <__mcmp+0x18>
 800c704:	e7fa      	b.n	800c6fc <__mcmp+0x28>
 800c706:	f04f 32ff 	mov.w	r2, #4294967295
 800c70a:	e7f7      	b.n	800c6fc <__mcmp+0x28>

0800c70c <__mdiff>:
 800c70c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c710:	460c      	mov	r4, r1
 800c712:	4606      	mov	r6, r0
 800c714:	4611      	mov	r1, r2
 800c716:	4620      	mov	r0, r4
 800c718:	4690      	mov	r8, r2
 800c71a:	f7ff ffdb 	bl	800c6d4 <__mcmp>
 800c71e:	1e05      	subs	r5, r0, #0
 800c720:	d110      	bne.n	800c744 <__mdiff+0x38>
 800c722:	4629      	mov	r1, r5
 800c724:	4630      	mov	r0, r6
 800c726:	f7ff fd53 	bl	800c1d0 <_Balloc>
 800c72a:	b930      	cbnz	r0, 800c73a <__mdiff+0x2e>
 800c72c:	4b3a      	ldr	r3, [pc, #232]	; (800c818 <__mdiff+0x10c>)
 800c72e:	4602      	mov	r2, r0
 800c730:	f240 2132 	movw	r1, #562	; 0x232
 800c734:	4839      	ldr	r0, [pc, #228]	; (800c81c <__mdiff+0x110>)
 800c736:	f000 fb31 	bl	800cd9c <__assert_func>
 800c73a:	2301      	movs	r3, #1
 800c73c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c740:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c744:	bfa4      	itt	ge
 800c746:	4643      	movge	r3, r8
 800c748:	46a0      	movge	r8, r4
 800c74a:	4630      	mov	r0, r6
 800c74c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c750:	bfa6      	itte	ge
 800c752:	461c      	movge	r4, r3
 800c754:	2500      	movge	r5, #0
 800c756:	2501      	movlt	r5, #1
 800c758:	f7ff fd3a 	bl	800c1d0 <_Balloc>
 800c75c:	b920      	cbnz	r0, 800c768 <__mdiff+0x5c>
 800c75e:	4b2e      	ldr	r3, [pc, #184]	; (800c818 <__mdiff+0x10c>)
 800c760:	4602      	mov	r2, r0
 800c762:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c766:	e7e5      	b.n	800c734 <__mdiff+0x28>
 800c768:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c76c:	6926      	ldr	r6, [r4, #16]
 800c76e:	60c5      	str	r5, [r0, #12]
 800c770:	f104 0914 	add.w	r9, r4, #20
 800c774:	f108 0514 	add.w	r5, r8, #20
 800c778:	f100 0e14 	add.w	lr, r0, #20
 800c77c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c780:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c784:	f108 0210 	add.w	r2, r8, #16
 800c788:	46f2      	mov	sl, lr
 800c78a:	2100      	movs	r1, #0
 800c78c:	f859 3b04 	ldr.w	r3, [r9], #4
 800c790:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c794:	fa1f f883 	uxth.w	r8, r3
 800c798:	fa11 f18b 	uxtah	r1, r1, fp
 800c79c:	0c1b      	lsrs	r3, r3, #16
 800c79e:	eba1 0808 	sub.w	r8, r1, r8
 800c7a2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c7a6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c7aa:	fa1f f888 	uxth.w	r8, r8
 800c7ae:	1419      	asrs	r1, r3, #16
 800c7b0:	454e      	cmp	r6, r9
 800c7b2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c7b6:	f84a 3b04 	str.w	r3, [sl], #4
 800c7ba:	d8e7      	bhi.n	800c78c <__mdiff+0x80>
 800c7bc:	1b33      	subs	r3, r6, r4
 800c7be:	3b15      	subs	r3, #21
 800c7c0:	f023 0303 	bic.w	r3, r3, #3
 800c7c4:	3304      	adds	r3, #4
 800c7c6:	3415      	adds	r4, #21
 800c7c8:	42a6      	cmp	r6, r4
 800c7ca:	bf38      	it	cc
 800c7cc:	2304      	movcc	r3, #4
 800c7ce:	441d      	add	r5, r3
 800c7d0:	4473      	add	r3, lr
 800c7d2:	469e      	mov	lr, r3
 800c7d4:	462e      	mov	r6, r5
 800c7d6:	4566      	cmp	r6, ip
 800c7d8:	d30e      	bcc.n	800c7f8 <__mdiff+0xec>
 800c7da:	f10c 0203 	add.w	r2, ip, #3
 800c7de:	1b52      	subs	r2, r2, r5
 800c7e0:	f022 0203 	bic.w	r2, r2, #3
 800c7e4:	3d03      	subs	r5, #3
 800c7e6:	45ac      	cmp	ip, r5
 800c7e8:	bf38      	it	cc
 800c7ea:	2200      	movcc	r2, #0
 800c7ec:	441a      	add	r2, r3
 800c7ee:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c7f2:	b17b      	cbz	r3, 800c814 <__mdiff+0x108>
 800c7f4:	6107      	str	r7, [r0, #16]
 800c7f6:	e7a3      	b.n	800c740 <__mdiff+0x34>
 800c7f8:	f856 8b04 	ldr.w	r8, [r6], #4
 800c7fc:	fa11 f288 	uxtah	r2, r1, r8
 800c800:	1414      	asrs	r4, r2, #16
 800c802:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c806:	b292      	uxth	r2, r2
 800c808:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c80c:	f84e 2b04 	str.w	r2, [lr], #4
 800c810:	1421      	asrs	r1, r4, #16
 800c812:	e7e0      	b.n	800c7d6 <__mdiff+0xca>
 800c814:	3f01      	subs	r7, #1
 800c816:	e7ea      	b.n	800c7ee <__mdiff+0xe2>
 800c818:	0800ebcb 	.word	0x0800ebcb
 800c81c:	0800ebdc 	.word	0x0800ebdc

0800c820 <__d2b>:
 800c820:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c824:	4689      	mov	r9, r1
 800c826:	2101      	movs	r1, #1
 800c828:	ec57 6b10 	vmov	r6, r7, d0
 800c82c:	4690      	mov	r8, r2
 800c82e:	f7ff fccf 	bl	800c1d0 <_Balloc>
 800c832:	4604      	mov	r4, r0
 800c834:	b930      	cbnz	r0, 800c844 <__d2b+0x24>
 800c836:	4602      	mov	r2, r0
 800c838:	4b25      	ldr	r3, [pc, #148]	; (800c8d0 <__d2b+0xb0>)
 800c83a:	4826      	ldr	r0, [pc, #152]	; (800c8d4 <__d2b+0xb4>)
 800c83c:	f240 310a 	movw	r1, #778	; 0x30a
 800c840:	f000 faac 	bl	800cd9c <__assert_func>
 800c844:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c848:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c84c:	bb35      	cbnz	r5, 800c89c <__d2b+0x7c>
 800c84e:	2e00      	cmp	r6, #0
 800c850:	9301      	str	r3, [sp, #4]
 800c852:	d028      	beq.n	800c8a6 <__d2b+0x86>
 800c854:	4668      	mov	r0, sp
 800c856:	9600      	str	r6, [sp, #0]
 800c858:	f7ff fd82 	bl	800c360 <__lo0bits>
 800c85c:	9900      	ldr	r1, [sp, #0]
 800c85e:	b300      	cbz	r0, 800c8a2 <__d2b+0x82>
 800c860:	9a01      	ldr	r2, [sp, #4]
 800c862:	f1c0 0320 	rsb	r3, r0, #32
 800c866:	fa02 f303 	lsl.w	r3, r2, r3
 800c86a:	430b      	orrs	r3, r1
 800c86c:	40c2      	lsrs	r2, r0
 800c86e:	6163      	str	r3, [r4, #20]
 800c870:	9201      	str	r2, [sp, #4]
 800c872:	9b01      	ldr	r3, [sp, #4]
 800c874:	61a3      	str	r3, [r4, #24]
 800c876:	2b00      	cmp	r3, #0
 800c878:	bf14      	ite	ne
 800c87a:	2202      	movne	r2, #2
 800c87c:	2201      	moveq	r2, #1
 800c87e:	6122      	str	r2, [r4, #16]
 800c880:	b1d5      	cbz	r5, 800c8b8 <__d2b+0x98>
 800c882:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c886:	4405      	add	r5, r0
 800c888:	f8c9 5000 	str.w	r5, [r9]
 800c88c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c890:	f8c8 0000 	str.w	r0, [r8]
 800c894:	4620      	mov	r0, r4
 800c896:	b003      	add	sp, #12
 800c898:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c89c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c8a0:	e7d5      	b.n	800c84e <__d2b+0x2e>
 800c8a2:	6161      	str	r1, [r4, #20]
 800c8a4:	e7e5      	b.n	800c872 <__d2b+0x52>
 800c8a6:	a801      	add	r0, sp, #4
 800c8a8:	f7ff fd5a 	bl	800c360 <__lo0bits>
 800c8ac:	9b01      	ldr	r3, [sp, #4]
 800c8ae:	6163      	str	r3, [r4, #20]
 800c8b0:	2201      	movs	r2, #1
 800c8b2:	6122      	str	r2, [r4, #16]
 800c8b4:	3020      	adds	r0, #32
 800c8b6:	e7e3      	b.n	800c880 <__d2b+0x60>
 800c8b8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c8bc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c8c0:	f8c9 0000 	str.w	r0, [r9]
 800c8c4:	6918      	ldr	r0, [r3, #16]
 800c8c6:	f7ff fd2b 	bl	800c320 <__hi0bits>
 800c8ca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c8ce:	e7df      	b.n	800c890 <__d2b+0x70>
 800c8d0:	0800ebcb 	.word	0x0800ebcb
 800c8d4:	0800ebdc 	.word	0x0800ebdc

0800c8d8 <_calloc_r>:
 800c8d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c8da:	fba1 2402 	umull	r2, r4, r1, r2
 800c8de:	b94c      	cbnz	r4, 800c8f4 <_calloc_r+0x1c>
 800c8e0:	4611      	mov	r1, r2
 800c8e2:	9201      	str	r2, [sp, #4]
 800c8e4:	f000 f87a 	bl	800c9dc <_malloc_r>
 800c8e8:	9a01      	ldr	r2, [sp, #4]
 800c8ea:	4605      	mov	r5, r0
 800c8ec:	b930      	cbnz	r0, 800c8fc <_calloc_r+0x24>
 800c8ee:	4628      	mov	r0, r5
 800c8f0:	b003      	add	sp, #12
 800c8f2:	bd30      	pop	{r4, r5, pc}
 800c8f4:	220c      	movs	r2, #12
 800c8f6:	6002      	str	r2, [r0, #0]
 800c8f8:	2500      	movs	r5, #0
 800c8fa:	e7f8      	b.n	800c8ee <_calloc_r+0x16>
 800c8fc:	4621      	mov	r1, r4
 800c8fe:	f7fe f92d 	bl	800ab5c <memset>
 800c902:	e7f4      	b.n	800c8ee <_calloc_r+0x16>

0800c904 <_free_r>:
 800c904:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c906:	2900      	cmp	r1, #0
 800c908:	d044      	beq.n	800c994 <_free_r+0x90>
 800c90a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c90e:	9001      	str	r0, [sp, #4]
 800c910:	2b00      	cmp	r3, #0
 800c912:	f1a1 0404 	sub.w	r4, r1, #4
 800c916:	bfb8      	it	lt
 800c918:	18e4      	addlt	r4, r4, r3
 800c91a:	f000 fa9b 	bl	800ce54 <__malloc_lock>
 800c91e:	4a1e      	ldr	r2, [pc, #120]	; (800c998 <_free_r+0x94>)
 800c920:	9801      	ldr	r0, [sp, #4]
 800c922:	6813      	ldr	r3, [r2, #0]
 800c924:	b933      	cbnz	r3, 800c934 <_free_r+0x30>
 800c926:	6063      	str	r3, [r4, #4]
 800c928:	6014      	str	r4, [r2, #0]
 800c92a:	b003      	add	sp, #12
 800c92c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c930:	f000 ba96 	b.w	800ce60 <__malloc_unlock>
 800c934:	42a3      	cmp	r3, r4
 800c936:	d908      	bls.n	800c94a <_free_r+0x46>
 800c938:	6825      	ldr	r5, [r4, #0]
 800c93a:	1961      	adds	r1, r4, r5
 800c93c:	428b      	cmp	r3, r1
 800c93e:	bf01      	itttt	eq
 800c940:	6819      	ldreq	r1, [r3, #0]
 800c942:	685b      	ldreq	r3, [r3, #4]
 800c944:	1949      	addeq	r1, r1, r5
 800c946:	6021      	streq	r1, [r4, #0]
 800c948:	e7ed      	b.n	800c926 <_free_r+0x22>
 800c94a:	461a      	mov	r2, r3
 800c94c:	685b      	ldr	r3, [r3, #4]
 800c94e:	b10b      	cbz	r3, 800c954 <_free_r+0x50>
 800c950:	42a3      	cmp	r3, r4
 800c952:	d9fa      	bls.n	800c94a <_free_r+0x46>
 800c954:	6811      	ldr	r1, [r2, #0]
 800c956:	1855      	adds	r5, r2, r1
 800c958:	42a5      	cmp	r5, r4
 800c95a:	d10b      	bne.n	800c974 <_free_r+0x70>
 800c95c:	6824      	ldr	r4, [r4, #0]
 800c95e:	4421      	add	r1, r4
 800c960:	1854      	adds	r4, r2, r1
 800c962:	42a3      	cmp	r3, r4
 800c964:	6011      	str	r1, [r2, #0]
 800c966:	d1e0      	bne.n	800c92a <_free_r+0x26>
 800c968:	681c      	ldr	r4, [r3, #0]
 800c96a:	685b      	ldr	r3, [r3, #4]
 800c96c:	6053      	str	r3, [r2, #4]
 800c96e:	4421      	add	r1, r4
 800c970:	6011      	str	r1, [r2, #0]
 800c972:	e7da      	b.n	800c92a <_free_r+0x26>
 800c974:	d902      	bls.n	800c97c <_free_r+0x78>
 800c976:	230c      	movs	r3, #12
 800c978:	6003      	str	r3, [r0, #0]
 800c97a:	e7d6      	b.n	800c92a <_free_r+0x26>
 800c97c:	6825      	ldr	r5, [r4, #0]
 800c97e:	1961      	adds	r1, r4, r5
 800c980:	428b      	cmp	r3, r1
 800c982:	bf04      	itt	eq
 800c984:	6819      	ldreq	r1, [r3, #0]
 800c986:	685b      	ldreq	r3, [r3, #4]
 800c988:	6063      	str	r3, [r4, #4]
 800c98a:	bf04      	itt	eq
 800c98c:	1949      	addeq	r1, r1, r5
 800c98e:	6021      	streq	r1, [r4, #0]
 800c990:	6054      	str	r4, [r2, #4]
 800c992:	e7ca      	b.n	800c92a <_free_r+0x26>
 800c994:	b003      	add	sp, #12
 800c996:	bd30      	pop	{r4, r5, pc}
 800c998:	20002148 	.word	0x20002148

0800c99c <sbrk_aligned>:
 800c99c:	b570      	push	{r4, r5, r6, lr}
 800c99e:	4e0e      	ldr	r6, [pc, #56]	; (800c9d8 <sbrk_aligned+0x3c>)
 800c9a0:	460c      	mov	r4, r1
 800c9a2:	6831      	ldr	r1, [r6, #0]
 800c9a4:	4605      	mov	r5, r0
 800c9a6:	b911      	cbnz	r1, 800c9ae <sbrk_aligned+0x12>
 800c9a8:	f000 f9e8 	bl	800cd7c <_sbrk_r>
 800c9ac:	6030      	str	r0, [r6, #0]
 800c9ae:	4621      	mov	r1, r4
 800c9b0:	4628      	mov	r0, r5
 800c9b2:	f000 f9e3 	bl	800cd7c <_sbrk_r>
 800c9b6:	1c43      	adds	r3, r0, #1
 800c9b8:	d00a      	beq.n	800c9d0 <sbrk_aligned+0x34>
 800c9ba:	1cc4      	adds	r4, r0, #3
 800c9bc:	f024 0403 	bic.w	r4, r4, #3
 800c9c0:	42a0      	cmp	r0, r4
 800c9c2:	d007      	beq.n	800c9d4 <sbrk_aligned+0x38>
 800c9c4:	1a21      	subs	r1, r4, r0
 800c9c6:	4628      	mov	r0, r5
 800c9c8:	f000 f9d8 	bl	800cd7c <_sbrk_r>
 800c9cc:	3001      	adds	r0, #1
 800c9ce:	d101      	bne.n	800c9d4 <sbrk_aligned+0x38>
 800c9d0:	f04f 34ff 	mov.w	r4, #4294967295
 800c9d4:	4620      	mov	r0, r4
 800c9d6:	bd70      	pop	{r4, r5, r6, pc}
 800c9d8:	2000214c 	.word	0x2000214c

0800c9dc <_malloc_r>:
 800c9dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9e0:	1ccd      	adds	r5, r1, #3
 800c9e2:	f025 0503 	bic.w	r5, r5, #3
 800c9e6:	3508      	adds	r5, #8
 800c9e8:	2d0c      	cmp	r5, #12
 800c9ea:	bf38      	it	cc
 800c9ec:	250c      	movcc	r5, #12
 800c9ee:	2d00      	cmp	r5, #0
 800c9f0:	4607      	mov	r7, r0
 800c9f2:	db01      	blt.n	800c9f8 <_malloc_r+0x1c>
 800c9f4:	42a9      	cmp	r1, r5
 800c9f6:	d905      	bls.n	800ca04 <_malloc_r+0x28>
 800c9f8:	230c      	movs	r3, #12
 800c9fa:	603b      	str	r3, [r7, #0]
 800c9fc:	2600      	movs	r6, #0
 800c9fe:	4630      	mov	r0, r6
 800ca00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca04:	4e2e      	ldr	r6, [pc, #184]	; (800cac0 <_malloc_r+0xe4>)
 800ca06:	f000 fa25 	bl	800ce54 <__malloc_lock>
 800ca0a:	6833      	ldr	r3, [r6, #0]
 800ca0c:	461c      	mov	r4, r3
 800ca0e:	bb34      	cbnz	r4, 800ca5e <_malloc_r+0x82>
 800ca10:	4629      	mov	r1, r5
 800ca12:	4638      	mov	r0, r7
 800ca14:	f7ff ffc2 	bl	800c99c <sbrk_aligned>
 800ca18:	1c43      	adds	r3, r0, #1
 800ca1a:	4604      	mov	r4, r0
 800ca1c:	d14d      	bne.n	800caba <_malloc_r+0xde>
 800ca1e:	6834      	ldr	r4, [r6, #0]
 800ca20:	4626      	mov	r6, r4
 800ca22:	2e00      	cmp	r6, #0
 800ca24:	d140      	bne.n	800caa8 <_malloc_r+0xcc>
 800ca26:	6823      	ldr	r3, [r4, #0]
 800ca28:	4631      	mov	r1, r6
 800ca2a:	4638      	mov	r0, r7
 800ca2c:	eb04 0803 	add.w	r8, r4, r3
 800ca30:	f000 f9a4 	bl	800cd7c <_sbrk_r>
 800ca34:	4580      	cmp	r8, r0
 800ca36:	d13a      	bne.n	800caae <_malloc_r+0xd2>
 800ca38:	6821      	ldr	r1, [r4, #0]
 800ca3a:	3503      	adds	r5, #3
 800ca3c:	1a6d      	subs	r5, r5, r1
 800ca3e:	f025 0503 	bic.w	r5, r5, #3
 800ca42:	3508      	adds	r5, #8
 800ca44:	2d0c      	cmp	r5, #12
 800ca46:	bf38      	it	cc
 800ca48:	250c      	movcc	r5, #12
 800ca4a:	4629      	mov	r1, r5
 800ca4c:	4638      	mov	r0, r7
 800ca4e:	f7ff ffa5 	bl	800c99c <sbrk_aligned>
 800ca52:	3001      	adds	r0, #1
 800ca54:	d02b      	beq.n	800caae <_malloc_r+0xd2>
 800ca56:	6823      	ldr	r3, [r4, #0]
 800ca58:	442b      	add	r3, r5
 800ca5a:	6023      	str	r3, [r4, #0]
 800ca5c:	e00e      	b.n	800ca7c <_malloc_r+0xa0>
 800ca5e:	6822      	ldr	r2, [r4, #0]
 800ca60:	1b52      	subs	r2, r2, r5
 800ca62:	d41e      	bmi.n	800caa2 <_malloc_r+0xc6>
 800ca64:	2a0b      	cmp	r2, #11
 800ca66:	d916      	bls.n	800ca96 <_malloc_r+0xba>
 800ca68:	1961      	adds	r1, r4, r5
 800ca6a:	42a3      	cmp	r3, r4
 800ca6c:	6025      	str	r5, [r4, #0]
 800ca6e:	bf18      	it	ne
 800ca70:	6059      	strne	r1, [r3, #4]
 800ca72:	6863      	ldr	r3, [r4, #4]
 800ca74:	bf08      	it	eq
 800ca76:	6031      	streq	r1, [r6, #0]
 800ca78:	5162      	str	r2, [r4, r5]
 800ca7a:	604b      	str	r3, [r1, #4]
 800ca7c:	4638      	mov	r0, r7
 800ca7e:	f104 060b 	add.w	r6, r4, #11
 800ca82:	f000 f9ed 	bl	800ce60 <__malloc_unlock>
 800ca86:	f026 0607 	bic.w	r6, r6, #7
 800ca8a:	1d23      	adds	r3, r4, #4
 800ca8c:	1af2      	subs	r2, r6, r3
 800ca8e:	d0b6      	beq.n	800c9fe <_malloc_r+0x22>
 800ca90:	1b9b      	subs	r3, r3, r6
 800ca92:	50a3      	str	r3, [r4, r2]
 800ca94:	e7b3      	b.n	800c9fe <_malloc_r+0x22>
 800ca96:	6862      	ldr	r2, [r4, #4]
 800ca98:	42a3      	cmp	r3, r4
 800ca9a:	bf0c      	ite	eq
 800ca9c:	6032      	streq	r2, [r6, #0]
 800ca9e:	605a      	strne	r2, [r3, #4]
 800caa0:	e7ec      	b.n	800ca7c <_malloc_r+0xa0>
 800caa2:	4623      	mov	r3, r4
 800caa4:	6864      	ldr	r4, [r4, #4]
 800caa6:	e7b2      	b.n	800ca0e <_malloc_r+0x32>
 800caa8:	4634      	mov	r4, r6
 800caaa:	6876      	ldr	r6, [r6, #4]
 800caac:	e7b9      	b.n	800ca22 <_malloc_r+0x46>
 800caae:	230c      	movs	r3, #12
 800cab0:	603b      	str	r3, [r7, #0]
 800cab2:	4638      	mov	r0, r7
 800cab4:	f000 f9d4 	bl	800ce60 <__malloc_unlock>
 800cab8:	e7a1      	b.n	800c9fe <_malloc_r+0x22>
 800caba:	6025      	str	r5, [r4, #0]
 800cabc:	e7de      	b.n	800ca7c <_malloc_r+0xa0>
 800cabe:	bf00      	nop
 800cac0:	20002148 	.word	0x20002148

0800cac4 <__ssputs_r>:
 800cac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cac8:	688e      	ldr	r6, [r1, #8]
 800caca:	429e      	cmp	r6, r3
 800cacc:	4682      	mov	sl, r0
 800cace:	460c      	mov	r4, r1
 800cad0:	4690      	mov	r8, r2
 800cad2:	461f      	mov	r7, r3
 800cad4:	d838      	bhi.n	800cb48 <__ssputs_r+0x84>
 800cad6:	898a      	ldrh	r2, [r1, #12]
 800cad8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cadc:	d032      	beq.n	800cb44 <__ssputs_r+0x80>
 800cade:	6825      	ldr	r5, [r4, #0]
 800cae0:	6909      	ldr	r1, [r1, #16]
 800cae2:	eba5 0901 	sub.w	r9, r5, r1
 800cae6:	6965      	ldr	r5, [r4, #20]
 800cae8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800caec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800caf0:	3301      	adds	r3, #1
 800caf2:	444b      	add	r3, r9
 800caf4:	106d      	asrs	r5, r5, #1
 800caf6:	429d      	cmp	r5, r3
 800caf8:	bf38      	it	cc
 800cafa:	461d      	movcc	r5, r3
 800cafc:	0553      	lsls	r3, r2, #21
 800cafe:	d531      	bpl.n	800cb64 <__ssputs_r+0xa0>
 800cb00:	4629      	mov	r1, r5
 800cb02:	f7ff ff6b 	bl	800c9dc <_malloc_r>
 800cb06:	4606      	mov	r6, r0
 800cb08:	b950      	cbnz	r0, 800cb20 <__ssputs_r+0x5c>
 800cb0a:	230c      	movs	r3, #12
 800cb0c:	f8ca 3000 	str.w	r3, [sl]
 800cb10:	89a3      	ldrh	r3, [r4, #12]
 800cb12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cb16:	81a3      	strh	r3, [r4, #12]
 800cb18:	f04f 30ff 	mov.w	r0, #4294967295
 800cb1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb20:	6921      	ldr	r1, [r4, #16]
 800cb22:	464a      	mov	r2, r9
 800cb24:	f7ff fb46 	bl	800c1b4 <memcpy>
 800cb28:	89a3      	ldrh	r3, [r4, #12]
 800cb2a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cb2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cb32:	81a3      	strh	r3, [r4, #12]
 800cb34:	6126      	str	r6, [r4, #16]
 800cb36:	6165      	str	r5, [r4, #20]
 800cb38:	444e      	add	r6, r9
 800cb3a:	eba5 0509 	sub.w	r5, r5, r9
 800cb3e:	6026      	str	r6, [r4, #0]
 800cb40:	60a5      	str	r5, [r4, #8]
 800cb42:	463e      	mov	r6, r7
 800cb44:	42be      	cmp	r6, r7
 800cb46:	d900      	bls.n	800cb4a <__ssputs_r+0x86>
 800cb48:	463e      	mov	r6, r7
 800cb4a:	6820      	ldr	r0, [r4, #0]
 800cb4c:	4632      	mov	r2, r6
 800cb4e:	4641      	mov	r1, r8
 800cb50:	f000 f966 	bl	800ce20 <memmove>
 800cb54:	68a3      	ldr	r3, [r4, #8]
 800cb56:	1b9b      	subs	r3, r3, r6
 800cb58:	60a3      	str	r3, [r4, #8]
 800cb5a:	6823      	ldr	r3, [r4, #0]
 800cb5c:	4433      	add	r3, r6
 800cb5e:	6023      	str	r3, [r4, #0]
 800cb60:	2000      	movs	r0, #0
 800cb62:	e7db      	b.n	800cb1c <__ssputs_r+0x58>
 800cb64:	462a      	mov	r2, r5
 800cb66:	f000 f981 	bl	800ce6c <_realloc_r>
 800cb6a:	4606      	mov	r6, r0
 800cb6c:	2800      	cmp	r0, #0
 800cb6e:	d1e1      	bne.n	800cb34 <__ssputs_r+0x70>
 800cb70:	6921      	ldr	r1, [r4, #16]
 800cb72:	4650      	mov	r0, sl
 800cb74:	f7ff fec6 	bl	800c904 <_free_r>
 800cb78:	e7c7      	b.n	800cb0a <__ssputs_r+0x46>
	...

0800cb7c <_svfiprintf_r>:
 800cb7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb80:	4698      	mov	r8, r3
 800cb82:	898b      	ldrh	r3, [r1, #12]
 800cb84:	061b      	lsls	r3, r3, #24
 800cb86:	b09d      	sub	sp, #116	; 0x74
 800cb88:	4607      	mov	r7, r0
 800cb8a:	460d      	mov	r5, r1
 800cb8c:	4614      	mov	r4, r2
 800cb8e:	d50e      	bpl.n	800cbae <_svfiprintf_r+0x32>
 800cb90:	690b      	ldr	r3, [r1, #16]
 800cb92:	b963      	cbnz	r3, 800cbae <_svfiprintf_r+0x32>
 800cb94:	2140      	movs	r1, #64	; 0x40
 800cb96:	f7ff ff21 	bl	800c9dc <_malloc_r>
 800cb9a:	6028      	str	r0, [r5, #0]
 800cb9c:	6128      	str	r0, [r5, #16]
 800cb9e:	b920      	cbnz	r0, 800cbaa <_svfiprintf_r+0x2e>
 800cba0:	230c      	movs	r3, #12
 800cba2:	603b      	str	r3, [r7, #0]
 800cba4:	f04f 30ff 	mov.w	r0, #4294967295
 800cba8:	e0d1      	b.n	800cd4e <_svfiprintf_r+0x1d2>
 800cbaa:	2340      	movs	r3, #64	; 0x40
 800cbac:	616b      	str	r3, [r5, #20]
 800cbae:	2300      	movs	r3, #0
 800cbb0:	9309      	str	r3, [sp, #36]	; 0x24
 800cbb2:	2320      	movs	r3, #32
 800cbb4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cbb8:	f8cd 800c 	str.w	r8, [sp, #12]
 800cbbc:	2330      	movs	r3, #48	; 0x30
 800cbbe:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800cd68 <_svfiprintf_r+0x1ec>
 800cbc2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cbc6:	f04f 0901 	mov.w	r9, #1
 800cbca:	4623      	mov	r3, r4
 800cbcc:	469a      	mov	sl, r3
 800cbce:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cbd2:	b10a      	cbz	r2, 800cbd8 <_svfiprintf_r+0x5c>
 800cbd4:	2a25      	cmp	r2, #37	; 0x25
 800cbd6:	d1f9      	bne.n	800cbcc <_svfiprintf_r+0x50>
 800cbd8:	ebba 0b04 	subs.w	fp, sl, r4
 800cbdc:	d00b      	beq.n	800cbf6 <_svfiprintf_r+0x7a>
 800cbde:	465b      	mov	r3, fp
 800cbe0:	4622      	mov	r2, r4
 800cbe2:	4629      	mov	r1, r5
 800cbe4:	4638      	mov	r0, r7
 800cbe6:	f7ff ff6d 	bl	800cac4 <__ssputs_r>
 800cbea:	3001      	adds	r0, #1
 800cbec:	f000 80aa 	beq.w	800cd44 <_svfiprintf_r+0x1c8>
 800cbf0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cbf2:	445a      	add	r2, fp
 800cbf4:	9209      	str	r2, [sp, #36]	; 0x24
 800cbf6:	f89a 3000 	ldrb.w	r3, [sl]
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	f000 80a2 	beq.w	800cd44 <_svfiprintf_r+0x1c8>
 800cc00:	2300      	movs	r3, #0
 800cc02:	f04f 32ff 	mov.w	r2, #4294967295
 800cc06:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cc0a:	f10a 0a01 	add.w	sl, sl, #1
 800cc0e:	9304      	str	r3, [sp, #16]
 800cc10:	9307      	str	r3, [sp, #28]
 800cc12:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cc16:	931a      	str	r3, [sp, #104]	; 0x68
 800cc18:	4654      	mov	r4, sl
 800cc1a:	2205      	movs	r2, #5
 800cc1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc20:	4851      	ldr	r0, [pc, #324]	; (800cd68 <_svfiprintf_r+0x1ec>)
 800cc22:	f7f3 fadd 	bl	80001e0 <memchr>
 800cc26:	9a04      	ldr	r2, [sp, #16]
 800cc28:	b9d8      	cbnz	r0, 800cc62 <_svfiprintf_r+0xe6>
 800cc2a:	06d0      	lsls	r0, r2, #27
 800cc2c:	bf44      	itt	mi
 800cc2e:	2320      	movmi	r3, #32
 800cc30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cc34:	0711      	lsls	r1, r2, #28
 800cc36:	bf44      	itt	mi
 800cc38:	232b      	movmi	r3, #43	; 0x2b
 800cc3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cc3e:	f89a 3000 	ldrb.w	r3, [sl]
 800cc42:	2b2a      	cmp	r3, #42	; 0x2a
 800cc44:	d015      	beq.n	800cc72 <_svfiprintf_r+0xf6>
 800cc46:	9a07      	ldr	r2, [sp, #28]
 800cc48:	4654      	mov	r4, sl
 800cc4a:	2000      	movs	r0, #0
 800cc4c:	f04f 0c0a 	mov.w	ip, #10
 800cc50:	4621      	mov	r1, r4
 800cc52:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cc56:	3b30      	subs	r3, #48	; 0x30
 800cc58:	2b09      	cmp	r3, #9
 800cc5a:	d94e      	bls.n	800ccfa <_svfiprintf_r+0x17e>
 800cc5c:	b1b0      	cbz	r0, 800cc8c <_svfiprintf_r+0x110>
 800cc5e:	9207      	str	r2, [sp, #28]
 800cc60:	e014      	b.n	800cc8c <_svfiprintf_r+0x110>
 800cc62:	eba0 0308 	sub.w	r3, r0, r8
 800cc66:	fa09 f303 	lsl.w	r3, r9, r3
 800cc6a:	4313      	orrs	r3, r2
 800cc6c:	9304      	str	r3, [sp, #16]
 800cc6e:	46a2      	mov	sl, r4
 800cc70:	e7d2      	b.n	800cc18 <_svfiprintf_r+0x9c>
 800cc72:	9b03      	ldr	r3, [sp, #12]
 800cc74:	1d19      	adds	r1, r3, #4
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	9103      	str	r1, [sp, #12]
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	bfbb      	ittet	lt
 800cc7e:	425b      	neglt	r3, r3
 800cc80:	f042 0202 	orrlt.w	r2, r2, #2
 800cc84:	9307      	strge	r3, [sp, #28]
 800cc86:	9307      	strlt	r3, [sp, #28]
 800cc88:	bfb8      	it	lt
 800cc8a:	9204      	strlt	r2, [sp, #16]
 800cc8c:	7823      	ldrb	r3, [r4, #0]
 800cc8e:	2b2e      	cmp	r3, #46	; 0x2e
 800cc90:	d10c      	bne.n	800ccac <_svfiprintf_r+0x130>
 800cc92:	7863      	ldrb	r3, [r4, #1]
 800cc94:	2b2a      	cmp	r3, #42	; 0x2a
 800cc96:	d135      	bne.n	800cd04 <_svfiprintf_r+0x188>
 800cc98:	9b03      	ldr	r3, [sp, #12]
 800cc9a:	1d1a      	adds	r2, r3, #4
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	9203      	str	r2, [sp, #12]
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	bfb8      	it	lt
 800cca4:	f04f 33ff 	movlt.w	r3, #4294967295
 800cca8:	3402      	adds	r4, #2
 800ccaa:	9305      	str	r3, [sp, #20]
 800ccac:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800cd78 <_svfiprintf_r+0x1fc>
 800ccb0:	7821      	ldrb	r1, [r4, #0]
 800ccb2:	2203      	movs	r2, #3
 800ccb4:	4650      	mov	r0, sl
 800ccb6:	f7f3 fa93 	bl	80001e0 <memchr>
 800ccba:	b140      	cbz	r0, 800ccce <_svfiprintf_r+0x152>
 800ccbc:	2340      	movs	r3, #64	; 0x40
 800ccbe:	eba0 000a 	sub.w	r0, r0, sl
 800ccc2:	fa03 f000 	lsl.w	r0, r3, r0
 800ccc6:	9b04      	ldr	r3, [sp, #16]
 800ccc8:	4303      	orrs	r3, r0
 800ccca:	3401      	adds	r4, #1
 800cccc:	9304      	str	r3, [sp, #16]
 800ccce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ccd2:	4826      	ldr	r0, [pc, #152]	; (800cd6c <_svfiprintf_r+0x1f0>)
 800ccd4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ccd8:	2206      	movs	r2, #6
 800ccda:	f7f3 fa81 	bl	80001e0 <memchr>
 800ccde:	2800      	cmp	r0, #0
 800cce0:	d038      	beq.n	800cd54 <_svfiprintf_r+0x1d8>
 800cce2:	4b23      	ldr	r3, [pc, #140]	; (800cd70 <_svfiprintf_r+0x1f4>)
 800cce4:	bb1b      	cbnz	r3, 800cd2e <_svfiprintf_r+0x1b2>
 800cce6:	9b03      	ldr	r3, [sp, #12]
 800cce8:	3307      	adds	r3, #7
 800ccea:	f023 0307 	bic.w	r3, r3, #7
 800ccee:	3308      	adds	r3, #8
 800ccf0:	9303      	str	r3, [sp, #12]
 800ccf2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ccf4:	4433      	add	r3, r6
 800ccf6:	9309      	str	r3, [sp, #36]	; 0x24
 800ccf8:	e767      	b.n	800cbca <_svfiprintf_r+0x4e>
 800ccfa:	fb0c 3202 	mla	r2, ip, r2, r3
 800ccfe:	460c      	mov	r4, r1
 800cd00:	2001      	movs	r0, #1
 800cd02:	e7a5      	b.n	800cc50 <_svfiprintf_r+0xd4>
 800cd04:	2300      	movs	r3, #0
 800cd06:	3401      	adds	r4, #1
 800cd08:	9305      	str	r3, [sp, #20]
 800cd0a:	4619      	mov	r1, r3
 800cd0c:	f04f 0c0a 	mov.w	ip, #10
 800cd10:	4620      	mov	r0, r4
 800cd12:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cd16:	3a30      	subs	r2, #48	; 0x30
 800cd18:	2a09      	cmp	r2, #9
 800cd1a:	d903      	bls.n	800cd24 <_svfiprintf_r+0x1a8>
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d0c5      	beq.n	800ccac <_svfiprintf_r+0x130>
 800cd20:	9105      	str	r1, [sp, #20]
 800cd22:	e7c3      	b.n	800ccac <_svfiprintf_r+0x130>
 800cd24:	fb0c 2101 	mla	r1, ip, r1, r2
 800cd28:	4604      	mov	r4, r0
 800cd2a:	2301      	movs	r3, #1
 800cd2c:	e7f0      	b.n	800cd10 <_svfiprintf_r+0x194>
 800cd2e:	ab03      	add	r3, sp, #12
 800cd30:	9300      	str	r3, [sp, #0]
 800cd32:	462a      	mov	r2, r5
 800cd34:	4b0f      	ldr	r3, [pc, #60]	; (800cd74 <_svfiprintf_r+0x1f8>)
 800cd36:	a904      	add	r1, sp, #16
 800cd38:	4638      	mov	r0, r7
 800cd3a:	f7fd ffb7 	bl	800acac <_printf_float>
 800cd3e:	1c42      	adds	r2, r0, #1
 800cd40:	4606      	mov	r6, r0
 800cd42:	d1d6      	bne.n	800ccf2 <_svfiprintf_r+0x176>
 800cd44:	89ab      	ldrh	r3, [r5, #12]
 800cd46:	065b      	lsls	r3, r3, #25
 800cd48:	f53f af2c 	bmi.w	800cba4 <_svfiprintf_r+0x28>
 800cd4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cd4e:	b01d      	add	sp, #116	; 0x74
 800cd50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd54:	ab03      	add	r3, sp, #12
 800cd56:	9300      	str	r3, [sp, #0]
 800cd58:	462a      	mov	r2, r5
 800cd5a:	4b06      	ldr	r3, [pc, #24]	; (800cd74 <_svfiprintf_r+0x1f8>)
 800cd5c:	a904      	add	r1, sp, #16
 800cd5e:	4638      	mov	r0, r7
 800cd60:	f7fe fa48 	bl	800b1f4 <_printf_i>
 800cd64:	e7eb      	b.n	800cd3e <_svfiprintf_r+0x1c2>
 800cd66:	bf00      	nop
 800cd68:	0800ed34 	.word	0x0800ed34
 800cd6c:	0800ed3e 	.word	0x0800ed3e
 800cd70:	0800acad 	.word	0x0800acad
 800cd74:	0800cac5 	.word	0x0800cac5
 800cd78:	0800ed3a 	.word	0x0800ed3a

0800cd7c <_sbrk_r>:
 800cd7c:	b538      	push	{r3, r4, r5, lr}
 800cd7e:	4d06      	ldr	r5, [pc, #24]	; (800cd98 <_sbrk_r+0x1c>)
 800cd80:	2300      	movs	r3, #0
 800cd82:	4604      	mov	r4, r0
 800cd84:	4608      	mov	r0, r1
 800cd86:	602b      	str	r3, [r5, #0]
 800cd88:	f7f5 f9a2 	bl	80020d0 <_sbrk>
 800cd8c:	1c43      	adds	r3, r0, #1
 800cd8e:	d102      	bne.n	800cd96 <_sbrk_r+0x1a>
 800cd90:	682b      	ldr	r3, [r5, #0]
 800cd92:	b103      	cbz	r3, 800cd96 <_sbrk_r+0x1a>
 800cd94:	6023      	str	r3, [r4, #0]
 800cd96:	bd38      	pop	{r3, r4, r5, pc}
 800cd98:	20002150 	.word	0x20002150

0800cd9c <__assert_func>:
 800cd9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cd9e:	4614      	mov	r4, r2
 800cda0:	461a      	mov	r2, r3
 800cda2:	4b09      	ldr	r3, [pc, #36]	; (800cdc8 <__assert_func+0x2c>)
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	4605      	mov	r5, r0
 800cda8:	68d8      	ldr	r0, [r3, #12]
 800cdaa:	b14c      	cbz	r4, 800cdc0 <__assert_func+0x24>
 800cdac:	4b07      	ldr	r3, [pc, #28]	; (800cdcc <__assert_func+0x30>)
 800cdae:	9100      	str	r1, [sp, #0]
 800cdb0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cdb4:	4906      	ldr	r1, [pc, #24]	; (800cdd0 <__assert_func+0x34>)
 800cdb6:	462b      	mov	r3, r5
 800cdb8:	f000 f80e 	bl	800cdd8 <fiprintf>
 800cdbc:	f000 faac 	bl	800d318 <abort>
 800cdc0:	4b04      	ldr	r3, [pc, #16]	; (800cdd4 <__assert_func+0x38>)
 800cdc2:	461c      	mov	r4, r3
 800cdc4:	e7f3      	b.n	800cdae <__assert_func+0x12>
 800cdc6:	bf00      	nop
 800cdc8:	20000108 	.word	0x20000108
 800cdcc:	0800ed45 	.word	0x0800ed45
 800cdd0:	0800ed52 	.word	0x0800ed52
 800cdd4:	0800ed80 	.word	0x0800ed80

0800cdd8 <fiprintf>:
 800cdd8:	b40e      	push	{r1, r2, r3}
 800cdda:	b503      	push	{r0, r1, lr}
 800cddc:	4601      	mov	r1, r0
 800cdde:	ab03      	add	r3, sp, #12
 800cde0:	4805      	ldr	r0, [pc, #20]	; (800cdf8 <fiprintf+0x20>)
 800cde2:	f853 2b04 	ldr.w	r2, [r3], #4
 800cde6:	6800      	ldr	r0, [r0, #0]
 800cde8:	9301      	str	r3, [sp, #4]
 800cdea:	f000 f897 	bl	800cf1c <_vfiprintf_r>
 800cdee:	b002      	add	sp, #8
 800cdf0:	f85d eb04 	ldr.w	lr, [sp], #4
 800cdf4:	b003      	add	sp, #12
 800cdf6:	4770      	bx	lr
 800cdf8:	20000108 	.word	0x20000108

0800cdfc <__ascii_mbtowc>:
 800cdfc:	b082      	sub	sp, #8
 800cdfe:	b901      	cbnz	r1, 800ce02 <__ascii_mbtowc+0x6>
 800ce00:	a901      	add	r1, sp, #4
 800ce02:	b142      	cbz	r2, 800ce16 <__ascii_mbtowc+0x1a>
 800ce04:	b14b      	cbz	r3, 800ce1a <__ascii_mbtowc+0x1e>
 800ce06:	7813      	ldrb	r3, [r2, #0]
 800ce08:	600b      	str	r3, [r1, #0]
 800ce0a:	7812      	ldrb	r2, [r2, #0]
 800ce0c:	1e10      	subs	r0, r2, #0
 800ce0e:	bf18      	it	ne
 800ce10:	2001      	movne	r0, #1
 800ce12:	b002      	add	sp, #8
 800ce14:	4770      	bx	lr
 800ce16:	4610      	mov	r0, r2
 800ce18:	e7fb      	b.n	800ce12 <__ascii_mbtowc+0x16>
 800ce1a:	f06f 0001 	mvn.w	r0, #1
 800ce1e:	e7f8      	b.n	800ce12 <__ascii_mbtowc+0x16>

0800ce20 <memmove>:
 800ce20:	4288      	cmp	r0, r1
 800ce22:	b510      	push	{r4, lr}
 800ce24:	eb01 0402 	add.w	r4, r1, r2
 800ce28:	d902      	bls.n	800ce30 <memmove+0x10>
 800ce2a:	4284      	cmp	r4, r0
 800ce2c:	4623      	mov	r3, r4
 800ce2e:	d807      	bhi.n	800ce40 <memmove+0x20>
 800ce30:	1e43      	subs	r3, r0, #1
 800ce32:	42a1      	cmp	r1, r4
 800ce34:	d008      	beq.n	800ce48 <memmove+0x28>
 800ce36:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ce3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ce3e:	e7f8      	b.n	800ce32 <memmove+0x12>
 800ce40:	4402      	add	r2, r0
 800ce42:	4601      	mov	r1, r0
 800ce44:	428a      	cmp	r2, r1
 800ce46:	d100      	bne.n	800ce4a <memmove+0x2a>
 800ce48:	bd10      	pop	{r4, pc}
 800ce4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ce4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ce52:	e7f7      	b.n	800ce44 <memmove+0x24>

0800ce54 <__malloc_lock>:
 800ce54:	4801      	ldr	r0, [pc, #4]	; (800ce5c <__malloc_lock+0x8>)
 800ce56:	f000 bc1f 	b.w	800d698 <__retarget_lock_acquire_recursive>
 800ce5a:	bf00      	nop
 800ce5c:	20002154 	.word	0x20002154

0800ce60 <__malloc_unlock>:
 800ce60:	4801      	ldr	r0, [pc, #4]	; (800ce68 <__malloc_unlock+0x8>)
 800ce62:	f000 bc1a 	b.w	800d69a <__retarget_lock_release_recursive>
 800ce66:	bf00      	nop
 800ce68:	20002154 	.word	0x20002154

0800ce6c <_realloc_r>:
 800ce6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce70:	4680      	mov	r8, r0
 800ce72:	4614      	mov	r4, r2
 800ce74:	460e      	mov	r6, r1
 800ce76:	b921      	cbnz	r1, 800ce82 <_realloc_r+0x16>
 800ce78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ce7c:	4611      	mov	r1, r2
 800ce7e:	f7ff bdad 	b.w	800c9dc <_malloc_r>
 800ce82:	b92a      	cbnz	r2, 800ce90 <_realloc_r+0x24>
 800ce84:	f7ff fd3e 	bl	800c904 <_free_r>
 800ce88:	4625      	mov	r5, r4
 800ce8a:	4628      	mov	r0, r5
 800ce8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce90:	f000 fc6a 	bl	800d768 <_malloc_usable_size_r>
 800ce94:	4284      	cmp	r4, r0
 800ce96:	4607      	mov	r7, r0
 800ce98:	d802      	bhi.n	800cea0 <_realloc_r+0x34>
 800ce9a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ce9e:	d812      	bhi.n	800cec6 <_realloc_r+0x5a>
 800cea0:	4621      	mov	r1, r4
 800cea2:	4640      	mov	r0, r8
 800cea4:	f7ff fd9a 	bl	800c9dc <_malloc_r>
 800cea8:	4605      	mov	r5, r0
 800ceaa:	2800      	cmp	r0, #0
 800ceac:	d0ed      	beq.n	800ce8a <_realloc_r+0x1e>
 800ceae:	42bc      	cmp	r4, r7
 800ceb0:	4622      	mov	r2, r4
 800ceb2:	4631      	mov	r1, r6
 800ceb4:	bf28      	it	cs
 800ceb6:	463a      	movcs	r2, r7
 800ceb8:	f7ff f97c 	bl	800c1b4 <memcpy>
 800cebc:	4631      	mov	r1, r6
 800cebe:	4640      	mov	r0, r8
 800cec0:	f7ff fd20 	bl	800c904 <_free_r>
 800cec4:	e7e1      	b.n	800ce8a <_realloc_r+0x1e>
 800cec6:	4635      	mov	r5, r6
 800cec8:	e7df      	b.n	800ce8a <_realloc_r+0x1e>

0800ceca <__sfputc_r>:
 800ceca:	6893      	ldr	r3, [r2, #8]
 800cecc:	3b01      	subs	r3, #1
 800cece:	2b00      	cmp	r3, #0
 800ced0:	b410      	push	{r4}
 800ced2:	6093      	str	r3, [r2, #8]
 800ced4:	da08      	bge.n	800cee8 <__sfputc_r+0x1e>
 800ced6:	6994      	ldr	r4, [r2, #24]
 800ced8:	42a3      	cmp	r3, r4
 800ceda:	db01      	blt.n	800cee0 <__sfputc_r+0x16>
 800cedc:	290a      	cmp	r1, #10
 800cede:	d103      	bne.n	800cee8 <__sfputc_r+0x1e>
 800cee0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cee4:	f000 b94a 	b.w	800d17c <__swbuf_r>
 800cee8:	6813      	ldr	r3, [r2, #0]
 800ceea:	1c58      	adds	r0, r3, #1
 800ceec:	6010      	str	r0, [r2, #0]
 800ceee:	7019      	strb	r1, [r3, #0]
 800cef0:	4608      	mov	r0, r1
 800cef2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cef6:	4770      	bx	lr

0800cef8 <__sfputs_r>:
 800cef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cefa:	4606      	mov	r6, r0
 800cefc:	460f      	mov	r7, r1
 800cefe:	4614      	mov	r4, r2
 800cf00:	18d5      	adds	r5, r2, r3
 800cf02:	42ac      	cmp	r4, r5
 800cf04:	d101      	bne.n	800cf0a <__sfputs_r+0x12>
 800cf06:	2000      	movs	r0, #0
 800cf08:	e007      	b.n	800cf1a <__sfputs_r+0x22>
 800cf0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf0e:	463a      	mov	r2, r7
 800cf10:	4630      	mov	r0, r6
 800cf12:	f7ff ffda 	bl	800ceca <__sfputc_r>
 800cf16:	1c43      	adds	r3, r0, #1
 800cf18:	d1f3      	bne.n	800cf02 <__sfputs_r+0xa>
 800cf1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cf1c <_vfiprintf_r>:
 800cf1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf20:	460d      	mov	r5, r1
 800cf22:	b09d      	sub	sp, #116	; 0x74
 800cf24:	4614      	mov	r4, r2
 800cf26:	4698      	mov	r8, r3
 800cf28:	4606      	mov	r6, r0
 800cf2a:	b118      	cbz	r0, 800cf34 <_vfiprintf_r+0x18>
 800cf2c:	6983      	ldr	r3, [r0, #24]
 800cf2e:	b90b      	cbnz	r3, 800cf34 <_vfiprintf_r+0x18>
 800cf30:	f000 fb14 	bl	800d55c <__sinit>
 800cf34:	4b89      	ldr	r3, [pc, #548]	; (800d15c <_vfiprintf_r+0x240>)
 800cf36:	429d      	cmp	r5, r3
 800cf38:	d11b      	bne.n	800cf72 <_vfiprintf_r+0x56>
 800cf3a:	6875      	ldr	r5, [r6, #4]
 800cf3c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cf3e:	07d9      	lsls	r1, r3, #31
 800cf40:	d405      	bmi.n	800cf4e <_vfiprintf_r+0x32>
 800cf42:	89ab      	ldrh	r3, [r5, #12]
 800cf44:	059a      	lsls	r2, r3, #22
 800cf46:	d402      	bmi.n	800cf4e <_vfiprintf_r+0x32>
 800cf48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cf4a:	f000 fba5 	bl	800d698 <__retarget_lock_acquire_recursive>
 800cf4e:	89ab      	ldrh	r3, [r5, #12]
 800cf50:	071b      	lsls	r3, r3, #28
 800cf52:	d501      	bpl.n	800cf58 <_vfiprintf_r+0x3c>
 800cf54:	692b      	ldr	r3, [r5, #16]
 800cf56:	b9eb      	cbnz	r3, 800cf94 <_vfiprintf_r+0x78>
 800cf58:	4629      	mov	r1, r5
 800cf5a:	4630      	mov	r0, r6
 800cf5c:	f000 f96e 	bl	800d23c <__swsetup_r>
 800cf60:	b1c0      	cbz	r0, 800cf94 <_vfiprintf_r+0x78>
 800cf62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cf64:	07dc      	lsls	r4, r3, #31
 800cf66:	d50e      	bpl.n	800cf86 <_vfiprintf_r+0x6a>
 800cf68:	f04f 30ff 	mov.w	r0, #4294967295
 800cf6c:	b01d      	add	sp, #116	; 0x74
 800cf6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf72:	4b7b      	ldr	r3, [pc, #492]	; (800d160 <_vfiprintf_r+0x244>)
 800cf74:	429d      	cmp	r5, r3
 800cf76:	d101      	bne.n	800cf7c <_vfiprintf_r+0x60>
 800cf78:	68b5      	ldr	r5, [r6, #8]
 800cf7a:	e7df      	b.n	800cf3c <_vfiprintf_r+0x20>
 800cf7c:	4b79      	ldr	r3, [pc, #484]	; (800d164 <_vfiprintf_r+0x248>)
 800cf7e:	429d      	cmp	r5, r3
 800cf80:	bf08      	it	eq
 800cf82:	68f5      	ldreq	r5, [r6, #12]
 800cf84:	e7da      	b.n	800cf3c <_vfiprintf_r+0x20>
 800cf86:	89ab      	ldrh	r3, [r5, #12]
 800cf88:	0598      	lsls	r0, r3, #22
 800cf8a:	d4ed      	bmi.n	800cf68 <_vfiprintf_r+0x4c>
 800cf8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cf8e:	f000 fb84 	bl	800d69a <__retarget_lock_release_recursive>
 800cf92:	e7e9      	b.n	800cf68 <_vfiprintf_r+0x4c>
 800cf94:	2300      	movs	r3, #0
 800cf96:	9309      	str	r3, [sp, #36]	; 0x24
 800cf98:	2320      	movs	r3, #32
 800cf9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cf9e:	f8cd 800c 	str.w	r8, [sp, #12]
 800cfa2:	2330      	movs	r3, #48	; 0x30
 800cfa4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d168 <_vfiprintf_r+0x24c>
 800cfa8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cfac:	f04f 0901 	mov.w	r9, #1
 800cfb0:	4623      	mov	r3, r4
 800cfb2:	469a      	mov	sl, r3
 800cfb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cfb8:	b10a      	cbz	r2, 800cfbe <_vfiprintf_r+0xa2>
 800cfba:	2a25      	cmp	r2, #37	; 0x25
 800cfbc:	d1f9      	bne.n	800cfb2 <_vfiprintf_r+0x96>
 800cfbe:	ebba 0b04 	subs.w	fp, sl, r4
 800cfc2:	d00b      	beq.n	800cfdc <_vfiprintf_r+0xc0>
 800cfc4:	465b      	mov	r3, fp
 800cfc6:	4622      	mov	r2, r4
 800cfc8:	4629      	mov	r1, r5
 800cfca:	4630      	mov	r0, r6
 800cfcc:	f7ff ff94 	bl	800cef8 <__sfputs_r>
 800cfd0:	3001      	adds	r0, #1
 800cfd2:	f000 80aa 	beq.w	800d12a <_vfiprintf_r+0x20e>
 800cfd6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cfd8:	445a      	add	r2, fp
 800cfda:	9209      	str	r2, [sp, #36]	; 0x24
 800cfdc:	f89a 3000 	ldrb.w	r3, [sl]
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	f000 80a2 	beq.w	800d12a <_vfiprintf_r+0x20e>
 800cfe6:	2300      	movs	r3, #0
 800cfe8:	f04f 32ff 	mov.w	r2, #4294967295
 800cfec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cff0:	f10a 0a01 	add.w	sl, sl, #1
 800cff4:	9304      	str	r3, [sp, #16]
 800cff6:	9307      	str	r3, [sp, #28]
 800cff8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cffc:	931a      	str	r3, [sp, #104]	; 0x68
 800cffe:	4654      	mov	r4, sl
 800d000:	2205      	movs	r2, #5
 800d002:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d006:	4858      	ldr	r0, [pc, #352]	; (800d168 <_vfiprintf_r+0x24c>)
 800d008:	f7f3 f8ea 	bl	80001e0 <memchr>
 800d00c:	9a04      	ldr	r2, [sp, #16]
 800d00e:	b9d8      	cbnz	r0, 800d048 <_vfiprintf_r+0x12c>
 800d010:	06d1      	lsls	r1, r2, #27
 800d012:	bf44      	itt	mi
 800d014:	2320      	movmi	r3, #32
 800d016:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d01a:	0713      	lsls	r3, r2, #28
 800d01c:	bf44      	itt	mi
 800d01e:	232b      	movmi	r3, #43	; 0x2b
 800d020:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d024:	f89a 3000 	ldrb.w	r3, [sl]
 800d028:	2b2a      	cmp	r3, #42	; 0x2a
 800d02a:	d015      	beq.n	800d058 <_vfiprintf_r+0x13c>
 800d02c:	9a07      	ldr	r2, [sp, #28]
 800d02e:	4654      	mov	r4, sl
 800d030:	2000      	movs	r0, #0
 800d032:	f04f 0c0a 	mov.w	ip, #10
 800d036:	4621      	mov	r1, r4
 800d038:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d03c:	3b30      	subs	r3, #48	; 0x30
 800d03e:	2b09      	cmp	r3, #9
 800d040:	d94e      	bls.n	800d0e0 <_vfiprintf_r+0x1c4>
 800d042:	b1b0      	cbz	r0, 800d072 <_vfiprintf_r+0x156>
 800d044:	9207      	str	r2, [sp, #28]
 800d046:	e014      	b.n	800d072 <_vfiprintf_r+0x156>
 800d048:	eba0 0308 	sub.w	r3, r0, r8
 800d04c:	fa09 f303 	lsl.w	r3, r9, r3
 800d050:	4313      	orrs	r3, r2
 800d052:	9304      	str	r3, [sp, #16]
 800d054:	46a2      	mov	sl, r4
 800d056:	e7d2      	b.n	800cffe <_vfiprintf_r+0xe2>
 800d058:	9b03      	ldr	r3, [sp, #12]
 800d05a:	1d19      	adds	r1, r3, #4
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	9103      	str	r1, [sp, #12]
 800d060:	2b00      	cmp	r3, #0
 800d062:	bfbb      	ittet	lt
 800d064:	425b      	neglt	r3, r3
 800d066:	f042 0202 	orrlt.w	r2, r2, #2
 800d06a:	9307      	strge	r3, [sp, #28]
 800d06c:	9307      	strlt	r3, [sp, #28]
 800d06e:	bfb8      	it	lt
 800d070:	9204      	strlt	r2, [sp, #16]
 800d072:	7823      	ldrb	r3, [r4, #0]
 800d074:	2b2e      	cmp	r3, #46	; 0x2e
 800d076:	d10c      	bne.n	800d092 <_vfiprintf_r+0x176>
 800d078:	7863      	ldrb	r3, [r4, #1]
 800d07a:	2b2a      	cmp	r3, #42	; 0x2a
 800d07c:	d135      	bne.n	800d0ea <_vfiprintf_r+0x1ce>
 800d07e:	9b03      	ldr	r3, [sp, #12]
 800d080:	1d1a      	adds	r2, r3, #4
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	9203      	str	r2, [sp, #12]
 800d086:	2b00      	cmp	r3, #0
 800d088:	bfb8      	it	lt
 800d08a:	f04f 33ff 	movlt.w	r3, #4294967295
 800d08e:	3402      	adds	r4, #2
 800d090:	9305      	str	r3, [sp, #20]
 800d092:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d178 <_vfiprintf_r+0x25c>
 800d096:	7821      	ldrb	r1, [r4, #0]
 800d098:	2203      	movs	r2, #3
 800d09a:	4650      	mov	r0, sl
 800d09c:	f7f3 f8a0 	bl	80001e0 <memchr>
 800d0a0:	b140      	cbz	r0, 800d0b4 <_vfiprintf_r+0x198>
 800d0a2:	2340      	movs	r3, #64	; 0x40
 800d0a4:	eba0 000a 	sub.w	r0, r0, sl
 800d0a8:	fa03 f000 	lsl.w	r0, r3, r0
 800d0ac:	9b04      	ldr	r3, [sp, #16]
 800d0ae:	4303      	orrs	r3, r0
 800d0b0:	3401      	adds	r4, #1
 800d0b2:	9304      	str	r3, [sp, #16]
 800d0b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0b8:	482c      	ldr	r0, [pc, #176]	; (800d16c <_vfiprintf_r+0x250>)
 800d0ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d0be:	2206      	movs	r2, #6
 800d0c0:	f7f3 f88e 	bl	80001e0 <memchr>
 800d0c4:	2800      	cmp	r0, #0
 800d0c6:	d03f      	beq.n	800d148 <_vfiprintf_r+0x22c>
 800d0c8:	4b29      	ldr	r3, [pc, #164]	; (800d170 <_vfiprintf_r+0x254>)
 800d0ca:	bb1b      	cbnz	r3, 800d114 <_vfiprintf_r+0x1f8>
 800d0cc:	9b03      	ldr	r3, [sp, #12]
 800d0ce:	3307      	adds	r3, #7
 800d0d0:	f023 0307 	bic.w	r3, r3, #7
 800d0d4:	3308      	adds	r3, #8
 800d0d6:	9303      	str	r3, [sp, #12]
 800d0d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0da:	443b      	add	r3, r7
 800d0dc:	9309      	str	r3, [sp, #36]	; 0x24
 800d0de:	e767      	b.n	800cfb0 <_vfiprintf_r+0x94>
 800d0e0:	fb0c 3202 	mla	r2, ip, r2, r3
 800d0e4:	460c      	mov	r4, r1
 800d0e6:	2001      	movs	r0, #1
 800d0e8:	e7a5      	b.n	800d036 <_vfiprintf_r+0x11a>
 800d0ea:	2300      	movs	r3, #0
 800d0ec:	3401      	adds	r4, #1
 800d0ee:	9305      	str	r3, [sp, #20]
 800d0f0:	4619      	mov	r1, r3
 800d0f2:	f04f 0c0a 	mov.w	ip, #10
 800d0f6:	4620      	mov	r0, r4
 800d0f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d0fc:	3a30      	subs	r2, #48	; 0x30
 800d0fe:	2a09      	cmp	r2, #9
 800d100:	d903      	bls.n	800d10a <_vfiprintf_r+0x1ee>
 800d102:	2b00      	cmp	r3, #0
 800d104:	d0c5      	beq.n	800d092 <_vfiprintf_r+0x176>
 800d106:	9105      	str	r1, [sp, #20]
 800d108:	e7c3      	b.n	800d092 <_vfiprintf_r+0x176>
 800d10a:	fb0c 2101 	mla	r1, ip, r1, r2
 800d10e:	4604      	mov	r4, r0
 800d110:	2301      	movs	r3, #1
 800d112:	e7f0      	b.n	800d0f6 <_vfiprintf_r+0x1da>
 800d114:	ab03      	add	r3, sp, #12
 800d116:	9300      	str	r3, [sp, #0]
 800d118:	462a      	mov	r2, r5
 800d11a:	4b16      	ldr	r3, [pc, #88]	; (800d174 <_vfiprintf_r+0x258>)
 800d11c:	a904      	add	r1, sp, #16
 800d11e:	4630      	mov	r0, r6
 800d120:	f7fd fdc4 	bl	800acac <_printf_float>
 800d124:	4607      	mov	r7, r0
 800d126:	1c78      	adds	r0, r7, #1
 800d128:	d1d6      	bne.n	800d0d8 <_vfiprintf_r+0x1bc>
 800d12a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d12c:	07d9      	lsls	r1, r3, #31
 800d12e:	d405      	bmi.n	800d13c <_vfiprintf_r+0x220>
 800d130:	89ab      	ldrh	r3, [r5, #12]
 800d132:	059a      	lsls	r2, r3, #22
 800d134:	d402      	bmi.n	800d13c <_vfiprintf_r+0x220>
 800d136:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d138:	f000 faaf 	bl	800d69a <__retarget_lock_release_recursive>
 800d13c:	89ab      	ldrh	r3, [r5, #12]
 800d13e:	065b      	lsls	r3, r3, #25
 800d140:	f53f af12 	bmi.w	800cf68 <_vfiprintf_r+0x4c>
 800d144:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d146:	e711      	b.n	800cf6c <_vfiprintf_r+0x50>
 800d148:	ab03      	add	r3, sp, #12
 800d14a:	9300      	str	r3, [sp, #0]
 800d14c:	462a      	mov	r2, r5
 800d14e:	4b09      	ldr	r3, [pc, #36]	; (800d174 <_vfiprintf_r+0x258>)
 800d150:	a904      	add	r1, sp, #16
 800d152:	4630      	mov	r0, r6
 800d154:	f7fe f84e 	bl	800b1f4 <_printf_i>
 800d158:	e7e4      	b.n	800d124 <_vfiprintf_r+0x208>
 800d15a:	bf00      	nop
 800d15c:	0800eeac 	.word	0x0800eeac
 800d160:	0800eecc 	.word	0x0800eecc
 800d164:	0800ee8c 	.word	0x0800ee8c
 800d168:	0800ed34 	.word	0x0800ed34
 800d16c:	0800ed3e 	.word	0x0800ed3e
 800d170:	0800acad 	.word	0x0800acad
 800d174:	0800cef9 	.word	0x0800cef9
 800d178:	0800ed3a 	.word	0x0800ed3a

0800d17c <__swbuf_r>:
 800d17c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d17e:	460e      	mov	r6, r1
 800d180:	4614      	mov	r4, r2
 800d182:	4605      	mov	r5, r0
 800d184:	b118      	cbz	r0, 800d18e <__swbuf_r+0x12>
 800d186:	6983      	ldr	r3, [r0, #24]
 800d188:	b90b      	cbnz	r3, 800d18e <__swbuf_r+0x12>
 800d18a:	f000 f9e7 	bl	800d55c <__sinit>
 800d18e:	4b21      	ldr	r3, [pc, #132]	; (800d214 <__swbuf_r+0x98>)
 800d190:	429c      	cmp	r4, r3
 800d192:	d12b      	bne.n	800d1ec <__swbuf_r+0x70>
 800d194:	686c      	ldr	r4, [r5, #4]
 800d196:	69a3      	ldr	r3, [r4, #24]
 800d198:	60a3      	str	r3, [r4, #8]
 800d19a:	89a3      	ldrh	r3, [r4, #12]
 800d19c:	071a      	lsls	r2, r3, #28
 800d19e:	d52f      	bpl.n	800d200 <__swbuf_r+0x84>
 800d1a0:	6923      	ldr	r3, [r4, #16]
 800d1a2:	b36b      	cbz	r3, 800d200 <__swbuf_r+0x84>
 800d1a4:	6923      	ldr	r3, [r4, #16]
 800d1a6:	6820      	ldr	r0, [r4, #0]
 800d1a8:	1ac0      	subs	r0, r0, r3
 800d1aa:	6963      	ldr	r3, [r4, #20]
 800d1ac:	b2f6      	uxtb	r6, r6
 800d1ae:	4283      	cmp	r3, r0
 800d1b0:	4637      	mov	r7, r6
 800d1b2:	dc04      	bgt.n	800d1be <__swbuf_r+0x42>
 800d1b4:	4621      	mov	r1, r4
 800d1b6:	4628      	mov	r0, r5
 800d1b8:	f000 f93c 	bl	800d434 <_fflush_r>
 800d1bc:	bb30      	cbnz	r0, 800d20c <__swbuf_r+0x90>
 800d1be:	68a3      	ldr	r3, [r4, #8]
 800d1c0:	3b01      	subs	r3, #1
 800d1c2:	60a3      	str	r3, [r4, #8]
 800d1c4:	6823      	ldr	r3, [r4, #0]
 800d1c6:	1c5a      	adds	r2, r3, #1
 800d1c8:	6022      	str	r2, [r4, #0]
 800d1ca:	701e      	strb	r6, [r3, #0]
 800d1cc:	6963      	ldr	r3, [r4, #20]
 800d1ce:	3001      	adds	r0, #1
 800d1d0:	4283      	cmp	r3, r0
 800d1d2:	d004      	beq.n	800d1de <__swbuf_r+0x62>
 800d1d4:	89a3      	ldrh	r3, [r4, #12]
 800d1d6:	07db      	lsls	r3, r3, #31
 800d1d8:	d506      	bpl.n	800d1e8 <__swbuf_r+0x6c>
 800d1da:	2e0a      	cmp	r6, #10
 800d1dc:	d104      	bne.n	800d1e8 <__swbuf_r+0x6c>
 800d1de:	4621      	mov	r1, r4
 800d1e0:	4628      	mov	r0, r5
 800d1e2:	f000 f927 	bl	800d434 <_fflush_r>
 800d1e6:	b988      	cbnz	r0, 800d20c <__swbuf_r+0x90>
 800d1e8:	4638      	mov	r0, r7
 800d1ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d1ec:	4b0a      	ldr	r3, [pc, #40]	; (800d218 <__swbuf_r+0x9c>)
 800d1ee:	429c      	cmp	r4, r3
 800d1f0:	d101      	bne.n	800d1f6 <__swbuf_r+0x7a>
 800d1f2:	68ac      	ldr	r4, [r5, #8]
 800d1f4:	e7cf      	b.n	800d196 <__swbuf_r+0x1a>
 800d1f6:	4b09      	ldr	r3, [pc, #36]	; (800d21c <__swbuf_r+0xa0>)
 800d1f8:	429c      	cmp	r4, r3
 800d1fa:	bf08      	it	eq
 800d1fc:	68ec      	ldreq	r4, [r5, #12]
 800d1fe:	e7ca      	b.n	800d196 <__swbuf_r+0x1a>
 800d200:	4621      	mov	r1, r4
 800d202:	4628      	mov	r0, r5
 800d204:	f000 f81a 	bl	800d23c <__swsetup_r>
 800d208:	2800      	cmp	r0, #0
 800d20a:	d0cb      	beq.n	800d1a4 <__swbuf_r+0x28>
 800d20c:	f04f 37ff 	mov.w	r7, #4294967295
 800d210:	e7ea      	b.n	800d1e8 <__swbuf_r+0x6c>
 800d212:	bf00      	nop
 800d214:	0800eeac 	.word	0x0800eeac
 800d218:	0800eecc 	.word	0x0800eecc
 800d21c:	0800ee8c 	.word	0x0800ee8c

0800d220 <__ascii_wctomb>:
 800d220:	b149      	cbz	r1, 800d236 <__ascii_wctomb+0x16>
 800d222:	2aff      	cmp	r2, #255	; 0xff
 800d224:	bf85      	ittet	hi
 800d226:	238a      	movhi	r3, #138	; 0x8a
 800d228:	6003      	strhi	r3, [r0, #0]
 800d22a:	700a      	strbls	r2, [r1, #0]
 800d22c:	f04f 30ff 	movhi.w	r0, #4294967295
 800d230:	bf98      	it	ls
 800d232:	2001      	movls	r0, #1
 800d234:	4770      	bx	lr
 800d236:	4608      	mov	r0, r1
 800d238:	4770      	bx	lr
	...

0800d23c <__swsetup_r>:
 800d23c:	4b32      	ldr	r3, [pc, #200]	; (800d308 <__swsetup_r+0xcc>)
 800d23e:	b570      	push	{r4, r5, r6, lr}
 800d240:	681d      	ldr	r5, [r3, #0]
 800d242:	4606      	mov	r6, r0
 800d244:	460c      	mov	r4, r1
 800d246:	b125      	cbz	r5, 800d252 <__swsetup_r+0x16>
 800d248:	69ab      	ldr	r3, [r5, #24]
 800d24a:	b913      	cbnz	r3, 800d252 <__swsetup_r+0x16>
 800d24c:	4628      	mov	r0, r5
 800d24e:	f000 f985 	bl	800d55c <__sinit>
 800d252:	4b2e      	ldr	r3, [pc, #184]	; (800d30c <__swsetup_r+0xd0>)
 800d254:	429c      	cmp	r4, r3
 800d256:	d10f      	bne.n	800d278 <__swsetup_r+0x3c>
 800d258:	686c      	ldr	r4, [r5, #4]
 800d25a:	89a3      	ldrh	r3, [r4, #12]
 800d25c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d260:	0719      	lsls	r1, r3, #28
 800d262:	d42c      	bmi.n	800d2be <__swsetup_r+0x82>
 800d264:	06dd      	lsls	r5, r3, #27
 800d266:	d411      	bmi.n	800d28c <__swsetup_r+0x50>
 800d268:	2309      	movs	r3, #9
 800d26a:	6033      	str	r3, [r6, #0]
 800d26c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d270:	81a3      	strh	r3, [r4, #12]
 800d272:	f04f 30ff 	mov.w	r0, #4294967295
 800d276:	e03e      	b.n	800d2f6 <__swsetup_r+0xba>
 800d278:	4b25      	ldr	r3, [pc, #148]	; (800d310 <__swsetup_r+0xd4>)
 800d27a:	429c      	cmp	r4, r3
 800d27c:	d101      	bne.n	800d282 <__swsetup_r+0x46>
 800d27e:	68ac      	ldr	r4, [r5, #8]
 800d280:	e7eb      	b.n	800d25a <__swsetup_r+0x1e>
 800d282:	4b24      	ldr	r3, [pc, #144]	; (800d314 <__swsetup_r+0xd8>)
 800d284:	429c      	cmp	r4, r3
 800d286:	bf08      	it	eq
 800d288:	68ec      	ldreq	r4, [r5, #12]
 800d28a:	e7e6      	b.n	800d25a <__swsetup_r+0x1e>
 800d28c:	0758      	lsls	r0, r3, #29
 800d28e:	d512      	bpl.n	800d2b6 <__swsetup_r+0x7a>
 800d290:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d292:	b141      	cbz	r1, 800d2a6 <__swsetup_r+0x6a>
 800d294:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d298:	4299      	cmp	r1, r3
 800d29a:	d002      	beq.n	800d2a2 <__swsetup_r+0x66>
 800d29c:	4630      	mov	r0, r6
 800d29e:	f7ff fb31 	bl	800c904 <_free_r>
 800d2a2:	2300      	movs	r3, #0
 800d2a4:	6363      	str	r3, [r4, #52]	; 0x34
 800d2a6:	89a3      	ldrh	r3, [r4, #12]
 800d2a8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d2ac:	81a3      	strh	r3, [r4, #12]
 800d2ae:	2300      	movs	r3, #0
 800d2b0:	6063      	str	r3, [r4, #4]
 800d2b2:	6923      	ldr	r3, [r4, #16]
 800d2b4:	6023      	str	r3, [r4, #0]
 800d2b6:	89a3      	ldrh	r3, [r4, #12]
 800d2b8:	f043 0308 	orr.w	r3, r3, #8
 800d2bc:	81a3      	strh	r3, [r4, #12]
 800d2be:	6923      	ldr	r3, [r4, #16]
 800d2c0:	b94b      	cbnz	r3, 800d2d6 <__swsetup_r+0x9a>
 800d2c2:	89a3      	ldrh	r3, [r4, #12]
 800d2c4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d2c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d2cc:	d003      	beq.n	800d2d6 <__swsetup_r+0x9a>
 800d2ce:	4621      	mov	r1, r4
 800d2d0:	4630      	mov	r0, r6
 800d2d2:	f000 fa09 	bl	800d6e8 <__smakebuf_r>
 800d2d6:	89a0      	ldrh	r0, [r4, #12]
 800d2d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d2dc:	f010 0301 	ands.w	r3, r0, #1
 800d2e0:	d00a      	beq.n	800d2f8 <__swsetup_r+0xbc>
 800d2e2:	2300      	movs	r3, #0
 800d2e4:	60a3      	str	r3, [r4, #8]
 800d2e6:	6963      	ldr	r3, [r4, #20]
 800d2e8:	425b      	negs	r3, r3
 800d2ea:	61a3      	str	r3, [r4, #24]
 800d2ec:	6923      	ldr	r3, [r4, #16]
 800d2ee:	b943      	cbnz	r3, 800d302 <__swsetup_r+0xc6>
 800d2f0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d2f4:	d1ba      	bne.n	800d26c <__swsetup_r+0x30>
 800d2f6:	bd70      	pop	{r4, r5, r6, pc}
 800d2f8:	0781      	lsls	r1, r0, #30
 800d2fa:	bf58      	it	pl
 800d2fc:	6963      	ldrpl	r3, [r4, #20]
 800d2fe:	60a3      	str	r3, [r4, #8]
 800d300:	e7f4      	b.n	800d2ec <__swsetup_r+0xb0>
 800d302:	2000      	movs	r0, #0
 800d304:	e7f7      	b.n	800d2f6 <__swsetup_r+0xba>
 800d306:	bf00      	nop
 800d308:	20000108 	.word	0x20000108
 800d30c:	0800eeac 	.word	0x0800eeac
 800d310:	0800eecc 	.word	0x0800eecc
 800d314:	0800ee8c 	.word	0x0800ee8c

0800d318 <abort>:
 800d318:	b508      	push	{r3, lr}
 800d31a:	2006      	movs	r0, #6
 800d31c:	f000 fa54 	bl	800d7c8 <raise>
 800d320:	2001      	movs	r0, #1
 800d322:	f7f4 fe5d 	bl	8001fe0 <_exit>
	...

0800d328 <__sflush_r>:
 800d328:	898a      	ldrh	r2, [r1, #12]
 800d32a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d32e:	4605      	mov	r5, r0
 800d330:	0710      	lsls	r0, r2, #28
 800d332:	460c      	mov	r4, r1
 800d334:	d458      	bmi.n	800d3e8 <__sflush_r+0xc0>
 800d336:	684b      	ldr	r3, [r1, #4]
 800d338:	2b00      	cmp	r3, #0
 800d33a:	dc05      	bgt.n	800d348 <__sflush_r+0x20>
 800d33c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d33e:	2b00      	cmp	r3, #0
 800d340:	dc02      	bgt.n	800d348 <__sflush_r+0x20>
 800d342:	2000      	movs	r0, #0
 800d344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d348:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d34a:	2e00      	cmp	r6, #0
 800d34c:	d0f9      	beq.n	800d342 <__sflush_r+0x1a>
 800d34e:	2300      	movs	r3, #0
 800d350:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d354:	682f      	ldr	r7, [r5, #0]
 800d356:	602b      	str	r3, [r5, #0]
 800d358:	d032      	beq.n	800d3c0 <__sflush_r+0x98>
 800d35a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d35c:	89a3      	ldrh	r3, [r4, #12]
 800d35e:	075a      	lsls	r2, r3, #29
 800d360:	d505      	bpl.n	800d36e <__sflush_r+0x46>
 800d362:	6863      	ldr	r3, [r4, #4]
 800d364:	1ac0      	subs	r0, r0, r3
 800d366:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d368:	b10b      	cbz	r3, 800d36e <__sflush_r+0x46>
 800d36a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d36c:	1ac0      	subs	r0, r0, r3
 800d36e:	2300      	movs	r3, #0
 800d370:	4602      	mov	r2, r0
 800d372:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d374:	6a21      	ldr	r1, [r4, #32]
 800d376:	4628      	mov	r0, r5
 800d378:	47b0      	blx	r6
 800d37a:	1c43      	adds	r3, r0, #1
 800d37c:	89a3      	ldrh	r3, [r4, #12]
 800d37e:	d106      	bne.n	800d38e <__sflush_r+0x66>
 800d380:	6829      	ldr	r1, [r5, #0]
 800d382:	291d      	cmp	r1, #29
 800d384:	d82c      	bhi.n	800d3e0 <__sflush_r+0xb8>
 800d386:	4a2a      	ldr	r2, [pc, #168]	; (800d430 <__sflush_r+0x108>)
 800d388:	40ca      	lsrs	r2, r1
 800d38a:	07d6      	lsls	r6, r2, #31
 800d38c:	d528      	bpl.n	800d3e0 <__sflush_r+0xb8>
 800d38e:	2200      	movs	r2, #0
 800d390:	6062      	str	r2, [r4, #4]
 800d392:	04d9      	lsls	r1, r3, #19
 800d394:	6922      	ldr	r2, [r4, #16]
 800d396:	6022      	str	r2, [r4, #0]
 800d398:	d504      	bpl.n	800d3a4 <__sflush_r+0x7c>
 800d39a:	1c42      	adds	r2, r0, #1
 800d39c:	d101      	bne.n	800d3a2 <__sflush_r+0x7a>
 800d39e:	682b      	ldr	r3, [r5, #0]
 800d3a0:	b903      	cbnz	r3, 800d3a4 <__sflush_r+0x7c>
 800d3a2:	6560      	str	r0, [r4, #84]	; 0x54
 800d3a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d3a6:	602f      	str	r7, [r5, #0]
 800d3a8:	2900      	cmp	r1, #0
 800d3aa:	d0ca      	beq.n	800d342 <__sflush_r+0x1a>
 800d3ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d3b0:	4299      	cmp	r1, r3
 800d3b2:	d002      	beq.n	800d3ba <__sflush_r+0x92>
 800d3b4:	4628      	mov	r0, r5
 800d3b6:	f7ff faa5 	bl	800c904 <_free_r>
 800d3ba:	2000      	movs	r0, #0
 800d3bc:	6360      	str	r0, [r4, #52]	; 0x34
 800d3be:	e7c1      	b.n	800d344 <__sflush_r+0x1c>
 800d3c0:	6a21      	ldr	r1, [r4, #32]
 800d3c2:	2301      	movs	r3, #1
 800d3c4:	4628      	mov	r0, r5
 800d3c6:	47b0      	blx	r6
 800d3c8:	1c41      	adds	r1, r0, #1
 800d3ca:	d1c7      	bne.n	800d35c <__sflush_r+0x34>
 800d3cc:	682b      	ldr	r3, [r5, #0]
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d0c4      	beq.n	800d35c <__sflush_r+0x34>
 800d3d2:	2b1d      	cmp	r3, #29
 800d3d4:	d001      	beq.n	800d3da <__sflush_r+0xb2>
 800d3d6:	2b16      	cmp	r3, #22
 800d3d8:	d101      	bne.n	800d3de <__sflush_r+0xb6>
 800d3da:	602f      	str	r7, [r5, #0]
 800d3dc:	e7b1      	b.n	800d342 <__sflush_r+0x1a>
 800d3de:	89a3      	ldrh	r3, [r4, #12]
 800d3e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d3e4:	81a3      	strh	r3, [r4, #12]
 800d3e6:	e7ad      	b.n	800d344 <__sflush_r+0x1c>
 800d3e8:	690f      	ldr	r7, [r1, #16]
 800d3ea:	2f00      	cmp	r7, #0
 800d3ec:	d0a9      	beq.n	800d342 <__sflush_r+0x1a>
 800d3ee:	0793      	lsls	r3, r2, #30
 800d3f0:	680e      	ldr	r6, [r1, #0]
 800d3f2:	bf08      	it	eq
 800d3f4:	694b      	ldreq	r3, [r1, #20]
 800d3f6:	600f      	str	r7, [r1, #0]
 800d3f8:	bf18      	it	ne
 800d3fa:	2300      	movne	r3, #0
 800d3fc:	eba6 0807 	sub.w	r8, r6, r7
 800d400:	608b      	str	r3, [r1, #8]
 800d402:	f1b8 0f00 	cmp.w	r8, #0
 800d406:	dd9c      	ble.n	800d342 <__sflush_r+0x1a>
 800d408:	6a21      	ldr	r1, [r4, #32]
 800d40a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d40c:	4643      	mov	r3, r8
 800d40e:	463a      	mov	r2, r7
 800d410:	4628      	mov	r0, r5
 800d412:	47b0      	blx	r6
 800d414:	2800      	cmp	r0, #0
 800d416:	dc06      	bgt.n	800d426 <__sflush_r+0xfe>
 800d418:	89a3      	ldrh	r3, [r4, #12]
 800d41a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d41e:	81a3      	strh	r3, [r4, #12]
 800d420:	f04f 30ff 	mov.w	r0, #4294967295
 800d424:	e78e      	b.n	800d344 <__sflush_r+0x1c>
 800d426:	4407      	add	r7, r0
 800d428:	eba8 0800 	sub.w	r8, r8, r0
 800d42c:	e7e9      	b.n	800d402 <__sflush_r+0xda>
 800d42e:	bf00      	nop
 800d430:	20400001 	.word	0x20400001

0800d434 <_fflush_r>:
 800d434:	b538      	push	{r3, r4, r5, lr}
 800d436:	690b      	ldr	r3, [r1, #16]
 800d438:	4605      	mov	r5, r0
 800d43a:	460c      	mov	r4, r1
 800d43c:	b913      	cbnz	r3, 800d444 <_fflush_r+0x10>
 800d43e:	2500      	movs	r5, #0
 800d440:	4628      	mov	r0, r5
 800d442:	bd38      	pop	{r3, r4, r5, pc}
 800d444:	b118      	cbz	r0, 800d44e <_fflush_r+0x1a>
 800d446:	6983      	ldr	r3, [r0, #24]
 800d448:	b90b      	cbnz	r3, 800d44e <_fflush_r+0x1a>
 800d44a:	f000 f887 	bl	800d55c <__sinit>
 800d44e:	4b14      	ldr	r3, [pc, #80]	; (800d4a0 <_fflush_r+0x6c>)
 800d450:	429c      	cmp	r4, r3
 800d452:	d11b      	bne.n	800d48c <_fflush_r+0x58>
 800d454:	686c      	ldr	r4, [r5, #4]
 800d456:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d0ef      	beq.n	800d43e <_fflush_r+0xa>
 800d45e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d460:	07d0      	lsls	r0, r2, #31
 800d462:	d404      	bmi.n	800d46e <_fflush_r+0x3a>
 800d464:	0599      	lsls	r1, r3, #22
 800d466:	d402      	bmi.n	800d46e <_fflush_r+0x3a>
 800d468:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d46a:	f000 f915 	bl	800d698 <__retarget_lock_acquire_recursive>
 800d46e:	4628      	mov	r0, r5
 800d470:	4621      	mov	r1, r4
 800d472:	f7ff ff59 	bl	800d328 <__sflush_r>
 800d476:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d478:	07da      	lsls	r2, r3, #31
 800d47a:	4605      	mov	r5, r0
 800d47c:	d4e0      	bmi.n	800d440 <_fflush_r+0xc>
 800d47e:	89a3      	ldrh	r3, [r4, #12]
 800d480:	059b      	lsls	r3, r3, #22
 800d482:	d4dd      	bmi.n	800d440 <_fflush_r+0xc>
 800d484:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d486:	f000 f908 	bl	800d69a <__retarget_lock_release_recursive>
 800d48a:	e7d9      	b.n	800d440 <_fflush_r+0xc>
 800d48c:	4b05      	ldr	r3, [pc, #20]	; (800d4a4 <_fflush_r+0x70>)
 800d48e:	429c      	cmp	r4, r3
 800d490:	d101      	bne.n	800d496 <_fflush_r+0x62>
 800d492:	68ac      	ldr	r4, [r5, #8]
 800d494:	e7df      	b.n	800d456 <_fflush_r+0x22>
 800d496:	4b04      	ldr	r3, [pc, #16]	; (800d4a8 <_fflush_r+0x74>)
 800d498:	429c      	cmp	r4, r3
 800d49a:	bf08      	it	eq
 800d49c:	68ec      	ldreq	r4, [r5, #12]
 800d49e:	e7da      	b.n	800d456 <_fflush_r+0x22>
 800d4a0:	0800eeac 	.word	0x0800eeac
 800d4a4:	0800eecc 	.word	0x0800eecc
 800d4a8:	0800ee8c 	.word	0x0800ee8c

0800d4ac <std>:
 800d4ac:	2300      	movs	r3, #0
 800d4ae:	b510      	push	{r4, lr}
 800d4b0:	4604      	mov	r4, r0
 800d4b2:	e9c0 3300 	strd	r3, r3, [r0]
 800d4b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d4ba:	6083      	str	r3, [r0, #8]
 800d4bc:	8181      	strh	r1, [r0, #12]
 800d4be:	6643      	str	r3, [r0, #100]	; 0x64
 800d4c0:	81c2      	strh	r2, [r0, #14]
 800d4c2:	6183      	str	r3, [r0, #24]
 800d4c4:	4619      	mov	r1, r3
 800d4c6:	2208      	movs	r2, #8
 800d4c8:	305c      	adds	r0, #92	; 0x5c
 800d4ca:	f7fd fb47 	bl	800ab5c <memset>
 800d4ce:	4b05      	ldr	r3, [pc, #20]	; (800d4e4 <std+0x38>)
 800d4d0:	6263      	str	r3, [r4, #36]	; 0x24
 800d4d2:	4b05      	ldr	r3, [pc, #20]	; (800d4e8 <std+0x3c>)
 800d4d4:	62a3      	str	r3, [r4, #40]	; 0x28
 800d4d6:	4b05      	ldr	r3, [pc, #20]	; (800d4ec <std+0x40>)
 800d4d8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d4da:	4b05      	ldr	r3, [pc, #20]	; (800d4f0 <std+0x44>)
 800d4dc:	6224      	str	r4, [r4, #32]
 800d4de:	6323      	str	r3, [r4, #48]	; 0x30
 800d4e0:	bd10      	pop	{r4, pc}
 800d4e2:	bf00      	nop
 800d4e4:	0800d801 	.word	0x0800d801
 800d4e8:	0800d823 	.word	0x0800d823
 800d4ec:	0800d85b 	.word	0x0800d85b
 800d4f0:	0800d87f 	.word	0x0800d87f

0800d4f4 <_cleanup_r>:
 800d4f4:	4901      	ldr	r1, [pc, #4]	; (800d4fc <_cleanup_r+0x8>)
 800d4f6:	f000 b8af 	b.w	800d658 <_fwalk_reent>
 800d4fa:	bf00      	nop
 800d4fc:	0800d435 	.word	0x0800d435

0800d500 <__sfmoreglue>:
 800d500:	b570      	push	{r4, r5, r6, lr}
 800d502:	2268      	movs	r2, #104	; 0x68
 800d504:	1e4d      	subs	r5, r1, #1
 800d506:	4355      	muls	r5, r2
 800d508:	460e      	mov	r6, r1
 800d50a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d50e:	f7ff fa65 	bl	800c9dc <_malloc_r>
 800d512:	4604      	mov	r4, r0
 800d514:	b140      	cbz	r0, 800d528 <__sfmoreglue+0x28>
 800d516:	2100      	movs	r1, #0
 800d518:	e9c0 1600 	strd	r1, r6, [r0]
 800d51c:	300c      	adds	r0, #12
 800d51e:	60a0      	str	r0, [r4, #8]
 800d520:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d524:	f7fd fb1a 	bl	800ab5c <memset>
 800d528:	4620      	mov	r0, r4
 800d52a:	bd70      	pop	{r4, r5, r6, pc}

0800d52c <__sfp_lock_acquire>:
 800d52c:	4801      	ldr	r0, [pc, #4]	; (800d534 <__sfp_lock_acquire+0x8>)
 800d52e:	f000 b8b3 	b.w	800d698 <__retarget_lock_acquire_recursive>
 800d532:	bf00      	nop
 800d534:	20002155 	.word	0x20002155

0800d538 <__sfp_lock_release>:
 800d538:	4801      	ldr	r0, [pc, #4]	; (800d540 <__sfp_lock_release+0x8>)
 800d53a:	f000 b8ae 	b.w	800d69a <__retarget_lock_release_recursive>
 800d53e:	bf00      	nop
 800d540:	20002155 	.word	0x20002155

0800d544 <__sinit_lock_acquire>:
 800d544:	4801      	ldr	r0, [pc, #4]	; (800d54c <__sinit_lock_acquire+0x8>)
 800d546:	f000 b8a7 	b.w	800d698 <__retarget_lock_acquire_recursive>
 800d54a:	bf00      	nop
 800d54c:	20002156 	.word	0x20002156

0800d550 <__sinit_lock_release>:
 800d550:	4801      	ldr	r0, [pc, #4]	; (800d558 <__sinit_lock_release+0x8>)
 800d552:	f000 b8a2 	b.w	800d69a <__retarget_lock_release_recursive>
 800d556:	bf00      	nop
 800d558:	20002156 	.word	0x20002156

0800d55c <__sinit>:
 800d55c:	b510      	push	{r4, lr}
 800d55e:	4604      	mov	r4, r0
 800d560:	f7ff fff0 	bl	800d544 <__sinit_lock_acquire>
 800d564:	69a3      	ldr	r3, [r4, #24]
 800d566:	b11b      	cbz	r3, 800d570 <__sinit+0x14>
 800d568:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d56c:	f7ff bff0 	b.w	800d550 <__sinit_lock_release>
 800d570:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d574:	6523      	str	r3, [r4, #80]	; 0x50
 800d576:	4b13      	ldr	r3, [pc, #76]	; (800d5c4 <__sinit+0x68>)
 800d578:	4a13      	ldr	r2, [pc, #76]	; (800d5c8 <__sinit+0x6c>)
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	62a2      	str	r2, [r4, #40]	; 0x28
 800d57e:	42a3      	cmp	r3, r4
 800d580:	bf04      	itt	eq
 800d582:	2301      	moveq	r3, #1
 800d584:	61a3      	streq	r3, [r4, #24]
 800d586:	4620      	mov	r0, r4
 800d588:	f000 f820 	bl	800d5cc <__sfp>
 800d58c:	6060      	str	r0, [r4, #4]
 800d58e:	4620      	mov	r0, r4
 800d590:	f000 f81c 	bl	800d5cc <__sfp>
 800d594:	60a0      	str	r0, [r4, #8]
 800d596:	4620      	mov	r0, r4
 800d598:	f000 f818 	bl	800d5cc <__sfp>
 800d59c:	2200      	movs	r2, #0
 800d59e:	60e0      	str	r0, [r4, #12]
 800d5a0:	2104      	movs	r1, #4
 800d5a2:	6860      	ldr	r0, [r4, #4]
 800d5a4:	f7ff ff82 	bl	800d4ac <std>
 800d5a8:	68a0      	ldr	r0, [r4, #8]
 800d5aa:	2201      	movs	r2, #1
 800d5ac:	2109      	movs	r1, #9
 800d5ae:	f7ff ff7d 	bl	800d4ac <std>
 800d5b2:	68e0      	ldr	r0, [r4, #12]
 800d5b4:	2202      	movs	r2, #2
 800d5b6:	2112      	movs	r1, #18
 800d5b8:	f7ff ff78 	bl	800d4ac <std>
 800d5bc:	2301      	movs	r3, #1
 800d5be:	61a3      	str	r3, [r4, #24]
 800d5c0:	e7d2      	b.n	800d568 <__sinit+0xc>
 800d5c2:	bf00      	nop
 800d5c4:	0800eb14 	.word	0x0800eb14
 800d5c8:	0800d4f5 	.word	0x0800d4f5

0800d5cc <__sfp>:
 800d5cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5ce:	4607      	mov	r7, r0
 800d5d0:	f7ff ffac 	bl	800d52c <__sfp_lock_acquire>
 800d5d4:	4b1e      	ldr	r3, [pc, #120]	; (800d650 <__sfp+0x84>)
 800d5d6:	681e      	ldr	r6, [r3, #0]
 800d5d8:	69b3      	ldr	r3, [r6, #24]
 800d5da:	b913      	cbnz	r3, 800d5e2 <__sfp+0x16>
 800d5dc:	4630      	mov	r0, r6
 800d5de:	f7ff ffbd 	bl	800d55c <__sinit>
 800d5e2:	3648      	adds	r6, #72	; 0x48
 800d5e4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d5e8:	3b01      	subs	r3, #1
 800d5ea:	d503      	bpl.n	800d5f4 <__sfp+0x28>
 800d5ec:	6833      	ldr	r3, [r6, #0]
 800d5ee:	b30b      	cbz	r3, 800d634 <__sfp+0x68>
 800d5f0:	6836      	ldr	r6, [r6, #0]
 800d5f2:	e7f7      	b.n	800d5e4 <__sfp+0x18>
 800d5f4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d5f8:	b9d5      	cbnz	r5, 800d630 <__sfp+0x64>
 800d5fa:	4b16      	ldr	r3, [pc, #88]	; (800d654 <__sfp+0x88>)
 800d5fc:	60e3      	str	r3, [r4, #12]
 800d5fe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d602:	6665      	str	r5, [r4, #100]	; 0x64
 800d604:	f000 f847 	bl	800d696 <__retarget_lock_init_recursive>
 800d608:	f7ff ff96 	bl	800d538 <__sfp_lock_release>
 800d60c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d610:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d614:	6025      	str	r5, [r4, #0]
 800d616:	61a5      	str	r5, [r4, #24]
 800d618:	2208      	movs	r2, #8
 800d61a:	4629      	mov	r1, r5
 800d61c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d620:	f7fd fa9c 	bl	800ab5c <memset>
 800d624:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d628:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d62c:	4620      	mov	r0, r4
 800d62e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d630:	3468      	adds	r4, #104	; 0x68
 800d632:	e7d9      	b.n	800d5e8 <__sfp+0x1c>
 800d634:	2104      	movs	r1, #4
 800d636:	4638      	mov	r0, r7
 800d638:	f7ff ff62 	bl	800d500 <__sfmoreglue>
 800d63c:	4604      	mov	r4, r0
 800d63e:	6030      	str	r0, [r6, #0]
 800d640:	2800      	cmp	r0, #0
 800d642:	d1d5      	bne.n	800d5f0 <__sfp+0x24>
 800d644:	f7ff ff78 	bl	800d538 <__sfp_lock_release>
 800d648:	230c      	movs	r3, #12
 800d64a:	603b      	str	r3, [r7, #0]
 800d64c:	e7ee      	b.n	800d62c <__sfp+0x60>
 800d64e:	bf00      	nop
 800d650:	0800eb14 	.word	0x0800eb14
 800d654:	ffff0001 	.word	0xffff0001

0800d658 <_fwalk_reent>:
 800d658:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d65c:	4606      	mov	r6, r0
 800d65e:	4688      	mov	r8, r1
 800d660:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d664:	2700      	movs	r7, #0
 800d666:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d66a:	f1b9 0901 	subs.w	r9, r9, #1
 800d66e:	d505      	bpl.n	800d67c <_fwalk_reent+0x24>
 800d670:	6824      	ldr	r4, [r4, #0]
 800d672:	2c00      	cmp	r4, #0
 800d674:	d1f7      	bne.n	800d666 <_fwalk_reent+0xe>
 800d676:	4638      	mov	r0, r7
 800d678:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d67c:	89ab      	ldrh	r3, [r5, #12]
 800d67e:	2b01      	cmp	r3, #1
 800d680:	d907      	bls.n	800d692 <_fwalk_reent+0x3a>
 800d682:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d686:	3301      	adds	r3, #1
 800d688:	d003      	beq.n	800d692 <_fwalk_reent+0x3a>
 800d68a:	4629      	mov	r1, r5
 800d68c:	4630      	mov	r0, r6
 800d68e:	47c0      	blx	r8
 800d690:	4307      	orrs	r7, r0
 800d692:	3568      	adds	r5, #104	; 0x68
 800d694:	e7e9      	b.n	800d66a <_fwalk_reent+0x12>

0800d696 <__retarget_lock_init_recursive>:
 800d696:	4770      	bx	lr

0800d698 <__retarget_lock_acquire_recursive>:
 800d698:	4770      	bx	lr

0800d69a <__retarget_lock_release_recursive>:
 800d69a:	4770      	bx	lr

0800d69c <__swhatbuf_r>:
 800d69c:	b570      	push	{r4, r5, r6, lr}
 800d69e:	460e      	mov	r6, r1
 800d6a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6a4:	2900      	cmp	r1, #0
 800d6a6:	b096      	sub	sp, #88	; 0x58
 800d6a8:	4614      	mov	r4, r2
 800d6aa:	461d      	mov	r5, r3
 800d6ac:	da08      	bge.n	800d6c0 <__swhatbuf_r+0x24>
 800d6ae:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800d6b2:	2200      	movs	r2, #0
 800d6b4:	602a      	str	r2, [r5, #0]
 800d6b6:	061a      	lsls	r2, r3, #24
 800d6b8:	d410      	bmi.n	800d6dc <__swhatbuf_r+0x40>
 800d6ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d6be:	e00e      	b.n	800d6de <__swhatbuf_r+0x42>
 800d6c0:	466a      	mov	r2, sp
 800d6c2:	f000 f903 	bl	800d8cc <_fstat_r>
 800d6c6:	2800      	cmp	r0, #0
 800d6c8:	dbf1      	blt.n	800d6ae <__swhatbuf_r+0x12>
 800d6ca:	9a01      	ldr	r2, [sp, #4]
 800d6cc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d6d0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d6d4:	425a      	negs	r2, r3
 800d6d6:	415a      	adcs	r2, r3
 800d6d8:	602a      	str	r2, [r5, #0]
 800d6da:	e7ee      	b.n	800d6ba <__swhatbuf_r+0x1e>
 800d6dc:	2340      	movs	r3, #64	; 0x40
 800d6de:	2000      	movs	r0, #0
 800d6e0:	6023      	str	r3, [r4, #0]
 800d6e2:	b016      	add	sp, #88	; 0x58
 800d6e4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d6e8 <__smakebuf_r>:
 800d6e8:	898b      	ldrh	r3, [r1, #12]
 800d6ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d6ec:	079d      	lsls	r5, r3, #30
 800d6ee:	4606      	mov	r6, r0
 800d6f0:	460c      	mov	r4, r1
 800d6f2:	d507      	bpl.n	800d704 <__smakebuf_r+0x1c>
 800d6f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d6f8:	6023      	str	r3, [r4, #0]
 800d6fa:	6123      	str	r3, [r4, #16]
 800d6fc:	2301      	movs	r3, #1
 800d6fe:	6163      	str	r3, [r4, #20]
 800d700:	b002      	add	sp, #8
 800d702:	bd70      	pop	{r4, r5, r6, pc}
 800d704:	ab01      	add	r3, sp, #4
 800d706:	466a      	mov	r2, sp
 800d708:	f7ff ffc8 	bl	800d69c <__swhatbuf_r>
 800d70c:	9900      	ldr	r1, [sp, #0]
 800d70e:	4605      	mov	r5, r0
 800d710:	4630      	mov	r0, r6
 800d712:	f7ff f963 	bl	800c9dc <_malloc_r>
 800d716:	b948      	cbnz	r0, 800d72c <__smakebuf_r+0x44>
 800d718:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d71c:	059a      	lsls	r2, r3, #22
 800d71e:	d4ef      	bmi.n	800d700 <__smakebuf_r+0x18>
 800d720:	f023 0303 	bic.w	r3, r3, #3
 800d724:	f043 0302 	orr.w	r3, r3, #2
 800d728:	81a3      	strh	r3, [r4, #12]
 800d72a:	e7e3      	b.n	800d6f4 <__smakebuf_r+0xc>
 800d72c:	4b0d      	ldr	r3, [pc, #52]	; (800d764 <__smakebuf_r+0x7c>)
 800d72e:	62b3      	str	r3, [r6, #40]	; 0x28
 800d730:	89a3      	ldrh	r3, [r4, #12]
 800d732:	6020      	str	r0, [r4, #0]
 800d734:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d738:	81a3      	strh	r3, [r4, #12]
 800d73a:	9b00      	ldr	r3, [sp, #0]
 800d73c:	6163      	str	r3, [r4, #20]
 800d73e:	9b01      	ldr	r3, [sp, #4]
 800d740:	6120      	str	r0, [r4, #16]
 800d742:	b15b      	cbz	r3, 800d75c <__smakebuf_r+0x74>
 800d744:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d748:	4630      	mov	r0, r6
 800d74a:	f000 f8d1 	bl	800d8f0 <_isatty_r>
 800d74e:	b128      	cbz	r0, 800d75c <__smakebuf_r+0x74>
 800d750:	89a3      	ldrh	r3, [r4, #12]
 800d752:	f023 0303 	bic.w	r3, r3, #3
 800d756:	f043 0301 	orr.w	r3, r3, #1
 800d75a:	81a3      	strh	r3, [r4, #12]
 800d75c:	89a0      	ldrh	r0, [r4, #12]
 800d75e:	4305      	orrs	r5, r0
 800d760:	81a5      	strh	r5, [r4, #12]
 800d762:	e7cd      	b.n	800d700 <__smakebuf_r+0x18>
 800d764:	0800d4f5 	.word	0x0800d4f5

0800d768 <_malloc_usable_size_r>:
 800d768:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d76c:	1f18      	subs	r0, r3, #4
 800d76e:	2b00      	cmp	r3, #0
 800d770:	bfbc      	itt	lt
 800d772:	580b      	ldrlt	r3, [r1, r0]
 800d774:	18c0      	addlt	r0, r0, r3
 800d776:	4770      	bx	lr

0800d778 <_raise_r>:
 800d778:	291f      	cmp	r1, #31
 800d77a:	b538      	push	{r3, r4, r5, lr}
 800d77c:	4604      	mov	r4, r0
 800d77e:	460d      	mov	r5, r1
 800d780:	d904      	bls.n	800d78c <_raise_r+0x14>
 800d782:	2316      	movs	r3, #22
 800d784:	6003      	str	r3, [r0, #0]
 800d786:	f04f 30ff 	mov.w	r0, #4294967295
 800d78a:	bd38      	pop	{r3, r4, r5, pc}
 800d78c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d78e:	b112      	cbz	r2, 800d796 <_raise_r+0x1e>
 800d790:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d794:	b94b      	cbnz	r3, 800d7aa <_raise_r+0x32>
 800d796:	4620      	mov	r0, r4
 800d798:	f000 f830 	bl	800d7fc <_getpid_r>
 800d79c:	462a      	mov	r2, r5
 800d79e:	4601      	mov	r1, r0
 800d7a0:	4620      	mov	r0, r4
 800d7a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d7a6:	f000 b817 	b.w	800d7d8 <_kill_r>
 800d7aa:	2b01      	cmp	r3, #1
 800d7ac:	d00a      	beq.n	800d7c4 <_raise_r+0x4c>
 800d7ae:	1c59      	adds	r1, r3, #1
 800d7b0:	d103      	bne.n	800d7ba <_raise_r+0x42>
 800d7b2:	2316      	movs	r3, #22
 800d7b4:	6003      	str	r3, [r0, #0]
 800d7b6:	2001      	movs	r0, #1
 800d7b8:	e7e7      	b.n	800d78a <_raise_r+0x12>
 800d7ba:	2400      	movs	r4, #0
 800d7bc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d7c0:	4628      	mov	r0, r5
 800d7c2:	4798      	blx	r3
 800d7c4:	2000      	movs	r0, #0
 800d7c6:	e7e0      	b.n	800d78a <_raise_r+0x12>

0800d7c8 <raise>:
 800d7c8:	4b02      	ldr	r3, [pc, #8]	; (800d7d4 <raise+0xc>)
 800d7ca:	4601      	mov	r1, r0
 800d7cc:	6818      	ldr	r0, [r3, #0]
 800d7ce:	f7ff bfd3 	b.w	800d778 <_raise_r>
 800d7d2:	bf00      	nop
 800d7d4:	20000108 	.word	0x20000108

0800d7d8 <_kill_r>:
 800d7d8:	b538      	push	{r3, r4, r5, lr}
 800d7da:	4d07      	ldr	r5, [pc, #28]	; (800d7f8 <_kill_r+0x20>)
 800d7dc:	2300      	movs	r3, #0
 800d7de:	4604      	mov	r4, r0
 800d7e0:	4608      	mov	r0, r1
 800d7e2:	4611      	mov	r1, r2
 800d7e4:	602b      	str	r3, [r5, #0]
 800d7e6:	f7f4 fbeb 	bl	8001fc0 <_kill>
 800d7ea:	1c43      	adds	r3, r0, #1
 800d7ec:	d102      	bne.n	800d7f4 <_kill_r+0x1c>
 800d7ee:	682b      	ldr	r3, [r5, #0]
 800d7f0:	b103      	cbz	r3, 800d7f4 <_kill_r+0x1c>
 800d7f2:	6023      	str	r3, [r4, #0]
 800d7f4:	bd38      	pop	{r3, r4, r5, pc}
 800d7f6:	bf00      	nop
 800d7f8:	20002150 	.word	0x20002150

0800d7fc <_getpid_r>:
 800d7fc:	f7f4 bbd8 	b.w	8001fb0 <_getpid>

0800d800 <__sread>:
 800d800:	b510      	push	{r4, lr}
 800d802:	460c      	mov	r4, r1
 800d804:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d808:	f000 f894 	bl	800d934 <_read_r>
 800d80c:	2800      	cmp	r0, #0
 800d80e:	bfab      	itete	ge
 800d810:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d812:	89a3      	ldrhlt	r3, [r4, #12]
 800d814:	181b      	addge	r3, r3, r0
 800d816:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d81a:	bfac      	ite	ge
 800d81c:	6563      	strge	r3, [r4, #84]	; 0x54
 800d81e:	81a3      	strhlt	r3, [r4, #12]
 800d820:	bd10      	pop	{r4, pc}

0800d822 <__swrite>:
 800d822:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d826:	461f      	mov	r7, r3
 800d828:	898b      	ldrh	r3, [r1, #12]
 800d82a:	05db      	lsls	r3, r3, #23
 800d82c:	4605      	mov	r5, r0
 800d82e:	460c      	mov	r4, r1
 800d830:	4616      	mov	r6, r2
 800d832:	d505      	bpl.n	800d840 <__swrite+0x1e>
 800d834:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d838:	2302      	movs	r3, #2
 800d83a:	2200      	movs	r2, #0
 800d83c:	f000 f868 	bl	800d910 <_lseek_r>
 800d840:	89a3      	ldrh	r3, [r4, #12]
 800d842:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d846:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d84a:	81a3      	strh	r3, [r4, #12]
 800d84c:	4632      	mov	r2, r6
 800d84e:	463b      	mov	r3, r7
 800d850:	4628      	mov	r0, r5
 800d852:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d856:	f000 b817 	b.w	800d888 <_write_r>

0800d85a <__sseek>:
 800d85a:	b510      	push	{r4, lr}
 800d85c:	460c      	mov	r4, r1
 800d85e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d862:	f000 f855 	bl	800d910 <_lseek_r>
 800d866:	1c43      	adds	r3, r0, #1
 800d868:	89a3      	ldrh	r3, [r4, #12]
 800d86a:	bf15      	itete	ne
 800d86c:	6560      	strne	r0, [r4, #84]	; 0x54
 800d86e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d872:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d876:	81a3      	strheq	r3, [r4, #12]
 800d878:	bf18      	it	ne
 800d87a:	81a3      	strhne	r3, [r4, #12]
 800d87c:	bd10      	pop	{r4, pc}

0800d87e <__sclose>:
 800d87e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d882:	f000 b813 	b.w	800d8ac <_close_r>
	...

0800d888 <_write_r>:
 800d888:	b538      	push	{r3, r4, r5, lr}
 800d88a:	4d07      	ldr	r5, [pc, #28]	; (800d8a8 <_write_r+0x20>)
 800d88c:	4604      	mov	r4, r0
 800d88e:	4608      	mov	r0, r1
 800d890:	4611      	mov	r1, r2
 800d892:	2200      	movs	r2, #0
 800d894:	602a      	str	r2, [r5, #0]
 800d896:	461a      	mov	r2, r3
 800d898:	f7f4 fbc9 	bl	800202e <_write>
 800d89c:	1c43      	adds	r3, r0, #1
 800d89e:	d102      	bne.n	800d8a6 <_write_r+0x1e>
 800d8a0:	682b      	ldr	r3, [r5, #0]
 800d8a2:	b103      	cbz	r3, 800d8a6 <_write_r+0x1e>
 800d8a4:	6023      	str	r3, [r4, #0]
 800d8a6:	bd38      	pop	{r3, r4, r5, pc}
 800d8a8:	20002150 	.word	0x20002150

0800d8ac <_close_r>:
 800d8ac:	b538      	push	{r3, r4, r5, lr}
 800d8ae:	4d06      	ldr	r5, [pc, #24]	; (800d8c8 <_close_r+0x1c>)
 800d8b0:	2300      	movs	r3, #0
 800d8b2:	4604      	mov	r4, r0
 800d8b4:	4608      	mov	r0, r1
 800d8b6:	602b      	str	r3, [r5, #0]
 800d8b8:	f7f4 fbd5 	bl	8002066 <_close>
 800d8bc:	1c43      	adds	r3, r0, #1
 800d8be:	d102      	bne.n	800d8c6 <_close_r+0x1a>
 800d8c0:	682b      	ldr	r3, [r5, #0]
 800d8c2:	b103      	cbz	r3, 800d8c6 <_close_r+0x1a>
 800d8c4:	6023      	str	r3, [r4, #0]
 800d8c6:	bd38      	pop	{r3, r4, r5, pc}
 800d8c8:	20002150 	.word	0x20002150

0800d8cc <_fstat_r>:
 800d8cc:	b538      	push	{r3, r4, r5, lr}
 800d8ce:	4d07      	ldr	r5, [pc, #28]	; (800d8ec <_fstat_r+0x20>)
 800d8d0:	2300      	movs	r3, #0
 800d8d2:	4604      	mov	r4, r0
 800d8d4:	4608      	mov	r0, r1
 800d8d6:	4611      	mov	r1, r2
 800d8d8:	602b      	str	r3, [r5, #0]
 800d8da:	f7f4 fbd0 	bl	800207e <_fstat>
 800d8de:	1c43      	adds	r3, r0, #1
 800d8e0:	d102      	bne.n	800d8e8 <_fstat_r+0x1c>
 800d8e2:	682b      	ldr	r3, [r5, #0]
 800d8e4:	b103      	cbz	r3, 800d8e8 <_fstat_r+0x1c>
 800d8e6:	6023      	str	r3, [r4, #0]
 800d8e8:	bd38      	pop	{r3, r4, r5, pc}
 800d8ea:	bf00      	nop
 800d8ec:	20002150 	.word	0x20002150

0800d8f0 <_isatty_r>:
 800d8f0:	b538      	push	{r3, r4, r5, lr}
 800d8f2:	4d06      	ldr	r5, [pc, #24]	; (800d90c <_isatty_r+0x1c>)
 800d8f4:	2300      	movs	r3, #0
 800d8f6:	4604      	mov	r4, r0
 800d8f8:	4608      	mov	r0, r1
 800d8fa:	602b      	str	r3, [r5, #0]
 800d8fc:	f7f4 fbcf 	bl	800209e <_isatty>
 800d900:	1c43      	adds	r3, r0, #1
 800d902:	d102      	bne.n	800d90a <_isatty_r+0x1a>
 800d904:	682b      	ldr	r3, [r5, #0]
 800d906:	b103      	cbz	r3, 800d90a <_isatty_r+0x1a>
 800d908:	6023      	str	r3, [r4, #0]
 800d90a:	bd38      	pop	{r3, r4, r5, pc}
 800d90c:	20002150 	.word	0x20002150

0800d910 <_lseek_r>:
 800d910:	b538      	push	{r3, r4, r5, lr}
 800d912:	4d07      	ldr	r5, [pc, #28]	; (800d930 <_lseek_r+0x20>)
 800d914:	4604      	mov	r4, r0
 800d916:	4608      	mov	r0, r1
 800d918:	4611      	mov	r1, r2
 800d91a:	2200      	movs	r2, #0
 800d91c:	602a      	str	r2, [r5, #0]
 800d91e:	461a      	mov	r2, r3
 800d920:	f7f4 fbc8 	bl	80020b4 <_lseek>
 800d924:	1c43      	adds	r3, r0, #1
 800d926:	d102      	bne.n	800d92e <_lseek_r+0x1e>
 800d928:	682b      	ldr	r3, [r5, #0]
 800d92a:	b103      	cbz	r3, 800d92e <_lseek_r+0x1e>
 800d92c:	6023      	str	r3, [r4, #0]
 800d92e:	bd38      	pop	{r3, r4, r5, pc}
 800d930:	20002150 	.word	0x20002150

0800d934 <_read_r>:
 800d934:	b538      	push	{r3, r4, r5, lr}
 800d936:	4d07      	ldr	r5, [pc, #28]	; (800d954 <_read_r+0x20>)
 800d938:	4604      	mov	r4, r0
 800d93a:	4608      	mov	r0, r1
 800d93c:	4611      	mov	r1, r2
 800d93e:	2200      	movs	r2, #0
 800d940:	602a      	str	r2, [r5, #0]
 800d942:	461a      	mov	r2, r3
 800d944:	f7f4 fb56 	bl	8001ff4 <_read>
 800d948:	1c43      	adds	r3, r0, #1
 800d94a:	d102      	bne.n	800d952 <_read_r+0x1e>
 800d94c:	682b      	ldr	r3, [r5, #0]
 800d94e:	b103      	cbz	r3, 800d952 <_read_r+0x1e>
 800d950:	6023      	str	r3, [r4, #0]
 800d952:	bd38      	pop	{r3, r4, r5, pc}
 800d954:	20002150 	.word	0x20002150

0800d958 <atanf>:
 800d958:	b538      	push	{r3, r4, r5, lr}
 800d95a:	ee10 5a10 	vmov	r5, s0
 800d95e:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800d962:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 800d966:	eef0 7a40 	vmov.f32	s15, s0
 800d96a:	db10      	blt.n	800d98e <atanf+0x36>
 800d96c:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800d970:	dd04      	ble.n	800d97c <atanf+0x24>
 800d972:	ee70 7a00 	vadd.f32	s15, s0, s0
 800d976:	eeb0 0a67 	vmov.f32	s0, s15
 800d97a:	bd38      	pop	{r3, r4, r5, pc}
 800d97c:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800dab4 <atanf+0x15c>
 800d980:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 800dab8 <atanf+0x160>
 800d984:	2d00      	cmp	r5, #0
 800d986:	bfd8      	it	le
 800d988:	eef0 7a40 	vmovle.f32	s15, s0
 800d98c:	e7f3      	b.n	800d976 <atanf+0x1e>
 800d98e:	4b4b      	ldr	r3, [pc, #300]	; (800dabc <atanf+0x164>)
 800d990:	429c      	cmp	r4, r3
 800d992:	dc10      	bgt.n	800d9b6 <atanf+0x5e>
 800d994:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 800d998:	da0a      	bge.n	800d9b0 <atanf+0x58>
 800d99a:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800dac0 <atanf+0x168>
 800d99e:	ee30 7a07 	vadd.f32	s14, s0, s14
 800d9a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d9a6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800d9aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9ae:	dce2      	bgt.n	800d976 <atanf+0x1e>
 800d9b0:	f04f 33ff 	mov.w	r3, #4294967295
 800d9b4:	e013      	b.n	800d9de <atanf+0x86>
 800d9b6:	f000 f8e7 	bl	800db88 <fabsf>
 800d9ba:	4b42      	ldr	r3, [pc, #264]	; (800dac4 <atanf+0x16c>)
 800d9bc:	429c      	cmp	r4, r3
 800d9be:	dc4f      	bgt.n	800da60 <atanf+0x108>
 800d9c0:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800d9c4:	429c      	cmp	r4, r3
 800d9c6:	dc41      	bgt.n	800da4c <atanf+0xf4>
 800d9c8:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800d9cc:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800d9d0:	eea0 7a27 	vfma.f32	s14, s0, s15
 800d9d4:	2300      	movs	r3, #0
 800d9d6:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d9da:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d9de:	1c5a      	adds	r2, r3, #1
 800d9e0:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800d9e4:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800dac8 <atanf+0x170>
 800d9e8:	eddf 5a38 	vldr	s11, [pc, #224]	; 800dacc <atanf+0x174>
 800d9ec:	ed9f 5a38 	vldr	s10, [pc, #224]	; 800dad0 <atanf+0x178>
 800d9f0:	ee66 6a06 	vmul.f32	s13, s12, s12
 800d9f4:	eee6 5a87 	vfma.f32	s11, s13, s14
 800d9f8:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800dad4 <atanf+0x17c>
 800d9fc:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800da00:	eddf 5a35 	vldr	s11, [pc, #212]	; 800dad8 <atanf+0x180>
 800da04:	eee7 5a26 	vfma.f32	s11, s14, s13
 800da08:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800dadc <atanf+0x184>
 800da0c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800da10:	eddf 5a33 	vldr	s11, [pc, #204]	; 800dae0 <atanf+0x188>
 800da14:	eee7 5a26 	vfma.f32	s11, s14, s13
 800da18:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800dae4 <atanf+0x18c>
 800da1c:	eea6 5a87 	vfma.f32	s10, s13, s14
 800da20:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800dae8 <atanf+0x190>
 800da24:	eea5 7a26 	vfma.f32	s14, s10, s13
 800da28:	ed9f 5a30 	vldr	s10, [pc, #192]	; 800daec <atanf+0x194>
 800da2c:	eea7 5a26 	vfma.f32	s10, s14, s13
 800da30:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800daf0 <atanf+0x198>
 800da34:	eea5 7a26 	vfma.f32	s14, s10, s13
 800da38:	ee27 7a26 	vmul.f32	s14, s14, s13
 800da3c:	eea5 7a86 	vfma.f32	s14, s11, s12
 800da40:	ee27 7a87 	vmul.f32	s14, s15, s14
 800da44:	d121      	bne.n	800da8a <atanf+0x132>
 800da46:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800da4a:	e794      	b.n	800d976 <atanf+0x1e>
 800da4c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800da50:	ee30 7a67 	vsub.f32	s14, s0, s15
 800da54:	ee30 0a27 	vadd.f32	s0, s0, s15
 800da58:	2301      	movs	r3, #1
 800da5a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800da5e:	e7be      	b.n	800d9de <atanf+0x86>
 800da60:	4b24      	ldr	r3, [pc, #144]	; (800daf4 <atanf+0x19c>)
 800da62:	429c      	cmp	r4, r3
 800da64:	dc0b      	bgt.n	800da7e <atanf+0x126>
 800da66:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800da6a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800da6e:	eea0 7a27 	vfma.f32	s14, s0, s15
 800da72:	2302      	movs	r3, #2
 800da74:	ee70 6a67 	vsub.f32	s13, s0, s15
 800da78:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800da7c:	e7af      	b.n	800d9de <atanf+0x86>
 800da7e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800da82:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800da86:	2303      	movs	r3, #3
 800da88:	e7a9      	b.n	800d9de <atanf+0x86>
 800da8a:	4a1b      	ldr	r2, [pc, #108]	; (800daf8 <atanf+0x1a0>)
 800da8c:	491b      	ldr	r1, [pc, #108]	; (800dafc <atanf+0x1a4>)
 800da8e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800da92:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800da96:	ed93 0a00 	vldr	s0, [r3]
 800da9a:	ee37 7a40 	vsub.f32	s14, s14, s0
 800da9e:	ed92 0a00 	vldr	s0, [r2]
 800daa2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800daa6:	2d00      	cmp	r5, #0
 800daa8:	ee70 7a67 	vsub.f32	s15, s0, s15
 800daac:	bfb8      	it	lt
 800daae:	eef1 7a67 	vneglt.f32	s15, s15
 800dab2:	e760      	b.n	800d976 <atanf+0x1e>
 800dab4:	3fc90fdb 	.word	0x3fc90fdb
 800dab8:	bfc90fdb 	.word	0xbfc90fdb
 800dabc:	3edfffff 	.word	0x3edfffff
 800dac0:	7149f2ca 	.word	0x7149f2ca
 800dac4:	3f97ffff 	.word	0x3f97ffff
 800dac8:	3c8569d7 	.word	0x3c8569d7
 800dacc:	3d4bda59 	.word	0x3d4bda59
 800dad0:	bd6ef16b 	.word	0xbd6ef16b
 800dad4:	3d886b35 	.word	0x3d886b35
 800dad8:	3dba2e6e 	.word	0x3dba2e6e
 800dadc:	3e124925 	.word	0x3e124925
 800dae0:	3eaaaaab 	.word	0x3eaaaaab
 800dae4:	bd15a221 	.word	0xbd15a221
 800dae8:	bd9d8795 	.word	0xbd9d8795
 800daec:	bde38e38 	.word	0xbde38e38
 800daf0:	be4ccccd 	.word	0xbe4ccccd
 800daf4:	401bffff 	.word	0x401bffff
 800daf8:	0800eeec 	.word	0x0800eeec
 800dafc:	0800eefc 	.word	0x0800eefc

0800db00 <cosf>:
 800db00:	ee10 3a10 	vmov	r3, s0
 800db04:	b507      	push	{r0, r1, r2, lr}
 800db06:	4a1e      	ldr	r2, [pc, #120]	; (800db80 <cosf+0x80>)
 800db08:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800db0c:	4293      	cmp	r3, r2
 800db0e:	dc06      	bgt.n	800db1e <cosf+0x1e>
 800db10:	eddf 0a1c 	vldr	s1, [pc, #112]	; 800db84 <cosf+0x84>
 800db14:	b003      	add	sp, #12
 800db16:	f85d eb04 	ldr.w	lr, [sp], #4
 800db1a:	f000 bb01 	b.w	800e120 <__kernel_cosf>
 800db1e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800db22:	db04      	blt.n	800db2e <cosf+0x2e>
 800db24:	ee30 0a40 	vsub.f32	s0, s0, s0
 800db28:	b003      	add	sp, #12
 800db2a:	f85d fb04 	ldr.w	pc, [sp], #4
 800db2e:	4668      	mov	r0, sp
 800db30:	f000 f9b6 	bl	800dea0 <__ieee754_rem_pio2f>
 800db34:	f000 0003 	and.w	r0, r0, #3
 800db38:	2801      	cmp	r0, #1
 800db3a:	d009      	beq.n	800db50 <cosf+0x50>
 800db3c:	2802      	cmp	r0, #2
 800db3e:	d010      	beq.n	800db62 <cosf+0x62>
 800db40:	b9b0      	cbnz	r0, 800db70 <cosf+0x70>
 800db42:	eddd 0a01 	vldr	s1, [sp, #4]
 800db46:	ed9d 0a00 	vldr	s0, [sp]
 800db4a:	f000 fae9 	bl	800e120 <__kernel_cosf>
 800db4e:	e7eb      	b.n	800db28 <cosf+0x28>
 800db50:	eddd 0a01 	vldr	s1, [sp, #4]
 800db54:	ed9d 0a00 	vldr	s0, [sp]
 800db58:	f000 fdb8 	bl	800e6cc <__kernel_sinf>
 800db5c:	eeb1 0a40 	vneg.f32	s0, s0
 800db60:	e7e2      	b.n	800db28 <cosf+0x28>
 800db62:	eddd 0a01 	vldr	s1, [sp, #4]
 800db66:	ed9d 0a00 	vldr	s0, [sp]
 800db6a:	f000 fad9 	bl	800e120 <__kernel_cosf>
 800db6e:	e7f5      	b.n	800db5c <cosf+0x5c>
 800db70:	eddd 0a01 	vldr	s1, [sp, #4]
 800db74:	ed9d 0a00 	vldr	s0, [sp]
 800db78:	2001      	movs	r0, #1
 800db7a:	f000 fda7 	bl	800e6cc <__kernel_sinf>
 800db7e:	e7d3      	b.n	800db28 <cosf+0x28>
 800db80:	3f490fd8 	.word	0x3f490fd8
 800db84:	00000000 	.word	0x00000000

0800db88 <fabsf>:
 800db88:	ee10 3a10 	vmov	r3, s0
 800db8c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800db90:	ee00 3a10 	vmov	s0, r3
 800db94:	4770      	bx	lr
	...

0800db98 <sinf>:
 800db98:	ee10 3a10 	vmov	r3, s0
 800db9c:	b507      	push	{r0, r1, r2, lr}
 800db9e:	4a1f      	ldr	r2, [pc, #124]	; (800dc1c <sinf+0x84>)
 800dba0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800dba4:	4293      	cmp	r3, r2
 800dba6:	dc07      	bgt.n	800dbb8 <sinf+0x20>
 800dba8:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800dc20 <sinf+0x88>
 800dbac:	2000      	movs	r0, #0
 800dbae:	b003      	add	sp, #12
 800dbb0:	f85d eb04 	ldr.w	lr, [sp], #4
 800dbb4:	f000 bd8a 	b.w	800e6cc <__kernel_sinf>
 800dbb8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800dbbc:	db04      	blt.n	800dbc8 <sinf+0x30>
 800dbbe:	ee30 0a40 	vsub.f32	s0, s0, s0
 800dbc2:	b003      	add	sp, #12
 800dbc4:	f85d fb04 	ldr.w	pc, [sp], #4
 800dbc8:	4668      	mov	r0, sp
 800dbca:	f000 f969 	bl	800dea0 <__ieee754_rem_pio2f>
 800dbce:	f000 0003 	and.w	r0, r0, #3
 800dbd2:	2801      	cmp	r0, #1
 800dbd4:	d00a      	beq.n	800dbec <sinf+0x54>
 800dbd6:	2802      	cmp	r0, #2
 800dbd8:	d00f      	beq.n	800dbfa <sinf+0x62>
 800dbda:	b9c0      	cbnz	r0, 800dc0e <sinf+0x76>
 800dbdc:	eddd 0a01 	vldr	s1, [sp, #4]
 800dbe0:	ed9d 0a00 	vldr	s0, [sp]
 800dbe4:	2001      	movs	r0, #1
 800dbe6:	f000 fd71 	bl	800e6cc <__kernel_sinf>
 800dbea:	e7ea      	b.n	800dbc2 <sinf+0x2a>
 800dbec:	eddd 0a01 	vldr	s1, [sp, #4]
 800dbf0:	ed9d 0a00 	vldr	s0, [sp]
 800dbf4:	f000 fa94 	bl	800e120 <__kernel_cosf>
 800dbf8:	e7e3      	b.n	800dbc2 <sinf+0x2a>
 800dbfa:	eddd 0a01 	vldr	s1, [sp, #4]
 800dbfe:	ed9d 0a00 	vldr	s0, [sp]
 800dc02:	2001      	movs	r0, #1
 800dc04:	f000 fd62 	bl	800e6cc <__kernel_sinf>
 800dc08:	eeb1 0a40 	vneg.f32	s0, s0
 800dc0c:	e7d9      	b.n	800dbc2 <sinf+0x2a>
 800dc0e:	eddd 0a01 	vldr	s1, [sp, #4]
 800dc12:	ed9d 0a00 	vldr	s0, [sp]
 800dc16:	f000 fa83 	bl	800e120 <__kernel_cosf>
 800dc1a:	e7f5      	b.n	800dc08 <sinf+0x70>
 800dc1c:	3f490fd8 	.word	0x3f490fd8
 800dc20:	00000000 	.word	0x00000000

0800dc24 <tanf>:
 800dc24:	ee10 3a10 	vmov	r3, s0
 800dc28:	b507      	push	{r0, r1, r2, lr}
 800dc2a:	4a12      	ldr	r2, [pc, #72]	; (800dc74 <tanf+0x50>)
 800dc2c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800dc30:	4293      	cmp	r3, r2
 800dc32:	dc07      	bgt.n	800dc44 <tanf+0x20>
 800dc34:	eddf 0a10 	vldr	s1, [pc, #64]	; 800dc78 <tanf+0x54>
 800dc38:	2001      	movs	r0, #1
 800dc3a:	b003      	add	sp, #12
 800dc3c:	f85d eb04 	ldr.w	lr, [sp], #4
 800dc40:	f000 bd8c 	b.w	800e75c <__kernel_tanf>
 800dc44:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800dc48:	db04      	blt.n	800dc54 <tanf+0x30>
 800dc4a:	ee30 0a40 	vsub.f32	s0, s0, s0
 800dc4e:	b003      	add	sp, #12
 800dc50:	f85d fb04 	ldr.w	pc, [sp], #4
 800dc54:	4668      	mov	r0, sp
 800dc56:	f000 f923 	bl	800dea0 <__ieee754_rem_pio2f>
 800dc5a:	0040      	lsls	r0, r0, #1
 800dc5c:	f000 0002 	and.w	r0, r0, #2
 800dc60:	eddd 0a01 	vldr	s1, [sp, #4]
 800dc64:	ed9d 0a00 	vldr	s0, [sp]
 800dc68:	f1c0 0001 	rsb	r0, r0, #1
 800dc6c:	f000 fd76 	bl	800e75c <__kernel_tanf>
 800dc70:	e7ed      	b.n	800dc4e <tanf+0x2a>
 800dc72:	bf00      	nop
 800dc74:	3f490fda 	.word	0x3f490fda
 800dc78:	00000000 	.word	0x00000000

0800dc7c <asinf>:
 800dc7c:	b508      	push	{r3, lr}
 800dc7e:	ed2d 8b02 	vpush	{d8}
 800dc82:	eeb0 8a40 	vmov.f32	s16, s0
 800dc86:	f000 f825 	bl	800dcd4 <__ieee754_asinf>
 800dc8a:	eeb4 8a48 	vcmp.f32	s16, s16
 800dc8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc92:	eef0 8a40 	vmov.f32	s17, s0
 800dc96:	d615      	bvs.n	800dcc4 <asinf+0x48>
 800dc98:	eeb0 0a48 	vmov.f32	s0, s16
 800dc9c:	f7ff ff74 	bl	800db88 <fabsf>
 800dca0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800dca4:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800dca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcac:	dd0a      	ble.n	800dcc4 <asinf+0x48>
 800dcae:	f7fc ff2b 	bl	800ab08 <__errno>
 800dcb2:	ecbd 8b02 	vpop	{d8}
 800dcb6:	2321      	movs	r3, #33	; 0x21
 800dcb8:	6003      	str	r3, [r0, #0]
 800dcba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800dcbe:	4804      	ldr	r0, [pc, #16]	; (800dcd0 <asinf+0x54>)
 800dcc0:	f000 be6e 	b.w	800e9a0 <nanf>
 800dcc4:	eeb0 0a68 	vmov.f32	s0, s17
 800dcc8:	ecbd 8b02 	vpop	{d8}
 800dccc:	bd08      	pop	{r3, pc}
 800dcce:	bf00      	nop
 800dcd0:	0800ed80 	.word	0x0800ed80

0800dcd4 <__ieee754_asinf>:
 800dcd4:	b538      	push	{r3, r4, r5, lr}
 800dcd6:	ee10 5a10 	vmov	r5, s0
 800dcda:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800dcde:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800dce2:	ed2d 8b04 	vpush	{d8-d9}
 800dce6:	d10c      	bne.n	800dd02 <__ieee754_asinf+0x2e>
 800dce8:	eddf 7a5d 	vldr	s15, [pc, #372]	; 800de60 <__ieee754_asinf+0x18c>
 800dcec:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 800de64 <__ieee754_asinf+0x190>
 800dcf0:	ee60 7a27 	vmul.f32	s15, s0, s15
 800dcf4:	eee0 7a07 	vfma.f32	s15, s0, s14
 800dcf8:	eeb0 0a67 	vmov.f32	s0, s15
 800dcfc:	ecbd 8b04 	vpop	{d8-d9}
 800dd00:	bd38      	pop	{r3, r4, r5, pc}
 800dd02:	dd04      	ble.n	800dd0e <__ieee754_asinf+0x3a>
 800dd04:	ee70 7a40 	vsub.f32	s15, s0, s0
 800dd08:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800dd0c:	e7f6      	b.n	800dcfc <__ieee754_asinf+0x28>
 800dd0e:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800dd12:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800dd16:	da0b      	bge.n	800dd30 <__ieee754_asinf+0x5c>
 800dd18:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 800dd1c:	da52      	bge.n	800ddc4 <__ieee754_asinf+0xf0>
 800dd1e:	eddf 7a52 	vldr	s15, [pc, #328]	; 800de68 <__ieee754_asinf+0x194>
 800dd22:	ee70 7a27 	vadd.f32	s15, s0, s15
 800dd26:	eef4 7ae8 	vcmpe.f32	s15, s17
 800dd2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd2e:	dce5      	bgt.n	800dcfc <__ieee754_asinf+0x28>
 800dd30:	f7ff ff2a 	bl	800db88 <fabsf>
 800dd34:	ee38 0ac0 	vsub.f32	s0, s17, s0
 800dd38:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 800dd3c:	ee20 8a08 	vmul.f32	s16, s0, s16
 800dd40:	eddf 7a4a 	vldr	s15, [pc, #296]	; 800de6c <__ieee754_asinf+0x198>
 800dd44:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 800de70 <__ieee754_asinf+0x19c>
 800dd48:	ed9f 9a4a 	vldr	s18, [pc, #296]	; 800de74 <__ieee754_asinf+0x1a0>
 800dd4c:	eea8 7a27 	vfma.f32	s14, s16, s15
 800dd50:	eddf 7a49 	vldr	s15, [pc, #292]	; 800de78 <__ieee754_asinf+0x1a4>
 800dd54:	eee7 7a08 	vfma.f32	s15, s14, s16
 800dd58:	ed9f 7a48 	vldr	s14, [pc, #288]	; 800de7c <__ieee754_asinf+0x1a8>
 800dd5c:	eea7 7a88 	vfma.f32	s14, s15, s16
 800dd60:	eddf 7a47 	vldr	s15, [pc, #284]	; 800de80 <__ieee754_asinf+0x1ac>
 800dd64:	eee7 7a08 	vfma.f32	s15, s14, s16
 800dd68:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800de84 <__ieee754_asinf+0x1b0>
 800dd6c:	eea7 9a88 	vfma.f32	s18, s15, s16
 800dd70:	eddf 7a45 	vldr	s15, [pc, #276]	; 800de88 <__ieee754_asinf+0x1b4>
 800dd74:	eee8 7a07 	vfma.f32	s15, s16, s14
 800dd78:	ed9f 7a44 	vldr	s14, [pc, #272]	; 800de8c <__ieee754_asinf+0x1b8>
 800dd7c:	eea7 7a88 	vfma.f32	s14, s15, s16
 800dd80:	eddf 7a43 	vldr	s15, [pc, #268]	; 800de90 <__ieee754_asinf+0x1bc>
 800dd84:	eee7 7a08 	vfma.f32	s15, s14, s16
 800dd88:	eeb0 0a48 	vmov.f32	s0, s16
 800dd8c:	eee7 8a88 	vfma.f32	s17, s15, s16
 800dd90:	f000 f9c2 	bl	800e118 <__ieee754_sqrtf>
 800dd94:	4b3f      	ldr	r3, [pc, #252]	; (800de94 <__ieee754_asinf+0x1c0>)
 800dd96:	ee29 9a08 	vmul.f32	s18, s18, s16
 800dd9a:	429c      	cmp	r4, r3
 800dd9c:	ee89 6a28 	vdiv.f32	s12, s18, s17
 800dda0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800dda4:	dd3d      	ble.n	800de22 <__ieee754_asinf+0x14e>
 800dda6:	eea0 0a06 	vfma.f32	s0, s0, s12
 800ddaa:	eddf 7a3b 	vldr	s15, [pc, #236]	; 800de98 <__ieee754_asinf+0x1c4>
 800ddae:	eee0 7a26 	vfma.f32	s15, s0, s13
 800ddb2:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 800de64 <__ieee754_asinf+0x190>
 800ddb6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ddba:	2d00      	cmp	r5, #0
 800ddbc:	bfd8      	it	le
 800ddbe:	eeb1 0a40 	vnegle.f32	s0, s0
 800ddc2:	e79b      	b.n	800dcfc <__ieee754_asinf+0x28>
 800ddc4:	ee60 7a00 	vmul.f32	s15, s0, s0
 800ddc8:	eddf 6a28 	vldr	s13, [pc, #160]	; 800de6c <__ieee754_asinf+0x198>
 800ddcc:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800de70 <__ieee754_asinf+0x19c>
 800ddd0:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 800de84 <__ieee754_asinf+0x1b0>
 800ddd4:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800ddd8:	eddf 6a27 	vldr	s13, [pc, #156]	; 800de78 <__ieee754_asinf+0x1a4>
 800dddc:	eee7 6a27 	vfma.f32	s13, s14, s15
 800dde0:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800de7c <__ieee754_asinf+0x1a8>
 800dde4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800dde8:	eddf 6a25 	vldr	s13, [pc, #148]	; 800de80 <__ieee754_asinf+0x1ac>
 800ddec:	eee7 6a27 	vfma.f32	s13, s14, s15
 800ddf0:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800de74 <__ieee754_asinf+0x1a0>
 800ddf4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ddf8:	eddf 6a23 	vldr	s13, [pc, #140]	; 800de88 <__ieee754_asinf+0x1b4>
 800ddfc:	eee7 6a86 	vfma.f32	s13, s15, s12
 800de00:	ed9f 6a22 	vldr	s12, [pc, #136]	; 800de8c <__ieee754_asinf+0x1b8>
 800de04:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800de08:	eddf 6a21 	vldr	s13, [pc, #132]	; 800de90 <__ieee754_asinf+0x1bc>
 800de0c:	eee6 6a27 	vfma.f32	s13, s12, s15
 800de10:	ee27 7a27 	vmul.f32	s14, s14, s15
 800de14:	eee6 8aa7 	vfma.f32	s17, s13, s15
 800de18:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800de1c:	eea0 0a27 	vfma.f32	s0, s0, s15
 800de20:	e76c      	b.n	800dcfc <__ieee754_asinf+0x28>
 800de22:	ee10 3a10 	vmov	r3, s0
 800de26:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800de2a:	f023 030f 	bic.w	r3, r3, #15
 800de2e:	ee07 3a10 	vmov	s14, r3
 800de32:	eea7 8a47 	vfms.f32	s16, s14, s14
 800de36:	ee70 7a07 	vadd.f32	s15, s0, s14
 800de3a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800de3e:	eec8 5a27 	vdiv.f32	s11, s16, s15
 800de42:	eddf 7a07 	vldr	s15, [pc, #28]	; 800de60 <__ieee754_asinf+0x18c>
 800de46:	eee5 7ae6 	vfms.f32	s15, s11, s13
 800de4a:	eed0 7a06 	vfnms.f32	s15, s0, s12
 800de4e:	ed9f 0a13 	vldr	s0, [pc, #76]	; 800de9c <__ieee754_asinf+0x1c8>
 800de52:	eeb0 6a40 	vmov.f32	s12, s0
 800de56:	eea7 6a66 	vfms.f32	s12, s14, s13
 800de5a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800de5e:	e7aa      	b.n	800ddb6 <__ieee754_asinf+0xe2>
 800de60:	b33bbd2e 	.word	0xb33bbd2e
 800de64:	3fc90fdb 	.word	0x3fc90fdb
 800de68:	7149f2ca 	.word	0x7149f2ca
 800de6c:	3811ef08 	.word	0x3811ef08
 800de70:	3a4f7f04 	.word	0x3a4f7f04
 800de74:	3e2aaaab 	.word	0x3e2aaaab
 800de78:	bd241146 	.word	0xbd241146
 800de7c:	3e4e0aa8 	.word	0x3e4e0aa8
 800de80:	bea6b090 	.word	0xbea6b090
 800de84:	3d9dc62e 	.word	0x3d9dc62e
 800de88:	bf303361 	.word	0xbf303361
 800de8c:	4001572d 	.word	0x4001572d
 800de90:	c019d139 	.word	0xc019d139
 800de94:	3f799999 	.word	0x3f799999
 800de98:	333bbd2e 	.word	0x333bbd2e
 800de9c:	3f490fdb 	.word	0x3f490fdb

0800dea0 <__ieee754_rem_pio2f>:
 800dea0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dea2:	ee10 6a10 	vmov	r6, s0
 800dea6:	4b8e      	ldr	r3, [pc, #568]	; (800e0e0 <__ieee754_rem_pio2f+0x240>)
 800dea8:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800deac:	429d      	cmp	r5, r3
 800deae:	b087      	sub	sp, #28
 800deb0:	eef0 7a40 	vmov.f32	s15, s0
 800deb4:	4604      	mov	r4, r0
 800deb6:	dc05      	bgt.n	800dec4 <__ieee754_rem_pio2f+0x24>
 800deb8:	2300      	movs	r3, #0
 800deba:	ed80 0a00 	vstr	s0, [r0]
 800debe:	6043      	str	r3, [r0, #4]
 800dec0:	2000      	movs	r0, #0
 800dec2:	e01a      	b.n	800defa <__ieee754_rem_pio2f+0x5a>
 800dec4:	4b87      	ldr	r3, [pc, #540]	; (800e0e4 <__ieee754_rem_pio2f+0x244>)
 800dec6:	429d      	cmp	r5, r3
 800dec8:	dc46      	bgt.n	800df58 <__ieee754_rem_pio2f+0xb8>
 800deca:	2e00      	cmp	r6, #0
 800decc:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800e0e8 <__ieee754_rem_pio2f+0x248>
 800ded0:	4b86      	ldr	r3, [pc, #536]	; (800e0ec <__ieee754_rem_pio2f+0x24c>)
 800ded2:	f025 050f 	bic.w	r5, r5, #15
 800ded6:	dd1f      	ble.n	800df18 <__ieee754_rem_pio2f+0x78>
 800ded8:	429d      	cmp	r5, r3
 800deda:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800dede:	d00e      	beq.n	800defe <__ieee754_rem_pio2f+0x5e>
 800dee0:	ed9f 7a83 	vldr	s14, [pc, #524]	; 800e0f0 <__ieee754_rem_pio2f+0x250>
 800dee4:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800dee8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800deec:	ed80 0a00 	vstr	s0, [r0]
 800def0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800def4:	2001      	movs	r0, #1
 800def6:	edc4 7a01 	vstr	s15, [r4, #4]
 800defa:	b007      	add	sp, #28
 800defc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800defe:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 800e0f4 <__ieee754_rem_pio2f+0x254>
 800df02:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800e0f8 <__ieee754_rem_pio2f+0x258>
 800df06:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800df0a:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800df0e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800df12:	edc0 6a00 	vstr	s13, [r0]
 800df16:	e7eb      	b.n	800def0 <__ieee754_rem_pio2f+0x50>
 800df18:	429d      	cmp	r5, r3
 800df1a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800df1e:	d00e      	beq.n	800df3e <__ieee754_rem_pio2f+0x9e>
 800df20:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800e0f0 <__ieee754_rem_pio2f+0x250>
 800df24:	ee37 0a87 	vadd.f32	s0, s15, s14
 800df28:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800df2c:	ed80 0a00 	vstr	s0, [r0]
 800df30:	ee77 7a87 	vadd.f32	s15, s15, s14
 800df34:	f04f 30ff 	mov.w	r0, #4294967295
 800df38:	edc4 7a01 	vstr	s15, [r4, #4]
 800df3c:	e7dd      	b.n	800defa <__ieee754_rem_pio2f+0x5a>
 800df3e:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 800e0f4 <__ieee754_rem_pio2f+0x254>
 800df42:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800e0f8 <__ieee754_rem_pio2f+0x258>
 800df46:	ee77 7a80 	vadd.f32	s15, s15, s0
 800df4a:	ee77 6a87 	vadd.f32	s13, s15, s14
 800df4e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800df52:	edc0 6a00 	vstr	s13, [r0]
 800df56:	e7eb      	b.n	800df30 <__ieee754_rem_pio2f+0x90>
 800df58:	4b68      	ldr	r3, [pc, #416]	; (800e0fc <__ieee754_rem_pio2f+0x25c>)
 800df5a:	429d      	cmp	r5, r3
 800df5c:	dc72      	bgt.n	800e044 <__ieee754_rem_pio2f+0x1a4>
 800df5e:	f7ff fe13 	bl	800db88 <fabsf>
 800df62:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800e100 <__ieee754_rem_pio2f+0x260>
 800df66:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800df6a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800df6e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800df72:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800df76:	ee17 0a90 	vmov	r0, s15
 800df7a:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800e0e8 <__ieee754_rem_pio2f+0x248>
 800df7e:	eea7 0a67 	vfms.f32	s0, s14, s15
 800df82:	281f      	cmp	r0, #31
 800df84:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800e0f0 <__ieee754_rem_pio2f+0x250>
 800df88:	ee67 7a27 	vmul.f32	s15, s14, s15
 800df8c:	eeb1 6a47 	vneg.f32	s12, s14
 800df90:	ee70 6a67 	vsub.f32	s13, s0, s15
 800df94:	ee16 2a90 	vmov	r2, s13
 800df98:	dc1c      	bgt.n	800dfd4 <__ieee754_rem_pio2f+0x134>
 800df9a:	495a      	ldr	r1, [pc, #360]	; (800e104 <__ieee754_rem_pio2f+0x264>)
 800df9c:	1e47      	subs	r7, r0, #1
 800df9e:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800dfa2:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800dfa6:	428b      	cmp	r3, r1
 800dfa8:	d014      	beq.n	800dfd4 <__ieee754_rem_pio2f+0x134>
 800dfaa:	6022      	str	r2, [r4, #0]
 800dfac:	ed94 7a00 	vldr	s14, [r4]
 800dfb0:	ee30 0a47 	vsub.f32	s0, s0, s14
 800dfb4:	2e00      	cmp	r6, #0
 800dfb6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800dfba:	ed84 0a01 	vstr	s0, [r4, #4]
 800dfbe:	da9c      	bge.n	800defa <__ieee754_rem_pio2f+0x5a>
 800dfc0:	eeb1 7a47 	vneg.f32	s14, s14
 800dfc4:	eeb1 0a40 	vneg.f32	s0, s0
 800dfc8:	ed84 7a00 	vstr	s14, [r4]
 800dfcc:	ed84 0a01 	vstr	s0, [r4, #4]
 800dfd0:	4240      	negs	r0, r0
 800dfd2:	e792      	b.n	800defa <__ieee754_rem_pio2f+0x5a>
 800dfd4:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800dfd8:	15eb      	asrs	r3, r5, #23
 800dfda:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 800dfde:	2d08      	cmp	r5, #8
 800dfe0:	dde3      	ble.n	800dfaa <__ieee754_rem_pio2f+0x10a>
 800dfe2:	eddf 7a44 	vldr	s15, [pc, #272]	; 800e0f4 <__ieee754_rem_pio2f+0x254>
 800dfe6:	eddf 5a44 	vldr	s11, [pc, #272]	; 800e0f8 <__ieee754_rem_pio2f+0x258>
 800dfea:	eef0 6a40 	vmov.f32	s13, s0
 800dfee:	eee6 6a27 	vfma.f32	s13, s12, s15
 800dff2:	ee30 0a66 	vsub.f32	s0, s0, s13
 800dff6:	eea6 0a27 	vfma.f32	s0, s12, s15
 800dffa:	eef0 7a40 	vmov.f32	s15, s0
 800dffe:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800e002:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800e006:	ee15 2a90 	vmov	r2, s11
 800e00a:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800e00e:	1a5b      	subs	r3, r3, r1
 800e010:	2b19      	cmp	r3, #25
 800e012:	dc04      	bgt.n	800e01e <__ieee754_rem_pio2f+0x17e>
 800e014:	edc4 5a00 	vstr	s11, [r4]
 800e018:	eeb0 0a66 	vmov.f32	s0, s13
 800e01c:	e7c6      	b.n	800dfac <__ieee754_rem_pio2f+0x10c>
 800e01e:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800e108 <__ieee754_rem_pio2f+0x268>
 800e022:	eeb0 0a66 	vmov.f32	s0, s13
 800e026:	eea6 0a25 	vfma.f32	s0, s12, s11
 800e02a:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800e02e:	eddf 6a37 	vldr	s13, [pc, #220]	; 800e10c <__ieee754_rem_pio2f+0x26c>
 800e032:	eee6 7a25 	vfma.f32	s15, s12, s11
 800e036:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800e03a:	ee30 7a67 	vsub.f32	s14, s0, s15
 800e03e:	ed84 7a00 	vstr	s14, [r4]
 800e042:	e7b3      	b.n	800dfac <__ieee754_rem_pio2f+0x10c>
 800e044:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800e048:	db06      	blt.n	800e058 <__ieee754_rem_pio2f+0x1b8>
 800e04a:	ee70 7a40 	vsub.f32	s15, s0, s0
 800e04e:	edc0 7a01 	vstr	s15, [r0, #4]
 800e052:	edc0 7a00 	vstr	s15, [r0]
 800e056:	e733      	b.n	800dec0 <__ieee754_rem_pio2f+0x20>
 800e058:	15ea      	asrs	r2, r5, #23
 800e05a:	3a86      	subs	r2, #134	; 0x86
 800e05c:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800e060:	ee07 3a90 	vmov	s15, r3
 800e064:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800e068:	eddf 6a29 	vldr	s13, [pc, #164]	; 800e110 <__ieee754_rem_pio2f+0x270>
 800e06c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e070:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e074:	ed8d 7a03 	vstr	s14, [sp, #12]
 800e078:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e07c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800e080:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e084:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e088:	ed8d 7a04 	vstr	s14, [sp, #16]
 800e08c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e090:	eef5 7a40 	vcmp.f32	s15, #0.0
 800e094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e098:	edcd 7a05 	vstr	s15, [sp, #20]
 800e09c:	d11e      	bne.n	800e0dc <__ieee754_rem_pio2f+0x23c>
 800e09e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e0a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0a6:	bf14      	ite	ne
 800e0a8:	2302      	movne	r3, #2
 800e0aa:	2301      	moveq	r3, #1
 800e0ac:	4919      	ldr	r1, [pc, #100]	; (800e114 <__ieee754_rem_pio2f+0x274>)
 800e0ae:	9101      	str	r1, [sp, #4]
 800e0b0:	2102      	movs	r1, #2
 800e0b2:	9100      	str	r1, [sp, #0]
 800e0b4:	a803      	add	r0, sp, #12
 800e0b6:	4621      	mov	r1, r4
 800e0b8:	f000 f892 	bl	800e1e0 <__kernel_rem_pio2f>
 800e0bc:	2e00      	cmp	r6, #0
 800e0be:	f6bf af1c 	bge.w	800defa <__ieee754_rem_pio2f+0x5a>
 800e0c2:	edd4 7a00 	vldr	s15, [r4]
 800e0c6:	eef1 7a67 	vneg.f32	s15, s15
 800e0ca:	edc4 7a00 	vstr	s15, [r4]
 800e0ce:	edd4 7a01 	vldr	s15, [r4, #4]
 800e0d2:	eef1 7a67 	vneg.f32	s15, s15
 800e0d6:	edc4 7a01 	vstr	s15, [r4, #4]
 800e0da:	e779      	b.n	800dfd0 <__ieee754_rem_pio2f+0x130>
 800e0dc:	2303      	movs	r3, #3
 800e0de:	e7e5      	b.n	800e0ac <__ieee754_rem_pio2f+0x20c>
 800e0e0:	3f490fd8 	.word	0x3f490fd8
 800e0e4:	4016cbe3 	.word	0x4016cbe3
 800e0e8:	3fc90f80 	.word	0x3fc90f80
 800e0ec:	3fc90fd0 	.word	0x3fc90fd0
 800e0f0:	37354443 	.word	0x37354443
 800e0f4:	37354400 	.word	0x37354400
 800e0f8:	2e85a308 	.word	0x2e85a308
 800e0fc:	43490f80 	.word	0x43490f80
 800e100:	3f22f984 	.word	0x3f22f984
 800e104:	0800ef0c 	.word	0x0800ef0c
 800e108:	2e85a300 	.word	0x2e85a300
 800e10c:	248d3132 	.word	0x248d3132
 800e110:	43800000 	.word	0x43800000
 800e114:	0800ef8c 	.word	0x0800ef8c

0800e118 <__ieee754_sqrtf>:
 800e118:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800e11c:	4770      	bx	lr
	...

0800e120 <__kernel_cosf>:
 800e120:	ee10 3a10 	vmov	r3, s0
 800e124:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e128:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800e12c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800e130:	da05      	bge.n	800e13e <__kernel_cosf+0x1e>
 800e132:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800e136:	ee17 2a90 	vmov	r2, s15
 800e13a:	2a00      	cmp	r2, #0
 800e13c:	d03d      	beq.n	800e1ba <__kernel_cosf+0x9a>
 800e13e:	ee60 5a00 	vmul.f32	s11, s0, s0
 800e142:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800e1c0 <__kernel_cosf+0xa0>
 800e146:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800e1c4 <__kernel_cosf+0xa4>
 800e14a:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800e1c8 <__kernel_cosf+0xa8>
 800e14e:	4a1f      	ldr	r2, [pc, #124]	; (800e1cc <__kernel_cosf+0xac>)
 800e150:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800e154:	4293      	cmp	r3, r2
 800e156:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800e1d0 <__kernel_cosf+0xb0>
 800e15a:	eee7 7a25 	vfma.f32	s15, s14, s11
 800e15e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800e1d4 <__kernel_cosf+0xb4>
 800e162:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800e166:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800e1d8 <__kernel_cosf+0xb8>
 800e16a:	eee7 7a25 	vfma.f32	s15, s14, s11
 800e16e:	eeb0 7a66 	vmov.f32	s14, s13
 800e172:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800e176:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800e17a:	ee65 7aa6 	vmul.f32	s15, s11, s13
 800e17e:	ee67 6a25 	vmul.f32	s13, s14, s11
 800e182:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 800e186:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800e18a:	dc04      	bgt.n	800e196 <__kernel_cosf+0x76>
 800e18c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800e190:	ee36 0a47 	vsub.f32	s0, s12, s14
 800e194:	4770      	bx	lr
 800e196:	4a11      	ldr	r2, [pc, #68]	; (800e1dc <__kernel_cosf+0xbc>)
 800e198:	4293      	cmp	r3, r2
 800e19a:	bfda      	itte	le
 800e19c:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800e1a0:	ee06 3a90 	vmovle	s13, r3
 800e1a4:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 800e1a8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e1ac:	ee36 0a66 	vsub.f32	s0, s12, s13
 800e1b0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e1b4:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e1b8:	4770      	bx	lr
 800e1ba:	eeb0 0a46 	vmov.f32	s0, s12
 800e1be:	4770      	bx	lr
 800e1c0:	ad47d74e 	.word	0xad47d74e
 800e1c4:	310f74f6 	.word	0x310f74f6
 800e1c8:	3d2aaaab 	.word	0x3d2aaaab
 800e1cc:	3e999999 	.word	0x3e999999
 800e1d0:	b493f27c 	.word	0xb493f27c
 800e1d4:	37d00d01 	.word	0x37d00d01
 800e1d8:	bab60b61 	.word	0xbab60b61
 800e1dc:	3f480000 	.word	0x3f480000

0800e1e0 <__kernel_rem_pio2f>:
 800e1e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1e4:	ed2d 8b04 	vpush	{d8-d9}
 800e1e8:	b0d9      	sub	sp, #356	; 0x164
 800e1ea:	4688      	mov	r8, r1
 800e1ec:	9002      	str	r0, [sp, #8]
 800e1ee:	49bb      	ldr	r1, [pc, #748]	; (800e4dc <__kernel_rem_pio2f+0x2fc>)
 800e1f0:	9866      	ldr	r0, [sp, #408]	; 0x198
 800e1f2:	9301      	str	r3, [sp, #4]
 800e1f4:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800e1f8:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 800e1fc:	1e59      	subs	r1, r3, #1
 800e1fe:	1d13      	adds	r3, r2, #4
 800e200:	db27      	blt.n	800e252 <__kernel_rem_pio2f+0x72>
 800e202:	f1b2 0b03 	subs.w	fp, r2, #3
 800e206:	bf48      	it	mi
 800e208:	f102 0b04 	addmi.w	fp, r2, #4
 800e20c:	ea4f 00eb 	mov.w	r0, fp, asr #3
 800e210:	1c45      	adds	r5, r0, #1
 800e212:	00ec      	lsls	r4, r5, #3
 800e214:	1a47      	subs	r7, r0, r1
 800e216:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 800e4ec <__kernel_rem_pio2f+0x30c>
 800e21a:	9403      	str	r4, [sp, #12]
 800e21c:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800e220:	eb0a 0c01 	add.w	ip, sl, r1
 800e224:	ae1c      	add	r6, sp, #112	; 0x70
 800e226:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 800e22a:	2400      	movs	r4, #0
 800e22c:	4564      	cmp	r4, ip
 800e22e:	dd12      	ble.n	800e256 <__kernel_rem_pio2f+0x76>
 800e230:	9b01      	ldr	r3, [sp, #4]
 800e232:	ac1c      	add	r4, sp, #112	; 0x70
 800e234:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800e238:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 800e23c:	f04f 0c00 	mov.w	ip, #0
 800e240:	45d4      	cmp	ip, sl
 800e242:	dc27      	bgt.n	800e294 <__kernel_rem_pio2f+0xb4>
 800e244:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800e248:	eddf 7aa8 	vldr	s15, [pc, #672]	; 800e4ec <__kernel_rem_pio2f+0x30c>
 800e24c:	4627      	mov	r7, r4
 800e24e:	2600      	movs	r6, #0
 800e250:	e016      	b.n	800e280 <__kernel_rem_pio2f+0xa0>
 800e252:	2000      	movs	r0, #0
 800e254:	e7dc      	b.n	800e210 <__kernel_rem_pio2f+0x30>
 800e256:	42e7      	cmn	r7, r4
 800e258:	bf5d      	ittte	pl
 800e25a:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 800e25e:	ee07 3a90 	vmovpl	s15, r3
 800e262:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800e266:	eef0 7a47 	vmovmi.f32	s15, s14
 800e26a:	ece6 7a01 	vstmia	r6!, {s15}
 800e26e:	3401      	adds	r4, #1
 800e270:	e7dc      	b.n	800e22c <__kernel_rem_pio2f+0x4c>
 800e272:	ecf9 6a01 	vldmia	r9!, {s13}
 800e276:	ed97 7a00 	vldr	s14, [r7]
 800e27a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e27e:	3601      	adds	r6, #1
 800e280:	428e      	cmp	r6, r1
 800e282:	f1a7 0704 	sub.w	r7, r7, #4
 800e286:	ddf4      	ble.n	800e272 <__kernel_rem_pio2f+0x92>
 800e288:	eceb 7a01 	vstmia	fp!, {s15}
 800e28c:	f10c 0c01 	add.w	ip, ip, #1
 800e290:	3404      	adds	r4, #4
 800e292:	e7d5      	b.n	800e240 <__kernel_rem_pio2f+0x60>
 800e294:	ab08      	add	r3, sp, #32
 800e296:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800e29a:	eddf 8a93 	vldr	s17, [pc, #588]	; 800e4e8 <__kernel_rem_pio2f+0x308>
 800e29e:	ed9f 9a91 	vldr	s18, [pc, #580]	; 800e4e4 <__kernel_rem_pio2f+0x304>
 800e2a2:	9304      	str	r3, [sp, #16]
 800e2a4:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 800e2a8:	4656      	mov	r6, sl
 800e2aa:	00b3      	lsls	r3, r6, #2
 800e2ac:	9305      	str	r3, [sp, #20]
 800e2ae:	ab58      	add	r3, sp, #352	; 0x160
 800e2b0:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800e2b4:	ac08      	add	r4, sp, #32
 800e2b6:	ab44      	add	r3, sp, #272	; 0x110
 800e2b8:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800e2bc:	46a4      	mov	ip, r4
 800e2be:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800e2c2:	4637      	mov	r7, r6
 800e2c4:	2f00      	cmp	r7, #0
 800e2c6:	f1a0 0004 	sub.w	r0, r0, #4
 800e2ca:	dc4f      	bgt.n	800e36c <__kernel_rem_pio2f+0x18c>
 800e2cc:	4628      	mov	r0, r5
 800e2ce:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800e2d2:	f000 fb6b 	bl	800e9ac <scalbnf>
 800e2d6:	eeb0 8a40 	vmov.f32	s16, s0
 800e2da:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800e2de:	ee28 0a00 	vmul.f32	s0, s16, s0
 800e2e2:	f000 fb1b 	bl	800e91c <floorf>
 800e2e6:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800e2ea:	eea0 8a67 	vfms.f32	s16, s0, s15
 800e2ee:	2d00      	cmp	r5, #0
 800e2f0:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800e2f4:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800e2f8:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800e2fc:	ee17 9a90 	vmov	r9, s15
 800e300:	ee38 8a40 	vsub.f32	s16, s16, s0
 800e304:	dd44      	ble.n	800e390 <__kernel_rem_pio2f+0x1b0>
 800e306:	f106 3cff 	add.w	ip, r6, #4294967295
 800e30a:	ab08      	add	r3, sp, #32
 800e30c:	f1c5 0e08 	rsb	lr, r5, #8
 800e310:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800e314:	fa47 f00e 	asr.w	r0, r7, lr
 800e318:	4481      	add	r9, r0
 800e31a:	fa00 f00e 	lsl.w	r0, r0, lr
 800e31e:	1a3f      	subs	r7, r7, r0
 800e320:	f1c5 0007 	rsb	r0, r5, #7
 800e324:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800e328:	4107      	asrs	r7, r0
 800e32a:	2f00      	cmp	r7, #0
 800e32c:	dd3f      	ble.n	800e3ae <__kernel_rem_pio2f+0x1ce>
 800e32e:	f04f 0e00 	mov.w	lr, #0
 800e332:	f109 0901 	add.w	r9, r9, #1
 800e336:	4673      	mov	r3, lr
 800e338:	4576      	cmp	r6, lr
 800e33a:	dc6b      	bgt.n	800e414 <__kernel_rem_pio2f+0x234>
 800e33c:	2d00      	cmp	r5, #0
 800e33e:	dd04      	ble.n	800e34a <__kernel_rem_pio2f+0x16a>
 800e340:	2d01      	cmp	r5, #1
 800e342:	d078      	beq.n	800e436 <__kernel_rem_pio2f+0x256>
 800e344:	2d02      	cmp	r5, #2
 800e346:	f000 8081 	beq.w	800e44c <__kernel_rem_pio2f+0x26c>
 800e34a:	2f02      	cmp	r7, #2
 800e34c:	d12f      	bne.n	800e3ae <__kernel_rem_pio2f+0x1ce>
 800e34e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800e352:	ee30 8a48 	vsub.f32	s16, s0, s16
 800e356:	b353      	cbz	r3, 800e3ae <__kernel_rem_pio2f+0x1ce>
 800e358:	4628      	mov	r0, r5
 800e35a:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800e35e:	f000 fb25 	bl	800e9ac <scalbnf>
 800e362:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800e366:	ee38 8a40 	vsub.f32	s16, s16, s0
 800e36a:	e020      	b.n	800e3ae <__kernel_rem_pio2f+0x1ce>
 800e36c:	ee60 7a28 	vmul.f32	s15, s0, s17
 800e370:	3f01      	subs	r7, #1
 800e372:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e376:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e37a:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800e37e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e382:	ecac 0a01 	vstmia	ip!, {s0}
 800e386:	ed90 0a00 	vldr	s0, [r0]
 800e38a:	ee37 0a80 	vadd.f32	s0, s15, s0
 800e38e:	e799      	b.n	800e2c4 <__kernel_rem_pio2f+0xe4>
 800e390:	d105      	bne.n	800e39e <__kernel_rem_pio2f+0x1be>
 800e392:	1e70      	subs	r0, r6, #1
 800e394:	ab08      	add	r3, sp, #32
 800e396:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800e39a:	11ff      	asrs	r7, r7, #7
 800e39c:	e7c5      	b.n	800e32a <__kernel_rem_pio2f+0x14a>
 800e39e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800e3a2:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800e3a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e3aa:	da31      	bge.n	800e410 <__kernel_rem_pio2f+0x230>
 800e3ac:	2700      	movs	r7, #0
 800e3ae:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800e3b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e3b6:	f040 809b 	bne.w	800e4f0 <__kernel_rem_pio2f+0x310>
 800e3ba:	1e74      	subs	r4, r6, #1
 800e3bc:	46a4      	mov	ip, r4
 800e3be:	2000      	movs	r0, #0
 800e3c0:	45d4      	cmp	ip, sl
 800e3c2:	da4a      	bge.n	800e45a <__kernel_rem_pio2f+0x27a>
 800e3c4:	2800      	cmp	r0, #0
 800e3c6:	d07a      	beq.n	800e4be <__kernel_rem_pio2f+0x2de>
 800e3c8:	ab08      	add	r3, sp, #32
 800e3ca:	3d08      	subs	r5, #8
 800e3cc:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	f000 8081 	beq.w	800e4d8 <__kernel_rem_pio2f+0x2f8>
 800e3d6:	4628      	mov	r0, r5
 800e3d8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800e3dc:	00a5      	lsls	r5, r4, #2
 800e3de:	f000 fae5 	bl	800e9ac <scalbnf>
 800e3e2:	aa44      	add	r2, sp, #272	; 0x110
 800e3e4:	1d2b      	adds	r3, r5, #4
 800e3e6:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800e4e8 <__kernel_rem_pio2f+0x308>
 800e3ea:	18d1      	adds	r1, r2, r3
 800e3ec:	4622      	mov	r2, r4
 800e3ee:	2a00      	cmp	r2, #0
 800e3f0:	f280 80ae 	bge.w	800e550 <__kernel_rem_pio2f+0x370>
 800e3f4:	4622      	mov	r2, r4
 800e3f6:	2a00      	cmp	r2, #0
 800e3f8:	f2c0 80cc 	blt.w	800e594 <__kernel_rem_pio2f+0x3b4>
 800e3fc:	a944      	add	r1, sp, #272	; 0x110
 800e3fe:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 800e402:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 800e4e0 <__kernel_rem_pio2f+0x300>
 800e406:	eddf 7a39 	vldr	s15, [pc, #228]	; 800e4ec <__kernel_rem_pio2f+0x30c>
 800e40a:	2000      	movs	r0, #0
 800e40c:	1aa1      	subs	r1, r4, r2
 800e40e:	e0b6      	b.n	800e57e <__kernel_rem_pio2f+0x39e>
 800e410:	2702      	movs	r7, #2
 800e412:	e78c      	b.n	800e32e <__kernel_rem_pio2f+0x14e>
 800e414:	6820      	ldr	r0, [r4, #0]
 800e416:	b94b      	cbnz	r3, 800e42c <__kernel_rem_pio2f+0x24c>
 800e418:	b118      	cbz	r0, 800e422 <__kernel_rem_pio2f+0x242>
 800e41a:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800e41e:	6020      	str	r0, [r4, #0]
 800e420:	2001      	movs	r0, #1
 800e422:	f10e 0e01 	add.w	lr, lr, #1
 800e426:	3404      	adds	r4, #4
 800e428:	4603      	mov	r3, r0
 800e42a:	e785      	b.n	800e338 <__kernel_rem_pio2f+0x158>
 800e42c:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800e430:	6020      	str	r0, [r4, #0]
 800e432:	4618      	mov	r0, r3
 800e434:	e7f5      	b.n	800e422 <__kernel_rem_pio2f+0x242>
 800e436:	1e74      	subs	r4, r6, #1
 800e438:	a808      	add	r0, sp, #32
 800e43a:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800e43e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800e442:	f10d 0c20 	add.w	ip, sp, #32
 800e446:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 800e44a:	e77e      	b.n	800e34a <__kernel_rem_pio2f+0x16a>
 800e44c:	1e74      	subs	r4, r6, #1
 800e44e:	a808      	add	r0, sp, #32
 800e450:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800e454:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800e458:	e7f3      	b.n	800e442 <__kernel_rem_pio2f+0x262>
 800e45a:	ab08      	add	r3, sp, #32
 800e45c:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800e460:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e464:	4318      	orrs	r0, r3
 800e466:	e7ab      	b.n	800e3c0 <__kernel_rem_pio2f+0x1e0>
 800e468:	f10c 0c01 	add.w	ip, ip, #1
 800e46c:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 800e470:	2c00      	cmp	r4, #0
 800e472:	d0f9      	beq.n	800e468 <__kernel_rem_pio2f+0x288>
 800e474:	9b05      	ldr	r3, [sp, #20]
 800e476:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800e47a:	eb0d 0003 	add.w	r0, sp, r3
 800e47e:	9b01      	ldr	r3, [sp, #4]
 800e480:	18f4      	adds	r4, r6, r3
 800e482:	ab1c      	add	r3, sp, #112	; 0x70
 800e484:	1c77      	adds	r7, r6, #1
 800e486:	384c      	subs	r0, #76	; 0x4c
 800e488:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e48c:	4466      	add	r6, ip
 800e48e:	42be      	cmp	r6, r7
 800e490:	f6ff af0b 	blt.w	800e2aa <__kernel_rem_pio2f+0xca>
 800e494:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 800e498:	f8dd e008 	ldr.w	lr, [sp, #8]
 800e49c:	ee07 3a90 	vmov	s15, r3
 800e4a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e4a4:	f04f 0c00 	mov.w	ip, #0
 800e4a8:	ece4 7a01 	vstmia	r4!, {s15}
 800e4ac:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800e4ec <__kernel_rem_pio2f+0x30c>
 800e4b0:	46a1      	mov	r9, r4
 800e4b2:	458c      	cmp	ip, r1
 800e4b4:	dd07      	ble.n	800e4c6 <__kernel_rem_pio2f+0x2e6>
 800e4b6:	ece0 7a01 	vstmia	r0!, {s15}
 800e4ba:	3701      	adds	r7, #1
 800e4bc:	e7e7      	b.n	800e48e <__kernel_rem_pio2f+0x2ae>
 800e4be:	9804      	ldr	r0, [sp, #16]
 800e4c0:	f04f 0c01 	mov.w	ip, #1
 800e4c4:	e7d2      	b.n	800e46c <__kernel_rem_pio2f+0x28c>
 800e4c6:	ecfe 6a01 	vldmia	lr!, {s13}
 800e4ca:	ed39 7a01 	vldmdb	r9!, {s14}
 800e4ce:	f10c 0c01 	add.w	ip, ip, #1
 800e4d2:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e4d6:	e7ec      	b.n	800e4b2 <__kernel_rem_pio2f+0x2d2>
 800e4d8:	3c01      	subs	r4, #1
 800e4da:	e775      	b.n	800e3c8 <__kernel_rem_pio2f+0x1e8>
 800e4dc:	0800f2d0 	.word	0x0800f2d0
 800e4e0:	0800f2a4 	.word	0x0800f2a4
 800e4e4:	43800000 	.word	0x43800000
 800e4e8:	3b800000 	.word	0x3b800000
 800e4ec:	00000000 	.word	0x00000000
 800e4f0:	9b03      	ldr	r3, [sp, #12]
 800e4f2:	eeb0 0a48 	vmov.f32	s0, s16
 800e4f6:	1a98      	subs	r0, r3, r2
 800e4f8:	f000 fa58 	bl	800e9ac <scalbnf>
 800e4fc:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800e4e4 <__kernel_rem_pio2f+0x304>
 800e500:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800e504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e508:	db19      	blt.n	800e53e <__kernel_rem_pio2f+0x35e>
 800e50a:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800e4e8 <__kernel_rem_pio2f+0x308>
 800e50e:	ee60 7a27 	vmul.f32	s15, s0, s15
 800e512:	aa08      	add	r2, sp, #32
 800e514:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e518:	1c74      	adds	r4, r6, #1
 800e51a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e51e:	3508      	adds	r5, #8
 800e520:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800e524:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e528:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e52c:	ee10 3a10 	vmov	r3, s0
 800e530:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800e534:	ee17 3a90 	vmov	r3, s15
 800e538:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800e53c:	e74b      	b.n	800e3d6 <__kernel_rem_pio2f+0x1f6>
 800e53e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800e542:	aa08      	add	r2, sp, #32
 800e544:	ee10 3a10 	vmov	r3, s0
 800e548:	4634      	mov	r4, r6
 800e54a:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800e54e:	e742      	b.n	800e3d6 <__kernel_rem_pio2f+0x1f6>
 800e550:	a808      	add	r0, sp, #32
 800e552:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800e556:	9001      	str	r0, [sp, #4]
 800e558:	ee07 0a90 	vmov	s15, r0
 800e55c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e560:	3a01      	subs	r2, #1
 800e562:	ee67 7a80 	vmul.f32	s15, s15, s0
 800e566:	ee20 0a07 	vmul.f32	s0, s0, s14
 800e56a:	ed61 7a01 	vstmdb	r1!, {s15}
 800e56e:	e73e      	b.n	800e3ee <__kernel_rem_pio2f+0x20e>
 800e570:	ecfc 6a01 	vldmia	ip!, {s13}
 800e574:	ecb6 7a01 	vldmia	r6!, {s14}
 800e578:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e57c:	3001      	adds	r0, #1
 800e57e:	4550      	cmp	r0, sl
 800e580:	dc01      	bgt.n	800e586 <__kernel_rem_pio2f+0x3a6>
 800e582:	4288      	cmp	r0, r1
 800e584:	ddf4      	ble.n	800e570 <__kernel_rem_pio2f+0x390>
 800e586:	a858      	add	r0, sp, #352	; 0x160
 800e588:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e58c:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 800e590:	3a01      	subs	r2, #1
 800e592:	e730      	b.n	800e3f6 <__kernel_rem_pio2f+0x216>
 800e594:	9a66      	ldr	r2, [sp, #408]	; 0x198
 800e596:	2a02      	cmp	r2, #2
 800e598:	dc09      	bgt.n	800e5ae <__kernel_rem_pio2f+0x3ce>
 800e59a:	2a00      	cmp	r2, #0
 800e59c:	dc2a      	bgt.n	800e5f4 <__kernel_rem_pio2f+0x414>
 800e59e:	d043      	beq.n	800e628 <__kernel_rem_pio2f+0x448>
 800e5a0:	f009 0007 	and.w	r0, r9, #7
 800e5a4:	b059      	add	sp, #356	; 0x164
 800e5a6:	ecbd 8b04 	vpop	{d8-d9}
 800e5aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5ae:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800e5b0:	2b03      	cmp	r3, #3
 800e5b2:	d1f5      	bne.n	800e5a0 <__kernel_rem_pio2f+0x3c0>
 800e5b4:	ab30      	add	r3, sp, #192	; 0xc0
 800e5b6:	442b      	add	r3, r5
 800e5b8:	461a      	mov	r2, r3
 800e5ba:	4619      	mov	r1, r3
 800e5bc:	4620      	mov	r0, r4
 800e5be:	2800      	cmp	r0, #0
 800e5c0:	f1a1 0104 	sub.w	r1, r1, #4
 800e5c4:	dc51      	bgt.n	800e66a <__kernel_rem_pio2f+0x48a>
 800e5c6:	4621      	mov	r1, r4
 800e5c8:	2901      	cmp	r1, #1
 800e5ca:	f1a2 0204 	sub.w	r2, r2, #4
 800e5ce:	dc5c      	bgt.n	800e68a <__kernel_rem_pio2f+0x4aa>
 800e5d0:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800e4ec <__kernel_rem_pio2f+0x30c>
 800e5d4:	3304      	adds	r3, #4
 800e5d6:	2c01      	cmp	r4, #1
 800e5d8:	dc67      	bgt.n	800e6aa <__kernel_rem_pio2f+0x4ca>
 800e5da:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800e5de:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800e5e2:	2f00      	cmp	r7, #0
 800e5e4:	d167      	bne.n	800e6b6 <__kernel_rem_pio2f+0x4d6>
 800e5e6:	edc8 6a00 	vstr	s13, [r8]
 800e5ea:	ed88 7a01 	vstr	s14, [r8, #4]
 800e5ee:	edc8 7a02 	vstr	s15, [r8, #8]
 800e5f2:	e7d5      	b.n	800e5a0 <__kernel_rem_pio2f+0x3c0>
 800e5f4:	aa30      	add	r2, sp, #192	; 0xc0
 800e5f6:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 800e4ec <__kernel_rem_pio2f+0x30c>
 800e5fa:	4413      	add	r3, r2
 800e5fc:	4622      	mov	r2, r4
 800e5fe:	2a00      	cmp	r2, #0
 800e600:	da24      	bge.n	800e64c <__kernel_rem_pio2f+0x46c>
 800e602:	b34f      	cbz	r7, 800e658 <__kernel_rem_pio2f+0x478>
 800e604:	eef1 7a47 	vneg.f32	s15, s14
 800e608:	edc8 7a00 	vstr	s15, [r8]
 800e60c:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800e610:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e614:	aa31      	add	r2, sp, #196	; 0xc4
 800e616:	2301      	movs	r3, #1
 800e618:	429c      	cmp	r4, r3
 800e61a:	da20      	bge.n	800e65e <__kernel_rem_pio2f+0x47e>
 800e61c:	b10f      	cbz	r7, 800e622 <__kernel_rem_pio2f+0x442>
 800e61e:	eef1 7a67 	vneg.f32	s15, s15
 800e622:	edc8 7a01 	vstr	s15, [r8, #4]
 800e626:	e7bb      	b.n	800e5a0 <__kernel_rem_pio2f+0x3c0>
 800e628:	aa30      	add	r2, sp, #192	; 0xc0
 800e62a:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 800e4ec <__kernel_rem_pio2f+0x30c>
 800e62e:	4413      	add	r3, r2
 800e630:	2c00      	cmp	r4, #0
 800e632:	da05      	bge.n	800e640 <__kernel_rem_pio2f+0x460>
 800e634:	b10f      	cbz	r7, 800e63a <__kernel_rem_pio2f+0x45a>
 800e636:	eef1 7a67 	vneg.f32	s15, s15
 800e63a:	edc8 7a00 	vstr	s15, [r8]
 800e63e:	e7af      	b.n	800e5a0 <__kernel_rem_pio2f+0x3c0>
 800e640:	ed33 7a01 	vldmdb	r3!, {s14}
 800e644:	3c01      	subs	r4, #1
 800e646:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e64a:	e7f1      	b.n	800e630 <__kernel_rem_pio2f+0x450>
 800e64c:	ed73 7a01 	vldmdb	r3!, {s15}
 800e650:	3a01      	subs	r2, #1
 800e652:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e656:	e7d2      	b.n	800e5fe <__kernel_rem_pio2f+0x41e>
 800e658:	eef0 7a47 	vmov.f32	s15, s14
 800e65c:	e7d4      	b.n	800e608 <__kernel_rem_pio2f+0x428>
 800e65e:	ecb2 7a01 	vldmia	r2!, {s14}
 800e662:	3301      	adds	r3, #1
 800e664:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e668:	e7d6      	b.n	800e618 <__kernel_rem_pio2f+0x438>
 800e66a:	edd1 7a00 	vldr	s15, [r1]
 800e66e:	edd1 6a01 	vldr	s13, [r1, #4]
 800e672:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e676:	3801      	subs	r0, #1
 800e678:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e67c:	ed81 7a00 	vstr	s14, [r1]
 800e680:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e684:	edc1 7a01 	vstr	s15, [r1, #4]
 800e688:	e799      	b.n	800e5be <__kernel_rem_pio2f+0x3de>
 800e68a:	edd2 7a00 	vldr	s15, [r2]
 800e68e:	edd2 6a01 	vldr	s13, [r2, #4]
 800e692:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e696:	3901      	subs	r1, #1
 800e698:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e69c:	ed82 7a00 	vstr	s14, [r2]
 800e6a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e6a4:	edc2 7a01 	vstr	s15, [r2, #4]
 800e6a8:	e78e      	b.n	800e5c8 <__kernel_rem_pio2f+0x3e8>
 800e6aa:	ed33 7a01 	vldmdb	r3!, {s14}
 800e6ae:	3c01      	subs	r4, #1
 800e6b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e6b4:	e78f      	b.n	800e5d6 <__kernel_rem_pio2f+0x3f6>
 800e6b6:	eef1 6a66 	vneg.f32	s13, s13
 800e6ba:	eeb1 7a47 	vneg.f32	s14, s14
 800e6be:	edc8 6a00 	vstr	s13, [r8]
 800e6c2:	ed88 7a01 	vstr	s14, [r8, #4]
 800e6c6:	eef1 7a67 	vneg.f32	s15, s15
 800e6ca:	e790      	b.n	800e5ee <__kernel_rem_pio2f+0x40e>

0800e6cc <__kernel_sinf>:
 800e6cc:	ee10 3a10 	vmov	r3, s0
 800e6d0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e6d4:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800e6d8:	da04      	bge.n	800e6e4 <__kernel_sinf+0x18>
 800e6da:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800e6de:	ee17 3a90 	vmov	r3, s15
 800e6e2:	b35b      	cbz	r3, 800e73c <__kernel_sinf+0x70>
 800e6e4:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e6e8:	eddf 7a15 	vldr	s15, [pc, #84]	; 800e740 <__kernel_sinf+0x74>
 800e6ec:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800e744 <__kernel_sinf+0x78>
 800e6f0:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e6f4:	eddf 7a14 	vldr	s15, [pc, #80]	; 800e748 <__kernel_sinf+0x7c>
 800e6f8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e6fc:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800e74c <__kernel_sinf+0x80>
 800e700:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e704:	eddf 7a12 	vldr	s15, [pc, #72]	; 800e750 <__kernel_sinf+0x84>
 800e708:	ee60 6a07 	vmul.f32	s13, s0, s14
 800e70c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e710:	b930      	cbnz	r0, 800e720 <__kernel_sinf+0x54>
 800e712:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800e754 <__kernel_sinf+0x88>
 800e716:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e71a:	eea6 0a26 	vfma.f32	s0, s12, s13
 800e71e:	4770      	bx	lr
 800e720:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800e724:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800e728:	eee0 7a86 	vfma.f32	s15, s1, s12
 800e72c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800e730:	eddf 7a09 	vldr	s15, [pc, #36]	; 800e758 <__kernel_sinf+0x8c>
 800e734:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800e738:	ee30 0a60 	vsub.f32	s0, s0, s1
 800e73c:	4770      	bx	lr
 800e73e:	bf00      	nop
 800e740:	2f2ec9d3 	.word	0x2f2ec9d3
 800e744:	b2d72f34 	.word	0xb2d72f34
 800e748:	3638ef1b 	.word	0x3638ef1b
 800e74c:	b9500d01 	.word	0xb9500d01
 800e750:	3c088889 	.word	0x3c088889
 800e754:	be2aaaab 	.word	0xbe2aaaab
 800e758:	3e2aaaab 	.word	0x3e2aaaab

0800e75c <__kernel_tanf>:
 800e75c:	b508      	push	{r3, lr}
 800e75e:	ee10 3a10 	vmov	r3, s0
 800e762:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800e766:	f1b2 5f46 	cmp.w	r2, #830472192	; 0x31800000
 800e76a:	eef0 7a40 	vmov.f32	s15, s0
 800e76e:	da17      	bge.n	800e7a0 <__kernel_tanf+0x44>
 800e770:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 800e774:	ee17 1a10 	vmov	r1, s14
 800e778:	bb41      	cbnz	r1, 800e7cc <__kernel_tanf+0x70>
 800e77a:	1c43      	adds	r3, r0, #1
 800e77c:	4313      	orrs	r3, r2
 800e77e:	d108      	bne.n	800e792 <__kernel_tanf+0x36>
 800e780:	f7ff fa02 	bl	800db88 <fabsf>
 800e784:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800e788:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800e78c:	eeb0 0a67 	vmov.f32	s0, s15
 800e790:	bd08      	pop	{r3, pc}
 800e792:	2801      	cmp	r0, #1
 800e794:	d0fa      	beq.n	800e78c <__kernel_tanf+0x30>
 800e796:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800e79a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800e79e:	e7f5      	b.n	800e78c <__kernel_tanf+0x30>
 800e7a0:	494c      	ldr	r1, [pc, #304]	; (800e8d4 <__kernel_tanf+0x178>)
 800e7a2:	428a      	cmp	r2, r1
 800e7a4:	db12      	blt.n	800e7cc <__kernel_tanf+0x70>
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	bfb8      	it	lt
 800e7aa:	eef1 7a40 	vneglt.f32	s15, s0
 800e7ae:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 800e8d8 <__kernel_tanf+0x17c>
 800e7b2:	ee70 7a67 	vsub.f32	s15, s0, s15
 800e7b6:	ed9f 0a49 	vldr	s0, [pc, #292]	; 800e8dc <__kernel_tanf+0x180>
 800e7ba:	bfb8      	it	lt
 800e7bc:	eef1 0a60 	vneglt.f32	s1, s1
 800e7c0:	ee70 0a60 	vsub.f32	s1, s0, s1
 800e7c4:	ee70 7aa7 	vadd.f32	s15, s1, s15
 800e7c8:	eddf 0a45 	vldr	s1, [pc, #276]	; 800e8e0 <__kernel_tanf+0x184>
 800e7cc:	eddf 5a45 	vldr	s11, [pc, #276]	; 800e8e4 <__kernel_tanf+0x188>
 800e7d0:	ed9f 6a45 	vldr	s12, [pc, #276]	; 800e8e8 <__kernel_tanf+0x18c>
 800e7d4:	ed9f 5a45 	vldr	s10, [pc, #276]	; 800e8ec <__kernel_tanf+0x190>
 800e7d8:	493e      	ldr	r1, [pc, #248]	; (800e8d4 <__kernel_tanf+0x178>)
 800e7da:	ee67 6aa7 	vmul.f32	s13, s15, s15
 800e7de:	428a      	cmp	r2, r1
 800e7e0:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800e7e4:	eea7 6a25 	vfma.f32	s12, s14, s11
 800e7e8:	eddf 5a41 	vldr	s11, [pc, #260]	; 800e8f0 <__kernel_tanf+0x194>
 800e7ec:	eee6 5a07 	vfma.f32	s11, s12, s14
 800e7f0:	ed9f 6a40 	vldr	s12, [pc, #256]	; 800e8f4 <__kernel_tanf+0x198>
 800e7f4:	eea5 6a87 	vfma.f32	s12, s11, s14
 800e7f8:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800e8f8 <__kernel_tanf+0x19c>
 800e7fc:	eee6 5a07 	vfma.f32	s11, s12, s14
 800e800:	ed9f 6a3e 	vldr	s12, [pc, #248]	; 800e8fc <__kernel_tanf+0x1a0>
 800e804:	eea5 6a87 	vfma.f32	s12, s11, s14
 800e808:	eddf 5a3d 	vldr	s11, [pc, #244]	; 800e900 <__kernel_tanf+0x1a4>
 800e80c:	eee7 5a05 	vfma.f32	s11, s14, s10
 800e810:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 800e904 <__kernel_tanf+0x1a8>
 800e814:	eea5 5a87 	vfma.f32	s10, s11, s14
 800e818:	eddf 5a3b 	vldr	s11, [pc, #236]	; 800e908 <__kernel_tanf+0x1ac>
 800e81c:	eee5 5a07 	vfma.f32	s11, s10, s14
 800e820:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 800e90c <__kernel_tanf+0x1b0>
 800e824:	eea5 5a87 	vfma.f32	s10, s11, s14
 800e828:	eddf 5a39 	vldr	s11, [pc, #228]	; 800e910 <__kernel_tanf+0x1b4>
 800e82c:	eee5 5a07 	vfma.f32	s11, s10, s14
 800e830:	eeb0 7a46 	vmov.f32	s14, s12
 800e834:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800e838:	ee27 5aa6 	vmul.f32	s10, s15, s13
 800e83c:	eeb0 6a60 	vmov.f32	s12, s1
 800e840:	eea7 6a05 	vfma.f32	s12, s14, s10
 800e844:	ed9f 7a33 	vldr	s14, [pc, #204]	; 800e914 <__kernel_tanf+0x1b8>
 800e848:	eee6 0a26 	vfma.f32	s1, s12, s13
 800e84c:	eee5 0a07 	vfma.f32	s1, s10, s14
 800e850:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800e854:	db1d      	blt.n	800e892 <__kernel_tanf+0x136>
 800e856:	ee06 0a90 	vmov	s13, r0
 800e85a:	eeb8 0ae6 	vcvt.f32.s32	s0, s13
 800e85e:	ee27 6a07 	vmul.f32	s12, s14, s14
 800e862:	ee37 7a00 	vadd.f32	s14, s14, s0
 800e866:	179b      	asrs	r3, r3, #30
 800e868:	eec6 6a07 	vdiv.f32	s13, s12, s14
 800e86c:	f003 0302 	and.w	r3, r3, #2
 800e870:	f1c3 0301 	rsb	r3, r3, #1
 800e874:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800e878:	ee76 0ae0 	vsub.f32	s1, s13, s1
 800e87c:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800e880:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800e884:	ee07 3a90 	vmov	s15, r3
 800e888:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e88c:	ee67 7a80 	vmul.f32	s15, s15, s0
 800e890:	e77c      	b.n	800e78c <__kernel_tanf+0x30>
 800e892:	2801      	cmp	r0, #1
 800e894:	d01b      	beq.n	800e8ce <__kernel_tanf+0x172>
 800e896:	4b20      	ldr	r3, [pc, #128]	; (800e918 <__kernel_tanf+0x1bc>)
 800e898:	ee17 2a10 	vmov	r2, s14
 800e89c:	401a      	ands	r2, r3
 800e89e:	ee06 2a10 	vmov	s12, r2
 800e8a2:	ee76 7a67 	vsub.f32	s15, s12, s15
 800e8a6:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800e8aa:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 800e8ae:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800e8b2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800e8b6:	ee16 2a90 	vmov	r2, s13
 800e8ba:	4013      	ands	r3, r2
 800e8bc:	ee07 3a90 	vmov	s15, r3
 800e8c0:	eea6 7a27 	vfma.f32	s14, s12, s15
 800e8c4:	eea0 7aa7 	vfma.f32	s14, s1, s15
 800e8c8:	eee7 7a26 	vfma.f32	s15, s14, s13
 800e8cc:	e75e      	b.n	800e78c <__kernel_tanf+0x30>
 800e8ce:	eef0 7a47 	vmov.f32	s15, s14
 800e8d2:	e75b      	b.n	800e78c <__kernel_tanf+0x30>
 800e8d4:	3f2ca140 	.word	0x3f2ca140
 800e8d8:	3f490fda 	.word	0x3f490fda
 800e8dc:	33222168 	.word	0x33222168
 800e8e0:	00000000 	.word	0x00000000
 800e8e4:	b79bae5f 	.word	0xb79bae5f
 800e8e8:	38a3f445 	.word	0x38a3f445
 800e8ec:	37d95384 	.word	0x37d95384
 800e8f0:	3a1a26c8 	.word	0x3a1a26c8
 800e8f4:	3b6b6916 	.word	0x3b6b6916
 800e8f8:	3cb327a4 	.word	0x3cb327a4
 800e8fc:	3e088889 	.word	0x3e088889
 800e900:	3895c07a 	.word	0x3895c07a
 800e904:	398137b9 	.word	0x398137b9
 800e908:	3abede48 	.word	0x3abede48
 800e90c:	3c11371f 	.word	0x3c11371f
 800e910:	3d5d0dd1 	.word	0x3d5d0dd1
 800e914:	3eaaaaab 	.word	0x3eaaaaab
 800e918:	fffff000 	.word	0xfffff000

0800e91c <floorf>:
 800e91c:	ee10 3a10 	vmov	r3, s0
 800e920:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e924:	3a7f      	subs	r2, #127	; 0x7f
 800e926:	2a16      	cmp	r2, #22
 800e928:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800e92c:	dc2a      	bgt.n	800e984 <floorf+0x68>
 800e92e:	2a00      	cmp	r2, #0
 800e930:	da11      	bge.n	800e956 <floorf+0x3a>
 800e932:	eddf 7a18 	vldr	s15, [pc, #96]	; 800e994 <floorf+0x78>
 800e936:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e93a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e93e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e942:	dd05      	ble.n	800e950 <floorf+0x34>
 800e944:	2b00      	cmp	r3, #0
 800e946:	da23      	bge.n	800e990 <floorf+0x74>
 800e948:	4a13      	ldr	r2, [pc, #76]	; (800e998 <floorf+0x7c>)
 800e94a:	2900      	cmp	r1, #0
 800e94c:	bf18      	it	ne
 800e94e:	4613      	movne	r3, r2
 800e950:	ee00 3a10 	vmov	s0, r3
 800e954:	4770      	bx	lr
 800e956:	4911      	ldr	r1, [pc, #68]	; (800e99c <floorf+0x80>)
 800e958:	4111      	asrs	r1, r2
 800e95a:	420b      	tst	r3, r1
 800e95c:	d0fa      	beq.n	800e954 <floorf+0x38>
 800e95e:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800e994 <floorf+0x78>
 800e962:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e966:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e96a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e96e:	ddef      	ble.n	800e950 <floorf+0x34>
 800e970:	2b00      	cmp	r3, #0
 800e972:	bfbe      	ittt	lt
 800e974:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800e978:	fa40 f202 	asrlt.w	r2, r0, r2
 800e97c:	189b      	addlt	r3, r3, r2
 800e97e:	ea23 0301 	bic.w	r3, r3, r1
 800e982:	e7e5      	b.n	800e950 <floorf+0x34>
 800e984:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800e988:	d3e4      	bcc.n	800e954 <floorf+0x38>
 800e98a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e98e:	4770      	bx	lr
 800e990:	2300      	movs	r3, #0
 800e992:	e7dd      	b.n	800e950 <floorf+0x34>
 800e994:	7149f2ca 	.word	0x7149f2ca
 800e998:	bf800000 	.word	0xbf800000
 800e99c:	007fffff 	.word	0x007fffff

0800e9a0 <nanf>:
 800e9a0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800e9a8 <nanf+0x8>
 800e9a4:	4770      	bx	lr
 800e9a6:	bf00      	nop
 800e9a8:	7fc00000 	.word	0x7fc00000

0800e9ac <scalbnf>:
 800e9ac:	ee10 3a10 	vmov	r3, s0
 800e9b0:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800e9b4:	d025      	beq.n	800ea02 <scalbnf+0x56>
 800e9b6:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800e9ba:	d302      	bcc.n	800e9c2 <scalbnf+0x16>
 800e9bc:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e9c0:	4770      	bx	lr
 800e9c2:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800e9c6:	d122      	bne.n	800ea0e <scalbnf+0x62>
 800e9c8:	4b2a      	ldr	r3, [pc, #168]	; (800ea74 <scalbnf+0xc8>)
 800e9ca:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800ea78 <scalbnf+0xcc>
 800e9ce:	4298      	cmp	r0, r3
 800e9d0:	ee20 0a27 	vmul.f32	s0, s0, s15
 800e9d4:	db16      	blt.n	800ea04 <scalbnf+0x58>
 800e9d6:	ee10 3a10 	vmov	r3, s0
 800e9da:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e9de:	3a19      	subs	r2, #25
 800e9e0:	4402      	add	r2, r0
 800e9e2:	2afe      	cmp	r2, #254	; 0xfe
 800e9e4:	dd15      	ble.n	800ea12 <scalbnf+0x66>
 800e9e6:	ee10 3a10 	vmov	r3, s0
 800e9ea:	eddf 7a24 	vldr	s15, [pc, #144]	; 800ea7c <scalbnf+0xd0>
 800e9ee:	eddf 6a24 	vldr	s13, [pc, #144]	; 800ea80 <scalbnf+0xd4>
 800e9f2:	2b00      	cmp	r3, #0
 800e9f4:	eeb0 7a67 	vmov.f32	s14, s15
 800e9f8:	bfb8      	it	lt
 800e9fa:	eef0 7a66 	vmovlt.f32	s15, s13
 800e9fe:	ee27 0a27 	vmul.f32	s0, s14, s15
 800ea02:	4770      	bx	lr
 800ea04:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800ea84 <scalbnf+0xd8>
 800ea08:	ee20 0a27 	vmul.f32	s0, s0, s15
 800ea0c:	4770      	bx	lr
 800ea0e:	0dd2      	lsrs	r2, r2, #23
 800ea10:	e7e6      	b.n	800e9e0 <scalbnf+0x34>
 800ea12:	2a00      	cmp	r2, #0
 800ea14:	dd06      	ble.n	800ea24 <scalbnf+0x78>
 800ea16:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ea1a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800ea1e:	ee00 3a10 	vmov	s0, r3
 800ea22:	4770      	bx	lr
 800ea24:	f112 0f16 	cmn.w	r2, #22
 800ea28:	da1a      	bge.n	800ea60 <scalbnf+0xb4>
 800ea2a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800ea2e:	4298      	cmp	r0, r3
 800ea30:	ee10 3a10 	vmov	r3, s0
 800ea34:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ea38:	dd0a      	ble.n	800ea50 <scalbnf+0xa4>
 800ea3a:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800ea7c <scalbnf+0xd0>
 800ea3e:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800ea80 <scalbnf+0xd4>
 800ea42:	eef0 7a40 	vmov.f32	s15, s0
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	bf18      	it	ne
 800ea4a:	eeb0 0a47 	vmovne.f32	s0, s14
 800ea4e:	e7db      	b.n	800ea08 <scalbnf+0x5c>
 800ea50:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800ea84 <scalbnf+0xd8>
 800ea54:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800ea88 <scalbnf+0xdc>
 800ea58:	eef0 7a40 	vmov.f32	s15, s0
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	e7f3      	b.n	800ea48 <scalbnf+0x9c>
 800ea60:	3219      	adds	r2, #25
 800ea62:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ea66:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800ea6a:	eddf 7a08 	vldr	s15, [pc, #32]	; 800ea8c <scalbnf+0xe0>
 800ea6e:	ee07 3a10 	vmov	s14, r3
 800ea72:	e7c4      	b.n	800e9fe <scalbnf+0x52>
 800ea74:	ffff3cb0 	.word	0xffff3cb0
 800ea78:	4c000000 	.word	0x4c000000
 800ea7c:	7149f2ca 	.word	0x7149f2ca
 800ea80:	f149f2ca 	.word	0xf149f2ca
 800ea84:	0da24260 	.word	0x0da24260
 800ea88:	8da24260 	.word	0x8da24260
 800ea8c:	33000000 	.word	0x33000000

0800ea90 <_init>:
 800ea90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea92:	bf00      	nop
 800ea94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea96:	bc08      	pop	{r3}
 800ea98:	469e      	mov	lr, r3
 800ea9a:	4770      	bx	lr

0800ea9c <_fini>:
 800ea9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea9e:	bf00      	nop
 800eaa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eaa2:	bc08      	pop	{r3}
 800eaa4:	469e      	mov	lr, r3
 800eaa6:	4770      	bx	lr
