{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625772745364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 Patches 0.08std SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 Patches 0.08std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625772745364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 08 12:32:25 2021 " "Processing started: Thu Jul 08 12:32:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625772745364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772745364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772745365 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1625772746336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject " "Found entity 1: finalProject" {  } { { "finalProject/synthesis/finalProject.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "finalProject/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_irq_mapper " "Found entity 1: finalProject_irq_mapper" {  } { { "finalProject/synthesis/submodules/finalProject_irq_mapper.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0 " "Found entity 1: finalProject_mm_interconnect_0" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: finalProject_mm_interconnect_0_avalon_st_adapter_006" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_avalon_st_adapter " "Found entity 1: finalProject_mm_interconnect_0_avalon_st_adapter" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "finalProject/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "finalProject/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_rsp_mux_001 " "Found entity 1: finalProject_mm_interconnect_0_rsp_mux_001" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753623 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_rsp_mux " "Found entity 1: finalProject_mm_interconnect_0_rsp_mux" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_rsp_demux_001 " "Found entity 1: finalProject_mm_interconnect_0_rsp_demux_001" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_rsp_demux " "Found entity 1: finalProject_mm_interconnect_0_rsp_demux" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_cmd_mux_001 " "Found entity 1: finalProject_mm_interconnect_0_cmd_mux_001" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_cmd_mux " "Found entity 1: finalProject_mm_interconnect_0_cmd_mux" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_cmd_demux_001 " "Found entity 1: finalProject_mm_interconnect_0_cmd_demux_001" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_cmd_demux " "Found entity 1: finalProject_mm_interconnect_0_cmd_demux" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753644 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753644 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753644 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753644 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772753648 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "byte_to_word_shift altera_merlin_burst_adapter_new.sv(360) " "HDL info at altera_merlin_burst_adapter_new.sv(360): see declaration for object \"byte_to_word_shift\"" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 360 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772753648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "finalProject/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "finalProject/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772753652 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ADDR_INCR altera_wrap_burst_converter.sv(280) " "HDL info at altera_wrap_burst_converter.sv(280): see declaration for object \"ADDR_INCR\"" {  } { { "finalProject/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_wrap_burst_converter.sv" 280 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772753652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "finalProject/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "finalProject/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753656 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalProject_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772753657 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_wr_channel finalProject_mm_interconnect_0_router_008.sv(53) " "HDL info at finalProject_mm_interconnect_0_router_008.sv(53): see declaration for object \"default_wr_channel\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 53 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772753657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalProject_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772753658 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_rd_channel finalProject_mm_interconnect_0_router_008.sv(54) " "HDL info at finalProject_mm_interconnect_0_router_008.sv(54): see declaration for object \"default_rd_channel\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 54 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772753658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_router_008_default_decode " "Found entity 1: finalProject_mm_interconnect_0_router_008_default_decode" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753658 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_mm_interconnect_0_router_008 " "Found entity 2: finalProject_mm_interconnect_0_router_008" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalProject_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772753659 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_wr_channel finalProject_mm_interconnect_0_router_003.sv(53) " "HDL info at finalProject_mm_interconnect_0_router_003.sv(53): see declaration for object \"default_wr_channel\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 53 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772753660 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalProject_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772753660 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_rd_channel finalProject_mm_interconnect_0_router_003.sv(54) " "HDL info at finalProject_mm_interconnect_0_router_003.sv(54): see declaration for object \"default_rd_channel\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 54 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772753660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_router_003_default_decode " "Found entity 1: finalProject_mm_interconnect_0_router_003_default_decode" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753660 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_mm_interconnect_0_router_003 " "Found entity 2: finalProject_mm_interconnect_0_router_003" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753660 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalProject_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772753661 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_wr_channel finalProject_mm_interconnect_0_router_002.sv(53) " "HDL info at finalProject_mm_interconnect_0_router_002.sv(53): see declaration for object \"default_wr_channel\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 53 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772753662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalProject_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772753662 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_rd_channel finalProject_mm_interconnect_0_router_002.sv(54) " "HDL info at finalProject_mm_interconnect_0_router_002.sv(54): see declaration for object \"default_rd_channel\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 54 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772753662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_router_002_default_decode " "Found entity 1: finalProject_mm_interconnect_0_router_002_default_decode" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753662 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_mm_interconnect_0_router_002 " "Found entity 2: finalProject_mm_interconnect_0_router_002" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalProject_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772753663 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_wr_channel finalProject_mm_interconnect_0_router_001.sv(53) " "HDL info at finalProject_mm_interconnect_0_router_001.sv(53): see declaration for object \"default_wr_channel\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 53 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772753664 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalProject_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772753664 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_rd_channel finalProject_mm_interconnect_0_router_001.sv(54) " "HDL info at finalProject_mm_interconnect_0_router_001.sv(54): see declaration for object \"default_rd_channel\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 54 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772753664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_router_001_default_decode " "Found entity 1: finalProject_mm_interconnect_0_router_001_default_decode" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753664 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_mm_interconnect_0_router_001 " "Found entity 2: finalProject_mm_interconnect_0_router_001" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753664 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalProject_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772753666 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_wr_channel finalProject_mm_interconnect_0_router.sv(53) " "HDL info at finalProject_mm_interconnect_0_router.sv(53): see declaration for object \"default_wr_channel\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 53 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772753666 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalProject_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772753666 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_rd_channel finalProject_mm_interconnect_0_router.sv(54) " "HDL info at finalProject_mm_interconnect_0_router.sv(54): see declaration for object \"default_rd_channel\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 54 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772753666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_router_default_decode " "Found entity 1: finalProject_mm_interconnect_0_router_default_decode" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753667 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_mm_interconnect_0_router " "Found entity 2: finalProject_mm_interconnect_0_router" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_voiceidx.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_voiceidx.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_voiceIdx " "Found entity 1: finalProject_voiceIdx" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_usb_rst " "Found entity 1: finalProject_usb_rst" {  } { { "finalProject/synthesis/submodules/finalProject_usb_rst.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_usb_gpx " "Found entity 1: finalProject_usb_gpx" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_timer " "Found entity 1: finalProject_timer" {  } { { "finalProject/synthesis/submodules/finalProject_timer.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_sysid_qsys_0 " "Found entity 1: finalProject_sysid_qsys_0" {  } { { "finalProject/synthesis/submodules/finalProject_sysid_qsys_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_spi_0 " "Found entity 1: finalProject_spi_0" {  } { { "finalProject/synthesis/submodules/finalProject_spi_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file finalproject/synthesis/submodules/finalproject_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_sdram_pll_dffpipe_l2c " "Found entity 1: finalProject_sdram_pll_dffpipe_l2c" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753690 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_sdram_pll_stdsync_sv6 " "Found entity 2: finalProject_sdram_pll_stdsync_sv6" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753690 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalProject_sdram_pll_altpll_vg92 " "Found entity 3: finalProject_sdram_pll_altpll_vg92" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753690 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalProject_sdram_pll " "Found entity 4: finalProject_sdram_pll" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_sdram_input_efifo_module " "Found entity 1: finalProject_sdram_input_efifo_module" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753693 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_sdram " "Found entity 2: finalProject_sdram" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_phase_incr0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_phase_incr0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_phase_incr0 " "Found entity 1: finalProject_phase_incr0" {  } { { "finalProject/synthesis/submodules/finalProject_phase_incr0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_phase_incr0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_onchip_memory2_0 " "Found entity 1: finalProject_onchip_memory2_0" {  } { { "finalProject/synthesis/submodules/finalProject_onchip_memory2_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_noteidx0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_noteidx0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_noteIdx0 " "Found entity 1: finalProject_noteIdx0" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_nios2_gen2_0 " "Found entity 1: finalProject_nios2_gen2_0" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: finalProject_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753711 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: finalProject_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753711 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalProject_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: finalProject_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753711 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalProject_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: finalProject_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753711 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753711 ""} { "Info" "ISGN_ENTITY_NAME" "6 finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753711 ""} { "Info" "ISGN_ENTITY_NAME" "7 finalProject_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: finalProject_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753711 ""} { "Info" "ISGN_ENTITY_NAME" "8 finalProject_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: finalProject_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753711 ""} { "Info" "ISGN_ENTITY_NAME" "9 finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753711 ""} { "Info" "ISGN_ENTITY_NAME" "10 finalProject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: finalProject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753711 ""} { "Info" "ISGN_ENTITY_NAME" "11 finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753711 ""} { "Info" "ISGN_ENTITY_NAME" "12 finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753711 ""} { "Info" "ISGN_ENTITY_NAME" "13 finalProject_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: finalProject_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753711 ""} { "Info" "ISGN_ENTITY_NAME" "14 finalProject_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: finalProject_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753711 ""} { "Info" "ISGN_ENTITY_NAME" "15 finalProject_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: finalProject_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753711 ""} { "Info" "ISGN_ENTITY_NAME" "16 finalProject_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: finalProject_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753711 ""} { "Info" "ISGN_ENTITY_NAME" "17 finalProject_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: finalProject_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753711 ""} { "Info" "ISGN_ENTITY_NAME" "18 finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753711 ""} { "Info" "ISGN_ENTITY_NAME" "19 finalProject_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: finalProject_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753711 ""} { "Info" "ISGN_ENTITY_NAME" "20 finalProject_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: finalProject_nios2_gen2_0_cpu_nios2_oci" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753711 ""} { "Info" "ISGN_ENTITY_NAME" "21 finalProject_nios2_gen2_0_cpu " "Found entity 21: finalProject_nios2_gen2_0_cpu" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: finalProject_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: finalProject_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: finalProject_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_nios2_gen2_0_cpu_test_bench " "Found entity 1: finalProject_nios2_gen2_0_cpu_test_bench" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_leds_pio " "Found entity 1: finalProject_leds_pio" {  } { { "finalProject/synthesis/submodules/finalProject_leds_pio.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_keycode " "Found entity 1: finalProject_keycode" {  } { { "finalProject/synthesis/submodules/finalProject_keycode.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_key.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_key " "Found entity 1: finalProject_key" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file finalproject/synthesis/submodules/finalproject_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_jtag_uart_sim_scfifo_w " "Found entity 1: finalProject_jtag_uart_sim_scfifo_w" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753727 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_jtag_uart_scfifo_w " "Found entity 2: finalProject_jtag_uart_scfifo_w" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753727 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalProject_jtag_uart_sim_scfifo_r " "Found entity 3: finalProject_jtag_uart_sim_scfifo_r" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753727 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalProject_jtag_uart_scfifo_r " "Found entity 4: finalProject_jtag_uart_scfifo_r" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753727 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalProject_jtag_uart " "Found entity 5: finalProject_jtag_uart" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753733 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Analysis & Synthesis" 0 -1 1625772753735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772753735 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "BUS_IDLE altera_avalon_i2c_condt_det.v(59) " "HDL info at altera_avalon_i2c_condt_det.v(59): see declaration for object \"BUS_IDLE\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" 59 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772753735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753735 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Analysis & Synthesis" 0 -1 1625772753737 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Analysis & Synthesis" 0 -1 1625772753737 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Analysis & Synthesis" 0 -1 1625772753737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772753737 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "START_DONE altera_avalon_i2c_condt_gen.v(62) " "HDL info at altera_avalon_i2c_condt_gen.v(62): see declaration for object \"START_DONE\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 62 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772753737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772753738 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "RESTART_DONE altera_avalon_i2c_condt_gen.v(69) " "HDL info at altera_avalon_i2c_condt_gen.v(69): see declaration for object \"RESTART_DONE\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 69 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772753738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772753738 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "STOP_DONE altera_avalon_i2c_condt_gen.v(75) " "HDL info at altera_avalon_i2c_condt_gen.v(75): see declaration for object \"STOP_DONE\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 75 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772753738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753742 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Analysis & Synthesis" 0 -1 1625772753743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753744 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Analysis & Synthesis" 0 -1 1625772753745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_hex_digits_pio " "Found entity 1: finalProject_hex_digits_pio" {  } { { "finalProject/synthesis/submodules/finalProject_hex_digits_pio.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paralleladder.v 1 1 " "Found 1 design units, including 1 entities, in source file paralleladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallelAdder " "Found entity 1: parallelAdder" {  } { { "parallelAdder.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/parallelAdder.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753753 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fpgaSynth.sv(585) " "Verilog HDL information at fpgaSynth.sv(585): always construct contains both blocking and non-blocking assignments" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 585 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 0 0 "Analysis & Synthesis" 0 -1 1625772753754 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fpgaSynth.sv(853) " "Verilog HDL Module Instantiation warning at fpgaSynth.sv(853): ignored dangling comma in List of Port Connections" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 853 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1625772753755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth " "Found entity 1: fpgaSynth" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult16_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file mult16_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16_ip " "Found entity 1: mult16_ip" {  } { { "mult16_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult16_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult8x16_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file mult8x16_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult8x16_ip " "Found entity 1: mult8x16_ip" {  } { { "mult8x16_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x16_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_onehot.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_onehot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oneHot " "Found entity 1: mux_oneHot" {  } { { "mux_oneHot.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mux_oneHot.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753760 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "mux_oneHot.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mux_oneHot.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_N " "Found entity 1: shiftreg_N" {  } { { "shiftreg_N.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/shiftreg_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phasor.sv 1 1 " "Found 1 design units, including 1 entities, in source file phasor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 phasor " "Found entity 1: phasor" {  } { { "phasor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/phasor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753763 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Analysis & Synthesis" 0 -1 1625772753764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fmsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fmsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FMSM " "Found entity 1: FMSM" {  } { { "FMSM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/FMSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntr_modulus.sv 1 1 " "Found 1 design units, including 1 entities, in source file cntr_modulus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_modulus " "Found entity 1: cntr_modulus" {  } { { "cntr_modulus.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/cntr_modulus.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchipfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file onchipfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 onChipFIFO " "Found entity 1: onChipFIFO" {  } { { "onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/onChipFIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult16add2_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file mult16add2_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16Add2_ip " "Found entity 1: mult16Add2_ip" {  } { { "mult16Add2_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult16Add2_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult16x32add2.v 1 1 " "Found 1 design units, including 1 entities, in source file mult16x32add2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x32Add2 " "Found entity 1: mult16x32Add2" {  } { { "mult16x32Add2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult16x32Add2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult16x20add2_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file mult16x20add2_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x20Add2_ip " "Found entity 1: mult16x20Add2_ip" {  } { { "mult16x20Add2_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult16x20Add2_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult32x32add2_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file mult32x32add2_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult32x32Add2_ip " "Found entity 1: mult32x32Add2_ip" {  } { { "mult32x32Add2_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult32x32Add2_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult16x64add4.v 1 1 " "Found 1 design units, including 1 entities, in source file mult16x64add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x64Add4 " "Found entity 1: mult16x64Add4" {  } { { "mult16x64Add4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult16x64Add4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parlleladd64x4.v 1 1 " "Found 1 design units, including 1 entities, in source file parlleladd64x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 parllelAdd64x4 " "Found entity 1: parllelAdd64x4" {  } { { "parllelAdd64x4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/parllelAdd64x4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult16x64.v 1 1 " "Found 1 design units, including 1 entities, in source file mult16x64.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x64 " "Found entity 1: mult16x64" {  } { { "mult16x64.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult16x64.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult16x64add4_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file mult16x64add4_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x64Add4_ip " "Found entity 1: mult16x64Add4_ip" {  } { { "mult16x64Add4_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult16x64Add4_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bilinearinterpolator.sv 1 1 " "Found 1 design units, including 1 entities, in source file bilinearinterpolator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bilinearInterpolator " "Found entity 1: bilinearInterpolator" {  } { { "bilinearInterpolator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/bilinearInterpolator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amplitudeparser.sv 1 1 " "Found 1 design units, including 1 entities, in source file amplitudeparser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amplitudeParser " "Found entity 1: amplitudeParser" {  } { { "amplitudeParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/amplitudeParser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noteparser.sv 1 1 " "Found 1 design units, including 1 entities, in source file noteparser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 noteParser " "Found entity 1: noteParser" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adsrenv.sv 1 1 " "Found 1 design units, including 1 entities, in source file adsrenv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADSRenv " "Found entity 1: ADSRenv" {  } { { "ADSRenv.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/ADSRenv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveformrombank.sv 1 1 " "Found 1 design units, including 1 entities, in source file waveformrombank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waveformROMbank " "Found entity 1: waveformROMbank" {  } { { "waveformROMbank.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "octaveparser.sv 1 1 " "Found 1 design units, including 1 entities, in source file octaveparser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 octaveParser " "Found entity 1: octaveParser" {  } { { "octaveParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/octaveParser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavetableidxrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file wavetableidxrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tableIdxROM " "Found entity 1: tableIdxROM" {  } { { "wavetableIdxROM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/wavetableIdxROM.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinerom4096.v 1 1 " "Found 1 design units, including 1 entities, in source file sinerom4096.v" { { "Info" "ISGN_ENTITY_NAME" "1 sineRom4096 " "Found entity 1: sineRom4096" {  } { { "sineRom4096.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sineRom4096.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sawrom4096_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sawrom4096_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_1 " "Found entity 1: sawRom4096_1" {  } { { "sawRom4096_1.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sawRom4096_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sawrom4096_2.v 1 1 " "Found 1 design units, including 1 entities, in source file sawrom4096_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_2 " "Found entity 1: sawRom4096_2" {  } { { "sawRom4096_2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sawRom4096_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sawrom4096_3.v 1 1 " "Found 1 design units, including 1 entities, in source file sawrom4096_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_3 " "Found entity 1: sawRom4096_3" {  } { { "sawRom4096_3.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sawRom4096_3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sawrom4096_4.v 1 1 " "Found 1 design units, including 1 entities, in source file sawrom4096_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_4 " "Found entity 1: sawRom4096_4" {  } { { "sawRom4096_4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sawRom4096_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sawrom4096_5.v 1 1 " "Found 1 design units, including 1 entities, in source file sawrom4096_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_5 " "Found entity 1: sawRom4096_5" {  } { { "sawRom4096_5.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sawRom4096_5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrrom4096_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrrom4096_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_1 " "Found entity 1: sqrRom4096_1" {  } { { "sqrRom4096_1.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sqrRom4096_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrrom4096_2.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrrom4096_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_2 " "Found entity 1: sqrRom4096_2" {  } { { "sqrRom4096_2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sqrRom4096_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrrom4096_3.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrrom4096_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_3 " "Found entity 1: sqrRom4096_3" {  } { { "sqrRom4096_3.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sqrRom4096_3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrrom4096_4.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrrom4096_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_4 " "Found entity 1: sqrRom4096_4" {  } { { "sqrRom4096_4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sqrRom4096_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrrom4096_5.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrrom4096_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_5 " "Found entity 1: sqrRom4096_5" {  } { { "sqrRom4096_5.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sqrRom4096_5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trirom4096_1.v 1 1 " "Found 1 design units, including 1 entities, in source file trirom4096_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 triRom4096_1 " "Found entity 1: triRom4096_1" {  } { { "triRom4096_1.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/triRom4096_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trirom4096_2.v 1 1 " "Found 1 design units, including 1 entities, in source file trirom4096_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 triRom4096_2 " "Found entity 1: triRom4096_2" {  } { { "triRom4096_2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/triRom4096_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trirom4096_3.v 1 1 " "Found 1 design units, including 1 entities, in source file trirom4096_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 triRom4096_3 " "Found entity 1: triRom4096_3" {  } { { "triRom4096_3.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/triRom4096_3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trirom4096_4.v 1 1 " "Found 1 design units, including 1 entities, in source file trirom4096_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 triRom4096_4 " "Found entity 1: triRom4096_4" {  } { { "triRom4096_4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/triRom4096_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trirom4096_5.v 1 1 " "Found 1 design units, including 1 entities, in source file trirom4096_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 triRom4096_5 " "Found entity 1: triRom4096_5" {  } { { "triRom4096_5.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/triRom4096_5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult8x24_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file mult8x24_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult8x24_ip " "Found entity 1: mult8x24_ip" {  } { { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772753825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772753825 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalProject_sdram.v(318) " "Verilog HDL or VHDL warning at finalProject_sdram.v(318): conditional expression evaluates to a constant" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1625772753847 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalProject_sdram.v(328) " "Verilog HDL or VHDL warning at finalProject_sdram.v(328): conditional expression evaluates to a constant" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1625772753847 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalProject_sdram.v(338) " "Verilog HDL or VHDL warning at finalProject_sdram.v(338): conditional expression evaluates to a constant" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1625772753847 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalProject_sdram.v(682) " "Verilog HDL or VHDL warning at finalProject_sdram.v(682): conditional expression evaluates to a constant" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1625772753849 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalProject_spi_0.v(402) " "Verilog HDL or VHDL warning at finalProject_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "finalProject/synthesis/submodules/finalProject_spi_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1625772753850 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpgaSynth " "Elaborating entity \"fpgaSynth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625772754079 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sigs fpgaSynth.sv(277) " "Verilog HDL or VHDL warning at fpgaSynth.sv(277): object \"sigs\" assigned a value but never read" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 277 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625772754086 "|fpgaSynth"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "newNote fpgaSynth.sv(278) " "Verilog HDL or VHDL warning at fpgaSynth.sv(278): object \"newNote\" assigned a value but never read" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 278 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625772754086 "|fpgaSynth"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "noteOctaves fpgaSynth.sv(332) " "Verilog HDL or VHDL information at fpgaSynth.sv(332): object \"noteOctaves\" declared but not used" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 332 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772754086 "|fpgaSynth"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "tableInterpCoef fpgaSynth.sv(376) " "Verilog HDL or VHDL information at fpgaSynth.sv(376): object \"tableInterpCoef\" declared but not used" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 376 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772754086 "|fpgaSynth"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rStep fpgaSynth.sv(393) " "Verilog HDL or VHDL warning at fpgaSynth.sv(393): object \"rStep\" assigned a value but never read" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625772754087 "|fpgaSynth"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "envs fpgaSynth.sv(394) " "Verilog HDL or VHDL warning at fpgaSynth.sv(394): object \"envs\" assigned a value but never read" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625772754087 "|fpgaSynth"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "finalOutput fpgaSynth.sv(410) " "Verilog HDL or VHDL warning at fpgaSynth.sv(410): object \"finalOutput\" assigned a value but never read" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 410 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625772754087 "|fpgaSynth"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "phaseIncrements fpgaSynth.sv(461) " "Verilog HDL or VHDL information at fpgaSynth.sv(461): object \"phaseIncrements\" declared but not used" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 461 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772754087 "|fpgaSynth"}
{ "Error" "EVRFX_VERI_AOI_ILLEGAL_ACTUAL_SIZE" "datab 96 24 16 fpgaSynth.sv(172) " "Verilog HDL Module Instantiation error at fpgaSynth.sv(172): illegal connection to port \"datab\" in array of instances - the actual bit length (96) does not equal either the formal port width (24) or the product of the formal port width and the number of instances (16)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 172 0 0 } }  } 0 10252 "Verilog HDL Module Instantiation error at %5!s!: illegal connection to port \"%1!s!\" in array of instances - the actual bit length (%2!d!) does not equal either the formal port width (%3!d!) or the product of the formal port width and the number of instances (%4!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772754091 ""}
{ "Error" "EVRFX_SV_1018_UNCONVERTED" "4 24 fpgaSynth.sv(172) " "SystemVerilog error at fpgaSynth.sv(172): expression has 4 elements ; expected 24" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 172 0 0 } }  } 0 10828 "SystemVerilog error at %3!s!: expression has %1!d! elements ; expected %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1625772754092 ""}
{ "Error" "EVRFX_SV_1072_UNCONVERTED" "datab fpgaSynth.sv(172) " "SystemVerilog error at fpgaSynth.sv(172): can't pass value from actual to formal input \"datab\" with incompatible type" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 172 0 0 } }  } 0 10716 "SystemVerilog error at %2!s!: can't pass value from actual to formal input \"%1!s!\" with incompatible type" 0 0 "Analysis & Synthesis" 0 -1 1625772754092 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625772754094 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625772756010 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 08 12:32:36 2021 " "Processing ended: Thu Jul 08 12:32:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625772756010 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625772756010 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625772756010 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772756010 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772756669 ""}
