// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1913\sampleModel1913_3_sub\Mysubsystem_36.v
// Created: 2024-07-02 13:19:58
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_36
// Source Path: sampleModel1913_3_sub/Subsystem/Mysubsystem_36
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_36
          (In1,
           In2,
           y);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  [15:0] y;  // uint16


  wire [15:0] cfblk5_out1;  // uint16


  assign cfblk5_out1 = {In1, In2};



  assign y = cfblk5_out1;

endmodule  // Mysubsystem_36

