Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9b81e1f8348448a197ccb9f1efe9dcbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/top_module.v" Line 1. Module top_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/greater_2bit.v" Line 1. Module greater_2bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/comparator_2bit.v" Line 1. Module comparator_2bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Project/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/greater_2bit.v" Line 1. Module greater_2bit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.greater_2bit
Compiling module xil_defaultlib.comparator_2bit
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
