$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $scope module FSM_tb $end
   $var wire  1 - clk $end
   $var wire  1 & empty $end
   $var wire  1 $ execute $end
   $var wire  1 ' full $end
   $var wire  1 * read_enable $end
   $var wire  1 % reset $end
   $var wire  1 # save $end
   $var wire  1 ( timer $end
   $var wire  1 + timer_enable $end
   $var wire  1 ) write_enable $end
   $scope module DUT $end
    $var wire  1 - clk $end
    $var wire  1 & empty $end
    $var wire  1 $ execute $end
    $var wire  1 ' full $end
    $var wire  1 * read_enable $end
    $var wire  1 % reset $end
    $var wire  1 # save $end
    $var wire 32 , state [31:0] $end
    $var wire  1 ( timer $end
    $var wire  1 + timer_enable $end
    $var wire  1 ) write_enable $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
0(
0)
0*
0+
b00000000000000000000000000000000 ,
0-
#1
1-
#2
0-
#3
1#
1)
b00000000000000000000000000000001 ,
1-
#4
0-
#5
0#
1$
0)
b00000000000000000000000000000010 ,
1-
#6
0-
#7
1*
1+
b00000000000000000000000000000011 ,
1-
#8
0-
#9
0$
1(
0*
b00000000000000000000000000000100 ,
1-
#10
0-
#11
1&
0(
0+
b00000000000000000000000000000000 ,
1-
#12
0-
#13
1-
