
---------------------------------------------

N_THREADS               :	4

---------------------------------------------

LLC_SIZE_KB             :	8192
LLC_ASSOC               :	8
LLC_REPL_POLICY         :	LRU

---------------------------------------------

ROB_WIDTH               :	256
OS_PAGESIZE             :	4096
LINESIZE                :	64
[DRAM] Row Buffer Policy: OPEN_PAGE
[DRAM] Refresh Policy: RANK_LEVEL_STAGGERED
[DRAM] Request Size: 64 bytes
[DRAM] Shift Bits: 6
[DRAM MOP Enabled] MOP Size: 4
Expected: rohirababgchlo, Actual: rohirababgchlo
[DRAM] Channel Position: 2| Width: 1
[DRAM] Rank Position: 8| Width: 0
[DRAM] BankGroup Position: 3| Width: 3
[DRAM] Bank Position: 6| Width: 2
[DRAM] Row Position: 12| Width: 17
[DRAM] High Position: 8| Width: 4
[DRAM] Low Position: 0| Width: 2
[RFM] rfm_mode: 0
[ALERT] alert_mode: 0
[MOAT] moat_mode: 0
[MIRZA] mirza_mode: 0
[DRAMSim3] Starting a JedecDRAMSystem
read_to_read_l: 12
read_to_read_s: 8
read_to_read_o: 10


--------------------------------------------------------------------------------
------------------------------- SIMULATION START -------------------------------
--------------------------------------------------------------------------------


CYCLE =    0M [ INST:     0M     0M     0M     0M ]
	progress: ..................................................
CYCLE =   50M [ INST:    11M    11M    11M    11M ]
	progress: ..................................................
CYCLE =  100M [ INST:    22M    22M    22M    22M ]
	progress: ..................................................
CYCLE =  150M [ INST:    33M    33M    33M    33M ]
	progress: ..................................................
CYCLE =  200M [ INST:    44M    44M    44M    44M ]
	progress: ..................................................
CYCLE =  250M [ INST:    56M    56M    55M    56M ]
	progress: ..................................................
CYCLE =  300M [ INST:    67M    67M    67M    67M ]
	progress: ..................................................
CYCLE =  350M [ INST:    78M    78M    78M    78M ]
	progress: ..................................................
CYCLE =  400M [ INST:    89M    89M    89M    89M ]
	progress: .........................

--------------------------------------------------------------------------------
-------------------------------- SIMULATION END --------------------------------
--------------------------------------------------------------------------------

SIM_TIME_IN_CORE        	174.759
SIM_TIME_IN_MEM         	1182.25
SYS_CYCLES              	424278335

CORE_0_INST             	100503416
CORE_0_IPC              	0.236881
CORE_0_MISSES           	13353996
CORE_0_ACCESSES         	26722204
CORE_0_MPKI             	132.871
CORE_0_APKI             	265.884

CORE_1_INST             	100303924
CORE_1_IPC              	0.236411
CORE_1_MISSES           	13352765
CORE_1_ACCESSES         	26719420
CORE_1_MPKI             	133.123
CORE_1_APKI             	266.385

CORE_2_INST             	100000001
CORE_2_IPC              	0.235694
CORE_2_MISSES           	13350378
CORE_2_ACCESSES         	26714703
CORE_2_MPKI             	133.504
CORE_2_APKI             	267.147

CORE_3_INST             	100362937
CORE_3_IPC              	0.23655
CORE_3_MISSES           	13353147
CORE_3_ACCESSES         	26720284
CORE_3_MPKI             	133.049
CORE_3_APKI             	266.237

LLC_MISSES              	53410286
LLC_ACCESSES            	106876611
LLC_MISS_RATE           	49.9738
LLC_LRU_WB_AVOIDED      	0

LLC_MISS_PENALTY        	743.639

OS_MAPPED_PAGES         	840719
OS_TOTAL_PAGE_FRAMES    	8388608

MEM_FAILED_REQUESTS     	212

###########################################
## Statistics of Channel 0
###########################################
acts.0.7.3                     =       239082   # ACTs Counter
acts.0.7.1                     =       234808   # ACTs Counter
acts.0.7.0                     =       233313   # ACTs Counter
acts.0.6.2                     =       236300   # ACTs Counter
acts.0.6.1                     =       234543   # ACTs Counter
acts.0.5.2                     =       236816   # ACTs Counter
acts.0.5.1                     =       234831   # ACTs Counter
acts.0.4.3                     =       238088   # ACTs Counter
acts.0.4.2                     =       236123   # ACTs Counter
acts.0.4.1                     =       234961   # ACTs Counter
acts.0.4.0                     =       234095   # ACTs Counter
acts.0.3.3                     =       238277   # ACTs Counter
acts.0.3.1                     =       234827   # ACTs Counter
acts.0.3.0                     =       234236   # ACTs Counter
acts.0.2.3                     =       238684   # ACTs Counter
acts.0.2.2                     =       236887   # ACTs Counter
num_ondemand_pres              =      6721465   # Number of ondemend PRE commands
num_pre_cmds                   =      7550909   # Number of PRE commands
num_act_cmds                   =      7550940   # Number of ACT commands
num_write_row_hits             =        94227   # Number of write row buffer hits
num_writes_done                =     26583264   # Number of read requests issued
acts.0.5.0                     =       232654   # ACTs Counter
num_read_cmds                  =     26704652   # Number of READ/READP commands
num_refab_cmds                 =        27110   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =       239213   # ACTs Counter
acts.0.1.2                     =       236495   # ACTs Counter
num_read_row_hits              =     19708902   # Number of read row buffer hits
num_reads_done                 =     26704655   # Number of read requests issued
acts.0.7.2                     =       237397   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =       233192   # ACTs Counter
acts.0.2.1                     =       235470   # ACTs Counter
num_write_cmds                 =       526468   # Number of WRITE/WRITEP commands
acts.0.0.0                     =       233735   # ACTs Counter
num_cycles                     =    254567001   # Number of DRAM cycles
acts.0.5.3                     =       240123   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =       236458   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            2   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =       237665   # ACTs Counter
acts.0.0.2                     =       235962   # ACTs Counter
acts.0.1.0                     =       234068   # ACTs Counter
acts.0.0.1                     =       234837   # ACTs Counter
acts.0.1.1                     =       235292   # ACTs Counter
acts.0.2.0                     =       234368   # ACTs Counter
acts.0.1.3                     =       238140   # ACTs Counter
rank_active_cycles.0           =    226804325   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =     27762676   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =      9200288   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =      3534353   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =       929314   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =       210955   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =         4633   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =            9   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =            0   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            0   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =          768   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =     47694719   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =      2358891   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =      1307845   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       685595   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =       578873   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =       197134   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =       165361   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        63960   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        57654   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        33558   # Request interarrival latency (cycles)
interarrival_latency[100-]     =       144330   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =           45   # Write cmd latency (cycles)
write_latency[60-79]           =           96   # Write cmd latency (cycles)
write_latency[80-99]           =          106   # Write cmd latency (cycles)
write_latency[100-119]         =          139   # Write cmd latency (cycles)
write_latency[120-139]         =          231   # Write cmd latency (cycles)
write_latency[140-159]         =          471   # Write cmd latency (cycles)
write_latency[160-179]         =          651   # Write cmd latency (cycles)
write_latency[180-199]         =          684   # Write cmd latency (cycles)
write_latency[200-]            =       524045   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =        76556   # Read request latency (cycles)
read_latency[60-79]            =        95728   # Read request latency (cycles)
read_latency[80-99]            =       156422   # Read request latency (cycles)
read_latency[100-119]          =       185254   # Read request latency (cycles)
read_latency[120-139]          =       734583   # Read request latency (cycles)
read_latency[140-159]          =      1178214   # Read request latency (cycles)
read_latency[160-179]          =      1411080   # Read request latency (cycles)
read_latency[180-199]          =      1065869   # Read request latency (cycles)
read_latency[200-]             =     21800946   # Read request latency (cycles)
refab_energy                   =  5.07062e+10   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.96241e+09   # Write energy
read_energy                    =  2.37906e+11   # Read energy
act_energy                     =  8.58995e+10   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =   9.8613e+09   # Precharge standby energy rank.0
act_stb_energy.0               =  1.13221e+11   # Active standby energy rank.0
average_read_latency           =      445.588   # Average read request latency (cycles)
average_interarrival           =       4.7772   # Average request interarrival latency (cycles)
total_energy                   =   4.5085e+11   # Total energy (pJ)
average_power                  =      1771.05   # Average power (mW)
average_bandwidth              =      32.2043   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
acts.0.7.3                     =       238773   # ACTs Counter
acts.0.7.1                     =       234168   # ACTs Counter
acts.0.7.0                     =       233309   # ACTs Counter
acts.0.6.2                     =       237055   # ACTs Counter
acts.0.6.1                     =       235091   # ACTs Counter
acts.0.5.2                     =       236510   # ACTs Counter
acts.0.5.1                     =       234462   # ACTs Counter
acts.0.4.3                     =       246282   # ACTs Counter
acts.0.4.2                     =       240470   # ACTs Counter
acts.0.4.1                     =       236992   # ACTs Counter
acts.0.4.0                     =       234152   # ACTs Counter
acts.0.3.3                     =       237905   # ACTs Counter
acts.0.3.1                     =       235450   # ACTs Counter
acts.0.3.0                     =       234297   # ACTs Counter
acts.0.2.3                     =       238492   # ACTs Counter
acts.0.2.2                     =       236314   # ACTs Counter
num_ondemand_pres              =      6738423   # Number of ondemend PRE commands
num_pre_cmds                   =      7567790   # Number of PRE commands
num_act_cmds                   =      7567817   # Number of ACT commands
num_write_row_hits             =        94173   # Number of write row buffer hits
num_writes_done                =     26613379   # Number of read requests issued
acts.0.5.0                     =       233317   # ACTs Counter
num_read_cmds                  =     26704890   # Number of READ/READP commands
num_refab_cmds                 =        27110   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =       238826   # ACTs Counter
acts.0.1.2                     =       237994   # ACTs Counter
num_read_row_hits              =     19692709   # Number of read row buffer hits
num_reads_done                 =     26704895   # Number of read requests issued
acts.0.7.2                     =       236776   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =       233682   # ACTs Counter
acts.0.2.1                     =       234670   # ACTs Counter
num_write_cmds                 =       526423   # Number of WRITE/WRITEP commands
acts.0.0.0                     =       233849   # ACTs Counter
num_cycles                     =    254567001   # Number of DRAM cycles
acts.0.5.3                     =       238575   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =       236741   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            2   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =       237802   # ACTs Counter
acts.0.0.2                     =       235957   # ACTs Counter
acts.0.1.0                     =       235769   # ACTs Counter
acts.0.0.1                     =       234771   # ACTs Counter
acts.0.1.1                     =       235668   # ACTs Counter
acts.0.2.0                     =       234352   # ACTs Counter
acts.0.1.3                     =       239346   # ACTs Counter
rank_active_cycles.0           =    226803816   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =     27763185   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =      9200333   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =      3524873   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =       934595   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =       214767   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =         4973   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =           11   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =            0   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            0   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =          768   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =     47696859   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =      2381230   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =      1317614   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       689396   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =       581242   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =       196193   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =       163171   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        62981   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        56571   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        32659   # Request interarrival latency (cycles)
interarrival_latency[100-]     =       140365   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =           43   # Write cmd latency (cycles)
write_latency[60-79]           =           75   # Write cmd latency (cycles)
write_latency[80-99]           =           87   # Write cmd latency (cycles)
write_latency[100-119]         =          132   # Write cmd latency (cycles)
write_latency[120-139]         =          215   # Write cmd latency (cycles)
write_latency[140-159]         =          514   # Write cmd latency (cycles)
write_latency[160-179]         =          624   # Write cmd latency (cycles)
write_latency[180-199]         =          745   # Write cmd latency (cycles)
write_latency[200-]            =       523988   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =        81110   # Read request latency (cycles)
read_latency[60-79]            =       103752   # Read request latency (cycles)
read_latency[80-99]            =       161850   # Read request latency (cycles)
read_latency[100-119]          =       189061   # Read request latency (cycles)
read_latency[120-139]          =       734193   # Read request latency (cycles)
read_latency[140-159]          =      1174725   # Read request latency (cycles)
read_latency[160-179]          =      1405473   # Read request latency (cycles)
read_latency[180-199]          =      1056818   # Read request latency (cycles)
read_latency[200-]             =     21797905   # Read request latency (cycles)
refab_energy                   =  5.07062e+10   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.96207e+09   # Write energy
read_energy                    =  2.37909e+11   # Read energy
act_energy                     =  8.60915e+10   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  9.86148e+09   # Precharge standby energy rank.0
act_stb_energy.0               =   1.1322e+11   # Active standby energy rank.0
average_read_latency           =      445.232   # Average read request latency (cycles)
average_interarrival           =      4.77448   # Average request interarrival latency (cycles)
total_energy                   =  4.51044e+11   # Total energy (pJ)
average_power                  =      1771.81   # Average power (mW)
average_bandwidth              =      32.2226   # Average bandwidth
