// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer5_out_dout,
        layer5_out_num_data_valid,
        layer5_out_fifo_cap,
        layer5_out_empty_n,
        layer5_out_read,
        layer6_out_din,
        layer6_out_num_data_valid,
        layer6_out_fifo_cap,
        layer6_out_full_n,
        layer6_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [359:0] layer5_out_dout;
input  [1:0] layer5_out_num_data_valid;
input  [1:0] layer5_out_fifo_cap;
input   layer5_out_empty_n;
output   layer5_out_read;
output  [191:0] layer6_out_din;
input  [1:0] layer6_out_num_data_valid;
input  [1:0] layer6_out_fifo_cap;
input   layer6_out_full_n;
output   layer6_out_write;
output   start_out;
output   start_write;

reg ap_done;
reg ap_idle;
reg layer5_out_read;
reg layer6_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [0:0] icmp_ln124_fu_2149_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
reg   [0:0] ap_phi_mux_do_init_phi_fu_273_p6;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
reg   [0:0] icmp_ln124_reg_2716;
reg   [0:0] icmp_ln124_reg_2716_pp0_iter2_reg;
reg    ap_block_state5_pp0_stage0_iter3;
reg    ap_enable_reg_pp0_iter3;
reg    ap_block_pp0_stage0_11001;
wire   [8:0] outidx_address0;
reg    outidx_ce0;
wire   [3:0] outidx_q0;
wire   [8:0] w6_address0;
reg    w6_ce0;
wire   [9:0] w6_q0;
reg    layer5_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer6_out_blk_n;
reg   [0:0] do_init_reg_269;
reg   [8:0] ir33_reg_285;
reg   [4:0] in_index34_reg_635;
reg   [14:0] data_2_phi_reg_649;
reg   [14:0] data_22_phi_reg_661;
reg   [14:0] data_21_phi_reg_673;
reg   [14:0] data_20_phi_reg_685;
reg   [14:0] data_19_phi_reg_697;
reg   [14:0] data_18_phi_reg_709;
reg   [14:0] data_17_phi_reg_721;
reg   [14:0] data_16_phi_reg_733;
reg   [14:0] data_15_phi_reg_745;
reg   [14:0] data_14_phi_reg_757;
reg   [14:0] data_13_phi_reg_769;
reg   [14:0] data_12_phi_reg_781;
reg   [14:0] data_11_phi_reg_793;
reg   [14:0] data_10_phi_reg_805;
reg   [14:0] data_9_phi_reg_817;
reg   [14:0] data_8_phi_reg_829;
reg   [14:0] data_7_phi_reg_841;
reg   [14:0] data_6_phi_reg_853;
reg   [14:0] data_5_phi_reg_865;
reg   [14:0] data_4_phi_reg_877;
reg   [14:0] data_3_phi_reg_889;
reg   [14:0] data_1_phi_reg_901;
reg   [14:0] data_23_phi_reg_913;
reg   [14:0] p_phi_reg_925;
reg   [14:0] acc32_reg_937;
reg   [14:0] acc_130_reg_951;
reg   [14:0] acc_228_reg_965;
reg   [14:0] acc_326_reg_979;
reg   [14:0] acc_424_reg_993;
reg   [14:0] acc_522_reg_1007;
reg   [14:0] acc_620_reg_1021;
reg   [14:0] acc_718_reg_1035;
reg   [14:0] acc_816_reg_1049;
reg   [14:0] acc_914_reg_1063;
reg   [14:0] acc_1012_reg_1077;
reg   [14:0] acc_1110_reg_1091;
reg   [14:0] acc_35_reg_1633;
reg  signed [14:0] acc_34_reg_1675;
reg  signed [14:0] acc_33_reg_1717;
reg   [14:0] acc_32_reg_1759;
reg   [14:0] acc_31_reg_1801;
reg   [14:0] acc_30_reg_1843;
reg   [14:0] acc_29_reg_1885;
reg   [14:0] acc_28_reg_1927;
reg   [14:0] acc_27_reg_1969;
reg   [14:0] acc_26_reg_2011;
reg  signed [14:0] acc_25_reg_2053;
reg  signed [14:0] acc_reg_2095;
wire   [8:0] ir_fu_2143_p2;
reg   [8:0] ir_reg_2711;
reg   [0:0] icmp_ln124_reg_2716_pp0_iter1_reg;
reg   [3:0] out_index_reg_2720;
wire   [14:0] a_fu_2413_p26;
reg   [14:0] a_reg_2725;
reg  signed [9:0] w_reg_2730;
wire   [4:0] in_index_fu_2479_p3;
reg   [4:0] in_index_reg_2735;
wire   [0:0] icmp_ln133_fu_2556_p2;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg   [8:0] ap_phi_mux_ir33_phi_fu_289_p6;
reg   [4:0] ap_phi_mux_in_index34_phi_fu_639_p6;
reg   [14:0] ap_phi_mux_data_2_phi_phi_fu_653_p4;
wire   [14:0] ap_phi_reg_pp0_iter1_data_2_phi_reg_649;
reg   [14:0] ap_phi_mux_data_22_phi_phi_fu_665_p4;
wire   [14:0] ap_phi_reg_pp0_iter1_data_22_phi_reg_661;
reg   [14:0] ap_phi_mux_data_21_phi_phi_fu_677_p4;
wire   [14:0] ap_phi_reg_pp0_iter1_data_21_phi_reg_673;
reg   [14:0] ap_phi_mux_data_20_phi_phi_fu_689_p4;
wire   [14:0] ap_phi_reg_pp0_iter1_data_20_phi_reg_685;
reg   [14:0] ap_phi_mux_data_19_phi_phi_fu_701_p4;
wire   [14:0] ap_phi_reg_pp0_iter1_data_19_phi_reg_697;
reg   [14:0] ap_phi_mux_data_18_phi_phi_fu_713_p4;
wire   [14:0] ap_phi_reg_pp0_iter1_data_18_phi_reg_709;
reg   [14:0] ap_phi_mux_data_17_phi_phi_fu_725_p4;
wire   [14:0] ap_phi_reg_pp0_iter1_data_17_phi_reg_721;
reg   [14:0] ap_phi_mux_data_16_phi_phi_fu_737_p4;
wire   [14:0] ap_phi_reg_pp0_iter1_data_16_phi_reg_733;
reg   [14:0] ap_phi_mux_data_15_phi_phi_fu_749_p4;
wire   [14:0] ap_phi_reg_pp0_iter1_data_15_phi_reg_745;
reg   [14:0] ap_phi_mux_data_14_phi_phi_fu_761_p4;
wire   [14:0] ap_phi_reg_pp0_iter1_data_14_phi_reg_757;
reg   [14:0] ap_phi_mux_data_13_phi_phi_fu_773_p4;
wire   [14:0] ap_phi_reg_pp0_iter1_data_13_phi_reg_769;
reg   [14:0] ap_phi_mux_data_12_phi_phi_fu_785_p4;
wire   [14:0] ap_phi_reg_pp0_iter1_data_12_phi_reg_781;
reg   [14:0] ap_phi_mux_data_11_phi_phi_fu_797_p4;
wire   [14:0] ap_phi_reg_pp0_iter1_data_11_phi_reg_793;
reg   [14:0] ap_phi_mux_data_10_phi_phi_fu_809_p4;
wire   [14:0] ap_phi_reg_pp0_iter1_data_10_phi_reg_805;
reg   [14:0] ap_phi_mux_data_9_phi_phi_fu_821_p4;
wire   [14:0] ap_phi_reg_pp0_iter1_data_9_phi_reg_817;
reg   [14:0] ap_phi_mux_data_8_phi_phi_fu_833_p4;
wire   [14:0] ap_phi_reg_pp0_iter1_data_8_phi_reg_829;
reg   [14:0] ap_phi_mux_data_7_phi_phi_fu_845_p4;
wire   [14:0] ap_phi_reg_pp0_iter1_data_7_phi_reg_841;
reg   [14:0] ap_phi_mux_data_6_phi_phi_fu_857_p4;
wire   [14:0] ap_phi_reg_pp0_iter1_data_6_phi_reg_853;
reg   [14:0] ap_phi_mux_data_5_phi_phi_fu_869_p4;
wire   [14:0] ap_phi_reg_pp0_iter1_data_5_phi_reg_865;
reg   [14:0] ap_phi_mux_data_4_phi_phi_fu_881_p4;
wire   [14:0] ap_phi_reg_pp0_iter1_data_4_phi_reg_877;
reg   [14:0] ap_phi_mux_data_3_phi_phi_fu_893_p4;
wire   [14:0] ap_phi_reg_pp0_iter1_data_3_phi_reg_889;
reg   [14:0] ap_phi_mux_data_1_phi_phi_fu_905_p4;
wire   [14:0] ap_phi_reg_pp0_iter1_data_1_phi_reg_901;
reg   [14:0] ap_phi_mux_data_23_phi_phi_fu_917_p4;
wire   [14:0] ap_phi_reg_pp0_iter1_data_23_phi_reg_913;
reg   [14:0] ap_phi_mux_p_phi_phi_fu_929_p4;
wire   [14:0] data_fu_2155_p1;
wire   [14:0] ap_phi_reg_pp0_iter1_p_phi_reg_925;
reg   [14:0] ap_phi_mux_acc32_phi_fu_941_p6;
reg   [14:0] ap_phi_mux_acc_130_phi_fu_955_p6;
reg   [14:0] ap_phi_mux_acc_228_phi_fu_969_p6;
reg   [14:0] ap_phi_mux_acc_326_phi_fu_983_p6;
reg   [14:0] ap_phi_mux_acc_424_phi_fu_997_p6;
reg   [14:0] ap_phi_mux_acc_522_phi_fu_1011_p6;
reg   [14:0] ap_phi_mux_acc_620_phi_fu_1025_p6;
reg   [14:0] ap_phi_mux_acc_718_phi_fu_1039_p6;
reg   [14:0] ap_phi_mux_acc_816_phi_fu_1053_p6;
reg   [14:0] ap_phi_mux_acc_914_phi_fu_1067_p6;
reg   [14:0] ap_phi_mux_acc_1012_phi_fu_1081_p6;
reg   [14:0] ap_phi_mux_acc_1110_phi_fu_1095_p6;
reg   [14:0] ap_phi_mux_acc_23_phi_fu_1108_p26;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_23_reg_1105;
reg   [14:0] ap_phi_mux_acc_22_phi_fu_1152_p26;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_22_reg_1149;
reg   [14:0] ap_phi_mux_acc_21_phi_fu_1196_p26;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_21_reg_1193;
reg   [14:0] ap_phi_mux_acc_20_phi_fu_1240_p26;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_20_reg_1237;
reg   [14:0] ap_phi_mux_acc_19_phi_fu_1284_p26;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_19_reg_1281;
reg   [14:0] ap_phi_mux_acc_18_phi_fu_1328_p26;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_18_reg_1325;
reg   [14:0] ap_phi_mux_acc_17_phi_fu_1372_p26;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_17_reg_1369;
reg   [14:0] ap_phi_mux_acc_16_phi_fu_1416_p26;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_16_reg_1413;
reg   [14:0] ap_phi_mux_acc_15_phi_fu_1460_p26;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_15_reg_1457;
reg   [14:0] ap_phi_mux_acc_14_phi_fu_1504_p26;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_14_reg_1501;
reg   [14:0] ap_phi_mux_acc_13_phi_fu_1548_p26;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_13_reg_1545;
reg   [14:0] ap_phi_mux_acc_12_phi_fu_1592_p26;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_12_reg_1589;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_35_reg_1633;
wire   [14:0] acc_24_fu_2562_p2;
wire  signed [14:0] ap_phi_reg_pp0_iter2_acc_34_reg_1675;
wire  signed [14:0] ap_phi_reg_pp0_iter2_acc_33_reg_1717;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_32_reg_1759;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_31_reg_1801;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_30_reg_1843;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_29_reg_1885;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_28_reg_1927;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_27_reg_1969;
wire   [14:0] ap_phi_reg_pp0_iter2_acc_26_reg_2011;
wire  signed [14:0] ap_phi_reg_pp0_iter2_acc_25_reg_2053;
wire  signed [14:0] ap_phi_reg_pp0_iter2_acc_reg_2095;
wire   [63:0] zext_ln124_fu_2137_p1;
reg    ap_block_pp0_stage0_01001;
wire   [4:0] in_index_1_fu_2467_p2;
wire   [0:0] icmp_ln141_fu_2473_p2;
wire   [14:0] mul_ln73_fu_2493_p0;
wire   [24:0] mul_ln73_fu_2493_p2;
wire  signed [14:0] tmp_s_fu_2509_p14;
wire  signed [10:0] trunc_ln_fu_2499_p4;
wire  signed [15:0] sext_ln133_fu_2538_p1;
wire  signed [15:0] sext_ln133_1_fu_2542_p1;
wire   [15:0] sub_ln133_fu_2550_p2;
wire  signed [14:0] sext_ln133_2_fu_2546_p1;
wire  signed [15:0] sext_ln77_2_fu_2592_p1;
wire   [30:0] tmp_1_fu_2596_p3;
wire  signed [31:0] sext_ln77_3_fu_2604_p1;
wire   [46:0] tmp_2_fu_2608_p3;
wire  signed [47:0] sext_ln77_4_fu_2616_p1;
wire   [62:0] tmp_3_fu_2620_p3;
wire  signed [63:0] sext_ln77_5_fu_2628_p1;
wire   [78:0] tmp_4_fu_2632_p3;
wire  signed [79:0] sext_ln77_6_fu_2640_p1;
wire   [94:0] tmp_5_fu_2644_p3;
wire  signed [95:0] sext_ln77_7_fu_2652_p1;
wire   [110:0] tmp_6_fu_2656_p3;
wire  signed [111:0] sext_ln77_8_fu_2664_p1;
wire   [126:0] tmp_7_fu_2668_p3;
wire  signed [15:0] sext_ln77_1_fu_2588_p1;
wire  signed [15:0] sext_ln77_fu_2584_p1;
wire  signed [127:0] sext_ln77_9_fu_2676_p1;
wire  signed [15:0] sext_ln111_fu_2580_p1;
wire   [190:0] tmp_8_fu_2680_p6;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [24:0] mul_ln73_fu_2493_p00;
reg    ap_condition_108;
reg    ap_condition_305;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_s_outidx_ROM_cud #(
    .DataWidth( 4 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
outidx_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx_address0),
    .ce0(outidx_ce0),
    .q0(outidx_q0)
);

myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_s_w6_ROM_AUTOdEe #(
    .DataWidth( 10 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
w6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w6_address0),
    .ce0(w6_ce0),
    .q0(w6_q0)
);

myproject_mux_24_5_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 15 ),
    .din3_WIDTH( 15 ),
    .din4_WIDTH( 15 ),
    .din5_WIDTH( 15 ),
    .din6_WIDTH( 15 ),
    .din7_WIDTH( 15 ),
    .din8_WIDTH( 15 ),
    .din9_WIDTH( 15 ),
    .din10_WIDTH( 15 ),
    .din11_WIDTH( 15 ),
    .din12_WIDTH( 15 ),
    .din13_WIDTH( 15 ),
    .din14_WIDTH( 15 ),
    .din15_WIDTH( 15 ),
    .din16_WIDTH( 15 ),
    .din17_WIDTH( 15 ),
    .din18_WIDTH( 15 ),
    .din19_WIDTH( 15 ),
    .din20_WIDTH( 15 ),
    .din21_WIDTH( 15 ),
    .din22_WIDTH( 15 ),
    .din23_WIDTH( 15 ),
    .din24_WIDTH( 5 ),
    .dout_WIDTH( 15 ))
mux_24_5_15_1_1_U18(
    .din0(ap_phi_mux_p_phi_phi_fu_929_p4),
    .din1(ap_phi_mux_data_3_phi_phi_fu_893_p4),
    .din2(ap_phi_mux_data_4_phi_phi_fu_881_p4),
    .din3(ap_phi_mux_data_5_phi_phi_fu_869_p4),
    .din4(ap_phi_mux_data_6_phi_phi_fu_857_p4),
    .din5(ap_phi_mux_data_7_phi_phi_fu_845_p4),
    .din6(ap_phi_mux_data_8_phi_phi_fu_833_p4),
    .din7(ap_phi_mux_data_9_phi_phi_fu_821_p4),
    .din8(ap_phi_mux_data_10_phi_phi_fu_809_p4),
    .din9(ap_phi_mux_data_11_phi_phi_fu_797_p4),
    .din10(ap_phi_mux_data_12_phi_phi_fu_785_p4),
    .din11(ap_phi_mux_data_13_phi_phi_fu_773_p4),
    .din12(ap_phi_mux_data_14_phi_phi_fu_761_p4),
    .din13(ap_phi_mux_data_15_phi_phi_fu_749_p4),
    .din14(ap_phi_mux_data_16_phi_phi_fu_737_p4),
    .din15(ap_phi_mux_data_17_phi_phi_fu_725_p4),
    .din16(ap_phi_mux_data_18_phi_phi_fu_713_p4),
    .din17(ap_phi_mux_data_19_phi_phi_fu_701_p4),
    .din18(ap_phi_mux_data_20_phi_phi_fu_689_p4),
    .din19(ap_phi_mux_data_21_phi_phi_fu_677_p4),
    .din20(ap_phi_mux_data_22_phi_phi_fu_665_p4),
    .din21(ap_phi_mux_data_2_phi_phi_fu_653_p4),
    .din22(ap_phi_mux_data_23_phi_phi_fu_917_p4),
    .din23(ap_phi_mux_data_1_phi_phi_fu_905_p4),
    .din24(ap_phi_mux_in_index34_phi_fu_639_p6),
    .dout(a_fu_2413_p26)
);

myproject_mul_15ns_10s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 25 ))
mul_15ns_10s_25_1_1_U19(
    .din0(mul_ln73_fu_2493_p0),
    .din1(w_reg_2730),
    .dout(mul_ln73_fu_2493_p2)
);

myproject_mux_12_4_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 15 ),
    .din3_WIDTH( 15 ),
    .din4_WIDTH( 15 ),
    .din5_WIDTH( 15 ),
    .din6_WIDTH( 15 ),
    .din7_WIDTH( 15 ),
    .din8_WIDTH( 15 ),
    .din9_WIDTH( 15 ),
    .din10_WIDTH( 15 ),
    .din11_WIDTH( 15 ),
    .din12_WIDTH( 4 ),
    .dout_WIDTH( 15 ))
mux_12_4_15_1_1_U20(
    .din0(ap_phi_mux_acc32_phi_fu_941_p6),
    .din1(ap_phi_mux_acc_130_phi_fu_955_p6),
    .din2(ap_phi_mux_acc_228_phi_fu_969_p6),
    .din3(ap_phi_mux_acc_326_phi_fu_983_p6),
    .din4(ap_phi_mux_acc_424_phi_fu_997_p6),
    .din5(ap_phi_mux_acc_522_phi_fu_1011_p6),
    .din6(ap_phi_mux_acc_620_phi_fu_1025_p6),
    .din7(ap_phi_mux_acc_718_phi_fu_1039_p6),
    .din8(ap_phi_mux_acc_816_phi_fu_1053_p6),
    .din9(ap_phi_mux_acc_914_phi_fu_1067_p6),
    .din10(ap_phi_mux_acc_1012_phi_fu_1081_p6),
    .din11(ap_phi_mux_acc_1110_phi_fu_1095_p6),
    .din12(out_index_reg_2720),
    .dout(tmp_s_fu_2509_p14)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= real_start;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd0))) begin
        acc32_reg_937 <= acc_reg_2095;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc32_reg_937 <= 15'd58;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd0))) begin
        acc_1012_reg_1077 <= acc_34_reg_1675;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1012_reg_1077 <= 15'd32720;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd0))) begin
        acc_1110_reg_1091 <= acc_35_reg_1633;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1110_reg_1091 <= 15'd32710;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd0))) begin
        acc_130_reg_951 <= acc_25_reg_2053;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_130_reg_951 <= 15'd32760;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd0))) begin
        acc_228_reg_965 <= acc_26_reg_2011;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_228_reg_965 <= 15'd32756;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd1))) begin
        acc_25_reg_2053 <= acc_24_fu_2562_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((out_index_reg_2720 == 4'd11) | ((out_index_reg_2720 == 4'd12) | ((out_index_reg_2720 == 4'd13) | ((out_index_reg_2720 == 4'd14) | (out_index_reg_2720 == 4'd15)))))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd9)))) begin
        acc_25_reg_2053 <= ap_phi_mux_acc_13_phi_fu_1548_p26;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_25_reg_2053 <= ap_phi_reg_pp0_iter2_acc_25_reg_2053;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd2))) begin
        acc_26_reg_2011 <= acc_24_fu_2562_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((out_index_reg_2720 == 4'd11) | ((out_index_reg_2720 == 4'd12) | ((out_index_reg_2720 == 4'd13) | ((out_index_reg_2720 == 4'd14) | (out_index_reg_2720 == 4'd15)))))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd9)))) begin
        acc_26_reg_2011 <= ap_phi_mux_acc_14_phi_fu_1504_p26;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_26_reg_2011 <= ap_phi_reg_pp0_iter2_acc_26_reg_2011;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd3))) begin
        acc_27_reg_1969 <= acc_24_fu_2562_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((out_index_reg_2720 == 4'd11) | ((out_index_reg_2720 == 4'd12) | ((out_index_reg_2720 == 4'd13) | ((out_index_reg_2720 == 4'd14) | (out_index_reg_2720 == 4'd15)))))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd9)))) begin
        acc_27_reg_1969 <= ap_phi_mux_acc_15_phi_fu_1460_p26;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_27_reg_1969 <= ap_phi_reg_pp0_iter2_acc_27_reg_1969;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd4))) begin
        acc_28_reg_1927 <= acc_24_fu_2562_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((out_index_reg_2720 == 4'd11) | ((out_index_reg_2720 == 4'd12) | ((out_index_reg_2720 == 4'd13) | ((out_index_reg_2720 == 4'd14) | (out_index_reg_2720 == 4'd15)))))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd9)))) begin
        acc_28_reg_1927 <= ap_phi_mux_acc_16_phi_fu_1416_p26;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_28_reg_1927 <= ap_phi_reg_pp0_iter2_acc_28_reg_1927;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd5))) begin
        acc_29_reg_1885 <= acc_24_fu_2562_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((out_index_reg_2720 == 4'd11) | ((out_index_reg_2720 == 4'd12) | ((out_index_reg_2720 == 4'd13) | ((out_index_reg_2720 == 4'd14) | (out_index_reg_2720 == 4'd15)))))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd9)))) begin
        acc_29_reg_1885 <= ap_phi_mux_acc_17_phi_fu_1372_p26;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_29_reg_1885 <= ap_phi_reg_pp0_iter2_acc_29_reg_1885;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd6))) begin
        acc_30_reg_1843 <= acc_24_fu_2562_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((out_index_reg_2720 == 4'd11) | ((out_index_reg_2720 == 4'd12) | ((out_index_reg_2720 == 4'd13) | ((out_index_reg_2720 == 4'd14) | (out_index_reg_2720 == 4'd15)))))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd9)))) begin
        acc_30_reg_1843 <= ap_phi_mux_acc_18_phi_fu_1328_p26;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_30_reg_1843 <= ap_phi_reg_pp0_iter2_acc_30_reg_1843;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd7))) begin
        acc_31_reg_1801 <= acc_24_fu_2562_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((out_index_reg_2720 == 4'd11) | ((out_index_reg_2720 == 4'd12) | ((out_index_reg_2720 == 4'd13) | ((out_index_reg_2720 == 4'd14) | (out_index_reg_2720 == 4'd15)))))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd9)))) begin
        acc_31_reg_1801 <= ap_phi_mux_acc_19_phi_fu_1284_p26;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_31_reg_1801 <= ap_phi_reg_pp0_iter2_acc_31_reg_1801;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd0))) begin
        acc_326_reg_979 <= acc_27_reg_1969;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_326_reg_979 <= 15'd24;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd8))) begin
        acc_32_reg_1759 <= acc_24_fu_2562_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((out_index_reg_2720 == 4'd11) | ((out_index_reg_2720 == 4'd12) | ((out_index_reg_2720 == 4'd13) | ((out_index_reg_2720 == 4'd14) | (out_index_reg_2720 == 4'd15)))))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd9)))) begin
        acc_32_reg_1759 <= ap_phi_mux_acc_20_phi_fu_1240_p26;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_32_reg_1759 <= ap_phi_reg_pp0_iter2_acc_32_reg_1759;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((out_index_reg_2720 == 4'd11) | ((out_index_reg_2720 == 4'd12) | ((out_index_reg_2720 == 4'd13) | ((out_index_reg_2720 == 4'd14) | (out_index_reg_2720 == 4'd15)))))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd8)))) begin
        acc_33_reg_1717 <= ap_phi_mux_acc_21_phi_fu_1196_p26;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd9))) begin
        acc_33_reg_1717 <= acc_24_fu_2562_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_33_reg_1717 <= ap_phi_reg_pp0_iter2_acc_33_reg_1717;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd10))) begin
        acc_34_reg_1675 <= acc_24_fu_2562_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((out_index_reg_2720 == 4'd11) | ((out_index_reg_2720 == 4'd12) | ((out_index_reg_2720 == 4'd13) | ((out_index_reg_2720 == 4'd14) | (out_index_reg_2720 == 4'd15)))))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd9)))) begin
        acc_34_reg_1675 <= ap_phi_mux_acc_22_phi_fu_1152_p26;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_34_reg_1675 <= ap_phi_reg_pp0_iter2_acc_34_reg_1675;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((out_index_reg_2720 == 4'd11) | ((out_index_reg_2720 == 4'd12) | ((out_index_reg_2720 == 4'd13) | ((out_index_reg_2720 == 4'd14) | (out_index_reg_2720 == 4'd15))))))) begin
        acc_35_reg_1633 <= acc_24_fu_2562_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 
    == 1'b1) & (out_index_reg_2720 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd9)))) begin
        acc_35_reg_1633 <= ap_phi_mux_acc_23_phi_fu_1108_p26;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_35_reg_1633 <= ap_phi_reg_pp0_iter2_acc_35_reg_1633;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd0))) begin
        acc_424_reg_993 <= acc_28_reg_1927;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_424_reg_993 <= 15'd6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd0))) begin
        acc_522_reg_1007 <= acc_29_reg_1885;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_522_reg_1007 <= 15'd32716;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd0))) begin
        acc_620_reg_1021 <= acc_30_reg_1843;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_620_reg_1021 <= 15'd32738;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd0))) begin
        acc_718_reg_1035 <= acc_31_reg_1801;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_718_reg_1035 <= 15'd32704;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd0))) begin
        acc_816_reg_1049 <= acc_32_reg_1759;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_816_reg_1049 <= 15'd32742;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd0))) begin
        acc_914_reg_1063 <= acc_33_reg_1717;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_914_reg_1063 <= 15'd32736;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd0))) begin
        acc_reg_2095 <= acc_24_fu_2562_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((out_index_reg_2720 == 4'd11) | ((out_index_reg_2720 == 4'd12) | ((out_index_reg_2720 == 4'd13) | ((out_index_reg_2720 == 4'd14) | (out_index_reg_2720 == 4'd15)))))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (out_index_reg_2720 == 4'd9)))) begin
        acc_reg_2095 <= ap_phi_mux_acc_12_phi_fu_1592_p26;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_reg_2095 <= ap_phi_reg_pp0_iter2_acc_reg_2095;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_305)) begin
        if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
            data_10_phi_reg_805 <= data_10_phi_reg_805;
        end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
            data_10_phi_reg_805 <= {{layer5_out_dout[134:120]}};
        end else if ((1'b1 == 1'b1)) begin
            data_10_phi_reg_805 <= ap_phi_reg_pp0_iter1_data_10_phi_reg_805;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_305)) begin
        if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
            data_11_phi_reg_793 <= data_11_phi_reg_793;
        end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
            data_11_phi_reg_793 <= {{layer5_out_dout[149:135]}};
        end else if ((1'b1 == 1'b1)) begin
            data_11_phi_reg_793 <= ap_phi_reg_pp0_iter1_data_11_phi_reg_793;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_305)) begin
        if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
            data_12_phi_reg_781 <= data_12_phi_reg_781;
        end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
            data_12_phi_reg_781 <= {{layer5_out_dout[164:150]}};
        end else if ((1'b1 == 1'b1)) begin
            data_12_phi_reg_781 <= ap_phi_reg_pp0_iter1_data_12_phi_reg_781;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_305)) begin
        if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
            data_13_phi_reg_769 <= data_13_phi_reg_769;
        end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
            data_13_phi_reg_769 <= {{layer5_out_dout[179:165]}};
        end else if ((1'b1 == 1'b1)) begin
            data_13_phi_reg_769 <= ap_phi_reg_pp0_iter1_data_13_phi_reg_769;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_305)) begin
        if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
            data_14_phi_reg_757 <= data_14_phi_reg_757;
        end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
            data_14_phi_reg_757 <= {{layer5_out_dout[194:180]}};
        end else if ((1'b1 == 1'b1)) begin
            data_14_phi_reg_757 <= ap_phi_reg_pp0_iter1_data_14_phi_reg_757;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_305)) begin
        if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
            data_15_phi_reg_745 <= data_15_phi_reg_745;
        end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
            data_15_phi_reg_745 <= {{layer5_out_dout[209:195]}};
        end else if ((1'b1 == 1'b1)) begin
            data_15_phi_reg_745 <= ap_phi_reg_pp0_iter1_data_15_phi_reg_745;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_305)) begin
        if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
            data_16_phi_reg_733 <= data_16_phi_reg_733;
        end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
            data_16_phi_reg_733 <= {{layer5_out_dout[224:210]}};
        end else if ((1'b1 == 1'b1)) begin
            data_16_phi_reg_733 <= ap_phi_reg_pp0_iter1_data_16_phi_reg_733;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_305)) begin
        if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
            data_17_phi_reg_721 <= data_17_phi_reg_721;
        end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
            data_17_phi_reg_721 <= {{layer5_out_dout[239:225]}};
        end else if ((1'b1 == 1'b1)) begin
            data_17_phi_reg_721 <= ap_phi_reg_pp0_iter1_data_17_phi_reg_721;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_305)) begin
        if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
            data_18_phi_reg_709 <= data_18_phi_reg_709;
        end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
            data_18_phi_reg_709 <= {{layer5_out_dout[254:240]}};
        end else if ((1'b1 == 1'b1)) begin
            data_18_phi_reg_709 <= ap_phi_reg_pp0_iter1_data_18_phi_reg_709;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_305)) begin
        if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
            data_19_phi_reg_697 <= data_19_phi_reg_697;
        end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
            data_19_phi_reg_697 <= {{layer5_out_dout[269:255]}};
        end else if ((1'b1 == 1'b1)) begin
            data_19_phi_reg_697 <= ap_phi_reg_pp0_iter1_data_19_phi_reg_697;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_305)) begin
        if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
            data_1_phi_reg_901 <= data_1_phi_reg_901;
        end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
            data_1_phi_reg_901 <= {{layer5_out_dout[359:345]}};
        end else if ((1'b1 == 1'b1)) begin
            data_1_phi_reg_901 <= ap_phi_reg_pp0_iter1_data_1_phi_reg_901;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_305)) begin
        if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
            data_20_phi_reg_685 <= data_20_phi_reg_685;
        end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
            data_20_phi_reg_685 <= {{layer5_out_dout[284:270]}};
        end else if ((1'b1 == 1'b1)) begin
            data_20_phi_reg_685 <= ap_phi_reg_pp0_iter1_data_20_phi_reg_685;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_305)) begin
        if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
            data_21_phi_reg_673 <= data_21_phi_reg_673;
        end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
            data_21_phi_reg_673 <= {{layer5_out_dout[299:285]}};
        end else if ((1'b1 == 1'b1)) begin
            data_21_phi_reg_673 <= ap_phi_reg_pp0_iter1_data_21_phi_reg_673;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_305)) begin
        if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
            data_22_phi_reg_661 <= data_22_phi_reg_661;
        end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
            data_22_phi_reg_661 <= {{layer5_out_dout[314:300]}};
        end else if ((1'b1 == 1'b1)) begin
            data_22_phi_reg_661 <= ap_phi_reg_pp0_iter1_data_22_phi_reg_661;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_305)) begin
        if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
            data_23_phi_reg_913 <= data_23_phi_reg_913;
        end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
            data_23_phi_reg_913 <= {{layer5_out_dout[344:330]}};
        end else if ((1'b1 == 1'b1)) begin
            data_23_phi_reg_913 <= ap_phi_reg_pp0_iter1_data_23_phi_reg_913;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_305)) begin
        if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
            data_2_phi_reg_649 <= data_2_phi_reg_649;
        end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
            data_2_phi_reg_649 <= {{layer5_out_dout[329:315]}};
        end else if ((1'b1 == 1'b1)) begin
            data_2_phi_reg_649 <= ap_phi_reg_pp0_iter1_data_2_phi_reg_649;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_305)) begin
        if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
            data_3_phi_reg_889 <= data_3_phi_reg_889;
        end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
            data_3_phi_reg_889 <= {{layer5_out_dout[29:15]}};
        end else if ((1'b1 == 1'b1)) begin
            data_3_phi_reg_889 <= ap_phi_reg_pp0_iter1_data_3_phi_reg_889;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_305)) begin
        if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
            data_4_phi_reg_877 <= data_4_phi_reg_877;
        end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
            data_4_phi_reg_877 <= {{layer5_out_dout[44:30]}};
        end else if ((1'b1 == 1'b1)) begin
            data_4_phi_reg_877 <= ap_phi_reg_pp0_iter1_data_4_phi_reg_877;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_305)) begin
        if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
            data_5_phi_reg_865 <= data_5_phi_reg_865;
        end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
            data_5_phi_reg_865 <= {{layer5_out_dout[59:45]}};
        end else if ((1'b1 == 1'b1)) begin
            data_5_phi_reg_865 <= ap_phi_reg_pp0_iter1_data_5_phi_reg_865;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_305)) begin
        if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
            data_6_phi_reg_853 <= data_6_phi_reg_853;
        end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
            data_6_phi_reg_853 <= {{layer5_out_dout[74:60]}};
        end else if ((1'b1 == 1'b1)) begin
            data_6_phi_reg_853 <= ap_phi_reg_pp0_iter1_data_6_phi_reg_853;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_305)) begin
        if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
            data_7_phi_reg_841 <= data_7_phi_reg_841;
        end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
            data_7_phi_reg_841 <= {{layer5_out_dout[89:75]}};
        end else if ((1'b1 == 1'b1)) begin
            data_7_phi_reg_841 <= ap_phi_reg_pp0_iter1_data_7_phi_reg_841;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_305)) begin
        if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
            data_8_phi_reg_829 <= data_8_phi_reg_829;
        end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
            data_8_phi_reg_829 <= {{layer5_out_dout[104:90]}};
        end else if ((1'b1 == 1'b1)) begin
            data_8_phi_reg_829 <= ap_phi_reg_pp0_iter1_data_8_phi_reg_829;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_305)) begin
        if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
            data_9_phi_reg_817 <= data_9_phi_reg_817;
        end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
            data_9_phi_reg_817 <= {{layer5_out_dout[119:105]}};
        end else if ((1'b1 == 1'b1)) begin
            data_9_phi_reg_817 <= ap_phi_reg_pp0_iter1_data_9_phi_reg_817;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter1_reg == 1'd0))) begin
        do_init_reg_269 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter1_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_269 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter1_reg == 1'd0))) begin
        in_index34_reg_635 <= in_index_reg_2735;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter1_reg == 1'd1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_index34_reg_635 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_2716 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ir33_reg_285 <= ir_reg_2711;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_2716 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        ir33_reg_285 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_305)) begin
        if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
            p_phi_reg_925 <= p_phi_reg_925;
        end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
            p_phi_reg_925 <= data_fu_2155_p1;
        end else if ((1'b1 == 1'b1)) begin
            p_phi_reg_925 <= ap_phi_reg_pp0_iter1_p_phi_reg_925;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_reg_2725 <= a_fu_2413_p26;
        icmp_ln124_reg_2716 <= icmp_ln124_fu_2149_p2;
        icmp_ln124_reg_2716_pp0_iter1_reg <= icmp_ln124_reg_2716;
        out_index_reg_2720 <= outidx_q0;
        w_reg_2730 <= w6_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln124_reg_2716_pp0_iter2_reg <= icmp_ln124_reg_2716_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_index_reg_2735 <= in_index_fu_2479_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ir_reg_2711 <= ir_fu_2143_p2;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc32_phi_fu_941_p6 = 15'd58;
        end else if ((icmp_ln124_reg_2716_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc32_phi_fu_941_p6 = acc_reg_2095;
        end else begin
            ap_phi_mux_acc32_phi_fu_941_p6 = acc32_reg_937;
        end
    end else begin
        ap_phi_mux_acc32_phi_fu_941_p6 = acc32_reg_937;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_1012_phi_fu_1081_p6 = 15'd32720;
        end else if ((icmp_ln124_reg_2716_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_1012_phi_fu_1081_p6 = acc_34_reg_1675;
        end else begin
            ap_phi_mux_acc_1012_phi_fu_1081_p6 = acc_1012_reg_1077;
        end
    end else begin
        ap_phi_mux_acc_1012_phi_fu_1081_p6 = acc_1012_reg_1077;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_1110_phi_fu_1095_p6 = 15'd32710;
        end else if ((icmp_ln124_reg_2716_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_1110_phi_fu_1095_p6 = acc_35_reg_1633;
        end else begin
            ap_phi_mux_acc_1110_phi_fu_1095_p6 = acc_1110_reg_1091;
        end
    end else begin
        ap_phi_mux_acc_1110_phi_fu_1095_p6 = acc_1110_reg_1091;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd0))) begin
        ap_phi_mux_acc_12_phi_fu_1592_p26 = 15'd0;
    end else if (((icmp_ln133_fu_2556_p2 == 1'd0) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd11)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd12)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd13)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd14)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd15)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd10)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd1)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd2)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd3)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd4)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd5)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd6)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd7)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd8)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 
    == 4'd9)))) begin
        ap_phi_mux_acc_12_phi_fu_1592_p26 = ap_phi_mux_acc32_phi_fu_941_p6;
    end else begin
        ap_phi_mux_acc_12_phi_fu_1592_p26 = ap_phi_reg_pp0_iter2_acc_12_reg_1589;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_130_phi_fu_955_p6 = 15'd32760;
        end else if ((icmp_ln124_reg_2716_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_130_phi_fu_955_p6 = acc_25_reg_2053;
        end else begin
            ap_phi_mux_acc_130_phi_fu_955_p6 = acc_130_reg_951;
        end
    end else begin
        ap_phi_mux_acc_130_phi_fu_955_p6 = acc_130_reg_951;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd1))) begin
        ap_phi_mux_acc_13_phi_fu_1548_p26 = 15'd0;
    end else if (((icmp_ln133_fu_2556_p2 == 1'd0) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd11)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd12)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd13)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd14)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd15)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd10)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd0)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd2)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd3)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd4)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd5)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd6)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd7)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd8)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 
    == 4'd9)))) begin
        ap_phi_mux_acc_13_phi_fu_1548_p26 = ap_phi_mux_acc_130_phi_fu_955_p6;
    end else begin
        ap_phi_mux_acc_13_phi_fu_1548_p26 = ap_phi_reg_pp0_iter2_acc_13_reg_1545;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd2))) begin
        ap_phi_mux_acc_14_phi_fu_1504_p26 = 15'd0;
    end else if (((icmp_ln133_fu_2556_p2 == 1'd0) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd11)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd12)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd13)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd14)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd15)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd10)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd0)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd1)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd3)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd4)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd5)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd6)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd7)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd8)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 
    == 4'd9)))) begin
        ap_phi_mux_acc_14_phi_fu_1504_p26 = ap_phi_mux_acc_228_phi_fu_969_p6;
    end else begin
        ap_phi_mux_acc_14_phi_fu_1504_p26 = ap_phi_reg_pp0_iter2_acc_14_reg_1501;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd3))) begin
        ap_phi_mux_acc_15_phi_fu_1460_p26 = 15'd0;
    end else if (((icmp_ln133_fu_2556_p2 == 1'd0) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd11)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd12)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd13)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd14)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd15)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd10)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd0)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd1)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd2)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd4)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd5)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd6)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd7)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd8)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 
    == 4'd9)))) begin
        ap_phi_mux_acc_15_phi_fu_1460_p26 = ap_phi_mux_acc_326_phi_fu_983_p6;
    end else begin
        ap_phi_mux_acc_15_phi_fu_1460_p26 = ap_phi_reg_pp0_iter2_acc_15_reg_1457;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd4))) begin
        ap_phi_mux_acc_16_phi_fu_1416_p26 = 15'd0;
    end else if (((icmp_ln133_fu_2556_p2 == 1'd0) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd11)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd12)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd13)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd14)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd15)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd10)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd0)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd1)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd2)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd3)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd5)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd6)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd7)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd8)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 
    == 4'd9)))) begin
        ap_phi_mux_acc_16_phi_fu_1416_p26 = ap_phi_mux_acc_424_phi_fu_997_p6;
    end else begin
        ap_phi_mux_acc_16_phi_fu_1416_p26 = ap_phi_reg_pp0_iter2_acc_16_reg_1413;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd5))) begin
        ap_phi_mux_acc_17_phi_fu_1372_p26 = 15'd0;
    end else if (((icmp_ln133_fu_2556_p2 == 1'd0) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd11)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd12)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd13)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd14)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd15)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd10)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd0)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd1)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd2)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd3)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd4)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd6)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd7)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd8)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 
    == 4'd9)))) begin
        ap_phi_mux_acc_17_phi_fu_1372_p26 = ap_phi_mux_acc_522_phi_fu_1011_p6;
    end else begin
        ap_phi_mux_acc_17_phi_fu_1372_p26 = ap_phi_reg_pp0_iter2_acc_17_reg_1369;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd6))) begin
        ap_phi_mux_acc_18_phi_fu_1328_p26 = 15'd0;
    end else if (((icmp_ln133_fu_2556_p2 == 1'd0) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd11)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd12)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd13)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd14)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd15)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd10)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd0)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd1)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd2)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd3)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd4)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd5)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd7)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd8)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 
    == 4'd9)))) begin
        ap_phi_mux_acc_18_phi_fu_1328_p26 = ap_phi_mux_acc_620_phi_fu_1025_p6;
    end else begin
        ap_phi_mux_acc_18_phi_fu_1328_p26 = ap_phi_reg_pp0_iter2_acc_18_reg_1325;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd7))) begin
        ap_phi_mux_acc_19_phi_fu_1284_p26 = 15'd0;
    end else if (((icmp_ln133_fu_2556_p2 == 1'd0) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd11)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd12)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd13)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd14)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd15)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd10)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd0)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd1)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd2)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd3)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd4)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd5)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd6)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd8)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 
    == 4'd9)))) begin
        ap_phi_mux_acc_19_phi_fu_1284_p26 = ap_phi_mux_acc_718_phi_fu_1039_p6;
    end else begin
        ap_phi_mux_acc_19_phi_fu_1284_p26 = ap_phi_reg_pp0_iter2_acc_19_reg_1281;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd8))) begin
        ap_phi_mux_acc_20_phi_fu_1240_p26 = 15'd0;
    end else if (((icmp_ln133_fu_2556_p2 == 1'd0) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd11)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd12)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd13)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd14)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd15)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd10)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd0)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd1)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd2)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd3)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd4)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd5)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd6)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd7)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 
    == 4'd9)))) begin
        ap_phi_mux_acc_20_phi_fu_1240_p26 = ap_phi_mux_acc_816_phi_fu_1053_p6;
    end else begin
        ap_phi_mux_acc_20_phi_fu_1240_p26 = ap_phi_reg_pp0_iter2_acc_20_reg_1237;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_2556_p2 == 1'd0) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd11)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd12)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd13)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd14)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd15)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd10)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd0)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd1)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd2)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd3)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd4)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd5)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd6)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd7)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 
    == 4'd8)))) begin
        ap_phi_mux_acc_21_phi_fu_1196_p26 = ap_phi_mux_acc_914_phi_fu_1067_p6;
    end else if (((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd9))) begin
        ap_phi_mux_acc_21_phi_fu_1196_p26 = 15'd0;
    end else begin
        ap_phi_mux_acc_21_phi_fu_1196_p26 = ap_phi_reg_pp0_iter2_acc_21_reg_1193;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_228_phi_fu_969_p6 = 15'd32756;
        end else if ((icmp_ln124_reg_2716_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_228_phi_fu_969_p6 = acc_26_reg_2011;
        end else begin
            ap_phi_mux_acc_228_phi_fu_969_p6 = acc_228_reg_965;
        end
    end else begin
        ap_phi_mux_acc_228_phi_fu_969_p6 = acc_228_reg_965;
    end
end

always @ (*) begin
    if (((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd10))) begin
        ap_phi_mux_acc_22_phi_fu_1152_p26 = 15'd0;
    end else if (((icmp_ln133_fu_2556_p2 == 1'd0) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd11)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd12)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd13)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd14)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd15)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd0)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd1)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd2)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd3)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd4)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd5)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd6)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd7)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd8)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 
    == 4'd9)))) begin
        ap_phi_mux_acc_22_phi_fu_1152_p26 = ap_phi_mux_acc_1012_phi_fu_1081_p6;
    end else begin
        ap_phi_mux_acc_22_phi_fu_1152_p26 = ap_phi_reg_pp0_iter2_acc_22_reg_1149;
    end
end

always @ (*) begin
    if (((((((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd14)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd15))) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd13))) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd12))) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd11)))) begin
        ap_phi_mux_acc_23_phi_fu_1108_p26 = 15'd0;
    end else if (((icmp_ln133_fu_2556_p2 == 1'd0) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd10)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd0)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd1)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd2)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd3)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd4)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd5)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd6)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd7)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd8)) | ((icmp_ln133_fu_2556_p2 == 1'd1) & (out_index_reg_2720 == 4'd9)))) begin
        ap_phi_mux_acc_23_phi_fu_1108_p26 = ap_phi_mux_acc_1110_phi_fu_1095_p6;
    end else begin
        ap_phi_mux_acc_23_phi_fu_1108_p26 = ap_phi_reg_pp0_iter2_acc_23_reg_1105;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_326_phi_fu_983_p6 = 15'd24;
        end else if ((icmp_ln124_reg_2716_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_326_phi_fu_983_p6 = acc_27_reg_1969;
        end else begin
            ap_phi_mux_acc_326_phi_fu_983_p6 = acc_326_reg_979;
        end
    end else begin
        ap_phi_mux_acc_326_phi_fu_983_p6 = acc_326_reg_979;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_424_phi_fu_997_p6 = 15'd6;
        end else if ((icmp_ln124_reg_2716_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_424_phi_fu_997_p6 = acc_28_reg_1927;
        end else begin
            ap_phi_mux_acc_424_phi_fu_997_p6 = acc_424_reg_993;
        end
    end else begin
        ap_phi_mux_acc_424_phi_fu_997_p6 = acc_424_reg_993;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_522_phi_fu_1011_p6 = 15'd32716;
        end else if ((icmp_ln124_reg_2716_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_522_phi_fu_1011_p6 = acc_29_reg_1885;
        end else begin
            ap_phi_mux_acc_522_phi_fu_1011_p6 = acc_522_reg_1007;
        end
    end else begin
        ap_phi_mux_acc_522_phi_fu_1011_p6 = acc_522_reg_1007;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_620_phi_fu_1025_p6 = 15'd32738;
        end else if ((icmp_ln124_reg_2716_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_620_phi_fu_1025_p6 = acc_30_reg_1843;
        end else begin
            ap_phi_mux_acc_620_phi_fu_1025_p6 = acc_620_reg_1021;
        end
    end else begin
        ap_phi_mux_acc_620_phi_fu_1025_p6 = acc_620_reg_1021;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_718_phi_fu_1039_p6 = 15'd32704;
        end else if ((icmp_ln124_reg_2716_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_718_phi_fu_1039_p6 = acc_31_reg_1801;
        end else begin
            ap_phi_mux_acc_718_phi_fu_1039_p6 = acc_718_reg_1035;
        end
    end else begin
        ap_phi_mux_acc_718_phi_fu_1039_p6 = acc_718_reg_1035;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_816_phi_fu_1053_p6 = 15'd32742;
        end else if ((icmp_ln124_reg_2716_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_816_phi_fu_1053_p6 = acc_32_reg_1759;
        end else begin
            ap_phi_mux_acc_816_phi_fu_1053_p6 = acc_816_reg_1049;
        end
    end else begin
        ap_phi_mux_acc_816_phi_fu_1053_p6 = acc_816_reg_1049;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_acc_914_phi_fu_1067_p6 = 15'd32736;
        end else if ((icmp_ln124_reg_2716_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_acc_914_phi_fu_1067_p6 = acc_33_reg_1717;
        end else begin
            ap_phi_mux_acc_914_phi_fu_1067_p6 = acc_914_reg_1063;
        end
    end else begin
        ap_phi_mux_acc_914_phi_fu_1067_p6 = acc_914_reg_1063;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
        ap_phi_mux_data_10_phi_phi_fu_809_p4 = data_10_phi_reg_805;
    end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
        ap_phi_mux_data_10_phi_phi_fu_809_p4 = {{layer5_out_dout[134:120]}};
    end else begin
        ap_phi_mux_data_10_phi_phi_fu_809_p4 = ap_phi_reg_pp0_iter1_data_10_phi_reg_805;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
        ap_phi_mux_data_11_phi_phi_fu_797_p4 = data_11_phi_reg_793;
    end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
        ap_phi_mux_data_11_phi_phi_fu_797_p4 = {{layer5_out_dout[149:135]}};
    end else begin
        ap_phi_mux_data_11_phi_phi_fu_797_p4 = ap_phi_reg_pp0_iter1_data_11_phi_reg_793;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
        ap_phi_mux_data_12_phi_phi_fu_785_p4 = data_12_phi_reg_781;
    end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
        ap_phi_mux_data_12_phi_phi_fu_785_p4 = {{layer5_out_dout[164:150]}};
    end else begin
        ap_phi_mux_data_12_phi_phi_fu_785_p4 = ap_phi_reg_pp0_iter1_data_12_phi_reg_781;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
        ap_phi_mux_data_13_phi_phi_fu_773_p4 = data_13_phi_reg_769;
    end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
        ap_phi_mux_data_13_phi_phi_fu_773_p4 = {{layer5_out_dout[179:165]}};
    end else begin
        ap_phi_mux_data_13_phi_phi_fu_773_p4 = ap_phi_reg_pp0_iter1_data_13_phi_reg_769;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
        ap_phi_mux_data_14_phi_phi_fu_761_p4 = data_14_phi_reg_757;
    end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
        ap_phi_mux_data_14_phi_phi_fu_761_p4 = {{layer5_out_dout[194:180]}};
    end else begin
        ap_phi_mux_data_14_phi_phi_fu_761_p4 = ap_phi_reg_pp0_iter1_data_14_phi_reg_757;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
        ap_phi_mux_data_15_phi_phi_fu_749_p4 = data_15_phi_reg_745;
    end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
        ap_phi_mux_data_15_phi_phi_fu_749_p4 = {{layer5_out_dout[209:195]}};
    end else begin
        ap_phi_mux_data_15_phi_phi_fu_749_p4 = ap_phi_reg_pp0_iter1_data_15_phi_reg_745;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
        ap_phi_mux_data_16_phi_phi_fu_737_p4 = data_16_phi_reg_733;
    end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
        ap_phi_mux_data_16_phi_phi_fu_737_p4 = {{layer5_out_dout[224:210]}};
    end else begin
        ap_phi_mux_data_16_phi_phi_fu_737_p4 = ap_phi_reg_pp0_iter1_data_16_phi_reg_733;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
        ap_phi_mux_data_17_phi_phi_fu_725_p4 = data_17_phi_reg_721;
    end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
        ap_phi_mux_data_17_phi_phi_fu_725_p4 = {{layer5_out_dout[239:225]}};
    end else begin
        ap_phi_mux_data_17_phi_phi_fu_725_p4 = ap_phi_reg_pp0_iter1_data_17_phi_reg_721;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
        ap_phi_mux_data_18_phi_phi_fu_713_p4 = data_18_phi_reg_709;
    end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
        ap_phi_mux_data_18_phi_phi_fu_713_p4 = {{layer5_out_dout[254:240]}};
    end else begin
        ap_phi_mux_data_18_phi_phi_fu_713_p4 = ap_phi_reg_pp0_iter1_data_18_phi_reg_709;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
        ap_phi_mux_data_19_phi_phi_fu_701_p4 = data_19_phi_reg_697;
    end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
        ap_phi_mux_data_19_phi_phi_fu_701_p4 = {{layer5_out_dout[269:255]}};
    end else begin
        ap_phi_mux_data_19_phi_phi_fu_701_p4 = ap_phi_reg_pp0_iter1_data_19_phi_reg_697;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
        ap_phi_mux_data_1_phi_phi_fu_905_p4 = data_1_phi_reg_901;
    end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
        ap_phi_mux_data_1_phi_phi_fu_905_p4 = {{layer5_out_dout[359:345]}};
    end else begin
        ap_phi_mux_data_1_phi_phi_fu_905_p4 = ap_phi_reg_pp0_iter1_data_1_phi_reg_901;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
        ap_phi_mux_data_20_phi_phi_fu_689_p4 = data_20_phi_reg_685;
    end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
        ap_phi_mux_data_20_phi_phi_fu_689_p4 = {{layer5_out_dout[284:270]}};
    end else begin
        ap_phi_mux_data_20_phi_phi_fu_689_p4 = ap_phi_reg_pp0_iter1_data_20_phi_reg_685;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
        ap_phi_mux_data_21_phi_phi_fu_677_p4 = data_21_phi_reg_673;
    end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
        ap_phi_mux_data_21_phi_phi_fu_677_p4 = {{layer5_out_dout[299:285]}};
    end else begin
        ap_phi_mux_data_21_phi_phi_fu_677_p4 = ap_phi_reg_pp0_iter1_data_21_phi_reg_673;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
        ap_phi_mux_data_22_phi_phi_fu_665_p4 = data_22_phi_reg_661;
    end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
        ap_phi_mux_data_22_phi_phi_fu_665_p4 = {{layer5_out_dout[314:300]}};
    end else begin
        ap_phi_mux_data_22_phi_phi_fu_665_p4 = ap_phi_reg_pp0_iter1_data_22_phi_reg_661;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
        ap_phi_mux_data_23_phi_phi_fu_917_p4 = data_23_phi_reg_913;
    end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
        ap_phi_mux_data_23_phi_phi_fu_917_p4 = {{layer5_out_dout[344:330]}};
    end else begin
        ap_phi_mux_data_23_phi_phi_fu_917_p4 = ap_phi_reg_pp0_iter1_data_23_phi_reg_913;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
        ap_phi_mux_data_2_phi_phi_fu_653_p4 = data_2_phi_reg_649;
    end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
        ap_phi_mux_data_2_phi_phi_fu_653_p4 = {{layer5_out_dout[329:315]}};
    end else begin
        ap_phi_mux_data_2_phi_phi_fu_653_p4 = ap_phi_reg_pp0_iter1_data_2_phi_reg_649;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
        ap_phi_mux_data_3_phi_phi_fu_893_p4 = data_3_phi_reg_889;
    end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
        ap_phi_mux_data_3_phi_phi_fu_893_p4 = {{layer5_out_dout[29:15]}};
    end else begin
        ap_phi_mux_data_3_phi_phi_fu_893_p4 = ap_phi_reg_pp0_iter1_data_3_phi_reg_889;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
        ap_phi_mux_data_4_phi_phi_fu_881_p4 = data_4_phi_reg_877;
    end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
        ap_phi_mux_data_4_phi_phi_fu_881_p4 = {{layer5_out_dout[44:30]}};
    end else begin
        ap_phi_mux_data_4_phi_phi_fu_881_p4 = ap_phi_reg_pp0_iter1_data_4_phi_reg_877;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
        ap_phi_mux_data_5_phi_phi_fu_869_p4 = data_5_phi_reg_865;
    end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
        ap_phi_mux_data_5_phi_phi_fu_869_p4 = {{layer5_out_dout[59:45]}};
    end else begin
        ap_phi_mux_data_5_phi_phi_fu_869_p4 = ap_phi_reg_pp0_iter1_data_5_phi_reg_865;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
        ap_phi_mux_data_6_phi_phi_fu_857_p4 = data_6_phi_reg_853;
    end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
        ap_phi_mux_data_6_phi_phi_fu_857_p4 = {{layer5_out_dout[74:60]}};
    end else begin
        ap_phi_mux_data_6_phi_phi_fu_857_p4 = ap_phi_reg_pp0_iter1_data_6_phi_reg_853;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
        ap_phi_mux_data_7_phi_phi_fu_845_p4 = data_7_phi_reg_841;
    end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
        ap_phi_mux_data_7_phi_phi_fu_845_p4 = {{layer5_out_dout[89:75]}};
    end else begin
        ap_phi_mux_data_7_phi_phi_fu_845_p4 = ap_phi_reg_pp0_iter1_data_7_phi_reg_841;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
        ap_phi_mux_data_8_phi_phi_fu_833_p4 = data_8_phi_reg_829;
    end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
        ap_phi_mux_data_8_phi_phi_fu_833_p4 = {{layer5_out_dout[104:90]}};
    end else begin
        ap_phi_mux_data_8_phi_phi_fu_833_p4 = ap_phi_reg_pp0_iter1_data_8_phi_reg_829;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
        ap_phi_mux_data_9_phi_phi_fu_821_p4 = data_9_phi_reg_817;
    end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
        ap_phi_mux_data_9_phi_phi_fu_821_p4 = {{layer5_out_dout[119:105]}};
    end else begin
        ap_phi_mux_data_9_phi_phi_fu_821_p4 = ap_phi_reg_pp0_iter1_data_9_phi_reg_817;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_2716_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_273_p6 = 1'd1;
        end else if ((icmp_ln124_reg_2716_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_273_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_273_p6 = do_init_reg_269;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_273_p6 = do_init_reg_269;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_2716_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_in_index34_phi_fu_639_p6 = 5'd0;
        end else if ((icmp_ln124_reg_2716_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_in_index34_phi_fu_639_p6 = in_index_reg_2735;
        end else begin
            ap_phi_mux_in_index34_phi_fu_639_p6 = in_index34_reg_635;
        end
    end else begin
        ap_phi_mux_in_index34_phi_fu_639_p6 = in_index34_reg_635;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_108)) begin
        if ((icmp_ln124_reg_2716 == 1'd1)) begin
            ap_phi_mux_ir33_phi_fu_289_p6 = 9'd0;
        end else if ((icmp_ln124_reg_2716 == 1'd0)) begin
            ap_phi_mux_ir33_phi_fu_289_p6 = ir_reg_2711;
        end else begin
            ap_phi_mux_ir33_phi_fu_289_p6 = ir33_reg_285;
        end
    end else begin
        ap_phi_mux_ir33_phi_fu_289_p6 = ir33_reg_285;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd0)) begin
        ap_phi_mux_p_phi_phi_fu_929_p4 = p_phi_reg_925;
    end else if ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1)) begin
        ap_phi_mux_p_phi_phi_fu_929_p4 = data_fu_2155_p1;
    end else begin
        ap_phi_mux_p_phi_phi_fu_929_p4 = ap_phi_reg_pp0_iter1_p_phi_reg_925;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln124_fu_2149_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer5_out_blk_n = layer5_out_empty_n;
    end else begin
        layer5_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer5_out_read = 1'b1;
    end else begin
        layer5_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1))) begin
        layer6_out_blk_n = layer6_out_full_n;
    end else begin
        layer6_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1))) begin
        layer6_out_write = 1'b1;
    end else begin
        layer6_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outidx_ce0 = 1'b1;
    end else begin
        outidx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w6_ce0 = 1'b1;
    end else begin
        w6_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_24_fu_2562_p2 = ($signed(tmp_s_fu_2509_p14) + $signed(sext_ln133_2_fu_2546_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1) & (layer6_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1) & (layer5_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1) & (layer6_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1) & (layer5_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1) & (layer6_out_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1) & (layer5_out_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((ap_phi_mux_do_init_phi_fu_273_p6 == 1'd1) & (layer5_out_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter3 = ((icmp_ln124_reg_2716_pp0_iter2_reg == 1'd1) & (layer6_out_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_108 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_305 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = real_start;

assign ap_phi_reg_pp0_iter1_data_10_phi_reg_805 = 'bx;

assign ap_phi_reg_pp0_iter1_data_11_phi_reg_793 = 'bx;

assign ap_phi_reg_pp0_iter1_data_12_phi_reg_781 = 'bx;

assign ap_phi_reg_pp0_iter1_data_13_phi_reg_769 = 'bx;

assign ap_phi_reg_pp0_iter1_data_14_phi_reg_757 = 'bx;

assign ap_phi_reg_pp0_iter1_data_15_phi_reg_745 = 'bx;

assign ap_phi_reg_pp0_iter1_data_16_phi_reg_733 = 'bx;

assign ap_phi_reg_pp0_iter1_data_17_phi_reg_721 = 'bx;

assign ap_phi_reg_pp0_iter1_data_18_phi_reg_709 = 'bx;

assign ap_phi_reg_pp0_iter1_data_19_phi_reg_697 = 'bx;

assign ap_phi_reg_pp0_iter1_data_1_phi_reg_901 = 'bx;

assign ap_phi_reg_pp0_iter1_data_20_phi_reg_685 = 'bx;

assign ap_phi_reg_pp0_iter1_data_21_phi_reg_673 = 'bx;

assign ap_phi_reg_pp0_iter1_data_22_phi_reg_661 = 'bx;

assign ap_phi_reg_pp0_iter1_data_23_phi_reg_913 = 'bx;

assign ap_phi_reg_pp0_iter1_data_2_phi_reg_649 = 'bx;

assign ap_phi_reg_pp0_iter1_data_3_phi_reg_889 = 'bx;

assign ap_phi_reg_pp0_iter1_data_4_phi_reg_877 = 'bx;

assign ap_phi_reg_pp0_iter1_data_5_phi_reg_865 = 'bx;

assign ap_phi_reg_pp0_iter1_data_6_phi_reg_853 = 'bx;

assign ap_phi_reg_pp0_iter1_data_7_phi_reg_841 = 'bx;

assign ap_phi_reg_pp0_iter1_data_8_phi_reg_829 = 'bx;

assign ap_phi_reg_pp0_iter1_data_9_phi_reg_817 = 'bx;

assign ap_phi_reg_pp0_iter1_p_phi_reg_925 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_12_reg_1589 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_13_reg_1545 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_14_reg_1501 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_15_reg_1457 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_16_reg_1413 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_17_reg_1369 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_18_reg_1325 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_19_reg_1281 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_20_reg_1237 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_21_reg_1193 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_22_reg_1149 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_23_reg_1105 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_25_reg_2053 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_26_reg_2011 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_27_reg_1969 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_28_reg_1927 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_29_reg_1885 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_30_reg_1843 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_31_reg_1801 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_32_reg_1759 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_33_reg_1717 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_34_reg_1675 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_35_reg_1633 = 'bx;

assign ap_phi_reg_pp0_iter2_acc_reg_2095 = 'bx;

assign ap_ready = internal_ap_ready;

assign data_fu_2155_p1 = layer5_out_dout[14:0];

assign icmp_ln124_fu_2149_p2 = ((ap_phi_mux_ir33_phi_fu_289_p6 == 9'd287) ? 1'b1 : 1'b0);

assign icmp_ln133_fu_2556_p2 = ((sext_ln133_1_fu_2542_p1 == sub_ln133_fu_2550_p2) ? 1'b1 : 1'b0);

assign icmp_ln141_fu_2473_p2 = ((in_index_1_fu_2467_p2 > 5'd23) ? 1'b1 : 1'b0);

assign in_index_1_fu_2467_p2 = (ap_phi_mux_in_index34_phi_fu_639_p6 + 5'd1);

assign in_index_fu_2479_p3 = ((icmp_ln141_fu_2473_p2[0:0] == 1'b1) ? 5'd0 : in_index_1_fu_2467_p2);

assign ir_fu_2143_p2 = (ap_phi_mux_ir33_phi_fu_289_p6 + 9'd1);

assign layer6_out_din = $signed(tmp_8_fu_2680_p6);

assign mul_ln73_fu_2493_p0 = mul_ln73_fu_2493_p00;

assign mul_ln73_fu_2493_p00 = a_reg_2725;

assign outidx_address0 = zext_ln124_fu_2137_p1;

assign sext_ln111_fu_2580_p1 = acc_reg_2095;

assign sext_ln133_1_fu_2542_p1 = trunc_ln_fu_2499_p4;

assign sext_ln133_2_fu_2546_p1 = trunc_ln_fu_2499_p4;

assign sext_ln133_fu_2538_p1 = tmp_s_fu_2509_p14;

assign sext_ln77_1_fu_2588_p1 = acc_34_reg_1675;

assign sext_ln77_2_fu_2592_p1 = acc_25_reg_2053;

assign sext_ln77_3_fu_2604_p1 = $signed(tmp_1_fu_2596_p3);

assign sext_ln77_4_fu_2616_p1 = $signed(tmp_2_fu_2608_p3);

assign sext_ln77_5_fu_2628_p1 = $signed(tmp_3_fu_2620_p3);

assign sext_ln77_6_fu_2640_p1 = $signed(tmp_4_fu_2632_p3);

assign sext_ln77_7_fu_2652_p1 = $signed(tmp_5_fu_2644_p3);

assign sext_ln77_8_fu_2664_p1 = $signed(tmp_6_fu_2656_p3);

assign sext_ln77_9_fu_2676_p1 = $signed(tmp_7_fu_2668_p3);

assign sext_ln77_fu_2584_p1 = acc_33_reg_1717;

assign start_out = real_start;

assign sub_ln133_fu_2550_p2 = ($signed(16'd0) - $signed(sext_ln133_fu_2538_p1));

assign tmp_1_fu_2596_p3 = {{acc_26_reg_2011}, {sext_ln77_2_fu_2592_p1}};

assign tmp_2_fu_2608_p3 = {{acc_27_reg_1969}, {sext_ln77_3_fu_2604_p1}};

assign tmp_3_fu_2620_p3 = {{acc_28_reg_1927}, {sext_ln77_4_fu_2616_p1}};

assign tmp_4_fu_2632_p3 = {{acc_29_reg_1885}, {sext_ln77_5_fu_2628_p1}};

assign tmp_5_fu_2644_p3 = {{acc_30_reg_1843}, {sext_ln77_6_fu_2640_p1}};

assign tmp_6_fu_2656_p3 = {{acc_31_reg_1801}, {sext_ln77_7_fu_2652_p1}};

assign tmp_7_fu_2668_p3 = {{acc_32_reg_1759}, {sext_ln77_8_fu_2664_p1}};

assign tmp_8_fu_2680_p6 = {{{{{acc_35_reg_1633}, {sext_ln77_1_fu_2588_p1}}, {sext_ln77_fu_2584_p1}}, {sext_ln77_9_fu_2676_p1}}, {sext_ln111_fu_2580_p1}};

assign trunc_ln_fu_2499_p4 = {{mul_ln73_fu_2493_p2[24:14]}};

assign w6_address0 = zext_ln124_fu_2137_p1;

assign zext_ln124_fu_2137_p1 = ap_phi_mux_ir33_phi_fu_289_p6;

endmodule //myproject_dense_array_ap_ufixed_24u_array_ap_fixed_16_6_5_3_0_12u_config6_s
