# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ipshared/ec67/hdl" --include "../../../../Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ipshared/5bb9/hdl/verilog" --include "../../../../Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ipshared/70fd/hdl" --include "/opt/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../Final_Project_AES.ip_user_files/bd/Block_Diagram/ip/Block_Diagram_processing_system7_0_0/sim/Block_Diagram_processing_system7_0_0.v" \
"../../../../Final_Project_AES.ip_user_files/bd/Block_Diagram/ip/Block_Diagram_xlconstant_0_0/sim/Block_Diagram_xlconstant_0_0.v" \
"../../../../Final_Project_AES.ip_user_files/bd/Block_Diagram/ip/Block_Diagram_xlconstant_1_2/sim/Block_Diagram_xlconstant_1_2.v" \
"../../../../Final_Project_AES.ip_user_files/bd/Block_Diagram/ip/Block_Diagram_xbar_0/sim/Block_Diagram_xbar_0.v" \
"../../../../Final_Project_AES.ip_user_files/bd/Block_Diagram/ip/Block_Diagram_auto_pc_0/sim/Block_Diagram_auto_pc_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
