#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe60f40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe2f320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xe36a90 .functor NOT 1, L_0xe8ccc0, C4<0>, C4<0>, C4<0>;
L_0xe8caa0 .functor XOR 2, L_0xe8c940, L_0xe8ca00, C4<00>, C4<00>;
L_0xe8cbb0 .functor XOR 2, L_0xe8caa0, L_0xe8cb10, C4<00>, C4<00>;
v0xe893a0_0 .net *"_ivl_10", 1 0, L_0xe8cb10;  1 drivers
v0xe894a0_0 .net *"_ivl_12", 1 0, L_0xe8cbb0;  1 drivers
v0xe89580_0 .net *"_ivl_2", 1 0, L_0xe8c880;  1 drivers
v0xe89640_0 .net *"_ivl_4", 1 0, L_0xe8c940;  1 drivers
v0xe89720_0 .net *"_ivl_6", 1 0, L_0xe8ca00;  1 drivers
v0xe89850_0 .net *"_ivl_8", 1 0, L_0xe8caa0;  1 drivers
v0xe89930_0 .net "a", 0 0, v0xe872e0_0;  1 drivers
v0xe899d0_0 .net "b", 0 0, v0xe87380_0;  1 drivers
v0xe89a70_0 .net "c", 0 0, v0xe87420_0;  1 drivers
v0xe89b10_0 .var "clk", 0 0;
v0xe89bb0_0 .net "d", 0 0, v0xe87560_0;  1 drivers
v0xe89c50_0 .net "out_pos_dut", 0 0, L_0xe8c6f0;  1 drivers
v0xe89cf0_0 .net "out_pos_ref", 0 0, L_0xe8b330;  1 drivers
v0xe89d90_0 .net "out_sop_dut", 0 0, L_0xe8bba0;  1 drivers
v0xe89e30_0 .net "out_sop_ref", 0 0, L_0xe62450;  1 drivers
v0xe89ed0_0 .var/2u "stats1", 223 0;
v0xe89f70_0 .var/2u "strobe", 0 0;
v0xe8a120_0 .net "tb_match", 0 0, L_0xe8ccc0;  1 drivers
v0xe8a1f0_0 .net "tb_mismatch", 0 0, L_0xe36a90;  1 drivers
v0xe8a290_0 .net "wavedrom_enable", 0 0, v0xe87830_0;  1 drivers
v0xe8a360_0 .net "wavedrom_title", 511 0, v0xe878d0_0;  1 drivers
L_0xe8c880 .concat [ 1 1 0 0], L_0xe8b330, L_0xe62450;
L_0xe8c940 .concat [ 1 1 0 0], L_0xe8b330, L_0xe62450;
L_0xe8ca00 .concat [ 1 1 0 0], L_0xe8c6f0, L_0xe8bba0;
L_0xe8cb10 .concat [ 1 1 0 0], L_0xe8b330, L_0xe62450;
L_0xe8ccc0 .cmp/eeq 2, L_0xe8c880, L_0xe8cbb0;
S_0xe337c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xe2f320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe36e70 .functor AND 1, v0xe87420_0, v0xe87560_0, C4<1>, C4<1>;
L_0xe37250 .functor NOT 1, v0xe872e0_0, C4<0>, C4<0>, C4<0>;
L_0xe37630 .functor NOT 1, v0xe87380_0, C4<0>, C4<0>, C4<0>;
L_0xe378b0 .functor AND 1, L_0xe37250, L_0xe37630, C4<1>, C4<1>;
L_0xe4e990 .functor AND 1, L_0xe378b0, v0xe87420_0, C4<1>, C4<1>;
L_0xe62450 .functor OR 1, L_0xe36e70, L_0xe4e990, C4<0>, C4<0>;
L_0xe8a7b0 .functor NOT 1, v0xe87380_0, C4<0>, C4<0>, C4<0>;
L_0xe8a820 .functor OR 1, L_0xe8a7b0, v0xe87560_0, C4<0>, C4<0>;
L_0xe8a930 .functor AND 1, v0xe87420_0, L_0xe8a820, C4<1>, C4<1>;
L_0xe8a9f0 .functor NOT 1, v0xe872e0_0, C4<0>, C4<0>, C4<0>;
L_0xe8aac0 .functor OR 1, L_0xe8a9f0, v0xe87380_0, C4<0>, C4<0>;
L_0xe8ab30 .functor AND 1, L_0xe8a930, L_0xe8aac0, C4<1>, C4<1>;
L_0xe8acb0 .functor NOT 1, v0xe87380_0, C4<0>, C4<0>, C4<0>;
L_0xe8ad20 .functor OR 1, L_0xe8acb0, v0xe87560_0, C4<0>, C4<0>;
L_0xe8ac40 .functor AND 1, v0xe87420_0, L_0xe8ad20, C4<1>, C4<1>;
L_0xe8aeb0 .functor NOT 1, v0xe872e0_0, C4<0>, C4<0>, C4<0>;
L_0xe8afb0 .functor OR 1, L_0xe8aeb0, v0xe87560_0, C4<0>, C4<0>;
L_0xe8b070 .functor AND 1, L_0xe8ac40, L_0xe8afb0, C4<1>, C4<1>;
L_0xe8b220 .functor XNOR 1, L_0xe8ab30, L_0xe8b070, C4<0>, C4<0>;
v0xe363c0_0 .net *"_ivl_0", 0 0, L_0xe36e70;  1 drivers
v0xe367c0_0 .net *"_ivl_12", 0 0, L_0xe8a7b0;  1 drivers
v0xe36ba0_0 .net *"_ivl_14", 0 0, L_0xe8a820;  1 drivers
v0xe36f80_0 .net *"_ivl_16", 0 0, L_0xe8a930;  1 drivers
v0xe37360_0 .net *"_ivl_18", 0 0, L_0xe8a9f0;  1 drivers
v0xe37740_0 .net *"_ivl_2", 0 0, L_0xe37250;  1 drivers
v0xe379c0_0 .net *"_ivl_20", 0 0, L_0xe8aac0;  1 drivers
v0xe85850_0 .net *"_ivl_24", 0 0, L_0xe8acb0;  1 drivers
v0xe85930_0 .net *"_ivl_26", 0 0, L_0xe8ad20;  1 drivers
v0xe85a10_0 .net *"_ivl_28", 0 0, L_0xe8ac40;  1 drivers
v0xe85af0_0 .net *"_ivl_30", 0 0, L_0xe8aeb0;  1 drivers
v0xe85bd0_0 .net *"_ivl_32", 0 0, L_0xe8afb0;  1 drivers
v0xe85cb0_0 .net *"_ivl_36", 0 0, L_0xe8b220;  1 drivers
L_0x7fdda1fda018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe85d70_0 .net *"_ivl_38", 0 0, L_0x7fdda1fda018;  1 drivers
v0xe85e50_0 .net *"_ivl_4", 0 0, L_0xe37630;  1 drivers
v0xe85f30_0 .net *"_ivl_6", 0 0, L_0xe378b0;  1 drivers
v0xe86010_0 .net *"_ivl_8", 0 0, L_0xe4e990;  1 drivers
v0xe860f0_0 .net "a", 0 0, v0xe872e0_0;  alias, 1 drivers
v0xe861b0_0 .net "b", 0 0, v0xe87380_0;  alias, 1 drivers
v0xe86270_0 .net "c", 0 0, v0xe87420_0;  alias, 1 drivers
v0xe86330_0 .net "d", 0 0, v0xe87560_0;  alias, 1 drivers
v0xe863f0_0 .net "out_pos", 0 0, L_0xe8b330;  alias, 1 drivers
v0xe864b0_0 .net "out_sop", 0 0, L_0xe62450;  alias, 1 drivers
v0xe86570_0 .net "pos0", 0 0, L_0xe8ab30;  1 drivers
v0xe86630_0 .net "pos1", 0 0, L_0xe8b070;  1 drivers
L_0xe8b330 .functor MUXZ 1, L_0x7fdda1fda018, L_0xe8ab30, L_0xe8b220, C4<>;
S_0xe867b0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xe2f320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xe872e0_0 .var "a", 0 0;
v0xe87380_0 .var "b", 0 0;
v0xe87420_0 .var "c", 0 0;
v0xe874c0_0 .net "clk", 0 0, v0xe89b10_0;  1 drivers
v0xe87560_0 .var "d", 0 0;
v0xe87650_0 .var/2u "fail", 0 0;
v0xe876f0_0 .var/2u "fail1", 0 0;
v0xe87790_0 .net "tb_match", 0 0, L_0xe8ccc0;  alias, 1 drivers
v0xe87830_0 .var "wavedrom_enable", 0 0;
v0xe878d0_0 .var "wavedrom_title", 511 0;
E_0xe42350/0 .event negedge, v0xe874c0_0;
E_0xe42350/1 .event posedge, v0xe874c0_0;
E_0xe42350 .event/or E_0xe42350/0, E_0xe42350/1;
S_0xe86ae0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xe867b0;
 .timescale -12 -12;
v0xe86d20_0 .var/2s "i", 31 0;
E_0xe421f0 .event posedge, v0xe874c0_0;
S_0xe86e20 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xe867b0;
 .timescale -12 -12;
v0xe87020_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe87100 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xe867b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe87ab0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xe2f320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe8b4e0 .functor AND 1, v0xe87420_0, v0xe87560_0, C4<1>, C4<1>;
L_0xe8b790 .functor NOT 1, v0xe872e0_0, C4<0>, C4<0>, C4<0>;
L_0xe8b820 .functor NOT 1, v0xe87380_0, C4<0>, C4<0>, C4<0>;
L_0xe8b9a0 .functor AND 1, L_0xe8b790, L_0xe8b820, C4<1>, C4<1>;
L_0xe8bae0 .functor AND 1, L_0xe8b9a0, v0xe87420_0, C4<1>, C4<1>;
L_0xe8bba0 .functor OR 1, L_0xe8b4e0, L_0xe8bae0, C4<0>, C4<0>;
L_0xe8bd40 .functor NOT 1, v0xe87380_0, C4<0>, C4<0>, C4<0>;
L_0xe8bdb0 .functor OR 1, L_0xe8bd40, v0xe87560_0, C4<0>, C4<0>;
L_0xe8bec0 .functor AND 1, v0xe87420_0, L_0xe8bdb0, C4<1>, C4<1>;
L_0xe8bf80 .functor NOT 1, v0xe872e0_0, C4<0>, C4<0>, C4<0>;
L_0xe8c160 .functor OR 1, L_0xe8bf80, v0xe87380_0, C4<0>, C4<0>;
L_0xe8c1d0 .functor AND 1, L_0xe8bec0, L_0xe8c160, C4<1>, C4<1>;
L_0xe8c350 .functor NOT 1, v0xe872e0_0, C4<0>, C4<0>, C4<0>;
L_0xe8c3c0 .functor OR 1, L_0xe8c350, v0xe87560_0, C4<0>, C4<0>;
L_0xe8c2e0 .functor AND 1, v0xe87420_0, L_0xe8c3c0, C4<1>, C4<1>;
L_0xe8c550 .functor XNOR 1, L_0xe8c1d0, L_0xe8c2e0, C4<0>, C4<0>;
v0xe87c70_0 .net *"_ivl_12", 0 0, L_0xe8bd40;  1 drivers
v0xe87d50_0 .net *"_ivl_14", 0 0, L_0xe8bdb0;  1 drivers
v0xe87e30_0 .net *"_ivl_16", 0 0, L_0xe8bec0;  1 drivers
v0xe87f20_0 .net *"_ivl_18", 0 0, L_0xe8bf80;  1 drivers
v0xe88000_0 .net *"_ivl_2", 0 0, L_0xe8b790;  1 drivers
v0xe88130_0 .net *"_ivl_20", 0 0, L_0xe8c160;  1 drivers
v0xe88210_0 .net *"_ivl_24", 0 0, L_0xe8c350;  1 drivers
v0xe882f0_0 .net *"_ivl_26", 0 0, L_0xe8c3c0;  1 drivers
v0xe883d0_0 .net *"_ivl_30", 0 0, L_0xe8c550;  1 drivers
L_0x7fdda1fda060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe88520_0 .net *"_ivl_32", 0 0, L_0x7fdda1fda060;  1 drivers
v0xe88600_0 .net *"_ivl_4", 0 0, L_0xe8b820;  1 drivers
v0xe886e0_0 .net *"_ivl_6", 0 0, L_0xe8b9a0;  1 drivers
v0xe887c0_0 .net "a", 0 0, v0xe872e0_0;  alias, 1 drivers
v0xe88860_0 .net "b", 0 0, v0xe87380_0;  alias, 1 drivers
v0xe88950_0 .net "c", 0 0, v0xe87420_0;  alias, 1 drivers
v0xe88a40_0 .net "d", 0 0, v0xe87560_0;  alias, 1 drivers
v0xe88b30_0 .net "out_pos", 0 0, L_0xe8c6f0;  alias, 1 drivers
v0xe88d00_0 .net "out_sop", 0 0, L_0xe8bba0;  alias, 1 drivers
v0xe88dc0_0 .net "pos0", 0 0, L_0xe8c1d0;  1 drivers
v0xe88e80_0 .net "pos1", 0 0, L_0xe8c2e0;  1 drivers
v0xe88f40_0 .net "sop_term1", 0 0, L_0xe8b4e0;  1 drivers
v0xe89000_0 .net "sop_term2", 0 0, L_0xe8bae0;  1 drivers
L_0xe8c6f0 .functor MUXZ 1, L_0x7fdda1fda060, L_0xe8c1d0, L_0xe8c550, C4<>;
S_0xe89180 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xe2f320;
 .timescale -12 -12;
E_0xe2b9f0 .event anyedge, v0xe89f70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe89f70_0;
    %nor/r;
    %assign/vec4 v0xe89f70_0, 0;
    %wait E_0xe2b9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe867b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe87650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe876f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xe867b0;
T_4 ;
    %wait E_0xe42350;
    %load/vec4 v0xe87790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe87650_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xe867b0;
T_5 ;
    %wait E_0xe421f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe87560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87380_0, 0;
    %assign/vec4 v0xe872e0_0, 0;
    %wait E_0xe421f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe87560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87380_0, 0;
    %assign/vec4 v0xe872e0_0, 0;
    %wait E_0xe421f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe87560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87380_0, 0;
    %assign/vec4 v0xe872e0_0, 0;
    %wait E_0xe421f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe87560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87380_0, 0;
    %assign/vec4 v0xe872e0_0, 0;
    %wait E_0xe421f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe87560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87380_0, 0;
    %assign/vec4 v0xe872e0_0, 0;
    %wait E_0xe421f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe87560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87380_0, 0;
    %assign/vec4 v0xe872e0_0, 0;
    %wait E_0xe421f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe87560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87380_0, 0;
    %assign/vec4 v0xe872e0_0, 0;
    %wait E_0xe421f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe87560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87380_0, 0;
    %assign/vec4 v0xe872e0_0, 0;
    %wait E_0xe421f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe87560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87380_0, 0;
    %assign/vec4 v0xe872e0_0, 0;
    %wait E_0xe421f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe87560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87380_0, 0;
    %assign/vec4 v0xe872e0_0, 0;
    %wait E_0xe421f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe87560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87380_0, 0;
    %assign/vec4 v0xe872e0_0, 0;
    %wait E_0xe421f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe87560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87380_0, 0;
    %assign/vec4 v0xe872e0_0, 0;
    %wait E_0xe421f0;
    %load/vec4 v0xe87650_0;
    %store/vec4 v0xe876f0_0, 0, 1;
    %fork t_1, S_0xe86ae0;
    %jmp t_0;
    .scope S_0xe86ae0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe86d20_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xe86d20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xe421f0;
    %load/vec4 v0xe86d20_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe87560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87380_0, 0;
    %assign/vec4 v0xe872e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe86d20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xe86d20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xe867b0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe42350;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe87560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe87380_0, 0;
    %assign/vec4 v0xe872e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xe87650_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xe876f0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xe2f320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe89b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe89f70_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xe2f320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xe89b10_0;
    %inv;
    %store/vec4 v0xe89b10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xe2f320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe874c0_0, v0xe8a1f0_0, v0xe89930_0, v0xe899d0_0, v0xe89a70_0, v0xe89bb0_0, v0xe89e30_0, v0xe89d90_0, v0xe89cf0_0, v0xe89c50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xe2f320;
T_9 ;
    %load/vec4 v0xe89ed0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xe89ed0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe89ed0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xe89ed0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xe89ed0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe89ed0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xe89ed0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe89ed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe89ed0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe89ed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xe2f320;
T_10 ;
    %wait E_0xe42350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe89ed0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe89ed0_0, 4, 32;
    %load/vec4 v0xe8a120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xe89ed0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe89ed0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe89ed0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe89ed0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xe89e30_0;
    %load/vec4 v0xe89e30_0;
    %load/vec4 v0xe89d90_0;
    %xor;
    %load/vec4 v0xe89e30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xe89ed0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe89ed0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xe89ed0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe89ed0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xe89cf0_0;
    %load/vec4 v0xe89cf0_0;
    %load/vec4 v0xe89c50_0;
    %xor;
    %load/vec4 v0xe89cf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xe89ed0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe89ed0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xe89ed0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe89ed0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth1/machine/ece241_2013_q2/iter0/response1/top_module.sv";
