
*** Running vivado
    with args -log processor_toplevel.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source processor_toplevel.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source processor_toplevel.tcl -notrace
Command: link_design -top processor_toplevel -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1750.609 ; gain = 0.000 ; free physical = 3421 ; free virtual = 10872
INFO: [Netlist 29-17] Analyzing 848 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'processor_toplevel' is not ideal for floorplanning, since the cellview 'mem_16' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1897.102 ; gain = 0.000 ; free physical = 3351 ; free virtual = 10799
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1903.039 ; gain = 402.348 ; free physical = 3351 ; free virtual = 10799
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:01 . Memory (MB): peak = 1997.789 ; gain = 94.750 ; free physical = 3347 ; free virtual = 10793

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 148ffb286

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2435.648 ; gain = 437.859 ; free physical = 2969 ; free virtual = 10430

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 148ffb286

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2592.586 ; gain = 0.000 ; free physical = 2801 ; free virtual = 10262
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1574161ff

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2592.586 ; gain = 0.000 ; free physical = 2801 ; free virtual = 10262
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e463f329

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2592.586 ; gain = 0.000 ; free physical = 2800 ; free virtual = 10262
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1e463f329

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2592.586 ; gain = 0.000 ; free physical = 2800 ; free virtual = 10262
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1e463f329

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2592.586 ; gain = 0.000 ; free physical = 2800 ; free virtual = 10262
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e463f329

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2592.586 ; gain = 0.000 ; free physical = 2800 ; free virtual = 10262
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.586 ; gain = 0.000 ; free physical = 2800 ; free virtual = 10262
Ending Logic Optimization Task | Checksum: 125009693

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2592.586 ; gain = 0.000 ; free physical = 2800 ; free virtual = 10262

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 125009693

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2772 ; free virtual = 10240
Ending Power Optimization Task | Checksum: 125009693

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2914.402 ; gain = 321.816 ; free physical = 2777 ; free virtual = 10245

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 125009693

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2777 ; free virtual = 10245

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2777 ; free virtual = 10245
Ending Netlist Obfuscation Task | Checksum: 125009693

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2777 ; free virtual = 10245
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2914.402 ; gain = 1011.363 ; free physical = 2777 ; free virtual = 10245
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2777 ; free virtual = 10245
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/chrispy/workspace/cod_lab4/cod_lab4.runs/impl_1/processor_toplevel_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file processor_toplevel_drc_opted.rpt -pb processor_toplevel_drc_opted.pb -rpx processor_toplevel_drc_opted.rpx
Command: report_drc -file processor_toplevel_drc_opted.rpt -pb processor_toplevel_drc_opted.pb -rpx processor_toplevel_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/chrispy/workspace/cod_lab4/cod_lab4.runs/impl_1/processor_toplevel_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2794 ; free virtual = 10266
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cb227c5a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2794 ; free virtual = 10266
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2794 ; free virtual = 10267

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12518a9d0

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2786 ; free virtual = 10263

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 146227d38

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2783 ; free virtual = 10261

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 146227d38

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2783 ; free virtual = 10261
Phase 1 Placer Initialization | Checksum: 146227d38

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2782 ; free virtual = 10260

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 146227d38

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2780 ; free virtual = 10258

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 159d261f2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2753 ; free virtual = 10228
Phase 2 Global Placement | Checksum: 159d261f2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2753 ; free virtual = 10228

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 159d261f2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2753 ; free virtual = 10229

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d8a154d0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2754 ; free virtual = 10230

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a47643df

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2754 ; free virtual = 10229

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a47643df

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2754 ; free virtual = 10230

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 11a38b807

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2757 ; free virtual = 10233

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 11a38b807

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2757 ; free virtual = 10234

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11a38b807

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2757 ; free virtual = 10234
Phase 3 Detail Placement | Checksum: 11a38b807

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2757 ; free virtual = 10234

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 11a38b807

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2757 ; free virtual = 10234

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11a38b807

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2757 ; free virtual = 10234

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11a38b807

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2757 ; free virtual = 10234

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2757 ; free virtual = 10234
Phase 4.4 Final Placement Cleanup | Checksum: 181a9924c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2757 ; free virtual = 10234
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 181a9924c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2757 ; free virtual = 10234
Ending Placer Task | Checksum: 13d19a5a8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2757 ; free virtual = 10234
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2769 ; free virtual = 10246
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2758 ; free virtual = 10244
INFO: [Common 17-1381] The checkpoint '/home/chrispy/workspace/cod_lab4/cod_lab4.runs/impl_1/processor_toplevel_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file processor_toplevel_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2766 ; free virtual = 10244
INFO: [runtcl-4] Executing : report_utilization -file processor_toplevel_utilization_placed.rpt -pb processor_toplevel_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file processor_toplevel_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2770 ; free virtual = 10249
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2737 ; free virtual = 10215
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2721 ; free virtual = 10208
INFO: [Common 17-1381] The checkpoint '/home/chrispy/workspace/cod_lab4/cod_lab4.runs/impl_1/processor_toplevel_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 71f7294e ConstDB: 0 ShapeSum: cb227c5a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 18d5f373b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2646 ; free virtual = 10127
Post Restoration Checksum: NetGraph: ca2a8458 NumContArr: c334b2e3 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 18d5f373b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2614 ; free virtual = 10096

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 18d5f373b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2614 ; free virtual = 10096
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: bae10884

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2607 ; free virtual = 10089

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5104
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5104
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 192c1ff59

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2598 ; free virtual = 10080

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1052
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: e83ae4c4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2598 ; free virtual = 10080
Phase 4 Rip-up And Reroute | Checksum: e83ae4c4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2598 ; free virtual = 10080

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: e83ae4c4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2598 ; free virtual = 10080

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: e83ae4c4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2598 ; free virtual = 10080
Phase 6 Post Hold Fix | Checksum: e83ae4c4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2598 ; free virtual = 10080

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.67145 %
  Global Horizontal Routing Utilization  = 2.04178 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 44.1441%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: e83ae4c4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2598 ; free virtual = 10080

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e83ae4c4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2597 ; free virtual = 10079

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 47e94d09

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2598 ; free virtual = 10080
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2631 ; free virtual = 10113

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2631 ; free virtual = 10113
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2631 ; free virtual = 10113
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2914.402 ; gain = 0.000 ; free physical = 2615 ; free virtual = 10108
INFO: [Common 17-1381] The checkpoint '/home/chrispy/workspace/cod_lab4/cod_lab4.runs/impl_1/processor_toplevel_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file processor_toplevel_drc_routed.rpt -pb processor_toplevel_drc_routed.pb -rpx processor_toplevel_drc_routed.rpx
Command: report_drc -file processor_toplevel_drc_routed.rpt -pb processor_toplevel_drc_routed.pb -rpx processor_toplevel_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/chrispy/workspace/cod_lab4/cod_lab4.runs/impl_1/processor_toplevel_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file processor_toplevel_methodology_drc_routed.rpt -pb processor_toplevel_methodology_drc_routed.pb -rpx processor_toplevel_methodology_drc_routed.rpx
Command: report_methodology -file processor_toplevel_methodology_drc_routed.rpt -pb processor_toplevel_methodology_drc_routed.pb -rpx processor_toplevel_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/chrispy/workspace/cod_lab4/cod_lab4.runs/impl_1/processor_toplevel_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file processor_toplevel_power_routed.rpt -pb processor_toplevel_power_summary_routed.pb -rpx processor_toplevel_power_routed.rpx
Command: report_power -file processor_toplevel_power_routed.rpt -pb processor_toplevel_power_summary_routed.pb -rpx processor_toplevel_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file processor_toplevel_route_status.rpt -pb processor_toplevel_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file processor_toplevel_timing_summary_routed.rpt -pb processor_toplevel_timing_summary_routed.pb -rpx processor_toplevel_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file processor_toplevel_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file processor_toplevel_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file processor_toplevel_bus_skew_routed.rpt -pb processor_toplevel_bus_skew_routed.pb -rpx processor_toplevel_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Nov 18 18:00:18 2020...

*** Running vivado
    with args -log processor_toplevel.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source processor_toplevel.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source processor_toplevel.tcl -notrace
Command: open_checkpoint processor_toplevel_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1435.664 ; gain = 0.000 ; free physical = 3796 ; free virtual = 11315
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1748.730 ; gain = 0.000 ; free physical = 3417 ; free virtual = 10937
INFO: [Netlist 29-17] Analyzing 848 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'processor_toplevel' is not ideal for floorplanning, since the cellview 'mem_16' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2382.047 ; gain = 21.812 ; free physical = 2924 ; free virtual = 10445
Restored from archive | CPU: 0.420000 secs | Memory: 8.328690 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2382.047 ; gain = 21.812 ; free physical = 2924 ; free virtual = 10445
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2382.047 ; gain = 0.000 ; free physical = 2924 ; free virtual = 10445
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2382.047 ; gain = 946.383 ; free physical = 2924 ; free virtual = 10444
Command: write_bitstream -force processor_toplevel.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 11 out of 11 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: set_pc_in[6], set_pc_in[5], set_pc_in[4], set_pc_in[3], set_pc_in[2], set_pc_in[1], set_pc_in[0], Carry_Out, Overflow, clk_in, and pc_init_in.
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 11 out of 11 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: set_pc_in[6], set_pc_in[5], set_pc_in[4], set_pc_in[3], set_pc_in[2], set_pc_in[1], set_pc_in[0], Carry_Out, Overflow, clk_in, and pc_init_in.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/E[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/reg_block_reg[1][15]_i_2/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/reg_block_reg[1][15]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__100[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[69][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[69][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__101[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[70][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[70][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__102[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[71][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[71][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__103[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[72][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[72][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__104[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[73][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[73][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__105[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[74][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[74][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__106[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[75][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[75][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__107[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[76][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[76][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__108[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[77][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[77][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__109[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[78][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[78][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__110[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[79][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[79][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__111[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[80][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[80][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__112[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[81][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[81][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__113[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[82][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[82][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__114[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[83][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[83][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__115[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[84][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[84][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__116[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[85][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[85][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__117[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[86][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[86][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__118[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[87][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[87][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__119[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[88][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[88][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__120[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[89][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[89][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__121[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[90][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[90][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__122[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[91][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[91][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__123[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[92][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[92][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__124[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[93][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[93][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__125[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[94][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[94][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__126[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[95][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[95][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__127[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[96][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[96][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__128[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[97][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[97][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__129[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[98][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[98][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__130[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[99][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[99][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__131[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[100][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[100][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__132[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[101][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[101][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__133[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[102][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[102][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__134[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[103][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[103][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__135[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[104][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[104][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__136[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[105][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[105][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__137[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[106][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[106][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__138[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[107][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[107][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__139[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[108][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[108][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__140[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[109][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[109][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__141[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[110][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[110][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__142[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[111][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[111][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__143[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[112][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[112][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__144[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[113][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[113][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__145[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[114][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[114][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__146[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[115][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[115][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__147[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[116][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[116][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__148[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[117][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[117][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__149[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[118][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[118][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__150[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[119][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[119][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__151[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[120][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[120][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__152[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[121][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[121][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__153[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[122][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[122][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__154[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[123][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[123][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__155[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[124][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[124][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__156[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[125][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[125][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__157[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[126][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[126][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__158[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[127][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[127][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__159[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[128][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[128][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__15[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/reg_block_reg[2][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/reg_block_reg[2][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__160[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[129][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[129][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__161[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[130][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[130][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__162[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[131][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[131][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__163[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[132][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[132][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__164[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[133][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[133][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__165[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[134][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[134][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__166[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[135][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[135][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__167[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[136][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[136][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__168[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[137][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[137][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__169[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[138][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[138][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__16[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/reg_block_reg[3][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/reg_block_reg[3][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__170[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[139][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[139][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__171[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[140][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[140][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__172[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[141][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[141][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__173[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[142][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[142][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__174[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[143][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[143][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__175[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[144][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[144][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__176[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[145][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[145][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__177[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[146][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[146][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__178[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[147][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[147][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__179[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[148][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[148][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__17[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/reg_block_reg[4][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/reg_block_reg[4][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__180[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[149][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[149][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__181[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[150][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[150][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__182[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[151][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[151][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__183[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[152][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[152][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__184[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[153][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[153][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__185[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[154][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[154][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__186[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[155][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[155][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__187[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[156][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[156][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__188[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[157][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[157][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__189[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[158][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[158][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__18[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/reg_block_reg[5][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/reg_block_reg[5][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__190[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[159][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[159][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__191[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[160][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[160][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__192[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[161][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[161][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__193[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[162][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[162][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/pass1/i__194[0] is a gated clock net sourced by a combinational pin DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[163][15]_i_1/O, cell DATA_PATH/DATA_PATH/SIGN_EXTEND/SE_SELECTOR/RAM_reg[163][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 263 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 101 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
write_bitstream: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2650.137 ; gain = 268.090 ; free physical = 2891 ; free virtual = 10412
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed Nov 18 18:00:56 2020...
