# ADC-testing

Opal Kelly
* Required Hardware
 * XEM6010
 * BRK6110
 * 5Volt, 2+Amp power supply (wall wort)
 * USB-B cable
* Required Software
 * FrontPanel.exe which includes:
  * Drivers
  * API
  * Documentation

Python 3.5 (Host)
* Required Files
  * ADC_Testing.py (Top)
  * FPGA_Communication.py
  * Utils.py
  * MessageTexts.py
  * ep_addresses.py
* Required 3rd party libraries
 * ok (front panel API)


Verilog 
* Required Files
 * ADC_Testing.v (Top)
 * Debouncer.v

#Operation

From the host side, simply use the testADC function. Using the parameters, you can adjust sample size and buffer size.


