Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Sun Nov  3 00:39:08 2024

Timing Constraint:
-------------------------------------------------------
create_clock -name {i_clk} [get_ports {i_clk}] -period {5.550} -waveform {0.000 2.775}
set_clock_groups -name g0 -asynchronous -group [get_clocks {i_clk}]

IO Constraint :
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME           | I/O DIRECTION     | LOC      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| o_chk_finished     | output            | D3       | 3.3       | LVCMOS33       | 4         |                | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| o_err              | output            | D4       | 3.3       | LVCMOS33       | 4         |                | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| i_clk              | input             | M3       | 3.3       | LVCMOS33       |           |                |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| i_rstn             | input             | AB15     | 3.3       | LVCMOS33       |           |                |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| i_start_test       | input             | Y15      | 3.3       | LVCMOS33       |           |                |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| O                   | i_clk_ibuf          | clkbufg_0         | ntclkbufg_0     | 5652       
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+---------------------------------------------------------+
| Net_Name            | Rst_Source_Inst     | Fanout     
+---------------------------------------------------------+
| N1                  | N1                  | 159        
| u_sync_arstn/N3     | u_sync_arstn/N3     | 2          
| _$$_GND_$$_         | _$$_GND_$$_         | 26         
+---------------------------------------------------------+


CE Signal:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                                                                     | CE_Source_Inst                                                                                                                                  | Fanout     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| N90                                                                                                                                          | N90_8                                                                                                                                           | 1          
| N80                                                                                                                                          | N80_13                                                                                                                                          | 12         
| u_fft_frame_chk/N205                                                                                                                         | u_fft_frame_chk/N205_15                                                                                                                         | 14         
| u_fft_frame_chk/N173                                                                                                                         | u_fft_frame_chk/N173                                                                                                                            | 10         
| u_fft_frame_chk/N187                                                                                                                         | u_fft_frame_chk/N187                                                                                                                            | 2          
| u_fft_frame_chk/N215                                                                                                                         | u_fft_frame_chk/N215                                                                                                                            | 1          
| u_fft_frame_gen/N115                                                                                                                         | u_fft_frame_gen/N115                                                                                                                            | 10         
| xn_axi4s_data_tvalid                                                                                                                         | u_fft_frame_gen/o_axi4s_data_tvalid                                                                                                             | 65         
| u_fft_frame_gen/N108                                                                                                                         | u_fft_frame_gen/N108                                                                                                                            | 2          
| _$$_VCC_$$_                                                                                                                                  | _$$_VCC_$$_                                                                                                                                     | 30         
| _$$_GND_$$_                                                                                                                                  | _$$_GND_$$_                                                                                                                                     | 8          
| u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/N96                                                                                         | u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/N96                                                                                            | 10         
| u_fft_wrapper/use_pipeline.u_pipeline_core/output_process_en.u_output_process/N172                                                           | u_fft_wrapper/use_pipeline.u_pipeline_core/output_process_en.u_output_process/N172_11                                                           | 10         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/N93       | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/N93_11       | 10         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/N92              | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/N92_11              | 10         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/N95       | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/N95_11       | 10         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/N94              | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/N94_11              | 10         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/N110     | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/N110_11     | 10         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/N96              | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/N96_11              | 10         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/N112     | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/N112_11     | 10         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/N111            | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/N111_11            | 10         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/N113            | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/N113_11            | 10         
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                                                                                                                                                                                                            | Driver                                                                                                                                                                                                                                                                                     | Fanout     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ntclkbufg_0                                                                                                                                                                                                                                                                         | clkbufg_0                                                                                                                                                                                                                                                                                  | 5652       
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [0]                                                | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[0]                                                | 438        
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [1]                                                | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[1]                                                | 382        
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [2]                                                | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[2]                                                | 379        
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [3]                                                | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3]                                                | 365        
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N24 [0]                                                    | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]_inv                                          | 291        
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N24 [1]                                                    | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_maj1_1                                                        | 280        
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [0]     | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[0]     | 258        
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N24 [2]                                                    | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum2_2                                                        | 183        
| N1                                                                                                                                                                                                                                                                                  | N1                                                                                                                                                                                                                                                                                         | 159        
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [1]     | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[1]     | 155        
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [2]     | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[2]     | 153        
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [3]     | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_din_sign_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3]     | 130        
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].re_out [18]                                                                                                                                                                                                        | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[18]                                                                                        | 121        
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].im_out [18]                                                                                                                                                                                                        | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[18]                                                                                        | 121        
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf1_re [19]                                                                                                                                                                                        | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_mult_by_j/o_re[19]                                                                                                                                                                           | 117        
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf1_im [19]                                                                                                                                                                                        | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_mult_by_j/o_im[19]                                                                                                                                                                           | 117        
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].re_out [20]                                                                                                                                                                                                        | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[20]                                                                                        | 113        
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].im_out [20]                                                                                                                                                                                                        | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[20]                                                                                        | 113        
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [3]                                                      | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3_1                                                          | 105        
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [2]                                                      | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum2_1                                                          | 105        
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [1]                                                      | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]_inv_1                                          | 105        
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/data_sel                                                                                                                                        | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_equal_to_1.sreg[52]                                                                                   | 105        
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/data_sel                                                                                                                                               | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_equal_to_2.sreg[1][50]                                                                                       | 101        
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_alias [3]                         | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3_1                                   | 97         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/data_sel                                                                                                                                        | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[48]           | 97         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_alias [2]                         | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum2_1                                   | 97         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [3]                                      | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3_1                                          | 93         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/data_sel                                                                                                                                               | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[46]                  | 93         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N24 [3]                                                    | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N4_sum3_1                                                         | 90         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [0]               | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[0]               | 89         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/data_sel                                                                                                                                        | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[44]           | 89         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [1]               | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[1]               | 88         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [3]               | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3]               | 87         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [4]               | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]               | 87         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [2]               | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[2]               | 86         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr[0]_inv            | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[5:0]_inv         | 85         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N34 [2]                   | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N34_1.fsub_2                     | 84         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N34 [1]                   | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N34_1.fsub_1                     | 84         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N34 [3]                   | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N34_1.fsub_3                     | 84         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N34 [4]                   | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N34_1.fsub_4                     | 84         
| xn_axi4s_data_tvalid                                                                                                                                                                                                                                                                | u_fft_frame_gen/o_axi4s_data_tvalid                                                                                                                                                                                                                                                        | 82         
| u_fft_wrapper/xn_im [15]                                                                                                                                                                                                                                                            | u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_im[15]                                                                                                                                                                                                                                  | 67         
| u_fft_wrapper/xn_re [15]                                                                                                                                                                                                                                                            | u_fft_wrapper/use_pipeline.u_pipeline_input_ctrl/o_re[15]                                                                                                                                                                                                                                  | 67         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf1_im [16]                                                                                                                                                                                        | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_mult_by_j/o_im[16]                                                                                                                                                                           | 65         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf1_re [16]                                                                                                                                                                                        | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_mult_by_j/o_re[16]                                                                                                                                                                           | 65         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_sreg_dly2/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [3]                             | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_sreg_dly2/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum3_1                                 | 58         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_sreg_dly2/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [2]                             | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_sreg_dly2/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18_sum2_1                                 | 58         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_sreg_dly2/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N18 [1]                             | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_comp_mult/t3.u_comp_mult_t3/u_sreg_dly2/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3:0]_inv_1                 | 58         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/bf_in_b_re [21]                                                                                                                                 | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/bf_in_b_re[21]                                                                                                                                         | 54         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/bf_in_b_im [21]                                                                                                                                 | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/bf_in_b_im[21]                                                                                                                                         | 54         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/bf1_as_index [1]                                                                                                                                                                                   | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/o_index[1]                                                                                                                                                    | 53         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [0]                      | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[0]                      | 53         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/bf1_as_index [0]                                                                                                                                                                                   | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/o_index[0]                                                                                                                                                    | 53         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/bf_in_b_im [22]                                                                                                                                        | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/bf_in_b_im[22]                                                                                                                                                | 52         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/bf_in_b_re [22]                                                                                                                                        | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/bf_in_b_re[22]                                                                                                                                                | 52         
| start_test_pulse                                                                                                                                                                                                                                                                    | start_test_pulse                                                                                                                                                                                                                                                                           | 52         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [1]                      | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[1]                      | 52         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/bf_in_b_im [23]                                                                                                                                 | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/bf_in_b_im[23]                                                                                                                                         | 50         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/bf1_as_fft_mode                                                                                                                                                                                    | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[10]                                        | 50         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [2]                      | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[2]                      | 50         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/bf_in_b_re [23]                                                                                                                                 | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/bf_in_b_re[23]                                                                                                                                         | 50         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf1_as_index [2]                                                                                                                                                                                   | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/o_index[2]                                                                                                                                                    | 49         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf1_as_index [3]                                                                                                                                                                                   | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/o_index[3]                                                                                                                                                    | 49         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/theta_d2 [4]                                                                                                                     | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[1][4]                                                                                           | 48         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/theta_d2 [6]                                                                                                                     | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[1][6]                                                                                           | 48         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/_N4933                                                                                                                           | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/N141_5                                                                                                                                  | 48         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/theta_d2 [9]                                                                                                                     | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[1][9]                                                                                           | 48         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/theta_d2 [7]                                                                                                                     | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[1][7]                                                                                           | 48         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/_N4940                                                                                                                           | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/N143_7                                                                                                                                  | 48         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/theta_d2 [5]                                                                                                                     | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[1][5]                                                                                           | 48         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [3]                      | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[3]                      | 48         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/bf_in_b_re [24]                                                                                                                                        | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/bf_in_b_re[24]                                                                                                                                                | 48         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/theta_d2 [8]                                                                                                                     | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[1][8]                                                                                           | 48         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/_N5061                                                                                                                           | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/N137_5                                                                                                                                  | 48         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/bf_in_b_im [24]                                                                                                                                        | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/bf_in_b_im[24]                                                                                                                                                | 48         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf1_as_fft_mode                                                                                                                                                                                    | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/u_r22_bf1/use_multiplex_as.u_r22bf_as_multi/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[10]                                        | 47         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/bf_in_b_re [25]                                                                                                                                 | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/bf_in_b_re[25]                                                                                                                                         | 46         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/bf_in_b_im [25]                                                                                                                                 | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[4].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/bf_in_b_im[25]                                                                                                                                         | 46         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [5]               | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[5]               | 46         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr [4]                      | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4]                      | 46         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf1_as_index [4]                                                                                                                                                                                   | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/o_index[4]                                                                                                                                                     | 45         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/o_index_pre1 [5]                                                                                                                                        | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[5]                                          | 45         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf1_as_index [5]                                                                                                                                                                                   | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/o_index[5]                                                                                                                                                     | 45         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N32 [0]                          | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[4:0]_inv                | 45         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N32 [3]                          | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N32_sum3                                | 44         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N32 [1]                          | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N32_sum1_1                              | 44         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/theta_d2 [2]                                                                                                                     | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[1][2]                                                                                           | 44         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/shift_ram_in_sel                                                                                                                                        | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_index_input_sreg/latency_equal_to_2.sreg[1][0]                                                                                                               | 44         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N32 [2]                          | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N32_sum2                                | 44         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/theta_d2 [3]                                                                                                                     | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_twiddle_gen/u_re_input_sreg/latency_equal_to_2.sreg[1][3]                                                                                           | 44         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N32 [4]                          | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N32_sum4                                | 44         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf1_as_fft_mode                                                                                                                                                                                    | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[10]                                         | 43         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index_pre1 [6]                                                                                                                                 | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[6]                                   | 43         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/wr_addr[5]_inv            | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/genblk1.wr_addr[5:0]_inv_1       | 42         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N34 [5]                   | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/inst_shift_ram.u_shift_ram/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/N34_1.fsub_5                     | 42         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/shift_ram_in_sel                                                                                                                                 | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_index_input_sreg/latency_equal_to_2.sreg[1][0]                                                                                                        | 42         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf1_as_index [7]                                                                                                                                                                                   | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/o_index[7]                                                                                                                                                     | 41         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf1_as_index [6]                                                                                                                                                                                   | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/o_index[6]                                                                                                                                                     | 41         
| u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/o_index_pre1 [7]                                                                                                                                        | u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/u_r22_bf1/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[7]                                          | 41         
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 74       | 84            | 89                 
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 4934     | 64200         | 8                  
| LUT                   | 3629     | 42800         | 9                  
| Distributed RAM       | 614      | 17000         | 4                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 12.5     | 134           | 10                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 5        | 296           | 2                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 5             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 30            | 4                  
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 1.23 sec.


Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                   
+---------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/14861/Desktop/radix2-1024/released/pnr/example_design/synthesize/ipsxe_fft_onboard_top_syn.adf     
| Output     | C:/Users/14861/Desktop/radix2-1024/released/pnr/example_design/device_map/ipsxe_fft_onboard_top_map.adf     
|            | C:/Users/14861/Desktop/radix2-1024/released/pnr/example_design/device_map/ipsxe_fft_onboard_top_dmr.prt     
|            | C:/Users/14861/Desktop/radix2-1024/released/pnr/example_design/device_map/ipsxe_fft_onboard_top.dmr         
|            | C:/Users/14861/Desktop/radix2-1024/released/pnr/example_design/device_map/dmr.db                            
+---------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 441 MB
Total CPU time to dev_map completion : 0h:0m:9s
Process Total CPU time to dev_map completion : 0h:0m:10s
Total real time to dev_map completion : 0h:0m:10s
