// Seed: 3065007526
module module_0 (
    input wire id_0,
    output supply1 id_1,
    output supply1 id_2,
    output tri id_3,
    input uwire id_4,
    input tri id_5
    , id_7
);
  always @(negedge -1'd0 == 1 or posedge 1'h0) id_7 += id_0;
endmodule
module module_0 (
    input tri1 id_0,
    input wand id_1,
    input tri0 id_2,
    inout wand id_3,
    output tri0 module_1,
    input wand id_5,
    output tri id_6,
    output wire id_7,
    input tri0 id_8,
    input supply0 id_9,
    input tri1 id_10,
    input wor id_11,
    input tri id_12,
    input wire id_13,
    input uwire id_14,
    output wand id_15,
    output tri0 id_16,
    input tri0 id_17,
    input uwire id_18,
    output wor id_19,
    output uwire id_20,
    input tri0 id_21
);
  assign id_4 = -1;
  logic [7:0] id_23;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_19,
      id_6,
      id_11,
      id_0
  );
  assign modCall_1.id_0 = 0;
  logic id_24, id_25;
  wire id_26;
  assign id_23[1] = id_9;
  logic id_27;
  ;
  xnor primCall (id_6, id_23, id_13, id_21, id_3, id_18, id_1, id_5, id_10, id_17, id_8, id_9);
endmodule
