<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.10.0" />
<title>src.Verification.verification API documentation</title>
<meta name="description" content="" />
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/sanitize.min.css" integrity="sha256-PK9q560IAAa6WVRRh76LtCaI8pjTJ2z11v0miyNNjrs=" crossorigin>
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/typography.min.css" integrity="sha256-7l/o7C8jubJiy74VsKTidCy1yBkRtiUGbVkYBylBqUg=" crossorigin>
<link rel="stylesheet preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/10.1.1/styles/github.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:0;border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0;padding:1ex}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em .5em;margin-bottom:1em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/10.1.1/highlight.min.js" integrity="sha256-Uv3H6lx7dJmRfRvH8TH6kJD1TSK1aFcwgx+mdg3epi8=" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => hljs.initHighlighting())</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>src.Verification.verification</code></h1>
</header>
<section id="section-intro">
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">from src.Parser.verilog_parser import extract_io_v
from src.utils import format_verilog_org,get_difference_abs
import re


####################################################################################################################################
####################################################################################################################################
# testbench=&#34;`include \&#34;{top_module}.v\&#34; `timescale 1ns/10ps \n module {testbench_module}();integer count; {cir_inputs} reg clk;wire [{outputlength}:0] Q;wire Z;integer file;initial begin file = $fopen(\&#34;{log_path}\&#34;, \&#34;w\&#34;); clk = 0;forever begin #5 clk = ~clk;end end initial begin repeat ({outerloop}) begin {{{key_inputs_p}}} =$random;$fwrite(file, \&#34;iteration\\n\&#34;);$fwrite(file, \&#34;keyinputs,Inputs,Q,Z\\n\&#34;);count=0;repeat ({innerloop}) begin {{{cir_inputs_p}}} =$random; #10;if(Z==0) begin count=count+1; end $fwrite(file, \&#34;%b,%b,%b,%b\\n\&#34;, {{{key_inputs_p}}}, {{{cir_inputs_p}}}, Q, Z);end $fwrite(file, \&#34;OER:, %f\\n\&#34;,count*100/{innerloop});end $finish;$fclose(file); end {top_module} dut (.Q(Q),.Z(Z),{top_port});endmodule&#34;
# &#34;`include \&#34;{top_module}.v\&#34; `timescale 1ns/10ps \n module {testbench_module}();integer count;reg {key_inputs_p};reg {cir_inputs_p};reg clk;wire [{outputlength}:0] Q;wire Z;integer file;initial begin file = $fopen(\&#34;{log_path}\&#34;, \&#34;w\&#34;);$fwrite(file, \&#34;keyinputs,Inputs,Q,Z\n\&#34;); clk = 0;forever begin #5 clk = ~clk;end end initial begin repeat (5) begin {{{key_inputs_p}}} =$random;repeat (10) begin {{{cir_inputs_p}}} =$random; #10;if(Z==1) count=count+1;$fwrite(file, \&#34;%b,%b,%b,%b\\n\&#34;, {{{key_inputs_p}}}, {{{cir_inputs_p}}}, Q, Z);end end $finish;$fclose(file); end {top_module} dut (.Q(Q),.Z(Z),{top_port});endmodule&#34;

testbench=&#34;`timescale 1ns/10ps module {testbench_module}();task calculate_OC;input [{outputlength}:0] Q;output real OC;integer bit_i,incorrect_bits,total_bits;begin total_bits = {outputlength}+1;incorrect_bits = 0;for (bit_i = 0; bit_i &lt; total_bits; bit_i = bit_i + 1) begin if (Q[bit_i] == 0) begin incorrect_bits = incorrect_bits + 1; end end OC = incorrect_bits / total_bits; end endtask real OC,OC_i,BER; integer count,xc; {cir_inputs}reg clk;wire [{outputlength}:0] Q;wire Z;integer file;initial begin file = $fopen(\&#34;{log_path}\&#34;, \&#34;w\&#34;);clk = 0;forever begin #5 {clock_pins} clk = ~clk;end end initial begin xc=0; OC=0,OC_i=0;repeat ({outerloop}) begin if(xc&lt;=2)begin {{{key_inputs_p}}} ={key_bit_count}&#39;b{key_bit_val};end else begin {{{key_inputs_p}}} =$random;end count=0;xc=xc+1;repeat ({innerloop}) begin {{{cir_inputs_p}}} =$random;#10;if(Z==0) begin count=count+1;end calculate_OC(Q, OC_i); end $fwrite(file, \&#34;KEYINPUTS = %b \\n\&#34;, {{{key_inputs_p}}});OC=OC+OC_i;BER=count/{innerloop};$fwrite(file, \&#34;OC:, %f BER: %f \\n\\n\&#34;,OC,BER);end $finish;$fclose(file);end {top_module} dut (.Q(Q),.Z(Z),{top_port});endmodule&#34;
# &#34;`timescale 1ns/10ps module {testbench_module}();integer count,xc; {cir_inputs}reg clk;wire [{outputlength}:0] Q;wire Z;integer file;initial begin file = $fopen(\&#34;{log_path}\&#34;, \&#34;w\&#34;);clk = 0;forever begin #5 {clock_pins} clk = ~clk;end end initial begin xc=0;repeat ({outerloop}) begin if(xc&lt;=2)begin {{{key_inputs_p}}} ={key_bit_count}&#39;b{key_bit_val};$fwrite(file, \&#34;iteration with Correct key \\n\&#34;);end else begin {{{key_inputs_p}}} =$random;$fwrite(file, \&#34;iteration \\n \&#34;);end $fwrite(file, \&#34;keyinputs,Inputs,Q,Z \\n\&#34;); count=0;xc=xc+1;repeat ({innerloop}) begin {{{cir_inputs_p}}} =$random;#10;if(Z==0) begin count=count+1;end $fwrite(file, \&#34;%b,%b,%b,%b \\n\&#34;, {{{key_inputs_p}}}, {{{cir_inputs_p}}}, Q, Z);end $fwrite(file, \&#34;OER:, %f \\n \&#34;,count*100/{innerloop});end $finish;$fclose(file);end {top_module} dut (.Q(Q),.Z(Z),{top_port});endmodule&#34;
# r&#34;`include &#39;{top_module}.v&#39; `timescale 1ns/10ps module {testbench_module}();integer count,xc; {cir_inputs}reg clk;wire [{outputlength}:0] Q;wire Z;integer file;initial begin file = $fopen(&#39;{log_path}&#39;, &#39;w&#39;);clk = 0;forever begin #5 clk = ~clk;end end initial begin xc=0;repeat ({outerloop}) begin if(xc==0){{{key_inputs_p}}} ={key_bit_count}&#39;b{key_bit_val};{{{key_inputs_p}}} =$random;$fwrite(file, &#39;iteration&#39;);$fwrite(file, &#39;keyinputs,Inputs,Q,Z \n&#39;);count=0;xc=xc+1;repeat ({innerloop}) begin {{{cir_inputs_p}}} =$random;#10;if(Z==0) begin count=count+1;end $fwrite(file, &#39;%b,%b,%b,%b \n&#39;, {{{key_inputs_p}}}, {{{cir_inputs_p}}}, Q, Z);end $fwrite(file, &#39;OER:, %f \n\n&#39;,count*100/{innerloop});end $finish;$fclose(file);end {top_module} dut (.Q(Q),.Z(Z),{top_port});endmodule&#34;
def gen_miter_testbench(key_inputs_p,
                        key_bit_count,
                        key_bit_val,
                        cir_inputs,
                        cir_inputs_p,
                        Clock_pins,
                        top_port,
                        outputlength,
                        testbench_module=&#34;testbench&#34;,
                        top_module=&#34;top&#34;,
                        log_path=&#34;logfile.txt&#34;):
    
    # print(Clock_pins)
    if(&#34;clk&#34; in Clock_pins):
        Clock_pins.remove(&#34;clk&#34;)
        cir_inputs=re.sub(&#34;.*clk;\n&#34;,&#34;&#34;,cir_inputs)
    
    clk_txt=&#34;&#34;
    for i in Clock_pins:
        clk_txt+=f&#34;assign {i}=clk;\n&#34;
        cir_inputs_p=re.sub(i+&#34;,?&#34;,&#34;&#34;,cir_inputs_p)
        
    
    # print(&#34;hh &#34;,cir_inputs_p)
        
    

    # Clock_pins=Clock_pins
        # reg {cir_inputs_p}
    return testbench.format(testbench_module=testbench_module,
                            top_module=top_module,
                            key_bit_count=key_bit_count,
                            key_bit_val=key_bit_val,
                            outputlength=outputlength,
                            key_inputs_p=key_inputs_p,
                            clock_pins=clk_txt,
                            cir_inputs=re.sub(&#34;(^|\n)input&#34;,&#34;reg&#34;,cir_inputs),
                            cir_inputs_p=cir_inputs_p,
                            log_path=log_path,
                            top_port=top_port,
                            innerloop=500,
                            outerloop=500
                            )

def gen_miterCircuit(verilog,verilogLL,gatemodules,top,key,Clock_pins):
    LLinp,LLport_i=extract_io_v(verilogLL)
    # print(&#34;here  &#34;,LLport_i,LLinp)
    LLout,LLport_o=extract_io_v(verilogLL,mode=&#34;output&#34;)
    Uinp,Uport_i=extract_io_v(verilog)

    miter_circuit=&#34;module {topname}({inputport}{outputport});\n&#34;.format(topname=&#34;top&#34;,inputport=LLport_i,outputport=&#34;Q,Z&#34;)
    cir_inputs=&#34;&#34;
    for i in LLinp:
        tmpi=LLinp[i]
        if(tmpi[&#39;bits&#39;]==1):
            cir_inputs+=f&#34;input {i};\n&#34;
        else:
            cir_inputs+=f&#34;input [{tmpi[&#39;endbit&#39;]}:{tmpi[&#39;startbit&#39;]}] {i};\n&#34;
    
    miter_circuit+=cir_inputs

        # miter_circuit+=&#34;input {};\n&#34;.format(LLport_i[:-1])
    # miter_circuit+=&#34;output {};\n&#34;.format(LLport_o[:-1])

    keyinputs=get_difference_abs(LLinp,Uinp)
    # print(keyinputs[&#39;bits&#39;])
    # keyinputs.sort(key=lambda x:re.findall(r&#34;\d+&#34;,x)[0],reverse=True)
    keyporti=&#34;&#34;
    keyports=&#34;&#34;
    for i in keyinputs:
        keyporti+=&#34;.{}({}),&#34;.format(i,i)
        keyports+=&#34;{},&#34;.format(i)

    orgport_i=&#34;&#34;
    orgport_o=&#34;&#34;
    encport_o=&#34;&#34;
    compare_o=&#34;always@(*)begin&#34;

    cmpstr_fn=lambda A,B,i:&#34; if({A}=={B}) Q[{i}]=1;\n else if(({A}==1&#39;bX) &amp; ({B}==1&#39;bX)) Q[{i}]=1;\n else Q[{i}]=0;\n&#34;.format(A=A,B=B,i=i)
    compare_Z=&#34;assign Z= &#34;
    for i in Uinp:
        orgport_i+=&#34;.{}({}),&#34;.format(i,i)
    count=0
    for i in LLout:
        tmpi=LLout[i]
        orgport_o+=&#34;.{}({}),&#34;.format(i,i+&#34;_org&#34;)
        encport_o+=&#34;.{}({}),&#34;.format(i,i+&#34;_enc&#34;)
        if(tmpi[&#39;bits&#39;]==1):
            compare_o+=cmpstr_fn(i+&#34;_enc&#34;,i+&#34;_org&#34;,count)
            # compare_o+=&#34;assign {}={}=={};\n&#34;.format(&#34;Q[{}]&#34;.format(count),i+&#34;_enc&#34;,i+&#34;_org&#34;)
            compare_Z+=&#34;Q[{}]&amp;&#34;.format(count)
            count+=1
            miter_circuit+=f&#34;wire {i}_enc, {i}_org;\n&#34;
        else:
            miter_circuit+=f&#34;wire [{tmpi[&#39;endbit&#39;]}:{tmpi[&#39;startbit&#39;]}] {i}_enc, {i}_org;\n&#34;
            # print(f&#34;wire [{tmpi[&#39;endbit&#39;]}:{tmpi[&#39;startbit&#39;]}] {i}_enc, {i}_org;\n&#34;)
            for j in range(tmpi[&#39;startbit&#39;],tmpi[&#39;endbit&#39;]+1):
                # compare_o+=&#34;assign {}={}=={};\n&#34;.format(&#34;Q[{}]&#34;.format(count),f&#34;{i}_enc[{j}]&#34;,f&#34;{i}_org[{j}]&#34;)
                compare_o+=cmpstr_fn(f&#34;{i}_enc[{j}]&#34;,f&#34;{i}_org[{j}]&#34;,count)
                compare_Z+=&#34;Q[{}]&amp;&#34;.format(count)
                count+=1


    compare_o=&#34;output Z;\noutput reg [{}:0]Q;\n &#34;.format(count-1)+compare_o+&#34;end \n&#34;
    compare_o+=compare_Z[:-1]+&#34;;\n&#34;

    
    miter_circuit+=&#34;orgcir org({});\n&#34;.format(orgport_i+orgport_o[:-1])
    miter_circuit+=&#34;enccir enc({});\n&#34;.format(orgport_i+keyporti+encport_o[:-1])
    miter_circuit+=compare_o

    miter_circuit+=&#34;endmodule\n\n\n\n&#34;


    miter_circuit+=re.sub(r&#34;module &#34;+top+&#34;\(&#34;,&#34;module enccir(&#34;,verilogLL)+&#34;\n\n\n\n&#34;

    miter_circuit+=re.sub(r&#34;module &#34;+top+&#34;\(&#34;,&#34;module orgcir(&#34;,verilog)

    #     miter_circuit+=re.sub(r&#34;module &#34;+top+r&#34;( ?#?\()&#34;,r&#34;module enccir\1&#34;,verilogLL)+&#34;\n\n\n\n&#34;

    # miter_circuit+=re.sub(r&#34;module &#34;+top+r&#34;( ?#?\()&#34;,r&#34;module orgcir\1&#34;,verilog)



    # gatemodules=open(&#34;./vlib/mycells.v&#34;).read()

    miter_circuit+=&#34;\n\n\n&#34;+gatemodules

    # print(LLinp[keyinputs[0]][&#39;bits&#39;])
    # print(cir_inputs)

    # print(print(Uport_i[:-1]))

    
    
    miter_testbench=gen_miter_testbench(key_inputs_p=keyports[:-1],
                                        key_bit_count=LLinp[keyinputs[0]][&#39;bits&#39;],
                                        key_bit_val=key,
                                        cir_inputs=cir_inputs,
                                        Clock_pins=Clock_pins,
                                        cir_inputs_p=Uport_i[:-1],
                                        top_port=orgport_i+keyporti[:-1],
                                        outputlength=count-1,
                                        testbench_module=&#34;testbench&#34;,
                                        top_module=&#34;top&#34;,
                                        log_path=&#34;logfile.txt&#34;,
                                        )

    miter_testbench=format_verilog_org(miter_testbench)
    return miter_circuit,miter_testbench</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-functions">Functions</h2>
<dl>
<dt id="src.Verification.verification.gen_miterCircuit"><code class="name flex">
<span>def <span class="ident">gen_miterCircuit</span></span>(<span>verilog, verilogLL, gatemodules, top, key, Clock_pins)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def gen_miterCircuit(verilog,verilogLL,gatemodules,top,key,Clock_pins):
    LLinp,LLport_i=extract_io_v(verilogLL)
    # print(&#34;here  &#34;,LLport_i,LLinp)
    LLout,LLport_o=extract_io_v(verilogLL,mode=&#34;output&#34;)
    Uinp,Uport_i=extract_io_v(verilog)

    miter_circuit=&#34;module {topname}({inputport}{outputport});\n&#34;.format(topname=&#34;top&#34;,inputport=LLport_i,outputport=&#34;Q,Z&#34;)
    cir_inputs=&#34;&#34;
    for i in LLinp:
        tmpi=LLinp[i]
        if(tmpi[&#39;bits&#39;]==1):
            cir_inputs+=f&#34;input {i};\n&#34;
        else:
            cir_inputs+=f&#34;input [{tmpi[&#39;endbit&#39;]}:{tmpi[&#39;startbit&#39;]}] {i};\n&#34;
    
    miter_circuit+=cir_inputs

        # miter_circuit+=&#34;input {};\n&#34;.format(LLport_i[:-1])
    # miter_circuit+=&#34;output {};\n&#34;.format(LLport_o[:-1])

    keyinputs=get_difference_abs(LLinp,Uinp)
    # print(keyinputs[&#39;bits&#39;])
    # keyinputs.sort(key=lambda x:re.findall(r&#34;\d+&#34;,x)[0],reverse=True)
    keyporti=&#34;&#34;
    keyports=&#34;&#34;
    for i in keyinputs:
        keyporti+=&#34;.{}({}),&#34;.format(i,i)
        keyports+=&#34;{},&#34;.format(i)

    orgport_i=&#34;&#34;
    orgport_o=&#34;&#34;
    encport_o=&#34;&#34;
    compare_o=&#34;always@(*)begin&#34;

    cmpstr_fn=lambda A,B,i:&#34; if({A}=={B}) Q[{i}]=1;\n else if(({A}==1&#39;bX) &amp; ({B}==1&#39;bX)) Q[{i}]=1;\n else Q[{i}]=0;\n&#34;.format(A=A,B=B,i=i)
    compare_Z=&#34;assign Z= &#34;
    for i in Uinp:
        orgport_i+=&#34;.{}({}),&#34;.format(i,i)
    count=0
    for i in LLout:
        tmpi=LLout[i]
        orgport_o+=&#34;.{}({}),&#34;.format(i,i+&#34;_org&#34;)
        encport_o+=&#34;.{}({}),&#34;.format(i,i+&#34;_enc&#34;)
        if(tmpi[&#39;bits&#39;]==1):
            compare_o+=cmpstr_fn(i+&#34;_enc&#34;,i+&#34;_org&#34;,count)
            # compare_o+=&#34;assign {}={}=={};\n&#34;.format(&#34;Q[{}]&#34;.format(count),i+&#34;_enc&#34;,i+&#34;_org&#34;)
            compare_Z+=&#34;Q[{}]&amp;&#34;.format(count)
            count+=1
            miter_circuit+=f&#34;wire {i}_enc, {i}_org;\n&#34;
        else:
            miter_circuit+=f&#34;wire [{tmpi[&#39;endbit&#39;]}:{tmpi[&#39;startbit&#39;]}] {i}_enc, {i}_org;\n&#34;
            # print(f&#34;wire [{tmpi[&#39;endbit&#39;]}:{tmpi[&#39;startbit&#39;]}] {i}_enc, {i}_org;\n&#34;)
            for j in range(tmpi[&#39;startbit&#39;],tmpi[&#39;endbit&#39;]+1):
                # compare_o+=&#34;assign {}={}=={};\n&#34;.format(&#34;Q[{}]&#34;.format(count),f&#34;{i}_enc[{j}]&#34;,f&#34;{i}_org[{j}]&#34;)
                compare_o+=cmpstr_fn(f&#34;{i}_enc[{j}]&#34;,f&#34;{i}_org[{j}]&#34;,count)
                compare_Z+=&#34;Q[{}]&amp;&#34;.format(count)
                count+=1


    compare_o=&#34;output Z;\noutput reg [{}:0]Q;\n &#34;.format(count-1)+compare_o+&#34;end \n&#34;
    compare_o+=compare_Z[:-1]+&#34;;\n&#34;

    
    miter_circuit+=&#34;orgcir org({});\n&#34;.format(orgport_i+orgport_o[:-1])
    miter_circuit+=&#34;enccir enc({});\n&#34;.format(orgport_i+keyporti+encport_o[:-1])
    miter_circuit+=compare_o

    miter_circuit+=&#34;endmodule\n\n\n\n&#34;


    miter_circuit+=re.sub(r&#34;module &#34;+top+&#34;\(&#34;,&#34;module enccir(&#34;,verilogLL)+&#34;\n\n\n\n&#34;

    miter_circuit+=re.sub(r&#34;module &#34;+top+&#34;\(&#34;,&#34;module orgcir(&#34;,verilog)

    #     miter_circuit+=re.sub(r&#34;module &#34;+top+r&#34;( ?#?\()&#34;,r&#34;module enccir\1&#34;,verilogLL)+&#34;\n\n\n\n&#34;

    # miter_circuit+=re.sub(r&#34;module &#34;+top+r&#34;( ?#?\()&#34;,r&#34;module orgcir\1&#34;,verilog)



    # gatemodules=open(&#34;./vlib/mycells.v&#34;).read()

    miter_circuit+=&#34;\n\n\n&#34;+gatemodules

    # print(LLinp[keyinputs[0]][&#39;bits&#39;])
    # print(cir_inputs)

    # print(print(Uport_i[:-1]))

    
    
    miter_testbench=gen_miter_testbench(key_inputs_p=keyports[:-1],
                                        key_bit_count=LLinp[keyinputs[0]][&#39;bits&#39;],
                                        key_bit_val=key,
                                        cir_inputs=cir_inputs,
                                        Clock_pins=Clock_pins,
                                        cir_inputs_p=Uport_i[:-1],
                                        top_port=orgport_i+keyporti[:-1],
                                        outputlength=count-1,
                                        testbench_module=&#34;testbench&#34;,
                                        top_module=&#34;top&#34;,
                                        log_path=&#34;logfile.txt&#34;,
                                        )

    miter_testbench=format_verilog_org(miter_testbench)
    return miter_circuit,miter_testbench</code></pre>
</details>
</dd>
<dt id="src.Verification.verification.gen_miter_testbench"><code class="name flex">
<span>def <span class="ident">gen_miter_testbench</span></span>(<span>key_inputs_p, key_bit_count, key_bit_val, cir_inputs, cir_inputs_p, Clock_pins, top_port, outputlength, testbench_module='testbench', top_module='top', log_path='logfile.txt')</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def gen_miter_testbench(key_inputs_p,
                        key_bit_count,
                        key_bit_val,
                        cir_inputs,
                        cir_inputs_p,
                        Clock_pins,
                        top_port,
                        outputlength,
                        testbench_module=&#34;testbench&#34;,
                        top_module=&#34;top&#34;,
                        log_path=&#34;logfile.txt&#34;):
    
    # print(Clock_pins)
    if(&#34;clk&#34; in Clock_pins):
        Clock_pins.remove(&#34;clk&#34;)
        cir_inputs=re.sub(&#34;.*clk;\n&#34;,&#34;&#34;,cir_inputs)
    
    clk_txt=&#34;&#34;
    for i in Clock_pins:
        clk_txt+=f&#34;assign {i}=clk;\n&#34;
        cir_inputs_p=re.sub(i+&#34;,?&#34;,&#34;&#34;,cir_inputs_p)
        
    
    # print(&#34;hh &#34;,cir_inputs_p)
        
    

    # Clock_pins=Clock_pins
        # reg {cir_inputs_p}
    return testbench.format(testbench_module=testbench_module,
                            top_module=top_module,
                            key_bit_count=key_bit_count,
                            key_bit_val=key_bit_val,
                            outputlength=outputlength,
                            key_inputs_p=key_inputs_p,
                            clock_pins=clk_txt,
                            cir_inputs=re.sub(&#34;(^|\n)input&#34;,&#34;reg&#34;,cir_inputs),
                            cir_inputs_p=cir_inputs_p,
                            log_path=log_path,
                            top_port=top_port,
                            innerloop=500,
                            outerloop=500
                            )</code></pre>
</details>
</dd>
</dl>
</section>
<section>
</section>
</article>
<nav id="sidebar">
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="src.Verification" href="index.html">src.Verification</a></code></li>
</ul>
</li>
<li><h3><a href="#header-functions">Functions</a></h3>
<ul class="">
<li><code><a title="src.Verification.verification.gen_miterCircuit" href="#src.Verification.verification.gen_miterCircuit">gen_miterCircuit</a></code></li>
<li><code><a title="src.Verification.verification.gen_miter_testbench" href="#src.Verification.verification.gen_miter_testbench">gen_miter_testbench</a></code></li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc" title="pdoc: Python API documentation generator"><cite>pdoc</cite> 0.10.0</a>.</p>
</footer>
</body>
</html>