$date
	Fri Oct 22 02:48:08 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_DFF $end
$var wire 1 ! Q $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clk $end
$scope module dut $end
$var wire 1 % J $end
$var wire 1 & K $end
$var wire 1 ' clk $end
$var reg 1 ( Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
1'
0&
0%
1$
0#
0"
x!
$end
#10
0$
0'
#20
1#
1&
1$
1'
#30
0(
0!
0$
0'
#40
0#
0&
1"
1%
1$
1'
#50
1(
1!
0$
0'
#60
1#
1&
1$
1'
#70
0(
0!
0$
0'
#80
1(
1!
1$
1'
