WARNING: [v++ 60-1600] The option 'xp' was used directly on the command line, where its usage is deprecated. To ensure input line works for supported operating systems or shells, v++ supports specification for some options in a configuration file. As an alternative, please use options 'advanced.*', 'vivado.*' in a configuration file. Use one or more configuration files along with section headers to define key-value pairs for the advanced properties or parameters. Specify a configuration file using '--config'.
INFO: [v++ 82-185] Check out the auto-generated 'sample_compile.ini' configuration file. The file shows how to migrate from deprecated command line --xp switches to configuration file directives.
Option Map File Used: '/mnt/software/xilinx/Vitis/2023.2/data/vitis/vpp/optMap.xml'

****** v++ v2023.2 (64-bit)
  **** SW Build 4026344 on 2023-10-11-15:42:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/spouget/iccad_24/autodse_without_tree_reduction/bicg_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/_x/reports/kernel_bicg
	Log files: /home/spouget/iccad_24/autodse_without_tree_reduction/bicg_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/_x/logs/kernel_bicg
WARNING: [v++ 60-2441] The option '--advanced.prop solution.hls_pre_tcl' is being deprecated. Please use '--hls.pre_tcl' option instead
Running Dispatch Server on port: 45565
INFO: [v++ 60-1548] Creating build summary session with primary output /home/spouget/iccad_24/autodse_without_tree_reduction/bicg_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/kernel_bicg.xo.compile_summary, at Fri May  3 12:59:35 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/spouget/iccad_24/autodse_without_tree_reduction/bicg_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/_x/reports/kernel_bicg/v++_compile_kernel_bicg_guidance.html', at Fri May  3 12:59:35 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.2
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-242] Creating kernel: 'kernel_bicg'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 250 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: kernel_bicg Log file: /home/spouget/iccad_24/autodse_without_tree_reduction/bicg_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/_x/kernel_bicg/kernel_bicg/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'L2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L2'
INFO: [v++ 204-61] Pipelining loop 'merlinL3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'merlinL3'
INFO: [v++ 204-61] Pipelining loop 'L2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L2'
INFO: [v++ 204-61] Pipelining loop 'L2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L2'
INFO: [v++ 204-61] Pipelining loop 'L2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L2'
INFO: [v++ 204-61] Pipelining loop 'L2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L2'
INFO: [v++ 204-61] Pipelining loop 'L2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L2'
INFO: [v++ 204-61] Pipelining loop 'merlinL1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 2737, loop 'merlinL1'
INFO: [v++ 204-61] Pipelining loop 'L3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L3'
INFO: [v++ 204-61] Pipelining loop 'L3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/spouget/iccad_24/autodse_without_tree_reduction/bicg_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/_x/reports/kernel_bicg/system_estimate_kernel_bicg.xtxt
INFO: [v++ 60-586] Created kernel_bicg.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/spouget/iccad_24/autodse_without_tree_reduction/bicg_MEDIUM/_done/work_dir/output/fast/0/.merlin_prj/run/implement/exec/hls/kernel_bicg.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 6m 26s
INFO: [v++ 60-1653] Closing dispatch client.
