

================================================================
== Vitis HLS Report for 'max_pooling'
================================================================
* Date:           Wed Apr 19 17:49:50 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.869 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      792|      792|  7.920 us|  7.920 us|  792|  792|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pool_for_rows_pool_for_cols  |      790|      790|        11|          4|          4|   196|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     347|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     144|    -|
|Register         |        -|    -|     438|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     438|     491|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U232  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                             |                             |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_106_p2                |         +|   0|  0|  15|           8|           1|
    |and_ln28_43_fu_222_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln28_44_fu_228_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln28_45_fu_283_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln28_46_fu_289_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln28_47_fu_344_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln28_48_fu_350_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln28_fu_145_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_00001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_130                  |       and|   0|  0|   2|           1|           1|
    |grp_fu_82_p2                      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln15_fu_100_p2               |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln28_100_fu_271_p2           |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln28_102_fu_177_p2           |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln28_103_fu_326_p2           |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln28_104_fu_332_p2           |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln28_92_fu_126_p2            |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln28_94_fu_135_p2            |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln28_95_fu_204_p2            |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln28_96_fu_210_p2            |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln28_98_fu_162_p2            |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln28_99_fu_265_p2            |      icmp|   0|  0|  11|           8|           2|
    |ap_block_pp0_stage2_00001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |or_ln28_43_fu_200_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln28_44_fu_216_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln28_45_fu_261_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln28_46_fu_277_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln28_47_fu_322_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln28_48_fu_338_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln28_fu_141_p2                 |        or|   0|  0|   2|           1|           1|
    |pool_50_fu_151_p3                 |    select|   0|  0|  32|           1|          32|
    |pool_52_fu_234_p3                 |    select|   0|  0|  32|           1|          32|
    |pool_54_fu_295_p3                 |    select|   0|  0|  32|           1|          32|
    |pool_56_fu_356_p3                 |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 347|         235|         174|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  21|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    8|         16|
    |conv_to_pool_streams_0_blk_n          |   9|          2|    1|          2|
    |grp_fu_67_p0                          |  21|          5|   32|        160|
    |grp_fu_67_p1                          |  21|          5|   32|        160|
    |indvar_flatten_fu_50                  |   9|          2|    8|         16|
    |pool_to_flat_streams_0_blk_n          |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 144|         33|   88|        371|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   4|   0|    4|          0|
    |ap_done_reg                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                     |   1|   0|    1|          0|
    |conv_to_pool_streams_0_read_2_reg_415                |  32|   0|   32|          0|
    |conv_to_pool_streams_0_read_3_reg_436                |  32|   0|   32|          0|
    |conv_to_pool_streams_0_read_3_reg_436_pp0_iter1_reg  |  32|   0|   32|          0|
    |icmp_ln15_reg_373                                    |   1|   0|    1|          0|
    |icmp_ln15_reg_373_pp0_iter1_reg                      |   1|   0|    1|          0|
    |icmp_ln28_101_reg_441                                |   1|   0|    1|          0|
    |icmp_ln28_101_reg_441_pp0_iter1_reg                  |   1|   0|    1|          0|
    |icmp_ln28_102_reg_446                                |   1|   0|    1|          0|
    |icmp_ln28_102_reg_446_pp0_iter1_reg                  |   1|   0|    1|          0|
    |icmp_ln28_92_reg_393                                 |   1|   0|    1|          0|
    |icmp_ln28_93_reg_398                                 |   1|   0|    1|          0|
    |icmp_ln28_94_reg_403                                 |   1|   0|    1|          0|
    |icmp_ln28_97_reg_420                                 |   1|   0|    1|          0|
    |icmp_ln28_97_reg_420_pp0_iter1_reg                   |   1|   0|    1|          0|
    |icmp_ln28_98_reg_425                                 |   1|   0|    1|          0|
    |icmp_ln28_98_reg_425_pp0_iter1_reg                   |   1|   0|    1|          0|
    |icmp_ln28_reg_382                                    |   1|   0|    1|          0|
    |indvar_flatten_fu_50                                 |   8|   0|    8|          0|
    |pool_50_reg_408                                      |  32|   0|   32|          0|
    |pool_52_reg_451                                      |  32|   0|   32|          0|
    |pool_54_reg_464                                      |  32|   0|   32|          0|
    |pool_56_reg_477                                      |  32|   0|   32|          0|
    |reg_88                                               |  32|   0|   32|          0|
    |tmp_77_reg_387                                       |  32|   0|   32|          0|
    |tmp_78_reg_430                                       |  32|   0|   32|          0|
    |tmp_79_reg_458                                       |  32|   0|   32|          0|
    |tmp_80_reg_471                                       |  32|   0|   32|          0|
    |trunc_ln28_reg_377                                   |  23|   0|   23|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 438|   0|  438|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|             max_pooling|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|             max_pooling|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|             max_pooling|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|             max_pooling|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|             max_pooling|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|             max_pooling|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|             max_pooling|  return value|
|conv_to_pool_streams_0_dout     |   in|   32|     ap_fifo|  conv_to_pool_streams_0|       pointer|
|conv_to_pool_streams_0_empty_n  |   in|    1|     ap_fifo|  conv_to_pool_streams_0|       pointer|
|conv_to_pool_streams_0_read     |  out|    1|     ap_fifo|  conv_to_pool_streams_0|       pointer|
|pool_to_flat_streams_0_din      |  out|   32|     ap_fifo|  pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_full_n   |   in|    1|     ap_fifo|  pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_write    |  out|    1|     ap_fifo|  pool_to_flat_streams_0|       pointer|
+--------------------------------+-----+-----+------------+------------------------+--------------+

