// Seed: 1668165239
module module_0 (
    output wire id_0,
    output supply0 id_1,
    input wor id_2,
    input supply1 id_3,
    input tri1 id_4,
    output wor id_5,
    output wire id_6
);
  wire id_8;
  logic [7:0][""] id_9 = id_4;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input uwire id_2,
    output tri id_3,
    input wor id_4,
    input supply0 id_5,
    input tri id_6
);
  assign id_0 = 1;
  module_0(
      id_3, id_0, id_6, id_2, id_5, id_0, id_0
  );
endmodule
