$date
	Mon Jun 02 10:26:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module flipflopD_tb $end
$var parameter 32 ! DURATION $end
$var reg 1 " sD $end
$var reg 1 # sclk $end
$var reg 1 $ senable $end
$var reg 1 % spreset $end
$var reg 1 & sreset $end
$var integer 32 ' i [31:0] $end
$scope module UUT $end
$var wire 1 " D $end
$var wire 1 ( Q $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 % preset $end
$var wire 1 & reset $end
$var reg 1 ) aux $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 !
$end
#0
$dumpvars
0)
0(
bx '
x&
x%
1$
0#
x"
$end
#50000
x(
x)
1#
#100000
0#
b0 '
0&
0%
0"
#150000
0(
0)
1#
#200000
0#
b1 '
1"
#250000
1(
1)
1#
#300000
0#
b10 '
0"
#350000
0(
0)
1#
#400000
0#
b11 '
1"
#450000
1(
1)
1#
#500000
0#
1%
#550000
1#
#600000
0#
0%
#650000
1#
#700000
0(
0)
0#
1&
#750000
1#
#800000
0#
0&
#850000
1(
1)
1#
#900000
0#
#950000
1#
#1000000
0#
#1050000
1#
#1100000
0#
#1150000
1#
#1200000
0#
#1250000
1#
#1300000
0#
#1350000
1#
#1400000
0#
#1450000
1#
#1500000
0#
#1550000
1#
#1600000
0#
#1650000
1#
#1700000
0#
#1750000
1#
#1800000
0#
