Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Oct 19 19:11:05 2023
| Host         : DESKTOP-M3QN9GM running 64-bit major release  (build 9200)
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 g_pipe/interm_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_red/tmds_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.926ns  (logic 3.508ns (29.415%)  route 8.418ns (70.585%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT4=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 11.962 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
                         net (fo=1037, routed)        1.631    -0.898    g_pipe/clk_pixel
    SLICE_X4Y37          FDRE                                         r  g_pipe/interm_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  g_pipe/interm_reg[2][2]/Q
                         net (fo=4, routed)           1.028     0.587    g_pipe/interm_reg[2][7]_0[2]
    SLICE_X4Y31          LUT4 (Prop_lut4_I0_O)        0.124     0.711 r  g_pipe/tmds_out[0]_i_5/O
                         net (fo=2, routed)           0.822     1.532    r_pipe/tmds_out[2]_i_5_2
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.152     1.684 f  r_pipe/tmds_out[7]_i_11/O
                         net (fo=3, routed)           0.613     2.298    r_pipe/tmds_out[7]_i_11_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.332     2.630 r  r_pipe/tmds_out[2]_i_5/O
                         net (fo=5, routed)           1.021     3.650    ys/tmds_out_reg[2]
    SLICE_X4Y27          LUT5 (Prop_lut5_I3_O)        0.150     3.800 r  ys/tmds_out[2]_i_2/O
                         net (fo=6, routed)           0.819     4.620    ys/interm_reg[6][0]_4
    SLICE_X4Y25          LUT2 (Prop_lut2_I0_O)        0.358     4.978 r  ys/tmds_out[5]_i_2/O
                         net (fo=5, routed)           0.857     5.835    fb2_r/tally[4]_i_16
    SLICE_X2Y25          LUT6 (Prop_lut6_I2_O)        0.326     6.161 r  fb2_r/i__carry_i_4__0/O
                         net (fo=9, routed)           0.723     6.884    ys/i___0_carry_i_1__2_1
    SLICE_X3Y25          LUT5 (Prop_lut5_I4_O)        0.152     7.036 r  ys/i___0_carry_i_8__1/O
                         net (fo=4, routed)           0.611     7.647    ys/interm_reg[2][1]
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.358     8.005 r  ys/i___0_carry_i_1/O
                         net (fo=1, routed)           0.509     8.513    tmds_red/tmds_out_reg[1]_1[1]
    SLICE_X4Y24          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.653     9.166 r  tmds_red/tally3_inferred__2/i___0_carry/CO[1]
                         net (fo=5, routed)           0.465     9.632    ys/tmds_out_reg[1][0]
    SLICE_X3Y23          LUT5 (Prop_lut5_I2_O)        0.329     9.961 r  ys/tmds_out[7]_i_4/O
                         net (fo=6, routed)           0.426    10.387    ys/tally_reg[4]
    SLICE_X3Y23          LUT2 (Prop_lut2_I0_O)        0.118    10.505 r  ys/tmds_out[9]_i_1__0/O
                         net (fo=1, routed)           0.524    11.028    tmds_red/tmds_out_reg[9]_0
    SLICE_X3Y22          FDRE                                         r  tmds_red/tmds_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=1037, routed)        1.505    11.962    tmds_red/clk_pixel
    SLICE_X3Y22          FDRE                                         r  tmds_red/tmds_out_reg[9]/C
                         clock pessimism              0.562    12.524    
                         clock uncertainty           -0.168    12.356    
    SLICE_X3Y22          FDRE (Setup_fdre_C_D)       -0.269    12.087    tmds_red/tmds_out_reg[9]
  -------------------------------------------------------------------
                         required time                         12.087    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                  1.059    




