{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700064206186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700064206186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 10:03:26 2023 " "Processing started: Wed Nov 15 10:03:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700064206186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700064206186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off inert_intf_test -c inert_intf_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off inert_intf_test -c inert_intf_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700064206186 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700064206368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700064206368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_inemo2.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_inemo2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_iNEMO2 " "Found entity 1: SPI_iNEMO2" {  } { { "SPI_iNEMO2.sv" "" { Text "C:/ECE551/Exercise/Ex20/SPI_iNEMO2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700064211371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700064211371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n reset_synch.sv(1) " "Verilog HDL Declaration information at reset_synch.sv(1): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "reset_synch.sv" "" { Text "C:/ECE551/Exercise/Ex20/reset_synch.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700064211372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_synch.sv 1 1 " "Found 1 design units, including 1 entities, in source file reset_synch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset_synch " "Found entity 1: reset_synch" {  } { { "reset_synch.sv" "" { Text "C:/ECE551/Exercise/Ex20/reset_synch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700064211372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700064211372 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "inert_inft_test.sv " "Can't analyze file -- file inert_inft_test.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1700064211373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_mnrch.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_mnrch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_mnrch " "Found entity 1: SPI_mnrch" {  } { { "SPI_mnrch.sv" "" { Text "C:/ECE551/Exercise/Ex20/SPI_mnrch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700064211374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700064211374 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "reset_synch.v " "Can't analyze file -- file reset_synch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1700064211375 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "inertial_integrator.sv " "Can't analyze file -- file inertial_integrator.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1700064211377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n inert_intf_test.sv(2) " "Verilog HDL Declaration information at inert_intf_test.sv(2): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "inert_intf_test.sv" "" { Text "C:/ECE551/Exercise/Ex20/inert_intf_test.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700064211377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inert_intf_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file inert_intf_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inert_intf_test " "Found entity 1: inert_intf_test" {  } { { "inert_intf_test.sv" "" { Text "C:/ECE551/Exercise/Ex20/inert_intf_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700064211378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700064211378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inert_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file inert_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inert_intf " "Found entity 1: inert_intf" {  } { { "inert_intf.sv" "" { Text "C:/ECE551/Exercise/Ex20/inert_intf.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700064211378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700064211378 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "inert_intf_test.sv(20) " "Verilog HDL Instantiation warning at inert_intf_test.sv(20): instance has no name" {  } { { "inert_intf_test.sv" "" { Text "C:/ECE551/Exercise/Ex20/inert_intf_test.sv" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1700064211380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "inert_intf_test " "Elaborating entity \"inert_intf_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700064211400 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "inert_intf_test.sv(31) " "Verilog HDL Case Statement information at inert_intf_test.sv(31): all case item expressions in this case statement are onehot" {  } { { "inert_intf_test.sv" "" { Text "C:/ECE551/Exercise/Ex20/inert_intf_test.sv" 31 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1700064211403 "|inert_intf_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_synch reset_synch:comb_3 " "Elaborating entity \"reset_synch\" for hierarchy \"reset_synch:comb_3\"" {  } { { "inert_intf_test.sv" "comb_3" { Text "C:/ECE551/Exercise/Ex20/inert_intf_test.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700064211403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inert_intf inert_intf:iINTF " "Elaborating entity \"inert_intf\" for hierarchy \"inert_intf:iINTF\"" {  } { { "inert_intf_test.sv" "iINTF" { Text "C:/ECE551/Exercise/Ex20/inert_intf_test.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700064211404 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "inert_intf.sv(78) " "Verilog HDL Case Statement information at inert_intf.sv(78): all case item expressions in this case statement are onehot" {  } { { "inert_intf.sv" "" { Text "C:/ECE551/Exercise/Ex20/inert_intf.sv" 78 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1700064211405 "|inert_intf_test|inert_intf:iINTF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_mnrch inert_intf:iINTF\|SPI_mnrch:iSPI " "Elaborating entity \"SPI_mnrch\" for hierarchy \"inert_intf:iINTF\|SPI_mnrch:iSPI\"" {  } { { "inert_intf.sv" "iSPI" { Text "C:/ECE551/Exercise/Ex20/inert_intf.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700064211411 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "iINT inertial_integrator " "Node instance \"iINT\" instantiates undefined entity \"inertial_integrator\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "inert_intf.sv" "iINT" { Text "C:/ECE551/Exercise/Ex20/inert_intf.sv" 67 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1700064211423 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ECE551/Exercise/Ex20/inert_intf_test.map.smsg " "Generated suppressed messages file C:/ECE551/Exercise/Ex20/inert_intf_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700064211442 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700064211472 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 15 10:03:31 2023 " "Processing ended: Wed Nov 15 10:03:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700064211472 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700064211472 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700064211472 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700064211472 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700064212048 ""}
