{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575507791635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575507791646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 01:03:11 2019 " "Processing started: Thu Dec 05 01:03:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575507791646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575507791646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jarianISA -c jarianISA_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off jarianISA -c jarianISA_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575507791646 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575507792791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575507792791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jarianisa_top.v 1 1 " "Found 1 design units, including 1 entities, in source file jarianisa_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 jarianISA_top " "Found entity 1: jarianISA_top" {  } { { "jarianISA_top.v" "" { Text "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/jarianISA_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575507803097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575507803097 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(34) " "Verilog HDL information at alu.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/alu.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575507803106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575507803108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575507803108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575507803116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575507803116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.v" "" { Text "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/hex_to_7seg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575507803126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575507803126 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div_by_N.v(14) " "Verilog HDL information at div_by_N.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "div_by_N.v" "" { Text "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/div_by_N.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575507803136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_by_n.v 1 1 " "Found 1 design units, including 1 entities, in source file div_by_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_by_N " "Found entity 1: div_by_N" {  } { { "div_by_N.v" "" { Text "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/div_by_N.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575507803139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575507803139 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "jarianISA_top.v(16) " "Verilog HDL Instantiation warning at jarianISA_top.v(16): instance has no name" {  } { { "jarianISA_top.v" "" { Text "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/jarianISA_top.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1575507803139 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "jarianISA_top.v(32) " "Verilog HDL Instantiation warning at jarianISA_top.v(32): instance has no name" {  } { { "jarianISA_top.v" "" { Text "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/jarianISA_top.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1575507803140 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "jarianISA_top.v(34) " "Verilog HDL Instantiation warning at jarianISA_top.v(34): instance has no name" {  } { { "jarianISA_top.v" "" { Text "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/jarianISA_top.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1575507803140 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "jarianISA_top.v(35) " "Verilog HDL Instantiation warning at jarianISA_top.v(35): instance has no name" {  } { { "jarianISA_top.v" "" { Text "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/jarianISA_top.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1575507803140 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "jarianISA_top.v(36) " "Verilog HDL Instantiation warning at jarianISA_top.v(36): instance has no name" {  } { { "jarianISA_top.v" "" { Text "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/jarianISA_top.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1575507803141 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "jarianISA_top.v(37) " "Verilog HDL Instantiation warning at jarianISA_top.v(37): instance has no name" {  } { { "jarianISA_top.v" "" { Text "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/jarianISA_top.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1575507803141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "jarianISA_top " "Elaborating entity \"jarianISA_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575507803248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_by_N div_by_N:comb_3 " "Elaborating entity \"div_by_N\" for hierarchy \"div_by_N:comb_3\"" {  } { { "jarianISA_top.v" "comb_3" { Text "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/jarianISA_top.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575507803253 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 div_by_N.v(21) " "Verilog HDL assignment warning at div_by_N.v(21): truncated value with size 32 to match size of target (16)" {  } { { "div_by_N.v" "" { Text "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/div_by_N.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575507803253 "|jarianISA_top|div_by_N:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:instructionROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:instructionROM\"" {  } { { "jarianISA_top.v" "instructionROM" { Text "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/jarianISA_top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575507803262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:instructionROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:instructionROM\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575507803376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:instructionROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:instructionROM\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575507803377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:instructionROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:instructionROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575507803377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575507803377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575507803377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../../Desktop/Imperial College/Year 2/JafadrianISA/Jafadrian-ISA/testAssembly.mif " "Parameter \"init_file\" = \"../../../../Desktop/Imperial College/Year 2/JafadrianISA/Jafadrian-ISA/testAssembly.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575507803377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575507803377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575507803377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575507803377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575507803377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575507803377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575507803377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575507803377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575507803377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575507803377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575507803377 ""}  } { { "ROM.v" "" { Text "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575507803377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ptm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ptm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ptm1 " "Found entity 1: altsyncram_ptm1" {  } { { "db/altsyncram_ptm1.tdf" "" { Text "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/db/altsyncram_ptm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575507803452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575507803452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ptm1 ROM:instructionROM\|altsyncram:altsyncram_component\|altsyncram_ptm1:auto_generated " "Elaborating entity \"altsyncram_ptm1\" for hierarchy \"ROM:instructionROM\|altsyncram:altsyncram_component\|altsyncram_ptm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575507803454 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "503 512 0 1 1 " "503 out of 512 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "9 511 " "Addresses ranging from 9 to 511 are not initialized" {  } { { "C:/Users/Adrian/Desktop/Imperial College/Year 2/JafadrianISA/Jafadrian-ISA/testAssembly.mif" "" { Text "C:/Users/Adrian/Desktop/Imperial College/Year 2/JafadrianISA/Jafadrian-ISA/testAssembly.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1575507803460 ""}  } { { "C:/Users/Adrian/Desktop/Imperial College/Year 2/JafadrianISA/Jafadrian-ISA/testAssembly.mif" "" { Text "C:/Users/Adrian/Desktop/Imperial College/Year 2/JafadrianISA/Jafadrian-ISA/testAssembly.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1575507803460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:comb_4 " "Elaborating entity \"ALU\" for hierarchy \"ALU:comb_4\"" {  } { { "jarianISA_top.v" "comb_4" { Text "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/jarianISA_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575507803542 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "reg_file alu.v(28) " "Verilog HDL warning at alu.v(28): initial value for variable reg_file should be constant" {  } { { "alu.v" "" { Text "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/alu.v" 28 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1575507803552 "|jarianISA_top|ALU:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg hex_to_7seg:comb_7 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"hex_to_7seg:comb_7\"" {  } { { "jarianISA_top.v" "comb_7" { Text "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/jarianISA_top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575507803555 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575507805085 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575507806030 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/output_files/jarianISA_top.map.smsg " "Generated suppressed messages file C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/output_files/jarianISA_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575507807057 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575507807258 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575507807258 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "jarianISA_top.v" "" { Text "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/jarianISA_top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575507807429 "|jarianISA_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "jarianISA_top.v" "" { Text "C:/Users/Adrian/OneDrive - Imperial College London/Second Year/Digital Electronics/Jafadrian ISA/jarianISA_top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575507807429 "|jarianISA_top|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575507807429 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1005 " "Implemented 1005 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575507807432 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575507807432 ""} { "Info" "ICUT_CUT_TM_LCELLS" "936 " "Implemented 936 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575507807432 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575507807432 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575507807432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575507807479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 01:03:27 2019 " "Processing ended: Thu Dec 05 01:03:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575507807479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575507807479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575507807479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575507807479 ""}
