# Zybo_StepMotor

## Standalone Step Motor Controller : StepMotor(28BYJ-48) 5V - ULN2003

### âš™ï¸ 1.íšŒë¡œ

<img width="357" height="241" alt="002" src="https://github.com/user-attachments/assets/e3528fc4-6645-4929-b022-2307864cf76e" />
<br>
<img width="608" height="186" alt="003" src="https://github.com/user-attachments/assets/e3575f39-af0e-401a-8ddc-dfcf0dacb800" />
<br>

---
https://cookierobotics.com/042/

<img width="284" height="185" alt="001" src="https://github.com/user-attachments/assets/a0466c38-e394-4f88-85ea-c284e5b2f055" />
<img width="384" height="185" alt="002" src="https://github.com/user-attachments/assets/1b102543-878c-488b-a975-708d9e810989" />
<br>
<img width="296" height="134" alt="003" src="https://github.com/user-attachments/assets/c6bcccd2-034f-4bcf-b247-cc0b3bcb0c4e" />
<img width="292" height="201" alt="004" src="https://github.com/user-attachments/assets/471f5e82-0914-4f7d-a2f8-f7d2527c72af" />
<br>
<img width="457" height="195" alt="KakaoTalk_20251110_094901305" src="https://github.com/user-attachments/assets/11e6cdb6-47d6-4c78-9909-bd67a80e4a05" />
<br>  

---

### âš™ï¸ 2. Full-Step (í’€ìŠ¤í…) êµ¬ë™

í•œ ë²ˆì— ë‘ ì½”ì¼ì”©(ì˜ˆ: A + B, B + C, C + D, D + A) ì— ì „ë¥˜ë¥¼ í˜ë¦½ë‹ˆë‹¤.

|ìŠ¤í… ìˆœì„œ	|ì½”ì¼ ìƒíƒœ	|ì¶œë ¥ ë¹„íŠ¸ (A,B,C,D)|
|:----:|:----:|:----:|
|1	|A+B	|1100|
|2	|B+C	|0110|
|3	|C+D	|0011|
|4	|D+A	|1001|

* íŠ¹ì§•
  * âœ… ì¥ì 
     * ë‘ ì½”ì¼ì´ ë™ì‹œì— ìë ¥ì„ ë‚´ë¯€ë¡œ í† í¬ê°€ í¬ë‹¤.
     * ë‹¨ìˆœí•œ ì œì–´(4íŒ¨í„´).
   * âš ï¸ ë‹¨ì 
     * ìŠ¤í… ê°ë„ê°€ í¼ â†’ í•´ìƒë„ ë‚®ìŒ.
     * ì§„ë™ì´ ì»¤ì„œ ì†ŒìŒì´ ë‚  ìˆ˜ ìˆìŒ.

* 28BYJ-48ì˜ í’€ìŠ¤í… ëª¨í„° ê¸°ì¤€ ê¸°ê³„ì  ìŠ¤í…ê° â‰ˆ 11.25Â°,
* ê¸°ì–´ë¹„(64:1) ì ìš© ì‹œ ì¶œë ¥ì¶• 1ìŠ¤í… â‰ˆ 0.1758Â°

### âš™ï¸ 3. Half-Step (í•˜í”„ìŠ¤í…) êµ¬ë™

* í•œ ì½”ì¼ë§Œ ì¼œëŠ” ìŠ¤í…ê³¼ ë‘ ì½”ì¼ì„ ë™ì‹œì— ì¼œëŠ” ìŠ¤í…ì„ êµëŒ€ë¡œ ì‹¤í–‰í•©ë‹ˆë‹¤.

|ìŠ¤í… ìˆœì„œ	|ì½”ì¼ ìƒíƒœ	|ì¶œë ¥ ë¹„íŠ¸ (A,B,C,D)|
|:----:|:----:|:----:|
|1	|A	|1000|
|2	|A+B	|1100|
|3	|B	|0100|
|4	|B+C	|0110|
|5	|C	|0010|
|6	|C+D	|0011|
|7	|D	|0001|
|8	|D+A	|1001|

* íŠ¹ì§•
   * âœ… ì¥ì 
      * ìŠ¤í… í•´ìƒë„ 2ë°° ì¦ê°€ (Full-Stepì˜ ì ˆë°˜ ê°ë„).
      * ì›€ì§ì„ì´ ë¶€ë“œëŸ½ê³  ì§„ë™ ì ìŒ.
    * âš ï¸ ë‹¨ì 
      * ë‹¨ì¼ ì½”ì¼ êµ¬ê°„ì—ì„œëŠ” í† í¬ê°€ ì¡°ê¸ˆ ë–¨ì–´ì§.
      * ì œì–´ê°€ ì•½ê°„ ë³µì¡(8íŒ¨í„´).

* 28BYJ-48ì˜ í•˜í”„ìŠ¤í… ìŠ¤í…ê° â‰ˆ 5.625Â°,
* ê¸°ì–´ë¹„(64:1) ì ìš© ì‹œ ì¶œë ¥ì¶• 1ìŠ¤í… â‰ˆ 0.0879Â°

### ğŸ§© ë””ë°”ìš´ìŠ¤

* 1)ì¹´ìš´íŠ¸ ê¸°ì¤€ ê³„ì‚° â†’ 2)ì…ë ¥ ì‹ í˜¸ ë™ê¸°í™” (ë©”íƒ€ìŠ¤í…Œì´ë¸” ë°©ì§€) â†’ 3)ì•ˆì • ìƒíƒœ íŒì • ë¡œì§

* ğŸ” ë™ì‘ ì˜ˆì‹œ (íŒŒí˜•ìœ¼ë¡œ ì´í•´)

| ì‹œê°„	|din (ì…ë ¥)	|din_q2 (ë™ê¸°í™”)|	cnt	|dout (ì¶œë ¥)	|ì„¤ëª…|
|:---:|:---:|:---:|:---:|:---:|:---:| 
| t0	|0	|0	|0	|0	|ì´ˆê¸° ìƒíƒœ|
| t1	|1	|1	|â†‘	|0	|ì…ë ¥ì´ ë³€í•´ì„œ ì¹´ìš´íŠ¸ ì‹œì‘|
| t2~t3	|1	|1	|â†’ CNT_MAX ë„ë‹¬|	0â†’1|	10ms ì´ìƒ ìœ ì§€ â†’ ì¶œë ¥ ë°˜ì˜|
| t4	|1â†’0 (ë…¸ì´ì¦ˆ)	|0	|ë¦¬ì…‹	|1	|ë…¸ì´ì¦ˆ ìˆœê°„ì€ ë¬´ì‹œë¨|
| t5	|0	|0	|â†‘	|1	|10ms ì´ìƒ ìœ ì§€ ì‹œ ë‹¤ìŒ ë°˜ì „ í—ˆìš©|

### âš™ï¸ 4. íƒ€ì´ë° ì„¤ì • íŒ
| ëª©í‘œ	| ì„¤ì • ì˜ˆì‹œ| 
|:---:|:---:| 
| ë²„íŠ¼	| 10~20ms| 
| í† ê¸€ ìŠ¤ìœ„ì¹˜	| 5~10ms| 
| ë¦¬ì…‹ ì‹ í˜¸	| 1ms ì´í•˜ (ë¹ ë¥´ê²Œ ë°˜ì‘)| 

```verilog
// zybo_z720_stepper_top.v
module zybo_z720_stepper_top #(
    parameter integer CLK_HZ        = 125_000_000, 
    parameter integer STEPS_PER_SEC = 600         // ì´ˆë‹¹ ìŠ¤í… ìˆ˜(half-step ê¸°ì¤€). 28BYJ-48ì€ 200~600 ì •ë„ ë¬´ë‚œ
    //parameter         HALF_STEP     = 1            // 1: half-step(8íŒ¨í„´), 0: full-step(4íŒ¨í„´)
)(
    input wire HALF_STEP,   //full_step = 0 , half step = 1 êµ¬ë¶„ 
    input  wire clk,         // ë³´ë“œ í´ëŸ­
    input  wire rst_n,       // Active-Low Reset
    input  wire sw_run,      // RUN/STOP ìŠ¤ìœ„ì¹˜ (1=RUN, 0=STOP)
    input  wire sw_dir,      // 1=Forward, 0=Backward
    output wire [3:0] coils  // ULN2003 IN1..IN4 ë¡œ ì—°ê²° (ë…¼ë¦¬ '1'ì´ë©´ í•´ë‹¹ ì½”ì¼ ON)
);

    // -------- ìŠ¤ìœ„ì¹˜ ë™ê¸°í™”/ë””ë°”ìš´ìŠ¤ --------
    wire run_clean, dir_clean;
  
   
   

    debounce #(
        .CLK_HZ(CLK_HZ),
        .MS(10)             // 10ms ë””ë°”ìš´ìŠ¤
    ) u_db_run (
        .clk(clk), .rst_n(rst_n),
        .din(sw_run),
        .dout(run_clean)
    );

    debounce #(
        .CLK_HZ(CLK_HZ),
        .MS(10)
    ) u_db_dir (
        .clk(clk), .rst_n(rst_n),
        .din(sw_dir),
        .dout(dir_clean)
    );

    // -------- ìŠ¤í… íƒ€ì´ë¨¸ --------
    localparam integer TICKS_PER_STEP = (CLK_HZ / STEPS_PER_SEC);
    reg [31:0] tick_cnt;
    wire step_pulse = (tick_cnt == 0);

    always @(posedge clk or posedge rst_n) begin
        if (rst_n) begin
            tick_cnt <= TICKS_PER_STEP - 1;
        end else if (run_clean) begin
            tick_cnt <= (tick_cnt == 0) ? (TICKS_PER_STEP - 1) : (tick_cnt - 1);
        end else begin
            tick_cnt <= TICKS_PER_STEP - 1; // STOP ìƒíƒœì—ì„  ì£¼ê¸° ì¹´ìš´í„° ì •ì§€/ìœ ì§€
        end
    end

    // -------- ìŠ¤í… ì¸ë±ìŠ¤ (0..7 half-step) --------
    //localparam integer MAX_IDX = (HALF_STEP ? 7 : 3);
    wire [2:0] MAX_IDX = (HALF_STEP ? 7 : 3);
    reg [2:0] step_idx; // ì¶©ë¶„í•œ ë¹„íŠ¸ í­
    

    always @(posedge clk or posedge rst_n) begin
        if (rst_n) begin
            step_idx <= 0;
        end else if (run_clean && step_pulse) begin
            if (dir_clean) begin
                // Forward
                if (step_idx == MAX_IDX) step_idx <= 0;
                else                     step_idx <= step_idx + 1'b1;
            end else begin
                // Backward
                if (step_idx == 0)       step_idx <= MAX_IDX[2:0];
                else                     step_idx <= step_idx - 1'b1;
            end
        end
    end

    // -------- ì‹œí€€ìŠ¤ ROM: 28BYJ-48 ê¶Œì¥ íŒ¨í„´ --------
    // ì½”ì¼ ìˆœì„œ: [A,B,C,D] = [3,2,1,0] ë¹„íŠ¸ë¡œ ê°€ì •. ULN2003 IN1=A, IN2=B, IN3=C, IN4=D ì— ë§ì¶° ë°°ì„ í•˜ì„¸ìš”.
    reg [3:0] patt;

    always @(*) begin
        if (HALF_STEP) begin
            // Half-step (8-step) : A, A+B, B, B+C, C, C+D, D, D+A
            case (step_idx)
                3'd0: patt = 4'b1000; // A
                3'd1: patt = 4'b1100; // A+B
                3'd2: patt = 4'b0100; // B
                3'd3: patt = 4'b0110; // B+C
                3'd4: patt = 4'b0010; // C
                3'd5: patt = 4'b0011; // C+D
                3'd6: patt = 4'b0001; // D
                3'd7: patt = 4'b1001; // D+A
                default: patt = 4'b0000;
            endcase
        end else begin
            // Full-step (4-step) : A+B, B+C, C+D, D+A
            case (step_idx[1:0])
                2'd0: patt = 4'b1100; // A+B
                2'd1: patt = 4'b0110; // B+C
                2'd2: patt = 4'b0011; // C+D
                2'd3: patt = 4'b1001; // D+A
                default: patt = 4'b0000;
            endcase
        end
    end

    assign coils = run_clean ? patt : 4'b0000; // STOP ì‹œ ëª¨ë“  ì½”ì¼ OFF

endmodule

// ---------------------- ë””ë°”ìš´ìŠ¤ ëª¨ë“ˆ ----------------------
module debounce #(
    parameter integer CLK_HZ = 125_000_000,
    parameter integer MS     = 10
)(
    input  wire clk,
    input  wire rst_n,
    input  wire din,
    output reg  dout
);
    localparam integer CNT_MAX = (CLK_HZ/1250)*MS;
    reg din_q1, din_q2;
    reg [31:0] cnt;

    // 2FF ë™ê¸°í™”
    always @(posedge clk or posedge rst_n) begin
        if (rst_n) begin
            din_q1 <= 1'b0;
            din_q2 <= 1'b0;
        end else begin
            din_q1 <= din;
            din_q2 <= din_q1;
        end
    end

    // ì•ˆì • ì‹œê°„ ì¹´ìš´íŠ¸
    always @(posedge clk or posedge rst_n) begin
        if (rst_n) begin
            cnt  <= 0;
            dout <= 0;
        end else if (din_q2 == dout) begin
            cnt <= 0; // ìƒíƒœ ìœ ì§€
        end else begin
            if (cnt >= CNT_MAX) begin
                dout <= din_q2; // ì¶©ë¶„íˆ ìœ ì§€ë˜ë©´ ìƒíƒœ ê°±ì‹ 
                cnt  <= 0;
            end else begin
                cnt <= cnt + 1;
            end
        end
    end
endmodule
```

```xdc
## This file is a general .xdc for the Zybo Z7 Rev. B
## It is compatible with the Zybo Z7-20 and Zybo Z7-10
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project

##Clock signal
set_property -dict { PACKAGE_PIN K17   IOSTANDARD LVCMOS33 } [get_ports { clk }]; #IO_L12P_T1_MRCC_35 Sch=sysclk
create_clock -add -name sys_clk_pin -period 8.00 -waveform {0 4} [get_ports { clk }];

##Switches
set_property -dict { PACKAGE_PIN G15   IOSTANDARD LVCMOS33 } [get_ports { sw_run }]; #IO_L19N_T3_VREF_35 Sch=sw[0]
set_property -dict { PACKAGE_PIN P15   IOSTANDARD LVCMOS33 } [get_ports { sw_dir }]; #IO_L24P_T3_34 Sch=sw[1]
#set_property -dict { PACKAGE_PIN W13   IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L4N_T0_34 Sch=sw[2]
set_property -dict { PACKAGE_PIN T16   IOSTANDARD LVCMOS33 } [get_ports { rst_n }]; #IO_L9P_T1_DQS_34 Sch=sw[3]
                                                                                                                                 
##Pmod Header JE                                                                                                                  
set_property -dict { PACKAGE_PIN V12   IOSTANDARD LVCMOS33 } [get_ports { coils[0] }]; #IO_L4P_T0_34 Sch=je[1]						 
set_property -dict { PACKAGE_PIN W16   IOSTANDARD LVCMOS33 } [get_ports { coils[1] }]; #IO_L18N_T2_34 Sch=je[2]                     
set_property -dict { PACKAGE_PIN J15   IOSTANDARD LVCMOS33 } [get_ports { coils[2] }]; #IO_25_35 Sch=je[3]                          
set_property -dict { PACKAGE_PIN H15   IOSTANDARD LVCMOS33 } [get_ports { coils[3] }]; #IO_L19P_T3_35 Sch=je[4]                     
#set_property -dict { PACKAGE_PIN V13   IOSTANDARD LVCMOS33 } [get_ports { je[4] }]; #IO_L3N_T0_DQS_34 Sch=je[7]                  
#set_property -dict { PACKAGE_PIN U17   IOSTANDARD LVCMOS33 } [get_ports { je[5] }]; #IO_L9N_T1_DQS_34 Sch=je[8]                  
#set_property -dict { PACKAGE_PIN T17   IOSTANDARD LVCMOS33 } [get_ports { je[6] }]; #IO_L20P_T3_34 Sch=je[9]                     
#set_property -dict { PACKAGE_PIN Y17   IOSTANDARD LVCMOS33 } [get_ports { je[7] }]; #IO_L7N_T1_34 Sch=je[10]                    

```

---

#  AXI ì¸í„°í˜ì´ìŠ¤

* 1) ìŠ¤í… ì½”ì–´ (AXI ì™¸ë¶€ìš©, ëŸ°íƒ€ì„ ì œì–´ í•€ ë°©ì‹)
   * ì•„ë˜ëŠ” ê¸°ì¡´ ì½”ë“œë¥¼ ëŸ°íƒ€ì„ ì œì–´ ì‹ í˜¸ë¡œ ê°„ì†Œí™”í•œ ì½”ì–´ì…ë‹ˆë‹¤.
   * half_step_i, run_i, dir_i, ticks_per_step_i ì…ë ¥ìœ¼ë¡œ ë™ì‘
   * ë””ë°”ìš´ìŠ¤ ì œê±°(ë¦¬ëˆ…ìŠ¤ì—ì„œ ì œì–´í•˜ë¯€ë¡œ ë¶ˆí•„ìš”)
   * Active-Low reset (rst_n)
* Tools -> Create and Package New IP
   * Vivadoì—ì„œëŠ” ì´ íŒŒì¼ë“¤ì„ Create and Package IP ë¡œ ë¬¶ì–´ AXI4-Lite Slave Peripheral ë¡œ ë“±ë¡í•œ ë’¤,
   * Zynq PSì™€ AXI SmartConnect/Interconnectì— ì—°ê²°.
   * coils[3:0]ëŠ” ê¸°ì¡´ XDC(ULN2003) í•€ì— ë§¤í•‘í•©ë‹ˆë‹¤.
   * s_axi_aclk ëŠ” PSì˜ FCLK_CLK0(ì˜ˆ: 100MHz ë˜ëŠ” 125MHz) ë¥¼ ì‚¬ìš©.

```
// stepper_core.v : runtime-controllable stepper engine (no AXI here)
module stepper_core #(
    parameter integer CLK_HZ = 125_000_000
)(
    input  wire        clk,
    input  wire        rst_n,             // Active-Low Reset
    input  wire        run_i,             // 1=RUN, 0=STOP
    input  wire        dir_i,             // 1=Forward, 0=Backward
    input  wire        half_step_i,       // 1=half-step(8), 0=full-step(4)
    input  wire [31:0] ticks_per_step_i,  // reload value: clk_hz / steps_per_sec
    output wire [3:0]  coils,             // ULN2003 IN1..IN4
    output wire        step_pulse_o,      // ë””ë²„ê¹…ìš©(í•œ ìŠ¤í… ê²½ê³„ í„ìŠ¤)
    output wire [2:0]  step_idx_o         // í˜„ì¬ ìŠ¤í… ì¸ë±ìŠ¤
);

    // -------- íƒ€ì´ë¨¸ --------
    reg [31:0] tick_cnt;
    wire step_pulse = (tick_cnt == 0);
    assign step_pulse_o = step_pulse;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            tick_cnt <= (ticks_per_step_i>0) ? (ticks_per_step_i-1) : 32'd0;
        end else if (run_i) begin
            tick_cnt <= (tick_cnt==0)
                ? ((ticks_per_step_i>0)?(ticks_per_step_i-1):32'd0)
                : (tick_cnt-1);
        end else begin
            tick_cnt <= (ticks_per_step_i>0) ? (ticks_per_step_i-1) : 32'd0;
        end
    end

    // -------- ìŠ¤í… ì¸ë±ìŠ¤ --------
    wire [2:0] max_idx = half_step_i ? 3'd7 : 3'd3;
    reg  [2:0] step_idx;
    assign step_idx_o = step_idx;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            step_idx <= 3'd0;
        end else if (run_i && step_pulse) begin
            if (dir_i) begin
                step_idx <= (step_idx == max_idx) ? 3'd0 : (step_idx + 1'b1);
            end else begin
                step_idx <= (step_idx == 3'd0) ? max_idx : (step_idx - 1'b1);
            end
        end
    end

    // -------- íŒ¨í„´ ROM --------
    reg [3:0] patt;
    always @(*) begin
        if (half_step_i) begin
            case (step_idx)
                3'd0: patt = 4'b1000; // A
                3'd1: patt = 4'b1100; // A+B
                3'd2: patt = 4'b0100; // B
                3'd3: patt = 4'b0110; // B+C
                3'd4: patt = 4'b0010; // C
                3'd5: patt = 4'b0011; // C+D
                3'd6: patt = 4'b0001; // D
                3'd7: patt = 4'b1001; // D+A
                default: patt = 4'b0000;
            endcase
        end else begin
            case (step_idx[1:0])
                2'd0: patt = 4'b1100; // A+B
                2'd1: patt = 4'b0110; // B+C
                2'd2: patt = 4'b0011; // C+D
                2'd3: patt = 4'b1001; // D+A
                default: patt = 4'b0000;
            endcase
        end
    end

    assign coils = run_i ? patt : 4'b0000;

endmodule
```

