#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May 29 15:43:49 2025
# Process ID: 34568
# Current directory: D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1
# Command line: vivado.exe -log bd_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_wrapper.tcl
# Log file: D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/bd_wrapper.vds
# Journal file: D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Xilinx/Vivado/2017.4/scripts/Vivado_init.tcl'
source bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:packagingInfo' : Bad end of element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file d:/work/vivado/pynq/vivado-library/ip/Zmods/ZmodDigitizerController/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:componentInstanceExtensions' : Bad end of element
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:packagingInfo' : Bad end of element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file d:/work/vivado/pynq/vivado-library/ip/Zmods/ZmodSDRController/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:componentInstanceExtensions' : Bad end of element
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/work/vivado/pynq/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top bd_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 43336 
WARNING: [Synth 8-2611] redeclaration of ansi port hdmi_rx_clk_n is not allowed [D:/work/vivado/pynq/hdmi_io/hdmi_io.srcs/sources_1/imports/hdl/bd_wrapper.v:27]
WARNING: [Synth 8-2611] redeclaration of ansi port hdmi_rx_clk_p is not allowed [D:/work/vivado/pynq/hdmi_io/hdmi_io.srcs/sources_1/imports/hdl/bd_wrapper.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port hdmi_rx_data_n is not allowed [D:/work/vivado/pynq/hdmi_io/hdmi_io.srcs/sources_1/imports/hdl/bd_wrapper.v:29]
WARNING: [Synth 8-2611] redeclaration of ansi port hdmi_rx_data_p is not allowed [D:/work/vivado/pynq/hdmi_io/hdmi_io.srcs/sources_1/imports/hdl/bd_wrapper.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port hdmi_rx_ddc_scl_io is not allowed [D:/work/vivado/pynq/hdmi_io/hdmi_io.srcs/sources_1/imports/hdl/bd_wrapper.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port hdmi_rx_ddc_sda_io is not allowed [D:/work/vivado/pynq/hdmi_io/hdmi_io.srcs/sources_1/imports/hdl/bd_wrapper.v:36]
WARNING: [Synth 8-2611] redeclaration of ansi port hdmi_tx_clk_n is not allowed [D:/work/vivado/pynq/hdmi_io/hdmi_io.srcs/sources_1/imports/hdl/bd_wrapper.v:39]
WARNING: [Synth 8-2611] redeclaration of ansi port hdmi_tx_clk_p is not allowed [D:/work/vivado/pynq/hdmi_io/hdmi_io.srcs/sources_1/imports/hdl/bd_wrapper.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port hdmi_tx_data_n is not allowed [D:/work/vivado/pynq/hdmi_io/hdmi_io.srcs/sources_1/imports/hdl/bd_wrapper.v:41]
WARNING: [Synth 8-2611] redeclaration of ansi port hdmi_tx_data_p is not allowed [D:/work/vivado/pynq/hdmi_io/hdmi_io.srcs/sources_1/imports/hdl/bd_wrapper.v:42]
WARNING: [Synth 8-2611] redeclaration of ansi port sys_clk is not allowed [D:/work/vivado/pynq/hdmi_io/hdmi_io.srcs/sources_1/imports/hdl/bd_wrapper.v:43]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 413.715 ; gain = 109.969
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_wrapper' [D:/work/vivado/pynq/hdmi_io/hdmi_io.srcs/sources_1/imports/hdl/bd_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'bd' [D:/work/vivado/pynq/hdmi_io/hdmi_io.srcs/sources_1/bd/bd/synth/bd.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_clk_wiz_0_0' [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/realtime/bd_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'bd_clk_wiz_0_0' (1#1) [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/realtime/bd_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'bd_dvi2rgb_0_0' [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/realtime/bd_dvi2rgb_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bd_dvi2rgb_0_0' (2#1) [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/realtime/bd_dvi2rgb_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dvi2rgb_0' of module 'bd_dvi2rgb_0_0' requires 20 connections, but only 18 given [D:/work/vivado/pynq/hdmi_io/hdmi_io.srcs/sources_1/bd/bd/synth/bd.v:105]
INFO: [Synth 8-638] synthesizing module 'bd_rgb2dvi_0_0' [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/realtime/bd_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bd_rgb2dvi_0_0' (3#1) [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/realtime/bd_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'bd_v_axi4s_vid_out_0_0' [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/realtime/bd_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bd_v_axi4s_vid_out_0_0' (4#1) [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/realtime/bd_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_0' of module 'bd_v_axi4s_vid_out_0_0' requires 28 connections, but only 21 given [D:/work/vivado/pynq/hdmi_io/hdmi_io.srcs/sources_1/bd/bd/synth/bd.v:135]
INFO: [Synth 8-638] synthesizing module 'bd_v_tc_0_0' [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/realtime/bd_v_tc_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bd_v_tc_0_0' (5#1) [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/realtime/bd_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_tc_0' of module 'bd_v_tc_0_0' requires 16 connections, but only 15 given [D:/work/vivado/pynq/hdmi_io/hdmi_io.srcs/sources_1/bd/bd/synth/bd.v:157]
INFO: [Synth 8-638] synthesizing module 'bd_v_vid_in_axi4s_0_0' [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/realtime/bd_v_vid_in_axi4s_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bd_v_vid_in_axi4s_0_0' (6#1) [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/realtime/bd_v_vid_in_axi4s_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_vid_in_axi4s_0' of module 'bd_v_vid_in_axi4s_0_0' requires 26 connections, but only 22 given [D:/work/vivado/pynq/hdmi_io/hdmi_io.srcs/sources_1/bd/bd/synth/bd.v:173]
INFO: [Synth 8-256] done synthesizing module 'bd' (7#1) [D:/work/vivado/pynq/hdmi_io/hdmi_io.srcs/sources_1/bd/bd/synth/bd.v:13]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (8#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-256] done synthesizing module 'bd_wrapper' (9#1) [D:/work/vivado/pynq/hdmi_io/hdmi_io.srcs/sources_1/imports/hdl/bd_wrapper.v:12]
WARNING: [Synth 8-3917] design bd_wrapper has port hdmi_rx_hpd driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 444.148 ; gain = 140.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 444.148 ; gain = 140.402
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp6/bd_rgb2dvi_0_0_in_context.xdc] for cell 'bd_i/rgb2dvi_0'
Finished Parsing XDC File [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp6/bd_rgb2dvi_0_0_in_context.xdc] for cell 'bd_i/rgb2dvi_0'
Parsing XDC File [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp7/bd_dvi2rgb_0_0_in_context.xdc] for cell 'bd_i/dvi2rgb_0'
Finished Parsing XDC File [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp7/bd_dvi2rgb_0_0_in_context.xdc] for cell 'bd_i/dvi2rgb_0'
Parsing XDC File [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp8/bd_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'bd_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp8/bd_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'bd_i/v_axi4s_vid_out_0'
Parsing XDC File [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp9/bd_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'bd_i/v_vid_in_axi4s_0'
Finished Parsing XDC File [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp9/bd_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'bd_i/v_vid_in_axi4s_0'
Parsing XDC File [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp10/bd_v_tc_0_0_in_context.xdc] for cell 'bd_i/v_tc_0'
Finished Parsing XDC File [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp10/bd_v_tc_0_0_in_context.xdc] for cell 'bd_i/v_tc_0'
Parsing XDC File [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp11/bd_clk_wiz_0_0_in_context.xdc] for cell 'bd_i/clk_wiz_0'
Finished Parsing XDC File [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp11/bd_clk_wiz_0_0_in_context.xdc] for cell 'bd_i/clk_wiz_0'
Parsing XDC File [D:/work/vivado/pynq/hdmi_io/hdmi_io.srcs/constrs_1/new/hdmi_io.xdc]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_cec'. [D:/work/vivado/pynq/hdmi_io/hdmi_io.srcs/constrs_1/new/hdmi_io.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_hpdn'. [D:/work/vivado/pynq/hdmi_io/hdmi_io.srcs/constrs_1/new/hdmi_io.xdc:33]
Finished Parsing XDC File [D:/work/vivado/pynq/hdmi_io/hdmi_io.srcs/constrs_1/new/hdmi_io.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/work/vivado/pynq/hdmi_io/hdmi_io.srcs/constrs_1/new/hdmi_io.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/bd_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/work/vivado/pynq/hdmi_io/hdmi_io.srcs/constrs_1/new/hdmi_io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 764.180 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bd_i/v_axi4s_vid_out_0' at clock pin 'aclk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bd_i/v_tc_0' at clock pin 'clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bd_i/v_vid_in_axi4s_0' at clock pin 'aclk' is different from the actual clock period '6.060', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 764.180 ; gain = 460.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 764.180 ; gain = 460.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp6/bd_rgb2dvi_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp6/bd_rgb2dvi_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp6/bd_rgb2dvi_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp6/bd_rgb2dvi_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_data_n[0]. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp6/bd_rgb2dvi_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_data_n[0]. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp6/bd_rgb2dvi_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_data_n[1]. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp6/bd_rgb2dvi_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_data_n[1]. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp6/bd_rgb2dvi_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_data_n[2]. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp6/bd_rgb2dvi_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_data_n[2]. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp6/bd_rgb2dvi_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_data_p[0]. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp6/bd_rgb2dvi_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_data_p[0]. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp6/bd_rgb2dvi_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_data_p[1]. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp6/bd_rgb2dvi_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_data_p[1]. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp6/bd_rgb2dvi_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_data_p[2]. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp6/bd_rgb2dvi_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_data_p[2]. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp6/bd_rgb2dvi_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_clk_n. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp7/bd_dvi2rgb_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_clk_n. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp7/bd_dvi2rgb_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_clk_p. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp7/bd_dvi2rgb_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_clk_p. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp7/bd_dvi2rgb_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_data_n[0]. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp7/bd_dvi2rgb_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_data_n[0]. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp7/bd_dvi2rgb_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_data_n[1]. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp7/bd_dvi2rgb_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_data_n[1]. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp7/bd_dvi2rgb_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_data_n[2]. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp7/bd_dvi2rgb_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_data_n[2]. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp7/bd_dvi2rgb_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_data_p[0]. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp7/bd_dvi2rgb_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_data_p[0]. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp7/bd_dvi2rgb_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_data_p[1]. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp7/bd_dvi2rgb_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_data_p[1]. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp7/bd_dvi2rgb_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_data_p[2]. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp7/bd_dvi2rgb_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_data_p[2]. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp7/bd_dvi2rgb_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp11/bd_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/.Xil/Vivado-34568-DESKTOP-OIK79P6/dcp11/bd_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for bd_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_i/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_i/rgb2dvi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_i/v_vid_in_axi4s_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 764.180 ; gain = 460.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 764.180 ; gain = 460.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design bd_wrapper has port hdmi_rx_hpd driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 764.180 ; gain = 460.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'bd_i/dvi2rgb_0/PixelClk' to pin 'bd_i/dvi2rgb_0/bbstub_PixelClk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'bd_i/clk_wiz_0/clk_out1' to pin 'bd_i/clk_wiz_0/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'sys_clk'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 799.242 ; gain = 495.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 799.316 ; gain = 495.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 808.902 ; gain = 505.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 808.902 ; gain = 505.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 808.902 ; gain = 505.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 808.902 ; gain = 505.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 808.902 ; gain = 505.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 808.902 ; gain = 505.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 808.902 ; gain = 505.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |bd_clk_wiz_0_0         |         1|
|2     |bd_dvi2rgb_0_0         |         1|
|3     |bd_rgb2dvi_0_0         |         1|
|4     |bd_v_axi4s_vid_out_0_0 |         1|
|5     |bd_v_tc_0_0            |         1|
|6     |bd_v_vid_in_axi4s_0_0  |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |bd_clk_wiz_0_0         |     1|
|2     |bd_dvi2rgb_0_0         |     1|
|3     |bd_rgb2dvi_0_0         |     1|
|4     |bd_v_axi4s_vid_out_0_0 |     1|
|5     |bd_v_tc_0_0            |     1|
|6     |bd_v_vid_in_axi4s_0_0  |     1|
|7     |IOBUF                  |     2|
|8     |OBUF                   |     1|
+------+-----------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   155|
|2     |  bd_i   |bd     |   152|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 808.902 ; gain = 505.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 808.902 ; gain = 185.125
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 808.902 ; gain = 505.156
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 28 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 819.105 ; gain = 517.078
INFO: [Common 17-1381] The checkpoint 'D:/work/vivado/pynq/hdmi_io/hdmi_io.runs/synth_1/bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_wrapper_utilization_synth.rpt -pb bd_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 819.488 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 29 15:44:37 2025...
