// Seed: 1872187851
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output tri1 id_2,
    output wand id_3,
    output supply0 id_4,
    input wor id_5
    , id_17,
    input wor id_6,
    output wire id_7,
    input wand id_8
    , id_18,
    output tri0 id_9,
    output tri0 id_10,
    input wand id_11,
    input wand id_12,
    input supply0 id_13,
    input wor id_14,
    output wor id_15
);
  wire id_19, id_20;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input wand id_2,
    input tri id_3,
    input wor id_4,
    input tri1 id_5,
    output supply1 id_6,
    output tri1 id_7,
    output uwire id_8,
    input supply0 id_9,
    inout wire id_10,
    output tri0 id_11,
    input tri id_12,
    input wand id_13,
    input tri0 id_14,
    output uwire id_15,
    input tri0 id_16,
    input wor id_17,
    output uwire id_18,
    input supply1 id_19,
    input tri1 id_20,
    input tri1 id_21,
    input tri id_22,
    output supply0 id_23,
    input tri0 id_24,
    output supply1 id_25,
    output tri1 id_26,
    output supply0 id_27,
    input wor id_28,
    output wor id_29,
    output supply0 id_30,
    output wor id_31,
    input wor id_32,
    input wire id_33,
    output tri0 id_34,
    output wand id_35,
    input wor id_36,
    output tri0 id_37,
    output tri0 id_38,
    input tri0 id_39,
    input wand id_40
);
  assign id_25 = id_5;
  module_0(
      id_40,
      id_9,
      id_26,
      id_34,
      id_27,
      id_32,
      id_12,
      id_11,
      id_2,
      id_7,
      id_11,
      id_40,
      id_28,
      id_32,
      id_17,
      id_31
  );
endmodule
