# simple_alu
Simple ALU Project: VHDL [source file, testbench]
