
// Generated by Cadence Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1

// Verification Directory fv/pipe_mul_5b_full_top 

module csa_tree_add_905_257_group_281(in_0, in_1, in_2, in_3, in_4,
     in_5, in_6, in_7, in_8, in_9, in_10, in_11, in_12, in_13, in_14,
     in_15, in_16, in_17, in_18, in_19, in_20, in_21, in_22, in_23,
     in_24, in_25, in_26, in_27, in_28, in_29, in_30, in_31, out_0);
  input [4:0] in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7, in_8,
       in_9, in_10, in_11, in_12, in_13, in_14, in_15, in_16, in_17,
       in_18, in_19, in_20, in_21, in_22, in_23, in_24, in_25, in_26,
       in_27, in_28, in_29, in_30, in_31;
  output [9:0] out_0;
  wire [4:0] in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7, in_8,
       in_9, in_10, in_11, in_12, in_13, in_14, in_15, in_16, in_17,
       in_18, in_19, in_20, in_21, in_22, in_23, in_24, in_25, in_26,
       in_27, in_28, in_29, in_30, in_31;
  wire [9:0] out_0;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_105, n_106, n_107, n_108, n_109, n_110, n_111;
  wire n_112, n_113, n_114, n_115, n_116, n_117, n_118, n_119;
  wire n_120, n_121, n_122, n_123, n_124, n_125, n_126, n_127;
  wire n_128, n_129, n_130, n_131, n_132, n_133, n_134, n_135;
  wire n_136, n_137, n_138, n_139, n_140, n_141, n_142, n_143;
  wire n_144, n_145, n_146, n_147, n_148, n_149, n_150, n_151;
  wire n_152, n_153, n_154, n_155, n_156, n_157, n_158, n_159;
  wire n_160, n_161, n_162, n_163, n_164, n_165, n_166, n_167;
  wire n_168, n_169, n_170, n_171, n_172, n_173, n_174, n_175;
  wire n_176, n_177, n_178, n_179, n_180, n_181, n_182, n_183;
  wire n_184, n_185, n_186, n_187, n_188, n_189, n_190, n_191;
  wire n_192, n_193, n_194, n_195, n_196, n_197, n_198, n_199;
  wire n_200, n_201, n_202, n_203, n_204, n_205, n_206, n_207;
  wire n_208, n_209, n_210, n_211, n_212, n_213, n_214, n_215;
  wire n_216, n_217, n_218, n_219, n_220, n_221, n_222, n_223;
  wire n_224, n_226, n_227, n_228, n_229, n_230, n_231, n_232;
  wire n_233, n_234, n_235, n_236, n_237, n_238, n_239, n_240;
  wire n_241, n_242, n_243, n_244, n_245, n_246, n_247, n_248;
  wire n_249, n_250, n_251, n_252, n_253, n_254, n_255, n_256;
  wire n_257, n_258, n_259, n_260, n_261, n_262, n_263, n_264;
  wire n_266, n_267, n_268, n_269, n_270, n_271, n_272, n_273;
  wire n_274, n_275, n_276, n_277, n_278, n_279, n_280, n_281;
  wire n_282, n_283, n_284, n_286, n_287, n_288, n_289, n_290;
  wire n_291, n_292, n_293, n_294, n_296, n_297, n_298, n_299;
  wire n_300, n_302, n_304, n_306;
  FAX1 g4053(.A (n_278), .B (n_292), .C (n_306), .YC (out_0[9]), .YS
       (out_0[8]));
  FAX1 g4054(.A (n_293), .B (n_298), .C (n_304), .YC (n_306), .YS
       (out_0[7]));
  FAX1 g4055(.A (n_299), .B (n_296), .C (n_302), .YC (n_304), .YS
       (out_0[6]));
  FAX1 g4056(.A (n_290), .B (n_297), .C (n_300), .YC (n_302), .YS
       (out_0[5]));
  FAX1 g4057(.A (n_280), .B (n_291), .C (n_294), .YC (n_300), .YS
       (out_0[4]));
  FAX1 g4058(.A (n_272), .B (n_289), .C (n_286), .YC (n_298), .YS
       (n_299));
  FAX1 g4059(.A (n_273), .B (n_282), .C (n_287), .YC (n_296), .YS
       (n_297));
  FAX1 g4060(.A (n_262), .B (n_284), .C (n_281), .YC (n_294), .YS
       (out_0[3]));
  FAX1 g4061(.A (n_276), .B (n_279), .C (n_288), .YC (n_292), .YS
       (n_293));
  FAX1 g4062(.A (n_275), .B (n_266), .C (n_283), .YC (n_290), .YS
       (n_291));
  FAX1 g4063(.A (n_259), .B (n_268), .C (n_277), .YC (n_288), .YS
       (n_289));
  FAX1 g4064(.A (n_270), .B (n_274), .C (n_269), .YC (n_286), .YS
       (n_287));
  FAX1 g4065(.A (n_257), .B (n_263), .C (n_264), .YC (n_284), .YS
       (out_0[2]));
  FAX1 g4066(.A (n_235), .B (n_260), .C (n_271), .YC (n_282), .YS
       (n_283));
  FAX1 g4067(.A (n_256), .B (n_261), .C (n_267), .YC (n_280), .YS
       (n_281));
  FAX1 g4068(.A (n_228), .B (n_250), .C (n_258), .YC (n_278), .YS
       (n_279));
  FAX1 g4069(.A (n_251), .B (n_248), .C (n_246), .YC (n_276), .YS
       (n_277));
  FAX1 g4070(.A (n_243), .B (n_255), .C (n_252), .YC (n_274), .YS
       (n_275));
  FAX1 g4071(.A (n_249), .B (n_234), .C (n_247), .YC (n_272), .YS
       (n_273));
  FAX1 g4072(.A (n_238), .B (n_191), .C (n_236), .YC (n_270), .YS
       (n_271));
  FAX1 g4073(.A (n_242), .B (n_241), .C (n_254), .YC (n_268), .YS
       (n_269));
  FAX1 g4074(.A (n_237), .B (n_244), .C (n_253), .YC (n_266), .YS
       (n_267));
  FAX1 g4075(.A (n_224), .B (n_227), .C (n_233), .YC (n_264), .YS
       (out_0[1]));
  FAX1 g4076(.A (n_231), .B (n_232), .C (n_245), .YC (n_262), .YS
       (n_263));
  FAX1 g4077(.A (n_201), .B (n_239), .C (n_230), .YC (n_260), .YS
       (n_261));
  FAX1 g4078(.A (n_229), .B (n_214), .C (n_240), .YC (n_258), .YS
       (n_259));
  FAX1 g4079(.A (n_203), .B (n_211), .C (n_226), .YC (n_256), .YS
       (n_257));
  FAX1 g4080(.A (n_207), .B (n_187), .C (n_222), .YC (n_254), .YS
       (n_255));
  FAX1 g4081(.A (n_213), .B (n_223), .C (n_210), .YC (n_252), .YS
       (n_253));
  FAX1 g4082(.A (n_178), .B (n_204), .C (n_218), .YC (n_250), .YS
       (n_251));
  FAX1 g4083(.A (n_205), .B (n_198), .C (n_220), .YC (n_248), .YS
       (n_249));
  FAX1 g4084(.A (n_215), .B (n_219), .C (n_190), .YC (n_246), .YS
       (n_247));
  FAX1 g4085(.A (n_209), .B (n_195), .C (n_196), .YC (n_244), .YS
       (n_245));
  FAX1 g4086(.A (n_216), .B (n_212), .C (n_188), .YC (n_242), .YS
       (n_243));
  FAX1 g4087(.A (n_179), .B (n_186), .C (n_206), .YC (n_240), .YS
       (n_241));
  FAX1 g4088(.A (n_184), .B (n_208), .C (n_217), .YC (n_238), .YS
       (n_239));
  FAX1 g4089(.A (n_202), .B (n_189), .C (n_194), .YC (n_236), .YS
       (n_237));
  FAX1 g4090(.A (n_199), .B (n_221), .C (n_200), .YC (n_234), .YS
       (n_235));
  FAX1 g4091(.A (n_193), .B (n_180), .C (n_197), .YC (n_232), .YS
       (n_233));
  FAX1 g4092(.A (n_182), .B (n_185), .C (n_192), .YC (n_230), .YS
       (n_231));
  FAX1 g4093(.A (n_172), .B (n_122), .C (n_152), .YC (n_228), .YS
       (n_229));
  FAX1 g4094(.A (n_149), .B (n_143), .C (n_183), .YC (n_226), .YS
       (n_227));
  FAX1 g4095(.A (n_121), .B (n_129), .C (n_181), .YC (n_224), .YS
       (out_0[0]));
  FAX1 g4096(.A (n_139), .B (n_166), .C (n_136), .YC (n_222), .YS
       (n_223));
  FAX1 g4097(.A (n_174), .B (n_130), .C (n_156), .YC (n_220), .YS
       (n_221));
  FAX1 g4098(.A (n_123), .B (n_126), .C (n_176), .YC (n_218), .YS
       (n_219));
  FAX1 g4099(.A (n_124), .B (n_144), .C (n_110), .YC (n_216), .YS
       (n_217));
  FAX1 g4100(.A (n_173), .B (n_153), .C (n_150), .YC (n_214), .YS
       (n_215));
  FAX1 g4101(.A (n_163), .B (n_165), .C (n_140), .YC (n_212), .YS
       (n_213));
  FAX1 g4102(.A (n_137), .B (n_141), .C (n_167), .YC (n_210), .YS
       (n_211));
  FAX1 g4103(.A (n_112), .B (n_134), .C (n_146), .YC (n_208), .YS
       (n_209));
  FAX1 g4104(.A (n_114), .B (n_164), .C (n_162), .YC (n_206), .YS
       (n_207));
  FAX1 g4105(.A (n_170), .B (n_160), .C (n_154), .YC (n_204), .YS
       (n_205));
  FAX1 g4106(.A (n_125), .B (n_169), .C (n_158), .YC (n_202), .YS
       (n_203));
  FAX1 g4107(.A (n_175), .B (n_131), .C (n_157), .YC (n_200), .YS
       (n_201));
  FAX1 g4108(.A (n_171), .B (n_155), .C (n_161), .YC (n_198), .YS
       (n_199));
  FAX1 g4109(.A (n_133), .B (n_118), .C (n_159), .YC (n_196), .YS
       (n_197));
  FAX1 g4110(.A (n_145), .B (n_148), .C (n_142), .YC (n_194), .YS
       (n_195));
  FAX1 g4111(.A (n_147), .B (n_135), .C (n_120), .YC (n_192), .YS
       (n_193));
  FAX1 g4112(.A (n_177), .B (n_127), .C (n_151), .YC (n_190), .YS
       (n_191));
  FAX1 g4113(.A (n_49), .B (n_168), .C (n_115), .YC (n_188), .YS
       (n_189));
  FAX1 g4114(.A (n_105), .B (n_138), .C (n_117), .YC (n_186), .YS
       (n_187));
  FAX1 g4115(.A (n_35), .B (n_132), .C (n_111), .YC (n_184), .YS
       (n_185));
  FAX1 g4116(.A (n_39), .B (n_113), .C (n_128), .YC (n_182), .YS
       (n_183));
  FAX1 g4117(.A (n_29), .B (n_23), .C (n_119), .YC (n_180), .YS
       (n_181));
  FAX1 g4118(.A (n_108), .B (n_70), .C (n_116), .YC (n_178), .YS
       (n_179));
  FAX1 g4119(.A (n_25), .B (n_75), .C (n_17), .YC (n_176), .YS (n_177));
  FAX1 g4120(.A (n_21), .B (n_101), .C (n_11), .YC (n_174), .YS
       (n_175));
  FAX1 g4121(.A (n_2), .B (n_68), .C (n_24), .YC (n_172), .YS (n_173));
  FAX1 g4122(.A (n_98), .B (n_48), .C (n_20), .YC (n_170), .YS (n_171));
  FAX1 g4123(.A (n_90), .B (n_42), .C (n_86), .YC (n_168), .YS (n_169));
  FAX1 g4124(.A (n_83), .B (n_93), .C (n_81), .YC (n_166), .YS (n_167));
  FAX1 g4125(.A (n_82), .B (n_80), .C (n_88), .YC (n_164), .YS (n_165));
  FAX1 g4126(.A (n_78), .B (n_12), .C (n_34), .YC (n_162), .YS (n_163));
  FAX1 g4127(.A (n_14), .B (n_66), .C (n_76), .YC (n_160), .YS (n_161));
  FAX1 g4128(.A (n_97), .B (n_57), .C (n_51), .YC (n_158), .YS (n_159));
  FAX1 g4129(.A (n_65), .B (n_103), .C (n_67), .YC (n_156), .YS
       (n_157));
  FAX1 g4130(.A (n_100), .B (n_102), .C (n_10), .YC (n_154), .YS
       (n_155));
  FAX1 g4131(.A (n_58), .B (n_104), .C (n_106), .YC (n_152), .YS
       (n_153));
  FAX1 g4132(.A (n_109), .B (n_71), .C (n_37), .YC (n_150), .YS
       (n_151));
  FAX1 g4133(.A (n_47), .B (n_73), .C (n_43), .YC (n_148), .YS (n_149));
  FAX1 g4134(.A (n_54), .B (n_32), .C (n_52), .YC (n_146), .YS (n_147));
  FAX1 g4135(.A (n_38), .B (n_50), .C (n_94), .YC (n_144), .YS (n_145));
  FAX1 g4136(.A (n_95), .B (n_91), .C (n_87), .YC (n_142), .YS (n_143));
  FAX1 g4137(.A (n_41), .B (n_19), .C (n_79), .YC (n_140), .YS (n_141));
  FAX1 g4138(.A (n_18), .B (n_40), .C (n_92), .YC (n_138), .YS (n_139));
  FAX1 g4139(.A (n_85), .B (n_13), .C (n_89), .YC (n_136), .YS (n_137));
  FAX1 g4140(.A (n_30), .B (n_28), .C (n_22), .YC (n_134), .YS (n_135));
  FAX1 g4141(.A (n_44), .B (n_26), .C (n_62), .YC (n_132), .YS (n_133));
  FAX1 g4142(.A (n_99), .B (n_15), .C (n_77), .YC (n_130), .YS (n_131));
  FAX1 g4143(.A (n_27), .B (n_53), .C (n_45), .YC (n_128), .YS (n_129));
  FAX1 g4144(.A (n_69), .B (n_59), .C (n_107), .YC (n_126), .YS
       (n_127));
  FAX1 g4145(.A (n_56), .B (n_72), .C (n_46), .YC (n_124), .YS (n_125));
  FAX1 g4146(.A (n_74), .B (n_36), .C (n_16), .YC (n_122), .YS (n_123));
  FAX1 g4147(.A (n_63), .B (n_61), .C (n_33), .YC (n_120), .YS (n_121));
  FAX1 g4148(.A (n_5), .B (n_31), .C (n_55), .YC (n_118), .YS (n_119));
  FAX1 g4149(.A (n_0), .B (n_3), .C (n_64), .YC (n_116), .YS (n_117));
  FAX1 g4150(.A (n_8), .B (n_1), .C (n_84), .YC (n_114), .YS (n_115));
  FAX1 g4151(.A (n_4), .B (n_7), .C (n_60), .YC (n_112), .YS (n_113));
  FAX1 g4152(.A (n_6), .B (n_9), .C (n_96), .YC (n_110), .YS (n_111));
  FAX1 g4153(.A (in_2[4]), .B (in_5[4]), .C (in_11[4]), .YC (n_108),
       .YS (n_109));
  FAX1 g4154(.A (in_14[4]), .B (in_29[4]), .C (in_30[4]), .YC (n_106),
       .YS (n_107));
  FAX1 g4155(.A (in_13[4]), .B (in_27[4]), .C (in_28[4]), .YC (n_104),
       .YS (n_105));
  FAX1 g4156(.A (in_10[3]), .B (in_21[3]), .C (in_22[3]), .YC (n_102),
       .YS (n_103));
  FAX1 g4157(.A (in_9[3]), .B (in_19[3]), .C (in_20[3]), .YC (n_100),
       .YS (n_101));
  FAX1 g4158(.A (in_3[3]), .B (in_7[3]), .C (in_15[3]), .YC (n_98), .YS
       (n_99));
  FAX1 g4159(.A (in_3[1]), .B (in_7[1]), .C (in_15[1]), .YC (n_96), .YS
       (n_97));
  FAX1 g4160(.A (in_2[1]), .B (in_5[1]), .C (in_11[1]), .YC (n_94), .YS
       (n_95));
  FAX1 g4161(.A (in_9[2]), .B (in_19[2]), .C (in_20[2]), .YC (n_92),
       .YS (n_93));
  FAX1 g4162(.A (in_10[1]), .B (in_21[1]), .C (in_22[1]), .YC (n_90),
       .YS (n_91));
  FAX1 g4163(.A (in_14[2]), .B (in_29[2]), .C (in_30[2]), .YC (n_88),
       .YS (n_89));
  FAX1 g4164(.A (in_25[1]), .B (in_26[1]), .C (in_30[1]), .YC (n_86),
       .YS (n_87));
  FAX1 g4165(.A (in_3[2]), .B (in_7[2]), .C (in_15[2]), .YC (n_84), .YS
       (n_85));
  FAX1 g4166(.A (in_2[2]), .B (in_5[2]), .C (in_11[2]), .YC (n_82), .YS
       (n_83));
  FAX1 g4167(.A (in_13[2]), .B (in_27[2]), .C (in_28[2]), .YC (n_80),
       .YS (n_81));
  FAX1 g4168(.A (in_10[2]), .B (in_21[2]), .C (in_22[2]), .YC (n_78),
       .YS (n_79));
  FAX1 g4169(.A (in_14[3]), .B (in_29[3]), .C (in_30[3]), .YC (n_76),
       .YS (n_77));
  FAX1 g4170(.A (in_9[4]), .B (in_19[4]), .C (in_20[4]), .YC (n_74),
       .YS (n_75));
  FAX1 g4171(.A (in_9[1]), .B (in_19[1]), .C (in_20[1]), .YC (n_72),
       .YS (n_73));
  FAX1 g4172(.A (in_10[4]), .B (in_21[4]), .C (in_22[4]), .YC (n_70),
       .YS (n_71));
  FAX1 g4173(.A (in_3[4]), .B (in_7[4]), .C (in_15[4]), .YC (n_68), .YS
       (n_69));
  FAX1 g4174(.A (in_13[3]), .B (in_27[3]), .C (in_28[3]), .YC (n_66),
       .YS (n_67));
  FAX1 g4175(.A (in_2[3]), .B (in_5[3]), .C (in_11[3]), .YC (n_64), .YS
       (n_65));
  FAX1 g4176(.A (in_2[0]), .B (in_9[0]), .C (in_10[0]), .YC (n_62), .YS
       (n_63));
  FAX1 g4177(.A (in_15[0]), .B (in_23[0]), .C (in_24[0]), .YC (n_60),
       .YS (n_61));
  FAX1 g4178(.A (in_8[4]), .B (in_16[4]), .C (in_31[4]), .YC (n_58),
       .YS (n_59));
  FAX1 g4179(.A (in_8[1]), .B (in_16[1]), .C (in_31[1]), .YC (n_56),
       .YS (n_57));
  FAX1 g4180(.A (in_6[0]), .B (in_11[0]), .C (in_12[0]), .YC (n_54),
       .YS (n_55));
  FAX1 g4181(.A (in_7[0]), .B (in_25[0]), .C (in_26[0]), .YC (n_52),
       .YS (n_53));
  FAX1 g4182(.A (in_14[1]), .B (in_27[1]), .C (in_28[1]), .YC (n_50),
       .YS (n_51));
  FAX1 g4183(.A (in_8[3]), .B (in_16[3]), .C (in_31[3]), .YC (n_48),
       .YS (n_49));
  FAX1 g4184(.A (in_4[1]), .B (in_17[1]), .C (in_18[1]), .YC (n_46),
       .YS (n_47));
  FAX1 g4185(.A (in_4[0]), .B (in_17[0]), .C (in_18[0]), .YC (n_44),
       .YS (n_45));
  FAX1 g4186(.A (in_12[1]), .B (in_23[1]), .C (in_24[1]), .YC (n_42),
       .YS (n_43));
  FAX1 g4187(.A (in_4[2]), .B (in_17[2]), .C (in_18[2]), .YC (n_40),
       .YS (n_41));
  FAX1 g4188(.A (in_6[1]), .B (in_13[1]), .C (in_29[1]), .YC (n_38),
       .YS (n_39));
  FAX1 g4189(.A (in_12[4]), .B (in_23[4]), .C (in_24[4]), .YC (n_36),
       .YS (n_37));
  FAX1 g4190(.A (in_6[2]), .B (in_25[2]), .C (in_26[2]), .YC (n_34),
       .YS (n_35));
  FAX1 g4191(.A (in_5[0]), .B (in_13[0]), .C (in_14[0]), .YC (n_32),
       .YS (n_33));
  FAX1 g4192(.A (in_8[0]), .B (in_19[0]), .C (in_20[0]), .YC (n_30),
       .YS (n_31));
  FAX1 g4193(.A (in_3[0]), .B (in_27[0]), .C (in_28[0]), .YC (n_28),
       .YS (n_29));
  FAX1 g4194(.A (in_16[0]), .B (in_21[0]), .C (in_22[0]), .YC (n_26),
       .YS (n_27));
  FAX1 g4195(.A (in_4[4]), .B (in_17[4]), .C (in_18[4]), .YC (n_24),
       .YS (n_25));
  FAX1 g4196(.A (in_1[0]), .B (in_29[0]), .C (in_30[0]), .YC (n_22),
       .YS (n_23));
  FAX1 g4197(.A (in_4[3]), .B (in_17[3]), .C (in_18[3]), .YC (n_20),
       .YS (n_21));
  FAX1 g4198(.A (in_8[2]), .B (in_16[2]), .C (in_31[2]), .YC (n_18),
       .YS (n_19));
  FAX1 g4199(.A (in_6[4]), .B (in_25[4]), .C (in_26[4]), .YC (n_16),
       .YS (n_17));
  FAX1 g4200(.A (in_6[3]), .B (in_25[3]), .C (in_26[3]), .YC (n_14),
       .YS (n_15));
  FAX1 g4201(.A (in_12[2]), .B (in_23[2]), .C (in_24[2]), .YC (n_12),
       .YS (n_13));
  FAX1 g4202(.A (in_12[3]), .B (in_23[3]), .C (in_24[3]), .YC (n_10),
       .YS (n_11));
  HAX1 g4203(.A (in_1[2]), .B (in_0[2]), .YC (n_8), .YS (n_9));
  HAX1 g4204(.A (in_1[1]), .B (in_0[1]), .YC (n_6), .YS (n_7));
  HAX1 g4205(.A (in_31[0]), .B (in_0[0]), .YC (n_4), .YS (n_5));
  HAX1 g4206(.A (in_1[4]), .B (in_0[4]), .YC (n_2), .YS (n_3));
  HAX1 g4207(.A (in_1[3]), .B (in_0[3]), .YC (n_0), .YS (n_1));
endmodule

module counter_WIDTH5_1(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_2(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_11(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_12(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_13(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_14(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_15(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_16(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_17(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_18(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_19(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_20(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_3(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_21(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_22(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_23(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_24(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_25(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_26(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_27(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_28(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_29(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_30(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_4(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_31(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_32(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_5(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_6(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_7(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_8(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_9(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module counter_WIDTH5_10(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module ctr_out_bank_32(clk, rst, en, mul_in, bin_out);
  input clk, rst, en;
  input [31:0] mul_in;
  output [31:0] bin_out;
  wire clk, rst, en;
  wire [31:0] mul_in;
  wire [31:0] bin_out;
  wire [4:0] ctr31;
  wire [4:0] ctr30;
  wire [4:0] ctr29;
  wire [4:0] ctr28;
  wire [4:0] ctr27;
  wire [4:0] ctr26;
  wire [4:0] ctr25;
  wire [4:0] ctr24;
  wire [4:0] ctr23;
  wire [4:0] ctr22;
  wire [4:0] ctr21;
  wire [4:0] ctr20;
  wire [4:0] ctr19;
  wire [4:0] ctr18;
  wire [4:0] ctr17;
  wire [4:0] ctr16;
  wire [4:0] ctr15;
  wire [4:0] ctr14;
  wire [4:0] ctr13;
  wire [4:0] ctr12;
  wire [4:0] ctr11;
  wire [4:0] ctr10;
  wire [4:0] ctr9;
  wire [4:0] ctr8;
  wire [4:0] ctr7;
  wire [4:0] ctr6;
  wire [4:0] ctr5;
  wire [4:0] ctr4;
  wire [4:0] ctr3;
  wire [4:0] ctr2;
  wire [4:0] ctr0;
  wire [4:0] ctr1;
  wire [31:0] unused;
  wire n_1, n_2, n_10, n_21, n_32, n_43, n_49, n_50;
  wire n_51, n_52, n_53, n_55, n_56, n_57, n_58, n_59;
  wire n_60, n_61, n_62, n_63, n_64, n_65, n_66, n_67;
  wire n_68, n_69, n_70, n_71, n_72, n_74, n_75;
  csa_tree_add_905_257_group_281 csa_tree_add_905_257_groupi(.in_0
       (ctr31), .in_1 (ctr30), .in_2 (ctr29), .in_3 (ctr28), .in_4
       (ctr27), .in_5 (ctr26), .in_6 (ctr25), .in_7 (ctr24), .in_8
       (ctr23), .in_9 (ctr22), .in_10 (ctr21), .in_11 (ctr20), .in_12
       (ctr19), .in_13 (ctr18), .in_14 (ctr17), .in_15 (ctr16), .in_16
       (ctr15), .in_17 (ctr14), .in_18 (ctr13), .in_19 (ctr12), .in_20
       (ctr11), .in_21 (ctr10), .in_22 (ctr9), .in_23 (ctr8), .in_24
       (ctr7), .in_25 (ctr6), .in_26 (ctr5), .in_27 (ctr4), .in_28
       (ctr3), .in_29 (ctr2), .in_30 (ctr0), .in_31 (ctr1), .out_0
       (bin_out[9:0]));
  counter_WIDTH5_1 stoch2bin_0(.out (ctr0), .clk (clk), .en (n_65),
       .rst (rst), .overflow (unused[0]));
  counter_WIDTH5_2 stoch2bin_1(.out (ctr1), .clk (clk), .en (n_43),
       .rst (rst), .overflow (unused[1]));
  counter_WIDTH5_11 stoch2bin_10(.out (ctr10), .clk (clk), .en (n_72),
       .rst (rst), .overflow (unused[10]));
  counter_WIDTH5_12 stoch2bin_11(.out (ctr11), .clk (clk), .en (n_71),
       .rst (rst), .overflow (unused[11]));
  counter_WIDTH5_13 stoch2bin_12(.out (ctr12), .clk (clk), .en (n_70),
       .rst (rst), .overflow (unused[12]));
  counter_WIDTH5_14 stoch2bin_13(.out (ctr13), .clk (clk), .en (n_69),
       .rst (rst), .overflow (unused[13]));
  counter_WIDTH5_15 stoch2bin_14(.out (ctr14), .clk (clk), .en (n_68),
       .rst (rst), .overflow (unused[14]));
  counter_WIDTH5_16 stoch2bin_15(.out (ctr15), .clk (clk), .en (n_67),
       .rst (rst), .overflow (unused[15]));
  counter_WIDTH5_17 stoch2bin_16(.out (ctr16), .clk (clk), .en (n_66),
       .rst (rst), .overflow (unused[16]));
  counter_WIDTH5_18 stoch2bin_17(.out (ctr17), .clk (clk), .en (n_64),
       .rst (rst), .overflow (unused[17]));
  counter_WIDTH5_19 stoch2bin_18(.out (ctr18), .clk (clk), .en (n_63),
       .rst (rst), .overflow (unused[18]));
  counter_WIDTH5_20 stoch2bin_19(.out (ctr19), .clk (clk), .en (n_62),
       .rst (rst), .overflow (unused[19]));
  counter_WIDTH5_3 stoch2bin_2(.out (ctr2), .clk (clk), .en (n_32),
       .rst (rst), .overflow (unused[2]));
  counter_WIDTH5_21 stoch2bin_20(.out (ctr20), .clk (clk), .en (n_61),
       .rst (rst), .overflow (unused[20]));
  counter_WIDTH5_22 stoch2bin_21(.out (ctr21), .clk (clk), .en (n_60),
       .rst (rst), .overflow (unused[21]));
  counter_WIDTH5_23 stoch2bin_22(.out (ctr22), .clk (clk), .en (n_59),
       .rst (rst), .overflow (unused[22]));
  counter_WIDTH5_24 stoch2bin_23(.out (ctr23), .clk (clk), .en (n_58),
       .rst (rst), .overflow (unused[23]));
  counter_WIDTH5_25 stoch2bin_24(.out (ctr24), .clk (clk), .en (n_57),
       .rst (rst), .overflow (unused[24]));
  counter_WIDTH5_26 stoch2bin_25(.out (ctr25), .clk (clk), .en (n_56),
       .rst (rst), .overflow (unused[25]));
  counter_WIDTH5_27 stoch2bin_26(.out (ctr26), .clk (clk), .en (n_55),
       .rst (rst), .overflow (unused[26]));
  counter_WIDTH5_28 stoch2bin_27(.out (ctr27), .clk (clk), .en (n_53),
       .rst (rst), .overflow (unused[27]));
  counter_WIDTH5_29 stoch2bin_28(.out (ctr28), .clk (clk), .en (n_52),
       .rst (rst), .overflow (unused[28]));
  counter_WIDTH5_30 stoch2bin_29(.out (ctr29), .clk (clk), .en (n_51),
       .rst (rst), .overflow (unused[29]));
  counter_WIDTH5_4 stoch2bin_3(.out (ctr3), .clk (clk), .en (n_21),
       .rst (rst), .overflow (unused[3]));
  counter_WIDTH5_31 stoch2bin_30(.out (ctr30), .clk (clk), .en (n_50),
       .rst (rst), .overflow (unused[30]));
  counter_WIDTH5_32 stoch2bin_31(.out (ctr31), .clk (clk), .en (n_49),
       .rst (rst), .overflow (unused[31]));
  counter_WIDTH5_5 stoch2bin_4(.out (ctr4), .clk (clk), .en (n_10),
       .rst (rst), .overflow (unused[4]));
  counter_WIDTH5_6 stoch2bin_5(.out (ctr5), .clk (clk), .en (n_2), .rst
       (rst), .overflow (unused[5]));
  counter_WIDTH5_7 stoch2bin_6(.out (ctr6), .clk (clk), .en (n_1), .rst
       (rst), .overflow (unused[6]));
  counter_WIDTH5_8 stoch2bin_7(.out (ctr7), .clk (clk), .en (n_75),
       .rst (rst), .overflow (unused[7]));
  counter_WIDTH5_9 stoch2bin_8(.out (ctr8), .clk (clk), .en (n_74),
       .rst (rst), .overflow (unused[8]));
  counter_WIDTH5_10 stoch2bin_9(.out (ctr9), .clk (clk), .en
       (mul_in[9]), .rst (rst), .overflow (unused[9]));
  AND2X1 g218(.A (mul_in[0]), .B (en), .Y (n_65));
  AND2X1 g219(.A (mul_in[10]), .B (en), .Y (n_72));
  AND2X1 g220(.A (mul_in[12]), .B (en), .Y (n_70));
  AND2X1 g221(.A (mul_in[16]), .B (en), .Y (n_66));
  AND2X1 g222(.A (mul_in[23]), .B (en), .Y (n_58));
  AND2X1 g223(.A (mul_in[24]), .B (en), .Y (n_57));
  AND2X1 g224(.A (mul_in[17]), .B (en), .Y (n_64));
  AND2X1 g225(.A (mul_in[25]), .B (en), .Y (n_56));
  AND2X1 g226(.A (mul_in[26]), .B (en), .Y (n_55));
  AND2X1 g227(.A (mul_in[13]), .B (en), .Y (n_69));
  AND2X1 g228(.A (mul_in[18]), .B (en), .Y (n_63));
  AND2X1 g229(.A (mul_in[27]), .B (en), .Y (n_53));
  AND2X1 g230(.A (mul_in[28]), .B (en), .Y (n_52));
  AND2X1 g231(.A (mul_in[19]), .B (en), .Y (n_62));
  AND2X1 g232(.A (mul_in[29]), .B (en), .Y (n_51));
  AND2X1 g233(.A (mul_in[2]), .B (en), .Y (n_32));
  AND2X1 g234(.A (mul_in[11]), .B (en), .Y (n_71));
  AND2X1 g235(.A (mul_in[14]), .B (en), .Y (n_68));
  AND2X1 g236(.A (mul_in[1]), .B (en), .Y (n_43));
  AND2X1 g237(.A (mul_in[30]), .B (en), .Y (n_50));
  AND2X1 g238(.A (mul_in[31]), .B (en), .Y (n_49));
  AND2X1 g239(.A (mul_in[20]), .B (en), .Y (n_61));
  AND2X1 g240(.A (mul_in[3]), .B (en), .Y (n_21));
  AND2X1 g241(.A (mul_in[4]), .B (en), .Y (n_10));
  AND2X1 g242(.A (mul_in[15]), .B (en), .Y (n_67));
  AND2X1 g243(.A (mul_in[21]), .B (en), .Y (n_60));
  AND2X1 g244(.A (mul_in[5]), .B (en), .Y (n_2));
  AND2X1 g245(.A (mul_in[6]), .B (en), .Y (n_1));
  AND2X1 g246(.A (mul_in[22]), .B (en), .Y (n_59));
  AND2X1 g247(.A (mul_in[7]), .B (en), .Y (n_75));
  AND2X1 g248(.A (mul_in[8]), .B (en), .Y (n_74));
endmodule

module pipe_mul_32b(a, b, y);
  input [31:0] a, b;
  output [31:0] y;
  wire [31:0] a, b;
  wire [31:0] y;
  AND2X1 g225(.A (b[31]), .B (a[31]), .Y (y[31]));
  AND2X1 g226(.A (b[30]), .B (a[30]), .Y (y[30]));
  AND2X1 g227(.A (b[26]), .B (a[26]), .Y (y[26]));
  AND2X1 g228(.A (b[20]), .B (a[20]), .Y (y[20]));
  AND2X1 g229(.A (b[10]), .B (a[10]), .Y (y[10]));
  AND2X1 g230(.A (b[9]), .B (a[9]), .Y (y[9]));
  AND2X1 g231(.A (b[8]), .B (a[8]), .Y (y[8]));
  AND2X1 g232(.A (b[25]), .B (a[25]), .Y (y[25]));
  AND2X1 g233(.A (b[19]), .B (a[19]), .Y (y[19]));
  AND2X1 g234(.A (b[7]), .B (a[7]), .Y (y[7]));
  AND2X1 g235(.A (b[6]), .B (a[6]), .Y (y[6]));
  AND2X1 g236(.A (b[5]), .B (a[5]), .Y (y[5]));
  AND2X1 g237(.A (b[28]), .B (a[28]), .Y (y[28]));
  AND2X1 g238(.A (b[18]), .B (a[18]), .Y (y[18]));
  AND2X1 g239(.A (b[4]), .B (a[4]), .Y (y[4]));
  AND2X1 g240(.A (b[17]), .B (a[17]), .Y (y[17]));
  AND2X1 g241(.A (b[3]), .B (a[3]), .Y (y[3]));
  AND2X1 g242(.A (b[24]), .B (a[24]), .Y (y[24]));
  AND2X1 g243(.A (b[2]), .B (a[2]), .Y (y[2]));
  AND2X1 g244(.A (b[1]), .B (a[1]), .Y (y[1]));
  AND2X1 g245(.A (b[16]), .B (a[16]), .Y (y[16]));
  AND2X1 g246(.A (b[0]), .B (a[0]), .Y (y[0]));
  AND2X1 g247(.A (b[29]), .B (a[29]), .Y (y[29]));
  AND2X1 g248(.A (b[27]), .B (a[27]), .Y (y[27]));
  AND2X1 g249(.A (b[23]), .B (a[23]), .Y (y[23]));
  AND2X1 g250(.A (b[15]), .B (a[15]), .Y (y[15]));
  AND2X1 g251(.A (b[14]), .B (a[14]), .Y (y[14]));
  AND2X1 g252(.A (b[13]), .B (a[13]), .Y (y[13]));
  AND2X1 g253(.A (b[22]), .B (a[22]), .Y (y[22]));
  AND2X1 g254(.A (b[12]), .B (a[12]), .Y (y[12]));
  AND2X1 g255(.A (b[21]), .B (a[21]), .Y (y[21]));
  AND2X1 g256(.A (b[11]), .B (a[11]), .Y (y[11]));
endmodule

module comp_1b(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_1(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_2(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_3(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_4(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_5b(a_gt_b, a, b);
  input [4:0] a, b;
  output a_gt_b;
  wire [4:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED, agt, agt_11, agt_13, agt_18, agt_24, e, e_15;
  wire e_21, e_28, n_0, n_1, n_2, n_3, n_4, n_5;
  wire n_6, n_7, n_8;
  comp_1b comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED), .a_larger
       (agt_24));
  comp_1b_1 comp1(.a (a[1]), .b (b[1]), .equal (e_28), .a_larger
       (agt_18));
  comp_1b_2 comp2(.a (a[2]), .b (b[2]), .equal (e_21), .a_larger
       (agt_13));
  comp_1b_3 comp3(.a (a[3]), .b (b[3]), .equal (e_15), .a_larger (agt));
  comp_1b_4 comp4(.a (a[4]), .b (b[4]), .equal (e), .a_larger (agt_11));
  INVX1 g23(.A (e_21), .Y (n_8));
  INVX1 g22(.A (agt_13), .Y (n_7));
  INVX1 g20(.A (e), .Y (n_6));
  INVX1 g21(.A (agt_11), .Y (n_5));
  OAI21X1 g116(.A (n_6), .B (n_1), .C (n_5), .Y (a_gt_b));
  AOI21X1 g117(.A (e_15), .B (n_3), .C (agt), .Y (n_4));
  OAI21X1 g118(.A (n_8), .B (n_0), .C (n_7), .Y (n_3));
  AOI21X1 g119(.A (agt_24), .B (e_28), .C (agt_18), .Y (n_2));
  BUFX2 drc_bufs(.A (n_4), .Y (n_1));
  BUFX2 drc_bufs120(.A (n_2), .Y (n_0));
endmodule

module counter_WIDTH5(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module prg_5b(clk, rst, en, bin_in, sn_out, ctr_overflow);
  input clk, rst, en;
  input [4:0] bin_in;
  output sn_out, ctr_overflow;
  wire clk, rst, en;
  wire [4:0] bin_in;
  wire sn_out, ctr_overflow;
  wire [4:0] ctr4_out;
  wire n_9;
  comp_5b comp4(.a_gt_b (sn_out), .a (bin_in), .b (ctr4_out));
  counter_WIDTH5 ctr4(.out (ctr4_out), .clk (clk), .en (en), .rst
       (rst), .overflow (n_9));
endmodule

module comp_1b_5(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_1;
  AND2X1 g14(.A (n_1), .B (a), .Y (a_larger));
  INVX1 g15(.A (b), .Y (n_1));
endmodule

module comp_1b_6(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_7(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_8(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_1b_9(a, b, equal, a_larger);
  input a, b;
  output equal, a_larger;
  wire a, b;
  wire equal, a_larger;
  wire n_0;
  HAX1 g27(.A (a), .B (n_0), .YC (a_larger), .YS (equal));
  INVX1 g28(.A (b), .Y (n_0));
endmodule

module comp_5b_1(a_gt_b, a, b);
  input [4:0] a, b;
  output a_gt_b;
  wire [4:0] a, b;
  wire a_gt_b;
  wire UNCONNECTED0, agt, agt_11, agt_13, agt_18, agt_24, e, e_15;
  wire e_21, e_28, n_0, n_1, n_2, n_3, n_4, n_5;
  wire n_6, n_7, n_8;
  comp_1b_5 comp0(.a (a[0]), .b (b[0]), .equal (UNCONNECTED0),
       .a_larger (agt_24));
  comp_1b_6 comp1(.a (a[1]), .b (b[1]), .equal (e_28), .a_larger
       (agt_18));
  comp_1b_7 comp2(.a (a[2]), .b (b[2]), .equal (e_21), .a_larger
       (agt_13));
  comp_1b_8 comp3(.a (a[3]), .b (b[3]), .equal (e_15), .a_larger (agt));
  comp_1b_9 comp4(.a (a[4]), .b (b[4]), .equal (e), .a_larger (agt_11));
  INVX1 g21(.A (e_21), .Y (n_8));
  INVX1 g22(.A (e), .Y (n_7));
  INVX1 g20(.A (agt_11), .Y (n_6));
  INVX1 g23(.A (agt_13), .Y (n_5));
  OAI21X1 g116(.A (n_7), .B (n_1), .C (n_6), .Y (a_gt_b));
  AOI21X1 g117(.A (e_15), .B (n_3), .C (agt), .Y (n_4));
  OAI21X1 g118(.A (n_8), .B (n_0), .C (n_5), .Y (n_3));
  AOI21X1 g119(.A (agt_24), .B (e_28), .C (agt_18), .Y (n_2));
  BUFX2 drc_bufs(.A (n_4), .Y (n_1));
  BUFX2 drc_bufs120(.A (n_2), .Y (n_0));
endmodule

module counter_WIDTH5_33(out, clk, en, rst, overflow);
  input clk, en, rst;
  output [4:0] out;
  output overflow;
  wire clk, en, rst;
  wire [4:0] out;
  wire overflow;
  wire n_0, n_3, n_4, n_5, n_6, n_7, n_8, n_9;
  wire n_10, n_11, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_22, n_32, n_33;
  DFFSR \out_reg[4] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_33), .Q
       (n_22));
  DFFSR \out_reg[3] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_16), .Q
       (n_21));
  INVX1 g81(.A (n_15), .Y (n_16));
  MUX2X1 g82(.A (n_13), .B (out[3]), .S (en), .Y (n_15));
  DFFSR \out_reg[2] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_11), .Q
       (n_20));
  HAX1 g85(.A (out[3]), .B (n_8), .YC (n_12), .YS (n_13));
  INVX1 g86(.A (n_10), .Y (n_11));
  MUX2X1 g87(.A (n_9), .B (out[2]), .S (en), .Y (n_10));
  DFFSR \out_reg[1] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_7), .Q
       (n_19));
  HAX1 g89(.A (out[2]), .B (n_4), .YC (n_8), .YS (n_9));
  INVX1 g90(.A (n_6), .Y (n_7));
  MUX2X1 g91(.A (n_5), .B (out[1]), .S (en), .Y (n_6));
  DFFSR \out_reg[0] (.R (n_3), .S (1'b1), .CLK (clk), .D (n_0), .Q
       (n_18));
  HAX1 g93(.A (out[1]), .B (out[0]), .YC (n_4), .YS (n_5));
  INVX1 g98(.A (rst), .Y (n_3));
  BUFX2 drc_bufs118(.A (n_22), .Y (out[4]));
  BUFX2 drc_bufs119(.A (n_18), .Y (out[0]));
  BUFX2 drc_bufs120(.A (n_19), .Y (out[1]));
  BUFX2 drc_bufs121(.A (n_20), .Y (out[2]));
  BUFX2 drc_bufs122(.A (n_21), .Y (out[3]));
  XOR2X1 g2(.A (en), .B (out[0]), .Y (n_0));
  XOR2X1 g128(.A (n_32), .B (out[4]), .Y (n_33));
  AND2X1 g3(.A (n_12), .B (en), .Y (n_32));
endmodule

module prg_5b_1(clk, rst, en, bin_in, sn_out, ctr_overflow);
  input clk, rst, en;
  input [4:0] bin_in;
  output sn_out, ctr_overflow;
  wire clk, rst, en;
  wire [4:0] bin_in;
  wire sn_out, ctr_overflow;
  wire [4:0] ctr4_out;
  wire n_9;
  comp_5b_1 comp4(.a_gt_b (sn_out), .a (bin_in), .b (ctr4_out));
  counter_WIDTH5_33 ctr4(.out (ctr4_out), .clk (clk), .en (en), .rst
       (rst), .overflow (n_9));
endmodule

module shift_reg_32b(clk, scan_in, wrap_mode, en, rst, shiftreg_out);
  input clk, scan_in, wrap_mode, en, rst;
  output [31:0] shiftreg_out;
  wire clk, scan_in, wrap_mode, en, rst;
  wire [31:0] shiftreg_out;
  wire n_0, n_34, n_35, n_36, n_37, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_58, n_59, n_60, n_61, n_62, n_63, n_64;
  wire n_65, n_66, n_67, n_68, n_69, n_70, n_71, n_72;
  wire n_73, n_74, n_75, n_76, n_77, n_78, n_79, n_80;
  wire n_81, n_82, n_83, n_84, n_85, n_86, n_87, n_88;
  wire n_89, n_90, n_91, n_92, n_93, n_94, n_95, n_96;
  wire n_97, n_98, n_99, n_100, n_102, n_103, n_104, n_105;
  wire n_106, n_107, n_108, n_109, n_110, n_111, n_112, n_113;
  wire n_114, n_115, n_116, n_117, n_118, n_119, n_120, n_121;
  wire n_122, n_123, n_124, n_125, n_126, n_127, n_128, n_129;
  wire n_130, n_131, n_132, shiftreg;
  DFFSR \shiftreg_reg[0] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_100),
       .Q (n_132));
  OAI21X1 g59(.A (n_35), .B (n_37), .C (n_0), .Y (n_100));
  DFFSR \shiftreg_reg[14] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_54),
       .Q (n_118));
  DFFSR \shiftreg_reg[15] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_97),
       .Q (n_117));
  DFFSR \shiftreg_reg[29] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_53),
       .Q (n_103));
  DFFSR \shiftreg_reg[2] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_99),
       .Q (n_130));
  DFFSR \shiftreg_reg[30] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_98),
       .Q (n_102));
  DFFSR \shiftreg_reg[31] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_96),
       .Q (shiftreg));
  DFFSR \shiftreg_reg[16] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_95),
       .Q (n_116));
  DFFSR \shiftreg_reg[3] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_94),
       .Q (n_129));
  DFFSR \shiftreg_reg[4] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_92),
       .Q (n_128));
  DFFSR \shiftreg_reg[17] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_93),
       .Q (n_115));
  DFFSR \shiftreg_reg[5] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_91),
       .Q (n_127));
  DFFSR \shiftreg_reg[6] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_90),
       .Q (n_126));
  DFFSR \shiftreg_reg[18] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_89),
       .Q (n_114));
  DFFSR \shiftreg_reg[19] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_87),
       .Q (n_113));
  DFFSR \shiftreg_reg[7] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_88),
       .Q (n_125));
  DFFSR \shiftreg_reg[8] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_86),
       .Q (n_124));
  DFFSR \shiftreg_reg[9] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_85),
       .Q (n_123));
  DFFSR \shiftreg_reg[1] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_84),
       .Q (n_131));
  DFFSR \shiftreg_reg[20] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_66),
       .Q (n_112));
  DFFSR \shiftreg_reg[10] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_67),
       .Q (n_122));
  DFFSR \shiftreg_reg[11] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_62),
       .Q (n_121));
  DFFSR \shiftreg_reg[21] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_65),
       .Q (n_111));
  DFFSR \shiftreg_reg[22] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_64),
       .Q (n_110));
  DFFSR \shiftreg_reg[23] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_63),
       .Q (n_109));
  DFFSR \shiftreg_reg[24] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_61),
       .Q (n_108));
  DFFSR \shiftreg_reg[12] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_60),
       .Q (n_120));
  DFFSR \shiftreg_reg[25] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_59),
       .Q (n_107));
  DFFSR \shiftreg_reg[26] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_57),
       .Q (n_106));
  DFFSR \shiftreg_reg[13] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_58),
       .Q (n_119));
  DFFSR \shiftreg_reg[27] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_56),
       .Q (n_105));
  DFFSR \shiftreg_reg[28] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_55),
       .Q (n_104));
  INVX1 g91(.A (n_83), .Y (n_99));
  INVX1 g92(.A (n_82), .Y (n_98));
  INVX1 g93(.A (n_81), .Y (n_97));
  INVX1 g94(.A (n_80), .Y (n_96));
  INVX1 g95(.A (n_79), .Y (n_95));
  INVX1 g96(.A (n_78), .Y (n_94));
  INVX1 g97(.A (n_77), .Y (n_93));
  INVX1 g98(.A (n_76), .Y (n_92));
  INVX1 g99(.A (n_75), .Y (n_91));
  INVX1 g100(.A (n_74), .Y (n_90));
  INVX1 g101(.A (n_73), .Y (n_89));
  INVX1 g102(.A (n_72), .Y (n_88));
  INVX1 g103(.A (n_71), .Y (n_87));
  INVX1 g104(.A (n_70), .Y (n_86));
  INVX1 g105(.A (n_69), .Y (n_85));
  INVX1 g106(.A (n_68), .Y (n_84));
  MUX2X1 g107(.A (shiftreg_out[2]), .B (shiftreg_out[1]), .S (n_35), .Y
       (n_83));
  MUX2X1 g108(.A (shiftreg_out[30]), .B (shiftreg_out[29]), .S (n_35),
       .Y (n_82));
  MUX2X1 g109(.A (shiftreg_out[15]), .B (shiftreg_out[14]), .S (n_35),
       .Y (n_81));
  MUX2X1 g110(.A (shiftreg_out[31]), .B (shiftreg_out[30]), .S (n_35),
       .Y (n_80));
  MUX2X1 g111(.A (shiftreg_out[16]), .B (shiftreg_out[15]), .S (n_35),
       .Y (n_79));
  MUX2X1 g112(.A (shiftreg_out[3]), .B (shiftreg_out[2]), .S (n_35), .Y
       (n_78));
  MUX2X1 g113(.A (shiftreg_out[17]), .B (shiftreg_out[16]), .S (n_35),
       .Y (n_77));
  MUX2X1 g114(.A (shiftreg_out[4]), .B (shiftreg_out[3]), .S (n_35), .Y
       (n_76));
  MUX2X1 g115(.A (shiftreg_out[5]), .B (shiftreg_out[4]), .S (n_35), .Y
       (n_75));
  MUX2X1 g116(.A (shiftreg_out[6]), .B (shiftreg_out[5]), .S (n_35), .Y
       (n_74));
  MUX2X1 g117(.A (shiftreg_out[18]), .B (shiftreg_out[17]), .S (n_35),
       .Y (n_73));
  MUX2X1 g118(.A (shiftreg_out[7]), .B (shiftreg_out[6]), .S (n_35), .Y
       (n_72));
  MUX2X1 g119(.A (shiftreg_out[19]), .B (shiftreg_out[18]), .S (n_35),
       .Y (n_71));
  MUX2X1 g120(.A (shiftreg_out[8]), .B (shiftreg_out[7]), .S (n_35), .Y
       (n_70));
  MUX2X1 g121(.A (shiftreg_out[9]), .B (shiftreg_out[8]), .S (n_35), .Y
       (n_69));
  MUX2X1 g122(.A (shiftreg_out[1]), .B (shiftreg_out[0]), .S (n_35), .Y
       (n_68));
  INVX1 g123(.A (n_52), .Y (n_67));
  INVX1 g124(.A (n_51), .Y (n_66));
  INVX1 g125(.A (n_50), .Y (n_65));
  INVX1 g126(.A (n_49), .Y (n_64));
  INVX1 g127(.A (n_48), .Y (n_63));
  INVX1 g128(.A (n_47), .Y (n_62));
  INVX1 g129(.A (n_46), .Y (n_61));
  INVX1 g130(.A (n_45), .Y (n_60));
  INVX1 g131(.A (n_44), .Y (n_59));
  INVX1 g132(.A (n_43), .Y (n_58));
  INVX1 g133(.A (n_42), .Y (n_57));
  INVX1 g134(.A (n_41), .Y (n_56));
  INVX1 g135(.A (n_40), .Y (n_55));
  INVX1 g136(.A (n_39), .Y (n_54));
  INVX1 g137(.A (n_38), .Y (n_53));
  MUX2X1 g138(.A (shiftreg_out[10]), .B (shiftreg_out[9]), .S (n_35),
       .Y (n_52));
  MUX2X1 g139(.A (shiftreg_out[20]), .B (shiftreg_out[19]), .S (n_35),
       .Y (n_51));
  MUX2X1 g140(.A (shiftreg_out[21]), .B (shiftreg_out[20]), .S (n_35),
       .Y (n_50));
  MUX2X1 g141(.A (shiftreg_out[22]), .B (shiftreg_out[21]), .S (n_35),
       .Y (n_49));
  MUX2X1 g142(.A (shiftreg_out[23]), .B (shiftreg_out[22]), .S (n_35),
       .Y (n_48));
  MUX2X1 g143(.A (shiftreg_out[11]), .B (shiftreg_out[10]), .S (n_35),
       .Y (n_47));
  MUX2X1 g144(.A (shiftreg_out[24]), .B (shiftreg_out[23]), .S (n_35),
       .Y (n_46));
  MUX2X1 g145(.A (shiftreg_out[12]), .B (shiftreg_out[11]), .S (n_35),
       .Y (n_45));
  MUX2X1 g146(.A (shiftreg_out[25]), .B (shiftreg_out[24]), .S (n_35),
       .Y (n_44));
  MUX2X1 g147(.A (shiftreg_out[13]), .B (shiftreg_out[12]), .S (n_35),
       .Y (n_43));
  MUX2X1 g148(.A (shiftreg_out[26]), .B (shiftreg_out[25]), .S (n_35),
       .Y (n_42));
  MUX2X1 g149(.A (shiftreg_out[27]), .B (shiftreg_out[26]), .S (n_35),
       .Y (n_41));
  MUX2X1 g150(.A (shiftreg_out[28]), .B (shiftreg_out[27]), .S (n_35),
       .Y (n_40));
  MUX2X1 g151(.A (shiftreg_out[14]), .B (shiftreg_out[13]), .S (n_35),
       .Y (n_39));
  MUX2X1 g152(.A (shiftreg_out[29]), .B (shiftreg_out[28]), .S (n_35),
       .Y (n_38));
  MUX2X1 g153(.A (shiftreg_out[31]), .B (scan_in), .S (wrap_mode), .Y
       (n_37));
  NAND2X1 g154(.A (n_35), .B (shiftreg_out[0]), .Y (n_36));
  INVX1 g155(.A (en), .Y (n_35));
  INVX1 g156(.A (rst), .Y (n_34));
  BUFX2 drc_bufs284(.A (n_36), .Y (n_0));
  BUFX2 drc_bufs285(.A (n_132), .Y (shiftreg_out[0]));
  BUFX2 drc_bufs286(.A (n_131), .Y (shiftreg_out[1]));
  BUFX2 drc_bufs287(.A (n_129), .Y (shiftreg_out[3]));
  BUFX2 drc_bufs288(.A (n_102), .Y (shiftreg_out[30]));
  BUFX2 drc_bufs289(.A (n_103), .Y (shiftreg_out[29]));
  BUFX2 drc_bufs290(.A (n_104), .Y (shiftreg_out[28]));
  BUFX2 drc_bufs291(.A (n_105), .Y (shiftreg_out[27]));
  BUFX2 drc_bufs292(.A (n_106), .Y (shiftreg_out[26]));
  BUFX2 drc_bufs293(.A (n_107), .Y (shiftreg_out[25]));
  BUFX2 drc_bufs294(.A (n_108), .Y (shiftreg_out[24]));
  BUFX2 drc_bufs295(.A (n_109), .Y (shiftreg_out[23]));
  BUFX2 drc_bufs296(.A (n_110), .Y (shiftreg_out[22]));
  BUFX2 drc_bufs297(.A (n_111), .Y (shiftreg_out[21]));
  BUFX2 drc_bufs298(.A (n_112), .Y (shiftreg_out[20]));
  BUFX2 drc_bufs299(.A (n_113), .Y (shiftreg_out[19]));
  BUFX2 drc_bufs300(.A (n_114), .Y (shiftreg_out[18]));
  BUFX2 drc_bufs301(.A (n_115), .Y (shiftreg_out[17]));
  BUFX2 drc_bufs302(.A (n_116), .Y (shiftreg_out[16]));
  BUFX2 drc_bufs303(.A (n_125), .Y (shiftreg_out[7]));
  BUFX2 drc_bufs304(.A (n_118), .Y (shiftreg_out[14]));
  BUFX2 drc_bufs305(.A (n_119), .Y (shiftreg_out[13]));
  BUFX2 drc_bufs306(.A (n_120), .Y (shiftreg_out[12]));
  BUFX2 drc_bufs307(.A (n_121), .Y (shiftreg_out[11]));
  BUFX2 drc_bufs308(.A (n_122), .Y (shiftreg_out[10]));
  BUFX2 drc_bufs309(.A (n_123), .Y (shiftreg_out[9]));
  BUFX2 drc_bufs310(.A (n_124), .Y (shiftreg_out[8]));
  BUFX2 drc_bufs311(.A (n_117), .Y (shiftreg_out[15]));
  BUFX2 drc_bufs312(.A (n_126), .Y (shiftreg_out[6]));
  BUFX2 drc_bufs313(.A (n_127), .Y (shiftreg_out[5]));
  BUFX2 drc_bufs314(.A (n_128), .Y (shiftreg_out[4]));
  BUFX2 drc_bufs315(.A (shiftreg), .Y (shiftreg_out[31]));
  BUFX2 drc_bufs316(.A (n_130), .Y (shiftreg_out[2]));
endmodule

module shift_reg_32b_1(clk, scan_in, wrap_mode, en, rst, shiftreg_out);
  input clk, scan_in, wrap_mode, en, rst;
  output [31:0] shiftreg_out;
  wire clk, scan_in, wrap_mode, en, rst;
  wire [31:0] shiftreg_out;
  wire n_0, n_34, n_35, n_36, n_37, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_58, n_59, n_60, n_61, n_62, n_63, n_64;
  wire n_65, n_66, n_67, n_68, n_69, n_70, n_71, n_72;
  wire n_73, n_74, n_75, n_76, n_77, n_78, n_79, n_80;
  wire n_81, n_82, n_83, n_84, n_85, n_86, n_87, n_88;
  wire n_89, n_90, n_91, n_92, n_93, n_94, n_95, n_96;
  wire n_97, n_98, n_99, n_100, n_102, n_103, n_104, n_105;
  wire n_106, n_107, n_108, n_109, n_110, n_111, n_112, n_113;
  wire n_114, n_115, n_116, n_117, n_118, n_119, n_120, n_121;
  wire n_122, n_123, n_124, n_125, n_126, n_127, n_128, n_129;
  wire n_130, n_131, n_132, shiftreg;
  DFFSR \shiftreg_reg[0] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_100),
       .Q (n_132));
  OAI21X1 g59(.A (n_35), .B (n_37), .C (n_0), .Y (n_100));
  DFFSR \shiftreg_reg[14] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_54),
       .Q (n_118));
  DFFSR \shiftreg_reg[15] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_97),
       .Q (n_117));
  DFFSR \shiftreg_reg[29] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_53),
       .Q (n_103));
  DFFSR \shiftreg_reg[2] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_99),
       .Q (n_130));
  DFFSR \shiftreg_reg[30] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_98),
       .Q (n_102));
  DFFSR \shiftreg_reg[31] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_96),
       .Q (shiftreg));
  DFFSR \shiftreg_reg[16] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_95),
       .Q (n_116));
  DFFSR \shiftreg_reg[3] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_94),
       .Q (n_129));
  DFFSR \shiftreg_reg[4] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_92),
       .Q (n_128));
  DFFSR \shiftreg_reg[17] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_93),
       .Q (n_115));
  DFFSR \shiftreg_reg[5] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_91),
       .Q (n_127));
  DFFSR \shiftreg_reg[6] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_90),
       .Q (n_126));
  DFFSR \shiftreg_reg[18] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_89),
       .Q (n_114));
  DFFSR \shiftreg_reg[19] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_87),
       .Q (n_113));
  DFFSR \shiftreg_reg[7] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_88),
       .Q (n_125));
  DFFSR \shiftreg_reg[8] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_86),
       .Q (n_124));
  DFFSR \shiftreg_reg[9] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_85),
       .Q (n_123));
  DFFSR \shiftreg_reg[1] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_84),
       .Q (n_131));
  DFFSR \shiftreg_reg[20] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_66),
       .Q (n_112));
  DFFSR \shiftreg_reg[10] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_67),
       .Q (n_122));
  DFFSR \shiftreg_reg[11] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_62),
       .Q (n_121));
  DFFSR \shiftreg_reg[21] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_65),
       .Q (n_111));
  DFFSR \shiftreg_reg[22] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_64),
       .Q (n_110));
  DFFSR \shiftreg_reg[23] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_63),
       .Q (n_109));
  DFFSR \shiftreg_reg[24] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_61),
       .Q (n_108));
  DFFSR \shiftreg_reg[12] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_60),
       .Q (n_120));
  DFFSR \shiftreg_reg[25] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_59),
       .Q (n_107));
  DFFSR \shiftreg_reg[26] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_57),
       .Q (n_106));
  DFFSR \shiftreg_reg[13] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_58),
       .Q (n_119));
  DFFSR \shiftreg_reg[27] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_56),
       .Q (n_105));
  DFFSR \shiftreg_reg[28] (.R (n_34), .S (1'b1), .CLK (clk), .D (n_55),
       .Q (n_104));
  INVX1 g91(.A (n_83), .Y (n_99));
  INVX1 g92(.A (n_82), .Y (n_98));
  INVX1 g93(.A (n_81), .Y (n_97));
  INVX1 g94(.A (n_80), .Y (n_96));
  INVX1 g95(.A (n_79), .Y (n_95));
  INVX1 g96(.A (n_78), .Y (n_94));
  INVX1 g97(.A (n_77), .Y (n_93));
  INVX1 g98(.A (n_76), .Y (n_92));
  INVX1 g99(.A (n_75), .Y (n_91));
  INVX1 g100(.A (n_74), .Y (n_90));
  INVX1 g101(.A (n_73), .Y (n_89));
  INVX1 g102(.A (n_72), .Y (n_88));
  INVX1 g103(.A (n_71), .Y (n_87));
  INVX1 g104(.A (n_70), .Y (n_86));
  INVX1 g105(.A (n_69), .Y (n_85));
  INVX1 g106(.A (n_68), .Y (n_84));
  MUX2X1 g107(.A (shiftreg_out[2]), .B (shiftreg_out[1]), .S (n_35), .Y
       (n_83));
  MUX2X1 g108(.A (shiftreg_out[30]), .B (shiftreg_out[29]), .S (n_35),
       .Y (n_82));
  MUX2X1 g109(.A (shiftreg_out[15]), .B (shiftreg_out[14]), .S (n_35),
       .Y (n_81));
  MUX2X1 g110(.A (shiftreg_out[31]), .B (shiftreg_out[30]), .S (n_35),
       .Y (n_80));
  MUX2X1 g111(.A (shiftreg_out[16]), .B (shiftreg_out[15]), .S (n_35),
       .Y (n_79));
  MUX2X1 g112(.A (shiftreg_out[3]), .B (shiftreg_out[2]), .S (n_35), .Y
       (n_78));
  MUX2X1 g113(.A (shiftreg_out[17]), .B (shiftreg_out[16]), .S (n_35),
       .Y (n_77));
  MUX2X1 g114(.A (shiftreg_out[4]), .B (shiftreg_out[3]), .S (n_35), .Y
       (n_76));
  MUX2X1 g115(.A (shiftreg_out[5]), .B (shiftreg_out[4]), .S (n_35), .Y
       (n_75));
  MUX2X1 g116(.A (shiftreg_out[6]), .B (shiftreg_out[5]), .S (n_35), .Y
       (n_74));
  MUX2X1 g117(.A (shiftreg_out[18]), .B (shiftreg_out[17]), .S (n_35),
       .Y (n_73));
  MUX2X1 g118(.A (shiftreg_out[7]), .B (shiftreg_out[6]), .S (n_35), .Y
       (n_72));
  MUX2X1 g119(.A (shiftreg_out[19]), .B (shiftreg_out[18]), .S (n_35),
       .Y (n_71));
  MUX2X1 g120(.A (shiftreg_out[8]), .B (shiftreg_out[7]), .S (n_35), .Y
       (n_70));
  MUX2X1 g121(.A (shiftreg_out[9]), .B (shiftreg_out[8]), .S (n_35), .Y
       (n_69));
  MUX2X1 g122(.A (shiftreg_out[1]), .B (shiftreg_out[0]), .S (n_35), .Y
       (n_68));
  INVX1 g123(.A (n_52), .Y (n_67));
  INVX1 g124(.A (n_51), .Y (n_66));
  INVX1 g125(.A (n_50), .Y (n_65));
  INVX1 g126(.A (n_49), .Y (n_64));
  INVX1 g127(.A (n_48), .Y (n_63));
  INVX1 g128(.A (n_47), .Y (n_62));
  INVX1 g129(.A (n_46), .Y (n_61));
  INVX1 g130(.A (n_45), .Y (n_60));
  INVX1 g131(.A (n_44), .Y (n_59));
  INVX1 g132(.A (n_43), .Y (n_58));
  INVX1 g133(.A (n_42), .Y (n_57));
  INVX1 g134(.A (n_41), .Y (n_56));
  INVX1 g135(.A (n_40), .Y (n_55));
  INVX1 g136(.A (n_39), .Y (n_54));
  INVX1 g137(.A (n_38), .Y (n_53));
  MUX2X1 g138(.A (shiftreg_out[10]), .B (shiftreg_out[9]), .S (n_35),
       .Y (n_52));
  MUX2X1 g139(.A (shiftreg_out[20]), .B (shiftreg_out[19]), .S (n_35),
       .Y (n_51));
  MUX2X1 g140(.A (shiftreg_out[21]), .B (shiftreg_out[20]), .S (n_35),
       .Y (n_50));
  MUX2X1 g141(.A (shiftreg_out[22]), .B (shiftreg_out[21]), .S (n_35),
       .Y (n_49));
  MUX2X1 g142(.A (shiftreg_out[23]), .B (shiftreg_out[22]), .S (n_35),
       .Y (n_48));
  MUX2X1 g143(.A (shiftreg_out[11]), .B (shiftreg_out[10]), .S (n_35),
       .Y (n_47));
  MUX2X1 g144(.A (shiftreg_out[24]), .B (shiftreg_out[23]), .S (n_35),
       .Y (n_46));
  MUX2X1 g145(.A (shiftreg_out[12]), .B (shiftreg_out[11]), .S (n_35),
       .Y (n_45));
  MUX2X1 g146(.A (shiftreg_out[25]), .B (shiftreg_out[24]), .S (n_35),
       .Y (n_44));
  MUX2X1 g147(.A (shiftreg_out[13]), .B (shiftreg_out[12]), .S (n_35),
       .Y (n_43));
  MUX2X1 g148(.A (shiftreg_out[26]), .B (shiftreg_out[25]), .S (n_35),
       .Y (n_42));
  MUX2X1 g149(.A (shiftreg_out[27]), .B (shiftreg_out[26]), .S (n_35),
       .Y (n_41));
  MUX2X1 g150(.A (shiftreg_out[28]), .B (shiftreg_out[27]), .S (n_35),
       .Y (n_40));
  MUX2X1 g151(.A (shiftreg_out[14]), .B (shiftreg_out[13]), .S (n_35),
       .Y (n_39));
  MUX2X1 g152(.A (shiftreg_out[29]), .B (shiftreg_out[28]), .S (n_35),
       .Y (n_38));
  MUX2X1 g153(.A (shiftreg_out[31]), .B (scan_in), .S (wrap_mode), .Y
       (n_37));
  NAND2X1 g154(.A (n_35), .B (shiftreg_out[0]), .Y (n_36));
  INVX1 g155(.A (en), .Y (n_35));
  INVX1 g156(.A (rst), .Y (n_34));
  BUFX2 drc_bufs284(.A (n_36), .Y (n_0));
  BUFX2 drc_bufs285(.A (n_132), .Y (shiftreg_out[0]));
  BUFX2 drc_bufs286(.A (n_131), .Y (shiftreg_out[1]));
  BUFX2 drc_bufs287(.A (n_129), .Y (shiftreg_out[3]));
  BUFX2 drc_bufs288(.A (n_102), .Y (shiftreg_out[30]));
  BUFX2 drc_bufs289(.A (n_103), .Y (shiftreg_out[29]));
  BUFX2 drc_bufs290(.A (n_104), .Y (shiftreg_out[28]));
  BUFX2 drc_bufs291(.A (n_105), .Y (shiftreg_out[27]));
  BUFX2 drc_bufs292(.A (n_106), .Y (shiftreg_out[26]));
  BUFX2 drc_bufs293(.A (n_107), .Y (shiftreg_out[25]));
  BUFX2 drc_bufs294(.A (n_108), .Y (shiftreg_out[24]));
  BUFX2 drc_bufs295(.A (n_109), .Y (shiftreg_out[23]));
  BUFX2 drc_bufs296(.A (n_110), .Y (shiftreg_out[22]));
  BUFX2 drc_bufs297(.A (n_111), .Y (shiftreg_out[21]));
  BUFX2 drc_bufs298(.A (n_112), .Y (shiftreg_out[20]));
  BUFX2 drc_bufs299(.A (n_113), .Y (shiftreg_out[19]));
  BUFX2 drc_bufs300(.A (n_114), .Y (shiftreg_out[18]));
  BUFX2 drc_bufs301(.A (n_115), .Y (shiftreg_out[17]));
  BUFX2 drc_bufs302(.A (n_116), .Y (shiftreg_out[16]));
  BUFX2 drc_bufs303(.A (n_125), .Y (shiftreg_out[7]));
  BUFX2 drc_bufs304(.A (n_118), .Y (shiftreg_out[14]));
  BUFX2 drc_bufs305(.A (n_119), .Y (shiftreg_out[13]));
  BUFX2 drc_bufs306(.A (n_120), .Y (shiftreg_out[12]));
  BUFX2 drc_bufs307(.A (n_121), .Y (shiftreg_out[11]));
  BUFX2 drc_bufs308(.A (n_122), .Y (shiftreg_out[10]));
  BUFX2 drc_bufs309(.A (n_123), .Y (shiftreg_out[9]));
  BUFX2 drc_bufs310(.A (n_124), .Y (shiftreg_out[8]));
  BUFX2 drc_bufs311(.A (n_117), .Y (shiftreg_out[15]));
  BUFX2 drc_bufs312(.A (n_126), .Y (shiftreg_out[6]));
  BUFX2 drc_bufs313(.A (n_127), .Y (shiftreg_out[5]));
  BUFX2 drc_bufs314(.A (n_128), .Y (shiftreg_out[4]));
  BUFX2 drc_bufs315(.A (shiftreg), .Y (shiftreg_out[31]));
  BUFX2 drc_bufs316(.A (n_130), .Y (shiftreg_out[2]));
endmodule

module pipe_mul_5b_full_top(clk, rst, en, output_gate, input_bin_a,
     input_bin_b, input_bin_c, wrap_mode_a, wrap_mode_b, en_sr_a,
     en_sr_b, rst_out, bin_out);
  input clk, rst, en, output_gate, wrap_mode_a, wrap_mode_b, en_sr_a,
       en_sr_b, rst_out;
  input [4:0] input_bin_a, input_bin_b, input_bin_c;
  output [9:0] bin_out;
  wire clk, rst, en, output_gate, wrap_mode_a, wrap_mode_b, en_sr_a,
       en_sr_b, rst_out;
  wire [4:0] input_bin_a, input_bin_b, input_bin_c;
  wire [9:0] bin_out;
  wire [31:0] sr_mul_out;
  wire [9:0] bin_out_int;
  wire [31:0] sr_out_a;
  wire [31:0] sr_out_b;
  wire UNCONNECTED1, UNCONNECTED2, UNCONNECTED3, UNCONNECTED4,
       UNCONNECTED5, UNCONNECTED6, UNCONNECTED7, UNCONNECTED8;
  wire UNCONNECTED9, UNCONNECTED10, UNCONNECTED11, UNCONNECTED12,
       UNCONNECTED13, UNCONNECTED14, UNCONNECTED15, UNCONNECTED16;
  wire UNCONNECTED17, UNCONNECTED18, UNCONNECTED19, UNCONNECTED20,
       UNCONNECTED21, UNCONNECTED22, ctr4_overflow_a, ctr4_overflow_b;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, sn_out_a, sn_out_b;
  ctr_out_bank_32 dut_ctr_out(.clk (clk), .rst (rst_out), .en
       (output_gate), .mul_in (sr_mul_out), .bin_out ({UNCONNECTED22,
       UNCONNECTED21, UNCONNECTED20, UNCONNECTED19, UNCONNECTED18,
       UNCONNECTED17, UNCONNECTED16, UNCONNECTED15, UNCONNECTED14,
       UNCONNECTED13, UNCONNECTED12, UNCONNECTED11, UNCONNECTED10,
       UNCONNECTED9, UNCONNECTED8, UNCONNECTED7, UNCONNECTED6,
       UNCONNECTED5, UNCONNECTED4, UNCONNECTED3, UNCONNECTED2,
       UNCONNECTED1, bin_out_int}));
  pipe_mul_32b dut_pipe_mul(.a (sr_out_a), .b (sr_out_b), .y
       (sr_mul_out));
  prg_5b dut_prg5b_a(.clk (clk), .rst (rst), .en (en), .bin_in
       (input_bin_a), .sn_out (sn_out_a), .ctr_overflow
       (ctr4_overflow_a));
  prg_5b_1 dut_prg5b_b(.clk (clk), .rst (rst), .en (en), .bin_in
       (input_bin_b), .sn_out (sn_out_b), .ctr_overflow
       (ctr4_overflow_b));
  shift_reg_32b dut_sr_a(.clk (clk), .scan_in (sn_out_a), .wrap_mode
       (wrap_mode_a), .en (en_sr_a), .rst (rst), .shiftreg_out
       (sr_out_a));
  shift_reg_32b_1 dut_sr_b(.clk (clk), .scan_in (sn_out_b), .wrap_mode
       (wrap_mode_b), .en (en_sr_b), .rst (rst), .shiftreg_out
       (sr_out_b));
  XOR2X1 g428(.A (n_8), .B (bin_out_int[9]), .Y (bin_out[9]));
  HAX1 g429(.A (n_7), .B (bin_out_int[8]), .YC (n_8), .YS (bin_out[8]));
  HAX1 g430(.A (bin_out_int[7]), .B (n_6), .YC (n_7), .YS (bin_out[7]));
  HAX1 g431(.A (bin_out_int[6]), .B (n_5), .YC (n_6), .YS (bin_out[6]));
  HAX1 g432(.A (bin_out_int[5]), .B (n_4), .YC (n_5), .YS (bin_out[5]));
  FAX1 g433(.A (input_bin_c[4]), .B (bin_out_int[4]), .C (n_3), .YC
       (n_4), .YS (bin_out[4]));
  FAX1 g434(.A (input_bin_c[3]), .B (n_2), .C (bin_out_int[3]), .YC
       (n_3), .YS (bin_out[3]));
  FAX1 g435(.A (input_bin_c[2]), .B (bin_out_int[2]), .C (n_1), .YC
       (n_2), .YS (bin_out[2]));
  FAX1 g436(.A (input_bin_c[1]), .B (n_0), .C (bin_out_int[1]), .YC
       (n_1), .YS (bin_out[1]));
  HAX1 g437(.A (input_bin_c[0]), .B (bin_out_int[0]), .YC (n_0), .YS
       (bin_out[0]));
endmodule

