{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 19:43:44 2024 " "Info: Processing started: Thu Jul 04 19:43:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PUC1-24 -c PUC1-24 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PUC1-24 -c PUC1-24 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|port_io\[7\]\$latch " "Warning: Node \"port_io:inst12\|port_io\[7\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|port_io\[6\]\$latch " "Warning: Node \"port_io:inst12\|port_io\[6\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|port_io\[5\]\$latch " "Warning: Node \"port_io:inst12\|port_io\[5\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|port_io\[4\]\$latch " "Warning: Node \"port_io:inst12\|port_io\[4\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|port_io\[3\]\$latch " "Warning: Node \"port_io:inst12\|port_io\[3\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|port_io\[2\]\$latch " "Warning: Node \"port_io:inst12\|port_io\[2\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|port_io\[1\]\$latch " "Warning: Node \"port_io:inst12\|port_io\[1\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|port_io\[0\]\$latch " "Warning: Node \"port_io:inst12\|port_io\[0\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|port_io\[7\]\$latch " "Warning: Node \"port_io:inst13\|port_io\[7\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|port_io\[6\]\$latch " "Warning: Node \"port_io:inst13\|port_io\[6\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|port_io\[5\]\$latch " "Warning: Node \"port_io:inst13\|port_io\[5\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|port_io\[4\]\$latch " "Warning: Node \"port_io:inst13\|port_io\[4\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|port_io\[3\]\$latch " "Warning: Node \"port_io:inst13\|port_io\[3\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|port_io\[2\]\$latch " "Warning: Node \"port_io:inst13\|port_io\[2\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|port_io\[1\]\$latch " "Warning: Node \"port_io:inst13\|port_io\[1\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|port_io\[0\]\$latch " "Warning: Node \"port_io:inst13\|port_io\[0\]\$latch\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50 " "Info: Assuming node \"clk_50\" is an undefined clock" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 56 288 456 72 "clk_50" "" } } } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|dir_reg\[6\] " "Info: Detected ripple clock \"port_io:inst12\|dir_reg\[6\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|dir_reg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst13\|dir_reg\[6\] " "Info: Detected ripple clock \"port_io:inst13\|dir_reg\[6\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|dir_reg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|dir_reg\[2\] " "Info: Detected ripple clock \"port_io:inst12\|dir_reg\[2\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|dir_reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst13\|dir_reg\[2\] " "Info: Detected ripple clock \"port_io:inst13\|dir_reg\[2\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|dir_reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|dir_reg\[3\] " "Info: Detected ripple clock \"port_io:inst12\|dir_reg\[3\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|dir_reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst13\|dir_reg\[3\] " "Info: Detected ripple clock \"port_io:inst13\|dir_reg\[3\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|dir_reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|dir_reg\[5\] " "Info: Detected ripple clock \"port_io:inst12\|dir_reg\[5\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|dir_reg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst13\|dir_reg\[5\] " "Info: Detected ripple clock \"port_io:inst13\|dir_reg\[5\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|dir_reg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|dir_reg\[4\] " "Info: Detected ripple clock \"port_io:inst12\|dir_reg\[4\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|dir_reg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst13\|dir_reg\[4\] " "Info: Detected ripple clock \"port_io:inst13\|dir_reg\[4\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|dir_reg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst13\|dir_reg\[7\] " "Info: Detected ripple clock \"port_io:inst13\|dir_reg\[7\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|dir_reg\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|dir_reg\[7\] " "Info: Detected ripple clock \"port_io:inst12\|dir_reg\[7\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|dir_reg\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|dir_reg\[1\] " "Info: Detected ripple clock \"port_io:inst12\|dir_reg\[1\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|dir_reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst13\|dir_reg\[1\] " "Info: Detected ripple clock \"port_io:inst13\|dir_reg\[1\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|dir_reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst13\|dir_reg\[0\] " "Info: Detected ripple clock \"port_io:inst13\|dir_reg\[0\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|dir_reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|dir_reg\[0\] " "Info: Detected ripple clock \"port_io:inst12\|dir_reg\[0\]\" as buffer" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/user/desktop/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|dir_reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50 memory rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_0bg1:auto_generated\|q_a\[0\] register ram_256x8:inst11\|ram\[82\]\[4\] 76.64 MHz 13.048 ns Internal " "Info: Clock \"clk_50\" has Internal fmax of 76.64 MHz between source memory \"rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_0bg1:auto_generated\|q_a\[0\]\" and destination register \"ram_256x8:inst11\|ram\[82\]\[4\]\" (period= 13.048 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.830 ns + Longest memory register " "Info: + Longest memory to register delay is 12.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_0bg1:auto_generated\|q_a\[0\] 1 MEM M4K_X26_Y19 269 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y19; Fanout = 269; MEM Node = 'rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_0bg1:auto_generated\|q_a\[0\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_0bg1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_0bg1.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/altsyncram_0bg1.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.802 ns) + CELL(0.150 ns) 2.040 ns ram_256x8:inst11\|Mux3~96 2 COMB LCCOMB_X34_Y14_N20 1 " "Info: 2: + IC(1.802 ns) + CELL(0.150 ns) = 2.040 ns; Loc. = LCCOMB_X34_Y14_N20; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux3~96'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_0bg1:auto_generated|q_a[0] ram_256x8:inst11|Mux3~96 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.150 ns) 3.359 ns ram_256x8:inst11\|Mux3~97 3 COMB LCCOMB_X25_Y14_N22 1 " "Info: 3: + IC(1.169 ns) + CELL(0.150 ns) = 3.359 ns; Loc. = LCCOMB_X25_Y14_N22; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux3~97'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { ram_256x8:inst11|Mux3~96 ram_256x8:inst11|Mux3~97 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.150 ns) 4.260 ns ram_256x8:inst11\|Mux3~100 4 COMB LCCOMB_X25_Y18_N0 1 " "Info: 4: + IC(0.751 ns) + CELL(0.150 ns) = 4.260 ns; Loc. = LCCOMB_X25_Y18_N0; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux3~100'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { ram_256x8:inst11|Mux3~97 ram_256x8:inst11|Mux3~100 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 4.658 ns ram_256x8:inst11\|Mux3~103 5 COMB LCCOMB_X25_Y18_N12 1 " "Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 4.658 ns; Loc. = LCCOMB_X25_Y18_N12; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux3~103'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { ram_256x8:inst11|Mux3~100 ram_256x8:inst11|Mux3~103 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.150 ns) 6.046 ns ram_256x8:inst11\|Mux3~114 6 COMB LCCOMB_X30_Y15_N6 1 " "Info: 6: + IC(1.238 ns) + CELL(0.150 ns) = 6.046 ns; Loc. = LCCOMB_X30_Y15_N6; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux3~114'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { ram_256x8:inst11|Mux3~103 ram_256x8:inst11|Mux3~114 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 6.436 ns ram_256x8:inst11\|Mux3~125 7 COMB LCCOMB_X30_Y15_N24 1 " "Info: 7: + IC(0.240 ns) + CELL(0.150 ns) = 6.436 ns; Loc. = LCCOMB_X30_Y15_N24; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux3~125'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { ram_256x8:inst11|Mux3~114 ram_256x8:inst11|Mux3~125 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.150 ns) 8.043 ns ram_256x8:inst11\|Mux3~126 8 COMB LCCOMB_X43_Y18_N18 1 " "Info: 8: + IC(1.457 ns) + CELL(0.150 ns) = 8.043 ns; Loc. = LCCOMB_X43_Y18_N18; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux3~126'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { ram_256x8:inst11|Mux3~125 ram_256x8:inst11|Mux3~126 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 8.433 ns ram_256x8:inst11\|Mux3~169 9 COMB LCCOMB_X43_Y18_N12 1 " "Info: 9: + IC(0.240 ns) + CELL(0.150 ns) = 8.433 ns; Loc. = LCCOMB_X43_Y18_N12; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux3~169'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { ram_256x8:inst11|Mux3~126 ram_256x8:inst11|Mux3~169 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 8.826 ns inst6\[4\]~22 10 COMB LCCOMB_X43_Y18_N6 1 " "Info: 10: + IC(0.243 ns) + CELL(0.150 ns) = 8.826 ns; Loc. = LCCOMB_X43_Y18_N6; Fanout = 1; COMB Node = 'inst6\[4\]~22'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { ram_256x8:inst11|Mux3~169 inst6[4]~22 } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 144 560 608 176 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 9.218 ns inst6\[4\]~23 11 COMB LCCOMB_X43_Y18_N8 3 " "Info: 11: + IC(0.242 ns) + CELL(0.150 ns) = 9.218 ns; Loc. = LCCOMB_X43_Y18_N8; Fanout = 3; COMB Node = 'inst6\[4\]~23'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { inst6[4]~22 inst6[4]~23 } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 144 560 608 176 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(0.149 ns) 10.813 ns inst6\[4\]~33 12 COMB LCCOMB_X31_Y19_N26 260 " "Info: 12: + IC(1.446 ns) + CELL(0.149 ns) = 10.813 ns; Loc. = LCCOMB_X31_Y19_N26; Fanout = 260; COMB Node = 'inst6\[4\]~33'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { inst6[4]~23 inst6[4]~33 } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 144 560 608 176 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.651 ns) + CELL(0.366 ns) 12.830 ns ram_256x8:inst11\|ram\[82\]\[4\] 13 REG LCFF_X25_Y14_N23 1 " "Info: 13: + IC(1.651 ns) + CELL(0.366 ns) = 12.830 ns; Loc. = LCFF_X25_Y14_N23; Fanout = 1; REG Node = 'ram_256x8:inst11\|ram\[82\]\[4\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.017 ns" { inst6[4]~33 ram_256x8:inst11|ram[82][4] } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.103 ns ( 16.39 % ) " "Info: Total cell delay = 2.103 ns ( 16.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.727 ns ( 83.61 % ) " "Info: Total interconnect delay = 10.727 ns ( 83.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.830 ns" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_0bg1:auto_generated|q_a[0] ram_256x8:inst11|Mux3~96 ram_256x8:inst11|Mux3~97 ram_256x8:inst11|Mux3~100 ram_256x8:inst11|Mux3~103 ram_256x8:inst11|Mux3~114 ram_256x8:inst11|Mux3~125 ram_256x8:inst11|Mux3~126 ram_256x8:inst11|Mux3~169 inst6[4]~22 inst6[4]~23 inst6[4]~33 ram_256x8:inst11|ram[82][4] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.830 ns" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_0bg1:auto_generated|q_a[0] {} ram_256x8:inst11|Mux3~96 {} ram_256x8:inst11|Mux3~97 {} ram_256x8:inst11|Mux3~100 {} ram_256x8:inst11|Mux3~103 {} ram_256x8:inst11|Mux3~114 {} ram_256x8:inst11|Mux3~125 {} ram_256x8:inst11|Mux3~126 {} ram_256x8:inst11|Mux3~169 {} inst6[4]~22 {} inst6[4]~23 {} inst6[4]~33 {} ram_256x8:inst11|ram[82][4] {} } { 0.000ns 1.802ns 1.169ns 0.751ns 0.248ns 1.238ns 0.240ns 1.457ns 0.240ns 0.243ns 0.242ns 1.446ns 1.651ns } { 0.088ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.149ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.045 ns - Smallest " "Info: - Smallest clock skew is -0.045 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 destination 2.681 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_P2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 17; CLK Node = 'clk_50'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 56 288 456 72 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50~clkctrl 2 COMB CLKCTRL_G3 2246 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2246; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 56 288 456 72 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns ram_256x8:inst11\|ram\[82\]\[4\] 3 REG LCFF_X25_Y14_N23 1 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X25_Y14_N23; Fanout = 1; REG Node = 'ram_256x8:inst11\|ram\[82\]\[4\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk_50~clkctrl ram_256x8:inst11|ram[82][4] } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk_50 clk_50~clkctrl ram_256x8:inst11|ram[82][4] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} ram_256x8:inst11|ram[82][4] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 source 2.726 ns - Longest memory " "Info: - Longest clock path from clock \"clk_50\" to source memory is 2.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_P2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 17; CLK Node = 'clk_50'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 56 288 456 72 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50~clkctrl 2 COMB CLKCTRL_G3 2246 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2246; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 56 288 456 72 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.635 ns) 2.726 ns rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_0bg1:auto_generated\|q_a\[0\] 3 MEM M4K_X26_Y19 269 " "Info: 3: + IC(0.974 ns) + CELL(0.635 ns) = 2.726 ns; Loc. = M4K_X26_Y19; Fanout = 269; MEM Node = 'rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_0bg1:auto_generated\|q_a\[0\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { clk_50~clkctrl rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_0bg1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_0bg1.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/altsyncram_0bg1.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 59.94 % ) " "Info: Total cell delay = 1.634 ns ( 59.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.092 ns ( 40.06 % ) " "Info: Total interconnect delay = 1.092 ns ( 40.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { clk_50 clk_50~clkctrl rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_0bg1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_0bg1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.118ns 0.974ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk_50 clk_50~clkctrl ram_256x8:inst11|ram[82][4] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} ram_256x8:inst11|ram[82][4] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { clk_50 clk_50~clkctrl rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_0bg1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_0bg1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.118ns 0.974ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_0bg1.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/altsyncram_0bg1.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.830 ns" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_0bg1:auto_generated|q_a[0] ram_256x8:inst11|Mux3~96 ram_256x8:inst11|Mux3~97 ram_256x8:inst11|Mux3~100 ram_256x8:inst11|Mux3~103 ram_256x8:inst11|Mux3~114 ram_256x8:inst11|Mux3~125 ram_256x8:inst11|Mux3~126 ram_256x8:inst11|Mux3~169 inst6[4]~22 inst6[4]~23 inst6[4]~33 ram_256x8:inst11|ram[82][4] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.830 ns" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_0bg1:auto_generated|q_a[0] {} ram_256x8:inst11|Mux3~96 {} ram_256x8:inst11|Mux3~97 {} ram_256x8:inst11|Mux3~100 {} ram_256x8:inst11|Mux3~103 {} ram_256x8:inst11|Mux3~114 {} ram_256x8:inst11|Mux3~125 {} ram_256x8:inst11|Mux3~126 {} ram_256x8:inst11|Mux3~169 {} inst6[4]~22 {} inst6[4]~23 {} inst6[4]~33 {} ram_256x8:inst11|ram[82][4] {} } { 0.000ns 1.802ns 1.169ns 0.751ns 0.248ns 1.238ns 0.240ns 1.457ns 0.240ns 0.243ns 0.242ns 1.446ns 1.651ns } { 0.088ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.149ns 0.366ns } "" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk_50 clk_50~clkctrl ram_256x8:inst11|ram[82][4] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} ram_256x8:inst11|ram[82][4] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { clk_50 clk_50~clkctrl rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_0bg1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_0bg1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.118ns 0.974ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_50 15 " "Warning: Circuit may not operate. Detected 15 non-operational path(s) clocked by clock \"clk_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "port_io:inst13\|port_reg\[7\] port_io:inst13\|port_io\[7\]\$latch clk_50 700 ps " "Info: Found hold time violation between source  pin or register \"port_io:inst13\|port_reg\[7\]\" and destination pin or register \"port_io:inst13\|port_io\[7\]\$latch\" for clock \"clk_50\" (Hold time is 700 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.273 ns + Largest " "Info: + Largest clock skew is 1.273 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 destination 3.953 ns + Longest register " "Info: + Longest clock path from clock \"clk_50\" to destination register is 3.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_P2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 17; CLK Node = 'clk_50'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 56 288 456 72 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.787 ns) 3.303 ns port_io:inst13\|dir_reg\[7\] 2 REG LCFF_X40_Y19_N17 2 " "Info: 2: + IC(1.517 ns) + CELL(0.787 ns) = 3.303 ns; Loc. = LCFF_X40_Y19_N17; Fanout = 2; REG Node = 'port_io:inst13\|dir_reg\[7\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { clk_50 port_io:inst13|dir_reg[7] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.150 ns) 3.953 ns port_io:inst13\|port_io\[7\]\$latch 3 REG LCCOMB_X40_Y19_N22 1 " "Info: 3: + IC(0.500 ns) + CELL(0.150 ns) = 3.953 ns; Loc. = LCCOMB_X40_Y19_N22; Fanout = 1; REG Node = 'port_io:inst13\|port_io\[7\]\$latch'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { port_io:inst13|dir_reg[7] port_io:inst13|port_io[7]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 48.98 % ) " "Info: Total cell delay = 1.936 ns ( 48.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.017 ns ( 51.02 % ) " "Info: Total interconnect delay = 2.017 ns ( 51.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk_50 port_io:inst13|dir_reg[7] port_io:inst13|port_io[7]$latch } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk_50 {} clk_50~combout {} port_io:inst13|dir_reg[7] {} port_io:inst13|port_io[7]$latch {} } { 0.000ns 0.000ns 1.517ns 0.500ns } { 0.000ns 0.999ns 0.787ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 source 2.680 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_P2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 17; CLK Node = 'clk_50'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 56 288 456 72 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50~clkctrl 2 COMB CLKCTRL_G3 2246 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2246; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 56 288 456 72 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns port_io:inst13\|port_reg\[7\] 3 REG LCFF_X40_Y19_N23 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X40_Y19_N23; Fanout = 2; REG Node = 'port_io:inst13\|port_reg\[7\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk_50~clkctrl port_io:inst13|port_reg[7] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_50 clk_50~clkctrl port_io:inst13|port_reg[7] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} port_io:inst13|port_reg[7] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk_50 port_io:inst13|dir_reg[7] port_io:inst13|port_io[7]$latch } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk_50 {} clk_50~combout {} port_io:inst13|dir_reg[7] {} port_io:inst13|port_io[7]$latch {} } { 0.000ns 0.000ns 1.517ns 0.500ns } { 0.000ns 0.999ns 0.787ns 0.150ns } "" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_50 clk_50~clkctrl port_io:inst13|port_reg[7] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} port_io:inst13|port_reg[7] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.323 ns - Shortest register register " "Info: - Shortest register to register delay is 0.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns port_io:inst13\|port_reg\[7\] 1 REG LCFF_X40_Y19_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y19_N23; Fanout = 2; REG Node = 'port_io:inst13\|port_reg\[7\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io:inst13|port_reg[7] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns port_io:inst13\|port_io\[7\]\$latch 2 REG LCCOMB_X40_Y19_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X40_Y19_N22; Fanout = 1; REG Node = 'port_io:inst13\|port_io\[7\]\$latch'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { port_io:inst13|port_reg[7] port_io:inst13|port_io[7]$latch } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.323 ns ( 100.00 % ) " "Info: Total cell delay = 0.323 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { port_io:inst13|port_reg[7] port_io:inst13|port_io[7]$latch } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.323 ns" { port_io:inst13|port_reg[7] {} port_io:inst13|port_io[7]$latch {} } { 0.000ns 0.000ns } { 0.000ns 0.323ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 36 -1 0 } } { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { clk_50 port_io:inst13|dir_reg[7] port_io:inst13|port_io[7]$latch } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.953 ns" { clk_50 {} clk_50~combout {} port_io:inst13|dir_reg[7] {} port_io:inst13|port_io[7]$latch {} } { 0.000ns 0.000ns 1.517ns 0.500ns } { 0.000ns 0.999ns 0.787ns 0.150ns } "" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_50 clk_50~clkctrl port_io:inst13|port_reg[7] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} port_io:inst13|port_reg[7] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { port_io:inst13|port_reg[7] port_io:inst13|port_io[7]$latch } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.323 ns" { port_io:inst13|port_reg[7] {} port_io:inst13|port_io[7]$latch {} } { 0.000ns 0.000ns } { 0.000ns 0.323ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50 dext\[3\] rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_0bg1:auto_generated\|q_a\[3\] 17.966 ns memory " "Info: tco from clock \"clk_50\" to destination pin \"dext\[3\]\" through memory \"rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_0bg1:auto_generated\|q_a\[3\]\" is 17.966 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 source 2.727 ns + Longest memory " "Info: + Longest clock path from clock \"clk_50\" to source memory is 2.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_P2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 17; CLK Node = 'clk_50'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 56 288 456 72 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50~clkctrl 2 COMB CLKCTRL_G3 2246 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2246; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 56 288 456 72 "clk_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.635 ns) 2.727 ns rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_0bg1:auto_generated\|q_a\[3\] 3 MEM M4K_X26_Y18 273 " "Info: 3: + IC(0.975 ns) + CELL(0.635 ns) = 2.727 ns; Loc. = M4K_X26_Y18; Fanout = 273; MEM Node = 'rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_0bg1:auto_generated\|q_a\[3\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { clk_50~clkctrl rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_0bg1:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_0bg1.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/altsyncram_0bg1.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 59.92 % ) " "Info: Total cell delay = 1.634 ns ( 59.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.093 ns ( 40.08 % ) " "Info: Total interconnect delay = 1.093 ns ( 40.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { clk_50 clk_50~clkctrl rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_0bg1:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_0bg1:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_0bg1.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/altsyncram_0bg1.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.030 ns + Longest memory pin " "Info: + Longest memory to pin delay is 15.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_0bg1:auto_generated\|q_a\[3\] 1 MEM M4K_X26_Y18 273 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y18; Fanout = 273; MEM Node = 'rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_0bg1:auto_generated\|q_a\[3\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_0bg1:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_0bg1.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/altsyncram_0bg1.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.437 ns) 1.606 ns ram_256x8:inst11\|Mux4~12 2 COMB LCCOMB_X27_Y15_N14 1 " "Info: 2: + IC(1.081 ns) + CELL(0.437 ns) = 1.606 ns; Loc. = LCCOMB_X27_Y15_N14; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux4~12'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_0bg1:auto_generated|q_a[3] ram_256x8:inst11|Mux4~12 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.420 ns) 3.013 ns ram_256x8:inst11\|Mux4~13 3 COMB LCCOMB_X31_Y18_N10 1 " "Info: 3: + IC(0.987 ns) + CELL(0.420 ns) = 3.013 ns; Loc. = LCCOMB_X31_Y18_N10; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux4~13'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.407 ns" { ram_256x8:inst11|Mux4~12 ram_256x8:inst11|Mux4~13 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.275 ns) 4.255 ns ram_256x8:inst11\|Mux4~16 4 COMB LCCOMB_X28_Y19_N24 1 " "Info: 4: + IC(0.967 ns) + CELL(0.275 ns) = 4.255 ns; Loc. = LCCOMB_X28_Y19_N24; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux4~16'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { ram_256x8:inst11|Mux4~13 ram_256x8:inst11|Mux4~16 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.271 ns) 5.801 ns ram_256x8:inst11\|Mux4~19 5 COMB LCCOMB_X31_Y25_N24 1 " "Info: 5: + IC(1.275 ns) + CELL(0.271 ns) = 5.801 ns; Loc. = LCCOMB_X31_Y25_N24; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux4~19'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { ram_256x8:inst11|Mux4~16 ram_256x8:inst11|Mux4~19 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 6.327 ns ram_256x8:inst11\|Mux4~30 6 COMB LCCOMB_X31_Y25_N26 1 " "Info: 6: + IC(0.251 ns) + CELL(0.275 ns) = 6.327 ns; Loc. = LCCOMB_X31_Y25_N26; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux4~30'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { ram_256x8:inst11|Mux4~19 ram_256x8:inst11|Mux4~30 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.419 ns) 7.464 ns ram_256x8:inst11\|Mux4~41 7 COMB LCCOMB_X32_Y24_N10 1 " "Info: 7: + IC(0.718 ns) + CELL(0.419 ns) = 7.464 ns; Loc. = LCCOMB_X32_Y24_N10; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux4~41'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { ram_256x8:inst11|Mux4~30 ram_256x8:inst11|Mux4~41 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.275 ns) 8.785 ns ram_256x8:inst11\|Mux4~169 8 COMB LCCOMB_X35_Y20_N12 1 " "Info: 8: + IC(1.046 ns) + CELL(0.275 ns) = 8.785 ns; Loc. = LCCOMB_X35_Y20_N12; Fanout = 1; COMB Node = 'ram_256x8:inst11\|Mux4~169'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { ram_256x8:inst11|Mux4~41 ram_256x8:inst11|Mux4~169 } "NODE_NAME" } } { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 9.182 ns inst6\[3\]~24 9 COMB LCCOMB_X35_Y20_N30 1 " "Info: 9: + IC(0.247 ns) + CELL(0.150 ns) = 9.182 ns; Loc. = LCCOMB_X35_Y20_N30; Fanout = 1; COMB Node = 'inst6\[3\]~24'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { ram_256x8:inst11|Mux4~169 inst6[3]~24 } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 144 560 608 176 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 9.572 ns inst6\[3\]~25 10 COMB LCCOMB_X35_Y20_N4 3 " "Info: 10: + IC(0.240 ns) + CELL(0.150 ns) = 9.572 ns; Loc. = LCCOMB_X35_Y20_N4; Fanout = 3; COMB Node = 'inst6\[3\]~25'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { inst6[3]~24 inst6[3]~25 } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 144 560 608 176 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.690 ns) + CELL(2.768 ns) 15.030 ns dext\[3\] 11 PIN PIN_AA14 0 " "Info: 11: + IC(2.690 ns) + CELL(2.768 ns) = 15.030 ns; Loc. = PIN_AA14; Fanout = 0; PIN Node = 'dext\[3\]'" {  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.458 ns" { inst6[3]~25 dext[3] } "NODE_NAME" } } { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 680 1512 1688 696 "dext\[7..0\]" "" } { 672 1448 1517 688 "dext\[7..0\]" "" } { 144 312 560 160 "dext\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.528 ns ( 36.78 % ) " "Info: Total cell delay = 5.528 ns ( 36.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.502 ns ( 63.22 % ) " "Info: Total interconnect delay = 9.502 ns ( 63.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.030 ns" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_0bg1:auto_generated|q_a[3] ram_256x8:inst11|Mux4~12 ram_256x8:inst11|Mux4~13 ram_256x8:inst11|Mux4~16 ram_256x8:inst11|Mux4~19 ram_256x8:inst11|Mux4~30 ram_256x8:inst11|Mux4~41 ram_256x8:inst11|Mux4~169 inst6[3]~24 inst6[3]~25 dext[3] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.030 ns" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_0bg1:auto_generated|q_a[3] {} ram_256x8:inst11|Mux4~12 {} ram_256x8:inst11|Mux4~13 {} ram_256x8:inst11|Mux4~16 {} ram_256x8:inst11|Mux4~19 {} ram_256x8:inst11|Mux4~30 {} ram_256x8:inst11|Mux4~41 {} ram_256x8:inst11|Mux4~169 {} inst6[3]~24 {} inst6[3]~25 {} dext[3] {} } { 0.000ns 1.081ns 0.987ns 0.967ns 1.275ns 0.251ns 0.718ns 1.046ns 0.247ns 0.240ns 2.690ns } { 0.088ns 0.437ns 0.420ns 0.275ns 0.271ns 0.275ns 0.419ns 0.275ns 0.150ns 0.150ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { clk_50 clk_50~clkctrl rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_0bg1:auto_generated|q_a[3] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_0bg1:auto_generated|q_a[3] {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/desktop/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.030 ns" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_0bg1:auto_generated|q_a[3] ram_256x8:inst11|Mux4~12 ram_256x8:inst11|Mux4~13 ram_256x8:inst11|Mux4~16 ram_256x8:inst11|Mux4~19 ram_256x8:inst11|Mux4~30 ram_256x8:inst11|Mux4~41 ram_256x8:inst11|Mux4~169 inst6[3]~24 inst6[3]~25 dext[3] } "NODE_NAME" } } { "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/user/desktop/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.030 ns" { rom_2k_16:inst7|altsyncram:altsyncram_component|altsyncram_0bg1:auto_generated|q_a[3] {} ram_256x8:inst11|Mux4~12 {} ram_256x8:inst11|Mux4~13 {} ram_256x8:inst11|Mux4~16 {} ram_256x8:inst11|Mux4~19 {} ram_256x8:inst11|Mux4~30 {} ram_256x8:inst11|Mux4~41 {} ram_256x8:inst11|Mux4~169 {} inst6[3]~24 {} inst6[3]~25 {} dext[3] {} } { 0.000ns 1.081ns 0.987ns 0.967ns 1.275ns 0.251ns 0.718ns 1.046ns 0.247ns 0.240ns 2.690ns } { 0.088ns 0.437ns 0.420ns 0.275ns 0.271ns 0.275ns 0.419ns 0.275ns 0.150ns 0.150ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 04 19:43:46 2024 " "Info: Processing ended: Thu Jul 04 19:43:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
