

================================================================
== Vitis HLS Report for 'mm2_stage_0_1'
================================================================
* Date:           Wed Jan 14 14:02:00 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   271425|   271425|  2.714 ms|  2.714 ms|  271425|  271425|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                        |                                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                        Instance                        |                    Module                    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58             |mm2_stage_0_1_Pipeline_l_S_k_0_k1             |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65        |mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1        |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        |grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70  |mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1  |     4103|     4103|  41.030 us|  41.030 us|  4103|  4103|       no|
        |grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78             |mm2_stage_0_1_Pipeline_l_S_j_3_j2             |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        +--------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_0_i1  |   271424|   271424|      4241|          -|          -|    64|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       29|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      554|      724|    -|
|Memory               |        3|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      184|    -|
|Register             |        -|     -|       31|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        3|     5|      585|      937|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                        |                    Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65        |mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1        |        0|   0|    9|   52|    0|
    |grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78             |mm2_stage_0_1_Pipeline_l_S_j_3_j2             |        0|   0|   17|   82|    0|
    |grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58             |mm2_stage_0_1_Pipeline_l_S_k_0_k1             |        0|   0|   17|   74|    0|
    |grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70  |mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1  |        0|   5|  511|  516|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                   |                                              |        0|   5|  554|  724|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |d_row_U  |mm2_stage_0_1_d_row  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |t_row_U  |mm2_stage_0_1_t_row  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                     |        3|  0|   0|    0|   128|   64|     2|         4096|
    +---------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln49_fu_100_p2               |         +|   0|  0|  14|           7|           1|
    |icmp_ln49_fu_94_p2               |      icmp|   0|  0|  11|           7|           8|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  29|          16|          11|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  43|          8|    1|          8|
    |ap_done         |   9|          2|    1|          2|
    |d_row_address0  |  20|          4|    6|         24|
    |d_row_ce0       |  20|          4|    1|          4|
    |d_row_ce1       |   9|          2|    1|          2|
    |d_row_d0        |  14|          3|   32|         96|
    |d_row_we0       |  14|          3|    1|          3|
    |i1_fu_46        |   9|          2|    7|         14|
    |t_row_address0  |  14|          3|    6|         18|
    |t_row_ce0       |  14|          3|    1|          3|
    |t_row_we0       |   9|          2|    1|          2|
    |v611_read       |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           | 184|         38|   59|        178|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                            |  7|   0|    7|          0|
    |ap_done_reg                                                          |  1|   0|    1|          0|
    |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65_ap_start_reg        |  1|   0|    1|          0|
    |grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78_ap_start_reg             |  1|   0|    1|          0|
    |grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58_ap_start_reg             |  1|   0|    1|          0|
    |grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70_ap_start_reg  |  1|   0|    1|          0|
    |i1_fu_46                                                             |  7|   0|    7|          0|
    |tmp_3_cast_reg_138                                                   |  6|   0|   12|          6|
    |trunc_ln77_reg_133                                                   |  6|   0|    6|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                | 31|   0|   37|          6|
    +---------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|v13_address0  |  out|   12|   ap_memory|            v13|         array|
|v13_ce0       |  out|    1|   ap_memory|            v13|         array|
|v13_q0        |   in|   32|   ap_memory|            v13|         array|
|v14_address0  |  out|   12|   ap_memory|            v14|         array|
|v14_ce0       |  out|    1|   ap_memory|            v14|         array|
|v14_we0       |  out|    1|   ap_memory|            v14|         array|
|v14_d0        |  out|   32|   ap_memory|            v14|         array|
|v611_dout     |   in|   32|     ap_fifo|           v611|       pointer|
|v611_empty_n  |   in|    1|     ap_fifo|           v611|       pointer|
|v611_read     |  out|    1|     ap_fifo|           v611|       pointer|
+--------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 8 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v611, void @empty_23, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.29ns)   --->   "%t_row = alloca i64 1" [kernel.cpp:50]   --->   Operation 10 'alloca' 't_row' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 11 [1/1] (1.29ns)   --->   "%d_row = alloca i64 1" [kernel.cpp:56]   --->   Operation 11 'alloca' 'd_row' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln49 = store i7 0, i7 %i1" [kernel.cpp:49]   --->   Operation 12 'store' 'store_ln49' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln49 = br void" [kernel.cpp:49]   --->   Operation 13 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.31>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i1_1 = load i7 %i1" [kernel.cpp:77]   --->   Operation 14 'load' 'i1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.71ns)   --->   "%icmp_ln49 = icmp_eq  i7 %i1_1, i7 64" [kernel.cpp:49]   --->   Operation 15 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.85ns)   --->   "%add_ln49 = add i7 %i1_1, i7 1" [kernel.cpp:49]   --->   Operation 17 'add' 'add_ln49' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %.split10, void" [kernel.cpp:49]   --->   Operation 18 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i7 %i1_1" [kernel.cpp:77]   --->   Operation 19 'trunc' 'trunc_ln77' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty_38 = wait i32 @_ssdm_op_Wait"   --->   Operation 20 'wait' 'empty_38' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm2_stage_0.1_Pipeline_l_S_k_0_k1, i32 %v611, i32 %t_row"   --->   Operation 21 'call' 'call_ln0' <Predicate = (!icmp_ln49)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1, i32 %d_row"   --->   Operation 22 'call' 'call_ln0' <Predicate = (!icmp_ln49)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln49 = store i7 %add_ln49, i7 %i1" [kernel.cpp:49]   --->   Operation 23 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.46>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln80 = ret" [kernel.cpp:80]   --->   Operation 24 'ret' 'ret_ln80' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm2_stage_0.1_Pipeline_l_S_k_0_k1, i32 %v611, i32 %t_row"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1, i32 %d_row"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm2_stage_0.1_Pipeline_l_S_k_1_k2_l_S_j_1_j1, i32 %t_row, i32 %v13, i32 %d_row"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm2_stage_0.1_Pipeline_l_S_k_1_k2_l_S_j_1_j1, i32 %t_row, i32 %v13, i32 %d_row"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln77, i6 0" [kernel.cpp:50]   --->   Operation 29 'bitconcatenate' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln50 = call void @mm2_stage_0.1_Pipeline_l_S_j_3_j2, i12 %tmp_3_cast, i32 %v14, i32 %d_row" [kernel.cpp:50]   --->   Operation 30 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [kernel.cpp:50]   --->   Operation 31 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln50 = call void @mm2_stage_0.1_Pipeline_l_S_j_3_j2, i12 %tmp_3_cast, i32 %v14, i32 %d_row" [kernel.cpp:50]   --->   Operation 32 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v611]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i1                (alloca           ) [ 01111111]
specinterface_ln0 (specinterface    ) [ 00000000]
t_row             (alloca           ) [ 00111111]
d_row             (alloca           ) [ 00111111]
store_ln49        (store            ) [ 00000000]
br_ln49           (br               ) [ 00000000]
i1_1              (load             ) [ 00000000]
icmp_ln49         (icmp             ) [ 00111111]
empty             (speclooptripcount) [ 00000000]
add_ln49          (add              ) [ 00000000]
br_ln49           (br               ) [ 00000000]
trunc_ln77        (trunc            ) [ 00011110]
empty_38          (wait             ) [ 00000000]
store_ln49        (store            ) [ 00000000]
ret_ln80          (ret              ) [ 00000000]
call_ln0          (call             ) [ 00000000]
call_ln0          (call             ) [ 00000000]
call_ln0          (call             ) [ 00000000]
tmp_3_cast        (bitconcatenate   ) [ 00000001]
specloopname_ln50 (specloopname     ) [ 00000000]
call_ln50         (call             ) [ 00000000]
br_ln0            (br               ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v13">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v14">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v611">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v611"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm2_stage_0.1_Pipeline_l_S_k_0_k1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm2_stage_0.1_Pipeline_VITIS_LOOP_57_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm2_stage_0.1_Pipeline_l_S_k_1_k2_l_S_j_1_j1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm2_stage_0.1_Pipeline_l_S_j_3_j2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="t_row_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_row/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="d_row_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_row/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="0" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="68" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="75" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="12" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln50/6 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln49_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="7" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="i1_1_load_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="7" slack="1"/>
<pin id="93" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_1/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="icmp_ln49_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="7" slack="0"/>
<pin id="96" dir="0" index="1" bw="7" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="add_ln49_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="trunc_ln77_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln49_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="7" slack="1"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_3_cast_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="12" slack="0"/>
<pin id="117" dir="0" index="1" bw="6" slack="4"/>
<pin id="118" dir="0" index="2" bw="1" slack="0"/>
<pin id="119" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_cast/6 "/>
</bind>
</comp>

<comp id="123" class="1005" name="i1_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="7" slack="0"/>
<pin id="125" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="133" class="1005" name="trunc_ln77_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="6" slack="4"/>
<pin id="135" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln77 "/>
</bind>
</comp>

<comp id="138" class="1005" name="tmp_3_cast_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="12" slack="1"/>
<pin id="140" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="30" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="32" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="34" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="84"><net_src comp="40" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="91" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="91" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="91" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="100" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="78" pin=1"/></net>

<net id="126"><net_src comp="46" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="128"><net_src comp="123" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="129"><net_src comp="123" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="136"><net_src comp="106" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="141"><net_src comp="115" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="78" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v14 | {6 7 }
 - Input state : 
	Port: mm2_stage_0.1 : v13 | {4 5 }
	Port: mm2_stage_0.1 : v611 | {2 3 }
  - Chain level:
	State 1
		store_ln49 : 1
	State 2
		icmp_ln49 : 1
		add_ln49 : 1
		br_ln49 : 2
		trunc_ln77 : 1
		store_ln49 : 2
	State 3
	State 4
	State 5
	State 6
		call_ln50 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |       grp_mm2_stage_0_1_Pipeline_l_S_k_0_k1_fu_58      |    0    |    0    |    14   |    24   |
|   call   |    grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_57_1_fu_65    |    0    |    0    |    7    |    24   |
|          | grp_mm2_stage_0_1_Pipeline_l_S_k_1_k2_l_S_j_1_j1_fu_70 |    5    |   1.84  |   517   |   445   |
|          |       grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78      |    0    |   0.46  |    32   |    52   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|    add   |                     add_ln49_fu_100                    |    0    |    0    |    0    |    14   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                     icmp_ln49_fu_94                    |    0    |    0    |    0    |    10   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                    trunc_ln77_fu_106                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                    tmp_3_cast_fu_115                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                        |    5    |   2.3   |   570   |   569   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|d_row|    2   |    0   |    0   |    0   |
|t_row|    1   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|    3   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i1_reg_123    |    7   |
|tmp_3_cast_reg_138|   12   |
|trunc_ln77_reg_133|    6   |
+------------------+--------+
|       Total      |   25   |
+------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
| grp_mm2_stage_0_1_Pipeline_l_S_j_3_j2_fu_78 |  p1  |   2  |  12  |   24   ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |   24   ||   0.46  ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    2   |   570  |   569  |    -   |
|   Memory  |    3   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   25   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |    5   |    2   |   595  |   578  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
