

================================================================
== Vitis HLS Report for 'p_sum'
================================================================
* Date:           Tue Feb  8 15:34:52 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.864 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262   |p_sum_Pipeline_VITIS_LOOP_84_1   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272   |p_sum_Pipeline_VITIS_LOOP_92_2   |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
        |grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286  |p_sum_Pipeline_VITIS_LOOP_104_3  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2871|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|     668|     693|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     388|    -|
|Register         |        -|     -|     772|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|    1440|    3952|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U582         |fadd_32ns_32ns_32_4_full_dsp_1   |        0|   2|  227|  214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U583            |fcmp_32ns_32ns_1_2_no_dsp_1      |        0|   0|    0|    0|    0|
    |grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286  |p_sum_Pipeline_VITIS_LOOP_104_3  |        0|   0|  166|  162|    0|
    |grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262   |p_sum_Pipeline_VITIS_LOOP_84_1   |        0|   0|   75|  178|    0|
    |grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272   |p_sum_Pipeline_VITIS_LOOP_92_2   |        0|   0|  200|  139|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                       |                                 |        0|   2|  668|  693|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln104_fu_727_p2     |         +|   0|  0|   10|           3|           1|
    |add_ln117_5_fu_513_p2   |         +|   0|  0|   14|           7|           6|
    |add_ln117_6_fu_519_p2   |         +|   0|  0|   14|           7|           6|
    |add_ln117_7_fu_537_p2   |         +|   0|  0|   15|           8|           1|
    |add_ln117_fu_423_p2     |         +|   0|  0|   14|           7|           6|
    |base_fu_689_p2          |         +|   0|  0|    9|           2|           1|
    |tmp_244_fu_706_p2       |         +|   0|  0|   39|          32|          32|
    |sub_ln117_2_fu_500_p2   |         -|   0|  0|   10|           3|           2|
    |sub_ln117_3_fu_579_p2   |         -|   0|  0|  135|         128|         128|
    |sub_ln117_fu_471_p2     |         -|   0|  0|  103|          96|          96|
    |sub_ln92_fu_684_p2      |         -|   0|  0|   10|           3|           2|
    |and_ln117_3_fu_585_p2   |       and|   0|  0|  128|         128|         128|
    |and_ln117_fu_477_p2     |       and|   0|  0|   96|          96|          96|
    |and_ln77_4_fu_646_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln77_fu_640_p2      |       and|   0|  0|    2|           1|           1|
    |icmp_ln104_9_fu_721_p2  |      icmp|   0|  0|    8|           2|           2|
    |icmp_ln104_fu_711_p2    |      icmp|   0|  0|    8|           2|           2|
    |icmp_ln77_11_fu_622_p2  |      icmp|   0|  0|   11|           8|           2|
    |icmp_ln77_12_fu_628_p2  |      icmp|   0|  0|   16|          23|           1|
    |icmp_ln77_fu_378_p2     |      icmp|   0|  0|    8|           2|           1|
    |icmp_ln92_fu_659_p2     |      icmp|   0|  0|   20|          32|           2|
    |lshr_ln117_3_fu_590_p2  |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln117_fu_486_p2    |      lshr|   0|  0|  423|         128|         128|
    |or_ln77_fu_634_p2       |        or|   0|  0|    2|           1|           1|
    |select_ln104_fu_733_p3  |    select|   0|  0|    3|           1|           2|
    |select_ln117_fu_561_p3  |    select|   0|  0|  107|           1|           1|
    |shl_ln117_7_fu_461_p2   |       shl|   0|  0|  183|           1|          65|
    |shl_ln117_8_fu_547_p2   |       shl|   0|  0|  423|           1|         128|
    |shl_ln117_9_fu_569_p2   |       shl|   0|  0|  314|           1|          97|
    |shl_ln117_fu_451_p2     |       shl|   0|  0|  314|           1|          97|
    |xor_ln100_fu_696_p2     |       xor|   0|  0|    3|           2|           3|
    |xor_ln117_fu_406_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln92_fu_665_p2      |       xor|   0|  0|    2|           2|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 2871|         859|        1171|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |agg_result_num16_2_reg_171                        |   9|          2|   32|         64|
    |agg_result_num16_6_reg_150                        |   9|          2|   32|         64|
    |agg_result_num2_2_reg_182                         |   9|          2|   32|         64|
    |agg_result_num_0_reg_140                          |   9|          2|   32|         64|
    |agg_result_num_3_reg_160                          |   9|          2|   32|         64|
    |agg_result_p_0_reg_204                            |   9|          2|   32|         64|
    |ap_NS_fsm                                         |  97|         19|    1|         19|
    |ap_phi_mux_base_0_lcssa_i25_phi_fu_196_p4         |   9|          2|    2|          4|
    |ap_phi_mux_this_num_0_write_assign_phi_fu_218_p6  |   9|          2|   32|         64|
    |ap_phi_mux_this_num_1_write_assign_phi_fu_230_p6  |   9|          2|   32|         64|
    |ap_phi_mux_this_num_2_write_assign_phi_fu_242_p6  |   9|          2|   32|         64|
    |ap_phi_mux_this_p_write_assign_phi_fu_253_p6      |   9|          2|   32|         64|
    |ap_return_0                                       |   9|          2|   32|         64|
    |ap_return_1                                       |   9|          2|   32|         64|
    |ap_return_2                                       |   9|          2|   32|         64|
    |ap_return_3                                       |   9|          2|   32|         64|
    |base_0_lcssa_i25_reg_192                          |   9|          2|    2|          4|
    |grp_fu_302_p0                                     |  20|          4|   32|        128|
    |grp_fu_302_p1                                     |  20|          4|   32|        128|
    |grp_fu_308_ce                                     |   9|          2|    1|          2|
    |grp_fu_308_opcode                                 |  14|          3|    5|         15|
    |grp_fu_308_p0                                     |  14|          3|   32|         96|
    |grp_fu_308_p1                                     |  14|          3|   32|         96|
    |this_num_0_write_assign_reg_215                   |  14|          3|   32|         96|
    |this_num_1_write_assign_reg_227                   |  14|          3|   32|         96|
    |this_num_2_write_assign_reg_239                   |  14|          3|   32|         96|
    |this_p_write_assign_reg_250                       |  14|          3|   32|         96|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 388|         82|  715|       1772|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |agg_result_num16_2_reg_171                               |  32|   0|   32|          0|
    |agg_result_num16_6_reg_150                               |  32|   0|   32|          0|
    |agg_result_num2_2_reg_182                                |  32|   0|   32|          0|
    |agg_result_num_0_reg_140                                 |  32|   0|   32|          0|
    |agg_result_num_3_reg_160                                 |  32|   0|   32|          0|
    |agg_result_p_0_reg_204                                   |  32|   0|   32|          0|
    |and_ln77_4_reg_898                                       |   1|   0|    1|          0|
    |ap_CS_fsm                                                |  18|   0|   18|          0|
    |ap_return_0_preg                                         |  32|   0|   32|          0|
    |ap_return_1_preg                                         |  32|   0|   32|          0|
    |ap_return_2_preg                                         |  32|   0|   32|          0|
    |ap_return_3_preg                                         |  32|   0|   32|          0|
    |base_0_lcssa_i25_reg_192                                 |   2|   0|    2|          0|
    |bitcast_ln111_3_reg_853                                  |  32|   0|   32|          0|
    |bitcast_ln111_4_reg_859                                  |  32|   0|   32|          0|
    |c_p_reg_841                                              |  32|   0|   32|          0|
    |empty_83_reg_836                                         |   1|   0|    1|          0|
    |empty_84_reg_902                                         |   2|   0|    2|          0|
    |empty_reg_831                                            |  96|   0|   96|          0|
    |grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_start_reg  |   1|   0|    1|          0|
    |grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_start_reg   |   1|   0|    1|          0|
    |grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln104_reg_932                                       |   1|   0|    1|          0|
    |icmp_ln77_reg_864                                        |   1|   0|    1|          0|
    |icmp_ln92_reg_908                                        |   1|   0|    1|          0|
    |reg_314                                                  |  32|   0|   32|          0|
    |select_ln104_reg_936                                     |   3|   0|    3|          0|
    |this_num_0_write_assign_reg_215                          |  32|   0|   32|          0|
    |this_num_1_write_assign_reg_227                          |  32|   0|   32|          0|
    |this_num_2_write_assign_reg_239                          |  32|   0|   32|          0|
    |this_p_write_assign_reg_250                              |  32|   0|   32|          0|
    |tmp_reg_874                                              |   1|   0|    1|          0|
    |trunc_ln117_5_reg_878                                    |  32|   0|   32|          0|
    |trunc_ln117_6_reg_888                                    |  32|   0|   32|          0|
    |xor_ln92_reg_912                                         |   2|   0|    2|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 772|   0|  772|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|          _sum|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|          _sum|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|          _sum|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|          _sum|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|          _sum|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|          _sum|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|          _sum|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|          _sum|  return value|
|ap_return_2  |  out|   32|  ap_ctrl_hs|          _sum|  return value|
|ap_return_3  |  out|   32|  ap_ctrl_hs|          _sum|  return value|
|p_read13     |   in|  128|     ap_none|      p_read13|        scalar|
|p_read24     |   in|  128|     ap_none|      p_read24|        scalar|
|diff_p       |   in|    2|     ap_none|        diff_p|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 4 
4 --> 5 8 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 18 
13 --> 14 
14 --> 15 16 
15 --> 16 
16 --> 17 18 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.43>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%diff_p_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %diff_p"   --->   Operation 19 'read' 'diff_p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read24"   --->   Operation 20 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_12 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read13"   --->   Operation 21 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%agg_result_num2_3_loc = alloca i64 1"   --->   Operation 22 'alloca' 'agg_result_num2_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%agg_result_num16_3_loc = alloca i64 1"   --->   Operation 23 'alloca' 'agg_result_num16_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%agg_result_num_4_loc = alloca i64 1"   --->   Operation 24 'alloca' 'agg_result_num_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%agg_result_num2_0_loc = alloca i64 1"   --->   Operation 25 'alloca' 'agg_result_num2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%agg_result_num16_0_loc = alloca i64 1"   --->   Operation 26 'alloca' 'agg_result_num16_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%agg_result_num_1_loc = alloca i64 1"   --->   Operation 27 'alloca' 'agg_result_num_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 28 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = trunc i128 %p_read"   --->   Operation 29 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_83 = trunc i2 %diff_p_read"   --->   Operation 30 'trunc' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%c_p = trunc i128 %p_read_12" [../src/ban.cpp:111]   --->   Operation 31 'trunc' 'c_p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln111_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_12, i32 32, i32 63" [../src/ban.cpp:111]   --->   Operation 32 'partselect' 'trunc_ln111_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%bitcast_ln111 = bitcast i32 %trunc_ln111_4" [../src/ban.cpp:111]   --->   Operation 33 'bitcast' 'bitcast_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln111_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_12, i32 64, i32 95" [../src/ban.cpp:111]   --->   Operation 34 'partselect' 'trunc_ln111_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln111_3 = bitcast i32 %trunc_ln111_5" [../src/ban.cpp:111]   --->   Operation 35 'bitcast' 'bitcast_ln111_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln111_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_12, i32 96, i32 127" [../src/ban.cpp:111]   --->   Operation 36 'partselect' 'trunc_ln111_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln111_4 = bitcast i32 %trunc_ln111_6" [../src/ban.cpp:111]   --->   Operation 37 'bitcast' 'bitcast_ln111_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.44ns)   --->   "%icmp_ln77 = icmp_eq  i2 %diff_p_read, i2 0" [../src/ban.cpp:77]   --->   Operation 38 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%br_ln116 = br i1 %icmp_ln77, void %._crit_edge, void" [../src/ban.cpp:116]   --->   Operation 39 'br' 'br_ln116' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63" [../src/ban.cpp:117]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln117 = bitcast i32 %trunc_ln" [../src/ban.cpp:117]   --->   Operation 41 'bitcast' 'bitcast_ln117' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_1 : Operation 42 [4/4] (6.43ns)   --->   "%tmp_229 = fadd i32 %bitcast_ln111, i32 %bitcast_ln117" [../src/ban.cpp:117]   --->   Operation 42 'fadd' 'tmp_229' <Predicate = (icmp_ln77)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.43>
ST_2 : Operation 43 [3/4] (6.43ns)   --->   "%tmp_229 = fadd i32 %bitcast_ln111, i32 %bitcast_ln117" [../src/ban.cpp:117]   --->   Operation 43 'fadd' 'tmp_229' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 44 [2/4] (6.43ns)   --->   "%tmp_229 = fadd i32 %bitcast_ln111, i32 %bitcast_ln117" [../src/ban.cpp:117]   --->   Operation 44 'fadd' 'tmp_229' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.86>
ST_4 : Operation 45 [1/4] (6.43ns)   --->   "%tmp_229 = fadd i32 %bitcast_ln111, i32 %bitcast_ln117" [../src/ban.cpp:117]   --->   Operation 45 'fadd' 'tmp_229' <Predicate = (icmp_ln77)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.42ns)   --->   "%br_ln119 = br void %._crit_edge" [../src/ban.cpp:119]   --->   Operation 46 'br' 'br_ln119' <Predicate = (icmp_ln77)> <Delay = 0.42>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%agg_result_num_0 = phi i32 %tmp_229, void, i32 %bitcast_ln111, void"   --->   Operation 47 'phi' 'agg_result_num_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %diff_p_read, i32 1" [../src/ban.cpp:116]   --->   Operation 48 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.42ns)   --->   "%br_ln116 = br i1 %tmp, void, void %._crit_edge1" [../src/ban.cpp:116]   --->   Operation 49 'br' 'br_ln116' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 50 [1/1] (0.28ns)   --->   "%xor_ln117 = xor i1 %empty_83, i1 1" [../src/ban.cpp:117]   --->   Operation 50 'xor' 'xor_ln117' <Predicate = (!tmp)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %xor_ln117, i5 0" [../src/ban.cpp:117]   --->   Operation 51 'bitconcatenate' 'shl_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i6 %shl_ln" [../src/ban.cpp:117]   --->   Operation 52 'zext' 'zext_ln117' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.77ns)   --->   "%add_ln117 = add i7 %zext_ln117, i7 32" [../src/ban.cpp:117]   --->   Operation 53 'add' 'add_ln117' <Predicate = (!tmp)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln117)   --->   "%zext_ln117_8 = zext i7 %add_ln117" [../src/ban.cpp:117]   --->   Operation 54 'zext' 'zext_ln117_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117)   --->   "%zext_ln117_12 = zext i7 %add_ln117" [../src/ban.cpp:117]   --->   Operation 55 'zext' 'zext_ln117_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117)   --->   "%or_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i5, i1 1, i1 %xor_ln117, i5 0" [../src/ban.cpp:117]   --->   Operation 56 'bitconcatenate' 'or_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117)   --->   "%zext_ln117_13 = zext i7 %or_ln" [../src/ban.cpp:117]   --->   Operation 57 'zext' 'zext_ln117_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117)   --->   "%shl_ln117 = shl i97 1, i97 %zext_ln117_13" [../src/ban.cpp:117]   --->   Operation 58 'shl' 'shl_ln117' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117)   --->   "%trunc_ln117 = trunc i97 %shl_ln117" [../src/ban.cpp:117]   --->   Operation 59 'trunc' 'trunc_ln117' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117)   --->   "%shl_ln117_7 = shl i65 1, i65 %zext_ln117_12" [../src/ban.cpp:117]   --->   Operation 60 'shl' 'shl_ln117_7' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117)   --->   "%zext_ln117_14 = zext i65 %shl_ln117_7" [../src/ban.cpp:117]   --->   Operation 61 'zext' 'zext_ln117_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.33ns) (out node of the LUT)   --->   "%sub_ln117 = sub i96 %trunc_ln117, i96 %zext_ln117_14" [../src/ban.cpp:117]   --->   Operation 62 'sub' 'sub_ln117' <Predicate = (!tmp)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln117)   --->   "%and_ln117 = and i96 %sub_ln117, i96 %empty" [../src/ban.cpp:117]   --->   Operation 63 'and' 'and_ln117' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln117)   --->   "%zext_ln117_15 = zext i96 %and_ln117" [../src/ban.cpp:117]   --->   Operation 64 'zext' 'zext_ln117_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln117 = lshr i128 %zext_ln117_15, i128 %zext_ln117_8" [../src/ban.cpp:117]   --->   Operation 65 'lshr' 'lshr_ln117' <Predicate = (!tmp)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln117_5 = trunc i128 %lshr_ln117" [../src/ban.cpp:117]   --->   Operation 66 'trunc' 'trunc_ln117_5' <Predicate = (!tmp)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln117_3 = bitcast i32 %trunc_ln117_5" [../src/ban.cpp:117]   --->   Operation 67 'bitcast' 'bitcast_ln117_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [4/4] (6.43ns)   --->   "%tmp_230 = fadd i32 %bitcast_ln111_3, i32 %bitcast_ln117_3" [../src/ban.cpp:117]   --->   Operation 68 'fadd' 'tmp_230' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 69 [3/4] (6.43ns)   --->   "%tmp_230 = fadd i32 %bitcast_ln111_3, i32 %bitcast_ln117_3" [../src/ban.cpp:117]   --->   Operation 69 'fadd' 'tmp_230' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 70 [2/4] (6.43ns)   --->   "%tmp_230 = fadd i32 %bitcast_ln111_3, i32 %bitcast_ln117_3" [../src/ban.cpp:117]   --->   Operation 70 'fadd' 'tmp_230' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 71 [1/4] (6.43ns)   --->   "%tmp_230 = fadd i32 %bitcast_ln111_3, i32 %bitcast_ln117_3" [../src/ban.cpp:117]   --->   Operation 71 'fadd' 'tmp_230' <Predicate = (!tmp)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.42ns)   --->   "%br_ln119 = br void %._crit_edge1" [../src/ban.cpp:119]   --->   Operation 72 'br' 'br_ln119' <Predicate = (!tmp)> <Delay = 0.42>
ST_8 : Operation 73 [1/1] (0.54ns)   --->   "%sub_ln117_2 = sub i2 2, i2 %diff_p_read" [../src/ban.cpp:117]   --->   Operation 73 'sub' 'sub_ln117_2' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln117_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %sub_ln117_2, i5 0" [../src/ban.cpp:117]   --->   Operation 74 'bitconcatenate' 'shl_ln117_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.77ns)   --->   "%add_ln117_5 = add i7 %shl_ln117_s, i7 32" [../src/ban.cpp:117]   --->   Operation 75 'add' 'add_ln117_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.77ns)   --->   "%add_ln117_6 = add i7 %shl_ln117_s, i7 63" [../src/ban.cpp:117]   --->   Operation 76 'add' 'add_ln117_6' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln117_3)   --->   "%zext_ln117_11 = zext i7 %add_ln117_5" [../src/ban.cpp:117]   --->   Operation 77 'zext' 'zext_ln117_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_3)   --->   "%zext_ln117_16 = zext i7 %add_ln117_5" [../src/ban.cpp:117]   --->   Operation 78 'zext' 'zext_ln117_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln117_17 = zext i7 %add_ln117_6" [../src/ban.cpp:117]   --->   Operation 79 'zext' 'zext_ln117_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.77ns)   --->   "%add_ln117_7 = add i8 %zext_ln117_17, i8 1" [../src/ban.cpp:117]   --->   Operation 80 'add' 'add_ln117_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_3)   --->   "%zext_ln117_18 = zext i8 %add_ln117_7" [../src/ban.cpp:117]   --->   Operation 81 'zext' 'zext_ln117_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_3)   --->   "%shl_ln117_8 = shl i128 1, i128 %zext_ln117_18" [../src/ban.cpp:117]   --->   Operation 82 'shl' 'shl_ln117_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_3)   --->   "%tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln117_7, i32 7" [../src/ban.cpp:117]   --->   Operation 83 'bitselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_3)   --->   "%select_ln117 = select i1 %tmp_242, i128 0, i128 %shl_ln117_8" [../src/ban.cpp:117]   --->   Operation 84 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_3)   --->   "%shl_ln117_9 = shl i97 1, i97 %zext_ln117_16" [../src/ban.cpp:117]   --->   Operation 85 'shl' 'shl_ln117_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node sub_ln117_3)   --->   "%zext_ln117_19 = zext i97 %shl_ln117_9" [../src/ban.cpp:117]   --->   Operation 86 'zext' 'zext_ln117_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (1.57ns) (out node of the LUT)   --->   "%sub_ln117_3 = sub i128 %select_ln117, i128 %zext_ln117_19" [../src/ban.cpp:117]   --->   Operation 87 'sub' 'sub_ln117_3' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln117_3)   --->   "%and_ln117_3 = and i128 %sub_ln117_3, i128 %p_read" [../src/ban.cpp:117]   --->   Operation 88 'and' 'and_ln117_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln117_3 = lshr i128 %and_ln117_3, i128 %zext_ln117_11" [../src/ban.cpp:117]   --->   Operation 89 'lshr' 'lshr_ln117_3' <Predicate = true> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln117_6 = trunc i128 %lshr_ln117_3" [../src/ban.cpp:117]   --->   Operation 90 'trunc' 'trunc_ln117_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [2/2] (2.78ns)   --->   "%tmp_232 = fcmp_oeq  i32 %agg_result_num_0, i32 0" [../src/ban.cpp:77]   --->   Operation 91 'fcmp' 'tmp_232' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%agg_result_num16_6 = phi i32 %tmp_230, void, i32 %bitcast_ln111_3, void %._crit_edge"   --->   Operation 92 'phi' 'agg_result_num16_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln117_4 = bitcast i32 %trunc_ln117_6" [../src/ban.cpp:117]   --->   Operation 93 'bitcast' 'bitcast_ln117_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [4/4] (6.43ns)   --->   "%tmp_231 = fadd i32 %bitcast_ln111_4, i32 %bitcast_ln117_4" [../src/ban.cpp:117]   --->   Operation 94 'fadd' 'tmp_231' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %agg_result_num_0" [../src/ban.cpp:77]   --->   Operation 95 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 96 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 97 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.84ns)   --->   "%icmp_ln77_11 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:77]   --->   Operation 98 'icmp' 'icmp_ln77_11' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (1.05ns)   --->   "%icmp_ln77_12 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 99 'icmp' 'icmp_ln77_12' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_4)   --->   "%or_ln77 = or i1 %icmp_ln77_12, i1 %icmp_ln77_11" [../src/ban.cpp:77]   --->   Operation 100 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/2] (2.78ns)   --->   "%tmp_232 = fcmp_oeq  i32 %agg_result_num_0, i32 0" [../src/ban.cpp:77]   --->   Operation 101 'fcmp' 'tmp_232' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_4)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_232" [../src/ban.cpp:77]   --->   Operation 102 'and' 'and_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77_4 = and i1 %and_ln77, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 103 'and' 'and_ln77_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 104 [3/4] (6.43ns)   --->   "%tmp_231 = fadd i32 %bitcast_ln111_4, i32 %bitcast_ln117_4" [../src/ban.cpp:117]   --->   Operation 104 'fadd' 'tmp_231' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 105 [2/4] (6.43ns)   --->   "%tmp_231 = fadd i32 %bitcast_ln111_4, i32 %bitcast_ln117_4" [../src/ban.cpp:117]   --->   Operation 105 'fadd' 'tmp_231' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 106 [1/4] (6.43ns)   --->   "%tmp_231 = fadd i32 %bitcast_ln111_4, i32 %bitcast_ln117_4" [../src/ban.cpp:117]   --->   Operation 106 'fadd' 'tmp_231' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (0.47ns)   --->   "%br_ln122 = br i1 %and_ln77_4, void %.thread6, void %.preheader.preheader" [../src/ban.cpp:122]   --->   Operation 107 'br' 'br_ln122' <Predicate = true> <Delay = 0.47>
ST_12 : Operation 108 [2/2] (0.00ns)   --->   "%call_ln117 = call void @_sum_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0, i32 %agg_result_num16_6, i32 %tmp_231, i32 %idx_tmp_loc" [../src/ban.cpp:117]   --->   Operation 108 'call' 'call_ln117' <Predicate = (and_ln77_4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.44>
ST_13 : Operation 109 [1/2] (0.44ns)   --->   "%call_ln117 = call void @_sum_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0, i32 %agg_result_num16_6, i32 %tmp_231, i32 %idx_tmp_loc" [../src/ban.cpp:117]   --->   Operation 109 'call' 'call_ln117' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.41>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 110 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%empty_84 = trunc i32 %idx_tmp_loc_load"   --->   Operation 111 'trunc' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 112 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 113 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i" [../src/ban.cpp:92]   --->   Operation 113 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_14 : Operation 114 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty_84, i2 3" [../src/ban.cpp:92]   --->   Operation 114 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [2/2] (0.42ns)   --->   "%call_ln117 = call void @_sum_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0, i32 %agg_result_num16_6, i32 %tmp_231, i2 %empty_84, i2 %xor_ln92, i32 %agg_result_num_1_loc, i32 %agg_result_num16_0_loc, i32 %agg_result_num2_0_loc" [../src/ban.cpp:117]   --->   Operation 115 'call' 'call_ln117' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.44>
ST_15 : Operation 116 [1/2] (0.44ns)   --->   "%call_ln117 = call void @_sum_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0, i32 %agg_result_num16_6, i32 %tmp_231, i2 %empty_84, i2 %xor_ln92, i32 %agg_result_num_1_loc, i32 %agg_result_num16_0_loc, i32 %agg_result_num2_0_loc" [../src/ban.cpp:117]   --->   Operation 116 'call' 'call_ln117' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.20>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%agg_result_num_1_loc_load = load i32 %agg_result_num_1_loc"   --->   Operation 117 'load' 'agg_result_num_1_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%agg_result_num16_0_loc_load = load i32 %agg_result_num16_0_loc"   --->   Operation 118 'load' 'agg_result_num16_0_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%agg_result_num2_0_loc_load = load i32 %agg_result_num2_0_loc"   --->   Operation 119 'load' 'agg_result_num2_0_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.54ns)   --->   "%sub_ln92 = sub i2 2, i2 %empty_84" [../src/ban.cpp:92]   --->   Operation 120 'sub' 'sub_ln92' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 121 [1/1] (0.54ns)   --->   "%base = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 121 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_244)   --->   "%xor_ln100 = xor i2 %sub_ln92, i2 2" [../src/ban.cpp:100]   --->   Operation 122 'xor' 'xor_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node tmp_244)   --->   "%sext_ln100 = sext i2 %xor_ln100" [../src/ban.cpp:100]   --->   Operation 123 'sext' 'sext_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_244 = add i32 %sext_ln100, i32 %c_p" [../src/ban.cpp:100]   --->   Operation 124 'add' 'tmp_244' <Predicate = (icmp_ln92)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 125 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 125 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 126 [1/1] (0.47ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %.thread6" [../src/ban.cpp:104]   --->   Operation 126 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.47>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%agg_result_num_3 = phi i32 %agg_result_num_0, void %.preheader.preheader, i32 %agg_result_num_1_loc_load, void %.lr.ph7.i" [../src/ban.cpp:117]   --->   Operation 127 'phi' 'agg_result_num_3' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%agg_result_num16_2 = phi i32 %agg_result_num16_6, void %.preheader.preheader, i32 %agg_result_num16_0_loc_load, void %.lr.ph7.i" [../src/ban.cpp:117]   --->   Operation 128 'phi' 'agg_result_num16_2' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%agg_result_num2_2 = phi i32 %tmp_231, void %.preheader.preheader, i32 %agg_result_num2_0_loc_load, void %.lr.ph7.i"   --->   Operation 129 'phi' 'agg_result_num2_2' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%base_0_lcssa_i25 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i"   --->   Operation 130 'phi' 'base_0_lcssa_i25' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i25" [../src/ban.cpp:104]   --->   Operation 131 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.44ns)   --->   "%icmp_ln104_9 = icmp_ne  i2 %base_0_lcssa_i25, i2 3" [../src/ban.cpp:104]   --->   Operation 132 'icmp' 'icmp_ln104_9' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 133 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 134 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_9, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 134 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 135 [2/2] (0.42ns)   --->   "%call_ln117 = call void @_sum_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_3, i32 %agg_result_num16_2, i32 %agg_result_num2_2, i2 %base_0_lcssa_i25, i3 %select_ln104, i32 %agg_result_num_4_loc, i32 %agg_result_num16_3_loc, i32 %agg_result_num2_3_loc" [../src/ban.cpp:117]   --->   Operation 135 'call' 'call_ln117' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 1.13>
ST_17 : Operation 136 [1/2] (1.13ns)   --->   "%call_ln117 = call void @_sum_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_3, i32 %agg_result_num16_2, i32 %agg_result_num2_2, i2 %base_0_lcssa_i25, i3 %select_ln104, i32 %agg_result_num_4_loc, i32 %agg_result_num16_3_loc, i32 %agg_result_num2_3_loc" [../src/ban.cpp:117]   --->   Operation 136 'call' 'call_ln117' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.47>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "%agg_result_p_0 = phi i32 0, void %.preheader.preheader, i32 %tmp_244, void %.lr.ph7.i"   --->   Operation 137 'phi' 'agg_result_p_0' <Predicate = (and_ln77_4 & !icmp_ln104) | (and_ln77_4 & !icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%agg_result_num_4_loc_load = load i32 %agg_result_num_4_loc"   --->   Operation 138 'load' 'agg_result_num_4_loc_load' <Predicate = (and_ln77_4 & !icmp_ln104) | (and_ln77_4 & !icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%agg_result_num16_3_loc_load = load i32 %agg_result_num16_3_loc"   --->   Operation 139 'load' 'agg_result_num16_3_loc_load' <Predicate = (and_ln77_4 & !icmp_ln104) | (and_ln77_4 & !icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%agg_result_num2_3_loc_load = load i32 %agg_result_num2_3_loc"   --->   Operation 140 'load' 'agg_result_num2_3_loc_load' <Predicate = (and_ln77_4 & !icmp_ln104) | (and_ln77_4 & !icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.47ns)   --->   "%br_ln0 = br void %.thread6"   --->   Operation 141 'br' 'br_ln0' <Predicate = (and_ln77_4 & !icmp_ln104) | (and_ln77_4 & !icmp_ln92)> <Delay = 0.47>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%this_num_0_write_assign = phi i32 %agg_result_num_4_loc_load, void %.lr.ph.i, i32 %agg_result_num_1_loc_load, void %.lr.ph7.i, i32 %agg_result_num_0, void %._crit_edge1" [../src/ban.cpp:117]   --->   Operation 142 'phi' 'this_num_0_write_assign' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%this_num_1_write_assign = phi i32 %agg_result_num16_3_loc_load, void %.lr.ph.i, i32 %agg_result_num16_0_loc_load, void %.lr.ph7.i, i32 %agg_result_num16_6, void %._crit_edge1" [../src/ban.cpp:117]   --->   Operation 143 'phi' 'this_num_1_write_assign' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%this_num_2_write_assign = phi i32 %agg_result_num2_3_loc_load, void %.lr.ph.i, i32 %agg_result_num2_0_loc_load, void %.lr.ph7.i, i32 %tmp_231, void %._crit_edge1"   --->   Operation 144 'phi' 'this_num_2_write_assign' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "%this_p_write_assign = phi i32 %agg_result_p_0, void %.lr.ph.i, i32 %tmp_244, void %.lr.ph7.i, i32 %c_p, void %._crit_edge1"   --->   Operation 145 'phi' 'this_p_write_assign' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %this_p_write_assign" [../src/ban.cpp:125]   --->   Operation 146 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %this_num_0_write_assign" [../src/ban.cpp:125]   --->   Operation 147 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %this_num_1_write_assign" [../src/ban.cpp:125]   --->   Operation 148 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %this_num_2_write_assign" [../src/ban.cpp:125]   --->   Operation 149 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%ret_ln125 = ret i128 %mrv_3" [../src/ban.cpp:125]   --->   Operation 150 'ret' 'ret_ln125' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ diff_p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
diff_p_read                 (read          ) [ 0011111110000000000]
p_read                      (read          ) [ 0011111110000000000]
p_read_12                   (read          ) [ 0000000000000000000]
agg_result_num2_3_loc       (alloca        ) [ 0011111111111111111]
agg_result_num16_3_loc      (alloca        ) [ 0011111111111111111]
agg_result_num_4_loc        (alloca        ) [ 0011111111111111111]
agg_result_num2_0_loc       (alloca        ) [ 0011111111111111100]
agg_result_num16_0_loc      (alloca        ) [ 0011111111111111100]
agg_result_num_1_loc        (alloca        ) [ 0011111111111111100]
idx_tmp_loc                 (alloca        ) [ 0011111111111110000]
empty                       (trunc         ) [ 0011100000000000000]
empty_83                    (trunc         ) [ 0011100000000000000]
c_p                         (trunc         ) [ 0011111111111111111]
trunc_ln111_4               (partselect    ) [ 0000000000000000000]
bitcast_ln111               (bitcast       ) [ 0111100000000000000]
trunc_ln111_5               (partselect    ) [ 0000000000000000000]
bitcast_ln111_3             (bitcast       ) [ 0011111111000000000]
trunc_ln111_6               (partselect    ) [ 0000000000000000000]
bitcast_ln111_4             (bitcast       ) [ 0011111111111000000]
icmp_ln77                   (icmp          ) [ 0111111111000000000]
br_ln116                    (br            ) [ 0111100000000000000]
trunc_ln                    (partselect    ) [ 0000000000000000000]
bitcast_ln117               (bitcast       ) [ 0011100000000000000]
tmp_229                     (fadd          ) [ 0000000000000000000]
br_ln119                    (br            ) [ 0000000000000000000]
agg_result_num_0            (phi           ) [ 0011111111111111111]
tmp                         (bitselect     ) [ 0000111110000000000]
br_ln116                    (br            ) [ 0000111111000000000]
xor_ln117                   (xor           ) [ 0000000000000000000]
shl_ln                      (bitconcatenate) [ 0000000000000000000]
zext_ln117                  (zext          ) [ 0000000000000000000]
add_ln117                   (add           ) [ 0000000000000000000]
zext_ln117_8                (zext          ) [ 0000000000000000000]
zext_ln117_12               (zext          ) [ 0000000000000000000]
or_ln                       (bitconcatenate) [ 0000000000000000000]
zext_ln117_13               (zext          ) [ 0000000000000000000]
shl_ln117                   (shl           ) [ 0000000000000000000]
trunc_ln117                 (trunc         ) [ 0000000000000000000]
shl_ln117_7                 (shl           ) [ 0000000000000000000]
zext_ln117_14               (zext          ) [ 0000000000000000000]
sub_ln117                   (sub           ) [ 0000000000000000000]
and_ln117                   (and           ) [ 0000000000000000000]
zext_ln117_15               (zext          ) [ 0000000000000000000]
lshr_ln117                  (lshr          ) [ 0000000000000000000]
trunc_ln117_5               (trunc         ) [ 0000010000000000000]
bitcast_ln117_3             (bitcast       ) [ 0000001110000000000]
tmp_230                     (fadd          ) [ 0000100011000000000]
br_ln119                    (br            ) [ 0000100011000000000]
sub_ln117_2                 (sub           ) [ 0000000000000000000]
shl_ln117_s                 (bitconcatenate) [ 0000000000000000000]
add_ln117_5                 (add           ) [ 0000000000000000000]
add_ln117_6                 (add           ) [ 0000000000000000000]
zext_ln117_11               (zext          ) [ 0000000000000000000]
zext_ln117_16               (zext          ) [ 0000000000000000000]
zext_ln117_17               (zext          ) [ 0000000000000000000]
add_ln117_7                 (add           ) [ 0000000000000000000]
zext_ln117_18               (zext          ) [ 0000000000000000000]
shl_ln117_8                 (shl           ) [ 0000000000000000000]
tmp_242                     (bitselect     ) [ 0000000000000000000]
select_ln117                (select        ) [ 0000000000000000000]
shl_ln117_9                 (shl           ) [ 0000000000000000000]
zext_ln117_19               (zext          ) [ 0000000000000000000]
sub_ln117_3                 (sub           ) [ 0000000000000000000]
and_ln117_3                 (and           ) [ 0000000000000000000]
lshr_ln117_3                (lshr          ) [ 0000000000000000000]
trunc_ln117_6               (trunc         ) [ 0000000001000000000]
agg_result_num16_6          (phi           ) [ 0000000001111111111]
bitcast_ln117_4             (bitcast       ) [ 0000000000111000000]
bitcast_ln77                (bitcast       ) [ 0000000000000000000]
tmp_s                       (partselect    ) [ 0000000000000000000]
trunc_ln77                  (trunc         ) [ 0000000000000000000]
icmp_ln77_11                (icmp          ) [ 0000000000000000000]
icmp_ln77_12                (icmp          ) [ 0000000000000000000]
or_ln77                     (or            ) [ 0000000000000000000]
tmp_232                     (fcmp          ) [ 0000000000000000000]
and_ln77                    (and           ) [ 0000000000000000000]
and_ln77_4                  (and           ) [ 0000000000111111111]
tmp_231                     (fadd          ) [ 0000000000001111111]
br_ln122                    (br            ) [ 0000000000001111111]
call_ln117                  (call          ) [ 0000000000000000000]
idx_tmp_loc_load            (load          ) [ 0000000000000000000]
empty_84                    (trunc         ) [ 0000000000000001100]
icmp_ln92                   (icmp          ) [ 0000000000000011111]
br_ln92                     (br            ) [ 0000000000000011111]
xor_ln92                    (xor           ) [ 0000000000000001000]
call_ln117                  (call          ) [ 0000000000000000000]
agg_result_num_1_loc_load   (load          ) [ 0000000000001000111]
agg_result_num16_0_loc_load (load          ) [ 0000000000001000111]
agg_result_num2_0_loc_load  (load          ) [ 0000000000001000111]
sub_ln92                    (sub           ) [ 0000000000000000000]
base                        (add           ) [ 0000000000000000000]
xor_ln100                   (xor           ) [ 0000000000000000000]
sext_ln100                  (sext          ) [ 0000000000000000000]
tmp_244                     (add           ) [ 0000000000001010111]
icmp_ln104                  (icmp          ) [ 0000000000000000111]
br_ln104                    (br            ) [ 0000000000001010111]
agg_result_num_3            (phi           ) [ 0000000000000001110]
agg_result_num16_2          (phi           ) [ 0000000000000001110]
agg_result_num2_2           (phi           ) [ 0000000000000001110]
base_0_lcssa_i25            (phi           ) [ 0000000000000001110]
zext_ln104                  (zext          ) [ 0000000000000000000]
icmp_ln104_9                (icmp          ) [ 0000000000000000000]
add_ln104                   (add           ) [ 0000000000000000000]
select_ln104                (select        ) [ 0000000000000000010]
call_ln117                  (call          ) [ 0000000000000000000]
agg_result_p_0              (phi           ) [ 0000000000000000001]
agg_result_num_4_loc_load   (load          ) [ 0000000000000000000]
agg_result_num16_3_loc_load (load          ) [ 0000000000000000000]
agg_result_num2_3_loc_load  (load          ) [ 0000000000000000000]
br_ln0                      (br            ) [ 0000000000000000000]
this_num_0_write_assign     (phi           ) [ 0000000000000000001]
this_num_1_write_assign     (phi           ) [ 0000000000000000001]
this_num_2_write_assign     (phi           ) [ 0000000000000000001]
this_p_write_assign         (phi           ) [ 0000000000000000001]
mrv                         (insertvalue   ) [ 0000000000000000000]
mrv_1                       (insertvalue   ) [ 0000000000000000000]
mrv_2                       (insertvalue   ) [ 0000000000000000000]
mrv_3                       (insertvalue   ) [ 0000000000000000000]
ret_ln125                   (ret           ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read13">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read24">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read24"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="diff_p">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="diff_p"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_sum_Pipeline_VITIS_LOOP_84_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_sum_Pipeline_VITIS_LOOP_92_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_sum_Pipeline_VITIS_LOOP_104_3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="agg_result_num2_3_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_3_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="agg_result_num16_3_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num16_3_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="agg_result_num_4_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_4_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="agg_result_num2_0_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_0_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="agg_result_num16_0_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num16_0_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="agg_result_num_1_loc_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_1_loc/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="idx_tmp_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_tmp_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="diff_p_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="2" slack="0"/>
<pin id="124" dir="0" index="1" bw="2" slack="0"/>
<pin id="125" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="diff_p_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="128" slack="0"/>
<pin id="130" dir="0" index="1" bw="128" slack="0"/>
<pin id="131" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_read_12_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="128" slack="0"/>
<pin id="136" dir="0" index="1" bw="128" slack="0"/>
<pin id="137" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="140" class="1005" name="agg_result_num_0_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="4"/>
<pin id="142" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_num_0 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="agg_result_num_0_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="32" slack="3"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num_0/4 "/>
</bind>
</comp>

<comp id="150" class="1005" name="agg_result_num16_6_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="3"/>
<pin id="152" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="agg_result_num16_6 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="agg_result_num16_6_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="32" slack="8"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num16_6/9 "/>
</bind>
</comp>

<comp id="160" class="1005" name="agg_result_num_3_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num_3 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="agg_result_num_3_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="12"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="32" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num_3/16 "/>
</bind>
</comp>

<comp id="171" class="1005" name="agg_result_num16_2_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num16_2 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="agg_result_num16_2_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="7"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num16_2/16 "/>
</bind>
</comp>

<comp id="182" class="1005" name="agg_result_num2_2_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num2_2 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="agg_result_num2_2_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="4"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="32" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num2_2/16 "/>
</bind>
</comp>

<comp id="192" class="1005" name="base_0_lcssa_i25_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="1"/>
<pin id="194" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="base_0_lcssa_i25 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="base_0_lcssa_i25_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="2"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="2" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_0_lcssa_i25/16 "/>
</bind>
</comp>

<comp id="204" class="1005" name="agg_result_p_0_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="4"/>
<pin id="206" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_p_0 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="agg_result_p_0_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="4"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="32" slack="2"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_p_0/18 "/>
</bind>
</comp>

<comp id="215" class="1005" name="this_num_0_write_assign_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="217" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="this_num_0_write_assign (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="this_num_0_write_assign_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="4" bw="32" slack="14"/>
<pin id="224" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_num_0_write_assign/18 "/>
</bind>
</comp>

<comp id="227" class="1005" name="this_num_1_write_assign_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="229" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="this_num_1_write_assign (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="this_num_1_write_assign_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="4" bw="32" slack="9"/>
<pin id="236" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_num_1_write_assign/18 "/>
</bind>
</comp>

<comp id="239" class="1005" name="this_num_2_write_assign_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="241" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="this_num_2_write_assign (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="this_num_2_write_assign_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="4" bw="32" slack="6"/>
<pin id="248" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_num_2_write_assign/18 "/>
</bind>
</comp>

<comp id="250" class="1005" name="this_p_write_assign_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="252" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="this_p_write_assign (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="this_p_write_assign_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="32" slack="2"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="4" bw="32" slack="17"/>
<pin id="259" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_p_write_assign/18 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="8"/>
<pin id="265" dir="0" index="2" bw="32" slack="3"/>
<pin id="266" dir="0" index="3" bw="32" slack="0"/>
<pin id="267" dir="0" index="4" bw="32" slack="11"/>
<pin id="268" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln117/12 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="10"/>
<pin id="275" dir="0" index="2" bw="32" slack="5"/>
<pin id="276" dir="0" index="3" bw="32" slack="2"/>
<pin id="277" dir="0" index="4" bw="2" slack="0"/>
<pin id="278" dir="0" index="5" bw="2" slack="0"/>
<pin id="279" dir="0" index="6" bw="32" slack="13"/>
<pin id="280" dir="0" index="7" bw="32" slack="13"/>
<pin id="281" dir="0" index="8" bw="32" slack="13"/>
<pin id="282" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln117/14 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="32" slack="0"/>
<pin id="290" dir="0" index="3" bw="32" slack="0"/>
<pin id="291" dir="0" index="4" bw="2" slack="0"/>
<pin id="292" dir="0" index="5" bw="3" slack="0"/>
<pin id="293" dir="0" index="6" bw="32" slack="15"/>
<pin id="294" dir="0" index="7" bw="32" slack="15"/>
<pin id="295" dir="0" index="8" bw="32" slack="15"/>
<pin id="296" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln117/16 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_229/1 tmp_230/5 tmp_231/9 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="4"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_232/8 tmp_221/2 "/>
</bind>
</comp>

<comp id="314" class="1005" name="reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_230 tmp_231 "/>
</bind>
</comp>

<comp id="323" class="1004" name="empty_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="128" slack="0"/>
<pin id="325" dir="1" index="1" bw="96" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="empty_83_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="2" slack="0"/>
<pin id="329" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_83/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="c_p_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="128" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="c_p/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln111_4_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="128" slack="0"/>
<pin id="338" dir="0" index="2" bw="7" slack="0"/>
<pin id="339" dir="0" index="3" bw="7" slack="0"/>
<pin id="340" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln111_4/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="bitcast_ln111_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln111/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="trunc_ln111_5_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="128" slack="0"/>
<pin id="353" dir="0" index="2" bw="8" slack="0"/>
<pin id="354" dir="0" index="3" bw="8" slack="0"/>
<pin id="355" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln111_5/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="bitcast_ln111_3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln111_3/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln111_6_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="128" slack="0"/>
<pin id="367" dir="0" index="2" bw="8" slack="0"/>
<pin id="368" dir="0" index="3" bw="8" slack="0"/>
<pin id="369" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln111_6/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="bitcast_ln111_4_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln111_4/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln77_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="2" slack="0"/>
<pin id="380" dir="0" index="1" bw="2" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="trunc_ln_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="128" slack="0"/>
<pin id="387" dir="0" index="2" bw="7" slack="0"/>
<pin id="388" dir="0" index="3" bw="7" slack="0"/>
<pin id="389" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="bitcast_ln117_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln117/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="2" slack="3"/>
<pin id="402" dir="0" index="2" bw="1" slack="0"/>
<pin id="403" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="xor_ln117_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="3"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln117/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="shl_ln_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="6" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln117_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="6" slack="0"/>
<pin id="421" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln117_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="6" slack="0"/>
<pin id="425" dir="0" index="1" bw="7" slack="0"/>
<pin id="426" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln117_8_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="7" slack="0"/>
<pin id="431" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_8/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln117_12_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="7" slack="0"/>
<pin id="435" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_12/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="or_ln_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="7" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="0" index="3" bw="1" slack="0"/>
<pin id="442" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln117_13_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="7" slack="0"/>
<pin id="449" dir="1" index="1" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_13/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="shl_ln117_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="7" slack="0"/>
<pin id="454" dir="1" index="2" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln117/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="trunc_ln117_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="96" slack="0"/>
<pin id="459" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="shl_ln117_7_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="7" slack="0"/>
<pin id="464" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln117_7/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln117_14_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="65" slack="0"/>
<pin id="469" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_14/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sub_ln117_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="96" slack="0"/>
<pin id="473" dir="0" index="1" bw="65" slack="0"/>
<pin id="474" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln117/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="and_ln117_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="96" slack="0"/>
<pin id="479" dir="0" index="1" bw="96" slack="3"/>
<pin id="480" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln117/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln117_15_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="96" slack="0"/>
<pin id="484" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_15/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="lshr_ln117_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="96" slack="0"/>
<pin id="488" dir="0" index="1" bw="7" slack="0"/>
<pin id="489" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln117/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="trunc_ln117_5_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="128" slack="0"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117_5/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="bitcast_ln117_3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln117_3/5 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sub_ln117_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="2" slack="0"/>
<pin id="502" dir="0" index="1" bw="2" slack="7"/>
<pin id="503" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln117_2/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="shl_ln117_s_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="7" slack="0"/>
<pin id="507" dir="0" index="1" bw="2" slack="0"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln117_s/8 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln117_5_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="7" slack="0"/>
<pin id="515" dir="0" index="1" bw="7" slack="0"/>
<pin id="516" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_5/8 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln117_6_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="7" slack="0"/>
<pin id="521" dir="0" index="1" bw="7" slack="0"/>
<pin id="522" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_6/8 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln117_11_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="7" slack="0"/>
<pin id="527" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_11/8 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln117_16_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="7" slack="0"/>
<pin id="531" dir="1" index="1" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_16/8 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln117_17_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="7" slack="0"/>
<pin id="535" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_17/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln117_7_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="7" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_7/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln117_18_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_18/8 "/>
</bind>
</comp>

<comp id="547" class="1004" name="shl_ln117_8_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="8" slack="0"/>
<pin id="550" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln117_8/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_242_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="8" slack="0"/>
<pin id="556" dir="0" index="2" bw="4" slack="0"/>
<pin id="557" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_242/8 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln117_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="128" slack="0"/>
<pin id="564" dir="0" index="2" bw="128" slack="0"/>
<pin id="565" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117/8 "/>
</bind>
</comp>

<comp id="569" class="1004" name="shl_ln117_9_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="7" slack="0"/>
<pin id="572" dir="1" index="2" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln117_9/8 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln117_19_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="97" slack="0"/>
<pin id="577" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_19/8 "/>
</bind>
</comp>

<comp id="579" class="1004" name="sub_ln117_3_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="128" slack="0"/>
<pin id="581" dir="0" index="1" bw="97" slack="0"/>
<pin id="582" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln117_3/8 "/>
</bind>
</comp>

<comp id="585" class="1004" name="and_ln117_3_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="128" slack="0"/>
<pin id="587" dir="0" index="1" bw="128" slack="7"/>
<pin id="588" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln117_3/8 "/>
</bind>
</comp>

<comp id="590" class="1004" name="lshr_ln117_3_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="128" slack="0"/>
<pin id="592" dir="0" index="1" bw="7" slack="0"/>
<pin id="593" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln117_3/8 "/>
</bind>
</comp>

<comp id="596" class="1004" name="trunc_ln117_6_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="128" slack="0"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117_6/8 "/>
</bind>
</comp>

<comp id="600" class="1004" name="bitcast_ln117_4_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln117_4/9 "/>
</bind>
</comp>

<comp id="604" class="1004" name="bitcast_ln77_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="5"/>
<pin id="606" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77/9 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_s_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="0" index="2" bw="6" slack="0"/>
<pin id="612" dir="0" index="3" bw="6" slack="0"/>
<pin id="613" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="618" class="1004" name="trunc_ln77_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/9 "/>
</bind>
</comp>

<comp id="622" class="1004" name="icmp_ln77_11_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="0"/>
<pin id="624" dir="0" index="1" bw="8" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_11/9 "/>
</bind>
</comp>

<comp id="628" class="1004" name="icmp_ln77_12_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="23" slack="0"/>
<pin id="630" dir="0" index="1" bw="23" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_12/9 "/>
</bind>
</comp>

<comp id="634" class="1004" name="or_ln77_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/9 "/>
</bind>
</comp>

<comp id="640" class="1004" name="and_ln77_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/9 "/>
</bind>
</comp>

<comp id="646" class="1004" name="and_ln77_4_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="8"/>
<pin id="649" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_4/9 "/>
</bind>
</comp>

<comp id="651" class="1004" name="idx_tmp_loc_load_load_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="13"/>
<pin id="653" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_tmp_loc_load/14 "/>
</bind>
</comp>

<comp id="654" class="1004" name="empty_84_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_84/14 "/>
</bind>
</comp>

<comp id="659" class="1004" name="icmp_ln92_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="0"/>
<pin id="661" dir="0" index="1" bw="32" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/14 "/>
</bind>
</comp>

<comp id="665" class="1004" name="xor_ln92_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="2" slack="0"/>
<pin id="667" dir="0" index="1" bw="2" slack="0"/>
<pin id="668" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln92/14 "/>
</bind>
</comp>

<comp id="672" class="1004" name="agg_result_num_1_loc_load_load_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="15"/>
<pin id="674" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_1_loc_load/16 "/>
</bind>
</comp>

<comp id="676" class="1004" name="agg_result_num16_0_loc_load_load_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="15"/>
<pin id="678" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num16_0_loc_load/16 "/>
</bind>
</comp>

<comp id="680" class="1004" name="agg_result_num2_0_loc_load_load_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="15"/>
<pin id="682" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_0_loc_load/16 "/>
</bind>
</comp>

<comp id="684" class="1004" name="sub_ln92_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="2" slack="0"/>
<pin id="686" dir="0" index="1" bw="2" slack="2"/>
<pin id="687" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln92/16 "/>
</bind>
</comp>

<comp id="689" class="1004" name="base_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="2" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base/16 "/>
</bind>
</comp>

<comp id="696" class="1004" name="xor_ln100_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="2" slack="0"/>
<pin id="698" dir="0" index="1" bw="2" slack="0"/>
<pin id="699" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln100/16 "/>
</bind>
</comp>

<comp id="702" class="1004" name="sext_ln100_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="2" slack="0"/>
<pin id="704" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100/16 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_244_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="0"/>
<pin id="708" dir="0" index="1" bw="32" slack="15"/>
<pin id="709" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_244/16 "/>
</bind>
</comp>

<comp id="711" class="1004" name="icmp_ln104_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="2" slack="0"/>
<pin id="713" dir="0" index="1" bw="2" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/16 "/>
</bind>
</comp>

<comp id="717" class="1004" name="zext_ln104_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="2" slack="0"/>
<pin id="719" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/16 "/>
</bind>
</comp>

<comp id="721" class="1004" name="icmp_ln104_9_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="2" slack="0"/>
<pin id="723" dir="0" index="1" bw="2" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104_9/16 "/>
</bind>
</comp>

<comp id="727" class="1004" name="add_ln104_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="2" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/16 "/>
</bind>
</comp>

<comp id="733" class="1004" name="select_ln104_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="3" slack="0"/>
<pin id="736" dir="0" index="2" bw="3" slack="0"/>
<pin id="737" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104/16 "/>
</bind>
</comp>

<comp id="742" class="1004" name="agg_result_num_4_loc_load_load_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="17"/>
<pin id="744" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_4_loc_load/18 "/>
</bind>
</comp>

<comp id="746" class="1004" name="agg_result_num16_3_loc_load_load_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="17"/>
<pin id="748" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num16_3_loc_load/18 "/>
</bind>
</comp>

<comp id="750" class="1004" name="agg_result_num2_3_loc_load_load_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="17"/>
<pin id="752" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_3_loc_load/18 "/>
</bind>
</comp>

<comp id="754" class="1004" name="mrv_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="128" slack="0"/>
<pin id="756" dir="0" index="1" bw="32" slack="0"/>
<pin id="757" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/18 "/>
</bind>
</comp>

<comp id="760" class="1004" name="mrv_1_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="128" slack="0"/>
<pin id="762" dir="0" index="1" bw="32" slack="0"/>
<pin id="763" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/18 "/>
</bind>
</comp>

<comp id="766" class="1004" name="mrv_2_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="128" slack="0"/>
<pin id="768" dir="0" index="1" bw="32" slack="0"/>
<pin id="769" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/18 "/>
</bind>
</comp>

<comp id="772" class="1004" name="mrv_3_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="128" slack="0"/>
<pin id="774" dir="0" index="1" bw="32" slack="0"/>
<pin id="775" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/18 "/>
</bind>
</comp>

<comp id="778" class="1005" name="diff_p_read_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="2" slack="3"/>
<pin id="780" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="diff_p_read "/>
</bind>
</comp>

<comp id="784" class="1005" name="p_read_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="128" slack="7"/>
<pin id="786" dir="1" index="1" bw="128" slack="7"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="789" class="1005" name="agg_result_num2_3_loc_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="15"/>
<pin id="791" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="agg_result_num2_3_loc "/>
</bind>
</comp>

<comp id="795" class="1005" name="agg_result_num16_3_loc_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="15"/>
<pin id="797" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="agg_result_num16_3_loc "/>
</bind>
</comp>

<comp id="801" class="1005" name="agg_result_num_4_loc_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="15"/>
<pin id="803" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="agg_result_num_4_loc "/>
</bind>
</comp>

<comp id="807" class="1005" name="agg_result_num2_0_loc_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="13"/>
<pin id="809" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="agg_result_num2_0_loc "/>
</bind>
</comp>

<comp id="813" class="1005" name="agg_result_num16_0_loc_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="13"/>
<pin id="815" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="agg_result_num16_0_loc "/>
</bind>
</comp>

<comp id="819" class="1005" name="agg_result_num_1_loc_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="13"/>
<pin id="821" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="agg_result_num_1_loc "/>
</bind>
</comp>

<comp id="825" class="1005" name="idx_tmp_loc_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="11"/>
<pin id="827" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="idx_tmp_loc "/>
</bind>
</comp>

<comp id="831" class="1005" name="empty_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="96" slack="3"/>
<pin id="833" dir="1" index="1" bw="96" slack="3"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="836" class="1005" name="empty_83_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="3"/>
<pin id="838" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="empty_83 "/>
</bind>
</comp>

<comp id="841" class="1005" name="c_p_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="15"/>
<pin id="843" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="c_p "/>
</bind>
</comp>

<comp id="847" class="1005" name="bitcast_ln111_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="1"/>
<pin id="849" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln111 "/>
</bind>
</comp>

<comp id="853" class="1005" name="bitcast_ln111_3_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="4"/>
<pin id="855" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="bitcast_ln111_3 "/>
</bind>
</comp>

<comp id="859" class="1005" name="bitcast_ln111_4_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="8"/>
<pin id="861" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="bitcast_ln111_4 "/>
</bind>
</comp>

<comp id="864" class="1005" name="icmp_ln77_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="3"/>
<pin id="866" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln77 "/>
</bind>
</comp>

<comp id="869" class="1005" name="bitcast_ln117_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="1"/>
<pin id="871" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln117 "/>
</bind>
</comp>

<comp id="874" class="1005" name="tmp_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="4"/>
<pin id="876" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="878" class="1005" name="trunc_ln117_5_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln117_5 "/>
</bind>
</comp>

<comp id="883" class="1005" name="bitcast_ln117_3_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="1"/>
<pin id="885" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln117_3 "/>
</bind>
</comp>

<comp id="888" class="1005" name="trunc_ln117_6_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="1"/>
<pin id="890" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln117_6 "/>
</bind>
</comp>

<comp id="893" class="1005" name="bitcast_ln117_4_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="1"/>
<pin id="895" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln117_4 "/>
</bind>
</comp>

<comp id="898" class="1005" name="and_ln77_4_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="3"/>
<pin id="900" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln77_4 "/>
</bind>
</comp>

<comp id="902" class="1005" name="empty_84_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="2" slack="1"/>
<pin id="904" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty_84 "/>
</bind>
</comp>

<comp id="908" class="1005" name="icmp_ln92_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="2"/>
<pin id="910" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="912" class="1005" name="xor_ln92_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="2" slack="1"/>
<pin id="914" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln92 "/>
</bind>
</comp>

<comp id="926" class="1005" name="tmp_244_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="2"/>
<pin id="928" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_244 "/>
</bind>
</comp>

<comp id="932" class="1005" name="icmp_ln104_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="2"/>
<pin id="934" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="936" class="1005" name="select_ln104_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="3" slack="1"/>
<pin id="938" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln104 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="149"><net_src comp="143" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="159"><net_src comp="153" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="169"><net_src comp="140" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="163" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="180"><net_src comp="150" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="174" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="191"><net_src comp="185" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="207"><net_src comp="90" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="226"><net_src comp="140" pin="1"/><net_sink comp="218" pin=4"/></net>

<net id="238"><net_src comp="150" pin="1"/><net_sink comp="230" pin=4"/></net>

<net id="261"><net_src comp="208" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="269"><net_src comp="74" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="140" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="150" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="283"><net_src comp="80" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="284"><net_src comp="140" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="285"><net_src comp="150" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="297"><net_src comp="88" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="298"><net_src comp="163" pin="4"/><net_sink comp="286" pin=1"/></net>

<net id="299"><net_src comp="174" pin="4"/><net_sink comp="286" pin=2"/></net>

<net id="300"><net_src comp="185" pin="4"/><net_sink comp="286" pin=3"/></net>

<net id="301"><net_src comp="196" pin="4"/><net_sink comp="286" pin=4"/></net>

<net id="306"><net_src comp="302" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="307"><net_src comp="302" pin="2"/><net_sink comp="262" pin=3"/></net>

<net id="312"><net_src comp="140" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="62" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="302" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="262" pin=3"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="272" pin=3"/></net>

<net id="321"><net_src comp="314" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="242" pin=4"/></net>

<net id="326"><net_src comp="128" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="122" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="134" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="12" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="134" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="14" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="16" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="348"><net_src comp="335" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="356"><net_src comp="12" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="134" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="18" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="20" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="363"><net_src comp="350" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="12" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="134" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="22" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="24" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="377"><net_src comp="364" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="122" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="26" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="12" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="128" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="14" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="16" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="397"><net_src comp="384" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="404"><net_src comp="28" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="30" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="410"><net_src comp="32" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="34" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="406" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="36" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="411" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="38" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="423" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="40" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="32" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="406" pin="2"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="36" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="450"><net_src comp="437" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="42" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="447" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="44" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="433" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="457" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="467" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="477" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="429" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="496" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="504"><net_src comp="46" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="510"><net_src comp="48" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="500" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="36" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="517"><net_src comp="505" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="38" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="505" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="50" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="513" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="513" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="519" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="52" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="54" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="543" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="558"><net_src comp="56" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="537" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="58" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="566"><net_src comp="553" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="60" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="547" pin="2"/><net_sink comp="561" pin=2"/></net>

<net id="573"><net_src comp="42" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="529" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="561" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="575" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="594"><net_src comp="585" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="525" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="600" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="607"><net_src comp="140" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="614"><net_src comp="64" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="604" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="66" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="617"><net_src comp="68" pin="0"/><net_sink comp="608" pin=3"/></net>

<net id="621"><net_src comp="604" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="608" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="70" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="618" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="72" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="628" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="622" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="634" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="308" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="640" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="657"><net_src comp="651" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="272" pin=4"/></net>

<net id="663"><net_src comp="651" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="76" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="654" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="78" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="671"><net_src comp="665" pin="2"/><net_sink comp="272" pin=5"/></net>

<net id="675"><net_src comp="672" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="679"><net_src comp="676" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="683"><net_src comp="680" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="688"><net_src comp="46" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="693"><net_src comp="684" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="82" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="695"><net_src comp="689" pin="2"/><net_sink comp="196" pin=2"/></net>

<net id="700"><net_src comp="684" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="46" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="705"><net_src comp="696" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="702" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="715"><net_src comp="689" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="78" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="196" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="196" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="78" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="717" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="84" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="738"><net_src comp="721" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="86" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="727" pin="2"/><net_sink comp="733" pin=2"/></net>

<net id="741"><net_src comp="733" pin="3"/><net_sink comp="286" pin=5"/></net>

<net id="745"><net_src comp="742" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="749"><net_src comp="746" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="753"><net_src comp="750" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="758"><net_src comp="92" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="253" pin="6"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="754" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="218" pin="6"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="760" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="230" pin="6"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="766" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="242" pin="6"/><net_sink comp="772" pin=1"/></net>

<net id="781"><net_src comp="122" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="787"><net_src comp="128" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="792"><net_src comp="94" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="286" pin=8"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="798"><net_src comp="98" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="286" pin=7"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="804"><net_src comp="102" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="286" pin=6"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="810"><net_src comp="106" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="272" pin=8"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="816"><net_src comp="110" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="272" pin=7"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="822"><net_src comp="114" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="272" pin=6"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="828"><net_src comp="118" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="262" pin=4"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="834"><net_src comp="323" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="839"><net_src comp="327" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="844"><net_src comp="331" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="253" pin=4"/></net>

<net id="850"><net_src comp="345" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="856"><net_src comp="360" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="862"><net_src comp="374" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="867"><net_src comp="378" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="872"><net_src comp="394" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="877"><net_src comp="399" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="492" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="886"><net_src comp="496" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="891"><net_src comp="596" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="896"><net_src comp="600" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="901"><net_src comp="646" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="654" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="272" pin=4"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="911"><net_src comp="659" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="915"><net_src comp="665" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="272" pin=5"/></net>

<net id="929"><net_src comp="706" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="935"><net_src comp="711" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="939"><net_src comp="733" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="286" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: _sum : p_read13 | {1 }
	Port: _sum : p_read24 | {1 }
	Port: _sum : diff_p | {1 }
  - Chain level:
	State 1
		bitcast_ln111 : 1
		bitcast_ln111_3 : 1
		bitcast_ln111_4 : 1
		br_ln116 : 1
		bitcast_ln117 : 1
		tmp_229 : 2
	State 2
	State 3
	State 4
		agg_result_num_0 : 1
		br_ln116 : 1
		zext_ln117 : 1
		add_ln117 : 2
		zext_ln117_8 : 3
		zext_ln117_12 : 3
		zext_ln117_13 : 1
		shl_ln117 : 2
		trunc_ln117 : 3
		shl_ln117_7 : 4
		zext_ln117_14 : 5
		sub_ln117 : 6
		and_ln117 : 7
		zext_ln117_15 : 7
		lshr_ln117 : 8
		trunc_ln117_5 : 9
	State 5
		tmp_230 : 1
	State 6
	State 7
	State 8
		shl_ln117_s : 1
		add_ln117_5 : 2
		add_ln117_6 : 2
		zext_ln117_11 : 3
		zext_ln117_16 : 3
		zext_ln117_17 : 3
		add_ln117_7 : 4
		zext_ln117_18 : 5
		shl_ln117_8 : 6
		tmp_242 : 5
		select_ln117 : 7
		shl_ln117_9 : 4
		zext_ln117_19 : 5
		sub_ln117_3 : 8
		and_ln117_3 : 9
		lshr_ln117_3 : 9
		trunc_ln117_6 : 10
	State 9
		tmp_231 : 1
		tmp_s : 1
		trunc_ln77 : 1
		icmp_ln77_11 : 2
		icmp_ln77_12 : 2
		or_ln77 : 3
		and_ln77 : 3
		and_ln77_4 : 3
	State 10
	State 11
	State 12
		call_ln117 : 1
	State 13
	State 14
		empty_84 : 1
		icmp_ln92 : 1
		br_ln92 : 2
		xor_ln92 : 2
		call_ln117 : 2
	State 15
	State 16
		base : 1
		xor_ln100 : 1
		sext_ln100 : 1
		tmp_244 : 2
		icmp_ln104 : 2
		br_ln104 : 3
		agg_result_num_3 : 4
		agg_result_num16_2 : 4
		agg_result_num2_2 : 4
		base_0_lcssa_i25 : 4
		zext_ln104 : 5
		icmp_ln104_9 : 5
		add_ln104 : 6
		select_ln104 : 7
		call_ln117 : 8
	State 17
	State 18
		this_num_0_write_assign : 1
		this_num_1_write_assign : 1
		this_num_2_write_assign : 1
		this_p_write_assign : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		ret_ln125 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |  grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262 |    0    |  0.427  |   199   |   131   |
|   call   |  grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272 |    0    |    0    |   199   |    41   |
|          | grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286 |    0    |    0    |   224   |   100   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   lshr   |              lshr_ln117_fu_486             |    0    |    0    |    0    |   311   |
|          |             lshr_ln117_3_fu_590            |    0    |    0    |    0    |   423   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   fadd   |                 grp_fu_302                 |    2    |    0    |   227   |   214   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              sub_ln117_fu_471              |    0    |    0    |    0    |   103   |
|    sub   |             sub_ln117_2_fu_500             |    0    |    0    |    0    |    9    |
|          |             sub_ln117_3_fu_579             |    0    |    0    |    0    |   135   |
|          |               sub_ln92_fu_684              |    0    |    0    |    0    |    9    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              and_ln117_fu_477              |    0    |    0    |    0    |    96   |
|    and   |             and_ln117_3_fu_585             |    0    |    0    |    0    |   128   |
|          |               and_ln77_fu_640              |    0    |    0    |    0    |    2    |
|          |              and_ln77_4_fu_646             |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              add_ln117_fu_423              |    0    |    0    |    0    |    14   |
|          |             add_ln117_5_fu_513             |    0    |    0    |    0    |    14   |
|          |             add_ln117_6_fu_519             |    0    |    0    |    0    |    14   |
|    add   |             add_ln117_7_fu_537             |    0    |    0    |    0    |    14   |
|          |                 base_fu_689                |    0    |    0    |    0    |    9    |
|          |               tmp_244_fu_706               |    0    |    0    |    0    |    39   |
|          |              add_ln104_fu_727              |    0    |    0    |    0    |    9    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|  select  |             select_ln117_fu_561            |    0    |    0    |    0    |   107   |
|          |             select_ln104_fu_733            |    0    |    0    |    0    |    3    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              icmp_ln77_fu_378              |    0    |    0    |    0    |    8    |
|          |             icmp_ln77_11_fu_622            |    0    |    0    |    0    |    11   |
|   icmp   |             icmp_ln77_12_fu_628            |    0    |    0    |    0    |    16   |
|          |              icmp_ln92_fu_659              |    0    |    0    |    0    |    20   |
|          |              icmp_ln104_fu_711             |    0    |    0    |    0    |    8    |
|          |             icmp_ln104_9_fu_721            |    0    |    0    |    0    |    8    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              shl_ln117_fu_451              |    0    |    0    |    0    |    14   |
|    shl   |             shl_ln117_7_fu_461             |    0    |    0    |    0    |    14   |
|          |             shl_ln117_8_fu_547             |    0    |    0    |    0    |    16   |
|          |             shl_ln117_9_fu_569             |    0    |    0    |    0    |    14   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              xor_ln117_fu_406              |    0    |    0    |    0    |    2    |
|    xor   |               xor_ln92_fu_665              |    0    |    0    |    0    |    2    |
|          |              xor_ln100_fu_696              |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    or    |               or_ln77_fu_634               |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |           diff_p_read_read_fu_122          |    0    |    0    |    0    |    0    |
|   read   |             p_read_read_fu_128             |    0    |    0    |    0    |    0    |
|          |            p_read_12_read_fu_134           |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                 grp_fu_308                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |                empty_fu_323                |    0    |    0    |    0    |    0    |
|          |               empty_83_fu_327              |    0    |    0    |    0    |    0    |
|          |                 c_p_fu_331                 |    0    |    0    |    0    |    0    |
|   trunc  |             trunc_ln117_fu_457             |    0    |    0    |    0    |    0    |
|          |            trunc_ln117_5_fu_492            |    0    |    0    |    0    |    0    |
|          |            trunc_ln117_6_fu_596            |    0    |    0    |    0    |    0    |
|          |              trunc_ln77_fu_618             |    0    |    0    |    0    |    0    |
|          |               empty_84_fu_654              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |            trunc_ln111_4_fu_335            |    0    |    0    |    0    |    0    |
|          |            trunc_ln111_5_fu_350            |    0    |    0    |    0    |    0    |
|partselect|            trunc_ln111_6_fu_364            |    0    |    0    |    0    |    0    |
|          |               trunc_ln_fu_384              |    0    |    0    |    0    |    0    |
|          |                tmp_s_fu_608                |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
| bitselect|                 tmp_fu_399                 |    0    |    0    |    0    |    0    |
|          |               tmp_242_fu_553               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |                shl_ln_fu_411               |    0    |    0    |    0    |    0    |
|bitconcatenate|                or_ln_fu_437                |    0    |    0    |    0    |    0    |
|          |             shl_ln117_s_fu_505             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              zext_ln117_fu_419             |    0    |    0    |    0    |    0    |
|          |             zext_ln117_8_fu_429            |    0    |    0    |    0    |    0    |
|          |            zext_ln117_12_fu_433            |    0    |    0    |    0    |    0    |
|          |            zext_ln117_13_fu_447            |    0    |    0    |    0    |    0    |
|          |            zext_ln117_14_fu_467            |    0    |    0    |    0    |    0    |
|   zext   |            zext_ln117_15_fu_482            |    0    |    0    |    0    |    0    |
|          |            zext_ln117_11_fu_525            |    0    |    0    |    0    |    0    |
|          |            zext_ln117_16_fu_529            |    0    |    0    |    0    |    0    |
|          |            zext_ln117_17_fu_533            |    0    |    0    |    0    |    0    |
|          |            zext_ln117_18_fu_543            |    0    |    0    |    0    |    0    |
|          |            zext_ln117_19_fu_575            |    0    |    0    |    0    |    0    |
|          |              zext_ln104_fu_717             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   sext   |              sext_ln100_fu_702             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |                 mrv_fu_754                 |    0    |    0    |    0    |    0    |
|insertvalue|                mrv_1_fu_760                |    0    |    0    |    0    |    0    |
|          |                mrv_2_fu_766                |    0    |    0    |    0    |    0    |
|          |                mrv_3_fu_772                |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   Total  |                                            |    2    |  0.427  |   849   |   2064  |
|----------|--------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
| agg_result_num16_0_loc_reg_813|   32   |
|   agg_result_num16_2_reg_171  |   32   |
| agg_result_num16_3_loc_reg_795|   32   |
|   agg_result_num16_6_reg_150  |   32   |
| agg_result_num2_0_loc_reg_807 |   32   |
|   agg_result_num2_2_reg_182   |   32   |
| agg_result_num2_3_loc_reg_789 |   32   |
|    agg_result_num_0_reg_140   |   32   |
|  agg_result_num_1_loc_reg_819 |   32   |
|    agg_result_num_3_reg_160   |   32   |
|  agg_result_num_4_loc_reg_801 |   32   |
|     agg_result_p_0_reg_204    |   32   |
|       and_ln77_4_reg_898      |    1   |
|    base_0_lcssa_i25_reg_192   |    2   |
|    bitcast_ln111_3_reg_853    |   32   |
|    bitcast_ln111_4_reg_859    |   32   |
|     bitcast_ln111_reg_847     |   32   |
|    bitcast_ln117_3_reg_883    |   32   |
|    bitcast_ln117_4_reg_893    |   32   |
|     bitcast_ln117_reg_869     |   32   |
|          c_p_reg_841          |   32   |
|      diff_p_read_reg_778      |    2   |
|        empty_83_reg_836       |    1   |
|        empty_84_reg_902       |    2   |
|         empty_reg_831         |   96   |
|       icmp_ln104_reg_932      |    1   |
|       icmp_ln77_reg_864       |    1   |
|       icmp_ln92_reg_908       |    1   |
|      idx_tmp_loc_reg_825      |   32   |
|         p_read_reg_784        |   128  |
|            reg_314            |   32   |
|      select_ln104_reg_936     |    3   |
|this_num_0_write_assign_reg_215|   32   |
|this_num_1_write_assign_reg_227|   32   |
|this_num_2_write_assign_reg_239|   32   |
|  this_p_write_assign_reg_250  |   32   |
|        tmp_244_reg_926        |   32   |
|          tmp_reg_874          |    1   |
|     trunc_ln117_5_reg_878     |   32   |
|     trunc_ln117_6_reg_888     |   32   |
|        xor_ln92_reg_912       |    2   |
+-------------------------------+--------+
|             Total             |  1137  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------|------|------|------|--------||---------||---------|
|          base_0_lcssa_i25_reg_192          |  p0  |   2  |   2  |    4   ||    9    |
|  grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262 |  p3  |   2  |  32  |   64   ||    9    |
|  grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272 |  p4  |   2  |   2  |    4   ||    9    |
|  grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272 |  p5  |   2  |   2  |    4   ||    9    |
| grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286 |  p5  |   2  |   3  |    6   ||    9    |
|                 grp_fu_302                 |  p0  |   4  |  32  |   128  ||    20   |
|                 grp_fu_302                 |  p1  |   6  |  32  |   192  ||    31   |
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                   |      |      |      |   402  ||  3.283  ||    96   |
|--------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    0   |   849  |  2064  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   96   |
|  Register |    -   |    -   |  1137  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |  1986  |  2160  |
+-----------+--------+--------+--------+--------+
