<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PLIS_Project.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Devider_25MHz.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Devider_25MHz.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Devider_25MHz_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Divider_25MHz.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Divider_25MHz.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="H_Synch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="H_Synch.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="H_Synch_H_Synch_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="H_Synch_drc.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="H_Synch_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Special_Counter.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Special_Counter.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Special_Counter.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Special_Counter.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Special_Counter.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Special_Counter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Special_Counter_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="TEST.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="TEST.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TEST_TEST_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="VGA_Oscillator.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="VGA_Oscillator.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="VGA_Oscillator.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA_Oscillator.prj"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="VGA_Oscillator.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="VGA_Oscillator.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="VGA_Oscillator.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="VGA_Oscillator.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VGA_Oscillator_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGA_Oscillator_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="V_Synch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="V_Synch.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="V_Synch_V_Synch_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="V_Synch_V_Synch_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="V_Synch_V_Synch_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="const_COLOR.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="const_COLOR.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="const_MODC.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="const_MODC.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="const_MODC2.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="const_MODC2.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="const_MODC2.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="const_MODC2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="const_MODC2.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="const_MODC_BackPorch.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="const_MODC_BackPorch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="const_MODC_Display.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="const_MODC_Display.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="const_MODC_FrontPorch.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="const_MODC_FrontPorch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="const_MODC_PulseWidth.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="const_MODC_PulseWidth.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="const_MODC_V_BackPorch.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="const_MODC_V_BackPorch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="const_MODC_V_Display.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="const_MODC_V_Display.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="const_MODC_V_FrontPorch.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="const_MODC_V_FrontPorch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="const_MODC_V_PulseWidth.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="const_MODC_V_PulseWidth.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1767614293" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1767614293">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1769341215" xil_pn:in_ck="2725605357563670007" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1769341215">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Devider_25MHz.vhd"/>
      <outfile xil_pn:name="Special_Counter.vhd"/>
      <outfile xil_pn:name="TEST_Scheme.vhd"/>
      <outfile xil_pn:name="T_H_Synch.vhd"/>
      <outfile xil_pn:name="T_V_Synch.vhd"/>
      <outfile xil_pn:name="const_COLOR.vhd"/>
      <outfile xil_pn:name="const_MODC.vhd"/>
      <outfile xil_pn:name="const_MODC2.vhd"/>
      <outfile xil_pn:name="const_MODC_BackPorch.vhd"/>
      <outfile xil_pn:name="const_MODC_Display.vhd"/>
      <outfile xil_pn:name="const_MODC_FrontPorch.vhd"/>
      <outfile xil_pn:name="const_MODC_PulseWidth.vhd"/>
      <outfile xil_pn:name="const_MODC_V_BackPorch.vhd"/>
      <outfile xil_pn:name="const_MODC_V_Display.vhd"/>
      <outfile xil_pn:name="const_MODC_V_FrontPorch.vhd"/>
      <outfile xil_pn:name="const_MODC_V_PulseWidth.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1769339154" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1724861757644315509" xil_pn:start_ts="1769339154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1769341274" xil_pn:in_ck="5798898614181010176" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8905636753012427063" xil_pn:start_ts="1769341272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="H_Synch.vf"/>
      <outfile xil_pn:name="TEST.vf"/>
      <outfile xil_pn:name="VGA_Oscillator.vf"/>
      <outfile xil_pn:name="V_Synch.vf"/>
    </transform>
    <transform xil_pn:end_ts="1769341217" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8080650469326404163" xil_pn:start_ts="1769341217">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1769341274" xil_pn:in_ck="-1060361465793784898" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1769341274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Devider_25MHz.vhd"/>
      <outfile xil_pn:name="H_Synch.vf"/>
      <outfile xil_pn:name="Special_Counter.vhd"/>
      <outfile xil_pn:name="TEST.vf"/>
      <outfile xil_pn:name="TEST_Scheme.vhd"/>
      <outfile xil_pn:name="T_H_Synch.vhd"/>
      <outfile xil_pn:name="T_V_Synch.vhd"/>
      <outfile xil_pn:name="VGA_Oscillator.vf"/>
      <outfile xil_pn:name="V_Synch.vf"/>
      <outfile xil_pn:name="const_COLOR.vhd"/>
      <outfile xil_pn:name="const_MODC.vhd"/>
      <outfile xil_pn:name="const_MODC2.vhd"/>
      <outfile xil_pn:name="const_MODC_BackPorch.vhd"/>
      <outfile xil_pn:name="const_MODC_Display.vhd"/>
      <outfile xil_pn:name="const_MODC_FrontPorch.vhd"/>
      <outfile xil_pn:name="const_MODC_PulseWidth.vhd"/>
      <outfile xil_pn:name="const_MODC_V_BackPorch.vhd"/>
      <outfile xil_pn:name="const_MODC_V_Display.vhd"/>
      <outfile xil_pn:name="const_MODC_V_FrontPorch.vhd"/>
      <outfile xil_pn:name="const_MODC_V_PulseWidth.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1769341279" xil_pn:in_ck="-1060361465793784898" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7655711012108309178" xil_pn:start_ts="1769341274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="V_Synch_V_Synch_sch_tb_beh.prj"/>
      <outfile xil_pn:name="V_Synch_V_Synch_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1769341279" xil_pn:in_ck="-4160785322026606115" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1235330844862809609" xil_pn:start_ts="1769341279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="V_Synch_V_Synch_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1769340962" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1769340962">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1769340964" xil_pn:in_ck="1509536522551706191" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8582283375079487719" xil_pn:start_ts="1769340962">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="H_Synch.vf"/>
      <outfile xil_pn:name="VGA_Oscillator.vf"/>
      <outfile xil_pn:name="V_Synch.vf"/>
    </transform>
    <transform xil_pn:end_ts="1769340964" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8080650469326404163" xil_pn:start_ts="1769340964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1769340964" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1769340964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1769340964" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2317479458495557097" xil_pn:start_ts="1769340964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1769340964" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1769340964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1769340964" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7850653691494203975" xil_pn:start_ts="1769340964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1769340974" xil_pn:in_ck="8255659609572040132" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="525439577762756997" xil_pn:start_ts="1769340964">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="VGA_Oscillator.jhd"/>
      <outfile xil_pn:name="VGA_Oscillator.lso"/>
      <outfile xil_pn:name="VGA_Oscillator.prj"/>
      <outfile xil_pn:name="VGA_Oscillator.syr"/>
      <outfile xil_pn:name="VGA_Oscillator.xst"/>
      <outfile xil_pn:name="VGA_Oscillator_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1769340974" xil_pn:in_ck="3270504803165922" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4530861799204445371" xil_pn:start_ts="1769340974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
