// Seed: 1309798867
module module_0 (
    input wand id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri1 id_3,
    output wor id_4,
    output uwire id_5,
    input supply1 id_6,
    input tri id_7,
    input supply1 id_8,
    input wand id_9,
    output wor id_10,
    input supply0 id_11
    , id_14,
    output wand id_12
);
  wor  id_15;
  wire id_16;
  assign id_15 = (~&id_9) | 1 | 1;
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1,
    input wire id_2,
    input tri id_3,
    output wor id_4,
    input supply1 id_5,
    input uwire id_6,
    input tri1 id_7,
    input tri0 id_8,
    input tri id_9,
    input wand id_10,
    output tri0 id_11,
    output wand id_12,
    input tri1 id_13,
    output wand id_14,
    output tri0 id_15,
    input tri0 id_16,
    input supply0 id_17,
    output uwire id_18,
    input wire id_19,
    output supply1 id_20,
    input wor id_21,
    output wor id_22
);
  wire id_24;
  wire id_25;
  wire id_26;
  module_0(
      id_2, id_10, id_5, id_9, id_1, id_18, id_2, id_8, id_17, id_21, id_18, id_5, id_0
  );
endmodule
