pub const Target = @import("../target.zig").Target;
pub const Feature = enum(u8) {
    a510 = 0,
    a65 = 1,
    a710 = 2,
    a76 = 3,
    a78 = 4,
    a78c = 5,
    aes = 6,
    aggressive_fma = 7,
    alternate_sextload_cvt_f32_pattern = 8,
    altnzcv = 9,
    am = 10,
    amvs = 11,
    arith_bcc_fusion = 12,
    arith_cbz_fusion = 13,
    ascend_store_address = 14,
    b16b16 = 15,
    balance_fp_ops = 16,
    bf16 = 17,
    brbe = 18,
    bti = 19,
    call_saved_x10 = 20,
    call_saved_x11 = 21,
    call_saved_x12 = 22,
    call_saved_x13 = 23,
    call_saved_x14 = 24,
    call_saved_x15 = 25,
    call_saved_x18 = 26,
    call_saved_x8 = 27,
    call_saved_x9 = 28,
    ccdp = 29,
    ccidx = 30,
    ccpp = 31,
    clrbhb = 32,
    cmp_bcc_fusion = 33,
    complxnum = 34,
    contextidr_el2 = 35,
    cortex_r82 = 36,
    crc = 37,
    crypto = 38,
    cssc = 39,
    custom_cheap_as_move = 40,
    d128 = 41,
    disable_latency_sched_heuristic = 42,
    dit = 43,
    dotprod = 44,
    ecv = 45,
    el2vmsa = 46,
    el3 = 47,
    enable_select_opt = 48,
    ete = 49,
    exynos_cheap_as_move = 50,
    f32mm = 51,
    f64mm = 52,
    fgt = 53,
    fix_cortex_a53_835769 = 54,
    flagm = 55,
    fmv = 56,
    force_32bit_jump_tables = 57,
    fp16fml = 58,
    fp_armv8 = 59,
    fptoint = 60,
    fullfp16 = 61,
    fuse_address = 62,
    fuse_adrp_add = 63,
    fuse_aes = 64,
    fuse_arith_logic = 65,
    fuse_crypto_eor = 66,
    fuse_csel = 67,
    fuse_literals = 68,
    harden_sls_blr = 69,
    harden_sls_nocomdat = 70,
    harden_sls_retbr = 71,
    hbc = 72,
    hcx = 73,
    i8mm = 74,
    ite = 75,
    jsconv = 76,
    lor = 77,
    ls64 = 78,
    lse = 79,
    lse128 = 80,
    lse2 = 81,
    lsl_fast = 82,
    mec = 83,
    mops = 84,
    mpam = 85,
    mte = 86,
    neon = 87,
    nmi = 88,
    no_bti_at_return_twice = 89,
    no_neg_immediates = 90,
    no_zcz_fp = 91,
    nv = 92,
    outline_atomics = 93,
    pan = 94,
    pan_rwv = 95,
    pauth = 96,
    perfmon = 97,
    predictable_select_expensive = 98,
    predres = 99,
    prfm_slc_target = 100,
    rand = 101,
    ras = 102,
    rasv2 = 103,
    rcpc = 104,
    rcpc3 = 105,
    rcpc_immo = 106,
    rdm = 107,
    reserve_x1 = 108,
    reserve_x10 = 109,
    reserve_x11 = 110,
    reserve_x12 = 111,
    reserve_x13 = 112,
    reserve_x14 = 113,
    reserve_x15 = 114,
    reserve_x18 = 115,
    reserve_x2 = 116,
    reserve_x20 = 117,
    reserve_x21 = 118,
    reserve_x22 = 119,
    reserve_x23 = 120,
    reserve_x24 = 121,
    reserve_x25 = 122,
    reserve_x26 = 123,
    reserve_x27 = 124,
    reserve_x28 = 125,
    reserve_x3 = 126,
    reserve_x30 = 127,
    reserve_x4 = 128,
    reserve_x5 = 129,
    reserve_x6 = 130,
    reserve_x7 = 131,
    reserve_x9 = 132,
    rme = 133,
    sb = 134,
    sel2 = 135,
    sha2 = 136,
    sha3 = 137,
    slow_misaligned_128store = 138,
    slow_paired_128 = 139,
    slow_strqro_store = 140,
    sm4 = 141,
    sme = 142,
    sme2 = 143,
    sme2p1 = 144,
    sme_f16f16 = 145,
    sme_f64f64 = 146,
    sme_i16i64 = 147,
    spe = 148,
    spe_eef = 149,
    specres2 = 150,
    specrestrict = 151,
    ssbs = 152,
    strict_align = 153,
    sve = 154,
    sve2 = 155,
    sve2_aes = 156,
    sve2_bitperm = 157,
    sve2_sha3 = 158,
    sve2_sm4 = 159,
    sve2p1 = 160,
    tagged_globals = 161,
    the = 162,
    tlb_rmi = 163,
    tme = 164,
    tpidr_el1 = 165,
    tpidr_el2 = 166,
    tpidr_el3 = 167,
    tracev8_4 = 168,
    trbe = 169,
    uaops = 170,
    use_experimental_zeroing_pseudos = 171,
    use_postra_scheduler = 172,
    use_reciprocal_square_root = 173,
    use_scalar_inc_vl = 174,
    v8_1a = 175,
    v8_2a = 176,
    v8_3a = 177,
    v8_4a = 178,
    v8_5a = 179,
    v8_6a = 180,
    v8_7a = 181,
    v8_8a = 182,
    v8_9a = 183,
    v8a = 184,
    v8r = 185,
    v9_1a = 186,
    v9_2a = 187,
    v9_3a = 188,
    v9_4a = 189,
    v9a = 190,
    vh = 191,
    wfxt = 192,
    xs = 193,
    zcm = 194,
    zcz = 195,
    zcz_fp_workaround = 196,
    zcz_gp = 197,
};
pub const all_features: []const Target.Feature = &.{
    .{ .name = "a510", .llvm_name = "a510", .description = "Cortex-A510 ARM processors", .dependencies = .{ .ints = .{ 9223372036854775808, 1, 17592186044416, 0, 0 } } },
    .{ .index = 1, .name = "a65", .llvm_name = "a65", .description = "Cortex-A65 ARM processors", .dependencies = .{ .ints = .{ 13835339530258874368, 17, 0, 0, 0 } } },
    .{ .index = 2, .name = "a710", .llvm_name = "a710", .description = "Cortex-A710 ARM processors", .dependencies = .{ .ints = .{ 9223653520421421056, 262145, 17592186044416, 0, 0 } } },
    .{ .index = 3, .name = "a76", .llvm_name = "a76", .description = "Cortex-A76 ARM processors", .dependencies = .{ .ints = .{ 9223653511831486464, 262145, 0, 0, 0 } } },
    .{ .index = 4, .name = "a78", .llvm_name = "a78", .description = "Cortex-A78 ARM processors", .dependencies = .{ .ints = .{ 9223653520421421056, 262145, 17592186044416, 0, 0 } } },
    .{ .index = 5, .name = "a78c", .llvm_name = "a78c", .description = "Cortex-A78C ARM processors", .dependencies = .{ .ints = .{ 9223653520421421056, 262145, 17592186044416, 0, 0 } } },
    .{ .index = 6, .name = "aes", .llvm_name = "aes", .description = "Enable AES support (FEAT_AES, FEAT_PMULL)", .dependencies = .{ .ints = .{ 0, 8388608, 0, 0, 0 } } },
    .{ .index = 7, .name = "aggressive_fma", .llvm_name = "aggressive-fma", .description = "Enable Aggressive FMA for floating-point.", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 8, .name = "alternate_sextload_cvt_f32_pattern", .llvm_name = "alternate-sextload-cvt-f32-pattern", .description = "Use alternative pattern for sextload convert to f32", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 9, .name = "altnzcv", .llvm_name = "altnzcv", .description = "Enable alternative NZCV format for floating point comparisons (FEAT_FlagM2)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 10, .name = "am", .llvm_name = "am", .description = "Enable v8.4-A Activity Monitors extension (FEAT_AMUv1)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 11, .name = "amvs", .llvm_name = "amvs", .description = "Enable v8.6-A Activity Monitors Virtualization support (FEAT_AMUv1p1)", .dependencies = .{ .ints = .{ 1024, 0, 0, 0, 0 } } },
    .{ .index = 12, .name = "arith_bcc_fusion", .llvm_name = "arith-bcc-fusion", .description = "CPU fuses arithmetic+bcc operations", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 13, .name = "arith_cbz_fusion", .llvm_name = "arith-cbz-fusion", .description = "CPU fuses arithmetic + cbz/cbnz operations", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 14, .name = "ascend_store_address", .llvm_name = "ascend-store-address", .description = "Schedule vector stores by ascending address", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 15, .name = "b16b16", .llvm_name = "b16b16", .description = "Enable SVE2.1 or SME2.1 non-widening BFloat16 to BFloat16 instructions (FEAT_B16B16)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 16, .name = "balance_fp_ops", .llvm_name = "balance-fp-ops", .description = "balance mix of odd and even D-registers for fp multiply(-accumulate) ops", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 17, .name = "bf16", .llvm_name = "bf16", .description = "Enable BFloat16 Extension (FEAT_BF16)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 18, .name = "brbe", .llvm_name = "brbe", .description = "Enable Branch Record Buffer Extension (FEAT_BRBE)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 19, .name = "bti", .llvm_name = "bti", .description = "Enable Branch Target Identification (FEAT_BTI)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 20, .name = "call_saved_x10", .llvm_name = "call-saved-x10", .description = "Make X10 callee saved.", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 21, .name = "call_saved_x11", .llvm_name = "call-saved-x11", .description = "Make X11 callee saved.", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 22, .name = "call_saved_x12", .llvm_name = "call-saved-x12", .description = "Make X12 callee saved.", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 23, .name = "call_saved_x13", .llvm_name = "call-saved-x13", .description = "Make X13 callee saved.", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 24, .name = "call_saved_x14", .llvm_name = "call-saved-x14", .description = "Make X14 callee saved.", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 25, .name = "call_saved_x15", .llvm_name = "call-saved-x15", .description = "Make X15 callee saved.", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 26, .name = "call_saved_x18", .llvm_name = "call-saved-x18", .description = "Make X18 callee saved.", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 27, .name = "call_saved_x8", .llvm_name = "call-saved-x8", .description = "Make X8 callee saved.", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 28, .name = "call_saved_x9", .llvm_name = "call-saved-x9", .description = "Make X9 callee saved.", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 29, .name = "ccdp", .llvm_name = "ccdp", .description = "Enable v8.5 Cache Clean to Point of Deep Persistence (FEAT_DPB2)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 30, .name = "ccidx", .llvm_name = "ccidx", .description = "Enable v8.3-A Extend of the CCSIDR number of sets (FEAT_CCIDX)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 31, .name = "ccpp", .llvm_name = "ccpp", .description = "Enable v8.2 data Cache Clean to Point of Persistence (FEAT_DPB)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 32, .name = "clrbhb", .llvm_name = "clrbhb", .description = "Enable Clear BHB instruction (FEAT_CLRBHB)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 33, .name = "cmp_bcc_fusion", .llvm_name = "cmp-bcc-fusion", .description = "CPU fuses cmp+bcc operations", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 34, .name = "complxnum", .llvm_name = "complxnum", .description = "Enable v8.3-A Floating-point complex number support (FEAT_FCMA)", .dependencies = .{ .ints = .{ 0, 8388608, 0, 0, 0 } } },
    .{ .index = 35, .name = "contextidr_el2", .llvm_name = "CONTEXTIDREL2", .description = "Enable RW operand Context ID Register (EL2)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 36, .name = "cortex_r82", .llvm_name = "cortex-r82", .description = "Cortex-R82 ARM processors", .dependencies = .{ .ints = .{ 0, 0, 17592186044416, 0, 0 } } },
    .{ .index = 37, .name = "crc", .llvm_name = "crc", .description = "Enable ARMv8 CRC-32 checksum instructions (FEAT_CRC32)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 38, .name = "crypto", .llvm_name = "crypto", .description = "Enable cryptographic instructions", .dependencies = .{ .ints = .{ 64, 0, 256, 0, 0 } } },
    .{ .index = 39, .name = "cssc", .llvm_name = "cssc", .description = "Enable Common Short Sequence Compression (CSSC) instructions (FEAT_CSSC)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 40, .name = "custom_cheap_as_move", .llvm_name = "custom-cheap-as-move", .description = "Use custom handling of cheap instructions", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 41, .name = "d128", .llvm_name = "d128", .description = "Enable Armv9.4-A 128-bit Page Table Descriptors, System Registers and Instructions (FEAT_D128, FEAT_LVA3, FEAT_SYSREG128, FEAT_SYSINSTR128)", .dependencies = .{ .ints = .{ 0, 65536, 0, 0, 0 } } },
    .{ .index = 42, .name = "disable_latency_sched_heuristic", .llvm_name = "disable-latency-sched-heuristic", .description = "Disable latency scheduling heuristic", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 43, .name = "dit", .llvm_name = "dit", .description = "Enable v8.4-A Data Independent Timing instructions (FEAT_DIT)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 44, .name = "dotprod", .llvm_name = "dotprod", .description = "Enable dot product support (FEAT_DotProd)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 45, .name = "ecv", .llvm_name = "ecv", .description = "Enable enhanced counter virtualization extension (FEAT_ECV)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 46, .name = "el2vmsa", .llvm_name = "el2vmsa", .description = "Enable Exception Level 2 Virtual Memory System Architecture", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 47, .name = "el3", .llvm_name = "el3", .description = "Enable Exception Level 3", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 48, .name = "enable_select_opt", .llvm_name = "enable-select-opt", .description = "Enable the select optimize pass for select loop heuristics", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 49, .name = "ete", .llvm_name = "ete", .description = "Enable Embedded Trace Extension (FEAT_ETE)", .dependencies = .{ .ints = .{ 0, 0, 2199023255552, 0, 0 } } },
    .{ .index = 50, .name = "exynos_cheap_as_move", .llvm_name = "exynos-cheap-as-move", .description = "Use Exynos specific handling of cheap instructions", .dependencies = .{ .ints = .{ 1099511627776, 0, 0, 0, 0 } } },
    .{ .index = 51, .name = "f32mm", .llvm_name = "f32mm", .description = "Enable Matrix Multiply FP32 Extension (FEAT_F32MM)", .dependencies = .{ .ints = .{ 0, 0, 67108864, 0, 0 } } },
    .{ .index = 52, .name = "f64mm", .llvm_name = "f64mm", .description = "Enable Matrix Multiply FP64 Extension (FEAT_F64MM)", .dependencies = .{ .ints = .{ 0, 0, 67108864, 0, 0 } } },
    .{ .index = 53, .name = "fgt", .llvm_name = "fgt", .description = "Enable fine grained virtualization traps extension (FEAT_FGT)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 54, .name = "fix_cortex_a53_835769", .llvm_name = "fix-cortex-a53-835769", .description = "Mitigate Cortex-A53 Erratum 835769", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 55, .name = "flagm", .llvm_name = "flagm", .description = "Enable v8.4-A Flag Manipulation Instructions (FEAT_FlagM)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 56, .name = "fmv", .llvm_name = "fmv", .description = "Enable Function Multi Versioning support.", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 57, .name = "force_32bit_jump_tables", .llvm_name = "force-32bit-jump-tables", .description = "Force jump table entries to be 32-bits wide except at MinSize", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 58, .name = "fp16fml", .llvm_name = "fp16fml", .description = "Enable FP16 FML instructions (FEAT_FHM)", .dependencies = .{ .ints = .{ 2305843009213693952, 0, 0, 0, 0 } } },
    .{ .index = 59, .name = "fp_armv8", .llvm_name = "fp-armv8", .description = "Enable ARMv8 FP (FEAT_FP)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 60, .name = "fptoint", .llvm_name = "fptoint", .description = "Enable FRInt[32|64][Z|X] instructions that round a floating-point number to an integer (in FP format) forcing it to fit into a 32- or 64-bit int (FEAT_FRINTTS)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 61, .name = "fullfp16", .llvm_name = "fullfp16", .description = "Full FP16 (FEAT_FP16)", .dependencies = .{ .ints = .{ 576460752303423488, 0, 0, 0, 0 } } },
    .{ .index = 62, .name = "fuse_address", .llvm_name = "fuse-address", .description = "CPU fuses address generation and memory operations", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 63, .name = "fuse_adrp_add", .llvm_name = "fuse-adrp-add", .description = "CPU fuses adrp+add operations", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 64, .name = "fuse_aes", .llvm_name = "fuse-aes", .description = "CPU fuses AES crypto operations", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 65, .name = "fuse_arith_logic", .llvm_name = "fuse-arith-logic", .description = "CPU fuses arithmetic and logic operations", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 66, .name = "fuse_crypto_eor", .llvm_name = "fuse-crypto-eor", .description = "CPU fuses AES/PMULL and EOR operations", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 67, .name = "fuse_csel", .llvm_name = "fuse-csel", .description = "CPU fuses conditional select operations", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 68, .name = "fuse_literals", .llvm_name = "fuse-literals", .description = "CPU fuses literal generation operations", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 69, .name = "harden_sls_blr", .llvm_name = "harden-sls-blr", .description = "Harden against straight line speculation across BLR instructions", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 70, .name = "harden_sls_nocomdat", .llvm_name = "harden-sls-nocomdat", .description = "Generate thunk code for SLS mitigation in the normal text section", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 71, .name = "harden_sls_retbr", .llvm_name = "harden-sls-retbr", .description = "Harden against straight line speculation across RET and BR instructions", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 72, .name = "hbc", .llvm_name = "hbc", .description = "Enable Armv8.8-A Hinted Conditional Branches Extension (FEAT_HBC)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 73, .name = "hcx", .llvm_name = "hcx", .description = "Enable Armv8.7-A HCRX_EL2 system register (FEAT_HCX)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 74, .name = "i8mm", .llvm_name = "i8mm", .description = "Enable Matrix Multiply Int8 Extension (FEAT_I8MM)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 75, .name = "ite", .llvm_name = "ite", .description = "Enable Armv9.4-A Instrumentation Extension FEAT_ITE", .dependencies = .{ .ints = .{ 562949953421312, 0, 0, 0, 0 } } },
    .{ .index = 76, .name = "jsconv", .llvm_name = "jsconv", .description = "Enable v8.3-A JavaScript FP conversion instructions (FEAT_JSCVT)", .dependencies = .{ .ints = .{ 576460752303423488, 0, 0, 0, 0 } } },
    .{ .index = 77, .name = "lor", .llvm_name = "lor", .description = "Enables ARM v8.1 Limited Ordering Regions extension (FEAT_LOR)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 78, .name = "ls64", .llvm_name = "ls64", .description = "Enable Armv8.7-A LD64B/ST64B Accelerator Extension (FEAT_LS64, FEAT_LS64_V, FEAT_LS64_ACCDATA)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 79, .name = "lse", .llvm_name = "lse", .description = "Enable ARMv8.1 Large System Extension (LSE) atomic instructions (FEAT_LSE)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 80, .name = "lse128", .llvm_name = "lse128", .description = "Enable Armv9.4-A 128-bit Atomic Instructions (FEAT_LSE128)", .dependencies = .{ .ints = .{ 0, 32768, 0, 0, 0 } } },
    .{ .index = 81, .name = "lse2", .llvm_name = "lse2", .description = "Enable ARMv8.4 Large System Extension 2 (LSE2) atomicity rules (FEAT_LSE2)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 82, .name = "lsl_fast", .llvm_name = "lsl-fast", .description = "CPU has a fastpath logical shift of up to 3 places", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 83, .name = "mec", .llvm_name = "mec", .description = "Enable Memory Encryption Contexts Extension", .dependencies = .{ .ints = .{ 0, 0, 32, 0, 0 } } },
    .{ .index = 84, .name = "mops", .llvm_name = "mops", .description = "Enable Armv8.8-A memcpy and memset acceleration instructions (FEAT_MOPS)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 85, .name = "mpam", .llvm_name = "mpam", .description = "Enable v8.4-A Memory system Partitioning and Monitoring extension (FEAT_MPAM)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 86, .name = "mte", .llvm_name = "mte", .description = "Enable Memory Tagging Extension (FEAT_MTE, FEAT_MTE2)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 87, .name = "neon", .llvm_name = "neon", .description = "Enable Advanced SIMD instructions (FEAT_AdvSIMD)", .dependencies = .{ .ints = .{ 576460752303423488, 0, 0, 0, 0 } } },
    .{ .index = 88, .name = "nmi", .llvm_name = "nmi", .description = "Enable Armv8.8-A Non-maskable Interrupts (FEAT_NMI, FEAT_GICv3_NMI)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 89, .name = "no_bti_at_return_twice", .llvm_name = "no-bti-at-return-twice", .description = "Don't place a BTI instruction after a return-twice", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 90, .name = "no_neg_immediates", .llvm_name = "no-neg-immediates", .description = "Convert immediates and instructions to their negated or complemented equivalent when the immediate does not fit in the encoding.", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 91, .name = "no_zcz_fp", .llvm_name = "no-zcz-fp", .description = "Has no zero-cycle zeroing instructions for FP registers", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 92, .name = "nv", .llvm_name = "nv", .description = "Enable v8.4-A Nested Virtualization Enchancement (FEAT_NV, FEAT_NV2)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 93, .name = "outline_atomics", .llvm_name = "outline-atomics", .description = "Enable out of line atomics to support LSE instructions", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 94, .name = "pan", .llvm_name = "pan", .description = "Enables ARM v8.1 Privileged Access-Never extension (FEAT_PAN)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 95, .name = "pan_rwv", .llvm_name = "pan-rwv", .description = "Enable v8.2 PAN s1e1R and s1e1W Variants (FEAT_PAN2)", .dependencies = .{ .ints = .{ 0, 1073741824, 0, 0, 0 } } },
    .{ .index = 96, .name = "pauth", .llvm_name = "pauth", .description = "Enable v8.3-A Pointer Authentication extension (FEAT_PAuth)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 97, .name = "perfmon", .llvm_name = "perfmon", .description = "Enable Code Generation for ARMv8 PMUv3 Performance Monitors extension (FEAT_PMUv3)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 98, .name = "predictable_select_expensive", .llvm_name = "predictable-select-expensive", .description = "Prefer likely predicted branches over selects", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 99, .name = "predres", .llvm_name = "predres", .description = "Enable v8.5a execution and data prediction invalidation instructions (FEAT_SPECRES)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 100, .name = "prfm_slc_target", .llvm_name = "prfm-slc-target", .description = "Enable SLC target for PRFM instruction", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 101, .name = "rand", .llvm_name = "rand", .description = "Enable Random Number generation instructions (FEAT_RNG)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 102, .name = "ras", .llvm_name = "ras", .description = "Enable ARMv8 Reliability, Availability and Serviceability Extensions (FEAT_RAS, FEAT_RASv1p1)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 103, .name = "rasv2", .llvm_name = "rasv2", .description = "Enable ARMv8.9-A Reliability, Availability and Serviceability Extensions (FEAT_RASv2)", .dependencies = .{ .ints = .{ 0, 274877906944, 0, 0, 0 } } },
    .{ .index = 104, .name = "rcpc", .llvm_name = "rcpc", .description = "Enable support for RCPC extension (FEAT_LRCPC)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 105, .name = "rcpc3", .llvm_name = "rcpc3", .description = "Enable Armv8.9-A RCPC instructions for A64 and Advanced SIMD and floating-point instruction set (FEAT_LRCPC3)", .dependencies = .{ .ints = .{ 0, 4398046511104, 0, 0, 0 } } },
    .{ .index = 106, .name = "rcpc_immo", .llvm_name = "rcpc-immo", .description = "Enable v8.4-A RCPC instructions with Immediate Offsets (FEAT_LRCPC2)", .dependencies = .{ .ints = .{ 0, 1099511627776, 0, 0, 0 } } },
    .{ .index = 107, .name = "rdm", .llvm_name = "rdm", .description = "Enable ARMv8.1 Rounding Double Multiply Add/Subtract instructions (FEAT_RDM)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 108, .name = "reserve_x1", .llvm_name = "reserve-x1", .description = "Reserve X1, making it unavailable as a GPR", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 109, .name = "reserve_x10", .llvm_name = "reserve-x10", .description = "Reserve X10, making it unavailable as a GPR", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 110, .name = "reserve_x11", .llvm_name = "reserve-x11", .description = "Reserve X11, making it unavailable as a GPR", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 111, .name = "reserve_x12", .llvm_name = "reserve-x12", .description = "Reserve X12, making it unavailable as a GPR", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 112, .name = "reserve_x13", .llvm_name = "reserve-x13", .description = "Reserve X13, making it unavailable as a GPR", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 113, .name = "reserve_x14", .llvm_name = "reserve-x14", .description = "Reserve X14, making it unavailable as a GPR", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 114, .name = "reserve_x15", .llvm_name = "reserve-x15", .description = "Reserve X15, making it unavailable as a GPR", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 115, .name = "reserve_x18", .llvm_name = "reserve-x18", .description = "Reserve X18, making it unavailable as a GPR", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 116, .name = "reserve_x2", .llvm_name = "reserve-x2", .description = "Reserve X2, making it unavailable as a GPR", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 117, .name = "reserve_x20", .llvm_name = "reserve-x20", .description = "Reserve X20, making it unavailable as a GPR", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 118, .name = "reserve_x21", .llvm_name = "reserve-x21", .description = "Reserve X21, making it unavailable as a GPR", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 119, .name = "reserve_x22", .llvm_name = "reserve-x22", .description = "Reserve X22, making it unavailable as a GPR", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 120, .name = "reserve_x23", .llvm_name = "reserve-x23", .description = "Reserve X23, making it unavailable as a GPR", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 121, .name = "reserve_x24", .llvm_name = "reserve-x24", .description = "Reserve X24, making it unavailable as a GPR", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 122, .name = "reserve_x25", .llvm_name = "reserve-x25", .description = "Reserve X25, making it unavailable as a GPR", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 123, .name = "reserve_x26", .llvm_name = "reserve-x26", .description = "Reserve X26, making it unavailable as a GPR", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 124, .name = "reserve_x27", .llvm_name = "reserve-x27", .description = "Reserve X27, making it unavailable as a GPR", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 125, .name = "reserve_x28", .llvm_name = "reserve-x28", .description = "Reserve X28, making it unavailable as a GPR", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 126, .name = "reserve_x3", .llvm_name = "reserve-x3", .description = "Reserve X3, making it unavailable as a GPR", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 127, .name = "reserve_x30", .llvm_name = "reserve-x30", .description = "Reserve X30, making it unavailable as a GPR", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 128, .name = "reserve_x4", .llvm_name = "reserve-x4", .description = "Reserve X4, making it unavailable as a GPR", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 129, .name = "reserve_x5", .llvm_name = "reserve-x5", .description = "Reserve X5, making it unavailable as a GPR", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 130, .name = "reserve_x6", .llvm_name = "reserve-x6", .description = "Reserve X6, making it unavailable as a GPR", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 131, .name = "reserve_x7", .llvm_name = "reserve-x7", .description = "Reserve X7, making it unavailable as a GPR", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 132, .name = "reserve_x9", .llvm_name = "reserve-x9", .description = "Reserve X9, making it unavailable as a GPR", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 133, .name = "rme", .llvm_name = "rme", .description = "Enable Realm Management Extension (FEAT_RME)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 134, .name = "sb", .llvm_name = "sb", .description = "Enable v8.5 Speculation Barrier (FEAT_SB)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 135, .name = "sel2", .llvm_name = "sel2", .description = "Enable v8.4-A Secure Exception Level 2 extension (FEAT_SEL2)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 136, .name = "sha2", .llvm_name = "sha2", .description = "Enable SHA1 and SHA256 support (FEAT_SHA1, FEAT_SHA256)", .dependencies = .{ .ints = .{ 0, 8388608, 0, 0, 0 } } },
    .{ .index = 137, .name = "sha3", .llvm_name = "sha3", .description = "Enable SHA512 and SHA3 support (FEAT_SHA3, FEAT_SHA512)", .dependencies = .{ .ints = .{ 0, 0, 256, 0, 0 } } },
    .{ .index = 138, .name = "slow_misaligned_128store", .llvm_name = "slow-misaligned-128store", .description = "Misaligned 128 bit stores are slow", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 139, .name = "slow_paired_128", .llvm_name = "slow-paired-128", .description = "Paired 128 bit loads and stores are slow", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 140, .name = "slow_strqro_store", .llvm_name = "slow-strqro-store", .description = "STR of Q register with register offset is slow", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 141, .name = "sm4", .llvm_name = "sm4", .description = "Enable SM3 and SM4 support (FEAT_SM4, FEAT_SM3)", .dependencies = .{ .ints = .{ 0, 8388608, 0, 0, 0 } } },
    .{ .index = 142, .name = "sme", .llvm_name = "sme", .description = "Enable Scalable Matrix Extension (SME) (FEAT_SME)", .dependencies = .{ .ints = .{ 131072, 0, 70368744177664, 0, 0 } } },
    .{ .index = 143, .name = "sme2", .llvm_name = "sme2", .description = "Enable Scalable Matrix Extension 2 (SME2) instructions", .dependencies = .{ .ints = .{ 0, 0, 16384, 0, 0 } } },
    .{ .index = 144, .name = "sme2p1", .llvm_name = "sme2p1", .description = "Enable Scalable Matrix Extension 2.1 (FEAT_SME2p1) instructions", .dependencies = .{ .ints = .{ 0, 0, 32768, 0, 0 } } },
    .{ .index = 145, .name = "sme_f16f16", .llvm_name = "sme-f16f16", .description = "Enable SME2.1 non-widening Float16 instructions (FEAT_SME_F16F16)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 146, .name = "sme_f64f64", .llvm_name = "sme-f64f64", .description = "Enable Scalable Matrix Extension (SME) F64F64 instructions (FEAT_SME_F64F64)", .dependencies = .{ .ints = .{ 0, 0, 16384, 0, 0 } } },
    .{ .index = 147, .name = "sme_i16i64", .llvm_name = "sme-i16i64", .description = "Enable Scalable Matrix Extension (SME) I16I64 instructions (FEAT_SME_I16I64)", .dependencies = .{ .ints = .{ 0, 0, 16384, 0, 0 } } },
    .{ .index = 148, .name = "spe", .llvm_name = "spe", .description = "Enable Statistical Profiling extension (FEAT_SPE)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 149, .name = "spe_eef", .llvm_name = "spe-eef", .description = "Enable extra register in the Statistical Profiling Extension (FEAT_SPEv1p2)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 150, .name = "specres2", .llvm_name = "specres2", .description = "Enable Speculation Restriction Instruction (FEAT_SPECRES2)", .dependencies = .{ .ints = .{ 0, 34359738368, 0, 0, 0 } } },
    .{ .index = 151, .name = "specrestrict", .llvm_name = "specrestrict", .description = "Enable architectural speculation restriction (FEAT_CSV2_2)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 152, .name = "ssbs", .llvm_name = "ssbs", .description = "Enable Speculative Store Bypass Safe bit (FEAT_SSBS, FEAT_SSBS2)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 153, .name = "strict_align", .llvm_name = "strict-align", .description = "Disallow all unaligned memory access", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 154, .name = "sve", .llvm_name = "sve", .description = "Enable Scalable Vector Extension (SVE) instructions (FEAT_SVE)", .dependencies = .{ .ints = .{ 2305843009213693952, 0, 0, 0, 0 } } },
    .{ .index = 155, .name = "sve2", .llvm_name = "sve2", .description = "Enable Scalable Vector Extension 2 (SVE2) instructions (FEAT_SVE2)", .dependencies = .{ .ints = .{ 0, 0, 70368811286528, 0, 0 } } },
    .{ .index = 156, .name = "sve2_aes", .llvm_name = "sve2-aes", .description = "Enable AES SVE2 instructions (FEAT_SVE_AES, FEAT_SVE_PMULL128)", .dependencies = .{ .ints = .{ 64, 0, 134217728, 0, 0 } } },
    .{ .index = 157, .name = "sve2_bitperm", .llvm_name = "sve2-bitperm", .description = "Enable bit permutation SVE2 instructions (FEAT_SVE_BitPerm)", .dependencies = .{ .ints = .{ 0, 0, 134217728, 0, 0 } } },
    .{ .index = 158, .name = "sve2_sha3", .llvm_name = "sve2-sha3", .description = "Enable SHA3 SVE2 instructions (FEAT_SVE_SHA3)", .dependencies = .{ .ints = .{ 0, 0, 134218240, 0, 0 } } },
    .{ .index = 159, .name = "sve2_sm4", .llvm_name = "sve2-sm4", .description = "Enable SM4 SVE2 instructions (FEAT_SVE_SM4)", .dependencies = .{ .ints = .{ 0, 0, 134225920, 0, 0 } } },
    .{ .index = 160, .name = "sve2p1", .llvm_name = "sve2p1", .description = "Enable Scalable Vector Extension 2.1 instructions", .dependencies = .{ .ints = .{ 0, 0, 134217728, 0, 0 } } },
    .{ .index = 161, .name = "tagged_globals", .llvm_name = "tagged-globals", .description = "Use an instruction sequence for taking the address of a global that allows a memory tag in the upper address bits", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 162, .name = "the", .llvm_name = "the", .description = "Enable Armv8.9-A Translation Hardening Extension (FEAT_THE)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 163, .name = "tlb_rmi", .llvm_name = "tlb-rmi", .description = "Enable v8.4-A TLB Range and Maintenance Instructions (FEAT_TLBIOS, FEAT_TLBIRANGE)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 164, .name = "tme", .llvm_name = "tme", .description = "Enable Transactional Memory Extension (FEAT_TME)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 165, .name = "tpidr_el1", .llvm_name = "tpidr-el1", .description = "Permit use of TPIDR_EL1 for the TLS base", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 166, .name = "tpidr_el2", .llvm_name = "tpidr-el2", .description = "Permit use of TPIDR_EL2 for the TLS base", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 167, .name = "tpidr_el3", .llvm_name = "tpidr-el3", .description = "Permit use of TPIDR_EL3 for the TLS base", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 168, .name = "tracev8_4", .llvm_name = "tracev8.4", .description = "Enable v8.4-A Trace extension (FEAT_TRF)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 169, .name = "trbe", .llvm_name = "trbe", .description = "Enable Trace Buffer Extension (FEAT_TRBE)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 170, .name = "uaops", .llvm_name = "uaops", .description = "Enable v8.2 UAO PState (FEAT_UAO)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 171, .name = "use_experimental_zeroing_pseudos", .llvm_name = "use-experimental-zeroing-pseudos", .description = "Hint to the compiler that the MOVPRFX instruction is merged with destructive operations", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 172, .name = "use_postra_scheduler", .llvm_name = "use-postra-scheduler", .description = "Schedule again after register allocation", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 173, .name = "use_reciprocal_square_root", .llvm_name = "use-reciprocal-square-root", .description = "Use the reciprocal square root approximation", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 174, .name = "use_scalar_inc_vl", .llvm_name = "use-scalar-inc-vl", .description = "Prefer inc/dec over add+cnt", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 175, .name = "v8_1a", .llvm_name = "v8.1a", .description = "Support ARM v8.1a instructions", .dependencies = .{ .ints = .{ 137438953472, 8797166804992, 9295429630892703744, 0, 0 } } },
    .{ .index = 176, .name = "v8_2a", .llvm_name = "v8.2a", .description = "Support ARM v8.2a instructions", .dependencies = .{ .ints = .{ 2147483648, 277025390592, 145135534866432, 0, 0 } } },
    .{ .index = 177, .name = "v8_3a", .llvm_name = "v8.3a", .description = "Support ARM v8.3a instructions", .dependencies = .{ .ints = .{ 18253611008, 1103806599168, 281474976710656, 0, 0 } } },
    .{ .index = 178, .name = "v8_4a", .llvm_name = "v8.4a", .description = "Support ARM v8.4a instructions", .dependencies = .{ .ints = .{ 36055185298031616, 4398317174784, 564083824787584, 0, 0 } } },
    .{ .index = 179, .name = "v8_5a", .llvm_name = "v8.5a", .description = "Support ARM v8.5a instructions", .dependencies = .{ .ints = .{ 1152921505144242688, 34359738368, 1125899932008512, 0, 0 } } },
    .{ .index = 180, .name = "v8_6a", .llvm_name = "v8.6a", .description = "Support ARM v8.6a instructions", .dependencies = .{ .ints = .{ 9042383626962944, 1024, 2251799813685248, 0, 0 } } },
    .{ .index = 181, .name = "v8_7a", .llvm_name = "v8.7a", .description = "Support ARM v8.7a instructions", .dependencies = .{ .ints = .{ 0, 512, 4503599627370496, 3, 0 } } },
    .{ .index = 182, .name = "v8_8a", .llvm_name = "v8.8a", .description = "Support ARM v8.8a instructions", .dependencies = .{ .ints = .{ 0, 17826048, 9007199254740992, 0, 0 } } },
    .{ .index = 183, .name = "v8_9a", .llvm_name = "v8.9a", .description = "Support ARM v8.9a instructions", .dependencies = .{ .ints = .{ 554050781184, 618475290624, 18014398513676288, 0, 0 } } },
    .{ .index = 184, .name = "v8a", .llvm_name = "v8a", .description = "Support ARM v8.0a instructions", .dependencies = .{ .ints = .{ 211106232532992, 8388608, 0, 0, 0 } } },
    .{ .index = 185, .name = "v8r", .llvm_name = "v8r", .description = "Support ARM v8r instructions", .dependencies = .{ .ints = .{ 36055377497817088, 13475459928064, 5531926265984, 0, 0 } } },
    .{ .index = 186, .name = "v9_1a", .llvm_name = "v9.1a", .description = "Support ARM v9.1a instructions", .dependencies = .{ .ints = .{ 0, 0, 4616189618054758400, 0, 0 } } },
    .{ .index = 187, .name = "v9_2a", .llvm_name = "v9.2a", .description = "Support ARM v9.2a instructions", .dependencies = .{ .ints = .{ 0, 0, 297237575406452736, 0, 0 } } },
    .{ .index = 188, .name = "v9_3a", .llvm_name = "v9.3a", .description = "Support ARM v9.3a instructions", .dependencies = .{ .ints = .{ 0, 0, 594475150812905472, 0, 0 } } },
    .{ .index = 189, .name = "v9_4a", .llvm_name = "v9.4a", .description = "Support ARM v9.4a instructions", .dependencies = .{ .ints = .{ 0, 0, 1188950301625810944, 0, 0 } } },
    .{ .index = 190, .name = "v9a", .llvm_name = "v9a", .description = "Support ARM v9a instructions", .dependencies = .{ .ints = .{ 0, 524288, 2251799947902976, 0, 0 } } },
    .{ .index = 191, .name = "vh", .llvm_name = "vh", .description = "Enables ARM v8.1 Virtual Host extension (FEAT_VHE)", .dependencies = .{ .ints = .{ 34359738368, 0, 0, 0, 0 } } },
    .{ .index = 192, .name = "wfxt", .llvm_name = "wfxt", .description = "Enable Armv8.7-A WFET and WFIT instruction (FEAT_WFxT)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 193, .name = "xs", .llvm_name = "xs", .description = "Enable Armv8.7-A limited-TLB-maintenance instruction (FEAT_XS)", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 194, .name = "zcm", .llvm_name = "zcm", .description = "Has zero-cycle register moves", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 195, .name = "zcz", .llvm_name = "zcz", .description = "Has zero-cycle zeroing instructions", .dependencies = .{ .ints = .{ 0, 0, 0, 32, 0 } } },
    .{ .index = 196, .name = "zcz_fp_workaround", .llvm_name = "zcz-fp-workaround", .description = "The zero-cycle floating-point zeroing instruction has a bug", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
    .{ .index = 197, .name = "zcz_gp", .llvm_name = "zcz-gp", .description = "Has zero-cycle zeroing instructions for generic registers", .dependencies = .{ .ints = .{ 0, 0, 0, 0, 0 } } },
};
pub const cpu = struct {
    pub const a64fx: Target.Cpu.Model = .{ .name = "a64fx", .llvm_name = "a64fx", .features = .{ .ints = .{ 17179873408, 25769803776, 299067229864192, 0, 0 } } };
    pub const ampere1: Target.Cpu.Model = .{ .name = "ampere1", .llvm_name = "ampere1", .features = .{ .ints = .{ 4611686027017326784, 146029150225, 4521191813415424, 0, 0 } } };
    pub const ampere1a: Target.Cpu.Model = .{ .name = "ampere1a", .llvm_name = "ampere1a", .features = .{ .ints = .{ 4611686027017326784, 146033344529, 4521191813423616, 0, 0 } } };
    pub const apple_a10: Target.Cpu.Model = .{ .name = "apple_a10", .llvm_name = "apple-a10", .features = .{ .ints = .{ 4810363384064, 8805756706821, 9295429630892703744, 12, 0 } } };
    pub const apple_a11: Target.Cpu.Model = .{ .name = "apple_a11", .llvm_name = "apple-a11", .features = .{ .ints = .{ 2305847682138124544, 8589934597, 281474976710656, 12, 0 } } };
    pub const apple_a12: Target.Cpu.Model = .{ .name = "apple_a12", .llvm_name = "apple-a12", .features = .{ .ints = .{ 2305847682138124544, 8589934597, 562949953421312, 12, 0 } } };
    pub const apple_a13: Target.Cpu.Model = .{ .name = "apple_a13", .llvm_name = "apple-a13", .features = .{ .ints = .{ 288235049076142336, 8589934597, 1125899906843136, 12, 0 } } };
    pub const apple_a14: Target.Cpu.Model = .{ .name = "apple_a14", .llvm_name = "apple-a14", .features = .{ .ints = .{ 15276214609502024576, 42949672991, 1125899932009024, 12, 0 } } };
    pub const apple_a15: Target.Cpu.Model = .{ .name = "apple_a15", .llvm_name = "apple-a15", .features = .{ .ints = .{ 4899921067503530240, 8589934623, 4503599627371008, 12, 0 } } };
    pub const apple_a16: Target.Cpu.Model = .{ .name = "apple_a16", .llvm_name = "apple-a16", .features = .{ .ints = .{ 4899921067503530240, 8589935135, 4503599627371008, 12, 0 } } };
    pub const apple_a7: Target.Cpu.Model = .{ .name = "apple_a7", .llvm_name = "apple-a7", .features = .{ .ints = .{ 4672924430592, 8589934597, 72057594037927936, 28, 0 } } };
    pub const apple_a8: Target.Cpu.Model = .{ .name = "apple_a8", .llvm_name = "apple-a8", .features = .{ .ints = .{ 4672924430592, 8589934597, 72057594037927936, 28, 0 } } };
    pub const apple_a9: Target.Cpu.Model = .{ .name = "apple_a9", .llvm_name = "apple-a9", .features = .{ .ints = .{ 4672924430592, 8589934597, 72057594037927936, 28, 0 } } };
    pub const apple_latest: Target.Cpu.Model = .{ .name = "apple_latest", .llvm_name = "apple-latest", .features = .{ .ints = .{ 4899921067503530240, 8589935135, 4503599627371008, 12, 0 } } };
    pub const apple_m1: Target.Cpu.Model = .{ .name = "apple_m1", .llvm_name = "apple-m1", .features = .{ .ints = .{ 15276214609502024576, 42949672991, 1125899932009024, 12, 0 } } };
    pub const apple_m2: Target.Cpu.Model = .{ .name = "apple_m2", .llvm_name = "apple-m2", .features = .{ .ints = .{ 4899921067503530240, 8589934623, 4503599627371008, 12, 0 } } };
    pub const apple_s4: Target.Cpu.Model = .{ .name = "apple_s4", .llvm_name = "apple-s4", .features = .{ .ints = .{ 2305847682138124544, 8589934597, 562949953421312, 12, 0 } } };
    pub const apple_s5: Target.Cpu.Model = .{ .name = "apple_s5", .llvm_name = "apple-s5", .features = .{ .ints = .{ 2305847682138124544, 8589934597, 562949953421312, 12, 0 } } };
    pub const carmel: Target.Cpu.Model = .{ .name = "carmel", .llvm_name = "carmel", .features = .{ .ints = .{ 2305843284091600896, 0, 281474976710656, 0, 0 } } };
    pub const cortex_a34: Target.Cpu.Model = .{ .name = "cortex_a34", .llvm_name = "cortex-a34", .features = .{ .ints = .{ 412316860416, 8589934592, 72057594037927936, 0, 0 } } };
    pub const cortex_a35: Target.Cpu.Model = .{ .name = "cortex_a35", .llvm_name = "cortex-a35", .features = .{ .ints = .{ 412316860416, 8589934592, 72057594037927936, 0, 0 } } };
    pub const cortex_a510: Target.Cpu.Model = .{ .name = "cortex_a510", .llvm_name = "cortex-a510", .features = .{ .ints = .{ 288793326105264129, 8594129920, 4611686018964258816, 0, 0 } } };
    pub const cortex_a53: Target.Cpu.Model = .{ .name = "cortex_a53", .llvm_name = "cortex-a53", .features = .{ .ints = .{ 9223373548683329536, 8589934593, 72075186223972352, 0, 0 } } };
    pub const cortex_a55: Target.Cpu.Model = .{ .name = "cortex_a55", .llvm_name = "cortex-a55", .features = .{ .ints = .{ 16140918931559809024, 1108101562369, 299067162755072, 0, 0 } } };
    pub const cortex_a57: Target.Cpu.Model = .{ .name = "cortex_a57", .llvm_name = "cortex-a57", .features = .{ .ints = .{ 9223655023660040192, 25769803793, 72075186223972352, 0, 0 } } };
    pub const cortex_a65: Target.Cpu.Model = .{ .name = "cortex_a65", .llvm_name = "cortex-a65", .features = .{ .ints = .{ 2305860876277645314, 1108101562368, 281474993487872, 0, 0 } } };
    pub const cortex_a65ae: Target.Cpu.Model = .{ .name = "cortex_a65ae", .llvm_name = "cortex-a65ae", .features = .{ .ints = .{ 2305860876277645314, 1108101562368, 281474993487872, 0, 0 } } };
    pub const cortex_a710: Target.Cpu.Model = .{ .name = "cortex_a710", .llvm_name = "cortex-a710", .features = .{ .ints = .{ 288793326105264132, 8594129920, 4611686018964258816, 0, 0 } } };
    pub const cortex_a715: Target.Cpu.Model = .{ .name = "cortex_a715", .llvm_name = "cortex-a715", .features = .{ .ints = .{ 9512446846526685184, 8594392065, 4611703611151351808, 0, 0 } } };
    pub const cortex_a72: Target.Cpu.Model = .{ .name = "cortex_a72", .llvm_name = "cortex-a72", .features = .{ .ints = .{ 9223653924148346880, 8589934609, 72057594037927936, 0, 0 } } };
    pub const cortex_a73: Target.Cpu.Model = .{ .name = "cortex_a73", .llvm_name = "cortex-a73", .features = .{ .ints = .{ 9223653924148346880, 8589934593, 72057594037927936, 0, 0 } } };
    pub const cortex_a75: Target.Cpu.Model = .{ .name = "cortex_a75", .llvm_name = "cortex-a75", .features = .{ .ints = .{ 11529514388109131776, 1108101562369, 281474976710656, 0, 0 } } };
    pub const cortex_a76: Target.Cpu.Model = .{ .name = "cortex_a76", .llvm_name = "cortex-a76", .features = .{ .ints = .{ 2305860876277645320, 1108101562368, 281474993487872, 0, 0 } } };
    pub const cortex_a76ae: Target.Cpu.Model = .{ .name = "cortex_a76ae", .llvm_name = "cortex-a76ae", .features = .{ .ints = .{ 2305860876277645320, 1108101562368, 281474993487872, 0, 0 } } };
    pub const cortex_a77: Target.Cpu.Model = .{ .name = "cortex_a77", .llvm_name = "cortex-a77", .features = .{ .ints = .{ 11529514396699066368, 1108101824513, 281474993487872, 0, 0 } } };
    pub const cortex_a78: Target.Cpu.Model = .{ .name = "cortex_a78", .llvm_name = "cortex-a78", .features = .{ .ints = .{ 2305860876277645328, 1108101562368, 281474994536448, 0, 0 } } };
    pub const cortex_a78c: Target.Cpu.Model = .{ .name = "cortex_a78c", .llvm_name = "cortex-a78c", .features = .{ .ints = .{ 324277040234627104, 1112396529664, 281474994536448, 0, 0 } } };
    pub const cortex_r82: Target.Cpu.Model = .{ .name = "cortex_r82", .llvm_name = "cortex-r82", .features = .{ .ints = .{ 288230444871188480, 42949672960, 144115188092633152, 0, 0 } } };
    pub const cortex_x1: Target.Cpu.Model = .{ .name = "cortex_x1", .llvm_name = "cortex-x1", .features = .{ .ints = .{ 11529514396699066368, 1108101824513, 299067180580864, 0, 0 } } };
    pub const cortex_x1c: Target.Cpu.Model = .{ .name = "cortex_x1c", .llvm_name = "cortex-x1c", .features = .{ .ints = .{ 11565543193718030336, 4410931806209, 299067180580864, 0, 0 } } };
    pub const cortex_x2: Target.Cpu.Model = .{ .name = "cortex_x2", .llvm_name = "cortex-x2", .features = .{ .ints = .{ 9512446846526685184, 8594392065, 4611703611150303232, 0, 0 } } };
    pub const cortex_x3: Target.Cpu.Model = .{ .name = "cortex_x3", .llvm_name = "cortex-x3", .features = .{ .ints = .{ 9512446837936750592, 8594392065, 4611703611151351808, 0, 0 } } };
    pub const cyclone: Target.Cpu.Model = .{ .name = "cyclone", .llvm_name = "cyclone", .features = .{ .ints = .{ 4672924430592, 8589934597, 72057594037927936, 28, 0 } } };
    pub const emag: Target.Cpu.Model = .{ .name = "emag", .llvm_name = null, .features = .{ .ints = .{ 412316860416, 8589934592, 72057594037927936, 0, 0 } } };
    pub const exynos_m1: Target.Cpu.Model = .{ .name = "exynos_m1", .llvm_name = null, .features = .{ .ints = .{ 145241500299558912, 8589934593, 72110370596064256, 0, 0 } } };
    pub const exynos_m2: Target.Cpu.Model = .{ .name = "exynos_m2", .llvm_name = null, .features = .{ .ints = .{ 145241500299558912, 8589934593, 72075186223975424, 0, 0 } } };
    pub const exynos_m3: Target.Cpu.Model = .{ .name = "exynos_m3", .llvm_name = "exynos-m3", .features = .{ .ints = .{ 13980299555581722624, 25770065945, 72075186223972352, 0, 0 } } };
    pub const exynos_m4: Target.Cpu.Model = .{ .name = "exynos_m4", .llvm_name = "exynos-m4", .features = .{ .ints = .{ 16286160019542519808, 8590196763, 299067162755072, 8, 0 } } };
    pub const exynos_m5: Target.Cpu.Model = .{ .name = "exynos_m5", .llvm_name = "exynos-m5", .features = .{ .ints = .{ 16286160019542519808, 8590196763, 299067162755072, 8, 0 } } };
    pub const falkor: Target.Cpu.Model = .{ .name = "falkor", .llvm_name = "falkor", .features = .{ .ints = .{ 1511828488192, 8821863088128, 72075186223976448, 8, 0 } } };
    pub const generic: Target.Cpu.Model = .{ .name = "generic", .llvm_name = "generic", .features = .{ .ints = .{ 9224216461784907776, 8388609, 17592186044416, 0, 0 } } };
    pub const kryo: Target.Cpu.Model = .{ .name = "kryo", .llvm_name = "kryo", .features = .{ .ints = .{ 1511828488192, 25770065920, 72075186223972352, 8, 0 } } };
    pub const neoverse_512tvb: Target.Cpu.Model = .{ .name = "neoverse_512tvb", .llvm_name = "neoverse-512tvb", .features = .{ .ints = .{ 9511884163398107136, 146029151233, 1143492177821696, 0, 0 } } };
    pub const neoverse_e1: Target.Cpu.Model = .{ .name = "neoverse_e1", .llvm_name = "neoverse-e1", .features = .{ .ints = .{ 11529232913132421120, 1108101562369, 299067179532288, 0, 0 } } };
    pub const neoverse_n1: Target.Cpu.Model = .{ .name = "neoverse_n1", .llvm_name = "neoverse-n1", .features = .{ .ints = .{ 11529514388109131776, 1108101824513, 299067180580864, 0, 0 } } };
    pub const neoverse_n2: Target.Cpu.Model = .{ .name = "neoverse_n2", .llvm_name = "neoverse-n2", .features = .{ .ints = .{ 9224216736662945792, 8594392065, 2269392536600576, 0, 0 } } };
    pub const neoverse_v1: Target.Cpu.Model = .{ .name = "neoverse_v1", .llvm_name = "neoverse-v1", .features = .{ .ints = .{ 9511884163398107136, 146029151233, 1143492177821696, 0, 0 } } };
    pub const neoverse_v2: Target.Cpu.Model = .{ .name = "neoverse_v2", .llvm_name = "neoverse-v2", .features = .{ .ints = .{ 289074801081974784, 146033345537, 4611703611151351808, 0, 0 } } };
    pub const saphira: Target.Cpu.Model = .{ .name = "saphira", .llvm_name = "saphira", .features = .{ .ints = .{ 1374389534720, 25770065920, 1143492093935616, 8, 0 } } };
    pub const thunderx: Target.Cpu.Model = .{ .name = "thunderx", .llvm_name = "thunderx", .features = .{ .ints = .{ 412316860416, 25769803776, 72075186223972352, 0, 0 } } };
    pub const thunderx2t99: Target.Cpu.Model = .{ .name = "thunderx2t99", .llvm_name = "thunderx2t99", .features = .{ .ints = .{ 274877911168, 17179869184, 158329674399744, 0, 0 } } };
    pub const thunderx3t110: Target.Cpu.Model = .{ .name = "thunderx3t110", .llvm_name = "thunderx3t110", .features = .{ .ints = .{ 274877976704, 25769803776, 580542173020160, 0, 0 } } };
    pub const thunderxt81: Target.Cpu.Model = .{ .name = "thunderxt81", .llvm_name = "thunderxt81", .features = .{ .ints = .{ 412316860416, 25769803776, 72075186223972352, 0, 0 } } };
    pub const thunderxt83: Target.Cpu.Model = .{ .name = "thunderxt83", .llvm_name = "thunderxt83", .features = .{ .ints = .{ 412316860416, 25769803776, 72075186223972352, 0, 0 } } };
    pub const thunderxt88: Target.Cpu.Model = .{ .name = "thunderxt88", .llvm_name = "thunderxt88", .features = .{ .ints = .{ 412316860416, 25769803776, 72075186223972352, 0, 0 } } };
    pub const tsv110: Target.Cpu.Model = .{ .name = "tsv110", .llvm_name = "tsv110", .features = .{ .ints = .{ 288249342727290880, 8589934593, 299067163803648, 0, 0 } } };
    pub const xgene1: Target.Cpu.Model = .{ .name = "xgene1", .llvm_name = null, .features = .{ .ints = .{ 0, 8589934592, 72057594037927936, 0, 0 } } };
};
