# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../uart.ip_user_files/ipstatic" \
"../../../../src/CLK_DIV_module.v" \
"../../../../src/rst_gen_module.v" \
"../../../../src/uart_drive.v" \
"../../../../src/uart_rx.v" \
"../../../../src/uart_tx.v" \
"../../../../src/SIM_uart_drive_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
