// Seed: 4269599204
module module_0 #(
    parameter id_10 = 32'd95,
    parameter id_11 = 32'd29
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    _id_11,
    id_12
);
  input id_12;
  input _id_11;
  input _id_10;
  output id_9;
  input id_8;
  output id_7;
  output id_6;
  output id_5;
  output id_4;
  output id_3;
  input id_2;
  output id_1;
  assign id_11 = id_9;
  reg id_13;
  always @(posedge 1'b0 or posedge id_3) begin
    if (id_1) begin
      if (id_2 && 0) begin
        id_13[1] <= 1;
      end else id_12[1 : 1'h0] <= 1;
    end else begin
      if (1 && id_1) begin
        id_4 <= id_3[id_11 : id_10];
      end
    end
  end
endmodule
