// Seed: 2073125243
`celldefine
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  inout id_2;
  input id_1;
  wire id_4, id_5, id_6 = id_3;
  always id_4 = id_3;
  assign id_4[1 : 1] = 1;
  type_10 id_7 (id_6);
  genvar id_8;
endmodule
`define pp_4 0
`timescale 1ps / 1ps
`define pp_5 0
`define pp_6 0
`define pp_7 0
