#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Apr 20 19:12:36 2025
# Process ID: 10252
# Current directory: C:/Users/NOTAMAC/CMPE140_LAB6_Finish/CMPE140_LAB6_Finish.runs/synth_1
# Command line: vivado.exe -log cpu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu.tcl
# Log file: C:/Users/NOTAMAC/CMPE140_LAB6_Finish/CMPE140_LAB6_Finish.runs/synth_1/cpu.vds
# Journal file: C:/Users/NOTAMAC/CMPE140_LAB6_Finish/CMPE140_LAB6_Finish.runs/synth_1\vivado.jou
# Running On        :DESKTOP-86H2P8Q
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :AMD Ryzen 5 3600X 6-Core Processor             
# CPU Frequency     :3800 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :17101 MB
# Swap memory       :10200 MB
# Total Virtual     :27302 MB
# Available Virtual :14238 MB
#-----------------------------------------------------------
source cpu.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 514.758 ; gain = 199.223
Command: synth_design -top cpu -part xc7a35tcpg236-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24192
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 971.309 ; gain = 452.602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/NOTAMAC/CMPE140_LAB6_Finish/CMPE140_LAB6_Finish.srcs/sources_1/new/CPU.sv:30]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/NOTAMAC/CMPE140_LAB6_Finish/CMPE140_LAB6_Finish.srcs/sources_1/new/CPU.sv:104]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/NOTAMAC/CMPE140_LAB6_Finish/CMPE140_LAB6_Finish.srcs/sources_1/new/CPU.sv:116]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/NOTAMAC/CMPE140_LAB6_Finish/CMPE140_LAB6_Finish.srcs/sources_1/new/CPU.sv:101]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/NOTAMAC/CMPE140_LAB6_Finish/CMPE140_LAB6_Finish.srcs/sources_1/new/CPU.sv:167]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/NOTAMAC/CMPE140_LAB6_Finish/CMPE140_LAB6_Finish.srcs/sources_1/new/CPU.sv:141]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (0#1) [C:/Users/NOTAMAC/CMPE140_LAB6_Finish/CMPE140_LAB6_Finish.srcs/sources_1/new/CPU.sv:30]
WARNING: [Synth 8-6014] Unused sequential element ID_EX_reg was removed.  [C:/Users/NOTAMAC/CMPE140_LAB6_Finish/CMPE140_LAB6_Finish.srcs/sources_1/new/CPU.sv:62]
WARNING: [Synth 8-6014] Unused sequential element MEM_WB_reg was removed.  [C:/Users/NOTAMAC/CMPE140_LAB6_Finish/CMPE140_LAB6_Finish.srcs/sources_1/new/CPU.sv:62]
WARNING: [Synth 8-6014] Unused sequential element ALU_RESULT_reg was removed.  [C:/Users/NOTAMAC/CMPE140_LAB6_Finish/CMPE140_LAB6_Finish.srcs/sources_1/new/CPU.sv:63]
WARNING: [Synth 8-6014] Unused sequential element rs1_data_reg was removed.  [C:/Users/NOTAMAC/CMPE140_LAB6_Finish/CMPE140_LAB6_Finish.srcs/sources_1/new/CPU.sv:81]
WARNING: [Synth 8-6014] Unused sequential element rs2_data_reg was removed.  [C:/Users/NOTAMAC/CMPE140_LAB6_Finish/CMPE140_LAB6_Finish.srcs/sources_1/new/CPU.sv:82]
WARNING: [Synth 8-6014] Unused sequential element immgen_reg was removed.  [C:/Users/NOTAMAC/CMPE140_LAB6_Finish/CMPE140_LAB6_Finish.srcs/sources_1/new/CPU.sv:87]
WARNING: [Synth 8-7137] Register imem_addr_reg in module cpu has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/NOTAMAC/CMPE140_LAB6_Finish/CMPE140_LAB6_Finish.srcs/sources_1/new/CPU.sv:72]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1089.453 ; gain = 570.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1089.453 ; gain = 570.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-2L
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-2L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1089.453 ; gain = 570.746
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7a35tcpg236-2L does not have CEAM library.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1089.453 ; gain = 570.746
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 37    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 21    
	   4 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 65    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1518.535 ; gain = 999.828
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 1518.535 ; gain = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 1518.535 ; gain = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 1518.535 ; gain = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 1518.535 ; gain = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 1518.535 ; gain = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 1518.535 ; gain = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 1518.535 ; gain = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 1518.535 ; gain = 999.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    32|
|3     |LUT1   |    26|
|4     |LUT2   |   108|
|5     |LUT3   |   192|
|6     |LUT4   |   225|
|7     |LUT5   |   724|
|8     |LUT6   |  1695|
|9     |MUXF7  |   387|
|10    |FDCE   |  1161|
|11    |FDPE   |     1|
|12    |FDRE   |    30|
|13    |IBUF   |    34|
|14    |IOBUF  |    32|
|15    |OBUF   |    69|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  4717|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 1518.535 ; gain = 999.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 1518.535 ; gain = 999.828
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 1518.535 ; gain = 999.828
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1518.535 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 451 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'cpu' is not ideal for floorplanning, since the cellview 'cpu' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1518.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances

Synth Design complete | Checksum: 7e81b9c2
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 1518.535 ; gain = 1003.777
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1518.535 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/NOTAMAC/CMPE140_LAB6_Finish/CMPE140_LAB6_Finish.runs/synth_1/cpu.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file cpu_utilization_synth.rpt -pb cpu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 20 19:13:54 2025...
