FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Copyright (C) 2013 Imagination Technologies
 * Author: Paul Burton <paul.burton@mips.com>
/* bench 1537.1.0 980619406c1c */
/* bench 1537.1.1 a01901a9c0a8 */
/* bench 1537.1.2 af0d5c281f25 */
/* bench 1537.1.3 86b0ae5acee2 */
/* bench 1537.1.4 b13da1a78ab1 */
/* bench 1537.1.5 60a0b245fae6 */
/* bench 1537.1.6 e171879b2000 */
/* bench 1537.1.7 c00b797dbf29 */
/* bench 1537.1.8 0dba6655e865 */
#define __MIPS_ASM_SMP_CPS_H__

#ifndef __ASSEMBLY__

struct vpe_boot_config {
	unsigned long pc;
	unsigned long sp;
	unsigned long gp;
};

struct core_boot_config {
	atomic_t vpe_mask;
	struct vpe_boot_config *vpe_config;
};

extern struct core_boot_config *mips_cps_core_bootcfg;

extern void mips_cps_core_entry(void);
extern void mips_cps_core_init(void);

extern void mips_cps_boot_vpes(struct core_boot_config *cfg, unsigned vpe);

extern void mips_cps_pm_save(void);
extern void mips_cps_pm_restore(void);

#ifdef CONFIG_MIPS_CPS

extern bool mips_cps_smp_in_use(void);

#else /* !CONFIG_MIPS_CPS */

static inline bool mips_cps_smp_in_use(void) { return false; }

#endif /* !CONFIG_MIPS_CPS */

#else /* __ASSEMBLY__ */
/* bench 9598.0.0 6bb1b3b4b230 */
/* bench 9598.0.1 68691e3a14a7 */
/* bench 9598.0.2 c14483683696 */
/* bench 9598.0.3 050d52a69797 */
/* bench 9598.0.4 406acc29c434 */
/* bench 9598.0.5 4169e15a0af4 */
/* bench 9598.0.6 0c641cb3be75 */
/* bench 9598.0.7 420415ad00a2 */
/* bench 9598.0.8 110ef55e58f9 */
/* bench 9598.0.9 a6e84123a92c */
/* bench 9598.0.10 74c9e9f14882 */
/* bench 9598.0.11 44b2404a7fa0 */

.extern mips_cps_bootcfg;

#endif /* __ASSEMBLY__ */
#endif /* __MIPS_ASM_SMP_CPS_H__ */
