#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Apr  7 13:52:14 2018
# Process ID: 7328
# Current directory: D:/Workspaces/Xilinx/ip_test/Dual_DAC_AXI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7132 D:\Workspaces\Xilinx\ip_test\Dual_DAC_AXI\Dual_DAC_AXI.xpr
# Log file: D:/Workspaces/Xilinx/ip_test/Dual_DAC_AXI/vivado.log
# Journal file: D:/Workspaces/Xilinx/ip_test/Dual_DAC_AXI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Workspaces/Xilinx/ip_test/Dual_DAC_AXI/Dual_DAC_AXI.xpr
INFO: [Project 1-313] Project file moved from 'C:/Projects/Misc/Dual_DAC_AXI' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/Workspaces/Xilinx/ip_test/ip_repo', nor could it be found using path 'C:/Projects/Misc/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Workspaces/Xilinx/ip_test/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_0
design_1_processing_system7_0_0
design_1_AD5065_Dual_DAC_AXI_0_0
design_1_ps7_0_axi_periph_0
design_1_rst_ps7_0_100M_0

INFO: [Project 1-230] Project 'Dual_DAC_AXI.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 810.531 ; gain = 89.227
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
open_bd_design {D:/Workspaces/Xilinx/ip_test/Dual_DAC_AXI/Dual_DAC_AXI.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- ibeo.as:user:AD5065_Dual_DAC_AXI:1.0 - AD5065_Dual_DAC_AXI_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/Workspaces/Xilinx/ip_test/Dual_DAC_AXI/Dual_DAC_AXI.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 908.891 ; gain = 77.613
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  D:/Workspaces/Xilinx/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Workspaces/Xilinx/ip_repo'.
open_bd_design {D:/Workspaces/Xilinx/ip_test/Dual_DAC_AXI/Dual_DAC_AXI.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets AD5065_Dual_DAC_AXI_0_sclk] [get_bd_nets AD5065_Dual_DAC_AXI_0_sync] [get_bd_nets AD5065_Dual_DAC_AXI_0_mosi] [get_bd_nets AD5065_Dual_DAC_AXI_0_ldac] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells AD5065_Dual_DAC_AXI_0]
startgroup
create_bd_cell -type ip -vlnv DHMarinov:user:AD5065_Dual_DAC_AXI:1.0 AD5065_Dual_DAC_AXI_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins AD5065_Dual_DAC_AXI_0/s00_axi]
connect_bd_net [get_bd_ports ldac] [get_bd_pins AD5065_Dual_DAC_AXI_0/ldac]
connect_bd_net [get_bd_ports mosi] [get_bd_pins AD5065_Dual_DAC_AXI_0/mosi]
connect_bd_net [get_bd_ports sync] [get_bd_pins AD5065_Dual_DAC_AXI_0/sync]
connect_bd_net [get_bd_ports sclk] [get_bd_pins AD5065_Dual_DAC_AXI_0/sclk]
regenerate_bd_layout -routing
set_property location {3.5 1138 103} [get_bd_cells AD5065_Dual_DAC_AXI_0]
regenerate_bd_layout -routing
save_bd_design
Wrote  : <D:/Workspaces/Xilinx/ip_test/Dual_DAC_AXI/Dual_DAC_AXI.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/Workspaces/Xilinx/ip_test/Dual_DAC_AXI/Dual_DAC_AXI.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  7 14:00:51 2018...
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
