|PLCPU
ADC_CLK_10 => ~NO_FANOUT~
MAX10_CLK1_50 => ~NO_FANOUT~
MAX10_CLK2_50 => ~NO_FANOUT~
HEX0[0] << <GND>
HEX0[1] << <GND>
HEX0[2] << <GND>
HEX0[3] << <GND>
HEX0[4] << <GND>
HEX0[5] << <GND>
HEX0[6] << <GND>
HEX0[7] << <GND>
HEX1[0] << bcd7seg:b.port1
HEX1[1] << bcd7seg:b.port1
HEX1[2] << bcd7seg:b.port1
HEX1[3] << bcd7seg:b.port1
HEX1[4] << bcd7seg:b.port1
HEX1[5] << bcd7seg:b.port1
HEX1[6] << bcd7seg:b.port1
HEX1[7] << <GND>
HEX2[0] << <GND>
HEX2[1] << <GND>
HEX2[2] << <GND>
HEX2[3] << <GND>
HEX2[4] << <GND>
HEX2[5] << <GND>
HEX2[6] << <GND>
HEX2[7] << <GND>
HEX3[0] << <GND>
HEX3[1] << <GND>
HEX3[2] << <GND>
HEX3[3] << <GND>
HEX3[4] << <GND>
HEX3[5] << <GND>
HEX3[6] << <GND>
HEX3[7] << <GND>
HEX4[0] << <GND>
HEX4[1] << <GND>
HEX4[2] << <GND>
HEX4[3] << <GND>
HEX4[4] << <GND>
HEX4[5] << <GND>
HEX4[6] << <GND>
HEX4[7] << <GND>
HEX5[0] << <GND>
HEX5[1] << <GND>
HEX5[2] << <GND>
HEX5[3] << <GND>
HEX5[4] << <GND>
HEX5[5] << <GND>
HEX5[6] << <GND>
HEX5[7] << <GND>
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
LEDR[0] << <GND>
LEDR[1] << <GND>
LEDR[2] << <GND>
LEDR[3] << <GND>
LEDR[4] << <GND>
LEDR[5] << <GND>
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << <GND>
SW[0] => input_clk.IN1
SW[1] => hlt_c.IN1
SW[2] => rst.IN1
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
VGA_B[0] << <GND>
VGA_B[1] << <GND>
VGA_B[2] << <GND>
VGA_B[3] << <GND>
VGA_G[0] << <GND>
VGA_G[1] << <GND>
VGA_G[2] << <GND>
VGA_G[3] << <GND>
VGA_HS << <GND>
VGA_R[0] << <GND>
VGA_R[1] << <GND>
VGA_R[2] << <GND>
VGA_R[3] << <GND>
VGA_VS << <GND>


|PLCPU|CPU5STAGE:cpu
PC[0] <= IF_pc[0].DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= IF_pc[1].DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= IF_pc[2].DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= IF_pc[3].DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= IF_pc[4].DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= IF_pc[5].DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= IF_pc[6].DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= IF_pc[7].DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= IF_pc[8].DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= IF_pc[9].DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= IF_pc[10].DB_MAX_OUTPUT_PORT_TYPE
PC[11] <= IF_pc[11].DB_MAX_OUTPUT_PORT_TYPE
PC[12] <= IF_pc[12].DB_MAX_OUTPUT_PORT_TYPE
PC[13] <= IF_pc[13].DB_MAX_OUTPUT_PORT_TYPE
PC[14] <= IF_pc[14].DB_MAX_OUTPUT_PORT_TYPE
PC[15] <= IF_pc[15].DB_MAX_OUTPUT_PORT_TYPE
PC[16] <= IF_pc[16].DB_MAX_OUTPUT_PORT_TYPE
PC[17] <= IF_pc[17].DB_MAX_OUTPUT_PORT_TYPE
PC[18] <= IF_pc[18].DB_MAX_OUTPUT_PORT_TYPE
PC[19] <= IF_pc[19].DB_MAX_OUTPUT_PORT_TYPE
PC[20] <= IF_pc[20].DB_MAX_OUTPUT_PORT_TYPE
PC[21] <= IF_pc[21].DB_MAX_OUTPUT_PORT_TYPE
PC[22] <= IF_pc[22].DB_MAX_OUTPUT_PORT_TYPE
PC[23] <= IF_pc[23].DB_MAX_OUTPUT_PORT_TYPE
PC[24] <= IF_pc[24].DB_MAX_OUTPUT_PORT_TYPE
PC[25] <= IF_pc[25].DB_MAX_OUTPUT_PORT_TYPE
PC[26] <= IF_pc[26].DB_MAX_OUTPUT_PORT_TYPE
PC[27] <= IF_pc[27].DB_MAX_OUTPUT_PORT_TYPE
PC[28] <= IF_pc[28].DB_MAX_OUTPUT_PORT_TYPE
PC[29] <= IF_pc[29].DB_MAX_OUTPUT_PORT_TYPE
PC[30] <= IF_pc[30].DB_MAX_OUTPUT_PORT_TYPE
PC[31] <= IF_pc[31].DB_MAX_OUTPUT_PORT_TYPE
input_clk => hlt_logic.IN1
rst => rst.IN7
cycles_consumed[0] <= cycles_consumed[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[1] <= cycles_consumed[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[2] <= cycles_consumed[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[3] <= cycles_consumed[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[4] <= cycles_consumed[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[5] <= cycles_consumed[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[6] <= cycles_consumed[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[7] <= cycles_consumed[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[8] <= cycles_consumed[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[9] <= cycles_consumed[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[10] <= cycles_consumed[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[11] <= cycles_consumed[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[12] <= cycles_consumed[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[13] <= cycles_consumed[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[14] <= cycles_consumed[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[15] <= cycles_consumed[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[16] <= cycles_consumed[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[17] <= cycles_consumed[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[18] <= cycles_consumed[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[19] <= cycles_consumed[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[20] <= cycles_consumed[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[21] <= cycles_consumed[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[22] <= cycles_consumed[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[23] <= cycles_consumed[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[24] <= cycles_consumed[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[25] <= cycles_consumed[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[26] <= cycles_consumed[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[27] <= cycles_consumed[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[28] <= cycles_consumed[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[29] <= cycles_consumed[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[30] <= cycles_consumed[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycles_consumed[31] <= cycles_consumed[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PLCPU|CPU5STAGE:cpu|exception_detect_unit:EDU
ID_PC[0] => ~NO_FANOUT~
ID_PC[1] => ~NO_FANOUT~
ID_PC[2] => ~NO_FANOUT~
ID_PC[3] => ~NO_FANOUT~
ID_PC[4] => ~NO_FANOUT~
ID_PC[5] => ~NO_FANOUT~
ID_PC[6] => ~NO_FANOUT~
ID_PC[7] => ~NO_FANOUT~
ID_PC[8] => ~NO_FANOUT~
ID_PC[9] => ~NO_FANOUT~
ID_PC[10] => ~NO_FANOUT~
ID_PC[11] => ~NO_FANOUT~
ID_PC[12] => ~NO_FANOUT~
ID_PC[13] => ~NO_FANOUT~
ID_PC[14] => ~NO_FANOUT~
ID_PC[15] => ~NO_FANOUT~
ID_PC[16] => ~NO_FANOUT~
ID_PC[17] => ~NO_FANOUT~
ID_PC[18] => ~NO_FANOUT~
ID_PC[19] => ~NO_FANOUT~
ID_PC[20] => ~NO_FANOUT~
ID_PC[21] => ~NO_FANOUT~
ID_PC[22] => ~NO_FANOUT~
ID_PC[23] => ~NO_FANOUT~
ID_PC[24] => ~NO_FANOUT~
ID_PC[25] => ~NO_FANOUT~
ID_PC[26] => ~NO_FANOUT~
ID_PC[27] => ~NO_FANOUT~
ID_PC[28] => ~NO_FANOUT~
ID_PC[29] => ~NO_FANOUT~
ID_PC[30] => ~NO_FANOUT~
ID_PC[31] => ~NO_FANOUT~
ID_opcode[0] => Equal0.IN6
ID_opcode[0] => Equal1.IN6
ID_opcode[0] => Equal2.IN1
ID_opcode[0] => Equal3.IN2
ID_opcode[0] => Equal4.IN6
ID_opcode[0] => Equal5.IN6
ID_opcode[0] => Equal6.IN6
ID_opcode[0] => Equal7.IN2
ID_opcode[0] => Equal8.IN3
ID_opcode[0] => Equal9.IN6
ID_opcode[0] => Equal10.IN6
ID_opcode[0] => Equal11.IN3
ID_opcode[0] => Equal12.IN6
ID_opcode[0] => Equal13.IN6
ID_opcode[0] => Equal14.IN3
ID_opcode[0] => Equal15.IN4
ID_opcode[0] => Equal16.IN6
ID_opcode[0] => Equal17.IN2
ID_opcode[0] => Equal18.IN6
ID_opcode[0] => Equal19.IN2
ID_opcode[0] => Equal20.IN6
ID_opcode[0] => Equal21.IN6
ID_opcode[0] => Equal22.IN3
ID_opcode[0] => Equal23.IN6
ID_opcode[0] => Equal24.IN6
ID_opcode[1] => Equal0.IN5
ID_opcode[1] => Equal1.IN1
ID_opcode[1] => Equal2.IN6
ID_opcode[1] => Equal3.IN1
ID_opcode[1] => Equal4.IN5
ID_opcode[1] => Equal5.IN5
ID_opcode[1] => Equal6.IN5
ID_opcode[1] => Equal7.IN6
ID_opcode[1] => Equal8.IN6
ID_opcode[1] => Equal9.IN2
ID_opcode[1] => Equal10.IN3
ID_opcode[1] => Equal11.IN2
ID_opcode[1] => Equal12.IN5
ID_opcode[1] => Equal13.IN0
ID_opcode[1] => Equal14.IN2
ID_opcode[1] => Equal15.IN3
ID_opcode[1] => Equal16.IN5
ID_opcode[1] => Equal17.IN6
ID_opcode[1] => Equal18.IN1
ID_opcode[1] => Equal19.IN1
ID_opcode[1] => Equal20.IN5
ID_opcode[1] => Equal21.IN2
ID_opcode[1] => Equal22.IN2
ID_opcode[1] => Equal23.IN3
ID_opcode[1] => Equal24.IN5
ID_opcode[2] => Equal0.IN4
ID_opcode[2] => Equal1.IN5
ID_opcode[2] => Equal2.IN5
ID_opcode[2] => Equal3.IN6
ID_opcode[2] => Equal4.IN4
ID_opcode[2] => Equal5.IN1
ID_opcode[2] => Equal6.IN2
ID_opcode[2] => Equal7.IN1
ID_opcode[2] => Equal8.IN2
ID_opcode[2] => Equal9.IN1
ID_opcode[2] => Equal10.IN2
ID_opcode[2] => Equal11.IN1
ID_opcode[2] => Equal12.IN4
ID_opcode[2] => Equal13.IN5
ID_opcode[2] => Equal14.IN6
ID_opcode[2] => Equal15.IN6
ID_opcode[2] => Equal16.IN1
ID_opcode[2] => Equal17.IN1
ID_opcode[2] => Equal18.IN5
ID_opcode[2] => Equal19.IN6
ID_opcode[2] => Equal20.IN4
ID_opcode[2] => Equal21.IN5
ID_opcode[2] => Equal22.IN6
ID_opcode[2] => Equal23.IN5
ID_opcode[2] => Equal24.IN4
ID_opcode[3] => Equal0.IN3
ID_opcode[3] => Equal1.IN4
ID_opcode[3] => Equal2.IN4
ID_opcode[3] => Equal3.IN5
ID_opcode[3] => Equal4.IN1
ID_opcode[3] => Equal5.IN4
ID_opcode[3] => Equal6.IN1
ID_opcode[3] => Equal7.IN5
ID_opcode[3] => Equal8.IN1
ID_opcode[3] => Equal9.IN5
ID_opcode[3] => Equal10.IN1
ID_opcode[3] => Equal11.IN6
ID_opcode[3] => Equal12.IN3
ID_opcode[3] => Equal13.IN4
ID_opcode[3] => Equal14.IN5
ID_opcode[3] => Equal15.IN2
ID_opcode[3] => Equal16.IN4
ID_opcode[3] => Equal17.IN5
ID_opcode[3] => Equal18.IN4
ID_opcode[3] => Equal19.IN5
ID_opcode[3] => Equal20.IN0
ID_opcode[3] => Equal21.IN1
ID_opcode[3] => Equal22.IN1
ID_opcode[3] => Equal23.IN2
ID_opcode[3] => Equal24.IN3
ID_opcode[4] => Equal0.IN2
ID_opcode[4] => Equal1.IN3
ID_opcode[4] => Equal2.IN3
ID_opcode[4] => Equal3.IN4
ID_opcode[4] => Equal4.IN3
ID_opcode[4] => Equal5.IN3
ID_opcode[4] => Equal6.IN4
ID_opcode[4] => Equal7.IN4
ID_opcode[4] => Equal8.IN5
ID_opcode[4] => Equal9.IN4
ID_opcode[4] => Equal10.IN5
ID_opcode[4] => Equal11.IN5
ID_opcode[4] => Equal12.IN2
ID_opcode[4] => Equal13.IN3
ID_opcode[4] => Equal14.IN4
ID_opcode[4] => Equal15.IN5
ID_opcode[4] => Equal16.IN3
ID_opcode[4] => Equal17.IN4
ID_opcode[4] => Equal18.IN3
ID_opcode[4] => Equal19.IN4
ID_opcode[4] => Equal20.IN3
ID_opcode[4] => Equal21.IN4
ID_opcode[4] => Equal22.IN5
ID_opcode[4] => Equal23.IN4
ID_opcode[4] => Equal24.IN2
ID_opcode[5] => Equal0.IN0
ID_opcode[5] => Equal1.IN0
ID_opcode[5] => Equal2.IN0
ID_opcode[5] => Equal3.IN0
ID_opcode[5] => Equal4.IN2
ID_opcode[5] => Equal5.IN0
ID_opcode[5] => Equal6.IN3
ID_opcode[5] => Equal7.IN0
ID_opcode[5] => Equal8.IN4
ID_opcode[5] => Equal9.IN0
ID_opcode[5] => Equal10.IN4
ID_opcode[5] => Equal11.IN0
ID_opcode[5] => Equal12.IN1
ID_opcode[5] => Equal13.IN2
ID_opcode[5] => Equal14.IN1
ID_opcode[5] => Equal15.IN1
ID_opcode[5] => Equal16.IN2
ID_opcode[5] => Equal17.IN3
ID_opcode[5] => Equal18.IN2
ID_opcode[5] => Equal19.IN3
ID_opcode[5] => Equal20.IN2
ID_opcode[5] => Equal21.IN0
ID_opcode[5] => Equal22.IN0
ID_opcode[5] => Equal23.IN1
ID_opcode[5] => Equal24.IN1
ID_opcode[6] => Equal0.IN1
ID_opcode[6] => Equal1.IN2
ID_opcode[6] => Equal2.IN2
ID_opcode[6] => Equal3.IN3
ID_opcode[6] => Equal4.IN0
ID_opcode[6] => Equal5.IN2
ID_opcode[6] => Equal6.IN0
ID_opcode[6] => Equal7.IN3
ID_opcode[6] => Equal8.IN0
ID_opcode[6] => Equal9.IN3
ID_opcode[6] => Equal10.IN0
ID_opcode[6] => Equal11.IN4
ID_opcode[6] => Equal12.IN0
ID_opcode[6] => Equal13.IN1
ID_opcode[6] => Equal14.IN0
ID_opcode[6] => Equal15.IN0
ID_opcode[6] => Equal16.IN0
ID_opcode[6] => Equal17.IN0
ID_opcode[6] => Equal18.IN0
ID_opcode[6] => Equal19.IN0
ID_opcode[6] => Equal20.IN1
ID_opcode[6] => Equal21.IN3
ID_opcode[6] => Equal22.IN4
ID_opcode[6] => Equal23.IN0
ID_opcode[6] => Equal24.IN0
excep_flag <= excep_flag.DB_MAX_OUTPUT_PORT_TYPE
id_flush <= excep_flag.DB_MAX_OUTPUT_PORT_TYPE
EX_FLUSH <= excep_flag.DB_MAX_OUTPUT_PORT_TYPE
MEM_FLUSH <= excep_flag.DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
rst => excep_flag.OUTPUTSELECT


|PLCPU|CPU5STAGE:cpu|forward_unit:fu
if_id_opcode[0] => ~NO_FANOUT~
if_id_opcode[1] => ~NO_FANOUT~
if_id_opcode[2] => ~NO_FANOUT~
if_id_opcode[3] => ~NO_FANOUT~
if_id_opcode[4] => ~NO_FANOUT~
if_id_opcode[5] => ~NO_FANOUT~
if_id_opcode[6] => ~NO_FANOUT~
if_id_rs1[0] => ~NO_FANOUT~
if_id_rs1[1] => ~NO_FANOUT~
if_id_rs1[2] => ~NO_FANOUT~
if_id_rs1[3] => ~NO_FANOUT~
if_id_rs1[4] => ~NO_FANOUT~
if_id_rs2[0] => ~NO_FANOUT~
if_id_rs2[1] => ~NO_FANOUT~
if_id_rs2[2] => ~NO_FANOUT~
if_id_rs2[3] => ~NO_FANOUT~
if_id_rs2[4] => ~NO_FANOUT~
id_ex_opcode[0] => Equal0.IN2
id_ex_opcode[0] => Equal5.IN6
id_ex_opcode[0] => Equal6.IN6
id_ex_opcode[0] => Equal7.IN3
id_ex_opcode[0] => Equal8.IN6
id_ex_opcode[0] => Equal9.IN3
id_ex_opcode[0] => Equal10.IN4
id_ex_opcode[0] => Equal11.IN6
id_ex_opcode[0] => Equal12.IN6
id_ex_opcode[0] => Equal13.IN6
id_ex_opcode[1] => Equal0.IN1
id_ex_opcode[1] => Equal5.IN5
id_ex_opcode[1] => Equal6.IN5
id_ex_opcode[1] => Equal7.IN6
id_ex_opcode[1] => Equal8.IN3
id_ex_opcode[1] => Equal9.IN2
id_ex_opcode[1] => Equal10.IN3
id_ex_opcode[1] => Equal11.IN5
id_ex_opcode[1] => Equal12.IN0
id_ex_opcode[1] => Equal13.IN3
id_ex_opcode[2] => Equal0.IN6
id_ex_opcode[2] => Equal5.IN4
id_ex_opcode[2] => Equal6.IN2
id_ex_opcode[2] => Equal7.IN2
id_ex_opcode[2] => Equal8.IN2
id_ex_opcode[2] => Equal9.IN6
id_ex_opcode[2] => Equal10.IN6
id_ex_opcode[2] => Equal11.IN4
id_ex_opcode[2] => Equal12.IN5
id_ex_opcode[2] => Equal13.IN5
id_ex_opcode[3] => Equal0.IN5
id_ex_opcode[3] => Equal5.IN1
id_ex_opcode[3] => Equal6.IN1
id_ex_opcode[3] => Equal7.IN1
id_ex_opcode[3] => Equal8.IN1
id_ex_opcode[3] => Equal9.IN5
id_ex_opcode[3] => Equal10.IN2
id_ex_opcode[3] => Equal11.IN3
id_ex_opcode[3] => Equal12.IN4
id_ex_opcode[3] => Equal13.IN2
id_ex_opcode[4] => Equal0.IN4
id_ex_opcode[4] => Equal5.IN3
id_ex_opcode[4] => Equal6.IN4
id_ex_opcode[4] => Equal7.IN5
id_ex_opcode[4] => Equal8.IN5
id_ex_opcode[4] => Equal9.IN4
id_ex_opcode[4] => Equal10.IN5
id_ex_opcode[4] => Equal11.IN2
id_ex_opcode[4] => Equal12.IN3
id_ex_opcode[4] => Equal13.IN4
id_ex_opcode[5] => Equal0.IN3
id_ex_opcode[5] => Equal5.IN2
id_ex_opcode[5] => Equal6.IN3
id_ex_opcode[5] => Equal7.IN4
id_ex_opcode[5] => Equal8.IN4
id_ex_opcode[5] => Equal9.IN1
id_ex_opcode[5] => Equal10.IN1
id_ex_opcode[5] => Equal11.IN1
id_ex_opcode[5] => Equal12.IN2
id_ex_opcode[5] => Equal13.IN1
id_ex_opcode[6] => Equal0.IN0
id_ex_opcode[6] => Equal5.IN0
id_ex_opcode[6] => Equal6.IN0
id_ex_opcode[6] => Equal7.IN0
id_ex_opcode[6] => Equal8.IN0
id_ex_opcode[6] => Equal9.IN0
id_ex_opcode[6] => Equal10.IN0
id_ex_opcode[6] => Equal11.IN0
id_ex_opcode[6] => Equal12.IN1
id_ex_opcode[6] => Equal13.IN0
id_ex_rs1[0] => Equal2.IN4
id_ex_rs1[0] => Equal4.IN4
id_ex_rs1[1] => Equal2.IN3
id_ex_rs1[1] => Equal4.IN3
id_ex_rs1[2] => Equal2.IN2
id_ex_rs1[2] => Equal4.IN2
id_ex_rs1[3] => Equal2.IN1
id_ex_rs1[3] => Equal4.IN1
id_ex_rs1[4] => Equal2.IN0
id_ex_rs1[4] => Equal4.IN0
id_ex_rs2[0] => Equal14.IN4
id_ex_rs2[0] => Equal15.IN4
id_ex_rs2[1] => Equal14.IN3
id_ex_rs2[1] => Equal15.IN3
id_ex_rs2[2] => Equal14.IN2
id_ex_rs2[2] => Equal15.IN2
id_ex_rs2[3] => Equal14.IN1
id_ex_rs2[3] => Equal15.IN1
id_ex_rs2[4] => Equal14.IN0
id_ex_rs2[4] => Equal15.IN0
id_ex_rd[0] => ~NO_FANOUT~
id_ex_rd[1] => ~NO_FANOUT~
id_ex_rd[2] => ~NO_FANOUT~
id_ex_rd[3] => ~NO_FANOUT~
id_ex_rd[4] => ~NO_FANOUT~
id_ex_wr => ~NO_FANOUT~
ex_mem_rd[0] => Equal2.IN9
ex_mem_rd[0] => Equal14.IN9
ex_mem_rd[0] => Equal1.IN4
ex_mem_rd[1] => Equal2.IN8
ex_mem_rd[1] => Equal14.IN8
ex_mem_rd[1] => Equal1.IN3
ex_mem_rd[2] => Equal2.IN7
ex_mem_rd[2] => Equal14.IN7
ex_mem_rd[2] => Equal1.IN2
ex_mem_rd[3] => Equal2.IN6
ex_mem_rd[3] => Equal14.IN6
ex_mem_rd[3] => Equal1.IN1
ex_mem_rd[4] => Equal2.IN5
ex_mem_rd[4] => Equal14.IN5
ex_mem_rd[4] => Equal1.IN0
ex_mem_wr => always0.IN1
mem_wb_rd[0] => Equal4.IN9
mem_wb_rd[0] => Equal15.IN9
mem_wb_rd[0] => Equal3.IN4
mem_wb_rd[1] => Equal4.IN8
mem_wb_rd[1] => Equal15.IN8
mem_wb_rd[1] => Equal3.IN3
mem_wb_rd[2] => Equal4.IN7
mem_wb_rd[2] => Equal15.IN7
mem_wb_rd[2] => Equal3.IN2
mem_wb_rd[3] => Equal4.IN6
mem_wb_rd[3] => Equal15.IN6
mem_wb_rd[3] => Equal3.IN1
mem_wb_rd[4] => Equal4.IN5
mem_wb_rd[4] => Equal15.IN5
mem_wb_rd[4] => Equal3.IN0
mem_wb_wr => always0.IN1
forwardA[0] <= forwardA.DB_MAX_OUTPUT_PORT_TYPE
forwardA[1] <= forwardA.DB_MAX_OUTPUT_PORT_TYPE
forwardB[0] <= forwardB.DB_MAX_OUTPUT_PORT_TYPE
forwardB[1] <= forwardB.DB_MAX_OUTPUT_PORT_TYPE
forwardB[2] <= forwardB.DB_MAX_OUTPUT_PORT_TYPE
store_rs2_forward[0] <= always0.DB_MAX_OUTPUT_PORT_TYPE
store_rs2_forward[1] <= forwardB.DB_MAX_OUTPUT_PORT_TYPE


|PLCPU|CPU5STAGE:cpu|IF_stage:if_stage
ID_PFC[0] => ID_PFC[0].IN1
ID_PFC[1] => ID_PFC[1].IN1
ID_PFC[2] => ID_PFC[2].IN1
ID_PFC[3] => ID_PFC[3].IN1
ID_PFC[4] => ID_PFC[4].IN1
ID_PFC[5] => ID_PFC[5].IN1
ID_PFC[6] => ID_PFC[6].IN1
ID_PFC[7] => ID_PFC[7].IN1
ID_PFC[8] => ID_PFC[8].IN1
ID_PFC[9] => ID_PFC[9].IN1
ID_PFC[10] => ID_PFC[10].IN1
ID_PFC[11] => ID_PFC[11].IN1
ID_PFC[12] => ID_PFC[12].IN1
ID_PFC[13] => ID_PFC[13].IN1
ID_PFC[14] => ID_PFC[14].IN1
ID_PFC[15] => ID_PFC[15].IN1
ID_PFC[16] => ID_PFC[16].IN1
ID_PFC[17] => ID_PFC[17].IN1
ID_PFC[18] => ID_PFC[18].IN1
ID_PFC[19] => ID_PFC[19].IN1
ID_PFC[20] => ID_PFC[20].IN1
ID_PFC[21] => ID_PFC[21].IN1
ID_PFC[22] => ID_PFC[22].IN1
ID_PFC[23] => ID_PFC[23].IN1
ID_PFC[24] => ID_PFC[24].IN1
ID_PFC[25] => ID_PFC[25].IN1
ID_PFC[26] => ID_PFC[26].IN1
ID_PFC[27] => ID_PFC[27].IN1
ID_PFC[28] => ID_PFC[28].IN1
ID_PFC[29] => ID_PFC[29].IN1
ID_PFC[30] => ID_PFC[30].IN1
ID_PFC[31] => ID_PFC[31].IN1
EX_PFC[0] => EX_PFC[0].IN1
EX_PFC[1] => EX_PFC[1].IN1
EX_PFC[2] => EX_PFC[2].IN1
EX_PFC[3] => EX_PFC[3].IN1
EX_PFC[4] => EX_PFC[4].IN1
EX_PFC[5] => EX_PFC[5].IN1
EX_PFC[6] => EX_PFC[6].IN1
EX_PFC[7] => EX_PFC[7].IN1
EX_PFC[8] => EX_PFC[8].IN1
EX_PFC[9] => EX_PFC[9].IN1
EX_PFC[10] => EX_PFC[10].IN1
EX_PFC[11] => EX_PFC[11].IN1
EX_PFC[12] => EX_PFC[12].IN1
EX_PFC[13] => EX_PFC[13].IN1
EX_PFC[14] => EX_PFC[14].IN1
EX_PFC[15] => EX_PFC[15].IN1
EX_PFC[16] => EX_PFC[16].IN1
EX_PFC[17] => EX_PFC[17].IN1
EX_PFC[18] => EX_PFC[18].IN1
EX_PFC[19] => EX_PFC[19].IN1
EX_PFC[20] => EX_PFC[20].IN1
EX_PFC[21] => EX_PFC[21].IN1
EX_PFC[22] => EX_PFC[22].IN1
EX_PFC[23] => EX_PFC[23].IN1
EX_PFC[24] => EX_PFC[24].IN1
EX_PFC[25] => EX_PFC[25].IN1
EX_PFC[26] => EX_PFC[26].IN1
EX_PFC[27] => EX_PFC[27].IN1
EX_PFC[28] => EX_PFC[28].IN1
EX_PFC[29] => EX_PFC[29].IN1
EX_PFC[30] => EX_PFC[30].IN1
EX_PFC[31] => EX_PFC[31].IN1
pc_src[0] => pc_src[0].IN1
pc_src[1] => pc_src[1].IN1
pc_src[2] => pc_src[2].IN1
inst_mem_in[0] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[0] <> PC_register:pc_reg.port1
inst_mem_in[0] <> IM:inst_mem.port0
inst_mem_in[0] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[1] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[1] <> PC_register:pc_reg.port1
inst_mem_in[1] <> IM:inst_mem.port0
inst_mem_in[1] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[2] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[2] <> PC_register:pc_reg.port1
inst_mem_in[2] <> IM:inst_mem.port0
inst_mem_in[2] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[3] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[3] <> PC_register:pc_reg.port1
inst_mem_in[3] <> IM:inst_mem.port0
inst_mem_in[3] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[4] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[4] <> PC_register:pc_reg.port1
inst_mem_in[4] <> IM:inst_mem.port0
inst_mem_in[4] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[5] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[5] <> PC_register:pc_reg.port1
inst_mem_in[5] <> IM:inst_mem.port0
inst_mem_in[5] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[6] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[6] <> PC_register:pc_reg.port1
inst_mem_in[6] <> IM:inst_mem.port0
inst_mem_in[6] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[7] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[7] <> PC_register:pc_reg.port1
inst_mem_in[7] <> IM:inst_mem.port0
inst_mem_in[7] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[8] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[8] <> PC_register:pc_reg.port1
inst_mem_in[8] <> IM:inst_mem.port0
inst_mem_in[8] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[9] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[9] <> PC_register:pc_reg.port1
inst_mem_in[9] <> IM:inst_mem.port0
inst_mem_in[9] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[10] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[10] <> PC_register:pc_reg.port1
inst_mem_in[10] <> IM:inst_mem.port0
inst_mem_in[10] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[11] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[11] <> PC_register:pc_reg.port1
inst_mem_in[11] <> IM:inst_mem.port0
inst_mem_in[11] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[12] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[12] <> PC_register:pc_reg.port1
inst_mem_in[12] <> IM:inst_mem.port0
inst_mem_in[12] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[13] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[13] <> PC_register:pc_reg.port1
inst_mem_in[13] <> IM:inst_mem.port0
inst_mem_in[13] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[14] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[14] <> PC_register:pc_reg.port1
inst_mem_in[14] <> IM:inst_mem.port0
inst_mem_in[14] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[15] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[15] <> PC_register:pc_reg.port1
inst_mem_in[15] <> IM:inst_mem.port0
inst_mem_in[15] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[16] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[16] <> PC_register:pc_reg.port1
inst_mem_in[16] <> IM:inst_mem.port0
inst_mem_in[16] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[17] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[17] <> PC_register:pc_reg.port1
inst_mem_in[17] <> IM:inst_mem.port0
inst_mem_in[17] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[18] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[18] <> PC_register:pc_reg.port1
inst_mem_in[18] <> IM:inst_mem.port0
inst_mem_in[18] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[19] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[19] <> PC_register:pc_reg.port1
inst_mem_in[19] <> IM:inst_mem.port0
inst_mem_in[19] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[20] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[20] <> PC_register:pc_reg.port1
inst_mem_in[20] <> IM:inst_mem.port0
inst_mem_in[20] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[21] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[21] <> PC_register:pc_reg.port1
inst_mem_in[21] <> IM:inst_mem.port0
inst_mem_in[21] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[22] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[22] <> PC_register:pc_reg.port1
inst_mem_in[22] <> IM:inst_mem.port0
inst_mem_in[22] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[23] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[23] <> PC_register:pc_reg.port1
inst_mem_in[23] <> IM:inst_mem.port0
inst_mem_in[23] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[24] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[24] <> PC_register:pc_reg.port1
inst_mem_in[24] <> IM:inst_mem.port0
inst_mem_in[24] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[25] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[25] <> PC_register:pc_reg.port1
inst_mem_in[25] <> IM:inst_mem.port0
inst_mem_in[25] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[26] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[26] <> PC_register:pc_reg.port1
inst_mem_in[26] <> IM:inst_mem.port0
inst_mem_in[26] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[27] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[27] <> PC_register:pc_reg.port1
inst_mem_in[27] <> IM:inst_mem.port0
inst_mem_in[27] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[28] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[28] <> PC_register:pc_reg.port1
inst_mem_in[28] <> IM:inst_mem.port0
inst_mem_in[28] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[29] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[29] <> PC_register:pc_reg.port1
inst_mem_in[29] <> IM:inst_mem.port0
inst_mem_in[29] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[30] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[30] <> PC_register:pc_reg.port1
inst_mem_in[30] <> IM:inst_mem.port0
inst_mem_in[30] <> Branch_or_Jump_TargGen:new_PC.port0
inst_mem_in[31] <> MUX_8x1:pc_src_mux.port3
inst_mem_in[31] <> PC_register:pc_reg.port1
inst_mem_in[31] <> IM:inst_mem.port0
inst_mem_in[31] <> Branch_or_Jump_TargGen:new_PC.port0
pc_write => pc_write.IN1
clk => clk.IN1
inst[0] <= IM:inst_mem.port1
inst[1] <= IM:inst_mem.port1
inst[2] <= IM:inst_mem.port1
inst[3] <= IM:inst_mem.port1
inst[4] <= IM:inst_mem.port1
inst[5] <= IM:inst_mem.port1
inst[6] <= IM:inst_mem.port1
inst[7] <= IM:inst_mem.port1
inst[8] <= IM:inst_mem.port1
inst[9] <= IM:inst_mem.port1
inst[10] <= IM:inst_mem.port1
inst[11] <= IM:inst_mem.port1
inst[12] <= IM:inst_mem.port1
inst[13] <= IM:inst_mem.port1
inst[14] <= IM:inst_mem.port1
inst[15] <= IM:inst_mem.port1
inst[16] <= IM:inst_mem.port1
inst[17] <= IM:inst_mem.port1
inst[18] <= IM:inst_mem.port1
inst[19] <= IM:inst_mem.port1
inst[20] <= IM:inst_mem.port1
inst[21] <= IM:inst_mem.port1
inst[22] <= IM:inst_mem.port1
inst[23] <= IM:inst_mem.port1
inst[24] <= IM:inst_mem.port1
inst[25] <= IM:inst_mem.port1
inst[26] <= IM:inst_mem.port1
inst[27] <= IM:inst_mem.port1
inst[28] <= IM:inst_mem.port1
inst[29] <= IM:inst_mem.port1
inst[30] <= IM:inst_mem.port1
inst[31] <= IM:inst_mem.port1
rst => rst.IN1


|PLCPU|CPU5STAGE:cpu|IF_stage:if_stage|MUX_8x1:pc_src_mux
ina[0] => Mux31.IN0
ina[1] => Mux30.IN0
ina[2] => Mux29.IN0
ina[3] => Mux28.IN0
ina[4] => Mux27.IN0
ina[5] => Mux26.IN0
ina[6] => Mux25.IN0
ina[7] => Mux24.IN0
ina[8] => Mux23.IN0
ina[9] => Mux22.IN0
ina[10] => Mux21.IN0
ina[11] => Mux20.IN0
ina[12] => Mux19.IN0
ina[13] => Mux18.IN0
ina[14] => Mux17.IN0
ina[15] => Mux16.IN0
ina[16] => Mux15.IN0
ina[17] => Mux14.IN0
ina[18] => Mux13.IN0
ina[19] => Mux12.IN0
ina[20] => Mux11.IN0
ina[21] => Mux10.IN0
ina[22] => Mux9.IN0
ina[23] => Mux8.IN0
ina[24] => Mux7.IN0
ina[25] => Mux6.IN0
ina[26] => Mux5.IN0
ina[27] => Mux4.IN0
ina[28] => Mux3.IN0
ina[29] => Mux2.IN0
ina[30] => Mux1.IN0
ina[31] => Mux0.IN0
inb[0] => Mux31.IN1
inb[1] => Mux30.IN1
inb[2] => Mux29.IN1
inb[3] => Mux28.IN1
inb[4] => Mux27.IN1
inb[5] => Mux26.IN1
inb[6] => Mux25.IN1
inb[7] => Mux24.IN1
inb[8] => Mux23.IN1
inb[9] => Mux22.IN1
inb[10] => Mux21.IN1
inb[11] => Mux20.IN1
inb[12] => Mux19.IN1
inb[13] => Mux18.IN1
inb[14] => Mux17.IN1
inb[15] => Mux16.IN1
inb[16] => Mux15.IN1
inb[17] => Mux14.IN1
inb[18] => Mux13.IN1
inb[19] => Mux12.IN1
inb[20] => Mux11.IN1
inb[21] => Mux10.IN1
inb[22] => Mux9.IN1
inb[23] => Mux8.IN1
inb[24] => Mux7.IN1
inb[25] => Mux6.IN1
inb[26] => Mux5.IN1
inb[27] => Mux4.IN1
inb[28] => Mux3.IN1
inb[29] => Mux2.IN1
inb[30] => Mux1.IN1
inb[31] => Mux0.IN1
inc[0] => Mux31.IN2
inc[1] => Mux30.IN2
inc[2] => Mux29.IN2
inc[3] => Mux28.IN2
inc[4] => Mux27.IN2
inc[5] => Mux26.IN2
inc[6] => Mux25.IN2
inc[7] => Mux24.IN2
inc[8] => Mux23.IN2
inc[9] => Mux22.IN2
inc[10] => Mux21.IN2
inc[11] => Mux20.IN2
inc[12] => Mux19.IN2
inc[13] => Mux18.IN2
inc[14] => Mux17.IN2
inc[15] => Mux16.IN2
inc[16] => Mux15.IN2
inc[17] => Mux14.IN2
inc[18] => Mux13.IN2
inc[19] => Mux12.IN2
inc[20] => Mux11.IN2
inc[21] => Mux10.IN2
inc[22] => Mux9.IN2
inc[23] => Mux8.IN2
inc[24] => Mux7.IN2
inc[25] => Mux6.IN2
inc[26] => Mux5.IN2
inc[27] => Mux4.IN2
inc[28] => Mux3.IN2
inc[29] => Mux2.IN2
inc[30] => Mux1.IN2
inc[31] => Mux0.IN2
ind[0] => Mux31.IN3
ind[1] => Mux30.IN3
ind[2] => Mux29.IN3
ind[3] => Mux28.IN3
ind[4] => Mux27.IN3
ind[5] => Mux26.IN3
ind[6] => Mux25.IN3
ind[7] => Mux24.IN3
ind[8] => Mux23.IN3
ind[9] => Mux22.IN3
ind[10] => Mux21.IN3
ind[11] => Mux20.IN3
ind[12] => Mux19.IN3
ind[13] => Mux18.IN3
ind[14] => Mux17.IN3
ind[15] => Mux16.IN3
ind[16] => Mux15.IN3
ind[17] => Mux14.IN3
ind[18] => Mux13.IN3
ind[19] => Mux12.IN3
ind[20] => Mux11.IN3
ind[21] => Mux10.IN3
ind[22] => Mux9.IN3
ind[23] => Mux8.IN3
ind[24] => Mux7.IN3
ind[25] => Mux6.IN3
ind[26] => Mux5.IN3
ind[27] => Mux4.IN3
ind[28] => Mux3.IN3
ind[29] => Mux2.IN3
ind[30] => Mux1.IN3
ind[31] => Mux0.IN3
ine[0] => Mux31.IN4
ine[1] => Mux30.IN4
ine[2] => Mux29.IN4
ine[3] => Mux28.IN4
ine[4] => Mux27.IN4
ine[5] => Mux26.IN4
ine[6] => Mux25.IN4
ine[7] => Mux24.IN4
ine[8] => Mux23.IN4
ine[9] => Mux22.IN4
ine[10] => Mux21.IN4
ine[11] => Mux20.IN4
ine[12] => Mux19.IN4
ine[13] => Mux18.IN4
ine[14] => Mux17.IN4
ine[15] => Mux16.IN4
ine[16] => Mux15.IN4
ine[17] => Mux14.IN4
ine[18] => Mux13.IN4
ine[19] => Mux12.IN4
ine[20] => Mux11.IN4
ine[21] => Mux10.IN4
ine[22] => Mux9.IN4
ine[23] => Mux8.IN4
ine[24] => Mux7.IN4
ine[25] => Mux6.IN4
ine[26] => Mux5.IN4
ine[27] => Mux4.IN4
ine[28] => Mux3.IN4
ine[29] => Mux2.IN4
ine[30] => Mux1.IN4
ine[31] => Mux0.IN4
inf[0] => Mux31.IN5
inf[1] => Mux30.IN5
inf[2] => Mux29.IN5
inf[3] => Mux28.IN5
inf[4] => Mux27.IN5
inf[5] => Mux26.IN5
inf[6] => Mux25.IN5
inf[7] => Mux24.IN5
inf[8] => Mux23.IN5
inf[9] => Mux22.IN5
inf[10] => Mux21.IN5
inf[11] => Mux20.IN5
inf[12] => Mux19.IN5
inf[13] => Mux18.IN5
inf[14] => Mux17.IN5
inf[15] => Mux16.IN5
inf[16] => Mux15.IN5
inf[17] => Mux14.IN5
inf[18] => Mux13.IN5
inf[19] => Mux12.IN5
inf[20] => Mux11.IN5
inf[21] => Mux10.IN5
inf[22] => Mux9.IN5
inf[23] => Mux8.IN5
inf[24] => Mux7.IN5
inf[25] => Mux6.IN5
inf[26] => Mux5.IN5
inf[27] => Mux4.IN5
inf[28] => Mux3.IN5
inf[29] => Mux2.IN5
inf[30] => Mux1.IN5
inf[31] => Mux0.IN5
ing[0] => Mux31.IN6
ing[1] => Mux30.IN6
ing[2] => Mux29.IN6
ing[3] => Mux28.IN6
ing[4] => Mux27.IN6
ing[5] => Mux26.IN6
ing[6] => Mux25.IN6
ing[7] => Mux24.IN6
ing[8] => Mux23.IN6
ing[9] => Mux22.IN6
ing[10] => Mux21.IN6
ing[11] => Mux20.IN6
ing[12] => Mux19.IN6
ing[13] => Mux18.IN6
ing[14] => Mux17.IN6
ing[15] => Mux16.IN6
ing[16] => Mux15.IN6
ing[17] => Mux14.IN6
ing[18] => Mux13.IN6
ing[19] => Mux12.IN6
ing[20] => Mux11.IN6
ing[21] => Mux10.IN6
ing[22] => Mux9.IN6
ing[23] => Mux8.IN6
ing[24] => Mux7.IN6
ing[25] => Mux6.IN6
ing[26] => Mux5.IN6
ing[27] => Mux4.IN6
ing[28] => Mux3.IN6
ing[29] => Mux2.IN6
ing[30] => Mux1.IN6
ing[31] => Mux0.IN6
inh[0] => Mux31.IN7
inh[1] => Mux30.IN7
inh[2] => Mux29.IN7
inh[3] => Mux28.IN7
inh[4] => Mux27.IN7
inh[5] => Mux26.IN7
inh[6] => Mux25.IN7
inh[7] => Mux24.IN7
inh[8] => Mux23.IN7
inh[9] => Mux22.IN7
inh[10] => Mux21.IN7
inh[11] => Mux20.IN7
inh[12] => Mux19.IN7
inh[13] => Mux18.IN7
inh[14] => Mux17.IN7
inh[15] => Mux16.IN7
inh[16] => Mux15.IN7
inh[17] => Mux14.IN7
inh[18] => Mux13.IN7
inh[19] => Mux12.IN7
inh[20] => Mux11.IN7
inh[21] => Mux10.IN7
inh[22] => Mux9.IN7
inh[23] => Mux8.IN7
inh[24] => Mux7.IN7
inh[25] => Mux6.IN7
inh[26] => Mux5.IN7
inh[27] => Mux4.IN7
inh[28] => Mux3.IN7
inh[29] => Mux2.IN7
inh[30] => Mux1.IN7
inh[31] => Mux0.IN7
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[0] => Mux8.IN10
sel[0] => Mux9.IN10
sel[0] => Mux10.IN10
sel[0] => Mux11.IN10
sel[0] => Mux12.IN10
sel[0] => Mux13.IN10
sel[0] => Mux14.IN10
sel[0] => Mux15.IN10
sel[0] => Mux16.IN10
sel[0] => Mux17.IN10
sel[0] => Mux18.IN10
sel[0] => Mux19.IN10
sel[0] => Mux20.IN10
sel[0] => Mux21.IN10
sel[0] => Mux22.IN10
sel[0] => Mux23.IN10
sel[0] => Mux24.IN10
sel[0] => Mux25.IN10
sel[0] => Mux26.IN10
sel[0] => Mux27.IN10
sel[0] => Mux28.IN10
sel[0] => Mux29.IN10
sel[0] => Mux30.IN10
sel[0] => Mux31.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[1] => Mux8.IN9
sel[1] => Mux9.IN9
sel[1] => Mux10.IN9
sel[1] => Mux11.IN9
sel[1] => Mux12.IN9
sel[1] => Mux13.IN9
sel[1] => Mux14.IN9
sel[1] => Mux15.IN9
sel[1] => Mux16.IN9
sel[1] => Mux17.IN9
sel[1] => Mux18.IN9
sel[1] => Mux19.IN9
sel[1] => Mux20.IN9
sel[1] => Mux21.IN9
sel[1] => Mux22.IN9
sel[1] => Mux23.IN9
sel[1] => Mux24.IN9
sel[1] => Mux25.IN9
sel[1] => Mux26.IN9
sel[1] => Mux27.IN9
sel[1] => Mux28.IN9
sel[1] => Mux29.IN9
sel[1] => Mux30.IN9
sel[1] => Mux31.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
sel[2] => Mux8.IN8
sel[2] => Mux9.IN8
sel[2] => Mux10.IN8
sel[2] => Mux11.IN8
sel[2] => Mux12.IN8
sel[2] => Mux13.IN8
sel[2] => Mux14.IN8
sel[2] => Mux15.IN8
sel[2] => Mux16.IN8
sel[2] => Mux17.IN8
sel[2] => Mux18.IN8
sel[2] => Mux19.IN8
sel[2] => Mux20.IN8
sel[2] => Mux21.IN8
sel[2] => Mux22.IN8
sel[2] => Mux23.IN8
sel[2] => Mux24.IN8
sel[2] => Mux25.IN8
sel[2] => Mux26.IN8
sel[2] => Mux27.IN8
sel[2] => Mux28.IN8
sel[2] => Mux29.IN8
sel[2] => Mux30.IN8
sel[2] => Mux31.IN8
out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|PLCPU|CPU5STAGE:cpu|IF_stage:if_stage|PC_register:pc_reg
addr_in[0] => addr_out[0]~reg0.DATAIN
addr_in[1] => addr_out[1]~reg0.DATAIN
addr_in[2] => addr_out[2]~reg0.DATAIN
addr_in[3] => addr_out[3]~reg0.DATAIN
addr_in[4] => addr_out[4]~reg0.DATAIN
addr_in[5] => addr_out[5]~reg0.DATAIN
addr_in[6] => addr_out[6]~reg0.DATAIN
addr_in[7] => addr_out[7]~reg0.DATAIN
addr_in[8] => addr_out[8]~reg0.DATAIN
addr_in[9] => addr_out[9]~reg0.DATAIN
addr_in[10] => addr_out[10]~reg0.DATAIN
addr_in[11] => addr_out[11]~reg0.DATAIN
addr_in[12] => addr_out[12]~reg0.DATAIN
addr_in[13] => addr_out[13]~reg0.DATAIN
addr_in[14] => addr_out[14]~reg0.DATAIN
addr_in[15] => addr_out[15]~reg0.DATAIN
addr_in[16] => addr_out[16]~reg0.DATAIN
addr_in[17] => addr_out[17]~reg0.DATAIN
addr_in[18] => addr_out[18]~reg0.DATAIN
addr_in[19] => addr_out[19]~reg0.DATAIN
addr_in[20] => addr_out[20]~reg0.DATAIN
addr_in[21] => addr_out[21]~reg0.DATAIN
addr_in[22] => addr_out[22]~reg0.DATAIN
addr_in[23] => addr_out[23]~reg0.DATAIN
addr_in[24] => addr_out[24]~reg0.DATAIN
addr_in[25] => addr_out[25]~reg0.DATAIN
addr_in[26] => addr_out[26]~reg0.DATAIN
addr_in[27] => addr_out[27]~reg0.DATAIN
addr_in[28] => addr_out[28]~reg0.DATAIN
addr_in[29] => addr_out[29]~reg0.DATAIN
addr_in[30] => addr_out[30]~reg0.DATAIN
addr_in[31] => addr_out[31]~reg0.DATAIN
addr_out[0] <= addr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[1] <= addr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[2] <= addr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[3] <= addr_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[4] <= addr_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[5] <= addr_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[6] <= addr_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[7] <= addr_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[8] <= addr_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[9] <= addr_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[10] <= addr_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[11] <= addr_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[12] <= addr_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[13] <= addr_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[14] <= addr_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[15] <= addr_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[16] <= addr_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[17] <= addr_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[18] <= addr_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[19] <= addr_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[20] <= addr_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[21] <= addr_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[22] <= addr_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[23] <= addr_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[24] <= addr_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[25] <= addr_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[26] <= addr_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[27] <= addr_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[28] <= addr_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[29] <= addr_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[30] <= addr_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_out[31] <= addr_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_Write => addr_out[0]~reg0.ENA
PC_Write => addr_out[31]~reg0.ENA
PC_Write => addr_out[30]~reg0.ENA
PC_Write => addr_out[29]~reg0.ENA
PC_Write => addr_out[28]~reg0.ENA
PC_Write => addr_out[27]~reg0.ENA
PC_Write => addr_out[26]~reg0.ENA
PC_Write => addr_out[25]~reg0.ENA
PC_Write => addr_out[24]~reg0.ENA
PC_Write => addr_out[23]~reg0.ENA
PC_Write => addr_out[22]~reg0.ENA
PC_Write => addr_out[21]~reg0.ENA
PC_Write => addr_out[20]~reg0.ENA
PC_Write => addr_out[19]~reg0.ENA
PC_Write => addr_out[18]~reg0.ENA
PC_Write => addr_out[17]~reg0.ENA
PC_Write => addr_out[16]~reg0.ENA
PC_Write => addr_out[15]~reg0.ENA
PC_Write => addr_out[14]~reg0.ENA
PC_Write => addr_out[13]~reg0.ENA
PC_Write => addr_out[12]~reg0.ENA
PC_Write => addr_out[11]~reg0.ENA
PC_Write => addr_out[10]~reg0.ENA
PC_Write => addr_out[9]~reg0.ENA
PC_Write => addr_out[8]~reg0.ENA
PC_Write => addr_out[7]~reg0.ENA
PC_Write => addr_out[6]~reg0.ENA
PC_Write => addr_out[5]~reg0.ENA
PC_Write => addr_out[4]~reg0.ENA
PC_Write => addr_out[3]~reg0.ENA
PC_Write => addr_out[2]~reg0.ENA
PC_Write => addr_out[1]~reg0.ENA
clk => addr_out[0]~reg0.CLK
clk => addr_out[1]~reg0.CLK
clk => addr_out[2]~reg0.CLK
clk => addr_out[3]~reg0.CLK
clk => addr_out[4]~reg0.CLK
clk => addr_out[5]~reg0.CLK
clk => addr_out[6]~reg0.CLK
clk => addr_out[7]~reg0.CLK
clk => addr_out[8]~reg0.CLK
clk => addr_out[9]~reg0.CLK
clk => addr_out[10]~reg0.CLK
clk => addr_out[11]~reg0.CLK
clk => addr_out[12]~reg0.CLK
clk => addr_out[13]~reg0.CLK
clk => addr_out[14]~reg0.CLK
clk => addr_out[15]~reg0.CLK
clk => addr_out[16]~reg0.CLK
clk => addr_out[17]~reg0.CLK
clk => addr_out[18]~reg0.CLK
clk => addr_out[19]~reg0.CLK
clk => addr_out[20]~reg0.CLK
clk => addr_out[21]~reg0.CLK
clk => addr_out[22]~reg0.CLK
clk => addr_out[23]~reg0.CLK
clk => addr_out[24]~reg0.CLK
clk => addr_out[25]~reg0.CLK
clk => addr_out[26]~reg0.CLK
clk => addr_out[27]~reg0.CLK
clk => addr_out[28]~reg0.CLK
clk => addr_out[29]~reg0.CLK
clk => addr_out[30]~reg0.CLK
clk => addr_out[31]~reg0.CLK
rst => addr_out[0]~reg0.PRESET
rst => addr_out[1]~reg0.PRESET
rst => addr_out[2]~reg0.PRESET
rst => addr_out[3]~reg0.PRESET
rst => addr_out[4]~reg0.PRESET
rst => addr_out[5]~reg0.PRESET
rst => addr_out[6]~reg0.PRESET
rst => addr_out[7]~reg0.PRESET
rst => addr_out[8]~reg0.PRESET
rst => addr_out[9]~reg0.PRESET
rst => addr_out[10]~reg0.PRESET
rst => addr_out[11]~reg0.PRESET
rst => addr_out[12]~reg0.PRESET
rst => addr_out[13]~reg0.PRESET
rst => addr_out[14]~reg0.PRESET
rst => addr_out[15]~reg0.PRESET
rst => addr_out[16]~reg0.PRESET
rst => addr_out[17]~reg0.PRESET
rst => addr_out[18]~reg0.PRESET
rst => addr_out[19]~reg0.PRESET
rst => addr_out[20]~reg0.PRESET
rst => addr_out[21]~reg0.PRESET
rst => addr_out[22]~reg0.PRESET
rst => addr_out[23]~reg0.PRESET
rst => addr_out[24]~reg0.PRESET
rst => addr_out[25]~reg0.PRESET
rst => addr_out[26]~reg0.PRESET
rst => addr_out[27]~reg0.PRESET
rst => addr_out[28]~reg0.PRESET
rst => addr_out[29]~reg0.PRESET
rst => addr_out[30]~reg0.PRESET
rst => addr_out[31]~reg0.PRESET


|PLCPU|CPU5STAGE:cpu|IF_stage:if_stage|IM:inst_mem
addr[0] => InstMem.RADDR
addr[1] => InstMem.RADDR1
addr[2] => InstMem.RADDR2
addr[3] => InstMem.RADDR3
addr[4] => InstMem.RADDR4
addr[5] => InstMem.RADDR5
addr[6] => InstMem.RADDR6
addr[7] => InstMem.RADDR7
addr[8] => InstMem.RADDR8
addr[9] => InstMem.RADDR9
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
Data_Out[0] <= InstMem.DATAOUT
Data_Out[1] <= InstMem.DATAOUT1
Data_Out[2] <= InstMem.DATAOUT2
Data_Out[3] <= InstMem.DATAOUT3
Data_Out[4] <= InstMem.DATAOUT4
Data_Out[5] <= InstMem.DATAOUT5
Data_Out[6] <= InstMem.DATAOUT6
Data_Out[7] <= InstMem.DATAOUT7
Data_Out[8] <= InstMem.DATAOUT8
Data_Out[9] <= InstMem.DATAOUT9
Data_Out[10] <= InstMem.DATAOUT10
Data_Out[11] <= InstMem.DATAOUT11
Data_Out[12] <= InstMem.DATAOUT12
Data_Out[13] <= InstMem.DATAOUT13
Data_Out[14] <= InstMem.DATAOUT14
Data_Out[15] <= InstMem.DATAOUT15
Data_Out[16] <= InstMem.DATAOUT16
Data_Out[17] <= InstMem.DATAOUT17
Data_Out[18] <= InstMem.DATAOUT18
Data_Out[19] <= InstMem.DATAOUT19
Data_Out[20] <= InstMem.DATAOUT20
Data_Out[21] <= InstMem.DATAOUT21
Data_Out[22] <= InstMem.DATAOUT22
Data_Out[23] <= InstMem.DATAOUT23
Data_Out[24] <= InstMem.DATAOUT24
Data_Out[25] <= InstMem.DATAOUT25
Data_Out[26] <= InstMem.DATAOUT26
Data_Out[27] <= InstMem.DATAOUT27
Data_Out[28] <= InstMem.DATAOUT28
Data_Out[29] <= InstMem.DATAOUT29
Data_Out[30] <= InstMem.DATAOUT30
Data_Out[31] <= InstMem.DATAOUT31


|PLCPU|CPU5STAGE:cpu|IF_stage:if_stage|Branch_or_Jump_TargGen:new_PC
PC[0] => Add0.IN32
PC[1] => Add0.IN31
PC[2] => Add0.IN30
PC[3] => Add0.IN29
PC[4] => Add0.IN28
PC[5] => Add0.IN27
PC[6] => Add0.IN26
PC[7] => Add0.IN25
PC[8] => Add0.IN24
PC[9] => Add0.IN23
PC[10] => Add0.IN22
PC[11] => Add0.IN21
PC[12] => Add0.IN20
PC[13] => Add0.IN19
PC[14] => Add0.IN18
PC[15] => Add0.IN17
PC[16] => Add0.IN16
PC[17] => Add0.IN15
PC[18] => Add0.IN14
PC[19] => Add0.IN13
PC[20] => Add0.IN12
PC[21] => Add0.IN11
PC[22] => Add0.IN10
PC[23] => Add0.IN9
PC[24] => Add0.IN8
PC[25] => Add0.IN7
PC[26] => Add0.IN6
PC[27] => Add0.IN5
PC[28] => Add0.IN4
PC[29] => Add0.IN3
PC[30] => Add0.IN2
PC[31] => Add0.IN1
Immed[0] => Add0.IN64
Immed[1] => Add0.IN63
Immed[2] => Add0.IN62
Immed[3] => Add0.IN61
Immed[4] => Add0.IN60
Immed[5] => Add0.IN59
Immed[6] => Add0.IN58
Immed[7] => Add0.IN57
Immed[8] => Add0.IN56
Immed[9] => Add0.IN55
Immed[10] => Add0.IN54
Immed[11] => Add0.IN53
Immed[12] => Add0.IN52
Immed[13] => Add0.IN51
Immed[14] => Add0.IN50
Immed[15] => Add0.IN49
Immed[16] => Add0.IN48
Immed[17] => Add0.IN47
Immed[18] => Add0.IN46
Immed[19] => Add0.IN45
Immed[20] => Add0.IN44
Immed[21] => Add0.IN43
Immed[22] => Add0.IN42
Immed[23] => Add0.IN41
Immed[24] => Add0.IN40
Immed[25] => Add0.IN39
Immed[26] => Add0.IN38
Immed[27] => Add0.IN37
Immed[28] => Add0.IN36
Immed[29] => Add0.IN35
Immed[30] => Add0.IN34
Immed[31] => Add0.IN33
targ_addr[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
targ_addr[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|PLCPU|CPU5STAGE:cpu|IF_ID_buffer:if_id_buffer
IF_PC[0] => ID_PC.DATAB
IF_PC[1] => ID_PC.DATAB
IF_PC[2] => ID_PC.DATAB
IF_PC[3] => ID_PC.DATAB
IF_PC[4] => ID_PC.DATAB
IF_PC[5] => ID_PC.DATAB
IF_PC[6] => ID_PC.DATAB
IF_PC[7] => ID_PC.DATAB
IF_PC[8] => ID_PC.DATAB
IF_PC[9] => ID_PC.DATAB
IF_PC[10] => ID_PC.DATAB
IF_PC[11] => ID_PC.DATAB
IF_PC[12] => ID_PC.DATAB
IF_PC[13] => ID_PC.DATAB
IF_PC[14] => ID_PC.DATAB
IF_PC[15] => ID_PC.DATAB
IF_PC[16] => ID_PC.DATAB
IF_PC[17] => ID_PC.DATAB
IF_PC[18] => ID_PC.DATAB
IF_PC[19] => ID_PC.DATAB
IF_PC[20] => ID_PC.DATAB
IF_PC[21] => ID_PC.DATAB
IF_PC[22] => ID_PC.DATAB
IF_PC[23] => ID_PC.DATAB
IF_PC[24] => ID_PC.DATAB
IF_PC[25] => ID_PC.DATAB
IF_PC[26] => ID_PC.DATAB
IF_PC[27] => ID_PC.DATAB
IF_PC[28] => ID_PC.DATAB
IF_PC[29] => ID_PC.DATAB
IF_PC[30] => ID_PC.DATAB
IF_PC[31] => ID_PC.DATAB
IF_INST[0] => ID_opcode.DATAB
IF_INST[0] => ID_INST.DATAB
IF_INST[0] => Equal1.IN6
IF_INST[0] => Equal2.IN6
IF_INST[1] => ID_opcode.DATAB
IF_INST[1] => ID_INST.DATAB
IF_INST[1] => Equal1.IN5
IF_INST[1] => Equal2.IN0
IF_INST[2] => ID_opcode.DATAB
IF_INST[2] => ID_INST.DATAB
IF_INST[2] => Equal1.IN4
IF_INST[2] => Equal2.IN5
IF_INST[3] => ID_opcode.DATAB
IF_INST[3] => ID_INST.DATAB
IF_INST[3] => Equal1.IN3
IF_INST[3] => Equal2.IN4
IF_INST[4] => ID_opcode.DATAB
IF_INST[4] => ID_INST.DATAB
IF_INST[4] => Equal1.IN2
IF_INST[4] => Equal2.IN3
IF_INST[5] => ID_opcode.DATAB
IF_INST[5] => ID_INST.DATAB
IF_INST[5] => Equal1.IN1
IF_INST[5] => Equal2.IN2
IF_INST[6] => ID_INST.DATAB
IF_INST[7] => ID_INST.DATAB
IF_INST[8] => ID_INST.DATAB
IF_INST[9] => ID_INST.DATAB
IF_INST[10] => ID_INST.DATAB
IF_INST[11] => ID_rd_ind.DATAB
IF_INST[11] => ID_INST.DATAB
IF_INST[12] => ID_rd_ind.DATAB
IF_INST[12] => ID_INST.DATAB
IF_INST[13] => ID_rd_ind.DATAB
IF_INST[13] => ID_INST.DATAB
IF_INST[14] => ID_rd_ind.DATAB
IF_INST[14] => ID_INST.DATAB
IF_INST[15] => ID_rd_ind.DATAB
IF_INST[15] => ID_INST.DATAB
IF_INST[16] => ID_rs1_ind.DATAB
IF_INST[16] => ID_rd_ind.DATAA
IF_INST[16] => ID_rs2_ind.DATAB
IF_INST[17] => ID_rs1_ind.DATAB
IF_INST[17] => ID_rd_ind.DATAA
IF_INST[17] => ID_rs2_ind.DATAB
IF_INST[18] => ID_rs1_ind.DATAB
IF_INST[18] => ID_rd_ind.DATAA
IF_INST[18] => ID_rs2_ind.DATAB
IF_INST[19] => ID_rs1_ind.DATAB
IF_INST[19] => ID_rd_ind.DATAA
IF_INST[19] => ID_rs2_ind.DATAB
IF_INST[20] => ID_rs1_ind.DATAB
IF_INST[20] => ID_rd_ind.DATAA
IF_INST[20] => ID_rs2_ind.DATAB
IF_INST[21] => ID_rs1_ind.DATAA
IF_INST[21] => ID_rs1_ind.DATAA
IF_INST[21] => ID_INST.DATAB
IF_INST[22] => ID_rs1_ind.DATAA
IF_INST[22] => ID_rs1_ind.DATAA
IF_INST[22] => ID_INST.DATAB
IF_INST[23] => ID_rs1_ind.DATAA
IF_INST[23] => ID_rs1_ind.DATAA
IF_INST[23] => ID_INST.DATAB
IF_INST[24] => ID_rs1_ind.DATAA
IF_INST[24] => ID_rs1_ind.DATAA
IF_INST[24] => ID_INST.DATAB
IF_INST[25] => ID_rs1_ind.DATAA
IF_INST[25] => ID_rs1_ind.DATAA
IF_INST[25] => ID_INST.DATAB
IF_INST[26] => ID_opcode.DATAA
IF_INST[26] => ID_INST.DATAB
IF_INST[26] => Equal0.IN5
IF_INST[26] => Equal3.IN2
IF_INST[27] => ID_opcode.DATAA
IF_INST[27] => ID_INST.DATAB
IF_INST[27] => Equal0.IN4
IF_INST[27] => Equal3.IN1
IF_INST[28] => ID_opcode.DATAA
IF_INST[28] => ID_INST.DATAB
IF_INST[28] => Equal0.IN3
IF_INST[28] => Equal3.IN7
IF_INST[29] => ID_opcode.DATAA
IF_INST[29] => ID_INST.DATAB
IF_INST[29] => Equal0.IN2
IF_INST[29] => Equal3.IN6
IF_INST[30] => ID_opcode.DATAA
IF_INST[30] => ID_INST.DATAB
IF_INST[30] => Equal0.IN1
IF_INST[30] => Equal3.IN5
IF_INST[31] => ID_opcode.DATAA
IF_INST[31] => ID_INST.DATAB
IF_INST[31] => Equal0.IN0
IF_INST[31] => Equal3.IN4
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_INST.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_PC.OUTPUTSELECT
IF_FLUSH => ID_opcode.OUTPUTSELECT
IF_FLUSH => ID_opcode.OUTPUTSELECT
IF_FLUSH => ID_opcode.OUTPUTSELECT
IF_FLUSH => ID_opcode.OUTPUTSELECT
IF_FLUSH => ID_opcode.OUTPUTSELECT
IF_FLUSH => ID_opcode.OUTPUTSELECT
IF_FLUSH => ID_opcode.OUTPUTSELECT
IF_FLUSH => ID_rs2_ind.OUTPUTSELECT
IF_FLUSH => ID_rs2_ind.OUTPUTSELECT
IF_FLUSH => ID_rs2_ind.OUTPUTSELECT
IF_FLUSH => ID_rs2_ind.OUTPUTSELECT
IF_FLUSH => ID_rs2_ind.OUTPUTSELECT
IF_FLUSH => ID_rd_ind.OUTPUTSELECT
IF_FLUSH => ID_rd_ind.OUTPUTSELECT
IF_FLUSH => ID_rd_ind.OUTPUTSELECT
IF_FLUSH => ID_rd_ind.OUTPUTSELECT
IF_FLUSH => ID_rd_ind.OUTPUTSELECT
IF_FLUSH => ID_rs1_ind.OUTPUTSELECT
IF_FLUSH => ID_rs1_ind.OUTPUTSELECT
IF_FLUSH => ID_rs1_ind.OUTPUTSELECT
IF_FLUSH => ID_rs1_ind.OUTPUTSELECT
IF_FLUSH => ID_rs1_ind.OUTPUTSELECT
if_id_Write => ID_PC[0]~reg0.ENA
if_id_Write => ID_opcode[6]~reg0.ENA
if_id_Write => ID_opcode[5]~reg0.ENA
if_id_Write => ID_opcode[4]~reg0.ENA
if_id_Write => ID_opcode[3]~reg0.ENA
if_id_Write => ID_opcode[2]~reg0.ENA
if_id_Write => ID_opcode[1]~reg0.ENA
if_id_Write => ID_opcode[0]~reg0.ENA
if_id_Write => ID_rs1_ind[4]~reg0.ENA
if_id_Write => ID_rs1_ind[3]~reg0.ENA
if_id_Write => ID_rs1_ind[2]~reg0.ENA
if_id_Write => ID_rs1_ind[1]~reg0.ENA
if_id_Write => ID_rs1_ind[0]~reg0.ENA
if_id_Write => ID_rs2_ind[4]~reg0.ENA
if_id_Write => ID_rs2_ind[3]~reg0.ENA
if_id_Write => ID_rs2_ind[2]~reg0.ENA
if_id_Write => ID_rs2_ind[1]~reg0.ENA
if_id_Write => ID_rs2_ind[0]~reg0.ENA
if_id_Write => ID_rd_ind[4]~reg0.ENA
if_id_Write => ID_rd_ind[3]~reg0.ENA
if_id_Write => ID_rd_ind[2]~reg0.ENA
if_id_Write => ID_rd_ind[1]~reg0.ENA
if_id_Write => ID_rd_ind[0]~reg0.ENA
if_id_Write => ID_INST[31]~reg0.ENA
if_id_Write => ID_INST[30]~reg0.ENA
if_id_Write => ID_INST[29]~reg0.ENA
if_id_Write => ID_INST[28]~reg0.ENA
if_id_Write => ID_INST[27]~reg0.ENA
if_id_Write => ID_INST[26]~reg0.ENA
if_id_Write => ID_INST[25]~reg0.ENA
if_id_Write => ID_INST[24]~reg0.ENA
if_id_Write => ID_INST[23]~reg0.ENA
if_id_Write => ID_INST[22]~reg0.ENA
if_id_Write => ID_INST[21]~reg0.ENA
if_id_Write => ID_INST[20]~reg0.ENA
if_id_Write => ID_INST[19]~reg0.ENA
if_id_Write => ID_INST[18]~reg0.ENA
if_id_Write => ID_INST[17]~reg0.ENA
if_id_Write => ID_INST[16]~reg0.ENA
if_id_Write => ID_INST[15]~reg0.ENA
if_id_Write => ID_INST[14]~reg0.ENA
if_id_Write => ID_INST[13]~reg0.ENA
if_id_Write => ID_INST[12]~reg0.ENA
if_id_Write => ID_INST[11]~reg0.ENA
if_id_Write => ID_INST[10]~reg0.ENA
if_id_Write => ID_INST[9]~reg0.ENA
if_id_Write => ID_INST[8]~reg0.ENA
if_id_Write => ID_INST[7]~reg0.ENA
if_id_Write => ID_INST[6]~reg0.ENA
if_id_Write => ID_INST[5]~reg0.ENA
if_id_Write => ID_INST[4]~reg0.ENA
if_id_Write => ID_INST[3]~reg0.ENA
if_id_Write => ID_INST[2]~reg0.ENA
if_id_Write => ID_INST[1]~reg0.ENA
if_id_Write => ID_INST[0]~reg0.ENA
if_id_Write => ID_PC[31]~reg0.ENA
if_id_Write => ID_PC[30]~reg0.ENA
if_id_Write => ID_PC[29]~reg0.ENA
if_id_Write => ID_PC[28]~reg0.ENA
if_id_Write => ID_PC[27]~reg0.ENA
if_id_Write => ID_PC[26]~reg0.ENA
if_id_Write => ID_PC[25]~reg0.ENA
if_id_Write => ID_PC[24]~reg0.ENA
if_id_Write => ID_PC[23]~reg0.ENA
if_id_Write => ID_PC[22]~reg0.ENA
if_id_Write => ID_PC[21]~reg0.ENA
if_id_Write => ID_PC[20]~reg0.ENA
if_id_Write => ID_PC[19]~reg0.ENA
if_id_Write => ID_PC[18]~reg0.ENA
if_id_Write => ID_PC[17]~reg0.ENA
if_id_Write => ID_PC[16]~reg0.ENA
if_id_Write => ID_PC[15]~reg0.ENA
if_id_Write => ID_PC[14]~reg0.ENA
if_id_Write => ID_PC[13]~reg0.ENA
if_id_Write => ID_PC[12]~reg0.ENA
if_id_Write => ID_PC[11]~reg0.ENA
if_id_Write => ID_PC[10]~reg0.ENA
if_id_Write => ID_PC[9]~reg0.ENA
if_id_Write => ID_PC[8]~reg0.ENA
if_id_Write => ID_PC[7]~reg0.ENA
if_id_Write => ID_PC[6]~reg0.ENA
if_id_Write => ID_PC[5]~reg0.ENA
if_id_Write => ID_PC[4]~reg0.ENA
if_id_Write => ID_PC[3]~reg0.ENA
if_id_Write => ID_PC[2]~reg0.ENA
if_id_Write => ID_PC[1]~reg0.ENA
clk => ID_PC[0]~reg0.CLK
clk => ID_PC[1]~reg0.CLK
clk => ID_PC[2]~reg0.CLK
clk => ID_PC[3]~reg0.CLK
clk => ID_PC[4]~reg0.CLK
clk => ID_PC[5]~reg0.CLK
clk => ID_PC[6]~reg0.CLK
clk => ID_PC[7]~reg0.CLK
clk => ID_PC[8]~reg0.CLK
clk => ID_PC[9]~reg0.CLK
clk => ID_PC[10]~reg0.CLK
clk => ID_PC[11]~reg0.CLK
clk => ID_PC[12]~reg0.CLK
clk => ID_PC[13]~reg0.CLK
clk => ID_PC[14]~reg0.CLK
clk => ID_PC[15]~reg0.CLK
clk => ID_PC[16]~reg0.CLK
clk => ID_PC[17]~reg0.CLK
clk => ID_PC[18]~reg0.CLK
clk => ID_PC[19]~reg0.CLK
clk => ID_PC[20]~reg0.CLK
clk => ID_PC[21]~reg0.CLK
clk => ID_PC[22]~reg0.CLK
clk => ID_PC[23]~reg0.CLK
clk => ID_PC[24]~reg0.CLK
clk => ID_PC[25]~reg0.CLK
clk => ID_PC[26]~reg0.CLK
clk => ID_PC[27]~reg0.CLK
clk => ID_PC[28]~reg0.CLK
clk => ID_PC[29]~reg0.CLK
clk => ID_PC[30]~reg0.CLK
clk => ID_PC[31]~reg0.CLK
clk => ID_INST[0]~reg0.CLK
clk => ID_INST[1]~reg0.CLK
clk => ID_INST[2]~reg0.CLK
clk => ID_INST[3]~reg0.CLK
clk => ID_INST[4]~reg0.CLK
clk => ID_INST[5]~reg0.CLK
clk => ID_INST[6]~reg0.CLK
clk => ID_INST[7]~reg0.CLK
clk => ID_INST[8]~reg0.CLK
clk => ID_INST[9]~reg0.CLK
clk => ID_INST[10]~reg0.CLK
clk => ID_INST[11]~reg0.CLK
clk => ID_INST[12]~reg0.CLK
clk => ID_INST[13]~reg0.CLK
clk => ID_INST[14]~reg0.CLK
clk => ID_INST[15]~reg0.CLK
clk => ID_INST[16]~reg0.CLK
clk => ID_INST[17]~reg0.CLK
clk => ID_INST[18]~reg0.CLK
clk => ID_INST[19]~reg0.CLK
clk => ID_INST[20]~reg0.CLK
clk => ID_INST[21]~reg0.CLK
clk => ID_INST[22]~reg0.CLK
clk => ID_INST[23]~reg0.CLK
clk => ID_INST[24]~reg0.CLK
clk => ID_INST[25]~reg0.CLK
clk => ID_INST[26]~reg0.CLK
clk => ID_INST[27]~reg0.CLK
clk => ID_INST[28]~reg0.CLK
clk => ID_INST[29]~reg0.CLK
clk => ID_INST[30]~reg0.CLK
clk => ID_INST[31]~reg0.CLK
clk => ID_rd_ind[0]~reg0.CLK
clk => ID_rd_ind[1]~reg0.CLK
clk => ID_rd_ind[2]~reg0.CLK
clk => ID_rd_ind[3]~reg0.CLK
clk => ID_rd_ind[4]~reg0.CLK
clk => ID_rs2_ind[0]~reg0.CLK
clk => ID_rs2_ind[1]~reg0.CLK
clk => ID_rs2_ind[2]~reg0.CLK
clk => ID_rs2_ind[3]~reg0.CLK
clk => ID_rs2_ind[4]~reg0.CLK
clk => ID_rs1_ind[0]~reg0.CLK
clk => ID_rs1_ind[1]~reg0.CLK
clk => ID_rs1_ind[2]~reg0.CLK
clk => ID_rs1_ind[3]~reg0.CLK
clk => ID_rs1_ind[4]~reg0.CLK
clk => ID_opcode[0]~reg0.CLK
clk => ID_opcode[1]~reg0.CLK
clk => ID_opcode[2]~reg0.CLK
clk => ID_opcode[3]~reg0.CLK
clk => ID_opcode[4]~reg0.CLK
clk => ID_opcode[5]~reg0.CLK
clk => ID_opcode[6]~reg0.CLK
ID_opcode[0] <= ID_opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_opcode[1] <= ID_opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_opcode[2] <= ID_opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_opcode[3] <= ID_opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_opcode[4] <= ID_opcode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_opcode[5] <= ID_opcode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_opcode[6] <= ID_opcode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_rs1_ind[0] <= ID_rs1_ind[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_rs1_ind[1] <= ID_rs1_ind[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_rs1_ind[2] <= ID_rs1_ind[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_rs1_ind[3] <= ID_rs1_ind[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_rs1_ind[4] <= ID_rs1_ind[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_rs2_ind[0] <= ID_rs2_ind[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_rs2_ind[1] <= ID_rs2_ind[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_rs2_ind[2] <= ID_rs2_ind[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_rs2_ind[3] <= ID_rs2_ind[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_rs2_ind[4] <= ID_rs2_ind[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_rd_ind[0] <= ID_rd_ind[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_rd_ind[1] <= ID_rd_ind[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_rd_ind[2] <= ID_rd_ind[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_rd_ind[3] <= ID_rd_ind[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_rd_ind[4] <= ID_rd_ind[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[0] <= ID_PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[1] <= ID_PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[2] <= ID_PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[3] <= ID_PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[4] <= ID_PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[5] <= ID_PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[6] <= ID_PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[7] <= ID_PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[8] <= ID_PC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[9] <= ID_PC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[10] <= ID_PC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[11] <= ID_PC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[12] <= ID_PC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[13] <= ID_PC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[14] <= ID_PC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[15] <= ID_PC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[16] <= ID_PC[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[17] <= ID_PC[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[18] <= ID_PC[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[19] <= ID_PC[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[20] <= ID_PC[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[21] <= ID_PC[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[22] <= ID_PC[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[23] <= ID_PC[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[24] <= ID_PC[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[25] <= ID_PC[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[26] <= ID_PC[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[27] <= ID_PC[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[28] <= ID_PC[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[29] <= ID_PC[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[30] <= ID_PC[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PC[31] <= ID_PC[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[0] <= ID_INST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[1] <= ID_INST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[2] <= ID_INST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[3] <= ID_INST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[4] <= ID_INST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[5] <= ID_INST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[6] <= ID_INST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[7] <= ID_INST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[8] <= ID_INST[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[9] <= ID_INST[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[10] <= ID_INST[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[11] <= ID_INST[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[12] <= ID_INST[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[13] <= ID_INST[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[14] <= ID_INST[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[15] <= ID_INST[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[16] <= ID_INST[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[17] <= ID_INST[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[18] <= ID_INST[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[19] <= ID_INST[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[20] <= ID_INST[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[21] <= ID_INST[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[22] <= ID_INST[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[23] <= ID_INST[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[24] <= ID_INST[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[25] <= ID_INST[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[26] <= ID_INST[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[27] <= ID_INST[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[28] <= ID_INST[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[29] <= ID_INST[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[30] <= ID_INST[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_INST[31] <= ID_INST[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => ID_PC[0]~reg0.ACLR
rst => ID_PC[1]~reg0.ACLR
rst => ID_PC[2]~reg0.ACLR
rst => ID_PC[3]~reg0.ACLR
rst => ID_PC[4]~reg0.ACLR
rst => ID_PC[5]~reg0.ACLR
rst => ID_PC[6]~reg0.ACLR
rst => ID_PC[7]~reg0.ACLR
rst => ID_PC[8]~reg0.ACLR
rst => ID_PC[9]~reg0.ACLR
rst => ID_PC[10]~reg0.ACLR
rst => ID_PC[11]~reg0.ACLR
rst => ID_PC[12]~reg0.ACLR
rst => ID_PC[13]~reg0.ACLR
rst => ID_PC[14]~reg0.ACLR
rst => ID_PC[15]~reg0.ACLR
rst => ID_PC[16]~reg0.ACLR
rst => ID_PC[17]~reg0.ACLR
rst => ID_PC[18]~reg0.ACLR
rst => ID_PC[19]~reg0.ACLR
rst => ID_PC[20]~reg0.ACLR
rst => ID_PC[21]~reg0.ACLR
rst => ID_PC[22]~reg0.ACLR
rst => ID_PC[23]~reg0.ACLR
rst => ID_PC[24]~reg0.ACLR
rst => ID_PC[25]~reg0.ACLR
rst => ID_PC[26]~reg0.ACLR
rst => ID_PC[27]~reg0.ACLR
rst => ID_PC[28]~reg0.ACLR
rst => ID_PC[29]~reg0.ACLR
rst => ID_PC[30]~reg0.ACLR
rst => ID_PC[31]~reg0.ACLR
rst => ID_INST[0]~reg0.ACLR
rst => ID_INST[1]~reg0.ACLR
rst => ID_INST[2]~reg0.ACLR
rst => ID_INST[3]~reg0.ACLR
rst => ID_INST[4]~reg0.ACLR
rst => ID_INST[5]~reg0.ACLR
rst => ID_INST[6]~reg0.ACLR
rst => ID_INST[7]~reg0.ACLR
rst => ID_INST[8]~reg0.ACLR
rst => ID_INST[9]~reg0.ACLR
rst => ID_INST[10]~reg0.ACLR
rst => ID_INST[11]~reg0.ACLR
rst => ID_INST[12]~reg0.ACLR
rst => ID_INST[13]~reg0.ACLR
rst => ID_INST[14]~reg0.ACLR
rst => ID_INST[15]~reg0.ACLR
rst => ID_INST[16]~reg0.ACLR
rst => ID_INST[17]~reg0.ACLR
rst => ID_INST[18]~reg0.ACLR
rst => ID_INST[19]~reg0.ACLR
rst => ID_INST[20]~reg0.ACLR
rst => ID_INST[21]~reg0.ACLR
rst => ID_INST[22]~reg0.ACLR
rst => ID_INST[23]~reg0.ACLR
rst => ID_INST[24]~reg0.ACLR
rst => ID_INST[25]~reg0.ACLR
rst => ID_INST[26]~reg0.ACLR
rst => ID_INST[27]~reg0.ACLR
rst => ID_INST[28]~reg0.ACLR
rst => ID_INST[29]~reg0.ACLR
rst => ID_INST[30]~reg0.ACLR
rst => ID_INST[31]~reg0.ACLR
rst => ID_rd_ind[0]~reg0.ACLR
rst => ID_rd_ind[1]~reg0.ACLR
rst => ID_rd_ind[2]~reg0.ACLR
rst => ID_rd_ind[3]~reg0.ACLR
rst => ID_rd_ind[4]~reg0.ACLR
rst => ID_rs2_ind[0]~reg0.ACLR
rst => ID_rs2_ind[1]~reg0.ACLR
rst => ID_rs2_ind[2]~reg0.ACLR
rst => ID_rs2_ind[3]~reg0.ACLR
rst => ID_rs2_ind[4]~reg0.ACLR
rst => ID_rs1_ind[0]~reg0.ACLR
rst => ID_rs1_ind[1]~reg0.ACLR
rst => ID_rs1_ind[2]~reg0.ACLR
rst => ID_rs1_ind[3]~reg0.ACLR
rst => ID_rs1_ind[4]~reg0.ACLR
rst => ID_opcode[0]~reg0.ACLR
rst => ID_opcode[1]~reg0.ACLR
rst => ID_opcode[2]~reg0.ACLR
rst => ID_opcode[3]~reg0.ACLR
rst => ID_opcode[4]~reg0.ACLR
rst => ID_opcode[5]~reg0.ACLR
rst => ID_opcode[6]~reg0.ACLR


|PLCPU|CPU5STAGE:cpu|ID_stage:id_stage
pc[0] => Add0.IN32
pc[1] => Add0.IN31
pc[2] => Add0.IN30
pc[3] => Add0.IN29
pc[4] => Add0.IN28
pc[5] => Add0.IN27
pc[6] => Add0.IN26
pc[7] => Add0.IN25
pc[8] => Add0.IN24
pc[9] => Add0.IN23
pc[10] => Add0.IN22
pc[11] => Add0.IN21
pc[12] => Add0.IN20
pc[13] => Add0.IN19
pc[14] => Add0.IN18
pc[15] => Add0.IN17
pc[16] => Add0.IN16
pc[17] => Add0.IN15
pc[18] => Add0.IN14
pc[19] => Add0.IN13
pc[20] => Add0.IN12
pc[21] => Add0.IN11
pc[22] => Add0.IN10
pc[23] => Add0.IN9
pc[24] => Add0.IN8
pc[25] => Add0.IN7
pc[26] => Add0.IN6
pc[27] => Add0.IN5
pc[28] => Add0.IN4
pc[29] => Add0.IN3
pc[30] => Add0.IN2
pc[31] => Add0.IN1
inst[0] => inst[0].IN1
inst[1] => inst[1].IN1
inst[2] => inst[2].IN1
inst[3] => inst[3].IN1
inst[4] => inst[4].IN1
inst[5] => inst[5].IN1
inst[6] => inst[6].IN1
inst[7] => inst[7].IN1
inst[8] => inst[8].IN1
inst[9] => inst[9].IN1
inst[10] => inst[10].IN1
inst[11] => inst[11].IN1
inst[12] => inst[12].IN1
inst[13] => inst[13].IN1
inst[14] => inst[14].IN1
inst[15] => inst[15].IN1
inst[16] => inst[16].IN1
inst[17] => inst[17].IN1
inst[18] => inst[18].IN1
inst[19] => inst[19].IN1
inst[20] => inst[20].IN1
inst[21] => inst[21].IN1
inst[22] => inst[22].IN1
inst[23] => inst[23].IN1
inst[24] => inst[24].IN1
inst[25] => inst[25].IN1
inst[26] => inst[26].IN1
inst[27] => inst[27].IN1
inst[28] => inst[28].IN1
inst[29] => inst[29].IN1
inst[30] => inst[30].IN1
inst[31] => inst[31].IN1
opcode[0] => opcode[0].IN4
opcode[1] => opcode[1].IN4
opcode[2] => opcode[2].IN4
opcode[3] => opcode[3].IN4
opcode[4] => opcode[4].IN4
opcode[5] => opcode[5].IN4
opcode[6] => opcode[6].IN4
EX_memread => EX_memread.IN1
id_haz[0] => ~NO_FANOUT~
id_haz[1] => ~NO_FANOUT~
id_haz[2] => ~NO_FANOUT~
id_haz[3] => ~NO_FANOUT~
id_haz[4] => ~NO_FANOUT~
id_haz[5] => ~NO_FANOUT~
id_haz[6] => ~NO_FANOUT~
id_haz[7] => ~NO_FANOUT~
id_haz[8] => ~NO_FANOUT~
id_haz[9] => ~NO_FANOUT~
id_haz[10] => ~NO_FANOUT~
id_haz[11] => ~NO_FANOUT~
id_haz[12] => ~NO_FANOUT~
id_haz[13] => ~NO_FANOUT~
id_haz[14] => ~NO_FANOUT~
id_haz[15] => ~NO_FANOUT~
id_haz[16] => ~NO_FANOUT~
id_haz[17] => ~NO_FANOUT~
id_haz[18] => ~NO_FANOUT~
id_haz[19] => ~NO_FANOUT~
id_haz[20] => ~NO_FANOUT~
id_haz[21] => ~NO_FANOUT~
id_haz[22] => ~NO_FANOUT~
id_haz[23] => ~NO_FANOUT~
id_haz[24] => ~NO_FANOUT~
id_haz[25] => ~NO_FANOUT~
id_haz[26] => ~NO_FANOUT~
id_haz[27] => ~NO_FANOUT~
id_haz[28] => ~NO_FANOUT~
id_haz[29] => ~NO_FANOUT~
id_haz[30] => ~NO_FANOUT~
id_haz[31] => ~NO_FANOUT~
ex_haz[0] => ~NO_FANOUT~
ex_haz[1] => ~NO_FANOUT~
ex_haz[2] => ~NO_FANOUT~
ex_haz[3] => ~NO_FANOUT~
ex_haz[4] => ~NO_FANOUT~
ex_haz[5] => ~NO_FANOUT~
ex_haz[6] => ~NO_FANOUT~
ex_haz[7] => ~NO_FANOUT~
ex_haz[8] => ~NO_FANOUT~
ex_haz[9] => ~NO_FANOUT~
ex_haz[10] => ~NO_FANOUT~
ex_haz[11] => ~NO_FANOUT~
ex_haz[12] => ~NO_FANOUT~
ex_haz[13] => ~NO_FANOUT~
ex_haz[14] => ~NO_FANOUT~
ex_haz[15] => ~NO_FANOUT~
ex_haz[16] => ~NO_FANOUT~
ex_haz[17] => ~NO_FANOUT~
ex_haz[18] => ~NO_FANOUT~
ex_haz[19] => ~NO_FANOUT~
ex_haz[20] => ~NO_FANOUT~
ex_haz[21] => ~NO_FANOUT~
ex_haz[22] => ~NO_FANOUT~
ex_haz[23] => ~NO_FANOUT~
ex_haz[24] => ~NO_FANOUT~
ex_haz[25] => ~NO_FANOUT~
ex_haz[26] => ~NO_FANOUT~
ex_haz[27] => ~NO_FANOUT~
ex_haz[28] => ~NO_FANOUT~
ex_haz[29] => ~NO_FANOUT~
ex_haz[30] => ~NO_FANOUT~
ex_haz[31] => ~NO_FANOUT~
mem_haz[0] => ~NO_FANOUT~
mem_haz[1] => ~NO_FANOUT~
mem_haz[2] => ~NO_FANOUT~
mem_haz[3] => ~NO_FANOUT~
mem_haz[4] => ~NO_FANOUT~
mem_haz[5] => ~NO_FANOUT~
mem_haz[6] => ~NO_FANOUT~
mem_haz[7] => ~NO_FANOUT~
mem_haz[8] => ~NO_FANOUT~
mem_haz[9] => ~NO_FANOUT~
mem_haz[10] => ~NO_FANOUT~
mem_haz[11] => ~NO_FANOUT~
mem_haz[12] => ~NO_FANOUT~
mem_haz[13] => ~NO_FANOUT~
mem_haz[14] => ~NO_FANOUT~
mem_haz[15] => ~NO_FANOUT~
mem_haz[16] => ~NO_FANOUT~
mem_haz[17] => ~NO_FANOUT~
mem_haz[18] => ~NO_FANOUT~
mem_haz[19] => ~NO_FANOUT~
mem_haz[20] => ~NO_FANOUT~
mem_haz[21] => ~NO_FANOUT~
mem_haz[22] => ~NO_FANOUT~
mem_haz[23] => ~NO_FANOUT~
mem_haz[24] => ~NO_FANOUT~
mem_haz[25] => ~NO_FANOUT~
mem_haz[26] => ~NO_FANOUT~
mem_haz[27] => ~NO_FANOUT~
mem_haz[28] => ~NO_FANOUT~
mem_haz[29] => ~NO_FANOUT~
mem_haz[30] => ~NO_FANOUT~
mem_haz[31] => ~NO_FANOUT~
wr_reg_data[0] => wr_reg_data[0].IN1
wr_reg_data[1] => wr_reg_data[1].IN1
wr_reg_data[2] => wr_reg_data[2].IN1
wr_reg_data[3] => wr_reg_data[3].IN1
wr_reg_data[4] => wr_reg_data[4].IN1
wr_reg_data[5] => wr_reg_data[5].IN1
wr_reg_data[6] => wr_reg_data[6].IN1
wr_reg_data[7] => wr_reg_data[7].IN1
wr_reg_data[8] => wr_reg_data[8].IN1
wr_reg_data[9] => wr_reg_data[9].IN1
wr_reg_data[10] => wr_reg_data[10].IN1
wr_reg_data[11] => wr_reg_data[11].IN1
wr_reg_data[12] => wr_reg_data[12].IN1
wr_reg_data[13] => wr_reg_data[13].IN1
wr_reg_data[14] => wr_reg_data[14].IN1
wr_reg_data[15] => wr_reg_data[15].IN1
wr_reg_data[16] => wr_reg_data[16].IN1
wr_reg_data[17] => wr_reg_data[17].IN1
wr_reg_data[18] => wr_reg_data[18].IN1
wr_reg_data[19] => wr_reg_data[19].IN1
wr_reg_data[20] => wr_reg_data[20].IN1
wr_reg_data[21] => wr_reg_data[21].IN1
wr_reg_data[22] => wr_reg_data[22].IN1
wr_reg_data[23] => wr_reg_data[23].IN1
wr_reg_data[24] => wr_reg_data[24].IN1
wr_reg_data[25] => wr_reg_data[25].IN1
wr_reg_data[26] => wr_reg_data[26].IN1
wr_reg_data[27] => wr_reg_data[27].IN1
wr_reg_data[28] => wr_reg_data[28].IN1
wr_reg_data[29] => wr_reg_data[29].IN1
wr_reg_data[30] => wr_reg_data[30].IN1
wr_reg_data[31] => wr_reg_data[31].IN1
rs1_ind[0] => rs1_ind[0].IN2
rs1_ind[1] => rs1_ind[1].IN2
rs1_ind[2] => rs1_ind[2].IN2
rs1_ind[3] => rs1_ind[3].IN2
rs1_ind[4] => rs1_ind[4].IN2
rs2_ind[0] => rs2_ind[0].IN2
rs2_ind[1] => rs2_ind[1].IN2
rs2_ind[2] => rs2_ind[2].IN2
rs2_ind[3] => rs2_ind[3].IN2
rs2_ind[4] => rs2_ind[4].IN2
id_ex_rd_ind[0] => id_ex_rd_ind[0].IN1
id_ex_rd_ind[1] => id_ex_rd_ind[1].IN1
id_ex_rd_ind[2] => id_ex_rd_ind[2].IN1
id_ex_rd_ind[3] => id_ex_rd_ind[3].IN1
id_ex_rd_ind[4] => id_ex_rd_ind[4].IN1
wr_reg_from_wb[0] => wr_reg_from_wb[0].IN1
wr_reg_from_wb[1] => wr_reg_from_wb[1].IN1
wr_reg_from_wb[2] => wr_reg_from_wb[2].IN1
wr_reg_from_wb[3] => wr_reg_from_wb[3].IN1
wr_reg_from_wb[4] => wr_reg_from_wb[4].IN1
id_flush => flush.IN1
id_flush_mux_sel <= flush.DB_MAX_OUTPUT_PORT_TYPE
Wrong_prediction => Wrong_prediction.IN2
exception_flag => exception_flag.IN1
clk => clk.IN1
pfc[0] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[1] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[2] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[3] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[4] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[5] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[6] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[7] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[8] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[9] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[10] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[11] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[12] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[13] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[14] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[15] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[16] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[17] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[18] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[19] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[20] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[21] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[22] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[23] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[24] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[25] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[26] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[27] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[28] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[29] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[30] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
pfc[31] <= pfc.DB_MAX_OUTPUT_PORT_TYPE
rs1[0] <= REG_FILE:reg_file.port4
rs1[1] <= REG_FILE:reg_file.port4
rs1[2] <= REG_FILE:reg_file.port4
rs1[3] <= REG_FILE:reg_file.port4
rs1[4] <= REG_FILE:reg_file.port4
rs1[5] <= REG_FILE:reg_file.port4
rs1[6] <= REG_FILE:reg_file.port4
rs1[7] <= REG_FILE:reg_file.port4
rs1[8] <= REG_FILE:reg_file.port4
rs1[9] <= REG_FILE:reg_file.port4
rs1[10] <= REG_FILE:reg_file.port4
rs1[11] <= REG_FILE:reg_file.port4
rs1[12] <= REG_FILE:reg_file.port4
rs1[13] <= REG_FILE:reg_file.port4
rs1[14] <= REG_FILE:reg_file.port4
rs1[15] <= REG_FILE:reg_file.port4
rs1[16] <= REG_FILE:reg_file.port4
rs1[17] <= REG_FILE:reg_file.port4
rs1[18] <= REG_FILE:reg_file.port4
rs1[19] <= REG_FILE:reg_file.port4
rs1[20] <= REG_FILE:reg_file.port4
rs1[21] <= REG_FILE:reg_file.port4
rs1[22] <= REG_FILE:reg_file.port4
rs1[23] <= REG_FILE:reg_file.port4
rs1[24] <= REG_FILE:reg_file.port4
rs1[25] <= REG_FILE:reg_file.port4
rs1[26] <= REG_FILE:reg_file.port4
rs1[27] <= REG_FILE:reg_file.port4
rs1[28] <= REG_FILE:reg_file.port4
rs1[29] <= REG_FILE:reg_file.port4
rs1[30] <= REG_FILE:reg_file.port4
rs1[31] <= REG_FILE:reg_file.port4
rs2[0] <= REG_FILE:reg_file.port5
rs2[1] <= REG_FILE:reg_file.port5
rs2[2] <= REG_FILE:reg_file.port5
rs2[3] <= REG_FILE:reg_file.port5
rs2[4] <= REG_FILE:reg_file.port5
rs2[5] <= REG_FILE:reg_file.port5
rs2[6] <= REG_FILE:reg_file.port5
rs2[7] <= REG_FILE:reg_file.port5
rs2[8] <= REG_FILE:reg_file.port5
rs2[9] <= REG_FILE:reg_file.port5
rs2[10] <= REG_FILE:reg_file.port5
rs2[11] <= REG_FILE:reg_file.port5
rs2[12] <= REG_FILE:reg_file.port5
rs2[13] <= REG_FILE:reg_file.port5
rs2[14] <= REG_FILE:reg_file.port5
rs2[15] <= REG_FILE:reg_file.port5
rs2[16] <= REG_FILE:reg_file.port5
rs2[17] <= REG_FILE:reg_file.port5
rs2[18] <= REG_FILE:reg_file.port5
rs2[19] <= REG_FILE:reg_file.port5
rs2[20] <= REG_FILE:reg_file.port5
rs2[21] <= REG_FILE:reg_file.port5
rs2[22] <= REG_FILE:reg_file.port5
rs2[23] <= REG_FILE:reg_file.port5
rs2[24] <= REG_FILE:reg_file.port5
rs2[25] <= REG_FILE:reg_file.port5
rs2[26] <= REG_FILE:reg_file.port5
rs2[27] <= REG_FILE:reg_file.port5
rs2[28] <= REG_FILE:reg_file.port5
rs2[29] <= REG_FILE:reg_file.port5
rs2[30] <= REG_FILE:reg_file.port5
rs2[31] <= REG_FILE:reg_file.port5
pc_src[0] <= BranchResolver:BR.port0
pc_src[1] <= BranchResolver:BR.port0
pc_src[2] <= BranchResolver:BR.port0
pc_write <= StallDetectionUnit:SDU.port6
if_id_write <= StallDetectionUnit:SDU.port7
if_id_flush <= StallDetectionUnit:SDU.port8
imm[0] <= Immed_Gen_unit:immed_gen.port2
imm[1] <= Immed_Gen_unit:immed_gen.port2
imm[2] <= Immed_Gen_unit:immed_gen.port2
imm[3] <= Immed_Gen_unit:immed_gen.port2
imm[4] <= Immed_Gen_unit:immed_gen.port2
imm[5] <= Immed_Gen_unit:immed_gen.port2
imm[6] <= Immed_Gen_unit:immed_gen.port2
imm[7] <= Immed_Gen_unit:immed_gen.port2
imm[8] <= Immed_Gen_unit:immed_gen.port2
imm[9] <= Immed_Gen_unit:immed_gen.port2
imm[10] <= Immed_Gen_unit:immed_gen.port2
imm[11] <= Immed_Gen_unit:immed_gen.port2
imm[12] <= Immed_Gen_unit:immed_gen.port2
imm[13] <= Immed_Gen_unit:immed_gen.port2
imm[14] <= Immed_Gen_unit:immed_gen.port2
imm[15] <= Immed_Gen_unit:immed_gen.port2
imm[16] <= Immed_Gen_unit:immed_gen.port2
imm[17] <= Immed_Gen_unit:immed_gen.port2
imm[18] <= Immed_Gen_unit:immed_gen.port2
imm[19] <= Immed_Gen_unit:immed_gen.port2
imm[20] <= Immed_Gen_unit:immed_gen.port2
imm[21] <= Immed_Gen_unit:immed_gen.port2
imm[22] <= Immed_Gen_unit:immed_gen.port2
imm[23] <= Immed_Gen_unit:immed_gen.port2
imm[24] <= Immed_Gen_unit:immed_gen.port2
imm[25] <= Immed_Gen_unit:immed_gen.port2
imm[26] <= Immed_Gen_unit:immed_gen.port2
imm[27] <= Immed_Gen_unit:immed_gen.port2
imm[28] <= Immed_Gen_unit:immed_gen.port2
imm[29] <= Immed_Gen_unit:immed_gen.port2
imm[30] <= Immed_Gen_unit:immed_gen.port2
imm[31] <= Immed_Gen_unit:immed_gen.port2
reg_write_from_wb => reg_write_from_wb.IN1
reg_write <= concat.DB_MAX_OUTPUT_PORT_TYPE
mem_read <= concat.DB_MAX_OUTPUT_PORT_TYPE
mem_write <= concat.DB_MAX_OUTPUT_PORT_TYPE
rst => rst.IN2


|PLCPU|CPU5STAGE:cpu|ID_stage:id_stage|REG_FILE:reg_file
rd_reg1[0] => Mux0.IN4
rd_reg1[0] => Mux1.IN4
rd_reg1[0] => Mux2.IN4
rd_reg1[0] => Mux3.IN4
rd_reg1[0] => Mux4.IN4
rd_reg1[0] => Mux5.IN4
rd_reg1[0] => Mux6.IN4
rd_reg1[0] => Mux7.IN4
rd_reg1[0] => Mux8.IN4
rd_reg1[0] => Mux9.IN4
rd_reg1[0] => Mux10.IN4
rd_reg1[0] => Mux11.IN4
rd_reg1[0] => Mux12.IN4
rd_reg1[0] => Mux13.IN4
rd_reg1[0] => Mux14.IN4
rd_reg1[0] => Mux15.IN4
rd_reg1[0] => Mux16.IN4
rd_reg1[0] => Mux17.IN4
rd_reg1[0] => Mux18.IN4
rd_reg1[0] => Mux19.IN4
rd_reg1[0] => Mux20.IN4
rd_reg1[0] => Mux21.IN4
rd_reg1[0] => Mux22.IN4
rd_reg1[0] => Mux23.IN4
rd_reg1[0] => Mux24.IN4
rd_reg1[0] => Mux25.IN4
rd_reg1[0] => Mux26.IN4
rd_reg1[0] => Mux27.IN4
rd_reg1[0] => Mux28.IN4
rd_reg1[0] => Mux29.IN4
rd_reg1[0] => Mux30.IN4
rd_reg1[0] => Mux31.IN4
rd_reg1[1] => Mux0.IN3
rd_reg1[1] => Mux1.IN3
rd_reg1[1] => Mux2.IN3
rd_reg1[1] => Mux3.IN3
rd_reg1[1] => Mux4.IN3
rd_reg1[1] => Mux5.IN3
rd_reg1[1] => Mux6.IN3
rd_reg1[1] => Mux7.IN3
rd_reg1[1] => Mux8.IN3
rd_reg1[1] => Mux9.IN3
rd_reg1[1] => Mux10.IN3
rd_reg1[1] => Mux11.IN3
rd_reg1[1] => Mux12.IN3
rd_reg1[1] => Mux13.IN3
rd_reg1[1] => Mux14.IN3
rd_reg1[1] => Mux15.IN3
rd_reg1[1] => Mux16.IN3
rd_reg1[1] => Mux17.IN3
rd_reg1[1] => Mux18.IN3
rd_reg1[1] => Mux19.IN3
rd_reg1[1] => Mux20.IN3
rd_reg1[1] => Mux21.IN3
rd_reg1[1] => Mux22.IN3
rd_reg1[1] => Mux23.IN3
rd_reg1[1] => Mux24.IN3
rd_reg1[1] => Mux25.IN3
rd_reg1[1] => Mux26.IN3
rd_reg1[1] => Mux27.IN3
rd_reg1[1] => Mux28.IN3
rd_reg1[1] => Mux29.IN3
rd_reg1[1] => Mux30.IN3
rd_reg1[1] => Mux31.IN3
rd_reg1[2] => Mux0.IN2
rd_reg1[2] => Mux1.IN2
rd_reg1[2] => Mux2.IN2
rd_reg1[2] => Mux3.IN2
rd_reg1[2] => Mux4.IN2
rd_reg1[2] => Mux5.IN2
rd_reg1[2] => Mux6.IN2
rd_reg1[2] => Mux7.IN2
rd_reg1[2] => Mux8.IN2
rd_reg1[2] => Mux9.IN2
rd_reg1[2] => Mux10.IN2
rd_reg1[2] => Mux11.IN2
rd_reg1[2] => Mux12.IN2
rd_reg1[2] => Mux13.IN2
rd_reg1[2] => Mux14.IN2
rd_reg1[2] => Mux15.IN2
rd_reg1[2] => Mux16.IN2
rd_reg1[2] => Mux17.IN2
rd_reg1[2] => Mux18.IN2
rd_reg1[2] => Mux19.IN2
rd_reg1[2] => Mux20.IN2
rd_reg1[2] => Mux21.IN2
rd_reg1[2] => Mux22.IN2
rd_reg1[2] => Mux23.IN2
rd_reg1[2] => Mux24.IN2
rd_reg1[2] => Mux25.IN2
rd_reg1[2] => Mux26.IN2
rd_reg1[2] => Mux27.IN2
rd_reg1[2] => Mux28.IN2
rd_reg1[2] => Mux29.IN2
rd_reg1[2] => Mux30.IN2
rd_reg1[2] => Mux31.IN2
rd_reg1[3] => Mux0.IN1
rd_reg1[3] => Mux1.IN1
rd_reg1[3] => Mux2.IN1
rd_reg1[3] => Mux3.IN1
rd_reg1[3] => Mux4.IN1
rd_reg1[3] => Mux5.IN1
rd_reg1[3] => Mux6.IN1
rd_reg1[3] => Mux7.IN1
rd_reg1[3] => Mux8.IN1
rd_reg1[3] => Mux9.IN1
rd_reg1[3] => Mux10.IN1
rd_reg1[3] => Mux11.IN1
rd_reg1[3] => Mux12.IN1
rd_reg1[3] => Mux13.IN1
rd_reg1[3] => Mux14.IN1
rd_reg1[3] => Mux15.IN1
rd_reg1[3] => Mux16.IN1
rd_reg1[3] => Mux17.IN1
rd_reg1[3] => Mux18.IN1
rd_reg1[3] => Mux19.IN1
rd_reg1[3] => Mux20.IN1
rd_reg1[3] => Mux21.IN1
rd_reg1[3] => Mux22.IN1
rd_reg1[3] => Mux23.IN1
rd_reg1[3] => Mux24.IN1
rd_reg1[3] => Mux25.IN1
rd_reg1[3] => Mux26.IN1
rd_reg1[3] => Mux27.IN1
rd_reg1[3] => Mux28.IN1
rd_reg1[3] => Mux29.IN1
rd_reg1[3] => Mux30.IN1
rd_reg1[3] => Mux31.IN1
rd_reg1[4] => Mux0.IN0
rd_reg1[4] => Mux1.IN0
rd_reg1[4] => Mux2.IN0
rd_reg1[4] => Mux3.IN0
rd_reg1[4] => Mux4.IN0
rd_reg1[4] => Mux5.IN0
rd_reg1[4] => Mux6.IN0
rd_reg1[4] => Mux7.IN0
rd_reg1[4] => Mux8.IN0
rd_reg1[4] => Mux9.IN0
rd_reg1[4] => Mux10.IN0
rd_reg1[4] => Mux11.IN0
rd_reg1[4] => Mux12.IN0
rd_reg1[4] => Mux13.IN0
rd_reg1[4] => Mux14.IN0
rd_reg1[4] => Mux15.IN0
rd_reg1[4] => Mux16.IN0
rd_reg1[4] => Mux17.IN0
rd_reg1[4] => Mux18.IN0
rd_reg1[4] => Mux19.IN0
rd_reg1[4] => Mux20.IN0
rd_reg1[4] => Mux21.IN0
rd_reg1[4] => Mux22.IN0
rd_reg1[4] => Mux23.IN0
rd_reg1[4] => Mux24.IN0
rd_reg1[4] => Mux25.IN0
rd_reg1[4] => Mux26.IN0
rd_reg1[4] => Mux27.IN0
rd_reg1[4] => Mux28.IN0
rd_reg1[4] => Mux29.IN0
rd_reg1[4] => Mux30.IN0
rd_reg1[4] => Mux31.IN0
rd_reg2[0] => Mux32.IN4
rd_reg2[0] => Mux33.IN4
rd_reg2[0] => Mux34.IN4
rd_reg2[0] => Mux35.IN4
rd_reg2[0] => Mux36.IN4
rd_reg2[0] => Mux37.IN4
rd_reg2[0] => Mux38.IN4
rd_reg2[0] => Mux39.IN4
rd_reg2[0] => Mux40.IN4
rd_reg2[0] => Mux41.IN4
rd_reg2[0] => Mux42.IN4
rd_reg2[0] => Mux43.IN4
rd_reg2[0] => Mux44.IN4
rd_reg2[0] => Mux45.IN4
rd_reg2[0] => Mux46.IN4
rd_reg2[0] => Mux47.IN4
rd_reg2[0] => Mux48.IN4
rd_reg2[0] => Mux49.IN4
rd_reg2[0] => Mux50.IN4
rd_reg2[0] => Mux51.IN4
rd_reg2[0] => Mux52.IN4
rd_reg2[0] => Mux53.IN4
rd_reg2[0] => Mux54.IN4
rd_reg2[0] => Mux55.IN4
rd_reg2[0] => Mux56.IN4
rd_reg2[0] => Mux57.IN4
rd_reg2[0] => Mux58.IN4
rd_reg2[0] => Mux59.IN4
rd_reg2[0] => Mux60.IN4
rd_reg2[0] => Mux61.IN4
rd_reg2[0] => Mux62.IN4
rd_reg2[0] => Mux63.IN4
rd_reg2[1] => Mux32.IN3
rd_reg2[1] => Mux33.IN3
rd_reg2[1] => Mux34.IN3
rd_reg2[1] => Mux35.IN3
rd_reg2[1] => Mux36.IN3
rd_reg2[1] => Mux37.IN3
rd_reg2[1] => Mux38.IN3
rd_reg2[1] => Mux39.IN3
rd_reg2[1] => Mux40.IN3
rd_reg2[1] => Mux41.IN3
rd_reg2[1] => Mux42.IN3
rd_reg2[1] => Mux43.IN3
rd_reg2[1] => Mux44.IN3
rd_reg2[1] => Mux45.IN3
rd_reg2[1] => Mux46.IN3
rd_reg2[1] => Mux47.IN3
rd_reg2[1] => Mux48.IN3
rd_reg2[1] => Mux49.IN3
rd_reg2[1] => Mux50.IN3
rd_reg2[1] => Mux51.IN3
rd_reg2[1] => Mux52.IN3
rd_reg2[1] => Mux53.IN3
rd_reg2[1] => Mux54.IN3
rd_reg2[1] => Mux55.IN3
rd_reg2[1] => Mux56.IN3
rd_reg2[1] => Mux57.IN3
rd_reg2[1] => Mux58.IN3
rd_reg2[1] => Mux59.IN3
rd_reg2[1] => Mux60.IN3
rd_reg2[1] => Mux61.IN3
rd_reg2[1] => Mux62.IN3
rd_reg2[1] => Mux63.IN3
rd_reg2[2] => Mux32.IN2
rd_reg2[2] => Mux33.IN2
rd_reg2[2] => Mux34.IN2
rd_reg2[2] => Mux35.IN2
rd_reg2[2] => Mux36.IN2
rd_reg2[2] => Mux37.IN2
rd_reg2[2] => Mux38.IN2
rd_reg2[2] => Mux39.IN2
rd_reg2[2] => Mux40.IN2
rd_reg2[2] => Mux41.IN2
rd_reg2[2] => Mux42.IN2
rd_reg2[2] => Mux43.IN2
rd_reg2[2] => Mux44.IN2
rd_reg2[2] => Mux45.IN2
rd_reg2[2] => Mux46.IN2
rd_reg2[2] => Mux47.IN2
rd_reg2[2] => Mux48.IN2
rd_reg2[2] => Mux49.IN2
rd_reg2[2] => Mux50.IN2
rd_reg2[2] => Mux51.IN2
rd_reg2[2] => Mux52.IN2
rd_reg2[2] => Mux53.IN2
rd_reg2[2] => Mux54.IN2
rd_reg2[2] => Mux55.IN2
rd_reg2[2] => Mux56.IN2
rd_reg2[2] => Mux57.IN2
rd_reg2[2] => Mux58.IN2
rd_reg2[2] => Mux59.IN2
rd_reg2[2] => Mux60.IN2
rd_reg2[2] => Mux61.IN2
rd_reg2[2] => Mux62.IN2
rd_reg2[2] => Mux63.IN2
rd_reg2[3] => Mux32.IN1
rd_reg2[3] => Mux33.IN1
rd_reg2[3] => Mux34.IN1
rd_reg2[3] => Mux35.IN1
rd_reg2[3] => Mux36.IN1
rd_reg2[3] => Mux37.IN1
rd_reg2[3] => Mux38.IN1
rd_reg2[3] => Mux39.IN1
rd_reg2[3] => Mux40.IN1
rd_reg2[3] => Mux41.IN1
rd_reg2[3] => Mux42.IN1
rd_reg2[3] => Mux43.IN1
rd_reg2[3] => Mux44.IN1
rd_reg2[3] => Mux45.IN1
rd_reg2[3] => Mux46.IN1
rd_reg2[3] => Mux47.IN1
rd_reg2[3] => Mux48.IN1
rd_reg2[3] => Mux49.IN1
rd_reg2[3] => Mux50.IN1
rd_reg2[3] => Mux51.IN1
rd_reg2[3] => Mux52.IN1
rd_reg2[3] => Mux53.IN1
rd_reg2[3] => Mux54.IN1
rd_reg2[3] => Mux55.IN1
rd_reg2[3] => Mux56.IN1
rd_reg2[3] => Mux57.IN1
rd_reg2[3] => Mux58.IN1
rd_reg2[3] => Mux59.IN1
rd_reg2[3] => Mux60.IN1
rd_reg2[3] => Mux61.IN1
rd_reg2[3] => Mux62.IN1
rd_reg2[3] => Mux63.IN1
rd_reg2[4] => Mux32.IN0
rd_reg2[4] => Mux33.IN0
rd_reg2[4] => Mux34.IN0
rd_reg2[4] => Mux35.IN0
rd_reg2[4] => Mux36.IN0
rd_reg2[4] => Mux37.IN0
rd_reg2[4] => Mux38.IN0
rd_reg2[4] => Mux39.IN0
rd_reg2[4] => Mux40.IN0
rd_reg2[4] => Mux41.IN0
rd_reg2[4] => Mux42.IN0
rd_reg2[4] => Mux43.IN0
rd_reg2[4] => Mux44.IN0
rd_reg2[4] => Mux45.IN0
rd_reg2[4] => Mux46.IN0
rd_reg2[4] => Mux47.IN0
rd_reg2[4] => Mux48.IN0
rd_reg2[4] => Mux49.IN0
rd_reg2[4] => Mux50.IN0
rd_reg2[4] => Mux51.IN0
rd_reg2[4] => Mux52.IN0
rd_reg2[4] => Mux53.IN0
rd_reg2[4] => Mux54.IN0
rd_reg2[4] => Mux55.IN0
rd_reg2[4] => Mux56.IN0
rd_reg2[4] => Mux57.IN0
rd_reg2[4] => Mux58.IN0
rd_reg2[4] => Mux59.IN0
rd_reg2[4] => Mux60.IN0
rd_reg2[4] => Mux61.IN0
rd_reg2[4] => Mux62.IN0
rd_reg2[4] => Mux63.IN0
wr_reg[0] => Decoder0.IN4
wr_reg[0] => Equal0.IN31
wr_reg[1] => Decoder0.IN3
wr_reg[1] => Equal0.IN30
wr_reg[2] => Decoder0.IN2
wr_reg[2] => Equal0.IN29
wr_reg[3] => Decoder0.IN1
wr_reg[3] => Equal0.IN28
wr_reg[4] => Decoder0.IN0
wr_reg[4] => Equal0.IN27
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[0] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[1] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[2] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[3] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[4] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[5] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[6] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[7] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[8] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[9] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[10] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[11] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[12] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[13] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[14] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[15] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[16] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[17] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[18] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[19] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[20] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[21] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[22] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[23] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[24] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[25] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[26] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[27] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[28] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[29] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[30] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
wr_data[31] => reg_file.DATAB
rd_data1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
rd_data2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
reg_wr => always0.IN1
clk => reg_file[0][0].CLK
clk => reg_file[0][1].CLK
clk => reg_file[0][2].CLK
clk => reg_file[0][3].CLK
clk => reg_file[0][4].CLK
clk => reg_file[0][5].CLK
clk => reg_file[0][6].CLK
clk => reg_file[0][7].CLK
clk => reg_file[0][8].CLK
clk => reg_file[0][9].CLK
clk => reg_file[0][10].CLK
clk => reg_file[0][11].CLK
clk => reg_file[0][12].CLK
clk => reg_file[0][13].CLK
clk => reg_file[0][14].CLK
clk => reg_file[0][15].CLK
clk => reg_file[0][16].CLK
clk => reg_file[0][17].CLK
clk => reg_file[0][18].CLK
clk => reg_file[0][19].CLK
clk => reg_file[0][20].CLK
clk => reg_file[0][21].CLK
clk => reg_file[0][22].CLK
clk => reg_file[0][23].CLK
clk => reg_file[0][24].CLK
clk => reg_file[0][25].CLK
clk => reg_file[0][26].CLK
clk => reg_file[0][27].CLK
clk => reg_file[0][28].CLK
clk => reg_file[0][29].CLK
clk => reg_file[0][30].CLK
clk => reg_file[0][31].CLK
clk => reg_file[1][0].CLK
clk => reg_file[1][1].CLK
clk => reg_file[1][2].CLK
clk => reg_file[1][3].CLK
clk => reg_file[1][4].CLK
clk => reg_file[1][5].CLK
clk => reg_file[1][6].CLK
clk => reg_file[1][7].CLK
clk => reg_file[1][8].CLK
clk => reg_file[1][9].CLK
clk => reg_file[1][10].CLK
clk => reg_file[1][11].CLK
clk => reg_file[1][12].CLK
clk => reg_file[1][13].CLK
clk => reg_file[1][14].CLK
clk => reg_file[1][15].CLK
clk => reg_file[1][16].CLK
clk => reg_file[1][17].CLK
clk => reg_file[1][18].CLK
clk => reg_file[1][19].CLK
clk => reg_file[1][20].CLK
clk => reg_file[1][21].CLK
clk => reg_file[1][22].CLK
clk => reg_file[1][23].CLK
clk => reg_file[1][24].CLK
clk => reg_file[1][25].CLK
clk => reg_file[1][26].CLK
clk => reg_file[1][27].CLK
clk => reg_file[1][28].CLK
clk => reg_file[1][29].CLK
clk => reg_file[1][30].CLK
clk => reg_file[1][31].CLK
clk => reg_file[2][0].CLK
clk => reg_file[2][1].CLK
clk => reg_file[2][2].CLK
clk => reg_file[2][3].CLK
clk => reg_file[2][4].CLK
clk => reg_file[2][5].CLK
clk => reg_file[2][6].CLK
clk => reg_file[2][7].CLK
clk => reg_file[2][8].CLK
clk => reg_file[2][9].CLK
clk => reg_file[2][10].CLK
clk => reg_file[2][11].CLK
clk => reg_file[2][12].CLK
clk => reg_file[2][13].CLK
clk => reg_file[2][14].CLK
clk => reg_file[2][15].CLK
clk => reg_file[2][16].CLK
clk => reg_file[2][17].CLK
clk => reg_file[2][18].CLK
clk => reg_file[2][19].CLK
clk => reg_file[2][20].CLK
clk => reg_file[2][21].CLK
clk => reg_file[2][22].CLK
clk => reg_file[2][23].CLK
clk => reg_file[2][24].CLK
clk => reg_file[2][25].CLK
clk => reg_file[2][26].CLK
clk => reg_file[2][27].CLK
clk => reg_file[2][28].CLK
clk => reg_file[2][29].CLK
clk => reg_file[2][30].CLK
clk => reg_file[2][31].CLK
clk => reg_file[3][0].CLK
clk => reg_file[3][1].CLK
clk => reg_file[3][2].CLK
clk => reg_file[3][3].CLK
clk => reg_file[3][4].CLK
clk => reg_file[3][5].CLK
clk => reg_file[3][6].CLK
clk => reg_file[3][7].CLK
clk => reg_file[3][8].CLK
clk => reg_file[3][9].CLK
clk => reg_file[3][10].CLK
clk => reg_file[3][11].CLK
clk => reg_file[3][12].CLK
clk => reg_file[3][13].CLK
clk => reg_file[3][14].CLK
clk => reg_file[3][15].CLK
clk => reg_file[3][16].CLK
clk => reg_file[3][17].CLK
clk => reg_file[3][18].CLK
clk => reg_file[3][19].CLK
clk => reg_file[3][20].CLK
clk => reg_file[3][21].CLK
clk => reg_file[3][22].CLK
clk => reg_file[3][23].CLK
clk => reg_file[3][24].CLK
clk => reg_file[3][25].CLK
clk => reg_file[3][26].CLK
clk => reg_file[3][27].CLK
clk => reg_file[3][28].CLK
clk => reg_file[3][29].CLK
clk => reg_file[3][30].CLK
clk => reg_file[3][31].CLK
clk => reg_file[4][0].CLK
clk => reg_file[4][1].CLK
clk => reg_file[4][2].CLK
clk => reg_file[4][3].CLK
clk => reg_file[4][4].CLK
clk => reg_file[4][5].CLK
clk => reg_file[4][6].CLK
clk => reg_file[4][7].CLK
clk => reg_file[4][8].CLK
clk => reg_file[4][9].CLK
clk => reg_file[4][10].CLK
clk => reg_file[4][11].CLK
clk => reg_file[4][12].CLK
clk => reg_file[4][13].CLK
clk => reg_file[4][14].CLK
clk => reg_file[4][15].CLK
clk => reg_file[4][16].CLK
clk => reg_file[4][17].CLK
clk => reg_file[4][18].CLK
clk => reg_file[4][19].CLK
clk => reg_file[4][20].CLK
clk => reg_file[4][21].CLK
clk => reg_file[4][22].CLK
clk => reg_file[4][23].CLK
clk => reg_file[4][24].CLK
clk => reg_file[4][25].CLK
clk => reg_file[4][26].CLK
clk => reg_file[4][27].CLK
clk => reg_file[4][28].CLK
clk => reg_file[4][29].CLK
clk => reg_file[4][30].CLK
clk => reg_file[4][31].CLK
clk => reg_file[5][0].CLK
clk => reg_file[5][1].CLK
clk => reg_file[5][2].CLK
clk => reg_file[5][3].CLK
clk => reg_file[5][4].CLK
clk => reg_file[5][5].CLK
clk => reg_file[5][6].CLK
clk => reg_file[5][7].CLK
clk => reg_file[5][8].CLK
clk => reg_file[5][9].CLK
clk => reg_file[5][10].CLK
clk => reg_file[5][11].CLK
clk => reg_file[5][12].CLK
clk => reg_file[5][13].CLK
clk => reg_file[5][14].CLK
clk => reg_file[5][15].CLK
clk => reg_file[5][16].CLK
clk => reg_file[5][17].CLK
clk => reg_file[5][18].CLK
clk => reg_file[5][19].CLK
clk => reg_file[5][20].CLK
clk => reg_file[5][21].CLK
clk => reg_file[5][22].CLK
clk => reg_file[5][23].CLK
clk => reg_file[5][24].CLK
clk => reg_file[5][25].CLK
clk => reg_file[5][26].CLK
clk => reg_file[5][27].CLK
clk => reg_file[5][28].CLK
clk => reg_file[5][29].CLK
clk => reg_file[5][30].CLK
clk => reg_file[5][31].CLK
clk => reg_file[6][0].CLK
clk => reg_file[6][1].CLK
clk => reg_file[6][2].CLK
clk => reg_file[6][3].CLK
clk => reg_file[6][4].CLK
clk => reg_file[6][5].CLK
clk => reg_file[6][6].CLK
clk => reg_file[6][7].CLK
clk => reg_file[6][8].CLK
clk => reg_file[6][9].CLK
clk => reg_file[6][10].CLK
clk => reg_file[6][11].CLK
clk => reg_file[6][12].CLK
clk => reg_file[6][13].CLK
clk => reg_file[6][14].CLK
clk => reg_file[6][15].CLK
clk => reg_file[6][16].CLK
clk => reg_file[6][17].CLK
clk => reg_file[6][18].CLK
clk => reg_file[6][19].CLK
clk => reg_file[6][20].CLK
clk => reg_file[6][21].CLK
clk => reg_file[6][22].CLK
clk => reg_file[6][23].CLK
clk => reg_file[6][24].CLK
clk => reg_file[6][25].CLK
clk => reg_file[6][26].CLK
clk => reg_file[6][27].CLK
clk => reg_file[6][28].CLK
clk => reg_file[6][29].CLK
clk => reg_file[6][30].CLK
clk => reg_file[6][31].CLK
clk => reg_file[7][0].CLK
clk => reg_file[7][1].CLK
clk => reg_file[7][2].CLK
clk => reg_file[7][3].CLK
clk => reg_file[7][4].CLK
clk => reg_file[7][5].CLK
clk => reg_file[7][6].CLK
clk => reg_file[7][7].CLK
clk => reg_file[7][8].CLK
clk => reg_file[7][9].CLK
clk => reg_file[7][10].CLK
clk => reg_file[7][11].CLK
clk => reg_file[7][12].CLK
clk => reg_file[7][13].CLK
clk => reg_file[7][14].CLK
clk => reg_file[7][15].CLK
clk => reg_file[7][16].CLK
clk => reg_file[7][17].CLK
clk => reg_file[7][18].CLK
clk => reg_file[7][19].CLK
clk => reg_file[7][20].CLK
clk => reg_file[7][21].CLK
clk => reg_file[7][22].CLK
clk => reg_file[7][23].CLK
clk => reg_file[7][24].CLK
clk => reg_file[7][25].CLK
clk => reg_file[7][26].CLK
clk => reg_file[7][27].CLK
clk => reg_file[7][28].CLK
clk => reg_file[7][29].CLK
clk => reg_file[7][30].CLK
clk => reg_file[7][31].CLK
clk => reg_file[8][0].CLK
clk => reg_file[8][1].CLK
clk => reg_file[8][2].CLK
clk => reg_file[8][3].CLK
clk => reg_file[8][4].CLK
clk => reg_file[8][5].CLK
clk => reg_file[8][6].CLK
clk => reg_file[8][7].CLK
clk => reg_file[8][8].CLK
clk => reg_file[8][9].CLK
clk => reg_file[8][10].CLK
clk => reg_file[8][11].CLK
clk => reg_file[8][12].CLK
clk => reg_file[8][13].CLK
clk => reg_file[8][14].CLK
clk => reg_file[8][15].CLK
clk => reg_file[8][16].CLK
clk => reg_file[8][17].CLK
clk => reg_file[8][18].CLK
clk => reg_file[8][19].CLK
clk => reg_file[8][20].CLK
clk => reg_file[8][21].CLK
clk => reg_file[8][22].CLK
clk => reg_file[8][23].CLK
clk => reg_file[8][24].CLK
clk => reg_file[8][25].CLK
clk => reg_file[8][26].CLK
clk => reg_file[8][27].CLK
clk => reg_file[8][28].CLK
clk => reg_file[8][29].CLK
clk => reg_file[8][30].CLK
clk => reg_file[8][31].CLK
clk => reg_file[9][0].CLK
clk => reg_file[9][1].CLK
clk => reg_file[9][2].CLK
clk => reg_file[9][3].CLK
clk => reg_file[9][4].CLK
clk => reg_file[9][5].CLK
clk => reg_file[9][6].CLK
clk => reg_file[9][7].CLK
clk => reg_file[9][8].CLK
clk => reg_file[9][9].CLK
clk => reg_file[9][10].CLK
clk => reg_file[9][11].CLK
clk => reg_file[9][12].CLK
clk => reg_file[9][13].CLK
clk => reg_file[9][14].CLK
clk => reg_file[9][15].CLK
clk => reg_file[9][16].CLK
clk => reg_file[9][17].CLK
clk => reg_file[9][18].CLK
clk => reg_file[9][19].CLK
clk => reg_file[9][20].CLK
clk => reg_file[9][21].CLK
clk => reg_file[9][22].CLK
clk => reg_file[9][23].CLK
clk => reg_file[9][24].CLK
clk => reg_file[9][25].CLK
clk => reg_file[9][26].CLK
clk => reg_file[9][27].CLK
clk => reg_file[9][28].CLK
clk => reg_file[9][29].CLK
clk => reg_file[9][30].CLK
clk => reg_file[9][31].CLK
clk => reg_file[10][0].CLK
clk => reg_file[10][1].CLK
clk => reg_file[10][2].CLK
clk => reg_file[10][3].CLK
clk => reg_file[10][4].CLK
clk => reg_file[10][5].CLK
clk => reg_file[10][6].CLK
clk => reg_file[10][7].CLK
clk => reg_file[10][8].CLK
clk => reg_file[10][9].CLK
clk => reg_file[10][10].CLK
clk => reg_file[10][11].CLK
clk => reg_file[10][12].CLK
clk => reg_file[10][13].CLK
clk => reg_file[10][14].CLK
clk => reg_file[10][15].CLK
clk => reg_file[10][16].CLK
clk => reg_file[10][17].CLK
clk => reg_file[10][18].CLK
clk => reg_file[10][19].CLK
clk => reg_file[10][20].CLK
clk => reg_file[10][21].CLK
clk => reg_file[10][22].CLK
clk => reg_file[10][23].CLK
clk => reg_file[10][24].CLK
clk => reg_file[10][25].CLK
clk => reg_file[10][26].CLK
clk => reg_file[10][27].CLK
clk => reg_file[10][28].CLK
clk => reg_file[10][29].CLK
clk => reg_file[10][30].CLK
clk => reg_file[10][31].CLK
clk => reg_file[11][0].CLK
clk => reg_file[11][1].CLK
clk => reg_file[11][2].CLK
clk => reg_file[11][3].CLK
clk => reg_file[11][4].CLK
clk => reg_file[11][5].CLK
clk => reg_file[11][6].CLK
clk => reg_file[11][7].CLK
clk => reg_file[11][8].CLK
clk => reg_file[11][9].CLK
clk => reg_file[11][10].CLK
clk => reg_file[11][11].CLK
clk => reg_file[11][12].CLK
clk => reg_file[11][13].CLK
clk => reg_file[11][14].CLK
clk => reg_file[11][15].CLK
clk => reg_file[11][16].CLK
clk => reg_file[11][17].CLK
clk => reg_file[11][18].CLK
clk => reg_file[11][19].CLK
clk => reg_file[11][20].CLK
clk => reg_file[11][21].CLK
clk => reg_file[11][22].CLK
clk => reg_file[11][23].CLK
clk => reg_file[11][24].CLK
clk => reg_file[11][25].CLK
clk => reg_file[11][26].CLK
clk => reg_file[11][27].CLK
clk => reg_file[11][28].CLK
clk => reg_file[11][29].CLK
clk => reg_file[11][30].CLK
clk => reg_file[11][31].CLK
clk => reg_file[12][0].CLK
clk => reg_file[12][1].CLK
clk => reg_file[12][2].CLK
clk => reg_file[12][3].CLK
clk => reg_file[12][4].CLK
clk => reg_file[12][5].CLK
clk => reg_file[12][6].CLK
clk => reg_file[12][7].CLK
clk => reg_file[12][8].CLK
clk => reg_file[12][9].CLK
clk => reg_file[12][10].CLK
clk => reg_file[12][11].CLK
clk => reg_file[12][12].CLK
clk => reg_file[12][13].CLK
clk => reg_file[12][14].CLK
clk => reg_file[12][15].CLK
clk => reg_file[12][16].CLK
clk => reg_file[12][17].CLK
clk => reg_file[12][18].CLK
clk => reg_file[12][19].CLK
clk => reg_file[12][20].CLK
clk => reg_file[12][21].CLK
clk => reg_file[12][22].CLK
clk => reg_file[12][23].CLK
clk => reg_file[12][24].CLK
clk => reg_file[12][25].CLK
clk => reg_file[12][26].CLK
clk => reg_file[12][27].CLK
clk => reg_file[12][28].CLK
clk => reg_file[12][29].CLK
clk => reg_file[12][30].CLK
clk => reg_file[12][31].CLK
clk => reg_file[13][0].CLK
clk => reg_file[13][1].CLK
clk => reg_file[13][2].CLK
clk => reg_file[13][3].CLK
clk => reg_file[13][4].CLK
clk => reg_file[13][5].CLK
clk => reg_file[13][6].CLK
clk => reg_file[13][7].CLK
clk => reg_file[13][8].CLK
clk => reg_file[13][9].CLK
clk => reg_file[13][10].CLK
clk => reg_file[13][11].CLK
clk => reg_file[13][12].CLK
clk => reg_file[13][13].CLK
clk => reg_file[13][14].CLK
clk => reg_file[13][15].CLK
clk => reg_file[13][16].CLK
clk => reg_file[13][17].CLK
clk => reg_file[13][18].CLK
clk => reg_file[13][19].CLK
clk => reg_file[13][20].CLK
clk => reg_file[13][21].CLK
clk => reg_file[13][22].CLK
clk => reg_file[13][23].CLK
clk => reg_file[13][24].CLK
clk => reg_file[13][25].CLK
clk => reg_file[13][26].CLK
clk => reg_file[13][27].CLK
clk => reg_file[13][28].CLK
clk => reg_file[13][29].CLK
clk => reg_file[13][30].CLK
clk => reg_file[13][31].CLK
clk => reg_file[14][0].CLK
clk => reg_file[14][1].CLK
clk => reg_file[14][2].CLK
clk => reg_file[14][3].CLK
clk => reg_file[14][4].CLK
clk => reg_file[14][5].CLK
clk => reg_file[14][6].CLK
clk => reg_file[14][7].CLK
clk => reg_file[14][8].CLK
clk => reg_file[14][9].CLK
clk => reg_file[14][10].CLK
clk => reg_file[14][11].CLK
clk => reg_file[14][12].CLK
clk => reg_file[14][13].CLK
clk => reg_file[14][14].CLK
clk => reg_file[14][15].CLK
clk => reg_file[14][16].CLK
clk => reg_file[14][17].CLK
clk => reg_file[14][18].CLK
clk => reg_file[14][19].CLK
clk => reg_file[14][20].CLK
clk => reg_file[14][21].CLK
clk => reg_file[14][22].CLK
clk => reg_file[14][23].CLK
clk => reg_file[14][24].CLK
clk => reg_file[14][25].CLK
clk => reg_file[14][26].CLK
clk => reg_file[14][27].CLK
clk => reg_file[14][28].CLK
clk => reg_file[14][29].CLK
clk => reg_file[14][30].CLK
clk => reg_file[14][31].CLK
clk => reg_file[15][0].CLK
clk => reg_file[15][1].CLK
clk => reg_file[15][2].CLK
clk => reg_file[15][3].CLK
clk => reg_file[15][4].CLK
clk => reg_file[15][5].CLK
clk => reg_file[15][6].CLK
clk => reg_file[15][7].CLK
clk => reg_file[15][8].CLK
clk => reg_file[15][9].CLK
clk => reg_file[15][10].CLK
clk => reg_file[15][11].CLK
clk => reg_file[15][12].CLK
clk => reg_file[15][13].CLK
clk => reg_file[15][14].CLK
clk => reg_file[15][15].CLK
clk => reg_file[15][16].CLK
clk => reg_file[15][17].CLK
clk => reg_file[15][18].CLK
clk => reg_file[15][19].CLK
clk => reg_file[15][20].CLK
clk => reg_file[15][21].CLK
clk => reg_file[15][22].CLK
clk => reg_file[15][23].CLK
clk => reg_file[15][24].CLK
clk => reg_file[15][25].CLK
clk => reg_file[15][26].CLK
clk => reg_file[15][27].CLK
clk => reg_file[15][28].CLK
clk => reg_file[15][29].CLK
clk => reg_file[15][30].CLK
clk => reg_file[15][31].CLK
clk => reg_file[16][0].CLK
clk => reg_file[16][1].CLK
clk => reg_file[16][2].CLK
clk => reg_file[16][3].CLK
clk => reg_file[16][4].CLK
clk => reg_file[16][5].CLK
clk => reg_file[16][6].CLK
clk => reg_file[16][7].CLK
clk => reg_file[16][8].CLK
clk => reg_file[16][9].CLK
clk => reg_file[16][10].CLK
clk => reg_file[16][11].CLK
clk => reg_file[16][12].CLK
clk => reg_file[16][13].CLK
clk => reg_file[16][14].CLK
clk => reg_file[16][15].CLK
clk => reg_file[16][16].CLK
clk => reg_file[16][17].CLK
clk => reg_file[16][18].CLK
clk => reg_file[16][19].CLK
clk => reg_file[16][20].CLK
clk => reg_file[16][21].CLK
clk => reg_file[16][22].CLK
clk => reg_file[16][23].CLK
clk => reg_file[16][24].CLK
clk => reg_file[16][25].CLK
clk => reg_file[16][26].CLK
clk => reg_file[16][27].CLK
clk => reg_file[16][28].CLK
clk => reg_file[16][29].CLK
clk => reg_file[16][30].CLK
clk => reg_file[16][31].CLK
clk => reg_file[17][0].CLK
clk => reg_file[17][1].CLK
clk => reg_file[17][2].CLK
clk => reg_file[17][3].CLK
clk => reg_file[17][4].CLK
clk => reg_file[17][5].CLK
clk => reg_file[17][6].CLK
clk => reg_file[17][7].CLK
clk => reg_file[17][8].CLK
clk => reg_file[17][9].CLK
clk => reg_file[17][10].CLK
clk => reg_file[17][11].CLK
clk => reg_file[17][12].CLK
clk => reg_file[17][13].CLK
clk => reg_file[17][14].CLK
clk => reg_file[17][15].CLK
clk => reg_file[17][16].CLK
clk => reg_file[17][17].CLK
clk => reg_file[17][18].CLK
clk => reg_file[17][19].CLK
clk => reg_file[17][20].CLK
clk => reg_file[17][21].CLK
clk => reg_file[17][22].CLK
clk => reg_file[17][23].CLK
clk => reg_file[17][24].CLK
clk => reg_file[17][25].CLK
clk => reg_file[17][26].CLK
clk => reg_file[17][27].CLK
clk => reg_file[17][28].CLK
clk => reg_file[17][29].CLK
clk => reg_file[17][30].CLK
clk => reg_file[17][31].CLK
clk => reg_file[18][0].CLK
clk => reg_file[18][1].CLK
clk => reg_file[18][2].CLK
clk => reg_file[18][3].CLK
clk => reg_file[18][4].CLK
clk => reg_file[18][5].CLK
clk => reg_file[18][6].CLK
clk => reg_file[18][7].CLK
clk => reg_file[18][8].CLK
clk => reg_file[18][9].CLK
clk => reg_file[18][10].CLK
clk => reg_file[18][11].CLK
clk => reg_file[18][12].CLK
clk => reg_file[18][13].CLK
clk => reg_file[18][14].CLK
clk => reg_file[18][15].CLK
clk => reg_file[18][16].CLK
clk => reg_file[18][17].CLK
clk => reg_file[18][18].CLK
clk => reg_file[18][19].CLK
clk => reg_file[18][20].CLK
clk => reg_file[18][21].CLK
clk => reg_file[18][22].CLK
clk => reg_file[18][23].CLK
clk => reg_file[18][24].CLK
clk => reg_file[18][25].CLK
clk => reg_file[18][26].CLK
clk => reg_file[18][27].CLK
clk => reg_file[18][28].CLK
clk => reg_file[18][29].CLK
clk => reg_file[18][30].CLK
clk => reg_file[18][31].CLK
clk => reg_file[19][0].CLK
clk => reg_file[19][1].CLK
clk => reg_file[19][2].CLK
clk => reg_file[19][3].CLK
clk => reg_file[19][4].CLK
clk => reg_file[19][5].CLK
clk => reg_file[19][6].CLK
clk => reg_file[19][7].CLK
clk => reg_file[19][8].CLK
clk => reg_file[19][9].CLK
clk => reg_file[19][10].CLK
clk => reg_file[19][11].CLK
clk => reg_file[19][12].CLK
clk => reg_file[19][13].CLK
clk => reg_file[19][14].CLK
clk => reg_file[19][15].CLK
clk => reg_file[19][16].CLK
clk => reg_file[19][17].CLK
clk => reg_file[19][18].CLK
clk => reg_file[19][19].CLK
clk => reg_file[19][20].CLK
clk => reg_file[19][21].CLK
clk => reg_file[19][22].CLK
clk => reg_file[19][23].CLK
clk => reg_file[19][24].CLK
clk => reg_file[19][25].CLK
clk => reg_file[19][26].CLK
clk => reg_file[19][27].CLK
clk => reg_file[19][28].CLK
clk => reg_file[19][29].CLK
clk => reg_file[19][30].CLK
clk => reg_file[19][31].CLK
clk => reg_file[20][0].CLK
clk => reg_file[20][1].CLK
clk => reg_file[20][2].CLK
clk => reg_file[20][3].CLK
clk => reg_file[20][4].CLK
clk => reg_file[20][5].CLK
clk => reg_file[20][6].CLK
clk => reg_file[20][7].CLK
clk => reg_file[20][8].CLK
clk => reg_file[20][9].CLK
clk => reg_file[20][10].CLK
clk => reg_file[20][11].CLK
clk => reg_file[20][12].CLK
clk => reg_file[20][13].CLK
clk => reg_file[20][14].CLK
clk => reg_file[20][15].CLK
clk => reg_file[20][16].CLK
clk => reg_file[20][17].CLK
clk => reg_file[20][18].CLK
clk => reg_file[20][19].CLK
clk => reg_file[20][20].CLK
clk => reg_file[20][21].CLK
clk => reg_file[20][22].CLK
clk => reg_file[20][23].CLK
clk => reg_file[20][24].CLK
clk => reg_file[20][25].CLK
clk => reg_file[20][26].CLK
clk => reg_file[20][27].CLK
clk => reg_file[20][28].CLK
clk => reg_file[20][29].CLK
clk => reg_file[20][30].CLK
clk => reg_file[20][31].CLK
clk => reg_file[21][0].CLK
clk => reg_file[21][1].CLK
clk => reg_file[21][2].CLK
clk => reg_file[21][3].CLK
clk => reg_file[21][4].CLK
clk => reg_file[21][5].CLK
clk => reg_file[21][6].CLK
clk => reg_file[21][7].CLK
clk => reg_file[21][8].CLK
clk => reg_file[21][9].CLK
clk => reg_file[21][10].CLK
clk => reg_file[21][11].CLK
clk => reg_file[21][12].CLK
clk => reg_file[21][13].CLK
clk => reg_file[21][14].CLK
clk => reg_file[21][15].CLK
clk => reg_file[21][16].CLK
clk => reg_file[21][17].CLK
clk => reg_file[21][18].CLK
clk => reg_file[21][19].CLK
clk => reg_file[21][20].CLK
clk => reg_file[21][21].CLK
clk => reg_file[21][22].CLK
clk => reg_file[21][23].CLK
clk => reg_file[21][24].CLK
clk => reg_file[21][25].CLK
clk => reg_file[21][26].CLK
clk => reg_file[21][27].CLK
clk => reg_file[21][28].CLK
clk => reg_file[21][29].CLK
clk => reg_file[21][30].CLK
clk => reg_file[21][31].CLK
clk => reg_file[22][0].CLK
clk => reg_file[22][1].CLK
clk => reg_file[22][2].CLK
clk => reg_file[22][3].CLK
clk => reg_file[22][4].CLK
clk => reg_file[22][5].CLK
clk => reg_file[22][6].CLK
clk => reg_file[22][7].CLK
clk => reg_file[22][8].CLK
clk => reg_file[22][9].CLK
clk => reg_file[22][10].CLK
clk => reg_file[22][11].CLK
clk => reg_file[22][12].CLK
clk => reg_file[22][13].CLK
clk => reg_file[22][14].CLK
clk => reg_file[22][15].CLK
clk => reg_file[22][16].CLK
clk => reg_file[22][17].CLK
clk => reg_file[22][18].CLK
clk => reg_file[22][19].CLK
clk => reg_file[22][20].CLK
clk => reg_file[22][21].CLK
clk => reg_file[22][22].CLK
clk => reg_file[22][23].CLK
clk => reg_file[22][24].CLK
clk => reg_file[22][25].CLK
clk => reg_file[22][26].CLK
clk => reg_file[22][27].CLK
clk => reg_file[22][28].CLK
clk => reg_file[22][29].CLK
clk => reg_file[22][30].CLK
clk => reg_file[22][31].CLK
clk => reg_file[23][0].CLK
clk => reg_file[23][1].CLK
clk => reg_file[23][2].CLK
clk => reg_file[23][3].CLK
clk => reg_file[23][4].CLK
clk => reg_file[23][5].CLK
clk => reg_file[23][6].CLK
clk => reg_file[23][7].CLK
clk => reg_file[23][8].CLK
clk => reg_file[23][9].CLK
clk => reg_file[23][10].CLK
clk => reg_file[23][11].CLK
clk => reg_file[23][12].CLK
clk => reg_file[23][13].CLK
clk => reg_file[23][14].CLK
clk => reg_file[23][15].CLK
clk => reg_file[23][16].CLK
clk => reg_file[23][17].CLK
clk => reg_file[23][18].CLK
clk => reg_file[23][19].CLK
clk => reg_file[23][20].CLK
clk => reg_file[23][21].CLK
clk => reg_file[23][22].CLK
clk => reg_file[23][23].CLK
clk => reg_file[23][24].CLK
clk => reg_file[23][25].CLK
clk => reg_file[23][26].CLK
clk => reg_file[23][27].CLK
clk => reg_file[23][28].CLK
clk => reg_file[23][29].CLK
clk => reg_file[23][30].CLK
clk => reg_file[23][31].CLK
clk => reg_file[24][0].CLK
clk => reg_file[24][1].CLK
clk => reg_file[24][2].CLK
clk => reg_file[24][3].CLK
clk => reg_file[24][4].CLK
clk => reg_file[24][5].CLK
clk => reg_file[24][6].CLK
clk => reg_file[24][7].CLK
clk => reg_file[24][8].CLK
clk => reg_file[24][9].CLK
clk => reg_file[24][10].CLK
clk => reg_file[24][11].CLK
clk => reg_file[24][12].CLK
clk => reg_file[24][13].CLK
clk => reg_file[24][14].CLK
clk => reg_file[24][15].CLK
clk => reg_file[24][16].CLK
clk => reg_file[24][17].CLK
clk => reg_file[24][18].CLK
clk => reg_file[24][19].CLK
clk => reg_file[24][20].CLK
clk => reg_file[24][21].CLK
clk => reg_file[24][22].CLK
clk => reg_file[24][23].CLK
clk => reg_file[24][24].CLK
clk => reg_file[24][25].CLK
clk => reg_file[24][26].CLK
clk => reg_file[24][27].CLK
clk => reg_file[24][28].CLK
clk => reg_file[24][29].CLK
clk => reg_file[24][30].CLK
clk => reg_file[24][31].CLK
clk => reg_file[25][0].CLK
clk => reg_file[25][1].CLK
clk => reg_file[25][2].CLK
clk => reg_file[25][3].CLK
clk => reg_file[25][4].CLK
clk => reg_file[25][5].CLK
clk => reg_file[25][6].CLK
clk => reg_file[25][7].CLK
clk => reg_file[25][8].CLK
clk => reg_file[25][9].CLK
clk => reg_file[25][10].CLK
clk => reg_file[25][11].CLK
clk => reg_file[25][12].CLK
clk => reg_file[25][13].CLK
clk => reg_file[25][14].CLK
clk => reg_file[25][15].CLK
clk => reg_file[25][16].CLK
clk => reg_file[25][17].CLK
clk => reg_file[25][18].CLK
clk => reg_file[25][19].CLK
clk => reg_file[25][20].CLK
clk => reg_file[25][21].CLK
clk => reg_file[25][22].CLK
clk => reg_file[25][23].CLK
clk => reg_file[25][24].CLK
clk => reg_file[25][25].CLK
clk => reg_file[25][26].CLK
clk => reg_file[25][27].CLK
clk => reg_file[25][28].CLK
clk => reg_file[25][29].CLK
clk => reg_file[25][30].CLK
clk => reg_file[25][31].CLK
clk => reg_file[26][0].CLK
clk => reg_file[26][1].CLK
clk => reg_file[26][2].CLK
clk => reg_file[26][3].CLK
clk => reg_file[26][4].CLK
clk => reg_file[26][5].CLK
clk => reg_file[26][6].CLK
clk => reg_file[26][7].CLK
clk => reg_file[26][8].CLK
clk => reg_file[26][9].CLK
clk => reg_file[26][10].CLK
clk => reg_file[26][11].CLK
clk => reg_file[26][12].CLK
clk => reg_file[26][13].CLK
clk => reg_file[26][14].CLK
clk => reg_file[26][15].CLK
clk => reg_file[26][16].CLK
clk => reg_file[26][17].CLK
clk => reg_file[26][18].CLK
clk => reg_file[26][19].CLK
clk => reg_file[26][20].CLK
clk => reg_file[26][21].CLK
clk => reg_file[26][22].CLK
clk => reg_file[26][23].CLK
clk => reg_file[26][24].CLK
clk => reg_file[26][25].CLK
clk => reg_file[26][26].CLK
clk => reg_file[26][27].CLK
clk => reg_file[26][28].CLK
clk => reg_file[26][29].CLK
clk => reg_file[26][30].CLK
clk => reg_file[26][31].CLK
clk => reg_file[27][0].CLK
clk => reg_file[27][1].CLK
clk => reg_file[27][2].CLK
clk => reg_file[27][3].CLK
clk => reg_file[27][4].CLK
clk => reg_file[27][5].CLK
clk => reg_file[27][6].CLK
clk => reg_file[27][7].CLK
clk => reg_file[27][8].CLK
clk => reg_file[27][9].CLK
clk => reg_file[27][10].CLK
clk => reg_file[27][11].CLK
clk => reg_file[27][12].CLK
clk => reg_file[27][13].CLK
clk => reg_file[27][14].CLK
clk => reg_file[27][15].CLK
clk => reg_file[27][16].CLK
clk => reg_file[27][17].CLK
clk => reg_file[27][18].CLK
clk => reg_file[27][19].CLK
clk => reg_file[27][20].CLK
clk => reg_file[27][21].CLK
clk => reg_file[27][22].CLK
clk => reg_file[27][23].CLK
clk => reg_file[27][24].CLK
clk => reg_file[27][25].CLK
clk => reg_file[27][26].CLK
clk => reg_file[27][27].CLK
clk => reg_file[27][28].CLK
clk => reg_file[27][29].CLK
clk => reg_file[27][30].CLK
clk => reg_file[27][31].CLK
clk => reg_file[28][0].CLK
clk => reg_file[28][1].CLK
clk => reg_file[28][2].CLK
clk => reg_file[28][3].CLK
clk => reg_file[28][4].CLK
clk => reg_file[28][5].CLK
clk => reg_file[28][6].CLK
clk => reg_file[28][7].CLK
clk => reg_file[28][8].CLK
clk => reg_file[28][9].CLK
clk => reg_file[28][10].CLK
clk => reg_file[28][11].CLK
clk => reg_file[28][12].CLK
clk => reg_file[28][13].CLK
clk => reg_file[28][14].CLK
clk => reg_file[28][15].CLK
clk => reg_file[28][16].CLK
clk => reg_file[28][17].CLK
clk => reg_file[28][18].CLK
clk => reg_file[28][19].CLK
clk => reg_file[28][20].CLK
clk => reg_file[28][21].CLK
clk => reg_file[28][22].CLK
clk => reg_file[28][23].CLK
clk => reg_file[28][24].CLK
clk => reg_file[28][25].CLK
clk => reg_file[28][26].CLK
clk => reg_file[28][27].CLK
clk => reg_file[28][28].CLK
clk => reg_file[28][29].CLK
clk => reg_file[28][30].CLK
clk => reg_file[28][31].CLK
clk => reg_file[29][0].CLK
clk => reg_file[29][1].CLK
clk => reg_file[29][2].CLK
clk => reg_file[29][3].CLK
clk => reg_file[29][4].CLK
clk => reg_file[29][5].CLK
clk => reg_file[29][6].CLK
clk => reg_file[29][7].CLK
clk => reg_file[29][8].CLK
clk => reg_file[29][9].CLK
clk => reg_file[29][10].CLK
clk => reg_file[29][11].CLK
clk => reg_file[29][12].CLK
clk => reg_file[29][13].CLK
clk => reg_file[29][14].CLK
clk => reg_file[29][15].CLK
clk => reg_file[29][16].CLK
clk => reg_file[29][17].CLK
clk => reg_file[29][18].CLK
clk => reg_file[29][19].CLK
clk => reg_file[29][20].CLK
clk => reg_file[29][21].CLK
clk => reg_file[29][22].CLK
clk => reg_file[29][23].CLK
clk => reg_file[29][24].CLK
clk => reg_file[29][25].CLK
clk => reg_file[29][26].CLK
clk => reg_file[29][27].CLK
clk => reg_file[29][28].CLK
clk => reg_file[29][29].CLK
clk => reg_file[29][30].CLK
clk => reg_file[29][31].CLK
clk => reg_file[30][0].CLK
clk => reg_file[30][1].CLK
clk => reg_file[30][2].CLK
clk => reg_file[30][3].CLK
clk => reg_file[30][4].CLK
clk => reg_file[30][5].CLK
clk => reg_file[30][6].CLK
clk => reg_file[30][7].CLK
clk => reg_file[30][8].CLK
clk => reg_file[30][9].CLK
clk => reg_file[30][10].CLK
clk => reg_file[30][11].CLK
clk => reg_file[30][12].CLK
clk => reg_file[30][13].CLK
clk => reg_file[30][14].CLK
clk => reg_file[30][15].CLK
clk => reg_file[30][16].CLK
clk => reg_file[30][17].CLK
clk => reg_file[30][18].CLK
clk => reg_file[30][19].CLK
clk => reg_file[30][20].CLK
clk => reg_file[30][21].CLK
clk => reg_file[30][22].CLK
clk => reg_file[30][23].CLK
clk => reg_file[30][24].CLK
clk => reg_file[30][25].CLK
clk => reg_file[30][26].CLK
clk => reg_file[30][27].CLK
clk => reg_file[30][28].CLK
clk => reg_file[30][29].CLK
clk => reg_file[30][30].CLK
clk => reg_file[30][31].CLK
clk => reg_file[31][0].CLK
clk => reg_file[31][1].CLK
clk => reg_file[31][2].CLK
clk => reg_file[31][3].CLK
clk => reg_file[31][4].CLK
clk => reg_file[31][5].CLK
clk => reg_file[31][6].CLK
clk => reg_file[31][7].CLK
clk => reg_file[31][8].CLK
clk => reg_file[31][9].CLK
clk => reg_file[31][10].CLK
clk => reg_file[31][11].CLK
clk => reg_file[31][12].CLK
clk => reg_file[31][13].CLK
clk => reg_file[31][14].CLK
clk => reg_file[31][15].CLK
clk => reg_file[31][16].CLK
clk => reg_file[31][17].CLK
clk => reg_file[31][18].CLK
clk => reg_file[31][19].CLK
clk => reg_file[31][20].CLK
clk => reg_file[31][21].CLK
clk => reg_file[31][22].CLK
clk => reg_file[31][23].CLK
clk => reg_file[31][24].CLK
clk => reg_file[31][25].CLK
clk => reg_file[31][26].CLK
clk => reg_file[31][27].CLK
clk => reg_file[31][28].CLK
clk => reg_file[31][29].CLK
clk => reg_file[31][30].CLK
clk => reg_file[31][31].CLK
rst => reg_file[0][0].ACLR
rst => reg_file[0][1].ACLR
rst => reg_file[0][2].ACLR
rst => reg_file[0][3].ACLR
rst => reg_file[0][4].ACLR
rst => reg_file[0][5].ACLR
rst => reg_file[0][6].ACLR
rst => reg_file[0][7].ACLR
rst => reg_file[0][8].ACLR
rst => reg_file[0][9].ACLR
rst => reg_file[0][10].ACLR
rst => reg_file[0][11].ACLR
rst => reg_file[0][12].ACLR
rst => reg_file[0][13].ACLR
rst => reg_file[0][14].ACLR
rst => reg_file[0][15].ACLR
rst => reg_file[0][16].ACLR
rst => reg_file[0][17].ACLR
rst => reg_file[0][18].ACLR
rst => reg_file[0][19].ACLR
rst => reg_file[0][20].ACLR
rst => reg_file[0][21].ACLR
rst => reg_file[0][22].ACLR
rst => reg_file[0][23].ACLR
rst => reg_file[0][24].ACLR
rst => reg_file[0][25].ACLR
rst => reg_file[0][26].ACLR
rst => reg_file[0][27].ACLR
rst => reg_file[0][28].ACLR
rst => reg_file[0][29].ACLR
rst => reg_file[0][30].ACLR
rst => reg_file[0][31].ACLR
rst => reg_file[1][0].ACLR
rst => reg_file[1][1].ACLR
rst => reg_file[1][2].ACLR
rst => reg_file[1][3].ACLR
rst => reg_file[1][4].ACLR
rst => reg_file[1][5].ACLR
rst => reg_file[1][6].ACLR
rst => reg_file[1][7].ACLR
rst => reg_file[1][8].ACLR
rst => reg_file[1][9].ACLR
rst => reg_file[1][10].ACLR
rst => reg_file[1][11].ACLR
rst => reg_file[1][12].ACLR
rst => reg_file[1][13].ACLR
rst => reg_file[1][14].ACLR
rst => reg_file[1][15].ACLR
rst => reg_file[1][16].ACLR
rst => reg_file[1][17].ACLR
rst => reg_file[1][18].ACLR
rst => reg_file[1][19].ACLR
rst => reg_file[1][20].ACLR
rst => reg_file[1][21].ACLR
rst => reg_file[1][22].ACLR
rst => reg_file[1][23].ACLR
rst => reg_file[1][24].ACLR
rst => reg_file[1][25].ACLR
rst => reg_file[1][26].ACLR
rst => reg_file[1][27].ACLR
rst => reg_file[1][28].ACLR
rst => reg_file[1][29].ACLR
rst => reg_file[1][30].ACLR
rst => reg_file[1][31].ACLR
rst => reg_file[2][0].ACLR
rst => reg_file[2][1].ACLR
rst => reg_file[2][2].ACLR
rst => reg_file[2][3].ACLR
rst => reg_file[2][4].ACLR
rst => reg_file[2][5].ACLR
rst => reg_file[2][6].ACLR
rst => reg_file[2][7].ACLR
rst => reg_file[2][8].ACLR
rst => reg_file[2][9].ACLR
rst => reg_file[2][10].ACLR
rst => reg_file[2][11].ACLR
rst => reg_file[2][12].ACLR
rst => reg_file[2][13].ACLR
rst => reg_file[2][14].ACLR
rst => reg_file[2][15].ACLR
rst => reg_file[2][16].ACLR
rst => reg_file[2][17].ACLR
rst => reg_file[2][18].ACLR
rst => reg_file[2][19].ACLR
rst => reg_file[2][20].ACLR
rst => reg_file[2][21].ACLR
rst => reg_file[2][22].ACLR
rst => reg_file[2][23].ACLR
rst => reg_file[2][24].ACLR
rst => reg_file[2][25].ACLR
rst => reg_file[2][26].ACLR
rst => reg_file[2][27].ACLR
rst => reg_file[2][28].ACLR
rst => reg_file[2][29].ACLR
rst => reg_file[2][30].ACLR
rst => reg_file[2][31].ACLR
rst => reg_file[3][0].ACLR
rst => reg_file[3][1].ACLR
rst => reg_file[3][2].ACLR
rst => reg_file[3][3].ACLR
rst => reg_file[3][4].ACLR
rst => reg_file[3][5].ACLR
rst => reg_file[3][6].ACLR
rst => reg_file[3][7].ACLR
rst => reg_file[3][8].ACLR
rst => reg_file[3][9].ACLR
rst => reg_file[3][10].ACLR
rst => reg_file[3][11].ACLR
rst => reg_file[3][12].ACLR
rst => reg_file[3][13].ACLR
rst => reg_file[3][14].ACLR
rst => reg_file[3][15].ACLR
rst => reg_file[3][16].ACLR
rst => reg_file[3][17].ACLR
rst => reg_file[3][18].ACLR
rst => reg_file[3][19].ACLR
rst => reg_file[3][20].ACLR
rst => reg_file[3][21].ACLR
rst => reg_file[3][22].ACLR
rst => reg_file[3][23].ACLR
rst => reg_file[3][24].ACLR
rst => reg_file[3][25].ACLR
rst => reg_file[3][26].ACLR
rst => reg_file[3][27].ACLR
rst => reg_file[3][28].ACLR
rst => reg_file[3][29].ACLR
rst => reg_file[3][30].ACLR
rst => reg_file[3][31].ACLR
rst => reg_file[4][0].ACLR
rst => reg_file[4][1].ACLR
rst => reg_file[4][2].ACLR
rst => reg_file[4][3].ACLR
rst => reg_file[4][4].ACLR
rst => reg_file[4][5].ACLR
rst => reg_file[4][6].ACLR
rst => reg_file[4][7].ACLR
rst => reg_file[4][8].ACLR
rst => reg_file[4][9].ACLR
rst => reg_file[4][10].ACLR
rst => reg_file[4][11].ACLR
rst => reg_file[4][12].ACLR
rst => reg_file[4][13].ACLR
rst => reg_file[4][14].ACLR
rst => reg_file[4][15].ACLR
rst => reg_file[4][16].ACLR
rst => reg_file[4][17].ACLR
rst => reg_file[4][18].ACLR
rst => reg_file[4][19].ACLR
rst => reg_file[4][20].ACLR
rst => reg_file[4][21].ACLR
rst => reg_file[4][22].ACLR
rst => reg_file[4][23].ACLR
rst => reg_file[4][24].ACLR
rst => reg_file[4][25].ACLR
rst => reg_file[4][26].ACLR
rst => reg_file[4][27].ACLR
rst => reg_file[4][28].ACLR
rst => reg_file[4][29].ACLR
rst => reg_file[4][30].ACLR
rst => reg_file[4][31].ACLR
rst => reg_file[5][0].ACLR
rst => reg_file[5][1].ACLR
rst => reg_file[5][2].ACLR
rst => reg_file[5][3].ACLR
rst => reg_file[5][4].ACLR
rst => reg_file[5][5].ACLR
rst => reg_file[5][6].ACLR
rst => reg_file[5][7].ACLR
rst => reg_file[5][8].ACLR
rst => reg_file[5][9].ACLR
rst => reg_file[5][10].ACLR
rst => reg_file[5][11].ACLR
rst => reg_file[5][12].ACLR
rst => reg_file[5][13].ACLR
rst => reg_file[5][14].ACLR
rst => reg_file[5][15].ACLR
rst => reg_file[5][16].ACLR
rst => reg_file[5][17].ACLR
rst => reg_file[5][18].ACLR
rst => reg_file[5][19].ACLR
rst => reg_file[5][20].ACLR
rst => reg_file[5][21].ACLR
rst => reg_file[5][22].ACLR
rst => reg_file[5][23].ACLR
rst => reg_file[5][24].ACLR
rst => reg_file[5][25].ACLR
rst => reg_file[5][26].ACLR
rst => reg_file[5][27].ACLR
rst => reg_file[5][28].ACLR
rst => reg_file[5][29].ACLR
rst => reg_file[5][30].ACLR
rst => reg_file[5][31].ACLR
rst => reg_file[6][0].ACLR
rst => reg_file[6][1].ACLR
rst => reg_file[6][2].ACLR
rst => reg_file[6][3].ACLR
rst => reg_file[6][4].ACLR
rst => reg_file[6][5].ACLR
rst => reg_file[6][6].ACLR
rst => reg_file[6][7].ACLR
rst => reg_file[6][8].ACLR
rst => reg_file[6][9].ACLR
rst => reg_file[6][10].ACLR
rst => reg_file[6][11].ACLR
rst => reg_file[6][12].ACLR
rst => reg_file[6][13].ACLR
rst => reg_file[6][14].ACLR
rst => reg_file[6][15].ACLR
rst => reg_file[6][16].ACLR
rst => reg_file[6][17].ACLR
rst => reg_file[6][18].ACLR
rst => reg_file[6][19].ACLR
rst => reg_file[6][20].ACLR
rst => reg_file[6][21].ACLR
rst => reg_file[6][22].ACLR
rst => reg_file[6][23].ACLR
rst => reg_file[6][24].ACLR
rst => reg_file[6][25].ACLR
rst => reg_file[6][26].ACLR
rst => reg_file[6][27].ACLR
rst => reg_file[6][28].ACLR
rst => reg_file[6][29].ACLR
rst => reg_file[6][30].ACLR
rst => reg_file[6][31].ACLR
rst => reg_file[7][0].ACLR
rst => reg_file[7][1].ACLR
rst => reg_file[7][2].ACLR
rst => reg_file[7][3].ACLR
rst => reg_file[7][4].ACLR
rst => reg_file[7][5].ACLR
rst => reg_file[7][6].ACLR
rst => reg_file[7][7].ACLR
rst => reg_file[7][8].ACLR
rst => reg_file[7][9].ACLR
rst => reg_file[7][10].ACLR
rst => reg_file[7][11].ACLR
rst => reg_file[7][12].ACLR
rst => reg_file[7][13].ACLR
rst => reg_file[7][14].ACLR
rst => reg_file[7][15].ACLR
rst => reg_file[7][16].ACLR
rst => reg_file[7][17].ACLR
rst => reg_file[7][18].ACLR
rst => reg_file[7][19].ACLR
rst => reg_file[7][20].ACLR
rst => reg_file[7][21].ACLR
rst => reg_file[7][22].ACLR
rst => reg_file[7][23].ACLR
rst => reg_file[7][24].ACLR
rst => reg_file[7][25].ACLR
rst => reg_file[7][26].ACLR
rst => reg_file[7][27].ACLR
rst => reg_file[7][28].ACLR
rst => reg_file[7][29].ACLR
rst => reg_file[7][30].ACLR
rst => reg_file[7][31].ACLR
rst => reg_file[8][0].ACLR
rst => reg_file[8][1].ACLR
rst => reg_file[8][2].ACLR
rst => reg_file[8][3].ACLR
rst => reg_file[8][4].ACLR
rst => reg_file[8][5].ACLR
rst => reg_file[8][6].ACLR
rst => reg_file[8][7].ACLR
rst => reg_file[8][8].ACLR
rst => reg_file[8][9].ACLR
rst => reg_file[8][10].ACLR
rst => reg_file[8][11].ACLR
rst => reg_file[8][12].ACLR
rst => reg_file[8][13].ACLR
rst => reg_file[8][14].ACLR
rst => reg_file[8][15].ACLR
rst => reg_file[8][16].ACLR
rst => reg_file[8][17].ACLR
rst => reg_file[8][18].ACLR
rst => reg_file[8][19].ACLR
rst => reg_file[8][20].ACLR
rst => reg_file[8][21].ACLR
rst => reg_file[8][22].ACLR
rst => reg_file[8][23].ACLR
rst => reg_file[8][24].ACLR
rst => reg_file[8][25].ACLR
rst => reg_file[8][26].ACLR
rst => reg_file[8][27].ACLR
rst => reg_file[8][28].ACLR
rst => reg_file[8][29].ACLR
rst => reg_file[8][30].ACLR
rst => reg_file[8][31].ACLR
rst => reg_file[9][0].ACLR
rst => reg_file[9][1].ACLR
rst => reg_file[9][2].ACLR
rst => reg_file[9][3].ACLR
rst => reg_file[9][4].ACLR
rst => reg_file[9][5].ACLR
rst => reg_file[9][6].ACLR
rst => reg_file[9][7].ACLR
rst => reg_file[9][8].ACLR
rst => reg_file[9][9].ACLR
rst => reg_file[9][10].ACLR
rst => reg_file[9][11].ACLR
rst => reg_file[9][12].ACLR
rst => reg_file[9][13].ACLR
rst => reg_file[9][14].ACLR
rst => reg_file[9][15].ACLR
rst => reg_file[9][16].ACLR
rst => reg_file[9][17].ACLR
rst => reg_file[9][18].ACLR
rst => reg_file[9][19].ACLR
rst => reg_file[9][20].ACLR
rst => reg_file[9][21].ACLR
rst => reg_file[9][22].ACLR
rst => reg_file[9][23].ACLR
rst => reg_file[9][24].ACLR
rst => reg_file[9][25].ACLR
rst => reg_file[9][26].ACLR
rst => reg_file[9][27].ACLR
rst => reg_file[9][28].ACLR
rst => reg_file[9][29].ACLR
rst => reg_file[9][30].ACLR
rst => reg_file[9][31].ACLR
rst => reg_file[10][0].ACLR
rst => reg_file[10][1].ACLR
rst => reg_file[10][2].ACLR
rst => reg_file[10][3].ACLR
rst => reg_file[10][4].ACLR
rst => reg_file[10][5].ACLR
rst => reg_file[10][6].ACLR
rst => reg_file[10][7].ACLR
rst => reg_file[10][8].ACLR
rst => reg_file[10][9].ACLR
rst => reg_file[10][10].ACLR
rst => reg_file[10][11].ACLR
rst => reg_file[10][12].ACLR
rst => reg_file[10][13].ACLR
rst => reg_file[10][14].ACLR
rst => reg_file[10][15].ACLR
rst => reg_file[10][16].ACLR
rst => reg_file[10][17].ACLR
rst => reg_file[10][18].ACLR
rst => reg_file[10][19].ACLR
rst => reg_file[10][20].ACLR
rst => reg_file[10][21].ACLR
rst => reg_file[10][22].ACLR
rst => reg_file[10][23].ACLR
rst => reg_file[10][24].ACLR
rst => reg_file[10][25].ACLR
rst => reg_file[10][26].ACLR
rst => reg_file[10][27].ACLR
rst => reg_file[10][28].ACLR
rst => reg_file[10][29].ACLR
rst => reg_file[10][30].ACLR
rst => reg_file[10][31].ACLR
rst => reg_file[11][0].ACLR
rst => reg_file[11][1].ACLR
rst => reg_file[11][2].ACLR
rst => reg_file[11][3].ACLR
rst => reg_file[11][4].ACLR
rst => reg_file[11][5].ACLR
rst => reg_file[11][6].ACLR
rst => reg_file[11][7].ACLR
rst => reg_file[11][8].ACLR
rst => reg_file[11][9].ACLR
rst => reg_file[11][10].ACLR
rst => reg_file[11][11].ACLR
rst => reg_file[11][12].ACLR
rst => reg_file[11][13].ACLR
rst => reg_file[11][14].ACLR
rst => reg_file[11][15].ACLR
rst => reg_file[11][16].ACLR
rst => reg_file[11][17].ACLR
rst => reg_file[11][18].ACLR
rst => reg_file[11][19].ACLR
rst => reg_file[11][20].ACLR
rst => reg_file[11][21].ACLR
rst => reg_file[11][22].ACLR
rst => reg_file[11][23].ACLR
rst => reg_file[11][24].ACLR
rst => reg_file[11][25].ACLR
rst => reg_file[11][26].ACLR
rst => reg_file[11][27].ACLR
rst => reg_file[11][28].ACLR
rst => reg_file[11][29].ACLR
rst => reg_file[11][30].ACLR
rst => reg_file[11][31].ACLR
rst => reg_file[12][0].ACLR
rst => reg_file[12][1].ACLR
rst => reg_file[12][2].ACLR
rst => reg_file[12][3].ACLR
rst => reg_file[12][4].ACLR
rst => reg_file[12][5].ACLR
rst => reg_file[12][6].ACLR
rst => reg_file[12][7].ACLR
rst => reg_file[12][8].ACLR
rst => reg_file[12][9].ACLR
rst => reg_file[12][10].ACLR
rst => reg_file[12][11].ACLR
rst => reg_file[12][12].ACLR
rst => reg_file[12][13].ACLR
rst => reg_file[12][14].ACLR
rst => reg_file[12][15].ACLR
rst => reg_file[12][16].ACLR
rst => reg_file[12][17].ACLR
rst => reg_file[12][18].ACLR
rst => reg_file[12][19].ACLR
rst => reg_file[12][20].ACLR
rst => reg_file[12][21].ACLR
rst => reg_file[12][22].ACLR
rst => reg_file[12][23].ACLR
rst => reg_file[12][24].ACLR
rst => reg_file[12][25].ACLR
rst => reg_file[12][26].ACLR
rst => reg_file[12][27].ACLR
rst => reg_file[12][28].ACLR
rst => reg_file[12][29].ACLR
rst => reg_file[12][30].ACLR
rst => reg_file[12][31].ACLR
rst => reg_file[13][0].ACLR
rst => reg_file[13][1].ACLR
rst => reg_file[13][2].ACLR
rst => reg_file[13][3].ACLR
rst => reg_file[13][4].ACLR
rst => reg_file[13][5].ACLR
rst => reg_file[13][6].ACLR
rst => reg_file[13][7].ACLR
rst => reg_file[13][8].ACLR
rst => reg_file[13][9].ACLR
rst => reg_file[13][10].ACLR
rst => reg_file[13][11].ACLR
rst => reg_file[13][12].ACLR
rst => reg_file[13][13].ACLR
rst => reg_file[13][14].ACLR
rst => reg_file[13][15].ACLR
rst => reg_file[13][16].ACLR
rst => reg_file[13][17].ACLR
rst => reg_file[13][18].ACLR
rst => reg_file[13][19].ACLR
rst => reg_file[13][20].ACLR
rst => reg_file[13][21].ACLR
rst => reg_file[13][22].ACLR
rst => reg_file[13][23].ACLR
rst => reg_file[13][24].ACLR
rst => reg_file[13][25].ACLR
rst => reg_file[13][26].ACLR
rst => reg_file[13][27].ACLR
rst => reg_file[13][28].ACLR
rst => reg_file[13][29].ACLR
rst => reg_file[13][30].ACLR
rst => reg_file[13][31].ACLR
rst => reg_file[14][0].ACLR
rst => reg_file[14][1].ACLR
rst => reg_file[14][2].ACLR
rst => reg_file[14][3].ACLR
rst => reg_file[14][4].ACLR
rst => reg_file[14][5].ACLR
rst => reg_file[14][6].ACLR
rst => reg_file[14][7].ACLR
rst => reg_file[14][8].ACLR
rst => reg_file[14][9].ACLR
rst => reg_file[14][10].ACLR
rst => reg_file[14][11].ACLR
rst => reg_file[14][12].ACLR
rst => reg_file[14][13].ACLR
rst => reg_file[14][14].ACLR
rst => reg_file[14][15].ACLR
rst => reg_file[14][16].ACLR
rst => reg_file[14][17].ACLR
rst => reg_file[14][18].ACLR
rst => reg_file[14][19].ACLR
rst => reg_file[14][20].ACLR
rst => reg_file[14][21].ACLR
rst => reg_file[14][22].ACLR
rst => reg_file[14][23].ACLR
rst => reg_file[14][24].ACLR
rst => reg_file[14][25].ACLR
rst => reg_file[14][26].ACLR
rst => reg_file[14][27].ACLR
rst => reg_file[14][28].ACLR
rst => reg_file[14][29].ACLR
rst => reg_file[14][30].ACLR
rst => reg_file[14][31].ACLR
rst => reg_file[15][0].ACLR
rst => reg_file[15][1].ACLR
rst => reg_file[15][2].ACLR
rst => reg_file[15][3].ACLR
rst => reg_file[15][4].ACLR
rst => reg_file[15][5].ACLR
rst => reg_file[15][6].ACLR
rst => reg_file[15][7].ACLR
rst => reg_file[15][8].ACLR
rst => reg_file[15][9].ACLR
rst => reg_file[15][10].ACLR
rst => reg_file[15][11].ACLR
rst => reg_file[15][12].ACLR
rst => reg_file[15][13].ACLR
rst => reg_file[15][14].ACLR
rst => reg_file[15][15].ACLR
rst => reg_file[15][16].ACLR
rst => reg_file[15][17].ACLR
rst => reg_file[15][18].ACLR
rst => reg_file[15][19].ACLR
rst => reg_file[15][20].ACLR
rst => reg_file[15][21].ACLR
rst => reg_file[15][22].ACLR
rst => reg_file[15][23].ACLR
rst => reg_file[15][24].ACLR
rst => reg_file[15][25].ACLR
rst => reg_file[15][26].ACLR
rst => reg_file[15][27].ACLR
rst => reg_file[15][28].ACLR
rst => reg_file[15][29].ACLR
rst => reg_file[15][30].ACLR
rst => reg_file[15][31].ACLR
rst => reg_file[16][0].ACLR
rst => reg_file[16][1].ACLR
rst => reg_file[16][2].ACLR
rst => reg_file[16][3].ACLR
rst => reg_file[16][4].ACLR
rst => reg_file[16][5].ACLR
rst => reg_file[16][6].ACLR
rst => reg_file[16][7].ACLR
rst => reg_file[16][8].ACLR
rst => reg_file[16][9].ACLR
rst => reg_file[16][10].ACLR
rst => reg_file[16][11].ACLR
rst => reg_file[16][12].ACLR
rst => reg_file[16][13].ACLR
rst => reg_file[16][14].ACLR
rst => reg_file[16][15].ACLR
rst => reg_file[16][16].ACLR
rst => reg_file[16][17].ACLR
rst => reg_file[16][18].ACLR
rst => reg_file[16][19].ACLR
rst => reg_file[16][20].ACLR
rst => reg_file[16][21].ACLR
rst => reg_file[16][22].ACLR
rst => reg_file[16][23].ACLR
rst => reg_file[16][24].ACLR
rst => reg_file[16][25].ACLR
rst => reg_file[16][26].ACLR
rst => reg_file[16][27].ACLR
rst => reg_file[16][28].ACLR
rst => reg_file[16][29].ACLR
rst => reg_file[16][30].ACLR
rst => reg_file[16][31].ACLR
rst => reg_file[17][0].ACLR
rst => reg_file[17][1].ACLR
rst => reg_file[17][2].ACLR
rst => reg_file[17][3].ACLR
rst => reg_file[17][4].ACLR
rst => reg_file[17][5].ACLR
rst => reg_file[17][6].ACLR
rst => reg_file[17][7].ACLR
rst => reg_file[17][8].ACLR
rst => reg_file[17][9].ACLR
rst => reg_file[17][10].ACLR
rst => reg_file[17][11].ACLR
rst => reg_file[17][12].ACLR
rst => reg_file[17][13].ACLR
rst => reg_file[17][14].ACLR
rst => reg_file[17][15].ACLR
rst => reg_file[17][16].ACLR
rst => reg_file[17][17].ACLR
rst => reg_file[17][18].ACLR
rst => reg_file[17][19].ACLR
rst => reg_file[17][20].ACLR
rst => reg_file[17][21].ACLR
rst => reg_file[17][22].ACLR
rst => reg_file[17][23].ACLR
rst => reg_file[17][24].ACLR
rst => reg_file[17][25].ACLR
rst => reg_file[17][26].ACLR
rst => reg_file[17][27].ACLR
rst => reg_file[17][28].ACLR
rst => reg_file[17][29].ACLR
rst => reg_file[17][30].ACLR
rst => reg_file[17][31].ACLR
rst => reg_file[18][0].ACLR
rst => reg_file[18][1].ACLR
rst => reg_file[18][2].ACLR
rst => reg_file[18][3].ACLR
rst => reg_file[18][4].ACLR
rst => reg_file[18][5].ACLR
rst => reg_file[18][6].ACLR
rst => reg_file[18][7].ACLR
rst => reg_file[18][8].ACLR
rst => reg_file[18][9].ACLR
rst => reg_file[18][10].ACLR
rst => reg_file[18][11].ACLR
rst => reg_file[18][12].ACLR
rst => reg_file[18][13].ACLR
rst => reg_file[18][14].ACLR
rst => reg_file[18][15].ACLR
rst => reg_file[18][16].ACLR
rst => reg_file[18][17].ACLR
rst => reg_file[18][18].ACLR
rst => reg_file[18][19].ACLR
rst => reg_file[18][20].ACLR
rst => reg_file[18][21].ACLR
rst => reg_file[18][22].ACLR
rst => reg_file[18][23].ACLR
rst => reg_file[18][24].ACLR
rst => reg_file[18][25].ACLR
rst => reg_file[18][26].ACLR
rst => reg_file[18][27].ACLR
rst => reg_file[18][28].ACLR
rst => reg_file[18][29].ACLR
rst => reg_file[18][30].ACLR
rst => reg_file[18][31].ACLR
rst => reg_file[19][0].ACLR
rst => reg_file[19][1].ACLR
rst => reg_file[19][2].ACLR
rst => reg_file[19][3].ACLR
rst => reg_file[19][4].ACLR
rst => reg_file[19][5].ACLR
rst => reg_file[19][6].ACLR
rst => reg_file[19][7].ACLR
rst => reg_file[19][8].ACLR
rst => reg_file[19][9].ACLR
rst => reg_file[19][10].ACLR
rst => reg_file[19][11].ACLR
rst => reg_file[19][12].ACLR
rst => reg_file[19][13].ACLR
rst => reg_file[19][14].ACLR
rst => reg_file[19][15].ACLR
rst => reg_file[19][16].ACLR
rst => reg_file[19][17].ACLR
rst => reg_file[19][18].ACLR
rst => reg_file[19][19].ACLR
rst => reg_file[19][20].ACLR
rst => reg_file[19][21].ACLR
rst => reg_file[19][22].ACLR
rst => reg_file[19][23].ACLR
rst => reg_file[19][24].ACLR
rst => reg_file[19][25].ACLR
rst => reg_file[19][26].ACLR
rst => reg_file[19][27].ACLR
rst => reg_file[19][28].ACLR
rst => reg_file[19][29].ACLR
rst => reg_file[19][30].ACLR
rst => reg_file[19][31].ACLR
rst => reg_file[20][0].ACLR
rst => reg_file[20][1].ACLR
rst => reg_file[20][2].ACLR
rst => reg_file[20][3].ACLR
rst => reg_file[20][4].ACLR
rst => reg_file[20][5].ACLR
rst => reg_file[20][6].ACLR
rst => reg_file[20][7].ACLR
rst => reg_file[20][8].ACLR
rst => reg_file[20][9].ACLR
rst => reg_file[20][10].ACLR
rst => reg_file[20][11].ACLR
rst => reg_file[20][12].ACLR
rst => reg_file[20][13].ACLR
rst => reg_file[20][14].ACLR
rst => reg_file[20][15].ACLR
rst => reg_file[20][16].ACLR
rst => reg_file[20][17].ACLR
rst => reg_file[20][18].ACLR
rst => reg_file[20][19].ACLR
rst => reg_file[20][20].ACLR
rst => reg_file[20][21].ACLR
rst => reg_file[20][22].ACLR
rst => reg_file[20][23].ACLR
rst => reg_file[20][24].ACLR
rst => reg_file[20][25].ACLR
rst => reg_file[20][26].ACLR
rst => reg_file[20][27].ACLR
rst => reg_file[20][28].ACLR
rst => reg_file[20][29].ACLR
rst => reg_file[20][30].ACLR
rst => reg_file[20][31].ACLR
rst => reg_file[21][0].ACLR
rst => reg_file[21][1].ACLR
rst => reg_file[21][2].ACLR
rst => reg_file[21][3].ACLR
rst => reg_file[21][4].ACLR
rst => reg_file[21][5].ACLR
rst => reg_file[21][6].ACLR
rst => reg_file[21][7].ACLR
rst => reg_file[21][8].ACLR
rst => reg_file[21][9].ACLR
rst => reg_file[21][10].ACLR
rst => reg_file[21][11].ACLR
rst => reg_file[21][12].ACLR
rst => reg_file[21][13].ACLR
rst => reg_file[21][14].ACLR
rst => reg_file[21][15].ACLR
rst => reg_file[21][16].ACLR
rst => reg_file[21][17].ACLR
rst => reg_file[21][18].ACLR
rst => reg_file[21][19].ACLR
rst => reg_file[21][20].ACLR
rst => reg_file[21][21].ACLR
rst => reg_file[21][22].ACLR
rst => reg_file[21][23].ACLR
rst => reg_file[21][24].ACLR
rst => reg_file[21][25].ACLR
rst => reg_file[21][26].ACLR
rst => reg_file[21][27].ACLR
rst => reg_file[21][28].ACLR
rst => reg_file[21][29].ACLR
rst => reg_file[21][30].ACLR
rst => reg_file[21][31].ACLR
rst => reg_file[22][0].ACLR
rst => reg_file[22][1].ACLR
rst => reg_file[22][2].ACLR
rst => reg_file[22][3].ACLR
rst => reg_file[22][4].ACLR
rst => reg_file[22][5].ACLR
rst => reg_file[22][6].ACLR
rst => reg_file[22][7].ACLR
rst => reg_file[22][8].ACLR
rst => reg_file[22][9].ACLR
rst => reg_file[22][10].ACLR
rst => reg_file[22][11].ACLR
rst => reg_file[22][12].ACLR
rst => reg_file[22][13].ACLR
rst => reg_file[22][14].ACLR
rst => reg_file[22][15].ACLR
rst => reg_file[22][16].ACLR
rst => reg_file[22][17].ACLR
rst => reg_file[22][18].ACLR
rst => reg_file[22][19].ACLR
rst => reg_file[22][20].ACLR
rst => reg_file[22][21].ACLR
rst => reg_file[22][22].ACLR
rst => reg_file[22][23].ACLR
rst => reg_file[22][24].ACLR
rst => reg_file[22][25].ACLR
rst => reg_file[22][26].ACLR
rst => reg_file[22][27].ACLR
rst => reg_file[22][28].ACLR
rst => reg_file[22][29].ACLR
rst => reg_file[22][30].ACLR
rst => reg_file[22][31].ACLR
rst => reg_file[23][0].ACLR
rst => reg_file[23][1].ACLR
rst => reg_file[23][2].ACLR
rst => reg_file[23][3].ACLR
rst => reg_file[23][4].ACLR
rst => reg_file[23][5].ACLR
rst => reg_file[23][6].ACLR
rst => reg_file[23][7].ACLR
rst => reg_file[23][8].ACLR
rst => reg_file[23][9].ACLR
rst => reg_file[23][10].ACLR
rst => reg_file[23][11].ACLR
rst => reg_file[23][12].ACLR
rst => reg_file[23][13].ACLR
rst => reg_file[23][14].ACLR
rst => reg_file[23][15].ACLR
rst => reg_file[23][16].ACLR
rst => reg_file[23][17].ACLR
rst => reg_file[23][18].ACLR
rst => reg_file[23][19].ACLR
rst => reg_file[23][20].ACLR
rst => reg_file[23][21].ACLR
rst => reg_file[23][22].ACLR
rst => reg_file[23][23].ACLR
rst => reg_file[23][24].ACLR
rst => reg_file[23][25].ACLR
rst => reg_file[23][26].ACLR
rst => reg_file[23][27].ACLR
rst => reg_file[23][28].ACLR
rst => reg_file[23][29].ACLR
rst => reg_file[23][30].ACLR
rst => reg_file[23][31].ACLR
rst => reg_file[24][0].ACLR
rst => reg_file[24][1].ACLR
rst => reg_file[24][2].ACLR
rst => reg_file[24][3].ACLR
rst => reg_file[24][4].ACLR
rst => reg_file[24][5].ACLR
rst => reg_file[24][6].ACLR
rst => reg_file[24][7].ACLR
rst => reg_file[24][8].ACLR
rst => reg_file[24][9].ACLR
rst => reg_file[24][10].ACLR
rst => reg_file[24][11].ACLR
rst => reg_file[24][12].ACLR
rst => reg_file[24][13].ACLR
rst => reg_file[24][14].ACLR
rst => reg_file[24][15].ACLR
rst => reg_file[24][16].ACLR
rst => reg_file[24][17].ACLR
rst => reg_file[24][18].ACLR
rst => reg_file[24][19].ACLR
rst => reg_file[24][20].ACLR
rst => reg_file[24][21].ACLR
rst => reg_file[24][22].ACLR
rst => reg_file[24][23].ACLR
rst => reg_file[24][24].ACLR
rst => reg_file[24][25].ACLR
rst => reg_file[24][26].ACLR
rst => reg_file[24][27].ACLR
rst => reg_file[24][28].ACLR
rst => reg_file[24][29].ACLR
rst => reg_file[24][30].ACLR
rst => reg_file[24][31].ACLR
rst => reg_file[25][0].ACLR
rst => reg_file[25][1].ACLR
rst => reg_file[25][2].ACLR
rst => reg_file[25][3].ACLR
rst => reg_file[25][4].ACLR
rst => reg_file[25][5].ACLR
rst => reg_file[25][6].ACLR
rst => reg_file[25][7].ACLR
rst => reg_file[25][8].ACLR
rst => reg_file[25][9].ACLR
rst => reg_file[25][10].ACLR
rst => reg_file[25][11].ACLR
rst => reg_file[25][12].ACLR
rst => reg_file[25][13].ACLR
rst => reg_file[25][14].ACLR
rst => reg_file[25][15].ACLR
rst => reg_file[25][16].ACLR
rst => reg_file[25][17].ACLR
rst => reg_file[25][18].ACLR
rst => reg_file[25][19].ACLR
rst => reg_file[25][20].ACLR
rst => reg_file[25][21].ACLR
rst => reg_file[25][22].ACLR
rst => reg_file[25][23].ACLR
rst => reg_file[25][24].ACLR
rst => reg_file[25][25].ACLR
rst => reg_file[25][26].ACLR
rst => reg_file[25][27].ACLR
rst => reg_file[25][28].ACLR
rst => reg_file[25][29].ACLR
rst => reg_file[25][30].ACLR
rst => reg_file[25][31].ACLR
rst => reg_file[26][0].ACLR
rst => reg_file[26][1].ACLR
rst => reg_file[26][2].ACLR
rst => reg_file[26][3].ACLR
rst => reg_file[26][4].ACLR
rst => reg_file[26][5].ACLR
rst => reg_file[26][6].ACLR
rst => reg_file[26][7].ACLR
rst => reg_file[26][8].ACLR
rst => reg_file[26][9].ACLR
rst => reg_file[26][10].ACLR
rst => reg_file[26][11].ACLR
rst => reg_file[26][12].ACLR
rst => reg_file[26][13].ACLR
rst => reg_file[26][14].ACLR
rst => reg_file[26][15].ACLR
rst => reg_file[26][16].ACLR
rst => reg_file[26][17].ACLR
rst => reg_file[26][18].ACLR
rst => reg_file[26][19].ACLR
rst => reg_file[26][20].ACLR
rst => reg_file[26][21].ACLR
rst => reg_file[26][22].ACLR
rst => reg_file[26][23].ACLR
rst => reg_file[26][24].ACLR
rst => reg_file[26][25].ACLR
rst => reg_file[26][26].ACLR
rst => reg_file[26][27].ACLR
rst => reg_file[26][28].ACLR
rst => reg_file[26][29].ACLR
rst => reg_file[26][30].ACLR
rst => reg_file[26][31].ACLR
rst => reg_file[27][0].ACLR
rst => reg_file[27][1].ACLR
rst => reg_file[27][2].ACLR
rst => reg_file[27][3].ACLR
rst => reg_file[27][4].ACLR
rst => reg_file[27][5].ACLR
rst => reg_file[27][6].ACLR
rst => reg_file[27][7].ACLR
rst => reg_file[27][8].ACLR
rst => reg_file[27][9].ACLR
rst => reg_file[27][10].ACLR
rst => reg_file[27][11].ACLR
rst => reg_file[27][12].ACLR
rst => reg_file[27][13].ACLR
rst => reg_file[27][14].ACLR
rst => reg_file[27][15].ACLR
rst => reg_file[27][16].ACLR
rst => reg_file[27][17].ACLR
rst => reg_file[27][18].ACLR
rst => reg_file[27][19].ACLR
rst => reg_file[27][20].ACLR
rst => reg_file[27][21].ACLR
rst => reg_file[27][22].ACLR
rst => reg_file[27][23].ACLR
rst => reg_file[27][24].ACLR
rst => reg_file[27][25].ACLR
rst => reg_file[27][26].ACLR
rst => reg_file[27][27].ACLR
rst => reg_file[27][28].ACLR
rst => reg_file[27][29].ACLR
rst => reg_file[27][30].ACLR
rst => reg_file[27][31].ACLR
rst => reg_file[28][0].ACLR
rst => reg_file[28][1].ACLR
rst => reg_file[28][2].ACLR
rst => reg_file[28][3].ACLR
rst => reg_file[28][4].ACLR
rst => reg_file[28][5].ACLR
rst => reg_file[28][6].ACLR
rst => reg_file[28][7].ACLR
rst => reg_file[28][8].ACLR
rst => reg_file[28][9].ACLR
rst => reg_file[28][10].ACLR
rst => reg_file[28][11].ACLR
rst => reg_file[28][12].ACLR
rst => reg_file[28][13].ACLR
rst => reg_file[28][14].ACLR
rst => reg_file[28][15].ACLR
rst => reg_file[28][16].ACLR
rst => reg_file[28][17].ACLR
rst => reg_file[28][18].ACLR
rst => reg_file[28][19].ACLR
rst => reg_file[28][20].ACLR
rst => reg_file[28][21].ACLR
rst => reg_file[28][22].ACLR
rst => reg_file[28][23].ACLR
rst => reg_file[28][24].ACLR
rst => reg_file[28][25].ACLR
rst => reg_file[28][26].ACLR
rst => reg_file[28][27].ACLR
rst => reg_file[28][28].ACLR
rst => reg_file[28][29].ACLR
rst => reg_file[28][30].ACLR
rst => reg_file[28][31].ACLR
rst => reg_file[29][0].ACLR
rst => reg_file[29][1].ACLR
rst => reg_file[29][2].ACLR
rst => reg_file[29][3].ACLR
rst => reg_file[29][4].ACLR
rst => reg_file[29][5].ACLR
rst => reg_file[29][6].ACLR
rst => reg_file[29][7].ACLR
rst => reg_file[29][8].ACLR
rst => reg_file[29][9].ACLR
rst => reg_file[29][10].ACLR
rst => reg_file[29][11].ACLR
rst => reg_file[29][12].ACLR
rst => reg_file[29][13].ACLR
rst => reg_file[29][14].ACLR
rst => reg_file[29][15].ACLR
rst => reg_file[29][16].ACLR
rst => reg_file[29][17].ACLR
rst => reg_file[29][18].ACLR
rst => reg_file[29][19].ACLR
rst => reg_file[29][20].ACLR
rst => reg_file[29][21].ACLR
rst => reg_file[29][22].ACLR
rst => reg_file[29][23].ACLR
rst => reg_file[29][24].ACLR
rst => reg_file[29][25].ACLR
rst => reg_file[29][26].ACLR
rst => reg_file[29][27].ACLR
rst => reg_file[29][28].ACLR
rst => reg_file[29][29].ACLR
rst => reg_file[29][30].ACLR
rst => reg_file[29][31].ACLR
rst => reg_file[30][0].ACLR
rst => reg_file[30][1].ACLR
rst => reg_file[30][2].ACLR
rst => reg_file[30][3].ACLR
rst => reg_file[30][4].ACLR
rst => reg_file[30][5].ACLR
rst => reg_file[30][6].ACLR
rst => reg_file[30][7].ACLR
rst => reg_file[30][8].ACLR
rst => reg_file[30][9].ACLR
rst => reg_file[30][10].ACLR
rst => reg_file[30][11].ACLR
rst => reg_file[30][12].ACLR
rst => reg_file[30][13].ACLR
rst => reg_file[30][14].ACLR
rst => reg_file[30][15].ACLR
rst => reg_file[30][16].ACLR
rst => reg_file[30][17].ACLR
rst => reg_file[30][18].ACLR
rst => reg_file[30][19].ACLR
rst => reg_file[30][20].ACLR
rst => reg_file[30][21].ACLR
rst => reg_file[30][22].ACLR
rst => reg_file[30][23].ACLR
rst => reg_file[30][24].ACLR
rst => reg_file[30][25].ACLR
rst => reg_file[30][26].ACLR
rst => reg_file[30][27].ACLR
rst => reg_file[30][28].ACLR
rst => reg_file[30][29].ACLR
rst => reg_file[30][30].ACLR
rst => reg_file[30][31].ACLR
rst => reg_file[31][0].ACLR
rst => reg_file[31][1].ACLR
rst => reg_file[31][2].ACLR
rst => reg_file[31][3].ACLR
rst => reg_file[31][4].ACLR
rst => reg_file[31][5].ACLR
rst => reg_file[31][6].ACLR
rst => reg_file[31][7].ACLR
rst => reg_file[31][8].ACLR
rst => reg_file[31][9].ACLR
rst => reg_file[31][10].ACLR
rst => reg_file[31][11].ACLR
rst => reg_file[31][12].ACLR
rst => reg_file[31][13].ACLR
rst => reg_file[31][14].ACLR
rst => reg_file[31][15].ACLR
rst => reg_file[31][16].ACLR
rst => reg_file[31][17].ACLR
rst => reg_file[31][18].ACLR
rst => reg_file[31][19].ACLR
rst => reg_file[31][20].ACLR
rst => reg_file[31][21].ACLR
rst => reg_file[31][22].ACLR
rst => reg_file[31][23].ACLR
rst => reg_file[31][24].ACLR
rst => reg_file[31][25].ACLR
rst => reg_file[31][26].ACLR
rst => reg_file[31][27].ACLR
rst => reg_file[31][28].ACLR
rst => reg_file[31][29].ACLR
rst => reg_file[31][30].ACLR
rst => reg_file[31][31].ACLR


|PLCPU|CPU5STAGE:cpu|ID_stage:id_stage|Immed_Gen_unit:immed_gen
Inst[0] => Immed.DATAB
Inst[0] => Immed.DATAB
Inst[0] => Immed.DATAB
Inst[1] => Immed.DATAB
Inst[1] => Immed.DATAB
Inst[1] => Immed.DATAB
Inst[2] => Immed.DATAB
Inst[2] => Immed.DATAB
Inst[2] => Immed.DATAB
Inst[3] => Immed.DATAB
Inst[3] => Immed.DATAB
Inst[3] => Immed.DATAB
Inst[4] => Immed.DATAB
Inst[4] => Immed.DATAB
Inst[4] => Immed.DATAB
Inst[5] => Immed.DATAB
Inst[5] => Immed.DATAB
Inst[5] => Immed.DATAB
Inst[6] => Immed.DATAB
Inst[6] => Immed.DATAB
Inst[6] => Immed.DATAB
Inst[6] => Immed.DATAB
Inst[7] => Immed.DATAB
Inst[7] => Immed.DATAB
Inst[7] => Immed.DATAB
Inst[7] => Immed.DATAB
Inst[8] => Immed.DATAB
Inst[8] => Immed.DATAB
Inst[8] => Immed.DATAB
Inst[8] => Immed.DATAB
Inst[9] => Immed.DATAB
Inst[9] => Immed.DATAB
Inst[9] => Immed.DATAB
Inst[9] => Immed.DATAB
Inst[10] => Immed.DATAB
Inst[10] => Immed.DATAB
Inst[10] => Immed.DATAB
Inst[10] => Immed.DATAB
Inst[11] => Immed.DATAB
Inst[11] => Immed.DATAB
Inst[11] => Immed.DATAB
Inst[12] => Immed.DATAB
Inst[12] => Immed.DATAB
Inst[12] => Immed.DATAB
Inst[13] => Immed.DATAB
Inst[13] => Immed.DATAB
Inst[13] => Immed.DATAB
Inst[14] => Immed.DATAB
Inst[14] => Immed.DATAB
Inst[14] => Immed.DATAB
Inst[15] => Immed.DATAB
Inst[15] => Immed.DATAB
Inst[15] => Immed.DATAB
Inst[16] => Immed.DATAB
Inst[17] => Immed.DATAB
Inst[18] => Immed.DATAB
Inst[19] => Immed.DATAB
Inst[20] => Immed.DATAB
Inst[21] => Immed.DATAB
Inst[22] => Immed.DATAB
Inst[23] => Immed.DATAB
Inst[24] => Immed.DATAB
Inst[25] => Immed.DATAB
Inst[26] => ~NO_FANOUT~
Inst[27] => ~NO_FANOUT~
Inst[28] => ~NO_FANOUT~
Inst[29] => ~NO_FANOUT~
Inst[30] => ~NO_FANOUT~
Inst[31] => ~NO_FANOUT~
opcode[0] => Equal0.IN6
opcode[0] => Equal1.IN6
opcode[0] => Equal2.IN6
opcode[0] => Equal3.IN3
opcode[0] => Equal4.IN6
opcode[0] => Equal5.IN6
opcode[0] => Equal6.IN2
opcode[0] => Equal7.IN6
opcode[0] => Equal8.IN3
opcode[0] => Equal9.IN4
opcode[0] => Equal10.IN6
opcode[0] => Equal11.IN2
opcode[0] => Equal12.IN6
opcode[1] => Equal0.IN5
opcode[1] => Equal1.IN0
opcode[1] => Equal2.IN5
opcode[1] => Equal3.IN6
opcode[1] => Equal4.IN3
opcode[1] => Equal5.IN1
opcode[1] => Equal6.IN1
opcode[1] => Equal7.IN5
opcode[1] => Equal8.IN2
opcode[1] => Equal9.IN3
opcode[1] => Equal10.IN5
opcode[1] => Equal11.IN6
opcode[1] => Equal12.IN3
opcode[2] => Equal0.IN4
opcode[2] => Equal1.IN5
opcode[2] => Equal2.IN2
opcode[2] => Equal3.IN2
opcode[2] => Equal4.IN2
opcode[2] => Equal5.IN5
opcode[2] => Equal6.IN6
opcode[2] => Equal7.IN4
opcode[2] => Equal8.IN6
opcode[2] => Equal9.IN6
opcode[2] => Equal10.IN1
opcode[2] => Equal11.IN1
opcode[2] => Equal12.IN5
opcode[3] => Equal0.IN3
opcode[3] => Equal1.IN4
opcode[3] => Equal2.IN1
opcode[3] => Equal3.IN1
opcode[3] => Equal4.IN1
opcode[3] => Equal5.IN4
opcode[3] => Equal6.IN5
opcode[3] => Equal7.IN1
opcode[3] => Equal8.IN5
opcode[3] => Equal9.IN2
opcode[3] => Equal10.IN4
opcode[3] => Equal11.IN5
opcode[3] => Equal12.IN2
opcode[4] => Equal0.IN2
opcode[4] => Equal1.IN3
opcode[4] => Equal2.IN4
opcode[4] => Equal3.IN5
opcode[4] => Equal4.IN5
opcode[4] => Equal5.IN3
opcode[4] => Equal6.IN4
opcode[4] => Equal7.IN3
opcode[4] => Equal8.IN4
opcode[4] => Equal9.IN5
opcode[4] => Equal10.IN3
opcode[4] => Equal11.IN4
opcode[4] => Equal12.IN4
opcode[5] => Equal0.IN1
opcode[5] => Equal1.IN2
opcode[5] => Equal2.IN3
opcode[5] => Equal3.IN4
opcode[5] => Equal4.IN4
opcode[5] => Equal5.IN2
opcode[5] => Equal6.IN3
opcode[5] => Equal7.IN2
opcode[5] => Equal8.IN1
opcode[5] => Equal9.IN1
opcode[5] => Equal10.IN2
opcode[5] => Equal11.IN3
opcode[5] => Equal12.IN1
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Immed.OUTPUTSELECT
opcode[6] => Equal0.IN0
opcode[6] => Equal1.IN1
opcode[6] => Equal2.IN0
opcode[6] => Equal3.IN0
opcode[6] => Equal4.IN0
opcode[6] => Equal5.IN0
opcode[6] => Equal6.IN0
opcode[6] => Equal7.IN0
opcode[6] => Equal8.IN0
opcode[6] => Equal9.IN0
opcode[6] => Equal10.IN0
opcode[6] => Equal11.IN0
opcode[6] => Equal12.IN0
Immed[0] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[1] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[2] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[3] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[4] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[5] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[6] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[7] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[8] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[9] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[10] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[11] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[12] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[13] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[14] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[15] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[16] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[17] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[18] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[19] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[20] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[21] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[22] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[23] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[24] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[25] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[26] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[27] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[28] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[29] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[30] <= Immed.DB_MAX_OUTPUT_PORT_TYPE
Immed[31] <= Immed.DB_MAX_OUTPUT_PORT_TYPE


|PLCPU|CPU5STAGE:cpu|ID_stage:id_stage|BranchResolver:BR
PC_src[0] <= PC_src.DB_MAX_OUTPUT_PORT_TYPE
PC_src[1] <= PC_src.DB_MAX_OUTPUT_PORT_TYPE
PC_src[2] <= PC_src.DB_MAX_OUTPUT_PORT_TYPE
exception_flag => PC_src.OUTPUTSELECT
exception_flag => PC_src.OUTPUTSELECT
exception_flag => PC_src.OUTPUTSELECT
opcode[0] => Equal0.IN6
opcode[0] => Equal1.IN6
opcode[0] => Equal2.IN2
opcode[0] => Equal3.IN6
opcode[0] => Equal4.IN2
opcode[0] => Equal5.IN6
opcode[1] => Equal0.IN5
opcode[1] => Equal1.IN5
opcode[1] => Equal2.IN6
opcode[1] => Equal3.IN1
opcode[1] => Equal4.IN1
opcode[1] => Equal5.IN5
opcode[2] => Equal0.IN4
opcode[2] => Equal1.IN1
opcode[2] => Equal2.IN1
opcode[2] => Equal3.IN5
opcode[2] => Equal4.IN6
opcode[2] => Equal5.IN4
opcode[3] => Equal0.IN3
opcode[3] => Equal1.IN4
opcode[3] => Equal2.IN5
opcode[3] => Equal3.IN4
opcode[3] => Equal4.IN5
opcode[3] => Equal5.IN0
opcode[4] => Equal0.IN2
opcode[4] => Equal1.IN3
opcode[4] => Equal2.IN4
opcode[4] => Equal3.IN3
opcode[4] => Equal4.IN4
opcode[4] => Equal5.IN3
opcode[5] => Equal0.IN1
opcode[5] => Equal1.IN2
opcode[5] => Equal2.IN3
opcode[5] => Equal3.IN2
opcode[5] => Equal4.IN3
opcode[5] => Equal5.IN2
opcode[6] => Equal0.IN0
opcode[6] => Equal1.IN0
opcode[6] => Equal2.IN0
opcode[6] => Equal3.IN0
opcode[6] => Equal4.IN0
opcode[6] => Equal5.IN1
Wrong_prediction => PC_src.OUTPUTSELECT
Wrong_prediction => PC_src.OUTPUTSELECT
Wrong_prediction => PC_src.DATAA
rst => ~NO_FANOUT~


|PLCPU|CPU5STAGE:cpu|ID_stage:id_stage|control_unit:cu
opcode[0] => Equal0.IN6
opcode[0] => Equal1.IN4
opcode[0] => Equal2.IN6
opcode[0] => Equal3.IN2
opcode[0] => Equal4.IN6
opcode[0] => Equal5.IN3
opcode[1] => Equal0.IN5
opcode[1] => Equal1.IN3
opcode[1] => Equal2.IN5
opcode[1] => Equal3.IN6
opcode[1] => Equal4.IN1
opcode[1] => Equal5.IN2
opcode[2] => Equal0.IN4
opcode[2] => Equal1.IN6
opcode[2] => Equal2.IN1
opcode[2] => Equal3.IN1
opcode[2] => Equal4.IN5
opcode[2] => Equal5.IN6
opcode[3] => Equal0.IN0
opcode[3] => Equal1.IN2
opcode[3] => Equal2.IN4
opcode[3] => Equal3.IN5
opcode[3] => Equal4.IN4
opcode[3] => Equal5.IN5
opcode[4] => Equal0.IN3
opcode[4] => Equal1.IN5
opcode[4] => Equal2.IN3
opcode[4] => Equal3.IN4
opcode[4] => Equal4.IN3
opcode[4] => Equal5.IN4
opcode[5] => Equal0.IN2
opcode[5] => Equal1.IN1
opcode[5] => Equal2.IN2
opcode[5] => Equal3.IN3
opcode[5] => Equal4.IN2
opcode[5] => Equal5.IN1
opcode[6] => Equal0.IN1
opcode[6] => Equal1.IN0
opcode[6] => Equal2.IN0
opcode[6] => Equal3.IN0
opcode[6] => Equal4.IN0
opcode[6] => Equal5.IN0
regwrite <= always0.DB_MAX_OUTPUT_PORT_TYPE
memread <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
memwrite <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|PLCPU|CPU5STAGE:cpu|ID_stage:id_stage|StallDetectionUnit:SDU
Wrong_prediction => ~NO_FANOUT~
if_id_opcode[0] => Equal2.IN6
if_id_opcode[1] => Equal2.IN5
if_id_opcode[2] => Equal2.IN4
if_id_opcode[3] => Equal2.IN0
if_id_opcode[4] => Equal2.IN3
if_id_opcode[5] => Equal2.IN2
if_id_opcode[6] => Equal2.IN1
EX_memread => always0.IN1
if_id_rs1[0] => Equal0.IN4
if_id_rs1[1] => Equal0.IN3
if_id_rs1[2] => Equal0.IN2
if_id_rs1[3] => Equal0.IN1
if_id_rs1[4] => Equal0.IN0
if_id_rs2[0] => Equal1.IN4
if_id_rs2[1] => Equal1.IN3
if_id_rs2[2] => Equal1.IN2
if_id_rs2[3] => Equal1.IN1
if_id_rs2[4] => Equal1.IN0
id_ex_rd[0] => Equal0.IN9
id_ex_rd[0] => Equal1.IN9
id_ex_rd[1] => Equal0.IN8
id_ex_rd[1] => Equal1.IN8
id_ex_rd[2] => Equal0.IN7
id_ex_rd[2] => Equal1.IN7
id_ex_rd[3] => Equal0.IN6
id_ex_rd[3] => Equal1.IN6
id_ex_rd[4] => Equal0.IN5
id_ex_rd[4] => Equal1.IN5
PC_Write <= PC_Write.DB_MAX_OUTPUT_PORT_TYPE
if_id_Write <= always0.DB_MAX_OUTPUT_PORT_TYPE
if_id_flush <= if_id_flush.DB_MAX_OUTPUT_PORT_TYPE
id_ex_flush <= always0.DB_MAX_OUTPUT_PORT_TYPE


|PLCPU|CPU5STAGE:cpu|ID_EX_buffer:id_ex_buffer
ID_opcode[0] => EX_opcode.DATAB
ID_opcode[1] => EX_opcode.DATAB
ID_opcode[2] => EX_opcode.DATAB
ID_opcode[3] => EX_opcode.DATAB
ID_opcode[4] => EX_opcode.DATAB
ID_opcode[5] => EX_opcode.DATAB
ID_opcode[6] => EX_opcode.DATAB
ID_rs1_ind[0] => EX_rs1_ind.DATAB
ID_rs1_ind[1] => EX_rs1_ind.DATAB
ID_rs1_ind[2] => EX_rs1_ind.DATAB
ID_rs1_ind[3] => EX_rs1_ind.DATAB
ID_rs1_ind[4] => EX_rs1_ind.DATAB
ID_rs2_ind[0] => EX_rs2_ind.DATAB
ID_rs2_ind[1] => EX_rs2_ind.DATAB
ID_rs2_ind[2] => EX_rs2_ind.DATAB
ID_rs2_ind[3] => EX_rs2_ind.DATAB
ID_rs2_ind[4] => EX_rs2_ind.DATAB
ID_rd_ind[0] => EX_rd_ind.DATAB
ID_rd_ind[1] => EX_rd_ind.DATAB
ID_rd_ind[2] => EX_rd_ind.DATAB
ID_rd_ind[3] => EX_rd_ind.DATAB
ID_rd_ind[4] => EX_rd_ind.DATAB
ID_PC[0] => Add0.IN64
ID_PC[0] => EX_PC.DATAB
ID_PC[1] => Add0.IN63
ID_PC[1] => EX_PC.DATAB
ID_PC[2] => Add0.IN62
ID_PC[2] => EX_PC.DATAB
ID_PC[3] => Add0.IN61
ID_PC[3] => EX_PC.DATAB
ID_PC[4] => Add0.IN60
ID_PC[4] => EX_PC.DATAB
ID_PC[5] => Add0.IN59
ID_PC[5] => EX_PC.DATAB
ID_PC[6] => Add0.IN58
ID_PC[6] => EX_PC.DATAB
ID_PC[7] => Add0.IN57
ID_PC[7] => EX_PC.DATAB
ID_PC[8] => Add0.IN56
ID_PC[8] => EX_PC.DATAB
ID_PC[9] => Add0.IN55
ID_PC[9] => EX_PC.DATAB
ID_PC[10] => Add0.IN54
ID_PC[10] => EX_PC.DATAB
ID_PC[11] => Add0.IN53
ID_PC[11] => EX_PC.DATAB
ID_PC[12] => Add0.IN52
ID_PC[12] => EX_PC.DATAB
ID_PC[13] => Add0.IN51
ID_PC[13] => EX_PC.DATAB
ID_PC[14] => Add0.IN50
ID_PC[14] => EX_PC.DATAB
ID_PC[15] => Add0.IN49
ID_PC[15] => EX_PC.DATAB
ID_PC[16] => Add0.IN48
ID_PC[16] => EX_PC.DATAB
ID_PC[17] => Add0.IN47
ID_PC[17] => EX_PC.DATAB
ID_PC[18] => Add0.IN46
ID_PC[18] => EX_PC.DATAB
ID_PC[19] => Add0.IN45
ID_PC[19] => EX_PC.DATAB
ID_PC[20] => Add0.IN44
ID_PC[20] => EX_PC.DATAB
ID_PC[21] => Add0.IN43
ID_PC[21] => EX_PC.DATAB
ID_PC[22] => Add0.IN42
ID_PC[22] => EX_PC.DATAB
ID_PC[23] => Add0.IN41
ID_PC[23] => EX_PC.DATAB
ID_PC[24] => Add0.IN40
ID_PC[24] => EX_PC.DATAB
ID_PC[25] => Add0.IN39
ID_PC[25] => EX_PC.DATAB
ID_PC[26] => Add0.IN38
ID_PC[26] => EX_PC.DATAB
ID_PC[27] => Add0.IN37
ID_PC[27] => EX_PC.DATAB
ID_PC[28] => Add0.IN36
ID_PC[28] => EX_PC.DATAB
ID_PC[29] => Add0.IN35
ID_PC[29] => EX_PC.DATAB
ID_PC[30] => Add0.IN34
ID_PC[30] => EX_PC.DATAB
ID_PC[31] => Add0.IN33
ID_PC[31] => EX_PC.DATAB
ID_INST[0] => EX_INST.DATAB
ID_INST[1] => EX_INST.DATAB
ID_INST[2] => EX_INST.DATAB
ID_INST[3] => EX_INST.DATAB
ID_INST[4] => EX_INST.DATAB
ID_INST[5] => EX_INST.DATAB
ID_INST[6] => EX_INST.DATAB
ID_INST[7] => EX_INST.DATAB
ID_INST[8] => EX_INST.DATAB
ID_INST[9] => EX_INST.DATAB
ID_INST[10] => EX_INST.DATAB
ID_INST[11] => EX_INST.DATAB
ID_INST[12] => EX_INST.DATAB
ID_INST[13] => EX_INST.DATAB
ID_INST[14] => EX_INST.DATAB
ID_INST[15] => EX_INST.DATAB
ID_INST[16] => EX_INST.DATAB
ID_INST[17] => EX_INST.DATAB
ID_INST[18] => EX_INST.DATAB
ID_INST[19] => EX_INST.DATAB
ID_INST[20] => EX_INST.DATAB
ID_INST[21] => EX_INST.DATAB
ID_INST[22] => EX_INST.DATAB
ID_INST[23] => EX_INST.DATAB
ID_INST[24] => EX_INST.DATAB
ID_INST[25] => EX_INST.DATAB
ID_INST[26] => EX_INST.DATAB
ID_INST[27] => EX_INST.DATAB
ID_INST[28] => EX_INST.DATAB
ID_INST[29] => EX_INST.DATAB
ID_INST[30] => EX_INST.DATAB
ID_INST[31] => EX_INST.DATAB
ID_Immed[0] => EX_Immed.DATAB
ID_Immed[1] => EX_Immed.DATAB
ID_Immed[2] => EX_Immed.DATAB
ID_Immed[3] => EX_Immed.DATAB
ID_Immed[4] => EX_Immed.DATAB
ID_Immed[5] => EX_Immed.DATAB
ID_Immed[6] => EX_Immed.DATAB
ID_Immed[7] => EX_Immed.DATAB
ID_Immed[8] => EX_Immed.DATAB
ID_Immed[9] => EX_Immed.DATAB
ID_Immed[10] => EX_Immed.DATAB
ID_Immed[11] => EX_Immed.DATAB
ID_Immed[12] => EX_Immed.DATAB
ID_Immed[13] => EX_Immed.DATAB
ID_Immed[14] => EX_Immed.DATAB
ID_Immed[15] => EX_Immed.DATAB
ID_Immed[16] => EX_Immed.DATAB
ID_Immed[17] => EX_Immed.DATAB
ID_Immed[18] => EX_Immed.DATAB
ID_Immed[19] => EX_Immed.DATAB
ID_Immed[20] => EX_Immed.DATAB
ID_Immed[21] => EX_Immed.DATAB
ID_Immed[22] => EX_Immed.DATAB
ID_Immed[23] => EX_Immed.DATAB
ID_Immed[24] => EX_Immed.DATAB
ID_Immed[25] => EX_Immed.DATAB
ID_Immed[26] => EX_Immed.DATAB
ID_Immed[27] => EX_Immed.DATAB
ID_Immed[28] => EX_Immed.DATAB
ID_Immed[29] => EX_Immed.DATAB
ID_Immed[30] => EX_Immed.DATAB
ID_Immed[31] => EX_Immed.DATAB
ID_rs1[0] => EX_rs1.DATAB
ID_rs1[1] => EX_rs1.DATAB
ID_rs1[2] => EX_rs1.DATAB
ID_rs1[3] => EX_rs1.DATAB
ID_rs1[4] => EX_rs1.DATAB
ID_rs1[5] => EX_rs1.DATAB
ID_rs1[6] => EX_rs1.DATAB
ID_rs1[7] => EX_rs1.DATAB
ID_rs1[8] => EX_rs1.DATAB
ID_rs1[9] => EX_rs1.DATAB
ID_rs1[10] => EX_rs1.DATAB
ID_rs1[11] => EX_rs1.DATAB
ID_rs1[12] => EX_rs1.DATAB
ID_rs1[13] => EX_rs1.DATAB
ID_rs1[14] => EX_rs1.DATAB
ID_rs1[15] => EX_rs1.DATAB
ID_rs1[16] => EX_rs1.DATAB
ID_rs1[17] => EX_rs1.DATAB
ID_rs1[18] => EX_rs1.DATAB
ID_rs1[19] => EX_rs1.DATAB
ID_rs1[20] => EX_rs1.DATAB
ID_rs1[21] => EX_rs1.DATAB
ID_rs1[22] => EX_rs1.DATAB
ID_rs1[23] => EX_rs1.DATAB
ID_rs1[24] => EX_rs1.DATAB
ID_rs1[25] => EX_rs1.DATAB
ID_rs1[26] => EX_rs1.DATAB
ID_rs1[27] => EX_rs1.DATAB
ID_rs1[28] => EX_rs1.DATAB
ID_rs1[29] => EX_rs1.DATAB
ID_rs1[30] => EX_rs1.DATAB
ID_rs1[31] => EX_rs1.DATAB
ID_rs2[0] => EX_rs2.DATAB
ID_rs2[1] => EX_rs2.DATAB
ID_rs2[2] => EX_rs2.DATAB
ID_rs2[3] => EX_rs2.DATAB
ID_rs2[4] => EX_rs2.DATAB
ID_rs2[5] => EX_rs2.DATAB
ID_rs2[6] => EX_rs2.DATAB
ID_rs2[7] => EX_rs2.DATAB
ID_rs2[8] => EX_rs2.DATAB
ID_rs2[9] => EX_rs2.DATAB
ID_rs2[10] => EX_rs2.DATAB
ID_rs2[11] => EX_rs2.DATAB
ID_rs2[12] => EX_rs2.DATAB
ID_rs2[13] => EX_rs2.DATAB
ID_rs2[14] => EX_rs2.DATAB
ID_rs2[15] => EX_rs2.DATAB
ID_rs2[16] => EX_rs2.DATAB
ID_rs2[17] => EX_rs2.DATAB
ID_rs2[18] => EX_rs2.DATAB
ID_rs2[19] => EX_rs2.DATAB
ID_rs2[20] => EX_rs2.DATAB
ID_rs2[21] => EX_rs2.DATAB
ID_rs2[22] => EX_rs2.DATAB
ID_rs2[23] => EX_rs2.DATAB
ID_rs2[24] => EX_rs2.DATAB
ID_rs2[25] => EX_rs2.DATAB
ID_rs2[26] => EX_rs2.DATAB
ID_rs2[27] => EX_rs2.DATAB
ID_rs2[28] => EX_rs2.DATAB
ID_rs2[29] => EX_rs2.DATAB
ID_rs2[30] => EX_rs2.DATAB
ID_rs2[31] => EX_rs2.DATAB
ID_regwrite => EX_regwrite.DATAB
ID_memread => EX_memread.DATAB
ID_memwrite => EX_memwrite.DATAB
clk => EX_PFC[0]~reg0.CLK
clk => EX_PFC[1]~reg0.CLK
clk => EX_PFC[2]~reg0.CLK
clk => EX_PFC[3]~reg0.CLK
clk => EX_PFC[4]~reg0.CLK
clk => EX_PFC[5]~reg0.CLK
clk => EX_PFC[6]~reg0.CLK
clk => EX_PFC[7]~reg0.CLK
clk => EX_PFC[8]~reg0.CLK
clk => EX_PFC[9]~reg0.CLK
clk => EX_PFC[10]~reg0.CLK
clk => EX_PFC[11]~reg0.CLK
clk => EX_PFC[12]~reg0.CLK
clk => EX_PFC[13]~reg0.CLK
clk => EX_PFC[14]~reg0.CLK
clk => EX_PFC[15]~reg0.CLK
clk => EX_PFC[16]~reg0.CLK
clk => EX_PFC[17]~reg0.CLK
clk => EX_PFC[18]~reg0.CLK
clk => EX_PFC[19]~reg0.CLK
clk => EX_PFC[20]~reg0.CLK
clk => EX_PFC[21]~reg0.CLK
clk => EX_PFC[22]~reg0.CLK
clk => EX_PFC[23]~reg0.CLK
clk => EX_PFC[24]~reg0.CLK
clk => EX_PFC[25]~reg0.CLK
clk => EX_PFC[26]~reg0.CLK
clk => EX_PFC[27]~reg0.CLK
clk => EX_PFC[28]~reg0.CLK
clk => EX_PFC[29]~reg0.CLK
clk => EX_PFC[30]~reg0.CLK
clk => EX_PFC[31]~reg0.CLK
clk => EX_memwrite~reg0.CLK
clk => EX_memread~reg0.CLK
clk => EX_regwrite~reg0.CLK
clk => EX_rs2[0]~reg0.CLK
clk => EX_rs2[1]~reg0.CLK
clk => EX_rs2[2]~reg0.CLK
clk => EX_rs2[3]~reg0.CLK
clk => EX_rs2[4]~reg0.CLK
clk => EX_rs2[5]~reg0.CLK
clk => EX_rs2[6]~reg0.CLK
clk => EX_rs2[7]~reg0.CLK
clk => EX_rs2[8]~reg0.CLK
clk => EX_rs2[9]~reg0.CLK
clk => EX_rs2[10]~reg0.CLK
clk => EX_rs2[11]~reg0.CLK
clk => EX_rs2[12]~reg0.CLK
clk => EX_rs2[13]~reg0.CLK
clk => EX_rs2[14]~reg0.CLK
clk => EX_rs2[15]~reg0.CLK
clk => EX_rs2[16]~reg0.CLK
clk => EX_rs2[17]~reg0.CLK
clk => EX_rs2[18]~reg0.CLK
clk => EX_rs2[19]~reg0.CLK
clk => EX_rs2[20]~reg0.CLK
clk => EX_rs2[21]~reg0.CLK
clk => EX_rs2[22]~reg0.CLK
clk => EX_rs2[23]~reg0.CLK
clk => EX_rs2[24]~reg0.CLK
clk => EX_rs2[25]~reg0.CLK
clk => EX_rs2[26]~reg0.CLK
clk => EX_rs2[27]~reg0.CLK
clk => EX_rs2[28]~reg0.CLK
clk => EX_rs2[29]~reg0.CLK
clk => EX_rs2[30]~reg0.CLK
clk => EX_rs2[31]~reg0.CLK
clk => EX_rs1[0]~reg0.CLK
clk => EX_rs1[1]~reg0.CLK
clk => EX_rs1[2]~reg0.CLK
clk => EX_rs1[3]~reg0.CLK
clk => EX_rs1[4]~reg0.CLK
clk => EX_rs1[5]~reg0.CLK
clk => EX_rs1[6]~reg0.CLK
clk => EX_rs1[7]~reg0.CLK
clk => EX_rs1[8]~reg0.CLK
clk => EX_rs1[9]~reg0.CLK
clk => EX_rs1[10]~reg0.CLK
clk => EX_rs1[11]~reg0.CLK
clk => EX_rs1[12]~reg0.CLK
clk => EX_rs1[13]~reg0.CLK
clk => EX_rs1[14]~reg0.CLK
clk => EX_rs1[15]~reg0.CLK
clk => EX_rs1[16]~reg0.CLK
clk => EX_rs1[17]~reg0.CLK
clk => EX_rs1[18]~reg0.CLK
clk => EX_rs1[19]~reg0.CLK
clk => EX_rs1[20]~reg0.CLK
clk => EX_rs1[21]~reg0.CLK
clk => EX_rs1[22]~reg0.CLK
clk => EX_rs1[23]~reg0.CLK
clk => EX_rs1[24]~reg0.CLK
clk => EX_rs1[25]~reg0.CLK
clk => EX_rs1[26]~reg0.CLK
clk => EX_rs1[27]~reg0.CLK
clk => EX_rs1[28]~reg0.CLK
clk => EX_rs1[29]~reg0.CLK
clk => EX_rs1[30]~reg0.CLK
clk => EX_rs1[31]~reg0.CLK
clk => EX_Immed[0]~reg0.CLK
clk => EX_Immed[1]~reg0.CLK
clk => EX_Immed[2]~reg0.CLK
clk => EX_Immed[3]~reg0.CLK
clk => EX_Immed[4]~reg0.CLK
clk => EX_Immed[5]~reg0.CLK
clk => EX_Immed[6]~reg0.CLK
clk => EX_Immed[7]~reg0.CLK
clk => EX_Immed[8]~reg0.CLK
clk => EX_Immed[9]~reg0.CLK
clk => EX_Immed[10]~reg0.CLK
clk => EX_Immed[11]~reg0.CLK
clk => EX_Immed[12]~reg0.CLK
clk => EX_Immed[13]~reg0.CLK
clk => EX_Immed[14]~reg0.CLK
clk => EX_Immed[15]~reg0.CLK
clk => EX_Immed[16]~reg0.CLK
clk => EX_Immed[17]~reg0.CLK
clk => EX_Immed[18]~reg0.CLK
clk => EX_Immed[19]~reg0.CLK
clk => EX_Immed[20]~reg0.CLK
clk => EX_Immed[21]~reg0.CLK
clk => EX_Immed[22]~reg0.CLK
clk => EX_Immed[23]~reg0.CLK
clk => EX_Immed[24]~reg0.CLK
clk => EX_Immed[25]~reg0.CLK
clk => EX_Immed[26]~reg0.CLK
clk => EX_Immed[27]~reg0.CLK
clk => EX_Immed[28]~reg0.CLK
clk => EX_Immed[29]~reg0.CLK
clk => EX_Immed[30]~reg0.CLK
clk => EX_Immed[31]~reg0.CLK
clk => EX_INST[0]~reg0.CLK
clk => EX_INST[1]~reg0.CLK
clk => EX_INST[2]~reg0.CLK
clk => EX_INST[3]~reg0.CLK
clk => EX_INST[4]~reg0.CLK
clk => EX_INST[5]~reg0.CLK
clk => EX_INST[6]~reg0.CLK
clk => EX_INST[7]~reg0.CLK
clk => EX_INST[8]~reg0.CLK
clk => EX_INST[9]~reg0.CLK
clk => EX_INST[10]~reg0.CLK
clk => EX_INST[11]~reg0.CLK
clk => EX_INST[12]~reg0.CLK
clk => EX_INST[13]~reg0.CLK
clk => EX_INST[14]~reg0.CLK
clk => EX_INST[15]~reg0.CLK
clk => EX_INST[16]~reg0.CLK
clk => EX_INST[17]~reg0.CLK
clk => EX_INST[18]~reg0.CLK
clk => EX_INST[19]~reg0.CLK
clk => EX_INST[20]~reg0.CLK
clk => EX_INST[21]~reg0.CLK
clk => EX_INST[22]~reg0.CLK
clk => EX_INST[23]~reg0.CLK
clk => EX_INST[24]~reg0.CLK
clk => EX_INST[25]~reg0.CLK
clk => EX_INST[26]~reg0.CLK
clk => EX_INST[27]~reg0.CLK
clk => EX_INST[28]~reg0.CLK
clk => EX_INST[29]~reg0.CLK
clk => EX_INST[30]~reg0.CLK
clk => EX_INST[31]~reg0.CLK
clk => EX_PC[0]~reg0.CLK
clk => EX_PC[1]~reg0.CLK
clk => EX_PC[2]~reg0.CLK
clk => EX_PC[3]~reg0.CLK
clk => EX_PC[4]~reg0.CLK
clk => EX_PC[5]~reg0.CLK
clk => EX_PC[6]~reg0.CLK
clk => EX_PC[7]~reg0.CLK
clk => EX_PC[8]~reg0.CLK
clk => EX_PC[9]~reg0.CLK
clk => EX_PC[10]~reg0.CLK
clk => EX_PC[11]~reg0.CLK
clk => EX_PC[12]~reg0.CLK
clk => EX_PC[13]~reg0.CLK
clk => EX_PC[14]~reg0.CLK
clk => EX_PC[15]~reg0.CLK
clk => EX_PC[16]~reg0.CLK
clk => EX_PC[17]~reg0.CLK
clk => EX_PC[18]~reg0.CLK
clk => EX_PC[19]~reg0.CLK
clk => EX_PC[20]~reg0.CLK
clk => EX_PC[21]~reg0.CLK
clk => EX_PC[22]~reg0.CLK
clk => EX_PC[23]~reg0.CLK
clk => EX_PC[24]~reg0.CLK
clk => EX_PC[25]~reg0.CLK
clk => EX_PC[26]~reg0.CLK
clk => EX_PC[27]~reg0.CLK
clk => EX_PC[28]~reg0.CLK
clk => EX_PC[29]~reg0.CLK
clk => EX_PC[30]~reg0.CLK
clk => EX_PC[31]~reg0.CLK
clk => EX_rd_ind[0]~reg0.CLK
clk => EX_rd_ind[1]~reg0.CLK
clk => EX_rd_ind[2]~reg0.CLK
clk => EX_rd_ind[3]~reg0.CLK
clk => EX_rd_ind[4]~reg0.CLK
clk => EX_rs2_ind[0]~reg0.CLK
clk => EX_rs2_ind[1]~reg0.CLK
clk => EX_rs2_ind[2]~reg0.CLK
clk => EX_rs2_ind[3]~reg0.CLK
clk => EX_rs2_ind[4]~reg0.CLK
clk => EX_rs1_ind[0]~reg0.CLK
clk => EX_rs1_ind[1]~reg0.CLK
clk => EX_rs1_ind[2]~reg0.CLK
clk => EX_rs1_ind[3]~reg0.CLK
clk => EX_rs1_ind[4]~reg0.CLK
clk => EX_opcode[0]~reg0.CLK
clk => EX_opcode[1]~reg0.CLK
clk => EX_opcode[2]~reg0.CLK
clk => EX_opcode[3]~reg0.CLK
clk => EX_opcode[4]~reg0.CLK
clk => EX_opcode[5]~reg0.CLK
clk => EX_opcode[6]~reg0.CLK
ID_FLUSH => EX_opcode.OUTPUTSELECT
ID_FLUSH => EX_opcode.OUTPUTSELECT
ID_FLUSH => EX_opcode.OUTPUTSELECT
ID_FLUSH => EX_opcode.OUTPUTSELECT
ID_FLUSH => EX_opcode.OUTPUTSELECT
ID_FLUSH => EX_opcode.OUTPUTSELECT
ID_FLUSH => EX_opcode.OUTPUTSELECT
ID_FLUSH => EX_rs1_ind.OUTPUTSELECT
ID_FLUSH => EX_rs1_ind.OUTPUTSELECT
ID_FLUSH => EX_rs1_ind.OUTPUTSELECT
ID_FLUSH => EX_rs1_ind.OUTPUTSELECT
ID_FLUSH => EX_rs1_ind.OUTPUTSELECT
ID_FLUSH => EX_rs2_ind.OUTPUTSELECT
ID_FLUSH => EX_rs2_ind.OUTPUTSELECT
ID_FLUSH => EX_rs2_ind.OUTPUTSELECT
ID_FLUSH => EX_rs2_ind.OUTPUTSELECT
ID_FLUSH => EX_rs2_ind.OUTPUTSELECT
ID_FLUSH => EX_rd_ind.OUTPUTSELECT
ID_FLUSH => EX_rd_ind.OUTPUTSELECT
ID_FLUSH => EX_rd_ind.OUTPUTSELECT
ID_FLUSH => EX_rd_ind.OUTPUTSELECT
ID_FLUSH => EX_rd_ind.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_PC.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_INST.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_Immed.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs1.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_rs2.OUTPUTSELECT
ID_FLUSH => EX_regwrite.OUTPUTSELECT
ID_FLUSH => EX_memread.OUTPUTSELECT
ID_FLUSH => EX_memwrite.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_FLUSH => EX_PFC.OUTPUTSELECT
ID_PFC[0] => ~NO_FANOUT~
ID_PFC[1] => ~NO_FANOUT~
ID_PFC[2] => ~NO_FANOUT~
ID_PFC[3] => ~NO_FANOUT~
ID_PFC[4] => ~NO_FANOUT~
ID_PFC[5] => ~NO_FANOUT~
ID_PFC[6] => ~NO_FANOUT~
ID_PFC[7] => ~NO_FANOUT~
ID_PFC[8] => ~NO_FANOUT~
ID_PFC[9] => ~NO_FANOUT~
ID_PFC[10] => ~NO_FANOUT~
ID_PFC[11] => ~NO_FANOUT~
ID_PFC[12] => ~NO_FANOUT~
ID_PFC[13] => ~NO_FANOUT~
ID_PFC[14] => ~NO_FANOUT~
ID_PFC[15] => ~NO_FANOUT~
ID_PFC[16] => ~NO_FANOUT~
ID_PFC[17] => ~NO_FANOUT~
ID_PFC[18] => ~NO_FANOUT~
ID_PFC[19] => ~NO_FANOUT~
ID_PFC[20] => ~NO_FANOUT~
ID_PFC[21] => ~NO_FANOUT~
ID_PFC[22] => ~NO_FANOUT~
ID_PFC[23] => ~NO_FANOUT~
ID_PFC[24] => ~NO_FANOUT~
ID_PFC[25] => ~NO_FANOUT~
ID_PFC[26] => ~NO_FANOUT~
ID_PFC[27] => ~NO_FANOUT~
ID_PFC[28] => ~NO_FANOUT~
ID_PFC[29] => ~NO_FANOUT~
ID_PFC[30] => ~NO_FANOUT~
ID_PFC[31] => ~NO_FANOUT~
EX_opcode[0] <= EX_opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_opcode[1] <= EX_opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_opcode[2] <= EX_opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_opcode[3] <= EX_opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_opcode[4] <= EX_opcode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_opcode[5] <= EX_opcode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_opcode[6] <= EX_opcode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1_ind[0] <= EX_rs1_ind[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1_ind[1] <= EX_rs1_ind[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1_ind[2] <= EX_rs1_ind[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1_ind[3] <= EX_rs1_ind[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1_ind[4] <= EX_rs1_ind[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2_ind[0] <= EX_rs2_ind[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2_ind[1] <= EX_rs2_ind[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2_ind[2] <= EX_rs2_ind[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2_ind[3] <= EX_rs2_ind[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2_ind[4] <= EX_rs2_ind[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rd_ind[0] <= EX_rd_ind[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rd_ind[1] <= EX_rd_ind[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rd_ind[2] <= EX_rd_ind[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rd_ind[3] <= EX_rd_ind[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rd_ind[4] <= EX_rd_ind[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[0] <= EX_PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[1] <= EX_PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[2] <= EX_PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[3] <= EX_PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[4] <= EX_PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[5] <= EX_PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[6] <= EX_PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[7] <= EX_PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[8] <= EX_PC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[9] <= EX_PC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[10] <= EX_PC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[11] <= EX_PC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[12] <= EX_PC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[13] <= EX_PC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[14] <= EX_PC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[15] <= EX_PC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[16] <= EX_PC[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[17] <= EX_PC[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[18] <= EX_PC[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[19] <= EX_PC[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[20] <= EX_PC[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[21] <= EX_PC[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[22] <= EX_PC[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[23] <= EX_PC[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[24] <= EX_PC[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[25] <= EX_PC[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[26] <= EX_PC[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[27] <= EX_PC[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[28] <= EX_PC[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[29] <= EX_PC[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[30] <= EX_PC[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PC[31] <= EX_PC[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[0] <= EX_INST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[1] <= EX_INST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[2] <= EX_INST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[3] <= EX_INST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[4] <= EX_INST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[5] <= EX_INST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[6] <= EX_INST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[7] <= EX_INST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[8] <= EX_INST[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[9] <= EX_INST[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[10] <= EX_INST[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[11] <= EX_INST[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[12] <= EX_INST[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[13] <= EX_INST[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[14] <= EX_INST[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[15] <= EX_INST[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[16] <= EX_INST[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[17] <= EX_INST[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[18] <= EX_INST[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[19] <= EX_INST[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[20] <= EX_INST[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[21] <= EX_INST[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[22] <= EX_INST[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[23] <= EX_INST[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[24] <= EX_INST[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[25] <= EX_INST[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[26] <= EX_INST[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[27] <= EX_INST[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[28] <= EX_INST[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[29] <= EX_INST[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[30] <= EX_INST[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_INST[31] <= EX_INST[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[0] <= EX_Immed[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[1] <= EX_Immed[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[2] <= EX_Immed[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[3] <= EX_Immed[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[4] <= EX_Immed[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[5] <= EX_Immed[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[6] <= EX_Immed[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[7] <= EX_Immed[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[8] <= EX_Immed[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[9] <= EX_Immed[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[10] <= EX_Immed[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[11] <= EX_Immed[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[12] <= EX_Immed[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[13] <= EX_Immed[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[14] <= EX_Immed[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[15] <= EX_Immed[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[16] <= EX_Immed[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[17] <= EX_Immed[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[18] <= EX_Immed[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[19] <= EX_Immed[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[20] <= EX_Immed[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[21] <= EX_Immed[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[22] <= EX_Immed[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[23] <= EX_Immed[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[24] <= EX_Immed[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[25] <= EX_Immed[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[26] <= EX_Immed[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[27] <= EX_Immed[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[28] <= EX_Immed[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[29] <= EX_Immed[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[30] <= EX_Immed[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immed[31] <= EX_Immed[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[0] <= EX_rs1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[1] <= EX_rs1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[2] <= EX_rs1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[3] <= EX_rs1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[4] <= EX_rs1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[5] <= EX_rs1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[6] <= EX_rs1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[7] <= EX_rs1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[8] <= EX_rs1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[9] <= EX_rs1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[10] <= EX_rs1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[11] <= EX_rs1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[12] <= EX_rs1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[13] <= EX_rs1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[14] <= EX_rs1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[15] <= EX_rs1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[16] <= EX_rs1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[17] <= EX_rs1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[18] <= EX_rs1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[19] <= EX_rs1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[20] <= EX_rs1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[21] <= EX_rs1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[22] <= EX_rs1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[23] <= EX_rs1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[24] <= EX_rs1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[25] <= EX_rs1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[26] <= EX_rs1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[27] <= EX_rs1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[28] <= EX_rs1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[29] <= EX_rs1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[30] <= EX_rs1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs1[31] <= EX_rs1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[0] <= EX_rs2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[1] <= EX_rs2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[2] <= EX_rs2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[3] <= EX_rs2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[4] <= EX_rs2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[5] <= EX_rs2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[6] <= EX_rs2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[7] <= EX_rs2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[8] <= EX_rs2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[9] <= EX_rs2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[10] <= EX_rs2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[11] <= EX_rs2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[12] <= EX_rs2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[13] <= EX_rs2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[14] <= EX_rs2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[15] <= EX_rs2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[16] <= EX_rs2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[17] <= EX_rs2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[18] <= EX_rs2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[19] <= EX_rs2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[20] <= EX_rs2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[21] <= EX_rs2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[22] <= EX_rs2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[23] <= EX_rs2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[24] <= EX_rs2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[25] <= EX_rs2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[26] <= EX_rs2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[27] <= EX_rs2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[28] <= EX_rs2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[29] <= EX_rs2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[30] <= EX_rs2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_rs2[31] <= EX_rs2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_regwrite <= EX_regwrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_memread <= EX_memread~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_memwrite <= EX_memwrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[0] <= EX_PFC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[1] <= EX_PFC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[2] <= EX_PFC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[3] <= EX_PFC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[4] <= EX_PFC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[5] <= EX_PFC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[6] <= EX_PFC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[7] <= EX_PFC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[8] <= EX_PFC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[9] <= EX_PFC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[10] <= EX_PFC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[11] <= EX_PFC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[12] <= EX_PFC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[13] <= EX_PFC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[14] <= EX_PFC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[15] <= EX_PFC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[16] <= EX_PFC[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[17] <= EX_PFC[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[18] <= EX_PFC[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[19] <= EX_PFC[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[20] <= EX_PFC[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[21] <= EX_PFC[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[22] <= EX_PFC[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[23] <= EX_PFC[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[24] <= EX_PFC[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[25] <= EX_PFC[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[26] <= EX_PFC[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[27] <= EX_PFC[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[28] <= EX_PFC[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[29] <= EX_PFC[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[30] <= EX_PFC[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC[31] <= EX_PFC[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => EX_memwrite~reg0.ACLR
rst => EX_memread~reg0.ACLR
rst => EX_regwrite~reg0.ACLR
rst => EX_rs2[0]~reg0.ACLR
rst => EX_rs2[1]~reg0.ACLR
rst => EX_rs2[2]~reg0.ACLR
rst => EX_rs2[3]~reg0.ACLR
rst => EX_rs2[4]~reg0.ACLR
rst => EX_rs2[5]~reg0.ACLR
rst => EX_rs2[6]~reg0.ACLR
rst => EX_rs2[7]~reg0.ACLR
rst => EX_rs2[8]~reg0.ACLR
rst => EX_rs2[9]~reg0.ACLR
rst => EX_rs2[10]~reg0.ACLR
rst => EX_rs2[11]~reg0.ACLR
rst => EX_rs2[12]~reg0.ACLR
rst => EX_rs2[13]~reg0.ACLR
rst => EX_rs2[14]~reg0.ACLR
rst => EX_rs2[15]~reg0.ACLR
rst => EX_rs2[16]~reg0.ACLR
rst => EX_rs2[17]~reg0.ACLR
rst => EX_rs2[18]~reg0.ACLR
rst => EX_rs2[19]~reg0.ACLR
rst => EX_rs2[20]~reg0.ACLR
rst => EX_rs2[21]~reg0.ACLR
rst => EX_rs2[22]~reg0.ACLR
rst => EX_rs2[23]~reg0.ACLR
rst => EX_rs2[24]~reg0.ACLR
rst => EX_rs2[25]~reg0.ACLR
rst => EX_rs2[26]~reg0.ACLR
rst => EX_rs2[27]~reg0.ACLR
rst => EX_rs2[28]~reg0.ACLR
rst => EX_rs2[29]~reg0.ACLR
rst => EX_rs2[30]~reg0.ACLR
rst => EX_rs2[31]~reg0.ACLR
rst => EX_rs1[0]~reg0.ACLR
rst => EX_rs1[1]~reg0.ACLR
rst => EX_rs1[2]~reg0.ACLR
rst => EX_rs1[3]~reg0.ACLR
rst => EX_rs1[4]~reg0.ACLR
rst => EX_rs1[5]~reg0.ACLR
rst => EX_rs1[6]~reg0.ACLR
rst => EX_rs1[7]~reg0.ACLR
rst => EX_rs1[8]~reg0.ACLR
rst => EX_rs1[9]~reg0.ACLR
rst => EX_rs1[10]~reg0.ACLR
rst => EX_rs1[11]~reg0.ACLR
rst => EX_rs1[12]~reg0.ACLR
rst => EX_rs1[13]~reg0.ACLR
rst => EX_rs1[14]~reg0.ACLR
rst => EX_rs1[15]~reg0.ACLR
rst => EX_rs1[16]~reg0.ACLR
rst => EX_rs1[17]~reg0.ACLR
rst => EX_rs1[18]~reg0.ACLR
rst => EX_rs1[19]~reg0.ACLR
rst => EX_rs1[20]~reg0.ACLR
rst => EX_rs1[21]~reg0.ACLR
rst => EX_rs1[22]~reg0.ACLR
rst => EX_rs1[23]~reg0.ACLR
rst => EX_rs1[24]~reg0.ACLR
rst => EX_rs1[25]~reg0.ACLR
rst => EX_rs1[26]~reg0.ACLR
rst => EX_rs1[27]~reg0.ACLR
rst => EX_rs1[28]~reg0.ACLR
rst => EX_rs1[29]~reg0.ACLR
rst => EX_rs1[30]~reg0.ACLR
rst => EX_rs1[31]~reg0.ACLR
rst => EX_Immed[0]~reg0.ACLR
rst => EX_Immed[1]~reg0.ACLR
rst => EX_Immed[2]~reg0.ACLR
rst => EX_Immed[3]~reg0.ACLR
rst => EX_Immed[4]~reg0.ACLR
rst => EX_Immed[5]~reg0.ACLR
rst => EX_Immed[6]~reg0.ACLR
rst => EX_Immed[7]~reg0.ACLR
rst => EX_Immed[8]~reg0.ACLR
rst => EX_Immed[9]~reg0.ACLR
rst => EX_Immed[10]~reg0.ACLR
rst => EX_Immed[11]~reg0.ACLR
rst => EX_Immed[12]~reg0.ACLR
rst => EX_Immed[13]~reg0.ACLR
rst => EX_Immed[14]~reg0.ACLR
rst => EX_Immed[15]~reg0.ACLR
rst => EX_Immed[16]~reg0.ACLR
rst => EX_Immed[17]~reg0.ACLR
rst => EX_Immed[18]~reg0.ACLR
rst => EX_Immed[19]~reg0.ACLR
rst => EX_Immed[20]~reg0.ACLR
rst => EX_Immed[21]~reg0.ACLR
rst => EX_Immed[22]~reg0.ACLR
rst => EX_Immed[23]~reg0.ACLR
rst => EX_Immed[24]~reg0.ACLR
rst => EX_Immed[25]~reg0.ACLR
rst => EX_Immed[26]~reg0.ACLR
rst => EX_Immed[27]~reg0.ACLR
rst => EX_Immed[28]~reg0.ACLR
rst => EX_Immed[29]~reg0.ACLR
rst => EX_Immed[30]~reg0.ACLR
rst => EX_Immed[31]~reg0.ACLR
rst => EX_INST[0]~reg0.ACLR
rst => EX_INST[1]~reg0.ACLR
rst => EX_INST[2]~reg0.ACLR
rst => EX_INST[3]~reg0.ACLR
rst => EX_INST[4]~reg0.ACLR
rst => EX_INST[5]~reg0.ACLR
rst => EX_INST[6]~reg0.ACLR
rst => EX_INST[7]~reg0.ACLR
rst => EX_INST[8]~reg0.ACLR
rst => EX_INST[9]~reg0.ACLR
rst => EX_INST[10]~reg0.ACLR
rst => EX_INST[11]~reg0.ACLR
rst => EX_INST[12]~reg0.ACLR
rst => EX_INST[13]~reg0.ACLR
rst => EX_INST[14]~reg0.ACLR
rst => EX_INST[15]~reg0.ACLR
rst => EX_INST[16]~reg0.ACLR
rst => EX_INST[17]~reg0.ACLR
rst => EX_INST[18]~reg0.ACLR
rst => EX_INST[19]~reg0.ACLR
rst => EX_INST[20]~reg0.ACLR
rst => EX_INST[21]~reg0.ACLR
rst => EX_INST[22]~reg0.ACLR
rst => EX_INST[23]~reg0.ACLR
rst => EX_INST[24]~reg0.ACLR
rst => EX_INST[25]~reg0.ACLR
rst => EX_INST[26]~reg0.ACLR
rst => EX_INST[27]~reg0.ACLR
rst => EX_INST[28]~reg0.ACLR
rst => EX_INST[29]~reg0.ACLR
rst => EX_INST[30]~reg0.ACLR
rst => EX_INST[31]~reg0.ACLR
rst => EX_PC[0]~reg0.ACLR
rst => EX_PC[1]~reg0.ACLR
rst => EX_PC[2]~reg0.ACLR
rst => EX_PC[3]~reg0.ACLR
rst => EX_PC[4]~reg0.ACLR
rst => EX_PC[5]~reg0.ACLR
rst => EX_PC[6]~reg0.ACLR
rst => EX_PC[7]~reg0.ACLR
rst => EX_PC[8]~reg0.ACLR
rst => EX_PC[9]~reg0.ACLR
rst => EX_PC[10]~reg0.ACLR
rst => EX_PC[11]~reg0.ACLR
rst => EX_PC[12]~reg0.ACLR
rst => EX_PC[13]~reg0.ACLR
rst => EX_PC[14]~reg0.ACLR
rst => EX_PC[15]~reg0.ACLR
rst => EX_PC[16]~reg0.ACLR
rst => EX_PC[17]~reg0.ACLR
rst => EX_PC[18]~reg0.ACLR
rst => EX_PC[19]~reg0.ACLR
rst => EX_PC[20]~reg0.ACLR
rst => EX_PC[21]~reg0.ACLR
rst => EX_PC[22]~reg0.ACLR
rst => EX_PC[23]~reg0.ACLR
rst => EX_PC[24]~reg0.ACLR
rst => EX_PC[25]~reg0.ACLR
rst => EX_PC[26]~reg0.ACLR
rst => EX_PC[27]~reg0.ACLR
rst => EX_PC[28]~reg0.ACLR
rst => EX_PC[29]~reg0.ACLR
rst => EX_PC[30]~reg0.ACLR
rst => EX_PC[31]~reg0.ACLR
rst => EX_rd_ind[0]~reg0.ACLR
rst => EX_rd_ind[1]~reg0.ACLR
rst => EX_rd_ind[2]~reg0.ACLR
rst => EX_rd_ind[3]~reg0.ACLR
rst => EX_rd_ind[4]~reg0.ACLR
rst => EX_rs2_ind[0]~reg0.ACLR
rst => EX_rs2_ind[1]~reg0.ACLR
rst => EX_rs2_ind[2]~reg0.ACLR
rst => EX_rs2_ind[3]~reg0.ACLR
rst => EX_rs2_ind[4]~reg0.ACLR
rst => EX_rs1_ind[0]~reg0.ACLR
rst => EX_rs1_ind[1]~reg0.ACLR
rst => EX_rs1_ind[2]~reg0.ACLR
rst => EX_rs1_ind[3]~reg0.ACLR
rst => EX_rs1_ind[4]~reg0.ACLR
rst => EX_opcode[0]~reg0.ACLR
rst => EX_opcode[1]~reg0.ACLR
rst => EX_opcode[2]~reg0.ACLR
rst => EX_opcode[3]~reg0.ACLR
rst => EX_opcode[4]~reg0.ACLR
rst => EX_opcode[5]~reg0.ACLR
rst => EX_opcode[6]~reg0.ACLR
rst => EX_PFC[31]~reg0.ENA
rst => EX_PFC[30]~reg0.ENA
rst => EX_PFC[29]~reg0.ENA
rst => EX_PFC[28]~reg0.ENA
rst => EX_PFC[27]~reg0.ENA
rst => EX_PFC[26]~reg0.ENA
rst => EX_PFC[25]~reg0.ENA
rst => EX_PFC[24]~reg0.ENA
rst => EX_PFC[23]~reg0.ENA
rst => EX_PFC[22]~reg0.ENA
rst => EX_PFC[21]~reg0.ENA
rst => EX_PFC[20]~reg0.ENA
rst => EX_PFC[19]~reg0.ENA
rst => EX_PFC[18]~reg0.ENA
rst => EX_PFC[17]~reg0.ENA
rst => EX_PFC[16]~reg0.ENA
rst => EX_PFC[15]~reg0.ENA
rst => EX_PFC[14]~reg0.ENA
rst => EX_PFC[13]~reg0.ENA
rst => EX_PFC[12]~reg0.ENA
rst => EX_PFC[11]~reg0.ENA
rst => EX_PFC[10]~reg0.ENA
rst => EX_PFC[9]~reg0.ENA
rst => EX_PFC[8]~reg0.ENA
rst => EX_PFC[7]~reg0.ENA
rst => EX_PFC[6]~reg0.ENA
rst => EX_PFC[5]~reg0.ENA
rst => EX_PFC[4]~reg0.ENA
rst => EX_PFC[3]~reg0.ENA
rst => EX_PFC[2]~reg0.ENA
rst => EX_PFC[1]~reg0.ENA
rst => EX_PFC[0]~reg0.ENA


|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage
pc[0] => pc[0].IN1
pc[1] => pc[1].IN1
pc[2] => pc[2].IN1
pc[3] => pc[3].IN1
pc[4] => pc[4].IN1
pc[5] => pc[5].IN1
pc[6] => pc[6].IN1
pc[7] => pc[7].IN1
pc[8] => pc[8].IN1
pc[9] => pc[9].IN1
pc[10] => pc[10].IN1
pc[11] => pc[11].IN1
pc[12] => pc[12].IN1
pc[13] => pc[13].IN1
pc[14] => pc[14].IN1
pc[15] => pc[15].IN1
pc[16] => pc[16].IN1
pc[17] => pc[17].IN1
pc[18] => pc[18].IN1
pc[19] => pc[19].IN1
pc[20] => pc[20].IN1
pc[21] => pc[21].IN1
pc[22] => pc[22].IN1
pc[23] => pc[23].IN1
pc[24] => pc[24].IN1
pc[25] => pc[25].IN1
pc[26] => pc[26].IN1
pc[27] => pc[27].IN1
pc[28] => pc[28].IN1
pc[29] => pc[29].IN1
pc[30] => pc[30].IN1
pc[31] => pc[31].IN1
EX_PFC[0] => EX_PFC_to_IF.DATAA
EX_PFC[1] => EX_PFC_to_IF.DATAA
EX_PFC[2] => EX_PFC_to_IF.DATAA
EX_PFC[3] => EX_PFC_to_IF.DATAA
EX_PFC[4] => EX_PFC_to_IF.DATAA
EX_PFC[5] => EX_PFC_to_IF.DATAA
EX_PFC[6] => EX_PFC_to_IF.DATAA
EX_PFC[7] => EX_PFC_to_IF.DATAA
EX_PFC[8] => EX_PFC_to_IF.DATAA
EX_PFC[9] => EX_PFC_to_IF.DATAA
EX_PFC[10] => EX_PFC_to_IF.DATAA
EX_PFC[11] => EX_PFC_to_IF.DATAA
EX_PFC[12] => EX_PFC_to_IF.DATAA
EX_PFC[13] => EX_PFC_to_IF.DATAA
EX_PFC[14] => EX_PFC_to_IF.DATAA
EX_PFC[15] => EX_PFC_to_IF.DATAA
EX_PFC[16] => EX_PFC_to_IF.DATAA
EX_PFC[17] => EX_PFC_to_IF.DATAA
EX_PFC[18] => EX_PFC_to_IF.DATAA
EX_PFC[19] => EX_PFC_to_IF.DATAA
EX_PFC[20] => EX_PFC_to_IF.DATAA
EX_PFC[21] => EX_PFC_to_IF.DATAA
EX_PFC[22] => EX_PFC_to_IF.DATAA
EX_PFC[23] => EX_PFC_to_IF.DATAA
EX_PFC[24] => EX_PFC_to_IF.DATAA
EX_PFC[25] => EX_PFC_to_IF.DATAA
EX_PFC[26] => EX_PFC_to_IF.DATAA
EX_PFC[27] => EX_PFC_to_IF.DATAA
EX_PFC[28] => EX_PFC_to_IF.DATAA
EX_PFC[29] => EX_PFC_to_IF.DATAA
EX_PFC[30] => EX_PFC_to_IF.DATAA
EX_PFC[31] => EX_PFC_to_IF.DATAA
EX_PFC_to_IF[0] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[1] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[2] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[3] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[4] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[5] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[6] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[7] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[8] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[9] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[10] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[11] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[12] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[13] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[14] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[15] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[16] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[17] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[18] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[19] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[20] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[21] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[22] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[23] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[24] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[25] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[26] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[27] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[28] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[29] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[30] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
EX_PFC_to_IF[31] <= EX_PFC_to_IF.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => opcode[0].IN1
opcode[1] => opcode[1].IN1
opcode[2] => opcode[2].IN1
opcode[3] => opcode[3].IN1
opcode[4] => opcode[4].IN1
opcode[5] => opcode[5].IN1
opcode[6] => opcode[6].IN1
ex_haz[0] => ex_haz[0].IN3
ex_haz[1] => ex_haz[1].IN3
ex_haz[2] => ex_haz[2].IN3
ex_haz[3] => ex_haz[3].IN3
ex_haz[4] => ex_haz[4].IN3
ex_haz[5] => ex_haz[5].IN3
ex_haz[6] => ex_haz[6].IN3
ex_haz[7] => ex_haz[7].IN3
ex_haz[8] => ex_haz[8].IN3
ex_haz[9] => ex_haz[9].IN3
ex_haz[10] => ex_haz[10].IN3
ex_haz[11] => ex_haz[11].IN3
ex_haz[12] => ex_haz[12].IN3
ex_haz[13] => ex_haz[13].IN3
ex_haz[14] => ex_haz[14].IN3
ex_haz[15] => ex_haz[15].IN3
ex_haz[16] => ex_haz[16].IN3
ex_haz[17] => ex_haz[17].IN3
ex_haz[18] => ex_haz[18].IN3
ex_haz[19] => ex_haz[19].IN3
ex_haz[20] => ex_haz[20].IN3
ex_haz[21] => ex_haz[21].IN3
ex_haz[22] => ex_haz[22].IN3
ex_haz[23] => ex_haz[23].IN3
ex_haz[24] => ex_haz[24].IN3
ex_haz[25] => ex_haz[25].IN3
ex_haz[26] => ex_haz[26].IN3
ex_haz[27] => ex_haz[27].IN3
ex_haz[28] => ex_haz[28].IN3
ex_haz[29] => ex_haz[29].IN3
ex_haz[30] => ex_haz[30].IN3
ex_haz[31] => ex_haz[31].IN3
mem_haz[0] => mem_haz[0].IN3
mem_haz[1] => mem_haz[1].IN3
mem_haz[2] => mem_haz[2].IN3
mem_haz[3] => mem_haz[3].IN3
mem_haz[4] => mem_haz[4].IN3
mem_haz[5] => mem_haz[5].IN3
mem_haz[6] => mem_haz[6].IN3
mem_haz[7] => mem_haz[7].IN3
mem_haz[8] => mem_haz[8].IN3
mem_haz[9] => mem_haz[9].IN3
mem_haz[10] => mem_haz[10].IN3
mem_haz[11] => mem_haz[11].IN3
mem_haz[12] => mem_haz[12].IN3
mem_haz[13] => mem_haz[13].IN3
mem_haz[14] => mem_haz[14].IN3
mem_haz[15] => mem_haz[15].IN3
mem_haz[16] => mem_haz[16].IN3
mem_haz[17] => mem_haz[17].IN3
mem_haz[18] => mem_haz[18].IN3
mem_haz[19] => mem_haz[19].IN3
mem_haz[20] => mem_haz[20].IN3
mem_haz[21] => mem_haz[21].IN3
mem_haz[22] => mem_haz[22].IN3
mem_haz[23] => mem_haz[23].IN3
mem_haz[24] => mem_haz[24].IN3
mem_haz[25] => mem_haz[25].IN3
mem_haz[26] => mem_haz[26].IN3
mem_haz[27] => mem_haz[27].IN3
mem_haz[28] => mem_haz[28].IN3
mem_haz[29] => mem_haz[29].IN3
mem_haz[30] => mem_haz[30].IN3
mem_haz[31] => mem_haz[31].IN3
rs1[0] => rs1[0].IN1
rs1[1] => rs1[1].IN1
rs1[2] => rs1[2].IN1
rs1[3] => rs1[3].IN1
rs1[4] => rs1[4].IN1
rs1[5] => rs1[5].IN1
rs1[6] => rs1[6].IN1
rs1[7] => rs1[7].IN1
rs1[8] => rs1[8].IN1
rs1[9] => rs1[9].IN1
rs1[10] => rs1[10].IN1
rs1[11] => rs1[11].IN1
rs1[12] => rs1[12].IN1
rs1[13] => rs1[13].IN1
rs1[14] => rs1[14].IN1
rs1[15] => rs1[15].IN1
rs1[16] => rs1[16].IN1
rs1[17] => rs1[17].IN1
rs1[18] => rs1[18].IN1
rs1[19] => rs1[19].IN1
rs1[20] => rs1[20].IN1
rs1[21] => rs1[21].IN1
rs1[22] => rs1[22].IN1
rs1[23] => rs1[23].IN1
rs1[24] => rs1[24].IN1
rs1[25] => rs1[25].IN1
rs1[26] => rs1[26].IN1
rs1[27] => rs1[27].IN1
rs1[28] => rs1[28].IN1
rs1[29] => rs1[29].IN1
rs1[30] => rs1[30].IN1
rs1[31] => rs1[31].IN1
imm[0] => imm[0].IN1
imm[1] => imm[1].IN1
imm[2] => imm[2].IN1
imm[3] => imm[3].IN1
imm[4] => imm[4].IN1
imm[5] => imm[5].IN1
imm[6] => imm[6].IN1
imm[7] => imm[7].IN1
imm[8] => imm[8].IN1
imm[9] => imm[9].IN1
imm[10] => imm[10].IN1
imm[11] => imm[11].IN1
imm[12] => imm[12].IN1
imm[13] => imm[13].IN1
imm[14] => imm[14].IN1
imm[15] => imm[15].IN1
imm[16] => imm[16].IN1
imm[17] => imm[17].IN1
imm[18] => imm[18].IN1
imm[19] => imm[19].IN1
imm[20] => imm[20].IN1
imm[21] => imm[21].IN1
imm[22] => imm[22].IN1
imm[23] => imm[23].IN1
imm[24] => imm[24].IN1
imm[25] => imm[25].IN1
imm[26] => imm[26].IN1
imm[27] => imm[27].IN1
imm[28] => imm[28].IN1
imm[29] => imm[29].IN1
imm[30] => imm[30].IN1
imm[31] => imm[31].IN1
rs1_ind[0] => ~NO_FANOUT~
rs1_ind[1] => ~NO_FANOUT~
rs1_ind[2] => ~NO_FANOUT~
rs1_ind[3] => ~NO_FANOUT~
rs1_ind[4] => ~NO_FANOUT~
rs2_ind[0] => ~NO_FANOUT~
rs2_ind[1] => ~NO_FANOUT~
rs2_ind[2] => ~NO_FANOUT~
rs2_ind[3] => ~NO_FANOUT~
rs2_ind[4] => ~NO_FANOUT~
alu_selA[0] => alu_selA[0].IN1
alu_selA[1] => alu_selA[1].IN1
alu_selB[0] => alu_selB[0].IN1
alu_selB[1] => alu_selB[1].IN1
alu_selB[2] => alu_selB[2].IN1
store_rs2_forward[0] => store_rs2_forward[0].IN1
store_rs2_forward[1] => store_rs2_forward[1].IN1
reg_write <> <UNC>
mem_read <> <UNC>
mem_write <> <UNC>
rs2_in[0] => rs2_in[0].IN2
rs2_in[1] => rs2_in[1].IN2
rs2_in[2] => rs2_in[2].IN2
rs2_in[3] => rs2_in[3].IN2
rs2_in[4] => rs2_in[4].IN2
rs2_in[5] => rs2_in[5].IN2
rs2_in[6] => rs2_in[6].IN2
rs2_in[7] => rs2_in[7].IN2
rs2_in[8] => rs2_in[8].IN2
rs2_in[9] => rs2_in[9].IN2
rs2_in[10] => rs2_in[10].IN2
rs2_in[11] => rs2_in[11].IN2
rs2_in[12] => rs2_in[12].IN2
rs2_in[13] => rs2_in[13].IN2
rs2_in[14] => rs2_in[14].IN2
rs2_in[15] => rs2_in[15].IN2
rs2_in[16] => rs2_in[16].IN2
rs2_in[17] => rs2_in[17].IN2
rs2_in[18] => rs2_in[18].IN2
rs2_in[19] => rs2_in[19].IN2
rs2_in[20] => rs2_in[20].IN2
rs2_in[21] => rs2_in[21].IN2
rs2_in[22] => rs2_in[22].IN2
rs2_in[23] => rs2_in[23].IN2
rs2_in[24] => rs2_in[24].IN2
rs2_in[25] => rs2_in[25].IN2
rs2_in[26] => rs2_in[26].IN2
rs2_in[27] => rs2_in[27].IN2
rs2_in[28] => rs2_in[28].IN2
rs2_in[29] => rs2_in[29].IN2
rs2_in[30] => rs2_in[30].IN2
rs2_in[31] => rs2_in[31].IN2
rs2_out[0] <= MUX_4x1:store_rs2_mux.port5
rs2_out[1] <= MUX_4x1:store_rs2_mux.port5
rs2_out[2] <= MUX_4x1:store_rs2_mux.port5
rs2_out[3] <= MUX_4x1:store_rs2_mux.port5
rs2_out[4] <= MUX_4x1:store_rs2_mux.port5
rs2_out[5] <= MUX_4x1:store_rs2_mux.port5
rs2_out[6] <= MUX_4x1:store_rs2_mux.port5
rs2_out[7] <= MUX_4x1:store_rs2_mux.port5
rs2_out[8] <= MUX_4x1:store_rs2_mux.port5
rs2_out[9] <= MUX_4x1:store_rs2_mux.port5
rs2_out[10] <= MUX_4x1:store_rs2_mux.port5
rs2_out[11] <= MUX_4x1:store_rs2_mux.port5
rs2_out[12] <= MUX_4x1:store_rs2_mux.port5
rs2_out[13] <= MUX_4x1:store_rs2_mux.port5
rs2_out[14] <= MUX_4x1:store_rs2_mux.port5
rs2_out[15] <= MUX_4x1:store_rs2_mux.port5
rs2_out[16] <= MUX_4x1:store_rs2_mux.port5
rs2_out[17] <= MUX_4x1:store_rs2_mux.port5
rs2_out[18] <= MUX_4x1:store_rs2_mux.port5
rs2_out[19] <= MUX_4x1:store_rs2_mux.port5
rs2_out[20] <= MUX_4x1:store_rs2_mux.port5
rs2_out[21] <= MUX_4x1:store_rs2_mux.port5
rs2_out[22] <= MUX_4x1:store_rs2_mux.port5
rs2_out[23] <= MUX_4x1:store_rs2_mux.port5
rs2_out[24] <= MUX_4x1:store_rs2_mux.port5
rs2_out[25] <= MUX_4x1:store_rs2_mux.port5
rs2_out[26] <= MUX_4x1:store_rs2_mux.port5
rs2_out[27] <= MUX_4x1:store_rs2_mux.port5
rs2_out[28] <= MUX_4x1:store_rs2_mux.port5
rs2_out[29] <= MUX_4x1:store_rs2_mux.port5
rs2_out[30] <= MUX_4x1:store_rs2_mux.port5
rs2_out[31] <= MUX_4x1:store_rs2_mux.port5
alu_out[0] <= ALU:alu.port2
alu_out[1] <= ALU:alu.port2
alu_out[2] <= ALU:alu.port2
alu_out[3] <= ALU:alu.port2
alu_out[4] <= ALU:alu.port2
alu_out[5] <= ALU:alu.port2
alu_out[6] <= ALU:alu.port2
alu_out[7] <= ALU:alu.port2
alu_out[8] <= ALU:alu.port2
alu_out[9] <= ALU:alu.port2
alu_out[10] <= ALU:alu.port2
alu_out[11] <= ALU:alu.port2
alu_out[12] <= ALU:alu.port2
alu_out[13] <= ALU:alu.port2
alu_out[14] <= ALU:alu.port2
alu_out[15] <= ALU:alu.port2
alu_out[16] <= ALU:alu.port2
alu_out[17] <= ALU:alu.port2
alu_out[18] <= ALU:alu.port2
alu_out[19] <= ALU:alu.port2
alu_out[20] <= ALU:alu.port2
alu_out[21] <= ALU:alu.port2
alu_out[22] <= ALU:alu.port2
alu_out[23] <= ALU:alu.port2
alu_out[24] <= ALU:alu.port2
alu_out[25] <= ALU:alu.port2
alu_out[26] <= ALU:alu.port2
alu_out[27] <= ALU:alu.port2
alu_out[28] <= ALU:alu.port2
alu_out[29] <= ALU:alu.port2
alu_out[30] <= ALU:alu.port2
alu_out[31] <= ALU:alu.port2
Wrong_prediction <= Wrong_prediction.DB_MAX_OUTPUT_PORT_TYPE


|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|MUX_4x1:alu_oper1
ina[0] => Mux31.IN0
ina[1] => Mux30.IN0
ina[2] => Mux29.IN0
ina[3] => Mux28.IN0
ina[4] => Mux27.IN0
ina[5] => Mux26.IN0
ina[6] => Mux25.IN0
ina[7] => Mux24.IN0
ina[8] => Mux23.IN0
ina[9] => Mux22.IN0
ina[10] => Mux21.IN0
ina[11] => Mux20.IN0
ina[12] => Mux19.IN0
ina[13] => Mux18.IN0
ina[14] => Mux17.IN0
ina[15] => Mux16.IN0
ina[16] => Mux15.IN0
ina[17] => Mux14.IN0
ina[18] => Mux13.IN0
ina[19] => Mux12.IN0
ina[20] => Mux11.IN0
ina[21] => Mux10.IN0
ina[22] => Mux9.IN0
ina[23] => Mux8.IN0
ina[24] => Mux7.IN0
ina[25] => Mux6.IN0
ina[26] => Mux5.IN0
ina[27] => Mux4.IN0
ina[28] => Mux3.IN0
ina[29] => Mux2.IN0
ina[30] => Mux1.IN0
ina[31] => Mux0.IN0
inb[0] => Mux31.IN1
inb[1] => Mux30.IN1
inb[2] => Mux29.IN1
inb[3] => Mux28.IN1
inb[4] => Mux27.IN1
inb[5] => Mux26.IN1
inb[6] => Mux25.IN1
inb[7] => Mux24.IN1
inb[8] => Mux23.IN1
inb[9] => Mux22.IN1
inb[10] => Mux21.IN1
inb[11] => Mux20.IN1
inb[12] => Mux19.IN1
inb[13] => Mux18.IN1
inb[14] => Mux17.IN1
inb[15] => Mux16.IN1
inb[16] => Mux15.IN1
inb[17] => Mux14.IN1
inb[18] => Mux13.IN1
inb[19] => Mux12.IN1
inb[20] => Mux11.IN1
inb[21] => Mux10.IN1
inb[22] => Mux9.IN1
inb[23] => Mux8.IN1
inb[24] => Mux7.IN1
inb[25] => Mux6.IN1
inb[26] => Mux5.IN1
inb[27] => Mux4.IN1
inb[28] => Mux3.IN1
inb[29] => Mux2.IN1
inb[30] => Mux1.IN1
inb[31] => Mux0.IN1
inc[0] => Mux31.IN2
inc[1] => Mux30.IN2
inc[2] => Mux29.IN2
inc[3] => Mux28.IN2
inc[4] => Mux27.IN2
inc[5] => Mux26.IN2
inc[6] => Mux25.IN2
inc[7] => Mux24.IN2
inc[8] => Mux23.IN2
inc[9] => Mux22.IN2
inc[10] => Mux21.IN2
inc[11] => Mux20.IN2
inc[12] => Mux19.IN2
inc[13] => Mux18.IN2
inc[14] => Mux17.IN2
inc[15] => Mux16.IN2
inc[16] => Mux15.IN2
inc[17] => Mux14.IN2
inc[18] => Mux13.IN2
inc[19] => Mux12.IN2
inc[20] => Mux11.IN2
inc[21] => Mux10.IN2
inc[22] => Mux9.IN2
inc[23] => Mux8.IN2
inc[24] => Mux7.IN2
inc[25] => Mux6.IN2
inc[26] => Mux5.IN2
inc[27] => Mux4.IN2
inc[28] => Mux3.IN2
inc[29] => Mux2.IN2
inc[30] => Mux1.IN2
inc[31] => Mux0.IN2
ind[0] => Mux31.IN3
ind[1] => Mux30.IN3
ind[2] => Mux29.IN3
ind[3] => Mux28.IN3
ind[4] => Mux27.IN3
ind[5] => Mux26.IN3
ind[6] => Mux25.IN3
ind[7] => Mux24.IN3
ind[8] => Mux23.IN3
ind[9] => Mux22.IN3
ind[10] => Mux21.IN3
ind[11] => Mux20.IN3
ind[12] => Mux19.IN3
ind[13] => Mux18.IN3
ind[14] => Mux17.IN3
ind[15] => Mux16.IN3
ind[16] => Mux15.IN3
ind[17] => Mux14.IN3
ind[18] => Mux13.IN3
ind[19] => Mux12.IN3
ind[20] => Mux11.IN3
ind[21] => Mux10.IN3
ind[22] => Mux9.IN3
ind[23] => Mux8.IN3
ind[24] => Mux7.IN3
ind[25] => Mux6.IN3
ind[26] => Mux5.IN3
ind[27] => Mux4.IN3
ind[28] => Mux3.IN3
ind[29] => Mux2.IN3
ind[30] => Mux1.IN3
ind[31] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|MUX_8x1:alu_oper2
ina[0] => Mux31.IN0
ina[1] => Mux30.IN0
ina[2] => Mux29.IN0
ina[3] => Mux28.IN0
ina[4] => Mux27.IN0
ina[5] => Mux26.IN0
ina[6] => Mux25.IN0
ina[7] => Mux24.IN0
ina[8] => Mux23.IN0
ina[9] => Mux22.IN0
ina[10] => Mux21.IN0
ina[11] => Mux20.IN0
ina[12] => Mux19.IN0
ina[13] => Mux18.IN0
ina[14] => Mux17.IN0
ina[15] => Mux16.IN0
ina[16] => Mux15.IN0
ina[17] => Mux14.IN0
ina[18] => Mux13.IN0
ina[19] => Mux12.IN0
ina[20] => Mux11.IN0
ina[21] => Mux10.IN0
ina[22] => Mux9.IN0
ina[23] => Mux8.IN0
ina[24] => Mux7.IN0
ina[25] => Mux6.IN0
ina[26] => Mux5.IN0
ina[27] => Mux4.IN0
ina[28] => Mux3.IN0
ina[29] => Mux2.IN0
ina[30] => Mux1.IN0
ina[31] => Mux0.IN0
inb[0] => Mux31.IN1
inb[1] => Mux30.IN1
inb[2] => Mux29.IN1
inb[3] => Mux28.IN1
inb[4] => Mux27.IN1
inb[5] => Mux26.IN1
inb[6] => Mux25.IN1
inb[7] => Mux24.IN1
inb[8] => Mux23.IN1
inb[9] => Mux22.IN1
inb[10] => Mux21.IN1
inb[11] => Mux20.IN1
inb[12] => Mux19.IN1
inb[13] => Mux18.IN1
inb[14] => Mux17.IN1
inb[15] => Mux16.IN1
inb[16] => Mux15.IN1
inb[17] => Mux14.IN1
inb[18] => Mux13.IN1
inb[19] => Mux12.IN1
inb[20] => Mux11.IN1
inb[21] => Mux10.IN1
inb[22] => Mux9.IN1
inb[23] => Mux8.IN1
inb[24] => Mux7.IN1
inb[25] => Mux6.IN1
inb[26] => Mux5.IN1
inb[27] => Mux4.IN1
inb[28] => Mux3.IN1
inb[29] => Mux2.IN1
inb[30] => Mux1.IN1
inb[31] => Mux0.IN1
inc[0] => Mux31.IN2
inc[1] => Mux30.IN2
inc[2] => Mux29.IN2
inc[3] => Mux28.IN2
inc[4] => Mux27.IN2
inc[5] => Mux26.IN2
inc[6] => Mux25.IN2
inc[7] => Mux24.IN2
inc[8] => Mux23.IN2
inc[9] => Mux22.IN2
inc[10] => Mux21.IN2
inc[11] => Mux20.IN2
inc[12] => Mux19.IN2
inc[13] => Mux18.IN2
inc[14] => Mux17.IN2
inc[15] => Mux16.IN2
inc[16] => Mux15.IN2
inc[17] => Mux14.IN2
inc[18] => Mux13.IN2
inc[19] => Mux12.IN2
inc[20] => Mux11.IN2
inc[21] => Mux10.IN2
inc[22] => Mux9.IN2
inc[23] => Mux8.IN2
inc[24] => Mux7.IN2
inc[25] => Mux6.IN2
inc[26] => Mux5.IN2
inc[27] => Mux4.IN2
inc[28] => Mux3.IN2
inc[29] => Mux2.IN2
inc[30] => Mux1.IN2
inc[31] => Mux0.IN2
ind[0] => Mux31.IN3
ind[1] => Mux30.IN3
ind[2] => Mux29.IN3
ind[3] => Mux28.IN3
ind[4] => Mux27.IN3
ind[5] => Mux26.IN3
ind[6] => Mux25.IN3
ind[7] => Mux24.IN3
ind[8] => Mux23.IN3
ind[9] => Mux22.IN3
ind[10] => Mux21.IN3
ind[11] => Mux20.IN3
ind[12] => Mux19.IN3
ind[13] => Mux18.IN3
ind[14] => Mux17.IN3
ind[15] => Mux16.IN3
ind[16] => Mux15.IN3
ind[17] => Mux14.IN3
ind[18] => Mux13.IN3
ind[19] => Mux12.IN3
ind[20] => Mux11.IN3
ind[21] => Mux10.IN3
ind[22] => Mux9.IN3
ind[23] => Mux8.IN3
ind[24] => Mux7.IN3
ind[25] => Mux6.IN3
ind[26] => Mux5.IN3
ind[27] => Mux4.IN3
ind[28] => Mux3.IN3
ind[29] => Mux2.IN3
ind[30] => Mux1.IN3
ind[31] => Mux0.IN3
ine[0] => Mux31.IN4
ine[1] => Mux30.IN4
ine[2] => Mux29.IN4
ine[3] => Mux28.IN4
ine[4] => Mux27.IN4
ine[5] => Mux26.IN4
ine[6] => Mux25.IN4
ine[7] => Mux24.IN4
ine[8] => Mux23.IN4
ine[9] => Mux22.IN4
ine[10] => Mux21.IN4
ine[11] => Mux20.IN4
ine[12] => Mux19.IN4
ine[13] => Mux18.IN4
ine[14] => Mux17.IN4
ine[15] => Mux16.IN4
ine[16] => Mux15.IN4
ine[17] => Mux14.IN4
ine[18] => Mux13.IN4
ine[19] => Mux12.IN4
ine[20] => Mux11.IN4
ine[21] => Mux10.IN4
ine[22] => Mux9.IN4
ine[23] => Mux8.IN4
ine[24] => Mux7.IN4
ine[25] => Mux6.IN4
ine[26] => Mux5.IN4
ine[27] => Mux4.IN4
ine[28] => Mux3.IN4
ine[29] => Mux2.IN4
ine[30] => Mux1.IN4
ine[31] => Mux0.IN4
inf[0] => Mux31.IN5
inf[1] => Mux30.IN5
inf[2] => Mux29.IN5
inf[3] => Mux28.IN5
inf[4] => Mux27.IN5
inf[5] => Mux26.IN5
inf[6] => Mux25.IN5
inf[7] => Mux24.IN5
inf[8] => Mux23.IN5
inf[9] => Mux22.IN5
inf[10] => Mux21.IN5
inf[11] => Mux20.IN5
inf[12] => Mux19.IN5
inf[13] => Mux18.IN5
inf[14] => Mux17.IN5
inf[15] => Mux16.IN5
inf[16] => Mux15.IN5
inf[17] => Mux14.IN5
inf[18] => Mux13.IN5
inf[19] => Mux12.IN5
inf[20] => Mux11.IN5
inf[21] => Mux10.IN5
inf[22] => Mux9.IN5
inf[23] => Mux8.IN5
inf[24] => Mux7.IN5
inf[25] => Mux6.IN5
inf[26] => Mux5.IN5
inf[27] => Mux4.IN5
inf[28] => Mux3.IN5
inf[29] => Mux2.IN5
inf[30] => Mux1.IN5
inf[31] => Mux0.IN5
ing[0] => Mux31.IN6
ing[1] => Mux30.IN6
ing[2] => Mux29.IN6
ing[3] => Mux28.IN6
ing[4] => Mux27.IN6
ing[5] => Mux26.IN6
ing[6] => Mux25.IN6
ing[7] => Mux24.IN6
ing[8] => Mux23.IN6
ing[9] => Mux22.IN6
ing[10] => Mux21.IN6
ing[11] => Mux20.IN6
ing[12] => Mux19.IN6
ing[13] => Mux18.IN6
ing[14] => Mux17.IN6
ing[15] => Mux16.IN6
ing[16] => Mux15.IN6
ing[17] => Mux14.IN6
ing[18] => Mux13.IN6
ing[19] => Mux12.IN6
ing[20] => Mux11.IN6
ing[21] => Mux10.IN6
ing[22] => Mux9.IN6
ing[23] => Mux8.IN6
ing[24] => Mux7.IN6
ing[25] => Mux6.IN6
ing[26] => Mux5.IN6
ing[27] => Mux4.IN6
ing[28] => Mux3.IN6
ing[29] => Mux2.IN6
ing[30] => Mux1.IN6
ing[31] => Mux0.IN6
inh[0] => Mux31.IN7
inh[1] => Mux30.IN7
inh[2] => Mux29.IN7
inh[3] => Mux28.IN7
inh[4] => Mux27.IN7
inh[5] => Mux26.IN7
inh[6] => Mux25.IN7
inh[7] => Mux24.IN7
inh[8] => Mux23.IN7
inh[9] => Mux22.IN7
inh[10] => Mux21.IN7
inh[11] => Mux20.IN7
inh[12] => Mux19.IN7
inh[13] => Mux18.IN7
inh[14] => Mux17.IN7
inh[15] => Mux16.IN7
inh[16] => Mux15.IN7
inh[17] => Mux14.IN7
inh[18] => Mux13.IN7
inh[19] => Mux12.IN7
inh[20] => Mux11.IN7
inh[21] => Mux10.IN7
inh[22] => Mux9.IN7
inh[23] => Mux8.IN7
inh[24] => Mux7.IN7
inh[25] => Mux6.IN7
inh[26] => Mux5.IN7
inh[27] => Mux4.IN7
inh[28] => Mux3.IN7
inh[29] => Mux2.IN7
inh[30] => Mux1.IN7
inh[31] => Mux0.IN7
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[0] => Mux8.IN10
sel[0] => Mux9.IN10
sel[0] => Mux10.IN10
sel[0] => Mux11.IN10
sel[0] => Mux12.IN10
sel[0] => Mux13.IN10
sel[0] => Mux14.IN10
sel[0] => Mux15.IN10
sel[0] => Mux16.IN10
sel[0] => Mux17.IN10
sel[0] => Mux18.IN10
sel[0] => Mux19.IN10
sel[0] => Mux20.IN10
sel[0] => Mux21.IN10
sel[0] => Mux22.IN10
sel[0] => Mux23.IN10
sel[0] => Mux24.IN10
sel[0] => Mux25.IN10
sel[0] => Mux26.IN10
sel[0] => Mux27.IN10
sel[0] => Mux28.IN10
sel[0] => Mux29.IN10
sel[0] => Mux30.IN10
sel[0] => Mux31.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[1] => Mux8.IN9
sel[1] => Mux9.IN9
sel[1] => Mux10.IN9
sel[1] => Mux11.IN9
sel[1] => Mux12.IN9
sel[1] => Mux13.IN9
sel[1] => Mux14.IN9
sel[1] => Mux15.IN9
sel[1] => Mux16.IN9
sel[1] => Mux17.IN9
sel[1] => Mux18.IN9
sel[1] => Mux19.IN9
sel[1] => Mux20.IN9
sel[1] => Mux21.IN9
sel[1] => Mux22.IN9
sel[1] => Mux23.IN9
sel[1] => Mux24.IN9
sel[1] => Mux25.IN9
sel[1] => Mux26.IN9
sel[1] => Mux27.IN9
sel[1] => Mux28.IN9
sel[1] => Mux29.IN9
sel[1] => Mux30.IN9
sel[1] => Mux31.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
sel[2] => Mux8.IN8
sel[2] => Mux9.IN8
sel[2] => Mux10.IN8
sel[2] => Mux11.IN8
sel[2] => Mux12.IN8
sel[2] => Mux13.IN8
sel[2] => Mux14.IN8
sel[2] => Mux15.IN8
sel[2] => Mux16.IN8
sel[2] => Mux17.IN8
sel[2] => Mux18.IN8
sel[2] => Mux19.IN8
sel[2] => Mux20.IN8
sel[2] => Mux21.IN8
sel[2] => Mux22.IN8
sel[2] => Mux23.IN8
sel[2] => Mux24.IN8
sel[2] => Mux25.IN8
sel[2] => Mux26.IN8
sel[2] => Mux27.IN8
sel[2] => Mux28.IN8
sel[2] => Mux29.IN8
sel[2] => Mux30.IN8
sel[2] => Mux31.IN8
out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU:alu
A[0] => Add0.IN32
A[0] => Add1.IN64
A[0] => concat.IN0
A[0] => concat.IN0
A[0] => concat.IN0
A[0] => Mux0.IN36
A[0] => ShiftLeft0.IN32
A[0] => Mux1.IN36
A[0] => ShiftRight0.IN32
A[0] => LessThan1.IN32
A[0] => LessThan2.IN32
A[1] => Add0.IN31
A[1] => Add1.IN63
A[1] => concat.IN0
A[1] => concat.IN0
A[1] => concat.IN0
A[1] => Mux0.IN35
A[1] => ShiftLeft0.IN31
A[1] => Mux1.IN35
A[1] => ShiftRight0.IN31
A[1] => LessThan1.IN31
A[1] => LessThan2.IN31
A[2] => Add0.IN30
A[2] => Add1.IN62
A[2] => concat.IN0
A[2] => concat.IN0
A[2] => concat.IN0
A[2] => Mux0.IN34
A[2] => ShiftLeft0.IN30
A[2] => Mux1.IN34
A[2] => ShiftRight0.IN30
A[2] => LessThan1.IN30
A[2] => LessThan2.IN30
A[3] => Add0.IN29
A[3] => Add1.IN61
A[3] => concat.IN0
A[3] => concat.IN0
A[3] => concat.IN0
A[3] => Mux0.IN33
A[3] => ShiftLeft0.IN29
A[3] => Mux1.IN33
A[3] => ShiftRight0.IN29
A[3] => LessThan1.IN29
A[3] => LessThan2.IN29
A[4] => Add0.IN28
A[4] => Add1.IN60
A[4] => concat.IN0
A[4] => concat.IN0
A[4] => concat.IN0
A[4] => Mux0.IN32
A[4] => ShiftLeft0.IN28
A[4] => Mux1.IN32
A[4] => ShiftRight0.IN28
A[4] => LessThan1.IN28
A[4] => LessThan2.IN28
A[5] => Add0.IN27
A[5] => Add1.IN59
A[5] => concat.IN0
A[5] => concat.IN0
A[5] => concat.IN0
A[5] => Mux0.IN31
A[5] => ShiftLeft0.IN27
A[5] => Mux1.IN31
A[5] => ShiftRight0.IN27
A[5] => LessThan1.IN27
A[5] => LessThan2.IN27
A[6] => Add0.IN26
A[6] => Add1.IN58
A[6] => concat.IN0
A[6] => concat.IN0
A[6] => concat.IN0
A[6] => Mux0.IN30
A[6] => ShiftLeft0.IN26
A[6] => Mux1.IN30
A[6] => ShiftRight0.IN26
A[6] => LessThan1.IN26
A[6] => LessThan2.IN26
A[7] => Add0.IN25
A[7] => Add1.IN57
A[7] => concat.IN0
A[7] => concat.IN0
A[7] => concat.IN0
A[7] => Mux0.IN29
A[7] => ShiftLeft0.IN25
A[7] => Mux1.IN29
A[7] => ShiftRight0.IN25
A[7] => LessThan1.IN25
A[7] => LessThan2.IN25
A[8] => Add0.IN24
A[8] => Add1.IN56
A[8] => concat.IN0
A[8] => concat.IN0
A[8] => concat.IN0
A[8] => Mux0.IN28
A[8] => ShiftLeft0.IN24
A[8] => Mux1.IN28
A[8] => ShiftRight0.IN24
A[8] => LessThan1.IN24
A[8] => LessThan2.IN24
A[9] => Add0.IN23
A[9] => Add1.IN55
A[9] => concat.IN0
A[9] => concat.IN0
A[9] => concat.IN0
A[9] => Mux0.IN27
A[9] => ShiftLeft0.IN23
A[9] => Mux1.IN27
A[9] => ShiftRight0.IN23
A[9] => LessThan1.IN23
A[9] => LessThan2.IN23
A[10] => Add0.IN22
A[10] => Add1.IN54
A[10] => concat.IN0
A[10] => concat.IN0
A[10] => concat.IN0
A[10] => Mux0.IN26
A[10] => ShiftLeft0.IN22
A[10] => Mux1.IN26
A[10] => ShiftRight0.IN22
A[10] => LessThan1.IN22
A[10] => LessThan2.IN22
A[11] => Add0.IN21
A[11] => Add1.IN53
A[11] => concat.IN0
A[11] => concat.IN0
A[11] => concat.IN0
A[11] => Mux0.IN25
A[11] => ShiftLeft0.IN21
A[11] => Mux1.IN25
A[11] => ShiftRight0.IN21
A[11] => LessThan1.IN21
A[11] => LessThan2.IN21
A[12] => Add0.IN20
A[12] => Add1.IN52
A[12] => concat.IN0
A[12] => concat.IN0
A[12] => concat.IN0
A[12] => Mux0.IN24
A[12] => ShiftLeft0.IN20
A[12] => Mux1.IN24
A[12] => ShiftRight0.IN20
A[12] => LessThan1.IN20
A[12] => LessThan2.IN20
A[13] => Add0.IN19
A[13] => Add1.IN51
A[13] => concat.IN0
A[13] => concat.IN0
A[13] => concat.IN0
A[13] => Mux0.IN23
A[13] => ShiftLeft0.IN19
A[13] => Mux1.IN23
A[13] => ShiftRight0.IN19
A[13] => LessThan1.IN19
A[13] => LessThan2.IN19
A[14] => Add0.IN18
A[14] => Add1.IN50
A[14] => concat.IN0
A[14] => concat.IN0
A[14] => concat.IN0
A[14] => Mux0.IN22
A[14] => ShiftLeft0.IN18
A[14] => Mux1.IN22
A[14] => ShiftRight0.IN18
A[14] => LessThan1.IN18
A[14] => LessThan2.IN18
A[15] => Add0.IN17
A[15] => Add1.IN49
A[15] => concat.IN0
A[15] => concat.IN0
A[15] => concat.IN0
A[15] => Mux0.IN21
A[15] => ShiftLeft0.IN17
A[15] => Mux1.IN21
A[15] => ShiftRight0.IN17
A[15] => LessThan1.IN17
A[15] => LessThan2.IN17
A[16] => Add0.IN16
A[16] => Add1.IN48
A[16] => concat.IN0
A[16] => concat.IN0
A[16] => concat.IN0
A[16] => Mux0.IN20
A[16] => ShiftLeft0.IN16
A[16] => Mux1.IN20
A[16] => ShiftRight0.IN16
A[16] => LessThan1.IN16
A[16] => LessThan2.IN16
A[17] => Add0.IN15
A[17] => Add1.IN47
A[17] => concat.IN0
A[17] => concat.IN0
A[17] => concat.IN0
A[17] => Mux0.IN19
A[17] => ShiftLeft0.IN15
A[17] => Mux1.IN19
A[17] => ShiftRight0.IN15
A[17] => LessThan1.IN15
A[17] => LessThan2.IN15
A[18] => Add0.IN14
A[18] => Add1.IN46
A[18] => concat.IN0
A[18] => concat.IN0
A[18] => concat.IN0
A[18] => Mux0.IN18
A[18] => ShiftLeft0.IN14
A[18] => Mux1.IN18
A[18] => ShiftRight0.IN14
A[18] => LessThan1.IN14
A[18] => LessThan2.IN14
A[19] => Add0.IN13
A[19] => Add1.IN45
A[19] => concat.IN0
A[19] => concat.IN0
A[19] => concat.IN0
A[19] => Mux0.IN17
A[19] => ShiftLeft0.IN13
A[19] => Mux1.IN17
A[19] => ShiftRight0.IN13
A[19] => LessThan1.IN13
A[19] => LessThan2.IN13
A[20] => Add0.IN12
A[20] => Add1.IN44
A[20] => concat.IN0
A[20] => concat.IN0
A[20] => concat.IN0
A[20] => Mux0.IN16
A[20] => ShiftLeft0.IN12
A[20] => Mux1.IN16
A[20] => ShiftRight0.IN12
A[20] => LessThan1.IN12
A[20] => LessThan2.IN12
A[21] => Add0.IN11
A[21] => Add1.IN43
A[21] => concat.IN0
A[21] => concat.IN0
A[21] => concat.IN0
A[21] => Mux0.IN15
A[21] => ShiftLeft0.IN11
A[21] => Mux1.IN15
A[21] => ShiftRight0.IN11
A[21] => LessThan1.IN11
A[21] => LessThan2.IN11
A[22] => Add0.IN10
A[22] => Add1.IN42
A[22] => concat.IN0
A[22] => concat.IN0
A[22] => concat.IN0
A[22] => Mux0.IN14
A[22] => ShiftLeft0.IN10
A[22] => Mux1.IN14
A[22] => ShiftRight0.IN10
A[22] => LessThan1.IN10
A[22] => LessThan2.IN10
A[23] => Add0.IN9
A[23] => Add1.IN41
A[23] => concat.IN0
A[23] => concat.IN0
A[23] => concat.IN0
A[23] => Mux0.IN13
A[23] => ShiftLeft0.IN9
A[23] => Mux1.IN13
A[23] => ShiftRight0.IN9
A[23] => LessThan1.IN9
A[23] => LessThan2.IN9
A[24] => Add0.IN8
A[24] => Add1.IN40
A[24] => concat.IN0
A[24] => concat.IN0
A[24] => concat.IN0
A[24] => Mux0.IN12
A[24] => ShiftLeft0.IN8
A[24] => Mux1.IN12
A[24] => ShiftRight0.IN8
A[24] => LessThan1.IN8
A[24] => LessThan2.IN8
A[25] => Add0.IN7
A[25] => Add1.IN39
A[25] => concat.IN0
A[25] => concat.IN0
A[25] => concat.IN0
A[25] => Mux0.IN11
A[25] => ShiftLeft0.IN7
A[25] => Mux1.IN11
A[25] => ShiftRight0.IN7
A[25] => LessThan1.IN7
A[25] => LessThan2.IN7
A[26] => Add0.IN6
A[26] => Add1.IN38
A[26] => concat.IN0
A[26] => concat.IN0
A[26] => concat.IN0
A[26] => Mux0.IN10
A[26] => ShiftLeft0.IN6
A[26] => Mux1.IN10
A[26] => ShiftRight0.IN6
A[26] => LessThan1.IN6
A[26] => LessThan2.IN6
A[27] => Add0.IN5
A[27] => Add1.IN37
A[27] => concat.IN0
A[27] => concat.IN0
A[27] => concat.IN0
A[27] => Mux0.IN9
A[27] => ShiftLeft0.IN5
A[27] => Mux1.IN9
A[27] => ShiftRight0.IN5
A[27] => LessThan1.IN5
A[27] => LessThan2.IN5
A[28] => Add0.IN4
A[28] => Add1.IN36
A[28] => concat.IN0
A[28] => concat.IN0
A[28] => concat.IN0
A[28] => Mux0.IN8
A[28] => ShiftLeft0.IN4
A[28] => Mux1.IN8
A[28] => ShiftRight0.IN4
A[28] => LessThan1.IN4
A[28] => LessThan2.IN4
A[29] => Add0.IN3
A[29] => Add1.IN35
A[29] => concat.IN0
A[29] => concat.IN0
A[29] => concat.IN0
A[29] => Mux0.IN7
A[29] => ShiftLeft0.IN3
A[29] => Mux1.IN7
A[29] => ShiftRight0.IN3
A[29] => LessThan1.IN3
A[29] => LessThan2.IN3
A[30] => Add0.IN2
A[30] => Add1.IN34
A[30] => concat.IN0
A[30] => concat.IN0
A[30] => concat.IN0
A[30] => Mux0.IN6
A[30] => ShiftLeft0.IN2
A[30] => Mux1.IN6
A[30] => ShiftRight0.IN2
A[30] => LessThan1.IN2
A[30] => LessThan2.IN2
A[31] => Add0.IN1
A[31] => Add1.IN33
A[31] => concat.IN0
A[31] => concat.IN0
A[31] => concat.IN0
A[31] => Mux0.IN5
A[31] => ShiftLeft0.IN1
A[31] => Mux1.IN5
A[31] => ShiftRight0.IN1
A[31] => LessThan1.IN1
A[31] => LessThan2.IN1
B[0] => Add0.IN64
B[0] => concat.IN1
B[0] => concat.IN1
B[0] => concat.IN1
B[0] => ShiftLeft0.IN64
B[0] => LessThan0.IN64
B[0] => Add3.IN64
B[0] => ShiftRight0.IN64
B[0] => LessThan1.IN64
B[0] => LessThan2.IN64
B[0] => Add1.IN32
B[0] => Add2.IN32
B[0] => Equal0.IN31
B[1] => Add0.IN63
B[1] => concat.IN1
B[1] => concat.IN1
B[1] => concat.IN1
B[1] => ShiftLeft0.IN63
B[1] => LessThan0.IN63
B[1] => Add3.IN63
B[1] => ShiftRight0.IN63
B[1] => LessThan1.IN63
B[1] => LessThan2.IN63
B[1] => Add1.IN31
B[1] => Add2.IN31
B[1] => Equal0.IN30
B[2] => Add0.IN62
B[2] => concat.IN1
B[2] => concat.IN1
B[2] => concat.IN1
B[2] => ShiftLeft0.IN62
B[2] => LessThan0.IN62
B[2] => Add3.IN62
B[2] => ShiftRight0.IN62
B[2] => LessThan1.IN62
B[2] => LessThan2.IN62
B[2] => Add1.IN30
B[2] => Add2.IN30
B[2] => Equal0.IN29
B[3] => Add0.IN61
B[3] => concat.IN1
B[3] => concat.IN1
B[3] => concat.IN1
B[3] => ShiftLeft0.IN61
B[3] => LessThan0.IN61
B[3] => Add3.IN61
B[3] => ShiftRight0.IN61
B[3] => LessThan1.IN61
B[3] => LessThan2.IN61
B[3] => Add1.IN29
B[3] => Add2.IN29
B[3] => Equal0.IN28
B[4] => Add0.IN60
B[4] => concat.IN1
B[4] => concat.IN1
B[4] => concat.IN1
B[4] => ShiftLeft0.IN60
B[4] => LessThan0.IN60
B[4] => Add3.IN60
B[4] => ShiftRight0.IN60
B[4] => LessThan1.IN60
B[4] => LessThan2.IN60
B[4] => Add1.IN28
B[4] => Add2.IN28
B[4] => Equal0.IN27
B[5] => Add0.IN59
B[5] => concat.IN1
B[5] => concat.IN1
B[5] => concat.IN1
B[5] => ShiftLeft0.IN59
B[5] => LessThan0.IN59
B[5] => Add3.IN59
B[5] => ShiftRight0.IN59
B[5] => LessThan1.IN59
B[5] => LessThan2.IN59
B[5] => Add1.IN27
B[5] => Add2.IN1
B[5] => Equal0.IN26
B[6] => Add0.IN58
B[6] => concat.IN1
B[6] => concat.IN1
B[6] => concat.IN1
B[6] => ShiftLeft0.IN58
B[6] => LessThan0.IN58
B[6] => Add3.IN58
B[6] => ShiftRight0.IN58
B[6] => LessThan1.IN58
B[6] => LessThan2.IN58
B[6] => Add1.IN26
B[6] => Add2.IN27
B[6] => Equal0.IN25
B[7] => Add0.IN57
B[7] => concat.IN1
B[7] => concat.IN1
B[7] => concat.IN1
B[7] => ShiftLeft0.IN57
B[7] => LessThan0.IN57
B[7] => Add3.IN57
B[7] => ShiftRight0.IN57
B[7] => LessThan1.IN57
B[7] => LessThan2.IN57
B[7] => Add1.IN25
B[7] => Add2.IN26
B[7] => Equal0.IN24
B[8] => Add0.IN56
B[8] => concat.IN1
B[8] => concat.IN1
B[8] => concat.IN1
B[8] => ShiftLeft0.IN56
B[8] => LessThan0.IN56
B[8] => Add3.IN56
B[8] => ShiftRight0.IN56
B[8] => LessThan1.IN56
B[8] => LessThan2.IN56
B[8] => Add1.IN24
B[8] => Add2.IN25
B[8] => Equal0.IN23
B[9] => Add0.IN55
B[9] => concat.IN1
B[9] => concat.IN1
B[9] => concat.IN1
B[9] => ShiftLeft0.IN55
B[9] => LessThan0.IN55
B[9] => Add3.IN55
B[9] => ShiftRight0.IN55
B[9] => LessThan1.IN55
B[9] => LessThan2.IN55
B[9] => Add1.IN23
B[9] => Add2.IN24
B[9] => Equal0.IN22
B[10] => Add0.IN54
B[10] => concat.IN1
B[10] => concat.IN1
B[10] => concat.IN1
B[10] => ShiftLeft0.IN54
B[10] => LessThan0.IN54
B[10] => Add3.IN54
B[10] => ShiftRight0.IN54
B[10] => LessThan1.IN54
B[10] => LessThan2.IN54
B[10] => Add1.IN22
B[10] => Add2.IN23
B[10] => Equal0.IN21
B[11] => Add0.IN53
B[11] => concat.IN1
B[11] => concat.IN1
B[11] => concat.IN1
B[11] => ShiftLeft0.IN53
B[11] => LessThan0.IN53
B[11] => Add3.IN53
B[11] => ShiftRight0.IN53
B[11] => LessThan1.IN53
B[11] => LessThan2.IN53
B[11] => Add1.IN21
B[11] => Add2.IN22
B[11] => Equal0.IN20
B[12] => Add0.IN52
B[12] => concat.IN1
B[12] => concat.IN1
B[12] => concat.IN1
B[12] => ShiftLeft0.IN52
B[12] => LessThan0.IN52
B[12] => Add3.IN52
B[12] => ShiftRight0.IN52
B[12] => LessThan1.IN52
B[12] => LessThan2.IN52
B[12] => Add1.IN20
B[12] => Add2.IN21
B[12] => Equal0.IN19
B[13] => Add0.IN51
B[13] => concat.IN1
B[13] => concat.IN1
B[13] => concat.IN1
B[13] => ShiftLeft0.IN51
B[13] => LessThan0.IN51
B[13] => Add3.IN51
B[13] => ShiftRight0.IN51
B[13] => LessThan1.IN51
B[13] => LessThan2.IN51
B[13] => Add1.IN19
B[13] => Add2.IN20
B[13] => Equal0.IN18
B[14] => Add0.IN50
B[14] => concat.IN1
B[14] => concat.IN1
B[14] => concat.IN1
B[14] => ShiftLeft0.IN50
B[14] => LessThan0.IN50
B[14] => Add3.IN50
B[14] => ShiftRight0.IN50
B[14] => LessThan1.IN50
B[14] => LessThan2.IN50
B[14] => Add1.IN18
B[14] => Add2.IN19
B[14] => Equal0.IN17
B[15] => Add0.IN49
B[15] => concat.IN1
B[15] => concat.IN1
B[15] => concat.IN1
B[15] => ShiftLeft0.IN49
B[15] => LessThan0.IN49
B[15] => Add3.IN49
B[15] => ShiftRight0.IN49
B[15] => LessThan1.IN49
B[15] => LessThan2.IN49
B[15] => Add1.IN17
B[15] => Add2.IN18
B[15] => Equal0.IN16
B[16] => Add0.IN48
B[16] => concat.IN1
B[16] => concat.IN1
B[16] => concat.IN1
B[16] => ShiftLeft0.IN48
B[16] => LessThan0.IN48
B[16] => Add3.IN48
B[16] => ShiftRight0.IN48
B[16] => LessThan1.IN48
B[16] => LessThan2.IN48
B[16] => Add1.IN16
B[16] => Add2.IN17
B[16] => Equal0.IN15
B[17] => Add0.IN47
B[17] => concat.IN1
B[17] => concat.IN1
B[17] => concat.IN1
B[17] => ShiftLeft0.IN47
B[17] => LessThan0.IN47
B[17] => Add3.IN47
B[17] => ShiftRight0.IN47
B[17] => LessThan1.IN47
B[17] => LessThan2.IN47
B[17] => Add1.IN15
B[17] => Add2.IN16
B[17] => Equal0.IN14
B[18] => Add0.IN46
B[18] => concat.IN1
B[18] => concat.IN1
B[18] => concat.IN1
B[18] => ShiftLeft0.IN46
B[18] => LessThan0.IN46
B[18] => Add3.IN46
B[18] => ShiftRight0.IN46
B[18] => LessThan1.IN46
B[18] => LessThan2.IN46
B[18] => Add1.IN14
B[18] => Add2.IN15
B[18] => Equal0.IN13
B[19] => Add0.IN45
B[19] => concat.IN1
B[19] => concat.IN1
B[19] => concat.IN1
B[19] => ShiftLeft0.IN45
B[19] => LessThan0.IN45
B[19] => Add3.IN45
B[19] => ShiftRight0.IN45
B[19] => LessThan1.IN45
B[19] => LessThan2.IN45
B[19] => Add1.IN13
B[19] => Add2.IN14
B[19] => Equal0.IN12
B[20] => Add0.IN44
B[20] => concat.IN1
B[20] => concat.IN1
B[20] => concat.IN1
B[20] => ShiftLeft0.IN44
B[20] => LessThan0.IN44
B[20] => Add3.IN44
B[20] => ShiftRight0.IN44
B[20] => LessThan1.IN44
B[20] => LessThan2.IN44
B[20] => Add1.IN12
B[20] => Add2.IN13
B[20] => Equal0.IN11
B[21] => Add0.IN43
B[21] => concat.IN1
B[21] => concat.IN1
B[21] => concat.IN1
B[21] => ShiftLeft0.IN43
B[21] => LessThan0.IN43
B[21] => Add3.IN43
B[21] => ShiftRight0.IN43
B[21] => LessThan1.IN43
B[21] => LessThan2.IN43
B[21] => Add1.IN11
B[21] => Add2.IN12
B[21] => Equal0.IN10
B[22] => Add0.IN42
B[22] => concat.IN1
B[22] => concat.IN1
B[22] => concat.IN1
B[22] => ShiftLeft0.IN42
B[22] => LessThan0.IN42
B[22] => Add3.IN42
B[22] => ShiftRight0.IN42
B[22] => LessThan1.IN42
B[22] => LessThan2.IN42
B[22] => Add1.IN10
B[22] => Add2.IN11
B[22] => Equal0.IN9
B[23] => Add0.IN41
B[23] => concat.IN1
B[23] => concat.IN1
B[23] => concat.IN1
B[23] => ShiftLeft0.IN41
B[23] => LessThan0.IN41
B[23] => Add3.IN41
B[23] => ShiftRight0.IN41
B[23] => LessThan1.IN41
B[23] => LessThan2.IN41
B[23] => Add1.IN9
B[23] => Add2.IN10
B[23] => Equal0.IN8
B[24] => Add0.IN40
B[24] => concat.IN1
B[24] => concat.IN1
B[24] => concat.IN1
B[24] => ShiftLeft0.IN40
B[24] => LessThan0.IN40
B[24] => Add3.IN40
B[24] => ShiftRight0.IN40
B[24] => LessThan1.IN40
B[24] => LessThan2.IN40
B[24] => Add1.IN8
B[24] => Add2.IN9
B[24] => Equal0.IN7
B[25] => Add0.IN39
B[25] => concat.IN1
B[25] => concat.IN1
B[25] => concat.IN1
B[25] => ShiftLeft0.IN39
B[25] => LessThan0.IN39
B[25] => Add3.IN39
B[25] => ShiftRight0.IN39
B[25] => LessThan1.IN39
B[25] => LessThan2.IN39
B[25] => Add1.IN7
B[25] => Add2.IN8
B[25] => Equal0.IN6
B[26] => Add0.IN38
B[26] => concat.IN1
B[26] => concat.IN1
B[26] => concat.IN1
B[26] => ShiftLeft0.IN38
B[26] => LessThan0.IN38
B[26] => Add3.IN38
B[26] => ShiftRight0.IN38
B[26] => LessThan1.IN38
B[26] => LessThan2.IN38
B[26] => Add1.IN6
B[26] => Add2.IN7
B[26] => Equal0.IN5
B[27] => Add0.IN37
B[27] => concat.IN1
B[27] => concat.IN1
B[27] => concat.IN1
B[27] => ShiftLeft0.IN37
B[27] => LessThan0.IN37
B[27] => Add3.IN37
B[27] => ShiftRight0.IN37
B[27] => LessThan1.IN37
B[27] => LessThan2.IN37
B[27] => Add1.IN5
B[27] => Add2.IN6
B[27] => Equal0.IN4
B[28] => Add0.IN36
B[28] => concat.IN1
B[28] => concat.IN1
B[28] => concat.IN1
B[28] => ShiftLeft0.IN36
B[28] => LessThan0.IN36
B[28] => Add3.IN36
B[28] => ShiftRight0.IN36
B[28] => LessThan1.IN36
B[28] => LessThan2.IN36
B[28] => Add1.IN4
B[28] => Add2.IN5
B[28] => Equal0.IN3
B[29] => Add0.IN35
B[29] => concat.IN1
B[29] => concat.IN1
B[29] => concat.IN1
B[29] => ShiftLeft0.IN35
B[29] => LessThan0.IN35
B[29] => Add3.IN35
B[29] => ShiftRight0.IN35
B[29] => LessThan1.IN35
B[29] => LessThan2.IN35
B[29] => Add1.IN3
B[29] => Add2.IN4
B[29] => Equal0.IN2
B[30] => Add0.IN34
B[30] => concat.IN1
B[30] => concat.IN1
B[30] => concat.IN1
B[30] => ShiftLeft0.IN34
B[30] => LessThan0.IN34
B[30] => Add3.IN34
B[30] => ShiftRight0.IN34
B[30] => LessThan1.IN34
B[30] => LessThan2.IN34
B[30] => Add1.IN2
B[30] => Add2.IN3
B[30] => Equal0.IN1
B[31] => Add0.IN33
B[31] => concat.IN1
B[31] => concat.IN1
B[31] => concat.IN1
B[31] => ShiftLeft0.IN33
B[31] => LessThan0.IN33
B[31] => Add3.IN33
B[31] => ShiftRight0.IN33
B[31] => LessThan1.IN33
B[31] => LessThan2.IN33
B[31] => Add1.IN1
B[31] => Add2.IN2
B[31] => Equal0.IN0
res[0] <= res[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= res[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= res[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= res[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= res[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= res[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= res[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= res[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= res[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= res[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= res[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= res[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= res[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= res[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= res[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[31] <= res[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
ZF <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
CF <= CF$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUOP[0] => Mux2.IN19
ALUOP[0] => Mux3.IN19
ALUOP[0] => Mux4.IN19
ALUOP[0] => Mux5.IN19
ALUOP[0] => Mux6.IN19
ALUOP[0] => Mux7.IN19
ALUOP[0] => Mux8.IN19
ALUOP[0] => Mux9.IN19
ALUOP[0] => Mux10.IN19
ALUOP[0] => Mux11.IN19
ALUOP[0] => Mux12.IN19
ALUOP[0] => Mux13.IN19
ALUOP[0] => Mux14.IN19
ALUOP[0] => Mux15.IN19
ALUOP[0] => Mux16.IN19
ALUOP[0] => Mux17.IN19
ALUOP[0] => Mux18.IN19
ALUOP[0] => Mux19.IN19
ALUOP[0] => Mux20.IN19
ALUOP[0] => Mux21.IN19
ALUOP[0] => Mux22.IN19
ALUOP[0] => Mux23.IN19
ALUOP[0] => Mux24.IN19
ALUOP[0] => Mux25.IN19
ALUOP[0] => Mux26.IN19
ALUOP[0] => Mux27.IN19
ALUOP[0] => Mux28.IN19
ALUOP[0] => Mux29.IN19
ALUOP[0] => Mux30.IN19
ALUOP[0] => Mux31.IN19
ALUOP[0] => Mux32.IN19
ALUOP[0] => Mux33.IN19
ALUOP[0] => Mux34.IN19
ALUOP[0] => Mux35.IN19
ALUOP[1] => Mux2.IN18
ALUOP[1] => Mux3.IN18
ALUOP[1] => Mux4.IN18
ALUOP[1] => Mux5.IN18
ALUOP[1] => Mux6.IN18
ALUOP[1] => Mux7.IN18
ALUOP[1] => Mux8.IN18
ALUOP[1] => Mux9.IN18
ALUOP[1] => Mux10.IN18
ALUOP[1] => Mux11.IN18
ALUOP[1] => Mux12.IN18
ALUOP[1] => Mux13.IN18
ALUOP[1] => Mux14.IN18
ALUOP[1] => Mux15.IN18
ALUOP[1] => Mux16.IN18
ALUOP[1] => Mux17.IN18
ALUOP[1] => Mux18.IN18
ALUOP[1] => Mux19.IN18
ALUOP[1] => Mux20.IN18
ALUOP[1] => Mux21.IN18
ALUOP[1] => Mux22.IN18
ALUOP[1] => Mux23.IN18
ALUOP[1] => Mux24.IN18
ALUOP[1] => Mux25.IN18
ALUOP[1] => Mux26.IN18
ALUOP[1] => Mux27.IN18
ALUOP[1] => Mux28.IN18
ALUOP[1] => Mux29.IN18
ALUOP[1] => Mux30.IN18
ALUOP[1] => Mux31.IN18
ALUOP[1] => Mux32.IN18
ALUOP[1] => Mux33.IN18
ALUOP[1] => Mux34.IN18
ALUOP[1] => Mux35.IN18
ALUOP[2] => Mux2.IN17
ALUOP[2] => Mux3.IN17
ALUOP[2] => Mux4.IN17
ALUOP[2] => Mux5.IN17
ALUOP[2] => Mux6.IN17
ALUOP[2] => Mux7.IN17
ALUOP[2] => Mux8.IN17
ALUOP[2] => Mux9.IN17
ALUOP[2] => Mux10.IN17
ALUOP[2] => Mux11.IN17
ALUOP[2] => Mux12.IN17
ALUOP[2] => Mux13.IN17
ALUOP[2] => Mux14.IN17
ALUOP[2] => Mux15.IN17
ALUOP[2] => Mux16.IN17
ALUOP[2] => Mux17.IN17
ALUOP[2] => Mux18.IN17
ALUOP[2] => Mux19.IN17
ALUOP[2] => Mux20.IN17
ALUOP[2] => Mux21.IN17
ALUOP[2] => Mux22.IN17
ALUOP[2] => Mux23.IN17
ALUOP[2] => Mux24.IN17
ALUOP[2] => Mux25.IN17
ALUOP[2] => Mux26.IN17
ALUOP[2] => Mux27.IN17
ALUOP[2] => Mux28.IN17
ALUOP[2] => Mux29.IN17
ALUOP[2] => Mux30.IN17
ALUOP[2] => Mux31.IN17
ALUOP[2] => Mux32.IN17
ALUOP[2] => Mux33.IN17
ALUOP[2] => Mux34.IN17
ALUOP[2] => Mux35.IN17
ALUOP[3] => Mux2.IN16
ALUOP[3] => Mux3.IN16
ALUOP[3] => Mux4.IN16
ALUOP[3] => Mux5.IN16
ALUOP[3] => Mux6.IN16
ALUOP[3] => Mux7.IN16
ALUOP[3] => Mux8.IN16
ALUOP[3] => Mux9.IN16
ALUOP[3] => Mux10.IN16
ALUOP[3] => Mux11.IN16
ALUOP[3] => Mux12.IN16
ALUOP[3] => Mux13.IN16
ALUOP[3] => Mux14.IN16
ALUOP[3] => Mux15.IN16
ALUOP[3] => Mux16.IN16
ALUOP[3] => Mux17.IN16
ALUOP[3] => Mux18.IN16
ALUOP[3] => Mux19.IN16
ALUOP[3] => Mux20.IN16
ALUOP[3] => Mux21.IN16
ALUOP[3] => Mux22.IN16
ALUOP[3] => Mux23.IN16
ALUOP[3] => Mux24.IN16
ALUOP[3] => Mux25.IN16
ALUOP[3] => Mux26.IN16
ALUOP[3] => Mux27.IN16
ALUOP[3] => Mux28.IN16
ALUOP[3] => Mux29.IN16
ALUOP[3] => Mux30.IN16
ALUOP[3] => Mux31.IN16
ALUOP[3] => Mux32.IN16
ALUOP[3] => Mux33.IN16
ALUOP[3] => Mux34.IN16
ALUOP[3] => Mux35.IN16


|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper
opcode[0] => Decoder0.IN6
opcode[1] => Decoder0.IN5
opcode[2] => Decoder0.IN4
opcode[3] => Decoder0.IN3
opcode[4] => Decoder0.IN2
opcode[5] => Decoder0.IN1
opcode[6] => Decoder0.IN0
ALU_OP[0] <= ALU_OP[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_OP[1] <= ALU_OP[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_OP[2] <= ALU_OP[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_OP[3] <= ALU_OP[3]$latch.DB_MAX_OUTPUT_PORT_TYPE


|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|MUX_4x1:store_rs2_mux
ina[0] => Mux31.IN0
ina[1] => Mux30.IN0
ina[2] => Mux29.IN0
ina[3] => Mux28.IN0
ina[4] => Mux27.IN0
ina[5] => Mux26.IN0
ina[6] => Mux25.IN0
ina[7] => Mux24.IN0
ina[8] => Mux23.IN0
ina[9] => Mux22.IN0
ina[10] => Mux21.IN0
ina[11] => Mux20.IN0
ina[12] => Mux19.IN0
ina[13] => Mux18.IN0
ina[14] => Mux17.IN0
ina[15] => Mux16.IN0
ina[16] => Mux15.IN0
ina[17] => Mux14.IN0
ina[18] => Mux13.IN0
ina[19] => Mux12.IN0
ina[20] => Mux11.IN0
ina[21] => Mux10.IN0
ina[22] => Mux9.IN0
ina[23] => Mux8.IN0
ina[24] => Mux7.IN0
ina[25] => Mux6.IN0
ina[26] => Mux5.IN0
ina[27] => Mux4.IN0
ina[28] => Mux3.IN0
ina[29] => Mux2.IN0
ina[30] => Mux1.IN0
ina[31] => Mux0.IN0
inb[0] => Mux31.IN1
inb[1] => Mux30.IN1
inb[2] => Mux29.IN1
inb[3] => Mux28.IN1
inb[4] => Mux27.IN1
inb[5] => Mux26.IN1
inb[6] => Mux25.IN1
inb[7] => Mux24.IN1
inb[8] => Mux23.IN1
inb[9] => Mux22.IN1
inb[10] => Mux21.IN1
inb[11] => Mux20.IN1
inb[12] => Mux19.IN1
inb[13] => Mux18.IN1
inb[14] => Mux17.IN1
inb[15] => Mux16.IN1
inb[16] => Mux15.IN1
inb[17] => Mux14.IN1
inb[18] => Mux13.IN1
inb[19] => Mux12.IN1
inb[20] => Mux11.IN1
inb[21] => Mux10.IN1
inb[22] => Mux9.IN1
inb[23] => Mux8.IN1
inb[24] => Mux7.IN1
inb[25] => Mux6.IN1
inb[26] => Mux5.IN1
inb[27] => Mux4.IN1
inb[28] => Mux3.IN1
inb[29] => Mux2.IN1
inb[30] => Mux1.IN1
inb[31] => Mux0.IN1
inc[0] => Mux31.IN2
inc[1] => Mux30.IN2
inc[2] => Mux29.IN2
inc[3] => Mux28.IN2
inc[4] => Mux27.IN2
inc[5] => Mux26.IN2
inc[6] => Mux25.IN2
inc[7] => Mux24.IN2
inc[8] => Mux23.IN2
inc[9] => Mux22.IN2
inc[10] => Mux21.IN2
inc[11] => Mux20.IN2
inc[12] => Mux19.IN2
inc[13] => Mux18.IN2
inc[14] => Mux17.IN2
inc[15] => Mux16.IN2
inc[16] => Mux15.IN2
inc[17] => Mux14.IN2
inc[18] => Mux13.IN2
inc[19] => Mux12.IN2
inc[20] => Mux11.IN2
inc[21] => Mux10.IN2
inc[22] => Mux9.IN2
inc[23] => Mux8.IN2
inc[24] => Mux7.IN2
inc[25] => Mux6.IN2
inc[26] => Mux5.IN2
inc[27] => Mux4.IN2
inc[28] => Mux3.IN2
inc[29] => Mux2.IN2
inc[30] => Mux1.IN2
inc[31] => Mux0.IN2
ind[0] => Mux31.IN3
ind[1] => Mux30.IN3
ind[2] => Mux29.IN3
ind[3] => Mux28.IN3
ind[4] => Mux27.IN3
ind[5] => Mux26.IN3
ind[6] => Mux25.IN3
ind[7] => Mux24.IN3
ind[8] => Mux23.IN3
ind[9] => Mux22.IN3
ind[10] => Mux21.IN3
ind[11] => Mux20.IN3
ind[12] => Mux19.IN3
ind[13] => Mux18.IN3
ind[14] => Mux17.IN3
ind[15] => Mux16.IN3
ind[16] => Mux15.IN3
ind[17] => Mux14.IN3
ind[18] => Mux13.IN3
ind[19] => Mux12.IN3
ind[20] => Mux11.IN3
ind[21] => Mux10.IN3
ind[22] => Mux9.IN3
ind[23] => Mux8.IN3
ind[24] => Mux7.IN3
ind[25] => Mux6.IN3
ind[26] => Mux5.IN3
ind[27] => Mux4.IN3
ind[28] => Mux3.IN3
ind[29] => Mux2.IN3
ind[30] => Mux1.IN3
ind[31] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|PLCPU|CPU5STAGE:cpu|EX_MEM_buffer:ex_mem_buffer
EX_ALU_OUT[0] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[1] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[2] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[3] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[4] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[5] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[6] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[7] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[8] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[9] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[10] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[11] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[12] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[13] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[14] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[15] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[16] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[17] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[18] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[19] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[20] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[21] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[22] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[23] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[24] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[25] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[26] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[27] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[28] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[29] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[30] => MEM_ALU_OUT.DATAB
EX_ALU_OUT[31] => MEM_ALU_OUT.DATAB
EX_rs2[0] => MEM_rs2.DATAB
EX_rs2[1] => MEM_rs2.DATAB
EX_rs2[2] => MEM_rs2.DATAB
EX_rs2[3] => MEM_rs2.DATAB
EX_rs2[4] => MEM_rs2.DATAB
EX_rs2[5] => MEM_rs2.DATAB
EX_rs2[6] => MEM_rs2.DATAB
EX_rs2[7] => MEM_rs2.DATAB
EX_rs2[8] => MEM_rs2.DATAB
EX_rs2[9] => MEM_rs2.DATAB
EX_rs2[10] => MEM_rs2.DATAB
EX_rs2[11] => MEM_rs2.DATAB
EX_rs2[12] => MEM_rs2.DATAB
EX_rs2[13] => MEM_rs2.DATAB
EX_rs2[14] => MEM_rs2.DATAB
EX_rs2[15] => MEM_rs2.DATAB
EX_rs2[16] => MEM_rs2.DATAB
EX_rs2[17] => MEM_rs2.DATAB
EX_rs2[18] => MEM_rs2.DATAB
EX_rs2[19] => MEM_rs2.DATAB
EX_rs2[20] => MEM_rs2.DATAB
EX_rs2[21] => MEM_rs2.DATAB
EX_rs2[22] => MEM_rs2.DATAB
EX_rs2[23] => MEM_rs2.DATAB
EX_rs2[24] => MEM_rs2.DATAB
EX_rs2[25] => MEM_rs2.DATAB
EX_rs2[26] => MEM_rs2.DATAB
EX_rs2[27] => MEM_rs2.DATAB
EX_rs2[28] => MEM_rs2.DATAB
EX_rs2[29] => MEM_rs2.DATAB
EX_rs2[30] => MEM_rs2.DATAB
EX_rs2[31] => MEM_rs2.DATAB
EX_rs1_ind[0] => MEM_rs1_ind.DATAB
EX_rs1_ind[1] => MEM_rs1_ind.DATAB
EX_rs1_ind[2] => MEM_rs1_ind.DATAB
EX_rs1_ind[3] => MEM_rs1_ind.DATAB
EX_rs1_ind[4] => MEM_rs1_ind.DATAB
EX_rs2_ind[0] => MEM_rs2_ind.DATAB
EX_rs2_ind[1] => MEM_rs2_ind.DATAB
EX_rs2_ind[2] => MEM_rs2_ind.DATAB
EX_rs2_ind[3] => MEM_rs2_ind.DATAB
EX_rs2_ind[4] => MEM_rs2_ind.DATAB
EX_rd_ind[0] => MEM_rd_ind.DATAB
EX_rd_ind[1] => MEM_rd_ind.DATAB
EX_rd_ind[2] => MEM_rd_ind.DATAB
EX_rd_ind[3] => MEM_rd_ind.DATAB
EX_rd_ind[4] => MEM_rd_ind.DATAB
EX_PC[0] => MEM_PC.DATAB
EX_PC[1] => MEM_PC.DATAB
EX_PC[2] => MEM_PC.DATAB
EX_PC[3] => MEM_PC.DATAB
EX_PC[4] => MEM_PC.DATAB
EX_PC[5] => MEM_PC.DATAB
EX_PC[6] => MEM_PC.DATAB
EX_PC[7] => MEM_PC.DATAB
EX_PC[8] => MEM_PC.DATAB
EX_PC[9] => MEM_PC.DATAB
EX_PC[10] => MEM_PC.DATAB
EX_PC[11] => MEM_PC.DATAB
EX_PC[12] => MEM_PC.DATAB
EX_PC[13] => MEM_PC.DATAB
EX_PC[14] => MEM_PC.DATAB
EX_PC[15] => MEM_PC.DATAB
EX_PC[16] => MEM_PC.DATAB
EX_PC[17] => MEM_PC.DATAB
EX_PC[18] => MEM_PC.DATAB
EX_PC[19] => MEM_PC.DATAB
EX_PC[20] => MEM_PC.DATAB
EX_PC[21] => MEM_PC.DATAB
EX_PC[22] => MEM_PC.DATAB
EX_PC[23] => MEM_PC.DATAB
EX_PC[24] => MEM_PC.DATAB
EX_PC[25] => MEM_PC.DATAB
EX_PC[26] => MEM_PC.DATAB
EX_PC[27] => MEM_PC.DATAB
EX_PC[28] => MEM_PC.DATAB
EX_PC[29] => MEM_PC.DATAB
EX_PC[30] => MEM_PC.DATAB
EX_PC[31] => MEM_PC.DATAB
EX_INST[0] => MEM_INST.DATAB
EX_INST[1] => MEM_INST.DATAB
EX_INST[2] => MEM_INST.DATAB
EX_INST[3] => MEM_INST.DATAB
EX_INST[4] => MEM_INST.DATAB
EX_INST[5] => MEM_INST.DATAB
EX_INST[6] => MEM_INST.DATAB
EX_INST[7] => MEM_INST.DATAB
EX_INST[8] => MEM_INST.DATAB
EX_INST[9] => MEM_INST.DATAB
EX_INST[10] => MEM_INST.DATAB
EX_INST[11] => MEM_INST.DATAB
EX_INST[12] => MEM_INST.DATAB
EX_INST[13] => MEM_INST.DATAB
EX_INST[14] => MEM_INST.DATAB
EX_INST[15] => MEM_INST.DATAB
EX_INST[16] => MEM_INST.DATAB
EX_INST[17] => MEM_INST.DATAB
EX_INST[18] => MEM_INST.DATAB
EX_INST[19] => MEM_INST.DATAB
EX_INST[20] => MEM_INST.DATAB
EX_INST[21] => MEM_INST.DATAB
EX_INST[22] => MEM_INST.DATAB
EX_INST[23] => MEM_INST.DATAB
EX_INST[24] => MEM_INST.DATAB
EX_INST[25] => MEM_INST.DATAB
EX_INST[26] => MEM_INST.DATAB
EX_INST[27] => MEM_INST.DATAB
EX_INST[28] => MEM_INST.DATAB
EX_INST[29] => MEM_INST.DATAB
EX_INST[30] => MEM_INST.DATAB
EX_INST[31] => MEM_INST.DATAB
EX_opcode[0] => MEM_opcode.DATAB
EX_opcode[1] => MEM_opcode.DATAB
EX_opcode[2] => MEM_opcode.DATAB
EX_opcode[3] => MEM_opcode.DATAB
EX_opcode[4] => MEM_opcode.DATAB
EX_opcode[5] => MEM_opcode.DATAB
EX_opcode[6] => MEM_opcode.DATAB
EX_memread => MEM_memread.DATAB
EX_memwrite => MEM_memwrite.DATAB
EX_regwrite => MEM_regwrite.DATAB
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_ALU_OUT.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs2.OUTPUTSELECT
EX_FLUSH => MEM_rs1_ind.OUTPUTSELECT
EX_FLUSH => MEM_rs1_ind.OUTPUTSELECT
EX_FLUSH => MEM_rs1_ind.OUTPUTSELECT
EX_FLUSH => MEM_rs1_ind.OUTPUTSELECT
EX_FLUSH => MEM_rs1_ind.OUTPUTSELECT
EX_FLUSH => MEM_rs2_ind.OUTPUTSELECT
EX_FLUSH => MEM_rs2_ind.OUTPUTSELECT
EX_FLUSH => MEM_rs2_ind.OUTPUTSELECT
EX_FLUSH => MEM_rs2_ind.OUTPUTSELECT
EX_FLUSH => MEM_rs2_ind.OUTPUTSELECT
EX_FLUSH => MEM_rd_ind.OUTPUTSELECT
EX_FLUSH => MEM_rd_ind.OUTPUTSELECT
EX_FLUSH => MEM_rd_ind.OUTPUTSELECT
EX_FLUSH => MEM_rd_ind.OUTPUTSELECT
EX_FLUSH => MEM_rd_ind.OUTPUTSELECT
EX_FLUSH => MEM_opcode.OUTPUTSELECT
EX_FLUSH => MEM_opcode.OUTPUTSELECT
EX_FLUSH => MEM_opcode.OUTPUTSELECT
EX_FLUSH => MEM_opcode.OUTPUTSELECT
EX_FLUSH => MEM_opcode.OUTPUTSELECT
EX_FLUSH => MEM_opcode.OUTPUTSELECT
EX_FLUSH => MEM_opcode.OUTPUTSELECT
EX_FLUSH => MEM_memread.OUTPUTSELECT
EX_FLUSH => MEM_memwrite.OUTPUTSELECT
EX_FLUSH => MEM_regwrite.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_PC.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
EX_FLUSH => MEM_INST.OUTPUTSELECT
clk => MEM_regwrite~reg0.CLK
clk => MEM_memwrite~reg0.CLK
clk => MEM_memread~reg0.CLK
clk => MEM_opcode[0]~reg0.CLK
clk => MEM_opcode[1]~reg0.CLK
clk => MEM_opcode[2]~reg0.CLK
clk => MEM_opcode[3]~reg0.CLK
clk => MEM_opcode[4]~reg0.CLK
clk => MEM_opcode[5]~reg0.CLK
clk => MEM_opcode[6]~reg0.CLK
clk => MEM_rd_ind[0]~reg0.CLK
clk => MEM_rd_ind[1]~reg0.CLK
clk => MEM_rd_ind[2]~reg0.CLK
clk => MEM_rd_ind[3]~reg0.CLK
clk => MEM_rd_ind[4]~reg0.CLK
clk => MEM_rs2_ind[0]~reg0.CLK
clk => MEM_rs2_ind[1]~reg0.CLK
clk => MEM_rs2_ind[2]~reg0.CLK
clk => MEM_rs2_ind[3]~reg0.CLK
clk => MEM_rs2_ind[4]~reg0.CLK
clk => MEM_rs1_ind[0]~reg0.CLK
clk => MEM_rs1_ind[1]~reg0.CLK
clk => MEM_rs1_ind[2]~reg0.CLK
clk => MEM_rs1_ind[3]~reg0.CLK
clk => MEM_rs1_ind[4]~reg0.CLK
clk => MEM_rs2[0]~reg0.CLK
clk => MEM_rs2[1]~reg0.CLK
clk => MEM_rs2[2]~reg0.CLK
clk => MEM_rs2[3]~reg0.CLK
clk => MEM_rs2[4]~reg0.CLK
clk => MEM_rs2[5]~reg0.CLK
clk => MEM_rs2[6]~reg0.CLK
clk => MEM_rs2[7]~reg0.CLK
clk => MEM_rs2[8]~reg0.CLK
clk => MEM_rs2[9]~reg0.CLK
clk => MEM_rs2[10]~reg0.CLK
clk => MEM_rs2[11]~reg0.CLK
clk => MEM_rs2[12]~reg0.CLK
clk => MEM_rs2[13]~reg0.CLK
clk => MEM_rs2[14]~reg0.CLK
clk => MEM_rs2[15]~reg0.CLK
clk => MEM_rs2[16]~reg0.CLK
clk => MEM_rs2[17]~reg0.CLK
clk => MEM_rs2[18]~reg0.CLK
clk => MEM_rs2[19]~reg0.CLK
clk => MEM_rs2[20]~reg0.CLK
clk => MEM_rs2[21]~reg0.CLK
clk => MEM_rs2[22]~reg0.CLK
clk => MEM_rs2[23]~reg0.CLK
clk => MEM_rs2[24]~reg0.CLK
clk => MEM_rs2[25]~reg0.CLK
clk => MEM_rs2[26]~reg0.CLK
clk => MEM_rs2[27]~reg0.CLK
clk => MEM_rs2[28]~reg0.CLK
clk => MEM_rs2[29]~reg0.CLK
clk => MEM_rs2[30]~reg0.CLK
clk => MEM_rs2[31]~reg0.CLK
clk => MEM_INST[0]~reg0.CLK
clk => MEM_INST[1]~reg0.CLK
clk => MEM_INST[2]~reg0.CLK
clk => MEM_INST[3]~reg0.CLK
clk => MEM_INST[4]~reg0.CLK
clk => MEM_INST[5]~reg0.CLK
clk => MEM_INST[6]~reg0.CLK
clk => MEM_INST[7]~reg0.CLK
clk => MEM_INST[8]~reg0.CLK
clk => MEM_INST[9]~reg0.CLK
clk => MEM_INST[10]~reg0.CLK
clk => MEM_INST[11]~reg0.CLK
clk => MEM_INST[12]~reg0.CLK
clk => MEM_INST[13]~reg0.CLK
clk => MEM_INST[14]~reg0.CLK
clk => MEM_INST[15]~reg0.CLK
clk => MEM_INST[16]~reg0.CLK
clk => MEM_INST[17]~reg0.CLK
clk => MEM_INST[18]~reg0.CLK
clk => MEM_INST[19]~reg0.CLK
clk => MEM_INST[20]~reg0.CLK
clk => MEM_INST[21]~reg0.CLK
clk => MEM_INST[22]~reg0.CLK
clk => MEM_INST[23]~reg0.CLK
clk => MEM_INST[24]~reg0.CLK
clk => MEM_INST[25]~reg0.CLK
clk => MEM_INST[26]~reg0.CLK
clk => MEM_INST[27]~reg0.CLK
clk => MEM_INST[28]~reg0.CLK
clk => MEM_INST[29]~reg0.CLK
clk => MEM_INST[30]~reg0.CLK
clk => MEM_INST[31]~reg0.CLK
clk => MEM_PC[0]~reg0.CLK
clk => MEM_PC[1]~reg0.CLK
clk => MEM_PC[2]~reg0.CLK
clk => MEM_PC[3]~reg0.CLK
clk => MEM_PC[4]~reg0.CLK
clk => MEM_PC[5]~reg0.CLK
clk => MEM_PC[6]~reg0.CLK
clk => MEM_PC[7]~reg0.CLK
clk => MEM_PC[8]~reg0.CLK
clk => MEM_PC[9]~reg0.CLK
clk => MEM_PC[10]~reg0.CLK
clk => MEM_PC[11]~reg0.CLK
clk => MEM_PC[12]~reg0.CLK
clk => MEM_PC[13]~reg0.CLK
clk => MEM_PC[14]~reg0.CLK
clk => MEM_PC[15]~reg0.CLK
clk => MEM_PC[16]~reg0.CLK
clk => MEM_PC[17]~reg0.CLK
clk => MEM_PC[18]~reg0.CLK
clk => MEM_PC[19]~reg0.CLK
clk => MEM_PC[20]~reg0.CLK
clk => MEM_PC[21]~reg0.CLK
clk => MEM_PC[22]~reg0.CLK
clk => MEM_PC[23]~reg0.CLK
clk => MEM_PC[24]~reg0.CLK
clk => MEM_PC[25]~reg0.CLK
clk => MEM_PC[26]~reg0.CLK
clk => MEM_PC[27]~reg0.CLK
clk => MEM_PC[28]~reg0.CLK
clk => MEM_PC[29]~reg0.CLK
clk => MEM_PC[30]~reg0.CLK
clk => MEM_PC[31]~reg0.CLK
clk => MEM_ALU_OUT[0]~reg0.CLK
clk => MEM_ALU_OUT[1]~reg0.CLK
clk => MEM_ALU_OUT[2]~reg0.CLK
clk => MEM_ALU_OUT[3]~reg0.CLK
clk => MEM_ALU_OUT[4]~reg0.CLK
clk => MEM_ALU_OUT[5]~reg0.CLK
clk => MEM_ALU_OUT[6]~reg0.CLK
clk => MEM_ALU_OUT[7]~reg0.CLK
clk => MEM_ALU_OUT[8]~reg0.CLK
clk => MEM_ALU_OUT[9]~reg0.CLK
clk => MEM_ALU_OUT[10]~reg0.CLK
clk => MEM_ALU_OUT[11]~reg0.CLK
clk => MEM_ALU_OUT[12]~reg0.CLK
clk => MEM_ALU_OUT[13]~reg0.CLK
clk => MEM_ALU_OUT[14]~reg0.CLK
clk => MEM_ALU_OUT[15]~reg0.CLK
clk => MEM_ALU_OUT[16]~reg0.CLK
clk => MEM_ALU_OUT[17]~reg0.CLK
clk => MEM_ALU_OUT[18]~reg0.CLK
clk => MEM_ALU_OUT[19]~reg0.CLK
clk => MEM_ALU_OUT[20]~reg0.CLK
clk => MEM_ALU_OUT[21]~reg0.CLK
clk => MEM_ALU_OUT[22]~reg0.CLK
clk => MEM_ALU_OUT[23]~reg0.CLK
clk => MEM_ALU_OUT[24]~reg0.CLK
clk => MEM_ALU_OUT[25]~reg0.CLK
clk => MEM_ALU_OUT[26]~reg0.CLK
clk => MEM_ALU_OUT[27]~reg0.CLK
clk => MEM_ALU_OUT[28]~reg0.CLK
clk => MEM_ALU_OUT[29]~reg0.CLK
clk => MEM_ALU_OUT[30]~reg0.CLK
clk => MEM_ALU_OUT[31]~reg0.CLK
MEM_ALU_OUT[0] <= MEM_ALU_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[1] <= MEM_ALU_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[2] <= MEM_ALU_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[3] <= MEM_ALU_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[4] <= MEM_ALU_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[5] <= MEM_ALU_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[6] <= MEM_ALU_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[7] <= MEM_ALU_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[8] <= MEM_ALU_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[9] <= MEM_ALU_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[10] <= MEM_ALU_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[11] <= MEM_ALU_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[12] <= MEM_ALU_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[13] <= MEM_ALU_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[14] <= MEM_ALU_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[15] <= MEM_ALU_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[16] <= MEM_ALU_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[17] <= MEM_ALU_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[18] <= MEM_ALU_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[19] <= MEM_ALU_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[20] <= MEM_ALU_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[21] <= MEM_ALU_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[22] <= MEM_ALU_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[23] <= MEM_ALU_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[24] <= MEM_ALU_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[25] <= MEM_ALU_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[26] <= MEM_ALU_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[27] <= MEM_ALU_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[28] <= MEM_ALU_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[29] <= MEM_ALU_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[30] <= MEM_ALU_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALU_OUT[31] <= MEM_ALU_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[0] <= MEM_rs2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[1] <= MEM_rs2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[2] <= MEM_rs2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[3] <= MEM_rs2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[4] <= MEM_rs2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[5] <= MEM_rs2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[6] <= MEM_rs2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[7] <= MEM_rs2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[8] <= MEM_rs2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[9] <= MEM_rs2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[10] <= MEM_rs2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[11] <= MEM_rs2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[12] <= MEM_rs2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[13] <= MEM_rs2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[14] <= MEM_rs2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[15] <= MEM_rs2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[16] <= MEM_rs2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[17] <= MEM_rs2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[18] <= MEM_rs2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[19] <= MEM_rs2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[20] <= MEM_rs2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[21] <= MEM_rs2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[22] <= MEM_rs2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[23] <= MEM_rs2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[24] <= MEM_rs2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[25] <= MEM_rs2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[26] <= MEM_rs2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[27] <= MEM_rs2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[28] <= MEM_rs2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[29] <= MEM_rs2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[30] <= MEM_rs2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2[31] <= MEM_rs2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs1_ind[0] <= MEM_rs1_ind[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs1_ind[1] <= MEM_rs1_ind[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs1_ind[2] <= MEM_rs1_ind[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs1_ind[3] <= MEM_rs1_ind[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs1_ind[4] <= MEM_rs1_ind[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2_ind[0] <= MEM_rs2_ind[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2_ind[1] <= MEM_rs2_ind[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2_ind[2] <= MEM_rs2_ind[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2_ind[3] <= MEM_rs2_ind[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rs2_ind[4] <= MEM_rs2_ind[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rd_ind[0] <= MEM_rd_ind[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rd_ind[1] <= MEM_rd_ind[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rd_ind[2] <= MEM_rd_ind[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rd_ind[3] <= MEM_rd_ind[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_rd_ind[4] <= MEM_rd_ind[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[0] <= MEM_PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[1] <= MEM_PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[2] <= MEM_PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[3] <= MEM_PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[4] <= MEM_PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[5] <= MEM_PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[6] <= MEM_PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[7] <= MEM_PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[8] <= MEM_PC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[9] <= MEM_PC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[10] <= MEM_PC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[11] <= MEM_PC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[12] <= MEM_PC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[13] <= MEM_PC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[14] <= MEM_PC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[15] <= MEM_PC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[16] <= MEM_PC[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[17] <= MEM_PC[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[18] <= MEM_PC[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[19] <= MEM_PC[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[20] <= MEM_PC[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[21] <= MEM_PC[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[22] <= MEM_PC[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[23] <= MEM_PC[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[24] <= MEM_PC[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[25] <= MEM_PC[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[26] <= MEM_PC[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[27] <= MEM_PC[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[28] <= MEM_PC[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[29] <= MEM_PC[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[30] <= MEM_PC[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_PC[31] <= MEM_PC[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[0] <= MEM_INST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[1] <= MEM_INST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[2] <= MEM_INST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[3] <= MEM_INST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[4] <= MEM_INST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[5] <= MEM_INST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[6] <= MEM_INST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[7] <= MEM_INST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[8] <= MEM_INST[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[9] <= MEM_INST[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[10] <= MEM_INST[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[11] <= MEM_INST[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[12] <= MEM_INST[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[13] <= MEM_INST[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[14] <= MEM_INST[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[15] <= MEM_INST[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[16] <= MEM_INST[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[17] <= MEM_INST[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[18] <= MEM_INST[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[19] <= MEM_INST[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[20] <= MEM_INST[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[21] <= MEM_INST[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[22] <= MEM_INST[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[23] <= MEM_INST[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[24] <= MEM_INST[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[25] <= MEM_INST[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[26] <= MEM_INST[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[27] <= MEM_INST[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[28] <= MEM_INST[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[29] <= MEM_INST[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[30] <= MEM_INST[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_INST[31] <= MEM_INST[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_opcode[0] <= MEM_opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_opcode[1] <= MEM_opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_opcode[2] <= MEM_opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_opcode[3] <= MEM_opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_opcode[4] <= MEM_opcode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_opcode[5] <= MEM_opcode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_opcode[6] <= MEM_opcode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_memread <= MEM_memread~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_memwrite <= MEM_memwrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_regwrite <= MEM_regwrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => MEM_regwrite~reg0.ACLR
rst => MEM_memwrite~reg0.ACLR
rst => MEM_memread~reg0.ACLR
rst => MEM_opcode[0]~reg0.ACLR
rst => MEM_opcode[1]~reg0.ACLR
rst => MEM_opcode[2]~reg0.ACLR
rst => MEM_opcode[3]~reg0.ACLR
rst => MEM_opcode[4]~reg0.ACLR
rst => MEM_opcode[5]~reg0.ACLR
rst => MEM_opcode[6]~reg0.ACLR
rst => MEM_rd_ind[0]~reg0.ACLR
rst => MEM_rd_ind[1]~reg0.ACLR
rst => MEM_rd_ind[2]~reg0.ACLR
rst => MEM_rd_ind[3]~reg0.ACLR
rst => MEM_rd_ind[4]~reg0.ACLR
rst => MEM_rs2_ind[0]~reg0.ACLR
rst => MEM_rs2_ind[1]~reg0.ACLR
rst => MEM_rs2_ind[2]~reg0.ACLR
rst => MEM_rs2_ind[3]~reg0.ACLR
rst => MEM_rs2_ind[4]~reg0.ACLR
rst => MEM_rs1_ind[0]~reg0.ACLR
rst => MEM_rs1_ind[1]~reg0.ACLR
rst => MEM_rs1_ind[2]~reg0.ACLR
rst => MEM_rs1_ind[3]~reg0.ACLR
rst => MEM_rs1_ind[4]~reg0.ACLR
rst => MEM_rs2[0]~reg0.ACLR
rst => MEM_rs2[1]~reg0.ACLR
rst => MEM_rs2[2]~reg0.ACLR
rst => MEM_rs2[3]~reg0.ACLR
rst => MEM_rs2[4]~reg0.ACLR
rst => MEM_rs2[5]~reg0.ACLR
rst => MEM_rs2[6]~reg0.ACLR
rst => MEM_rs2[7]~reg0.ACLR
rst => MEM_rs2[8]~reg0.ACLR
rst => MEM_rs2[9]~reg0.ACLR
rst => MEM_rs2[10]~reg0.ACLR
rst => MEM_rs2[11]~reg0.ACLR
rst => MEM_rs2[12]~reg0.ACLR
rst => MEM_rs2[13]~reg0.ACLR
rst => MEM_rs2[14]~reg0.ACLR
rst => MEM_rs2[15]~reg0.ACLR
rst => MEM_rs2[16]~reg0.ACLR
rst => MEM_rs2[17]~reg0.ACLR
rst => MEM_rs2[18]~reg0.ACLR
rst => MEM_rs2[19]~reg0.ACLR
rst => MEM_rs2[20]~reg0.ACLR
rst => MEM_rs2[21]~reg0.ACLR
rst => MEM_rs2[22]~reg0.ACLR
rst => MEM_rs2[23]~reg0.ACLR
rst => MEM_rs2[24]~reg0.ACLR
rst => MEM_rs2[25]~reg0.ACLR
rst => MEM_rs2[26]~reg0.ACLR
rst => MEM_rs2[27]~reg0.ACLR
rst => MEM_rs2[28]~reg0.ACLR
rst => MEM_rs2[29]~reg0.ACLR
rst => MEM_rs2[30]~reg0.ACLR
rst => MEM_rs2[31]~reg0.ACLR
rst => MEM_INST[0]~reg0.ACLR
rst => MEM_INST[1]~reg0.ACLR
rst => MEM_INST[2]~reg0.ACLR
rst => MEM_INST[3]~reg0.ACLR
rst => MEM_INST[4]~reg0.ACLR
rst => MEM_INST[5]~reg0.ACLR
rst => MEM_INST[6]~reg0.ACLR
rst => MEM_INST[7]~reg0.ACLR
rst => MEM_INST[8]~reg0.ACLR
rst => MEM_INST[9]~reg0.ACLR
rst => MEM_INST[10]~reg0.ACLR
rst => MEM_INST[11]~reg0.ACLR
rst => MEM_INST[12]~reg0.ACLR
rst => MEM_INST[13]~reg0.ACLR
rst => MEM_INST[14]~reg0.ACLR
rst => MEM_INST[15]~reg0.ACLR
rst => MEM_INST[16]~reg0.ACLR
rst => MEM_INST[17]~reg0.ACLR
rst => MEM_INST[18]~reg0.ACLR
rst => MEM_INST[19]~reg0.ACLR
rst => MEM_INST[20]~reg0.ACLR
rst => MEM_INST[21]~reg0.ACLR
rst => MEM_INST[22]~reg0.ACLR
rst => MEM_INST[23]~reg0.ACLR
rst => MEM_INST[24]~reg0.ACLR
rst => MEM_INST[25]~reg0.ACLR
rst => MEM_INST[26]~reg0.ACLR
rst => MEM_INST[27]~reg0.ACLR
rst => MEM_INST[28]~reg0.ACLR
rst => MEM_INST[29]~reg0.ACLR
rst => MEM_INST[30]~reg0.ACLR
rst => MEM_INST[31]~reg0.ACLR
rst => MEM_PC[0]~reg0.ACLR
rst => MEM_PC[1]~reg0.ACLR
rst => MEM_PC[2]~reg0.ACLR
rst => MEM_PC[3]~reg0.ACLR
rst => MEM_PC[4]~reg0.ACLR
rst => MEM_PC[5]~reg0.ACLR
rst => MEM_PC[6]~reg0.ACLR
rst => MEM_PC[7]~reg0.ACLR
rst => MEM_PC[8]~reg0.ACLR
rst => MEM_PC[9]~reg0.ACLR
rst => MEM_PC[10]~reg0.ACLR
rst => MEM_PC[11]~reg0.ACLR
rst => MEM_PC[12]~reg0.ACLR
rst => MEM_PC[13]~reg0.ACLR
rst => MEM_PC[14]~reg0.ACLR
rst => MEM_PC[15]~reg0.ACLR
rst => MEM_PC[16]~reg0.ACLR
rst => MEM_PC[17]~reg0.ACLR
rst => MEM_PC[18]~reg0.ACLR
rst => MEM_PC[19]~reg0.ACLR
rst => MEM_PC[20]~reg0.ACLR
rst => MEM_PC[21]~reg0.ACLR
rst => MEM_PC[22]~reg0.ACLR
rst => MEM_PC[23]~reg0.ACLR
rst => MEM_PC[24]~reg0.ACLR
rst => MEM_PC[25]~reg0.ACLR
rst => MEM_PC[26]~reg0.ACLR
rst => MEM_PC[27]~reg0.ACLR
rst => MEM_PC[28]~reg0.ACLR
rst => MEM_PC[29]~reg0.ACLR
rst => MEM_PC[30]~reg0.ACLR
rst => MEM_PC[31]~reg0.ACLR
rst => MEM_ALU_OUT[0]~reg0.ACLR
rst => MEM_ALU_OUT[1]~reg0.ACLR
rst => MEM_ALU_OUT[2]~reg0.ACLR
rst => MEM_ALU_OUT[3]~reg0.ACLR
rst => MEM_ALU_OUT[4]~reg0.ACLR
rst => MEM_ALU_OUT[5]~reg0.ACLR
rst => MEM_ALU_OUT[6]~reg0.ACLR
rst => MEM_ALU_OUT[7]~reg0.ACLR
rst => MEM_ALU_OUT[8]~reg0.ACLR
rst => MEM_ALU_OUT[9]~reg0.ACLR
rst => MEM_ALU_OUT[10]~reg0.ACLR
rst => MEM_ALU_OUT[11]~reg0.ACLR
rst => MEM_ALU_OUT[12]~reg0.ACLR
rst => MEM_ALU_OUT[13]~reg0.ACLR
rst => MEM_ALU_OUT[14]~reg0.ACLR
rst => MEM_ALU_OUT[15]~reg0.ACLR
rst => MEM_ALU_OUT[16]~reg0.ACLR
rst => MEM_ALU_OUT[17]~reg0.ACLR
rst => MEM_ALU_OUT[18]~reg0.ACLR
rst => MEM_ALU_OUT[19]~reg0.ACLR
rst => MEM_ALU_OUT[20]~reg0.ACLR
rst => MEM_ALU_OUT[21]~reg0.ACLR
rst => MEM_ALU_OUT[22]~reg0.ACLR
rst => MEM_ALU_OUT[23]~reg0.ACLR
rst => MEM_ALU_OUT[24]~reg0.ACLR
rst => MEM_ALU_OUT[25]~reg0.ACLR
rst => MEM_ALU_OUT[26]~reg0.ACLR
rst => MEM_ALU_OUT[27]~reg0.ACLR
rst => MEM_ALU_OUT[28]~reg0.ACLR
rst => MEM_ALU_OUT[29]~reg0.ACLR
rst => MEM_ALU_OUT[30]~reg0.ACLR
rst => MEM_ALU_OUT[31]~reg0.ACLR


|PLCPU|CPU5STAGE:cpu|MEM_stage:mem_stage
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
addr[8] => addr[8].IN1
addr[9] => addr[9].IN1
addr[10] => addr[10].IN1
addr[11] => addr[11].IN1
addr[12] => addr[12].IN1
addr[13] => addr[13].IN1
addr[14] => addr[14].IN1
addr[15] => addr[15].IN1
addr[16] => addr[16].IN1
addr[17] => addr[17].IN1
addr[18] => addr[18].IN1
addr[19] => addr[19].IN1
addr[20] => addr[20].IN1
addr[21] => addr[21].IN1
addr[22] => addr[22].IN1
addr[23] => addr[23].IN1
addr[24] => addr[24].IN1
addr[25] => addr[25].IN1
addr[26] => addr[26].IN1
addr[27] => addr[27].IN1
addr[28] => addr[28].IN1
addr[29] => addr[29].IN1
addr[30] => addr[30].IN1
addr[31] => addr[31].IN1
wdata[0] => wdata[0].IN1
wdata[1] => wdata[1].IN1
wdata[2] => wdata[2].IN1
wdata[3] => wdata[3].IN1
wdata[4] => wdata[4].IN1
wdata[5] => wdata[5].IN1
wdata[6] => wdata[6].IN1
wdata[7] => wdata[7].IN1
wdata[8] => wdata[8].IN1
wdata[9] => wdata[9].IN1
wdata[10] => wdata[10].IN1
wdata[11] => wdata[11].IN1
wdata[12] => wdata[12].IN1
wdata[13] => wdata[13].IN1
wdata[14] => wdata[14].IN1
wdata[15] => wdata[15].IN1
wdata[16] => wdata[16].IN1
wdata[17] => wdata[17].IN1
wdata[18] => wdata[18].IN1
wdata[19] => wdata[19].IN1
wdata[20] => wdata[20].IN1
wdata[21] => wdata[21].IN1
wdata[22] => wdata[22].IN1
wdata[23] => wdata[23].IN1
wdata[24] => wdata[24].IN1
wdata[25] => wdata[25].IN1
wdata[26] => wdata[26].IN1
wdata[27] => wdata[27].IN1
wdata[28] => wdata[28].IN1
wdata[29] => wdata[29].IN1
wdata[30] => wdata[30].IN1
wdata[31] => wdata[31].IN1
mem_write => mem_write.IN1
mem_read => ~NO_FANOUT~
reg_write <> <UNC>
mem_out[0] <> DM:data_mem.port2
mem_out[1] <> DM:data_mem.port2
mem_out[2] <> DM:data_mem.port2
mem_out[3] <> DM:data_mem.port2
mem_out[4] <> DM:data_mem.port2
mem_out[5] <> DM:data_mem.port2
mem_out[6] <> DM:data_mem.port2
mem_out[7] <> DM:data_mem.port2
mem_out[8] <> DM:data_mem.port2
mem_out[9] <> DM:data_mem.port2
mem_out[10] <> DM:data_mem.port2
mem_out[11] <> DM:data_mem.port2
mem_out[12] <> DM:data_mem.port2
mem_out[13] <> DM:data_mem.port2
mem_out[14] <> DM:data_mem.port2
mem_out[15] <> DM:data_mem.port2
mem_out[16] <> DM:data_mem.port2
mem_out[17] <> DM:data_mem.port2
mem_out[18] <> DM:data_mem.port2
mem_out[19] <> DM:data_mem.port2
mem_out[20] <> DM:data_mem.port2
mem_out[21] <> DM:data_mem.port2
mem_out[22] <> DM:data_mem.port2
mem_out[23] <> DM:data_mem.port2
mem_out[24] <> DM:data_mem.port2
mem_out[25] <> DM:data_mem.port2
mem_out[26] <> DM:data_mem.port2
mem_out[27] <> DM:data_mem.port2
mem_out[28] <> DM:data_mem.port2
mem_out[29] <> DM:data_mem.port2
mem_out[30] <> DM:data_mem.port2
mem_out[31] <> DM:data_mem.port2
clk => clk.IN1


|PLCPU|CPU5STAGE:cpu|MEM_stage:mem_stage|DM:data_mem
addr[0] => data_mem.waddr_a[0].DATAIN
addr[0] => data_mem.WADDR
addr[0] => data_mem.RADDR
addr[1] => data_mem.waddr_a[1].DATAIN
addr[1] => data_mem.WADDR1
addr[1] => data_mem.RADDR1
addr[2] => data_mem.waddr_a[2].DATAIN
addr[2] => data_mem.WADDR2
addr[2] => data_mem.RADDR2
addr[3] => data_mem.waddr_a[3].DATAIN
addr[3] => data_mem.WADDR3
addr[3] => data_mem.RADDR3
addr[4] => data_mem.waddr_a[4].DATAIN
addr[4] => data_mem.WADDR4
addr[4] => data_mem.RADDR4
addr[5] => data_mem.waddr_a[5].DATAIN
addr[5] => data_mem.WADDR5
addr[5] => data_mem.RADDR5
addr[6] => data_mem.waddr_a[6].DATAIN
addr[6] => data_mem.WADDR6
addr[6] => data_mem.RADDR6
addr[7] => data_mem.waddr_a[7].DATAIN
addr[7] => data_mem.WADDR7
addr[7] => data_mem.RADDR7
addr[8] => data_mem.waddr_a[8].DATAIN
addr[8] => data_mem.WADDR8
addr[8] => data_mem.RADDR8
addr[9] => data_mem.waddr_a[9].DATAIN
addr[9] => data_mem.WADDR9
addr[9] => data_mem.RADDR9
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
Data_In[0] => data_mem.data_a[0].DATAIN
Data_In[0] => data_mem.DATAIN
Data_In[1] => data_mem.data_a[1].DATAIN
Data_In[1] => data_mem.DATAIN1
Data_In[2] => data_mem.data_a[2].DATAIN
Data_In[2] => data_mem.DATAIN2
Data_In[3] => data_mem.data_a[3].DATAIN
Data_In[3] => data_mem.DATAIN3
Data_In[4] => data_mem.data_a[4].DATAIN
Data_In[4] => data_mem.DATAIN4
Data_In[5] => data_mem.data_a[5].DATAIN
Data_In[5] => data_mem.DATAIN5
Data_In[6] => data_mem.data_a[6].DATAIN
Data_In[6] => data_mem.DATAIN6
Data_In[7] => data_mem.data_a[7].DATAIN
Data_In[7] => data_mem.DATAIN7
Data_In[8] => data_mem.data_a[8].DATAIN
Data_In[8] => data_mem.DATAIN8
Data_In[9] => data_mem.data_a[9].DATAIN
Data_In[9] => data_mem.DATAIN9
Data_In[10] => data_mem.data_a[10].DATAIN
Data_In[10] => data_mem.DATAIN10
Data_In[11] => data_mem.data_a[11].DATAIN
Data_In[11] => data_mem.DATAIN11
Data_In[12] => data_mem.data_a[12].DATAIN
Data_In[12] => data_mem.DATAIN12
Data_In[13] => data_mem.data_a[13].DATAIN
Data_In[13] => data_mem.DATAIN13
Data_In[14] => data_mem.data_a[14].DATAIN
Data_In[14] => data_mem.DATAIN14
Data_In[15] => data_mem.data_a[15].DATAIN
Data_In[15] => data_mem.DATAIN15
Data_In[16] => data_mem.data_a[16].DATAIN
Data_In[16] => data_mem.DATAIN16
Data_In[17] => data_mem.data_a[17].DATAIN
Data_In[17] => data_mem.DATAIN17
Data_In[18] => data_mem.data_a[18].DATAIN
Data_In[18] => data_mem.DATAIN18
Data_In[19] => data_mem.data_a[19].DATAIN
Data_In[19] => data_mem.DATAIN19
Data_In[20] => data_mem.data_a[20].DATAIN
Data_In[20] => data_mem.DATAIN20
Data_In[21] => data_mem.data_a[21].DATAIN
Data_In[21] => data_mem.DATAIN21
Data_In[22] => data_mem.data_a[22].DATAIN
Data_In[22] => data_mem.DATAIN22
Data_In[23] => data_mem.data_a[23].DATAIN
Data_In[23] => data_mem.DATAIN23
Data_In[24] => data_mem.data_a[24].DATAIN
Data_In[24] => data_mem.DATAIN24
Data_In[25] => data_mem.data_a[25].DATAIN
Data_In[25] => data_mem.DATAIN25
Data_In[26] => data_mem.data_a[26].DATAIN
Data_In[26] => data_mem.DATAIN26
Data_In[27] => data_mem.data_a[27].DATAIN
Data_In[27] => data_mem.DATAIN27
Data_In[28] => data_mem.data_a[28].DATAIN
Data_In[28] => data_mem.DATAIN28
Data_In[29] => data_mem.data_a[29].DATAIN
Data_In[29] => data_mem.DATAIN29
Data_In[30] => data_mem.data_a[30].DATAIN
Data_In[30] => data_mem.DATAIN30
Data_In[31] => data_mem.data_a[31].DATAIN
Data_In[31] => data_mem.DATAIN31
Data_Out[0] <= Data_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[1] <= Data_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[2] <= Data_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[3] <= Data_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[4] <= Data_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[5] <= Data_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[6] <= Data_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[7] <= Data_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[8] <= Data_Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[9] <= Data_Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[10] <= Data_Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[11] <= Data_Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[12] <= Data_Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[13] <= Data_Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[14] <= Data_Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[15] <= Data_Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[16] <= Data_Out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[17] <= Data_Out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[18] <= Data_Out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[19] <= Data_Out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[20] <= Data_Out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[21] <= Data_Out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[22] <= Data_Out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[23] <= Data_Out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[24] <= Data_Out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[25] <= Data_Out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[26] <= Data_Out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[27] <= Data_Out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[28] <= Data_Out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[29] <= Data_Out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[30] <= Data_Out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Out[31] <= Data_Out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WR => data_mem.we_a.DATAIN
WR => data_mem.WE
clk => data_mem.we_a.CLK
clk => data_mem.waddr_a[9].CLK
clk => data_mem.waddr_a[8].CLK
clk => data_mem.waddr_a[7].CLK
clk => data_mem.waddr_a[6].CLK
clk => data_mem.waddr_a[5].CLK
clk => data_mem.waddr_a[4].CLK
clk => data_mem.waddr_a[3].CLK
clk => data_mem.waddr_a[2].CLK
clk => data_mem.waddr_a[1].CLK
clk => data_mem.waddr_a[0].CLK
clk => data_mem.data_a[31].CLK
clk => data_mem.data_a[30].CLK
clk => data_mem.data_a[29].CLK
clk => data_mem.data_a[28].CLK
clk => data_mem.data_a[27].CLK
clk => data_mem.data_a[26].CLK
clk => data_mem.data_a[25].CLK
clk => data_mem.data_a[24].CLK
clk => data_mem.data_a[23].CLK
clk => data_mem.data_a[22].CLK
clk => data_mem.data_a[21].CLK
clk => data_mem.data_a[20].CLK
clk => data_mem.data_a[19].CLK
clk => data_mem.data_a[18].CLK
clk => data_mem.data_a[17].CLK
clk => data_mem.data_a[16].CLK
clk => data_mem.data_a[15].CLK
clk => data_mem.data_a[14].CLK
clk => data_mem.data_a[13].CLK
clk => data_mem.data_a[12].CLK
clk => data_mem.data_a[11].CLK
clk => data_mem.data_a[10].CLK
clk => data_mem.data_a[9].CLK
clk => data_mem.data_a[8].CLK
clk => data_mem.data_a[7].CLK
clk => data_mem.data_a[6].CLK
clk => data_mem.data_a[5].CLK
clk => data_mem.data_a[4].CLK
clk => data_mem.data_a[3].CLK
clk => data_mem.data_a[2].CLK
clk => data_mem.data_a[1].CLK
clk => data_mem.data_a[0].CLK
clk => Data_Out[0]~reg0.CLK
clk => Data_Out[1]~reg0.CLK
clk => Data_Out[2]~reg0.CLK
clk => Data_Out[3]~reg0.CLK
clk => Data_Out[4]~reg0.CLK
clk => Data_Out[5]~reg0.CLK
clk => Data_Out[6]~reg0.CLK
clk => Data_Out[7]~reg0.CLK
clk => Data_Out[8]~reg0.CLK
clk => Data_Out[9]~reg0.CLK
clk => Data_Out[10]~reg0.CLK
clk => Data_Out[11]~reg0.CLK
clk => Data_Out[12]~reg0.CLK
clk => Data_Out[13]~reg0.CLK
clk => Data_Out[14]~reg0.CLK
clk => Data_Out[15]~reg0.CLK
clk => Data_Out[16]~reg0.CLK
clk => Data_Out[17]~reg0.CLK
clk => Data_Out[18]~reg0.CLK
clk => Data_Out[19]~reg0.CLK
clk => Data_Out[20]~reg0.CLK
clk => Data_Out[21]~reg0.CLK
clk => Data_Out[22]~reg0.CLK
clk => Data_Out[23]~reg0.CLK
clk => Data_Out[24]~reg0.CLK
clk => Data_Out[25]~reg0.CLK
clk => Data_Out[26]~reg0.CLK
clk => Data_Out[27]~reg0.CLK
clk => Data_Out[28]~reg0.CLK
clk => Data_Out[29]~reg0.CLK
clk => Data_Out[30]~reg0.CLK
clk => Data_Out[31]~reg0.CLK
clk => data_mem.CLK0


|PLCPU|CPU5STAGE:cpu|MEM_WB_buffer:mem_wb_buffer
MEM_ALU_OUT[0] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[1] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[2] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[3] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[4] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[5] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[6] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[7] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[8] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[9] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[10] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[11] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[12] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[13] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[14] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[15] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[16] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[17] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[18] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[19] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[20] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[21] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[22] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[23] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[24] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[25] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[26] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[27] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[28] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[29] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[30] => WB_ALU_OUT.DATAB
MEM_ALU_OUT[31] => WB_ALU_OUT.DATAB
MEM_rs2[0] => WB_rs2.DATAB
MEM_rs2[1] => WB_rs2.DATAB
MEM_rs2[2] => WB_rs2.DATAB
MEM_rs2[3] => WB_rs2.DATAB
MEM_rs2[4] => WB_rs2.DATAB
MEM_rs2[5] => WB_rs2.DATAB
MEM_rs2[6] => WB_rs2.DATAB
MEM_rs2[7] => WB_rs2.DATAB
MEM_rs2[8] => WB_rs2.DATAB
MEM_rs2[9] => WB_rs2.DATAB
MEM_rs2[10] => WB_rs2.DATAB
MEM_rs2[11] => WB_rs2.DATAB
MEM_rs2[12] => WB_rs2.DATAB
MEM_rs2[13] => WB_rs2.DATAB
MEM_rs2[14] => WB_rs2.DATAB
MEM_rs2[15] => WB_rs2.DATAB
MEM_rs2[16] => WB_rs2.DATAB
MEM_rs2[17] => WB_rs2.DATAB
MEM_rs2[18] => WB_rs2.DATAB
MEM_rs2[19] => WB_rs2.DATAB
MEM_rs2[20] => WB_rs2.DATAB
MEM_rs2[21] => WB_rs2.DATAB
MEM_rs2[22] => WB_rs2.DATAB
MEM_rs2[23] => WB_rs2.DATAB
MEM_rs2[24] => WB_rs2.DATAB
MEM_rs2[25] => WB_rs2.DATAB
MEM_rs2[26] => WB_rs2.DATAB
MEM_rs2[27] => WB_rs2.DATAB
MEM_rs2[28] => WB_rs2.DATAB
MEM_rs2[29] => WB_rs2.DATAB
MEM_rs2[30] => WB_rs2.DATAB
MEM_rs2[31] => WB_rs2.DATAB
MEM_Data_mem_out[0] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[1] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[2] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[3] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[4] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[5] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[6] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[7] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[8] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[9] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[10] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[11] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[12] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[13] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[14] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[15] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[16] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[17] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[18] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[19] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[20] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[21] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[22] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[23] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[24] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[25] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[26] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[27] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[28] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[29] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[30] => WB_Data_mem_out.DATAB
MEM_Data_mem_out[31] => WB_Data_mem_out.DATAB
MEM_rs1_ind[0] => WB_rs1_ind.DATAB
MEM_rs1_ind[1] => WB_rs1_ind.DATAB
MEM_rs1_ind[2] => WB_rs1_ind.DATAB
MEM_rs1_ind[3] => WB_rs1_ind.DATAB
MEM_rs1_ind[4] => WB_rs1_ind.DATAB
MEM_rs2_ind[0] => WB_rs2_ind.DATAB
MEM_rs2_ind[1] => WB_rs2_ind.DATAB
MEM_rs2_ind[2] => WB_rs2_ind.DATAB
MEM_rs2_ind[3] => WB_rs2_ind.DATAB
MEM_rs2_ind[4] => WB_rs2_ind.DATAB
MEM_rd_ind[0] => WB_rd_ind.DATAB
MEM_rd_ind[1] => WB_rd_ind.DATAB
MEM_rd_ind[2] => WB_rd_ind.DATAB
MEM_rd_ind[3] => WB_rd_ind.DATAB
MEM_rd_ind[4] => WB_rd_ind.DATAB
MEM_PC[0] => WB_PC.DATAB
MEM_PC[1] => WB_PC.DATAB
MEM_PC[2] => WB_PC.DATAB
MEM_PC[3] => WB_PC.DATAB
MEM_PC[4] => WB_PC.DATAB
MEM_PC[5] => WB_PC.DATAB
MEM_PC[6] => WB_PC.DATAB
MEM_PC[7] => WB_PC.DATAB
MEM_PC[8] => WB_PC.DATAB
MEM_PC[9] => WB_PC.DATAB
MEM_PC[10] => WB_PC.DATAB
MEM_PC[11] => WB_PC.DATAB
MEM_PC[12] => WB_PC.DATAB
MEM_PC[13] => WB_PC.DATAB
MEM_PC[14] => WB_PC.DATAB
MEM_PC[15] => WB_PC.DATAB
MEM_PC[16] => WB_PC.DATAB
MEM_PC[17] => WB_PC.DATAB
MEM_PC[18] => WB_PC.DATAB
MEM_PC[19] => WB_PC.DATAB
MEM_PC[20] => WB_PC.DATAB
MEM_PC[21] => WB_PC.DATAB
MEM_PC[22] => WB_PC.DATAB
MEM_PC[23] => WB_PC.DATAB
MEM_PC[24] => WB_PC.DATAB
MEM_PC[25] => WB_PC.DATAB
MEM_PC[26] => WB_PC.DATAB
MEM_PC[27] => WB_PC.DATAB
MEM_PC[28] => WB_PC.DATAB
MEM_PC[29] => WB_PC.DATAB
MEM_PC[30] => WB_PC.DATAB
MEM_PC[31] => WB_PC.DATAB
MEM_INST[0] => WB_INST.DATAB
MEM_INST[1] => WB_INST.DATAB
MEM_INST[2] => WB_INST.DATAB
MEM_INST[3] => WB_INST.DATAB
MEM_INST[4] => WB_INST.DATAB
MEM_INST[5] => WB_INST.DATAB
MEM_INST[6] => WB_INST.DATAB
MEM_INST[7] => WB_INST.DATAB
MEM_INST[8] => WB_INST.DATAB
MEM_INST[9] => WB_INST.DATAB
MEM_INST[10] => WB_INST.DATAB
MEM_INST[11] => WB_INST.DATAB
MEM_INST[12] => WB_INST.DATAB
MEM_INST[13] => WB_INST.DATAB
MEM_INST[14] => WB_INST.DATAB
MEM_INST[15] => WB_INST.DATAB
MEM_INST[16] => WB_INST.DATAB
MEM_INST[17] => WB_INST.DATAB
MEM_INST[18] => WB_INST.DATAB
MEM_INST[19] => WB_INST.DATAB
MEM_INST[20] => WB_INST.DATAB
MEM_INST[21] => WB_INST.DATAB
MEM_INST[22] => WB_INST.DATAB
MEM_INST[23] => WB_INST.DATAB
MEM_INST[24] => WB_INST.DATAB
MEM_INST[25] => WB_INST.DATAB
MEM_INST[26] => WB_INST.DATAB
MEM_INST[27] => WB_INST.DATAB
MEM_INST[28] => WB_INST.DATAB
MEM_INST[29] => WB_INST.DATAB
MEM_INST[30] => WB_INST.DATAB
MEM_INST[31] => WB_INST.DATAB
MEM_opcode[0] => WB_opcode.DATAB
MEM_opcode[0] => Equal0.IN6
MEM_opcode[1] => WB_opcode.DATAB
MEM_opcode[1] => Equal0.IN5
MEM_opcode[2] => WB_opcode.DATAB
MEM_opcode[2] => Equal0.IN4
MEM_opcode[3] => WB_opcode.DATAB
MEM_opcode[3] => Equal0.IN3
MEM_opcode[4] => WB_opcode.DATAB
MEM_opcode[4] => Equal0.IN2
MEM_opcode[5] => WB_opcode.DATAB
MEM_opcode[5] => Equal0.IN1
MEM_opcode[6] => WB_opcode.DATAB
MEM_opcode[6] => Equal0.IN0
MEM_memread => WB_memread.DATAB
MEM_memwrite => WB_memwrite.DATAB
MEM_regwrite => WB_regwrite.DATAB
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_ALU_OUT.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_rs2.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_Data_mem_out.OUTPUTSELECT
MEM_FLUSH => WB_rs1_ind.OUTPUTSELECT
MEM_FLUSH => WB_rs1_ind.OUTPUTSELECT
MEM_FLUSH => WB_rs1_ind.OUTPUTSELECT
MEM_FLUSH => WB_rs1_ind.OUTPUTSELECT
MEM_FLUSH => WB_rs1_ind.OUTPUTSELECT
MEM_FLUSH => WB_rs2_ind.OUTPUTSELECT
MEM_FLUSH => WB_rs2_ind.OUTPUTSELECT
MEM_FLUSH => WB_rs2_ind.OUTPUTSELECT
MEM_FLUSH => WB_rs2_ind.OUTPUTSELECT
MEM_FLUSH => WB_rs2_ind.OUTPUTSELECT
MEM_FLUSH => WB_rd_ind.OUTPUTSELECT
MEM_FLUSH => WB_rd_ind.OUTPUTSELECT
MEM_FLUSH => WB_rd_ind.OUTPUTSELECT
MEM_FLUSH => WB_rd_ind.OUTPUTSELECT
MEM_FLUSH => WB_rd_ind.OUTPUTSELECT
MEM_FLUSH => WB_opcode.OUTPUTSELECT
MEM_FLUSH => WB_opcode.OUTPUTSELECT
MEM_FLUSH => WB_opcode.OUTPUTSELECT
MEM_FLUSH => WB_opcode.OUTPUTSELECT
MEM_FLUSH => WB_opcode.OUTPUTSELECT
MEM_FLUSH => WB_opcode.OUTPUTSELECT
MEM_FLUSH => WB_opcode.OUTPUTSELECT
MEM_FLUSH => WB_memread.OUTPUTSELECT
MEM_FLUSH => WB_memwrite.OUTPUTSELECT
MEM_FLUSH => WB_regwrite.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_PC.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => WB_INST.OUTPUTSELECT
MEM_FLUSH => hlt.OUTPUTSELECT
clk => hlt~reg0.CLK
clk => WB_regwrite~reg0.CLK
clk => WB_memwrite~reg0.CLK
clk => WB_memread~reg0.CLK
clk => WB_opcode[0]~reg0.CLK
clk => WB_opcode[1]~reg0.CLK
clk => WB_opcode[2]~reg0.CLK
clk => WB_opcode[3]~reg0.CLK
clk => WB_opcode[4]~reg0.CLK
clk => WB_opcode[5]~reg0.CLK
clk => WB_opcode[6]~reg0.CLK
clk => WB_rd_ind[0]~reg0.CLK
clk => WB_rd_ind[1]~reg0.CLK
clk => WB_rd_ind[2]~reg0.CLK
clk => WB_rd_ind[3]~reg0.CLK
clk => WB_rd_ind[4]~reg0.CLK
clk => WB_rs2_ind[0]~reg0.CLK
clk => WB_rs2_ind[1]~reg0.CLK
clk => WB_rs2_ind[2]~reg0.CLK
clk => WB_rs2_ind[3]~reg0.CLK
clk => WB_rs2_ind[4]~reg0.CLK
clk => WB_rs1_ind[0]~reg0.CLK
clk => WB_rs1_ind[1]~reg0.CLK
clk => WB_rs1_ind[2]~reg0.CLK
clk => WB_rs1_ind[3]~reg0.CLK
clk => WB_rs1_ind[4]~reg0.CLK
clk => WB_Data_mem_out[0]~reg0.CLK
clk => WB_Data_mem_out[1]~reg0.CLK
clk => WB_Data_mem_out[2]~reg0.CLK
clk => WB_Data_mem_out[3]~reg0.CLK
clk => WB_Data_mem_out[4]~reg0.CLK
clk => WB_Data_mem_out[5]~reg0.CLK
clk => WB_Data_mem_out[6]~reg0.CLK
clk => WB_Data_mem_out[7]~reg0.CLK
clk => WB_Data_mem_out[8]~reg0.CLK
clk => WB_Data_mem_out[9]~reg0.CLK
clk => WB_Data_mem_out[10]~reg0.CLK
clk => WB_Data_mem_out[11]~reg0.CLK
clk => WB_Data_mem_out[12]~reg0.CLK
clk => WB_Data_mem_out[13]~reg0.CLK
clk => WB_Data_mem_out[14]~reg0.CLK
clk => WB_Data_mem_out[15]~reg0.CLK
clk => WB_Data_mem_out[16]~reg0.CLK
clk => WB_Data_mem_out[17]~reg0.CLK
clk => WB_Data_mem_out[18]~reg0.CLK
clk => WB_Data_mem_out[19]~reg0.CLK
clk => WB_Data_mem_out[20]~reg0.CLK
clk => WB_Data_mem_out[21]~reg0.CLK
clk => WB_Data_mem_out[22]~reg0.CLK
clk => WB_Data_mem_out[23]~reg0.CLK
clk => WB_Data_mem_out[24]~reg0.CLK
clk => WB_Data_mem_out[25]~reg0.CLK
clk => WB_Data_mem_out[26]~reg0.CLK
clk => WB_Data_mem_out[27]~reg0.CLK
clk => WB_Data_mem_out[28]~reg0.CLK
clk => WB_Data_mem_out[29]~reg0.CLK
clk => WB_Data_mem_out[30]~reg0.CLK
clk => WB_Data_mem_out[31]~reg0.CLK
clk => WB_rs2[0]~reg0.CLK
clk => WB_rs2[1]~reg0.CLK
clk => WB_rs2[2]~reg0.CLK
clk => WB_rs2[3]~reg0.CLK
clk => WB_rs2[4]~reg0.CLK
clk => WB_rs2[5]~reg0.CLK
clk => WB_rs2[6]~reg0.CLK
clk => WB_rs2[7]~reg0.CLK
clk => WB_rs2[8]~reg0.CLK
clk => WB_rs2[9]~reg0.CLK
clk => WB_rs2[10]~reg0.CLK
clk => WB_rs2[11]~reg0.CLK
clk => WB_rs2[12]~reg0.CLK
clk => WB_rs2[13]~reg0.CLK
clk => WB_rs2[14]~reg0.CLK
clk => WB_rs2[15]~reg0.CLK
clk => WB_rs2[16]~reg0.CLK
clk => WB_rs2[17]~reg0.CLK
clk => WB_rs2[18]~reg0.CLK
clk => WB_rs2[19]~reg0.CLK
clk => WB_rs2[20]~reg0.CLK
clk => WB_rs2[21]~reg0.CLK
clk => WB_rs2[22]~reg0.CLK
clk => WB_rs2[23]~reg0.CLK
clk => WB_rs2[24]~reg0.CLK
clk => WB_rs2[25]~reg0.CLK
clk => WB_rs2[26]~reg0.CLK
clk => WB_rs2[27]~reg0.CLK
clk => WB_rs2[28]~reg0.CLK
clk => WB_rs2[29]~reg0.CLK
clk => WB_rs2[30]~reg0.CLK
clk => WB_rs2[31]~reg0.CLK
clk => WB_INST[0]~reg0.CLK
clk => WB_INST[1]~reg0.CLK
clk => WB_INST[2]~reg0.CLK
clk => WB_INST[3]~reg0.CLK
clk => WB_INST[4]~reg0.CLK
clk => WB_INST[5]~reg0.CLK
clk => WB_INST[6]~reg0.CLK
clk => WB_INST[7]~reg0.CLK
clk => WB_INST[8]~reg0.CLK
clk => WB_INST[9]~reg0.CLK
clk => WB_INST[10]~reg0.CLK
clk => WB_INST[11]~reg0.CLK
clk => WB_INST[12]~reg0.CLK
clk => WB_INST[13]~reg0.CLK
clk => WB_INST[14]~reg0.CLK
clk => WB_INST[15]~reg0.CLK
clk => WB_INST[16]~reg0.CLK
clk => WB_INST[17]~reg0.CLK
clk => WB_INST[18]~reg0.CLK
clk => WB_INST[19]~reg0.CLK
clk => WB_INST[20]~reg0.CLK
clk => WB_INST[21]~reg0.CLK
clk => WB_INST[22]~reg0.CLK
clk => WB_INST[23]~reg0.CLK
clk => WB_INST[24]~reg0.CLK
clk => WB_INST[25]~reg0.CLK
clk => WB_INST[26]~reg0.CLK
clk => WB_INST[27]~reg0.CLK
clk => WB_INST[28]~reg0.CLK
clk => WB_INST[29]~reg0.CLK
clk => WB_INST[30]~reg0.CLK
clk => WB_INST[31]~reg0.CLK
clk => WB_PC[0]~reg0.CLK
clk => WB_PC[1]~reg0.CLK
clk => WB_PC[2]~reg0.CLK
clk => WB_PC[3]~reg0.CLK
clk => WB_PC[4]~reg0.CLK
clk => WB_PC[5]~reg0.CLK
clk => WB_PC[6]~reg0.CLK
clk => WB_PC[7]~reg0.CLK
clk => WB_PC[8]~reg0.CLK
clk => WB_PC[9]~reg0.CLK
clk => WB_PC[10]~reg0.CLK
clk => WB_PC[11]~reg0.CLK
clk => WB_PC[12]~reg0.CLK
clk => WB_PC[13]~reg0.CLK
clk => WB_PC[14]~reg0.CLK
clk => WB_PC[15]~reg0.CLK
clk => WB_PC[16]~reg0.CLK
clk => WB_PC[17]~reg0.CLK
clk => WB_PC[18]~reg0.CLK
clk => WB_PC[19]~reg0.CLK
clk => WB_PC[20]~reg0.CLK
clk => WB_PC[21]~reg0.CLK
clk => WB_PC[22]~reg0.CLK
clk => WB_PC[23]~reg0.CLK
clk => WB_PC[24]~reg0.CLK
clk => WB_PC[25]~reg0.CLK
clk => WB_PC[26]~reg0.CLK
clk => WB_PC[27]~reg0.CLK
clk => WB_PC[28]~reg0.CLK
clk => WB_PC[29]~reg0.CLK
clk => WB_PC[30]~reg0.CLK
clk => WB_PC[31]~reg0.CLK
clk => WB_ALU_OUT[0]~reg0.CLK
clk => WB_ALU_OUT[1]~reg0.CLK
clk => WB_ALU_OUT[2]~reg0.CLK
clk => WB_ALU_OUT[3]~reg0.CLK
clk => WB_ALU_OUT[4]~reg0.CLK
clk => WB_ALU_OUT[5]~reg0.CLK
clk => WB_ALU_OUT[6]~reg0.CLK
clk => WB_ALU_OUT[7]~reg0.CLK
clk => WB_ALU_OUT[8]~reg0.CLK
clk => WB_ALU_OUT[9]~reg0.CLK
clk => WB_ALU_OUT[10]~reg0.CLK
clk => WB_ALU_OUT[11]~reg0.CLK
clk => WB_ALU_OUT[12]~reg0.CLK
clk => WB_ALU_OUT[13]~reg0.CLK
clk => WB_ALU_OUT[14]~reg0.CLK
clk => WB_ALU_OUT[15]~reg0.CLK
clk => WB_ALU_OUT[16]~reg0.CLK
clk => WB_ALU_OUT[17]~reg0.CLK
clk => WB_ALU_OUT[18]~reg0.CLK
clk => WB_ALU_OUT[19]~reg0.CLK
clk => WB_ALU_OUT[20]~reg0.CLK
clk => WB_ALU_OUT[21]~reg0.CLK
clk => WB_ALU_OUT[22]~reg0.CLK
clk => WB_ALU_OUT[23]~reg0.CLK
clk => WB_ALU_OUT[24]~reg0.CLK
clk => WB_ALU_OUT[25]~reg0.CLK
clk => WB_ALU_OUT[26]~reg0.CLK
clk => WB_ALU_OUT[27]~reg0.CLK
clk => WB_ALU_OUT[28]~reg0.CLK
clk => WB_ALU_OUT[29]~reg0.CLK
clk => WB_ALU_OUT[30]~reg0.CLK
clk => WB_ALU_OUT[31]~reg0.CLK
WB_ALU_OUT[0] <= WB_ALU_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[1] <= WB_ALU_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[2] <= WB_ALU_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[3] <= WB_ALU_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[4] <= WB_ALU_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[5] <= WB_ALU_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[6] <= WB_ALU_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[7] <= WB_ALU_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[8] <= WB_ALU_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[9] <= WB_ALU_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[10] <= WB_ALU_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[11] <= WB_ALU_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[12] <= WB_ALU_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[13] <= WB_ALU_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[14] <= WB_ALU_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[15] <= WB_ALU_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[16] <= WB_ALU_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[17] <= WB_ALU_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[18] <= WB_ALU_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[19] <= WB_ALU_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[20] <= WB_ALU_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[21] <= WB_ALU_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[22] <= WB_ALU_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[23] <= WB_ALU_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[24] <= WB_ALU_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[25] <= WB_ALU_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[26] <= WB_ALU_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[27] <= WB_ALU_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[28] <= WB_ALU_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[29] <= WB_ALU_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[30] <= WB_ALU_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALU_OUT[31] <= WB_ALU_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[0] <= WB_rs2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[1] <= WB_rs2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[2] <= WB_rs2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[3] <= WB_rs2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[4] <= WB_rs2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[5] <= WB_rs2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[6] <= WB_rs2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[7] <= WB_rs2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[8] <= WB_rs2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[9] <= WB_rs2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[10] <= WB_rs2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[11] <= WB_rs2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[12] <= WB_rs2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[13] <= WB_rs2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[14] <= WB_rs2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[15] <= WB_rs2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[16] <= WB_rs2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[17] <= WB_rs2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[18] <= WB_rs2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[19] <= WB_rs2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[20] <= WB_rs2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[21] <= WB_rs2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[22] <= WB_rs2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[23] <= WB_rs2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[24] <= WB_rs2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[25] <= WB_rs2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[26] <= WB_rs2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[27] <= WB_rs2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[28] <= WB_rs2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[29] <= WB_rs2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[30] <= WB_rs2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2[31] <= WB_rs2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[0] <= WB_Data_mem_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[1] <= WB_Data_mem_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[2] <= WB_Data_mem_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[3] <= WB_Data_mem_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[4] <= WB_Data_mem_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[5] <= WB_Data_mem_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[6] <= WB_Data_mem_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[7] <= WB_Data_mem_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[8] <= WB_Data_mem_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[9] <= WB_Data_mem_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[10] <= WB_Data_mem_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[11] <= WB_Data_mem_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[12] <= WB_Data_mem_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[13] <= WB_Data_mem_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[14] <= WB_Data_mem_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[15] <= WB_Data_mem_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[16] <= WB_Data_mem_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[17] <= WB_Data_mem_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[18] <= WB_Data_mem_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[19] <= WB_Data_mem_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[20] <= WB_Data_mem_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[21] <= WB_Data_mem_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[22] <= WB_Data_mem_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[23] <= WB_Data_mem_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[24] <= WB_Data_mem_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[25] <= WB_Data_mem_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[26] <= WB_Data_mem_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[27] <= WB_Data_mem_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[28] <= WB_Data_mem_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[29] <= WB_Data_mem_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[30] <= WB_Data_mem_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Data_mem_out[31] <= WB_Data_mem_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs1_ind[0] <= WB_rs1_ind[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs1_ind[1] <= WB_rs1_ind[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs1_ind[2] <= WB_rs1_ind[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs1_ind[3] <= WB_rs1_ind[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs1_ind[4] <= WB_rs1_ind[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2_ind[0] <= WB_rs2_ind[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2_ind[1] <= WB_rs2_ind[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2_ind[2] <= WB_rs2_ind[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2_ind[3] <= WB_rs2_ind[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rs2_ind[4] <= WB_rs2_ind[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rd_ind[0] <= WB_rd_ind[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rd_ind[1] <= WB_rd_ind[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rd_ind[2] <= WB_rd_ind[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rd_ind[3] <= WB_rd_ind[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_rd_ind[4] <= WB_rd_ind[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[0] <= WB_PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[1] <= WB_PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[2] <= WB_PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[3] <= WB_PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[4] <= WB_PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[5] <= WB_PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[6] <= WB_PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[7] <= WB_PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[8] <= WB_PC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[9] <= WB_PC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[10] <= WB_PC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[11] <= WB_PC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[12] <= WB_PC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[13] <= WB_PC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[14] <= WB_PC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[15] <= WB_PC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[16] <= WB_PC[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[17] <= WB_PC[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[18] <= WB_PC[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[19] <= WB_PC[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[20] <= WB_PC[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[21] <= WB_PC[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[22] <= WB_PC[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[23] <= WB_PC[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[24] <= WB_PC[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[25] <= WB_PC[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[26] <= WB_PC[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[27] <= WB_PC[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[28] <= WB_PC[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[29] <= WB_PC[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[30] <= WB_PC[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_PC[31] <= WB_PC[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[0] <= WB_INST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[1] <= WB_INST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[2] <= WB_INST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[3] <= WB_INST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[4] <= WB_INST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[5] <= WB_INST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[6] <= WB_INST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[7] <= WB_INST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[8] <= WB_INST[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[9] <= WB_INST[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[10] <= WB_INST[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[11] <= WB_INST[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[12] <= WB_INST[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[13] <= WB_INST[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[14] <= WB_INST[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[15] <= WB_INST[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[16] <= WB_INST[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[17] <= WB_INST[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[18] <= WB_INST[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[19] <= WB_INST[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[20] <= WB_INST[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[21] <= WB_INST[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[22] <= WB_INST[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[23] <= WB_INST[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[24] <= WB_INST[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[25] <= WB_INST[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[26] <= WB_INST[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[27] <= WB_INST[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[28] <= WB_INST[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[29] <= WB_INST[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[30] <= WB_INST[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_INST[31] <= WB_INST[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_opcode[0] <= WB_opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_opcode[1] <= WB_opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_opcode[2] <= WB_opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_opcode[3] <= WB_opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_opcode[4] <= WB_opcode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_opcode[5] <= WB_opcode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_opcode[6] <= WB_opcode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_memread <= WB_memread~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_memwrite <= WB_memwrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_regwrite <= WB_regwrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
hlt <= hlt~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => hlt~reg0.ACLR
rst => WB_regwrite~reg0.ACLR
rst => WB_memwrite~reg0.ACLR
rst => WB_memread~reg0.ACLR
rst => WB_opcode[0]~reg0.ACLR
rst => WB_opcode[1]~reg0.ACLR
rst => WB_opcode[2]~reg0.ACLR
rst => WB_opcode[3]~reg0.ACLR
rst => WB_opcode[4]~reg0.ACLR
rst => WB_opcode[5]~reg0.ACLR
rst => WB_opcode[6]~reg0.ACLR
rst => WB_rd_ind[0]~reg0.ACLR
rst => WB_rd_ind[1]~reg0.ACLR
rst => WB_rd_ind[2]~reg0.ACLR
rst => WB_rd_ind[3]~reg0.ACLR
rst => WB_rd_ind[4]~reg0.ACLR
rst => WB_rs2_ind[0]~reg0.ACLR
rst => WB_rs2_ind[1]~reg0.ACLR
rst => WB_rs2_ind[2]~reg0.ACLR
rst => WB_rs2_ind[3]~reg0.ACLR
rst => WB_rs2_ind[4]~reg0.ACLR
rst => WB_rs1_ind[0]~reg0.ACLR
rst => WB_rs1_ind[1]~reg0.ACLR
rst => WB_rs1_ind[2]~reg0.ACLR
rst => WB_rs1_ind[3]~reg0.ACLR
rst => WB_rs1_ind[4]~reg0.ACLR
rst => WB_Data_mem_out[0]~reg0.ACLR
rst => WB_Data_mem_out[1]~reg0.ACLR
rst => WB_Data_mem_out[2]~reg0.ACLR
rst => WB_Data_mem_out[3]~reg0.ACLR
rst => WB_Data_mem_out[4]~reg0.ACLR
rst => WB_Data_mem_out[5]~reg0.ACLR
rst => WB_Data_mem_out[6]~reg0.ACLR
rst => WB_Data_mem_out[7]~reg0.ACLR
rst => WB_Data_mem_out[8]~reg0.ACLR
rst => WB_Data_mem_out[9]~reg0.ACLR
rst => WB_Data_mem_out[10]~reg0.ACLR
rst => WB_Data_mem_out[11]~reg0.ACLR
rst => WB_Data_mem_out[12]~reg0.ACLR
rst => WB_Data_mem_out[13]~reg0.ACLR
rst => WB_Data_mem_out[14]~reg0.ACLR
rst => WB_Data_mem_out[15]~reg0.ACLR
rst => WB_Data_mem_out[16]~reg0.ACLR
rst => WB_Data_mem_out[17]~reg0.ACLR
rst => WB_Data_mem_out[18]~reg0.ACLR
rst => WB_Data_mem_out[19]~reg0.ACLR
rst => WB_Data_mem_out[20]~reg0.ACLR
rst => WB_Data_mem_out[21]~reg0.ACLR
rst => WB_Data_mem_out[22]~reg0.ACLR
rst => WB_Data_mem_out[23]~reg0.ACLR
rst => WB_Data_mem_out[24]~reg0.ACLR
rst => WB_Data_mem_out[25]~reg0.ACLR
rst => WB_Data_mem_out[26]~reg0.ACLR
rst => WB_Data_mem_out[27]~reg0.ACLR
rst => WB_Data_mem_out[28]~reg0.ACLR
rst => WB_Data_mem_out[29]~reg0.ACLR
rst => WB_Data_mem_out[30]~reg0.ACLR
rst => WB_Data_mem_out[31]~reg0.ACLR
rst => WB_rs2[0]~reg0.ACLR
rst => WB_rs2[1]~reg0.ACLR
rst => WB_rs2[2]~reg0.ACLR
rst => WB_rs2[3]~reg0.ACLR
rst => WB_rs2[4]~reg0.ACLR
rst => WB_rs2[5]~reg0.ACLR
rst => WB_rs2[6]~reg0.ACLR
rst => WB_rs2[7]~reg0.ACLR
rst => WB_rs2[8]~reg0.ACLR
rst => WB_rs2[9]~reg0.ACLR
rst => WB_rs2[10]~reg0.ACLR
rst => WB_rs2[11]~reg0.ACLR
rst => WB_rs2[12]~reg0.ACLR
rst => WB_rs2[13]~reg0.ACLR
rst => WB_rs2[14]~reg0.ACLR
rst => WB_rs2[15]~reg0.ACLR
rst => WB_rs2[16]~reg0.ACLR
rst => WB_rs2[17]~reg0.ACLR
rst => WB_rs2[18]~reg0.ACLR
rst => WB_rs2[19]~reg0.ACLR
rst => WB_rs2[20]~reg0.ACLR
rst => WB_rs2[21]~reg0.ACLR
rst => WB_rs2[22]~reg0.ACLR
rst => WB_rs2[23]~reg0.ACLR
rst => WB_rs2[24]~reg0.ACLR
rst => WB_rs2[25]~reg0.ACLR
rst => WB_rs2[26]~reg0.ACLR
rst => WB_rs2[27]~reg0.ACLR
rst => WB_rs2[28]~reg0.ACLR
rst => WB_rs2[29]~reg0.ACLR
rst => WB_rs2[30]~reg0.ACLR
rst => WB_rs2[31]~reg0.ACLR
rst => WB_INST[0]~reg0.ACLR
rst => WB_INST[1]~reg0.ACLR
rst => WB_INST[2]~reg0.ACLR
rst => WB_INST[3]~reg0.ACLR
rst => WB_INST[4]~reg0.ACLR
rst => WB_INST[5]~reg0.ACLR
rst => WB_INST[6]~reg0.ACLR
rst => WB_INST[7]~reg0.ACLR
rst => WB_INST[8]~reg0.ACLR
rst => WB_INST[9]~reg0.ACLR
rst => WB_INST[10]~reg0.ACLR
rst => WB_INST[11]~reg0.ACLR
rst => WB_INST[12]~reg0.ACLR
rst => WB_INST[13]~reg0.ACLR
rst => WB_INST[14]~reg0.ACLR
rst => WB_INST[15]~reg0.ACLR
rst => WB_INST[16]~reg0.ACLR
rst => WB_INST[17]~reg0.ACLR
rst => WB_INST[18]~reg0.ACLR
rst => WB_INST[19]~reg0.ACLR
rst => WB_INST[20]~reg0.ACLR
rst => WB_INST[21]~reg0.ACLR
rst => WB_INST[22]~reg0.ACLR
rst => WB_INST[23]~reg0.ACLR
rst => WB_INST[24]~reg0.ACLR
rst => WB_INST[25]~reg0.ACLR
rst => WB_INST[26]~reg0.ACLR
rst => WB_INST[27]~reg0.ACLR
rst => WB_INST[28]~reg0.ACLR
rst => WB_INST[29]~reg0.ACLR
rst => WB_INST[30]~reg0.ACLR
rst => WB_INST[31]~reg0.ACLR
rst => WB_PC[0]~reg0.ACLR
rst => WB_PC[1]~reg0.ACLR
rst => WB_PC[2]~reg0.ACLR
rst => WB_PC[3]~reg0.ACLR
rst => WB_PC[4]~reg0.ACLR
rst => WB_PC[5]~reg0.ACLR
rst => WB_PC[6]~reg0.ACLR
rst => WB_PC[7]~reg0.ACLR
rst => WB_PC[8]~reg0.ACLR
rst => WB_PC[9]~reg0.ACLR
rst => WB_PC[10]~reg0.ACLR
rst => WB_PC[11]~reg0.ACLR
rst => WB_PC[12]~reg0.ACLR
rst => WB_PC[13]~reg0.ACLR
rst => WB_PC[14]~reg0.ACLR
rst => WB_PC[15]~reg0.ACLR
rst => WB_PC[16]~reg0.ACLR
rst => WB_PC[17]~reg0.ACLR
rst => WB_PC[18]~reg0.ACLR
rst => WB_PC[19]~reg0.ACLR
rst => WB_PC[20]~reg0.ACLR
rst => WB_PC[21]~reg0.ACLR
rst => WB_PC[22]~reg0.ACLR
rst => WB_PC[23]~reg0.ACLR
rst => WB_PC[24]~reg0.ACLR
rst => WB_PC[25]~reg0.ACLR
rst => WB_PC[26]~reg0.ACLR
rst => WB_PC[27]~reg0.ACLR
rst => WB_PC[28]~reg0.ACLR
rst => WB_PC[29]~reg0.ACLR
rst => WB_PC[30]~reg0.ACLR
rst => WB_PC[31]~reg0.ACLR
rst => WB_ALU_OUT[0]~reg0.ACLR
rst => WB_ALU_OUT[1]~reg0.ACLR
rst => WB_ALU_OUT[2]~reg0.ACLR
rst => WB_ALU_OUT[3]~reg0.ACLR
rst => WB_ALU_OUT[4]~reg0.ACLR
rst => WB_ALU_OUT[5]~reg0.ACLR
rst => WB_ALU_OUT[6]~reg0.ACLR
rst => WB_ALU_OUT[7]~reg0.ACLR
rst => WB_ALU_OUT[8]~reg0.ACLR
rst => WB_ALU_OUT[9]~reg0.ACLR
rst => WB_ALU_OUT[10]~reg0.ACLR
rst => WB_ALU_OUT[11]~reg0.ACLR
rst => WB_ALU_OUT[12]~reg0.ACLR
rst => WB_ALU_OUT[13]~reg0.ACLR
rst => WB_ALU_OUT[14]~reg0.ACLR
rst => WB_ALU_OUT[15]~reg0.ACLR
rst => WB_ALU_OUT[16]~reg0.ACLR
rst => WB_ALU_OUT[17]~reg0.ACLR
rst => WB_ALU_OUT[18]~reg0.ACLR
rst => WB_ALU_OUT[19]~reg0.ACLR
rst => WB_ALU_OUT[20]~reg0.ACLR
rst => WB_ALU_OUT[21]~reg0.ACLR
rst => WB_ALU_OUT[22]~reg0.ACLR
rst => WB_ALU_OUT[23]~reg0.ACLR
rst => WB_ALU_OUT[24]~reg0.ACLR
rst => WB_ALU_OUT[25]~reg0.ACLR
rst => WB_ALU_OUT[26]~reg0.ACLR
rst => WB_ALU_OUT[27]~reg0.ACLR
rst => WB_ALU_OUT[28]~reg0.ACLR
rst => WB_ALU_OUT[29]~reg0.ACLR
rst => WB_ALU_OUT[30]~reg0.ACLR
rst => WB_ALU_OUT[31]~reg0.ACLR


|PLCPU|CPU5STAGE:cpu|WB_stage:wb_stage
mem_out[0] => mem_out[0].IN1
mem_out[1] => mem_out[1].IN1
mem_out[2] => mem_out[2].IN1
mem_out[3] => mem_out[3].IN1
mem_out[4] => mem_out[4].IN1
mem_out[5] => mem_out[5].IN1
mem_out[6] => mem_out[6].IN1
mem_out[7] => mem_out[7].IN1
mem_out[8] => mem_out[8].IN1
mem_out[9] => mem_out[9].IN1
mem_out[10] => mem_out[10].IN1
mem_out[11] => mem_out[11].IN1
mem_out[12] => mem_out[12].IN1
mem_out[13] => mem_out[13].IN1
mem_out[14] => mem_out[14].IN1
mem_out[15] => mem_out[15].IN1
mem_out[16] => mem_out[16].IN1
mem_out[17] => mem_out[17].IN1
mem_out[18] => mem_out[18].IN1
mem_out[19] => mem_out[19].IN1
mem_out[20] => mem_out[20].IN1
mem_out[21] => mem_out[21].IN1
mem_out[22] => mem_out[22].IN1
mem_out[23] => mem_out[23].IN1
mem_out[24] => mem_out[24].IN1
mem_out[25] => mem_out[25].IN1
mem_out[26] => mem_out[26].IN1
mem_out[27] => mem_out[27].IN1
mem_out[28] => mem_out[28].IN1
mem_out[29] => mem_out[29].IN1
mem_out[30] => mem_out[30].IN1
mem_out[31] => mem_out[31].IN1
alu_out[0] => alu_out[0].IN1
alu_out[1] => alu_out[1].IN1
alu_out[2] => alu_out[2].IN1
alu_out[3] => alu_out[3].IN1
alu_out[4] => alu_out[4].IN1
alu_out[5] => alu_out[5].IN1
alu_out[6] => alu_out[6].IN1
alu_out[7] => alu_out[7].IN1
alu_out[8] => alu_out[8].IN1
alu_out[9] => alu_out[9].IN1
alu_out[10] => alu_out[10].IN1
alu_out[11] => alu_out[11].IN1
alu_out[12] => alu_out[12].IN1
alu_out[13] => alu_out[13].IN1
alu_out[14] => alu_out[14].IN1
alu_out[15] => alu_out[15].IN1
alu_out[16] => alu_out[16].IN1
alu_out[17] => alu_out[17].IN1
alu_out[18] => alu_out[18].IN1
alu_out[19] => alu_out[19].IN1
alu_out[20] => alu_out[20].IN1
alu_out[21] => alu_out[21].IN1
alu_out[22] => alu_out[22].IN1
alu_out[23] => alu_out[23].IN1
alu_out[24] => alu_out[24].IN1
alu_out[25] => alu_out[25].IN1
alu_out[26] => alu_out[26].IN1
alu_out[27] => alu_out[27].IN1
alu_out[28] => alu_out[28].IN1
alu_out[29] => alu_out[29].IN1
alu_out[30] => alu_out[30].IN1
alu_out[31] => alu_out[31].IN1
mem_read => mem_read.IN1
wdata_to_reg_file[0] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[1] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[2] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[3] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[4] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[5] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[6] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[7] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[8] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[9] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[10] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[11] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[12] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[13] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[14] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[15] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[16] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[17] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[18] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[19] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[20] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[21] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[22] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[23] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[24] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[25] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[26] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[27] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[28] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[29] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[30] <= MUX_2x1:wb_mux.port3
wdata_to_reg_file[31] <= MUX_2x1:wb_mux.port3


|PLCPU|CPU5STAGE:cpu|WB_stage:wb_stage|MUX_2x1:wb_mux
ina[0] => out.DATAB
ina[1] => out.DATAB
ina[2] => out.DATAB
ina[3] => out.DATAB
ina[4] => out.DATAB
ina[5] => out.DATAB
ina[6] => out.DATAB
ina[7] => out.DATAB
ina[8] => out.DATAB
ina[9] => out.DATAB
ina[10] => out.DATAB
ina[11] => out.DATAB
ina[12] => out.DATAB
ina[13] => out.DATAB
ina[14] => out.DATAB
ina[15] => out.DATAB
ina[16] => out.DATAB
ina[17] => out.DATAB
ina[18] => out.DATAB
ina[19] => out.DATAB
ina[20] => out.DATAB
ina[21] => out.DATAB
ina[22] => out.DATAB
ina[23] => out.DATAB
ina[24] => out.DATAB
ina[25] => out.DATAB
ina[26] => out.DATAB
ina[27] => out.DATAB
ina[28] => out.DATAB
ina[29] => out.DATAB
ina[30] => out.DATAB
ina[31] => out.DATAB
inb[0] => out.DATAA
inb[1] => out.DATAA
inb[2] => out.DATAA
inb[3] => out.DATAA
inb[4] => out.DATAA
inb[5] => out.DATAA
inb[6] => out.DATAA
inb[7] => out.DATAA
inb[8] => out.DATAA
inb[9] => out.DATAA
inb[10] => out.DATAA
inb[11] => out.DATAA
inb[12] => out.DATAA
inb[13] => out.DATAA
inb[14] => out.DATAA
inb[15] => out.DATAA
inb[16] => out.DATAA
inb[17] => out.DATAA
inb[18] => out.DATAA
inb[19] => out.DATAA
inb[20] => out.DATAA
inb[21] => out.DATAA
inb[22] => out.DATAA
inb[23] => out.DATAA
inb[24] => out.DATAA
inb[25] => out.DATAA
inb[26] => out.DATAA
inb[27] => out.DATAA
inb[28] => out.DATAA
inb[29] => out.DATAA
inb[30] => out.DATAA
inb[31] => out.DATAA
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|PLCPU|bcd7seg:b
num[0] => Decoder0.IN3
num[1] => Decoder0.IN2
num[2] => Decoder0.IN1
num[3] => Decoder0.IN0
display[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
display[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
display[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
display[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
display[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
display[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
display[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


