// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Sat Apr 17 16:54:00 2021
// Host        : WINDOWS-K4KGMCR running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/Work/XilFPGAdev/VivadoProjects/ZedMinSysHW/ZedMinSysHW.gen/sources_1/bd/system/ip/system_Segmentat_ip_0_0/system_Segmentat_ip_0_0_sim_netlist.v
// Design      : system_Segmentat_ip_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "system_Segmentat_ip_0_0,Segmentat_ip,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "Segmentat_ip,Vivado 2020.2" *) 
(* NotValidForBitStream *)
module system_Segmentat_ip_0_0
   (IPCORE_CLK,
    IPCORE_RESETN,
    AXI4_Stream_Video_Master_TREADY,
    AXI4_Stream_Video_Slave_TDATA,
    AXI4_Stream_Video_Slave_TVALID,
    AXI4_Stream_Video_Slave_TLAST,
    AXI4_Stream_Video_Slave_TUSER,
    AXI4_Lite_ACLK,
    AXI4_Lite_ARESETN,
    AXI4_Lite_AWADDR,
    AXI4_Lite_AWVALID,
    AXI4_Lite_WDATA,
    AXI4_Lite_WSTRB,
    AXI4_Lite_WVALID,
    AXI4_Lite_BREADY,
    AXI4_Lite_ARADDR,
    AXI4_Lite_ARVALID,
    AXI4_Lite_RREADY,
    AXI4_Stream_Video_Master_TDATA,
    AXI4_Stream_Video_Master_TVALID,
    AXI4_Stream_Video_Master_TLAST,
    AXI4_Stream_Video_Master_TUSER,
    AXI4_Stream_Video_Slave_TREADY,
    AXI4_Lite_AWREADY,
    AXI4_Lite_WREADY,
    AXI4_Lite_BRESP,
    AXI4_Lite_BVALID,
    AXI4_Lite_ARREADY,
    AXI4_Lite_RDATA,
    AXI4_Lite_RRESP,
    AXI4_Lite_RVALID);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 IPCORE_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME IPCORE_CLK, ASSOCIATED_RESET IPCORE_RESETN, ASSOCIATED_BUSIF AXI4_Stream_Video_Master:AXI4_Stream_Video_Slave, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input IPCORE_CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 IPCORE_RESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME IPCORE_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input IPCORE_RESETN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Master TREADY" *) input AXI4_Stream_Video_Master_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Slave TDATA" *) input [31:0]AXI4_Stream_Video_Slave_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Slave TVALID" *) input AXI4_Stream_Video_Slave_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Slave TLAST" *) input AXI4_Stream_Video_Slave_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Slave TUSER" *) input AXI4_Stream_Video_Slave_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 AXI4_Lite_signal_clock CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME AXI4_Lite_signal_clock, ASSOCIATED_BUSIF AXI4_Lite, ASSOCIATED_RESET AXI4_Lite_ARESETN, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input AXI4_Lite_ACLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 AXI4_Lite_signal_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME AXI4_Lite_signal_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input AXI4_Lite_ARESETN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_Lite AWADDR" *) input [15:0]AXI4_Lite_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_Lite AWVALID" *) input AXI4_Lite_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_Lite WDATA" *) input [31:0]AXI4_Lite_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_Lite WSTRB" *) input [3:0]AXI4_Lite_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_Lite WVALID" *) input AXI4_Lite_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_Lite BREADY" *) input AXI4_Lite_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_Lite ARADDR" *) input [15:0]AXI4_Lite_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_Lite ARVALID" *) input AXI4_Lite_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_Lite RREADY" *) input AXI4_Lite_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Master TDATA" *) output [31:0]AXI4_Stream_Video_Master_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Master TVALID" *) output AXI4_Stream_Video_Master_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Master TLAST" *) output AXI4_Stream_Video_Master_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Master TUSER" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME AXI4_Stream_Video_Master, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) output AXI4_Stream_Video_Master_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 AXI4_Stream_Video_Slave TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME AXI4_Stream_Video_Slave, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) output AXI4_Stream_Video_Slave_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_Lite AWREADY" *) output AXI4_Lite_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_Lite WREADY" *) output AXI4_Lite_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_Lite BRESP" *) output [1:0]AXI4_Lite_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_Lite BVALID" *) output AXI4_Lite_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_Lite ARREADY" *) output AXI4_Lite_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_Lite RDATA" *) output [31:0]AXI4_Lite_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_Lite RRESP" *) output [1:0]AXI4_Lite_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 AXI4_Lite RVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME AXI4_Lite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 16, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output AXI4_Lite_RVALID;

  wire \<const0> ;
  wire AXI4_Lite_ACLK;
  wire [15:0]AXI4_Lite_ARADDR;
  wire AXI4_Lite_ARESETN;
  wire AXI4_Lite_ARREADY;
  wire AXI4_Lite_ARVALID;
  wire [15:0]AXI4_Lite_AWADDR;
  wire AXI4_Lite_AWREADY;
  wire AXI4_Lite_AWVALID;
  wire AXI4_Lite_BREADY;
  wire AXI4_Lite_BVALID;
  wire [29:0]\^AXI4_Lite_RDATA ;
  wire AXI4_Lite_RREADY;
  wire AXI4_Lite_RVALID;
  wire [31:0]AXI4_Lite_WDATA;
  wire AXI4_Lite_WREADY;
  wire [3:0]AXI4_Lite_WSTRB;
  wire AXI4_Lite_WVALID;
  wire [31:0]AXI4_Stream_Video_Master_TDATA;
  wire AXI4_Stream_Video_Master_TLAST;
  wire AXI4_Stream_Video_Master_TREADY;
  wire AXI4_Stream_Video_Master_TUSER;
  wire AXI4_Stream_Video_Master_TVALID;
  wire [31:0]AXI4_Stream_Video_Slave_TDATA;
  wire AXI4_Stream_Video_Slave_TLAST;
  wire AXI4_Stream_Video_Slave_TREADY;
  wire AXI4_Stream_Video_Slave_TUSER;
  wire AXI4_Stream_Video_Slave_TVALID;
  wire IPCORE_CLK;
  wire IPCORE_RESETN;
  wire dut_enable;
  wire \multiOutDelay11_reg_reg[1][24]_i_2__0_n_0 ;
  wire \multiOutDelay11_reg_reg[1][24]_i_2_n_0 ;
  wire \multiOutDelay12_reg_reg[1][24]_i_2_n_0 ;
  wire \multiOutDelay13_reg_reg[1][23]_i_2_n_0 ;
  wire \multiOutDelay13_reg_reg[1][24]_i_2_n_0 ;
  wire \multiOutDelay21_reg_reg[1][24]_i_2_n_0 ;
  wire \multiOutDelay22_reg_reg[1][24]_i_2__0_n_0 ;
  wire \multiOutDelay22_reg_reg[1][24]_i_2_n_0 ;
  wire \multiOutDelay23_reg_reg[1][24]_i_2__0_n_0 ;
  wire \multiOutDelay23_reg_reg[1][24]_i_2_n_0 ;
  wire \multiOutDelay31_reg_reg[1][24]_i_2_n_0 ;
  wire \multiOutDelay32_reg_reg[1][24]_i_2__0_n_0 ;
  wire \multiOutDelay32_reg_reg[1][24]_i_2_n_0 ;
  wire \multiOutDelay33_reg_reg[1][24]_i_2_n_0 ;
  wire reset;

  assign AXI4_Lite_BRESP[1] = \<const0> ;
  assign AXI4_Lite_BRESP[0] = \<const0> ;
  assign AXI4_Lite_RDATA[31] = \<const0> ;
  assign AXI4_Lite_RDATA[30] = \^AXI4_Lite_RDATA [29];
  assign AXI4_Lite_RDATA[29] = \^AXI4_Lite_RDATA [29];
  assign AXI4_Lite_RDATA[28] = \^AXI4_Lite_RDATA [29];
  assign AXI4_Lite_RDATA[27] = \^AXI4_Lite_RDATA [29];
  assign AXI4_Lite_RDATA[26] = \^AXI4_Lite_RDATA [29];
  assign AXI4_Lite_RDATA[25] = \<const0> ;
  assign AXI4_Lite_RDATA[24] = \^AXI4_Lite_RDATA [29];
  assign AXI4_Lite_RDATA[23] = \<const0> ;
  assign AXI4_Lite_RDATA[22] = \^AXI4_Lite_RDATA [29];
  assign AXI4_Lite_RDATA[21] = \^AXI4_Lite_RDATA [29];
  assign AXI4_Lite_RDATA[20] = \<const0> ;
  assign AXI4_Lite_RDATA[19] = \^AXI4_Lite_RDATA [29];
  assign AXI4_Lite_RDATA[18] = \<const0> ;
  assign AXI4_Lite_RDATA[17] = \^AXI4_Lite_RDATA [29];
  assign AXI4_Lite_RDATA[16] = \^AXI4_Lite_RDATA [29];
  assign AXI4_Lite_RDATA[15] = \<const0> ;
  assign AXI4_Lite_RDATA[14] = \<const0> ;
  assign AXI4_Lite_RDATA[13] = \<const0> ;
  assign AXI4_Lite_RDATA[12:0] = \^AXI4_Lite_RDATA [12:0];
  assign AXI4_Lite_RRESP[1] = \<const0> ;
  assign AXI4_Lite_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  system_Segmentat_ip_0_0_Segmentat_ip inst
       (.AXI4_Lite_ACLK(AXI4_Lite_ACLK),
        .AXI4_Lite_ARADDR(AXI4_Lite_ARADDR[15:2]),
        .AXI4_Lite_ARESETN(AXI4_Lite_ARESETN),
        .AXI4_Lite_ARREADY(AXI4_Lite_ARREADY),
        .AXI4_Lite_ARVALID(AXI4_Lite_ARVALID),
        .AXI4_Lite_AWADDR(AXI4_Lite_AWADDR[15:2]),
        .AXI4_Lite_AWREADY(AXI4_Lite_AWREADY),
        .AXI4_Lite_AWVALID(AXI4_Lite_AWVALID),
        .AXI4_Lite_BREADY(AXI4_Lite_BREADY),
        .AXI4_Lite_BVALID(AXI4_Lite_BVALID),
        .AXI4_Lite_RDATA({\^AXI4_Lite_RDATA [29],\^AXI4_Lite_RDATA [12:0]}),
        .AXI4_Lite_RREADY(AXI4_Lite_RREADY),
        .AXI4_Lite_RVALID(AXI4_Lite_RVALID),
        .AXI4_Lite_WDATA(AXI4_Lite_WDATA[12:0]),
        .AXI4_Lite_WREADY(AXI4_Lite_WREADY),
        .AXI4_Lite_WSTRB(AXI4_Lite_WSTRB),
        .AXI4_Lite_WVALID(AXI4_Lite_WVALID),
        .AXI4_Stream_Video_Master_TDATA(AXI4_Stream_Video_Master_TDATA),
        .AXI4_Stream_Video_Master_TLAST(AXI4_Stream_Video_Master_TLAST),
        .AXI4_Stream_Video_Master_TREADY(AXI4_Stream_Video_Master_TREADY),
        .AXI4_Stream_Video_Master_TUSER(AXI4_Stream_Video_Master_TUSER),
        .AXI4_Stream_Video_Slave_TDATA(AXI4_Stream_Video_Slave_TDATA[23:0]),
        .AXI4_Stream_Video_Slave_TLAST(AXI4_Stream_Video_Slave_TLAST),
        .AXI4_Stream_Video_Slave_TREADY(AXI4_Stream_Video_Slave_TREADY),
        .AXI4_Stream_Video_Slave_TUSER(AXI4_Stream_Video_Slave_TUSER),
        .AXI4_Stream_Video_Slave_TVALID(AXI4_Stream_Video_Slave_TVALID),
        .IPCORE_CLK(IPCORE_CLK),
        .IPCORE_RESETN(IPCORE_RESETN),
        .dut_enable(dut_enable),
        .\multiOutDelay11_reg_reg[1][0] (\multiOutDelay11_reg_reg[1][24]_i_2__0_n_0 ),
        .\multiOutDelay11_reg_reg[1][24] (\multiOutDelay11_reg_reg[1][24]_i_2_n_0 ),
        .\multiOutDelay12_reg_reg[1][24] (\multiOutDelay12_reg_reg[1][24]_i_2_n_0 ),
        .\multiOutDelay13_reg_reg[1][0] (\multiOutDelay13_reg_reg[1][23]_i_2_n_0 ),
        .\multiOutDelay13_reg_reg[1][24] (\multiOutDelay13_reg_reg[1][24]_i_2_n_0 ),
        .\multiOutDelay21_reg_reg[1][24] (\multiOutDelay21_reg_reg[1][24]_i_2_n_0 ),
        .\multiOutDelay22_reg_reg[1][0] (\multiOutDelay22_reg_reg[1][24]_i_2__0_n_0 ),
        .\multiOutDelay22_reg_reg[1][24] (\multiOutDelay22_reg_reg[1][24]_i_2_n_0 ),
        .\multiOutDelay23_reg_reg[1][0] (\multiOutDelay23_reg_reg[1][24]_i_2__0_n_0 ),
        .\multiOutDelay23_reg_reg[1][24] (\multiOutDelay23_reg_reg[1][24]_i_2_n_0 ),
        .\multiOutDelay31_reg_reg[1][24] (\multiOutDelay31_reg_reg[1][24]_i_2_n_0 ),
        .\multiOutDelay32_reg_reg[1][0] (\multiOutDelay32_reg_reg[1][24]_i_2__0_n_0 ),
        .\multiOutDelay32_reg_reg[1][24] (\multiOutDelay32_reg_reg[1][24]_i_2_n_0 ),
        .\multiOutDelay33_reg_reg[1][24] (\multiOutDelay33_reg_reg[1][24]_i_2_n_0 ),
        .out_valid_reg(AXI4_Stream_Video_Master_TVALID),
        .reset_out(reset));
  FDCE \multiOutDelay11_reg_reg[1][24]_i_2 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(\multiOutDelay11_reg_reg[1][24]_i_2_n_0 ));
  FDCE \multiOutDelay11_reg_reg[1][24]_i_2__0 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(\multiOutDelay11_reg_reg[1][24]_i_2__0_n_0 ));
  FDCE \multiOutDelay12_reg_reg[1][24]_i_2 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(\multiOutDelay12_reg_reg[1][24]_i_2_n_0 ));
  FDCE \multiOutDelay13_reg_reg[1][23]_i_2 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(\multiOutDelay13_reg_reg[1][23]_i_2_n_0 ));
  FDCE \multiOutDelay13_reg_reg[1][24]_i_2 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(\multiOutDelay13_reg_reg[1][24]_i_2_n_0 ));
  FDCE \multiOutDelay21_reg_reg[1][24]_i_2 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(\multiOutDelay21_reg_reg[1][24]_i_2_n_0 ));
  FDCE \multiOutDelay22_reg_reg[1][24]_i_2 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(\multiOutDelay22_reg_reg[1][24]_i_2_n_0 ));
  FDCE \multiOutDelay22_reg_reg[1][24]_i_2__0 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(\multiOutDelay22_reg_reg[1][24]_i_2__0_n_0 ));
  FDCE \multiOutDelay23_reg_reg[1][24]_i_2 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(\multiOutDelay23_reg_reg[1][24]_i_2_n_0 ));
  FDCE \multiOutDelay23_reg_reg[1][24]_i_2__0 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(\multiOutDelay23_reg_reg[1][24]_i_2__0_n_0 ));
  FDCE \multiOutDelay31_reg_reg[1][24]_i_2 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(\multiOutDelay31_reg_reg[1][24]_i_2_n_0 ));
  FDCE \multiOutDelay32_reg_reg[1][24]_i_2 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(\multiOutDelay32_reg_reg[1][24]_i_2_n_0 ));
  FDCE \multiOutDelay32_reg_reg[1][24]_i_2__0 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(\multiOutDelay32_reg_reg[1][24]_i_2__0_n_0 ));
  FDCE \multiOutDelay33_reg_reg[1][24]_i_2 
       (.C(IPCORE_CLK),
        .CE(dut_enable),
        .CLR(reset),
        .D(1'b1),
        .Q(\multiOutDelay33_reg_reg[1][24]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip" *) 
module system_Segmentat_ip_0_0_Segmentat_ip
   (dut_enable,
    reset_out,
    out_valid_reg,
    AXI4_Lite_RVALID,
    AXI4_Lite_BVALID,
    AXI4_Lite_WREADY,
    AXI4_Lite_RDATA,
    AXI4_Stream_Video_Master_TDATA,
    AXI4_Lite_ARREADY,
    AXI4_Lite_AWREADY,
    AXI4_Stream_Video_Slave_TREADY,
    AXI4_Stream_Video_Master_TLAST,
    AXI4_Stream_Video_Master_TUSER,
    IPCORE_CLK,
    AXI4_Stream_Video_Master_TREADY,
    \multiOutDelay13_reg_reg[1][24] ,
    \multiOutDelay12_reg_reg[1][24] ,
    \multiOutDelay11_reg_reg[1][24] ,
    \multiOutDelay23_reg_reg[1][24] ,
    \multiOutDelay22_reg_reg[1][24] ,
    \multiOutDelay21_reg_reg[1][24] ,
    \multiOutDelay33_reg_reg[1][24] ,
    \multiOutDelay32_reg_reg[1][24] ,
    \multiOutDelay31_reg_reg[1][24] ,
    \multiOutDelay13_reg_reg[1][0] ,
    \multiOutDelay11_reg_reg[1][0] ,
    \multiOutDelay32_reg_reg[1][0] ,
    \multiOutDelay23_reg_reg[1][0] ,
    \multiOutDelay22_reg_reg[1][0] ,
    AXI4_Lite_ACLK,
    AXI4_Lite_WDATA,
    AXI4_Lite_AWADDR,
    AXI4_Stream_Video_Slave_TLAST,
    AXI4_Stream_Video_Slave_TVALID,
    AXI4_Stream_Video_Slave_TUSER,
    AXI4_Stream_Video_Slave_TDATA,
    AXI4_Lite_ARVALID,
    AXI4_Lite_ARADDR,
    AXI4_Lite_RREADY,
    AXI4_Lite_AWVALID,
    AXI4_Lite_WVALID,
    AXI4_Lite_WSTRB,
    AXI4_Lite_BREADY,
    AXI4_Lite_ARESETN,
    IPCORE_RESETN);
  output dut_enable;
  output reset_out;
  output out_valid_reg;
  output AXI4_Lite_RVALID;
  output AXI4_Lite_BVALID;
  output AXI4_Lite_WREADY;
  output [13:0]AXI4_Lite_RDATA;
  output [31:0]AXI4_Stream_Video_Master_TDATA;
  output AXI4_Lite_ARREADY;
  output AXI4_Lite_AWREADY;
  output AXI4_Stream_Video_Slave_TREADY;
  output AXI4_Stream_Video_Master_TLAST;
  output AXI4_Stream_Video_Master_TUSER;
  input IPCORE_CLK;
  input AXI4_Stream_Video_Master_TREADY;
  input \multiOutDelay13_reg_reg[1][24] ;
  input \multiOutDelay12_reg_reg[1][24] ;
  input \multiOutDelay11_reg_reg[1][24] ;
  input \multiOutDelay23_reg_reg[1][24] ;
  input \multiOutDelay22_reg_reg[1][24] ;
  input \multiOutDelay21_reg_reg[1][24] ;
  input \multiOutDelay33_reg_reg[1][24] ;
  input \multiOutDelay32_reg_reg[1][24] ;
  input \multiOutDelay31_reg_reg[1][24] ;
  input \multiOutDelay13_reg_reg[1][0] ;
  input \multiOutDelay11_reg_reg[1][0] ;
  input \multiOutDelay32_reg_reg[1][0] ;
  input \multiOutDelay23_reg_reg[1][0] ;
  input \multiOutDelay22_reg_reg[1][0] ;
  input AXI4_Lite_ACLK;
  input [12:0]AXI4_Lite_WDATA;
  input [13:0]AXI4_Lite_AWADDR;
  input AXI4_Stream_Video_Slave_TLAST;
  input AXI4_Stream_Video_Slave_TVALID;
  input AXI4_Stream_Video_Slave_TUSER;
  input [23:0]AXI4_Stream_Video_Slave_TDATA;
  input AXI4_Lite_ARVALID;
  input [13:0]AXI4_Lite_ARADDR;
  input AXI4_Lite_RREADY;
  input AXI4_Lite_AWVALID;
  input AXI4_Lite_WVALID;
  input [3:0]AXI4_Lite_WSTRB;
  input AXI4_Lite_BREADY;
  input AXI4_Lite_ARESETN;
  input IPCORE_RESETN;

  wire AXI4_Lite_ACLK;
  wire [13:0]AXI4_Lite_ARADDR;
  wire AXI4_Lite_ARESETN;
  wire AXI4_Lite_ARREADY;
  wire AXI4_Lite_ARVALID;
  wire [13:0]AXI4_Lite_AWADDR;
  wire AXI4_Lite_AWREADY;
  wire AXI4_Lite_AWVALID;
  wire AXI4_Lite_BREADY;
  wire AXI4_Lite_BVALID;
  wire [13:0]AXI4_Lite_RDATA;
  wire AXI4_Lite_RREADY;
  wire AXI4_Lite_RVALID;
  wire [12:0]AXI4_Lite_WDATA;
  wire AXI4_Lite_WREADY;
  wire [3:0]AXI4_Lite_WSTRB;
  wire AXI4_Lite_WVALID;
  wire [31:0]AXI4_Stream_Video_Master_TDATA;
  wire AXI4_Stream_Video_Master_TLAST;
  wire AXI4_Stream_Video_Master_TREADY;
  wire AXI4_Stream_Video_Master_TUSER;
  wire [23:0]AXI4_Stream_Video_Slave_TDATA;
  wire AXI4_Stream_Video_Slave_TLAST;
  wire AXI4_Stream_Video_Slave_TREADY;
  wire AXI4_Stream_Video_Slave_TUSER;
  wire AXI4_Stream_Video_Slave_TVALID;
  wire IPCORE_CLK;
  wire IPCORE_RESETN;
  wire adapter_in_valid_out;
  wire auto_ready_axi4_stream_video_master;
  wire auto_ready_dut_enb;
  wire ctrlOut_hEnd_sig;
  wire ctrlOut_vStart_sig;
  wire ctrlOut_valid_sig;
  wire dut_enable;
  wire internal_ready_delayed;
  wire \multiOutDelay11_reg_reg[1][0] ;
  wire \multiOutDelay11_reg_reg[1][24] ;
  wire \multiOutDelay12_reg_reg[1][24] ;
  wire \multiOutDelay13_reg_reg[1][0] ;
  wire \multiOutDelay13_reg_reg[1][24] ;
  wire \multiOutDelay21_reg_reg[1][24] ;
  wire \multiOutDelay22_reg_reg[1][0] ;
  wire \multiOutDelay22_reg_reg[1][24] ;
  wire \multiOutDelay23_reg_reg[1][0] ;
  wire \multiOutDelay23_reg_reg[1][24] ;
  wire \multiOutDelay31_reg_reg[1][24] ;
  wire \multiOutDelay32_reg_reg[1][0] ;
  wire \multiOutDelay32_reg_reg[1][24] ;
  wire \multiOutDelay33_reg_reg[1][24] ;
  wire out_valid_reg;
  wire [23:0]pixelOut_sig;
  wire reset_before_sync;
  wire reset_out;
  wire top_user_ctrl_hEnd_1;
  wire top_user_ctrl_vStart_1;
  wire top_user_ctrl_valid_1;
  wire [23:0]top_user_pixel;
  wire u_Segmentat_ip_axi4_stream_video_master_inst_n_5;
  wire u_Segmentat_ip_axi4_stream_video_master_inst_n_7;
  wire u_Segmentat_ip_axi_lite_inst_n_20;
  wire u_Segmentat_ip_axi_lite_inst_n_21;
  wire u_Segmentat_ip_axi_lite_inst_n_22;
  wire u_Segmentat_ip_axi_lite_inst_n_23;
  wire u_Segmentat_ip_axi_lite_inst_n_24;
  wire u_Segmentat_ip_axi_lite_inst_n_25;
  wire u_Segmentat_ip_axi_lite_inst_n_26;
  wire u_Segmentat_ip_axi_lite_inst_n_27;
  wire u_Segmentat_ip_axi_lite_inst_n_28;
  wire u_Segmentat_ip_axi_lite_inst_n_29;
  wire u_Segmentat_ip_axi_lite_inst_n_3;
  wire u_Segmentat_ip_axi_lite_inst_n_30;
  wire u_Segmentat_ip_axi_lite_inst_n_31;
  wire u_Segmentat_ip_axi_lite_inst_n_4;
  wire u_Segmentat_ip_axi_lite_inst_n_45;
  wire u_Segmentat_ip_axi_lite_inst_n_46;
  wire u_Segmentat_ip_axi_lite_inst_n_47;
  wire u_Segmentat_ip_axi_lite_inst_n_48;
  wire u_Segmentat_ip_axi_lite_inst_n_49;
  wire u_Segmentat_ip_axi_lite_inst_n_5;
  wire u_Segmentat_ip_axi_lite_inst_n_50;
  wire u_Segmentat_ip_axi_lite_inst_n_51;
  wire u_Segmentat_ip_axi_lite_inst_n_52;
  wire u_Segmentat_ip_axi_lite_inst_n_6;
  wire u_Segmentat_ip_axi_lite_inst_n_71;
  wire u_Segmentat_ip_axi_lite_inst_n_72;
  wire u_Segmentat_ip_dut_inst_n_3;
  wire \u_Segmentat_ip_src_Segmentation_HW/u_K_Means/Color_Space_Converter_out2_vStart ;
  wire \u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/HDL_Counter_out10 ;
  wire \u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/p_0_out ;
  wire [12:0]write_axi4_stream_video_slave_image_height;
  wire [12:0]write_axi4_stream_video_slave_image_width;

  FDCE auto_ready_dut_enb_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(auto_ready_axi4_stream_video_master),
        .Q(auto_ready_dut_enb));
  system_Segmentat_ip_0_0_Segmentat_ip_axi4_stream_video_master u_Segmentat_ip_axi4_stream_video_master_inst
       (.AXI4_Stream_Video_Master_TDATA(AXI4_Stream_Video_Master_TDATA),
        .AXI4_Stream_Video_Master_TLAST(AXI4_Stream_Video_Master_TLAST),
        .AXI4_Stream_Video_Master_TREADY(AXI4_Stream_Video_Master_TREADY),
        .AXI4_Stream_Video_Master_TUSER(AXI4_Stream_Video_Master_TUSER),
        .IPCORE_CLK(IPCORE_CLK),
        .adapter_in_valid_out(adapter_in_valid_out),
        .auto_ready_axi4_stream_video_master(auto_ready_axi4_stream_video_master),
        .ctrlOut_valid(ctrlOut_valid_sig),
        .\fifo_sample_count_reg[1] (u_Segmentat_ip_axi4_stream_video_master_inst_n_7),
        .\fifo_sample_count_reg[2] (u_Segmentat_ip_axi4_stream_video_master_inst_n_5),
        .internal_ready_delayed(internal_ready_delayed),
        .out_valid_reg(out_valid_reg),
        .reset_out(reset_out),
        .top_user_ctrl_valid_1(top_user_ctrl_valid_1),
        .user_ctrl_hEnd(ctrlOut_hEnd_sig),
        .user_ctrl_vStart(ctrlOut_vStart_sig),
        .user_pixel(pixelOut_sig));
  system_Segmentat_ip_0_0_Segmentat_ip_axi4_stream_video_slave u_Segmentat_ip_axi4_stream_video_slave_inst
       (.AXI4_Stream_Video_Slave_TDATA(AXI4_Stream_Video_Slave_TDATA),
        .AXI4_Stream_Video_Slave_TLAST(AXI4_Stream_Video_Slave_TLAST),
        .AXI4_Stream_Video_Slave_TREADY(AXI4_Stream_Video_Slave_TREADY),
        .AXI4_Stream_Video_Slave_TUSER(AXI4_Stream_Video_Slave_TUSER),
        .AXI4_Stream_Video_Slave_TVALID(AXI4_Stream_Video_Slave_TVALID),
        .E(internal_ready_delayed),
        .IPCORE_CLK(IPCORE_CLK),
        .Q(write_axi4_stream_video_slave_image_width),
        .S({u_Segmentat_ip_axi_lite_inst_n_3,u_Segmentat_ip_axi_lite_inst_n_4,u_Segmentat_ip_axi_lite_inst_n_5,u_Segmentat_ip_axi_lite_inst_n_6}),
        .adapter_in_valid_out(adapter_in_valid_out),
        .\data_out_2_reg[23] (top_user_pixel),
        .fifo_rd_ack_reg_0(u_Segmentat_ip_axi4_stream_video_master_inst_n_5),
        .fifo_rd_ack_reg_1(u_Segmentat_ip_axi4_stream_video_master_inst_n_7),
        .\hlength_1_reg[11] ({u_Segmentat_ip_axi_lite_inst_n_24,u_Segmentat_ip_axi_lite_inst_n_25,u_Segmentat_ip_axi_lite_inst_n_26,u_Segmentat_ip_axi_lite_inst_n_27}),
        .\hlength_1_reg[12] (u_Segmentat_ip_axi_lite_inst_n_71),
        .\hlength_1_reg[7] ({u_Segmentat_ip_axi_lite_inst_n_20,u_Segmentat_ip_axi_lite_inst_n_21,u_Segmentat_ip_axi_lite_inst_n_22,u_Segmentat_ip_axi_lite_inst_n_23}),
        .\numoflines_1_reg[12] (write_axi4_stream_video_slave_image_height),
        .reset_out(reset_out),
        .top_user_ctrl_hEnd_1(top_user_ctrl_hEnd_1),
        .top_user_ctrl_vStart_1(top_user_ctrl_vStart_1),
        .\vlength_1_reg[11] ({u_Segmentat_ip_axi_lite_inst_n_49,u_Segmentat_ip_axi_lite_inst_n_50,u_Segmentat_ip_axi_lite_inst_n_51,u_Segmentat_ip_axi_lite_inst_n_52}),
        .\vlength_1_reg[12] (u_Segmentat_ip_axi_lite_inst_n_72),
        .\vlength_1_reg[3] ({u_Segmentat_ip_axi_lite_inst_n_28,u_Segmentat_ip_axi_lite_inst_n_29,u_Segmentat_ip_axi_lite_inst_n_30,u_Segmentat_ip_axi_lite_inst_n_31}),
        .\vlength_1_reg[7] ({u_Segmentat_ip_axi_lite_inst_n_45,u_Segmentat_ip_axi_lite_inst_n_46,u_Segmentat_ip_axi_lite_inst_n_47,u_Segmentat_ip_axi_lite_inst_n_48}));
  system_Segmentat_ip_0_0_Segmentat_ip_axi_lite u_Segmentat_ip_axi_lite_inst
       (.AXI4_Lite_ACLK(AXI4_Lite_ACLK),
        .AXI4_Lite_ARADDR(AXI4_Lite_ARADDR),
        .AXI4_Lite_ARESETN(AXI4_Lite_ARESETN),
        .AXI4_Lite_ARREADY(AXI4_Lite_ARREADY),
        .AXI4_Lite_ARVALID(AXI4_Lite_ARVALID),
        .AXI4_Lite_AWADDR(AXI4_Lite_AWADDR),
        .AXI4_Lite_AWREADY(AXI4_Lite_AWREADY),
        .AXI4_Lite_AWVALID(AXI4_Lite_AWVALID),
        .AXI4_Lite_BREADY(AXI4_Lite_BREADY),
        .AXI4_Lite_RDATA(AXI4_Lite_RDATA),
        .AXI4_Lite_RREADY(AXI4_Lite_RREADY),
        .AXI4_Lite_WDATA(AXI4_Lite_WDATA),
        .AXI4_Lite_WSTRB(AXI4_Lite_WSTRB),
        .AXI4_Lite_WVALID(AXI4_Lite_WVALID),
        .Color_Space_Converter_out2_vStart(\u_Segmentat_ip_src_Segmentation_HW/u_K_Means/Color_Space_Converter_out2_vStart ),
        .\Delay5_bypass_delay_reg[2][0] (u_Segmentat_ip_dut_inst_n_3),
        .E(\u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/p_0_out ),
        .\FSM_onehot_axi_lite_wstate_reg[2] ({AXI4_Lite_BVALID,AXI4_Lite_WREADY}),
        .FSM_sequential_axi_lite_rstate_reg(AXI4_Lite_RVALID),
        .HDL_Counter_out10(\u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/HDL_Counter_out10 ),
        .IPCORE_RESETN(IPCORE_RESETN),
        .Q(write_axi4_stream_video_slave_image_width),
        .S({u_Segmentat_ip_axi_lite_inst_n_3,u_Segmentat_ip_axi_lite_inst_n_4,u_Segmentat_ip_axi_lite_inst_n_5,u_Segmentat_ip_axi_lite_inst_n_6}),
        .auto_ready_dut_enb(auto_ready_dut_enb),
        .\data_reg_axi4_stream_video_slave_image_height_1_1_reg[11] ({u_Segmentat_ip_axi_lite_inst_n_49,u_Segmentat_ip_axi_lite_inst_n_50,u_Segmentat_ip_axi_lite_inst_n_51,u_Segmentat_ip_axi_lite_inst_n_52}),
        .\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12] (write_axi4_stream_video_slave_image_height),
        .\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 (u_Segmentat_ip_axi_lite_inst_n_72),
        .\data_reg_axi4_stream_video_slave_image_height_1_1_reg[3] ({u_Segmentat_ip_axi_lite_inst_n_28,u_Segmentat_ip_axi_lite_inst_n_29,u_Segmentat_ip_axi_lite_inst_n_30,u_Segmentat_ip_axi_lite_inst_n_31}),
        .\data_reg_axi4_stream_video_slave_image_height_1_1_reg[7] ({u_Segmentat_ip_axi_lite_inst_n_45,u_Segmentat_ip_axi_lite_inst_n_46,u_Segmentat_ip_axi_lite_inst_n_47,u_Segmentat_ip_axi_lite_inst_n_48}),
        .\data_reg_axi4_stream_video_slave_image_width_1_1_reg[11] ({u_Segmentat_ip_axi_lite_inst_n_24,u_Segmentat_ip_axi_lite_inst_n_25,u_Segmentat_ip_axi_lite_inst_n_26,u_Segmentat_ip_axi_lite_inst_n_27}),
        .\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12] (u_Segmentat_ip_axi_lite_inst_n_71),
        .\data_reg_axi4_stream_video_slave_image_width_1_1_reg[7] ({u_Segmentat_ip_axi_lite_inst_n_20,u_Segmentat_ip_axi_lite_inst_n_21,u_Segmentat_ip_axi_lite_inst_n_22,u_Segmentat_ip_axi_lite_inst_n_23}),
        .data_reg_axi_enable_1_1_reg(dut_enable),
        .reset_in(reset_before_sync),
        .reset_out(reset_out));
  system_Segmentat_ip_0_0_Segmentat_ip_dut u_Segmentat_ip_dut_inst
       (.Color_Space_Converter_out2_vStart(\u_Segmentat_ip_src_Segmentation_HW/u_K_Means/Color_Space_Converter_out2_vStart ),
        .\Delay5_bypass_delay_reg[2][0] (\u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/p_0_out ),
        .E(dut_enable),
        .HDL_Counter_out10(\u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Clustering/HDL_Counter_out10 ),
        .IPCORE_CLK(IPCORE_CLK),
        .\In1Reg_reg[7] (top_user_pixel),
        .ctrlOut_valid(ctrlOut_valid_sig),
        .\multiOutDelay11_reg_reg[1][0] (\multiOutDelay11_reg_reg[1][0] ),
        .\multiOutDelay11_reg_reg[1][24] (\multiOutDelay11_reg_reg[1][24] ),
        .\multiOutDelay12_reg_reg[1][24] (\multiOutDelay12_reg_reg[1][24] ),
        .\multiOutDelay13_reg_reg[1][0] (\multiOutDelay13_reg_reg[1][0] ),
        .\multiOutDelay13_reg_reg[1][24] (\multiOutDelay13_reg_reg[1][24] ),
        .\multiOutDelay21_reg_reg[1][24] (\multiOutDelay21_reg_reg[1][24] ),
        .\multiOutDelay22_reg_reg[1][0] (\multiOutDelay22_reg_reg[1][0] ),
        .\multiOutDelay22_reg_reg[1][24] (\multiOutDelay22_reg_reg[1][24] ),
        .\multiOutDelay23_reg_reg[1][0] (\multiOutDelay23_reg_reg[1][0] ),
        .\multiOutDelay23_reg_reg[1][24] (\multiOutDelay23_reg_reg[1][24] ),
        .\multiOutDelay31_reg_reg[1][24] (\multiOutDelay31_reg_reg[1][24] ),
        .\multiOutDelay32_reg_reg[1][0] (\multiOutDelay32_reg_reg[1][0] ),
        .\multiOutDelay32_reg_reg[1][24] (\multiOutDelay32_reg_reg[1][24] ),
        .\multiOutDelay33_reg_reg[1][24] (\multiOutDelay33_reg_reg[1][24] ),
        .reset_out(reset_out),
        .top_user_ctrl_hEnd_1(top_user_ctrl_hEnd_1),
        .top_user_ctrl_vStart_1(top_user_ctrl_vStart_1),
        .top_user_ctrl_valid_1(top_user_ctrl_valid_1),
        .user_ctrl_hEnd(ctrlOut_hEnd_sig),
        .user_ctrl_vStart(ctrlOut_vStart_sig),
        .user_pixel(pixelOut_sig),
        .validOut_1_reg_rep(u_Segmentat_ip_dut_inst_n_3));
  system_Segmentat_ip_0_0_Segmentat_ip_reset_sync u_Segmentat_ip_reset_sync_inst
       (.IPCORE_CLK(IPCORE_CLK),
        .reset_in(reset_before_sync),
        .reset_out(reset_out));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_SimpleDualPortRAM_generic" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_SimpleDualPortRAM_generic
   (D,
    \data_int_reg[23]_0 ,
    \data_int_reg[23]_1 ,
    AXI4_Stream_Video_Slave_TVALID,
    \data_int_reg[1]_0 ,
    \data_int_reg[1]_1 ,
    \data_int_reg[1]_2 ,
    Q,
    cache_valid,
    w_d1,
    \Out_1_reg[23] ,
    IPCORE_CLK,
    AXI4_Stream_Video_Slave_TDATA,
    ADDRA,
    ADDRD);
  output [23:0]D;
  output [23:0]\data_int_reg[23]_0 ;
  output [23:0]\data_int_reg[23]_1 ;
  input AXI4_Stream_Video_Slave_TVALID;
  input \data_int_reg[1]_0 ;
  input \data_int_reg[1]_1 ;
  input \data_int_reg[1]_2 ;
  input [23:0]Q;
  input cache_valid;
  input w_d1;
  input [23:0]\Out_1_reg[23] ;
  input IPCORE_CLK;
  input [23:0]AXI4_Stream_Video_Slave_TDATA;
  input [1:0]ADDRA;
  input [1:0]ADDRD;

  wire [1:0]ADDRA;
  wire [1:0]ADDRD;
  wire [23:0]AXI4_Stream_Video_Slave_TDATA;
  wire AXI4_Stream_Video_Slave_TVALID;
  wire [23:0]D;
  wire IPCORE_CLK;
  wire [23:0]\Out_1_reg[23] ;
  wire [23:0]Q;
  wire cache_valid;
  wire [23:0]data_int0__1;
  wire \data_int_reg[1]_0 ;
  wire \data_int_reg[1]_1 ;
  wire \data_int_reg[1]_2 ;
  wire [23:0]\data_int_reg[23]_0 ;
  wire [23:0]\data_int_reg[23]_1 ;
  wire w_d1;
  wire w_we;
  wire [1:0]NLW_ram_reg_0_3_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_3_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_3_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_3_6_11_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[0]_i_1 
       (.I0(Q[0]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [0]),
        .I3(w_d1),
        .I4(\Out_1_reg[23] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[10]_i_1 
       (.I0(Q[10]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [10]),
        .I3(w_d1),
        .I4(\Out_1_reg[23] [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[11]_i_1 
       (.I0(Q[11]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [11]),
        .I3(w_d1),
        .I4(\Out_1_reg[23] [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[12]_i_1 
       (.I0(Q[12]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [12]),
        .I3(w_d1),
        .I4(\Out_1_reg[23] [12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[13]_i_1 
       (.I0(Q[13]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [13]),
        .I3(w_d1),
        .I4(\Out_1_reg[23] [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[14]_i_1 
       (.I0(Q[14]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [14]),
        .I3(w_d1),
        .I4(\Out_1_reg[23] [14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[15]_i_1 
       (.I0(Q[15]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [15]),
        .I3(w_d1),
        .I4(\Out_1_reg[23] [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[16]_i_1 
       (.I0(Q[16]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [16]),
        .I3(w_d1),
        .I4(\Out_1_reg[23] [16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[17]_i_1 
       (.I0(Q[17]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [17]),
        .I3(w_d1),
        .I4(\Out_1_reg[23] [17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[18]_i_1 
       (.I0(Q[18]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [18]),
        .I3(w_d1),
        .I4(\Out_1_reg[23] [18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[19]_i_1 
       (.I0(Q[19]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [19]),
        .I3(w_d1),
        .I4(\Out_1_reg[23] [19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[1]_i_1 
       (.I0(Q[1]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [1]),
        .I3(w_d1),
        .I4(\Out_1_reg[23] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[20]_i_1 
       (.I0(Q[20]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [20]),
        .I3(w_d1),
        .I4(\Out_1_reg[23] [20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[21]_i_1 
       (.I0(Q[21]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [21]),
        .I3(w_d1),
        .I4(\Out_1_reg[23] [21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[22]_i_1 
       (.I0(Q[22]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [22]),
        .I3(w_d1),
        .I4(\Out_1_reg[23] [22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[23]_i_2 
       (.I0(Q[23]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [23]),
        .I3(w_d1),
        .I4(\Out_1_reg[23] [23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[2]_i_1 
       (.I0(Q[2]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [2]),
        .I3(w_d1),
        .I4(\Out_1_reg[23] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[3]_i_1 
       (.I0(Q[3]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [3]),
        .I3(w_d1),
        .I4(\Out_1_reg[23] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[4]_i_1 
       (.I0(Q[4]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [4]),
        .I3(w_d1),
        .I4(\Out_1_reg[23] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[5]_i_1 
       (.I0(Q[5]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [5]),
        .I3(w_d1),
        .I4(\Out_1_reg[23] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[6]_i_1 
       (.I0(Q[6]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [6]),
        .I3(w_d1),
        .I4(\Out_1_reg[23] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[7]_i_1 
       (.I0(Q[7]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [7]),
        .I3(w_d1),
        .I4(\Out_1_reg[23] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[8]_i_1 
       (.I0(Q[8]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [8]),
        .I3(w_d1),
        .I4(\Out_1_reg[23] [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[9]_i_1 
       (.I0(Q[9]),
        .I1(cache_valid),
        .I2(\data_int_reg[23]_0 [9]),
        .I3(w_d1),
        .I4(\Out_1_reg[23] [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[0]_i_1 
       (.I0(\data_int_reg[23]_0 [0]),
        .I1(w_d1),
        .I2(\Out_1_reg[23] [0]),
        .O(\data_int_reg[23]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[10]_i_1 
       (.I0(\data_int_reg[23]_0 [10]),
        .I1(w_d1),
        .I2(\Out_1_reg[23] [10]),
        .O(\data_int_reg[23]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[11]_i_1 
       (.I0(\data_int_reg[23]_0 [11]),
        .I1(w_d1),
        .I2(\Out_1_reg[23] [11]),
        .O(\data_int_reg[23]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[12]_i_1 
       (.I0(\data_int_reg[23]_0 [12]),
        .I1(w_d1),
        .I2(\Out_1_reg[23] [12]),
        .O(\data_int_reg[23]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[13]_i_1 
       (.I0(\data_int_reg[23]_0 [13]),
        .I1(w_d1),
        .I2(\Out_1_reg[23] [13]),
        .O(\data_int_reg[23]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[14]_i_1 
       (.I0(\data_int_reg[23]_0 [14]),
        .I1(w_d1),
        .I2(\Out_1_reg[23] [14]),
        .O(\data_int_reg[23]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[15]_i_1 
       (.I0(\data_int_reg[23]_0 [15]),
        .I1(w_d1),
        .I2(\Out_1_reg[23] [15]),
        .O(\data_int_reg[23]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[16]_i_1 
       (.I0(\data_int_reg[23]_0 [16]),
        .I1(w_d1),
        .I2(\Out_1_reg[23] [16]),
        .O(\data_int_reg[23]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[17]_i_1 
       (.I0(\data_int_reg[23]_0 [17]),
        .I1(w_d1),
        .I2(\Out_1_reg[23] [17]),
        .O(\data_int_reg[23]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[18]_i_1 
       (.I0(\data_int_reg[23]_0 [18]),
        .I1(w_d1),
        .I2(\Out_1_reg[23] [18]),
        .O(\data_int_reg[23]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[19]_i_1 
       (.I0(\data_int_reg[23]_0 [19]),
        .I1(w_d1),
        .I2(\Out_1_reg[23] [19]),
        .O(\data_int_reg[23]_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[1]_i_1 
       (.I0(\data_int_reg[23]_0 [1]),
        .I1(w_d1),
        .I2(\Out_1_reg[23] [1]),
        .O(\data_int_reg[23]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[20]_i_1 
       (.I0(\data_int_reg[23]_0 [20]),
        .I1(w_d1),
        .I2(\Out_1_reg[23] [20]),
        .O(\data_int_reg[23]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[21]_i_1 
       (.I0(\data_int_reg[23]_0 [21]),
        .I1(w_d1),
        .I2(\Out_1_reg[23] [21]),
        .O(\data_int_reg[23]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[22]_i_1 
       (.I0(\data_int_reg[23]_0 [22]),
        .I1(w_d1),
        .I2(\Out_1_reg[23] [22]),
        .O(\data_int_reg[23]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[23]_i_2 
       (.I0(\data_int_reg[23]_0 [23]),
        .I1(w_d1),
        .I2(\Out_1_reg[23] [23]),
        .O(\data_int_reg[23]_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[2]_i_1 
       (.I0(\data_int_reg[23]_0 [2]),
        .I1(w_d1),
        .I2(\Out_1_reg[23] [2]),
        .O(\data_int_reg[23]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[3]_i_1 
       (.I0(\data_int_reg[23]_0 [3]),
        .I1(w_d1),
        .I2(\Out_1_reg[23] [3]),
        .O(\data_int_reg[23]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[4]_i_1 
       (.I0(\data_int_reg[23]_0 [4]),
        .I1(w_d1),
        .I2(\Out_1_reg[23] [4]),
        .O(\data_int_reg[23]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[5]_i_1 
       (.I0(\data_int_reg[23]_0 [5]),
        .I1(w_d1),
        .I2(\Out_1_reg[23] [5]),
        .O(\data_int_reg[23]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[6]_i_1 
       (.I0(\data_int_reg[23]_0 [6]),
        .I1(w_d1),
        .I2(\Out_1_reg[23] [6]),
        .O(\data_int_reg[23]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[7]_i_1 
       (.I0(\data_int_reg[23]_0 [7]),
        .I1(w_d1),
        .I2(\Out_1_reg[23] [7]),
        .O(\data_int_reg[23]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[8]_i_1 
       (.I0(\data_int_reg[23]_0 [8]),
        .I1(w_d1),
        .I2(\Out_1_reg[23] [8]),
        .O(\data_int_reg[23]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[9]_i_1 
       (.I0(\data_int_reg[23]_0 [9]),
        .I1(w_d1),
        .I2(\Out_1_reg[23] [9]),
        .O(\data_int_reg[23]_1 [9]));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__1[0]),
        .Q(\data_int_reg[23]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[10] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__1[10]),
        .Q(\data_int_reg[23]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[11] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__1[11]),
        .Q(\data_int_reg[23]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[12] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__1[12]),
        .Q(\data_int_reg[23]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[13] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__1[13]),
        .Q(\data_int_reg[23]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[14] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__1[14]),
        .Q(\data_int_reg[23]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[15] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__1[15]),
        .Q(\data_int_reg[23]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[16] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__1[16]),
        .Q(\data_int_reg[23]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[17] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__1[17]),
        .Q(\data_int_reg[23]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[18] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__1[18]),
        .Q(\data_int_reg[23]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[19] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__1[19]),
        .Q(\data_int_reg[23]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__1[1]),
        .Q(\data_int_reg[23]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[20] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__1[20]),
        .Q(\data_int_reg[23]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[21] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__1[21]),
        .Q(\data_int_reg[23]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[22] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__1[22]),
        .Q(\data_int_reg[23]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[23] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__1[23]),
        .Q(\data_int_reg[23]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[2] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__1[2]),
        .Q(\data_int_reg[23]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[3] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__1[3]),
        .Q(\data_int_reg[23]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[4] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__1[4]),
        .Q(\data_int_reg[23]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[5] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__1[5]),
        .Q(\data_int_reg[23]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[6] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__1[6]),
        .Q(\data_int_reg[23]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[7] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__1[7]),
        .Q(\data_int_reg[23]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[8] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__1[8]),
        .Q(\data_int_reg[23]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[9] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__1[9]),
        .Q(\data_int_reg[23]_0 [9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_data_inst/u_Segmentat_ip_fifo_data_classic_ram/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_3_0_5
       (.ADDRA({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,ADDRD}),
        .DIA(AXI4_Stream_Video_Slave_TDATA[1:0]),
        .DIB(AXI4_Stream_Video_Slave_TDATA[3:2]),
        .DIC(AXI4_Stream_Video_Slave_TDATA[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(data_int0__1[1:0]),
        .DOB(data_int0__1[3:2]),
        .DOC(data_int0__1[5:4]),
        .DOD(NLW_ram_reg_0_3_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(IPCORE_CLK),
        .WE(w_we));
  LUT4 #(
    .INIT(16'hA8AA)) 
    ram_reg_0_3_0_5_i_1
       (.I0(AXI4_Stream_Video_Slave_TVALID),
        .I1(\data_int_reg[1]_0 ),
        .I2(\data_int_reg[1]_1 ),
        .I3(\data_int_reg[1]_2 ),
        .O(w_we));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_data_inst/u_Segmentat_ip_fifo_data_classic_ram/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_3_12_17
       (.ADDRA({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,ADDRD}),
        .DIA(AXI4_Stream_Video_Slave_TDATA[13:12]),
        .DIB(AXI4_Stream_Video_Slave_TDATA[15:14]),
        .DIC(AXI4_Stream_Video_Slave_TDATA[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(data_int0__1[13:12]),
        .DOB(data_int0__1[15:14]),
        .DOC(data_int0__1[17:16]),
        .DOD(NLW_ram_reg_0_3_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(IPCORE_CLK),
        .WE(w_we));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_data_inst/u_Segmentat_ip_fifo_data_classic_ram/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_3_18_23
       (.ADDRA({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,ADDRD}),
        .DIA(AXI4_Stream_Video_Slave_TDATA[19:18]),
        .DIB(AXI4_Stream_Video_Slave_TDATA[21:20]),
        .DIC(AXI4_Stream_Video_Slave_TDATA[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(data_int0__1[19:18]),
        .DOB(data_int0__1[21:20]),
        .DOC(data_int0__1[23:22]),
        .DOD(NLW_ram_reg_0_3_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(IPCORE_CLK),
        .WE(w_we));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_data_inst/u_Segmentat_ip_fifo_data_classic_ram/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_3_6_11
       (.ADDRA({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,ADDRD}),
        .DIA(AXI4_Stream_Video_Slave_TDATA[7:6]),
        .DIB(AXI4_Stream_Video_Slave_TDATA[9:8]),
        .DIC(AXI4_Stream_Video_Slave_TDATA[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(data_int0__1[7:6]),
        .DOB(data_int0__1[9:8]),
        .DOC(data_int0__1[11:10]),
        .DOD(NLW_ram_reg_0_3_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(IPCORE_CLK),
        .WE(w_we));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_SimpleDualPortRAM_generic" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_SimpleDualPortRAM_generic_3
   (w_we,
    D,
    \data_int_reg[31]_0 ,
    \data_int_reg[31]_1 ,
    ctrlOut_valid,
    \data_int_reg[31]_2 ,
    \data_int_reg[31]_3 ,
    \data_int_reg[31]_4 ,
    \data_int_reg[31]_5 ,
    Q,
    cache_valid,
    w_d1,
    \Out_1_reg[31] ,
    IPCORE_CLK,
    user_pixel,
    ADDRA,
    ADDRD);
  output w_we;
  output [31:0]D;
  output [31:0]\data_int_reg[31]_0 ;
  output [31:0]\data_int_reg[31]_1 ;
  input ctrlOut_valid;
  input \data_int_reg[31]_2 ;
  input \data_int_reg[31]_3 ;
  input \data_int_reg[31]_4 ;
  input \data_int_reg[31]_5 ;
  input [31:0]Q;
  input cache_valid;
  input w_d1;
  input [31:0]\Out_1_reg[31] ;
  input IPCORE_CLK;
  input [23:0]user_pixel;
  input [1:0]ADDRA;
  input [1:0]ADDRD;

  wire [1:0]ADDRA;
  wire [1:0]ADDRD;
  wire [31:0]D;
  wire IPCORE_CLK;
  wire [31:0]\Out_1_reg[31] ;
  wire [31:0]Q;
  wire cache_valid;
  wire ctrlOut_valid;
  wire [31:0]data_int0__2;
  wire [31:0]\data_int_reg[31]_0 ;
  wire [31:0]\data_int_reg[31]_1 ;
  wire \data_int_reg[31]_2 ;
  wire \data_int_reg[31]_3 ;
  wire \data_int_reg[31]_4 ;
  wire \data_int_reg[31]_5 ;
  wire [23:0]user_pixel;
  wire w_d1;
  wire w_we;
  wire [1:0]NLW_ram_reg_0_3_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_3_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_3_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_3_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_3_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_3_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_3_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_3_6_11_DOD_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[0]_i_1__0 
       (.I0(Q[0]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [0]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[10]_i_1__0 
       (.I0(Q[10]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [10]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[11]_i_1__0 
       (.I0(Q[11]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [11]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[12]_i_1__0 
       (.I0(Q[12]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [12]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[13]_i_1__0 
       (.I0(Q[13]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [13]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[14]_i_1__0 
       (.I0(Q[14]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [14]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[15]_i_1__0 
       (.I0(Q[15]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [15]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[16]_i_1__0 
       (.I0(Q[16]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [16]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[17]_i_1__0 
       (.I0(Q[17]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [17]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[18]_i_1__0 
       (.I0(Q[18]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [18]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[19]_i_1__0 
       (.I0(Q[19]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [19]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[1]_i_1__0 
       (.I0(Q[1]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [1]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[20]_i_1__0 
       (.I0(Q[20]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [20]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[21]_i_1__0 
       (.I0(Q[21]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [21]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[22]_i_1__0 
       (.I0(Q[22]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [22]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[23]_i_1__0 
       (.I0(Q[23]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [23]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[24]_i_1 
       (.I0(Q[24]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [24]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[25]_i_1 
       (.I0(Q[25]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [25]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[26]_i_1 
       (.I0(Q[26]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [26]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[27]_i_1 
       (.I0(Q[27]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [27]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[28]_i_1 
       (.I0(Q[28]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [28]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[29]_i_1 
       (.I0(Q[29]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [29]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[2]_i_1__0 
       (.I0(Q[2]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [2]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[30]_i_1 
       (.I0(Q[30]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [30]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [30]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[31]_i_2 
       (.I0(Q[31]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [31]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [31]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[3]_i_1__0 
       (.I0(Q[3]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [3]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[4]_i_1__0 
       (.I0(Q[4]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [4]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[5]_i_1__0 
       (.I0(Q[5]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [5]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[6]_i_1__0 
       (.I0(Q[6]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [6]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[7]_i_1__0 
       (.I0(Q[7]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [7]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[8]_i_1__0 
       (.I0(Q[8]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [8]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Out_1[9]_i_1__0 
       (.I0(Q[9]),
        .I1(cache_valid),
        .I2(\data_int_reg[31]_0 [9]),
        .I3(w_d1),
        .I4(\Out_1_reg[31] [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[0]_i_1__0 
       (.I0(\data_int_reg[31]_0 [0]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [0]),
        .O(\data_int_reg[31]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[10]_i_1__0 
       (.I0(\data_int_reg[31]_0 [10]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [10]),
        .O(\data_int_reg[31]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[11]_i_1__0 
       (.I0(\data_int_reg[31]_0 [11]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [11]),
        .O(\data_int_reg[31]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[12]_i_1__0 
       (.I0(\data_int_reg[31]_0 [12]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [12]),
        .O(\data_int_reg[31]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[13]_i_1__0 
       (.I0(\data_int_reg[31]_0 [13]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [13]),
        .O(\data_int_reg[31]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[14]_i_1__0 
       (.I0(\data_int_reg[31]_0 [14]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [14]),
        .O(\data_int_reg[31]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[15]_i_1__0 
       (.I0(\data_int_reg[31]_0 [15]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [15]),
        .O(\data_int_reg[31]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[16]_i_1__0 
       (.I0(\data_int_reg[31]_0 [16]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [16]),
        .O(\data_int_reg[31]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[17]_i_1__0 
       (.I0(\data_int_reg[31]_0 [17]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [17]),
        .O(\data_int_reg[31]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[18]_i_1__0 
       (.I0(\data_int_reg[31]_0 [18]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [18]),
        .O(\data_int_reg[31]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[19]_i_1__0 
       (.I0(\data_int_reg[31]_0 [19]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [19]),
        .O(\data_int_reg[31]_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[1]_i_1__0 
       (.I0(\data_int_reg[31]_0 [1]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [1]),
        .O(\data_int_reg[31]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[20]_i_1__0 
       (.I0(\data_int_reg[31]_0 [20]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [20]),
        .O(\data_int_reg[31]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[21]_i_1__0 
       (.I0(\data_int_reg[31]_0 [21]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [21]),
        .O(\data_int_reg[31]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[22]_i_1__0 
       (.I0(\data_int_reg[31]_0 [22]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [22]),
        .O(\data_int_reg[31]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[23]_i_1__0 
       (.I0(\data_int_reg[31]_0 [23]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [23]),
        .O(\data_int_reg[31]_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[24]_i_1 
       (.I0(\data_int_reg[31]_0 [24]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [24]),
        .O(\data_int_reg[31]_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[25]_i_1 
       (.I0(\data_int_reg[31]_0 [25]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [25]),
        .O(\data_int_reg[31]_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[26]_i_1 
       (.I0(\data_int_reg[31]_0 [26]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [26]),
        .O(\data_int_reg[31]_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[27]_i_1 
       (.I0(\data_int_reg[31]_0 [27]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [27]),
        .O(\data_int_reg[31]_1 [27]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[28]_i_1 
       (.I0(\data_int_reg[31]_0 [28]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [28]),
        .O(\data_int_reg[31]_1 [28]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[29]_i_1 
       (.I0(\data_int_reg[31]_0 [29]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [29]),
        .O(\data_int_reg[31]_1 [29]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[2]_i_1__0 
       (.I0(\data_int_reg[31]_0 [2]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [2]),
        .O(\data_int_reg[31]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[30]_i_1 
       (.I0(\data_int_reg[31]_0 [30]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [30]),
        .O(\data_int_reg[31]_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[31]_i_2 
       (.I0(\data_int_reg[31]_0 [31]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [31]),
        .O(\data_int_reg[31]_1 [31]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[3]_i_1__0 
       (.I0(\data_int_reg[31]_0 [3]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [3]),
        .O(\data_int_reg[31]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[4]_i_1__0 
       (.I0(\data_int_reg[31]_0 [4]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [4]),
        .O(\data_int_reg[31]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[5]_i_1__0 
       (.I0(\data_int_reg[31]_0 [5]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [5]),
        .O(\data_int_reg[31]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[6]_i_1__0 
       (.I0(\data_int_reg[31]_0 [6]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [6]),
        .O(\data_int_reg[31]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[7]_i_1__0 
       (.I0(\data_int_reg[31]_0 [7]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [7]),
        .O(\data_int_reg[31]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[8]_i_1__0 
       (.I0(\data_int_reg[31]_0 [8]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [8]),
        .O(\data_int_reg[31]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cache_data[9]_i_1__0 
       (.I0(\data_int_reg[31]_0 [9]),
        .I1(w_d1),
        .I2(\Out_1_reg[31] [9]),
        .O(\data_int_reg[31]_1 [9]));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[0]),
        .Q(\data_int_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[10] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[10]),
        .Q(\data_int_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[11] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[11]),
        .Q(\data_int_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[12] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[12]),
        .Q(\data_int_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[13] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[13]),
        .Q(\data_int_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[14] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[14]),
        .Q(\data_int_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[15] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[15]),
        .Q(\data_int_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[16] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[16]),
        .Q(\data_int_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[17] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[17]),
        .Q(\data_int_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[18] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[18]),
        .Q(\data_int_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[19] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[19]),
        .Q(\data_int_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[1]),
        .Q(\data_int_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[20] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[20]),
        .Q(\data_int_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[21] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[21]),
        .Q(\data_int_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[22] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[22]),
        .Q(\data_int_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[23] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[23]),
        .Q(\data_int_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[24] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[24]),
        .Q(\data_int_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[25] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[25]),
        .Q(\data_int_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[26] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[26]),
        .Q(\data_int_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[27] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[27]),
        .Q(\data_int_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[28] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[28]),
        .Q(\data_int_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[29] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[29]),
        .Q(\data_int_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[2] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[2]),
        .Q(\data_int_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[30] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[30]),
        .Q(\data_int_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[31] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[31]),
        .Q(\data_int_reg[31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[3] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[3]),
        .Q(\data_int_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[4] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[4]),
        .Q(\data_int_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[5] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[5]),
        .Q(\data_int_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[6] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[6]),
        .Q(\data_int_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[7] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[7]),
        .Q(\data_int_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[8] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[8]),
        .Q(\data_int_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_int_reg[9] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__2[9]),
        .Q(\data_int_reg[31]_0 [9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_3_0_5
       (.ADDRA({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,ADDRD}),
        .DIA(user_pixel[1:0]),
        .DIB(user_pixel[3:2]),
        .DIC(user_pixel[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(data_int0__2[1:0]),
        .DOB(data_int0__2[3:2]),
        .DOC(data_int0__2[5:4]),
        .DOD(NLW_ram_reg_0_3_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(IPCORE_CLK),
        .WE(w_we));
  LUT5 #(
    .INIT(32'h88808888)) 
    ram_reg_0_3_0_5_i_1__0
       (.I0(ctrlOut_valid),
        .I1(\data_int_reg[31]_2 ),
        .I2(\data_int_reg[31]_3 ),
        .I3(\data_int_reg[31]_4 ),
        .I4(\data_int_reg[31]_5 ),
        .O(w_we));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_3_12_17
       (.ADDRA({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,ADDRD}),
        .DIA(user_pixel[13:12]),
        .DIB(user_pixel[15:14]),
        .DIC(user_pixel[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(data_int0__2[13:12]),
        .DOB(data_int0__2[15:14]),
        .DOC(data_int0__2[17:16]),
        .DOD(NLW_ram_reg_0_3_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(IPCORE_CLK),
        .WE(w_we));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_3_18_23
       (.ADDRA({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,ADDRD}),
        .DIA(user_pixel[19:18]),
        .DIB(user_pixel[21:20]),
        .DIC(user_pixel[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(data_int0__2[19:18]),
        .DOB(data_int0__2[21:20]),
        .DOC(data_int0__2[23:22]),
        .DOD(NLW_ram_reg_0_3_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(IPCORE_CLK),
        .WE(w_we));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_3_24_29
       (.ADDRA({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,ADDRD}),
        .DIA({1'b1,1'b1}),
        .DIB({1'b1,1'b1}),
        .DIC({1'b1,1'b1}),
        .DID({1'b0,1'b0}),
        .DOA(data_int0__2[25:24]),
        .DOB(data_int0__2[27:26]),
        .DOC(data_int0__2[29:28]),
        .DOD(NLW_ram_reg_0_3_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(IPCORE_CLK),
        .WE(w_we));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_3_30_31
       (.ADDRA({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,ADDRD}),
        .DIA({1'b1,1'b1}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(data_int0__2[31:30]),
        .DOB(NLW_ram_reg_0_3_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_ram_reg_0_3_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_ram_reg_0_3_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(IPCORE_CLK),
        .WE(w_we));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_data_OUT_inst/u_Segmentat_ip_fifo_data_OUT_classic_ram_generic/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    ram_reg_0_3_6_11
       (.ADDRA({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,ADDRD}),
        .DIA(user_pixel[7:6]),
        .DIB(user_pixel[9:8]),
        .DIC(user_pixel[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(data_int0__2[7:6]),
        .DOB(data_int0__2[9:8]),
        .DOC(data_int0__2[11:10]),
        .DOD(NLW_ram_reg_0_3_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(IPCORE_CLK),
        .WE(w_we));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_SimpleDualPortRAM_singlebit" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_SimpleDualPortRAM_singlebit
   (data_int_reg_0,
    cache_data_reg,
    w_out,
    AXI4_Stream_Video_Slave_TVALID,
    data_int_reg_1,
    data_int_reg_2,
    data_int_reg_3,
    w_d1,
    w_d2,
    cache_wr_en,
    cache_data_reg_0,
    cache_valid,
    out_wr_en,
    stream_in_user_sof,
    IPCORE_CLK,
    AXI4_Stream_Video_Slave_TUSER,
    wr_addr,
    rd_addr);
  output data_int_reg_0;
  output cache_data_reg;
  output w_out;
  input AXI4_Stream_Video_Slave_TVALID;
  input data_int_reg_1;
  input data_int_reg_2;
  input data_int_reg_3;
  input w_d1;
  input w_d2;
  input cache_wr_en;
  input cache_data_reg_0;
  input cache_valid;
  input out_wr_en;
  input stream_in_user_sof;
  input IPCORE_CLK;
  input AXI4_Stream_Video_Slave_TUSER;
  input [1:0]wr_addr;
  input [1:0]rd_addr;

  wire AXI4_Stream_Video_Slave_TUSER;
  wire AXI4_Stream_Video_Slave_TVALID;
  wire IPCORE_CLK;
  wire cache_data_reg;
  wire cache_data_reg_0;
  wire cache_valid;
  wire cache_wr_en;
  wire data_int0__0;
  wire data_int_reg_0;
  wire data_int_reg_1;
  wire data_int_reg_2;
  wire data_int_reg_3;
  wire out_wr_en;
  wire [1:0]rd_addr;
  wire stream_in_user_sof;
  wire w_d1;
  wire w_d2;
  wire w_out;
  wire w_waddr_1;
  wire w_we;
  wire [1:0]wr_addr;
  wire NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    Out_1_i_1__0
       (.I0(cache_data_reg_0),
        .I1(cache_valid),
        .I2(w_out),
        .I3(out_wr_en),
        .I4(stream_in_user_sof),
        .O(cache_data_reg));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    cache_data_i_1__0
       (.I0(w_waddr_1),
        .I1(w_d1),
        .I2(w_d2),
        .I3(cache_wr_en),
        .I4(cache_data_reg_0),
        .O(data_int_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    data_int_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__0),
        .Q(w_waddr_1),
        .R(1'b0));
  (* RTL_RAM_BITS = "4" *) 
  (* RTL_RAM_NAME = "inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_sof_inst/u_Segmentat_ip_fifo_sof_classic_ram/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_0_0
       (.A0(wr_addr[0]),
        .A1(wr_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(AXI4_Stream_Video_Slave_TUSER),
        .DPO(data_int0__0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED),
        .WCLK(IPCORE_CLK),
        .WE(w_we));
  LUT4 #(
    .INIT(16'hA8AA)) 
    ram_reg_0_3_0_0_i_1__0
       (.I0(AXI4_Stream_Video_Slave_TVALID),
        .I1(data_int_reg_1),
        .I2(data_int_reg_2),
        .I3(data_int_reg_3),
        .O(w_we));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    w_d2_i_1__1
       (.I0(w_waddr_1),
        .I1(w_d1),
        .I2(w_d2),
        .O(w_out));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_SimpleDualPortRAM_singlebit" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_SimpleDualPortRAM_singlebit_0
   (data_int_reg_0,
    cache_data_reg,
    w_out,
    AXI4_Stream_Video_Slave_TVALID,
    data_int_reg_1,
    data_int_reg_2,
    data_int_reg_3,
    w_d1,
    w_d2,
    cache_wr_en,
    cache_data,
    cache_valid,
    out_wr_en,
    stream_in_user_eol,
    IPCORE_CLK,
    AXI4_Stream_Video_Slave_TLAST,
    wr_addr,
    rd_addr);
  output data_int_reg_0;
  output cache_data_reg;
  output w_out;
  input AXI4_Stream_Video_Slave_TVALID;
  input data_int_reg_1;
  input data_int_reg_2;
  input data_int_reg_3;
  input w_d1;
  input w_d2;
  input cache_wr_en;
  input cache_data;
  input cache_valid;
  input out_wr_en;
  input stream_in_user_eol;
  input IPCORE_CLK;
  input AXI4_Stream_Video_Slave_TLAST;
  input [1:0]wr_addr;
  input [1:0]rd_addr;

  wire AXI4_Stream_Video_Slave_TLAST;
  wire AXI4_Stream_Video_Slave_TVALID;
  wire IPCORE_CLK;
  wire cache_data;
  wire cache_data_reg;
  wire cache_valid;
  wire cache_wr_en;
  wire data_int0;
  wire data_int_reg_0;
  wire data_int_reg_1;
  wire data_int_reg_2;
  wire data_int_reg_3;
  wire out_wr_en;
  wire [1:0]rd_addr;
  wire stream_in_user_eol;
  wire w_d1;
  wire w_d2;
  wire w_out;
  wire w_waddr_1;
  wire w_we;
  wire [1:0]wr_addr;
  wire NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    Out_1_i_1
       (.I0(cache_data),
        .I1(cache_valid),
        .I2(w_out),
        .I3(out_wr_en),
        .I4(stream_in_user_eol),
        .O(cache_data_reg));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    cache_data_i_1
       (.I0(w_waddr_1),
        .I1(w_d1),
        .I2(w_d2),
        .I3(cache_wr_en),
        .I4(cache_data),
        .O(data_int_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    data_int_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0),
        .Q(w_waddr_1),
        .R(1'b0));
  (* RTL_RAM_BITS = "4" *) 
  (* RTL_RAM_NAME = "inst/u_Segmentat_ip_axi4_stream_video_slave_inst/u_Segmentat_ip_fifo_eol_inst/u_Segmentat_ip_fifo_eol_classic_ram/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_0_0
       (.A0(wr_addr[0]),
        .A1(wr_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(AXI4_Stream_Video_Slave_TLAST),
        .DPO(data_int0),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED),
        .WCLK(IPCORE_CLK),
        .WE(w_we));
  LUT4 #(
    .INIT(16'hA8AA)) 
    ram_reg_0_3_0_0_i_1
       (.I0(AXI4_Stream_Video_Slave_TVALID),
        .I1(data_int_reg_1),
        .I2(data_int_reg_2),
        .I3(data_int_reg_3),
        .O(w_we));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    w_d2_i_1__2
       (.I0(w_waddr_1),
        .I1(w_d1),
        .I2(w_d2),
        .O(w_out));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_SimpleDualPortRAM_singlebit" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_SimpleDualPortRAM_singlebit_1
   (w_we,
    data_int_reg_0,
    cache_data_reg,
    w_out,
    ctrlOut_valid,
    data_int_reg_1,
    data_int_reg_2,
    data_int_reg_3,
    data_int_reg_4,
    w_d1,
    w_d2,
    cache_wr_en,
    cache_data_reg_0,
    cache_valid,
    out_wr_en,
    AXI4_Stream_Video_Master_TUSER,
    IPCORE_CLK,
    user_ctrl_vStart,
    wr_addr,
    rd_addr);
  output w_we;
  output data_int_reg_0;
  output cache_data_reg;
  output w_out;
  input ctrlOut_valid;
  input data_int_reg_1;
  input data_int_reg_2;
  input data_int_reg_3;
  input data_int_reg_4;
  input w_d1;
  input w_d2;
  input cache_wr_en;
  input cache_data_reg_0;
  input cache_valid;
  input out_wr_en;
  input AXI4_Stream_Video_Master_TUSER;
  input IPCORE_CLK;
  input user_ctrl_vStart;
  input [1:0]wr_addr;
  input [1:0]rd_addr;

  wire AXI4_Stream_Video_Master_TUSER;
  wire IPCORE_CLK;
  wire cache_data_reg;
  wire cache_data_reg_0;
  wire cache_valid;
  wire cache_wr_en;
  wire ctrlOut_valid;
  wire data_int0__4;
  wire data_int_reg_0;
  wire data_int_reg_1;
  wire data_int_reg_2;
  wire data_int_reg_3;
  wire data_int_reg_4;
  wire out_wr_en;
  wire [1:0]rd_addr;
  wire user_ctrl_vStart;
  wire w_d1;
  wire w_d2;
  wire w_out;
  wire w_waddr_1;
  wire w_we;
  wire [1:0]wr_addr;
  wire NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    Out_1_i_1__2
       (.I0(cache_data_reg_0),
        .I1(cache_valid),
        .I2(w_out),
        .I3(out_wr_en),
        .I4(AXI4_Stream_Video_Master_TUSER),
        .O(cache_data_reg));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    cache_data_i_1__2
       (.I0(w_waddr_1),
        .I1(w_d1),
        .I2(w_d2),
        .I3(cache_wr_en),
        .I4(cache_data_reg_0),
        .O(data_int_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    data_int_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__4),
        .Q(w_waddr_1),
        .R(1'b0));
  (* RTL_RAM_BITS = "4" *) 
  (* RTL_RAM_NAME = "inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_sof_out_inst/u_Segmentat_ip_fifo_sof_out_classic_ram_singlebit/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_0_0
       (.A0(wr_addr[0]),
        .A1(wr_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(user_ctrl_vStart),
        .DPO(data_int0__4),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED),
        .WCLK(IPCORE_CLK),
        .WE(w_we));
  LUT5 #(
    .INIT(32'h88808888)) 
    ram_reg_0_3_0_0_i_1__1
       (.I0(ctrlOut_valid),
        .I1(data_int_reg_1),
        .I2(data_int_reg_2),
        .I3(data_int_reg_3),
        .I4(data_int_reg_4),
        .O(w_we));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    w_d2_i_1__0
       (.I0(w_waddr_1),
        .I1(w_d1),
        .I2(w_d2),
        .O(w_out));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_SimpleDualPortRAM_singlebit" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_SimpleDualPortRAM_singlebit_2
   (w_we,
    data_int_reg_0,
    cache_data_reg,
    w_out,
    ctrlOut_valid,
    data_int_reg_1,
    data_int_reg_2,
    data_int_reg_3,
    data_int_reg_4,
    w_d1,
    w_d2,
    cache_wr_en,
    cache_data_reg_0,
    cache_valid,
    out_wr_en,
    AXI4_Stream_Video_Master_TLAST,
    IPCORE_CLK,
    user_ctrl_hEnd,
    wr_addr,
    rd_addr);
  output w_we;
  output data_int_reg_0;
  output cache_data_reg;
  output w_out;
  input ctrlOut_valid;
  input data_int_reg_1;
  input data_int_reg_2;
  input data_int_reg_3;
  input data_int_reg_4;
  input w_d1;
  input w_d2;
  input cache_wr_en;
  input cache_data_reg_0;
  input cache_valid;
  input out_wr_en;
  input AXI4_Stream_Video_Master_TLAST;
  input IPCORE_CLK;
  input user_ctrl_hEnd;
  input [1:0]wr_addr;
  input [1:0]rd_addr;

  wire AXI4_Stream_Video_Master_TLAST;
  wire IPCORE_CLK;
  wire cache_data_reg;
  wire cache_data_reg_0;
  wire cache_valid;
  wire cache_wr_en;
  wire ctrlOut_valid;
  wire data_int0__3;
  wire data_int_reg_0;
  wire data_int_reg_1;
  wire data_int_reg_2;
  wire data_int_reg_3;
  wire data_int_reg_4;
  wire out_wr_en;
  wire [1:0]rd_addr;
  wire user_ctrl_hEnd;
  wire w_d1;
  wire w_d2;
  wire w_out;
  wire w_waddr_1;
  wire w_we;
  wire [1:0]wr_addr;
  wire NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    Out_1_i_1__1
       (.I0(cache_data_reg_0),
        .I1(cache_valid),
        .I2(w_out),
        .I3(out_wr_en),
        .I4(AXI4_Stream_Video_Master_TLAST),
        .O(cache_data_reg));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    cache_data_i_1__1
       (.I0(w_waddr_1),
        .I1(w_d1),
        .I2(w_d2),
        .I3(cache_wr_en),
        .I4(cache_data_reg_0),
        .O(data_int_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    data_int_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(data_int0__3),
        .Q(w_waddr_1),
        .R(1'b0));
  (* RTL_RAM_BITS = "4" *) 
  (* RTL_RAM_NAME = "inst/u_Segmentat_ip_axi4_stream_video_master_inst/u_Segmentat_ip_fifo_eol_out_inst/u_Segmentat_ip_fifo_eol_out_classic_ram/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_3_0_0
       (.A0(wr_addr[0]),
        .A1(wr_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(user_ctrl_hEnd),
        .DPO(data_int0__3),
        .DPRA0(rd_addr[0]),
        .DPRA1(rd_addr[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_ram_reg_0_3_0_0_SPO_UNCONNECTED),
        .WCLK(IPCORE_CLK),
        .WE(w_we));
  LUT5 #(
    .INIT(32'h88808888)) 
    ram_reg_0_3_0_0_i_1__2
       (.I0(ctrlOut_valid),
        .I1(data_int_reg_1),
        .I2(data_int_reg_2),
        .I3(data_int_reg_3),
        .I4(data_int_reg_4),
        .O(w_we));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    w_d2_i_1
       (.I0(w_waddr_1),
        .I1(w_d1),
        .I2(w_d2),
        .O(w_out));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_adapter_in" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_adapter_in
   (top_user_ctrl_hEnd_1,
    top_user_ctrl_vStart_1,
    adapter_in_valid_out,
    stream_in_user_ready,
    \data_buf_delay_1_reg[23] ,
    \data_out_2_reg[23] ,
    E,
    IPCORE_CLK,
    reset_out,
    stream_in_user_valid,
    cond54,
    p_7_in,
    Q,
    S,
    \hlength_1_reg[7] ,
    \hlength_1_reg[11] ,
    \hlength_1_reg[12] ,
    \numoflines_1_reg[12] ,
    \vlength_1_reg[3] ,
    \vlength_1_reg[7] ,
    \vlength_1_reg[11] ,
    \vlength_1_reg[12] ,
    fifo_rd_ack,
    out_valid,
    stream_in_user_sof,
    fifo_rd_ack_reg,
    fifo_rd_ack_reg_0,
    stream_in_user_eol,
    \data_reg_reg[23] ,
    D);
  output top_user_ctrl_hEnd_1;
  output top_user_ctrl_vStart_1;
  output adapter_in_valid_out;
  output stream_in_user_ready;
  output [23:0]\data_buf_delay_1_reg[23] ;
  output [23:0]\data_out_2_reg[23] ;
  input [0:0]E;
  input IPCORE_CLK;
  input reset_out;
  input stream_in_user_valid;
  input cond54;
  input p_7_in;
  input [12:0]Q;
  input [3:0]S;
  input [3:0]\hlength_1_reg[7] ;
  input [3:0]\hlength_1_reg[11] ;
  input [0:0]\hlength_1_reg[12] ;
  input [12:0]\numoflines_1_reg[12] ;
  input [3:0]\vlength_1_reg[3] ;
  input [3:0]\vlength_1_reg[7] ;
  input [3:0]\vlength_1_reg[11] ;
  input [0:0]\vlength_1_reg[12] ;
  input fifo_rd_ack;
  input out_valid;
  input stream_in_user_sof;
  input fifo_rd_ack_reg;
  input fifo_rd_ack_reg_0;
  input stream_in_user_eol;
  input [23:0]\data_reg_reg[23] ;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire IPCORE_CLK;
  wire [12:0]Q;
  wire [3:0]S;
  wire adapter_in_valid_out;
  wire cond54;
  wire [23:0]\data_buf_delay_1_reg[23] ;
  wire [23:0]\data_out_2_reg[23] ;
  wire [23:0]\data_reg_reg[23] ;
  wire fifo_rd_ack;
  wire fifo_rd_ack_reg;
  wire fifo_rd_ack_reg_0;
  wire [3:0]\hlength_1_reg[11] ;
  wire [0:0]\hlength_1_reg[12] ;
  wire [3:0]\hlength_1_reg[7] ;
  wire [12:0]\numoflines_1_reg[12] ;
  wire out_valid;
  wire p_7_in;
  wire reset_out;
  wire stream_in_user_eol;
  wire stream_in_user_ready;
  wire stream_in_user_sof;
  wire stream_in_user_valid;
  wire top_user_ctrl_hEnd_1;
  wire top_user_ctrl_vStart_1;
  wire [3:0]\vlength_1_reg[11] ;
  wire [0:0]\vlength_1_reg[12] ;
  wire [3:0]\vlength_1_reg[3] ;
  wire [3:0]\vlength_1_reg[7] ;

  system_Segmentat_ip_0_0_Segmentat_ip_adapter_in_module u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module
       (.D(D),
        .E(E),
        .IPCORE_CLK(IPCORE_CLK),
        .Q(Q),
        .S(S),
        .adapter_in_valid_out(adapter_in_valid_out),
        .cond54(cond54),
        .\data_buf_delay_1_reg[23]_0 (\data_buf_delay_1_reg[23] ),
        .\data_out_2_reg[23]_0 (\data_out_2_reg[23] ),
        .\data_reg_reg[23]_0 (\data_reg_reg[23] ),
        .fifo_rd_ack(fifo_rd_ack),
        .fifo_rd_ack_reg(fifo_rd_ack_reg),
        .fifo_rd_ack_reg_0(fifo_rd_ack_reg_0),
        .\hlength_1_reg[11]_0 (\hlength_1_reg[11] ),
        .\hlength_1_reg[12]_0 (\hlength_1_reg[12] ),
        .\hlength_1_reg[7]_0 (\hlength_1_reg[7] ),
        .\numoflines_1_reg[12]_0 (\numoflines_1_reg[12] ),
        .out_valid(out_valid),
        .p_7_in(p_7_in),
        .reset_out(reset_out),
        .stream_in_user_eol(stream_in_user_eol),
        .stream_in_user_ready(stream_in_user_ready),
        .stream_in_user_sof(stream_in_user_sof),
        .stream_in_user_valid(stream_in_user_valid),
        .top_user_ctrl_hEnd_1(top_user_ctrl_hEnd_1),
        .top_user_ctrl_vStart_1(top_user_ctrl_vStart_1),
        .\vlength_1_reg[11]_0 (\vlength_1_reg[11] ),
        .\vlength_1_reg[12]_0 (\vlength_1_reg[12] ),
        .\vlength_1_reg[3]_0 (\vlength_1_reg[3] ),
        .\vlength_1_reg[7]_0 (\vlength_1_reg[7] ));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_adapter_in_module" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_adapter_in_module
   (top_user_ctrl_hEnd_1,
    top_user_ctrl_vStart_1,
    adapter_in_valid_out,
    stream_in_user_ready,
    \data_buf_delay_1_reg[23]_0 ,
    \data_out_2_reg[23]_0 ,
    E,
    IPCORE_CLK,
    reset_out,
    stream_in_user_valid,
    cond54,
    p_7_in,
    Q,
    S,
    \hlength_1_reg[7]_0 ,
    \hlength_1_reg[11]_0 ,
    \hlength_1_reg[12]_0 ,
    \numoflines_1_reg[12]_0 ,
    \vlength_1_reg[3]_0 ,
    \vlength_1_reg[7]_0 ,
    \vlength_1_reg[11]_0 ,
    \vlength_1_reg[12]_0 ,
    fifo_rd_ack,
    out_valid,
    stream_in_user_sof,
    fifo_rd_ack_reg,
    fifo_rd_ack_reg_0,
    stream_in_user_eol,
    \data_reg_reg[23]_0 ,
    D);
  output top_user_ctrl_hEnd_1;
  output top_user_ctrl_vStart_1;
  output adapter_in_valid_out;
  output stream_in_user_ready;
  output [23:0]\data_buf_delay_1_reg[23]_0 ;
  output [23:0]\data_out_2_reg[23]_0 ;
  input [0:0]E;
  input IPCORE_CLK;
  input reset_out;
  input stream_in_user_valid;
  input cond54;
  input p_7_in;
  input [12:0]Q;
  input [3:0]S;
  input [3:0]\hlength_1_reg[7]_0 ;
  input [3:0]\hlength_1_reg[11]_0 ;
  input [0:0]\hlength_1_reg[12]_0 ;
  input [12:0]\numoflines_1_reg[12]_0 ;
  input [3:0]\vlength_1_reg[3]_0 ;
  input [3:0]\vlength_1_reg[7]_0 ;
  input [3:0]\vlength_1_reg[11]_0 ;
  input [0:0]\vlength_1_reg[12]_0 ;
  input fifo_rd_ack;
  input out_valid;
  input stream_in_user_sof;
  input fifo_rd_ack_reg;
  input fifo_rd_ack_reg_0;
  input stream_in_user_eol;
  input [23:0]\data_reg_reg[23]_0 ;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire IPCORE_CLK;
  wire [12:0]Q;
  wire [3:0]S;
  wire adapter_in_valid_out;
  wire cond26;
  wire cond27__10;
  wire cond42__0;
  wire cond44;
  wire cond54;
  wire cond58;
  wire cond7__8;
  wire [23:0]\data_buf_delay_1_reg[23]_0 ;
  wire \data_out_2[23]_i_10_n_0 ;
  wire \data_out_2[23]_i_12_n_0 ;
  wire \data_out_2[23]_i_13_n_0 ;
  wire \data_out_2[23]_i_14_n_0 ;
  wire \data_out_2[23]_i_15_n_0 ;
  wire \data_out_2[23]_i_16_n_0 ;
  wire \data_out_2[23]_i_17_n_0 ;
  wire \data_out_2[23]_i_18_n_0 ;
  wire \data_out_2[23]_i_19_n_0 ;
  wire \data_out_2[23]_i_20_n_0 ;
  wire \data_out_2[23]_i_21_n_0 ;
  wire \data_out_2[23]_i_22_n_0 ;
  wire \data_out_2[23]_i_23_n_0 ;
  wire \data_out_2[23]_i_24_n_0 ;
  wire \data_out_2[23]_i_25_n_0 ;
  wire \data_out_2[23]_i_26_n_0 ;
  wire \data_out_2[23]_i_2_n_0 ;
  wire \data_out_2[23]_i_3_n_0 ;
  wire \data_out_2[23]_i_4_n_0 ;
  wire \data_out_2[23]_i_6_n_0 ;
  wire \data_out_2[23]_i_9_n_0 ;
  wire [23:0]\data_out_2_reg[23]_0 ;
  wire \data_out_2_reg[23]_i_11_n_0 ;
  wire \data_out_2_reg[23]_i_11_n_1 ;
  wire \data_out_2_reg[23]_i_11_n_2 ;
  wire \data_out_2_reg[23]_i_11_n_3 ;
  wire \data_out_2_reg[23]_i_7_n_2 ;
  wire \data_out_2_reg[23]_i_7_n_3 ;
  wire [23:0]data_out_output;
  wire [23:0]data_reg;
  wire [23:0]\data_reg_reg[23]_0 ;
  wire eol_buf;
  wire equa19_relop1;
  wire equa19_relop1_carry__0_i_10_n_0;
  wire equa19_relop1_carry__0_i_11_n_0;
  wire equa19_relop1_carry__0_i_1_n_0;
  wire equa19_relop1_carry__0_i_2_n_0;
  wire equa19_relop1_carry__0_i_3_n_0;
  wire equa19_relop1_carry__0_i_4_n_0;
  wire equa19_relop1_carry__0_i_5_n_0;
  wire equa19_relop1_carry__0_i_6_n_0;
  wire equa19_relop1_carry__0_i_7_n_1;
  wire equa19_relop1_carry__0_i_7_n_2;
  wire equa19_relop1_carry__0_i_7_n_3;
  wire equa19_relop1_carry__0_i_8_n_0;
  wire equa19_relop1_carry__0_i_9_n_0;
  wire equa19_relop1_carry__0_n_2;
  wire equa19_relop1_carry__0_n_3;
  wire equa19_relop1_carry_i_10_n_0;
  wire equa19_relop1_carry_i_10_n_1;
  wire equa19_relop1_carry_i_10_n_2;
  wire equa19_relop1_carry_i_10_n_3;
  wire equa19_relop1_carry_i_11_n_0;
  wire equa19_relop1_carry_i_12_n_0;
  wire equa19_relop1_carry_i_13_n_0;
  wire equa19_relop1_carry_i_14_n_0;
  wire equa19_relop1_carry_i_15_n_0;
  wire equa19_relop1_carry_i_16_n_0;
  wire equa19_relop1_carry_i_17_n_0;
  wire equa19_relop1_carry_i_18_n_0;
  wire equa19_relop1_carry_i_1_n_0;
  wire equa19_relop1_carry_i_2_n_0;
  wire equa19_relop1_carry_i_3_n_0;
  wire equa19_relop1_carry_i_4_n_0;
  wire equa19_relop1_carry_i_5_n_0;
  wire equa19_relop1_carry_i_6_n_0;
  wire equa19_relop1_carry_i_7_n_0;
  wire equa19_relop1_carry_i_8_n_0;
  wire equa19_relop1_carry_i_9_n_0;
  wire equa19_relop1_carry_i_9_n_1;
  wire equa19_relop1_carry_i_9_n_2;
  wire equa19_relop1_carry_i_9_n_3;
  wire equa19_relop1_carry_n_0;
  wire equa19_relop1_carry_n_1;
  wire equa19_relop1_carry_n_2;
  wire equa19_relop1_carry_n_3;
  wire equa21_relop1;
  wire equa21_relop1_carry__0_i_1_n_0;
  wire equa21_relop1_carry_i_1_n_0;
  wire equa21_relop1_carry_i_2_n_0;
  wire equa21_relop1_carry_i_3_n_0;
  wire equa21_relop1_carry_i_4_n_0;
  wire equa21_relop1_carry_n_0;
  wire equa21_relop1_carry_n_1;
  wire equa21_relop1_carry_n_2;
  wire equa21_relop1_carry_n_3;
  wire equa24_relop1;
  wire equa26_relop1;
  wire equa26_relop1_carry__0_i_1_n_0;
  wire equa26_relop1_carry_i_1_n_0;
  wire equa26_relop1_carry_i_2_n_0;
  wire equa26_relop1_carry_i_3_n_0;
  wire equa26_relop1_carry_i_4_n_0;
  wire equa26_relop1_carry_n_0;
  wire equa26_relop1_carry_n_1;
  wire equa26_relop1_carry_n_2;
  wire equa26_relop1_carry_n_3;
  wire equa28_relop1;
  wire equa28_relop1_carry__0_i_1_n_0;
  wire equa28_relop1_carry_i_1_n_0;
  wire equa28_relop1_carry_i_2_n_0;
  wire equa28_relop1_carry_i_3_n_0;
  wire equa28_relop1_carry_i_4_n_0;
  wire equa28_relop1_carry_n_0;
  wire equa28_relop1_carry_n_1;
  wire equa28_relop1_carry_n_2;
  wire equa28_relop1_carry_n_3;
  wire equa31_relop1;
  wire equa31_relop1_carry__0_i_1_n_0;
  wire equa31_relop1_carry_i_1_n_0;
  wire equa31_relop1_carry_i_2_n_0;
  wire equa31_relop1_carry_i_3_n_0;
  wire equa31_relop1_carry_i_4_n_0;
  wire equa31_relop1_carry_n_0;
  wire equa31_relop1_carry_n_1;
  wire equa31_relop1_carry_n_2;
  wire equa31_relop1_carry_n_3;
  wire equa7_relop1;
  wire equal12_relop1;
  wire equal12_relop1_carry__0_i_1_n_0;
  wire equal12_relop1_carry__0_i_2_n_0;
  wire equal12_relop1_carry__0_i_3_n_0;
  wire equal12_relop1_carry__0_i_4_n_0;
  wire equal12_relop1_carry__0_i_5_n_0;
  wire equal12_relop1_carry__0_i_6_n_0;
  wire equal12_relop1_carry__0_n_2;
  wire equal12_relop1_carry__0_n_3;
  wire equal12_relop1_carry_i_1_n_0;
  wire equal12_relop1_carry_i_2_n_0;
  wire equal12_relop1_carry_i_3_n_0;
  wire equal12_relop1_carry_i_4_n_0;
  wire equal12_relop1_carry_i_5_n_0;
  wire equal12_relop1_carry_i_6_n_0;
  wire equal12_relop1_carry_i_7_n_0;
  wire equal12_relop1_carry_i_8_n_0;
  wire equal12_relop1_carry_n_0;
  wire equal12_relop1_carry_n_1;
  wire equal12_relop1_carry_n_2;
  wire equal12_relop1_carry_n_3;
  wire equal13_relop1;
  wire equal13_relop1_carry__0_i_1_n_0;
  wire equal13_relop1_carry_i_1_n_0;
  wire equal13_relop1_carry_i_2_n_0;
  wire equal13_relop1_carry_i_3_n_0;
  wire equal13_relop1_carry_i_4_n_0;
  wire equal13_relop1_carry_n_0;
  wire equal13_relop1_carry_n_1;
  wire equal13_relop1_carry_n_2;
  wire equal13_relop1_carry_n_3;
  wire equal14_relop1;
  wire equal14_relop1_carry__0_i_1_n_0;
  wire equal14_relop1_carry_i_1_n_0;
  wire equal14_relop1_carry_i_2_n_0;
  wire equal14_relop1_carry_i_3_n_0;
  wire equal14_relop1_carry_i_4_n_0;
  wire equal14_relop1_carry_n_0;
  wire equal14_relop1_carry_n_1;
  wire equal14_relop1_carry_n_2;
  wire equal14_relop1_carry_n_3;
  wire equal25_relop1;
  wire equal25_relop1_carry__0_i_10_n_0;
  wire equal25_relop1_carry__0_i_11_n_0;
  wire equal25_relop1_carry__0_i_12_n_0;
  wire equal25_relop1_carry__0_i_13_n_0;
  wire equal25_relop1_carry__0_i_1_n_0;
  wire equal25_relop1_carry__0_i_2_n_0;
  wire equal25_relop1_carry__0_i_3_n_0;
  wire equal25_relop1_carry__0_i_4_n_0;
  wire equal25_relop1_carry__0_i_5_n_0;
  wire equal25_relop1_carry__0_i_6_n_0;
  wire equal25_relop1_carry__0_i_8_n_0;
  wire equal25_relop1_carry__0_i_8_n_1;
  wire equal25_relop1_carry__0_i_8_n_2;
  wire equal25_relop1_carry__0_i_8_n_3;
  wire equal25_relop1_carry__0_i_9_n_0;
  wire equal25_relop1_carry__0_n_2;
  wire equal25_relop1_carry__0_n_3;
  wire equal25_relop1_carry_i_10_n_0;
  wire equal25_relop1_carry_i_10_n_1;
  wire equal25_relop1_carry_i_10_n_2;
  wire equal25_relop1_carry_i_10_n_3;
  wire equal25_relop1_carry_i_11_n_0;
  wire equal25_relop1_carry_i_12_n_0;
  wire equal25_relop1_carry_i_13_n_0;
  wire equal25_relop1_carry_i_14_n_0;
  wire equal25_relop1_carry_i_15_n_0;
  wire equal25_relop1_carry_i_16_n_0;
  wire equal25_relop1_carry_i_17_n_0;
  wire equal25_relop1_carry_i_1_n_0;
  wire equal25_relop1_carry_i_2_n_0;
  wire equal25_relop1_carry_i_3_n_0;
  wire equal25_relop1_carry_i_4_n_0;
  wire equal25_relop1_carry_i_5_n_0;
  wire equal25_relop1_carry_i_6_n_0;
  wire equal25_relop1_carry_i_7_n_0;
  wire equal25_relop1_carry_i_8_n_0;
  wire equal25_relop1_carry_i_9_n_0;
  wire equal25_relop1_carry_i_9_n_1;
  wire equal25_relop1_carry_i_9_n_2;
  wire equal25_relop1_carry_i_9_n_3;
  wire equal25_relop1_carry_n_0;
  wire equal25_relop1_carry_n_1;
  wire equal25_relop1_carry_n_2;
  wire equal25_relop1_carry_n_3;
  wire fifo_rd_ack;
  wire fifo_rd_ack_i_10_n_0;
  wire fifo_rd_ack_i_11_n_0;
  wire fifo_rd_ack_i_12_n_0;
  wire fifo_rd_ack_i_13_n_0;
  wire fifo_rd_ack_i_14_n_0;
  wire fifo_rd_ack_i_15_n_0;
  wire fifo_rd_ack_i_16_n_0;
  wire fifo_rd_ack_i_17_n_0;
  wire fifo_rd_ack_i_18_n_0;
  wire fifo_rd_ack_i_19_n_0;
  wire fifo_rd_ack_i_20_n_0;
  wire fifo_rd_ack_i_21_n_0;
  wire fifo_rd_ack_i_3_n_0;
  wire fifo_rd_ack_i_4_n_0;
  wire fifo_rd_ack_i_5_n_0;
  wire fifo_rd_ack_i_8_n_0;
  wire fifo_rd_ack_i_9_n_0;
  wire fifo_rd_ack_reg;
  wire fifo_rd_ack_reg_0;
  wire fifo_rd_ack_reg_i_6_n_2;
  wire fifo_rd_ack_reg_i_6_n_3;
  wire fifo_rd_ack_reg_i_7_n_0;
  wire fifo_rd_ack_reg_i_7_n_1;
  wire fifo_rd_ack_reg_i_7_n_2;
  wire fifo_rd_ack_reg_i_7_n_3;
  wire first_pixel_en_delay;
  wire freeze;
  wire freeze_delay;
  wire [12:0]hlength_1;
  wire [3:0]\hlength_1_reg[11]_0 ;
  wire [0:0]\hlength_1_reg[12]_0 ;
  wire [3:0]\hlength_1_reg[7]_0 ;
  wire [12:0]hlength_2;
  wire [12:0]hlength_buf_1;
  wire hlength_buf_1_carry__0_n_0;
  wire hlength_buf_1_carry__0_n_1;
  wire hlength_buf_1_carry__0_n_2;
  wire hlength_buf_1_carry__0_n_3;
  wire hlength_buf_1_carry__1_n_0;
  wire hlength_buf_1_carry__1_n_1;
  wire hlength_buf_1_carry__1_n_2;
  wire hlength_buf_1_carry__1_n_3;
  wire hlength_buf_1_carry_n_0;
  wire hlength_buf_1_carry_n_1;
  wire hlength_buf_1_carry_n_2;
  wire hlength_buf_1_carry_n_3;
  wire larger1_relop1;
  wire larger1_relop1_carry__0_i_1_n_0;
  wire larger1_relop1_carry__0_i_2_n_0;
  wire larger1_relop1_carry__0_i_3_n_0;
  wire larger1_relop1_carry__0_i_4_n_0;
  wire larger1_relop1_carry__0_i_5_n_0;
  wire larger1_relop1_carry__0_i_6_n_0;
  wire larger1_relop1_carry__0_n_2;
  wire larger1_relop1_carry__0_n_3;
  wire larger1_relop1_carry_i_1_n_0;
  wire larger1_relop1_carry_i_2_n_0;
  wire larger1_relop1_carry_i_3_n_0;
  wire larger1_relop1_carry_i_4_n_0;
  wire larger1_relop1_carry_i_5_n_0;
  wire larger1_relop1_carry_i_6_n_0;
  wire larger1_relop1_carry_i_7_n_0;
  wire larger1_relop1_carry_i_8_n_0;
  wire larger1_relop1_carry_n_0;
  wire larger1_relop1_carry_n_1;
  wire larger1_relop1_carry_n_2;
  wire larger1_relop1_carry_n_3;
  wire less1_relop1;
  wire less2_relop1;
  wire line_counter;
  wire [12:1]line_counter0;
  wire line_counter1;
  wire \line_counter[0]_i_1_n_0 ;
  wire \line_counter[10]_i_1_n_0 ;
  wire \line_counter[11]_i_1_n_0 ;
  wire \line_counter[12]_i_2_n_0 ;
  wire \line_counter[12]_i_3_n_0 ;
  wire \line_counter[12]_i_6_n_0 ;
  wire \line_counter[1]_i_1_n_0 ;
  wire \line_counter[2]_i_1_n_0 ;
  wire \line_counter[3]_i_1_n_0 ;
  wire \line_counter[4]_i_1_n_0 ;
  wire \line_counter[5]_i_1_n_0 ;
  wire \line_counter[6]_i_1_n_0 ;
  wire \line_counter[7]_i_1_n_0 ;
  wire \line_counter[8]_i_1_n_0 ;
  wire \line_counter[9]_i_1_n_0 ;
  wire \line_counter_reg[12]_i_4_n_1 ;
  wire \line_counter_reg[12]_i_4_n_2 ;
  wire \line_counter_reg[12]_i_4_n_3 ;
  wire \line_counter_reg[4]_i_2_n_0 ;
  wire \line_counter_reg[4]_i_2_n_1 ;
  wire \line_counter_reg[4]_i_2_n_2 ;
  wire \line_counter_reg[4]_i_2_n_3 ;
  wire \line_counter_reg[8]_i_2_n_0 ;
  wire \line_counter_reg[8]_i_2_n_1 ;
  wire \line_counter_reg[8]_i_2_n_2 ;
  wire \line_counter_reg[8]_i_2_n_3 ;
  wire \line_counter_reg_n_0_[0] ;
  wire \line_counter_reg_n_0_[10] ;
  wire \line_counter_reg_n_0_[11] ;
  wire \line_counter_reg_n_0_[12] ;
  wire \line_counter_reg_n_0_[1] ;
  wire \line_counter_reg_n_0_[2] ;
  wire \line_counter_reg_n_0_[3] ;
  wire \line_counter_reg_n_0_[4] ;
  wire \line_counter_reg_n_0_[5] ;
  wire \line_counter_reg_n_0_[6] ;
  wire \line_counter_reg_n_0_[7] ;
  wire \line_counter_reg_n_0_[8] ;
  wire \line_counter_reg_n_0_[9] ;
  wire [12:0]numoflines_1;
  wire [12:0]\numoflines_1_reg[12]_0 ;
  wire [12:0]numofpixels_1;
  wire out_valid;
  wire [12:0]p_0_in;
  wire p_6_in;
  wire p_7_in;
  wire pixel_counter;
  wire [12:1]pixel_counter0;
  wire \pixel_counter[12]_i_10_n_0 ;
  wire \pixel_counter[12]_i_11_n_0 ;
  wire \pixel_counter[12]_i_12_n_0 ;
  wire \pixel_counter[12]_i_13_n_0 ;
  wire \pixel_counter[12]_i_14_n_0 ;
  wire \pixel_counter[12]_i_16_n_0 ;
  wire \pixel_counter[12]_i_17_n_0 ;
  wire \pixel_counter[12]_i_18_n_0 ;
  wire \pixel_counter[12]_i_19_n_0 ;
  wire \pixel_counter[12]_i_20_n_0 ;
  wire \pixel_counter[12]_i_21_n_0 ;
  wire \pixel_counter[12]_i_22_n_0 ;
  wire \pixel_counter[12]_i_23_n_0 ;
  wire \pixel_counter[12]_i_24_n_0 ;
  wire \pixel_counter[12]_i_25_n_0 ;
  wire \pixel_counter[12]_i_26_n_0 ;
  wire \pixel_counter[12]_i_27_n_0 ;
  wire \pixel_counter[12]_i_28_n_0 ;
  wire \pixel_counter[12]_i_29_n_0 ;
  wire \pixel_counter[12]_i_30_n_0 ;
  wire \pixel_counter[12]_i_31_n_0 ;
  wire \pixel_counter[12]_i_32_n_0 ;
  wire \pixel_counter[12]_i_33_n_0 ;
  wire \pixel_counter[12]_i_34_n_0 ;
  wire \pixel_counter[12]_i_35_n_0 ;
  wire \pixel_counter[12]_i_36_n_0 ;
  wire \pixel_counter[12]_i_37_n_0 ;
  wire \pixel_counter[12]_i_38_n_0 ;
  wire \pixel_counter[12]_i_5_n_0 ;
  wire \pixel_counter[12]_i_9_n_0 ;
  wire [12:1]pixel_counter_1;
  wire \pixel_counter_reg[12]_i_15_n_0 ;
  wire \pixel_counter_reg[12]_i_15_n_1 ;
  wire \pixel_counter_reg[12]_i_15_n_2 ;
  wire \pixel_counter_reg[12]_i_15_n_3 ;
  wire \pixel_counter_reg[12]_i_3_n_2 ;
  wire \pixel_counter_reg[12]_i_3_n_3 ;
  wire \pixel_counter_reg[12]_i_4_n_2 ;
  wire \pixel_counter_reg[12]_i_4_n_3 ;
  wire \pixel_counter_reg[12]_i_7_n_1 ;
  wire \pixel_counter_reg[12]_i_7_n_2 ;
  wire \pixel_counter_reg[12]_i_7_n_3 ;
  wire \pixel_counter_reg[12]_i_8_n_0 ;
  wire \pixel_counter_reg[12]_i_8_n_1 ;
  wire \pixel_counter_reg[12]_i_8_n_2 ;
  wire \pixel_counter_reg[12]_i_8_n_3 ;
  wire \pixel_counter_reg[4]_i_2_n_0 ;
  wire \pixel_counter_reg[4]_i_2_n_1 ;
  wire \pixel_counter_reg[4]_i_2_n_2 ;
  wire \pixel_counter_reg[4]_i_2_n_3 ;
  wire \pixel_counter_reg[8]_i_2_n_0 ;
  wire \pixel_counter_reg[8]_i_2_n_1 ;
  wire \pixel_counter_reg[8]_i_2_n_2 ;
  wire \pixel_counter_reg[8]_i_2_n_3 ;
  wire \pixel_counter_reg_n_0_[0] ;
  wire \pixel_counter_reg_n_0_[10] ;
  wire \pixel_counter_reg_n_0_[11] ;
  wire \pixel_counter_reg_n_0_[12] ;
  wire \pixel_counter_reg_n_0_[1] ;
  wire \pixel_counter_reg_n_0_[2] ;
  wire \pixel_counter_reg_n_0_[3] ;
  wire \pixel_counter_reg_n_0_[4] ;
  wire \pixel_counter_reg_n_0_[5] ;
  wire \pixel_counter_reg_n_0_[6] ;
  wire \pixel_counter_reg_n_0_[7] ;
  wire \pixel_counter_reg_n_0_[8] ;
  wire \pixel_counter_reg_n_0_[9] ;
  wire reset_out;
  wire stream_in_user_eol;
  wire stream_in_user_ready;
  wire stream_in_user_sof;
  wire stream_in_user_valid;
  wire top_user_ctrl_hEnd_1;
  wire top_user_ctrl_vStart_1;
  wire valid_2_i_3_n_0;
  wire valid_2_i_4_n_0;
  wire valid_output;
  wire valid_reg;
  wire [12:0]vlength_1;
  wire [3:0]\vlength_1_reg[11]_0 ;
  wire [0:0]\vlength_1_reg[12]_0 ;
  wire [3:0]\vlength_1_reg[3]_0 ;
  wire [3:0]\vlength_1_reg[7]_0 ;
  wire [12:0]vlength_buf_1;
  wire vlength_buf_1_carry__0_n_0;
  wire vlength_buf_1_carry__0_n_1;
  wire vlength_buf_1_carry__0_n_2;
  wire vlength_buf_1_carry__0_n_3;
  wire vlength_buf_1_carry__1_n_0;
  wire vlength_buf_1_carry__1_n_1;
  wire vlength_buf_1_carry__1_n_2;
  wire vlength_buf_1_carry__1_n_3;
  wire vlength_buf_1_carry_n_0;
  wire vlength_buf_1_carry_n_1;
  wire vlength_buf_1_carry_n_2;
  wire vlength_buf_1_carry_n_3;
  wire vstart_output;
  wire [3:0]\NLW_data_out_2_reg[23]_i_11_O_UNCONNECTED ;
  wire [3:3]\NLW_data_out_2_reg[23]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_data_out_2_reg[23]_i_7_O_UNCONNECTED ;
  wire [3:0]NLW_equa19_relop1_carry_O_UNCONNECTED;
  wire [3:3]NLW_equa19_relop1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_equa19_relop1_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_equa19_relop1_carry__0_i_7_CO_UNCONNECTED;
  wire [3:0]NLW_equa21_relop1_carry_O_UNCONNECTED;
  wire [3:1]NLW_equa21_relop1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_equa21_relop1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_equa26_relop1_carry_O_UNCONNECTED;
  wire [3:1]NLW_equa26_relop1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_equa26_relop1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_equa28_relop1_carry_O_UNCONNECTED;
  wire [3:1]NLW_equa28_relop1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_equa28_relop1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_equa31_relop1_carry_O_UNCONNECTED;
  wire [3:1]NLW_equa31_relop1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_equa31_relop1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_equal12_relop1_carry_O_UNCONNECTED;
  wire [3:3]NLW_equal12_relop1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_equal12_relop1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_equal13_relop1_carry_O_UNCONNECTED;
  wire [3:1]NLW_equal13_relop1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_equal13_relop1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_equal14_relop1_carry_O_UNCONNECTED;
  wire [3:1]NLW_equal14_relop1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_equal14_relop1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_equal25_relop1_carry_O_UNCONNECTED;
  wire [3:3]NLW_equal25_relop1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_equal25_relop1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_equal25_relop1_carry__0_i_7_CO_UNCONNECTED;
  wire [3:1]NLW_equal25_relop1_carry__0_i_7_O_UNCONNECTED;
  wire [3:3]NLW_fifo_rd_ack_reg_i_6_CO_UNCONNECTED;
  wire [3:0]NLW_fifo_rd_ack_reg_i_6_O_UNCONNECTED;
  wire [3:0]NLW_fifo_rd_ack_reg_i_7_O_UNCONNECTED;
  wire [3:0]NLW_hlength_buf_1_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_hlength_buf_1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_larger1_relop1_carry_O_UNCONNECTED;
  wire [3:3]NLW_larger1_relop1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_larger1_relop1_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_line_counter_reg[12]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_pixel_counter_reg[12]_i_15_O_UNCONNECTED ;
  wire [3:3]\NLW_pixel_counter_reg[12]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_pixel_counter_reg[12]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_pixel_counter_reg[12]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_pixel_counter_reg[12]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_pixel_counter_reg[12]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_pixel_counter_reg[12]_i_8_O_UNCONNECTED ;
  wire [3:0]NLW_vlength_buf_1_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_vlength_buf_1_carry__2_O_UNCONNECTED;

  FDCE cond10_reg
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(cond54),
        .Q(vstart_output));
  FDCE \data_buf_delay_1_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[0]),
        .Q(\data_buf_delay_1_reg[23]_0 [0]));
  FDCE \data_buf_delay_1_reg[10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[10]),
        .Q(\data_buf_delay_1_reg[23]_0 [10]));
  FDCE \data_buf_delay_1_reg[11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[11]),
        .Q(\data_buf_delay_1_reg[23]_0 [11]));
  FDCE \data_buf_delay_1_reg[12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[12]),
        .Q(\data_buf_delay_1_reg[23]_0 [12]));
  FDCE \data_buf_delay_1_reg[13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[13]),
        .Q(\data_buf_delay_1_reg[23]_0 [13]));
  FDCE \data_buf_delay_1_reg[14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[14]),
        .Q(\data_buf_delay_1_reg[23]_0 [14]));
  FDCE \data_buf_delay_1_reg[15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[15]),
        .Q(\data_buf_delay_1_reg[23]_0 [15]));
  FDCE \data_buf_delay_1_reg[16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[16]),
        .Q(\data_buf_delay_1_reg[23]_0 [16]));
  FDCE \data_buf_delay_1_reg[17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[17]),
        .Q(\data_buf_delay_1_reg[23]_0 [17]));
  FDCE \data_buf_delay_1_reg[18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[18]),
        .Q(\data_buf_delay_1_reg[23]_0 [18]));
  FDCE \data_buf_delay_1_reg[19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[19]),
        .Q(\data_buf_delay_1_reg[23]_0 [19]));
  FDCE \data_buf_delay_1_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[1]),
        .Q(\data_buf_delay_1_reg[23]_0 [1]));
  FDCE \data_buf_delay_1_reg[20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[20]),
        .Q(\data_buf_delay_1_reg[23]_0 [20]));
  FDCE \data_buf_delay_1_reg[21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[21]),
        .Q(\data_buf_delay_1_reg[23]_0 [21]));
  FDCE \data_buf_delay_1_reg[22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[22]),
        .Q(\data_buf_delay_1_reg[23]_0 [22]));
  FDCE \data_buf_delay_1_reg[23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[23]),
        .Q(\data_buf_delay_1_reg[23]_0 [23]));
  FDCE \data_buf_delay_1_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[2]),
        .Q(\data_buf_delay_1_reg[23]_0 [2]));
  FDCE \data_buf_delay_1_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[3]),
        .Q(\data_buf_delay_1_reg[23]_0 [3]));
  FDCE \data_buf_delay_1_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[4]),
        .Q(\data_buf_delay_1_reg[23]_0 [4]));
  FDCE \data_buf_delay_1_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[5]),
        .Q(\data_buf_delay_1_reg[23]_0 [5]));
  FDCE \data_buf_delay_1_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[6]),
        .Q(\data_buf_delay_1_reg[23]_0 [6]));
  FDCE \data_buf_delay_1_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[7]),
        .Q(\data_buf_delay_1_reg[23]_0 [7]));
  FDCE \data_buf_delay_1_reg[8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[8]),
        .Q(\data_buf_delay_1_reg[23]_0 [8]));
  FDCE \data_buf_delay_1_reg[9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[9]),
        .Q(\data_buf_delay_1_reg[23]_0 [9]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC0)) 
    \data_out_2[0]_i_1 
       (.I0(\data_buf_delay_1_reg[23]_0 [0]),
        .I1(data_reg[0]),
        .I2(\data_out_2[23]_i_2_n_0 ),
        .I3(\data_out_2[23]_i_3_n_0 ),
        .I4(\data_out_2[23]_i_4_n_0 ),
        .I5(cond27__10),
        .O(data_out_output[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC0)) 
    \data_out_2[10]_i_1 
       (.I0(\data_buf_delay_1_reg[23]_0 [10]),
        .I1(data_reg[10]),
        .I2(\data_out_2[23]_i_2_n_0 ),
        .I3(\data_out_2[23]_i_3_n_0 ),
        .I4(\data_out_2[23]_i_4_n_0 ),
        .I5(cond27__10),
        .O(data_out_output[10]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC0)) 
    \data_out_2[11]_i_1 
       (.I0(\data_buf_delay_1_reg[23]_0 [11]),
        .I1(data_reg[11]),
        .I2(\data_out_2[23]_i_2_n_0 ),
        .I3(\data_out_2[23]_i_3_n_0 ),
        .I4(\data_out_2[23]_i_4_n_0 ),
        .I5(cond27__10),
        .O(data_out_output[11]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC0)) 
    \data_out_2[12]_i_1 
       (.I0(\data_buf_delay_1_reg[23]_0 [12]),
        .I1(data_reg[12]),
        .I2(\data_out_2[23]_i_2_n_0 ),
        .I3(\data_out_2[23]_i_3_n_0 ),
        .I4(\data_out_2[23]_i_4_n_0 ),
        .I5(cond27__10),
        .O(data_out_output[12]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC0)) 
    \data_out_2[13]_i_1 
       (.I0(\data_buf_delay_1_reg[23]_0 [13]),
        .I1(data_reg[13]),
        .I2(\data_out_2[23]_i_2_n_0 ),
        .I3(\data_out_2[23]_i_3_n_0 ),
        .I4(\data_out_2[23]_i_4_n_0 ),
        .I5(cond27__10),
        .O(data_out_output[13]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC0)) 
    \data_out_2[14]_i_1 
       (.I0(\data_buf_delay_1_reg[23]_0 [14]),
        .I1(data_reg[14]),
        .I2(\data_out_2[23]_i_2_n_0 ),
        .I3(\data_out_2[23]_i_3_n_0 ),
        .I4(\data_out_2[23]_i_4_n_0 ),
        .I5(cond27__10),
        .O(data_out_output[14]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC0)) 
    \data_out_2[15]_i_1 
       (.I0(\data_buf_delay_1_reg[23]_0 [15]),
        .I1(data_reg[15]),
        .I2(\data_out_2[23]_i_2_n_0 ),
        .I3(\data_out_2[23]_i_3_n_0 ),
        .I4(\data_out_2[23]_i_4_n_0 ),
        .I5(cond27__10),
        .O(data_out_output[15]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC0)) 
    \data_out_2[16]_i_1 
       (.I0(\data_buf_delay_1_reg[23]_0 [16]),
        .I1(data_reg[16]),
        .I2(\data_out_2[23]_i_2_n_0 ),
        .I3(\data_out_2[23]_i_3_n_0 ),
        .I4(\data_out_2[23]_i_4_n_0 ),
        .I5(cond27__10),
        .O(data_out_output[16]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC0)) 
    \data_out_2[17]_i_1 
       (.I0(\data_buf_delay_1_reg[23]_0 [17]),
        .I1(data_reg[17]),
        .I2(\data_out_2[23]_i_2_n_0 ),
        .I3(\data_out_2[23]_i_3_n_0 ),
        .I4(\data_out_2[23]_i_4_n_0 ),
        .I5(cond27__10),
        .O(data_out_output[17]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC0)) 
    \data_out_2[18]_i_1 
       (.I0(\data_buf_delay_1_reg[23]_0 [18]),
        .I1(data_reg[18]),
        .I2(\data_out_2[23]_i_2_n_0 ),
        .I3(\data_out_2[23]_i_3_n_0 ),
        .I4(\data_out_2[23]_i_4_n_0 ),
        .I5(cond27__10),
        .O(data_out_output[18]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC0)) 
    \data_out_2[19]_i_1 
       (.I0(\data_buf_delay_1_reg[23]_0 [19]),
        .I1(data_reg[19]),
        .I2(\data_out_2[23]_i_2_n_0 ),
        .I3(\data_out_2[23]_i_3_n_0 ),
        .I4(\data_out_2[23]_i_4_n_0 ),
        .I5(cond27__10),
        .O(data_out_output[19]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC0)) 
    \data_out_2[1]_i_1 
       (.I0(\data_buf_delay_1_reg[23]_0 [1]),
        .I1(data_reg[1]),
        .I2(\data_out_2[23]_i_2_n_0 ),
        .I3(\data_out_2[23]_i_3_n_0 ),
        .I4(\data_out_2[23]_i_4_n_0 ),
        .I5(cond27__10),
        .O(data_out_output[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC0)) 
    \data_out_2[20]_i_1 
       (.I0(\data_buf_delay_1_reg[23]_0 [20]),
        .I1(data_reg[20]),
        .I2(\data_out_2[23]_i_2_n_0 ),
        .I3(\data_out_2[23]_i_3_n_0 ),
        .I4(\data_out_2[23]_i_4_n_0 ),
        .I5(cond27__10),
        .O(data_out_output[20]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC0)) 
    \data_out_2[21]_i_1 
       (.I0(\data_buf_delay_1_reg[23]_0 [21]),
        .I1(data_reg[21]),
        .I2(\data_out_2[23]_i_2_n_0 ),
        .I3(\data_out_2[23]_i_3_n_0 ),
        .I4(\data_out_2[23]_i_4_n_0 ),
        .I5(cond27__10),
        .O(data_out_output[21]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC0)) 
    \data_out_2[22]_i_1 
       (.I0(\data_buf_delay_1_reg[23]_0 [22]),
        .I1(data_reg[22]),
        .I2(\data_out_2[23]_i_2_n_0 ),
        .I3(\data_out_2[23]_i_3_n_0 ),
        .I4(\data_out_2[23]_i_4_n_0 ),
        .I5(cond27__10),
        .O(data_out_output[22]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC0)) 
    \data_out_2[23]_i_1 
       (.I0(\data_buf_delay_1_reg[23]_0 [23]),
        .I1(data_reg[23]),
        .I2(\data_out_2[23]_i_2_n_0 ),
        .I3(\data_out_2[23]_i_3_n_0 ),
        .I4(\data_out_2[23]_i_4_n_0 ),
        .I5(cond27__10),
        .O(data_out_output[23]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_out_2[23]_i_10 
       (.I0(\pixel_counter_reg_n_0_[10] ),
        .I1(\pixel_counter_reg_n_0_[12] ),
        .I2(\pixel_counter_reg_n_0_[8] ),
        .I3(\pixel_counter_reg_n_0_[11] ),
        .O(\data_out_2[23]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_2[23]_i_12 
       (.I0(numofpixels_1[12]),
        .I1(\pixel_counter_reg_n_0_[12] ),
        .O(\data_out_2[23]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \data_out_2[23]_i_13 
       (.I0(numofpixels_1[10]),
        .I1(\pixel_counter_reg_n_0_[10] ),
        .I2(\pixel_counter_reg_n_0_[11] ),
        .I3(numofpixels_1[11]),
        .O(\data_out_2[23]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \data_out_2[23]_i_14 
       (.I0(numofpixels_1[8]),
        .I1(\pixel_counter_reg_n_0_[8] ),
        .I2(\pixel_counter_reg_n_0_[9] ),
        .I3(numofpixels_1[9]),
        .O(\data_out_2[23]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \data_out_2[23]_i_15 
       (.I0(\pixel_counter_reg_n_0_[12] ),
        .I1(numofpixels_1[12]),
        .O(\data_out_2[23]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_out_2[23]_i_16 
       (.I0(\pixel_counter_reg_n_0_[11] ),
        .I1(numofpixels_1[11]),
        .I2(numofpixels_1[10]),
        .I3(\pixel_counter_reg_n_0_[10] ),
        .O(\data_out_2[23]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_out_2[23]_i_17 
       (.I0(\pixel_counter_reg_n_0_[9] ),
        .I1(numofpixels_1[9]),
        .I2(numofpixels_1[8]),
        .I3(\pixel_counter_reg_n_0_[8] ),
        .O(\data_out_2[23]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_out_2[23]_i_18 
       (.I0(\line_counter_reg_n_0_[11] ),
        .I1(\line_counter_reg_n_0_[12] ),
        .I2(\line_counter_reg_n_0_[4] ),
        .I3(\line_counter_reg_n_0_[6] ),
        .O(\data_out_2[23]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \data_out_2[23]_i_19 
       (.I0(numofpixels_1[6]),
        .I1(\pixel_counter_reg_n_0_[6] ),
        .I2(\pixel_counter_reg_n_0_[7] ),
        .I3(numofpixels_1[7]),
        .O(\data_out_2[23]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0000000)) 
    \data_out_2[23]_i_2 
       (.I0(equal14_relop1),
        .I1(equal13_relop1),
        .I2(equa28_relop1),
        .I3(equa31_relop1),
        .I4(valid_reg),
        .I5(vstart_output),
        .O(\data_out_2[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \data_out_2[23]_i_20 
       (.I0(numofpixels_1[4]),
        .I1(\pixel_counter_reg_n_0_[4] ),
        .I2(\pixel_counter_reg_n_0_[5] ),
        .I3(numofpixels_1[5]),
        .O(\data_out_2[23]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \data_out_2[23]_i_21 
       (.I0(numofpixels_1[2]),
        .I1(\pixel_counter_reg_n_0_[2] ),
        .I2(\pixel_counter_reg_n_0_[3] ),
        .I3(numofpixels_1[3]),
        .O(\data_out_2[23]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \data_out_2[23]_i_22 
       (.I0(numofpixels_1[0]),
        .I1(\pixel_counter_reg_n_0_[0] ),
        .I2(\pixel_counter_reg_n_0_[1] ),
        .I3(numofpixels_1[1]),
        .O(\data_out_2[23]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_out_2[23]_i_23 
       (.I0(\pixel_counter_reg_n_0_[7] ),
        .I1(numofpixels_1[7]),
        .I2(numofpixels_1[6]),
        .I3(\pixel_counter_reg_n_0_[6] ),
        .O(\data_out_2[23]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_out_2[23]_i_24 
       (.I0(\pixel_counter_reg_n_0_[5] ),
        .I1(numofpixels_1[5]),
        .I2(numofpixels_1[4]),
        .I3(\pixel_counter_reg_n_0_[4] ),
        .O(\data_out_2[23]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_out_2[23]_i_25 
       (.I0(\pixel_counter_reg_n_0_[3] ),
        .I1(numofpixels_1[3]),
        .I2(numofpixels_1[2]),
        .I3(\pixel_counter_reg_n_0_[2] ),
        .O(\data_out_2[23]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \data_out_2[23]_i_26 
       (.I0(numofpixels_1[1]),
        .I1(\pixel_counter_reg_n_0_[1] ),
        .I2(\pixel_counter_reg_n_0_[0] ),
        .I3(numofpixels_1[0]),
        .O(\data_out_2[23]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \data_out_2[23]_i_3 
       (.I0(fifo_rd_ack),
        .I1(out_valid),
        .I2(cond58),
        .I3(cond7__8),
        .O(\data_out_2[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2000200020000000)) 
    \data_out_2[23]_i_4 
       (.I0(valid_reg),
        .I1(larger1_relop1),
        .I2(\data_out_2[23]_i_6_n_0 ),
        .I3(equa7_relop1),
        .I4(cond26),
        .I5(\line_counter_reg_n_0_[0] ),
        .O(\data_out_2[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \data_out_2[23]_i_5 
       (.I0(larger1_relop1),
        .I1(stream_in_user_valid),
        .I2(cond7__8),
        .I3(cond26),
        .O(cond27__10));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \data_out_2[23]_i_6 
       (.I0(\data_out_2[23]_i_9_n_0 ),
        .I1(\pixel_counter_reg_n_0_[6] ),
        .I2(\pixel_counter_reg_n_0_[9] ),
        .I3(\pixel_counter_reg_n_0_[1] ),
        .I4(\pixel_counter_reg_n_0_[7] ),
        .I5(\data_out_2[23]_i_10_n_0 ),
        .O(\data_out_2[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \data_out_2[23]_i_8 
       (.I0(\line_counter[12]_i_6_n_0 ),
        .I1(\line_counter_reg_n_0_[2] ),
        .I2(\line_counter_reg_n_0_[5] ),
        .I3(\line_counter_reg_n_0_[1] ),
        .I4(\line_counter_reg_n_0_[3] ),
        .I5(\data_out_2[23]_i_18_n_0 ),
        .O(cond26));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_out_2[23]_i_9 
       (.I0(\pixel_counter_reg_n_0_[5] ),
        .I1(\pixel_counter_reg_n_0_[4] ),
        .I2(\pixel_counter_reg_n_0_[3] ),
        .I3(\pixel_counter_reg_n_0_[2] ),
        .O(\data_out_2[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC0)) 
    \data_out_2[2]_i_1 
       (.I0(\data_buf_delay_1_reg[23]_0 [2]),
        .I1(data_reg[2]),
        .I2(\data_out_2[23]_i_2_n_0 ),
        .I3(\data_out_2[23]_i_3_n_0 ),
        .I4(\data_out_2[23]_i_4_n_0 ),
        .I5(cond27__10),
        .O(data_out_output[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC0)) 
    \data_out_2[3]_i_1 
       (.I0(\data_buf_delay_1_reg[23]_0 [3]),
        .I1(data_reg[3]),
        .I2(\data_out_2[23]_i_2_n_0 ),
        .I3(\data_out_2[23]_i_3_n_0 ),
        .I4(\data_out_2[23]_i_4_n_0 ),
        .I5(cond27__10),
        .O(data_out_output[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC0)) 
    \data_out_2[4]_i_1 
       (.I0(\data_buf_delay_1_reg[23]_0 [4]),
        .I1(data_reg[4]),
        .I2(\data_out_2[23]_i_2_n_0 ),
        .I3(\data_out_2[23]_i_3_n_0 ),
        .I4(\data_out_2[23]_i_4_n_0 ),
        .I5(cond27__10),
        .O(data_out_output[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC0)) 
    \data_out_2[5]_i_1 
       (.I0(\data_buf_delay_1_reg[23]_0 [5]),
        .I1(data_reg[5]),
        .I2(\data_out_2[23]_i_2_n_0 ),
        .I3(\data_out_2[23]_i_3_n_0 ),
        .I4(\data_out_2[23]_i_4_n_0 ),
        .I5(cond27__10),
        .O(data_out_output[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC0)) 
    \data_out_2[6]_i_1 
       (.I0(\data_buf_delay_1_reg[23]_0 [6]),
        .I1(data_reg[6]),
        .I2(\data_out_2[23]_i_2_n_0 ),
        .I3(\data_out_2[23]_i_3_n_0 ),
        .I4(\data_out_2[23]_i_4_n_0 ),
        .I5(cond27__10),
        .O(data_out_output[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC0)) 
    \data_out_2[7]_i_1 
       (.I0(\data_buf_delay_1_reg[23]_0 [7]),
        .I1(data_reg[7]),
        .I2(\data_out_2[23]_i_2_n_0 ),
        .I3(\data_out_2[23]_i_3_n_0 ),
        .I4(\data_out_2[23]_i_4_n_0 ),
        .I5(cond27__10),
        .O(data_out_output[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC0)) 
    \data_out_2[8]_i_1 
       (.I0(\data_buf_delay_1_reg[23]_0 [8]),
        .I1(data_reg[8]),
        .I2(\data_out_2[23]_i_2_n_0 ),
        .I3(\data_out_2[23]_i_3_n_0 ),
        .I4(\data_out_2[23]_i_4_n_0 ),
        .I5(cond27__10),
        .O(data_out_output[8]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCCCCCC0)) 
    \data_out_2[9]_i_1 
       (.I0(\data_buf_delay_1_reg[23]_0 [9]),
        .I1(data_reg[9]),
        .I2(\data_out_2[23]_i_2_n_0 ),
        .I3(\data_out_2[23]_i_3_n_0 ),
        .I4(\data_out_2[23]_i_4_n_0 ),
        .I5(cond27__10),
        .O(data_out_output[9]));
  FDCE \data_out_2_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(data_out_output[0]),
        .Q(\data_out_2_reg[23]_0 [0]));
  FDCE \data_out_2_reg[10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(data_out_output[10]),
        .Q(\data_out_2_reg[23]_0 [10]));
  FDCE \data_out_2_reg[11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(data_out_output[11]),
        .Q(\data_out_2_reg[23]_0 [11]));
  FDCE \data_out_2_reg[12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(data_out_output[12]),
        .Q(\data_out_2_reg[23]_0 [12]));
  FDCE \data_out_2_reg[13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(data_out_output[13]),
        .Q(\data_out_2_reg[23]_0 [13]));
  FDCE \data_out_2_reg[14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(data_out_output[14]),
        .Q(\data_out_2_reg[23]_0 [14]));
  FDCE \data_out_2_reg[15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(data_out_output[15]),
        .Q(\data_out_2_reg[23]_0 [15]));
  FDCE \data_out_2_reg[16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(data_out_output[16]),
        .Q(\data_out_2_reg[23]_0 [16]));
  FDCE \data_out_2_reg[17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(data_out_output[17]),
        .Q(\data_out_2_reg[23]_0 [17]));
  FDCE \data_out_2_reg[18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(data_out_output[18]),
        .Q(\data_out_2_reg[23]_0 [18]));
  FDCE \data_out_2_reg[19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(data_out_output[19]),
        .Q(\data_out_2_reg[23]_0 [19]));
  FDCE \data_out_2_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(data_out_output[1]),
        .Q(\data_out_2_reg[23]_0 [1]));
  FDCE \data_out_2_reg[20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(data_out_output[20]),
        .Q(\data_out_2_reg[23]_0 [20]));
  FDCE \data_out_2_reg[21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(data_out_output[21]),
        .Q(\data_out_2_reg[23]_0 [21]));
  FDCE \data_out_2_reg[22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(data_out_output[22]),
        .Q(\data_out_2_reg[23]_0 [22]));
  FDCE \data_out_2_reg[23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(data_out_output[23]),
        .Q(\data_out_2_reg[23]_0 [23]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \data_out_2_reg[23]_i_11 
       (.CI(1'b0),
        .CO({\data_out_2_reg[23]_i_11_n_0 ,\data_out_2_reg[23]_i_11_n_1 ,\data_out_2_reg[23]_i_11_n_2 ,\data_out_2_reg[23]_i_11_n_3 }),
        .CYINIT(1'b1),
        .DI({\data_out_2[23]_i_19_n_0 ,\data_out_2[23]_i_20_n_0 ,\data_out_2[23]_i_21_n_0 ,\data_out_2[23]_i_22_n_0 }),
        .O(\NLW_data_out_2_reg[23]_i_11_O_UNCONNECTED [3:0]),
        .S({\data_out_2[23]_i_23_n_0 ,\data_out_2[23]_i_24_n_0 ,\data_out_2[23]_i_25_n_0 ,\data_out_2[23]_i_26_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \data_out_2_reg[23]_i_7 
       (.CI(\data_out_2_reg[23]_i_11_n_0 ),
        .CO({\NLW_data_out_2_reg[23]_i_7_CO_UNCONNECTED [3],equa7_relop1,\data_out_2_reg[23]_i_7_n_2 ,\data_out_2_reg[23]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\data_out_2[23]_i_12_n_0 ,\data_out_2[23]_i_13_n_0 ,\data_out_2[23]_i_14_n_0 }),
        .O(\NLW_data_out_2_reg[23]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,\data_out_2[23]_i_15_n_0 ,\data_out_2[23]_i_16_n_0 ,\data_out_2[23]_i_17_n_0 }));
  FDCE \data_out_2_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(data_out_output[2]),
        .Q(\data_out_2_reg[23]_0 [2]));
  FDCE \data_out_2_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(data_out_output[3]),
        .Q(\data_out_2_reg[23]_0 [3]));
  FDCE \data_out_2_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(data_out_output[4]),
        .Q(\data_out_2_reg[23]_0 [4]));
  FDCE \data_out_2_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(data_out_output[5]),
        .Q(\data_out_2_reg[23]_0 [5]));
  FDCE \data_out_2_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(data_out_output[6]),
        .Q(\data_out_2_reg[23]_0 [6]));
  FDCE \data_out_2_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(data_out_output[7]),
        .Q(\data_out_2_reg[23]_0 [7]));
  FDCE \data_out_2_reg[8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(data_out_output[8]),
        .Q(\data_out_2_reg[23]_0 [8]));
  FDCE \data_out_2_reg[9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(data_out_output[9]),
        .Q(\data_out_2_reg[23]_0 [9]));
  FDCE \data_reg_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\data_reg_reg[23]_0 [0]),
        .Q(data_reg[0]));
  FDCE \data_reg_reg[10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\data_reg_reg[23]_0 [10]),
        .Q(data_reg[10]));
  FDCE \data_reg_reg[11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\data_reg_reg[23]_0 [11]),
        .Q(data_reg[11]));
  FDCE \data_reg_reg[12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\data_reg_reg[23]_0 [12]),
        .Q(data_reg[12]));
  FDCE \data_reg_reg[13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\data_reg_reg[23]_0 [13]),
        .Q(data_reg[13]));
  FDCE \data_reg_reg[14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\data_reg_reg[23]_0 [14]),
        .Q(data_reg[14]));
  FDCE \data_reg_reg[15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\data_reg_reg[23]_0 [15]),
        .Q(data_reg[15]));
  FDCE \data_reg_reg[16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\data_reg_reg[23]_0 [16]),
        .Q(data_reg[16]));
  FDCE \data_reg_reg[17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\data_reg_reg[23]_0 [17]),
        .Q(data_reg[17]));
  FDCE \data_reg_reg[18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\data_reg_reg[23]_0 [18]),
        .Q(data_reg[18]));
  FDCE \data_reg_reg[19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\data_reg_reg[23]_0 [19]),
        .Q(data_reg[19]));
  FDCE \data_reg_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\data_reg_reg[23]_0 [1]),
        .Q(data_reg[1]));
  FDCE \data_reg_reg[20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\data_reg_reg[23]_0 [20]),
        .Q(data_reg[20]));
  FDCE \data_reg_reg[21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\data_reg_reg[23]_0 [21]),
        .Q(data_reg[21]));
  FDCE \data_reg_reg[22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\data_reg_reg[23]_0 [22]),
        .Q(data_reg[22]));
  FDCE \data_reg_reg[23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\data_reg_reg[23]_0 [23]),
        .Q(data_reg[23]));
  FDCE \data_reg_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\data_reg_reg[23]_0 [2]),
        .Q(data_reg[2]));
  FDCE \data_reg_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\data_reg_reg[23]_0 [3]),
        .Q(data_reg[3]));
  FDCE \data_reg_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\data_reg_reg[23]_0 [4]),
        .Q(data_reg[4]));
  FDCE \data_reg_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\data_reg_reg[23]_0 [5]),
        .Q(data_reg[5]));
  FDCE \data_reg_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\data_reg_reg[23]_0 [6]),
        .Q(data_reg[6]));
  FDCE \data_reg_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\data_reg_reg[23]_0 [7]),
        .Q(data_reg[7]));
  FDCE \data_reg_reg[8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\data_reg_reg[23]_0 [8]),
        .Q(data_reg[8]));
  FDCE \data_reg_reg[9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\data_reg_reg[23]_0 [9]),
        .Q(data_reg[9]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 equa19_relop1_carry
       (.CI(1'b0),
        .CO({equa19_relop1_carry_n_0,equa19_relop1_carry_n_1,equa19_relop1_carry_n_2,equa19_relop1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({equa19_relop1_carry_i_1_n_0,equa19_relop1_carry_i_2_n_0,equa19_relop1_carry_i_3_n_0,equa19_relop1_carry_i_4_n_0}),
        .O(NLW_equa19_relop1_carry_O_UNCONNECTED[3:0]),
        .S({equa19_relop1_carry_i_5_n_0,equa19_relop1_carry_i_6_n_0,equa19_relop1_carry_i_7_n_0,equa19_relop1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 equa19_relop1_carry__0
       (.CI(equa19_relop1_carry_n_0),
        .CO({NLW_equa19_relop1_carry__0_CO_UNCONNECTED[3],equa19_relop1,equa19_relop1_carry__0_n_2,equa19_relop1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,equa19_relop1_carry__0_i_1_n_0,equa19_relop1_carry__0_i_2_n_0,equa19_relop1_carry__0_i_3_n_0}),
        .O(NLW_equa19_relop1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,equa19_relop1_carry__0_i_4_n_0,equa19_relop1_carry__0_i_5_n_0,equa19_relop1_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    equa19_relop1_carry__0_i_1
       (.I0(pixel_counter_1[12]),
        .I1(\pixel_counter_reg_n_0_[12] ),
        .O(equa19_relop1_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    equa19_relop1_carry__0_i_10
       (.I0(numofpixels_1[10]),
        .O(equa19_relop1_carry__0_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    equa19_relop1_carry__0_i_11
       (.I0(numofpixels_1[9]),
        .O(equa19_relop1_carry__0_i_11_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    equa19_relop1_carry__0_i_2
       (.I0(pixel_counter_1[10]),
        .I1(\pixel_counter_reg_n_0_[10] ),
        .I2(\pixel_counter_reg_n_0_[11] ),
        .I3(pixel_counter_1[11]),
        .O(equa19_relop1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    equa19_relop1_carry__0_i_3
       (.I0(pixel_counter_1[8]),
        .I1(\pixel_counter_reg_n_0_[8] ),
        .I2(\pixel_counter_reg_n_0_[9] ),
        .I3(pixel_counter_1[9]),
        .O(equa19_relop1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    equa19_relop1_carry__0_i_4
       (.I0(\pixel_counter_reg_n_0_[12] ),
        .I1(pixel_counter_1[12]),
        .O(equa19_relop1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    equa19_relop1_carry__0_i_5
       (.I0(\pixel_counter_reg_n_0_[10] ),
        .I1(pixel_counter_1[10]),
        .I2(\pixel_counter_reg_n_0_[11] ),
        .I3(pixel_counter_1[11]),
        .O(equa19_relop1_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    equa19_relop1_carry__0_i_6
       (.I0(\pixel_counter_reg_n_0_[8] ),
        .I1(pixel_counter_1[8]),
        .I2(\pixel_counter_reg_n_0_[9] ),
        .I3(pixel_counter_1[9]),
        .O(equa19_relop1_carry__0_i_6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 equa19_relop1_carry__0_i_7
       (.CI(equa19_relop1_carry_i_9_n_0),
        .CO({NLW_equa19_relop1_carry__0_i_7_CO_UNCONNECTED[3],equa19_relop1_carry__0_i_7_n_1,equa19_relop1_carry__0_i_7_n_2,equa19_relop1_carry__0_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,numofpixels_1[11:9]}),
        .O(pixel_counter_1[12:9]),
        .S({equa19_relop1_carry__0_i_8_n_0,equa19_relop1_carry__0_i_9_n_0,equa19_relop1_carry__0_i_10_n_0,equa19_relop1_carry__0_i_11_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    equa19_relop1_carry__0_i_8
       (.I0(numofpixels_1[12]),
        .O(equa19_relop1_carry__0_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    equa19_relop1_carry__0_i_9
       (.I0(numofpixels_1[11]),
        .O(equa19_relop1_carry__0_i_9_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    equa19_relop1_carry_i_1
       (.I0(pixel_counter_1[6]),
        .I1(\pixel_counter_reg_n_0_[6] ),
        .I2(\pixel_counter_reg_n_0_[7] ),
        .I3(pixel_counter_1[7]),
        .O(equa19_relop1_carry_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 equa19_relop1_carry_i_10
       (.CI(1'b0),
        .CO({equa19_relop1_carry_i_10_n_0,equa19_relop1_carry_i_10_n_1,equa19_relop1_carry_i_10_n_2,equa19_relop1_carry_i_10_n_3}),
        .CYINIT(numofpixels_1[0]),
        .DI(numofpixels_1[4:1]),
        .O(pixel_counter_1[4:1]),
        .S({equa19_relop1_carry_i_15_n_0,equa19_relop1_carry_i_16_n_0,equa19_relop1_carry_i_17_n_0,equa19_relop1_carry_i_18_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    equa19_relop1_carry_i_11
       (.I0(numofpixels_1[8]),
        .O(equa19_relop1_carry_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    equa19_relop1_carry_i_12
       (.I0(numofpixels_1[7]),
        .O(equa19_relop1_carry_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    equa19_relop1_carry_i_13
       (.I0(numofpixels_1[6]),
        .O(equa19_relop1_carry_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    equa19_relop1_carry_i_14
       (.I0(numofpixels_1[5]),
        .O(equa19_relop1_carry_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    equa19_relop1_carry_i_15
       (.I0(numofpixels_1[4]),
        .O(equa19_relop1_carry_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    equa19_relop1_carry_i_16
       (.I0(numofpixels_1[3]),
        .O(equa19_relop1_carry_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    equa19_relop1_carry_i_17
       (.I0(numofpixels_1[2]),
        .O(equa19_relop1_carry_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    equa19_relop1_carry_i_18
       (.I0(numofpixels_1[1]),
        .O(equa19_relop1_carry_i_18_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    equa19_relop1_carry_i_2
       (.I0(pixel_counter_1[4]),
        .I1(\pixel_counter_reg_n_0_[4] ),
        .I2(\pixel_counter_reg_n_0_[5] ),
        .I3(pixel_counter_1[5]),
        .O(equa19_relop1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    equa19_relop1_carry_i_3
       (.I0(pixel_counter_1[2]),
        .I1(\pixel_counter_reg_n_0_[2] ),
        .I2(\pixel_counter_reg_n_0_[3] ),
        .I3(pixel_counter_1[3]),
        .O(equa19_relop1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h1F01)) 
    equa19_relop1_carry_i_4
       (.I0(numofpixels_1[0]),
        .I1(\pixel_counter_reg_n_0_[0] ),
        .I2(\pixel_counter_reg_n_0_[1] ),
        .I3(pixel_counter_1[1]),
        .O(equa19_relop1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    equa19_relop1_carry_i_5
       (.I0(\pixel_counter_reg_n_0_[6] ),
        .I1(pixel_counter_1[6]),
        .I2(\pixel_counter_reg_n_0_[7] ),
        .I3(pixel_counter_1[7]),
        .O(equa19_relop1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    equa19_relop1_carry_i_6
       (.I0(\pixel_counter_reg_n_0_[4] ),
        .I1(pixel_counter_1[4]),
        .I2(\pixel_counter_reg_n_0_[5] ),
        .I3(pixel_counter_1[5]),
        .O(equa19_relop1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    equa19_relop1_carry_i_7
       (.I0(\pixel_counter_reg_n_0_[2] ),
        .I1(pixel_counter_1[2]),
        .I2(\pixel_counter_reg_n_0_[3] ),
        .I3(pixel_counter_1[3]),
        .O(equa19_relop1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h6006)) 
    equa19_relop1_carry_i_8
       (.I0(\pixel_counter_reg_n_0_[0] ),
        .I1(numofpixels_1[0]),
        .I2(\pixel_counter_reg_n_0_[1] ),
        .I3(pixel_counter_1[1]),
        .O(equa19_relop1_carry_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 equa19_relop1_carry_i_9
       (.CI(equa19_relop1_carry_i_10_n_0),
        .CO({equa19_relop1_carry_i_9_n_0,equa19_relop1_carry_i_9_n_1,equa19_relop1_carry_i_9_n_2,equa19_relop1_carry_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(numofpixels_1[8:5]),
        .O(pixel_counter_1[8:5]),
        .S({equa19_relop1_carry_i_11_n_0,equa19_relop1_carry_i_12_n_0,equa19_relop1_carry_i_13_n_0,equa19_relop1_carry_i_14_n_0}));
  CARRY4 equa21_relop1_carry
       (.CI(1'b0),
        .CO({equa21_relop1_carry_n_0,equa21_relop1_carry_n_1,equa21_relop1_carry_n_2,equa21_relop1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equa21_relop1_carry_O_UNCONNECTED[3:0]),
        .S({equa21_relop1_carry_i_1_n_0,equa21_relop1_carry_i_2_n_0,equa21_relop1_carry_i_3_n_0,equa21_relop1_carry_i_4_n_0}));
  CARRY4 equa21_relop1_carry__0
       (.CI(equa21_relop1_carry_n_0),
        .CO({NLW_equa21_relop1_carry__0_CO_UNCONNECTED[3:1],equa21_relop1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equa21_relop1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,equa21_relop1_carry__0_i_1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    equa21_relop1_carry__0_i_1
       (.I0(pixel_counter_1[12]),
        .I1(\pixel_counter_reg_n_0_[12] ),
        .O(equa21_relop1_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equa21_relop1_carry_i_1
       (.I0(pixel_counter_1[11]),
        .I1(\pixel_counter_reg_n_0_[11] ),
        .I2(pixel_counter_1[10]),
        .I3(\pixel_counter_reg_n_0_[10] ),
        .I4(\pixel_counter_reg_n_0_[9] ),
        .I5(pixel_counter_1[9]),
        .O(equa21_relop1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equa21_relop1_carry_i_2
       (.I0(pixel_counter_1[8]),
        .I1(\pixel_counter_reg_n_0_[8] ),
        .I2(pixel_counter_1[7]),
        .I3(\pixel_counter_reg_n_0_[7] ),
        .I4(\pixel_counter_reg_n_0_[6] ),
        .I5(pixel_counter_1[6]),
        .O(equa21_relop1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equa21_relop1_carry_i_3
       (.I0(pixel_counter_1[5]),
        .I1(\pixel_counter_reg_n_0_[5] ),
        .I2(pixel_counter_1[4]),
        .I3(\pixel_counter_reg_n_0_[4] ),
        .I4(\pixel_counter_reg_n_0_[3] ),
        .I5(pixel_counter_1[3]),
        .O(equa21_relop1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h0990000000000990)) 
    equa21_relop1_carry_i_4
       (.I0(pixel_counter_1[2]),
        .I1(\pixel_counter_reg_n_0_[2] ),
        .I2(numofpixels_1[0]),
        .I3(\pixel_counter_reg_n_0_[0] ),
        .I4(\pixel_counter_reg_n_0_[1] ),
        .I5(pixel_counter_1[1]),
        .O(equa21_relop1_carry_i_4_n_0));
  CARRY4 equa26_relop1_carry
       (.CI(1'b0),
        .CO({equa26_relop1_carry_n_0,equa26_relop1_carry_n_1,equa26_relop1_carry_n_2,equa26_relop1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equa26_relop1_carry_O_UNCONNECTED[3:0]),
        .S({equa26_relop1_carry_i_1_n_0,equa26_relop1_carry_i_2_n_0,equa26_relop1_carry_i_3_n_0,equa26_relop1_carry_i_4_n_0}));
  CARRY4 equa26_relop1_carry__0
       (.CI(equa26_relop1_carry_n_0),
        .CO({NLW_equa26_relop1_carry__0_CO_UNCONNECTED[3:1],equa26_relop1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equa26_relop1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,equa26_relop1_carry__0_i_1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    equa26_relop1_carry__0_i_1
       (.I0(numoflines_1[12]),
        .I1(\line_counter_reg_n_0_[12] ),
        .O(equa26_relop1_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equa26_relop1_carry_i_1
       (.I0(\line_counter_reg_n_0_[11] ),
        .I1(numoflines_1[11]),
        .I2(\line_counter_reg_n_0_[10] ),
        .I3(numoflines_1[10]),
        .I4(numoflines_1[9]),
        .I5(\line_counter_reg_n_0_[9] ),
        .O(equa26_relop1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equa26_relop1_carry_i_2
       (.I0(\line_counter_reg_n_0_[8] ),
        .I1(numoflines_1[8]),
        .I2(\line_counter_reg_n_0_[7] ),
        .I3(numoflines_1[7]),
        .I4(numoflines_1[6]),
        .I5(\line_counter_reg_n_0_[6] ),
        .O(equa26_relop1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equa26_relop1_carry_i_3
       (.I0(\line_counter_reg_n_0_[5] ),
        .I1(numoflines_1[5]),
        .I2(\line_counter_reg_n_0_[4] ),
        .I3(numoflines_1[4]),
        .I4(numoflines_1[3]),
        .I5(\line_counter_reg_n_0_[3] ),
        .O(equa26_relop1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equa26_relop1_carry_i_4
       (.I0(\line_counter_reg_n_0_[2] ),
        .I1(numoflines_1[2]),
        .I2(\line_counter_reg_n_0_[1] ),
        .I3(numoflines_1[1]),
        .I4(numoflines_1[0]),
        .I5(\line_counter_reg_n_0_[0] ),
        .O(equa26_relop1_carry_i_4_n_0));
  CARRY4 equa28_relop1_carry
       (.CI(1'b0),
        .CO({equa28_relop1_carry_n_0,equa28_relop1_carry_n_1,equa28_relop1_carry_n_2,equa28_relop1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equa28_relop1_carry_O_UNCONNECTED[3:0]),
        .S({equa28_relop1_carry_i_1_n_0,equa28_relop1_carry_i_2_n_0,equa28_relop1_carry_i_3_n_0,equa28_relop1_carry_i_4_n_0}));
  CARRY4 equa28_relop1_carry__0
       (.CI(equa28_relop1_carry_n_0),
        .CO({NLW_equa28_relop1_carry__0_CO_UNCONNECTED[3:1],equa28_relop1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equa28_relop1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,equa28_relop1_carry__0_i_1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    equa28_relop1_carry__0_i_1
       (.I0(vlength_1[12]),
        .I1(\line_counter_reg_n_0_[12] ),
        .O(equa28_relop1_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equa28_relop1_carry_i_1
       (.I0(\line_counter_reg_n_0_[10] ),
        .I1(vlength_1[10]),
        .I2(\line_counter_reg_n_0_[9] ),
        .I3(vlength_1[9]),
        .I4(vlength_1[11]),
        .I5(\line_counter_reg_n_0_[11] ),
        .O(equa28_relop1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equa28_relop1_carry_i_2
       (.I0(\line_counter_reg_n_0_[7] ),
        .I1(vlength_1[7]),
        .I2(\line_counter_reg_n_0_[6] ),
        .I3(vlength_1[6]),
        .I4(vlength_1[8]),
        .I5(\line_counter_reg_n_0_[8] ),
        .O(equa28_relop1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equa28_relop1_carry_i_3
       (.I0(\line_counter_reg_n_0_[4] ),
        .I1(vlength_1[4]),
        .I2(\line_counter_reg_n_0_[3] ),
        .I3(vlength_1[3]),
        .I4(vlength_1[5]),
        .I5(\line_counter_reg_n_0_[5] ),
        .O(equa28_relop1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equa28_relop1_carry_i_4
       (.I0(\line_counter_reg_n_0_[1] ),
        .I1(vlength_1[1]),
        .I2(\line_counter_reg_n_0_[0] ),
        .I3(vlength_1[0]),
        .I4(vlength_1[2]),
        .I5(\line_counter_reg_n_0_[2] ),
        .O(equa28_relop1_carry_i_4_n_0));
  CARRY4 equa31_relop1_carry
       (.CI(1'b0),
        .CO({equa31_relop1_carry_n_0,equa31_relop1_carry_n_1,equa31_relop1_carry_n_2,equa31_relop1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equa31_relop1_carry_O_UNCONNECTED[3:0]),
        .S({equa31_relop1_carry_i_1_n_0,equa31_relop1_carry_i_2_n_0,equa31_relop1_carry_i_3_n_0,equa31_relop1_carry_i_4_n_0}));
  CARRY4 equa31_relop1_carry__0
       (.CI(equa31_relop1_carry_n_0),
        .CO({NLW_equa31_relop1_carry__0_CO_UNCONNECTED[3:1],equa31_relop1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_equa31_relop1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,equa31_relop1_carry__0_i_1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    equa31_relop1_carry__0_i_1
       (.I0(hlength_1[12]),
        .I1(\pixel_counter_reg_n_0_[12] ),
        .O(equa31_relop1_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equa31_relop1_carry_i_1
       (.I0(hlength_1[11]),
        .I1(\pixel_counter_reg_n_0_[11] ),
        .I2(hlength_1[10]),
        .I3(\pixel_counter_reg_n_0_[10] ),
        .I4(\pixel_counter_reg_n_0_[9] ),
        .I5(hlength_1[9]),
        .O(equa31_relop1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equa31_relop1_carry_i_2
       (.I0(hlength_1[8]),
        .I1(\pixel_counter_reg_n_0_[8] ),
        .I2(hlength_1[7]),
        .I3(\pixel_counter_reg_n_0_[7] ),
        .I4(\pixel_counter_reg_n_0_[6] ),
        .I5(hlength_1[6]),
        .O(equa31_relop1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equa31_relop1_carry_i_3
       (.I0(hlength_1[5]),
        .I1(\pixel_counter_reg_n_0_[5] ),
        .I2(hlength_1[4]),
        .I3(\pixel_counter_reg_n_0_[4] ),
        .I4(\pixel_counter_reg_n_0_[3] ),
        .I5(hlength_1[3]),
        .O(equa31_relop1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equa31_relop1_carry_i_4
       (.I0(hlength_1[2]),
        .I1(\pixel_counter_reg_n_0_[2] ),
        .I2(hlength_1[1]),
        .I3(\pixel_counter_reg_n_0_[1] ),
        .I4(\pixel_counter_reg_n_0_[0] ),
        .I5(hlength_1[0]),
        .O(equa31_relop1_carry_i_4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 equal12_relop1_carry
       (.CI(1'b0),
        .CO({equal12_relop1_carry_n_0,equal12_relop1_carry_n_1,equal12_relop1_carry_n_2,equal12_relop1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({equal12_relop1_carry_i_1_n_0,equal12_relop1_carry_i_2_n_0,equal12_relop1_carry_i_3_n_0,equal12_relop1_carry_i_4_n_0}),
        .O(NLW_equal12_relop1_carry_O_UNCONNECTED[3:0]),
        .S({equal12_relop1_carry_i_5_n_0,equal12_relop1_carry_i_6_n_0,equal12_relop1_carry_i_7_n_0,equal12_relop1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 equal12_relop1_carry__0
       (.CI(equal12_relop1_carry_n_0),
        .CO({NLW_equal12_relop1_carry__0_CO_UNCONNECTED[3],equal12_relop1,equal12_relop1_carry__0_n_2,equal12_relop1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,equal12_relop1_carry__0_i_1_n_0,equal12_relop1_carry__0_i_2_n_0,equal12_relop1_carry__0_i_3_n_0}),
        .O(NLW_equal12_relop1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,equal12_relop1_carry__0_i_4_n_0,equal12_relop1_carry__0_i_5_n_0,equal12_relop1_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    equal12_relop1_carry__0_i_1
       (.I0(numoflines_1[12]),
        .I1(\line_counter_reg_n_0_[12] ),
        .O(equal12_relop1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    equal12_relop1_carry__0_i_2
       (.I0(numoflines_1[10]),
        .I1(\line_counter_reg_n_0_[10] ),
        .I2(\line_counter_reg_n_0_[11] ),
        .I3(numoflines_1[11]),
        .O(equal12_relop1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    equal12_relop1_carry__0_i_3
       (.I0(numoflines_1[8]),
        .I1(\line_counter_reg_n_0_[8] ),
        .I2(\line_counter_reg_n_0_[9] ),
        .I3(numoflines_1[9]),
        .O(equal12_relop1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    equal12_relop1_carry__0_i_4
       (.I0(\line_counter_reg_n_0_[12] ),
        .I1(numoflines_1[12]),
        .O(equal12_relop1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    equal12_relop1_carry__0_i_5
       (.I0(numoflines_1[10]),
        .I1(\line_counter_reg_n_0_[10] ),
        .I2(numoflines_1[11]),
        .I3(\line_counter_reg_n_0_[11] ),
        .O(equal12_relop1_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    equal12_relop1_carry__0_i_6
       (.I0(numoflines_1[8]),
        .I1(\line_counter_reg_n_0_[8] ),
        .I2(numoflines_1[9]),
        .I3(\line_counter_reg_n_0_[9] ),
        .O(equal12_relop1_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    equal12_relop1_carry_i_1
       (.I0(numoflines_1[6]),
        .I1(\line_counter_reg_n_0_[6] ),
        .I2(\line_counter_reg_n_0_[7] ),
        .I3(numoflines_1[7]),
        .O(equal12_relop1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    equal12_relop1_carry_i_2
       (.I0(numoflines_1[4]),
        .I1(\line_counter_reg_n_0_[4] ),
        .I2(\line_counter_reg_n_0_[5] ),
        .I3(numoflines_1[5]),
        .O(equal12_relop1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    equal12_relop1_carry_i_3
       (.I0(numoflines_1[2]),
        .I1(\line_counter_reg_n_0_[2] ),
        .I2(\line_counter_reg_n_0_[3] ),
        .I3(numoflines_1[3]),
        .O(equal12_relop1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    equal12_relop1_carry_i_4
       (.I0(numoflines_1[0]),
        .I1(\line_counter_reg_n_0_[0] ),
        .I2(\line_counter_reg_n_0_[1] ),
        .I3(numoflines_1[1]),
        .O(equal12_relop1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    equal12_relop1_carry_i_5
       (.I0(numoflines_1[6]),
        .I1(\line_counter_reg_n_0_[6] ),
        .I2(numoflines_1[7]),
        .I3(\line_counter_reg_n_0_[7] ),
        .O(equal12_relop1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    equal12_relop1_carry_i_6
       (.I0(numoflines_1[4]),
        .I1(\line_counter_reg_n_0_[4] ),
        .I2(numoflines_1[5]),
        .I3(\line_counter_reg_n_0_[5] ),
        .O(equal12_relop1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    equal12_relop1_carry_i_7
       (.I0(numoflines_1[2]),
        .I1(\line_counter_reg_n_0_[2] ),
        .I2(numoflines_1[3]),
        .I3(\line_counter_reg_n_0_[3] ),
        .O(equal12_relop1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    equal12_relop1_carry_i_8
       (.I0(numoflines_1[0]),
        .I1(\line_counter_reg_n_0_[0] ),
        .I2(numoflines_1[1]),
        .I3(\line_counter_reg_n_0_[1] ),
        .O(equal12_relop1_carry_i_8_n_0));
  CARRY4 equal13_relop1_carry
       (.CI(1'b0),
        .CO({equal13_relop1_carry_n_0,equal13_relop1_carry_n_1,equal13_relop1_carry_n_2,equal13_relop1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_equal13_relop1_carry_O_UNCONNECTED[3:0]),
        .S({equal13_relop1_carry_i_1_n_0,equal13_relop1_carry_i_2_n_0,equal13_relop1_carry_i_3_n_0,equal13_relop1_carry_i_4_n_0}));
  CARRY4 equal13_relop1_carry__0
       (.CI(equal13_relop1_carry_n_0),
        .CO({NLW_equal13_relop1_carry__0_CO_UNCONNECTED[3:1],equal13_relop1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(NLW_equal13_relop1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,equal13_relop1_carry__0_i_1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    equal13_relop1_carry__0_i_1
       (.I0(numofpixels_1[12]),
        .I1(hlength_1[12]),
        .O(equal13_relop1_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal13_relop1_carry_i_1
       (.I0(hlength_1[10]),
        .I1(numofpixels_1[10]),
        .I2(hlength_1[9]),
        .I3(numofpixels_1[9]),
        .I4(numofpixels_1[11]),
        .I5(hlength_1[11]),
        .O(equal13_relop1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal13_relop1_carry_i_2
       (.I0(hlength_1[7]),
        .I1(numofpixels_1[7]),
        .I2(hlength_1[6]),
        .I3(numofpixels_1[6]),
        .I4(numofpixels_1[8]),
        .I5(hlength_1[8]),
        .O(equal13_relop1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal13_relop1_carry_i_3
       (.I0(hlength_1[4]),
        .I1(numofpixels_1[4]),
        .I2(hlength_1[3]),
        .I3(numofpixels_1[3]),
        .I4(numofpixels_1[5]),
        .I5(hlength_1[5]),
        .O(equal13_relop1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal13_relop1_carry_i_4
       (.I0(hlength_1[1]),
        .I1(numofpixels_1[1]),
        .I2(hlength_1[0]),
        .I3(numofpixels_1[0]),
        .I4(numofpixels_1[2]),
        .I5(hlength_1[2]),
        .O(equal13_relop1_carry_i_4_n_0));
  CARRY4 equal14_relop1_carry
       (.CI(1'b0),
        .CO({equal14_relop1_carry_n_0,equal14_relop1_carry_n_1,equal14_relop1_carry_n_2,equal14_relop1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_equal14_relop1_carry_O_UNCONNECTED[3:0]),
        .S({equal14_relop1_carry_i_1_n_0,equal14_relop1_carry_i_2_n_0,equal14_relop1_carry_i_3_n_0,equal14_relop1_carry_i_4_n_0}));
  CARRY4 equal14_relop1_carry__0
       (.CI(equal14_relop1_carry_n_0),
        .CO({NLW_equal14_relop1_carry__0_CO_UNCONNECTED[3:1],equal14_relop1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(NLW_equal14_relop1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,equal14_relop1_carry__0_i_1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    equal14_relop1_carry__0_i_1
       (.I0(numoflines_1[12]),
        .I1(vlength_1[12]),
        .O(equal14_relop1_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal14_relop1_carry_i_1
       (.I0(vlength_1[10]),
        .I1(numoflines_1[10]),
        .I2(vlength_1[9]),
        .I3(numoflines_1[9]),
        .I4(numoflines_1[11]),
        .I5(vlength_1[11]),
        .O(equal14_relop1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal14_relop1_carry_i_2
       (.I0(vlength_1[7]),
        .I1(numoflines_1[7]),
        .I2(vlength_1[6]),
        .I3(numoflines_1[6]),
        .I4(numoflines_1[8]),
        .I5(vlength_1[8]),
        .O(equal14_relop1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal14_relop1_carry_i_3
       (.I0(vlength_1[4]),
        .I1(numoflines_1[4]),
        .I2(vlength_1[3]),
        .I3(numoflines_1[3]),
        .I4(numoflines_1[5]),
        .I5(vlength_1[5]),
        .O(equal14_relop1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    equal14_relop1_carry_i_4
       (.I0(vlength_1[1]),
        .I1(numoflines_1[1]),
        .I2(vlength_1[0]),
        .I3(numoflines_1[0]),
        .I4(numoflines_1[2]),
        .I5(vlength_1[2]),
        .O(equal14_relop1_carry_i_4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 equal25_relop1_carry
       (.CI(1'b0),
        .CO({equal25_relop1_carry_n_0,equal25_relop1_carry_n_1,equal25_relop1_carry_n_2,equal25_relop1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({equal25_relop1_carry_i_1_n_0,equal25_relop1_carry_i_2_n_0,equal25_relop1_carry_i_3_n_0,equal25_relop1_carry_i_4_n_0}),
        .O(NLW_equal25_relop1_carry_O_UNCONNECTED[3:0]),
        .S({equal25_relop1_carry_i_5_n_0,equal25_relop1_carry_i_6_n_0,equal25_relop1_carry_i_7_n_0,equal25_relop1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 equal25_relop1_carry__0
       (.CI(equal25_relop1_carry_n_0),
        .CO({NLW_equal25_relop1_carry__0_CO_UNCONNECTED[3],equal25_relop1,equal25_relop1_carry__0_n_2,equal25_relop1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,equal25_relop1_carry__0_i_1_n_0,equal25_relop1_carry__0_i_2_n_0,equal25_relop1_carry__0_i_3_n_0}),
        .O(NLW_equal25_relop1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,equal25_relop1_carry__0_i_4_n_0,equal25_relop1_carry__0_i_5_n_0,equal25_relop1_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    equal25_relop1_carry__0_i_1
       (.I0(\pixel_counter_reg_n_0_[12] ),
        .I1(hlength_2[12]),
        .O(equal25_relop1_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    equal25_relop1_carry__0_i_10
       (.I0(hlength_1[11]),
        .O(equal25_relop1_carry__0_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    equal25_relop1_carry__0_i_11
       (.I0(hlength_1[10]),
        .O(equal25_relop1_carry__0_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    equal25_relop1_carry__0_i_12
       (.I0(hlength_1[9]),
        .O(equal25_relop1_carry__0_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    equal25_relop1_carry__0_i_13
       (.I0(hlength_1[8]),
        .O(equal25_relop1_carry__0_i_13_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    equal25_relop1_carry__0_i_2
       (.I0(\pixel_counter_reg_n_0_[10] ),
        .I1(hlength_2[10]),
        .I2(hlength_2[11]),
        .I3(\pixel_counter_reg_n_0_[11] ),
        .O(equal25_relop1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    equal25_relop1_carry__0_i_3
       (.I0(\pixel_counter_reg_n_0_[8] ),
        .I1(hlength_2[8]),
        .I2(hlength_2[9]),
        .I3(\pixel_counter_reg_n_0_[9] ),
        .O(equal25_relop1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    equal25_relop1_carry__0_i_4
       (.I0(hlength_2[12]),
        .I1(\pixel_counter_reg_n_0_[12] ),
        .O(equal25_relop1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    equal25_relop1_carry__0_i_5
       (.I0(hlength_2[11]),
        .I1(\pixel_counter_reg_n_0_[11] ),
        .I2(hlength_2[10]),
        .I3(\pixel_counter_reg_n_0_[10] ),
        .O(equal25_relop1_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    equal25_relop1_carry__0_i_6
       (.I0(hlength_2[9]),
        .I1(\pixel_counter_reg_n_0_[9] ),
        .I2(hlength_2[8]),
        .I3(\pixel_counter_reg_n_0_[8] ),
        .O(equal25_relop1_carry__0_i_6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 equal25_relop1_carry__0_i_7
       (.CI(equal25_relop1_carry__0_i_8_n_0),
        .CO(NLW_equal25_relop1_carry__0_i_7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_equal25_relop1_carry__0_i_7_O_UNCONNECTED[3:1],hlength_2[12]}),
        .S({1'b0,1'b0,1'b0,equal25_relop1_carry__0_i_9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 equal25_relop1_carry__0_i_8
       (.CI(equal25_relop1_carry_i_9_n_0),
        .CO({equal25_relop1_carry__0_i_8_n_0,equal25_relop1_carry__0_i_8_n_1,equal25_relop1_carry__0_i_8_n_2,equal25_relop1_carry__0_i_8_n_3}),
        .CYINIT(1'b0),
        .DI(hlength_1[11:8]),
        .O(hlength_2[11:8]),
        .S({equal25_relop1_carry__0_i_10_n_0,equal25_relop1_carry__0_i_11_n_0,equal25_relop1_carry__0_i_12_n_0,equal25_relop1_carry__0_i_13_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    equal25_relop1_carry__0_i_9
       (.I0(hlength_1[12]),
        .O(equal25_relop1_carry__0_i_9_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    equal25_relop1_carry_i_1
       (.I0(\pixel_counter_reg_n_0_[6] ),
        .I1(hlength_2[6]),
        .I2(hlength_2[7]),
        .I3(\pixel_counter_reg_n_0_[7] ),
        .O(equal25_relop1_carry_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 equal25_relop1_carry_i_10
       (.CI(1'b0),
        .CO({equal25_relop1_carry_i_10_n_0,equal25_relop1_carry_i_10_n_1,equal25_relop1_carry_i_10_n_2,equal25_relop1_carry_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({hlength_1[3:1],1'b0}),
        .O(hlength_2[3:0]),
        .S({equal25_relop1_carry_i_15_n_0,equal25_relop1_carry_i_16_n_0,equal25_relop1_carry_i_17_n_0,hlength_1[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    equal25_relop1_carry_i_11
       (.I0(hlength_1[7]),
        .O(equal25_relop1_carry_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    equal25_relop1_carry_i_12
       (.I0(hlength_1[6]),
        .O(equal25_relop1_carry_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    equal25_relop1_carry_i_13
       (.I0(hlength_1[5]),
        .O(equal25_relop1_carry_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    equal25_relop1_carry_i_14
       (.I0(hlength_1[4]),
        .O(equal25_relop1_carry_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    equal25_relop1_carry_i_15
       (.I0(hlength_1[3]),
        .O(equal25_relop1_carry_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    equal25_relop1_carry_i_16
       (.I0(hlength_1[2]),
        .O(equal25_relop1_carry_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    equal25_relop1_carry_i_17
       (.I0(hlength_1[1]),
        .O(equal25_relop1_carry_i_17_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    equal25_relop1_carry_i_2
       (.I0(\pixel_counter_reg_n_0_[4] ),
        .I1(hlength_2[4]),
        .I2(hlength_2[5]),
        .I3(\pixel_counter_reg_n_0_[5] ),
        .O(equal25_relop1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    equal25_relop1_carry_i_3
       (.I0(\pixel_counter_reg_n_0_[2] ),
        .I1(hlength_2[2]),
        .I2(hlength_2[3]),
        .I3(\pixel_counter_reg_n_0_[3] ),
        .O(equal25_relop1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    equal25_relop1_carry_i_4
       (.I0(\pixel_counter_reg_n_0_[0] ),
        .I1(hlength_2[0]),
        .I2(hlength_2[1]),
        .I3(\pixel_counter_reg_n_0_[1] ),
        .O(equal25_relop1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    equal25_relop1_carry_i_5
       (.I0(hlength_2[7]),
        .I1(\pixel_counter_reg_n_0_[7] ),
        .I2(hlength_2[6]),
        .I3(\pixel_counter_reg_n_0_[6] ),
        .O(equal25_relop1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    equal25_relop1_carry_i_6
       (.I0(hlength_2[5]),
        .I1(\pixel_counter_reg_n_0_[5] ),
        .I2(hlength_2[4]),
        .I3(\pixel_counter_reg_n_0_[4] ),
        .O(equal25_relop1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    equal25_relop1_carry_i_7
       (.I0(hlength_2[3]),
        .I1(\pixel_counter_reg_n_0_[3] ),
        .I2(hlength_2[2]),
        .I3(\pixel_counter_reg_n_0_[2] ),
        .O(equal25_relop1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    equal25_relop1_carry_i_8
       (.I0(hlength_2[1]),
        .I1(\pixel_counter_reg_n_0_[1] ),
        .I2(hlength_2[0]),
        .I3(\pixel_counter_reg_n_0_[0] ),
        .O(equal25_relop1_carry_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 equal25_relop1_carry_i_9
       (.CI(equal25_relop1_carry_i_10_n_0),
        .CO({equal25_relop1_carry_i_9_n_0,equal25_relop1_carry_i_9_n_1,equal25_relop1_carry_i_9_n_2,equal25_relop1_carry_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(hlength_1[7:4]),
        .O(hlength_2[7:4]),
        .S({equal25_relop1_carry_i_11_n_0,equal25_relop1_carry_i_12_n_0,equal25_relop1_carry_i_13_n_0,equal25_relop1_carry_i_14_n_0}));
  LUT6 #(
    .INIT(64'h1111111111111000)) 
    fifo_rd_ack_i_1
       (.I0(fifo_rd_ack_reg),
        .I1(fifo_rd_ack_reg_0),
        .I2(equal12_relop1),
        .I3(equa31_relop1),
        .I4(fifo_rd_ack_i_3_n_0),
        .I5(fifo_rd_ack_i_4_n_0),
        .O(stream_in_user_ready));
  LUT4 #(
    .INIT(16'h2F02)) 
    fifo_rd_ack_i_10
       (.I0(hlength_1[8]),
        .I1(\pixel_counter_reg_n_0_[8] ),
        .I2(\pixel_counter_reg_n_0_[9] ),
        .I3(hlength_1[9]),
        .O(fifo_rd_ack_i_10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    fifo_rd_ack_i_11
       (.I0(\pixel_counter_reg_n_0_[12] ),
        .I1(hlength_1[12]),
        .O(fifo_rd_ack_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    fifo_rd_ack_i_12
       (.I0(\pixel_counter_reg_n_0_[10] ),
        .I1(hlength_1[10]),
        .I2(\pixel_counter_reg_n_0_[11] ),
        .I3(hlength_1[11]),
        .O(fifo_rd_ack_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    fifo_rd_ack_i_13
       (.I0(\pixel_counter_reg_n_0_[8] ),
        .I1(hlength_1[8]),
        .I2(\pixel_counter_reg_n_0_[9] ),
        .I3(hlength_1[9]),
        .O(fifo_rd_ack_i_13_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    fifo_rd_ack_i_14
       (.I0(hlength_1[6]),
        .I1(\pixel_counter_reg_n_0_[6] ),
        .I2(\pixel_counter_reg_n_0_[7] ),
        .I3(hlength_1[7]),
        .O(fifo_rd_ack_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    fifo_rd_ack_i_15
       (.I0(hlength_1[4]),
        .I1(\pixel_counter_reg_n_0_[4] ),
        .I2(\pixel_counter_reg_n_0_[5] ),
        .I3(hlength_1[5]),
        .O(fifo_rd_ack_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    fifo_rd_ack_i_16
       (.I0(hlength_1[2]),
        .I1(\pixel_counter_reg_n_0_[2] ),
        .I2(\pixel_counter_reg_n_0_[3] ),
        .I3(hlength_1[3]),
        .O(fifo_rd_ack_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    fifo_rd_ack_i_17
       (.I0(hlength_1[0]),
        .I1(\pixel_counter_reg_n_0_[0] ),
        .I2(\pixel_counter_reg_n_0_[1] ),
        .I3(hlength_1[1]),
        .O(fifo_rd_ack_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    fifo_rd_ack_i_18
       (.I0(\pixel_counter_reg_n_0_[6] ),
        .I1(hlength_1[6]),
        .I2(\pixel_counter_reg_n_0_[7] ),
        .I3(hlength_1[7]),
        .O(fifo_rd_ack_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    fifo_rd_ack_i_19
       (.I0(\pixel_counter_reg_n_0_[4] ),
        .I1(hlength_1[4]),
        .I2(\pixel_counter_reg_n_0_[5] ),
        .I3(hlength_1[5]),
        .O(fifo_rd_ack_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    fifo_rd_ack_i_20
       (.I0(\pixel_counter_reg_n_0_[2] ),
        .I1(hlength_1[2]),
        .I2(\pixel_counter_reg_n_0_[3] ),
        .I3(hlength_1[3]),
        .O(fifo_rd_ack_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    fifo_rd_ack_i_21
       (.I0(\pixel_counter_reg_n_0_[0] ),
        .I1(hlength_1[0]),
        .I2(\pixel_counter_reg_n_0_[1] ),
        .I3(hlength_1[1]),
        .O(fifo_rd_ack_i_21_n_0));
  LUT6 #(
    .INIT(64'hFAFFFAFAAAFFAAEA)) 
    fifo_rd_ack_i_3
       (.I0(fifo_rd_ack_i_5_n_0),
        .I1(eol_buf),
        .I2(equal12_relop1),
        .I3(stream_in_user_valid),
        .I4(freeze_delay),
        .I5(equa21_relop1),
        .O(fifo_rd_ack_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    fifo_rd_ack_i_4
       (.I0(out_valid),
        .I1(fifo_rd_ack),
        .I2(stream_in_user_sof),
        .I3(equa19_relop1),
        .I4(larger1_relop1),
        .I5(\pixel_counter[12]_i_22_n_0 ),
        .O(fifo_rd_ack_i_4_n_0));
  LUT6 #(
    .INIT(64'h80FF808080808080)) 
    fifo_rd_ack_i_5
       (.I0(equa24_relop1),
        .I1(equal25_relop1),
        .I2(equa28_relop1),
        .I3(stream_in_user_valid),
        .I4(equa21_relop1),
        .I5(equa26_relop1),
        .O(fifo_rd_ack_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    fifo_rd_ack_i_8
       (.I0(hlength_1[12]),
        .I1(\pixel_counter_reg_n_0_[12] ),
        .O(fifo_rd_ack_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    fifo_rd_ack_i_9
       (.I0(hlength_1[10]),
        .I1(\pixel_counter_reg_n_0_[10] ),
        .I2(\pixel_counter_reg_n_0_[11] ),
        .I3(hlength_1[11]),
        .O(fifo_rd_ack_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 fifo_rd_ack_reg_i_6
       (.CI(fifo_rd_ack_reg_i_7_n_0),
        .CO({NLW_fifo_rd_ack_reg_i_6_CO_UNCONNECTED[3],equa24_relop1,fifo_rd_ack_reg_i_6_n_2,fifo_rd_ack_reg_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,fifo_rd_ack_i_8_n_0,fifo_rd_ack_i_9_n_0,fifo_rd_ack_i_10_n_0}),
        .O(NLW_fifo_rd_ack_reg_i_6_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rd_ack_i_11_n_0,fifo_rd_ack_i_12_n_0,fifo_rd_ack_i_13_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 fifo_rd_ack_reg_i_7
       (.CI(1'b0),
        .CO({fifo_rd_ack_reg_i_7_n_0,fifo_rd_ack_reg_i_7_n_1,fifo_rd_ack_reg_i_7_n_2,fifo_rd_ack_reg_i_7_n_3}),
        .CYINIT(1'b1),
        .DI({fifo_rd_ack_i_14_n_0,fifo_rd_ack_i_15_n_0,fifo_rd_ack_i_16_n_0,fifo_rd_ack_i_17_n_0}),
        .O(NLW_fifo_rd_ack_reg_i_7_O_UNCONNECTED[3:0]),
        .S({fifo_rd_ack_i_18_n_0,fifo_rd_ack_i_19_n_0,fifo_rd_ack_i_20_n_0,fifo_rd_ack_i_21_n_0}));
  LUT5 #(
    .INIT(32'h7FFF7000)) 
    first_pixel_en_delay_i_1
       (.I0(stream_in_user_eol),
        .I1(equal12_relop1),
        .I2(out_valid),
        .I3(fifo_rd_ack),
        .I4(first_pixel_en_delay),
        .O(p_6_in));
  FDCE first_pixel_en_delay_reg
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(p_6_in),
        .Q(first_pixel_en_delay));
  LUT5 #(
    .INIT(32'h0FFF0888)) 
    freeze_delay_i_1
       (.I0(eol_buf),
        .I1(equal12_relop1),
        .I2(fifo_rd_ack),
        .I3(out_valid),
        .I4(freeze_delay),
        .O(freeze));
  FDCE freeze_delay_reg
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(freeze),
        .Q(freeze_delay));
  FDCE hend_2_reg
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(eol_buf),
        .Q(top_user_ctrl_hEnd_1));
  FDCE hend_output_reg
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(p_7_in),
        .Q(eol_buf));
  FDCE \hlength_1_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hlength_buf_1[0]),
        .Q(hlength_1[0]));
  FDCE \hlength_1_reg[10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hlength_buf_1[10]),
        .Q(hlength_1[10]));
  FDCE \hlength_1_reg[11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hlength_buf_1[11]),
        .Q(hlength_1[11]));
  FDCE \hlength_1_reg[12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hlength_buf_1[12]),
        .Q(hlength_1[12]));
  FDCE \hlength_1_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hlength_buf_1[1]),
        .Q(hlength_1[1]));
  FDCE \hlength_1_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hlength_buf_1[2]),
        .Q(hlength_1[2]));
  FDCE \hlength_1_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hlength_buf_1[3]),
        .Q(hlength_1[3]));
  FDCE \hlength_1_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hlength_buf_1[4]),
        .Q(hlength_1[4]));
  FDCE \hlength_1_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hlength_buf_1[5]),
        .Q(hlength_1[5]));
  FDCE \hlength_1_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hlength_buf_1[6]),
        .Q(hlength_1[6]));
  FDCE \hlength_1_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hlength_buf_1[7]),
        .Q(hlength_1[7]));
  FDCE \hlength_1_reg[8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hlength_buf_1[8]),
        .Q(hlength_1[8]));
  FDCE \hlength_1_reg[9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hlength_buf_1[9]),
        .Q(hlength_1[9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 hlength_buf_1_carry
       (.CI(1'b0),
        .CO({hlength_buf_1_carry_n_0,hlength_buf_1_carry_n_1,hlength_buf_1_carry_n_2,hlength_buf_1_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(hlength_buf_1[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 hlength_buf_1_carry__0
       (.CI(hlength_buf_1_carry_n_0),
        .CO({hlength_buf_1_carry__0_n_0,hlength_buf_1_carry__0_n_1,hlength_buf_1_carry__0_n_2,hlength_buf_1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(hlength_buf_1[7:4]),
        .S(\hlength_1_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 hlength_buf_1_carry__1
       (.CI(hlength_buf_1_carry__0_n_0),
        .CO({hlength_buf_1_carry__1_n_0,hlength_buf_1_carry__1_n_1,hlength_buf_1_carry__1_n_2,hlength_buf_1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(hlength_buf_1[11:8]),
        .S(\hlength_1_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 hlength_buf_1_carry__2
       (.CI(hlength_buf_1_carry__1_n_0),
        .CO(NLW_hlength_buf_1_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_hlength_buf_1_carry__2_O_UNCONNECTED[3:1],hlength_buf_1[12]}),
        .S({1'b0,1'b0,1'b0,\hlength_1_reg[12]_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 larger1_relop1_carry
       (.CI(1'b0),
        .CO({larger1_relop1_carry_n_0,larger1_relop1_carry_n_1,larger1_relop1_carry_n_2,larger1_relop1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({larger1_relop1_carry_i_1_n_0,larger1_relop1_carry_i_2_n_0,larger1_relop1_carry_i_3_n_0,larger1_relop1_carry_i_4_n_0}),
        .O(NLW_larger1_relop1_carry_O_UNCONNECTED[3:0]),
        .S({larger1_relop1_carry_i_5_n_0,larger1_relop1_carry_i_6_n_0,larger1_relop1_carry_i_7_n_0,larger1_relop1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 larger1_relop1_carry__0
       (.CI(larger1_relop1_carry_n_0),
        .CO({NLW_larger1_relop1_carry__0_CO_UNCONNECTED[3],larger1_relop1,larger1_relop1_carry__0_n_2,larger1_relop1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,larger1_relop1_carry__0_i_1_n_0,larger1_relop1_carry__0_i_2_n_0,larger1_relop1_carry__0_i_3_n_0}),
        .O(NLW_larger1_relop1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,larger1_relop1_carry__0_i_4_n_0,larger1_relop1_carry__0_i_5_n_0,larger1_relop1_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    larger1_relop1_carry__0_i_1
       (.I0(\line_counter_reg_n_0_[12] ),
        .I1(numoflines_1[12]),
        .O(larger1_relop1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    larger1_relop1_carry__0_i_2
       (.I0(\line_counter_reg_n_0_[10] ),
        .I1(numoflines_1[10]),
        .I2(numoflines_1[11]),
        .I3(\line_counter_reg_n_0_[11] ),
        .O(larger1_relop1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    larger1_relop1_carry__0_i_3
       (.I0(\line_counter_reg_n_0_[8] ),
        .I1(numoflines_1[8]),
        .I2(numoflines_1[9]),
        .I3(\line_counter_reg_n_0_[9] ),
        .O(larger1_relop1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    larger1_relop1_carry__0_i_4
       (.I0(numoflines_1[12]),
        .I1(\line_counter_reg_n_0_[12] ),
        .O(larger1_relop1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    larger1_relop1_carry__0_i_5
       (.I0(numoflines_1[10]),
        .I1(\line_counter_reg_n_0_[10] ),
        .I2(numoflines_1[11]),
        .I3(\line_counter_reg_n_0_[11] ),
        .O(larger1_relop1_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    larger1_relop1_carry__0_i_6
       (.I0(numoflines_1[8]),
        .I1(\line_counter_reg_n_0_[8] ),
        .I2(numoflines_1[9]),
        .I3(\line_counter_reg_n_0_[9] ),
        .O(larger1_relop1_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    larger1_relop1_carry_i_1
       (.I0(\line_counter_reg_n_0_[6] ),
        .I1(numoflines_1[6]),
        .I2(numoflines_1[7]),
        .I3(\line_counter_reg_n_0_[7] ),
        .O(larger1_relop1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    larger1_relop1_carry_i_2
       (.I0(\line_counter_reg_n_0_[4] ),
        .I1(numoflines_1[4]),
        .I2(numoflines_1[5]),
        .I3(\line_counter_reg_n_0_[5] ),
        .O(larger1_relop1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    larger1_relop1_carry_i_3
       (.I0(\line_counter_reg_n_0_[2] ),
        .I1(numoflines_1[2]),
        .I2(numoflines_1[3]),
        .I3(\line_counter_reg_n_0_[3] ),
        .O(larger1_relop1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    larger1_relop1_carry_i_4
       (.I0(\line_counter_reg_n_0_[0] ),
        .I1(numoflines_1[0]),
        .I2(numoflines_1[1]),
        .I3(\line_counter_reg_n_0_[1] ),
        .O(larger1_relop1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    larger1_relop1_carry_i_5
       (.I0(numoflines_1[6]),
        .I1(\line_counter_reg_n_0_[6] ),
        .I2(numoflines_1[7]),
        .I3(\line_counter_reg_n_0_[7] ),
        .O(larger1_relop1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    larger1_relop1_carry_i_6
       (.I0(numoflines_1[4]),
        .I1(\line_counter_reg_n_0_[4] ),
        .I2(numoflines_1[5]),
        .I3(\line_counter_reg_n_0_[5] ),
        .O(larger1_relop1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    larger1_relop1_carry_i_7
       (.I0(numoflines_1[2]),
        .I1(\line_counter_reg_n_0_[2] ),
        .I2(numoflines_1[3]),
        .I3(\line_counter_reg_n_0_[3] ),
        .O(larger1_relop1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    larger1_relop1_carry_i_8
       (.I0(numoflines_1[0]),
        .I1(\line_counter_reg_n_0_[0] ),
        .I2(numoflines_1[1]),
        .I3(\line_counter_reg_n_0_[1] ),
        .O(larger1_relop1_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \line_counter[0]_i_1 
       (.I0(stream_in_user_valid),
        .I1(stream_in_user_sof),
        .I2(\line_counter_reg_n_0_[0] ),
        .I3(\line_counter[12]_i_3_n_0 ),
        .O(\line_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \line_counter[10]_i_1 
       (.I0(\line_counter[12]_i_3_n_0 ),
        .I1(line_counter0[10]),
        .O(\line_counter[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \line_counter[11]_i_1 
       (.I0(\line_counter[12]_i_3_n_0 ),
        .I1(line_counter0[11]),
        .O(\line_counter[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF88800000000)) 
    \line_counter[12]_i_1 
       (.I0(stream_in_user_sof),
        .I1(stream_in_user_valid),
        .I2(equa28_relop1),
        .I3(equa31_relop1),
        .I4(cond42__0),
        .I5(E),
        .O(line_counter));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \line_counter[12]_i_2 
       (.I0(\line_counter[12]_i_3_n_0 ),
        .I1(line_counter0[12]),
        .O(\line_counter[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0015151515151515)) 
    \line_counter[12]_i_3 
       (.I0(line_counter1),
        .I1(equa31_relop1),
        .I2(equa28_relop1),
        .I3(out_valid),
        .I4(fifo_rd_ack),
        .I5(stream_in_user_sof),
        .O(\line_counter[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF800000)) 
    \line_counter[12]_i_5 
       (.I0(\line_counter_reg_n_0_[4] ),
        .I1(\line_counter_reg_n_0_[5] ),
        .I2(\line_counter_reg_n_0_[6] ),
        .I3(\line_counter[12]_i_6_n_0 ),
        .I4(\line_counter_reg_n_0_[11] ),
        .I5(\line_counter_reg_n_0_[12] ),
        .O(line_counter1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \line_counter[12]_i_6 
       (.I0(\line_counter_reg_n_0_[8] ),
        .I1(\line_counter_reg_n_0_[10] ),
        .I2(\line_counter_reg_n_0_[7] ),
        .I3(\line_counter_reg_n_0_[9] ),
        .O(\line_counter[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \line_counter[1]_i_1 
       (.I0(\line_counter[12]_i_3_n_0 ),
        .I1(line_counter0[1]),
        .O(\line_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \line_counter[2]_i_1 
       (.I0(\line_counter[12]_i_3_n_0 ),
        .I1(line_counter0[2]),
        .O(\line_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \line_counter[3]_i_1 
       (.I0(\line_counter[12]_i_3_n_0 ),
        .I1(line_counter0[3]),
        .O(\line_counter[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \line_counter[4]_i_1 
       (.I0(\line_counter[12]_i_3_n_0 ),
        .I1(line_counter0[4]),
        .O(\line_counter[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \line_counter[5]_i_1 
       (.I0(\line_counter[12]_i_3_n_0 ),
        .I1(line_counter0[5]),
        .O(\line_counter[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \line_counter[6]_i_1 
       (.I0(\line_counter[12]_i_3_n_0 ),
        .I1(line_counter0[6]),
        .O(\line_counter[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \line_counter[7]_i_1 
       (.I0(\line_counter[12]_i_3_n_0 ),
        .I1(line_counter0[7]),
        .O(\line_counter[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \line_counter[8]_i_1 
       (.I0(\line_counter[12]_i_3_n_0 ),
        .I1(line_counter0[8]),
        .O(\line_counter[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \line_counter[9]_i_1 
       (.I0(\line_counter[12]_i_3_n_0 ),
        .I1(line_counter0[9]),
        .O(\line_counter[9]_i_1_n_0 ));
  FDCE \line_counter_reg[0] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset_out),
        .D(\line_counter[0]_i_1_n_0 ),
        .Q(\line_counter_reg_n_0_[0] ));
  FDCE \line_counter_reg[10] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset_out),
        .D(\line_counter[10]_i_1_n_0 ),
        .Q(\line_counter_reg_n_0_[10] ));
  FDCE \line_counter_reg[11] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset_out),
        .D(\line_counter[11]_i_1_n_0 ),
        .Q(\line_counter_reg_n_0_[11] ));
  FDCE \line_counter_reg[12] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset_out),
        .D(\line_counter[12]_i_2_n_0 ),
        .Q(\line_counter_reg_n_0_[12] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \line_counter_reg[12]_i_4 
       (.CI(\line_counter_reg[8]_i_2_n_0 ),
        .CO({\NLW_line_counter_reg[12]_i_4_CO_UNCONNECTED [3],\line_counter_reg[12]_i_4_n_1 ,\line_counter_reg[12]_i_4_n_2 ,\line_counter_reg[12]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(line_counter0[12:9]),
        .S({\line_counter_reg_n_0_[12] ,\line_counter_reg_n_0_[11] ,\line_counter_reg_n_0_[10] ,\line_counter_reg_n_0_[9] }));
  FDCE \line_counter_reg[1] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset_out),
        .D(\line_counter[1]_i_1_n_0 ),
        .Q(\line_counter_reg_n_0_[1] ));
  FDCE \line_counter_reg[2] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset_out),
        .D(\line_counter[2]_i_1_n_0 ),
        .Q(\line_counter_reg_n_0_[2] ));
  FDCE \line_counter_reg[3] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset_out),
        .D(\line_counter[3]_i_1_n_0 ),
        .Q(\line_counter_reg_n_0_[3] ));
  FDCE \line_counter_reg[4] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset_out),
        .D(\line_counter[4]_i_1_n_0 ),
        .Q(\line_counter_reg_n_0_[4] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \line_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\line_counter_reg[4]_i_2_n_0 ,\line_counter_reg[4]_i_2_n_1 ,\line_counter_reg[4]_i_2_n_2 ,\line_counter_reg[4]_i_2_n_3 }),
        .CYINIT(\line_counter_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(line_counter0[4:1]),
        .S({\line_counter_reg_n_0_[4] ,\line_counter_reg_n_0_[3] ,\line_counter_reg_n_0_[2] ,\line_counter_reg_n_0_[1] }));
  FDCE \line_counter_reg[5] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset_out),
        .D(\line_counter[5]_i_1_n_0 ),
        .Q(\line_counter_reg_n_0_[5] ));
  FDCE \line_counter_reg[6] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset_out),
        .D(\line_counter[6]_i_1_n_0 ),
        .Q(\line_counter_reg_n_0_[6] ));
  FDCE \line_counter_reg[7] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset_out),
        .D(\line_counter[7]_i_1_n_0 ),
        .Q(\line_counter_reg_n_0_[7] ));
  FDCE \line_counter_reg[8] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset_out),
        .D(\line_counter[8]_i_1_n_0 ),
        .Q(\line_counter_reg_n_0_[8] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \line_counter_reg[8]_i_2 
       (.CI(\line_counter_reg[4]_i_2_n_0 ),
        .CO({\line_counter_reg[8]_i_2_n_0 ,\line_counter_reg[8]_i_2_n_1 ,\line_counter_reg[8]_i_2_n_2 ,\line_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(line_counter0[8:5]),
        .S({\line_counter_reg_n_0_[8] ,\line_counter_reg_n_0_[7] ,\line_counter_reg_n_0_[6] ,\line_counter_reg_n_0_[5] }));
  FDCE \line_counter_reg[9] 
       (.C(IPCORE_CLK),
        .CE(line_counter),
        .CLR(reset_out),
        .D(\line_counter[9]_i_1_n_0 ),
        .Q(\line_counter_reg_n_0_[9] ));
  FDCE \numoflines_1_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\numoflines_1_reg[12]_0 [0]),
        .Q(numoflines_1[0]));
  FDCE \numoflines_1_reg[10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\numoflines_1_reg[12]_0 [10]),
        .Q(numoflines_1[10]));
  FDCE \numoflines_1_reg[11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\numoflines_1_reg[12]_0 [11]),
        .Q(numoflines_1[11]));
  FDCE \numoflines_1_reg[12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\numoflines_1_reg[12]_0 [12]),
        .Q(numoflines_1[12]));
  FDCE \numoflines_1_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\numoflines_1_reg[12]_0 [1]),
        .Q(numoflines_1[1]));
  FDCE \numoflines_1_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\numoflines_1_reg[12]_0 [2]),
        .Q(numoflines_1[2]));
  FDCE \numoflines_1_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\numoflines_1_reg[12]_0 [3]),
        .Q(numoflines_1[3]));
  FDCE \numoflines_1_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\numoflines_1_reg[12]_0 [4]),
        .Q(numoflines_1[4]));
  FDCE \numoflines_1_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\numoflines_1_reg[12]_0 [5]),
        .Q(numoflines_1[5]));
  FDCE \numoflines_1_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\numoflines_1_reg[12]_0 [6]),
        .Q(numoflines_1[6]));
  FDCE \numoflines_1_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\numoflines_1_reg[12]_0 [7]),
        .Q(numoflines_1[7]));
  FDCE \numoflines_1_reg[8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\numoflines_1_reg[12]_0 [8]),
        .Q(numoflines_1[8]));
  FDCE \numoflines_1_reg[9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\numoflines_1_reg[12]_0 [9]),
        .Q(numoflines_1[9]));
  FDCE \numofpixels_1_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(Q[0]),
        .Q(numofpixels_1[0]));
  FDCE \numofpixels_1_reg[10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(Q[10]),
        .Q(numofpixels_1[10]));
  FDCE \numofpixels_1_reg[11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(Q[11]),
        .Q(numofpixels_1[11]));
  FDCE \numofpixels_1_reg[12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(Q[12]),
        .Q(numofpixels_1[12]));
  FDCE \numofpixels_1_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(Q[1]),
        .Q(numofpixels_1[1]));
  FDCE \numofpixels_1_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(Q[2]),
        .Q(numofpixels_1[2]));
  FDCE \numofpixels_1_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(Q[3]),
        .Q(numofpixels_1[3]));
  FDCE \numofpixels_1_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(Q[4]),
        .Q(numofpixels_1[4]));
  FDCE \numofpixels_1_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(Q[5]),
        .Q(numofpixels_1[5]));
  FDCE \numofpixels_1_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(Q[6]),
        .Q(numofpixels_1[6]));
  FDCE \numofpixels_1_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(Q[7]),
        .Q(numofpixels_1[7]));
  FDCE \numofpixels_1_reg[8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(Q[8]),
        .Q(numofpixels_1[8]));
  FDCE \numofpixels_1_reg[9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(Q[9]),
        .Q(numofpixels_1[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00F1F1F1)) 
    \pixel_counter[0]_i_1 
       (.I0(\pixel_counter_reg_n_0_[12] ),
        .I1(\pixel_counter_reg_n_0_[0] ),
        .I2(cond42__0),
        .I3(equa31_relop1),
        .I4(equa28_relop1),
        .I5(cond54),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'h2AEAEAEA00000000)) 
    \pixel_counter[0]_i_2 
       (.I0(first_pixel_en_delay),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(equal12_relop1),
        .I4(stream_in_user_eol),
        .I5(equa31_relop1),
        .O(cond42__0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \pixel_counter[10]_i_1 
       (.I0(\pixel_counter_reg_n_0_[12] ),
        .I1(cond44),
        .I2(pixel_counter0[10]),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \pixel_counter[11]_i_1 
       (.I0(\pixel_counter_reg_n_0_[12] ),
        .I1(cond44),
        .I2(pixel_counter0[11]),
        .O(p_0_in[11]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA20)) 
    \pixel_counter[12]_i_1 
       (.I0(E),
        .I1(less1_relop1),
        .I2(less2_relop1),
        .I3(larger1_relop1),
        .I4(\pixel_counter[12]_i_5_n_0 ),
        .I5(cond44),
        .O(pixel_counter));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pixel_counter[12]_i_10 
       (.I0(numofpixels_1[10]),
        .I1(\pixel_counter_reg_n_0_[10] ),
        .I2(\pixel_counter_reg_n_0_[11] ),
        .I3(numofpixels_1[11]),
        .O(\pixel_counter[12]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pixel_counter[12]_i_11 
       (.I0(numofpixels_1[8]),
        .I1(\pixel_counter_reg_n_0_[8] ),
        .I2(\pixel_counter_reg_n_0_[9] ),
        .I3(numofpixels_1[9]),
        .O(\pixel_counter[12]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pixel_counter[12]_i_12 
       (.I0(\pixel_counter_reg_n_0_[12] ),
        .I1(numofpixels_1[12]),
        .O(\pixel_counter[12]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pixel_counter[12]_i_13 
       (.I0(\pixel_counter_reg_n_0_[11] ),
        .I1(numofpixels_1[11]),
        .I2(numofpixels_1[10]),
        .I3(\pixel_counter_reg_n_0_[10] ),
        .O(\pixel_counter[12]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pixel_counter[12]_i_14 
       (.I0(\pixel_counter_reg_n_0_[9] ),
        .I1(numofpixels_1[9]),
        .I2(numofpixels_1[8]),
        .I3(\pixel_counter_reg_n_0_[8] ),
        .O(\pixel_counter[12]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \pixel_counter[12]_i_16 
       (.I0(hlength_1[12]),
        .I1(\pixel_counter_reg_n_0_[12] ),
        .O(\pixel_counter[12]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pixel_counter[12]_i_17 
       (.I0(hlength_1[10]),
        .I1(\pixel_counter_reg_n_0_[10] ),
        .I2(\pixel_counter_reg_n_0_[11] ),
        .I3(hlength_1[11]),
        .O(\pixel_counter[12]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pixel_counter[12]_i_18 
       (.I0(hlength_1[8]),
        .I1(\pixel_counter_reg_n_0_[8] ),
        .I2(\pixel_counter_reg_n_0_[9] ),
        .I3(hlength_1[9]),
        .O(\pixel_counter[12]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pixel_counter[12]_i_19 
       (.I0(\pixel_counter_reg_n_0_[12] ),
        .I1(hlength_1[12]),
        .O(\pixel_counter[12]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \pixel_counter[12]_i_2 
       (.I0(\pixel_counter_reg_n_0_[12] ),
        .I1(cond44),
        .I2(pixel_counter0[12]),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'h9009)) 
    \pixel_counter[12]_i_20 
       (.I0(\pixel_counter_reg_n_0_[10] ),
        .I1(hlength_1[10]),
        .I2(\pixel_counter_reg_n_0_[11] ),
        .I3(hlength_1[11]),
        .O(\pixel_counter[12]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pixel_counter[12]_i_21 
       (.I0(\pixel_counter_reg_n_0_[8] ),
        .I1(hlength_1[8]),
        .I2(\pixel_counter_reg_n_0_[9] ),
        .I3(hlength_1[9]),
        .O(\pixel_counter[12]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \pixel_counter[12]_i_22 
       (.I0(\data_out_2[23]_i_6_n_0 ),
        .I1(\pixel_counter_reg_n_0_[0] ),
        .O(\pixel_counter[12]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pixel_counter[12]_i_23 
       (.I0(numofpixels_1[6]),
        .I1(\pixel_counter_reg_n_0_[6] ),
        .I2(\pixel_counter_reg_n_0_[7] ),
        .I3(numofpixels_1[7]),
        .O(\pixel_counter[12]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pixel_counter[12]_i_24 
       (.I0(numofpixels_1[4]),
        .I1(\pixel_counter_reg_n_0_[4] ),
        .I2(\pixel_counter_reg_n_0_[5] ),
        .I3(numofpixels_1[5]),
        .O(\pixel_counter[12]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pixel_counter[12]_i_25 
       (.I0(numofpixels_1[2]),
        .I1(\pixel_counter_reg_n_0_[2] ),
        .I2(\pixel_counter_reg_n_0_[3] ),
        .I3(numofpixels_1[3]),
        .O(\pixel_counter[12]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pixel_counter[12]_i_26 
       (.I0(numofpixels_1[0]),
        .I1(\pixel_counter_reg_n_0_[0] ),
        .I2(\pixel_counter_reg_n_0_[1] ),
        .I3(numofpixels_1[1]),
        .O(\pixel_counter[12]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pixel_counter[12]_i_27 
       (.I0(\pixel_counter_reg_n_0_[7] ),
        .I1(numofpixels_1[7]),
        .I2(numofpixels_1[6]),
        .I3(\pixel_counter_reg_n_0_[6] ),
        .O(\pixel_counter[12]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pixel_counter[12]_i_28 
       (.I0(\pixel_counter_reg_n_0_[5] ),
        .I1(numofpixels_1[5]),
        .I2(numofpixels_1[4]),
        .I3(\pixel_counter_reg_n_0_[4] ),
        .O(\pixel_counter[12]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pixel_counter[12]_i_29 
       (.I0(\pixel_counter_reg_n_0_[3] ),
        .I1(numofpixels_1[3]),
        .I2(numofpixels_1[2]),
        .I3(\pixel_counter_reg_n_0_[2] ),
        .O(\pixel_counter[12]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pixel_counter[12]_i_30 
       (.I0(numofpixels_1[1]),
        .I1(\pixel_counter_reg_n_0_[1] ),
        .I2(\pixel_counter_reg_n_0_[0] ),
        .I3(numofpixels_1[0]),
        .O(\pixel_counter[12]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pixel_counter[12]_i_31 
       (.I0(hlength_1[6]),
        .I1(\pixel_counter_reg_n_0_[6] ),
        .I2(\pixel_counter_reg_n_0_[7] ),
        .I3(hlength_1[7]),
        .O(\pixel_counter[12]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pixel_counter[12]_i_32 
       (.I0(hlength_1[4]),
        .I1(\pixel_counter_reg_n_0_[4] ),
        .I2(\pixel_counter_reg_n_0_[5] ),
        .I3(hlength_1[5]),
        .O(\pixel_counter[12]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pixel_counter[12]_i_33 
       (.I0(hlength_1[2]),
        .I1(\pixel_counter_reg_n_0_[2] ),
        .I2(\pixel_counter_reg_n_0_[3] ),
        .I3(hlength_1[3]),
        .O(\pixel_counter[12]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \pixel_counter[12]_i_34 
       (.I0(hlength_1[0]),
        .I1(\pixel_counter_reg_n_0_[0] ),
        .I2(\pixel_counter_reg_n_0_[1] ),
        .I3(hlength_1[1]),
        .O(\pixel_counter[12]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pixel_counter[12]_i_35 
       (.I0(\pixel_counter_reg_n_0_[6] ),
        .I1(hlength_1[6]),
        .I2(\pixel_counter_reg_n_0_[7] ),
        .I3(hlength_1[7]),
        .O(\pixel_counter[12]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pixel_counter[12]_i_36 
       (.I0(\pixel_counter_reg_n_0_[4] ),
        .I1(hlength_1[4]),
        .I2(\pixel_counter_reg_n_0_[5] ),
        .I3(hlength_1[5]),
        .O(\pixel_counter[12]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pixel_counter[12]_i_37 
       (.I0(\pixel_counter_reg_n_0_[2] ),
        .I1(hlength_1[2]),
        .I2(\pixel_counter_reg_n_0_[3] ),
        .I3(hlength_1[3]),
        .O(\pixel_counter[12]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \pixel_counter[12]_i_38 
       (.I0(\pixel_counter_reg_n_0_[0] ),
        .I1(hlength_1[0]),
        .I2(\pixel_counter_reg_n_0_[1] ),
        .I3(hlength_1[1]),
        .O(\pixel_counter[12]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \pixel_counter[12]_i_5 
       (.I0(less1_relop1),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(\pixel_counter[12]_i_22_n_0 ),
        .O(\pixel_counter[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \pixel_counter[12]_i_6 
       (.I0(cond42__0),
        .I1(equa31_relop1),
        .I2(equa28_relop1),
        .I3(stream_in_user_sof),
        .I4(fifo_rd_ack),
        .I5(out_valid),
        .O(cond44));
  LUT2 #(
    .INIT(4'h2)) 
    \pixel_counter[12]_i_9 
       (.I0(numofpixels_1[12]),
        .I1(\pixel_counter_reg_n_0_[12] ),
        .O(\pixel_counter[12]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \pixel_counter[1]_i_1 
       (.I0(\pixel_counter_reg_n_0_[12] ),
        .I1(cond44),
        .I2(pixel_counter0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \pixel_counter[2]_i_1 
       (.I0(\pixel_counter_reg_n_0_[12] ),
        .I1(cond44),
        .I2(pixel_counter0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \pixel_counter[3]_i_1 
       (.I0(\pixel_counter_reg_n_0_[12] ),
        .I1(cond44),
        .I2(pixel_counter0[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \pixel_counter[4]_i_1 
       (.I0(\pixel_counter_reg_n_0_[12] ),
        .I1(cond44),
        .I2(pixel_counter0[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \pixel_counter[5]_i_1 
       (.I0(\pixel_counter_reg_n_0_[12] ),
        .I1(cond44),
        .I2(pixel_counter0[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \pixel_counter[6]_i_1 
       (.I0(\pixel_counter_reg_n_0_[12] ),
        .I1(cond44),
        .I2(pixel_counter0[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \pixel_counter[7]_i_1 
       (.I0(\pixel_counter_reg_n_0_[12] ),
        .I1(cond44),
        .I2(pixel_counter0[7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \pixel_counter[8]_i_1 
       (.I0(\pixel_counter_reg_n_0_[12] ),
        .I1(cond44),
        .I2(pixel_counter0[8]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \pixel_counter[9]_i_1 
       (.I0(\pixel_counter_reg_n_0_[12] ),
        .I1(cond44),
        .I2(pixel_counter0[9]),
        .O(p_0_in[9]));
  FDCE \pixel_counter_reg[0] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter),
        .CLR(reset_out),
        .D(p_0_in[0]),
        .Q(\pixel_counter_reg_n_0_[0] ));
  FDCE \pixel_counter_reg[10] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter),
        .CLR(reset_out),
        .D(p_0_in[10]),
        .Q(\pixel_counter_reg_n_0_[10] ));
  FDCE \pixel_counter_reg[11] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter),
        .CLR(reset_out),
        .D(p_0_in[11]),
        .Q(\pixel_counter_reg_n_0_[11] ));
  FDCE \pixel_counter_reg[12] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter),
        .CLR(reset_out),
        .D(p_0_in[12]),
        .Q(\pixel_counter_reg_n_0_[12] ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \pixel_counter_reg[12]_i_15 
       (.CI(1'b0),
        .CO({\pixel_counter_reg[12]_i_15_n_0 ,\pixel_counter_reg[12]_i_15_n_1 ,\pixel_counter_reg[12]_i_15_n_2 ,\pixel_counter_reg[12]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\pixel_counter[12]_i_31_n_0 ,\pixel_counter[12]_i_32_n_0 ,\pixel_counter[12]_i_33_n_0 ,\pixel_counter[12]_i_34_n_0 }),
        .O(\NLW_pixel_counter_reg[12]_i_15_O_UNCONNECTED [3:0]),
        .S({\pixel_counter[12]_i_35_n_0 ,\pixel_counter[12]_i_36_n_0 ,\pixel_counter[12]_i_37_n_0 ,\pixel_counter[12]_i_38_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \pixel_counter_reg[12]_i_3 
       (.CI(\pixel_counter_reg[12]_i_8_n_0 ),
        .CO({\NLW_pixel_counter_reg[12]_i_3_CO_UNCONNECTED [3],less1_relop1,\pixel_counter_reg[12]_i_3_n_2 ,\pixel_counter_reg[12]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\pixel_counter[12]_i_9_n_0 ,\pixel_counter[12]_i_10_n_0 ,\pixel_counter[12]_i_11_n_0 }),
        .O(\NLW_pixel_counter_reg[12]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\pixel_counter[12]_i_12_n_0 ,\pixel_counter[12]_i_13_n_0 ,\pixel_counter[12]_i_14_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \pixel_counter_reg[12]_i_4 
       (.CI(\pixel_counter_reg[12]_i_15_n_0 ),
        .CO({\NLW_pixel_counter_reg[12]_i_4_CO_UNCONNECTED [3],less2_relop1,\pixel_counter_reg[12]_i_4_n_2 ,\pixel_counter_reg[12]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\pixel_counter[12]_i_16_n_0 ,\pixel_counter[12]_i_17_n_0 ,\pixel_counter[12]_i_18_n_0 }),
        .O(\NLW_pixel_counter_reg[12]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\pixel_counter[12]_i_19_n_0 ,\pixel_counter[12]_i_20_n_0 ,\pixel_counter[12]_i_21_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pixel_counter_reg[12]_i_7 
       (.CI(\pixel_counter_reg[8]_i_2_n_0 ),
        .CO({\NLW_pixel_counter_reg[12]_i_7_CO_UNCONNECTED [3],\pixel_counter_reg[12]_i_7_n_1 ,\pixel_counter_reg[12]_i_7_n_2 ,\pixel_counter_reg[12]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pixel_counter0[12:9]),
        .S({\pixel_counter_reg_n_0_[12] ,\pixel_counter_reg_n_0_[11] ,\pixel_counter_reg_n_0_[10] ,\pixel_counter_reg_n_0_[9] }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \pixel_counter_reg[12]_i_8 
       (.CI(1'b0),
        .CO({\pixel_counter_reg[12]_i_8_n_0 ,\pixel_counter_reg[12]_i_8_n_1 ,\pixel_counter_reg[12]_i_8_n_2 ,\pixel_counter_reg[12]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\pixel_counter[12]_i_23_n_0 ,\pixel_counter[12]_i_24_n_0 ,\pixel_counter[12]_i_25_n_0 ,\pixel_counter[12]_i_26_n_0 }),
        .O(\NLW_pixel_counter_reg[12]_i_8_O_UNCONNECTED [3:0]),
        .S({\pixel_counter[12]_i_27_n_0 ,\pixel_counter[12]_i_28_n_0 ,\pixel_counter[12]_i_29_n_0 ,\pixel_counter[12]_i_30_n_0 }));
  FDCE \pixel_counter_reg[1] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter),
        .CLR(reset_out),
        .D(p_0_in[1]),
        .Q(\pixel_counter_reg_n_0_[1] ));
  FDCE \pixel_counter_reg[2] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter),
        .CLR(reset_out),
        .D(p_0_in[2]),
        .Q(\pixel_counter_reg_n_0_[2] ));
  FDCE \pixel_counter_reg[3] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter),
        .CLR(reset_out),
        .D(p_0_in[3]),
        .Q(\pixel_counter_reg_n_0_[3] ));
  FDCE \pixel_counter_reg[4] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter),
        .CLR(reset_out),
        .D(p_0_in[4]),
        .Q(\pixel_counter_reg_n_0_[4] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pixel_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\pixel_counter_reg[4]_i_2_n_0 ,\pixel_counter_reg[4]_i_2_n_1 ,\pixel_counter_reg[4]_i_2_n_2 ,\pixel_counter_reg[4]_i_2_n_3 }),
        .CYINIT(\pixel_counter_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pixel_counter0[4:1]),
        .S({\pixel_counter_reg_n_0_[4] ,\pixel_counter_reg_n_0_[3] ,\pixel_counter_reg_n_0_[2] ,\pixel_counter_reg_n_0_[1] }));
  FDCE \pixel_counter_reg[5] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter),
        .CLR(reset_out),
        .D(p_0_in[5]),
        .Q(\pixel_counter_reg_n_0_[5] ));
  FDCE \pixel_counter_reg[6] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter),
        .CLR(reset_out),
        .D(p_0_in[6]),
        .Q(\pixel_counter_reg_n_0_[6] ));
  FDCE \pixel_counter_reg[7] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter),
        .CLR(reset_out),
        .D(p_0_in[7]),
        .Q(\pixel_counter_reg_n_0_[7] ));
  FDCE \pixel_counter_reg[8] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter),
        .CLR(reset_out),
        .D(p_0_in[8]),
        .Q(\pixel_counter_reg_n_0_[8] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pixel_counter_reg[8]_i_2 
       (.CI(\pixel_counter_reg[4]_i_2_n_0 ),
        .CO({\pixel_counter_reg[8]_i_2_n_0 ,\pixel_counter_reg[8]_i_2_n_1 ,\pixel_counter_reg[8]_i_2_n_2 ,\pixel_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pixel_counter0[8:5]),
        .S({\pixel_counter_reg_n_0_[8] ,\pixel_counter_reg_n_0_[7] ,\pixel_counter_reg_n_0_[6] ,\pixel_counter_reg_n_0_[5] }));
  FDCE \pixel_counter_reg[9] 
       (.C(IPCORE_CLK),
        .CE(pixel_counter),
        .CLR(reset_out),
        .D(p_0_in[9]),
        .Q(\pixel_counter_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAE040404)) 
    valid_2_i_1
       (.I0(cond7__8),
        .I1(valid_2_i_3_n_0),
        .I2(valid_2_i_4_n_0),
        .I3(stream_in_user_valid),
        .I4(cond58),
        .I5(\data_out_2[23]_i_2_n_0 ),
        .O(valid_output));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    valid_2_i_2
       (.I0(\pixel_counter_reg_n_0_[0] ),
        .I1(\data_out_2[23]_i_6_n_0 ),
        .O(cond7__8));
  LUT3 #(
    .INIT(8'h04)) 
    valid_2_i_3
       (.I0(larger1_relop1),
        .I1(valid_reg),
        .I2(\pixel_counter[12]_i_22_n_0 ),
        .O(valid_2_i_3_n_0));
  LUT3 #(
    .INIT(8'h1F)) 
    valid_2_i_4
       (.I0(\line_counter_reg_n_0_[0] ),
        .I1(cond26),
        .I2(equa7_relop1),
        .O(valid_2_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'hB)) 
    valid_2_i_5
       (.I0(cond26),
        .I1(\line_counter_reg_n_0_[0] ),
        .O(cond58));
  FDCE valid_2_reg
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(valid_output),
        .Q(adapter_in_valid_out));
  FDCE valid_reg_reg
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(stream_in_user_valid),
        .Q(valid_reg));
  FDCE \vlength_1_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(vlength_buf_1[0]),
        .Q(vlength_1[0]));
  FDCE \vlength_1_reg[10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(vlength_buf_1[10]),
        .Q(vlength_1[10]));
  FDCE \vlength_1_reg[11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(vlength_buf_1[11]),
        .Q(vlength_1[11]));
  FDCE \vlength_1_reg[12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(vlength_buf_1[12]),
        .Q(vlength_1[12]));
  FDCE \vlength_1_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(vlength_buf_1[1]),
        .Q(vlength_1[1]));
  FDCE \vlength_1_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(vlength_buf_1[2]),
        .Q(vlength_1[2]));
  FDCE \vlength_1_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(vlength_buf_1[3]),
        .Q(vlength_1[3]));
  FDCE \vlength_1_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(vlength_buf_1[4]),
        .Q(vlength_1[4]));
  FDCE \vlength_1_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(vlength_buf_1[5]),
        .Q(vlength_1[5]));
  FDCE \vlength_1_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(vlength_buf_1[6]),
        .Q(vlength_1[6]));
  FDCE \vlength_1_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(vlength_buf_1[7]),
        .Q(vlength_1[7]));
  FDCE \vlength_1_reg[8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(vlength_buf_1[8]),
        .Q(vlength_1[8]));
  FDCE \vlength_1_reg[9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(vlength_buf_1[9]),
        .Q(vlength_1[9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vlength_buf_1_carry
       (.CI(1'b0),
        .CO({vlength_buf_1_carry_n_0,vlength_buf_1_carry_n_1,vlength_buf_1_carry_n_2,vlength_buf_1_carry_n_3}),
        .CYINIT(1'b0),
        .DI(\numoflines_1_reg[12]_0 [3:0]),
        .O(vlength_buf_1[3:0]),
        .S(\vlength_1_reg[3]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vlength_buf_1_carry__0
       (.CI(vlength_buf_1_carry_n_0),
        .CO({vlength_buf_1_carry__0_n_0,vlength_buf_1_carry__0_n_1,vlength_buf_1_carry__0_n_2,vlength_buf_1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\numoflines_1_reg[12]_0 [7:4]),
        .O(vlength_buf_1[7:4]),
        .S(\vlength_1_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vlength_buf_1_carry__1
       (.CI(vlength_buf_1_carry__0_n_0),
        .CO({vlength_buf_1_carry__1_n_0,vlength_buf_1_carry__1_n_1,vlength_buf_1_carry__1_n_2,vlength_buf_1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\numoflines_1_reg[12]_0 [11:8]),
        .O(vlength_buf_1[11:8]),
        .S(\vlength_1_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 vlength_buf_1_carry__2
       (.CI(vlength_buf_1_carry__1_n_0),
        .CO(NLW_vlength_buf_1_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_vlength_buf_1_carry__2_O_UNCONNECTED[3:1],vlength_buf_1[12]}),
        .S({1'b0,1'b0,1'b0,\vlength_1_reg[12]_0 }));
  FDCE vstart_2_reg
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(vstart_output),
        .Q(top_user_ctrl_vStart_1));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_addr_decoder" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_addr_decoder
   (read_reg_ip_timestamp,
    write_axi_enable,
    HDL_Counter_out10,
    E,
    S,
    Q,
    \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 ,
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0 ,
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0 ,
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0 ,
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 ,
    \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 ,
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0 ,
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0 ,
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0 ,
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 ,
    data_reg_axi_enable_1_1_reg_0,
    AXI4_Lite_ACLK,
    reset_out,
    data_reg_axi_enable_1_1_reg_1,
    auto_ready_dut_enb,
    Color_Space_Converter_out2_vStart,
    \Delay5_bypass_delay_reg[2][0] ,
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 ,
    \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 ,
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ,
    \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1 ,
    \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 );
  output [0:0]read_reg_ip_timestamp;
  output write_axi_enable;
  output HDL_Counter_out10;
  output [0:0]E;
  output [3:0]S;
  output [12:0]Q;
  output [12:0]\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 ;
  output [3:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0 ;
  output [3:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0 ;
  output [3:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0 ;
  output [12:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 ;
  output [12:0]\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 ;
  output [3:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0 ;
  output [3:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0 ;
  output [0:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0 ;
  output [0:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 ;
  output [0:0]data_reg_axi_enable_1_1_reg_0;
  input AXI4_Lite_ACLK;
  input reset_out;
  input data_reg_axi_enable_1_1_reg_1;
  input auto_ready_dut_enb;
  input Color_Space_Converter_out2_vStart;
  input \Delay5_bypass_delay_reg[2][0] ;
  input [0:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 ;
  input [12:0]\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 ;
  input [0:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ;
  input [0:0]\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1 ;
  input [0:0]\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ;

  wire AXI4_Lite_ACLK;
  wire Color_Space_Converter_out2_vStart;
  wire \Delay5_bypass_delay_reg[2][0] ;
  wire [0:0]E;
  wire HDL_Counter_out10;
  wire [12:0]Q;
  wire [3:0]S;
  wire auto_ready_dut_enb;
  wire [12:0]\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 ;
  wire [0:0]\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1 ;
  wire [3:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0 ;
  wire [12:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 ;
  wire [0:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 ;
  wire [0:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ;
  wire [3:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0 ;
  wire [3:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0 ;
  wire [3:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0 ;
  wire [0:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0 ;
  wire [0:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 ;
  wire [3:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0 ;
  wire [12:0]\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 ;
  wire [12:0]\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 ;
  wire [0:0]\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ;
  wire [0:0]data_reg_axi_enable_1_1_reg_0;
  wire data_reg_axi_enable_1_1_reg_1;
  wire [0:0]read_reg_ip_timestamp;
  wire reset_out;
  wire write_axi_enable;

  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \Delay_reg[0][17]_i_1 
       (.I0(write_axi_enable),
        .I1(auto_ready_dut_enb),
        .I2(\Delay5_bypass_delay_reg[2][0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \HDL_Counter_out1[0]_i_1 
       (.I0(write_axi_enable),
        .I1(auto_ready_dut_enb),
        .I2(Color_Space_Converter_out2_vStart),
        .O(HDL_Counter_out10));
  LUT2 #(
    .INIT(4'h8)) 
    \In3Reg[7]_i_1 
       (.I0(write_axi_enable),
        .I1(auto_ready_dut_enb),
        .O(data_reg_axi_enable_1_1_reg_0));
  FDCE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[0] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [0]),
        .Q(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [0]));
  FDCE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[10] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [10]),
        .Q(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [10]));
  FDCE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[11] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [11]),
        .Q(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [11]));
  FDCE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[12] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [12]),
        .Q(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [12]));
  FDCE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[1] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [1]),
        .Q(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [1]));
  FDCE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[2] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [2]),
        .Q(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [2]));
  FDPE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[3] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [3]),
        .PRE(reset_out),
        .Q(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [3]));
  FDPE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[4] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [4]),
        .PRE(reset_out),
        .Q(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [4]));
  FDCE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[5] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [5]),
        .Q(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [5]));
  FDCE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[6] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [6]),
        .Q(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [6]));
  FDCE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[7] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [7]),
        .Q(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [7]));
  FDPE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[8] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [8]),
        .PRE(reset_out),
        .Q(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [8]));
  FDCE \data_reg_axi4_stream_video_slave_hporch_1_1_reg[9] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [9]),
        .Q(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [9]));
  FDCE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[0] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [0]),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [0]));
  FDPE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[10] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [10]),
        .PRE(reset_out),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [10]));
  FDCE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [11]),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [11]));
  FDCE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [12]),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [12]));
  FDCE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[1] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [1]),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [1]));
  FDCE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[2] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [2]),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [2]));
  FDPE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [3]),
        .PRE(reset_out),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [3]));
  FDPE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[4] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [4]),
        .PRE(reset_out),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [4]));
  FDPE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[5] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [5]),
        .PRE(reset_out),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [5]));
  FDCE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[6] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [6]),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [6]));
  FDCE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [7]),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [7]));
  FDCE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[8] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [8]),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [8]));
  FDCE \data_reg_axi4_stream_video_slave_image_height_1_1_reg[9] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [9]),
        .Q(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [9]));
  FDCE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[0] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [0]),
        .Q(Q[0]));
  FDPE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[10] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [10]),
        .PRE(reset_out),
        .Q(Q[10]));
  FDCE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [11]),
        .Q(Q[11]));
  FDCE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [12]),
        .Q(Q[12]));
  FDCE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[1] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [1]),
        .Q(Q[1]));
  FDCE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[2] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [2]),
        .Q(Q[2]));
  FDCE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[3] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [3]),
        .Q(Q[3]));
  FDCE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[4] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [4]),
        .Q(Q[4]));
  FDCE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[5] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [5]),
        .Q(Q[5]));
  FDCE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[6] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [6]),
        .Q(Q[6]));
  FDPE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [7]),
        .PRE(reset_out),
        .Q(Q[7]));
  FDPE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[8] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [8]),
        .PRE(reset_out),
        .Q(Q[8]));
  FDPE \data_reg_axi4_stream_video_slave_image_width_1_1_reg[9] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [9]),
        .PRE(reset_out),
        .Q(Q[9]));
  FDPE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[0] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [0]),
        .PRE(reset_out),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [0]));
  FDCE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[10] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [10]),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [10]));
  FDCE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[11] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [11]),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [11]));
  FDCE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[12] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [12]),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [12]));
  FDCE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[1] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [1]),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [1]));
  FDPE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[2] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [2]),
        .PRE(reset_out),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [2]));
  FDPE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[3] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [3]),
        .PRE(reset_out),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [3]));
  FDCE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[4] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [4]),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [4]));
  FDPE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[5] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [5]),
        .PRE(reset_out),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [5]));
  FDCE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[6] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [6]),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [6]));
  FDCE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[7] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [7]),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [7]));
  FDCE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[8] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [8]),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [8]));
  FDCE \data_reg_axi4_stream_video_slave_vporch_1_1_reg[9] 
       (.C(AXI4_Lite_ACLK),
        .CE(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 ),
        .CLR(reset_out),
        .D(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 [9]),
        .Q(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [9]));
  FDPE data_reg_axi_enable_1_1_reg
       (.C(AXI4_Lite_ACLK),
        .CE(1'b1),
        .D(data_reg_axi_enable_1_1_reg_1),
        .PRE(reset_out),
        .Q(write_axi_enable));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry__0_i_1
       (.I0(Q[7]),
        .I1(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [7]),
        .O(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry__0_i_2
       (.I0(Q[6]),
        .I1(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [6]),
        .O(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry__0_i_3
       (.I0(Q[5]),
        .I1(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [5]),
        .O(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry__0_i_4
       (.I0(Q[4]),
        .I1(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [4]),
        .O(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry__1_i_1
       (.I0(Q[11]),
        .I1(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [11]),
        .O(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry__1_i_2
       (.I0(Q[10]),
        .I1(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [10]),
        .O(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry__1_i_3
       (.I0(Q[9]),
        .I1(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [9]),
        .O(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry__1_i_4
       (.I0(Q[8]),
        .I1(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [8]),
        .O(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry__2_i_1
       (.I0(Q[12]),
        .I1(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [12]),
        .O(\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry_i_1
       (.I0(Q[3]),
        .I1(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry_i_2
       (.I0(Q[2]),
        .I1(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry_i_3
       (.I0(Q[1]),
        .I1(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    hlength_buf_1_carry_i_4
       (.I0(Q[0]),
        .I1(\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 [0]),
        .O(S[0]));
  FDCE \read_reg_ip_timestamp_reg[30] 
       (.C(AXI4_Lite_ACLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(1'b1),
        .Q(read_reg_ip_timestamp));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry__0_i_1
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [7]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [7]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry__0_i_2
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [6]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [6]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry__0_i_3
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [5]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [5]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry__0_i_4
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [4]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [4]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry__1_i_1
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [11]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [11]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry__1_i_2
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [10]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [10]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry__1_i_3
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [9]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [9]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry__1_i_4
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [8]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [8]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry__2_i_1
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [12]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [12]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry_i_1
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [3]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [3]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry_i_2
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [2]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [2]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry_i_3
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [1]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [1]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    vlength_buf_1_carry_i_4
       (.I0(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 [0]),
        .I1(\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 [0]),
        .O(\data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0 [0]));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_axi4_stream_video_master" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_axi4_stream_video_master
   (out_valid_reg,
    AXI4_Stream_Video_Master_TLAST,
    AXI4_Stream_Video_Master_TUSER,
    internal_ready_delayed,
    auto_ready_axi4_stream_video_master,
    \fifo_sample_count_reg[2] ,
    top_user_ctrl_valid_1,
    \fifo_sample_count_reg[1] ,
    AXI4_Stream_Video_Master_TDATA,
    IPCORE_CLK,
    reset_out,
    AXI4_Stream_Video_Master_TREADY,
    adapter_in_valid_out,
    ctrlOut_valid,
    user_pixel,
    user_ctrl_hEnd,
    user_ctrl_vStart);
  output out_valid_reg;
  output AXI4_Stream_Video_Master_TLAST;
  output AXI4_Stream_Video_Master_TUSER;
  output internal_ready_delayed;
  output auto_ready_axi4_stream_video_master;
  output \fifo_sample_count_reg[2] ;
  output top_user_ctrl_valid_1;
  output \fifo_sample_count_reg[1] ;
  output [31:0]AXI4_Stream_Video_Master_TDATA;
  input IPCORE_CLK;
  input reset_out;
  input AXI4_Stream_Video_Master_TREADY;
  input adapter_in_valid_out;
  input ctrlOut_valid;
  input [23:0]user_pixel;
  input user_ctrl_hEnd;
  input user_ctrl_vStart;

  wire [31:0]AXI4_Stream_Video_Master_TDATA;
  wire AXI4_Stream_Video_Master_TLAST;
  wire AXI4_Stream_Video_Master_TREADY;
  wire AXI4_Stream_Video_Master_TUSER;
  wire IPCORE_CLK;
  wire adapter_in_valid_out;
  wire auto_ready_axi4_stream_video_master;
  wire ctrlOut_valid;
  wire \fifo_sample_count_reg[1] ;
  wire \fifo_sample_count_reg[2] ;
  wire internal_ready_delayed;
  wire out_valid_reg;
  wire reset_out;
  wire top_user_ctrl_valid_1;
  wire user_ctrl_hEnd;
  wire user_ctrl_vStart;
  wire [23:0]user_pixel;

  LUT2 #(
    .INIT(4'h8)) 
    \intdelay_reg_reg[4]_srl6_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_3_i_1 
       (.I0(internal_ready_delayed),
        .I1(adapter_in_valid_out),
        .O(top_user_ctrl_valid_1));
  FDCE internal_ready_delayed_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(auto_ready_axi4_stream_video_master),
        .Q(internal_ready_delayed));
  system_Segmentat_ip_0_0_Segmentat_ip_fifo_data_OUT u_Segmentat_ip_fifo_data_OUT_inst
       (.AXI4_Stream_Video_Master_TDATA(AXI4_Stream_Video_Master_TDATA),
        .AXI4_Stream_Video_Master_TREADY(AXI4_Stream_Video_Master_TREADY),
        .IPCORE_CLK(IPCORE_CLK),
        .auto_ready_axi4_stream_video_master(auto_ready_axi4_stream_video_master),
        .ctrlOut_valid(ctrlOut_valid),
        .\fifo_back_indx_reg[0]_0 (internal_ready_delayed),
        .\fifo_sample_count_reg[1]_0 (\fifo_sample_count_reg[1] ),
        .\fifo_sample_count_reg[2]_0 (\fifo_sample_count_reg[2] ),
        .out_valid_reg_0(out_valid_reg),
        .reset_out(reset_out),
        .user_pixel(user_pixel));
  system_Segmentat_ip_0_0_Segmentat_ip_fifo_eol_out u_Segmentat_ip_fifo_eol_out_inst
       (.AXI4_Stream_Video_Master_TLAST(AXI4_Stream_Video_Master_TLAST),
        .AXI4_Stream_Video_Master_TREADY(AXI4_Stream_Video_Master_TREADY),
        .IPCORE_CLK(IPCORE_CLK),
        .ctrlOut_valid(ctrlOut_valid),
        .\fifo_back_indx_reg[0]_0 (internal_ready_delayed),
        .reset_out(reset_out),
        .user_ctrl_hEnd(user_ctrl_hEnd));
  system_Segmentat_ip_0_0_Segmentat_ip_fifo_sof_out u_Segmentat_ip_fifo_sof_out_inst
       (.AXI4_Stream_Video_Master_TREADY(AXI4_Stream_Video_Master_TREADY),
        .AXI4_Stream_Video_Master_TUSER(AXI4_Stream_Video_Master_TUSER),
        .IPCORE_CLK(IPCORE_CLK),
        .ctrlOut_valid(ctrlOut_valid),
        .\fifo_back_indx_reg[0]_0 (internal_ready_delayed),
        .reset_out(reset_out),
        .user_ctrl_vStart(user_ctrl_vStart));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_axi4_stream_video_slave" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_axi4_stream_video_slave
   (top_user_ctrl_hEnd_1,
    top_user_ctrl_vStart_1,
    adapter_in_valid_out,
    AXI4_Stream_Video_Slave_TREADY,
    \data_out_2_reg[23] ,
    E,
    IPCORE_CLK,
    reset_out,
    Q,
    S,
    \hlength_1_reg[7] ,
    \hlength_1_reg[11] ,
    \hlength_1_reg[12] ,
    \numoflines_1_reg[12] ,
    \vlength_1_reg[3] ,
    \vlength_1_reg[7] ,
    \vlength_1_reg[11] ,
    \vlength_1_reg[12] ,
    AXI4_Stream_Video_Slave_TVALID,
    fifo_rd_ack_reg_0,
    fifo_rd_ack_reg_1,
    AXI4_Stream_Video_Slave_TLAST,
    AXI4_Stream_Video_Slave_TUSER,
    AXI4_Stream_Video_Slave_TDATA);
  output top_user_ctrl_hEnd_1;
  output top_user_ctrl_vStart_1;
  output adapter_in_valid_out;
  output AXI4_Stream_Video_Slave_TREADY;
  output [23:0]\data_out_2_reg[23] ;
  input [0:0]E;
  input IPCORE_CLK;
  input reset_out;
  input [12:0]Q;
  input [3:0]S;
  input [3:0]\hlength_1_reg[7] ;
  input [3:0]\hlength_1_reg[11] ;
  input [0:0]\hlength_1_reg[12] ;
  input [12:0]\numoflines_1_reg[12] ;
  input [3:0]\vlength_1_reg[3] ;
  input [3:0]\vlength_1_reg[7] ;
  input [3:0]\vlength_1_reg[11] ;
  input [0:0]\vlength_1_reg[12] ;
  input AXI4_Stream_Video_Slave_TVALID;
  input fifo_rd_ack_reg_0;
  input fifo_rd_ack_reg_1;
  input AXI4_Stream_Video_Slave_TLAST;
  input AXI4_Stream_Video_Slave_TUSER;
  input [23:0]AXI4_Stream_Video_Slave_TDATA;

  wire [23:0]AXI4_Stream_Video_Slave_TDATA;
  wire AXI4_Stream_Video_Slave_TLAST;
  wire AXI4_Stream_Video_Slave_TREADY;
  wire AXI4_Stream_Video_Slave_TUSER;
  wire AXI4_Stream_Video_Slave_TVALID;
  wire [0:0]E;
  wire IPCORE_CLK;
  wire [23:0]Out_1;
  wire [12:0]Q;
  wire [3:0]S;
  wire adapter_in_valid_out;
  wire [23:0]data_buf;
  wire [23:0]data_buf_delay1;
  wire [23:0]\data_out_2_reg[23] ;
  wire fifo_rd_ack;
  wire fifo_rd_ack_reg_0;
  wire fifo_rd_ack_reg_1;
  wire [3:0]\hlength_1_reg[11] ;
  wire [0:0]\hlength_1_reg[12] ;
  wire [3:0]\hlength_1_reg[7] ;
  wire [12:0]\numoflines_1_reg[12] ;
  wire out_valid;
  wire reset_out;
  wire stream_in_user_eol;
  wire stream_in_user_ready;
  wire stream_in_user_sof;
  wire stream_in_user_valid;
  wire top_user_ctrl_hEnd_1;
  wire top_user_ctrl_vStart_1;
  wire \u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/cond54 ;
  wire \u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/p_7_in ;
  wire [3:0]\vlength_1_reg[11] ;
  wire [0:0]\vlength_1_reg[12] ;
  wire [3:0]\vlength_1_reg[3] ;
  wire [3:0]\vlength_1_reg[7] ;

  FDCE fifo_rd_ack_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(stream_in_user_ready),
        .Q(fifo_rd_ack));
  system_Segmentat_ip_0_0_Segmentat_ip_adapter_in u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in
       (.D(data_buf),
        .E(E),
        .IPCORE_CLK(IPCORE_CLK),
        .Q(Q),
        .S(S),
        .adapter_in_valid_out(adapter_in_valid_out),
        .cond54(\u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/cond54 ),
        .\data_buf_delay_1_reg[23] (data_buf_delay1),
        .\data_out_2_reg[23] (\data_out_2_reg[23] ),
        .\data_reg_reg[23] (Out_1),
        .fifo_rd_ack(fifo_rd_ack),
        .fifo_rd_ack_reg(fifo_rd_ack_reg_0),
        .fifo_rd_ack_reg_0(fifo_rd_ack_reg_1),
        .\hlength_1_reg[11] (\hlength_1_reg[11] ),
        .\hlength_1_reg[12] (\hlength_1_reg[12] ),
        .\hlength_1_reg[7] (\hlength_1_reg[7] ),
        .\numoflines_1_reg[12] (\numoflines_1_reg[12] ),
        .out_valid(out_valid),
        .p_7_in(\u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/p_7_in ),
        .reset_out(reset_out),
        .stream_in_user_eol(stream_in_user_eol),
        .stream_in_user_ready(stream_in_user_ready),
        .stream_in_user_sof(stream_in_user_sof),
        .stream_in_user_valid(stream_in_user_valid),
        .top_user_ctrl_hEnd_1(top_user_ctrl_hEnd_1),
        .top_user_ctrl_vStart_1(top_user_ctrl_vStart_1),
        .\vlength_1_reg[11] (\vlength_1_reg[11] ),
        .\vlength_1_reg[12] (\vlength_1_reg[12] ),
        .\vlength_1_reg[3] (\vlength_1_reg[3] ),
        .\vlength_1_reg[7] (\vlength_1_reg[7] ));
  system_Segmentat_ip_0_0_Segmentat_ip_fifo_data u_Segmentat_ip_fifo_data_inst
       (.AXI4_Stream_Video_Slave_TDATA(AXI4_Stream_Video_Slave_TDATA),
        .AXI4_Stream_Video_Slave_TREADY(AXI4_Stream_Video_Slave_TREADY),
        .AXI4_Stream_Video_Slave_TVALID(AXI4_Stream_Video_Slave_TVALID),
        .D(data_buf),
        .IPCORE_CLK(IPCORE_CLK),
        .Q(Out_1),
        .cond54(\u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/cond54 ),
        .\data_buf_delay_1_reg[23] (data_buf_delay1),
        .fifo_rd_ack(fifo_rd_ack),
        .out_valid(out_valid),
        .p_7_in(\u_Segmentat_ip_Segmentat_ip_axi4_stream_video_slave_Segmentat_ip_adapter_in_Segmentat_ip_adapter_in_module/p_7_in ),
        .reset_out(reset_out),
        .stream_in_user_eol(stream_in_user_eol),
        .stream_in_user_sof(stream_in_user_sof),
        .stream_in_user_valid(stream_in_user_valid));
  system_Segmentat_ip_0_0_Segmentat_ip_fifo_eol u_Segmentat_ip_fifo_eol_inst
       (.AXI4_Stream_Video_Slave_TLAST(AXI4_Stream_Video_Slave_TLAST),
        .AXI4_Stream_Video_Slave_TVALID(AXI4_Stream_Video_Slave_TVALID),
        .IPCORE_CLK(IPCORE_CLK),
        .fifo_rd_ack(fifo_rd_ack),
        .reset_out(reset_out),
        .stream_in_user_eol(stream_in_user_eol));
  system_Segmentat_ip_0_0_Segmentat_ip_fifo_sof u_Segmentat_ip_fifo_sof_inst
       (.AXI4_Stream_Video_Slave_TUSER(AXI4_Stream_Video_Slave_TUSER),
        .AXI4_Stream_Video_Slave_TVALID(AXI4_Stream_Video_Slave_TVALID),
        .IPCORE_CLK(IPCORE_CLK),
        .fifo_rd_ack(fifo_rd_ack),
        .reset_out(reset_out),
        .stream_in_user_sof(stream_in_user_sof));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_axi_lite" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_axi_lite
   (FSM_sequential_axi_lite_rstate_reg,
    HDL_Counter_out10,
    E,
    S,
    Q,
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[7] ,
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[11] ,
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[3] ,
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12] ,
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[7] ,
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[11] ,
    \FSM_onehot_axi_lite_wstate_reg[2] ,
    AXI4_Lite_RDATA,
    AXI4_Lite_ARREADY,
    AXI4_Lite_AWREADY,
    \data_reg_axi4_stream_video_slave_image_width_1_1_reg[12] ,
    \data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 ,
    data_reg_axi_enable_1_1_reg,
    reset_in,
    AXI4_Lite_ACLK,
    reset_out,
    auto_ready_dut_enb,
    Color_Space_Converter_out2_vStart,
    \Delay5_bypass_delay_reg[2][0] ,
    AXI4_Lite_WDATA,
    AXI4_Lite_AWADDR,
    AXI4_Lite_ARVALID,
    AXI4_Lite_ARADDR,
    AXI4_Lite_RREADY,
    AXI4_Lite_AWVALID,
    AXI4_Lite_WVALID,
    AXI4_Lite_WSTRB,
    AXI4_Lite_BREADY,
    AXI4_Lite_ARESETN,
    IPCORE_RESETN);
  output FSM_sequential_axi_lite_rstate_reg;
  output HDL_Counter_out10;
  output [0:0]E;
  output [3:0]S;
  output [12:0]Q;
  output [3:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[7] ;
  output [3:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[11] ;
  output [3:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[3] ;
  output [12:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12] ;
  output [3:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[7] ;
  output [3:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[11] ;
  output [1:0]\FSM_onehot_axi_lite_wstate_reg[2] ;
  output [13:0]AXI4_Lite_RDATA;
  output AXI4_Lite_ARREADY;
  output AXI4_Lite_AWREADY;
  output [0:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12] ;
  output [0:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 ;
  output [0:0]data_reg_axi_enable_1_1_reg;
  output reset_in;
  input AXI4_Lite_ACLK;
  input reset_out;
  input auto_ready_dut_enb;
  input Color_Space_Converter_out2_vStart;
  input \Delay5_bypass_delay_reg[2][0] ;
  input [12:0]AXI4_Lite_WDATA;
  input [13:0]AXI4_Lite_AWADDR;
  input AXI4_Lite_ARVALID;
  input [13:0]AXI4_Lite_ARADDR;
  input AXI4_Lite_RREADY;
  input AXI4_Lite_AWVALID;
  input AXI4_Lite_WVALID;
  input [3:0]AXI4_Lite_WSTRB;
  input AXI4_Lite_BREADY;
  input AXI4_Lite_ARESETN;
  input IPCORE_RESETN;

  wire AXI4_Lite_ACLK;
  wire [13:0]AXI4_Lite_ARADDR;
  wire AXI4_Lite_ARESETN;
  wire AXI4_Lite_ARREADY;
  wire AXI4_Lite_ARVALID;
  wire [13:0]AXI4_Lite_AWADDR;
  wire AXI4_Lite_AWREADY;
  wire AXI4_Lite_AWVALID;
  wire AXI4_Lite_BREADY;
  wire [13:0]AXI4_Lite_RDATA;
  wire AXI4_Lite_RREADY;
  wire [12:0]AXI4_Lite_WDATA;
  wire [3:0]AXI4_Lite_WSTRB;
  wire AXI4_Lite_WVALID;
  wire Color_Space_Converter_out2_vStart;
  wire \Delay5_bypass_delay_reg[2][0] ;
  wire [0:0]E;
  wire [1:0]\FSM_onehot_axi_lite_wstate_reg[2] ;
  wire FSM_sequential_axi_lite_rstate_reg;
  wire HDL_Counter_out10;
  wire IPCORE_RESETN;
  wire [12:0]Q;
  wire [3:0]S;
  wire auto_ready_dut_enb;
  wire [3:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[11] ;
  wire [12:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12] ;
  wire [0:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 ;
  wire [3:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[3] ;
  wire [3:0]\data_reg_axi4_stream_video_slave_image_height_1_1_reg[7] ;
  wire [3:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[11] ;
  wire [0:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12] ;
  wire [3:0]\data_reg_axi4_stream_video_slave_image_width_1_1_reg[7] ;
  wire [0:0]data_reg_axi_enable_1_1_reg;
  wire [30:30]read_reg_ip_timestamp;
  wire reg_enb_axi4_stream_video_slave_hporch_1_1;
  wire reg_enb_axi4_stream_video_slave_image_height_1_1;
  wire reg_enb_axi4_stream_video_slave_image_width_1_1;
  wire reg_enb_axi4_stream_video_slave_vporch_1_1;
  wire reset_in;
  wire reset_out;
  wire [0:0]top_data_write;
  wire u_Segmentat_ip_axi_lite_module_inst_n_1;
  wire u_Segmentat_ip_axi_lite_module_inst_n_10;
  wire u_Segmentat_ip_axi_lite_module_inst_n_11;
  wire u_Segmentat_ip_axi_lite_module_inst_n_12;
  wire u_Segmentat_ip_axi_lite_module_inst_n_13;
  wire u_Segmentat_ip_axi_lite_module_inst_n_2;
  wire u_Segmentat_ip_axi_lite_module_inst_n_3;
  wire u_Segmentat_ip_axi_lite_module_inst_n_4;
  wire u_Segmentat_ip_axi_lite_module_inst_n_5;
  wire u_Segmentat_ip_axi_lite_module_inst_n_6;
  wire u_Segmentat_ip_axi_lite_module_inst_n_7;
  wire u_Segmentat_ip_axi_lite_module_inst_n_8;
  wire u_Segmentat_ip_axi_lite_module_inst_n_9;
  wire [12:0]write_axi4_stream_video_slave_hporch;
  wire [12:0]write_axi4_stream_video_slave_vporch;
  wire write_axi_enable;

  system_Segmentat_ip_0_0_Segmentat_ip_addr_decoder u_Segmentat_ip_addr_decoder_inst
       (.AXI4_Lite_ACLK(AXI4_Lite_ACLK),
        .Color_Space_Converter_out2_vStart(Color_Space_Converter_out2_vStart),
        .\Delay5_bypass_delay_reg[2][0] (\Delay5_bypass_delay_reg[2][0] ),
        .E(E),
        .HDL_Counter_out10(HDL_Counter_out10),
        .Q(Q),
        .S(S),
        .auto_ready_dut_enb(auto_ready_dut_enb),
        .\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_0 (write_axi4_stream_video_slave_hporch),
        .\data_reg_axi4_stream_video_slave_hporch_1_1_reg[12]_1 (reg_enb_axi4_stream_video_slave_hporch_1_1),
        .\data_reg_axi4_stream_video_slave_image_height_1_1_reg[11]_0 (\data_reg_axi4_stream_video_slave_image_height_1_1_reg[11] ),
        .\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 (\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12] ),
        .\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_1 (\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_0 ),
        .\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12]_2 (reg_enb_axi4_stream_video_slave_image_height_1_1),
        .\data_reg_axi4_stream_video_slave_image_height_1_1_reg[3]_0 (\data_reg_axi4_stream_video_slave_image_height_1_1_reg[3] ),
        .\data_reg_axi4_stream_video_slave_image_height_1_1_reg[7]_0 (\data_reg_axi4_stream_video_slave_image_height_1_1_reg[7] ),
        .\data_reg_axi4_stream_video_slave_image_width_1_1_reg[11]_0 (\data_reg_axi4_stream_video_slave_image_width_1_1_reg[11] ),
        .\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_0 (\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12] ),
        .\data_reg_axi4_stream_video_slave_image_width_1_1_reg[12]_1 (reg_enb_axi4_stream_video_slave_image_width_1_1),
        .\data_reg_axi4_stream_video_slave_image_width_1_1_reg[7]_0 (\data_reg_axi4_stream_video_slave_image_width_1_1_reg[7] ),
        .\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_0 (write_axi4_stream_video_slave_vporch),
        .\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_1 ({u_Segmentat_ip_axi_lite_module_inst_n_2,u_Segmentat_ip_axi_lite_module_inst_n_3,u_Segmentat_ip_axi_lite_module_inst_n_4,u_Segmentat_ip_axi_lite_module_inst_n_5,u_Segmentat_ip_axi_lite_module_inst_n_6,u_Segmentat_ip_axi_lite_module_inst_n_7,u_Segmentat_ip_axi_lite_module_inst_n_8,u_Segmentat_ip_axi_lite_module_inst_n_9,u_Segmentat_ip_axi_lite_module_inst_n_10,u_Segmentat_ip_axi_lite_module_inst_n_11,u_Segmentat_ip_axi_lite_module_inst_n_12,u_Segmentat_ip_axi_lite_module_inst_n_13,top_data_write}),
        .\data_reg_axi4_stream_video_slave_vporch_1_1_reg[12]_2 (reg_enb_axi4_stream_video_slave_vporch_1_1),
        .data_reg_axi_enable_1_1_reg_0(data_reg_axi_enable_1_1_reg),
        .data_reg_axi_enable_1_1_reg_1(u_Segmentat_ip_axi_lite_module_inst_n_1),
        .read_reg_ip_timestamp(read_reg_ip_timestamp),
        .reset_out(reset_out),
        .write_axi_enable(write_axi_enable));
  system_Segmentat_ip_0_0_Segmentat_ip_axi_lite_module u_Segmentat_ip_axi_lite_module_inst
       (.AXI4_Lite_ACLK(AXI4_Lite_ACLK),
        .AXI4_Lite_ARADDR(AXI4_Lite_ARADDR),
        .AXI4_Lite_ARESETN(AXI4_Lite_ARESETN),
        .AXI4_Lite_ARREADY(AXI4_Lite_ARREADY),
        .AXI4_Lite_ARVALID(AXI4_Lite_ARVALID),
        .AXI4_Lite_AWADDR(AXI4_Lite_AWADDR),
        .AXI4_Lite_AWREADY(AXI4_Lite_AWREADY),
        .AXI4_Lite_AWVALID(AXI4_Lite_AWVALID),
        .AXI4_Lite_BREADY(AXI4_Lite_BREADY),
        .AXI4_Lite_RDATA(AXI4_Lite_RDATA),
        .\AXI4_Lite_RDATA_1_reg[12]_0 (write_axi4_stream_video_slave_vporch),
        .\AXI4_Lite_RDATA_1_reg[12]_1 (write_axi4_stream_video_slave_hporch),
        .\AXI4_Lite_RDATA_1_reg[12]_2 (Q),
        .\AXI4_Lite_RDATA_1_reg[12]_3 (\data_reg_axi4_stream_video_slave_image_height_1_1_reg[12] ),
        .AXI4_Lite_RREADY(AXI4_Lite_RREADY),
        .AXI4_Lite_WDATA(AXI4_Lite_WDATA),
        .AXI4_Lite_WSTRB(AXI4_Lite_WSTRB),
        .AXI4_Lite_WVALID(AXI4_Lite_WVALID),
        .\FSM_onehot_axi_lite_wstate_reg[2]_0 (\FSM_onehot_axi_lite_wstate_reg[2] ),
        .FSM_sequential_axi_lite_rstate_reg_0(FSM_sequential_axi_lite_rstate_reg),
        .IPCORE_RESETN(IPCORE_RESETN),
        .Q({u_Segmentat_ip_axi_lite_module_inst_n_2,u_Segmentat_ip_axi_lite_module_inst_n_3,u_Segmentat_ip_axi_lite_module_inst_n_4,u_Segmentat_ip_axi_lite_module_inst_n_5,u_Segmentat_ip_axi_lite_module_inst_n_6,u_Segmentat_ip_axi_lite_module_inst_n_7,u_Segmentat_ip_axi_lite_module_inst_n_8,u_Segmentat_ip_axi_lite_module_inst_n_9,u_Segmentat_ip_axi_lite_module_inst_n_10,u_Segmentat_ip_axi_lite_module_inst_n_11,u_Segmentat_ip_axi_lite_module_inst_n_12,u_Segmentat_ip_axi_lite_module_inst_n_13,top_data_write}),
        .read_reg_ip_timestamp(read_reg_ip_timestamp),
        .reset_in(reset_in),
        .\waddr_reg[2]_0 (reg_enb_axi4_stream_video_slave_image_height_1_1),
        .\waddr_reg[3]_0 (reg_enb_axi4_stream_video_slave_image_width_1_1),
        .\wdata_reg[0]_0 (u_Segmentat_ip_axi_lite_module_inst_n_1),
        .wr_enb_1_reg_0(reg_enb_axi4_stream_video_slave_vporch_1_1),
        .wr_enb_1_reg_1(reg_enb_axi4_stream_video_slave_hporch_1_1),
        .write_axi_enable(write_axi_enable));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_axi_lite_module" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_axi_lite_module
   (FSM_sequential_axi_lite_rstate_reg_0,
    \wdata_reg[0]_0 ,
    Q,
    wr_enb_1_reg_0,
    wr_enb_1_reg_1,
    \waddr_reg[2]_0 ,
    \waddr_reg[3]_0 ,
    AXI4_Lite_ARREADY,
    \FSM_onehot_axi_lite_wstate_reg[2]_0 ,
    AXI4_Lite_AWREADY,
    AXI4_Lite_RDATA,
    reset_in,
    AXI4_Lite_ACLK,
    write_axi_enable,
    \AXI4_Lite_RDATA_1_reg[12]_0 ,
    \AXI4_Lite_RDATA_1_reg[12]_1 ,
    AXI4_Lite_ARVALID,
    AXI4_Lite_ARADDR,
    \AXI4_Lite_RDATA_1_reg[12]_2 ,
    \AXI4_Lite_RDATA_1_reg[12]_3 ,
    read_reg_ip_timestamp,
    AXI4_Lite_RREADY,
    AXI4_Lite_AWVALID,
    AXI4_Lite_WVALID,
    AXI4_Lite_WSTRB,
    AXI4_Lite_BREADY,
    AXI4_Lite_WDATA,
    AXI4_Lite_AWADDR,
    AXI4_Lite_ARESETN,
    IPCORE_RESETN);
  output FSM_sequential_axi_lite_rstate_reg_0;
  output \wdata_reg[0]_0 ;
  output [12:0]Q;
  output [0:0]wr_enb_1_reg_0;
  output [0:0]wr_enb_1_reg_1;
  output [0:0]\waddr_reg[2]_0 ;
  output [0:0]\waddr_reg[3]_0 ;
  output AXI4_Lite_ARREADY;
  output [1:0]\FSM_onehot_axi_lite_wstate_reg[2]_0 ;
  output AXI4_Lite_AWREADY;
  output [13:0]AXI4_Lite_RDATA;
  output reset_in;
  input AXI4_Lite_ACLK;
  input write_axi_enable;
  input [12:0]\AXI4_Lite_RDATA_1_reg[12]_0 ;
  input [12:0]\AXI4_Lite_RDATA_1_reg[12]_1 ;
  input AXI4_Lite_ARVALID;
  input [13:0]AXI4_Lite_ARADDR;
  input [12:0]\AXI4_Lite_RDATA_1_reg[12]_2 ;
  input [12:0]\AXI4_Lite_RDATA_1_reg[12]_3 ;
  input [0:0]read_reg_ip_timestamp;
  input AXI4_Lite_RREADY;
  input AXI4_Lite_AWVALID;
  input AXI4_Lite_WVALID;
  input [3:0]AXI4_Lite_WSTRB;
  input AXI4_Lite_BREADY;
  input [12:0]AXI4_Lite_WDATA;
  input [13:0]AXI4_Lite_AWADDR;
  input AXI4_Lite_ARESETN;
  input IPCORE_RESETN;

  wire AXI4_Lite_ACLK;
  wire [13:0]AXI4_Lite_ARADDR;
  wire AXI4_Lite_ARESETN;
  wire AXI4_Lite_ARREADY;
  wire AXI4_Lite_ARVALID;
  wire [13:0]AXI4_Lite_AWADDR;
  wire AXI4_Lite_AWREADY;
  wire AXI4_Lite_AWVALID;
  wire AXI4_Lite_BREADY;
  wire [13:0]AXI4_Lite_RDATA;
  wire \AXI4_Lite_RDATA_1[0]_i_2_n_0 ;
  wire \AXI4_Lite_RDATA_1[0]_i_3_n_0 ;
  wire \AXI4_Lite_RDATA_1[10]_i_2_n_0 ;
  wire \AXI4_Lite_RDATA_1[11]_i_2_n_0 ;
  wire \AXI4_Lite_RDATA_1[12]_i_2_n_0 ;
  wire \AXI4_Lite_RDATA_1[12]_i_3_n_0 ;
  wire \AXI4_Lite_RDATA_1[12]_i_4_n_0 ;
  wire \AXI4_Lite_RDATA_1[1]_i_2_n_0 ;
  wire \AXI4_Lite_RDATA_1[2]_i_2_n_0 ;
  wire \AXI4_Lite_RDATA_1[30]_i_3_n_0 ;
  wire \AXI4_Lite_RDATA_1[30]_i_4_n_0 ;
  wire \AXI4_Lite_RDATA_1[30]_i_5_n_0 ;
  wire \AXI4_Lite_RDATA_1[30]_i_6_n_0 ;
  wire \AXI4_Lite_RDATA_1[30]_i_7_n_0 ;
  wire \AXI4_Lite_RDATA_1[30]_i_8_n_0 ;
  wire \AXI4_Lite_RDATA_1[3]_i_2_n_0 ;
  wire \AXI4_Lite_RDATA_1[4]_i_2_n_0 ;
  wire \AXI4_Lite_RDATA_1[5]_i_2_n_0 ;
  wire \AXI4_Lite_RDATA_1[6]_i_2_n_0 ;
  wire \AXI4_Lite_RDATA_1[7]_i_2_n_0 ;
  wire \AXI4_Lite_RDATA_1[8]_i_2_n_0 ;
  wire \AXI4_Lite_RDATA_1[9]_i_2_n_0 ;
  wire [12:0]\AXI4_Lite_RDATA_1_reg[12]_0 ;
  wire [12:0]\AXI4_Lite_RDATA_1_reg[12]_1 ;
  wire [12:0]\AXI4_Lite_RDATA_1_reg[12]_2 ;
  wire [12:0]\AXI4_Lite_RDATA_1_reg[12]_3 ;
  wire AXI4_Lite_RREADY;
  wire [12:0]AXI4_Lite_WDATA;
  wire [3:0]AXI4_Lite_WSTRB;
  wire AXI4_Lite_WVALID;
  wire [1:0]\FSM_onehot_axi_lite_wstate_reg[2]_0 ;
  wire \FSM_onehot_axi_lite_wstate_reg_n_0_[0] ;
  wire FSM_sequential_axi_lite_rstate_reg_0;
  wire IPCORE_RESETN;
  wire [12:0]Q;
  wire aw_transfer;
  wire axi_lite_rstate_next;
  wire [2:0]axi_lite_wstate_next;
  wire [30:0]data_read;
  wire \data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_2_n_0 ;
  wire [0:0]read_reg_ip_timestamp;
  wire reset;
  wire reset_in;
  wire soft_reset;
  wire soft_reset_i_2_n_0;
  wire soft_reset_i_3_n_0;
  wire soft_reset_i_4_n_0;
  wire strobe_sw;
  wire [2:0]top_addr_sel;
  wire top_rd_enb;
  wire top_wr_enb;
  wire \u_Segmentat_ip_addr_decoder_inst/decode_sel_axi4_stream_video_slave_hporch_1_1 ;
  wire \u_Segmentat_ip_addr_decoder_inst/decode_sel_axi4_stream_video_slave_vporch_1_1 ;
  wire w_transfer;
  wire w_transfer_and_wstrb;
  wire [0:0]\waddr_reg[2]_0 ;
  wire [0:0]\waddr_reg[3]_0 ;
  wire [13:0]waddr_sel;
  wire \wdata_reg[0]_0 ;
  wire [0:0]wr_enb_1_reg_0;
  wire [0:0]wr_enb_1_reg_1;
  wire write_axi_enable;

  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h04)) 
    AXI4_Lite_ARREADY_INST_0
       (.I0(FSM_sequential_axi_lite_rstate_reg_0),
        .I1(\FSM_onehot_axi_lite_wstate_reg_n_0_[0] ),
        .I2(AXI4_Lite_AWVALID),
        .O(AXI4_Lite_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h2)) 
    AXI4_Lite_AWREADY_INST_0
       (.I0(\FSM_onehot_axi_lite_wstate_reg_n_0_[0] ),
        .I1(FSM_sequential_axi_lite_rstate_reg_0),
        .O(AXI4_Lite_AWREADY));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \AXI4_Lite_RDATA_1[0]_i_1 
       (.I0(\AXI4_Lite_RDATA_1[12]_i_3_n_0 ),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_0 [0]),
        .I2(\AXI4_Lite_RDATA_1[0]_i_2_n_0 ),
        .I3(\AXI4_Lite_RDATA_1[0]_i_3_n_0 ),
        .O(data_read[0]));
  LUT6 #(
    .INIT(64'h08000C0008000000)) 
    \AXI4_Lite_RDATA_1[0]_i_2 
       (.I0(\AXI4_Lite_RDATA_1_reg[12]_3 [0]),
        .I1(\AXI4_Lite_RDATA_1[30]_i_3_n_0 ),
        .I2(top_addr_sel[2]),
        .I3(top_addr_sel[0]),
        .I4(top_addr_sel[1]),
        .I5(write_axi_enable),
        .O(\AXI4_Lite_RDATA_1[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000C0A000)) 
    \AXI4_Lite_RDATA_1[0]_i_3 
       (.I0(\AXI4_Lite_RDATA_1_reg[12]_1 [0]),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_2 [0]),
        .I2(\AXI4_Lite_RDATA_1[30]_i_3_n_0 ),
        .I3(top_addr_sel[2]),
        .I4(top_addr_sel[1]),
        .I5(top_addr_sel[0]),
        .O(\AXI4_Lite_RDATA_1[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \AXI4_Lite_RDATA_1[10]_i_1 
       (.I0(\AXI4_Lite_RDATA_1[12]_i_2_n_0 ),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_1 [10]),
        .I2(\AXI4_Lite_RDATA_1_reg[12]_0 [10]),
        .I3(\AXI4_Lite_RDATA_1[12]_i_3_n_0 ),
        .I4(data_read[30]),
        .I5(\AXI4_Lite_RDATA_1[10]_i_2_n_0 ),
        .O(data_read[10]));
  LUT6 #(
    .INIT(64'h00A0000000C00000)) 
    \AXI4_Lite_RDATA_1[10]_i_2 
       (.I0(\AXI4_Lite_RDATA_1_reg[12]_3 [10]),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_2 [10]),
        .I2(\AXI4_Lite_RDATA_1[30]_i_3_n_0 ),
        .I3(top_addr_sel[2]),
        .I4(top_addr_sel[1]),
        .I5(top_addr_sel[0]),
        .O(\AXI4_Lite_RDATA_1[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \AXI4_Lite_RDATA_1[11]_i_1 
       (.I0(\AXI4_Lite_RDATA_1[12]_i_2_n_0 ),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_1 [11]),
        .I2(\AXI4_Lite_RDATA_1_reg[12]_0 [11]),
        .I3(\AXI4_Lite_RDATA_1[12]_i_3_n_0 ),
        .I4(data_read[30]),
        .I5(\AXI4_Lite_RDATA_1[11]_i_2_n_0 ),
        .O(data_read[11]));
  LUT6 #(
    .INIT(64'h00A0000000C00000)) 
    \AXI4_Lite_RDATA_1[11]_i_2 
       (.I0(\AXI4_Lite_RDATA_1_reg[12]_3 [11]),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_2 [11]),
        .I2(\AXI4_Lite_RDATA_1[30]_i_3_n_0 ),
        .I3(top_addr_sel[2]),
        .I4(top_addr_sel[1]),
        .I5(top_addr_sel[0]),
        .O(\AXI4_Lite_RDATA_1[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \AXI4_Lite_RDATA_1[12]_i_1 
       (.I0(\AXI4_Lite_RDATA_1[12]_i_2_n_0 ),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_1 [12]),
        .I2(\AXI4_Lite_RDATA_1_reg[12]_0 [12]),
        .I3(\AXI4_Lite_RDATA_1[12]_i_3_n_0 ),
        .I4(data_read[30]),
        .I5(\AXI4_Lite_RDATA_1[12]_i_4_n_0 ),
        .O(data_read[12]));
  LUT6 #(
    .INIT(64'h0202020000000200)) 
    \AXI4_Lite_RDATA_1[12]_i_2 
       (.I0(\AXI4_Lite_RDATA_1[30]_i_3_n_0 ),
        .I1(top_addr_sel[1]),
        .I2(top_addr_sel[0]),
        .I3(waddr_sel[2]),
        .I4(AXI4_Lite_ARVALID),
        .I5(AXI4_Lite_ARADDR[2]),
        .O(\AXI4_Lite_RDATA_1[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0808080000000800)) 
    \AXI4_Lite_RDATA_1[12]_i_3 
       (.I0(\AXI4_Lite_RDATA_1[30]_i_3_n_0 ),
        .I1(top_addr_sel[0]),
        .I2(top_addr_sel[1]),
        .I3(waddr_sel[2]),
        .I4(AXI4_Lite_ARVALID),
        .I5(AXI4_Lite_ARADDR[2]),
        .O(\AXI4_Lite_RDATA_1[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00A0000000C00000)) 
    \AXI4_Lite_RDATA_1[12]_i_4 
       (.I0(\AXI4_Lite_RDATA_1_reg[12]_3 [12]),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_2 [12]),
        .I2(\AXI4_Lite_RDATA_1[30]_i_3_n_0 ),
        .I3(top_addr_sel[2]),
        .I4(top_addr_sel[1]),
        .I5(top_addr_sel[0]),
        .O(\AXI4_Lite_RDATA_1[12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \AXI4_Lite_RDATA_1[12]_i_5 
       (.I0(AXI4_Lite_ARADDR[2]),
        .I1(AXI4_Lite_ARVALID),
        .I2(waddr_sel[2]),
        .O(top_addr_sel[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \AXI4_Lite_RDATA_1[1]_i_1 
       (.I0(\AXI4_Lite_RDATA_1[12]_i_2_n_0 ),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_1 [1]),
        .I2(\AXI4_Lite_RDATA_1_reg[12]_0 [1]),
        .I3(\AXI4_Lite_RDATA_1[12]_i_3_n_0 ),
        .I4(data_read[30]),
        .I5(\AXI4_Lite_RDATA_1[1]_i_2_n_0 ),
        .O(data_read[1]));
  LUT6 #(
    .INIT(64'h00A0000000C00000)) 
    \AXI4_Lite_RDATA_1[1]_i_2 
       (.I0(\AXI4_Lite_RDATA_1_reg[12]_3 [1]),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_2 [1]),
        .I2(\AXI4_Lite_RDATA_1[30]_i_3_n_0 ),
        .I3(top_addr_sel[2]),
        .I4(top_addr_sel[1]),
        .I5(top_addr_sel[0]),
        .O(\AXI4_Lite_RDATA_1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \AXI4_Lite_RDATA_1[2]_i_1 
       (.I0(\AXI4_Lite_RDATA_1[12]_i_2_n_0 ),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_1 [2]),
        .I2(\AXI4_Lite_RDATA_1_reg[12]_0 [2]),
        .I3(\AXI4_Lite_RDATA_1[12]_i_3_n_0 ),
        .I4(data_read[30]),
        .I5(\AXI4_Lite_RDATA_1[2]_i_2_n_0 ),
        .O(data_read[2]));
  LUT6 #(
    .INIT(64'h00A0000000C00000)) 
    \AXI4_Lite_RDATA_1[2]_i_2 
       (.I0(\AXI4_Lite_RDATA_1_reg[12]_3 [2]),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_2 [2]),
        .I2(\AXI4_Lite_RDATA_1[30]_i_3_n_0 ),
        .I3(top_addr_sel[2]),
        .I4(top_addr_sel[1]),
        .I5(top_addr_sel[0]),
        .O(\AXI4_Lite_RDATA_1[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \AXI4_Lite_RDATA_1[30]_i_1 
       (.I0(AXI4_Lite_AWVALID),
        .I1(AXI4_Lite_ARVALID),
        .I2(FSM_sequential_axi_lite_rstate_reg_0),
        .I3(\FSM_onehot_axi_lite_wstate_reg_n_0_[0] ),
        .O(top_rd_enb));
  LUT6 #(
    .INIT(64'h8880008000000000)) 
    \AXI4_Lite_RDATA_1[30]_i_2 
       (.I0(\AXI4_Lite_RDATA_1[30]_i_3_n_0 ),
        .I1(\AXI4_Lite_RDATA_1[30]_i_4_n_0 ),
        .I2(waddr_sel[2]),
        .I3(AXI4_Lite_ARVALID),
        .I4(AXI4_Lite_ARADDR[2]),
        .I5(read_reg_ip_timestamp),
        .O(data_read[30]));
  LUT6 #(
    .INIT(64'h0000FFFF00000008)) 
    \AXI4_Lite_RDATA_1[30]_i_3 
       (.I0(\AXI4_Lite_RDATA_1[30]_i_5_n_0 ),
        .I1(AXI4_Lite_ARVALID),
        .I2(AXI4_Lite_ARADDR[3]),
        .I3(AXI4_Lite_ARADDR[4]),
        .I4(\AXI4_Lite_RDATA_1[30]_i_6_n_0 ),
        .I5(\AXI4_Lite_RDATA_1[30]_i_7_n_0 ),
        .O(\AXI4_Lite_RDATA_1[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \AXI4_Lite_RDATA_1[30]_i_4 
       (.I0(waddr_sel[1]),
        .I1(AXI4_Lite_ARADDR[1]),
        .I2(waddr_sel[0]),
        .I3(AXI4_Lite_ARVALID),
        .I4(AXI4_Lite_ARADDR[0]),
        .O(\AXI4_Lite_RDATA_1[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \AXI4_Lite_RDATA_1[30]_i_5 
       (.I0(AXI4_Lite_ARADDR[5]),
        .I1(AXI4_Lite_ARADDR[6]),
        .I2(AXI4_Lite_ARADDR[7]),
        .I3(AXI4_Lite_ARADDR[8]),
        .I4(AXI4_Lite_ARADDR[10]),
        .I5(AXI4_Lite_ARADDR[9]),
        .O(\AXI4_Lite_RDATA_1[30]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFF0EEF0)) 
    \AXI4_Lite_RDATA_1[30]_i_6 
       (.I0(AXI4_Lite_ARADDR[13]),
        .I1(AXI4_Lite_ARADDR[11]),
        .I2(soft_reset_i_2_n_0),
        .I3(AXI4_Lite_ARVALID),
        .I4(AXI4_Lite_ARADDR[12]),
        .O(\AXI4_Lite_RDATA_1[30]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \AXI4_Lite_RDATA_1[30]_i_7 
       (.I0(\AXI4_Lite_RDATA_1[30]_i_8_n_0 ),
        .I1(AXI4_Lite_ARVALID),
        .I2(waddr_sel[3]),
        .I3(waddr_sel[4]),
        .O(\AXI4_Lite_RDATA_1[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \AXI4_Lite_RDATA_1[30]_i_8 
       (.I0(waddr_sel[5]),
        .I1(waddr_sel[6]),
        .I2(waddr_sel[7]),
        .I3(waddr_sel[8]),
        .I4(waddr_sel[10]),
        .I5(waddr_sel[9]),
        .O(\AXI4_Lite_RDATA_1[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \AXI4_Lite_RDATA_1[3]_i_1 
       (.I0(\AXI4_Lite_RDATA_1[12]_i_2_n_0 ),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_1 [3]),
        .I2(\AXI4_Lite_RDATA_1_reg[12]_0 [3]),
        .I3(\AXI4_Lite_RDATA_1[12]_i_3_n_0 ),
        .I4(data_read[30]),
        .I5(\AXI4_Lite_RDATA_1[3]_i_2_n_0 ),
        .O(data_read[3]));
  LUT6 #(
    .INIT(64'h00A0000000C00000)) 
    \AXI4_Lite_RDATA_1[3]_i_2 
       (.I0(\AXI4_Lite_RDATA_1_reg[12]_3 [3]),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_2 [3]),
        .I2(\AXI4_Lite_RDATA_1[30]_i_3_n_0 ),
        .I3(top_addr_sel[2]),
        .I4(top_addr_sel[1]),
        .I5(top_addr_sel[0]),
        .O(\AXI4_Lite_RDATA_1[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \AXI4_Lite_RDATA_1[4]_i_1 
       (.I0(\AXI4_Lite_RDATA_1[12]_i_2_n_0 ),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_1 [4]),
        .I2(\AXI4_Lite_RDATA_1_reg[12]_0 [4]),
        .I3(\AXI4_Lite_RDATA_1[12]_i_3_n_0 ),
        .I4(data_read[30]),
        .I5(\AXI4_Lite_RDATA_1[4]_i_2_n_0 ),
        .O(data_read[4]));
  LUT6 #(
    .INIT(64'h00A0000000C00000)) 
    \AXI4_Lite_RDATA_1[4]_i_2 
       (.I0(\AXI4_Lite_RDATA_1_reg[12]_3 [4]),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_2 [4]),
        .I2(\AXI4_Lite_RDATA_1[30]_i_3_n_0 ),
        .I3(top_addr_sel[2]),
        .I4(top_addr_sel[1]),
        .I5(top_addr_sel[0]),
        .O(\AXI4_Lite_RDATA_1[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \AXI4_Lite_RDATA_1[5]_i_1 
       (.I0(\AXI4_Lite_RDATA_1[12]_i_2_n_0 ),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_1 [5]),
        .I2(\AXI4_Lite_RDATA_1_reg[12]_0 [5]),
        .I3(\AXI4_Lite_RDATA_1[12]_i_3_n_0 ),
        .I4(data_read[30]),
        .I5(\AXI4_Lite_RDATA_1[5]_i_2_n_0 ),
        .O(data_read[5]));
  LUT6 #(
    .INIT(64'h00A0000000C00000)) 
    \AXI4_Lite_RDATA_1[5]_i_2 
       (.I0(\AXI4_Lite_RDATA_1_reg[12]_3 [5]),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_2 [5]),
        .I2(\AXI4_Lite_RDATA_1[30]_i_3_n_0 ),
        .I3(top_addr_sel[2]),
        .I4(top_addr_sel[1]),
        .I5(top_addr_sel[0]),
        .O(\AXI4_Lite_RDATA_1[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \AXI4_Lite_RDATA_1[6]_i_1 
       (.I0(\AXI4_Lite_RDATA_1[12]_i_2_n_0 ),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_1 [6]),
        .I2(\AXI4_Lite_RDATA_1_reg[12]_0 [6]),
        .I3(\AXI4_Lite_RDATA_1[12]_i_3_n_0 ),
        .I4(data_read[30]),
        .I5(\AXI4_Lite_RDATA_1[6]_i_2_n_0 ),
        .O(data_read[6]));
  LUT6 #(
    .INIT(64'h00A0000000C00000)) 
    \AXI4_Lite_RDATA_1[6]_i_2 
       (.I0(\AXI4_Lite_RDATA_1_reg[12]_3 [6]),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_2 [6]),
        .I2(\AXI4_Lite_RDATA_1[30]_i_3_n_0 ),
        .I3(top_addr_sel[2]),
        .I4(top_addr_sel[1]),
        .I5(top_addr_sel[0]),
        .O(\AXI4_Lite_RDATA_1[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \AXI4_Lite_RDATA_1[7]_i_1 
       (.I0(\AXI4_Lite_RDATA_1[12]_i_2_n_0 ),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_1 [7]),
        .I2(\AXI4_Lite_RDATA_1[12]_i_3_n_0 ),
        .I3(\AXI4_Lite_RDATA_1_reg[12]_0 [7]),
        .I4(\AXI4_Lite_RDATA_1[7]_i_2_n_0 ),
        .O(data_read[7]));
  LUT6 #(
    .INIT(64'h00A0000000C00000)) 
    \AXI4_Lite_RDATA_1[7]_i_2 
       (.I0(\AXI4_Lite_RDATA_1_reg[12]_3 [7]),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_2 [7]),
        .I2(\AXI4_Lite_RDATA_1[30]_i_3_n_0 ),
        .I3(top_addr_sel[2]),
        .I4(top_addr_sel[1]),
        .I5(top_addr_sel[0]),
        .O(\AXI4_Lite_RDATA_1[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \AXI4_Lite_RDATA_1[8]_i_1 
       (.I0(\AXI4_Lite_RDATA_1[12]_i_2_n_0 ),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_1 [8]),
        .I2(\AXI4_Lite_RDATA_1[12]_i_3_n_0 ),
        .I3(\AXI4_Lite_RDATA_1_reg[12]_0 [8]),
        .I4(\AXI4_Lite_RDATA_1[8]_i_2_n_0 ),
        .O(data_read[8]));
  LUT6 #(
    .INIT(64'h00A0000000C00000)) 
    \AXI4_Lite_RDATA_1[8]_i_2 
       (.I0(\AXI4_Lite_RDATA_1_reg[12]_3 [8]),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_2 [8]),
        .I2(\AXI4_Lite_RDATA_1[30]_i_3_n_0 ),
        .I3(top_addr_sel[2]),
        .I4(top_addr_sel[1]),
        .I5(top_addr_sel[0]),
        .O(\AXI4_Lite_RDATA_1[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \AXI4_Lite_RDATA_1[9]_i_1 
       (.I0(\AXI4_Lite_RDATA_1[12]_i_2_n_0 ),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_1 [9]),
        .I2(\AXI4_Lite_RDATA_1[12]_i_3_n_0 ),
        .I3(\AXI4_Lite_RDATA_1_reg[12]_0 [9]),
        .I4(\AXI4_Lite_RDATA_1[9]_i_2_n_0 ),
        .O(data_read[9]));
  LUT6 #(
    .INIT(64'h00A0000000C00000)) 
    \AXI4_Lite_RDATA_1[9]_i_2 
       (.I0(\AXI4_Lite_RDATA_1_reg[12]_3 [9]),
        .I1(\AXI4_Lite_RDATA_1_reg[12]_2 [9]),
        .I2(\AXI4_Lite_RDATA_1[30]_i_3_n_0 ),
        .I3(top_addr_sel[2]),
        .I4(top_addr_sel[1]),
        .I5(top_addr_sel[0]),
        .O(\AXI4_Lite_RDATA_1[9]_i_2_n_0 ));
  FDCE \AXI4_Lite_RDATA_1_reg[0] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[0]),
        .Q(AXI4_Lite_RDATA[0]));
  FDCE \AXI4_Lite_RDATA_1_reg[10] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[10]),
        .Q(AXI4_Lite_RDATA[10]));
  FDCE \AXI4_Lite_RDATA_1_reg[11] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[11]),
        .Q(AXI4_Lite_RDATA[11]));
  FDCE \AXI4_Lite_RDATA_1_reg[12] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[12]),
        .Q(AXI4_Lite_RDATA[12]));
  FDCE \AXI4_Lite_RDATA_1_reg[1] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[1]),
        .Q(AXI4_Lite_RDATA[1]));
  FDCE \AXI4_Lite_RDATA_1_reg[2] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[2]),
        .Q(AXI4_Lite_RDATA[2]));
  FDCE \AXI4_Lite_RDATA_1_reg[30] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[30]),
        .Q(AXI4_Lite_RDATA[13]));
  FDCE \AXI4_Lite_RDATA_1_reg[3] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[3]),
        .Q(AXI4_Lite_RDATA[3]));
  FDCE \AXI4_Lite_RDATA_1_reg[4] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[4]),
        .Q(AXI4_Lite_RDATA[4]));
  FDCE \AXI4_Lite_RDATA_1_reg[5] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[5]),
        .Q(AXI4_Lite_RDATA[5]));
  FDCE \AXI4_Lite_RDATA_1_reg[6] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[6]),
        .Q(AXI4_Lite_RDATA[6]));
  FDCE \AXI4_Lite_RDATA_1_reg[7] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[7]),
        .Q(AXI4_Lite_RDATA[7]));
  FDCE \AXI4_Lite_RDATA_1_reg[8] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[8]),
        .Q(AXI4_Lite_RDATA[8]));
  FDCE \AXI4_Lite_RDATA_1_reg[9] 
       (.C(AXI4_Lite_ACLK),
        .CE(top_rd_enb),
        .CLR(reset),
        .D(data_read[9]),
        .Q(AXI4_Lite_RDATA[9]));
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    \FSM_onehot_axi_lite_wstate[0]_i_1 
       (.I0(\FSM_onehot_axi_lite_wstate_reg_n_0_[0] ),
        .I1(FSM_sequential_axi_lite_rstate_reg_0),
        .I2(AXI4_Lite_AWVALID),
        .I3(AXI4_Lite_BREADY),
        .I4(\FSM_onehot_axi_lite_wstate_reg[2]_0 [1]),
        .O(axi_lite_wstate_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \FSM_onehot_axi_lite_wstate[1]_i_1 
       (.I0(AXI4_Lite_AWVALID),
        .I1(\FSM_onehot_axi_lite_wstate_reg_n_0_[0] ),
        .I2(FSM_sequential_axi_lite_rstate_reg_0),
        .I3(AXI4_Lite_WVALID),
        .I4(\FSM_onehot_axi_lite_wstate_reg[2]_0 [0]),
        .O(axi_lite_wstate_next[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_axi_lite_wstate[1]_i_2 
       (.I0(AXI4_Lite_ARESETN),
        .O(reset));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_axi_lite_wstate[2]_i_1 
       (.I0(AXI4_Lite_BREADY),
        .I1(\FSM_onehot_axi_lite_wstate_reg[2]_0 [1]),
        .I2(AXI4_Lite_WVALID),
        .I3(\FSM_onehot_axi_lite_wstate_reg[2]_0 [0]),
        .O(axi_lite_wstate_next[2]));
  (* FSM_ENCODED_STATES = "iSTATE:010,iSTATE0:100,iSTATE1:001" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_axi_lite_wstate_reg[0] 
       (.C(AXI4_Lite_ACLK),
        .CE(1'b1),
        .D(axi_lite_wstate_next[0]),
        .PRE(reset),
        .Q(\FSM_onehot_axi_lite_wstate_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "iSTATE:010,iSTATE0:100,iSTATE1:001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_axi_lite_wstate_reg[1] 
       (.C(AXI4_Lite_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(axi_lite_wstate_next[1]),
        .Q(\FSM_onehot_axi_lite_wstate_reg[2]_0 [0]));
  (* FSM_ENCODED_STATES = "iSTATE:010,iSTATE0:100,iSTATE1:001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_axi_lite_wstate_reg[2] 
       (.C(AXI4_Lite_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(axi_lite_wstate_next[2]),
        .Q(\FSM_onehot_axi_lite_wstate_reg[2]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h50505C50)) 
    FSM_sequential_axi_lite_rstate_i_1
       (.I0(AXI4_Lite_RREADY),
        .I1(\FSM_onehot_axi_lite_wstate_reg_n_0_[0] ),
        .I2(FSM_sequential_axi_lite_rstate_reg_0),
        .I3(AXI4_Lite_ARVALID),
        .I4(AXI4_Lite_AWVALID),
        .O(axi_lite_rstate_next));
  (* FSM_ENCODED_STATES = "iSTATE:0,iSTATE0:1" *) 
  FDCE FSM_sequential_axi_lite_rstate_reg
       (.C(AXI4_Lite_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(axi_lite_rstate_next),
        .Q(FSM_sequential_axi_lite_rstate_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg_axi4_stream_video_slave_hporch_1_1[12]_i_1 
       (.I0(\u_Segmentat_ip_addr_decoder_inst/decode_sel_axi4_stream_video_slave_hporch_1_1 ),
        .I1(top_wr_enb),
        .O(wr_enb_1_reg_1));
  LUT6 #(
    .INIT(64'h000000B800000000)) 
    \data_reg_axi4_stream_video_slave_hporch_1_1[12]_i_2 
       (.I0(AXI4_Lite_ARADDR[2]),
        .I1(AXI4_Lite_ARVALID),
        .I2(waddr_sel[2]),
        .I3(top_addr_sel[0]),
        .I4(top_addr_sel[1]),
        .I5(\AXI4_Lite_RDATA_1[30]_i_3_n_0 ),
        .O(\u_Segmentat_ip_addr_decoder_inst/decode_sel_axi4_stream_video_slave_hporch_1_1 ));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    \data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_1 
       (.I0(\data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_2_n_0 ),
        .I1(waddr_sel[0]),
        .I2(AXI4_Lite_ARVALID),
        .I3(AXI4_Lite_ARADDR[0]),
        .I4(top_addr_sel[1]),
        .I5(top_wr_enb),
        .O(\waddr_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_axi4_stream_video_slave_image_height_1_1[12]_i_2 
       (.I0(AXI4_Lite_ARADDR[1]),
        .I1(AXI4_Lite_ARVALID),
        .I2(waddr_sel[1]),
        .O(top_addr_sel[1]));
  LUT6 #(
    .INIT(64'h0000A80800000000)) 
    \data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_1 
       (.I0(\data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_2_n_0 ),
        .I1(waddr_sel[1]),
        .I2(AXI4_Lite_ARVALID),
        .I3(AXI4_Lite_ARADDR[1]),
        .I4(top_addr_sel[0]),
        .I5(top_wr_enb),
        .O(\waddr_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_2 
       (.I0(\AXI4_Lite_RDATA_1[30]_i_3_n_0 ),
        .I1(waddr_sel[2]),
        .I2(AXI4_Lite_ARVALID),
        .I3(AXI4_Lite_ARADDR[2]),
        .O(\data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_3 
       (.I0(AXI4_Lite_ARADDR[0]),
        .I1(AXI4_Lite_ARVALID),
        .I2(waddr_sel[0]),
        .O(top_addr_sel[0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg_axi4_stream_video_slave_vporch_1_1[12]_i_1 
       (.I0(\u_Segmentat_ip_addr_decoder_inst/decode_sel_axi4_stream_video_slave_vporch_1_1 ),
        .I1(top_wr_enb),
        .O(wr_enb_1_reg_0));
  LUT6 #(
    .INIT(64'h0000B80000000000)) 
    \data_reg_axi4_stream_video_slave_vporch_1_1[12]_i_2 
       (.I0(AXI4_Lite_ARADDR[2]),
        .I1(AXI4_Lite_ARVALID),
        .I2(waddr_sel[2]),
        .I3(top_addr_sel[0]),
        .I4(top_addr_sel[1]),
        .I5(\AXI4_Lite_RDATA_1[30]_i_3_n_0 ),
        .O(\u_Segmentat_ip_addr_decoder_inst/decode_sel_axi4_stream_video_slave_vporch_1_1 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    data_reg_axi_enable_1_1_i_1
       (.I0(Q[0]),
        .I1(top_addr_sel[0]),
        .I2(top_wr_enb),
        .I3(top_addr_sel[1]),
        .I4(\data_reg_axi4_stream_video_slave_image_width_1_1[12]_i_2_n_0 ),
        .I5(write_axi_enable),
        .O(\wdata_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    reset_pipe_i_1
       (.I0(AXI4_Lite_ARESETN),
        .I1(soft_reset),
        .I2(IPCORE_RESETN),
        .O(reset_in));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    soft_reset_i_1
       (.I0(soft_reset_i_2_n_0),
        .I1(Q[0]),
        .I2(waddr_sel[0]),
        .I3(waddr_sel[1]),
        .I4(soft_reset_i_3_n_0),
        .I5(soft_reset_i_4_n_0),
        .O(strobe_sw));
  LUT3 #(
    .INIT(8'hFE)) 
    soft_reset_i_2
       (.I0(waddr_sel[12]),
        .I1(waddr_sel[13]),
        .I2(waddr_sel[11]),
        .O(soft_reset_i_2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    soft_reset_i_3
       (.I0(waddr_sel[5]),
        .I1(waddr_sel[4]),
        .I2(waddr_sel[3]),
        .I3(waddr_sel[2]),
        .O(soft_reset_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    soft_reset_i_4
       (.I0(waddr_sel[6]),
        .I1(waddr_sel[7]),
        .I2(waddr_sel[8]),
        .I3(waddr_sel[9]),
        .I4(waddr_sel[10]),
        .I5(top_wr_enb),
        .O(soft_reset_i_4_n_0));
  FDCE soft_reset_reg
       (.C(AXI4_Lite_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(strobe_sw),
        .Q(soft_reset));
  LUT3 #(
    .INIT(8'h40)) 
    \waddr[15]_i_1 
       (.I0(FSM_sequential_axi_lite_rstate_reg_0),
        .I1(\FSM_onehot_axi_lite_wstate_reg_n_0_[0] ),
        .I2(AXI4_Lite_AWVALID),
        .O(aw_transfer));
  FDCE \waddr_reg[10] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[8]),
        .Q(waddr_sel[8]));
  FDCE \waddr_reg[11] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[9]),
        .Q(waddr_sel[9]));
  FDCE \waddr_reg[12] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[10]),
        .Q(waddr_sel[10]));
  FDCE \waddr_reg[13] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[11]),
        .Q(waddr_sel[11]));
  FDCE \waddr_reg[14] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[12]),
        .Q(waddr_sel[12]));
  FDCE \waddr_reg[15] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[13]),
        .Q(waddr_sel[13]));
  FDCE \waddr_reg[2] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[0]),
        .Q(waddr_sel[0]));
  FDCE \waddr_reg[3] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[1]),
        .Q(waddr_sel[1]));
  FDCE \waddr_reg[4] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[2]),
        .Q(waddr_sel[2]));
  FDCE \waddr_reg[5] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[3]),
        .Q(waddr_sel[3]));
  FDCE \waddr_reg[6] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[4]),
        .Q(waddr_sel[4]));
  FDCE \waddr_reg[7] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[5]),
        .Q(waddr_sel[5]));
  FDCE \waddr_reg[8] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[6]),
        .Q(waddr_sel[6]));
  FDCE \waddr_reg[9] 
       (.C(AXI4_Lite_ACLK),
        .CE(aw_transfer),
        .CLR(reset),
        .D(AXI4_Lite_AWADDR[7]),
        .Q(waddr_sel[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \wdata[12]_i_1 
       (.I0(\FSM_onehot_axi_lite_wstate_reg[2]_0 [0]),
        .I1(AXI4_Lite_WVALID),
        .O(w_transfer));
  FDCE \wdata_reg[0] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[0]),
        .Q(Q[0]));
  FDCE \wdata_reg[10] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[10]),
        .Q(Q[10]));
  FDCE \wdata_reg[11] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[11]),
        .Q(Q[11]));
  FDCE \wdata_reg[12] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[12]),
        .Q(Q[12]));
  FDCE \wdata_reg[1] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[1]),
        .Q(Q[1]));
  FDCE \wdata_reg[2] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[2]),
        .Q(Q[2]));
  FDCE \wdata_reg[3] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[3]),
        .Q(Q[3]));
  FDCE \wdata_reg[4] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[4]),
        .Q(Q[4]));
  FDCE \wdata_reg[5] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[5]),
        .Q(Q[5]));
  FDCE \wdata_reg[6] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[6]),
        .Q(Q[6]));
  FDCE \wdata_reg[7] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[7]),
        .Q(Q[7]));
  FDCE \wdata_reg[8] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[8]),
        .Q(Q[8]));
  FDCE \wdata_reg[9] 
       (.C(AXI4_Lite_ACLK),
        .CE(w_transfer),
        .CLR(reset),
        .D(AXI4_Lite_WDATA[9]),
        .Q(Q[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    wr_enb_1_i_1
       (.I0(AXI4_Lite_WSTRB[2]),
        .I1(AXI4_Lite_WSTRB[3]),
        .I2(AXI4_Lite_WSTRB[0]),
        .I3(AXI4_Lite_WSTRB[1]),
        .I4(\FSM_onehot_axi_lite_wstate_reg[2]_0 [0]),
        .I5(AXI4_Lite_WVALID),
        .O(w_transfer_and_wstrb));
  FDCE wr_enb_1_reg
       (.C(AXI4_Lite_ACLK),
        .CE(1'b1),
        .CLR(reset),
        .D(w_transfer_and_wstrb),
        .Q(top_wr_enb));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_dut" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_dut
   (Color_Space_Converter_out2_vStart,
    user_ctrl_hEnd,
    user_ctrl_vStart,
    validOut_1_reg_rep,
    user_pixel,
    ctrlOut_valid,
    E,
    IPCORE_CLK,
    reset_out,
    top_user_ctrl_valid_1,
    top_user_ctrl_vStart_1,
    top_user_ctrl_hEnd_1,
    \multiOutDelay13_reg_reg[1][24] ,
    \multiOutDelay12_reg_reg[1][24] ,
    \multiOutDelay11_reg_reg[1][24] ,
    \multiOutDelay23_reg_reg[1][24] ,
    \multiOutDelay22_reg_reg[1][24] ,
    \multiOutDelay21_reg_reg[1][24] ,
    \multiOutDelay33_reg_reg[1][24] ,
    \multiOutDelay32_reg_reg[1][24] ,
    \multiOutDelay31_reg_reg[1][24] ,
    \multiOutDelay13_reg_reg[1][0] ,
    \multiOutDelay11_reg_reg[1][0] ,
    \multiOutDelay32_reg_reg[1][0] ,
    \multiOutDelay23_reg_reg[1][0] ,
    \multiOutDelay22_reg_reg[1][0] ,
    \In1Reg_reg[7] ,
    \Delay5_bypass_delay_reg[2][0] ,
    HDL_Counter_out10);
  output Color_Space_Converter_out2_vStart;
  output user_ctrl_hEnd;
  output user_ctrl_vStart;
  output validOut_1_reg_rep;
  output [23:0]user_pixel;
  output ctrlOut_valid;
  input [0:0]E;
  input IPCORE_CLK;
  input reset_out;
  input top_user_ctrl_valid_1;
  input top_user_ctrl_vStart_1;
  input top_user_ctrl_hEnd_1;
  input \multiOutDelay13_reg_reg[1][24] ;
  input \multiOutDelay12_reg_reg[1][24] ;
  input \multiOutDelay11_reg_reg[1][24] ;
  input \multiOutDelay23_reg_reg[1][24] ;
  input \multiOutDelay22_reg_reg[1][24] ;
  input \multiOutDelay21_reg_reg[1][24] ;
  input \multiOutDelay33_reg_reg[1][24] ;
  input \multiOutDelay32_reg_reg[1][24] ;
  input \multiOutDelay31_reg_reg[1][24] ;
  input \multiOutDelay13_reg_reg[1][0] ;
  input \multiOutDelay11_reg_reg[1][0] ;
  input \multiOutDelay32_reg_reg[1][0] ;
  input \multiOutDelay23_reg_reg[1][0] ;
  input \multiOutDelay22_reg_reg[1][0] ;
  input [23:0]\In1Reg_reg[7] ;
  input [0:0]\Delay5_bypass_delay_reg[2][0] ;
  input HDL_Counter_out10;

  wire Color_Space_Converter_out2_vStart;
  wire [0:0]\Delay5_bypass_delay_reg[2][0] ;
  wire [0:0]E;
  wire HDL_Counter_out10;
  wire IPCORE_CLK;
  wire [23:0]\In1Reg_reg[7] ;
  wire ctrlOut_valid;
  wire \multiOutDelay11_reg_reg[1][0] ;
  wire \multiOutDelay11_reg_reg[1][24] ;
  wire \multiOutDelay12_reg_reg[1][24] ;
  wire \multiOutDelay13_reg_reg[1][0] ;
  wire \multiOutDelay13_reg_reg[1][24] ;
  wire \multiOutDelay21_reg_reg[1][24] ;
  wire \multiOutDelay22_reg_reg[1][0] ;
  wire \multiOutDelay22_reg_reg[1][24] ;
  wire \multiOutDelay23_reg_reg[1][0] ;
  wire \multiOutDelay23_reg_reg[1][24] ;
  wire \multiOutDelay31_reg_reg[1][24] ;
  wire \multiOutDelay32_reg_reg[1][0] ;
  wire \multiOutDelay32_reg_reg[1][24] ;
  wire \multiOutDelay33_reg_reg[1][24] ;
  wire reset_out;
  wire top_user_ctrl_hEnd_1;
  wire top_user_ctrl_vStart_1;
  wire top_user_ctrl_valid_1;
  wire user_ctrl_hEnd;
  wire user_ctrl_vStart;
  wire [23:0]user_pixel;
  wire validOut_1_reg_rep;

  system_Segmentat_ip_0_0_Segmentat_ip_src_Segmentation_HW u_Segmentat_ip_src_Segmentation_HW
       (.\Delay5_bypass_delay_reg[2][0] (\Delay5_bypass_delay_reg[2][0] ),
        .E(E),
        .HDL_Counter_out10(HDL_Counter_out10),
        .IPCORE_CLK(IPCORE_CLK),
        .\In1Reg_reg[7] (\In1Reg_reg[7] ),
        .ctrlOut_valid(ctrlOut_valid),
        .\multiOutDelay11_reg_reg[1][0] (\multiOutDelay11_reg_reg[1][0] ),
        .\multiOutDelay11_reg_reg[1][24] (\multiOutDelay11_reg_reg[1][24] ),
        .\multiOutDelay12_reg_reg[1][24] (\multiOutDelay12_reg_reg[1][24] ),
        .\multiOutDelay13_reg_reg[1][0] (\multiOutDelay13_reg_reg[1][0] ),
        .\multiOutDelay13_reg_reg[1][24] (\multiOutDelay13_reg_reg[1][24] ),
        .\multiOutDelay21_reg_reg[1][24] (\multiOutDelay21_reg_reg[1][24] ),
        .\multiOutDelay22_reg_reg[1][0] (\multiOutDelay22_reg_reg[1][0] ),
        .\multiOutDelay22_reg_reg[1][24] (\multiOutDelay22_reg_reg[1][24] ),
        .\multiOutDelay23_reg_reg[1][0] (\multiOutDelay23_reg_reg[1][0] ),
        .\multiOutDelay23_reg_reg[1][24] (\multiOutDelay23_reg_reg[1][24] ),
        .\multiOutDelay31_reg_reg[1][24] (\multiOutDelay31_reg_reg[1][24] ),
        .\multiOutDelay32_reg_reg[1][0] (\multiOutDelay32_reg_reg[1][0] ),
        .\multiOutDelay32_reg_reg[1][24] (\multiOutDelay32_reg_reg[1][24] ),
        .\multiOutDelay33_reg_reg[1][24] (\multiOutDelay33_reg_reg[1][24] ),
        .reset_out(reset_out),
        .top_user_ctrl_hEnd_1(top_user_ctrl_hEnd_1),
        .top_user_ctrl_vStart_1(top_user_ctrl_vStart_1),
        .top_user_ctrl_valid_1(top_user_ctrl_valid_1),
        .user_ctrl_hEnd(user_ctrl_hEnd),
        .user_ctrl_vStart(user_ctrl_vStart),
        .user_pixel(user_pixel),
        .\vStart_reg_reg[7] (Color_Space_Converter_out2_vStart),
        .validOut_1_reg_rep(validOut_1_reg_rep));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_fifo_data" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_fifo_data
   (out_valid,
    cond54,
    p_7_in,
    D,
    Q,
    stream_in_user_valid,
    AXI4_Stream_Video_Slave_TREADY,
    IPCORE_CLK,
    reset_out,
    fifo_rd_ack,
    stream_in_user_sof,
    stream_in_user_eol,
    \data_buf_delay_1_reg[23] ,
    AXI4_Stream_Video_Slave_TVALID,
    AXI4_Stream_Video_Slave_TDATA);
  output out_valid;
  output cond54;
  output p_7_in;
  output [23:0]D;
  output [23:0]Q;
  output stream_in_user_valid;
  output AXI4_Stream_Video_Slave_TREADY;
  input IPCORE_CLK;
  input reset_out;
  input fifo_rd_ack;
  input stream_in_user_sof;
  input stream_in_user_eol;
  input [23:0]\data_buf_delay_1_reg[23] ;
  input AXI4_Stream_Video_Slave_TVALID;
  input [23:0]AXI4_Stream_Video_Slave_TDATA;

  wire [23:0]AXI4_Stream_Video_Slave_TDATA;
  wire AXI4_Stream_Video_Slave_TREADY;
  wire AXI4_Stream_Video_Slave_TVALID;
  wire [23:0]D;
  wire IPCORE_CLK;
  wire [23:0]Q;
  wire Q_next;
  wire Q_next_1;
  wire \cache_data_reg_n_0_[0] ;
  wire \cache_data_reg_n_0_[10] ;
  wire \cache_data_reg_n_0_[11] ;
  wire \cache_data_reg_n_0_[12] ;
  wire \cache_data_reg_n_0_[13] ;
  wire \cache_data_reg_n_0_[14] ;
  wire \cache_data_reg_n_0_[15] ;
  wire \cache_data_reg_n_0_[16] ;
  wire \cache_data_reg_n_0_[17] ;
  wire \cache_data_reg_n_0_[18] ;
  wire \cache_data_reg_n_0_[19] ;
  wire \cache_data_reg_n_0_[1] ;
  wire \cache_data_reg_n_0_[20] ;
  wire \cache_data_reg_n_0_[21] ;
  wire \cache_data_reg_n_0_[22] ;
  wire \cache_data_reg_n_0_[23] ;
  wire \cache_data_reg_n_0_[2] ;
  wire \cache_data_reg_n_0_[3] ;
  wire \cache_data_reg_n_0_[4] ;
  wire \cache_data_reg_n_0_[5] ;
  wire \cache_data_reg_n_0_[6] ;
  wire \cache_data_reg_n_0_[7] ;
  wire \cache_data_reg_n_0_[8] ;
  wire \cache_data_reg_n_0_[9] ;
  wire cache_valid;
  wire cache_wr_en;
  wire cond54;
  wire [23:0]\data_buf_delay_1_reg[23] ;
  wire [23:0]data_int;
  wire \fifo_back_indx[0]_i_1_n_0 ;
  wire \fifo_back_indx[1]_i_1_n_0 ;
  wire \fifo_back_indx_reg_n_0_[0] ;
  wire \fifo_back_indx_reg_n_0_[1] ;
  wire \fifo_front_indx[0]_i_1_n_0 ;
  wire \fifo_front_indx[1]_i_1_n_0 ;
  wire \fifo_front_indx_reg_n_0_[0] ;
  wire \fifo_front_indx_reg_n_0_[1] ;
  wire fifo_rd_ack;
  wire fifo_read_enable;
  wire \fifo_sample_count[0]_i_1_n_0 ;
  wire \fifo_sample_count[1]_i_1_n_0 ;
  wire \fifo_sample_count[2]_i_1_n_0 ;
  wire \fifo_sample_count_reg_n_0_[0] ;
  wire \fifo_sample_count_reg_n_0_[1] ;
  wire \fifo_sample_count_reg_n_0_[2] ;
  wire fifo_valid;
  wire fifo_valid_i_2__1_n_0;
  wire out_valid;
  wire out_valid_i_1__3_n_0;
  wire out_wr_en;
  wire p_7_in;
  wire reset_out;
  wire stream_in_user_eol;
  wire stream_in_user_sof;
  wire stream_in_user_valid;
  wire u_Segmentat_ip_fifo_data_classic_ram_n_0;
  wire u_Segmentat_ip_fifo_data_classic_ram_n_1;
  wire u_Segmentat_ip_fifo_data_classic_ram_n_10;
  wire u_Segmentat_ip_fifo_data_classic_ram_n_11;
  wire u_Segmentat_ip_fifo_data_classic_ram_n_12;
  wire u_Segmentat_ip_fifo_data_classic_ram_n_13;
  wire u_Segmentat_ip_fifo_data_classic_ram_n_14;
  wire u_Segmentat_ip_fifo_data_classic_ram_n_15;
  wire u_Segmentat_ip_fifo_data_classic_ram_n_16;
  wire u_Segmentat_ip_fifo_data_classic_ram_n_17;
  wire u_Segmentat_ip_fifo_data_classic_ram_n_18;
  wire u_Segmentat_ip_fifo_data_classic_ram_n_19;
  wire u_Segmentat_ip_fifo_data_classic_ram_n_2;
  wire u_Segmentat_ip_fifo_data_classic_ram_n_20;
  wire u_Segmentat_ip_fifo_data_classic_ram_n_21;
  wire u_Segmentat_ip_fifo_data_classic_ram_n_22;
  wire u_Segmentat_ip_fifo_data_classic_ram_n_23;
  wire u_Segmentat_ip_fifo_data_classic_ram_n_3;
  wire u_Segmentat_ip_fifo_data_classic_ram_n_4;
  wire u_Segmentat_ip_fifo_data_classic_ram_n_5;
  wire u_Segmentat_ip_fifo_data_classic_ram_n_6;
  wire u_Segmentat_ip_fifo_data_classic_ram_n_7;
  wire u_Segmentat_ip_fifo_data_classic_ram_n_8;
  wire u_Segmentat_ip_fifo_data_classic_ram_n_9;
  wire w_d1;
  wire [23:0]w_d2;
  wire [23:0]w_out;

  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    AXI4_Stream_Video_Slave_TREADY_INST_0
       (.I0(\fifo_sample_count_reg_n_0_[1] ),
        .I1(\fifo_sample_count_reg_n_0_[0] ),
        .I2(\fifo_sample_count_reg_n_0_[2] ),
        .O(AXI4_Stream_Video_Slave_TREADY));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \Out_1[23]_i_1 
       (.I0(fifo_valid),
        .I1(cache_valid),
        .I2(fifo_rd_ack),
        .I3(out_valid),
        .O(out_wr_en));
  FDCE \Out_1_reg[0] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_data_classic_ram_n_23),
        .Q(Q[0]));
  FDCE \Out_1_reg[10] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_data_classic_ram_n_13),
        .Q(Q[10]));
  FDCE \Out_1_reg[11] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_data_classic_ram_n_12),
        .Q(Q[11]));
  FDCE \Out_1_reg[12] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_data_classic_ram_n_11),
        .Q(Q[12]));
  FDCE \Out_1_reg[13] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_data_classic_ram_n_10),
        .Q(Q[13]));
  FDCE \Out_1_reg[14] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_data_classic_ram_n_9),
        .Q(Q[14]));
  FDCE \Out_1_reg[15] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_data_classic_ram_n_8),
        .Q(Q[15]));
  FDCE \Out_1_reg[16] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_data_classic_ram_n_7),
        .Q(Q[16]));
  FDCE \Out_1_reg[17] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_data_classic_ram_n_6),
        .Q(Q[17]));
  FDCE \Out_1_reg[18] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_data_classic_ram_n_5),
        .Q(Q[18]));
  FDCE \Out_1_reg[19] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_data_classic_ram_n_4),
        .Q(Q[19]));
  FDCE \Out_1_reg[1] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_data_classic_ram_n_22),
        .Q(Q[1]));
  FDCE \Out_1_reg[20] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_data_classic_ram_n_3),
        .Q(Q[20]));
  FDCE \Out_1_reg[21] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_data_classic_ram_n_2),
        .Q(Q[21]));
  FDCE \Out_1_reg[22] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_data_classic_ram_n_1),
        .Q(Q[22]));
  FDCE \Out_1_reg[23] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_data_classic_ram_n_0),
        .Q(Q[23]));
  FDCE \Out_1_reg[2] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_data_classic_ram_n_21),
        .Q(Q[2]));
  FDCE \Out_1_reg[3] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_data_classic_ram_n_20),
        .Q(Q[3]));
  FDCE \Out_1_reg[4] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_data_classic_ram_n_19),
        .Q(Q[4]));
  FDCE \Out_1_reg[5] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_data_classic_ram_n_18),
        .Q(Q[5]));
  FDCE \Out_1_reg[6] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_data_classic_ram_n_17),
        .Q(Q[6]));
  FDCE \Out_1_reg[7] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_data_classic_ram_n_16),
        .Q(Q[7]));
  FDCE \Out_1_reg[8] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_data_classic_ram_n_15),
        .Q(Q[8]));
  FDCE \Out_1_reg[9] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_data_classic_ram_n_14),
        .Q(Q[9]));
  LUT4 #(
    .INIT(16'h8288)) 
    \cache_data[23]_i_1 
       (.I0(fifo_valid),
        .I1(cache_valid),
        .I2(fifo_rd_ack),
        .I3(out_valid),
        .O(cache_wr_en));
  FDCE \cache_data_reg[0] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[0]),
        .Q(\cache_data_reg_n_0_[0] ));
  FDCE \cache_data_reg[10] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[10]),
        .Q(\cache_data_reg_n_0_[10] ));
  FDCE \cache_data_reg[11] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[11]),
        .Q(\cache_data_reg_n_0_[11] ));
  FDCE \cache_data_reg[12] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[12]),
        .Q(\cache_data_reg_n_0_[12] ));
  FDCE \cache_data_reg[13] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[13]),
        .Q(\cache_data_reg_n_0_[13] ));
  FDCE \cache_data_reg[14] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[14]),
        .Q(\cache_data_reg_n_0_[14] ));
  FDCE \cache_data_reg[15] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[15]),
        .Q(\cache_data_reg_n_0_[15] ));
  FDCE \cache_data_reg[16] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[16]),
        .Q(\cache_data_reg_n_0_[16] ));
  FDCE \cache_data_reg[17] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[17]),
        .Q(\cache_data_reg_n_0_[17] ));
  FDCE \cache_data_reg[18] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[18]),
        .Q(\cache_data_reg_n_0_[18] ));
  FDCE \cache_data_reg[19] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[19]),
        .Q(\cache_data_reg_n_0_[19] ));
  FDCE \cache_data_reg[1] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[1]),
        .Q(\cache_data_reg_n_0_[1] ));
  FDCE \cache_data_reg[20] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[20]),
        .Q(\cache_data_reg_n_0_[20] ));
  FDCE \cache_data_reg[21] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[21]),
        .Q(\cache_data_reg_n_0_[21] ));
  FDCE \cache_data_reg[22] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[22]),
        .Q(\cache_data_reg_n_0_[22] ));
  FDCE \cache_data_reg[23] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[23]),
        .Q(\cache_data_reg_n_0_[23] ));
  FDCE \cache_data_reg[2] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[2]),
        .Q(\cache_data_reg_n_0_[2] ));
  FDCE \cache_data_reg[3] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[3]),
        .Q(\cache_data_reg_n_0_[3] ));
  FDCE \cache_data_reg[4] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[4]),
        .Q(\cache_data_reg_n_0_[4] ));
  FDCE \cache_data_reg[5] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[5]),
        .Q(\cache_data_reg_n_0_[5] ));
  FDCE \cache_data_reg[6] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[6]),
        .Q(\cache_data_reg_n_0_[6] ));
  FDCE \cache_data_reg[7] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[7]),
        .Q(\cache_data_reg_n_0_[7] ));
  FDCE \cache_data_reg[8] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[8]),
        .Q(\cache_data_reg_n_0_[8] ));
  FDCE \cache_data_reg[9] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[9]),
        .Q(\cache_data_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hF220)) 
    cache_valid_i_1__1
       (.I0(out_valid),
        .I1(fifo_rd_ack),
        .I2(cache_valid),
        .I3(fifo_valid),
        .O(Q_next));
  FDCE cache_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(Q_next),
        .Q(cache_valid));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h80)) 
    cond10_i_1
       (.I0(out_valid),
        .I1(fifo_rd_ack),
        .I2(stream_in_user_sof),
        .O(cond54));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_buf_delay_1[0]_i_1 
       (.I0(Q[0]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(\data_buf_delay_1_reg[23] [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_buf_delay_1[10]_i_1 
       (.I0(Q[10]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(\data_buf_delay_1_reg[23] [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_buf_delay_1[11]_i_1 
       (.I0(Q[11]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(\data_buf_delay_1_reg[23] [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_buf_delay_1[12]_i_1 
       (.I0(Q[12]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(\data_buf_delay_1_reg[23] [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_buf_delay_1[13]_i_1 
       (.I0(Q[13]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(\data_buf_delay_1_reg[23] [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_buf_delay_1[14]_i_1 
       (.I0(Q[14]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(\data_buf_delay_1_reg[23] [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_buf_delay_1[15]_i_1 
       (.I0(Q[15]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(\data_buf_delay_1_reg[23] [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_buf_delay_1[16]_i_1 
       (.I0(Q[16]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(\data_buf_delay_1_reg[23] [16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_buf_delay_1[17]_i_1 
       (.I0(Q[17]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(\data_buf_delay_1_reg[23] [17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_buf_delay_1[18]_i_1 
       (.I0(Q[18]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(\data_buf_delay_1_reg[23] [18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_buf_delay_1[19]_i_1 
       (.I0(Q[19]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(\data_buf_delay_1_reg[23] [19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_buf_delay_1[1]_i_1 
       (.I0(Q[1]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(\data_buf_delay_1_reg[23] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_buf_delay_1[20]_i_1 
       (.I0(Q[20]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(\data_buf_delay_1_reg[23] [20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_buf_delay_1[21]_i_1 
       (.I0(Q[21]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(\data_buf_delay_1_reg[23] [21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_buf_delay_1[22]_i_1 
       (.I0(Q[22]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(\data_buf_delay_1_reg[23] [22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_buf_delay_1[23]_i_1 
       (.I0(Q[23]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(\data_buf_delay_1_reg[23] [23]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_buf_delay_1[2]_i_1 
       (.I0(Q[2]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(\data_buf_delay_1_reg[23] [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_buf_delay_1[3]_i_1 
       (.I0(Q[3]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(\data_buf_delay_1_reg[23] [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_buf_delay_1[4]_i_1 
       (.I0(Q[4]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(\data_buf_delay_1_reg[23] [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_buf_delay_1[5]_i_1 
       (.I0(Q[5]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(\data_buf_delay_1_reg[23] [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_buf_delay_1[6]_i_1 
       (.I0(Q[6]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(\data_buf_delay_1_reg[23] [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_buf_delay_1[7]_i_1 
       (.I0(Q[7]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(\data_buf_delay_1_reg[23] [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_buf_delay_1[8]_i_1 
       (.I0(Q[8]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(\data_buf_delay_1_reg[23] [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_buf_delay_1[9]_i_1 
       (.I0(Q[9]),
        .I1(fifo_rd_ack),
        .I2(out_valid),
        .I3(\data_buf_delay_1_reg[23] [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \fifo_back_indx[0]_i_1 
       (.I0(\fifo_sample_count_reg_n_0_[2] ),
        .I1(\fifo_sample_count_reg_n_0_[0] ),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(AXI4_Stream_Video_Slave_TVALID),
        .I4(\fifo_back_indx_reg_n_0_[0] ),
        .O(\fifo_back_indx[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h777F777788808888)) 
    \fifo_back_indx[1]_i_1 
       (.I0(\fifo_back_indx_reg_n_0_[0] ),
        .I1(AXI4_Stream_Video_Slave_TVALID),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_sample_count_reg_n_0_[0] ),
        .I4(\fifo_sample_count_reg_n_0_[2] ),
        .I5(\fifo_back_indx_reg_n_0_[1] ),
        .O(\fifo_back_indx[1]_i_1_n_0 ));
  FDCE \fifo_back_indx_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_back_indx[0]_i_1_n_0 ),
        .Q(\fifo_back_indx_reg_n_0_[0] ));
  FDCE \fifo_back_indx_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_back_indx[1]_i_1_n_0 ),
        .Q(\fifo_back_indx_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_front_indx[0]_i_1 
       (.I0(fifo_read_enable),
        .I1(\fifo_front_indx_reg_n_0_[0] ),
        .O(\fifo_front_indx[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_front_indx[1]_i_1 
       (.I0(\fifo_front_indx_reg_n_0_[0] ),
        .I1(fifo_read_enable),
        .I2(\fifo_front_indx_reg_n_0_[1] ),
        .O(\fifo_front_indx[1]_i_1_n_0 ));
  FDCE \fifo_front_indx_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_front_indx[0]_i_1_n_0 ),
        .Q(\fifo_front_indx_reg_n_0_[0] ));
  FDCE \fifo_front_indx_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_front_indx[1]_i_1_n_0 ),
        .Q(\fifo_front_indx_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hF00F2FD0)) 
    \fifo_sample_count[0]_i_1 
       (.I0(\fifo_sample_count_reg_n_0_[2] ),
        .I1(\fifo_sample_count_reg_n_0_[1] ),
        .I2(AXI4_Stream_Video_Slave_TVALID),
        .I3(fifo_read_enable),
        .I4(\fifo_sample_count_reg_n_0_[0] ),
        .O(\fifo_sample_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hB4DAB4D2)) 
    \fifo_sample_count[1]_i_1 
       (.I0(fifo_read_enable),
        .I1(AXI4_Stream_Video_Slave_TVALID),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_sample_count_reg_n_0_[0] ),
        .I4(\fifo_sample_count_reg_n_0_[2] ),
        .O(\fifo_sample_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hBFF54002)) 
    \fifo_sample_count[2]_i_1 
       (.I0(fifo_read_enable),
        .I1(AXI4_Stream_Video_Slave_TVALID),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_sample_count_reg_n_0_[0] ),
        .I4(\fifo_sample_count_reg_n_0_[2] ),
        .O(\fifo_sample_count[2]_i_1_n_0 ));
  FDCE \fifo_sample_count_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_sample_count[0]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[0] ));
  FDCE \fifo_sample_count_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_sample_count[1]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[1] ));
  FDCE \fifo_sample_count_reg[2] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_sample_count[2]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'h7FFF7FFF7FFF4000)) 
    fifo_valid_i_1__1
       (.I0(fifo_rd_ack),
        .I1(fifo_valid),
        .I2(cache_valid),
        .I3(out_valid),
        .I4(fifo_valid_i_2__1_n_0),
        .I5(\fifo_sample_count_reg_n_0_[2] ),
        .O(Q_next_1));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hE)) 
    fifo_valid_i_2__1
       (.I0(\fifo_sample_count_reg_n_0_[1] ),
        .I1(\fifo_sample_count_reg_n_0_[0] ),
        .O(fifo_valid_i_2__1_n_0));
  FDCE fifo_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(Q_next_1),
        .Q(fifo_valid));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h80)) 
    hend_output_i_1
       (.I0(out_valid),
        .I1(fifo_rd_ack),
        .I2(stream_in_user_eol),
        .O(p_7_in));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    out_valid_i_1__3
       (.I0(cache_valid),
        .I1(fifo_valid),
        .I2(out_valid),
        .I3(fifo_rd_ack),
        .O(out_valid_i_1__3_n_0));
  FDCE out_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(out_valid_i_1__3_n_0),
        .Q(out_valid));
  system_Segmentat_ip_0_0_Segmentat_ip_SimpleDualPortRAM_generic u_Segmentat_ip_fifo_data_classic_ram
       (.ADDRA({\fifo_front_indx_reg_n_0_[1] ,\fifo_front_indx_reg_n_0_[0] }),
        .ADDRD({\fifo_back_indx_reg_n_0_[1] ,\fifo_back_indx_reg_n_0_[0] }),
        .AXI4_Stream_Video_Slave_TDATA(AXI4_Stream_Video_Slave_TDATA),
        .AXI4_Stream_Video_Slave_TVALID(AXI4_Stream_Video_Slave_TVALID),
        .D({u_Segmentat_ip_fifo_data_classic_ram_n_0,u_Segmentat_ip_fifo_data_classic_ram_n_1,u_Segmentat_ip_fifo_data_classic_ram_n_2,u_Segmentat_ip_fifo_data_classic_ram_n_3,u_Segmentat_ip_fifo_data_classic_ram_n_4,u_Segmentat_ip_fifo_data_classic_ram_n_5,u_Segmentat_ip_fifo_data_classic_ram_n_6,u_Segmentat_ip_fifo_data_classic_ram_n_7,u_Segmentat_ip_fifo_data_classic_ram_n_8,u_Segmentat_ip_fifo_data_classic_ram_n_9,u_Segmentat_ip_fifo_data_classic_ram_n_10,u_Segmentat_ip_fifo_data_classic_ram_n_11,u_Segmentat_ip_fifo_data_classic_ram_n_12,u_Segmentat_ip_fifo_data_classic_ram_n_13,u_Segmentat_ip_fifo_data_classic_ram_n_14,u_Segmentat_ip_fifo_data_classic_ram_n_15,u_Segmentat_ip_fifo_data_classic_ram_n_16,u_Segmentat_ip_fifo_data_classic_ram_n_17,u_Segmentat_ip_fifo_data_classic_ram_n_18,u_Segmentat_ip_fifo_data_classic_ram_n_19,u_Segmentat_ip_fifo_data_classic_ram_n_20,u_Segmentat_ip_fifo_data_classic_ram_n_21,u_Segmentat_ip_fifo_data_classic_ram_n_22,u_Segmentat_ip_fifo_data_classic_ram_n_23}),
        .IPCORE_CLK(IPCORE_CLK),
        .\Out_1_reg[23] (w_d2),
        .Q({\cache_data_reg_n_0_[23] ,\cache_data_reg_n_0_[22] ,\cache_data_reg_n_0_[21] ,\cache_data_reg_n_0_[20] ,\cache_data_reg_n_0_[19] ,\cache_data_reg_n_0_[18] ,\cache_data_reg_n_0_[17] ,\cache_data_reg_n_0_[16] ,\cache_data_reg_n_0_[15] ,\cache_data_reg_n_0_[14] ,\cache_data_reg_n_0_[13] ,\cache_data_reg_n_0_[12] ,\cache_data_reg_n_0_[11] ,\cache_data_reg_n_0_[10] ,\cache_data_reg_n_0_[9] ,\cache_data_reg_n_0_[8] ,\cache_data_reg_n_0_[7] ,\cache_data_reg_n_0_[6] ,\cache_data_reg_n_0_[5] ,\cache_data_reg_n_0_[4] ,\cache_data_reg_n_0_[3] ,\cache_data_reg_n_0_[2] ,\cache_data_reg_n_0_[1] ,\cache_data_reg_n_0_[0] }),
        .cache_valid(cache_valid),
        .\data_int_reg[1]_0 (\fifo_sample_count_reg_n_0_[1] ),
        .\data_int_reg[1]_1 (\fifo_sample_count_reg_n_0_[0] ),
        .\data_int_reg[1]_2 (\fifo_sample_count_reg_n_0_[2] ),
        .\data_int_reg[23]_0 (data_int),
        .\data_int_reg[23]_1 (w_out),
        .w_d1(w_d1));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    valid_reg_i_1
       (.I0(fifo_rd_ack),
        .I1(out_valid),
        .O(stream_in_user_valid));
  LUT6 #(
    .INIT(64'h7F7F7F7F7F7F7F00)) 
    w_d1_i_1__1
       (.I0(fifo_valid),
        .I1(cache_valid),
        .I2(out_valid),
        .I3(\fifo_sample_count_reg_n_0_[2] ),
        .I4(\fifo_sample_count_reg_n_0_[1] ),
        .I5(\fifo_sample_count_reg_n_0_[0] ),
        .O(fifo_read_enable));
  FDCE w_d1_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(fifo_read_enable),
        .Q(w_d1));
  FDCE \w_d2_reg[0] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[0]),
        .Q(w_d2[0]));
  FDCE \w_d2_reg[10] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[10]),
        .Q(w_d2[10]));
  FDCE \w_d2_reg[11] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[11]),
        .Q(w_d2[11]));
  FDCE \w_d2_reg[12] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[12]),
        .Q(w_d2[12]));
  FDCE \w_d2_reg[13] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[13]),
        .Q(w_d2[13]));
  FDCE \w_d2_reg[14] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[14]),
        .Q(w_d2[14]));
  FDCE \w_d2_reg[15] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[15]),
        .Q(w_d2[15]));
  FDCE \w_d2_reg[16] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[16]),
        .Q(w_d2[16]));
  FDCE \w_d2_reg[17] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[17]),
        .Q(w_d2[17]));
  FDCE \w_d2_reg[18] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[18]),
        .Q(w_d2[18]));
  FDCE \w_d2_reg[19] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[19]),
        .Q(w_d2[19]));
  FDCE \w_d2_reg[1] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[1]),
        .Q(w_d2[1]));
  FDCE \w_d2_reg[20] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[20]),
        .Q(w_d2[20]));
  FDCE \w_d2_reg[21] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[21]),
        .Q(w_d2[21]));
  FDCE \w_d2_reg[22] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[22]),
        .Q(w_d2[22]));
  FDCE \w_d2_reg[23] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[23]),
        .Q(w_d2[23]));
  FDCE \w_d2_reg[2] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[2]),
        .Q(w_d2[2]));
  FDCE \w_d2_reg[3] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[3]),
        .Q(w_d2[3]));
  FDCE \w_d2_reg[4] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[4]),
        .Q(w_d2[4]));
  FDCE \w_d2_reg[5] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[5]),
        .Q(w_d2[5]));
  FDCE \w_d2_reg[6] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[6]),
        .Q(w_d2[6]));
  FDCE \w_d2_reg[7] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[7]),
        .Q(w_d2[7]));
  FDCE \w_d2_reg[8] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[8]),
        .Q(w_d2[8]));
  FDCE \w_d2_reg[9] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[9]),
        .Q(w_d2[9]));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_fifo_data_OUT" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_fifo_data_OUT
   (out_valid_reg_0,
    \fifo_sample_count_reg[2]_0 ,
    auto_ready_axi4_stream_video_master,
    \fifo_sample_count_reg[1]_0 ,
    AXI4_Stream_Video_Master_TDATA,
    IPCORE_CLK,
    reset_out,
    AXI4_Stream_Video_Master_TREADY,
    ctrlOut_valid,
    \fifo_back_indx_reg[0]_0 ,
    user_pixel);
  output out_valid_reg_0;
  output \fifo_sample_count_reg[2]_0 ;
  output auto_ready_axi4_stream_video_master;
  output \fifo_sample_count_reg[1]_0 ;
  output [31:0]AXI4_Stream_Video_Master_TDATA;
  input IPCORE_CLK;
  input reset_out;
  input AXI4_Stream_Video_Master_TREADY;
  input ctrlOut_valid;
  input \fifo_back_indx_reg[0]_0 ;
  input [23:0]user_pixel;

  wire [31:0]AXI4_Stream_Video_Master_TDATA;
  wire AXI4_Stream_Video_Master_TREADY;
  wire IPCORE_CLK;
  wire Q_next;
  wire Q_next_1;
  wire auto_ready_axi4_stream_video_master;
  wire [31:0]cache_data;
  wire cache_valid;
  wire cache_wr_en;
  wire ctrlOut_valid;
  wire [31:0]data_int;
  wire [31:0]data_out_next;
  wire \fifo_back_indx[0]_i_1_n_0 ;
  wire \fifo_back_indx[1]_i_1_n_0 ;
  wire \fifo_back_indx_reg[0]_0 ;
  wire \fifo_front_indx[0]_i_1_n_0 ;
  wire \fifo_front_indx[1]_i_1_n_0 ;
  wire \fifo_sample_count[0]_i_1_n_0 ;
  wire \fifo_sample_count[1]_i_1_n_0 ;
  wire \fifo_sample_count[2]_i_1_n_0 ;
  wire \fifo_sample_count_reg[1]_0 ;
  wire \fifo_sample_count_reg[2]_0 ;
  wire \fifo_sample_count_reg_n_0_[0] ;
  wire \fifo_sample_count_reg_n_0_[1] ;
  wire fifo_valid;
  wire fifo_valid_i_2__2_n_0;
  wire out_valid_i_1__4_n_0;
  wire out_valid_reg_0;
  wire out_wr_en;
  wire [1:0]rd_addr;
  wire reset_out;
  wire [23:0]user_pixel;
  wire w_d1;
  wire w_d1_i_1__2_n_0;
  wire [31:0]w_d2;
  wire [31:0]w_out;
  wire w_we;
  wire [1:0]wr_addr;

  LUT4 #(
    .INIT(16'hE0EE)) 
    \Out_1[31]_i_1 
       (.I0(fifo_valid),
        .I1(cache_valid),
        .I2(AXI4_Stream_Video_Master_TREADY),
        .I3(out_valid_reg_0),
        .O(out_wr_en));
  FDCE \Out_1_reg[0] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[0]),
        .Q(AXI4_Stream_Video_Master_TDATA[0]));
  FDCE \Out_1_reg[10] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[10]),
        .Q(AXI4_Stream_Video_Master_TDATA[10]));
  FDCE \Out_1_reg[11] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[11]),
        .Q(AXI4_Stream_Video_Master_TDATA[11]));
  FDCE \Out_1_reg[12] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[12]),
        .Q(AXI4_Stream_Video_Master_TDATA[12]));
  FDCE \Out_1_reg[13] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[13]),
        .Q(AXI4_Stream_Video_Master_TDATA[13]));
  FDCE \Out_1_reg[14] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[14]),
        .Q(AXI4_Stream_Video_Master_TDATA[14]));
  FDCE \Out_1_reg[15] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[15]),
        .Q(AXI4_Stream_Video_Master_TDATA[15]));
  FDCE \Out_1_reg[16] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[16]),
        .Q(AXI4_Stream_Video_Master_TDATA[16]));
  FDCE \Out_1_reg[17] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[17]),
        .Q(AXI4_Stream_Video_Master_TDATA[17]));
  FDCE \Out_1_reg[18] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[18]),
        .Q(AXI4_Stream_Video_Master_TDATA[18]));
  FDCE \Out_1_reg[19] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[19]),
        .Q(AXI4_Stream_Video_Master_TDATA[19]));
  FDCE \Out_1_reg[1] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[1]),
        .Q(AXI4_Stream_Video_Master_TDATA[1]));
  FDCE \Out_1_reg[20] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[20]),
        .Q(AXI4_Stream_Video_Master_TDATA[20]));
  FDCE \Out_1_reg[21] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[21]),
        .Q(AXI4_Stream_Video_Master_TDATA[21]));
  FDCE \Out_1_reg[22] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[22]),
        .Q(AXI4_Stream_Video_Master_TDATA[22]));
  FDCE \Out_1_reg[23] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[23]),
        .Q(AXI4_Stream_Video_Master_TDATA[23]));
  FDCE \Out_1_reg[24] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[24]),
        .Q(AXI4_Stream_Video_Master_TDATA[24]));
  FDCE \Out_1_reg[25] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[25]),
        .Q(AXI4_Stream_Video_Master_TDATA[25]));
  FDCE \Out_1_reg[26] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[26]),
        .Q(AXI4_Stream_Video_Master_TDATA[26]));
  FDCE \Out_1_reg[27] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[27]),
        .Q(AXI4_Stream_Video_Master_TDATA[27]));
  FDCE \Out_1_reg[28] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[28]),
        .Q(AXI4_Stream_Video_Master_TDATA[28]));
  FDCE \Out_1_reg[29] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[29]),
        .Q(AXI4_Stream_Video_Master_TDATA[29]));
  FDCE \Out_1_reg[2] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[2]),
        .Q(AXI4_Stream_Video_Master_TDATA[2]));
  FDCE \Out_1_reg[30] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[30]),
        .Q(AXI4_Stream_Video_Master_TDATA[30]));
  FDCE \Out_1_reg[31] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[31]),
        .Q(AXI4_Stream_Video_Master_TDATA[31]));
  FDCE \Out_1_reg[3] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[3]),
        .Q(AXI4_Stream_Video_Master_TDATA[3]));
  FDCE \Out_1_reg[4] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[4]),
        .Q(AXI4_Stream_Video_Master_TDATA[4]));
  FDCE \Out_1_reg[5] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[5]),
        .Q(AXI4_Stream_Video_Master_TDATA[5]));
  FDCE \Out_1_reg[6] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[6]),
        .Q(AXI4_Stream_Video_Master_TDATA[6]));
  FDCE \Out_1_reg[7] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[7]),
        .Q(AXI4_Stream_Video_Master_TDATA[7]));
  FDCE \Out_1_reg[8] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[8]),
        .Q(AXI4_Stream_Video_Master_TDATA[8]));
  FDCE \Out_1_reg[9] 
       (.C(IPCORE_CLK),
        .CE(out_wr_en),
        .CLR(reset_out),
        .D(data_out_next[9]),
        .Q(AXI4_Stream_Video_Master_TDATA[9]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h15)) 
    auto_ready_dut_enb_i_1
       (.I0(\fifo_sample_count_reg[2]_0 ),
        .I1(\fifo_sample_count_reg_n_0_[0] ),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .O(auto_ready_axi4_stream_video_master));
  LUT4 #(
    .INIT(16'h8288)) 
    \cache_data[31]_i_1 
       (.I0(fifo_valid),
        .I1(cache_valid),
        .I2(AXI4_Stream_Video_Master_TREADY),
        .I3(out_valid_reg_0),
        .O(cache_wr_en));
  FDCE \cache_data_reg[0] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[0]),
        .Q(cache_data[0]));
  FDCE \cache_data_reg[10] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[10]),
        .Q(cache_data[10]));
  FDCE \cache_data_reg[11] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[11]),
        .Q(cache_data[11]));
  FDCE \cache_data_reg[12] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[12]),
        .Q(cache_data[12]));
  FDCE \cache_data_reg[13] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[13]),
        .Q(cache_data[13]));
  FDCE \cache_data_reg[14] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[14]),
        .Q(cache_data[14]));
  FDCE \cache_data_reg[15] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[15]),
        .Q(cache_data[15]));
  FDCE \cache_data_reg[16] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[16]),
        .Q(cache_data[16]));
  FDCE \cache_data_reg[17] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[17]),
        .Q(cache_data[17]));
  FDCE \cache_data_reg[18] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[18]),
        .Q(cache_data[18]));
  FDCE \cache_data_reg[19] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[19]),
        .Q(cache_data[19]));
  FDCE \cache_data_reg[1] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[1]),
        .Q(cache_data[1]));
  FDCE \cache_data_reg[20] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[20]),
        .Q(cache_data[20]));
  FDCE \cache_data_reg[21] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[21]),
        .Q(cache_data[21]));
  FDCE \cache_data_reg[22] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[22]),
        .Q(cache_data[22]));
  FDCE \cache_data_reg[23] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[23]),
        .Q(cache_data[23]));
  FDCE \cache_data_reg[24] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[24]),
        .Q(cache_data[24]));
  FDCE \cache_data_reg[25] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[25]),
        .Q(cache_data[25]));
  FDCE \cache_data_reg[26] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[26]),
        .Q(cache_data[26]));
  FDCE \cache_data_reg[27] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[27]),
        .Q(cache_data[27]));
  FDCE \cache_data_reg[28] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[28]),
        .Q(cache_data[28]));
  FDCE \cache_data_reg[29] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[29]),
        .Q(cache_data[29]));
  FDCE \cache_data_reg[2] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[2]),
        .Q(cache_data[2]));
  FDCE \cache_data_reg[30] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[30]),
        .Q(cache_data[30]));
  FDCE \cache_data_reg[31] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[31]),
        .Q(cache_data[31]));
  FDCE \cache_data_reg[3] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[3]),
        .Q(cache_data[3]));
  FDCE \cache_data_reg[4] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[4]),
        .Q(cache_data[4]));
  FDCE \cache_data_reg[5] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[5]),
        .Q(cache_data[5]));
  FDCE \cache_data_reg[6] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[6]),
        .Q(cache_data[6]));
  FDCE \cache_data_reg[7] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[7]),
        .Q(cache_data[7]));
  FDCE \cache_data_reg[8] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[8]),
        .Q(cache_data[8]));
  FDCE \cache_data_reg[9] 
       (.C(IPCORE_CLK),
        .CE(cache_wr_en),
        .CLR(reset_out),
        .D(w_out[9]),
        .Q(cache_data[9]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hF220)) 
    cache_valid_i_1__2
       (.I0(out_valid_reg_0),
        .I1(AXI4_Stream_Video_Master_TREADY),
        .I2(cache_valid),
        .I3(fifo_valid),
        .O(Q_next));
  FDCE cache_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(Q_next),
        .Q(cache_valid));
  LUT6 #(
    .INIT(64'h02FFFFFFFD000000)) 
    \fifo_back_indx[0]_i_1 
       (.I0(\fifo_sample_count_reg[2]_0 ),
        .I1(\fifo_sample_count_reg_n_0_[0] ),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_back_indx_reg[0]_0 ),
        .I4(ctrlOut_valid),
        .I5(wr_addr[0]),
        .O(\fifo_back_indx[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_back_indx[1]_i_1 
       (.I0(wr_addr[0]),
        .I1(w_we),
        .I2(wr_addr[1]),
        .O(\fifo_back_indx[1]_i_1_n_0 ));
  FDCE \fifo_back_indx_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_back_indx[0]_i_1_n_0 ),
        .Q(wr_addr[0]));
  FDCE \fifo_back_indx_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_back_indx[1]_i_1_n_0 ),
        .Q(wr_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_front_indx[0]_i_1 
       (.I0(w_d1_i_1__2_n_0),
        .I1(rd_addr[0]),
        .O(\fifo_front_indx[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_front_indx[1]_i_1 
       (.I0(rd_addr[0]),
        .I1(w_d1_i_1__2_n_0),
        .I2(rd_addr[1]),
        .O(\fifo_front_indx[1]_i_1_n_0 ));
  FDCE \fifo_front_indx_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_front_indx[0]_i_1_n_0 ),
        .Q(rd_addr[0]));
  FDCE \fifo_front_indx_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_front_indx[1]_i_1_n_0 ),
        .Q(rd_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    fifo_rd_ack_i_2
       (.I0(\fifo_sample_count_reg_n_0_[1] ),
        .I1(\fifo_sample_count_reg_n_0_[0] ),
        .O(\fifo_sample_count_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF0000FFF2FFFD000)) 
    \fifo_sample_count[0]_i_1 
       (.I0(\fifo_sample_count_reg[2]_0 ),
        .I1(\fifo_sample_count_reg_n_0_[1] ),
        .I2(\fifo_back_indx_reg[0]_0 ),
        .I3(ctrlOut_valid),
        .I4(w_d1_i_1__2_n_0),
        .I5(\fifo_sample_count_reg_n_0_[0] ),
        .O(\fifo_sample_count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF40D5AABF40D52A)) 
    \fifo_sample_count[1]_i_1 
       (.I0(w_d1_i_1__2_n_0),
        .I1(ctrlOut_valid),
        .I2(\fifo_back_indx_reg[0]_0 ),
        .I3(\fifo_sample_count_reg_n_0_[1] ),
        .I4(\fifo_sample_count_reg_n_0_[0] ),
        .I5(\fifo_sample_count_reg[2]_0 ),
        .O(\fifo_sample_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFF554000002A)) 
    \fifo_sample_count[2]_i_1 
       (.I0(w_d1_i_1__2_n_0),
        .I1(ctrlOut_valid),
        .I2(\fifo_back_indx_reg[0]_0 ),
        .I3(\fifo_sample_count_reg_n_0_[1] ),
        .I4(\fifo_sample_count_reg_n_0_[0] ),
        .I5(\fifo_sample_count_reg[2]_0 ),
        .O(\fifo_sample_count[2]_i_1_n_0 ));
  FDCE \fifo_sample_count_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_sample_count[0]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[0] ));
  FDCE \fifo_sample_count_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_sample_count[1]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[1] ));
  FDCE \fifo_sample_count_reg[2] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_sample_count[2]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h7FFF7FFF7FFF4000)) 
    fifo_valid_i_1__2
       (.I0(AXI4_Stream_Video_Master_TREADY),
        .I1(fifo_valid),
        .I2(cache_valid),
        .I3(out_valid_reg_0),
        .I4(fifo_valid_i_2__2_n_0),
        .I5(\fifo_sample_count_reg[2]_0 ),
        .O(Q_next_1));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_valid_i_2__2
       (.I0(\fifo_sample_count_reg_n_0_[1] ),
        .I1(\fifo_sample_count_reg_n_0_[0] ),
        .O(fifo_valid_i_2__2_n_0));
  FDCE fifo_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(Q_next_1),
        .Q(fifo_valid));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    out_valid_i_1__4
       (.I0(cache_valid),
        .I1(fifo_valid),
        .I2(out_valid_reg_0),
        .I3(AXI4_Stream_Video_Master_TREADY),
        .O(out_valid_i_1__4_n_0));
  FDCE out_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(out_valid_i_1__4_n_0),
        .Q(out_valid_reg_0));
  system_Segmentat_ip_0_0_Segmentat_ip_SimpleDualPortRAM_generic_3 u_Segmentat_ip_fifo_data_OUT_classic_ram_generic
       (.ADDRA(rd_addr),
        .ADDRD(wr_addr),
        .D(data_out_next),
        .IPCORE_CLK(IPCORE_CLK),
        .\Out_1_reg[31] (w_d2),
        .Q(cache_data),
        .cache_valid(cache_valid),
        .ctrlOut_valid(ctrlOut_valid),
        .\data_int_reg[31]_0 (data_int),
        .\data_int_reg[31]_1 (w_out),
        .\data_int_reg[31]_2 (\fifo_back_indx_reg[0]_0 ),
        .\data_int_reg[31]_3 (\fifo_sample_count_reg_n_0_[1] ),
        .\data_int_reg[31]_4 (\fifo_sample_count_reg_n_0_[0] ),
        .\data_int_reg[31]_5 (\fifo_sample_count_reg[2]_0 ),
        .user_pixel(user_pixel),
        .w_d1(w_d1),
        .w_we(w_we));
  LUT6 #(
    .INIT(64'h7F7F7F7F7F7F7F00)) 
    w_d1_i_1__2
       (.I0(fifo_valid),
        .I1(cache_valid),
        .I2(out_valid_reg_0),
        .I3(\fifo_sample_count_reg[2]_0 ),
        .I4(\fifo_sample_count_reg_n_0_[1] ),
        .I5(\fifo_sample_count_reg_n_0_[0] ),
        .O(w_d1_i_1__2_n_0));
  FDCE w_d1_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(w_d1_i_1__2_n_0),
        .Q(w_d1));
  FDCE \w_d2_reg[0] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[0]),
        .Q(w_d2[0]));
  FDCE \w_d2_reg[10] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[10]),
        .Q(w_d2[10]));
  FDCE \w_d2_reg[11] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[11]),
        .Q(w_d2[11]));
  FDCE \w_d2_reg[12] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[12]),
        .Q(w_d2[12]));
  FDCE \w_d2_reg[13] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[13]),
        .Q(w_d2[13]));
  FDCE \w_d2_reg[14] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[14]),
        .Q(w_d2[14]));
  FDCE \w_d2_reg[15] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[15]),
        .Q(w_d2[15]));
  FDCE \w_d2_reg[16] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[16]),
        .Q(w_d2[16]));
  FDCE \w_d2_reg[17] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[17]),
        .Q(w_d2[17]));
  FDCE \w_d2_reg[18] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[18]),
        .Q(w_d2[18]));
  FDCE \w_d2_reg[19] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[19]),
        .Q(w_d2[19]));
  FDCE \w_d2_reg[1] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[1]),
        .Q(w_d2[1]));
  FDCE \w_d2_reg[20] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[20]),
        .Q(w_d2[20]));
  FDCE \w_d2_reg[21] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[21]),
        .Q(w_d2[21]));
  FDCE \w_d2_reg[22] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[22]),
        .Q(w_d2[22]));
  FDCE \w_d2_reg[23] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[23]),
        .Q(w_d2[23]));
  FDCE \w_d2_reg[24] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[24]),
        .Q(w_d2[24]));
  FDCE \w_d2_reg[25] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[25]),
        .Q(w_d2[25]));
  FDCE \w_d2_reg[26] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[26]),
        .Q(w_d2[26]));
  FDCE \w_d2_reg[27] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[27]),
        .Q(w_d2[27]));
  FDCE \w_d2_reg[28] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[28]),
        .Q(w_d2[28]));
  FDCE \w_d2_reg[29] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[29]),
        .Q(w_d2[29]));
  FDCE \w_d2_reg[2] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[2]),
        .Q(w_d2[2]));
  FDCE \w_d2_reg[30] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[30]),
        .Q(w_d2[30]));
  FDCE \w_d2_reg[31] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[31]),
        .Q(w_d2[31]));
  FDCE \w_d2_reg[3] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[3]),
        .Q(w_d2[3]));
  FDCE \w_d2_reg[4] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[4]),
        .Q(w_d2[4]));
  FDCE \w_d2_reg[5] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[5]),
        .Q(w_d2[5]));
  FDCE \w_d2_reg[6] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[6]),
        .Q(w_d2[6]));
  FDCE \w_d2_reg[7] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[7]),
        .Q(w_d2[7]));
  FDCE \w_d2_reg[8] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[8]),
        .Q(w_d2[8]));
  FDCE \w_d2_reg[9] 
       (.C(IPCORE_CLK),
        .CE(w_d1),
        .CLR(reset_out),
        .D(data_int[9]),
        .Q(w_d2[9]));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_fifo_eol" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_fifo_eol
   (stream_in_user_eol,
    IPCORE_CLK,
    reset_out,
    fifo_rd_ack,
    AXI4_Stream_Video_Slave_TVALID,
    AXI4_Stream_Video_Slave_TLAST);
  output stream_in_user_eol;
  input IPCORE_CLK;
  input reset_out;
  input fifo_rd_ack;
  input AXI4_Stream_Video_Slave_TVALID;
  input AXI4_Stream_Video_Slave_TLAST;

  wire AXI4_Stream_Video_Slave_TLAST;
  wire AXI4_Stream_Video_Slave_TVALID;
  wire IPCORE_CLK;
  wire Q_next;
  wire Q_next_1;
  wire Q_next_2;
  wire cache_data;
  wire cache_valid;
  wire cache_wr_en;
  wire \fifo_back_indx[0]_i_1_n_0 ;
  wire \fifo_back_indx[1]_i_1_n_0 ;
  wire \fifo_front_indx[0]_i_1_n_0 ;
  wire \fifo_front_indx[1]_i_1_n_0 ;
  wire fifo_rd_ack;
  wire \fifo_sample_count[0]_i_1_n_0 ;
  wire \fifo_sample_count[1]_i_1_n_0 ;
  wire \fifo_sample_count[2]_i_1_n_0 ;
  wire \fifo_sample_count_reg_n_0_[0] ;
  wire \fifo_sample_count_reg_n_0_[1] ;
  wire \fifo_sample_count_reg_n_0_[2] ;
  wire fifo_valid;
  wire fifo_valid_i_2_n_0;
  wire out_valid;
  wire out_wr_en;
  wire [1:0]rd_addr;
  wire reset_out;
  wire stream_in_user_eol;
  wire u_Segmentat_ip_fifo_eol_classic_ram_n_0;
  wire u_Segmentat_ip_fifo_eol_classic_ram_n_1;
  wire w_d1;
  wire w_d1_i_1_n_0;
  wire w_d2;
  wire w_out;
  wire [1:0]wr_addr;

  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hE0EE)) 
    Out_1_i_2
       (.I0(fifo_valid),
        .I1(cache_valid),
        .I2(fifo_rd_ack),
        .I3(out_valid),
        .O(out_wr_en));
  FDCE Out_1_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_eol_classic_ram_n_1),
        .Q(stream_in_user_eol));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h8288)) 
    cache_data_i_2
       (.I0(fifo_valid),
        .I1(cache_valid),
        .I2(fifo_rd_ack),
        .I3(out_valid),
        .O(cache_wr_en));
  FDCE cache_data_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_eol_classic_ram_n_0),
        .Q(cache_data));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hF220)) 
    cache_valid_i_1
       (.I0(out_valid),
        .I1(fifo_rd_ack),
        .I2(cache_valid),
        .I3(fifo_valid),
        .O(Q_next));
  FDCE cache_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(Q_next),
        .Q(cache_valid));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \fifo_back_indx[0]_i_1 
       (.I0(\fifo_sample_count_reg_n_0_[2] ),
        .I1(\fifo_sample_count_reg_n_0_[0] ),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(AXI4_Stream_Video_Slave_TVALID),
        .I4(wr_addr[0]),
        .O(\fifo_back_indx[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h777F777788808888)) 
    \fifo_back_indx[1]_i_1 
       (.I0(wr_addr[0]),
        .I1(AXI4_Stream_Video_Slave_TVALID),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_sample_count_reg_n_0_[0] ),
        .I4(\fifo_sample_count_reg_n_0_[2] ),
        .I5(wr_addr[1]),
        .O(\fifo_back_indx[1]_i_1_n_0 ));
  FDCE \fifo_back_indx_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_back_indx[0]_i_1_n_0 ),
        .Q(wr_addr[0]));
  FDCE \fifo_back_indx_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_back_indx[1]_i_1_n_0 ),
        .Q(wr_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_front_indx[0]_i_1 
       (.I0(w_d1_i_1_n_0),
        .I1(rd_addr[0]),
        .O(\fifo_front_indx[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_front_indx[1]_i_1 
       (.I0(rd_addr[0]),
        .I1(w_d1_i_1_n_0),
        .I2(rd_addr[1]),
        .O(\fifo_front_indx[1]_i_1_n_0 ));
  FDCE \fifo_front_indx_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_front_indx[0]_i_1_n_0 ),
        .Q(rd_addr[0]));
  FDCE \fifo_front_indx_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_front_indx[1]_i_1_n_0 ),
        .Q(rd_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hF00F2FD0)) 
    \fifo_sample_count[0]_i_1 
       (.I0(\fifo_sample_count_reg_n_0_[2] ),
        .I1(\fifo_sample_count_reg_n_0_[1] ),
        .I2(AXI4_Stream_Video_Slave_TVALID),
        .I3(w_d1_i_1_n_0),
        .I4(\fifo_sample_count_reg_n_0_[0] ),
        .O(\fifo_sample_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hB4DAB4D2)) 
    \fifo_sample_count[1]_i_1 
       (.I0(w_d1_i_1_n_0),
        .I1(AXI4_Stream_Video_Slave_TVALID),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_sample_count_reg_n_0_[0] ),
        .I4(\fifo_sample_count_reg_n_0_[2] ),
        .O(\fifo_sample_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hBFF54002)) 
    \fifo_sample_count[2]_i_1 
       (.I0(w_d1_i_1_n_0),
        .I1(AXI4_Stream_Video_Slave_TVALID),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_sample_count_reg_n_0_[0] ),
        .I4(\fifo_sample_count_reg_n_0_[2] ),
        .O(\fifo_sample_count[2]_i_1_n_0 ));
  FDCE \fifo_sample_count_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_sample_count[0]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[0] ));
  FDCE \fifo_sample_count_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_sample_count[1]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[1] ));
  FDCE \fifo_sample_count_reg[2] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_sample_count[2]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'h7FFF7FFF7FFF4000)) 
    fifo_valid_i_1
       (.I0(fifo_rd_ack),
        .I1(fifo_valid),
        .I2(cache_valid),
        .I3(out_valid),
        .I4(fifo_valid_i_2_n_0),
        .I5(\fifo_sample_count_reg_n_0_[2] ),
        .O(Q_next_1));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'hE)) 
    fifo_valid_i_2
       (.I0(\fifo_sample_count_reg_n_0_[1] ),
        .I1(\fifo_sample_count_reg_n_0_[0] ),
        .O(fifo_valid_i_2_n_0));
  FDCE fifo_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(Q_next_1),
        .Q(fifo_valid));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    out_valid_i_1
       (.I0(cache_valid),
        .I1(fifo_valid),
        .I2(out_valid),
        .I3(fifo_rd_ack),
        .O(Q_next_2));
  FDCE out_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(Q_next_2),
        .Q(out_valid));
  system_Segmentat_ip_0_0_Segmentat_ip_SimpleDualPortRAM_singlebit_0 u_Segmentat_ip_fifo_eol_classic_ram
       (.AXI4_Stream_Video_Slave_TLAST(AXI4_Stream_Video_Slave_TLAST),
        .AXI4_Stream_Video_Slave_TVALID(AXI4_Stream_Video_Slave_TVALID),
        .IPCORE_CLK(IPCORE_CLK),
        .cache_data(cache_data),
        .cache_data_reg(u_Segmentat_ip_fifo_eol_classic_ram_n_1),
        .cache_valid(cache_valid),
        .cache_wr_en(cache_wr_en),
        .data_int_reg_0(u_Segmentat_ip_fifo_eol_classic_ram_n_0),
        .data_int_reg_1(\fifo_sample_count_reg_n_0_[1] ),
        .data_int_reg_2(\fifo_sample_count_reg_n_0_[0] ),
        .data_int_reg_3(\fifo_sample_count_reg_n_0_[2] ),
        .out_wr_en(out_wr_en),
        .rd_addr(rd_addr),
        .stream_in_user_eol(stream_in_user_eol),
        .w_d1(w_d1),
        .w_d2(w_d2),
        .w_out(w_out),
        .wr_addr(wr_addr));
  LUT6 #(
    .INIT(64'h7F7F7F7F7F7F7F00)) 
    w_d1_i_1
       (.I0(fifo_valid),
        .I1(cache_valid),
        .I2(out_valid),
        .I3(\fifo_sample_count_reg_n_0_[2] ),
        .I4(\fifo_sample_count_reg_n_0_[1] ),
        .I5(\fifo_sample_count_reg_n_0_[0] ),
        .O(w_d1_i_1_n_0));
  FDCE w_d1_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(w_d1_i_1_n_0),
        .Q(w_d1));
  FDCE w_d2_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(w_out),
        .Q(w_d2));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_fifo_eol_out" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_fifo_eol_out
   (AXI4_Stream_Video_Master_TLAST,
    IPCORE_CLK,
    reset_out,
    ctrlOut_valid,
    \fifo_back_indx_reg[0]_0 ,
    AXI4_Stream_Video_Master_TREADY,
    user_ctrl_hEnd);
  output AXI4_Stream_Video_Master_TLAST;
  input IPCORE_CLK;
  input reset_out;
  input ctrlOut_valid;
  input \fifo_back_indx_reg[0]_0 ;
  input AXI4_Stream_Video_Master_TREADY;
  input user_ctrl_hEnd;

  wire AXI4_Stream_Video_Master_TLAST;
  wire AXI4_Stream_Video_Master_TREADY;
  wire IPCORE_CLK;
  wire Q_next;
  wire Q_next_1;
  wire Q_next_2;
  wire cache_data_reg_n_0;
  wire cache_valid;
  wire cache_wr_en;
  wire ctrlOut_valid;
  wire \fifo_back_indx[0]_i_1_n_0 ;
  wire \fifo_back_indx[1]_i_1_n_0 ;
  wire \fifo_back_indx_reg[0]_0 ;
  wire \fifo_back_indx_reg_n_0_[0] ;
  wire \fifo_back_indx_reg_n_0_[1] ;
  wire \fifo_front_indx[0]_i_1_n_0 ;
  wire \fifo_front_indx[1]_i_1_n_0 ;
  wire \fifo_front_indx_reg_n_0_[0] ;
  wire \fifo_front_indx_reg_n_0_[1] ;
  wire \fifo_sample_count[0]_i_1_n_0 ;
  wire \fifo_sample_count[1]_i_1_n_0 ;
  wire \fifo_sample_count[2]_i_1_n_0 ;
  wire \fifo_sample_count_reg_n_0_[0] ;
  wire \fifo_sample_count_reg_n_0_[1] ;
  wire \fifo_sample_count_reg_n_0_[2] ;
  wire fifo_valid;
  wire fifo_valid_i_2__3_n_0;
  wire out_valid;
  wire out_wr_en;
  wire reset_out;
  wire u_Segmentat_ip_fifo_eol_out_classic_ram_n_1;
  wire u_Segmentat_ip_fifo_eol_out_classic_ram_n_2;
  wire user_ctrl_hEnd;
  wire w_d1;
  wire w_d1_i_1__3_n_0;
  wire w_d2;
  wire w_out;
  wire w_we;

  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hE0EE)) 
    Out_1_i_2__1
       (.I0(fifo_valid),
        .I1(cache_valid),
        .I2(AXI4_Stream_Video_Master_TREADY),
        .I3(out_valid),
        .O(out_wr_en));
  FDCE Out_1_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_eol_out_classic_ram_n_2),
        .Q(AXI4_Stream_Video_Master_TLAST));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h8288)) 
    cache_data_i_2__1
       (.I0(fifo_valid),
        .I1(cache_valid),
        .I2(AXI4_Stream_Video_Master_TREADY),
        .I3(out_valid),
        .O(cache_wr_en));
  FDCE cache_data_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_eol_out_classic_ram_n_1),
        .Q(cache_data_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hF220)) 
    cache_valid_i_1__3
       (.I0(out_valid),
        .I1(AXI4_Stream_Video_Master_TREADY),
        .I2(cache_valid),
        .I3(fifo_valid),
        .O(Q_next));
  FDCE cache_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(Q_next),
        .Q(cache_valid));
  LUT6 #(
    .INIT(64'h02FFFFFFFD000000)) 
    \fifo_back_indx[0]_i_1 
       (.I0(\fifo_sample_count_reg_n_0_[2] ),
        .I1(\fifo_sample_count_reg_n_0_[0] ),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_back_indx_reg[0]_0 ),
        .I4(ctrlOut_valid),
        .I5(\fifo_back_indx_reg_n_0_[0] ),
        .O(\fifo_back_indx[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_back_indx[1]_i_1 
       (.I0(\fifo_back_indx_reg_n_0_[0] ),
        .I1(w_we),
        .I2(\fifo_back_indx_reg_n_0_[1] ),
        .O(\fifo_back_indx[1]_i_1_n_0 ));
  FDCE \fifo_back_indx_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_back_indx[0]_i_1_n_0 ),
        .Q(\fifo_back_indx_reg_n_0_[0] ));
  FDCE \fifo_back_indx_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_back_indx[1]_i_1_n_0 ),
        .Q(\fifo_back_indx_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_front_indx[0]_i_1 
       (.I0(w_d1_i_1__3_n_0),
        .I1(\fifo_front_indx_reg_n_0_[0] ),
        .O(\fifo_front_indx[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_front_indx[1]_i_1 
       (.I0(\fifo_front_indx_reg_n_0_[0] ),
        .I1(w_d1_i_1__3_n_0),
        .I2(\fifo_front_indx_reg_n_0_[1] ),
        .O(\fifo_front_indx[1]_i_1_n_0 ));
  FDCE \fifo_front_indx_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_front_indx[0]_i_1_n_0 ),
        .Q(\fifo_front_indx_reg_n_0_[0] ));
  FDCE \fifo_front_indx_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_front_indx[1]_i_1_n_0 ),
        .Q(\fifo_front_indx_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hF0000FFF2FFFD000)) 
    \fifo_sample_count[0]_i_1 
       (.I0(\fifo_sample_count_reg_n_0_[2] ),
        .I1(\fifo_sample_count_reg_n_0_[1] ),
        .I2(\fifo_back_indx_reg[0]_0 ),
        .I3(ctrlOut_valid),
        .I4(w_d1_i_1__3_n_0),
        .I5(\fifo_sample_count_reg_n_0_[0] ),
        .O(\fifo_sample_count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF40D5AABF40D52A)) 
    \fifo_sample_count[1]_i_1 
       (.I0(w_d1_i_1__3_n_0),
        .I1(ctrlOut_valid),
        .I2(\fifo_back_indx_reg[0]_0 ),
        .I3(\fifo_sample_count_reg_n_0_[1] ),
        .I4(\fifo_sample_count_reg_n_0_[0] ),
        .I5(\fifo_sample_count_reg_n_0_[2] ),
        .O(\fifo_sample_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFF554000002A)) 
    \fifo_sample_count[2]_i_1 
       (.I0(w_d1_i_1__3_n_0),
        .I1(ctrlOut_valid),
        .I2(\fifo_back_indx_reg[0]_0 ),
        .I3(\fifo_sample_count_reg_n_0_[1] ),
        .I4(\fifo_sample_count_reg_n_0_[0] ),
        .I5(\fifo_sample_count_reg_n_0_[2] ),
        .O(\fifo_sample_count[2]_i_1_n_0 ));
  FDCE \fifo_sample_count_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_sample_count[0]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[0] ));
  FDCE \fifo_sample_count_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_sample_count[1]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[1] ));
  FDCE \fifo_sample_count_reg[2] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_sample_count[2]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'h7FFF7FFF7FFF4000)) 
    fifo_valid_i_1__3
       (.I0(AXI4_Stream_Video_Master_TREADY),
        .I1(fifo_valid),
        .I2(cache_valid),
        .I3(out_valid),
        .I4(fifo_valid_i_2__3_n_0),
        .I5(\fifo_sample_count_reg_n_0_[2] ),
        .O(Q_next_1));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_valid_i_2__3
       (.I0(\fifo_sample_count_reg_n_0_[1] ),
        .I1(\fifo_sample_count_reg_n_0_[0] ),
        .O(fifo_valid_i_2__3_n_0));
  FDCE fifo_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(Q_next_1),
        .Q(fifo_valid));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    out_valid_i_1__1
       (.I0(cache_valid),
        .I1(fifo_valid),
        .I2(out_valid),
        .I3(AXI4_Stream_Video_Master_TREADY),
        .O(Q_next_2));
  FDCE out_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(Q_next_2),
        .Q(out_valid));
  system_Segmentat_ip_0_0_Segmentat_ip_SimpleDualPortRAM_singlebit_2 u_Segmentat_ip_fifo_eol_out_classic_ram
       (.AXI4_Stream_Video_Master_TLAST(AXI4_Stream_Video_Master_TLAST),
        .IPCORE_CLK(IPCORE_CLK),
        .cache_data_reg(u_Segmentat_ip_fifo_eol_out_classic_ram_n_2),
        .cache_data_reg_0(cache_data_reg_n_0),
        .cache_valid(cache_valid),
        .cache_wr_en(cache_wr_en),
        .ctrlOut_valid(ctrlOut_valid),
        .data_int_reg_0(u_Segmentat_ip_fifo_eol_out_classic_ram_n_1),
        .data_int_reg_1(\fifo_back_indx_reg[0]_0 ),
        .data_int_reg_2(\fifo_sample_count_reg_n_0_[1] ),
        .data_int_reg_3(\fifo_sample_count_reg_n_0_[0] ),
        .data_int_reg_4(\fifo_sample_count_reg_n_0_[2] ),
        .out_wr_en(out_wr_en),
        .rd_addr({\fifo_front_indx_reg_n_0_[1] ,\fifo_front_indx_reg_n_0_[0] }),
        .user_ctrl_hEnd(user_ctrl_hEnd),
        .w_d1(w_d1),
        .w_d2(w_d2),
        .w_out(w_out),
        .w_we(w_we),
        .wr_addr({\fifo_back_indx_reg_n_0_[1] ,\fifo_back_indx_reg_n_0_[0] }));
  LUT6 #(
    .INIT(64'h7F7F7F7F7F7F7F00)) 
    w_d1_i_1__3
       (.I0(fifo_valid),
        .I1(cache_valid),
        .I2(out_valid),
        .I3(\fifo_sample_count_reg_n_0_[2] ),
        .I4(\fifo_sample_count_reg_n_0_[1] ),
        .I5(\fifo_sample_count_reg_n_0_[0] ),
        .O(w_d1_i_1__3_n_0));
  FDCE w_d1_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(w_d1_i_1__3_n_0),
        .Q(w_d1));
  FDCE w_d2_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(w_out),
        .Q(w_d2));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_fifo_sof" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_fifo_sof
   (stream_in_user_sof,
    IPCORE_CLK,
    reset_out,
    fifo_rd_ack,
    AXI4_Stream_Video_Slave_TVALID,
    AXI4_Stream_Video_Slave_TUSER);
  output stream_in_user_sof;
  input IPCORE_CLK;
  input reset_out;
  input fifo_rd_ack;
  input AXI4_Stream_Video_Slave_TVALID;
  input AXI4_Stream_Video_Slave_TUSER;

  wire AXI4_Stream_Video_Slave_TUSER;
  wire AXI4_Stream_Video_Slave_TVALID;
  wire IPCORE_CLK;
  wire Q_next;
  wire Q_next_1;
  wire Q_next_2;
  wire cache_data_reg_n_0;
  wire cache_valid;
  wire cache_wr_en;
  wire \fifo_back_indx[0]_i_1_n_0 ;
  wire \fifo_back_indx[1]_i_1_n_0 ;
  wire \fifo_back_indx_reg_n_0_[0] ;
  wire \fifo_back_indx_reg_n_0_[1] ;
  wire \fifo_front_indx[0]_i_1_n_0 ;
  wire \fifo_front_indx[1]_i_1_n_0 ;
  wire \fifo_front_indx_reg_n_0_[0] ;
  wire \fifo_front_indx_reg_n_0_[1] ;
  wire fifo_rd_ack;
  wire \fifo_sample_count[0]_i_1_n_0 ;
  wire \fifo_sample_count[1]_i_1_n_0 ;
  wire \fifo_sample_count[2]_i_1_n_0 ;
  wire \fifo_sample_count_reg_n_0_[0] ;
  wire \fifo_sample_count_reg_n_0_[1] ;
  wire \fifo_sample_count_reg_n_0_[2] ;
  wire fifo_valid;
  wire fifo_valid_i_2__0_n_0;
  wire out_valid;
  wire out_wr_en;
  wire reset_out;
  wire stream_in_user_sof;
  wire u_Segmentat_ip_fifo_sof_classic_ram_n_0;
  wire u_Segmentat_ip_fifo_sof_classic_ram_n_1;
  wire w_d1;
  wire w_d1_i_1__0_n_0;
  wire w_d2;
  wire w_out;

  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hE0EE)) 
    Out_1_i_2__0
       (.I0(fifo_valid),
        .I1(cache_valid),
        .I2(fifo_rd_ack),
        .I3(out_valid),
        .O(out_wr_en));
  FDCE Out_1_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_sof_classic_ram_n_1),
        .Q(stream_in_user_sof));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h8288)) 
    cache_data_i_2__0
       (.I0(fifo_valid),
        .I1(cache_valid),
        .I2(fifo_rd_ack),
        .I3(out_valid),
        .O(cache_wr_en));
  FDCE cache_data_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_sof_classic_ram_n_0),
        .Q(cache_data_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hF220)) 
    cache_valid_i_1__0
       (.I0(out_valid),
        .I1(fifo_rd_ack),
        .I2(cache_valid),
        .I3(fifo_valid),
        .O(Q_next));
  FDCE cache_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(Q_next),
        .Q(cache_valid));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \fifo_back_indx[0]_i_1 
       (.I0(\fifo_sample_count_reg_n_0_[2] ),
        .I1(\fifo_sample_count_reg_n_0_[0] ),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(AXI4_Stream_Video_Slave_TVALID),
        .I4(\fifo_back_indx_reg_n_0_[0] ),
        .O(\fifo_back_indx[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h777F777788808888)) 
    \fifo_back_indx[1]_i_1 
       (.I0(\fifo_back_indx_reg_n_0_[0] ),
        .I1(AXI4_Stream_Video_Slave_TVALID),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_sample_count_reg_n_0_[0] ),
        .I4(\fifo_sample_count_reg_n_0_[2] ),
        .I5(\fifo_back_indx_reg_n_0_[1] ),
        .O(\fifo_back_indx[1]_i_1_n_0 ));
  FDCE \fifo_back_indx_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_back_indx[0]_i_1_n_0 ),
        .Q(\fifo_back_indx_reg_n_0_[0] ));
  FDCE \fifo_back_indx_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_back_indx[1]_i_1_n_0 ),
        .Q(\fifo_back_indx_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_front_indx[0]_i_1 
       (.I0(w_d1_i_1__0_n_0),
        .I1(\fifo_front_indx_reg_n_0_[0] ),
        .O(\fifo_front_indx[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_front_indx[1]_i_1 
       (.I0(\fifo_front_indx_reg_n_0_[0] ),
        .I1(w_d1_i_1__0_n_0),
        .I2(\fifo_front_indx_reg_n_0_[1] ),
        .O(\fifo_front_indx[1]_i_1_n_0 ));
  FDCE \fifo_front_indx_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_front_indx[0]_i_1_n_0 ),
        .Q(\fifo_front_indx_reg_n_0_[0] ));
  FDCE \fifo_front_indx_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_front_indx[1]_i_1_n_0 ),
        .Q(\fifo_front_indx_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hF00F2FD0)) 
    \fifo_sample_count[0]_i_1 
       (.I0(\fifo_sample_count_reg_n_0_[2] ),
        .I1(\fifo_sample_count_reg_n_0_[1] ),
        .I2(AXI4_Stream_Video_Slave_TVALID),
        .I3(w_d1_i_1__0_n_0),
        .I4(\fifo_sample_count_reg_n_0_[0] ),
        .O(\fifo_sample_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hB4DAB4D2)) 
    \fifo_sample_count[1]_i_1 
       (.I0(w_d1_i_1__0_n_0),
        .I1(AXI4_Stream_Video_Slave_TVALID),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_sample_count_reg_n_0_[0] ),
        .I4(\fifo_sample_count_reg_n_0_[2] ),
        .O(\fifo_sample_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hBFF54002)) 
    \fifo_sample_count[2]_i_1 
       (.I0(w_d1_i_1__0_n_0),
        .I1(AXI4_Stream_Video_Slave_TVALID),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_sample_count_reg_n_0_[0] ),
        .I4(\fifo_sample_count_reg_n_0_[2] ),
        .O(\fifo_sample_count[2]_i_1_n_0 ));
  FDCE \fifo_sample_count_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_sample_count[0]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[0] ));
  FDCE \fifo_sample_count_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_sample_count[1]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[1] ));
  FDCE \fifo_sample_count_reg[2] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_sample_count[2]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'h7FFF7FFF7FFF4000)) 
    fifo_valid_i_1__0
       (.I0(fifo_rd_ack),
        .I1(fifo_valid),
        .I2(cache_valid),
        .I3(out_valid),
        .I4(fifo_valid_i_2__0_n_0),
        .I5(\fifo_sample_count_reg_n_0_[2] ),
        .O(Q_next_1));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'hE)) 
    fifo_valid_i_2__0
       (.I0(\fifo_sample_count_reg_n_0_[1] ),
        .I1(\fifo_sample_count_reg_n_0_[0] ),
        .O(fifo_valid_i_2__0_n_0));
  FDCE fifo_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(Q_next_1),
        .Q(fifo_valid));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    out_valid_i_1__0
       (.I0(cache_valid),
        .I1(fifo_valid),
        .I2(out_valid),
        .I3(fifo_rd_ack),
        .O(Q_next_2));
  FDCE out_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(Q_next_2),
        .Q(out_valid));
  system_Segmentat_ip_0_0_Segmentat_ip_SimpleDualPortRAM_singlebit u_Segmentat_ip_fifo_sof_classic_ram
       (.AXI4_Stream_Video_Slave_TUSER(AXI4_Stream_Video_Slave_TUSER),
        .AXI4_Stream_Video_Slave_TVALID(AXI4_Stream_Video_Slave_TVALID),
        .IPCORE_CLK(IPCORE_CLK),
        .cache_data_reg(u_Segmentat_ip_fifo_sof_classic_ram_n_1),
        .cache_data_reg_0(cache_data_reg_n_0),
        .cache_valid(cache_valid),
        .cache_wr_en(cache_wr_en),
        .data_int_reg_0(u_Segmentat_ip_fifo_sof_classic_ram_n_0),
        .data_int_reg_1(\fifo_sample_count_reg_n_0_[1] ),
        .data_int_reg_2(\fifo_sample_count_reg_n_0_[0] ),
        .data_int_reg_3(\fifo_sample_count_reg_n_0_[2] ),
        .out_wr_en(out_wr_en),
        .rd_addr({\fifo_front_indx_reg_n_0_[1] ,\fifo_front_indx_reg_n_0_[0] }),
        .stream_in_user_sof(stream_in_user_sof),
        .w_d1(w_d1),
        .w_d2(w_d2),
        .w_out(w_out),
        .wr_addr({\fifo_back_indx_reg_n_0_[1] ,\fifo_back_indx_reg_n_0_[0] }));
  LUT6 #(
    .INIT(64'h7F7F7F7F7F7F7F00)) 
    w_d1_i_1__0
       (.I0(fifo_valid),
        .I1(cache_valid),
        .I2(out_valid),
        .I3(\fifo_sample_count_reg_n_0_[2] ),
        .I4(\fifo_sample_count_reg_n_0_[1] ),
        .I5(\fifo_sample_count_reg_n_0_[0] ),
        .O(w_d1_i_1__0_n_0));
  FDCE w_d1_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(w_d1_i_1__0_n_0),
        .Q(w_d1));
  FDCE w_d2_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(w_out),
        .Q(w_d2));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_fifo_sof_out" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_fifo_sof_out
   (AXI4_Stream_Video_Master_TUSER,
    IPCORE_CLK,
    reset_out,
    ctrlOut_valid,
    \fifo_back_indx_reg[0]_0 ,
    AXI4_Stream_Video_Master_TREADY,
    user_ctrl_vStart);
  output AXI4_Stream_Video_Master_TUSER;
  input IPCORE_CLK;
  input reset_out;
  input ctrlOut_valid;
  input \fifo_back_indx_reg[0]_0 ;
  input AXI4_Stream_Video_Master_TREADY;
  input user_ctrl_vStart;

  wire AXI4_Stream_Video_Master_TREADY;
  wire AXI4_Stream_Video_Master_TUSER;
  wire IPCORE_CLK;
  wire Q_next;
  wire Q_next_1;
  wire Q_next_2;
  wire cache_data_reg_n_0;
  wire cache_valid;
  wire cache_wr_en;
  wire ctrlOut_valid;
  wire \fifo_back_indx[0]_i_1_n_0 ;
  wire \fifo_back_indx[1]_i_1_n_0 ;
  wire \fifo_back_indx_reg[0]_0 ;
  wire \fifo_back_indx_reg_n_0_[0] ;
  wire \fifo_back_indx_reg_n_0_[1] ;
  wire \fifo_front_indx[0]_i_1_n_0 ;
  wire \fifo_front_indx[1]_i_1_n_0 ;
  wire \fifo_front_indx_reg_n_0_[0] ;
  wire \fifo_front_indx_reg_n_0_[1] ;
  wire \fifo_sample_count[0]_i_1_n_0 ;
  wire \fifo_sample_count[1]_i_1_n_0 ;
  wire \fifo_sample_count[2]_i_1_n_0 ;
  wire \fifo_sample_count_reg_n_0_[0] ;
  wire \fifo_sample_count_reg_n_0_[1] ;
  wire \fifo_sample_count_reg_n_0_[2] ;
  wire fifo_valid;
  wire fifo_valid_i_2__4_n_0;
  wire out_valid;
  wire out_wr_en;
  wire reset_out;
  wire u_Segmentat_ip_fifo_sof_out_classic_ram_singlebit_n_1;
  wire u_Segmentat_ip_fifo_sof_out_classic_ram_singlebit_n_2;
  wire user_ctrl_vStart;
  wire w_d1;
  wire w_d1_i_1__4_n_0;
  wire w_d2;
  wire w_out;
  wire w_we;

  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hE0EE)) 
    Out_1_i_2__2
       (.I0(fifo_valid),
        .I1(cache_valid),
        .I2(AXI4_Stream_Video_Master_TREADY),
        .I3(out_valid),
        .O(out_wr_en));
  FDCE Out_1_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_sof_out_classic_ram_singlebit_n_2),
        .Q(AXI4_Stream_Video_Master_TUSER));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h8288)) 
    cache_data_i_2__2
       (.I0(fifo_valid),
        .I1(cache_valid),
        .I2(AXI4_Stream_Video_Master_TREADY),
        .I3(out_valid),
        .O(cache_wr_en));
  FDCE cache_data_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(u_Segmentat_ip_fifo_sof_out_classic_ram_singlebit_n_1),
        .Q(cache_data_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hF220)) 
    cache_valid_i_1__4
       (.I0(out_valid),
        .I1(AXI4_Stream_Video_Master_TREADY),
        .I2(cache_valid),
        .I3(fifo_valid),
        .O(Q_next));
  FDCE cache_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(Q_next),
        .Q(cache_valid));
  LUT6 #(
    .INIT(64'h02FFFFFFFD000000)) 
    \fifo_back_indx[0]_i_1 
       (.I0(\fifo_sample_count_reg_n_0_[2] ),
        .I1(\fifo_sample_count_reg_n_0_[0] ),
        .I2(\fifo_sample_count_reg_n_0_[1] ),
        .I3(\fifo_back_indx_reg[0]_0 ),
        .I4(ctrlOut_valid),
        .I5(\fifo_back_indx_reg_n_0_[0] ),
        .O(\fifo_back_indx[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_back_indx[1]_i_1 
       (.I0(\fifo_back_indx_reg_n_0_[0] ),
        .I1(w_we),
        .I2(\fifo_back_indx_reg_n_0_[1] ),
        .O(\fifo_back_indx[1]_i_1_n_0 ));
  FDCE \fifo_back_indx_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_back_indx[0]_i_1_n_0 ),
        .Q(\fifo_back_indx_reg_n_0_[0] ));
  FDCE \fifo_back_indx_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_back_indx[1]_i_1_n_0 ),
        .Q(\fifo_back_indx_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_front_indx[0]_i_1 
       (.I0(w_d1_i_1__4_n_0),
        .I1(\fifo_front_indx_reg_n_0_[0] ),
        .O(\fifo_front_indx[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_front_indx[1]_i_1 
       (.I0(\fifo_front_indx_reg_n_0_[0] ),
        .I1(w_d1_i_1__4_n_0),
        .I2(\fifo_front_indx_reg_n_0_[1] ),
        .O(\fifo_front_indx[1]_i_1_n_0 ));
  FDCE \fifo_front_indx_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_front_indx[0]_i_1_n_0 ),
        .Q(\fifo_front_indx_reg_n_0_[0] ));
  FDCE \fifo_front_indx_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_front_indx[1]_i_1_n_0 ),
        .Q(\fifo_front_indx_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hF0000FFF2FFFD000)) 
    \fifo_sample_count[0]_i_1 
       (.I0(\fifo_sample_count_reg_n_0_[2] ),
        .I1(\fifo_sample_count_reg_n_0_[1] ),
        .I2(\fifo_back_indx_reg[0]_0 ),
        .I3(ctrlOut_valid),
        .I4(w_d1_i_1__4_n_0),
        .I5(\fifo_sample_count_reg_n_0_[0] ),
        .O(\fifo_sample_count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF40D5AABF40D52A)) 
    \fifo_sample_count[1]_i_1 
       (.I0(w_d1_i_1__4_n_0),
        .I1(ctrlOut_valid),
        .I2(\fifo_back_indx_reg[0]_0 ),
        .I3(\fifo_sample_count_reg_n_0_[1] ),
        .I4(\fifo_sample_count_reg_n_0_[0] ),
        .I5(\fifo_sample_count_reg_n_0_[2] ),
        .O(\fifo_sample_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFF554000002A)) 
    \fifo_sample_count[2]_i_1 
       (.I0(w_d1_i_1__4_n_0),
        .I1(ctrlOut_valid),
        .I2(\fifo_back_indx_reg[0]_0 ),
        .I3(\fifo_sample_count_reg_n_0_[1] ),
        .I4(\fifo_sample_count_reg_n_0_[0] ),
        .I5(\fifo_sample_count_reg_n_0_[2] ),
        .O(\fifo_sample_count[2]_i_1_n_0 ));
  FDCE \fifo_sample_count_reg[0] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_sample_count[0]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[0] ));
  FDCE \fifo_sample_count_reg[1] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_sample_count[1]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[1] ));
  FDCE \fifo_sample_count_reg[2] 
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(\fifo_sample_count[2]_i_1_n_0 ),
        .Q(\fifo_sample_count_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'h7FFF7FFF7FFF4000)) 
    fifo_valid_i_1__4
       (.I0(AXI4_Stream_Video_Master_TREADY),
        .I1(fifo_valid),
        .I2(cache_valid),
        .I3(out_valid),
        .I4(fifo_valid_i_2__4_n_0),
        .I5(\fifo_sample_count_reg_n_0_[2] ),
        .O(Q_next_1));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_valid_i_2__4
       (.I0(\fifo_sample_count_reg_n_0_[1] ),
        .I1(\fifo_sample_count_reg_n_0_[0] ),
        .O(fifo_valid_i_2__4_n_0));
  FDCE fifo_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(Q_next_1),
        .Q(fifo_valid));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    out_valid_i_1__2
       (.I0(cache_valid),
        .I1(fifo_valid),
        .I2(out_valid),
        .I3(AXI4_Stream_Video_Master_TREADY),
        .O(Q_next_2));
  FDCE out_valid_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(Q_next_2),
        .Q(out_valid));
  system_Segmentat_ip_0_0_Segmentat_ip_SimpleDualPortRAM_singlebit_1 u_Segmentat_ip_fifo_sof_out_classic_ram_singlebit
       (.AXI4_Stream_Video_Master_TUSER(AXI4_Stream_Video_Master_TUSER),
        .IPCORE_CLK(IPCORE_CLK),
        .cache_data_reg(u_Segmentat_ip_fifo_sof_out_classic_ram_singlebit_n_2),
        .cache_data_reg_0(cache_data_reg_n_0),
        .cache_valid(cache_valid),
        .cache_wr_en(cache_wr_en),
        .ctrlOut_valid(ctrlOut_valid),
        .data_int_reg_0(u_Segmentat_ip_fifo_sof_out_classic_ram_singlebit_n_1),
        .data_int_reg_1(\fifo_back_indx_reg[0]_0 ),
        .data_int_reg_2(\fifo_sample_count_reg_n_0_[1] ),
        .data_int_reg_3(\fifo_sample_count_reg_n_0_[0] ),
        .data_int_reg_4(\fifo_sample_count_reg_n_0_[2] ),
        .out_wr_en(out_wr_en),
        .rd_addr({\fifo_front_indx_reg_n_0_[1] ,\fifo_front_indx_reg_n_0_[0] }),
        .user_ctrl_vStart(user_ctrl_vStart),
        .w_d1(w_d1),
        .w_d2(w_d2),
        .w_out(w_out),
        .w_we(w_we),
        .wr_addr({\fifo_back_indx_reg_n_0_[1] ,\fifo_back_indx_reg_n_0_[0] }));
  LUT6 #(
    .INIT(64'h7F7F7F7F7F7F7F00)) 
    w_d1_i_1__4
       (.I0(fifo_valid),
        .I1(cache_valid),
        .I2(out_valid),
        .I3(\fifo_sample_count_reg_n_0_[2] ),
        .I4(\fifo_sample_count_reg_n_0_[1] ),
        .I5(\fifo_sample_count_reg_n_0_[0] ),
        .O(w_d1_i_1__4_n_0));
  FDCE w_d1_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(w_d1_i_1__4_n_0),
        .Q(w_d1));
  FDCE w_d2_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .CLR(reset_out),
        .D(w_out),
        .Q(w_d2));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_reset_sync" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_reset_sync
   (reset_out,
    IPCORE_CLK,
    reset_in);
  output reset_out;
  input IPCORE_CLK;
  input reset_in;

  wire IPCORE_CLK;
  wire reset_in;
  wire reset_out;
  wire reset_pipe;

  FDPE reset_out_1_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(reset_pipe),
        .PRE(reset_in),
        .Q(reset_out));
  FDPE reset_pipe_reg
       (.C(IPCORE_CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(reset_in),
        .Q(reset_pipe));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_src_Clustering" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_src_Clustering
   (D,
    Comparisons_out1_2,
    \In1Reg_reg[4]_i_7_0 ,
    Comparisons_out1_0,
    \In2Reg_reg[4]_i_7_0 ,
    Comparisons_out1_1,
    Q,
    \Delay_reg_reg[0][15]_0 ,
    \Delay_bypass_delay_reg[2][15]_0 ,
    \Delay_reg_reg[2][15]_0 ,
    \Delay_bypass_delay_reg[1][15]_0 ,
    \Delay_reg_reg[1][15]_0 ,
    \Delay1_bypass_delay_reg[0][15]_0 ,
    \Delay1_reg_reg[0][15]_0 ,
    \Delay1_bypass_delay_reg[2][15]_0 ,
    \Delay1_reg_reg[2][15]_0 ,
    \Delay1_bypass_delay_reg[1][15]_0 ,
    \Delay1_reg_reg[1][15]_0 ,
    \Delay4_bypass_delay_reg[0][15]_0 ,
    \Delay4_reg_reg[0][15]_0 ,
    \Delay4_bypass_delay_reg[2][15]_0 ,
    \Delay4_reg_reg[2][15]_0 ,
    \Delay4_bypass_delay_reg[1][15]_0 ,
    \Delay4_reg_reg[1][15]_0 ,
    \Delay5_bypass_delay_reg[0][15]_0 ,
    \Delay5_reg_reg[0][15]_0 ,
    \Delay5_bypass_delay_reg[2][15]_0 ,
    \Delay5_reg_reg[2][15]_0 ,
    \Delay5_bypass_delay_reg[1][15]_0 ,
    \Delay5_reg_reg[1][15]_0 ,
    \Delay4_reg_reg[0][15]_1 ,
    \Delay_reg_reg[0][15]_1 ,
    \Delay4_reg_reg[1][15]_1 ,
    \Delay_reg_reg[1][15]_1 ,
    \Delay4_reg_reg[2][15]_1 ,
    \Delay_reg_reg[2][15]_1 ,
    A,
    validOut_1_reg_rep__2,
    \Cr_1_reg[7] ,
    validOut_1_reg_rep__2_0,
    \Cb_1_reg[7] ,
    validOut_1_reg_rep__2_1,
    \Y_1_reg[7] ,
    validOut_1_reg_rep__2_2,
    \Cr_1_reg[7]_0 ,
    validOut_1_reg_rep__1,
    \Cb_1_reg[7]_0 ,
    validOut_1_reg_rep__1_0,
    \Y_1_reg[7]_0 ,
    validOut_1_reg_rep__1_1,
    \Cr_1_reg[7]_1 ,
    validOut_1_reg_rep__0,
    \Cb_1_reg[7]_1 ,
    validOut_1_reg_rep__0_0,
    \Y_1_reg[7]_1 ,
    validOut_1_reg_rep__0_1,
    \Cr_1_reg[7]_2 ,
    validOut_1_reg_rep,
    \Cb_1_reg[7]_2 ,
    validOut_1_reg_rep_0,
    CO,
    \In1Reg_reg[4] ,
    \In1Reg_reg[7] ,
    RGB0_35__1,
    Color_Space_Converter_out2_valid,
    RGB2_35,
    RGB3_35,
    RGB3_35_0,
    Product_out1,
    Add4_out1,
    Add3_out1,
    Product_out1_0,
    Add4_out1_0,
    Add3_out1_0,
    Product_out1_1,
    Add4_out1_1,
    Add3_out1_1,
    Product_out1_2,
    Add4_out1_2,
    Add3_out1_2,
    \Delay5_bypass_delay_reg[2][0]_0 ,
    IPCORE_CLK,
    reset_out,
    HDL_Counter_out10,
    RGB3_34,
    RGB3_34__0,
    RGB3_34__1,
    \Delay_reg_reg[0][16]_0 );
  output [3:0]D;
  output [7:0]Comparisons_out1_2;
  output [3:0]\In1Reg_reg[4]_i_7_0 ;
  output [7:0]Comparisons_out1_0;
  output [3:0]\In2Reg_reg[4]_i_7_0 ;
  output [7:0]Comparisons_out1_1;
  output [7:0]Q;
  output [7:0]\Delay_reg_reg[0][15]_0 ;
  output [7:0]\Delay_bypass_delay_reg[2][15]_0 ;
  output [7:0]\Delay_reg_reg[2][15]_0 ;
  output [7:0]\Delay_bypass_delay_reg[1][15]_0 ;
  output [7:0]\Delay_reg_reg[1][15]_0 ;
  output [7:0]\Delay1_bypass_delay_reg[0][15]_0 ;
  output [7:0]\Delay1_reg_reg[0][15]_0 ;
  output [7:0]\Delay1_bypass_delay_reg[2][15]_0 ;
  output [7:0]\Delay1_reg_reg[2][15]_0 ;
  output [7:0]\Delay1_bypass_delay_reg[1][15]_0 ;
  output [7:0]\Delay1_reg_reg[1][15]_0 ;
  output [7:0]\Delay4_bypass_delay_reg[0][15]_0 ;
  output [7:0]\Delay4_reg_reg[0][15]_0 ;
  output [7:0]\Delay4_bypass_delay_reg[2][15]_0 ;
  output [7:0]\Delay4_reg_reg[2][15]_0 ;
  output [7:0]\Delay4_bypass_delay_reg[1][15]_0 ;
  output [7:0]\Delay4_reg_reg[1][15]_0 ;
  output [7:0]\Delay5_bypass_delay_reg[0][15]_0 ;
  output [7:0]\Delay5_reg_reg[0][15]_0 ;
  output [7:0]\Delay5_bypass_delay_reg[2][15]_0 ;
  output [7:0]\Delay5_reg_reg[2][15]_0 ;
  output [7:0]\Delay5_bypass_delay_reg[1][15]_0 ;
  output [7:0]\Delay5_reg_reg[1][15]_0 ;
  output [0:0]\Delay4_reg_reg[0][15]_1 ;
  output [0:0]\Delay_reg_reg[0][15]_1 ;
  output [0:0]\Delay4_reg_reg[1][15]_1 ;
  output [0:0]\Delay_reg_reg[1][15]_1 ;
  output [0:0]\Delay4_reg_reg[2][15]_1 ;
  output [0:0]\Delay_reg_reg[2][15]_1 ;
  output [9:0]A;
  output [0:0]validOut_1_reg_rep__2;
  output [9:0]\Cr_1_reg[7] ;
  output [0:0]validOut_1_reg_rep__2_0;
  output [9:0]\Cb_1_reg[7] ;
  output [0:0]validOut_1_reg_rep__2_1;
  output [9:0]\Y_1_reg[7] ;
  output [0:0]validOut_1_reg_rep__2_2;
  output [9:0]\Cr_1_reg[7]_0 ;
  output [0:0]validOut_1_reg_rep__1;
  output [9:0]\Cb_1_reg[7]_0 ;
  output [0:0]validOut_1_reg_rep__1_0;
  output [9:0]\Y_1_reg[7]_0 ;
  output [0:0]validOut_1_reg_rep__1_1;
  output [9:0]\Cr_1_reg[7]_1 ;
  output [0:0]validOut_1_reg_rep__0;
  output [9:0]\Cb_1_reg[7]_1 ;
  output [0:0]validOut_1_reg_rep__0_0;
  output [9:0]\Y_1_reg[7]_1 ;
  output [0:0]validOut_1_reg_rep__0_1;
  output [9:0]\Cr_1_reg[7]_2 ;
  output [0:0]validOut_1_reg_rep;
  output [9:0]\Cb_1_reg[7]_2 ;
  output [0:0]validOut_1_reg_rep_0;
  input [0:0]CO;
  input [0:0]\In1Reg_reg[4] ;
  input [0:0]\In1Reg_reg[7] ;
  input RGB0_35__1;
  input Color_Space_Converter_out2_valid;
  input RGB2_35;
  input RGB3_35;
  input RGB3_35_0;
  input [0:0]Product_out1;
  input [0:0]Add4_out1;
  input [0:0]Add3_out1;
  input [0:0]Product_out1_0;
  input [0:0]Add4_out1_0;
  input [0:0]Add3_out1_0;
  input [0:0]Product_out1_1;
  input [0:0]Add4_out1_1;
  input [0:0]Add3_out1_1;
  input [0:0]Product_out1_2;
  input [0:0]Add4_out1_2;
  input [0:0]Add3_out1_2;
  input [0:0]\Delay5_bypass_delay_reg[2][0]_0 ;
  input IPCORE_CLK;
  input reset_out;
  input HDL_Counter_out10;
  input [7:0]RGB3_34;
  input [7:0]RGB3_34__0;
  input [7:0]RGB3_34__1;
  input \Delay_reg_reg[0][16]_0 ;

  wire [9:0]A;
  wire [0:0]Add3_out1;
  wire [0:0]Add3_out1_0;
  wire [0:0]Add3_out1_1;
  wire [0:0]Add3_out1_2;
  wire Add3_out1_i_16__0_n_0;
  wire Add3_out1_i_16__1_n_0;
  wire Add3_out1_i_16__2_n_0;
  wire Add3_out1_i_16_n_0;
  wire Add3_out1_i_17__0_n_0;
  wire Add3_out1_i_17__1_n_0;
  wire Add3_out1_i_17__2_n_0;
  wire Add3_out1_i_17_n_0;
  wire Add3_out1_i_18__0_n_0;
  wire Add3_out1_i_18__1_n_0;
  wire Add3_out1_i_18__2_n_0;
  wire Add3_out1_i_18_n_0;
  wire Add3_out1_i_19__0_n_0;
  wire Add3_out1_i_19__1_n_0;
  wire Add3_out1_i_19__2_n_0;
  wire Add3_out1_i_19_n_0;
  wire Add3_out1_i_1__0_n_3;
  wire Add3_out1_i_1__1_n_3;
  wire Add3_out1_i_1__2_n_3;
  wire Add3_out1_i_1_n_3;
  wire Add3_out1_i_20__0_n_0;
  wire Add3_out1_i_20__1_n_0;
  wire Add3_out1_i_20__2_n_0;
  wire Add3_out1_i_20_n_0;
  wire Add3_out1_i_21__0_n_0;
  wire Add3_out1_i_21__1_n_0;
  wire Add3_out1_i_21__2_n_0;
  wire Add3_out1_i_21_n_0;
  wire Add3_out1_i_22__0_n_0;
  wire Add3_out1_i_22__1_n_0;
  wire Add3_out1_i_22__2_n_0;
  wire Add3_out1_i_22_n_0;
  wire Add3_out1_i_23__0_n_0;
  wire Add3_out1_i_23__1_n_0;
  wire Add3_out1_i_23__2_n_0;
  wire Add3_out1_i_23_n_0;
  wire Add3_out1_i_4__0_n_1;
  wire Add3_out1_i_4__0_n_2;
  wire Add3_out1_i_4__0_n_3;
  wire Add3_out1_i_4__1_n_1;
  wire Add3_out1_i_4__1_n_2;
  wire Add3_out1_i_4__1_n_3;
  wire Add3_out1_i_4__2_n_1;
  wire Add3_out1_i_4__2_n_2;
  wire Add3_out1_i_4__2_n_3;
  wire Add3_out1_i_4_n_1;
  wire Add3_out1_i_4_n_2;
  wire Add3_out1_i_4_n_3;
  wire Add3_out1_i_5__0_n_0;
  wire Add3_out1_i_5__0_n_1;
  wire Add3_out1_i_5__0_n_2;
  wire Add3_out1_i_5__0_n_3;
  wire Add3_out1_i_5__1_n_0;
  wire Add3_out1_i_5__1_n_1;
  wire Add3_out1_i_5__1_n_2;
  wire Add3_out1_i_5__1_n_3;
  wire Add3_out1_i_5__2_n_0;
  wire Add3_out1_i_5__2_n_1;
  wire Add3_out1_i_5__2_n_2;
  wire Add3_out1_i_5__2_n_3;
  wire Add3_out1_i_5_n_0;
  wire Add3_out1_i_5_n_1;
  wire Add3_out1_i_5_n_2;
  wire Add3_out1_i_5_n_3;
  wire Add3_out1_i_6__0_n_0;
  wire Add3_out1_i_6__1_n_0;
  wire Add3_out1_i_6__2_n_0;
  wire Add3_out1_i_6_n_0;
  wire Add3_out1_i_7__0_n_0;
  wire Add3_out1_i_7__1_n_0;
  wire Add3_out1_i_7__2_n_0;
  wire Add3_out1_i_7_n_0;
  wire [0:0]Add4_out1;
  wire [0:0]Add4_out1_0;
  wire [0:0]Add4_out1_1;
  wire [0:0]Add4_out1_2;
  wire Add4_out1_i_16__0_n_0;
  wire Add4_out1_i_16__1_n_0;
  wire Add4_out1_i_16__2_n_0;
  wire Add4_out1_i_16_n_0;
  wire Add4_out1_i_17__0_n_0;
  wire Add4_out1_i_17__1_n_0;
  wire Add4_out1_i_17__2_n_0;
  wire Add4_out1_i_17_n_0;
  wire Add4_out1_i_18__0_n_0;
  wire Add4_out1_i_18__1_n_0;
  wire Add4_out1_i_18__2_n_0;
  wire Add4_out1_i_18_n_0;
  wire Add4_out1_i_19__0_n_0;
  wire Add4_out1_i_19__1_n_0;
  wire Add4_out1_i_19__2_n_0;
  wire Add4_out1_i_19_n_0;
  wire Add4_out1_i_1__0_n_3;
  wire Add4_out1_i_1__1_n_3;
  wire Add4_out1_i_1__2_n_3;
  wire Add4_out1_i_1_n_3;
  wire Add4_out1_i_20__0_n_0;
  wire Add4_out1_i_20__1_n_0;
  wire Add4_out1_i_20__2_n_0;
  wire Add4_out1_i_20_n_0;
  wire Add4_out1_i_21__0_n_0;
  wire Add4_out1_i_21__1_n_0;
  wire Add4_out1_i_21__2_n_0;
  wire Add4_out1_i_21_n_0;
  wire Add4_out1_i_22__0_n_0;
  wire Add4_out1_i_22__1_n_0;
  wire Add4_out1_i_22__2_n_0;
  wire Add4_out1_i_22_n_0;
  wire Add4_out1_i_23__0_n_0;
  wire Add4_out1_i_23__1_n_0;
  wire Add4_out1_i_23__2_n_0;
  wire Add4_out1_i_23_n_0;
  wire Add4_out1_i_4__0_n_1;
  wire Add4_out1_i_4__0_n_2;
  wire Add4_out1_i_4__0_n_3;
  wire Add4_out1_i_4__1_n_1;
  wire Add4_out1_i_4__1_n_2;
  wire Add4_out1_i_4__1_n_3;
  wire Add4_out1_i_4__2_n_1;
  wire Add4_out1_i_4__2_n_2;
  wire Add4_out1_i_4__2_n_3;
  wire Add4_out1_i_4_n_1;
  wire Add4_out1_i_4_n_2;
  wire Add4_out1_i_4_n_3;
  wire Add4_out1_i_5__0_n_0;
  wire Add4_out1_i_5__0_n_1;
  wire Add4_out1_i_5__0_n_2;
  wire Add4_out1_i_5__0_n_3;
  wire Add4_out1_i_5__1_n_0;
  wire Add4_out1_i_5__1_n_1;
  wire Add4_out1_i_5__1_n_2;
  wire Add4_out1_i_5__1_n_3;
  wire Add4_out1_i_5__2_n_0;
  wire Add4_out1_i_5__2_n_1;
  wire Add4_out1_i_5__2_n_2;
  wire Add4_out1_i_5__2_n_3;
  wire Add4_out1_i_5_n_0;
  wire Add4_out1_i_5_n_1;
  wire Add4_out1_i_5_n_2;
  wire Add4_out1_i_5_n_3;
  wire Add4_out1_i_6__0_n_0;
  wire Add4_out1_i_6__1_n_0;
  wire Add4_out1_i_6__2_n_0;
  wire Add4_out1_i_6_n_0;
  wire Add4_out1_i_7__0_n_0;
  wire Add4_out1_i_7__1_n_0;
  wire Add4_out1_i_7__2_n_0;
  wire Add4_out1_i_7_n_0;
  wire [0:0]CO;
  wire [9:0]\Cb_1_reg[7] ;
  wire [9:0]\Cb_1_reg[7]_0 ;
  wire [9:0]\Cb_1_reg[7]_1 ;
  wire [9:0]\Cb_1_reg[7]_2 ;
  wire [17:0]Clustering_out1_0;
  wire [17:0]Clustering_out1_1;
  wire [17:0]Clustering_out1_10;
  wire [17:0]Clustering_out1_11;
  wire [17:0]Clustering_out1_2;
  wire [17:0]Clustering_out1_3;
  wire [17:0]Clustering_out1_4;
  wire [17:0]Clustering_out1_5;
  wire [17:0]Clustering_out1_6;
  wire [17:0]Clustering_out1_7;
  wire [17:0]Clustering_out1_8;
  wire [17:0]Clustering_out1_9;
  wire Color_Space_Converter_out2_valid;
  wire [7:0]Comparisons_out1_0;
  wire [7:0]Comparisons_out1_1;
  wire [7:0]Comparisons_out1_2;
  wire [9:0]\Cr_1_reg[7] ;
  wire [9:0]\Cr_1_reg[7]_0 ;
  wire [9:0]\Cr_1_reg[7]_1 ;
  wire [9:0]\Cr_1_reg[7]_2 ;
  wire [3:0]D;
  wire [7:0]\Delay1_bypass_delay_reg[0][15]_0 ;
  wire [17:0]\Delay1_bypass_delay_reg[0]_40 ;
  wire [7:0]\Delay1_bypass_delay_reg[1][15]_0 ;
  wire [17:0]\Delay1_bypass_delay_reg[1]_42 ;
  wire [7:0]\Delay1_bypass_delay_reg[2][15]_0 ;
  wire [17:0]\Delay1_bypass_delay_reg[2]_44 ;
  wire \Delay1_reg[0][17]_i_5_n_0 ;
  wire [7:0]\Delay1_reg_reg[0][15]_0 ;
  wire [17:0]\Delay1_reg_reg[0]_39 ;
  wire [7:0]\Delay1_reg_reg[1][15]_0 ;
  wire [17:0]\Delay1_reg_reg[1]_41 ;
  wire [7:0]\Delay1_reg_reg[2][15]_0 ;
  wire [17:0]\Delay1_reg_reg[2]_43 ;
  wire [7:0]\Delay4_bypass_delay_reg[0][15]_0 ;
  wire [17:0]\Delay4_bypass_delay_reg[0]_46 ;
  wire [7:0]\Delay4_bypass_delay_reg[1][15]_0 ;
  wire [17:0]\Delay4_bypass_delay_reg[1]_48 ;
  wire [7:0]\Delay4_bypass_delay_reg[2][15]_0 ;
  wire [17:0]\Delay4_bypass_delay_reg[2]_50 ;
  wire \Delay4_reg[0][17]_i_2_n_0 ;
  wire [7:0]\Delay4_reg_reg[0][15]_0 ;
  wire [0:0]\Delay4_reg_reg[0][15]_1 ;
  wire [17:0]\Delay4_reg_reg[0]_45 ;
  wire [7:0]\Delay4_reg_reg[1][15]_0 ;
  wire [0:0]\Delay4_reg_reg[1][15]_1 ;
  wire [17:0]\Delay4_reg_reg[1]_47 ;
  wire [7:0]\Delay4_reg_reg[2][15]_0 ;
  wire [0:0]\Delay4_reg_reg[2][15]_1 ;
  wire [17:0]\Delay4_reg_reg[2]_49 ;
  wire [7:0]\Delay5_bypass_delay_reg[0][15]_0 ;
  wire [17:0]\Delay5_bypass_delay_reg[0]_52 ;
  wire [7:0]\Delay5_bypass_delay_reg[1][15]_0 ;
  wire [17:0]\Delay5_bypass_delay_reg[1]_54 ;
  wire [0:0]\Delay5_bypass_delay_reg[2][0]_0 ;
  wire [7:0]\Delay5_bypass_delay_reg[2][15]_0 ;
  wire [17:0]\Delay5_bypass_delay_reg[2]_56 ;
  wire \Delay5_reg[0][17]_i_2_n_0 ;
  wire [7:0]\Delay5_reg_reg[0][15]_0 ;
  wire [17:0]\Delay5_reg_reg[0]_51 ;
  wire [7:0]\Delay5_reg_reg[1][15]_0 ;
  wire [17:0]\Delay5_reg_reg[1]_53 ;
  wire [7:0]\Delay5_reg_reg[2][15]_0 ;
  wire [17:0]\Delay5_reg_reg[2]_55 ;
  wire [17:0]\Delay_bypass_delay_reg[0]_34 ;
  wire [7:0]\Delay_bypass_delay_reg[1][15]_0 ;
  wire [17:0]\Delay_bypass_delay_reg[1]_36 ;
  wire [7:0]\Delay_bypass_delay_reg[2][15]_0 ;
  wire [17:0]\Delay_bypass_delay_reg[2]_38 ;
  wire \Delay_reg[0][16]_i_2_n_0 ;
  wire \Delay_reg[0][16]_i_3_n_0 ;
  wire \Delay_reg[0][16]_i_4_n_0 ;
  wire \Delay_reg[0][17]_i_14_n_0 ;
  wire \Delay_reg[0][17]_i_22_n_0 ;
  wire \Delay_reg[0][17]_i_3_n_0 ;
  wire \Delay_reg[0][17]_i_7_n_0 ;
  wire \Delay_reg[1][16]_i_2_n_0 ;
  wire \Delay_reg[2][16]_i_2_n_0 ;
  wire [7:0]\Delay_reg_reg[0][15]_0 ;
  wire [0:0]\Delay_reg_reg[0][15]_1 ;
  wire \Delay_reg_reg[0][16]_0 ;
  wire [17:0]\Delay_reg_reg[0]_33 ;
  wire [7:0]\Delay_reg_reg[1][15]_0 ;
  wire [0:0]\Delay_reg_reg[1][15]_1 ;
  wire [17:0]\Delay_reg_reg[1]_35 ;
  wire [7:0]\Delay_reg_reg[2][15]_0 ;
  wire [0:0]\Delay_reg_reg[2][15]_1 ;
  wire [17:0]\Delay_reg_reg[2]_37 ;
  wire HDL_Counter_out10;
  wire \HDL_Counter_out1[0]_i_3_n_0 ;
  wire [11:0]HDL_Counter_out1_reg;
  wire \HDL_Counter_out1_reg[0]_i_2_n_0 ;
  wire \HDL_Counter_out1_reg[0]_i_2_n_1 ;
  wire \HDL_Counter_out1_reg[0]_i_2_n_2 ;
  wire \HDL_Counter_out1_reg[0]_i_2_n_3 ;
  wire \HDL_Counter_out1_reg[0]_i_2_n_4 ;
  wire \HDL_Counter_out1_reg[0]_i_2_n_5 ;
  wire \HDL_Counter_out1_reg[0]_i_2_n_6 ;
  wire \HDL_Counter_out1_reg[0]_i_2_n_7 ;
  wire \HDL_Counter_out1_reg[4]_i_1_n_0 ;
  wire \HDL_Counter_out1_reg[4]_i_1_n_1 ;
  wire \HDL_Counter_out1_reg[4]_i_1_n_2 ;
  wire \HDL_Counter_out1_reg[4]_i_1_n_3 ;
  wire \HDL_Counter_out1_reg[4]_i_1_n_4 ;
  wire \HDL_Counter_out1_reg[4]_i_1_n_5 ;
  wire \HDL_Counter_out1_reg[4]_i_1_n_6 ;
  wire \HDL_Counter_out1_reg[4]_i_1_n_7 ;
  wire \HDL_Counter_out1_reg[8]_i_1_n_1 ;
  wire \HDL_Counter_out1_reg[8]_i_1_n_2 ;
  wire \HDL_Counter_out1_reg[8]_i_1_n_3 ;
  wire \HDL_Counter_out1_reg[8]_i_1_n_4 ;
  wire \HDL_Counter_out1_reg[8]_i_1_n_5 ;
  wire \HDL_Counter_out1_reg[8]_i_1_n_6 ;
  wire \HDL_Counter_out1_reg[8]_i_1_n_7 ;
  wire IPCORE_CLK;
  wire [0:0]\In1Reg_reg[4] ;
  wire [3:0]\In1Reg_reg[4]_i_7_0 ;
  wire [0:0]\In1Reg_reg[7] ;
  wire [3:0]\In2Reg_reg[4]_i_7_0 ;
  wire [0:0]Product_out1;
  wire [0:0]Product_out1_0;
  wire [0:0]Product_out1_1;
  wire [0:0]Product_out1_2;
  wire Product_out1_i_16__0_n_0;
  wire Product_out1_i_16__1_n_0;
  wire Product_out1_i_16__2_n_0;
  wire Product_out1_i_16_n_0;
  wire Product_out1_i_17__0_n_0;
  wire Product_out1_i_17__1_n_0;
  wire Product_out1_i_17__2_n_0;
  wire Product_out1_i_17_n_0;
  wire Product_out1_i_18__0_n_0;
  wire Product_out1_i_18__1_n_0;
  wire Product_out1_i_18__2_n_0;
  wire Product_out1_i_18_n_0;
  wire Product_out1_i_19__0_n_0;
  wire Product_out1_i_19__1_n_0;
  wire Product_out1_i_19__2_n_0;
  wire Product_out1_i_19_n_0;
  wire Product_out1_i_1__0_n_3;
  wire Product_out1_i_1__1_n_3;
  wire Product_out1_i_1__2_n_3;
  wire Product_out1_i_1_n_3;
  wire Product_out1_i_20__0_n_0;
  wire Product_out1_i_20__1_n_0;
  wire Product_out1_i_20__2_n_0;
  wire Product_out1_i_20_n_0;
  wire Product_out1_i_21__0_n_0;
  wire Product_out1_i_21__1_n_0;
  wire Product_out1_i_21__2_n_0;
  wire Product_out1_i_21_n_0;
  wire Product_out1_i_22__0_n_0;
  wire Product_out1_i_22__1_n_0;
  wire Product_out1_i_22__2_n_0;
  wire Product_out1_i_22_n_0;
  wire Product_out1_i_23__0_n_0;
  wire Product_out1_i_23__1_n_0;
  wire Product_out1_i_23__2_n_0;
  wire Product_out1_i_23_n_0;
  wire Product_out1_i_4__0_n_1;
  wire Product_out1_i_4__0_n_2;
  wire Product_out1_i_4__0_n_3;
  wire Product_out1_i_4__1_n_1;
  wire Product_out1_i_4__1_n_2;
  wire Product_out1_i_4__1_n_3;
  wire Product_out1_i_4__2_n_1;
  wire Product_out1_i_4__2_n_2;
  wire Product_out1_i_4__2_n_3;
  wire Product_out1_i_4_n_1;
  wire Product_out1_i_4_n_2;
  wire Product_out1_i_4_n_3;
  wire Product_out1_i_5__0_n_0;
  wire Product_out1_i_5__0_n_1;
  wire Product_out1_i_5__0_n_2;
  wire Product_out1_i_5__0_n_3;
  wire Product_out1_i_5__1_n_0;
  wire Product_out1_i_5__1_n_1;
  wire Product_out1_i_5__1_n_2;
  wire Product_out1_i_5__1_n_3;
  wire Product_out1_i_5__2_n_0;
  wire Product_out1_i_5__2_n_1;
  wire Product_out1_i_5__2_n_2;
  wire Product_out1_i_5__2_n_3;
  wire Product_out1_i_5_n_0;
  wire Product_out1_i_5_n_1;
  wire Product_out1_i_5_n_2;
  wire Product_out1_i_5_n_3;
  wire Product_out1_i_6__0_n_0;
  wire Product_out1_i_6__1_n_0;
  wire Product_out1_i_6__2_n_0;
  wire Product_out1_i_6_n_0;
  wire Product_out1_i_7__0_n_0;
  wire Product_out1_i_7__1_n_0;
  wire Product_out1_i_7__2_n_0;
  wire Product_out1_i_7_n_0;
  wire [7:0]Q;
  wire [17:0]RGB0_0;
  wire [17:0]RGB0_1;
  wire [17:0]RGB0_2;
  wire RGB0_35__1;
  wire [17:0]RGB1_0;
  wire [17:0]RGB1_1;
  wire [17:0]RGB1_2;
  wire [17:0]RGB2_0;
  wire [17:0]RGB2_1;
  wire [17:0]RGB2_2;
  wire RGB2_35;
  wire [16:0]RGB3_0;
  wire [16:0]RGB3_1;
  wire [16:0]RGB3_2;
  wire [7:0]RGB3_34;
  wire [7:0]RGB3_34__0;
  wire [7:0]RGB3_34__1;
  wire RGB3_35;
  wire RGB3_35_0;
  wire [9:0]\Y_1_reg[7] ;
  wire [9:0]\Y_1_reg[7]_0 ;
  wire [9:0]\Y_1_reg[7]_1 ;
  wire reset_out;
  wire [14:7]\u_Comparisons/Switch3_out1[0]_12 ;
  wire [14:7]\u_Comparisons/Switch3_out1[1]_14 ;
  wire [14:7]\u_Comparisons/Switch3_out1[2]_16 ;
  wire [14:7]\u_Comparisons/Switch4_out1[0]_13 ;
  wire [14:7]\u_Comparisons/Switch4_out1[1]_15 ;
  wire [14:7]\u_Comparisons/Switch4_out1[2]_17 ;
  wire u_MATLAB_Function_n_0;
  wire u_MATLAB_Function_n_18;
  wire u_MATLAB_Function_n_36;
  wire [0:0]validOut_1_reg_rep;
  wire [0:0]validOut_1_reg_rep_0;
  wire [0:0]validOut_1_reg_rep__0;
  wire [0:0]validOut_1_reg_rep__0_0;
  wire [0:0]validOut_1_reg_rep__0_1;
  wire [0:0]validOut_1_reg_rep__1;
  wire [0:0]validOut_1_reg_rep__1_0;
  wire [0:0]validOut_1_reg_rep__1_1;
  wire [0:0]validOut_1_reg_rep__2;
  wire [0:0]validOut_1_reg_rep__2_0;
  wire [0:0]validOut_1_reg_rep__2_1;
  wire [0:0]validOut_1_reg_rep__2_2;
  wire [3:1]NLW_Add3_out1_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_Add3_out1_i_1_O_UNCONNECTED;
  wire [3:1]NLW_Add3_out1_i_1__0_CO_UNCONNECTED;
  wire [3:2]NLW_Add3_out1_i_1__0_O_UNCONNECTED;
  wire [3:1]NLW_Add3_out1_i_1__1_CO_UNCONNECTED;
  wire [3:2]NLW_Add3_out1_i_1__1_O_UNCONNECTED;
  wire [3:1]NLW_Add3_out1_i_1__2_CO_UNCONNECTED;
  wire [3:2]NLW_Add3_out1_i_1__2_O_UNCONNECTED;
  wire [3:1]NLW_Add4_out1_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_Add4_out1_i_1_O_UNCONNECTED;
  wire [3:1]NLW_Add4_out1_i_1__0_CO_UNCONNECTED;
  wire [3:2]NLW_Add4_out1_i_1__0_O_UNCONNECTED;
  wire [3:1]NLW_Add4_out1_i_1__1_CO_UNCONNECTED;
  wire [3:2]NLW_Add4_out1_i_1__1_O_UNCONNECTED;
  wire [3:1]NLW_Add4_out1_i_1__2_CO_UNCONNECTED;
  wire [3:2]NLW_Add4_out1_i_1__2_O_UNCONNECTED;
  wire [3:3]\NLW_HDL_Counter_out1_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]NLW_Product_out1_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_Product_out1_i_1_O_UNCONNECTED;
  wire [3:1]NLW_Product_out1_i_1__0_CO_UNCONNECTED;
  wire [3:2]NLW_Product_out1_i_1__0_O_UNCONNECTED;
  wire [3:1]NLW_Product_out1_i_1__1_CO_UNCONNECTED;
  wire [3:2]NLW_Product_out1_i_1__1_O_UNCONNECTED;
  wire [3:1]NLW_Product_out1_i_1__2_CO_UNCONNECTED;
  wire [3:2]NLW_Product_out1_i_1__2_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add3_out1_i_1
       (.CI(Add3_out1),
        .CO({NLW_Add3_out1_i_1_CO_UNCONNECTED[3:1],Add3_out1_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_Add3_out1_i_1_O_UNCONNECTED[3:2],\Cb_1_reg[7] [9:8]}),
        .S({1'b0,1'b0,Add3_out1_i_6_n_0,Add3_out1_i_7_n_0}));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_16
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[1]_36 [7]),
        .I2(\Delay_reg_reg[1]_35 [7]),
        .O(Add3_out1_i_16_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_16__0
       (.I0(RGB2_35),
        .I1(\Delay1_bypass_delay_reg[1]_42 [7]),
        .I2(\Delay1_reg_reg[1]_41 [7]),
        .O(Add3_out1_i_16__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_16__1
       (.I0(RGB3_35),
        .I1(\Delay4_bypass_delay_reg[1]_48 [7]),
        .I2(\Delay4_reg_reg[1]_47 [7]),
        .O(Add3_out1_i_16__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_16__2
       (.I0(RGB3_35_0),
        .I1(\Delay5_bypass_delay_reg[1]_54 [7]),
        .I2(\Delay5_reg_reg[1]_53 [7]),
        .O(Add3_out1_i_16__2_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_17
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[1]_36 [6]),
        .I2(\Delay_reg_reg[1]_35 [6]),
        .O(Add3_out1_i_17_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_17__0
       (.I0(RGB2_35),
        .I1(\Delay1_bypass_delay_reg[1]_42 [6]),
        .I2(\Delay1_reg_reg[1]_41 [6]),
        .O(Add3_out1_i_17__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_17__1
       (.I0(RGB3_35),
        .I1(\Delay4_bypass_delay_reg[1]_48 [6]),
        .I2(\Delay4_reg_reg[1]_47 [6]),
        .O(Add3_out1_i_17__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_17__2
       (.I0(RGB3_35_0),
        .I1(\Delay5_bypass_delay_reg[1]_54 [6]),
        .I2(\Delay5_reg_reg[1]_53 [6]),
        .O(Add3_out1_i_17__2_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_18
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[1]_36 [5]),
        .I2(\Delay_reg_reg[1]_35 [5]),
        .O(Add3_out1_i_18_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_18__0
       (.I0(RGB2_35),
        .I1(\Delay1_bypass_delay_reg[1]_42 [5]),
        .I2(\Delay1_reg_reg[1]_41 [5]),
        .O(Add3_out1_i_18__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_18__1
       (.I0(RGB3_35),
        .I1(\Delay4_bypass_delay_reg[1]_48 [5]),
        .I2(\Delay4_reg_reg[1]_47 [5]),
        .O(Add3_out1_i_18__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_18__2
       (.I0(RGB3_35_0),
        .I1(\Delay5_bypass_delay_reg[1]_54 [5]),
        .I2(\Delay5_reg_reg[1]_53 [5]),
        .O(Add3_out1_i_18__2_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_19
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[1]_36 [4]),
        .I2(\Delay_reg_reg[1]_35 [4]),
        .O(Add3_out1_i_19_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_19__0
       (.I0(RGB2_35),
        .I1(\Delay1_bypass_delay_reg[1]_42 [4]),
        .I2(\Delay1_reg_reg[1]_41 [4]),
        .O(Add3_out1_i_19__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_19__1
       (.I0(RGB3_35),
        .I1(\Delay4_bypass_delay_reg[1]_48 [4]),
        .I2(\Delay4_reg_reg[1]_47 [4]),
        .O(Add3_out1_i_19__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_19__2
       (.I0(RGB3_35_0),
        .I1(\Delay5_bypass_delay_reg[1]_54 [4]),
        .I2(\Delay5_reg_reg[1]_53 [4]),
        .O(Add3_out1_i_19__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add3_out1_i_1__0
       (.CI(Add3_out1_0),
        .CO({NLW_Add3_out1_i_1__0_CO_UNCONNECTED[3:1],Add3_out1_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_Add3_out1_i_1__0_O_UNCONNECTED[3:2],\Cb_1_reg[7]_0 [9:8]}),
        .S({1'b0,1'b0,Add3_out1_i_6__0_n_0,Add3_out1_i_7__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add3_out1_i_1__1
       (.CI(Add3_out1_1),
        .CO({NLW_Add3_out1_i_1__1_CO_UNCONNECTED[3:1],Add3_out1_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_Add3_out1_i_1__1_O_UNCONNECTED[3:2],\Cb_1_reg[7]_1 [9:8]}),
        .S({1'b0,1'b0,Add3_out1_i_6__1_n_0,Add3_out1_i_7__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add3_out1_i_1__2
       (.CI(Add3_out1_2),
        .CO({NLW_Add3_out1_i_1__2_CO_UNCONNECTED[3:1],Add3_out1_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_Add3_out1_i_1__2_O_UNCONNECTED[3:2],\Cb_1_reg[7]_2 [9:8]}),
        .S({1'b0,1'b0,Add3_out1_i_6__2_n_0,Add3_out1_i_7__2_n_0}));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_20
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[1]_36 [3]),
        .I2(\Delay_reg_reg[1]_35 [3]),
        .O(Add3_out1_i_20_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_20__0
       (.I0(RGB2_35),
        .I1(\Delay1_bypass_delay_reg[1]_42 [3]),
        .I2(\Delay1_reg_reg[1]_41 [3]),
        .O(Add3_out1_i_20__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_20__1
       (.I0(RGB3_35),
        .I1(\Delay4_bypass_delay_reg[1]_48 [3]),
        .I2(\Delay4_reg_reg[1]_47 [3]),
        .O(Add3_out1_i_20__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_20__2
       (.I0(RGB3_35_0),
        .I1(\Delay5_bypass_delay_reg[1]_54 [3]),
        .I2(\Delay5_reg_reg[1]_53 [3]),
        .O(Add3_out1_i_20__2_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_21
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[1]_36 [2]),
        .I2(\Delay_reg_reg[1]_35 [2]),
        .O(Add3_out1_i_21_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_21__0
       (.I0(RGB2_35),
        .I1(\Delay1_bypass_delay_reg[1]_42 [2]),
        .I2(\Delay1_reg_reg[1]_41 [2]),
        .O(Add3_out1_i_21__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_21__1
       (.I0(RGB3_35),
        .I1(\Delay4_bypass_delay_reg[1]_48 [2]),
        .I2(\Delay4_reg_reg[1]_47 [2]),
        .O(Add3_out1_i_21__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_21__2
       (.I0(RGB3_35_0),
        .I1(\Delay5_bypass_delay_reg[1]_54 [2]),
        .I2(\Delay5_reg_reg[1]_53 [2]),
        .O(Add3_out1_i_21__2_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_22
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[1]_36 [1]),
        .I2(\Delay_reg_reg[1]_35 [1]),
        .O(Add3_out1_i_22_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_22__0
       (.I0(RGB2_35),
        .I1(\Delay1_bypass_delay_reg[1]_42 [1]),
        .I2(\Delay1_reg_reg[1]_41 [1]),
        .O(Add3_out1_i_22__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_22__1
       (.I0(RGB3_35),
        .I1(\Delay4_bypass_delay_reg[1]_48 [1]),
        .I2(\Delay4_reg_reg[1]_47 [1]),
        .O(Add3_out1_i_22__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_22__2
       (.I0(RGB3_35_0),
        .I1(\Delay5_bypass_delay_reg[1]_54 [1]),
        .I2(\Delay5_reg_reg[1]_53 [1]),
        .O(Add3_out1_i_22__2_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_23
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[1]_36 [0]),
        .I2(\Delay_reg_reg[1]_35 [0]),
        .O(Add3_out1_i_23_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_23__0
       (.I0(RGB2_35),
        .I1(\Delay1_bypass_delay_reg[1]_42 [0]),
        .I2(\Delay1_reg_reg[1]_41 [0]),
        .O(Add3_out1_i_23__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_23__1
       (.I0(RGB3_35),
        .I1(\Delay4_bypass_delay_reg[1]_48 [0]),
        .I2(\Delay4_reg_reg[1]_47 [0]),
        .O(Add3_out1_i_23__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_23__2
       (.I0(RGB3_35_0),
        .I1(\Delay5_bypass_delay_reg[1]_54 [0]),
        .I2(\Delay5_reg_reg[1]_53 [0]),
        .O(Add3_out1_i_23__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add3_out1_i_4
       (.CI(Add3_out1_i_5_n_0),
        .CO({validOut_1_reg_rep__2_1,Add3_out1_i_4_n_1,Add3_out1_i_4_n_2,Add3_out1_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Cb_1_reg[7] [7:4]),
        .S({Add3_out1_i_16_n_0,Add3_out1_i_17_n_0,Add3_out1_i_18_n_0,Add3_out1_i_19_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add3_out1_i_4__0
       (.CI(Add3_out1_i_5__0_n_0),
        .CO({validOut_1_reg_rep__1_0,Add3_out1_i_4__0_n_1,Add3_out1_i_4__0_n_2,Add3_out1_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Cb_1_reg[7]_0 [7:4]),
        .S({Add3_out1_i_16__0_n_0,Add3_out1_i_17__0_n_0,Add3_out1_i_18__0_n_0,Add3_out1_i_19__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add3_out1_i_4__1
       (.CI(Add3_out1_i_5__1_n_0),
        .CO({validOut_1_reg_rep__0_0,Add3_out1_i_4__1_n_1,Add3_out1_i_4__1_n_2,Add3_out1_i_4__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Cb_1_reg[7]_1 [7:4]),
        .S({Add3_out1_i_16__1_n_0,Add3_out1_i_17__1_n_0,Add3_out1_i_18__1_n_0,Add3_out1_i_19__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add3_out1_i_4__2
       (.CI(Add3_out1_i_5__2_n_0),
        .CO({validOut_1_reg_rep_0,Add3_out1_i_4__2_n_1,Add3_out1_i_4__2_n_2,Add3_out1_i_4__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Cb_1_reg[7]_2 [7:4]),
        .S({Add3_out1_i_16__2_n_0,Add3_out1_i_17__2_n_0,Add3_out1_i_18__2_n_0,Add3_out1_i_19__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add3_out1_i_5
       (.CI(1'b0),
        .CO({Add3_out1_i_5_n_0,Add3_out1_i_5_n_1,Add3_out1_i_5_n_2,Add3_out1_i_5_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Cb_1_reg[7] [3:0]),
        .S({Add3_out1_i_20_n_0,Add3_out1_i_21_n_0,Add3_out1_i_22_n_0,Add3_out1_i_23_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add3_out1_i_5__0
       (.CI(1'b0),
        .CO({Add3_out1_i_5__0_n_0,Add3_out1_i_5__0_n_1,Add3_out1_i_5__0_n_2,Add3_out1_i_5__0_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Cb_1_reg[7]_0 [3:0]),
        .S({Add3_out1_i_20__0_n_0,Add3_out1_i_21__0_n_0,Add3_out1_i_22__0_n_0,Add3_out1_i_23__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add3_out1_i_5__1
       (.CI(1'b0),
        .CO({Add3_out1_i_5__1_n_0,Add3_out1_i_5__1_n_1,Add3_out1_i_5__1_n_2,Add3_out1_i_5__1_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Cb_1_reg[7]_1 [3:0]),
        .S({Add3_out1_i_20__1_n_0,Add3_out1_i_21__1_n_0,Add3_out1_i_22__1_n_0,Add3_out1_i_23__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add3_out1_i_5__2
       (.CI(1'b0),
        .CO({Add3_out1_i_5__2_n_0,Add3_out1_i_5__2_n_1,Add3_out1_i_5__2_n_2,Add3_out1_i_5__2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Cb_1_reg[7]_2 [3:0]),
        .S({Add3_out1_i_20__2_n_0,Add3_out1_i_21__2_n_0,Add3_out1_i_22__2_n_0,Add3_out1_i_23__2_n_0}));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_6
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[1]_36 [17]),
        .I2(\Delay_reg_reg[1]_35 [17]),
        .O(Add3_out1_i_6_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_6__0
       (.I0(RGB2_35),
        .I1(\Delay1_bypass_delay_reg[1]_42 [17]),
        .I2(\Delay1_reg_reg[1]_41 [17]),
        .O(Add3_out1_i_6__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_6__1
       (.I0(RGB3_35),
        .I1(\Delay4_bypass_delay_reg[1]_48 [17]),
        .I2(\Delay4_reg_reg[1]_47 [17]),
        .O(Add3_out1_i_6__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_6__2
       (.I0(RGB3_35_0),
        .I1(\Delay5_bypass_delay_reg[1]_54 [17]),
        .I2(\Delay5_reg_reg[1]_53 [17]),
        .O(Add3_out1_i_6__2_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_7
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[1]_36 [16]),
        .I2(\Delay_reg_reg[1]_35 [16]),
        .O(Add3_out1_i_7_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_7__0
       (.I0(RGB2_35),
        .I1(\Delay1_bypass_delay_reg[1]_42 [16]),
        .I2(\Delay1_reg_reg[1]_41 [16]),
        .O(Add3_out1_i_7__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_7__1
       (.I0(RGB3_35),
        .I1(\Delay4_bypass_delay_reg[1]_48 [16]),
        .I2(\Delay4_reg_reg[1]_47 [16]),
        .O(Add3_out1_i_7__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add3_out1_i_7__2
       (.I0(RGB3_35_0),
        .I1(\Delay5_bypass_delay_reg[1]_54 [16]),
        .I2(\Delay5_reg_reg[1]_53 [16]),
        .O(Add3_out1_i_7__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add4_out1_i_1
       (.CI(Add4_out1),
        .CO({NLW_Add4_out1_i_1_CO_UNCONNECTED[3:1],Add4_out1_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_Add4_out1_i_1_O_UNCONNECTED[3:2],\Cr_1_reg[7] [9:8]}),
        .S({1'b0,1'b0,Add4_out1_i_6_n_0,Add4_out1_i_7_n_0}));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_16
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[2]_38 [7]),
        .I2(\Delay_reg_reg[2]_37 [7]),
        .O(Add4_out1_i_16_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_16__0
       (.I0(RGB2_35),
        .I1(\Delay1_bypass_delay_reg[2]_44 [7]),
        .I2(\Delay1_reg_reg[2]_43 [7]),
        .O(Add4_out1_i_16__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_16__1
       (.I0(RGB3_35),
        .I1(\Delay4_bypass_delay_reg[2]_50 [7]),
        .I2(\Delay4_reg_reg[2]_49 [7]),
        .O(Add4_out1_i_16__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_16__2
       (.I0(RGB3_35_0),
        .I1(\Delay5_bypass_delay_reg[2]_56 [7]),
        .I2(\Delay5_reg_reg[2]_55 [7]),
        .O(Add4_out1_i_16__2_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_17
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[2]_38 [6]),
        .I2(\Delay_reg_reg[2]_37 [6]),
        .O(Add4_out1_i_17_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_17__0
       (.I0(RGB2_35),
        .I1(\Delay1_bypass_delay_reg[2]_44 [6]),
        .I2(\Delay1_reg_reg[2]_43 [6]),
        .O(Add4_out1_i_17__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_17__1
       (.I0(RGB3_35),
        .I1(\Delay4_bypass_delay_reg[2]_50 [6]),
        .I2(\Delay4_reg_reg[2]_49 [6]),
        .O(Add4_out1_i_17__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_17__2
       (.I0(RGB3_35_0),
        .I1(\Delay5_bypass_delay_reg[2]_56 [6]),
        .I2(\Delay5_reg_reg[2]_55 [6]),
        .O(Add4_out1_i_17__2_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_18
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[2]_38 [5]),
        .I2(\Delay_reg_reg[2]_37 [5]),
        .O(Add4_out1_i_18_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_18__0
       (.I0(RGB2_35),
        .I1(\Delay1_bypass_delay_reg[2]_44 [5]),
        .I2(\Delay1_reg_reg[2]_43 [5]),
        .O(Add4_out1_i_18__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_18__1
       (.I0(RGB3_35),
        .I1(\Delay4_bypass_delay_reg[2]_50 [5]),
        .I2(\Delay4_reg_reg[2]_49 [5]),
        .O(Add4_out1_i_18__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_18__2
       (.I0(RGB3_35_0),
        .I1(\Delay5_bypass_delay_reg[2]_56 [5]),
        .I2(\Delay5_reg_reg[2]_55 [5]),
        .O(Add4_out1_i_18__2_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_19
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[2]_38 [4]),
        .I2(\Delay_reg_reg[2]_37 [4]),
        .O(Add4_out1_i_19_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_19__0
       (.I0(RGB2_35),
        .I1(\Delay1_bypass_delay_reg[2]_44 [4]),
        .I2(\Delay1_reg_reg[2]_43 [4]),
        .O(Add4_out1_i_19__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_19__1
       (.I0(RGB3_35),
        .I1(\Delay4_bypass_delay_reg[2]_50 [4]),
        .I2(\Delay4_reg_reg[2]_49 [4]),
        .O(Add4_out1_i_19__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_19__2
       (.I0(RGB3_35_0),
        .I1(\Delay5_bypass_delay_reg[2]_56 [4]),
        .I2(\Delay5_reg_reg[2]_55 [4]),
        .O(Add4_out1_i_19__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add4_out1_i_1__0
       (.CI(Add4_out1_0),
        .CO({NLW_Add4_out1_i_1__0_CO_UNCONNECTED[3:1],Add4_out1_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_Add4_out1_i_1__0_O_UNCONNECTED[3:2],\Cr_1_reg[7]_0 [9:8]}),
        .S({1'b0,1'b0,Add4_out1_i_6__0_n_0,Add4_out1_i_7__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add4_out1_i_1__1
       (.CI(Add4_out1_1),
        .CO({NLW_Add4_out1_i_1__1_CO_UNCONNECTED[3:1],Add4_out1_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_Add4_out1_i_1__1_O_UNCONNECTED[3:2],\Cr_1_reg[7]_1 [9:8]}),
        .S({1'b0,1'b0,Add4_out1_i_6__1_n_0,Add4_out1_i_7__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add4_out1_i_1__2
       (.CI(Add4_out1_2),
        .CO({NLW_Add4_out1_i_1__2_CO_UNCONNECTED[3:1],Add4_out1_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_Add4_out1_i_1__2_O_UNCONNECTED[3:2],\Cr_1_reg[7]_2 [9:8]}),
        .S({1'b0,1'b0,Add4_out1_i_6__2_n_0,Add4_out1_i_7__2_n_0}));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_20
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[2]_38 [3]),
        .I2(\Delay_reg_reg[2]_37 [3]),
        .O(Add4_out1_i_20_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_20__0
       (.I0(RGB2_35),
        .I1(\Delay1_bypass_delay_reg[2]_44 [3]),
        .I2(\Delay1_reg_reg[2]_43 [3]),
        .O(Add4_out1_i_20__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_20__1
       (.I0(RGB3_35),
        .I1(\Delay4_bypass_delay_reg[2]_50 [3]),
        .I2(\Delay4_reg_reg[2]_49 [3]),
        .O(Add4_out1_i_20__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_20__2
       (.I0(RGB3_35_0),
        .I1(\Delay5_bypass_delay_reg[2]_56 [3]),
        .I2(\Delay5_reg_reg[2]_55 [3]),
        .O(Add4_out1_i_20__2_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_21
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[2]_38 [2]),
        .I2(\Delay_reg_reg[2]_37 [2]),
        .O(Add4_out1_i_21_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_21__0
       (.I0(RGB2_35),
        .I1(\Delay1_bypass_delay_reg[2]_44 [2]),
        .I2(\Delay1_reg_reg[2]_43 [2]),
        .O(Add4_out1_i_21__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_21__1
       (.I0(RGB3_35),
        .I1(\Delay4_bypass_delay_reg[2]_50 [2]),
        .I2(\Delay4_reg_reg[2]_49 [2]),
        .O(Add4_out1_i_21__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_21__2
       (.I0(RGB3_35_0),
        .I1(\Delay5_bypass_delay_reg[2]_56 [2]),
        .I2(\Delay5_reg_reg[2]_55 [2]),
        .O(Add4_out1_i_21__2_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_22
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[2]_38 [1]),
        .I2(\Delay_reg_reg[2]_37 [1]),
        .O(Add4_out1_i_22_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_22__0
       (.I0(RGB2_35),
        .I1(\Delay1_bypass_delay_reg[2]_44 [1]),
        .I2(\Delay1_reg_reg[2]_43 [1]),
        .O(Add4_out1_i_22__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_22__1
       (.I0(RGB3_35),
        .I1(\Delay4_bypass_delay_reg[2]_50 [1]),
        .I2(\Delay4_reg_reg[2]_49 [1]),
        .O(Add4_out1_i_22__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_22__2
       (.I0(RGB3_35_0),
        .I1(\Delay5_bypass_delay_reg[2]_56 [1]),
        .I2(\Delay5_reg_reg[2]_55 [1]),
        .O(Add4_out1_i_22__2_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_23
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[2]_38 [0]),
        .I2(\Delay_reg_reg[2]_37 [0]),
        .O(Add4_out1_i_23_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_23__0
       (.I0(RGB2_35),
        .I1(\Delay1_bypass_delay_reg[2]_44 [0]),
        .I2(\Delay1_reg_reg[2]_43 [0]),
        .O(Add4_out1_i_23__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_23__1
       (.I0(RGB3_35),
        .I1(\Delay4_bypass_delay_reg[2]_50 [0]),
        .I2(\Delay4_reg_reg[2]_49 [0]),
        .O(Add4_out1_i_23__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_23__2
       (.I0(RGB3_35_0),
        .I1(\Delay5_bypass_delay_reg[2]_56 [0]),
        .I2(\Delay5_reg_reg[2]_55 [0]),
        .O(Add4_out1_i_23__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add4_out1_i_4
       (.CI(Add4_out1_i_5_n_0),
        .CO({validOut_1_reg_rep__2_0,Add4_out1_i_4_n_1,Add4_out1_i_4_n_2,Add4_out1_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Cr_1_reg[7] [7:4]),
        .S({Add4_out1_i_16_n_0,Add4_out1_i_17_n_0,Add4_out1_i_18_n_0,Add4_out1_i_19_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add4_out1_i_4__0
       (.CI(Add4_out1_i_5__0_n_0),
        .CO({validOut_1_reg_rep__1,Add4_out1_i_4__0_n_1,Add4_out1_i_4__0_n_2,Add4_out1_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Cr_1_reg[7]_0 [7:4]),
        .S({Add4_out1_i_16__0_n_0,Add4_out1_i_17__0_n_0,Add4_out1_i_18__0_n_0,Add4_out1_i_19__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add4_out1_i_4__1
       (.CI(Add4_out1_i_5__1_n_0),
        .CO({validOut_1_reg_rep__0,Add4_out1_i_4__1_n_1,Add4_out1_i_4__1_n_2,Add4_out1_i_4__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Cr_1_reg[7]_1 [7:4]),
        .S({Add4_out1_i_16__1_n_0,Add4_out1_i_17__1_n_0,Add4_out1_i_18__1_n_0,Add4_out1_i_19__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add4_out1_i_4__2
       (.CI(Add4_out1_i_5__2_n_0),
        .CO({validOut_1_reg_rep,Add4_out1_i_4__2_n_1,Add4_out1_i_4__2_n_2,Add4_out1_i_4__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Cr_1_reg[7]_2 [7:4]),
        .S({Add4_out1_i_16__2_n_0,Add4_out1_i_17__2_n_0,Add4_out1_i_18__2_n_0,Add4_out1_i_19__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add4_out1_i_5
       (.CI(1'b0),
        .CO({Add4_out1_i_5_n_0,Add4_out1_i_5_n_1,Add4_out1_i_5_n_2,Add4_out1_i_5_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Cr_1_reg[7] [3:0]),
        .S({Add4_out1_i_20_n_0,Add4_out1_i_21_n_0,Add4_out1_i_22_n_0,Add4_out1_i_23_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add4_out1_i_5__0
       (.CI(1'b0),
        .CO({Add4_out1_i_5__0_n_0,Add4_out1_i_5__0_n_1,Add4_out1_i_5__0_n_2,Add4_out1_i_5__0_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Cr_1_reg[7]_0 [3:0]),
        .S({Add4_out1_i_20__0_n_0,Add4_out1_i_21__0_n_0,Add4_out1_i_22__0_n_0,Add4_out1_i_23__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add4_out1_i_5__1
       (.CI(1'b0),
        .CO({Add4_out1_i_5__1_n_0,Add4_out1_i_5__1_n_1,Add4_out1_i_5__1_n_2,Add4_out1_i_5__1_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Cr_1_reg[7]_1 [3:0]),
        .S({Add4_out1_i_20__1_n_0,Add4_out1_i_21__1_n_0,Add4_out1_i_22__1_n_0,Add4_out1_i_23__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add4_out1_i_5__2
       (.CI(1'b0),
        .CO({Add4_out1_i_5__2_n_0,Add4_out1_i_5__2_n_1,Add4_out1_i_5__2_n_2,Add4_out1_i_5__2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Cr_1_reg[7]_2 [3:0]),
        .S({Add4_out1_i_20__2_n_0,Add4_out1_i_21__2_n_0,Add4_out1_i_22__2_n_0,Add4_out1_i_23__2_n_0}));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_6
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[2]_38 [17]),
        .I2(\Delay_reg_reg[2]_37 [17]),
        .O(Add4_out1_i_6_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_6__0
       (.I0(RGB2_35),
        .I1(\Delay1_bypass_delay_reg[2]_44 [17]),
        .I2(\Delay1_reg_reg[2]_43 [17]),
        .O(Add4_out1_i_6__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_6__1
       (.I0(RGB3_35),
        .I1(\Delay4_bypass_delay_reg[2]_50 [17]),
        .I2(\Delay4_reg_reg[2]_49 [17]),
        .O(Add4_out1_i_6__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_6__2
       (.I0(RGB3_35_0),
        .I1(\Delay5_bypass_delay_reg[2]_56 [17]),
        .I2(\Delay5_reg_reg[2]_55 [17]),
        .O(Add4_out1_i_6__2_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_7
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[2]_38 [16]),
        .I2(\Delay_reg_reg[2]_37 [16]),
        .O(Add4_out1_i_7_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_7__0
       (.I0(RGB2_35),
        .I1(\Delay1_bypass_delay_reg[2]_44 [16]),
        .I2(\Delay1_reg_reg[2]_43 [16]),
        .O(Add4_out1_i_7__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_7__1
       (.I0(RGB3_35),
        .I1(\Delay4_bypass_delay_reg[2]_50 [16]),
        .I2(\Delay4_reg_reg[2]_49 [16]),
        .O(Add4_out1_i_7__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Add4_out1_i_7__2
       (.I0(RGB3_35_0),
        .I1(\Delay5_bypass_delay_reg[2]_56 [16]),
        .I2(\Delay5_reg_reg[2]_55 [16]),
        .O(Add4_out1_i_7__2_n_0));
  FDCE \Delay1_bypass_delay_reg[0][0] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[0]_39 [0]),
        .Q(\Delay1_bypass_delay_reg[0]_40 [0]));
  FDCE \Delay1_bypass_delay_reg[0][10] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[0][15]_0 [2]),
        .Q(\Delay1_bypass_delay_reg[0][15]_0 [2]));
  FDCE \Delay1_bypass_delay_reg[0][11] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[0][15]_0 [3]),
        .Q(\Delay1_bypass_delay_reg[0][15]_0 [3]));
  FDCE \Delay1_bypass_delay_reg[0][12] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[0][15]_0 [4]),
        .Q(\Delay1_bypass_delay_reg[0][15]_0 [4]));
  FDCE \Delay1_bypass_delay_reg[0][13] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[0][15]_0 [5]),
        .Q(\Delay1_bypass_delay_reg[0][15]_0 [5]));
  FDCE \Delay1_bypass_delay_reg[0][14] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[0][15]_0 [6]),
        .Q(\Delay1_bypass_delay_reg[0][15]_0 [6]));
  FDCE \Delay1_bypass_delay_reg[0][15] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[0][15]_0 [7]),
        .Q(\Delay1_bypass_delay_reg[0][15]_0 [7]));
  FDCE \Delay1_bypass_delay_reg[0][16] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[0]_39 [16]),
        .Q(\Delay1_bypass_delay_reg[0]_40 [16]));
  FDCE \Delay1_bypass_delay_reg[0][17] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[0]_39 [17]),
        .Q(\Delay1_bypass_delay_reg[0]_40 [17]));
  FDCE \Delay1_bypass_delay_reg[0][1] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[0]_39 [1]),
        .Q(\Delay1_bypass_delay_reg[0]_40 [1]));
  FDCE \Delay1_bypass_delay_reg[0][2] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[0]_39 [2]),
        .Q(\Delay1_bypass_delay_reg[0]_40 [2]));
  FDCE \Delay1_bypass_delay_reg[0][3] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[0]_39 [3]),
        .Q(\Delay1_bypass_delay_reg[0]_40 [3]));
  FDCE \Delay1_bypass_delay_reg[0][4] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[0]_39 [4]),
        .Q(\Delay1_bypass_delay_reg[0]_40 [4]));
  FDCE \Delay1_bypass_delay_reg[0][5] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[0]_39 [5]),
        .Q(\Delay1_bypass_delay_reg[0]_40 [5]));
  FDCE \Delay1_bypass_delay_reg[0][6] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[0]_39 [6]),
        .Q(\Delay1_bypass_delay_reg[0]_40 [6]));
  FDCE \Delay1_bypass_delay_reg[0][7] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[0]_39 [7]),
        .Q(\Delay1_bypass_delay_reg[0]_40 [7]));
  FDCE \Delay1_bypass_delay_reg[0][8] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[0][15]_0 [0]),
        .Q(\Delay1_bypass_delay_reg[0][15]_0 [0]));
  FDCE \Delay1_bypass_delay_reg[0][9] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[0][15]_0 [1]),
        .Q(\Delay1_bypass_delay_reg[0][15]_0 [1]));
  FDCE \Delay1_bypass_delay_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[1]_41 [0]),
        .Q(\Delay1_bypass_delay_reg[1]_42 [0]));
  FDCE \Delay1_bypass_delay_reg[1][10] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[1][15]_0 [2]),
        .Q(\Delay1_bypass_delay_reg[1][15]_0 [2]));
  FDCE \Delay1_bypass_delay_reg[1][11] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[1][15]_0 [3]),
        .Q(\Delay1_bypass_delay_reg[1][15]_0 [3]));
  FDCE \Delay1_bypass_delay_reg[1][12] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[1][15]_0 [4]),
        .Q(\Delay1_bypass_delay_reg[1][15]_0 [4]));
  FDCE \Delay1_bypass_delay_reg[1][13] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[1][15]_0 [5]),
        .Q(\Delay1_bypass_delay_reg[1][15]_0 [5]));
  FDCE \Delay1_bypass_delay_reg[1][14] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[1][15]_0 [6]),
        .Q(\Delay1_bypass_delay_reg[1][15]_0 [6]));
  FDCE \Delay1_bypass_delay_reg[1][15] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[1][15]_0 [7]),
        .Q(\Delay1_bypass_delay_reg[1][15]_0 [7]));
  FDCE \Delay1_bypass_delay_reg[1][16] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[1]_41 [16]),
        .Q(\Delay1_bypass_delay_reg[1]_42 [16]));
  FDCE \Delay1_bypass_delay_reg[1][17] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[1]_41 [17]),
        .Q(\Delay1_bypass_delay_reg[1]_42 [17]));
  FDCE \Delay1_bypass_delay_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[1]_41 [1]),
        .Q(\Delay1_bypass_delay_reg[1]_42 [1]));
  FDCE \Delay1_bypass_delay_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[1]_41 [2]),
        .Q(\Delay1_bypass_delay_reg[1]_42 [2]));
  FDCE \Delay1_bypass_delay_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[1]_41 [3]),
        .Q(\Delay1_bypass_delay_reg[1]_42 [3]));
  FDCE \Delay1_bypass_delay_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[1]_41 [4]),
        .Q(\Delay1_bypass_delay_reg[1]_42 [4]));
  FDCE \Delay1_bypass_delay_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[1]_41 [5]),
        .Q(\Delay1_bypass_delay_reg[1]_42 [5]));
  FDCE \Delay1_bypass_delay_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[1]_41 [6]),
        .Q(\Delay1_bypass_delay_reg[1]_42 [6]));
  FDCE \Delay1_bypass_delay_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[1]_41 [7]),
        .Q(\Delay1_bypass_delay_reg[1]_42 [7]));
  FDCE \Delay1_bypass_delay_reg[1][8] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[1][15]_0 [0]),
        .Q(\Delay1_bypass_delay_reg[1][15]_0 [0]));
  FDCE \Delay1_bypass_delay_reg[1][9] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[1][15]_0 [1]),
        .Q(\Delay1_bypass_delay_reg[1][15]_0 [1]));
  FDCE \Delay1_bypass_delay_reg[2][0] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[2]_43 [0]),
        .Q(\Delay1_bypass_delay_reg[2]_44 [0]));
  FDCE \Delay1_bypass_delay_reg[2][10] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[2][15]_0 [2]),
        .Q(\Delay1_bypass_delay_reg[2][15]_0 [2]));
  FDCE \Delay1_bypass_delay_reg[2][11] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[2][15]_0 [3]),
        .Q(\Delay1_bypass_delay_reg[2][15]_0 [3]));
  FDCE \Delay1_bypass_delay_reg[2][12] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[2][15]_0 [4]),
        .Q(\Delay1_bypass_delay_reg[2][15]_0 [4]));
  FDCE \Delay1_bypass_delay_reg[2][13] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[2][15]_0 [5]),
        .Q(\Delay1_bypass_delay_reg[2][15]_0 [5]));
  FDCE \Delay1_bypass_delay_reg[2][14] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[2][15]_0 [6]),
        .Q(\Delay1_bypass_delay_reg[2][15]_0 [6]));
  FDCE \Delay1_bypass_delay_reg[2][15] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[2][15]_0 [7]),
        .Q(\Delay1_bypass_delay_reg[2][15]_0 [7]));
  FDCE \Delay1_bypass_delay_reg[2][16] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[2]_43 [16]),
        .Q(\Delay1_bypass_delay_reg[2]_44 [16]));
  FDCE \Delay1_bypass_delay_reg[2][17] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[2]_43 [17]),
        .Q(\Delay1_bypass_delay_reg[2]_44 [17]));
  FDCE \Delay1_bypass_delay_reg[2][1] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[2]_43 [1]),
        .Q(\Delay1_bypass_delay_reg[2]_44 [1]));
  FDCE \Delay1_bypass_delay_reg[2][2] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[2]_43 [2]),
        .Q(\Delay1_bypass_delay_reg[2]_44 [2]));
  FDCE \Delay1_bypass_delay_reg[2][3] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[2]_43 [3]),
        .Q(\Delay1_bypass_delay_reg[2]_44 [3]));
  FDCE \Delay1_bypass_delay_reg[2][4] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[2]_43 [4]),
        .Q(\Delay1_bypass_delay_reg[2]_44 [4]));
  FDCE \Delay1_bypass_delay_reg[2][5] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[2]_43 [5]),
        .Q(\Delay1_bypass_delay_reg[2]_44 [5]));
  FDCE \Delay1_bypass_delay_reg[2][6] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[2]_43 [6]),
        .Q(\Delay1_bypass_delay_reg[2]_44 [6]));
  FDCE \Delay1_bypass_delay_reg[2][7] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[2]_43 [7]),
        .Q(\Delay1_bypass_delay_reg[2]_44 [7]));
  FDCE \Delay1_bypass_delay_reg[2][8] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[2][15]_0 [0]),
        .Q(\Delay1_bypass_delay_reg[2][15]_0 [0]));
  FDCE \Delay1_bypass_delay_reg[2][9] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay1_reg_reg[2][15]_0 [1]),
        .Q(\Delay1_bypass_delay_reg[2][15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \Delay1_reg[0][17]_i_5 
       (.I0(\In1Reg_reg[7] ),
        .I1(\In1Reg_reg[4] ),
        .O(\Delay1_reg[0][17]_i_5_n_0 ));
  FDCE \Delay1_reg_reg[0][0] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_0[0]),
        .Q(\Delay1_reg_reg[0]_39 [0]));
  FDCE \Delay1_reg_reg[0][10] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_0[10]),
        .Q(\Delay1_reg_reg[0][15]_0 [2]));
  FDCE \Delay1_reg_reg[0][11] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_0[11]),
        .Q(\Delay1_reg_reg[0][15]_0 [3]));
  FDCE \Delay1_reg_reg[0][12] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_0[12]),
        .Q(\Delay1_reg_reg[0][15]_0 [4]));
  FDCE \Delay1_reg_reg[0][13] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_0[13]),
        .Q(\Delay1_reg_reg[0][15]_0 [5]));
  FDCE \Delay1_reg_reg[0][14] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_0[14]),
        .Q(\Delay1_reg_reg[0][15]_0 [6]));
  FDCE \Delay1_reg_reg[0][15] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_0[15]),
        .Q(\Delay1_reg_reg[0][15]_0 [7]));
  FDCE \Delay1_reg_reg[0][16] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_0[16]),
        .Q(\Delay1_reg_reg[0]_39 [16]));
  FDCE \Delay1_reg_reg[0][17] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_0[17]),
        .Q(\Delay1_reg_reg[0]_39 [17]));
  FDCE \Delay1_reg_reg[0][1] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_0[1]),
        .Q(\Delay1_reg_reg[0]_39 [1]));
  FDCE \Delay1_reg_reg[0][2] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_0[2]),
        .Q(\Delay1_reg_reg[0]_39 [2]));
  FDCE \Delay1_reg_reg[0][3] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_0[3]),
        .Q(\Delay1_reg_reg[0]_39 [3]));
  FDCE \Delay1_reg_reg[0][4] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_0[4]),
        .Q(\Delay1_reg_reg[0]_39 [4]));
  FDCE \Delay1_reg_reg[0][5] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_0[5]),
        .Q(\Delay1_reg_reg[0]_39 [5]));
  FDCE \Delay1_reg_reg[0][6] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_0[6]),
        .Q(\Delay1_reg_reg[0]_39 [6]));
  FDCE \Delay1_reg_reg[0][7] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_0[7]),
        .Q(\Delay1_reg_reg[0]_39 [7]));
  FDCE \Delay1_reg_reg[0][8] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_0[8]),
        .Q(\Delay1_reg_reg[0][15]_0 [0]));
  FDCE \Delay1_reg_reg[0][9] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_0[9]),
        .Q(\Delay1_reg_reg[0][15]_0 [1]));
  FDCE \Delay1_reg_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_1[0]),
        .Q(\Delay1_reg_reg[1]_41 [0]));
  FDCE \Delay1_reg_reg[1][10] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_1[10]),
        .Q(\Delay1_reg_reg[1][15]_0 [2]));
  FDCE \Delay1_reg_reg[1][11] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_1[11]),
        .Q(\Delay1_reg_reg[1][15]_0 [3]));
  FDCE \Delay1_reg_reg[1][12] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_1[12]),
        .Q(\Delay1_reg_reg[1][15]_0 [4]));
  FDCE \Delay1_reg_reg[1][13] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_1[13]),
        .Q(\Delay1_reg_reg[1][15]_0 [5]));
  FDCE \Delay1_reg_reg[1][14] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_1[14]),
        .Q(\Delay1_reg_reg[1][15]_0 [6]));
  FDCE \Delay1_reg_reg[1][15] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_1[15]),
        .Q(\Delay1_reg_reg[1][15]_0 [7]));
  FDCE \Delay1_reg_reg[1][16] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_1[16]),
        .Q(\Delay1_reg_reg[1]_41 [16]));
  FDCE \Delay1_reg_reg[1][17] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_1[17]),
        .Q(\Delay1_reg_reg[1]_41 [17]));
  FDCE \Delay1_reg_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_1[1]),
        .Q(\Delay1_reg_reg[1]_41 [1]));
  FDCE \Delay1_reg_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_1[2]),
        .Q(\Delay1_reg_reg[1]_41 [2]));
  FDCE \Delay1_reg_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_1[3]),
        .Q(\Delay1_reg_reg[1]_41 [3]));
  FDCE \Delay1_reg_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_1[4]),
        .Q(\Delay1_reg_reg[1]_41 [4]));
  FDCE \Delay1_reg_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_1[5]),
        .Q(\Delay1_reg_reg[1]_41 [5]));
  FDCE \Delay1_reg_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_1[6]),
        .Q(\Delay1_reg_reg[1]_41 [6]));
  FDCE \Delay1_reg_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_1[7]),
        .Q(\Delay1_reg_reg[1]_41 [7]));
  FDCE \Delay1_reg_reg[1][8] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_1[8]),
        .Q(\Delay1_reg_reg[1][15]_0 [0]));
  FDCE \Delay1_reg_reg[1][9] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_1[9]),
        .Q(\Delay1_reg_reg[1][15]_0 [1]));
  FDCE \Delay1_reg_reg[2][0] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_2[0]),
        .Q(\Delay1_reg_reg[2]_43 [0]));
  FDCE \Delay1_reg_reg[2][10] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_2[10]),
        .Q(\Delay1_reg_reg[2][15]_0 [2]));
  FDCE \Delay1_reg_reg[2][11] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_2[11]),
        .Q(\Delay1_reg_reg[2][15]_0 [3]));
  FDCE \Delay1_reg_reg[2][12] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_2[12]),
        .Q(\Delay1_reg_reg[2][15]_0 [4]));
  FDCE \Delay1_reg_reg[2][13] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_2[13]),
        .Q(\Delay1_reg_reg[2][15]_0 [5]));
  FDCE \Delay1_reg_reg[2][14] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_2[14]),
        .Q(\Delay1_reg_reg[2][15]_0 [6]));
  FDCE \Delay1_reg_reg[2][15] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_2[15]),
        .Q(\Delay1_reg_reg[2][15]_0 [7]));
  FDCE \Delay1_reg_reg[2][16] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_2[16]),
        .Q(\Delay1_reg_reg[2]_43 [16]));
  FDCE \Delay1_reg_reg[2][17] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_2[17]),
        .Q(\Delay1_reg_reg[2]_43 [17]));
  FDCE \Delay1_reg_reg[2][1] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_2[1]),
        .Q(\Delay1_reg_reg[2]_43 [1]));
  FDCE \Delay1_reg_reg[2][2] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_2[2]),
        .Q(\Delay1_reg_reg[2]_43 [2]));
  FDCE \Delay1_reg_reg[2][3] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_2[3]),
        .Q(\Delay1_reg_reg[2]_43 [3]));
  FDCE \Delay1_reg_reg[2][4] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_2[4]),
        .Q(\Delay1_reg_reg[2]_43 [4]));
  FDCE \Delay1_reg_reg[2][5] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_2[5]),
        .Q(\Delay1_reg_reg[2]_43 [5]));
  FDCE \Delay1_reg_reg[2][6] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_2[6]),
        .Q(\Delay1_reg_reg[2]_43 [6]));
  FDCE \Delay1_reg_reg[2][7] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_2[7]),
        .Q(\Delay1_reg_reg[2]_43 [7]));
  FDCE \Delay1_reg_reg[2][8] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_2[8]),
        .Q(\Delay1_reg_reg[2][15]_0 [0]));
  FDCE \Delay1_reg_reg[2][9] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB1_2[9]),
        .Q(\Delay1_reg_reg[2][15]_0 [1]));
  FDCE \Delay4_bypass_delay_reg[0][0] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[0]_45 [0]),
        .Q(\Delay4_bypass_delay_reg[0]_46 [0]));
  FDCE \Delay4_bypass_delay_reg[0][10] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[0][15]_0 [2]),
        .Q(\Delay4_bypass_delay_reg[0][15]_0 [2]));
  FDCE \Delay4_bypass_delay_reg[0][11] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[0][15]_0 [3]),
        .Q(\Delay4_bypass_delay_reg[0][15]_0 [3]));
  FDCE \Delay4_bypass_delay_reg[0][12] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[0][15]_0 [4]),
        .Q(\Delay4_bypass_delay_reg[0][15]_0 [4]));
  FDCE \Delay4_bypass_delay_reg[0][13] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[0][15]_0 [5]),
        .Q(\Delay4_bypass_delay_reg[0][15]_0 [5]));
  FDCE \Delay4_bypass_delay_reg[0][14] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[0][15]_0 [6]),
        .Q(\Delay4_bypass_delay_reg[0][15]_0 [6]));
  FDCE \Delay4_bypass_delay_reg[0][15] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[0][15]_0 [7]),
        .Q(\Delay4_bypass_delay_reg[0][15]_0 [7]));
  FDCE \Delay4_bypass_delay_reg[0][16] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[0]_45 [16]),
        .Q(\Delay4_bypass_delay_reg[0]_46 [16]));
  FDCE \Delay4_bypass_delay_reg[0][17] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[0]_45 [17]),
        .Q(\Delay4_bypass_delay_reg[0]_46 [17]));
  FDCE \Delay4_bypass_delay_reg[0][1] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[0]_45 [1]),
        .Q(\Delay4_bypass_delay_reg[0]_46 [1]));
  FDCE \Delay4_bypass_delay_reg[0][2] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[0]_45 [2]),
        .Q(\Delay4_bypass_delay_reg[0]_46 [2]));
  FDCE \Delay4_bypass_delay_reg[0][3] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[0]_45 [3]),
        .Q(\Delay4_bypass_delay_reg[0]_46 [3]));
  FDCE \Delay4_bypass_delay_reg[0][4] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[0]_45 [4]),
        .Q(\Delay4_bypass_delay_reg[0]_46 [4]));
  FDCE \Delay4_bypass_delay_reg[0][5] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[0]_45 [5]),
        .Q(\Delay4_bypass_delay_reg[0]_46 [5]));
  FDCE \Delay4_bypass_delay_reg[0][6] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[0]_45 [6]),
        .Q(\Delay4_bypass_delay_reg[0]_46 [6]));
  FDCE \Delay4_bypass_delay_reg[0][7] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[0]_45 [7]),
        .Q(\Delay4_bypass_delay_reg[0]_46 [7]));
  FDCE \Delay4_bypass_delay_reg[0][8] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[0][15]_0 [0]),
        .Q(\Delay4_bypass_delay_reg[0][15]_0 [0]));
  FDCE \Delay4_bypass_delay_reg[0][9] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[0][15]_0 [1]),
        .Q(\Delay4_bypass_delay_reg[0][15]_0 [1]));
  FDCE \Delay4_bypass_delay_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[1]_47 [0]),
        .Q(\Delay4_bypass_delay_reg[1]_48 [0]));
  FDCE \Delay4_bypass_delay_reg[1][10] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[1][15]_0 [2]),
        .Q(\Delay4_bypass_delay_reg[1][15]_0 [2]));
  FDCE \Delay4_bypass_delay_reg[1][11] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[1][15]_0 [3]),
        .Q(\Delay4_bypass_delay_reg[1][15]_0 [3]));
  FDCE \Delay4_bypass_delay_reg[1][12] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[1][15]_0 [4]),
        .Q(\Delay4_bypass_delay_reg[1][15]_0 [4]));
  FDCE \Delay4_bypass_delay_reg[1][13] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[1][15]_0 [5]),
        .Q(\Delay4_bypass_delay_reg[1][15]_0 [5]));
  FDCE \Delay4_bypass_delay_reg[1][14] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[1][15]_0 [6]),
        .Q(\Delay4_bypass_delay_reg[1][15]_0 [6]));
  FDCE \Delay4_bypass_delay_reg[1][15] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[1][15]_0 [7]),
        .Q(\Delay4_bypass_delay_reg[1][15]_0 [7]));
  FDCE \Delay4_bypass_delay_reg[1][16] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[1]_47 [16]),
        .Q(\Delay4_bypass_delay_reg[1]_48 [16]));
  FDCE \Delay4_bypass_delay_reg[1][17] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[1]_47 [17]),
        .Q(\Delay4_bypass_delay_reg[1]_48 [17]));
  FDCE \Delay4_bypass_delay_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[1]_47 [1]),
        .Q(\Delay4_bypass_delay_reg[1]_48 [1]));
  FDCE \Delay4_bypass_delay_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[1]_47 [2]),
        .Q(\Delay4_bypass_delay_reg[1]_48 [2]));
  FDCE \Delay4_bypass_delay_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[1]_47 [3]),
        .Q(\Delay4_bypass_delay_reg[1]_48 [3]));
  FDCE \Delay4_bypass_delay_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[1]_47 [4]),
        .Q(\Delay4_bypass_delay_reg[1]_48 [4]));
  FDCE \Delay4_bypass_delay_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[1]_47 [5]),
        .Q(\Delay4_bypass_delay_reg[1]_48 [5]));
  FDCE \Delay4_bypass_delay_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[1]_47 [6]),
        .Q(\Delay4_bypass_delay_reg[1]_48 [6]));
  FDCE \Delay4_bypass_delay_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[1]_47 [7]),
        .Q(\Delay4_bypass_delay_reg[1]_48 [7]));
  FDCE \Delay4_bypass_delay_reg[1][8] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[1][15]_0 [0]),
        .Q(\Delay4_bypass_delay_reg[1][15]_0 [0]));
  FDCE \Delay4_bypass_delay_reg[1][9] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[1][15]_0 [1]),
        .Q(\Delay4_bypass_delay_reg[1][15]_0 [1]));
  FDCE \Delay4_bypass_delay_reg[2][0] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[2]_49 [0]),
        .Q(\Delay4_bypass_delay_reg[2]_50 [0]));
  FDCE \Delay4_bypass_delay_reg[2][10] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[2][15]_0 [2]),
        .Q(\Delay4_bypass_delay_reg[2][15]_0 [2]));
  FDCE \Delay4_bypass_delay_reg[2][11] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[2][15]_0 [3]),
        .Q(\Delay4_bypass_delay_reg[2][15]_0 [3]));
  FDCE \Delay4_bypass_delay_reg[2][12] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[2][15]_0 [4]),
        .Q(\Delay4_bypass_delay_reg[2][15]_0 [4]));
  FDCE \Delay4_bypass_delay_reg[2][13] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[2][15]_0 [5]),
        .Q(\Delay4_bypass_delay_reg[2][15]_0 [5]));
  FDCE \Delay4_bypass_delay_reg[2][14] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[2][15]_0 [6]),
        .Q(\Delay4_bypass_delay_reg[2][15]_0 [6]));
  FDCE \Delay4_bypass_delay_reg[2][15] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[2][15]_0 [7]),
        .Q(\Delay4_bypass_delay_reg[2][15]_0 [7]));
  FDCE \Delay4_bypass_delay_reg[2][16] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[2]_49 [16]),
        .Q(\Delay4_bypass_delay_reg[2]_50 [16]));
  FDCE \Delay4_bypass_delay_reg[2][17] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[2]_49 [17]),
        .Q(\Delay4_bypass_delay_reg[2]_50 [17]));
  FDCE \Delay4_bypass_delay_reg[2][1] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[2]_49 [1]),
        .Q(\Delay4_bypass_delay_reg[2]_50 [1]));
  FDCE \Delay4_bypass_delay_reg[2][2] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[2]_49 [2]),
        .Q(\Delay4_bypass_delay_reg[2]_50 [2]));
  FDCE \Delay4_bypass_delay_reg[2][3] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[2]_49 [3]),
        .Q(\Delay4_bypass_delay_reg[2]_50 [3]));
  FDCE \Delay4_bypass_delay_reg[2][4] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[2]_49 [4]),
        .Q(\Delay4_bypass_delay_reg[2]_50 [4]));
  FDCE \Delay4_bypass_delay_reg[2][5] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[2]_49 [5]),
        .Q(\Delay4_bypass_delay_reg[2]_50 [5]));
  FDCE \Delay4_bypass_delay_reg[2][6] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[2]_49 [6]),
        .Q(\Delay4_bypass_delay_reg[2]_50 [6]));
  FDCE \Delay4_bypass_delay_reg[2][7] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[2]_49 [7]),
        .Q(\Delay4_bypass_delay_reg[2]_50 [7]));
  FDCE \Delay4_bypass_delay_reg[2][8] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[2][15]_0 [0]),
        .Q(\Delay4_bypass_delay_reg[2][15]_0 [0]));
  FDCE \Delay4_bypass_delay_reg[2][9] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay4_reg_reg[2][15]_0 [1]),
        .Q(\Delay4_bypass_delay_reg[2][15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \Delay4_reg[0][17]_i_2 
       (.I0(\In1Reg_reg[4] ),
        .I1(CO),
        .O(\Delay4_reg[0][17]_i_2_n_0 ));
  FDCE \Delay4_reg_reg[0][0] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_0[0]),
        .Q(\Delay4_reg_reg[0]_45 [0]));
  FDCE \Delay4_reg_reg[0][10] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_0[10]),
        .Q(\Delay4_reg_reg[0][15]_0 [2]));
  FDCE \Delay4_reg_reg[0][11] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_0[11]),
        .Q(\Delay4_reg_reg[0][15]_0 [3]));
  FDCE \Delay4_reg_reg[0][12] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_0[12]),
        .Q(\Delay4_reg_reg[0][15]_0 [4]));
  FDCE \Delay4_reg_reg[0][13] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_0[13]),
        .Q(\Delay4_reg_reg[0][15]_0 [5]));
  FDCE \Delay4_reg_reg[0][14] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_0[14]),
        .Q(\Delay4_reg_reg[0][15]_0 [6]));
  FDCE \Delay4_reg_reg[0][15] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_0[15]),
        .Q(\Delay4_reg_reg[0][15]_0 [7]));
  FDCE \Delay4_reg_reg[0][16] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_0[16]),
        .Q(\Delay4_reg_reg[0]_45 [16]));
  FDCE \Delay4_reg_reg[0][17] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_0[17]),
        .Q(\Delay4_reg_reg[0]_45 [17]));
  FDCE \Delay4_reg_reg[0][1] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_0[1]),
        .Q(\Delay4_reg_reg[0]_45 [1]));
  FDCE \Delay4_reg_reg[0][2] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_0[2]),
        .Q(\Delay4_reg_reg[0]_45 [2]));
  FDCE \Delay4_reg_reg[0][3] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_0[3]),
        .Q(\Delay4_reg_reg[0]_45 [3]));
  FDCE \Delay4_reg_reg[0][4] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_0[4]),
        .Q(\Delay4_reg_reg[0]_45 [4]));
  FDCE \Delay4_reg_reg[0][5] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_0[5]),
        .Q(\Delay4_reg_reg[0]_45 [5]));
  FDCE \Delay4_reg_reg[0][6] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_0[6]),
        .Q(\Delay4_reg_reg[0]_45 [6]));
  FDCE \Delay4_reg_reg[0][7] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_0[7]),
        .Q(\Delay4_reg_reg[0]_45 [7]));
  FDCE \Delay4_reg_reg[0][8] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_0[8]),
        .Q(\Delay4_reg_reg[0][15]_0 [0]));
  FDCE \Delay4_reg_reg[0][9] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_0[9]),
        .Q(\Delay4_reg_reg[0][15]_0 [1]));
  FDCE \Delay4_reg_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_1[0]),
        .Q(\Delay4_reg_reg[1]_47 [0]));
  FDCE \Delay4_reg_reg[1][10] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_1[10]),
        .Q(\Delay4_reg_reg[1][15]_0 [2]));
  FDCE \Delay4_reg_reg[1][11] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_1[11]),
        .Q(\Delay4_reg_reg[1][15]_0 [3]));
  FDCE \Delay4_reg_reg[1][12] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_1[12]),
        .Q(\Delay4_reg_reg[1][15]_0 [4]));
  FDCE \Delay4_reg_reg[1][13] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_1[13]),
        .Q(\Delay4_reg_reg[1][15]_0 [5]));
  FDCE \Delay4_reg_reg[1][14] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_1[14]),
        .Q(\Delay4_reg_reg[1][15]_0 [6]));
  FDCE \Delay4_reg_reg[1][15] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_1[15]),
        .Q(\Delay4_reg_reg[1][15]_0 [7]));
  FDCE \Delay4_reg_reg[1][16] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_1[16]),
        .Q(\Delay4_reg_reg[1]_47 [16]));
  FDCE \Delay4_reg_reg[1][17] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_1[17]),
        .Q(\Delay4_reg_reg[1]_47 [17]));
  FDCE \Delay4_reg_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_1[1]),
        .Q(\Delay4_reg_reg[1]_47 [1]));
  FDCE \Delay4_reg_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_1[2]),
        .Q(\Delay4_reg_reg[1]_47 [2]));
  FDCE \Delay4_reg_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_1[3]),
        .Q(\Delay4_reg_reg[1]_47 [3]));
  FDCE \Delay4_reg_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_1[4]),
        .Q(\Delay4_reg_reg[1]_47 [4]));
  FDCE \Delay4_reg_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_1[5]),
        .Q(\Delay4_reg_reg[1]_47 [5]));
  FDCE \Delay4_reg_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_1[6]),
        .Q(\Delay4_reg_reg[1]_47 [6]));
  FDCE \Delay4_reg_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_1[7]),
        .Q(\Delay4_reg_reg[1]_47 [7]));
  FDCE \Delay4_reg_reg[1][8] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_1[8]),
        .Q(\Delay4_reg_reg[1][15]_0 [0]));
  FDCE \Delay4_reg_reg[1][9] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_1[9]),
        .Q(\Delay4_reg_reg[1][15]_0 [1]));
  FDCE \Delay4_reg_reg[2][0] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_2[0]),
        .Q(\Delay4_reg_reg[2]_49 [0]));
  FDCE \Delay4_reg_reg[2][10] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_2[10]),
        .Q(\Delay4_reg_reg[2][15]_0 [2]));
  FDCE \Delay4_reg_reg[2][11] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_2[11]),
        .Q(\Delay4_reg_reg[2][15]_0 [3]));
  FDCE \Delay4_reg_reg[2][12] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_2[12]),
        .Q(\Delay4_reg_reg[2][15]_0 [4]));
  FDCE \Delay4_reg_reg[2][13] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_2[13]),
        .Q(\Delay4_reg_reg[2][15]_0 [5]));
  FDCE \Delay4_reg_reg[2][14] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_2[14]),
        .Q(\Delay4_reg_reg[2][15]_0 [6]));
  FDCE \Delay4_reg_reg[2][15] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_2[15]),
        .Q(\Delay4_reg_reg[2][15]_0 [7]));
  FDCE \Delay4_reg_reg[2][16] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_2[16]),
        .Q(\Delay4_reg_reg[2]_49 [16]));
  FDCE \Delay4_reg_reg[2][17] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_2[17]),
        .Q(\Delay4_reg_reg[2]_49 [17]));
  FDCE \Delay4_reg_reg[2][1] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_2[1]),
        .Q(\Delay4_reg_reg[2]_49 [1]));
  FDCE \Delay4_reg_reg[2][2] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_2[2]),
        .Q(\Delay4_reg_reg[2]_49 [2]));
  FDCE \Delay4_reg_reg[2][3] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_2[3]),
        .Q(\Delay4_reg_reg[2]_49 [3]));
  FDCE \Delay4_reg_reg[2][4] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_2[4]),
        .Q(\Delay4_reg_reg[2]_49 [4]));
  FDCE \Delay4_reg_reg[2][5] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_2[5]),
        .Q(\Delay4_reg_reg[2]_49 [5]));
  FDCE \Delay4_reg_reg[2][6] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_2[6]),
        .Q(\Delay4_reg_reg[2]_49 [6]));
  FDCE \Delay4_reg_reg[2][7] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_2[7]),
        .Q(\Delay4_reg_reg[2]_49 [7]));
  FDCE \Delay4_reg_reg[2][8] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_2[8]),
        .Q(\Delay4_reg_reg[2][15]_0 [0]));
  FDCE \Delay4_reg_reg[2][9] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB2_2[9]),
        .Q(\Delay4_reg_reg[2][15]_0 [1]));
  FDCE \Delay5_bypass_delay_reg[0][0] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[0]_51 [0]),
        .Q(\Delay5_bypass_delay_reg[0]_52 [0]));
  FDCE \Delay5_bypass_delay_reg[0][10] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[0][15]_0 [2]),
        .Q(\Delay5_bypass_delay_reg[0][15]_0 [2]));
  FDCE \Delay5_bypass_delay_reg[0][11] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[0][15]_0 [3]),
        .Q(\Delay5_bypass_delay_reg[0][15]_0 [3]));
  FDCE \Delay5_bypass_delay_reg[0][12] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[0][15]_0 [4]),
        .Q(\Delay5_bypass_delay_reg[0][15]_0 [4]));
  FDCE \Delay5_bypass_delay_reg[0][13] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[0][15]_0 [5]),
        .Q(\Delay5_bypass_delay_reg[0][15]_0 [5]));
  FDCE \Delay5_bypass_delay_reg[0][14] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[0][15]_0 [6]),
        .Q(\Delay5_bypass_delay_reg[0][15]_0 [6]));
  FDCE \Delay5_bypass_delay_reg[0][15] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[0][15]_0 [7]),
        .Q(\Delay5_bypass_delay_reg[0][15]_0 [7]));
  FDCE \Delay5_bypass_delay_reg[0][16] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[0]_51 [16]),
        .Q(\Delay5_bypass_delay_reg[0]_52 [16]));
  FDCE \Delay5_bypass_delay_reg[0][17] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[0]_51 [17]),
        .Q(\Delay5_bypass_delay_reg[0]_52 [17]));
  FDCE \Delay5_bypass_delay_reg[0][1] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[0]_51 [1]),
        .Q(\Delay5_bypass_delay_reg[0]_52 [1]));
  FDCE \Delay5_bypass_delay_reg[0][2] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[0]_51 [2]),
        .Q(\Delay5_bypass_delay_reg[0]_52 [2]));
  FDCE \Delay5_bypass_delay_reg[0][3] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[0]_51 [3]),
        .Q(\Delay5_bypass_delay_reg[0]_52 [3]));
  FDCE \Delay5_bypass_delay_reg[0][4] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[0]_51 [4]),
        .Q(\Delay5_bypass_delay_reg[0]_52 [4]));
  FDCE \Delay5_bypass_delay_reg[0][5] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[0]_51 [5]),
        .Q(\Delay5_bypass_delay_reg[0]_52 [5]));
  FDCE \Delay5_bypass_delay_reg[0][6] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[0]_51 [6]),
        .Q(\Delay5_bypass_delay_reg[0]_52 [6]));
  FDCE \Delay5_bypass_delay_reg[0][7] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[0]_51 [7]),
        .Q(\Delay5_bypass_delay_reg[0]_52 [7]));
  FDCE \Delay5_bypass_delay_reg[0][8] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[0][15]_0 [0]),
        .Q(\Delay5_bypass_delay_reg[0][15]_0 [0]));
  FDCE \Delay5_bypass_delay_reg[0][9] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[0][15]_0 [1]),
        .Q(\Delay5_bypass_delay_reg[0][15]_0 [1]));
  FDCE \Delay5_bypass_delay_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[1]_53 [0]),
        .Q(\Delay5_bypass_delay_reg[1]_54 [0]));
  FDCE \Delay5_bypass_delay_reg[1][10] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[1][15]_0 [2]),
        .Q(\Delay5_bypass_delay_reg[1][15]_0 [2]));
  FDCE \Delay5_bypass_delay_reg[1][11] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[1][15]_0 [3]),
        .Q(\Delay5_bypass_delay_reg[1][15]_0 [3]));
  FDCE \Delay5_bypass_delay_reg[1][12] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[1][15]_0 [4]),
        .Q(\Delay5_bypass_delay_reg[1][15]_0 [4]));
  FDCE \Delay5_bypass_delay_reg[1][13] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[1][15]_0 [5]),
        .Q(\Delay5_bypass_delay_reg[1][15]_0 [5]));
  FDCE \Delay5_bypass_delay_reg[1][14] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[1][15]_0 [6]),
        .Q(\Delay5_bypass_delay_reg[1][15]_0 [6]));
  FDCE \Delay5_bypass_delay_reg[1][15] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[1][15]_0 [7]),
        .Q(\Delay5_bypass_delay_reg[1][15]_0 [7]));
  FDCE \Delay5_bypass_delay_reg[1][16] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[1]_53 [16]),
        .Q(\Delay5_bypass_delay_reg[1]_54 [16]));
  FDCE \Delay5_bypass_delay_reg[1][17] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[1]_53 [17]),
        .Q(\Delay5_bypass_delay_reg[1]_54 [17]));
  FDCE \Delay5_bypass_delay_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[1]_53 [1]),
        .Q(\Delay5_bypass_delay_reg[1]_54 [1]));
  FDCE \Delay5_bypass_delay_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[1]_53 [2]),
        .Q(\Delay5_bypass_delay_reg[1]_54 [2]));
  FDCE \Delay5_bypass_delay_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[1]_53 [3]),
        .Q(\Delay5_bypass_delay_reg[1]_54 [3]));
  FDCE \Delay5_bypass_delay_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[1]_53 [4]),
        .Q(\Delay5_bypass_delay_reg[1]_54 [4]));
  FDCE \Delay5_bypass_delay_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[1]_53 [5]),
        .Q(\Delay5_bypass_delay_reg[1]_54 [5]));
  FDCE \Delay5_bypass_delay_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[1]_53 [6]),
        .Q(\Delay5_bypass_delay_reg[1]_54 [6]));
  FDCE \Delay5_bypass_delay_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[1]_53 [7]),
        .Q(\Delay5_bypass_delay_reg[1]_54 [7]));
  FDCE \Delay5_bypass_delay_reg[1][8] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[1][15]_0 [0]),
        .Q(\Delay5_bypass_delay_reg[1][15]_0 [0]));
  FDCE \Delay5_bypass_delay_reg[1][9] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[1][15]_0 [1]),
        .Q(\Delay5_bypass_delay_reg[1][15]_0 [1]));
  FDCE \Delay5_bypass_delay_reg[2][0] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[2]_55 [0]),
        .Q(\Delay5_bypass_delay_reg[2]_56 [0]));
  FDCE \Delay5_bypass_delay_reg[2][10] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[2][15]_0 [2]),
        .Q(\Delay5_bypass_delay_reg[2][15]_0 [2]));
  FDCE \Delay5_bypass_delay_reg[2][11] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[2][15]_0 [3]),
        .Q(\Delay5_bypass_delay_reg[2][15]_0 [3]));
  FDCE \Delay5_bypass_delay_reg[2][12] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[2][15]_0 [4]),
        .Q(\Delay5_bypass_delay_reg[2][15]_0 [4]));
  FDCE \Delay5_bypass_delay_reg[2][13] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[2][15]_0 [5]),
        .Q(\Delay5_bypass_delay_reg[2][15]_0 [5]));
  FDCE \Delay5_bypass_delay_reg[2][14] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[2][15]_0 [6]),
        .Q(\Delay5_bypass_delay_reg[2][15]_0 [6]));
  FDCE \Delay5_bypass_delay_reg[2][15] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[2][15]_0 [7]),
        .Q(\Delay5_bypass_delay_reg[2][15]_0 [7]));
  FDCE \Delay5_bypass_delay_reg[2][16] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[2]_55 [16]),
        .Q(\Delay5_bypass_delay_reg[2]_56 [16]));
  FDCE \Delay5_bypass_delay_reg[2][17] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[2]_55 [17]),
        .Q(\Delay5_bypass_delay_reg[2]_56 [17]));
  FDCE \Delay5_bypass_delay_reg[2][1] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[2]_55 [1]),
        .Q(\Delay5_bypass_delay_reg[2]_56 [1]));
  FDCE \Delay5_bypass_delay_reg[2][2] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[2]_55 [2]),
        .Q(\Delay5_bypass_delay_reg[2]_56 [2]));
  FDCE \Delay5_bypass_delay_reg[2][3] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[2]_55 [3]),
        .Q(\Delay5_bypass_delay_reg[2]_56 [3]));
  FDCE \Delay5_bypass_delay_reg[2][4] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[2]_55 [4]),
        .Q(\Delay5_bypass_delay_reg[2]_56 [4]));
  FDCE \Delay5_bypass_delay_reg[2][5] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[2]_55 [5]),
        .Q(\Delay5_bypass_delay_reg[2]_56 [5]));
  FDCE \Delay5_bypass_delay_reg[2][6] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[2]_55 [6]),
        .Q(\Delay5_bypass_delay_reg[2]_56 [6]));
  FDCE \Delay5_bypass_delay_reg[2][7] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[2]_55 [7]),
        .Q(\Delay5_bypass_delay_reg[2]_56 [7]));
  FDCE \Delay5_bypass_delay_reg[2][8] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[2][15]_0 [0]),
        .Q(\Delay5_bypass_delay_reg[2][15]_0 [0]));
  FDCE \Delay5_bypass_delay_reg[2][9] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay5_reg_reg[2][15]_0 [1]),
        .Q(\Delay5_bypass_delay_reg[2][15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Delay5_reg[0][17]_i_2 
       (.I0(CO),
        .I1(\In1Reg_reg[4] ),
        .O(\Delay5_reg[0][17]_i_2_n_0 ));
  FDCE \Delay5_reg_reg[0][0] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_0[0]),
        .Q(\Delay5_reg_reg[0]_51 [0]));
  FDCE \Delay5_reg_reg[0][10] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_0[10]),
        .Q(\Delay5_reg_reg[0][15]_0 [2]));
  FDCE \Delay5_reg_reg[0][11] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_0[11]),
        .Q(\Delay5_reg_reg[0][15]_0 [3]));
  FDCE \Delay5_reg_reg[0][12] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_0[12]),
        .Q(\Delay5_reg_reg[0][15]_0 [4]));
  FDCE \Delay5_reg_reg[0][13] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_0[13]),
        .Q(\Delay5_reg_reg[0][15]_0 [5]));
  FDCE \Delay5_reg_reg[0][14] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_0[14]),
        .Q(\Delay5_reg_reg[0][15]_0 [6]));
  FDCE \Delay5_reg_reg[0][15] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_0[15]),
        .Q(\Delay5_reg_reg[0][15]_0 [7]));
  FDCE \Delay5_reg_reg[0][16] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_0[16]),
        .Q(\Delay5_reg_reg[0]_51 [16]));
  FDCE \Delay5_reg_reg[0][17] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(u_MATLAB_Function_n_0),
        .Q(\Delay5_reg_reg[0]_51 [17]));
  FDCE \Delay5_reg_reg[0][1] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_0[1]),
        .Q(\Delay5_reg_reg[0]_51 [1]));
  FDCE \Delay5_reg_reg[0][2] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_0[2]),
        .Q(\Delay5_reg_reg[0]_51 [2]));
  FDCE \Delay5_reg_reg[0][3] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_0[3]),
        .Q(\Delay5_reg_reg[0]_51 [3]));
  FDCE \Delay5_reg_reg[0][4] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_0[4]),
        .Q(\Delay5_reg_reg[0]_51 [4]));
  FDCE \Delay5_reg_reg[0][5] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_0[5]),
        .Q(\Delay5_reg_reg[0]_51 [5]));
  FDCE \Delay5_reg_reg[0][6] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_0[6]),
        .Q(\Delay5_reg_reg[0]_51 [6]));
  FDCE \Delay5_reg_reg[0][7] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_0[7]),
        .Q(\Delay5_reg_reg[0]_51 [7]));
  FDCE \Delay5_reg_reg[0][8] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_0[8]),
        .Q(\Delay5_reg_reg[0][15]_0 [0]));
  FDCE \Delay5_reg_reg[0][9] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_0[9]),
        .Q(\Delay5_reg_reg[0][15]_0 [1]));
  FDCE \Delay5_reg_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_1[0]),
        .Q(\Delay5_reg_reg[1]_53 [0]));
  FDCE \Delay5_reg_reg[1][10] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_1[10]),
        .Q(\Delay5_reg_reg[1][15]_0 [2]));
  FDCE \Delay5_reg_reg[1][11] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_1[11]),
        .Q(\Delay5_reg_reg[1][15]_0 [3]));
  FDCE \Delay5_reg_reg[1][12] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_1[12]),
        .Q(\Delay5_reg_reg[1][15]_0 [4]));
  FDCE \Delay5_reg_reg[1][13] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_1[13]),
        .Q(\Delay5_reg_reg[1][15]_0 [5]));
  FDCE \Delay5_reg_reg[1][14] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_1[14]),
        .Q(\Delay5_reg_reg[1][15]_0 [6]));
  FDCE \Delay5_reg_reg[1][15] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_1[15]),
        .Q(\Delay5_reg_reg[1][15]_0 [7]));
  FDCE \Delay5_reg_reg[1][16] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_1[16]),
        .Q(\Delay5_reg_reg[1]_53 [16]));
  FDCE \Delay5_reg_reg[1][17] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(u_MATLAB_Function_n_18),
        .Q(\Delay5_reg_reg[1]_53 [17]));
  FDCE \Delay5_reg_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_1[1]),
        .Q(\Delay5_reg_reg[1]_53 [1]));
  FDCE \Delay5_reg_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_1[2]),
        .Q(\Delay5_reg_reg[1]_53 [2]));
  FDCE \Delay5_reg_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_1[3]),
        .Q(\Delay5_reg_reg[1]_53 [3]));
  FDCE \Delay5_reg_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_1[4]),
        .Q(\Delay5_reg_reg[1]_53 [4]));
  FDCE \Delay5_reg_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_1[5]),
        .Q(\Delay5_reg_reg[1]_53 [5]));
  FDCE \Delay5_reg_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_1[6]),
        .Q(\Delay5_reg_reg[1]_53 [6]));
  FDCE \Delay5_reg_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_1[7]),
        .Q(\Delay5_reg_reg[1]_53 [7]));
  FDCE \Delay5_reg_reg[1][8] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_1[8]),
        .Q(\Delay5_reg_reg[1][15]_0 [0]));
  FDCE \Delay5_reg_reg[1][9] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_1[9]),
        .Q(\Delay5_reg_reg[1][15]_0 [1]));
  FDCE \Delay5_reg_reg[2][0] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_2[0]),
        .Q(\Delay5_reg_reg[2]_55 [0]));
  FDCE \Delay5_reg_reg[2][10] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_2[10]),
        .Q(\Delay5_reg_reg[2][15]_0 [2]));
  FDCE \Delay5_reg_reg[2][11] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_2[11]),
        .Q(\Delay5_reg_reg[2][15]_0 [3]));
  FDCE \Delay5_reg_reg[2][12] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_2[12]),
        .Q(\Delay5_reg_reg[2][15]_0 [4]));
  FDCE \Delay5_reg_reg[2][13] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_2[13]),
        .Q(\Delay5_reg_reg[2][15]_0 [5]));
  FDCE \Delay5_reg_reg[2][14] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_2[14]),
        .Q(\Delay5_reg_reg[2][15]_0 [6]));
  FDCE \Delay5_reg_reg[2][15] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_2[15]),
        .Q(\Delay5_reg_reg[2][15]_0 [7]));
  FDCE \Delay5_reg_reg[2][16] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_2[16]),
        .Q(\Delay5_reg_reg[2]_55 [16]));
  FDCE \Delay5_reg_reg[2][17] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(u_MATLAB_Function_n_36),
        .Q(\Delay5_reg_reg[2]_55 [17]));
  FDCE \Delay5_reg_reg[2][1] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_2[1]),
        .Q(\Delay5_reg_reg[2]_55 [1]));
  FDCE \Delay5_reg_reg[2][2] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_2[2]),
        .Q(\Delay5_reg_reg[2]_55 [2]));
  FDCE \Delay5_reg_reg[2][3] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_2[3]),
        .Q(\Delay5_reg_reg[2]_55 [3]));
  FDCE \Delay5_reg_reg[2][4] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_2[4]),
        .Q(\Delay5_reg_reg[2]_55 [4]));
  FDCE \Delay5_reg_reg[2][5] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_2[5]),
        .Q(\Delay5_reg_reg[2]_55 [5]));
  FDCE \Delay5_reg_reg[2][6] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_2[6]),
        .Q(\Delay5_reg_reg[2]_55 [6]));
  FDCE \Delay5_reg_reg[2][7] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_2[7]),
        .Q(\Delay5_reg_reg[2]_55 [7]));
  FDCE \Delay5_reg_reg[2][8] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_2[8]),
        .Q(\Delay5_reg_reg[2][15]_0 [0]));
  FDCE \Delay5_reg_reg[2][9] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB3_2[9]),
        .Q(\Delay5_reg_reg[2][15]_0 [1]));
  FDCE \Delay_bypass_delay_reg[0][0] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[0]_33 [0]),
        .Q(\Delay_bypass_delay_reg[0]_34 [0]));
  FDCE \Delay_bypass_delay_reg[0][10] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[0][15]_0 [2]),
        .Q(Q[2]));
  FDCE \Delay_bypass_delay_reg[0][11] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[0][15]_0 [3]),
        .Q(Q[3]));
  FDCE \Delay_bypass_delay_reg[0][12] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[0][15]_0 [4]),
        .Q(Q[4]));
  FDCE \Delay_bypass_delay_reg[0][13] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[0][15]_0 [5]),
        .Q(Q[5]));
  FDCE \Delay_bypass_delay_reg[0][14] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[0][15]_0 [6]),
        .Q(Q[6]));
  FDCE \Delay_bypass_delay_reg[0][15] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[0][15]_0 [7]),
        .Q(Q[7]));
  FDCE \Delay_bypass_delay_reg[0][16] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[0]_33 [16]),
        .Q(\Delay_bypass_delay_reg[0]_34 [16]));
  FDCE \Delay_bypass_delay_reg[0][17] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[0]_33 [17]),
        .Q(\Delay_bypass_delay_reg[0]_34 [17]));
  FDCE \Delay_bypass_delay_reg[0][1] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[0]_33 [1]),
        .Q(\Delay_bypass_delay_reg[0]_34 [1]));
  FDCE \Delay_bypass_delay_reg[0][2] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[0]_33 [2]),
        .Q(\Delay_bypass_delay_reg[0]_34 [2]));
  FDCE \Delay_bypass_delay_reg[0][3] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[0]_33 [3]),
        .Q(\Delay_bypass_delay_reg[0]_34 [3]));
  FDCE \Delay_bypass_delay_reg[0][4] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[0]_33 [4]),
        .Q(\Delay_bypass_delay_reg[0]_34 [4]));
  FDCE \Delay_bypass_delay_reg[0][5] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[0]_33 [5]),
        .Q(\Delay_bypass_delay_reg[0]_34 [5]));
  FDCE \Delay_bypass_delay_reg[0][6] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[0]_33 [6]),
        .Q(\Delay_bypass_delay_reg[0]_34 [6]));
  FDCE \Delay_bypass_delay_reg[0][7] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[0]_33 [7]),
        .Q(\Delay_bypass_delay_reg[0]_34 [7]));
  FDCE \Delay_bypass_delay_reg[0][8] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[0][15]_0 [0]),
        .Q(Q[0]));
  FDCE \Delay_bypass_delay_reg[0][9] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[0][15]_0 [1]),
        .Q(Q[1]));
  FDCE \Delay_bypass_delay_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[1]_35 [0]),
        .Q(\Delay_bypass_delay_reg[1]_36 [0]));
  FDCE \Delay_bypass_delay_reg[1][10] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[1][15]_0 [2]),
        .Q(\Delay_bypass_delay_reg[1][15]_0 [2]));
  FDCE \Delay_bypass_delay_reg[1][11] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[1][15]_0 [3]),
        .Q(\Delay_bypass_delay_reg[1][15]_0 [3]));
  FDCE \Delay_bypass_delay_reg[1][12] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[1][15]_0 [4]),
        .Q(\Delay_bypass_delay_reg[1][15]_0 [4]));
  FDCE \Delay_bypass_delay_reg[1][13] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[1][15]_0 [5]),
        .Q(\Delay_bypass_delay_reg[1][15]_0 [5]));
  FDCE \Delay_bypass_delay_reg[1][14] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[1][15]_0 [6]),
        .Q(\Delay_bypass_delay_reg[1][15]_0 [6]));
  FDCE \Delay_bypass_delay_reg[1][15] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[1][15]_0 [7]),
        .Q(\Delay_bypass_delay_reg[1][15]_0 [7]));
  FDCE \Delay_bypass_delay_reg[1][16] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[1]_35 [16]),
        .Q(\Delay_bypass_delay_reg[1]_36 [16]));
  FDCE \Delay_bypass_delay_reg[1][17] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[1]_35 [17]),
        .Q(\Delay_bypass_delay_reg[1]_36 [17]));
  FDCE \Delay_bypass_delay_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[1]_35 [1]),
        .Q(\Delay_bypass_delay_reg[1]_36 [1]));
  FDCE \Delay_bypass_delay_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[1]_35 [2]),
        .Q(\Delay_bypass_delay_reg[1]_36 [2]));
  FDCE \Delay_bypass_delay_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[1]_35 [3]),
        .Q(\Delay_bypass_delay_reg[1]_36 [3]));
  FDCE \Delay_bypass_delay_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[1]_35 [4]),
        .Q(\Delay_bypass_delay_reg[1]_36 [4]));
  FDCE \Delay_bypass_delay_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[1]_35 [5]),
        .Q(\Delay_bypass_delay_reg[1]_36 [5]));
  FDCE \Delay_bypass_delay_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[1]_35 [6]),
        .Q(\Delay_bypass_delay_reg[1]_36 [6]));
  FDCE \Delay_bypass_delay_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[1]_35 [7]),
        .Q(\Delay_bypass_delay_reg[1]_36 [7]));
  FDCE \Delay_bypass_delay_reg[1][8] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[1][15]_0 [0]),
        .Q(\Delay_bypass_delay_reg[1][15]_0 [0]));
  FDCE \Delay_bypass_delay_reg[1][9] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[1][15]_0 [1]),
        .Q(\Delay_bypass_delay_reg[1][15]_0 [1]));
  FDCE \Delay_bypass_delay_reg[2][0] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[2]_37 [0]),
        .Q(\Delay_bypass_delay_reg[2]_38 [0]));
  FDCE \Delay_bypass_delay_reg[2][10] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[2][15]_0 [2]),
        .Q(\Delay_bypass_delay_reg[2][15]_0 [2]));
  FDCE \Delay_bypass_delay_reg[2][11] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[2][15]_0 [3]),
        .Q(\Delay_bypass_delay_reg[2][15]_0 [3]));
  FDCE \Delay_bypass_delay_reg[2][12] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[2][15]_0 [4]),
        .Q(\Delay_bypass_delay_reg[2][15]_0 [4]));
  FDCE \Delay_bypass_delay_reg[2][13] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[2][15]_0 [5]),
        .Q(\Delay_bypass_delay_reg[2][15]_0 [5]));
  FDCE \Delay_bypass_delay_reg[2][14] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[2][15]_0 [6]),
        .Q(\Delay_bypass_delay_reg[2][15]_0 [6]));
  FDCE \Delay_bypass_delay_reg[2][15] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[2][15]_0 [7]),
        .Q(\Delay_bypass_delay_reg[2][15]_0 [7]));
  FDCE \Delay_bypass_delay_reg[2][16] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[2]_37 [16]),
        .Q(\Delay_bypass_delay_reg[2]_38 [16]));
  FDCE \Delay_bypass_delay_reg[2][17] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[2]_37 [17]),
        .Q(\Delay_bypass_delay_reg[2]_38 [17]));
  FDCE \Delay_bypass_delay_reg[2][1] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[2]_37 [1]),
        .Q(\Delay_bypass_delay_reg[2]_38 [1]));
  FDCE \Delay_bypass_delay_reg[2][2] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[2]_37 [2]),
        .Q(\Delay_bypass_delay_reg[2]_38 [2]));
  FDCE \Delay_bypass_delay_reg[2][3] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[2]_37 [3]),
        .Q(\Delay_bypass_delay_reg[2]_38 [3]));
  FDCE \Delay_bypass_delay_reg[2][4] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[2]_37 [4]),
        .Q(\Delay_bypass_delay_reg[2]_38 [4]));
  FDCE \Delay_bypass_delay_reg[2][5] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[2]_37 [5]),
        .Q(\Delay_bypass_delay_reg[2]_38 [5]));
  FDCE \Delay_bypass_delay_reg[2][6] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[2]_37 [6]),
        .Q(\Delay_bypass_delay_reg[2]_38 [6]));
  FDCE \Delay_bypass_delay_reg[2][7] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[2]_37 [7]),
        .Q(\Delay_bypass_delay_reg[2]_38 [7]));
  FDCE \Delay_bypass_delay_reg[2][8] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[2][15]_0 [0]),
        .Q(\Delay_bypass_delay_reg[2][15]_0 [0]));
  FDCE \Delay_bypass_delay_reg[2][9] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(\Delay_reg_reg[2][15]_0 [1]),
        .Q(\Delay_bypass_delay_reg[2][15]_0 [1]));
  LUT5 #(
    .INIT(32'h00000200)) 
    \Delay_reg[0][16]_i_2 
       (.I0(\Delay_reg[0][16]_i_3_n_0 ),
        .I1(\Delay_reg[0][16]_i_4_n_0 ),
        .I2(HDL_Counter_out1_reg[0]),
        .I3(\Delay_reg_reg[0][16]_0 ),
        .I4(HDL_Counter_out1_reg[2]),
        .O(\Delay_reg[0][16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \Delay_reg[0][16]_i_3 
       (.I0(HDL_Counter_out1_reg[8]),
        .I1(HDL_Counter_out1_reg[6]),
        .I2(HDL_Counter_out1_reg[1]),
        .I3(HDL_Counter_out1_reg[7]),
        .I4(HDL_Counter_out1_reg[9]),
        .I5(HDL_Counter_out1_reg[11]),
        .O(\Delay_reg[0][16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Delay_reg[0][16]_i_4 
       (.I0(HDL_Counter_out1_reg[4]),
        .I1(HDL_Counter_out1_reg[3]),
        .I2(HDL_Counter_out1_reg[10]),
        .I3(HDL_Counter_out1_reg[5]),
        .O(\Delay_reg[0][16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Delay_reg[0][17]_i_14 
       (.I0(HDL_Counter_out1_reg[2]),
        .I1(HDL_Counter_out1_reg[3]),
        .I2(HDL_Counter_out1_reg[0]),
        .I3(HDL_Counter_out1_reg[1]),
        .I4(\Delay_reg[0][17]_i_22_n_0 ),
        .O(\Delay_reg[0][17]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Delay_reg[0][17]_i_22 
       (.I0(HDL_Counter_out1_reg[5]),
        .I1(HDL_Counter_out1_reg[4]),
        .I2(HDL_Counter_out1_reg[7]),
        .I3(HDL_Counter_out1_reg[6]),
        .O(\Delay_reg[0][17]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Delay_reg[0][17]_i_3 
       (.I0(\In1Reg_reg[4] ),
        .I1(\In1Reg_reg[7] ),
        .O(\Delay_reg[0][17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \Delay_reg[0][17]_i_7 
       (.I0(\Delay_reg_reg[0][16]_0 ),
        .I1(HDL_Counter_out1_reg[10]),
        .I2(HDL_Counter_out1_reg[11]),
        .I3(HDL_Counter_out1_reg[9]),
        .I4(HDL_Counter_out1_reg[8]),
        .I5(\Delay_reg[0][17]_i_14_n_0 ),
        .O(\Delay_reg[0][17]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \Delay_reg[1][16]_i_2 
       (.I0(\Delay_reg[0][16]_i_3_n_0 ),
        .I1(\Delay_reg[0][16]_i_4_n_0 ),
        .I2(HDL_Counter_out1_reg[0]),
        .I3(\Delay_reg_reg[0][16]_0 ),
        .I4(HDL_Counter_out1_reg[2]),
        .O(\Delay_reg[1][16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \Delay_reg[2][16]_i_2 
       (.I0(\Delay_reg[0][16]_i_3_n_0 ),
        .I1(\Delay_reg[0][16]_i_4_n_0 ),
        .I2(HDL_Counter_out1_reg[0]),
        .I3(\Delay_reg_reg[0][16]_0 ),
        .I4(HDL_Counter_out1_reg[2]),
        .O(\Delay_reg[2][16]_i_2_n_0 ));
  FDCE \Delay_reg_reg[0][0] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_0[0]),
        .Q(\Delay_reg_reg[0]_33 [0]));
  FDCE \Delay_reg_reg[0][10] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_0[10]),
        .Q(\Delay_reg_reg[0][15]_0 [2]));
  FDCE \Delay_reg_reg[0][11] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_0[11]),
        .Q(\Delay_reg_reg[0][15]_0 [3]));
  FDCE \Delay_reg_reg[0][12] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_0[12]),
        .Q(\Delay_reg_reg[0][15]_0 [4]));
  FDCE \Delay_reg_reg[0][13] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_0[13]),
        .Q(\Delay_reg_reg[0][15]_0 [5]));
  FDCE \Delay_reg_reg[0][14] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_0[14]),
        .Q(\Delay_reg_reg[0][15]_0 [6]));
  FDCE \Delay_reg_reg[0][15] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_0[15]),
        .Q(\Delay_reg_reg[0][15]_0 [7]));
  FDCE \Delay_reg_reg[0][16] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_0[16]),
        .Q(\Delay_reg_reg[0]_33 [16]));
  FDCE \Delay_reg_reg[0][17] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_0[17]),
        .Q(\Delay_reg_reg[0]_33 [17]));
  FDCE \Delay_reg_reg[0][1] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_0[1]),
        .Q(\Delay_reg_reg[0]_33 [1]));
  FDCE \Delay_reg_reg[0][2] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_0[2]),
        .Q(\Delay_reg_reg[0]_33 [2]));
  FDCE \Delay_reg_reg[0][3] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_0[3]),
        .Q(\Delay_reg_reg[0]_33 [3]));
  FDCE \Delay_reg_reg[0][4] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_0[4]),
        .Q(\Delay_reg_reg[0]_33 [4]));
  FDCE \Delay_reg_reg[0][5] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_0[5]),
        .Q(\Delay_reg_reg[0]_33 [5]));
  FDCE \Delay_reg_reg[0][6] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_0[6]),
        .Q(\Delay_reg_reg[0]_33 [6]));
  FDCE \Delay_reg_reg[0][7] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_0[7]),
        .Q(\Delay_reg_reg[0]_33 [7]));
  FDCE \Delay_reg_reg[0][8] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_0[8]),
        .Q(\Delay_reg_reg[0][15]_0 [0]));
  FDCE \Delay_reg_reg[0][9] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_0[9]),
        .Q(\Delay_reg_reg[0][15]_0 [1]));
  FDCE \Delay_reg_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_1[0]),
        .Q(\Delay_reg_reg[1]_35 [0]));
  FDCE \Delay_reg_reg[1][10] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_1[10]),
        .Q(\Delay_reg_reg[1][15]_0 [2]));
  FDCE \Delay_reg_reg[1][11] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_1[11]),
        .Q(\Delay_reg_reg[1][15]_0 [3]));
  FDCE \Delay_reg_reg[1][12] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_1[12]),
        .Q(\Delay_reg_reg[1][15]_0 [4]));
  FDCE \Delay_reg_reg[1][13] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_1[13]),
        .Q(\Delay_reg_reg[1][15]_0 [5]));
  FDCE \Delay_reg_reg[1][14] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_1[14]),
        .Q(\Delay_reg_reg[1][15]_0 [6]));
  FDCE \Delay_reg_reg[1][15] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_1[15]),
        .Q(\Delay_reg_reg[1][15]_0 [7]));
  FDCE \Delay_reg_reg[1][16] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_1[16]),
        .Q(\Delay_reg_reg[1]_35 [16]));
  FDCE \Delay_reg_reg[1][17] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_1[17]),
        .Q(\Delay_reg_reg[1]_35 [17]));
  FDCE \Delay_reg_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_1[1]),
        .Q(\Delay_reg_reg[1]_35 [1]));
  FDCE \Delay_reg_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_1[2]),
        .Q(\Delay_reg_reg[1]_35 [2]));
  FDCE \Delay_reg_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_1[3]),
        .Q(\Delay_reg_reg[1]_35 [3]));
  FDCE \Delay_reg_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_1[4]),
        .Q(\Delay_reg_reg[1]_35 [4]));
  FDCE \Delay_reg_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_1[5]),
        .Q(\Delay_reg_reg[1]_35 [5]));
  FDCE \Delay_reg_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_1[6]),
        .Q(\Delay_reg_reg[1]_35 [6]));
  FDCE \Delay_reg_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_1[7]),
        .Q(\Delay_reg_reg[1]_35 [7]));
  FDCE \Delay_reg_reg[1][8] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_1[8]),
        .Q(\Delay_reg_reg[1][15]_0 [0]));
  FDCE \Delay_reg_reg[1][9] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_1[9]),
        .Q(\Delay_reg_reg[1][15]_0 [1]));
  FDCE \Delay_reg_reg[2][0] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_2[0]),
        .Q(\Delay_reg_reg[2]_37 [0]));
  FDCE \Delay_reg_reg[2][10] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_2[10]),
        .Q(\Delay_reg_reg[2][15]_0 [2]));
  FDCE \Delay_reg_reg[2][11] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_2[11]),
        .Q(\Delay_reg_reg[2][15]_0 [3]));
  FDCE \Delay_reg_reg[2][12] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_2[12]),
        .Q(\Delay_reg_reg[2][15]_0 [4]));
  FDCE \Delay_reg_reg[2][13] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_2[13]),
        .Q(\Delay_reg_reg[2][15]_0 [5]));
  FDCE \Delay_reg_reg[2][14] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_2[14]),
        .Q(\Delay_reg_reg[2][15]_0 [6]));
  FDCE \Delay_reg_reg[2][15] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_2[15]),
        .Q(\Delay_reg_reg[2][15]_0 [7]));
  FDCE \Delay_reg_reg[2][16] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_2[16]),
        .Q(\Delay_reg_reg[2]_37 [16]));
  FDCE \Delay_reg_reg[2][17] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_2[17]),
        .Q(\Delay_reg_reg[2]_37 [17]));
  FDCE \Delay_reg_reg[2][1] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_2[1]),
        .Q(\Delay_reg_reg[2]_37 [1]));
  FDCE \Delay_reg_reg[2][2] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_2[2]),
        .Q(\Delay_reg_reg[2]_37 [2]));
  FDCE \Delay_reg_reg[2][3] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_2[3]),
        .Q(\Delay_reg_reg[2]_37 [3]));
  FDCE \Delay_reg_reg[2][4] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_2[4]),
        .Q(\Delay_reg_reg[2]_37 [4]));
  FDCE \Delay_reg_reg[2][5] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_2[5]),
        .Q(\Delay_reg_reg[2]_37 [5]));
  FDCE \Delay_reg_reg[2][6] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_2[6]),
        .Q(\Delay_reg_reg[2]_37 [6]));
  FDCE \Delay_reg_reg[2][7] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_2[7]),
        .Q(\Delay_reg_reg[2]_37 [7]));
  FDCE \Delay_reg_reg[2][8] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_2[8]),
        .Q(\Delay_reg_reg[2][15]_0 [0]));
  FDCE \Delay_reg_reg[2][9] 
       (.C(IPCORE_CLK),
        .CE(\Delay5_bypass_delay_reg[2][0]_0 ),
        .CLR(reset_out),
        .D(RGB0_2[9]),
        .Q(\Delay_reg_reg[2][15]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \HDL_Counter_out1[0]_i_3 
       (.I0(HDL_Counter_out1_reg[0]),
        .O(\HDL_Counter_out1[0]_i_3_n_0 ));
  FDCE \HDL_Counter_out1_reg[0] 
       (.C(IPCORE_CLK),
        .CE(HDL_Counter_out10),
        .CLR(reset_out),
        .D(\HDL_Counter_out1_reg[0]_i_2_n_7 ),
        .Q(HDL_Counter_out1_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \HDL_Counter_out1_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\HDL_Counter_out1_reg[0]_i_2_n_0 ,\HDL_Counter_out1_reg[0]_i_2_n_1 ,\HDL_Counter_out1_reg[0]_i_2_n_2 ,\HDL_Counter_out1_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\HDL_Counter_out1_reg[0]_i_2_n_4 ,\HDL_Counter_out1_reg[0]_i_2_n_5 ,\HDL_Counter_out1_reg[0]_i_2_n_6 ,\HDL_Counter_out1_reg[0]_i_2_n_7 }),
        .S({HDL_Counter_out1_reg[3:1],\HDL_Counter_out1[0]_i_3_n_0 }));
  FDCE \HDL_Counter_out1_reg[10] 
       (.C(IPCORE_CLK),
        .CE(HDL_Counter_out10),
        .CLR(reset_out),
        .D(\HDL_Counter_out1_reg[8]_i_1_n_5 ),
        .Q(HDL_Counter_out1_reg[10]));
  FDCE \HDL_Counter_out1_reg[11] 
       (.C(IPCORE_CLK),
        .CE(HDL_Counter_out10),
        .CLR(reset_out),
        .D(\HDL_Counter_out1_reg[8]_i_1_n_4 ),
        .Q(HDL_Counter_out1_reg[11]));
  FDCE \HDL_Counter_out1_reg[1] 
       (.C(IPCORE_CLK),
        .CE(HDL_Counter_out10),
        .CLR(reset_out),
        .D(\HDL_Counter_out1_reg[0]_i_2_n_6 ),
        .Q(HDL_Counter_out1_reg[1]));
  FDCE \HDL_Counter_out1_reg[2] 
       (.C(IPCORE_CLK),
        .CE(HDL_Counter_out10),
        .CLR(reset_out),
        .D(\HDL_Counter_out1_reg[0]_i_2_n_5 ),
        .Q(HDL_Counter_out1_reg[2]));
  FDCE \HDL_Counter_out1_reg[3] 
       (.C(IPCORE_CLK),
        .CE(HDL_Counter_out10),
        .CLR(reset_out),
        .D(\HDL_Counter_out1_reg[0]_i_2_n_4 ),
        .Q(HDL_Counter_out1_reg[3]));
  FDCE \HDL_Counter_out1_reg[4] 
       (.C(IPCORE_CLK),
        .CE(HDL_Counter_out10),
        .CLR(reset_out),
        .D(\HDL_Counter_out1_reg[4]_i_1_n_7 ),
        .Q(HDL_Counter_out1_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \HDL_Counter_out1_reg[4]_i_1 
       (.CI(\HDL_Counter_out1_reg[0]_i_2_n_0 ),
        .CO({\HDL_Counter_out1_reg[4]_i_1_n_0 ,\HDL_Counter_out1_reg[4]_i_1_n_1 ,\HDL_Counter_out1_reg[4]_i_1_n_2 ,\HDL_Counter_out1_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\HDL_Counter_out1_reg[4]_i_1_n_4 ,\HDL_Counter_out1_reg[4]_i_1_n_5 ,\HDL_Counter_out1_reg[4]_i_1_n_6 ,\HDL_Counter_out1_reg[4]_i_1_n_7 }),
        .S(HDL_Counter_out1_reg[7:4]));
  FDCE \HDL_Counter_out1_reg[5] 
       (.C(IPCORE_CLK),
        .CE(HDL_Counter_out10),
        .CLR(reset_out),
        .D(\HDL_Counter_out1_reg[4]_i_1_n_6 ),
        .Q(HDL_Counter_out1_reg[5]));
  FDCE \HDL_Counter_out1_reg[6] 
       (.C(IPCORE_CLK),
        .CE(HDL_Counter_out10),
        .CLR(reset_out),
        .D(\HDL_Counter_out1_reg[4]_i_1_n_5 ),
        .Q(HDL_Counter_out1_reg[6]));
  FDCE \HDL_Counter_out1_reg[7] 
       (.C(IPCORE_CLK),
        .CE(HDL_Counter_out10),
        .CLR(reset_out),
        .D(\HDL_Counter_out1_reg[4]_i_1_n_4 ),
        .Q(HDL_Counter_out1_reg[7]));
  FDCE \HDL_Counter_out1_reg[8] 
       (.C(IPCORE_CLK),
        .CE(HDL_Counter_out10),
        .CLR(reset_out),
        .D(\HDL_Counter_out1_reg[8]_i_1_n_7 ),
        .Q(HDL_Counter_out1_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \HDL_Counter_out1_reg[8]_i_1 
       (.CI(\HDL_Counter_out1_reg[4]_i_1_n_0 ),
        .CO({\NLW_HDL_Counter_out1_reg[8]_i_1_CO_UNCONNECTED [3],\HDL_Counter_out1_reg[8]_i_1_n_1 ,\HDL_Counter_out1_reg[8]_i_1_n_2 ,\HDL_Counter_out1_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\HDL_Counter_out1_reg[8]_i_1_n_4 ,\HDL_Counter_out1_reg[8]_i_1_n_5 ,\HDL_Counter_out1_reg[8]_i_1_n_6 ,\HDL_Counter_out1_reg[8]_i_1_n_7 }),
        .S(HDL_Counter_out1_reg[11:8]));
  FDCE \HDL_Counter_out1_reg[9] 
       (.C(IPCORE_CLK),
        .CE(HDL_Counter_out10),
        .CLR(reset_out),
        .D(\HDL_Counter_out1_reg[8]_i_1_n_6 ),
        .Q(HDL_Counter_out1_reg[9]));
  LUT3 #(
    .INIT(8'h78)) 
    \In1Reg[1]_i_1__0 
       (.I0(Comparisons_out1_0[0]),
        .I1(Comparisons_out1_0[1]),
        .I2(Comparisons_out1_0[2]),
        .O(\In1Reg_reg[4]_i_7_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \In1Reg[2]_i_1__0 
       (.I0(Comparisons_out1_0[2]),
        .I1(Comparisons_out1_0[1]),
        .I2(Comparisons_out1_0[0]),
        .I3(Comparisons_out1_0[3]),
        .O(\In1Reg_reg[4]_i_7_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \In1Reg[3]_i_1__0 
       (.I0(Comparisons_out1_0[3]),
        .I1(Comparisons_out1_0[0]),
        .I2(Comparisons_out1_0[1]),
        .I3(Comparisons_out1_0[2]),
        .I4(Comparisons_out1_0[4]),
        .O(\In1Reg_reg[4]_i_7_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In1Reg[4]_i_10 
       (.I0(\Delay4_reg_reg[0][15]_0 [1]),
        .I1(\Delay4_bypass_delay_reg[0][15]_0 [1]),
        .I2(CO),
        .I3(\Delay5_reg_reg[0][15]_0 [1]),
        .I4(\Delay5_bypass_delay_reg[0][15]_0 [1]),
        .I5(RGB3_35),
        .O(\u_Comparisons/Switch4_out1[0]_13 [9]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In1Reg[4]_i_11 
       (.I0(\Delay_reg_reg[0][15]_0 [1]),
        .I1(Q[1]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[0][15]_0 [1]),
        .I4(\Delay1_bypass_delay_reg[0][15]_0 [1]),
        .I5(RGB3_35),
        .O(\u_Comparisons/Switch3_out1[0]_12 [9]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In1Reg[4]_i_12 
       (.I0(\Delay4_reg_reg[0][15]_0 [0]),
        .I1(\Delay4_bypass_delay_reg[0][15]_0 [0]),
        .I2(CO),
        .I3(\Delay5_reg_reg[0][15]_0 [0]),
        .I4(\Delay5_bypass_delay_reg[0][15]_0 [0]),
        .I5(RGB3_35),
        .O(\u_Comparisons/Switch4_out1[0]_13 [8]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In1Reg[4]_i_13 
       (.I0(\Delay_reg_reg[0][15]_0 [0]),
        .I1(Q[0]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[0][15]_0 [0]),
        .I4(\Delay1_bypass_delay_reg[0][15]_0 [0]),
        .I5(RGB3_35),
        .O(\u_Comparisons/Switch3_out1[0]_12 [8]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In1Reg[4]_i_14 
       (.I0(\Delay4_reg_reg[0]_45 [7]),
        .I1(\Delay4_bypass_delay_reg[0]_46 [7]),
        .I2(CO),
        .I3(\Delay5_reg_reg[0]_51 [7]),
        .I4(\Delay5_bypass_delay_reg[0]_52 [7]),
        .I5(RGB3_35),
        .O(\u_Comparisons/Switch4_out1[0]_13 [7]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In1Reg[4]_i_15 
       (.I0(\Delay_reg_reg[0]_33 [7]),
        .I1(\Delay_bypass_delay_reg[0]_34 [7]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[0]_39 [7]),
        .I4(\Delay1_bypass_delay_reg[0]_40 [7]),
        .I5(RGB3_35),
        .O(\u_Comparisons/Switch3_out1[0]_12 [7]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In1Reg[4]_i_16 
       (.I0(\Delay4_reg_reg[0][15]_0 [2]),
        .I1(\Delay4_bypass_delay_reg[0][15]_0 [2]),
        .I2(CO),
        .I3(\Delay5_reg_reg[0][15]_0 [2]),
        .I4(\Delay5_bypass_delay_reg[0][15]_0 [2]),
        .I5(RGB3_35),
        .O(\u_Comparisons/Switch4_out1[0]_13 [10]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In1Reg[4]_i_17 
       (.I0(\Delay_reg_reg[0][15]_0 [2]),
        .I1(Q[2]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[0][15]_0 [2]),
        .I4(\Delay1_bypass_delay_reg[0][15]_0 [2]),
        .I5(RGB3_35),
        .O(\u_Comparisons/Switch3_out1[0]_12 [10]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In1Reg[4]_i_18 
       (.I0(\Delay4_reg_reg[0][15]_0 [4]),
        .I1(\Delay4_bypass_delay_reg[0][15]_0 [4]),
        .I2(CO),
        .I3(\Delay5_reg_reg[0][15]_0 [4]),
        .I4(\Delay5_bypass_delay_reg[0][15]_0 [4]),
        .I5(RGB3_35),
        .O(\u_Comparisons/Switch4_out1[0]_13 [12]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In1Reg[4]_i_19 
       (.I0(\Delay_reg_reg[0][15]_0 [4]),
        .I1(Q[4]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[0][15]_0 [4]),
        .I4(\Delay1_bypass_delay_reg[0][15]_0 [4]),
        .I5(RGB3_35),
        .O(\u_Comparisons/Switch3_out1[0]_12 [12]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \In1Reg[4]_i_1__0 
       (.I0(Comparisons_out1_0[4]),
        .I1(Comparisons_out1_0[2]),
        .I2(Comparisons_out1_0[1]),
        .I3(Comparisons_out1_0[0]),
        .I4(Comparisons_out1_0[3]),
        .I5(Comparisons_out1_0[5]),
        .O(\In1Reg_reg[4]_i_7_0 [3]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In1Reg[4]_i_8 
       (.I0(\Delay4_reg_reg[0][15]_0 [3]),
        .I1(\Delay4_bypass_delay_reg[0][15]_0 [3]),
        .I2(CO),
        .I3(\Delay5_reg_reg[0][15]_0 [3]),
        .I4(\Delay5_bypass_delay_reg[0][15]_0 [3]),
        .I5(RGB3_35),
        .O(\u_Comparisons/Switch4_out1[0]_13 [11]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In1Reg[4]_i_9 
       (.I0(\Delay_reg_reg[0][15]_0 [3]),
        .I1(Q[3]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[0][15]_0 [3]),
        .I4(\Delay1_bypass_delay_reg[0][15]_0 [3]),
        .I5(RGB3_35),
        .O(\u_Comparisons/Switch3_out1[0]_12 [11]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In1Reg[7]_i_10 
       (.I0(\Delay_reg_reg[0][15]_0 [6]),
        .I1(Q[6]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[0][15]_0 [6]),
        .I4(\Delay1_bypass_delay_reg[0][15]_0 [6]),
        .I5(RGB3_35),
        .O(\u_Comparisons/Switch3_out1[0]_12 [14]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In1Reg[7]_i_5 
       (.I0(\Delay4_reg_reg[0][15]_0 [7]),
        .I1(\Delay4_bypass_delay_reg[0][15]_0 [7]),
        .I2(CO),
        .I3(\Delay5_reg_reg[0][15]_0 [7]),
        .I4(\Delay5_bypass_delay_reg[0][15]_0 [7]),
        .I5(RGB3_35),
        .O(\Delay4_reg_reg[0][15]_1 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In1Reg[7]_i_6 
       (.I0(\Delay_reg_reg[0][15]_0 [7]),
        .I1(Q[7]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[0][15]_0 [7]),
        .I4(\Delay1_bypass_delay_reg[0][15]_0 [7]),
        .I5(RGB3_35),
        .O(\Delay_reg_reg[0][15]_1 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In1Reg[7]_i_7 
       (.I0(\Delay4_reg_reg[0][15]_0 [5]),
        .I1(\Delay4_bypass_delay_reg[0][15]_0 [5]),
        .I2(CO),
        .I3(\Delay5_reg_reg[0][15]_0 [5]),
        .I4(\Delay5_bypass_delay_reg[0][15]_0 [5]),
        .I5(RGB3_35),
        .O(\u_Comparisons/Switch4_out1[0]_13 [13]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In1Reg[7]_i_8 
       (.I0(\Delay_reg_reg[0][15]_0 [5]),
        .I1(Q[5]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[0][15]_0 [5]),
        .I4(\Delay1_bypass_delay_reg[0][15]_0 [5]),
        .I5(RGB3_35),
        .O(\u_Comparisons/Switch3_out1[0]_12 [13]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In1Reg[7]_i_9 
       (.I0(\Delay4_reg_reg[0][15]_0 [6]),
        .I1(\Delay4_bypass_delay_reg[0][15]_0 [6]),
        .I2(CO),
        .I3(\Delay5_reg_reg[0][15]_0 [6]),
        .I4(\Delay5_bypass_delay_reg[0][15]_0 [6]),
        .I5(RGB3_35),
        .O(\u_Comparisons/Switch4_out1[0]_13 [14]));
  MUXF7 \In1Reg_reg[4]_i_2 
       (.I0(\u_Comparisons/Switch4_out1[0]_13 [11]),
        .I1(\u_Comparisons/Switch3_out1[0]_12 [11]),
        .O(Comparisons_out1_0[4]),
        .S(\In1Reg_reg[4] ));
  MUXF7 \In1Reg_reg[4]_i_3 
       (.I0(\u_Comparisons/Switch4_out1[0]_13 [9]),
        .I1(\u_Comparisons/Switch3_out1[0]_12 [9]),
        .O(Comparisons_out1_0[2]),
        .S(\In1Reg_reg[4] ));
  MUXF7 \In1Reg_reg[4]_i_4 
       (.I0(\u_Comparisons/Switch4_out1[0]_13 [8]),
        .I1(\u_Comparisons/Switch3_out1[0]_12 [8]),
        .O(Comparisons_out1_0[1]),
        .S(\In1Reg_reg[4] ));
  MUXF7 \In1Reg_reg[4]_i_5 
       (.I0(\u_Comparisons/Switch4_out1[0]_13 [7]),
        .I1(\u_Comparisons/Switch3_out1[0]_12 [7]),
        .O(Comparisons_out1_0[0]),
        .S(\In1Reg_reg[4] ));
  MUXF7 \In1Reg_reg[4]_i_6 
       (.I0(\u_Comparisons/Switch4_out1[0]_13 [10]),
        .I1(\u_Comparisons/Switch3_out1[0]_12 [10]),
        .O(Comparisons_out1_0[3]),
        .S(\In1Reg_reg[4] ));
  MUXF7 \In1Reg_reg[4]_i_7 
       (.I0(\u_Comparisons/Switch4_out1[0]_13 [12]),
        .I1(\u_Comparisons/Switch3_out1[0]_12 [12]),
        .O(Comparisons_out1_0[5]),
        .S(\In1Reg_reg[4] ));
  MUXF7 \In1Reg_reg[7]_i_2 
       (.I0(\u_Comparisons/Switch4_out1[0]_13 [13]),
        .I1(\u_Comparisons/Switch3_out1[0]_12 [13]),
        .O(Comparisons_out1_0[6]),
        .S(\In1Reg_reg[4] ));
  MUXF7 \In1Reg_reg[7]_i_4 
       (.I0(\u_Comparisons/Switch4_out1[0]_13 [14]),
        .I1(\u_Comparisons/Switch3_out1[0]_12 [14]),
        .O(Comparisons_out1_0[7]),
        .S(\In1Reg_reg[4] ));
  LUT3 #(
    .INIT(8'h78)) 
    \In2Reg[1]_i_1__0 
       (.I0(Comparisons_out1_1[0]),
        .I1(Comparisons_out1_1[1]),
        .I2(Comparisons_out1_1[2]),
        .O(\In2Reg_reg[4]_i_7_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \In2Reg[2]_i_1__0 
       (.I0(Comparisons_out1_1[2]),
        .I1(Comparisons_out1_1[1]),
        .I2(Comparisons_out1_1[0]),
        .I3(Comparisons_out1_1[3]),
        .O(\In2Reg_reg[4]_i_7_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \In2Reg[3]_i_1__0 
       (.I0(Comparisons_out1_1[3]),
        .I1(Comparisons_out1_1[0]),
        .I2(Comparisons_out1_1[1]),
        .I3(Comparisons_out1_1[2]),
        .I4(Comparisons_out1_1[4]),
        .O(\In2Reg_reg[4]_i_7_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In2Reg[4]_i_10 
       (.I0(\Delay4_reg_reg[1][15]_0 [1]),
        .I1(\Delay4_bypass_delay_reg[1][15]_0 [1]),
        .I2(CO),
        .I3(\Delay5_reg_reg[1][15]_0 [1]),
        .I4(\Delay5_bypass_delay_reg[1][15]_0 [1]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch4_out1[1]_15 [9]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In2Reg[4]_i_11 
       (.I0(\Delay_reg_reg[1][15]_0 [1]),
        .I1(\Delay_bypass_delay_reg[1][15]_0 [1]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[1][15]_0 [1]),
        .I4(\Delay1_bypass_delay_reg[1][15]_0 [1]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch3_out1[1]_14 [9]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In2Reg[4]_i_12 
       (.I0(\Delay4_reg_reg[1][15]_0 [0]),
        .I1(\Delay4_bypass_delay_reg[1][15]_0 [0]),
        .I2(CO),
        .I3(\Delay5_reg_reg[1][15]_0 [0]),
        .I4(\Delay5_bypass_delay_reg[1][15]_0 [0]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch4_out1[1]_15 [8]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In2Reg[4]_i_13 
       (.I0(\Delay_reg_reg[1][15]_0 [0]),
        .I1(\Delay_bypass_delay_reg[1][15]_0 [0]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[1][15]_0 [0]),
        .I4(\Delay1_bypass_delay_reg[1][15]_0 [0]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch3_out1[1]_14 [8]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In2Reg[4]_i_14 
       (.I0(\Delay4_reg_reg[1]_47 [7]),
        .I1(\Delay4_bypass_delay_reg[1]_48 [7]),
        .I2(CO),
        .I3(\Delay5_reg_reg[1]_53 [7]),
        .I4(\Delay5_bypass_delay_reg[1]_54 [7]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch4_out1[1]_15 [7]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In2Reg[4]_i_15 
       (.I0(\Delay_reg_reg[1]_35 [7]),
        .I1(\Delay_bypass_delay_reg[1]_36 [7]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[1]_41 [7]),
        .I4(\Delay1_bypass_delay_reg[1]_42 [7]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch3_out1[1]_14 [7]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In2Reg[4]_i_16 
       (.I0(\Delay4_reg_reg[1][15]_0 [2]),
        .I1(\Delay4_bypass_delay_reg[1][15]_0 [2]),
        .I2(CO),
        .I3(\Delay5_reg_reg[1][15]_0 [2]),
        .I4(\Delay5_bypass_delay_reg[1][15]_0 [2]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch4_out1[1]_15 [10]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In2Reg[4]_i_17 
       (.I0(\Delay_reg_reg[1][15]_0 [2]),
        .I1(\Delay_bypass_delay_reg[1][15]_0 [2]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[1][15]_0 [2]),
        .I4(\Delay1_bypass_delay_reg[1][15]_0 [2]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch3_out1[1]_14 [10]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In2Reg[4]_i_18 
       (.I0(\Delay4_reg_reg[1][15]_0 [4]),
        .I1(\Delay4_bypass_delay_reg[1][15]_0 [4]),
        .I2(CO),
        .I3(\Delay5_reg_reg[1][15]_0 [4]),
        .I4(\Delay5_bypass_delay_reg[1][15]_0 [4]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch4_out1[1]_15 [12]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In2Reg[4]_i_19 
       (.I0(\Delay_reg_reg[1][15]_0 [4]),
        .I1(\Delay_bypass_delay_reg[1][15]_0 [4]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[1][15]_0 [4]),
        .I4(\Delay1_bypass_delay_reg[1][15]_0 [4]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch3_out1[1]_14 [12]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \In2Reg[4]_i_1__0 
       (.I0(Comparisons_out1_1[4]),
        .I1(Comparisons_out1_1[2]),
        .I2(Comparisons_out1_1[1]),
        .I3(Comparisons_out1_1[0]),
        .I4(Comparisons_out1_1[3]),
        .I5(Comparisons_out1_1[5]),
        .O(\In2Reg_reg[4]_i_7_0 [3]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In2Reg[4]_i_8 
       (.I0(\Delay4_reg_reg[1][15]_0 [3]),
        .I1(\Delay4_bypass_delay_reg[1][15]_0 [3]),
        .I2(CO),
        .I3(\Delay5_reg_reg[1][15]_0 [3]),
        .I4(\Delay5_bypass_delay_reg[1][15]_0 [3]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch4_out1[1]_15 [11]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In2Reg[4]_i_9 
       (.I0(\Delay_reg_reg[1][15]_0 [3]),
        .I1(\Delay_bypass_delay_reg[1][15]_0 [3]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[1][15]_0 [3]),
        .I4(\Delay1_bypass_delay_reg[1][15]_0 [3]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch3_out1[1]_14 [11]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In2Reg[7]_i_10 
       (.I0(\Delay_reg_reg[1][15]_0 [6]),
        .I1(\Delay_bypass_delay_reg[1][15]_0 [6]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[1][15]_0 [6]),
        .I4(\Delay1_bypass_delay_reg[1][15]_0 [6]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch3_out1[1]_14 [14]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In2Reg[7]_i_5 
       (.I0(\Delay4_reg_reg[1][15]_0 [7]),
        .I1(\Delay4_bypass_delay_reg[1][15]_0 [7]),
        .I2(CO),
        .I3(\Delay5_reg_reg[1][15]_0 [7]),
        .I4(\Delay5_bypass_delay_reg[1][15]_0 [7]),
        .I5(RGB3_35_0),
        .O(\Delay4_reg_reg[1][15]_1 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In2Reg[7]_i_6 
       (.I0(\Delay_reg_reg[1][15]_0 [7]),
        .I1(\Delay_bypass_delay_reg[1][15]_0 [7]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[1][15]_0 [7]),
        .I4(\Delay1_bypass_delay_reg[1][15]_0 [7]),
        .I5(RGB3_35_0),
        .O(\Delay_reg_reg[1][15]_1 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In2Reg[7]_i_7 
       (.I0(\Delay4_reg_reg[1][15]_0 [5]),
        .I1(\Delay4_bypass_delay_reg[1][15]_0 [5]),
        .I2(CO),
        .I3(\Delay5_reg_reg[1][15]_0 [5]),
        .I4(\Delay5_bypass_delay_reg[1][15]_0 [5]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch4_out1[1]_15 [13]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In2Reg[7]_i_8 
       (.I0(\Delay_reg_reg[1][15]_0 [5]),
        .I1(\Delay_bypass_delay_reg[1][15]_0 [5]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[1][15]_0 [5]),
        .I4(\Delay1_bypass_delay_reg[1][15]_0 [5]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch3_out1[1]_14 [13]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In2Reg[7]_i_9 
       (.I0(\Delay4_reg_reg[1][15]_0 [6]),
        .I1(\Delay4_bypass_delay_reg[1][15]_0 [6]),
        .I2(CO),
        .I3(\Delay5_reg_reg[1][15]_0 [6]),
        .I4(\Delay5_bypass_delay_reg[1][15]_0 [6]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch4_out1[1]_15 [14]));
  MUXF7 \In2Reg_reg[4]_i_2 
       (.I0(\u_Comparisons/Switch4_out1[1]_15 [11]),
        .I1(\u_Comparisons/Switch3_out1[1]_14 [11]),
        .O(Comparisons_out1_1[4]),
        .S(\In1Reg_reg[4] ));
  MUXF7 \In2Reg_reg[4]_i_3 
       (.I0(\u_Comparisons/Switch4_out1[1]_15 [9]),
        .I1(\u_Comparisons/Switch3_out1[1]_14 [9]),
        .O(Comparisons_out1_1[2]),
        .S(\In1Reg_reg[4] ));
  MUXF7 \In2Reg_reg[4]_i_4 
       (.I0(\u_Comparisons/Switch4_out1[1]_15 [8]),
        .I1(\u_Comparisons/Switch3_out1[1]_14 [8]),
        .O(Comparisons_out1_1[1]),
        .S(\In1Reg_reg[4] ));
  MUXF7 \In2Reg_reg[4]_i_5 
       (.I0(\u_Comparisons/Switch4_out1[1]_15 [7]),
        .I1(\u_Comparisons/Switch3_out1[1]_14 [7]),
        .O(Comparisons_out1_1[0]),
        .S(\In1Reg_reg[4] ));
  MUXF7 \In2Reg_reg[4]_i_6 
       (.I0(\u_Comparisons/Switch4_out1[1]_15 [10]),
        .I1(\u_Comparisons/Switch3_out1[1]_14 [10]),
        .O(Comparisons_out1_1[3]),
        .S(\In1Reg_reg[4] ));
  MUXF7 \In2Reg_reg[4]_i_7 
       (.I0(\u_Comparisons/Switch4_out1[1]_15 [12]),
        .I1(\u_Comparisons/Switch3_out1[1]_14 [12]),
        .O(Comparisons_out1_1[5]),
        .S(\In1Reg_reg[4] ));
  MUXF7 \In2Reg_reg[7]_i_2 
       (.I0(\u_Comparisons/Switch4_out1[1]_15 [13]),
        .I1(\u_Comparisons/Switch3_out1[1]_14 [13]),
        .O(Comparisons_out1_1[6]),
        .S(\In1Reg_reg[4] ));
  MUXF7 \In2Reg_reg[7]_i_4 
       (.I0(\u_Comparisons/Switch4_out1[1]_15 [14]),
        .I1(\u_Comparisons/Switch3_out1[1]_14 [14]),
        .O(Comparisons_out1_1[7]),
        .S(\In1Reg_reg[4] ));
  LUT3 #(
    .INIT(8'h78)) 
    \In3Reg[1]_i_1__0 
       (.I0(Comparisons_out1_2[0]),
        .I1(Comparisons_out1_2[1]),
        .I2(Comparisons_out1_2[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \In3Reg[2]_i_1__0 
       (.I0(Comparisons_out1_2[2]),
        .I1(Comparisons_out1_2[1]),
        .I2(Comparisons_out1_2[0]),
        .I3(Comparisons_out1_2[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \In3Reg[3]_i_1__0 
       (.I0(Comparisons_out1_2[3]),
        .I1(Comparisons_out1_2[0]),
        .I2(Comparisons_out1_2[1]),
        .I3(Comparisons_out1_2[2]),
        .I4(Comparisons_out1_2[4]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In3Reg[4]_i_10 
       (.I0(\Delay4_reg_reg[2][15]_0 [1]),
        .I1(\Delay4_bypass_delay_reg[2][15]_0 [1]),
        .I2(CO),
        .I3(\Delay5_reg_reg[2][15]_0 [1]),
        .I4(\Delay5_bypass_delay_reg[2][15]_0 [1]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch4_out1[2]_17 [9]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In3Reg[4]_i_11 
       (.I0(\Delay_reg_reg[2][15]_0 [1]),
        .I1(\Delay_bypass_delay_reg[2][15]_0 [1]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[2][15]_0 [1]),
        .I4(\Delay1_bypass_delay_reg[2][15]_0 [1]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch3_out1[2]_16 [9]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In3Reg[4]_i_12 
       (.I0(\Delay4_reg_reg[2][15]_0 [0]),
        .I1(\Delay4_bypass_delay_reg[2][15]_0 [0]),
        .I2(CO),
        .I3(\Delay5_reg_reg[2][15]_0 [0]),
        .I4(\Delay5_bypass_delay_reg[2][15]_0 [0]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch4_out1[2]_17 [8]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In3Reg[4]_i_13 
       (.I0(\Delay_reg_reg[2][15]_0 [0]),
        .I1(\Delay_bypass_delay_reg[2][15]_0 [0]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[2][15]_0 [0]),
        .I4(\Delay1_bypass_delay_reg[2][15]_0 [0]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch3_out1[2]_16 [8]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In3Reg[4]_i_14 
       (.I0(\Delay4_reg_reg[2]_49 [7]),
        .I1(\Delay4_bypass_delay_reg[2]_50 [7]),
        .I2(CO),
        .I3(\Delay5_reg_reg[2]_55 [7]),
        .I4(\Delay5_bypass_delay_reg[2]_56 [7]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch4_out1[2]_17 [7]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In3Reg[4]_i_15 
       (.I0(\Delay_reg_reg[2]_37 [7]),
        .I1(\Delay_bypass_delay_reg[2]_38 [7]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[2]_43 [7]),
        .I4(\Delay1_bypass_delay_reg[2]_44 [7]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch3_out1[2]_16 [7]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In3Reg[4]_i_16 
       (.I0(\Delay4_reg_reg[2][15]_0 [2]),
        .I1(\Delay4_bypass_delay_reg[2][15]_0 [2]),
        .I2(CO),
        .I3(\Delay5_reg_reg[2][15]_0 [2]),
        .I4(\Delay5_bypass_delay_reg[2][15]_0 [2]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch4_out1[2]_17 [10]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In3Reg[4]_i_17 
       (.I0(\Delay_reg_reg[2][15]_0 [2]),
        .I1(\Delay_bypass_delay_reg[2][15]_0 [2]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[2][15]_0 [2]),
        .I4(\Delay1_bypass_delay_reg[2][15]_0 [2]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch3_out1[2]_16 [10]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In3Reg[4]_i_18 
       (.I0(\Delay4_reg_reg[2][15]_0 [4]),
        .I1(\Delay4_bypass_delay_reg[2][15]_0 [4]),
        .I2(CO),
        .I3(\Delay5_reg_reg[2][15]_0 [4]),
        .I4(\Delay5_bypass_delay_reg[2][15]_0 [4]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch4_out1[2]_17 [12]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In3Reg[4]_i_19 
       (.I0(\Delay_reg_reg[2][15]_0 [4]),
        .I1(\Delay_bypass_delay_reg[2][15]_0 [4]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[2][15]_0 [4]),
        .I4(\Delay1_bypass_delay_reg[2][15]_0 [4]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch3_out1[2]_16 [12]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \In3Reg[4]_i_1__0 
       (.I0(Comparisons_out1_2[4]),
        .I1(Comparisons_out1_2[2]),
        .I2(Comparisons_out1_2[1]),
        .I3(Comparisons_out1_2[0]),
        .I4(Comparisons_out1_2[3]),
        .I5(Comparisons_out1_2[5]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In3Reg[4]_i_8 
       (.I0(\Delay4_reg_reg[2][15]_0 [3]),
        .I1(\Delay4_bypass_delay_reg[2][15]_0 [3]),
        .I2(CO),
        .I3(\Delay5_reg_reg[2][15]_0 [3]),
        .I4(\Delay5_bypass_delay_reg[2][15]_0 [3]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch4_out1[2]_17 [11]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In3Reg[4]_i_9 
       (.I0(\Delay_reg_reg[2][15]_0 [3]),
        .I1(\Delay_bypass_delay_reg[2][15]_0 [3]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[2][15]_0 [3]),
        .I4(\Delay1_bypass_delay_reg[2][15]_0 [3]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch3_out1[2]_16 [11]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In3Reg[7]_i_10 
       (.I0(\Delay4_reg_reg[2][15]_0 [6]),
        .I1(\Delay4_bypass_delay_reg[2][15]_0 [6]),
        .I2(CO),
        .I3(\Delay5_reg_reg[2][15]_0 [6]),
        .I4(\Delay5_bypass_delay_reg[2][15]_0 [6]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch4_out1[2]_17 [14]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In3Reg[7]_i_11 
       (.I0(\Delay_reg_reg[2][15]_0 [6]),
        .I1(\Delay_bypass_delay_reg[2][15]_0 [6]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[2][15]_0 [6]),
        .I4(\Delay1_bypass_delay_reg[2][15]_0 [6]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch3_out1[2]_16 [14]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In3Reg[7]_i_5 
       (.I0(\Delay4_reg_reg[2][15]_0 [7]),
        .I1(\Delay4_bypass_delay_reg[2][15]_0 [7]),
        .I2(CO),
        .I3(\Delay5_reg_reg[2][15]_0 [7]),
        .I4(\Delay5_bypass_delay_reg[2][15]_0 [7]),
        .I5(RGB3_35_0),
        .O(\Delay4_reg_reg[2][15]_1 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In3Reg[7]_i_7 
       (.I0(\Delay_reg_reg[2][15]_0 [7]),
        .I1(\Delay_bypass_delay_reg[2][15]_0 [7]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[2][15]_0 [7]),
        .I4(\Delay1_bypass_delay_reg[2][15]_0 [7]),
        .I5(RGB3_35_0),
        .O(\Delay_reg_reg[2][15]_1 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In3Reg[7]_i_8 
       (.I0(\Delay4_reg_reg[2][15]_0 [5]),
        .I1(\Delay4_bypass_delay_reg[2][15]_0 [5]),
        .I2(CO),
        .I3(\Delay5_reg_reg[2][15]_0 [5]),
        .I4(\Delay5_bypass_delay_reg[2][15]_0 [5]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch4_out1[2]_17 [13]));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \In3Reg[7]_i_9 
       (.I0(\Delay_reg_reg[2][15]_0 [5]),
        .I1(\Delay_bypass_delay_reg[2][15]_0 [5]),
        .I2(\In1Reg_reg[7] ),
        .I3(\Delay1_reg_reg[2][15]_0 [5]),
        .I4(\Delay1_bypass_delay_reg[2][15]_0 [5]),
        .I5(RGB3_35_0),
        .O(\u_Comparisons/Switch3_out1[2]_16 [13]));
  MUXF7 \In3Reg_reg[4]_i_2 
       (.I0(\u_Comparisons/Switch4_out1[2]_17 [11]),
        .I1(\u_Comparisons/Switch3_out1[2]_16 [11]),
        .O(Comparisons_out1_2[4]),
        .S(\In1Reg_reg[4] ));
  MUXF7 \In3Reg_reg[4]_i_3 
       (.I0(\u_Comparisons/Switch4_out1[2]_17 [9]),
        .I1(\u_Comparisons/Switch3_out1[2]_16 [9]),
        .O(Comparisons_out1_2[2]),
        .S(\In1Reg_reg[4] ));
  MUXF7 \In3Reg_reg[4]_i_4 
       (.I0(\u_Comparisons/Switch4_out1[2]_17 [8]),
        .I1(\u_Comparisons/Switch3_out1[2]_16 [8]),
        .O(Comparisons_out1_2[1]),
        .S(\In1Reg_reg[4] ));
  MUXF7 \In3Reg_reg[4]_i_5 
       (.I0(\u_Comparisons/Switch4_out1[2]_17 [7]),
        .I1(\u_Comparisons/Switch3_out1[2]_16 [7]),
        .O(Comparisons_out1_2[0]),
        .S(\In1Reg_reg[4] ));
  MUXF7 \In3Reg_reg[4]_i_6 
       (.I0(\u_Comparisons/Switch4_out1[2]_17 [10]),
        .I1(\u_Comparisons/Switch3_out1[2]_16 [10]),
        .O(Comparisons_out1_2[3]),
        .S(\In1Reg_reg[4] ));
  MUXF7 \In3Reg_reg[4]_i_7 
       (.I0(\u_Comparisons/Switch4_out1[2]_17 [12]),
        .I1(\u_Comparisons/Switch3_out1[2]_16 [12]),
        .O(Comparisons_out1_2[5]),
        .S(\In1Reg_reg[4] ));
  MUXF7 \In3Reg_reg[7]_i_2 
       (.I0(\u_Comparisons/Switch4_out1[2]_17 [13]),
        .I1(\u_Comparisons/Switch3_out1[2]_16 [13]),
        .O(Comparisons_out1_2[6]),
        .S(\In1Reg_reg[4] ));
  MUXF7 \In3Reg_reg[7]_i_4 
       (.I0(\u_Comparisons/Switch4_out1[2]_17 [14]),
        .I1(\u_Comparisons/Switch3_out1[2]_16 [14]),
        .O(Comparisons_out1_2[7]),
        .S(\In1Reg_reg[4] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Product_out1_i_1
       (.CI(Product_out1),
        .CO({NLW_Product_out1_i_1_CO_UNCONNECTED[3:1],Product_out1_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_Product_out1_i_1_O_UNCONNECTED[3:2],A[9:8]}),
        .S({1'b0,1'b0,Product_out1_i_6_n_0,Product_out1_i_7_n_0}));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_16
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[0]_34 [7]),
        .I2(\Delay_reg_reg[0]_33 [7]),
        .O(Product_out1_i_16_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_16__0
       (.I0(RGB0_35__1),
        .I1(\Delay1_bypass_delay_reg[0]_40 [7]),
        .I2(\Delay1_reg_reg[0]_39 [7]),
        .O(Product_out1_i_16__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_16__1
       (.I0(RGB2_35),
        .I1(\Delay4_bypass_delay_reg[0]_46 [7]),
        .I2(\Delay4_reg_reg[0]_45 [7]),
        .O(Product_out1_i_16__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_16__2
       (.I0(RGB3_35),
        .I1(\Delay5_bypass_delay_reg[0]_52 [7]),
        .I2(\Delay5_reg_reg[0]_51 [7]),
        .O(Product_out1_i_16__2_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_17
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[0]_34 [6]),
        .I2(\Delay_reg_reg[0]_33 [6]),
        .O(Product_out1_i_17_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_17__0
       (.I0(RGB0_35__1),
        .I1(\Delay1_bypass_delay_reg[0]_40 [6]),
        .I2(\Delay1_reg_reg[0]_39 [6]),
        .O(Product_out1_i_17__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_17__1
       (.I0(RGB2_35),
        .I1(\Delay4_bypass_delay_reg[0]_46 [6]),
        .I2(\Delay4_reg_reg[0]_45 [6]),
        .O(Product_out1_i_17__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_17__2
       (.I0(RGB3_35),
        .I1(\Delay5_bypass_delay_reg[0]_52 [6]),
        .I2(\Delay5_reg_reg[0]_51 [6]),
        .O(Product_out1_i_17__2_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_18
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[0]_34 [5]),
        .I2(\Delay_reg_reg[0]_33 [5]),
        .O(Product_out1_i_18_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_18__0
       (.I0(RGB0_35__1),
        .I1(\Delay1_bypass_delay_reg[0]_40 [5]),
        .I2(\Delay1_reg_reg[0]_39 [5]),
        .O(Product_out1_i_18__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_18__1
       (.I0(RGB2_35),
        .I1(\Delay4_bypass_delay_reg[0]_46 [5]),
        .I2(\Delay4_reg_reg[0]_45 [5]),
        .O(Product_out1_i_18__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_18__2
       (.I0(RGB3_35),
        .I1(\Delay5_bypass_delay_reg[0]_52 [5]),
        .I2(\Delay5_reg_reg[0]_51 [5]),
        .O(Product_out1_i_18__2_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_19
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[0]_34 [4]),
        .I2(\Delay_reg_reg[0]_33 [4]),
        .O(Product_out1_i_19_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_19__0
       (.I0(RGB0_35__1),
        .I1(\Delay1_bypass_delay_reg[0]_40 [4]),
        .I2(\Delay1_reg_reg[0]_39 [4]),
        .O(Product_out1_i_19__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_19__1
       (.I0(RGB2_35),
        .I1(\Delay4_bypass_delay_reg[0]_46 [4]),
        .I2(\Delay4_reg_reg[0]_45 [4]),
        .O(Product_out1_i_19__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_19__2
       (.I0(RGB3_35),
        .I1(\Delay5_bypass_delay_reg[0]_52 [4]),
        .I2(\Delay5_reg_reg[0]_51 [4]),
        .O(Product_out1_i_19__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Product_out1_i_1__0
       (.CI(Product_out1_0),
        .CO({NLW_Product_out1_i_1__0_CO_UNCONNECTED[3:1],Product_out1_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_Product_out1_i_1__0_O_UNCONNECTED[3:2],\Y_1_reg[7] [9:8]}),
        .S({1'b0,1'b0,Product_out1_i_6__0_n_0,Product_out1_i_7__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Product_out1_i_1__1
       (.CI(Product_out1_1),
        .CO({NLW_Product_out1_i_1__1_CO_UNCONNECTED[3:1],Product_out1_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_Product_out1_i_1__1_O_UNCONNECTED[3:2],\Y_1_reg[7]_0 [9:8]}),
        .S({1'b0,1'b0,Product_out1_i_6__1_n_0,Product_out1_i_7__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Product_out1_i_1__2
       (.CI(Product_out1_2),
        .CO({NLW_Product_out1_i_1__2_CO_UNCONNECTED[3:1],Product_out1_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_Product_out1_i_1__2_O_UNCONNECTED[3:2],\Y_1_reg[7]_1 [9:8]}),
        .S({1'b0,1'b0,Product_out1_i_6__2_n_0,Product_out1_i_7__2_n_0}));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_20
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[0]_34 [3]),
        .I2(\Delay_reg_reg[0]_33 [3]),
        .O(Product_out1_i_20_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_20__0
       (.I0(RGB0_35__1),
        .I1(\Delay1_bypass_delay_reg[0]_40 [3]),
        .I2(\Delay1_reg_reg[0]_39 [3]),
        .O(Product_out1_i_20__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_20__1
       (.I0(RGB2_35),
        .I1(\Delay4_bypass_delay_reg[0]_46 [3]),
        .I2(\Delay4_reg_reg[0]_45 [3]),
        .O(Product_out1_i_20__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_20__2
       (.I0(RGB3_35),
        .I1(\Delay5_bypass_delay_reg[0]_52 [3]),
        .I2(\Delay5_reg_reg[0]_51 [3]),
        .O(Product_out1_i_20__2_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_21
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[0]_34 [2]),
        .I2(\Delay_reg_reg[0]_33 [2]),
        .O(Product_out1_i_21_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_21__0
       (.I0(RGB0_35__1),
        .I1(\Delay1_bypass_delay_reg[0]_40 [2]),
        .I2(\Delay1_reg_reg[0]_39 [2]),
        .O(Product_out1_i_21__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_21__1
       (.I0(RGB2_35),
        .I1(\Delay4_bypass_delay_reg[0]_46 [2]),
        .I2(\Delay4_reg_reg[0]_45 [2]),
        .O(Product_out1_i_21__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_21__2
       (.I0(RGB3_35),
        .I1(\Delay5_bypass_delay_reg[0]_52 [2]),
        .I2(\Delay5_reg_reg[0]_51 [2]),
        .O(Product_out1_i_21__2_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_22
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[0]_34 [1]),
        .I2(\Delay_reg_reg[0]_33 [1]),
        .O(Product_out1_i_22_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_22__0
       (.I0(RGB2_35),
        .I1(\Delay1_bypass_delay_reg[0]_40 [1]),
        .I2(\Delay1_reg_reg[0]_39 [1]),
        .O(Product_out1_i_22__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_22__1
       (.I0(RGB2_35),
        .I1(\Delay4_bypass_delay_reg[0]_46 [1]),
        .I2(\Delay4_reg_reg[0]_45 [1]),
        .O(Product_out1_i_22__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_22__2
       (.I0(RGB3_35),
        .I1(\Delay5_bypass_delay_reg[0]_52 [1]),
        .I2(\Delay5_reg_reg[0]_51 [1]),
        .O(Product_out1_i_22__2_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_23
       (.I0(RGB0_35__1),
        .I1(\Delay_bypass_delay_reg[0]_34 [0]),
        .I2(\Delay_reg_reg[0]_33 [0]),
        .O(Product_out1_i_23_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_23__0
       (.I0(RGB2_35),
        .I1(\Delay1_bypass_delay_reg[0]_40 [0]),
        .I2(\Delay1_reg_reg[0]_39 [0]),
        .O(Product_out1_i_23__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_23__1
       (.I0(RGB2_35),
        .I1(\Delay4_bypass_delay_reg[0]_46 [0]),
        .I2(\Delay4_reg_reg[0]_45 [0]),
        .O(Product_out1_i_23__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_23__2
       (.I0(RGB3_35),
        .I1(\Delay5_bypass_delay_reg[0]_52 [0]),
        .I2(\Delay5_reg_reg[0]_51 [0]),
        .O(Product_out1_i_23__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Product_out1_i_4
       (.CI(Product_out1_i_5_n_0),
        .CO({validOut_1_reg_rep__2,Product_out1_i_4_n_1,Product_out1_i_4_n_2,Product_out1_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A[7:4]),
        .S({Product_out1_i_16_n_0,Product_out1_i_17_n_0,Product_out1_i_18_n_0,Product_out1_i_19_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Product_out1_i_4__0
       (.CI(Product_out1_i_5__0_n_0),
        .CO({validOut_1_reg_rep__2_2,Product_out1_i_4__0_n_1,Product_out1_i_4__0_n_2,Product_out1_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Y_1_reg[7] [7:4]),
        .S({Product_out1_i_16__0_n_0,Product_out1_i_17__0_n_0,Product_out1_i_18__0_n_0,Product_out1_i_19__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Product_out1_i_4__1
       (.CI(Product_out1_i_5__1_n_0),
        .CO({validOut_1_reg_rep__1_1,Product_out1_i_4__1_n_1,Product_out1_i_4__1_n_2,Product_out1_i_4__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Y_1_reg[7]_0 [7:4]),
        .S({Product_out1_i_16__1_n_0,Product_out1_i_17__1_n_0,Product_out1_i_18__1_n_0,Product_out1_i_19__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Product_out1_i_4__2
       (.CI(Product_out1_i_5__2_n_0),
        .CO({validOut_1_reg_rep__0_1,Product_out1_i_4__2_n_1,Product_out1_i_4__2_n_2,Product_out1_i_4__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Y_1_reg[7]_1 [7:4]),
        .S({Product_out1_i_16__2_n_0,Product_out1_i_17__2_n_0,Product_out1_i_18__2_n_0,Product_out1_i_19__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Product_out1_i_5
       (.CI(1'b0),
        .CO({Product_out1_i_5_n_0,Product_out1_i_5_n_1,Product_out1_i_5_n_2,Product_out1_i_5_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A[3:0]),
        .S({Product_out1_i_20_n_0,Product_out1_i_21_n_0,Product_out1_i_22_n_0,Product_out1_i_23_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Product_out1_i_5__0
       (.CI(1'b0),
        .CO({Product_out1_i_5__0_n_0,Product_out1_i_5__0_n_1,Product_out1_i_5__0_n_2,Product_out1_i_5__0_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Y_1_reg[7] [3:0]),
        .S({Product_out1_i_20__0_n_0,Product_out1_i_21__0_n_0,Product_out1_i_22__0_n_0,Product_out1_i_23__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Product_out1_i_5__1
       (.CI(1'b0),
        .CO({Product_out1_i_5__1_n_0,Product_out1_i_5__1_n_1,Product_out1_i_5__1_n_2,Product_out1_i_5__1_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Y_1_reg[7]_0 [3:0]),
        .S({Product_out1_i_20__1_n_0,Product_out1_i_21__1_n_0,Product_out1_i_22__1_n_0,Product_out1_i_23__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Product_out1_i_5__2
       (.CI(1'b0),
        .CO({Product_out1_i_5__2_n_0,Product_out1_i_5__2_n_1,Product_out1_i_5__2_n_2,Product_out1_i_5__2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Y_1_reg[7]_1 [3:0]),
        .S({Product_out1_i_20__2_n_0,Product_out1_i_21__2_n_0,Product_out1_i_22__2_n_0,Product_out1_i_23__2_n_0}));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_6
       (.I0(Color_Space_Converter_out2_valid),
        .I1(\Delay_bypass_delay_reg[0]_34 [17]),
        .I2(\Delay_reg_reg[0]_33 [17]),
        .O(Product_out1_i_6_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_6__0
       (.I0(RGB0_35__1),
        .I1(\Delay1_bypass_delay_reg[0]_40 [17]),
        .I2(\Delay1_reg_reg[0]_39 [17]),
        .O(Product_out1_i_6__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_6__1
       (.I0(RGB2_35),
        .I1(\Delay4_bypass_delay_reg[0]_46 [17]),
        .I2(\Delay4_reg_reg[0]_45 [17]),
        .O(Product_out1_i_6__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_6__2
       (.I0(RGB3_35),
        .I1(\Delay5_bypass_delay_reg[0]_52 [17]),
        .I2(\Delay5_reg_reg[0]_51 [17]),
        .O(Product_out1_i_6__2_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_7
       (.I0(Color_Space_Converter_out2_valid),
        .I1(\Delay_bypass_delay_reg[0]_34 [16]),
        .I2(\Delay_reg_reg[0]_33 [16]),
        .O(Product_out1_i_7_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_7__0
       (.I0(RGB0_35__1),
        .I1(\Delay1_bypass_delay_reg[0]_40 [16]),
        .I2(\Delay1_reg_reg[0]_39 [16]),
        .O(Product_out1_i_7__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_7__1
       (.I0(RGB2_35),
        .I1(\Delay4_bypass_delay_reg[0]_46 [16]),
        .I2(\Delay4_reg_reg[0]_45 [16]),
        .O(Product_out1_i_7__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    Product_out1_i_7__2
       (.I0(RGB3_35),
        .I1(\Delay5_bypass_delay_reg[0]_52 [16]),
        .I2(\Delay5_reg_reg[0]_51 [16]),
        .O(Product_out1_i_7__2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__0_i_1
       (.I0(\Delay_reg_reg[1]_35 [17]),
        .I1(\Delay_bypass_delay_reg[1]_36 [17]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_1[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__0_i_10
       (.I0(\Delay_reg_reg[1][15]_0 [0]),
        .I1(\Delay_bypass_delay_reg[1][15]_0 [0]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_1[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__0_i_11
       (.I0(\Delay_reg_reg[1]_35 [7]),
        .I1(\Delay_bypass_delay_reg[1]_36 [7]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_1[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__0_i_12
       (.I0(\Delay_reg_reg[1]_35 [6]),
        .I1(\Delay_bypass_delay_reg[1]_36 [6]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_1[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__0_i_13
       (.I0(\Delay_reg_reg[1]_35 [5]),
        .I1(\Delay_bypass_delay_reg[1]_36 [5]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_1[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__0_i_14
       (.I0(\Delay_reg_reg[1]_35 [4]),
        .I1(\Delay_bypass_delay_reg[1]_36 [4]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_1[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__0_i_15
       (.I0(\Delay_reg_reg[1]_35 [3]),
        .I1(\Delay_bypass_delay_reg[1]_36 [3]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_1[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__0_i_16
       (.I0(\Delay_reg_reg[1]_35 [2]),
        .I1(\Delay_bypass_delay_reg[1]_36 [2]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_1[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__0_i_17
       (.I0(\Delay_reg_reg[1]_35 [1]),
        .I1(\Delay_bypass_delay_reg[1]_36 [1]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_1[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__0_i_18
       (.I0(\Delay_reg_reg[1]_35 [0]),
        .I1(\Delay_bypass_delay_reg[1]_36 [0]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_1[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__0_i_2
       (.I0(\Delay_reg_reg[1]_35 [16]),
        .I1(\Delay_bypass_delay_reg[1]_36 [16]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_1[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__0_i_3
       (.I0(\Delay_reg_reg[1][15]_0 [7]),
        .I1(\Delay_bypass_delay_reg[1][15]_0 [7]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_1[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__0_i_4
       (.I0(\Delay_reg_reg[1][15]_0 [6]),
        .I1(\Delay_bypass_delay_reg[1][15]_0 [6]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_1[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__0_i_5
       (.I0(\Delay_reg_reg[1][15]_0 [5]),
        .I1(\Delay_bypass_delay_reg[1][15]_0 [5]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_1[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__0_i_6
       (.I0(\Delay_reg_reg[1][15]_0 [4]),
        .I1(\Delay_bypass_delay_reg[1][15]_0 [4]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_1[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__0_i_7
       (.I0(\Delay_reg_reg[1][15]_0 [3]),
        .I1(\Delay_bypass_delay_reg[1][15]_0 [3]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_1[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__0_i_8
       (.I0(\Delay_reg_reg[1][15]_0 [2]),
        .I1(\Delay_bypass_delay_reg[1][15]_0 [2]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_1[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__0_i_9
       (.I0(\Delay_reg_reg[1][15]_0 [1]),
        .I1(\Delay_bypass_delay_reg[1][15]_0 [1]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_1[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__1_i_1
       (.I0(\Delay_reg_reg[2]_37 [17]),
        .I1(\Delay_bypass_delay_reg[2]_38 [17]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_2[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__1_i_10
       (.I0(\Delay_reg_reg[2][15]_0 [0]),
        .I1(\Delay_bypass_delay_reg[2][15]_0 [0]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_2[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__1_i_11
       (.I0(\Delay_reg_reg[2]_37 [7]),
        .I1(\Delay_bypass_delay_reg[2]_38 [7]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_2[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__1_i_12
       (.I0(\Delay_reg_reg[2]_37 [6]),
        .I1(\Delay_bypass_delay_reg[2]_38 [6]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_2[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__1_i_13
       (.I0(\Delay_reg_reg[2]_37 [5]),
        .I1(\Delay_bypass_delay_reg[2]_38 [5]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_2[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__1_i_14
       (.I0(\Delay_reg_reg[2]_37 [4]),
        .I1(\Delay_bypass_delay_reg[2]_38 [4]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_2[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__1_i_15
       (.I0(\Delay_reg_reg[2]_37 [3]),
        .I1(\Delay_bypass_delay_reg[2]_38 [3]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_2[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__1_i_16
       (.I0(\Delay_reg_reg[2]_37 [2]),
        .I1(\Delay_bypass_delay_reg[2]_38 [2]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_2[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__1_i_17
       (.I0(\Delay_reg_reg[2]_37 [1]),
        .I1(\Delay_bypass_delay_reg[2]_38 [1]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_2[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__1_i_18
       (.I0(\Delay_reg_reg[2]_37 [0]),
        .I1(\Delay_bypass_delay_reg[2]_38 [0]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_2[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__1_i_2
       (.I0(\Delay_reg_reg[2]_37 [16]),
        .I1(\Delay_bypass_delay_reg[2]_38 [16]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_2[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__1_i_3
       (.I0(\Delay_reg_reg[2][15]_0 [7]),
        .I1(\Delay_bypass_delay_reg[2][15]_0 [7]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_2[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__1_i_4
       (.I0(\Delay_reg_reg[2][15]_0 [6]),
        .I1(\Delay_bypass_delay_reg[2][15]_0 [6]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_2[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__1_i_5
       (.I0(\Delay_reg_reg[2][15]_0 [5]),
        .I1(\Delay_bypass_delay_reg[2][15]_0 [5]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_2[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__1_i_6
       (.I0(\Delay_reg_reg[2][15]_0 [4]),
        .I1(\Delay_bypass_delay_reg[2][15]_0 [4]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_2[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__1_i_7
       (.I0(\Delay_reg_reg[2][15]_0 [3]),
        .I1(\Delay_bypass_delay_reg[2][15]_0 [3]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_2[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__1_i_8
       (.I0(\Delay_reg_reg[2][15]_0 [2]),
        .I1(\Delay_bypass_delay_reg[2][15]_0 [2]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_2[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35__1_i_9
       (.I0(\Delay_reg_reg[2][15]_0 [1]),
        .I1(\Delay_bypass_delay_reg[2][15]_0 [1]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_2[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35_i_1
       (.I0(\Delay_reg_reg[0]_33 [17]),
        .I1(\Delay_bypass_delay_reg[0]_34 [17]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_0[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35_i_10
       (.I0(\Delay_reg_reg[0][15]_0 [0]),
        .I1(Q[0]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_0[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35_i_11
       (.I0(\Delay_reg_reg[0]_33 [7]),
        .I1(\Delay_bypass_delay_reg[0]_34 [7]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_0[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35_i_12
       (.I0(\Delay_reg_reg[0]_33 [6]),
        .I1(\Delay_bypass_delay_reg[0]_34 [6]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_0[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35_i_13
       (.I0(\Delay_reg_reg[0]_33 [5]),
        .I1(\Delay_bypass_delay_reg[0]_34 [5]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_0[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35_i_14
       (.I0(\Delay_reg_reg[0]_33 [4]),
        .I1(\Delay_bypass_delay_reg[0]_34 [4]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_0[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35_i_15
       (.I0(\Delay_reg_reg[0]_33 [3]),
        .I1(\Delay_bypass_delay_reg[0]_34 [3]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_0[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35_i_16
       (.I0(\Delay_reg_reg[0]_33 [2]),
        .I1(\Delay_bypass_delay_reg[0]_34 [2]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_0[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35_i_17
       (.I0(\Delay_reg_reg[0]_33 [1]),
        .I1(\Delay_bypass_delay_reg[0]_34 [1]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_0[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35_i_18
       (.I0(\Delay_reg_reg[0]_33 [0]),
        .I1(\Delay_bypass_delay_reg[0]_34 [0]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_0[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35_i_2
       (.I0(\Delay_reg_reg[0]_33 [16]),
        .I1(\Delay_bypass_delay_reg[0]_34 [16]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_0[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35_i_3
       (.I0(\Delay_reg_reg[0][15]_0 [7]),
        .I1(Q[7]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_0[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35_i_4
       (.I0(\Delay_reg_reg[0][15]_0 [6]),
        .I1(Q[6]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_0[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35_i_5
       (.I0(\Delay_reg_reg[0][15]_0 [5]),
        .I1(Q[5]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_0[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35_i_6
       (.I0(\Delay_reg_reg[0][15]_0 [4]),
        .I1(Q[4]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_0[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35_i_7
       (.I0(\Delay_reg_reg[0][15]_0 [3]),
        .I1(Q[3]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_0[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35_i_8
       (.I0(\Delay_reg_reg[0][15]_0 [2]),
        .I1(Q[2]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_0[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB0_35_i_9
       (.I0(\Delay_reg_reg[0][15]_0 [1]),
        .I1(Q[1]),
        .I2(RGB0_35__1),
        .O(Clustering_out1_0[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__0_i_1
       (.I0(\Delay1_reg_reg[1]_41 [17]),
        .I1(\Delay1_bypass_delay_reg[1]_42 [17]),
        .I2(RGB2_35),
        .O(Clustering_out1_4[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__0_i_10
       (.I0(\Delay1_reg_reg[1][15]_0 [0]),
        .I1(\Delay1_bypass_delay_reg[1][15]_0 [0]),
        .I2(RGB2_35),
        .O(Clustering_out1_4[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__0_i_11
       (.I0(\Delay1_reg_reg[1]_41 [7]),
        .I1(\Delay1_bypass_delay_reg[1]_42 [7]),
        .I2(RGB2_35),
        .O(Clustering_out1_4[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__0_i_12
       (.I0(\Delay1_reg_reg[1]_41 [6]),
        .I1(\Delay1_bypass_delay_reg[1]_42 [6]),
        .I2(RGB2_35),
        .O(Clustering_out1_4[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__0_i_13
       (.I0(\Delay1_reg_reg[1]_41 [5]),
        .I1(\Delay1_bypass_delay_reg[1]_42 [5]),
        .I2(RGB2_35),
        .O(Clustering_out1_4[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__0_i_14
       (.I0(\Delay1_reg_reg[1]_41 [4]),
        .I1(\Delay1_bypass_delay_reg[1]_42 [4]),
        .I2(RGB2_35),
        .O(Clustering_out1_4[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__0_i_15
       (.I0(\Delay1_reg_reg[1]_41 [3]),
        .I1(\Delay1_bypass_delay_reg[1]_42 [3]),
        .I2(RGB2_35),
        .O(Clustering_out1_4[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__0_i_16
       (.I0(\Delay1_reg_reg[1]_41 [2]),
        .I1(\Delay1_bypass_delay_reg[1]_42 [2]),
        .I2(RGB2_35),
        .O(Clustering_out1_4[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__0_i_17
       (.I0(\Delay1_reg_reg[1]_41 [1]),
        .I1(\Delay1_bypass_delay_reg[1]_42 [1]),
        .I2(RGB2_35),
        .O(Clustering_out1_4[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__0_i_18
       (.I0(\Delay1_reg_reg[1]_41 [0]),
        .I1(\Delay1_bypass_delay_reg[1]_42 [0]),
        .I2(RGB2_35),
        .O(Clustering_out1_4[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__0_i_2
       (.I0(\Delay1_reg_reg[1]_41 [16]),
        .I1(\Delay1_bypass_delay_reg[1]_42 [16]),
        .I2(RGB2_35),
        .O(Clustering_out1_4[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__0_i_3
       (.I0(\Delay1_reg_reg[1][15]_0 [7]),
        .I1(\Delay1_bypass_delay_reg[1][15]_0 [7]),
        .I2(RGB2_35),
        .O(Clustering_out1_4[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__0_i_4
       (.I0(\Delay1_reg_reg[1][15]_0 [6]),
        .I1(\Delay1_bypass_delay_reg[1][15]_0 [6]),
        .I2(RGB2_35),
        .O(Clustering_out1_4[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__0_i_5
       (.I0(\Delay1_reg_reg[1][15]_0 [5]),
        .I1(\Delay1_bypass_delay_reg[1][15]_0 [5]),
        .I2(RGB2_35),
        .O(Clustering_out1_4[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__0_i_6
       (.I0(\Delay1_reg_reg[1][15]_0 [4]),
        .I1(\Delay1_bypass_delay_reg[1][15]_0 [4]),
        .I2(RGB2_35),
        .O(Clustering_out1_4[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__0_i_7
       (.I0(\Delay1_reg_reg[1][15]_0 [3]),
        .I1(\Delay1_bypass_delay_reg[1][15]_0 [3]),
        .I2(RGB2_35),
        .O(Clustering_out1_4[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__0_i_8
       (.I0(\Delay1_reg_reg[1][15]_0 [2]),
        .I1(\Delay1_bypass_delay_reg[1][15]_0 [2]),
        .I2(RGB2_35),
        .O(Clustering_out1_4[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__0_i_9
       (.I0(\Delay1_reg_reg[1][15]_0 [1]),
        .I1(\Delay1_bypass_delay_reg[1][15]_0 [1]),
        .I2(RGB2_35),
        .O(Clustering_out1_4[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__1_i_1
       (.I0(\Delay1_reg_reg[2]_43 [17]),
        .I1(\Delay1_bypass_delay_reg[2]_44 [17]),
        .I2(RGB2_35),
        .O(Clustering_out1_5[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__1_i_10
       (.I0(\Delay1_reg_reg[2][15]_0 [0]),
        .I1(\Delay1_bypass_delay_reg[2][15]_0 [0]),
        .I2(RGB2_35),
        .O(Clustering_out1_5[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__1_i_11
       (.I0(\Delay1_reg_reg[2]_43 [7]),
        .I1(\Delay1_bypass_delay_reg[2]_44 [7]),
        .I2(RGB2_35),
        .O(Clustering_out1_5[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__1_i_12
       (.I0(\Delay1_reg_reg[2]_43 [6]),
        .I1(\Delay1_bypass_delay_reg[2]_44 [6]),
        .I2(RGB2_35),
        .O(Clustering_out1_5[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__1_i_13
       (.I0(\Delay1_reg_reg[2]_43 [5]),
        .I1(\Delay1_bypass_delay_reg[2]_44 [5]),
        .I2(RGB2_35),
        .O(Clustering_out1_5[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__1_i_14
       (.I0(\Delay1_reg_reg[2]_43 [4]),
        .I1(\Delay1_bypass_delay_reg[2]_44 [4]),
        .I2(RGB2_35),
        .O(Clustering_out1_5[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__1_i_15
       (.I0(\Delay1_reg_reg[2]_43 [3]),
        .I1(\Delay1_bypass_delay_reg[2]_44 [3]),
        .I2(RGB2_35),
        .O(Clustering_out1_5[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__1_i_16
       (.I0(\Delay1_reg_reg[2]_43 [2]),
        .I1(\Delay1_bypass_delay_reg[2]_44 [2]),
        .I2(RGB2_35),
        .O(Clustering_out1_5[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__1_i_17
       (.I0(\Delay1_reg_reg[2]_43 [1]),
        .I1(\Delay1_bypass_delay_reg[2]_44 [1]),
        .I2(RGB2_35),
        .O(Clustering_out1_5[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__1_i_18
       (.I0(\Delay1_reg_reg[2]_43 [0]),
        .I1(\Delay1_bypass_delay_reg[2]_44 [0]),
        .I2(RGB2_35),
        .O(Clustering_out1_5[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__1_i_2
       (.I0(\Delay1_reg_reg[2]_43 [16]),
        .I1(\Delay1_bypass_delay_reg[2]_44 [16]),
        .I2(RGB2_35),
        .O(Clustering_out1_5[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__1_i_3
       (.I0(\Delay1_reg_reg[2][15]_0 [7]),
        .I1(\Delay1_bypass_delay_reg[2][15]_0 [7]),
        .I2(RGB2_35),
        .O(Clustering_out1_5[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__1_i_4
       (.I0(\Delay1_reg_reg[2][15]_0 [6]),
        .I1(\Delay1_bypass_delay_reg[2][15]_0 [6]),
        .I2(RGB2_35),
        .O(Clustering_out1_5[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__1_i_5
       (.I0(\Delay1_reg_reg[2][15]_0 [5]),
        .I1(\Delay1_bypass_delay_reg[2][15]_0 [5]),
        .I2(RGB2_35),
        .O(Clustering_out1_5[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__1_i_6
       (.I0(\Delay1_reg_reg[2][15]_0 [4]),
        .I1(\Delay1_bypass_delay_reg[2][15]_0 [4]),
        .I2(RGB2_35),
        .O(Clustering_out1_5[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__1_i_7
       (.I0(\Delay1_reg_reg[2][15]_0 [3]),
        .I1(\Delay1_bypass_delay_reg[2][15]_0 [3]),
        .I2(RGB2_35),
        .O(Clustering_out1_5[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__1_i_8
       (.I0(\Delay1_reg_reg[2][15]_0 [2]),
        .I1(\Delay1_bypass_delay_reg[2][15]_0 [2]),
        .I2(RGB2_35),
        .O(Clustering_out1_5[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35__1_i_9
       (.I0(\Delay1_reg_reg[2][15]_0 [1]),
        .I1(\Delay1_bypass_delay_reg[2][15]_0 [1]),
        .I2(RGB2_35),
        .O(Clustering_out1_5[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35_i_1
       (.I0(\Delay1_reg_reg[0]_39 [17]),
        .I1(\Delay1_bypass_delay_reg[0]_40 [17]),
        .I2(RGB2_35),
        .O(Clustering_out1_3[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35_i_10
       (.I0(\Delay1_reg_reg[0][15]_0 [0]),
        .I1(\Delay1_bypass_delay_reg[0][15]_0 [0]),
        .I2(RGB2_35),
        .O(Clustering_out1_3[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35_i_11
       (.I0(\Delay1_reg_reg[0]_39 [7]),
        .I1(\Delay1_bypass_delay_reg[0]_40 [7]),
        .I2(RGB2_35),
        .O(Clustering_out1_3[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35_i_12
       (.I0(\Delay1_reg_reg[0]_39 [6]),
        .I1(\Delay1_bypass_delay_reg[0]_40 [6]),
        .I2(RGB2_35),
        .O(Clustering_out1_3[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35_i_13
       (.I0(\Delay1_reg_reg[0]_39 [5]),
        .I1(\Delay1_bypass_delay_reg[0]_40 [5]),
        .I2(RGB2_35),
        .O(Clustering_out1_3[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35_i_14
       (.I0(\Delay1_reg_reg[0]_39 [4]),
        .I1(\Delay1_bypass_delay_reg[0]_40 [4]),
        .I2(RGB2_35),
        .O(Clustering_out1_3[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35_i_15
       (.I0(\Delay1_reg_reg[0]_39 [3]),
        .I1(\Delay1_bypass_delay_reg[0]_40 [3]),
        .I2(RGB2_35),
        .O(Clustering_out1_3[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35_i_16
       (.I0(\Delay1_reg_reg[0]_39 [2]),
        .I1(\Delay1_bypass_delay_reg[0]_40 [2]),
        .I2(RGB2_35),
        .O(Clustering_out1_3[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35_i_17
       (.I0(\Delay1_reg_reg[0]_39 [1]),
        .I1(\Delay1_bypass_delay_reg[0]_40 [1]),
        .I2(RGB2_35),
        .O(Clustering_out1_3[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35_i_18
       (.I0(\Delay1_reg_reg[0]_39 [0]),
        .I1(\Delay1_bypass_delay_reg[0]_40 [0]),
        .I2(RGB2_35),
        .O(Clustering_out1_3[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35_i_2
       (.I0(\Delay1_reg_reg[0]_39 [16]),
        .I1(\Delay1_bypass_delay_reg[0]_40 [16]),
        .I2(RGB2_35),
        .O(Clustering_out1_3[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35_i_3
       (.I0(\Delay1_reg_reg[0][15]_0 [7]),
        .I1(\Delay1_bypass_delay_reg[0][15]_0 [7]),
        .I2(RGB2_35),
        .O(Clustering_out1_3[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35_i_4
       (.I0(\Delay1_reg_reg[0][15]_0 [6]),
        .I1(\Delay1_bypass_delay_reg[0][15]_0 [6]),
        .I2(RGB2_35),
        .O(Clustering_out1_3[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35_i_5
       (.I0(\Delay1_reg_reg[0][15]_0 [5]),
        .I1(\Delay1_bypass_delay_reg[0][15]_0 [5]),
        .I2(RGB2_35),
        .O(Clustering_out1_3[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35_i_6
       (.I0(\Delay1_reg_reg[0][15]_0 [4]),
        .I1(\Delay1_bypass_delay_reg[0][15]_0 [4]),
        .I2(RGB2_35),
        .O(Clustering_out1_3[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35_i_7
       (.I0(\Delay1_reg_reg[0][15]_0 [3]),
        .I1(\Delay1_bypass_delay_reg[0][15]_0 [3]),
        .I2(RGB2_35),
        .O(Clustering_out1_3[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35_i_8
       (.I0(\Delay1_reg_reg[0][15]_0 [2]),
        .I1(\Delay1_bypass_delay_reg[0][15]_0 [2]),
        .I2(RGB2_35),
        .O(Clustering_out1_3[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB1_35_i_9
       (.I0(\Delay1_reg_reg[0][15]_0 [1]),
        .I1(\Delay1_bypass_delay_reg[0][15]_0 [1]),
        .I2(RGB2_35),
        .O(Clustering_out1_3[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__0_i_1
       (.I0(\Delay4_reg_reg[1]_47 [17]),
        .I1(\Delay4_bypass_delay_reg[1]_48 [17]),
        .I2(RGB3_35),
        .O(Clustering_out1_7[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__0_i_10
       (.I0(\Delay4_reg_reg[1][15]_0 [0]),
        .I1(\Delay4_bypass_delay_reg[1][15]_0 [0]),
        .I2(RGB3_35),
        .O(Clustering_out1_7[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__0_i_11
       (.I0(\Delay4_reg_reg[1]_47 [7]),
        .I1(\Delay4_bypass_delay_reg[1]_48 [7]),
        .I2(RGB3_35),
        .O(Clustering_out1_7[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__0_i_12
       (.I0(\Delay4_reg_reg[1]_47 [6]),
        .I1(\Delay4_bypass_delay_reg[1]_48 [6]),
        .I2(RGB3_35),
        .O(Clustering_out1_7[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__0_i_13
       (.I0(\Delay4_reg_reg[1]_47 [5]),
        .I1(\Delay4_bypass_delay_reg[1]_48 [5]),
        .I2(RGB3_35),
        .O(Clustering_out1_7[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__0_i_14
       (.I0(\Delay4_reg_reg[1]_47 [4]),
        .I1(\Delay4_bypass_delay_reg[1]_48 [4]),
        .I2(RGB3_35),
        .O(Clustering_out1_7[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__0_i_15
       (.I0(\Delay4_reg_reg[1]_47 [3]),
        .I1(\Delay4_bypass_delay_reg[1]_48 [3]),
        .I2(RGB3_35),
        .O(Clustering_out1_7[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__0_i_16
       (.I0(\Delay4_reg_reg[1]_47 [2]),
        .I1(\Delay4_bypass_delay_reg[1]_48 [2]),
        .I2(RGB3_35),
        .O(Clustering_out1_7[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__0_i_17
       (.I0(\Delay4_reg_reg[1]_47 [1]),
        .I1(\Delay4_bypass_delay_reg[1]_48 [1]),
        .I2(RGB3_35),
        .O(Clustering_out1_7[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__0_i_18
       (.I0(\Delay4_reg_reg[1]_47 [0]),
        .I1(\Delay4_bypass_delay_reg[1]_48 [0]),
        .I2(RGB3_35),
        .O(Clustering_out1_7[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__0_i_2
       (.I0(\Delay4_reg_reg[1]_47 [16]),
        .I1(\Delay4_bypass_delay_reg[1]_48 [16]),
        .I2(RGB3_35),
        .O(Clustering_out1_7[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__0_i_3
       (.I0(\Delay4_reg_reg[1][15]_0 [7]),
        .I1(\Delay4_bypass_delay_reg[1][15]_0 [7]),
        .I2(RGB3_35),
        .O(Clustering_out1_7[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__0_i_4
       (.I0(\Delay4_reg_reg[1][15]_0 [6]),
        .I1(\Delay4_bypass_delay_reg[1][15]_0 [6]),
        .I2(RGB3_35),
        .O(Clustering_out1_7[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__0_i_5
       (.I0(\Delay4_reg_reg[1][15]_0 [5]),
        .I1(\Delay4_bypass_delay_reg[1][15]_0 [5]),
        .I2(RGB3_35),
        .O(Clustering_out1_7[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__0_i_6
       (.I0(\Delay4_reg_reg[1][15]_0 [4]),
        .I1(\Delay4_bypass_delay_reg[1][15]_0 [4]),
        .I2(RGB3_35),
        .O(Clustering_out1_7[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__0_i_7
       (.I0(\Delay4_reg_reg[1][15]_0 [3]),
        .I1(\Delay4_bypass_delay_reg[1][15]_0 [3]),
        .I2(RGB3_35),
        .O(Clustering_out1_7[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__0_i_8
       (.I0(\Delay4_reg_reg[1][15]_0 [2]),
        .I1(\Delay4_bypass_delay_reg[1][15]_0 [2]),
        .I2(RGB3_35),
        .O(Clustering_out1_7[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__0_i_9
       (.I0(\Delay4_reg_reg[1][15]_0 [1]),
        .I1(\Delay4_bypass_delay_reg[1][15]_0 [1]),
        .I2(RGB3_35),
        .O(Clustering_out1_7[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__1_i_1
       (.I0(\Delay4_reg_reg[2]_49 [17]),
        .I1(\Delay4_bypass_delay_reg[2]_50 [17]),
        .I2(RGB3_35),
        .O(Clustering_out1_8[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__1_i_10
       (.I0(\Delay4_reg_reg[2][15]_0 [0]),
        .I1(\Delay4_bypass_delay_reg[2][15]_0 [0]),
        .I2(RGB3_35),
        .O(Clustering_out1_8[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__1_i_11
       (.I0(\Delay4_reg_reg[2]_49 [7]),
        .I1(\Delay4_bypass_delay_reg[2]_50 [7]),
        .I2(RGB3_35),
        .O(Clustering_out1_8[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__1_i_12
       (.I0(\Delay4_reg_reg[2]_49 [6]),
        .I1(\Delay4_bypass_delay_reg[2]_50 [6]),
        .I2(RGB3_35),
        .O(Clustering_out1_8[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__1_i_13
       (.I0(\Delay4_reg_reg[2]_49 [5]),
        .I1(\Delay4_bypass_delay_reg[2]_50 [5]),
        .I2(RGB3_35),
        .O(Clustering_out1_8[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__1_i_14
       (.I0(\Delay4_reg_reg[2]_49 [4]),
        .I1(\Delay4_bypass_delay_reg[2]_50 [4]),
        .I2(RGB3_35),
        .O(Clustering_out1_8[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__1_i_15
       (.I0(\Delay4_reg_reg[2]_49 [3]),
        .I1(\Delay4_bypass_delay_reg[2]_50 [3]),
        .I2(RGB3_35),
        .O(Clustering_out1_8[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__1_i_16
       (.I0(\Delay4_reg_reg[2]_49 [2]),
        .I1(\Delay4_bypass_delay_reg[2]_50 [2]),
        .I2(RGB3_35),
        .O(Clustering_out1_8[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__1_i_17
       (.I0(\Delay4_reg_reg[2]_49 [1]),
        .I1(\Delay4_bypass_delay_reg[2]_50 [1]),
        .I2(RGB3_35),
        .O(Clustering_out1_8[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__1_i_18
       (.I0(\Delay4_reg_reg[2]_49 [0]),
        .I1(\Delay4_bypass_delay_reg[2]_50 [0]),
        .I2(RGB3_35),
        .O(Clustering_out1_8[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__1_i_2
       (.I0(\Delay4_reg_reg[2]_49 [16]),
        .I1(\Delay4_bypass_delay_reg[2]_50 [16]),
        .I2(RGB3_35),
        .O(Clustering_out1_8[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__1_i_3
       (.I0(\Delay4_reg_reg[2][15]_0 [7]),
        .I1(\Delay4_bypass_delay_reg[2][15]_0 [7]),
        .I2(RGB3_35),
        .O(Clustering_out1_8[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__1_i_4
       (.I0(\Delay4_reg_reg[2][15]_0 [6]),
        .I1(\Delay4_bypass_delay_reg[2][15]_0 [6]),
        .I2(RGB3_35),
        .O(Clustering_out1_8[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__1_i_5
       (.I0(\Delay4_reg_reg[2][15]_0 [5]),
        .I1(\Delay4_bypass_delay_reg[2][15]_0 [5]),
        .I2(RGB3_35),
        .O(Clustering_out1_8[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__1_i_6
       (.I0(\Delay4_reg_reg[2][15]_0 [4]),
        .I1(\Delay4_bypass_delay_reg[2][15]_0 [4]),
        .I2(RGB3_35),
        .O(Clustering_out1_8[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__1_i_7
       (.I0(\Delay4_reg_reg[2][15]_0 [3]),
        .I1(\Delay4_bypass_delay_reg[2][15]_0 [3]),
        .I2(RGB3_35),
        .O(Clustering_out1_8[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__1_i_8
       (.I0(\Delay4_reg_reg[2][15]_0 [2]),
        .I1(\Delay4_bypass_delay_reg[2][15]_0 [2]),
        .I2(RGB3_35),
        .O(Clustering_out1_8[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35__1_i_9
       (.I0(\Delay4_reg_reg[2][15]_0 [1]),
        .I1(\Delay4_bypass_delay_reg[2][15]_0 [1]),
        .I2(RGB3_35),
        .O(Clustering_out1_8[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35_i_1
       (.I0(\Delay4_reg_reg[0]_45 [17]),
        .I1(\Delay4_bypass_delay_reg[0]_46 [17]),
        .I2(RGB2_35),
        .O(Clustering_out1_6[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35_i_10
       (.I0(\Delay4_reg_reg[0][15]_0 [0]),
        .I1(\Delay4_bypass_delay_reg[0][15]_0 [0]),
        .I2(RGB2_35),
        .O(Clustering_out1_6[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35_i_11
       (.I0(\Delay4_reg_reg[0]_45 [7]),
        .I1(\Delay4_bypass_delay_reg[0]_46 [7]),
        .I2(RGB2_35),
        .O(Clustering_out1_6[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35_i_12
       (.I0(\Delay4_reg_reg[0]_45 [6]),
        .I1(\Delay4_bypass_delay_reg[0]_46 [6]),
        .I2(RGB3_35),
        .O(Clustering_out1_6[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35_i_13
       (.I0(\Delay4_reg_reg[0]_45 [5]),
        .I1(\Delay4_bypass_delay_reg[0]_46 [5]),
        .I2(RGB3_35),
        .O(Clustering_out1_6[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35_i_14
       (.I0(\Delay4_reg_reg[0]_45 [4]),
        .I1(\Delay4_bypass_delay_reg[0]_46 [4]),
        .I2(RGB3_35),
        .O(Clustering_out1_6[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35_i_15
       (.I0(\Delay4_reg_reg[0]_45 [3]),
        .I1(\Delay4_bypass_delay_reg[0]_46 [3]),
        .I2(RGB3_35),
        .O(Clustering_out1_6[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35_i_16
       (.I0(\Delay4_reg_reg[0]_45 [2]),
        .I1(\Delay4_bypass_delay_reg[0]_46 [2]),
        .I2(RGB3_35),
        .O(Clustering_out1_6[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35_i_17
       (.I0(\Delay4_reg_reg[0]_45 [1]),
        .I1(\Delay4_bypass_delay_reg[0]_46 [1]),
        .I2(RGB3_35),
        .O(Clustering_out1_6[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35_i_18
       (.I0(\Delay4_reg_reg[0]_45 [0]),
        .I1(\Delay4_bypass_delay_reg[0]_46 [0]),
        .I2(RGB3_35),
        .O(Clustering_out1_6[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35_i_2
       (.I0(\Delay4_reg_reg[0]_45 [16]),
        .I1(\Delay4_bypass_delay_reg[0]_46 [16]),
        .I2(RGB2_35),
        .O(Clustering_out1_6[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35_i_3
       (.I0(\Delay4_reg_reg[0][15]_0 [7]),
        .I1(\Delay4_bypass_delay_reg[0][15]_0 [7]),
        .I2(RGB2_35),
        .O(Clustering_out1_6[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35_i_4
       (.I0(\Delay4_reg_reg[0][15]_0 [6]),
        .I1(\Delay4_bypass_delay_reg[0][15]_0 [6]),
        .I2(RGB2_35),
        .O(Clustering_out1_6[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35_i_5
       (.I0(\Delay4_reg_reg[0][15]_0 [5]),
        .I1(\Delay4_bypass_delay_reg[0][15]_0 [5]),
        .I2(RGB2_35),
        .O(Clustering_out1_6[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35_i_6
       (.I0(\Delay4_reg_reg[0][15]_0 [4]),
        .I1(\Delay4_bypass_delay_reg[0][15]_0 [4]),
        .I2(RGB2_35),
        .O(Clustering_out1_6[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35_i_7
       (.I0(\Delay4_reg_reg[0][15]_0 [3]),
        .I1(\Delay4_bypass_delay_reg[0][15]_0 [3]),
        .I2(RGB2_35),
        .O(Clustering_out1_6[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35_i_8
       (.I0(\Delay4_reg_reg[0][15]_0 [2]),
        .I1(\Delay4_bypass_delay_reg[0][15]_0 [2]),
        .I2(RGB2_35),
        .O(Clustering_out1_6[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB2_35_i_9
       (.I0(\Delay4_reg_reg[0][15]_0 [1]),
        .I1(\Delay4_bypass_delay_reg[0][15]_0 [1]),
        .I2(RGB2_35),
        .O(Clustering_out1_6[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__0_i_1
       (.I0(\Delay5_reg_reg[1]_53 [17]),
        .I1(\Delay5_bypass_delay_reg[1]_54 [17]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_10[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__0_i_10
       (.I0(\Delay5_reg_reg[1][15]_0 [0]),
        .I1(\Delay5_bypass_delay_reg[1][15]_0 [0]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_10[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__0_i_11
       (.I0(\Delay5_reg_reg[1]_53 [7]),
        .I1(\Delay5_bypass_delay_reg[1]_54 [7]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_10[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__0_i_12
       (.I0(\Delay5_reg_reg[1]_53 [6]),
        .I1(\Delay5_bypass_delay_reg[1]_54 [6]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_10[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__0_i_13
       (.I0(\Delay5_reg_reg[1]_53 [5]),
        .I1(\Delay5_bypass_delay_reg[1]_54 [5]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_10[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__0_i_14
       (.I0(\Delay5_reg_reg[1]_53 [4]),
        .I1(\Delay5_bypass_delay_reg[1]_54 [4]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_10[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__0_i_15
       (.I0(\Delay5_reg_reg[1]_53 [3]),
        .I1(\Delay5_bypass_delay_reg[1]_54 [3]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_10[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__0_i_16
       (.I0(\Delay5_reg_reg[1]_53 [2]),
        .I1(\Delay5_bypass_delay_reg[1]_54 [2]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_10[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__0_i_17
       (.I0(\Delay5_reg_reg[1]_53 [1]),
        .I1(\Delay5_bypass_delay_reg[1]_54 [1]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_10[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__0_i_18
       (.I0(\Delay5_reg_reg[1]_53 [0]),
        .I1(\Delay5_bypass_delay_reg[1]_54 [0]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_10[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__0_i_2
       (.I0(\Delay5_reg_reg[1]_53 [16]),
        .I1(\Delay5_bypass_delay_reg[1]_54 [16]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_10[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__0_i_3
       (.I0(\Delay5_reg_reg[1][15]_0 [7]),
        .I1(\Delay5_bypass_delay_reg[1][15]_0 [7]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_10[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__0_i_4
       (.I0(\Delay5_reg_reg[1][15]_0 [6]),
        .I1(\Delay5_bypass_delay_reg[1][15]_0 [6]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_10[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__0_i_5
       (.I0(\Delay5_reg_reg[1][15]_0 [5]),
        .I1(\Delay5_bypass_delay_reg[1][15]_0 [5]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_10[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__0_i_6
       (.I0(\Delay5_reg_reg[1][15]_0 [4]),
        .I1(\Delay5_bypass_delay_reg[1][15]_0 [4]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_10[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__0_i_7
       (.I0(\Delay5_reg_reg[1][15]_0 [3]),
        .I1(\Delay5_bypass_delay_reg[1][15]_0 [3]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_10[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__0_i_8
       (.I0(\Delay5_reg_reg[1][15]_0 [2]),
        .I1(\Delay5_bypass_delay_reg[1][15]_0 [2]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_10[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__0_i_9
       (.I0(\Delay5_reg_reg[1][15]_0 [1]),
        .I1(\Delay5_bypass_delay_reg[1][15]_0 [1]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_10[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__1_i_1
       (.I0(\Delay5_reg_reg[2]_55 [17]),
        .I1(\Delay5_bypass_delay_reg[2]_56 [17]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_11[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__1_i_10
       (.I0(\Delay5_reg_reg[2][15]_0 [0]),
        .I1(\Delay5_bypass_delay_reg[2][15]_0 [0]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_11[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__1_i_11
       (.I0(\Delay5_reg_reg[2]_55 [7]),
        .I1(\Delay5_bypass_delay_reg[2]_56 [7]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_11[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__1_i_12
       (.I0(\Delay5_reg_reg[2]_55 [6]),
        .I1(\Delay5_bypass_delay_reg[2]_56 [6]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_11[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__1_i_13
       (.I0(\Delay5_reg_reg[2]_55 [5]),
        .I1(\Delay5_bypass_delay_reg[2]_56 [5]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_11[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__1_i_14
       (.I0(\Delay5_reg_reg[2]_55 [4]),
        .I1(\Delay5_bypass_delay_reg[2]_56 [4]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_11[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__1_i_15
       (.I0(\Delay5_reg_reg[2]_55 [3]),
        .I1(\Delay5_bypass_delay_reg[2]_56 [3]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_11[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__1_i_16
       (.I0(\Delay5_reg_reg[2]_55 [2]),
        .I1(\Delay5_bypass_delay_reg[2]_56 [2]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_11[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__1_i_17
       (.I0(\Delay5_reg_reg[2]_55 [1]),
        .I1(\Delay5_bypass_delay_reg[2]_56 [1]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_11[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__1_i_18
       (.I0(\Delay5_reg_reg[2]_55 [0]),
        .I1(\Delay5_bypass_delay_reg[2]_56 [0]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_11[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__1_i_2
       (.I0(\Delay5_reg_reg[2]_55 [16]),
        .I1(\Delay5_bypass_delay_reg[2]_56 [16]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_11[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__1_i_3
       (.I0(\Delay5_reg_reg[2][15]_0 [7]),
        .I1(\Delay5_bypass_delay_reg[2][15]_0 [7]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_11[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__1_i_4
       (.I0(\Delay5_reg_reg[2][15]_0 [6]),
        .I1(\Delay5_bypass_delay_reg[2][15]_0 [6]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_11[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__1_i_5
       (.I0(\Delay5_reg_reg[2][15]_0 [5]),
        .I1(\Delay5_bypass_delay_reg[2][15]_0 [5]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_11[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__1_i_6
       (.I0(\Delay5_reg_reg[2][15]_0 [4]),
        .I1(\Delay5_bypass_delay_reg[2][15]_0 [4]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_11[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__1_i_7
       (.I0(\Delay5_reg_reg[2][15]_0 [3]),
        .I1(\Delay5_bypass_delay_reg[2][15]_0 [3]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_11[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__1_i_8
       (.I0(\Delay5_reg_reg[2][15]_0 [2]),
        .I1(\Delay5_bypass_delay_reg[2][15]_0 [2]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_11[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35__1_i_9
       (.I0(\Delay5_reg_reg[2][15]_0 [1]),
        .I1(\Delay5_bypass_delay_reg[2][15]_0 [1]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_11[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35_i_1
       (.I0(\Delay5_reg_reg[0]_51 [17]),
        .I1(\Delay5_bypass_delay_reg[0]_52 [17]),
        .I2(RGB3_35),
        .O(Clustering_out1_9[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35_i_10
       (.I0(\Delay5_reg_reg[0][15]_0 [0]),
        .I1(\Delay5_bypass_delay_reg[0][15]_0 [0]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_9[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35_i_11
       (.I0(\Delay5_reg_reg[0]_51 [7]),
        .I1(\Delay5_bypass_delay_reg[0]_52 [7]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_9[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35_i_12
       (.I0(\Delay5_reg_reg[0]_51 [6]),
        .I1(\Delay5_bypass_delay_reg[0]_52 [6]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_9[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35_i_13
       (.I0(\Delay5_reg_reg[0]_51 [5]),
        .I1(\Delay5_bypass_delay_reg[0]_52 [5]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_9[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35_i_14
       (.I0(\Delay5_reg_reg[0]_51 [4]),
        .I1(\Delay5_bypass_delay_reg[0]_52 [4]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_9[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35_i_15
       (.I0(\Delay5_reg_reg[0]_51 [3]),
        .I1(\Delay5_bypass_delay_reg[0]_52 [3]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_9[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35_i_16
       (.I0(\Delay5_reg_reg[0]_51 [2]),
        .I1(\Delay5_bypass_delay_reg[0]_52 [2]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_9[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35_i_17
       (.I0(\Delay5_reg_reg[0]_51 [1]),
        .I1(\Delay5_bypass_delay_reg[0]_52 [1]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_9[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35_i_18
       (.I0(\Delay5_reg_reg[0]_51 [0]),
        .I1(\Delay5_bypass_delay_reg[0]_52 [0]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_9[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35_i_2
       (.I0(\Delay5_reg_reg[0]_51 [16]),
        .I1(\Delay5_bypass_delay_reg[0]_52 [16]),
        .I2(RGB3_35),
        .O(Clustering_out1_9[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35_i_3
       (.I0(\Delay5_reg_reg[0][15]_0 [7]),
        .I1(\Delay5_bypass_delay_reg[0][15]_0 [7]),
        .I2(RGB3_35),
        .O(Clustering_out1_9[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35_i_4
       (.I0(\Delay5_reg_reg[0][15]_0 [6]),
        .I1(\Delay5_bypass_delay_reg[0][15]_0 [6]),
        .I2(RGB3_35),
        .O(Clustering_out1_9[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35_i_5
       (.I0(\Delay5_reg_reg[0][15]_0 [5]),
        .I1(\Delay5_bypass_delay_reg[0][15]_0 [5]),
        .I2(RGB3_35),
        .O(Clustering_out1_9[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35_i_6
       (.I0(\Delay5_reg_reg[0][15]_0 [4]),
        .I1(\Delay5_bypass_delay_reg[0][15]_0 [4]),
        .I2(RGB3_35),
        .O(Clustering_out1_9[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35_i_7
       (.I0(\Delay5_reg_reg[0][15]_0 [3]),
        .I1(\Delay5_bypass_delay_reg[0][15]_0 [3]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_9[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35_i_8
       (.I0(\Delay5_reg_reg[0][15]_0 [2]),
        .I1(\Delay5_bypass_delay_reg[0][15]_0 [2]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_9[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    RGB3_35_i_9
       (.I0(\Delay5_reg_reg[0][15]_0 [1]),
        .I1(\Delay5_bypass_delay_reg[0][15]_0 [1]),
        .I2(RGB3_35_0),
        .O(Clustering_out1_9[9]));
  system_Segmentat_ip_0_0_Segmentat_ip_src_MATLAB_Function u_MATLAB_Function
       (.A(Clustering_out1_0),
        .D({u_MATLAB_Function_n_0,RGB3_0}),
        .\Delay1_reg_reg[2][0] (\Delay1_reg[0][17]_i_5_n_0 ),
        .\Delay4_reg_reg[2][17] (\Delay_reg[0][17]_i_7_n_0 ),
        .\Delay4_reg_reg[2][17]_0 (\Delay4_reg[0][17]_i_2_n_0 ),
        .\Delay5_reg_reg[0][17] (\Delay5_reg[0][17]_i_2_n_0 ),
        .\Delay5_reg_reg[1][17] (\Delay_reg[1][16]_i_2_n_0 ),
        .\Delay5_reg_reg[2][17] (\Delay_reg[2][16]_i_2_n_0 ),
        .\Delay_reg_reg[0][16] (\Delay_reg[0][16]_i_2_n_0 ),
        .\Delay_reg_reg[0][17] (RGB0_0),
        .\Delay_reg_reg[2][17] (\Delay_reg[0][17]_i_3_n_0 ),
        .\HDL_Counter_out1_reg[0] ({u_MATLAB_Function_n_18,RGB3_1}),
        .\HDL_Counter_out1_reg[0]_0 ({u_MATLAB_Function_n_36,RGB3_2}),
        .RGB0_35__0_0(Clustering_out1_1),
        .RGB0_35__1_0(Clustering_out1_2),
        .RGB1_34_0(RGB1_0),
        .RGB1_34__0_0(RGB1_1),
        .RGB1_34__1_0(RGB1_2),
        .RGB1_35_0(Clustering_out1_3),
        .RGB1_35__0_0(Clustering_out1_4),
        .RGB1_35__1_0(Clustering_out1_5),
        .RGB2_35_0(Clustering_out1_6),
        .RGB2_35__0_0(Clustering_out1_7),
        .RGB2_35__1_0(Clustering_out1_8),
        .RGB3_34_0(RGB3_34),
        .RGB3_34__0_0(RGB3_34__0),
        .RGB3_34__1_0(RGB3_34__1),
        .RGB3_35_0(Clustering_out1_9),
        .RGB3_35__0_0(Clustering_out1_10),
        .RGB3_35__1_0(Clustering_out1_11),
        .\vStart_reg_reg[7] (RGB2_2),
        .\vStart_reg_reg[7]_0 (RGB2_1),
        .\vStart_reg_reg[7]_1 (RGB2_0),
        .\vStart_reg_reg[7]_2 (RGB0_2),
        .\vStart_reg_reg[7]_3 (RGB0_1));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_src_Color_Space_Converter" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_src_Color_Space_Converter
   (hEnd_reg_reg_c_5,
    hEnd_reg_reg_c_6,
    \vStart_reg_reg[7] ,
    Color_Space_Converter_out2_valid,
    validOut_1_reg_rep,
    validOut_1_reg_rep__0,
    validOut_1_reg_rep__1,
    validOut_1_reg_rep__2,
    Q,
    \Cb_1_reg[7] ,
    \Cr_1_reg[7] ,
    A,
    \Y_1_reg[7] ,
    \Cr_1_reg[7]_0 ,
    \Cr_1_reg[7]_1 ,
    \Cb_1_reg[7]_0 ,
    \Cb_1_reg[7]_1 ,
    \Y_1_reg[7]_0 ,
    \Y_1_reg[7]_1 ,
    \Cr_1_reg[7]_2 ,
    \Cr_1_reg[7]_3 ,
    \Cb_1_reg[7]_2 ,
    \Cb_1_reg[7]_3 ,
    \Y_1_reg[7]_2 ,
    \Y_1_reg[7]_3 ,
    \Cr_1_reg[7]_4 ,
    \Cr_1_reg[7]_5 ,
    \Cb_1_reg[7]_4 ,
    \Cb_1_reg[7]_5 ,
    \Y_1_reg[7]_4 ,
    \Y_1_reg[7]_5 ,
    \Cr_1_reg[7]_6 ,
    \Cr_1_reg[7]_7 ,
    \Cb_1_reg[7]_6 ,
    \Cb_1_reg[7]_7 ,
    E,
    IPCORE_CLK,
    reset_out,
    top_user_ctrl_valid_1,
    top_user_ctrl_vStart_1,
    Product_out1,
    Product_out1_0,
    Add3_out1,
    Add3_out1_0,
    Add4_out1,
    Add4_out1_0,
    Product_out1_1,
    Product_out1_2,
    Add3_out1_1,
    Add3_out1_2,
    Add4_out1_1,
    Add4_out1_2,
    Product_out1_3,
    Product_out1_4,
    Add3_out1_3,
    Add3_out1_4,
    Add4_out1_3,
    Add4_out1_4,
    Product_out1_5,
    Product_out1_6,
    Add3_out1_5,
    Add3_out1_6,
    Add4_out1_5,
    Add4_out1_6,
    \multiOutDelay13_reg_reg[1][24] ,
    \multiOutDelay12_reg_reg[1][24] ,
    \multiOutDelay11_reg_reg[1][24] ,
    \multiOutDelay23_reg_reg[1][24] ,
    \multiOutDelay22_reg_reg[1][24] ,
    \multiOutDelay21_reg_reg[1][24] ,
    \multiOutDelay33_reg_reg[1][24] ,
    \multiOutDelay32_reg_reg[1][24] ,
    \multiOutDelay31_reg_reg[1][24] ,
    Product_out1_7,
    Add4_out1_7,
    Add3_out1_7,
    Product_out1_8,
    Add4_out1_8,
    Add3_out1_8,
    Product_out1_9,
    Add4_out1_9,
    Add3_out1_9,
    Product_out1_10,
    Add4_out1_10,
    Add3_out1_10,
    \In1Reg_reg[7]_0 );
  output hEnd_reg_reg_c_5;
  output hEnd_reg_reg_c_6;
  output \vStart_reg_reg[7] ;
  output Color_Space_Converter_out2_valid;
  output validOut_1_reg_rep;
  output validOut_1_reg_rep__0;
  output validOut_1_reg_rep__1;
  output validOut_1_reg_rep__2;
  output [7:0]Q;
  output [7:0]\Cb_1_reg[7] ;
  output [7:0]\Cr_1_reg[7] ;
  output [7:0]A;
  output [0:0]\Y_1_reg[7] ;
  output [7:0]\Cr_1_reg[7]_0 ;
  output [0:0]\Cr_1_reg[7]_1 ;
  output [7:0]\Cb_1_reg[7]_0 ;
  output [0:0]\Cb_1_reg[7]_1 ;
  output [7:0]\Y_1_reg[7]_0 ;
  output [0:0]\Y_1_reg[7]_1 ;
  output [7:0]\Cr_1_reg[7]_2 ;
  output [0:0]\Cr_1_reg[7]_3 ;
  output [7:0]\Cb_1_reg[7]_2 ;
  output [0:0]\Cb_1_reg[7]_3 ;
  output [7:0]\Y_1_reg[7]_2 ;
  output [0:0]\Y_1_reg[7]_3 ;
  output [7:0]\Cr_1_reg[7]_4 ;
  output [0:0]\Cr_1_reg[7]_5 ;
  output [7:0]\Cb_1_reg[7]_4 ;
  output [0:0]\Cb_1_reg[7]_5 ;
  output [7:0]\Y_1_reg[7]_4 ;
  output [0:0]\Y_1_reg[7]_5 ;
  output [7:0]\Cr_1_reg[7]_6 ;
  output [0:0]\Cr_1_reg[7]_7 ;
  output [7:0]\Cb_1_reg[7]_6 ;
  output [0:0]\Cb_1_reg[7]_7 ;
  input [0:0]E;
  input IPCORE_CLK;
  input reset_out;
  input top_user_ctrl_valid_1;
  input top_user_ctrl_vStart_1;
  input [7:0]Product_out1;
  input [7:0]Product_out1_0;
  input [7:0]Add3_out1;
  input [7:0]Add3_out1_0;
  input [7:0]Add4_out1;
  input [7:0]Add4_out1_0;
  input [7:0]Product_out1_1;
  input [7:0]Product_out1_2;
  input [7:0]Add3_out1_1;
  input [7:0]Add3_out1_2;
  input [7:0]Add4_out1_1;
  input [7:0]Add4_out1_2;
  input [7:0]Product_out1_3;
  input [7:0]Product_out1_4;
  input [7:0]Add3_out1_3;
  input [7:0]Add3_out1_4;
  input [7:0]Add4_out1_3;
  input [7:0]Add4_out1_4;
  input [7:0]Product_out1_5;
  input [7:0]Product_out1_6;
  input [7:0]Add3_out1_5;
  input [7:0]Add3_out1_6;
  input [7:0]Add4_out1_5;
  input [7:0]Add4_out1_6;
  input \multiOutDelay13_reg_reg[1][24] ;
  input \multiOutDelay12_reg_reg[1][24] ;
  input \multiOutDelay11_reg_reg[1][24] ;
  input \multiOutDelay23_reg_reg[1][24] ;
  input \multiOutDelay22_reg_reg[1][24] ;
  input \multiOutDelay21_reg_reg[1][24] ;
  input \multiOutDelay33_reg_reg[1][24] ;
  input \multiOutDelay32_reg_reg[1][24] ;
  input \multiOutDelay31_reg_reg[1][24] ;
  input [0:0]Product_out1_7;
  input [0:0]Add4_out1_7;
  input [0:0]Add3_out1_7;
  input [0:0]Product_out1_8;
  input [0:0]Add4_out1_8;
  input [0:0]Add3_out1_8;
  input [0:0]Product_out1_9;
  input [0:0]Add4_out1_9;
  input [0:0]Add3_out1_9;
  input [0:0]Product_out1_10;
  input [0:0]Add4_out1_10;
  input [0:0]Add3_out1_10;
  input [23:0]\In1Reg_reg[7]_0 ;

  wire [7:0]A;
  wire [7:0]Add3_out1;
  wire [7:0]Add3_out1_0;
  wire [7:0]Add3_out1_1;
  wire [0:0]Add3_out1_10;
  wire [7:0]Add3_out1_2;
  wire [7:0]Add3_out1_3;
  wire [7:0]Add3_out1_4;
  wire [7:0]Add3_out1_5;
  wire [7:0]Add3_out1_6;
  wire [0:0]Add3_out1_7;
  wire [0:0]Add3_out1_8;
  wire [0:0]Add3_out1_9;
  wire [7:0]Add4_out1;
  wire [7:0]Add4_out1_0;
  wire [7:0]Add4_out1_1;
  wire [0:0]Add4_out1_10;
  wire [7:0]Add4_out1_2;
  wire [7:0]Add4_out1_3;
  wire [7:0]Add4_out1_4;
  wire [7:0]Add4_out1_5;
  wire [7:0]Add4_out1_6;
  wire [0:0]Add4_out1_7;
  wire [0:0]Add4_out1_8;
  wire [0:0]Add4_out1_9;
  wire [7:0]\Cb_1_reg[7] ;
  wire [7:0]\Cb_1_reg[7]_0 ;
  wire [0:0]\Cb_1_reg[7]_1 ;
  wire [7:0]\Cb_1_reg[7]_2 ;
  wire [0:0]\Cb_1_reg[7]_3 ;
  wire [7:0]\Cb_1_reg[7]_4 ;
  wire [0:0]\Cb_1_reg[7]_5 ;
  wire [7:0]\Cb_1_reg[7]_6 ;
  wire [0:0]\Cb_1_reg[7]_7 ;
  wire Color_Space_Converter_out2_valid;
  wire [7:0]\Cr_1_reg[7] ;
  wire [7:0]\Cr_1_reg[7]_0 ;
  wire [0:0]\Cr_1_reg[7]_1 ;
  wire [7:0]\Cr_1_reg[7]_2 ;
  wire [0:0]\Cr_1_reg[7]_3 ;
  wire [7:0]\Cr_1_reg[7]_4 ;
  wire [0:0]\Cr_1_reg[7]_5 ;
  wire [7:0]\Cr_1_reg[7]_6 ;
  wire [0:0]\Cr_1_reg[7]_7 ;
  wire [0:0]E;
  wire IPCORE_CLK;
  wire [7:0]In1Reg;
  wire [23:0]\In1Reg_reg[7]_0 ;
  wire [7:0]In2Reg;
  wire [7:0]In3Reg;
  wire [7:0]Product_out1;
  wire [7:0]Product_out1_0;
  wire [7:0]Product_out1_1;
  wire [0:0]Product_out1_10;
  wire [7:0]Product_out1_2;
  wire [7:0]Product_out1_3;
  wire [7:0]Product_out1_4;
  wire [7:0]Product_out1_5;
  wire [7:0]Product_out1_6;
  wire [0:0]Product_out1_7;
  wire [0:0]Product_out1_8;
  wire [0:0]Product_out1_9;
  wire [7:0]Q;
  wire [0:0]\Y_1_reg[7] ;
  wire [7:0]\Y_1_reg[7]_0 ;
  wire [0:0]\Y_1_reg[7]_1 ;
  wire [7:0]\Y_1_reg[7]_2 ;
  wire [0:0]\Y_1_reg[7]_3 ;
  wire [7:0]\Y_1_reg[7]_4 ;
  wire [0:0]\Y_1_reg[7]_5 ;
  wire hEndInReg_reg_c_n_0;
  wire hEnd_reg_reg_c_5;
  wire hEnd_reg_reg_c_6;
  wire \multiOutDelay11_reg_reg[1][24] ;
  wire \multiOutDelay12_reg_reg[1][24] ;
  wire \multiOutDelay13_reg_reg[1][24] ;
  wire \multiOutDelay21_reg_reg[1][24] ;
  wire \multiOutDelay22_reg_reg[1][24] ;
  wire \multiOutDelay23_reg_reg[1][24] ;
  wire \multiOutDelay31_reg_reg[1][24] ;
  wire \multiOutDelay32_reg_reg[1][24] ;
  wire \multiOutDelay33_reg_reg[1][24] ;
  wire reset_out;
  wire top_user_ctrl_vStart_1;
  wire top_user_ctrl_valid_1;
  wire \vStart_reg_reg[7] ;
  wire validOut_1_reg_rep;
  wire validOut_1_reg_rep__0;
  wire validOut_1_reg_rep__1;
  wire validOut_1_reg_rep__2;

  FDCE \In1Reg_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [16]),
        .Q(In1Reg[0]));
  FDCE \In1Reg_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [17]),
        .Q(In1Reg[1]));
  FDCE \In1Reg_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [18]),
        .Q(In1Reg[2]));
  FDCE \In1Reg_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [19]),
        .Q(In1Reg[3]));
  FDCE \In1Reg_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [20]),
        .Q(In1Reg[4]));
  FDCE \In1Reg_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [21]),
        .Q(In1Reg[5]));
  FDCE \In1Reg_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [22]),
        .Q(In1Reg[6]));
  FDCE \In1Reg_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [23]),
        .Q(In1Reg[7]));
  FDCE \In2Reg_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [8]),
        .Q(In2Reg[0]));
  FDCE \In2Reg_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [9]),
        .Q(In2Reg[1]));
  FDCE \In2Reg_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [10]),
        .Q(In2Reg[2]));
  FDCE \In2Reg_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [11]),
        .Q(In2Reg[3]));
  FDCE \In2Reg_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [12]),
        .Q(In2Reg[4]));
  FDCE \In2Reg_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [13]),
        .Q(In2Reg[5]));
  FDCE \In2Reg_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [14]),
        .Q(In2Reg[6]));
  FDCE \In2Reg_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [15]),
        .Q(In2Reg[7]));
  FDCE \In3Reg_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [0]),
        .Q(In3Reg[0]));
  FDCE \In3Reg_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [1]),
        .Q(In3Reg[1]));
  FDCE \In3Reg_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [2]),
        .Q(In3Reg[2]));
  FDCE \In3Reg_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [3]),
        .Q(In3Reg[3]));
  FDCE \In3Reg_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [4]),
        .Q(In3Reg[4]));
  FDCE \In3Reg_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [5]),
        .Q(In3Reg[5]));
  FDCE \In3Reg_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [6]),
        .Q(In3Reg[6]));
  FDCE \In3Reg_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [7]),
        .Q(In3Reg[7]));
  FDCE hEndInReg_reg_c
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(1'b1),
        .Q(hEndInReg_reg_c_n_0));
  system_Segmentat_ip_0_0_Segmentat_ip_src_RGB2YCbCrCore u_rgb2ycbcrNet_inst
       (.A(A),
        .Add3_out1(Add3_out1),
        .Add3_out1_0(Add3_out1_0),
        .Add3_out1_1(Add3_out1_1),
        .Add3_out1_10(Add3_out1_10),
        .Add3_out1_2(Add3_out1_2),
        .Add3_out1_3(Add3_out1_3),
        .Add3_out1_4(Add3_out1_4),
        .Add3_out1_5(Add3_out1_5),
        .Add3_out1_6(Add3_out1_6),
        .Add3_out1_7(Add3_out1_7),
        .Add3_out1_8(Add3_out1_8),
        .Add3_out1_9(Add3_out1_9),
        .Add4_out1(Add4_out1),
        .Add4_out1_0(Add4_out1_0),
        .Add4_out1_1(Add4_out1_1),
        .Add4_out1_10(Add4_out1_10),
        .Add4_out1_2(Add4_out1_2),
        .Add4_out1_3(Add4_out1_3),
        .Add4_out1_4(Add4_out1_4),
        .Add4_out1_5(Add4_out1_5),
        .Add4_out1_6(Add4_out1_6),
        .Add4_out1_7(Add4_out1_7),
        .Add4_out1_8(Add4_out1_8),
        .Add4_out1_9(Add4_out1_9),
        .\Cb_1_reg[7]_0 (\Cb_1_reg[7] ),
        .\Cb_1_reg[7]_1 (\Cb_1_reg[7]_0 ),
        .\Cb_1_reg[7]_2 (\Cb_1_reg[7]_1 ),
        .\Cb_1_reg[7]_3 (\Cb_1_reg[7]_2 ),
        .\Cb_1_reg[7]_4 (\Cb_1_reg[7]_3 ),
        .\Cb_1_reg[7]_5 (\Cb_1_reg[7]_4 ),
        .\Cb_1_reg[7]_6 (\Cb_1_reg[7]_5 ),
        .\Cb_1_reg[7]_7 (\Cb_1_reg[7]_6 ),
        .\Cb_1_reg[7]_8 (\Cb_1_reg[7]_7 ),
        .Color_Space_Converter_out2_valid(Color_Space_Converter_out2_valid),
        .\Cr_1_reg[7]_0 (\Cr_1_reg[7] ),
        .\Cr_1_reg[7]_1 (\Cr_1_reg[7]_0 ),
        .\Cr_1_reg[7]_2 (\Cr_1_reg[7]_1 ),
        .\Cr_1_reg[7]_3 (\Cr_1_reg[7]_2 ),
        .\Cr_1_reg[7]_4 (\Cr_1_reg[7]_3 ),
        .\Cr_1_reg[7]_5 (\Cr_1_reg[7]_4 ),
        .\Cr_1_reg[7]_6 (\Cr_1_reg[7]_5 ),
        .\Cr_1_reg[7]_7 (\Cr_1_reg[7]_6 ),
        .\Cr_1_reg[7]_8 (\Cr_1_reg[7]_7 ),
        .E(E),
        .IPCORE_CLK(IPCORE_CLK),
        .Product_out1(Product_out1),
        .Product_out1_0(Product_out1_0),
        .Product_out1_1(Product_out1_1),
        .Product_out1_10(Product_out1_10),
        .Product_out1_2(Product_out1_2),
        .Product_out1_3(Product_out1_3),
        .Product_out1_4(Product_out1_4),
        .Product_out1_5(Product_out1_5),
        .Product_out1_6(Product_out1_6),
        .Product_out1_7(Product_out1_7),
        .Product_out1_8(Product_out1_8),
        .Product_out1_9(Product_out1_9),
        .Q(Q),
        .\Y_1_reg[7]_0 (\Y_1_reg[7] ),
        .\Y_1_reg[7]_1 (\Y_1_reg[7]_0 ),
        .\Y_1_reg[7]_2 (\Y_1_reg[7]_1 ),
        .\Y_1_reg[7]_3 (\Y_1_reg[7]_2 ),
        .\Y_1_reg[7]_4 (\Y_1_reg[7]_3 ),
        .\Y_1_reg[7]_5 (\Y_1_reg[7]_4 ),
        .\Y_1_reg[7]_6 (\Y_1_reg[7]_5 ),
        .hEnd_reg_reg_c_5_0(hEnd_reg_reg_c_5),
        .hEnd_reg_reg_c_6_0(hEnd_reg_reg_c_6),
        .hEnd_reg_reg_c_7(hEndInReg_reg_c_n_0),
        .\multiInDelay11_reg_reg[0][7]_0 (In1Reg),
        .\multiInDelay12_reg_reg[0][7]_0 (In2Reg),
        .\multiInDelay13_reg_reg[0][7]_0 (In3Reg),
        .\multiOutDelay11_reg_reg[1][24]_0 (\multiOutDelay11_reg_reg[1][24] ),
        .\multiOutDelay12_reg_reg[1][24]_0 (\multiOutDelay12_reg_reg[1][24] ),
        .\multiOutDelay13_reg_reg[1][24]_0 (\multiOutDelay13_reg_reg[1][24] ),
        .\multiOutDelay21_reg_reg[1][24]_0 (\multiOutDelay21_reg_reg[1][24] ),
        .\multiOutDelay22_reg_reg[1][24]_0 (\multiOutDelay22_reg_reg[1][24] ),
        .\multiOutDelay23_reg_reg[1][24]_0 (\multiOutDelay23_reg_reg[1][24] ),
        .\multiOutDelay31_reg_reg[1][24]_0 (\multiOutDelay31_reg_reg[1][24] ),
        .\multiOutDelay32_reg_reg[1][24]_0 (\multiOutDelay32_reg_reg[1][24] ),
        .\multiOutDelay33_reg_reg[1][24]_0 (\multiOutDelay33_reg_reg[1][24] ),
        .reset_out(reset_out),
        .top_user_ctrl_vStart_1(top_user_ctrl_vStart_1),
        .top_user_ctrl_valid_1(top_user_ctrl_valid_1),
        .\vStart_reg_reg[7]_0 (\vStart_reg_reg[7] ),
        .validOut_1_reg_rep_0(validOut_1_reg_rep),
        .validOut_1_reg_rep__0_0(validOut_1_reg_rep__0),
        .validOut_1_reg_rep__1_0(validOut_1_reg_rep__1),
        .validOut_1_reg_rep__2_0(validOut_1_reg_rep__2));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_src_Color_Space_Converter1" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_src_Color_Space_Converter1
   (user_ctrl_hEnd,
    user_ctrl_vStart,
    ctrlOut_valid,
    user_pixel,
    E,
    hEndInReg_reg_c_0,
    IPCORE_CLK,
    reset_out,
    Color_Space_Converter_out2_valid,
    \intdelay_reg_reg[6] ,
    top_user_ctrl_hEnd_1,
    \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6 ,
    \multiOutDelay13_reg_reg[1][0] ,
    \multiOutDelay11_reg_reg[1][0] ,
    \multiOutDelay32_reg_reg[1][0] ,
    \multiOutDelay23_reg_reg[1][0] ,
    \multiOutDelay22_reg_reg[1][0] ,
    D,
    \In1Reg_reg[7]_0 ,
    \In2Reg_reg[7]_0 );
  output user_ctrl_hEnd;
  output user_ctrl_vStart;
  output ctrlOut_valid;
  output [23:0]user_pixel;
  input [0:0]E;
  input hEndInReg_reg_c_0;
  input IPCORE_CLK;
  input reset_out;
  input Color_Space_Converter_out2_valid;
  input \intdelay_reg_reg[6] ;
  input top_user_ctrl_hEnd_1;
  input \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6 ;
  input \multiOutDelay13_reg_reg[1][0] ;
  input \multiOutDelay11_reg_reg[1][0] ;
  input \multiOutDelay32_reg_reg[1][0] ;
  input \multiOutDelay23_reg_reg[1][0] ;
  input \multiOutDelay22_reg_reg[1][0] ;
  input [7:0]D;
  input [7:0]\In1Reg_reg[7]_0 ;
  input [7:0]\In2Reg_reg[7]_0 ;

  wire Color_Space_Converter_out2_valid;
  wire [7:0]D;
  wire [0:0]E;
  wire IPCORE_CLK;
  wire [7:0]\In1Reg_reg[7]_0 ;
  wire \In1Reg_reg_n_0_[0] ;
  wire \In1Reg_reg_n_0_[1] ;
  wire \In1Reg_reg_n_0_[2] ;
  wire \In1Reg_reg_n_0_[3] ;
  wire \In1Reg_reg_n_0_[4] ;
  wire [7:0]\In2Reg_reg[7]_0 ;
  wire \In2Reg_reg_n_0_[0] ;
  wire \In2Reg_reg_n_0_[1] ;
  wire \In2Reg_reg_n_0_[2] ;
  wire \In2Reg_reg_n_0_[3] ;
  wire \In2Reg_reg_n_0_[4] ;
  wire \In3Reg_reg_n_0_[0] ;
  wire \In3Reg_reg_n_0_[1] ;
  wire \In3Reg_reg_n_0_[2] ;
  wire \In3Reg_reg_n_0_[3] ;
  wire \In3Reg_reg_n_0_[4] ;
  wire [7:5]SwitchOut21;
  wire [7:5]SwitchOut22;
  wire [7:5]SwitchOut23;
  wire ctrlOut_valid;
  wire hEndInReg_reg_c_0;
  wire hEndInReg_reg_c_n_0;
  wire \intdelay_reg_reg[6] ;
  wire \multiOutDelay11_reg_reg[1][0] ;
  wire \multiOutDelay13_reg_reg[1][0] ;
  wire \multiOutDelay22_reg_reg[1][0] ;
  wire \multiOutDelay23_reg_reg[1][0] ;
  wire \multiOutDelay32_reg_reg[1][0] ;
  wire reset_out;
  wire top_user_ctrl_hEnd_1;
  wire user_ctrl_hEnd;
  wire user_ctrl_vStart;
  wire [23:0]user_pixel;
  wire \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6 ;

  FDCE \In1Reg_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [0]),
        .Q(\In1Reg_reg_n_0_[0] ));
  FDCE \In1Reg_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [1]),
        .Q(\In1Reg_reg_n_0_[1] ));
  FDCE \In1Reg_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [2]),
        .Q(\In1Reg_reg_n_0_[2] ));
  FDCE \In1Reg_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [3]),
        .Q(\In1Reg_reg_n_0_[3] ));
  FDCE \In1Reg_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [4]),
        .Q(\In1Reg_reg_n_0_[4] ));
  FDCE \In1Reg_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [5]),
        .Q(SwitchOut21[5]));
  FDCE \In1Reg_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [6]),
        .Q(SwitchOut21[6]));
  FDCE \In1Reg_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [7]),
        .Q(SwitchOut21[7]));
  FDCE \In2Reg_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In2Reg_reg[7]_0 [0]),
        .Q(\In2Reg_reg_n_0_[0] ));
  FDCE \In2Reg_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In2Reg_reg[7]_0 [1]),
        .Q(\In2Reg_reg_n_0_[1] ));
  FDCE \In2Reg_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In2Reg_reg[7]_0 [2]),
        .Q(\In2Reg_reg_n_0_[2] ));
  FDCE \In2Reg_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In2Reg_reg[7]_0 [3]),
        .Q(\In2Reg_reg_n_0_[3] ));
  FDCE \In2Reg_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In2Reg_reg[7]_0 [4]),
        .Q(\In2Reg_reg_n_0_[4] ));
  FDCE \In2Reg_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In2Reg_reg[7]_0 [5]),
        .Q(SwitchOut22[5]));
  FDCE \In2Reg_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In2Reg_reg[7]_0 [6]),
        .Q(SwitchOut22[6]));
  FDCE \In2Reg_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In2Reg_reg[7]_0 [7]),
        .Q(SwitchOut22[7]));
  FDCE \In3Reg_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[0]),
        .Q(\In3Reg_reg_n_0_[0] ));
  FDCE \In3Reg_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[1]),
        .Q(\In3Reg_reg_n_0_[1] ));
  FDCE \In3Reg_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[2]),
        .Q(\In3Reg_reg_n_0_[2] ));
  FDCE \In3Reg_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[3]),
        .Q(\In3Reg_reg_n_0_[3] ));
  FDCE \In3Reg_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[4]),
        .Q(\In3Reg_reg_n_0_[4] ));
  FDCE \In3Reg_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[5]),
        .Q(SwitchOut23[5]));
  FDCE \In3Reg_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[6]),
        .Q(SwitchOut23[6]));
  FDCE \In3Reg_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(D[7]),
        .Q(SwitchOut23[7]));
  FDCE hEndInReg_reg_c
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hEndInReg_reg_c_0),
        .Q(hEndInReg_reg_c_n_0));
  system_Segmentat_ip_0_0_Segmentat_ip_src_YCBCR2RGB u_ycbcr2rgbNet_inst
       (.Color_Space_Converter_out2_valid(Color_Space_Converter_out2_valid),
        .E(E),
        .IPCORE_CLK(IPCORE_CLK),
        .\In1Reg_reg[7]_0 ({SwitchOut21,\In1Reg_reg_n_0_[4] ,\In1Reg_reg_n_0_[3] ,\In1Reg_reg_n_0_[2] ,\In1Reg_reg_n_0_[1] ,\In1Reg_reg_n_0_[0] }),
        .\In2Reg_reg[7]_0 ({SwitchOut22,\In2Reg_reg_n_0_[4] ,\In2Reg_reg_n_0_[3] ,\In2Reg_reg_n_0_[2] ,\In2Reg_reg_n_0_[1] ,\In2Reg_reg_n_0_[0] }),
        .Q({SwitchOut23,\In3Reg_reg_n_0_[4] ,\In3Reg_reg_n_0_[3] ,\In3Reg_reg_n_0_[2] ,\In3Reg_reg_n_0_[1] ,\In3Reg_reg_n_0_[0] }),
        .ctrlOut_valid(ctrlOut_valid),
        .hEndInReg_reg_c_0(hEndInReg_reg_c_n_0),
        .\intdelay_reg_reg[6] (\intdelay_reg_reg[6] ),
        .\multiOutDelay11_reg_reg[1][0] (\multiOutDelay11_reg_reg[1][0] ),
        .\multiOutDelay13_reg_reg[1][0] (\multiOutDelay13_reg_reg[1][0] ),
        .\multiOutDelay22_reg_reg[1][0] (\multiOutDelay22_reg_reg[1][0] ),
        .\multiOutDelay23_reg_reg[1][0] (\multiOutDelay23_reg_reg[1][0] ),
        .\multiOutDelay32_reg_reg[1][0] (\multiOutDelay32_reg_reg[1][0] ),
        .reset_out(reset_out),
        .top_user_ctrl_hEnd_1(top_user_ctrl_hEnd_1),
        .user_ctrl_hEnd(user_ctrl_hEnd),
        .user_ctrl_vStart(user_ctrl_vStart),
        .user_pixel(user_pixel),
        .\vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6 (\vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6 ),
        .\vStart_reg_reg[7] (hEndInReg_reg_c_0));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_src_Comparisons" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_src_Comparisons
   (CO,
    Add4_out1,
    Add4_out1_0,
    A,
    Add3_out1,
    Add4_out1_1,
    Product_out1,
    Add3_out1_0,
    Add4_out1_2,
    Product_out1_0,
    Add3_out1_1,
    Add4_out1_3,
    Product_out1_1,
    Add3_out1_2,
    Add4_out1_4);
  output [0:0]CO;
  output [0:0]Add4_out1;
  output [0:0]Add4_out1_0;
  input [17:0]A;
  input [17:0]Add3_out1;
  input [17:0]Add4_out1_1;
  input [17:0]Product_out1;
  input [17:0]Add3_out1_0;
  input [17:0]Add4_out1_2;
  input [17:0]Product_out1_0;
  input [17:0]Add3_out1_1;
  input [17:0]Add4_out1_3;
  input [17:0]Product_out1_1;
  input [17:0]Add3_out1_2;
  input [17:0]Add4_out1_4;

  wire [17:0]A;
  wire [17:0]Add3_out1;
  wire [17:0]Add3_out1_0;
  wire [17:0]Add3_out1_1;
  wire [17:0]Add3_out1_2;
  wire [0:0]Add4_out1;
  wire [0:0]Add4_out1_0;
  wire [17:0]Add4_out1_1;
  wire [17:0]Add4_out1_2;
  wire [17:0]Add4_out1_3;
  wire [17:0]Add4_out1_4;
  wire [0:0]CO;
  wire [17:0]Product_out1;
  wire [17:0]Product_out1_0;
  wire [17:0]Product_out1_1;
  wire [35:1]Switch1_out1;
  wire [37:0]Switch2_out1;
  wire u_SSE1_n_0;
  wire u_SSE1_n_1;
  wire u_SSE1_n_10;
  wire u_SSE1_n_11;
  wire u_SSE1_n_12;
  wire u_SSE1_n_13;
  wire u_SSE1_n_14;
  wire u_SSE1_n_15;
  wire u_SSE1_n_16;
  wire u_SSE1_n_17;
  wire u_SSE1_n_18;
  wire u_SSE1_n_19;
  wire u_SSE1_n_2;
  wire u_SSE1_n_20;
  wire u_SSE1_n_21;
  wire u_SSE1_n_22;
  wire u_SSE1_n_23;
  wire u_SSE1_n_24;
  wire u_SSE1_n_25;
  wire u_SSE1_n_26;
  wire u_SSE1_n_27;
  wire u_SSE1_n_28;
  wire u_SSE1_n_29;
  wire u_SSE1_n_3;
  wire u_SSE1_n_30;
  wire u_SSE1_n_31;
  wire u_SSE1_n_32;
  wire u_SSE1_n_33;
  wire u_SSE1_n_34;
  wire u_SSE1_n_35;
  wire u_SSE1_n_36;
  wire u_SSE1_n_37;
  wire u_SSE1_n_4;
  wire u_SSE1_n_5;
  wire u_SSE1_n_6;
  wire u_SSE1_n_7;
  wire u_SSE1_n_8;
  wire u_SSE1_n_9;
  wire u_SSE2_n_0;
  wire u_SSE2_n_1;
  wire u_SSE2_n_10;
  wire u_SSE2_n_11;
  wire u_SSE2_n_12;
  wire u_SSE2_n_13;
  wire u_SSE2_n_14;
  wire u_SSE2_n_15;
  wire u_SSE2_n_16;
  wire u_SSE2_n_17;
  wire u_SSE2_n_18;
  wire u_SSE2_n_19;
  wire u_SSE2_n_2;
  wire u_SSE2_n_20;
  wire u_SSE2_n_21;
  wire u_SSE2_n_22;
  wire u_SSE2_n_23;
  wire u_SSE2_n_24;
  wire u_SSE2_n_25;
  wire u_SSE2_n_26;
  wire u_SSE2_n_27;
  wire u_SSE2_n_28;
  wire u_SSE2_n_29;
  wire u_SSE2_n_3;
  wire u_SSE2_n_30;
  wire u_SSE2_n_31;
  wire u_SSE2_n_32;
  wire u_SSE2_n_33;
  wire u_SSE2_n_34;
  wire u_SSE2_n_35;
  wire u_SSE2_n_36;
  wire u_SSE2_n_37;
  wire u_SSE2_n_38;
  wire u_SSE2_n_39;
  wire u_SSE2_n_4;
  wire u_SSE2_n_40;
  wire u_SSE2_n_41;
  wire u_SSE2_n_43;
  wire u_SSE2_n_44;
  wire u_SSE2_n_45;
  wire u_SSE2_n_46;
  wire u_SSE2_n_47;
  wire u_SSE2_n_48;
  wire u_SSE2_n_49;
  wire u_SSE2_n_5;
  wire u_SSE2_n_50;
  wire u_SSE2_n_51;
  wire u_SSE2_n_52;
  wire u_SSE2_n_53;
  wire u_SSE2_n_54;
  wire u_SSE2_n_55;
  wire u_SSE2_n_56;
  wire u_SSE2_n_6;
  wire u_SSE2_n_7;
  wire u_SSE2_n_8;
  wire u_SSE2_n_9;
  wire u_SSE3_n_0;
  wire u_SSE3_n_1;
  wire u_SSE3_n_10;
  wire u_SSE3_n_11;
  wire u_SSE3_n_12;
  wire u_SSE3_n_13;
  wire u_SSE3_n_14;
  wire u_SSE3_n_15;
  wire u_SSE3_n_16;
  wire u_SSE3_n_17;
  wire u_SSE3_n_18;
  wire u_SSE3_n_19;
  wire u_SSE3_n_2;
  wire u_SSE3_n_20;
  wire u_SSE3_n_21;
  wire u_SSE3_n_22;
  wire u_SSE3_n_23;
  wire u_SSE3_n_24;
  wire u_SSE3_n_25;
  wire u_SSE3_n_26;
  wire u_SSE3_n_27;
  wire u_SSE3_n_28;
  wire u_SSE3_n_29;
  wire u_SSE3_n_3;
  wire u_SSE3_n_30;
  wire u_SSE3_n_31;
  wire u_SSE3_n_32;
  wire u_SSE3_n_33;
  wire u_SSE3_n_34;
  wire u_SSE3_n_35;
  wire u_SSE3_n_36;
  wire u_SSE3_n_37;
  wire u_SSE3_n_38;
  wire u_SSE3_n_4;
  wire u_SSE3_n_5;
  wire u_SSE3_n_6;
  wire u_SSE3_n_7;
  wire u_SSE3_n_8;
  wire u_SSE3_n_9;
  wire u_SSE4_n_0;
  wire u_SSE4_n_1;
  wire u_SSE4_n_10;
  wire u_SSE4_n_11;
  wire u_SSE4_n_12;
  wire u_SSE4_n_13;
  wire u_SSE4_n_14;
  wire u_SSE4_n_15;
  wire u_SSE4_n_16;
  wire u_SSE4_n_17;
  wire u_SSE4_n_18;
  wire u_SSE4_n_19;
  wire u_SSE4_n_2;
  wire u_SSE4_n_20;
  wire u_SSE4_n_21;
  wire u_SSE4_n_22;
  wire u_SSE4_n_23;
  wire u_SSE4_n_24;
  wire u_SSE4_n_25;
  wire u_SSE4_n_26;
  wire u_SSE4_n_27;
  wire u_SSE4_n_28;
  wire u_SSE4_n_29;
  wire u_SSE4_n_3;
  wire u_SSE4_n_30;
  wire u_SSE4_n_31;
  wire u_SSE4_n_32;
  wire u_SSE4_n_33;
  wire u_SSE4_n_34;
  wire u_SSE4_n_35;
  wire u_SSE4_n_36;
  wire u_SSE4_n_37;
  wire u_SSE4_n_39;
  wire u_SSE4_n_4;
  wire u_SSE4_n_5;
  wire u_SSE4_n_6;
  wire u_SSE4_n_7;
  wire u_SSE4_n_8;
  wire u_SSE4_n_9;

  system_Segmentat_ip_0_0_Segmentat_ip_src_SSE1 u_SSE1
       (.A(A),
        .Add3_out1_0(Add3_out1),
        .Add4_out1_0(Add4_out1_1),
        .CO(Add4_out1),
        .\In3Reg[7]_i_14 ({u_SSE2_n_2,u_SSE2_n_4,u_SSE2_n_6,u_SSE2_n_8,u_SSE2_n_10,u_SSE2_n_12,u_SSE2_n_14,u_SSE2_n_16,u_SSE2_n_18,u_SSE2_n_20,u_SSE2_n_22,u_SSE2_n_24,u_SSE2_n_26,u_SSE2_n_28,u_SSE2_n_30,u_SSE2_n_32,u_SSE2_n_34,u_SSE2_n_36}),
        .P({u_SSE1_n_0,u_SSE1_n_1,u_SSE1_n_2,u_SSE1_n_3,u_SSE1_n_4,u_SSE1_n_5,u_SSE1_n_6,u_SSE1_n_7,u_SSE1_n_8,u_SSE1_n_9,u_SSE1_n_10,u_SSE1_n_11,u_SSE1_n_12,u_SSE1_n_13,u_SSE1_n_14,u_SSE1_n_15,u_SSE1_n_16,u_SSE1_n_17,u_SSE1_n_18,u_SSE1_n_19,u_SSE1_n_20,u_SSE1_n_21,u_SSE1_n_22,u_SSE1_n_23,u_SSE1_n_24,u_SSE1_n_25,u_SSE1_n_26,u_SSE1_n_27,u_SSE1_n_28,u_SSE1_n_29,u_SSE1_n_30,u_SSE1_n_31,u_SSE1_n_32,u_SSE1_n_33,u_SSE1_n_34,u_SSE1_n_35,u_SSE1_n_36,u_SSE1_n_37}),
        .Switch1_out1({Switch1_out1[35],Switch1_out1[33],Switch1_out1[31],Switch1_out1[29],Switch1_out1[27],Switch1_out1[25],Switch1_out1[23],Switch1_out1[21],Switch1_out1[19],Switch1_out1[17],Switch1_out1[15],Switch1_out1[13],Switch1_out1[11],Switch1_out1[9],Switch1_out1[7],Switch1_out1[5],Switch1_out1[3],Switch1_out1[1]}));
  system_Segmentat_ip_0_0_Segmentat_ip_src_SSE2 u_SSE2
       (.Add3_out1_0(Add3_out1_0),
        .Add4_out1_0({u_SSE2_n_43,u_SSE2_n_44,u_SSE2_n_45,u_SSE2_n_46}),
        .Add4_out1_1({u_SSE2_n_47,u_SSE2_n_48,u_SSE2_n_49,u_SSE2_n_50}),
        .Add4_out1_2({u_SSE2_n_51,u_SSE2_n_52,u_SSE2_n_53,u_SSE2_n_54}),
        .Add4_out1_3({u_SSE2_n_55,u_SSE2_n_56}),
        .Add4_out1_4(Add4_out1_2),
        .CO(Add4_out1),
        .\Delay_reg_reg[0][17]_i_8_0 ({u_SSE1_n_0,u_SSE1_n_1,u_SSE1_n_2,u_SSE1_n_3,u_SSE1_n_4,u_SSE1_n_5,u_SSE1_n_6,u_SSE1_n_7,u_SSE1_n_8,u_SSE1_n_9,u_SSE1_n_10,u_SSE1_n_11,u_SSE1_n_12,u_SSE1_n_13,u_SSE1_n_14,u_SSE1_n_15,u_SSE1_n_16,u_SSE1_n_17,u_SSE1_n_18,u_SSE1_n_19,u_SSE1_n_20,u_SSE1_n_21,u_SSE1_n_22,u_SSE1_n_23,u_SSE1_n_24,u_SSE1_n_25,u_SSE1_n_26,u_SSE1_n_27,u_SSE1_n_28,u_SSE1_n_29,u_SSE1_n_30,u_SSE1_n_31,u_SSE1_n_32,u_SSE1_n_33,u_SSE1_n_34,u_SSE1_n_35,u_SSE1_n_36,u_SSE1_n_37}),
        .\In3Reg[7]_i_17_0 ({u_SSE4_n_2,u_SSE4_n_4,u_SSE4_n_6,u_SSE4_n_8,u_SSE4_n_10,u_SSE4_n_12,u_SSE4_n_14,u_SSE4_n_16,u_SSE4_n_18,u_SSE4_n_20,u_SSE4_n_22,u_SSE4_n_24,u_SSE4_n_26,u_SSE4_n_28,u_SSE4_n_30,u_SSE4_n_32,u_SSE4_n_34,u_SSE4_n_36}),
        .\In3Reg[7]_i_17_1 ({u_SSE3_n_2,u_SSE3_n_4,u_SSE3_n_6,u_SSE3_n_8,u_SSE3_n_10,u_SSE3_n_12,u_SSE3_n_14,u_SSE3_n_16,u_SSE3_n_18,u_SSE3_n_20,u_SSE3_n_22,u_SSE3_n_24,u_SSE3_n_26,u_SSE3_n_28,u_SSE3_n_30,u_SSE3_n_32,u_SSE3_n_34,u_SSE3_n_36}),
        .\In3Reg[7]_i_97_0 (CO),
        .P({u_SSE2_n_0,u_SSE2_n_1,u_SSE2_n_2,u_SSE2_n_3,u_SSE2_n_4,u_SSE2_n_5,u_SSE2_n_6,u_SSE2_n_7,u_SSE2_n_8,u_SSE2_n_9,u_SSE2_n_10,u_SSE2_n_11,u_SSE2_n_12,u_SSE2_n_13,u_SSE2_n_14,u_SSE2_n_15,u_SSE2_n_16,u_SSE2_n_17,u_SSE2_n_18,u_SSE2_n_19,u_SSE2_n_20,u_SSE2_n_21,u_SSE2_n_22,u_SSE2_n_23,u_SSE2_n_24,u_SSE2_n_25,u_SSE2_n_26,u_SSE2_n_27,u_SSE2_n_28,u_SSE2_n_29,u_SSE2_n_30,u_SSE2_n_31,u_SSE2_n_32,u_SSE2_n_33,u_SSE2_n_34,u_SSE2_n_35,u_SSE2_n_36,u_SSE2_n_37}),
        .Product_out1_0(Product_out1),
        .S({u_SSE2_n_38,u_SSE2_n_39,u_SSE2_n_40,u_SSE2_n_41}),
        .Switch2_out1({Switch2_out1[34],Switch2_out1[32],Switch2_out1[30],Switch2_out1[28],Switch2_out1[26],Switch2_out1[24],Switch2_out1[22],Switch2_out1[20],Switch2_out1[18],Switch2_out1[16],Switch2_out1[14],Switch2_out1[12],Switch2_out1[10],Switch2_out1[8],Switch2_out1[6],Switch2_out1[4],Switch2_out1[2],Switch2_out1[0]}));
  system_Segmentat_ip_0_0_Segmentat_ip_src_SSE3 u_SSE3
       (.Add3_out1_0(Add3_out1_1),
        .Add4_out1_0({Switch2_out1[37],Switch2_out1[34],Switch2_out1[32],Switch2_out1[30],Switch2_out1[28],Switch2_out1[26],Switch2_out1[24],Switch2_out1[22],Switch2_out1[20],Switch2_out1[18],Switch2_out1[16],Switch2_out1[14],Switch2_out1[12],Switch2_out1[10],Switch2_out1[8],Switch2_out1[6],Switch2_out1[4],Switch2_out1[2],Switch2_out1[0]}),
        .Add4_out1_1(Add4_out1_3),
        .CO(Add4_out1),
        .\In3Reg[7]_i_13 ({u_SSE4_n_0,u_SSE4_n_1,u_SSE4_n_3,u_SSE4_n_5,u_SSE4_n_7,u_SSE4_n_9,u_SSE4_n_11,u_SSE4_n_13,u_SSE4_n_15,u_SSE4_n_17,u_SSE4_n_19,u_SSE4_n_21,u_SSE4_n_23,u_SSE4_n_25,u_SSE4_n_27,u_SSE4_n_29,u_SSE4_n_31,u_SSE4_n_33,u_SSE4_n_35,u_SSE4_n_37}),
        .\In3Reg[7]_i_97 (CO),
        .\In3Reg_reg[7]_i_6 (u_SSE1_n_1),
        .\In3Reg_reg[7]_i_6_0 (u_SSE2_n_1),
        .\In3Reg_reg[7]_i_6_1 (u_SSE4_n_39),
        .P({u_SSE3_n_0,u_SSE3_n_1,u_SSE3_n_2,u_SSE3_n_3,u_SSE3_n_4,u_SSE3_n_5,u_SSE3_n_6,u_SSE3_n_7,u_SSE3_n_8,u_SSE3_n_9,u_SSE3_n_10,u_SSE3_n_11,u_SSE3_n_12,u_SSE3_n_13,u_SSE3_n_14,u_SSE3_n_15,u_SSE3_n_16,u_SSE3_n_17,u_SSE3_n_18,u_SSE3_n_19,u_SSE3_n_20,u_SSE3_n_21,u_SSE3_n_22,u_SSE3_n_23,u_SSE3_n_24,u_SSE3_n_25,u_SSE3_n_26,u_SSE3_n_27,u_SSE3_n_28,u_SSE3_n_29,u_SSE3_n_30,u_SSE3_n_31,u_SSE3_n_32,u_SSE3_n_33,u_SSE3_n_34,u_SSE3_n_35,u_SSE3_n_36,u_SSE3_n_37}),
        .Product_out1_0(Product_out1_0),
        .S(u_SSE3_n_38));
  system_Segmentat_ip_0_0_Segmentat_ip_src_SSE4 u_SSE4
       (.Add3_out1_0(Add3_out1_2),
        .Add4_out1_0(CO),
        .Add4_out1_1(u_SSE4_n_39),
        .Add4_out1_2(Add4_out1_0),
        .Add4_out1_3(Add4_out1_4),
        .CO(Add4_out1),
        .\In3Reg[7]_i_16 ({u_SSE3_n_0,u_SSE3_n_1,u_SSE3_n_2,u_SSE3_n_3,u_SSE3_n_4,u_SSE3_n_5,u_SSE3_n_6,u_SSE3_n_7,u_SSE3_n_8,u_SSE3_n_9,u_SSE3_n_10,u_SSE3_n_11,u_SSE3_n_12,u_SSE3_n_13,u_SSE3_n_14,u_SSE3_n_15,u_SSE3_n_16,u_SSE3_n_17,u_SSE3_n_18,u_SSE3_n_19,u_SSE3_n_20,u_SSE3_n_21,u_SSE3_n_22,u_SSE3_n_23,u_SSE3_n_24,u_SSE3_n_25,u_SSE3_n_26,u_SSE3_n_27,u_SSE3_n_28,u_SSE3_n_29,u_SSE3_n_30,u_SSE3_n_31,u_SSE3_n_32,u_SSE3_n_33,u_SSE3_n_34,u_SSE3_n_35,u_SSE3_n_36,u_SSE3_n_37}),
        .\In3Reg[7]_i_16_0 ({u_SSE2_n_0,u_SSE2_n_1,u_SSE2_n_3,u_SSE2_n_5,u_SSE2_n_7,u_SSE2_n_9,u_SSE2_n_11,u_SSE2_n_13,u_SSE2_n_15,u_SSE2_n_17,u_SSE2_n_19,u_SSE2_n_21,u_SSE2_n_23,u_SSE2_n_25,u_SSE2_n_27,u_SSE2_n_29,u_SSE2_n_31,u_SSE2_n_33,u_SSE2_n_35,u_SSE2_n_37}),
        .\In3Reg[7]_i_16_1 ({u_SSE1_n_0,u_SSE1_n_1,u_SSE1_n_3,u_SSE1_n_5,u_SSE1_n_7,u_SSE1_n_9,u_SSE1_n_11,u_SSE1_n_13,u_SSE1_n_15,u_SSE1_n_17,u_SSE1_n_19,u_SSE1_n_21,u_SSE1_n_23,u_SSE1_n_25,u_SSE1_n_27,u_SSE1_n_29,u_SSE1_n_31,u_SSE1_n_33,u_SSE1_n_35,u_SSE1_n_37}),
        .\In3Reg_reg[7] ({u_SSE3_n_38,u_SSE2_n_55,u_SSE2_n_56}),
        .\In3Reg_reg[7]_i_12_0 ({u_SSE2_n_47,u_SSE2_n_48,u_SSE2_n_49,u_SSE2_n_50}),
        .\In3Reg_reg[7]_i_19_0 ({u_SSE2_n_43,u_SSE2_n_44,u_SSE2_n_45,u_SSE2_n_46}),
        .\In3Reg_reg[7]_i_6_0 (Switch2_out1[37]),
        .\In3Reg_reg[7]_i_6_1 ({u_SSE2_n_51,u_SSE2_n_52,u_SSE2_n_53,u_SSE2_n_54}),
        .P({u_SSE4_n_0,u_SSE4_n_1,u_SSE4_n_2,u_SSE4_n_3,u_SSE4_n_4,u_SSE4_n_5,u_SSE4_n_6,u_SSE4_n_7,u_SSE4_n_8,u_SSE4_n_9,u_SSE4_n_10,u_SSE4_n_11,u_SSE4_n_12,u_SSE4_n_13,u_SSE4_n_14,u_SSE4_n_15,u_SSE4_n_16,u_SSE4_n_17,u_SSE4_n_18,u_SSE4_n_19,u_SSE4_n_20,u_SSE4_n_21,u_SSE4_n_22,u_SSE4_n_23,u_SSE4_n_24,u_SSE4_n_25,u_SSE4_n_26,u_SSE4_n_27,u_SSE4_n_28,u_SSE4_n_29,u_SSE4_n_30,u_SSE4_n_31,u_SSE4_n_32,u_SSE4_n_33,u_SSE4_n_34,u_SSE4_n_35,u_SSE4_n_36,u_SSE4_n_37}),
        .Product_out1_0(Product_out1_1),
        .S({u_SSE2_n_38,u_SSE2_n_39,u_SSE2_n_40,u_SSE2_n_41}),
        .Switch1_out1({Switch1_out1[35],Switch1_out1[33],Switch1_out1[31],Switch1_out1[29],Switch1_out1[27],Switch1_out1[25],Switch1_out1[23],Switch1_out1[21],Switch1_out1[19],Switch1_out1[17],Switch1_out1[15],Switch1_out1[13],Switch1_out1[11],Switch1_out1[9],Switch1_out1[7],Switch1_out1[5],Switch1_out1[3],Switch1_out1[1]}));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_src_K_Means" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_src_K_Means
   (\vStart_reg_reg[7] ,
    user_ctrl_hEnd,
    user_ctrl_vStart,
    validOut_1_reg_rep,
    user_pixel,
    ctrlOut_valid,
    E,
    IPCORE_CLK,
    reset_out,
    top_user_ctrl_valid_1,
    top_user_ctrl_vStart_1,
    top_user_ctrl_hEnd_1,
    \multiOutDelay13_reg_reg[1][24] ,
    \multiOutDelay12_reg_reg[1][24] ,
    \multiOutDelay11_reg_reg[1][24] ,
    \multiOutDelay23_reg_reg[1][24] ,
    \multiOutDelay22_reg_reg[1][24] ,
    \multiOutDelay21_reg_reg[1][24] ,
    \multiOutDelay33_reg_reg[1][24] ,
    \multiOutDelay32_reg_reg[1][24] ,
    \multiOutDelay31_reg_reg[1][24] ,
    \multiOutDelay13_reg_reg[1][0] ,
    \multiOutDelay11_reg_reg[1][0] ,
    \multiOutDelay32_reg_reg[1][0] ,
    \multiOutDelay23_reg_reg[1][0] ,
    \multiOutDelay22_reg_reg[1][0] ,
    \In1Reg_reg[7] ,
    \Delay5_bypass_delay_reg[2][0] ,
    HDL_Counter_out10);
  output \vStart_reg_reg[7] ;
  output user_ctrl_hEnd;
  output user_ctrl_vStart;
  output validOut_1_reg_rep;
  output [23:0]user_pixel;
  output ctrlOut_valid;
  input [0:0]E;
  input IPCORE_CLK;
  input reset_out;
  input top_user_ctrl_valid_1;
  input top_user_ctrl_vStart_1;
  input top_user_ctrl_hEnd_1;
  input \multiOutDelay13_reg_reg[1][24] ;
  input \multiOutDelay12_reg_reg[1][24] ;
  input \multiOutDelay11_reg_reg[1][24] ;
  input \multiOutDelay23_reg_reg[1][24] ;
  input \multiOutDelay22_reg_reg[1][24] ;
  input \multiOutDelay21_reg_reg[1][24] ;
  input \multiOutDelay33_reg_reg[1][24] ;
  input \multiOutDelay32_reg_reg[1][24] ;
  input \multiOutDelay31_reg_reg[1][24] ;
  input \multiOutDelay13_reg_reg[1][0] ;
  input \multiOutDelay11_reg_reg[1][0] ;
  input \multiOutDelay32_reg_reg[1][0] ;
  input \multiOutDelay23_reg_reg[1][0] ;
  input \multiOutDelay22_reg_reg[1][0] ;
  input [23:0]\In1Reg_reg[7] ;
  input [0:0]\Delay5_bypass_delay_reg[2][0] ;
  input HDL_Counter_out10;

  wire [7:0]Color_Space_Converter_out1_0;
  wire [7:0]Color_Space_Converter_out1_1;
  wire [7:0]Color_Space_Converter_out1_2;
  wire Color_Space_Converter_out2_valid;
  wire [14:7]Comparisons_out1_0;
  wire [14:7]Comparisons_out1_1;
  wire [14:7]Comparisons_out1_2;
  wire [15:8]\Delay1_bypass_delay_reg[0]_40 ;
  wire [15:8]\Delay1_bypass_delay_reg[1]_42 ;
  wire [15:8]\Delay1_bypass_delay_reg[2]_44 ;
  wire [15:8]\Delay1_reg_reg[0]_39 ;
  wire [15:8]\Delay1_reg_reg[1]_41 ;
  wire [15:8]\Delay1_reg_reg[2]_43 ;
  wire [15:8]\Delay4_bypass_delay_reg[0]_46 ;
  wire [15:8]\Delay4_bypass_delay_reg[1]_48 ;
  wire [15:8]\Delay4_bypass_delay_reg[2]_50 ;
  wire [15:8]\Delay4_reg_reg[0]_45 ;
  wire [15:8]\Delay4_reg_reg[1]_47 ;
  wire [15:8]\Delay4_reg_reg[2]_49 ;
  wire [15:8]\Delay5_bypass_delay_reg[0]_52 ;
  wire [15:8]\Delay5_bypass_delay_reg[1]_54 ;
  wire [0:0]\Delay5_bypass_delay_reg[2][0] ;
  wire [15:8]\Delay5_bypass_delay_reg[2]_56 ;
  wire [15:8]\Delay5_reg_reg[0]_51 ;
  wire [15:8]\Delay5_reg_reg[1]_53 ;
  wire [15:8]\Delay5_reg_reg[2]_55 ;
  wire [15:8]\Delay_bypass_delay_reg[0]_34 ;
  wire [15:8]\Delay_bypass_delay_reg[1]_36 ;
  wire [15:8]\Delay_bypass_delay_reg[2]_38 ;
  wire [15:8]\Delay_reg_reg[0]_33 ;
  wire [15:8]\Delay_reg_reg[1]_35 ;
  wire [15:8]\Delay_reg_reg[2]_37 ;
  wire [0:0]E;
  wire HDL_Counter_out10;
  wire IPCORE_CLK;
  wire \In1Reg[7]_i_3_n_0 ;
  wire [23:0]\In1Reg_reg[7] ;
  wire \In2Reg[7]_i_3_n_0 ;
  wire \In3Reg[7]_i_3_n_0 ;
  wire Relational_Operator1_relop1;
  wire Relational_Operator2_relop1;
  wire Relational_Operator_relop1;
  wire [7:0]\Switch1_out1[0]_10 ;
  wire [7:0]\Switch1_out1[1]_11 ;
  wire [7:0]\Switch1_out1[2]_9 ;
  wire [15:15]\Switch3_out1[0]_12 ;
  wire [15:15]\Switch3_out1[1]_14 ;
  wire [15:15]\Switch3_out1[2]_16 ;
  wire [15:15]\Switch4_out1[0]_13 ;
  wire [15:15]\Switch4_out1[1]_15 ;
  wire [15:15]\Switch4_out1[2]_17 ;
  wire ctrlOut_valid;
  wire \multiOutDelay11_reg_reg[1][0] ;
  wire \multiOutDelay11_reg_reg[1][24] ;
  wire \multiOutDelay12_reg_reg[1][24] ;
  wire \multiOutDelay13_reg_reg[1][0] ;
  wire \multiOutDelay13_reg_reg[1][24] ;
  wire \multiOutDelay21_reg_reg[1][24] ;
  wire \multiOutDelay22_reg_reg[1][0] ;
  wire \multiOutDelay22_reg_reg[1][24] ;
  wire \multiOutDelay23_reg_reg[1][0] ;
  wire \multiOutDelay23_reg_reg[1][24] ;
  wire \multiOutDelay31_reg_reg[1][24] ;
  wire \multiOutDelay32_reg_reg[1][0] ;
  wire \multiOutDelay32_reg_reg[1][24] ;
  wire \multiOutDelay33_reg_reg[1][24] ;
  wire reset_out;
  wire top_user_ctrl_hEnd_1;
  wire top_user_ctrl_vStart_1;
  wire top_user_ctrl_valid_1;
  wire u_Clustering_n_244;
  wire u_Clustering_n_245;
  wire u_Clustering_n_246;
  wire u_Clustering_n_247;
  wire u_Clustering_n_248;
  wire u_Clustering_n_249;
  wire u_Clustering_n_250;
  wire u_Clustering_n_251;
  wire u_Clustering_n_252;
  wire u_Clustering_n_253;
  wire u_Clustering_n_254;
  wire u_Clustering_n_255;
  wire u_Clustering_n_266;
  wire u_Clustering_n_277;
  wire u_Clustering_n_278;
  wire u_Clustering_n_279;
  wire u_Clustering_n_280;
  wire u_Clustering_n_281;
  wire u_Clustering_n_282;
  wire u_Clustering_n_283;
  wire u_Clustering_n_284;
  wire u_Clustering_n_285;
  wire u_Clustering_n_286;
  wire u_Clustering_n_287;
  wire u_Clustering_n_288;
  wire u_Clustering_n_299;
  wire u_Clustering_n_310;
  wire u_Clustering_n_311;
  wire u_Clustering_n_312;
  wire u_Clustering_n_313;
  wire u_Clustering_n_314;
  wire u_Clustering_n_315;
  wire u_Clustering_n_316;
  wire u_Clustering_n_317;
  wire u_Clustering_n_318;
  wire u_Clustering_n_319;
  wire u_Clustering_n_320;
  wire u_Clustering_n_321;
  wire u_Clustering_n_332;
  wire u_Clustering_n_343;
  wire u_Clustering_n_344;
  wire u_Clustering_n_345;
  wire u_Clustering_n_346;
  wire u_Clustering_n_347;
  wire u_Clustering_n_348;
  wire u_Clustering_n_349;
  wire u_Clustering_n_350;
  wire u_Clustering_n_351;
  wire u_Clustering_n_352;
  wire u_Clustering_n_353;
  wire u_Clustering_n_354;
  wire u_Clustering_n_365;
  wire u_Color_Space_Converter_n_0;
  wire u_Color_Space_Converter_n_1;
  wire u_Color_Space_Converter_n_100;
  wire u_Color_Space_Converter_n_101;
  wire u_Color_Space_Converter_n_102;
  wire u_Color_Space_Converter_n_103;
  wire u_Color_Space_Converter_n_112;
  wire u_Color_Space_Converter_n_121;
  wire u_Color_Space_Converter_n_122;
  wire u_Color_Space_Converter_n_123;
  wire u_Color_Space_Converter_n_124;
  wire u_Color_Space_Converter_n_125;
  wire u_Color_Space_Converter_n_126;
  wire u_Color_Space_Converter_n_127;
  wire u_Color_Space_Converter_n_128;
  wire u_Color_Space_Converter_n_129;
  wire u_Color_Space_Converter_n_130;
  wire u_Color_Space_Converter_n_139;
  wire u_Color_Space_Converter_n_40;
  wire u_Color_Space_Converter_n_41;
  wire u_Color_Space_Converter_n_42;
  wire u_Color_Space_Converter_n_43;
  wire u_Color_Space_Converter_n_44;
  wire u_Color_Space_Converter_n_45;
  wire u_Color_Space_Converter_n_46;
  wire u_Color_Space_Converter_n_47;
  wire u_Color_Space_Converter_n_48;
  wire u_Color_Space_Converter_n_49;
  wire u_Color_Space_Converter_n_5;
  wire u_Color_Space_Converter_n_58;
  wire u_Color_Space_Converter_n_6;
  wire u_Color_Space_Converter_n_67;
  wire u_Color_Space_Converter_n_68;
  wire u_Color_Space_Converter_n_69;
  wire u_Color_Space_Converter_n_7;
  wire u_Color_Space_Converter_n_70;
  wire u_Color_Space_Converter_n_71;
  wire u_Color_Space_Converter_n_72;
  wire u_Color_Space_Converter_n_73;
  wire u_Color_Space_Converter_n_74;
  wire u_Color_Space_Converter_n_75;
  wire u_Color_Space_Converter_n_76;
  wire u_Color_Space_Converter_n_85;
  wire u_Color_Space_Converter_n_94;
  wire u_Color_Space_Converter_n_95;
  wire u_Color_Space_Converter_n_96;
  wire u_Color_Space_Converter_n_97;
  wire u_Color_Space_Converter_n_98;
  wire u_Color_Space_Converter_n_99;
  wire [17:0]\u_SSE1/A ;
  wire [17:0]\u_SSE1/Add_out1 ;
  wire [17:0]\u_SSE2/A ;
  wire [17:0]\u_SSE2/Add_out1 ;
  wire [17:0]\u_SSE3/A ;
  wire [17:0]\u_SSE3/Add_out1 ;
  wire [17:0]\u_SSE4/A ;
  wire [17:0]\u_SSE4/Add_out1 ;
  wire user_ctrl_hEnd;
  wire user_ctrl_vStart;
  wire [23:0]user_pixel;
  wire \vStart_reg_reg[7] ;
  wire validOut_1_reg_rep;

  LUT2 #(
    .INIT(4'h6)) 
    \In1Reg[0]_i_1 
       (.I0(Comparisons_out1_0[8]),
        .I1(Comparisons_out1_0[7]),
        .O(\Switch1_out1[0]_10 [0]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \In1Reg[5]_i_1 
       (.I0(\In1Reg[7]_i_3_n_0 ),
        .I1(Comparisons_out1_0[13]),
        .O(\Switch1_out1[0]_10 [5]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \In1Reg[6]_i_1 
       (.I0(\In1Reg[7]_i_3_n_0 ),
        .I1(Comparisons_out1_0[13]),
        .I2(Comparisons_out1_0[14]),
        .O(\Switch1_out1[0]_10 [6]));
  LUT6 #(
    .INIT(64'h7F7F7F8080807F80)) 
    \In1Reg[7]_i_1 
       (.I0(Comparisons_out1_0[13]),
        .I1(\In1Reg[7]_i_3_n_0 ),
        .I2(Comparisons_out1_0[14]),
        .I3(\Switch4_out1[0]_13 ),
        .I4(Relational_Operator2_relop1),
        .I5(\Switch3_out1[0]_12 ),
        .O(\Switch1_out1[0]_10 [7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \In1Reg[7]_i_3 
       (.I0(Comparisons_out1_0[12]),
        .I1(Comparisons_out1_0[10]),
        .I2(Comparisons_out1_0[7]),
        .I3(Comparisons_out1_0[8]),
        .I4(Comparisons_out1_0[9]),
        .I5(Comparisons_out1_0[11]),
        .O(\In1Reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \In2Reg[0]_i_1 
       (.I0(Comparisons_out1_1[8]),
        .I1(Comparisons_out1_1[7]),
        .O(\Switch1_out1[1]_11 [0]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \In2Reg[5]_i_1 
       (.I0(\In2Reg[7]_i_3_n_0 ),
        .I1(Comparisons_out1_1[13]),
        .O(\Switch1_out1[1]_11 [5]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \In2Reg[6]_i_1 
       (.I0(\In2Reg[7]_i_3_n_0 ),
        .I1(Comparisons_out1_1[13]),
        .I2(Comparisons_out1_1[14]),
        .O(\Switch1_out1[1]_11 [6]));
  LUT6 #(
    .INIT(64'h7F7F7F8080807F80)) 
    \In2Reg[7]_i_1 
       (.I0(Comparisons_out1_1[13]),
        .I1(\In2Reg[7]_i_3_n_0 ),
        .I2(Comparisons_out1_1[14]),
        .I3(\Switch4_out1[1]_15 ),
        .I4(Relational_Operator2_relop1),
        .I5(\Switch3_out1[1]_14 ),
        .O(\Switch1_out1[1]_11 [7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \In2Reg[7]_i_3 
       (.I0(Comparisons_out1_1[12]),
        .I1(Comparisons_out1_1[10]),
        .I2(Comparisons_out1_1[7]),
        .I3(Comparisons_out1_1[8]),
        .I4(Comparisons_out1_1[9]),
        .I5(Comparisons_out1_1[11]),
        .O(\In2Reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \In3Reg[0]_i_1 
       (.I0(Comparisons_out1_2[8]),
        .I1(Comparisons_out1_2[7]),
        .O(\Switch1_out1[2]_9 [0]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \In3Reg[5]_i_1 
       (.I0(\In3Reg[7]_i_3_n_0 ),
        .I1(Comparisons_out1_2[13]),
        .O(\Switch1_out1[2]_9 [5]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \In3Reg[6]_i_1 
       (.I0(\In3Reg[7]_i_3_n_0 ),
        .I1(Comparisons_out1_2[13]),
        .I2(Comparisons_out1_2[14]),
        .O(\Switch1_out1[2]_9 [6]));
  LUT6 #(
    .INIT(64'h7F7F7F8080807F80)) 
    \In3Reg[7]_i_1 
       (.I0(Comparisons_out1_2[13]),
        .I1(\In3Reg[7]_i_3_n_0 ),
        .I2(Comparisons_out1_2[14]),
        .I3(\Switch4_out1[2]_17 ),
        .I4(Relational_Operator2_relop1),
        .I5(\Switch3_out1[2]_16 ),
        .O(\Switch1_out1[2]_9 [7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \In3Reg[7]_i_3 
       (.I0(Comparisons_out1_2[12]),
        .I1(Comparisons_out1_2[10]),
        .I2(Comparisons_out1_2[7]),
        .I3(Comparisons_out1_2[8]),
        .I4(Comparisons_out1_2[9]),
        .I5(Comparisons_out1_2[11]),
        .O(\In3Reg[7]_i_3_n_0 ));
  system_Segmentat_ip_0_0_Segmentat_ip_src_Clustering u_Clustering
       (.A({\u_SSE1/Add_out1 [17:16],\u_SSE1/Add_out1 [7:0]}),
        .Add3_out1(u_Color_Space_Converter_n_58),
        .Add3_out1_0(u_Color_Space_Converter_n_85),
        .Add3_out1_1(u_Color_Space_Converter_n_112),
        .Add3_out1_2(u_Color_Space_Converter_n_139),
        .Add4_out1(u_Color_Space_Converter_n_49),
        .Add4_out1_0(u_Color_Space_Converter_n_76),
        .Add4_out1_1(u_Color_Space_Converter_n_103),
        .Add4_out1_2(u_Color_Space_Converter_n_130),
        .CO(Relational_Operator1_relop1),
        .\Cb_1_reg[7] ({\u_SSE1/A [17:16],\u_SSE1/A [7:0]}),
        .\Cb_1_reg[7]_0 ({\u_SSE2/A [17:16],\u_SSE2/A [7:0]}),
        .\Cb_1_reg[7]_1 ({\u_SSE3/A [17:16],\u_SSE3/A [7:0]}),
        .\Cb_1_reg[7]_2 ({\u_SSE4/A [17:16],\u_SSE4/A [7:0]}),
        .Color_Space_Converter_out2_valid(Color_Space_Converter_out2_valid),
        .Comparisons_out1_0(Comparisons_out1_0),
        .Comparisons_out1_1(Comparisons_out1_1),
        .Comparisons_out1_2(Comparisons_out1_2),
        .\Cr_1_reg[7] ({u_Clustering_n_245,u_Clustering_n_246,u_Clustering_n_247,u_Clustering_n_248,u_Clustering_n_249,u_Clustering_n_250,u_Clustering_n_251,u_Clustering_n_252,u_Clustering_n_253,u_Clustering_n_254}),
        .\Cr_1_reg[7]_0 ({u_Clustering_n_278,u_Clustering_n_279,u_Clustering_n_280,u_Clustering_n_281,u_Clustering_n_282,u_Clustering_n_283,u_Clustering_n_284,u_Clustering_n_285,u_Clustering_n_286,u_Clustering_n_287}),
        .\Cr_1_reg[7]_1 ({u_Clustering_n_311,u_Clustering_n_312,u_Clustering_n_313,u_Clustering_n_314,u_Clustering_n_315,u_Clustering_n_316,u_Clustering_n_317,u_Clustering_n_318,u_Clustering_n_319,u_Clustering_n_320}),
        .\Cr_1_reg[7]_2 ({u_Clustering_n_344,u_Clustering_n_345,u_Clustering_n_346,u_Clustering_n_347,u_Clustering_n_348,u_Clustering_n_349,u_Clustering_n_350,u_Clustering_n_351,u_Clustering_n_352,u_Clustering_n_353}),
        .D(\Switch1_out1[2]_9 [4:1]),
        .\Delay1_bypass_delay_reg[0][15]_0 (\Delay1_bypass_delay_reg[0]_40 ),
        .\Delay1_bypass_delay_reg[1][15]_0 (\Delay1_bypass_delay_reg[1]_42 ),
        .\Delay1_bypass_delay_reg[2][15]_0 (\Delay1_bypass_delay_reg[2]_44 ),
        .\Delay1_reg_reg[0][15]_0 (\Delay1_reg_reg[0]_39 ),
        .\Delay1_reg_reg[1][15]_0 (\Delay1_reg_reg[1]_41 ),
        .\Delay1_reg_reg[2][15]_0 (\Delay1_reg_reg[2]_43 ),
        .\Delay4_bypass_delay_reg[0][15]_0 (\Delay4_bypass_delay_reg[0]_46 ),
        .\Delay4_bypass_delay_reg[1][15]_0 (\Delay4_bypass_delay_reg[1]_48 ),
        .\Delay4_bypass_delay_reg[2][15]_0 (\Delay4_bypass_delay_reg[2]_50 ),
        .\Delay4_reg_reg[0][15]_0 (\Delay4_reg_reg[0]_45 ),
        .\Delay4_reg_reg[0][15]_1 (\Switch4_out1[0]_13 ),
        .\Delay4_reg_reg[1][15]_0 (\Delay4_reg_reg[1]_47 ),
        .\Delay4_reg_reg[1][15]_1 (\Switch4_out1[1]_15 ),
        .\Delay4_reg_reg[2][15]_0 (\Delay4_reg_reg[2]_49 ),
        .\Delay4_reg_reg[2][15]_1 (\Switch4_out1[2]_17 ),
        .\Delay5_bypass_delay_reg[0][15]_0 (\Delay5_bypass_delay_reg[0]_52 ),
        .\Delay5_bypass_delay_reg[1][15]_0 (\Delay5_bypass_delay_reg[1]_54 ),
        .\Delay5_bypass_delay_reg[2][0]_0 (\Delay5_bypass_delay_reg[2][0] ),
        .\Delay5_bypass_delay_reg[2][15]_0 (\Delay5_bypass_delay_reg[2]_56 ),
        .\Delay5_reg_reg[0][15]_0 (\Delay5_reg_reg[0]_51 ),
        .\Delay5_reg_reg[1][15]_0 (\Delay5_reg_reg[1]_53 ),
        .\Delay5_reg_reg[2][15]_0 (\Delay5_reg_reg[2]_55 ),
        .\Delay_bypass_delay_reg[1][15]_0 (\Delay_bypass_delay_reg[1]_36 ),
        .\Delay_bypass_delay_reg[2][15]_0 (\Delay_bypass_delay_reg[2]_38 ),
        .\Delay_reg_reg[0][15]_0 (\Delay_reg_reg[0]_33 ),
        .\Delay_reg_reg[0][15]_1 (\Switch3_out1[0]_12 ),
        .\Delay_reg_reg[0][16]_0 (\vStart_reg_reg[7] ),
        .\Delay_reg_reg[1][15]_0 (\Delay_reg_reg[1]_35 ),
        .\Delay_reg_reg[1][15]_1 (\Switch3_out1[1]_14 ),
        .\Delay_reg_reg[2][15]_0 (\Delay_reg_reg[2]_37 ),
        .\Delay_reg_reg[2][15]_1 (\Switch3_out1[2]_16 ),
        .HDL_Counter_out10(HDL_Counter_out10),
        .IPCORE_CLK(IPCORE_CLK),
        .\In1Reg_reg[4] (Relational_Operator2_relop1),
        .\In1Reg_reg[4]_i_7_0 (\Switch1_out1[0]_10 [4:1]),
        .\In1Reg_reg[7] (Relational_Operator_relop1),
        .\In2Reg_reg[4]_i_7_0 (\Switch1_out1[1]_11 [4:1]),
        .Product_out1(u_Color_Space_Converter_n_40),
        .Product_out1_0(u_Color_Space_Converter_n_67),
        .Product_out1_1(u_Color_Space_Converter_n_94),
        .Product_out1_2(u_Color_Space_Converter_n_121),
        .Q(\Delay_bypass_delay_reg[0]_34 ),
        .RGB0_35__1(u_Color_Space_Converter_n_7),
        .RGB2_35(u_Color_Space_Converter_n_6),
        .RGB3_34(Color_Space_Converter_out1_0),
        .RGB3_34__0(Color_Space_Converter_out1_1),
        .RGB3_34__1(Color_Space_Converter_out1_2),
        .RGB3_35(u_Color_Space_Converter_n_5),
        .RGB3_35_0(validOut_1_reg_rep),
        .\Y_1_reg[7] ({\u_SSE2/Add_out1 [17:16],\u_SSE2/Add_out1 [7:0]}),
        .\Y_1_reg[7]_0 ({\u_SSE3/Add_out1 [17:16],\u_SSE3/Add_out1 [7:0]}),
        .\Y_1_reg[7]_1 ({\u_SSE4/Add_out1 [17:16],\u_SSE4/Add_out1 [7:0]}),
        .reset_out(reset_out),
        .validOut_1_reg_rep(u_Clustering_n_354),
        .validOut_1_reg_rep_0(u_Clustering_n_365),
        .validOut_1_reg_rep__0(u_Clustering_n_321),
        .validOut_1_reg_rep__0_0(u_Clustering_n_332),
        .validOut_1_reg_rep__0_1(u_Clustering_n_343),
        .validOut_1_reg_rep__1(u_Clustering_n_288),
        .validOut_1_reg_rep__1_0(u_Clustering_n_299),
        .validOut_1_reg_rep__1_1(u_Clustering_n_310),
        .validOut_1_reg_rep__2(u_Clustering_n_244),
        .validOut_1_reg_rep__2_0(u_Clustering_n_255),
        .validOut_1_reg_rep__2_1(u_Clustering_n_266),
        .validOut_1_reg_rep__2_2(u_Clustering_n_277));
  system_Segmentat_ip_0_0_Segmentat_ip_src_Color_Space_Converter u_Color_Space_Converter
       (.A(\u_SSE1/Add_out1 [15:8]),
        .Add3_out1(\Delay_bypass_delay_reg[1]_36 ),
        .Add3_out1_0(\Delay_reg_reg[1]_35 ),
        .Add3_out1_1(\Delay1_bypass_delay_reg[1]_42 ),
        .Add3_out1_10(u_Clustering_n_365),
        .Add3_out1_2(\Delay1_reg_reg[1]_41 ),
        .Add3_out1_3(\Delay4_bypass_delay_reg[1]_48 ),
        .Add3_out1_4(\Delay4_reg_reg[1]_47 ),
        .Add3_out1_5(\Delay5_bypass_delay_reg[1]_54 ),
        .Add3_out1_6(\Delay5_reg_reg[1]_53 ),
        .Add3_out1_7(u_Clustering_n_266),
        .Add3_out1_8(u_Clustering_n_299),
        .Add3_out1_9(u_Clustering_n_332),
        .Add4_out1(\Delay_bypass_delay_reg[2]_38 ),
        .Add4_out1_0(\Delay_reg_reg[2]_37 ),
        .Add4_out1_1(\Delay1_bypass_delay_reg[2]_44 ),
        .Add4_out1_10(u_Clustering_n_354),
        .Add4_out1_2(\Delay1_reg_reg[2]_43 ),
        .Add4_out1_3(\Delay4_bypass_delay_reg[2]_50 ),
        .Add4_out1_4(\Delay4_reg_reg[2]_49 ),
        .Add4_out1_5(\Delay5_bypass_delay_reg[2]_56 ),
        .Add4_out1_6(\Delay5_reg_reg[2]_55 ),
        .Add4_out1_7(u_Clustering_n_255),
        .Add4_out1_8(u_Clustering_n_288),
        .Add4_out1_9(u_Clustering_n_321),
        .\Cb_1_reg[7] (Color_Space_Converter_out1_1),
        .\Cb_1_reg[7]_0 (\u_SSE1/A [15:8]),
        .\Cb_1_reg[7]_1 (u_Color_Space_Converter_n_58),
        .\Cb_1_reg[7]_2 (\u_SSE2/A [15:8]),
        .\Cb_1_reg[7]_3 (u_Color_Space_Converter_n_85),
        .\Cb_1_reg[7]_4 (\u_SSE3/A [15:8]),
        .\Cb_1_reg[7]_5 (u_Color_Space_Converter_n_112),
        .\Cb_1_reg[7]_6 (\u_SSE4/A [15:8]),
        .\Cb_1_reg[7]_7 (u_Color_Space_Converter_n_139),
        .Color_Space_Converter_out2_valid(Color_Space_Converter_out2_valid),
        .\Cr_1_reg[7] (Color_Space_Converter_out1_2),
        .\Cr_1_reg[7]_0 ({u_Color_Space_Converter_n_41,u_Color_Space_Converter_n_42,u_Color_Space_Converter_n_43,u_Color_Space_Converter_n_44,u_Color_Space_Converter_n_45,u_Color_Space_Converter_n_46,u_Color_Space_Converter_n_47,u_Color_Space_Converter_n_48}),
        .\Cr_1_reg[7]_1 (u_Color_Space_Converter_n_49),
        .\Cr_1_reg[7]_2 ({u_Color_Space_Converter_n_68,u_Color_Space_Converter_n_69,u_Color_Space_Converter_n_70,u_Color_Space_Converter_n_71,u_Color_Space_Converter_n_72,u_Color_Space_Converter_n_73,u_Color_Space_Converter_n_74,u_Color_Space_Converter_n_75}),
        .\Cr_1_reg[7]_3 (u_Color_Space_Converter_n_76),
        .\Cr_1_reg[7]_4 ({u_Color_Space_Converter_n_95,u_Color_Space_Converter_n_96,u_Color_Space_Converter_n_97,u_Color_Space_Converter_n_98,u_Color_Space_Converter_n_99,u_Color_Space_Converter_n_100,u_Color_Space_Converter_n_101,u_Color_Space_Converter_n_102}),
        .\Cr_1_reg[7]_5 (u_Color_Space_Converter_n_103),
        .\Cr_1_reg[7]_6 ({u_Color_Space_Converter_n_122,u_Color_Space_Converter_n_123,u_Color_Space_Converter_n_124,u_Color_Space_Converter_n_125,u_Color_Space_Converter_n_126,u_Color_Space_Converter_n_127,u_Color_Space_Converter_n_128,u_Color_Space_Converter_n_129}),
        .\Cr_1_reg[7]_7 (u_Color_Space_Converter_n_130),
        .E(E),
        .IPCORE_CLK(IPCORE_CLK),
        .\In1Reg_reg[7]_0 (\In1Reg_reg[7] ),
        .Product_out1(\Delay_bypass_delay_reg[0]_34 ),
        .Product_out1_0(\Delay_reg_reg[0]_33 ),
        .Product_out1_1(\Delay1_bypass_delay_reg[0]_40 ),
        .Product_out1_10(u_Clustering_n_343),
        .Product_out1_2(\Delay1_reg_reg[0]_39 ),
        .Product_out1_3(\Delay4_bypass_delay_reg[0]_46 ),
        .Product_out1_4(\Delay4_reg_reg[0]_45 ),
        .Product_out1_5(\Delay5_bypass_delay_reg[0]_52 ),
        .Product_out1_6(\Delay5_reg_reg[0]_51 ),
        .Product_out1_7(u_Clustering_n_244),
        .Product_out1_8(u_Clustering_n_277),
        .Product_out1_9(u_Clustering_n_310),
        .Q(Color_Space_Converter_out1_0),
        .\Y_1_reg[7] (u_Color_Space_Converter_n_40),
        .\Y_1_reg[7]_0 (\u_SSE2/Add_out1 [15:8]),
        .\Y_1_reg[7]_1 (u_Color_Space_Converter_n_67),
        .\Y_1_reg[7]_2 (\u_SSE3/Add_out1 [15:8]),
        .\Y_1_reg[7]_3 (u_Color_Space_Converter_n_94),
        .\Y_1_reg[7]_4 (\u_SSE4/Add_out1 [15:8]),
        .\Y_1_reg[7]_5 (u_Color_Space_Converter_n_121),
        .hEnd_reg_reg_c_5(u_Color_Space_Converter_n_0),
        .hEnd_reg_reg_c_6(u_Color_Space_Converter_n_1),
        .\multiOutDelay11_reg_reg[1][24] (\multiOutDelay11_reg_reg[1][24] ),
        .\multiOutDelay12_reg_reg[1][24] (\multiOutDelay12_reg_reg[1][24] ),
        .\multiOutDelay13_reg_reg[1][24] (\multiOutDelay13_reg_reg[1][24] ),
        .\multiOutDelay21_reg_reg[1][24] (\multiOutDelay21_reg_reg[1][24] ),
        .\multiOutDelay22_reg_reg[1][24] (\multiOutDelay22_reg_reg[1][24] ),
        .\multiOutDelay23_reg_reg[1][24] (\multiOutDelay23_reg_reg[1][24] ),
        .\multiOutDelay31_reg_reg[1][24] (\multiOutDelay31_reg_reg[1][24] ),
        .\multiOutDelay32_reg_reg[1][24] (\multiOutDelay32_reg_reg[1][24] ),
        .\multiOutDelay33_reg_reg[1][24] (\multiOutDelay33_reg_reg[1][24] ),
        .reset_out(reset_out),
        .top_user_ctrl_vStart_1(top_user_ctrl_vStart_1),
        .top_user_ctrl_valid_1(top_user_ctrl_valid_1),
        .\vStart_reg_reg[7] (\vStart_reg_reg[7] ),
        .validOut_1_reg_rep(validOut_1_reg_rep),
        .validOut_1_reg_rep__0(u_Color_Space_Converter_n_5),
        .validOut_1_reg_rep__1(u_Color_Space_Converter_n_6),
        .validOut_1_reg_rep__2(u_Color_Space_Converter_n_7));
  system_Segmentat_ip_0_0_Segmentat_ip_src_Color_Space_Converter1 u_Color_Space_Converter1
       (.Color_Space_Converter_out2_valid(Color_Space_Converter_out2_valid),
        .D(\Switch1_out1[2]_9 ),
        .E(E),
        .IPCORE_CLK(IPCORE_CLK),
        .\In1Reg_reg[7]_0 (\Switch1_out1[0]_10 ),
        .\In2Reg_reg[7]_0 (\Switch1_out1[1]_11 ),
        .ctrlOut_valid(ctrlOut_valid),
        .hEndInReg_reg_c_0(u_Color_Space_Converter_n_1),
        .\intdelay_reg_reg[6] (u_Color_Space_Converter_n_0),
        .\multiOutDelay11_reg_reg[1][0] (\multiOutDelay11_reg_reg[1][0] ),
        .\multiOutDelay13_reg_reg[1][0] (\multiOutDelay13_reg_reg[1][0] ),
        .\multiOutDelay22_reg_reg[1][0] (\multiOutDelay22_reg_reg[1][0] ),
        .\multiOutDelay23_reg_reg[1][0] (\multiOutDelay23_reg_reg[1][0] ),
        .\multiOutDelay32_reg_reg[1][0] (\multiOutDelay32_reg_reg[1][0] ),
        .reset_out(reset_out),
        .top_user_ctrl_hEnd_1(top_user_ctrl_hEnd_1),
        .user_ctrl_hEnd(user_ctrl_hEnd),
        .user_ctrl_vStart(user_ctrl_vStart),
        .user_pixel(user_pixel),
        .\vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6 (\vStart_reg_reg[7] ));
  system_Segmentat_ip_0_0_Segmentat_ip_src_Comparisons u_Comparisons
       (.A(\u_SSE1/Add_out1 ),
        .Add3_out1(\u_SSE1/A ),
        .Add3_out1_0(\u_SSE2/A ),
        .Add3_out1_1(\u_SSE3/A ),
        .Add3_out1_2(\u_SSE4/A ),
        .Add4_out1(Relational_Operator_relop1),
        .Add4_out1_0(Relational_Operator2_relop1),
        .Add4_out1_1({u_Clustering_n_245,u_Clustering_n_246,u_Color_Space_Converter_n_41,u_Color_Space_Converter_n_42,u_Color_Space_Converter_n_43,u_Color_Space_Converter_n_44,u_Color_Space_Converter_n_45,u_Color_Space_Converter_n_46,u_Color_Space_Converter_n_47,u_Color_Space_Converter_n_48,u_Clustering_n_247,u_Clustering_n_248,u_Clustering_n_249,u_Clustering_n_250,u_Clustering_n_251,u_Clustering_n_252,u_Clustering_n_253,u_Clustering_n_254}),
        .Add4_out1_2({u_Clustering_n_278,u_Clustering_n_279,u_Color_Space_Converter_n_68,u_Color_Space_Converter_n_69,u_Color_Space_Converter_n_70,u_Color_Space_Converter_n_71,u_Color_Space_Converter_n_72,u_Color_Space_Converter_n_73,u_Color_Space_Converter_n_74,u_Color_Space_Converter_n_75,u_Clustering_n_280,u_Clustering_n_281,u_Clustering_n_282,u_Clustering_n_283,u_Clustering_n_284,u_Clustering_n_285,u_Clustering_n_286,u_Clustering_n_287}),
        .Add4_out1_3({u_Clustering_n_311,u_Clustering_n_312,u_Color_Space_Converter_n_95,u_Color_Space_Converter_n_96,u_Color_Space_Converter_n_97,u_Color_Space_Converter_n_98,u_Color_Space_Converter_n_99,u_Color_Space_Converter_n_100,u_Color_Space_Converter_n_101,u_Color_Space_Converter_n_102,u_Clustering_n_313,u_Clustering_n_314,u_Clustering_n_315,u_Clustering_n_316,u_Clustering_n_317,u_Clustering_n_318,u_Clustering_n_319,u_Clustering_n_320}),
        .Add4_out1_4({u_Clustering_n_344,u_Clustering_n_345,u_Color_Space_Converter_n_122,u_Color_Space_Converter_n_123,u_Color_Space_Converter_n_124,u_Color_Space_Converter_n_125,u_Color_Space_Converter_n_126,u_Color_Space_Converter_n_127,u_Color_Space_Converter_n_128,u_Color_Space_Converter_n_129,u_Clustering_n_346,u_Clustering_n_347,u_Clustering_n_348,u_Clustering_n_349,u_Clustering_n_350,u_Clustering_n_351,u_Clustering_n_352,u_Clustering_n_353}),
        .CO(Relational_Operator1_relop1),
        .Product_out1(\u_SSE2/Add_out1 ),
        .Product_out1_0(\u_SSE3/Add_out1 ),
        .Product_out1_1(\u_SSE4/Add_out1 ));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_src_MATLAB_Function" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_src_MATLAB_Function
   (D,
    \HDL_Counter_out1_reg[0] ,
    \HDL_Counter_out1_reg[0]_0 ,
    \vStart_reg_reg[7] ,
    \vStart_reg_reg[7]_0 ,
    \vStart_reg_reg[7]_1 ,
    \vStart_reg_reg[7]_2 ,
    \vStart_reg_reg[7]_3 ,
    \Delay_reg_reg[0][17] ,
    RGB1_34__1_0,
    RGB1_34__0_0,
    RGB1_34_0,
    A,
    RGB3_34_0,
    RGB0_35__0_0,
    RGB3_34__0_0,
    RGB0_35__1_0,
    RGB3_34__1_0,
    RGB1_35_0,
    RGB1_35__0_0,
    RGB1_35__1_0,
    RGB2_35_0,
    RGB2_35__0_0,
    RGB2_35__1_0,
    RGB3_35_0,
    RGB3_35__0_0,
    RGB3_35__1_0,
    \Delay_reg_reg[0][16] ,
    \Delay5_reg_reg[0][17] ,
    \Delay5_reg_reg[1][17] ,
    \Delay5_reg_reg[2][17] ,
    \Delay4_reg_reg[2][17] ,
    \Delay4_reg_reg[2][17]_0 ,
    \Delay_reg_reg[2][17] ,
    \Delay1_reg_reg[2][0] );
  output [17:0]D;
  output [17:0]\HDL_Counter_out1_reg[0] ;
  output [17:0]\HDL_Counter_out1_reg[0]_0 ;
  output [17:0]\vStart_reg_reg[7] ;
  output [17:0]\vStart_reg_reg[7]_0 ;
  output [17:0]\vStart_reg_reg[7]_1 ;
  output [17:0]\vStart_reg_reg[7]_2 ;
  output [17:0]\vStart_reg_reg[7]_3 ;
  output [17:0]\Delay_reg_reg[0][17] ;
  output [17:0]RGB1_34__1_0;
  output [17:0]RGB1_34__0_0;
  output [17:0]RGB1_34_0;
  input [17:0]A;
  input [7:0]RGB3_34_0;
  input [17:0]RGB0_35__0_0;
  input [7:0]RGB3_34__0_0;
  input [17:0]RGB0_35__1_0;
  input [7:0]RGB3_34__1_0;
  input [17:0]RGB1_35_0;
  input [17:0]RGB1_35__0_0;
  input [17:0]RGB1_35__1_0;
  input [17:0]RGB2_35_0;
  input [17:0]RGB2_35__0_0;
  input [17:0]RGB2_35__1_0;
  input [17:0]RGB3_35_0;
  input [17:0]RGB3_35__0_0;
  input [17:0]RGB3_35__1_0;
  input \Delay_reg_reg[0][16] ;
  input \Delay5_reg_reg[0][17] ;
  input \Delay5_reg_reg[1][17] ;
  input \Delay5_reg_reg[2][17] ;
  input \Delay4_reg_reg[2][17] ;
  input \Delay4_reg_reg[2][17]_0 ;
  input \Delay_reg_reg[2][17] ;
  input \Delay1_reg_reg[2][0] ;

  wire [17:0]A;
  wire [17:0]D;
  wire \Delay1_reg[0][17]_i_10_n_0 ;
  wire \Delay1_reg[0][17]_i_2_n_0 ;
  wire \Delay1_reg[0][17]_i_4_n_0 ;
  wire \Delay1_reg[0][17]_i_6_n_0 ;
  wire \Delay1_reg[0][17]_i_7_n_0 ;
  wire \Delay1_reg[0][17]_i_8_n_0 ;
  wire \Delay1_reg[0][17]_i_9_n_0 ;
  wire \Delay1_reg[0][3]_i_3_n_0 ;
  wire \Delay1_reg[1][17]_i_2_n_0 ;
  wire \Delay1_reg[1][17]_i_4_n_0 ;
  wire \Delay1_reg[1][17]_i_5_n_0 ;
  wire \Delay1_reg[1][17]_i_6_n_0 ;
  wire \Delay1_reg[1][17]_i_7_n_0 ;
  wire \Delay1_reg[1][17]_i_8_n_0 ;
  wire \Delay1_reg[1][17]_i_9_n_0 ;
  wire \Delay1_reg[1][3]_i_3_n_0 ;
  wire \Delay1_reg[2][17]_i_2_n_0 ;
  wire \Delay1_reg[2][17]_i_4_n_0 ;
  wire \Delay1_reg[2][17]_i_5_n_0 ;
  wire \Delay1_reg[2][17]_i_6_n_0 ;
  wire \Delay1_reg[2][17]_i_7_n_0 ;
  wire \Delay1_reg[2][17]_i_8_n_0 ;
  wire \Delay1_reg[2][17]_i_9_n_0 ;
  wire \Delay1_reg[2][3]_i_3_n_0 ;
  wire \Delay1_reg_reg[0][11]_i_2_n_0 ;
  wire \Delay1_reg_reg[0][11]_i_2_n_1 ;
  wire \Delay1_reg_reg[0][11]_i_2_n_2 ;
  wire \Delay1_reg_reg[0][11]_i_2_n_3 ;
  wire \Delay1_reg_reg[0][15]_i_2_n_0 ;
  wire \Delay1_reg_reg[0][15]_i_2_n_1 ;
  wire \Delay1_reg_reg[0][15]_i_2_n_2 ;
  wire \Delay1_reg_reg[0][15]_i_2_n_3 ;
  wire \Delay1_reg_reg[0][17]_i_3_n_3 ;
  wire \Delay1_reg_reg[0][3]_i_2_n_0 ;
  wire \Delay1_reg_reg[0][3]_i_2_n_1 ;
  wire \Delay1_reg_reg[0][3]_i_2_n_2 ;
  wire \Delay1_reg_reg[0][3]_i_2_n_3 ;
  wire \Delay1_reg_reg[0][7]_i_2_n_0 ;
  wire \Delay1_reg_reg[0][7]_i_2_n_1 ;
  wire \Delay1_reg_reg[0][7]_i_2_n_2 ;
  wire \Delay1_reg_reg[0][7]_i_2_n_3 ;
  wire \Delay1_reg_reg[1][11]_i_2_n_0 ;
  wire \Delay1_reg_reg[1][11]_i_2_n_1 ;
  wire \Delay1_reg_reg[1][11]_i_2_n_2 ;
  wire \Delay1_reg_reg[1][11]_i_2_n_3 ;
  wire \Delay1_reg_reg[1][11]_i_2_n_4 ;
  wire \Delay1_reg_reg[1][11]_i_2_n_5 ;
  wire \Delay1_reg_reg[1][11]_i_2_n_6 ;
  wire \Delay1_reg_reg[1][11]_i_2_n_7 ;
  wire \Delay1_reg_reg[1][15]_i_2_n_0 ;
  wire \Delay1_reg_reg[1][15]_i_2_n_1 ;
  wire \Delay1_reg_reg[1][15]_i_2_n_2 ;
  wire \Delay1_reg_reg[1][15]_i_2_n_3 ;
  wire \Delay1_reg_reg[1][15]_i_2_n_4 ;
  wire \Delay1_reg_reg[1][15]_i_2_n_5 ;
  wire \Delay1_reg_reg[1][15]_i_2_n_6 ;
  wire \Delay1_reg_reg[1][15]_i_2_n_7 ;
  wire \Delay1_reg_reg[1][17]_i_3_n_3 ;
  wire \Delay1_reg_reg[1][17]_i_3_n_6 ;
  wire \Delay1_reg_reg[1][17]_i_3_n_7 ;
  wire \Delay1_reg_reg[1][3]_i_2_n_0 ;
  wire \Delay1_reg_reg[1][3]_i_2_n_1 ;
  wire \Delay1_reg_reg[1][3]_i_2_n_2 ;
  wire \Delay1_reg_reg[1][3]_i_2_n_3 ;
  wire \Delay1_reg_reg[1][3]_i_2_n_4 ;
  wire \Delay1_reg_reg[1][3]_i_2_n_5 ;
  wire \Delay1_reg_reg[1][3]_i_2_n_6 ;
  wire \Delay1_reg_reg[1][3]_i_2_n_7 ;
  wire \Delay1_reg_reg[1][7]_i_2_n_0 ;
  wire \Delay1_reg_reg[1][7]_i_2_n_1 ;
  wire \Delay1_reg_reg[1][7]_i_2_n_2 ;
  wire \Delay1_reg_reg[1][7]_i_2_n_3 ;
  wire \Delay1_reg_reg[1][7]_i_2_n_4 ;
  wire \Delay1_reg_reg[1][7]_i_2_n_5 ;
  wire \Delay1_reg_reg[1][7]_i_2_n_6 ;
  wire \Delay1_reg_reg[1][7]_i_2_n_7 ;
  wire \Delay1_reg_reg[2][0] ;
  wire \Delay1_reg_reg[2][11]_i_2_n_0 ;
  wire \Delay1_reg_reg[2][11]_i_2_n_1 ;
  wire \Delay1_reg_reg[2][11]_i_2_n_2 ;
  wire \Delay1_reg_reg[2][11]_i_2_n_3 ;
  wire \Delay1_reg_reg[2][11]_i_2_n_4 ;
  wire \Delay1_reg_reg[2][11]_i_2_n_5 ;
  wire \Delay1_reg_reg[2][11]_i_2_n_6 ;
  wire \Delay1_reg_reg[2][11]_i_2_n_7 ;
  wire \Delay1_reg_reg[2][15]_i_2_n_0 ;
  wire \Delay1_reg_reg[2][15]_i_2_n_1 ;
  wire \Delay1_reg_reg[2][15]_i_2_n_2 ;
  wire \Delay1_reg_reg[2][15]_i_2_n_3 ;
  wire \Delay1_reg_reg[2][15]_i_2_n_4 ;
  wire \Delay1_reg_reg[2][15]_i_2_n_5 ;
  wire \Delay1_reg_reg[2][15]_i_2_n_6 ;
  wire \Delay1_reg_reg[2][15]_i_2_n_7 ;
  wire \Delay1_reg_reg[2][17]_i_3_n_3 ;
  wire \Delay1_reg_reg[2][17]_i_3_n_6 ;
  wire \Delay1_reg_reg[2][17]_i_3_n_7 ;
  wire \Delay1_reg_reg[2][3]_i_2_n_0 ;
  wire \Delay1_reg_reg[2][3]_i_2_n_1 ;
  wire \Delay1_reg_reg[2][3]_i_2_n_2 ;
  wire \Delay1_reg_reg[2][3]_i_2_n_3 ;
  wire \Delay1_reg_reg[2][3]_i_2_n_4 ;
  wire \Delay1_reg_reg[2][3]_i_2_n_5 ;
  wire \Delay1_reg_reg[2][3]_i_2_n_6 ;
  wire \Delay1_reg_reg[2][3]_i_2_n_7 ;
  wire \Delay1_reg_reg[2][7]_i_2_n_0 ;
  wire \Delay1_reg_reg[2][7]_i_2_n_1 ;
  wire \Delay1_reg_reg[2][7]_i_2_n_2 ;
  wire \Delay1_reg_reg[2][7]_i_2_n_3 ;
  wire \Delay1_reg_reg[2][7]_i_2_n_4 ;
  wire \Delay1_reg_reg[2][7]_i_2_n_5 ;
  wire \Delay1_reg_reg[2][7]_i_2_n_6 ;
  wire \Delay1_reg_reg[2][7]_i_2_n_7 ;
  wire \Delay4_reg[0][17]_i_10_n_0 ;
  wire \Delay4_reg[0][17]_i_11_n_0 ;
  wire \Delay4_reg[0][17]_i_3_n_0 ;
  wire \Delay4_reg[0][17]_i_5_n_0 ;
  wire \Delay4_reg[0][17]_i_7_n_0 ;
  wire \Delay4_reg[0][17]_i_8_n_0 ;
  wire \Delay4_reg[0][17]_i_9_n_0 ;
  wire \Delay4_reg[0][3]_i_3_n_0 ;
  wire \Delay4_reg[1][17]_i_2_n_0 ;
  wire \Delay4_reg[1][17]_i_4_n_0 ;
  wire \Delay4_reg[1][17]_i_5_n_0 ;
  wire \Delay4_reg[1][17]_i_6_n_0 ;
  wire \Delay4_reg[1][17]_i_7_n_0 ;
  wire \Delay4_reg[1][17]_i_8_n_0 ;
  wire \Delay4_reg[1][17]_i_9_n_0 ;
  wire \Delay4_reg[1][3]_i_3_n_0 ;
  wire \Delay4_reg[2][17]_i_2_n_0 ;
  wire \Delay4_reg[2][17]_i_4_n_0 ;
  wire \Delay4_reg[2][17]_i_5_n_0 ;
  wire \Delay4_reg[2][17]_i_6_n_0 ;
  wire \Delay4_reg[2][17]_i_7_n_0 ;
  wire \Delay4_reg[2][17]_i_8_n_0 ;
  wire \Delay4_reg[2][17]_i_9_n_0 ;
  wire \Delay4_reg[2][3]_i_3_n_0 ;
  wire \Delay4_reg_reg[0][11]_i_2_n_0 ;
  wire \Delay4_reg_reg[0][11]_i_2_n_1 ;
  wire \Delay4_reg_reg[0][11]_i_2_n_2 ;
  wire \Delay4_reg_reg[0][11]_i_2_n_3 ;
  wire \Delay4_reg_reg[0][15]_i_2_n_0 ;
  wire \Delay4_reg_reg[0][15]_i_2_n_1 ;
  wire \Delay4_reg_reg[0][15]_i_2_n_2 ;
  wire \Delay4_reg_reg[0][15]_i_2_n_3 ;
  wire \Delay4_reg_reg[0][17]_i_4_n_3 ;
  wire \Delay4_reg_reg[0][3]_i_2_n_0 ;
  wire \Delay4_reg_reg[0][3]_i_2_n_1 ;
  wire \Delay4_reg_reg[0][3]_i_2_n_2 ;
  wire \Delay4_reg_reg[0][3]_i_2_n_3 ;
  wire \Delay4_reg_reg[0][7]_i_2_n_0 ;
  wire \Delay4_reg_reg[0][7]_i_2_n_1 ;
  wire \Delay4_reg_reg[0][7]_i_2_n_2 ;
  wire \Delay4_reg_reg[0][7]_i_2_n_3 ;
  wire \Delay4_reg_reg[1][11]_i_2_n_0 ;
  wire \Delay4_reg_reg[1][11]_i_2_n_1 ;
  wire \Delay4_reg_reg[1][11]_i_2_n_2 ;
  wire \Delay4_reg_reg[1][11]_i_2_n_3 ;
  wire \Delay4_reg_reg[1][11]_i_2_n_4 ;
  wire \Delay4_reg_reg[1][11]_i_2_n_5 ;
  wire \Delay4_reg_reg[1][11]_i_2_n_6 ;
  wire \Delay4_reg_reg[1][11]_i_2_n_7 ;
  wire \Delay4_reg_reg[1][15]_i_2_n_0 ;
  wire \Delay4_reg_reg[1][15]_i_2_n_1 ;
  wire \Delay4_reg_reg[1][15]_i_2_n_2 ;
  wire \Delay4_reg_reg[1][15]_i_2_n_3 ;
  wire \Delay4_reg_reg[1][15]_i_2_n_4 ;
  wire \Delay4_reg_reg[1][15]_i_2_n_5 ;
  wire \Delay4_reg_reg[1][15]_i_2_n_6 ;
  wire \Delay4_reg_reg[1][15]_i_2_n_7 ;
  wire \Delay4_reg_reg[1][17]_i_3_n_3 ;
  wire \Delay4_reg_reg[1][17]_i_3_n_6 ;
  wire \Delay4_reg_reg[1][17]_i_3_n_7 ;
  wire \Delay4_reg_reg[1][3]_i_2_n_0 ;
  wire \Delay4_reg_reg[1][3]_i_2_n_1 ;
  wire \Delay4_reg_reg[1][3]_i_2_n_2 ;
  wire \Delay4_reg_reg[1][3]_i_2_n_3 ;
  wire \Delay4_reg_reg[1][3]_i_2_n_4 ;
  wire \Delay4_reg_reg[1][3]_i_2_n_5 ;
  wire \Delay4_reg_reg[1][3]_i_2_n_6 ;
  wire \Delay4_reg_reg[1][3]_i_2_n_7 ;
  wire \Delay4_reg_reg[1][7]_i_2_n_0 ;
  wire \Delay4_reg_reg[1][7]_i_2_n_1 ;
  wire \Delay4_reg_reg[1][7]_i_2_n_2 ;
  wire \Delay4_reg_reg[1][7]_i_2_n_3 ;
  wire \Delay4_reg_reg[1][7]_i_2_n_4 ;
  wire \Delay4_reg_reg[1][7]_i_2_n_5 ;
  wire \Delay4_reg_reg[1][7]_i_2_n_6 ;
  wire \Delay4_reg_reg[1][7]_i_2_n_7 ;
  wire \Delay4_reg_reg[2][11]_i_2_n_0 ;
  wire \Delay4_reg_reg[2][11]_i_2_n_1 ;
  wire \Delay4_reg_reg[2][11]_i_2_n_2 ;
  wire \Delay4_reg_reg[2][11]_i_2_n_3 ;
  wire \Delay4_reg_reg[2][11]_i_2_n_4 ;
  wire \Delay4_reg_reg[2][11]_i_2_n_5 ;
  wire \Delay4_reg_reg[2][11]_i_2_n_6 ;
  wire \Delay4_reg_reg[2][11]_i_2_n_7 ;
  wire \Delay4_reg_reg[2][15]_i_2_n_0 ;
  wire \Delay4_reg_reg[2][15]_i_2_n_1 ;
  wire \Delay4_reg_reg[2][15]_i_2_n_2 ;
  wire \Delay4_reg_reg[2][15]_i_2_n_3 ;
  wire \Delay4_reg_reg[2][15]_i_2_n_4 ;
  wire \Delay4_reg_reg[2][15]_i_2_n_5 ;
  wire \Delay4_reg_reg[2][15]_i_2_n_6 ;
  wire \Delay4_reg_reg[2][15]_i_2_n_7 ;
  wire \Delay4_reg_reg[2][17] ;
  wire \Delay4_reg_reg[2][17]_0 ;
  wire \Delay4_reg_reg[2][17]_i_3_n_3 ;
  wire \Delay4_reg_reg[2][17]_i_3_n_6 ;
  wire \Delay4_reg_reg[2][17]_i_3_n_7 ;
  wire \Delay4_reg_reg[2][3]_i_2_n_0 ;
  wire \Delay4_reg_reg[2][3]_i_2_n_1 ;
  wire \Delay4_reg_reg[2][3]_i_2_n_2 ;
  wire \Delay4_reg_reg[2][3]_i_2_n_3 ;
  wire \Delay4_reg_reg[2][3]_i_2_n_4 ;
  wire \Delay4_reg_reg[2][3]_i_2_n_5 ;
  wire \Delay4_reg_reg[2][3]_i_2_n_6 ;
  wire \Delay4_reg_reg[2][3]_i_2_n_7 ;
  wire \Delay4_reg_reg[2][7]_i_2_n_0 ;
  wire \Delay4_reg_reg[2][7]_i_2_n_1 ;
  wire \Delay4_reg_reg[2][7]_i_2_n_2 ;
  wire \Delay4_reg_reg[2][7]_i_2_n_3 ;
  wire \Delay4_reg_reg[2][7]_i_2_n_4 ;
  wire \Delay4_reg_reg[2][7]_i_2_n_5 ;
  wire \Delay4_reg_reg[2][7]_i_2_n_6 ;
  wire \Delay4_reg_reg[2][7]_i_2_n_7 ;
  wire \Delay5_reg[0][17]_i_10_n_0 ;
  wire \Delay5_reg[0][17]_i_4_n_0 ;
  wire \Delay5_reg[0][17]_i_5_n_0 ;
  wire \Delay5_reg[0][17]_i_6_n_0 ;
  wire \Delay5_reg[0][17]_i_7_n_0 ;
  wire \Delay5_reg[0][17]_i_8_n_0 ;
  wire \Delay5_reg[0][17]_i_9_n_0 ;
  wire \Delay5_reg[0][3]_i_3_n_0 ;
  wire \Delay5_reg[1][17]_i_3_n_0 ;
  wire \Delay5_reg[1][17]_i_4_n_0 ;
  wire \Delay5_reg[1][17]_i_5_n_0 ;
  wire \Delay5_reg[1][17]_i_6_n_0 ;
  wire \Delay5_reg[1][17]_i_7_n_0 ;
  wire \Delay5_reg[1][17]_i_8_n_0 ;
  wire \Delay5_reg[1][17]_i_9_n_0 ;
  wire \Delay5_reg[1][3]_i_3_n_0 ;
  wire \Delay5_reg[2][17]_i_3_n_0 ;
  wire \Delay5_reg[2][17]_i_4_n_0 ;
  wire \Delay5_reg[2][17]_i_5_n_0 ;
  wire \Delay5_reg[2][17]_i_6_n_0 ;
  wire \Delay5_reg[2][17]_i_7_n_0 ;
  wire \Delay5_reg[2][17]_i_8_n_0 ;
  wire \Delay5_reg[2][17]_i_9_n_0 ;
  wire \Delay5_reg[2][3]_i_3_n_0 ;
  wire \Delay5_reg_reg[0][11]_i_2_n_0 ;
  wire \Delay5_reg_reg[0][11]_i_2_n_1 ;
  wire \Delay5_reg_reg[0][11]_i_2_n_2 ;
  wire \Delay5_reg_reg[0][11]_i_2_n_3 ;
  wire \Delay5_reg_reg[0][15]_i_2_n_0 ;
  wire \Delay5_reg_reg[0][15]_i_2_n_1 ;
  wire \Delay5_reg_reg[0][15]_i_2_n_2 ;
  wire \Delay5_reg_reg[0][15]_i_2_n_3 ;
  wire \Delay5_reg_reg[0][17] ;
  wire \Delay5_reg_reg[0][17]_i_3_n_3 ;
  wire \Delay5_reg_reg[0][3]_i_2_n_0 ;
  wire \Delay5_reg_reg[0][3]_i_2_n_1 ;
  wire \Delay5_reg_reg[0][3]_i_2_n_2 ;
  wire \Delay5_reg_reg[0][3]_i_2_n_3 ;
  wire \Delay5_reg_reg[0][7]_i_2_n_0 ;
  wire \Delay5_reg_reg[0][7]_i_2_n_1 ;
  wire \Delay5_reg_reg[0][7]_i_2_n_2 ;
  wire \Delay5_reg_reg[0][7]_i_2_n_3 ;
  wire \Delay5_reg_reg[1][11]_i_2_n_0 ;
  wire \Delay5_reg_reg[1][11]_i_2_n_1 ;
  wire \Delay5_reg_reg[1][11]_i_2_n_2 ;
  wire \Delay5_reg_reg[1][11]_i_2_n_3 ;
  wire \Delay5_reg_reg[1][11]_i_2_n_4 ;
  wire \Delay5_reg_reg[1][11]_i_2_n_5 ;
  wire \Delay5_reg_reg[1][11]_i_2_n_6 ;
  wire \Delay5_reg_reg[1][11]_i_2_n_7 ;
  wire \Delay5_reg_reg[1][15]_i_2_n_0 ;
  wire \Delay5_reg_reg[1][15]_i_2_n_1 ;
  wire \Delay5_reg_reg[1][15]_i_2_n_2 ;
  wire \Delay5_reg_reg[1][15]_i_2_n_3 ;
  wire \Delay5_reg_reg[1][15]_i_2_n_4 ;
  wire \Delay5_reg_reg[1][15]_i_2_n_5 ;
  wire \Delay5_reg_reg[1][15]_i_2_n_6 ;
  wire \Delay5_reg_reg[1][15]_i_2_n_7 ;
  wire \Delay5_reg_reg[1][17] ;
  wire \Delay5_reg_reg[1][17]_i_2_n_3 ;
  wire \Delay5_reg_reg[1][17]_i_2_n_6 ;
  wire \Delay5_reg_reg[1][17]_i_2_n_7 ;
  wire \Delay5_reg_reg[1][3]_i_2_n_0 ;
  wire \Delay5_reg_reg[1][3]_i_2_n_1 ;
  wire \Delay5_reg_reg[1][3]_i_2_n_2 ;
  wire \Delay5_reg_reg[1][3]_i_2_n_3 ;
  wire \Delay5_reg_reg[1][3]_i_2_n_4 ;
  wire \Delay5_reg_reg[1][3]_i_2_n_5 ;
  wire \Delay5_reg_reg[1][3]_i_2_n_6 ;
  wire \Delay5_reg_reg[1][3]_i_2_n_7 ;
  wire \Delay5_reg_reg[1][7]_i_2_n_0 ;
  wire \Delay5_reg_reg[1][7]_i_2_n_1 ;
  wire \Delay5_reg_reg[1][7]_i_2_n_2 ;
  wire \Delay5_reg_reg[1][7]_i_2_n_3 ;
  wire \Delay5_reg_reg[1][7]_i_2_n_4 ;
  wire \Delay5_reg_reg[1][7]_i_2_n_5 ;
  wire \Delay5_reg_reg[1][7]_i_2_n_6 ;
  wire \Delay5_reg_reg[1][7]_i_2_n_7 ;
  wire \Delay5_reg_reg[2][11]_i_2_n_0 ;
  wire \Delay5_reg_reg[2][11]_i_2_n_1 ;
  wire \Delay5_reg_reg[2][11]_i_2_n_2 ;
  wire \Delay5_reg_reg[2][11]_i_2_n_3 ;
  wire \Delay5_reg_reg[2][11]_i_2_n_4 ;
  wire \Delay5_reg_reg[2][11]_i_2_n_5 ;
  wire \Delay5_reg_reg[2][11]_i_2_n_6 ;
  wire \Delay5_reg_reg[2][11]_i_2_n_7 ;
  wire \Delay5_reg_reg[2][15]_i_2_n_0 ;
  wire \Delay5_reg_reg[2][15]_i_2_n_1 ;
  wire \Delay5_reg_reg[2][15]_i_2_n_2 ;
  wire \Delay5_reg_reg[2][15]_i_2_n_3 ;
  wire \Delay5_reg_reg[2][15]_i_2_n_4 ;
  wire \Delay5_reg_reg[2][15]_i_2_n_5 ;
  wire \Delay5_reg_reg[2][15]_i_2_n_6 ;
  wire \Delay5_reg_reg[2][15]_i_2_n_7 ;
  wire \Delay5_reg_reg[2][17] ;
  wire \Delay5_reg_reg[2][17]_i_2_n_3 ;
  wire \Delay5_reg_reg[2][17]_i_2_n_6 ;
  wire \Delay5_reg_reg[2][17]_i_2_n_7 ;
  wire \Delay5_reg_reg[2][3]_i_2_n_0 ;
  wire \Delay5_reg_reg[2][3]_i_2_n_1 ;
  wire \Delay5_reg_reg[2][3]_i_2_n_2 ;
  wire \Delay5_reg_reg[2][3]_i_2_n_3 ;
  wire \Delay5_reg_reg[2][3]_i_2_n_4 ;
  wire \Delay5_reg_reg[2][3]_i_2_n_5 ;
  wire \Delay5_reg_reg[2][3]_i_2_n_6 ;
  wire \Delay5_reg_reg[2][3]_i_2_n_7 ;
  wire \Delay5_reg_reg[2][7]_i_2_n_0 ;
  wire \Delay5_reg_reg[2][7]_i_2_n_1 ;
  wire \Delay5_reg_reg[2][7]_i_2_n_2 ;
  wire \Delay5_reg_reg[2][7]_i_2_n_3 ;
  wire \Delay5_reg_reg[2][7]_i_2_n_4 ;
  wire \Delay5_reg_reg[2][7]_i_2_n_5 ;
  wire \Delay5_reg_reg[2][7]_i_2_n_6 ;
  wire \Delay5_reg_reg[2][7]_i_2_n_7 ;
  wire \Delay_reg[0][17]_i_10_n_0 ;
  wire \Delay_reg[0][17]_i_11_n_0 ;
  wire \Delay_reg[0][17]_i_12_n_0 ;
  wire \Delay_reg[0][17]_i_13_n_0 ;
  wire \Delay_reg[0][17]_i_4_n_0 ;
  wire \Delay_reg[0][17]_i_6_n_0 ;
  wire \Delay_reg[0][17]_i_9_n_0 ;
  wire \Delay_reg[0][3]_i_3_n_0 ;
  wire \Delay_reg[1][17]_i_2_n_0 ;
  wire \Delay_reg[1][17]_i_4_n_0 ;
  wire \Delay_reg[1][17]_i_5_n_0 ;
  wire \Delay_reg[1][17]_i_6_n_0 ;
  wire \Delay_reg[1][17]_i_7_n_0 ;
  wire \Delay_reg[1][17]_i_8_n_0 ;
  wire \Delay_reg[1][17]_i_9_n_0 ;
  wire \Delay_reg[1][3]_i_3_n_0 ;
  wire \Delay_reg[2][17]_i_2_n_0 ;
  wire \Delay_reg[2][17]_i_4_n_0 ;
  wire \Delay_reg[2][17]_i_5_n_0 ;
  wire \Delay_reg[2][17]_i_6_n_0 ;
  wire \Delay_reg[2][17]_i_7_n_0 ;
  wire \Delay_reg[2][17]_i_8_n_0 ;
  wire \Delay_reg[2][17]_i_9_n_0 ;
  wire \Delay_reg[2][3]_i_3_n_0 ;
  wire \Delay_reg_reg[0][11]_i_2_n_0 ;
  wire \Delay_reg_reg[0][11]_i_2_n_1 ;
  wire \Delay_reg_reg[0][11]_i_2_n_2 ;
  wire \Delay_reg_reg[0][11]_i_2_n_3 ;
  wire \Delay_reg_reg[0][15]_i_2_n_0 ;
  wire \Delay_reg_reg[0][15]_i_2_n_1 ;
  wire \Delay_reg_reg[0][15]_i_2_n_2 ;
  wire \Delay_reg_reg[0][15]_i_2_n_3 ;
  wire \Delay_reg_reg[0][16] ;
  wire [17:0]\Delay_reg_reg[0][17] ;
  wire \Delay_reg_reg[0][17]_i_5_n_3 ;
  wire \Delay_reg_reg[0][3]_i_2_n_0 ;
  wire \Delay_reg_reg[0][3]_i_2_n_1 ;
  wire \Delay_reg_reg[0][3]_i_2_n_2 ;
  wire \Delay_reg_reg[0][3]_i_2_n_3 ;
  wire \Delay_reg_reg[0][7]_i_2_n_0 ;
  wire \Delay_reg_reg[0][7]_i_2_n_1 ;
  wire \Delay_reg_reg[0][7]_i_2_n_2 ;
  wire \Delay_reg_reg[0][7]_i_2_n_3 ;
  wire \Delay_reg_reg[1][11]_i_2_n_0 ;
  wire \Delay_reg_reg[1][11]_i_2_n_1 ;
  wire \Delay_reg_reg[1][11]_i_2_n_2 ;
  wire \Delay_reg_reg[1][11]_i_2_n_3 ;
  wire \Delay_reg_reg[1][11]_i_2_n_4 ;
  wire \Delay_reg_reg[1][11]_i_2_n_5 ;
  wire \Delay_reg_reg[1][11]_i_2_n_6 ;
  wire \Delay_reg_reg[1][11]_i_2_n_7 ;
  wire \Delay_reg_reg[1][15]_i_2_n_0 ;
  wire \Delay_reg_reg[1][15]_i_2_n_1 ;
  wire \Delay_reg_reg[1][15]_i_2_n_2 ;
  wire \Delay_reg_reg[1][15]_i_2_n_3 ;
  wire \Delay_reg_reg[1][15]_i_2_n_4 ;
  wire \Delay_reg_reg[1][15]_i_2_n_5 ;
  wire \Delay_reg_reg[1][15]_i_2_n_6 ;
  wire \Delay_reg_reg[1][15]_i_2_n_7 ;
  wire \Delay_reg_reg[1][17]_i_3_n_3 ;
  wire \Delay_reg_reg[1][17]_i_3_n_6 ;
  wire \Delay_reg_reg[1][17]_i_3_n_7 ;
  wire \Delay_reg_reg[1][3]_i_2_n_0 ;
  wire \Delay_reg_reg[1][3]_i_2_n_1 ;
  wire \Delay_reg_reg[1][3]_i_2_n_2 ;
  wire \Delay_reg_reg[1][3]_i_2_n_3 ;
  wire \Delay_reg_reg[1][3]_i_2_n_4 ;
  wire \Delay_reg_reg[1][3]_i_2_n_5 ;
  wire \Delay_reg_reg[1][3]_i_2_n_6 ;
  wire \Delay_reg_reg[1][3]_i_2_n_7 ;
  wire \Delay_reg_reg[1][7]_i_2_n_0 ;
  wire \Delay_reg_reg[1][7]_i_2_n_1 ;
  wire \Delay_reg_reg[1][7]_i_2_n_2 ;
  wire \Delay_reg_reg[1][7]_i_2_n_3 ;
  wire \Delay_reg_reg[1][7]_i_2_n_4 ;
  wire \Delay_reg_reg[1][7]_i_2_n_5 ;
  wire \Delay_reg_reg[1][7]_i_2_n_6 ;
  wire \Delay_reg_reg[1][7]_i_2_n_7 ;
  wire \Delay_reg_reg[2][11]_i_2_n_0 ;
  wire \Delay_reg_reg[2][11]_i_2_n_1 ;
  wire \Delay_reg_reg[2][11]_i_2_n_2 ;
  wire \Delay_reg_reg[2][11]_i_2_n_3 ;
  wire \Delay_reg_reg[2][11]_i_2_n_4 ;
  wire \Delay_reg_reg[2][11]_i_2_n_5 ;
  wire \Delay_reg_reg[2][11]_i_2_n_6 ;
  wire \Delay_reg_reg[2][11]_i_2_n_7 ;
  wire \Delay_reg_reg[2][15]_i_2_n_0 ;
  wire \Delay_reg_reg[2][15]_i_2_n_1 ;
  wire \Delay_reg_reg[2][15]_i_2_n_2 ;
  wire \Delay_reg_reg[2][15]_i_2_n_3 ;
  wire \Delay_reg_reg[2][15]_i_2_n_4 ;
  wire \Delay_reg_reg[2][15]_i_2_n_5 ;
  wire \Delay_reg_reg[2][15]_i_2_n_6 ;
  wire \Delay_reg_reg[2][15]_i_2_n_7 ;
  wire \Delay_reg_reg[2][17] ;
  wire \Delay_reg_reg[2][17]_i_3_n_3 ;
  wire \Delay_reg_reg[2][17]_i_3_n_6 ;
  wire \Delay_reg_reg[2][17]_i_3_n_7 ;
  wire \Delay_reg_reg[2][3]_i_2_n_0 ;
  wire \Delay_reg_reg[2][3]_i_2_n_1 ;
  wire \Delay_reg_reg[2][3]_i_2_n_2 ;
  wire \Delay_reg_reg[2][3]_i_2_n_3 ;
  wire \Delay_reg_reg[2][3]_i_2_n_4 ;
  wire \Delay_reg_reg[2][3]_i_2_n_5 ;
  wire \Delay_reg_reg[2][3]_i_2_n_6 ;
  wire \Delay_reg_reg[2][3]_i_2_n_7 ;
  wire \Delay_reg_reg[2][7]_i_2_n_0 ;
  wire \Delay_reg_reg[2][7]_i_2_n_1 ;
  wire \Delay_reg_reg[2][7]_i_2_n_2 ;
  wire \Delay_reg_reg[2][7]_i_2_n_3 ;
  wire \Delay_reg_reg[2][7]_i_2_n_4 ;
  wire \Delay_reg_reg[2][7]_i_2_n_5 ;
  wire \Delay_reg_reg[2][7]_i_2_n_6 ;
  wire \Delay_reg_reg[2][7]_i_2_n_7 ;
  wire [17:0]\HDL_Counter_out1_reg[0] ;
  wire [17:0]\HDL_Counter_out1_reg[0]_0 ;
  wire [17:0]RGB0_30;
  wire RGB0_3365_in;
  wire RGB0_3373_in;
  wire RGB0_3381_in;
  wire RGB0_34__0_n_100;
  wire RGB0_34__0_n_101;
  wire RGB0_34__0_n_102;
  wire RGB0_34__0_n_103;
  wire RGB0_34__0_n_104;
  wire RGB0_34__0_n_105;
  wire RGB0_34__0_n_70;
  wire RGB0_34__0_n_71;
  wire RGB0_34__0_n_72;
  wire RGB0_34__0_n_73;
  wire RGB0_34__0_n_74;
  wire RGB0_34__0_n_75;
  wire RGB0_34__0_n_76;
  wire RGB0_34__0_n_77;
  wire RGB0_34__0_n_78;
  wire RGB0_34__0_n_79;
  wire RGB0_34__0_n_80;
  wire RGB0_34__0_n_81;
  wire RGB0_34__0_n_82;
  wire RGB0_34__0_n_83;
  wire RGB0_34__0_n_84;
  wire RGB0_34__0_n_85;
  wire RGB0_34__0_n_86;
  wire RGB0_34__0_n_87;
  wire RGB0_34__0_n_88;
  wire RGB0_34__0_n_89;
  wire RGB0_34__0_n_90;
  wire RGB0_34__0_n_91;
  wire RGB0_34__0_n_92;
  wire RGB0_34__0_n_93;
  wire RGB0_34__0_n_94;
  wire RGB0_34__0_n_95;
  wire RGB0_34__0_n_96;
  wire RGB0_34__0_n_97;
  wire RGB0_34__0_n_98;
  wire RGB0_34__0_n_99;
  wire RGB0_34__1_n_100;
  wire RGB0_34__1_n_101;
  wire RGB0_34__1_n_102;
  wire RGB0_34__1_n_103;
  wire RGB0_34__1_n_104;
  wire RGB0_34__1_n_105;
  wire RGB0_34__1_n_70;
  wire RGB0_34__1_n_71;
  wire RGB0_34__1_n_72;
  wire RGB0_34__1_n_73;
  wire RGB0_34__1_n_74;
  wire RGB0_34__1_n_75;
  wire RGB0_34__1_n_76;
  wire RGB0_34__1_n_77;
  wire RGB0_34__1_n_78;
  wire RGB0_34__1_n_79;
  wire RGB0_34__1_n_80;
  wire RGB0_34__1_n_81;
  wire RGB0_34__1_n_82;
  wire RGB0_34__1_n_83;
  wire RGB0_34__1_n_84;
  wire RGB0_34__1_n_85;
  wire RGB0_34__1_n_86;
  wire RGB0_34__1_n_87;
  wire RGB0_34__1_n_88;
  wire RGB0_34__1_n_89;
  wire RGB0_34__1_n_90;
  wire RGB0_34__1_n_91;
  wire RGB0_34__1_n_92;
  wire RGB0_34__1_n_93;
  wire RGB0_34__1_n_94;
  wire RGB0_34__1_n_95;
  wire RGB0_34__1_n_96;
  wire RGB0_34__1_n_97;
  wire RGB0_34__1_n_98;
  wire RGB0_34__1_n_99;
  wire RGB0_34_n_100;
  wire RGB0_34_n_101;
  wire RGB0_34_n_102;
  wire RGB0_34_n_103;
  wire RGB0_34_n_104;
  wire RGB0_34_n_105;
  wire RGB0_34_n_74;
  wire RGB0_34_n_75;
  wire RGB0_34_n_76;
  wire RGB0_34_n_77;
  wire RGB0_34_n_78;
  wire RGB0_34_n_79;
  wire RGB0_34_n_80;
  wire RGB0_34_n_81;
  wire RGB0_34_n_82;
  wire RGB0_34_n_83;
  wire RGB0_34_n_84;
  wire RGB0_34_n_85;
  wire RGB0_34_n_86;
  wire RGB0_34_n_87;
  wire RGB0_34_n_88;
  wire RGB0_34_n_89;
  wire RGB0_34_n_90;
  wire RGB0_34_n_92;
  wire RGB0_34_n_93;
  wire RGB0_34_n_94;
  wire RGB0_34_n_95;
  wire RGB0_34_n_96;
  wire RGB0_34_n_97;
  wire RGB0_34_n_98;
  wire RGB0_34_n_99;
  wire [17:0]RGB0_35__0_0;
  wire RGB0_35__0_n_100;
  wire RGB0_35__0_n_101;
  wire RGB0_35__0_n_102;
  wire RGB0_35__0_n_103;
  wire RGB0_35__0_n_104;
  wire RGB0_35__0_n_105;
  wire RGB0_35__0_n_106;
  wire RGB0_35__0_n_107;
  wire RGB0_35__0_n_108;
  wire RGB0_35__0_n_109;
  wire RGB0_35__0_n_110;
  wire RGB0_35__0_n_111;
  wire RGB0_35__0_n_112;
  wire RGB0_35__0_n_113;
  wire RGB0_35__0_n_114;
  wire RGB0_35__0_n_115;
  wire RGB0_35__0_n_116;
  wire RGB0_35__0_n_117;
  wire RGB0_35__0_n_118;
  wire RGB0_35__0_n_119;
  wire RGB0_35__0_n_120;
  wire RGB0_35__0_n_121;
  wire RGB0_35__0_n_122;
  wire RGB0_35__0_n_123;
  wire RGB0_35__0_n_124;
  wire RGB0_35__0_n_125;
  wire RGB0_35__0_n_126;
  wire RGB0_35__0_n_127;
  wire RGB0_35__0_n_128;
  wire RGB0_35__0_n_129;
  wire RGB0_35__0_n_130;
  wire RGB0_35__0_n_131;
  wire RGB0_35__0_n_132;
  wire RGB0_35__0_n_133;
  wire RGB0_35__0_n_134;
  wire RGB0_35__0_n_135;
  wire RGB0_35__0_n_136;
  wire RGB0_35__0_n_137;
  wire RGB0_35__0_n_138;
  wire RGB0_35__0_n_139;
  wire RGB0_35__0_n_140;
  wire RGB0_35__0_n_141;
  wire RGB0_35__0_n_142;
  wire RGB0_35__0_n_143;
  wire RGB0_35__0_n_144;
  wire RGB0_35__0_n_145;
  wire RGB0_35__0_n_146;
  wire RGB0_35__0_n_147;
  wire RGB0_35__0_n_148;
  wire RGB0_35__0_n_149;
  wire RGB0_35__0_n_150;
  wire RGB0_35__0_n_151;
  wire RGB0_35__0_n_152;
  wire RGB0_35__0_n_153;
  wire RGB0_35__0_n_72;
  wire RGB0_35__0_n_73;
  wire RGB0_35__0_n_74;
  wire RGB0_35__0_n_75;
  wire RGB0_35__0_n_76;
  wire RGB0_35__0_n_77;
  wire RGB0_35__0_n_78;
  wire RGB0_35__0_n_79;
  wire RGB0_35__0_n_80;
  wire RGB0_35__0_n_81;
  wire RGB0_35__0_n_82;
  wire RGB0_35__0_n_83;
  wire RGB0_35__0_n_84;
  wire RGB0_35__0_n_85;
  wire RGB0_35__0_n_86;
  wire RGB0_35__0_n_87;
  wire RGB0_35__0_n_88;
  wire RGB0_35__0_n_89;
  wire RGB0_35__0_n_90;
  wire RGB0_35__0_n_91;
  wire RGB0_35__0_n_92;
  wire RGB0_35__0_n_93;
  wire RGB0_35__0_n_94;
  wire RGB0_35__0_n_95;
  wire RGB0_35__0_n_96;
  wire RGB0_35__0_n_97;
  wire RGB0_35__0_n_98;
  wire RGB0_35__0_n_99;
  wire [17:0]RGB0_35__1_0;
  wire RGB0_35__1_n_100;
  wire RGB0_35__1_n_101;
  wire RGB0_35__1_n_102;
  wire RGB0_35__1_n_103;
  wire RGB0_35__1_n_104;
  wire RGB0_35__1_n_105;
  wire RGB0_35__1_n_106;
  wire RGB0_35__1_n_107;
  wire RGB0_35__1_n_108;
  wire RGB0_35__1_n_109;
  wire RGB0_35__1_n_110;
  wire RGB0_35__1_n_111;
  wire RGB0_35__1_n_112;
  wire RGB0_35__1_n_113;
  wire RGB0_35__1_n_114;
  wire RGB0_35__1_n_115;
  wire RGB0_35__1_n_116;
  wire RGB0_35__1_n_117;
  wire RGB0_35__1_n_118;
  wire RGB0_35__1_n_119;
  wire RGB0_35__1_n_120;
  wire RGB0_35__1_n_121;
  wire RGB0_35__1_n_122;
  wire RGB0_35__1_n_123;
  wire RGB0_35__1_n_124;
  wire RGB0_35__1_n_125;
  wire RGB0_35__1_n_126;
  wire RGB0_35__1_n_127;
  wire RGB0_35__1_n_128;
  wire RGB0_35__1_n_129;
  wire RGB0_35__1_n_130;
  wire RGB0_35__1_n_131;
  wire RGB0_35__1_n_132;
  wire RGB0_35__1_n_133;
  wire RGB0_35__1_n_134;
  wire RGB0_35__1_n_135;
  wire RGB0_35__1_n_136;
  wire RGB0_35__1_n_137;
  wire RGB0_35__1_n_138;
  wire RGB0_35__1_n_139;
  wire RGB0_35__1_n_140;
  wire RGB0_35__1_n_141;
  wire RGB0_35__1_n_142;
  wire RGB0_35__1_n_143;
  wire RGB0_35__1_n_144;
  wire RGB0_35__1_n_145;
  wire RGB0_35__1_n_146;
  wire RGB0_35__1_n_147;
  wire RGB0_35__1_n_148;
  wire RGB0_35__1_n_149;
  wire RGB0_35__1_n_150;
  wire RGB0_35__1_n_151;
  wire RGB0_35__1_n_152;
  wire RGB0_35__1_n_153;
  wire RGB0_35__1_n_72;
  wire RGB0_35__1_n_73;
  wire RGB0_35__1_n_74;
  wire RGB0_35__1_n_75;
  wire RGB0_35__1_n_76;
  wire RGB0_35__1_n_77;
  wire RGB0_35__1_n_78;
  wire RGB0_35__1_n_79;
  wire RGB0_35__1_n_80;
  wire RGB0_35__1_n_81;
  wire RGB0_35__1_n_82;
  wire RGB0_35__1_n_83;
  wire RGB0_35__1_n_84;
  wire RGB0_35__1_n_85;
  wire RGB0_35__1_n_86;
  wire RGB0_35__1_n_87;
  wire RGB0_35__1_n_88;
  wire RGB0_35__1_n_89;
  wire RGB0_35__1_n_90;
  wire RGB0_35__1_n_91;
  wire RGB0_35__1_n_92;
  wire RGB0_35__1_n_93;
  wire RGB0_35__1_n_94;
  wire RGB0_35__1_n_95;
  wire RGB0_35__1_n_96;
  wire RGB0_35__1_n_97;
  wire RGB0_35__1_n_98;
  wire RGB0_35__1_n_99;
  wire RGB0_35_n_100;
  wire RGB0_35_n_101;
  wire RGB0_35_n_102;
  wire RGB0_35_n_103;
  wire RGB0_35_n_104;
  wire RGB0_35_n_105;
  wire RGB0_35_n_106;
  wire RGB0_35_n_107;
  wire RGB0_35_n_108;
  wire RGB0_35_n_109;
  wire RGB0_35_n_110;
  wire RGB0_35_n_111;
  wire RGB0_35_n_112;
  wire RGB0_35_n_113;
  wire RGB0_35_n_114;
  wire RGB0_35_n_115;
  wire RGB0_35_n_116;
  wire RGB0_35_n_117;
  wire RGB0_35_n_118;
  wire RGB0_35_n_119;
  wire RGB0_35_n_120;
  wire RGB0_35_n_121;
  wire RGB0_35_n_122;
  wire RGB0_35_n_123;
  wire RGB0_35_n_124;
  wire RGB0_35_n_125;
  wire RGB0_35_n_126;
  wire RGB0_35_n_127;
  wire RGB0_35_n_128;
  wire RGB0_35_n_129;
  wire RGB0_35_n_130;
  wire RGB0_35_n_131;
  wire RGB0_35_n_132;
  wire RGB0_35_n_133;
  wire RGB0_35_n_134;
  wire RGB0_35_n_135;
  wire RGB0_35_n_136;
  wire RGB0_35_n_137;
  wire RGB0_35_n_138;
  wire RGB0_35_n_139;
  wire RGB0_35_n_140;
  wire RGB0_35_n_141;
  wire RGB0_35_n_142;
  wire RGB0_35_n_143;
  wire RGB0_35_n_144;
  wire RGB0_35_n_145;
  wire RGB0_35_n_146;
  wire RGB0_35_n_147;
  wire RGB0_35_n_148;
  wire RGB0_35_n_149;
  wire RGB0_35_n_150;
  wire RGB0_35_n_151;
  wire RGB0_35_n_152;
  wire RGB0_35_n_153;
  wire RGB0_35_n_72;
  wire RGB0_35_n_73;
  wire RGB0_35_n_74;
  wire RGB0_35_n_75;
  wire RGB0_35_n_76;
  wire RGB0_35_n_77;
  wire RGB0_35_n_78;
  wire RGB0_35_n_79;
  wire RGB0_35_n_80;
  wire RGB0_35_n_81;
  wire RGB0_35_n_82;
  wire RGB0_35_n_83;
  wire RGB0_35_n_84;
  wire RGB0_35_n_85;
  wire RGB0_35_n_86;
  wire RGB0_35_n_87;
  wire RGB0_35_n_88;
  wire RGB0_35_n_89;
  wire RGB0_35_n_90;
  wire RGB0_35_n_91;
  wire RGB0_35_n_92;
  wire RGB0_35_n_93;
  wire RGB0_35_n_94;
  wire RGB0_35_n_95;
  wire RGB0_35_n_96;
  wire RGB0_35_n_97;
  wire RGB0_35_n_98;
  wire RGB0_35_n_99;
  wire [17:0]RGB1_30;
  wire RGB1_3342_in;
  wire RGB1_3350_in;
  wire RGB1_3358_in;
  wire [17:0]RGB1_34_0;
  wire [17:0]RGB1_34__0_0;
  wire RGB1_34__0_n_100;
  wire RGB1_34__0_n_101;
  wire RGB1_34__0_n_102;
  wire RGB1_34__0_n_103;
  wire RGB1_34__0_n_104;
  wire RGB1_34__0_n_105;
  wire RGB1_34__0_n_70;
  wire RGB1_34__0_n_71;
  wire RGB1_34__0_n_72;
  wire RGB1_34__0_n_73;
  wire RGB1_34__0_n_74;
  wire RGB1_34__0_n_75;
  wire RGB1_34__0_n_76;
  wire RGB1_34__0_n_77;
  wire RGB1_34__0_n_78;
  wire RGB1_34__0_n_79;
  wire RGB1_34__0_n_80;
  wire RGB1_34__0_n_81;
  wire RGB1_34__0_n_82;
  wire RGB1_34__0_n_83;
  wire RGB1_34__0_n_84;
  wire RGB1_34__0_n_85;
  wire RGB1_34__0_n_86;
  wire RGB1_34__0_n_87;
  wire RGB1_34__0_n_88;
  wire RGB1_34__0_n_89;
  wire RGB1_34__0_n_90;
  wire RGB1_34__0_n_91;
  wire RGB1_34__0_n_92;
  wire RGB1_34__0_n_93;
  wire RGB1_34__0_n_94;
  wire RGB1_34__0_n_95;
  wire RGB1_34__0_n_96;
  wire RGB1_34__0_n_97;
  wire RGB1_34__0_n_98;
  wire RGB1_34__0_n_99;
  wire [17:0]RGB1_34__1_0;
  wire RGB1_34__1_n_100;
  wire RGB1_34__1_n_101;
  wire RGB1_34__1_n_102;
  wire RGB1_34__1_n_103;
  wire RGB1_34__1_n_104;
  wire RGB1_34__1_n_105;
  wire RGB1_34__1_n_70;
  wire RGB1_34__1_n_71;
  wire RGB1_34__1_n_72;
  wire RGB1_34__1_n_73;
  wire RGB1_34__1_n_74;
  wire RGB1_34__1_n_75;
  wire RGB1_34__1_n_76;
  wire RGB1_34__1_n_77;
  wire RGB1_34__1_n_78;
  wire RGB1_34__1_n_79;
  wire RGB1_34__1_n_80;
  wire RGB1_34__1_n_81;
  wire RGB1_34__1_n_82;
  wire RGB1_34__1_n_83;
  wire RGB1_34__1_n_84;
  wire RGB1_34__1_n_85;
  wire RGB1_34__1_n_86;
  wire RGB1_34__1_n_87;
  wire RGB1_34__1_n_88;
  wire RGB1_34__1_n_89;
  wire RGB1_34__1_n_90;
  wire RGB1_34__1_n_91;
  wire RGB1_34__1_n_92;
  wire RGB1_34__1_n_93;
  wire RGB1_34__1_n_94;
  wire RGB1_34__1_n_95;
  wire RGB1_34__1_n_96;
  wire RGB1_34__1_n_97;
  wire RGB1_34__1_n_98;
  wire RGB1_34__1_n_99;
  wire RGB1_34_n_100;
  wire RGB1_34_n_101;
  wire RGB1_34_n_102;
  wire RGB1_34_n_103;
  wire RGB1_34_n_104;
  wire RGB1_34_n_105;
  wire RGB1_34_n_70;
  wire RGB1_34_n_71;
  wire RGB1_34_n_72;
  wire RGB1_34_n_73;
  wire RGB1_34_n_74;
  wire RGB1_34_n_75;
  wire RGB1_34_n_76;
  wire RGB1_34_n_77;
  wire RGB1_34_n_78;
  wire RGB1_34_n_79;
  wire RGB1_34_n_80;
  wire RGB1_34_n_81;
  wire RGB1_34_n_82;
  wire RGB1_34_n_83;
  wire RGB1_34_n_84;
  wire RGB1_34_n_85;
  wire RGB1_34_n_86;
  wire RGB1_34_n_87;
  wire RGB1_34_n_88;
  wire RGB1_34_n_89;
  wire RGB1_34_n_90;
  wire RGB1_34_n_91;
  wire RGB1_34_n_92;
  wire RGB1_34_n_93;
  wire RGB1_34_n_94;
  wire RGB1_34_n_95;
  wire RGB1_34_n_96;
  wire RGB1_34_n_97;
  wire RGB1_34_n_98;
  wire RGB1_34_n_99;
  wire [17:0]RGB1_35_0;
  wire [17:0]RGB1_35__0_0;
  wire RGB1_35__0_n_100;
  wire RGB1_35__0_n_101;
  wire RGB1_35__0_n_102;
  wire RGB1_35__0_n_103;
  wire RGB1_35__0_n_104;
  wire RGB1_35__0_n_105;
  wire RGB1_35__0_n_106;
  wire RGB1_35__0_n_107;
  wire RGB1_35__0_n_108;
  wire RGB1_35__0_n_109;
  wire RGB1_35__0_n_110;
  wire RGB1_35__0_n_111;
  wire RGB1_35__0_n_112;
  wire RGB1_35__0_n_113;
  wire RGB1_35__0_n_114;
  wire RGB1_35__0_n_115;
  wire RGB1_35__0_n_116;
  wire RGB1_35__0_n_117;
  wire RGB1_35__0_n_118;
  wire RGB1_35__0_n_119;
  wire RGB1_35__0_n_120;
  wire RGB1_35__0_n_121;
  wire RGB1_35__0_n_122;
  wire RGB1_35__0_n_123;
  wire RGB1_35__0_n_124;
  wire RGB1_35__0_n_125;
  wire RGB1_35__0_n_126;
  wire RGB1_35__0_n_127;
  wire RGB1_35__0_n_128;
  wire RGB1_35__0_n_129;
  wire RGB1_35__0_n_130;
  wire RGB1_35__0_n_131;
  wire RGB1_35__0_n_132;
  wire RGB1_35__0_n_133;
  wire RGB1_35__0_n_134;
  wire RGB1_35__0_n_135;
  wire RGB1_35__0_n_136;
  wire RGB1_35__0_n_137;
  wire RGB1_35__0_n_138;
  wire RGB1_35__0_n_139;
  wire RGB1_35__0_n_140;
  wire RGB1_35__0_n_141;
  wire RGB1_35__0_n_142;
  wire RGB1_35__0_n_143;
  wire RGB1_35__0_n_144;
  wire RGB1_35__0_n_145;
  wire RGB1_35__0_n_146;
  wire RGB1_35__0_n_147;
  wire RGB1_35__0_n_148;
  wire RGB1_35__0_n_149;
  wire RGB1_35__0_n_150;
  wire RGB1_35__0_n_151;
  wire RGB1_35__0_n_152;
  wire RGB1_35__0_n_153;
  wire RGB1_35__0_n_72;
  wire RGB1_35__0_n_73;
  wire RGB1_35__0_n_74;
  wire RGB1_35__0_n_75;
  wire RGB1_35__0_n_76;
  wire RGB1_35__0_n_77;
  wire RGB1_35__0_n_78;
  wire RGB1_35__0_n_79;
  wire RGB1_35__0_n_80;
  wire RGB1_35__0_n_81;
  wire RGB1_35__0_n_82;
  wire RGB1_35__0_n_83;
  wire RGB1_35__0_n_84;
  wire RGB1_35__0_n_85;
  wire RGB1_35__0_n_86;
  wire RGB1_35__0_n_87;
  wire RGB1_35__0_n_88;
  wire RGB1_35__0_n_89;
  wire RGB1_35__0_n_90;
  wire RGB1_35__0_n_91;
  wire RGB1_35__0_n_92;
  wire RGB1_35__0_n_93;
  wire RGB1_35__0_n_94;
  wire RGB1_35__0_n_95;
  wire RGB1_35__0_n_96;
  wire RGB1_35__0_n_97;
  wire RGB1_35__0_n_98;
  wire RGB1_35__0_n_99;
  wire [17:0]RGB1_35__1_0;
  wire RGB1_35__1_n_100;
  wire RGB1_35__1_n_101;
  wire RGB1_35__1_n_102;
  wire RGB1_35__1_n_103;
  wire RGB1_35__1_n_104;
  wire RGB1_35__1_n_105;
  wire RGB1_35__1_n_106;
  wire RGB1_35__1_n_107;
  wire RGB1_35__1_n_108;
  wire RGB1_35__1_n_109;
  wire RGB1_35__1_n_110;
  wire RGB1_35__1_n_111;
  wire RGB1_35__1_n_112;
  wire RGB1_35__1_n_113;
  wire RGB1_35__1_n_114;
  wire RGB1_35__1_n_115;
  wire RGB1_35__1_n_116;
  wire RGB1_35__1_n_117;
  wire RGB1_35__1_n_118;
  wire RGB1_35__1_n_119;
  wire RGB1_35__1_n_120;
  wire RGB1_35__1_n_121;
  wire RGB1_35__1_n_122;
  wire RGB1_35__1_n_123;
  wire RGB1_35__1_n_124;
  wire RGB1_35__1_n_125;
  wire RGB1_35__1_n_126;
  wire RGB1_35__1_n_127;
  wire RGB1_35__1_n_128;
  wire RGB1_35__1_n_129;
  wire RGB1_35__1_n_130;
  wire RGB1_35__1_n_131;
  wire RGB1_35__1_n_132;
  wire RGB1_35__1_n_133;
  wire RGB1_35__1_n_134;
  wire RGB1_35__1_n_135;
  wire RGB1_35__1_n_136;
  wire RGB1_35__1_n_137;
  wire RGB1_35__1_n_138;
  wire RGB1_35__1_n_139;
  wire RGB1_35__1_n_140;
  wire RGB1_35__1_n_141;
  wire RGB1_35__1_n_142;
  wire RGB1_35__1_n_143;
  wire RGB1_35__1_n_144;
  wire RGB1_35__1_n_145;
  wire RGB1_35__1_n_146;
  wire RGB1_35__1_n_147;
  wire RGB1_35__1_n_148;
  wire RGB1_35__1_n_149;
  wire RGB1_35__1_n_150;
  wire RGB1_35__1_n_151;
  wire RGB1_35__1_n_152;
  wire RGB1_35__1_n_153;
  wire RGB1_35__1_n_72;
  wire RGB1_35__1_n_73;
  wire RGB1_35__1_n_74;
  wire RGB1_35__1_n_75;
  wire RGB1_35__1_n_76;
  wire RGB1_35__1_n_77;
  wire RGB1_35__1_n_78;
  wire RGB1_35__1_n_79;
  wire RGB1_35__1_n_80;
  wire RGB1_35__1_n_81;
  wire RGB1_35__1_n_82;
  wire RGB1_35__1_n_83;
  wire RGB1_35__1_n_84;
  wire RGB1_35__1_n_85;
  wire RGB1_35__1_n_86;
  wire RGB1_35__1_n_87;
  wire RGB1_35__1_n_88;
  wire RGB1_35__1_n_89;
  wire RGB1_35__1_n_90;
  wire RGB1_35__1_n_91;
  wire RGB1_35__1_n_92;
  wire RGB1_35__1_n_93;
  wire RGB1_35__1_n_94;
  wire RGB1_35__1_n_95;
  wire RGB1_35__1_n_96;
  wire RGB1_35__1_n_97;
  wire RGB1_35__1_n_98;
  wire RGB1_35__1_n_99;
  wire RGB1_35_n_100;
  wire RGB1_35_n_101;
  wire RGB1_35_n_102;
  wire RGB1_35_n_103;
  wire RGB1_35_n_104;
  wire RGB1_35_n_105;
  wire RGB1_35_n_106;
  wire RGB1_35_n_107;
  wire RGB1_35_n_108;
  wire RGB1_35_n_109;
  wire RGB1_35_n_110;
  wire RGB1_35_n_111;
  wire RGB1_35_n_112;
  wire RGB1_35_n_113;
  wire RGB1_35_n_114;
  wire RGB1_35_n_115;
  wire RGB1_35_n_116;
  wire RGB1_35_n_117;
  wire RGB1_35_n_118;
  wire RGB1_35_n_119;
  wire RGB1_35_n_120;
  wire RGB1_35_n_121;
  wire RGB1_35_n_122;
  wire RGB1_35_n_123;
  wire RGB1_35_n_124;
  wire RGB1_35_n_125;
  wire RGB1_35_n_126;
  wire RGB1_35_n_127;
  wire RGB1_35_n_128;
  wire RGB1_35_n_129;
  wire RGB1_35_n_130;
  wire RGB1_35_n_131;
  wire RGB1_35_n_132;
  wire RGB1_35_n_133;
  wire RGB1_35_n_134;
  wire RGB1_35_n_135;
  wire RGB1_35_n_136;
  wire RGB1_35_n_137;
  wire RGB1_35_n_138;
  wire RGB1_35_n_139;
  wire RGB1_35_n_140;
  wire RGB1_35_n_141;
  wire RGB1_35_n_142;
  wire RGB1_35_n_143;
  wire RGB1_35_n_144;
  wire RGB1_35_n_145;
  wire RGB1_35_n_146;
  wire RGB1_35_n_147;
  wire RGB1_35_n_148;
  wire RGB1_35_n_149;
  wire RGB1_35_n_150;
  wire RGB1_35_n_151;
  wire RGB1_35_n_152;
  wire RGB1_35_n_153;
  wire RGB1_35_n_72;
  wire RGB1_35_n_73;
  wire RGB1_35_n_74;
  wire RGB1_35_n_75;
  wire RGB1_35_n_76;
  wire RGB1_35_n_77;
  wire RGB1_35_n_78;
  wire RGB1_35_n_79;
  wire RGB1_35_n_80;
  wire RGB1_35_n_81;
  wire RGB1_35_n_82;
  wire RGB1_35_n_83;
  wire RGB1_35_n_84;
  wire RGB1_35_n_85;
  wire RGB1_35_n_86;
  wire RGB1_35_n_87;
  wire RGB1_35_n_88;
  wire RGB1_35_n_89;
  wire RGB1_35_n_90;
  wire RGB1_35_n_91;
  wire RGB1_35_n_92;
  wire RGB1_35_n_93;
  wire RGB1_35_n_94;
  wire RGB1_35_n_95;
  wire RGB1_35_n_96;
  wire RGB1_35_n_97;
  wire RGB1_35_n_98;
  wire RGB1_35_n_99;
  wire [17:0]RGB2_30;
  wire RGB2_3321_in;
  wire RGB2_3329_in;
  wire RGB2_3337_in;
  wire RGB2_34__0_n_100;
  wire RGB2_34__0_n_101;
  wire RGB2_34__0_n_102;
  wire RGB2_34__0_n_103;
  wire RGB2_34__0_n_104;
  wire RGB2_34__0_n_105;
  wire RGB2_34__0_n_70;
  wire RGB2_34__0_n_71;
  wire RGB2_34__0_n_72;
  wire RGB2_34__0_n_73;
  wire RGB2_34__0_n_74;
  wire RGB2_34__0_n_75;
  wire RGB2_34__0_n_76;
  wire RGB2_34__0_n_77;
  wire RGB2_34__0_n_78;
  wire RGB2_34__0_n_79;
  wire RGB2_34__0_n_80;
  wire RGB2_34__0_n_81;
  wire RGB2_34__0_n_82;
  wire RGB2_34__0_n_83;
  wire RGB2_34__0_n_84;
  wire RGB2_34__0_n_85;
  wire RGB2_34__0_n_86;
  wire RGB2_34__0_n_87;
  wire RGB2_34__0_n_88;
  wire RGB2_34__0_n_89;
  wire RGB2_34__0_n_90;
  wire RGB2_34__0_n_91;
  wire RGB2_34__0_n_92;
  wire RGB2_34__0_n_93;
  wire RGB2_34__0_n_94;
  wire RGB2_34__0_n_95;
  wire RGB2_34__0_n_96;
  wire RGB2_34__0_n_97;
  wire RGB2_34__0_n_98;
  wire RGB2_34__0_n_99;
  wire RGB2_34__1_n_100;
  wire RGB2_34__1_n_101;
  wire RGB2_34__1_n_102;
  wire RGB2_34__1_n_103;
  wire RGB2_34__1_n_104;
  wire RGB2_34__1_n_105;
  wire RGB2_34__1_n_70;
  wire RGB2_34__1_n_71;
  wire RGB2_34__1_n_72;
  wire RGB2_34__1_n_73;
  wire RGB2_34__1_n_74;
  wire RGB2_34__1_n_75;
  wire RGB2_34__1_n_76;
  wire RGB2_34__1_n_77;
  wire RGB2_34__1_n_78;
  wire RGB2_34__1_n_79;
  wire RGB2_34__1_n_80;
  wire RGB2_34__1_n_81;
  wire RGB2_34__1_n_82;
  wire RGB2_34__1_n_83;
  wire RGB2_34__1_n_84;
  wire RGB2_34__1_n_85;
  wire RGB2_34__1_n_86;
  wire RGB2_34__1_n_87;
  wire RGB2_34__1_n_88;
  wire RGB2_34__1_n_89;
  wire RGB2_34__1_n_90;
  wire RGB2_34__1_n_91;
  wire RGB2_34__1_n_92;
  wire RGB2_34__1_n_93;
  wire RGB2_34__1_n_94;
  wire RGB2_34__1_n_95;
  wire RGB2_34__1_n_96;
  wire RGB2_34__1_n_97;
  wire RGB2_34__1_n_98;
  wire RGB2_34__1_n_99;
  wire RGB2_34_n_100;
  wire RGB2_34_n_101;
  wire RGB2_34_n_102;
  wire RGB2_34_n_103;
  wire RGB2_34_n_104;
  wire RGB2_34_n_105;
  wire RGB2_34_n_70;
  wire RGB2_34_n_71;
  wire RGB2_34_n_72;
  wire RGB2_34_n_73;
  wire RGB2_34_n_74;
  wire RGB2_34_n_75;
  wire RGB2_34_n_76;
  wire RGB2_34_n_77;
  wire RGB2_34_n_78;
  wire RGB2_34_n_79;
  wire RGB2_34_n_80;
  wire RGB2_34_n_81;
  wire RGB2_34_n_82;
  wire RGB2_34_n_83;
  wire RGB2_34_n_84;
  wire RGB2_34_n_85;
  wire RGB2_34_n_86;
  wire RGB2_34_n_87;
  wire RGB2_34_n_88;
  wire RGB2_34_n_89;
  wire RGB2_34_n_90;
  wire RGB2_34_n_91;
  wire RGB2_34_n_92;
  wire RGB2_34_n_93;
  wire RGB2_34_n_94;
  wire RGB2_34_n_95;
  wire RGB2_34_n_96;
  wire RGB2_34_n_97;
  wire RGB2_34_n_98;
  wire RGB2_34_n_99;
  wire [17:0]RGB2_35_0;
  wire [17:0]RGB2_35__0_0;
  wire RGB2_35__0_n_100;
  wire RGB2_35__0_n_101;
  wire RGB2_35__0_n_102;
  wire RGB2_35__0_n_103;
  wire RGB2_35__0_n_104;
  wire RGB2_35__0_n_105;
  wire RGB2_35__0_n_106;
  wire RGB2_35__0_n_107;
  wire RGB2_35__0_n_108;
  wire RGB2_35__0_n_109;
  wire RGB2_35__0_n_110;
  wire RGB2_35__0_n_111;
  wire RGB2_35__0_n_112;
  wire RGB2_35__0_n_113;
  wire RGB2_35__0_n_114;
  wire RGB2_35__0_n_115;
  wire RGB2_35__0_n_116;
  wire RGB2_35__0_n_117;
  wire RGB2_35__0_n_118;
  wire RGB2_35__0_n_119;
  wire RGB2_35__0_n_120;
  wire RGB2_35__0_n_121;
  wire RGB2_35__0_n_122;
  wire RGB2_35__0_n_123;
  wire RGB2_35__0_n_124;
  wire RGB2_35__0_n_125;
  wire RGB2_35__0_n_126;
  wire RGB2_35__0_n_127;
  wire RGB2_35__0_n_128;
  wire RGB2_35__0_n_129;
  wire RGB2_35__0_n_130;
  wire RGB2_35__0_n_131;
  wire RGB2_35__0_n_132;
  wire RGB2_35__0_n_133;
  wire RGB2_35__0_n_134;
  wire RGB2_35__0_n_135;
  wire RGB2_35__0_n_136;
  wire RGB2_35__0_n_137;
  wire RGB2_35__0_n_138;
  wire RGB2_35__0_n_139;
  wire RGB2_35__0_n_140;
  wire RGB2_35__0_n_141;
  wire RGB2_35__0_n_142;
  wire RGB2_35__0_n_143;
  wire RGB2_35__0_n_144;
  wire RGB2_35__0_n_145;
  wire RGB2_35__0_n_146;
  wire RGB2_35__0_n_147;
  wire RGB2_35__0_n_148;
  wire RGB2_35__0_n_149;
  wire RGB2_35__0_n_150;
  wire RGB2_35__0_n_151;
  wire RGB2_35__0_n_152;
  wire RGB2_35__0_n_153;
  wire RGB2_35__0_n_72;
  wire RGB2_35__0_n_73;
  wire RGB2_35__0_n_74;
  wire RGB2_35__0_n_75;
  wire RGB2_35__0_n_76;
  wire RGB2_35__0_n_77;
  wire RGB2_35__0_n_78;
  wire RGB2_35__0_n_79;
  wire RGB2_35__0_n_80;
  wire RGB2_35__0_n_81;
  wire RGB2_35__0_n_82;
  wire RGB2_35__0_n_83;
  wire RGB2_35__0_n_84;
  wire RGB2_35__0_n_85;
  wire RGB2_35__0_n_86;
  wire RGB2_35__0_n_87;
  wire RGB2_35__0_n_88;
  wire RGB2_35__0_n_89;
  wire RGB2_35__0_n_90;
  wire RGB2_35__0_n_91;
  wire RGB2_35__0_n_92;
  wire RGB2_35__0_n_93;
  wire RGB2_35__0_n_94;
  wire RGB2_35__0_n_95;
  wire RGB2_35__0_n_96;
  wire RGB2_35__0_n_97;
  wire RGB2_35__0_n_98;
  wire RGB2_35__0_n_99;
  wire [17:0]RGB2_35__1_0;
  wire RGB2_35__1_n_100;
  wire RGB2_35__1_n_101;
  wire RGB2_35__1_n_102;
  wire RGB2_35__1_n_103;
  wire RGB2_35__1_n_104;
  wire RGB2_35__1_n_105;
  wire RGB2_35__1_n_106;
  wire RGB2_35__1_n_107;
  wire RGB2_35__1_n_108;
  wire RGB2_35__1_n_109;
  wire RGB2_35__1_n_110;
  wire RGB2_35__1_n_111;
  wire RGB2_35__1_n_112;
  wire RGB2_35__1_n_113;
  wire RGB2_35__1_n_114;
  wire RGB2_35__1_n_115;
  wire RGB2_35__1_n_116;
  wire RGB2_35__1_n_117;
  wire RGB2_35__1_n_118;
  wire RGB2_35__1_n_119;
  wire RGB2_35__1_n_120;
  wire RGB2_35__1_n_121;
  wire RGB2_35__1_n_122;
  wire RGB2_35__1_n_123;
  wire RGB2_35__1_n_124;
  wire RGB2_35__1_n_125;
  wire RGB2_35__1_n_126;
  wire RGB2_35__1_n_127;
  wire RGB2_35__1_n_128;
  wire RGB2_35__1_n_129;
  wire RGB2_35__1_n_130;
  wire RGB2_35__1_n_131;
  wire RGB2_35__1_n_132;
  wire RGB2_35__1_n_133;
  wire RGB2_35__1_n_134;
  wire RGB2_35__1_n_135;
  wire RGB2_35__1_n_136;
  wire RGB2_35__1_n_137;
  wire RGB2_35__1_n_138;
  wire RGB2_35__1_n_139;
  wire RGB2_35__1_n_140;
  wire RGB2_35__1_n_141;
  wire RGB2_35__1_n_142;
  wire RGB2_35__1_n_143;
  wire RGB2_35__1_n_144;
  wire RGB2_35__1_n_145;
  wire RGB2_35__1_n_146;
  wire RGB2_35__1_n_147;
  wire RGB2_35__1_n_148;
  wire RGB2_35__1_n_149;
  wire RGB2_35__1_n_150;
  wire RGB2_35__1_n_151;
  wire RGB2_35__1_n_152;
  wire RGB2_35__1_n_153;
  wire RGB2_35__1_n_72;
  wire RGB2_35__1_n_73;
  wire RGB2_35__1_n_74;
  wire RGB2_35__1_n_75;
  wire RGB2_35__1_n_76;
  wire RGB2_35__1_n_77;
  wire RGB2_35__1_n_78;
  wire RGB2_35__1_n_79;
  wire RGB2_35__1_n_80;
  wire RGB2_35__1_n_81;
  wire RGB2_35__1_n_82;
  wire RGB2_35__1_n_83;
  wire RGB2_35__1_n_84;
  wire RGB2_35__1_n_85;
  wire RGB2_35__1_n_86;
  wire RGB2_35__1_n_87;
  wire RGB2_35__1_n_88;
  wire RGB2_35__1_n_89;
  wire RGB2_35__1_n_90;
  wire RGB2_35__1_n_91;
  wire RGB2_35__1_n_92;
  wire RGB2_35__1_n_93;
  wire RGB2_35__1_n_94;
  wire RGB2_35__1_n_95;
  wire RGB2_35__1_n_96;
  wire RGB2_35__1_n_97;
  wire RGB2_35__1_n_98;
  wire RGB2_35__1_n_99;
  wire RGB2_35_n_100;
  wire RGB2_35_n_101;
  wire RGB2_35_n_102;
  wire RGB2_35_n_103;
  wire RGB2_35_n_104;
  wire RGB2_35_n_105;
  wire RGB2_35_n_106;
  wire RGB2_35_n_107;
  wire RGB2_35_n_108;
  wire RGB2_35_n_109;
  wire RGB2_35_n_110;
  wire RGB2_35_n_111;
  wire RGB2_35_n_112;
  wire RGB2_35_n_113;
  wire RGB2_35_n_114;
  wire RGB2_35_n_115;
  wire RGB2_35_n_116;
  wire RGB2_35_n_117;
  wire RGB2_35_n_118;
  wire RGB2_35_n_119;
  wire RGB2_35_n_120;
  wire RGB2_35_n_121;
  wire RGB2_35_n_122;
  wire RGB2_35_n_123;
  wire RGB2_35_n_124;
  wire RGB2_35_n_125;
  wire RGB2_35_n_126;
  wire RGB2_35_n_127;
  wire RGB2_35_n_128;
  wire RGB2_35_n_129;
  wire RGB2_35_n_130;
  wire RGB2_35_n_131;
  wire RGB2_35_n_132;
  wire RGB2_35_n_133;
  wire RGB2_35_n_134;
  wire RGB2_35_n_135;
  wire RGB2_35_n_136;
  wire RGB2_35_n_137;
  wire RGB2_35_n_138;
  wire RGB2_35_n_139;
  wire RGB2_35_n_140;
  wire RGB2_35_n_141;
  wire RGB2_35_n_142;
  wire RGB2_35_n_143;
  wire RGB2_35_n_144;
  wire RGB2_35_n_145;
  wire RGB2_35_n_146;
  wire RGB2_35_n_147;
  wire RGB2_35_n_148;
  wire RGB2_35_n_149;
  wire RGB2_35_n_150;
  wire RGB2_35_n_151;
  wire RGB2_35_n_152;
  wire RGB2_35_n_153;
  wire RGB2_35_n_72;
  wire RGB2_35_n_73;
  wire RGB2_35_n_74;
  wire RGB2_35_n_75;
  wire RGB2_35_n_76;
  wire RGB2_35_n_77;
  wire RGB2_35_n_78;
  wire RGB2_35_n_79;
  wire RGB2_35_n_80;
  wire RGB2_35_n_81;
  wire RGB2_35_n_82;
  wire RGB2_35_n_83;
  wire RGB2_35_n_84;
  wire RGB2_35_n_85;
  wire RGB2_35_n_86;
  wire RGB2_35_n_87;
  wire RGB2_35_n_88;
  wire RGB2_35_n_89;
  wire RGB2_35_n_90;
  wire RGB2_35_n_91;
  wire RGB2_35_n_92;
  wire RGB2_35_n_93;
  wire RGB2_35_n_94;
  wire RGB2_35_n_95;
  wire RGB2_35_n_96;
  wire RGB2_35_n_97;
  wire RGB2_35_n_98;
  wire RGB2_35_n_99;
  wire [17:0]RGB3_30;
  wire RGB3_330_in;
  wire RGB3_3316_in;
  wire RGB3_338_in;
  wire [7:0]RGB3_34_0;
  wire [7:0]RGB3_34__0_0;
  wire RGB3_34__0_n_100;
  wire RGB3_34__0_n_101;
  wire RGB3_34__0_n_102;
  wire RGB3_34__0_n_103;
  wire RGB3_34__0_n_104;
  wire RGB3_34__0_n_105;
  wire RGB3_34__0_n_70;
  wire RGB3_34__0_n_71;
  wire RGB3_34__0_n_72;
  wire RGB3_34__0_n_73;
  wire RGB3_34__0_n_74;
  wire RGB3_34__0_n_75;
  wire RGB3_34__0_n_76;
  wire RGB3_34__0_n_77;
  wire RGB3_34__0_n_78;
  wire RGB3_34__0_n_79;
  wire RGB3_34__0_n_80;
  wire RGB3_34__0_n_81;
  wire RGB3_34__0_n_82;
  wire RGB3_34__0_n_83;
  wire RGB3_34__0_n_84;
  wire RGB3_34__0_n_85;
  wire RGB3_34__0_n_86;
  wire RGB3_34__0_n_87;
  wire RGB3_34__0_n_88;
  wire RGB3_34__0_n_89;
  wire RGB3_34__0_n_90;
  wire RGB3_34__0_n_91;
  wire RGB3_34__0_n_92;
  wire RGB3_34__0_n_93;
  wire RGB3_34__0_n_94;
  wire RGB3_34__0_n_95;
  wire RGB3_34__0_n_96;
  wire RGB3_34__0_n_97;
  wire RGB3_34__0_n_98;
  wire RGB3_34__0_n_99;
  wire [7:0]RGB3_34__1_0;
  wire RGB3_34__1_n_100;
  wire RGB3_34__1_n_101;
  wire RGB3_34__1_n_102;
  wire RGB3_34__1_n_103;
  wire RGB3_34__1_n_104;
  wire RGB3_34__1_n_105;
  wire RGB3_34__1_n_69;
  wire RGB3_34__1_n_70;
  wire RGB3_34__1_n_71;
  wire RGB3_34__1_n_72;
  wire RGB3_34__1_n_73;
  wire RGB3_34__1_n_74;
  wire RGB3_34__1_n_75;
  wire RGB3_34__1_n_76;
  wire RGB3_34__1_n_77;
  wire RGB3_34__1_n_78;
  wire RGB3_34__1_n_79;
  wire RGB3_34__1_n_80;
  wire RGB3_34__1_n_81;
  wire RGB3_34__1_n_82;
  wire RGB3_34__1_n_83;
  wire RGB3_34__1_n_84;
  wire RGB3_34__1_n_85;
  wire RGB3_34__1_n_86;
  wire RGB3_34__1_n_87;
  wire RGB3_34__1_n_88;
  wire RGB3_34__1_n_89;
  wire RGB3_34__1_n_90;
  wire RGB3_34__1_n_91;
  wire RGB3_34__1_n_92;
  wire RGB3_34__1_n_93;
  wire RGB3_34__1_n_94;
  wire RGB3_34__1_n_95;
  wire RGB3_34__1_n_96;
  wire RGB3_34__1_n_97;
  wire RGB3_34__1_n_98;
  wire RGB3_34__1_n_99;
  wire RGB3_34_n_100;
  wire RGB3_34_n_101;
  wire RGB3_34_n_102;
  wire RGB3_34_n_103;
  wire RGB3_34_n_104;
  wire RGB3_34_n_105;
  wire RGB3_34_n_70;
  wire RGB3_34_n_71;
  wire RGB3_34_n_72;
  wire RGB3_34_n_73;
  wire RGB3_34_n_74;
  wire RGB3_34_n_75;
  wire RGB3_34_n_76;
  wire RGB3_34_n_77;
  wire RGB3_34_n_78;
  wire RGB3_34_n_79;
  wire RGB3_34_n_80;
  wire RGB3_34_n_81;
  wire RGB3_34_n_82;
  wire RGB3_34_n_83;
  wire RGB3_34_n_84;
  wire RGB3_34_n_85;
  wire RGB3_34_n_86;
  wire RGB3_34_n_87;
  wire RGB3_34_n_88;
  wire RGB3_34_n_89;
  wire RGB3_34_n_90;
  wire RGB3_34_n_91;
  wire RGB3_34_n_92;
  wire RGB3_34_n_93;
  wire RGB3_34_n_94;
  wire RGB3_34_n_95;
  wire RGB3_34_n_96;
  wire RGB3_34_n_97;
  wire RGB3_34_n_98;
  wire RGB3_34_n_99;
  wire [17:0]RGB3_35_0;
  wire [17:0]RGB3_35__0_0;
  wire RGB3_35__0_n_100;
  wire RGB3_35__0_n_101;
  wire RGB3_35__0_n_102;
  wire RGB3_35__0_n_103;
  wire RGB3_35__0_n_104;
  wire RGB3_35__0_n_105;
  wire RGB3_35__0_n_106;
  wire RGB3_35__0_n_107;
  wire RGB3_35__0_n_108;
  wire RGB3_35__0_n_109;
  wire RGB3_35__0_n_110;
  wire RGB3_35__0_n_111;
  wire RGB3_35__0_n_112;
  wire RGB3_35__0_n_113;
  wire RGB3_35__0_n_114;
  wire RGB3_35__0_n_115;
  wire RGB3_35__0_n_116;
  wire RGB3_35__0_n_117;
  wire RGB3_35__0_n_118;
  wire RGB3_35__0_n_119;
  wire RGB3_35__0_n_120;
  wire RGB3_35__0_n_121;
  wire RGB3_35__0_n_122;
  wire RGB3_35__0_n_123;
  wire RGB3_35__0_n_124;
  wire RGB3_35__0_n_125;
  wire RGB3_35__0_n_126;
  wire RGB3_35__0_n_127;
  wire RGB3_35__0_n_128;
  wire RGB3_35__0_n_129;
  wire RGB3_35__0_n_130;
  wire RGB3_35__0_n_131;
  wire RGB3_35__0_n_132;
  wire RGB3_35__0_n_133;
  wire RGB3_35__0_n_134;
  wire RGB3_35__0_n_135;
  wire RGB3_35__0_n_136;
  wire RGB3_35__0_n_137;
  wire RGB3_35__0_n_138;
  wire RGB3_35__0_n_139;
  wire RGB3_35__0_n_140;
  wire RGB3_35__0_n_141;
  wire RGB3_35__0_n_142;
  wire RGB3_35__0_n_143;
  wire RGB3_35__0_n_144;
  wire RGB3_35__0_n_145;
  wire RGB3_35__0_n_146;
  wire RGB3_35__0_n_147;
  wire RGB3_35__0_n_148;
  wire RGB3_35__0_n_149;
  wire RGB3_35__0_n_150;
  wire RGB3_35__0_n_151;
  wire RGB3_35__0_n_152;
  wire RGB3_35__0_n_153;
  wire RGB3_35__0_n_72;
  wire RGB3_35__0_n_73;
  wire RGB3_35__0_n_74;
  wire RGB3_35__0_n_75;
  wire RGB3_35__0_n_76;
  wire RGB3_35__0_n_77;
  wire RGB3_35__0_n_78;
  wire RGB3_35__0_n_79;
  wire RGB3_35__0_n_80;
  wire RGB3_35__0_n_81;
  wire RGB3_35__0_n_82;
  wire RGB3_35__0_n_83;
  wire RGB3_35__0_n_84;
  wire RGB3_35__0_n_85;
  wire RGB3_35__0_n_86;
  wire RGB3_35__0_n_87;
  wire RGB3_35__0_n_88;
  wire RGB3_35__0_n_89;
  wire RGB3_35__0_n_90;
  wire RGB3_35__0_n_91;
  wire RGB3_35__0_n_92;
  wire RGB3_35__0_n_93;
  wire RGB3_35__0_n_94;
  wire RGB3_35__0_n_95;
  wire RGB3_35__0_n_96;
  wire RGB3_35__0_n_97;
  wire RGB3_35__0_n_98;
  wire RGB3_35__0_n_99;
  wire [17:0]RGB3_35__1_0;
  wire RGB3_35__1_n_100;
  wire RGB3_35__1_n_101;
  wire RGB3_35__1_n_102;
  wire RGB3_35__1_n_103;
  wire RGB3_35__1_n_104;
  wire RGB3_35__1_n_105;
  wire RGB3_35__1_n_106;
  wire RGB3_35__1_n_107;
  wire RGB3_35__1_n_108;
  wire RGB3_35__1_n_109;
  wire RGB3_35__1_n_110;
  wire RGB3_35__1_n_111;
  wire RGB3_35__1_n_112;
  wire RGB3_35__1_n_113;
  wire RGB3_35__1_n_114;
  wire RGB3_35__1_n_115;
  wire RGB3_35__1_n_116;
  wire RGB3_35__1_n_117;
  wire RGB3_35__1_n_118;
  wire RGB3_35__1_n_119;
  wire RGB3_35__1_n_120;
  wire RGB3_35__1_n_121;
  wire RGB3_35__1_n_122;
  wire RGB3_35__1_n_123;
  wire RGB3_35__1_n_124;
  wire RGB3_35__1_n_125;
  wire RGB3_35__1_n_126;
  wire RGB3_35__1_n_127;
  wire RGB3_35__1_n_128;
  wire RGB3_35__1_n_129;
  wire RGB3_35__1_n_130;
  wire RGB3_35__1_n_131;
  wire RGB3_35__1_n_132;
  wire RGB3_35__1_n_133;
  wire RGB3_35__1_n_134;
  wire RGB3_35__1_n_135;
  wire RGB3_35__1_n_136;
  wire RGB3_35__1_n_137;
  wire RGB3_35__1_n_138;
  wire RGB3_35__1_n_139;
  wire RGB3_35__1_n_140;
  wire RGB3_35__1_n_141;
  wire RGB3_35__1_n_142;
  wire RGB3_35__1_n_143;
  wire RGB3_35__1_n_144;
  wire RGB3_35__1_n_145;
  wire RGB3_35__1_n_146;
  wire RGB3_35__1_n_147;
  wire RGB3_35__1_n_148;
  wire RGB3_35__1_n_149;
  wire RGB3_35__1_n_150;
  wire RGB3_35__1_n_151;
  wire RGB3_35__1_n_152;
  wire RGB3_35__1_n_153;
  wire RGB3_35__1_n_72;
  wire RGB3_35__1_n_73;
  wire RGB3_35__1_n_74;
  wire RGB3_35__1_n_75;
  wire RGB3_35__1_n_76;
  wire RGB3_35__1_n_77;
  wire RGB3_35__1_n_78;
  wire RGB3_35__1_n_79;
  wire RGB3_35__1_n_80;
  wire RGB3_35__1_n_81;
  wire RGB3_35__1_n_82;
  wire RGB3_35__1_n_83;
  wire RGB3_35__1_n_84;
  wire RGB3_35__1_n_85;
  wire RGB3_35__1_n_86;
  wire RGB3_35__1_n_87;
  wire RGB3_35__1_n_88;
  wire RGB3_35__1_n_89;
  wire RGB3_35__1_n_90;
  wire RGB3_35__1_n_91;
  wire RGB3_35__1_n_92;
  wire RGB3_35__1_n_93;
  wire RGB3_35__1_n_94;
  wire RGB3_35__1_n_95;
  wire RGB3_35__1_n_96;
  wire RGB3_35__1_n_97;
  wire RGB3_35__1_n_98;
  wire RGB3_35__1_n_99;
  wire RGB3_35_n_100;
  wire RGB3_35_n_101;
  wire RGB3_35_n_102;
  wire RGB3_35_n_103;
  wire RGB3_35_n_104;
  wire RGB3_35_n_105;
  wire RGB3_35_n_106;
  wire RGB3_35_n_107;
  wire RGB3_35_n_108;
  wire RGB3_35_n_109;
  wire RGB3_35_n_110;
  wire RGB3_35_n_111;
  wire RGB3_35_n_112;
  wire RGB3_35_n_113;
  wire RGB3_35_n_114;
  wire RGB3_35_n_115;
  wire RGB3_35_n_116;
  wire RGB3_35_n_117;
  wire RGB3_35_n_118;
  wire RGB3_35_n_119;
  wire RGB3_35_n_120;
  wire RGB3_35_n_121;
  wire RGB3_35_n_122;
  wire RGB3_35_n_123;
  wire RGB3_35_n_124;
  wire RGB3_35_n_125;
  wire RGB3_35_n_126;
  wire RGB3_35_n_127;
  wire RGB3_35_n_128;
  wire RGB3_35_n_129;
  wire RGB3_35_n_130;
  wire RGB3_35_n_131;
  wire RGB3_35_n_132;
  wire RGB3_35_n_133;
  wire RGB3_35_n_134;
  wire RGB3_35_n_135;
  wire RGB3_35_n_136;
  wire RGB3_35_n_137;
  wire RGB3_35_n_138;
  wire RGB3_35_n_139;
  wire RGB3_35_n_140;
  wire RGB3_35_n_141;
  wire RGB3_35_n_142;
  wire RGB3_35_n_143;
  wire RGB3_35_n_144;
  wire RGB3_35_n_145;
  wire RGB3_35_n_146;
  wire RGB3_35_n_147;
  wire RGB3_35_n_148;
  wire RGB3_35_n_149;
  wire RGB3_35_n_150;
  wire RGB3_35_n_151;
  wire RGB3_35_n_152;
  wire RGB3_35_n_153;
  wire RGB3_35_n_72;
  wire RGB3_35_n_73;
  wire RGB3_35_n_74;
  wire RGB3_35_n_75;
  wire RGB3_35_n_76;
  wire RGB3_35_n_77;
  wire RGB3_35_n_78;
  wire RGB3_35_n_79;
  wire RGB3_35_n_80;
  wire RGB3_35_n_81;
  wire RGB3_35_n_82;
  wire RGB3_35_n_83;
  wire RGB3_35_n_84;
  wire RGB3_35_n_85;
  wire RGB3_35_n_86;
  wire RGB3_35_n_87;
  wire RGB3_35_n_88;
  wire RGB3_35_n_89;
  wire RGB3_35_n_90;
  wire RGB3_35_n_91;
  wire RGB3_35_n_92;
  wire RGB3_35_n_93;
  wire RGB3_35_n_94;
  wire RGB3_35_n_95;
  wire RGB3_35_n_96;
  wire RGB3_35_n_97;
  wire RGB3_35_n_98;
  wire RGB3_35_n_99;
  wire [3:0]p_0_in;
  wire p_0_in__0;
  wire p_1_in13_in;
  wire p_1_in20_in;
  wire p_1_in26_in;
  wire p_1_in34_in;
  wire p_1_in41_in;
  wire p_1_in47_in;
  wire p_1_in55_in;
  wire p_1_in5_in;
  wire p_1_in63_in;
  wire p_1_in70_in;
  wire p_1_in78_in;
  wire [17:0]\vStart_reg_reg[7] ;
  wire [17:0]\vStart_reg_reg[7]_0 ;
  wire [17:0]\vStart_reg_reg[7]_1 ;
  wire [17:0]\vStart_reg_reg[7]_2 ;
  wire [17:0]\vStart_reg_reg[7]_3 ;
  wire [3:1]\NLW_Delay1_reg_reg[0][17]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_Delay1_reg_reg[0][17]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_Delay1_reg_reg[1][17]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_Delay1_reg_reg[1][17]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_Delay1_reg_reg[2][17]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_Delay1_reg_reg[2][17]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_Delay4_reg_reg[0][17]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_Delay4_reg_reg[0][17]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_Delay4_reg_reg[1][17]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_Delay4_reg_reg[1][17]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_Delay4_reg_reg[2][17]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_Delay4_reg_reg[2][17]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_Delay5_reg_reg[0][17]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_Delay5_reg_reg[0][17]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_Delay5_reg_reg[1][17]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_Delay5_reg_reg[1][17]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_Delay5_reg_reg[2][17]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_Delay5_reg_reg[2][17]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_Delay_reg_reg[0][17]_i_5_CO_UNCONNECTED ;
  wire [3:2]\NLW_Delay_reg_reg[0][17]_i_5_O_UNCONNECTED ;
  wire [3:1]\NLW_Delay_reg_reg[1][17]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_Delay_reg_reg[1][17]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_Delay_reg_reg[2][17]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_Delay_reg_reg[2][17]_i_3_O_UNCONNECTED ;
  wire NLW_RGB0_34_CARRYCASCOUT_UNCONNECTED;
  wire NLW_RGB0_34_MULTSIGNOUT_UNCONNECTED;
  wire NLW_RGB0_34_OVERFLOW_UNCONNECTED;
  wire NLW_RGB0_34_PATTERNBDETECT_UNCONNECTED;
  wire NLW_RGB0_34_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_RGB0_34_ACOUT_UNCONNECTED;
  wire [17:0]NLW_RGB0_34_BCOUT_UNCONNECTED;
  wire [3:0]NLW_RGB0_34_CARRYOUT_UNCONNECTED;
  wire [47:37]NLW_RGB0_34_P_UNCONNECTED;
  wire [47:0]NLW_RGB0_34_PCOUT_UNCONNECTED;
  wire NLW_RGB0_34__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_RGB0_34__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_RGB0_34__0_OVERFLOW_UNCONNECTED;
  wire NLW_RGB0_34__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_RGB0_34__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_RGB0_34__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_RGB0_34__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_RGB0_34__0_CARRYOUT_UNCONNECTED;
  wire [47:37]NLW_RGB0_34__0_P_UNCONNECTED;
  wire [47:0]NLW_RGB0_34__0_PCOUT_UNCONNECTED;
  wire NLW_RGB0_34__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_RGB0_34__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_RGB0_34__1_OVERFLOW_UNCONNECTED;
  wire NLW_RGB0_34__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_RGB0_34__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_RGB0_34__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_RGB0_34__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_RGB0_34__1_CARRYOUT_UNCONNECTED;
  wire [47:37]NLW_RGB0_34__1_P_UNCONNECTED;
  wire [47:0]NLW_RGB0_34__1_PCOUT_UNCONNECTED;
  wire NLW_RGB0_35_CARRYCASCOUT_UNCONNECTED;
  wire NLW_RGB0_35_MULTSIGNOUT_UNCONNECTED;
  wire NLW_RGB0_35_OVERFLOW_UNCONNECTED;
  wire NLW_RGB0_35_PATTERNBDETECT_UNCONNECTED;
  wire NLW_RGB0_35_PATTERNDETECT_UNCONNECTED;
  wire NLW_RGB0_35_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_RGB0_35_ACOUT_UNCONNECTED;
  wire [17:0]NLW_RGB0_35_BCOUT_UNCONNECTED;
  wire [3:0]NLW_RGB0_35_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_RGB0_35_P_UNCONNECTED;
  wire NLW_RGB0_35__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_RGB0_35__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_RGB0_35__0_OVERFLOW_UNCONNECTED;
  wire NLW_RGB0_35__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_RGB0_35__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_RGB0_35__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_RGB0_35__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_RGB0_35__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_RGB0_35__0_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_RGB0_35__0_P_UNCONNECTED;
  wire NLW_RGB0_35__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_RGB0_35__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_RGB0_35__1_OVERFLOW_UNCONNECTED;
  wire NLW_RGB0_35__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_RGB0_35__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_RGB0_35__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_RGB0_35__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_RGB0_35__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_RGB0_35__1_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_RGB0_35__1_P_UNCONNECTED;
  wire NLW_RGB1_34_CARRYCASCOUT_UNCONNECTED;
  wire NLW_RGB1_34_MULTSIGNOUT_UNCONNECTED;
  wire NLW_RGB1_34_OVERFLOW_UNCONNECTED;
  wire NLW_RGB1_34_PATTERNBDETECT_UNCONNECTED;
  wire NLW_RGB1_34_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_RGB1_34_ACOUT_UNCONNECTED;
  wire [17:0]NLW_RGB1_34_BCOUT_UNCONNECTED;
  wire [3:0]NLW_RGB1_34_CARRYOUT_UNCONNECTED;
  wire [47:37]NLW_RGB1_34_P_UNCONNECTED;
  wire [47:0]NLW_RGB1_34_PCOUT_UNCONNECTED;
  wire NLW_RGB1_34__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_RGB1_34__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_RGB1_34__0_OVERFLOW_UNCONNECTED;
  wire NLW_RGB1_34__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_RGB1_34__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_RGB1_34__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_RGB1_34__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_RGB1_34__0_CARRYOUT_UNCONNECTED;
  wire [47:37]NLW_RGB1_34__0_P_UNCONNECTED;
  wire [47:0]NLW_RGB1_34__0_PCOUT_UNCONNECTED;
  wire NLW_RGB1_34__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_RGB1_34__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_RGB1_34__1_OVERFLOW_UNCONNECTED;
  wire NLW_RGB1_34__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_RGB1_34__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_RGB1_34__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_RGB1_34__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_RGB1_34__1_CARRYOUT_UNCONNECTED;
  wire [47:37]NLW_RGB1_34__1_P_UNCONNECTED;
  wire [47:0]NLW_RGB1_34__1_PCOUT_UNCONNECTED;
  wire NLW_RGB1_35_CARRYCASCOUT_UNCONNECTED;
  wire NLW_RGB1_35_MULTSIGNOUT_UNCONNECTED;
  wire NLW_RGB1_35_OVERFLOW_UNCONNECTED;
  wire NLW_RGB1_35_PATTERNBDETECT_UNCONNECTED;
  wire NLW_RGB1_35_PATTERNDETECT_UNCONNECTED;
  wire NLW_RGB1_35_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_RGB1_35_ACOUT_UNCONNECTED;
  wire [17:0]NLW_RGB1_35_BCOUT_UNCONNECTED;
  wire [3:0]NLW_RGB1_35_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_RGB1_35_P_UNCONNECTED;
  wire NLW_RGB1_35__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_RGB1_35__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_RGB1_35__0_OVERFLOW_UNCONNECTED;
  wire NLW_RGB1_35__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_RGB1_35__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_RGB1_35__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_RGB1_35__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_RGB1_35__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_RGB1_35__0_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_RGB1_35__0_P_UNCONNECTED;
  wire NLW_RGB1_35__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_RGB1_35__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_RGB1_35__1_OVERFLOW_UNCONNECTED;
  wire NLW_RGB1_35__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_RGB1_35__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_RGB1_35__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_RGB1_35__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_RGB1_35__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_RGB1_35__1_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_RGB1_35__1_P_UNCONNECTED;
  wire NLW_RGB2_34_CARRYCASCOUT_UNCONNECTED;
  wire NLW_RGB2_34_MULTSIGNOUT_UNCONNECTED;
  wire NLW_RGB2_34_OVERFLOW_UNCONNECTED;
  wire NLW_RGB2_34_PATTERNBDETECT_UNCONNECTED;
  wire NLW_RGB2_34_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_RGB2_34_ACOUT_UNCONNECTED;
  wire [17:0]NLW_RGB2_34_BCOUT_UNCONNECTED;
  wire [3:0]NLW_RGB2_34_CARRYOUT_UNCONNECTED;
  wire [47:37]NLW_RGB2_34_P_UNCONNECTED;
  wire [47:0]NLW_RGB2_34_PCOUT_UNCONNECTED;
  wire NLW_RGB2_34__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_RGB2_34__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_RGB2_34__0_OVERFLOW_UNCONNECTED;
  wire NLW_RGB2_34__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_RGB2_34__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_RGB2_34__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_RGB2_34__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_RGB2_34__0_CARRYOUT_UNCONNECTED;
  wire [47:37]NLW_RGB2_34__0_P_UNCONNECTED;
  wire [47:0]NLW_RGB2_34__0_PCOUT_UNCONNECTED;
  wire NLW_RGB2_34__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_RGB2_34__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_RGB2_34__1_OVERFLOW_UNCONNECTED;
  wire NLW_RGB2_34__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_RGB2_34__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_RGB2_34__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_RGB2_34__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_RGB2_34__1_CARRYOUT_UNCONNECTED;
  wire [47:37]NLW_RGB2_34__1_P_UNCONNECTED;
  wire [47:0]NLW_RGB2_34__1_PCOUT_UNCONNECTED;
  wire NLW_RGB2_35_CARRYCASCOUT_UNCONNECTED;
  wire NLW_RGB2_35_MULTSIGNOUT_UNCONNECTED;
  wire NLW_RGB2_35_OVERFLOW_UNCONNECTED;
  wire NLW_RGB2_35_PATTERNBDETECT_UNCONNECTED;
  wire NLW_RGB2_35_PATTERNDETECT_UNCONNECTED;
  wire NLW_RGB2_35_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_RGB2_35_ACOUT_UNCONNECTED;
  wire [17:0]NLW_RGB2_35_BCOUT_UNCONNECTED;
  wire [3:0]NLW_RGB2_35_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_RGB2_35_P_UNCONNECTED;
  wire NLW_RGB2_35__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_RGB2_35__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_RGB2_35__0_OVERFLOW_UNCONNECTED;
  wire NLW_RGB2_35__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_RGB2_35__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_RGB2_35__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_RGB2_35__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_RGB2_35__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_RGB2_35__0_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_RGB2_35__0_P_UNCONNECTED;
  wire NLW_RGB2_35__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_RGB2_35__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_RGB2_35__1_OVERFLOW_UNCONNECTED;
  wire NLW_RGB2_35__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_RGB2_35__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_RGB2_35__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_RGB2_35__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_RGB2_35__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_RGB2_35__1_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_RGB2_35__1_P_UNCONNECTED;
  wire NLW_RGB3_34_CARRYCASCOUT_UNCONNECTED;
  wire NLW_RGB3_34_MULTSIGNOUT_UNCONNECTED;
  wire NLW_RGB3_34_OVERFLOW_UNCONNECTED;
  wire NLW_RGB3_34_PATTERNBDETECT_UNCONNECTED;
  wire NLW_RGB3_34_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_RGB3_34_ACOUT_UNCONNECTED;
  wire [17:0]NLW_RGB3_34_BCOUT_UNCONNECTED;
  wire [3:0]NLW_RGB3_34_CARRYOUT_UNCONNECTED;
  wire [47:37]NLW_RGB3_34_P_UNCONNECTED;
  wire [47:0]NLW_RGB3_34_PCOUT_UNCONNECTED;
  wire NLW_RGB3_34__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_RGB3_34__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_RGB3_34__0_OVERFLOW_UNCONNECTED;
  wire NLW_RGB3_34__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_RGB3_34__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_RGB3_34__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_RGB3_34__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_RGB3_34__0_CARRYOUT_UNCONNECTED;
  wire [47:37]NLW_RGB3_34__0_P_UNCONNECTED;
  wire [47:0]NLW_RGB3_34__0_PCOUT_UNCONNECTED;
  wire NLW_RGB3_34__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_RGB3_34__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_RGB3_34__1_OVERFLOW_UNCONNECTED;
  wire NLW_RGB3_34__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_RGB3_34__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_RGB3_34__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_RGB3_34__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_RGB3_34__1_CARRYOUT_UNCONNECTED;
  wire [47:37]NLW_RGB3_34__1_P_UNCONNECTED;
  wire [47:0]NLW_RGB3_34__1_PCOUT_UNCONNECTED;
  wire NLW_RGB3_35_CARRYCASCOUT_UNCONNECTED;
  wire NLW_RGB3_35_MULTSIGNOUT_UNCONNECTED;
  wire NLW_RGB3_35_OVERFLOW_UNCONNECTED;
  wire NLW_RGB3_35_PATTERNBDETECT_UNCONNECTED;
  wire NLW_RGB3_35_PATTERNDETECT_UNCONNECTED;
  wire NLW_RGB3_35_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_RGB3_35_ACOUT_UNCONNECTED;
  wire [17:0]NLW_RGB3_35_BCOUT_UNCONNECTED;
  wire [3:0]NLW_RGB3_35_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_RGB3_35_P_UNCONNECTED;
  wire NLW_RGB3_35__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_RGB3_35__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_RGB3_35__0_OVERFLOW_UNCONNECTED;
  wire NLW_RGB3_35__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_RGB3_35__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_RGB3_35__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_RGB3_35__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_RGB3_35__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_RGB3_35__0_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_RGB3_35__0_P_UNCONNECTED;
  wire NLW_RGB3_35__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_RGB3_35__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_RGB3_35__1_OVERFLOW_UNCONNECTED;
  wire NLW_RGB3_35__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_RGB3_35__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_RGB3_35__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_RGB3_35__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_RGB3_35__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_RGB3_35__1_CARRYOUT_UNCONNECTED;
  wire [47:34]NLW_RGB3_35__1_P_UNCONNECTED;

  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[0][0]_i_1 
       (.I0(RGB1_30[0]),
        .I1(\Delay1_reg[0][17]_i_2_n_0 ),
        .I2(\Delay1_reg[0][17]_i_4_n_0 ),
        .I3(RGB1_35_0[0]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(RGB1_34_0[0]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay1_reg[0][10]_i_1 
       (.I0(\Delay_reg_reg[0][16] ),
        .I1(RGB1_35_0[10]),
        .I2(\Delay1_reg_reg[2][0] ),
        .I3(\Delay1_reg[0][17]_i_4_n_0 ),
        .I4(\Delay1_reg[0][17]_i_2_n_0 ),
        .I5(RGB1_30[10]),
        .O(RGB1_34_0[10]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay1_reg[0][11]_i_1 
       (.I0(\Delay_reg_reg[0][16] ),
        .I1(RGB1_35_0[11]),
        .I2(\Delay1_reg_reg[2][0] ),
        .I3(\Delay1_reg[0][17]_i_4_n_0 ),
        .I4(\Delay1_reg[0][17]_i_2_n_0 ),
        .I5(RGB1_30[11]),
        .O(RGB1_34_0[11]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay1_reg[0][12]_i_1 
       (.I0(\Delay_reg_reg[0][16] ),
        .I1(RGB1_35_0[12]),
        .I2(\Delay1_reg_reg[2][0] ),
        .I3(\Delay1_reg[0][17]_i_4_n_0 ),
        .I4(\Delay1_reg[0][17]_i_2_n_0 ),
        .I5(RGB1_30[12]),
        .O(RGB1_34_0[12]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay1_reg[0][13]_i_1 
       (.I0(\Delay_reg_reg[0][16] ),
        .I1(RGB1_35_0[13]),
        .I2(\Delay1_reg_reg[2][0] ),
        .I3(\Delay1_reg[0][17]_i_4_n_0 ),
        .I4(\Delay1_reg[0][17]_i_2_n_0 ),
        .I5(RGB1_30[13]),
        .O(RGB1_34_0[13]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay1_reg[0][14]_i_1 
       (.I0(\Delay_reg_reg[0][16] ),
        .I1(RGB1_35_0[14]),
        .I2(\Delay1_reg_reg[2][0] ),
        .I3(\Delay1_reg[0][17]_i_4_n_0 ),
        .I4(\Delay1_reg[0][17]_i_2_n_0 ),
        .I5(RGB1_30[14]),
        .O(RGB1_34_0[14]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[0][15]_i_1 
       (.I0(RGB1_30[15]),
        .I1(\Delay1_reg[0][17]_i_2_n_0 ),
        .I2(\Delay1_reg[0][17]_i_4_n_0 ),
        .I3(RGB1_35_0[15]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(RGB1_34_0[15]));
  LUT6 #(
    .INIT(64'h00000000AEAEFF00)) 
    \Delay1_reg[0][16]_i_1 
       (.I0(\Delay1_reg[0][17]_i_4_n_0 ),
        .I1(RGB1_30[16]),
        .I2(\Delay1_reg[0][17]_i_2_n_0 ),
        .I3(RGB1_35_0[16]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(RGB1_34_0[16]));
  LUT6 #(
    .INIT(64'h000000000E0EFF00)) 
    \Delay1_reg[0][17]_i_1 
       (.I0(\Delay1_reg[0][17]_i_2_n_0 ),
        .I1(RGB1_30[17]),
        .I2(\Delay1_reg[0][17]_i_4_n_0 ),
        .I3(RGB1_35_0[17]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(RGB1_34_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \Delay1_reg[0][17]_i_10 
       (.I0(RGB1_34_n_70),
        .I1(RGB1_34_n_72),
        .I2(RGB1_34_n_71),
        .I3(RGB1_34_n_73),
        .O(\Delay1_reg[0][17]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \Delay1_reg[0][17]_i_2 
       (.I0(p_1_in55_in),
        .I1(RGB1_34_n_73),
        .I2(RGB1_34_n_71),
        .I3(RGB1_34_n_72),
        .I4(RGB1_34_n_70),
        .O(\Delay1_reg[0][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000008AAAAAAAA)) 
    \Delay1_reg[0][17]_i_4 
       (.I0(RGB1_3358_in),
        .I1(\Delay1_reg[0][17]_i_6_n_0 ),
        .I2(\Delay1_reg[0][17]_i_7_n_0 ),
        .I3(\Delay1_reg[0][17]_i_8_n_0 ),
        .I4(\Delay1_reg[0][17]_i_9_n_0 ),
        .I5(\Delay1_reg[0][17]_i_10_n_0 ),
        .O(\Delay1_reg[0][17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Delay1_reg[0][17]_i_6 
       (.I0(RGB1_34_n_83),
        .I1(RGB1_34_n_86),
        .I2(RGB1_34_n_80),
        .I3(RGB1_34_n_81),
        .O(\Delay1_reg[0][17]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Delay1_reg[0][17]_i_7 
       (.I0(RGB1_34_n_88),
        .I1(RGB1_34_n_89),
        .I2(RGB1_34_n_87),
        .I3(RGB1_34_n_90),
        .O(\Delay1_reg[0][17]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Delay1_reg[0][17]_i_8 
       (.I0(RGB1_34_n_84),
        .I1(RGB1_34_n_85),
        .I2(RGB1_34_n_79),
        .I3(RGB1_34_n_82),
        .O(\Delay1_reg[0][17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \Delay1_reg[0][17]_i_9 
       (.I0(RGB1_34_n_76),
        .I1(RGB1_34_n_77),
        .I2(RGB1_34_n_78),
        .I3(RGB1_34_n_75),
        .I4(RGB1_34_n_73),
        .I5(RGB1_34_n_74),
        .O(\Delay1_reg[0][17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[0][1]_i_1 
       (.I0(RGB1_30[1]),
        .I1(\Delay1_reg[0][17]_i_2_n_0 ),
        .I2(\Delay1_reg[0][17]_i_4_n_0 ),
        .I3(RGB1_35_0[1]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(RGB1_34_0[1]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[0][2]_i_1 
       (.I0(RGB1_30[2]),
        .I1(\Delay1_reg[0][17]_i_2_n_0 ),
        .I2(\Delay1_reg[0][17]_i_4_n_0 ),
        .I3(RGB1_35_0[2]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(RGB1_34_0[2]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[0][3]_i_1 
       (.I0(RGB1_30[3]),
        .I1(\Delay1_reg[0][17]_i_2_n_0 ),
        .I2(\Delay1_reg[0][17]_i_4_n_0 ),
        .I3(RGB1_35_0[3]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(RGB1_34_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay1_reg[0][3]_i_3 
       (.I0(RGB1_34_n_90),
        .I1(RGB1_34_n_91),
        .O(\Delay1_reg[0][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[0][4]_i_1 
       (.I0(RGB1_30[4]),
        .I1(\Delay1_reg[0][17]_i_2_n_0 ),
        .I2(\Delay1_reg[0][17]_i_4_n_0 ),
        .I3(RGB1_35_0[4]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(RGB1_34_0[4]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[0][5]_i_1 
       (.I0(RGB1_30[5]),
        .I1(\Delay1_reg[0][17]_i_2_n_0 ),
        .I2(\Delay1_reg[0][17]_i_4_n_0 ),
        .I3(RGB1_35_0[5]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(RGB1_34_0[5]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[0][6]_i_1 
       (.I0(RGB1_30[6]),
        .I1(\Delay1_reg[0][17]_i_2_n_0 ),
        .I2(\Delay1_reg[0][17]_i_4_n_0 ),
        .I3(RGB1_35_0[6]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(RGB1_34_0[6]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[0][7]_i_1 
       (.I0(RGB1_30[7]),
        .I1(\Delay1_reg[0][17]_i_2_n_0 ),
        .I2(\Delay1_reg[0][17]_i_4_n_0 ),
        .I3(RGB1_35_0[7]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(RGB1_34_0[7]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay1_reg[0][8]_i_1 
       (.I0(\Delay_reg_reg[0][16] ),
        .I1(RGB1_35_0[8]),
        .I2(\Delay1_reg_reg[2][0] ),
        .I3(\Delay1_reg[0][17]_i_4_n_0 ),
        .I4(\Delay1_reg[0][17]_i_2_n_0 ),
        .I5(RGB1_30[8]),
        .O(RGB1_34_0[8]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay1_reg[0][9]_i_1 
       (.I0(\Delay_reg_reg[0][16] ),
        .I1(RGB1_35_0[9]),
        .I2(\Delay1_reg_reg[2][0] ),
        .I3(\Delay1_reg[0][17]_i_4_n_0 ),
        .I4(\Delay1_reg[0][17]_i_2_n_0 ),
        .I5(RGB1_30[9]),
        .O(RGB1_34_0[9]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[1][0]_i_1 
       (.I0(\Delay1_reg_reg[1][3]_i_2_n_7 ),
        .I1(\Delay1_reg[1][17]_i_2_n_0 ),
        .I2(\Delay1_reg[1][17]_i_4_n_0 ),
        .I3(RGB1_35__0_0[0]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(RGB1_34__0_0[0]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay1_reg[1][10]_i_1 
       (.I0(\Delay5_reg_reg[1][17] ),
        .I1(RGB1_35__0_0[10]),
        .I2(\Delay1_reg_reg[2][0] ),
        .I3(\Delay1_reg[1][17]_i_4_n_0 ),
        .I4(\Delay1_reg[1][17]_i_2_n_0 ),
        .I5(\Delay1_reg_reg[1][11]_i_2_n_5 ),
        .O(RGB1_34__0_0[10]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay1_reg[1][11]_i_1 
       (.I0(\Delay5_reg_reg[1][17] ),
        .I1(RGB1_35__0_0[11]),
        .I2(\Delay1_reg_reg[2][0] ),
        .I3(\Delay1_reg[1][17]_i_4_n_0 ),
        .I4(\Delay1_reg[1][17]_i_2_n_0 ),
        .I5(\Delay1_reg_reg[1][11]_i_2_n_4 ),
        .O(RGB1_34__0_0[11]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay1_reg[1][12]_i_1 
       (.I0(\Delay5_reg_reg[1][17] ),
        .I1(RGB1_35__0_0[12]),
        .I2(\Delay1_reg_reg[2][0] ),
        .I3(\Delay1_reg[1][17]_i_4_n_0 ),
        .I4(\Delay1_reg[1][17]_i_2_n_0 ),
        .I5(\Delay1_reg_reg[1][15]_i_2_n_7 ),
        .O(RGB1_34__0_0[12]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay1_reg[1][13]_i_1 
       (.I0(\Delay5_reg_reg[1][17] ),
        .I1(RGB1_35__0_0[13]),
        .I2(\Delay1_reg_reg[2][0] ),
        .I3(\Delay1_reg[1][17]_i_4_n_0 ),
        .I4(\Delay1_reg[1][17]_i_2_n_0 ),
        .I5(\Delay1_reg_reg[1][15]_i_2_n_6 ),
        .O(RGB1_34__0_0[13]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay1_reg[1][14]_i_1 
       (.I0(\Delay5_reg_reg[1][17] ),
        .I1(RGB1_35__0_0[14]),
        .I2(\Delay1_reg_reg[2][0] ),
        .I3(\Delay1_reg[1][17]_i_4_n_0 ),
        .I4(\Delay1_reg[1][17]_i_2_n_0 ),
        .I5(\Delay1_reg_reg[1][15]_i_2_n_5 ),
        .O(RGB1_34__0_0[14]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[1][15]_i_1 
       (.I0(\Delay1_reg_reg[1][15]_i_2_n_4 ),
        .I1(\Delay1_reg[1][17]_i_2_n_0 ),
        .I2(\Delay1_reg[1][17]_i_4_n_0 ),
        .I3(RGB1_35__0_0[15]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(RGB1_34__0_0[15]));
  LUT6 #(
    .INIT(64'h00000000AEAEFF00)) 
    \Delay1_reg[1][16]_i_1 
       (.I0(\Delay1_reg[1][17]_i_4_n_0 ),
        .I1(\Delay1_reg_reg[1][17]_i_3_n_7 ),
        .I2(\Delay1_reg[1][17]_i_2_n_0 ),
        .I3(RGB1_35__0_0[16]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(RGB1_34__0_0[16]));
  LUT6 #(
    .INIT(64'h000000000E0EFF00)) 
    \Delay1_reg[1][17]_i_1 
       (.I0(\Delay1_reg[1][17]_i_2_n_0 ),
        .I1(\Delay1_reg_reg[1][17]_i_3_n_6 ),
        .I2(\Delay1_reg[1][17]_i_4_n_0 ),
        .I3(RGB1_35__0_0[17]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(RGB1_34__0_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \Delay1_reg[1][17]_i_2 
       (.I0(p_1_in47_in),
        .I1(RGB1_34__0_n_73),
        .I2(RGB1_34__0_n_71),
        .I3(RGB1_34__0_n_72),
        .I4(RGB1_34__0_n_70),
        .O(\Delay1_reg[1][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000008AAAAAAAA)) 
    \Delay1_reg[1][17]_i_4 
       (.I0(RGB1_3350_in),
        .I1(\Delay1_reg[1][17]_i_5_n_0 ),
        .I2(\Delay1_reg[1][17]_i_6_n_0 ),
        .I3(\Delay1_reg[1][17]_i_7_n_0 ),
        .I4(\Delay1_reg[1][17]_i_8_n_0 ),
        .I5(\Delay1_reg[1][17]_i_9_n_0 ),
        .O(\Delay1_reg[1][17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Delay1_reg[1][17]_i_5 
       (.I0(RGB1_34__0_n_83),
        .I1(RGB1_34__0_n_86),
        .I2(RGB1_34__0_n_80),
        .I3(RGB1_34__0_n_81),
        .O(\Delay1_reg[1][17]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Delay1_reg[1][17]_i_6 
       (.I0(RGB1_34__0_n_88),
        .I1(RGB1_34__0_n_89),
        .I2(RGB1_34__0_n_87),
        .I3(RGB1_34__0_n_90),
        .O(\Delay1_reg[1][17]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Delay1_reg[1][17]_i_7 
       (.I0(RGB1_34__0_n_84),
        .I1(RGB1_34__0_n_85),
        .I2(RGB1_34__0_n_79),
        .I3(RGB1_34__0_n_82),
        .O(\Delay1_reg[1][17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \Delay1_reg[1][17]_i_8 
       (.I0(RGB1_34__0_n_76),
        .I1(RGB1_34__0_n_77),
        .I2(RGB1_34__0_n_78),
        .I3(RGB1_34__0_n_75),
        .I4(RGB1_34__0_n_73),
        .I5(RGB1_34__0_n_74),
        .O(\Delay1_reg[1][17]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \Delay1_reg[1][17]_i_9 
       (.I0(RGB1_34__0_n_70),
        .I1(RGB1_34__0_n_72),
        .I2(RGB1_34__0_n_71),
        .I3(RGB1_34__0_n_73),
        .O(\Delay1_reg[1][17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[1][1]_i_1 
       (.I0(\Delay1_reg_reg[1][3]_i_2_n_6 ),
        .I1(\Delay1_reg[1][17]_i_2_n_0 ),
        .I2(\Delay1_reg[1][17]_i_4_n_0 ),
        .I3(RGB1_35__0_0[1]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(RGB1_34__0_0[1]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[1][2]_i_1 
       (.I0(\Delay1_reg_reg[1][3]_i_2_n_5 ),
        .I1(\Delay1_reg[1][17]_i_2_n_0 ),
        .I2(\Delay1_reg[1][17]_i_4_n_0 ),
        .I3(RGB1_35__0_0[2]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(RGB1_34__0_0[2]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[1][3]_i_1 
       (.I0(\Delay1_reg_reg[1][3]_i_2_n_4 ),
        .I1(\Delay1_reg[1][17]_i_2_n_0 ),
        .I2(\Delay1_reg[1][17]_i_4_n_0 ),
        .I3(RGB1_35__0_0[3]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(RGB1_34__0_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay1_reg[1][3]_i_3 
       (.I0(RGB1_34__0_n_90),
        .I1(RGB1_34__0_n_91),
        .O(\Delay1_reg[1][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[1][4]_i_1 
       (.I0(\Delay1_reg_reg[1][7]_i_2_n_7 ),
        .I1(\Delay1_reg[1][17]_i_2_n_0 ),
        .I2(\Delay1_reg[1][17]_i_4_n_0 ),
        .I3(RGB1_35__0_0[4]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(RGB1_34__0_0[4]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[1][5]_i_1 
       (.I0(\Delay1_reg_reg[1][7]_i_2_n_6 ),
        .I1(\Delay1_reg[1][17]_i_2_n_0 ),
        .I2(\Delay1_reg[1][17]_i_4_n_0 ),
        .I3(RGB1_35__0_0[5]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(RGB1_34__0_0[5]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[1][6]_i_1 
       (.I0(\Delay1_reg_reg[1][7]_i_2_n_5 ),
        .I1(\Delay1_reg[1][17]_i_2_n_0 ),
        .I2(\Delay1_reg[1][17]_i_4_n_0 ),
        .I3(RGB1_35__0_0[6]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(RGB1_34__0_0[6]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[1][7]_i_1 
       (.I0(\Delay1_reg_reg[1][7]_i_2_n_4 ),
        .I1(\Delay1_reg[1][17]_i_2_n_0 ),
        .I2(\Delay1_reg[1][17]_i_4_n_0 ),
        .I3(RGB1_35__0_0[7]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(RGB1_34__0_0[7]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay1_reg[1][8]_i_1 
       (.I0(\Delay5_reg_reg[1][17] ),
        .I1(RGB1_35__0_0[8]),
        .I2(\Delay1_reg_reg[2][0] ),
        .I3(\Delay1_reg[1][17]_i_4_n_0 ),
        .I4(\Delay1_reg[1][17]_i_2_n_0 ),
        .I5(\Delay1_reg_reg[1][11]_i_2_n_7 ),
        .O(RGB1_34__0_0[8]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay1_reg[1][9]_i_1 
       (.I0(\Delay5_reg_reg[1][17] ),
        .I1(RGB1_35__0_0[9]),
        .I2(\Delay1_reg_reg[2][0] ),
        .I3(\Delay1_reg[1][17]_i_4_n_0 ),
        .I4(\Delay1_reg[1][17]_i_2_n_0 ),
        .I5(\Delay1_reg_reg[1][11]_i_2_n_6 ),
        .O(RGB1_34__0_0[9]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[2][0]_i_1 
       (.I0(\Delay1_reg_reg[2][3]_i_2_n_7 ),
        .I1(\Delay1_reg[2][17]_i_2_n_0 ),
        .I2(\Delay1_reg[2][17]_i_4_n_0 ),
        .I3(RGB1_35__1_0[0]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(RGB1_34__1_0[0]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay1_reg[2][10]_i_1 
       (.I0(\Delay5_reg_reg[2][17] ),
        .I1(RGB1_35__1_0[10]),
        .I2(\Delay1_reg_reg[2][0] ),
        .I3(\Delay1_reg[2][17]_i_4_n_0 ),
        .I4(\Delay1_reg[2][17]_i_2_n_0 ),
        .I5(\Delay1_reg_reg[2][11]_i_2_n_5 ),
        .O(RGB1_34__1_0[10]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay1_reg[2][11]_i_1 
       (.I0(\Delay5_reg_reg[2][17] ),
        .I1(RGB1_35__1_0[11]),
        .I2(\Delay1_reg_reg[2][0] ),
        .I3(\Delay1_reg[2][17]_i_4_n_0 ),
        .I4(\Delay1_reg[2][17]_i_2_n_0 ),
        .I5(\Delay1_reg_reg[2][11]_i_2_n_4 ),
        .O(RGB1_34__1_0[11]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay1_reg[2][12]_i_1 
       (.I0(\Delay5_reg_reg[2][17] ),
        .I1(RGB1_35__1_0[12]),
        .I2(\Delay1_reg_reg[2][0] ),
        .I3(\Delay1_reg[2][17]_i_4_n_0 ),
        .I4(\Delay1_reg[2][17]_i_2_n_0 ),
        .I5(\Delay1_reg_reg[2][15]_i_2_n_7 ),
        .O(RGB1_34__1_0[12]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay1_reg[2][13]_i_1 
       (.I0(\Delay5_reg_reg[2][17] ),
        .I1(RGB1_35__1_0[13]),
        .I2(\Delay1_reg_reg[2][0] ),
        .I3(\Delay1_reg[2][17]_i_4_n_0 ),
        .I4(\Delay1_reg[2][17]_i_2_n_0 ),
        .I5(\Delay1_reg_reg[2][15]_i_2_n_6 ),
        .O(RGB1_34__1_0[13]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay1_reg[2][14]_i_1 
       (.I0(\Delay5_reg_reg[2][17] ),
        .I1(RGB1_35__1_0[14]),
        .I2(\Delay1_reg_reg[2][0] ),
        .I3(\Delay1_reg[2][17]_i_4_n_0 ),
        .I4(\Delay1_reg[2][17]_i_2_n_0 ),
        .I5(\Delay1_reg_reg[2][15]_i_2_n_5 ),
        .O(RGB1_34__1_0[14]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[2][15]_i_1 
       (.I0(\Delay1_reg_reg[2][15]_i_2_n_4 ),
        .I1(\Delay1_reg[2][17]_i_2_n_0 ),
        .I2(\Delay1_reg[2][17]_i_4_n_0 ),
        .I3(RGB1_35__1_0[15]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(RGB1_34__1_0[15]));
  LUT6 #(
    .INIT(64'h00000000AEAEFF00)) 
    \Delay1_reg[2][16]_i_1 
       (.I0(\Delay1_reg[2][17]_i_4_n_0 ),
        .I1(\Delay1_reg_reg[2][17]_i_3_n_7 ),
        .I2(\Delay1_reg[2][17]_i_2_n_0 ),
        .I3(RGB1_35__1_0[16]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(RGB1_34__1_0[16]));
  LUT6 #(
    .INIT(64'h000000000E0EFF00)) 
    \Delay1_reg[2][17]_i_1 
       (.I0(\Delay1_reg[2][17]_i_2_n_0 ),
        .I1(\Delay1_reg_reg[2][17]_i_3_n_6 ),
        .I2(\Delay1_reg[2][17]_i_4_n_0 ),
        .I3(RGB1_35__1_0[17]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(RGB1_34__1_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \Delay1_reg[2][17]_i_2 
       (.I0(p_1_in41_in),
        .I1(RGB1_34__1_n_73),
        .I2(RGB1_34__1_n_71),
        .I3(RGB1_34__1_n_72),
        .I4(RGB1_34__1_n_70),
        .O(\Delay1_reg[2][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000008AAAAAAAA)) 
    \Delay1_reg[2][17]_i_4 
       (.I0(RGB1_3342_in),
        .I1(\Delay1_reg[2][17]_i_5_n_0 ),
        .I2(\Delay1_reg[2][17]_i_6_n_0 ),
        .I3(\Delay1_reg[2][17]_i_7_n_0 ),
        .I4(\Delay1_reg[2][17]_i_8_n_0 ),
        .I5(\Delay1_reg[2][17]_i_9_n_0 ),
        .O(\Delay1_reg[2][17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Delay1_reg[2][17]_i_5 
       (.I0(RGB1_34__1_n_83),
        .I1(RGB1_34__1_n_86),
        .I2(RGB1_34__1_n_80),
        .I3(RGB1_34__1_n_81),
        .O(\Delay1_reg[2][17]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Delay1_reg[2][17]_i_6 
       (.I0(RGB1_34__1_n_88),
        .I1(RGB1_34__1_n_89),
        .I2(RGB1_34__1_n_87),
        .I3(RGB1_34__1_n_90),
        .O(\Delay1_reg[2][17]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Delay1_reg[2][17]_i_7 
       (.I0(RGB1_34__1_n_84),
        .I1(RGB1_34__1_n_85),
        .I2(RGB1_34__1_n_79),
        .I3(RGB1_34__1_n_82),
        .O(\Delay1_reg[2][17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \Delay1_reg[2][17]_i_8 
       (.I0(RGB1_34__1_n_76),
        .I1(RGB1_34__1_n_77),
        .I2(RGB1_34__1_n_78),
        .I3(RGB1_34__1_n_75),
        .I4(RGB1_34__1_n_73),
        .I5(RGB1_34__1_n_74),
        .O(\Delay1_reg[2][17]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \Delay1_reg[2][17]_i_9 
       (.I0(RGB1_34__1_n_70),
        .I1(RGB1_34__1_n_72),
        .I2(RGB1_34__1_n_71),
        .I3(RGB1_34__1_n_73),
        .O(\Delay1_reg[2][17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[2][1]_i_1 
       (.I0(\Delay1_reg_reg[2][3]_i_2_n_6 ),
        .I1(\Delay1_reg[2][17]_i_2_n_0 ),
        .I2(\Delay1_reg[2][17]_i_4_n_0 ),
        .I3(RGB1_35__1_0[1]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(RGB1_34__1_0[1]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[2][2]_i_1 
       (.I0(\Delay1_reg_reg[2][3]_i_2_n_5 ),
        .I1(\Delay1_reg[2][17]_i_2_n_0 ),
        .I2(\Delay1_reg[2][17]_i_4_n_0 ),
        .I3(RGB1_35__1_0[2]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(RGB1_34__1_0[2]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[2][3]_i_1 
       (.I0(\Delay1_reg_reg[2][3]_i_2_n_4 ),
        .I1(\Delay1_reg[2][17]_i_2_n_0 ),
        .I2(\Delay1_reg[2][17]_i_4_n_0 ),
        .I3(RGB1_35__1_0[3]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(RGB1_34__1_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay1_reg[2][3]_i_3 
       (.I0(RGB1_34__1_n_90),
        .I1(RGB1_34__1_n_91),
        .O(\Delay1_reg[2][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[2][4]_i_1 
       (.I0(\Delay1_reg_reg[2][7]_i_2_n_7 ),
        .I1(\Delay1_reg[2][17]_i_2_n_0 ),
        .I2(\Delay1_reg[2][17]_i_4_n_0 ),
        .I3(RGB1_35__1_0[4]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(RGB1_34__1_0[4]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[2][5]_i_1 
       (.I0(\Delay1_reg_reg[2][7]_i_2_n_6 ),
        .I1(\Delay1_reg[2][17]_i_2_n_0 ),
        .I2(\Delay1_reg[2][17]_i_4_n_0 ),
        .I3(RGB1_35__1_0[5]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(RGB1_34__1_0[5]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[2][6]_i_1 
       (.I0(\Delay1_reg_reg[2][7]_i_2_n_5 ),
        .I1(\Delay1_reg[2][17]_i_2_n_0 ),
        .I2(\Delay1_reg[2][17]_i_4_n_0 ),
        .I3(RGB1_35__1_0[6]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(RGB1_34__1_0[6]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay1_reg[2][7]_i_1 
       (.I0(\Delay1_reg_reg[2][7]_i_2_n_4 ),
        .I1(\Delay1_reg[2][17]_i_2_n_0 ),
        .I2(\Delay1_reg[2][17]_i_4_n_0 ),
        .I3(RGB1_35__1_0[7]),
        .I4(\Delay1_reg_reg[2][0] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(RGB1_34__1_0[7]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay1_reg[2][8]_i_1 
       (.I0(\Delay5_reg_reg[2][17] ),
        .I1(RGB1_35__1_0[8]),
        .I2(\Delay1_reg_reg[2][0] ),
        .I3(\Delay1_reg[2][17]_i_4_n_0 ),
        .I4(\Delay1_reg[2][17]_i_2_n_0 ),
        .I5(\Delay1_reg_reg[2][11]_i_2_n_7 ),
        .O(RGB1_34__1_0[8]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay1_reg[2][9]_i_1 
       (.I0(\Delay5_reg_reg[2][17] ),
        .I1(RGB1_35__1_0[9]),
        .I2(\Delay1_reg_reg[2][0] ),
        .I3(\Delay1_reg[2][17]_i_4_n_0 ),
        .I4(\Delay1_reg[2][17]_i_2_n_0 ),
        .I5(\Delay1_reg_reg[2][11]_i_2_n_6 ),
        .O(RGB1_34__1_0[9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay1_reg_reg[0][11]_i_2 
       (.CI(\Delay1_reg_reg[0][7]_i_2_n_0 ),
        .CO({\Delay1_reg_reg[0][11]_i_2_n_0 ,\Delay1_reg_reg[0][11]_i_2_n_1 ,\Delay1_reg_reg[0][11]_i_2_n_2 ,\Delay1_reg_reg[0][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(RGB1_30[11:8]),
        .S({RGB1_34_n_79,RGB1_34_n_80,RGB1_34_n_81,RGB1_34_n_82}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay1_reg_reg[0][15]_i_2 
       (.CI(\Delay1_reg_reg[0][11]_i_2_n_0 ),
        .CO({\Delay1_reg_reg[0][15]_i_2_n_0 ,\Delay1_reg_reg[0][15]_i_2_n_1 ,\Delay1_reg_reg[0][15]_i_2_n_2 ,\Delay1_reg_reg[0][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(RGB1_30[15:12]),
        .S({RGB1_34_n_75,RGB1_34_n_76,RGB1_34_n_77,RGB1_34_n_78}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay1_reg_reg[0][17]_i_3 
       (.CI(\Delay1_reg_reg[0][15]_i_2_n_0 ),
        .CO({\NLW_Delay1_reg_reg[0][17]_i_3_CO_UNCONNECTED [3:1],\Delay1_reg_reg[0][17]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Delay1_reg_reg[0][17]_i_3_O_UNCONNECTED [3:2],RGB1_30[17:16]}),
        .S({1'b0,1'b0,RGB1_34_n_73,RGB1_34_n_74}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay1_reg_reg[0][3]_i_2 
       (.CI(1'b0),
        .CO({\Delay1_reg_reg[0][3]_i_2_n_0 ,\Delay1_reg_reg[0][3]_i_2_n_1 ,\Delay1_reg_reg[0][3]_i_2_n_2 ,\Delay1_reg_reg[0][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,RGB1_34_n_90}),
        .O(RGB1_30[3:0]),
        .S({RGB1_34_n_87,RGB1_34_n_88,RGB1_34_n_89,\Delay1_reg[0][3]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay1_reg_reg[0][7]_i_2 
       (.CI(\Delay1_reg_reg[0][3]_i_2_n_0 ),
        .CO({\Delay1_reg_reg[0][7]_i_2_n_0 ,\Delay1_reg_reg[0][7]_i_2_n_1 ,\Delay1_reg_reg[0][7]_i_2_n_2 ,\Delay1_reg_reg[0][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(RGB1_30[7:4]),
        .S({RGB1_34_n_83,RGB1_34_n_84,RGB1_34_n_85,RGB1_34_n_86}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay1_reg_reg[1][11]_i_2 
       (.CI(\Delay1_reg_reg[1][7]_i_2_n_0 ),
        .CO({\Delay1_reg_reg[1][11]_i_2_n_0 ,\Delay1_reg_reg[1][11]_i_2_n_1 ,\Delay1_reg_reg[1][11]_i_2_n_2 ,\Delay1_reg_reg[1][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay1_reg_reg[1][11]_i_2_n_4 ,\Delay1_reg_reg[1][11]_i_2_n_5 ,\Delay1_reg_reg[1][11]_i_2_n_6 ,\Delay1_reg_reg[1][11]_i_2_n_7 }),
        .S({RGB1_34__0_n_79,RGB1_34__0_n_80,RGB1_34__0_n_81,RGB1_34__0_n_82}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay1_reg_reg[1][15]_i_2 
       (.CI(\Delay1_reg_reg[1][11]_i_2_n_0 ),
        .CO({\Delay1_reg_reg[1][15]_i_2_n_0 ,\Delay1_reg_reg[1][15]_i_2_n_1 ,\Delay1_reg_reg[1][15]_i_2_n_2 ,\Delay1_reg_reg[1][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay1_reg_reg[1][15]_i_2_n_4 ,\Delay1_reg_reg[1][15]_i_2_n_5 ,\Delay1_reg_reg[1][15]_i_2_n_6 ,\Delay1_reg_reg[1][15]_i_2_n_7 }),
        .S({RGB1_34__0_n_75,RGB1_34__0_n_76,RGB1_34__0_n_77,RGB1_34__0_n_78}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay1_reg_reg[1][17]_i_3 
       (.CI(\Delay1_reg_reg[1][15]_i_2_n_0 ),
        .CO({\NLW_Delay1_reg_reg[1][17]_i_3_CO_UNCONNECTED [3:1],\Delay1_reg_reg[1][17]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Delay1_reg_reg[1][17]_i_3_O_UNCONNECTED [3:2],\Delay1_reg_reg[1][17]_i_3_n_6 ,\Delay1_reg_reg[1][17]_i_3_n_7 }),
        .S({1'b0,1'b0,RGB1_34__0_n_73,RGB1_34__0_n_74}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay1_reg_reg[1][3]_i_2 
       (.CI(1'b0),
        .CO({\Delay1_reg_reg[1][3]_i_2_n_0 ,\Delay1_reg_reg[1][3]_i_2_n_1 ,\Delay1_reg_reg[1][3]_i_2_n_2 ,\Delay1_reg_reg[1][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,RGB1_34__0_n_90}),
        .O({\Delay1_reg_reg[1][3]_i_2_n_4 ,\Delay1_reg_reg[1][3]_i_2_n_5 ,\Delay1_reg_reg[1][3]_i_2_n_6 ,\Delay1_reg_reg[1][3]_i_2_n_7 }),
        .S({RGB1_34__0_n_87,RGB1_34__0_n_88,RGB1_34__0_n_89,\Delay1_reg[1][3]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay1_reg_reg[1][7]_i_2 
       (.CI(\Delay1_reg_reg[1][3]_i_2_n_0 ),
        .CO({\Delay1_reg_reg[1][7]_i_2_n_0 ,\Delay1_reg_reg[1][7]_i_2_n_1 ,\Delay1_reg_reg[1][7]_i_2_n_2 ,\Delay1_reg_reg[1][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay1_reg_reg[1][7]_i_2_n_4 ,\Delay1_reg_reg[1][7]_i_2_n_5 ,\Delay1_reg_reg[1][7]_i_2_n_6 ,\Delay1_reg_reg[1][7]_i_2_n_7 }),
        .S({RGB1_34__0_n_83,RGB1_34__0_n_84,RGB1_34__0_n_85,RGB1_34__0_n_86}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay1_reg_reg[2][11]_i_2 
       (.CI(\Delay1_reg_reg[2][7]_i_2_n_0 ),
        .CO({\Delay1_reg_reg[2][11]_i_2_n_0 ,\Delay1_reg_reg[2][11]_i_2_n_1 ,\Delay1_reg_reg[2][11]_i_2_n_2 ,\Delay1_reg_reg[2][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay1_reg_reg[2][11]_i_2_n_4 ,\Delay1_reg_reg[2][11]_i_2_n_5 ,\Delay1_reg_reg[2][11]_i_2_n_6 ,\Delay1_reg_reg[2][11]_i_2_n_7 }),
        .S({RGB1_34__1_n_79,RGB1_34__1_n_80,RGB1_34__1_n_81,RGB1_34__1_n_82}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay1_reg_reg[2][15]_i_2 
       (.CI(\Delay1_reg_reg[2][11]_i_2_n_0 ),
        .CO({\Delay1_reg_reg[2][15]_i_2_n_0 ,\Delay1_reg_reg[2][15]_i_2_n_1 ,\Delay1_reg_reg[2][15]_i_2_n_2 ,\Delay1_reg_reg[2][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay1_reg_reg[2][15]_i_2_n_4 ,\Delay1_reg_reg[2][15]_i_2_n_5 ,\Delay1_reg_reg[2][15]_i_2_n_6 ,\Delay1_reg_reg[2][15]_i_2_n_7 }),
        .S({RGB1_34__1_n_75,RGB1_34__1_n_76,RGB1_34__1_n_77,RGB1_34__1_n_78}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay1_reg_reg[2][17]_i_3 
       (.CI(\Delay1_reg_reg[2][15]_i_2_n_0 ),
        .CO({\NLW_Delay1_reg_reg[2][17]_i_3_CO_UNCONNECTED [3:1],\Delay1_reg_reg[2][17]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Delay1_reg_reg[2][17]_i_3_O_UNCONNECTED [3:2],\Delay1_reg_reg[2][17]_i_3_n_6 ,\Delay1_reg_reg[2][17]_i_3_n_7 }),
        .S({1'b0,1'b0,RGB1_34__1_n_73,RGB1_34__1_n_74}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay1_reg_reg[2][3]_i_2 
       (.CI(1'b0),
        .CO({\Delay1_reg_reg[2][3]_i_2_n_0 ,\Delay1_reg_reg[2][3]_i_2_n_1 ,\Delay1_reg_reg[2][3]_i_2_n_2 ,\Delay1_reg_reg[2][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,RGB1_34__1_n_90}),
        .O({\Delay1_reg_reg[2][3]_i_2_n_4 ,\Delay1_reg_reg[2][3]_i_2_n_5 ,\Delay1_reg_reg[2][3]_i_2_n_6 ,\Delay1_reg_reg[2][3]_i_2_n_7 }),
        .S({RGB1_34__1_n_87,RGB1_34__1_n_88,RGB1_34__1_n_89,\Delay1_reg[2][3]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay1_reg_reg[2][7]_i_2 
       (.CI(\Delay1_reg_reg[2][3]_i_2_n_0 ),
        .CO({\Delay1_reg_reg[2][7]_i_2_n_0 ,\Delay1_reg_reg[2][7]_i_2_n_1 ,\Delay1_reg_reg[2][7]_i_2_n_2 ,\Delay1_reg_reg[2][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay1_reg_reg[2][7]_i_2_n_4 ,\Delay1_reg_reg[2][7]_i_2_n_5 ,\Delay1_reg_reg[2][7]_i_2_n_6 ,\Delay1_reg_reg[2][7]_i_2_n_7 }),
        .S({RGB1_34__1_n_83,RGB1_34__1_n_84,RGB1_34__1_n_85,RGB1_34__1_n_86}));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[0][0]_i_1 
       (.I0(RGB2_30[0]),
        .I1(\Delay4_reg[0][17]_i_5_n_0 ),
        .I2(\Delay4_reg[0][17]_i_3_n_0 ),
        .I3(RGB2_35_0[0]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(\vStart_reg_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay4_reg[0][10]_i_1 
       (.I0(\Delay_reg_reg[0][16] ),
        .I1(RGB2_35_0[10]),
        .I2(\Delay4_reg_reg[2][17]_0 ),
        .I3(\Delay4_reg[0][17]_i_3_n_0 ),
        .I4(\Delay4_reg[0][17]_i_5_n_0 ),
        .I5(RGB2_30[10]),
        .O(\vStart_reg_reg[7]_1 [10]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay4_reg[0][11]_i_1 
       (.I0(\Delay_reg_reg[0][16] ),
        .I1(RGB2_35_0[11]),
        .I2(\Delay4_reg_reg[2][17]_0 ),
        .I3(\Delay4_reg[0][17]_i_3_n_0 ),
        .I4(\Delay4_reg[0][17]_i_5_n_0 ),
        .I5(RGB2_30[11]),
        .O(\vStart_reg_reg[7]_1 [11]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay4_reg[0][12]_i_1 
       (.I0(\Delay_reg_reg[0][16] ),
        .I1(RGB2_35_0[12]),
        .I2(\Delay4_reg_reg[2][17]_0 ),
        .I3(\Delay4_reg[0][17]_i_3_n_0 ),
        .I4(\Delay4_reg[0][17]_i_5_n_0 ),
        .I5(RGB2_30[12]),
        .O(\vStart_reg_reg[7]_1 [12]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay4_reg[0][13]_i_1 
       (.I0(\Delay_reg_reg[0][16] ),
        .I1(RGB2_35_0[13]),
        .I2(\Delay4_reg_reg[2][17]_0 ),
        .I3(\Delay4_reg[0][17]_i_3_n_0 ),
        .I4(\Delay4_reg[0][17]_i_5_n_0 ),
        .I5(RGB2_30[13]),
        .O(\vStart_reg_reg[7]_1 [13]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay4_reg[0][14]_i_1 
       (.I0(\Delay_reg_reg[0][16] ),
        .I1(RGB2_35_0[14]),
        .I2(\Delay4_reg_reg[2][17]_0 ),
        .I3(\Delay4_reg[0][17]_i_3_n_0 ),
        .I4(\Delay4_reg[0][17]_i_5_n_0 ),
        .I5(RGB2_30[14]),
        .O(\vStart_reg_reg[7]_1 [14]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[0][15]_i_1 
       (.I0(RGB2_30[15]),
        .I1(\Delay4_reg[0][17]_i_5_n_0 ),
        .I2(\Delay4_reg[0][17]_i_3_n_0 ),
        .I3(RGB2_35_0[15]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(\vStart_reg_reg[7]_1 [15]));
  LUT6 #(
    .INIT(64'h00000000AEAEFF00)) 
    \Delay4_reg[0][16]_i_1 
       (.I0(\Delay4_reg[0][17]_i_3_n_0 ),
        .I1(RGB2_30[16]),
        .I2(\Delay4_reg[0][17]_i_5_n_0 ),
        .I3(RGB2_35_0[16]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(\vStart_reg_reg[7]_1 [16]));
  LUT6 #(
    .INIT(64'h08A808A808A80808)) 
    \Delay4_reg[0][17]_i_1 
       (.I0(\Delay4_reg_reg[2][17] ),
        .I1(RGB2_35_0[17]),
        .I2(\Delay4_reg_reg[2][17]_0 ),
        .I3(\Delay4_reg[0][17]_i_3_n_0 ),
        .I4(RGB2_30[17]),
        .I5(\Delay4_reg[0][17]_i_5_n_0 ),
        .O(\vStart_reg_reg[7]_1 [17]));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \Delay4_reg[0][17]_i_10 
       (.I0(RGB2_34_n_76),
        .I1(RGB2_34_n_77),
        .I2(RGB2_34_n_78),
        .I3(RGB2_34_n_75),
        .I4(RGB2_34_n_73),
        .I5(RGB2_34_n_74),
        .O(\Delay4_reg[0][17]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \Delay4_reg[0][17]_i_11 
       (.I0(RGB2_34_n_70),
        .I1(RGB2_34_n_72),
        .I2(RGB2_34_n_71),
        .I3(RGB2_34_n_73),
        .O(\Delay4_reg[0][17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000008AAAAAAAA)) 
    \Delay4_reg[0][17]_i_3 
       (.I0(RGB2_3337_in),
        .I1(\Delay4_reg[0][17]_i_7_n_0 ),
        .I2(\Delay4_reg[0][17]_i_8_n_0 ),
        .I3(\Delay4_reg[0][17]_i_9_n_0 ),
        .I4(\Delay4_reg[0][17]_i_10_n_0 ),
        .I5(\Delay4_reg[0][17]_i_11_n_0 ),
        .O(\Delay4_reg[0][17]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \Delay4_reg[0][17]_i_5 
       (.I0(p_1_in34_in),
        .I1(RGB2_34_n_73),
        .I2(RGB2_34_n_71),
        .I3(RGB2_34_n_72),
        .I4(RGB2_34_n_70),
        .O(\Delay4_reg[0][17]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Delay4_reg[0][17]_i_7 
       (.I0(RGB2_34_n_83),
        .I1(RGB2_34_n_86),
        .I2(RGB2_34_n_80),
        .I3(RGB2_34_n_81),
        .O(\Delay4_reg[0][17]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Delay4_reg[0][17]_i_8 
       (.I0(RGB2_34_n_88),
        .I1(RGB2_34_n_89),
        .I2(RGB2_34_n_87),
        .I3(RGB2_34_n_90),
        .O(\Delay4_reg[0][17]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Delay4_reg[0][17]_i_9 
       (.I0(RGB2_34_n_84),
        .I1(RGB2_34_n_85),
        .I2(RGB2_34_n_79),
        .I3(RGB2_34_n_82),
        .O(\Delay4_reg[0][17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[0][1]_i_1 
       (.I0(RGB2_30[1]),
        .I1(\Delay4_reg[0][17]_i_5_n_0 ),
        .I2(\Delay4_reg[0][17]_i_3_n_0 ),
        .I3(RGB2_35_0[1]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(\vStart_reg_reg[7]_1 [1]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[0][2]_i_1 
       (.I0(RGB2_30[2]),
        .I1(\Delay4_reg[0][17]_i_5_n_0 ),
        .I2(\Delay4_reg[0][17]_i_3_n_0 ),
        .I3(RGB2_35_0[2]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(\vStart_reg_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[0][3]_i_1 
       (.I0(RGB2_30[3]),
        .I1(\Delay4_reg[0][17]_i_5_n_0 ),
        .I2(\Delay4_reg[0][17]_i_3_n_0 ),
        .I3(RGB2_35_0[3]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(\vStart_reg_reg[7]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay4_reg[0][3]_i_3 
       (.I0(RGB2_34_n_90),
        .I1(RGB2_34_n_91),
        .O(\Delay4_reg[0][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[0][4]_i_1 
       (.I0(RGB2_30[4]),
        .I1(\Delay4_reg[0][17]_i_5_n_0 ),
        .I2(\Delay4_reg[0][17]_i_3_n_0 ),
        .I3(RGB2_35_0[4]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(\vStart_reg_reg[7]_1 [4]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[0][5]_i_1 
       (.I0(RGB2_30[5]),
        .I1(\Delay4_reg[0][17]_i_5_n_0 ),
        .I2(\Delay4_reg[0][17]_i_3_n_0 ),
        .I3(RGB2_35_0[5]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(\vStart_reg_reg[7]_1 [5]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[0][6]_i_1 
       (.I0(RGB2_30[6]),
        .I1(\Delay4_reg[0][17]_i_5_n_0 ),
        .I2(\Delay4_reg[0][17]_i_3_n_0 ),
        .I3(RGB2_35_0[6]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(\vStart_reg_reg[7]_1 [6]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[0][7]_i_1 
       (.I0(RGB2_30[7]),
        .I1(\Delay4_reg[0][17]_i_5_n_0 ),
        .I2(\Delay4_reg[0][17]_i_3_n_0 ),
        .I3(RGB2_35_0[7]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(\vStart_reg_reg[7]_1 [7]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay4_reg[0][8]_i_1 
       (.I0(\Delay_reg_reg[0][16] ),
        .I1(RGB2_35_0[8]),
        .I2(\Delay4_reg_reg[2][17]_0 ),
        .I3(\Delay4_reg[0][17]_i_3_n_0 ),
        .I4(\Delay4_reg[0][17]_i_5_n_0 ),
        .I5(RGB2_30[8]),
        .O(\vStart_reg_reg[7]_1 [8]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay4_reg[0][9]_i_1 
       (.I0(\Delay_reg_reg[0][16] ),
        .I1(RGB2_35_0[9]),
        .I2(\Delay4_reg_reg[2][17]_0 ),
        .I3(\Delay4_reg[0][17]_i_3_n_0 ),
        .I4(\Delay4_reg[0][17]_i_5_n_0 ),
        .I5(RGB2_30[9]),
        .O(\vStart_reg_reg[7]_1 [9]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[1][0]_i_1 
       (.I0(\Delay4_reg_reg[1][3]_i_2_n_7 ),
        .I1(\Delay4_reg[1][17]_i_4_n_0 ),
        .I2(\Delay4_reg[1][17]_i_2_n_0 ),
        .I3(RGB2_35__0_0[0]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\vStart_reg_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay4_reg[1][10]_i_1 
       (.I0(\Delay5_reg_reg[1][17] ),
        .I1(RGB2_35__0_0[10]),
        .I2(\Delay4_reg_reg[2][17]_0 ),
        .I3(\Delay4_reg[1][17]_i_2_n_0 ),
        .I4(\Delay4_reg[1][17]_i_4_n_0 ),
        .I5(\Delay4_reg_reg[1][11]_i_2_n_5 ),
        .O(\vStart_reg_reg[7]_0 [10]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay4_reg[1][11]_i_1 
       (.I0(\Delay5_reg_reg[1][17] ),
        .I1(RGB2_35__0_0[11]),
        .I2(\Delay4_reg_reg[2][17]_0 ),
        .I3(\Delay4_reg[1][17]_i_2_n_0 ),
        .I4(\Delay4_reg[1][17]_i_4_n_0 ),
        .I5(\Delay4_reg_reg[1][11]_i_2_n_4 ),
        .O(\vStart_reg_reg[7]_0 [11]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay4_reg[1][12]_i_1 
       (.I0(\Delay5_reg_reg[1][17] ),
        .I1(RGB2_35__0_0[12]),
        .I2(\Delay4_reg_reg[2][17]_0 ),
        .I3(\Delay4_reg[1][17]_i_2_n_0 ),
        .I4(\Delay4_reg[1][17]_i_4_n_0 ),
        .I5(\Delay4_reg_reg[1][15]_i_2_n_7 ),
        .O(\vStart_reg_reg[7]_0 [12]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay4_reg[1][13]_i_1 
       (.I0(\Delay5_reg_reg[1][17] ),
        .I1(RGB2_35__0_0[13]),
        .I2(\Delay4_reg_reg[2][17]_0 ),
        .I3(\Delay4_reg[1][17]_i_2_n_0 ),
        .I4(\Delay4_reg[1][17]_i_4_n_0 ),
        .I5(\Delay4_reg_reg[1][15]_i_2_n_6 ),
        .O(\vStart_reg_reg[7]_0 [13]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay4_reg[1][14]_i_1 
       (.I0(\Delay5_reg_reg[1][17] ),
        .I1(RGB2_35__0_0[14]),
        .I2(\Delay4_reg_reg[2][17]_0 ),
        .I3(\Delay4_reg[1][17]_i_2_n_0 ),
        .I4(\Delay4_reg[1][17]_i_4_n_0 ),
        .I5(\Delay4_reg_reg[1][15]_i_2_n_5 ),
        .O(\vStart_reg_reg[7]_0 [14]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[1][15]_i_1 
       (.I0(\Delay4_reg_reg[1][15]_i_2_n_4 ),
        .I1(\Delay4_reg[1][17]_i_4_n_0 ),
        .I2(\Delay4_reg[1][17]_i_2_n_0 ),
        .I3(RGB2_35__0_0[15]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\vStart_reg_reg[7]_0 [15]));
  LUT6 #(
    .INIT(64'h00000000AEAEFF00)) 
    \Delay4_reg[1][16]_i_1 
       (.I0(\Delay4_reg[1][17]_i_2_n_0 ),
        .I1(\Delay4_reg_reg[1][17]_i_3_n_7 ),
        .I2(\Delay4_reg[1][17]_i_4_n_0 ),
        .I3(RGB2_35__0_0[16]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\vStart_reg_reg[7]_0 [16]));
  LUT6 #(
    .INIT(64'h08A808A808A80808)) 
    \Delay4_reg[1][17]_i_1 
       (.I0(\Delay4_reg_reg[2][17] ),
        .I1(RGB2_35__0_0[17]),
        .I2(\Delay4_reg_reg[2][17]_0 ),
        .I3(\Delay4_reg[1][17]_i_2_n_0 ),
        .I4(\Delay4_reg_reg[1][17]_i_3_n_6 ),
        .I5(\Delay4_reg[1][17]_i_4_n_0 ),
        .O(\vStart_reg_reg[7]_0 [17]));
  LUT6 #(
    .INIT(64'h00000008AAAAAAAA)) 
    \Delay4_reg[1][17]_i_2 
       (.I0(RGB2_3329_in),
        .I1(\Delay4_reg[1][17]_i_5_n_0 ),
        .I2(\Delay4_reg[1][17]_i_6_n_0 ),
        .I3(\Delay4_reg[1][17]_i_7_n_0 ),
        .I4(\Delay4_reg[1][17]_i_8_n_0 ),
        .I5(\Delay4_reg[1][17]_i_9_n_0 ),
        .O(\Delay4_reg[1][17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \Delay4_reg[1][17]_i_4 
       (.I0(p_1_in26_in),
        .I1(RGB2_34__0_n_73),
        .I2(RGB2_34__0_n_71),
        .I3(RGB2_34__0_n_72),
        .I4(RGB2_34__0_n_70),
        .O(\Delay4_reg[1][17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Delay4_reg[1][17]_i_5 
       (.I0(RGB2_34__0_n_83),
        .I1(RGB2_34__0_n_86),
        .I2(RGB2_34__0_n_80),
        .I3(RGB2_34__0_n_81),
        .O(\Delay4_reg[1][17]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Delay4_reg[1][17]_i_6 
       (.I0(RGB2_34__0_n_88),
        .I1(RGB2_34__0_n_89),
        .I2(RGB2_34__0_n_87),
        .I3(RGB2_34__0_n_90),
        .O(\Delay4_reg[1][17]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Delay4_reg[1][17]_i_7 
       (.I0(RGB2_34__0_n_84),
        .I1(RGB2_34__0_n_85),
        .I2(RGB2_34__0_n_79),
        .I3(RGB2_34__0_n_82),
        .O(\Delay4_reg[1][17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \Delay4_reg[1][17]_i_8 
       (.I0(RGB2_34__0_n_76),
        .I1(RGB2_34__0_n_77),
        .I2(RGB2_34__0_n_78),
        .I3(RGB2_34__0_n_75),
        .I4(RGB2_34__0_n_73),
        .I5(RGB2_34__0_n_74),
        .O(\Delay4_reg[1][17]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \Delay4_reg[1][17]_i_9 
       (.I0(RGB2_34__0_n_70),
        .I1(RGB2_34__0_n_72),
        .I2(RGB2_34__0_n_71),
        .I3(RGB2_34__0_n_73),
        .O(\Delay4_reg[1][17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[1][1]_i_1 
       (.I0(\Delay4_reg_reg[1][3]_i_2_n_6 ),
        .I1(\Delay4_reg[1][17]_i_4_n_0 ),
        .I2(\Delay4_reg[1][17]_i_2_n_0 ),
        .I3(RGB2_35__0_0[1]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\vStart_reg_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[1][2]_i_1 
       (.I0(\Delay4_reg_reg[1][3]_i_2_n_5 ),
        .I1(\Delay4_reg[1][17]_i_4_n_0 ),
        .I2(\Delay4_reg[1][17]_i_2_n_0 ),
        .I3(RGB2_35__0_0[2]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\vStart_reg_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[1][3]_i_1 
       (.I0(\Delay4_reg_reg[1][3]_i_2_n_4 ),
        .I1(\Delay4_reg[1][17]_i_4_n_0 ),
        .I2(\Delay4_reg[1][17]_i_2_n_0 ),
        .I3(RGB2_35__0_0[3]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\vStart_reg_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay4_reg[1][3]_i_3 
       (.I0(RGB2_34__0_n_90),
        .I1(RGB2_34__0_n_91),
        .O(\Delay4_reg[1][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[1][4]_i_1 
       (.I0(\Delay4_reg_reg[1][7]_i_2_n_7 ),
        .I1(\Delay4_reg[1][17]_i_4_n_0 ),
        .I2(\Delay4_reg[1][17]_i_2_n_0 ),
        .I3(RGB2_35__0_0[4]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\vStart_reg_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[1][5]_i_1 
       (.I0(\Delay4_reg_reg[1][7]_i_2_n_6 ),
        .I1(\Delay4_reg[1][17]_i_4_n_0 ),
        .I2(\Delay4_reg[1][17]_i_2_n_0 ),
        .I3(RGB2_35__0_0[5]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\vStart_reg_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[1][6]_i_1 
       (.I0(\Delay4_reg_reg[1][7]_i_2_n_5 ),
        .I1(\Delay4_reg[1][17]_i_4_n_0 ),
        .I2(\Delay4_reg[1][17]_i_2_n_0 ),
        .I3(RGB2_35__0_0[6]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\vStart_reg_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[1][7]_i_1 
       (.I0(\Delay4_reg_reg[1][7]_i_2_n_4 ),
        .I1(\Delay4_reg[1][17]_i_4_n_0 ),
        .I2(\Delay4_reg[1][17]_i_2_n_0 ),
        .I3(RGB2_35__0_0[7]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\vStart_reg_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay4_reg[1][8]_i_1 
       (.I0(\Delay5_reg_reg[1][17] ),
        .I1(RGB2_35__0_0[8]),
        .I2(\Delay4_reg_reg[2][17]_0 ),
        .I3(\Delay4_reg[1][17]_i_2_n_0 ),
        .I4(\Delay4_reg[1][17]_i_4_n_0 ),
        .I5(\Delay4_reg_reg[1][11]_i_2_n_7 ),
        .O(\vStart_reg_reg[7]_0 [8]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay4_reg[1][9]_i_1 
       (.I0(\Delay5_reg_reg[1][17] ),
        .I1(RGB2_35__0_0[9]),
        .I2(\Delay4_reg_reg[2][17]_0 ),
        .I3(\Delay4_reg[1][17]_i_2_n_0 ),
        .I4(\Delay4_reg[1][17]_i_4_n_0 ),
        .I5(\Delay4_reg_reg[1][11]_i_2_n_6 ),
        .O(\vStart_reg_reg[7]_0 [9]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[2][0]_i_1 
       (.I0(\Delay4_reg_reg[2][3]_i_2_n_7 ),
        .I1(\Delay4_reg[2][17]_i_4_n_0 ),
        .I2(\Delay4_reg[2][17]_i_2_n_0 ),
        .I3(RGB2_35__1_0[0]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\vStart_reg_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay4_reg[2][10]_i_1 
       (.I0(\Delay5_reg_reg[2][17] ),
        .I1(RGB2_35__1_0[10]),
        .I2(\Delay4_reg_reg[2][17]_0 ),
        .I3(\Delay4_reg[2][17]_i_2_n_0 ),
        .I4(\Delay4_reg[2][17]_i_4_n_0 ),
        .I5(\Delay4_reg_reg[2][11]_i_2_n_5 ),
        .O(\vStart_reg_reg[7] [10]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay4_reg[2][11]_i_1 
       (.I0(\Delay5_reg_reg[2][17] ),
        .I1(RGB2_35__1_0[11]),
        .I2(\Delay4_reg_reg[2][17]_0 ),
        .I3(\Delay4_reg[2][17]_i_2_n_0 ),
        .I4(\Delay4_reg[2][17]_i_4_n_0 ),
        .I5(\Delay4_reg_reg[2][11]_i_2_n_4 ),
        .O(\vStart_reg_reg[7] [11]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay4_reg[2][12]_i_1 
       (.I0(\Delay5_reg_reg[2][17] ),
        .I1(RGB2_35__1_0[12]),
        .I2(\Delay4_reg_reg[2][17]_0 ),
        .I3(\Delay4_reg[2][17]_i_2_n_0 ),
        .I4(\Delay4_reg[2][17]_i_4_n_0 ),
        .I5(\Delay4_reg_reg[2][15]_i_2_n_7 ),
        .O(\vStart_reg_reg[7] [12]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay4_reg[2][13]_i_1 
       (.I0(\Delay5_reg_reg[2][17] ),
        .I1(RGB2_35__1_0[13]),
        .I2(\Delay4_reg_reg[2][17]_0 ),
        .I3(\Delay4_reg[2][17]_i_2_n_0 ),
        .I4(\Delay4_reg[2][17]_i_4_n_0 ),
        .I5(\Delay4_reg_reg[2][15]_i_2_n_6 ),
        .O(\vStart_reg_reg[7] [13]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay4_reg[2][14]_i_1 
       (.I0(\Delay5_reg_reg[2][17] ),
        .I1(RGB2_35__1_0[14]),
        .I2(\Delay4_reg_reg[2][17]_0 ),
        .I3(\Delay4_reg[2][17]_i_2_n_0 ),
        .I4(\Delay4_reg[2][17]_i_4_n_0 ),
        .I5(\Delay4_reg_reg[2][15]_i_2_n_5 ),
        .O(\vStart_reg_reg[7] [14]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[2][15]_i_1 
       (.I0(\Delay4_reg_reg[2][15]_i_2_n_4 ),
        .I1(\Delay4_reg[2][17]_i_4_n_0 ),
        .I2(\Delay4_reg[2][17]_i_2_n_0 ),
        .I3(RGB2_35__1_0[15]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\vStart_reg_reg[7] [15]));
  LUT6 #(
    .INIT(64'h00000000AEAEFF00)) 
    \Delay4_reg[2][16]_i_1 
       (.I0(\Delay4_reg[2][17]_i_2_n_0 ),
        .I1(\Delay4_reg_reg[2][17]_i_3_n_7 ),
        .I2(\Delay4_reg[2][17]_i_4_n_0 ),
        .I3(RGB2_35__1_0[16]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\vStart_reg_reg[7] [16]));
  LUT6 #(
    .INIT(64'h08A808A808A80808)) 
    \Delay4_reg[2][17]_i_1 
       (.I0(\Delay4_reg_reg[2][17] ),
        .I1(RGB2_35__1_0[17]),
        .I2(\Delay4_reg_reg[2][17]_0 ),
        .I3(\Delay4_reg[2][17]_i_2_n_0 ),
        .I4(\Delay4_reg_reg[2][17]_i_3_n_6 ),
        .I5(\Delay4_reg[2][17]_i_4_n_0 ),
        .O(\vStart_reg_reg[7] [17]));
  LUT6 #(
    .INIT(64'h00000008AAAAAAAA)) 
    \Delay4_reg[2][17]_i_2 
       (.I0(RGB2_3321_in),
        .I1(\Delay4_reg[2][17]_i_5_n_0 ),
        .I2(\Delay4_reg[2][17]_i_6_n_0 ),
        .I3(\Delay4_reg[2][17]_i_7_n_0 ),
        .I4(\Delay4_reg[2][17]_i_8_n_0 ),
        .I5(\Delay4_reg[2][17]_i_9_n_0 ),
        .O(\Delay4_reg[2][17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \Delay4_reg[2][17]_i_4 
       (.I0(p_1_in20_in),
        .I1(RGB2_34__1_n_73),
        .I2(RGB2_34__1_n_71),
        .I3(RGB2_34__1_n_72),
        .I4(RGB2_34__1_n_70),
        .O(\Delay4_reg[2][17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Delay4_reg[2][17]_i_5 
       (.I0(RGB2_34__1_n_83),
        .I1(RGB2_34__1_n_86),
        .I2(RGB2_34__1_n_80),
        .I3(RGB2_34__1_n_81),
        .O(\Delay4_reg[2][17]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Delay4_reg[2][17]_i_6 
       (.I0(RGB2_34__1_n_88),
        .I1(RGB2_34__1_n_89),
        .I2(RGB2_34__1_n_87),
        .I3(RGB2_34__1_n_90),
        .O(\Delay4_reg[2][17]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Delay4_reg[2][17]_i_7 
       (.I0(RGB2_34__1_n_84),
        .I1(RGB2_34__1_n_85),
        .I2(RGB2_34__1_n_79),
        .I3(RGB2_34__1_n_82),
        .O(\Delay4_reg[2][17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \Delay4_reg[2][17]_i_8 
       (.I0(RGB2_34__1_n_76),
        .I1(RGB2_34__1_n_77),
        .I2(RGB2_34__1_n_78),
        .I3(RGB2_34__1_n_75),
        .I4(RGB2_34__1_n_73),
        .I5(RGB2_34__1_n_74),
        .O(\Delay4_reg[2][17]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \Delay4_reg[2][17]_i_9 
       (.I0(RGB2_34__1_n_70),
        .I1(RGB2_34__1_n_72),
        .I2(RGB2_34__1_n_71),
        .I3(RGB2_34__1_n_73),
        .O(\Delay4_reg[2][17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[2][1]_i_1 
       (.I0(\Delay4_reg_reg[2][3]_i_2_n_6 ),
        .I1(\Delay4_reg[2][17]_i_4_n_0 ),
        .I2(\Delay4_reg[2][17]_i_2_n_0 ),
        .I3(RGB2_35__1_0[1]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\vStart_reg_reg[7] [1]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[2][2]_i_1 
       (.I0(\Delay4_reg_reg[2][3]_i_2_n_5 ),
        .I1(\Delay4_reg[2][17]_i_4_n_0 ),
        .I2(\Delay4_reg[2][17]_i_2_n_0 ),
        .I3(RGB2_35__1_0[2]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\vStart_reg_reg[7] [2]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[2][3]_i_1 
       (.I0(\Delay4_reg_reg[2][3]_i_2_n_4 ),
        .I1(\Delay4_reg[2][17]_i_4_n_0 ),
        .I2(\Delay4_reg[2][17]_i_2_n_0 ),
        .I3(RGB2_35__1_0[3]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\vStart_reg_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay4_reg[2][3]_i_3 
       (.I0(RGB2_34__1_n_90),
        .I1(RGB2_34__1_n_91),
        .O(\Delay4_reg[2][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[2][4]_i_1 
       (.I0(\Delay4_reg_reg[2][7]_i_2_n_7 ),
        .I1(\Delay4_reg[2][17]_i_4_n_0 ),
        .I2(\Delay4_reg[2][17]_i_2_n_0 ),
        .I3(RGB2_35__1_0[4]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\vStart_reg_reg[7] [4]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[2][5]_i_1 
       (.I0(\Delay4_reg_reg[2][7]_i_2_n_6 ),
        .I1(\Delay4_reg[2][17]_i_4_n_0 ),
        .I2(\Delay4_reg[2][17]_i_2_n_0 ),
        .I3(RGB2_35__1_0[5]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\vStart_reg_reg[7] [5]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[2][6]_i_1 
       (.I0(\Delay4_reg_reg[2][7]_i_2_n_5 ),
        .I1(\Delay4_reg[2][17]_i_4_n_0 ),
        .I2(\Delay4_reg[2][17]_i_2_n_0 ),
        .I3(RGB2_35__1_0[6]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\vStart_reg_reg[7] [6]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay4_reg[2][7]_i_1 
       (.I0(\Delay4_reg_reg[2][7]_i_2_n_4 ),
        .I1(\Delay4_reg[2][17]_i_4_n_0 ),
        .I2(\Delay4_reg[2][17]_i_2_n_0 ),
        .I3(RGB2_35__1_0[7]),
        .I4(\Delay4_reg_reg[2][17]_0 ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\vStart_reg_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay4_reg[2][8]_i_1 
       (.I0(\Delay5_reg_reg[2][17] ),
        .I1(RGB2_35__1_0[8]),
        .I2(\Delay4_reg_reg[2][17]_0 ),
        .I3(\Delay4_reg[2][17]_i_2_n_0 ),
        .I4(\Delay4_reg[2][17]_i_4_n_0 ),
        .I5(\Delay4_reg_reg[2][11]_i_2_n_7 ),
        .O(\vStart_reg_reg[7] [8]));
  LUT6 #(
    .INIT(64'hFEAEFEFEFEAEFEAE)) 
    \Delay4_reg[2][9]_i_1 
       (.I0(\Delay5_reg_reg[2][17] ),
        .I1(RGB2_35__1_0[9]),
        .I2(\Delay4_reg_reg[2][17]_0 ),
        .I3(\Delay4_reg[2][17]_i_2_n_0 ),
        .I4(\Delay4_reg[2][17]_i_4_n_0 ),
        .I5(\Delay4_reg_reg[2][11]_i_2_n_6 ),
        .O(\vStart_reg_reg[7] [9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay4_reg_reg[0][11]_i_2 
       (.CI(\Delay4_reg_reg[0][7]_i_2_n_0 ),
        .CO({\Delay4_reg_reg[0][11]_i_2_n_0 ,\Delay4_reg_reg[0][11]_i_2_n_1 ,\Delay4_reg_reg[0][11]_i_2_n_2 ,\Delay4_reg_reg[0][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(RGB2_30[11:8]),
        .S({RGB2_34_n_79,RGB2_34_n_80,RGB2_34_n_81,RGB2_34_n_82}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay4_reg_reg[0][15]_i_2 
       (.CI(\Delay4_reg_reg[0][11]_i_2_n_0 ),
        .CO({\Delay4_reg_reg[0][15]_i_2_n_0 ,\Delay4_reg_reg[0][15]_i_2_n_1 ,\Delay4_reg_reg[0][15]_i_2_n_2 ,\Delay4_reg_reg[0][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(RGB2_30[15:12]),
        .S({RGB2_34_n_75,RGB2_34_n_76,RGB2_34_n_77,RGB2_34_n_78}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay4_reg_reg[0][17]_i_4 
       (.CI(\Delay4_reg_reg[0][15]_i_2_n_0 ),
        .CO({\NLW_Delay4_reg_reg[0][17]_i_4_CO_UNCONNECTED [3:1],\Delay4_reg_reg[0][17]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Delay4_reg_reg[0][17]_i_4_O_UNCONNECTED [3:2],RGB2_30[17:16]}),
        .S({1'b0,1'b0,RGB2_34_n_73,RGB2_34_n_74}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay4_reg_reg[0][3]_i_2 
       (.CI(1'b0),
        .CO({\Delay4_reg_reg[0][3]_i_2_n_0 ,\Delay4_reg_reg[0][3]_i_2_n_1 ,\Delay4_reg_reg[0][3]_i_2_n_2 ,\Delay4_reg_reg[0][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,RGB2_34_n_90}),
        .O(RGB2_30[3:0]),
        .S({RGB2_34_n_87,RGB2_34_n_88,RGB2_34_n_89,\Delay4_reg[0][3]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay4_reg_reg[0][7]_i_2 
       (.CI(\Delay4_reg_reg[0][3]_i_2_n_0 ),
        .CO({\Delay4_reg_reg[0][7]_i_2_n_0 ,\Delay4_reg_reg[0][7]_i_2_n_1 ,\Delay4_reg_reg[0][7]_i_2_n_2 ,\Delay4_reg_reg[0][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(RGB2_30[7:4]),
        .S({RGB2_34_n_83,RGB2_34_n_84,RGB2_34_n_85,RGB2_34_n_86}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay4_reg_reg[1][11]_i_2 
       (.CI(\Delay4_reg_reg[1][7]_i_2_n_0 ),
        .CO({\Delay4_reg_reg[1][11]_i_2_n_0 ,\Delay4_reg_reg[1][11]_i_2_n_1 ,\Delay4_reg_reg[1][11]_i_2_n_2 ,\Delay4_reg_reg[1][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay4_reg_reg[1][11]_i_2_n_4 ,\Delay4_reg_reg[1][11]_i_2_n_5 ,\Delay4_reg_reg[1][11]_i_2_n_6 ,\Delay4_reg_reg[1][11]_i_2_n_7 }),
        .S({RGB2_34__0_n_79,RGB2_34__0_n_80,RGB2_34__0_n_81,RGB2_34__0_n_82}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay4_reg_reg[1][15]_i_2 
       (.CI(\Delay4_reg_reg[1][11]_i_2_n_0 ),
        .CO({\Delay4_reg_reg[1][15]_i_2_n_0 ,\Delay4_reg_reg[1][15]_i_2_n_1 ,\Delay4_reg_reg[1][15]_i_2_n_2 ,\Delay4_reg_reg[1][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay4_reg_reg[1][15]_i_2_n_4 ,\Delay4_reg_reg[1][15]_i_2_n_5 ,\Delay4_reg_reg[1][15]_i_2_n_6 ,\Delay4_reg_reg[1][15]_i_2_n_7 }),
        .S({RGB2_34__0_n_75,RGB2_34__0_n_76,RGB2_34__0_n_77,RGB2_34__0_n_78}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay4_reg_reg[1][17]_i_3 
       (.CI(\Delay4_reg_reg[1][15]_i_2_n_0 ),
        .CO({\NLW_Delay4_reg_reg[1][17]_i_3_CO_UNCONNECTED [3:1],\Delay4_reg_reg[1][17]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Delay4_reg_reg[1][17]_i_3_O_UNCONNECTED [3:2],\Delay4_reg_reg[1][17]_i_3_n_6 ,\Delay4_reg_reg[1][17]_i_3_n_7 }),
        .S({1'b0,1'b0,RGB2_34__0_n_73,RGB2_34__0_n_74}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay4_reg_reg[1][3]_i_2 
       (.CI(1'b0),
        .CO({\Delay4_reg_reg[1][3]_i_2_n_0 ,\Delay4_reg_reg[1][3]_i_2_n_1 ,\Delay4_reg_reg[1][3]_i_2_n_2 ,\Delay4_reg_reg[1][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,RGB2_34__0_n_90}),
        .O({\Delay4_reg_reg[1][3]_i_2_n_4 ,\Delay4_reg_reg[1][3]_i_2_n_5 ,\Delay4_reg_reg[1][3]_i_2_n_6 ,\Delay4_reg_reg[1][3]_i_2_n_7 }),
        .S({RGB2_34__0_n_87,RGB2_34__0_n_88,RGB2_34__0_n_89,\Delay4_reg[1][3]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay4_reg_reg[1][7]_i_2 
       (.CI(\Delay4_reg_reg[1][3]_i_2_n_0 ),
        .CO({\Delay4_reg_reg[1][7]_i_2_n_0 ,\Delay4_reg_reg[1][7]_i_2_n_1 ,\Delay4_reg_reg[1][7]_i_2_n_2 ,\Delay4_reg_reg[1][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay4_reg_reg[1][7]_i_2_n_4 ,\Delay4_reg_reg[1][7]_i_2_n_5 ,\Delay4_reg_reg[1][7]_i_2_n_6 ,\Delay4_reg_reg[1][7]_i_2_n_7 }),
        .S({RGB2_34__0_n_83,RGB2_34__0_n_84,RGB2_34__0_n_85,RGB2_34__0_n_86}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay4_reg_reg[2][11]_i_2 
       (.CI(\Delay4_reg_reg[2][7]_i_2_n_0 ),
        .CO({\Delay4_reg_reg[2][11]_i_2_n_0 ,\Delay4_reg_reg[2][11]_i_2_n_1 ,\Delay4_reg_reg[2][11]_i_2_n_2 ,\Delay4_reg_reg[2][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay4_reg_reg[2][11]_i_2_n_4 ,\Delay4_reg_reg[2][11]_i_2_n_5 ,\Delay4_reg_reg[2][11]_i_2_n_6 ,\Delay4_reg_reg[2][11]_i_2_n_7 }),
        .S({RGB2_34__1_n_79,RGB2_34__1_n_80,RGB2_34__1_n_81,RGB2_34__1_n_82}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay4_reg_reg[2][15]_i_2 
       (.CI(\Delay4_reg_reg[2][11]_i_2_n_0 ),
        .CO({\Delay4_reg_reg[2][15]_i_2_n_0 ,\Delay4_reg_reg[2][15]_i_2_n_1 ,\Delay4_reg_reg[2][15]_i_2_n_2 ,\Delay4_reg_reg[2][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay4_reg_reg[2][15]_i_2_n_4 ,\Delay4_reg_reg[2][15]_i_2_n_5 ,\Delay4_reg_reg[2][15]_i_2_n_6 ,\Delay4_reg_reg[2][15]_i_2_n_7 }),
        .S({RGB2_34__1_n_75,RGB2_34__1_n_76,RGB2_34__1_n_77,RGB2_34__1_n_78}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay4_reg_reg[2][17]_i_3 
       (.CI(\Delay4_reg_reg[2][15]_i_2_n_0 ),
        .CO({\NLW_Delay4_reg_reg[2][17]_i_3_CO_UNCONNECTED [3:1],\Delay4_reg_reg[2][17]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Delay4_reg_reg[2][17]_i_3_O_UNCONNECTED [3:2],\Delay4_reg_reg[2][17]_i_3_n_6 ,\Delay4_reg_reg[2][17]_i_3_n_7 }),
        .S({1'b0,1'b0,RGB2_34__1_n_73,RGB2_34__1_n_74}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay4_reg_reg[2][3]_i_2 
       (.CI(1'b0),
        .CO({\Delay4_reg_reg[2][3]_i_2_n_0 ,\Delay4_reg_reg[2][3]_i_2_n_1 ,\Delay4_reg_reg[2][3]_i_2_n_2 ,\Delay4_reg_reg[2][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,RGB2_34__1_n_90}),
        .O({\Delay4_reg_reg[2][3]_i_2_n_4 ,\Delay4_reg_reg[2][3]_i_2_n_5 ,\Delay4_reg_reg[2][3]_i_2_n_6 ,\Delay4_reg_reg[2][3]_i_2_n_7 }),
        .S({RGB2_34__1_n_87,RGB2_34__1_n_88,RGB2_34__1_n_89,\Delay4_reg[2][3]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay4_reg_reg[2][7]_i_2 
       (.CI(\Delay4_reg_reg[2][3]_i_2_n_0 ),
        .CO({\Delay4_reg_reg[2][7]_i_2_n_0 ,\Delay4_reg_reg[2][7]_i_2_n_1 ,\Delay4_reg_reg[2][7]_i_2_n_2 ,\Delay4_reg_reg[2][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay4_reg_reg[2][7]_i_2_n_4 ,\Delay4_reg_reg[2][7]_i_2_n_5 ,\Delay4_reg_reg[2][7]_i_2_n_6 ,\Delay4_reg_reg[2][7]_i_2_n_7 }),
        .S({RGB2_34__1_n_83,RGB2_34__1_n_84,RGB2_34__1_n_85,RGB2_34__1_n_86}));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[0][0]_i_1 
       (.I0(RGB3_35_0[0]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[0][17]_i_5_n_0 ),
        .I3(RGB3_30[0]),
        .I4(\Delay5_reg[0][17]_i_4_n_0 ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7575FF00)) 
    \Delay5_reg[0][10]_i_1 
       (.I0(\Delay5_reg[0][17]_i_5_n_0 ),
        .I1(\Delay5_reg[0][17]_i_4_n_0 ),
        .I2(RGB3_30[10]),
        .I3(RGB3_35_0[10]),
        .I4(\Delay5_reg_reg[0][17] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7575FF00)) 
    \Delay5_reg[0][11]_i_1 
       (.I0(\Delay5_reg[0][17]_i_5_n_0 ),
        .I1(\Delay5_reg[0][17]_i_4_n_0 ),
        .I2(RGB3_30[11]),
        .I3(RGB3_35_0[11]),
        .I4(\Delay5_reg_reg[0][17] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7575FF00)) 
    \Delay5_reg[0][12]_i_1 
       (.I0(\Delay5_reg[0][17]_i_5_n_0 ),
        .I1(\Delay5_reg[0][17]_i_4_n_0 ),
        .I2(RGB3_30[12]),
        .I3(RGB3_35_0[12]),
        .I4(\Delay5_reg_reg[0][17] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7575FF00)) 
    \Delay5_reg[0][13]_i_1 
       (.I0(\Delay5_reg[0][17]_i_5_n_0 ),
        .I1(\Delay5_reg[0][17]_i_4_n_0 ),
        .I2(RGB3_30[13]),
        .I3(RGB3_35_0[13]),
        .I4(\Delay5_reg_reg[0][17] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7575FF00)) 
    \Delay5_reg[0][14]_i_1 
       (.I0(\Delay5_reg[0][17]_i_5_n_0 ),
        .I1(\Delay5_reg[0][17]_i_4_n_0 ),
        .I2(RGB3_30[14]),
        .I3(RGB3_35_0[14]),
        .I4(\Delay5_reg_reg[0][17] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[0][15]_i_1 
       (.I0(RGB3_35_0[15]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[0][17]_i_5_n_0 ),
        .I3(RGB3_30[15]),
        .I4(\Delay5_reg[0][17]_i_4_n_0 ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[0][16]_i_1 
       (.I0(RGB3_35_0[16]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[0][17]_i_5_n_0 ),
        .I3(RGB3_30[16]),
        .I4(\Delay5_reg[0][17]_i_4_n_0 ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h5454540404040404)) 
    \Delay5_reg[0][17]_i_1 
       (.I0(\Delay_reg_reg[0][16] ),
        .I1(RGB3_35_0[17]),
        .I2(\Delay5_reg_reg[0][17] ),
        .I3(RGB3_30[17]),
        .I4(\Delay5_reg[0][17]_i_4_n_0 ),
        .I5(\Delay5_reg[0][17]_i_5_n_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \Delay5_reg[0][17]_i_10 
       (.I0(RGB3_34_n_76),
        .I1(RGB3_34_n_77),
        .I2(RGB3_34_n_78),
        .I3(RGB3_34_n_75),
        .I4(RGB3_34_n_73),
        .I5(RGB3_34_n_74),
        .O(\Delay5_reg[0][17]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \Delay5_reg[0][17]_i_4 
       (.I0(p_1_in13_in),
        .I1(RGB3_34_n_73),
        .I2(RGB3_34_n_71),
        .I3(RGB3_34_n_72),
        .I4(RGB3_34_n_70),
        .O(\Delay5_reg[0][17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDD5D)) 
    \Delay5_reg[0][17]_i_5 
       (.I0(RGB3_3316_in),
        .I1(\Delay5_reg[0][17]_i_6_n_0 ),
        .I2(\Delay5_reg[0][17]_i_7_n_0 ),
        .I3(\Delay5_reg[0][17]_i_8_n_0 ),
        .I4(\Delay5_reg[0][17]_i_9_n_0 ),
        .I5(\Delay5_reg[0][17]_i_10_n_0 ),
        .O(\Delay5_reg[0][17]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \Delay5_reg[0][17]_i_6 
       (.I0(RGB3_34_n_70),
        .I1(RGB3_34_n_72),
        .I2(RGB3_34_n_71),
        .I3(RGB3_34_n_73),
        .O(\Delay5_reg[0][17]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Delay5_reg[0][17]_i_7 
       (.I0(RGB3_34_n_83),
        .I1(RGB3_34_n_86),
        .I2(RGB3_34_n_80),
        .I3(RGB3_34_n_81),
        .O(\Delay5_reg[0][17]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Delay5_reg[0][17]_i_8 
       (.I0(RGB3_34_n_88),
        .I1(RGB3_34_n_89),
        .I2(RGB3_34_n_87),
        .I3(RGB3_34_n_90),
        .O(\Delay5_reg[0][17]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Delay5_reg[0][17]_i_9 
       (.I0(RGB3_34_n_84),
        .I1(RGB3_34_n_85),
        .I2(RGB3_34_n_79),
        .I3(RGB3_34_n_82),
        .O(\Delay5_reg[0][17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[0][1]_i_1 
       (.I0(RGB3_35_0[1]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[0][17]_i_5_n_0 ),
        .I3(RGB3_30[1]),
        .I4(\Delay5_reg[0][17]_i_4_n_0 ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[0][2]_i_1 
       (.I0(RGB3_35_0[2]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[0][17]_i_5_n_0 ),
        .I3(RGB3_30[2]),
        .I4(\Delay5_reg[0][17]_i_4_n_0 ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[0][3]_i_1 
       (.I0(RGB3_35_0[3]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[0][17]_i_5_n_0 ),
        .I3(RGB3_30[3]),
        .I4(\Delay5_reg[0][17]_i_4_n_0 ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay5_reg[0][3]_i_3 
       (.I0(RGB3_34_n_90),
        .I1(RGB3_34_n_91),
        .O(\Delay5_reg[0][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[0][4]_i_1 
       (.I0(RGB3_35_0[4]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[0][17]_i_5_n_0 ),
        .I3(RGB3_30[4]),
        .I4(\Delay5_reg[0][17]_i_4_n_0 ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[0][5]_i_1 
       (.I0(RGB3_35_0[5]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[0][17]_i_5_n_0 ),
        .I3(RGB3_30[5]),
        .I4(\Delay5_reg[0][17]_i_4_n_0 ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[0][6]_i_1 
       (.I0(RGB3_35_0[6]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[0][17]_i_5_n_0 ),
        .I3(RGB3_30[6]),
        .I4(\Delay5_reg[0][17]_i_4_n_0 ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[0][7]_i_1 
       (.I0(RGB3_35_0[7]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[0][17]_i_5_n_0 ),
        .I3(RGB3_30[7]),
        .I4(\Delay5_reg[0][17]_i_4_n_0 ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7575FF00)) 
    \Delay5_reg[0][8]_i_1 
       (.I0(\Delay5_reg[0][17]_i_5_n_0 ),
        .I1(\Delay5_reg[0][17]_i_4_n_0 ),
        .I2(RGB3_30[8]),
        .I3(RGB3_35_0[8]),
        .I4(\Delay5_reg_reg[0][17] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7575FF00)) 
    \Delay5_reg[0][9]_i_1 
       (.I0(\Delay5_reg[0][17]_i_5_n_0 ),
        .I1(\Delay5_reg[0][17]_i_4_n_0 ),
        .I2(RGB3_30[9]),
        .I3(RGB3_35_0[9]),
        .I4(\Delay5_reg_reg[0][17] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[1][0]_i_1 
       (.I0(RGB3_35__0_0[0]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[1][17]_i_4_n_0 ),
        .I3(\Delay5_reg_reg[1][3]_i_2_n_7 ),
        .I4(\Delay5_reg[1][17]_i_3_n_0 ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\HDL_Counter_out1_reg[0] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7575FF00)) 
    \Delay5_reg[1][10]_i_1 
       (.I0(\Delay5_reg[1][17]_i_4_n_0 ),
        .I1(\Delay5_reg[1][17]_i_3_n_0 ),
        .I2(\Delay5_reg_reg[1][11]_i_2_n_5 ),
        .I3(RGB3_35__0_0[10]),
        .I4(\Delay5_reg_reg[0][17] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\HDL_Counter_out1_reg[0] [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7575FF00)) 
    \Delay5_reg[1][11]_i_1 
       (.I0(\Delay5_reg[1][17]_i_4_n_0 ),
        .I1(\Delay5_reg[1][17]_i_3_n_0 ),
        .I2(\Delay5_reg_reg[1][11]_i_2_n_4 ),
        .I3(RGB3_35__0_0[11]),
        .I4(\Delay5_reg_reg[0][17] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\HDL_Counter_out1_reg[0] [11]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7575FF00)) 
    \Delay5_reg[1][12]_i_1 
       (.I0(\Delay5_reg[1][17]_i_4_n_0 ),
        .I1(\Delay5_reg[1][17]_i_3_n_0 ),
        .I2(\Delay5_reg_reg[1][15]_i_2_n_7 ),
        .I3(RGB3_35__0_0[12]),
        .I4(\Delay5_reg_reg[0][17] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\HDL_Counter_out1_reg[0] [12]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7575FF00)) 
    \Delay5_reg[1][13]_i_1 
       (.I0(\Delay5_reg[1][17]_i_4_n_0 ),
        .I1(\Delay5_reg[1][17]_i_3_n_0 ),
        .I2(\Delay5_reg_reg[1][15]_i_2_n_6 ),
        .I3(RGB3_35__0_0[13]),
        .I4(\Delay5_reg_reg[0][17] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\HDL_Counter_out1_reg[0] [13]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7575FF00)) 
    \Delay5_reg[1][14]_i_1 
       (.I0(\Delay5_reg[1][17]_i_4_n_0 ),
        .I1(\Delay5_reg[1][17]_i_3_n_0 ),
        .I2(\Delay5_reg_reg[1][15]_i_2_n_5 ),
        .I3(RGB3_35__0_0[14]),
        .I4(\Delay5_reg_reg[0][17] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\HDL_Counter_out1_reg[0] [14]));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[1][15]_i_1 
       (.I0(RGB3_35__0_0[15]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[1][17]_i_4_n_0 ),
        .I3(\Delay5_reg_reg[1][15]_i_2_n_4 ),
        .I4(\Delay5_reg[1][17]_i_3_n_0 ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\HDL_Counter_out1_reg[0] [15]));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[1][16]_i_1 
       (.I0(RGB3_35__0_0[16]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[1][17]_i_4_n_0 ),
        .I3(\Delay5_reg_reg[1][17]_i_2_n_7 ),
        .I4(\Delay5_reg[1][17]_i_3_n_0 ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\HDL_Counter_out1_reg[0] [16]));
  LUT6 #(
    .INIT(64'h5454540404040404)) 
    \Delay5_reg[1][17]_i_1 
       (.I0(\Delay5_reg_reg[1][17] ),
        .I1(RGB3_35__0_0[17]),
        .I2(\Delay5_reg_reg[0][17] ),
        .I3(\Delay5_reg_reg[1][17]_i_2_n_6 ),
        .I4(\Delay5_reg[1][17]_i_3_n_0 ),
        .I5(\Delay5_reg[1][17]_i_4_n_0 ),
        .O(\HDL_Counter_out1_reg[0] [17]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \Delay5_reg[1][17]_i_3 
       (.I0(p_1_in5_in),
        .I1(RGB3_34__0_n_73),
        .I2(RGB3_34__0_n_71),
        .I3(RGB3_34__0_n_72),
        .I4(RGB3_34__0_n_70),
        .O(\Delay5_reg[1][17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDD5D)) 
    \Delay5_reg[1][17]_i_4 
       (.I0(RGB3_338_in),
        .I1(\Delay5_reg[1][17]_i_5_n_0 ),
        .I2(\Delay5_reg[1][17]_i_6_n_0 ),
        .I3(\Delay5_reg[1][17]_i_7_n_0 ),
        .I4(\Delay5_reg[1][17]_i_8_n_0 ),
        .I5(\Delay5_reg[1][17]_i_9_n_0 ),
        .O(\Delay5_reg[1][17]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \Delay5_reg[1][17]_i_5 
       (.I0(RGB3_34__0_n_70),
        .I1(RGB3_34__0_n_72),
        .I2(RGB3_34__0_n_71),
        .I3(RGB3_34__0_n_73),
        .O(\Delay5_reg[1][17]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Delay5_reg[1][17]_i_6 
       (.I0(RGB3_34__0_n_83),
        .I1(RGB3_34__0_n_86),
        .I2(RGB3_34__0_n_80),
        .I3(RGB3_34__0_n_81),
        .O(\Delay5_reg[1][17]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Delay5_reg[1][17]_i_7 
       (.I0(RGB3_34__0_n_88),
        .I1(RGB3_34__0_n_89),
        .I2(RGB3_34__0_n_87),
        .I3(RGB3_34__0_n_90),
        .O(\Delay5_reg[1][17]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Delay5_reg[1][17]_i_8 
       (.I0(RGB3_34__0_n_84),
        .I1(RGB3_34__0_n_85),
        .I2(RGB3_34__0_n_79),
        .I3(RGB3_34__0_n_82),
        .O(\Delay5_reg[1][17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \Delay5_reg[1][17]_i_9 
       (.I0(RGB3_34__0_n_76),
        .I1(RGB3_34__0_n_77),
        .I2(RGB3_34__0_n_78),
        .I3(RGB3_34__0_n_75),
        .I4(RGB3_34__0_n_73),
        .I5(RGB3_34__0_n_74),
        .O(\Delay5_reg[1][17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[1][1]_i_1 
       (.I0(RGB3_35__0_0[1]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[1][17]_i_4_n_0 ),
        .I3(\Delay5_reg_reg[1][3]_i_2_n_6 ),
        .I4(\Delay5_reg[1][17]_i_3_n_0 ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\HDL_Counter_out1_reg[0] [1]));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[1][2]_i_1 
       (.I0(RGB3_35__0_0[2]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[1][17]_i_4_n_0 ),
        .I3(\Delay5_reg_reg[1][3]_i_2_n_5 ),
        .I4(\Delay5_reg[1][17]_i_3_n_0 ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\HDL_Counter_out1_reg[0] [2]));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[1][3]_i_1 
       (.I0(RGB3_35__0_0[3]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[1][17]_i_4_n_0 ),
        .I3(\Delay5_reg_reg[1][3]_i_2_n_4 ),
        .I4(\Delay5_reg[1][17]_i_3_n_0 ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\HDL_Counter_out1_reg[0] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay5_reg[1][3]_i_3 
       (.I0(RGB3_34__0_n_90),
        .I1(RGB3_34__0_n_91),
        .O(\Delay5_reg[1][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[1][4]_i_1 
       (.I0(RGB3_35__0_0[4]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[1][17]_i_4_n_0 ),
        .I3(\Delay5_reg_reg[1][7]_i_2_n_7 ),
        .I4(\Delay5_reg[1][17]_i_3_n_0 ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\HDL_Counter_out1_reg[0] [4]));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[1][5]_i_1 
       (.I0(RGB3_35__0_0[5]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[1][17]_i_4_n_0 ),
        .I3(\Delay5_reg_reg[1][7]_i_2_n_6 ),
        .I4(\Delay5_reg[1][17]_i_3_n_0 ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\HDL_Counter_out1_reg[0] [5]));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[1][6]_i_1 
       (.I0(RGB3_35__0_0[6]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[1][17]_i_4_n_0 ),
        .I3(\Delay5_reg_reg[1][7]_i_2_n_5 ),
        .I4(\Delay5_reg[1][17]_i_3_n_0 ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\HDL_Counter_out1_reg[0] [6]));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[1][7]_i_1 
       (.I0(RGB3_35__0_0[7]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[1][17]_i_4_n_0 ),
        .I3(\Delay5_reg_reg[1][7]_i_2_n_4 ),
        .I4(\Delay5_reg[1][17]_i_3_n_0 ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\HDL_Counter_out1_reg[0] [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7575FF00)) 
    \Delay5_reg[1][8]_i_1 
       (.I0(\Delay5_reg[1][17]_i_4_n_0 ),
        .I1(\Delay5_reg[1][17]_i_3_n_0 ),
        .I2(\Delay5_reg_reg[1][11]_i_2_n_7 ),
        .I3(RGB3_35__0_0[8]),
        .I4(\Delay5_reg_reg[0][17] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\HDL_Counter_out1_reg[0] [8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7575FF00)) 
    \Delay5_reg[1][9]_i_1 
       (.I0(\Delay5_reg[1][17]_i_4_n_0 ),
        .I1(\Delay5_reg[1][17]_i_3_n_0 ),
        .I2(\Delay5_reg_reg[1][11]_i_2_n_6 ),
        .I3(RGB3_35__0_0[9]),
        .I4(\Delay5_reg_reg[0][17] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\HDL_Counter_out1_reg[0] [9]));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[2][0]_i_1 
       (.I0(RGB3_35__1_0[0]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[2][17]_i_4_n_0 ),
        .I3(\Delay5_reg_reg[2][3]_i_2_n_7 ),
        .I4(\Delay5_reg[2][17]_i_3_n_0 ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\HDL_Counter_out1_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7575FF00)) 
    \Delay5_reg[2][10]_i_1 
       (.I0(\Delay5_reg[2][17]_i_4_n_0 ),
        .I1(\Delay5_reg[2][17]_i_3_n_0 ),
        .I2(\Delay5_reg_reg[2][11]_i_2_n_5 ),
        .I3(RGB3_35__1_0[10]),
        .I4(\Delay5_reg_reg[0][17] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\HDL_Counter_out1_reg[0]_0 [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7575FF00)) 
    \Delay5_reg[2][11]_i_1 
       (.I0(\Delay5_reg[2][17]_i_4_n_0 ),
        .I1(\Delay5_reg[2][17]_i_3_n_0 ),
        .I2(\Delay5_reg_reg[2][11]_i_2_n_4 ),
        .I3(RGB3_35__1_0[11]),
        .I4(\Delay5_reg_reg[0][17] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\HDL_Counter_out1_reg[0]_0 [11]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7575FF00)) 
    \Delay5_reg[2][12]_i_1 
       (.I0(\Delay5_reg[2][17]_i_4_n_0 ),
        .I1(\Delay5_reg[2][17]_i_3_n_0 ),
        .I2(\Delay5_reg_reg[2][15]_i_2_n_7 ),
        .I3(RGB3_35__1_0[12]),
        .I4(\Delay5_reg_reg[0][17] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\HDL_Counter_out1_reg[0]_0 [12]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7575FF00)) 
    \Delay5_reg[2][13]_i_1 
       (.I0(\Delay5_reg[2][17]_i_4_n_0 ),
        .I1(\Delay5_reg[2][17]_i_3_n_0 ),
        .I2(\Delay5_reg_reg[2][15]_i_2_n_6 ),
        .I3(RGB3_35__1_0[13]),
        .I4(\Delay5_reg_reg[0][17] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\HDL_Counter_out1_reg[0]_0 [13]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7575FF00)) 
    \Delay5_reg[2][14]_i_1 
       (.I0(\Delay5_reg[2][17]_i_4_n_0 ),
        .I1(\Delay5_reg[2][17]_i_3_n_0 ),
        .I2(\Delay5_reg_reg[2][15]_i_2_n_5 ),
        .I3(RGB3_35__1_0[14]),
        .I4(\Delay5_reg_reg[0][17] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\HDL_Counter_out1_reg[0]_0 [14]));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[2][15]_i_1 
       (.I0(RGB3_35__1_0[15]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[2][17]_i_4_n_0 ),
        .I3(\Delay5_reg_reg[2][15]_i_2_n_4 ),
        .I4(\Delay5_reg[2][17]_i_3_n_0 ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\HDL_Counter_out1_reg[0]_0 [15]));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[2][16]_i_1 
       (.I0(RGB3_35__1_0[16]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[2][17]_i_4_n_0 ),
        .I3(\Delay5_reg_reg[2][17]_i_2_n_7 ),
        .I4(\Delay5_reg[2][17]_i_3_n_0 ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\HDL_Counter_out1_reg[0]_0 [16]));
  LUT6 #(
    .INIT(64'h5454540404040404)) 
    \Delay5_reg[2][17]_i_1 
       (.I0(\Delay5_reg_reg[2][17] ),
        .I1(RGB3_35__1_0[17]),
        .I2(\Delay5_reg_reg[0][17] ),
        .I3(\Delay5_reg_reg[2][17]_i_2_n_6 ),
        .I4(\Delay5_reg[2][17]_i_3_n_0 ),
        .I5(\Delay5_reg[2][17]_i_4_n_0 ),
        .O(\HDL_Counter_out1_reg[0]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \Delay5_reg[2][17]_i_3 
       (.I0(RGB3_34__1_n_69),
        .I1(RGB3_34__1_n_73),
        .I2(RGB3_34__1_n_71),
        .I3(RGB3_34__1_n_72),
        .I4(RGB3_34__1_n_70),
        .O(\Delay5_reg[2][17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDD5D)) 
    \Delay5_reg[2][17]_i_4 
       (.I0(RGB3_330_in),
        .I1(\Delay5_reg[2][17]_i_5_n_0 ),
        .I2(\Delay5_reg[2][17]_i_6_n_0 ),
        .I3(\Delay5_reg[2][17]_i_7_n_0 ),
        .I4(\Delay5_reg[2][17]_i_8_n_0 ),
        .I5(\Delay5_reg[2][17]_i_9_n_0 ),
        .O(\Delay5_reg[2][17]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \Delay5_reg[2][17]_i_5 
       (.I0(RGB3_34__1_n_70),
        .I1(RGB3_34__1_n_72),
        .I2(RGB3_34__1_n_71),
        .I3(RGB3_34__1_n_73),
        .O(\Delay5_reg[2][17]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Delay5_reg[2][17]_i_6 
       (.I0(RGB3_34__1_n_83),
        .I1(RGB3_34__1_n_86),
        .I2(RGB3_34__1_n_80),
        .I3(RGB3_34__1_n_81),
        .O(\Delay5_reg[2][17]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Delay5_reg[2][17]_i_7 
       (.I0(RGB3_34__1_n_88),
        .I1(RGB3_34__1_n_89),
        .I2(RGB3_34__1_n_87),
        .I3(RGB3_34__1_n_90),
        .O(\Delay5_reg[2][17]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Delay5_reg[2][17]_i_8 
       (.I0(RGB3_34__1_n_84),
        .I1(RGB3_34__1_n_85),
        .I2(RGB3_34__1_n_79),
        .I3(RGB3_34__1_n_82),
        .O(\Delay5_reg[2][17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \Delay5_reg[2][17]_i_9 
       (.I0(RGB3_34__1_n_76),
        .I1(RGB3_34__1_n_77),
        .I2(RGB3_34__1_n_78),
        .I3(RGB3_34__1_n_75),
        .I4(RGB3_34__1_n_73),
        .I5(RGB3_34__1_n_74),
        .O(\Delay5_reg[2][17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[2][1]_i_1 
       (.I0(RGB3_35__1_0[1]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[2][17]_i_4_n_0 ),
        .I3(\Delay5_reg_reg[2][3]_i_2_n_6 ),
        .I4(\Delay5_reg[2][17]_i_3_n_0 ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\HDL_Counter_out1_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[2][2]_i_1 
       (.I0(RGB3_35__1_0[2]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[2][17]_i_4_n_0 ),
        .I3(\Delay5_reg_reg[2][3]_i_2_n_5 ),
        .I4(\Delay5_reg[2][17]_i_3_n_0 ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\HDL_Counter_out1_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[2][3]_i_1 
       (.I0(RGB3_35__1_0[3]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[2][17]_i_4_n_0 ),
        .I3(\Delay5_reg_reg[2][3]_i_2_n_4 ),
        .I4(\Delay5_reg[2][17]_i_3_n_0 ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\HDL_Counter_out1_reg[0]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay5_reg[2][3]_i_3 
       (.I0(RGB3_34__1_n_90),
        .I1(RGB3_34__1_n_91),
        .O(\Delay5_reg[2][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[2][4]_i_1 
       (.I0(RGB3_35__1_0[4]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[2][17]_i_4_n_0 ),
        .I3(\Delay5_reg_reg[2][7]_i_2_n_7 ),
        .I4(\Delay5_reg[2][17]_i_3_n_0 ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\HDL_Counter_out1_reg[0]_0 [4]));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[2][5]_i_1 
       (.I0(RGB3_35__1_0[5]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[2][17]_i_4_n_0 ),
        .I3(\Delay5_reg_reg[2][7]_i_2_n_6 ),
        .I4(\Delay5_reg[2][17]_i_3_n_0 ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\HDL_Counter_out1_reg[0]_0 [5]));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[2][6]_i_1 
       (.I0(RGB3_35__1_0[6]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[2][17]_i_4_n_0 ),
        .I3(\Delay5_reg_reg[2][7]_i_2_n_5 ),
        .I4(\Delay5_reg[2][17]_i_3_n_0 ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\HDL_Counter_out1_reg[0]_0 [6]));
  LUT6 #(
    .INIT(64'h000000002E2EEE2E)) 
    \Delay5_reg[2][7]_i_1 
       (.I0(RGB3_35__1_0[7]),
        .I1(\Delay5_reg_reg[0][17] ),
        .I2(\Delay5_reg[2][17]_i_4_n_0 ),
        .I3(\Delay5_reg_reg[2][7]_i_2_n_4 ),
        .I4(\Delay5_reg[2][17]_i_3_n_0 ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\HDL_Counter_out1_reg[0]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7575FF00)) 
    \Delay5_reg[2][8]_i_1 
       (.I0(\Delay5_reg[2][17]_i_4_n_0 ),
        .I1(\Delay5_reg[2][17]_i_3_n_0 ),
        .I2(\Delay5_reg_reg[2][11]_i_2_n_7 ),
        .I3(RGB3_35__1_0[8]),
        .I4(\Delay5_reg_reg[0][17] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\HDL_Counter_out1_reg[0]_0 [8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7575FF00)) 
    \Delay5_reg[2][9]_i_1 
       (.I0(\Delay5_reg[2][17]_i_4_n_0 ),
        .I1(\Delay5_reg[2][17]_i_3_n_0 ),
        .I2(\Delay5_reg_reg[2][11]_i_2_n_6 ),
        .I3(RGB3_35__1_0[9]),
        .I4(\Delay5_reg_reg[0][17] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\HDL_Counter_out1_reg[0]_0 [9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay5_reg_reg[0][11]_i_2 
       (.CI(\Delay5_reg_reg[0][7]_i_2_n_0 ),
        .CO({\Delay5_reg_reg[0][11]_i_2_n_0 ,\Delay5_reg_reg[0][11]_i_2_n_1 ,\Delay5_reg_reg[0][11]_i_2_n_2 ,\Delay5_reg_reg[0][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(RGB3_30[11:8]),
        .S({RGB3_34_n_79,RGB3_34_n_80,RGB3_34_n_81,RGB3_34_n_82}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay5_reg_reg[0][15]_i_2 
       (.CI(\Delay5_reg_reg[0][11]_i_2_n_0 ),
        .CO({\Delay5_reg_reg[0][15]_i_2_n_0 ,\Delay5_reg_reg[0][15]_i_2_n_1 ,\Delay5_reg_reg[0][15]_i_2_n_2 ,\Delay5_reg_reg[0][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(RGB3_30[15:12]),
        .S({RGB3_34_n_75,RGB3_34_n_76,RGB3_34_n_77,RGB3_34_n_78}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay5_reg_reg[0][17]_i_3 
       (.CI(\Delay5_reg_reg[0][15]_i_2_n_0 ),
        .CO({\NLW_Delay5_reg_reg[0][17]_i_3_CO_UNCONNECTED [3:1],\Delay5_reg_reg[0][17]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Delay5_reg_reg[0][17]_i_3_O_UNCONNECTED [3:2],RGB3_30[17:16]}),
        .S({1'b0,1'b0,RGB3_34_n_73,RGB3_34_n_74}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay5_reg_reg[0][3]_i_2 
       (.CI(1'b0),
        .CO({\Delay5_reg_reg[0][3]_i_2_n_0 ,\Delay5_reg_reg[0][3]_i_2_n_1 ,\Delay5_reg_reg[0][3]_i_2_n_2 ,\Delay5_reg_reg[0][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,RGB3_34_n_90}),
        .O(RGB3_30[3:0]),
        .S({RGB3_34_n_87,RGB3_34_n_88,RGB3_34_n_89,\Delay5_reg[0][3]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay5_reg_reg[0][7]_i_2 
       (.CI(\Delay5_reg_reg[0][3]_i_2_n_0 ),
        .CO({\Delay5_reg_reg[0][7]_i_2_n_0 ,\Delay5_reg_reg[0][7]_i_2_n_1 ,\Delay5_reg_reg[0][7]_i_2_n_2 ,\Delay5_reg_reg[0][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(RGB3_30[7:4]),
        .S({RGB3_34_n_83,RGB3_34_n_84,RGB3_34_n_85,RGB3_34_n_86}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay5_reg_reg[1][11]_i_2 
       (.CI(\Delay5_reg_reg[1][7]_i_2_n_0 ),
        .CO({\Delay5_reg_reg[1][11]_i_2_n_0 ,\Delay5_reg_reg[1][11]_i_2_n_1 ,\Delay5_reg_reg[1][11]_i_2_n_2 ,\Delay5_reg_reg[1][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay5_reg_reg[1][11]_i_2_n_4 ,\Delay5_reg_reg[1][11]_i_2_n_5 ,\Delay5_reg_reg[1][11]_i_2_n_6 ,\Delay5_reg_reg[1][11]_i_2_n_7 }),
        .S({RGB3_34__0_n_79,RGB3_34__0_n_80,RGB3_34__0_n_81,RGB3_34__0_n_82}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay5_reg_reg[1][15]_i_2 
       (.CI(\Delay5_reg_reg[1][11]_i_2_n_0 ),
        .CO({\Delay5_reg_reg[1][15]_i_2_n_0 ,\Delay5_reg_reg[1][15]_i_2_n_1 ,\Delay5_reg_reg[1][15]_i_2_n_2 ,\Delay5_reg_reg[1][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay5_reg_reg[1][15]_i_2_n_4 ,\Delay5_reg_reg[1][15]_i_2_n_5 ,\Delay5_reg_reg[1][15]_i_2_n_6 ,\Delay5_reg_reg[1][15]_i_2_n_7 }),
        .S({RGB3_34__0_n_75,RGB3_34__0_n_76,RGB3_34__0_n_77,RGB3_34__0_n_78}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay5_reg_reg[1][17]_i_2 
       (.CI(\Delay5_reg_reg[1][15]_i_2_n_0 ),
        .CO({\NLW_Delay5_reg_reg[1][17]_i_2_CO_UNCONNECTED [3:1],\Delay5_reg_reg[1][17]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Delay5_reg_reg[1][17]_i_2_O_UNCONNECTED [3:2],\Delay5_reg_reg[1][17]_i_2_n_6 ,\Delay5_reg_reg[1][17]_i_2_n_7 }),
        .S({1'b0,1'b0,RGB3_34__0_n_73,RGB3_34__0_n_74}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay5_reg_reg[1][3]_i_2 
       (.CI(1'b0),
        .CO({\Delay5_reg_reg[1][3]_i_2_n_0 ,\Delay5_reg_reg[1][3]_i_2_n_1 ,\Delay5_reg_reg[1][3]_i_2_n_2 ,\Delay5_reg_reg[1][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,RGB3_34__0_n_90}),
        .O({\Delay5_reg_reg[1][3]_i_2_n_4 ,\Delay5_reg_reg[1][3]_i_2_n_5 ,\Delay5_reg_reg[1][3]_i_2_n_6 ,\Delay5_reg_reg[1][3]_i_2_n_7 }),
        .S({RGB3_34__0_n_87,RGB3_34__0_n_88,RGB3_34__0_n_89,\Delay5_reg[1][3]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay5_reg_reg[1][7]_i_2 
       (.CI(\Delay5_reg_reg[1][3]_i_2_n_0 ),
        .CO({\Delay5_reg_reg[1][7]_i_2_n_0 ,\Delay5_reg_reg[1][7]_i_2_n_1 ,\Delay5_reg_reg[1][7]_i_2_n_2 ,\Delay5_reg_reg[1][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay5_reg_reg[1][7]_i_2_n_4 ,\Delay5_reg_reg[1][7]_i_2_n_5 ,\Delay5_reg_reg[1][7]_i_2_n_6 ,\Delay5_reg_reg[1][7]_i_2_n_7 }),
        .S({RGB3_34__0_n_83,RGB3_34__0_n_84,RGB3_34__0_n_85,RGB3_34__0_n_86}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay5_reg_reg[2][11]_i_2 
       (.CI(\Delay5_reg_reg[2][7]_i_2_n_0 ),
        .CO({\Delay5_reg_reg[2][11]_i_2_n_0 ,\Delay5_reg_reg[2][11]_i_2_n_1 ,\Delay5_reg_reg[2][11]_i_2_n_2 ,\Delay5_reg_reg[2][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay5_reg_reg[2][11]_i_2_n_4 ,\Delay5_reg_reg[2][11]_i_2_n_5 ,\Delay5_reg_reg[2][11]_i_2_n_6 ,\Delay5_reg_reg[2][11]_i_2_n_7 }),
        .S({RGB3_34__1_n_79,RGB3_34__1_n_80,RGB3_34__1_n_81,RGB3_34__1_n_82}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay5_reg_reg[2][15]_i_2 
       (.CI(\Delay5_reg_reg[2][11]_i_2_n_0 ),
        .CO({\Delay5_reg_reg[2][15]_i_2_n_0 ,\Delay5_reg_reg[2][15]_i_2_n_1 ,\Delay5_reg_reg[2][15]_i_2_n_2 ,\Delay5_reg_reg[2][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay5_reg_reg[2][15]_i_2_n_4 ,\Delay5_reg_reg[2][15]_i_2_n_5 ,\Delay5_reg_reg[2][15]_i_2_n_6 ,\Delay5_reg_reg[2][15]_i_2_n_7 }),
        .S({RGB3_34__1_n_75,RGB3_34__1_n_76,RGB3_34__1_n_77,RGB3_34__1_n_78}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay5_reg_reg[2][17]_i_2 
       (.CI(\Delay5_reg_reg[2][15]_i_2_n_0 ),
        .CO({\NLW_Delay5_reg_reg[2][17]_i_2_CO_UNCONNECTED [3:1],\Delay5_reg_reg[2][17]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Delay5_reg_reg[2][17]_i_2_O_UNCONNECTED [3:2],\Delay5_reg_reg[2][17]_i_2_n_6 ,\Delay5_reg_reg[2][17]_i_2_n_7 }),
        .S({1'b0,1'b0,RGB3_34__1_n_73,RGB3_34__1_n_74}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay5_reg_reg[2][3]_i_2 
       (.CI(1'b0),
        .CO({\Delay5_reg_reg[2][3]_i_2_n_0 ,\Delay5_reg_reg[2][3]_i_2_n_1 ,\Delay5_reg_reg[2][3]_i_2_n_2 ,\Delay5_reg_reg[2][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,RGB3_34__1_n_90}),
        .O({\Delay5_reg_reg[2][3]_i_2_n_4 ,\Delay5_reg_reg[2][3]_i_2_n_5 ,\Delay5_reg_reg[2][3]_i_2_n_6 ,\Delay5_reg_reg[2][3]_i_2_n_7 }),
        .S({RGB3_34__1_n_87,RGB3_34__1_n_88,RGB3_34__1_n_89,\Delay5_reg[2][3]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay5_reg_reg[2][7]_i_2 
       (.CI(\Delay5_reg_reg[2][3]_i_2_n_0 ),
        .CO({\Delay5_reg_reg[2][7]_i_2_n_0 ,\Delay5_reg_reg[2][7]_i_2_n_1 ,\Delay5_reg_reg[2][7]_i_2_n_2 ,\Delay5_reg_reg[2][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay5_reg_reg[2][7]_i_2_n_4 ,\Delay5_reg_reg[2][7]_i_2_n_5 ,\Delay5_reg_reg[2][7]_i_2_n_6 ,\Delay5_reg_reg[2][7]_i_2_n_7 }),
        .S({RGB3_34__1_n_83,RGB3_34__1_n_84,RGB3_34__1_n_85,RGB3_34__1_n_86}));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[0][0]_i_1 
       (.I0(RGB0_30[0]),
        .I1(\Delay_reg[0][17]_i_6_n_0 ),
        .I2(\Delay_reg[0][17]_i_4_n_0 ),
        .I3(A[0]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(\Delay_reg_reg[0][17] [0]));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEFEAE)) 
    \Delay_reg[0][10]_i_1 
       (.I0(\Delay_reg_reg[0][16] ),
        .I1(A[10]),
        .I2(\Delay_reg_reg[2][17] ),
        .I3(RGB0_30[10]),
        .I4(\Delay_reg[0][17]_i_6_n_0 ),
        .I5(\Delay_reg[0][17]_i_4_n_0 ),
        .O(\Delay_reg_reg[0][17] [10]));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEFEAE)) 
    \Delay_reg[0][11]_i_1 
       (.I0(\Delay_reg_reg[0][16] ),
        .I1(A[11]),
        .I2(\Delay_reg_reg[2][17] ),
        .I3(RGB0_30[11]),
        .I4(\Delay_reg[0][17]_i_6_n_0 ),
        .I5(\Delay_reg[0][17]_i_4_n_0 ),
        .O(\Delay_reg_reg[0][17] [11]));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEFEAE)) 
    \Delay_reg[0][12]_i_1 
       (.I0(\Delay_reg_reg[0][16] ),
        .I1(A[12]),
        .I2(\Delay_reg_reg[2][17] ),
        .I3(RGB0_30[12]),
        .I4(\Delay_reg[0][17]_i_6_n_0 ),
        .I5(\Delay_reg[0][17]_i_4_n_0 ),
        .O(\Delay_reg_reg[0][17] [12]));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEFEAE)) 
    \Delay_reg[0][13]_i_1 
       (.I0(\Delay_reg_reg[0][16] ),
        .I1(A[13]),
        .I2(\Delay_reg_reg[2][17] ),
        .I3(RGB0_30[13]),
        .I4(\Delay_reg[0][17]_i_6_n_0 ),
        .I5(\Delay_reg[0][17]_i_4_n_0 ),
        .O(\Delay_reg_reg[0][17] [13]));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEFEAE)) 
    \Delay_reg[0][14]_i_1 
       (.I0(\Delay_reg_reg[0][16] ),
        .I1(A[14]),
        .I2(\Delay_reg_reg[2][17] ),
        .I3(RGB0_30[14]),
        .I4(\Delay_reg[0][17]_i_6_n_0 ),
        .I5(\Delay_reg[0][17]_i_4_n_0 ),
        .O(\Delay_reg_reg[0][17] [14]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[0][15]_i_1 
       (.I0(RGB0_30[15]),
        .I1(\Delay_reg[0][17]_i_6_n_0 ),
        .I2(\Delay_reg[0][17]_i_4_n_0 ),
        .I3(A[15]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(\Delay_reg_reg[0][17] [15]));
  LUT6 #(
    .INIT(64'h00000000AEAEFF00)) 
    \Delay_reg[0][16]_i_1 
       (.I0(\Delay_reg[0][17]_i_4_n_0 ),
        .I1(RGB0_30[16]),
        .I2(\Delay_reg[0][17]_i_6_n_0 ),
        .I3(A[16]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(\Delay_reg_reg[0][17] [16]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Delay_reg[0][17]_i_10 
       (.I0(RGB0_34_n_88),
        .I1(RGB0_34_n_89),
        .I2(RGB0_34_n_87),
        .I3(RGB0_34_n_90),
        .O(\Delay_reg[0][17]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Delay_reg[0][17]_i_11 
       (.I0(RGB0_34_n_84),
        .I1(RGB0_34_n_85),
        .I2(RGB0_34_n_79),
        .I3(RGB0_34_n_82),
        .O(\Delay_reg[0][17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \Delay_reg[0][17]_i_12 
       (.I0(RGB0_34_n_76),
        .I1(RGB0_34_n_77),
        .I2(RGB0_34_n_78),
        .I3(RGB0_34_n_75),
        .I4(p_0_in[0]),
        .I5(RGB0_34_n_74),
        .O(\Delay_reg[0][17]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \Delay_reg[0][17]_i_13 
       (.I0(p_0_in[3]),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(p_0_in[0]),
        .O(\Delay_reg[0][17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h2E2E2E2200000000)) 
    \Delay_reg[0][17]_i_2 
       (.I0(A[17]),
        .I1(\Delay_reg_reg[2][17] ),
        .I2(\Delay_reg[0][17]_i_4_n_0 ),
        .I3(RGB0_30[17]),
        .I4(\Delay_reg[0][17]_i_6_n_0 ),
        .I5(\Delay4_reg_reg[2][17] ),
        .O(\Delay_reg_reg[0][17] [17]));
  LUT6 #(
    .INIT(64'h00000008AAAAAAAA)) 
    \Delay_reg[0][17]_i_4 
       (.I0(RGB0_3381_in),
        .I1(\Delay_reg[0][17]_i_9_n_0 ),
        .I2(\Delay_reg[0][17]_i_10_n_0 ),
        .I3(\Delay_reg[0][17]_i_11_n_0 ),
        .I4(\Delay_reg[0][17]_i_12_n_0 ),
        .I5(\Delay_reg[0][17]_i_13_n_0 ),
        .O(\Delay_reg[0][17]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \Delay_reg[0][17]_i_6 
       (.I0(p_1_in78_in),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(p_0_in[3]),
        .O(\Delay_reg[0][17]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Delay_reg[0][17]_i_9 
       (.I0(RGB0_34_n_83),
        .I1(RGB0_34_n_86),
        .I2(RGB0_34_n_80),
        .I3(RGB0_34_n_81),
        .O(\Delay_reg[0][17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[0][1]_i_1 
       (.I0(RGB0_30[1]),
        .I1(\Delay_reg[0][17]_i_6_n_0 ),
        .I2(\Delay_reg[0][17]_i_4_n_0 ),
        .I3(A[1]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(\Delay_reg_reg[0][17] [1]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[0][2]_i_1 
       (.I0(RGB0_30[2]),
        .I1(\Delay_reg[0][17]_i_6_n_0 ),
        .I2(\Delay_reg[0][17]_i_4_n_0 ),
        .I3(A[2]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(\Delay_reg_reg[0][17] [2]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[0][3]_i_1 
       (.I0(RGB0_30[3]),
        .I1(\Delay_reg[0][17]_i_6_n_0 ),
        .I2(\Delay_reg[0][17]_i_4_n_0 ),
        .I3(A[3]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(\Delay_reg_reg[0][17] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay_reg[0][3]_i_3 
       (.I0(RGB0_34_n_90),
        .I1(p_0_in__0),
        .O(\Delay_reg[0][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[0][4]_i_1 
       (.I0(RGB0_30[4]),
        .I1(\Delay_reg[0][17]_i_6_n_0 ),
        .I2(\Delay_reg[0][17]_i_4_n_0 ),
        .I3(A[4]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(\Delay_reg_reg[0][17] [4]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[0][5]_i_1 
       (.I0(RGB0_30[5]),
        .I1(\Delay_reg[0][17]_i_6_n_0 ),
        .I2(\Delay_reg[0][17]_i_4_n_0 ),
        .I3(A[5]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(\Delay_reg_reg[0][17] [5]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[0][6]_i_1 
       (.I0(RGB0_30[6]),
        .I1(\Delay_reg[0][17]_i_6_n_0 ),
        .I2(\Delay_reg[0][17]_i_4_n_0 ),
        .I3(A[6]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(\Delay_reg_reg[0][17] [6]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[0][7]_i_1 
       (.I0(RGB0_30[7]),
        .I1(\Delay_reg[0][17]_i_6_n_0 ),
        .I2(\Delay_reg[0][17]_i_4_n_0 ),
        .I3(A[7]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay_reg_reg[0][16] ),
        .O(\Delay_reg_reg[0][17] [7]));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEFEAE)) 
    \Delay_reg[0][8]_i_1 
       (.I0(\Delay_reg_reg[0][16] ),
        .I1(A[8]),
        .I2(\Delay_reg_reg[2][17] ),
        .I3(RGB0_30[8]),
        .I4(\Delay_reg[0][17]_i_6_n_0 ),
        .I5(\Delay_reg[0][17]_i_4_n_0 ),
        .O(\Delay_reg_reg[0][17] [8]));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEFEAE)) 
    \Delay_reg[0][9]_i_1 
       (.I0(\Delay_reg_reg[0][16] ),
        .I1(A[9]),
        .I2(\Delay_reg_reg[2][17] ),
        .I3(RGB0_30[9]),
        .I4(\Delay_reg[0][17]_i_6_n_0 ),
        .I5(\Delay_reg[0][17]_i_4_n_0 ),
        .O(\Delay_reg_reg[0][17] [9]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[1][0]_i_1 
       (.I0(\Delay_reg_reg[1][3]_i_2_n_7 ),
        .I1(\Delay_reg[1][17]_i_4_n_0 ),
        .I2(\Delay_reg[1][17]_i_2_n_0 ),
        .I3(RGB0_35__0_0[0]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\vStart_reg_reg[7]_3 [0]));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEFEAE)) 
    \Delay_reg[1][10]_i_1 
       (.I0(\Delay5_reg_reg[1][17] ),
        .I1(RGB0_35__0_0[10]),
        .I2(\Delay_reg_reg[2][17] ),
        .I3(\Delay_reg_reg[1][11]_i_2_n_5 ),
        .I4(\Delay_reg[1][17]_i_4_n_0 ),
        .I5(\Delay_reg[1][17]_i_2_n_0 ),
        .O(\vStart_reg_reg[7]_3 [10]));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEFEAE)) 
    \Delay_reg[1][11]_i_1 
       (.I0(\Delay5_reg_reg[1][17] ),
        .I1(RGB0_35__0_0[11]),
        .I2(\Delay_reg_reg[2][17] ),
        .I3(\Delay_reg_reg[1][11]_i_2_n_4 ),
        .I4(\Delay_reg[1][17]_i_4_n_0 ),
        .I5(\Delay_reg[1][17]_i_2_n_0 ),
        .O(\vStart_reg_reg[7]_3 [11]));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEFEAE)) 
    \Delay_reg[1][12]_i_1 
       (.I0(\Delay5_reg_reg[1][17] ),
        .I1(RGB0_35__0_0[12]),
        .I2(\Delay_reg_reg[2][17] ),
        .I3(\Delay_reg_reg[1][15]_i_2_n_7 ),
        .I4(\Delay_reg[1][17]_i_4_n_0 ),
        .I5(\Delay_reg[1][17]_i_2_n_0 ),
        .O(\vStart_reg_reg[7]_3 [12]));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEFEAE)) 
    \Delay_reg[1][13]_i_1 
       (.I0(\Delay5_reg_reg[1][17] ),
        .I1(RGB0_35__0_0[13]),
        .I2(\Delay_reg_reg[2][17] ),
        .I3(\Delay_reg_reg[1][15]_i_2_n_6 ),
        .I4(\Delay_reg[1][17]_i_4_n_0 ),
        .I5(\Delay_reg[1][17]_i_2_n_0 ),
        .O(\vStart_reg_reg[7]_3 [13]));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEFEAE)) 
    \Delay_reg[1][14]_i_1 
       (.I0(\Delay5_reg_reg[1][17] ),
        .I1(RGB0_35__0_0[14]),
        .I2(\Delay_reg_reg[2][17] ),
        .I3(\Delay_reg_reg[1][15]_i_2_n_5 ),
        .I4(\Delay_reg[1][17]_i_4_n_0 ),
        .I5(\Delay_reg[1][17]_i_2_n_0 ),
        .O(\vStart_reg_reg[7]_3 [14]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[1][15]_i_1 
       (.I0(\Delay_reg_reg[1][15]_i_2_n_4 ),
        .I1(\Delay_reg[1][17]_i_4_n_0 ),
        .I2(\Delay_reg[1][17]_i_2_n_0 ),
        .I3(RGB0_35__0_0[15]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\vStart_reg_reg[7]_3 [15]));
  LUT6 #(
    .INIT(64'h00000000AEAEFF00)) 
    \Delay_reg[1][16]_i_1 
       (.I0(\Delay_reg[1][17]_i_2_n_0 ),
        .I1(\Delay_reg_reg[1][17]_i_3_n_7 ),
        .I2(\Delay_reg[1][17]_i_4_n_0 ),
        .I3(RGB0_35__0_0[16]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\vStart_reg_reg[7]_3 [16]));
  LUT6 #(
    .INIT(64'h08A808A808A80808)) 
    \Delay_reg[1][17]_i_1 
       (.I0(\Delay4_reg_reg[2][17] ),
        .I1(RGB0_35__0_0[17]),
        .I2(\Delay_reg_reg[2][17] ),
        .I3(\Delay_reg[1][17]_i_2_n_0 ),
        .I4(\Delay_reg_reg[1][17]_i_3_n_6 ),
        .I5(\Delay_reg[1][17]_i_4_n_0 ),
        .O(\vStart_reg_reg[7]_3 [17]));
  LUT6 #(
    .INIT(64'h00000008AAAAAAAA)) 
    \Delay_reg[1][17]_i_2 
       (.I0(RGB0_3373_in),
        .I1(\Delay_reg[1][17]_i_5_n_0 ),
        .I2(\Delay_reg[1][17]_i_6_n_0 ),
        .I3(\Delay_reg[1][17]_i_7_n_0 ),
        .I4(\Delay_reg[1][17]_i_8_n_0 ),
        .I5(\Delay_reg[1][17]_i_9_n_0 ),
        .O(\Delay_reg[1][17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \Delay_reg[1][17]_i_4 
       (.I0(p_1_in70_in),
        .I1(RGB0_34__0_n_73),
        .I2(RGB0_34__0_n_71),
        .I3(RGB0_34__0_n_72),
        .I4(RGB0_34__0_n_70),
        .O(\Delay_reg[1][17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Delay_reg[1][17]_i_5 
       (.I0(RGB0_34__0_n_83),
        .I1(RGB0_34__0_n_86),
        .I2(RGB0_34__0_n_80),
        .I3(RGB0_34__0_n_81),
        .O(\Delay_reg[1][17]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Delay_reg[1][17]_i_6 
       (.I0(RGB0_34__0_n_88),
        .I1(RGB0_34__0_n_89),
        .I2(RGB0_34__0_n_87),
        .I3(RGB0_34__0_n_90),
        .O(\Delay_reg[1][17]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Delay_reg[1][17]_i_7 
       (.I0(RGB0_34__0_n_84),
        .I1(RGB0_34__0_n_85),
        .I2(RGB0_34__0_n_79),
        .I3(RGB0_34__0_n_82),
        .O(\Delay_reg[1][17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \Delay_reg[1][17]_i_8 
       (.I0(RGB0_34__0_n_76),
        .I1(RGB0_34__0_n_77),
        .I2(RGB0_34__0_n_78),
        .I3(RGB0_34__0_n_75),
        .I4(RGB0_34__0_n_73),
        .I5(RGB0_34__0_n_74),
        .O(\Delay_reg[1][17]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \Delay_reg[1][17]_i_9 
       (.I0(RGB0_34__0_n_70),
        .I1(RGB0_34__0_n_72),
        .I2(RGB0_34__0_n_71),
        .I3(RGB0_34__0_n_73),
        .O(\Delay_reg[1][17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[1][1]_i_1 
       (.I0(\Delay_reg_reg[1][3]_i_2_n_6 ),
        .I1(\Delay_reg[1][17]_i_4_n_0 ),
        .I2(\Delay_reg[1][17]_i_2_n_0 ),
        .I3(RGB0_35__0_0[1]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\vStart_reg_reg[7]_3 [1]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[1][2]_i_1 
       (.I0(\Delay_reg_reg[1][3]_i_2_n_5 ),
        .I1(\Delay_reg[1][17]_i_4_n_0 ),
        .I2(\Delay_reg[1][17]_i_2_n_0 ),
        .I3(RGB0_35__0_0[2]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\vStart_reg_reg[7]_3 [2]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[1][3]_i_1 
       (.I0(\Delay_reg_reg[1][3]_i_2_n_4 ),
        .I1(\Delay_reg[1][17]_i_4_n_0 ),
        .I2(\Delay_reg[1][17]_i_2_n_0 ),
        .I3(RGB0_35__0_0[3]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\vStart_reg_reg[7]_3 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay_reg[1][3]_i_3 
       (.I0(RGB0_34__0_n_90),
        .I1(RGB0_34__0_n_91),
        .O(\Delay_reg[1][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[1][4]_i_1 
       (.I0(\Delay_reg_reg[1][7]_i_2_n_7 ),
        .I1(\Delay_reg[1][17]_i_4_n_0 ),
        .I2(\Delay_reg[1][17]_i_2_n_0 ),
        .I3(RGB0_35__0_0[4]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\vStart_reg_reg[7]_3 [4]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[1][5]_i_1 
       (.I0(\Delay_reg_reg[1][7]_i_2_n_6 ),
        .I1(\Delay_reg[1][17]_i_4_n_0 ),
        .I2(\Delay_reg[1][17]_i_2_n_0 ),
        .I3(RGB0_35__0_0[5]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\vStart_reg_reg[7]_3 [5]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[1][6]_i_1 
       (.I0(\Delay_reg_reg[1][7]_i_2_n_5 ),
        .I1(\Delay_reg[1][17]_i_4_n_0 ),
        .I2(\Delay_reg[1][17]_i_2_n_0 ),
        .I3(RGB0_35__0_0[6]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\vStart_reg_reg[7]_3 [6]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[1][7]_i_1 
       (.I0(\Delay_reg_reg[1][7]_i_2_n_4 ),
        .I1(\Delay_reg[1][17]_i_4_n_0 ),
        .I2(\Delay_reg[1][17]_i_2_n_0 ),
        .I3(RGB0_35__0_0[7]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay5_reg_reg[1][17] ),
        .O(\vStart_reg_reg[7]_3 [7]));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEFEAE)) 
    \Delay_reg[1][8]_i_1 
       (.I0(\Delay5_reg_reg[1][17] ),
        .I1(RGB0_35__0_0[8]),
        .I2(\Delay_reg_reg[2][17] ),
        .I3(\Delay_reg_reg[1][11]_i_2_n_7 ),
        .I4(\Delay_reg[1][17]_i_4_n_0 ),
        .I5(\Delay_reg[1][17]_i_2_n_0 ),
        .O(\vStart_reg_reg[7]_3 [8]));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEFEAE)) 
    \Delay_reg[1][9]_i_1 
       (.I0(\Delay5_reg_reg[1][17] ),
        .I1(RGB0_35__0_0[9]),
        .I2(\Delay_reg_reg[2][17] ),
        .I3(\Delay_reg_reg[1][11]_i_2_n_6 ),
        .I4(\Delay_reg[1][17]_i_4_n_0 ),
        .I5(\Delay_reg[1][17]_i_2_n_0 ),
        .O(\vStart_reg_reg[7]_3 [9]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[2][0]_i_1 
       (.I0(\Delay_reg_reg[2][3]_i_2_n_7 ),
        .I1(\Delay_reg[2][17]_i_4_n_0 ),
        .I2(\Delay_reg[2][17]_i_2_n_0 ),
        .I3(RGB0_35__1_0[0]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\vStart_reg_reg[7]_2 [0]));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEFEAE)) 
    \Delay_reg[2][10]_i_1 
       (.I0(\Delay5_reg_reg[2][17] ),
        .I1(RGB0_35__1_0[10]),
        .I2(\Delay_reg_reg[2][17] ),
        .I3(\Delay_reg_reg[2][11]_i_2_n_5 ),
        .I4(\Delay_reg[2][17]_i_4_n_0 ),
        .I5(\Delay_reg[2][17]_i_2_n_0 ),
        .O(\vStart_reg_reg[7]_2 [10]));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEFEAE)) 
    \Delay_reg[2][11]_i_1 
       (.I0(\Delay5_reg_reg[2][17] ),
        .I1(RGB0_35__1_0[11]),
        .I2(\Delay_reg_reg[2][17] ),
        .I3(\Delay_reg_reg[2][11]_i_2_n_4 ),
        .I4(\Delay_reg[2][17]_i_4_n_0 ),
        .I5(\Delay_reg[2][17]_i_2_n_0 ),
        .O(\vStart_reg_reg[7]_2 [11]));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEFEAE)) 
    \Delay_reg[2][12]_i_1 
       (.I0(\Delay5_reg_reg[2][17] ),
        .I1(RGB0_35__1_0[12]),
        .I2(\Delay_reg_reg[2][17] ),
        .I3(\Delay_reg_reg[2][15]_i_2_n_7 ),
        .I4(\Delay_reg[2][17]_i_4_n_0 ),
        .I5(\Delay_reg[2][17]_i_2_n_0 ),
        .O(\vStart_reg_reg[7]_2 [12]));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEFEAE)) 
    \Delay_reg[2][13]_i_1 
       (.I0(\Delay5_reg_reg[2][17] ),
        .I1(RGB0_35__1_0[13]),
        .I2(\Delay_reg_reg[2][17] ),
        .I3(\Delay_reg_reg[2][15]_i_2_n_6 ),
        .I4(\Delay_reg[2][17]_i_4_n_0 ),
        .I5(\Delay_reg[2][17]_i_2_n_0 ),
        .O(\vStart_reg_reg[7]_2 [13]));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEFEAE)) 
    \Delay_reg[2][14]_i_1 
       (.I0(\Delay5_reg_reg[2][17] ),
        .I1(RGB0_35__1_0[14]),
        .I2(\Delay_reg_reg[2][17] ),
        .I3(\Delay_reg_reg[2][15]_i_2_n_5 ),
        .I4(\Delay_reg[2][17]_i_4_n_0 ),
        .I5(\Delay_reg[2][17]_i_2_n_0 ),
        .O(\vStart_reg_reg[7]_2 [14]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[2][15]_i_1 
       (.I0(\Delay_reg_reg[2][15]_i_2_n_4 ),
        .I1(\Delay_reg[2][17]_i_4_n_0 ),
        .I2(\Delay_reg[2][17]_i_2_n_0 ),
        .I3(RGB0_35__1_0[15]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\vStart_reg_reg[7]_2 [15]));
  LUT6 #(
    .INIT(64'h00000000AEAEFF00)) 
    \Delay_reg[2][16]_i_1 
       (.I0(\Delay_reg[2][17]_i_2_n_0 ),
        .I1(\Delay_reg_reg[2][17]_i_3_n_7 ),
        .I2(\Delay_reg[2][17]_i_4_n_0 ),
        .I3(RGB0_35__1_0[16]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\vStart_reg_reg[7]_2 [16]));
  LUT6 #(
    .INIT(64'h08A808A808A80808)) 
    \Delay_reg[2][17]_i_1 
       (.I0(\Delay4_reg_reg[2][17] ),
        .I1(RGB0_35__1_0[17]),
        .I2(\Delay_reg_reg[2][17] ),
        .I3(\Delay_reg[2][17]_i_2_n_0 ),
        .I4(\Delay_reg_reg[2][17]_i_3_n_6 ),
        .I5(\Delay_reg[2][17]_i_4_n_0 ),
        .O(\vStart_reg_reg[7]_2 [17]));
  LUT6 #(
    .INIT(64'h00000008AAAAAAAA)) 
    \Delay_reg[2][17]_i_2 
       (.I0(RGB0_3365_in),
        .I1(\Delay_reg[2][17]_i_5_n_0 ),
        .I2(\Delay_reg[2][17]_i_6_n_0 ),
        .I3(\Delay_reg[2][17]_i_7_n_0 ),
        .I4(\Delay_reg[2][17]_i_8_n_0 ),
        .I5(\Delay_reg[2][17]_i_9_n_0 ),
        .O(\Delay_reg[2][17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \Delay_reg[2][17]_i_4 
       (.I0(p_1_in63_in),
        .I1(RGB0_34__1_n_73),
        .I2(RGB0_34__1_n_71),
        .I3(RGB0_34__1_n_72),
        .I4(RGB0_34__1_n_70),
        .O(\Delay_reg[2][17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Delay_reg[2][17]_i_5 
       (.I0(RGB0_34__1_n_83),
        .I1(RGB0_34__1_n_86),
        .I2(RGB0_34__1_n_80),
        .I3(RGB0_34__1_n_81),
        .O(\Delay_reg[2][17]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Delay_reg[2][17]_i_6 
       (.I0(RGB0_34__1_n_88),
        .I1(RGB0_34__1_n_89),
        .I2(RGB0_34__1_n_87),
        .I3(RGB0_34__1_n_90),
        .O(\Delay_reg[2][17]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Delay_reg[2][17]_i_7 
       (.I0(RGB0_34__1_n_84),
        .I1(RGB0_34__1_n_85),
        .I2(RGB0_34__1_n_79),
        .I3(RGB0_34__1_n_82),
        .O(\Delay_reg[2][17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \Delay_reg[2][17]_i_8 
       (.I0(RGB0_34__1_n_76),
        .I1(RGB0_34__1_n_77),
        .I2(RGB0_34__1_n_78),
        .I3(RGB0_34__1_n_75),
        .I4(RGB0_34__1_n_73),
        .I5(RGB0_34__1_n_74),
        .O(\Delay_reg[2][17]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \Delay_reg[2][17]_i_9 
       (.I0(RGB0_34__1_n_70),
        .I1(RGB0_34__1_n_72),
        .I2(RGB0_34__1_n_71),
        .I3(RGB0_34__1_n_73),
        .O(\Delay_reg[2][17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[2][1]_i_1 
       (.I0(\Delay_reg_reg[2][3]_i_2_n_6 ),
        .I1(\Delay_reg[2][17]_i_4_n_0 ),
        .I2(\Delay_reg[2][17]_i_2_n_0 ),
        .I3(RGB0_35__1_0[1]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\vStart_reg_reg[7]_2 [1]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[2][2]_i_1 
       (.I0(\Delay_reg_reg[2][3]_i_2_n_5 ),
        .I1(\Delay_reg[2][17]_i_4_n_0 ),
        .I2(\Delay_reg[2][17]_i_2_n_0 ),
        .I3(RGB0_35__1_0[2]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\vStart_reg_reg[7]_2 [2]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[2][3]_i_1 
       (.I0(\Delay_reg_reg[2][3]_i_2_n_4 ),
        .I1(\Delay_reg[2][17]_i_4_n_0 ),
        .I2(\Delay_reg[2][17]_i_2_n_0 ),
        .I3(RGB0_35__1_0[3]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\vStart_reg_reg[7]_2 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \Delay_reg[2][3]_i_3 
       (.I0(RGB0_34__1_n_90),
        .I1(RGB0_34__1_n_91),
        .O(\Delay_reg[2][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[2][4]_i_1 
       (.I0(\Delay_reg_reg[2][7]_i_2_n_7 ),
        .I1(\Delay_reg[2][17]_i_4_n_0 ),
        .I2(\Delay_reg[2][17]_i_2_n_0 ),
        .I3(RGB0_35__1_0[4]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\vStart_reg_reg[7]_2 [4]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[2][5]_i_1 
       (.I0(\Delay_reg_reg[2][7]_i_2_n_6 ),
        .I1(\Delay_reg[2][17]_i_4_n_0 ),
        .I2(\Delay_reg[2][17]_i_2_n_0 ),
        .I3(RGB0_35__1_0[5]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\vStart_reg_reg[7]_2 [5]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[2][6]_i_1 
       (.I0(\Delay_reg_reg[2][7]_i_2_n_5 ),
        .I1(\Delay_reg[2][17]_i_4_n_0 ),
        .I2(\Delay_reg[2][17]_i_2_n_0 ),
        .I3(RGB0_35__1_0[6]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\vStart_reg_reg[7]_2 [6]));
  LUT6 #(
    .INIT(64'h00000000F2F2FF00)) 
    \Delay_reg[2][7]_i_1 
       (.I0(\Delay_reg_reg[2][7]_i_2_n_4 ),
        .I1(\Delay_reg[2][17]_i_4_n_0 ),
        .I2(\Delay_reg[2][17]_i_2_n_0 ),
        .I3(RGB0_35__1_0[7]),
        .I4(\Delay_reg_reg[2][17] ),
        .I5(\Delay5_reg_reg[2][17] ),
        .O(\vStart_reg_reg[7]_2 [7]));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEFEAE)) 
    \Delay_reg[2][8]_i_1 
       (.I0(\Delay5_reg_reg[2][17] ),
        .I1(RGB0_35__1_0[8]),
        .I2(\Delay_reg_reg[2][17] ),
        .I3(\Delay_reg_reg[2][11]_i_2_n_7 ),
        .I4(\Delay_reg[2][17]_i_4_n_0 ),
        .I5(\Delay_reg[2][17]_i_2_n_0 ),
        .O(\vStart_reg_reg[7]_2 [8]));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEFEAE)) 
    \Delay_reg[2][9]_i_1 
       (.I0(\Delay5_reg_reg[2][17] ),
        .I1(RGB0_35__1_0[9]),
        .I2(\Delay_reg_reg[2][17] ),
        .I3(\Delay_reg_reg[2][11]_i_2_n_6 ),
        .I4(\Delay_reg[2][17]_i_4_n_0 ),
        .I5(\Delay_reg[2][17]_i_2_n_0 ),
        .O(\vStart_reg_reg[7]_2 [9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay_reg_reg[0][11]_i_2 
       (.CI(\Delay_reg_reg[0][7]_i_2_n_0 ),
        .CO({\Delay_reg_reg[0][11]_i_2_n_0 ,\Delay_reg_reg[0][11]_i_2_n_1 ,\Delay_reg_reg[0][11]_i_2_n_2 ,\Delay_reg_reg[0][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(RGB0_30[11:8]),
        .S({RGB0_34_n_79,RGB0_34_n_80,RGB0_34_n_81,RGB0_34_n_82}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay_reg_reg[0][15]_i_2 
       (.CI(\Delay_reg_reg[0][11]_i_2_n_0 ),
        .CO({\Delay_reg_reg[0][15]_i_2_n_0 ,\Delay_reg_reg[0][15]_i_2_n_1 ,\Delay_reg_reg[0][15]_i_2_n_2 ,\Delay_reg_reg[0][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(RGB0_30[15:12]),
        .S({RGB0_34_n_75,RGB0_34_n_76,RGB0_34_n_77,RGB0_34_n_78}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay_reg_reg[0][17]_i_5 
       (.CI(\Delay_reg_reg[0][15]_i_2_n_0 ),
        .CO({\NLW_Delay_reg_reg[0][17]_i_5_CO_UNCONNECTED [3:1],\Delay_reg_reg[0][17]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Delay_reg_reg[0][17]_i_5_O_UNCONNECTED [3:2],RGB0_30[17:16]}),
        .S({1'b0,1'b0,p_0_in[0],RGB0_34_n_74}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay_reg_reg[0][3]_i_2 
       (.CI(1'b0),
        .CO({\Delay_reg_reg[0][3]_i_2_n_0 ,\Delay_reg_reg[0][3]_i_2_n_1 ,\Delay_reg_reg[0][3]_i_2_n_2 ,\Delay_reg_reg[0][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,RGB0_34_n_90}),
        .O(RGB0_30[3:0]),
        .S({RGB0_34_n_87,RGB0_34_n_88,RGB0_34_n_89,\Delay_reg[0][3]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay_reg_reg[0][7]_i_2 
       (.CI(\Delay_reg_reg[0][3]_i_2_n_0 ),
        .CO({\Delay_reg_reg[0][7]_i_2_n_0 ,\Delay_reg_reg[0][7]_i_2_n_1 ,\Delay_reg_reg[0][7]_i_2_n_2 ,\Delay_reg_reg[0][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(RGB0_30[7:4]),
        .S({RGB0_34_n_83,RGB0_34_n_84,RGB0_34_n_85,RGB0_34_n_86}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay_reg_reg[1][11]_i_2 
       (.CI(\Delay_reg_reg[1][7]_i_2_n_0 ),
        .CO({\Delay_reg_reg[1][11]_i_2_n_0 ,\Delay_reg_reg[1][11]_i_2_n_1 ,\Delay_reg_reg[1][11]_i_2_n_2 ,\Delay_reg_reg[1][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay_reg_reg[1][11]_i_2_n_4 ,\Delay_reg_reg[1][11]_i_2_n_5 ,\Delay_reg_reg[1][11]_i_2_n_6 ,\Delay_reg_reg[1][11]_i_2_n_7 }),
        .S({RGB0_34__0_n_79,RGB0_34__0_n_80,RGB0_34__0_n_81,RGB0_34__0_n_82}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay_reg_reg[1][15]_i_2 
       (.CI(\Delay_reg_reg[1][11]_i_2_n_0 ),
        .CO({\Delay_reg_reg[1][15]_i_2_n_0 ,\Delay_reg_reg[1][15]_i_2_n_1 ,\Delay_reg_reg[1][15]_i_2_n_2 ,\Delay_reg_reg[1][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay_reg_reg[1][15]_i_2_n_4 ,\Delay_reg_reg[1][15]_i_2_n_5 ,\Delay_reg_reg[1][15]_i_2_n_6 ,\Delay_reg_reg[1][15]_i_2_n_7 }),
        .S({RGB0_34__0_n_75,RGB0_34__0_n_76,RGB0_34__0_n_77,RGB0_34__0_n_78}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay_reg_reg[1][17]_i_3 
       (.CI(\Delay_reg_reg[1][15]_i_2_n_0 ),
        .CO({\NLW_Delay_reg_reg[1][17]_i_3_CO_UNCONNECTED [3:1],\Delay_reg_reg[1][17]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Delay_reg_reg[1][17]_i_3_O_UNCONNECTED [3:2],\Delay_reg_reg[1][17]_i_3_n_6 ,\Delay_reg_reg[1][17]_i_3_n_7 }),
        .S({1'b0,1'b0,RGB0_34__0_n_73,RGB0_34__0_n_74}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay_reg_reg[1][3]_i_2 
       (.CI(1'b0),
        .CO({\Delay_reg_reg[1][3]_i_2_n_0 ,\Delay_reg_reg[1][3]_i_2_n_1 ,\Delay_reg_reg[1][3]_i_2_n_2 ,\Delay_reg_reg[1][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,RGB0_34__0_n_90}),
        .O({\Delay_reg_reg[1][3]_i_2_n_4 ,\Delay_reg_reg[1][3]_i_2_n_5 ,\Delay_reg_reg[1][3]_i_2_n_6 ,\Delay_reg_reg[1][3]_i_2_n_7 }),
        .S({RGB0_34__0_n_87,RGB0_34__0_n_88,RGB0_34__0_n_89,\Delay_reg[1][3]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay_reg_reg[1][7]_i_2 
       (.CI(\Delay_reg_reg[1][3]_i_2_n_0 ),
        .CO({\Delay_reg_reg[1][7]_i_2_n_0 ,\Delay_reg_reg[1][7]_i_2_n_1 ,\Delay_reg_reg[1][7]_i_2_n_2 ,\Delay_reg_reg[1][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay_reg_reg[1][7]_i_2_n_4 ,\Delay_reg_reg[1][7]_i_2_n_5 ,\Delay_reg_reg[1][7]_i_2_n_6 ,\Delay_reg_reg[1][7]_i_2_n_7 }),
        .S({RGB0_34__0_n_83,RGB0_34__0_n_84,RGB0_34__0_n_85,RGB0_34__0_n_86}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay_reg_reg[2][11]_i_2 
       (.CI(\Delay_reg_reg[2][7]_i_2_n_0 ),
        .CO({\Delay_reg_reg[2][11]_i_2_n_0 ,\Delay_reg_reg[2][11]_i_2_n_1 ,\Delay_reg_reg[2][11]_i_2_n_2 ,\Delay_reg_reg[2][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay_reg_reg[2][11]_i_2_n_4 ,\Delay_reg_reg[2][11]_i_2_n_5 ,\Delay_reg_reg[2][11]_i_2_n_6 ,\Delay_reg_reg[2][11]_i_2_n_7 }),
        .S({RGB0_34__1_n_79,RGB0_34__1_n_80,RGB0_34__1_n_81,RGB0_34__1_n_82}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay_reg_reg[2][15]_i_2 
       (.CI(\Delay_reg_reg[2][11]_i_2_n_0 ),
        .CO({\Delay_reg_reg[2][15]_i_2_n_0 ,\Delay_reg_reg[2][15]_i_2_n_1 ,\Delay_reg_reg[2][15]_i_2_n_2 ,\Delay_reg_reg[2][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay_reg_reg[2][15]_i_2_n_4 ,\Delay_reg_reg[2][15]_i_2_n_5 ,\Delay_reg_reg[2][15]_i_2_n_6 ,\Delay_reg_reg[2][15]_i_2_n_7 }),
        .S({RGB0_34__1_n_75,RGB0_34__1_n_76,RGB0_34__1_n_77,RGB0_34__1_n_78}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay_reg_reg[2][17]_i_3 
       (.CI(\Delay_reg_reg[2][15]_i_2_n_0 ),
        .CO({\NLW_Delay_reg_reg[2][17]_i_3_CO_UNCONNECTED [3:1],\Delay_reg_reg[2][17]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Delay_reg_reg[2][17]_i_3_O_UNCONNECTED [3:2],\Delay_reg_reg[2][17]_i_3_n_6 ,\Delay_reg_reg[2][17]_i_3_n_7 }),
        .S({1'b0,1'b0,RGB0_34__1_n_73,RGB0_34__1_n_74}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay_reg_reg[2][3]_i_2 
       (.CI(1'b0),
        .CO({\Delay_reg_reg[2][3]_i_2_n_0 ,\Delay_reg_reg[2][3]_i_2_n_1 ,\Delay_reg_reg[2][3]_i_2_n_2 ,\Delay_reg_reg[2][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,RGB0_34__1_n_90}),
        .O({\Delay_reg_reg[2][3]_i_2_n_4 ,\Delay_reg_reg[2][3]_i_2_n_5 ,\Delay_reg_reg[2][3]_i_2_n_6 ,\Delay_reg_reg[2][3]_i_2_n_7 }),
        .S({RGB0_34__1_n_87,RGB0_34__1_n_88,RGB0_34__1_n_89,\Delay_reg[2][3]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Delay_reg_reg[2][7]_i_2 
       (.CI(\Delay_reg_reg[2][3]_i_2_n_0 ),
        .CO({\Delay_reg_reg[2][7]_i_2_n_0 ,\Delay_reg_reg[2][7]_i_2_n_1 ,\Delay_reg_reg[2][7]_i_2_n_2 ,\Delay_reg_reg[2][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Delay_reg_reg[2][7]_i_2_n_4 ,\Delay_reg_reg[2][7]_i_2_n_5 ,\Delay_reg_reg[2][7]_i_2_n_6 ,\Delay_reg_reg[2][7]_i_2_n_7 }),
        .S({RGB0_34__1_n_83,RGB0_34__1_n_84,RGB0_34__1_n_85,RGB0_34__1_n_86}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFEFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFEFFFFFFFFF),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    RGB0_34
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RGB3_34_0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_RGB0_34_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_RGB0_34_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_RGB0_34_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_RGB0_34_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_RGB0_34_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_RGB0_34_OVERFLOW_UNCONNECTED),
        .P({NLW_RGB0_34_P_UNCONNECTED[47:37],p_1_in78_in,p_0_in,RGB0_34_n_74,RGB0_34_n_75,RGB0_34_n_76,RGB0_34_n_77,RGB0_34_n_78,RGB0_34_n_79,RGB0_34_n_80,RGB0_34_n_81,RGB0_34_n_82,RGB0_34_n_83,RGB0_34_n_84,RGB0_34_n_85,RGB0_34_n_86,RGB0_34_n_87,RGB0_34_n_88,RGB0_34_n_89,RGB0_34_n_90,p_0_in__0,RGB0_34_n_92,RGB0_34_n_93,RGB0_34_n_94,RGB0_34_n_95,RGB0_34_n_96,RGB0_34_n_97,RGB0_34_n_98,RGB0_34_n_99,RGB0_34_n_100,RGB0_34_n_101,RGB0_34_n_102,RGB0_34_n_103,RGB0_34_n_104,RGB0_34_n_105}),
        .PATTERNBDETECT(NLW_RGB0_34_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(RGB0_3381_in),
        .PCIN({RGB0_35_n_106,RGB0_35_n_107,RGB0_35_n_108,RGB0_35_n_109,RGB0_35_n_110,RGB0_35_n_111,RGB0_35_n_112,RGB0_35_n_113,RGB0_35_n_114,RGB0_35_n_115,RGB0_35_n_116,RGB0_35_n_117,RGB0_35_n_118,RGB0_35_n_119,RGB0_35_n_120,RGB0_35_n_121,RGB0_35_n_122,RGB0_35_n_123,RGB0_35_n_124,RGB0_35_n_125,RGB0_35_n_126,RGB0_35_n_127,RGB0_35_n_128,RGB0_35_n_129,RGB0_35_n_130,RGB0_35_n_131,RGB0_35_n_132,RGB0_35_n_133,RGB0_35_n_134,RGB0_35_n_135,RGB0_35_n_136,RGB0_35_n_137,RGB0_35_n_138,RGB0_35_n_139,RGB0_35_n_140,RGB0_35_n_141,RGB0_35_n_142,RGB0_35_n_143,RGB0_35_n_144,RGB0_35_n_145,RGB0_35_n_146,RGB0_35_n_147,RGB0_35_n_148,RGB0_35_n_149,RGB0_35_n_150,RGB0_35_n_151,RGB0_35_n_152,RGB0_35_n_153}),
        .PCOUT(NLW_RGB0_34_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_RGB0_34_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFEFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFEFFFFFFFFF),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    RGB0_34__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RGB3_34__0_0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_RGB0_34__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_RGB0_34__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_RGB0_34__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_RGB0_34__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_RGB0_34__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_RGB0_34__0_OVERFLOW_UNCONNECTED),
        .P({NLW_RGB0_34__0_P_UNCONNECTED[47:37],p_1_in70_in,RGB0_34__0_n_70,RGB0_34__0_n_71,RGB0_34__0_n_72,RGB0_34__0_n_73,RGB0_34__0_n_74,RGB0_34__0_n_75,RGB0_34__0_n_76,RGB0_34__0_n_77,RGB0_34__0_n_78,RGB0_34__0_n_79,RGB0_34__0_n_80,RGB0_34__0_n_81,RGB0_34__0_n_82,RGB0_34__0_n_83,RGB0_34__0_n_84,RGB0_34__0_n_85,RGB0_34__0_n_86,RGB0_34__0_n_87,RGB0_34__0_n_88,RGB0_34__0_n_89,RGB0_34__0_n_90,RGB0_34__0_n_91,RGB0_34__0_n_92,RGB0_34__0_n_93,RGB0_34__0_n_94,RGB0_34__0_n_95,RGB0_34__0_n_96,RGB0_34__0_n_97,RGB0_34__0_n_98,RGB0_34__0_n_99,RGB0_34__0_n_100,RGB0_34__0_n_101,RGB0_34__0_n_102,RGB0_34__0_n_103,RGB0_34__0_n_104,RGB0_34__0_n_105}),
        .PATTERNBDETECT(NLW_RGB0_34__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(RGB0_3373_in),
        .PCIN({RGB0_35__0_n_106,RGB0_35__0_n_107,RGB0_35__0_n_108,RGB0_35__0_n_109,RGB0_35__0_n_110,RGB0_35__0_n_111,RGB0_35__0_n_112,RGB0_35__0_n_113,RGB0_35__0_n_114,RGB0_35__0_n_115,RGB0_35__0_n_116,RGB0_35__0_n_117,RGB0_35__0_n_118,RGB0_35__0_n_119,RGB0_35__0_n_120,RGB0_35__0_n_121,RGB0_35__0_n_122,RGB0_35__0_n_123,RGB0_35__0_n_124,RGB0_35__0_n_125,RGB0_35__0_n_126,RGB0_35__0_n_127,RGB0_35__0_n_128,RGB0_35__0_n_129,RGB0_35__0_n_130,RGB0_35__0_n_131,RGB0_35__0_n_132,RGB0_35__0_n_133,RGB0_35__0_n_134,RGB0_35__0_n_135,RGB0_35__0_n_136,RGB0_35__0_n_137,RGB0_35__0_n_138,RGB0_35__0_n_139,RGB0_35__0_n_140,RGB0_35__0_n_141,RGB0_35__0_n_142,RGB0_35__0_n_143,RGB0_35__0_n_144,RGB0_35__0_n_145,RGB0_35__0_n_146,RGB0_35__0_n_147,RGB0_35__0_n_148,RGB0_35__0_n_149,RGB0_35__0_n_150,RGB0_35__0_n_151,RGB0_35__0_n_152,RGB0_35__0_n_153}),
        .PCOUT(NLW_RGB0_34__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_RGB0_34__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFEFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFEFFFFFFFFF),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    RGB0_34__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RGB3_34__1_0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_RGB0_34__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_RGB0_34__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_RGB0_34__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_RGB0_34__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_RGB0_34__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_RGB0_34__1_OVERFLOW_UNCONNECTED),
        .P({NLW_RGB0_34__1_P_UNCONNECTED[47:37],p_1_in63_in,RGB0_34__1_n_70,RGB0_34__1_n_71,RGB0_34__1_n_72,RGB0_34__1_n_73,RGB0_34__1_n_74,RGB0_34__1_n_75,RGB0_34__1_n_76,RGB0_34__1_n_77,RGB0_34__1_n_78,RGB0_34__1_n_79,RGB0_34__1_n_80,RGB0_34__1_n_81,RGB0_34__1_n_82,RGB0_34__1_n_83,RGB0_34__1_n_84,RGB0_34__1_n_85,RGB0_34__1_n_86,RGB0_34__1_n_87,RGB0_34__1_n_88,RGB0_34__1_n_89,RGB0_34__1_n_90,RGB0_34__1_n_91,RGB0_34__1_n_92,RGB0_34__1_n_93,RGB0_34__1_n_94,RGB0_34__1_n_95,RGB0_34__1_n_96,RGB0_34__1_n_97,RGB0_34__1_n_98,RGB0_34__1_n_99,RGB0_34__1_n_100,RGB0_34__1_n_101,RGB0_34__1_n_102,RGB0_34__1_n_103,RGB0_34__1_n_104,RGB0_34__1_n_105}),
        .PATTERNBDETECT(NLW_RGB0_34__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(RGB0_3365_in),
        .PCIN({RGB0_35__1_n_106,RGB0_35__1_n_107,RGB0_35__1_n_108,RGB0_35__1_n_109,RGB0_35__1_n_110,RGB0_35__1_n_111,RGB0_35__1_n_112,RGB0_35__1_n_113,RGB0_35__1_n_114,RGB0_35__1_n_115,RGB0_35__1_n_116,RGB0_35__1_n_117,RGB0_35__1_n_118,RGB0_35__1_n_119,RGB0_35__1_n_120,RGB0_35__1_n_121,RGB0_35__1_n_122,RGB0_35__1_n_123,RGB0_35__1_n_124,RGB0_35__1_n_125,RGB0_35__1_n_126,RGB0_35__1_n_127,RGB0_35__1_n_128,RGB0_35__1_n_129,RGB0_35__1_n_130,RGB0_35__1_n_131,RGB0_35__1_n_132,RGB0_35__1_n_133,RGB0_35__1_n_134,RGB0_35__1_n_135,RGB0_35__1_n_136,RGB0_35__1_n_137,RGB0_35__1_n_138,RGB0_35__1_n_139,RGB0_35__1_n_140,RGB0_35__1_n_141,RGB0_35__1_n_142,RGB0_35__1_n_143,RGB0_35__1_n_144,RGB0_35__1_n_145,RGB0_35__1_n_146,RGB0_35__1_n_147,RGB0_35__1_n_148,RGB0_35__1_n_149,RGB0_35__1_n_150,RGB0_35__1_n_151,RGB0_35__1_n_152,RGB0_35__1_n_153}),
        .PCOUT(NLW_RGB0_34__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_RGB0_34__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    RGB0_35
       (.A({A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_RGB0_35_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_RGB0_35_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_RGB0_35_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_RGB0_35_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_RGB0_35_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_RGB0_35_OVERFLOW_UNCONNECTED),
        .P({NLW_RGB0_35_P_UNCONNECTED[47:34],RGB0_35_n_72,RGB0_35_n_73,RGB0_35_n_74,RGB0_35_n_75,RGB0_35_n_76,RGB0_35_n_77,RGB0_35_n_78,RGB0_35_n_79,RGB0_35_n_80,RGB0_35_n_81,RGB0_35_n_82,RGB0_35_n_83,RGB0_35_n_84,RGB0_35_n_85,RGB0_35_n_86,RGB0_35_n_87,RGB0_35_n_88,RGB0_35_n_89,RGB0_35_n_90,RGB0_35_n_91,RGB0_35_n_92,RGB0_35_n_93,RGB0_35_n_94,RGB0_35_n_95,RGB0_35_n_96,RGB0_35_n_97,RGB0_35_n_98,RGB0_35_n_99,RGB0_35_n_100,RGB0_35_n_101,RGB0_35_n_102,RGB0_35_n_103,RGB0_35_n_104,RGB0_35_n_105}),
        .PATTERNBDETECT(NLW_RGB0_35_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_RGB0_35_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({RGB0_35_n_106,RGB0_35_n_107,RGB0_35_n_108,RGB0_35_n_109,RGB0_35_n_110,RGB0_35_n_111,RGB0_35_n_112,RGB0_35_n_113,RGB0_35_n_114,RGB0_35_n_115,RGB0_35_n_116,RGB0_35_n_117,RGB0_35_n_118,RGB0_35_n_119,RGB0_35_n_120,RGB0_35_n_121,RGB0_35_n_122,RGB0_35_n_123,RGB0_35_n_124,RGB0_35_n_125,RGB0_35_n_126,RGB0_35_n_127,RGB0_35_n_128,RGB0_35_n_129,RGB0_35_n_130,RGB0_35_n_131,RGB0_35_n_132,RGB0_35_n_133,RGB0_35_n_134,RGB0_35_n_135,RGB0_35_n_136,RGB0_35_n_137,RGB0_35_n_138,RGB0_35_n_139,RGB0_35_n_140,RGB0_35_n_141,RGB0_35_n_142,RGB0_35_n_143,RGB0_35_n_144,RGB0_35_n_145,RGB0_35_n_146,RGB0_35_n_147,RGB0_35_n_148,RGB0_35_n_149,RGB0_35_n_150,RGB0_35_n_151,RGB0_35_n_152,RGB0_35_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_RGB0_35_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    RGB0_35__0
       (.A({RGB0_35__0_0[17],RGB0_35__0_0[17],RGB0_35__0_0[17],RGB0_35__0_0[17],RGB0_35__0_0[17],RGB0_35__0_0[17],RGB0_35__0_0[17],RGB0_35__0_0[17],RGB0_35__0_0[17],RGB0_35__0_0[17],RGB0_35__0_0[17],RGB0_35__0_0[17],RGB0_35__0_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_RGB0_35__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_RGB0_35__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_RGB0_35__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_RGB0_35__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_RGB0_35__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_RGB0_35__0_OVERFLOW_UNCONNECTED),
        .P({NLW_RGB0_35__0_P_UNCONNECTED[47:34],RGB0_35__0_n_72,RGB0_35__0_n_73,RGB0_35__0_n_74,RGB0_35__0_n_75,RGB0_35__0_n_76,RGB0_35__0_n_77,RGB0_35__0_n_78,RGB0_35__0_n_79,RGB0_35__0_n_80,RGB0_35__0_n_81,RGB0_35__0_n_82,RGB0_35__0_n_83,RGB0_35__0_n_84,RGB0_35__0_n_85,RGB0_35__0_n_86,RGB0_35__0_n_87,RGB0_35__0_n_88,RGB0_35__0_n_89,RGB0_35__0_n_90,RGB0_35__0_n_91,RGB0_35__0_n_92,RGB0_35__0_n_93,RGB0_35__0_n_94,RGB0_35__0_n_95,RGB0_35__0_n_96,RGB0_35__0_n_97,RGB0_35__0_n_98,RGB0_35__0_n_99,RGB0_35__0_n_100,RGB0_35__0_n_101,RGB0_35__0_n_102,RGB0_35__0_n_103,RGB0_35__0_n_104,RGB0_35__0_n_105}),
        .PATTERNBDETECT(NLW_RGB0_35__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_RGB0_35__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({RGB0_35__0_n_106,RGB0_35__0_n_107,RGB0_35__0_n_108,RGB0_35__0_n_109,RGB0_35__0_n_110,RGB0_35__0_n_111,RGB0_35__0_n_112,RGB0_35__0_n_113,RGB0_35__0_n_114,RGB0_35__0_n_115,RGB0_35__0_n_116,RGB0_35__0_n_117,RGB0_35__0_n_118,RGB0_35__0_n_119,RGB0_35__0_n_120,RGB0_35__0_n_121,RGB0_35__0_n_122,RGB0_35__0_n_123,RGB0_35__0_n_124,RGB0_35__0_n_125,RGB0_35__0_n_126,RGB0_35__0_n_127,RGB0_35__0_n_128,RGB0_35__0_n_129,RGB0_35__0_n_130,RGB0_35__0_n_131,RGB0_35__0_n_132,RGB0_35__0_n_133,RGB0_35__0_n_134,RGB0_35__0_n_135,RGB0_35__0_n_136,RGB0_35__0_n_137,RGB0_35__0_n_138,RGB0_35__0_n_139,RGB0_35__0_n_140,RGB0_35__0_n_141,RGB0_35__0_n_142,RGB0_35__0_n_143,RGB0_35__0_n_144,RGB0_35__0_n_145,RGB0_35__0_n_146,RGB0_35__0_n_147,RGB0_35__0_n_148,RGB0_35__0_n_149,RGB0_35__0_n_150,RGB0_35__0_n_151,RGB0_35__0_n_152,RGB0_35__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_RGB0_35__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    RGB0_35__1
       (.A({RGB0_35__1_0[17],RGB0_35__1_0[17],RGB0_35__1_0[17],RGB0_35__1_0[17],RGB0_35__1_0[17],RGB0_35__1_0[17],RGB0_35__1_0[17],RGB0_35__1_0[17],RGB0_35__1_0[17],RGB0_35__1_0[17],RGB0_35__1_0[17],RGB0_35__1_0[17],RGB0_35__1_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_RGB0_35__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_RGB0_35__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_RGB0_35__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_RGB0_35__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_RGB0_35__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_RGB0_35__1_OVERFLOW_UNCONNECTED),
        .P({NLW_RGB0_35__1_P_UNCONNECTED[47:34],RGB0_35__1_n_72,RGB0_35__1_n_73,RGB0_35__1_n_74,RGB0_35__1_n_75,RGB0_35__1_n_76,RGB0_35__1_n_77,RGB0_35__1_n_78,RGB0_35__1_n_79,RGB0_35__1_n_80,RGB0_35__1_n_81,RGB0_35__1_n_82,RGB0_35__1_n_83,RGB0_35__1_n_84,RGB0_35__1_n_85,RGB0_35__1_n_86,RGB0_35__1_n_87,RGB0_35__1_n_88,RGB0_35__1_n_89,RGB0_35__1_n_90,RGB0_35__1_n_91,RGB0_35__1_n_92,RGB0_35__1_n_93,RGB0_35__1_n_94,RGB0_35__1_n_95,RGB0_35__1_n_96,RGB0_35__1_n_97,RGB0_35__1_n_98,RGB0_35__1_n_99,RGB0_35__1_n_100,RGB0_35__1_n_101,RGB0_35__1_n_102,RGB0_35__1_n_103,RGB0_35__1_n_104,RGB0_35__1_n_105}),
        .PATTERNBDETECT(NLW_RGB0_35__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_RGB0_35__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({RGB0_35__1_n_106,RGB0_35__1_n_107,RGB0_35__1_n_108,RGB0_35__1_n_109,RGB0_35__1_n_110,RGB0_35__1_n_111,RGB0_35__1_n_112,RGB0_35__1_n_113,RGB0_35__1_n_114,RGB0_35__1_n_115,RGB0_35__1_n_116,RGB0_35__1_n_117,RGB0_35__1_n_118,RGB0_35__1_n_119,RGB0_35__1_n_120,RGB0_35__1_n_121,RGB0_35__1_n_122,RGB0_35__1_n_123,RGB0_35__1_n_124,RGB0_35__1_n_125,RGB0_35__1_n_126,RGB0_35__1_n_127,RGB0_35__1_n_128,RGB0_35__1_n_129,RGB0_35__1_n_130,RGB0_35__1_n_131,RGB0_35__1_n_132,RGB0_35__1_n_133,RGB0_35__1_n_134,RGB0_35__1_n_135,RGB0_35__1_n_136,RGB0_35__1_n_137,RGB0_35__1_n_138,RGB0_35__1_n_139,RGB0_35__1_n_140,RGB0_35__1_n_141,RGB0_35__1_n_142,RGB0_35__1_n_143,RGB0_35__1_n_144,RGB0_35__1_n_145,RGB0_35__1_n_146,RGB0_35__1_n_147,RGB0_35__1_n_148,RGB0_35__1_n_149,RGB0_35__1_n_150,RGB0_35__1_n_151,RGB0_35__1_n_152,RGB0_35__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_RGB0_35__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFEFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFEFFFFFFFFF),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    RGB1_34
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RGB3_34_0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_RGB1_34_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_RGB1_34_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_RGB1_34_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_RGB1_34_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_RGB1_34_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_RGB1_34_OVERFLOW_UNCONNECTED),
        .P({NLW_RGB1_34_P_UNCONNECTED[47:37],p_1_in55_in,RGB1_34_n_70,RGB1_34_n_71,RGB1_34_n_72,RGB1_34_n_73,RGB1_34_n_74,RGB1_34_n_75,RGB1_34_n_76,RGB1_34_n_77,RGB1_34_n_78,RGB1_34_n_79,RGB1_34_n_80,RGB1_34_n_81,RGB1_34_n_82,RGB1_34_n_83,RGB1_34_n_84,RGB1_34_n_85,RGB1_34_n_86,RGB1_34_n_87,RGB1_34_n_88,RGB1_34_n_89,RGB1_34_n_90,RGB1_34_n_91,RGB1_34_n_92,RGB1_34_n_93,RGB1_34_n_94,RGB1_34_n_95,RGB1_34_n_96,RGB1_34_n_97,RGB1_34_n_98,RGB1_34_n_99,RGB1_34_n_100,RGB1_34_n_101,RGB1_34_n_102,RGB1_34_n_103,RGB1_34_n_104,RGB1_34_n_105}),
        .PATTERNBDETECT(NLW_RGB1_34_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(RGB1_3358_in),
        .PCIN({RGB1_35_n_106,RGB1_35_n_107,RGB1_35_n_108,RGB1_35_n_109,RGB1_35_n_110,RGB1_35_n_111,RGB1_35_n_112,RGB1_35_n_113,RGB1_35_n_114,RGB1_35_n_115,RGB1_35_n_116,RGB1_35_n_117,RGB1_35_n_118,RGB1_35_n_119,RGB1_35_n_120,RGB1_35_n_121,RGB1_35_n_122,RGB1_35_n_123,RGB1_35_n_124,RGB1_35_n_125,RGB1_35_n_126,RGB1_35_n_127,RGB1_35_n_128,RGB1_35_n_129,RGB1_35_n_130,RGB1_35_n_131,RGB1_35_n_132,RGB1_35_n_133,RGB1_35_n_134,RGB1_35_n_135,RGB1_35_n_136,RGB1_35_n_137,RGB1_35_n_138,RGB1_35_n_139,RGB1_35_n_140,RGB1_35_n_141,RGB1_35_n_142,RGB1_35_n_143,RGB1_35_n_144,RGB1_35_n_145,RGB1_35_n_146,RGB1_35_n_147,RGB1_35_n_148,RGB1_35_n_149,RGB1_35_n_150,RGB1_35_n_151,RGB1_35_n_152,RGB1_35_n_153}),
        .PCOUT(NLW_RGB1_34_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_RGB1_34_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFEFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFEFFFFFFFFF),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    RGB1_34__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RGB3_34__0_0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_RGB1_34__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_RGB1_34__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_RGB1_34__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_RGB1_34__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_RGB1_34__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_RGB1_34__0_OVERFLOW_UNCONNECTED),
        .P({NLW_RGB1_34__0_P_UNCONNECTED[47:37],p_1_in47_in,RGB1_34__0_n_70,RGB1_34__0_n_71,RGB1_34__0_n_72,RGB1_34__0_n_73,RGB1_34__0_n_74,RGB1_34__0_n_75,RGB1_34__0_n_76,RGB1_34__0_n_77,RGB1_34__0_n_78,RGB1_34__0_n_79,RGB1_34__0_n_80,RGB1_34__0_n_81,RGB1_34__0_n_82,RGB1_34__0_n_83,RGB1_34__0_n_84,RGB1_34__0_n_85,RGB1_34__0_n_86,RGB1_34__0_n_87,RGB1_34__0_n_88,RGB1_34__0_n_89,RGB1_34__0_n_90,RGB1_34__0_n_91,RGB1_34__0_n_92,RGB1_34__0_n_93,RGB1_34__0_n_94,RGB1_34__0_n_95,RGB1_34__0_n_96,RGB1_34__0_n_97,RGB1_34__0_n_98,RGB1_34__0_n_99,RGB1_34__0_n_100,RGB1_34__0_n_101,RGB1_34__0_n_102,RGB1_34__0_n_103,RGB1_34__0_n_104,RGB1_34__0_n_105}),
        .PATTERNBDETECT(NLW_RGB1_34__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(RGB1_3350_in),
        .PCIN({RGB1_35__0_n_106,RGB1_35__0_n_107,RGB1_35__0_n_108,RGB1_35__0_n_109,RGB1_35__0_n_110,RGB1_35__0_n_111,RGB1_35__0_n_112,RGB1_35__0_n_113,RGB1_35__0_n_114,RGB1_35__0_n_115,RGB1_35__0_n_116,RGB1_35__0_n_117,RGB1_35__0_n_118,RGB1_35__0_n_119,RGB1_35__0_n_120,RGB1_35__0_n_121,RGB1_35__0_n_122,RGB1_35__0_n_123,RGB1_35__0_n_124,RGB1_35__0_n_125,RGB1_35__0_n_126,RGB1_35__0_n_127,RGB1_35__0_n_128,RGB1_35__0_n_129,RGB1_35__0_n_130,RGB1_35__0_n_131,RGB1_35__0_n_132,RGB1_35__0_n_133,RGB1_35__0_n_134,RGB1_35__0_n_135,RGB1_35__0_n_136,RGB1_35__0_n_137,RGB1_35__0_n_138,RGB1_35__0_n_139,RGB1_35__0_n_140,RGB1_35__0_n_141,RGB1_35__0_n_142,RGB1_35__0_n_143,RGB1_35__0_n_144,RGB1_35__0_n_145,RGB1_35__0_n_146,RGB1_35__0_n_147,RGB1_35__0_n_148,RGB1_35__0_n_149,RGB1_35__0_n_150,RGB1_35__0_n_151,RGB1_35__0_n_152,RGB1_35__0_n_153}),
        .PCOUT(NLW_RGB1_34__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_RGB1_34__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFEFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFEFFFFFFFFF),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    RGB1_34__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RGB3_34__1_0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_RGB1_34__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_RGB1_34__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_RGB1_34__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_RGB1_34__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_RGB1_34__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_RGB1_34__1_OVERFLOW_UNCONNECTED),
        .P({NLW_RGB1_34__1_P_UNCONNECTED[47:37],p_1_in41_in,RGB1_34__1_n_70,RGB1_34__1_n_71,RGB1_34__1_n_72,RGB1_34__1_n_73,RGB1_34__1_n_74,RGB1_34__1_n_75,RGB1_34__1_n_76,RGB1_34__1_n_77,RGB1_34__1_n_78,RGB1_34__1_n_79,RGB1_34__1_n_80,RGB1_34__1_n_81,RGB1_34__1_n_82,RGB1_34__1_n_83,RGB1_34__1_n_84,RGB1_34__1_n_85,RGB1_34__1_n_86,RGB1_34__1_n_87,RGB1_34__1_n_88,RGB1_34__1_n_89,RGB1_34__1_n_90,RGB1_34__1_n_91,RGB1_34__1_n_92,RGB1_34__1_n_93,RGB1_34__1_n_94,RGB1_34__1_n_95,RGB1_34__1_n_96,RGB1_34__1_n_97,RGB1_34__1_n_98,RGB1_34__1_n_99,RGB1_34__1_n_100,RGB1_34__1_n_101,RGB1_34__1_n_102,RGB1_34__1_n_103,RGB1_34__1_n_104,RGB1_34__1_n_105}),
        .PATTERNBDETECT(NLW_RGB1_34__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(RGB1_3342_in),
        .PCIN({RGB1_35__1_n_106,RGB1_35__1_n_107,RGB1_35__1_n_108,RGB1_35__1_n_109,RGB1_35__1_n_110,RGB1_35__1_n_111,RGB1_35__1_n_112,RGB1_35__1_n_113,RGB1_35__1_n_114,RGB1_35__1_n_115,RGB1_35__1_n_116,RGB1_35__1_n_117,RGB1_35__1_n_118,RGB1_35__1_n_119,RGB1_35__1_n_120,RGB1_35__1_n_121,RGB1_35__1_n_122,RGB1_35__1_n_123,RGB1_35__1_n_124,RGB1_35__1_n_125,RGB1_35__1_n_126,RGB1_35__1_n_127,RGB1_35__1_n_128,RGB1_35__1_n_129,RGB1_35__1_n_130,RGB1_35__1_n_131,RGB1_35__1_n_132,RGB1_35__1_n_133,RGB1_35__1_n_134,RGB1_35__1_n_135,RGB1_35__1_n_136,RGB1_35__1_n_137,RGB1_35__1_n_138,RGB1_35__1_n_139,RGB1_35__1_n_140,RGB1_35__1_n_141,RGB1_35__1_n_142,RGB1_35__1_n_143,RGB1_35__1_n_144,RGB1_35__1_n_145,RGB1_35__1_n_146,RGB1_35__1_n_147,RGB1_35__1_n_148,RGB1_35__1_n_149,RGB1_35__1_n_150,RGB1_35__1_n_151,RGB1_35__1_n_152,RGB1_35__1_n_153}),
        .PCOUT(NLW_RGB1_34__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_RGB1_34__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    RGB1_35
       (.A({RGB1_35_0[17],RGB1_35_0[17],RGB1_35_0[17],RGB1_35_0[17],RGB1_35_0[17],RGB1_35_0[17],RGB1_35_0[17],RGB1_35_0[17],RGB1_35_0[17],RGB1_35_0[17],RGB1_35_0[17],RGB1_35_0[17],RGB1_35_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_RGB1_35_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_RGB1_35_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_RGB1_35_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_RGB1_35_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_RGB1_35_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_RGB1_35_OVERFLOW_UNCONNECTED),
        .P({NLW_RGB1_35_P_UNCONNECTED[47:34],RGB1_35_n_72,RGB1_35_n_73,RGB1_35_n_74,RGB1_35_n_75,RGB1_35_n_76,RGB1_35_n_77,RGB1_35_n_78,RGB1_35_n_79,RGB1_35_n_80,RGB1_35_n_81,RGB1_35_n_82,RGB1_35_n_83,RGB1_35_n_84,RGB1_35_n_85,RGB1_35_n_86,RGB1_35_n_87,RGB1_35_n_88,RGB1_35_n_89,RGB1_35_n_90,RGB1_35_n_91,RGB1_35_n_92,RGB1_35_n_93,RGB1_35_n_94,RGB1_35_n_95,RGB1_35_n_96,RGB1_35_n_97,RGB1_35_n_98,RGB1_35_n_99,RGB1_35_n_100,RGB1_35_n_101,RGB1_35_n_102,RGB1_35_n_103,RGB1_35_n_104,RGB1_35_n_105}),
        .PATTERNBDETECT(NLW_RGB1_35_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_RGB1_35_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({RGB1_35_n_106,RGB1_35_n_107,RGB1_35_n_108,RGB1_35_n_109,RGB1_35_n_110,RGB1_35_n_111,RGB1_35_n_112,RGB1_35_n_113,RGB1_35_n_114,RGB1_35_n_115,RGB1_35_n_116,RGB1_35_n_117,RGB1_35_n_118,RGB1_35_n_119,RGB1_35_n_120,RGB1_35_n_121,RGB1_35_n_122,RGB1_35_n_123,RGB1_35_n_124,RGB1_35_n_125,RGB1_35_n_126,RGB1_35_n_127,RGB1_35_n_128,RGB1_35_n_129,RGB1_35_n_130,RGB1_35_n_131,RGB1_35_n_132,RGB1_35_n_133,RGB1_35_n_134,RGB1_35_n_135,RGB1_35_n_136,RGB1_35_n_137,RGB1_35_n_138,RGB1_35_n_139,RGB1_35_n_140,RGB1_35_n_141,RGB1_35_n_142,RGB1_35_n_143,RGB1_35_n_144,RGB1_35_n_145,RGB1_35_n_146,RGB1_35_n_147,RGB1_35_n_148,RGB1_35_n_149,RGB1_35_n_150,RGB1_35_n_151,RGB1_35_n_152,RGB1_35_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_RGB1_35_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    RGB1_35__0
       (.A({RGB1_35__0_0[17],RGB1_35__0_0[17],RGB1_35__0_0[17],RGB1_35__0_0[17],RGB1_35__0_0[17],RGB1_35__0_0[17],RGB1_35__0_0[17],RGB1_35__0_0[17],RGB1_35__0_0[17],RGB1_35__0_0[17],RGB1_35__0_0[17],RGB1_35__0_0[17],RGB1_35__0_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_RGB1_35__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_RGB1_35__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_RGB1_35__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_RGB1_35__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_RGB1_35__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_RGB1_35__0_OVERFLOW_UNCONNECTED),
        .P({NLW_RGB1_35__0_P_UNCONNECTED[47:34],RGB1_35__0_n_72,RGB1_35__0_n_73,RGB1_35__0_n_74,RGB1_35__0_n_75,RGB1_35__0_n_76,RGB1_35__0_n_77,RGB1_35__0_n_78,RGB1_35__0_n_79,RGB1_35__0_n_80,RGB1_35__0_n_81,RGB1_35__0_n_82,RGB1_35__0_n_83,RGB1_35__0_n_84,RGB1_35__0_n_85,RGB1_35__0_n_86,RGB1_35__0_n_87,RGB1_35__0_n_88,RGB1_35__0_n_89,RGB1_35__0_n_90,RGB1_35__0_n_91,RGB1_35__0_n_92,RGB1_35__0_n_93,RGB1_35__0_n_94,RGB1_35__0_n_95,RGB1_35__0_n_96,RGB1_35__0_n_97,RGB1_35__0_n_98,RGB1_35__0_n_99,RGB1_35__0_n_100,RGB1_35__0_n_101,RGB1_35__0_n_102,RGB1_35__0_n_103,RGB1_35__0_n_104,RGB1_35__0_n_105}),
        .PATTERNBDETECT(NLW_RGB1_35__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_RGB1_35__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({RGB1_35__0_n_106,RGB1_35__0_n_107,RGB1_35__0_n_108,RGB1_35__0_n_109,RGB1_35__0_n_110,RGB1_35__0_n_111,RGB1_35__0_n_112,RGB1_35__0_n_113,RGB1_35__0_n_114,RGB1_35__0_n_115,RGB1_35__0_n_116,RGB1_35__0_n_117,RGB1_35__0_n_118,RGB1_35__0_n_119,RGB1_35__0_n_120,RGB1_35__0_n_121,RGB1_35__0_n_122,RGB1_35__0_n_123,RGB1_35__0_n_124,RGB1_35__0_n_125,RGB1_35__0_n_126,RGB1_35__0_n_127,RGB1_35__0_n_128,RGB1_35__0_n_129,RGB1_35__0_n_130,RGB1_35__0_n_131,RGB1_35__0_n_132,RGB1_35__0_n_133,RGB1_35__0_n_134,RGB1_35__0_n_135,RGB1_35__0_n_136,RGB1_35__0_n_137,RGB1_35__0_n_138,RGB1_35__0_n_139,RGB1_35__0_n_140,RGB1_35__0_n_141,RGB1_35__0_n_142,RGB1_35__0_n_143,RGB1_35__0_n_144,RGB1_35__0_n_145,RGB1_35__0_n_146,RGB1_35__0_n_147,RGB1_35__0_n_148,RGB1_35__0_n_149,RGB1_35__0_n_150,RGB1_35__0_n_151,RGB1_35__0_n_152,RGB1_35__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_RGB1_35__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    RGB1_35__1
       (.A({RGB1_35__1_0[17],RGB1_35__1_0[17],RGB1_35__1_0[17],RGB1_35__1_0[17],RGB1_35__1_0[17],RGB1_35__1_0[17],RGB1_35__1_0[17],RGB1_35__1_0[17],RGB1_35__1_0[17],RGB1_35__1_0[17],RGB1_35__1_0[17],RGB1_35__1_0[17],RGB1_35__1_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_RGB1_35__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_RGB1_35__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_RGB1_35__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_RGB1_35__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_RGB1_35__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_RGB1_35__1_OVERFLOW_UNCONNECTED),
        .P({NLW_RGB1_35__1_P_UNCONNECTED[47:34],RGB1_35__1_n_72,RGB1_35__1_n_73,RGB1_35__1_n_74,RGB1_35__1_n_75,RGB1_35__1_n_76,RGB1_35__1_n_77,RGB1_35__1_n_78,RGB1_35__1_n_79,RGB1_35__1_n_80,RGB1_35__1_n_81,RGB1_35__1_n_82,RGB1_35__1_n_83,RGB1_35__1_n_84,RGB1_35__1_n_85,RGB1_35__1_n_86,RGB1_35__1_n_87,RGB1_35__1_n_88,RGB1_35__1_n_89,RGB1_35__1_n_90,RGB1_35__1_n_91,RGB1_35__1_n_92,RGB1_35__1_n_93,RGB1_35__1_n_94,RGB1_35__1_n_95,RGB1_35__1_n_96,RGB1_35__1_n_97,RGB1_35__1_n_98,RGB1_35__1_n_99,RGB1_35__1_n_100,RGB1_35__1_n_101,RGB1_35__1_n_102,RGB1_35__1_n_103,RGB1_35__1_n_104,RGB1_35__1_n_105}),
        .PATTERNBDETECT(NLW_RGB1_35__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_RGB1_35__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({RGB1_35__1_n_106,RGB1_35__1_n_107,RGB1_35__1_n_108,RGB1_35__1_n_109,RGB1_35__1_n_110,RGB1_35__1_n_111,RGB1_35__1_n_112,RGB1_35__1_n_113,RGB1_35__1_n_114,RGB1_35__1_n_115,RGB1_35__1_n_116,RGB1_35__1_n_117,RGB1_35__1_n_118,RGB1_35__1_n_119,RGB1_35__1_n_120,RGB1_35__1_n_121,RGB1_35__1_n_122,RGB1_35__1_n_123,RGB1_35__1_n_124,RGB1_35__1_n_125,RGB1_35__1_n_126,RGB1_35__1_n_127,RGB1_35__1_n_128,RGB1_35__1_n_129,RGB1_35__1_n_130,RGB1_35__1_n_131,RGB1_35__1_n_132,RGB1_35__1_n_133,RGB1_35__1_n_134,RGB1_35__1_n_135,RGB1_35__1_n_136,RGB1_35__1_n_137,RGB1_35__1_n_138,RGB1_35__1_n_139,RGB1_35__1_n_140,RGB1_35__1_n_141,RGB1_35__1_n_142,RGB1_35__1_n_143,RGB1_35__1_n_144,RGB1_35__1_n_145,RGB1_35__1_n_146,RGB1_35__1_n_147,RGB1_35__1_n_148,RGB1_35__1_n_149,RGB1_35__1_n_150,RGB1_35__1_n_151,RGB1_35__1_n_152,RGB1_35__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_RGB1_35__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFEFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFEFFFFFFFFF),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    RGB2_34
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RGB3_34_0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_RGB2_34_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_RGB2_34_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_RGB2_34_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_RGB2_34_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_RGB2_34_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_RGB2_34_OVERFLOW_UNCONNECTED),
        .P({NLW_RGB2_34_P_UNCONNECTED[47:37],p_1_in34_in,RGB2_34_n_70,RGB2_34_n_71,RGB2_34_n_72,RGB2_34_n_73,RGB2_34_n_74,RGB2_34_n_75,RGB2_34_n_76,RGB2_34_n_77,RGB2_34_n_78,RGB2_34_n_79,RGB2_34_n_80,RGB2_34_n_81,RGB2_34_n_82,RGB2_34_n_83,RGB2_34_n_84,RGB2_34_n_85,RGB2_34_n_86,RGB2_34_n_87,RGB2_34_n_88,RGB2_34_n_89,RGB2_34_n_90,RGB2_34_n_91,RGB2_34_n_92,RGB2_34_n_93,RGB2_34_n_94,RGB2_34_n_95,RGB2_34_n_96,RGB2_34_n_97,RGB2_34_n_98,RGB2_34_n_99,RGB2_34_n_100,RGB2_34_n_101,RGB2_34_n_102,RGB2_34_n_103,RGB2_34_n_104,RGB2_34_n_105}),
        .PATTERNBDETECT(NLW_RGB2_34_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(RGB2_3337_in),
        .PCIN({RGB2_35_n_106,RGB2_35_n_107,RGB2_35_n_108,RGB2_35_n_109,RGB2_35_n_110,RGB2_35_n_111,RGB2_35_n_112,RGB2_35_n_113,RGB2_35_n_114,RGB2_35_n_115,RGB2_35_n_116,RGB2_35_n_117,RGB2_35_n_118,RGB2_35_n_119,RGB2_35_n_120,RGB2_35_n_121,RGB2_35_n_122,RGB2_35_n_123,RGB2_35_n_124,RGB2_35_n_125,RGB2_35_n_126,RGB2_35_n_127,RGB2_35_n_128,RGB2_35_n_129,RGB2_35_n_130,RGB2_35_n_131,RGB2_35_n_132,RGB2_35_n_133,RGB2_35_n_134,RGB2_35_n_135,RGB2_35_n_136,RGB2_35_n_137,RGB2_35_n_138,RGB2_35_n_139,RGB2_35_n_140,RGB2_35_n_141,RGB2_35_n_142,RGB2_35_n_143,RGB2_35_n_144,RGB2_35_n_145,RGB2_35_n_146,RGB2_35_n_147,RGB2_35_n_148,RGB2_35_n_149,RGB2_35_n_150,RGB2_35_n_151,RGB2_35_n_152,RGB2_35_n_153}),
        .PCOUT(NLW_RGB2_34_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_RGB2_34_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFEFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFEFFFFFFFFF),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    RGB2_34__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RGB3_34__0_0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_RGB2_34__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_RGB2_34__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_RGB2_34__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_RGB2_34__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_RGB2_34__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_RGB2_34__0_OVERFLOW_UNCONNECTED),
        .P({NLW_RGB2_34__0_P_UNCONNECTED[47:37],p_1_in26_in,RGB2_34__0_n_70,RGB2_34__0_n_71,RGB2_34__0_n_72,RGB2_34__0_n_73,RGB2_34__0_n_74,RGB2_34__0_n_75,RGB2_34__0_n_76,RGB2_34__0_n_77,RGB2_34__0_n_78,RGB2_34__0_n_79,RGB2_34__0_n_80,RGB2_34__0_n_81,RGB2_34__0_n_82,RGB2_34__0_n_83,RGB2_34__0_n_84,RGB2_34__0_n_85,RGB2_34__0_n_86,RGB2_34__0_n_87,RGB2_34__0_n_88,RGB2_34__0_n_89,RGB2_34__0_n_90,RGB2_34__0_n_91,RGB2_34__0_n_92,RGB2_34__0_n_93,RGB2_34__0_n_94,RGB2_34__0_n_95,RGB2_34__0_n_96,RGB2_34__0_n_97,RGB2_34__0_n_98,RGB2_34__0_n_99,RGB2_34__0_n_100,RGB2_34__0_n_101,RGB2_34__0_n_102,RGB2_34__0_n_103,RGB2_34__0_n_104,RGB2_34__0_n_105}),
        .PATTERNBDETECT(NLW_RGB2_34__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(RGB2_3329_in),
        .PCIN({RGB2_35__0_n_106,RGB2_35__0_n_107,RGB2_35__0_n_108,RGB2_35__0_n_109,RGB2_35__0_n_110,RGB2_35__0_n_111,RGB2_35__0_n_112,RGB2_35__0_n_113,RGB2_35__0_n_114,RGB2_35__0_n_115,RGB2_35__0_n_116,RGB2_35__0_n_117,RGB2_35__0_n_118,RGB2_35__0_n_119,RGB2_35__0_n_120,RGB2_35__0_n_121,RGB2_35__0_n_122,RGB2_35__0_n_123,RGB2_35__0_n_124,RGB2_35__0_n_125,RGB2_35__0_n_126,RGB2_35__0_n_127,RGB2_35__0_n_128,RGB2_35__0_n_129,RGB2_35__0_n_130,RGB2_35__0_n_131,RGB2_35__0_n_132,RGB2_35__0_n_133,RGB2_35__0_n_134,RGB2_35__0_n_135,RGB2_35__0_n_136,RGB2_35__0_n_137,RGB2_35__0_n_138,RGB2_35__0_n_139,RGB2_35__0_n_140,RGB2_35__0_n_141,RGB2_35__0_n_142,RGB2_35__0_n_143,RGB2_35__0_n_144,RGB2_35__0_n_145,RGB2_35__0_n_146,RGB2_35__0_n_147,RGB2_35__0_n_148,RGB2_35__0_n_149,RGB2_35__0_n_150,RGB2_35__0_n_151,RGB2_35__0_n_152,RGB2_35__0_n_153}),
        .PCOUT(NLW_RGB2_34__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_RGB2_34__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFEFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFEFFFFFFFFF),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    RGB2_34__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RGB3_34__1_0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_RGB2_34__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_RGB2_34__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_RGB2_34__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_RGB2_34__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_RGB2_34__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_RGB2_34__1_OVERFLOW_UNCONNECTED),
        .P({NLW_RGB2_34__1_P_UNCONNECTED[47:37],p_1_in20_in,RGB2_34__1_n_70,RGB2_34__1_n_71,RGB2_34__1_n_72,RGB2_34__1_n_73,RGB2_34__1_n_74,RGB2_34__1_n_75,RGB2_34__1_n_76,RGB2_34__1_n_77,RGB2_34__1_n_78,RGB2_34__1_n_79,RGB2_34__1_n_80,RGB2_34__1_n_81,RGB2_34__1_n_82,RGB2_34__1_n_83,RGB2_34__1_n_84,RGB2_34__1_n_85,RGB2_34__1_n_86,RGB2_34__1_n_87,RGB2_34__1_n_88,RGB2_34__1_n_89,RGB2_34__1_n_90,RGB2_34__1_n_91,RGB2_34__1_n_92,RGB2_34__1_n_93,RGB2_34__1_n_94,RGB2_34__1_n_95,RGB2_34__1_n_96,RGB2_34__1_n_97,RGB2_34__1_n_98,RGB2_34__1_n_99,RGB2_34__1_n_100,RGB2_34__1_n_101,RGB2_34__1_n_102,RGB2_34__1_n_103,RGB2_34__1_n_104,RGB2_34__1_n_105}),
        .PATTERNBDETECT(NLW_RGB2_34__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(RGB2_3321_in),
        .PCIN({RGB2_35__1_n_106,RGB2_35__1_n_107,RGB2_35__1_n_108,RGB2_35__1_n_109,RGB2_35__1_n_110,RGB2_35__1_n_111,RGB2_35__1_n_112,RGB2_35__1_n_113,RGB2_35__1_n_114,RGB2_35__1_n_115,RGB2_35__1_n_116,RGB2_35__1_n_117,RGB2_35__1_n_118,RGB2_35__1_n_119,RGB2_35__1_n_120,RGB2_35__1_n_121,RGB2_35__1_n_122,RGB2_35__1_n_123,RGB2_35__1_n_124,RGB2_35__1_n_125,RGB2_35__1_n_126,RGB2_35__1_n_127,RGB2_35__1_n_128,RGB2_35__1_n_129,RGB2_35__1_n_130,RGB2_35__1_n_131,RGB2_35__1_n_132,RGB2_35__1_n_133,RGB2_35__1_n_134,RGB2_35__1_n_135,RGB2_35__1_n_136,RGB2_35__1_n_137,RGB2_35__1_n_138,RGB2_35__1_n_139,RGB2_35__1_n_140,RGB2_35__1_n_141,RGB2_35__1_n_142,RGB2_35__1_n_143,RGB2_35__1_n_144,RGB2_35__1_n_145,RGB2_35__1_n_146,RGB2_35__1_n_147,RGB2_35__1_n_148,RGB2_35__1_n_149,RGB2_35__1_n_150,RGB2_35__1_n_151,RGB2_35__1_n_152,RGB2_35__1_n_153}),
        .PCOUT(NLW_RGB2_34__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_RGB2_34__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    RGB2_35
       (.A({RGB2_35_0[17],RGB2_35_0[17],RGB2_35_0[17],RGB2_35_0[17],RGB2_35_0[17],RGB2_35_0[17],RGB2_35_0[17],RGB2_35_0[17],RGB2_35_0[17],RGB2_35_0[17],RGB2_35_0[17],RGB2_35_0[17],RGB2_35_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_RGB2_35_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_RGB2_35_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_RGB2_35_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_RGB2_35_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_RGB2_35_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_RGB2_35_OVERFLOW_UNCONNECTED),
        .P({NLW_RGB2_35_P_UNCONNECTED[47:34],RGB2_35_n_72,RGB2_35_n_73,RGB2_35_n_74,RGB2_35_n_75,RGB2_35_n_76,RGB2_35_n_77,RGB2_35_n_78,RGB2_35_n_79,RGB2_35_n_80,RGB2_35_n_81,RGB2_35_n_82,RGB2_35_n_83,RGB2_35_n_84,RGB2_35_n_85,RGB2_35_n_86,RGB2_35_n_87,RGB2_35_n_88,RGB2_35_n_89,RGB2_35_n_90,RGB2_35_n_91,RGB2_35_n_92,RGB2_35_n_93,RGB2_35_n_94,RGB2_35_n_95,RGB2_35_n_96,RGB2_35_n_97,RGB2_35_n_98,RGB2_35_n_99,RGB2_35_n_100,RGB2_35_n_101,RGB2_35_n_102,RGB2_35_n_103,RGB2_35_n_104,RGB2_35_n_105}),
        .PATTERNBDETECT(NLW_RGB2_35_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_RGB2_35_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({RGB2_35_n_106,RGB2_35_n_107,RGB2_35_n_108,RGB2_35_n_109,RGB2_35_n_110,RGB2_35_n_111,RGB2_35_n_112,RGB2_35_n_113,RGB2_35_n_114,RGB2_35_n_115,RGB2_35_n_116,RGB2_35_n_117,RGB2_35_n_118,RGB2_35_n_119,RGB2_35_n_120,RGB2_35_n_121,RGB2_35_n_122,RGB2_35_n_123,RGB2_35_n_124,RGB2_35_n_125,RGB2_35_n_126,RGB2_35_n_127,RGB2_35_n_128,RGB2_35_n_129,RGB2_35_n_130,RGB2_35_n_131,RGB2_35_n_132,RGB2_35_n_133,RGB2_35_n_134,RGB2_35_n_135,RGB2_35_n_136,RGB2_35_n_137,RGB2_35_n_138,RGB2_35_n_139,RGB2_35_n_140,RGB2_35_n_141,RGB2_35_n_142,RGB2_35_n_143,RGB2_35_n_144,RGB2_35_n_145,RGB2_35_n_146,RGB2_35_n_147,RGB2_35_n_148,RGB2_35_n_149,RGB2_35_n_150,RGB2_35_n_151,RGB2_35_n_152,RGB2_35_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_RGB2_35_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    RGB2_35__0
       (.A({RGB2_35__0_0[17],RGB2_35__0_0[17],RGB2_35__0_0[17],RGB2_35__0_0[17],RGB2_35__0_0[17],RGB2_35__0_0[17],RGB2_35__0_0[17],RGB2_35__0_0[17],RGB2_35__0_0[17],RGB2_35__0_0[17],RGB2_35__0_0[17],RGB2_35__0_0[17],RGB2_35__0_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_RGB2_35__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_RGB2_35__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_RGB2_35__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_RGB2_35__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_RGB2_35__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_RGB2_35__0_OVERFLOW_UNCONNECTED),
        .P({NLW_RGB2_35__0_P_UNCONNECTED[47:34],RGB2_35__0_n_72,RGB2_35__0_n_73,RGB2_35__0_n_74,RGB2_35__0_n_75,RGB2_35__0_n_76,RGB2_35__0_n_77,RGB2_35__0_n_78,RGB2_35__0_n_79,RGB2_35__0_n_80,RGB2_35__0_n_81,RGB2_35__0_n_82,RGB2_35__0_n_83,RGB2_35__0_n_84,RGB2_35__0_n_85,RGB2_35__0_n_86,RGB2_35__0_n_87,RGB2_35__0_n_88,RGB2_35__0_n_89,RGB2_35__0_n_90,RGB2_35__0_n_91,RGB2_35__0_n_92,RGB2_35__0_n_93,RGB2_35__0_n_94,RGB2_35__0_n_95,RGB2_35__0_n_96,RGB2_35__0_n_97,RGB2_35__0_n_98,RGB2_35__0_n_99,RGB2_35__0_n_100,RGB2_35__0_n_101,RGB2_35__0_n_102,RGB2_35__0_n_103,RGB2_35__0_n_104,RGB2_35__0_n_105}),
        .PATTERNBDETECT(NLW_RGB2_35__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_RGB2_35__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({RGB2_35__0_n_106,RGB2_35__0_n_107,RGB2_35__0_n_108,RGB2_35__0_n_109,RGB2_35__0_n_110,RGB2_35__0_n_111,RGB2_35__0_n_112,RGB2_35__0_n_113,RGB2_35__0_n_114,RGB2_35__0_n_115,RGB2_35__0_n_116,RGB2_35__0_n_117,RGB2_35__0_n_118,RGB2_35__0_n_119,RGB2_35__0_n_120,RGB2_35__0_n_121,RGB2_35__0_n_122,RGB2_35__0_n_123,RGB2_35__0_n_124,RGB2_35__0_n_125,RGB2_35__0_n_126,RGB2_35__0_n_127,RGB2_35__0_n_128,RGB2_35__0_n_129,RGB2_35__0_n_130,RGB2_35__0_n_131,RGB2_35__0_n_132,RGB2_35__0_n_133,RGB2_35__0_n_134,RGB2_35__0_n_135,RGB2_35__0_n_136,RGB2_35__0_n_137,RGB2_35__0_n_138,RGB2_35__0_n_139,RGB2_35__0_n_140,RGB2_35__0_n_141,RGB2_35__0_n_142,RGB2_35__0_n_143,RGB2_35__0_n_144,RGB2_35__0_n_145,RGB2_35__0_n_146,RGB2_35__0_n_147,RGB2_35__0_n_148,RGB2_35__0_n_149,RGB2_35__0_n_150,RGB2_35__0_n_151,RGB2_35__0_n_152,RGB2_35__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_RGB2_35__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    RGB2_35__1
       (.A({RGB2_35__1_0[17],RGB2_35__1_0[17],RGB2_35__1_0[17],RGB2_35__1_0[17],RGB2_35__1_0[17],RGB2_35__1_0[17],RGB2_35__1_0[17],RGB2_35__1_0[17],RGB2_35__1_0[17],RGB2_35__1_0[17],RGB2_35__1_0[17],RGB2_35__1_0[17],RGB2_35__1_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_RGB2_35__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_RGB2_35__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_RGB2_35__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_RGB2_35__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_RGB2_35__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_RGB2_35__1_OVERFLOW_UNCONNECTED),
        .P({NLW_RGB2_35__1_P_UNCONNECTED[47:34],RGB2_35__1_n_72,RGB2_35__1_n_73,RGB2_35__1_n_74,RGB2_35__1_n_75,RGB2_35__1_n_76,RGB2_35__1_n_77,RGB2_35__1_n_78,RGB2_35__1_n_79,RGB2_35__1_n_80,RGB2_35__1_n_81,RGB2_35__1_n_82,RGB2_35__1_n_83,RGB2_35__1_n_84,RGB2_35__1_n_85,RGB2_35__1_n_86,RGB2_35__1_n_87,RGB2_35__1_n_88,RGB2_35__1_n_89,RGB2_35__1_n_90,RGB2_35__1_n_91,RGB2_35__1_n_92,RGB2_35__1_n_93,RGB2_35__1_n_94,RGB2_35__1_n_95,RGB2_35__1_n_96,RGB2_35__1_n_97,RGB2_35__1_n_98,RGB2_35__1_n_99,RGB2_35__1_n_100,RGB2_35__1_n_101,RGB2_35__1_n_102,RGB2_35__1_n_103,RGB2_35__1_n_104,RGB2_35__1_n_105}),
        .PATTERNBDETECT(NLW_RGB2_35__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_RGB2_35__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({RGB2_35__1_n_106,RGB2_35__1_n_107,RGB2_35__1_n_108,RGB2_35__1_n_109,RGB2_35__1_n_110,RGB2_35__1_n_111,RGB2_35__1_n_112,RGB2_35__1_n_113,RGB2_35__1_n_114,RGB2_35__1_n_115,RGB2_35__1_n_116,RGB2_35__1_n_117,RGB2_35__1_n_118,RGB2_35__1_n_119,RGB2_35__1_n_120,RGB2_35__1_n_121,RGB2_35__1_n_122,RGB2_35__1_n_123,RGB2_35__1_n_124,RGB2_35__1_n_125,RGB2_35__1_n_126,RGB2_35__1_n_127,RGB2_35__1_n_128,RGB2_35__1_n_129,RGB2_35__1_n_130,RGB2_35__1_n_131,RGB2_35__1_n_132,RGB2_35__1_n_133,RGB2_35__1_n_134,RGB2_35__1_n_135,RGB2_35__1_n_136,RGB2_35__1_n_137,RGB2_35__1_n_138,RGB2_35__1_n_139,RGB2_35__1_n_140,RGB2_35__1_n_141,RGB2_35__1_n_142,RGB2_35__1_n_143,RGB2_35__1_n_144,RGB2_35__1_n_145,RGB2_35__1_n_146,RGB2_35__1_n_147,RGB2_35__1_n_148,RGB2_35__1_n_149,RGB2_35__1_n_150,RGB2_35__1_n_151,RGB2_35__1_n_152,RGB2_35__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_RGB2_35__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFEFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFEFFFFFFFFF),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    RGB3_34
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RGB3_34_0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_RGB3_34_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_RGB3_34_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_RGB3_34_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_RGB3_34_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_RGB3_34_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_RGB3_34_OVERFLOW_UNCONNECTED),
        .P({NLW_RGB3_34_P_UNCONNECTED[47:37],p_1_in13_in,RGB3_34_n_70,RGB3_34_n_71,RGB3_34_n_72,RGB3_34_n_73,RGB3_34_n_74,RGB3_34_n_75,RGB3_34_n_76,RGB3_34_n_77,RGB3_34_n_78,RGB3_34_n_79,RGB3_34_n_80,RGB3_34_n_81,RGB3_34_n_82,RGB3_34_n_83,RGB3_34_n_84,RGB3_34_n_85,RGB3_34_n_86,RGB3_34_n_87,RGB3_34_n_88,RGB3_34_n_89,RGB3_34_n_90,RGB3_34_n_91,RGB3_34_n_92,RGB3_34_n_93,RGB3_34_n_94,RGB3_34_n_95,RGB3_34_n_96,RGB3_34_n_97,RGB3_34_n_98,RGB3_34_n_99,RGB3_34_n_100,RGB3_34_n_101,RGB3_34_n_102,RGB3_34_n_103,RGB3_34_n_104,RGB3_34_n_105}),
        .PATTERNBDETECT(NLW_RGB3_34_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(RGB3_3316_in),
        .PCIN({RGB3_35_n_106,RGB3_35_n_107,RGB3_35_n_108,RGB3_35_n_109,RGB3_35_n_110,RGB3_35_n_111,RGB3_35_n_112,RGB3_35_n_113,RGB3_35_n_114,RGB3_35_n_115,RGB3_35_n_116,RGB3_35_n_117,RGB3_35_n_118,RGB3_35_n_119,RGB3_35_n_120,RGB3_35_n_121,RGB3_35_n_122,RGB3_35_n_123,RGB3_35_n_124,RGB3_35_n_125,RGB3_35_n_126,RGB3_35_n_127,RGB3_35_n_128,RGB3_35_n_129,RGB3_35_n_130,RGB3_35_n_131,RGB3_35_n_132,RGB3_35_n_133,RGB3_35_n_134,RGB3_35_n_135,RGB3_35_n_136,RGB3_35_n_137,RGB3_35_n_138,RGB3_35_n_139,RGB3_35_n_140,RGB3_35_n_141,RGB3_35_n_142,RGB3_35_n_143,RGB3_35_n_144,RGB3_35_n_145,RGB3_35_n_146,RGB3_35_n_147,RGB3_35_n_148,RGB3_35_n_149,RGB3_35_n_150,RGB3_35_n_151,RGB3_35_n_152,RGB3_35_n_153}),
        .PCOUT(NLW_RGB3_34_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_RGB3_34_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFEFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFEFFFFFFFFF),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    RGB3_34__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RGB3_34__0_0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_RGB3_34__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_RGB3_34__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_RGB3_34__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_RGB3_34__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_RGB3_34__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_RGB3_34__0_OVERFLOW_UNCONNECTED),
        .P({NLW_RGB3_34__0_P_UNCONNECTED[47:37],p_1_in5_in,RGB3_34__0_n_70,RGB3_34__0_n_71,RGB3_34__0_n_72,RGB3_34__0_n_73,RGB3_34__0_n_74,RGB3_34__0_n_75,RGB3_34__0_n_76,RGB3_34__0_n_77,RGB3_34__0_n_78,RGB3_34__0_n_79,RGB3_34__0_n_80,RGB3_34__0_n_81,RGB3_34__0_n_82,RGB3_34__0_n_83,RGB3_34__0_n_84,RGB3_34__0_n_85,RGB3_34__0_n_86,RGB3_34__0_n_87,RGB3_34__0_n_88,RGB3_34__0_n_89,RGB3_34__0_n_90,RGB3_34__0_n_91,RGB3_34__0_n_92,RGB3_34__0_n_93,RGB3_34__0_n_94,RGB3_34__0_n_95,RGB3_34__0_n_96,RGB3_34__0_n_97,RGB3_34__0_n_98,RGB3_34__0_n_99,RGB3_34__0_n_100,RGB3_34__0_n_101,RGB3_34__0_n_102,RGB3_34__0_n_103,RGB3_34__0_n_104,RGB3_34__0_n_105}),
        .PATTERNBDETECT(NLW_RGB3_34__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(RGB3_338_in),
        .PCIN({RGB3_35__0_n_106,RGB3_35__0_n_107,RGB3_35__0_n_108,RGB3_35__0_n_109,RGB3_35__0_n_110,RGB3_35__0_n_111,RGB3_35__0_n_112,RGB3_35__0_n_113,RGB3_35__0_n_114,RGB3_35__0_n_115,RGB3_35__0_n_116,RGB3_35__0_n_117,RGB3_35__0_n_118,RGB3_35__0_n_119,RGB3_35__0_n_120,RGB3_35__0_n_121,RGB3_35__0_n_122,RGB3_35__0_n_123,RGB3_35__0_n_124,RGB3_35__0_n_125,RGB3_35__0_n_126,RGB3_35__0_n_127,RGB3_35__0_n_128,RGB3_35__0_n_129,RGB3_35__0_n_130,RGB3_35__0_n_131,RGB3_35__0_n_132,RGB3_35__0_n_133,RGB3_35__0_n_134,RGB3_35__0_n_135,RGB3_35__0_n_136,RGB3_35__0_n_137,RGB3_35__0_n_138,RGB3_35__0_n_139,RGB3_35__0_n_140,RGB3_35__0_n_141,RGB3_35__0_n_142,RGB3_35__0_n_143,RGB3_35__0_n_144,RGB3_35__0_n_145,RGB3_35__0_n_146,RGB3_35__0_n_147,RGB3_35__0_n_148,RGB3_35__0_n_149,RGB3_35__0_n_150,RGB3_35__0_n_151,RGB3_35__0_n_152,RGB3_35__0_n_153}),
        .PCOUT(NLW_RGB3_34__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_RGB3_34__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'hFFEFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'hFFEFFFFFFFFF),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("PATDET"),
    .USE_SIMD("ONE48")) 
    RGB3_34__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,RGB3_34__1_0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_RGB3_34__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_RGB3_34__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_RGB3_34__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_RGB3_34__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_RGB3_34__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_RGB3_34__1_OVERFLOW_UNCONNECTED),
        .P({NLW_RGB3_34__1_P_UNCONNECTED[47:37],RGB3_34__1_n_69,RGB3_34__1_n_70,RGB3_34__1_n_71,RGB3_34__1_n_72,RGB3_34__1_n_73,RGB3_34__1_n_74,RGB3_34__1_n_75,RGB3_34__1_n_76,RGB3_34__1_n_77,RGB3_34__1_n_78,RGB3_34__1_n_79,RGB3_34__1_n_80,RGB3_34__1_n_81,RGB3_34__1_n_82,RGB3_34__1_n_83,RGB3_34__1_n_84,RGB3_34__1_n_85,RGB3_34__1_n_86,RGB3_34__1_n_87,RGB3_34__1_n_88,RGB3_34__1_n_89,RGB3_34__1_n_90,RGB3_34__1_n_91,RGB3_34__1_n_92,RGB3_34__1_n_93,RGB3_34__1_n_94,RGB3_34__1_n_95,RGB3_34__1_n_96,RGB3_34__1_n_97,RGB3_34__1_n_98,RGB3_34__1_n_99,RGB3_34__1_n_100,RGB3_34__1_n_101,RGB3_34__1_n_102,RGB3_34__1_n_103,RGB3_34__1_n_104,RGB3_34__1_n_105}),
        .PATTERNBDETECT(NLW_RGB3_34__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(RGB3_330_in),
        .PCIN({RGB3_35__1_n_106,RGB3_35__1_n_107,RGB3_35__1_n_108,RGB3_35__1_n_109,RGB3_35__1_n_110,RGB3_35__1_n_111,RGB3_35__1_n_112,RGB3_35__1_n_113,RGB3_35__1_n_114,RGB3_35__1_n_115,RGB3_35__1_n_116,RGB3_35__1_n_117,RGB3_35__1_n_118,RGB3_35__1_n_119,RGB3_35__1_n_120,RGB3_35__1_n_121,RGB3_35__1_n_122,RGB3_35__1_n_123,RGB3_35__1_n_124,RGB3_35__1_n_125,RGB3_35__1_n_126,RGB3_35__1_n_127,RGB3_35__1_n_128,RGB3_35__1_n_129,RGB3_35__1_n_130,RGB3_35__1_n_131,RGB3_35__1_n_132,RGB3_35__1_n_133,RGB3_35__1_n_134,RGB3_35__1_n_135,RGB3_35__1_n_136,RGB3_35__1_n_137,RGB3_35__1_n_138,RGB3_35__1_n_139,RGB3_35__1_n_140,RGB3_35__1_n_141,RGB3_35__1_n_142,RGB3_35__1_n_143,RGB3_35__1_n_144,RGB3_35__1_n_145,RGB3_35__1_n_146,RGB3_35__1_n_147,RGB3_35__1_n_148,RGB3_35__1_n_149,RGB3_35__1_n_150,RGB3_35__1_n_151,RGB3_35__1_n_152,RGB3_35__1_n_153}),
        .PCOUT(NLW_RGB3_34__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_RGB3_34__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    RGB3_35
       (.A({RGB3_35_0[17],RGB3_35_0[17],RGB3_35_0[17],RGB3_35_0[17],RGB3_35_0[17],RGB3_35_0[17],RGB3_35_0[17],RGB3_35_0[17],RGB3_35_0[17],RGB3_35_0[17],RGB3_35_0[17],RGB3_35_0[17],RGB3_35_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_RGB3_35_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_RGB3_35_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_RGB3_35_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_RGB3_35_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_RGB3_35_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_RGB3_35_OVERFLOW_UNCONNECTED),
        .P({NLW_RGB3_35_P_UNCONNECTED[47:34],RGB3_35_n_72,RGB3_35_n_73,RGB3_35_n_74,RGB3_35_n_75,RGB3_35_n_76,RGB3_35_n_77,RGB3_35_n_78,RGB3_35_n_79,RGB3_35_n_80,RGB3_35_n_81,RGB3_35_n_82,RGB3_35_n_83,RGB3_35_n_84,RGB3_35_n_85,RGB3_35_n_86,RGB3_35_n_87,RGB3_35_n_88,RGB3_35_n_89,RGB3_35_n_90,RGB3_35_n_91,RGB3_35_n_92,RGB3_35_n_93,RGB3_35_n_94,RGB3_35_n_95,RGB3_35_n_96,RGB3_35_n_97,RGB3_35_n_98,RGB3_35_n_99,RGB3_35_n_100,RGB3_35_n_101,RGB3_35_n_102,RGB3_35_n_103,RGB3_35_n_104,RGB3_35_n_105}),
        .PATTERNBDETECT(NLW_RGB3_35_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_RGB3_35_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({RGB3_35_n_106,RGB3_35_n_107,RGB3_35_n_108,RGB3_35_n_109,RGB3_35_n_110,RGB3_35_n_111,RGB3_35_n_112,RGB3_35_n_113,RGB3_35_n_114,RGB3_35_n_115,RGB3_35_n_116,RGB3_35_n_117,RGB3_35_n_118,RGB3_35_n_119,RGB3_35_n_120,RGB3_35_n_121,RGB3_35_n_122,RGB3_35_n_123,RGB3_35_n_124,RGB3_35_n_125,RGB3_35_n_126,RGB3_35_n_127,RGB3_35_n_128,RGB3_35_n_129,RGB3_35_n_130,RGB3_35_n_131,RGB3_35_n_132,RGB3_35_n_133,RGB3_35_n_134,RGB3_35_n_135,RGB3_35_n_136,RGB3_35_n_137,RGB3_35_n_138,RGB3_35_n_139,RGB3_35_n_140,RGB3_35_n_141,RGB3_35_n_142,RGB3_35_n_143,RGB3_35_n_144,RGB3_35_n_145,RGB3_35_n_146,RGB3_35_n_147,RGB3_35_n_148,RGB3_35_n_149,RGB3_35_n_150,RGB3_35_n_151,RGB3_35_n_152,RGB3_35_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_RGB3_35_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    RGB3_35__0
       (.A({RGB3_35__0_0[17],RGB3_35__0_0[17],RGB3_35__0_0[17],RGB3_35__0_0[17],RGB3_35__0_0[17],RGB3_35__0_0[17],RGB3_35__0_0[17],RGB3_35__0_0[17],RGB3_35__0_0[17],RGB3_35__0_0[17],RGB3_35__0_0[17],RGB3_35__0_0[17],RGB3_35__0_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_RGB3_35__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_RGB3_35__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_RGB3_35__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_RGB3_35__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_RGB3_35__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_RGB3_35__0_OVERFLOW_UNCONNECTED),
        .P({NLW_RGB3_35__0_P_UNCONNECTED[47:34],RGB3_35__0_n_72,RGB3_35__0_n_73,RGB3_35__0_n_74,RGB3_35__0_n_75,RGB3_35__0_n_76,RGB3_35__0_n_77,RGB3_35__0_n_78,RGB3_35__0_n_79,RGB3_35__0_n_80,RGB3_35__0_n_81,RGB3_35__0_n_82,RGB3_35__0_n_83,RGB3_35__0_n_84,RGB3_35__0_n_85,RGB3_35__0_n_86,RGB3_35__0_n_87,RGB3_35__0_n_88,RGB3_35__0_n_89,RGB3_35__0_n_90,RGB3_35__0_n_91,RGB3_35__0_n_92,RGB3_35__0_n_93,RGB3_35__0_n_94,RGB3_35__0_n_95,RGB3_35__0_n_96,RGB3_35__0_n_97,RGB3_35__0_n_98,RGB3_35__0_n_99,RGB3_35__0_n_100,RGB3_35__0_n_101,RGB3_35__0_n_102,RGB3_35__0_n_103,RGB3_35__0_n_104,RGB3_35__0_n_105}),
        .PATTERNBDETECT(NLW_RGB3_35__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_RGB3_35__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({RGB3_35__0_n_106,RGB3_35__0_n_107,RGB3_35__0_n_108,RGB3_35__0_n_109,RGB3_35__0_n_110,RGB3_35__0_n_111,RGB3_35__0_n_112,RGB3_35__0_n_113,RGB3_35__0_n_114,RGB3_35__0_n_115,RGB3_35__0_n_116,RGB3_35__0_n_117,RGB3_35__0_n_118,RGB3_35__0_n_119,RGB3_35__0_n_120,RGB3_35__0_n_121,RGB3_35__0_n_122,RGB3_35__0_n_123,RGB3_35__0_n_124,RGB3_35__0_n_125,RGB3_35__0_n_126,RGB3_35__0_n_127,RGB3_35__0_n_128,RGB3_35__0_n_129,RGB3_35__0_n_130,RGB3_35__0_n_131,RGB3_35__0_n_132,RGB3_35__0_n_133,RGB3_35__0_n_134,RGB3_35__0_n_135,RGB3_35__0_n_136,RGB3_35__0_n_137,RGB3_35__0_n_138,RGB3_35__0_n_139,RGB3_35__0_n_140,RGB3_35__0_n_141,RGB3_35__0_n_142,RGB3_35__0_n_143,RGB3_35__0_n_144,RGB3_35__0_n_145,RGB3_35__0_n_146,RGB3_35__0_n_147,RGB3_35__0_n_148,RGB3_35__0_n_149,RGB3_35__0_n_150,RGB3_35__0_n_151,RGB3_35__0_n_152,RGB3_35__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_RGB3_35__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    RGB3_35__1
       (.A({RGB3_35__1_0[17],RGB3_35__1_0[17],RGB3_35__1_0[17],RGB3_35__1_0[17],RGB3_35__1_0[17],RGB3_35__1_0[17],RGB3_35__1_0[17],RGB3_35__1_0[17],RGB3_35__1_0[17],RGB3_35__1_0[17],RGB3_35__1_0[17],RGB3_35__1_0[17],RGB3_35__1_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_RGB3_35__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_RGB3_35__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_RGB3_35__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_RGB3_35__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_RGB3_35__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_RGB3_35__1_OVERFLOW_UNCONNECTED),
        .P({NLW_RGB3_35__1_P_UNCONNECTED[47:34],RGB3_35__1_n_72,RGB3_35__1_n_73,RGB3_35__1_n_74,RGB3_35__1_n_75,RGB3_35__1_n_76,RGB3_35__1_n_77,RGB3_35__1_n_78,RGB3_35__1_n_79,RGB3_35__1_n_80,RGB3_35__1_n_81,RGB3_35__1_n_82,RGB3_35__1_n_83,RGB3_35__1_n_84,RGB3_35__1_n_85,RGB3_35__1_n_86,RGB3_35__1_n_87,RGB3_35__1_n_88,RGB3_35__1_n_89,RGB3_35__1_n_90,RGB3_35__1_n_91,RGB3_35__1_n_92,RGB3_35__1_n_93,RGB3_35__1_n_94,RGB3_35__1_n_95,RGB3_35__1_n_96,RGB3_35__1_n_97,RGB3_35__1_n_98,RGB3_35__1_n_99,RGB3_35__1_n_100,RGB3_35__1_n_101,RGB3_35__1_n_102,RGB3_35__1_n_103,RGB3_35__1_n_104,RGB3_35__1_n_105}),
        .PATTERNBDETECT(NLW_RGB3_35__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_RGB3_35__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({RGB3_35__1_n_106,RGB3_35__1_n_107,RGB3_35__1_n_108,RGB3_35__1_n_109,RGB3_35__1_n_110,RGB3_35__1_n_111,RGB3_35__1_n_112,RGB3_35__1_n_113,RGB3_35__1_n_114,RGB3_35__1_n_115,RGB3_35__1_n_116,RGB3_35__1_n_117,RGB3_35__1_n_118,RGB3_35__1_n_119,RGB3_35__1_n_120,RGB3_35__1_n_121,RGB3_35__1_n_122,RGB3_35__1_n_123,RGB3_35__1_n_124,RGB3_35__1_n_125,RGB3_35__1_n_126,RGB3_35__1_n_127,RGB3_35__1_n_128,RGB3_35__1_n_129,RGB3_35__1_n_130,RGB3_35__1_n_131,RGB3_35__1_n_132,RGB3_35__1_n_133,RGB3_35__1_n_134,RGB3_35__1_n_135,RGB3_35__1_n_136,RGB3_35__1_n_137,RGB3_35__1_n_138,RGB3_35__1_n_139,RGB3_35__1_n_140,RGB3_35__1_n_141,RGB3_35__1_n_142,RGB3_35__1_n_143,RGB3_35__1_n_144,RGB3_35__1_n_145,RGB3_35__1_n_146,RGB3_35__1_n_147,RGB3_35__1_n_148,RGB3_35__1_n_149,RGB3_35__1_n_150,RGB3_35__1_n_151,RGB3_35__1_n_152,RGB3_35__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_RGB3_35__1_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_src_RGB2YCbCrCore" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_src_RGB2YCbCrCore
   (hEnd_reg_reg_c_5_0,
    hEnd_reg_reg_c_6_0,
    \vStart_reg_reg[7]_0 ,
    Color_Space_Converter_out2_valid,
    validOut_1_reg_rep_0,
    validOut_1_reg_rep__0_0,
    validOut_1_reg_rep__1_0,
    validOut_1_reg_rep__2_0,
    Q,
    \Cb_1_reg[7]_0 ,
    \Cr_1_reg[7]_0 ,
    A,
    \Y_1_reg[7]_0 ,
    \Cr_1_reg[7]_1 ,
    \Cr_1_reg[7]_2 ,
    \Cb_1_reg[7]_1 ,
    \Cb_1_reg[7]_2 ,
    \Y_1_reg[7]_1 ,
    \Y_1_reg[7]_2 ,
    \Cr_1_reg[7]_3 ,
    \Cr_1_reg[7]_4 ,
    \Cb_1_reg[7]_3 ,
    \Cb_1_reg[7]_4 ,
    \Y_1_reg[7]_3 ,
    \Y_1_reg[7]_4 ,
    \Cr_1_reg[7]_5 ,
    \Cr_1_reg[7]_6 ,
    \Cb_1_reg[7]_5 ,
    \Cb_1_reg[7]_6 ,
    \Y_1_reg[7]_5 ,
    \Y_1_reg[7]_6 ,
    \Cr_1_reg[7]_7 ,
    \Cr_1_reg[7]_8 ,
    \Cb_1_reg[7]_7 ,
    \Cb_1_reg[7]_8 ,
    E,
    hEnd_reg_reg_c_7,
    IPCORE_CLK,
    reset_out,
    top_user_ctrl_valid_1,
    top_user_ctrl_vStart_1,
    Product_out1,
    Product_out1_0,
    Add3_out1,
    Add3_out1_0,
    Add4_out1,
    Add4_out1_0,
    Product_out1_1,
    Product_out1_2,
    Add3_out1_1,
    Add3_out1_2,
    Add4_out1_1,
    Add4_out1_2,
    Product_out1_3,
    Product_out1_4,
    Add3_out1_3,
    Add3_out1_4,
    Add4_out1_3,
    Add4_out1_4,
    Product_out1_5,
    Product_out1_6,
    Add3_out1_5,
    Add3_out1_6,
    Add4_out1_5,
    Add4_out1_6,
    \multiOutDelay13_reg_reg[1][24]_0 ,
    \multiOutDelay12_reg_reg[1][24]_0 ,
    \multiOutDelay11_reg_reg[1][24]_0 ,
    \multiOutDelay23_reg_reg[1][24]_0 ,
    \multiOutDelay22_reg_reg[1][24]_0 ,
    \multiOutDelay21_reg_reg[1][24]_0 ,
    \multiOutDelay33_reg_reg[1][24]_0 ,
    \multiOutDelay32_reg_reg[1][24]_0 ,
    \multiOutDelay31_reg_reg[1][24]_0 ,
    Product_out1_7,
    Add4_out1_7,
    Add3_out1_7,
    Product_out1_8,
    Add4_out1_8,
    Add3_out1_8,
    Product_out1_9,
    Add4_out1_9,
    Add3_out1_9,
    Product_out1_10,
    Add4_out1_10,
    Add3_out1_10,
    \multiInDelay13_reg_reg[0][7]_0 ,
    \multiInDelay12_reg_reg[0][7]_0 ,
    \multiInDelay11_reg_reg[0][7]_0 );
  output hEnd_reg_reg_c_5_0;
  output hEnd_reg_reg_c_6_0;
  output \vStart_reg_reg[7]_0 ;
  output Color_Space_Converter_out2_valid;
  output validOut_1_reg_rep_0;
  output validOut_1_reg_rep__0_0;
  output validOut_1_reg_rep__1_0;
  output validOut_1_reg_rep__2_0;
  output [7:0]Q;
  output [7:0]\Cb_1_reg[7]_0 ;
  output [7:0]\Cr_1_reg[7]_0 ;
  output [7:0]A;
  output [0:0]\Y_1_reg[7]_0 ;
  output [7:0]\Cr_1_reg[7]_1 ;
  output [0:0]\Cr_1_reg[7]_2 ;
  output [7:0]\Cb_1_reg[7]_1 ;
  output [0:0]\Cb_1_reg[7]_2 ;
  output [7:0]\Y_1_reg[7]_1 ;
  output [0:0]\Y_1_reg[7]_2 ;
  output [7:0]\Cr_1_reg[7]_3 ;
  output [0:0]\Cr_1_reg[7]_4 ;
  output [7:0]\Cb_1_reg[7]_3 ;
  output [0:0]\Cb_1_reg[7]_4 ;
  output [7:0]\Y_1_reg[7]_3 ;
  output [0:0]\Y_1_reg[7]_4 ;
  output [7:0]\Cr_1_reg[7]_5 ;
  output [0:0]\Cr_1_reg[7]_6 ;
  output [7:0]\Cb_1_reg[7]_5 ;
  output [0:0]\Cb_1_reg[7]_6 ;
  output [7:0]\Y_1_reg[7]_5 ;
  output [0:0]\Y_1_reg[7]_6 ;
  output [7:0]\Cr_1_reg[7]_7 ;
  output [0:0]\Cr_1_reg[7]_8 ;
  output [7:0]\Cb_1_reg[7]_7 ;
  output [0:0]\Cb_1_reg[7]_8 ;
  input [0:0]E;
  input hEnd_reg_reg_c_7;
  input IPCORE_CLK;
  input reset_out;
  input top_user_ctrl_valid_1;
  input top_user_ctrl_vStart_1;
  input [7:0]Product_out1;
  input [7:0]Product_out1_0;
  input [7:0]Add3_out1;
  input [7:0]Add3_out1_0;
  input [7:0]Add4_out1;
  input [7:0]Add4_out1_0;
  input [7:0]Product_out1_1;
  input [7:0]Product_out1_2;
  input [7:0]Add3_out1_1;
  input [7:0]Add3_out1_2;
  input [7:0]Add4_out1_1;
  input [7:0]Add4_out1_2;
  input [7:0]Product_out1_3;
  input [7:0]Product_out1_4;
  input [7:0]Add3_out1_3;
  input [7:0]Add3_out1_4;
  input [7:0]Add4_out1_3;
  input [7:0]Add4_out1_4;
  input [7:0]Product_out1_5;
  input [7:0]Product_out1_6;
  input [7:0]Add3_out1_5;
  input [7:0]Add3_out1_6;
  input [7:0]Add4_out1_5;
  input [7:0]Add4_out1_6;
  input \multiOutDelay13_reg_reg[1][24]_0 ;
  input \multiOutDelay12_reg_reg[1][24]_0 ;
  input \multiOutDelay11_reg_reg[1][24]_0 ;
  input \multiOutDelay23_reg_reg[1][24]_0 ;
  input \multiOutDelay22_reg_reg[1][24]_0 ;
  input \multiOutDelay21_reg_reg[1][24]_0 ;
  input \multiOutDelay33_reg_reg[1][24]_0 ;
  input \multiOutDelay32_reg_reg[1][24]_0 ;
  input \multiOutDelay31_reg_reg[1][24]_0 ;
  input [0:0]Product_out1_7;
  input [0:0]Add4_out1_7;
  input [0:0]Add3_out1_7;
  input [0:0]Product_out1_8;
  input [0:0]Add4_out1_8;
  input [0:0]Add3_out1_8;
  input [0:0]Product_out1_9;
  input [0:0]Add4_out1_9;
  input [0:0]Add3_out1_9;
  input [0:0]Product_out1_10;
  input [0:0]Add4_out1_10;
  input [0:0]Add3_out1_10;
  input [7:0]\multiInDelay13_reg_reg[0][7]_0 ;
  input [7:0]\multiInDelay12_reg_reg[0][7]_0 ;
  input [7:0]\multiInDelay11_reg_reg[0][7]_0 ;

  wire [7:0]A;
  wire [7:0]Add3_out1;
  wire [7:0]Add3_out1_0;
  wire [7:0]Add3_out1_1;
  wire [0:0]Add3_out1_10;
  wire [7:0]Add3_out1_2;
  wire [7:0]Add3_out1_3;
  wire [7:0]Add3_out1_4;
  wire [7:0]Add3_out1_5;
  wire [7:0]Add3_out1_6;
  wire [0:0]Add3_out1_7;
  wire [0:0]Add3_out1_8;
  wire [0:0]Add3_out1_9;
  wire Add3_out1_i_10__0_n_0;
  wire Add3_out1_i_10__1_n_0;
  wire Add3_out1_i_10__2_n_0;
  wire Add3_out1_i_10_n_0;
  wire Add3_out1_i_11__0_n_0;
  wire Add3_out1_i_11__1_n_0;
  wire Add3_out1_i_11__2_n_0;
  wire Add3_out1_i_11_n_0;
  wire Add3_out1_i_12__0_n_0;
  wire Add3_out1_i_12__1_n_0;
  wire Add3_out1_i_12__2_n_0;
  wire Add3_out1_i_12_n_0;
  wire Add3_out1_i_13__0_n_0;
  wire Add3_out1_i_13__1_n_0;
  wire Add3_out1_i_13__2_n_0;
  wire Add3_out1_i_13_n_0;
  wire Add3_out1_i_14__0_n_0;
  wire Add3_out1_i_14__1_n_0;
  wire Add3_out1_i_14__2_n_0;
  wire Add3_out1_i_14_n_0;
  wire Add3_out1_i_15__0_n_0;
  wire Add3_out1_i_15__1_n_0;
  wire Add3_out1_i_15__2_n_0;
  wire Add3_out1_i_15_n_0;
  wire Add3_out1_i_2__0_n_1;
  wire Add3_out1_i_2__0_n_2;
  wire Add3_out1_i_2__0_n_3;
  wire Add3_out1_i_2__1_n_1;
  wire Add3_out1_i_2__1_n_2;
  wire Add3_out1_i_2__1_n_3;
  wire Add3_out1_i_2__2_n_1;
  wire Add3_out1_i_2__2_n_2;
  wire Add3_out1_i_2__2_n_3;
  wire Add3_out1_i_2_n_1;
  wire Add3_out1_i_2_n_2;
  wire Add3_out1_i_2_n_3;
  wire Add3_out1_i_3__0_n_0;
  wire Add3_out1_i_3__0_n_1;
  wire Add3_out1_i_3__0_n_2;
  wire Add3_out1_i_3__0_n_3;
  wire Add3_out1_i_3__1_n_0;
  wire Add3_out1_i_3__1_n_1;
  wire Add3_out1_i_3__1_n_2;
  wire Add3_out1_i_3__1_n_3;
  wire Add3_out1_i_3__2_n_0;
  wire Add3_out1_i_3__2_n_1;
  wire Add3_out1_i_3__2_n_2;
  wire Add3_out1_i_3__2_n_3;
  wire Add3_out1_i_3_n_0;
  wire Add3_out1_i_3_n_1;
  wire Add3_out1_i_3_n_2;
  wire Add3_out1_i_3_n_3;
  wire Add3_out1_i_8__0_n_0;
  wire Add3_out1_i_8__1_n_0;
  wire Add3_out1_i_8__2_n_0;
  wire Add3_out1_i_8_n_0;
  wire Add3_out1_i_9__0_n_0;
  wire Add3_out1_i_9__1_n_0;
  wire Add3_out1_i_9__2_n_0;
  wire Add3_out1_i_9_n_0;
  wire [7:0]Add4_out1;
  wire [7:0]Add4_out1_0;
  wire [7:0]Add4_out1_1;
  wire [0:0]Add4_out1_10;
  wire [7:0]Add4_out1_2;
  wire [7:0]Add4_out1_3;
  wire [7:0]Add4_out1_4;
  wire [7:0]Add4_out1_5;
  wire [7:0]Add4_out1_6;
  wire [0:0]Add4_out1_7;
  wire [0:0]Add4_out1_8;
  wire [0:0]Add4_out1_9;
  wire Add4_out1_i_10__0_n_0;
  wire Add4_out1_i_10__1_n_0;
  wire Add4_out1_i_10__2_n_0;
  wire Add4_out1_i_10_n_0;
  wire Add4_out1_i_11__0_n_0;
  wire Add4_out1_i_11__1_n_0;
  wire Add4_out1_i_11__2_n_0;
  wire Add4_out1_i_11_n_0;
  wire Add4_out1_i_12__0_n_0;
  wire Add4_out1_i_12__1_n_0;
  wire Add4_out1_i_12__2_n_0;
  wire Add4_out1_i_12_n_0;
  wire Add4_out1_i_13__0_n_0;
  wire Add4_out1_i_13__1_n_0;
  wire Add4_out1_i_13__2_n_0;
  wire Add4_out1_i_13_n_0;
  wire Add4_out1_i_14__0_n_0;
  wire Add4_out1_i_14__1_n_0;
  wire Add4_out1_i_14__2_n_0;
  wire Add4_out1_i_14_n_0;
  wire Add4_out1_i_15__0_n_0;
  wire Add4_out1_i_15__1_n_0;
  wire Add4_out1_i_15__2_n_0;
  wire Add4_out1_i_15_n_0;
  wire Add4_out1_i_2__0_n_1;
  wire Add4_out1_i_2__0_n_2;
  wire Add4_out1_i_2__0_n_3;
  wire Add4_out1_i_2__1_n_1;
  wire Add4_out1_i_2__1_n_2;
  wire Add4_out1_i_2__1_n_3;
  wire Add4_out1_i_2__2_n_1;
  wire Add4_out1_i_2__2_n_2;
  wire Add4_out1_i_2__2_n_3;
  wire Add4_out1_i_2_n_1;
  wire Add4_out1_i_2_n_2;
  wire Add4_out1_i_2_n_3;
  wire Add4_out1_i_3__0_n_0;
  wire Add4_out1_i_3__0_n_1;
  wire Add4_out1_i_3__0_n_2;
  wire Add4_out1_i_3__0_n_3;
  wire Add4_out1_i_3__1_n_0;
  wire Add4_out1_i_3__1_n_1;
  wire Add4_out1_i_3__1_n_2;
  wire Add4_out1_i_3__1_n_3;
  wire Add4_out1_i_3__2_n_0;
  wire Add4_out1_i_3__2_n_1;
  wire Add4_out1_i_3__2_n_2;
  wire Add4_out1_i_3__2_n_3;
  wire Add4_out1_i_3_n_0;
  wire Add4_out1_i_3_n_1;
  wire Add4_out1_i_3_n_2;
  wire Add4_out1_i_3_n_3;
  wire Add4_out1_i_8__0_n_0;
  wire Add4_out1_i_8__1_n_0;
  wire Add4_out1_i_8__2_n_0;
  wire Add4_out1_i_8_n_0;
  wire Add4_out1_i_9__0_n_0;
  wire Add4_out1_i_9__1_n_0;
  wire Add4_out1_i_9__2_n_0;
  wire Add4_out1_i_9_n_0;
  wire \Cb_1[0]_i_1_n_0 ;
  wire \Cb_1[1]_i_1_n_0 ;
  wire \Cb_1[2]_i_1_n_0 ;
  wire \Cb_1[3]_i_1_n_0 ;
  wire \Cb_1[4]_i_1_n_0 ;
  wire \Cb_1[5]_i_1_n_0 ;
  wire \Cb_1[6]_i_1_n_0 ;
  wire \Cb_1[7]_i_1_n_0 ;
  wire [7:0]\Cb_1_reg[7]_0 ;
  wire [7:0]\Cb_1_reg[7]_1 ;
  wire [0:0]\Cb_1_reg[7]_2 ;
  wire [7:0]\Cb_1_reg[7]_3 ;
  wire [0:0]\Cb_1_reg[7]_4 ;
  wire [7:0]\Cb_1_reg[7]_5 ;
  wire [0:0]\Cb_1_reg[7]_6 ;
  wire [7:0]\Cb_1_reg[7]_7 ;
  wire [0:0]\Cb_1_reg[7]_8 ;
  wire Color_Space_Converter_out2_valid;
  wire \Cr_1[0]_i_1_n_0 ;
  wire \Cr_1[1]_i_1_n_0 ;
  wire \Cr_1[2]_i_1_n_0 ;
  wire \Cr_1[3]_i_1_n_0 ;
  wire \Cr_1[4]_i_1_n_0 ;
  wire \Cr_1[5]_i_1_n_0 ;
  wire \Cr_1[6]_i_1_n_0 ;
  wire \Cr_1[7]_i_1_n_0 ;
  wire [7:0]\Cr_1_reg[7]_0 ;
  wire [7:0]\Cr_1_reg[7]_1 ;
  wire [0:0]\Cr_1_reg[7]_2 ;
  wire [7:0]\Cr_1_reg[7]_3 ;
  wire [0:0]\Cr_1_reg[7]_4 ;
  wire [7:0]\Cr_1_reg[7]_5 ;
  wire [0:0]\Cr_1_reg[7]_6 ;
  wire [7:0]\Cr_1_reg[7]_7 ;
  wire [0:0]\Cr_1_reg[7]_8 ;
  wire [0:0]E;
  wire IPCORE_CLK;
  wire [7:0]Product_out1;
  wire [7:0]Product_out1_0;
  wire [7:0]Product_out1_1;
  wire [0:0]Product_out1_10;
  wire [7:0]Product_out1_2;
  wire [7:0]Product_out1_3;
  wire [7:0]Product_out1_4;
  wire [7:0]Product_out1_5;
  wire [7:0]Product_out1_6;
  wire [0:0]Product_out1_7;
  wire [0:0]Product_out1_8;
  wire [0:0]Product_out1_9;
  wire Product_out1_i_10__0_n_0;
  wire Product_out1_i_10__1_n_0;
  wire Product_out1_i_10__2_n_0;
  wire Product_out1_i_10_n_0;
  wire Product_out1_i_11__0_n_0;
  wire Product_out1_i_11__1_n_0;
  wire Product_out1_i_11__2_n_0;
  wire Product_out1_i_11_n_0;
  wire Product_out1_i_12__0_n_0;
  wire Product_out1_i_12__1_n_0;
  wire Product_out1_i_12__2_n_0;
  wire Product_out1_i_12_n_0;
  wire Product_out1_i_13__0_n_0;
  wire Product_out1_i_13__1_n_0;
  wire Product_out1_i_13__2_n_0;
  wire Product_out1_i_13_n_0;
  wire Product_out1_i_14__0_n_0;
  wire Product_out1_i_14__1_n_0;
  wire Product_out1_i_14__2_n_0;
  wire Product_out1_i_14_n_0;
  wire Product_out1_i_15__0_n_0;
  wire Product_out1_i_15__1_n_0;
  wire Product_out1_i_15__2_n_0;
  wire Product_out1_i_15_n_0;
  wire Product_out1_i_2__0_n_1;
  wire Product_out1_i_2__0_n_2;
  wire Product_out1_i_2__0_n_3;
  wire Product_out1_i_2__1_n_1;
  wire Product_out1_i_2__1_n_2;
  wire Product_out1_i_2__1_n_3;
  wire Product_out1_i_2__2_n_1;
  wire Product_out1_i_2__2_n_2;
  wire Product_out1_i_2__2_n_3;
  wire Product_out1_i_2_n_1;
  wire Product_out1_i_2_n_2;
  wire Product_out1_i_2_n_3;
  wire Product_out1_i_3__0_n_0;
  wire Product_out1_i_3__0_n_1;
  wire Product_out1_i_3__0_n_2;
  wire Product_out1_i_3__0_n_3;
  wire Product_out1_i_3__1_n_0;
  wire Product_out1_i_3__1_n_1;
  wire Product_out1_i_3__1_n_2;
  wire Product_out1_i_3__1_n_3;
  wire Product_out1_i_3__2_n_0;
  wire Product_out1_i_3__2_n_1;
  wire Product_out1_i_3__2_n_2;
  wire Product_out1_i_3__2_n_3;
  wire Product_out1_i_3_n_0;
  wire Product_out1_i_3_n_1;
  wire Product_out1_i_3_n_2;
  wire Product_out1_i_3_n_3;
  wire Product_out1_i_8__0_n_0;
  wire Product_out1_i_8__1_n_0;
  wire Product_out1_i_8__2_n_0;
  wire Product_out1_i_8_n_0;
  wire Product_out1_i_9__0_n_0;
  wire Product_out1_i_9__1_n_0;
  wire Product_out1_i_9__2_n_0;
  wire Product_out1_i_9_n_0;
  wire [7:0]Q;
  wire [25:19]S1_down1;
  wire [25:22]S1_down2;
  wire [25:22]S1_down3;
  wire [25:0]S1_down_delay1;
  wire \S1_down_delay1[22]_i_2_n_0 ;
  wire \S1_down_delay1_reg[22]_i_1_n_0 ;
  wire \S1_down_delay1_reg[22]_i_1_n_1 ;
  wire \S1_down_delay1_reg[22]_i_1_n_2 ;
  wire \S1_down_delay1_reg[22]_i_1_n_3 ;
  wire \S1_down_delay1_reg[25]_i_1_n_2 ;
  wire \S1_down_delay1_reg[25]_i_1_n_3 ;
  wire [25:0]S1_down_delay2;
  wire \S1_down_delay2[25]_i_2_n_0 ;
  wire \S1_down_delay2_reg[25]_i_1_n_1 ;
  wire \S1_down_delay2_reg[25]_i_1_n_2 ;
  wire \S1_down_delay2_reg[25]_i_1_n_3 ;
  wire [25:0]S1_down_delay3;
  wire \S1_down_delay3[25]_i_2_n_0 ;
  wire \S1_down_delay3_reg[25]_i_1_n_1 ;
  wire \S1_down_delay3_reg[25]_i_1_n_2 ;
  wire \S1_down_delay3_reg[25]_i_1_n_3 ;
  wire [25:0]S1_up1;
  wire [25:0]S1_up2;
  wire [25:0]S1_up3;
  wire [25:0]S1_up_delay1;
  wire \S1_up_delay1[11]_i_2_n_0 ;
  wire \S1_up_delay1[11]_i_3_n_0 ;
  wire \S1_up_delay1[11]_i_4_n_0 ;
  wire \S1_up_delay1[11]_i_5_n_0 ;
  wire \S1_up_delay1[15]_i_2_n_0 ;
  wire \S1_up_delay1[15]_i_3_n_0 ;
  wire \S1_up_delay1[15]_i_4_n_0 ;
  wire \S1_up_delay1[15]_i_5_n_0 ;
  wire \S1_up_delay1[19]_i_2_n_0 ;
  wire \S1_up_delay1[19]_i_3_n_0 ;
  wire \S1_up_delay1[19]_i_4_n_0 ;
  wire \S1_up_delay1[19]_i_5_n_0 ;
  wire \S1_up_delay1[23]_i_2_n_0 ;
  wire \S1_up_delay1[23]_i_3_n_0 ;
  wire \S1_up_delay1[23]_i_4_n_0 ;
  wire \S1_up_delay1[23]_i_5_n_0 ;
  wire \S1_up_delay1[25]_i_2_n_0 ;
  wire \S1_up_delay1[25]_i_3_n_0 ;
  wire \S1_up_delay1[3]_i_2_n_0 ;
  wire \S1_up_delay1[3]_i_3_n_0 ;
  wire \S1_up_delay1[3]_i_4_n_0 ;
  wire \S1_up_delay1[3]_i_5_n_0 ;
  wire \S1_up_delay1[7]_i_2_n_0 ;
  wire \S1_up_delay1[7]_i_3_n_0 ;
  wire \S1_up_delay1[7]_i_4_n_0 ;
  wire \S1_up_delay1[7]_i_5_n_0 ;
  wire \S1_up_delay1_reg[11]_i_1_n_0 ;
  wire \S1_up_delay1_reg[11]_i_1_n_1 ;
  wire \S1_up_delay1_reg[11]_i_1_n_2 ;
  wire \S1_up_delay1_reg[11]_i_1_n_3 ;
  wire \S1_up_delay1_reg[15]_i_1_n_0 ;
  wire \S1_up_delay1_reg[15]_i_1_n_1 ;
  wire \S1_up_delay1_reg[15]_i_1_n_2 ;
  wire \S1_up_delay1_reg[15]_i_1_n_3 ;
  wire \S1_up_delay1_reg[19]_i_1_n_0 ;
  wire \S1_up_delay1_reg[19]_i_1_n_1 ;
  wire \S1_up_delay1_reg[19]_i_1_n_2 ;
  wire \S1_up_delay1_reg[19]_i_1_n_3 ;
  wire \S1_up_delay1_reg[23]_i_1_n_0 ;
  wire \S1_up_delay1_reg[23]_i_1_n_1 ;
  wire \S1_up_delay1_reg[23]_i_1_n_2 ;
  wire \S1_up_delay1_reg[23]_i_1_n_3 ;
  wire \S1_up_delay1_reg[25]_i_1_n_3 ;
  wire \S1_up_delay1_reg[3]_i_1_n_0 ;
  wire \S1_up_delay1_reg[3]_i_1_n_1 ;
  wire \S1_up_delay1_reg[3]_i_1_n_2 ;
  wire \S1_up_delay1_reg[3]_i_1_n_3 ;
  wire \S1_up_delay1_reg[7]_i_1_n_0 ;
  wire \S1_up_delay1_reg[7]_i_1_n_1 ;
  wire \S1_up_delay1_reg[7]_i_1_n_2 ;
  wire \S1_up_delay1_reg[7]_i_1_n_3 ;
  wire [25:0]S1_up_delay2;
  wire \S1_up_delay2[11]_i_2_n_0 ;
  wire \S1_up_delay2[11]_i_3_n_0 ;
  wire \S1_up_delay2[11]_i_4_n_0 ;
  wire \S1_up_delay2[11]_i_5_n_0 ;
  wire \S1_up_delay2[15]_i_2_n_0 ;
  wire \S1_up_delay2[15]_i_3_n_0 ;
  wire \S1_up_delay2[15]_i_4_n_0 ;
  wire \S1_up_delay2[15]_i_5_n_0 ;
  wire \S1_up_delay2[19]_i_2_n_0 ;
  wire \S1_up_delay2[19]_i_3_n_0 ;
  wire \S1_up_delay2[19]_i_4_n_0 ;
  wire \S1_up_delay2[19]_i_5_n_0 ;
  wire \S1_up_delay2[23]_i_2_n_0 ;
  wire \S1_up_delay2[23]_i_3_n_0 ;
  wire \S1_up_delay2[23]_i_4_n_0 ;
  wire \S1_up_delay2[23]_i_5_n_0 ;
  wire \S1_up_delay2[25]_i_2_n_0 ;
  wire \S1_up_delay2[25]_i_3_n_0 ;
  wire \S1_up_delay2[3]_i_2_n_0 ;
  wire \S1_up_delay2[3]_i_3_n_0 ;
  wire \S1_up_delay2[3]_i_4_n_0 ;
  wire \S1_up_delay2[3]_i_5_n_0 ;
  wire \S1_up_delay2[7]_i_2_n_0 ;
  wire \S1_up_delay2[7]_i_3_n_0 ;
  wire \S1_up_delay2[7]_i_4_n_0 ;
  wire \S1_up_delay2[7]_i_5_n_0 ;
  wire \S1_up_delay2_reg[11]_i_1_n_0 ;
  wire \S1_up_delay2_reg[11]_i_1_n_1 ;
  wire \S1_up_delay2_reg[11]_i_1_n_2 ;
  wire \S1_up_delay2_reg[11]_i_1_n_3 ;
  wire \S1_up_delay2_reg[15]_i_1_n_0 ;
  wire \S1_up_delay2_reg[15]_i_1_n_1 ;
  wire \S1_up_delay2_reg[15]_i_1_n_2 ;
  wire \S1_up_delay2_reg[15]_i_1_n_3 ;
  wire \S1_up_delay2_reg[19]_i_1_n_0 ;
  wire \S1_up_delay2_reg[19]_i_1_n_1 ;
  wire \S1_up_delay2_reg[19]_i_1_n_2 ;
  wire \S1_up_delay2_reg[19]_i_1_n_3 ;
  wire \S1_up_delay2_reg[23]_i_1_n_0 ;
  wire \S1_up_delay2_reg[23]_i_1_n_1 ;
  wire \S1_up_delay2_reg[23]_i_1_n_2 ;
  wire \S1_up_delay2_reg[23]_i_1_n_3 ;
  wire \S1_up_delay2_reg[25]_i_1_n_3 ;
  wire \S1_up_delay2_reg[3]_i_1_n_0 ;
  wire \S1_up_delay2_reg[3]_i_1_n_1 ;
  wire \S1_up_delay2_reg[3]_i_1_n_2 ;
  wire \S1_up_delay2_reg[3]_i_1_n_3 ;
  wire \S1_up_delay2_reg[7]_i_1_n_0 ;
  wire \S1_up_delay2_reg[7]_i_1_n_1 ;
  wire \S1_up_delay2_reg[7]_i_1_n_2 ;
  wire \S1_up_delay2_reg[7]_i_1_n_3 ;
  wire [25:0]S1_up_delay3;
  wire \S1_up_delay3[11]_i_2_n_0 ;
  wire \S1_up_delay3[11]_i_3_n_0 ;
  wire \S1_up_delay3[11]_i_4_n_0 ;
  wire \S1_up_delay3[11]_i_5_n_0 ;
  wire \S1_up_delay3[15]_i_2_n_0 ;
  wire \S1_up_delay3[15]_i_3_n_0 ;
  wire \S1_up_delay3[15]_i_4_n_0 ;
  wire \S1_up_delay3[15]_i_5_n_0 ;
  wire \S1_up_delay3[19]_i_2_n_0 ;
  wire \S1_up_delay3[19]_i_3_n_0 ;
  wire \S1_up_delay3[19]_i_4_n_0 ;
  wire \S1_up_delay3[19]_i_5_n_0 ;
  wire \S1_up_delay3[23]_i_2_n_0 ;
  wire \S1_up_delay3[23]_i_3_n_0 ;
  wire \S1_up_delay3[23]_i_4_n_0 ;
  wire \S1_up_delay3[23]_i_5_n_0 ;
  wire \S1_up_delay3[25]_i_2_n_0 ;
  wire \S1_up_delay3[25]_i_3_n_0 ;
  wire \S1_up_delay3[3]_i_2_n_0 ;
  wire \S1_up_delay3[3]_i_3_n_0 ;
  wire \S1_up_delay3[3]_i_4_n_0 ;
  wire \S1_up_delay3[3]_i_5_n_0 ;
  wire \S1_up_delay3[7]_i_2_n_0 ;
  wire \S1_up_delay3[7]_i_3_n_0 ;
  wire \S1_up_delay3[7]_i_4_n_0 ;
  wire \S1_up_delay3[7]_i_5_n_0 ;
  wire \S1_up_delay3_reg[11]_i_1_n_0 ;
  wire \S1_up_delay3_reg[11]_i_1_n_1 ;
  wire \S1_up_delay3_reg[11]_i_1_n_2 ;
  wire \S1_up_delay3_reg[11]_i_1_n_3 ;
  wire \S1_up_delay3_reg[15]_i_1_n_0 ;
  wire \S1_up_delay3_reg[15]_i_1_n_1 ;
  wire \S1_up_delay3_reg[15]_i_1_n_2 ;
  wire \S1_up_delay3_reg[15]_i_1_n_3 ;
  wire \S1_up_delay3_reg[19]_i_1_n_0 ;
  wire \S1_up_delay3_reg[19]_i_1_n_1 ;
  wire \S1_up_delay3_reg[19]_i_1_n_2 ;
  wire \S1_up_delay3_reg[19]_i_1_n_3 ;
  wire \S1_up_delay3_reg[23]_i_1_n_0 ;
  wire \S1_up_delay3_reg[23]_i_1_n_1 ;
  wire \S1_up_delay3_reg[23]_i_1_n_2 ;
  wire \S1_up_delay3_reg[23]_i_1_n_3 ;
  wire \S1_up_delay3_reg[25]_i_1_n_3 ;
  wire \S1_up_delay3_reg[3]_i_1_n_0 ;
  wire \S1_up_delay3_reg[3]_i_1_n_1 ;
  wire \S1_up_delay3_reg[3]_i_1_n_2 ;
  wire \S1_up_delay3_reg[3]_i_1_n_3 ;
  wire \S1_up_delay3_reg[7]_i_1_n_0 ;
  wire \S1_up_delay3_reg[7]_i_1_n_1 ;
  wire \S1_up_delay3_reg[7]_i_1_n_2 ;
  wire \S1_up_delay3_reg[7]_i_1_n_3 ;
  wire [26:15]S21;
  wire [26:15]S22;
  wire [26:15]S23;
  wire \S2_delay1[15]_i_10_n_0 ;
  wire \S2_delay1[15]_i_11_n_0 ;
  wire \S2_delay1[15]_i_13_n_0 ;
  wire \S2_delay1[15]_i_14_n_0 ;
  wire \S2_delay1[15]_i_15_n_0 ;
  wire \S2_delay1[15]_i_16_n_0 ;
  wire \S2_delay1[15]_i_17_n_0 ;
  wire \S2_delay1[15]_i_18_n_0 ;
  wire \S2_delay1[15]_i_19_n_0 ;
  wire \S2_delay1[15]_i_20_n_0 ;
  wire \S2_delay1[15]_i_3_n_0 ;
  wire \S2_delay1[15]_i_4_n_0 ;
  wire \S2_delay1[15]_i_5_n_0 ;
  wire \S2_delay1[15]_i_6_n_0 ;
  wire \S2_delay1[15]_i_8_n_0 ;
  wire \S2_delay1[15]_i_9_n_0 ;
  wire \S2_delay1[19]_i_2_n_0 ;
  wire \S2_delay1[19]_i_3_n_0 ;
  wire \S2_delay1[19]_i_4_n_0 ;
  wire \S2_delay1[19]_i_5_n_0 ;
  wire \S2_delay1[23]_i_2_n_0 ;
  wire \S2_delay1[23]_i_3_n_0 ;
  wire \S2_delay1[23]_i_4_n_0 ;
  wire \S2_delay1[23]_i_5_n_0 ;
  wire \S2_delay1[26]_i_2_n_0 ;
  wire \S2_delay1[26]_i_3_n_0 ;
  wire \S2_delay1[26]_i_4_n_0 ;
  wire \S2_delay1_reg[15]_i_12_n_0 ;
  wire \S2_delay1_reg[15]_i_12_n_1 ;
  wire \S2_delay1_reg[15]_i_12_n_2 ;
  wire \S2_delay1_reg[15]_i_12_n_3 ;
  wire \S2_delay1_reg[15]_i_1_n_0 ;
  wire \S2_delay1_reg[15]_i_1_n_1 ;
  wire \S2_delay1_reg[15]_i_1_n_2 ;
  wire \S2_delay1_reg[15]_i_1_n_3 ;
  wire \S2_delay1_reg[15]_i_2_n_0 ;
  wire \S2_delay1_reg[15]_i_2_n_1 ;
  wire \S2_delay1_reg[15]_i_2_n_2 ;
  wire \S2_delay1_reg[15]_i_2_n_3 ;
  wire \S2_delay1_reg[15]_i_7_n_0 ;
  wire \S2_delay1_reg[15]_i_7_n_1 ;
  wire \S2_delay1_reg[15]_i_7_n_2 ;
  wire \S2_delay1_reg[15]_i_7_n_3 ;
  wire \S2_delay1_reg[19]_i_1_n_0 ;
  wire \S2_delay1_reg[19]_i_1_n_1 ;
  wire \S2_delay1_reg[19]_i_1_n_2 ;
  wire \S2_delay1_reg[19]_i_1_n_3 ;
  wire \S2_delay1_reg[23]_i_1_n_0 ;
  wire \S2_delay1_reg[23]_i_1_n_1 ;
  wire \S2_delay1_reg[23]_i_1_n_2 ;
  wire \S2_delay1_reg[23]_i_1_n_3 ;
  wire \S2_delay1_reg[26]_i_1_n_2 ;
  wire \S2_delay1_reg[26]_i_1_n_3 ;
  wire \S2_delay1_reg_n_0_[26] ;
  wire [25:16]S2_delay2;
  wire \S2_delay2[15]_i_10_n_0 ;
  wire \S2_delay2[15]_i_11_n_0 ;
  wire \S2_delay2[15]_i_13_n_0 ;
  wire \S2_delay2[15]_i_14_n_0 ;
  wire \S2_delay2[15]_i_15_n_0 ;
  wire \S2_delay2[15]_i_16_n_0 ;
  wire \S2_delay2[15]_i_17_n_0 ;
  wire \S2_delay2[15]_i_18_n_0 ;
  wire \S2_delay2[15]_i_19_n_0 ;
  wire \S2_delay2[15]_i_20_n_0 ;
  wire \S2_delay2[15]_i_3_n_0 ;
  wire \S2_delay2[15]_i_4_n_0 ;
  wire \S2_delay2[15]_i_5_n_0 ;
  wire \S2_delay2[15]_i_6_n_0 ;
  wire \S2_delay2[15]_i_8_n_0 ;
  wire \S2_delay2[15]_i_9_n_0 ;
  wire \S2_delay2[19]_i_2_n_0 ;
  wire \S2_delay2[19]_i_3_n_0 ;
  wire \S2_delay2[19]_i_4_n_0 ;
  wire \S2_delay2[19]_i_5_n_0 ;
  wire \S2_delay2[23]_i_2_n_0 ;
  wire \S2_delay2[23]_i_3_n_0 ;
  wire \S2_delay2[23]_i_4_n_0 ;
  wire \S2_delay2[23]_i_5_n_0 ;
  wire \S2_delay2[26]_i_2_n_0 ;
  wire \S2_delay2[26]_i_3_n_0 ;
  wire \S2_delay2[26]_i_4_n_0 ;
  wire \S2_delay2_reg[15]_i_12_n_0 ;
  wire \S2_delay2_reg[15]_i_12_n_1 ;
  wire \S2_delay2_reg[15]_i_12_n_2 ;
  wire \S2_delay2_reg[15]_i_12_n_3 ;
  wire \S2_delay2_reg[15]_i_1_n_0 ;
  wire \S2_delay2_reg[15]_i_1_n_1 ;
  wire \S2_delay2_reg[15]_i_1_n_2 ;
  wire \S2_delay2_reg[15]_i_1_n_3 ;
  wire \S2_delay2_reg[15]_i_2_n_0 ;
  wire \S2_delay2_reg[15]_i_2_n_1 ;
  wire \S2_delay2_reg[15]_i_2_n_2 ;
  wire \S2_delay2_reg[15]_i_2_n_3 ;
  wire \S2_delay2_reg[15]_i_7_n_0 ;
  wire \S2_delay2_reg[15]_i_7_n_1 ;
  wire \S2_delay2_reg[15]_i_7_n_2 ;
  wire \S2_delay2_reg[15]_i_7_n_3 ;
  wire \S2_delay2_reg[19]_i_1_n_0 ;
  wire \S2_delay2_reg[19]_i_1_n_1 ;
  wire \S2_delay2_reg[19]_i_1_n_2 ;
  wire \S2_delay2_reg[19]_i_1_n_3 ;
  wire \S2_delay2_reg[23]_i_1_n_0 ;
  wire \S2_delay2_reg[23]_i_1_n_1 ;
  wire \S2_delay2_reg[23]_i_1_n_2 ;
  wire \S2_delay2_reg[23]_i_1_n_3 ;
  wire \S2_delay2_reg[26]_i_1_n_2 ;
  wire \S2_delay2_reg[26]_i_1_n_3 ;
  wire \S2_delay2_reg_n_0_[15] ;
  wire \S2_delay2_reg_n_0_[26] ;
  wire [25:16]S2_delay3;
  wire \S2_delay3[15]_i_10_n_0 ;
  wire \S2_delay3[15]_i_11_n_0 ;
  wire \S2_delay3[15]_i_13_n_0 ;
  wire \S2_delay3[15]_i_14_n_0 ;
  wire \S2_delay3[15]_i_15_n_0 ;
  wire \S2_delay3[15]_i_16_n_0 ;
  wire \S2_delay3[15]_i_17_n_0 ;
  wire \S2_delay3[15]_i_18_n_0 ;
  wire \S2_delay3[15]_i_19_n_0 ;
  wire \S2_delay3[15]_i_20_n_0 ;
  wire \S2_delay3[15]_i_3_n_0 ;
  wire \S2_delay3[15]_i_4_n_0 ;
  wire \S2_delay3[15]_i_5_n_0 ;
  wire \S2_delay3[15]_i_6_n_0 ;
  wire \S2_delay3[15]_i_8_n_0 ;
  wire \S2_delay3[15]_i_9_n_0 ;
  wire \S2_delay3[19]_i_2_n_0 ;
  wire \S2_delay3[19]_i_3_n_0 ;
  wire \S2_delay3[19]_i_4_n_0 ;
  wire \S2_delay3[19]_i_5_n_0 ;
  wire \S2_delay3[23]_i_2_n_0 ;
  wire \S2_delay3[23]_i_3_n_0 ;
  wire \S2_delay3[23]_i_4_n_0 ;
  wire \S2_delay3[23]_i_5_n_0 ;
  wire \S2_delay3[26]_i_2_n_0 ;
  wire \S2_delay3[26]_i_3_n_0 ;
  wire \S2_delay3[26]_i_4_n_0 ;
  wire \S2_delay3_reg[15]_i_12_n_0 ;
  wire \S2_delay3_reg[15]_i_12_n_1 ;
  wire \S2_delay3_reg[15]_i_12_n_2 ;
  wire \S2_delay3_reg[15]_i_12_n_3 ;
  wire \S2_delay3_reg[15]_i_1_n_0 ;
  wire \S2_delay3_reg[15]_i_1_n_1 ;
  wire \S2_delay3_reg[15]_i_1_n_2 ;
  wire \S2_delay3_reg[15]_i_1_n_3 ;
  wire \S2_delay3_reg[15]_i_2_n_0 ;
  wire \S2_delay3_reg[15]_i_2_n_1 ;
  wire \S2_delay3_reg[15]_i_2_n_2 ;
  wire \S2_delay3_reg[15]_i_2_n_3 ;
  wire \S2_delay3_reg[15]_i_7_n_0 ;
  wire \S2_delay3_reg[15]_i_7_n_1 ;
  wire \S2_delay3_reg[15]_i_7_n_2 ;
  wire \S2_delay3_reg[15]_i_7_n_3 ;
  wire \S2_delay3_reg[19]_i_1_n_0 ;
  wire \S2_delay3_reg[19]_i_1_n_1 ;
  wire \S2_delay3_reg[19]_i_1_n_2 ;
  wire \S2_delay3_reg[19]_i_1_n_3 ;
  wire \S2_delay3_reg[23]_i_1_n_0 ;
  wire \S2_delay3_reg[23]_i_1_n_1 ;
  wire \S2_delay3_reg[23]_i_1_n_2 ;
  wire \S2_delay3_reg[23]_i_1_n_3 ;
  wire \S2_delay3_reg[26]_i_1_n_2 ;
  wire \S2_delay3_reg[26]_i_1_n_3 ;
  wire \S2_delay3_reg_n_0_[15] ;
  wire \S2_delay3_reg_n_0_[26] ;
  wire \Y_1[0]_i_1_n_0 ;
  wire \Y_1[1]_i_1_n_0 ;
  wire \Y_1[2]_i_1_n_0 ;
  wire \Y_1[3]_i_1_n_0 ;
  wire \Y_1[4]_i_1_n_0 ;
  wire \Y_1[5]_i_1_n_0 ;
  wire \Y_1[6]_i_1_n_0 ;
  wire \Y_1[7]_i_1_n_0 ;
  wire [0:0]\Y_1_reg[7]_0 ;
  wire [7:0]\Y_1_reg[7]_1 ;
  wire [0:0]\Y_1_reg[7]_2 ;
  wire [7:0]\Y_1_reg[7]_3 ;
  wire [0:0]\Y_1_reg[7]_4 ;
  wire [7:0]\Y_1_reg[7]_5 ;
  wire [0:0]\Y_1_reg[7]_6 ;
  wire [7:0]cast_delay1;
  wire \cast_delay1[3]_i_2_n_0 ;
  wire \cast_delay1[4]_i_2_n_0 ;
  wire \cast_delay1[7]_i_3_n_0 ;
  wire \cast_delay1[7]_i_4_n_0 ;
  wire [7:0]cast_delay2;
  wire \cast_delay2[3]_i_2_n_0 ;
  wire \cast_delay2[4]_i_2_n_0 ;
  wire \cast_delay2[7]_i_3_n_0 ;
  wire \cast_delay2[7]_i_4_n_0 ;
  wire [7:0]cast_delay3;
  wire \cast_delay3[3]_i_2_n_0 ;
  wire \cast_delay3[4]_i_2_n_0 ;
  wire \cast_delay3[7]_i_3_n_0 ;
  wire \cast_delay3[7]_i_4_n_0 ;
  wire [7:0]castout1;
  wire castout11__14;
  wire [7:0]castout2;
  wire castout21__14;
  wire [7:0]castout3;
  wire castout31__14;
  wire gain_mul_temp_1_n_100;
  wire gain_mul_temp_1_n_101;
  wire gain_mul_temp_1_n_102;
  wire gain_mul_temp_1_n_103;
  wire gain_mul_temp_1_n_104;
  wire gain_mul_temp_1_n_105;
  wire gain_mul_temp_1_n_80;
  wire gain_mul_temp_1_n_81;
  wire gain_mul_temp_1_n_82;
  wire gain_mul_temp_1_n_83;
  wire gain_mul_temp_1_n_84;
  wire gain_mul_temp_1_n_85;
  wire gain_mul_temp_1_n_86;
  wire gain_mul_temp_1_n_87;
  wire gain_mul_temp_1_n_88;
  wire gain_mul_temp_1_n_89;
  wire gain_mul_temp_1_n_90;
  wire gain_mul_temp_1_n_91;
  wire gain_mul_temp_1_n_92;
  wire gain_mul_temp_1_n_93;
  wire gain_mul_temp_1_n_94;
  wire gain_mul_temp_1_n_95;
  wire gain_mul_temp_1_n_96;
  wire gain_mul_temp_1_n_97;
  wire gain_mul_temp_1_n_98;
  wire gain_mul_temp_1_n_99;
  wire gain_mul_temp_2_n_100;
  wire gain_mul_temp_2_n_101;
  wire gain_mul_temp_2_n_102;
  wire gain_mul_temp_2_n_103;
  wire gain_mul_temp_2_n_104;
  wire gain_mul_temp_2_n_105;
  wire gain_mul_temp_2_n_83;
  wire gain_mul_temp_2_n_84;
  wire gain_mul_temp_2_n_85;
  wire gain_mul_temp_2_n_86;
  wire gain_mul_temp_2_n_87;
  wire gain_mul_temp_2_n_88;
  wire gain_mul_temp_2_n_89;
  wire gain_mul_temp_2_n_90;
  wire gain_mul_temp_2_n_91;
  wire gain_mul_temp_2_n_92;
  wire gain_mul_temp_2_n_93;
  wire gain_mul_temp_2_n_94;
  wire gain_mul_temp_2_n_95;
  wire gain_mul_temp_2_n_96;
  wire gain_mul_temp_2_n_97;
  wire gain_mul_temp_2_n_98;
  wire gain_mul_temp_2_n_99;
  wire gain_mul_temp_3_n_100;
  wire gain_mul_temp_3_n_101;
  wire gain_mul_temp_3_n_102;
  wire gain_mul_temp_3_n_103;
  wire gain_mul_temp_3_n_104;
  wire gain_mul_temp_3_n_105;
  wire gain_mul_temp_3_n_82;
  wire gain_mul_temp_3_n_83;
  wire gain_mul_temp_3_n_84;
  wire gain_mul_temp_3_n_85;
  wire gain_mul_temp_3_n_86;
  wire gain_mul_temp_3_n_87;
  wire gain_mul_temp_3_n_88;
  wire gain_mul_temp_3_n_89;
  wire gain_mul_temp_3_n_90;
  wire gain_mul_temp_3_n_91;
  wire gain_mul_temp_3_n_92;
  wire gain_mul_temp_3_n_93;
  wire gain_mul_temp_3_n_94;
  wire gain_mul_temp_3_n_95;
  wire gain_mul_temp_3_n_96;
  wire gain_mul_temp_3_n_97;
  wire gain_mul_temp_3_n_98;
  wire gain_mul_temp_3_n_99;
  wire gain_mul_temp_4_n_100;
  wire gain_mul_temp_4_n_101;
  wire gain_mul_temp_4_n_102;
  wire gain_mul_temp_4_n_103;
  wire gain_mul_temp_4_n_104;
  wire gain_mul_temp_4_n_105;
  wire gain_mul_temp_4_n_81;
  wire gain_mul_temp_4_n_82;
  wire gain_mul_temp_4_n_83;
  wire gain_mul_temp_4_n_84;
  wire gain_mul_temp_4_n_85;
  wire gain_mul_temp_4_n_86;
  wire gain_mul_temp_4_n_87;
  wire gain_mul_temp_4_n_88;
  wire gain_mul_temp_4_n_89;
  wire gain_mul_temp_4_n_90;
  wire gain_mul_temp_4_n_91;
  wire gain_mul_temp_4_n_92;
  wire gain_mul_temp_4_n_93;
  wire gain_mul_temp_4_n_94;
  wire gain_mul_temp_4_n_95;
  wire gain_mul_temp_4_n_96;
  wire gain_mul_temp_4_n_97;
  wire gain_mul_temp_4_n_98;
  wire gain_mul_temp_4_n_99;
  wire gain_mul_temp_5_n_100;
  wire gain_mul_temp_5_n_101;
  wire gain_mul_temp_5_n_102;
  wire gain_mul_temp_5_n_103;
  wire gain_mul_temp_5_n_104;
  wire gain_mul_temp_5_n_105;
  wire gain_mul_temp_5_n_81;
  wire gain_mul_temp_5_n_82;
  wire gain_mul_temp_5_n_83;
  wire gain_mul_temp_5_n_84;
  wire gain_mul_temp_5_n_85;
  wire gain_mul_temp_5_n_86;
  wire gain_mul_temp_5_n_87;
  wire gain_mul_temp_5_n_88;
  wire gain_mul_temp_5_n_89;
  wire gain_mul_temp_5_n_90;
  wire gain_mul_temp_5_n_91;
  wire gain_mul_temp_5_n_92;
  wire gain_mul_temp_5_n_93;
  wire gain_mul_temp_5_n_94;
  wire gain_mul_temp_5_n_95;
  wire gain_mul_temp_5_n_96;
  wire gain_mul_temp_5_n_97;
  wire gain_mul_temp_5_n_98;
  wire gain_mul_temp_5_n_99;
  wire gain_mul_temp_6_n_100;
  wire gain_mul_temp_6_n_101;
  wire gain_mul_temp_6_n_102;
  wire gain_mul_temp_6_n_103;
  wire gain_mul_temp_6_n_104;
  wire gain_mul_temp_6_n_105;
  wire gain_mul_temp_6_n_81;
  wire gain_mul_temp_6_n_82;
  wire gain_mul_temp_6_n_83;
  wire gain_mul_temp_6_n_84;
  wire gain_mul_temp_6_n_85;
  wire gain_mul_temp_6_n_86;
  wire gain_mul_temp_6_n_87;
  wire gain_mul_temp_6_n_88;
  wire gain_mul_temp_6_n_89;
  wire gain_mul_temp_6_n_90;
  wire gain_mul_temp_6_n_91;
  wire gain_mul_temp_6_n_92;
  wire gain_mul_temp_6_n_93;
  wire gain_mul_temp_6_n_94;
  wire gain_mul_temp_6_n_95;
  wire gain_mul_temp_6_n_96;
  wire gain_mul_temp_6_n_97;
  wire gain_mul_temp_6_n_98;
  wire gain_mul_temp_6_n_99;
  wire gain_mul_temp_7_n_100;
  wire gain_mul_temp_7_n_101;
  wire gain_mul_temp_7_n_102;
  wire gain_mul_temp_7_n_103;
  wire gain_mul_temp_7_n_104;
  wire gain_mul_temp_7_n_105;
  wire gain_mul_temp_7_n_81;
  wire gain_mul_temp_7_n_82;
  wire gain_mul_temp_7_n_83;
  wire gain_mul_temp_7_n_84;
  wire gain_mul_temp_7_n_85;
  wire gain_mul_temp_7_n_86;
  wire gain_mul_temp_7_n_87;
  wire gain_mul_temp_7_n_88;
  wire gain_mul_temp_7_n_89;
  wire gain_mul_temp_7_n_90;
  wire gain_mul_temp_7_n_91;
  wire gain_mul_temp_7_n_92;
  wire gain_mul_temp_7_n_93;
  wire gain_mul_temp_7_n_94;
  wire gain_mul_temp_7_n_95;
  wire gain_mul_temp_7_n_96;
  wire gain_mul_temp_7_n_97;
  wire gain_mul_temp_7_n_98;
  wire gain_mul_temp_7_n_99;
  wire gain_mul_temp_8_n_100;
  wire gain_mul_temp_8_n_101;
  wire gain_mul_temp_8_n_102;
  wire gain_mul_temp_8_n_103;
  wire gain_mul_temp_8_n_104;
  wire gain_mul_temp_8_n_105;
  wire gain_mul_temp_8_n_83;
  wire gain_mul_temp_8_n_84;
  wire gain_mul_temp_8_n_85;
  wire gain_mul_temp_8_n_86;
  wire gain_mul_temp_8_n_87;
  wire gain_mul_temp_8_n_88;
  wire gain_mul_temp_8_n_89;
  wire gain_mul_temp_8_n_90;
  wire gain_mul_temp_8_n_91;
  wire gain_mul_temp_8_n_92;
  wire gain_mul_temp_8_n_93;
  wire gain_mul_temp_8_n_94;
  wire gain_mul_temp_8_n_95;
  wire gain_mul_temp_8_n_96;
  wire gain_mul_temp_8_n_97;
  wire gain_mul_temp_8_n_98;
  wire gain_mul_temp_8_n_99;
  wire gain_mul_temp_n_100;
  wire gain_mul_temp_n_101;
  wire gain_mul_temp_n_102;
  wire gain_mul_temp_n_103;
  wire gain_mul_temp_n_104;
  wire gain_mul_temp_n_105;
  wire gain_mul_temp_n_81;
  wire gain_mul_temp_n_82;
  wire gain_mul_temp_n_83;
  wire gain_mul_temp_n_84;
  wire gain_mul_temp_n_85;
  wire gain_mul_temp_n_86;
  wire gain_mul_temp_n_87;
  wire gain_mul_temp_n_88;
  wire gain_mul_temp_n_89;
  wire gain_mul_temp_n_90;
  wire gain_mul_temp_n_91;
  wire gain_mul_temp_n_92;
  wire gain_mul_temp_n_93;
  wire gain_mul_temp_n_94;
  wire gain_mul_temp_n_95;
  wire gain_mul_temp_n_96;
  wire gain_mul_temp_n_97;
  wire gain_mul_temp_n_98;
  wire gain_mul_temp_n_99;
  wire hEnd_reg_reg_c_0_n_0;
  wire hEnd_reg_reg_c_1_n_0;
  wire hEnd_reg_reg_c_2_n_0;
  wire hEnd_reg_reg_c_3_n_0;
  wire hEnd_reg_reg_c_4_n_0;
  wire hEnd_reg_reg_c_5_0;
  wire hEnd_reg_reg_c_6_0;
  wire hEnd_reg_reg_c_7;
  wire hEnd_reg_reg_c_n_0;
  wire \intdelay_reg_reg[4]_srl6_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_3_n_0 ;
  wire \intdelay_reg_reg[5]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4_n_0 ;
  wire intdelay_reg_reg_gate_n_0;
  wire \intdelay_reg_reg_n_0_[6] ;
  wire [7:0]\multiInDelay11_reg_reg[0][7]_0 ;
  wire [7:0]\multiInDelay11_reg_reg[0]_24 ;
  wire [7:0]\multiInDelay11_reg_reg[1]_25 ;
  wire [7:0]\multiInDelay12_reg_reg[0][7]_0 ;
  wire [7:0]\multiInDelay12_reg_reg[0]_21 ;
  wire [7:0]\multiInDelay12_reg_reg[1]_22 ;
  wire [7:0]\multiInDelay13_reg_reg[0][7]_0 ;
  wire [7:0]\multiInDelay13_reg_reg[0]_18 ;
  wire [7:0]\multiInDelay13_reg_reg[1]_19 ;
  wire [24:0]\multiOutDelay11_reg_reg[0]_2 ;
  wire \multiOutDelay11_reg_reg[1][24]_0 ;
  wire [24:0]\multiOutDelay11_reg_reg[1]_26 ;
  wire [24:0]\multiOutDelay12_reg_reg[0]_1 ;
  wire \multiOutDelay12_reg_reg[1][24]_0 ;
  wire [24:0]\multiOutDelay12_reg_reg[1]_23 ;
  wire [24:0]\multiOutDelay13_reg_reg[0]_0 ;
  wire \multiOutDelay13_reg_reg[1][24]_0 ;
  wire [24:0]\multiOutDelay13_reg_reg[1]_20 ;
  wire [24:0]\multiOutDelay21_reg_reg[0]_5 ;
  wire \multiOutDelay21_reg_reg[1][24]_0 ;
  wire [24:0]\multiOutDelay21_reg_reg[1]_29 ;
  wire [24:0]\multiOutDelay22_reg_reg[0]_4 ;
  wire \multiOutDelay22_reg_reg[1][24]_0 ;
  wire [24:0]\multiOutDelay22_reg_reg[1]_28 ;
  wire [24:0]\multiOutDelay23_reg_reg[0]_3 ;
  wire \multiOutDelay23_reg_reg[1][24]_0 ;
  wire [24:0]\multiOutDelay23_reg_reg[1]_27 ;
  wire [24:0]\multiOutDelay31_reg_reg[0]_8 ;
  wire \multiOutDelay31_reg_reg[1][24]_0 ;
  wire [24:0]\multiOutDelay31_reg_reg[1]_32 ;
  wire [24:0]\multiOutDelay32_reg_reg[0]_7 ;
  wire \multiOutDelay32_reg_reg[1][24]_0 ;
  wire [24:0]\multiOutDelay32_reg_reg[1]_31 ;
  wire [24:0]\multiOutDelay33_reg_reg[0]_6 ;
  wire \multiOutDelay33_reg_reg[1][24]_0 ;
  wire [24:0]\multiOutDelay33_reg_reg[1]_30 ;
  wire p_0_in;
  wire [7:0]p_1_in;
  wire [1:0]p_2_in;
  wire reset_out;
  wire top_user_ctrl_vStart_1;
  wire top_user_ctrl_valid_1;
  wire \vStart_reg_reg[5]_srl7_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4_n_0 ;
  wire \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5_n_0 ;
  wire \vStart_reg_reg[7]_0 ;
  wire vStart_reg_reg_gate_n_0;
  wire validOut_1_reg_rep_0;
  wire validOut_1_reg_rep__0_0;
  wire validOut_1_reg_rep__1_0;
  wire validOut_1_reg_rep__2_0;
  wire [3:2]\NLW_S1_down_delay1_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_S1_down_delay1_reg[25]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_S1_down_delay2_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_S1_down_delay3_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_S1_up_delay1_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_S1_up_delay1_reg[25]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_S1_up_delay2_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_S1_up_delay2_reg[25]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_S1_up_delay3_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_S1_up_delay3_reg[25]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_S2_delay1_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_S2_delay1_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_S2_delay1_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_S2_delay1_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_S2_delay1_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_S2_delay1_reg[26]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_S2_delay2_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_S2_delay2_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_S2_delay2_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_S2_delay2_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_S2_delay2_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_S2_delay2_reg[26]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_S2_delay3_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_S2_delay3_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_S2_delay3_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_S2_delay3_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_S2_delay3_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_S2_delay3_reg[26]_i_1_O_UNCONNECTED ;
  wire NLW_gain_mul_temp_CARRYCASCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_MULTSIGNOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_OVERFLOW_UNCONNECTED;
  wire NLW_gain_mul_temp_PATTERNBDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_PATTERNDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_gain_mul_temp_ACOUT_UNCONNECTED;
  wire [17:0]NLW_gain_mul_temp_BCOUT_UNCONNECTED;
  wire [3:0]NLW_gain_mul_temp_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_gain_mul_temp_P_UNCONNECTED;
  wire [47:0]NLW_gain_mul_temp_PCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_1_OVERFLOW_UNCONNECTED;
  wire NLW_gain_mul_temp_1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_1_PATTERNDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_gain_mul_temp_1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_gain_mul_temp_1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_gain_mul_temp_1_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_gain_mul_temp_1_P_UNCONNECTED;
  wire [47:0]NLW_gain_mul_temp_1_PCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_2_OVERFLOW_UNCONNECTED;
  wire NLW_gain_mul_temp_2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_2_PATTERNDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_gain_mul_temp_2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_gain_mul_temp_2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_gain_mul_temp_2_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_gain_mul_temp_2_P_UNCONNECTED;
  wire [47:0]NLW_gain_mul_temp_2_PCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_3_OVERFLOW_UNCONNECTED;
  wire NLW_gain_mul_temp_3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_3_PATTERNDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_gain_mul_temp_3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_gain_mul_temp_3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_gain_mul_temp_3_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_gain_mul_temp_3_P_UNCONNECTED;
  wire [47:0]NLW_gain_mul_temp_3_PCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_4_CARRYCASCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_4_MULTSIGNOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_4_OVERFLOW_UNCONNECTED;
  wire NLW_gain_mul_temp_4_PATTERNBDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_4_PATTERNDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_4_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_gain_mul_temp_4_ACOUT_UNCONNECTED;
  wire [17:0]NLW_gain_mul_temp_4_BCOUT_UNCONNECTED;
  wire [3:0]NLW_gain_mul_temp_4_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_gain_mul_temp_4_P_UNCONNECTED;
  wire [47:0]NLW_gain_mul_temp_4_PCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_5_CARRYCASCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_5_MULTSIGNOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_5_OVERFLOW_UNCONNECTED;
  wire NLW_gain_mul_temp_5_PATTERNBDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_5_PATTERNDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_5_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_gain_mul_temp_5_ACOUT_UNCONNECTED;
  wire [17:0]NLW_gain_mul_temp_5_BCOUT_UNCONNECTED;
  wire [3:0]NLW_gain_mul_temp_5_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_gain_mul_temp_5_P_UNCONNECTED;
  wire [47:0]NLW_gain_mul_temp_5_PCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_6_CARRYCASCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_6_MULTSIGNOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_6_OVERFLOW_UNCONNECTED;
  wire NLW_gain_mul_temp_6_PATTERNBDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_6_PATTERNDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_6_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_gain_mul_temp_6_ACOUT_UNCONNECTED;
  wire [17:0]NLW_gain_mul_temp_6_BCOUT_UNCONNECTED;
  wire [3:0]NLW_gain_mul_temp_6_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_gain_mul_temp_6_P_UNCONNECTED;
  wire [47:0]NLW_gain_mul_temp_6_PCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_7_CARRYCASCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_7_MULTSIGNOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_7_OVERFLOW_UNCONNECTED;
  wire NLW_gain_mul_temp_7_PATTERNBDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_7_PATTERNDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_7_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_gain_mul_temp_7_ACOUT_UNCONNECTED;
  wire [17:0]NLW_gain_mul_temp_7_BCOUT_UNCONNECTED;
  wire [3:0]NLW_gain_mul_temp_7_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_gain_mul_temp_7_P_UNCONNECTED;
  wire [47:0]NLW_gain_mul_temp_7_PCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_8_CARRYCASCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_8_MULTSIGNOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_8_OVERFLOW_UNCONNECTED;
  wire NLW_gain_mul_temp_8_PATTERNBDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_8_PATTERNDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_8_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_gain_mul_temp_8_ACOUT_UNCONNECTED;
  wire [17:0]NLW_gain_mul_temp_8_BCOUT_UNCONNECTED;
  wire [3:0]NLW_gain_mul_temp_8_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_gain_mul_temp_8_P_UNCONNECTED;
  wire [47:0]NLW_gain_mul_temp_8_PCOUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_10
       (.I0(\Cb_1_reg[7]_0 [5]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Add3_out1[5]),
        .I3(Add3_out1_0[5]),
        .O(Add3_out1_i_10_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_10__0
       (.I0(\Cb_1_reg[7]_0 [5]),
        .I1(validOut_1_reg_rep__1_0),
        .I2(Add3_out1_1[5]),
        .I3(Add3_out1_2[5]),
        .O(Add3_out1_i_10__0_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_10__1
       (.I0(\Cb_1_reg[7]_0 [5]),
        .I1(validOut_1_reg_rep__0_0),
        .I2(Add3_out1_3[5]),
        .I3(Add3_out1_4[5]),
        .O(Add3_out1_i_10__1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_10__2
       (.I0(\Cb_1_reg[7]_0 [5]),
        .I1(validOut_1_reg_rep_0),
        .I2(Add3_out1_5[5]),
        .I3(Add3_out1_6[5]),
        .O(Add3_out1_i_10__2_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_11
       (.I0(\Cb_1_reg[7]_0 [4]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Add3_out1[4]),
        .I3(Add3_out1_0[4]),
        .O(Add3_out1_i_11_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_11__0
       (.I0(\Cb_1_reg[7]_0 [4]),
        .I1(validOut_1_reg_rep__1_0),
        .I2(Add3_out1_1[4]),
        .I3(Add3_out1_2[4]),
        .O(Add3_out1_i_11__0_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_11__1
       (.I0(\Cb_1_reg[7]_0 [4]),
        .I1(validOut_1_reg_rep__0_0),
        .I2(Add3_out1_3[4]),
        .I3(Add3_out1_4[4]),
        .O(Add3_out1_i_11__1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_11__2
       (.I0(\Cb_1_reg[7]_0 [4]),
        .I1(validOut_1_reg_rep_0),
        .I2(Add3_out1_5[4]),
        .I3(Add3_out1_6[4]),
        .O(Add3_out1_i_11__2_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_12
       (.I0(\Cb_1_reg[7]_0 [3]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Add3_out1[3]),
        .I3(Add3_out1_0[3]),
        .O(Add3_out1_i_12_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_12__0
       (.I0(\Cb_1_reg[7]_0 [3]),
        .I1(validOut_1_reg_rep__1_0),
        .I2(Add3_out1_1[3]),
        .I3(Add3_out1_2[3]),
        .O(Add3_out1_i_12__0_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_12__1
       (.I0(\Cb_1_reg[7]_0 [3]),
        .I1(validOut_1_reg_rep__0_0),
        .I2(Add3_out1_3[3]),
        .I3(Add3_out1_4[3]),
        .O(Add3_out1_i_12__1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_12__2
       (.I0(\Cb_1_reg[7]_0 [3]),
        .I1(validOut_1_reg_rep_0),
        .I2(Add3_out1_5[3]),
        .I3(Add3_out1_6[3]),
        .O(Add3_out1_i_12__2_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_13
       (.I0(\Cb_1_reg[7]_0 [2]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Add3_out1[2]),
        .I3(Add3_out1_0[2]),
        .O(Add3_out1_i_13_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_13__0
       (.I0(\Cb_1_reg[7]_0 [2]),
        .I1(validOut_1_reg_rep__1_0),
        .I2(Add3_out1_1[2]),
        .I3(Add3_out1_2[2]),
        .O(Add3_out1_i_13__0_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_13__1
       (.I0(\Cb_1_reg[7]_0 [2]),
        .I1(validOut_1_reg_rep__0_0),
        .I2(Add3_out1_3[2]),
        .I3(Add3_out1_4[2]),
        .O(Add3_out1_i_13__1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_13__2
       (.I0(\Cb_1_reg[7]_0 [2]),
        .I1(validOut_1_reg_rep_0),
        .I2(Add3_out1_5[2]),
        .I3(Add3_out1_6[2]),
        .O(Add3_out1_i_13__2_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_14
       (.I0(\Cb_1_reg[7]_0 [1]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Add3_out1[1]),
        .I3(Add3_out1_0[1]),
        .O(Add3_out1_i_14_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_14__0
       (.I0(\Cb_1_reg[7]_0 [1]),
        .I1(validOut_1_reg_rep__1_0),
        .I2(Add3_out1_1[1]),
        .I3(Add3_out1_2[1]),
        .O(Add3_out1_i_14__0_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_14__1
       (.I0(\Cb_1_reg[7]_0 [1]),
        .I1(validOut_1_reg_rep__0_0),
        .I2(Add3_out1_3[1]),
        .I3(Add3_out1_4[1]),
        .O(Add3_out1_i_14__1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_14__2
       (.I0(\Cb_1_reg[7]_0 [1]),
        .I1(validOut_1_reg_rep_0),
        .I2(Add3_out1_5[1]),
        .I3(Add3_out1_6[1]),
        .O(Add3_out1_i_14__2_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_15
       (.I0(\Cb_1_reg[7]_0 [0]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Add3_out1[0]),
        .I3(Add3_out1_0[0]),
        .O(Add3_out1_i_15_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_15__0
       (.I0(\Cb_1_reg[7]_0 [0]),
        .I1(validOut_1_reg_rep__1_0),
        .I2(Add3_out1_1[0]),
        .I3(Add3_out1_2[0]),
        .O(Add3_out1_i_15__0_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_15__1
       (.I0(\Cb_1_reg[7]_0 [0]),
        .I1(validOut_1_reg_rep__0_0),
        .I2(Add3_out1_3[0]),
        .I3(Add3_out1_4[0]),
        .O(Add3_out1_i_15__1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_15__2
       (.I0(\Cb_1_reg[7]_0 [0]),
        .I1(validOut_1_reg_rep_0),
        .I2(Add3_out1_5[0]),
        .I3(Add3_out1_6[0]),
        .O(Add3_out1_i_15__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add3_out1_i_2
       (.CI(Add3_out1_i_3_n_0),
        .CO({\Cb_1_reg[7]_2 ,Add3_out1_i_2_n_1,Add3_out1_i_2_n_2,Add3_out1_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(\Cb_1_reg[7]_0 [7:4]),
        .O(\Cb_1_reg[7]_1 [7:4]),
        .S({Add3_out1_i_8_n_0,Add3_out1_i_9_n_0,Add3_out1_i_10_n_0,Add3_out1_i_11_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add3_out1_i_2__0
       (.CI(Add3_out1_i_3__0_n_0),
        .CO({\Cb_1_reg[7]_4 ,Add3_out1_i_2__0_n_1,Add3_out1_i_2__0_n_2,Add3_out1_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI(\Cb_1_reg[7]_0 [7:4]),
        .O(\Cb_1_reg[7]_3 [7:4]),
        .S({Add3_out1_i_8__0_n_0,Add3_out1_i_9__0_n_0,Add3_out1_i_10__0_n_0,Add3_out1_i_11__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add3_out1_i_2__1
       (.CI(Add3_out1_i_3__1_n_0),
        .CO({\Cb_1_reg[7]_6 ,Add3_out1_i_2__1_n_1,Add3_out1_i_2__1_n_2,Add3_out1_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI(\Cb_1_reg[7]_0 [7:4]),
        .O(\Cb_1_reg[7]_5 [7:4]),
        .S({Add3_out1_i_8__1_n_0,Add3_out1_i_9__1_n_0,Add3_out1_i_10__1_n_0,Add3_out1_i_11__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add3_out1_i_2__2
       (.CI(Add3_out1_i_3__2_n_0),
        .CO({\Cb_1_reg[7]_8 ,Add3_out1_i_2__2_n_1,Add3_out1_i_2__2_n_2,Add3_out1_i_2__2_n_3}),
        .CYINIT(1'b0),
        .DI(\Cb_1_reg[7]_0 [7:4]),
        .O(\Cb_1_reg[7]_7 [7:4]),
        .S({Add3_out1_i_8__2_n_0,Add3_out1_i_9__2_n_0,Add3_out1_i_10__2_n_0,Add3_out1_i_11__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add3_out1_i_3
       (.CI(Add3_out1_7),
        .CO({Add3_out1_i_3_n_0,Add3_out1_i_3_n_1,Add3_out1_i_3_n_2,Add3_out1_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(\Cb_1_reg[7]_0 [3:0]),
        .O(\Cb_1_reg[7]_1 [3:0]),
        .S({Add3_out1_i_12_n_0,Add3_out1_i_13_n_0,Add3_out1_i_14_n_0,Add3_out1_i_15_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add3_out1_i_3__0
       (.CI(Add3_out1_8),
        .CO({Add3_out1_i_3__0_n_0,Add3_out1_i_3__0_n_1,Add3_out1_i_3__0_n_2,Add3_out1_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI(\Cb_1_reg[7]_0 [3:0]),
        .O(\Cb_1_reg[7]_3 [3:0]),
        .S({Add3_out1_i_12__0_n_0,Add3_out1_i_13__0_n_0,Add3_out1_i_14__0_n_0,Add3_out1_i_15__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add3_out1_i_3__1
       (.CI(Add3_out1_9),
        .CO({Add3_out1_i_3__1_n_0,Add3_out1_i_3__1_n_1,Add3_out1_i_3__1_n_2,Add3_out1_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI(\Cb_1_reg[7]_0 [3:0]),
        .O(\Cb_1_reg[7]_5 [3:0]),
        .S({Add3_out1_i_12__1_n_0,Add3_out1_i_13__1_n_0,Add3_out1_i_14__1_n_0,Add3_out1_i_15__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add3_out1_i_3__2
       (.CI(Add3_out1_10),
        .CO({Add3_out1_i_3__2_n_0,Add3_out1_i_3__2_n_1,Add3_out1_i_3__2_n_2,Add3_out1_i_3__2_n_3}),
        .CYINIT(1'b0),
        .DI(\Cb_1_reg[7]_0 [3:0]),
        .O(\Cb_1_reg[7]_7 [3:0]),
        .S({Add3_out1_i_12__2_n_0,Add3_out1_i_13__2_n_0,Add3_out1_i_14__2_n_0,Add3_out1_i_15__2_n_0}));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_8
       (.I0(\Cb_1_reg[7]_0 [7]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Add3_out1[7]),
        .I3(Add3_out1_0[7]),
        .O(Add3_out1_i_8_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_8__0
       (.I0(\Cb_1_reg[7]_0 [7]),
        .I1(validOut_1_reg_rep__1_0),
        .I2(Add3_out1_1[7]),
        .I3(Add3_out1_2[7]),
        .O(Add3_out1_i_8__0_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_8__1
       (.I0(\Cb_1_reg[7]_0 [7]),
        .I1(validOut_1_reg_rep__0_0),
        .I2(Add3_out1_3[7]),
        .I3(Add3_out1_4[7]),
        .O(Add3_out1_i_8__1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_8__2
       (.I0(\Cb_1_reg[7]_0 [7]),
        .I1(validOut_1_reg_rep_0),
        .I2(Add3_out1_5[7]),
        .I3(Add3_out1_6[7]),
        .O(Add3_out1_i_8__2_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_9
       (.I0(\Cb_1_reg[7]_0 [6]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Add3_out1[6]),
        .I3(Add3_out1_0[6]),
        .O(Add3_out1_i_9_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_9__0
       (.I0(\Cb_1_reg[7]_0 [6]),
        .I1(validOut_1_reg_rep__1_0),
        .I2(Add3_out1_1[6]),
        .I3(Add3_out1_2[6]),
        .O(Add3_out1_i_9__0_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_9__1
       (.I0(\Cb_1_reg[7]_0 [6]),
        .I1(validOut_1_reg_rep__0_0),
        .I2(Add3_out1_3[6]),
        .I3(Add3_out1_4[6]),
        .O(Add3_out1_i_9__1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add3_out1_i_9__2
       (.I0(\Cb_1_reg[7]_0 [6]),
        .I1(validOut_1_reg_rep_0),
        .I2(Add3_out1_5[6]),
        .I3(Add3_out1_6[6]),
        .O(Add3_out1_i_9__2_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_10
       (.I0(\Cr_1_reg[7]_0 [5]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Add4_out1[5]),
        .I3(Add4_out1_0[5]),
        .O(Add4_out1_i_10_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_10__0
       (.I0(\Cr_1_reg[7]_0 [5]),
        .I1(validOut_1_reg_rep__1_0),
        .I2(Add4_out1_1[5]),
        .I3(Add4_out1_2[5]),
        .O(Add4_out1_i_10__0_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_10__1
       (.I0(\Cr_1_reg[7]_0 [5]),
        .I1(validOut_1_reg_rep__0_0),
        .I2(Add4_out1_3[5]),
        .I3(Add4_out1_4[5]),
        .O(Add4_out1_i_10__1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_10__2
       (.I0(\Cr_1_reg[7]_0 [5]),
        .I1(validOut_1_reg_rep_0),
        .I2(Add4_out1_5[5]),
        .I3(Add4_out1_6[5]),
        .O(Add4_out1_i_10__2_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_11
       (.I0(\Cr_1_reg[7]_0 [4]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Add4_out1[4]),
        .I3(Add4_out1_0[4]),
        .O(Add4_out1_i_11_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_11__0
       (.I0(\Cr_1_reg[7]_0 [4]),
        .I1(validOut_1_reg_rep__1_0),
        .I2(Add4_out1_1[4]),
        .I3(Add4_out1_2[4]),
        .O(Add4_out1_i_11__0_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_11__1
       (.I0(\Cr_1_reg[7]_0 [4]),
        .I1(validOut_1_reg_rep__0_0),
        .I2(Add4_out1_3[4]),
        .I3(Add4_out1_4[4]),
        .O(Add4_out1_i_11__1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_11__2
       (.I0(\Cr_1_reg[7]_0 [4]),
        .I1(validOut_1_reg_rep_0),
        .I2(Add4_out1_5[4]),
        .I3(Add4_out1_6[4]),
        .O(Add4_out1_i_11__2_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_12
       (.I0(\Cr_1_reg[7]_0 [3]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Add4_out1[3]),
        .I3(Add4_out1_0[3]),
        .O(Add4_out1_i_12_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_12__0
       (.I0(\Cr_1_reg[7]_0 [3]),
        .I1(validOut_1_reg_rep__1_0),
        .I2(Add4_out1_1[3]),
        .I3(Add4_out1_2[3]),
        .O(Add4_out1_i_12__0_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_12__1
       (.I0(\Cr_1_reg[7]_0 [3]),
        .I1(validOut_1_reg_rep__0_0),
        .I2(Add4_out1_3[3]),
        .I3(Add4_out1_4[3]),
        .O(Add4_out1_i_12__1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_12__2
       (.I0(\Cr_1_reg[7]_0 [3]),
        .I1(validOut_1_reg_rep_0),
        .I2(Add4_out1_5[3]),
        .I3(Add4_out1_6[3]),
        .O(Add4_out1_i_12__2_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_13
       (.I0(\Cr_1_reg[7]_0 [2]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Add4_out1[2]),
        .I3(Add4_out1_0[2]),
        .O(Add4_out1_i_13_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_13__0
       (.I0(\Cr_1_reg[7]_0 [2]),
        .I1(validOut_1_reg_rep__1_0),
        .I2(Add4_out1_1[2]),
        .I3(Add4_out1_2[2]),
        .O(Add4_out1_i_13__0_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_13__1
       (.I0(\Cr_1_reg[7]_0 [2]),
        .I1(validOut_1_reg_rep__0_0),
        .I2(Add4_out1_3[2]),
        .I3(Add4_out1_4[2]),
        .O(Add4_out1_i_13__1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_13__2
       (.I0(\Cr_1_reg[7]_0 [2]),
        .I1(validOut_1_reg_rep_0),
        .I2(Add4_out1_5[2]),
        .I3(Add4_out1_6[2]),
        .O(Add4_out1_i_13__2_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_14
       (.I0(\Cr_1_reg[7]_0 [1]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Add4_out1[1]),
        .I3(Add4_out1_0[1]),
        .O(Add4_out1_i_14_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_14__0
       (.I0(\Cr_1_reg[7]_0 [1]),
        .I1(validOut_1_reg_rep__1_0),
        .I2(Add4_out1_1[1]),
        .I3(Add4_out1_2[1]),
        .O(Add4_out1_i_14__0_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_14__1
       (.I0(\Cr_1_reg[7]_0 [1]),
        .I1(validOut_1_reg_rep__0_0),
        .I2(Add4_out1_3[1]),
        .I3(Add4_out1_4[1]),
        .O(Add4_out1_i_14__1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_14__2
       (.I0(\Cr_1_reg[7]_0 [1]),
        .I1(validOut_1_reg_rep_0),
        .I2(Add4_out1_5[1]),
        .I3(Add4_out1_6[1]),
        .O(Add4_out1_i_14__2_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_15
       (.I0(\Cr_1_reg[7]_0 [0]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Add4_out1[0]),
        .I3(Add4_out1_0[0]),
        .O(Add4_out1_i_15_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_15__0
       (.I0(\Cr_1_reg[7]_0 [0]),
        .I1(validOut_1_reg_rep__1_0),
        .I2(Add4_out1_1[0]),
        .I3(Add4_out1_2[0]),
        .O(Add4_out1_i_15__0_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_15__1
       (.I0(\Cr_1_reg[7]_0 [0]),
        .I1(validOut_1_reg_rep__0_0),
        .I2(Add4_out1_3[0]),
        .I3(Add4_out1_4[0]),
        .O(Add4_out1_i_15__1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_15__2
       (.I0(\Cr_1_reg[7]_0 [0]),
        .I1(validOut_1_reg_rep_0),
        .I2(Add4_out1_5[0]),
        .I3(Add4_out1_6[0]),
        .O(Add4_out1_i_15__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add4_out1_i_2
       (.CI(Add4_out1_i_3_n_0),
        .CO({\Cr_1_reg[7]_2 ,Add4_out1_i_2_n_1,Add4_out1_i_2_n_2,Add4_out1_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(\Cr_1_reg[7]_0 [7:4]),
        .O(\Cr_1_reg[7]_1 [7:4]),
        .S({Add4_out1_i_8_n_0,Add4_out1_i_9_n_0,Add4_out1_i_10_n_0,Add4_out1_i_11_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add4_out1_i_2__0
       (.CI(Add4_out1_i_3__0_n_0),
        .CO({\Cr_1_reg[7]_4 ,Add4_out1_i_2__0_n_1,Add4_out1_i_2__0_n_2,Add4_out1_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI(\Cr_1_reg[7]_0 [7:4]),
        .O(\Cr_1_reg[7]_3 [7:4]),
        .S({Add4_out1_i_8__0_n_0,Add4_out1_i_9__0_n_0,Add4_out1_i_10__0_n_0,Add4_out1_i_11__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add4_out1_i_2__1
       (.CI(Add4_out1_i_3__1_n_0),
        .CO({\Cr_1_reg[7]_6 ,Add4_out1_i_2__1_n_1,Add4_out1_i_2__1_n_2,Add4_out1_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI(\Cr_1_reg[7]_0 [7:4]),
        .O(\Cr_1_reg[7]_5 [7:4]),
        .S({Add4_out1_i_8__1_n_0,Add4_out1_i_9__1_n_0,Add4_out1_i_10__1_n_0,Add4_out1_i_11__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add4_out1_i_2__2
       (.CI(Add4_out1_i_3__2_n_0),
        .CO({\Cr_1_reg[7]_8 ,Add4_out1_i_2__2_n_1,Add4_out1_i_2__2_n_2,Add4_out1_i_2__2_n_3}),
        .CYINIT(1'b0),
        .DI(\Cr_1_reg[7]_0 [7:4]),
        .O(\Cr_1_reg[7]_7 [7:4]),
        .S({Add4_out1_i_8__2_n_0,Add4_out1_i_9__2_n_0,Add4_out1_i_10__2_n_0,Add4_out1_i_11__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add4_out1_i_3
       (.CI(Add4_out1_7),
        .CO({Add4_out1_i_3_n_0,Add4_out1_i_3_n_1,Add4_out1_i_3_n_2,Add4_out1_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(\Cr_1_reg[7]_0 [3:0]),
        .O(\Cr_1_reg[7]_1 [3:0]),
        .S({Add4_out1_i_12_n_0,Add4_out1_i_13_n_0,Add4_out1_i_14_n_0,Add4_out1_i_15_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add4_out1_i_3__0
       (.CI(Add4_out1_8),
        .CO({Add4_out1_i_3__0_n_0,Add4_out1_i_3__0_n_1,Add4_out1_i_3__0_n_2,Add4_out1_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI(\Cr_1_reg[7]_0 [3:0]),
        .O(\Cr_1_reg[7]_3 [3:0]),
        .S({Add4_out1_i_12__0_n_0,Add4_out1_i_13__0_n_0,Add4_out1_i_14__0_n_0,Add4_out1_i_15__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add4_out1_i_3__1
       (.CI(Add4_out1_9),
        .CO({Add4_out1_i_3__1_n_0,Add4_out1_i_3__1_n_1,Add4_out1_i_3__1_n_2,Add4_out1_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI(\Cr_1_reg[7]_0 [3:0]),
        .O(\Cr_1_reg[7]_5 [3:0]),
        .S({Add4_out1_i_12__1_n_0,Add4_out1_i_13__1_n_0,Add4_out1_i_14__1_n_0,Add4_out1_i_15__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Add4_out1_i_3__2
       (.CI(Add4_out1_10),
        .CO({Add4_out1_i_3__2_n_0,Add4_out1_i_3__2_n_1,Add4_out1_i_3__2_n_2,Add4_out1_i_3__2_n_3}),
        .CYINIT(1'b0),
        .DI(\Cr_1_reg[7]_0 [3:0]),
        .O(\Cr_1_reg[7]_7 [3:0]),
        .S({Add4_out1_i_12__2_n_0,Add4_out1_i_13__2_n_0,Add4_out1_i_14__2_n_0,Add4_out1_i_15__2_n_0}));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_8
       (.I0(\Cr_1_reg[7]_0 [7]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Add4_out1[7]),
        .I3(Add4_out1_0[7]),
        .O(Add4_out1_i_8_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_8__0
       (.I0(\Cr_1_reg[7]_0 [7]),
        .I1(validOut_1_reg_rep__1_0),
        .I2(Add4_out1_1[7]),
        .I3(Add4_out1_2[7]),
        .O(Add4_out1_i_8__0_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_8__1
       (.I0(\Cr_1_reg[7]_0 [7]),
        .I1(validOut_1_reg_rep__0_0),
        .I2(Add4_out1_3[7]),
        .I3(Add4_out1_4[7]),
        .O(Add4_out1_i_8__1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_8__2
       (.I0(\Cr_1_reg[7]_0 [7]),
        .I1(validOut_1_reg_rep_0),
        .I2(Add4_out1_5[7]),
        .I3(Add4_out1_6[7]),
        .O(Add4_out1_i_8__2_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_9
       (.I0(\Cr_1_reg[7]_0 [6]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Add4_out1[6]),
        .I3(Add4_out1_0[6]),
        .O(Add4_out1_i_9_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_9__0
       (.I0(\Cr_1_reg[7]_0 [6]),
        .I1(validOut_1_reg_rep__1_0),
        .I2(Add4_out1_1[6]),
        .I3(Add4_out1_2[6]),
        .O(Add4_out1_i_9__0_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_9__1
       (.I0(\Cr_1_reg[7]_0 [6]),
        .I1(validOut_1_reg_rep__0_0),
        .I2(Add4_out1_3[6]),
        .I3(Add4_out1_4[6]),
        .O(Add4_out1_i_9__1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Add4_out1_i_9__2
       (.I0(\Cr_1_reg[7]_0 [6]),
        .I1(validOut_1_reg_rep_0),
        .I2(Add4_out1_5[6]),
        .I3(Add4_out1_6[6]),
        .O(Add4_out1_i_9__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Cb_1[0]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(cast_delay2[0]),
        .O(\Cb_1[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Cb_1[1]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(cast_delay2[1]),
        .O(\Cb_1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Cb_1[2]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(cast_delay2[2]),
        .O(\Cb_1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Cb_1[3]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(cast_delay2[3]),
        .O(\Cb_1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Cb_1[4]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(cast_delay2[4]),
        .O(\Cb_1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Cb_1[5]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(cast_delay2[5]),
        .O(\Cb_1[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Cb_1[6]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(cast_delay2[6]),
        .O(\Cb_1[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Cb_1[7]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(cast_delay2[7]),
        .O(\Cb_1[7]_i_1_n_0 ));
  FDCE \Cb_1_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\Cb_1[0]_i_1_n_0 ),
        .Q(\Cb_1_reg[7]_0 [0]));
  FDCE \Cb_1_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\Cb_1[1]_i_1_n_0 ),
        .Q(\Cb_1_reg[7]_0 [1]));
  FDCE \Cb_1_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\Cb_1[2]_i_1_n_0 ),
        .Q(\Cb_1_reg[7]_0 [2]));
  FDCE \Cb_1_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\Cb_1[3]_i_1_n_0 ),
        .Q(\Cb_1_reg[7]_0 [3]));
  FDCE \Cb_1_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\Cb_1[4]_i_1_n_0 ),
        .Q(\Cb_1_reg[7]_0 [4]));
  FDCE \Cb_1_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\Cb_1[5]_i_1_n_0 ),
        .Q(\Cb_1_reg[7]_0 [5]));
  FDCE \Cb_1_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\Cb_1[6]_i_1_n_0 ),
        .Q(\Cb_1_reg[7]_0 [6]));
  FDCE \Cb_1_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\Cb_1[7]_i_1_n_0 ),
        .Q(\Cb_1_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Cr_1[0]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(cast_delay3[0]),
        .O(\Cr_1[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Cr_1[1]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(cast_delay3[1]),
        .O(\Cr_1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Cr_1[2]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(cast_delay3[2]),
        .O(\Cr_1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Cr_1[3]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(cast_delay3[3]),
        .O(\Cr_1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Cr_1[4]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(cast_delay3[4]),
        .O(\Cr_1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Cr_1[5]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(cast_delay3[5]),
        .O(\Cr_1[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Cr_1[6]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(cast_delay3[6]),
        .O(\Cr_1[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Cr_1[7]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(cast_delay3[7]),
        .O(\Cr_1[7]_i_1_n_0 ));
  FDCE \Cr_1_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\Cr_1[0]_i_1_n_0 ),
        .Q(\Cr_1_reg[7]_0 [0]));
  FDCE \Cr_1_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\Cr_1[1]_i_1_n_0 ),
        .Q(\Cr_1_reg[7]_0 [1]));
  FDCE \Cr_1_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\Cr_1[2]_i_1_n_0 ),
        .Q(\Cr_1_reg[7]_0 [2]));
  FDCE \Cr_1_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\Cr_1[3]_i_1_n_0 ),
        .Q(\Cr_1_reg[7]_0 [3]));
  FDCE \Cr_1_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\Cr_1[4]_i_1_n_0 ),
        .Q(\Cr_1_reg[7]_0 [4]));
  FDCE \Cr_1_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\Cr_1[5]_i_1_n_0 ),
        .Q(\Cr_1_reg[7]_0 [5]));
  FDCE \Cr_1_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\Cr_1[6]_i_1_n_0 ),
        .Q(\Cr_1_reg[7]_0 [6]));
  FDCE \Cr_1_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\Cr_1[7]_i_1_n_0 ),
        .Q(\Cr_1_reg[7]_0 [7]));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_10
       (.I0(Q[5]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Product_out1[5]),
        .I3(Product_out1_0[5]),
        .O(Product_out1_i_10_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_10__0
       (.I0(Q[5]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Product_out1_1[5]),
        .I3(Product_out1_2[5]),
        .O(Product_out1_i_10__0_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_10__1
       (.I0(Q[5]),
        .I1(validOut_1_reg_rep__1_0),
        .I2(Product_out1_3[5]),
        .I3(Product_out1_4[5]),
        .O(Product_out1_i_10__1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_10__2
       (.I0(Q[5]),
        .I1(validOut_1_reg_rep__0_0),
        .I2(Product_out1_5[5]),
        .I3(Product_out1_6[5]),
        .O(Product_out1_i_10__2_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_11
       (.I0(Q[4]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Product_out1[4]),
        .I3(Product_out1_0[4]),
        .O(Product_out1_i_11_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_11__0
       (.I0(Q[4]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Product_out1_1[4]),
        .I3(Product_out1_2[4]),
        .O(Product_out1_i_11__0_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_11__1
       (.I0(Q[4]),
        .I1(validOut_1_reg_rep__1_0),
        .I2(Product_out1_3[4]),
        .I3(Product_out1_4[4]),
        .O(Product_out1_i_11__1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_11__2
       (.I0(Q[4]),
        .I1(validOut_1_reg_rep__0_0),
        .I2(Product_out1_5[4]),
        .I3(Product_out1_6[4]),
        .O(Product_out1_i_11__2_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_12
       (.I0(Q[3]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Product_out1[3]),
        .I3(Product_out1_0[3]),
        .O(Product_out1_i_12_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_12__0
       (.I0(Q[3]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Product_out1_1[3]),
        .I3(Product_out1_2[3]),
        .O(Product_out1_i_12__0_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_12__1
       (.I0(Q[3]),
        .I1(validOut_1_reg_rep__1_0),
        .I2(Product_out1_3[3]),
        .I3(Product_out1_4[3]),
        .O(Product_out1_i_12__1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_12__2
       (.I0(Q[3]),
        .I1(validOut_1_reg_rep__0_0),
        .I2(Product_out1_5[3]),
        .I3(Product_out1_6[3]),
        .O(Product_out1_i_12__2_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_13
       (.I0(Q[2]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Product_out1[2]),
        .I3(Product_out1_0[2]),
        .O(Product_out1_i_13_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_13__0
       (.I0(Q[2]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Product_out1_1[2]),
        .I3(Product_out1_2[2]),
        .O(Product_out1_i_13__0_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_13__1
       (.I0(Q[2]),
        .I1(validOut_1_reg_rep__1_0),
        .I2(Product_out1_3[2]),
        .I3(Product_out1_4[2]),
        .O(Product_out1_i_13__1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_13__2
       (.I0(Q[2]),
        .I1(validOut_1_reg_rep__0_0),
        .I2(Product_out1_5[2]),
        .I3(Product_out1_6[2]),
        .O(Product_out1_i_13__2_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_14
       (.I0(Q[1]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Product_out1[1]),
        .I3(Product_out1_0[1]),
        .O(Product_out1_i_14_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_14__0
       (.I0(Q[1]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Product_out1_1[1]),
        .I3(Product_out1_2[1]),
        .O(Product_out1_i_14__0_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_14__1
       (.I0(Q[1]),
        .I1(validOut_1_reg_rep__1_0),
        .I2(Product_out1_3[1]),
        .I3(Product_out1_4[1]),
        .O(Product_out1_i_14__1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_14__2
       (.I0(Q[1]),
        .I1(validOut_1_reg_rep__0_0),
        .I2(Product_out1_5[1]),
        .I3(Product_out1_6[1]),
        .O(Product_out1_i_14__2_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_15
       (.I0(Q[0]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Product_out1[0]),
        .I3(Product_out1_0[0]),
        .O(Product_out1_i_15_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_15__0
       (.I0(Q[0]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Product_out1_1[0]),
        .I3(Product_out1_2[0]),
        .O(Product_out1_i_15__0_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_15__1
       (.I0(Q[0]),
        .I1(validOut_1_reg_rep__1_0),
        .I2(Product_out1_3[0]),
        .I3(Product_out1_4[0]),
        .O(Product_out1_i_15__1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_15__2
       (.I0(Q[0]),
        .I1(validOut_1_reg_rep__0_0),
        .I2(Product_out1_5[0]),
        .I3(Product_out1_6[0]),
        .O(Product_out1_i_15__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Product_out1_i_2
       (.CI(Product_out1_i_3_n_0),
        .CO({\Y_1_reg[7]_0 ,Product_out1_i_2_n_1,Product_out1_i_2_n_2,Product_out1_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(A[7:4]),
        .S({Product_out1_i_8_n_0,Product_out1_i_9_n_0,Product_out1_i_10_n_0,Product_out1_i_11_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Product_out1_i_2__0
       (.CI(Product_out1_i_3__0_n_0),
        .CO({\Y_1_reg[7]_2 ,Product_out1_i_2__0_n_1,Product_out1_i_2__0_n_2,Product_out1_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(\Y_1_reg[7]_1 [7:4]),
        .S({Product_out1_i_8__0_n_0,Product_out1_i_9__0_n_0,Product_out1_i_10__0_n_0,Product_out1_i_11__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Product_out1_i_2__1
       (.CI(Product_out1_i_3__1_n_0),
        .CO({\Y_1_reg[7]_4 ,Product_out1_i_2__1_n_1,Product_out1_i_2__1_n_2,Product_out1_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(\Y_1_reg[7]_3 [7:4]),
        .S({Product_out1_i_8__1_n_0,Product_out1_i_9__1_n_0,Product_out1_i_10__1_n_0,Product_out1_i_11__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Product_out1_i_2__2
       (.CI(Product_out1_i_3__2_n_0),
        .CO({\Y_1_reg[7]_6 ,Product_out1_i_2__2_n_1,Product_out1_i_2__2_n_2,Product_out1_i_2__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(\Y_1_reg[7]_5 [7:4]),
        .S({Product_out1_i_8__2_n_0,Product_out1_i_9__2_n_0,Product_out1_i_10__2_n_0,Product_out1_i_11__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Product_out1_i_3
       (.CI(Product_out1_7),
        .CO({Product_out1_i_3_n_0,Product_out1_i_3_n_1,Product_out1_i_3_n_2,Product_out1_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(A[3:0]),
        .S({Product_out1_i_12_n_0,Product_out1_i_13_n_0,Product_out1_i_14_n_0,Product_out1_i_15_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Product_out1_i_3__0
       (.CI(Product_out1_8),
        .CO({Product_out1_i_3__0_n_0,Product_out1_i_3__0_n_1,Product_out1_i_3__0_n_2,Product_out1_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(\Y_1_reg[7]_1 [3:0]),
        .S({Product_out1_i_12__0_n_0,Product_out1_i_13__0_n_0,Product_out1_i_14__0_n_0,Product_out1_i_15__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Product_out1_i_3__1
       (.CI(Product_out1_9),
        .CO({Product_out1_i_3__1_n_0,Product_out1_i_3__1_n_1,Product_out1_i_3__1_n_2,Product_out1_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(\Y_1_reg[7]_3 [3:0]),
        .S({Product_out1_i_12__1_n_0,Product_out1_i_13__1_n_0,Product_out1_i_14__1_n_0,Product_out1_i_15__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Product_out1_i_3__2
       (.CI(Product_out1_10),
        .CO({Product_out1_i_3__2_n_0,Product_out1_i_3__2_n_1,Product_out1_i_3__2_n_2,Product_out1_i_3__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(\Y_1_reg[7]_5 [3:0]),
        .S({Product_out1_i_12__2_n_0,Product_out1_i_13__2_n_0,Product_out1_i_14__2_n_0,Product_out1_i_15__2_n_0}));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_8
       (.I0(Q[7]),
        .I1(Color_Space_Converter_out2_valid),
        .I2(Product_out1[7]),
        .I3(Product_out1_0[7]),
        .O(Product_out1_i_8_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_8__0
       (.I0(Q[7]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Product_out1_1[7]),
        .I3(Product_out1_2[7]),
        .O(Product_out1_i_8__0_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_8__1
       (.I0(Q[7]),
        .I1(validOut_1_reg_rep__1_0),
        .I2(Product_out1_3[7]),
        .I3(Product_out1_4[7]),
        .O(Product_out1_i_8__1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_8__2
       (.I0(Q[7]),
        .I1(validOut_1_reg_rep__0_0),
        .I2(Product_out1_5[7]),
        .I3(Product_out1_6[7]),
        .O(Product_out1_i_8__2_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_9
       (.I0(Q[6]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Product_out1[6]),
        .I3(Product_out1_0[6]),
        .O(Product_out1_i_9_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_9__0
       (.I0(Q[6]),
        .I1(validOut_1_reg_rep__2_0),
        .I2(Product_out1_1[6]),
        .I3(Product_out1_2[6]),
        .O(Product_out1_i_9__0_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_9__1
       (.I0(Q[6]),
        .I1(validOut_1_reg_rep__1_0),
        .I2(Product_out1_3[6]),
        .I3(Product_out1_4[6]),
        .O(Product_out1_i_9__1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    Product_out1_i_9__2
       (.I0(Q[6]),
        .I1(validOut_1_reg_rep__0_0),
        .I2(Product_out1_5[6]),
        .I3(Product_out1_6[6]),
        .O(Product_out1_i_9__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \S1_down_delay1[22]_i_2 
       (.I0(\multiOutDelay13_reg_reg[1]_20 [20]),
        .O(\S1_down_delay1[22]_i_2_n_0 ));
  FDCE \S1_down_delay1_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[1]_20 [0]),
        .Q(S1_down_delay1[0]));
  FDCE \S1_down_delay1_reg[10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[1]_20 [10]),
        .Q(S1_down_delay1[10]));
  FDCE \S1_down_delay1_reg[11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[1]_20 [11]),
        .Q(S1_down_delay1[11]));
  FDCE \S1_down_delay1_reg[12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[1]_20 [12]),
        .Q(S1_down_delay1[12]));
  FDCE \S1_down_delay1_reg[13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[1]_20 [13]),
        .Q(S1_down_delay1[13]));
  FDCE \S1_down_delay1_reg[14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[1]_20 [14]),
        .Q(S1_down_delay1[14]));
  FDCE \S1_down_delay1_reg[15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[1]_20 [15]),
        .Q(S1_down_delay1[15]));
  FDCE \S1_down_delay1_reg[16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[1]_20 [16]),
        .Q(S1_down_delay1[16]));
  FDCE \S1_down_delay1_reg[17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[1]_20 [17]),
        .Q(S1_down_delay1[17]));
  FDCE \S1_down_delay1_reg[18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[1]_20 [18]),
        .Q(S1_down_delay1[18]));
  FDCE \S1_down_delay1_reg[19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_down1[19]),
        .Q(S1_down_delay1[19]));
  FDCE \S1_down_delay1_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[1]_20 [1]),
        .Q(S1_down_delay1[1]));
  FDCE \S1_down_delay1_reg[20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_down1[20]),
        .Q(S1_down_delay1[20]));
  FDCE \S1_down_delay1_reg[21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_down1[21]),
        .Q(S1_down_delay1[21]));
  FDCE \S1_down_delay1_reg[22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_down1[22]),
        .Q(S1_down_delay1[22]));
  CARRY4 \S1_down_delay1_reg[22]_i_1 
       (.CI(1'b0),
        .CO({\S1_down_delay1_reg[22]_i_1_n_0 ,\S1_down_delay1_reg[22]_i_1_n_1 ,\S1_down_delay1_reg[22]_i_1_n_2 ,\S1_down_delay1_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\multiOutDelay13_reg_reg[1]_20 [20],1'b0}),
        .O(S1_down1[22:19]),
        .S({\multiOutDelay13_reg_reg[1]_20 [24],\multiOutDelay13_reg_reg[1]_20 [21],\S1_down_delay1[22]_i_2_n_0 ,\multiOutDelay13_reg_reg[1]_20 [19]}));
  FDCE \S1_down_delay1_reg[23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_down1[23]),
        .Q(S1_down_delay1[23]));
  FDCE \S1_down_delay1_reg[24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_down1[24]),
        .Q(S1_down_delay1[24]));
  FDCE \S1_down_delay1_reg[25] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_down1[25]),
        .Q(S1_down_delay1[25]));
  CARRY4 \S1_down_delay1_reg[25]_i_1 
       (.CI(\S1_down_delay1_reg[22]_i_1_n_0 ),
        .CO({\NLW_S1_down_delay1_reg[25]_i_1_CO_UNCONNECTED [3:2],\S1_down_delay1_reg[25]_i_1_n_2 ,\S1_down_delay1_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({\NLW_S1_down_delay1_reg[25]_i_1_O_UNCONNECTED [3],S1_down1[25:23]}),
        .S({1'b0,1'b1,\multiOutDelay13_reg_reg[1]_20 [24],\multiOutDelay13_reg_reg[1]_20 [24]}));
  FDCE \S1_down_delay1_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[1]_20 [2]),
        .Q(S1_down_delay1[2]));
  FDCE \S1_down_delay1_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[1]_20 [3]),
        .Q(S1_down_delay1[3]));
  FDCE \S1_down_delay1_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[1]_20 [4]),
        .Q(S1_down_delay1[4]));
  FDCE \S1_down_delay1_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[1]_20 [5]),
        .Q(S1_down_delay1[5]));
  FDCE \S1_down_delay1_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[1]_20 [6]),
        .Q(S1_down_delay1[6]));
  FDCE \S1_down_delay1_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[1]_20 [7]),
        .Q(S1_down_delay1[7]));
  FDCE \S1_down_delay1_reg[8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[1]_20 [8]),
        .Q(S1_down_delay1[8]));
  FDCE \S1_down_delay1_reg[9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[1]_20 [9]),
        .Q(S1_down_delay1[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \S1_down_delay2[25]_i_2 
       (.I0(\multiOutDelay23_reg_reg[1]_27 [23]),
        .O(\S1_down_delay2[25]_i_2_n_0 ));
  FDCE \S1_down_delay2_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[1]_27 [0]),
        .Q(S1_down_delay2[0]));
  FDCE \S1_down_delay2_reg[10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[1]_27 [10]),
        .Q(S1_down_delay2[10]));
  FDCE \S1_down_delay2_reg[11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[1]_27 [11]),
        .Q(S1_down_delay2[11]));
  FDCE \S1_down_delay2_reg[12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[1]_27 [12]),
        .Q(S1_down_delay2[12]));
  FDCE \S1_down_delay2_reg[13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[1]_27 [13]),
        .Q(S1_down_delay2[13]));
  FDCE \S1_down_delay2_reg[14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[1]_27 [14]),
        .Q(S1_down_delay2[14]));
  FDCE \S1_down_delay2_reg[15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[1]_27 [15]),
        .Q(S1_down_delay2[15]));
  FDCE \S1_down_delay2_reg[16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[1]_27 [16]),
        .Q(S1_down_delay2[16]));
  FDCE \S1_down_delay2_reg[17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[1]_27 [17]),
        .Q(S1_down_delay2[17]));
  FDCE \S1_down_delay2_reg[18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[1]_27 [18]),
        .Q(S1_down_delay2[18]));
  FDCE \S1_down_delay2_reg[19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[1]_27 [19]),
        .Q(S1_down_delay2[19]));
  FDCE \S1_down_delay2_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[1]_27 [1]),
        .Q(S1_down_delay2[1]));
  FDCE \S1_down_delay2_reg[20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[1]_27 [20]),
        .Q(S1_down_delay2[20]));
  FDCE \S1_down_delay2_reg[21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[1]_27 [21]),
        .Q(S1_down_delay2[21]));
  FDCE \S1_down_delay2_reg[22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_down2[22]),
        .Q(S1_down_delay2[22]));
  FDCE \S1_down_delay2_reg[23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_down2[23]),
        .Q(S1_down_delay2[23]));
  FDCE \S1_down_delay2_reg[24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_down2[24]),
        .Q(S1_down_delay2[24]));
  FDCE \S1_down_delay2_reg[25] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_down2[25]),
        .Q(S1_down_delay2[25]));
  CARRY4 \S1_down_delay2_reg[25]_i_1 
       (.CI(1'b0),
        .CO({\NLW_S1_down_delay2_reg[25]_i_1_CO_UNCONNECTED [3],\S1_down_delay2_reg[25]_i_1_n_1 ,\S1_down_delay2_reg[25]_i_1_n_2 ,\S1_down_delay2_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,\multiOutDelay23_reg_reg[1]_27 [23],1'b0}),
        .O(S1_down2),
        .S({1'b1,\multiOutDelay23_reg_reg[1]_27 [24],\S1_down_delay2[25]_i_2_n_0 ,\multiOutDelay23_reg_reg[1]_27 [22]}));
  FDCE \S1_down_delay2_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[1]_27 [2]),
        .Q(S1_down_delay2[2]));
  FDCE \S1_down_delay2_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[1]_27 [3]),
        .Q(S1_down_delay2[3]));
  FDCE \S1_down_delay2_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[1]_27 [4]),
        .Q(S1_down_delay2[4]));
  FDCE \S1_down_delay2_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[1]_27 [5]),
        .Q(S1_down_delay2[5]));
  FDCE \S1_down_delay2_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[1]_27 [6]),
        .Q(S1_down_delay2[6]));
  FDCE \S1_down_delay2_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[1]_27 [7]),
        .Q(S1_down_delay2[7]));
  FDCE \S1_down_delay2_reg[8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[1]_27 [8]),
        .Q(S1_down_delay2[8]));
  FDCE \S1_down_delay2_reg[9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[1]_27 [9]),
        .Q(S1_down_delay2[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \S1_down_delay3[25]_i_2 
       (.I0(\multiOutDelay33_reg_reg[1]_30 [24]),
        .O(\S1_down_delay3[25]_i_2_n_0 ));
  FDCE \S1_down_delay3_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[1]_30 [0]),
        .Q(S1_down_delay3[0]));
  FDCE \S1_down_delay3_reg[10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[1]_30 [10]),
        .Q(S1_down_delay3[10]));
  FDCE \S1_down_delay3_reg[11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[1]_30 [11]),
        .Q(S1_down_delay3[11]));
  FDCE \S1_down_delay3_reg[12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[1]_30 [12]),
        .Q(S1_down_delay3[12]));
  FDCE \S1_down_delay3_reg[13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[1]_30 [13]),
        .Q(S1_down_delay3[13]));
  FDCE \S1_down_delay3_reg[14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[1]_30 [14]),
        .Q(S1_down_delay3[14]));
  FDCE \S1_down_delay3_reg[15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[1]_30 [15]),
        .Q(S1_down_delay3[15]));
  FDCE \S1_down_delay3_reg[16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[1]_30 [16]),
        .Q(S1_down_delay3[16]));
  FDCE \S1_down_delay3_reg[17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[1]_30 [17]),
        .Q(S1_down_delay3[17]));
  FDCE \S1_down_delay3_reg[18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[1]_30 [18]),
        .Q(S1_down_delay3[18]));
  FDCE \S1_down_delay3_reg[19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[1]_30 [19]),
        .Q(S1_down_delay3[19]));
  FDCE \S1_down_delay3_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[1]_30 [1]),
        .Q(S1_down_delay3[1]));
  FDCE \S1_down_delay3_reg[20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[1]_30 [20]),
        .Q(S1_down_delay3[20]));
  FDCE \S1_down_delay3_reg[21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[1]_30 [21]),
        .Q(S1_down_delay3[21]));
  FDCE \S1_down_delay3_reg[22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_down3[22]),
        .Q(S1_down_delay3[22]));
  FDCE \S1_down_delay3_reg[23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_down3[23]),
        .Q(S1_down_delay3[23]));
  FDCE \S1_down_delay3_reg[24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_down3[24]),
        .Q(S1_down_delay3[24]));
  FDCE \S1_down_delay3_reg[25] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_down3[25]),
        .Q(S1_down_delay3[25]));
  CARRY4 \S1_down_delay3_reg[25]_i_1 
       (.CI(1'b0),
        .CO({\NLW_S1_down_delay3_reg[25]_i_1_CO_UNCONNECTED [3],\S1_down_delay3_reg[25]_i_1_n_1 ,\S1_down_delay3_reg[25]_i_1_n_2 ,\S1_down_delay3_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,\multiOutDelay33_reg_reg[1]_30 [24],1'b0}),
        .O(S1_down3),
        .S({1'b1,\multiOutDelay33_reg_reg[1]_30 [24],\S1_down_delay3[25]_i_2_n_0 ,\multiOutDelay33_reg_reg[1]_30 [24]}));
  FDCE \S1_down_delay3_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[1]_30 [2]),
        .Q(S1_down_delay3[2]));
  FDCE \S1_down_delay3_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[1]_30 [3]),
        .Q(S1_down_delay3[3]));
  FDCE \S1_down_delay3_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[1]_30 [4]),
        .Q(S1_down_delay3[4]));
  FDCE \S1_down_delay3_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[1]_30 [5]),
        .Q(S1_down_delay3[5]));
  FDCE \S1_down_delay3_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[1]_30 [6]),
        .Q(S1_down_delay3[6]));
  FDCE \S1_down_delay3_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[1]_30 [7]),
        .Q(S1_down_delay3[7]));
  FDCE \S1_down_delay3_reg[8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[1]_30 [8]),
        .Q(S1_down_delay3[8]));
  FDCE \S1_down_delay3_reg[9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[1]_30 [9]),
        .Q(S1_down_delay3[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay1[11]_i_2 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [11]),
        .I1(\multiOutDelay12_reg_reg[1]_23 [11]),
        .O(\S1_up_delay1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay1[11]_i_3 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [10]),
        .I1(\multiOutDelay12_reg_reg[1]_23 [10]),
        .O(\S1_up_delay1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay1[11]_i_4 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [9]),
        .I1(\multiOutDelay12_reg_reg[1]_23 [9]),
        .O(\S1_up_delay1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay1[11]_i_5 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [8]),
        .I1(\multiOutDelay12_reg_reg[1]_23 [8]),
        .O(\S1_up_delay1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay1[15]_i_2 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [15]),
        .I1(\multiOutDelay12_reg_reg[1]_23 [15]),
        .O(\S1_up_delay1[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay1[15]_i_3 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [14]),
        .I1(\multiOutDelay12_reg_reg[1]_23 [14]),
        .O(\S1_up_delay1[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay1[15]_i_4 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [13]),
        .I1(\multiOutDelay12_reg_reg[1]_23 [13]),
        .O(\S1_up_delay1[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay1[15]_i_5 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [12]),
        .I1(\multiOutDelay12_reg_reg[1]_23 [12]),
        .O(\S1_up_delay1[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay1[19]_i_2 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [19]),
        .I1(\multiOutDelay12_reg_reg[1]_23 [19]),
        .O(\S1_up_delay1[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay1[19]_i_3 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [18]),
        .I1(\multiOutDelay12_reg_reg[1]_23 [18]),
        .O(\S1_up_delay1[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay1[19]_i_4 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [17]),
        .I1(\multiOutDelay12_reg_reg[1]_23 [17]),
        .O(\S1_up_delay1[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay1[19]_i_5 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [16]),
        .I1(\multiOutDelay12_reg_reg[1]_23 [16]),
        .O(\S1_up_delay1[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay1[23]_i_2 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [23]),
        .I1(\multiOutDelay12_reg_reg[1]_23 [23]),
        .O(\S1_up_delay1[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay1[23]_i_3 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [22]),
        .I1(\multiOutDelay12_reg_reg[1]_23 [22]),
        .O(\S1_up_delay1[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay1[23]_i_4 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [21]),
        .I1(\multiOutDelay12_reg_reg[1]_23 [21]),
        .O(\S1_up_delay1[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay1[23]_i_5 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [20]),
        .I1(\multiOutDelay12_reg_reg[1]_23 [20]),
        .O(\S1_up_delay1[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \S1_up_delay1[25]_i_2 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [24]),
        .O(\S1_up_delay1[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay1[25]_i_3 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [24]),
        .I1(\multiOutDelay12_reg_reg[1]_23 [24]),
        .O(\S1_up_delay1[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay1[3]_i_2 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [3]),
        .I1(\multiOutDelay12_reg_reg[1]_23 [3]),
        .O(\S1_up_delay1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay1[3]_i_3 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [2]),
        .I1(\multiOutDelay12_reg_reg[1]_23 [2]),
        .O(\S1_up_delay1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay1[3]_i_4 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [1]),
        .I1(\multiOutDelay12_reg_reg[1]_23 [1]),
        .O(\S1_up_delay1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay1[3]_i_5 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [0]),
        .I1(\multiOutDelay12_reg_reg[1]_23 [0]),
        .O(\S1_up_delay1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay1[7]_i_2 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [7]),
        .I1(\multiOutDelay12_reg_reg[1]_23 [7]),
        .O(\S1_up_delay1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay1[7]_i_3 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [6]),
        .I1(\multiOutDelay12_reg_reg[1]_23 [6]),
        .O(\S1_up_delay1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay1[7]_i_4 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [5]),
        .I1(\multiOutDelay12_reg_reg[1]_23 [5]),
        .O(\S1_up_delay1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay1[7]_i_5 
       (.I0(\multiOutDelay11_reg_reg[1]_26 [4]),
        .I1(\multiOutDelay12_reg_reg[1]_23 [4]),
        .O(\S1_up_delay1[7]_i_5_n_0 ));
  FDCE \S1_up_delay1_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[0]),
        .Q(S1_up_delay1[0]));
  FDCE \S1_up_delay1_reg[10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[10]),
        .Q(S1_up_delay1[10]));
  FDCE \S1_up_delay1_reg[11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[11]),
        .Q(S1_up_delay1[11]));
  CARRY4 \S1_up_delay1_reg[11]_i_1 
       (.CI(\S1_up_delay1_reg[7]_i_1_n_0 ),
        .CO({\S1_up_delay1_reg[11]_i_1_n_0 ,\S1_up_delay1_reg[11]_i_1_n_1 ,\S1_up_delay1_reg[11]_i_1_n_2 ,\S1_up_delay1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\multiOutDelay11_reg_reg[1]_26 [11:8]),
        .O(S1_up1[11:8]),
        .S({\S1_up_delay1[11]_i_2_n_0 ,\S1_up_delay1[11]_i_3_n_0 ,\S1_up_delay1[11]_i_4_n_0 ,\S1_up_delay1[11]_i_5_n_0 }));
  FDCE \S1_up_delay1_reg[12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[12]),
        .Q(S1_up_delay1[12]));
  FDCE \S1_up_delay1_reg[13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[13]),
        .Q(S1_up_delay1[13]));
  FDCE \S1_up_delay1_reg[14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[14]),
        .Q(S1_up_delay1[14]));
  FDCE \S1_up_delay1_reg[15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[15]),
        .Q(S1_up_delay1[15]));
  CARRY4 \S1_up_delay1_reg[15]_i_1 
       (.CI(\S1_up_delay1_reg[11]_i_1_n_0 ),
        .CO({\S1_up_delay1_reg[15]_i_1_n_0 ,\S1_up_delay1_reg[15]_i_1_n_1 ,\S1_up_delay1_reg[15]_i_1_n_2 ,\S1_up_delay1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\multiOutDelay11_reg_reg[1]_26 [15:12]),
        .O(S1_up1[15:12]),
        .S({\S1_up_delay1[15]_i_2_n_0 ,\S1_up_delay1[15]_i_3_n_0 ,\S1_up_delay1[15]_i_4_n_0 ,\S1_up_delay1[15]_i_5_n_0 }));
  FDCE \S1_up_delay1_reg[16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[16]),
        .Q(S1_up_delay1[16]));
  FDCE \S1_up_delay1_reg[17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[17]),
        .Q(S1_up_delay1[17]));
  FDCE \S1_up_delay1_reg[18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[18]),
        .Q(S1_up_delay1[18]));
  FDCE \S1_up_delay1_reg[19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[19]),
        .Q(S1_up_delay1[19]));
  CARRY4 \S1_up_delay1_reg[19]_i_1 
       (.CI(\S1_up_delay1_reg[15]_i_1_n_0 ),
        .CO({\S1_up_delay1_reg[19]_i_1_n_0 ,\S1_up_delay1_reg[19]_i_1_n_1 ,\S1_up_delay1_reg[19]_i_1_n_2 ,\S1_up_delay1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\multiOutDelay11_reg_reg[1]_26 [19:16]),
        .O(S1_up1[19:16]),
        .S({\S1_up_delay1[19]_i_2_n_0 ,\S1_up_delay1[19]_i_3_n_0 ,\S1_up_delay1[19]_i_4_n_0 ,\S1_up_delay1[19]_i_5_n_0 }));
  FDCE \S1_up_delay1_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[1]),
        .Q(S1_up_delay1[1]));
  FDCE \S1_up_delay1_reg[20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[20]),
        .Q(S1_up_delay1[20]));
  FDCE \S1_up_delay1_reg[21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[21]),
        .Q(S1_up_delay1[21]));
  FDCE \S1_up_delay1_reg[22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[22]),
        .Q(S1_up_delay1[22]));
  FDCE \S1_up_delay1_reg[23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[23]),
        .Q(S1_up_delay1[23]));
  CARRY4 \S1_up_delay1_reg[23]_i_1 
       (.CI(\S1_up_delay1_reg[19]_i_1_n_0 ),
        .CO({\S1_up_delay1_reg[23]_i_1_n_0 ,\S1_up_delay1_reg[23]_i_1_n_1 ,\S1_up_delay1_reg[23]_i_1_n_2 ,\S1_up_delay1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\multiOutDelay11_reg_reg[1]_26 [23:20]),
        .O(S1_up1[23:20]),
        .S({\S1_up_delay1[23]_i_2_n_0 ,\S1_up_delay1[23]_i_3_n_0 ,\S1_up_delay1[23]_i_4_n_0 ,\S1_up_delay1[23]_i_5_n_0 }));
  FDCE \S1_up_delay1_reg[24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[24]),
        .Q(S1_up_delay1[24]));
  FDCE \S1_up_delay1_reg[25] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[25]),
        .Q(S1_up_delay1[25]));
  CARRY4 \S1_up_delay1_reg[25]_i_1 
       (.CI(\S1_up_delay1_reg[23]_i_1_n_0 ),
        .CO({\NLW_S1_up_delay1_reg[25]_i_1_CO_UNCONNECTED [3:1],\S1_up_delay1_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\S1_up_delay1[25]_i_2_n_0 }),
        .O({\NLW_S1_up_delay1_reg[25]_i_1_O_UNCONNECTED [3:2],S1_up1[25:24]}),
        .S({1'b0,1'b0,1'b1,\S1_up_delay1[25]_i_3_n_0 }));
  FDCE \S1_up_delay1_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[2]),
        .Q(S1_up_delay1[2]));
  FDCE \S1_up_delay1_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[3]),
        .Q(S1_up_delay1[3]));
  CARRY4 \S1_up_delay1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\S1_up_delay1_reg[3]_i_1_n_0 ,\S1_up_delay1_reg[3]_i_1_n_1 ,\S1_up_delay1_reg[3]_i_1_n_2 ,\S1_up_delay1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\multiOutDelay11_reg_reg[1]_26 [3:0]),
        .O(S1_up1[3:0]),
        .S({\S1_up_delay1[3]_i_2_n_0 ,\S1_up_delay1[3]_i_3_n_0 ,\S1_up_delay1[3]_i_4_n_0 ,\S1_up_delay1[3]_i_5_n_0 }));
  FDCE \S1_up_delay1_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[4]),
        .Q(S1_up_delay1[4]));
  FDCE \S1_up_delay1_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[5]),
        .Q(S1_up_delay1[5]));
  FDCE \S1_up_delay1_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[6]),
        .Q(S1_up_delay1[6]));
  FDCE \S1_up_delay1_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[7]),
        .Q(S1_up_delay1[7]));
  CARRY4 \S1_up_delay1_reg[7]_i_1 
       (.CI(\S1_up_delay1_reg[3]_i_1_n_0 ),
        .CO({\S1_up_delay1_reg[7]_i_1_n_0 ,\S1_up_delay1_reg[7]_i_1_n_1 ,\S1_up_delay1_reg[7]_i_1_n_2 ,\S1_up_delay1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\multiOutDelay11_reg_reg[1]_26 [7:4]),
        .O(S1_up1[7:4]),
        .S({\S1_up_delay1[7]_i_2_n_0 ,\S1_up_delay1[7]_i_3_n_0 ,\S1_up_delay1[7]_i_4_n_0 ,\S1_up_delay1[7]_i_5_n_0 }));
  FDCE \S1_up_delay1_reg[8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[8]),
        .Q(S1_up_delay1[8]));
  FDCE \S1_up_delay1_reg[9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up1[9]),
        .Q(S1_up_delay1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay2[11]_i_2 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [11]),
        .I1(\multiOutDelay22_reg_reg[1]_28 [11]),
        .O(\S1_up_delay2[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay2[11]_i_3 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [10]),
        .I1(\multiOutDelay22_reg_reg[1]_28 [10]),
        .O(\S1_up_delay2[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay2[11]_i_4 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [9]),
        .I1(\multiOutDelay22_reg_reg[1]_28 [9]),
        .O(\S1_up_delay2[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay2[11]_i_5 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [8]),
        .I1(\multiOutDelay22_reg_reg[1]_28 [8]),
        .O(\S1_up_delay2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay2[15]_i_2 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [15]),
        .I1(\multiOutDelay22_reg_reg[1]_28 [15]),
        .O(\S1_up_delay2[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay2[15]_i_3 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [14]),
        .I1(\multiOutDelay22_reg_reg[1]_28 [14]),
        .O(\S1_up_delay2[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay2[15]_i_4 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [13]),
        .I1(\multiOutDelay22_reg_reg[1]_28 [13]),
        .O(\S1_up_delay2[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay2[15]_i_5 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [12]),
        .I1(\multiOutDelay22_reg_reg[1]_28 [12]),
        .O(\S1_up_delay2[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay2[19]_i_2 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [19]),
        .I1(\multiOutDelay22_reg_reg[1]_28 [19]),
        .O(\S1_up_delay2[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay2[19]_i_3 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [18]),
        .I1(\multiOutDelay22_reg_reg[1]_28 [18]),
        .O(\S1_up_delay2[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay2[19]_i_4 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [17]),
        .I1(\multiOutDelay22_reg_reg[1]_28 [17]),
        .O(\S1_up_delay2[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay2[19]_i_5 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [16]),
        .I1(\multiOutDelay22_reg_reg[1]_28 [16]),
        .O(\S1_up_delay2[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay2[23]_i_2 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [24]),
        .I1(\multiOutDelay22_reg_reg[1]_28 [23]),
        .O(\S1_up_delay2[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay2[23]_i_3 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [22]),
        .I1(\multiOutDelay22_reg_reg[1]_28 [22]),
        .O(\S1_up_delay2[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay2[23]_i_4 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [21]),
        .I1(\multiOutDelay22_reg_reg[1]_28 [21]),
        .O(\S1_up_delay2[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay2[23]_i_5 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [20]),
        .I1(\multiOutDelay22_reg_reg[1]_28 [20]),
        .O(\S1_up_delay2[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \S1_up_delay2[25]_i_2 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [24]),
        .O(\S1_up_delay2[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay2[25]_i_3 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [24]),
        .I1(\multiOutDelay22_reg_reg[1]_28 [24]),
        .O(\S1_up_delay2[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay2[3]_i_2 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [3]),
        .I1(\multiOutDelay22_reg_reg[1]_28 [3]),
        .O(\S1_up_delay2[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay2[3]_i_3 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [2]),
        .I1(\multiOutDelay22_reg_reg[1]_28 [2]),
        .O(\S1_up_delay2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay2[3]_i_4 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [1]),
        .I1(\multiOutDelay22_reg_reg[1]_28 [1]),
        .O(\S1_up_delay2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay2[3]_i_5 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [0]),
        .I1(\multiOutDelay22_reg_reg[1]_28 [0]),
        .O(\S1_up_delay2[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay2[7]_i_2 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [7]),
        .I1(\multiOutDelay22_reg_reg[1]_28 [7]),
        .O(\S1_up_delay2[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay2[7]_i_3 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [6]),
        .I1(\multiOutDelay22_reg_reg[1]_28 [6]),
        .O(\S1_up_delay2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay2[7]_i_4 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [5]),
        .I1(\multiOutDelay22_reg_reg[1]_28 [5]),
        .O(\S1_up_delay2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay2[7]_i_5 
       (.I0(\multiOutDelay21_reg_reg[1]_29 [4]),
        .I1(\multiOutDelay22_reg_reg[1]_28 [4]),
        .O(\S1_up_delay2[7]_i_5_n_0 ));
  FDCE \S1_up_delay2_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[0]),
        .Q(S1_up_delay2[0]));
  FDCE \S1_up_delay2_reg[10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[10]),
        .Q(S1_up_delay2[10]));
  FDCE \S1_up_delay2_reg[11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[11]),
        .Q(S1_up_delay2[11]));
  CARRY4 \S1_up_delay2_reg[11]_i_1 
       (.CI(\S1_up_delay2_reg[7]_i_1_n_0 ),
        .CO({\S1_up_delay2_reg[11]_i_1_n_0 ,\S1_up_delay2_reg[11]_i_1_n_1 ,\S1_up_delay2_reg[11]_i_1_n_2 ,\S1_up_delay2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\multiOutDelay21_reg_reg[1]_29 [11:8]),
        .O(S1_up2[11:8]),
        .S({\S1_up_delay2[11]_i_2_n_0 ,\S1_up_delay2[11]_i_3_n_0 ,\S1_up_delay2[11]_i_4_n_0 ,\S1_up_delay2[11]_i_5_n_0 }));
  FDCE \S1_up_delay2_reg[12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[12]),
        .Q(S1_up_delay2[12]));
  FDCE \S1_up_delay2_reg[13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[13]),
        .Q(S1_up_delay2[13]));
  FDCE \S1_up_delay2_reg[14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[14]),
        .Q(S1_up_delay2[14]));
  FDCE \S1_up_delay2_reg[15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[15]),
        .Q(S1_up_delay2[15]));
  CARRY4 \S1_up_delay2_reg[15]_i_1 
       (.CI(\S1_up_delay2_reg[11]_i_1_n_0 ),
        .CO({\S1_up_delay2_reg[15]_i_1_n_0 ,\S1_up_delay2_reg[15]_i_1_n_1 ,\S1_up_delay2_reg[15]_i_1_n_2 ,\S1_up_delay2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\multiOutDelay21_reg_reg[1]_29 [15:12]),
        .O(S1_up2[15:12]),
        .S({\S1_up_delay2[15]_i_2_n_0 ,\S1_up_delay2[15]_i_3_n_0 ,\S1_up_delay2[15]_i_4_n_0 ,\S1_up_delay2[15]_i_5_n_0 }));
  FDCE \S1_up_delay2_reg[16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[16]),
        .Q(S1_up_delay2[16]));
  FDCE \S1_up_delay2_reg[17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[17]),
        .Q(S1_up_delay2[17]));
  FDCE \S1_up_delay2_reg[18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[18]),
        .Q(S1_up_delay2[18]));
  FDCE \S1_up_delay2_reg[19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[19]),
        .Q(S1_up_delay2[19]));
  CARRY4 \S1_up_delay2_reg[19]_i_1 
       (.CI(\S1_up_delay2_reg[15]_i_1_n_0 ),
        .CO({\S1_up_delay2_reg[19]_i_1_n_0 ,\S1_up_delay2_reg[19]_i_1_n_1 ,\S1_up_delay2_reg[19]_i_1_n_2 ,\S1_up_delay2_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\multiOutDelay21_reg_reg[1]_29 [19:16]),
        .O(S1_up2[19:16]),
        .S({\S1_up_delay2[19]_i_2_n_0 ,\S1_up_delay2[19]_i_3_n_0 ,\S1_up_delay2[19]_i_4_n_0 ,\S1_up_delay2[19]_i_5_n_0 }));
  FDCE \S1_up_delay2_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[1]),
        .Q(S1_up_delay2[1]));
  FDCE \S1_up_delay2_reg[20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[20]),
        .Q(S1_up_delay2[20]));
  FDCE \S1_up_delay2_reg[21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[21]),
        .Q(S1_up_delay2[21]));
  FDCE \S1_up_delay2_reg[22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[22]),
        .Q(S1_up_delay2[22]));
  FDCE \S1_up_delay2_reg[23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[23]),
        .Q(S1_up_delay2[23]));
  CARRY4 \S1_up_delay2_reg[23]_i_1 
       (.CI(\S1_up_delay2_reg[19]_i_1_n_0 ),
        .CO({\S1_up_delay2_reg[23]_i_1_n_0 ,\S1_up_delay2_reg[23]_i_1_n_1 ,\S1_up_delay2_reg[23]_i_1_n_2 ,\S1_up_delay2_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\multiOutDelay21_reg_reg[1]_29 [24],\multiOutDelay21_reg_reg[1]_29 [22:20]}),
        .O(S1_up2[23:20]),
        .S({\S1_up_delay2[23]_i_2_n_0 ,\S1_up_delay2[23]_i_3_n_0 ,\S1_up_delay2[23]_i_4_n_0 ,\S1_up_delay2[23]_i_5_n_0 }));
  FDCE \S1_up_delay2_reg[24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[24]),
        .Q(S1_up_delay2[24]));
  FDCE \S1_up_delay2_reg[25] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[25]),
        .Q(S1_up_delay2[25]));
  CARRY4 \S1_up_delay2_reg[25]_i_1 
       (.CI(\S1_up_delay2_reg[23]_i_1_n_0 ),
        .CO({\NLW_S1_up_delay2_reg[25]_i_1_CO_UNCONNECTED [3:1],\S1_up_delay2_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\S1_up_delay2[25]_i_2_n_0 }),
        .O({\NLW_S1_up_delay2_reg[25]_i_1_O_UNCONNECTED [3:2],S1_up2[25:24]}),
        .S({1'b0,1'b0,1'b1,\S1_up_delay2[25]_i_3_n_0 }));
  FDCE \S1_up_delay2_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[2]),
        .Q(S1_up_delay2[2]));
  FDCE \S1_up_delay2_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[3]),
        .Q(S1_up_delay2[3]));
  CARRY4 \S1_up_delay2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\S1_up_delay2_reg[3]_i_1_n_0 ,\S1_up_delay2_reg[3]_i_1_n_1 ,\S1_up_delay2_reg[3]_i_1_n_2 ,\S1_up_delay2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\multiOutDelay21_reg_reg[1]_29 [3:0]),
        .O(S1_up2[3:0]),
        .S({\S1_up_delay2[3]_i_2_n_0 ,\S1_up_delay2[3]_i_3_n_0 ,\S1_up_delay2[3]_i_4_n_0 ,\S1_up_delay2[3]_i_5_n_0 }));
  FDCE \S1_up_delay2_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[4]),
        .Q(S1_up_delay2[4]));
  FDCE \S1_up_delay2_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[5]),
        .Q(S1_up_delay2[5]));
  FDCE \S1_up_delay2_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[6]),
        .Q(S1_up_delay2[6]));
  FDCE \S1_up_delay2_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[7]),
        .Q(S1_up_delay2[7]));
  CARRY4 \S1_up_delay2_reg[7]_i_1 
       (.CI(\S1_up_delay2_reg[3]_i_1_n_0 ),
        .CO({\S1_up_delay2_reg[7]_i_1_n_0 ,\S1_up_delay2_reg[7]_i_1_n_1 ,\S1_up_delay2_reg[7]_i_1_n_2 ,\S1_up_delay2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\multiOutDelay21_reg_reg[1]_29 [7:4]),
        .O(S1_up2[7:4]),
        .S({\S1_up_delay2[7]_i_2_n_0 ,\S1_up_delay2[7]_i_3_n_0 ,\S1_up_delay2[7]_i_4_n_0 ,\S1_up_delay2[7]_i_5_n_0 }));
  FDCE \S1_up_delay2_reg[8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[8]),
        .Q(S1_up_delay2[8]));
  FDCE \S1_up_delay2_reg[9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2[9]),
        .Q(S1_up_delay2[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay3[11]_i_2 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [11]),
        .I1(\multiOutDelay32_reg_reg[1]_31 [11]),
        .O(\S1_up_delay3[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay3[11]_i_3 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [10]),
        .I1(\multiOutDelay32_reg_reg[1]_31 [10]),
        .O(\S1_up_delay3[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay3[11]_i_4 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [9]),
        .I1(\multiOutDelay32_reg_reg[1]_31 [9]),
        .O(\S1_up_delay3[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay3[11]_i_5 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [8]),
        .I1(\multiOutDelay32_reg_reg[1]_31 [8]),
        .O(\S1_up_delay3[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay3[15]_i_2 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [15]),
        .I1(\multiOutDelay32_reg_reg[1]_31 [15]),
        .O(\S1_up_delay3[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay3[15]_i_3 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [14]),
        .I1(\multiOutDelay32_reg_reg[1]_31 [14]),
        .O(\S1_up_delay3[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay3[15]_i_4 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [13]),
        .I1(\multiOutDelay32_reg_reg[1]_31 [13]),
        .O(\S1_up_delay3[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay3[15]_i_5 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [12]),
        .I1(\multiOutDelay32_reg_reg[1]_31 [12]),
        .O(\S1_up_delay3[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay3[19]_i_2 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [19]),
        .I1(\multiOutDelay32_reg_reg[1]_31 [19]),
        .O(\S1_up_delay3[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay3[19]_i_3 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [18]),
        .I1(\multiOutDelay32_reg_reg[1]_31 [18]),
        .O(\S1_up_delay3[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay3[19]_i_4 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [17]),
        .I1(\multiOutDelay32_reg_reg[1]_31 [17]),
        .O(\S1_up_delay3[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay3[19]_i_5 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [16]),
        .I1(\multiOutDelay32_reg_reg[1]_31 [16]),
        .O(\S1_up_delay3[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay3[23]_i_2 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [23]),
        .I1(\multiOutDelay32_reg_reg[1]_31 [23]),
        .O(\S1_up_delay3[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay3[23]_i_3 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [22]),
        .I1(\multiOutDelay32_reg_reg[1]_31 [22]),
        .O(\S1_up_delay3[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay3[23]_i_4 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [21]),
        .I1(\multiOutDelay32_reg_reg[1]_31 [21]),
        .O(\S1_up_delay3[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay3[23]_i_5 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [20]),
        .I1(\multiOutDelay32_reg_reg[1]_31 [20]),
        .O(\S1_up_delay3[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \S1_up_delay3[25]_i_2 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [24]),
        .O(\S1_up_delay3[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay3[25]_i_3 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [24]),
        .I1(\multiOutDelay32_reg_reg[1]_31 [24]),
        .O(\S1_up_delay3[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay3[3]_i_2 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [3]),
        .I1(\multiOutDelay32_reg_reg[1]_31 [3]),
        .O(\S1_up_delay3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay3[3]_i_3 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [2]),
        .I1(\multiOutDelay32_reg_reg[1]_31 [2]),
        .O(\S1_up_delay3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay3[3]_i_4 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [1]),
        .I1(\multiOutDelay32_reg_reg[1]_31 [1]),
        .O(\S1_up_delay3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay3[3]_i_5 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [0]),
        .I1(\multiOutDelay32_reg_reg[1]_31 [0]),
        .O(\S1_up_delay3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay3[7]_i_2 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [7]),
        .I1(\multiOutDelay32_reg_reg[1]_31 [7]),
        .O(\S1_up_delay3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay3[7]_i_3 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [6]),
        .I1(\multiOutDelay32_reg_reg[1]_31 [6]),
        .O(\S1_up_delay3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay3[7]_i_4 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [5]),
        .I1(\multiOutDelay32_reg_reg[1]_31 [5]),
        .O(\S1_up_delay3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S1_up_delay3[7]_i_5 
       (.I0(\multiOutDelay31_reg_reg[1]_32 [4]),
        .I1(\multiOutDelay32_reg_reg[1]_31 [4]),
        .O(\S1_up_delay3[7]_i_5_n_0 ));
  FDCE \S1_up_delay3_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[0]),
        .Q(S1_up_delay3[0]));
  FDCE \S1_up_delay3_reg[10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[10]),
        .Q(S1_up_delay3[10]));
  FDCE \S1_up_delay3_reg[11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[11]),
        .Q(S1_up_delay3[11]));
  CARRY4 \S1_up_delay3_reg[11]_i_1 
       (.CI(\S1_up_delay3_reg[7]_i_1_n_0 ),
        .CO({\S1_up_delay3_reg[11]_i_1_n_0 ,\S1_up_delay3_reg[11]_i_1_n_1 ,\S1_up_delay3_reg[11]_i_1_n_2 ,\S1_up_delay3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\multiOutDelay31_reg_reg[1]_32 [11:8]),
        .O(S1_up3[11:8]),
        .S({\S1_up_delay3[11]_i_2_n_0 ,\S1_up_delay3[11]_i_3_n_0 ,\S1_up_delay3[11]_i_4_n_0 ,\S1_up_delay3[11]_i_5_n_0 }));
  FDCE \S1_up_delay3_reg[12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[12]),
        .Q(S1_up_delay3[12]));
  FDCE \S1_up_delay3_reg[13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[13]),
        .Q(S1_up_delay3[13]));
  FDCE \S1_up_delay3_reg[14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[14]),
        .Q(S1_up_delay3[14]));
  FDCE \S1_up_delay3_reg[15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[15]),
        .Q(S1_up_delay3[15]));
  CARRY4 \S1_up_delay3_reg[15]_i_1 
       (.CI(\S1_up_delay3_reg[11]_i_1_n_0 ),
        .CO({\S1_up_delay3_reg[15]_i_1_n_0 ,\S1_up_delay3_reg[15]_i_1_n_1 ,\S1_up_delay3_reg[15]_i_1_n_2 ,\S1_up_delay3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\multiOutDelay31_reg_reg[1]_32 [15:12]),
        .O(S1_up3[15:12]),
        .S({\S1_up_delay3[15]_i_2_n_0 ,\S1_up_delay3[15]_i_3_n_0 ,\S1_up_delay3[15]_i_4_n_0 ,\S1_up_delay3[15]_i_5_n_0 }));
  FDCE \S1_up_delay3_reg[16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[16]),
        .Q(S1_up_delay3[16]));
  FDCE \S1_up_delay3_reg[17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[17]),
        .Q(S1_up_delay3[17]));
  FDCE \S1_up_delay3_reg[18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[18]),
        .Q(S1_up_delay3[18]));
  FDCE \S1_up_delay3_reg[19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[19]),
        .Q(S1_up_delay3[19]));
  CARRY4 \S1_up_delay3_reg[19]_i_1 
       (.CI(\S1_up_delay3_reg[15]_i_1_n_0 ),
        .CO({\S1_up_delay3_reg[19]_i_1_n_0 ,\S1_up_delay3_reg[19]_i_1_n_1 ,\S1_up_delay3_reg[19]_i_1_n_2 ,\S1_up_delay3_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\multiOutDelay31_reg_reg[1]_32 [19:16]),
        .O(S1_up3[19:16]),
        .S({\S1_up_delay3[19]_i_2_n_0 ,\S1_up_delay3[19]_i_3_n_0 ,\S1_up_delay3[19]_i_4_n_0 ,\S1_up_delay3[19]_i_5_n_0 }));
  FDCE \S1_up_delay3_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[1]),
        .Q(S1_up_delay3[1]));
  FDCE \S1_up_delay3_reg[20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[20]),
        .Q(S1_up_delay3[20]));
  FDCE \S1_up_delay3_reg[21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[21]),
        .Q(S1_up_delay3[21]));
  FDCE \S1_up_delay3_reg[22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[22]),
        .Q(S1_up_delay3[22]));
  FDCE \S1_up_delay3_reg[23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[23]),
        .Q(S1_up_delay3[23]));
  CARRY4 \S1_up_delay3_reg[23]_i_1 
       (.CI(\S1_up_delay3_reg[19]_i_1_n_0 ),
        .CO({\S1_up_delay3_reg[23]_i_1_n_0 ,\S1_up_delay3_reg[23]_i_1_n_1 ,\S1_up_delay3_reg[23]_i_1_n_2 ,\S1_up_delay3_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\multiOutDelay31_reg_reg[1]_32 [23:20]),
        .O(S1_up3[23:20]),
        .S({\S1_up_delay3[23]_i_2_n_0 ,\S1_up_delay3[23]_i_3_n_0 ,\S1_up_delay3[23]_i_4_n_0 ,\S1_up_delay3[23]_i_5_n_0 }));
  FDCE \S1_up_delay3_reg[24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[24]),
        .Q(S1_up_delay3[24]));
  FDCE \S1_up_delay3_reg[25] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[25]),
        .Q(S1_up_delay3[25]));
  CARRY4 \S1_up_delay3_reg[25]_i_1 
       (.CI(\S1_up_delay3_reg[23]_i_1_n_0 ),
        .CO({\NLW_S1_up_delay3_reg[25]_i_1_CO_UNCONNECTED [3:1],\S1_up_delay3_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\S1_up_delay3[25]_i_2_n_0 }),
        .O({\NLW_S1_up_delay3_reg[25]_i_1_O_UNCONNECTED [3:2],S1_up3[25:24]}),
        .S({1'b0,1'b0,1'b1,\S1_up_delay3[25]_i_3_n_0 }));
  FDCE \S1_up_delay3_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[2]),
        .Q(S1_up_delay3[2]));
  FDCE \S1_up_delay3_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[3]),
        .Q(S1_up_delay3[3]));
  CARRY4 \S1_up_delay3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\S1_up_delay3_reg[3]_i_1_n_0 ,\S1_up_delay3_reg[3]_i_1_n_1 ,\S1_up_delay3_reg[3]_i_1_n_2 ,\S1_up_delay3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\multiOutDelay31_reg_reg[1]_32 [3:0]),
        .O(S1_up3[3:0]),
        .S({\S1_up_delay3[3]_i_2_n_0 ,\S1_up_delay3[3]_i_3_n_0 ,\S1_up_delay3[3]_i_4_n_0 ,\S1_up_delay3[3]_i_5_n_0 }));
  FDCE \S1_up_delay3_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[4]),
        .Q(S1_up_delay3[4]));
  FDCE \S1_up_delay3_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[5]),
        .Q(S1_up_delay3[5]));
  FDCE \S1_up_delay3_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[6]),
        .Q(S1_up_delay3[6]));
  FDCE \S1_up_delay3_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[7]),
        .Q(S1_up_delay3[7]));
  CARRY4 \S1_up_delay3_reg[7]_i_1 
       (.CI(\S1_up_delay3_reg[3]_i_1_n_0 ),
        .CO({\S1_up_delay3_reg[7]_i_1_n_0 ,\S1_up_delay3_reg[7]_i_1_n_1 ,\S1_up_delay3_reg[7]_i_1_n_2 ,\S1_up_delay3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\multiOutDelay31_reg_reg[1]_32 [7:4]),
        .O(S1_up3[7:4]),
        .S({\S1_up_delay3[7]_i_2_n_0 ,\S1_up_delay3[7]_i_3_n_0 ,\S1_up_delay3[7]_i_4_n_0 ,\S1_up_delay3[7]_i_5_n_0 }));
  FDCE \S1_up_delay3_reg[8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[8]),
        .Q(S1_up_delay3[8]));
  FDCE \S1_up_delay3_reg[9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3[9]),
        .Q(S1_up_delay3[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_10 
       (.I0(S1_up_delay1[9]),
        .I1(S1_down_delay1[9]),
        .O(\S2_delay1[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_11 
       (.I0(S1_up_delay1[8]),
        .I1(S1_down_delay1[8]),
        .O(\S2_delay1[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_13 
       (.I0(S1_up_delay1[7]),
        .I1(S1_down_delay1[7]),
        .O(\S2_delay1[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_14 
       (.I0(S1_up_delay1[6]),
        .I1(S1_down_delay1[6]),
        .O(\S2_delay1[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_15 
       (.I0(S1_up_delay1[5]),
        .I1(S1_down_delay1[5]),
        .O(\S2_delay1[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_16 
       (.I0(S1_up_delay1[4]),
        .I1(S1_down_delay1[4]),
        .O(\S2_delay1[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_17 
       (.I0(S1_up_delay1[3]),
        .I1(S1_down_delay1[3]),
        .O(\S2_delay1[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_18 
       (.I0(S1_up_delay1[2]),
        .I1(S1_down_delay1[2]),
        .O(\S2_delay1[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_19 
       (.I0(S1_up_delay1[1]),
        .I1(S1_down_delay1[1]),
        .O(\S2_delay1[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_20 
       (.I0(S1_up_delay1[0]),
        .I1(S1_down_delay1[0]),
        .O(\S2_delay1[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_3 
       (.I0(S1_up_delay1[15]),
        .I1(S1_down_delay1[15]),
        .O(\S2_delay1[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_4 
       (.I0(S1_up_delay1[14]),
        .I1(S1_down_delay1[14]),
        .O(\S2_delay1[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_5 
       (.I0(S1_up_delay1[13]),
        .I1(S1_down_delay1[13]),
        .O(\S2_delay1[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_6 
       (.I0(S1_up_delay1[12]),
        .I1(S1_down_delay1[12]),
        .O(\S2_delay1[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_8 
       (.I0(S1_up_delay1[11]),
        .I1(S1_down_delay1[11]),
        .O(\S2_delay1[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_9 
       (.I0(S1_up_delay1[10]),
        .I1(S1_down_delay1[10]),
        .O(\S2_delay1[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[19]_i_2 
       (.I0(S1_up_delay1[19]),
        .I1(S1_down_delay1[19]),
        .O(\S2_delay1[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[19]_i_3 
       (.I0(S1_up_delay1[18]),
        .I1(S1_down_delay1[18]),
        .O(\S2_delay1[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[19]_i_4 
       (.I0(S1_up_delay1[17]),
        .I1(S1_down_delay1[17]),
        .O(\S2_delay1[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[19]_i_5 
       (.I0(S1_up_delay1[16]),
        .I1(S1_down_delay1[16]),
        .O(\S2_delay1[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[23]_i_2 
       (.I0(S1_up_delay1[23]),
        .I1(S1_down_delay1[23]),
        .O(\S2_delay1[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[23]_i_3 
       (.I0(S1_up_delay1[22]),
        .I1(S1_down_delay1[22]),
        .O(\S2_delay1[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[23]_i_4 
       (.I0(S1_up_delay1[21]),
        .I1(S1_down_delay1[21]),
        .O(\S2_delay1[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[23]_i_5 
       (.I0(S1_up_delay1[20]),
        .I1(S1_down_delay1[20]),
        .O(\S2_delay1[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \S2_delay1[26]_i_2 
       (.I0(S1_up_delay1[25]),
        .O(\S2_delay1[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[26]_i_3 
       (.I0(S1_up_delay1[25]),
        .I1(S1_down_delay1[25]),
        .O(\S2_delay1[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[26]_i_4 
       (.I0(S1_up_delay1[24]),
        .I1(S1_down_delay1[24]),
        .O(\S2_delay1[26]_i_4_n_0 ));
  FDCE \S2_delay1_reg[15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S21[15]),
        .Q(p_0_in));
  CARRY4 \S2_delay1_reg[15]_i_1 
       (.CI(\S2_delay1_reg[15]_i_2_n_0 ),
        .CO({\S2_delay1_reg[15]_i_1_n_0 ,\S2_delay1_reg[15]_i_1_n_1 ,\S2_delay1_reg[15]_i_1_n_2 ,\S2_delay1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_up_delay1[15:12]),
        .O({S21[15],\NLW_S2_delay1_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\S2_delay1[15]_i_3_n_0 ,\S2_delay1[15]_i_4_n_0 ,\S2_delay1[15]_i_5_n_0 ,\S2_delay1[15]_i_6_n_0 }));
  CARRY4 \S2_delay1_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\S2_delay1_reg[15]_i_12_n_0 ,\S2_delay1_reg[15]_i_12_n_1 ,\S2_delay1_reg[15]_i_12_n_2 ,\S2_delay1_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_up_delay1[3:0]),
        .O(\NLW_S2_delay1_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\S2_delay1[15]_i_17_n_0 ,\S2_delay1[15]_i_18_n_0 ,\S2_delay1[15]_i_19_n_0 ,\S2_delay1[15]_i_20_n_0 }));
  CARRY4 \S2_delay1_reg[15]_i_2 
       (.CI(\S2_delay1_reg[15]_i_7_n_0 ),
        .CO({\S2_delay1_reg[15]_i_2_n_0 ,\S2_delay1_reg[15]_i_2_n_1 ,\S2_delay1_reg[15]_i_2_n_2 ,\S2_delay1_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_up_delay1[11:8]),
        .O(\NLW_S2_delay1_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\S2_delay1[15]_i_8_n_0 ,\S2_delay1[15]_i_9_n_0 ,\S2_delay1[15]_i_10_n_0 ,\S2_delay1[15]_i_11_n_0 }));
  CARRY4 \S2_delay1_reg[15]_i_7 
       (.CI(\S2_delay1_reg[15]_i_12_n_0 ),
        .CO({\S2_delay1_reg[15]_i_7_n_0 ,\S2_delay1_reg[15]_i_7_n_1 ,\S2_delay1_reg[15]_i_7_n_2 ,\S2_delay1_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_up_delay1[7:4]),
        .O(\NLW_S2_delay1_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\S2_delay1[15]_i_13_n_0 ,\S2_delay1[15]_i_14_n_0 ,\S2_delay1[15]_i_15_n_0 ,\S2_delay1[15]_i_16_n_0 }));
  FDCE \S2_delay1_reg[16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S21[16]),
        .Q(p_1_in[0]));
  FDCE \S2_delay1_reg[17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S21[17]),
        .Q(p_1_in[1]));
  FDCE \S2_delay1_reg[18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S21[18]),
        .Q(p_1_in[2]));
  FDCE \S2_delay1_reg[19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S21[19]),
        .Q(p_1_in[3]));
  CARRY4 \S2_delay1_reg[19]_i_1 
       (.CI(\S2_delay1_reg[15]_i_1_n_0 ),
        .CO({\S2_delay1_reg[19]_i_1_n_0 ,\S2_delay1_reg[19]_i_1_n_1 ,\S2_delay1_reg[19]_i_1_n_2 ,\S2_delay1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_up_delay1[19:16]),
        .O(S21[19:16]),
        .S({\S2_delay1[19]_i_2_n_0 ,\S2_delay1[19]_i_3_n_0 ,\S2_delay1[19]_i_4_n_0 ,\S2_delay1[19]_i_5_n_0 }));
  FDCE \S2_delay1_reg[20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S21[20]),
        .Q(p_1_in[4]));
  FDCE \S2_delay1_reg[21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S21[21]),
        .Q(p_1_in[5]));
  FDCE \S2_delay1_reg[22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S21[22]),
        .Q(p_1_in[6]));
  FDCE \S2_delay1_reg[23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S21[23]),
        .Q(p_1_in[7]));
  CARRY4 \S2_delay1_reg[23]_i_1 
       (.CI(\S2_delay1_reg[19]_i_1_n_0 ),
        .CO({\S2_delay1_reg[23]_i_1_n_0 ,\S2_delay1_reg[23]_i_1_n_1 ,\S2_delay1_reg[23]_i_1_n_2 ,\S2_delay1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_up_delay1[23:20]),
        .O(S21[23:20]),
        .S({\S2_delay1[23]_i_2_n_0 ,\S2_delay1[23]_i_3_n_0 ,\S2_delay1[23]_i_4_n_0 ,\S2_delay1[23]_i_5_n_0 }));
  FDCE \S2_delay1_reg[24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S21[24]),
        .Q(p_2_in[0]));
  FDCE \S2_delay1_reg[25] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S21[25]),
        .Q(p_2_in[1]));
  FDCE \S2_delay1_reg[26] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S21[26]),
        .Q(\S2_delay1_reg_n_0_[26] ));
  CARRY4 \S2_delay1_reg[26]_i_1 
       (.CI(\S2_delay1_reg[23]_i_1_n_0 ),
        .CO({\NLW_S2_delay1_reg[26]_i_1_CO_UNCONNECTED [3:2],\S2_delay1_reg[26]_i_1_n_2 ,\S2_delay1_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\S2_delay1[26]_i_2_n_0 ,S1_up_delay1[24]}),
        .O({\NLW_S2_delay1_reg[26]_i_1_O_UNCONNECTED [3],S21[26:24]}),
        .S({1'b0,1'b1,\S2_delay1[26]_i_3_n_0 ,\S2_delay1[26]_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_10 
       (.I0(S1_up_delay2[9]),
        .I1(S1_down_delay2[9]),
        .O(\S2_delay2[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_11 
       (.I0(S1_up_delay2[8]),
        .I1(S1_down_delay2[8]),
        .O(\S2_delay2[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_13 
       (.I0(S1_up_delay2[7]),
        .I1(S1_down_delay2[7]),
        .O(\S2_delay2[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_14 
       (.I0(S1_up_delay2[6]),
        .I1(S1_down_delay2[6]),
        .O(\S2_delay2[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_15 
       (.I0(S1_up_delay2[5]),
        .I1(S1_down_delay2[5]),
        .O(\S2_delay2[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_16 
       (.I0(S1_up_delay2[4]),
        .I1(S1_down_delay2[4]),
        .O(\S2_delay2[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_17 
       (.I0(S1_up_delay2[3]),
        .I1(S1_down_delay2[3]),
        .O(\S2_delay2[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_18 
       (.I0(S1_up_delay2[2]),
        .I1(S1_down_delay2[2]),
        .O(\S2_delay2[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_19 
       (.I0(S1_up_delay2[1]),
        .I1(S1_down_delay2[1]),
        .O(\S2_delay2[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_20 
       (.I0(S1_up_delay2[0]),
        .I1(S1_down_delay2[0]),
        .O(\S2_delay2[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_3 
       (.I0(S1_up_delay2[15]),
        .I1(S1_down_delay2[15]),
        .O(\S2_delay2[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_4 
       (.I0(S1_up_delay2[14]),
        .I1(S1_down_delay2[14]),
        .O(\S2_delay2[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_5 
       (.I0(S1_up_delay2[13]),
        .I1(S1_down_delay2[13]),
        .O(\S2_delay2[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_6 
       (.I0(S1_up_delay2[12]),
        .I1(S1_down_delay2[12]),
        .O(\S2_delay2[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_8 
       (.I0(S1_up_delay2[11]),
        .I1(S1_down_delay2[11]),
        .O(\S2_delay2[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_9 
       (.I0(S1_up_delay2[10]),
        .I1(S1_down_delay2[10]),
        .O(\S2_delay2[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[19]_i_2 
       (.I0(S1_up_delay2[19]),
        .I1(S1_down_delay2[19]),
        .O(\S2_delay2[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[19]_i_3 
       (.I0(S1_up_delay2[18]),
        .I1(S1_down_delay2[18]),
        .O(\S2_delay2[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[19]_i_4 
       (.I0(S1_up_delay2[17]),
        .I1(S1_down_delay2[17]),
        .O(\S2_delay2[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[19]_i_5 
       (.I0(S1_up_delay2[16]),
        .I1(S1_down_delay2[16]),
        .O(\S2_delay2[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[23]_i_2 
       (.I0(S1_up_delay2[23]),
        .I1(S1_down_delay2[23]),
        .O(\S2_delay2[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[23]_i_3 
       (.I0(S1_up_delay2[22]),
        .I1(S1_down_delay2[22]),
        .O(\S2_delay2[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[23]_i_4 
       (.I0(S1_up_delay2[21]),
        .I1(S1_down_delay2[21]),
        .O(\S2_delay2[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[23]_i_5 
       (.I0(S1_up_delay2[20]),
        .I1(S1_down_delay2[20]),
        .O(\S2_delay2[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \S2_delay2[26]_i_2 
       (.I0(S1_up_delay2[25]),
        .O(\S2_delay2[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[26]_i_3 
       (.I0(S1_up_delay2[25]),
        .I1(S1_down_delay2[25]),
        .O(\S2_delay2[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[26]_i_4 
       (.I0(S1_up_delay2[24]),
        .I1(S1_down_delay2[24]),
        .O(\S2_delay2[26]_i_4_n_0 ));
  FDCE \S2_delay2_reg[15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S22[15]),
        .Q(\S2_delay2_reg_n_0_[15] ));
  CARRY4 \S2_delay2_reg[15]_i_1 
       (.CI(\S2_delay2_reg[15]_i_2_n_0 ),
        .CO({\S2_delay2_reg[15]_i_1_n_0 ,\S2_delay2_reg[15]_i_1_n_1 ,\S2_delay2_reg[15]_i_1_n_2 ,\S2_delay2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_up_delay2[15:12]),
        .O({S22[15],\NLW_S2_delay2_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\S2_delay2[15]_i_3_n_0 ,\S2_delay2[15]_i_4_n_0 ,\S2_delay2[15]_i_5_n_0 ,\S2_delay2[15]_i_6_n_0 }));
  CARRY4 \S2_delay2_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\S2_delay2_reg[15]_i_12_n_0 ,\S2_delay2_reg[15]_i_12_n_1 ,\S2_delay2_reg[15]_i_12_n_2 ,\S2_delay2_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_up_delay2[3:0]),
        .O(\NLW_S2_delay2_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\S2_delay2[15]_i_17_n_0 ,\S2_delay2[15]_i_18_n_0 ,\S2_delay2[15]_i_19_n_0 ,\S2_delay2[15]_i_20_n_0 }));
  CARRY4 \S2_delay2_reg[15]_i_2 
       (.CI(\S2_delay2_reg[15]_i_7_n_0 ),
        .CO({\S2_delay2_reg[15]_i_2_n_0 ,\S2_delay2_reg[15]_i_2_n_1 ,\S2_delay2_reg[15]_i_2_n_2 ,\S2_delay2_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_up_delay2[11:8]),
        .O(\NLW_S2_delay2_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\S2_delay2[15]_i_8_n_0 ,\S2_delay2[15]_i_9_n_0 ,\S2_delay2[15]_i_10_n_0 ,\S2_delay2[15]_i_11_n_0 }));
  CARRY4 \S2_delay2_reg[15]_i_7 
       (.CI(\S2_delay2_reg[15]_i_12_n_0 ),
        .CO({\S2_delay2_reg[15]_i_7_n_0 ,\S2_delay2_reg[15]_i_7_n_1 ,\S2_delay2_reg[15]_i_7_n_2 ,\S2_delay2_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_up_delay2[7:4]),
        .O(\NLW_S2_delay2_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\S2_delay2[15]_i_13_n_0 ,\S2_delay2[15]_i_14_n_0 ,\S2_delay2[15]_i_15_n_0 ,\S2_delay2[15]_i_16_n_0 }));
  FDCE \S2_delay2_reg[16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S22[16]),
        .Q(S2_delay2[16]));
  FDCE \S2_delay2_reg[17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S22[17]),
        .Q(S2_delay2[17]));
  FDCE \S2_delay2_reg[18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S22[18]),
        .Q(S2_delay2[18]));
  FDCE \S2_delay2_reg[19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S22[19]),
        .Q(S2_delay2[19]));
  CARRY4 \S2_delay2_reg[19]_i_1 
       (.CI(\S2_delay2_reg[15]_i_1_n_0 ),
        .CO({\S2_delay2_reg[19]_i_1_n_0 ,\S2_delay2_reg[19]_i_1_n_1 ,\S2_delay2_reg[19]_i_1_n_2 ,\S2_delay2_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_up_delay2[19:16]),
        .O(S22[19:16]),
        .S({\S2_delay2[19]_i_2_n_0 ,\S2_delay2[19]_i_3_n_0 ,\S2_delay2[19]_i_4_n_0 ,\S2_delay2[19]_i_5_n_0 }));
  FDCE \S2_delay2_reg[20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S22[20]),
        .Q(S2_delay2[20]));
  FDCE \S2_delay2_reg[21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S22[21]),
        .Q(S2_delay2[21]));
  FDCE \S2_delay2_reg[22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S22[22]),
        .Q(S2_delay2[22]));
  FDCE \S2_delay2_reg[23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S22[23]),
        .Q(S2_delay2[23]));
  CARRY4 \S2_delay2_reg[23]_i_1 
       (.CI(\S2_delay2_reg[19]_i_1_n_0 ),
        .CO({\S2_delay2_reg[23]_i_1_n_0 ,\S2_delay2_reg[23]_i_1_n_1 ,\S2_delay2_reg[23]_i_1_n_2 ,\S2_delay2_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_up_delay2[23:20]),
        .O(S22[23:20]),
        .S({\S2_delay2[23]_i_2_n_0 ,\S2_delay2[23]_i_3_n_0 ,\S2_delay2[23]_i_4_n_0 ,\S2_delay2[23]_i_5_n_0 }));
  FDCE \S2_delay2_reg[24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S22[24]),
        .Q(S2_delay2[24]));
  FDCE \S2_delay2_reg[25] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S22[25]),
        .Q(S2_delay2[25]));
  FDCE \S2_delay2_reg[26] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S22[26]),
        .Q(\S2_delay2_reg_n_0_[26] ));
  CARRY4 \S2_delay2_reg[26]_i_1 
       (.CI(\S2_delay2_reg[23]_i_1_n_0 ),
        .CO({\NLW_S2_delay2_reg[26]_i_1_CO_UNCONNECTED [3:2],\S2_delay2_reg[26]_i_1_n_2 ,\S2_delay2_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\S2_delay2[26]_i_2_n_0 ,S1_up_delay2[24]}),
        .O({\NLW_S2_delay2_reg[26]_i_1_O_UNCONNECTED [3],S22[26:24]}),
        .S({1'b0,1'b1,\S2_delay2[26]_i_3_n_0 ,\S2_delay2[26]_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[15]_i_10 
       (.I0(S1_up_delay3[9]),
        .I1(S1_down_delay3[9]),
        .O(\S2_delay3[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[15]_i_11 
       (.I0(S1_up_delay3[8]),
        .I1(S1_down_delay3[8]),
        .O(\S2_delay3[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[15]_i_13 
       (.I0(S1_up_delay3[7]),
        .I1(S1_down_delay3[7]),
        .O(\S2_delay3[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[15]_i_14 
       (.I0(S1_up_delay3[6]),
        .I1(S1_down_delay3[6]),
        .O(\S2_delay3[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[15]_i_15 
       (.I0(S1_up_delay3[5]),
        .I1(S1_down_delay3[5]),
        .O(\S2_delay3[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[15]_i_16 
       (.I0(S1_up_delay3[4]),
        .I1(S1_down_delay3[4]),
        .O(\S2_delay3[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[15]_i_17 
       (.I0(S1_up_delay3[3]),
        .I1(S1_down_delay3[3]),
        .O(\S2_delay3[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[15]_i_18 
       (.I0(S1_up_delay3[2]),
        .I1(S1_down_delay3[2]),
        .O(\S2_delay3[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[15]_i_19 
       (.I0(S1_up_delay3[1]),
        .I1(S1_down_delay3[1]),
        .O(\S2_delay3[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[15]_i_20 
       (.I0(S1_up_delay3[0]),
        .I1(S1_down_delay3[0]),
        .O(\S2_delay3[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[15]_i_3 
       (.I0(S1_up_delay3[15]),
        .I1(S1_down_delay3[15]),
        .O(\S2_delay3[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[15]_i_4 
       (.I0(S1_up_delay3[14]),
        .I1(S1_down_delay3[14]),
        .O(\S2_delay3[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[15]_i_5 
       (.I0(S1_up_delay3[13]),
        .I1(S1_down_delay3[13]),
        .O(\S2_delay3[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[15]_i_6 
       (.I0(S1_up_delay3[12]),
        .I1(S1_down_delay3[12]),
        .O(\S2_delay3[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[15]_i_8 
       (.I0(S1_up_delay3[11]),
        .I1(S1_down_delay3[11]),
        .O(\S2_delay3[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[15]_i_9 
       (.I0(S1_up_delay3[10]),
        .I1(S1_down_delay3[10]),
        .O(\S2_delay3[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[19]_i_2 
       (.I0(S1_up_delay3[19]),
        .I1(S1_down_delay3[19]),
        .O(\S2_delay3[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[19]_i_3 
       (.I0(S1_up_delay3[18]),
        .I1(S1_down_delay3[18]),
        .O(\S2_delay3[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[19]_i_4 
       (.I0(S1_up_delay3[17]),
        .I1(S1_down_delay3[17]),
        .O(\S2_delay3[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[19]_i_5 
       (.I0(S1_up_delay3[16]),
        .I1(S1_down_delay3[16]),
        .O(\S2_delay3[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[23]_i_2 
       (.I0(S1_up_delay3[23]),
        .I1(S1_down_delay3[23]),
        .O(\S2_delay3[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[23]_i_3 
       (.I0(S1_up_delay3[22]),
        .I1(S1_down_delay3[22]),
        .O(\S2_delay3[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[23]_i_4 
       (.I0(S1_up_delay3[21]),
        .I1(S1_down_delay3[21]),
        .O(\S2_delay3[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[23]_i_5 
       (.I0(S1_up_delay3[20]),
        .I1(S1_down_delay3[20]),
        .O(\S2_delay3[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \S2_delay3[26]_i_2 
       (.I0(S1_up_delay3[25]),
        .O(\S2_delay3[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[26]_i_3 
       (.I0(S1_up_delay3[25]),
        .I1(S1_down_delay3[25]),
        .O(\S2_delay3[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[26]_i_4 
       (.I0(S1_up_delay3[24]),
        .I1(S1_down_delay3[24]),
        .O(\S2_delay3[26]_i_4_n_0 ));
  FDCE \S2_delay3_reg[15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S23[15]),
        .Q(\S2_delay3_reg_n_0_[15] ));
  CARRY4 \S2_delay3_reg[15]_i_1 
       (.CI(\S2_delay3_reg[15]_i_2_n_0 ),
        .CO({\S2_delay3_reg[15]_i_1_n_0 ,\S2_delay3_reg[15]_i_1_n_1 ,\S2_delay3_reg[15]_i_1_n_2 ,\S2_delay3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_up_delay3[15:12]),
        .O({S23[15],\NLW_S2_delay3_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\S2_delay3[15]_i_3_n_0 ,\S2_delay3[15]_i_4_n_0 ,\S2_delay3[15]_i_5_n_0 ,\S2_delay3[15]_i_6_n_0 }));
  CARRY4 \S2_delay3_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\S2_delay3_reg[15]_i_12_n_0 ,\S2_delay3_reg[15]_i_12_n_1 ,\S2_delay3_reg[15]_i_12_n_2 ,\S2_delay3_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_up_delay3[3:0]),
        .O(\NLW_S2_delay3_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\S2_delay3[15]_i_17_n_0 ,\S2_delay3[15]_i_18_n_0 ,\S2_delay3[15]_i_19_n_0 ,\S2_delay3[15]_i_20_n_0 }));
  CARRY4 \S2_delay3_reg[15]_i_2 
       (.CI(\S2_delay3_reg[15]_i_7_n_0 ),
        .CO({\S2_delay3_reg[15]_i_2_n_0 ,\S2_delay3_reg[15]_i_2_n_1 ,\S2_delay3_reg[15]_i_2_n_2 ,\S2_delay3_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_up_delay3[11:8]),
        .O(\NLW_S2_delay3_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\S2_delay3[15]_i_8_n_0 ,\S2_delay3[15]_i_9_n_0 ,\S2_delay3[15]_i_10_n_0 ,\S2_delay3[15]_i_11_n_0 }));
  CARRY4 \S2_delay3_reg[15]_i_7 
       (.CI(\S2_delay3_reg[15]_i_12_n_0 ),
        .CO({\S2_delay3_reg[15]_i_7_n_0 ,\S2_delay3_reg[15]_i_7_n_1 ,\S2_delay3_reg[15]_i_7_n_2 ,\S2_delay3_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_up_delay3[7:4]),
        .O(\NLW_S2_delay3_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\S2_delay3[15]_i_13_n_0 ,\S2_delay3[15]_i_14_n_0 ,\S2_delay3[15]_i_15_n_0 ,\S2_delay3[15]_i_16_n_0 }));
  FDCE \S2_delay3_reg[16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S23[16]),
        .Q(S2_delay3[16]));
  FDCE \S2_delay3_reg[17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S23[17]),
        .Q(S2_delay3[17]));
  FDCE \S2_delay3_reg[18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S23[18]),
        .Q(S2_delay3[18]));
  FDCE \S2_delay3_reg[19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S23[19]),
        .Q(S2_delay3[19]));
  CARRY4 \S2_delay3_reg[19]_i_1 
       (.CI(\S2_delay3_reg[15]_i_1_n_0 ),
        .CO({\S2_delay3_reg[19]_i_1_n_0 ,\S2_delay3_reg[19]_i_1_n_1 ,\S2_delay3_reg[19]_i_1_n_2 ,\S2_delay3_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_up_delay3[19:16]),
        .O(S23[19:16]),
        .S({\S2_delay3[19]_i_2_n_0 ,\S2_delay3[19]_i_3_n_0 ,\S2_delay3[19]_i_4_n_0 ,\S2_delay3[19]_i_5_n_0 }));
  FDCE \S2_delay3_reg[20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S23[20]),
        .Q(S2_delay3[20]));
  FDCE \S2_delay3_reg[21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S23[21]),
        .Q(S2_delay3[21]));
  FDCE \S2_delay3_reg[22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S23[22]),
        .Q(S2_delay3[22]));
  FDCE \S2_delay3_reg[23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S23[23]),
        .Q(S2_delay3[23]));
  CARRY4 \S2_delay3_reg[23]_i_1 
       (.CI(\S2_delay3_reg[19]_i_1_n_0 ),
        .CO({\S2_delay3_reg[23]_i_1_n_0 ,\S2_delay3_reg[23]_i_1_n_1 ,\S2_delay3_reg[23]_i_1_n_2 ,\S2_delay3_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(S1_up_delay3[23:20]),
        .O(S23[23:20]),
        .S({\S2_delay3[23]_i_2_n_0 ,\S2_delay3[23]_i_3_n_0 ,\S2_delay3[23]_i_4_n_0 ,\S2_delay3[23]_i_5_n_0 }));
  FDCE \S2_delay3_reg[24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S23[24]),
        .Q(S2_delay3[24]));
  FDCE \S2_delay3_reg[25] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S23[25]),
        .Q(S2_delay3[25]));
  FDCE \S2_delay3_reg[26] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S23[26]),
        .Q(\S2_delay3_reg_n_0_[26] ));
  CARRY4 \S2_delay3_reg[26]_i_1 
       (.CI(\S2_delay3_reg[23]_i_1_n_0 ),
        .CO({\NLW_S2_delay3_reg[26]_i_1_CO_UNCONNECTED [3:2],\S2_delay3_reg[26]_i_1_n_2 ,\S2_delay3_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\S2_delay3[26]_i_2_n_0 ,S1_up_delay3[24]}),
        .O({\NLW_S2_delay3_reg[26]_i_1_O_UNCONNECTED [3],S23[26:24]}),
        .S({1'b0,1'b1,\S2_delay3[26]_i_3_n_0 ,\S2_delay3[26]_i_4_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_1[0]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(cast_delay1[0]),
        .O(\Y_1[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_1[1]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(cast_delay1[1]),
        .O(\Y_1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_1[2]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(cast_delay1[2]),
        .O(\Y_1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_1[3]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(cast_delay1[3]),
        .O(\Y_1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_1[4]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(cast_delay1[4]),
        .O(\Y_1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_1[5]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(cast_delay1[5]),
        .O(\Y_1[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_1[6]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(cast_delay1[6]),
        .O(\Y_1[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Y_1[7]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(cast_delay1[7]),
        .O(\Y_1[7]_i_1_n_0 ));
  FDCE \Y_1_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\Y_1[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \Y_1_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\Y_1[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \Y_1_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\Y_1[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \Y_1_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\Y_1[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \Y_1_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\Y_1[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \Y_1_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\Y_1[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \Y_1_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\Y_1[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \Y_1_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\Y_1[7]_i_1_n_0 ),
        .Q(Q[7]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hAABE)) 
    \cast_delay1[0]_i_1 
       (.I0(castout11__14),
        .I1(p_0_in),
        .I2(p_1_in[0]),
        .I3(\S2_delay1_reg_n_0_[26] ),
        .O(castout1[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hAAAABFEA)) 
    \cast_delay1[1]_i_1 
       (.I0(castout11__14),
        .I1(p_0_in),
        .I2(p_1_in[0]),
        .I3(p_1_in[1]),
        .I4(\S2_delay1_reg_n_0_[26] ),
        .O(castout1[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAABFFFEAAA)) 
    \cast_delay1[2]_i_1 
       (.I0(castout11__14),
        .I1(p_1_in[1]),
        .I2(p_1_in[0]),
        .I3(p_0_in),
        .I4(p_1_in[2]),
        .I5(\S2_delay1_reg_n_0_[26] ),
        .O(castout1[2]));
  LUT4 #(
    .INIT(16'hAAEB)) 
    \cast_delay1[3]_i_1 
       (.I0(castout11__14),
        .I1(\cast_delay1[3]_i_2_n_0 ),
        .I2(p_1_in[3]),
        .I3(\S2_delay1_reg_n_0_[26] ),
        .O(castout1[3]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \cast_delay1[3]_i_2 
       (.I0(p_1_in[2]),
        .I1(p_0_in),
        .I2(p_1_in[0]),
        .I3(p_1_in[1]),
        .O(\cast_delay1[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAABE)) 
    \cast_delay1[4]_i_1 
       (.I0(castout11__14),
        .I1(\cast_delay1[4]_i_2_n_0 ),
        .I2(p_1_in[4]),
        .I3(\S2_delay1_reg_n_0_[26] ),
        .O(castout1[4]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \cast_delay1[4]_i_2 
       (.I0(p_1_in[3]),
        .I1(p_1_in[1]),
        .I2(p_1_in[0]),
        .I3(p_0_in),
        .I4(p_1_in[2]),
        .O(\cast_delay1[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hAAEB)) 
    \cast_delay1[5]_i_1 
       (.I0(castout11__14),
        .I1(\cast_delay1[7]_i_3_n_0 ),
        .I2(p_1_in[5]),
        .I3(\S2_delay1_reg_n_0_[26] ),
        .O(castout1[5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hAAAAFBAE)) 
    \cast_delay1[6]_i_1 
       (.I0(castout11__14),
        .I1(p_1_in[5]),
        .I2(\cast_delay1[7]_i_3_n_0 ),
        .I3(p_1_in[6]),
        .I4(\S2_delay1_reg_n_0_[26] ),
        .O(castout1[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFFFBAAA)) 
    \cast_delay1[7]_i_1 
       (.I0(castout11__14),
        .I1(\cast_delay1[7]_i_3_n_0 ),
        .I2(p_1_in[5]),
        .I3(p_1_in[6]),
        .I4(p_1_in[7]),
        .I5(\S2_delay1_reg_n_0_[26] ),
        .O(castout1[7]));
  LUT6 #(
    .INIT(64'h0000FEEE0000EEEE)) 
    \cast_delay1[7]_i_2 
       (.I0(p_2_in[1]),
        .I1(p_2_in[0]),
        .I2(p_1_in[1]),
        .I3(p_1_in[0]),
        .I4(\S2_delay1_reg_n_0_[26] ),
        .I5(\cast_delay1[7]_i_4_n_0 ),
        .O(castout11__14));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \cast_delay1[7]_i_3 
       (.I0(p_1_in[4]),
        .I1(p_1_in[2]),
        .I2(p_0_in),
        .I3(p_1_in[0]),
        .I4(p_1_in[1]),
        .I5(p_1_in[3]),
        .O(\cast_delay1[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cast_delay1[7]_i_4 
       (.I0(p_1_in[2]),
        .I1(p_1_in[3]),
        .I2(p_1_in[4]),
        .I3(p_1_in[5]),
        .I4(p_1_in[7]),
        .I5(p_1_in[6]),
        .O(\cast_delay1[7]_i_4_n_0 ));
  FDCE \cast_delay1_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(castout1[0]),
        .Q(cast_delay1[0]));
  FDCE \cast_delay1_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(castout1[1]),
        .Q(cast_delay1[1]));
  FDCE \cast_delay1_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(castout1[2]),
        .Q(cast_delay1[2]));
  FDCE \cast_delay1_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(castout1[3]),
        .Q(cast_delay1[3]));
  FDCE \cast_delay1_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(castout1[4]),
        .Q(cast_delay1[4]));
  FDCE \cast_delay1_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(castout1[5]),
        .Q(cast_delay1[5]));
  FDCE \cast_delay1_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(castout1[6]),
        .Q(cast_delay1[6]));
  FDCE \cast_delay1_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(castout1[7]),
        .Q(cast_delay1[7]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hAABE)) 
    \cast_delay2[0]_i_1 
       (.I0(castout21__14),
        .I1(\S2_delay2_reg_n_0_[15] ),
        .I2(S2_delay2[16]),
        .I3(\S2_delay2_reg_n_0_[26] ),
        .O(castout2[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hAAAABFEA)) 
    \cast_delay2[1]_i_1 
       (.I0(castout21__14),
        .I1(\S2_delay2_reg_n_0_[15] ),
        .I2(S2_delay2[16]),
        .I3(S2_delay2[17]),
        .I4(\S2_delay2_reg_n_0_[26] ),
        .O(castout2[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAABFFFEAAA)) 
    \cast_delay2[2]_i_1 
       (.I0(castout21__14),
        .I1(S2_delay2[17]),
        .I2(S2_delay2[16]),
        .I3(\S2_delay2_reg_n_0_[15] ),
        .I4(S2_delay2[18]),
        .I5(\S2_delay2_reg_n_0_[26] ),
        .O(castout2[2]));
  LUT4 #(
    .INIT(16'hAAEB)) 
    \cast_delay2[3]_i_1 
       (.I0(castout21__14),
        .I1(\cast_delay2[3]_i_2_n_0 ),
        .I2(S2_delay2[19]),
        .I3(\S2_delay2_reg_n_0_[26] ),
        .O(castout2[3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \cast_delay2[3]_i_2 
       (.I0(S2_delay2[18]),
        .I1(\S2_delay2_reg_n_0_[15] ),
        .I2(S2_delay2[16]),
        .I3(S2_delay2[17]),
        .O(\cast_delay2[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAABE)) 
    \cast_delay2[4]_i_1 
       (.I0(castout21__14),
        .I1(\cast_delay2[4]_i_2_n_0 ),
        .I2(S2_delay2[20]),
        .I3(\S2_delay2_reg_n_0_[26] ),
        .O(castout2[4]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \cast_delay2[4]_i_2 
       (.I0(S2_delay2[19]),
        .I1(S2_delay2[17]),
        .I2(S2_delay2[16]),
        .I3(\S2_delay2_reg_n_0_[15] ),
        .I4(S2_delay2[18]),
        .O(\cast_delay2[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hAAEB)) 
    \cast_delay2[5]_i_1 
       (.I0(castout21__14),
        .I1(\cast_delay2[7]_i_3_n_0 ),
        .I2(S2_delay2[21]),
        .I3(\S2_delay2_reg_n_0_[26] ),
        .O(castout2[5]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hAAAAFBAE)) 
    \cast_delay2[6]_i_1 
       (.I0(castout21__14),
        .I1(S2_delay2[21]),
        .I2(\cast_delay2[7]_i_3_n_0 ),
        .I3(S2_delay2[22]),
        .I4(\S2_delay2_reg_n_0_[26] ),
        .O(castout2[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFFFBAAA)) 
    \cast_delay2[7]_i_1 
       (.I0(castout21__14),
        .I1(\cast_delay2[7]_i_3_n_0 ),
        .I2(S2_delay2[21]),
        .I3(S2_delay2[22]),
        .I4(S2_delay2[23]),
        .I5(\S2_delay2_reg_n_0_[26] ),
        .O(castout2[7]));
  LUT6 #(
    .INIT(64'h0000FEEE0000EEEE)) 
    \cast_delay2[7]_i_2 
       (.I0(S2_delay2[25]),
        .I1(S2_delay2[24]),
        .I2(S2_delay2[17]),
        .I3(S2_delay2[16]),
        .I4(\S2_delay2_reg_n_0_[26] ),
        .I5(\cast_delay2[7]_i_4_n_0 ),
        .O(castout21__14));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \cast_delay2[7]_i_3 
       (.I0(S2_delay2[20]),
        .I1(S2_delay2[18]),
        .I2(\S2_delay2_reg_n_0_[15] ),
        .I3(S2_delay2[16]),
        .I4(S2_delay2[17]),
        .I5(S2_delay2[19]),
        .O(\cast_delay2[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cast_delay2[7]_i_4 
       (.I0(S2_delay2[18]),
        .I1(S2_delay2[19]),
        .I2(S2_delay2[20]),
        .I3(S2_delay2[21]),
        .I4(S2_delay2[23]),
        .I5(S2_delay2[22]),
        .O(\cast_delay2[7]_i_4_n_0 ));
  FDCE \cast_delay2_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(castout2[0]),
        .Q(cast_delay2[0]));
  FDCE \cast_delay2_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(castout2[1]),
        .Q(cast_delay2[1]));
  FDCE \cast_delay2_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(castout2[2]),
        .Q(cast_delay2[2]));
  FDCE \cast_delay2_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(castout2[3]),
        .Q(cast_delay2[3]));
  FDCE \cast_delay2_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(castout2[4]),
        .Q(cast_delay2[4]));
  FDCE \cast_delay2_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(castout2[5]),
        .Q(cast_delay2[5]));
  FDCE \cast_delay2_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(castout2[6]),
        .Q(cast_delay2[6]));
  FDCE \cast_delay2_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(castout2[7]),
        .Q(cast_delay2[7]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hAABE)) 
    \cast_delay3[0]_i_1 
       (.I0(castout31__14),
        .I1(\S2_delay3_reg_n_0_[15] ),
        .I2(S2_delay3[16]),
        .I3(\S2_delay3_reg_n_0_[26] ),
        .O(castout3[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hAAAABFEA)) 
    \cast_delay3[1]_i_1 
       (.I0(castout31__14),
        .I1(\S2_delay3_reg_n_0_[15] ),
        .I2(S2_delay3[16]),
        .I3(S2_delay3[17]),
        .I4(\S2_delay3_reg_n_0_[26] ),
        .O(castout3[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAABFFFEAAA)) 
    \cast_delay3[2]_i_1 
       (.I0(castout31__14),
        .I1(S2_delay3[17]),
        .I2(S2_delay3[16]),
        .I3(\S2_delay3_reg_n_0_[15] ),
        .I4(S2_delay3[18]),
        .I5(\S2_delay3_reg_n_0_[26] ),
        .O(castout3[2]));
  LUT4 #(
    .INIT(16'hAAEB)) 
    \cast_delay3[3]_i_1 
       (.I0(castout31__14),
        .I1(\cast_delay3[3]_i_2_n_0 ),
        .I2(S2_delay3[19]),
        .I3(\S2_delay3_reg_n_0_[26] ),
        .O(castout3[3]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \cast_delay3[3]_i_2 
       (.I0(S2_delay3[18]),
        .I1(\S2_delay3_reg_n_0_[15] ),
        .I2(S2_delay3[16]),
        .I3(S2_delay3[17]),
        .O(\cast_delay3[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAABE)) 
    \cast_delay3[4]_i_1 
       (.I0(castout31__14),
        .I1(\cast_delay3[4]_i_2_n_0 ),
        .I2(S2_delay3[20]),
        .I3(\S2_delay3_reg_n_0_[26] ),
        .O(castout3[4]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \cast_delay3[4]_i_2 
       (.I0(S2_delay3[19]),
        .I1(S2_delay3[17]),
        .I2(S2_delay3[16]),
        .I3(\S2_delay3_reg_n_0_[15] ),
        .I4(S2_delay3[18]),
        .O(\cast_delay3[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hAAEB)) 
    \cast_delay3[5]_i_1 
       (.I0(castout31__14),
        .I1(\cast_delay3[7]_i_3_n_0 ),
        .I2(S2_delay3[21]),
        .I3(\S2_delay3_reg_n_0_[26] ),
        .O(castout3[5]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hAAAAFBAE)) 
    \cast_delay3[6]_i_1 
       (.I0(castout31__14),
        .I1(S2_delay3[21]),
        .I2(\cast_delay3[7]_i_3_n_0 ),
        .I3(S2_delay3[22]),
        .I4(\S2_delay3_reg_n_0_[26] ),
        .O(castout3[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFFFBAAA)) 
    \cast_delay3[7]_i_1 
       (.I0(castout31__14),
        .I1(\cast_delay3[7]_i_3_n_0 ),
        .I2(S2_delay3[21]),
        .I3(S2_delay3[22]),
        .I4(S2_delay3[23]),
        .I5(\S2_delay3_reg_n_0_[26] ),
        .O(castout3[7]));
  LUT6 #(
    .INIT(64'h0000FEEE0000EEEE)) 
    \cast_delay3[7]_i_2 
       (.I0(S2_delay3[25]),
        .I1(S2_delay3[24]),
        .I2(S2_delay3[17]),
        .I3(S2_delay3[16]),
        .I4(\S2_delay3_reg_n_0_[26] ),
        .I5(\cast_delay3[7]_i_4_n_0 ),
        .O(castout31__14));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \cast_delay3[7]_i_3 
       (.I0(S2_delay3[20]),
        .I1(S2_delay3[18]),
        .I2(\S2_delay3_reg_n_0_[15] ),
        .I3(S2_delay3[16]),
        .I4(S2_delay3[17]),
        .I5(S2_delay3[19]),
        .O(\cast_delay3[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cast_delay3[7]_i_4 
       (.I0(S2_delay3[18]),
        .I1(S2_delay3[19]),
        .I2(S2_delay3[20]),
        .I3(S2_delay3[21]),
        .I4(S2_delay3[23]),
        .I5(S2_delay3[22]),
        .O(\cast_delay3[7]_i_4_n_0 ));
  FDCE \cast_delay3_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(castout3[0]),
        .Q(cast_delay3[0]));
  FDCE \cast_delay3_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(castout3[1]),
        .Q(cast_delay3[1]));
  FDCE \cast_delay3_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(castout3[2]),
        .Q(cast_delay3[2]));
  FDCE \cast_delay3_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(castout3[3]),
        .Q(cast_delay3[3]));
  FDCE \cast_delay3_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(castout3[4]),
        .Q(cast_delay3[4]));
  FDCE \cast_delay3_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(castout3[5]),
        .Q(cast_delay3[5]));
  FDCE \cast_delay3_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(castout3[6]),
        .Q(cast_delay3[6]));
  FDCE \cast_delay3_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(castout3[7]),
        .Q(cast_delay3[7]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    gain_mul_temp
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\multiInDelay11_reg_reg[1]_25 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_gain_mul_temp_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_gain_mul_temp_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_gain_mul_temp_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_gain_mul_temp_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(IPCORE_CLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_gain_mul_temp_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_gain_mul_temp_OVERFLOW_UNCONNECTED),
        .P({NLW_gain_mul_temp_P_UNCONNECTED[47:25],gain_mul_temp_n_81,gain_mul_temp_n_82,gain_mul_temp_n_83,gain_mul_temp_n_84,gain_mul_temp_n_85,gain_mul_temp_n_86,gain_mul_temp_n_87,gain_mul_temp_n_88,gain_mul_temp_n_89,gain_mul_temp_n_90,gain_mul_temp_n_91,gain_mul_temp_n_92,gain_mul_temp_n_93,gain_mul_temp_n_94,gain_mul_temp_n_95,gain_mul_temp_n_96,gain_mul_temp_n_97,gain_mul_temp_n_98,gain_mul_temp_n_99,gain_mul_temp_n_100,gain_mul_temp_n_101,gain_mul_temp_n_102,gain_mul_temp_n_103,gain_mul_temp_n_104,gain_mul_temp_n_105}),
        .PATTERNBDETECT(NLW_gain_mul_temp_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_gain_mul_temp_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_gain_mul_temp_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_gain_mul_temp_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    gain_mul_temp_1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\multiInDelay12_reg_reg[1]_22 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_gain_mul_temp_1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_gain_mul_temp_1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_gain_mul_temp_1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_gain_mul_temp_1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(IPCORE_CLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_gain_mul_temp_1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_gain_mul_temp_1_OVERFLOW_UNCONNECTED),
        .P({NLW_gain_mul_temp_1_P_UNCONNECTED[47:26],gain_mul_temp_1_n_80,gain_mul_temp_1_n_81,gain_mul_temp_1_n_82,gain_mul_temp_1_n_83,gain_mul_temp_1_n_84,gain_mul_temp_1_n_85,gain_mul_temp_1_n_86,gain_mul_temp_1_n_87,gain_mul_temp_1_n_88,gain_mul_temp_1_n_89,gain_mul_temp_1_n_90,gain_mul_temp_1_n_91,gain_mul_temp_1_n_92,gain_mul_temp_1_n_93,gain_mul_temp_1_n_94,gain_mul_temp_1_n_95,gain_mul_temp_1_n_96,gain_mul_temp_1_n_97,gain_mul_temp_1_n_98,gain_mul_temp_1_n_99,gain_mul_temp_1_n_100,gain_mul_temp_1_n_101,gain_mul_temp_1_n_102,gain_mul_temp_1_n_103,gain_mul_temp_1_n_104,gain_mul_temp_1_n_105}),
        .PATTERNBDETECT(NLW_gain_mul_temp_1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_gain_mul_temp_1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_gain_mul_temp_1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_gain_mul_temp_1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    gain_mul_temp_2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\multiInDelay13_reg_reg[1]_19 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_gain_mul_temp_2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_gain_mul_temp_2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_gain_mul_temp_2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_gain_mul_temp_2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(IPCORE_CLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_gain_mul_temp_2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_gain_mul_temp_2_OVERFLOW_UNCONNECTED),
        .P({NLW_gain_mul_temp_2_P_UNCONNECTED[47:23],gain_mul_temp_2_n_83,gain_mul_temp_2_n_84,gain_mul_temp_2_n_85,gain_mul_temp_2_n_86,gain_mul_temp_2_n_87,gain_mul_temp_2_n_88,gain_mul_temp_2_n_89,gain_mul_temp_2_n_90,gain_mul_temp_2_n_91,gain_mul_temp_2_n_92,gain_mul_temp_2_n_93,gain_mul_temp_2_n_94,gain_mul_temp_2_n_95,gain_mul_temp_2_n_96,gain_mul_temp_2_n_97,gain_mul_temp_2_n_98,gain_mul_temp_2_n_99,gain_mul_temp_2_n_100,gain_mul_temp_2_n_101,gain_mul_temp_2_n_102,gain_mul_temp_2_n_103,gain_mul_temp_2_n_104,gain_mul_temp_2_n_105}),
        .PATTERNBDETECT(NLW_gain_mul_temp_2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_gain_mul_temp_2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_gain_mul_temp_2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_gain_mul_temp_2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    gain_mul_temp_3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\multiInDelay11_reg_reg[1]_25 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_gain_mul_temp_3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_gain_mul_temp_3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_gain_mul_temp_3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_gain_mul_temp_3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(IPCORE_CLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_gain_mul_temp_3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_gain_mul_temp_3_OVERFLOW_UNCONNECTED),
        .P({NLW_gain_mul_temp_3_P_UNCONNECTED[47:24],gain_mul_temp_3_n_82,gain_mul_temp_3_n_83,gain_mul_temp_3_n_84,gain_mul_temp_3_n_85,gain_mul_temp_3_n_86,gain_mul_temp_3_n_87,gain_mul_temp_3_n_88,gain_mul_temp_3_n_89,gain_mul_temp_3_n_90,gain_mul_temp_3_n_91,gain_mul_temp_3_n_92,gain_mul_temp_3_n_93,gain_mul_temp_3_n_94,gain_mul_temp_3_n_95,gain_mul_temp_3_n_96,gain_mul_temp_3_n_97,gain_mul_temp_3_n_98,gain_mul_temp_3_n_99,gain_mul_temp_3_n_100,gain_mul_temp_3_n_101,gain_mul_temp_3_n_102,gain_mul_temp_3_n_103,gain_mul_temp_3_n_104,gain_mul_temp_3_n_105}),
        .PATTERNBDETECT(NLW_gain_mul_temp_3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_gain_mul_temp_3_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_gain_mul_temp_3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_gain_mul_temp_3_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    gain_mul_temp_4
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\multiInDelay12_reg_reg[1]_22 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_gain_mul_temp_4_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_gain_mul_temp_4_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_gain_mul_temp_4_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_gain_mul_temp_4_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(IPCORE_CLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_gain_mul_temp_4_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_gain_mul_temp_4_OVERFLOW_UNCONNECTED),
        .P({NLW_gain_mul_temp_4_P_UNCONNECTED[47:25],gain_mul_temp_4_n_81,gain_mul_temp_4_n_82,gain_mul_temp_4_n_83,gain_mul_temp_4_n_84,gain_mul_temp_4_n_85,gain_mul_temp_4_n_86,gain_mul_temp_4_n_87,gain_mul_temp_4_n_88,gain_mul_temp_4_n_89,gain_mul_temp_4_n_90,gain_mul_temp_4_n_91,gain_mul_temp_4_n_92,gain_mul_temp_4_n_93,gain_mul_temp_4_n_94,gain_mul_temp_4_n_95,gain_mul_temp_4_n_96,gain_mul_temp_4_n_97,gain_mul_temp_4_n_98,gain_mul_temp_4_n_99,gain_mul_temp_4_n_100,gain_mul_temp_4_n_101,gain_mul_temp_4_n_102,gain_mul_temp_4_n_103,gain_mul_temp_4_n_104,gain_mul_temp_4_n_105}),
        .PATTERNBDETECT(NLW_gain_mul_temp_4_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_gain_mul_temp_4_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_gain_mul_temp_4_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_gain_mul_temp_4_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    gain_mul_temp_5
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\multiInDelay13_reg_reg[1]_19 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_gain_mul_temp_5_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_gain_mul_temp_5_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_gain_mul_temp_5_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_gain_mul_temp_5_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(IPCORE_CLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_gain_mul_temp_5_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_gain_mul_temp_5_OVERFLOW_UNCONNECTED),
        .P({NLW_gain_mul_temp_5_P_UNCONNECTED[47:25],gain_mul_temp_5_n_81,gain_mul_temp_5_n_82,gain_mul_temp_5_n_83,gain_mul_temp_5_n_84,gain_mul_temp_5_n_85,gain_mul_temp_5_n_86,gain_mul_temp_5_n_87,gain_mul_temp_5_n_88,gain_mul_temp_5_n_89,gain_mul_temp_5_n_90,gain_mul_temp_5_n_91,gain_mul_temp_5_n_92,gain_mul_temp_5_n_93,gain_mul_temp_5_n_94,gain_mul_temp_5_n_95,gain_mul_temp_5_n_96,gain_mul_temp_5_n_97,gain_mul_temp_5_n_98,gain_mul_temp_5_n_99,gain_mul_temp_5_n_100,gain_mul_temp_5_n_101,gain_mul_temp_5_n_102,gain_mul_temp_5_n_103,gain_mul_temp_5_n_104,gain_mul_temp_5_n_105}),
        .PATTERNBDETECT(NLW_gain_mul_temp_5_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_gain_mul_temp_5_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_gain_mul_temp_5_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_gain_mul_temp_5_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    gain_mul_temp_6
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\multiInDelay11_reg_reg[1]_25 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_gain_mul_temp_6_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_gain_mul_temp_6_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_gain_mul_temp_6_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_gain_mul_temp_6_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(IPCORE_CLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_gain_mul_temp_6_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_gain_mul_temp_6_OVERFLOW_UNCONNECTED),
        .P({NLW_gain_mul_temp_6_P_UNCONNECTED[47:25],gain_mul_temp_6_n_81,gain_mul_temp_6_n_82,gain_mul_temp_6_n_83,gain_mul_temp_6_n_84,gain_mul_temp_6_n_85,gain_mul_temp_6_n_86,gain_mul_temp_6_n_87,gain_mul_temp_6_n_88,gain_mul_temp_6_n_89,gain_mul_temp_6_n_90,gain_mul_temp_6_n_91,gain_mul_temp_6_n_92,gain_mul_temp_6_n_93,gain_mul_temp_6_n_94,gain_mul_temp_6_n_95,gain_mul_temp_6_n_96,gain_mul_temp_6_n_97,gain_mul_temp_6_n_98,gain_mul_temp_6_n_99,gain_mul_temp_6_n_100,gain_mul_temp_6_n_101,gain_mul_temp_6_n_102,gain_mul_temp_6_n_103,gain_mul_temp_6_n_104,gain_mul_temp_6_n_105}),
        .PATTERNBDETECT(NLW_gain_mul_temp_6_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_gain_mul_temp_6_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_gain_mul_temp_6_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_gain_mul_temp_6_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    gain_mul_temp_7
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\multiInDelay12_reg_reg[1]_22 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_gain_mul_temp_7_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_gain_mul_temp_7_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_gain_mul_temp_7_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_gain_mul_temp_7_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(IPCORE_CLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_gain_mul_temp_7_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_gain_mul_temp_7_OVERFLOW_UNCONNECTED),
        .P({NLW_gain_mul_temp_7_P_UNCONNECTED[47:25],gain_mul_temp_7_n_81,gain_mul_temp_7_n_82,gain_mul_temp_7_n_83,gain_mul_temp_7_n_84,gain_mul_temp_7_n_85,gain_mul_temp_7_n_86,gain_mul_temp_7_n_87,gain_mul_temp_7_n_88,gain_mul_temp_7_n_89,gain_mul_temp_7_n_90,gain_mul_temp_7_n_91,gain_mul_temp_7_n_92,gain_mul_temp_7_n_93,gain_mul_temp_7_n_94,gain_mul_temp_7_n_95,gain_mul_temp_7_n_96,gain_mul_temp_7_n_97,gain_mul_temp_7_n_98,gain_mul_temp_7_n_99,gain_mul_temp_7_n_100,gain_mul_temp_7_n_101,gain_mul_temp_7_n_102,gain_mul_temp_7_n_103,gain_mul_temp_7_n_104,gain_mul_temp_7_n_105}),
        .PATTERNBDETECT(NLW_gain_mul_temp_7_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_gain_mul_temp_7_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_gain_mul_temp_7_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_gain_mul_temp_7_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    gain_mul_temp_8
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\multiInDelay13_reg_reg[1]_19 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_gain_mul_temp_8_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_gain_mul_temp_8_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_gain_mul_temp_8_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_gain_mul_temp_8_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(IPCORE_CLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_gain_mul_temp_8_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_gain_mul_temp_8_OVERFLOW_UNCONNECTED),
        .P({NLW_gain_mul_temp_8_P_UNCONNECTED[47:23],gain_mul_temp_8_n_83,gain_mul_temp_8_n_84,gain_mul_temp_8_n_85,gain_mul_temp_8_n_86,gain_mul_temp_8_n_87,gain_mul_temp_8_n_88,gain_mul_temp_8_n_89,gain_mul_temp_8_n_90,gain_mul_temp_8_n_91,gain_mul_temp_8_n_92,gain_mul_temp_8_n_93,gain_mul_temp_8_n_94,gain_mul_temp_8_n_95,gain_mul_temp_8_n_96,gain_mul_temp_8_n_97,gain_mul_temp_8_n_98,gain_mul_temp_8_n_99,gain_mul_temp_8_n_100,gain_mul_temp_8_n_101,gain_mul_temp_8_n_102,gain_mul_temp_8_n_103,gain_mul_temp_8_n_104,gain_mul_temp_8_n_105}),
        .PATTERNBDETECT(NLW_gain_mul_temp_8_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_gain_mul_temp_8_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_gain_mul_temp_8_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_gain_mul_temp_8_UNDERFLOW_UNCONNECTED));
  FDCE hEnd_reg_reg_c
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hEnd_reg_reg_c_7),
        .Q(hEnd_reg_reg_c_n_0));
  FDCE hEnd_reg_reg_c_0
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hEnd_reg_reg_c_n_0),
        .Q(hEnd_reg_reg_c_0_n_0));
  FDCE hEnd_reg_reg_c_1
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hEnd_reg_reg_c_0_n_0),
        .Q(hEnd_reg_reg_c_1_n_0));
  FDCE hEnd_reg_reg_c_2
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hEnd_reg_reg_c_1_n_0),
        .Q(hEnd_reg_reg_c_2_n_0));
  FDCE hEnd_reg_reg_c_3
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hEnd_reg_reg_c_2_n_0),
        .Q(hEnd_reg_reg_c_3_n_0));
  FDCE hEnd_reg_reg_c_4
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hEnd_reg_reg_c_3_n_0),
        .Q(hEnd_reg_reg_c_4_n_0));
  FDCE hEnd_reg_reg_c_5
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hEnd_reg_reg_c_4_n_0),
        .Q(hEnd_reg_reg_c_5_0));
  FDCE hEnd_reg_reg_c_6
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hEnd_reg_reg_c_5_0),
        .Q(hEnd_reg_reg_c_6_0));
  (* srl_bus_name = "\inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/intdelay_reg_reg " *) 
  (* srl_name = "\inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/intdelay_reg_reg[4]_srl6_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_3 " *) 
  SRL16E \intdelay_reg_reg[4]_srl6_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_3 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(IPCORE_CLK),
        .D(top_user_ctrl_valid_1),
        .Q(\intdelay_reg_reg[4]_srl6_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_3_n_0 ));
  FDRE \intdelay_reg_reg[5]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4 
       (.C(IPCORE_CLK),
        .CE(E),
        .D(\intdelay_reg_reg[4]_srl6_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_3_n_0 ),
        .Q(\intdelay_reg_reg[5]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4_n_0 ),
        .R(1'b0));
  FDCE \intdelay_reg_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(intdelay_reg_reg_gate_n_0),
        .Q(\intdelay_reg_reg_n_0_[6] ));
  LUT2 #(
    .INIT(4'h8)) 
    intdelay_reg_reg_gate
       (.I0(\intdelay_reg_reg[5]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4_n_0 ),
        .I1(hEnd_reg_reg_c_4_n_0),
        .O(intdelay_reg_reg_gate_n_0));
  FDCE \multiInDelay11_reg_reg[0][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg[0][7]_0 [0]),
        .Q(\multiInDelay11_reg_reg[0]_24 [0]));
  FDCE \multiInDelay11_reg_reg[0][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg[0][7]_0 [1]),
        .Q(\multiInDelay11_reg_reg[0]_24 [1]));
  FDCE \multiInDelay11_reg_reg[0][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg[0][7]_0 [2]),
        .Q(\multiInDelay11_reg_reg[0]_24 [2]));
  FDCE \multiInDelay11_reg_reg[0][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg[0][7]_0 [3]),
        .Q(\multiInDelay11_reg_reg[0]_24 [3]));
  FDCE \multiInDelay11_reg_reg[0][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg[0][7]_0 [4]),
        .Q(\multiInDelay11_reg_reg[0]_24 [4]));
  FDCE \multiInDelay11_reg_reg[0][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg[0][7]_0 [5]),
        .Q(\multiInDelay11_reg_reg[0]_24 [5]));
  FDCE \multiInDelay11_reg_reg[0][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg[0][7]_0 [6]),
        .Q(\multiInDelay11_reg_reg[0]_24 [6]));
  FDCE \multiInDelay11_reg_reg[0][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg[0][7]_0 [7]),
        .Q(\multiInDelay11_reg_reg[0]_24 [7]));
  FDCE \multiInDelay11_reg_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg[0]_24 [0]),
        .Q(\multiInDelay11_reg_reg[1]_25 [0]));
  FDCE \multiInDelay11_reg_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg[0]_24 [1]),
        .Q(\multiInDelay11_reg_reg[1]_25 [1]));
  FDCE \multiInDelay11_reg_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg[0]_24 [2]),
        .Q(\multiInDelay11_reg_reg[1]_25 [2]));
  FDCE \multiInDelay11_reg_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg[0]_24 [3]),
        .Q(\multiInDelay11_reg_reg[1]_25 [3]));
  FDCE \multiInDelay11_reg_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg[0]_24 [4]),
        .Q(\multiInDelay11_reg_reg[1]_25 [4]));
  FDCE \multiInDelay11_reg_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg[0]_24 [5]),
        .Q(\multiInDelay11_reg_reg[1]_25 [5]));
  FDCE \multiInDelay11_reg_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg[0]_24 [6]),
        .Q(\multiInDelay11_reg_reg[1]_25 [6]));
  FDCE \multiInDelay11_reg_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg[0]_24 [7]),
        .Q(\multiInDelay11_reg_reg[1]_25 [7]));
  FDCE \multiInDelay12_reg_reg[0][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay12_reg_reg[0][7]_0 [0]),
        .Q(\multiInDelay12_reg_reg[0]_21 [0]));
  FDCE \multiInDelay12_reg_reg[0][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay12_reg_reg[0][7]_0 [1]),
        .Q(\multiInDelay12_reg_reg[0]_21 [1]));
  FDCE \multiInDelay12_reg_reg[0][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay12_reg_reg[0][7]_0 [2]),
        .Q(\multiInDelay12_reg_reg[0]_21 [2]));
  FDCE \multiInDelay12_reg_reg[0][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay12_reg_reg[0][7]_0 [3]),
        .Q(\multiInDelay12_reg_reg[0]_21 [3]));
  FDCE \multiInDelay12_reg_reg[0][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay12_reg_reg[0][7]_0 [4]),
        .Q(\multiInDelay12_reg_reg[0]_21 [4]));
  FDCE \multiInDelay12_reg_reg[0][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay12_reg_reg[0][7]_0 [5]),
        .Q(\multiInDelay12_reg_reg[0]_21 [5]));
  FDCE \multiInDelay12_reg_reg[0][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay12_reg_reg[0][7]_0 [6]),
        .Q(\multiInDelay12_reg_reg[0]_21 [6]));
  FDCE \multiInDelay12_reg_reg[0][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay12_reg_reg[0][7]_0 [7]),
        .Q(\multiInDelay12_reg_reg[0]_21 [7]));
  FDCE \multiInDelay12_reg_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay12_reg_reg[0]_21 [0]),
        .Q(\multiInDelay12_reg_reg[1]_22 [0]));
  FDCE \multiInDelay12_reg_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay12_reg_reg[0]_21 [1]),
        .Q(\multiInDelay12_reg_reg[1]_22 [1]));
  FDCE \multiInDelay12_reg_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay12_reg_reg[0]_21 [2]),
        .Q(\multiInDelay12_reg_reg[1]_22 [2]));
  FDCE \multiInDelay12_reg_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay12_reg_reg[0]_21 [3]),
        .Q(\multiInDelay12_reg_reg[1]_22 [3]));
  FDCE \multiInDelay12_reg_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay12_reg_reg[0]_21 [4]),
        .Q(\multiInDelay12_reg_reg[1]_22 [4]));
  FDCE \multiInDelay12_reg_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay12_reg_reg[0]_21 [5]),
        .Q(\multiInDelay12_reg_reg[1]_22 [5]));
  FDCE \multiInDelay12_reg_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay12_reg_reg[0]_21 [6]),
        .Q(\multiInDelay12_reg_reg[1]_22 [6]));
  FDCE \multiInDelay12_reg_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay12_reg_reg[0]_21 [7]),
        .Q(\multiInDelay12_reg_reg[1]_22 [7]));
  FDCE \multiInDelay13_reg_reg[0][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay13_reg_reg[0][7]_0 [0]),
        .Q(\multiInDelay13_reg_reg[0]_18 [0]));
  FDCE \multiInDelay13_reg_reg[0][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay13_reg_reg[0][7]_0 [1]),
        .Q(\multiInDelay13_reg_reg[0]_18 [1]));
  FDCE \multiInDelay13_reg_reg[0][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay13_reg_reg[0][7]_0 [2]),
        .Q(\multiInDelay13_reg_reg[0]_18 [2]));
  FDCE \multiInDelay13_reg_reg[0][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay13_reg_reg[0][7]_0 [3]),
        .Q(\multiInDelay13_reg_reg[0]_18 [3]));
  FDCE \multiInDelay13_reg_reg[0][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay13_reg_reg[0][7]_0 [4]),
        .Q(\multiInDelay13_reg_reg[0]_18 [4]));
  FDCE \multiInDelay13_reg_reg[0][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay13_reg_reg[0][7]_0 [5]),
        .Q(\multiInDelay13_reg_reg[0]_18 [5]));
  FDCE \multiInDelay13_reg_reg[0][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay13_reg_reg[0][7]_0 [6]),
        .Q(\multiInDelay13_reg_reg[0]_18 [6]));
  FDCE \multiInDelay13_reg_reg[0][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay13_reg_reg[0][7]_0 [7]),
        .Q(\multiInDelay13_reg_reg[0]_18 [7]));
  FDCE \multiInDelay13_reg_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay13_reg_reg[0]_18 [0]),
        .Q(\multiInDelay13_reg_reg[1]_19 [0]));
  FDCE \multiInDelay13_reg_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay13_reg_reg[0]_18 [1]),
        .Q(\multiInDelay13_reg_reg[1]_19 [1]));
  FDCE \multiInDelay13_reg_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay13_reg_reg[0]_18 [2]),
        .Q(\multiInDelay13_reg_reg[1]_19 [2]));
  FDCE \multiInDelay13_reg_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay13_reg_reg[0]_18 [3]),
        .Q(\multiInDelay13_reg_reg[1]_19 [3]));
  FDCE \multiInDelay13_reg_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay13_reg_reg[0]_18 [4]),
        .Q(\multiInDelay13_reg_reg[1]_19 [4]));
  FDCE \multiInDelay13_reg_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay13_reg_reg[0]_18 [5]),
        .Q(\multiInDelay13_reg_reg[1]_19 [5]));
  FDCE \multiInDelay13_reg_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay13_reg_reg[0]_18 [6]),
        .Q(\multiInDelay13_reg_reg[1]_19 [6]));
  FDCE \multiInDelay13_reg_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay13_reg_reg[0]_18 [7]),
        .Q(\multiInDelay13_reg_reg[1]_19 [7]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][0]_i_1 
       (.I0(gain_mul_temp_n_105),
        .I1(\multiOutDelay11_reg_reg[1][24]_0 ),
        .O(\multiOutDelay11_reg_reg[0]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][10]_i_1 
       (.I0(gain_mul_temp_n_95),
        .I1(\multiOutDelay11_reg_reg[1][24]_0 ),
        .O(\multiOutDelay11_reg_reg[0]_2 [10]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][11]_i_1 
       (.I0(gain_mul_temp_n_94),
        .I1(\multiOutDelay11_reg_reg[1][24]_0 ),
        .O(\multiOutDelay11_reg_reg[0]_2 [11]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][12]_i_1 
       (.I0(gain_mul_temp_n_93),
        .I1(\multiOutDelay11_reg_reg[1][24]_0 ),
        .O(\multiOutDelay11_reg_reg[0]_2 [12]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][13]_i_1 
       (.I0(gain_mul_temp_n_92),
        .I1(\multiOutDelay11_reg_reg[1][24]_0 ),
        .O(\multiOutDelay11_reg_reg[0]_2 [13]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][14]_i_1 
       (.I0(gain_mul_temp_n_91),
        .I1(\multiOutDelay11_reg_reg[1][24]_0 ),
        .O(\multiOutDelay11_reg_reg[0]_2 [14]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][15]_i_1 
       (.I0(gain_mul_temp_n_90),
        .I1(\multiOutDelay11_reg_reg[1][24]_0 ),
        .O(\multiOutDelay11_reg_reg[0]_2 [15]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][16]_i_1 
       (.I0(gain_mul_temp_n_89),
        .I1(\multiOutDelay11_reg_reg[1][24]_0 ),
        .O(\multiOutDelay11_reg_reg[0]_2 [16]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][17]_i_1 
       (.I0(gain_mul_temp_n_88),
        .I1(\multiOutDelay11_reg_reg[1][24]_0 ),
        .O(\multiOutDelay11_reg_reg[0]_2 [17]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][18]_i_1 
       (.I0(gain_mul_temp_n_87),
        .I1(\multiOutDelay11_reg_reg[1][24]_0 ),
        .O(\multiOutDelay11_reg_reg[0]_2 [18]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][19]_i_1 
       (.I0(gain_mul_temp_n_86),
        .I1(\multiOutDelay11_reg_reg[1][24]_0 ),
        .O(\multiOutDelay11_reg_reg[0]_2 [19]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][1]_i_1 
       (.I0(gain_mul_temp_n_104),
        .I1(\multiOutDelay11_reg_reg[1][24]_0 ),
        .O(\multiOutDelay11_reg_reg[0]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][20]_i_1 
       (.I0(gain_mul_temp_n_85),
        .I1(\multiOutDelay11_reg_reg[1][24]_0 ),
        .O(\multiOutDelay11_reg_reg[0]_2 [20]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][21]_i_1 
       (.I0(gain_mul_temp_n_84),
        .I1(\multiOutDelay11_reg_reg[1][24]_0 ),
        .O(\multiOutDelay11_reg_reg[0]_2 [21]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][22]_i_1 
       (.I0(gain_mul_temp_n_83),
        .I1(\multiOutDelay11_reg_reg[1][24]_0 ),
        .O(\multiOutDelay11_reg_reg[0]_2 [22]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][23]_i_1 
       (.I0(gain_mul_temp_n_82),
        .I1(\multiOutDelay11_reg_reg[1][24]_0 ),
        .O(\multiOutDelay11_reg_reg[0]_2 [23]));
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][24]_i_1 
       (.I0(gain_mul_temp_n_81),
        .I1(\multiOutDelay11_reg_reg[1][24]_0 ),
        .O(\multiOutDelay11_reg_reg[0]_2 [24]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][2]_i_1 
       (.I0(gain_mul_temp_n_103),
        .I1(\multiOutDelay11_reg_reg[1][24]_0 ),
        .O(\multiOutDelay11_reg_reg[0]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][3]_i_1 
       (.I0(gain_mul_temp_n_102),
        .I1(\multiOutDelay11_reg_reg[1][24]_0 ),
        .O(\multiOutDelay11_reg_reg[0]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][4]_i_1 
       (.I0(gain_mul_temp_n_101),
        .I1(\multiOutDelay11_reg_reg[1][24]_0 ),
        .O(\multiOutDelay11_reg_reg[0]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][5]_i_1 
       (.I0(gain_mul_temp_n_100),
        .I1(\multiOutDelay11_reg_reg[1][24]_0 ),
        .O(\multiOutDelay11_reg_reg[0]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][6]_i_1 
       (.I0(gain_mul_temp_n_99),
        .I1(\multiOutDelay11_reg_reg[1][24]_0 ),
        .O(\multiOutDelay11_reg_reg[0]_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][7]_i_1 
       (.I0(gain_mul_temp_n_98),
        .I1(\multiOutDelay11_reg_reg[1][24]_0 ),
        .O(\multiOutDelay11_reg_reg[0]_2 [7]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][8]_i_1 
       (.I0(gain_mul_temp_n_97),
        .I1(\multiOutDelay11_reg_reg[1][24]_0 ),
        .O(\multiOutDelay11_reg_reg[0]_2 [8]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][9]_i_1 
       (.I0(gain_mul_temp_n_96),
        .I1(\multiOutDelay11_reg_reg[1][24]_0 ),
        .O(\multiOutDelay11_reg_reg[0]_2 [9]));
  FDCE \multiOutDelay11_reg_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg[0]_2 [0]),
        .Q(\multiOutDelay11_reg_reg[1]_26 [0]));
  FDCE \multiOutDelay11_reg_reg[1][10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg[0]_2 [10]),
        .Q(\multiOutDelay11_reg_reg[1]_26 [10]));
  FDCE \multiOutDelay11_reg_reg[1][11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg[0]_2 [11]),
        .Q(\multiOutDelay11_reg_reg[1]_26 [11]));
  FDCE \multiOutDelay11_reg_reg[1][12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg[0]_2 [12]),
        .Q(\multiOutDelay11_reg_reg[1]_26 [12]));
  FDCE \multiOutDelay11_reg_reg[1][13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg[0]_2 [13]),
        .Q(\multiOutDelay11_reg_reg[1]_26 [13]));
  FDCE \multiOutDelay11_reg_reg[1][14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg[0]_2 [14]),
        .Q(\multiOutDelay11_reg_reg[1]_26 [14]));
  FDCE \multiOutDelay11_reg_reg[1][15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg[0]_2 [15]),
        .Q(\multiOutDelay11_reg_reg[1]_26 [15]));
  FDCE \multiOutDelay11_reg_reg[1][16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg[0]_2 [16]),
        .Q(\multiOutDelay11_reg_reg[1]_26 [16]));
  FDCE \multiOutDelay11_reg_reg[1][17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg[0]_2 [17]),
        .Q(\multiOutDelay11_reg_reg[1]_26 [17]));
  FDCE \multiOutDelay11_reg_reg[1][18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg[0]_2 [18]),
        .Q(\multiOutDelay11_reg_reg[1]_26 [18]));
  FDCE \multiOutDelay11_reg_reg[1][19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg[0]_2 [19]),
        .Q(\multiOutDelay11_reg_reg[1]_26 [19]));
  FDCE \multiOutDelay11_reg_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg[0]_2 [1]),
        .Q(\multiOutDelay11_reg_reg[1]_26 [1]));
  FDCE \multiOutDelay11_reg_reg[1][20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg[0]_2 [20]),
        .Q(\multiOutDelay11_reg_reg[1]_26 [20]));
  FDCE \multiOutDelay11_reg_reg[1][21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg[0]_2 [21]),
        .Q(\multiOutDelay11_reg_reg[1]_26 [21]));
  FDCE \multiOutDelay11_reg_reg[1][22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg[0]_2 [22]),
        .Q(\multiOutDelay11_reg_reg[1]_26 [22]));
  FDCE \multiOutDelay11_reg_reg[1][23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg[0]_2 [23]),
        .Q(\multiOutDelay11_reg_reg[1]_26 [23]));
  FDCE \multiOutDelay11_reg_reg[1][24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg[0]_2 [24]),
        .Q(\multiOutDelay11_reg_reg[1]_26 [24]));
  FDCE \multiOutDelay11_reg_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg[0]_2 [2]),
        .Q(\multiOutDelay11_reg_reg[1]_26 [2]));
  FDCE \multiOutDelay11_reg_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg[0]_2 [3]),
        .Q(\multiOutDelay11_reg_reg[1]_26 [3]));
  FDCE \multiOutDelay11_reg_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg[0]_2 [4]),
        .Q(\multiOutDelay11_reg_reg[1]_26 [4]));
  FDCE \multiOutDelay11_reg_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg[0]_2 [5]),
        .Q(\multiOutDelay11_reg_reg[1]_26 [5]));
  FDCE \multiOutDelay11_reg_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg[0]_2 [6]),
        .Q(\multiOutDelay11_reg_reg[1]_26 [6]));
  FDCE \multiOutDelay11_reg_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg[0]_2 [7]),
        .Q(\multiOutDelay11_reg_reg[1]_26 [7]));
  FDCE \multiOutDelay11_reg_reg[1][8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg[0]_2 [8]),
        .Q(\multiOutDelay11_reg_reg[1]_26 [8]));
  FDCE \multiOutDelay11_reg_reg[1][9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg[0]_2 [9]),
        .Q(\multiOutDelay11_reg_reg[1]_26 [9]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay12_reg[1][0]_i_1 
       (.I0(gain_mul_temp_1_n_105),
        .I1(\multiOutDelay12_reg_reg[1][24]_0 ),
        .O(\multiOutDelay12_reg_reg[0]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay12_reg[1][10]_i_1 
       (.I0(gain_mul_temp_1_n_95),
        .I1(\multiOutDelay12_reg_reg[1][24]_0 ),
        .O(\multiOutDelay12_reg_reg[0]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay12_reg[1][11]_i_1 
       (.I0(gain_mul_temp_1_n_94),
        .I1(\multiOutDelay12_reg_reg[1][24]_0 ),
        .O(\multiOutDelay12_reg_reg[0]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay12_reg[1][12]_i_1 
       (.I0(gain_mul_temp_1_n_93),
        .I1(\multiOutDelay12_reg_reg[1][24]_0 ),
        .O(\multiOutDelay12_reg_reg[0]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay12_reg[1][13]_i_1 
       (.I0(gain_mul_temp_1_n_92),
        .I1(\multiOutDelay12_reg_reg[1][24]_0 ),
        .O(\multiOutDelay12_reg_reg[0]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay12_reg[1][14]_i_1 
       (.I0(gain_mul_temp_1_n_91),
        .I1(\multiOutDelay12_reg_reg[1][24]_0 ),
        .O(\multiOutDelay12_reg_reg[0]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay12_reg[1][15]_i_1 
       (.I0(gain_mul_temp_1_n_90),
        .I1(\multiOutDelay12_reg_reg[1][24]_0 ),
        .O(\multiOutDelay12_reg_reg[0]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay12_reg[1][16]_i_1 
       (.I0(gain_mul_temp_1_n_89),
        .I1(\multiOutDelay12_reg_reg[1][24]_0 ),
        .O(\multiOutDelay12_reg_reg[0]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay12_reg[1][17]_i_1 
       (.I0(gain_mul_temp_1_n_88),
        .I1(\multiOutDelay12_reg_reg[1][24]_0 ),
        .O(\multiOutDelay12_reg_reg[0]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay12_reg[1][18]_i_1 
       (.I0(gain_mul_temp_1_n_87),
        .I1(\multiOutDelay12_reg_reg[1][24]_0 ),
        .O(\multiOutDelay12_reg_reg[0]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay12_reg[1][19]_i_1 
       (.I0(gain_mul_temp_1_n_86),
        .I1(\multiOutDelay12_reg_reg[1][24]_0 ),
        .O(\multiOutDelay12_reg_reg[0]_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay12_reg[1][1]_i_1 
       (.I0(gain_mul_temp_1_n_104),
        .I1(\multiOutDelay12_reg_reg[1][24]_0 ),
        .O(\multiOutDelay12_reg_reg[0]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay12_reg[1][20]_i_1 
       (.I0(gain_mul_temp_1_n_85),
        .I1(\multiOutDelay12_reg_reg[1][24]_0 ),
        .O(\multiOutDelay12_reg_reg[0]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay12_reg[1][21]_i_1 
       (.I0(gain_mul_temp_1_n_84),
        .I1(\multiOutDelay12_reg_reg[1][24]_0 ),
        .O(\multiOutDelay12_reg_reg[0]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay12_reg[1][22]_i_1 
       (.I0(gain_mul_temp_1_n_83),
        .I1(\multiOutDelay12_reg_reg[1][24]_0 ),
        .O(\multiOutDelay12_reg_reg[0]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay12_reg[1][23]_i_1 
       (.I0(gain_mul_temp_1_n_82),
        .I1(\multiOutDelay12_reg_reg[1][24]_0 ),
        .O(\multiOutDelay12_reg_reg[0]_1 [23]));
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay12_reg[1][24]_i_1 
       (.I0(gain_mul_temp_1_n_81),
        .I1(\multiOutDelay12_reg_reg[1][24]_0 ),
        .O(\multiOutDelay12_reg_reg[0]_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay12_reg[1][2]_i_1 
       (.I0(gain_mul_temp_1_n_103),
        .I1(\multiOutDelay12_reg_reg[1][24]_0 ),
        .O(\multiOutDelay12_reg_reg[0]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay12_reg[1][3]_i_1 
       (.I0(gain_mul_temp_1_n_102),
        .I1(\multiOutDelay12_reg_reg[1][24]_0 ),
        .O(\multiOutDelay12_reg_reg[0]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay12_reg[1][4]_i_1 
       (.I0(gain_mul_temp_1_n_101),
        .I1(\multiOutDelay12_reg_reg[1][24]_0 ),
        .O(\multiOutDelay12_reg_reg[0]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay12_reg[1][5]_i_1 
       (.I0(gain_mul_temp_1_n_100),
        .I1(\multiOutDelay12_reg_reg[1][24]_0 ),
        .O(\multiOutDelay12_reg_reg[0]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay12_reg[1][6]_i_1 
       (.I0(gain_mul_temp_1_n_99),
        .I1(\multiOutDelay12_reg_reg[1][24]_0 ),
        .O(\multiOutDelay12_reg_reg[0]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay12_reg[1][7]_i_1 
       (.I0(gain_mul_temp_1_n_98),
        .I1(\multiOutDelay12_reg_reg[1][24]_0 ),
        .O(\multiOutDelay12_reg_reg[0]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay12_reg[1][8]_i_1 
       (.I0(gain_mul_temp_1_n_97),
        .I1(\multiOutDelay12_reg_reg[1][24]_0 ),
        .O(\multiOutDelay12_reg_reg[0]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay12_reg[1][9]_i_1 
       (.I0(gain_mul_temp_1_n_96),
        .I1(\multiOutDelay12_reg_reg[1][24]_0 ),
        .O(\multiOutDelay12_reg_reg[0]_1 [9]));
  FDCE \multiOutDelay12_reg_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay12_reg_reg[0]_1 [0]),
        .Q(\multiOutDelay12_reg_reg[1]_23 [0]));
  FDCE \multiOutDelay12_reg_reg[1][10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay12_reg_reg[0]_1 [10]),
        .Q(\multiOutDelay12_reg_reg[1]_23 [10]));
  FDCE \multiOutDelay12_reg_reg[1][11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay12_reg_reg[0]_1 [11]),
        .Q(\multiOutDelay12_reg_reg[1]_23 [11]));
  FDCE \multiOutDelay12_reg_reg[1][12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay12_reg_reg[0]_1 [12]),
        .Q(\multiOutDelay12_reg_reg[1]_23 [12]));
  FDCE \multiOutDelay12_reg_reg[1][13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay12_reg_reg[0]_1 [13]),
        .Q(\multiOutDelay12_reg_reg[1]_23 [13]));
  FDCE \multiOutDelay12_reg_reg[1][14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay12_reg_reg[0]_1 [14]),
        .Q(\multiOutDelay12_reg_reg[1]_23 [14]));
  FDCE \multiOutDelay12_reg_reg[1][15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay12_reg_reg[0]_1 [15]),
        .Q(\multiOutDelay12_reg_reg[1]_23 [15]));
  FDCE \multiOutDelay12_reg_reg[1][16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay12_reg_reg[0]_1 [16]),
        .Q(\multiOutDelay12_reg_reg[1]_23 [16]));
  FDCE \multiOutDelay12_reg_reg[1][17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay12_reg_reg[0]_1 [17]),
        .Q(\multiOutDelay12_reg_reg[1]_23 [17]));
  FDCE \multiOutDelay12_reg_reg[1][18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay12_reg_reg[0]_1 [18]),
        .Q(\multiOutDelay12_reg_reg[1]_23 [18]));
  FDCE \multiOutDelay12_reg_reg[1][19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay12_reg_reg[0]_1 [19]),
        .Q(\multiOutDelay12_reg_reg[1]_23 [19]));
  FDCE \multiOutDelay12_reg_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay12_reg_reg[0]_1 [1]),
        .Q(\multiOutDelay12_reg_reg[1]_23 [1]));
  FDCE \multiOutDelay12_reg_reg[1][20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay12_reg_reg[0]_1 [20]),
        .Q(\multiOutDelay12_reg_reg[1]_23 [20]));
  FDCE \multiOutDelay12_reg_reg[1][21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay12_reg_reg[0]_1 [21]),
        .Q(\multiOutDelay12_reg_reg[1]_23 [21]));
  FDCE \multiOutDelay12_reg_reg[1][22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay12_reg_reg[0]_1 [22]),
        .Q(\multiOutDelay12_reg_reg[1]_23 [22]));
  FDCE \multiOutDelay12_reg_reg[1][23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay12_reg_reg[0]_1 [23]),
        .Q(\multiOutDelay12_reg_reg[1]_23 [23]));
  FDCE \multiOutDelay12_reg_reg[1][24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay12_reg_reg[0]_1 [24]),
        .Q(\multiOutDelay12_reg_reg[1]_23 [24]));
  FDCE \multiOutDelay12_reg_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay12_reg_reg[0]_1 [2]),
        .Q(\multiOutDelay12_reg_reg[1]_23 [2]));
  FDCE \multiOutDelay12_reg_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay12_reg_reg[0]_1 [3]),
        .Q(\multiOutDelay12_reg_reg[1]_23 [3]));
  FDCE \multiOutDelay12_reg_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay12_reg_reg[0]_1 [4]),
        .Q(\multiOutDelay12_reg_reg[1]_23 [4]));
  FDCE \multiOutDelay12_reg_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay12_reg_reg[0]_1 [5]),
        .Q(\multiOutDelay12_reg_reg[1]_23 [5]));
  FDCE \multiOutDelay12_reg_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay12_reg_reg[0]_1 [6]),
        .Q(\multiOutDelay12_reg_reg[1]_23 [6]));
  FDCE \multiOutDelay12_reg_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay12_reg_reg[0]_1 [7]),
        .Q(\multiOutDelay12_reg_reg[1]_23 [7]));
  FDCE \multiOutDelay12_reg_reg[1][8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay12_reg_reg[0]_1 [8]),
        .Q(\multiOutDelay12_reg_reg[1]_23 [8]));
  FDCE \multiOutDelay12_reg_reg[1][9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay12_reg_reg[0]_1 [9]),
        .Q(\multiOutDelay12_reg_reg[1]_23 [9]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][0]_i_1 
       (.I0(gain_mul_temp_2_n_105),
        .I1(\multiOutDelay13_reg_reg[1][24]_0 ),
        .O(\multiOutDelay13_reg_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][10]_i_1 
       (.I0(gain_mul_temp_2_n_95),
        .I1(\multiOutDelay13_reg_reg[1][24]_0 ),
        .O(\multiOutDelay13_reg_reg[0]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][11]_i_1 
       (.I0(gain_mul_temp_2_n_94),
        .I1(\multiOutDelay13_reg_reg[1][24]_0 ),
        .O(\multiOutDelay13_reg_reg[0]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][12]_i_1 
       (.I0(gain_mul_temp_2_n_93),
        .I1(\multiOutDelay13_reg_reg[1][24]_0 ),
        .O(\multiOutDelay13_reg_reg[0]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][13]_i_1 
       (.I0(gain_mul_temp_2_n_92),
        .I1(\multiOutDelay13_reg_reg[1][24]_0 ),
        .O(\multiOutDelay13_reg_reg[0]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][14]_i_1 
       (.I0(gain_mul_temp_2_n_91),
        .I1(\multiOutDelay13_reg_reg[1][24]_0 ),
        .O(\multiOutDelay13_reg_reg[0]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][15]_i_1 
       (.I0(gain_mul_temp_2_n_90),
        .I1(\multiOutDelay13_reg_reg[1][24]_0 ),
        .O(\multiOutDelay13_reg_reg[0]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][16]_i_1 
       (.I0(gain_mul_temp_2_n_89),
        .I1(\multiOutDelay13_reg_reg[1][24]_0 ),
        .O(\multiOutDelay13_reg_reg[0]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][17]_i_1 
       (.I0(gain_mul_temp_2_n_88),
        .I1(\multiOutDelay13_reg_reg[1][24]_0 ),
        .O(\multiOutDelay13_reg_reg[0]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][18]_i_1 
       (.I0(gain_mul_temp_2_n_87),
        .I1(\multiOutDelay13_reg_reg[1][24]_0 ),
        .O(\multiOutDelay13_reg_reg[0]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][19]_i_1 
       (.I0(gain_mul_temp_2_n_86),
        .I1(\multiOutDelay13_reg_reg[1][24]_0 ),
        .O(\multiOutDelay13_reg_reg[0]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][1]_i_1 
       (.I0(gain_mul_temp_2_n_104),
        .I1(\multiOutDelay13_reg_reg[1][24]_0 ),
        .O(\multiOutDelay13_reg_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][20]_i_1 
       (.I0(gain_mul_temp_2_n_85),
        .I1(\multiOutDelay13_reg_reg[1][24]_0 ),
        .O(\multiOutDelay13_reg_reg[0]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][21]_i_1 
       (.I0(gain_mul_temp_2_n_84),
        .I1(\multiOutDelay13_reg_reg[1][24]_0 ),
        .O(\multiOutDelay13_reg_reg[0]_0 [21]));
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][24]_i_1 
       (.I0(gain_mul_temp_2_n_83),
        .I1(\multiOutDelay13_reg_reg[1][24]_0 ),
        .O(\multiOutDelay13_reg_reg[0]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][2]_i_1 
       (.I0(gain_mul_temp_2_n_103),
        .I1(\multiOutDelay13_reg_reg[1][24]_0 ),
        .O(\multiOutDelay13_reg_reg[0]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][3]_i_1 
       (.I0(gain_mul_temp_2_n_102),
        .I1(\multiOutDelay13_reg_reg[1][24]_0 ),
        .O(\multiOutDelay13_reg_reg[0]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][4]_i_1 
       (.I0(gain_mul_temp_2_n_101),
        .I1(\multiOutDelay13_reg_reg[1][24]_0 ),
        .O(\multiOutDelay13_reg_reg[0]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][5]_i_1 
       (.I0(gain_mul_temp_2_n_100),
        .I1(\multiOutDelay13_reg_reg[1][24]_0 ),
        .O(\multiOutDelay13_reg_reg[0]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][6]_i_1 
       (.I0(gain_mul_temp_2_n_99),
        .I1(\multiOutDelay13_reg_reg[1][24]_0 ),
        .O(\multiOutDelay13_reg_reg[0]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][7]_i_1 
       (.I0(gain_mul_temp_2_n_98),
        .I1(\multiOutDelay13_reg_reg[1][24]_0 ),
        .O(\multiOutDelay13_reg_reg[0]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][8]_i_1 
       (.I0(gain_mul_temp_2_n_97),
        .I1(\multiOutDelay13_reg_reg[1][24]_0 ),
        .O(\multiOutDelay13_reg_reg[0]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][9]_i_1 
       (.I0(gain_mul_temp_2_n_96),
        .I1(\multiOutDelay13_reg_reg[1][24]_0 ),
        .O(\multiOutDelay13_reg_reg[0]_0 [9]));
  FDCE \multiOutDelay13_reg_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[0]_0 [0]),
        .Q(\multiOutDelay13_reg_reg[1]_20 [0]));
  FDCE \multiOutDelay13_reg_reg[1][10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[0]_0 [10]),
        .Q(\multiOutDelay13_reg_reg[1]_20 [10]));
  FDCE \multiOutDelay13_reg_reg[1][11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[0]_0 [11]),
        .Q(\multiOutDelay13_reg_reg[1]_20 [11]));
  FDCE \multiOutDelay13_reg_reg[1][12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[0]_0 [12]),
        .Q(\multiOutDelay13_reg_reg[1]_20 [12]));
  FDCE \multiOutDelay13_reg_reg[1][13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[0]_0 [13]),
        .Q(\multiOutDelay13_reg_reg[1]_20 [13]));
  FDCE \multiOutDelay13_reg_reg[1][14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[0]_0 [14]),
        .Q(\multiOutDelay13_reg_reg[1]_20 [14]));
  FDCE \multiOutDelay13_reg_reg[1][15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[0]_0 [15]),
        .Q(\multiOutDelay13_reg_reg[1]_20 [15]));
  FDCE \multiOutDelay13_reg_reg[1][16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[0]_0 [16]),
        .Q(\multiOutDelay13_reg_reg[1]_20 [16]));
  FDCE \multiOutDelay13_reg_reg[1][17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[0]_0 [17]),
        .Q(\multiOutDelay13_reg_reg[1]_20 [17]));
  FDCE \multiOutDelay13_reg_reg[1][18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[0]_0 [18]),
        .Q(\multiOutDelay13_reg_reg[1]_20 [18]));
  FDCE \multiOutDelay13_reg_reg[1][19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[0]_0 [19]),
        .Q(\multiOutDelay13_reg_reg[1]_20 [19]));
  FDCE \multiOutDelay13_reg_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[0]_0 [1]),
        .Q(\multiOutDelay13_reg_reg[1]_20 [1]));
  FDCE \multiOutDelay13_reg_reg[1][20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[0]_0 [20]),
        .Q(\multiOutDelay13_reg_reg[1]_20 [20]));
  FDCE \multiOutDelay13_reg_reg[1][21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[0]_0 [21]),
        .Q(\multiOutDelay13_reg_reg[1]_20 [21]));
  FDCE \multiOutDelay13_reg_reg[1][24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[0]_0 [24]),
        .Q(\multiOutDelay13_reg_reg[1]_20 [24]));
  FDCE \multiOutDelay13_reg_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[0]_0 [2]),
        .Q(\multiOutDelay13_reg_reg[1]_20 [2]));
  FDCE \multiOutDelay13_reg_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[0]_0 [3]),
        .Q(\multiOutDelay13_reg_reg[1]_20 [3]));
  FDCE \multiOutDelay13_reg_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[0]_0 [4]),
        .Q(\multiOutDelay13_reg_reg[1]_20 [4]));
  FDCE \multiOutDelay13_reg_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[0]_0 [5]),
        .Q(\multiOutDelay13_reg_reg[1]_20 [5]));
  FDCE \multiOutDelay13_reg_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[0]_0 [6]),
        .Q(\multiOutDelay13_reg_reg[1]_20 [6]));
  FDCE \multiOutDelay13_reg_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[0]_0 [7]),
        .Q(\multiOutDelay13_reg_reg[1]_20 [7]));
  FDCE \multiOutDelay13_reg_reg[1][8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[0]_0 [8]),
        .Q(\multiOutDelay13_reg_reg[1]_20 [8]));
  FDCE \multiOutDelay13_reg_reg[1][9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg[0]_0 [9]),
        .Q(\multiOutDelay13_reg_reg[1]_20 [9]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay21_reg[1][0]_i_1 
       (.I0(gain_mul_temp_3_n_105),
        .I1(\multiOutDelay21_reg_reg[1][24]_0 ),
        .O(\multiOutDelay21_reg_reg[0]_5 [0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay21_reg[1][10]_i_1 
       (.I0(gain_mul_temp_3_n_95),
        .I1(\multiOutDelay21_reg_reg[1][24]_0 ),
        .O(\multiOutDelay21_reg_reg[0]_5 [10]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay21_reg[1][11]_i_1 
       (.I0(gain_mul_temp_3_n_94),
        .I1(\multiOutDelay21_reg_reg[1][24]_0 ),
        .O(\multiOutDelay21_reg_reg[0]_5 [11]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay21_reg[1][12]_i_1 
       (.I0(gain_mul_temp_3_n_93),
        .I1(\multiOutDelay21_reg_reg[1][24]_0 ),
        .O(\multiOutDelay21_reg_reg[0]_5 [12]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay21_reg[1][13]_i_1 
       (.I0(gain_mul_temp_3_n_92),
        .I1(\multiOutDelay21_reg_reg[1][24]_0 ),
        .O(\multiOutDelay21_reg_reg[0]_5 [13]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay21_reg[1][14]_i_1 
       (.I0(gain_mul_temp_3_n_91),
        .I1(\multiOutDelay21_reg_reg[1][24]_0 ),
        .O(\multiOutDelay21_reg_reg[0]_5 [14]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay21_reg[1][15]_i_1 
       (.I0(gain_mul_temp_3_n_90),
        .I1(\multiOutDelay21_reg_reg[1][24]_0 ),
        .O(\multiOutDelay21_reg_reg[0]_5 [15]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay21_reg[1][16]_i_1 
       (.I0(gain_mul_temp_3_n_89),
        .I1(\multiOutDelay21_reg_reg[1][24]_0 ),
        .O(\multiOutDelay21_reg_reg[0]_5 [16]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay21_reg[1][17]_i_1 
       (.I0(gain_mul_temp_3_n_88),
        .I1(\multiOutDelay21_reg_reg[1][24]_0 ),
        .O(\multiOutDelay21_reg_reg[0]_5 [17]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay21_reg[1][18]_i_1 
       (.I0(gain_mul_temp_3_n_87),
        .I1(\multiOutDelay21_reg_reg[1][24]_0 ),
        .O(\multiOutDelay21_reg_reg[0]_5 [18]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay21_reg[1][19]_i_1 
       (.I0(gain_mul_temp_3_n_86),
        .I1(\multiOutDelay21_reg_reg[1][24]_0 ),
        .O(\multiOutDelay21_reg_reg[0]_5 [19]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay21_reg[1][1]_i_1 
       (.I0(gain_mul_temp_3_n_104),
        .I1(\multiOutDelay21_reg_reg[1][24]_0 ),
        .O(\multiOutDelay21_reg_reg[0]_5 [1]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay21_reg[1][20]_i_1 
       (.I0(gain_mul_temp_3_n_85),
        .I1(\multiOutDelay21_reg_reg[1][24]_0 ),
        .O(\multiOutDelay21_reg_reg[0]_5 [20]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay21_reg[1][21]_i_1 
       (.I0(gain_mul_temp_3_n_84),
        .I1(\multiOutDelay21_reg_reg[1][24]_0 ),
        .O(\multiOutDelay21_reg_reg[0]_5 [21]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay21_reg[1][22]_i_1 
       (.I0(gain_mul_temp_3_n_83),
        .I1(\multiOutDelay21_reg_reg[1][24]_0 ),
        .O(\multiOutDelay21_reg_reg[0]_5 [22]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay21_reg[1][24]_i_1 
       (.I0(gain_mul_temp_3_n_82),
        .I1(\multiOutDelay21_reg_reg[1][24]_0 ),
        .O(\multiOutDelay21_reg_reg[0]_5 [24]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay21_reg[1][2]_i_1 
       (.I0(gain_mul_temp_3_n_103),
        .I1(\multiOutDelay21_reg_reg[1][24]_0 ),
        .O(\multiOutDelay21_reg_reg[0]_5 [2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay21_reg[1][3]_i_1 
       (.I0(gain_mul_temp_3_n_102),
        .I1(\multiOutDelay21_reg_reg[1][24]_0 ),
        .O(\multiOutDelay21_reg_reg[0]_5 [3]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay21_reg[1][4]_i_1 
       (.I0(gain_mul_temp_3_n_101),
        .I1(\multiOutDelay21_reg_reg[1][24]_0 ),
        .O(\multiOutDelay21_reg_reg[0]_5 [4]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay21_reg[1][5]_i_1 
       (.I0(gain_mul_temp_3_n_100),
        .I1(\multiOutDelay21_reg_reg[1][24]_0 ),
        .O(\multiOutDelay21_reg_reg[0]_5 [5]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay21_reg[1][6]_i_1 
       (.I0(gain_mul_temp_3_n_99),
        .I1(\multiOutDelay21_reg_reg[1][24]_0 ),
        .O(\multiOutDelay21_reg_reg[0]_5 [6]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay21_reg[1][7]_i_1 
       (.I0(gain_mul_temp_3_n_98),
        .I1(\multiOutDelay21_reg_reg[1][24]_0 ),
        .O(\multiOutDelay21_reg_reg[0]_5 [7]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay21_reg[1][8]_i_1 
       (.I0(gain_mul_temp_3_n_97),
        .I1(\multiOutDelay21_reg_reg[1][24]_0 ),
        .O(\multiOutDelay21_reg_reg[0]_5 [8]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay21_reg[1][9]_i_1 
       (.I0(gain_mul_temp_3_n_96),
        .I1(\multiOutDelay21_reg_reg[1][24]_0 ),
        .O(\multiOutDelay21_reg_reg[0]_5 [9]));
  FDCE \multiOutDelay21_reg_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay21_reg_reg[0]_5 [0]),
        .Q(\multiOutDelay21_reg_reg[1]_29 [0]));
  FDCE \multiOutDelay21_reg_reg[1][10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay21_reg_reg[0]_5 [10]),
        .Q(\multiOutDelay21_reg_reg[1]_29 [10]));
  FDCE \multiOutDelay21_reg_reg[1][11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay21_reg_reg[0]_5 [11]),
        .Q(\multiOutDelay21_reg_reg[1]_29 [11]));
  FDCE \multiOutDelay21_reg_reg[1][12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay21_reg_reg[0]_5 [12]),
        .Q(\multiOutDelay21_reg_reg[1]_29 [12]));
  FDCE \multiOutDelay21_reg_reg[1][13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay21_reg_reg[0]_5 [13]),
        .Q(\multiOutDelay21_reg_reg[1]_29 [13]));
  FDCE \multiOutDelay21_reg_reg[1][14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay21_reg_reg[0]_5 [14]),
        .Q(\multiOutDelay21_reg_reg[1]_29 [14]));
  FDCE \multiOutDelay21_reg_reg[1][15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay21_reg_reg[0]_5 [15]),
        .Q(\multiOutDelay21_reg_reg[1]_29 [15]));
  FDCE \multiOutDelay21_reg_reg[1][16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay21_reg_reg[0]_5 [16]),
        .Q(\multiOutDelay21_reg_reg[1]_29 [16]));
  FDCE \multiOutDelay21_reg_reg[1][17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay21_reg_reg[0]_5 [17]),
        .Q(\multiOutDelay21_reg_reg[1]_29 [17]));
  FDCE \multiOutDelay21_reg_reg[1][18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay21_reg_reg[0]_5 [18]),
        .Q(\multiOutDelay21_reg_reg[1]_29 [18]));
  FDCE \multiOutDelay21_reg_reg[1][19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay21_reg_reg[0]_5 [19]),
        .Q(\multiOutDelay21_reg_reg[1]_29 [19]));
  FDCE \multiOutDelay21_reg_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay21_reg_reg[0]_5 [1]),
        .Q(\multiOutDelay21_reg_reg[1]_29 [1]));
  FDCE \multiOutDelay21_reg_reg[1][20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay21_reg_reg[0]_5 [20]),
        .Q(\multiOutDelay21_reg_reg[1]_29 [20]));
  FDCE \multiOutDelay21_reg_reg[1][21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay21_reg_reg[0]_5 [21]),
        .Q(\multiOutDelay21_reg_reg[1]_29 [21]));
  FDCE \multiOutDelay21_reg_reg[1][22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay21_reg_reg[0]_5 [22]),
        .Q(\multiOutDelay21_reg_reg[1]_29 [22]));
  FDCE \multiOutDelay21_reg_reg[1][24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay21_reg_reg[0]_5 [24]),
        .Q(\multiOutDelay21_reg_reg[1]_29 [24]));
  FDCE \multiOutDelay21_reg_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay21_reg_reg[0]_5 [2]),
        .Q(\multiOutDelay21_reg_reg[1]_29 [2]));
  FDCE \multiOutDelay21_reg_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay21_reg_reg[0]_5 [3]),
        .Q(\multiOutDelay21_reg_reg[1]_29 [3]));
  FDCE \multiOutDelay21_reg_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay21_reg_reg[0]_5 [4]),
        .Q(\multiOutDelay21_reg_reg[1]_29 [4]));
  FDCE \multiOutDelay21_reg_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay21_reg_reg[0]_5 [5]),
        .Q(\multiOutDelay21_reg_reg[1]_29 [5]));
  FDCE \multiOutDelay21_reg_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay21_reg_reg[0]_5 [6]),
        .Q(\multiOutDelay21_reg_reg[1]_29 [6]));
  FDCE \multiOutDelay21_reg_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay21_reg_reg[0]_5 [7]),
        .Q(\multiOutDelay21_reg_reg[1]_29 [7]));
  FDCE \multiOutDelay21_reg_reg[1][8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay21_reg_reg[0]_5 [8]),
        .Q(\multiOutDelay21_reg_reg[1]_29 [8]));
  FDCE \multiOutDelay21_reg_reg[1][9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay21_reg_reg[0]_5 [9]),
        .Q(\multiOutDelay21_reg_reg[1]_29 [9]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][0]_i_1 
       (.I0(gain_mul_temp_4_n_105),
        .I1(\multiOutDelay22_reg_reg[1][24]_0 ),
        .O(\multiOutDelay22_reg_reg[0]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][10]_i_1 
       (.I0(gain_mul_temp_4_n_95),
        .I1(\multiOutDelay22_reg_reg[1][24]_0 ),
        .O(\multiOutDelay22_reg_reg[0]_4 [10]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][11]_i_1 
       (.I0(gain_mul_temp_4_n_94),
        .I1(\multiOutDelay22_reg_reg[1][24]_0 ),
        .O(\multiOutDelay22_reg_reg[0]_4 [11]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][12]_i_1 
       (.I0(gain_mul_temp_4_n_93),
        .I1(\multiOutDelay22_reg_reg[1][24]_0 ),
        .O(\multiOutDelay22_reg_reg[0]_4 [12]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][13]_i_1 
       (.I0(gain_mul_temp_4_n_92),
        .I1(\multiOutDelay22_reg_reg[1][24]_0 ),
        .O(\multiOutDelay22_reg_reg[0]_4 [13]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][14]_i_1 
       (.I0(gain_mul_temp_4_n_91),
        .I1(\multiOutDelay22_reg_reg[1][24]_0 ),
        .O(\multiOutDelay22_reg_reg[0]_4 [14]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][15]_i_1 
       (.I0(gain_mul_temp_4_n_90),
        .I1(\multiOutDelay22_reg_reg[1][24]_0 ),
        .O(\multiOutDelay22_reg_reg[0]_4 [15]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][16]_i_1 
       (.I0(gain_mul_temp_4_n_89),
        .I1(\multiOutDelay22_reg_reg[1][24]_0 ),
        .O(\multiOutDelay22_reg_reg[0]_4 [16]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][17]_i_1 
       (.I0(gain_mul_temp_4_n_88),
        .I1(\multiOutDelay22_reg_reg[1][24]_0 ),
        .O(\multiOutDelay22_reg_reg[0]_4 [17]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][18]_i_1 
       (.I0(gain_mul_temp_4_n_87),
        .I1(\multiOutDelay22_reg_reg[1][24]_0 ),
        .O(\multiOutDelay22_reg_reg[0]_4 [18]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][19]_i_1 
       (.I0(gain_mul_temp_4_n_86),
        .I1(\multiOutDelay22_reg_reg[1][24]_0 ),
        .O(\multiOutDelay22_reg_reg[0]_4 [19]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][1]_i_1 
       (.I0(gain_mul_temp_4_n_104),
        .I1(\multiOutDelay22_reg_reg[1][24]_0 ),
        .O(\multiOutDelay22_reg_reg[0]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][20]_i_1 
       (.I0(gain_mul_temp_4_n_85),
        .I1(\multiOutDelay22_reg_reg[1][24]_0 ),
        .O(\multiOutDelay22_reg_reg[0]_4 [20]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][21]_i_1 
       (.I0(gain_mul_temp_4_n_84),
        .I1(\multiOutDelay22_reg_reg[1][24]_0 ),
        .O(\multiOutDelay22_reg_reg[0]_4 [21]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][22]_i_1 
       (.I0(gain_mul_temp_4_n_83),
        .I1(\multiOutDelay22_reg_reg[1][24]_0 ),
        .O(\multiOutDelay22_reg_reg[0]_4 [22]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][23]_i_1 
       (.I0(gain_mul_temp_4_n_82),
        .I1(\multiOutDelay22_reg_reg[1][24]_0 ),
        .O(\multiOutDelay22_reg_reg[0]_4 [23]));
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][24]_i_1 
       (.I0(gain_mul_temp_4_n_81),
        .I1(\multiOutDelay22_reg_reg[1][24]_0 ),
        .O(\multiOutDelay22_reg_reg[0]_4 [24]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][2]_i_1 
       (.I0(gain_mul_temp_4_n_103),
        .I1(\multiOutDelay22_reg_reg[1][24]_0 ),
        .O(\multiOutDelay22_reg_reg[0]_4 [2]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][3]_i_1 
       (.I0(gain_mul_temp_4_n_102),
        .I1(\multiOutDelay22_reg_reg[1][24]_0 ),
        .O(\multiOutDelay22_reg_reg[0]_4 [3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][4]_i_1 
       (.I0(gain_mul_temp_4_n_101),
        .I1(\multiOutDelay22_reg_reg[1][24]_0 ),
        .O(\multiOutDelay22_reg_reg[0]_4 [4]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][5]_i_1 
       (.I0(gain_mul_temp_4_n_100),
        .I1(\multiOutDelay22_reg_reg[1][24]_0 ),
        .O(\multiOutDelay22_reg_reg[0]_4 [5]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][6]_i_1 
       (.I0(gain_mul_temp_4_n_99),
        .I1(\multiOutDelay22_reg_reg[1][24]_0 ),
        .O(\multiOutDelay22_reg_reg[0]_4 [6]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][7]_i_1 
       (.I0(gain_mul_temp_4_n_98),
        .I1(\multiOutDelay22_reg_reg[1][24]_0 ),
        .O(\multiOutDelay22_reg_reg[0]_4 [7]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][8]_i_1 
       (.I0(gain_mul_temp_4_n_97),
        .I1(\multiOutDelay22_reg_reg[1][24]_0 ),
        .O(\multiOutDelay22_reg_reg[0]_4 [8]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][9]_i_1 
       (.I0(gain_mul_temp_4_n_96),
        .I1(\multiOutDelay22_reg_reg[1][24]_0 ),
        .O(\multiOutDelay22_reg_reg[0]_4 [9]));
  FDCE \multiOutDelay22_reg_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg_reg[0]_4 [0]),
        .Q(\multiOutDelay22_reg_reg[1]_28 [0]));
  FDCE \multiOutDelay22_reg_reg[1][10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg_reg[0]_4 [10]),
        .Q(\multiOutDelay22_reg_reg[1]_28 [10]));
  FDCE \multiOutDelay22_reg_reg[1][11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg_reg[0]_4 [11]),
        .Q(\multiOutDelay22_reg_reg[1]_28 [11]));
  FDCE \multiOutDelay22_reg_reg[1][12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg_reg[0]_4 [12]),
        .Q(\multiOutDelay22_reg_reg[1]_28 [12]));
  FDCE \multiOutDelay22_reg_reg[1][13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg_reg[0]_4 [13]),
        .Q(\multiOutDelay22_reg_reg[1]_28 [13]));
  FDCE \multiOutDelay22_reg_reg[1][14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg_reg[0]_4 [14]),
        .Q(\multiOutDelay22_reg_reg[1]_28 [14]));
  FDCE \multiOutDelay22_reg_reg[1][15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg_reg[0]_4 [15]),
        .Q(\multiOutDelay22_reg_reg[1]_28 [15]));
  FDCE \multiOutDelay22_reg_reg[1][16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg_reg[0]_4 [16]),
        .Q(\multiOutDelay22_reg_reg[1]_28 [16]));
  FDCE \multiOutDelay22_reg_reg[1][17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg_reg[0]_4 [17]),
        .Q(\multiOutDelay22_reg_reg[1]_28 [17]));
  FDCE \multiOutDelay22_reg_reg[1][18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg_reg[0]_4 [18]),
        .Q(\multiOutDelay22_reg_reg[1]_28 [18]));
  FDCE \multiOutDelay22_reg_reg[1][19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg_reg[0]_4 [19]),
        .Q(\multiOutDelay22_reg_reg[1]_28 [19]));
  FDCE \multiOutDelay22_reg_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg_reg[0]_4 [1]),
        .Q(\multiOutDelay22_reg_reg[1]_28 [1]));
  FDCE \multiOutDelay22_reg_reg[1][20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg_reg[0]_4 [20]),
        .Q(\multiOutDelay22_reg_reg[1]_28 [20]));
  FDCE \multiOutDelay22_reg_reg[1][21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg_reg[0]_4 [21]),
        .Q(\multiOutDelay22_reg_reg[1]_28 [21]));
  FDCE \multiOutDelay22_reg_reg[1][22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg_reg[0]_4 [22]),
        .Q(\multiOutDelay22_reg_reg[1]_28 [22]));
  FDCE \multiOutDelay22_reg_reg[1][23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg_reg[0]_4 [23]),
        .Q(\multiOutDelay22_reg_reg[1]_28 [23]));
  FDCE \multiOutDelay22_reg_reg[1][24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg_reg[0]_4 [24]),
        .Q(\multiOutDelay22_reg_reg[1]_28 [24]));
  FDCE \multiOutDelay22_reg_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg_reg[0]_4 [2]),
        .Q(\multiOutDelay22_reg_reg[1]_28 [2]));
  FDCE \multiOutDelay22_reg_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg_reg[0]_4 [3]),
        .Q(\multiOutDelay22_reg_reg[1]_28 [3]));
  FDCE \multiOutDelay22_reg_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg_reg[0]_4 [4]),
        .Q(\multiOutDelay22_reg_reg[1]_28 [4]));
  FDCE \multiOutDelay22_reg_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg_reg[0]_4 [5]),
        .Q(\multiOutDelay22_reg_reg[1]_28 [5]));
  FDCE \multiOutDelay22_reg_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg_reg[0]_4 [6]),
        .Q(\multiOutDelay22_reg_reg[1]_28 [6]));
  FDCE \multiOutDelay22_reg_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg_reg[0]_4 [7]),
        .Q(\multiOutDelay22_reg_reg[1]_28 [7]));
  FDCE \multiOutDelay22_reg_reg[1][8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg_reg[0]_4 [8]),
        .Q(\multiOutDelay22_reg_reg[1]_28 [8]));
  FDCE \multiOutDelay22_reg_reg[1][9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg_reg[0]_4 [9]),
        .Q(\multiOutDelay22_reg_reg[1]_28 [9]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][0]_i_1 
       (.I0(gain_mul_temp_5_n_105),
        .I1(\multiOutDelay23_reg_reg[1][24]_0 ),
        .O(\multiOutDelay23_reg_reg[0]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][10]_i_1 
       (.I0(gain_mul_temp_5_n_95),
        .I1(\multiOutDelay23_reg_reg[1][24]_0 ),
        .O(\multiOutDelay23_reg_reg[0]_3 [10]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][11]_i_1 
       (.I0(gain_mul_temp_5_n_94),
        .I1(\multiOutDelay23_reg_reg[1][24]_0 ),
        .O(\multiOutDelay23_reg_reg[0]_3 [11]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][12]_i_1 
       (.I0(gain_mul_temp_5_n_93),
        .I1(\multiOutDelay23_reg_reg[1][24]_0 ),
        .O(\multiOutDelay23_reg_reg[0]_3 [12]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][13]_i_1 
       (.I0(gain_mul_temp_5_n_92),
        .I1(\multiOutDelay23_reg_reg[1][24]_0 ),
        .O(\multiOutDelay23_reg_reg[0]_3 [13]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][14]_i_1 
       (.I0(gain_mul_temp_5_n_91),
        .I1(\multiOutDelay23_reg_reg[1][24]_0 ),
        .O(\multiOutDelay23_reg_reg[0]_3 [14]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][15]_i_1 
       (.I0(gain_mul_temp_5_n_90),
        .I1(\multiOutDelay23_reg_reg[1][24]_0 ),
        .O(\multiOutDelay23_reg_reg[0]_3 [15]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][16]_i_1 
       (.I0(gain_mul_temp_5_n_89),
        .I1(\multiOutDelay23_reg_reg[1][24]_0 ),
        .O(\multiOutDelay23_reg_reg[0]_3 [16]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][17]_i_1 
       (.I0(gain_mul_temp_5_n_88),
        .I1(\multiOutDelay23_reg_reg[1][24]_0 ),
        .O(\multiOutDelay23_reg_reg[0]_3 [17]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][18]_i_1 
       (.I0(gain_mul_temp_5_n_87),
        .I1(\multiOutDelay23_reg_reg[1][24]_0 ),
        .O(\multiOutDelay23_reg_reg[0]_3 [18]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][19]_i_1 
       (.I0(gain_mul_temp_5_n_86),
        .I1(\multiOutDelay23_reg_reg[1][24]_0 ),
        .O(\multiOutDelay23_reg_reg[0]_3 [19]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][1]_i_1 
       (.I0(gain_mul_temp_5_n_104),
        .I1(\multiOutDelay23_reg_reg[1][24]_0 ),
        .O(\multiOutDelay23_reg_reg[0]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][20]_i_1 
       (.I0(gain_mul_temp_5_n_85),
        .I1(\multiOutDelay23_reg_reg[1][24]_0 ),
        .O(\multiOutDelay23_reg_reg[0]_3 [20]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][21]_i_1 
       (.I0(gain_mul_temp_5_n_84),
        .I1(\multiOutDelay23_reg_reg[1][24]_0 ),
        .O(\multiOutDelay23_reg_reg[0]_3 [21]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][22]_i_1 
       (.I0(gain_mul_temp_5_n_83),
        .I1(\multiOutDelay23_reg_reg[1][24]_0 ),
        .O(\multiOutDelay23_reg_reg[0]_3 [22]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][23]_i_1 
       (.I0(gain_mul_temp_5_n_82),
        .I1(\multiOutDelay23_reg_reg[1][24]_0 ),
        .O(\multiOutDelay23_reg_reg[0]_3 [23]));
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][24]_i_1 
       (.I0(gain_mul_temp_5_n_81),
        .I1(\multiOutDelay23_reg_reg[1][24]_0 ),
        .O(\multiOutDelay23_reg_reg[0]_3 [24]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][2]_i_1 
       (.I0(gain_mul_temp_5_n_103),
        .I1(\multiOutDelay23_reg_reg[1][24]_0 ),
        .O(\multiOutDelay23_reg_reg[0]_3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][3]_i_1 
       (.I0(gain_mul_temp_5_n_102),
        .I1(\multiOutDelay23_reg_reg[1][24]_0 ),
        .O(\multiOutDelay23_reg_reg[0]_3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][4]_i_1 
       (.I0(gain_mul_temp_5_n_101),
        .I1(\multiOutDelay23_reg_reg[1][24]_0 ),
        .O(\multiOutDelay23_reg_reg[0]_3 [4]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][5]_i_1 
       (.I0(gain_mul_temp_5_n_100),
        .I1(\multiOutDelay23_reg_reg[1][24]_0 ),
        .O(\multiOutDelay23_reg_reg[0]_3 [5]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][6]_i_1 
       (.I0(gain_mul_temp_5_n_99),
        .I1(\multiOutDelay23_reg_reg[1][24]_0 ),
        .O(\multiOutDelay23_reg_reg[0]_3 [6]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][7]_i_1 
       (.I0(gain_mul_temp_5_n_98),
        .I1(\multiOutDelay23_reg_reg[1][24]_0 ),
        .O(\multiOutDelay23_reg_reg[0]_3 [7]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][8]_i_1 
       (.I0(gain_mul_temp_5_n_97),
        .I1(\multiOutDelay23_reg_reg[1][24]_0 ),
        .O(\multiOutDelay23_reg_reg[0]_3 [8]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][9]_i_1 
       (.I0(gain_mul_temp_5_n_96),
        .I1(\multiOutDelay23_reg_reg[1][24]_0 ),
        .O(\multiOutDelay23_reg_reg[0]_3 [9]));
  FDCE \multiOutDelay23_reg_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[0]_3 [0]),
        .Q(\multiOutDelay23_reg_reg[1]_27 [0]));
  FDCE \multiOutDelay23_reg_reg[1][10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[0]_3 [10]),
        .Q(\multiOutDelay23_reg_reg[1]_27 [10]));
  FDCE \multiOutDelay23_reg_reg[1][11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[0]_3 [11]),
        .Q(\multiOutDelay23_reg_reg[1]_27 [11]));
  FDCE \multiOutDelay23_reg_reg[1][12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[0]_3 [12]),
        .Q(\multiOutDelay23_reg_reg[1]_27 [12]));
  FDCE \multiOutDelay23_reg_reg[1][13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[0]_3 [13]),
        .Q(\multiOutDelay23_reg_reg[1]_27 [13]));
  FDCE \multiOutDelay23_reg_reg[1][14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[0]_3 [14]),
        .Q(\multiOutDelay23_reg_reg[1]_27 [14]));
  FDCE \multiOutDelay23_reg_reg[1][15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[0]_3 [15]),
        .Q(\multiOutDelay23_reg_reg[1]_27 [15]));
  FDCE \multiOutDelay23_reg_reg[1][16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[0]_3 [16]),
        .Q(\multiOutDelay23_reg_reg[1]_27 [16]));
  FDCE \multiOutDelay23_reg_reg[1][17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[0]_3 [17]),
        .Q(\multiOutDelay23_reg_reg[1]_27 [17]));
  FDCE \multiOutDelay23_reg_reg[1][18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[0]_3 [18]),
        .Q(\multiOutDelay23_reg_reg[1]_27 [18]));
  FDCE \multiOutDelay23_reg_reg[1][19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[0]_3 [19]),
        .Q(\multiOutDelay23_reg_reg[1]_27 [19]));
  FDCE \multiOutDelay23_reg_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[0]_3 [1]),
        .Q(\multiOutDelay23_reg_reg[1]_27 [1]));
  FDCE \multiOutDelay23_reg_reg[1][20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[0]_3 [20]),
        .Q(\multiOutDelay23_reg_reg[1]_27 [20]));
  FDCE \multiOutDelay23_reg_reg[1][21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[0]_3 [21]),
        .Q(\multiOutDelay23_reg_reg[1]_27 [21]));
  FDCE \multiOutDelay23_reg_reg[1][22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[0]_3 [22]),
        .Q(\multiOutDelay23_reg_reg[1]_27 [22]));
  FDCE \multiOutDelay23_reg_reg[1][23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[0]_3 [23]),
        .Q(\multiOutDelay23_reg_reg[1]_27 [23]));
  FDCE \multiOutDelay23_reg_reg[1][24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[0]_3 [24]),
        .Q(\multiOutDelay23_reg_reg[1]_27 [24]));
  FDCE \multiOutDelay23_reg_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[0]_3 [2]),
        .Q(\multiOutDelay23_reg_reg[1]_27 [2]));
  FDCE \multiOutDelay23_reg_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[0]_3 [3]),
        .Q(\multiOutDelay23_reg_reg[1]_27 [3]));
  FDCE \multiOutDelay23_reg_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[0]_3 [4]),
        .Q(\multiOutDelay23_reg_reg[1]_27 [4]));
  FDCE \multiOutDelay23_reg_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[0]_3 [5]),
        .Q(\multiOutDelay23_reg_reg[1]_27 [5]));
  FDCE \multiOutDelay23_reg_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[0]_3 [6]),
        .Q(\multiOutDelay23_reg_reg[1]_27 [6]));
  FDCE \multiOutDelay23_reg_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[0]_3 [7]),
        .Q(\multiOutDelay23_reg_reg[1]_27 [7]));
  FDCE \multiOutDelay23_reg_reg[1][8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[0]_3 [8]),
        .Q(\multiOutDelay23_reg_reg[1]_27 [8]));
  FDCE \multiOutDelay23_reg_reg[1][9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg[0]_3 [9]),
        .Q(\multiOutDelay23_reg_reg[1]_27 [9]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay31_reg[1][0]_i_1 
       (.I0(gain_mul_temp_6_n_105),
        .I1(\multiOutDelay31_reg_reg[1][24]_0 ),
        .O(\multiOutDelay31_reg_reg[0]_8 [0]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay31_reg[1][10]_i_1 
       (.I0(gain_mul_temp_6_n_95),
        .I1(\multiOutDelay31_reg_reg[1][24]_0 ),
        .O(\multiOutDelay31_reg_reg[0]_8 [10]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay31_reg[1][11]_i_1 
       (.I0(gain_mul_temp_6_n_94),
        .I1(\multiOutDelay31_reg_reg[1][24]_0 ),
        .O(\multiOutDelay31_reg_reg[0]_8 [11]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay31_reg[1][12]_i_1 
       (.I0(gain_mul_temp_6_n_93),
        .I1(\multiOutDelay31_reg_reg[1][24]_0 ),
        .O(\multiOutDelay31_reg_reg[0]_8 [12]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay31_reg[1][13]_i_1 
       (.I0(gain_mul_temp_6_n_92),
        .I1(\multiOutDelay31_reg_reg[1][24]_0 ),
        .O(\multiOutDelay31_reg_reg[0]_8 [13]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay31_reg[1][14]_i_1 
       (.I0(gain_mul_temp_6_n_91),
        .I1(\multiOutDelay31_reg_reg[1][24]_0 ),
        .O(\multiOutDelay31_reg_reg[0]_8 [14]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay31_reg[1][15]_i_1 
       (.I0(gain_mul_temp_6_n_90),
        .I1(\multiOutDelay31_reg_reg[1][24]_0 ),
        .O(\multiOutDelay31_reg_reg[0]_8 [15]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay31_reg[1][16]_i_1 
       (.I0(gain_mul_temp_6_n_89),
        .I1(\multiOutDelay31_reg_reg[1][24]_0 ),
        .O(\multiOutDelay31_reg_reg[0]_8 [16]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay31_reg[1][17]_i_1 
       (.I0(gain_mul_temp_6_n_88),
        .I1(\multiOutDelay31_reg_reg[1][24]_0 ),
        .O(\multiOutDelay31_reg_reg[0]_8 [17]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay31_reg[1][18]_i_1 
       (.I0(gain_mul_temp_6_n_87),
        .I1(\multiOutDelay31_reg_reg[1][24]_0 ),
        .O(\multiOutDelay31_reg_reg[0]_8 [18]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay31_reg[1][19]_i_1 
       (.I0(gain_mul_temp_6_n_86),
        .I1(\multiOutDelay31_reg_reg[1][24]_0 ),
        .O(\multiOutDelay31_reg_reg[0]_8 [19]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay31_reg[1][1]_i_1 
       (.I0(gain_mul_temp_6_n_104),
        .I1(\multiOutDelay31_reg_reg[1][24]_0 ),
        .O(\multiOutDelay31_reg_reg[0]_8 [1]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay31_reg[1][20]_i_1 
       (.I0(gain_mul_temp_6_n_85),
        .I1(\multiOutDelay31_reg_reg[1][24]_0 ),
        .O(\multiOutDelay31_reg_reg[0]_8 [20]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay31_reg[1][21]_i_1 
       (.I0(gain_mul_temp_6_n_84),
        .I1(\multiOutDelay31_reg_reg[1][24]_0 ),
        .O(\multiOutDelay31_reg_reg[0]_8 [21]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay31_reg[1][22]_i_1 
       (.I0(gain_mul_temp_6_n_83),
        .I1(\multiOutDelay31_reg_reg[1][24]_0 ),
        .O(\multiOutDelay31_reg_reg[0]_8 [22]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay31_reg[1][23]_i_1 
       (.I0(gain_mul_temp_6_n_82),
        .I1(\multiOutDelay31_reg_reg[1][24]_0 ),
        .O(\multiOutDelay31_reg_reg[0]_8 [23]));
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay31_reg[1][24]_i_1 
       (.I0(gain_mul_temp_6_n_81),
        .I1(\multiOutDelay31_reg_reg[1][24]_0 ),
        .O(\multiOutDelay31_reg_reg[0]_8 [24]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay31_reg[1][2]_i_1 
       (.I0(gain_mul_temp_6_n_103),
        .I1(\multiOutDelay31_reg_reg[1][24]_0 ),
        .O(\multiOutDelay31_reg_reg[0]_8 [2]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay31_reg[1][3]_i_1 
       (.I0(gain_mul_temp_6_n_102),
        .I1(\multiOutDelay31_reg_reg[1][24]_0 ),
        .O(\multiOutDelay31_reg_reg[0]_8 [3]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay31_reg[1][4]_i_1 
       (.I0(gain_mul_temp_6_n_101),
        .I1(\multiOutDelay31_reg_reg[1][24]_0 ),
        .O(\multiOutDelay31_reg_reg[0]_8 [4]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay31_reg[1][5]_i_1 
       (.I0(gain_mul_temp_6_n_100),
        .I1(\multiOutDelay31_reg_reg[1][24]_0 ),
        .O(\multiOutDelay31_reg_reg[0]_8 [5]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay31_reg[1][6]_i_1 
       (.I0(gain_mul_temp_6_n_99),
        .I1(\multiOutDelay31_reg_reg[1][24]_0 ),
        .O(\multiOutDelay31_reg_reg[0]_8 [6]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay31_reg[1][7]_i_1 
       (.I0(gain_mul_temp_6_n_98),
        .I1(\multiOutDelay31_reg_reg[1][24]_0 ),
        .O(\multiOutDelay31_reg_reg[0]_8 [7]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay31_reg[1][8]_i_1 
       (.I0(gain_mul_temp_6_n_97),
        .I1(\multiOutDelay31_reg_reg[1][24]_0 ),
        .O(\multiOutDelay31_reg_reg[0]_8 [8]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay31_reg[1][9]_i_1 
       (.I0(gain_mul_temp_6_n_96),
        .I1(\multiOutDelay31_reg_reg[1][24]_0 ),
        .O(\multiOutDelay31_reg_reg[0]_8 [9]));
  FDCE \multiOutDelay31_reg_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay31_reg_reg[0]_8 [0]),
        .Q(\multiOutDelay31_reg_reg[1]_32 [0]));
  FDCE \multiOutDelay31_reg_reg[1][10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay31_reg_reg[0]_8 [10]),
        .Q(\multiOutDelay31_reg_reg[1]_32 [10]));
  FDCE \multiOutDelay31_reg_reg[1][11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay31_reg_reg[0]_8 [11]),
        .Q(\multiOutDelay31_reg_reg[1]_32 [11]));
  FDCE \multiOutDelay31_reg_reg[1][12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay31_reg_reg[0]_8 [12]),
        .Q(\multiOutDelay31_reg_reg[1]_32 [12]));
  FDCE \multiOutDelay31_reg_reg[1][13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay31_reg_reg[0]_8 [13]),
        .Q(\multiOutDelay31_reg_reg[1]_32 [13]));
  FDCE \multiOutDelay31_reg_reg[1][14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay31_reg_reg[0]_8 [14]),
        .Q(\multiOutDelay31_reg_reg[1]_32 [14]));
  FDCE \multiOutDelay31_reg_reg[1][15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay31_reg_reg[0]_8 [15]),
        .Q(\multiOutDelay31_reg_reg[1]_32 [15]));
  FDCE \multiOutDelay31_reg_reg[1][16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay31_reg_reg[0]_8 [16]),
        .Q(\multiOutDelay31_reg_reg[1]_32 [16]));
  FDCE \multiOutDelay31_reg_reg[1][17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay31_reg_reg[0]_8 [17]),
        .Q(\multiOutDelay31_reg_reg[1]_32 [17]));
  FDCE \multiOutDelay31_reg_reg[1][18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay31_reg_reg[0]_8 [18]),
        .Q(\multiOutDelay31_reg_reg[1]_32 [18]));
  FDCE \multiOutDelay31_reg_reg[1][19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay31_reg_reg[0]_8 [19]),
        .Q(\multiOutDelay31_reg_reg[1]_32 [19]));
  FDCE \multiOutDelay31_reg_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay31_reg_reg[0]_8 [1]),
        .Q(\multiOutDelay31_reg_reg[1]_32 [1]));
  FDCE \multiOutDelay31_reg_reg[1][20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay31_reg_reg[0]_8 [20]),
        .Q(\multiOutDelay31_reg_reg[1]_32 [20]));
  FDCE \multiOutDelay31_reg_reg[1][21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay31_reg_reg[0]_8 [21]),
        .Q(\multiOutDelay31_reg_reg[1]_32 [21]));
  FDCE \multiOutDelay31_reg_reg[1][22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay31_reg_reg[0]_8 [22]),
        .Q(\multiOutDelay31_reg_reg[1]_32 [22]));
  FDCE \multiOutDelay31_reg_reg[1][23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay31_reg_reg[0]_8 [23]),
        .Q(\multiOutDelay31_reg_reg[1]_32 [23]));
  FDCE \multiOutDelay31_reg_reg[1][24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay31_reg_reg[0]_8 [24]),
        .Q(\multiOutDelay31_reg_reg[1]_32 [24]));
  FDCE \multiOutDelay31_reg_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay31_reg_reg[0]_8 [2]),
        .Q(\multiOutDelay31_reg_reg[1]_32 [2]));
  FDCE \multiOutDelay31_reg_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay31_reg_reg[0]_8 [3]),
        .Q(\multiOutDelay31_reg_reg[1]_32 [3]));
  FDCE \multiOutDelay31_reg_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay31_reg_reg[0]_8 [4]),
        .Q(\multiOutDelay31_reg_reg[1]_32 [4]));
  FDCE \multiOutDelay31_reg_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay31_reg_reg[0]_8 [5]),
        .Q(\multiOutDelay31_reg_reg[1]_32 [5]));
  FDCE \multiOutDelay31_reg_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay31_reg_reg[0]_8 [6]),
        .Q(\multiOutDelay31_reg_reg[1]_32 [6]));
  FDCE \multiOutDelay31_reg_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay31_reg_reg[0]_8 [7]),
        .Q(\multiOutDelay31_reg_reg[1]_32 [7]));
  FDCE \multiOutDelay31_reg_reg[1][8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay31_reg_reg[0]_8 [8]),
        .Q(\multiOutDelay31_reg_reg[1]_32 [8]));
  FDCE \multiOutDelay31_reg_reg[1][9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay31_reg_reg[0]_8 [9]),
        .Q(\multiOutDelay31_reg_reg[1]_32 [9]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][0]_i_1 
       (.I0(gain_mul_temp_7_n_105),
        .I1(\multiOutDelay32_reg_reg[1][24]_0 ),
        .O(\multiOutDelay32_reg_reg[0]_7 [0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][10]_i_1 
       (.I0(gain_mul_temp_7_n_95),
        .I1(\multiOutDelay32_reg_reg[1][24]_0 ),
        .O(\multiOutDelay32_reg_reg[0]_7 [10]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][11]_i_1 
       (.I0(gain_mul_temp_7_n_94),
        .I1(\multiOutDelay32_reg_reg[1][24]_0 ),
        .O(\multiOutDelay32_reg_reg[0]_7 [11]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][12]_i_1 
       (.I0(gain_mul_temp_7_n_93),
        .I1(\multiOutDelay32_reg_reg[1][24]_0 ),
        .O(\multiOutDelay32_reg_reg[0]_7 [12]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][13]_i_1 
       (.I0(gain_mul_temp_7_n_92),
        .I1(\multiOutDelay32_reg_reg[1][24]_0 ),
        .O(\multiOutDelay32_reg_reg[0]_7 [13]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][14]_i_1 
       (.I0(gain_mul_temp_7_n_91),
        .I1(\multiOutDelay32_reg_reg[1][24]_0 ),
        .O(\multiOutDelay32_reg_reg[0]_7 [14]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][15]_i_1 
       (.I0(gain_mul_temp_7_n_90),
        .I1(\multiOutDelay32_reg_reg[1][24]_0 ),
        .O(\multiOutDelay32_reg_reg[0]_7 [15]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][16]_i_1 
       (.I0(gain_mul_temp_7_n_89),
        .I1(\multiOutDelay32_reg_reg[1][24]_0 ),
        .O(\multiOutDelay32_reg_reg[0]_7 [16]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][17]_i_1 
       (.I0(gain_mul_temp_7_n_88),
        .I1(\multiOutDelay32_reg_reg[1][24]_0 ),
        .O(\multiOutDelay32_reg_reg[0]_7 [17]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][18]_i_1 
       (.I0(gain_mul_temp_7_n_87),
        .I1(\multiOutDelay32_reg_reg[1][24]_0 ),
        .O(\multiOutDelay32_reg_reg[0]_7 [18]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][19]_i_1 
       (.I0(gain_mul_temp_7_n_86),
        .I1(\multiOutDelay32_reg_reg[1][24]_0 ),
        .O(\multiOutDelay32_reg_reg[0]_7 [19]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][1]_i_1 
       (.I0(gain_mul_temp_7_n_104),
        .I1(\multiOutDelay32_reg_reg[1][24]_0 ),
        .O(\multiOutDelay32_reg_reg[0]_7 [1]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][20]_i_1 
       (.I0(gain_mul_temp_7_n_85),
        .I1(\multiOutDelay32_reg_reg[1][24]_0 ),
        .O(\multiOutDelay32_reg_reg[0]_7 [20]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][21]_i_1 
       (.I0(gain_mul_temp_7_n_84),
        .I1(\multiOutDelay32_reg_reg[1][24]_0 ),
        .O(\multiOutDelay32_reg_reg[0]_7 [21]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][22]_i_1 
       (.I0(gain_mul_temp_7_n_83),
        .I1(\multiOutDelay32_reg_reg[1][24]_0 ),
        .O(\multiOutDelay32_reg_reg[0]_7 [22]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][23]_i_1 
       (.I0(gain_mul_temp_7_n_82),
        .I1(\multiOutDelay32_reg_reg[1][24]_0 ),
        .O(\multiOutDelay32_reg_reg[0]_7 [23]));
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][24]_i_1 
       (.I0(gain_mul_temp_7_n_81),
        .I1(\multiOutDelay32_reg_reg[1][24]_0 ),
        .O(\multiOutDelay32_reg_reg[0]_7 [24]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][2]_i_1 
       (.I0(gain_mul_temp_7_n_103),
        .I1(\multiOutDelay32_reg_reg[1][24]_0 ),
        .O(\multiOutDelay32_reg_reg[0]_7 [2]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][3]_i_1 
       (.I0(gain_mul_temp_7_n_102),
        .I1(\multiOutDelay32_reg_reg[1][24]_0 ),
        .O(\multiOutDelay32_reg_reg[0]_7 [3]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][4]_i_1 
       (.I0(gain_mul_temp_7_n_101),
        .I1(\multiOutDelay32_reg_reg[1][24]_0 ),
        .O(\multiOutDelay32_reg_reg[0]_7 [4]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][5]_i_1 
       (.I0(gain_mul_temp_7_n_100),
        .I1(\multiOutDelay32_reg_reg[1][24]_0 ),
        .O(\multiOutDelay32_reg_reg[0]_7 [5]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][6]_i_1 
       (.I0(gain_mul_temp_7_n_99),
        .I1(\multiOutDelay32_reg_reg[1][24]_0 ),
        .O(\multiOutDelay32_reg_reg[0]_7 [6]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][7]_i_1 
       (.I0(gain_mul_temp_7_n_98),
        .I1(\multiOutDelay32_reg_reg[1][24]_0 ),
        .O(\multiOutDelay32_reg_reg[0]_7 [7]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][8]_i_1 
       (.I0(gain_mul_temp_7_n_97),
        .I1(\multiOutDelay32_reg_reg[1][24]_0 ),
        .O(\multiOutDelay32_reg_reg[0]_7 [8]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][9]_i_1 
       (.I0(gain_mul_temp_7_n_96),
        .I1(\multiOutDelay32_reg_reg[1][24]_0 ),
        .O(\multiOutDelay32_reg_reg[0]_7 [9]));
  FDCE \multiOutDelay32_reg_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg_reg[0]_7 [0]),
        .Q(\multiOutDelay32_reg_reg[1]_31 [0]));
  FDCE \multiOutDelay32_reg_reg[1][10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg_reg[0]_7 [10]),
        .Q(\multiOutDelay32_reg_reg[1]_31 [10]));
  FDCE \multiOutDelay32_reg_reg[1][11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg_reg[0]_7 [11]),
        .Q(\multiOutDelay32_reg_reg[1]_31 [11]));
  FDCE \multiOutDelay32_reg_reg[1][12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg_reg[0]_7 [12]),
        .Q(\multiOutDelay32_reg_reg[1]_31 [12]));
  FDCE \multiOutDelay32_reg_reg[1][13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg_reg[0]_7 [13]),
        .Q(\multiOutDelay32_reg_reg[1]_31 [13]));
  FDCE \multiOutDelay32_reg_reg[1][14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg_reg[0]_7 [14]),
        .Q(\multiOutDelay32_reg_reg[1]_31 [14]));
  FDCE \multiOutDelay32_reg_reg[1][15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg_reg[0]_7 [15]),
        .Q(\multiOutDelay32_reg_reg[1]_31 [15]));
  FDCE \multiOutDelay32_reg_reg[1][16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg_reg[0]_7 [16]),
        .Q(\multiOutDelay32_reg_reg[1]_31 [16]));
  FDCE \multiOutDelay32_reg_reg[1][17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg_reg[0]_7 [17]),
        .Q(\multiOutDelay32_reg_reg[1]_31 [17]));
  FDCE \multiOutDelay32_reg_reg[1][18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg_reg[0]_7 [18]),
        .Q(\multiOutDelay32_reg_reg[1]_31 [18]));
  FDCE \multiOutDelay32_reg_reg[1][19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg_reg[0]_7 [19]),
        .Q(\multiOutDelay32_reg_reg[1]_31 [19]));
  FDCE \multiOutDelay32_reg_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg_reg[0]_7 [1]),
        .Q(\multiOutDelay32_reg_reg[1]_31 [1]));
  FDCE \multiOutDelay32_reg_reg[1][20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg_reg[0]_7 [20]),
        .Q(\multiOutDelay32_reg_reg[1]_31 [20]));
  FDCE \multiOutDelay32_reg_reg[1][21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg_reg[0]_7 [21]),
        .Q(\multiOutDelay32_reg_reg[1]_31 [21]));
  FDCE \multiOutDelay32_reg_reg[1][22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg_reg[0]_7 [22]),
        .Q(\multiOutDelay32_reg_reg[1]_31 [22]));
  FDCE \multiOutDelay32_reg_reg[1][23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg_reg[0]_7 [23]),
        .Q(\multiOutDelay32_reg_reg[1]_31 [23]));
  FDCE \multiOutDelay32_reg_reg[1][24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg_reg[0]_7 [24]),
        .Q(\multiOutDelay32_reg_reg[1]_31 [24]));
  FDCE \multiOutDelay32_reg_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg_reg[0]_7 [2]),
        .Q(\multiOutDelay32_reg_reg[1]_31 [2]));
  FDCE \multiOutDelay32_reg_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg_reg[0]_7 [3]),
        .Q(\multiOutDelay32_reg_reg[1]_31 [3]));
  FDCE \multiOutDelay32_reg_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg_reg[0]_7 [4]),
        .Q(\multiOutDelay32_reg_reg[1]_31 [4]));
  FDCE \multiOutDelay32_reg_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg_reg[0]_7 [5]),
        .Q(\multiOutDelay32_reg_reg[1]_31 [5]));
  FDCE \multiOutDelay32_reg_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg_reg[0]_7 [6]),
        .Q(\multiOutDelay32_reg_reg[1]_31 [6]));
  FDCE \multiOutDelay32_reg_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg_reg[0]_7 [7]),
        .Q(\multiOutDelay32_reg_reg[1]_31 [7]));
  FDCE \multiOutDelay32_reg_reg[1][8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg_reg[0]_7 [8]),
        .Q(\multiOutDelay32_reg_reg[1]_31 [8]));
  FDCE \multiOutDelay32_reg_reg[1][9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg_reg[0]_7 [9]),
        .Q(\multiOutDelay32_reg_reg[1]_31 [9]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay33_reg[1][0]_i_1 
       (.I0(gain_mul_temp_8_n_105),
        .I1(\multiOutDelay33_reg_reg[1][24]_0 ),
        .O(\multiOutDelay33_reg_reg[0]_6 [0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay33_reg[1][10]_i_1 
       (.I0(gain_mul_temp_8_n_95),
        .I1(\multiOutDelay33_reg_reg[1][24]_0 ),
        .O(\multiOutDelay33_reg_reg[0]_6 [10]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay33_reg[1][11]_i_1 
       (.I0(gain_mul_temp_8_n_94),
        .I1(\multiOutDelay33_reg_reg[1][24]_0 ),
        .O(\multiOutDelay33_reg_reg[0]_6 [11]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay33_reg[1][12]_i_1 
       (.I0(gain_mul_temp_8_n_93),
        .I1(\multiOutDelay33_reg_reg[1][24]_0 ),
        .O(\multiOutDelay33_reg_reg[0]_6 [12]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay33_reg[1][13]_i_1 
       (.I0(gain_mul_temp_8_n_92),
        .I1(\multiOutDelay33_reg_reg[1][24]_0 ),
        .O(\multiOutDelay33_reg_reg[0]_6 [13]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay33_reg[1][14]_i_1 
       (.I0(gain_mul_temp_8_n_91),
        .I1(\multiOutDelay33_reg_reg[1][24]_0 ),
        .O(\multiOutDelay33_reg_reg[0]_6 [14]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay33_reg[1][15]_i_1 
       (.I0(gain_mul_temp_8_n_90),
        .I1(\multiOutDelay33_reg_reg[1][24]_0 ),
        .O(\multiOutDelay33_reg_reg[0]_6 [15]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay33_reg[1][16]_i_1 
       (.I0(gain_mul_temp_8_n_89),
        .I1(\multiOutDelay33_reg_reg[1][24]_0 ),
        .O(\multiOutDelay33_reg_reg[0]_6 [16]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay33_reg[1][17]_i_1 
       (.I0(gain_mul_temp_8_n_88),
        .I1(\multiOutDelay33_reg_reg[1][24]_0 ),
        .O(\multiOutDelay33_reg_reg[0]_6 [17]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay33_reg[1][18]_i_1 
       (.I0(gain_mul_temp_8_n_87),
        .I1(\multiOutDelay33_reg_reg[1][24]_0 ),
        .O(\multiOutDelay33_reg_reg[0]_6 [18]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay33_reg[1][19]_i_1 
       (.I0(gain_mul_temp_8_n_86),
        .I1(\multiOutDelay33_reg_reg[1][24]_0 ),
        .O(\multiOutDelay33_reg_reg[0]_6 [19]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay33_reg[1][1]_i_1 
       (.I0(gain_mul_temp_8_n_104),
        .I1(\multiOutDelay33_reg_reg[1][24]_0 ),
        .O(\multiOutDelay33_reg_reg[0]_6 [1]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay33_reg[1][20]_i_1 
       (.I0(gain_mul_temp_8_n_85),
        .I1(\multiOutDelay33_reg_reg[1][24]_0 ),
        .O(\multiOutDelay33_reg_reg[0]_6 [20]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay33_reg[1][21]_i_1 
       (.I0(gain_mul_temp_8_n_84),
        .I1(\multiOutDelay33_reg_reg[1][24]_0 ),
        .O(\multiOutDelay33_reg_reg[0]_6 [21]));
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay33_reg[1][24]_i_1 
       (.I0(gain_mul_temp_8_n_83),
        .I1(\multiOutDelay33_reg_reg[1][24]_0 ),
        .O(\multiOutDelay33_reg_reg[0]_6 [24]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay33_reg[1][2]_i_1 
       (.I0(gain_mul_temp_8_n_103),
        .I1(\multiOutDelay33_reg_reg[1][24]_0 ),
        .O(\multiOutDelay33_reg_reg[0]_6 [2]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay33_reg[1][3]_i_1 
       (.I0(gain_mul_temp_8_n_102),
        .I1(\multiOutDelay33_reg_reg[1][24]_0 ),
        .O(\multiOutDelay33_reg_reg[0]_6 [3]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay33_reg[1][4]_i_1 
       (.I0(gain_mul_temp_8_n_101),
        .I1(\multiOutDelay33_reg_reg[1][24]_0 ),
        .O(\multiOutDelay33_reg_reg[0]_6 [4]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay33_reg[1][5]_i_1 
       (.I0(gain_mul_temp_8_n_100),
        .I1(\multiOutDelay33_reg_reg[1][24]_0 ),
        .O(\multiOutDelay33_reg_reg[0]_6 [5]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay33_reg[1][6]_i_1 
       (.I0(gain_mul_temp_8_n_99),
        .I1(\multiOutDelay33_reg_reg[1][24]_0 ),
        .O(\multiOutDelay33_reg_reg[0]_6 [6]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay33_reg[1][7]_i_1 
       (.I0(gain_mul_temp_8_n_98),
        .I1(\multiOutDelay33_reg_reg[1][24]_0 ),
        .O(\multiOutDelay33_reg_reg[0]_6 [7]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay33_reg[1][8]_i_1 
       (.I0(gain_mul_temp_8_n_97),
        .I1(\multiOutDelay33_reg_reg[1][24]_0 ),
        .O(\multiOutDelay33_reg_reg[0]_6 [8]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay33_reg[1][9]_i_1 
       (.I0(gain_mul_temp_8_n_96),
        .I1(\multiOutDelay33_reg_reg[1][24]_0 ),
        .O(\multiOutDelay33_reg_reg[0]_6 [9]));
  FDCE \multiOutDelay33_reg_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[0]_6 [0]),
        .Q(\multiOutDelay33_reg_reg[1]_30 [0]));
  FDCE \multiOutDelay33_reg_reg[1][10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[0]_6 [10]),
        .Q(\multiOutDelay33_reg_reg[1]_30 [10]));
  FDCE \multiOutDelay33_reg_reg[1][11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[0]_6 [11]),
        .Q(\multiOutDelay33_reg_reg[1]_30 [11]));
  FDCE \multiOutDelay33_reg_reg[1][12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[0]_6 [12]),
        .Q(\multiOutDelay33_reg_reg[1]_30 [12]));
  FDCE \multiOutDelay33_reg_reg[1][13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[0]_6 [13]),
        .Q(\multiOutDelay33_reg_reg[1]_30 [13]));
  FDCE \multiOutDelay33_reg_reg[1][14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[0]_6 [14]),
        .Q(\multiOutDelay33_reg_reg[1]_30 [14]));
  FDCE \multiOutDelay33_reg_reg[1][15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[0]_6 [15]),
        .Q(\multiOutDelay33_reg_reg[1]_30 [15]));
  FDCE \multiOutDelay33_reg_reg[1][16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[0]_6 [16]),
        .Q(\multiOutDelay33_reg_reg[1]_30 [16]));
  FDCE \multiOutDelay33_reg_reg[1][17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[0]_6 [17]),
        .Q(\multiOutDelay33_reg_reg[1]_30 [17]));
  FDCE \multiOutDelay33_reg_reg[1][18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[0]_6 [18]),
        .Q(\multiOutDelay33_reg_reg[1]_30 [18]));
  FDCE \multiOutDelay33_reg_reg[1][19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[0]_6 [19]),
        .Q(\multiOutDelay33_reg_reg[1]_30 [19]));
  FDCE \multiOutDelay33_reg_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[0]_6 [1]),
        .Q(\multiOutDelay33_reg_reg[1]_30 [1]));
  FDCE \multiOutDelay33_reg_reg[1][20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[0]_6 [20]),
        .Q(\multiOutDelay33_reg_reg[1]_30 [20]));
  FDCE \multiOutDelay33_reg_reg[1][21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[0]_6 [21]),
        .Q(\multiOutDelay33_reg_reg[1]_30 [21]));
  FDCE \multiOutDelay33_reg_reg[1][24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[0]_6 [24]),
        .Q(\multiOutDelay33_reg_reg[1]_30 [24]));
  FDCE \multiOutDelay33_reg_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[0]_6 [2]),
        .Q(\multiOutDelay33_reg_reg[1]_30 [2]));
  FDCE \multiOutDelay33_reg_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[0]_6 [3]),
        .Q(\multiOutDelay33_reg_reg[1]_30 [3]));
  FDCE \multiOutDelay33_reg_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[0]_6 [4]),
        .Q(\multiOutDelay33_reg_reg[1]_30 [4]));
  FDCE \multiOutDelay33_reg_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[0]_6 [5]),
        .Q(\multiOutDelay33_reg_reg[1]_30 [5]));
  FDCE \multiOutDelay33_reg_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[0]_6 [6]),
        .Q(\multiOutDelay33_reg_reg[1]_30 [6]));
  FDCE \multiOutDelay33_reg_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[0]_6 [7]),
        .Q(\multiOutDelay33_reg_reg[1]_30 [7]));
  FDCE \multiOutDelay33_reg_reg[1][8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[0]_6 [8]),
        .Q(\multiOutDelay33_reg_reg[1]_30 [8]));
  FDCE \multiOutDelay33_reg_reg[1][9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay33_reg_reg[0]_6 [9]),
        .Q(\multiOutDelay33_reg_reg[1]_30 [9]));
  (* srl_bus_name = "\inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/vStart_reg_reg " *) 
  (* srl_name = "\inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter/u_rgb2ycbcrNet_inst/vStart_reg_reg[5]_srl7_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4 " *) 
  SRL16E \vStart_reg_reg[5]_srl7_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(IPCORE_CLK),
        .D(top_user_ctrl_vStart_1),
        .Q(\vStart_reg_reg[5]_srl7_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4_n_0 ));
  FDRE \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5 
       (.C(IPCORE_CLK),
        .CE(E),
        .D(\vStart_reg_reg[5]_srl7_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4_n_0 ),
        .Q(\vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5_n_0 ),
        .R(1'b0));
  FDCE \vStart_reg_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(vStart_reg_reg_gate_n_0),
        .Q(\vStart_reg_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    vStart_reg_reg_gate
       (.I0(\vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5_n_0 ),
        .I1(hEnd_reg_reg_c_5_0),
        .O(vStart_reg_reg_gate_n_0));
  (* ORIG_CELL_NAME = "validOut_1_reg" *) 
  FDCE validOut_1_reg
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\intdelay_reg_reg_n_0_[6] ),
        .Q(Color_Space_Converter_out2_valid));
  (* ORIG_CELL_NAME = "validOut_1_reg" *) 
  FDCE validOut_1_reg_rep
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\intdelay_reg_reg_n_0_[6] ),
        .Q(validOut_1_reg_rep_0));
  (* ORIG_CELL_NAME = "validOut_1_reg" *) 
  FDCE validOut_1_reg_rep__0
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\intdelay_reg_reg_n_0_[6] ),
        .Q(validOut_1_reg_rep__0_0));
  (* ORIG_CELL_NAME = "validOut_1_reg" *) 
  FDCE validOut_1_reg_rep__1
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\intdelay_reg_reg_n_0_[6] ),
        .Q(validOut_1_reg_rep__1_0));
  (* ORIG_CELL_NAME = "validOut_1_reg" *) 
  FDCE validOut_1_reg_rep__2
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\intdelay_reg_reg_n_0_[6] ),
        .Q(validOut_1_reg_rep__2_0));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_src_SSE1" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_src_SSE1
   (P,
    Switch1_out1,
    A,
    Add3_out1_0,
    Add4_out1_0,
    \In3Reg[7]_i_14 ,
    CO);
  output [37:0]P;
  output [17:0]Switch1_out1;
  input [17:0]A;
  input [17:0]Add3_out1_0;
  input [17:0]Add4_out1_0;
  input [17:0]\In3Reg[7]_i_14 ;
  input [0:0]CO;

  wire [17:0]A;
  wire [17:0]Add3_out1_0;
  wire Add3_out1_n_100;
  wire Add3_out1_n_101;
  wire Add3_out1_n_102;
  wire Add3_out1_n_103;
  wire Add3_out1_n_104;
  wire Add3_out1_n_105;
  wire Add3_out1_n_106;
  wire Add3_out1_n_107;
  wire Add3_out1_n_108;
  wire Add3_out1_n_109;
  wire Add3_out1_n_110;
  wire Add3_out1_n_111;
  wire Add3_out1_n_112;
  wire Add3_out1_n_113;
  wire Add3_out1_n_114;
  wire Add3_out1_n_115;
  wire Add3_out1_n_116;
  wire Add3_out1_n_117;
  wire Add3_out1_n_118;
  wire Add3_out1_n_119;
  wire Add3_out1_n_120;
  wire Add3_out1_n_121;
  wire Add3_out1_n_122;
  wire Add3_out1_n_123;
  wire Add3_out1_n_124;
  wire Add3_out1_n_125;
  wire Add3_out1_n_126;
  wire Add3_out1_n_127;
  wire Add3_out1_n_128;
  wire Add3_out1_n_129;
  wire Add3_out1_n_130;
  wire Add3_out1_n_131;
  wire Add3_out1_n_132;
  wire Add3_out1_n_133;
  wire Add3_out1_n_134;
  wire Add3_out1_n_135;
  wire Add3_out1_n_136;
  wire Add3_out1_n_137;
  wire Add3_out1_n_138;
  wire Add3_out1_n_139;
  wire Add3_out1_n_140;
  wire Add3_out1_n_141;
  wire Add3_out1_n_142;
  wire Add3_out1_n_143;
  wire Add3_out1_n_144;
  wire Add3_out1_n_145;
  wire Add3_out1_n_146;
  wire Add3_out1_n_147;
  wire Add3_out1_n_148;
  wire Add3_out1_n_149;
  wire Add3_out1_n_150;
  wire Add3_out1_n_151;
  wire Add3_out1_n_152;
  wire Add3_out1_n_153;
  wire Add3_out1_n_69;
  wire Add3_out1_n_70;
  wire Add3_out1_n_71;
  wire Add3_out1_n_72;
  wire Add3_out1_n_73;
  wire Add3_out1_n_74;
  wire Add3_out1_n_75;
  wire Add3_out1_n_76;
  wire Add3_out1_n_77;
  wire Add3_out1_n_78;
  wire Add3_out1_n_79;
  wire Add3_out1_n_80;
  wire Add3_out1_n_81;
  wire Add3_out1_n_82;
  wire Add3_out1_n_83;
  wire Add3_out1_n_84;
  wire Add3_out1_n_85;
  wire Add3_out1_n_86;
  wire Add3_out1_n_87;
  wire Add3_out1_n_88;
  wire Add3_out1_n_89;
  wire Add3_out1_n_90;
  wire Add3_out1_n_91;
  wire Add3_out1_n_92;
  wire Add3_out1_n_93;
  wire Add3_out1_n_94;
  wire Add3_out1_n_95;
  wire Add3_out1_n_96;
  wire Add3_out1_n_97;
  wire Add3_out1_n_98;
  wire Add3_out1_n_99;
  wire [17:0]Add4_out1_0;
  wire [0:0]CO;
  wire [17:0]\In3Reg[7]_i_14 ;
  wire [37:0]P;
  wire Product_out1_n_100;
  wire Product_out1_n_101;
  wire Product_out1_n_102;
  wire Product_out1_n_103;
  wire Product_out1_n_104;
  wire Product_out1_n_105;
  wire Product_out1_n_106;
  wire Product_out1_n_107;
  wire Product_out1_n_108;
  wire Product_out1_n_109;
  wire Product_out1_n_110;
  wire Product_out1_n_111;
  wire Product_out1_n_112;
  wire Product_out1_n_113;
  wire Product_out1_n_114;
  wire Product_out1_n_115;
  wire Product_out1_n_116;
  wire Product_out1_n_117;
  wire Product_out1_n_118;
  wire Product_out1_n_119;
  wire Product_out1_n_120;
  wire Product_out1_n_121;
  wire Product_out1_n_122;
  wire Product_out1_n_123;
  wire Product_out1_n_124;
  wire Product_out1_n_125;
  wire Product_out1_n_126;
  wire Product_out1_n_127;
  wire Product_out1_n_128;
  wire Product_out1_n_129;
  wire Product_out1_n_130;
  wire Product_out1_n_131;
  wire Product_out1_n_132;
  wire Product_out1_n_133;
  wire Product_out1_n_134;
  wire Product_out1_n_135;
  wire Product_out1_n_136;
  wire Product_out1_n_137;
  wire Product_out1_n_138;
  wire Product_out1_n_139;
  wire Product_out1_n_140;
  wire Product_out1_n_141;
  wire Product_out1_n_142;
  wire Product_out1_n_143;
  wire Product_out1_n_144;
  wire Product_out1_n_145;
  wire Product_out1_n_146;
  wire Product_out1_n_147;
  wire Product_out1_n_148;
  wire Product_out1_n_149;
  wire Product_out1_n_150;
  wire Product_out1_n_151;
  wire Product_out1_n_152;
  wire Product_out1_n_153;
  wire Product_out1_n_70;
  wire Product_out1_n_71;
  wire Product_out1_n_72;
  wire Product_out1_n_73;
  wire Product_out1_n_74;
  wire Product_out1_n_75;
  wire Product_out1_n_76;
  wire Product_out1_n_77;
  wire Product_out1_n_78;
  wire Product_out1_n_79;
  wire Product_out1_n_80;
  wire Product_out1_n_81;
  wire Product_out1_n_82;
  wire Product_out1_n_83;
  wire Product_out1_n_84;
  wire Product_out1_n_85;
  wire Product_out1_n_86;
  wire Product_out1_n_87;
  wire Product_out1_n_88;
  wire Product_out1_n_89;
  wire Product_out1_n_90;
  wire Product_out1_n_91;
  wire Product_out1_n_92;
  wire Product_out1_n_93;
  wire Product_out1_n_94;
  wire Product_out1_n_95;
  wire Product_out1_n_96;
  wire Product_out1_n_97;
  wire Product_out1_n_98;
  wire Product_out1_n_99;
  wire [17:0]Switch1_out1;
  wire NLW_Add3_out1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Add3_out1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Add3_out1_OVERFLOW_UNCONNECTED;
  wire NLW_Add3_out1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Add3_out1_PATTERNDETECT_UNCONNECTED;
  wire NLW_Add3_out1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Add3_out1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Add3_out1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Add3_out1_CARRYOUT_UNCONNECTED;
  wire [47:37]NLW_Add3_out1_P_UNCONNECTED;
  wire NLW_Add4_out1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Add4_out1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Add4_out1_OVERFLOW_UNCONNECTED;
  wire NLW_Add4_out1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Add4_out1_PATTERNDETECT_UNCONNECTED;
  wire NLW_Add4_out1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Add4_out1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Add4_out1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Add4_out1_CARRYOUT_UNCONNECTED;
  wire [47:38]NLW_Add4_out1_P_UNCONNECTED;
  wire [47:0]NLW_Add4_out1_PCOUT_UNCONNECTED;
  wire NLW_Product_out1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Product_out1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Product_out1_OVERFLOW_UNCONNECTED;
  wire NLW_Product_out1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Product_out1_PATTERNDETECT_UNCONNECTED;
  wire NLW_Product_out1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Product_out1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Product_out1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Product_out1_CARRYOUT_UNCONNECTED;
  wire [47:36]NLW_Product_out1_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Add3_out1
       (.A({Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Add3_out1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(Add3_out1_0),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Add3_out1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Add3_out1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Add3_out1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Add3_out1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Add3_out1_OVERFLOW_UNCONNECTED),
        .P({NLW_Add3_out1_P_UNCONNECTED[47:37],Add3_out1_n_69,Add3_out1_n_70,Add3_out1_n_71,Add3_out1_n_72,Add3_out1_n_73,Add3_out1_n_74,Add3_out1_n_75,Add3_out1_n_76,Add3_out1_n_77,Add3_out1_n_78,Add3_out1_n_79,Add3_out1_n_80,Add3_out1_n_81,Add3_out1_n_82,Add3_out1_n_83,Add3_out1_n_84,Add3_out1_n_85,Add3_out1_n_86,Add3_out1_n_87,Add3_out1_n_88,Add3_out1_n_89,Add3_out1_n_90,Add3_out1_n_91,Add3_out1_n_92,Add3_out1_n_93,Add3_out1_n_94,Add3_out1_n_95,Add3_out1_n_96,Add3_out1_n_97,Add3_out1_n_98,Add3_out1_n_99,Add3_out1_n_100,Add3_out1_n_101,Add3_out1_n_102,Add3_out1_n_103,Add3_out1_n_104,Add3_out1_n_105}),
        .PATTERNBDETECT(NLW_Add3_out1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Add3_out1_PATTERNDETECT_UNCONNECTED),
        .PCIN({Product_out1_n_106,Product_out1_n_107,Product_out1_n_108,Product_out1_n_109,Product_out1_n_110,Product_out1_n_111,Product_out1_n_112,Product_out1_n_113,Product_out1_n_114,Product_out1_n_115,Product_out1_n_116,Product_out1_n_117,Product_out1_n_118,Product_out1_n_119,Product_out1_n_120,Product_out1_n_121,Product_out1_n_122,Product_out1_n_123,Product_out1_n_124,Product_out1_n_125,Product_out1_n_126,Product_out1_n_127,Product_out1_n_128,Product_out1_n_129,Product_out1_n_130,Product_out1_n_131,Product_out1_n_132,Product_out1_n_133,Product_out1_n_134,Product_out1_n_135,Product_out1_n_136,Product_out1_n_137,Product_out1_n_138,Product_out1_n_139,Product_out1_n_140,Product_out1_n_141,Product_out1_n_142,Product_out1_n_143,Product_out1_n_144,Product_out1_n_145,Product_out1_n_146,Product_out1_n_147,Product_out1_n_148,Product_out1_n_149,Product_out1_n_150,Product_out1_n_151,Product_out1_n_152,Product_out1_n_153}),
        .PCOUT({Add3_out1_n_106,Add3_out1_n_107,Add3_out1_n_108,Add3_out1_n_109,Add3_out1_n_110,Add3_out1_n_111,Add3_out1_n_112,Add3_out1_n_113,Add3_out1_n_114,Add3_out1_n_115,Add3_out1_n_116,Add3_out1_n_117,Add3_out1_n_118,Add3_out1_n_119,Add3_out1_n_120,Add3_out1_n_121,Add3_out1_n_122,Add3_out1_n_123,Add3_out1_n_124,Add3_out1_n_125,Add3_out1_n_126,Add3_out1_n_127,Add3_out1_n_128,Add3_out1_n_129,Add3_out1_n_130,Add3_out1_n_131,Add3_out1_n_132,Add3_out1_n_133,Add3_out1_n_134,Add3_out1_n_135,Add3_out1_n_136,Add3_out1_n_137,Add3_out1_n_138,Add3_out1_n_139,Add3_out1_n_140,Add3_out1_n_141,Add3_out1_n_142,Add3_out1_n_143,Add3_out1_n_144,Add3_out1_n_145,Add3_out1_n_146,Add3_out1_n_147,Add3_out1_n_148,Add3_out1_n_149,Add3_out1_n_150,Add3_out1_n_151,Add3_out1_n_152,Add3_out1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Add3_out1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Add4_out1
       (.A({Add4_out1_0[17],Add4_out1_0[17],Add4_out1_0[17],Add4_out1_0[17],Add4_out1_0[17],Add4_out1_0[17],Add4_out1_0[17],Add4_out1_0[17],Add4_out1_0[17],Add4_out1_0[17],Add4_out1_0[17],Add4_out1_0[17],Add4_out1_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Add4_out1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(Add4_out1_0),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Add4_out1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Add4_out1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Add4_out1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Add4_out1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Add4_out1_OVERFLOW_UNCONNECTED),
        .P({NLW_Add4_out1_P_UNCONNECTED[47:38],P}),
        .PATTERNBDETECT(NLW_Add4_out1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Add4_out1_PATTERNDETECT_UNCONNECTED),
        .PCIN({Add3_out1_n_106,Add3_out1_n_107,Add3_out1_n_108,Add3_out1_n_109,Add3_out1_n_110,Add3_out1_n_111,Add3_out1_n_112,Add3_out1_n_113,Add3_out1_n_114,Add3_out1_n_115,Add3_out1_n_116,Add3_out1_n_117,Add3_out1_n_118,Add3_out1_n_119,Add3_out1_n_120,Add3_out1_n_121,Add3_out1_n_122,Add3_out1_n_123,Add3_out1_n_124,Add3_out1_n_125,Add3_out1_n_126,Add3_out1_n_127,Add3_out1_n_128,Add3_out1_n_129,Add3_out1_n_130,Add3_out1_n_131,Add3_out1_n_132,Add3_out1_n_133,Add3_out1_n_134,Add3_out1_n_135,Add3_out1_n_136,Add3_out1_n_137,Add3_out1_n_138,Add3_out1_n_139,Add3_out1_n_140,Add3_out1_n_141,Add3_out1_n_142,Add3_out1_n_143,Add3_out1_n_144,Add3_out1_n_145,Add3_out1_n_146,Add3_out1_n_147,Add3_out1_n_148,Add3_out1_n_149,Add3_out1_n_150,Add3_out1_n_151,Add3_out1_n_152,Add3_out1_n_153}),
        .PCOUT(NLW_Add4_out1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Add4_out1_UNDERFLOW_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_101 
       (.I0(P[13]),
        .I1(\In3Reg[7]_i_14 [6]),
        .I2(CO),
        .O(Switch1_out1[6]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_103 
       (.I0(P[11]),
        .I1(\In3Reg[7]_i_14 [5]),
        .I2(CO),
        .O(Switch1_out1[5]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_105 
       (.I0(P[9]),
        .I1(\In3Reg[7]_i_14 [4]),
        .I2(CO),
        .O(Switch1_out1[4]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_115 
       (.I0(P[7]),
        .I1(\In3Reg[7]_i_14 [3]),
        .I2(CO),
        .O(Switch1_out1[3]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_117 
       (.I0(P[5]),
        .I1(\In3Reg[7]_i_14 [2]),
        .I2(CO),
        .O(Switch1_out1[2]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_119 
       (.I0(P[3]),
        .I1(\In3Reg[7]_i_14 [1]),
        .I2(CO),
        .O(Switch1_out1[1]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_121 
       (.I0(P[1]),
        .I1(\In3Reg[7]_i_14 [0]),
        .I2(CO),
        .O(Switch1_out1[0]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_31 
       (.I0(P[35]),
        .I1(\In3Reg[7]_i_14 [17]),
        .I2(CO),
        .O(Switch1_out1[17]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_33 
       (.I0(P[33]),
        .I1(\In3Reg[7]_i_14 [16]),
        .I2(CO),
        .O(Switch1_out1[16]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_50 
       (.I0(P[31]),
        .I1(\In3Reg[7]_i_14 [15]),
        .I2(CO),
        .O(Switch1_out1[15]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_52 
       (.I0(P[29]),
        .I1(\In3Reg[7]_i_14 [14]),
        .I2(CO),
        .O(Switch1_out1[14]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_54 
       (.I0(P[27]),
        .I1(\In3Reg[7]_i_14 [13]),
        .I2(CO),
        .O(Switch1_out1[13]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_56 
       (.I0(P[25]),
        .I1(\In3Reg[7]_i_14 [12]),
        .I2(CO),
        .O(Switch1_out1[12]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_75 
       (.I0(P[23]),
        .I1(\In3Reg[7]_i_14 [11]),
        .I2(CO),
        .O(Switch1_out1[11]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_77 
       (.I0(P[21]),
        .I1(\In3Reg[7]_i_14 [10]),
        .I2(CO),
        .O(Switch1_out1[10]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_79 
       (.I0(P[19]),
        .I1(\In3Reg[7]_i_14 [9]),
        .I2(CO),
        .O(Switch1_out1[9]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_81 
       (.I0(P[17]),
        .I1(\In3Reg[7]_i_14 [8]),
        .I2(CO),
        .O(Switch1_out1[8]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_99 
       (.I0(P[15]),
        .I1(\In3Reg[7]_i_14 [7]),
        .I2(CO),
        .O(Switch1_out1[7]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Product_out1
       (.A({A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Product_out1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(A),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Product_out1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Product_out1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Product_out1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Product_out1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Product_out1_OVERFLOW_UNCONNECTED),
        .P({NLW_Product_out1_P_UNCONNECTED[47:36],Product_out1_n_70,Product_out1_n_71,Product_out1_n_72,Product_out1_n_73,Product_out1_n_74,Product_out1_n_75,Product_out1_n_76,Product_out1_n_77,Product_out1_n_78,Product_out1_n_79,Product_out1_n_80,Product_out1_n_81,Product_out1_n_82,Product_out1_n_83,Product_out1_n_84,Product_out1_n_85,Product_out1_n_86,Product_out1_n_87,Product_out1_n_88,Product_out1_n_89,Product_out1_n_90,Product_out1_n_91,Product_out1_n_92,Product_out1_n_93,Product_out1_n_94,Product_out1_n_95,Product_out1_n_96,Product_out1_n_97,Product_out1_n_98,Product_out1_n_99,Product_out1_n_100,Product_out1_n_101,Product_out1_n_102,Product_out1_n_103,Product_out1_n_104,Product_out1_n_105}),
        .PATTERNBDETECT(NLW_Product_out1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Product_out1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({Product_out1_n_106,Product_out1_n_107,Product_out1_n_108,Product_out1_n_109,Product_out1_n_110,Product_out1_n_111,Product_out1_n_112,Product_out1_n_113,Product_out1_n_114,Product_out1_n_115,Product_out1_n_116,Product_out1_n_117,Product_out1_n_118,Product_out1_n_119,Product_out1_n_120,Product_out1_n_121,Product_out1_n_122,Product_out1_n_123,Product_out1_n_124,Product_out1_n_125,Product_out1_n_126,Product_out1_n_127,Product_out1_n_128,Product_out1_n_129,Product_out1_n_130,Product_out1_n_131,Product_out1_n_132,Product_out1_n_133,Product_out1_n_134,Product_out1_n_135,Product_out1_n_136,Product_out1_n_137,Product_out1_n_138,Product_out1_n_139,Product_out1_n_140,Product_out1_n_141,Product_out1_n_142,Product_out1_n_143,Product_out1_n_144,Product_out1_n_145,Product_out1_n_146,Product_out1_n_147,Product_out1_n_148,Product_out1_n_149,Product_out1_n_150,Product_out1_n_151,Product_out1_n_152,Product_out1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Product_out1_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_src_SSE2" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_src_SSE2
   (P,
    S,
    CO,
    Add4_out1_0,
    Add4_out1_1,
    Add4_out1_2,
    Add4_out1_3,
    Product_out1_0,
    Add3_out1_0,
    Add4_out1_4,
    \Delay_reg_reg[0][17]_i_8_0 ,
    Switch2_out1,
    \In3Reg[7]_i_97_0 ,
    \In3Reg[7]_i_17_0 ,
    \In3Reg[7]_i_17_1 );
  output [37:0]P;
  output [3:0]S;
  output [0:0]CO;
  output [3:0]Add4_out1_0;
  output [3:0]Add4_out1_1;
  output [3:0]Add4_out1_2;
  output [1:0]Add4_out1_3;
  input [17:0]Product_out1_0;
  input [17:0]Add3_out1_0;
  input [17:0]Add4_out1_4;
  input [37:0]\Delay_reg_reg[0][17]_i_8_0 ;
  input [17:0]Switch2_out1;
  input [0:0]\In3Reg[7]_i_97_0 ;
  input [17:0]\In3Reg[7]_i_17_0 ;
  input [17:0]\In3Reg[7]_i_17_1 ;

  wire [17:0]Add3_out1_0;
  wire Add3_out1_n_100;
  wire Add3_out1_n_101;
  wire Add3_out1_n_102;
  wire Add3_out1_n_103;
  wire Add3_out1_n_104;
  wire Add3_out1_n_105;
  wire Add3_out1_n_106;
  wire Add3_out1_n_107;
  wire Add3_out1_n_108;
  wire Add3_out1_n_109;
  wire Add3_out1_n_110;
  wire Add3_out1_n_111;
  wire Add3_out1_n_112;
  wire Add3_out1_n_113;
  wire Add3_out1_n_114;
  wire Add3_out1_n_115;
  wire Add3_out1_n_116;
  wire Add3_out1_n_117;
  wire Add3_out1_n_118;
  wire Add3_out1_n_119;
  wire Add3_out1_n_120;
  wire Add3_out1_n_121;
  wire Add3_out1_n_122;
  wire Add3_out1_n_123;
  wire Add3_out1_n_124;
  wire Add3_out1_n_125;
  wire Add3_out1_n_126;
  wire Add3_out1_n_127;
  wire Add3_out1_n_128;
  wire Add3_out1_n_129;
  wire Add3_out1_n_130;
  wire Add3_out1_n_131;
  wire Add3_out1_n_132;
  wire Add3_out1_n_133;
  wire Add3_out1_n_134;
  wire Add3_out1_n_135;
  wire Add3_out1_n_136;
  wire Add3_out1_n_137;
  wire Add3_out1_n_138;
  wire Add3_out1_n_139;
  wire Add3_out1_n_140;
  wire Add3_out1_n_141;
  wire Add3_out1_n_142;
  wire Add3_out1_n_143;
  wire Add3_out1_n_144;
  wire Add3_out1_n_145;
  wire Add3_out1_n_146;
  wire Add3_out1_n_147;
  wire Add3_out1_n_148;
  wire Add3_out1_n_149;
  wire Add3_out1_n_150;
  wire Add3_out1_n_151;
  wire Add3_out1_n_152;
  wire Add3_out1_n_153;
  wire Add3_out1_n_69;
  wire Add3_out1_n_70;
  wire Add3_out1_n_71;
  wire Add3_out1_n_72;
  wire Add3_out1_n_73;
  wire Add3_out1_n_74;
  wire Add3_out1_n_75;
  wire Add3_out1_n_76;
  wire Add3_out1_n_77;
  wire Add3_out1_n_78;
  wire Add3_out1_n_79;
  wire Add3_out1_n_80;
  wire Add3_out1_n_81;
  wire Add3_out1_n_82;
  wire Add3_out1_n_83;
  wire Add3_out1_n_84;
  wire Add3_out1_n_85;
  wire Add3_out1_n_86;
  wire Add3_out1_n_87;
  wire Add3_out1_n_88;
  wire Add3_out1_n_89;
  wire Add3_out1_n_90;
  wire Add3_out1_n_91;
  wire Add3_out1_n_92;
  wire Add3_out1_n_93;
  wire Add3_out1_n_94;
  wire Add3_out1_n_95;
  wire Add3_out1_n_96;
  wire Add3_out1_n_97;
  wire Add3_out1_n_98;
  wire Add3_out1_n_99;
  wire [3:0]Add4_out1_0;
  wire [3:0]Add4_out1_1;
  wire [3:0]Add4_out1_2;
  wire [1:0]Add4_out1_3;
  wire [17:0]Add4_out1_4;
  wire [0:0]CO;
  wire \Delay_reg[0][17]_i_16_n_0 ;
  wire \Delay_reg[0][17]_i_17_n_0 ;
  wire \Delay_reg[0][17]_i_18_n_0 ;
  wire \Delay_reg[0][17]_i_19_n_0 ;
  wire \Delay_reg[0][17]_i_20_n_0 ;
  wire \Delay_reg[0][17]_i_21_n_0 ;
  wire \Delay_reg[0][17]_i_24_n_0 ;
  wire \Delay_reg[0][17]_i_25_n_0 ;
  wire \Delay_reg[0][17]_i_26_n_0 ;
  wire \Delay_reg[0][17]_i_27_n_0 ;
  wire \Delay_reg[0][17]_i_28_n_0 ;
  wire \Delay_reg[0][17]_i_29_n_0 ;
  wire \Delay_reg[0][17]_i_30_n_0 ;
  wire \Delay_reg[0][17]_i_31_n_0 ;
  wire \Delay_reg[0][17]_i_33_n_0 ;
  wire \Delay_reg[0][17]_i_34_n_0 ;
  wire \Delay_reg[0][17]_i_35_n_0 ;
  wire \Delay_reg[0][17]_i_36_n_0 ;
  wire \Delay_reg[0][17]_i_37_n_0 ;
  wire \Delay_reg[0][17]_i_38_n_0 ;
  wire \Delay_reg[0][17]_i_39_n_0 ;
  wire \Delay_reg[0][17]_i_40_n_0 ;
  wire \Delay_reg[0][17]_i_42_n_0 ;
  wire \Delay_reg[0][17]_i_43_n_0 ;
  wire \Delay_reg[0][17]_i_44_n_0 ;
  wire \Delay_reg[0][17]_i_45_n_0 ;
  wire \Delay_reg[0][17]_i_46_n_0 ;
  wire \Delay_reg[0][17]_i_47_n_0 ;
  wire \Delay_reg[0][17]_i_48_n_0 ;
  wire \Delay_reg[0][17]_i_49_n_0 ;
  wire \Delay_reg[0][17]_i_50_n_0 ;
  wire \Delay_reg[0][17]_i_51_n_0 ;
  wire \Delay_reg[0][17]_i_52_n_0 ;
  wire \Delay_reg[0][17]_i_53_n_0 ;
  wire \Delay_reg[0][17]_i_54_n_0 ;
  wire \Delay_reg[0][17]_i_55_n_0 ;
  wire \Delay_reg[0][17]_i_56_n_0 ;
  wire \Delay_reg[0][17]_i_57_n_0 ;
  wire \Delay_reg_reg[0][17]_i_15_n_0 ;
  wire \Delay_reg_reg[0][17]_i_15_n_1 ;
  wire \Delay_reg_reg[0][17]_i_15_n_2 ;
  wire \Delay_reg_reg[0][17]_i_15_n_3 ;
  wire \Delay_reg_reg[0][17]_i_23_n_0 ;
  wire \Delay_reg_reg[0][17]_i_23_n_1 ;
  wire \Delay_reg_reg[0][17]_i_23_n_2 ;
  wire \Delay_reg_reg[0][17]_i_23_n_3 ;
  wire \Delay_reg_reg[0][17]_i_32_n_0 ;
  wire \Delay_reg_reg[0][17]_i_32_n_1 ;
  wire \Delay_reg_reg[0][17]_i_32_n_2 ;
  wire \Delay_reg_reg[0][17]_i_32_n_3 ;
  wire \Delay_reg_reg[0][17]_i_41_n_0 ;
  wire \Delay_reg_reg[0][17]_i_41_n_1 ;
  wire \Delay_reg_reg[0][17]_i_41_n_2 ;
  wire \Delay_reg_reg[0][17]_i_41_n_3 ;
  wire [37:0]\Delay_reg_reg[0][17]_i_8_0 ;
  wire \Delay_reg_reg[0][17]_i_8_n_2 ;
  wire \Delay_reg_reg[0][17]_i_8_n_3 ;
  wire \In3Reg[7]_i_107_n_0 ;
  wire \In3Reg[7]_i_109_n_0 ;
  wire \In3Reg[7]_i_111_n_0 ;
  wire \In3Reg[7]_i_113_n_0 ;
  wire \In3Reg[7]_i_123_n_0 ;
  wire \In3Reg[7]_i_125_n_0 ;
  wire \In3Reg[7]_i_127_n_0 ;
  wire \In3Reg[7]_i_129_n_0 ;
  wire [17:0]\In3Reg[7]_i_17_0 ;
  wire [17:0]\In3Reg[7]_i_17_1 ;
  wire \In3Reg[7]_i_37_n_0 ;
  wire \In3Reg[7]_i_39_n_0 ;
  wire \In3Reg[7]_i_58_n_0 ;
  wire \In3Reg[7]_i_60_n_0 ;
  wire \In3Reg[7]_i_62_n_0 ;
  wire \In3Reg[7]_i_64_n_0 ;
  wire \In3Reg[7]_i_83_n_0 ;
  wire \In3Reg[7]_i_85_n_0 ;
  wire \In3Reg[7]_i_87_n_0 ;
  wire \In3Reg[7]_i_89_n_0 ;
  wire [0:0]\In3Reg[7]_i_97_0 ;
  wire [37:0]P;
  wire [17:0]Product_out1_0;
  wire Product_out1_n_100;
  wire Product_out1_n_101;
  wire Product_out1_n_102;
  wire Product_out1_n_103;
  wire Product_out1_n_104;
  wire Product_out1_n_105;
  wire Product_out1_n_106;
  wire Product_out1_n_107;
  wire Product_out1_n_108;
  wire Product_out1_n_109;
  wire Product_out1_n_110;
  wire Product_out1_n_111;
  wire Product_out1_n_112;
  wire Product_out1_n_113;
  wire Product_out1_n_114;
  wire Product_out1_n_115;
  wire Product_out1_n_116;
  wire Product_out1_n_117;
  wire Product_out1_n_118;
  wire Product_out1_n_119;
  wire Product_out1_n_120;
  wire Product_out1_n_121;
  wire Product_out1_n_122;
  wire Product_out1_n_123;
  wire Product_out1_n_124;
  wire Product_out1_n_125;
  wire Product_out1_n_126;
  wire Product_out1_n_127;
  wire Product_out1_n_128;
  wire Product_out1_n_129;
  wire Product_out1_n_130;
  wire Product_out1_n_131;
  wire Product_out1_n_132;
  wire Product_out1_n_133;
  wire Product_out1_n_134;
  wire Product_out1_n_135;
  wire Product_out1_n_136;
  wire Product_out1_n_137;
  wire Product_out1_n_138;
  wire Product_out1_n_139;
  wire Product_out1_n_140;
  wire Product_out1_n_141;
  wire Product_out1_n_142;
  wire Product_out1_n_143;
  wire Product_out1_n_144;
  wire Product_out1_n_145;
  wire Product_out1_n_146;
  wire Product_out1_n_147;
  wire Product_out1_n_148;
  wire Product_out1_n_149;
  wire Product_out1_n_150;
  wire Product_out1_n_151;
  wire Product_out1_n_152;
  wire Product_out1_n_153;
  wire Product_out1_n_70;
  wire Product_out1_n_71;
  wire Product_out1_n_72;
  wire Product_out1_n_73;
  wire Product_out1_n_74;
  wire Product_out1_n_75;
  wire Product_out1_n_76;
  wire Product_out1_n_77;
  wire Product_out1_n_78;
  wire Product_out1_n_79;
  wire Product_out1_n_80;
  wire Product_out1_n_81;
  wire Product_out1_n_82;
  wire Product_out1_n_83;
  wire Product_out1_n_84;
  wire Product_out1_n_85;
  wire Product_out1_n_86;
  wire Product_out1_n_87;
  wire Product_out1_n_88;
  wire Product_out1_n_89;
  wire Product_out1_n_90;
  wire Product_out1_n_91;
  wire Product_out1_n_92;
  wire Product_out1_n_93;
  wire Product_out1_n_94;
  wire Product_out1_n_95;
  wire Product_out1_n_96;
  wire Product_out1_n_97;
  wire Product_out1_n_98;
  wire Product_out1_n_99;
  wire [3:0]S;
  wire [17:0]Switch2_out1;
  wire NLW_Add3_out1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Add3_out1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Add3_out1_OVERFLOW_UNCONNECTED;
  wire NLW_Add3_out1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Add3_out1_PATTERNDETECT_UNCONNECTED;
  wire NLW_Add3_out1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Add3_out1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Add3_out1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Add3_out1_CARRYOUT_UNCONNECTED;
  wire [47:37]NLW_Add3_out1_P_UNCONNECTED;
  wire NLW_Add4_out1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Add4_out1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Add4_out1_OVERFLOW_UNCONNECTED;
  wire NLW_Add4_out1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Add4_out1_PATTERNDETECT_UNCONNECTED;
  wire NLW_Add4_out1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Add4_out1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Add4_out1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Add4_out1_CARRYOUT_UNCONNECTED;
  wire [47:38]NLW_Add4_out1_P_UNCONNECTED;
  wire [47:0]NLW_Add4_out1_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_Delay_reg_reg[0][17]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_Delay_reg_reg[0][17]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_Delay_reg_reg[0][17]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_Delay_reg_reg[0][17]_i_41_O_UNCONNECTED ;
  wire [3:3]\NLW_Delay_reg_reg[0][17]_i_8_CO_UNCONNECTED ;
  wire [3:0]\NLW_Delay_reg_reg[0][17]_i_8_O_UNCONNECTED ;
  wire NLW_Product_out1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Product_out1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Product_out1_OVERFLOW_UNCONNECTED;
  wire NLW_Product_out1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Product_out1_PATTERNDETECT_UNCONNECTED;
  wire NLW_Product_out1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Product_out1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Product_out1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Product_out1_CARRYOUT_UNCONNECTED;
  wire [47:36]NLW_Product_out1_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Add3_out1
       (.A({Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Add3_out1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(Add3_out1_0),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Add3_out1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Add3_out1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Add3_out1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Add3_out1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Add3_out1_OVERFLOW_UNCONNECTED),
        .P({NLW_Add3_out1_P_UNCONNECTED[47:37],Add3_out1_n_69,Add3_out1_n_70,Add3_out1_n_71,Add3_out1_n_72,Add3_out1_n_73,Add3_out1_n_74,Add3_out1_n_75,Add3_out1_n_76,Add3_out1_n_77,Add3_out1_n_78,Add3_out1_n_79,Add3_out1_n_80,Add3_out1_n_81,Add3_out1_n_82,Add3_out1_n_83,Add3_out1_n_84,Add3_out1_n_85,Add3_out1_n_86,Add3_out1_n_87,Add3_out1_n_88,Add3_out1_n_89,Add3_out1_n_90,Add3_out1_n_91,Add3_out1_n_92,Add3_out1_n_93,Add3_out1_n_94,Add3_out1_n_95,Add3_out1_n_96,Add3_out1_n_97,Add3_out1_n_98,Add3_out1_n_99,Add3_out1_n_100,Add3_out1_n_101,Add3_out1_n_102,Add3_out1_n_103,Add3_out1_n_104,Add3_out1_n_105}),
        .PATTERNBDETECT(NLW_Add3_out1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Add3_out1_PATTERNDETECT_UNCONNECTED),
        .PCIN({Product_out1_n_106,Product_out1_n_107,Product_out1_n_108,Product_out1_n_109,Product_out1_n_110,Product_out1_n_111,Product_out1_n_112,Product_out1_n_113,Product_out1_n_114,Product_out1_n_115,Product_out1_n_116,Product_out1_n_117,Product_out1_n_118,Product_out1_n_119,Product_out1_n_120,Product_out1_n_121,Product_out1_n_122,Product_out1_n_123,Product_out1_n_124,Product_out1_n_125,Product_out1_n_126,Product_out1_n_127,Product_out1_n_128,Product_out1_n_129,Product_out1_n_130,Product_out1_n_131,Product_out1_n_132,Product_out1_n_133,Product_out1_n_134,Product_out1_n_135,Product_out1_n_136,Product_out1_n_137,Product_out1_n_138,Product_out1_n_139,Product_out1_n_140,Product_out1_n_141,Product_out1_n_142,Product_out1_n_143,Product_out1_n_144,Product_out1_n_145,Product_out1_n_146,Product_out1_n_147,Product_out1_n_148,Product_out1_n_149,Product_out1_n_150,Product_out1_n_151,Product_out1_n_152,Product_out1_n_153}),
        .PCOUT({Add3_out1_n_106,Add3_out1_n_107,Add3_out1_n_108,Add3_out1_n_109,Add3_out1_n_110,Add3_out1_n_111,Add3_out1_n_112,Add3_out1_n_113,Add3_out1_n_114,Add3_out1_n_115,Add3_out1_n_116,Add3_out1_n_117,Add3_out1_n_118,Add3_out1_n_119,Add3_out1_n_120,Add3_out1_n_121,Add3_out1_n_122,Add3_out1_n_123,Add3_out1_n_124,Add3_out1_n_125,Add3_out1_n_126,Add3_out1_n_127,Add3_out1_n_128,Add3_out1_n_129,Add3_out1_n_130,Add3_out1_n_131,Add3_out1_n_132,Add3_out1_n_133,Add3_out1_n_134,Add3_out1_n_135,Add3_out1_n_136,Add3_out1_n_137,Add3_out1_n_138,Add3_out1_n_139,Add3_out1_n_140,Add3_out1_n_141,Add3_out1_n_142,Add3_out1_n_143,Add3_out1_n_144,Add3_out1_n_145,Add3_out1_n_146,Add3_out1_n_147,Add3_out1_n_148,Add3_out1_n_149,Add3_out1_n_150,Add3_out1_n_151,Add3_out1_n_152,Add3_out1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Add3_out1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Add4_out1
       (.A({Add4_out1_4[17],Add4_out1_4[17],Add4_out1_4[17],Add4_out1_4[17],Add4_out1_4[17],Add4_out1_4[17],Add4_out1_4[17],Add4_out1_4[17],Add4_out1_4[17],Add4_out1_4[17],Add4_out1_4[17],Add4_out1_4[17],Add4_out1_4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Add4_out1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(Add4_out1_4),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Add4_out1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Add4_out1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Add4_out1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Add4_out1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Add4_out1_OVERFLOW_UNCONNECTED),
        .P({NLW_Add4_out1_P_UNCONNECTED[47:38],P}),
        .PATTERNBDETECT(NLW_Add4_out1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Add4_out1_PATTERNDETECT_UNCONNECTED),
        .PCIN({Add3_out1_n_106,Add3_out1_n_107,Add3_out1_n_108,Add3_out1_n_109,Add3_out1_n_110,Add3_out1_n_111,Add3_out1_n_112,Add3_out1_n_113,Add3_out1_n_114,Add3_out1_n_115,Add3_out1_n_116,Add3_out1_n_117,Add3_out1_n_118,Add3_out1_n_119,Add3_out1_n_120,Add3_out1_n_121,Add3_out1_n_122,Add3_out1_n_123,Add3_out1_n_124,Add3_out1_n_125,Add3_out1_n_126,Add3_out1_n_127,Add3_out1_n_128,Add3_out1_n_129,Add3_out1_n_130,Add3_out1_n_131,Add3_out1_n_132,Add3_out1_n_133,Add3_out1_n_134,Add3_out1_n_135,Add3_out1_n_136,Add3_out1_n_137,Add3_out1_n_138,Add3_out1_n_139,Add3_out1_n_140,Add3_out1_n_141,Add3_out1_n_142,Add3_out1_n_143,Add3_out1_n_144,Add3_out1_n_145,Add3_out1_n_146,Add3_out1_n_147,Add3_out1_n_148,Add3_out1_n_149,Add3_out1_n_150,Add3_out1_n_151,Add3_out1_n_152,Add3_out1_n_153}),
        .PCOUT(NLW_Add4_out1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Add4_out1_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay_reg[0][17]_i_16 
       (.I0(P[36]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [36]),
        .I2(P[37]),
        .I3(\Delay_reg_reg[0][17]_i_8_0 [37]),
        .O(\Delay_reg[0][17]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay_reg[0][17]_i_17 
       (.I0(P[34]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [34]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [35]),
        .I3(P[35]),
        .O(\Delay_reg[0][17]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay_reg[0][17]_i_18 
       (.I0(P[32]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [32]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [33]),
        .I3(P[33]),
        .O(\Delay_reg[0][17]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay_reg[0][17]_i_19 
       (.I0(P[36]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [36]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [37]),
        .I3(P[37]),
        .O(\Delay_reg[0][17]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay_reg[0][17]_i_20 
       (.I0(P[34]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [34]),
        .I2(P[35]),
        .I3(\Delay_reg_reg[0][17]_i_8_0 [35]),
        .O(\Delay_reg[0][17]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay_reg[0][17]_i_21 
       (.I0(P[32]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [32]),
        .I2(P[33]),
        .I3(\Delay_reg_reg[0][17]_i_8_0 [33]),
        .O(\Delay_reg[0][17]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay_reg[0][17]_i_24 
       (.I0(P[30]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [30]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [31]),
        .I3(P[31]),
        .O(\Delay_reg[0][17]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay_reg[0][17]_i_25 
       (.I0(P[28]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [28]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [29]),
        .I3(P[29]),
        .O(\Delay_reg[0][17]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay_reg[0][17]_i_26 
       (.I0(P[26]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [26]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [27]),
        .I3(P[27]),
        .O(\Delay_reg[0][17]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay_reg[0][17]_i_27 
       (.I0(P[24]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [24]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [25]),
        .I3(P[25]),
        .O(\Delay_reg[0][17]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay_reg[0][17]_i_28 
       (.I0(P[30]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [30]),
        .I2(P[31]),
        .I3(\Delay_reg_reg[0][17]_i_8_0 [31]),
        .O(\Delay_reg[0][17]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay_reg[0][17]_i_29 
       (.I0(P[28]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [28]),
        .I2(P[29]),
        .I3(\Delay_reg_reg[0][17]_i_8_0 [29]),
        .O(\Delay_reg[0][17]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay_reg[0][17]_i_30 
       (.I0(P[26]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [26]),
        .I2(P[27]),
        .I3(\Delay_reg_reg[0][17]_i_8_0 [27]),
        .O(\Delay_reg[0][17]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay_reg[0][17]_i_31 
       (.I0(P[24]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [24]),
        .I2(P[25]),
        .I3(\Delay_reg_reg[0][17]_i_8_0 [25]),
        .O(\Delay_reg[0][17]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay_reg[0][17]_i_33 
       (.I0(P[22]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [22]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [23]),
        .I3(P[23]),
        .O(\Delay_reg[0][17]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay_reg[0][17]_i_34 
       (.I0(P[20]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [20]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [21]),
        .I3(P[21]),
        .O(\Delay_reg[0][17]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay_reg[0][17]_i_35 
       (.I0(P[18]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [18]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [19]),
        .I3(P[19]),
        .O(\Delay_reg[0][17]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay_reg[0][17]_i_36 
       (.I0(P[16]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [16]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [17]),
        .I3(P[17]),
        .O(\Delay_reg[0][17]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay_reg[0][17]_i_37 
       (.I0(P[22]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [22]),
        .I2(P[23]),
        .I3(\Delay_reg_reg[0][17]_i_8_0 [23]),
        .O(\Delay_reg[0][17]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay_reg[0][17]_i_38 
       (.I0(P[20]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [20]),
        .I2(P[21]),
        .I3(\Delay_reg_reg[0][17]_i_8_0 [21]),
        .O(\Delay_reg[0][17]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay_reg[0][17]_i_39 
       (.I0(P[18]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [18]),
        .I2(P[19]),
        .I3(\Delay_reg_reg[0][17]_i_8_0 [19]),
        .O(\Delay_reg[0][17]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay_reg[0][17]_i_40 
       (.I0(P[16]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [16]),
        .I2(P[17]),
        .I3(\Delay_reg_reg[0][17]_i_8_0 [17]),
        .O(\Delay_reg[0][17]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay_reg[0][17]_i_42 
       (.I0(P[14]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [14]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [15]),
        .I3(P[15]),
        .O(\Delay_reg[0][17]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay_reg[0][17]_i_43 
       (.I0(P[12]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [12]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [13]),
        .I3(P[13]),
        .O(\Delay_reg[0][17]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay_reg[0][17]_i_44 
       (.I0(P[10]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [10]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [11]),
        .I3(P[11]),
        .O(\Delay_reg[0][17]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay_reg[0][17]_i_45 
       (.I0(P[8]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [8]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [9]),
        .I3(P[9]),
        .O(\Delay_reg[0][17]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay_reg[0][17]_i_46 
       (.I0(P[14]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [14]),
        .I2(P[15]),
        .I3(\Delay_reg_reg[0][17]_i_8_0 [15]),
        .O(\Delay_reg[0][17]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay_reg[0][17]_i_47 
       (.I0(P[12]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [12]),
        .I2(P[13]),
        .I3(\Delay_reg_reg[0][17]_i_8_0 [13]),
        .O(\Delay_reg[0][17]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay_reg[0][17]_i_48 
       (.I0(P[10]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [10]),
        .I2(P[11]),
        .I3(\Delay_reg_reg[0][17]_i_8_0 [11]),
        .O(\Delay_reg[0][17]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay_reg[0][17]_i_49 
       (.I0(P[8]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [8]),
        .I2(P[9]),
        .I3(\Delay_reg_reg[0][17]_i_8_0 [9]),
        .O(\Delay_reg[0][17]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay_reg[0][17]_i_50 
       (.I0(P[6]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [6]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [7]),
        .I3(P[7]),
        .O(\Delay_reg[0][17]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay_reg[0][17]_i_51 
       (.I0(P[4]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [4]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [5]),
        .I3(P[5]),
        .O(\Delay_reg[0][17]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay_reg[0][17]_i_52 
       (.I0(P[2]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [2]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [3]),
        .I3(P[3]),
        .O(\Delay_reg[0][17]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay_reg[0][17]_i_53 
       (.I0(P[0]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [0]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [1]),
        .I3(P[1]),
        .O(\Delay_reg[0][17]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay_reg[0][17]_i_54 
       (.I0(P[6]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [6]),
        .I2(P[7]),
        .I3(\Delay_reg_reg[0][17]_i_8_0 [7]),
        .O(\Delay_reg[0][17]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay_reg[0][17]_i_55 
       (.I0(P[4]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [4]),
        .I2(P[5]),
        .I3(\Delay_reg_reg[0][17]_i_8_0 [5]),
        .O(\Delay_reg[0][17]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay_reg[0][17]_i_56 
       (.I0(P[2]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [2]),
        .I2(P[3]),
        .I3(\Delay_reg_reg[0][17]_i_8_0 [3]),
        .O(\Delay_reg[0][17]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay_reg[0][17]_i_57 
       (.I0(P[0]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [0]),
        .I2(P[1]),
        .I3(\Delay_reg_reg[0][17]_i_8_0 [1]),
        .O(\Delay_reg[0][17]_i_57_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Delay_reg_reg[0][17]_i_15 
       (.CI(\Delay_reg_reg[0][17]_i_23_n_0 ),
        .CO({\Delay_reg_reg[0][17]_i_15_n_0 ,\Delay_reg_reg[0][17]_i_15_n_1 ,\Delay_reg_reg[0][17]_i_15_n_2 ,\Delay_reg_reg[0][17]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay_reg[0][17]_i_24_n_0 ,\Delay_reg[0][17]_i_25_n_0 ,\Delay_reg[0][17]_i_26_n_0 ,\Delay_reg[0][17]_i_27_n_0 }),
        .O(\NLW_Delay_reg_reg[0][17]_i_15_O_UNCONNECTED [3:0]),
        .S({\Delay_reg[0][17]_i_28_n_0 ,\Delay_reg[0][17]_i_29_n_0 ,\Delay_reg[0][17]_i_30_n_0 ,\Delay_reg[0][17]_i_31_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Delay_reg_reg[0][17]_i_23 
       (.CI(\Delay_reg_reg[0][17]_i_32_n_0 ),
        .CO({\Delay_reg_reg[0][17]_i_23_n_0 ,\Delay_reg_reg[0][17]_i_23_n_1 ,\Delay_reg_reg[0][17]_i_23_n_2 ,\Delay_reg_reg[0][17]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay_reg[0][17]_i_33_n_0 ,\Delay_reg[0][17]_i_34_n_0 ,\Delay_reg[0][17]_i_35_n_0 ,\Delay_reg[0][17]_i_36_n_0 }),
        .O(\NLW_Delay_reg_reg[0][17]_i_23_O_UNCONNECTED [3:0]),
        .S({\Delay_reg[0][17]_i_37_n_0 ,\Delay_reg[0][17]_i_38_n_0 ,\Delay_reg[0][17]_i_39_n_0 ,\Delay_reg[0][17]_i_40_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Delay_reg_reg[0][17]_i_32 
       (.CI(\Delay_reg_reg[0][17]_i_41_n_0 ),
        .CO({\Delay_reg_reg[0][17]_i_32_n_0 ,\Delay_reg_reg[0][17]_i_32_n_1 ,\Delay_reg_reg[0][17]_i_32_n_2 ,\Delay_reg_reg[0][17]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay_reg[0][17]_i_42_n_0 ,\Delay_reg[0][17]_i_43_n_0 ,\Delay_reg[0][17]_i_44_n_0 ,\Delay_reg[0][17]_i_45_n_0 }),
        .O(\NLW_Delay_reg_reg[0][17]_i_32_O_UNCONNECTED [3:0]),
        .S({\Delay_reg[0][17]_i_46_n_0 ,\Delay_reg[0][17]_i_47_n_0 ,\Delay_reg[0][17]_i_48_n_0 ,\Delay_reg[0][17]_i_49_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Delay_reg_reg[0][17]_i_41 
       (.CI(1'b0),
        .CO({\Delay_reg_reg[0][17]_i_41_n_0 ,\Delay_reg_reg[0][17]_i_41_n_1 ,\Delay_reg_reg[0][17]_i_41_n_2 ,\Delay_reg_reg[0][17]_i_41_n_3 }),
        .CYINIT(1'b1),
        .DI({\Delay_reg[0][17]_i_50_n_0 ,\Delay_reg[0][17]_i_51_n_0 ,\Delay_reg[0][17]_i_52_n_0 ,\Delay_reg[0][17]_i_53_n_0 }),
        .O(\NLW_Delay_reg_reg[0][17]_i_41_O_UNCONNECTED [3:0]),
        .S({\Delay_reg[0][17]_i_54_n_0 ,\Delay_reg[0][17]_i_55_n_0 ,\Delay_reg[0][17]_i_56_n_0 ,\Delay_reg[0][17]_i_57_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Delay_reg_reg[0][17]_i_8 
       (.CI(\Delay_reg_reg[0][17]_i_15_n_0 ),
        .CO({\NLW_Delay_reg_reg[0][17]_i_8_CO_UNCONNECTED [3],CO,\Delay_reg_reg[0][17]_i_8_n_2 ,\Delay_reg_reg[0][17]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Delay_reg[0][17]_i_16_n_0 ,\Delay_reg[0][17]_i_17_n_0 ,\Delay_reg[0][17]_i_18_n_0 }),
        .O(\NLW_Delay_reg_reg[0][17]_i_8_O_UNCONNECTED [3:0]),
        .S({1'b0,\Delay_reg[0][17]_i_19_n_0 ,\Delay_reg[0][17]_i_20_n_0 ,\Delay_reg[0][17]_i_21_n_0 }));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \In3Reg[7]_i_107 
       (.I0(CO),
        .I1(P[15]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [15]),
        .I3(\In3Reg[7]_i_97_0 ),
        .I4(\In3Reg[7]_i_17_0 [7]),
        .I5(\In3Reg[7]_i_17_1 [7]),
        .O(\In3Reg[7]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \In3Reg[7]_i_109 
       (.I0(CO),
        .I1(P[13]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [13]),
        .I3(\In3Reg[7]_i_97_0 ),
        .I4(\In3Reg[7]_i_17_0 [6]),
        .I5(\In3Reg[7]_i_17_1 [6]),
        .O(\In3Reg[7]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \In3Reg[7]_i_111 
       (.I0(CO),
        .I1(P[11]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [11]),
        .I3(\In3Reg[7]_i_97_0 ),
        .I4(\In3Reg[7]_i_17_0 [5]),
        .I5(\In3Reg[7]_i_17_1 [5]),
        .O(\In3Reg[7]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \In3Reg[7]_i_113 
       (.I0(CO),
        .I1(P[9]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [9]),
        .I3(\In3Reg[7]_i_97_0 ),
        .I4(\In3Reg[7]_i_17_0 [4]),
        .I5(\In3Reg[7]_i_17_1 [4]),
        .O(\In3Reg[7]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \In3Reg[7]_i_123 
       (.I0(CO),
        .I1(P[7]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [7]),
        .I3(\In3Reg[7]_i_97_0 ),
        .I4(\In3Reg[7]_i_17_0 [3]),
        .I5(\In3Reg[7]_i_17_1 [3]),
        .O(\In3Reg[7]_i_123_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \In3Reg[7]_i_125 
       (.I0(CO),
        .I1(P[5]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [5]),
        .I3(\In3Reg[7]_i_97_0 ),
        .I4(\In3Reg[7]_i_17_0 [2]),
        .I5(\In3Reg[7]_i_17_1 [2]),
        .O(\In3Reg[7]_i_125_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \In3Reg[7]_i_127 
       (.I0(CO),
        .I1(P[3]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [3]),
        .I3(\In3Reg[7]_i_97_0 ),
        .I4(\In3Reg[7]_i_17_0 [1]),
        .I5(\In3Reg[7]_i_17_1 [1]),
        .O(\In3Reg[7]_i_127_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \In3Reg[7]_i_129 
       (.I0(CO),
        .I1(P[1]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [1]),
        .I3(\In3Reg[7]_i_97_0 ),
        .I4(\In3Reg[7]_i_17_0 [0]),
        .I5(\In3Reg[7]_i_17_1 [0]),
        .O(\In3Reg[7]_i_129_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \In3Reg[7]_i_17 
       (.I0(Switch2_out1[17]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [34]),
        .I2(P[34]),
        .I3(CO),
        .I4(\In3Reg[7]_i_37_n_0 ),
        .O(Add4_out1_3[1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \In3Reg[7]_i_18 
       (.I0(Switch2_out1[16]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [32]),
        .I2(P[32]),
        .I3(CO),
        .I4(\In3Reg[7]_i_39_n_0 ),
        .O(Add4_out1_3[0]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \In3Reg[7]_i_24 
       (.I0(Switch2_out1[15]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [30]),
        .I2(P[30]),
        .I3(CO),
        .I4(\In3Reg[7]_i_58_n_0 ),
        .O(Add4_out1_2[3]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \In3Reg[7]_i_25 
       (.I0(Switch2_out1[14]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [28]),
        .I2(P[28]),
        .I3(CO),
        .I4(\In3Reg[7]_i_60_n_0 ),
        .O(Add4_out1_2[2]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \In3Reg[7]_i_26 
       (.I0(Switch2_out1[13]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [26]),
        .I2(P[26]),
        .I3(CO),
        .I4(\In3Reg[7]_i_62_n_0 ),
        .O(Add4_out1_2[1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \In3Reg[7]_i_27 
       (.I0(Switch2_out1[12]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [24]),
        .I2(P[24]),
        .I3(CO),
        .I4(\In3Reg[7]_i_64_n_0 ),
        .O(Add4_out1_2[0]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \In3Reg[7]_i_37 
       (.I0(CO),
        .I1(P[35]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [35]),
        .I3(\In3Reg[7]_i_97_0 ),
        .I4(\In3Reg[7]_i_17_0 [17]),
        .I5(\In3Reg[7]_i_17_1 [17]),
        .O(\In3Reg[7]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \In3Reg[7]_i_39 
       (.I0(CO),
        .I1(P[33]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [33]),
        .I3(\In3Reg[7]_i_97_0 ),
        .I4(\In3Reg[7]_i_17_0 [16]),
        .I5(\In3Reg[7]_i_17_1 [16]),
        .O(\In3Reg[7]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \In3Reg[7]_i_45 
       (.I0(Switch2_out1[11]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [22]),
        .I2(P[22]),
        .I3(CO),
        .I4(\In3Reg[7]_i_83_n_0 ),
        .O(Add4_out1_1[3]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \In3Reg[7]_i_46 
       (.I0(Switch2_out1[10]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [20]),
        .I2(P[20]),
        .I3(CO),
        .I4(\In3Reg[7]_i_85_n_0 ),
        .O(Add4_out1_1[2]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \In3Reg[7]_i_47 
       (.I0(Switch2_out1[9]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [18]),
        .I2(P[18]),
        .I3(CO),
        .I4(\In3Reg[7]_i_87_n_0 ),
        .O(Add4_out1_1[1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \In3Reg[7]_i_48 
       (.I0(Switch2_out1[8]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [16]),
        .I2(P[16]),
        .I3(CO),
        .I4(\In3Reg[7]_i_89_n_0 ),
        .O(Add4_out1_1[0]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \In3Reg[7]_i_58 
       (.I0(CO),
        .I1(P[31]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [31]),
        .I3(\In3Reg[7]_i_97_0 ),
        .I4(\In3Reg[7]_i_17_0 [15]),
        .I5(\In3Reg[7]_i_17_1 [15]),
        .O(\In3Reg[7]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \In3Reg[7]_i_60 
       (.I0(CO),
        .I1(P[29]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [29]),
        .I3(\In3Reg[7]_i_97_0 ),
        .I4(\In3Reg[7]_i_17_0 [14]),
        .I5(\In3Reg[7]_i_17_1 [14]),
        .O(\In3Reg[7]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \In3Reg[7]_i_62 
       (.I0(CO),
        .I1(P[27]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [27]),
        .I3(\In3Reg[7]_i_97_0 ),
        .I4(\In3Reg[7]_i_17_0 [13]),
        .I5(\In3Reg[7]_i_17_1 [13]),
        .O(\In3Reg[7]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \In3Reg[7]_i_64 
       (.I0(CO),
        .I1(P[25]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [25]),
        .I3(\In3Reg[7]_i_97_0 ),
        .I4(\In3Reg[7]_i_17_0 [12]),
        .I5(\In3Reg[7]_i_17_1 [12]),
        .O(\In3Reg[7]_i_64_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \In3Reg[7]_i_70 
       (.I0(Switch2_out1[7]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [14]),
        .I2(P[14]),
        .I3(CO),
        .I4(\In3Reg[7]_i_107_n_0 ),
        .O(Add4_out1_0[3]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \In3Reg[7]_i_71 
       (.I0(Switch2_out1[6]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [12]),
        .I2(P[12]),
        .I3(CO),
        .I4(\In3Reg[7]_i_109_n_0 ),
        .O(Add4_out1_0[2]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \In3Reg[7]_i_72 
       (.I0(Switch2_out1[5]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [10]),
        .I2(P[10]),
        .I3(CO),
        .I4(\In3Reg[7]_i_111_n_0 ),
        .O(Add4_out1_0[1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \In3Reg[7]_i_73 
       (.I0(Switch2_out1[4]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [8]),
        .I2(P[8]),
        .I3(CO),
        .I4(\In3Reg[7]_i_113_n_0 ),
        .O(Add4_out1_0[0]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \In3Reg[7]_i_83 
       (.I0(CO),
        .I1(P[23]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [23]),
        .I3(\In3Reg[7]_i_97_0 ),
        .I4(\In3Reg[7]_i_17_0 [11]),
        .I5(\In3Reg[7]_i_17_1 [11]),
        .O(\In3Reg[7]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \In3Reg[7]_i_85 
       (.I0(CO),
        .I1(P[21]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [21]),
        .I3(\In3Reg[7]_i_97_0 ),
        .I4(\In3Reg[7]_i_17_0 [10]),
        .I5(\In3Reg[7]_i_17_1 [10]),
        .O(\In3Reg[7]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \In3Reg[7]_i_87 
       (.I0(CO),
        .I1(P[19]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [19]),
        .I3(\In3Reg[7]_i_97_0 ),
        .I4(\In3Reg[7]_i_17_0 [9]),
        .I5(\In3Reg[7]_i_17_1 [9]),
        .O(\In3Reg[7]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \In3Reg[7]_i_89 
       (.I0(CO),
        .I1(P[17]),
        .I2(\Delay_reg_reg[0][17]_i_8_0 [17]),
        .I3(\In3Reg[7]_i_97_0 ),
        .I4(\In3Reg[7]_i_17_0 [8]),
        .I5(\In3Reg[7]_i_17_1 [8]),
        .O(\In3Reg[7]_i_89_n_0 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \In3Reg[7]_i_94 
       (.I0(Switch2_out1[3]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [6]),
        .I2(P[6]),
        .I3(CO),
        .I4(\In3Reg[7]_i_123_n_0 ),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \In3Reg[7]_i_95 
       (.I0(Switch2_out1[2]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [4]),
        .I2(P[4]),
        .I3(CO),
        .I4(\In3Reg[7]_i_125_n_0 ),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \In3Reg[7]_i_96 
       (.I0(Switch2_out1[1]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [2]),
        .I2(P[2]),
        .I3(CO),
        .I4(\In3Reg[7]_i_127_n_0 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \In3Reg[7]_i_97 
       (.I0(Switch2_out1[0]),
        .I1(\Delay_reg_reg[0][17]_i_8_0 [0]),
        .I2(P[0]),
        .I3(CO),
        .I4(\In3Reg[7]_i_129_n_0 ),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Product_out1
       (.A({Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Product_out1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(Product_out1_0),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Product_out1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Product_out1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Product_out1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Product_out1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Product_out1_OVERFLOW_UNCONNECTED),
        .P({NLW_Product_out1_P_UNCONNECTED[47:36],Product_out1_n_70,Product_out1_n_71,Product_out1_n_72,Product_out1_n_73,Product_out1_n_74,Product_out1_n_75,Product_out1_n_76,Product_out1_n_77,Product_out1_n_78,Product_out1_n_79,Product_out1_n_80,Product_out1_n_81,Product_out1_n_82,Product_out1_n_83,Product_out1_n_84,Product_out1_n_85,Product_out1_n_86,Product_out1_n_87,Product_out1_n_88,Product_out1_n_89,Product_out1_n_90,Product_out1_n_91,Product_out1_n_92,Product_out1_n_93,Product_out1_n_94,Product_out1_n_95,Product_out1_n_96,Product_out1_n_97,Product_out1_n_98,Product_out1_n_99,Product_out1_n_100,Product_out1_n_101,Product_out1_n_102,Product_out1_n_103,Product_out1_n_104,Product_out1_n_105}),
        .PATTERNBDETECT(NLW_Product_out1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Product_out1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({Product_out1_n_106,Product_out1_n_107,Product_out1_n_108,Product_out1_n_109,Product_out1_n_110,Product_out1_n_111,Product_out1_n_112,Product_out1_n_113,Product_out1_n_114,Product_out1_n_115,Product_out1_n_116,Product_out1_n_117,Product_out1_n_118,Product_out1_n_119,Product_out1_n_120,Product_out1_n_121,Product_out1_n_122,Product_out1_n_123,Product_out1_n_124,Product_out1_n_125,Product_out1_n_126,Product_out1_n_127,Product_out1_n_128,Product_out1_n_129,Product_out1_n_130,Product_out1_n_131,Product_out1_n_132,Product_out1_n_133,Product_out1_n_134,Product_out1_n_135,Product_out1_n_136,Product_out1_n_137,Product_out1_n_138,Product_out1_n_139,Product_out1_n_140,Product_out1_n_141,Product_out1_n_142,Product_out1_n_143,Product_out1_n_144,Product_out1_n_145,Product_out1_n_146,Product_out1_n_147,Product_out1_n_148,Product_out1_n_149,Product_out1_n_150,Product_out1_n_151,Product_out1_n_152,Product_out1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Product_out1_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_src_SSE3" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_src_SSE3
   (P,
    S,
    Add4_out1_0,
    Product_out1_0,
    Add3_out1_0,
    Add4_out1_1,
    \In3Reg_reg[7]_i_6 ,
    \In3Reg_reg[7]_i_6_0 ,
    CO,
    \In3Reg_reg[7]_i_6_1 ,
    \In3Reg[7]_i_13 ,
    \In3Reg[7]_i_97 );
  output [37:0]P;
  output [0:0]S;
  output [18:0]Add4_out1_0;
  input [17:0]Product_out1_0;
  input [17:0]Add3_out1_0;
  input [17:0]Add4_out1_1;
  input [0:0]\In3Reg_reg[7]_i_6 ;
  input [0:0]\In3Reg_reg[7]_i_6_0 ;
  input [0:0]CO;
  input \In3Reg_reg[7]_i_6_1 ;
  input [19:0]\In3Reg[7]_i_13 ;
  input [0:0]\In3Reg[7]_i_97 ;

  wire [17:0]Add3_out1_0;
  wire Add3_out1_n_100;
  wire Add3_out1_n_101;
  wire Add3_out1_n_102;
  wire Add3_out1_n_103;
  wire Add3_out1_n_104;
  wire Add3_out1_n_105;
  wire Add3_out1_n_106;
  wire Add3_out1_n_107;
  wire Add3_out1_n_108;
  wire Add3_out1_n_109;
  wire Add3_out1_n_110;
  wire Add3_out1_n_111;
  wire Add3_out1_n_112;
  wire Add3_out1_n_113;
  wire Add3_out1_n_114;
  wire Add3_out1_n_115;
  wire Add3_out1_n_116;
  wire Add3_out1_n_117;
  wire Add3_out1_n_118;
  wire Add3_out1_n_119;
  wire Add3_out1_n_120;
  wire Add3_out1_n_121;
  wire Add3_out1_n_122;
  wire Add3_out1_n_123;
  wire Add3_out1_n_124;
  wire Add3_out1_n_125;
  wire Add3_out1_n_126;
  wire Add3_out1_n_127;
  wire Add3_out1_n_128;
  wire Add3_out1_n_129;
  wire Add3_out1_n_130;
  wire Add3_out1_n_131;
  wire Add3_out1_n_132;
  wire Add3_out1_n_133;
  wire Add3_out1_n_134;
  wire Add3_out1_n_135;
  wire Add3_out1_n_136;
  wire Add3_out1_n_137;
  wire Add3_out1_n_138;
  wire Add3_out1_n_139;
  wire Add3_out1_n_140;
  wire Add3_out1_n_141;
  wire Add3_out1_n_142;
  wire Add3_out1_n_143;
  wire Add3_out1_n_144;
  wire Add3_out1_n_145;
  wire Add3_out1_n_146;
  wire Add3_out1_n_147;
  wire Add3_out1_n_148;
  wire Add3_out1_n_149;
  wire Add3_out1_n_150;
  wire Add3_out1_n_151;
  wire Add3_out1_n_152;
  wire Add3_out1_n_153;
  wire Add3_out1_n_69;
  wire Add3_out1_n_70;
  wire Add3_out1_n_71;
  wire Add3_out1_n_72;
  wire Add3_out1_n_73;
  wire Add3_out1_n_74;
  wire Add3_out1_n_75;
  wire Add3_out1_n_76;
  wire Add3_out1_n_77;
  wire Add3_out1_n_78;
  wire Add3_out1_n_79;
  wire Add3_out1_n_80;
  wire Add3_out1_n_81;
  wire Add3_out1_n_82;
  wire Add3_out1_n_83;
  wire Add3_out1_n_84;
  wire Add3_out1_n_85;
  wire Add3_out1_n_86;
  wire Add3_out1_n_87;
  wire Add3_out1_n_88;
  wire Add3_out1_n_89;
  wire Add3_out1_n_90;
  wire Add3_out1_n_91;
  wire Add3_out1_n_92;
  wire Add3_out1_n_93;
  wire Add3_out1_n_94;
  wire Add3_out1_n_95;
  wire Add3_out1_n_96;
  wire Add3_out1_n_97;
  wire Add3_out1_n_98;
  wire Add3_out1_n_99;
  wire [18:0]Add4_out1_0;
  wire [17:0]Add4_out1_1;
  wire [0:0]CO;
  wire [19:0]\In3Reg[7]_i_13 ;
  wire [0:0]\In3Reg[7]_i_97 ;
  wire [0:0]\In3Reg_reg[7]_i_6 ;
  wire [0:0]\In3Reg_reg[7]_i_6_0 ;
  wire \In3Reg_reg[7]_i_6_1 ;
  wire [37:0]P;
  wire [17:0]Product_out1_0;
  wire Product_out1_n_100;
  wire Product_out1_n_101;
  wire Product_out1_n_102;
  wire Product_out1_n_103;
  wire Product_out1_n_104;
  wire Product_out1_n_105;
  wire Product_out1_n_106;
  wire Product_out1_n_107;
  wire Product_out1_n_108;
  wire Product_out1_n_109;
  wire Product_out1_n_110;
  wire Product_out1_n_111;
  wire Product_out1_n_112;
  wire Product_out1_n_113;
  wire Product_out1_n_114;
  wire Product_out1_n_115;
  wire Product_out1_n_116;
  wire Product_out1_n_117;
  wire Product_out1_n_118;
  wire Product_out1_n_119;
  wire Product_out1_n_120;
  wire Product_out1_n_121;
  wire Product_out1_n_122;
  wire Product_out1_n_123;
  wire Product_out1_n_124;
  wire Product_out1_n_125;
  wire Product_out1_n_126;
  wire Product_out1_n_127;
  wire Product_out1_n_128;
  wire Product_out1_n_129;
  wire Product_out1_n_130;
  wire Product_out1_n_131;
  wire Product_out1_n_132;
  wire Product_out1_n_133;
  wire Product_out1_n_134;
  wire Product_out1_n_135;
  wire Product_out1_n_136;
  wire Product_out1_n_137;
  wire Product_out1_n_138;
  wire Product_out1_n_139;
  wire Product_out1_n_140;
  wire Product_out1_n_141;
  wire Product_out1_n_142;
  wire Product_out1_n_143;
  wire Product_out1_n_144;
  wire Product_out1_n_145;
  wire Product_out1_n_146;
  wire Product_out1_n_147;
  wire Product_out1_n_148;
  wire Product_out1_n_149;
  wire Product_out1_n_150;
  wire Product_out1_n_151;
  wire Product_out1_n_152;
  wire Product_out1_n_153;
  wire Product_out1_n_70;
  wire Product_out1_n_71;
  wire Product_out1_n_72;
  wire Product_out1_n_73;
  wire Product_out1_n_74;
  wire Product_out1_n_75;
  wire Product_out1_n_76;
  wire Product_out1_n_77;
  wire Product_out1_n_78;
  wire Product_out1_n_79;
  wire Product_out1_n_80;
  wire Product_out1_n_81;
  wire Product_out1_n_82;
  wire Product_out1_n_83;
  wire Product_out1_n_84;
  wire Product_out1_n_85;
  wire Product_out1_n_86;
  wire Product_out1_n_87;
  wire Product_out1_n_88;
  wire Product_out1_n_89;
  wire Product_out1_n_90;
  wire Product_out1_n_91;
  wire Product_out1_n_92;
  wire Product_out1_n_93;
  wire Product_out1_n_94;
  wire Product_out1_n_95;
  wire Product_out1_n_96;
  wire Product_out1_n_97;
  wire Product_out1_n_98;
  wire Product_out1_n_99;
  wire [0:0]S;
  wire [36:36]Switch2_out1;
  wire NLW_Add3_out1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Add3_out1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Add3_out1_OVERFLOW_UNCONNECTED;
  wire NLW_Add3_out1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Add3_out1_PATTERNDETECT_UNCONNECTED;
  wire NLW_Add3_out1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Add3_out1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Add3_out1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Add3_out1_CARRYOUT_UNCONNECTED;
  wire [47:37]NLW_Add3_out1_P_UNCONNECTED;
  wire NLW_Add4_out1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Add4_out1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Add4_out1_OVERFLOW_UNCONNECTED;
  wire NLW_Add4_out1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Add4_out1_PATTERNDETECT_UNCONNECTED;
  wire NLW_Add4_out1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Add4_out1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Add4_out1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Add4_out1_CARRYOUT_UNCONNECTED;
  wire [47:38]NLW_Add4_out1_P_UNCONNECTED;
  wire [47:0]NLW_Add4_out1_PCOUT_UNCONNECTED;
  wire NLW_Product_out1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Product_out1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Product_out1_OVERFLOW_UNCONNECTED;
  wire NLW_Product_out1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Product_out1_PATTERNDETECT_UNCONNECTED;
  wire NLW_Product_out1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Product_out1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Product_out1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Product_out1_CARRYOUT_UNCONNECTED;
  wire [47:36]NLW_Product_out1_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Add3_out1
       (.A({Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Add3_out1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(Add3_out1_0),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Add3_out1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Add3_out1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Add3_out1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Add3_out1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Add3_out1_OVERFLOW_UNCONNECTED),
        .P({NLW_Add3_out1_P_UNCONNECTED[47:37],Add3_out1_n_69,Add3_out1_n_70,Add3_out1_n_71,Add3_out1_n_72,Add3_out1_n_73,Add3_out1_n_74,Add3_out1_n_75,Add3_out1_n_76,Add3_out1_n_77,Add3_out1_n_78,Add3_out1_n_79,Add3_out1_n_80,Add3_out1_n_81,Add3_out1_n_82,Add3_out1_n_83,Add3_out1_n_84,Add3_out1_n_85,Add3_out1_n_86,Add3_out1_n_87,Add3_out1_n_88,Add3_out1_n_89,Add3_out1_n_90,Add3_out1_n_91,Add3_out1_n_92,Add3_out1_n_93,Add3_out1_n_94,Add3_out1_n_95,Add3_out1_n_96,Add3_out1_n_97,Add3_out1_n_98,Add3_out1_n_99,Add3_out1_n_100,Add3_out1_n_101,Add3_out1_n_102,Add3_out1_n_103,Add3_out1_n_104,Add3_out1_n_105}),
        .PATTERNBDETECT(NLW_Add3_out1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Add3_out1_PATTERNDETECT_UNCONNECTED),
        .PCIN({Product_out1_n_106,Product_out1_n_107,Product_out1_n_108,Product_out1_n_109,Product_out1_n_110,Product_out1_n_111,Product_out1_n_112,Product_out1_n_113,Product_out1_n_114,Product_out1_n_115,Product_out1_n_116,Product_out1_n_117,Product_out1_n_118,Product_out1_n_119,Product_out1_n_120,Product_out1_n_121,Product_out1_n_122,Product_out1_n_123,Product_out1_n_124,Product_out1_n_125,Product_out1_n_126,Product_out1_n_127,Product_out1_n_128,Product_out1_n_129,Product_out1_n_130,Product_out1_n_131,Product_out1_n_132,Product_out1_n_133,Product_out1_n_134,Product_out1_n_135,Product_out1_n_136,Product_out1_n_137,Product_out1_n_138,Product_out1_n_139,Product_out1_n_140,Product_out1_n_141,Product_out1_n_142,Product_out1_n_143,Product_out1_n_144,Product_out1_n_145,Product_out1_n_146,Product_out1_n_147,Product_out1_n_148,Product_out1_n_149,Product_out1_n_150,Product_out1_n_151,Product_out1_n_152,Product_out1_n_153}),
        .PCOUT({Add3_out1_n_106,Add3_out1_n_107,Add3_out1_n_108,Add3_out1_n_109,Add3_out1_n_110,Add3_out1_n_111,Add3_out1_n_112,Add3_out1_n_113,Add3_out1_n_114,Add3_out1_n_115,Add3_out1_n_116,Add3_out1_n_117,Add3_out1_n_118,Add3_out1_n_119,Add3_out1_n_120,Add3_out1_n_121,Add3_out1_n_122,Add3_out1_n_123,Add3_out1_n_124,Add3_out1_n_125,Add3_out1_n_126,Add3_out1_n_127,Add3_out1_n_128,Add3_out1_n_129,Add3_out1_n_130,Add3_out1_n_131,Add3_out1_n_132,Add3_out1_n_133,Add3_out1_n_134,Add3_out1_n_135,Add3_out1_n_136,Add3_out1_n_137,Add3_out1_n_138,Add3_out1_n_139,Add3_out1_n_140,Add3_out1_n_141,Add3_out1_n_142,Add3_out1_n_143,Add3_out1_n_144,Add3_out1_n_145,Add3_out1_n_146,Add3_out1_n_147,Add3_out1_n_148,Add3_out1_n_149,Add3_out1_n_150,Add3_out1_n_151,Add3_out1_n_152,Add3_out1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Add3_out1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Add4_out1
       (.A({Add4_out1_1[17],Add4_out1_1[17],Add4_out1_1[17],Add4_out1_1[17],Add4_out1_1[17],Add4_out1_1[17],Add4_out1_1[17],Add4_out1_1[17],Add4_out1_1[17],Add4_out1_1[17],Add4_out1_1[17],Add4_out1_1[17],Add4_out1_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Add4_out1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(Add4_out1_1),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Add4_out1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Add4_out1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Add4_out1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Add4_out1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Add4_out1_OVERFLOW_UNCONNECTED),
        .P({NLW_Add4_out1_P_UNCONNECTED[47:38],P}),
        .PATTERNBDETECT(NLW_Add4_out1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Add4_out1_PATTERNDETECT_UNCONNECTED),
        .PCIN({Add3_out1_n_106,Add3_out1_n_107,Add3_out1_n_108,Add3_out1_n_109,Add3_out1_n_110,Add3_out1_n_111,Add3_out1_n_112,Add3_out1_n_113,Add3_out1_n_114,Add3_out1_n_115,Add3_out1_n_116,Add3_out1_n_117,Add3_out1_n_118,Add3_out1_n_119,Add3_out1_n_120,Add3_out1_n_121,Add3_out1_n_122,Add3_out1_n_123,Add3_out1_n_124,Add3_out1_n_125,Add3_out1_n_126,Add3_out1_n_127,Add3_out1_n_128,Add3_out1_n_129,Add3_out1_n_130,Add3_out1_n_131,Add3_out1_n_132,Add3_out1_n_133,Add3_out1_n_134,Add3_out1_n_135,Add3_out1_n_136,Add3_out1_n_137,Add3_out1_n_138,Add3_out1_n_139,Add3_out1_n_140,Add3_out1_n_141,Add3_out1_n_142,Add3_out1_n_143,Add3_out1_n_144,Add3_out1_n_145,Add3_out1_n_146,Add3_out1_n_147,Add3_out1_n_148,Add3_out1_n_149,Add3_out1_n_150,Add3_out1_n_151,Add3_out1_n_152,Add3_out1_n_153}),
        .PCOUT(NLW_Add4_out1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Add4_out1_UNDERFLOW_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_106 
       (.I0(P[14]),
        .I1(\In3Reg[7]_i_13 [7]),
        .I2(\In3Reg[7]_i_97 ),
        .O(Add4_out1_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_108 
       (.I0(P[12]),
        .I1(\In3Reg[7]_i_13 [6]),
        .I2(\In3Reg[7]_i_97 ),
        .O(Add4_out1_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_110 
       (.I0(P[10]),
        .I1(\In3Reg[7]_i_13 [5]),
        .I2(\In3Reg[7]_i_97 ),
        .O(Add4_out1_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_112 
       (.I0(P[8]),
        .I1(\In3Reg[7]_i_13 [4]),
        .I2(\In3Reg[7]_i_97 ),
        .O(Add4_out1_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_122 
       (.I0(P[6]),
        .I1(\In3Reg[7]_i_13 [3]),
        .I2(\In3Reg[7]_i_97 ),
        .O(Add4_out1_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_124 
       (.I0(P[4]),
        .I1(\In3Reg[7]_i_13 [2]),
        .I2(\In3Reg[7]_i_97 ),
        .O(Add4_out1_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_126 
       (.I0(P[2]),
        .I1(\In3Reg[7]_i_13 [1]),
        .I2(\In3Reg[7]_i_97 ),
        .O(Add4_out1_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_128 
       (.I0(P[0]),
        .I1(\In3Reg[7]_i_13 [0]),
        .I2(\In3Reg[7]_i_97 ),
        .O(Add4_out1_0[0]));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \In3Reg[7]_i_16 
       (.I0(Switch2_out1),
        .I1(\In3Reg_reg[7]_i_6 ),
        .I2(\In3Reg_reg[7]_i_6_0 ),
        .I3(CO),
        .I4(\In3Reg_reg[7]_i_6_1 ),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_29 
       (.I0(P[37]),
        .I1(\In3Reg[7]_i_13 [19]),
        .I2(\In3Reg[7]_i_97 ),
        .O(Add4_out1_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_34 
       (.I0(P[36]),
        .I1(\In3Reg[7]_i_13 [18]),
        .I2(\In3Reg[7]_i_97 ),
        .O(Switch2_out1));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_36 
       (.I0(P[34]),
        .I1(\In3Reg[7]_i_13 [17]),
        .I2(\In3Reg[7]_i_97 ),
        .O(Add4_out1_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_38 
       (.I0(P[32]),
        .I1(\In3Reg[7]_i_13 [16]),
        .I2(\In3Reg[7]_i_97 ),
        .O(Add4_out1_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_57 
       (.I0(P[30]),
        .I1(\In3Reg[7]_i_13 [15]),
        .I2(\In3Reg[7]_i_97 ),
        .O(Add4_out1_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_59 
       (.I0(P[28]),
        .I1(\In3Reg[7]_i_13 [14]),
        .I2(\In3Reg[7]_i_97 ),
        .O(Add4_out1_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_61 
       (.I0(P[26]),
        .I1(\In3Reg[7]_i_13 [13]),
        .I2(\In3Reg[7]_i_97 ),
        .O(Add4_out1_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_63 
       (.I0(P[24]),
        .I1(\In3Reg[7]_i_13 [12]),
        .I2(\In3Reg[7]_i_97 ),
        .O(Add4_out1_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_82 
       (.I0(P[22]),
        .I1(\In3Reg[7]_i_13 [11]),
        .I2(\In3Reg[7]_i_97 ),
        .O(Add4_out1_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_84 
       (.I0(P[20]),
        .I1(\In3Reg[7]_i_13 [10]),
        .I2(\In3Reg[7]_i_97 ),
        .O(Add4_out1_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_86 
       (.I0(P[18]),
        .I1(\In3Reg[7]_i_13 [9]),
        .I2(\In3Reg[7]_i_97 ),
        .O(Add4_out1_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \In3Reg[7]_i_88 
       (.I0(P[16]),
        .I1(\In3Reg[7]_i_13 [8]),
        .I2(\In3Reg[7]_i_97 ),
        .O(Add4_out1_0[8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Product_out1
       (.A({Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Product_out1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(Product_out1_0),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Product_out1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Product_out1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Product_out1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Product_out1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Product_out1_OVERFLOW_UNCONNECTED),
        .P({NLW_Product_out1_P_UNCONNECTED[47:36],Product_out1_n_70,Product_out1_n_71,Product_out1_n_72,Product_out1_n_73,Product_out1_n_74,Product_out1_n_75,Product_out1_n_76,Product_out1_n_77,Product_out1_n_78,Product_out1_n_79,Product_out1_n_80,Product_out1_n_81,Product_out1_n_82,Product_out1_n_83,Product_out1_n_84,Product_out1_n_85,Product_out1_n_86,Product_out1_n_87,Product_out1_n_88,Product_out1_n_89,Product_out1_n_90,Product_out1_n_91,Product_out1_n_92,Product_out1_n_93,Product_out1_n_94,Product_out1_n_95,Product_out1_n_96,Product_out1_n_97,Product_out1_n_98,Product_out1_n_99,Product_out1_n_100,Product_out1_n_101,Product_out1_n_102,Product_out1_n_103,Product_out1_n_104,Product_out1_n_105}),
        .PATTERNBDETECT(NLW_Product_out1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Product_out1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({Product_out1_n_106,Product_out1_n_107,Product_out1_n_108,Product_out1_n_109,Product_out1_n_110,Product_out1_n_111,Product_out1_n_112,Product_out1_n_113,Product_out1_n_114,Product_out1_n_115,Product_out1_n_116,Product_out1_n_117,Product_out1_n_118,Product_out1_n_119,Product_out1_n_120,Product_out1_n_121,Product_out1_n_122,Product_out1_n_123,Product_out1_n_124,Product_out1_n_125,Product_out1_n_126,Product_out1_n_127,Product_out1_n_128,Product_out1_n_129,Product_out1_n_130,Product_out1_n_131,Product_out1_n_132,Product_out1_n_133,Product_out1_n_134,Product_out1_n_135,Product_out1_n_136,Product_out1_n_137,Product_out1_n_138,Product_out1_n_139,Product_out1_n_140,Product_out1_n_141,Product_out1_n_142,Product_out1_n_143,Product_out1_n_144,Product_out1_n_145,Product_out1_n_146,Product_out1_n_147,Product_out1_n_148,Product_out1_n_149,Product_out1_n_150,Product_out1_n_151,Product_out1_n_152,Product_out1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Product_out1_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_src_SSE4" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_src_SSE4
   (P,
    Add4_out1_0,
    Add4_out1_1,
    Add4_out1_2,
    Product_out1_0,
    Add3_out1_0,
    Add4_out1_3,
    \In3Reg[7]_i_16 ,
    CO,
    \In3Reg[7]_i_16_0 ,
    \In3Reg[7]_i_16_1 ,
    Switch1_out1,
    \In3Reg_reg[7]_i_6_0 ,
    S,
    \In3Reg_reg[7]_i_19_0 ,
    \In3Reg_reg[7]_i_12_0 ,
    \In3Reg_reg[7]_i_6_1 ,
    \In3Reg_reg[7] );
  output [37:0]P;
  output [0:0]Add4_out1_0;
  output Add4_out1_1;
  output [0:0]Add4_out1_2;
  input [17:0]Product_out1_0;
  input [17:0]Add3_out1_0;
  input [17:0]Add4_out1_3;
  input [37:0]\In3Reg[7]_i_16 ;
  input [0:0]CO;
  input [19:0]\In3Reg[7]_i_16_0 ;
  input [19:0]\In3Reg[7]_i_16_1 ;
  input [17:0]Switch1_out1;
  input [0:0]\In3Reg_reg[7]_i_6_0 ;
  input [3:0]S;
  input [3:0]\In3Reg_reg[7]_i_19_0 ;
  input [3:0]\In3Reg_reg[7]_i_12_0 ;
  input [3:0]\In3Reg_reg[7]_i_6_1 ;
  input [2:0]\In3Reg_reg[7] ;

  wire [17:0]Add3_out1_0;
  wire Add3_out1_n_100;
  wire Add3_out1_n_101;
  wire Add3_out1_n_102;
  wire Add3_out1_n_103;
  wire Add3_out1_n_104;
  wire Add3_out1_n_105;
  wire Add3_out1_n_106;
  wire Add3_out1_n_107;
  wire Add3_out1_n_108;
  wire Add3_out1_n_109;
  wire Add3_out1_n_110;
  wire Add3_out1_n_111;
  wire Add3_out1_n_112;
  wire Add3_out1_n_113;
  wire Add3_out1_n_114;
  wire Add3_out1_n_115;
  wire Add3_out1_n_116;
  wire Add3_out1_n_117;
  wire Add3_out1_n_118;
  wire Add3_out1_n_119;
  wire Add3_out1_n_120;
  wire Add3_out1_n_121;
  wire Add3_out1_n_122;
  wire Add3_out1_n_123;
  wire Add3_out1_n_124;
  wire Add3_out1_n_125;
  wire Add3_out1_n_126;
  wire Add3_out1_n_127;
  wire Add3_out1_n_128;
  wire Add3_out1_n_129;
  wire Add3_out1_n_130;
  wire Add3_out1_n_131;
  wire Add3_out1_n_132;
  wire Add3_out1_n_133;
  wire Add3_out1_n_134;
  wire Add3_out1_n_135;
  wire Add3_out1_n_136;
  wire Add3_out1_n_137;
  wire Add3_out1_n_138;
  wire Add3_out1_n_139;
  wire Add3_out1_n_140;
  wire Add3_out1_n_141;
  wire Add3_out1_n_142;
  wire Add3_out1_n_143;
  wire Add3_out1_n_144;
  wire Add3_out1_n_145;
  wire Add3_out1_n_146;
  wire Add3_out1_n_147;
  wire Add3_out1_n_148;
  wire Add3_out1_n_149;
  wire Add3_out1_n_150;
  wire Add3_out1_n_151;
  wire Add3_out1_n_152;
  wire Add3_out1_n_153;
  wire Add3_out1_n_69;
  wire Add3_out1_n_70;
  wire Add3_out1_n_71;
  wire Add3_out1_n_72;
  wire Add3_out1_n_73;
  wire Add3_out1_n_74;
  wire Add3_out1_n_75;
  wire Add3_out1_n_76;
  wire Add3_out1_n_77;
  wire Add3_out1_n_78;
  wire Add3_out1_n_79;
  wire Add3_out1_n_80;
  wire Add3_out1_n_81;
  wire Add3_out1_n_82;
  wire Add3_out1_n_83;
  wire Add3_out1_n_84;
  wire Add3_out1_n_85;
  wire Add3_out1_n_86;
  wire Add3_out1_n_87;
  wire Add3_out1_n_88;
  wire Add3_out1_n_89;
  wire Add3_out1_n_90;
  wire Add3_out1_n_91;
  wire Add3_out1_n_92;
  wire Add3_out1_n_93;
  wire Add3_out1_n_94;
  wire Add3_out1_n_95;
  wire Add3_out1_n_96;
  wire Add3_out1_n_97;
  wire Add3_out1_n_98;
  wire Add3_out1_n_99;
  wire [0:0]Add4_out1_0;
  wire Add4_out1_1;
  wire [0:0]Add4_out1_2;
  wire [17:0]Add4_out1_3;
  wire [0:0]CO;
  wire \Delay4_reg[0][17]_i_13_n_0 ;
  wire \Delay4_reg[0][17]_i_14_n_0 ;
  wire \Delay4_reg[0][17]_i_15_n_0 ;
  wire \Delay4_reg[0][17]_i_16_n_0 ;
  wire \Delay4_reg[0][17]_i_17_n_0 ;
  wire \Delay4_reg[0][17]_i_18_n_0 ;
  wire \Delay4_reg[0][17]_i_20_n_0 ;
  wire \Delay4_reg[0][17]_i_21_n_0 ;
  wire \Delay4_reg[0][17]_i_22_n_0 ;
  wire \Delay4_reg[0][17]_i_23_n_0 ;
  wire \Delay4_reg[0][17]_i_24_n_0 ;
  wire \Delay4_reg[0][17]_i_25_n_0 ;
  wire \Delay4_reg[0][17]_i_26_n_0 ;
  wire \Delay4_reg[0][17]_i_27_n_0 ;
  wire \Delay4_reg[0][17]_i_29_n_0 ;
  wire \Delay4_reg[0][17]_i_30_n_0 ;
  wire \Delay4_reg[0][17]_i_31_n_0 ;
  wire \Delay4_reg[0][17]_i_32_n_0 ;
  wire \Delay4_reg[0][17]_i_33_n_0 ;
  wire \Delay4_reg[0][17]_i_34_n_0 ;
  wire \Delay4_reg[0][17]_i_35_n_0 ;
  wire \Delay4_reg[0][17]_i_36_n_0 ;
  wire \Delay4_reg[0][17]_i_38_n_0 ;
  wire \Delay4_reg[0][17]_i_39_n_0 ;
  wire \Delay4_reg[0][17]_i_40_n_0 ;
  wire \Delay4_reg[0][17]_i_41_n_0 ;
  wire \Delay4_reg[0][17]_i_42_n_0 ;
  wire \Delay4_reg[0][17]_i_43_n_0 ;
  wire \Delay4_reg[0][17]_i_44_n_0 ;
  wire \Delay4_reg[0][17]_i_45_n_0 ;
  wire \Delay4_reg[0][17]_i_46_n_0 ;
  wire \Delay4_reg[0][17]_i_47_n_0 ;
  wire \Delay4_reg[0][17]_i_48_n_0 ;
  wire \Delay4_reg[0][17]_i_49_n_0 ;
  wire \Delay4_reg[0][17]_i_50_n_0 ;
  wire \Delay4_reg[0][17]_i_51_n_0 ;
  wire \Delay4_reg[0][17]_i_52_n_0 ;
  wire \Delay4_reg[0][17]_i_53_n_0 ;
  wire \Delay4_reg_reg[0][17]_i_12_n_0 ;
  wire \Delay4_reg_reg[0][17]_i_12_n_1 ;
  wire \Delay4_reg_reg[0][17]_i_12_n_2 ;
  wire \Delay4_reg_reg[0][17]_i_12_n_3 ;
  wire \Delay4_reg_reg[0][17]_i_19_n_0 ;
  wire \Delay4_reg_reg[0][17]_i_19_n_1 ;
  wire \Delay4_reg_reg[0][17]_i_19_n_2 ;
  wire \Delay4_reg_reg[0][17]_i_19_n_3 ;
  wire \Delay4_reg_reg[0][17]_i_28_n_0 ;
  wire \Delay4_reg_reg[0][17]_i_28_n_1 ;
  wire \Delay4_reg_reg[0][17]_i_28_n_2 ;
  wire \Delay4_reg_reg[0][17]_i_28_n_3 ;
  wire \Delay4_reg_reg[0][17]_i_37_n_0 ;
  wire \Delay4_reg_reg[0][17]_i_37_n_1 ;
  wire \Delay4_reg_reg[0][17]_i_37_n_2 ;
  wire \Delay4_reg_reg[0][17]_i_37_n_3 ;
  wire \Delay4_reg_reg[0][17]_i_6_n_2 ;
  wire \Delay4_reg_reg[0][17]_i_6_n_3 ;
  wire \In3Reg[7]_i_100_n_0 ;
  wire \In3Reg[7]_i_102_n_0 ;
  wire \In3Reg[7]_i_104_n_0 ;
  wire \In3Reg[7]_i_114_n_0 ;
  wire \In3Reg[7]_i_116_n_0 ;
  wire \In3Reg[7]_i_118_n_0 ;
  wire \In3Reg[7]_i_120_n_0 ;
  wire \In3Reg[7]_i_13_n_0 ;
  wire \In3Reg[7]_i_14_n_0 ;
  wire \In3Reg[7]_i_15_n_0 ;
  wire [37:0]\In3Reg[7]_i_16 ;
  wire [19:0]\In3Reg[7]_i_16_0 ;
  wire [19:0]\In3Reg[7]_i_16_1 ;
  wire \In3Reg[7]_i_20_n_0 ;
  wire \In3Reg[7]_i_21_n_0 ;
  wire \In3Reg[7]_i_22_n_0 ;
  wire \In3Reg[7]_i_23_n_0 ;
  wire \In3Reg[7]_i_28_n_0 ;
  wire \In3Reg[7]_i_30_n_0 ;
  wire \In3Reg[7]_i_32_n_0 ;
  wire \In3Reg[7]_i_41_n_0 ;
  wire \In3Reg[7]_i_42_n_0 ;
  wire \In3Reg[7]_i_43_n_0 ;
  wire \In3Reg[7]_i_44_n_0 ;
  wire \In3Reg[7]_i_49_n_0 ;
  wire \In3Reg[7]_i_51_n_0 ;
  wire \In3Reg[7]_i_53_n_0 ;
  wire \In3Reg[7]_i_55_n_0 ;
  wire \In3Reg[7]_i_66_n_0 ;
  wire \In3Reg[7]_i_67_n_0 ;
  wire \In3Reg[7]_i_68_n_0 ;
  wire \In3Reg[7]_i_69_n_0 ;
  wire \In3Reg[7]_i_74_n_0 ;
  wire \In3Reg[7]_i_76_n_0 ;
  wire \In3Reg[7]_i_78_n_0 ;
  wire \In3Reg[7]_i_80_n_0 ;
  wire \In3Reg[7]_i_90_n_0 ;
  wire \In3Reg[7]_i_91_n_0 ;
  wire \In3Reg[7]_i_92_n_0 ;
  wire \In3Reg[7]_i_93_n_0 ;
  wire \In3Reg[7]_i_98_n_0 ;
  wire [2:0]\In3Reg_reg[7] ;
  wire [3:0]\In3Reg_reg[7]_i_12_0 ;
  wire \In3Reg_reg[7]_i_12_n_0 ;
  wire \In3Reg_reg[7]_i_12_n_1 ;
  wire \In3Reg_reg[7]_i_12_n_2 ;
  wire \In3Reg_reg[7]_i_12_n_3 ;
  wire [3:0]\In3Reg_reg[7]_i_19_0 ;
  wire \In3Reg_reg[7]_i_19_n_0 ;
  wire \In3Reg_reg[7]_i_19_n_1 ;
  wire \In3Reg_reg[7]_i_19_n_2 ;
  wire \In3Reg_reg[7]_i_19_n_3 ;
  wire \In3Reg_reg[7]_i_40_n_0 ;
  wire \In3Reg_reg[7]_i_40_n_1 ;
  wire \In3Reg_reg[7]_i_40_n_2 ;
  wire \In3Reg_reg[7]_i_40_n_3 ;
  wire \In3Reg_reg[7]_i_65_n_0 ;
  wire \In3Reg_reg[7]_i_65_n_1 ;
  wire \In3Reg_reg[7]_i_65_n_2 ;
  wire \In3Reg_reg[7]_i_65_n_3 ;
  wire [0:0]\In3Reg_reg[7]_i_6_0 ;
  wire [3:0]\In3Reg_reg[7]_i_6_1 ;
  wire \In3Reg_reg[7]_i_6_n_2 ;
  wire \In3Reg_reg[7]_i_6_n_3 ;
  wire [37:0]P;
  wire [17:0]Product_out1_0;
  wire Product_out1_n_100;
  wire Product_out1_n_101;
  wire Product_out1_n_102;
  wire Product_out1_n_103;
  wire Product_out1_n_104;
  wire Product_out1_n_105;
  wire Product_out1_n_106;
  wire Product_out1_n_107;
  wire Product_out1_n_108;
  wire Product_out1_n_109;
  wire Product_out1_n_110;
  wire Product_out1_n_111;
  wire Product_out1_n_112;
  wire Product_out1_n_113;
  wire Product_out1_n_114;
  wire Product_out1_n_115;
  wire Product_out1_n_116;
  wire Product_out1_n_117;
  wire Product_out1_n_118;
  wire Product_out1_n_119;
  wire Product_out1_n_120;
  wire Product_out1_n_121;
  wire Product_out1_n_122;
  wire Product_out1_n_123;
  wire Product_out1_n_124;
  wire Product_out1_n_125;
  wire Product_out1_n_126;
  wire Product_out1_n_127;
  wire Product_out1_n_128;
  wire Product_out1_n_129;
  wire Product_out1_n_130;
  wire Product_out1_n_131;
  wire Product_out1_n_132;
  wire Product_out1_n_133;
  wire Product_out1_n_134;
  wire Product_out1_n_135;
  wire Product_out1_n_136;
  wire Product_out1_n_137;
  wire Product_out1_n_138;
  wire Product_out1_n_139;
  wire Product_out1_n_140;
  wire Product_out1_n_141;
  wire Product_out1_n_142;
  wire Product_out1_n_143;
  wire Product_out1_n_144;
  wire Product_out1_n_145;
  wire Product_out1_n_146;
  wire Product_out1_n_147;
  wire Product_out1_n_148;
  wire Product_out1_n_149;
  wire Product_out1_n_150;
  wire Product_out1_n_151;
  wire Product_out1_n_152;
  wire Product_out1_n_153;
  wire Product_out1_n_70;
  wire Product_out1_n_71;
  wire Product_out1_n_72;
  wire Product_out1_n_73;
  wire Product_out1_n_74;
  wire Product_out1_n_75;
  wire Product_out1_n_76;
  wire Product_out1_n_77;
  wire Product_out1_n_78;
  wire Product_out1_n_79;
  wire Product_out1_n_80;
  wire Product_out1_n_81;
  wire Product_out1_n_82;
  wire Product_out1_n_83;
  wire Product_out1_n_84;
  wire Product_out1_n_85;
  wire Product_out1_n_86;
  wire Product_out1_n_87;
  wire Product_out1_n_88;
  wire Product_out1_n_89;
  wire Product_out1_n_90;
  wire Product_out1_n_91;
  wire Product_out1_n_92;
  wire Product_out1_n_93;
  wire Product_out1_n_94;
  wire Product_out1_n_95;
  wire Product_out1_n_96;
  wire Product_out1_n_97;
  wire Product_out1_n_98;
  wire Product_out1_n_99;
  wire [3:0]S;
  wire [17:0]Switch1_out1;
  wire NLW_Add3_out1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Add3_out1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Add3_out1_OVERFLOW_UNCONNECTED;
  wire NLW_Add3_out1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Add3_out1_PATTERNDETECT_UNCONNECTED;
  wire NLW_Add3_out1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Add3_out1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Add3_out1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Add3_out1_CARRYOUT_UNCONNECTED;
  wire [47:37]NLW_Add3_out1_P_UNCONNECTED;
  wire NLW_Add4_out1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Add4_out1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Add4_out1_OVERFLOW_UNCONNECTED;
  wire NLW_Add4_out1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Add4_out1_PATTERNDETECT_UNCONNECTED;
  wire NLW_Add4_out1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Add4_out1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Add4_out1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Add4_out1_CARRYOUT_UNCONNECTED;
  wire [47:38]NLW_Add4_out1_P_UNCONNECTED;
  wire [47:0]NLW_Add4_out1_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_Delay4_reg_reg[0][17]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_Delay4_reg_reg[0][17]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_Delay4_reg_reg[0][17]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_Delay4_reg_reg[0][17]_i_37_O_UNCONNECTED ;
  wire [3:3]\NLW_Delay4_reg_reg[0][17]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_Delay4_reg_reg[0][17]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_In3Reg_reg[7]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_In3Reg_reg[7]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_In3Reg_reg[7]_i_40_O_UNCONNECTED ;
  wire [3:3]\NLW_In3Reg_reg[7]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_In3Reg_reg[7]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_In3Reg_reg[7]_i_65_O_UNCONNECTED ;
  wire NLW_Product_out1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Product_out1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Product_out1_OVERFLOW_UNCONNECTED;
  wire NLW_Product_out1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Product_out1_PATTERNDETECT_UNCONNECTED;
  wire NLW_Product_out1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Product_out1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Product_out1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Product_out1_CARRYOUT_UNCONNECTED;
  wire [47:36]NLW_Product_out1_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Add3_out1
       (.A({Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0[17],Add3_out1_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Add3_out1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(Add3_out1_0),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Add3_out1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Add3_out1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Add3_out1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Add3_out1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Add3_out1_OVERFLOW_UNCONNECTED),
        .P({NLW_Add3_out1_P_UNCONNECTED[47:37],Add3_out1_n_69,Add3_out1_n_70,Add3_out1_n_71,Add3_out1_n_72,Add3_out1_n_73,Add3_out1_n_74,Add3_out1_n_75,Add3_out1_n_76,Add3_out1_n_77,Add3_out1_n_78,Add3_out1_n_79,Add3_out1_n_80,Add3_out1_n_81,Add3_out1_n_82,Add3_out1_n_83,Add3_out1_n_84,Add3_out1_n_85,Add3_out1_n_86,Add3_out1_n_87,Add3_out1_n_88,Add3_out1_n_89,Add3_out1_n_90,Add3_out1_n_91,Add3_out1_n_92,Add3_out1_n_93,Add3_out1_n_94,Add3_out1_n_95,Add3_out1_n_96,Add3_out1_n_97,Add3_out1_n_98,Add3_out1_n_99,Add3_out1_n_100,Add3_out1_n_101,Add3_out1_n_102,Add3_out1_n_103,Add3_out1_n_104,Add3_out1_n_105}),
        .PATTERNBDETECT(NLW_Add3_out1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Add3_out1_PATTERNDETECT_UNCONNECTED),
        .PCIN({Product_out1_n_106,Product_out1_n_107,Product_out1_n_108,Product_out1_n_109,Product_out1_n_110,Product_out1_n_111,Product_out1_n_112,Product_out1_n_113,Product_out1_n_114,Product_out1_n_115,Product_out1_n_116,Product_out1_n_117,Product_out1_n_118,Product_out1_n_119,Product_out1_n_120,Product_out1_n_121,Product_out1_n_122,Product_out1_n_123,Product_out1_n_124,Product_out1_n_125,Product_out1_n_126,Product_out1_n_127,Product_out1_n_128,Product_out1_n_129,Product_out1_n_130,Product_out1_n_131,Product_out1_n_132,Product_out1_n_133,Product_out1_n_134,Product_out1_n_135,Product_out1_n_136,Product_out1_n_137,Product_out1_n_138,Product_out1_n_139,Product_out1_n_140,Product_out1_n_141,Product_out1_n_142,Product_out1_n_143,Product_out1_n_144,Product_out1_n_145,Product_out1_n_146,Product_out1_n_147,Product_out1_n_148,Product_out1_n_149,Product_out1_n_150,Product_out1_n_151,Product_out1_n_152,Product_out1_n_153}),
        .PCOUT({Add3_out1_n_106,Add3_out1_n_107,Add3_out1_n_108,Add3_out1_n_109,Add3_out1_n_110,Add3_out1_n_111,Add3_out1_n_112,Add3_out1_n_113,Add3_out1_n_114,Add3_out1_n_115,Add3_out1_n_116,Add3_out1_n_117,Add3_out1_n_118,Add3_out1_n_119,Add3_out1_n_120,Add3_out1_n_121,Add3_out1_n_122,Add3_out1_n_123,Add3_out1_n_124,Add3_out1_n_125,Add3_out1_n_126,Add3_out1_n_127,Add3_out1_n_128,Add3_out1_n_129,Add3_out1_n_130,Add3_out1_n_131,Add3_out1_n_132,Add3_out1_n_133,Add3_out1_n_134,Add3_out1_n_135,Add3_out1_n_136,Add3_out1_n_137,Add3_out1_n_138,Add3_out1_n_139,Add3_out1_n_140,Add3_out1_n_141,Add3_out1_n_142,Add3_out1_n_143,Add3_out1_n_144,Add3_out1_n_145,Add3_out1_n_146,Add3_out1_n_147,Add3_out1_n_148,Add3_out1_n_149,Add3_out1_n_150,Add3_out1_n_151,Add3_out1_n_152,Add3_out1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Add3_out1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Add4_out1
       (.A({Add4_out1_3[17],Add4_out1_3[17],Add4_out1_3[17],Add4_out1_3[17],Add4_out1_3[17],Add4_out1_3[17],Add4_out1_3[17],Add4_out1_3[17],Add4_out1_3[17],Add4_out1_3[17],Add4_out1_3[17],Add4_out1_3[17],Add4_out1_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Add4_out1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(Add4_out1_3),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Add4_out1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Add4_out1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Add4_out1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Add4_out1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Add4_out1_OVERFLOW_UNCONNECTED),
        .P({NLW_Add4_out1_P_UNCONNECTED[47:38],P}),
        .PATTERNBDETECT(NLW_Add4_out1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Add4_out1_PATTERNDETECT_UNCONNECTED),
        .PCIN({Add3_out1_n_106,Add3_out1_n_107,Add3_out1_n_108,Add3_out1_n_109,Add3_out1_n_110,Add3_out1_n_111,Add3_out1_n_112,Add3_out1_n_113,Add3_out1_n_114,Add3_out1_n_115,Add3_out1_n_116,Add3_out1_n_117,Add3_out1_n_118,Add3_out1_n_119,Add3_out1_n_120,Add3_out1_n_121,Add3_out1_n_122,Add3_out1_n_123,Add3_out1_n_124,Add3_out1_n_125,Add3_out1_n_126,Add3_out1_n_127,Add3_out1_n_128,Add3_out1_n_129,Add3_out1_n_130,Add3_out1_n_131,Add3_out1_n_132,Add3_out1_n_133,Add3_out1_n_134,Add3_out1_n_135,Add3_out1_n_136,Add3_out1_n_137,Add3_out1_n_138,Add3_out1_n_139,Add3_out1_n_140,Add3_out1_n_141,Add3_out1_n_142,Add3_out1_n_143,Add3_out1_n_144,Add3_out1_n_145,Add3_out1_n_146,Add3_out1_n_147,Add3_out1_n_148,Add3_out1_n_149,Add3_out1_n_150,Add3_out1_n_151,Add3_out1_n_152,Add3_out1_n_153}),
        .PCOUT(NLW_Add4_out1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Add4_out1_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay4_reg[0][17]_i_13 
       (.I0(P[36]),
        .I1(\In3Reg[7]_i_16 [36]),
        .I2(P[37]),
        .I3(\In3Reg[7]_i_16 [37]),
        .O(\Delay4_reg[0][17]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay4_reg[0][17]_i_14 
       (.I0(P[34]),
        .I1(\In3Reg[7]_i_16 [34]),
        .I2(\In3Reg[7]_i_16 [35]),
        .I3(P[35]),
        .O(\Delay4_reg[0][17]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay4_reg[0][17]_i_15 
       (.I0(P[32]),
        .I1(\In3Reg[7]_i_16 [32]),
        .I2(\In3Reg[7]_i_16 [33]),
        .I3(P[33]),
        .O(\Delay4_reg[0][17]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay4_reg[0][17]_i_16 
       (.I0(P[36]),
        .I1(\In3Reg[7]_i_16 [36]),
        .I2(\In3Reg[7]_i_16 [37]),
        .I3(P[37]),
        .O(\Delay4_reg[0][17]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay4_reg[0][17]_i_17 
       (.I0(P[34]),
        .I1(\In3Reg[7]_i_16 [34]),
        .I2(P[35]),
        .I3(\In3Reg[7]_i_16 [35]),
        .O(\Delay4_reg[0][17]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay4_reg[0][17]_i_18 
       (.I0(P[32]),
        .I1(\In3Reg[7]_i_16 [32]),
        .I2(P[33]),
        .I3(\In3Reg[7]_i_16 [33]),
        .O(\Delay4_reg[0][17]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay4_reg[0][17]_i_20 
       (.I0(P[30]),
        .I1(\In3Reg[7]_i_16 [30]),
        .I2(\In3Reg[7]_i_16 [31]),
        .I3(P[31]),
        .O(\Delay4_reg[0][17]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay4_reg[0][17]_i_21 
       (.I0(P[28]),
        .I1(\In3Reg[7]_i_16 [28]),
        .I2(\In3Reg[7]_i_16 [29]),
        .I3(P[29]),
        .O(\Delay4_reg[0][17]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay4_reg[0][17]_i_22 
       (.I0(P[26]),
        .I1(\In3Reg[7]_i_16 [26]),
        .I2(\In3Reg[7]_i_16 [27]),
        .I3(P[27]),
        .O(\Delay4_reg[0][17]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay4_reg[0][17]_i_23 
       (.I0(P[24]),
        .I1(\In3Reg[7]_i_16 [24]),
        .I2(\In3Reg[7]_i_16 [25]),
        .I3(P[25]),
        .O(\Delay4_reg[0][17]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay4_reg[0][17]_i_24 
       (.I0(P[30]),
        .I1(\In3Reg[7]_i_16 [30]),
        .I2(P[31]),
        .I3(\In3Reg[7]_i_16 [31]),
        .O(\Delay4_reg[0][17]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay4_reg[0][17]_i_25 
       (.I0(P[28]),
        .I1(\In3Reg[7]_i_16 [28]),
        .I2(P[29]),
        .I3(\In3Reg[7]_i_16 [29]),
        .O(\Delay4_reg[0][17]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay4_reg[0][17]_i_26 
       (.I0(P[26]),
        .I1(\In3Reg[7]_i_16 [26]),
        .I2(P[27]),
        .I3(\In3Reg[7]_i_16 [27]),
        .O(\Delay4_reg[0][17]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay4_reg[0][17]_i_27 
       (.I0(P[24]),
        .I1(\In3Reg[7]_i_16 [24]),
        .I2(P[25]),
        .I3(\In3Reg[7]_i_16 [25]),
        .O(\Delay4_reg[0][17]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay4_reg[0][17]_i_29 
       (.I0(P[22]),
        .I1(\In3Reg[7]_i_16 [22]),
        .I2(\In3Reg[7]_i_16 [23]),
        .I3(P[23]),
        .O(\Delay4_reg[0][17]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay4_reg[0][17]_i_30 
       (.I0(P[20]),
        .I1(\In3Reg[7]_i_16 [20]),
        .I2(\In3Reg[7]_i_16 [21]),
        .I3(P[21]),
        .O(\Delay4_reg[0][17]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay4_reg[0][17]_i_31 
       (.I0(P[18]),
        .I1(\In3Reg[7]_i_16 [18]),
        .I2(\In3Reg[7]_i_16 [19]),
        .I3(P[19]),
        .O(\Delay4_reg[0][17]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay4_reg[0][17]_i_32 
       (.I0(P[16]),
        .I1(\In3Reg[7]_i_16 [16]),
        .I2(\In3Reg[7]_i_16 [17]),
        .I3(P[17]),
        .O(\Delay4_reg[0][17]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay4_reg[0][17]_i_33 
       (.I0(P[22]),
        .I1(\In3Reg[7]_i_16 [22]),
        .I2(P[23]),
        .I3(\In3Reg[7]_i_16 [23]),
        .O(\Delay4_reg[0][17]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay4_reg[0][17]_i_34 
       (.I0(P[20]),
        .I1(\In3Reg[7]_i_16 [20]),
        .I2(P[21]),
        .I3(\In3Reg[7]_i_16 [21]),
        .O(\Delay4_reg[0][17]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay4_reg[0][17]_i_35 
       (.I0(P[18]),
        .I1(\In3Reg[7]_i_16 [18]),
        .I2(P[19]),
        .I3(\In3Reg[7]_i_16 [19]),
        .O(\Delay4_reg[0][17]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay4_reg[0][17]_i_36 
       (.I0(P[16]),
        .I1(\In3Reg[7]_i_16 [16]),
        .I2(P[17]),
        .I3(\In3Reg[7]_i_16 [17]),
        .O(\Delay4_reg[0][17]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay4_reg[0][17]_i_38 
       (.I0(P[14]),
        .I1(\In3Reg[7]_i_16 [14]),
        .I2(\In3Reg[7]_i_16 [15]),
        .I3(P[15]),
        .O(\Delay4_reg[0][17]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay4_reg[0][17]_i_39 
       (.I0(P[12]),
        .I1(\In3Reg[7]_i_16 [12]),
        .I2(\In3Reg[7]_i_16 [13]),
        .I3(P[13]),
        .O(\Delay4_reg[0][17]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay4_reg[0][17]_i_40 
       (.I0(P[10]),
        .I1(\In3Reg[7]_i_16 [10]),
        .I2(\In3Reg[7]_i_16 [11]),
        .I3(P[11]),
        .O(\Delay4_reg[0][17]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay4_reg[0][17]_i_41 
       (.I0(P[8]),
        .I1(\In3Reg[7]_i_16 [8]),
        .I2(\In3Reg[7]_i_16 [9]),
        .I3(P[9]),
        .O(\Delay4_reg[0][17]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay4_reg[0][17]_i_42 
       (.I0(P[14]),
        .I1(\In3Reg[7]_i_16 [14]),
        .I2(P[15]),
        .I3(\In3Reg[7]_i_16 [15]),
        .O(\Delay4_reg[0][17]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay4_reg[0][17]_i_43 
       (.I0(P[12]),
        .I1(\In3Reg[7]_i_16 [12]),
        .I2(P[13]),
        .I3(\In3Reg[7]_i_16 [13]),
        .O(\Delay4_reg[0][17]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay4_reg[0][17]_i_44 
       (.I0(P[10]),
        .I1(\In3Reg[7]_i_16 [10]),
        .I2(P[11]),
        .I3(\In3Reg[7]_i_16 [11]),
        .O(\Delay4_reg[0][17]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay4_reg[0][17]_i_45 
       (.I0(P[8]),
        .I1(\In3Reg[7]_i_16 [8]),
        .I2(P[9]),
        .I3(\In3Reg[7]_i_16 [9]),
        .O(\Delay4_reg[0][17]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay4_reg[0][17]_i_46 
       (.I0(P[6]),
        .I1(\In3Reg[7]_i_16 [6]),
        .I2(\In3Reg[7]_i_16 [7]),
        .I3(P[7]),
        .O(\Delay4_reg[0][17]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay4_reg[0][17]_i_47 
       (.I0(P[4]),
        .I1(\In3Reg[7]_i_16 [4]),
        .I2(\In3Reg[7]_i_16 [5]),
        .I3(P[5]),
        .O(\Delay4_reg[0][17]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay4_reg[0][17]_i_48 
       (.I0(P[2]),
        .I1(\In3Reg[7]_i_16 [2]),
        .I2(\In3Reg[7]_i_16 [3]),
        .I3(P[3]),
        .O(\Delay4_reg[0][17]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Delay4_reg[0][17]_i_49 
       (.I0(P[0]),
        .I1(\In3Reg[7]_i_16 [0]),
        .I2(\In3Reg[7]_i_16 [1]),
        .I3(P[1]),
        .O(\Delay4_reg[0][17]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay4_reg[0][17]_i_50 
       (.I0(P[6]),
        .I1(\In3Reg[7]_i_16 [6]),
        .I2(P[7]),
        .I3(\In3Reg[7]_i_16 [7]),
        .O(\Delay4_reg[0][17]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay4_reg[0][17]_i_51 
       (.I0(P[4]),
        .I1(\In3Reg[7]_i_16 [4]),
        .I2(P[5]),
        .I3(\In3Reg[7]_i_16 [5]),
        .O(\Delay4_reg[0][17]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay4_reg[0][17]_i_52 
       (.I0(P[2]),
        .I1(\In3Reg[7]_i_16 [2]),
        .I2(P[3]),
        .I3(\In3Reg[7]_i_16 [3]),
        .O(\Delay4_reg[0][17]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Delay4_reg[0][17]_i_53 
       (.I0(P[0]),
        .I1(\In3Reg[7]_i_16 [0]),
        .I2(P[1]),
        .I3(\In3Reg[7]_i_16 [1]),
        .O(\Delay4_reg[0][17]_i_53_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Delay4_reg_reg[0][17]_i_12 
       (.CI(\Delay4_reg_reg[0][17]_i_19_n_0 ),
        .CO({\Delay4_reg_reg[0][17]_i_12_n_0 ,\Delay4_reg_reg[0][17]_i_12_n_1 ,\Delay4_reg_reg[0][17]_i_12_n_2 ,\Delay4_reg_reg[0][17]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay4_reg[0][17]_i_20_n_0 ,\Delay4_reg[0][17]_i_21_n_0 ,\Delay4_reg[0][17]_i_22_n_0 ,\Delay4_reg[0][17]_i_23_n_0 }),
        .O(\NLW_Delay4_reg_reg[0][17]_i_12_O_UNCONNECTED [3:0]),
        .S({\Delay4_reg[0][17]_i_24_n_0 ,\Delay4_reg[0][17]_i_25_n_0 ,\Delay4_reg[0][17]_i_26_n_0 ,\Delay4_reg[0][17]_i_27_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Delay4_reg_reg[0][17]_i_19 
       (.CI(\Delay4_reg_reg[0][17]_i_28_n_0 ),
        .CO({\Delay4_reg_reg[0][17]_i_19_n_0 ,\Delay4_reg_reg[0][17]_i_19_n_1 ,\Delay4_reg_reg[0][17]_i_19_n_2 ,\Delay4_reg_reg[0][17]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay4_reg[0][17]_i_29_n_0 ,\Delay4_reg[0][17]_i_30_n_0 ,\Delay4_reg[0][17]_i_31_n_0 ,\Delay4_reg[0][17]_i_32_n_0 }),
        .O(\NLW_Delay4_reg_reg[0][17]_i_19_O_UNCONNECTED [3:0]),
        .S({\Delay4_reg[0][17]_i_33_n_0 ,\Delay4_reg[0][17]_i_34_n_0 ,\Delay4_reg[0][17]_i_35_n_0 ,\Delay4_reg[0][17]_i_36_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Delay4_reg_reg[0][17]_i_28 
       (.CI(\Delay4_reg_reg[0][17]_i_37_n_0 ),
        .CO({\Delay4_reg_reg[0][17]_i_28_n_0 ,\Delay4_reg_reg[0][17]_i_28_n_1 ,\Delay4_reg_reg[0][17]_i_28_n_2 ,\Delay4_reg_reg[0][17]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\Delay4_reg[0][17]_i_38_n_0 ,\Delay4_reg[0][17]_i_39_n_0 ,\Delay4_reg[0][17]_i_40_n_0 ,\Delay4_reg[0][17]_i_41_n_0 }),
        .O(\NLW_Delay4_reg_reg[0][17]_i_28_O_UNCONNECTED [3:0]),
        .S({\Delay4_reg[0][17]_i_42_n_0 ,\Delay4_reg[0][17]_i_43_n_0 ,\Delay4_reg[0][17]_i_44_n_0 ,\Delay4_reg[0][17]_i_45_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Delay4_reg_reg[0][17]_i_37 
       (.CI(1'b0),
        .CO({\Delay4_reg_reg[0][17]_i_37_n_0 ,\Delay4_reg_reg[0][17]_i_37_n_1 ,\Delay4_reg_reg[0][17]_i_37_n_2 ,\Delay4_reg_reg[0][17]_i_37_n_3 }),
        .CYINIT(1'b1),
        .DI({\Delay4_reg[0][17]_i_46_n_0 ,\Delay4_reg[0][17]_i_47_n_0 ,\Delay4_reg[0][17]_i_48_n_0 ,\Delay4_reg[0][17]_i_49_n_0 }),
        .O(\NLW_Delay4_reg_reg[0][17]_i_37_O_UNCONNECTED [3:0]),
        .S({\Delay4_reg[0][17]_i_50_n_0 ,\Delay4_reg[0][17]_i_51_n_0 ,\Delay4_reg[0][17]_i_52_n_0 ,\Delay4_reg[0][17]_i_53_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \Delay4_reg_reg[0][17]_i_6 
       (.CI(\Delay4_reg_reg[0][17]_i_12_n_0 ),
        .CO({\NLW_Delay4_reg_reg[0][17]_i_6_CO_UNCONNECTED [3],Add4_out1_0,\Delay4_reg_reg[0][17]_i_6_n_2 ,\Delay4_reg_reg[0][17]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\Delay4_reg[0][17]_i_13_n_0 ,\Delay4_reg[0][17]_i_14_n_0 ,\Delay4_reg[0][17]_i_15_n_0 }),
        .O(\NLW_Delay4_reg_reg[0][17]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,\Delay4_reg[0][17]_i_16_n_0 ,\Delay4_reg[0][17]_i_17_n_0 ,\Delay4_reg[0][17]_i_18_n_0 }));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \In3Reg[7]_i_100 
       (.I0(Add4_out1_0),
        .I1(P[12]),
        .I2(\In3Reg[7]_i_16 [12]),
        .I3(CO),
        .I4(\In3Reg[7]_i_16_0 [6]),
        .I5(\In3Reg[7]_i_16_1 [6]),
        .O(\In3Reg[7]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \In3Reg[7]_i_102 
       (.I0(Add4_out1_0),
        .I1(P[10]),
        .I2(\In3Reg[7]_i_16 [10]),
        .I3(CO),
        .I4(\In3Reg[7]_i_16_0 [5]),
        .I5(\In3Reg[7]_i_16_1 [5]),
        .O(\In3Reg[7]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \In3Reg[7]_i_104 
       (.I0(Add4_out1_0),
        .I1(P[8]),
        .I2(\In3Reg[7]_i_16 [8]),
        .I3(CO),
        .I4(\In3Reg[7]_i_16_0 [4]),
        .I5(\In3Reg[7]_i_16_1 [4]),
        .O(\In3Reg[7]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \In3Reg[7]_i_114 
       (.I0(Add4_out1_0),
        .I1(P[6]),
        .I2(\In3Reg[7]_i_16 [6]),
        .I3(CO),
        .I4(\In3Reg[7]_i_16_0 [3]),
        .I5(\In3Reg[7]_i_16_1 [3]),
        .O(\In3Reg[7]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \In3Reg[7]_i_116 
       (.I0(Add4_out1_0),
        .I1(P[4]),
        .I2(\In3Reg[7]_i_16 [4]),
        .I3(CO),
        .I4(\In3Reg[7]_i_16_0 [2]),
        .I5(\In3Reg[7]_i_16_1 [2]),
        .O(\In3Reg[7]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \In3Reg[7]_i_118 
       (.I0(Add4_out1_0),
        .I1(P[2]),
        .I2(\In3Reg[7]_i_16 [2]),
        .I3(CO),
        .I4(\In3Reg[7]_i_16_0 [1]),
        .I5(\In3Reg[7]_i_16_1 [1]),
        .O(\In3Reg[7]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \In3Reg[7]_i_120 
       (.I0(Add4_out1_0),
        .I1(P[0]),
        .I2(\In3Reg[7]_i_16 [0]),
        .I3(CO),
        .I4(\In3Reg[7]_i_16_0 [0]),
        .I5(\In3Reg[7]_i_16_1 [0]),
        .O(\In3Reg[7]_i_120_n_0 ));
  LUT5 #(
    .INIT(32'hB2B2BB22)) 
    \In3Reg[7]_i_13 
       (.I0(\In3Reg[7]_i_28_n_0 ),
        .I1(\In3Reg_reg[7]_i_6_0 ),
        .I2(\In3Reg[7]_i_16_1 [19]),
        .I3(\In3Reg[7]_i_16_0 [19]),
        .I4(CO),
        .O(\In3Reg[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hB2B2BB22)) 
    \In3Reg[7]_i_14 
       (.I0(\In3Reg[7]_i_30_n_0 ),
        .I1(Switch1_out1[17]),
        .I2(\In3Reg[7]_i_16 [35]),
        .I3(P[35]),
        .I4(Add4_out1_0),
        .O(\In3Reg[7]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB2B2BB22)) 
    \In3Reg[7]_i_15 
       (.I0(\In3Reg[7]_i_32_n_0 ),
        .I1(Switch1_out1[16]),
        .I2(\In3Reg[7]_i_16 [33]),
        .I3(P[33]),
        .I4(Add4_out1_0),
        .O(\In3Reg[7]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB2B2BB22)) 
    \In3Reg[7]_i_20 
       (.I0(\In3Reg[7]_i_49_n_0 ),
        .I1(Switch1_out1[15]),
        .I2(\In3Reg[7]_i_16 [31]),
        .I3(P[31]),
        .I4(Add4_out1_0),
        .O(\In3Reg[7]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB2B2BB22)) 
    \In3Reg[7]_i_21 
       (.I0(\In3Reg[7]_i_51_n_0 ),
        .I1(Switch1_out1[14]),
        .I2(\In3Reg[7]_i_16 [29]),
        .I3(P[29]),
        .I4(Add4_out1_0),
        .O(\In3Reg[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB2B2BB22)) 
    \In3Reg[7]_i_22 
       (.I0(\In3Reg[7]_i_53_n_0 ),
        .I1(Switch1_out1[13]),
        .I2(\In3Reg[7]_i_16 [27]),
        .I3(P[27]),
        .I4(Add4_out1_0),
        .O(\In3Reg[7]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hB2B2BB22)) 
    \In3Reg[7]_i_23 
       (.I0(\In3Reg[7]_i_55_n_0 ),
        .I1(Switch1_out1[12]),
        .I2(\In3Reg[7]_i_16 [25]),
        .I3(P[25]),
        .I4(Add4_out1_0),
        .O(\In3Reg[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \In3Reg[7]_i_28 
       (.I0(Add4_out1_0),
        .I1(P[36]),
        .I2(\In3Reg[7]_i_16 [36]),
        .I3(CO),
        .I4(\In3Reg[7]_i_16_0 [18]),
        .I5(\In3Reg[7]_i_16_1 [18]),
        .O(\In3Reg[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \In3Reg[7]_i_30 
       (.I0(Add4_out1_0),
        .I1(P[34]),
        .I2(\In3Reg[7]_i_16 [34]),
        .I3(CO),
        .I4(\In3Reg[7]_i_16_0 [17]),
        .I5(\In3Reg[7]_i_16_1 [17]),
        .O(\In3Reg[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \In3Reg[7]_i_32 
       (.I0(Add4_out1_0),
        .I1(P[32]),
        .I2(\In3Reg[7]_i_16 [32]),
        .I3(CO),
        .I4(\In3Reg[7]_i_16_0 [16]),
        .I5(\In3Reg[7]_i_16_1 [16]),
        .O(\In3Reg[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \In3Reg[7]_i_35 
       (.I0(Add4_out1_0),
        .I1(P[37]),
        .I2(\In3Reg[7]_i_16 [37]),
        .I3(CO),
        .I4(\In3Reg[7]_i_16_0 [19]),
        .I5(\In3Reg[7]_i_16_1 [19]),
        .O(Add4_out1_1));
  LUT5 #(
    .INIT(32'hB2B2BB22)) 
    \In3Reg[7]_i_41 
       (.I0(\In3Reg[7]_i_74_n_0 ),
        .I1(Switch1_out1[11]),
        .I2(\In3Reg[7]_i_16 [23]),
        .I3(P[23]),
        .I4(Add4_out1_0),
        .O(\In3Reg[7]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'hB2B2BB22)) 
    \In3Reg[7]_i_42 
       (.I0(\In3Reg[7]_i_76_n_0 ),
        .I1(Switch1_out1[10]),
        .I2(\In3Reg[7]_i_16 [21]),
        .I3(P[21]),
        .I4(Add4_out1_0),
        .O(\In3Reg[7]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hB2B2BB22)) 
    \In3Reg[7]_i_43 
       (.I0(\In3Reg[7]_i_78_n_0 ),
        .I1(Switch1_out1[9]),
        .I2(\In3Reg[7]_i_16 [19]),
        .I3(P[19]),
        .I4(Add4_out1_0),
        .O(\In3Reg[7]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hB2B2BB22)) 
    \In3Reg[7]_i_44 
       (.I0(\In3Reg[7]_i_80_n_0 ),
        .I1(Switch1_out1[8]),
        .I2(\In3Reg[7]_i_16 [17]),
        .I3(P[17]),
        .I4(Add4_out1_0),
        .O(\In3Reg[7]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \In3Reg[7]_i_49 
       (.I0(Add4_out1_0),
        .I1(P[30]),
        .I2(\In3Reg[7]_i_16 [30]),
        .I3(CO),
        .I4(\In3Reg[7]_i_16_0 [15]),
        .I5(\In3Reg[7]_i_16_1 [15]),
        .O(\In3Reg[7]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \In3Reg[7]_i_51 
       (.I0(Add4_out1_0),
        .I1(P[28]),
        .I2(\In3Reg[7]_i_16 [28]),
        .I3(CO),
        .I4(\In3Reg[7]_i_16_0 [14]),
        .I5(\In3Reg[7]_i_16_1 [14]),
        .O(\In3Reg[7]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \In3Reg[7]_i_53 
       (.I0(Add4_out1_0),
        .I1(P[26]),
        .I2(\In3Reg[7]_i_16 [26]),
        .I3(CO),
        .I4(\In3Reg[7]_i_16_0 [13]),
        .I5(\In3Reg[7]_i_16_1 [13]),
        .O(\In3Reg[7]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \In3Reg[7]_i_55 
       (.I0(Add4_out1_0),
        .I1(P[24]),
        .I2(\In3Reg[7]_i_16 [24]),
        .I3(CO),
        .I4(\In3Reg[7]_i_16_0 [12]),
        .I5(\In3Reg[7]_i_16_1 [12]),
        .O(\In3Reg[7]_i_55_n_0 ));
  LUT5 #(
    .INIT(32'hB2B2BB22)) 
    \In3Reg[7]_i_66 
       (.I0(\In3Reg[7]_i_98_n_0 ),
        .I1(Switch1_out1[7]),
        .I2(\In3Reg[7]_i_16 [15]),
        .I3(P[15]),
        .I4(Add4_out1_0),
        .O(\In3Reg[7]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'hB2B2BB22)) 
    \In3Reg[7]_i_67 
       (.I0(\In3Reg[7]_i_100_n_0 ),
        .I1(Switch1_out1[6]),
        .I2(\In3Reg[7]_i_16 [13]),
        .I3(P[13]),
        .I4(Add4_out1_0),
        .O(\In3Reg[7]_i_67_n_0 ));
  LUT5 #(
    .INIT(32'hB2B2BB22)) 
    \In3Reg[7]_i_68 
       (.I0(\In3Reg[7]_i_102_n_0 ),
        .I1(Switch1_out1[5]),
        .I2(\In3Reg[7]_i_16 [11]),
        .I3(P[11]),
        .I4(Add4_out1_0),
        .O(\In3Reg[7]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'hB2B2BB22)) 
    \In3Reg[7]_i_69 
       (.I0(\In3Reg[7]_i_104_n_0 ),
        .I1(Switch1_out1[4]),
        .I2(\In3Reg[7]_i_16 [9]),
        .I3(P[9]),
        .I4(Add4_out1_0),
        .O(\In3Reg[7]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \In3Reg[7]_i_74 
       (.I0(Add4_out1_0),
        .I1(P[22]),
        .I2(\In3Reg[7]_i_16 [22]),
        .I3(CO),
        .I4(\In3Reg[7]_i_16_0 [11]),
        .I5(\In3Reg[7]_i_16_1 [11]),
        .O(\In3Reg[7]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \In3Reg[7]_i_76 
       (.I0(Add4_out1_0),
        .I1(P[20]),
        .I2(\In3Reg[7]_i_16 [20]),
        .I3(CO),
        .I4(\In3Reg[7]_i_16_0 [10]),
        .I5(\In3Reg[7]_i_16_1 [10]),
        .O(\In3Reg[7]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \In3Reg[7]_i_78 
       (.I0(Add4_out1_0),
        .I1(P[18]),
        .I2(\In3Reg[7]_i_16 [18]),
        .I3(CO),
        .I4(\In3Reg[7]_i_16_0 [9]),
        .I5(\In3Reg[7]_i_16_1 [9]),
        .O(\In3Reg[7]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \In3Reg[7]_i_80 
       (.I0(Add4_out1_0),
        .I1(P[16]),
        .I2(\In3Reg[7]_i_16 [16]),
        .I3(CO),
        .I4(\In3Reg[7]_i_16_0 [8]),
        .I5(\In3Reg[7]_i_16_1 [8]),
        .O(\In3Reg[7]_i_80_n_0 ));
  LUT5 #(
    .INIT(32'hB2B2BB22)) 
    \In3Reg[7]_i_90 
       (.I0(\In3Reg[7]_i_114_n_0 ),
        .I1(Switch1_out1[3]),
        .I2(\In3Reg[7]_i_16 [7]),
        .I3(P[7]),
        .I4(Add4_out1_0),
        .O(\In3Reg[7]_i_90_n_0 ));
  LUT5 #(
    .INIT(32'hB2B2BB22)) 
    \In3Reg[7]_i_91 
       (.I0(\In3Reg[7]_i_116_n_0 ),
        .I1(Switch1_out1[2]),
        .I2(\In3Reg[7]_i_16 [5]),
        .I3(P[5]),
        .I4(Add4_out1_0),
        .O(\In3Reg[7]_i_91_n_0 ));
  LUT5 #(
    .INIT(32'hB2B2BB22)) 
    \In3Reg[7]_i_92 
       (.I0(\In3Reg[7]_i_118_n_0 ),
        .I1(Switch1_out1[1]),
        .I2(\In3Reg[7]_i_16 [3]),
        .I3(P[3]),
        .I4(Add4_out1_0),
        .O(\In3Reg[7]_i_92_n_0 ));
  LUT5 #(
    .INIT(32'hB2B2BB22)) 
    \In3Reg[7]_i_93 
       (.I0(\In3Reg[7]_i_120_n_0 ),
        .I1(Switch1_out1[0]),
        .I2(\In3Reg[7]_i_16 [1]),
        .I3(P[1]),
        .I4(Add4_out1_0),
        .O(\In3Reg[7]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \In3Reg[7]_i_98 
       (.I0(Add4_out1_0),
        .I1(P[14]),
        .I2(\In3Reg[7]_i_16 [14]),
        .I3(CO),
        .I4(\In3Reg[7]_i_16_0 [7]),
        .I5(\In3Reg[7]_i_16_1 [7]),
        .O(\In3Reg[7]_i_98_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \In3Reg_reg[7]_i_12 
       (.CI(\In3Reg_reg[7]_i_19_n_0 ),
        .CO({\In3Reg_reg[7]_i_12_n_0 ,\In3Reg_reg[7]_i_12_n_1 ,\In3Reg_reg[7]_i_12_n_2 ,\In3Reg_reg[7]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\In3Reg[7]_i_20_n_0 ,\In3Reg[7]_i_21_n_0 ,\In3Reg[7]_i_22_n_0 ,\In3Reg[7]_i_23_n_0 }),
        .O(\NLW_In3Reg_reg[7]_i_12_O_UNCONNECTED [3:0]),
        .S(\In3Reg_reg[7]_i_6_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \In3Reg_reg[7]_i_19 
       (.CI(\In3Reg_reg[7]_i_40_n_0 ),
        .CO({\In3Reg_reg[7]_i_19_n_0 ,\In3Reg_reg[7]_i_19_n_1 ,\In3Reg_reg[7]_i_19_n_2 ,\In3Reg_reg[7]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\In3Reg[7]_i_41_n_0 ,\In3Reg[7]_i_42_n_0 ,\In3Reg[7]_i_43_n_0 ,\In3Reg[7]_i_44_n_0 }),
        .O(\NLW_In3Reg_reg[7]_i_19_O_UNCONNECTED [3:0]),
        .S(\In3Reg_reg[7]_i_12_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \In3Reg_reg[7]_i_40 
       (.CI(\In3Reg_reg[7]_i_65_n_0 ),
        .CO({\In3Reg_reg[7]_i_40_n_0 ,\In3Reg_reg[7]_i_40_n_1 ,\In3Reg_reg[7]_i_40_n_2 ,\In3Reg_reg[7]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({\In3Reg[7]_i_66_n_0 ,\In3Reg[7]_i_67_n_0 ,\In3Reg[7]_i_68_n_0 ,\In3Reg[7]_i_69_n_0 }),
        .O(\NLW_In3Reg_reg[7]_i_40_O_UNCONNECTED [3:0]),
        .S(\In3Reg_reg[7]_i_19_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \In3Reg_reg[7]_i_6 
       (.CI(\In3Reg_reg[7]_i_12_n_0 ),
        .CO({\NLW_In3Reg_reg[7]_i_6_CO_UNCONNECTED [3],Add4_out1_2,\In3Reg_reg[7]_i_6_n_2 ,\In3Reg_reg[7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\In3Reg[7]_i_13_n_0 ,\In3Reg[7]_i_14_n_0 ,\In3Reg[7]_i_15_n_0 }),
        .O(\NLW_In3Reg_reg[7]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,\In3Reg_reg[7] }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \In3Reg_reg[7]_i_65 
       (.CI(1'b0),
        .CO({\In3Reg_reg[7]_i_65_n_0 ,\In3Reg_reg[7]_i_65_n_1 ,\In3Reg_reg[7]_i_65_n_2 ,\In3Reg_reg[7]_i_65_n_3 }),
        .CYINIT(1'b1),
        .DI({\In3Reg[7]_i_90_n_0 ,\In3Reg[7]_i_91_n_0 ,\In3Reg[7]_i_92_n_0 ,\In3Reg[7]_i_93_n_0 }),
        .O(\NLW_In3Reg_reg[7]_i_65_O_UNCONNECTED [3:0]),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Product_out1
       (.A({Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0[17],Product_out1_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Product_out1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(Product_out1_0),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Product_out1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Product_out1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Product_out1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Product_out1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Product_out1_OVERFLOW_UNCONNECTED),
        .P({NLW_Product_out1_P_UNCONNECTED[47:36],Product_out1_n_70,Product_out1_n_71,Product_out1_n_72,Product_out1_n_73,Product_out1_n_74,Product_out1_n_75,Product_out1_n_76,Product_out1_n_77,Product_out1_n_78,Product_out1_n_79,Product_out1_n_80,Product_out1_n_81,Product_out1_n_82,Product_out1_n_83,Product_out1_n_84,Product_out1_n_85,Product_out1_n_86,Product_out1_n_87,Product_out1_n_88,Product_out1_n_89,Product_out1_n_90,Product_out1_n_91,Product_out1_n_92,Product_out1_n_93,Product_out1_n_94,Product_out1_n_95,Product_out1_n_96,Product_out1_n_97,Product_out1_n_98,Product_out1_n_99,Product_out1_n_100,Product_out1_n_101,Product_out1_n_102,Product_out1_n_103,Product_out1_n_104,Product_out1_n_105}),
        .PATTERNBDETECT(NLW_Product_out1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Product_out1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({Product_out1_n_106,Product_out1_n_107,Product_out1_n_108,Product_out1_n_109,Product_out1_n_110,Product_out1_n_111,Product_out1_n_112,Product_out1_n_113,Product_out1_n_114,Product_out1_n_115,Product_out1_n_116,Product_out1_n_117,Product_out1_n_118,Product_out1_n_119,Product_out1_n_120,Product_out1_n_121,Product_out1_n_122,Product_out1_n_123,Product_out1_n_124,Product_out1_n_125,Product_out1_n_126,Product_out1_n_127,Product_out1_n_128,Product_out1_n_129,Product_out1_n_130,Product_out1_n_131,Product_out1_n_132,Product_out1_n_133,Product_out1_n_134,Product_out1_n_135,Product_out1_n_136,Product_out1_n_137,Product_out1_n_138,Product_out1_n_139,Product_out1_n_140,Product_out1_n_141,Product_out1_n_142,Product_out1_n_143,Product_out1_n_144,Product_out1_n_145,Product_out1_n_146,Product_out1_n_147,Product_out1_n_148,Product_out1_n_149,Product_out1_n_150,Product_out1_n_151,Product_out1_n_152,Product_out1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Product_out1_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_src_Segmentation_HW" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_src_Segmentation_HW
   (\vStart_reg_reg[7] ,
    user_ctrl_hEnd,
    user_ctrl_vStart,
    validOut_1_reg_rep,
    user_pixel,
    ctrlOut_valid,
    E,
    IPCORE_CLK,
    reset_out,
    top_user_ctrl_valid_1,
    top_user_ctrl_vStart_1,
    top_user_ctrl_hEnd_1,
    \multiOutDelay13_reg_reg[1][24] ,
    \multiOutDelay12_reg_reg[1][24] ,
    \multiOutDelay11_reg_reg[1][24] ,
    \multiOutDelay23_reg_reg[1][24] ,
    \multiOutDelay22_reg_reg[1][24] ,
    \multiOutDelay21_reg_reg[1][24] ,
    \multiOutDelay33_reg_reg[1][24] ,
    \multiOutDelay32_reg_reg[1][24] ,
    \multiOutDelay31_reg_reg[1][24] ,
    \multiOutDelay13_reg_reg[1][0] ,
    \multiOutDelay11_reg_reg[1][0] ,
    \multiOutDelay32_reg_reg[1][0] ,
    \multiOutDelay23_reg_reg[1][0] ,
    \multiOutDelay22_reg_reg[1][0] ,
    \In1Reg_reg[7] ,
    \Delay5_bypass_delay_reg[2][0] ,
    HDL_Counter_out10);
  output \vStart_reg_reg[7] ;
  output user_ctrl_hEnd;
  output user_ctrl_vStart;
  output validOut_1_reg_rep;
  output [23:0]user_pixel;
  output ctrlOut_valid;
  input [0:0]E;
  input IPCORE_CLK;
  input reset_out;
  input top_user_ctrl_valid_1;
  input top_user_ctrl_vStart_1;
  input top_user_ctrl_hEnd_1;
  input \multiOutDelay13_reg_reg[1][24] ;
  input \multiOutDelay12_reg_reg[1][24] ;
  input \multiOutDelay11_reg_reg[1][24] ;
  input \multiOutDelay23_reg_reg[1][24] ;
  input \multiOutDelay22_reg_reg[1][24] ;
  input \multiOutDelay21_reg_reg[1][24] ;
  input \multiOutDelay33_reg_reg[1][24] ;
  input \multiOutDelay32_reg_reg[1][24] ;
  input \multiOutDelay31_reg_reg[1][24] ;
  input \multiOutDelay13_reg_reg[1][0] ;
  input \multiOutDelay11_reg_reg[1][0] ;
  input \multiOutDelay32_reg_reg[1][0] ;
  input \multiOutDelay23_reg_reg[1][0] ;
  input \multiOutDelay22_reg_reg[1][0] ;
  input [23:0]\In1Reg_reg[7] ;
  input [0:0]\Delay5_bypass_delay_reg[2][0] ;
  input HDL_Counter_out10;

  wire [0:0]\Delay5_bypass_delay_reg[2][0] ;
  wire [0:0]E;
  wire HDL_Counter_out10;
  wire IPCORE_CLK;
  wire [23:0]\In1Reg_reg[7] ;
  wire ctrlOut_valid;
  wire \multiOutDelay11_reg_reg[1][0] ;
  wire \multiOutDelay11_reg_reg[1][24] ;
  wire \multiOutDelay12_reg_reg[1][24] ;
  wire \multiOutDelay13_reg_reg[1][0] ;
  wire \multiOutDelay13_reg_reg[1][24] ;
  wire \multiOutDelay21_reg_reg[1][24] ;
  wire \multiOutDelay22_reg_reg[1][0] ;
  wire \multiOutDelay22_reg_reg[1][24] ;
  wire \multiOutDelay23_reg_reg[1][0] ;
  wire \multiOutDelay23_reg_reg[1][24] ;
  wire \multiOutDelay31_reg_reg[1][24] ;
  wire \multiOutDelay32_reg_reg[1][0] ;
  wire \multiOutDelay32_reg_reg[1][24] ;
  wire \multiOutDelay33_reg_reg[1][24] ;
  wire reset_out;
  wire top_user_ctrl_hEnd_1;
  wire top_user_ctrl_vStart_1;
  wire top_user_ctrl_valid_1;
  wire user_ctrl_hEnd;
  wire user_ctrl_vStart;
  wire [23:0]user_pixel;
  wire \vStart_reg_reg[7] ;
  wire validOut_1_reg_rep;

  system_Segmentat_ip_0_0_Segmentat_ip_src_K_Means u_K_Means
       (.\Delay5_bypass_delay_reg[2][0] (\Delay5_bypass_delay_reg[2][0] ),
        .E(E),
        .HDL_Counter_out10(HDL_Counter_out10),
        .IPCORE_CLK(IPCORE_CLK),
        .\In1Reg_reg[7] (\In1Reg_reg[7] ),
        .ctrlOut_valid(ctrlOut_valid),
        .\multiOutDelay11_reg_reg[1][0] (\multiOutDelay11_reg_reg[1][0] ),
        .\multiOutDelay11_reg_reg[1][24] (\multiOutDelay11_reg_reg[1][24] ),
        .\multiOutDelay12_reg_reg[1][24] (\multiOutDelay12_reg_reg[1][24] ),
        .\multiOutDelay13_reg_reg[1][0] (\multiOutDelay13_reg_reg[1][0] ),
        .\multiOutDelay13_reg_reg[1][24] (\multiOutDelay13_reg_reg[1][24] ),
        .\multiOutDelay21_reg_reg[1][24] (\multiOutDelay21_reg_reg[1][24] ),
        .\multiOutDelay22_reg_reg[1][0] (\multiOutDelay22_reg_reg[1][0] ),
        .\multiOutDelay22_reg_reg[1][24] (\multiOutDelay22_reg_reg[1][24] ),
        .\multiOutDelay23_reg_reg[1][0] (\multiOutDelay23_reg_reg[1][0] ),
        .\multiOutDelay23_reg_reg[1][24] (\multiOutDelay23_reg_reg[1][24] ),
        .\multiOutDelay31_reg_reg[1][24] (\multiOutDelay31_reg_reg[1][24] ),
        .\multiOutDelay32_reg_reg[1][0] (\multiOutDelay32_reg_reg[1][0] ),
        .\multiOutDelay32_reg_reg[1][24] (\multiOutDelay32_reg_reg[1][24] ),
        .\multiOutDelay33_reg_reg[1][24] (\multiOutDelay33_reg_reg[1][24] ),
        .reset_out(reset_out),
        .top_user_ctrl_hEnd_1(top_user_ctrl_hEnd_1),
        .top_user_ctrl_vStart_1(top_user_ctrl_vStart_1),
        .top_user_ctrl_valid_1(top_user_ctrl_valid_1),
        .user_ctrl_hEnd(user_ctrl_hEnd),
        .user_ctrl_vStart(user_ctrl_vStart),
        .user_pixel(user_pixel),
        .\vStart_reg_reg[7] (\vStart_reg_reg[7] ),
        .validOut_1_reg_rep(validOut_1_reg_rep));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_src_YCBCR2RGB" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_src_YCBCR2RGB
   (user_ctrl_hEnd,
    user_ctrl_vStart,
    ctrlOut_valid,
    user_pixel,
    E,
    hEndInReg_reg_c_0,
    IPCORE_CLK,
    reset_out,
    Color_Space_Converter_out2_valid,
    \intdelay_reg_reg[6] ,
    top_user_ctrl_hEnd_1,
    \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6 ,
    \vStart_reg_reg[7] ,
    \multiOutDelay13_reg_reg[1][0] ,
    \multiOutDelay11_reg_reg[1][0] ,
    \multiOutDelay32_reg_reg[1][0] ,
    \multiOutDelay23_reg_reg[1][0] ,
    \multiOutDelay22_reg_reg[1][0] ,
    Q,
    \In1Reg_reg[7]_0 ,
    \In2Reg_reg[7]_0 );
  output user_ctrl_hEnd;
  output user_ctrl_vStart;
  output ctrlOut_valid;
  output [23:0]user_pixel;
  input [0:0]E;
  input hEndInReg_reg_c_0;
  input IPCORE_CLK;
  input reset_out;
  input Color_Space_Converter_out2_valid;
  input \intdelay_reg_reg[6] ;
  input top_user_ctrl_hEnd_1;
  input \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6 ;
  input \vStart_reg_reg[7] ;
  input \multiOutDelay13_reg_reg[1][0] ;
  input \multiOutDelay11_reg_reg[1][0] ;
  input \multiOutDelay32_reg_reg[1][0] ;
  input \multiOutDelay23_reg_reg[1][0] ;
  input \multiOutDelay22_reg_reg[1][0] ;
  input [7:0]Q;
  input [7:0]\In1Reg_reg[7]_0 ;
  input [7:0]\In2Reg_reg[7]_0 ;

  wire Color_Space_Converter_out2_valid;
  wire [0:0]E;
  wire IPCORE_CLK;
  wire [7:0]\In1Reg_reg[7]_0 ;
  wire \In1Reg_reg_n_0_[0] ;
  wire \In1Reg_reg_n_0_[1] ;
  wire \In1Reg_reg_n_0_[2] ;
  wire \In1Reg_reg_n_0_[3] ;
  wire \In1Reg_reg_n_0_[4] ;
  wire \In1Reg_reg_n_0_[5] ;
  wire \In1Reg_reg_n_0_[6] ;
  wire \In1Reg_reg_n_0_[7] ;
  wire [7:0]\In2Reg_reg[7]_0 ;
  wire \In2Reg_reg_n_0_[0] ;
  wire \In2Reg_reg_n_0_[1] ;
  wire \In2Reg_reg_n_0_[2] ;
  wire \In2Reg_reg_n_0_[3] ;
  wire \In2Reg_reg_n_0_[4] ;
  wire \In2Reg_reg_n_0_[5] ;
  wire \In2Reg_reg_n_0_[6] ;
  wire \In2Reg_reg_n_0_[7] ;
  wire \In3Reg_reg_n_0_[0] ;
  wire \In3Reg_reg_n_0_[1] ;
  wire \In3Reg_reg_n_0_[2] ;
  wire \In3Reg_reg_n_0_[3] ;
  wire \In3Reg_reg_n_0_[4] ;
  wire \In3Reg_reg_n_0_[5] ;
  wire \In3Reg_reg_n_0_[6] ;
  wire \In3Reg_reg_n_0_[7] ;
  wire Mux1Sel2;
  wire [7:0]Q;
  wire [4:0]SwitchOut21;
  wire [4:0]SwitchOut22;
  wire [4:0]SwitchOut23;
  wire ctrlOut_valid;
  wire hEndInReg_reg_c_0;
  wire hEndInReg_reg_c_n_0;
  wire \intdelay_reg_reg[6] ;
  wire \multiOutDelay11_reg_reg[1][0] ;
  wire \multiOutDelay13_reg_reg[1][0] ;
  wire \multiOutDelay22_reg_reg[1][0] ;
  wire \multiOutDelay23_reg_reg[1][0] ;
  wire \multiOutDelay32_reg_reg[1][0] ;
  wire reset_out;
  wire top_user_ctrl_hEnd_1;
  wire user_ctrl_hEnd;
  wire user_ctrl_vStart;
  wire [23:0]user_pixel;
  wire \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6 ;
  wire \vStart_reg_reg[7] ;

  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \In1Reg[0]_i_1__0 
       (.I0(Mux1Sel2),
        .I1(\In1Reg_reg[7]_0 [6]),
        .I2(\In1Reg_reg[7]_0 [7]),
        .I3(\In1Reg_reg[7]_0 [5]),
        .I4(\In1Reg_reg[7]_0 [4]),
        .I5(\In1Reg_reg[7]_0 [0]),
        .O(SwitchOut21[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \In1Reg[1]_i_1 
       (.I0(Mux1Sel2),
        .I1(\In1Reg_reg[7]_0 [6]),
        .I2(\In1Reg_reg[7]_0 [7]),
        .I3(\In1Reg_reg[7]_0 [5]),
        .I4(\In1Reg_reg[7]_0 [4]),
        .I5(\In1Reg_reg[7]_0 [1]),
        .O(SwitchOut21[1]));
  LUT6 #(
    .INIT(64'h8880808000000000)) 
    \In1Reg[1]_i_2 
       (.I0(\In1Reg_reg[7]_0 [6]),
        .I1(\In1Reg_reg[7]_0 [5]),
        .I2(\In1Reg_reg[7]_0 [4]),
        .I3(\In1Reg_reg[7]_0 [2]),
        .I4(\In1Reg_reg[7]_0 [3]),
        .I5(\In1Reg_reg[7]_0 [7]),
        .O(Mux1Sel2));
  LUT6 #(
    .INIT(64'h5070F0F0F0F0F0A0)) 
    \In1Reg[2]_i_1 
       (.I0(\In1Reg_reg[7]_0 [7]),
        .I1(\In1Reg_reg[7]_0 [3]),
        .I2(\In1Reg_reg[7]_0 [2]),
        .I3(\In1Reg_reg[7]_0 [4]),
        .I4(\In1Reg_reg[7]_0 [5]),
        .I5(\In1Reg_reg[7]_0 [6]),
        .O(SwitchOut21[2]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'hFFFE8000)) 
    \In1Reg[3]_i_1 
       (.I0(\In1Reg_reg[7]_0 [6]),
        .I1(\In1Reg_reg[7]_0 [7]),
        .I2(\In1Reg_reg[7]_0 [5]),
        .I3(\In1Reg_reg[7]_0 [4]),
        .I4(\In1Reg_reg[7]_0 [3]),
        .O(SwitchOut21[3]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h4CCD)) 
    \In1Reg[4]_i_1 
       (.I0(\In1Reg_reg[7]_0 [7]),
        .I1(\In1Reg_reg[7]_0 [4]),
        .I2(\In1Reg_reg[7]_0 [5]),
        .I3(\In1Reg_reg[7]_0 [6]),
        .O(SwitchOut21[4]));
  FDCE \In1Reg_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(SwitchOut21[0]),
        .Q(\In1Reg_reg_n_0_[0] ));
  FDCE \In1Reg_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(SwitchOut21[1]),
        .Q(\In1Reg_reg_n_0_[1] ));
  FDCE \In1Reg_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(SwitchOut21[2]),
        .Q(\In1Reg_reg_n_0_[2] ));
  FDCE \In1Reg_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(SwitchOut21[3]),
        .Q(\In1Reg_reg_n_0_[3] ));
  FDCE \In1Reg_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(SwitchOut21[4]),
        .Q(\In1Reg_reg_n_0_[4] ));
  FDCE \In1Reg_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [5]),
        .Q(\In1Reg_reg_n_0_[5] ));
  FDCE \In1Reg_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [6]),
        .Q(\In1Reg_reg_n_0_[6] ));
  FDCE \In1Reg_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In1Reg_reg[7]_0 [7]),
        .Q(\In1Reg_reg_n_0_[7] ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'h7FFE0000)) 
    \In2Reg[0]_i_1__0 
       (.I0(\In2Reg_reg[7]_0 [4]),
        .I1(\In2Reg_reg[7]_0 [5]),
        .I2(\In2Reg_reg[7]_0 [6]),
        .I3(\In2Reg_reg[7]_0 [7]),
        .I4(\In2Reg_reg[7]_0 [0]),
        .O(SwitchOut22[0]));
  LUT5 #(
    .INIT(32'h7FFE0000)) 
    \In2Reg[1]_i_1 
       (.I0(\In2Reg_reg[7]_0 [4]),
        .I1(\In2Reg_reg[7]_0 [5]),
        .I2(\In2Reg_reg[7]_0 [6]),
        .I3(\In2Reg_reg[7]_0 [7]),
        .I4(\In2Reg_reg[7]_0 [1]),
        .O(SwitchOut22[1]));
  LUT5 #(
    .INIT(32'h7FFE0000)) 
    \In2Reg[2]_i_1 
       (.I0(\In2Reg_reg[7]_0 [4]),
        .I1(\In2Reg_reg[7]_0 [5]),
        .I2(\In2Reg_reg[7]_0 [6]),
        .I3(\In2Reg_reg[7]_0 [7]),
        .I4(\In2Reg_reg[7]_0 [2]),
        .O(SwitchOut22[2]));
  LUT5 #(
    .INIT(32'h7FFE0000)) 
    \In2Reg[3]_i_1 
       (.I0(\In2Reg_reg[7]_0 [4]),
        .I1(\In2Reg_reg[7]_0 [5]),
        .I2(\In2Reg_reg[7]_0 [6]),
        .I3(\In2Reg_reg[7]_0 [7]),
        .I4(\In2Reg_reg[7]_0 [3]),
        .O(SwitchOut22[3]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'hFF01)) 
    \In2Reg[4]_i_1 
       (.I0(\In2Reg_reg[7]_0 [5]),
        .I1(\In2Reg_reg[7]_0 [7]),
        .I2(\In2Reg_reg[7]_0 [6]),
        .I3(\In2Reg_reg[7]_0 [4]),
        .O(SwitchOut22[4]));
  FDCE \In2Reg_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(SwitchOut22[0]),
        .Q(\In2Reg_reg_n_0_[0] ));
  FDCE \In2Reg_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(SwitchOut22[1]),
        .Q(\In2Reg_reg_n_0_[1] ));
  FDCE \In2Reg_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(SwitchOut22[2]),
        .Q(\In2Reg_reg_n_0_[2] ));
  FDCE \In2Reg_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(SwitchOut22[3]),
        .Q(\In2Reg_reg_n_0_[3] ));
  FDCE \In2Reg_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(SwitchOut22[4]),
        .Q(\In2Reg_reg_n_0_[4] ));
  FDCE \In2Reg_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In2Reg_reg[7]_0 [5]),
        .Q(\In2Reg_reg_n_0_[5] ));
  FDCE \In2Reg_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In2Reg_reg[7]_0 [6]),
        .Q(\In2Reg_reg_n_0_[6] ));
  FDCE \In2Reg_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\In2Reg_reg[7]_0 [7]),
        .Q(\In2Reg_reg_n_0_[7] ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h7FFE0000)) 
    \In3Reg[0]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[0]),
        .O(SwitchOut23[0]));
  LUT5 #(
    .INIT(32'h7FFE0000)) 
    \In3Reg[1]_i_1 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[1]),
        .O(SwitchOut23[1]));
  LUT5 #(
    .INIT(32'h7FFE0000)) 
    \In3Reg[2]_i_1 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[2]),
        .O(SwitchOut23[2]));
  LUT5 #(
    .INIT(32'h7FFE0000)) 
    \In3Reg[3]_i_1 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[3]),
        .O(SwitchOut23[3]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'hFF01)) 
    \In3Reg[4]_i_1 
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[4]),
        .O(SwitchOut23[4]));
  FDCE \In3Reg_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(SwitchOut23[0]),
        .Q(\In3Reg_reg_n_0_[0] ));
  FDCE \In3Reg_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(SwitchOut23[1]),
        .Q(\In3Reg_reg_n_0_[1] ));
  FDCE \In3Reg_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(SwitchOut23[2]),
        .Q(\In3Reg_reg_n_0_[2] ));
  FDCE \In3Reg_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(SwitchOut23[3]),
        .Q(\In3Reg_reg_n_0_[3] ));
  FDCE \In3Reg_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(SwitchOut23[4]),
        .Q(\In3Reg_reg_n_0_[4] ));
  FDCE \In3Reg_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(Q[5]),
        .Q(\In3Reg_reg_n_0_[5] ));
  FDCE \In3Reg_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(Q[6]),
        .Q(\In3Reg_reg_n_0_[6] ));
  FDCE \In3Reg_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(Q[7]),
        .Q(\In3Reg_reg_n_0_[7] ));
  FDCE hEndInReg_reg_c
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hEndInReg_reg_c_0),
        .Q(hEndInReg_reg_c_n_0));
  system_Segmentat_ip_0_0_Segmentat_ip_src_YCbCr2RGBCore u_ycbcr2rgbCore_inst
       (.Color_Space_Converter_out2_valid(Color_Space_Converter_out2_valid),
        .E(E),
        .IPCORE_CLK(IPCORE_CLK),
        .Q({\In3Reg_reg_n_0_[7] ,\In3Reg_reg_n_0_[6] ,\In3Reg_reg_n_0_[5] ,\In3Reg_reg_n_0_[4] ,\In3Reg_reg_n_0_[3] ,\In3Reg_reg_n_0_[2] ,\In3Reg_reg_n_0_[1] ,\In3Reg_reg_n_0_[0] }),
        .ctrlOut_valid(ctrlOut_valid),
        .hEnd_reg_reg_c_0(hEndInReg_reg_c_n_0),
        .\intdelay_reg_reg[6]_0 (\intdelay_reg_reg[6] ),
        .\multiInDelay11_reg_reg[0][7]_0 ({\In1Reg_reg_n_0_[7] ,\In1Reg_reg_n_0_[6] ,\In1Reg_reg_n_0_[5] ,\In1Reg_reg_n_0_[4] ,\In1Reg_reg_n_0_[3] ,\In1Reg_reg_n_0_[2] ,\In1Reg_reg_n_0_[1] ,\In1Reg_reg_n_0_[0] }),
        .\multiInDelay22_reg_reg[0][7]_0 ({\In2Reg_reg_n_0_[7] ,\In2Reg_reg_n_0_[6] ,\In2Reg_reg_n_0_[5] ,\In2Reg_reg_n_0_[4] ,\In2Reg_reg_n_0_[3] ,\In2Reg_reg_n_0_[2] ,\In2Reg_reg_n_0_[1] ,\In2Reg_reg_n_0_[0] }),
        .\multiOutDelay11_reg_reg[1][0]_0 (\multiOutDelay11_reg_reg[1][0] ),
        .\multiOutDelay13_reg_reg[1][0]_0 (\multiOutDelay13_reg_reg[1][0] ),
        .\multiOutDelay22_reg_reg[1][0]_0 (\multiOutDelay22_reg_reg[1][0] ),
        .\multiOutDelay23_reg_reg[1][0]_0 (\multiOutDelay23_reg_reg[1][0] ),
        .\multiOutDelay32_reg_reg[1][0]_0 (\multiOutDelay32_reg_reg[1][0] ),
        .reset_out(reset_out),
        .top_user_ctrl_hEnd_1(top_user_ctrl_hEnd_1),
        .user_ctrl_hEnd(user_ctrl_hEnd),
        .user_ctrl_vStart(user_ctrl_vStart),
        .user_pixel(user_pixel),
        .\vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6_0 (\vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6 ),
        .\vStart_reg_reg[7]_0 (\vStart_reg_reg[7] ));
endmodule

(* ORIG_REF_NAME = "Segmentat_ip_src_YCbCr2RGBCore" *) 
module system_Segmentat_ip_0_0_Segmentat_ip_src_YCbCr2RGBCore
   (user_ctrl_hEnd,
    user_ctrl_vStart,
    ctrlOut_valid,
    user_pixel,
    E,
    hEnd_reg_reg_c_0,
    IPCORE_CLK,
    reset_out,
    Color_Space_Converter_out2_valid,
    \intdelay_reg_reg[6]_0 ,
    top_user_ctrl_hEnd_1,
    \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6_0 ,
    \vStart_reg_reg[7]_0 ,
    \multiOutDelay13_reg_reg[1][0]_0 ,
    \multiOutDelay11_reg_reg[1][0]_0 ,
    \multiOutDelay32_reg_reg[1][0]_0 ,
    \multiOutDelay23_reg_reg[1][0]_0 ,
    \multiOutDelay22_reg_reg[1][0]_0 ,
    Q,
    \multiInDelay11_reg_reg[0][7]_0 ,
    \multiInDelay22_reg_reg[0][7]_0 );
  output user_ctrl_hEnd;
  output user_ctrl_vStart;
  output ctrlOut_valid;
  output [23:0]user_pixel;
  input [0:0]E;
  input hEnd_reg_reg_c_0;
  input IPCORE_CLK;
  input reset_out;
  input Color_Space_Converter_out2_valid;
  input \intdelay_reg_reg[6]_0 ;
  input top_user_ctrl_hEnd_1;
  input \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6_0 ;
  input \vStart_reg_reg[7]_0 ;
  input \multiOutDelay13_reg_reg[1][0]_0 ;
  input \multiOutDelay11_reg_reg[1][0]_0 ;
  input \multiOutDelay32_reg_reg[1][0]_0 ;
  input \multiOutDelay23_reg_reg[1][0]_0 ;
  input \multiOutDelay22_reg_reg[1][0]_0 ;
  input [7:0]Q;
  input [7:0]\multiInDelay11_reg_reg[0][7]_0 ;
  input [7:0]\multiInDelay22_reg_reg[0][7]_0 ;

  wire \B_1[0]_i_1_n_0 ;
  wire \B_1[1]_i_1_n_0 ;
  wire \B_1[2]_i_1_n_0 ;
  wire \B_1[3]_i_1_n_0 ;
  wire \B_1[4]_i_1_n_0 ;
  wire \B_1[5]_i_1_n_0 ;
  wire \B_1[6]_i_1_n_0 ;
  wire \B_1[7]_i_1_n_0 ;
  wire Color_Space_Converter_out2_valid;
  wire [0:0]E;
  wire \G_1[0]_i_1_n_0 ;
  wire \G_1[1]_i_1_n_0 ;
  wire \G_1[2]_i_1_n_0 ;
  wire \G_1[3]_i_1_n_0 ;
  wire \G_1[4]_i_1_n_0 ;
  wire \G_1[5]_i_1_n_0 ;
  wire \G_1[6]_i_1_n_0 ;
  wire \G_1[7]_i_1_n_0 ;
  wire IPCORE_CLK;
  wire [7:0]Q;
  wire \R_1[0]_i_1_n_0 ;
  wire \R_1[1]_i_1_n_0 ;
  wire \R_1[2]_i_1_n_0 ;
  wire \R_1[3]_i_1_n_0 ;
  wire \R_1[4]_i_1_n_0 ;
  wire \R_1[5]_i_1_n_0 ;
  wire \R_1[6]_i_1_n_0 ;
  wire \R_1[7]_i_1_n_0 ;
  wire \S1_down_delay1[10]_i_2_n_0 ;
  wire \S1_down_delay1[10]_i_3_n_0 ;
  wire \S1_down_delay1[14]_i_2_n_0 ;
  wire \S1_down_delay1[22]_i_2_n_0 ;
  wire \S1_down_delay1[22]_i_3_n_0 ;
  wire \S1_down_delay1[25]_i_2_n_0 ;
  wire \S1_down_delay1[6]_i_2_n_0 ;
  wire \S1_down_delay1[6]_i_3_n_0 ;
  wire \S1_down_delay1_reg[10]_i_1_n_0 ;
  wire \S1_down_delay1_reg[10]_i_1_n_1 ;
  wire \S1_down_delay1_reg[10]_i_1_n_2 ;
  wire \S1_down_delay1_reg[10]_i_1_n_3 ;
  wire \S1_down_delay1_reg[10]_i_1_n_4 ;
  wire \S1_down_delay1_reg[10]_i_1_n_5 ;
  wire \S1_down_delay1_reg[10]_i_1_n_6 ;
  wire \S1_down_delay1_reg[10]_i_1_n_7 ;
  wire \S1_down_delay1_reg[14]_i_1_n_0 ;
  wire \S1_down_delay1_reg[14]_i_1_n_1 ;
  wire \S1_down_delay1_reg[14]_i_1_n_2 ;
  wire \S1_down_delay1_reg[14]_i_1_n_3 ;
  wire \S1_down_delay1_reg[14]_i_1_n_4 ;
  wire \S1_down_delay1_reg[14]_i_1_n_5 ;
  wire \S1_down_delay1_reg[14]_i_1_n_6 ;
  wire \S1_down_delay1_reg[14]_i_1_n_7 ;
  wire \S1_down_delay1_reg[18]_i_1_n_0 ;
  wire \S1_down_delay1_reg[18]_i_1_n_1 ;
  wire \S1_down_delay1_reg[18]_i_1_n_2 ;
  wire \S1_down_delay1_reg[18]_i_1_n_3 ;
  wire \S1_down_delay1_reg[18]_i_1_n_4 ;
  wire \S1_down_delay1_reg[18]_i_1_n_5 ;
  wire \S1_down_delay1_reg[18]_i_1_n_6 ;
  wire \S1_down_delay1_reg[18]_i_1_n_7 ;
  wire \S1_down_delay1_reg[22]_i_1_n_0 ;
  wire \S1_down_delay1_reg[22]_i_1_n_1 ;
  wire \S1_down_delay1_reg[22]_i_1_n_2 ;
  wire \S1_down_delay1_reg[22]_i_1_n_3 ;
  wire \S1_down_delay1_reg[22]_i_1_n_4 ;
  wire \S1_down_delay1_reg[22]_i_1_n_5 ;
  wire \S1_down_delay1_reg[22]_i_1_n_6 ;
  wire \S1_down_delay1_reg[22]_i_1_n_7 ;
  wire \S1_down_delay1_reg[25]_i_1_n_2 ;
  wire \S1_down_delay1_reg[25]_i_1_n_3 ;
  wire \S1_down_delay1_reg[25]_i_1_n_5 ;
  wire \S1_down_delay1_reg[25]_i_1_n_6 ;
  wire \S1_down_delay1_reg[25]_i_1_n_7 ;
  wire \S1_down_delay1_reg[6]_i_1_n_0 ;
  wire \S1_down_delay1_reg[6]_i_1_n_1 ;
  wire \S1_down_delay1_reg[6]_i_1_n_2 ;
  wire \S1_down_delay1_reg[6]_i_1_n_3 ;
  wire \S1_down_delay1_reg[6]_i_1_n_4 ;
  wire \S1_down_delay1_reg[6]_i_1_n_5 ;
  wire \S1_down_delay1_reg[6]_i_1_n_6 ;
  wire \S1_down_delay1_reg[6]_i_1_n_7 ;
  wire \S1_down_delay1_reg_n_0_[0] ;
  wire \S1_down_delay1_reg_n_0_[10] ;
  wire \S1_down_delay1_reg_n_0_[11] ;
  wire \S1_down_delay1_reg_n_0_[12] ;
  wire \S1_down_delay1_reg_n_0_[13] ;
  wire \S1_down_delay1_reg_n_0_[14] ;
  wire \S1_down_delay1_reg_n_0_[15] ;
  wire \S1_down_delay1_reg_n_0_[16] ;
  wire \S1_down_delay1_reg_n_0_[17] ;
  wire \S1_down_delay1_reg_n_0_[18] ;
  wire \S1_down_delay1_reg_n_0_[19] ;
  wire \S1_down_delay1_reg_n_0_[1] ;
  wire \S1_down_delay1_reg_n_0_[20] ;
  wire \S1_down_delay1_reg_n_0_[21] ;
  wire \S1_down_delay1_reg_n_0_[22] ;
  wire \S1_down_delay1_reg_n_0_[23] ;
  wire \S1_down_delay1_reg_n_0_[24] ;
  wire \S1_down_delay1_reg_n_0_[25] ;
  wire \S1_down_delay1_reg_n_0_[2] ;
  wire \S1_down_delay1_reg_n_0_[3] ;
  wire \S1_down_delay1_reg_n_0_[4] ;
  wire \S1_down_delay1_reg_n_0_[5] ;
  wire \S1_down_delay1_reg_n_0_[6] ;
  wire \S1_down_delay1_reg_n_0_[7] ;
  wire \S1_down_delay1_reg_n_0_[8] ;
  wire \S1_down_delay1_reg_n_0_[9] ;
  wire \S1_down_delay2[10]_i_2_n_0 ;
  wire \S1_down_delay2[10]_i_3_n_0 ;
  wire \S1_down_delay2[14]_i_2_n_0 ;
  wire \S1_down_delay2[14]_i_3_n_0 ;
  wire \S1_down_delay2[18]_i_2_n_0 ;
  wire \S1_down_delay2[18]_i_3_n_0 ;
  wire \S1_down_delay2[22]_i_2_n_0 ;
  wire \S1_down_delay2[6]_i_2_n_0 ;
  wire \S1_down_delay2[6]_i_3_n_0 ;
  wire \S1_down_delay2_reg[10]_i_1_n_0 ;
  wire \S1_down_delay2_reg[10]_i_1_n_1 ;
  wire \S1_down_delay2_reg[10]_i_1_n_2 ;
  wire \S1_down_delay2_reg[10]_i_1_n_3 ;
  wire \S1_down_delay2_reg[10]_i_1_n_4 ;
  wire \S1_down_delay2_reg[10]_i_1_n_5 ;
  wire \S1_down_delay2_reg[10]_i_1_n_6 ;
  wire \S1_down_delay2_reg[10]_i_1_n_7 ;
  wire \S1_down_delay2_reg[14]_i_1_n_0 ;
  wire \S1_down_delay2_reg[14]_i_1_n_1 ;
  wire \S1_down_delay2_reg[14]_i_1_n_2 ;
  wire \S1_down_delay2_reg[14]_i_1_n_3 ;
  wire \S1_down_delay2_reg[14]_i_1_n_4 ;
  wire \S1_down_delay2_reg[14]_i_1_n_5 ;
  wire \S1_down_delay2_reg[14]_i_1_n_6 ;
  wire \S1_down_delay2_reg[14]_i_1_n_7 ;
  wire \S1_down_delay2_reg[18]_i_1_n_0 ;
  wire \S1_down_delay2_reg[18]_i_1_n_1 ;
  wire \S1_down_delay2_reg[18]_i_1_n_2 ;
  wire \S1_down_delay2_reg[18]_i_1_n_3 ;
  wire \S1_down_delay2_reg[18]_i_1_n_4 ;
  wire \S1_down_delay2_reg[18]_i_1_n_5 ;
  wire \S1_down_delay2_reg[18]_i_1_n_6 ;
  wire \S1_down_delay2_reg[18]_i_1_n_7 ;
  wire \S1_down_delay2_reg[22]_i_1_n_0 ;
  wire \S1_down_delay2_reg[22]_i_1_n_1 ;
  wire \S1_down_delay2_reg[22]_i_1_n_2 ;
  wire \S1_down_delay2_reg[22]_i_1_n_3 ;
  wire \S1_down_delay2_reg[22]_i_1_n_4 ;
  wire \S1_down_delay2_reg[22]_i_1_n_5 ;
  wire \S1_down_delay2_reg[22]_i_1_n_6 ;
  wire \S1_down_delay2_reg[22]_i_1_n_7 ;
  wire \S1_down_delay2_reg[25]_i_1_n_2 ;
  wire \S1_down_delay2_reg[25]_i_1_n_3 ;
  wire \S1_down_delay2_reg[25]_i_1_n_5 ;
  wire \S1_down_delay2_reg[25]_i_1_n_6 ;
  wire \S1_down_delay2_reg[25]_i_1_n_7 ;
  wire \S1_down_delay2_reg[6]_i_1_n_0 ;
  wire \S1_down_delay2_reg[6]_i_1_n_1 ;
  wire \S1_down_delay2_reg[6]_i_1_n_2 ;
  wire \S1_down_delay2_reg[6]_i_1_n_3 ;
  wire \S1_down_delay2_reg[6]_i_1_n_4 ;
  wire \S1_down_delay2_reg[6]_i_1_n_5 ;
  wire \S1_down_delay2_reg[6]_i_1_n_6 ;
  wire \S1_down_delay2_reg[6]_i_1_n_7 ;
  wire \S1_down_delay2_reg_n_0_[0] ;
  wire \S1_down_delay2_reg_n_0_[10] ;
  wire \S1_down_delay2_reg_n_0_[11] ;
  wire \S1_down_delay2_reg_n_0_[12] ;
  wire \S1_down_delay2_reg_n_0_[13] ;
  wire \S1_down_delay2_reg_n_0_[14] ;
  wire \S1_down_delay2_reg_n_0_[15] ;
  wire \S1_down_delay2_reg_n_0_[16] ;
  wire \S1_down_delay2_reg_n_0_[17] ;
  wire \S1_down_delay2_reg_n_0_[18] ;
  wire \S1_down_delay2_reg_n_0_[19] ;
  wire \S1_down_delay2_reg_n_0_[1] ;
  wire \S1_down_delay2_reg_n_0_[20] ;
  wire \S1_down_delay2_reg_n_0_[21] ;
  wire \S1_down_delay2_reg_n_0_[22] ;
  wire \S1_down_delay2_reg_n_0_[23] ;
  wire \S1_down_delay2_reg_n_0_[24] ;
  wire \S1_down_delay2_reg_n_0_[25] ;
  wire \S1_down_delay2_reg_n_0_[2] ;
  wire \S1_down_delay2_reg_n_0_[3] ;
  wire \S1_down_delay2_reg_n_0_[4] ;
  wire \S1_down_delay2_reg_n_0_[5] ;
  wire \S1_down_delay2_reg_n_0_[6] ;
  wire \S1_down_delay2_reg_n_0_[7] ;
  wire \S1_down_delay2_reg_n_0_[8] ;
  wire \S1_down_delay2_reg_n_0_[9] ;
  wire \S1_down_delay3_reg_n_0_[11] ;
  wire \S1_down_delay3_reg_n_0_[14] ;
  wire \S1_down_delay3_reg_n_0_[15] ;
  wire \S1_down_delay3_reg_n_0_[17] ;
  wire \S1_down_delay3_reg_n_0_[19] ;
  wire \S1_down_delay3_reg_n_0_[20] ;
  wire \S1_down_delay3_reg_n_0_[21] ;
  wire \S1_down_delay3_reg_n_0_[23] ;
  wire \S1_down_delay3_reg_n_0_[24] ;
  wire \S1_down_delay3_reg_n_0_[25] ;
  wire \S1_down_delay3_reg_n_0_[4] ;
  wire \S1_down_delay3_reg_n_0_[5] ;
  wire \S1_down_delay3_reg_n_0_[7] ;
  wire \S1_down_delay3_reg_n_0_[9] ;
  wire S1_up2_carry__0_i_1_n_0;
  wire S1_up2_carry__0_i_2_n_0;
  wire S1_up2_carry__0_i_3_n_0;
  wire S1_up2_carry__0_i_4_n_0;
  wire S1_up2_carry__0_n_0;
  wire S1_up2_carry__0_n_1;
  wire S1_up2_carry__0_n_2;
  wire S1_up2_carry__0_n_3;
  wire S1_up2_carry__0_n_4;
  wire S1_up2_carry__0_n_5;
  wire S1_up2_carry__0_n_6;
  wire S1_up2_carry__0_n_7;
  wire S1_up2_carry__1_i_1_n_0;
  wire S1_up2_carry__1_i_2_n_0;
  wire S1_up2_carry__1_i_3_n_0;
  wire S1_up2_carry__1_i_4_n_0;
  wire S1_up2_carry__1_n_0;
  wire S1_up2_carry__1_n_1;
  wire S1_up2_carry__1_n_2;
  wire S1_up2_carry__1_n_3;
  wire S1_up2_carry__1_n_4;
  wire S1_up2_carry__1_n_5;
  wire S1_up2_carry__1_n_6;
  wire S1_up2_carry__1_n_7;
  wire S1_up2_carry__2_i_1_n_0;
  wire S1_up2_carry__2_i_2_n_0;
  wire S1_up2_carry__2_i_3_n_0;
  wire S1_up2_carry__2_i_4_n_0;
  wire S1_up2_carry__2_n_0;
  wire S1_up2_carry__2_n_1;
  wire S1_up2_carry__2_n_2;
  wire S1_up2_carry__2_n_3;
  wire S1_up2_carry__2_n_4;
  wire S1_up2_carry__2_n_5;
  wire S1_up2_carry__2_n_6;
  wire S1_up2_carry__2_n_7;
  wire S1_up2_carry__3_i_1_n_0;
  wire S1_up2_carry__3_i_2_n_0;
  wire S1_up2_carry__3_i_3_n_0;
  wire S1_up2_carry__3_i_4_n_0;
  wire S1_up2_carry__3_n_0;
  wire S1_up2_carry__3_n_1;
  wire S1_up2_carry__3_n_2;
  wire S1_up2_carry__3_n_3;
  wire S1_up2_carry__3_n_4;
  wire S1_up2_carry__3_n_5;
  wire S1_up2_carry__3_n_6;
  wire S1_up2_carry__3_n_7;
  wire S1_up2_carry__4_i_1_n_0;
  wire S1_up2_carry__4_i_2_n_0;
  wire S1_up2_carry__4_i_3_n_0;
  wire S1_up2_carry__4_i_4_n_0;
  wire S1_up2_carry__4_n_0;
  wire S1_up2_carry__4_n_1;
  wire S1_up2_carry__4_n_2;
  wire S1_up2_carry__4_n_3;
  wire S1_up2_carry__4_n_4;
  wire S1_up2_carry__4_n_5;
  wire S1_up2_carry__4_n_6;
  wire S1_up2_carry__4_n_7;
  wire S1_up2_carry__5_i_1_n_0;
  wire S1_up2_carry__5_i_2_n_0;
  wire S1_up2_carry__5_n_3;
  wire S1_up2_carry__5_n_6;
  wire S1_up2_carry__5_n_7;
  wire S1_up2_carry_i_1_n_0;
  wire S1_up2_carry_i_2_n_0;
  wire S1_up2_carry_i_3_n_0;
  wire S1_up2_carry_i_4_n_0;
  wire S1_up2_carry_n_0;
  wire S1_up2_carry_n_1;
  wire S1_up2_carry_n_2;
  wire S1_up2_carry_n_3;
  wire S1_up2_carry_n_4;
  wire S1_up2_carry_n_5;
  wire S1_up2_carry_n_6;
  wire S1_up2_carry_n_7;
  wire S1_up3_carry__0_i_1_n_0;
  wire S1_up3_carry__0_i_2_n_0;
  wire S1_up3_carry__0_i_3_n_0;
  wire S1_up3_carry__0_i_4_n_0;
  wire S1_up3_carry__0_n_0;
  wire S1_up3_carry__0_n_1;
  wire S1_up3_carry__0_n_2;
  wire S1_up3_carry__0_n_3;
  wire S1_up3_carry__0_n_4;
  wire S1_up3_carry__0_n_5;
  wire S1_up3_carry__0_n_6;
  wire S1_up3_carry__0_n_7;
  wire S1_up3_carry__1_i_1_n_0;
  wire S1_up3_carry__1_i_2_n_0;
  wire S1_up3_carry__1_i_3_n_0;
  wire S1_up3_carry__1_i_4_n_0;
  wire S1_up3_carry__1_n_0;
  wire S1_up3_carry__1_n_1;
  wire S1_up3_carry__1_n_2;
  wire S1_up3_carry__1_n_3;
  wire S1_up3_carry__1_n_4;
  wire S1_up3_carry__1_n_5;
  wire S1_up3_carry__1_n_6;
  wire S1_up3_carry__1_n_7;
  wire S1_up3_carry__2_i_1_n_0;
  wire S1_up3_carry__2_i_2_n_0;
  wire S1_up3_carry__2_i_3_n_0;
  wire S1_up3_carry__2_i_4_n_0;
  wire S1_up3_carry__2_n_0;
  wire S1_up3_carry__2_n_1;
  wire S1_up3_carry__2_n_2;
  wire S1_up3_carry__2_n_3;
  wire S1_up3_carry__2_n_4;
  wire S1_up3_carry__2_n_5;
  wire S1_up3_carry__2_n_6;
  wire S1_up3_carry__2_n_7;
  wire S1_up3_carry__3_i_1_n_0;
  wire S1_up3_carry__3_i_2_n_0;
  wire S1_up3_carry__3_i_3_n_0;
  wire S1_up3_carry__3_i_4_n_0;
  wire S1_up3_carry__3_n_0;
  wire S1_up3_carry__3_n_1;
  wire S1_up3_carry__3_n_2;
  wire S1_up3_carry__3_n_3;
  wire S1_up3_carry__3_n_4;
  wire S1_up3_carry__3_n_5;
  wire S1_up3_carry__3_n_6;
  wire S1_up3_carry__3_n_7;
  wire S1_up3_carry__4_i_1_n_0;
  wire S1_up3_carry__4_i_2_n_0;
  wire S1_up3_carry__4_i_3_n_0;
  wire S1_up3_carry__4_i_4_n_0;
  wire S1_up3_carry__4_n_0;
  wire S1_up3_carry__4_n_1;
  wire S1_up3_carry__4_n_2;
  wire S1_up3_carry__4_n_3;
  wire S1_up3_carry__4_n_4;
  wire S1_up3_carry__4_n_5;
  wire S1_up3_carry__4_n_6;
  wire S1_up3_carry__4_n_7;
  wire S1_up3_carry__5_i_1_n_0;
  wire S1_up3_carry__5_i_2_n_0;
  wire S1_up3_carry__5_n_3;
  wire S1_up3_carry__5_n_6;
  wire S1_up3_carry__5_n_7;
  wire S1_up3_carry_i_1_n_0;
  wire S1_up3_carry_i_2_n_0;
  wire S1_up3_carry_i_3_n_0;
  wire S1_up3_carry_i_4_n_0;
  wire S1_up3_carry_n_0;
  wire S1_up3_carry_n_1;
  wire S1_up3_carry_n_2;
  wire S1_up3_carry_n_3;
  wire \S1_up_delay1_reg_n_0_[0] ;
  wire \S1_up_delay1_reg_n_0_[10] ;
  wire \S1_up_delay1_reg_n_0_[11] ;
  wire \S1_up_delay1_reg_n_0_[12] ;
  wire \S1_up_delay1_reg_n_0_[13] ;
  wire \S1_up_delay1_reg_n_0_[14] ;
  wire \S1_up_delay1_reg_n_0_[15] ;
  wire \S1_up_delay1_reg_n_0_[16] ;
  wire \S1_up_delay1_reg_n_0_[17] ;
  wire \S1_up_delay1_reg_n_0_[18] ;
  wire \S1_up_delay1_reg_n_0_[19] ;
  wire \S1_up_delay1_reg_n_0_[1] ;
  wire \S1_up_delay1_reg_n_0_[20] ;
  wire \S1_up_delay1_reg_n_0_[21] ;
  wire \S1_up_delay1_reg_n_0_[22] ;
  wire \S1_up_delay1_reg_n_0_[23] ;
  wire \S1_up_delay1_reg_n_0_[25] ;
  wire \S1_up_delay1_reg_n_0_[2] ;
  wire \S1_up_delay1_reg_n_0_[3] ;
  wire \S1_up_delay1_reg_n_0_[4] ;
  wire \S1_up_delay1_reg_n_0_[5] ;
  wire \S1_up_delay1_reg_n_0_[6] ;
  wire \S1_up_delay1_reg_n_0_[7] ;
  wire \S1_up_delay1_reg_n_0_[8] ;
  wire \S1_up_delay1_reg_n_0_[9] ;
  wire \S1_up_delay2_reg_n_0_[0] ;
  wire \S1_up_delay2_reg_n_0_[10] ;
  wire \S1_up_delay2_reg_n_0_[11] ;
  wire \S1_up_delay2_reg_n_0_[12] ;
  wire \S1_up_delay2_reg_n_0_[13] ;
  wire \S1_up_delay2_reg_n_0_[14] ;
  wire \S1_up_delay2_reg_n_0_[15] ;
  wire \S1_up_delay2_reg_n_0_[16] ;
  wire \S1_up_delay2_reg_n_0_[17] ;
  wire \S1_up_delay2_reg_n_0_[18] ;
  wire \S1_up_delay2_reg_n_0_[19] ;
  wire \S1_up_delay2_reg_n_0_[1] ;
  wire \S1_up_delay2_reg_n_0_[20] ;
  wire \S1_up_delay2_reg_n_0_[21] ;
  wire \S1_up_delay2_reg_n_0_[22] ;
  wire \S1_up_delay2_reg_n_0_[23] ;
  wire \S1_up_delay2_reg_n_0_[24] ;
  wire \S1_up_delay2_reg_n_0_[25] ;
  wire \S1_up_delay2_reg_n_0_[2] ;
  wire \S1_up_delay2_reg_n_0_[3] ;
  wire \S1_up_delay2_reg_n_0_[4] ;
  wire \S1_up_delay2_reg_n_0_[5] ;
  wire \S1_up_delay2_reg_n_0_[6] ;
  wire \S1_up_delay2_reg_n_0_[7] ;
  wire \S1_up_delay2_reg_n_0_[8] ;
  wire \S1_up_delay2_reg_n_0_[9] ;
  wire \S1_up_delay3_reg_n_0_[10] ;
  wire \S1_up_delay3_reg_n_0_[11] ;
  wire \S1_up_delay3_reg_n_0_[12] ;
  wire \S1_up_delay3_reg_n_0_[13] ;
  wire \S1_up_delay3_reg_n_0_[14] ;
  wire \S1_up_delay3_reg_n_0_[15] ;
  wire \S1_up_delay3_reg_n_0_[16] ;
  wire \S1_up_delay3_reg_n_0_[17] ;
  wire \S1_up_delay3_reg_n_0_[18] ;
  wire \S1_up_delay3_reg_n_0_[19] ;
  wire \S1_up_delay3_reg_n_0_[20] ;
  wire \S1_up_delay3_reg_n_0_[21] ;
  wire \S1_up_delay3_reg_n_0_[22] ;
  wire \S1_up_delay3_reg_n_0_[23] ;
  wire \S1_up_delay3_reg_n_0_[24] ;
  wire \S1_up_delay3_reg_n_0_[25] ;
  wire \S1_up_delay3_reg_n_0_[4] ;
  wire \S1_up_delay3_reg_n_0_[5] ;
  wire \S1_up_delay3_reg_n_0_[6] ;
  wire \S1_up_delay3_reg_n_0_[7] ;
  wire \S1_up_delay3_reg_n_0_[8] ;
  wire \S1_up_delay3_reg_n_0_[9] ;
  wire \S2_delay1[15]_i_10_n_0 ;
  wire \S2_delay1[15]_i_11_n_0 ;
  wire \S2_delay1[15]_i_13_n_0 ;
  wire \S2_delay1[15]_i_14_n_0 ;
  wire \S2_delay1[15]_i_15_n_0 ;
  wire \S2_delay1[15]_i_16_n_0 ;
  wire \S2_delay1[15]_i_17_n_0 ;
  wire \S2_delay1[15]_i_18_n_0 ;
  wire \S2_delay1[15]_i_19_n_0 ;
  wire \S2_delay1[15]_i_20_n_0 ;
  wire \S2_delay1[15]_i_3_n_0 ;
  wire \S2_delay1[15]_i_4_n_0 ;
  wire \S2_delay1[15]_i_5_n_0 ;
  wire \S2_delay1[15]_i_6_n_0 ;
  wire \S2_delay1[15]_i_8_n_0 ;
  wire \S2_delay1[15]_i_9_n_0 ;
  wire \S2_delay1[19]_i_2_n_0 ;
  wire \S2_delay1[19]_i_3_n_0 ;
  wire \S2_delay1[19]_i_4_n_0 ;
  wire \S2_delay1[19]_i_5_n_0 ;
  wire \S2_delay1[23]_i_2_n_0 ;
  wire \S2_delay1[23]_i_3_n_0 ;
  wire \S2_delay1[23]_i_4_n_0 ;
  wire \S2_delay1[23]_i_5_n_0 ;
  wire \S2_delay1[26]_i_2_n_0 ;
  wire \S2_delay1[26]_i_3__0_n_0 ;
  wire \S2_delay1[26]_i_4_n_0 ;
  wire \S2_delay1_reg[15]_i_12_n_0 ;
  wire \S2_delay1_reg[15]_i_12_n_1 ;
  wire \S2_delay1_reg[15]_i_12_n_2 ;
  wire \S2_delay1_reg[15]_i_12_n_3 ;
  wire \S2_delay1_reg[15]_i_1_n_0 ;
  wire \S2_delay1_reg[15]_i_1_n_1 ;
  wire \S2_delay1_reg[15]_i_1_n_2 ;
  wire \S2_delay1_reg[15]_i_1_n_3 ;
  wire \S2_delay1_reg[15]_i_1_n_4 ;
  wire \S2_delay1_reg[15]_i_1_n_5 ;
  wire \S2_delay1_reg[15]_i_1_n_6 ;
  wire \S2_delay1_reg[15]_i_2_n_0 ;
  wire \S2_delay1_reg[15]_i_2_n_1 ;
  wire \S2_delay1_reg[15]_i_2_n_2 ;
  wire \S2_delay1_reg[15]_i_2_n_3 ;
  wire \S2_delay1_reg[15]_i_7_n_0 ;
  wire \S2_delay1_reg[15]_i_7_n_1 ;
  wire \S2_delay1_reg[15]_i_7_n_2 ;
  wire \S2_delay1_reg[15]_i_7_n_3 ;
  wire \S2_delay1_reg[19]_i_1_n_0 ;
  wire \S2_delay1_reg[19]_i_1_n_1 ;
  wire \S2_delay1_reg[19]_i_1_n_2 ;
  wire \S2_delay1_reg[19]_i_1_n_3 ;
  wire \S2_delay1_reg[19]_i_1_n_4 ;
  wire \S2_delay1_reg[19]_i_1_n_5 ;
  wire \S2_delay1_reg[19]_i_1_n_6 ;
  wire \S2_delay1_reg[19]_i_1_n_7 ;
  wire \S2_delay1_reg[23]_i_1_n_0 ;
  wire \S2_delay1_reg[23]_i_1_n_1 ;
  wire \S2_delay1_reg[23]_i_1_n_2 ;
  wire \S2_delay1_reg[23]_i_1_n_3 ;
  wire \S2_delay1_reg[23]_i_1_n_4 ;
  wire \S2_delay1_reg[23]_i_1_n_5 ;
  wire \S2_delay1_reg[23]_i_1_n_6 ;
  wire \S2_delay1_reg[23]_i_1_n_7 ;
  wire \S2_delay1_reg[26]_i_1_n_2 ;
  wire \S2_delay1_reg[26]_i_1_n_3 ;
  wire \S2_delay1_reg[26]_i_1_n_5 ;
  wire \S2_delay1_reg[26]_i_1_n_6 ;
  wire \S2_delay1_reg[26]_i_1_n_7 ;
  wire \S2_delay1_reg_n_0_[13] ;
  wire \S2_delay1_reg_n_0_[26] ;
  wire [25:14]S2_delay2;
  wire \S2_delay2[15]_i_10_n_0 ;
  wire \S2_delay2[15]_i_11_n_0 ;
  wire \S2_delay2[15]_i_13_n_0 ;
  wire \S2_delay2[15]_i_14_n_0 ;
  wire \S2_delay2[15]_i_15_n_0 ;
  wire \S2_delay2[15]_i_16_n_0 ;
  wire \S2_delay2[15]_i_17_n_0 ;
  wire \S2_delay2[15]_i_18_n_0 ;
  wire \S2_delay2[15]_i_19_n_0 ;
  wire \S2_delay2[15]_i_20_n_0 ;
  wire \S2_delay2[15]_i_3_n_0 ;
  wire \S2_delay2[15]_i_4_n_0 ;
  wire \S2_delay2[15]_i_5_n_0 ;
  wire \S2_delay2[15]_i_6_n_0 ;
  wire \S2_delay2[15]_i_8_n_0 ;
  wire \S2_delay2[15]_i_9_n_0 ;
  wire \S2_delay2[19]_i_2_n_0 ;
  wire \S2_delay2[19]_i_3_n_0 ;
  wire \S2_delay2[19]_i_4_n_0 ;
  wire \S2_delay2[19]_i_5_n_0 ;
  wire \S2_delay2[23]_i_2_n_0 ;
  wire \S2_delay2[23]_i_3_n_0 ;
  wire \S2_delay2[23]_i_4_n_0 ;
  wire \S2_delay2[23]_i_5_n_0 ;
  wire \S2_delay2[26]_i_2_n_0 ;
  wire \S2_delay2[26]_i_3__0_n_0 ;
  wire \S2_delay2[26]_i_4_n_0 ;
  wire \S2_delay2_reg[15]_i_12_n_0 ;
  wire \S2_delay2_reg[15]_i_12_n_1 ;
  wire \S2_delay2_reg[15]_i_12_n_2 ;
  wire \S2_delay2_reg[15]_i_12_n_3 ;
  wire \S2_delay2_reg[15]_i_1_n_0 ;
  wire \S2_delay2_reg[15]_i_1_n_1 ;
  wire \S2_delay2_reg[15]_i_1_n_2 ;
  wire \S2_delay2_reg[15]_i_1_n_3 ;
  wire \S2_delay2_reg[15]_i_1_n_4 ;
  wire \S2_delay2_reg[15]_i_1_n_5 ;
  wire \S2_delay2_reg[15]_i_1_n_6 ;
  wire \S2_delay2_reg[15]_i_2_n_0 ;
  wire \S2_delay2_reg[15]_i_2_n_1 ;
  wire \S2_delay2_reg[15]_i_2_n_2 ;
  wire \S2_delay2_reg[15]_i_2_n_3 ;
  wire \S2_delay2_reg[15]_i_7_n_0 ;
  wire \S2_delay2_reg[15]_i_7_n_1 ;
  wire \S2_delay2_reg[15]_i_7_n_2 ;
  wire \S2_delay2_reg[15]_i_7_n_3 ;
  wire \S2_delay2_reg[19]_i_1_n_0 ;
  wire \S2_delay2_reg[19]_i_1_n_1 ;
  wire \S2_delay2_reg[19]_i_1_n_2 ;
  wire \S2_delay2_reg[19]_i_1_n_3 ;
  wire \S2_delay2_reg[19]_i_1_n_4 ;
  wire \S2_delay2_reg[19]_i_1_n_5 ;
  wire \S2_delay2_reg[19]_i_1_n_6 ;
  wire \S2_delay2_reg[19]_i_1_n_7 ;
  wire \S2_delay2_reg[23]_i_1_n_0 ;
  wire \S2_delay2_reg[23]_i_1_n_1 ;
  wire \S2_delay2_reg[23]_i_1_n_2 ;
  wire \S2_delay2_reg[23]_i_1_n_3 ;
  wire \S2_delay2_reg[23]_i_1_n_4 ;
  wire \S2_delay2_reg[23]_i_1_n_5 ;
  wire \S2_delay2_reg[23]_i_1_n_6 ;
  wire \S2_delay2_reg[23]_i_1_n_7 ;
  wire \S2_delay2_reg[26]_i_1_n_2 ;
  wire \S2_delay2_reg[26]_i_1_n_3 ;
  wire \S2_delay2_reg[26]_i_1_n_5 ;
  wire \S2_delay2_reg[26]_i_1_n_6 ;
  wire \S2_delay2_reg[26]_i_1_n_7 ;
  wire \S2_delay2_reg_n_0_[13] ;
  wire \S2_delay2_reg_n_0_[26] ;
  wire [25:14]S2_delay3;
  wire \S2_delay3[15]_i_10_n_0 ;
  wire \S2_delay3[15]_i_3_n_0 ;
  wire \S2_delay3[15]_i_4_n_0 ;
  wire \S2_delay3[15]_i_6_n_0 ;
  wire \S2_delay3[15]_i_7_n_0 ;
  wire \S2_delay3[15]_i_8_n_0 ;
  wire \S2_delay3[15]_i_9_n_0 ;
  wire \S2_delay3[19]_i_2_n_0 ;
  wire \S2_delay3[19]_i_3_n_0 ;
  wire \S2_delay3[23]_i_2_n_0 ;
  wire \S2_delay3[23]_i_3_n_0 ;
  wire \S2_delay3[23]_i_4_n_0 ;
  wire \S2_delay3[26]_i_2_n_0 ;
  wire \S2_delay3[26]_i_3__0_n_0 ;
  wire \S2_delay3[26]_i_4_n_0 ;
  wire \S2_delay3_reg[15]_i_1_n_0 ;
  wire \S2_delay3_reg[15]_i_1_n_1 ;
  wire \S2_delay3_reg[15]_i_1_n_2 ;
  wire \S2_delay3_reg[15]_i_1_n_3 ;
  wire \S2_delay3_reg[15]_i_1_n_4 ;
  wire \S2_delay3_reg[15]_i_1_n_5 ;
  wire \S2_delay3_reg[15]_i_1_n_6 ;
  wire \S2_delay3_reg[15]_i_2_n_0 ;
  wire \S2_delay3_reg[15]_i_2_n_1 ;
  wire \S2_delay3_reg[15]_i_2_n_2 ;
  wire \S2_delay3_reg[15]_i_2_n_3 ;
  wire \S2_delay3_reg[15]_i_5_n_0 ;
  wire \S2_delay3_reg[15]_i_5_n_1 ;
  wire \S2_delay3_reg[15]_i_5_n_2 ;
  wire \S2_delay3_reg[15]_i_5_n_3 ;
  wire \S2_delay3_reg[19]_i_1_n_0 ;
  wire \S2_delay3_reg[19]_i_1_n_1 ;
  wire \S2_delay3_reg[19]_i_1_n_2 ;
  wire \S2_delay3_reg[19]_i_1_n_3 ;
  wire \S2_delay3_reg[19]_i_1_n_4 ;
  wire \S2_delay3_reg[19]_i_1_n_5 ;
  wire \S2_delay3_reg[19]_i_1_n_6 ;
  wire \S2_delay3_reg[19]_i_1_n_7 ;
  wire \S2_delay3_reg[23]_i_1_n_0 ;
  wire \S2_delay3_reg[23]_i_1_n_1 ;
  wire \S2_delay3_reg[23]_i_1_n_2 ;
  wire \S2_delay3_reg[23]_i_1_n_3 ;
  wire \S2_delay3_reg[23]_i_1_n_4 ;
  wire \S2_delay3_reg[23]_i_1_n_5 ;
  wire \S2_delay3_reg[23]_i_1_n_6 ;
  wire \S2_delay3_reg[23]_i_1_n_7 ;
  wire \S2_delay3_reg[26]_i_1_n_2 ;
  wire \S2_delay3_reg[26]_i_1_n_3 ;
  wire \S2_delay3_reg[26]_i_1_n_5 ;
  wire \S2_delay3_reg[26]_i_1_n_6 ;
  wire \S2_delay3_reg[26]_i_1_n_7 ;
  wire \S2_delay3_reg_n_0_[13] ;
  wire \S2_delay3_reg_n_0_[26] ;
  wire \cast_delay1[0]_i_1__0_n_0 ;
  wire \cast_delay1[0]_i_2_n_0 ;
  wire \cast_delay1[1]_i_1__0_n_0 ;
  wire \cast_delay1[1]_i_2_n_0 ;
  wire \cast_delay1[1]_i_3_n_0 ;
  wire \cast_delay1[2]_i_1__0_n_0 ;
  wire \cast_delay1[2]_i_2_n_0 ;
  wire \cast_delay1[3]_i_1__0_n_0 ;
  wire \cast_delay1[3]_i_2__0_n_0 ;
  wire \cast_delay1[3]_i_3_n_0 ;
  wire \cast_delay1[4]_i_1__0_n_0 ;
  wire \cast_delay1[4]_i_2__0_n_0 ;
  wire \cast_delay1[4]_i_3_n_0 ;
  wire \cast_delay1[5]_i_1__0_n_0 ;
  wire \cast_delay1[6]_i_1__0_n_0 ;
  wire \cast_delay1[7]_i_1__0_n_0 ;
  wire \cast_delay1[7]_i_2__0_n_0 ;
  wire \cast_delay1[7]_i_3__0_n_0 ;
  wire \cast_delay1_reg_n_0_[0] ;
  wire \cast_delay1_reg_n_0_[1] ;
  wire \cast_delay1_reg_n_0_[2] ;
  wire \cast_delay1_reg_n_0_[3] ;
  wire \cast_delay1_reg_n_0_[4] ;
  wire \cast_delay1_reg_n_0_[5] ;
  wire \cast_delay1_reg_n_0_[6] ;
  wire \cast_delay1_reg_n_0_[7] ;
  wire \cast_delay2[0]_i_1__0_n_0 ;
  wire \cast_delay2[0]_i_2_n_0 ;
  wire \cast_delay2[1]_i_1__0_n_0 ;
  wire \cast_delay2[1]_i_2_n_0 ;
  wire \cast_delay2[1]_i_3_n_0 ;
  wire \cast_delay2[2]_i_1__0_n_0 ;
  wire \cast_delay2[2]_i_2_n_0 ;
  wire \cast_delay2[3]_i_1__0_n_0 ;
  wire \cast_delay2[3]_i_2__0_n_0 ;
  wire \cast_delay2[3]_i_3_n_0 ;
  wire \cast_delay2[4]_i_1__0_n_0 ;
  wire \cast_delay2[4]_i_2__0_n_0 ;
  wire \cast_delay2[4]_i_3_n_0 ;
  wire \cast_delay2[5]_i_1__0_n_0 ;
  wire \cast_delay2[6]_i_1__0_n_0 ;
  wire \cast_delay2[7]_i_1__0_n_0 ;
  wire \cast_delay2[7]_i_2__0_n_0 ;
  wire \cast_delay2[7]_i_3__0_n_0 ;
  wire \cast_delay2_reg_n_0_[0] ;
  wire \cast_delay2_reg_n_0_[1] ;
  wire \cast_delay2_reg_n_0_[2] ;
  wire \cast_delay2_reg_n_0_[3] ;
  wire \cast_delay2_reg_n_0_[4] ;
  wire \cast_delay2_reg_n_0_[5] ;
  wire \cast_delay2_reg_n_0_[6] ;
  wire \cast_delay2_reg_n_0_[7] ;
  wire \cast_delay3[0]_i_1__0_n_0 ;
  wire \cast_delay3[0]_i_2_n_0 ;
  wire \cast_delay3[1]_i_1__0_n_0 ;
  wire \cast_delay3[1]_i_2_n_0 ;
  wire \cast_delay3[1]_i_3_n_0 ;
  wire \cast_delay3[2]_i_1__0_n_0 ;
  wire \cast_delay3[2]_i_2_n_0 ;
  wire \cast_delay3[3]_i_1__0_n_0 ;
  wire \cast_delay3[3]_i_2__0_n_0 ;
  wire \cast_delay3[3]_i_3_n_0 ;
  wire \cast_delay3[4]_i_1__0_n_0 ;
  wire \cast_delay3[4]_i_2__0_n_0 ;
  wire \cast_delay3[4]_i_3_n_0 ;
  wire \cast_delay3[5]_i_1__0_n_0 ;
  wire \cast_delay3[6]_i_1__0_n_0 ;
  wire \cast_delay3[7]_i_1__0_n_0 ;
  wire \cast_delay3[7]_i_2__0_n_0 ;
  wire \cast_delay3[7]_i_3__0_n_0 ;
  wire \cast_delay3_reg_n_0_[0] ;
  wire \cast_delay3_reg_n_0_[1] ;
  wire \cast_delay3_reg_n_0_[2] ;
  wire \cast_delay3_reg_n_0_[3] ;
  wire \cast_delay3_reg_n_0_[4] ;
  wire \cast_delay3_reg_n_0_[5] ;
  wire \cast_delay3_reg_n_0_[6] ;
  wire \cast_delay3_reg_n_0_[7] ;
  wire ctrlOut_valid;
  wire gain_mul_temp_1_n_100;
  wire gain_mul_temp_1_n_101;
  wire gain_mul_temp_1_n_102;
  wire gain_mul_temp_1_n_103;
  wire gain_mul_temp_1_n_104;
  wire gain_mul_temp_1_n_105;
  wire gain_mul_temp_1_n_81;
  wire gain_mul_temp_1_n_82;
  wire gain_mul_temp_1_n_83;
  wire gain_mul_temp_1_n_84;
  wire gain_mul_temp_1_n_85;
  wire gain_mul_temp_1_n_86;
  wire gain_mul_temp_1_n_87;
  wire gain_mul_temp_1_n_88;
  wire gain_mul_temp_1_n_89;
  wire gain_mul_temp_1_n_90;
  wire gain_mul_temp_1_n_91;
  wire gain_mul_temp_1_n_92;
  wire gain_mul_temp_1_n_93;
  wire gain_mul_temp_1_n_94;
  wire gain_mul_temp_1_n_95;
  wire gain_mul_temp_1_n_96;
  wire gain_mul_temp_1_n_97;
  wire gain_mul_temp_1_n_98;
  wire gain_mul_temp_1_n_99;
  wire gain_mul_temp_2_n_100;
  wire gain_mul_temp_2_n_101;
  wire gain_mul_temp_2_n_102;
  wire gain_mul_temp_2_n_103;
  wire gain_mul_temp_2_n_104;
  wire gain_mul_temp_2_n_105;
  wire gain_mul_temp_2_n_83;
  wire gain_mul_temp_2_n_84;
  wire gain_mul_temp_2_n_85;
  wire gain_mul_temp_2_n_86;
  wire gain_mul_temp_2_n_87;
  wire gain_mul_temp_2_n_88;
  wire gain_mul_temp_2_n_89;
  wire gain_mul_temp_2_n_90;
  wire gain_mul_temp_2_n_91;
  wire gain_mul_temp_2_n_92;
  wire gain_mul_temp_2_n_93;
  wire gain_mul_temp_2_n_94;
  wire gain_mul_temp_2_n_95;
  wire gain_mul_temp_2_n_96;
  wire gain_mul_temp_2_n_97;
  wire gain_mul_temp_2_n_98;
  wire gain_mul_temp_2_n_99;
  wire gain_mul_temp_3_n_100;
  wire gain_mul_temp_3_n_101;
  wire gain_mul_temp_3_n_102;
  wire gain_mul_temp_3_n_103;
  wire gain_mul_temp_3_n_104;
  wire gain_mul_temp_3_n_105;
  wire gain_mul_temp_3_n_82;
  wire gain_mul_temp_3_n_83;
  wire gain_mul_temp_3_n_84;
  wire gain_mul_temp_3_n_85;
  wire gain_mul_temp_3_n_86;
  wire gain_mul_temp_3_n_87;
  wire gain_mul_temp_3_n_88;
  wire gain_mul_temp_3_n_89;
  wire gain_mul_temp_3_n_90;
  wire gain_mul_temp_3_n_91;
  wire gain_mul_temp_3_n_92;
  wire gain_mul_temp_3_n_93;
  wire gain_mul_temp_3_n_94;
  wire gain_mul_temp_3_n_95;
  wire gain_mul_temp_3_n_96;
  wire gain_mul_temp_3_n_97;
  wire gain_mul_temp_3_n_98;
  wire gain_mul_temp_3_n_99;
  wire gain_mul_temp_4_n_100;
  wire gain_mul_temp_4_n_101;
  wire gain_mul_temp_4_n_102;
  wire gain_mul_temp_4_n_103;
  wire gain_mul_temp_4_n_104;
  wire gain_mul_temp_4_n_105;
  wire gain_mul_temp_4_n_80;
  wire gain_mul_temp_4_n_81;
  wire gain_mul_temp_4_n_82;
  wire gain_mul_temp_4_n_83;
  wire gain_mul_temp_4_n_84;
  wire gain_mul_temp_4_n_85;
  wire gain_mul_temp_4_n_86;
  wire gain_mul_temp_4_n_87;
  wire gain_mul_temp_4_n_88;
  wire gain_mul_temp_4_n_89;
  wire gain_mul_temp_4_n_90;
  wire gain_mul_temp_4_n_91;
  wire gain_mul_temp_4_n_92;
  wire gain_mul_temp_4_n_93;
  wire gain_mul_temp_4_n_94;
  wire gain_mul_temp_4_n_95;
  wire gain_mul_temp_4_n_96;
  wire gain_mul_temp_4_n_97;
  wire gain_mul_temp_4_n_98;
  wire gain_mul_temp_4_n_99;
  wire gain_mul_temp_n_100;
  wire gain_mul_temp_n_101;
  wire gain_mul_temp_n_102;
  wire gain_mul_temp_n_103;
  wire gain_mul_temp_n_104;
  wire gain_mul_temp_n_105;
  wire gain_mul_temp_n_81;
  wire gain_mul_temp_n_82;
  wire gain_mul_temp_n_83;
  wire gain_mul_temp_n_84;
  wire gain_mul_temp_n_85;
  wire gain_mul_temp_n_86;
  wire gain_mul_temp_n_87;
  wire gain_mul_temp_n_88;
  wire gain_mul_temp_n_89;
  wire gain_mul_temp_n_90;
  wire gain_mul_temp_n_91;
  wire gain_mul_temp_n_92;
  wire gain_mul_temp_n_93;
  wire gain_mul_temp_n_94;
  wire gain_mul_temp_n_95;
  wire gain_mul_temp_n_96;
  wire gain_mul_temp_n_97;
  wire gain_mul_temp_n_98;
  wire gain_mul_temp_n_99;
  wire \hEnd_reg_reg[5]_srl17_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter1_u_ycbcr2rgbNet_inst_u_ycbcr2rgbCore_inst_hEnd_reg_reg_c_11_n_0 ;
  wire \hEnd_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter1_u_ycbcr2rgbNet_inst_u_ycbcr2rgbCore_inst_hEnd_reg_reg_c_12_n_0 ;
  wire hEnd_reg_reg_c_0;
  wire hEnd_reg_reg_c_10_n_0;
  wire hEnd_reg_reg_c_11_n_0;
  wire hEnd_reg_reg_c_12_n_0;
  wire hEnd_reg_reg_c_7_n_0;
  wire hEnd_reg_reg_c_8_n_0;
  wire hEnd_reg_reg_c_9_n_0;
  wire hEnd_reg_reg_c_n_0;
  wire hEnd_reg_reg_gate_n_0;
  wire \intdelay_reg_reg[4]_srl7_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4_n_0 ;
  wire \intdelay_reg_reg[5]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5_n_0 ;
  wire \intdelay_reg_reg[6]_0 ;
  wire intdelay_reg_reg_gate_n_0;
  wire \intdelay_reg_reg_n_0_[6] ;
  wire [7:0]\multiInDelay11_reg_reg[0][7]_0 ;
  wire \multiInDelay11_reg_reg_n_0_[0][0] ;
  wire \multiInDelay11_reg_reg_n_0_[0][1] ;
  wire \multiInDelay11_reg_reg_n_0_[0][2] ;
  wire \multiInDelay11_reg_reg_n_0_[0][3] ;
  wire \multiInDelay11_reg_reg_n_0_[0][4] ;
  wire \multiInDelay11_reg_reg_n_0_[0][5] ;
  wire \multiInDelay11_reg_reg_n_0_[0][6] ;
  wire \multiInDelay11_reg_reg_n_0_[0][7] ;
  wire \multiInDelay11_reg_reg_n_0_[1][0] ;
  wire \multiInDelay11_reg_reg_n_0_[1][1] ;
  wire \multiInDelay11_reg_reg_n_0_[1][2] ;
  wire \multiInDelay11_reg_reg_n_0_[1][3] ;
  wire \multiInDelay11_reg_reg_n_0_[1][4] ;
  wire \multiInDelay11_reg_reg_n_0_[1][5] ;
  wire \multiInDelay11_reg_reg_n_0_[1][6] ;
  wire \multiInDelay11_reg_reg_n_0_[1][7] ;
  wire \multiInDelay13_reg_reg_n_0_[0][0] ;
  wire \multiInDelay13_reg_reg_n_0_[0][1] ;
  wire \multiInDelay13_reg_reg_n_0_[0][2] ;
  wire \multiInDelay13_reg_reg_n_0_[0][3] ;
  wire \multiInDelay13_reg_reg_n_0_[0][4] ;
  wire \multiInDelay13_reg_reg_n_0_[0][5] ;
  wire \multiInDelay13_reg_reg_n_0_[0][6] ;
  wire \multiInDelay13_reg_reg_n_0_[0][7] ;
  wire \multiInDelay13_reg_reg_n_0_[1][0] ;
  wire \multiInDelay13_reg_reg_n_0_[1][1] ;
  wire \multiInDelay13_reg_reg_n_0_[1][2] ;
  wire \multiInDelay13_reg_reg_n_0_[1][3] ;
  wire \multiInDelay13_reg_reg_n_0_[1][4] ;
  wire \multiInDelay13_reg_reg_n_0_[1][5] ;
  wire \multiInDelay13_reg_reg_n_0_[1][6] ;
  wire \multiInDelay13_reg_reg_n_0_[1][7] ;
  wire [7:0]\multiInDelay22_reg_reg[0][7]_0 ;
  wire [7:0]\multiInDelay22_reg_reg[0]_57 ;
  wire [7:0]\multiInDelay22_reg_reg[1]_58 ;
  wire \multiOutDelay11_reg[1][0]_i_1__0_n_0 ;
  wire \multiOutDelay11_reg[1][10]_i_1__0_n_0 ;
  wire \multiOutDelay11_reg[1][11]_i_1__0_n_0 ;
  wire \multiOutDelay11_reg[1][12]_i_1__0_n_0 ;
  wire \multiOutDelay11_reg[1][13]_i_1__0_n_0 ;
  wire \multiOutDelay11_reg[1][14]_i_1__0_n_0 ;
  wire \multiOutDelay11_reg[1][15]_i_1__0_n_0 ;
  wire \multiOutDelay11_reg[1][16]_i_1__0_n_0 ;
  wire \multiOutDelay11_reg[1][17]_i_1__0_n_0 ;
  wire \multiOutDelay11_reg[1][18]_i_1__0_n_0 ;
  wire \multiOutDelay11_reg[1][19]_i_1__0_n_0 ;
  wire \multiOutDelay11_reg[1][1]_i_1__0_n_0 ;
  wire \multiOutDelay11_reg[1][20]_i_1__0_n_0 ;
  wire \multiOutDelay11_reg[1][21]_i_1__0_n_0 ;
  wire \multiOutDelay11_reg[1][22]_i_1__0_n_0 ;
  wire \multiOutDelay11_reg[1][23]_i_1__0_n_0 ;
  wire \multiOutDelay11_reg[1][24]_i_1__0_n_0 ;
  wire \multiOutDelay11_reg[1][2]_i_1__0_n_0 ;
  wire \multiOutDelay11_reg[1][3]_i_1__0_n_0 ;
  wire \multiOutDelay11_reg[1][4]_i_1__0_n_0 ;
  wire \multiOutDelay11_reg[1][5]_i_1__0_n_0 ;
  wire \multiOutDelay11_reg[1][6]_i_1__0_n_0 ;
  wire \multiOutDelay11_reg[1][7]_i_1__0_n_0 ;
  wire \multiOutDelay11_reg[1][8]_i_1__0_n_0 ;
  wire \multiOutDelay11_reg[1][9]_i_1__0_n_0 ;
  wire \multiOutDelay11_reg_reg[1][0]_0 ;
  wire \multiOutDelay11_reg_reg_n_0_[1][0] ;
  wire \multiOutDelay11_reg_reg_n_0_[1][10] ;
  wire \multiOutDelay11_reg_reg_n_0_[1][11] ;
  wire \multiOutDelay11_reg_reg_n_0_[1][12] ;
  wire \multiOutDelay11_reg_reg_n_0_[1][13] ;
  wire \multiOutDelay11_reg_reg_n_0_[1][14] ;
  wire \multiOutDelay11_reg_reg_n_0_[1][15] ;
  wire \multiOutDelay11_reg_reg_n_0_[1][16] ;
  wire \multiOutDelay11_reg_reg_n_0_[1][17] ;
  wire \multiOutDelay11_reg_reg_n_0_[1][18] ;
  wire \multiOutDelay11_reg_reg_n_0_[1][19] ;
  wire \multiOutDelay11_reg_reg_n_0_[1][1] ;
  wire \multiOutDelay11_reg_reg_n_0_[1][20] ;
  wire \multiOutDelay11_reg_reg_n_0_[1][21] ;
  wire \multiOutDelay11_reg_reg_n_0_[1][22] ;
  wire \multiOutDelay11_reg_reg_n_0_[1][23] ;
  wire \multiOutDelay11_reg_reg_n_0_[1][24] ;
  wire \multiOutDelay11_reg_reg_n_0_[1][2] ;
  wire \multiOutDelay11_reg_reg_n_0_[1][3] ;
  wire \multiOutDelay11_reg_reg_n_0_[1][4] ;
  wire \multiOutDelay11_reg_reg_n_0_[1][5] ;
  wire \multiOutDelay11_reg_reg_n_0_[1][6] ;
  wire \multiOutDelay11_reg_reg_n_0_[1][7] ;
  wire \multiOutDelay11_reg_reg_n_0_[1][8] ;
  wire \multiOutDelay11_reg_reg_n_0_[1][9] ;
  wire \multiOutDelay13_reg[1][0]_i_1__0_n_0 ;
  wire \multiOutDelay13_reg[1][10]_i_1__0_n_0 ;
  wire \multiOutDelay13_reg[1][11]_i_1__0_n_0 ;
  wire \multiOutDelay13_reg[1][12]_i_1__0_n_0 ;
  wire \multiOutDelay13_reg[1][13]_i_1__0_n_0 ;
  wire \multiOutDelay13_reg[1][14]_i_1__0_n_0 ;
  wire \multiOutDelay13_reg[1][15]_i_1__0_n_0 ;
  wire \multiOutDelay13_reg[1][16]_i_1__0_n_0 ;
  wire \multiOutDelay13_reg[1][17]_i_1__0_n_0 ;
  wire \multiOutDelay13_reg[1][18]_i_1__0_n_0 ;
  wire \multiOutDelay13_reg[1][19]_i_1__0_n_0 ;
  wire \multiOutDelay13_reg[1][1]_i_1__0_n_0 ;
  wire \multiOutDelay13_reg[1][20]_i_1__0_n_0 ;
  wire \multiOutDelay13_reg[1][21]_i_1__0_n_0 ;
  wire \multiOutDelay13_reg[1][22]_i_1_n_0 ;
  wire \multiOutDelay13_reg[1][23]_i_1_n_0 ;
  wire \multiOutDelay13_reg[1][24]_inv_i_1_n_0 ;
  wire \multiOutDelay13_reg[1][2]_i_1__0_n_0 ;
  wire \multiOutDelay13_reg[1][3]_i_1__0_n_0 ;
  wire \multiOutDelay13_reg[1][4]_i_1__0_n_0 ;
  wire \multiOutDelay13_reg[1][5]_i_1__0_n_0 ;
  wire \multiOutDelay13_reg[1][6]_i_1__0_n_0 ;
  wire \multiOutDelay13_reg[1][7]_i_1__0_n_0 ;
  wire \multiOutDelay13_reg[1][8]_i_1__0_n_0 ;
  wire \multiOutDelay13_reg[1][9]_i_1__0_n_0 ;
  wire \multiOutDelay13_reg_reg[1][0]_0 ;
  wire \multiOutDelay13_reg_reg[1][24]_inv_n_0 ;
  wire \multiOutDelay13_reg_reg_n_0_[1][0] ;
  wire \multiOutDelay13_reg_reg_n_0_[1][10] ;
  wire \multiOutDelay13_reg_reg_n_0_[1][11] ;
  wire \multiOutDelay13_reg_reg_n_0_[1][12] ;
  wire \multiOutDelay13_reg_reg_n_0_[1][13] ;
  wire \multiOutDelay13_reg_reg_n_0_[1][14] ;
  wire \multiOutDelay13_reg_reg_n_0_[1][15] ;
  wire \multiOutDelay13_reg_reg_n_0_[1][16] ;
  wire \multiOutDelay13_reg_reg_n_0_[1][17] ;
  wire \multiOutDelay13_reg_reg_n_0_[1][18] ;
  wire \multiOutDelay13_reg_reg_n_0_[1][19] ;
  wire \multiOutDelay13_reg_reg_n_0_[1][1] ;
  wire \multiOutDelay13_reg_reg_n_0_[1][20] ;
  wire \multiOutDelay13_reg_reg_n_0_[1][21] ;
  wire \multiOutDelay13_reg_reg_n_0_[1][22] ;
  wire \multiOutDelay13_reg_reg_n_0_[1][23] ;
  wire \multiOutDelay13_reg_reg_n_0_[1][2] ;
  wire \multiOutDelay13_reg_reg_n_0_[1][3] ;
  wire \multiOutDelay13_reg_reg_n_0_[1][4] ;
  wire \multiOutDelay13_reg_reg_n_0_[1][5] ;
  wire \multiOutDelay13_reg_reg_n_0_[1][6] ;
  wire \multiOutDelay13_reg_reg_n_0_[1][7] ;
  wire \multiOutDelay13_reg_reg_n_0_[1][8] ;
  wire \multiOutDelay13_reg_reg_n_0_[1][9] ;
  wire \multiOutDelay22_reg[1][0]_i_1__0_n_0 ;
  wire \multiOutDelay22_reg[1][10]_i_1__0_n_0 ;
  wire \multiOutDelay22_reg[1][11]_i_1__0_n_0 ;
  wire \multiOutDelay22_reg[1][12]_i_1__0_n_0 ;
  wire \multiOutDelay22_reg[1][13]_i_1__0_n_0 ;
  wire \multiOutDelay22_reg[1][14]_i_1__0_n_0 ;
  wire \multiOutDelay22_reg[1][15]_i_1__0_n_0 ;
  wire \multiOutDelay22_reg[1][16]_i_1__0_n_0 ;
  wire \multiOutDelay22_reg[1][17]_i_1__0_n_0 ;
  wire \multiOutDelay22_reg[1][18]_i_1__0_n_0 ;
  wire \multiOutDelay22_reg[1][19]_i_1__0_n_0 ;
  wire \multiOutDelay22_reg[1][1]_i_1__0_n_0 ;
  wire \multiOutDelay22_reg[1][20]_i_1__0_n_0 ;
  wire \multiOutDelay22_reg[1][21]_i_1__0_n_0 ;
  wire \multiOutDelay22_reg[1][24]_i_1__0_n_0 ;
  wire \multiOutDelay22_reg[1][2]_i_1__0_n_0 ;
  wire \multiOutDelay22_reg[1][3]_i_1__0_n_0 ;
  wire \multiOutDelay22_reg[1][4]_i_1__0_n_0 ;
  wire \multiOutDelay22_reg[1][5]_i_1__0_n_0 ;
  wire \multiOutDelay22_reg[1][6]_i_1__0_n_0 ;
  wire \multiOutDelay22_reg[1][7]_i_1__0_n_0 ;
  wire \multiOutDelay22_reg[1][8]_i_1__0_n_0 ;
  wire \multiOutDelay22_reg[1][9]_i_1__0_n_0 ;
  wire \multiOutDelay22_reg_reg[1][0]_0 ;
  wire \multiOutDelay22_reg_reg_n_0_[1][0] ;
  wire \multiOutDelay22_reg_reg_n_0_[1][10] ;
  wire \multiOutDelay22_reg_reg_n_0_[1][11] ;
  wire \multiOutDelay22_reg_reg_n_0_[1][12] ;
  wire \multiOutDelay22_reg_reg_n_0_[1][13] ;
  wire \multiOutDelay22_reg_reg_n_0_[1][14] ;
  wire \multiOutDelay22_reg_reg_n_0_[1][15] ;
  wire \multiOutDelay22_reg_reg_n_0_[1][16] ;
  wire \multiOutDelay22_reg_reg_n_0_[1][17] ;
  wire \multiOutDelay22_reg_reg_n_0_[1][18] ;
  wire \multiOutDelay22_reg_reg_n_0_[1][19] ;
  wire \multiOutDelay22_reg_reg_n_0_[1][1] ;
  wire \multiOutDelay22_reg_reg_n_0_[1][20] ;
  wire \multiOutDelay22_reg_reg_n_0_[1][21] ;
  wire \multiOutDelay22_reg_reg_n_0_[1][24] ;
  wire \multiOutDelay22_reg_reg_n_0_[1][2] ;
  wire \multiOutDelay22_reg_reg_n_0_[1][3] ;
  wire \multiOutDelay22_reg_reg_n_0_[1][4] ;
  wire \multiOutDelay22_reg_reg_n_0_[1][5] ;
  wire \multiOutDelay22_reg_reg_n_0_[1][6] ;
  wire \multiOutDelay22_reg_reg_n_0_[1][7] ;
  wire \multiOutDelay22_reg_reg_n_0_[1][8] ;
  wire \multiOutDelay22_reg_reg_n_0_[1][9] ;
  wire \multiOutDelay23_reg[1][0]_i_1__0_n_0 ;
  wire \multiOutDelay23_reg[1][10]_i_1__0_n_0 ;
  wire \multiOutDelay23_reg[1][11]_i_1__0_n_0 ;
  wire \multiOutDelay23_reg[1][12]_i_1__0_n_0 ;
  wire \multiOutDelay23_reg[1][13]_i_1__0_n_0 ;
  wire \multiOutDelay23_reg[1][14]_i_1__0_n_0 ;
  wire \multiOutDelay23_reg[1][15]_i_1__0_n_0 ;
  wire \multiOutDelay23_reg[1][16]_i_1__0_n_0 ;
  wire \multiOutDelay23_reg[1][17]_i_1__0_n_0 ;
  wire \multiOutDelay23_reg[1][18]_i_1__0_n_0 ;
  wire \multiOutDelay23_reg[1][19]_i_1__0_n_0 ;
  wire \multiOutDelay23_reg[1][1]_i_1__0_n_0 ;
  wire \multiOutDelay23_reg[1][20]_i_1__0_n_0 ;
  wire \multiOutDelay23_reg[1][21]_i_1__0_n_0 ;
  wire \multiOutDelay23_reg[1][22]_i_1__0_n_0 ;
  wire \multiOutDelay23_reg[1][24]_i_1__0_n_0 ;
  wire \multiOutDelay23_reg[1][2]_i_1__0_n_0 ;
  wire \multiOutDelay23_reg[1][3]_i_1__0_n_0 ;
  wire \multiOutDelay23_reg[1][4]_i_1__0_n_0 ;
  wire \multiOutDelay23_reg[1][5]_i_1__0_n_0 ;
  wire \multiOutDelay23_reg[1][6]_i_1__0_n_0 ;
  wire \multiOutDelay23_reg[1][7]_i_1__0_n_0 ;
  wire \multiOutDelay23_reg[1][8]_i_1__0_n_0 ;
  wire \multiOutDelay23_reg[1][9]_i_1__0_n_0 ;
  wire \multiOutDelay23_reg_reg[1][0]_0 ;
  wire \multiOutDelay23_reg_reg_n_0_[1][0] ;
  wire \multiOutDelay23_reg_reg_n_0_[1][10] ;
  wire \multiOutDelay23_reg_reg_n_0_[1][11] ;
  wire \multiOutDelay23_reg_reg_n_0_[1][12] ;
  wire \multiOutDelay23_reg_reg_n_0_[1][13] ;
  wire \multiOutDelay23_reg_reg_n_0_[1][14] ;
  wire \multiOutDelay23_reg_reg_n_0_[1][15] ;
  wire \multiOutDelay23_reg_reg_n_0_[1][16] ;
  wire \multiOutDelay23_reg_reg_n_0_[1][17] ;
  wire \multiOutDelay23_reg_reg_n_0_[1][18] ;
  wire \multiOutDelay23_reg_reg_n_0_[1][19] ;
  wire \multiOutDelay23_reg_reg_n_0_[1][1] ;
  wire \multiOutDelay23_reg_reg_n_0_[1][20] ;
  wire \multiOutDelay23_reg_reg_n_0_[1][21] ;
  wire \multiOutDelay23_reg_reg_n_0_[1][22] ;
  wire \multiOutDelay23_reg_reg_n_0_[1][24] ;
  wire \multiOutDelay23_reg_reg_n_0_[1][2] ;
  wire \multiOutDelay23_reg_reg_n_0_[1][3] ;
  wire \multiOutDelay23_reg_reg_n_0_[1][4] ;
  wire \multiOutDelay23_reg_reg_n_0_[1][5] ;
  wire \multiOutDelay23_reg_reg_n_0_[1][6] ;
  wire \multiOutDelay23_reg_reg_n_0_[1][7] ;
  wire \multiOutDelay23_reg_reg_n_0_[1][8] ;
  wire \multiOutDelay23_reg_reg_n_0_[1][9] ;
  wire \multiOutDelay32_reg[1][0]_i_1__0_n_0 ;
  wire \multiOutDelay32_reg[1][10]_i_1__0_n_0 ;
  wire \multiOutDelay32_reg[1][11]_i_1__0_n_0 ;
  wire \multiOutDelay32_reg[1][12]_i_1__0_n_0 ;
  wire \multiOutDelay32_reg[1][13]_i_1__0_n_0 ;
  wire \multiOutDelay32_reg[1][14]_i_1__0_n_0 ;
  wire \multiOutDelay32_reg[1][15]_i_1__0_n_0 ;
  wire \multiOutDelay32_reg[1][16]_i_1__0_n_0 ;
  wire \multiOutDelay32_reg[1][17]_i_1__0_n_0 ;
  wire \multiOutDelay32_reg[1][18]_i_1__0_n_0 ;
  wire \multiOutDelay32_reg[1][19]_i_1__0_n_0 ;
  wire \multiOutDelay32_reg[1][1]_i_1__0_n_0 ;
  wire \multiOutDelay32_reg[1][20]_i_1__0_n_0 ;
  wire \multiOutDelay32_reg[1][21]_i_1__0_n_0 ;
  wire \multiOutDelay32_reg[1][22]_i_1__0_n_0 ;
  wire \multiOutDelay32_reg[1][23]_i_1__0_n_0 ;
  wire \multiOutDelay32_reg[1][24]_i_1__0_n_0 ;
  wire \multiOutDelay32_reg[1][2]_i_1__0_n_0 ;
  wire \multiOutDelay32_reg[1][3]_i_1__0_n_0 ;
  wire \multiOutDelay32_reg[1][4]_i_1__0_n_0 ;
  wire \multiOutDelay32_reg[1][5]_i_1__0_n_0 ;
  wire \multiOutDelay32_reg[1][6]_i_1__0_n_0 ;
  wire \multiOutDelay32_reg[1][7]_i_1__0_n_0 ;
  wire \multiOutDelay32_reg[1][8]_i_1__0_n_0 ;
  wire \multiOutDelay32_reg[1][9]_i_1__0_n_0 ;
  wire \multiOutDelay32_reg_reg[1][0]_0 ;
  wire \multiOutDelay32_reg_reg_n_0_[1][0] ;
  wire \multiOutDelay32_reg_reg_n_0_[1][10] ;
  wire \multiOutDelay32_reg_reg_n_0_[1][11] ;
  wire \multiOutDelay32_reg_reg_n_0_[1][12] ;
  wire \multiOutDelay32_reg_reg_n_0_[1][13] ;
  wire \multiOutDelay32_reg_reg_n_0_[1][14] ;
  wire \multiOutDelay32_reg_reg_n_0_[1][15] ;
  wire \multiOutDelay32_reg_reg_n_0_[1][16] ;
  wire \multiOutDelay32_reg_reg_n_0_[1][17] ;
  wire \multiOutDelay32_reg_reg_n_0_[1][18] ;
  wire \multiOutDelay32_reg_reg_n_0_[1][19] ;
  wire \multiOutDelay32_reg_reg_n_0_[1][1] ;
  wire \multiOutDelay32_reg_reg_n_0_[1][20] ;
  wire \multiOutDelay32_reg_reg_n_0_[1][21] ;
  wire \multiOutDelay32_reg_reg_n_0_[1][22] ;
  wire \multiOutDelay32_reg_reg_n_0_[1][23] ;
  wire \multiOutDelay32_reg_reg_n_0_[1][24] ;
  wire \multiOutDelay32_reg_reg_n_0_[1][2] ;
  wire \multiOutDelay32_reg_reg_n_0_[1][3] ;
  wire \multiOutDelay32_reg_reg_n_0_[1][4] ;
  wire \multiOutDelay32_reg_reg_n_0_[1][5] ;
  wire \multiOutDelay32_reg_reg_n_0_[1][6] ;
  wire \multiOutDelay32_reg_reg_n_0_[1][7] ;
  wire \multiOutDelay32_reg_reg_n_0_[1][8] ;
  wire \multiOutDelay32_reg_reg_n_0_[1][9] ;
  wire [7:0]p_1_in;
  wire [3:0]p_2_in;
  wire reset_out;
  wire top_user_ctrl_hEnd_1;
  wire user_ctrl_hEnd;
  wire user_ctrl_vStart;
  wire [23:0]user_pixel;
  wire \vStart_reg_reg[5]_srl8_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5_n_0 ;
  wire \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6_0 ;
  wire \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6_n_0 ;
  wire \vStart_reg_reg[7]_0 ;
  wire vStart_reg_reg_gate_n_0;
  wire [3:2]\NLW_S1_down_delay1_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_S1_down_delay1_reg[25]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_S1_down_delay2_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_S1_down_delay2_reg[25]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_S1_up2_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_S1_up2_carry__5_O_UNCONNECTED;
  wire [3:0]NLW_S1_up3_carry_O_UNCONNECTED;
  wire [3:1]NLW_S1_up3_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_S1_up3_carry__5_O_UNCONNECTED;
  wire [0:0]\NLW_S2_delay1_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_S2_delay1_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_S2_delay1_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_S2_delay1_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_S2_delay1_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_S2_delay1_reg[26]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_S2_delay2_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_S2_delay2_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_S2_delay2_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_S2_delay2_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_S2_delay2_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_S2_delay2_reg[26]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_S2_delay3_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_S2_delay3_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_S2_delay3_reg[15]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_S2_delay3_reg[26]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_S2_delay3_reg[26]_i_1_O_UNCONNECTED ;
  wire NLW_gain_mul_temp_CARRYCASCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_MULTSIGNOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_OVERFLOW_UNCONNECTED;
  wire NLW_gain_mul_temp_PATTERNBDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_PATTERNDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_gain_mul_temp_ACOUT_UNCONNECTED;
  wire [17:0]NLW_gain_mul_temp_BCOUT_UNCONNECTED;
  wire [3:0]NLW_gain_mul_temp_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_gain_mul_temp_P_UNCONNECTED;
  wire [47:0]NLW_gain_mul_temp_PCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_1_OVERFLOW_UNCONNECTED;
  wire NLW_gain_mul_temp_1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_1_PATTERNDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_gain_mul_temp_1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_gain_mul_temp_1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_gain_mul_temp_1_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_gain_mul_temp_1_P_UNCONNECTED;
  wire [47:0]NLW_gain_mul_temp_1_PCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_2_OVERFLOW_UNCONNECTED;
  wire NLW_gain_mul_temp_2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_2_PATTERNDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_gain_mul_temp_2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_gain_mul_temp_2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_gain_mul_temp_2_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_gain_mul_temp_2_P_UNCONNECTED;
  wire [47:0]NLW_gain_mul_temp_2_PCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_3_OVERFLOW_UNCONNECTED;
  wire NLW_gain_mul_temp_3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_3_PATTERNDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_gain_mul_temp_3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_gain_mul_temp_3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_gain_mul_temp_3_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_gain_mul_temp_3_P_UNCONNECTED;
  wire [47:0]NLW_gain_mul_temp_3_PCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_4_CARRYCASCOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_4_MULTSIGNOUT_UNCONNECTED;
  wire NLW_gain_mul_temp_4_OVERFLOW_UNCONNECTED;
  wire NLW_gain_mul_temp_4_PATTERNBDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_4_PATTERNDETECT_UNCONNECTED;
  wire NLW_gain_mul_temp_4_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_gain_mul_temp_4_ACOUT_UNCONNECTED;
  wire [17:0]NLW_gain_mul_temp_4_BCOUT_UNCONNECTED;
  wire [3:0]NLW_gain_mul_temp_4_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_gain_mul_temp_4_P_UNCONNECTED;
  wire [47:0]NLW_gain_mul_temp_4_PCOUT_UNCONNECTED;
  wire \NLW_hEnd_reg_reg[5]_srl17_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter1_u_ycbcr2rgbNet_inst_u_ycbcr2rgbCore_inst_hEnd_reg_reg_c_11_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \B_1[0]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(\cast_delay3_reg_n_0_[0] ),
        .O(\B_1[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \B_1[1]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(\cast_delay3_reg_n_0_[1] ),
        .O(\B_1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \B_1[2]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(\cast_delay3_reg_n_0_[2] ),
        .O(\B_1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \B_1[3]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(\cast_delay3_reg_n_0_[3] ),
        .O(\B_1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \B_1[4]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(\cast_delay3_reg_n_0_[4] ),
        .O(\B_1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \B_1[5]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(\cast_delay3_reg_n_0_[5] ),
        .O(\B_1[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \B_1[6]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(\cast_delay3_reg_n_0_[6] ),
        .O(\B_1[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \B_1[7]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(\cast_delay3_reg_n_0_[7] ),
        .O(\B_1[7]_i_1_n_0 ));
  FDCE \B_1_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\B_1[0]_i_1_n_0 ),
        .Q(user_pixel[0]));
  FDCE \B_1_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\B_1[1]_i_1_n_0 ),
        .Q(user_pixel[1]));
  FDCE \B_1_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\B_1[2]_i_1_n_0 ),
        .Q(user_pixel[2]));
  FDCE \B_1_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\B_1[3]_i_1_n_0 ),
        .Q(user_pixel[3]));
  FDCE \B_1_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\B_1[4]_i_1_n_0 ),
        .Q(user_pixel[4]));
  FDCE \B_1_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\B_1[5]_i_1_n_0 ),
        .Q(user_pixel[5]));
  FDCE \B_1_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\B_1[6]_i_1_n_0 ),
        .Q(user_pixel[6]));
  FDCE \B_1_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\B_1[7]_i_1_n_0 ),
        .Q(user_pixel[7]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \G_1[0]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(\cast_delay2_reg_n_0_[0] ),
        .O(\G_1[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \G_1[1]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(\cast_delay2_reg_n_0_[1] ),
        .O(\G_1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \G_1[2]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(\cast_delay2_reg_n_0_[2] ),
        .O(\G_1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \G_1[3]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(\cast_delay2_reg_n_0_[3] ),
        .O(\G_1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \G_1[4]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(\cast_delay2_reg_n_0_[4] ),
        .O(\G_1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \G_1[5]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(\cast_delay2_reg_n_0_[5] ),
        .O(\G_1[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \G_1[6]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(\cast_delay2_reg_n_0_[6] ),
        .O(\G_1[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \G_1[7]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(\cast_delay2_reg_n_0_[7] ),
        .O(\G_1[7]_i_1_n_0 ));
  FDCE \G_1_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\G_1[0]_i_1_n_0 ),
        .Q(user_pixel[8]));
  FDCE \G_1_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\G_1[1]_i_1_n_0 ),
        .Q(user_pixel[9]));
  FDCE \G_1_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\G_1[2]_i_1_n_0 ),
        .Q(user_pixel[10]));
  FDCE \G_1_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\G_1[3]_i_1_n_0 ),
        .Q(user_pixel[11]));
  FDCE \G_1_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\G_1[4]_i_1_n_0 ),
        .Q(user_pixel[12]));
  FDCE \G_1_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\G_1[5]_i_1_n_0 ),
        .Q(user_pixel[13]));
  FDCE \G_1_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\G_1[6]_i_1_n_0 ),
        .Q(user_pixel[14]));
  FDCE \G_1_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\G_1[7]_i_1_n_0 ),
        .Q(user_pixel[15]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \R_1[0]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(\cast_delay1_reg_n_0_[0] ),
        .O(\R_1[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \R_1[1]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(\cast_delay1_reg_n_0_[1] ),
        .O(\R_1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \R_1[2]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(\cast_delay1_reg_n_0_[2] ),
        .O(\R_1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \R_1[3]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(\cast_delay1_reg_n_0_[3] ),
        .O(\R_1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \R_1[4]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(\cast_delay1_reg_n_0_[4] ),
        .O(\R_1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \R_1[5]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(\cast_delay1_reg_n_0_[5] ),
        .O(\R_1[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \R_1[6]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(\cast_delay1_reg_n_0_[6] ),
        .O(\R_1[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \R_1[7]_i_1 
       (.I0(\intdelay_reg_reg_n_0_[6] ),
        .I1(\cast_delay1_reg_n_0_[7] ),
        .O(\R_1[7]_i_1_n_0 ));
  FDCE \R_1_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\R_1[0]_i_1_n_0 ),
        .Q(user_pixel[16]));
  FDCE \R_1_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\R_1[1]_i_1_n_0 ),
        .Q(user_pixel[17]));
  FDCE \R_1_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\R_1[2]_i_1_n_0 ),
        .Q(user_pixel[18]));
  FDCE \R_1_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\R_1[3]_i_1_n_0 ),
        .Q(user_pixel[19]));
  FDCE \R_1_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\R_1[4]_i_1_n_0 ),
        .Q(user_pixel[20]));
  FDCE \R_1_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\R_1[5]_i_1_n_0 ),
        .Q(user_pixel[21]));
  FDCE \R_1_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\R_1[6]_i_1_n_0 ),
        .Q(user_pixel[22]));
  FDCE \R_1_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\R_1[7]_i_1_n_0 ),
        .Q(user_pixel[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \S1_down_delay1[10]_i_2 
       (.I0(\multiOutDelay13_reg_reg_n_0_[1][10] ),
        .O(\S1_down_delay1[10]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \S1_down_delay1[10]_i_3 
       (.I0(\multiOutDelay13_reg_reg_n_0_[1][8] ),
        .O(\S1_down_delay1[10]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \S1_down_delay1[14]_i_2 
       (.I0(\multiOutDelay13_reg_reg_n_0_[1][14] ),
        .O(\S1_down_delay1[14]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \S1_down_delay1[22]_i_2 
       (.I0(\multiOutDelay13_reg_reg_n_0_[1][22] ),
        .O(\S1_down_delay1[22]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \S1_down_delay1[22]_i_3 
       (.I0(\multiOutDelay13_reg_reg_n_0_[1][19] ),
        .O(\S1_down_delay1[22]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \S1_down_delay1[25]_i_2 
       (.I0(\multiOutDelay13_reg_reg_n_0_[1][23] ),
        .O(\S1_down_delay1[25]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \S1_down_delay1[6]_i_2 
       (.I0(\multiOutDelay13_reg_reg_n_0_[1][5] ),
        .O(\S1_down_delay1[6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \S1_down_delay1[6]_i_3 
       (.I0(\multiOutDelay13_reg_reg_n_0_[1][4] ),
        .O(\S1_down_delay1[6]_i_3_n_0 ));
  FDCE \S1_down_delay1_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg_n_0_[1][0] ),
        .Q(\S1_down_delay1_reg_n_0_[0] ));
  FDCE \S1_down_delay1_reg[10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay1_reg[10]_i_1_n_4 ),
        .Q(\S1_down_delay1_reg_n_0_[10] ));
  CARRY4 \S1_down_delay1_reg[10]_i_1 
       (.CI(\S1_down_delay1_reg[6]_i_1_n_0 ),
        .CO({\S1_down_delay1_reg[10]_i_1_n_0 ,\S1_down_delay1_reg[10]_i_1_n_1 ,\S1_down_delay1_reg[10]_i_1_n_2 ,\S1_down_delay1_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\multiOutDelay13_reg_reg_n_0_[1][10] ,1'b0,\multiOutDelay13_reg_reg_n_0_[1][8] ,1'b0}),
        .O({\S1_down_delay1_reg[10]_i_1_n_4 ,\S1_down_delay1_reg[10]_i_1_n_5 ,\S1_down_delay1_reg[10]_i_1_n_6 ,\S1_down_delay1_reg[10]_i_1_n_7 }),
        .S({\S1_down_delay1[10]_i_2_n_0 ,\multiOutDelay13_reg_reg_n_0_[1][9] ,\S1_down_delay1[10]_i_3_n_0 ,\multiOutDelay13_reg_reg_n_0_[1][7] }));
  FDCE \S1_down_delay1_reg[11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay1_reg[14]_i_1_n_7 ),
        .Q(\S1_down_delay1_reg_n_0_[11] ));
  FDCE \S1_down_delay1_reg[12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay1_reg[14]_i_1_n_6 ),
        .Q(\S1_down_delay1_reg_n_0_[12] ));
  FDCE \S1_down_delay1_reg[13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay1_reg[14]_i_1_n_5 ),
        .Q(\S1_down_delay1_reg_n_0_[13] ));
  FDCE \S1_down_delay1_reg[14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay1_reg[14]_i_1_n_4 ),
        .Q(\S1_down_delay1_reg_n_0_[14] ));
  CARRY4 \S1_down_delay1_reg[14]_i_1 
       (.CI(\S1_down_delay1_reg[10]_i_1_n_0 ),
        .CO({\S1_down_delay1_reg[14]_i_1_n_0 ,\S1_down_delay1_reg[14]_i_1_n_1 ,\S1_down_delay1_reg[14]_i_1_n_2 ,\S1_down_delay1_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\multiOutDelay13_reg_reg_n_0_[1][14] ,1'b0,1'b0,1'b0}),
        .O({\S1_down_delay1_reg[14]_i_1_n_4 ,\S1_down_delay1_reg[14]_i_1_n_5 ,\S1_down_delay1_reg[14]_i_1_n_6 ,\S1_down_delay1_reg[14]_i_1_n_7 }),
        .S({\S1_down_delay1[14]_i_2_n_0 ,\multiOutDelay13_reg_reg_n_0_[1][13] ,\multiOutDelay13_reg_reg_n_0_[1][12] ,\multiOutDelay13_reg_reg_n_0_[1][11] }));
  FDCE \S1_down_delay1_reg[15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay1_reg[18]_i_1_n_7 ),
        .Q(\S1_down_delay1_reg_n_0_[15] ));
  FDCE \S1_down_delay1_reg[16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay1_reg[18]_i_1_n_6 ),
        .Q(\S1_down_delay1_reg_n_0_[16] ));
  FDCE \S1_down_delay1_reg[17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay1_reg[18]_i_1_n_5 ),
        .Q(\S1_down_delay1_reg_n_0_[17] ));
  FDCE \S1_down_delay1_reg[18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay1_reg[18]_i_1_n_4 ),
        .Q(\S1_down_delay1_reg_n_0_[18] ));
  CARRY4 \S1_down_delay1_reg[18]_i_1 
       (.CI(\S1_down_delay1_reg[14]_i_1_n_0 ),
        .CO({\S1_down_delay1_reg[18]_i_1_n_0 ,\S1_down_delay1_reg[18]_i_1_n_1 ,\S1_down_delay1_reg[18]_i_1_n_2 ,\S1_down_delay1_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\S1_down_delay1_reg[18]_i_1_n_4 ,\S1_down_delay1_reg[18]_i_1_n_5 ,\S1_down_delay1_reg[18]_i_1_n_6 ,\S1_down_delay1_reg[18]_i_1_n_7 }),
        .S({\multiOutDelay13_reg_reg_n_0_[1][18] ,\multiOutDelay13_reg_reg_n_0_[1][17] ,\multiOutDelay13_reg_reg_n_0_[1][16] ,\multiOutDelay13_reg_reg_n_0_[1][15] }));
  FDCE \S1_down_delay1_reg[19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay1_reg[22]_i_1_n_7 ),
        .Q(\S1_down_delay1_reg_n_0_[19] ));
  FDCE \S1_down_delay1_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg_n_0_[1][1] ),
        .Q(\S1_down_delay1_reg_n_0_[1] ));
  FDCE \S1_down_delay1_reg[20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay1_reg[22]_i_1_n_6 ),
        .Q(\S1_down_delay1_reg_n_0_[20] ));
  FDCE \S1_down_delay1_reg[21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay1_reg[22]_i_1_n_5 ),
        .Q(\S1_down_delay1_reg_n_0_[21] ));
  FDCE \S1_down_delay1_reg[22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay1_reg[22]_i_1_n_4 ),
        .Q(\S1_down_delay1_reg_n_0_[22] ));
  CARRY4 \S1_down_delay1_reg[22]_i_1 
       (.CI(\S1_down_delay1_reg[18]_i_1_n_0 ),
        .CO({\S1_down_delay1_reg[22]_i_1_n_0 ,\S1_down_delay1_reg[22]_i_1_n_1 ,\S1_down_delay1_reg[22]_i_1_n_2 ,\S1_down_delay1_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\multiOutDelay13_reg_reg_n_0_[1][22] ,1'b0,1'b0,\multiOutDelay13_reg_reg_n_0_[1][19] }),
        .O({\S1_down_delay1_reg[22]_i_1_n_4 ,\S1_down_delay1_reg[22]_i_1_n_5 ,\S1_down_delay1_reg[22]_i_1_n_6 ,\S1_down_delay1_reg[22]_i_1_n_7 }),
        .S({\S1_down_delay1[22]_i_2_n_0 ,\multiOutDelay13_reg_reg_n_0_[1][21] ,\multiOutDelay13_reg_reg_n_0_[1][20] ,\S1_down_delay1[22]_i_3_n_0 }));
  FDCE \S1_down_delay1_reg[23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay1_reg[25]_i_1_n_7 ),
        .Q(\S1_down_delay1_reg_n_0_[23] ));
  FDCE \S1_down_delay1_reg[24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay1_reg[25]_i_1_n_6 ),
        .Q(\S1_down_delay1_reg_n_0_[24] ));
  FDCE \S1_down_delay1_reg[25] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay1_reg[25]_i_1_n_5 ),
        .Q(\S1_down_delay1_reg_n_0_[25] ));
  CARRY4 \S1_down_delay1_reg[25]_i_1 
       (.CI(\S1_down_delay1_reg[22]_i_1_n_0 ),
        .CO({\NLW_S1_down_delay1_reg[25]_i_1_CO_UNCONNECTED [3:2],\S1_down_delay1_reg[25]_i_1_n_2 ,\S1_down_delay1_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\multiOutDelay13_reg_reg_n_0_[1][23] }),
        .O({\NLW_S1_down_delay1_reg[25]_i_1_O_UNCONNECTED [3],\S1_down_delay1_reg[25]_i_1_n_5 ,\S1_down_delay1_reg[25]_i_1_n_6 ,\S1_down_delay1_reg[25]_i_1_n_7 }),
        .S({1'b0,1'b1,\multiOutDelay13_reg_reg[1][24]_inv_n_0 ,\S1_down_delay1[25]_i_2_n_0 }));
  FDCE \S1_down_delay1_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg_reg_n_0_[1][2] ),
        .Q(\S1_down_delay1_reg_n_0_[2] ));
  FDCE \S1_down_delay1_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay1_reg[6]_i_1_n_7 ),
        .Q(\S1_down_delay1_reg_n_0_[3] ));
  FDCE \S1_down_delay1_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay1_reg[6]_i_1_n_6 ),
        .Q(\S1_down_delay1_reg_n_0_[4] ));
  FDCE \S1_down_delay1_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay1_reg[6]_i_1_n_5 ),
        .Q(\S1_down_delay1_reg_n_0_[5] ));
  FDCE \S1_down_delay1_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay1_reg[6]_i_1_n_4 ),
        .Q(\S1_down_delay1_reg_n_0_[6] ));
  CARRY4 \S1_down_delay1_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\S1_down_delay1_reg[6]_i_1_n_0 ,\S1_down_delay1_reg[6]_i_1_n_1 ,\S1_down_delay1_reg[6]_i_1_n_2 ,\S1_down_delay1_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\multiOutDelay13_reg_reg_n_0_[1][5] ,\multiOutDelay13_reg_reg_n_0_[1][4] ,1'b0}),
        .O({\S1_down_delay1_reg[6]_i_1_n_4 ,\S1_down_delay1_reg[6]_i_1_n_5 ,\S1_down_delay1_reg[6]_i_1_n_6 ,\S1_down_delay1_reg[6]_i_1_n_7 }),
        .S({\multiOutDelay13_reg_reg_n_0_[1][6] ,\S1_down_delay1[6]_i_2_n_0 ,\S1_down_delay1[6]_i_3_n_0 ,\multiOutDelay13_reg_reg_n_0_[1][3] }));
  FDCE \S1_down_delay1_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay1_reg[10]_i_1_n_7 ),
        .Q(\S1_down_delay1_reg_n_0_[7] ));
  FDCE \S1_down_delay1_reg[8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay1_reg[10]_i_1_n_6 ),
        .Q(\S1_down_delay1_reg_n_0_[8] ));
  FDCE \S1_down_delay1_reg[9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay1_reg[10]_i_1_n_5 ),
        .Q(\S1_down_delay1_reg_n_0_[9] ));
  LUT1 #(
    .INIT(2'h1)) 
    \S1_down_delay2[10]_i_2 
       (.I0(\multiOutDelay23_reg_reg_n_0_[1][10] ),
        .O(\S1_down_delay2[10]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \S1_down_delay2[10]_i_3 
       (.I0(\multiOutDelay23_reg_reg_n_0_[1][8] ),
        .O(\S1_down_delay2[10]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \S1_down_delay2[14]_i_2 
       (.I0(\multiOutDelay23_reg_reg_n_0_[1][14] ),
        .O(\S1_down_delay2[14]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \S1_down_delay2[14]_i_3 
       (.I0(\multiOutDelay23_reg_reg_n_0_[1][13] ),
        .O(\S1_down_delay2[14]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \S1_down_delay2[18]_i_2 
       (.I0(\multiOutDelay23_reg_reg_n_0_[1][16] ),
        .O(\S1_down_delay2[18]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \S1_down_delay2[18]_i_3 
       (.I0(\multiOutDelay23_reg_reg_n_0_[1][15] ),
        .O(\S1_down_delay2[18]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \S1_down_delay2[22]_i_2 
       (.I0(\multiOutDelay23_reg_reg_n_0_[1][21] ),
        .O(\S1_down_delay2[22]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \S1_down_delay2[6]_i_2 
       (.I0(\multiOutDelay23_reg_reg_n_0_[1][5] ),
        .O(\S1_down_delay2[6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \S1_down_delay2[6]_i_3 
       (.I0(\multiOutDelay23_reg_reg_n_0_[1][4] ),
        .O(\S1_down_delay2[6]_i_3_n_0 ));
  FDCE \S1_down_delay2_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg_n_0_[1][0] ),
        .Q(\S1_down_delay2_reg_n_0_[0] ));
  FDCE \S1_down_delay2_reg[10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay2_reg[10]_i_1_n_4 ),
        .Q(\S1_down_delay2_reg_n_0_[10] ));
  CARRY4 \S1_down_delay2_reg[10]_i_1 
       (.CI(\S1_down_delay2_reg[6]_i_1_n_0 ),
        .CO({\S1_down_delay2_reg[10]_i_1_n_0 ,\S1_down_delay2_reg[10]_i_1_n_1 ,\S1_down_delay2_reg[10]_i_1_n_2 ,\S1_down_delay2_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\multiOutDelay23_reg_reg_n_0_[1][10] ,1'b0,\multiOutDelay23_reg_reg_n_0_[1][8] ,1'b0}),
        .O({\S1_down_delay2_reg[10]_i_1_n_4 ,\S1_down_delay2_reg[10]_i_1_n_5 ,\S1_down_delay2_reg[10]_i_1_n_6 ,\S1_down_delay2_reg[10]_i_1_n_7 }),
        .S({\S1_down_delay2[10]_i_2_n_0 ,\multiOutDelay23_reg_reg_n_0_[1][9] ,\S1_down_delay2[10]_i_3_n_0 ,\multiOutDelay23_reg_reg_n_0_[1][7] }));
  FDCE \S1_down_delay2_reg[11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay2_reg[14]_i_1_n_7 ),
        .Q(\S1_down_delay2_reg_n_0_[11] ));
  FDCE \S1_down_delay2_reg[12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay2_reg[14]_i_1_n_6 ),
        .Q(\S1_down_delay2_reg_n_0_[12] ));
  FDCE \S1_down_delay2_reg[13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay2_reg[14]_i_1_n_5 ),
        .Q(\S1_down_delay2_reg_n_0_[13] ));
  FDCE \S1_down_delay2_reg[14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay2_reg[14]_i_1_n_4 ),
        .Q(\S1_down_delay2_reg_n_0_[14] ));
  CARRY4 \S1_down_delay2_reg[14]_i_1 
       (.CI(\S1_down_delay2_reg[10]_i_1_n_0 ),
        .CO({\S1_down_delay2_reg[14]_i_1_n_0 ,\S1_down_delay2_reg[14]_i_1_n_1 ,\S1_down_delay2_reg[14]_i_1_n_2 ,\S1_down_delay2_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\multiOutDelay23_reg_reg_n_0_[1][14] ,\multiOutDelay23_reg_reg_n_0_[1][13] ,1'b0,1'b0}),
        .O({\S1_down_delay2_reg[14]_i_1_n_4 ,\S1_down_delay2_reg[14]_i_1_n_5 ,\S1_down_delay2_reg[14]_i_1_n_6 ,\S1_down_delay2_reg[14]_i_1_n_7 }),
        .S({\S1_down_delay2[14]_i_2_n_0 ,\S1_down_delay2[14]_i_3_n_0 ,\multiOutDelay23_reg_reg_n_0_[1][12] ,\multiOutDelay23_reg_reg_n_0_[1][11] }));
  FDCE \S1_down_delay2_reg[15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay2_reg[18]_i_1_n_7 ),
        .Q(\S1_down_delay2_reg_n_0_[15] ));
  FDCE \S1_down_delay2_reg[16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay2_reg[18]_i_1_n_6 ),
        .Q(\S1_down_delay2_reg_n_0_[16] ));
  FDCE \S1_down_delay2_reg[17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay2_reg[18]_i_1_n_5 ),
        .Q(\S1_down_delay2_reg_n_0_[17] ));
  FDCE \S1_down_delay2_reg[18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay2_reg[18]_i_1_n_4 ),
        .Q(\S1_down_delay2_reg_n_0_[18] ));
  CARRY4 \S1_down_delay2_reg[18]_i_1 
       (.CI(\S1_down_delay2_reg[14]_i_1_n_0 ),
        .CO({\S1_down_delay2_reg[18]_i_1_n_0 ,\S1_down_delay2_reg[18]_i_1_n_1 ,\S1_down_delay2_reg[18]_i_1_n_2 ,\S1_down_delay2_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\multiOutDelay23_reg_reg_n_0_[1][16] ,\multiOutDelay23_reg_reg_n_0_[1][15] }),
        .O({\S1_down_delay2_reg[18]_i_1_n_4 ,\S1_down_delay2_reg[18]_i_1_n_5 ,\S1_down_delay2_reg[18]_i_1_n_6 ,\S1_down_delay2_reg[18]_i_1_n_7 }),
        .S({\multiOutDelay23_reg_reg_n_0_[1][18] ,\multiOutDelay23_reg_reg_n_0_[1][17] ,\S1_down_delay2[18]_i_2_n_0 ,\S1_down_delay2[18]_i_3_n_0 }));
  FDCE \S1_down_delay2_reg[19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay2_reg[22]_i_1_n_7 ),
        .Q(\S1_down_delay2_reg_n_0_[19] ));
  FDCE \S1_down_delay2_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg_n_0_[1][1] ),
        .Q(\S1_down_delay2_reg_n_0_[1] ));
  FDCE \S1_down_delay2_reg[20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay2_reg[22]_i_1_n_6 ),
        .Q(\S1_down_delay2_reg_n_0_[20] ));
  FDCE \S1_down_delay2_reg[21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay2_reg[22]_i_1_n_5 ),
        .Q(\S1_down_delay2_reg_n_0_[21] ));
  FDCE \S1_down_delay2_reg[22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay2_reg[22]_i_1_n_4 ),
        .Q(\S1_down_delay2_reg_n_0_[22] ));
  CARRY4 \S1_down_delay2_reg[22]_i_1 
       (.CI(\S1_down_delay2_reg[18]_i_1_n_0 ),
        .CO({\S1_down_delay2_reg[22]_i_1_n_0 ,\S1_down_delay2_reg[22]_i_1_n_1 ,\S1_down_delay2_reg[22]_i_1_n_2 ,\S1_down_delay2_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\multiOutDelay23_reg_reg_n_0_[1][21] ,1'b0,1'b0}),
        .O({\S1_down_delay2_reg[22]_i_1_n_4 ,\S1_down_delay2_reg[22]_i_1_n_5 ,\S1_down_delay2_reg[22]_i_1_n_6 ,\S1_down_delay2_reg[22]_i_1_n_7 }),
        .S({\multiOutDelay23_reg_reg_n_0_[1][22] ,\S1_down_delay2[22]_i_2_n_0 ,\multiOutDelay23_reg_reg_n_0_[1][20] ,\multiOutDelay23_reg_reg_n_0_[1][19] }));
  FDCE \S1_down_delay2_reg[23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay2_reg[25]_i_1_n_7 ),
        .Q(\S1_down_delay2_reg_n_0_[23] ));
  FDCE \S1_down_delay2_reg[24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay2_reg[25]_i_1_n_6 ),
        .Q(\S1_down_delay2_reg_n_0_[24] ));
  FDCE \S1_down_delay2_reg[25] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay2_reg[25]_i_1_n_5 ),
        .Q(\S1_down_delay2_reg_n_0_[25] ));
  CARRY4 \S1_down_delay2_reg[25]_i_1 
       (.CI(\S1_down_delay2_reg[22]_i_1_n_0 ),
        .CO({\NLW_S1_down_delay2_reg[25]_i_1_CO_UNCONNECTED [3:2],\S1_down_delay2_reg[25]_i_1_n_2 ,\S1_down_delay2_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({\NLW_S1_down_delay2_reg[25]_i_1_O_UNCONNECTED [3],\S1_down_delay2_reg[25]_i_1_n_5 ,\S1_down_delay2_reg[25]_i_1_n_6 ,\S1_down_delay2_reg[25]_i_1_n_7 }),
        .S({1'b0,1'b1,\multiOutDelay23_reg_reg_n_0_[1][24] ,\multiOutDelay23_reg_reg_n_0_[1][24] }));
  FDCE \S1_down_delay2_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg_reg_n_0_[1][2] ),
        .Q(\S1_down_delay2_reg_n_0_[2] ));
  FDCE \S1_down_delay2_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay2_reg[6]_i_1_n_7 ),
        .Q(\S1_down_delay2_reg_n_0_[3] ));
  FDCE \S1_down_delay2_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay2_reg[6]_i_1_n_6 ),
        .Q(\S1_down_delay2_reg_n_0_[4] ));
  FDCE \S1_down_delay2_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay2_reg[6]_i_1_n_5 ),
        .Q(\S1_down_delay2_reg_n_0_[5] ));
  FDCE \S1_down_delay2_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay2_reg[6]_i_1_n_4 ),
        .Q(\S1_down_delay2_reg_n_0_[6] ));
  CARRY4 \S1_down_delay2_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\S1_down_delay2_reg[6]_i_1_n_0 ,\S1_down_delay2_reg[6]_i_1_n_1 ,\S1_down_delay2_reg[6]_i_1_n_2 ,\S1_down_delay2_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\multiOutDelay23_reg_reg_n_0_[1][5] ,\multiOutDelay23_reg_reg_n_0_[1][4] ,1'b0}),
        .O({\S1_down_delay2_reg[6]_i_1_n_4 ,\S1_down_delay2_reg[6]_i_1_n_5 ,\S1_down_delay2_reg[6]_i_1_n_6 ,\S1_down_delay2_reg[6]_i_1_n_7 }),
        .S({\multiOutDelay23_reg_reg_n_0_[1][6] ,\S1_down_delay2[6]_i_2_n_0 ,\S1_down_delay2[6]_i_3_n_0 ,\multiOutDelay23_reg_reg_n_0_[1][3] }));
  FDCE \S1_down_delay2_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay2_reg[10]_i_1_n_7 ),
        .Q(\S1_down_delay2_reg_n_0_[7] ));
  FDCE \S1_down_delay2_reg[8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay2_reg[10]_i_1_n_6 ),
        .Q(\S1_down_delay2_reg_n_0_[8] ));
  FDCE \S1_down_delay2_reg[9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S1_down_delay2_reg[10]_i_1_n_5 ),
        .Q(\S1_down_delay2_reg_n_0_[9] ));
  FDCE \S1_down_delay3_reg[11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(1'b1),
        .Q(\S1_down_delay3_reg_n_0_[11] ));
  FDCE \S1_down_delay3_reg[14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(1'b1),
        .Q(\S1_down_delay3_reg_n_0_[14] ));
  FDCE \S1_down_delay3_reg[15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(1'b1),
        .Q(\S1_down_delay3_reg_n_0_[15] ));
  FDCE \S1_down_delay3_reg[17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(1'b1),
        .Q(\S1_down_delay3_reg_n_0_[17] ));
  FDCE \S1_down_delay3_reg[19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(1'b1),
        .Q(\S1_down_delay3_reg_n_0_[19] ));
  FDCE \S1_down_delay3_reg[20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(1'b1),
        .Q(\S1_down_delay3_reg_n_0_[20] ));
  FDCE \S1_down_delay3_reg[21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(1'b1),
        .Q(\S1_down_delay3_reg_n_0_[21] ));
  FDCE \S1_down_delay3_reg[23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(1'b1),
        .Q(\S1_down_delay3_reg_n_0_[23] ));
  FDCE \S1_down_delay3_reg[24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(1'b1),
        .Q(\S1_down_delay3_reg_n_0_[24] ));
  FDCE \S1_down_delay3_reg[25] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(1'b1),
        .Q(\S1_down_delay3_reg_n_0_[25] ));
  FDCE \S1_down_delay3_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(1'b1),
        .Q(\S1_down_delay3_reg_n_0_[4] ));
  FDCE \S1_down_delay3_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(1'b1),
        .Q(\S1_down_delay3_reg_n_0_[5] ));
  FDCE \S1_down_delay3_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(1'b1),
        .Q(\S1_down_delay3_reg_n_0_[7] ));
  FDCE \S1_down_delay3_reg[9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(1'b1),
        .Q(\S1_down_delay3_reg_n_0_[9] ));
  CARRY4 S1_up2_carry
       (.CI(1'b0),
        .CO({S1_up2_carry_n_0,S1_up2_carry_n_1,S1_up2_carry_n_2,S1_up2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\multiOutDelay11_reg_reg_n_0_[1][3] ,\multiOutDelay11_reg_reg_n_0_[1][2] ,\multiOutDelay11_reg_reg_n_0_[1][1] ,\multiOutDelay11_reg_reg_n_0_[1][0] }),
        .O({S1_up2_carry_n_4,S1_up2_carry_n_5,S1_up2_carry_n_6,S1_up2_carry_n_7}),
        .S({S1_up2_carry_i_1_n_0,S1_up2_carry_i_2_n_0,S1_up2_carry_i_3_n_0,S1_up2_carry_i_4_n_0}));
  CARRY4 S1_up2_carry__0
       (.CI(S1_up2_carry_n_0),
        .CO({S1_up2_carry__0_n_0,S1_up2_carry__0_n_1,S1_up2_carry__0_n_2,S1_up2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\multiOutDelay11_reg_reg_n_0_[1][7] ,\multiOutDelay11_reg_reg_n_0_[1][6] ,\multiOutDelay11_reg_reg_n_0_[1][5] ,\multiOutDelay11_reg_reg_n_0_[1][4] }),
        .O({S1_up2_carry__0_n_4,S1_up2_carry__0_n_5,S1_up2_carry__0_n_6,S1_up2_carry__0_n_7}),
        .S({S1_up2_carry__0_i_1_n_0,S1_up2_carry__0_i_2_n_0,S1_up2_carry__0_i_3_n_0,S1_up2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up2_carry__0_i_1
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][7] ),
        .I1(\multiOutDelay22_reg_reg_n_0_[1][7] ),
        .O(S1_up2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up2_carry__0_i_2
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][6] ),
        .I1(\multiOutDelay22_reg_reg_n_0_[1][6] ),
        .O(S1_up2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up2_carry__0_i_3
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][5] ),
        .I1(\multiOutDelay22_reg_reg_n_0_[1][5] ),
        .O(S1_up2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up2_carry__0_i_4
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][4] ),
        .I1(\multiOutDelay22_reg_reg_n_0_[1][4] ),
        .O(S1_up2_carry__0_i_4_n_0));
  CARRY4 S1_up2_carry__1
       (.CI(S1_up2_carry__0_n_0),
        .CO({S1_up2_carry__1_n_0,S1_up2_carry__1_n_1,S1_up2_carry__1_n_2,S1_up2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\multiOutDelay11_reg_reg_n_0_[1][11] ,\multiOutDelay11_reg_reg_n_0_[1][10] ,\multiOutDelay11_reg_reg_n_0_[1][9] ,\multiOutDelay11_reg_reg_n_0_[1][8] }),
        .O({S1_up2_carry__1_n_4,S1_up2_carry__1_n_5,S1_up2_carry__1_n_6,S1_up2_carry__1_n_7}),
        .S({S1_up2_carry__1_i_1_n_0,S1_up2_carry__1_i_2_n_0,S1_up2_carry__1_i_3_n_0,S1_up2_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up2_carry__1_i_1
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][11] ),
        .I1(\multiOutDelay22_reg_reg_n_0_[1][11] ),
        .O(S1_up2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up2_carry__1_i_2
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][10] ),
        .I1(\multiOutDelay22_reg_reg_n_0_[1][10] ),
        .O(S1_up2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up2_carry__1_i_3
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][9] ),
        .I1(\multiOutDelay22_reg_reg_n_0_[1][9] ),
        .O(S1_up2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up2_carry__1_i_4
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][8] ),
        .I1(\multiOutDelay22_reg_reg_n_0_[1][8] ),
        .O(S1_up2_carry__1_i_4_n_0));
  CARRY4 S1_up2_carry__2
       (.CI(S1_up2_carry__1_n_0),
        .CO({S1_up2_carry__2_n_0,S1_up2_carry__2_n_1,S1_up2_carry__2_n_2,S1_up2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\multiOutDelay11_reg_reg_n_0_[1][15] ,\multiOutDelay11_reg_reg_n_0_[1][14] ,\multiOutDelay11_reg_reg_n_0_[1][13] ,\multiOutDelay11_reg_reg_n_0_[1][12] }),
        .O({S1_up2_carry__2_n_4,S1_up2_carry__2_n_5,S1_up2_carry__2_n_6,S1_up2_carry__2_n_7}),
        .S({S1_up2_carry__2_i_1_n_0,S1_up2_carry__2_i_2_n_0,S1_up2_carry__2_i_3_n_0,S1_up2_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up2_carry__2_i_1
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][15] ),
        .I1(\multiOutDelay22_reg_reg_n_0_[1][15] ),
        .O(S1_up2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up2_carry__2_i_2
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][14] ),
        .I1(\multiOutDelay22_reg_reg_n_0_[1][14] ),
        .O(S1_up2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up2_carry__2_i_3
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][13] ),
        .I1(\multiOutDelay22_reg_reg_n_0_[1][13] ),
        .O(S1_up2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up2_carry__2_i_4
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][12] ),
        .I1(\multiOutDelay22_reg_reg_n_0_[1][12] ),
        .O(S1_up2_carry__2_i_4_n_0));
  CARRY4 S1_up2_carry__3
       (.CI(S1_up2_carry__2_n_0),
        .CO({S1_up2_carry__3_n_0,S1_up2_carry__3_n_1,S1_up2_carry__3_n_2,S1_up2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\multiOutDelay11_reg_reg_n_0_[1][19] ,\multiOutDelay11_reg_reg_n_0_[1][18] ,\multiOutDelay11_reg_reg_n_0_[1][17] ,\multiOutDelay11_reg_reg_n_0_[1][16] }),
        .O({S1_up2_carry__3_n_4,S1_up2_carry__3_n_5,S1_up2_carry__3_n_6,S1_up2_carry__3_n_7}),
        .S({S1_up2_carry__3_i_1_n_0,S1_up2_carry__3_i_2_n_0,S1_up2_carry__3_i_3_n_0,S1_up2_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up2_carry__3_i_1
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][19] ),
        .I1(\multiOutDelay22_reg_reg_n_0_[1][19] ),
        .O(S1_up2_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up2_carry__3_i_2
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][18] ),
        .I1(\multiOutDelay22_reg_reg_n_0_[1][18] ),
        .O(S1_up2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up2_carry__3_i_3
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][17] ),
        .I1(\multiOutDelay22_reg_reg_n_0_[1][17] ),
        .O(S1_up2_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up2_carry__3_i_4
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][16] ),
        .I1(\multiOutDelay22_reg_reg_n_0_[1][16] ),
        .O(S1_up2_carry__3_i_4_n_0));
  CARRY4 S1_up2_carry__4
       (.CI(S1_up2_carry__3_n_0),
        .CO({S1_up2_carry__4_n_0,S1_up2_carry__4_n_1,S1_up2_carry__4_n_2,S1_up2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\multiOutDelay11_reg_reg_n_0_[1][23] ,\multiOutDelay11_reg_reg_n_0_[1][22] ,\multiOutDelay11_reg_reg_n_0_[1][21] ,\multiOutDelay11_reg_reg_n_0_[1][20] }),
        .O({S1_up2_carry__4_n_4,S1_up2_carry__4_n_5,S1_up2_carry__4_n_6,S1_up2_carry__4_n_7}),
        .S({S1_up2_carry__4_i_1_n_0,S1_up2_carry__4_i_2_n_0,S1_up2_carry__4_i_3_n_0,S1_up2_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up2_carry__4_i_1
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][23] ),
        .I1(\multiOutDelay22_reg_reg_n_0_[1][24] ),
        .O(S1_up2_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up2_carry__4_i_2
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][22] ),
        .I1(\multiOutDelay22_reg_reg_n_0_[1][24] ),
        .O(S1_up2_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up2_carry__4_i_3
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][21] ),
        .I1(\multiOutDelay22_reg_reg_n_0_[1][21] ),
        .O(S1_up2_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up2_carry__4_i_4
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][20] ),
        .I1(\multiOutDelay22_reg_reg_n_0_[1][20] ),
        .O(S1_up2_carry__4_i_4_n_0));
  CARRY4 S1_up2_carry__5
       (.CI(S1_up2_carry__4_n_0),
        .CO({NLW_S1_up2_carry__5_CO_UNCONNECTED[3:1],S1_up2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,S1_up2_carry__5_i_1_n_0}),
        .O({NLW_S1_up2_carry__5_O_UNCONNECTED[3:2],S1_up2_carry__5_n_6,S1_up2_carry__5_n_7}),
        .S({1'b0,1'b0,1'b1,S1_up2_carry__5_i_2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    S1_up2_carry__5_i_1
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][24] ),
        .O(S1_up2_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up2_carry__5_i_2
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][24] ),
        .I1(\multiOutDelay22_reg_reg_n_0_[1][24] ),
        .O(S1_up2_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up2_carry_i_1
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][3] ),
        .I1(\multiOutDelay22_reg_reg_n_0_[1][3] ),
        .O(S1_up2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up2_carry_i_2
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][2] ),
        .I1(\multiOutDelay22_reg_reg_n_0_[1][2] ),
        .O(S1_up2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up2_carry_i_3
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][1] ),
        .I1(\multiOutDelay22_reg_reg_n_0_[1][1] ),
        .O(S1_up2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up2_carry_i_4
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][0] ),
        .I1(\multiOutDelay22_reg_reg_n_0_[1][0] ),
        .O(S1_up2_carry_i_4_n_0));
  CARRY4 S1_up3_carry
       (.CI(1'b0),
        .CO({S1_up3_carry_n_0,S1_up3_carry_n_1,S1_up3_carry_n_2,S1_up3_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\multiOutDelay11_reg_reg_n_0_[1][3] ,\multiOutDelay11_reg_reg_n_0_[1][2] ,\multiOutDelay11_reg_reg_n_0_[1][1] ,\multiOutDelay11_reg_reg_n_0_[1][0] }),
        .O(NLW_S1_up3_carry_O_UNCONNECTED[3:0]),
        .S({S1_up3_carry_i_1_n_0,S1_up3_carry_i_2_n_0,S1_up3_carry_i_3_n_0,S1_up3_carry_i_4_n_0}));
  CARRY4 S1_up3_carry__0
       (.CI(S1_up3_carry_n_0),
        .CO({S1_up3_carry__0_n_0,S1_up3_carry__0_n_1,S1_up3_carry__0_n_2,S1_up3_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\multiOutDelay11_reg_reg_n_0_[1][7] ,\multiOutDelay11_reg_reg_n_0_[1][6] ,\multiOutDelay11_reg_reg_n_0_[1][5] ,\multiOutDelay11_reg_reg_n_0_[1][4] }),
        .O({S1_up3_carry__0_n_4,S1_up3_carry__0_n_5,S1_up3_carry__0_n_6,S1_up3_carry__0_n_7}),
        .S({S1_up3_carry__0_i_1_n_0,S1_up3_carry__0_i_2_n_0,S1_up3_carry__0_i_3_n_0,S1_up3_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up3_carry__0_i_1
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][7] ),
        .I1(\multiOutDelay32_reg_reg_n_0_[1][7] ),
        .O(S1_up3_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up3_carry__0_i_2
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][6] ),
        .I1(\multiOutDelay32_reg_reg_n_0_[1][6] ),
        .O(S1_up3_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up3_carry__0_i_3
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][5] ),
        .I1(\multiOutDelay32_reg_reg_n_0_[1][5] ),
        .O(S1_up3_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up3_carry__0_i_4
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][4] ),
        .I1(\multiOutDelay32_reg_reg_n_0_[1][4] ),
        .O(S1_up3_carry__0_i_4_n_0));
  CARRY4 S1_up3_carry__1
       (.CI(S1_up3_carry__0_n_0),
        .CO({S1_up3_carry__1_n_0,S1_up3_carry__1_n_1,S1_up3_carry__1_n_2,S1_up3_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\multiOutDelay11_reg_reg_n_0_[1][11] ,\multiOutDelay11_reg_reg_n_0_[1][10] ,\multiOutDelay11_reg_reg_n_0_[1][9] ,\multiOutDelay11_reg_reg_n_0_[1][8] }),
        .O({S1_up3_carry__1_n_4,S1_up3_carry__1_n_5,S1_up3_carry__1_n_6,S1_up3_carry__1_n_7}),
        .S({S1_up3_carry__1_i_1_n_0,S1_up3_carry__1_i_2_n_0,S1_up3_carry__1_i_3_n_0,S1_up3_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up3_carry__1_i_1
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][11] ),
        .I1(\multiOutDelay32_reg_reg_n_0_[1][11] ),
        .O(S1_up3_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up3_carry__1_i_2
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][10] ),
        .I1(\multiOutDelay32_reg_reg_n_0_[1][10] ),
        .O(S1_up3_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up3_carry__1_i_3
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][9] ),
        .I1(\multiOutDelay32_reg_reg_n_0_[1][9] ),
        .O(S1_up3_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up3_carry__1_i_4
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][8] ),
        .I1(\multiOutDelay32_reg_reg_n_0_[1][8] ),
        .O(S1_up3_carry__1_i_4_n_0));
  CARRY4 S1_up3_carry__2
       (.CI(S1_up3_carry__1_n_0),
        .CO({S1_up3_carry__2_n_0,S1_up3_carry__2_n_1,S1_up3_carry__2_n_2,S1_up3_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\multiOutDelay11_reg_reg_n_0_[1][15] ,\multiOutDelay11_reg_reg_n_0_[1][14] ,\multiOutDelay11_reg_reg_n_0_[1][13] ,\multiOutDelay11_reg_reg_n_0_[1][12] }),
        .O({S1_up3_carry__2_n_4,S1_up3_carry__2_n_5,S1_up3_carry__2_n_6,S1_up3_carry__2_n_7}),
        .S({S1_up3_carry__2_i_1_n_0,S1_up3_carry__2_i_2_n_0,S1_up3_carry__2_i_3_n_0,S1_up3_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up3_carry__2_i_1
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][15] ),
        .I1(\multiOutDelay32_reg_reg_n_0_[1][15] ),
        .O(S1_up3_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up3_carry__2_i_2
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][14] ),
        .I1(\multiOutDelay32_reg_reg_n_0_[1][14] ),
        .O(S1_up3_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up3_carry__2_i_3
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][13] ),
        .I1(\multiOutDelay32_reg_reg_n_0_[1][13] ),
        .O(S1_up3_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up3_carry__2_i_4
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][12] ),
        .I1(\multiOutDelay32_reg_reg_n_0_[1][12] ),
        .O(S1_up3_carry__2_i_4_n_0));
  CARRY4 S1_up3_carry__3
       (.CI(S1_up3_carry__2_n_0),
        .CO({S1_up3_carry__3_n_0,S1_up3_carry__3_n_1,S1_up3_carry__3_n_2,S1_up3_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\multiOutDelay11_reg_reg_n_0_[1][19] ,\multiOutDelay11_reg_reg_n_0_[1][18] ,\multiOutDelay11_reg_reg_n_0_[1][17] ,\multiOutDelay11_reg_reg_n_0_[1][16] }),
        .O({S1_up3_carry__3_n_4,S1_up3_carry__3_n_5,S1_up3_carry__3_n_6,S1_up3_carry__3_n_7}),
        .S({S1_up3_carry__3_i_1_n_0,S1_up3_carry__3_i_2_n_0,S1_up3_carry__3_i_3_n_0,S1_up3_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up3_carry__3_i_1
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][19] ),
        .I1(\multiOutDelay32_reg_reg_n_0_[1][19] ),
        .O(S1_up3_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up3_carry__3_i_2
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][18] ),
        .I1(\multiOutDelay32_reg_reg_n_0_[1][18] ),
        .O(S1_up3_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up3_carry__3_i_3
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][17] ),
        .I1(\multiOutDelay32_reg_reg_n_0_[1][17] ),
        .O(S1_up3_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up3_carry__3_i_4
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][16] ),
        .I1(\multiOutDelay32_reg_reg_n_0_[1][16] ),
        .O(S1_up3_carry__3_i_4_n_0));
  CARRY4 S1_up3_carry__4
       (.CI(S1_up3_carry__3_n_0),
        .CO({S1_up3_carry__4_n_0,S1_up3_carry__4_n_1,S1_up3_carry__4_n_2,S1_up3_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\multiOutDelay11_reg_reg_n_0_[1][23] ,\multiOutDelay11_reg_reg_n_0_[1][22] ,\multiOutDelay11_reg_reg_n_0_[1][21] ,\multiOutDelay11_reg_reg_n_0_[1][20] }),
        .O({S1_up3_carry__4_n_4,S1_up3_carry__4_n_5,S1_up3_carry__4_n_6,S1_up3_carry__4_n_7}),
        .S({S1_up3_carry__4_i_1_n_0,S1_up3_carry__4_i_2_n_0,S1_up3_carry__4_i_3_n_0,S1_up3_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up3_carry__4_i_1
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][23] ),
        .I1(\multiOutDelay32_reg_reg_n_0_[1][23] ),
        .O(S1_up3_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up3_carry__4_i_2
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][22] ),
        .I1(\multiOutDelay32_reg_reg_n_0_[1][22] ),
        .O(S1_up3_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up3_carry__4_i_3
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][21] ),
        .I1(\multiOutDelay32_reg_reg_n_0_[1][21] ),
        .O(S1_up3_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up3_carry__4_i_4
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][20] ),
        .I1(\multiOutDelay32_reg_reg_n_0_[1][20] ),
        .O(S1_up3_carry__4_i_4_n_0));
  CARRY4 S1_up3_carry__5
       (.CI(S1_up3_carry__4_n_0),
        .CO({NLW_S1_up3_carry__5_CO_UNCONNECTED[3:1],S1_up3_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,S1_up3_carry__5_i_1_n_0}),
        .O({NLW_S1_up3_carry__5_O_UNCONNECTED[3:2],S1_up3_carry__5_n_6,S1_up3_carry__5_n_7}),
        .S({1'b0,1'b0,1'b1,S1_up3_carry__5_i_2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    S1_up3_carry__5_i_1
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][24] ),
        .O(S1_up3_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up3_carry__5_i_2
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][24] ),
        .I1(\multiOutDelay32_reg_reg_n_0_[1][24] ),
        .O(S1_up3_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up3_carry_i_1
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][3] ),
        .I1(\multiOutDelay32_reg_reg_n_0_[1][3] ),
        .O(S1_up3_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up3_carry_i_2
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][2] ),
        .I1(\multiOutDelay32_reg_reg_n_0_[1][2] ),
        .O(S1_up3_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up3_carry_i_3
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][1] ),
        .I1(\multiOutDelay32_reg_reg_n_0_[1][1] ),
        .O(S1_up3_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    S1_up3_carry_i_4
       (.I0(\multiOutDelay11_reg_reg_n_0_[1][0] ),
        .I1(\multiOutDelay32_reg_reg_n_0_[1][0] ),
        .O(S1_up3_carry_i_4_n_0));
  FDCE \S1_up_delay1_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg_n_0_[1][0] ),
        .Q(\S1_up_delay1_reg_n_0_[0] ));
  FDCE \S1_up_delay1_reg[10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg_n_0_[1][10] ),
        .Q(\S1_up_delay1_reg_n_0_[10] ));
  FDCE \S1_up_delay1_reg[11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg_n_0_[1][11] ),
        .Q(\S1_up_delay1_reg_n_0_[11] ));
  FDCE \S1_up_delay1_reg[12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg_n_0_[1][12] ),
        .Q(\S1_up_delay1_reg_n_0_[12] ));
  FDCE \S1_up_delay1_reg[13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg_n_0_[1][13] ),
        .Q(\S1_up_delay1_reg_n_0_[13] ));
  FDCE \S1_up_delay1_reg[14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg_n_0_[1][14] ),
        .Q(\S1_up_delay1_reg_n_0_[14] ));
  FDCE \S1_up_delay1_reg[15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg_n_0_[1][15] ),
        .Q(\S1_up_delay1_reg_n_0_[15] ));
  FDCE \S1_up_delay1_reg[16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg_n_0_[1][16] ),
        .Q(\S1_up_delay1_reg_n_0_[16] ));
  FDCE \S1_up_delay1_reg[17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg_n_0_[1][17] ),
        .Q(\S1_up_delay1_reg_n_0_[17] ));
  FDCE \S1_up_delay1_reg[18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg_n_0_[1][18] ),
        .Q(\S1_up_delay1_reg_n_0_[18] ));
  FDCE \S1_up_delay1_reg[19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg_n_0_[1][19] ),
        .Q(\S1_up_delay1_reg_n_0_[19] ));
  FDCE \S1_up_delay1_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg_n_0_[1][1] ),
        .Q(\S1_up_delay1_reg_n_0_[1] ));
  FDCE \S1_up_delay1_reg[20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg_n_0_[1][20] ),
        .Q(\S1_up_delay1_reg_n_0_[20] ));
  FDCE \S1_up_delay1_reg[21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg_n_0_[1][21] ),
        .Q(\S1_up_delay1_reg_n_0_[21] ));
  FDCE \S1_up_delay1_reg[22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg_n_0_[1][22] ),
        .Q(\S1_up_delay1_reg_n_0_[22] ));
  FDCE \S1_up_delay1_reg[23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg_n_0_[1][23] ),
        .Q(\S1_up_delay1_reg_n_0_[23] ));
  FDCE \S1_up_delay1_reg[25] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg_n_0_[1][24] ),
        .Q(\S1_up_delay1_reg_n_0_[25] ));
  FDCE \S1_up_delay1_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg_n_0_[1][2] ),
        .Q(\S1_up_delay1_reg_n_0_[2] ));
  FDCE \S1_up_delay1_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg_n_0_[1][3] ),
        .Q(\S1_up_delay1_reg_n_0_[3] ));
  FDCE \S1_up_delay1_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg_n_0_[1][4] ),
        .Q(\S1_up_delay1_reg_n_0_[4] ));
  FDCE \S1_up_delay1_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg_n_0_[1][5] ),
        .Q(\S1_up_delay1_reg_n_0_[5] ));
  FDCE \S1_up_delay1_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg_n_0_[1][6] ),
        .Q(\S1_up_delay1_reg_n_0_[6] ));
  FDCE \S1_up_delay1_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg_n_0_[1][7] ),
        .Q(\S1_up_delay1_reg_n_0_[7] ));
  FDCE \S1_up_delay1_reg[8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg_n_0_[1][8] ),
        .Q(\S1_up_delay1_reg_n_0_[8] ));
  FDCE \S1_up_delay1_reg[9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg_reg_n_0_[1][9] ),
        .Q(\S1_up_delay1_reg_n_0_[9] ));
  FDCE \S1_up_delay2_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry_n_7),
        .Q(\S1_up_delay2_reg_n_0_[0] ));
  FDCE \S1_up_delay2_reg[10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry__1_n_5),
        .Q(\S1_up_delay2_reg_n_0_[10] ));
  FDCE \S1_up_delay2_reg[11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry__1_n_4),
        .Q(\S1_up_delay2_reg_n_0_[11] ));
  FDCE \S1_up_delay2_reg[12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry__2_n_7),
        .Q(\S1_up_delay2_reg_n_0_[12] ));
  FDCE \S1_up_delay2_reg[13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry__2_n_6),
        .Q(\S1_up_delay2_reg_n_0_[13] ));
  FDCE \S1_up_delay2_reg[14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry__2_n_5),
        .Q(\S1_up_delay2_reg_n_0_[14] ));
  FDCE \S1_up_delay2_reg[15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry__2_n_4),
        .Q(\S1_up_delay2_reg_n_0_[15] ));
  FDCE \S1_up_delay2_reg[16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry__3_n_7),
        .Q(\S1_up_delay2_reg_n_0_[16] ));
  FDCE \S1_up_delay2_reg[17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry__3_n_6),
        .Q(\S1_up_delay2_reg_n_0_[17] ));
  FDCE \S1_up_delay2_reg[18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry__3_n_5),
        .Q(\S1_up_delay2_reg_n_0_[18] ));
  FDCE \S1_up_delay2_reg[19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry__3_n_4),
        .Q(\S1_up_delay2_reg_n_0_[19] ));
  FDCE \S1_up_delay2_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry_n_6),
        .Q(\S1_up_delay2_reg_n_0_[1] ));
  FDCE \S1_up_delay2_reg[20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry__4_n_7),
        .Q(\S1_up_delay2_reg_n_0_[20] ));
  FDCE \S1_up_delay2_reg[21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry__4_n_6),
        .Q(\S1_up_delay2_reg_n_0_[21] ));
  FDCE \S1_up_delay2_reg[22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry__4_n_5),
        .Q(\S1_up_delay2_reg_n_0_[22] ));
  FDCE \S1_up_delay2_reg[23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry__4_n_4),
        .Q(\S1_up_delay2_reg_n_0_[23] ));
  FDCE \S1_up_delay2_reg[24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry__5_n_7),
        .Q(\S1_up_delay2_reg_n_0_[24] ));
  FDCE \S1_up_delay2_reg[25] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry__5_n_6),
        .Q(\S1_up_delay2_reg_n_0_[25] ));
  FDCE \S1_up_delay2_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry_n_5),
        .Q(\S1_up_delay2_reg_n_0_[2] ));
  FDCE \S1_up_delay2_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry_n_4),
        .Q(\S1_up_delay2_reg_n_0_[3] ));
  FDCE \S1_up_delay2_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry__0_n_7),
        .Q(\S1_up_delay2_reg_n_0_[4] ));
  FDCE \S1_up_delay2_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry__0_n_6),
        .Q(\S1_up_delay2_reg_n_0_[5] ));
  FDCE \S1_up_delay2_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry__0_n_5),
        .Q(\S1_up_delay2_reg_n_0_[6] ));
  FDCE \S1_up_delay2_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry__0_n_4),
        .Q(\S1_up_delay2_reg_n_0_[7] ));
  FDCE \S1_up_delay2_reg[8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry__1_n_7),
        .Q(\S1_up_delay2_reg_n_0_[8] ));
  FDCE \S1_up_delay2_reg[9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up2_carry__1_n_6),
        .Q(\S1_up_delay2_reg_n_0_[9] ));
  FDCE \S1_up_delay3_reg[10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3_carry__1_n_5),
        .Q(\S1_up_delay3_reg_n_0_[10] ));
  FDCE \S1_up_delay3_reg[11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3_carry__1_n_4),
        .Q(\S1_up_delay3_reg_n_0_[11] ));
  FDCE \S1_up_delay3_reg[12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3_carry__2_n_7),
        .Q(\S1_up_delay3_reg_n_0_[12] ));
  FDCE \S1_up_delay3_reg[13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3_carry__2_n_6),
        .Q(\S1_up_delay3_reg_n_0_[13] ));
  FDCE \S1_up_delay3_reg[14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3_carry__2_n_5),
        .Q(\S1_up_delay3_reg_n_0_[14] ));
  FDCE \S1_up_delay3_reg[15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3_carry__2_n_4),
        .Q(\S1_up_delay3_reg_n_0_[15] ));
  FDCE \S1_up_delay3_reg[16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3_carry__3_n_7),
        .Q(\S1_up_delay3_reg_n_0_[16] ));
  FDCE \S1_up_delay3_reg[17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3_carry__3_n_6),
        .Q(\S1_up_delay3_reg_n_0_[17] ));
  FDCE \S1_up_delay3_reg[18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3_carry__3_n_5),
        .Q(\S1_up_delay3_reg_n_0_[18] ));
  FDCE \S1_up_delay3_reg[19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3_carry__3_n_4),
        .Q(\S1_up_delay3_reg_n_0_[19] ));
  FDCE \S1_up_delay3_reg[20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3_carry__4_n_7),
        .Q(\S1_up_delay3_reg_n_0_[20] ));
  FDCE \S1_up_delay3_reg[21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3_carry__4_n_6),
        .Q(\S1_up_delay3_reg_n_0_[21] ));
  FDCE \S1_up_delay3_reg[22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3_carry__4_n_5),
        .Q(\S1_up_delay3_reg_n_0_[22] ));
  FDCE \S1_up_delay3_reg[23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3_carry__4_n_4),
        .Q(\S1_up_delay3_reg_n_0_[23] ));
  FDCE \S1_up_delay3_reg[24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3_carry__5_n_7),
        .Q(\S1_up_delay3_reg_n_0_[24] ));
  FDCE \S1_up_delay3_reg[25] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3_carry__5_n_6),
        .Q(\S1_up_delay3_reg_n_0_[25] ));
  FDCE \S1_up_delay3_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3_carry__0_n_7),
        .Q(\S1_up_delay3_reg_n_0_[4] ));
  FDCE \S1_up_delay3_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3_carry__0_n_6),
        .Q(\S1_up_delay3_reg_n_0_[5] ));
  FDCE \S1_up_delay3_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3_carry__0_n_5),
        .Q(\S1_up_delay3_reg_n_0_[6] ));
  FDCE \S1_up_delay3_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3_carry__0_n_4),
        .Q(\S1_up_delay3_reg_n_0_[7] ));
  FDCE \S1_up_delay3_reg[8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3_carry__1_n_7),
        .Q(\S1_up_delay3_reg_n_0_[8] ));
  FDCE \S1_up_delay3_reg[9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(S1_up3_carry__1_n_6),
        .Q(\S1_up_delay3_reg_n_0_[9] ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_10 
       (.I0(\S1_up_delay1_reg_n_0_[9] ),
        .I1(\S1_down_delay1_reg_n_0_[9] ),
        .O(\S2_delay1[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_11 
       (.I0(\S1_up_delay1_reg_n_0_[8] ),
        .I1(\S1_down_delay1_reg_n_0_[8] ),
        .O(\S2_delay1[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_13 
       (.I0(\S1_up_delay1_reg_n_0_[7] ),
        .I1(\S1_down_delay1_reg_n_0_[7] ),
        .O(\S2_delay1[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_14 
       (.I0(\S1_up_delay1_reg_n_0_[6] ),
        .I1(\S1_down_delay1_reg_n_0_[6] ),
        .O(\S2_delay1[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_15 
       (.I0(\S1_up_delay1_reg_n_0_[5] ),
        .I1(\S1_down_delay1_reg_n_0_[5] ),
        .O(\S2_delay1[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_16 
       (.I0(\S1_up_delay1_reg_n_0_[4] ),
        .I1(\S1_down_delay1_reg_n_0_[4] ),
        .O(\S2_delay1[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_17 
       (.I0(\S1_up_delay1_reg_n_0_[3] ),
        .I1(\S1_down_delay1_reg_n_0_[3] ),
        .O(\S2_delay1[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_18 
       (.I0(\S1_up_delay1_reg_n_0_[2] ),
        .I1(\S1_down_delay1_reg_n_0_[2] ),
        .O(\S2_delay1[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_19 
       (.I0(\S1_up_delay1_reg_n_0_[1] ),
        .I1(\S1_down_delay1_reg_n_0_[1] ),
        .O(\S2_delay1[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_20 
       (.I0(\S1_up_delay1_reg_n_0_[0] ),
        .I1(\S1_down_delay1_reg_n_0_[0] ),
        .O(\S2_delay1[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_3 
       (.I0(\S1_up_delay1_reg_n_0_[15] ),
        .I1(\S1_down_delay1_reg_n_0_[15] ),
        .O(\S2_delay1[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_4 
       (.I0(\S1_up_delay1_reg_n_0_[14] ),
        .I1(\S1_down_delay1_reg_n_0_[14] ),
        .O(\S2_delay1[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_5 
       (.I0(\S1_up_delay1_reg_n_0_[13] ),
        .I1(\S1_down_delay1_reg_n_0_[13] ),
        .O(\S2_delay1[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_6 
       (.I0(\S1_up_delay1_reg_n_0_[12] ),
        .I1(\S1_down_delay1_reg_n_0_[12] ),
        .O(\S2_delay1[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_8 
       (.I0(\S1_up_delay1_reg_n_0_[11] ),
        .I1(\S1_down_delay1_reg_n_0_[11] ),
        .O(\S2_delay1[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[15]_i_9 
       (.I0(\S1_up_delay1_reg_n_0_[10] ),
        .I1(\S1_down_delay1_reg_n_0_[10] ),
        .O(\S2_delay1[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[19]_i_2 
       (.I0(\S1_up_delay1_reg_n_0_[19] ),
        .I1(\S1_down_delay1_reg_n_0_[19] ),
        .O(\S2_delay1[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[19]_i_3 
       (.I0(\S1_up_delay1_reg_n_0_[18] ),
        .I1(\S1_down_delay1_reg_n_0_[18] ),
        .O(\S2_delay1[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[19]_i_4 
       (.I0(\S1_up_delay1_reg_n_0_[17] ),
        .I1(\S1_down_delay1_reg_n_0_[17] ),
        .O(\S2_delay1[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[19]_i_5 
       (.I0(\S1_up_delay1_reg_n_0_[16] ),
        .I1(\S1_down_delay1_reg_n_0_[16] ),
        .O(\S2_delay1[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[23]_i_2 
       (.I0(\S1_up_delay1_reg_n_0_[23] ),
        .I1(\S1_down_delay1_reg_n_0_[23] ),
        .O(\S2_delay1[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[23]_i_3 
       (.I0(\S1_up_delay1_reg_n_0_[22] ),
        .I1(\S1_down_delay1_reg_n_0_[22] ),
        .O(\S2_delay1[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[23]_i_4 
       (.I0(\S1_up_delay1_reg_n_0_[21] ),
        .I1(\S1_down_delay1_reg_n_0_[21] ),
        .O(\S2_delay1[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[23]_i_5 
       (.I0(\S1_up_delay1_reg_n_0_[20] ),
        .I1(\S1_down_delay1_reg_n_0_[20] ),
        .O(\S2_delay1[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \S2_delay1[26]_i_2 
       (.I0(\S1_up_delay1_reg_n_0_[25] ),
        .O(\S2_delay1[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[26]_i_3__0 
       (.I0(\S1_up_delay1_reg_n_0_[25] ),
        .I1(\S1_down_delay1_reg_n_0_[25] ),
        .O(\S2_delay1[26]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay1[26]_i_4 
       (.I0(\S1_up_delay1_reg_n_0_[25] ),
        .I1(\S1_down_delay1_reg_n_0_[24] ),
        .O(\S2_delay1[26]_i_4_n_0 ));
  FDCE \S2_delay1_reg[13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay1_reg[15]_i_1_n_6 ),
        .Q(\S2_delay1_reg_n_0_[13] ));
  FDCE \S2_delay1_reg[14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay1_reg[15]_i_1_n_5 ),
        .Q(p_1_in[0]));
  FDCE \S2_delay1_reg[15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay1_reg[15]_i_1_n_4 ),
        .Q(p_1_in[1]));
  CARRY4 \S2_delay1_reg[15]_i_1 
       (.CI(\S2_delay1_reg[15]_i_2_n_0 ),
        .CO({\S2_delay1_reg[15]_i_1_n_0 ,\S2_delay1_reg[15]_i_1_n_1 ,\S2_delay1_reg[15]_i_1_n_2 ,\S2_delay1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\S1_up_delay1_reg_n_0_[15] ,\S1_up_delay1_reg_n_0_[14] ,\S1_up_delay1_reg_n_0_[13] ,\S1_up_delay1_reg_n_0_[12] }),
        .O({\S2_delay1_reg[15]_i_1_n_4 ,\S2_delay1_reg[15]_i_1_n_5 ,\S2_delay1_reg[15]_i_1_n_6 ,\NLW_S2_delay1_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\S2_delay1[15]_i_3_n_0 ,\S2_delay1[15]_i_4_n_0 ,\S2_delay1[15]_i_5_n_0 ,\S2_delay1[15]_i_6_n_0 }));
  CARRY4 \S2_delay1_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\S2_delay1_reg[15]_i_12_n_0 ,\S2_delay1_reg[15]_i_12_n_1 ,\S2_delay1_reg[15]_i_12_n_2 ,\S2_delay1_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\S1_up_delay1_reg_n_0_[3] ,\S1_up_delay1_reg_n_0_[2] ,\S1_up_delay1_reg_n_0_[1] ,\S1_up_delay1_reg_n_0_[0] }),
        .O(\NLW_S2_delay1_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\S2_delay1[15]_i_17_n_0 ,\S2_delay1[15]_i_18_n_0 ,\S2_delay1[15]_i_19_n_0 ,\S2_delay1[15]_i_20_n_0 }));
  CARRY4 \S2_delay1_reg[15]_i_2 
       (.CI(\S2_delay1_reg[15]_i_7_n_0 ),
        .CO({\S2_delay1_reg[15]_i_2_n_0 ,\S2_delay1_reg[15]_i_2_n_1 ,\S2_delay1_reg[15]_i_2_n_2 ,\S2_delay1_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\S1_up_delay1_reg_n_0_[11] ,\S1_up_delay1_reg_n_0_[10] ,\S1_up_delay1_reg_n_0_[9] ,\S1_up_delay1_reg_n_0_[8] }),
        .O(\NLW_S2_delay1_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\S2_delay1[15]_i_8_n_0 ,\S2_delay1[15]_i_9_n_0 ,\S2_delay1[15]_i_10_n_0 ,\S2_delay1[15]_i_11_n_0 }));
  CARRY4 \S2_delay1_reg[15]_i_7 
       (.CI(\S2_delay1_reg[15]_i_12_n_0 ),
        .CO({\S2_delay1_reg[15]_i_7_n_0 ,\S2_delay1_reg[15]_i_7_n_1 ,\S2_delay1_reg[15]_i_7_n_2 ,\S2_delay1_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\S1_up_delay1_reg_n_0_[7] ,\S1_up_delay1_reg_n_0_[6] ,\S1_up_delay1_reg_n_0_[5] ,\S1_up_delay1_reg_n_0_[4] }),
        .O(\NLW_S2_delay1_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\S2_delay1[15]_i_13_n_0 ,\S2_delay1[15]_i_14_n_0 ,\S2_delay1[15]_i_15_n_0 ,\S2_delay1[15]_i_16_n_0 }));
  FDCE \S2_delay1_reg[16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay1_reg[19]_i_1_n_7 ),
        .Q(p_1_in[2]));
  FDCE \S2_delay1_reg[17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay1_reg[19]_i_1_n_6 ),
        .Q(p_1_in[3]));
  FDCE \S2_delay1_reg[18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay1_reg[19]_i_1_n_5 ),
        .Q(p_1_in[4]));
  FDCE \S2_delay1_reg[19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay1_reg[19]_i_1_n_4 ),
        .Q(p_1_in[5]));
  CARRY4 \S2_delay1_reg[19]_i_1 
       (.CI(\S2_delay1_reg[15]_i_1_n_0 ),
        .CO({\S2_delay1_reg[19]_i_1_n_0 ,\S2_delay1_reg[19]_i_1_n_1 ,\S2_delay1_reg[19]_i_1_n_2 ,\S2_delay1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\S1_up_delay1_reg_n_0_[19] ,\S1_up_delay1_reg_n_0_[18] ,\S1_up_delay1_reg_n_0_[17] ,\S1_up_delay1_reg_n_0_[16] }),
        .O({\S2_delay1_reg[19]_i_1_n_4 ,\S2_delay1_reg[19]_i_1_n_5 ,\S2_delay1_reg[19]_i_1_n_6 ,\S2_delay1_reg[19]_i_1_n_7 }),
        .S({\S2_delay1[19]_i_2_n_0 ,\S2_delay1[19]_i_3_n_0 ,\S2_delay1[19]_i_4_n_0 ,\S2_delay1[19]_i_5_n_0 }));
  FDCE \S2_delay1_reg[20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay1_reg[23]_i_1_n_7 ),
        .Q(p_1_in[6]));
  FDCE \S2_delay1_reg[21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay1_reg[23]_i_1_n_6 ),
        .Q(p_1_in[7]));
  FDCE \S2_delay1_reg[22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay1_reg[23]_i_1_n_5 ),
        .Q(p_2_in[0]));
  FDCE \S2_delay1_reg[23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay1_reg[23]_i_1_n_4 ),
        .Q(p_2_in[1]));
  CARRY4 \S2_delay1_reg[23]_i_1 
       (.CI(\S2_delay1_reg[19]_i_1_n_0 ),
        .CO({\S2_delay1_reg[23]_i_1_n_0 ,\S2_delay1_reg[23]_i_1_n_1 ,\S2_delay1_reg[23]_i_1_n_2 ,\S2_delay1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\S1_up_delay1_reg_n_0_[23] ,\S1_up_delay1_reg_n_0_[22] ,\S1_up_delay1_reg_n_0_[21] ,\S1_up_delay1_reg_n_0_[20] }),
        .O({\S2_delay1_reg[23]_i_1_n_4 ,\S2_delay1_reg[23]_i_1_n_5 ,\S2_delay1_reg[23]_i_1_n_6 ,\S2_delay1_reg[23]_i_1_n_7 }),
        .S({\S2_delay1[23]_i_2_n_0 ,\S2_delay1[23]_i_3_n_0 ,\S2_delay1[23]_i_4_n_0 ,\S2_delay1[23]_i_5_n_0 }));
  FDCE \S2_delay1_reg[24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay1_reg[26]_i_1_n_7 ),
        .Q(p_2_in[2]));
  FDCE \S2_delay1_reg[25] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay1_reg[26]_i_1_n_6 ),
        .Q(p_2_in[3]));
  FDCE \S2_delay1_reg[26] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay1_reg[26]_i_1_n_5 ),
        .Q(\S2_delay1_reg_n_0_[26] ));
  CARRY4 \S2_delay1_reg[26]_i_1 
       (.CI(\S2_delay1_reg[23]_i_1_n_0 ),
        .CO({\NLW_S2_delay1_reg[26]_i_1_CO_UNCONNECTED [3:2],\S2_delay1_reg[26]_i_1_n_2 ,\S2_delay1_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\S2_delay1[26]_i_2_n_0 ,\S1_up_delay1_reg_n_0_[25] }),
        .O({\NLW_S2_delay1_reg[26]_i_1_O_UNCONNECTED [3],\S2_delay1_reg[26]_i_1_n_5 ,\S2_delay1_reg[26]_i_1_n_6 ,\S2_delay1_reg[26]_i_1_n_7 }),
        .S({1'b0,1'b1,\S2_delay1[26]_i_3__0_n_0 ,\S2_delay1[26]_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_10 
       (.I0(\S1_up_delay2_reg_n_0_[9] ),
        .I1(\S1_down_delay2_reg_n_0_[9] ),
        .O(\S2_delay2[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_11 
       (.I0(\S1_up_delay2_reg_n_0_[8] ),
        .I1(\S1_down_delay2_reg_n_0_[8] ),
        .O(\S2_delay2[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_13 
       (.I0(\S1_up_delay2_reg_n_0_[7] ),
        .I1(\S1_down_delay2_reg_n_0_[7] ),
        .O(\S2_delay2[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_14 
       (.I0(\S1_up_delay2_reg_n_0_[6] ),
        .I1(\S1_down_delay2_reg_n_0_[6] ),
        .O(\S2_delay2[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_15 
       (.I0(\S1_up_delay2_reg_n_0_[5] ),
        .I1(\S1_down_delay2_reg_n_0_[5] ),
        .O(\S2_delay2[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_16 
       (.I0(\S1_up_delay2_reg_n_0_[4] ),
        .I1(\S1_down_delay2_reg_n_0_[4] ),
        .O(\S2_delay2[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_17 
       (.I0(\S1_up_delay2_reg_n_0_[3] ),
        .I1(\S1_down_delay2_reg_n_0_[3] ),
        .O(\S2_delay2[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_18 
       (.I0(\S1_up_delay2_reg_n_0_[2] ),
        .I1(\S1_down_delay2_reg_n_0_[2] ),
        .O(\S2_delay2[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_19 
       (.I0(\S1_up_delay2_reg_n_0_[1] ),
        .I1(\S1_down_delay2_reg_n_0_[1] ),
        .O(\S2_delay2[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_20 
       (.I0(\S1_up_delay2_reg_n_0_[0] ),
        .I1(\S1_down_delay2_reg_n_0_[0] ),
        .O(\S2_delay2[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_3 
       (.I0(\S1_up_delay2_reg_n_0_[15] ),
        .I1(\S1_down_delay2_reg_n_0_[15] ),
        .O(\S2_delay2[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_4 
       (.I0(\S1_up_delay2_reg_n_0_[14] ),
        .I1(\S1_down_delay2_reg_n_0_[14] ),
        .O(\S2_delay2[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_5 
       (.I0(\S1_up_delay2_reg_n_0_[13] ),
        .I1(\S1_down_delay2_reg_n_0_[13] ),
        .O(\S2_delay2[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_6 
       (.I0(\S1_up_delay2_reg_n_0_[12] ),
        .I1(\S1_down_delay2_reg_n_0_[12] ),
        .O(\S2_delay2[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_8 
       (.I0(\S1_up_delay2_reg_n_0_[11] ),
        .I1(\S1_down_delay2_reg_n_0_[11] ),
        .O(\S2_delay2[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[15]_i_9 
       (.I0(\S1_up_delay2_reg_n_0_[10] ),
        .I1(\S1_down_delay2_reg_n_0_[10] ),
        .O(\S2_delay2[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[19]_i_2 
       (.I0(\S1_up_delay2_reg_n_0_[19] ),
        .I1(\S1_down_delay2_reg_n_0_[19] ),
        .O(\S2_delay2[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[19]_i_3 
       (.I0(\S1_up_delay2_reg_n_0_[18] ),
        .I1(\S1_down_delay2_reg_n_0_[18] ),
        .O(\S2_delay2[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[19]_i_4 
       (.I0(\S1_up_delay2_reg_n_0_[17] ),
        .I1(\S1_down_delay2_reg_n_0_[17] ),
        .O(\S2_delay2[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[19]_i_5 
       (.I0(\S1_up_delay2_reg_n_0_[16] ),
        .I1(\S1_down_delay2_reg_n_0_[16] ),
        .O(\S2_delay2[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[23]_i_2 
       (.I0(\S1_up_delay2_reg_n_0_[23] ),
        .I1(\S1_down_delay2_reg_n_0_[23] ),
        .O(\S2_delay2[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[23]_i_3 
       (.I0(\S1_up_delay2_reg_n_0_[22] ),
        .I1(\S1_down_delay2_reg_n_0_[22] ),
        .O(\S2_delay2[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[23]_i_4 
       (.I0(\S1_up_delay2_reg_n_0_[21] ),
        .I1(\S1_down_delay2_reg_n_0_[21] ),
        .O(\S2_delay2[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[23]_i_5 
       (.I0(\S1_up_delay2_reg_n_0_[20] ),
        .I1(\S1_down_delay2_reg_n_0_[20] ),
        .O(\S2_delay2[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \S2_delay2[26]_i_2 
       (.I0(\S1_up_delay2_reg_n_0_[25] ),
        .O(\S2_delay2[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[26]_i_3__0 
       (.I0(\S1_up_delay2_reg_n_0_[25] ),
        .I1(\S1_down_delay2_reg_n_0_[25] ),
        .O(\S2_delay2[26]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay2[26]_i_4 
       (.I0(\S1_up_delay2_reg_n_0_[24] ),
        .I1(\S1_down_delay2_reg_n_0_[24] ),
        .O(\S2_delay2[26]_i_4_n_0 ));
  FDCE \S2_delay2_reg[13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay2_reg[15]_i_1_n_6 ),
        .Q(\S2_delay2_reg_n_0_[13] ));
  FDCE \S2_delay2_reg[14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay2_reg[15]_i_1_n_5 ),
        .Q(S2_delay2[14]));
  FDCE \S2_delay2_reg[15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay2_reg[15]_i_1_n_4 ),
        .Q(S2_delay2[15]));
  CARRY4 \S2_delay2_reg[15]_i_1 
       (.CI(\S2_delay2_reg[15]_i_2_n_0 ),
        .CO({\S2_delay2_reg[15]_i_1_n_0 ,\S2_delay2_reg[15]_i_1_n_1 ,\S2_delay2_reg[15]_i_1_n_2 ,\S2_delay2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\S1_up_delay2_reg_n_0_[15] ,\S1_up_delay2_reg_n_0_[14] ,\S1_up_delay2_reg_n_0_[13] ,\S1_up_delay2_reg_n_0_[12] }),
        .O({\S2_delay2_reg[15]_i_1_n_4 ,\S2_delay2_reg[15]_i_1_n_5 ,\S2_delay2_reg[15]_i_1_n_6 ,\NLW_S2_delay2_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\S2_delay2[15]_i_3_n_0 ,\S2_delay2[15]_i_4_n_0 ,\S2_delay2[15]_i_5_n_0 ,\S2_delay2[15]_i_6_n_0 }));
  CARRY4 \S2_delay2_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\S2_delay2_reg[15]_i_12_n_0 ,\S2_delay2_reg[15]_i_12_n_1 ,\S2_delay2_reg[15]_i_12_n_2 ,\S2_delay2_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\S1_up_delay2_reg_n_0_[3] ,\S1_up_delay2_reg_n_0_[2] ,\S1_up_delay2_reg_n_0_[1] ,\S1_up_delay2_reg_n_0_[0] }),
        .O(\NLW_S2_delay2_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\S2_delay2[15]_i_17_n_0 ,\S2_delay2[15]_i_18_n_0 ,\S2_delay2[15]_i_19_n_0 ,\S2_delay2[15]_i_20_n_0 }));
  CARRY4 \S2_delay2_reg[15]_i_2 
       (.CI(\S2_delay2_reg[15]_i_7_n_0 ),
        .CO({\S2_delay2_reg[15]_i_2_n_0 ,\S2_delay2_reg[15]_i_2_n_1 ,\S2_delay2_reg[15]_i_2_n_2 ,\S2_delay2_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\S1_up_delay2_reg_n_0_[11] ,\S1_up_delay2_reg_n_0_[10] ,\S1_up_delay2_reg_n_0_[9] ,\S1_up_delay2_reg_n_0_[8] }),
        .O(\NLW_S2_delay2_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\S2_delay2[15]_i_8_n_0 ,\S2_delay2[15]_i_9_n_0 ,\S2_delay2[15]_i_10_n_0 ,\S2_delay2[15]_i_11_n_0 }));
  CARRY4 \S2_delay2_reg[15]_i_7 
       (.CI(\S2_delay2_reg[15]_i_12_n_0 ),
        .CO({\S2_delay2_reg[15]_i_7_n_0 ,\S2_delay2_reg[15]_i_7_n_1 ,\S2_delay2_reg[15]_i_7_n_2 ,\S2_delay2_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\S1_up_delay2_reg_n_0_[7] ,\S1_up_delay2_reg_n_0_[6] ,\S1_up_delay2_reg_n_0_[5] ,\S1_up_delay2_reg_n_0_[4] }),
        .O(\NLW_S2_delay2_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\S2_delay2[15]_i_13_n_0 ,\S2_delay2[15]_i_14_n_0 ,\S2_delay2[15]_i_15_n_0 ,\S2_delay2[15]_i_16_n_0 }));
  FDCE \S2_delay2_reg[16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay2_reg[19]_i_1_n_7 ),
        .Q(S2_delay2[16]));
  FDCE \S2_delay2_reg[17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay2_reg[19]_i_1_n_6 ),
        .Q(S2_delay2[17]));
  FDCE \S2_delay2_reg[18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay2_reg[19]_i_1_n_5 ),
        .Q(S2_delay2[18]));
  FDCE \S2_delay2_reg[19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay2_reg[19]_i_1_n_4 ),
        .Q(S2_delay2[19]));
  CARRY4 \S2_delay2_reg[19]_i_1 
       (.CI(\S2_delay2_reg[15]_i_1_n_0 ),
        .CO({\S2_delay2_reg[19]_i_1_n_0 ,\S2_delay2_reg[19]_i_1_n_1 ,\S2_delay2_reg[19]_i_1_n_2 ,\S2_delay2_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\S1_up_delay2_reg_n_0_[19] ,\S1_up_delay2_reg_n_0_[18] ,\S1_up_delay2_reg_n_0_[17] ,\S1_up_delay2_reg_n_0_[16] }),
        .O({\S2_delay2_reg[19]_i_1_n_4 ,\S2_delay2_reg[19]_i_1_n_5 ,\S2_delay2_reg[19]_i_1_n_6 ,\S2_delay2_reg[19]_i_1_n_7 }),
        .S({\S2_delay2[19]_i_2_n_0 ,\S2_delay2[19]_i_3_n_0 ,\S2_delay2[19]_i_4_n_0 ,\S2_delay2[19]_i_5_n_0 }));
  FDCE \S2_delay2_reg[20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay2_reg[23]_i_1_n_7 ),
        .Q(S2_delay2[20]));
  FDCE \S2_delay2_reg[21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay2_reg[23]_i_1_n_6 ),
        .Q(S2_delay2[21]));
  FDCE \S2_delay2_reg[22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay2_reg[23]_i_1_n_5 ),
        .Q(S2_delay2[22]));
  FDCE \S2_delay2_reg[23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay2_reg[23]_i_1_n_4 ),
        .Q(S2_delay2[23]));
  CARRY4 \S2_delay2_reg[23]_i_1 
       (.CI(\S2_delay2_reg[19]_i_1_n_0 ),
        .CO({\S2_delay2_reg[23]_i_1_n_0 ,\S2_delay2_reg[23]_i_1_n_1 ,\S2_delay2_reg[23]_i_1_n_2 ,\S2_delay2_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\S1_up_delay2_reg_n_0_[23] ,\S1_up_delay2_reg_n_0_[22] ,\S1_up_delay2_reg_n_0_[21] ,\S1_up_delay2_reg_n_0_[20] }),
        .O({\S2_delay2_reg[23]_i_1_n_4 ,\S2_delay2_reg[23]_i_1_n_5 ,\S2_delay2_reg[23]_i_1_n_6 ,\S2_delay2_reg[23]_i_1_n_7 }),
        .S({\S2_delay2[23]_i_2_n_0 ,\S2_delay2[23]_i_3_n_0 ,\S2_delay2[23]_i_4_n_0 ,\S2_delay2[23]_i_5_n_0 }));
  FDCE \S2_delay2_reg[24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay2_reg[26]_i_1_n_7 ),
        .Q(S2_delay2[24]));
  FDCE \S2_delay2_reg[25] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay2_reg[26]_i_1_n_6 ),
        .Q(S2_delay2[25]));
  FDCE \S2_delay2_reg[26] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay2_reg[26]_i_1_n_5 ),
        .Q(\S2_delay2_reg_n_0_[26] ));
  CARRY4 \S2_delay2_reg[26]_i_1 
       (.CI(\S2_delay2_reg[23]_i_1_n_0 ),
        .CO({\NLW_S2_delay2_reg[26]_i_1_CO_UNCONNECTED [3:2],\S2_delay2_reg[26]_i_1_n_2 ,\S2_delay2_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\S2_delay2[26]_i_2_n_0 ,\S1_up_delay2_reg_n_0_[24] }),
        .O({\NLW_S2_delay2_reg[26]_i_1_O_UNCONNECTED [3],\S2_delay2_reg[26]_i_1_n_5 ,\S2_delay2_reg[26]_i_1_n_6 ,\S2_delay2_reg[26]_i_1_n_7 }),
        .S({1'b0,1'b1,\S2_delay2[26]_i_3__0_n_0 ,\S2_delay2[26]_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[15]_i_10 
       (.I0(\S1_up_delay3_reg_n_0_[4] ),
        .I1(\S1_down_delay3_reg_n_0_[4] ),
        .O(\S2_delay3[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[15]_i_3 
       (.I0(\S1_up_delay3_reg_n_0_[15] ),
        .I1(\S1_down_delay3_reg_n_0_[15] ),
        .O(\S2_delay3[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[15]_i_4 
       (.I0(\S1_up_delay3_reg_n_0_[14] ),
        .I1(\S1_down_delay3_reg_n_0_[14] ),
        .O(\S2_delay3[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[15]_i_6 
       (.I0(\S1_up_delay3_reg_n_0_[11] ),
        .I1(\S1_down_delay3_reg_n_0_[11] ),
        .O(\S2_delay3[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[15]_i_7 
       (.I0(\S1_up_delay3_reg_n_0_[9] ),
        .I1(\S1_down_delay3_reg_n_0_[9] ),
        .O(\S2_delay3[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[15]_i_8 
       (.I0(\S1_up_delay3_reg_n_0_[7] ),
        .I1(\S1_down_delay3_reg_n_0_[7] ),
        .O(\S2_delay3[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[15]_i_9 
       (.I0(\S1_up_delay3_reg_n_0_[5] ),
        .I1(\S1_down_delay3_reg_n_0_[5] ),
        .O(\S2_delay3[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[19]_i_2 
       (.I0(\S1_up_delay3_reg_n_0_[19] ),
        .I1(\S1_down_delay3_reg_n_0_[19] ),
        .O(\S2_delay3[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[19]_i_3 
       (.I0(\S1_up_delay3_reg_n_0_[17] ),
        .I1(\S1_down_delay3_reg_n_0_[17] ),
        .O(\S2_delay3[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[23]_i_2 
       (.I0(\S1_up_delay3_reg_n_0_[23] ),
        .I1(\S1_down_delay3_reg_n_0_[23] ),
        .O(\S2_delay3[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[23]_i_3 
       (.I0(\S1_up_delay3_reg_n_0_[21] ),
        .I1(\S1_down_delay3_reg_n_0_[21] ),
        .O(\S2_delay3[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[23]_i_4 
       (.I0(\S1_up_delay3_reg_n_0_[20] ),
        .I1(\S1_down_delay3_reg_n_0_[20] ),
        .O(\S2_delay3[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \S2_delay3[26]_i_2 
       (.I0(\S1_up_delay3_reg_n_0_[25] ),
        .O(\S2_delay3[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[26]_i_3__0 
       (.I0(\S1_up_delay3_reg_n_0_[25] ),
        .I1(\S1_down_delay3_reg_n_0_[25] ),
        .O(\S2_delay3[26]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \S2_delay3[26]_i_4 
       (.I0(\S1_up_delay3_reg_n_0_[24] ),
        .I1(\S1_down_delay3_reg_n_0_[24] ),
        .O(\S2_delay3[26]_i_4_n_0 ));
  FDCE \S2_delay3_reg[13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay3_reg[15]_i_1_n_6 ),
        .Q(\S2_delay3_reg_n_0_[13] ));
  FDCE \S2_delay3_reg[14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay3_reg[15]_i_1_n_5 ),
        .Q(S2_delay3[14]));
  FDCE \S2_delay3_reg[15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay3_reg[15]_i_1_n_4 ),
        .Q(S2_delay3[15]));
  CARRY4 \S2_delay3_reg[15]_i_1 
       (.CI(\S2_delay3_reg[15]_i_2_n_0 ),
        .CO({\S2_delay3_reg[15]_i_1_n_0 ,\S2_delay3_reg[15]_i_1_n_1 ,\S2_delay3_reg[15]_i_1_n_2 ,\S2_delay3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\S1_up_delay3_reg_n_0_[15] ,\S1_up_delay3_reg_n_0_[14] ,\S1_up_delay3_reg_n_0_[13] ,\S1_up_delay3_reg_n_0_[12] }),
        .O({\S2_delay3_reg[15]_i_1_n_4 ,\S2_delay3_reg[15]_i_1_n_5 ,\S2_delay3_reg[15]_i_1_n_6 ,\NLW_S2_delay3_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\S2_delay3[15]_i_3_n_0 ,\S2_delay3[15]_i_4_n_0 ,\S1_up_delay3_reg_n_0_[13] ,\S1_up_delay3_reg_n_0_[12] }));
  CARRY4 \S2_delay3_reg[15]_i_2 
       (.CI(\S2_delay3_reg[15]_i_5_n_0 ),
        .CO({\S2_delay3_reg[15]_i_2_n_0 ,\S2_delay3_reg[15]_i_2_n_1 ,\S2_delay3_reg[15]_i_2_n_2 ,\S2_delay3_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\S1_up_delay3_reg_n_0_[11] ,\S1_up_delay3_reg_n_0_[10] ,\S1_up_delay3_reg_n_0_[9] ,\S1_up_delay3_reg_n_0_[8] }),
        .O(\NLW_S2_delay3_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\S2_delay3[15]_i_6_n_0 ,\S1_up_delay3_reg_n_0_[10] ,\S2_delay3[15]_i_7_n_0 ,\S1_up_delay3_reg_n_0_[8] }));
  CARRY4 \S2_delay3_reg[15]_i_5 
       (.CI(1'b0),
        .CO({\S2_delay3_reg[15]_i_5_n_0 ,\S2_delay3_reg[15]_i_5_n_1 ,\S2_delay3_reg[15]_i_5_n_2 ,\S2_delay3_reg[15]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\S1_up_delay3_reg_n_0_[7] ,\S1_up_delay3_reg_n_0_[6] ,\S1_up_delay3_reg_n_0_[5] ,\S1_up_delay3_reg_n_0_[4] }),
        .O(\NLW_S2_delay3_reg[15]_i_5_O_UNCONNECTED [3:0]),
        .S({\S2_delay3[15]_i_8_n_0 ,\S1_up_delay3_reg_n_0_[6] ,\S2_delay3[15]_i_9_n_0 ,\S2_delay3[15]_i_10_n_0 }));
  FDCE \S2_delay3_reg[16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay3_reg[19]_i_1_n_7 ),
        .Q(S2_delay3[16]));
  FDCE \S2_delay3_reg[17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay3_reg[19]_i_1_n_6 ),
        .Q(S2_delay3[17]));
  FDCE \S2_delay3_reg[18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay3_reg[19]_i_1_n_5 ),
        .Q(S2_delay3[18]));
  FDCE \S2_delay3_reg[19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay3_reg[19]_i_1_n_4 ),
        .Q(S2_delay3[19]));
  CARRY4 \S2_delay3_reg[19]_i_1 
       (.CI(\S2_delay3_reg[15]_i_1_n_0 ),
        .CO({\S2_delay3_reg[19]_i_1_n_0 ,\S2_delay3_reg[19]_i_1_n_1 ,\S2_delay3_reg[19]_i_1_n_2 ,\S2_delay3_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\S1_up_delay3_reg_n_0_[19] ,\S1_up_delay3_reg_n_0_[18] ,\S1_up_delay3_reg_n_0_[17] ,\S1_up_delay3_reg_n_0_[16] }),
        .O({\S2_delay3_reg[19]_i_1_n_4 ,\S2_delay3_reg[19]_i_1_n_5 ,\S2_delay3_reg[19]_i_1_n_6 ,\S2_delay3_reg[19]_i_1_n_7 }),
        .S({\S2_delay3[19]_i_2_n_0 ,\S1_up_delay3_reg_n_0_[18] ,\S2_delay3[19]_i_3_n_0 ,\S1_up_delay3_reg_n_0_[16] }));
  FDCE \S2_delay3_reg[20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay3_reg[23]_i_1_n_7 ),
        .Q(S2_delay3[20]));
  FDCE \S2_delay3_reg[21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay3_reg[23]_i_1_n_6 ),
        .Q(S2_delay3[21]));
  FDCE \S2_delay3_reg[22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay3_reg[23]_i_1_n_5 ),
        .Q(S2_delay3[22]));
  FDCE \S2_delay3_reg[23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay3_reg[23]_i_1_n_4 ),
        .Q(S2_delay3[23]));
  CARRY4 \S2_delay3_reg[23]_i_1 
       (.CI(\S2_delay3_reg[19]_i_1_n_0 ),
        .CO({\S2_delay3_reg[23]_i_1_n_0 ,\S2_delay3_reg[23]_i_1_n_1 ,\S2_delay3_reg[23]_i_1_n_2 ,\S2_delay3_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\S1_up_delay3_reg_n_0_[23] ,\S1_up_delay3_reg_n_0_[22] ,\S1_up_delay3_reg_n_0_[21] ,\S1_up_delay3_reg_n_0_[20] }),
        .O({\S2_delay3_reg[23]_i_1_n_4 ,\S2_delay3_reg[23]_i_1_n_5 ,\S2_delay3_reg[23]_i_1_n_6 ,\S2_delay3_reg[23]_i_1_n_7 }),
        .S({\S2_delay3[23]_i_2_n_0 ,\S1_up_delay3_reg_n_0_[22] ,\S2_delay3[23]_i_3_n_0 ,\S2_delay3[23]_i_4_n_0 }));
  FDCE \S2_delay3_reg[24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay3_reg[26]_i_1_n_7 ),
        .Q(S2_delay3[24]));
  FDCE \S2_delay3_reg[25] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay3_reg[26]_i_1_n_6 ),
        .Q(S2_delay3[25]));
  FDCE \S2_delay3_reg[26] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\S2_delay3_reg[26]_i_1_n_5 ),
        .Q(\S2_delay3_reg_n_0_[26] ));
  CARRY4 \S2_delay3_reg[26]_i_1 
       (.CI(\S2_delay3_reg[23]_i_1_n_0 ),
        .CO({\NLW_S2_delay3_reg[26]_i_1_CO_UNCONNECTED [3:2],\S2_delay3_reg[26]_i_1_n_2 ,\S2_delay3_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\S2_delay3[26]_i_2_n_0 ,\S1_up_delay3_reg_n_0_[24] }),
        .O({\NLW_S2_delay3_reg[26]_i_1_O_UNCONNECTED [3],\S2_delay3_reg[26]_i_1_n_5 ,\S2_delay3_reg[26]_i_1_n_6 ,\S2_delay3_reg[26]_i_1_n_7 }),
        .S({1'b0,1'b1,\S2_delay3[26]_i_3__0_n_0 ,\S2_delay3[26]_i_4_n_0 }));
  LUT6 #(
    .INIT(64'hF8F8F8F8F8FFFFF8)) 
    \cast_delay1[0]_i_1__0 
       (.I0(\cast_delay1[3]_i_2__0_n_0 ),
        .I1(\cast_delay1[0]_i_2_n_0 ),
        .I2(\cast_delay1[7]_i_2__0_n_0 ),
        .I3(\S2_delay1_reg_n_0_[13] ),
        .I4(p_1_in[0]),
        .I5(\S2_delay1_reg_n_0_[26] ),
        .O(\cast_delay1[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \cast_delay1[0]_i_2 
       (.I0(p_1_in[1]),
        .I1(p_1_in[0]),
        .I2(p_1_in[3]),
        .I3(p_1_in[2]),
        .O(\cast_delay1[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4F414141)) 
    \cast_delay1[1]_i_1__0 
       (.I0(\S2_delay1_reg_n_0_[26] ),
        .I1(p_1_in[1]),
        .I2(\cast_delay1[1]_i_2_n_0 ),
        .I3(\cast_delay1[3]_i_2__0_n_0 ),
        .I4(\cast_delay1[1]_i_3_n_0 ),
        .I5(\cast_delay1[7]_i_2__0_n_0 ),
        .O(\cast_delay1[1]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \cast_delay1[1]_i_2 
       (.I0(\S2_delay1_reg_n_0_[13] ),
        .I1(p_1_in[0]),
        .O(\cast_delay1[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cast_delay1[1]_i_3 
       (.I0(p_1_in[2]),
        .I1(p_1_in[3]),
        .O(\cast_delay1[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0F0F8F8F8FF)) 
    \cast_delay1[2]_i_1__0 
       (.I0(p_1_in[3]),
        .I1(\cast_delay1[3]_i_2__0_n_0 ),
        .I2(\cast_delay1[7]_i_2__0_n_0 ),
        .I3(\S2_delay1_reg_n_0_[26] ),
        .I4(p_1_in[2]),
        .I5(\cast_delay1[2]_i_2_n_0 ),
        .O(\cast_delay1[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \cast_delay1[2]_i_2 
       (.I0(p_1_in[0]),
        .I1(\S2_delay1_reg_n_0_[13] ),
        .I2(p_1_in[1]),
        .O(\cast_delay1[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF1)) 
    \cast_delay1[3]_i_1__0 
       (.I0(\S2_delay1_reg_n_0_[26] ),
        .I1(p_1_in[3]),
        .I2(\cast_delay1[7]_i_2__0_n_0 ),
        .I3(\cast_delay1[3]_i_2__0_n_0 ),
        .I4(\cast_delay1[3]_i_3_n_0 ),
        .O(\cast_delay1[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \cast_delay1[3]_i_2__0 
       (.I0(p_1_in[5]),
        .I1(\S2_delay1_reg_n_0_[26] ),
        .I2(p_1_in[6]),
        .I3(p_1_in[7]),
        .I4(p_1_in[4]),
        .O(\cast_delay1[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \cast_delay1[3]_i_3 
       (.I0(p_1_in[1]),
        .I1(\S2_delay1_reg_n_0_[13] ),
        .I2(p_1_in[0]),
        .I3(p_1_in[2]),
        .O(\cast_delay1[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF1)) 
    \cast_delay1[4]_i_1__0 
       (.I0(\S2_delay1_reg_n_0_[26] ),
        .I1(p_1_in[4]),
        .I2(\cast_delay1[7]_i_2__0_n_0 ),
        .I3(\cast_delay1[4]_i_2__0_n_0 ),
        .I4(\cast_delay1[4]_i_3_n_0 ),
        .O(\cast_delay1[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \cast_delay1[4]_i_2__0 
       (.I0(p_1_in[7]),
        .I1(p_1_in[6]),
        .I2(\S2_delay1_reg_n_0_[26] ),
        .I3(p_1_in[5]),
        .O(\cast_delay1[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \cast_delay1[4]_i_3 
       (.I0(p_1_in[2]),
        .I1(p_1_in[0]),
        .I2(\S2_delay1_reg_n_0_[13] ),
        .I3(p_1_in[1]),
        .I4(p_1_in[3]),
        .O(\cast_delay1[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEAAAFF)) 
    \cast_delay1[5]_i_1__0 
       (.I0(\cast_delay1[7]_i_2__0_n_0 ),
        .I1(p_1_in[7]),
        .I2(p_1_in[6]),
        .I3(\cast_delay1[7]_i_3__0_n_0 ),
        .I4(p_1_in[5]),
        .I5(\S2_delay1_reg_n_0_[26] ),
        .O(\cast_delay1[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33003122)) 
    \cast_delay1[6]_i_1__0 
       (.I0(p_1_in[5]),
        .I1(\S2_delay1_reg_n_0_[26] ),
        .I2(p_1_in[7]),
        .I3(p_1_in[6]),
        .I4(\cast_delay1[7]_i_3__0_n_0 ),
        .I5(\cast_delay1[7]_i_2__0_n_0 ),
        .O(\cast_delay1[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAEEAAEEAAEE)) 
    \cast_delay1[7]_i_1__0 
       (.I0(\cast_delay1[7]_i_2__0_n_0 ),
        .I1(p_1_in[7]),
        .I2(\cast_delay1[7]_i_3__0_n_0 ),
        .I3(\S2_delay1_reg_n_0_[26] ),
        .I4(p_1_in[5]),
        .I5(p_1_in[6]),
        .O(\cast_delay1[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \cast_delay1[7]_i_2__0 
       (.I0(p_2_in[2]),
        .I1(p_2_in[3]),
        .I2(p_2_in[0]),
        .I3(p_2_in[1]),
        .I4(\S2_delay1_reg_n_0_[26] ),
        .O(\cast_delay1[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \cast_delay1[7]_i_3__0 
       (.I0(p_1_in[3]),
        .I1(p_1_in[1]),
        .I2(\S2_delay1_reg_n_0_[13] ),
        .I3(p_1_in[0]),
        .I4(p_1_in[2]),
        .I5(p_1_in[4]),
        .O(\cast_delay1[7]_i_3__0_n_0 ));
  FDCE \cast_delay1_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\cast_delay1[0]_i_1__0_n_0 ),
        .Q(\cast_delay1_reg_n_0_[0] ));
  FDCE \cast_delay1_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\cast_delay1[1]_i_1__0_n_0 ),
        .Q(\cast_delay1_reg_n_0_[1] ));
  FDCE \cast_delay1_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\cast_delay1[2]_i_1__0_n_0 ),
        .Q(\cast_delay1_reg_n_0_[2] ));
  FDCE \cast_delay1_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\cast_delay1[3]_i_1__0_n_0 ),
        .Q(\cast_delay1_reg_n_0_[3] ));
  FDCE \cast_delay1_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\cast_delay1[4]_i_1__0_n_0 ),
        .Q(\cast_delay1_reg_n_0_[4] ));
  FDCE \cast_delay1_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\cast_delay1[5]_i_1__0_n_0 ),
        .Q(\cast_delay1_reg_n_0_[5] ));
  FDCE \cast_delay1_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\cast_delay1[6]_i_1__0_n_0 ),
        .Q(\cast_delay1_reg_n_0_[6] ));
  FDCE \cast_delay1_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\cast_delay1[7]_i_1__0_n_0 ),
        .Q(\cast_delay1_reg_n_0_[7] ));
  LUT6 #(
    .INIT(64'hF8F8F8F8F8FFFFF8)) 
    \cast_delay2[0]_i_1__0 
       (.I0(\cast_delay2[3]_i_2__0_n_0 ),
        .I1(\cast_delay2[0]_i_2_n_0 ),
        .I2(\cast_delay2[7]_i_2__0_n_0 ),
        .I3(\S2_delay2_reg_n_0_[13] ),
        .I4(S2_delay2[14]),
        .I5(\S2_delay2_reg_n_0_[26] ),
        .O(\cast_delay2[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \cast_delay2[0]_i_2 
       (.I0(S2_delay2[15]),
        .I1(S2_delay2[14]),
        .I2(S2_delay2[17]),
        .I3(S2_delay2[16]),
        .O(\cast_delay2[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4F414141)) 
    \cast_delay2[1]_i_1__0 
       (.I0(\S2_delay2_reg_n_0_[26] ),
        .I1(S2_delay2[15]),
        .I2(\cast_delay2[1]_i_2_n_0 ),
        .I3(\cast_delay2[3]_i_2__0_n_0 ),
        .I4(\cast_delay2[1]_i_3_n_0 ),
        .I5(\cast_delay2[7]_i_2__0_n_0 ),
        .O(\cast_delay2[1]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \cast_delay2[1]_i_2 
       (.I0(\S2_delay2_reg_n_0_[13] ),
        .I1(S2_delay2[14]),
        .O(\cast_delay2[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cast_delay2[1]_i_3 
       (.I0(S2_delay2[16]),
        .I1(S2_delay2[17]),
        .O(\cast_delay2[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0F0F8F8F8FF)) 
    \cast_delay2[2]_i_1__0 
       (.I0(S2_delay2[17]),
        .I1(\cast_delay2[3]_i_2__0_n_0 ),
        .I2(\cast_delay2[7]_i_2__0_n_0 ),
        .I3(\S2_delay2_reg_n_0_[26] ),
        .I4(S2_delay2[16]),
        .I5(\cast_delay2[2]_i_2_n_0 ),
        .O(\cast_delay2[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \cast_delay2[2]_i_2 
       (.I0(S2_delay2[14]),
        .I1(\S2_delay2_reg_n_0_[13] ),
        .I2(S2_delay2[15]),
        .O(\cast_delay2[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF1)) 
    \cast_delay2[3]_i_1__0 
       (.I0(\S2_delay2_reg_n_0_[26] ),
        .I1(S2_delay2[17]),
        .I2(\cast_delay2[7]_i_2__0_n_0 ),
        .I3(\cast_delay2[3]_i_2__0_n_0 ),
        .I4(\cast_delay2[3]_i_3_n_0 ),
        .O(\cast_delay2[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \cast_delay2[3]_i_2__0 
       (.I0(S2_delay2[19]),
        .I1(\S2_delay2_reg_n_0_[26] ),
        .I2(S2_delay2[20]),
        .I3(S2_delay2[21]),
        .I4(S2_delay2[18]),
        .O(\cast_delay2[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \cast_delay2[3]_i_3 
       (.I0(S2_delay2[15]),
        .I1(\S2_delay2_reg_n_0_[13] ),
        .I2(S2_delay2[14]),
        .I3(S2_delay2[16]),
        .O(\cast_delay2[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF1)) 
    \cast_delay2[4]_i_1__0 
       (.I0(\S2_delay2_reg_n_0_[26] ),
        .I1(S2_delay2[18]),
        .I2(\cast_delay2[7]_i_2__0_n_0 ),
        .I3(\cast_delay2[4]_i_2__0_n_0 ),
        .I4(\cast_delay2[4]_i_3_n_0 ),
        .O(\cast_delay2[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \cast_delay2[4]_i_2__0 
       (.I0(S2_delay2[21]),
        .I1(S2_delay2[20]),
        .I2(\S2_delay2_reg_n_0_[26] ),
        .I3(S2_delay2[19]),
        .O(\cast_delay2[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \cast_delay2[4]_i_3 
       (.I0(S2_delay2[16]),
        .I1(S2_delay2[14]),
        .I2(\S2_delay2_reg_n_0_[13] ),
        .I3(S2_delay2[15]),
        .I4(S2_delay2[17]),
        .O(\cast_delay2[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEAAAFF)) 
    \cast_delay2[5]_i_1__0 
       (.I0(\cast_delay2[7]_i_2__0_n_0 ),
        .I1(S2_delay2[21]),
        .I2(S2_delay2[20]),
        .I3(\cast_delay2[7]_i_3__0_n_0 ),
        .I4(S2_delay2[19]),
        .I5(\S2_delay2_reg_n_0_[26] ),
        .O(\cast_delay2[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33003122)) 
    \cast_delay2[6]_i_1__0 
       (.I0(S2_delay2[19]),
        .I1(\S2_delay2_reg_n_0_[26] ),
        .I2(S2_delay2[21]),
        .I3(S2_delay2[20]),
        .I4(\cast_delay2[7]_i_3__0_n_0 ),
        .I5(\cast_delay2[7]_i_2__0_n_0 ),
        .O(\cast_delay2[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAEEAAEEAAEE)) 
    \cast_delay2[7]_i_1__0 
       (.I0(\cast_delay2[7]_i_2__0_n_0 ),
        .I1(S2_delay2[21]),
        .I2(\cast_delay2[7]_i_3__0_n_0 ),
        .I3(\S2_delay2_reg_n_0_[26] ),
        .I4(S2_delay2[19]),
        .I5(S2_delay2[20]),
        .O(\cast_delay2[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \cast_delay2[7]_i_2__0 
       (.I0(S2_delay2[24]),
        .I1(S2_delay2[25]),
        .I2(S2_delay2[22]),
        .I3(S2_delay2[23]),
        .I4(\S2_delay2_reg_n_0_[26] ),
        .O(\cast_delay2[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \cast_delay2[7]_i_3__0 
       (.I0(S2_delay2[17]),
        .I1(S2_delay2[15]),
        .I2(\S2_delay2_reg_n_0_[13] ),
        .I3(S2_delay2[14]),
        .I4(S2_delay2[16]),
        .I5(S2_delay2[18]),
        .O(\cast_delay2[7]_i_3__0_n_0 ));
  FDCE \cast_delay2_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\cast_delay2[0]_i_1__0_n_0 ),
        .Q(\cast_delay2_reg_n_0_[0] ));
  FDCE \cast_delay2_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\cast_delay2[1]_i_1__0_n_0 ),
        .Q(\cast_delay2_reg_n_0_[1] ));
  FDCE \cast_delay2_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\cast_delay2[2]_i_1__0_n_0 ),
        .Q(\cast_delay2_reg_n_0_[2] ));
  FDCE \cast_delay2_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\cast_delay2[3]_i_1__0_n_0 ),
        .Q(\cast_delay2_reg_n_0_[3] ));
  FDCE \cast_delay2_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\cast_delay2[4]_i_1__0_n_0 ),
        .Q(\cast_delay2_reg_n_0_[4] ));
  FDCE \cast_delay2_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\cast_delay2[5]_i_1__0_n_0 ),
        .Q(\cast_delay2_reg_n_0_[5] ));
  FDCE \cast_delay2_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\cast_delay2[6]_i_1__0_n_0 ),
        .Q(\cast_delay2_reg_n_0_[6] ));
  FDCE \cast_delay2_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\cast_delay2[7]_i_1__0_n_0 ),
        .Q(\cast_delay2_reg_n_0_[7] ));
  LUT6 #(
    .INIT(64'hF8F8F8F8F8FFFFF8)) 
    \cast_delay3[0]_i_1__0 
       (.I0(\cast_delay3[3]_i_2__0_n_0 ),
        .I1(\cast_delay3[0]_i_2_n_0 ),
        .I2(\cast_delay3[7]_i_2__0_n_0 ),
        .I3(\S2_delay3_reg_n_0_[13] ),
        .I4(S2_delay3[14]),
        .I5(\S2_delay3_reg_n_0_[26] ),
        .O(\cast_delay3[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \cast_delay3[0]_i_2 
       (.I0(S2_delay3[15]),
        .I1(S2_delay3[14]),
        .I2(S2_delay3[17]),
        .I3(S2_delay3[16]),
        .O(\cast_delay3[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4F414141)) 
    \cast_delay3[1]_i_1__0 
       (.I0(\S2_delay3_reg_n_0_[26] ),
        .I1(S2_delay3[15]),
        .I2(\cast_delay3[1]_i_2_n_0 ),
        .I3(\cast_delay3[3]_i_2__0_n_0 ),
        .I4(\cast_delay3[1]_i_3_n_0 ),
        .I5(\cast_delay3[7]_i_2__0_n_0 ),
        .O(\cast_delay3[1]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \cast_delay3[1]_i_2 
       (.I0(\S2_delay3_reg_n_0_[13] ),
        .I1(S2_delay3[14]),
        .O(\cast_delay3[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cast_delay3[1]_i_3 
       (.I0(S2_delay3[16]),
        .I1(S2_delay3[17]),
        .O(\cast_delay3[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0F0F8F8F8FF)) 
    \cast_delay3[2]_i_1__0 
       (.I0(S2_delay3[17]),
        .I1(\cast_delay3[3]_i_2__0_n_0 ),
        .I2(\cast_delay3[7]_i_2__0_n_0 ),
        .I3(\S2_delay3_reg_n_0_[26] ),
        .I4(S2_delay3[16]),
        .I5(\cast_delay3[2]_i_2_n_0 ),
        .O(\cast_delay3[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \cast_delay3[2]_i_2 
       (.I0(S2_delay3[14]),
        .I1(\S2_delay3_reg_n_0_[13] ),
        .I2(S2_delay3[15]),
        .O(\cast_delay3[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF1)) 
    \cast_delay3[3]_i_1__0 
       (.I0(\S2_delay3_reg_n_0_[26] ),
        .I1(S2_delay3[17]),
        .I2(\cast_delay3[7]_i_2__0_n_0 ),
        .I3(\cast_delay3[3]_i_2__0_n_0 ),
        .I4(\cast_delay3[3]_i_3_n_0 ),
        .O(\cast_delay3[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \cast_delay3[3]_i_2__0 
       (.I0(S2_delay3[19]),
        .I1(\S2_delay3_reg_n_0_[26] ),
        .I2(S2_delay3[20]),
        .I3(S2_delay3[21]),
        .I4(S2_delay3[18]),
        .O(\cast_delay3[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \cast_delay3[3]_i_3 
       (.I0(S2_delay3[15]),
        .I1(\S2_delay3_reg_n_0_[13] ),
        .I2(S2_delay3[14]),
        .I3(S2_delay3[16]),
        .O(\cast_delay3[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF1)) 
    \cast_delay3[4]_i_1__0 
       (.I0(\S2_delay3_reg_n_0_[26] ),
        .I1(S2_delay3[18]),
        .I2(\cast_delay3[7]_i_2__0_n_0 ),
        .I3(\cast_delay3[4]_i_2__0_n_0 ),
        .I4(\cast_delay3[4]_i_3_n_0 ),
        .O(\cast_delay3[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \cast_delay3[4]_i_2__0 
       (.I0(S2_delay3[21]),
        .I1(S2_delay3[20]),
        .I2(\S2_delay3_reg_n_0_[26] ),
        .I3(S2_delay3[19]),
        .O(\cast_delay3[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \cast_delay3[4]_i_3 
       (.I0(S2_delay3[16]),
        .I1(S2_delay3[14]),
        .I2(\S2_delay3_reg_n_0_[13] ),
        .I3(S2_delay3[15]),
        .I4(S2_delay3[17]),
        .O(\cast_delay3[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEAAAFF)) 
    \cast_delay3[5]_i_1__0 
       (.I0(\cast_delay3[7]_i_2__0_n_0 ),
        .I1(S2_delay3[21]),
        .I2(S2_delay3[20]),
        .I3(\cast_delay3[7]_i_3__0_n_0 ),
        .I4(S2_delay3[19]),
        .I5(\S2_delay3_reg_n_0_[26] ),
        .O(\cast_delay3[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33003122)) 
    \cast_delay3[6]_i_1__0 
       (.I0(S2_delay3[19]),
        .I1(\S2_delay3_reg_n_0_[26] ),
        .I2(S2_delay3[21]),
        .I3(S2_delay3[20]),
        .I4(\cast_delay3[7]_i_3__0_n_0 ),
        .I5(\cast_delay3[7]_i_2__0_n_0 ),
        .O(\cast_delay3[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAEEAAEEAAEE)) 
    \cast_delay3[7]_i_1__0 
       (.I0(\cast_delay3[7]_i_2__0_n_0 ),
        .I1(S2_delay3[21]),
        .I2(\cast_delay3[7]_i_3__0_n_0 ),
        .I3(\S2_delay3_reg_n_0_[26] ),
        .I4(S2_delay3[19]),
        .I5(S2_delay3[20]),
        .O(\cast_delay3[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \cast_delay3[7]_i_2__0 
       (.I0(S2_delay3[24]),
        .I1(S2_delay3[25]),
        .I2(S2_delay3[22]),
        .I3(S2_delay3[23]),
        .I4(\S2_delay3_reg_n_0_[26] ),
        .O(\cast_delay3[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \cast_delay3[7]_i_3__0 
       (.I0(S2_delay3[17]),
        .I1(S2_delay3[15]),
        .I2(\S2_delay3_reg_n_0_[13] ),
        .I3(S2_delay3[14]),
        .I4(S2_delay3[16]),
        .I5(S2_delay3[18]),
        .O(\cast_delay3[7]_i_3__0_n_0 ));
  FDCE \cast_delay3_reg[0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\cast_delay3[0]_i_1__0_n_0 ),
        .Q(\cast_delay3_reg_n_0_[0] ));
  FDCE \cast_delay3_reg[1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\cast_delay3[1]_i_1__0_n_0 ),
        .Q(\cast_delay3_reg_n_0_[1] ));
  FDCE \cast_delay3_reg[2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\cast_delay3[2]_i_1__0_n_0 ),
        .Q(\cast_delay3_reg_n_0_[2] ));
  FDCE \cast_delay3_reg[3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\cast_delay3[3]_i_1__0_n_0 ),
        .Q(\cast_delay3_reg_n_0_[3] ));
  FDCE \cast_delay3_reg[4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\cast_delay3[4]_i_1__0_n_0 ),
        .Q(\cast_delay3_reg_n_0_[4] ));
  FDCE \cast_delay3_reg[5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\cast_delay3[5]_i_1__0_n_0 ),
        .Q(\cast_delay3_reg_n_0_[5] ));
  FDCE \cast_delay3_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\cast_delay3[6]_i_1__0_n_0 ),
        .Q(\cast_delay3_reg_n_0_[6] ));
  FDCE \cast_delay3_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\cast_delay3[7]_i_1__0_n_0 ),
        .Q(\cast_delay3_reg_n_0_[7] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    gain_mul_temp
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\multiInDelay11_reg_reg_n_0_[1][7] ,\multiInDelay11_reg_reg_n_0_[1][6] ,\multiInDelay11_reg_reg_n_0_[1][5] ,\multiInDelay11_reg_reg_n_0_[1][4] ,\multiInDelay11_reg_reg_n_0_[1][3] ,\multiInDelay11_reg_reg_n_0_[1][2] ,\multiInDelay11_reg_reg_n_0_[1][1] ,\multiInDelay11_reg_reg_n_0_[1][0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_gain_mul_temp_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_gain_mul_temp_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_gain_mul_temp_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_gain_mul_temp_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(IPCORE_CLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_gain_mul_temp_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_gain_mul_temp_OVERFLOW_UNCONNECTED),
        .P({NLW_gain_mul_temp_P_UNCONNECTED[47:25],gain_mul_temp_n_81,gain_mul_temp_n_82,gain_mul_temp_n_83,gain_mul_temp_n_84,gain_mul_temp_n_85,gain_mul_temp_n_86,gain_mul_temp_n_87,gain_mul_temp_n_88,gain_mul_temp_n_89,gain_mul_temp_n_90,gain_mul_temp_n_91,gain_mul_temp_n_92,gain_mul_temp_n_93,gain_mul_temp_n_94,gain_mul_temp_n_95,gain_mul_temp_n_96,gain_mul_temp_n_97,gain_mul_temp_n_98,gain_mul_temp_n_99,gain_mul_temp_n_100,gain_mul_temp_n_101,gain_mul_temp_n_102,gain_mul_temp_n_103,gain_mul_temp_n_104,gain_mul_temp_n_105}),
        .PATTERNBDETECT(NLW_gain_mul_temp_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_gain_mul_temp_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_gain_mul_temp_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_gain_mul_temp_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    gain_mul_temp_1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\multiInDelay13_reg_reg_n_0_[1][7] ,\multiInDelay13_reg_reg_n_0_[1][6] ,\multiInDelay13_reg_reg_n_0_[1][5] ,\multiInDelay13_reg_reg_n_0_[1][4] ,\multiInDelay13_reg_reg_n_0_[1][3] ,\multiInDelay13_reg_reg_n_0_[1][2] ,\multiInDelay13_reg_reg_n_0_[1][1] ,\multiInDelay13_reg_reg_n_0_[1][0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_gain_mul_temp_1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_gain_mul_temp_1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_gain_mul_temp_1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_gain_mul_temp_1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(IPCORE_CLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_gain_mul_temp_1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_gain_mul_temp_1_OVERFLOW_UNCONNECTED),
        .P({NLW_gain_mul_temp_1_P_UNCONNECTED[47:25],gain_mul_temp_1_n_81,gain_mul_temp_1_n_82,gain_mul_temp_1_n_83,gain_mul_temp_1_n_84,gain_mul_temp_1_n_85,gain_mul_temp_1_n_86,gain_mul_temp_1_n_87,gain_mul_temp_1_n_88,gain_mul_temp_1_n_89,gain_mul_temp_1_n_90,gain_mul_temp_1_n_91,gain_mul_temp_1_n_92,gain_mul_temp_1_n_93,gain_mul_temp_1_n_94,gain_mul_temp_1_n_95,gain_mul_temp_1_n_96,gain_mul_temp_1_n_97,gain_mul_temp_1_n_98,gain_mul_temp_1_n_99,gain_mul_temp_1_n_100,gain_mul_temp_1_n_101,gain_mul_temp_1_n_102,gain_mul_temp_1_n_103,gain_mul_temp_1_n_104,gain_mul_temp_1_n_105}),
        .PATTERNBDETECT(NLW_gain_mul_temp_1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_gain_mul_temp_1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_gain_mul_temp_1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_gain_mul_temp_1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    gain_mul_temp_2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\multiInDelay22_reg_reg[1]_58 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_gain_mul_temp_2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_gain_mul_temp_2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_gain_mul_temp_2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_gain_mul_temp_2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(IPCORE_CLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_gain_mul_temp_2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_gain_mul_temp_2_OVERFLOW_UNCONNECTED),
        .P({NLW_gain_mul_temp_2_P_UNCONNECTED[47:23],gain_mul_temp_2_n_83,gain_mul_temp_2_n_84,gain_mul_temp_2_n_85,gain_mul_temp_2_n_86,gain_mul_temp_2_n_87,gain_mul_temp_2_n_88,gain_mul_temp_2_n_89,gain_mul_temp_2_n_90,gain_mul_temp_2_n_91,gain_mul_temp_2_n_92,gain_mul_temp_2_n_93,gain_mul_temp_2_n_94,gain_mul_temp_2_n_95,gain_mul_temp_2_n_96,gain_mul_temp_2_n_97,gain_mul_temp_2_n_98,gain_mul_temp_2_n_99,gain_mul_temp_2_n_100,gain_mul_temp_2_n_101,gain_mul_temp_2_n_102,gain_mul_temp_2_n_103,gain_mul_temp_2_n_104,gain_mul_temp_2_n_105}),
        .PATTERNBDETECT(NLW_gain_mul_temp_2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_gain_mul_temp_2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_gain_mul_temp_2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_gain_mul_temp_2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    gain_mul_temp_3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\multiInDelay13_reg_reg_n_0_[1][7] ,\multiInDelay13_reg_reg_n_0_[1][6] ,\multiInDelay13_reg_reg_n_0_[1][5] ,\multiInDelay13_reg_reg_n_0_[1][4] ,\multiInDelay13_reg_reg_n_0_[1][3] ,\multiInDelay13_reg_reg_n_0_[1][2] ,\multiInDelay13_reg_reg_n_0_[1][1] ,\multiInDelay13_reg_reg_n_0_[1][0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_gain_mul_temp_3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_gain_mul_temp_3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_gain_mul_temp_3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_gain_mul_temp_3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(IPCORE_CLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_gain_mul_temp_3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_gain_mul_temp_3_OVERFLOW_UNCONNECTED),
        .P({NLW_gain_mul_temp_3_P_UNCONNECTED[47:24],gain_mul_temp_3_n_82,gain_mul_temp_3_n_83,gain_mul_temp_3_n_84,gain_mul_temp_3_n_85,gain_mul_temp_3_n_86,gain_mul_temp_3_n_87,gain_mul_temp_3_n_88,gain_mul_temp_3_n_89,gain_mul_temp_3_n_90,gain_mul_temp_3_n_91,gain_mul_temp_3_n_92,gain_mul_temp_3_n_93,gain_mul_temp_3_n_94,gain_mul_temp_3_n_95,gain_mul_temp_3_n_96,gain_mul_temp_3_n_97,gain_mul_temp_3_n_98,gain_mul_temp_3_n_99,gain_mul_temp_3_n_100,gain_mul_temp_3_n_101,gain_mul_temp_3_n_102,gain_mul_temp_3_n_103,gain_mul_temp_3_n_104,gain_mul_temp_3_n_105}),
        .PATTERNBDETECT(NLW_gain_mul_temp_3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_gain_mul_temp_3_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_gain_mul_temp_3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_gain_mul_temp_3_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    gain_mul_temp_4
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\multiInDelay22_reg_reg[1]_58 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_gain_mul_temp_4_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_gain_mul_temp_4_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_gain_mul_temp_4_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_gain_mul_temp_4_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(IPCORE_CLK),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_gain_mul_temp_4_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_gain_mul_temp_4_OVERFLOW_UNCONNECTED),
        .P({NLW_gain_mul_temp_4_P_UNCONNECTED[47:26],gain_mul_temp_4_n_80,gain_mul_temp_4_n_81,gain_mul_temp_4_n_82,gain_mul_temp_4_n_83,gain_mul_temp_4_n_84,gain_mul_temp_4_n_85,gain_mul_temp_4_n_86,gain_mul_temp_4_n_87,gain_mul_temp_4_n_88,gain_mul_temp_4_n_89,gain_mul_temp_4_n_90,gain_mul_temp_4_n_91,gain_mul_temp_4_n_92,gain_mul_temp_4_n_93,gain_mul_temp_4_n_94,gain_mul_temp_4_n_95,gain_mul_temp_4_n_96,gain_mul_temp_4_n_97,gain_mul_temp_4_n_98,gain_mul_temp_4_n_99,gain_mul_temp_4_n_100,gain_mul_temp_4_n_101,gain_mul_temp_4_n_102,gain_mul_temp_4_n_103,gain_mul_temp_4_n_104,gain_mul_temp_4_n_105}),
        .PATTERNBDETECT(NLW_gain_mul_temp_4_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_gain_mul_temp_4_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_gain_mul_temp_4_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_gain_mul_temp_4_UNDERFLOW_UNCONNECTED));
  (* srl_bus_name = "\inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/hEnd_reg_reg " *) 
  (* srl_name = "\inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/hEnd_reg_reg[5]_srl17_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter1_u_ycbcr2rgbNet_inst_u_ycbcr2rgbCore_inst_hEnd_reg_reg_c_11 " *) 
  SRLC32E \hEnd_reg_reg[5]_srl17_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter1_u_ycbcr2rgbNet_inst_u_ycbcr2rgbCore_inst_hEnd_reg_reg_c_11 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(E),
        .CLK(IPCORE_CLK),
        .D(top_user_ctrl_hEnd_1),
        .Q(\hEnd_reg_reg[5]_srl17_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter1_u_ycbcr2rgbNet_inst_u_ycbcr2rgbCore_inst_hEnd_reg_reg_c_11_n_0 ),
        .Q31(\NLW_hEnd_reg_reg[5]_srl17_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter1_u_ycbcr2rgbNet_inst_u_ycbcr2rgbCore_inst_hEnd_reg_reg_c_11_Q31_UNCONNECTED ));
  FDRE \hEnd_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter1_u_ycbcr2rgbNet_inst_u_ycbcr2rgbCore_inst_hEnd_reg_reg_c_12 
       (.C(IPCORE_CLK),
        .CE(E),
        .D(\hEnd_reg_reg[5]_srl17_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter1_u_ycbcr2rgbNet_inst_u_ycbcr2rgbCore_inst_hEnd_reg_reg_c_11_n_0 ),
        .Q(\hEnd_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter1_u_ycbcr2rgbNet_inst_u_ycbcr2rgbCore_inst_hEnd_reg_reg_c_12_n_0 ),
        .R(1'b0));
  FDCE \hEnd_reg_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hEnd_reg_reg_gate_n_0),
        .Q(user_ctrl_hEnd));
  FDCE hEnd_reg_reg_c
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hEnd_reg_reg_c_0),
        .Q(hEnd_reg_reg_c_n_0));
  FDCE hEnd_reg_reg_c_10
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hEnd_reg_reg_c_9_n_0),
        .Q(hEnd_reg_reg_c_10_n_0));
  FDCE hEnd_reg_reg_c_11
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hEnd_reg_reg_c_10_n_0),
        .Q(hEnd_reg_reg_c_11_n_0));
  FDCE hEnd_reg_reg_c_12
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hEnd_reg_reg_c_11_n_0),
        .Q(hEnd_reg_reg_c_12_n_0));
  FDCE hEnd_reg_reg_c_7
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hEnd_reg_reg_c_n_0),
        .Q(hEnd_reg_reg_c_7_n_0));
  FDCE hEnd_reg_reg_c_8
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hEnd_reg_reg_c_7_n_0),
        .Q(hEnd_reg_reg_c_8_n_0));
  FDCE hEnd_reg_reg_c_9
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(hEnd_reg_reg_c_8_n_0),
        .Q(hEnd_reg_reg_c_9_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    hEnd_reg_reg_gate
       (.I0(\hEnd_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter1_u_ycbcr2rgbNet_inst_u_ycbcr2rgbCore_inst_hEnd_reg_reg_c_12_n_0 ),
        .I1(hEnd_reg_reg_c_12_n_0),
        .O(hEnd_reg_reg_gate_n_0));
  (* srl_bus_name = "\inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/intdelay_reg_reg " *) 
  (* srl_name = "\inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/intdelay_reg_reg[4]_srl7_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4 " *) 
  SRL16E \intdelay_reg_reg[4]_srl7_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(IPCORE_CLK),
        .D(Color_Space_Converter_out2_valid),
        .Q(\intdelay_reg_reg[4]_srl7_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4_n_0 ));
  FDRE \intdelay_reg_reg[5]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5 
       (.C(IPCORE_CLK),
        .CE(E),
        .D(\intdelay_reg_reg[4]_srl7_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_4_n_0 ),
        .Q(\intdelay_reg_reg[5]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5_n_0 ),
        .R(1'b0));
  FDCE \intdelay_reg_reg[6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(intdelay_reg_reg_gate_n_0),
        .Q(\intdelay_reg_reg_n_0_[6] ));
  LUT2 #(
    .INIT(4'h8)) 
    intdelay_reg_reg_gate
       (.I0(\intdelay_reg_reg[5]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5_n_0 ),
        .I1(\intdelay_reg_reg[6]_0 ),
        .O(intdelay_reg_reg_gate_n_0));
  FDCE \multiInDelay11_reg_reg[0][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg[0][7]_0 [0]),
        .Q(\multiInDelay11_reg_reg_n_0_[0][0] ));
  FDCE \multiInDelay11_reg_reg[0][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg[0][7]_0 [1]),
        .Q(\multiInDelay11_reg_reg_n_0_[0][1] ));
  FDCE \multiInDelay11_reg_reg[0][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg[0][7]_0 [2]),
        .Q(\multiInDelay11_reg_reg_n_0_[0][2] ));
  FDCE \multiInDelay11_reg_reg[0][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg[0][7]_0 [3]),
        .Q(\multiInDelay11_reg_reg_n_0_[0][3] ));
  FDCE \multiInDelay11_reg_reg[0][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg[0][7]_0 [4]),
        .Q(\multiInDelay11_reg_reg_n_0_[0][4] ));
  FDCE \multiInDelay11_reg_reg[0][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg[0][7]_0 [5]),
        .Q(\multiInDelay11_reg_reg_n_0_[0][5] ));
  FDCE \multiInDelay11_reg_reg[0][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg[0][7]_0 [6]),
        .Q(\multiInDelay11_reg_reg_n_0_[0][6] ));
  FDCE \multiInDelay11_reg_reg[0][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg[0][7]_0 [7]),
        .Q(\multiInDelay11_reg_reg_n_0_[0][7] ));
  FDCE \multiInDelay11_reg_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg_n_0_[0][0] ),
        .Q(\multiInDelay11_reg_reg_n_0_[1][0] ));
  FDCE \multiInDelay11_reg_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg_n_0_[0][1] ),
        .Q(\multiInDelay11_reg_reg_n_0_[1][1] ));
  FDCE \multiInDelay11_reg_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg_n_0_[0][2] ),
        .Q(\multiInDelay11_reg_reg_n_0_[1][2] ));
  FDCE \multiInDelay11_reg_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg_n_0_[0][3] ),
        .Q(\multiInDelay11_reg_reg_n_0_[1][3] ));
  FDCE \multiInDelay11_reg_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg_n_0_[0][4] ),
        .Q(\multiInDelay11_reg_reg_n_0_[1][4] ));
  FDCE \multiInDelay11_reg_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg_n_0_[0][5] ),
        .Q(\multiInDelay11_reg_reg_n_0_[1][5] ));
  FDCE \multiInDelay11_reg_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg_n_0_[0][6] ),
        .Q(\multiInDelay11_reg_reg_n_0_[1][6] ));
  FDCE \multiInDelay11_reg_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay11_reg_reg_n_0_[0][7] ),
        .Q(\multiInDelay11_reg_reg_n_0_[1][7] ));
  FDCE \multiInDelay13_reg_reg[0][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(Q[0]),
        .Q(\multiInDelay13_reg_reg_n_0_[0][0] ));
  FDCE \multiInDelay13_reg_reg[0][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(Q[1]),
        .Q(\multiInDelay13_reg_reg_n_0_[0][1] ));
  FDCE \multiInDelay13_reg_reg[0][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(Q[2]),
        .Q(\multiInDelay13_reg_reg_n_0_[0][2] ));
  FDCE \multiInDelay13_reg_reg[0][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(Q[3]),
        .Q(\multiInDelay13_reg_reg_n_0_[0][3] ));
  FDCE \multiInDelay13_reg_reg[0][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(Q[4]),
        .Q(\multiInDelay13_reg_reg_n_0_[0][4] ));
  FDCE \multiInDelay13_reg_reg[0][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(Q[5]),
        .Q(\multiInDelay13_reg_reg_n_0_[0][5] ));
  FDCE \multiInDelay13_reg_reg[0][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(Q[6]),
        .Q(\multiInDelay13_reg_reg_n_0_[0][6] ));
  FDCE \multiInDelay13_reg_reg[0][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(Q[7]),
        .Q(\multiInDelay13_reg_reg_n_0_[0][7] ));
  FDCE \multiInDelay13_reg_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay13_reg_reg_n_0_[0][0] ),
        .Q(\multiInDelay13_reg_reg_n_0_[1][0] ));
  FDCE \multiInDelay13_reg_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay13_reg_reg_n_0_[0][1] ),
        .Q(\multiInDelay13_reg_reg_n_0_[1][1] ));
  FDCE \multiInDelay13_reg_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay13_reg_reg_n_0_[0][2] ),
        .Q(\multiInDelay13_reg_reg_n_0_[1][2] ));
  FDCE \multiInDelay13_reg_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay13_reg_reg_n_0_[0][3] ),
        .Q(\multiInDelay13_reg_reg_n_0_[1][3] ));
  FDCE \multiInDelay13_reg_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay13_reg_reg_n_0_[0][4] ),
        .Q(\multiInDelay13_reg_reg_n_0_[1][4] ));
  FDCE \multiInDelay13_reg_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay13_reg_reg_n_0_[0][5] ),
        .Q(\multiInDelay13_reg_reg_n_0_[1][5] ));
  FDCE \multiInDelay13_reg_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay13_reg_reg_n_0_[0][6] ),
        .Q(\multiInDelay13_reg_reg_n_0_[1][6] ));
  FDCE \multiInDelay13_reg_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay13_reg_reg_n_0_[0][7] ),
        .Q(\multiInDelay13_reg_reg_n_0_[1][7] ));
  FDCE \multiInDelay22_reg_reg[0][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay22_reg_reg[0][7]_0 [0]),
        .Q(\multiInDelay22_reg_reg[0]_57 [0]));
  FDCE \multiInDelay22_reg_reg[0][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay22_reg_reg[0][7]_0 [1]),
        .Q(\multiInDelay22_reg_reg[0]_57 [1]));
  FDCE \multiInDelay22_reg_reg[0][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay22_reg_reg[0][7]_0 [2]),
        .Q(\multiInDelay22_reg_reg[0]_57 [2]));
  FDCE \multiInDelay22_reg_reg[0][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay22_reg_reg[0][7]_0 [3]),
        .Q(\multiInDelay22_reg_reg[0]_57 [3]));
  FDCE \multiInDelay22_reg_reg[0][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay22_reg_reg[0][7]_0 [4]),
        .Q(\multiInDelay22_reg_reg[0]_57 [4]));
  FDCE \multiInDelay22_reg_reg[0][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay22_reg_reg[0][7]_0 [5]),
        .Q(\multiInDelay22_reg_reg[0]_57 [5]));
  FDCE \multiInDelay22_reg_reg[0][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay22_reg_reg[0][7]_0 [6]),
        .Q(\multiInDelay22_reg_reg[0]_57 [6]));
  FDCE \multiInDelay22_reg_reg[0][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay22_reg_reg[0][7]_0 [7]),
        .Q(\multiInDelay22_reg_reg[0]_57 [7]));
  FDCE \multiInDelay22_reg_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay22_reg_reg[0]_57 [0]),
        .Q(\multiInDelay22_reg_reg[1]_58 [0]));
  FDCE \multiInDelay22_reg_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay22_reg_reg[0]_57 [1]),
        .Q(\multiInDelay22_reg_reg[1]_58 [1]));
  FDCE \multiInDelay22_reg_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay22_reg_reg[0]_57 [2]),
        .Q(\multiInDelay22_reg_reg[1]_58 [2]));
  FDCE \multiInDelay22_reg_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay22_reg_reg[0]_57 [3]),
        .Q(\multiInDelay22_reg_reg[1]_58 [3]));
  FDCE \multiInDelay22_reg_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay22_reg_reg[0]_57 [4]),
        .Q(\multiInDelay22_reg_reg[1]_58 [4]));
  FDCE \multiInDelay22_reg_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay22_reg_reg[0]_57 [5]),
        .Q(\multiInDelay22_reg_reg[1]_58 [5]));
  FDCE \multiInDelay22_reg_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay22_reg_reg[0]_57 [6]),
        .Q(\multiInDelay22_reg_reg[1]_58 [6]));
  FDCE \multiInDelay22_reg_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiInDelay22_reg_reg[0]_57 [7]),
        .Q(\multiInDelay22_reg_reg[1]_58 [7]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][0]_i_1__0 
       (.I0(gain_mul_temp_n_105),
        .I1(\multiOutDelay11_reg_reg[1][0]_0 ),
        .O(\multiOutDelay11_reg[1][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][10]_i_1__0 
       (.I0(gain_mul_temp_n_95),
        .I1(\multiOutDelay11_reg_reg[1][0]_0 ),
        .O(\multiOutDelay11_reg[1][10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][11]_i_1__0 
       (.I0(gain_mul_temp_n_94),
        .I1(\multiOutDelay11_reg_reg[1][0]_0 ),
        .O(\multiOutDelay11_reg[1][11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][12]_i_1__0 
       (.I0(gain_mul_temp_n_93),
        .I1(\multiOutDelay11_reg_reg[1][0]_0 ),
        .O(\multiOutDelay11_reg[1][12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][13]_i_1__0 
       (.I0(gain_mul_temp_n_92),
        .I1(\multiOutDelay11_reg_reg[1][0]_0 ),
        .O(\multiOutDelay11_reg[1][13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][14]_i_1__0 
       (.I0(gain_mul_temp_n_91),
        .I1(\multiOutDelay11_reg_reg[1][0]_0 ),
        .O(\multiOutDelay11_reg[1][14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][15]_i_1__0 
       (.I0(gain_mul_temp_n_90),
        .I1(\multiOutDelay11_reg_reg[1][0]_0 ),
        .O(\multiOutDelay11_reg[1][15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][16]_i_1__0 
       (.I0(gain_mul_temp_n_89),
        .I1(\multiOutDelay11_reg_reg[1][0]_0 ),
        .O(\multiOutDelay11_reg[1][16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][17]_i_1__0 
       (.I0(gain_mul_temp_n_88),
        .I1(\multiOutDelay11_reg_reg[1][0]_0 ),
        .O(\multiOutDelay11_reg[1][17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][18]_i_1__0 
       (.I0(gain_mul_temp_n_87),
        .I1(\multiOutDelay11_reg_reg[1][0]_0 ),
        .O(\multiOutDelay11_reg[1][18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][19]_i_1__0 
       (.I0(gain_mul_temp_n_86),
        .I1(\multiOutDelay11_reg_reg[1][0]_0 ),
        .O(\multiOutDelay11_reg[1][19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][1]_i_1__0 
       (.I0(gain_mul_temp_n_104),
        .I1(\multiOutDelay11_reg_reg[1][0]_0 ),
        .O(\multiOutDelay11_reg[1][1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][20]_i_1__0 
       (.I0(gain_mul_temp_n_85),
        .I1(\multiOutDelay11_reg_reg[1][0]_0 ),
        .O(\multiOutDelay11_reg[1][20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][21]_i_1__0 
       (.I0(gain_mul_temp_n_84),
        .I1(\multiOutDelay11_reg_reg[1][0]_0 ),
        .O(\multiOutDelay11_reg[1][21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][22]_i_1__0 
       (.I0(gain_mul_temp_n_83),
        .I1(\multiOutDelay11_reg_reg[1][0]_0 ),
        .O(\multiOutDelay11_reg[1][22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][23]_i_1__0 
       (.I0(gain_mul_temp_n_82),
        .I1(\multiOutDelay11_reg_reg[1][0]_0 ),
        .O(\multiOutDelay11_reg[1][23]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][24]_i_1__0 
       (.I0(gain_mul_temp_n_81),
        .I1(\multiOutDelay11_reg_reg[1][0]_0 ),
        .O(\multiOutDelay11_reg[1][24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][2]_i_1__0 
       (.I0(gain_mul_temp_n_103),
        .I1(\multiOutDelay11_reg_reg[1][0]_0 ),
        .O(\multiOutDelay11_reg[1][2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][3]_i_1__0 
       (.I0(gain_mul_temp_n_102),
        .I1(\multiOutDelay11_reg_reg[1][0]_0 ),
        .O(\multiOutDelay11_reg[1][3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][4]_i_1__0 
       (.I0(gain_mul_temp_n_101),
        .I1(\multiOutDelay11_reg_reg[1][0]_0 ),
        .O(\multiOutDelay11_reg[1][4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][5]_i_1__0 
       (.I0(gain_mul_temp_n_100),
        .I1(\multiOutDelay11_reg_reg[1][0]_0 ),
        .O(\multiOutDelay11_reg[1][5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][6]_i_1__0 
       (.I0(gain_mul_temp_n_99),
        .I1(\multiOutDelay11_reg_reg[1][0]_0 ),
        .O(\multiOutDelay11_reg[1][6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][7]_i_1__0 
       (.I0(gain_mul_temp_n_98),
        .I1(\multiOutDelay11_reg_reg[1][0]_0 ),
        .O(\multiOutDelay11_reg[1][7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][8]_i_1__0 
       (.I0(gain_mul_temp_n_97),
        .I1(\multiOutDelay11_reg_reg[1][0]_0 ),
        .O(\multiOutDelay11_reg[1][8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay11_reg[1][9]_i_1__0 
       (.I0(gain_mul_temp_n_96),
        .I1(\multiOutDelay11_reg_reg[1][0]_0 ),
        .O(\multiOutDelay11_reg[1][9]_i_1__0_n_0 ));
  FDCE \multiOutDelay11_reg_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg[1][0]_i_1__0_n_0 ),
        .Q(\multiOutDelay11_reg_reg_n_0_[1][0] ));
  FDCE \multiOutDelay11_reg_reg[1][10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg[1][10]_i_1__0_n_0 ),
        .Q(\multiOutDelay11_reg_reg_n_0_[1][10] ));
  FDCE \multiOutDelay11_reg_reg[1][11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg[1][11]_i_1__0_n_0 ),
        .Q(\multiOutDelay11_reg_reg_n_0_[1][11] ));
  FDCE \multiOutDelay11_reg_reg[1][12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg[1][12]_i_1__0_n_0 ),
        .Q(\multiOutDelay11_reg_reg_n_0_[1][12] ));
  FDCE \multiOutDelay11_reg_reg[1][13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg[1][13]_i_1__0_n_0 ),
        .Q(\multiOutDelay11_reg_reg_n_0_[1][13] ));
  FDCE \multiOutDelay11_reg_reg[1][14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg[1][14]_i_1__0_n_0 ),
        .Q(\multiOutDelay11_reg_reg_n_0_[1][14] ));
  FDCE \multiOutDelay11_reg_reg[1][15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg[1][15]_i_1__0_n_0 ),
        .Q(\multiOutDelay11_reg_reg_n_0_[1][15] ));
  FDCE \multiOutDelay11_reg_reg[1][16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg[1][16]_i_1__0_n_0 ),
        .Q(\multiOutDelay11_reg_reg_n_0_[1][16] ));
  FDCE \multiOutDelay11_reg_reg[1][17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg[1][17]_i_1__0_n_0 ),
        .Q(\multiOutDelay11_reg_reg_n_0_[1][17] ));
  FDCE \multiOutDelay11_reg_reg[1][18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg[1][18]_i_1__0_n_0 ),
        .Q(\multiOutDelay11_reg_reg_n_0_[1][18] ));
  FDCE \multiOutDelay11_reg_reg[1][19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg[1][19]_i_1__0_n_0 ),
        .Q(\multiOutDelay11_reg_reg_n_0_[1][19] ));
  FDCE \multiOutDelay11_reg_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg[1][1]_i_1__0_n_0 ),
        .Q(\multiOutDelay11_reg_reg_n_0_[1][1] ));
  FDCE \multiOutDelay11_reg_reg[1][20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg[1][20]_i_1__0_n_0 ),
        .Q(\multiOutDelay11_reg_reg_n_0_[1][20] ));
  FDCE \multiOutDelay11_reg_reg[1][21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg[1][21]_i_1__0_n_0 ),
        .Q(\multiOutDelay11_reg_reg_n_0_[1][21] ));
  FDCE \multiOutDelay11_reg_reg[1][22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg[1][22]_i_1__0_n_0 ),
        .Q(\multiOutDelay11_reg_reg_n_0_[1][22] ));
  FDCE \multiOutDelay11_reg_reg[1][23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg[1][23]_i_1__0_n_0 ),
        .Q(\multiOutDelay11_reg_reg_n_0_[1][23] ));
  FDCE \multiOutDelay11_reg_reg[1][24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg[1][24]_i_1__0_n_0 ),
        .Q(\multiOutDelay11_reg_reg_n_0_[1][24] ));
  FDCE \multiOutDelay11_reg_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg[1][2]_i_1__0_n_0 ),
        .Q(\multiOutDelay11_reg_reg_n_0_[1][2] ));
  FDCE \multiOutDelay11_reg_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg[1][3]_i_1__0_n_0 ),
        .Q(\multiOutDelay11_reg_reg_n_0_[1][3] ));
  FDCE \multiOutDelay11_reg_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg[1][4]_i_1__0_n_0 ),
        .Q(\multiOutDelay11_reg_reg_n_0_[1][4] ));
  FDCE \multiOutDelay11_reg_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg[1][5]_i_1__0_n_0 ),
        .Q(\multiOutDelay11_reg_reg_n_0_[1][5] ));
  FDCE \multiOutDelay11_reg_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg[1][6]_i_1__0_n_0 ),
        .Q(\multiOutDelay11_reg_reg_n_0_[1][6] ));
  FDCE \multiOutDelay11_reg_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg[1][7]_i_1__0_n_0 ),
        .Q(\multiOutDelay11_reg_reg_n_0_[1][7] ));
  FDCE \multiOutDelay11_reg_reg[1][8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg[1][8]_i_1__0_n_0 ),
        .Q(\multiOutDelay11_reg_reg_n_0_[1][8] ));
  FDCE \multiOutDelay11_reg_reg[1][9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay11_reg[1][9]_i_1__0_n_0 ),
        .Q(\multiOutDelay11_reg_reg_n_0_[1][9] ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][0]_i_1__0 
       (.I0(gain_mul_temp_1_n_105),
        .I1(\multiOutDelay13_reg_reg[1][0]_0 ),
        .O(\multiOutDelay13_reg[1][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][10]_i_1__0 
       (.I0(gain_mul_temp_1_n_95),
        .I1(\multiOutDelay13_reg_reg[1][0]_0 ),
        .O(\multiOutDelay13_reg[1][10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][11]_i_1__0 
       (.I0(gain_mul_temp_1_n_94),
        .I1(\multiOutDelay13_reg_reg[1][0]_0 ),
        .O(\multiOutDelay13_reg[1][11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][12]_i_1__0 
       (.I0(gain_mul_temp_1_n_93),
        .I1(\multiOutDelay13_reg_reg[1][0]_0 ),
        .O(\multiOutDelay13_reg[1][12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][13]_i_1__0 
       (.I0(gain_mul_temp_1_n_92),
        .I1(\multiOutDelay13_reg_reg[1][0]_0 ),
        .O(\multiOutDelay13_reg[1][13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][14]_i_1__0 
       (.I0(gain_mul_temp_1_n_91),
        .I1(\multiOutDelay13_reg_reg[1][0]_0 ),
        .O(\multiOutDelay13_reg[1][14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][15]_i_1__0 
       (.I0(gain_mul_temp_1_n_90),
        .I1(\multiOutDelay13_reg_reg[1][0]_0 ),
        .O(\multiOutDelay13_reg[1][15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][16]_i_1__0 
       (.I0(gain_mul_temp_1_n_89),
        .I1(\multiOutDelay13_reg_reg[1][0]_0 ),
        .O(\multiOutDelay13_reg[1][16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][17]_i_1__0 
       (.I0(gain_mul_temp_1_n_88),
        .I1(\multiOutDelay13_reg_reg[1][0]_0 ),
        .O(\multiOutDelay13_reg[1][17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][18]_i_1__0 
       (.I0(gain_mul_temp_1_n_87),
        .I1(\multiOutDelay13_reg_reg[1][0]_0 ),
        .O(\multiOutDelay13_reg[1][18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][19]_i_1__0 
       (.I0(gain_mul_temp_1_n_86),
        .I1(\multiOutDelay13_reg_reg[1][0]_0 ),
        .O(\multiOutDelay13_reg[1][19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][1]_i_1__0 
       (.I0(gain_mul_temp_1_n_104),
        .I1(\multiOutDelay13_reg_reg[1][0]_0 ),
        .O(\multiOutDelay13_reg[1][1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][20]_i_1__0 
       (.I0(gain_mul_temp_1_n_85),
        .I1(\multiOutDelay13_reg_reg[1][0]_0 ),
        .O(\multiOutDelay13_reg[1][20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][21]_i_1__0 
       (.I0(gain_mul_temp_1_n_84),
        .I1(\multiOutDelay13_reg_reg[1][0]_0 ),
        .O(\multiOutDelay13_reg[1][21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][22]_i_1 
       (.I0(gain_mul_temp_1_n_83),
        .I1(\multiOutDelay13_reg_reg[1][0]_0 ),
        .O(\multiOutDelay13_reg[1][22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][23]_i_1 
       (.I0(gain_mul_temp_1_n_82),
        .I1(\multiOutDelay13_reg_reg[1][0]_0 ),
        .O(\multiOutDelay13_reg[1][23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \multiOutDelay13_reg[1][24]_inv_i_1 
       (.I0(gain_mul_temp_1_n_81),
        .I1(\multiOutDelay13_reg_reg[1][0]_0 ),
        .O(\multiOutDelay13_reg[1][24]_inv_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][2]_i_1__0 
       (.I0(gain_mul_temp_1_n_103),
        .I1(\multiOutDelay13_reg_reg[1][0]_0 ),
        .O(\multiOutDelay13_reg[1][2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][3]_i_1__0 
       (.I0(gain_mul_temp_1_n_102),
        .I1(\multiOutDelay13_reg_reg[1][0]_0 ),
        .O(\multiOutDelay13_reg[1][3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][4]_i_1__0 
       (.I0(gain_mul_temp_1_n_101),
        .I1(\multiOutDelay13_reg_reg[1][0]_0 ),
        .O(\multiOutDelay13_reg[1][4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][5]_i_1__0 
       (.I0(gain_mul_temp_1_n_100),
        .I1(\multiOutDelay13_reg_reg[1][0]_0 ),
        .O(\multiOutDelay13_reg[1][5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][6]_i_1__0 
       (.I0(gain_mul_temp_1_n_99),
        .I1(\multiOutDelay13_reg_reg[1][0]_0 ),
        .O(\multiOutDelay13_reg[1][6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][7]_i_1__0 
       (.I0(gain_mul_temp_1_n_98),
        .I1(\multiOutDelay13_reg_reg[1][0]_0 ),
        .O(\multiOutDelay13_reg[1][7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][8]_i_1__0 
       (.I0(gain_mul_temp_1_n_97),
        .I1(\multiOutDelay13_reg_reg[1][0]_0 ),
        .O(\multiOutDelay13_reg[1][8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay13_reg[1][9]_i_1__0 
       (.I0(gain_mul_temp_1_n_96),
        .I1(\multiOutDelay13_reg_reg[1][0]_0 ),
        .O(\multiOutDelay13_reg[1][9]_i_1__0_n_0 ));
  FDCE \multiOutDelay13_reg_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg[1][0]_i_1__0_n_0 ),
        .Q(\multiOutDelay13_reg_reg_n_0_[1][0] ));
  FDCE \multiOutDelay13_reg_reg[1][10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg[1][10]_i_1__0_n_0 ),
        .Q(\multiOutDelay13_reg_reg_n_0_[1][10] ));
  FDCE \multiOutDelay13_reg_reg[1][11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg[1][11]_i_1__0_n_0 ),
        .Q(\multiOutDelay13_reg_reg_n_0_[1][11] ));
  FDCE \multiOutDelay13_reg_reg[1][12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg[1][12]_i_1__0_n_0 ),
        .Q(\multiOutDelay13_reg_reg_n_0_[1][12] ));
  FDCE \multiOutDelay13_reg_reg[1][13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg[1][13]_i_1__0_n_0 ),
        .Q(\multiOutDelay13_reg_reg_n_0_[1][13] ));
  FDCE \multiOutDelay13_reg_reg[1][14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg[1][14]_i_1__0_n_0 ),
        .Q(\multiOutDelay13_reg_reg_n_0_[1][14] ));
  FDCE \multiOutDelay13_reg_reg[1][15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg[1][15]_i_1__0_n_0 ),
        .Q(\multiOutDelay13_reg_reg_n_0_[1][15] ));
  FDCE \multiOutDelay13_reg_reg[1][16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg[1][16]_i_1__0_n_0 ),
        .Q(\multiOutDelay13_reg_reg_n_0_[1][16] ));
  FDCE \multiOutDelay13_reg_reg[1][17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg[1][17]_i_1__0_n_0 ),
        .Q(\multiOutDelay13_reg_reg_n_0_[1][17] ));
  FDCE \multiOutDelay13_reg_reg[1][18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg[1][18]_i_1__0_n_0 ),
        .Q(\multiOutDelay13_reg_reg_n_0_[1][18] ));
  FDCE \multiOutDelay13_reg_reg[1][19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg[1][19]_i_1__0_n_0 ),
        .Q(\multiOutDelay13_reg_reg_n_0_[1][19] ));
  FDCE \multiOutDelay13_reg_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg[1][1]_i_1__0_n_0 ),
        .Q(\multiOutDelay13_reg_reg_n_0_[1][1] ));
  FDCE \multiOutDelay13_reg_reg[1][20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg[1][20]_i_1__0_n_0 ),
        .Q(\multiOutDelay13_reg_reg_n_0_[1][20] ));
  FDCE \multiOutDelay13_reg_reg[1][21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg[1][21]_i_1__0_n_0 ),
        .Q(\multiOutDelay13_reg_reg_n_0_[1][21] ));
  FDCE \multiOutDelay13_reg_reg[1][22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg[1][22]_i_1_n_0 ),
        .Q(\multiOutDelay13_reg_reg_n_0_[1][22] ));
  FDCE \multiOutDelay13_reg_reg[1][23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg[1][23]_i_1_n_0 ),
        .Q(\multiOutDelay13_reg_reg_n_0_[1][23] ));
  (* inverted = "yes" *) 
  FDPE \multiOutDelay13_reg_reg[1][24]_inv 
       (.C(IPCORE_CLK),
        .CE(E),
        .D(\multiOutDelay13_reg[1][24]_inv_i_1_n_0 ),
        .PRE(reset_out),
        .Q(\multiOutDelay13_reg_reg[1][24]_inv_n_0 ));
  FDCE \multiOutDelay13_reg_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg[1][2]_i_1__0_n_0 ),
        .Q(\multiOutDelay13_reg_reg_n_0_[1][2] ));
  FDCE \multiOutDelay13_reg_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg[1][3]_i_1__0_n_0 ),
        .Q(\multiOutDelay13_reg_reg_n_0_[1][3] ));
  FDCE \multiOutDelay13_reg_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg[1][4]_i_1__0_n_0 ),
        .Q(\multiOutDelay13_reg_reg_n_0_[1][4] ));
  FDCE \multiOutDelay13_reg_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg[1][5]_i_1__0_n_0 ),
        .Q(\multiOutDelay13_reg_reg_n_0_[1][5] ));
  FDCE \multiOutDelay13_reg_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg[1][6]_i_1__0_n_0 ),
        .Q(\multiOutDelay13_reg_reg_n_0_[1][6] ));
  FDCE \multiOutDelay13_reg_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg[1][7]_i_1__0_n_0 ),
        .Q(\multiOutDelay13_reg_reg_n_0_[1][7] ));
  FDCE \multiOutDelay13_reg_reg[1][8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg[1][8]_i_1__0_n_0 ),
        .Q(\multiOutDelay13_reg_reg_n_0_[1][8] ));
  FDCE \multiOutDelay13_reg_reg[1][9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay13_reg[1][9]_i_1__0_n_0 ),
        .Q(\multiOutDelay13_reg_reg_n_0_[1][9] ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][0]_i_1__0 
       (.I0(gain_mul_temp_2_n_105),
        .I1(\multiOutDelay22_reg_reg[1][0]_0 ),
        .O(\multiOutDelay22_reg[1][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][10]_i_1__0 
       (.I0(gain_mul_temp_2_n_95),
        .I1(\multiOutDelay22_reg_reg[1][0]_0 ),
        .O(\multiOutDelay22_reg[1][10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][11]_i_1__0 
       (.I0(gain_mul_temp_2_n_94),
        .I1(\multiOutDelay22_reg_reg[1][0]_0 ),
        .O(\multiOutDelay22_reg[1][11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][12]_i_1__0 
       (.I0(gain_mul_temp_2_n_93),
        .I1(\multiOutDelay22_reg_reg[1][0]_0 ),
        .O(\multiOutDelay22_reg[1][12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][13]_i_1__0 
       (.I0(gain_mul_temp_2_n_92),
        .I1(\multiOutDelay22_reg_reg[1][0]_0 ),
        .O(\multiOutDelay22_reg[1][13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][14]_i_1__0 
       (.I0(gain_mul_temp_2_n_91),
        .I1(\multiOutDelay22_reg_reg[1][0]_0 ),
        .O(\multiOutDelay22_reg[1][14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][15]_i_1__0 
       (.I0(gain_mul_temp_2_n_90),
        .I1(\multiOutDelay22_reg_reg[1][0]_0 ),
        .O(\multiOutDelay22_reg[1][15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][16]_i_1__0 
       (.I0(gain_mul_temp_2_n_89),
        .I1(\multiOutDelay22_reg_reg[1][0]_0 ),
        .O(\multiOutDelay22_reg[1][16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][17]_i_1__0 
       (.I0(gain_mul_temp_2_n_88),
        .I1(\multiOutDelay22_reg_reg[1][0]_0 ),
        .O(\multiOutDelay22_reg[1][17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][18]_i_1__0 
       (.I0(gain_mul_temp_2_n_87),
        .I1(\multiOutDelay22_reg_reg[1][0]_0 ),
        .O(\multiOutDelay22_reg[1][18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][19]_i_1__0 
       (.I0(gain_mul_temp_2_n_86),
        .I1(\multiOutDelay22_reg_reg[1][0]_0 ),
        .O(\multiOutDelay22_reg[1][19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][1]_i_1__0 
       (.I0(gain_mul_temp_2_n_104),
        .I1(\multiOutDelay22_reg_reg[1][0]_0 ),
        .O(\multiOutDelay22_reg[1][1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][20]_i_1__0 
       (.I0(gain_mul_temp_2_n_85),
        .I1(\multiOutDelay22_reg_reg[1][0]_0 ),
        .O(\multiOutDelay22_reg[1][20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][21]_i_1__0 
       (.I0(gain_mul_temp_2_n_84),
        .I1(\multiOutDelay22_reg_reg[1][0]_0 ),
        .O(\multiOutDelay22_reg[1][21]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][24]_i_1__0 
       (.I0(gain_mul_temp_2_n_83),
        .I1(\multiOutDelay22_reg_reg[1][0]_0 ),
        .O(\multiOutDelay22_reg[1][24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][2]_i_1__0 
       (.I0(gain_mul_temp_2_n_103),
        .I1(\multiOutDelay22_reg_reg[1][0]_0 ),
        .O(\multiOutDelay22_reg[1][2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][3]_i_1__0 
       (.I0(gain_mul_temp_2_n_102),
        .I1(\multiOutDelay22_reg_reg[1][0]_0 ),
        .O(\multiOutDelay22_reg[1][3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][4]_i_1__0 
       (.I0(gain_mul_temp_2_n_101),
        .I1(\multiOutDelay22_reg_reg[1][0]_0 ),
        .O(\multiOutDelay22_reg[1][4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][5]_i_1__0 
       (.I0(gain_mul_temp_2_n_100),
        .I1(\multiOutDelay22_reg_reg[1][0]_0 ),
        .O(\multiOutDelay22_reg[1][5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][6]_i_1__0 
       (.I0(gain_mul_temp_2_n_99),
        .I1(\multiOutDelay22_reg_reg[1][0]_0 ),
        .O(\multiOutDelay22_reg[1][6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][7]_i_1__0 
       (.I0(gain_mul_temp_2_n_98),
        .I1(\multiOutDelay22_reg_reg[1][0]_0 ),
        .O(\multiOutDelay22_reg[1][7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][8]_i_1__0 
       (.I0(gain_mul_temp_2_n_97),
        .I1(\multiOutDelay22_reg_reg[1][0]_0 ),
        .O(\multiOutDelay22_reg[1][8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay22_reg[1][9]_i_1__0 
       (.I0(gain_mul_temp_2_n_96),
        .I1(\multiOutDelay22_reg_reg[1][0]_0 ),
        .O(\multiOutDelay22_reg[1][9]_i_1__0_n_0 ));
  FDCE \multiOutDelay22_reg_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg[1][0]_i_1__0_n_0 ),
        .Q(\multiOutDelay22_reg_reg_n_0_[1][0] ));
  FDCE \multiOutDelay22_reg_reg[1][10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg[1][10]_i_1__0_n_0 ),
        .Q(\multiOutDelay22_reg_reg_n_0_[1][10] ));
  FDCE \multiOutDelay22_reg_reg[1][11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg[1][11]_i_1__0_n_0 ),
        .Q(\multiOutDelay22_reg_reg_n_0_[1][11] ));
  FDCE \multiOutDelay22_reg_reg[1][12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg[1][12]_i_1__0_n_0 ),
        .Q(\multiOutDelay22_reg_reg_n_0_[1][12] ));
  FDCE \multiOutDelay22_reg_reg[1][13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg[1][13]_i_1__0_n_0 ),
        .Q(\multiOutDelay22_reg_reg_n_0_[1][13] ));
  FDCE \multiOutDelay22_reg_reg[1][14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg[1][14]_i_1__0_n_0 ),
        .Q(\multiOutDelay22_reg_reg_n_0_[1][14] ));
  FDCE \multiOutDelay22_reg_reg[1][15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg[1][15]_i_1__0_n_0 ),
        .Q(\multiOutDelay22_reg_reg_n_0_[1][15] ));
  FDCE \multiOutDelay22_reg_reg[1][16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg[1][16]_i_1__0_n_0 ),
        .Q(\multiOutDelay22_reg_reg_n_0_[1][16] ));
  FDCE \multiOutDelay22_reg_reg[1][17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg[1][17]_i_1__0_n_0 ),
        .Q(\multiOutDelay22_reg_reg_n_0_[1][17] ));
  FDCE \multiOutDelay22_reg_reg[1][18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg[1][18]_i_1__0_n_0 ),
        .Q(\multiOutDelay22_reg_reg_n_0_[1][18] ));
  FDCE \multiOutDelay22_reg_reg[1][19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg[1][19]_i_1__0_n_0 ),
        .Q(\multiOutDelay22_reg_reg_n_0_[1][19] ));
  FDCE \multiOutDelay22_reg_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg[1][1]_i_1__0_n_0 ),
        .Q(\multiOutDelay22_reg_reg_n_0_[1][1] ));
  FDCE \multiOutDelay22_reg_reg[1][20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg[1][20]_i_1__0_n_0 ),
        .Q(\multiOutDelay22_reg_reg_n_0_[1][20] ));
  FDCE \multiOutDelay22_reg_reg[1][21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg[1][21]_i_1__0_n_0 ),
        .Q(\multiOutDelay22_reg_reg_n_0_[1][21] ));
  FDCE \multiOutDelay22_reg_reg[1][24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg[1][24]_i_1__0_n_0 ),
        .Q(\multiOutDelay22_reg_reg_n_0_[1][24] ));
  FDCE \multiOutDelay22_reg_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg[1][2]_i_1__0_n_0 ),
        .Q(\multiOutDelay22_reg_reg_n_0_[1][2] ));
  FDCE \multiOutDelay22_reg_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg[1][3]_i_1__0_n_0 ),
        .Q(\multiOutDelay22_reg_reg_n_0_[1][3] ));
  FDCE \multiOutDelay22_reg_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg[1][4]_i_1__0_n_0 ),
        .Q(\multiOutDelay22_reg_reg_n_0_[1][4] ));
  FDCE \multiOutDelay22_reg_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg[1][5]_i_1__0_n_0 ),
        .Q(\multiOutDelay22_reg_reg_n_0_[1][5] ));
  FDCE \multiOutDelay22_reg_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg[1][6]_i_1__0_n_0 ),
        .Q(\multiOutDelay22_reg_reg_n_0_[1][6] ));
  FDCE \multiOutDelay22_reg_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg[1][7]_i_1__0_n_0 ),
        .Q(\multiOutDelay22_reg_reg_n_0_[1][7] ));
  FDCE \multiOutDelay22_reg_reg[1][8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg[1][8]_i_1__0_n_0 ),
        .Q(\multiOutDelay22_reg_reg_n_0_[1][8] ));
  FDCE \multiOutDelay22_reg_reg[1][9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay22_reg[1][9]_i_1__0_n_0 ),
        .Q(\multiOutDelay22_reg_reg_n_0_[1][9] ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][0]_i_1__0 
       (.I0(gain_mul_temp_3_n_105),
        .I1(\multiOutDelay23_reg_reg[1][0]_0 ),
        .O(\multiOutDelay23_reg[1][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][10]_i_1__0 
       (.I0(gain_mul_temp_3_n_95),
        .I1(\multiOutDelay23_reg_reg[1][0]_0 ),
        .O(\multiOutDelay23_reg[1][10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][11]_i_1__0 
       (.I0(gain_mul_temp_3_n_94),
        .I1(\multiOutDelay23_reg_reg[1][0]_0 ),
        .O(\multiOutDelay23_reg[1][11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][12]_i_1__0 
       (.I0(gain_mul_temp_3_n_93),
        .I1(\multiOutDelay23_reg_reg[1][0]_0 ),
        .O(\multiOutDelay23_reg[1][12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][13]_i_1__0 
       (.I0(gain_mul_temp_3_n_92),
        .I1(\multiOutDelay23_reg_reg[1][0]_0 ),
        .O(\multiOutDelay23_reg[1][13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][14]_i_1__0 
       (.I0(gain_mul_temp_3_n_91),
        .I1(\multiOutDelay23_reg_reg[1][0]_0 ),
        .O(\multiOutDelay23_reg[1][14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][15]_i_1__0 
       (.I0(gain_mul_temp_3_n_90),
        .I1(\multiOutDelay23_reg_reg[1][0]_0 ),
        .O(\multiOutDelay23_reg[1][15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][16]_i_1__0 
       (.I0(gain_mul_temp_3_n_89),
        .I1(\multiOutDelay23_reg_reg[1][0]_0 ),
        .O(\multiOutDelay23_reg[1][16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][17]_i_1__0 
       (.I0(gain_mul_temp_3_n_88),
        .I1(\multiOutDelay23_reg_reg[1][0]_0 ),
        .O(\multiOutDelay23_reg[1][17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][18]_i_1__0 
       (.I0(gain_mul_temp_3_n_87),
        .I1(\multiOutDelay23_reg_reg[1][0]_0 ),
        .O(\multiOutDelay23_reg[1][18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][19]_i_1__0 
       (.I0(gain_mul_temp_3_n_86),
        .I1(\multiOutDelay23_reg_reg[1][0]_0 ),
        .O(\multiOutDelay23_reg[1][19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][1]_i_1__0 
       (.I0(gain_mul_temp_3_n_104),
        .I1(\multiOutDelay23_reg_reg[1][0]_0 ),
        .O(\multiOutDelay23_reg[1][1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][20]_i_1__0 
       (.I0(gain_mul_temp_3_n_85),
        .I1(\multiOutDelay23_reg_reg[1][0]_0 ),
        .O(\multiOutDelay23_reg[1][20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][21]_i_1__0 
       (.I0(gain_mul_temp_3_n_84),
        .I1(\multiOutDelay23_reg_reg[1][0]_0 ),
        .O(\multiOutDelay23_reg[1][21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][22]_i_1__0 
       (.I0(gain_mul_temp_3_n_83),
        .I1(\multiOutDelay23_reg_reg[1][0]_0 ),
        .O(\multiOutDelay23_reg[1][22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][24]_i_1__0 
       (.I0(gain_mul_temp_3_n_82),
        .I1(\multiOutDelay23_reg_reg[1][0]_0 ),
        .O(\multiOutDelay23_reg[1][24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][2]_i_1__0 
       (.I0(gain_mul_temp_3_n_103),
        .I1(\multiOutDelay23_reg_reg[1][0]_0 ),
        .O(\multiOutDelay23_reg[1][2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][3]_i_1__0 
       (.I0(gain_mul_temp_3_n_102),
        .I1(\multiOutDelay23_reg_reg[1][0]_0 ),
        .O(\multiOutDelay23_reg[1][3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][4]_i_1__0 
       (.I0(gain_mul_temp_3_n_101),
        .I1(\multiOutDelay23_reg_reg[1][0]_0 ),
        .O(\multiOutDelay23_reg[1][4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][5]_i_1__0 
       (.I0(gain_mul_temp_3_n_100),
        .I1(\multiOutDelay23_reg_reg[1][0]_0 ),
        .O(\multiOutDelay23_reg[1][5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][6]_i_1__0 
       (.I0(gain_mul_temp_3_n_99),
        .I1(\multiOutDelay23_reg_reg[1][0]_0 ),
        .O(\multiOutDelay23_reg[1][6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][7]_i_1__0 
       (.I0(gain_mul_temp_3_n_98),
        .I1(\multiOutDelay23_reg_reg[1][0]_0 ),
        .O(\multiOutDelay23_reg[1][7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][8]_i_1__0 
       (.I0(gain_mul_temp_3_n_97),
        .I1(\multiOutDelay23_reg_reg[1][0]_0 ),
        .O(\multiOutDelay23_reg[1][8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay23_reg[1][9]_i_1__0 
       (.I0(gain_mul_temp_3_n_96),
        .I1(\multiOutDelay23_reg_reg[1][0]_0 ),
        .O(\multiOutDelay23_reg[1][9]_i_1__0_n_0 ));
  FDCE \multiOutDelay23_reg_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg[1][0]_i_1__0_n_0 ),
        .Q(\multiOutDelay23_reg_reg_n_0_[1][0] ));
  FDCE \multiOutDelay23_reg_reg[1][10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg[1][10]_i_1__0_n_0 ),
        .Q(\multiOutDelay23_reg_reg_n_0_[1][10] ));
  FDCE \multiOutDelay23_reg_reg[1][11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg[1][11]_i_1__0_n_0 ),
        .Q(\multiOutDelay23_reg_reg_n_0_[1][11] ));
  FDCE \multiOutDelay23_reg_reg[1][12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg[1][12]_i_1__0_n_0 ),
        .Q(\multiOutDelay23_reg_reg_n_0_[1][12] ));
  FDCE \multiOutDelay23_reg_reg[1][13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg[1][13]_i_1__0_n_0 ),
        .Q(\multiOutDelay23_reg_reg_n_0_[1][13] ));
  FDCE \multiOutDelay23_reg_reg[1][14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg[1][14]_i_1__0_n_0 ),
        .Q(\multiOutDelay23_reg_reg_n_0_[1][14] ));
  FDCE \multiOutDelay23_reg_reg[1][15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg[1][15]_i_1__0_n_0 ),
        .Q(\multiOutDelay23_reg_reg_n_0_[1][15] ));
  FDCE \multiOutDelay23_reg_reg[1][16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg[1][16]_i_1__0_n_0 ),
        .Q(\multiOutDelay23_reg_reg_n_0_[1][16] ));
  FDCE \multiOutDelay23_reg_reg[1][17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg[1][17]_i_1__0_n_0 ),
        .Q(\multiOutDelay23_reg_reg_n_0_[1][17] ));
  FDCE \multiOutDelay23_reg_reg[1][18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg[1][18]_i_1__0_n_0 ),
        .Q(\multiOutDelay23_reg_reg_n_0_[1][18] ));
  FDCE \multiOutDelay23_reg_reg[1][19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg[1][19]_i_1__0_n_0 ),
        .Q(\multiOutDelay23_reg_reg_n_0_[1][19] ));
  FDCE \multiOutDelay23_reg_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg[1][1]_i_1__0_n_0 ),
        .Q(\multiOutDelay23_reg_reg_n_0_[1][1] ));
  FDCE \multiOutDelay23_reg_reg[1][20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg[1][20]_i_1__0_n_0 ),
        .Q(\multiOutDelay23_reg_reg_n_0_[1][20] ));
  FDCE \multiOutDelay23_reg_reg[1][21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg[1][21]_i_1__0_n_0 ),
        .Q(\multiOutDelay23_reg_reg_n_0_[1][21] ));
  FDCE \multiOutDelay23_reg_reg[1][22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg[1][22]_i_1__0_n_0 ),
        .Q(\multiOutDelay23_reg_reg_n_0_[1][22] ));
  FDCE \multiOutDelay23_reg_reg[1][24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg[1][24]_i_1__0_n_0 ),
        .Q(\multiOutDelay23_reg_reg_n_0_[1][24] ));
  FDCE \multiOutDelay23_reg_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg[1][2]_i_1__0_n_0 ),
        .Q(\multiOutDelay23_reg_reg_n_0_[1][2] ));
  FDCE \multiOutDelay23_reg_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg[1][3]_i_1__0_n_0 ),
        .Q(\multiOutDelay23_reg_reg_n_0_[1][3] ));
  FDCE \multiOutDelay23_reg_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg[1][4]_i_1__0_n_0 ),
        .Q(\multiOutDelay23_reg_reg_n_0_[1][4] ));
  FDCE \multiOutDelay23_reg_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg[1][5]_i_1__0_n_0 ),
        .Q(\multiOutDelay23_reg_reg_n_0_[1][5] ));
  FDCE \multiOutDelay23_reg_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg[1][6]_i_1__0_n_0 ),
        .Q(\multiOutDelay23_reg_reg_n_0_[1][6] ));
  FDCE \multiOutDelay23_reg_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg[1][7]_i_1__0_n_0 ),
        .Q(\multiOutDelay23_reg_reg_n_0_[1][7] ));
  FDCE \multiOutDelay23_reg_reg[1][8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg[1][8]_i_1__0_n_0 ),
        .Q(\multiOutDelay23_reg_reg_n_0_[1][8] ));
  FDCE \multiOutDelay23_reg_reg[1][9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay23_reg[1][9]_i_1__0_n_0 ),
        .Q(\multiOutDelay23_reg_reg_n_0_[1][9] ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][0]_i_1__0 
       (.I0(gain_mul_temp_4_n_105),
        .I1(\multiOutDelay32_reg_reg[1][0]_0 ),
        .O(\multiOutDelay32_reg[1][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][10]_i_1__0 
       (.I0(gain_mul_temp_4_n_95),
        .I1(\multiOutDelay32_reg_reg[1][0]_0 ),
        .O(\multiOutDelay32_reg[1][10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][11]_i_1__0 
       (.I0(gain_mul_temp_4_n_94),
        .I1(\multiOutDelay32_reg_reg[1][0]_0 ),
        .O(\multiOutDelay32_reg[1][11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][12]_i_1__0 
       (.I0(gain_mul_temp_4_n_93),
        .I1(\multiOutDelay32_reg_reg[1][0]_0 ),
        .O(\multiOutDelay32_reg[1][12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][13]_i_1__0 
       (.I0(gain_mul_temp_4_n_92),
        .I1(\multiOutDelay32_reg_reg[1][0]_0 ),
        .O(\multiOutDelay32_reg[1][13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][14]_i_1__0 
       (.I0(gain_mul_temp_4_n_91),
        .I1(\multiOutDelay32_reg_reg[1][0]_0 ),
        .O(\multiOutDelay32_reg[1][14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][15]_i_1__0 
       (.I0(gain_mul_temp_4_n_90),
        .I1(\multiOutDelay32_reg_reg[1][0]_0 ),
        .O(\multiOutDelay32_reg[1][15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][16]_i_1__0 
       (.I0(gain_mul_temp_4_n_89),
        .I1(\multiOutDelay32_reg_reg[1][0]_0 ),
        .O(\multiOutDelay32_reg[1][16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][17]_i_1__0 
       (.I0(gain_mul_temp_4_n_88),
        .I1(\multiOutDelay32_reg_reg[1][0]_0 ),
        .O(\multiOutDelay32_reg[1][17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][18]_i_1__0 
       (.I0(gain_mul_temp_4_n_87),
        .I1(\multiOutDelay32_reg_reg[1][0]_0 ),
        .O(\multiOutDelay32_reg[1][18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][19]_i_1__0 
       (.I0(gain_mul_temp_4_n_86),
        .I1(\multiOutDelay32_reg_reg[1][0]_0 ),
        .O(\multiOutDelay32_reg[1][19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][1]_i_1__0 
       (.I0(gain_mul_temp_4_n_104),
        .I1(\multiOutDelay32_reg_reg[1][0]_0 ),
        .O(\multiOutDelay32_reg[1][1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][20]_i_1__0 
       (.I0(gain_mul_temp_4_n_85),
        .I1(\multiOutDelay32_reg_reg[1][0]_0 ),
        .O(\multiOutDelay32_reg[1][20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][21]_i_1__0 
       (.I0(gain_mul_temp_4_n_84),
        .I1(\multiOutDelay32_reg_reg[1][0]_0 ),
        .O(\multiOutDelay32_reg[1][21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][22]_i_1__0 
       (.I0(gain_mul_temp_4_n_83),
        .I1(\multiOutDelay32_reg_reg[1][0]_0 ),
        .O(\multiOutDelay32_reg[1][22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][23]_i_1__0 
       (.I0(gain_mul_temp_4_n_82),
        .I1(\multiOutDelay32_reg_reg[1][0]_0 ),
        .O(\multiOutDelay32_reg[1][23]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][24]_i_1__0 
       (.I0(gain_mul_temp_4_n_81),
        .I1(\multiOutDelay32_reg_reg[1][0]_0 ),
        .O(\multiOutDelay32_reg[1][24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][2]_i_1__0 
       (.I0(gain_mul_temp_4_n_103),
        .I1(\multiOutDelay32_reg_reg[1][0]_0 ),
        .O(\multiOutDelay32_reg[1][2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][3]_i_1__0 
       (.I0(gain_mul_temp_4_n_102),
        .I1(\multiOutDelay32_reg_reg[1][0]_0 ),
        .O(\multiOutDelay32_reg[1][3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][4]_i_1__0 
       (.I0(gain_mul_temp_4_n_101),
        .I1(\multiOutDelay32_reg_reg[1][0]_0 ),
        .O(\multiOutDelay32_reg[1][4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][5]_i_1__0 
       (.I0(gain_mul_temp_4_n_100),
        .I1(\multiOutDelay32_reg_reg[1][0]_0 ),
        .O(\multiOutDelay32_reg[1][5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][6]_i_1__0 
       (.I0(gain_mul_temp_4_n_99),
        .I1(\multiOutDelay32_reg_reg[1][0]_0 ),
        .O(\multiOutDelay32_reg[1][6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][7]_i_1__0 
       (.I0(gain_mul_temp_4_n_98),
        .I1(\multiOutDelay32_reg_reg[1][0]_0 ),
        .O(\multiOutDelay32_reg[1][7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][8]_i_1__0 
       (.I0(gain_mul_temp_4_n_97),
        .I1(\multiOutDelay32_reg_reg[1][0]_0 ),
        .O(\multiOutDelay32_reg[1][8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \multiOutDelay32_reg[1][9]_i_1__0 
       (.I0(gain_mul_temp_4_n_96),
        .I1(\multiOutDelay32_reg_reg[1][0]_0 ),
        .O(\multiOutDelay32_reg[1][9]_i_1__0_n_0 ));
  FDCE \multiOutDelay32_reg_reg[1][0] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg[1][0]_i_1__0_n_0 ),
        .Q(\multiOutDelay32_reg_reg_n_0_[1][0] ));
  FDCE \multiOutDelay32_reg_reg[1][10] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg[1][10]_i_1__0_n_0 ),
        .Q(\multiOutDelay32_reg_reg_n_0_[1][10] ));
  FDCE \multiOutDelay32_reg_reg[1][11] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg[1][11]_i_1__0_n_0 ),
        .Q(\multiOutDelay32_reg_reg_n_0_[1][11] ));
  FDCE \multiOutDelay32_reg_reg[1][12] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg[1][12]_i_1__0_n_0 ),
        .Q(\multiOutDelay32_reg_reg_n_0_[1][12] ));
  FDCE \multiOutDelay32_reg_reg[1][13] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg[1][13]_i_1__0_n_0 ),
        .Q(\multiOutDelay32_reg_reg_n_0_[1][13] ));
  FDCE \multiOutDelay32_reg_reg[1][14] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg[1][14]_i_1__0_n_0 ),
        .Q(\multiOutDelay32_reg_reg_n_0_[1][14] ));
  FDCE \multiOutDelay32_reg_reg[1][15] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg[1][15]_i_1__0_n_0 ),
        .Q(\multiOutDelay32_reg_reg_n_0_[1][15] ));
  FDCE \multiOutDelay32_reg_reg[1][16] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg[1][16]_i_1__0_n_0 ),
        .Q(\multiOutDelay32_reg_reg_n_0_[1][16] ));
  FDCE \multiOutDelay32_reg_reg[1][17] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg[1][17]_i_1__0_n_0 ),
        .Q(\multiOutDelay32_reg_reg_n_0_[1][17] ));
  FDCE \multiOutDelay32_reg_reg[1][18] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg[1][18]_i_1__0_n_0 ),
        .Q(\multiOutDelay32_reg_reg_n_0_[1][18] ));
  FDCE \multiOutDelay32_reg_reg[1][19] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg[1][19]_i_1__0_n_0 ),
        .Q(\multiOutDelay32_reg_reg_n_0_[1][19] ));
  FDCE \multiOutDelay32_reg_reg[1][1] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg[1][1]_i_1__0_n_0 ),
        .Q(\multiOutDelay32_reg_reg_n_0_[1][1] ));
  FDCE \multiOutDelay32_reg_reg[1][20] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg[1][20]_i_1__0_n_0 ),
        .Q(\multiOutDelay32_reg_reg_n_0_[1][20] ));
  FDCE \multiOutDelay32_reg_reg[1][21] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg[1][21]_i_1__0_n_0 ),
        .Q(\multiOutDelay32_reg_reg_n_0_[1][21] ));
  FDCE \multiOutDelay32_reg_reg[1][22] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg[1][22]_i_1__0_n_0 ),
        .Q(\multiOutDelay32_reg_reg_n_0_[1][22] ));
  FDCE \multiOutDelay32_reg_reg[1][23] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg[1][23]_i_1__0_n_0 ),
        .Q(\multiOutDelay32_reg_reg_n_0_[1][23] ));
  FDCE \multiOutDelay32_reg_reg[1][24] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg[1][24]_i_1__0_n_0 ),
        .Q(\multiOutDelay32_reg_reg_n_0_[1][24] ));
  FDCE \multiOutDelay32_reg_reg[1][2] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg[1][2]_i_1__0_n_0 ),
        .Q(\multiOutDelay32_reg_reg_n_0_[1][2] ));
  FDCE \multiOutDelay32_reg_reg[1][3] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg[1][3]_i_1__0_n_0 ),
        .Q(\multiOutDelay32_reg_reg_n_0_[1][3] ));
  FDCE \multiOutDelay32_reg_reg[1][4] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg[1][4]_i_1__0_n_0 ),
        .Q(\multiOutDelay32_reg_reg_n_0_[1][4] ));
  FDCE \multiOutDelay32_reg_reg[1][5] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg[1][5]_i_1__0_n_0 ),
        .Q(\multiOutDelay32_reg_reg_n_0_[1][5] ));
  FDCE \multiOutDelay32_reg_reg[1][6] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg[1][6]_i_1__0_n_0 ),
        .Q(\multiOutDelay32_reg_reg_n_0_[1][6] ));
  FDCE \multiOutDelay32_reg_reg[1][7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg[1][7]_i_1__0_n_0 ),
        .Q(\multiOutDelay32_reg_reg_n_0_[1][7] ));
  FDCE \multiOutDelay32_reg_reg[1][8] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg[1][8]_i_1__0_n_0 ),
        .Q(\multiOutDelay32_reg_reg_n_0_[1][8] ));
  FDCE \multiOutDelay32_reg_reg[1][9] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\multiOutDelay32_reg[1][9]_i_1__0_n_0 ),
        .Q(\multiOutDelay32_reg_reg_n_0_[1][9] ));
  (* srl_bus_name = "\inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/vStart_reg_reg " *) 
  (* srl_name = "\inst/u_Segmentat_ip_dut_inst/u_Segmentat_ip_src_Segmentation_HW/u_K_Means/u_Color_Space_Converter1/u_ycbcr2rgbNet_inst/u_ycbcr2rgbCore_inst/vStart_reg_reg[5]_srl8_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5 " *) 
  SRL16E \vStart_reg_reg[5]_srl8_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(IPCORE_CLK),
        .D(\vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6_0 ),
        .Q(\vStart_reg_reg[5]_srl8_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5_n_0 ));
  FDRE \vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6 
       (.C(IPCORE_CLK),
        .CE(E),
        .D(\vStart_reg_reg[5]_srl8_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_5_n_0 ),
        .Q(\vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6_n_0 ),
        .R(1'b0));
  FDCE \vStart_reg_reg[7] 
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(vStart_reg_reg_gate_n_0),
        .Q(user_ctrl_vStart));
  LUT2 #(
    .INIT(4'h8)) 
    vStart_reg_reg_gate
       (.I0(\vStart_reg_reg[6]_inst_u_Segmentat_ip_dut_inst_u_Segmentat_ip_src_Segmentation_HW_u_K_Means_u_Color_Space_Converter_u_rgb2ycbcrNet_inst_hEnd_reg_reg_c_6_n_0 ),
        .I1(\vStart_reg_reg[7]_0 ),
        .O(vStart_reg_reg_gate_n_0));
  FDCE validOut_1_reg
       (.C(IPCORE_CLK),
        .CE(E),
        .CLR(reset_out),
        .D(\intdelay_reg_reg_n_0_[6] ),
        .Q(ctrlOut_valid));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
