{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719203243654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719203243664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 24 11:27:23 2024 " "Processing started: Mon Jun 24 11:27:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719203243664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719203243664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fast_adder_vhdl -c fast_adder_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off fast_adder_vhdl -c fast_adder_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719203243664 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719203244004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719203244004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fast_adder_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fast_adder_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fast_adder_vhdl-arch " "Found design unit 1: fast_adder_vhdl-arch" {  } { { "fast_adder_vhdl.vhd" "" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/fast_adder_vhdl.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719203250614 ""} { "Info" "ISGN_ENTITY_NAME" "1 fast_adder_vhdl " "Found entity 1: fast_adder_vhdl" {  } { { "fast_adder_vhdl.vhd" "" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/fast_adder_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719203250614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719203250614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_module-arch " "Found design unit 1: cla_module-arch" {  } { { "cla_module.vhd" "" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/cla_module.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719203250619 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla_module " "Found entity 1: cla_module" {  } { { "cla_module.vhd" "" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/cla_module.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719203250619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719203250619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_module-arch " "Found design unit 1: sum_module-arch" {  } { { "sum_module.vhd" "" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/sum_module.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719203250619 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_module " "Found entity 1: sum_module" {  } { { "sum_module.vhd" "" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/sum_module.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719203250619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719203250619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gp_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gp_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gp_module-behavioral " "Found design unit 1: gp_module-behavioral" {  } { { "gp_module.vhd" "" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/gp_module.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719203250619 ""} { "Info" "ISGN_ENTITY_NAME" "1 gp_module " "Found entity 1: gp_module" {  } { { "gp_module.vhd" "" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/gp_module.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719203250619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719203250619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/fast_adder_vhdl_stucksingle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/fast_adder_vhdl_stucksingle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fast_adder_vhdl_stucksingle-arch " "Found design unit 1: fast_adder_vhdl_stucksingle-arch" {  } { { "output_files/fast_adder_vhdl_stucksingle.vhd" "" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/fast_adder_vhdl_stucksingle.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719203250619 ""} { "Info" "ISGN_ENTITY_NAME" "1 fast_adder_vhdl_stucksingle " "Found entity 1: fast_adder_vhdl_stucksingle" {  } { { "output_files/fast_adder_vhdl_stucksingle.vhd" "" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/fast_adder_vhdl_stucksingle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719203250619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719203250619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/gp_module_stuck.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/gp_module_stuck.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gp_module_stuck-behavioral " "Found design unit 1: gp_module_stuck-behavioral" {  } { { "output_files/gp_module_stuck.vhd" "" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/gp_module_stuck.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719203250624 ""} { "Info" "ISGN_ENTITY_NAME" "1 gp_module_stuck " "Found entity 1: gp_module_stuck" {  } { { "output_files/gp_module_stuck.vhd" "" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/gp_module_stuck.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719203250624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719203250624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/fast_adder_vhdl_andbridging.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/fast_adder_vhdl_andbridging.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fast_adder_vhdl_andbridging-arch " "Found design unit 1: fast_adder_vhdl_andbridging-arch" {  } { { "output_files/fast_adder_vhdl_andbridging.vhd" "" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/fast_adder_vhdl_andbridging.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719203250624 ""} { "Info" "ISGN_ENTITY_NAME" "1 fast_adder_vhdl_andbridging " "Found entity 1: fast_adder_vhdl_andbridging" {  } { { "output_files/fast_adder_vhdl_andbridging.vhd" "" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/fast_adder_vhdl_andbridging.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719203250624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719203250624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/sum_module_andbridging.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/sum_module_andbridging.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_module_andbridging-arch " "Found design unit 1: sum_module_andbridging-arch" {  } { { "output_files/sum_module_andbridging.vhd" "" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/sum_module_andbridging.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719203250624 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_module_andbridging " "Found entity 1: sum_module_andbridging" {  } { { "output_files/sum_module_andbridging.vhd" "" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/sum_module_andbridging.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719203250624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719203250624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/fast_adder_vhdl_orbridging.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/fast_adder_vhdl_orbridging.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fast_adder_vhdl_orbridging-arch " "Found design unit 1: fast_adder_vhdl_orbridging-arch" {  } { { "output_files/fast_adder_vhdl_orbridging.vhd" "" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/fast_adder_vhdl_orbridging.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719203250624 ""} { "Info" "ISGN_ENTITY_NAME" "1 fast_adder_vhdl_orbridging " "Found entity 1: fast_adder_vhdl_orbridging" {  } { { "output_files/fast_adder_vhdl_orbridging.vhd" "" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/fast_adder_vhdl_orbridging.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719203250624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719203250624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/gp_module_orbridging.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/gp_module_orbridging.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gp_module_orbridging-behavioral " "Found design unit 1: gp_module_orbridging-behavioral" {  } { { "output_files/gp_module_orbridging.vhd" "" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/gp_module_orbridging.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719203250624 ""} { "Info" "ISGN_ENTITY_NAME" "1 gp_module_orbridging " "Found entity 1: gp_module_orbridging" {  } { { "output_files/gp_module_orbridging.vhd" "" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/gp_module_orbridging.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719203250624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719203250624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/fast_adder_vhdl_stuckmulti.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/fast_adder_vhdl_stuckmulti.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fast_adder_vhdl_stuckmulti-arch " "Found design unit 1: fast_adder_vhdl_stuckmulti-arch" {  } { { "output_files/fast_adder_vhdl_stuckmulti.vhd" "" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/fast_adder_vhdl_stuckmulti.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719203250624 ""} { "Info" "ISGN_ENTITY_NAME" "1 fast_adder_vhdl_stuckmulti " "Found entity 1: fast_adder_vhdl_stuckmulti" {  } { { "output_files/fast_adder_vhdl_stuckmulti.vhd" "" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/fast_adder_vhdl_stuckmulti.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719203250624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719203250624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cla_module_stuckmulti.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/cla_module_stuckmulti.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_module_stuckmulti-arch " "Found design unit 1: cla_module_stuckmulti-arch" {  } { { "output_files/cla_module_stuckmulti.vhd" "" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/cla_module_stuckmulti.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719203250624 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla_module_stuckmulti " "Found entity 1: cla_module_stuckmulti" {  } { { "output_files/cla_module_stuckmulti.vhd" "" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/cla_module_stuckmulti.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719203250624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719203250624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fast_adder_vhdl_stucksingle " "Elaborating entity \"fast_adder_vhdl_stucksingle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719203250649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gp_module_stuck gp_module_stuck:gp_mod " "Elaborating entity \"gp_module_stuck\" for hierarchy \"gp_module_stuck:gp_mod\"" {  } { { "output_files/fast_adder_vhdl_stucksingle.vhd" "gp_mod" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/fast_adder_vhdl_stucksingle.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719203250654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_module cla_module:cla_mod " "Elaborating entity \"cla_module\" for hierarchy \"cla_module:cla_mod\"" {  } { { "output_files/fast_adder_vhdl_stucksingle.vhd" "cla_mod" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/fast_adder_vhdl_stucksingle.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719203250659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_module sum_module:sum_mod " "Elaborating entity \"sum_module\" for hierarchy \"sum_module:sum_mod\"" {  } { { "output_files/fast_adder_vhdl_stucksingle.vhd" "sum_mod" { Text "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/output_files/fast_adder_vhdl_stucksingle.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719203250659 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1719203251004 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719203251184 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719203251184 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719203251204 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719203251204 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719203251204 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719203251204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719203251214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 24 11:27:31 2024 " "Processing ended: Mon Jun 24 11:27:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719203251214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719203251214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719203251214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719203251214 ""}
