#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000192ce66c120 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000192ce6b1650 .scope module, "tb" "tb" 3 41;
 .timescale -12 -12;
L_00000192ce6c1110 .functor NOT 1, L_00000192ce71ab30, C4<0>, C4<0>, C4<0>;
L_00000192ce6c1260 .functor XOR 1, L_00000192ce71adb0, L_00000192ce71b2b0, C4<0>, C4<0>;
L_00000192ce6c0a10 .functor XOR 1, L_00000192ce6c1260, L_00000192ce71ac70, C4<0>, C4<0>;
v00000192ce71a310_0 .net *"_ivl_10", 0 0, L_00000192ce71ac70;  1 drivers
v00000192ce71aa90_0 .net *"_ivl_12", 0 0, L_00000192ce6c0a10;  1 drivers
v00000192ce71b530_0 .net *"_ivl_2", 0 0, L_00000192ce71a590;  1 drivers
v00000192ce71b990_0 .net *"_ivl_4", 0 0, L_00000192ce71adb0;  1 drivers
v00000192ce71bd50_0 .net *"_ivl_6", 0 0, L_00000192ce71b2b0;  1 drivers
v00000192ce71b7b0_0 .net *"_ivl_8", 0 0, L_00000192ce6c1260;  1 drivers
v00000192ce71ba30_0 .var "clk", 0 0;
v00000192ce71a270_0 .net "d", 0 0, v00000192ce6ad7f0_0;  1 drivers
v00000192ce71be90_0 .net "q_dut", 0 0, v00000192ce71aef0_0;  1 drivers
v00000192ce71b5d0_0 .net "q_ref", 0 0, v00000192ce6adc50_0;  1 drivers
v00000192ce71b3f0_0 .var/2u "stats1", 159 0;
v00000192ce71bad0_0 .var/2u "strobe", 0 0;
v00000192ce71af90_0 .net "tb_match", 0 0, L_00000192ce71ab30;  1 drivers
v00000192ce71b490_0 .net "tb_mismatch", 0 0, L_00000192ce6c1110;  1 drivers
v00000192ce71bb70_0 .net "wavedrom_enable", 0 0, v00000192ce6ad6b0_0;  1 drivers
v00000192ce71a3b0_0 .net "wavedrom_title", 511 0, v00000192ce6ada70_0;  1 drivers
L_00000192ce71a590 .concat [ 1 0 0 0], v00000192ce6adc50_0;
L_00000192ce71adb0 .concat [ 1 0 0 0], v00000192ce6adc50_0;
L_00000192ce71b2b0 .concat [ 1 0 0 0], v00000192ce71aef0_0;
L_00000192ce71ac70 .concat [ 1 0 0 0], v00000192ce6adc50_0;
L_00000192ce71ab30 .cmp/eeq 1, L_00000192ce71a590, L_00000192ce6c0a10;
S_00000192ce6b0890 .scope module, "good1" "RefModule" 3 80, 4 2 0, S_00000192ce6b1650;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v00000192ce6ad930_0 .net "clk", 0 0, v00000192ce71ba30_0;  1 drivers
v00000192ce6ad610_0 .net "d", 0 0, v00000192ce6ad7f0_0;  alias, 1 drivers
v00000192ce6adc50_0 .var "q", 0 0;
v00000192ce6adcf0_0 .var "qn", 0 0;
v00000192ce6ad750_0 .var "qp", 0 0;
E_00000192ce6b3370 .event edge, v00000192ce6ad930_0, v00000192ce6ad750_0, v00000192ce6adcf0_0;
E_00000192ce6b32b0 .event negedge, v00000192ce6ad930_0;
E_00000192ce6b2e30 .event posedge, v00000192ce6ad930_0;
S_00000192ce6b0a20 .scope module, "stim1" "stimulus_gen" 3 76, 3 6 0, S_00000192ce6b1650;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v00000192ce6ad890_0 .net "clk", 0 0, v00000192ce71ba30_0;  alias, 1 drivers
v00000192ce6ad7f0_0 .var "d", 0 0;
v00000192ce6ad6b0_0 .var "wavedrom_enable", 0 0;
v00000192ce6ada70_0 .var "wavedrom_title", 511 0;
E_00000192ce6b2630/0 .event negedge, v00000192ce6ad930_0;
E_00000192ce6b2630/1 .event posedge, v00000192ce6ad930_0;
E_00000192ce6b2630 .event/or E_00000192ce6b2630/0, E_00000192ce6b2630/1;
S_00000192ce6b6210 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_00000192ce6b0a20;
 .timescale -12 -12;
v00000192ce6ad9d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_00000192ce6b63a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_00000192ce6b0a20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_00000192ce6b6530 .scope module, "top_module1" "TopModule" 3 85, 5 2 0, S_00000192ce6b1650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v00000192ce6adb10_0 .net "clk", 0 0, v00000192ce71ba30_0;  alias, 1 drivers
v00000192ce6adbb0_0 .net "d", 0 0, v00000192ce6ad7f0_0;  alias, 1 drivers
v00000192ce71aef0_0 .var "q", 0 0;
v00000192ce71b210_0 .var "temp", 0 0;
S_00000192ce6c5000 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 92, 3 92 0, S_00000192ce6b1650;
 .timescale -12 -12;
E_00000192ce6b2e70 .event edge, v00000192ce71bad0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v00000192ce71bad0_0;
    %nor/r;
    %assign/vec4 v00000192ce71bad0_0, 0;
    %wait E_00000192ce6b2e70;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_00000192ce6b0a20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000192ce6ad7f0_0, 0;
    %wait E_00000192ce6b32b0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000192ce6b2630;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/s 1;
    %assign/vec4 v00000192ce6ad7f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_00000192ce6b32b0;
    %fork TD_tb.stim1.wavedrom_stop, S_00000192ce6b63a0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000192ce6b2630;
    %vpi_func 3 34 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v00000192ce6ad7f0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 36 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000192ce6b0890;
T_4 ;
    %wait E_00000192ce6b2e30;
    %load/vec4 v00000192ce6ad610_0;
    %assign/vec4 v00000192ce6ad750_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_00000192ce6b0890;
T_5 ;
    %wait E_00000192ce6b32b0;
    %load/vec4 v00000192ce6ad610_0;
    %assign/vec4 v00000192ce6adcf0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_00000192ce6b0890;
T_6 ;
    %wait E_00000192ce6b3370;
    %load/vec4 v00000192ce6ad930_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v00000192ce6ad750_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v00000192ce6adcf0_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v00000192ce6adc50_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000192ce6b6530;
T_7 ;
    %wait E_00000192ce6b2e30;
    %load/vec4 v00000192ce71b210_0;
    %load/vec4 v00000192ce6adbb0_0;
    %cmp/ne;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v00000192ce6adbb0_0;
    %assign/vec4 v00000192ce71b210_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000192ce6b6530;
T_8 ;
    %wait E_00000192ce6b32b0;
    %load/vec4 v00000192ce71b210_0;
    %assign/vec4 v00000192ce71aef0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_00000192ce6b1650;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000192ce71ba30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000192ce71bad0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_00000192ce6b1650;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v00000192ce71ba30_0;
    %inv;
    %store/vec4 v00000192ce71ba30_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_00000192ce6b1650;
T_11 ;
    %vpi_call/w 3 68 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 69 "$dumpvars", 32'sb00000000000000000000000000000001, v00000192ce6ad890_0, v00000192ce71b490_0, v00000192ce71ba30_0, v00000192ce71a270_0, v00000192ce71b5d0_0, v00000192ce71be90_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_00000192ce6b1650;
T_12 ;
    %load/vec4 v00000192ce71b3f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %vpi_call/w 3 101 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", &PV<v00000192ce71b3f0_0, 64, 32>, &PV<v00000192ce71b3f0_0, 32, 32> {0 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 102 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_12.1 ;
    %vpi_call/w 3 104 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v00000192ce71b3f0_0, 128, 32>, &PV<v00000192ce71b3f0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 105 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 106 "$display", "Mismatches: %1d in %1d samples", &PV<v00000192ce71b3f0_0, 128, 32>, &PV<v00000192ce71b3f0_0, 0, 32> {0 0 0};
    %end;
    .thread T_12, $final;
    .scope S_00000192ce6b1650;
T_13 ;
    %wait E_00000192ce6b2630;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000192ce71b3f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000192ce71b3f0_0, 4, 32;
    %load/vec4 v00000192ce71af90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000192ce71b3f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 117 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000192ce71b3f0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000192ce71b3f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000192ce71b3f0_0, 4, 32;
T_13.0 ;
    %load/vec4 v00000192ce71b5d0_0;
    %load/vec4 v00000192ce71b5d0_0;
    %load/vec4 v00000192ce71be90_0;
    %xor;
    %load/vec4 v00000192ce71b5d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v00000192ce71b3f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000192ce71b3f0_0, 4, 32;
T_13.6 ;
    %load/vec4 v00000192ce71b3f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000192ce71b3f0_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000192ce6b1650;
T_14 ;
    %delay 1000000, 0;
    %vpi_call/w 3 129 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 130 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob078_dualedge_test.sv";
    "dataset_code-complete-iccad2023/Prob078_dualedge_ref.sv";
    "results\mistral_7b_0shot_temp0.0\Prob078_dualedge/Prob078_dualedge_sample01.sv";
