{
	"author": ["Yohan Ko", "Reiley Jeyapaul", "Youngbin Kim", "Kyoungwoo Lee", "Aviral Shrivastava"],
	"booktitle": "DAC",
	"crossref": "conf/dac/2015",
	"dblpkey": "conf/dac/KoJKLS15",
	"doi": "10.1145/2744769.2744846",
	"ee": "http://doi.acm.org/10.1145/2744769.2744846",
	"pages": "24:1-24:6",
	"publisher": "ACM",
	"stemmed": ["guidelin", "to", "design", "pariti", "protect", "write", "back", "l", "data", "cach"],
	"tag": ["design", "guidelines"],
	"title": "Guidelines to design parity protected write-back L1 data cache",
	"type": "inproceedings",
	"year": 2015
}