// Seed: 137417303
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wand id_4,
    input wire id_5#(.id_29(1)),
    input wand id_6,
    id_30,
    input wire id_7,
    input tri0 id_8,
    input tri1 id_9,
    output wor id_10,
    output tri0 id_11,
    output uwire id_12,
    input supply1 id_13,
    input tri id_14,
    input tri0 id_15,
    output wor id_16,
    input supply1 id_17,
    output tri0 id_18,
    output uwire id_19,
    input wand id_20,
    input wand id_21,
    input tri id_22,
    output tri0 id_23,
    input wire id_24,
    input wor id_25,
    output wor id_26,
    input tri1 id_27
);
  if (id_22) time id_31 (), id_32;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    output wand id_2,
    inout tri0 id_3,
    output wand id_4,
    output tri1 id_5,
    output tri1 id_6,
    output wor id_7,
    output supply0 id_8,
    inout wor id_9,
    input wor id_10,
    output tri0 id_11,
    output supply0 id_12,
    input tri id_13,
    input tri0 id_14,
    input supply0 id_15
);
  assign id_6 = id_0;
  module_0 modCall_1 (
      id_15,
      id_10,
      id_14,
      id_10,
      id_1,
      id_3,
      id_14,
      id_9,
      id_14,
      id_15,
      id_12,
      id_8,
      id_6,
      id_10,
      id_1,
      id_1,
      id_12,
      id_3,
      id_8,
      id_7,
      id_3,
      id_13,
      id_9,
      id_7,
      id_13,
      id_13,
      id_3,
      id_10
  );
  assign modCall_1.type_14 = 0;
endmodule
