

================================================================
== Vitis HLS Report for 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_s'
================================================================
* Date:           Mon Jan 29 11:40:04 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        line_buffer_code_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.66 ns|  4.503 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16801|    54241|  0.112 ms|  0.361 ms|  16801|  54241|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                                      |                                                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                               Instance                                               |                                           Module                                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259  |convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3  |       32|       32|  0.213 us|  0.213 us|   32|   32|       no|
        |grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271  |convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right  |       75|       75|  0.499 us|  0.499 us|   75|   75|       no|
        +------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_2_Push_pixel  |    16800|    54240|  35 ~ 113|          -|          -|   480|        no|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%num_ker = alloca i32 1"   --->   Operation 9 'alloca' 'num_ker' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read" [./CNN.h:53]   --->   Operation 11 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bitcast_ln53 = bitcast i64 %p_read_1" [./CNN.h:53]   --->   Operation 12 'bitcast' 'bitcast_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln44 = store i9 0, i9 %indvar_flatten" [./CNN.h:44]   --->   Operation 13 'store' 'store_ln44' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln44 = store i5 0, i5 %num_ker" [./CNN.h:44]   --->   Operation 14 'store' 'store_ln44' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln44 = store i5 0, i5 %i" [./CNN.h:44]   --->   Operation 15 'store' 'store_ln44' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln44 = br void" [./CNN.h:44]   --->   Operation 16 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.62>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%num_ker_1 = load i5 %num_ker"   --->   Operation 17 'load' 'num_ker_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [./CNN.h:44]   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i5 %num_ker_1" [./CNN.h:44]   --->   Operation 19 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = trunc i5 %num_ker_1"   --->   Operation 20 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty, i3 0"   --->   Operation 21 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %p_shl"   --->   Operation 22 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.70ns)   --->   "%empty_20 = add i8 %p_shl_cast, i8 %zext_ln44" [./CNN.h:44]   --->   Operation 23 'add' 'empty_20' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.59ns)   --->   "%icmp_ln44 = icmp_eq  i9 %indvar_flatten_load, i9 480" [./CNN.h:44]   --->   Operation 24 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.71ns)   --->   "%add_ln44 = add i9 %indvar_flatten_load, i9 1" [./CNN.h:44]   --->   Operation 25 'add' 'add_ln44' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %.split6, void" [./CNN.h:44]   --->   Operation 26 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [./CNN.h:45]   --->   Operation 27 'load' 'i_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.63ns)   --->   "%icmp_ln45 = icmp_eq  i5 %i_load, i5 30" [./CNN.h:45]   --->   Operation 28 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.27ns)   --->   "%select_ln44 = select i1 %icmp_ln45, i5 0, i5 %i_load" [./CNN.h:44]   --->   Operation 29 'select' 'select_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.70ns)   --->   "%add_ln44_9 = add i5 %num_ker_1, i5 1" [./CNN.h:44]   --->   Operation 30 'add' 'add_ln44_9' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i5 %add_ln44_9" [./CNN.h:44]   --->   Operation 31 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_22 = trunc i5 %add_ln44_9" [./CNN.h:44]   --->   Operation 32 'trunc' 'empty_22' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty_22, i3 0" [./CNN.h:44]   --->   Operation 33 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i7 %p_shl_mid1" [./CNN.h:44]   --->   Operation 34 'zext' 'p_shl_cast_mid1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.70ns)   --->   "%p_mid1 = add i8 %p_shl_cast_mid1, i8 %zext_ln44_1" [./CNN.h:44]   --->   Operation 35 'add' 'p_mid1' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.27ns)   --->   "%select_ln44_1 = select i1 %icmp_ln45, i5 %add_ln44_9, i5 %num_ker_1" [./CNN.h:44]   --->   Operation 36 'select' 'select_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i5 %select_ln44_1" [./CNN.h:44]   --->   Operation 37 'zext' 'zext_ln44_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%bias_conv1_addr = getelementptr i64 %bias_conv1, i64 0, i64 %zext_ln44_2" [./CNN.h:44]   --->   Operation 38 'getelementptr' 'bias_conv1_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.71ns)   --->   "%bias_conv1_load = load i4 %bias_conv1_addr" [./CNN.h:44]   --->   Operation 39 'load' 'bias_conv1_load' <Predicate = (!icmp_ln44)> <Delay = 0.71> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 16> <ROM>
ST_2 : Operation 40 [1/1] (0.30ns)   --->   "%select_ln44_2 = select i1 %icmp_ln45, i8 %p_mid1, i8 %empty_20" [./CNN.h:44]   --->   Operation 40 'select' 'select_ln44_2' <Predicate = (!icmp_ln44)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i8 %select_ln44_2" [./CNN.h:44]   --->   Operation 41 'zext' 'zext_ln44_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_conv1_addr = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_3" [./CNN.h:87]   --->   Operation 42 'getelementptr' 'kernel_conv1_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (1.20ns)   --->   "%kernel_conv1_load = load i8 %kernel_conv1_addr" [./CNN.h:44]   --->   Operation 43 'load' 'kernel_conv1_load' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 44 [1/1] (0.70ns)   --->   "%add_ln44_1 = add i8 %select_ln44_2, i8 1" [./CNN.h:44]   --->   Operation 44 'add' 'add_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln44_4 = zext i8 %add_ln44_1" [./CNN.h:44]   --->   Operation 45 'zext' 'zext_ln44_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_conv1_addr_1 = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_4" [./CNN.h:87]   --->   Operation 46 'getelementptr' 'kernel_conv1_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (1.20ns)   --->   "%kernel_conv1_load_1 = load i8 %kernel_conv1_addr_1" [./CNN.h:44]   --->   Operation 47 'load' 'kernel_conv1_load_1' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln44_2 = add i8 %select_ln44_2, i8 2" [./CNN.h:44]   --->   Operation 48 'add' 'add_ln44_2' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln44_5 = zext i8 %add_ln44_2" [./CNN.h:44]   --->   Operation 49 'zext' 'zext_ln44_5' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_conv1_addr_2 = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_5" [./CNN.h:87]   --->   Operation 50 'getelementptr' 'kernel_conv1_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (1.20ns)   --->   "%kernel_conv1_load_2 = load i8 %kernel_conv1_addr_2" [./CNN.h:44]   --->   Operation 51 'load' 'kernel_conv1_load_2' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 52 [1/1] (0.70ns)   --->   "%add_ln44_3 = add i8 %select_ln44_2, i8 3" [./CNN.h:44]   --->   Operation 52 'add' 'add_ln44_3' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln44_6 = zext i8 %add_ln44_3" [./CNN.h:44]   --->   Operation 53 'zext' 'zext_ln44_6' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_conv1_addr_3 = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_6" [./CNN.h:87]   --->   Operation 54 'getelementptr' 'kernel_conv1_addr_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (1.20ns)   --->   "%kernel_conv1_load_3 = load i8 %kernel_conv1_addr_3" [./CNN.h:44]   --->   Operation 55 'load' 'kernel_conv1_load_3' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 56 [1/1] (0.70ns)   --->   "%add_ln44_4 = add i8 %select_ln44_2, i8 4" [./CNN.h:44]   --->   Operation 56 'add' 'add_ln44_4' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln44_7 = zext i8 %add_ln44_4" [./CNN.h:44]   --->   Operation 57 'zext' 'zext_ln44_7' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_conv1_addr_4 = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_7" [./CNN.h:87]   --->   Operation 58 'getelementptr' 'kernel_conv1_addr_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (1.20ns)   --->   "%kernel_conv1_load_4 = load i8 %kernel_conv1_addr_4" [./CNN.h:44]   --->   Operation 59 'load' 'kernel_conv1_load_4' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 60 [1/1] (0.70ns)   --->   "%add_ln44_5 = add i8 %select_ln44_2, i8 5" [./CNN.h:44]   --->   Operation 60 'add' 'add_ln44_5' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln44_8 = zext i8 %add_ln44_5" [./CNN.h:44]   --->   Operation 61 'zext' 'zext_ln44_8' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%kernel_conv1_addr_5 = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_8" [./CNN.h:87]   --->   Operation 62 'getelementptr' 'kernel_conv1_addr_5' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (1.20ns)   --->   "%kernel_conv1_load_5 = load i8 %kernel_conv1_addr_5" [./CNN.h:44]   --->   Operation 63 'load' 'kernel_conv1_load_5' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 64 [1/1] (0.70ns)   --->   "%add_ln44_6 = add i8 %select_ln44_2, i8 6" [./CNN.h:44]   --->   Operation 64 'add' 'add_ln44_6' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln44_9 = zext i8 %add_ln44_6" [./CNN.h:44]   --->   Operation 65 'zext' 'zext_ln44_9' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%kernel_conv1_addr_6 = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_9" [./CNN.h:87]   --->   Operation 66 'getelementptr' 'kernel_conv1_addr_6' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (1.20ns)   --->   "%kernel_conv1_load_6 = load i8 %kernel_conv1_addr_6" [./CNN.h:44]   --->   Operation 67 'load' 'kernel_conv1_load_6' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 68 [1/1] (0.70ns)   --->   "%add_ln44_7 = add i8 %select_ln44_2, i8 7" [./CNN.h:44]   --->   Operation 68 'add' 'add_ln44_7' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln44_10 = zext i8 %add_ln44_7" [./CNN.h:44]   --->   Operation 69 'zext' 'zext_ln44_10' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%kernel_conv1_addr_7 = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_10" [./CNN.h:87]   --->   Operation 70 'getelementptr' 'kernel_conv1_addr_7' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (1.20ns)   --->   "%kernel_conv1_load_7 = load i8 %kernel_conv1_addr_7" [./CNN.h:44]   --->   Operation 71 'load' 'kernel_conv1_load_7' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 72 [1/1] (0.70ns)   --->   "%add_ln44_8 = add i8 %select_ln44_2, i8 8" [./CNN.h:44]   --->   Operation 72 'add' 'add_ln44_8' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln44_11 = zext i8 %add_ln44_8" [./CNN.h:44]   --->   Operation 73 'zext' 'zext_ln44_11' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_conv1_addr_8 = getelementptr i64 %kernel_conv1, i64 0, i64 %zext_ln44_11" [./CNN.h:87]   --->   Operation 74 'getelementptr' 'kernel_conv1_addr_8' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (1.20ns)   --->   "%kernel_conv1_load_8 = load i8 %kernel_conv1_addr_8" [./CNN.h:44]   --->   Operation 75 'load' 'kernel_conv1_load_8' <Predicate = (!icmp_ln44)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_2 : Operation 76 [1/1] (0.63ns)   --->   "%cmp11 = icmp_eq  i5 %select_ln44, i5 0" [./CNN.h:44]   --->   Operation 76 'icmp' 'cmp11' <Predicate = (!icmp_ln44)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.63ns)   --->   "%cmp13 = icmp_eq  i5 %select_ln44, i5 29" [./CNN.h:44]   --->   Operation 77 'icmp' 'cmp13' <Predicate = (!icmp_ln44)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.12ns)   --->   "%or_ln49 = or i1 %cmp11, i1 %cmp13" [./CNN.h:49]   --->   Operation 78 'or' 'or_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [2/2] (1.12ns)   --->   "%call_ln49 = call void @convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>_Pipeline_VITIS_LOOP_46_3, i1 %or_ln49, i64 %bitcast_ln53, i64 %line_buffer_1, i64 %line_buffer_0, i64 %line_buffer_2" [./CNN.h:49]   --->   Operation 79 'call' 'call_ln49' <Predicate = (!icmp_ln44)> <Delay = 1.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln44, i32 1, i32 4" [./CNN.h:56]   --->   Operation 80 'partselect' 'tmp' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.65ns)   --->   "%icmp_ln56 = icmp_eq  i4 %tmp, i4 0" [./CNN.h:56]   --->   Operation 81 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln44)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln98 = ret" [./CNN.h:98]   --->   Operation 82 'ret' 'ret_ln98' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_44_2_Push_pixel_str"   --->   Operation 83 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 480, i64 480, i64 480"   --->   Operation 84 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/2] (0.71ns)   --->   "%bias_conv1_load = load i4 %bias_conv1_addr" [./CNN.h:44]   --->   Operation 85 'load' 'bias_conv1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 16> <ROM>
ST_3 : Operation 86 [1/2] (1.20ns)   --->   "%kernel_conv1_load = load i8 %kernel_conv1_addr" [./CNN.h:44]   --->   Operation 86 'load' 'kernel_conv1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 87 [1/2] (1.20ns)   --->   "%kernel_conv1_load_1 = load i8 %kernel_conv1_addr_1" [./CNN.h:44]   --->   Operation 87 'load' 'kernel_conv1_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 88 [1/2] (1.20ns)   --->   "%kernel_conv1_load_2 = load i8 %kernel_conv1_addr_2" [./CNN.h:44]   --->   Operation 88 'load' 'kernel_conv1_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 89 [1/2] (1.20ns)   --->   "%kernel_conv1_load_3 = load i8 %kernel_conv1_addr_3" [./CNN.h:44]   --->   Operation 89 'load' 'kernel_conv1_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 90 [1/2] (1.20ns)   --->   "%kernel_conv1_load_4 = load i8 %kernel_conv1_addr_4" [./CNN.h:44]   --->   Operation 90 'load' 'kernel_conv1_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 91 [1/2] (1.20ns)   --->   "%kernel_conv1_load_5 = load i8 %kernel_conv1_addr_5" [./CNN.h:44]   --->   Operation 91 'load' 'kernel_conv1_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 92 [1/2] (1.20ns)   --->   "%kernel_conv1_load_6 = load i8 %kernel_conv1_addr_6" [./CNN.h:44]   --->   Operation 92 'load' 'kernel_conv1_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 93 [1/2] (1.20ns)   --->   "%kernel_conv1_load_7 = load i8 %kernel_conv1_addr_7" [./CNN.h:44]   --->   Operation 93 'load' 'kernel_conv1_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 94 [1/2] (1.20ns)   --->   "%kernel_conv1_load_8 = load i8 %kernel_conv1_addr_8" [./CNN.h:44]   --->   Operation 94 'load' 'kernel_conv1_load_8' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 144> <ROM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [./CNN.h:46]   --->   Operation 95 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/2] (0.00ns)   --->   "%call_ln49 = call void @convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>_Pipeline_VITIS_LOOP_46_3, i1 %or_ln49, i64 %bitcast_ln53, i64 %line_buffer_1, i64 %line_buffer_0, i64 %line_buffer_2" [./CNN.h:49]   --->   Operation 96 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %codeRepl170, void %.loopexit" [./CNN.h:56]   --->   Operation 97 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.71>
ST_4 : Operation 98 [2/2] (0.71ns)   --->   "%line_buffer_0_load = load i64 0" [./CNN.h:61]   --->   Operation 98 'load' 'line_buffer_0_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_4 : Operation 99 [2/2] (0.71ns)   --->   "%line_buffer_1_load = load i64 0" [./CNN.h:62]   --->   Operation 99 'load' 'line_buffer_1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_4 : Operation 100 [2/2] (0.71ns)   --->   "%line_buffer_2_load = load i64 0" [./CNN.h:63]   --->   Operation 100 'load' 'line_buffer_2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_4 : Operation 101 [2/2] (0.71ns)   --->   "%line_buffer_0_load_1 = load i64 1" [./CNN.h:64]   --->   Operation 101 'load' 'line_buffer_0_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_4 : Operation 102 [2/2] (0.71ns)   --->   "%line_buffer_1_load_1 = load i64 1" [./CNN.h:65]   --->   Operation 102 'load' 'line_buffer_1_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_4 : Operation 103 [2/2] (0.71ns)   --->   "%line_buffer_2_load_1 = load i64 1" [./CNN.h:66]   --->   Operation 103 'load' 'line_buffer_2_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>

State 5 <SV = 4> <Delay = 0.71>
ST_5 : Operation 104 [1/2] (0.71ns)   --->   "%line_buffer_0_load = load i64 0" [./CNN.h:61]   --->   Operation 104 'load' 'line_buffer_0_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_5 : Operation 105 [1/2] (0.71ns)   --->   "%line_buffer_1_load = load i64 0" [./CNN.h:62]   --->   Operation 105 'load' 'line_buffer_1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_5 : Operation 106 [1/2] (0.71ns)   --->   "%line_buffer_2_load = load i64 0" [./CNN.h:63]   --->   Operation 106 'load' 'line_buffer_2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_5 : Operation 107 [1/2] (0.71ns)   --->   "%line_buffer_0_load_1 = load i64 1" [./CNN.h:64]   --->   Operation 107 'load' 'line_buffer_0_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_5 : Operation 108 [1/2] (0.71ns)   --->   "%line_buffer_1_load_1 = load i64 1" [./CNN.h:65]   --->   Operation 108 'load' 'line_buffer_1_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_5 : Operation 109 [1/2] (0.71ns)   --->   "%line_buffer_2_load_1 = load i64 1" [./CNN.h:66]   --->   Operation 109 'load' 'line_buffer_2_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>

State 6 <SV = 5> <Delay = 0.38>
ST_6 : Operation 110 [2/2] (0.38ns)   --->   "%call_ln66 = call void @convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>_Pipeline_Shift_win_right, i64 %line_buffer_2_load_1, i64 %line_buffer_2_load, i64 %line_buffer_1_load_1, i64 %line_buffer_1_load, i64 %line_buffer_0_load_1, i64 %line_buffer_0_load, i64 %kernel_conv1_load, i64 %kernel_conv1_load_1, i64 %kernel_conv1_load_2, i64 %kernel_conv1_load_3, i64 %kernel_conv1_load_4, i64 %kernel_conv1_load_5, i64 %kernel_conv1_load_6, i64 %kernel_conv1_load_7, i64 %kernel_conv1_load_8, i64 %bias_conv1_load, i64 %output_conv1, i64 %line_buffer_0, i64 %line_buffer_1, i64 %line_buffer_2" [./CNN.h:66]   --->   Operation 110 'call' 'call_ln66' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.42>
ST_7 : Operation 111 [1/2] (2.42ns)   --->   "%call_ln66 = call void @convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>_Pipeline_Shift_win_right, i64 %line_buffer_2_load_1, i64 %line_buffer_2_load, i64 %line_buffer_1_load_1, i64 %line_buffer_1_load, i64 %line_buffer_0_load_1, i64 %line_buffer_0_load, i64 %kernel_conv1_load, i64 %kernel_conv1_load_1, i64 %kernel_conv1_load_2, i64 %kernel_conv1_load_3, i64 %kernel_conv1_load_4, i64 %kernel_conv1_load_5, i64 %kernel_conv1_load_6, i64 %kernel_conv1_load_7, i64 %kernel_conv1_load_8, i64 %bias_conv1_load, i64 %output_conv1, i64 %line_buffer_0, i64 %line_buffer_1, i64 %line_buffer_2" [./CNN.h:66]   --->   Operation 111 'call' 'call_ln66' <Predicate = (!icmp_ln56)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 112 'br' 'br_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.70ns)   --->   "%add_ln45 = add i5 %select_ln44, i5 1" [./CNN.h:45]   --->   Operation 113 'add' 'add_ln45' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.38ns)   --->   "%store_ln45 = store i9 %add_ln44, i9 %indvar_flatten" [./CNN.h:45]   --->   Operation 114 'store' 'store_ln45' <Predicate = true> <Delay = 0.38>
ST_7 : Operation 115 [1/1] (0.38ns)   --->   "%store_ln45 = store i5 %select_ln44_1, i5 %num_ker" [./CNN.h:45]   --->   Operation 115 'store' 'store_ln45' <Predicate = true> <Delay = 0.38>
ST_7 : Operation 116 [1/1] (0.38ns)   --->   "%store_ln45 = store i5 %add_ln45, i5 %i" [./CNN.h:45]   --->   Operation 116 'store' 'store_ln45' <Predicate = true> <Delay = 0.38>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln45 = br void" [./CNN.h:45]   --->   Operation 117 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_conv1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ line_buffer_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ line_buffer_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ line_buffer_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ bias_conv1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ kernel_conv1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[111111111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                    (alloca           ) [ 01111111]
num_ker              (alloca           ) [ 01111111]
indvar_flatten       (alloca           ) [ 01111111]
p_read_1             (read             ) [ 00000000]
bitcast_ln53         (bitcast          ) [ 00111111]
store_ln44           (store            ) [ 00000000]
store_ln44           (store            ) [ 00000000]
store_ln44           (store            ) [ 00000000]
br_ln44              (br               ) [ 00000000]
num_ker_1            (load             ) [ 00000000]
indvar_flatten_load  (load             ) [ 00000000]
zext_ln44            (zext             ) [ 00000000]
empty                (trunc            ) [ 00000000]
p_shl                (bitconcatenate   ) [ 00000000]
p_shl_cast           (zext             ) [ 00000000]
empty_20             (add              ) [ 00000000]
icmp_ln44            (icmp             ) [ 00111111]
add_ln44             (add              ) [ 00011111]
br_ln44              (br               ) [ 00000000]
i_load               (load             ) [ 00000000]
icmp_ln45            (icmp             ) [ 00000000]
select_ln44          (select           ) [ 00011111]
add_ln44_9           (add              ) [ 00000000]
zext_ln44_1          (zext             ) [ 00000000]
empty_22             (trunc            ) [ 00000000]
p_shl_mid1           (bitconcatenate   ) [ 00000000]
p_shl_cast_mid1      (zext             ) [ 00000000]
p_mid1               (add              ) [ 00000000]
select_ln44_1        (select           ) [ 00011111]
zext_ln44_2          (zext             ) [ 00000000]
bias_conv1_addr      (getelementptr    ) [ 00010000]
select_ln44_2        (select           ) [ 00000000]
zext_ln44_3          (zext             ) [ 00000000]
kernel_conv1_addr    (getelementptr    ) [ 00010000]
add_ln44_1           (add              ) [ 00000000]
zext_ln44_4          (zext             ) [ 00000000]
kernel_conv1_addr_1  (getelementptr    ) [ 00010000]
add_ln44_2           (add              ) [ 00000000]
zext_ln44_5          (zext             ) [ 00000000]
kernel_conv1_addr_2  (getelementptr    ) [ 00010000]
add_ln44_3           (add              ) [ 00000000]
zext_ln44_6          (zext             ) [ 00000000]
kernel_conv1_addr_3  (getelementptr    ) [ 00010000]
add_ln44_4           (add              ) [ 00000000]
zext_ln44_7          (zext             ) [ 00000000]
kernel_conv1_addr_4  (getelementptr    ) [ 00010000]
add_ln44_5           (add              ) [ 00000000]
zext_ln44_8          (zext             ) [ 00000000]
kernel_conv1_addr_5  (getelementptr    ) [ 00010000]
add_ln44_6           (add              ) [ 00000000]
zext_ln44_9          (zext             ) [ 00000000]
kernel_conv1_addr_6  (getelementptr    ) [ 00010000]
add_ln44_7           (add              ) [ 00000000]
zext_ln44_10         (zext             ) [ 00000000]
kernel_conv1_addr_7  (getelementptr    ) [ 00010000]
add_ln44_8           (add              ) [ 00000000]
zext_ln44_11         (zext             ) [ 00000000]
kernel_conv1_addr_8  (getelementptr    ) [ 00010000]
cmp11                (icmp             ) [ 00000000]
cmp13                (icmp             ) [ 00000000]
or_ln49              (or               ) [ 00010000]
tmp                  (partselect       ) [ 00000000]
icmp_ln56            (icmp             ) [ 00011111]
ret_ln98             (ret              ) [ 00000000]
specloopname_ln0     (specloopname     ) [ 00000000]
empty_21             (speclooptripcount) [ 00000000]
bias_conv1_load      (load             ) [ 00001111]
kernel_conv1_load    (load             ) [ 00001111]
kernel_conv1_load_1  (load             ) [ 00001111]
kernel_conv1_load_2  (load             ) [ 00001111]
kernel_conv1_load_3  (load             ) [ 00001111]
kernel_conv1_load_4  (load             ) [ 00001111]
kernel_conv1_load_5  (load             ) [ 00001111]
kernel_conv1_load_6  (load             ) [ 00001111]
kernel_conv1_load_7  (load             ) [ 00001111]
kernel_conv1_load_8  (load             ) [ 00001111]
specloopname_ln46    (specloopname     ) [ 00000000]
call_ln49            (call             ) [ 00000000]
br_ln56              (br               ) [ 00000000]
line_buffer_0_load   (load             ) [ 00110011]
line_buffer_1_load   (load             ) [ 00110011]
line_buffer_2_load   (load             ) [ 00110011]
line_buffer_0_load_1 (load             ) [ 00110011]
line_buffer_1_load_1 (load             ) [ 00110011]
line_buffer_2_load_1 (load             ) [ 00110011]
call_ln66            (call             ) [ 00000000]
br_ln0               (br               ) [ 00000000]
add_ln45             (add              ) [ 00000000]
store_ln45           (store            ) [ 00000000]
store_ln45           (store            ) [ 00000000]
store_ln45           (store            ) [ 00000000]
br_ln45              (br               ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_conv1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_conv1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="line_buffer_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="line_buffer_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="line_buffer_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bias_conv1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_conv1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_conv1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_conv1"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>_Pipeline_VITIS_LOOP_46_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_44_2_Push_pixel_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1>_Pipeline_Shift_win_right"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="num_ker_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_ker/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_read_1_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="bias_conv1_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="5" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_conv1_addr/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_conv1_load/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="kernel_conv1_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="8" slack="0"/>
<pin id="121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_conv1_addr/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="0"/>
<pin id="129" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="130" dir="0" index="5" bw="64" slack="0"/>
<pin id="131" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="8" bw="8" slack="0"/>
<pin id="134" dir="0" index="9" bw="64" slack="2147483647"/>
<pin id="135" dir="0" index="10" bw="0" slack="0"/>
<pin id="137" dir="0" index="12" bw="8" slack="2147483647"/>
<pin id="138" dir="0" index="13" bw="64" slack="0"/>
<pin id="139" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="16" bw="8" slack="0"/>
<pin id="142" dir="0" index="17" bw="64" slack="2147483647"/>
<pin id="143" dir="0" index="18" bw="0" slack="0"/>
<pin id="145" dir="0" index="20" bw="8" slack="2147483647"/>
<pin id="146" dir="0" index="21" bw="64" slack="0"/>
<pin id="147" dir="0" index="22" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="24" bw="8" slack="2147483647"/>
<pin id="150" dir="0" index="25" bw="64" slack="2147483647"/>
<pin id="151" dir="0" index="26" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="28" bw="8" slack="2147483647"/>
<pin id="154" dir="0" index="29" bw="64" slack="2147483647"/>
<pin id="155" dir="0" index="30" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="32" bw="8" slack="2147483647"/>
<pin id="158" dir="0" index="33" bw="64" slack="2147483647"/>
<pin id="159" dir="0" index="34" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="64" slack="3"/>
<pin id="132" dir="1" index="7" bw="64" slack="3"/>
<pin id="136" dir="1" index="11" bw="64" slack="3"/>
<pin id="140" dir="1" index="15" bw="64" slack="3"/>
<pin id="144" dir="1" index="19" bw="64" slack="3"/>
<pin id="148" dir="1" index="23" bw="64" slack="3"/>
<pin id="152" dir="1" index="27" bw="64" slack="3"/>
<pin id="156" dir="1" index="31" bw="64" slack="3"/>
<pin id="160" dir="1" index="35" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_conv1_load/2 kernel_conv1_load_1/2 kernel_conv1_load_2/2 kernel_conv1_load_3/2 kernel_conv1_load_4/2 kernel_conv1_load_5/2 kernel_conv1_load_6/2 kernel_conv1_load_7/2 kernel_conv1_load_8/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="kernel_conv1_addr_1_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_conv1_addr_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="kernel_conv1_addr_2_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="8" slack="0"/>
<pin id="174" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_conv1_addr_2/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="kernel_conv1_addr_3_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="8" slack="0"/>
<pin id="182" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_conv1_addr_3/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="kernel_conv1_addr_4_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="0"/>
<pin id="190" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_conv1_addr_4/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="kernel_conv1_addr_5_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_conv1_addr_5/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="kernel_conv1_addr_6_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_conv1_addr_6/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="kernel_conv1_addr_7_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_conv1_addr_7/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="kernel_conv1_addr_8_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="8" slack="0"/>
<pin id="222" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_conv1_addr_8/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="0"/>
<pin id="231" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="232" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="233" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="64" slack="1"/>
<pin id="234" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buffer_0_load/4 line_buffer_0_load_1/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="0"/>
<pin id="241" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="242" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="243" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="64" slack="1"/>
<pin id="244" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buffer_1_load/4 line_buffer_1_load_1/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="0" slack="0"/>
<pin id="251" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="252" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="253" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="64" slack="1"/>
<pin id="254" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buffer_2_load/4 line_buffer_2_load_1/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="64" slack="1"/>
<pin id="263" dir="0" index="3" bw="64" slack="0"/>
<pin id="264" dir="0" index="4" bw="64" slack="0"/>
<pin id="265" dir="0" index="5" bw="64" slack="0"/>
<pin id="266" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln49/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="0" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="1"/>
<pin id="274" dir="0" index="2" bw="64" slack="1"/>
<pin id="275" dir="0" index="3" bw="64" slack="1"/>
<pin id="276" dir="0" index="4" bw="64" slack="1"/>
<pin id="277" dir="0" index="5" bw="64" slack="1"/>
<pin id="278" dir="0" index="6" bw="64" slack="1"/>
<pin id="279" dir="0" index="7" bw="64" slack="3"/>
<pin id="280" dir="0" index="8" bw="64" slack="3"/>
<pin id="281" dir="0" index="9" bw="64" slack="3"/>
<pin id="282" dir="0" index="10" bw="64" slack="3"/>
<pin id="283" dir="0" index="11" bw="64" slack="3"/>
<pin id="284" dir="0" index="12" bw="64" slack="3"/>
<pin id="285" dir="0" index="13" bw="64" slack="3"/>
<pin id="286" dir="0" index="14" bw="64" slack="3"/>
<pin id="287" dir="0" index="15" bw="64" slack="3"/>
<pin id="288" dir="0" index="16" bw="64" slack="3"/>
<pin id="289" dir="0" index="17" bw="64" slack="0"/>
<pin id="290" dir="0" index="18" bw="64" slack="0"/>
<pin id="291" dir="0" index="19" bw="64" slack="0"/>
<pin id="292" dir="0" index="20" bw="64" slack="0"/>
<pin id="293" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="bitcast_ln53_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln53/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln44_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="9" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln44_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="5" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln44_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="5" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="num_ker_1_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="1"/>
<pin id="320" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_ker_1/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="indvar_flatten_load_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="9" slack="1"/>
<pin id="323" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln44_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="0"/>
<pin id="326" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="empty_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_shl_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="0"/>
<pin id="334" dir="0" index="1" bw="4" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_shl_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="empty_20_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="0"/>
<pin id="346" dir="0" index="1" bw="5" slack="0"/>
<pin id="347" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_20/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln44_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="9" slack="0"/>
<pin id="352" dir="0" index="1" bw="6" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln44_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="9" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="9" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="i_load_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="1"/>
<pin id="364" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln45_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="0"/>
<pin id="367" dir="0" index="1" bw="2" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="select_ln44_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="5" slack="0"/>
<pin id="375" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln44_9_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_9/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln44_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="empty_22_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="0"/>
<pin id="391" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_22/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_shl_mid1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="0"/>
<pin id="395" dir="0" index="1" bw="4" slack="0"/>
<pin id="396" dir="0" index="2" bw="1" slack="0"/>
<pin id="397" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="p_shl_cast_mid1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="7" slack="0"/>
<pin id="403" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_mid1/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="p_mid1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="7" slack="0"/>
<pin id="407" dir="0" index="1" bw="5" slack="0"/>
<pin id="408" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="select_ln44_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="5" slack="0"/>
<pin id="414" dir="0" index="2" bw="5" slack="0"/>
<pin id="415" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_1/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln44_2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_2/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln44_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="8" slack="0"/>
<pin id="427" dir="0" index="2" bw="8" slack="0"/>
<pin id="428" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_2/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln44_3_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_3/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln44_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln44_4_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_4/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln44_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="3" slack="0"/>
<pin id="451" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_2/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln44_5_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_5/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln44_3_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="0" index="1" bw="3" slack="0"/>
<pin id="462" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_3/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln44_6_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_6/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln44_4_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="0" index="1" bw="4" slack="0"/>
<pin id="473" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_4/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln44_7_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_7/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln44_5_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="0" index="1" bw="4" slack="0"/>
<pin id="484" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_5/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln44_8_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_8/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln44_6_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="0" index="1" bw="4" slack="0"/>
<pin id="495" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_6/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln44_9_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_9/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="add_ln44_7_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="0"/>
<pin id="505" dir="0" index="1" bw="4" slack="0"/>
<pin id="506" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_7/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln44_10_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="0"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_10/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln44_8_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="0"/>
<pin id="516" dir="0" index="1" bw="5" slack="0"/>
<pin id="517" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_8/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="zext_ln44_11_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="0"/>
<pin id="522" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_11/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="cmp11_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="5" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp11/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="cmp13_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="5" slack="0"/>
<pin id="533" dir="0" index="1" bw="3" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp13/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="or_ln49_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="0"/>
<pin id="546" dir="0" index="1" bw="5" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="0" index="3" bw="4" slack="0"/>
<pin id="549" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="icmp_ln56_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln45_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="5"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/7 "/>
</bind>
</comp>

<comp id="565" class="1004" name="store_ln45_store_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="9" slack="5"/>
<pin id="567" dir="0" index="1" bw="9" slack="6"/>
<pin id="568" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/7 "/>
</bind>
</comp>

<comp id="569" class="1004" name="store_ln45_store_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="5" slack="5"/>
<pin id="571" dir="0" index="1" bw="5" slack="6"/>
<pin id="572" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/7 "/>
</bind>
</comp>

<comp id="573" class="1004" name="store_ln45_store_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="5" slack="0"/>
<pin id="575" dir="0" index="1" bw="5" slack="6"/>
<pin id="576" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/7 "/>
</bind>
</comp>

<comp id="578" class="1005" name="i_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="5" slack="0"/>
<pin id="580" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="585" class="1005" name="num_ker_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="5" slack="0"/>
<pin id="587" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="num_ker "/>
</bind>
</comp>

<comp id="592" class="1005" name="indvar_flatten_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="9" slack="0"/>
<pin id="594" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="599" class="1005" name="bitcast_ln53_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="1"/>
<pin id="601" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln53 "/>
</bind>
</comp>

<comp id="607" class="1005" name="add_ln44_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="9" slack="5"/>
<pin id="609" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="add_ln44 "/>
</bind>
</comp>

<comp id="612" class="1005" name="select_ln44_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="5" slack="5"/>
<pin id="614" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="select_ln44 "/>
</bind>
</comp>

<comp id="617" class="1005" name="select_ln44_1_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="5" slack="5"/>
<pin id="619" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="select_ln44_1 "/>
</bind>
</comp>

<comp id="622" class="1005" name="bias_conv1_addr_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="4" slack="1"/>
<pin id="624" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bias_conv1_addr "/>
</bind>
</comp>

<comp id="627" class="1005" name="kernel_conv1_addr_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="1"/>
<pin id="629" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_conv1_addr "/>
</bind>
</comp>

<comp id="632" class="1005" name="kernel_conv1_addr_1_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="1"/>
<pin id="634" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_conv1_addr_1 "/>
</bind>
</comp>

<comp id="637" class="1005" name="kernel_conv1_addr_2_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="1"/>
<pin id="639" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_conv1_addr_2 "/>
</bind>
</comp>

<comp id="642" class="1005" name="kernel_conv1_addr_3_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="1"/>
<pin id="644" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_conv1_addr_3 "/>
</bind>
</comp>

<comp id="647" class="1005" name="kernel_conv1_addr_4_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="1"/>
<pin id="649" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_conv1_addr_4 "/>
</bind>
</comp>

<comp id="652" class="1005" name="kernel_conv1_addr_5_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="1"/>
<pin id="654" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_conv1_addr_5 "/>
</bind>
</comp>

<comp id="657" class="1005" name="kernel_conv1_addr_6_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="1"/>
<pin id="659" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_conv1_addr_6 "/>
</bind>
</comp>

<comp id="662" class="1005" name="kernel_conv1_addr_7_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="1"/>
<pin id="664" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_conv1_addr_7 "/>
</bind>
</comp>

<comp id="667" class="1005" name="kernel_conv1_addr_8_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="1"/>
<pin id="669" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_conv1_addr_8 "/>
</bind>
</comp>

<comp id="672" class="1005" name="or_ln49_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="1"/>
<pin id="674" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln49 "/>
</bind>
</comp>

<comp id="677" class="1005" name="icmp_ln56_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="1"/>
<pin id="679" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="681" class="1005" name="bias_conv1_load_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="64" slack="3"/>
<pin id="683" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="bias_conv1_load "/>
</bind>
</comp>

<comp id="686" class="1005" name="kernel_conv1_load_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="64" slack="3"/>
<pin id="688" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="kernel_conv1_load "/>
</bind>
</comp>

<comp id="691" class="1005" name="kernel_conv1_load_1_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="64" slack="3"/>
<pin id="693" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="kernel_conv1_load_1 "/>
</bind>
</comp>

<comp id="696" class="1005" name="kernel_conv1_load_2_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="64" slack="3"/>
<pin id="698" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="kernel_conv1_load_2 "/>
</bind>
</comp>

<comp id="701" class="1005" name="kernel_conv1_load_3_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="64" slack="3"/>
<pin id="703" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="kernel_conv1_load_3 "/>
</bind>
</comp>

<comp id="706" class="1005" name="kernel_conv1_load_4_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="64" slack="3"/>
<pin id="708" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="kernel_conv1_load_4 "/>
</bind>
</comp>

<comp id="711" class="1005" name="kernel_conv1_load_5_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="64" slack="3"/>
<pin id="713" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="kernel_conv1_load_5 "/>
</bind>
</comp>

<comp id="716" class="1005" name="kernel_conv1_load_6_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="64" slack="3"/>
<pin id="718" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="kernel_conv1_load_6 "/>
</bind>
</comp>

<comp id="721" class="1005" name="kernel_conv1_load_7_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="64" slack="3"/>
<pin id="723" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="kernel_conv1_load_7 "/>
</bind>
</comp>

<comp id="726" class="1005" name="kernel_conv1_load_8_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="64" slack="3"/>
<pin id="728" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="kernel_conv1_load_8 "/>
</bind>
</comp>

<comp id="731" class="1005" name="line_buffer_0_load_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="64" slack="1"/>
<pin id="733" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_0_load "/>
</bind>
</comp>

<comp id="736" class="1005" name="line_buffer_1_load_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="64" slack="1"/>
<pin id="738" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_1_load "/>
</bind>
</comp>

<comp id="741" class="1005" name="line_buffer_2_load_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="64" slack="1"/>
<pin id="743" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_2_load "/>
</bind>
</comp>

<comp id="746" class="1005" name="line_buffer_0_load_1_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="64" slack="1"/>
<pin id="748" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_0_load_1 "/>
</bind>
</comp>

<comp id="751" class="1005" name="line_buffer_1_load_1_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="64" slack="1"/>
<pin id="753" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_1_load_1 "/>
</bind>
</comp>

<comp id="756" class="1005" name="line_buffer_2_load_1_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="64" slack="1"/>
<pin id="758" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_2_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="161"><net_src comp="117" pin="3"/><net_sink comp="124" pin=21"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="162" pin="3"/><net_sink comp="124" pin=18"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="124" pin=16"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="178" pin="3"/><net_sink comp="124" pin=13"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="124" pin=10"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="34" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="194" pin="3"/><net_sink comp="124" pin=8"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="202" pin="3"/><net_sink comp="124" pin=5"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="34" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="210" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="218" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="235"><net_src comp="72" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="245"><net_src comp="74" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="255"><net_src comp="76" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="256"><net_src comp="78" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="257"><net_src comp="80" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="258"><net_src comp="82" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="267"><net_src comp="54" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="6" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="269"><net_src comp="4" pin="0"/><net_sink comp="259" pin=4"/></net>

<net id="270"><net_src comp="8" pin="0"/><net_sink comp="259" pin=5"/></net>

<net id="294"><net_src comp="84" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="295"><net_src comp="2" pin="0"/><net_sink comp="271" pin=17"/></net>

<net id="296"><net_src comp="4" pin="0"/><net_sink comp="271" pin=18"/></net>

<net id="297"><net_src comp="6" pin="0"/><net_sink comp="271" pin=19"/></net>

<net id="298"><net_src comp="8" pin="0"/><net_sink comp="271" pin=20"/></net>

<net id="302"><net_src comp="98" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="18" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="20" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="20" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="327"><net_src comp="318" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="318" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="22" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="24" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="324" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="321" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="26" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="321" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="28" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="369"><net_src comp="362" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="30" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="376"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="20" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="362" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="383"><net_src comp="318" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="32" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="379" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="22" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="389" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="24" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="404"><net_src comp="393" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="401" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="385" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="365" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="379" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="318" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="411" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="429"><net_src comp="365" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="405" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="344" pin="2"/><net_sink comp="424" pin=2"/></net>

<net id="435"><net_src comp="424" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="441"><net_src comp="424" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="36" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="452"><net_src comp="424" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="38" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="463"><net_src comp="424" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="40" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="474"><net_src comp="424" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="42" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="479"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="485"><net_src comp="424" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="44" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="481" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="496"><net_src comp="424" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="46" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="507"><net_src comp="424" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="48" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="518"><net_src comp="424" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="50" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="529"><net_src comp="371" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="20" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="371" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="52" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="525" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="531" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="543"><net_src comp="537" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="550"><net_src comp="56" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="371" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="14" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="553"><net_src comp="58" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="558"><net_src comp="544" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="60" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="32" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="577"><net_src comp="560" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="86" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="584"><net_src comp="578" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="588"><net_src comp="90" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="591"><net_src comp="585" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="595"><net_src comp="94" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="598"><net_src comp="592" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="602"><net_src comp="299" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="610"><net_src comp="356" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="615"><net_src comp="371" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="620"><net_src comp="411" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="625"><net_src comp="104" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="630"><net_src comp="117" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="124" pin=21"/></net>

<net id="635"><net_src comp="162" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="124" pin=18"/></net>

<net id="640"><net_src comp="170" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="124" pin=16"/></net>

<net id="645"><net_src comp="178" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="124" pin=13"/></net>

<net id="650"><net_src comp="186" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="124" pin=10"/></net>

<net id="655"><net_src comp="194" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="124" pin=8"/></net>

<net id="660"><net_src comp="202" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="124" pin=5"/></net>

<net id="665"><net_src comp="210" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="670"><net_src comp="218" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="675"><net_src comp="537" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="680"><net_src comp="554" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="111" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="271" pin=16"/></net>

<net id="689"><net_src comp="124" pin="35"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="271" pin=7"/></net>

<net id="694"><net_src comp="124" pin="31"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="271" pin=8"/></net>

<net id="699"><net_src comp="124" pin="27"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="271" pin=9"/></net>

<net id="704"><net_src comp="124" pin="23"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="271" pin=10"/></net>

<net id="709"><net_src comp="124" pin="19"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="271" pin=11"/></net>

<net id="714"><net_src comp="124" pin="15"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="271" pin=12"/></net>

<net id="719"><net_src comp="124" pin="11"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="271" pin=13"/></net>

<net id="724"><net_src comp="124" pin="7"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="271" pin=14"/></net>

<net id="729"><net_src comp="124" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="271" pin=15"/></net>

<net id="734"><net_src comp="226" pin="7"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="271" pin=6"/></net>

<net id="739"><net_src comp="236" pin="7"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="271" pin=4"/></net>

<net id="744"><net_src comp="246" pin="7"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="749"><net_src comp="226" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="271" pin=5"/></net>

<net id="754"><net_src comp="236" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="271" pin=3"/></net>

<net id="759"><net_src comp="246" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="271" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_conv1 | {6 7 }
	Port: line_buffer_0 | {2 3 }
	Port: line_buffer_1 | {2 3 }
	Port: line_buffer_2 | {2 3 }
 - Input state : 
	Port: convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1> : p_read | {1 }
	Port: convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1> : line_buffer_0 | {4 5 6 7 }
	Port: convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1> : line_buffer_1 | {2 3 4 5 6 7 }
	Port: convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1> : line_buffer_2 | {2 3 4 5 6 7 }
	Port: convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1> : bias_conv1 | {2 3 }
	Port: convolution<double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1> : kernel_conv1 | {2 3 }
  - Chain level:
	State 1
		store_ln44 : 1
		store_ln44 : 1
		store_ln44 : 1
	State 2
		zext_ln44 : 1
		empty : 1
		p_shl : 2
		p_shl_cast : 3
		empty_20 : 4
		icmp_ln44 : 1
		add_ln44 : 1
		br_ln44 : 2
		icmp_ln45 : 1
		select_ln44 : 2
		add_ln44_9 : 1
		zext_ln44_1 : 2
		empty_22 : 2
		p_shl_mid1 : 3
		p_shl_cast_mid1 : 4
		p_mid1 : 5
		select_ln44_1 : 2
		zext_ln44_2 : 3
		bias_conv1_addr : 4
		bias_conv1_load : 5
		select_ln44_2 : 6
		zext_ln44_3 : 7
		kernel_conv1_addr : 8
		kernel_conv1_load : 9
		add_ln44_1 : 7
		zext_ln44_4 : 8
		kernel_conv1_addr_1 : 9
		kernel_conv1_load_1 : 10
		add_ln44_2 : 7
		zext_ln44_5 : 8
		kernel_conv1_addr_2 : 9
		kernel_conv1_load_2 : 10
		add_ln44_3 : 7
		zext_ln44_6 : 8
		kernel_conv1_addr_3 : 9
		kernel_conv1_load_3 : 10
		add_ln44_4 : 7
		zext_ln44_7 : 8
		kernel_conv1_addr_4 : 9
		kernel_conv1_load_4 : 10
		add_ln44_5 : 7
		zext_ln44_8 : 8
		kernel_conv1_addr_5 : 9
		kernel_conv1_load_5 : 10
		add_ln44_6 : 7
		zext_ln44_9 : 8
		kernel_conv1_addr_6 : 9
		kernel_conv1_load_6 : 10
		add_ln44_7 : 7
		zext_ln44_10 : 8
		kernel_conv1_addr_7 : 9
		kernel_conv1_load_7 : 10
		add_ln44_8 : 7
		zext_ln44_11 : 8
		kernel_conv1_addr_8 : 9
		kernel_conv1_load_8 : 10
		cmp11 : 3
		cmp13 : 3
		or_ln49 : 4
		call_ln49 : 4
		tmp : 3
		icmp_ln56 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
		store_ln45 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                            Functional Unit                                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259 |    0    |  0.774  |    79   |   124   |
|          | grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right_fu_271 |   102   |  3.483  |   9676  |   8268  |
|----------|------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                            empty_20_fu_344                                           |    0    |    0    |    0    |    14   |
|          |                                            add_ln44_fu_356                                           |    0    |    0    |    0    |    16   |
|          |                                           add_ln44_9_fu_379                                          |    0    |    0    |    0    |    12   |
|          |                                             p_mid1_fu_405                                            |    0    |    0    |    0    |    14   |
|          |                                           add_ln44_1_fu_437                                          |    0    |    0    |    0    |    15   |
|          |                                           add_ln44_2_fu_448                                          |    0    |    0    |    0    |    15   |
|    add   |                                           add_ln44_3_fu_459                                          |    0    |    0    |    0    |    15   |
|          |                                           add_ln44_4_fu_470                                          |    0    |    0    |    0    |    15   |
|          |                                           add_ln44_5_fu_481                                          |    0    |    0    |    0    |    15   |
|          |                                           add_ln44_6_fu_492                                          |    0    |    0    |    0    |    15   |
|          |                                           add_ln44_7_fu_503                                          |    0    |    0    |    0    |    15   |
|          |                                           add_ln44_8_fu_514                                          |    0    |    0    |    0    |    15   |
|          |                                            add_ln45_fu_560                                           |    0    |    0    |    0    |    12   |
|----------|------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                           icmp_ln44_fu_350                                           |    0    |    0    |    0    |    11   |
|          |                                           icmp_ln45_fu_365                                           |    0    |    0    |    0    |    9    |
|   icmp   |                                             cmp11_fu_525                                             |    0    |    0    |    0    |    9    |
|          |                                             cmp13_fu_531                                             |    0    |    0    |    0    |    9    |
|          |                                           icmp_ln56_fu_554                                           |    0    |    0    |    0    |    9    |
|----------|------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                          select_ln44_fu_371                                          |    0    |    0    |    0    |    5    |
|  select  |                                         select_ln44_1_fu_411                                         |    0    |    0    |    0    |    5    |
|          |                                         select_ln44_2_fu_424                                         |    0    |    0    |    0    |    8    |
|----------|------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                                            or_ln49_fu_537                                            |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                                          p_read_1_read_fu_98                                         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                           zext_ln44_fu_324                                           |    0    |    0    |    0    |    0    |
|          |                                           p_shl_cast_fu_340                                          |    0    |    0    |    0    |    0    |
|          |                                          zext_ln44_1_fu_385                                          |    0    |    0    |    0    |    0    |
|          |                                        p_shl_cast_mid1_fu_401                                        |    0    |    0    |    0    |    0    |
|          |                                          zext_ln44_2_fu_419                                          |    0    |    0    |    0    |    0    |
|          |                                          zext_ln44_3_fu_432                                          |    0    |    0    |    0    |    0    |
|   zext   |                                          zext_ln44_4_fu_443                                          |    0    |    0    |    0    |    0    |
|          |                                          zext_ln44_5_fu_454                                          |    0    |    0    |    0    |    0    |
|          |                                          zext_ln44_6_fu_465                                          |    0    |    0    |    0    |    0    |
|          |                                          zext_ln44_7_fu_476                                          |    0    |    0    |    0    |    0    |
|          |                                          zext_ln44_8_fu_487                                          |    0    |    0    |    0    |    0    |
|          |                                          zext_ln44_9_fu_498                                          |    0    |    0    |    0    |    0    |
|          |                                          zext_ln44_10_fu_509                                         |    0    |    0    |    0    |    0    |
|          |                                          zext_ln44_11_fu_520                                         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                                             empty_fu_328                                             |    0    |    0    |    0    |    0    |
|          |                                            empty_22_fu_389                                           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                             p_shl_fu_332                                             |    0    |    0    |    0    |    0    |
|          |                                           p_shl_mid1_fu_393                                          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                              tmp_fu_544                                              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                                      |   102   |  4.257  |   9755  |   8647  |
|----------|------------------------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln44_reg_607      |    9   |
|   bias_conv1_addr_reg_622  |    4   |
|   bias_conv1_load_reg_681  |   64   |
|    bitcast_ln53_reg_599    |   64   |
|          i_reg_578         |    5   |
|      icmp_ln56_reg_677     |    1   |
|   indvar_flatten_reg_592   |    9   |
| kernel_conv1_addr_1_reg_632|    8   |
| kernel_conv1_addr_2_reg_637|    8   |
| kernel_conv1_addr_3_reg_642|    8   |
| kernel_conv1_addr_4_reg_647|    8   |
| kernel_conv1_addr_5_reg_652|    8   |
| kernel_conv1_addr_6_reg_657|    8   |
| kernel_conv1_addr_7_reg_662|    8   |
| kernel_conv1_addr_8_reg_667|    8   |
|  kernel_conv1_addr_reg_627 |    8   |
| kernel_conv1_load_1_reg_691|   64   |
| kernel_conv1_load_2_reg_696|   64   |
| kernel_conv1_load_3_reg_701|   64   |
| kernel_conv1_load_4_reg_706|   64   |
| kernel_conv1_load_5_reg_711|   64   |
| kernel_conv1_load_6_reg_716|   64   |
| kernel_conv1_load_7_reg_721|   64   |
| kernel_conv1_load_8_reg_726|   64   |
|  kernel_conv1_load_reg_686 |   64   |
|line_buffer_0_load_1_reg_746|   64   |
| line_buffer_0_load_reg_731 |   64   |
|line_buffer_1_load_1_reg_751|   64   |
| line_buffer_1_load_reg_736 |   64   |
|line_buffer_2_load_1_reg_756|   64   |
| line_buffer_2_load_reg_741 |   64   |
|       num_ker_reg_585      |    5   |
|       or_ln49_reg_672      |    1   |
|    select_ln44_1_reg_617   |    5   |
|     select_ln44_reg_612    |    5   |
+----------------------------+--------+
|            Total           |  1204  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                                 Comp                                                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                           grp_access_fu_111                                          |  p0  |   2  |   4  |    8   ||    9    |
|                                           grp_access_fu_124                                          |  p0  |   2  |   8  |   16   ||    9    |
|                                           grp_access_fu_124                                          |  p2  |   2  |   0  |    0   ||    9    |
|                                           grp_access_fu_124                                          |  p5  |   2  |  64  |   128  ||    9    |
|                                           grp_access_fu_124                                          |  p8  |   2  |   8  |   16   ||    9    |
|                                           grp_access_fu_124                                          |  p10 |   2  |   0  |    0   ||    9    |
|                                           grp_access_fu_124                                          |  p13 |   2  |  64  |   128  ||    9    |
|                                           grp_access_fu_124                                          |  p16 |   2  |   8  |   16   ||    9    |
|                                           grp_access_fu_124                                          |  p18 |   2  |   0  |    0   ||    9    |
|                                           grp_access_fu_124                                          |  p21 |   2  |  64  |   128  ||    9    |
| grp_convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3_fu_259 |  p1  |   2  |   1  |    2   ||    9    |
|------------------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                                 Total                                                |      |      |      |   442  ||  4.257  ||    99   |
|------------------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   102  |    4   |  9755  |  8647  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   99   |
|  Register |    -   |    -   |  1204  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   102  |    8   |  10959 |  8746  |
+-----------+--------+--------+--------+--------+
