{"position": "Silicon Design Engineer", "company": "Intel Corporation", "profiles": ["Summary * 15+years of experience in logic design including Processor, ASIC, RTL, System-On-Chip (SoC), and Configurable Designs. \n* Proven abilities in multiple aspects of logic design including micro-architecture definition, design, verification and debug, synthesis, post synthesis analysis, layout, and timing. \n* Deep understanding of many aspects of processor design such as processor pipelines, exception handling, simultaneous multi-threading, Cache Coherence, Inter Connects (Crossbar). \n* Delivered multiple building blocks and integrated multiple 3rd Party IP for both General Purpose as well as Custom (Network, Disk-Drive) embedded applications involving ARM and MIPS Processors. \n* Successfully drove architectural efforts on multiple projects. \n* Architected a number of complex processor chips on time and all on complex technologies. \n* Experienced in working on ASIC boards. \n* Highly motivated to learn new technologies and proven track record to deliver new assignments. \n* Proven ability to lead teams, act as a team player, and also work independently. \n \nSpecialties: \n \nMicroprocessor (Multi-core, Multi-thread), RTL, memory subsystem and SoC architecture and design.  \nLanguages: Verilog, System Verilog, C, Perl, C shell scripting, Assembly, Tcl/Tk. \nTools: Debussy/Verdi, Design Compiler, VCS, Verilog XL, Jasper, Innologic, Synplicity, Quartus, Primetime.  \nTechnical Leadership, Project Planning, Market Research Summary * 15+years of experience in logic design including Processor, ASIC, RTL, System-On-Chip (SoC), and Configurable Designs. \n* Proven abilities in multiple aspects of logic design including micro-architecture definition, design, verification and debug, synthesis, post synthesis analysis, layout, and timing. \n* Deep understanding of many aspects of processor design such as processor pipelines, exception handling, simultaneous multi-threading, Cache Coherence, Inter Connects (Crossbar). \n* Delivered multiple building blocks and integrated multiple 3rd Party IP for both General Purpose as well as Custom (Network, Disk-Drive) embedded applications involving ARM and MIPS Processors. \n* Successfully drove architectural efforts on multiple projects. \n* Architected a number of complex processor chips on time and all on complex technologies. \n* Experienced in working on ASIC boards. \n* Highly motivated to learn new technologies and proven track record to deliver new assignments. \n* Proven ability to lead teams, act as a team player, and also work independently. \n \nSpecialties: \n \nMicroprocessor (Multi-core, Multi-thread), RTL, memory subsystem and SoC architecture and design.  \nLanguages: Verilog, System Verilog, C, Perl, C shell scripting, Assembly, Tcl/Tk. \nTools: Debussy/Verdi, Design Compiler, VCS, Verilog XL, Jasper, Innologic, Synplicity, Quartus, Primetime.  \nTechnical Leadership, Project Planning, Market Research * 15+years of experience in logic design including Processor, ASIC, RTL, System-On-Chip (SoC), and Configurable Designs. \n* Proven abilities in multiple aspects of logic design including micro-architecture definition, design, verification and debug, synthesis, post synthesis analysis, layout, and timing. \n* Deep understanding of many aspects of processor design such as processor pipelines, exception handling, simultaneous multi-threading, Cache Coherence, Inter Connects (Crossbar). \n* Delivered multiple building blocks and integrated multiple 3rd Party IP for both General Purpose as well as Custom (Network, Disk-Drive) embedded applications involving ARM and MIPS Processors. \n* Successfully drove architectural efforts on multiple projects. \n* Architected a number of complex processor chips on time and all on complex technologies. \n* Experienced in working on ASIC boards. \n* Highly motivated to learn new technologies and proven track record to deliver new assignments. \n* Proven ability to lead teams, act as a team player, and also work independently. \n \nSpecialties: \n \nMicroprocessor (Multi-core, Multi-thread), RTL, memory subsystem and SoC architecture and design.  \nLanguages: Verilog, System Verilog, C, Perl, C shell scripting, Assembly, Tcl/Tk. \nTools: Debussy/Verdi, Design Compiler, VCS, Verilog XL, Jasper, Innologic, Synplicity, Quartus, Primetime.  \nTechnical Leadership, Project Planning, Market Research * 15+years of experience in logic design including Processor, ASIC, RTL, System-On-Chip (SoC), and Configurable Designs. \n* Proven abilities in multiple aspects of logic design including micro-architecture definition, design, verification and debug, synthesis, post synthesis analysis, layout, and timing. \n* Deep understanding of many aspects of processor design such as processor pipelines, exception handling, simultaneous multi-threading, Cache Coherence, Inter Connects (Crossbar). \n* Delivered multiple building blocks and integrated multiple 3rd Party IP for both General Purpose as well as Custom (Network, Disk-Drive) embedded applications involving ARM and MIPS Processors. \n* Successfully drove architectural efforts on multiple projects. \n* Architected a number of complex processor chips on time and all on complex technologies. \n* Experienced in working on ASIC boards. \n* Highly motivated to learn new technologies and proven track record to deliver new assignments. \n* Proven ability to lead teams, act as a team player, and also work independently. \n \nSpecialties: \n \nMicroprocessor (Multi-core, Multi-thread), RTL, memory subsystem and SoC architecture and design.  \nLanguages: Verilog, System Verilog, C, Perl, C shell scripting, Assembly, Tcl/Tk. \nTools: Debussy/Verdi, Design Compiler, VCS, Verilog XL, Jasper, Innologic, Synplicity, Quartus, Primetime.  \nTechnical Leadership, Project Planning, Market Research Experience Silicon Design Engineer Intel Corporation 1998  \u2013 Present (17 years) Silicon Design Engineer Intel Corporation 1998  \u2013 Present (17 years) Silicon Design Engineer Intel Corporation 1998  \u2013 Present (17 years) Education University of California, Berkeley Bachelor of Science (BS),  Electrical Engineering 1994  \u2013 1998 University of California, Berkeley Bachelor of Science (BS),  Electrical Engineering 1994  \u2013 1998 University of California, Berkeley Bachelor of Science (BS),  Electrical Engineering 1994  \u2013 1998 University of California, Berkeley Bachelor of Science (BS),  Electrical Engineering 1994  \u2013 1998 ", "Experience Senior Silicon Design Engineer Intel Corporation 2000  \u2013 Present (15 years) Intel Senior Silicon Design Engineer Intel Corporation 2000  \u2013 Present (15 years) Intel Senior Silicon Design Engineer Intel Corporation 2000  \u2013 Present (15 years) Intel ", "Summary Design engineer working in the field of design and convergence for CPU core register files (RF) on the Broadwell project, and subsequently in RF IPs for Intel SOCs in the 14nm and 10nm process. Vertically experienced in the convergence of the silicon back-end full-custom design flow. \n \nCurrent focus include circuit study and SPICE simulation for RF circuits, as well as the owner of the strategic datamining charter, responsible for many convergence-level datamining strategies, scripting/coding, and enabling top level views on execution statuses, IP health and trends. Summary Design engineer working in the field of design and convergence for CPU core register files (RF) on the Broadwell project, and subsequently in RF IPs for Intel SOCs in the 14nm and 10nm process. Vertically experienced in the convergence of the silicon back-end full-custom design flow. \n \nCurrent focus include circuit study and SPICE simulation for RF circuits, as well as the owner of the strategic datamining charter, responsible for many convergence-level datamining strategies, scripting/coding, and enabling top level views on execution statuses, IP health and trends. Design engineer working in the field of design and convergence for CPU core register files (RF) on the Broadwell project, and subsequently in RF IPs for Intel SOCs in the 14nm and 10nm process. Vertically experienced in the convergence of the silicon back-end full-custom design flow. \n \nCurrent focus include circuit study and SPICE simulation for RF circuits, as well as the owner of the strategic datamining charter, responsible for many convergence-level datamining strategies, scripting/coding, and enabling top level views on execution statuses, IP health and trends. Design engineer working in the field of design and convergence for CPU core register files (RF) on the Broadwell project, and subsequently in RF IPs for Intel SOCs in the 14nm and 10nm process. Vertically experienced in the convergence of the silicon back-end full-custom design flow. \n \nCurrent focus include circuit study and SPICE simulation for RF circuits, as well as the owner of the strategic datamining charter, responsible for many convergence-level datamining strategies, scripting/coding, and enabling top level views on execution statuses, IP health and trends. Experience Engineer MediaTek February 2014  \u2013 Present (1 year 7 months) Singapore CPU Silicon Design Engineer Intel Corporation June 2009  \u2013  January 2014  (4 years 8 months) Penang, Malaysia Worked in design and convergence of CPU core register files (RF) for Broadwell and subsequently RF IPs for SOCs in the 14nm and 10nm nodes.  \n \nExperienced in the back-end full-custom design flow, which includes synthesis/netlister, FEV, RC extraction, static timing convergence, design quality/rulesets convergence, reliability (electromigration, self-heating effects, ageing) verification, signal integrity (SI) convergence, power (dynamic and leakage) reduction and optimisation techniques, floor planning, place and route, trunking and track planning, and PV/DFM convergence. \n \nMain focus and domain responsibilities include circuit study and SPICE simulation for RF circuits, definition of project limits (Vmin, slope and delay limits for list of standard cells, device aging studies, multiple-probable-point analysis/sigma analysis etc) and sizing requirements for various memory array topologies, as well as the owner of the strategic datamining charter, responsible for many convergence-level datamining strategies, scripting/coding, and enabling top level views on execution statuses, IP health and trends. NCADD eGT Trainee Intel Corporation January 2010  \u2013  July 2011  (1 year 7 months) Penang, Malaysia Trainee of an advanced industrial training program in VLSI design, founded by Intel in collaboration with the Northern Corridor Initiative (NCADD NCIA), dubbed eGT. \n \nTrained in several technical areas from scripting (UNIX, Perl, Tk/Tcl, C++), front end silicon design practices (RTL, VHDL, Verilog, SystemVerilog, functional verification, FEV etc.) and gate level design (GLS, STA, CTS etc.), to circuit and layout design (RC Extraction, PnR, signal integrity, mask design, library design etc.) and fabrication (lithography, etching, yield analysis etc.). \n \nThis training covered theories such as workflows, transistor physics, quantum behaviors, tool methodologies and algorithms, as well as practicals such as the Synopsys VCS, Altera Quartus, Opus, SPICE, and other undisclosed Intel internal tools. \n \nDesigned a gate-level synthesizable RISC Multicore Microprocessor with a 4-stage pipeline, with branch prediction and out-of-order execution that uses a customized ISA sketched from MIPS but optimized for a smaller register file. \n \nAlso involved in the re-architecture of a PCH legacy DMA unit. Intern Technical Intel Corporation May 2008  \u2013  September 2008  (5 months) Penang, Malaysia Developed an understanding of pre-silicon validation in the area of gate level simulation (GLS).  \nInvolved in automation scripting (Unix/Perl) during the Ibexpeak (IBX) cycle. Engineer MediaTek February 2014  \u2013 Present (1 year 7 months) Singapore Engineer MediaTek February 2014  \u2013 Present (1 year 7 months) Singapore CPU Silicon Design Engineer Intel Corporation June 2009  \u2013  January 2014  (4 years 8 months) Penang, Malaysia Worked in design and convergence of CPU core register files (RF) for Broadwell and subsequently RF IPs for SOCs in the 14nm and 10nm nodes.  \n \nExperienced in the back-end full-custom design flow, which includes synthesis/netlister, FEV, RC extraction, static timing convergence, design quality/rulesets convergence, reliability (electromigration, self-heating effects, ageing) verification, signal integrity (SI) convergence, power (dynamic and leakage) reduction and optimisation techniques, floor planning, place and route, trunking and track planning, and PV/DFM convergence. \n \nMain focus and domain responsibilities include circuit study and SPICE simulation for RF circuits, definition of project limits (Vmin, slope and delay limits for list of standard cells, device aging studies, multiple-probable-point analysis/sigma analysis etc) and sizing requirements for various memory array topologies, as well as the owner of the strategic datamining charter, responsible for many convergence-level datamining strategies, scripting/coding, and enabling top level views on execution statuses, IP health and trends. CPU Silicon Design Engineer Intel Corporation June 2009  \u2013  January 2014  (4 years 8 months) Penang, Malaysia Worked in design and convergence of CPU core register files (RF) for Broadwell and subsequently RF IPs for SOCs in the 14nm and 10nm nodes.  \n \nExperienced in the back-end full-custom design flow, which includes synthesis/netlister, FEV, RC extraction, static timing convergence, design quality/rulesets convergence, reliability (electromigration, self-heating effects, ageing) verification, signal integrity (SI) convergence, power (dynamic and leakage) reduction and optimisation techniques, floor planning, place and route, trunking and track planning, and PV/DFM convergence. \n \nMain focus and domain responsibilities include circuit study and SPICE simulation for RF circuits, definition of project limits (Vmin, slope and delay limits for list of standard cells, device aging studies, multiple-probable-point analysis/sigma analysis etc) and sizing requirements for various memory array topologies, as well as the owner of the strategic datamining charter, responsible for many convergence-level datamining strategies, scripting/coding, and enabling top level views on execution statuses, IP health and trends. NCADD eGT Trainee Intel Corporation January 2010  \u2013  July 2011  (1 year 7 months) Penang, Malaysia Trainee of an advanced industrial training program in VLSI design, founded by Intel in collaboration with the Northern Corridor Initiative (NCADD NCIA), dubbed eGT. \n \nTrained in several technical areas from scripting (UNIX, Perl, Tk/Tcl, C++), front end silicon design practices (RTL, VHDL, Verilog, SystemVerilog, functional verification, FEV etc.) and gate level design (GLS, STA, CTS etc.), to circuit and layout design (RC Extraction, PnR, signal integrity, mask design, library design etc.) and fabrication (lithography, etching, yield analysis etc.). \n \nThis training covered theories such as workflows, transistor physics, quantum behaviors, tool methodologies and algorithms, as well as practicals such as the Synopsys VCS, Altera Quartus, Opus, SPICE, and other undisclosed Intel internal tools. \n \nDesigned a gate-level synthesizable RISC Multicore Microprocessor with a 4-stage pipeline, with branch prediction and out-of-order execution that uses a customized ISA sketched from MIPS but optimized for a smaller register file. \n \nAlso involved in the re-architecture of a PCH legacy DMA unit. NCADD eGT Trainee Intel Corporation January 2010  \u2013  July 2011  (1 year 7 months) Penang, Malaysia Trainee of an advanced industrial training program in VLSI design, founded by Intel in collaboration with the Northern Corridor Initiative (NCADD NCIA), dubbed eGT. \n \nTrained in several technical areas from scripting (UNIX, Perl, Tk/Tcl, C++), front end silicon design practices (RTL, VHDL, Verilog, SystemVerilog, functional verification, FEV etc.) and gate level design (GLS, STA, CTS etc.), to circuit and layout design (RC Extraction, PnR, signal integrity, mask design, library design etc.) and fabrication (lithography, etching, yield analysis etc.). \n \nThis training covered theories such as workflows, transistor physics, quantum behaviors, tool methodologies and algorithms, as well as practicals such as the Synopsys VCS, Altera Quartus, Opus, SPICE, and other undisclosed Intel internal tools. \n \nDesigned a gate-level synthesizable RISC Multicore Microprocessor with a 4-stage pipeline, with branch prediction and out-of-order execution that uses a customized ISA sketched from MIPS but optimized for a smaller register file. \n \nAlso involved in the re-architecture of a PCH legacy DMA unit. Intern Technical Intel Corporation May 2008  \u2013  September 2008  (5 months) Penang, Malaysia Developed an understanding of pre-silicon validation in the area of gate level simulation (GLS).  \nInvolved in automation scripting (Unix/Perl) during the Ibexpeak (IBX) cycle. Intern Technical Intel Corporation May 2008  \u2013  September 2008  (5 months) Penang, Malaysia Developed an understanding of pre-silicon validation in the area of gate level simulation (GLS).  \nInvolved in automation scripting (Unix/Perl) during the Ibexpeak (IBX) cycle. Languages Chinese Limited working proficiency English Full professional proficiency Malay Limited working proficiency Chinese Limited working proficiency English Full professional proficiency Malay Limited working proficiency Chinese Limited working proficiency English Full professional proficiency Malay Limited working proficiency Limited working proficiency Full professional proficiency Limited working proficiency Skills Verilog Power Electronics VLSI SoC VHDL Static Timing Analysis SystemVerilog Perl Signal Integrity Functional Verification Simulations Microprocessors SPICE Processors C++ Logic Synthesis Algorithms RTL design Semiconductors EDA RTL Design See 6+ \u00a0 \u00a0 See less Skills  Verilog Power Electronics VLSI SoC VHDL Static Timing Analysis SystemVerilog Perl Signal Integrity Functional Verification Simulations Microprocessors SPICE Processors C++ Logic Synthesis Algorithms RTL design Semiconductors EDA RTL Design See 6+ \u00a0 \u00a0 See less Verilog Power Electronics VLSI SoC VHDL Static Timing Analysis SystemVerilog Perl Signal Integrity Functional Verification Simulations Microprocessors SPICE Processors C++ Logic Synthesis Algorithms RTL design Semiconductors EDA RTL Design See 6+ \u00a0 \u00a0 See less Verilog Power Electronics VLSI SoC VHDL Static Timing Analysis SystemVerilog Perl Signal Integrity Functional Verification Simulations Microprocessors SPICE Processors C++ Logic Synthesis Algorithms RTL design Semiconductors EDA RTL Design See 6+ \u00a0 \u00a0 See less Education Universiti Sains Malaysia Master of Science (MS),  Electrical and Electronics Engineering , Research 2010  \u2013 2012 Research and introduction of a new methodology of applying aggressor degradation in modeling interconnect noises in noise simulation in order to reduce pessimism. \n \nPublished paper: \n2011 IEEE Symposium on Industrial Electronics & Applications (ISIEA 2011), \"An Improved Interconnect Noise Methodology for Reduced Pessimism Using dAP model\", Author. University of Nottingham BEng (Hons) Electrical and Electronic Engineering,  Power Electronics 2007  \u2013 2009 Published paper: \n2011 IEEE Conference on Sustainable Utilization and Development in Engineering and Technology, \"Design and Demonstration of a Regenerative Braking System and Energy Storage using Lithium-Ion Battery via Electric Double Layer Capacitor\", Co-Author KDU College, PJ Diploma in Electrical and Electronic Engineering,  Electrical and Electronics Engineering 2005  \u2013 2007 Activities and Societies:\u00a0 Vice President ,  Engineering Society Universiti Sains Malaysia Master of Science (MS),  Electrical and Electronics Engineering , Research 2010  \u2013 2012 Research and introduction of a new methodology of applying aggressor degradation in modeling interconnect noises in noise simulation in order to reduce pessimism. \n \nPublished paper: \n2011 IEEE Symposium on Industrial Electronics & Applications (ISIEA 2011), \"An Improved Interconnect Noise Methodology for Reduced Pessimism Using dAP model\", Author. Universiti Sains Malaysia Master of Science (MS),  Electrical and Electronics Engineering , Research 2010  \u2013 2012 Research and introduction of a new methodology of applying aggressor degradation in modeling interconnect noises in noise simulation in order to reduce pessimism. \n \nPublished paper: \n2011 IEEE Symposium on Industrial Electronics & Applications (ISIEA 2011), \"An Improved Interconnect Noise Methodology for Reduced Pessimism Using dAP model\", Author. Universiti Sains Malaysia Master of Science (MS),  Electrical and Electronics Engineering , Research 2010  \u2013 2012 Research and introduction of a new methodology of applying aggressor degradation in modeling interconnect noises in noise simulation in order to reduce pessimism. \n \nPublished paper: \n2011 IEEE Symposium on Industrial Electronics & Applications (ISIEA 2011), \"An Improved Interconnect Noise Methodology for Reduced Pessimism Using dAP model\", Author. University of Nottingham BEng (Hons) Electrical and Electronic Engineering,  Power Electronics 2007  \u2013 2009 Published paper: \n2011 IEEE Conference on Sustainable Utilization and Development in Engineering and Technology, \"Design and Demonstration of a Regenerative Braking System and Energy Storage using Lithium-Ion Battery via Electric Double Layer Capacitor\", Co-Author University of Nottingham BEng (Hons) Electrical and Electronic Engineering,  Power Electronics 2007  \u2013 2009 Published paper: \n2011 IEEE Conference on Sustainable Utilization and Development in Engineering and Technology, \"Design and Demonstration of a Regenerative Braking System and Energy Storage using Lithium-Ion Battery via Electric Double Layer Capacitor\", Co-Author University of Nottingham BEng (Hons) Electrical and Electronic Engineering,  Power Electronics 2007  \u2013 2009 Published paper: \n2011 IEEE Conference on Sustainable Utilization and Development in Engineering and Technology, \"Design and Demonstration of a Regenerative Braking System and Energy Storage using Lithium-Ion Battery via Electric Double Layer Capacitor\", Co-Author KDU College, PJ Diploma in Electrical and Electronic Engineering,  Electrical and Electronics Engineering 2005  \u2013 2007 Activities and Societies:\u00a0 Vice President ,  Engineering Society KDU College, PJ Diploma in Electrical and Electronic Engineering,  Electrical and Electronics Engineering 2005  \u2013 2007 Activities and Societies:\u00a0 Vice President ,  Engineering Society KDU College, PJ Diploma in Electrical and Electronic Engineering,  Electrical and Electronics Engineering 2005  \u2013 2007 Activities and Societies:\u00a0 Vice President ,  Engineering Society Honors & Awards ", "Experience Silicon Design Engineer Intel Corporation October 2008  \u2013 Present (6 years 11 months) FPGA Designer Avocent November 2005  \u2013  October 2008  (3 years) Silicon Design Engineer Intel Corporation October 2008  \u2013 Present (6 years 11 months) Silicon Design Engineer Intel Corporation October 2008  \u2013 Present (6 years 11 months) FPGA Designer Avocent November 2005  \u2013  October 2008  (3 years) FPGA Designer Avocent November 2005  \u2013  October 2008  (3 years) Skills FPGA ASIC Verilog RTL design SoC Debugging SystemVerilog Hardware Architecture Semiconductors Functional Verification Skills  FPGA ASIC Verilog RTL design SoC Debugging SystemVerilog Hardware Architecture Semiconductors Functional Verification FPGA ASIC Verilog RTL design SoC Debugging SystemVerilog Hardware Architecture Semiconductors Functional Verification FPGA ASIC Verilog RTL design SoC Debugging SystemVerilog Hardware Architecture Semiconductors Functional Verification Education University of Limerick Bachelor of Engineering (BEng) 2001  \u2013 2005 University of Limerick Bachelor of Engineering (BEng) 2001  \u2013 2005 University of Limerick Bachelor of Engineering (BEng) 2001  \u2013 2005 University of Limerick Bachelor of Engineering (BEng) 2001  \u2013 2005 ", "Experience Silicon Design Engineer Intel Corporation May 2011  \u2013  July 2014  (3 years 3 months) Silicon Design Engineer Intel Corporation May 2011  \u2013  July 2014  (3 years 3 months) Silicon Design Engineer Intel Corporation May 2011  \u2013  July 2014  (3 years 3 months) Skills Semiconductors ASIC IC SoC Skills  Semiconductors ASIC IC SoC Semiconductors ASIC IC SoC Semiconductors ASIC IC SoC Education National Chiao Tung University Master\u2019s Degree,  Augmented Reality, Virtual Reality and Computer Vision , - 2014  \u2013 2016 - Activities and Societies:\u00a0 - Universiti Tenaga Nasional Bachelor of Electrical and Electronics (Hons.) Engineering,  Semiconductor 2006  \u2013 2011 Activities and Societies:\u00a0 Vice Head of Documentary section in Chinese Debate Team\nChinese Cultural Society activities Sekolah Menengah Kebangsaan Derma 2001  \u2013 2005 Activities and Societies:\u00a0 18th generation of Sinchew Jit Poh Student Reporter National Chiao Tung University Master\u2019s Degree,  Augmented Reality, Virtual Reality and Computer Vision , - 2014  \u2013 2016 - Activities and Societies:\u00a0 - National Chiao Tung University Master\u2019s Degree,  Augmented Reality, Virtual Reality and Computer Vision , - 2014  \u2013 2016 - Activities and Societies:\u00a0 - National Chiao Tung University Master\u2019s Degree,  Augmented Reality, Virtual Reality and Computer Vision , - 2014  \u2013 2016 - Activities and Societies:\u00a0 - Universiti Tenaga Nasional Bachelor of Electrical and Electronics (Hons.) Engineering,  Semiconductor 2006  \u2013 2011 Activities and Societies:\u00a0 Vice Head of Documentary section in Chinese Debate Team\nChinese Cultural Society activities Universiti Tenaga Nasional Bachelor of Electrical and Electronics (Hons.) Engineering,  Semiconductor 2006  \u2013 2011 Activities and Societies:\u00a0 Vice Head of Documentary section in Chinese Debate Team\nChinese Cultural Society activities Universiti Tenaga Nasional Bachelor of Electrical and Electronics (Hons.) Engineering,  Semiconductor 2006  \u2013 2011 Activities and Societies:\u00a0 Vice Head of Documentary section in Chinese Debate Team\nChinese Cultural Society activities Sekolah Menengah Kebangsaan Derma 2001  \u2013 2005 Activities and Societies:\u00a0 18th generation of Sinchew Jit Poh Student Reporter Sekolah Menengah Kebangsaan Derma 2001  \u2013 2005 Activities and Societies:\u00a0 18th generation of Sinchew Jit Poh Student Reporter Sekolah Menengah Kebangsaan Derma 2001  \u2013 2005 Activities and Societies:\u00a0 18th generation of Sinchew Jit Poh Student Reporter ", "Summary A driven, resourceful and self-initated professional in the high-tech industry with broad experience in engineering, manufacturing and program management. Excels in leading and managing global cross-functional development teams, customers and suppliers. \n \nSpecialties: Program Management, Semiconductor/Boards/Networks-IT engineering functions, complex negotiations, outsourcing management, people management, software professional services marketing, DFT architecture and design, influencing Summary A driven, resourceful and self-initated professional in the high-tech industry with broad experience in engineering, manufacturing and program management. Excels in leading and managing global cross-functional development teams, customers and suppliers. \n \nSpecialties: Program Management, Semiconductor/Boards/Networks-IT engineering functions, complex negotiations, outsourcing management, people management, software professional services marketing, DFT architecture and design, influencing A driven, resourceful and self-initated professional in the high-tech industry with broad experience in engineering, manufacturing and program management. Excels in leading and managing global cross-functional development teams, customers and suppliers. \n \nSpecialties: Program Management, Semiconductor/Boards/Networks-IT engineering functions, complex negotiations, outsourcing management, people management, software professional services marketing, DFT architecture and design, influencing A driven, resourceful and self-initated professional in the high-tech industry with broad experience in engineering, manufacturing and program management. Excels in leading and managing global cross-functional development teams, customers and suppliers. \n \nSpecialties: Program Management, Semiconductor/Boards/Networks-IT engineering functions, complex negotiations, outsourcing management, people management, software professional services marketing, DFT architecture and design, influencing Experience Snr. Program Manager (Snr. Mgr) Altera April 2012  \u2013 Present (3 years 5 months) Penang \u2022 Lead development teams towards enabling major programs or projects in alignment to corporation\u2019s strategic and business objectives \n\u2022 Drive decisions to effectively meet key objectives while delivering best in class balanced execution and cost. Utilize industry-standard and/or tailored hybrid methodologies in aspects of scheduling, people management, financial and product development.  \n\u2022 Be a content expert in all area of program management including initiation, planning, execution, monitoring, controlling and closing programs.  \n\u2022 Review, recommend and drive process enhancement across organization and engineering functions, not limited to business planning processes enhancements and infrastructure improvements in accordance to HW and SW PLC/DLC best practices. \n\u2022 Extend portfolio from internal platform and or product development to include external management of strategic corporate-level customer engagements, critical issues and global issues \n\u2022 Manage, coach and develop a team of program manager(s) and technical program manager(s) to the next level of performance \n \nAchievements (as of end '14): \n\u2022 Recognized by mgmt for exemplary leadership capabilities, change agent, courage, technical and business capabilities ... all rounder. \n\u2022 Up-level team performance to be equivalent and or exceed that of peer organizations \n\u2022 Proposed, kicked-out, co-sponsor and implemented corporate level phase gate platform product development enabling improved efficiency, quality and transparency \n\u2022 Enabled process clarity, enhancements and facilitated introduction of new methodologies \n\u2022 Delivered 5 devices at a 5 - 9 weeks cadence, beating POR by up to 2 weeks, enabling company claim of first in industry to achieve production rollout for all 28-nm FPGA families including new packaging solutions \n\u2022 Led cross-functional team into minimizing parts depletion risk hence shielding broader customer base from additional part obsolescence Snr. Program Manager Intel Corporation October 2008  \u2013  January 2012  (3 years 4 months) \u2022\tAccountable for and over-see all program cross functional success indicators and management of complex 32-nm development programs \n\u2022\tAccountable for the business, financial and justification of programs ranging from USD$5 \u2013 110M \n\u2022\tAccountable for program level decisions, updates and presenting recommendations to executive senior management \n\u2022\tOversee program scope, cost, schedule, resource, quality, risk planning and management \n\u2022\tRe-fine development model, program development life-cycle and processes \n \nAchievements:  \n\u2022\tEnabled revenue stream of $USD1.6B at 75% of a typical program cost. \n\u2022\tCo-developed new development model enabling 3-months silicon cadence at 25% per program cost using key strategic technologies. \n\u2022\tSuccessfully enabled a $MYR22M grant claim from Malaysian government. \n\u2022\tDrive key initiatives resulting in reduce development time by 3-4 quarters and improved (i.e reduced) total product cost by approx. 20%. \n\u2022\tReceived ovation and recognition from divisional executive management for balancing and meeting key financial and engineering aspect of complex program. Board Design Engineering Mgr Intel Corporation January 2006  \u2013  October 2008  (2 years 10 months) \u2022\tResponsible for providing technical and non-technical leadership to engineering development teams. \n\u2022\tWork, collaborate and evaluate OEMs (Dell, Sony, Gateway etc) and ODM (Foxconn, Pegatron, USI etc) to meet division\u2019s business objectives \n\u2022\tOwn group budget, responsibility for product planning and decision making key stakeholder  \n \nAchievements:  \n\u2022\tReceived Exec. VP recognition and commendation for being a role model manager. \n\u2022\tNegotiated contracts worth $USD10M+ beating aggressive financial targets by 2%. \n\u2022\tDelivered innovative new business model enabling new revenue stream with no additional cost/expense. Received divisional award. \n\u2022\tSurpassed management expectation in transition of key OEM business such as Dell and Sony while enabling an additional $150K revenue stream. \n\u2022\tDrive team to deliver high quality board products at 98% yields with up to 5% cost reduction, totaling to greater than $USD2M cost savings. Market Development Manager Intel Corporation October 2004  \u2013  January 2006  (1 year 4 months) \u2022\tEngage top tier customers across APAC (Huawei, ZTE, etc) and Japan (NTT, Hitachi-Comm, Sumitomo etc) to realize paid services opportunities and expedite adoption of Intel silicon solutions \n\u2022\tNegotiate master agreements and SOWs from a business, legal and IP ownership with customers leveraging on internal core-competency teams \n\u2022\tOwn, review, drive and work with geo-marketing stakeholders to improve and expand business and improve regional P&L \n \nAchievements:  \n\u2022\tNegotiated royalty-based professional services contracts with key Japan OEM customers.  \n\u2022\tDoubled services revenue and enabled $USD40M hardware revenue. Silicon Design Eng. Mgr Intel Corporation March 2002  \u2013  October 2004  (2 years 8 months) \u2022\tDefine DFT architecture, design methodologies, test strategies and implementation for next generation network processors \n\u2022\tLead and accountable for DFT team across US, Ireland and PG \n\u2022\tStart-up and co-lead debug and validation efforts for silicon develop programs  \n\u2022\tImplement design and review entire silicon documents, include authoring DFT design methodology handbook \n \nAchievements:  \n\u2022\tDesigned state-of-art test structures resulting in over 25% test efficiency gains. \n\u2022\tReceived divisional award for first at-speed scan implementation on a new process node with execution excellence.  \n\u2022\tEnhanced DFT design test flow improving design engineer\u2019s efficiency by approx. 10% for DFT. Program Manager Solectron January 2001  \u2013  February 2002  (1 year 2 months) \u2022\tGrow account by maximizing revenue and provide point of contact for customer \n\u2022\tCoordinate NPI from an over-all customer, engineering, materials and all other perspective \n\u2022\tManage, monitor and maintain account health from a financial, material, product availability, quality and other perspective. Product/Test Engineering Mgr Solectron April 1998  \u2013  December 2000  (2 years 9 months) \u2022\tLead test engineering teams for 3 major accounts (Nortel Networks, SGI, SUN Microsystems) \n\u2022\tEnsure smooth transfer of projects from customer, sister and/or competitor sites \n\u2022\tDrive continuous improvement to reduce RMA and/or improve test indicators System/Network Engineer SCS Computer Systems July 1997  \u2013  March 1998  (9 months) \u2022\tPropose, design, implement and trouble-shoot LAN and WAN networks \n\u2022\tSupport pre-sales and post sales activities, including crafting and providing training Silicon Design Engineer Intel Corporation January 1996  \u2013  June 1997  (1 year 6 months) \u2022\tDevelop/Design behavioral and structural VHDL/Verilog 8-/16-bit microcontrollers \n\u2022\tReview and work with mask designers to complete mask design \n\u2022\tPerform verification and validation between RTL, schematic, layout and first silicon Snr. Program Manager (Snr. Mgr) Altera April 2012  \u2013 Present (3 years 5 months) Penang \u2022 Lead development teams towards enabling major programs or projects in alignment to corporation\u2019s strategic and business objectives \n\u2022 Drive decisions to effectively meet key objectives while delivering best in class balanced execution and cost. Utilize industry-standard and/or tailored hybrid methodologies in aspects of scheduling, people management, financial and product development.  \n\u2022 Be a content expert in all area of program management including initiation, planning, execution, monitoring, controlling and closing programs.  \n\u2022 Review, recommend and drive process enhancement across organization and engineering functions, not limited to business planning processes enhancements and infrastructure improvements in accordance to HW and SW PLC/DLC best practices. \n\u2022 Extend portfolio from internal platform and or product development to include external management of strategic corporate-level customer engagements, critical issues and global issues \n\u2022 Manage, coach and develop a team of program manager(s) and technical program manager(s) to the next level of performance \n \nAchievements (as of end '14): \n\u2022 Recognized by mgmt for exemplary leadership capabilities, change agent, courage, technical and business capabilities ... all rounder. \n\u2022 Up-level team performance to be equivalent and or exceed that of peer organizations \n\u2022 Proposed, kicked-out, co-sponsor and implemented corporate level phase gate platform product development enabling improved efficiency, quality and transparency \n\u2022 Enabled process clarity, enhancements and facilitated introduction of new methodologies \n\u2022 Delivered 5 devices at a 5 - 9 weeks cadence, beating POR by up to 2 weeks, enabling company claim of first in industry to achieve production rollout for all 28-nm FPGA families including new packaging solutions \n\u2022 Led cross-functional team into minimizing parts depletion risk hence shielding broader customer base from additional part obsolescence Snr. Program Manager (Snr. Mgr) Altera April 2012  \u2013 Present (3 years 5 months) Penang \u2022 Lead development teams towards enabling major programs or projects in alignment to corporation\u2019s strategic and business objectives \n\u2022 Drive decisions to effectively meet key objectives while delivering best in class balanced execution and cost. Utilize industry-standard and/or tailored hybrid methodologies in aspects of scheduling, people management, financial and product development.  \n\u2022 Be a content expert in all area of program management including initiation, planning, execution, monitoring, controlling and closing programs.  \n\u2022 Review, recommend and drive process enhancement across organization and engineering functions, not limited to business planning processes enhancements and infrastructure improvements in accordance to HW and SW PLC/DLC best practices. \n\u2022 Extend portfolio from internal platform and or product development to include external management of strategic corporate-level customer engagements, critical issues and global issues \n\u2022 Manage, coach and develop a team of program manager(s) and technical program manager(s) to the next level of performance \n \nAchievements (as of end '14): \n\u2022 Recognized by mgmt for exemplary leadership capabilities, change agent, courage, technical and business capabilities ... all rounder. \n\u2022 Up-level team performance to be equivalent and or exceed that of peer organizations \n\u2022 Proposed, kicked-out, co-sponsor and implemented corporate level phase gate platform product development enabling improved efficiency, quality and transparency \n\u2022 Enabled process clarity, enhancements and facilitated introduction of new methodologies \n\u2022 Delivered 5 devices at a 5 - 9 weeks cadence, beating POR by up to 2 weeks, enabling company claim of first in industry to achieve production rollout for all 28-nm FPGA families including new packaging solutions \n\u2022 Led cross-functional team into minimizing parts depletion risk hence shielding broader customer base from additional part obsolescence Snr. Program Manager Intel Corporation October 2008  \u2013  January 2012  (3 years 4 months) \u2022\tAccountable for and over-see all program cross functional success indicators and management of complex 32-nm development programs \n\u2022\tAccountable for the business, financial and justification of programs ranging from USD$5 \u2013 110M \n\u2022\tAccountable for program level decisions, updates and presenting recommendations to executive senior management \n\u2022\tOversee program scope, cost, schedule, resource, quality, risk planning and management \n\u2022\tRe-fine development model, program development life-cycle and processes \n \nAchievements:  \n\u2022\tEnabled revenue stream of $USD1.6B at 75% of a typical program cost. \n\u2022\tCo-developed new development model enabling 3-months silicon cadence at 25% per program cost using key strategic technologies. \n\u2022\tSuccessfully enabled a $MYR22M grant claim from Malaysian government. \n\u2022\tDrive key initiatives resulting in reduce development time by 3-4 quarters and improved (i.e reduced) total product cost by approx. 20%. \n\u2022\tReceived ovation and recognition from divisional executive management for balancing and meeting key financial and engineering aspect of complex program. Snr. Program Manager Intel Corporation October 2008  \u2013  January 2012  (3 years 4 months) \u2022\tAccountable for and over-see all program cross functional success indicators and management of complex 32-nm development programs \n\u2022\tAccountable for the business, financial and justification of programs ranging from USD$5 \u2013 110M \n\u2022\tAccountable for program level decisions, updates and presenting recommendations to executive senior management \n\u2022\tOversee program scope, cost, schedule, resource, quality, risk planning and management \n\u2022\tRe-fine development model, program development life-cycle and processes \n \nAchievements:  \n\u2022\tEnabled revenue stream of $USD1.6B at 75% of a typical program cost. \n\u2022\tCo-developed new development model enabling 3-months silicon cadence at 25% per program cost using key strategic technologies. \n\u2022\tSuccessfully enabled a $MYR22M grant claim from Malaysian government. \n\u2022\tDrive key initiatives resulting in reduce development time by 3-4 quarters and improved (i.e reduced) total product cost by approx. 20%. \n\u2022\tReceived ovation and recognition from divisional executive management for balancing and meeting key financial and engineering aspect of complex program. Board Design Engineering Mgr Intel Corporation January 2006  \u2013  October 2008  (2 years 10 months) \u2022\tResponsible for providing technical and non-technical leadership to engineering development teams. \n\u2022\tWork, collaborate and evaluate OEMs (Dell, Sony, Gateway etc) and ODM (Foxconn, Pegatron, USI etc) to meet division\u2019s business objectives \n\u2022\tOwn group budget, responsibility for product planning and decision making key stakeholder  \n \nAchievements:  \n\u2022\tReceived Exec. VP recognition and commendation for being a role model manager. \n\u2022\tNegotiated contracts worth $USD10M+ beating aggressive financial targets by 2%. \n\u2022\tDelivered innovative new business model enabling new revenue stream with no additional cost/expense. Received divisional award. \n\u2022\tSurpassed management expectation in transition of key OEM business such as Dell and Sony while enabling an additional $150K revenue stream. \n\u2022\tDrive team to deliver high quality board products at 98% yields with up to 5% cost reduction, totaling to greater than $USD2M cost savings. Board Design Engineering Mgr Intel Corporation January 2006  \u2013  October 2008  (2 years 10 months) \u2022\tResponsible for providing technical and non-technical leadership to engineering development teams. \n\u2022\tWork, collaborate and evaluate OEMs (Dell, Sony, Gateway etc) and ODM (Foxconn, Pegatron, USI etc) to meet division\u2019s business objectives \n\u2022\tOwn group budget, responsibility for product planning and decision making key stakeholder  \n \nAchievements:  \n\u2022\tReceived Exec. VP recognition and commendation for being a role model manager. \n\u2022\tNegotiated contracts worth $USD10M+ beating aggressive financial targets by 2%. \n\u2022\tDelivered innovative new business model enabling new revenue stream with no additional cost/expense. Received divisional award. \n\u2022\tSurpassed management expectation in transition of key OEM business such as Dell and Sony while enabling an additional $150K revenue stream. \n\u2022\tDrive team to deliver high quality board products at 98% yields with up to 5% cost reduction, totaling to greater than $USD2M cost savings. Market Development Manager Intel Corporation October 2004  \u2013  January 2006  (1 year 4 months) \u2022\tEngage top tier customers across APAC (Huawei, ZTE, etc) and Japan (NTT, Hitachi-Comm, Sumitomo etc) to realize paid services opportunities and expedite adoption of Intel silicon solutions \n\u2022\tNegotiate master agreements and SOWs from a business, legal and IP ownership with customers leveraging on internal core-competency teams \n\u2022\tOwn, review, drive and work with geo-marketing stakeholders to improve and expand business and improve regional P&L \n \nAchievements:  \n\u2022\tNegotiated royalty-based professional services contracts with key Japan OEM customers.  \n\u2022\tDoubled services revenue and enabled $USD40M hardware revenue. Market Development Manager Intel Corporation October 2004  \u2013  January 2006  (1 year 4 months) \u2022\tEngage top tier customers across APAC (Huawei, ZTE, etc) and Japan (NTT, Hitachi-Comm, Sumitomo etc) to realize paid services opportunities and expedite adoption of Intel silicon solutions \n\u2022\tNegotiate master agreements and SOWs from a business, legal and IP ownership with customers leveraging on internal core-competency teams \n\u2022\tOwn, review, drive and work with geo-marketing stakeholders to improve and expand business and improve regional P&L \n \nAchievements:  \n\u2022\tNegotiated royalty-based professional services contracts with key Japan OEM customers.  \n\u2022\tDoubled services revenue and enabled $USD40M hardware revenue. Silicon Design Eng. Mgr Intel Corporation March 2002  \u2013  October 2004  (2 years 8 months) \u2022\tDefine DFT architecture, design methodologies, test strategies and implementation for next generation network processors \n\u2022\tLead and accountable for DFT team across US, Ireland and PG \n\u2022\tStart-up and co-lead debug and validation efforts for silicon develop programs  \n\u2022\tImplement design and review entire silicon documents, include authoring DFT design methodology handbook \n \nAchievements:  \n\u2022\tDesigned state-of-art test structures resulting in over 25% test efficiency gains. \n\u2022\tReceived divisional award for first at-speed scan implementation on a new process node with execution excellence.  \n\u2022\tEnhanced DFT design test flow improving design engineer\u2019s efficiency by approx. 10% for DFT. Silicon Design Eng. Mgr Intel Corporation March 2002  \u2013  October 2004  (2 years 8 months) \u2022\tDefine DFT architecture, design methodologies, test strategies and implementation for next generation network processors \n\u2022\tLead and accountable for DFT team across US, Ireland and PG \n\u2022\tStart-up and co-lead debug and validation efforts for silicon develop programs  \n\u2022\tImplement design and review entire silicon documents, include authoring DFT design methodology handbook \n \nAchievements:  \n\u2022\tDesigned state-of-art test structures resulting in over 25% test efficiency gains. \n\u2022\tReceived divisional award for first at-speed scan implementation on a new process node with execution excellence.  \n\u2022\tEnhanced DFT design test flow improving design engineer\u2019s efficiency by approx. 10% for DFT. Program Manager Solectron January 2001  \u2013  February 2002  (1 year 2 months) \u2022\tGrow account by maximizing revenue and provide point of contact for customer \n\u2022\tCoordinate NPI from an over-all customer, engineering, materials and all other perspective \n\u2022\tManage, monitor and maintain account health from a financial, material, product availability, quality and other perspective. Program Manager Solectron January 2001  \u2013  February 2002  (1 year 2 months) \u2022\tGrow account by maximizing revenue and provide point of contact for customer \n\u2022\tCoordinate NPI from an over-all customer, engineering, materials and all other perspective \n\u2022\tManage, monitor and maintain account health from a financial, material, product availability, quality and other perspective. Product/Test Engineering Mgr Solectron April 1998  \u2013  December 2000  (2 years 9 months) \u2022\tLead test engineering teams for 3 major accounts (Nortel Networks, SGI, SUN Microsystems) \n\u2022\tEnsure smooth transfer of projects from customer, sister and/or competitor sites \n\u2022\tDrive continuous improvement to reduce RMA and/or improve test indicators Product/Test Engineering Mgr Solectron April 1998  \u2013  December 2000  (2 years 9 months) \u2022\tLead test engineering teams for 3 major accounts (Nortel Networks, SGI, SUN Microsystems) \n\u2022\tEnsure smooth transfer of projects from customer, sister and/or competitor sites \n\u2022\tDrive continuous improvement to reduce RMA and/or improve test indicators System/Network Engineer SCS Computer Systems July 1997  \u2013  March 1998  (9 months) \u2022\tPropose, design, implement and trouble-shoot LAN and WAN networks \n\u2022\tSupport pre-sales and post sales activities, including crafting and providing training System/Network Engineer SCS Computer Systems July 1997  \u2013  March 1998  (9 months) \u2022\tPropose, design, implement and trouble-shoot LAN and WAN networks \n\u2022\tSupport pre-sales and post sales activities, including crafting and providing training Silicon Design Engineer Intel Corporation January 1996  \u2013  June 1997  (1 year 6 months) \u2022\tDevelop/Design behavioral and structural VHDL/Verilog 8-/16-bit microcontrollers \n\u2022\tReview and work with mask designers to complete mask design \n\u2022\tPerform verification and validation between RTL, schematic, layout and first silicon Silicon Design Engineer Intel Corporation January 1996  \u2013  June 1997  (1 year 6 months) \u2022\tDevelop/Design behavioral and structural VHDL/Verilog 8-/16-bit microcontrollers \n\u2022\tReview and work with mask designers to complete mask design \n\u2022\tPerform verification and validation between RTL, schematic, layout and first silicon Languages English Malay Chinese English Malay Chinese English Malay Chinese Skills Negotiation (Customer,... Influencing Management (Program,... Education Training & Development Silicon Debug Program Management Negotiation Semiconductors People Management Engineering Contract Negotiation ASIC Product Development Embedded Systems Cross-functional Team... Electronics SoC Strategic Planning Testing Team Management PMP Business Strategy Problem Solving Planning Mentoring Silicon Manufacturing Outsourcing Management Outsourcing Risk Management Budgeting Project Planning Management Debugging Hardware Engineering Management Continuous Improvement Business Development Processors IC Product Management SDLC Intel Microprocessors EDA See 31+ \u00a0 \u00a0 See less Skills  Negotiation (Customer,... Influencing Management (Program,... Education Training & Development Silicon Debug Program Management Negotiation Semiconductors People Management Engineering Contract Negotiation ASIC Product Development Embedded Systems Cross-functional Team... Electronics SoC Strategic Planning Testing Team Management PMP Business Strategy Problem Solving Planning Mentoring Silicon Manufacturing Outsourcing Management Outsourcing Risk Management Budgeting Project Planning Management Debugging Hardware Engineering Management Continuous Improvement Business Development Processors IC Product Management SDLC Intel Microprocessors EDA See 31+ \u00a0 \u00a0 See less Negotiation (Customer,... Influencing Management (Program,... Education Training & Development Silicon Debug Program Management Negotiation Semiconductors People Management Engineering Contract Negotiation ASIC Product Development Embedded Systems Cross-functional Team... Electronics SoC Strategic Planning Testing Team Management PMP Business Strategy Problem Solving Planning Mentoring Silicon Manufacturing Outsourcing Management Outsourcing Risk Management Budgeting Project Planning Management Debugging Hardware Engineering Management Continuous Improvement Business Development Processors IC Product Management SDLC Intel Microprocessors EDA See 31+ \u00a0 \u00a0 See less Negotiation (Customer,... Influencing Management (Program,... Education Training & Development Silicon Debug Program Management Negotiation Semiconductors People Management Engineering Contract Negotiation ASIC Product Development Embedded Systems Cross-functional Team... Electronics SoC Strategic Planning Testing Team Management PMP Business Strategy Problem Solving Planning Mentoring Silicon Manufacturing Outsourcing Management Outsourcing Risk Management Budgeting Project Planning Management Debugging Hardware Engineering Management Continuous Improvement Business Development Processors IC Product Management SDLC Intel Microprocessors EDA See 31+ \u00a0 \u00a0 See less Education Nottingham Trent University MBA with Commendation,  General Mgmt/Finance 2005  \u2013 2009 University of Melbourne Bachelor of Engineering (Hons),  Electrical and Electronics 1992  \u2013 1995 Nottingham Trent University MBA with Commendation,  General Mgmt/Finance 2005  \u2013 2009 Nottingham Trent University MBA with Commendation,  General Mgmt/Finance 2005  \u2013 2009 Nottingham Trent University MBA with Commendation,  General Mgmt/Finance 2005  \u2013 2009 University of Melbourne Bachelor of Engineering (Hons),  Electrical and Electronics 1992  \u2013 1995 University of Melbourne Bachelor of Engineering (Hons),  Electrical and Electronics 1992  \u2013 1995 University of Melbourne Bachelor of Engineering (Hons),  Electrical and Electronics 1992  \u2013 1995 Honors & Awards Effective Manager/Leader Commendation Intel Corporation Executive Vice-President 2008 Group Recognition Award - First At-Speed Scan Implementation on 90nm and A0 Excellence Intel CIG (Comms. Infrastructure Group) GM 2004 Divisional Recognition Award - Defining and Contributing to a New Business Model, Intel Qualified Desktop Board Program Intel ICBO (Intel Client Board Organization) GM 2008 Divisional Recognition Award - For Your Exemplary Efforts in Driving Integration of Intel QAT Intel ECG (Embedded Communications Group) GM 2009 Team Recognition Award - Risk taking, Customer and Result Orientation in winning and delivering GBBR project that enabled significant silicon and services revenue Intel CIG (Comms. Infrastructure Group) GM 2005 Additional Honors & Awards \u2022 Intel Executive Vice-President commendation letter: Effective manager building strong and vital organizations. \n\u2022 GRA (Group Recognition Award): First At-Speed Scan Implementation on 90 nm and A0 excellence, Q3 2004. \n\u2022 Team Recognition Award: Risk taking, customer orientation and result orientation in winning and delivering GBBR project that enabled significant silicon and services revenues for CIG. \n\u2022 DRA (Divisional Recognition Award): Defining and contributing to a new business model, the Intel Qualified Desktop Board Program and making it a Reality. Q3, 2008 \n\u2022 DRA (Divisional Recognition Award): For your exemplary efforts in driving integration of Intel Quick Assist Technology (nano-CPM). Q4, 2009. Effective Manager/Leader Commendation Intel Corporation Executive Vice-President 2008 Effective Manager/Leader Commendation Intel Corporation Executive Vice-President 2008 Effective Manager/Leader Commendation Intel Corporation Executive Vice-President 2008 Group Recognition Award - First At-Speed Scan Implementation on 90nm and A0 Excellence Intel CIG (Comms. Infrastructure Group) GM 2004 Group Recognition Award - First At-Speed Scan Implementation on 90nm and A0 Excellence Intel CIG (Comms. Infrastructure Group) GM 2004 Group Recognition Award - First At-Speed Scan Implementation on 90nm and A0 Excellence Intel CIG (Comms. Infrastructure Group) GM 2004 Divisional Recognition Award - Defining and Contributing to a New Business Model, Intel Qualified Desktop Board Program Intel ICBO (Intel Client Board Organization) GM 2008 Divisional Recognition Award - Defining and Contributing to a New Business Model, Intel Qualified Desktop Board Program Intel ICBO (Intel Client Board Organization) GM 2008 Divisional Recognition Award - Defining and Contributing to a New Business Model, Intel Qualified Desktop Board Program Intel ICBO (Intel Client Board Organization) GM 2008 Divisional Recognition Award - For Your Exemplary Efforts in Driving Integration of Intel QAT Intel ECG (Embedded Communications Group) GM 2009 Divisional Recognition Award - For Your Exemplary Efforts in Driving Integration of Intel QAT Intel ECG (Embedded Communications Group) GM 2009 Divisional Recognition Award - For Your Exemplary Efforts in Driving Integration of Intel QAT Intel ECG (Embedded Communications Group) GM 2009 Team Recognition Award - Risk taking, Customer and Result Orientation in winning and delivering GBBR project that enabled significant silicon and services revenue Intel CIG (Comms. Infrastructure Group) GM 2005 Team Recognition Award - Risk taking, Customer and Result Orientation in winning and delivering GBBR project that enabled significant silicon and services revenue Intel CIG (Comms. Infrastructure Group) GM 2005 Team Recognition Award - Risk taking, Customer and Result Orientation in winning and delivering GBBR project that enabled significant silicon and services revenue Intel CIG (Comms. Infrastructure Group) GM 2005 Additional Honors & Awards \u2022 Intel Executive Vice-President commendation letter: Effective manager building strong and vital organizations. \n\u2022 GRA (Group Recognition Award): First At-Speed Scan Implementation on 90 nm and A0 excellence, Q3 2004. \n\u2022 Team Recognition Award: Risk taking, customer orientation and result orientation in winning and delivering GBBR project that enabled significant silicon and services revenues for CIG. \n\u2022 DRA (Divisional Recognition Award): Defining and contributing to a new business model, the Intel Qualified Desktop Board Program and making it a Reality. Q3, 2008 \n\u2022 DRA (Divisional Recognition Award): For your exemplary efforts in driving integration of Intel Quick Assist Technology (nano-CPM). Q4, 2009. Additional Honors & Awards \u2022 Intel Executive Vice-President commendation letter: Effective manager building strong and vital organizations. \n\u2022 GRA (Group Recognition Award): First At-Speed Scan Implementation on 90 nm and A0 excellence, Q3 2004. \n\u2022 Team Recognition Award: Risk taking, customer orientation and result orientation in winning and delivering GBBR project that enabled significant silicon and services revenues for CIG. \n\u2022 DRA (Divisional Recognition Award): Defining and contributing to a new business model, the Intel Qualified Desktop Board Program and making it a Reality. Q3, 2008 \n\u2022 DRA (Divisional Recognition Award): For your exemplary efforts in driving integration of Intel Quick Assist Technology (nano-CPM). Q4, 2009. Additional Honors & Awards \u2022 Intel Executive Vice-President commendation letter: Effective manager building strong and vital organizations. \n\u2022 GRA (Group Recognition Award): First At-Speed Scan Implementation on 90 nm and A0 excellence, Q3 2004. \n\u2022 Team Recognition Award: Risk taking, customer orientation and result orientation in winning and delivering GBBR project that enabled significant silicon and services revenues for CIG. \n\u2022 DRA (Divisional Recognition Award): Defining and contributing to a new business model, the Intel Qualified Desktop Board Program and making it a Reality. Q3, 2008 \n\u2022 DRA (Divisional Recognition Award): For your exemplary efforts in driving integration of Intel Quick Assist Technology (nano-CPM). Q4, 2009. ", "Experience Silicon Design Engineer Intel Corporation May 2005  \u2013 Present (10 years 4 months) Database Programmer IBM Canada Ltd April 1996  \u2013  July 2004  (8 years 4 months) Silicon Design Engineer Intel Corporation May 2005  \u2013 Present (10 years 4 months) Silicon Design Engineer Intel Corporation May 2005  \u2013 Present (10 years 4 months) Database Programmer IBM Canada Ltd April 1996  \u2013  July 2004  (8 years 4 months) Database Programmer IBM Canada Ltd April 1996  \u2013  July 2004  (8 years 4 months) Skills Software Development Verilog C++ Functional Verification ASIC Databases SoC SystemVerilog Debugging Management VLSI FPGA VHDL Skills  Software Development Verilog C++ Functional Verification ASIC Databases SoC SystemVerilog Debugging Management VLSI FPGA VHDL Software Development Verilog C++ Functional Verification ASIC Databases SoC SystemVerilog Debugging Management VLSI FPGA VHDL Software Development Verilog C++ Functional Verification ASIC Databases SoC SystemVerilog Debugging Management VLSI FPGA VHDL Education Ryerson University M.A.Sc 1998  \u2013 2004 Ryerson University M.A.Sc 1998  \u2013 2004 Ryerson University M.A.Sc 1998  \u2013 2004 Ryerson University M.A.Sc 1998  \u2013 2004 ", "Experience Silicon Design Engineer Intel Corporation November 2008  \u2013 Present (6 years 10 months) Analog Circuit Design and Silicon Structural Design Research Assistance NMRC June 2001  \u2013  February 2008  (6 years 9 months) Silicon Design Engineer Intel Corporation November 2008  \u2013 Present (6 years 10 months) Analog Circuit Design and Silicon Structural Design Silicon Design Engineer Intel Corporation November 2008  \u2013 Present (6 years 10 months) Analog Circuit Design and Silicon Structural Design Research Assistance NMRC June 2001  \u2013  February 2008  (6 years 9 months) Research Assistance NMRC June 2001  \u2013  February 2008  (6 years 9 months) Skills Electronics Mask Design Skills  Electronics Mask Design Electronics Mask Design Electronics Mask Design Education The University of Hull Master of Engineering (MEng),  Electronics Engineering 1997  \u2013 2001 The University of Hull Master of Engineering (MEng),  Electronics Engineering 1997  \u2013 2001 The University of Hull Master of Engineering (MEng),  Electronics Engineering 1997  \u2013 2001 The University of Hull Master of Engineering (MEng),  Electronics Engineering 1997  \u2013 2001 ", "Skills Simulations Engineering Cross-functional Team... Product Development Systems Engineering Software Development Bios Windows software... C/C++ STL Virtual Machine Manager Embedded Systems Microprocessors Skills  Simulations Engineering Cross-functional Team... Product Development Systems Engineering Software Development Bios Windows software... C/C++ STL Virtual Machine Manager Embedded Systems Microprocessors Simulations Engineering Cross-functional Team... Product Development Systems Engineering Software Development Bios Windows software... C/C++ STL Virtual Machine Manager Embedded Systems Microprocessors Simulations Engineering Cross-functional Team... Product Development Systems Engineering Software Development Bios Windows software... C/C++ STL Virtual Machine Manager Embedded Systems Microprocessors ", "Experience Systems Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Chandler, Arizona Established system design methodology for embedded usage model including automotive, industrial and retail. This includes defining system de-composition methodology from customer specifications to component requirements, identifying requirements management tool and defining interaction flow between various engineering teams. \n \nDefined embedded system requirements for Intel Silicon-On-Chip (SoC) roadmap. The requirements derived from use case de-composition are used to architect next generation SoC.  \n \nLed system integration team to deliver integrated hardware and software solutions that meet key program milestones. This includes silicon bring-up, integration of HW, FW and SW, and validation of embedded use cases.  \n \nDelivered prototype systems targeted at In-Vehicle-Infotainment user experience. These prototypes are critical indicators to key automakers such as Nissan and Toyota to meaningfully showcase the health, capability and roadmap of Intel\u2019s solutions.  \n \nEngaged with marketing and planning teams to analyze embedded customer requirements, roadmaps and strategies. Visited key customers for technical discussion on current and future solutions. This involved close collaboration with Strategic Planner and Product Marketing Engineer from geographically diverse regions such as US, Europe and Asia. \n \nWorked with architects from various disciplines including silicon, software and board to define component requirements and technical implementation based on system requirements. This also includes performance analysis to determine the most optimal system implementation and generating test plans to validate embedded use cases.  \n \nProvided technical support on key customer issues on existing embedded platforms. This includes driving debug activities in collaboration with various engineering teams and providing comprehensive solutions in a timely manner.  \n \nConducted technical training for application engineers on systems requirements for embedded usage models. Silicon Architect Intel Corporation January 2009  \u2013  December 2010  (2 years) Chandler, AZ Co-architected the first Embedded ATOM SoC (Tunnel Creek) targeted at In-Vehicle-Infotainment, factory automation and print imaging. This SoC is currently integrated into multiple embedded applications including BMW, Daimler and Nissan vehicles in automotive space, Siemens PLC in factory automation space and Xerox equipment in print imaging space.  \n \nDriven silicon development activities including tape-in, power-on, silicon debug and up to PRQ.  \n \nParticipated intimately in silicon debug activities for both internal engineering issues and external customer issues. This involves working with various engineering teams in creating design-of-experiments, generating software workarounds and creating documentation.  \n \nOptimized micro-architecture for data and control path on a new internal display bus and guided cluster integration from various IP sources. \n \nProvided support for bin-split and yield analysis on multiple SoC across various process generations.  \n \nCompleted power estimation and correlation activities including optimization to balance feature and power to meet marketing and thermal requirements. \n \nEnabled IO-Hub and Power Management IC design by third party vendor for embedded usage. Senior Silicon Design Engineer Intel Corporation June 2002  \u2013  December 2008  (6 years 7 months) Chandler, AZ and Penang, Malaysia Completed silicon design and validation on multiple SoCs targeted at embedded markets, with broad knowledge from back-end to front-end design:  \n \nEnhanced pre-silicon validation model for functional and non-functional systems and validated functionality of full chip and cluster IPs. \n \nDeveloped gate-level simulation environment for ICH, generated full chip test plan and executed tests to completion.  \n \nEnabled pre-silicon testing in high volume manufacturing environment. \n \nCompleted RLS design for various embedded processors including synthesis, place & route, violations check and fix, and timing closure.  \n \nDelivered custom circuit design for micro-engine T-CAM and fuse block in a network processor.  \n \nExperienced in Perl programming language. Systems Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Chandler, Arizona Established system design methodology for embedded usage model including automotive, industrial and retail. This includes defining system de-composition methodology from customer specifications to component requirements, identifying requirements management tool and defining interaction flow between various engineering teams. \n \nDefined embedded system requirements for Intel Silicon-On-Chip (SoC) roadmap. The requirements derived from use case de-composition are used to architect next generation SoC.  \n \nLed system integration team to deliver integrated hardware and software solutions that meet key program milestones. This includes silicon bring-up, integration of HW, FW and SW, and validation of embedded use cases.  \n \nDelivered prototype systems targeted at In-Vehicle-Infotainment user experience. These prototypes are critical indicators to key automakers such as Nissan and Toyota to meaningfully showcase the health, capability and roadmap of Intel\u2019s solutions.  \n \nEngaged with marketing and planning teams to analyze embedded customer requirements, roadmaps and strategies. Visited key customers for technical discussion on current and future solutions. This involved close collaboration with Strategic Planner and Product Marketing Engineer from geographically diverse regions such as US, Europe and Asia. \n \nWorked with architects from various disciplines including silicon, software and board to define component requirements and technical implementation based on system requirements. This also includes performance analysis to determine the most optimal system implementation and generating test plans to validate embedded use cases.  \n \nProvided technical support on key customer issues on existing embedded platforms. This includes driving debug activities in collaboration with various engineering teams and providing comprehensive solutions in a timely manner.  \n \nConducted technical training for application engineers on systems requirements for embedded usage models. Systems Engineer Intel Corporation January 2011  \u2013 Present (4 years 8 months) Chandler, Arizona Established system design methodology for embedded usage model including automotive, industrial and retail. This includes defining system de-composition methodology from customer specifications to component requirements, identifying requirements management tool and defining interaction flow between various engineering teams. \n \nDefined embedded system requirements for Intel Silicon-On-Chip (SoC) roadmap. The requirements derived from use case de-composition are used to architect next generation SoC.  \n \nLed system integration team to deliver integrated hardware and software solutions that meet key program milestones. This includes silicon bring-up, integration of HW, FW and SW, and validation of embedded use cases.  \n \nDelivered prototype systems targeted at In-Vehicle-Infotainment user experience. These prototypes are critical indicators to key automakers such as Nissan and Toyota to meaningfully showcase the health, capability and roadmap of Intel\u2019s solutions.  \n \nEngaged with marketing and planning teams to analyze embedded customer requirements, roadmaps and strategies. Visited key customers for technical discussion on current and future solutions. This involved close collaboration with Strategic Planner and Product Marketing Engineer from geographically diverse regions such as US, Europe and Asia. \n \nWorked with architects from various disciplines including silicon, software and board to define component requirements and technical implementation based on system requirements. This also includes performance analysis to determine the most optimal system implementation and generating test plans to validate embedded use cases.  \n \nProvided technical support on key customer issues on existing embedded platforms. This includes driving debug activities in collaboration with various engineering teams and providing comprehensive solutions in a timely manner.  \n \nConducted technical training for application engineers on systems requirements for embedded usage models. Silicon Architect Intel Corporation January 2009  \u2013  December 2010  (2 years) Chandler, AZ Co-architected the first Embedded ATOM SoC (Tunnel Creek) targeted at In-Vehicle-Infotainment, factory automation and print imaging. This SoC is currently integrated into multiple embedded applications including BMW, Daimler and Nissan vehicles in automotive space, Siemens PLC in factory automation space and Xerox equipment in print imaging space.  \n \nDriven silicon development activities including tape-in, power-on, silicon debug and up to PRQ.  \n \nParticipated intimately in silicon debug activities for both internal engineering issues and external customer issues. This involves working with various engineering teams in creating design-of-experiments, generating software workarounds and creating documentation.  \n \nOptimized micro-architecture for data and control path on a new internal display bus and guided cluster integration from various IP sources. \n \nProvided support for bin-split and yield analysis on multiple SoC across various process generations.  \n \nCompleted power estimation and correlation activities including optimization to balance feature and power to meet marketing and thermal requirements. \n \nEnabled IO-Hub and Power Management IC design by third party vendor for embedded usage. Silicon Architect Intel Corporation January 2009  \u2013  December 2010  (2 years) Chandler, AZ Co-architected the first Embedded ATOM SoC (Tunnel Creek) targeted at In-Vehicle-Infotainment, factory automation and print imaging. This SoC is currently integrated into multiple embedded applications including BMW, Daimler and Nissan vehicles in automotive space, Siemens PLC in factory automation space and Xerox equipment in print imaging space.  \n \nDriven silicon development activities including tape-in, power-on, silicon debug and up to PRQ.  \n \nParticipated intimately in silicon debug activities for both internal engineering issues and external customer issues. This involves working with various engineering teams in creating design-of-experiments, generating software workarounds and creating documentation.  \n \nOptimized micro-architecture for data and control path on a new internal display bus and guided cluster integration from various IP sources. \n \nProvided support for bin-split and yield analysis on multiple SoC across various process generations.  \n \nCompleted power estimation and correlation activities including optimization to balance feature and power to meet marketing and thermal requirements. \n \nEnabled IO-Hub and Power Management IC design by third party vendor for embedded usage. Senior Silicon Design Engineer Intel Corporation June 2002  \u2013  December 2008  (6 years 7 months) Chandler, AZ and Penang, Malaysia Completed silicon design and validation on multiple SoCs targeted at embedded markets, with broad knowledge from back-end to front-end design:  \n \nEnhanced pre-silicon validation model for functional and non-functional systems and validated functionality of full chip and cluster IPs. \n \nDeveloped gate-level simulation environment for ICH, generated full chip test plan and executed tests to completion.  \n \nEnabled pre-silicon testing in high volume manufacturing environment. \n \nCompleted RLS design for various embedded processors including synthesis, place & route, violations check and fix, and timing closure.  \n \nDelivered custom circuit design for micro-engine T-CAM and fuse block in a network processor.  \n \nExperienced in Perl programming language. Senior Silicon Design Engineer Intel Corporation June 2002  \u2013  December 2008  (6 years 7 months) Chandler, AZ and Penang, Malaysia Completed silicon design and validation on multiple SoCs targeted at embedded markets, with broad knowledge from back-end to front-end design:  \n \nEnhanced pre-silicon validation model for functional and non-functional systems and validated functionality of full chip and cluster IPs. \n \nDeveloped gate-level simulation environment for ICH, generated full chip test plan and executed tests to completion.  \n \nEnabled pre-silicon testing in high volume manufacturing environment. \n \nCompleted RLS design for various embedded processors including synthesis, place & route, violations check and fix, and timing closure.  \n \nDelivered custom circuit design for micro-engine T-CAM and fuse block in a network processor.  \n \nExperienced in Perl programming language. Skills C Embedded Systems Semiconductors Manufacturing Infotainment Electronics Skills  C Embedded Systems Semiconductors Manufacturing Infotainment Electronics C Embedded Systems Semiconductors Manufacturing Infotainment Electronics C Embedded Systems Semiconductors Manufacturing Infotainment Electronics Education Universiti Teknologi Malaysia Bachelor of Engineering,  Electrical and Electronics Engineering 1998  \u2013 2002 Activities and Societies:\u00a0 Project Director for 1st IEEE Asia Pacific Student Conference in 2001 Universiti Teknologi Malaysia Bachelor of Engineering,  Electrical and Electronics Engineering 1998  \u2013 2002 Activities and Societies:\u00a0 Project Director for 1st IEEE Asia Pacific Student Conference in 2001 Universiti Teknologi Malaysia Bachelor of Engineering,  Electrical and Electronics Engineering 1998  \u2013 2002 Activities and Societies:\u00a0 Project Director for 1st IEEE Asia Pacific Student Conference in 2001 Universiti Teknologi Malaysia Bachelor of Engineering,  Electrical and Electronics Engineering 1998  \u2013 2002 Activities and Societies:\u00a0 Project Director for 1st IEEE Asia Pacific Student Conference in 2001 ", "Summary I graduated from National University of Ireland, Galway, receiving First Class Honours, Bachelor of Engineering degree in the field of Electronic and Computer Engineering.  \n \nMy passion and interests were always to work on upcoming and new products or ideas. The combination of this drive and my keen interest in the automotive industry has led to my current employment with Valeo Vision Systems. Currently employed as a DSP engineer specializing in embedded vision software with an ambition to advance in my field. \n \nSkills: \n\u2022\tProlific C++ developer of both embedded and PC application \n\u2022\tGood Java back ground in the development of both embedded (Android) and PC applications \n\u2022\tExcellent communication and interpersonal skills \n\u2022\tStrong team worker with a drive to always take lead of tasks and delegating them accordingly \n\u2022\tSelf-motivated, highly committed, quick learner and open minded \n\u2022\tGreat social skills and outgoing personality.  \n\u2022\tComfortable with working long shifts and high intensity labour with a team Summary I graduated from National University of Ireland, Galway, receiving First Class Honours, Bachelor of Engineering degree in the field of Electronic and Computer Engineering.  \n \nMy passion and interests were always to work on upcoming and new products or ideas. The combination of this drive and my keen interest in the automotive industry has led to my current employment with Valeo Vision Systems. Currently employed as a DSP engineer specializing in embedded vision software with an ambition to advance in my field. \n \nSkills: \n\u2022\tProlific C++ developer of both embedded and PC application \n\u2022\tGood Java back ground in the development of both embedded (Android) and PC applications \n\u2022\tExcellent communication and interpersonal skills \n\u2022\tStrong team worker with a drive to always take lead of tasks and delegating them accordingly \n\u2022\tSelf-motivated, highly committed, quick learner and open minded \n\u2022\tGreat social skills and outgoing personality.  \n\u2022\tComfortable with working long shifts and high intensity labour with a team I graduated from National University of Ireland, Galway, receiving First Class Honours, Bachelor of Engineering degree in the field of Electronic and Computer Engineering.  \n \nMy passion and interests were always to work on upcoming and new products or ideas. The combination of this drive and my keen interest in the automotive industry has led to my current employment with Valeo Vision Systems. Currently employed as a DSP engineer specializing in embedded vision software with an ambition to advance in my field. \n \nSkills: \n\u2022\tProlific C++ developer of both embedded and PC application \n\u2022\tGood Java back ground in the development of both embedded (Android) and PC applications \n\u2022\tExcellent communication and interpersonal skills \n\u2022\tStrong team worker with a drive to always take lead of tasks and delegating them accordingly \n\u2022\tSelf-motivated, highly committed, quick learner and open minded \n\u2022\tGreat social skills and outgoing personality.  \n\u2022\tComfortable with working long shifts and high intensity labour with a team I graduated from National University of Ireland, Galway, receiving First Class Honours, Bachelor of Engineering degree in the field of Electronic and Computer Engineering.  \n \nMy passion and interests were always to work on upcoming and new products or ideas. The combination of this drive and my keen interest in the automotive industry has led to my current employment with Valeo Vision Systems. Currently employed as a DSP engineer specializing in embedded vision software with an ambition to advance in my field. \n \nSkills: \n\u2022\tProlific C++ developer of both embedded and PC application \n\u2022\tGood Java back ground in the development of both embedded (Android) and PC applications \n\u2022\tExcellent communication and interpersonal skills \n\u2022\tStrong team worker with a drive to always take lead of tasks and delegating them accordingly \n\u2022\tSelf-motivated, highly committed, quick learner and open minded \n\u2022\tGreat social skills and outgoing personality.  \n\u2022\tComfortable with working long shifts and high intensity labour with a team Experience Vision DSP Engineer - Automated Parking Group Valeo October 2012  \u2013 Present (2 years 11 months) Tuam, Galway Currently working as a lead DSP Engineer for camera calibration algorithms for the automotive industry in both fields of DSP development and research into improving current algorithms.  \n \nThese algorithms vary from factory and service routines to dynamic autonomous multi-camera calibration while the end customer is driving. \n \nThese functions play a key role in the current trend of the automotive industry which is automated parking using a combination vision systems and ultrasonics which will eventually lead to automated driving. These systems will shape the way we look at driving and will also play a key role in the future of the automotive industry \n \nIt is an ever expanding area to be working in with new challenges and possibilities arising each day. \n \nMy previous experience within Valeo is as follows \n\u2022\tCalibration DSP and research engineer on VW, Audi and Porsche surround view project: 2013- 2014. \n\u2022\tCalibration DSP and research engineer on the PSA project surround view project : 2012 -2013 Intern: Pre Silicon Design Engineer Intel Corporation April 2011  \u2013  September 2011  (6 months) Ireland Developing Perl Scripts for Processing Design and Validation Files  \n\u2022\tResponsible for the production of critical registerConfig.xml files for the current project \n\u2022\tDevelopment of scripts to automate jobs which would have otherwise taken a long time \n\u2022\tCommunication with team mates locally and internationally \n \nGLS (Gate Level Simulation) Debugging \n\u2022\tWorked in a team of 2 to debug and locate any bugs within synthesised gate level code \n\u2022\tInvolved testing various different scenarios with a combination of files and reporting the results \n\u2022\tRequired the ability to scan through simulated waveforms and find and locate any errors/issues Sales Operative Penneys November 2008  \u2013  February 2011  (2 years 4 months) Galway, Ireland \u2022\tMaintaining stock levels on the store floor. \n\u2022\tWorking with customers to satisfy their needs. \n\u2022\tOperating the cash registers Vision DSP Engineer - Automated Parking Group Valeo October 2012  \u2013 Present (2 years 11 months) Tuam, Galway Currently working as a lead DSP Engineer for camera calibration algorithms for the automotive industry in both fields of DSP development and research into improving current algorithms.  \n \nThese algorithms vary from factory and service routines to dynamic autonomous multi-camera calibration while the end customer is driving. \n \nThese functions play a key role in the current trend of the automotive industry which is automated parking using a combination vision systems and ultrasonics which will eventually lead to automated driving. These systems will shape the way we look at driving and will also play a key role in the future of the automotive industry \n \nIt is an ever expanding area to be working in with new challenges and possibilities arising each day. \n \nMy previous experience within Valeo is as follows \n\u2022\tCalibration DSP and research engineer on VW, Audi and Porsche surround view project: 2013- 2014. \n\u2022\tCalibration DSP and research engineer on the PSA project surround view project : 2012 -2013 Vision DSP Engineer - Automated Parking Group Valeo October 2012  \u2013 Present (2 years 11 months) Tuam, Galway Currently working as a lead DSP Engineer for camera calibration algorithms for the automotive industry in both fields of DSP development and research into improving current algorithms.  \n \nThese algorithms vary from factory and service routines to dynamic autonomous multi-camera calibration while the end customer is driving. \n \nThese functions play a key role in the current trend of the automotive industry which is automated parking using a combination vision systems and ultrasonics which will eventually lead to automated driving. These systems will shape the way we look at driving and will also play a key role in the future of the automotive industry \n \nIt is an ever expanding area to be working in with new challenges and possibilities arising each day. \n \nMy previous experience within Valeo is as follows \n\u2022\tCalibration DSP and research engineer on VW, Audi and Porsche surround view project: 2013- 2014. \n\u2022\tCalibration DSP and research engineer on the PSA project surround view project : 2012 -2013 Intern: Pre Silicon Design Engineer Intel Corporation April 2011  \u2013  September 2011  (6 months) Ireland Developing Perl Scripts for Processing Design and Validation Files  \n\u2022\tResponsible for the production of critical registerConfig.xml files for the current project \n\u2022\tDevelopment of scripts to automate jobs which would have otherwise taken a long time \n\u2022\tCommunication with team mates locally and internationally \n \nGLS (Gate Level Simulation) Debugging \n\u2022\tWorked in a team of 2 to debug and locate any bugs within synthesised gate level code \n\u2022\tInvolved testing various different scenarios with a combination of files and reporting the results \n\u2022\tRequired the ability to scan through simulated waveforms and find and locate any errors/issues Intern: Pre Silicon Design Engineer Intel Corporation April 2011  \u2013  September 2011  (6 months) Ireland Developing Perl Scripts for Processing Design and Validation Files  \n\u2022\tResponsible for the production of critical registerConfig.xml files for the current project \n\u2022\tDevelopment of scripts to automate jobs which would have otherwise taken a long time \n\u2022\tCommunication with team mates locally and internationally \n \nGLS (Gate Level Simulation) Debugging \n\u2022\tWorked in a team of 2 to debug and locate any bugs within synthesised gate level code \n\u2022\tInvolved testing various different scenarios with a combination of files and reporting the results \n\u2022\tRequired the ability to scan through simulated waveforms and find and locate any errors/issues Sales Operative Penneys November 2008  \u2013  February 2011  (2 years 4 months) Galway, Ireland \u2022\tMaintaining stock levels on the store floor. \n\u2022\tWorking with customers to satisfy their needs. \n\u2022\tOperating the cash registers Sales Operative Penneys November 2008  \u2013  February 2011  (2 years 4 months) Galway, Ireland \u2022\tMaintaining stock levels on the store floor. \n\u2022\tWorking with customers to satisfy their needs. \n\u2022\tOperating the cash registers Languages French Elementary proficiency Irish Limited working proficiency French Elementary proficiency Irish Limited working proficiency French Elementary proficiency Irish Limited working proficiency Elementary proficiency Limited working proficiency Skills C++ Java OpenCV Matlab Digital Signal... Assembly Language Eclipse Linux Android OpenGL X3D JavaScript ADTF Perl Bash Maple Microsoft Office Visual Basic Tinycad HTML DSP NetBeans Xilinx VHDL See 9+ \u00a0 \u00a0 See less Skills  C++ Java OpenCV Matlab Digital Signal... Assembly Language Eclipse Linux Android OpenGL X3D JavaScript ADTF Perl Bash Maple Microsoft Office Visual Basic Tinycad HTML DSP NetBeans Xilinx VHDL See 9+ \u00a0 \u00a0 See less C++ Java OpenCV Matlab Digital Signal... Assembly Language Eclipse Linux Android OpenGL X3D JavaScript ADTF Perl Bash Maple Microsoft Office Visual Basic Tinycad HTML DSP NetBeans Xilinx VHDL See 9+ \u00a0 \u00a0 See less C++ Java OpenCV Matlab Digital Signal... Assembly Language Eclipse Linux Android OpenGL X3D JavaScript ADTF Perl Bash Maple Microsoft Office Visual Basic Tinycad HTML DSP NetBeans Xilinx VHDL See 9+ \u00a0 \u00a0 See less Education National University of Ireland, Galway Bachelor of Engineering,  Electronic and Computer Engineering , 1.1 - First Class Honours 2008  \u2013 2012 Activities and Societies:\u00a0 CompSoc Vocational School Athenry, Galway 480 points 2003  \u2013 2008 National University of Ireland, Galway Bachelor of Engineering,  Electronic and Computer Engineering , 1.1 - First Class Honours 2008  \u2013 2012 Activities and Societies:\u00a0 CompSoc National University of Ireland, Galway Bachelor of Engineering,  Electronic and Computer Engineering , 1.1 - First Class Honours 2008  \u2013 2012 Activities and Societies:\u00a0 CompSoc National University of Ireland, Galway Bachelor of Engineering,  Electronic and Computer Engineering , 1.1 - First Class Honours 2008  \u2013 2012 Activities and Societies:\u00a0 CompSoc Vocational School Athenry, Galway 480 points 2003  \u2013 2008 Vocational School Athenry, Galway 480 points 2003  \u2013 2008 Vocational School Athenry, Galway 480 points 2003  \u2013 2008 Honors & Awards Additional Honors & Awards \u2022\t2009/10 & 2008/09 - University Scholar Award for academic excellence  \n\u2022\t2007 & 2005 \u2013 Scholarship for Gaeltacht boarding course attendance \n\u2022\t2005 \u2013 Awarded Club Man of Year with Corinthians Rugby Club Additional Honors & Awards \u2022\t2009/10 & 2008/09 - University Scholar Award for academic excellence  \n\u2022\t2007 & 2005 \u2013 Scholarship for Gaeltacht boarding course attendance \n\u2022\t2005 \u2013 Awarded Club Man of Year with Corinthians Rugby Club Additional Honors & Awards \u2022\t2009/10 & 2008/09 - University Scholar Award for academic excellence  \n\u2022\t2007 & 2005 \u2013 Scholarship for Gaeltacht boarding course attendance \n\u2022\t2005 \u2013 Awarded Club Man of Year with Corinthians Rugby Club Additional Honors & Awards \u2022\t2009/10 & 2008/09 - University Scholar Award for academic excellence  \n\u2022\t2007 & 2005 \u2013 Scholarship for Gaeltacht boarding course attendance \n\u2022\t2005 \u2013 Awarded Club Man of Year with Corinthians Rugby Club ", "Experience Sales Engineer in EcoBuildings Business Schneider Electric March 2014  \u2013 Present (1 year 6 months) Silicon Design Engineer Intel Corporation 2011  \u2013  2012  (1 year) Sales Engineer in EcoBuildings Business Schneider Electric March 2014  \u2013 Present (1 year 6 months) Sales Engineer in EcoBuildings Business Schneider Electric March 2014  \u2013 Present (1 year 6 months) Silicon Design Engineer Intel Corporation 2011  \u2013  2012  (1 year) Silicon Design Engineer Intel Corporation 2011  \u2013  2012  (1 year) Skills SPSS Simul8 VBA CPLEX MySQL Basics of Unix Microsoft Excel Microsoft Word Matlab Lingo Project Planning Skills  SPSS Simul8 VBA CPLEX MySQL Basics of Unix Microsoft Excel Microsoft Word Matlab Lingo Project Planning SPSS Simul8 VBA CPLEX MySQL Basics of Unix Microsoft Excel Microsoft Word Matlab Lingo Project Planning SPSS Simul8 VBA CPLEX MySQL Basics of Unix Microsoft Excel Microsoft Word Matlab Lingo Project Planning Education University of Kent MSc Management Science,  Management Sciences and Quantitative Methods , Distinction 2012  \u2013 2013 Universiti Tenaga Nasional Bachelor's degree,  Electrical and Electronics Engineering , Second Upper 2014 University of Kent MSc Management Science,  Management Sciences and Quantitative Methods , Distinction 2012  \u2013 2013 University of Kent MSc Management Science,  Management Sciences and Quantitative Methods , Distinction 2012  \u2013 2013 University of Kent MSc Management Science,  Management Sciences and Quantitative Methods , Distinction 2012  \u2013 2013 Universiti Tenaga Nasional Bachelor's degree,  Electrical and Electronics Engineering , Second Upper 2014 Universiti Tenaga Nasional Bachelor's degree,  Electrical and Electronics Engineering , Second Upper 2014 Universiti Tenaga Nasional Bachelor's degree,  Electrical and Electronics Engineering , Second Upper 2014 ", "Summary Worked as a Silicon Design Engineer at Intel Corporation doing VLSI layout and timing analysis.  \n \nLeft Intel to pursue a PhD in Nanoscale Science and Engineering at the College of Nanoscale Science and Engineering. During the course of studies have completed several internships at IBM and Vistec Lithography as well as acquiring a Masters Degree in Nanoscale Science.  \n \nCurrently working as a Senior Engineer at ASML, focused on lithography modelling for DUV and EUV. \n \nSpecialties: Electron Beam Lithography, Optical Lithography, Extreme Ultraviolet Lithography, Semiconductor Processing, Nanotechnology, Metrology, Semiconductor Device Engineering Summary Worked as a Silicon Design Engineer at Intel Corporation doing VLSI layout and timing analysis.  \n \nLeft Intel to pursue a PhD in Nanoscale Science and Engineering at the College of Nanoscale Science and Engineering. During the course of studies have completed several internships at IBM and Vistec Lithography as well as acquiring a Masters Degree in Nanoscale Science.  \n \nCurrently working as a Senior Engineer at ASML, focused on lithography modelling for DUV and EUV. \n \nSpecialties: Electron Beam Lithography, Optical Lithography, Extreme Ultraviolet Lithography, Semiconductor Processing, Nanotechnology, Metrology, Semiconductor Device Engineering Worked as a Silicon Design Engineer at Intel Corporation doing VLSI layout and timing analysis.  \n \nLeft Intel to pursue a PhD in Nanoscale Science and Engineering at the College of Nanoscale Science and Engineering. During the course of studies have completed several internships at IBM and Vistec Lithography as well as acquiring a Masters Degree in Nanoscale Science.  \n \nCurrently working as a Senior Engineer at ASML, focused on lithography modelling for DUV and EUV. \n \nSpecialties: Electron Beam Lithography, Optical Lithography, Extreme Ultraviolet Lithography, Semiconductor Processing, Nanotechnology, Metrology, Semiconductor Device Engineering Worked as a Silicon Design Engineer at Intel Corporation doing VLSI layout and timing analysis.  \n \nLeft Intel to pursue a PhD in Nanoscale Science and Engineering at the College of Nanoscale Science and Engineering. During the course of studies have completed several internships at IBM and Vistec Lithography as well as acquiring a Masters Degree in Nanoscale Science.  \n \nCurrently working as a Senior Engineer at ASML, focused on lithography modelling for DUV and EUV. \n \nSpecialties: Electron Beam Lithography, Optical Lithography, Extreme Ultraviolet Lithography, Semiconductor Processing, Nanotechnology, Metrology, Semiconductor Device Engineering Experience Senior Engineer ASML January 2013  \u2013 Present (2 years 8 months) Santa Clara, CA EUV lithography modeling at Brion with the Product Engineering Group PhD Candidate and Graduate Research Assistant College of Nanoscale Science and Engineering of the University at Albany August 2006  \u2013  December 2012  (6 years 5 months) Albany, New York PhD Thesis: Local Area Mask Patterning of Extreme Ultraviolet Lithography Reticles for Native Defect Analysis Applications Engineer Vistec June 2010  \u2013  June 2011  (1 year 1 month) Watervliet, New York Development of EBL and pattern transfer processes using a range of EBL tools. \nExposure and optimization of customer supplied and tool demonstration patterns. \nSEM metrology and analysis of patterned samples. Lithography Researcher IBM June 2009  \u2013  September 2009  (4 months) Albany, New York Area Finite difference time domain (FDTD) simulations to evaluate the limits of 193nm dry lithography for patterning of implant blocking layers for source/drain doping of finfet transistors. \nExperience using ASML 193nm stepper and TEL track in the CNSE 300mm cleanroom. Lithography Researcher IBM May 2008  \u2013  September 2008  (5 months) Fishkill, New York FDTD simulations to determine the effects of underlying structures and topography on implant block level lithography. \nVerification of simulation results by exposure of focus exposure matrices over SRAM test structures and CDSEM measurements in the IBM 300mm fab. Silicon Design Engineer Intel Corporation January 2005  \u2013  August 2006  (1 year 8 months) Shannon, Ireland Very Large Scale Integrated (VLSI) circuit layout, placement and routing. \nStatic timing analysis of System On a Chip (SOC) designs. \nProgramming and scripting with PERL and TCL languages. \nCreation of logic verification algorithms. Senior Engineer ASML January 2013  \u2013 Present (2 years 8 months) Santa Clara, CA EUV lithography modeling at Brion with the Product Engineering Group Senior Engineer ASML January 2013  \u2013 Present (2 years 8 months) Santa Clara, CA EUV lithography modeling at Brion with the Product Engineering Group PhD Candidate and Graduate Research Assistant College of Nanoscale Science and Engineering of the University at Albany August 2006  \u2013  December 2012  (6 years 5 months) Albany, New York PhD Thesis: Local Area Mask Patterning of Extreme Ultraviolet Lithography Reticles for Native Defect Analysis PhD Candidate and Graduate Research Assistant College of Nanoscale Science and Engineering of the University at Albany August 2006  \u2013  December 2012  (6 years 5 months) Albany, New York PhD Thesis: Local Area Mask Patterning of Extreme Ultraviolet Lithography Reticles for Native Defect Analysis Applications Engineer Vistec June 2010  \u2013  June 2011  (1 year 1 month) Watervliet, New York Development of EBL and pattern transfer processes using a range of EBL tools. \nExposure and optimization of customer supplied and tool demonstration patterns. \nSEM metrology and analysis of patterned samples. Applications Engineer Vistec June 2010  \u2013  June 2011  (1 year 1 month) Watervliet, New York Development of EBL and pattern transfer processes using a range of EBL tools. \nExposure and optimization of customer supplied and tool demonstration patterns. \nSEM metrology and analysis of patterned samples. Lithography Researcher IBM June 2009  \u2013  September 2009  (4 months) Albany, New York Area Finite difference time domain (FDTD) simulations to evaluate the limits of 193nm dry lithography for patterning of implant blocking layers for source/drain doping of finfet transistors. \nExperience using ASML 193nm stepper and TEL track in the CNSE 300mm cleanroom. Lithography Researcher IBM June 2009  \u2013  September 2009  (4 months) Albany, New York Area Finite difference time domain (FDTD) simulations to evaluate the limits of 193nm dry lithography for patterning of implant blocking layers for source/drain doping of finfet transistors. \nExperience using ASML 193nm stepper and TEL track in the CNSE 300mm cleanroom. Lithography Researcher IBM May 2008  \u2013  September 2008  (5 months) Fishkill, New York FDTD simulations to determine the effects of underlying structures and topography on implant block level lithography. \nVerification of simulation results by exposure of focus exposure matrices over SRAM test structures and CDSEM measurements in the IBM 300mm fab. Lithography Researcher IBM May 2008  \u2013  September 2008  (5 months) Fishkill, New York FDTD simulations to determine the effects of underlying structures and topography on implant block level lithography. \nVerification of simulation results by exposure of focus exposure matrices over SRAM test structures and CDSEM measurements in the IBM 300mm fab. Silicon Design Engineer Intel Corporation January 2005  \u2013  August 2006  (1 year 8 months) Shannon, Ireland Very Large Scale Integrated (VLSI) circuit layout, placement and routing. \nStatic timing analysis of System On a Chip (SOC) designs. \nProgramming and scripting with PERL and TCL languages. \nCreation of logic verification algorithms. Silicon Design Engineer Intel Corporation January 2005  \u2013  August 2006  (1 year 8 months) Shannon, Ireland Very Large Scale Integrated (VLSI) circuit layout, placement and routing. \nStatic timing analysis of System On a Chip (SOC) designs. \nProgramming and scripting with PERL and TCL languages. \nCreation of logic verification algorithms. Skills Metrology Engineering Semiconductors Simulation Nanotechnology Electron Beam... Scanning Electron... Semiconductor... Materials Science Device Physics Physics MEMS Labview Linux Research Matlab Microsoft Office Mathematica Science Photolithography Simulations Silicon Characterization Nanofabrication Thin Films AFM Lithography Semiconductor Device Microfabrication See 14+ \u00a0 \u00a0 See less Skills  Metrology Engineering Semiconductors Simulation Nanotechnology Electron Beam... Scanning Electron... Semiconductor... Materials Science Device Physics Physics MEMS Labview Linux Research Matlab Microsoft Office Mathematica Science Photolithography Simulations Silicon Characterization Nanofabrication Thin Films AFM Lithography Semiconductor Device Microfabrication See 14+ \u00a0 \u00a0 See less Metrology Engineering Semiconductors Simulation Nanotechnology Electron Beam... Scanning Electron... Semiconductor... Materials Science Device Physics Physics MEMS Labview Linux Research Matlab Microsoft Office Mathematica Science Photolithography Simulations Silicon Characterization Nanofabrication Thin Films AFM Lithography Semiconductor Device Microfabrication See 14+ \u00a0 \u00a0 See less Metrology Engineering Semiconductors Simulation Nanotechnology Electron Beam... Scanning Electron... Semiconductor... Materials Science Device Physics Physics MEMS Labview Linux Research Matlab Microsoft Office Mathematica Science Photolithography Simulations Silicon Characterization Nanofabrication Thin Films AFM Lithography Semiconductor Device Microfabrication See 14+ \u00a0 \u00a0 See less Education State University of New York at Albany PhD,  Nanoscale Engineering 2008  \u2013 2013 State University of New York at Albany Master's degree,  Nanoscale Engineering 2006  \u2013 2008 University College Cork Bachelor of Engineering (B.E.),  Microelectronic Engineering 2000  \u2013 2004 State University of New York at Albany PhD,  Nanoscale Engineering 2008  \u2013 2013 State University of New York at Albany PhD,  Nanoscale Engineering 2008  \u2013 2013 State University of New York at Albany PhD,  Nanoscale Engineering 2008  \u2013 2013 State University of New York at Albany Master's degree,  Nanoscale Engineering 2006  \u2013 2008 State University of New York at Albany Master's degree,  Nanoscale Engineering 2006  \u2013 2008 State University of New York at Albany Master's degree,  Nanoscale Engineering 2006  \u2013 2008 University College Cork Bachelor of Engineering (B.E.),  Microelectronic Engineering 2000  \u2013 2004 University College Cork Bachelor of Engineering (B.E.),  Microelectronic Engineering 2000  \u2013 2004 University College Cork Bachelor of Engineering (B.E.),  Microelectronic Engineering 2000  \u2013 2004 ", "Summary 7 years of experience in the semiconductor industry working in custom and synthesis based circuit design and test development for complex SOCs. I am passionate about developing teams and people, I have experience as technical manager and developing trainings and university level courses in VLSI related topics. I am currently pursuing a Doctorate degree in the field of analog circuit design. \n \nSkills: \nStrong knowledge of CPU \u03bcarch, CMOS and VLSI design. \nStrong knowledge of testing and test writing for digital circuits \nStrong Software Development Skills (UNIX, Perl, C/C++). \nExperience using Synopsis tools like: DC, ICC, and Prime time. \nPeople Management Summary 7 years of experience in the semiconductor industry working in custom and synthesis based circuit design and test development for complex SOCs. I am passionate about developing teams and people, I have experience as technical manager and developing trainings and university level courses in VLSI related topics. I am currently pursuing a Doctorate degree in the field of analog circuit design. \n \nSkills: \nStrong knowledge of CPU \u03bcarch, CMOS and VLSI design. \nStrong knowledge of testing and test writing for digital circuits \nStrong Software Development Skills (UNIX, Perl, C/C++). \nExperience using Synopsis tools like: DC, ICC, and Prime time. \nPeople Management 7 years of experience in the semiconductor industry working in custom and synthesis based circuit design and test development for complex SOCs. I am passionate about developing teams and people, I have experience as technical manager and developing trainings and university level courses in VLSI related topics. I am currently pursuing a Doctorate degree in the field of analog circuit design. \n \nSkills: \nStrong knowledge of CPU \u03bcarch, CMOS and VLSI design. \nStrong knowledge of testing and test writing for digital circuits \nStrong Software Development Skills (UNIX, Perl, C/C++). \nExperience using Synopsis tools like: DC, ICC, and Prime time. \nPeople Management 7 years of experience in the semiconductor industry working in custom and synthesis based circuit design and test development for complex SOCs. I am passionate about developing teams and people, I have experience as technical manager and developing trainings and university level courses in VLSI related topics. I am currently pursuing a Doctorate degree in the field of analog circuit design. \n \nSkills: \nStrong knowledge of CPU \u03bcarch, CMOS and VLSI design. \nStrong knowledge of testing and test writing for digital circuits \nStrong Software Development Skills (UNIX, Perl, C/C++). \nExperience using Synopsis tools like: DC, ICC, and Prime time. \nPeople Management Experience Researcher- Professor Instituto Tecnologico de Costa Rica February 2015  \u2013 Present (7 months) Costa Rica In this position I\u00b4m doing research on the design of Analog integrated circuits and I\u00b4m also a professor in the area of analog and digital integrated circuit design. Silicon Design Engineer Intel Corporation April 2007  \u2013 Present (8 years 5 months) Circuit Design Engineer / Engineering Manager Intel Corporation April 2011  \u2013  January 2015  (3 years 10 months) Costa Rica In this position was responsible for the development, performance and growth of a world class VLSI design group doing both custom circuit design as well as synthesis based circuit design. I was responsible for the convergence of complex digital circuits, including timing, power, noise, DRCs etc. \nFrom June 2014 to January 2015 I was responsible of the execution of the structural design for an entire IP block. Professor Instituto Tecnol\u00f3gico de Costa Rica June 2013  \u2013  November 2013  (6 months) Costa Rica I was a profesor for a course focused on VLSI circuit design for the electrical engineering department. \nIn this course The basis of VLSI digital circuit design are covered. Silicon Test Writing Engineer Intel Corporation March 2008  \u2013  May 2011  (3 years 3 months) Costa Rica In this position I was responsible for the development and improvement of the test content used to ensure the quality of complex circuits, like PCI express; I also supported the development of fault grading models as well as the validation of testing circuits (DFT). Circuit Design Engineer Intel April 2007  \u2013  March 2008  (1 year) Costa Rica Responsible for the design and development of electronic components: the design of chip layout circuit design, circuit checking, device evaluation and characterization, documentation of specifications, prototype construction and checkout, modification and evaluation of semiconductor devices and components, performing developmental and/or test work, reviewing product requirements and logic diagrams.During this period I worked only In custom design Circuits. Researcher- Professor Instituto Tecnologico de Costa Rica February 2015  \u2013 Present (7 months) Costa Rica In this position I\u00b4m doing research on the design of Analog integrated circuits and I\u00b4m also a professor in the area of analog and digital integrated circuit design. Researcher- Professor Instituto Tecnologico de Costa Rica February 2015  \u2013 Present (7 months) Costa Rica In this position I\u00b4m doing research on the design of Analog integrated circuits and I\u00b4m also a professor in the area of analog and digital integrated circuit design. Silicon Design Engineer Intel Corporation April 2007  \u2013 Present (8 years 5 months) Silicon Design Engineer Intel Corporation April 2007  \u2013 Present (8 years 5 months) Circuit Design Engineer / Engineering Manager Intel Corporation April 2011  \u2013  January 2015  (3 years 10 months) Costa Rica In this position was responsible for the development, performance and growth of a world class VLSI design group doing both custom circuit design as well as synthesis based circuit design. I was responsible for the convergence of complex digital circuits, including timing, power, noise, DRCs etc. \nFrom June 2014 to January 2015 I was responsible of the execution of the structural design for an entire IP block. Circuit Design Engineer / Engineering Manager Intel Corporation April 2011  \u2013  January 2015  (3 years 10 months) Costa Rica In this position was responsible for the development, performance and growth of a world class VLSI design group doing both custom circuit design as well as synthesis based circuit design. I was responsible for the convergence of complex digital circuits, including timing, power, noise, DRCs etc. \nFrom June 2014 to January 2015 I was responsible of the execution of the structural design for an entire IP block. Professor Instituto Tecnol\u00f3gico de Costa Rica June 2013  \u2013  November 2013  (6 months) Costa Rica I was a profesor for a course focused on VLSI circuit design for the electrical engineering department. \nIn this course The basis of VLSI digital circuit design are covered. Professor Instituto Tecnol\u00f3gico de Costa Rica June 2013  \u2013  November 2013  (6 months) Costa Rica I was a profesor for a course focused on VLSI circuit design for the electrical engineering department. \nIn this course The basis of VLSI digital circuit design are covered. Silicon Test Writing Engineer Intel Corporation March 2008  \u2013  May 2011  (3 years 3 months) Costa Rica In this position I was responsible for the development and improvement of the test content used to ensure the quality of complex circuits, like PCI express; I also supported the development of fault grading models as well as the validation of testing circuits (DFT). Silicon Test Writing Engineer Intel Corporation March 2008  \u2013  May 2011  (3 years 3 months) Costa Rica In this position I was responsible for the development and improvement of the test content used to ensure the quality of complex circuits, like PCI express; I also supported the development of fault grading models as well as the validation of testing circuits (DFT). Circuit Design Engineer Intel April 2007  \u2013  March 2008  (1 year) Costa Rica Responsible for the design and development of electronic components: the design of chip layout circuit design, circuit checking, device evaluation and characterization, documentation of specifications, prototype construction and checkout, modification and evaluation of semiconductor devices and components, performing developmental and/or test work, reviewing product requirements and logic diagrams.During this period I worked only In custom design Circuits. Circuit Design Engineer Intel April 2007  \u2013  March 2008  (1 year) Costa Rica Responsible for the design and development of electronic components: the design of chip layout circuit design, circuit checking, device evaluation and characterization, documentation of specifications, prototype construction and checkout, modification and evaluation of semiconductor devices and components, performing developmental and/or test work, reviewing product requirements and logic diagrams.During this period I worked only In custom design Circuits. Languages English Spanish English Spanish English Spanish Skills Digital Circuit Design Circuit Design Computer Architecture ASIC Embedded Systems C++ Test Design for Digital... Perl/Unix programming C++ Programming People management RTL Coding Perl Processors Analog Circuit Design Debugging Skills  Digital Circuit Design Circuit Design Computer Architecture ASIC Embedded Systems C++ Test Design for Digital... Perl/Unix programming C++ Programming People management RTL Coding Perl Processors Analog Circuit Design Debugging Digital Circuit Design Circuit Design Computer Architecture ASIC Embedded Systems C++ Test Design for Digital... Perl/Unix programming C++ Programming People management RTL Coding Perl Processors Analog Circuit Design Debugging Digital Circuit Design Circuit Design Computer Architecture ASIC Embedded Systems C++ Test Design for Digital... Perl/Unix programming C++ Programming People management RTL Coding Perl Processors Analog Circuit Design Debugging Education Tecnol\u00f3gico de Costa Rica Master's Degree,  Computer Science , 89.5 in a scale from 0 to 100 2014 Magna Cum Laude distinction Tecnol\u00f3gico de Costa Rica Engineer's Degree,  Electrical and Electronics Engineering 2001  \u2013 2006 This is a 5 years degree with a thesis. Tecnol\u00f3gico de Costa Rica Master's Degree,  Computer Science , 89.5 in a scale from 0 to 100 2014 Magna Cum Laude distinction Tecnol\u00f3gico de Costa Rica Master's Degree,  Computer Science , 89.5 in a scale from 0 to 100 2014 Magna Cum Laude distinction Tecnol\u00f3gico de Costa Rica Master's Degree,  Computer Science , 89.5 in a scale from 0 to 100 2014 Magna Cum Laude distinction Tecnol\u00f3gico de Costa Rica Engineer's Degree,  Electrical and Electronics Engineering 2001  \u2013 2006 This is a 5 years degree with a thesis. Tecnol\u00f3gico de Costa Rica Engineer's Degree,  Electrical and Electronics Engineering 2001  \u2013 2006 This is a 5 years degree with a thesis. Tecnol\u00f3gico de Costa Rica Engineer's Degree,  Electrical and Electronics Engineering 2001  \u2013 2006 This is a 5 years degree with a thesis. ", "Summary Microprocessor design engineer having experience in physical design with strong background on full chip integration flows, methodologies all the way to PRQ for Xeon , Itanium and Atom processor lines. I have worked on all phases of the physical design cycle from concept to tapeout including using SoC methodologies. Used both propriety and industry standard design tools from Intel, HP, Synopsys and Cadence. I have shown strong leadership working across several teams to solve complex issues related to Silicon design and health. \nIn addition conversant with power optimization techniques for multi-core processors, Silicon testing and debug- both functional and electrical, and development of equivalence tools. Summary Microprocessor design engineer having experience in physical design with strong background on full chip integration flows, methodologies all the way to PRQ for Xeon , Itanium and Atom processor lines. I have worked on all phases of the physical design cycle from concept to tapeout including using SoC methodologies. Used both propriety and industry standard design tools from Intel, HP, Synopsys and Cadence. I have shown strong leadership working across several teams to solve complex issues related to Silicon design and health. \nIn addition conversant with power optimization techniques for multi-core processors, Silicon testing and debug- both functional and electrical, and development of equivalence tools. Microprocessor design engineer having experience in physical design with strong background on full chip integration flows, methodologies all the way to PRQ for Xeon , Itanium and Atom processor lines. I have worked on all phases of the physical design cycle from concept to tapeout including using SoC methodologies. Used both propriety and industry standard design tools from Intel, HP, Synopsys and Cadence. I have shown strong leadership working across several teams to solve complex issues related to Silicon design and health. \nIn addition conversant with power optimization techniques for multi-core processors, Silicon testing and debug- both functional and electrical, and development of equivalence tools. Microprocessor design engineer having experience in physical design with strong background on full chip integration flows, methodologies all the way to PRQ for Xeon , Itanium and Atom processor lines. I have worked on all phases of the physical design cycle from concept to tapeout including using SoC methodologies. Used both propriety and industry standard design tools from Intel, HP, Synopsys and Cadence. I have shown strong leadership working across several teams to solve complex issues related to Silicon design and health. \nIn addition conversant with power optimization techniques for multi-core processors, Silicon testing and debug- both functional and electrical, and development of equivalence tools. Experience Senior Silicon Design Engineer Intel Corporation July 2010  \u2013 Present (5 years 2 months) ft collins, co Xeon processor line 4th gen (Haswell) -Lead globals owner for layout and timing of several IO sections. Methodology owner for several fracturing backend flows. Integration lead for majority of uncore including Pheripheral/integrated IO /QPI etc. Owned repeater break flows for several portions of the chip. Also owned ECO flows for several design styles. Commitment went to resolve production issues for several steppings and different chops. Sr Component Design Engineer Intel Corporation July 2007  \u2013  July 2010  (3 years 1 month) Fort Collins, Colorado Area Itanium processor -45nm- Integration lead for FPU design. Responsibilities included timing and power convergence, layout including density issues, design issues for multiplier and other control logic. Challenges included convergence of the section with die size shrinks, solving multi-cycle timing paths with advice to other sections to bring silicon together for tape-in and subsequent steppings. Component Design Engineer Intel Corporation May 2005  \u2013  July 2007  (2 years 3 months) Fort Collins, Colorado Area Itanium processor codenamed Tukwila. Owned MMU and IEU (Integer Execution Unit)- Responsible for design and execution of several blocks and validating them through tape in just before tape-in. Took the blocks through schematic design, routing, timing, RV, clocking, equivalence etc. Silicon Debug engineer Intel Corporation April 2004  \u2013  May 2005  (1 year 2 months) Santa Clara, CA Itanium processor codenamed Montecito- Functional and electrical debug of Itanium 2 processor line for several steppings. Used IMS and SBSD testers with testcases to find piece of code giving errors and subsequently debugging them to circuits. Validated fixes with FIBs whereever possible. Also evaluated ROSL coverages for debug. Senior Silicon Design Engineer Intel Corporation July 2010  \u2013 Present (5 years 2 months) ft collins, co Xeon processor line 4th gen (Haswell) -Lead globals owner for layout and timing of several IO sections. Methodology owner for several fracturing backend flows. Integration lead for majority of uncore including Pheripheral/integrated IO /QPI etc. Owned repeater break flows for several portions of the chip. Also owned ECO flows for several design styles. Commitment went to resolve production issues for several steppings and different chops. Senior Silicon Design Engineer Intel Corporation July 2010  \u2013 Present (5 years 2 months) ft collins, co Xeon processor line 4th gen (Haswell) -Lead globals owner for layout and timing of several IO sections. Methodology owner for several fracturing backend flows. Integration lead for majority of uncore including Pheripheral/integrated IO /QPI etc. Owned repeater break flows for several portions of the chip. Also owned ECO flows for several design styles. Commitment went to resolve production issues for several steppings and different chops. Sr Component Design Engineer Intel Corporation July 2007  \u2013  July 2010  (3 years 1 month) Fort Collins, Colorado Area Itanium processor -45nm- Integration lead for FPU design. Responsibilities included timing and power convergence, layout including density issues, design issues for multiplier and other control logic. Challenges included convergence of the section with die size shrinks, solving multi-cycle timing paths with advice to other sections to bring silicon together for tape-in and subsequent steppings. Sr Component Design Engineer Intel Corporation July 2007  \u2013  July 2010  (3 years 1 month) Fort Collins, Colorado Area Itanium processor -45nm- Integration lead for FPU design. Responsibilities included timing and power convergence, layout including density issues, design issues for multiplier and other control logic. Challenges included convergence of the section with die size shrinks, solving multi-cycle timing paths with advice to other sections to bring silicon together for tape-in and subsequent steppings. Component Design Engineer Intel Corporation May 2005  \u2013  July 2007  (2 years 3 months) Fort Collins, Colorado Area Itanium processor codenamed Tukwila. Owned MMU and IEU (Integer Execution Unit)- Responsible for design and execution of several blocks and validating them through tape in just before tape-in. Took the blocks through schematic design, routing, timing, RV, clocking, equivalence etc. Component Design Engineer Intel Corporation May 2005  \u2013  July 2007  (2 years 3 months) Fort Collins, Colorado Area Itanium processor codenamed Tukwila. Owned MMU and IEU (Integer Execution Unit)- Responsible for design and execution of several blocks and validating them through tape in just before tape-in. Took the blocks through schematic design, routing, timing, RV, clocking, equivalence etc. Silicon Debug engineer Intel Corporation April 2004  \u2013  May 2005  (1 year 2 months) Santa Clara, CA Itanium processor codenamed Montecito- Functional and electrical debug of Itanium 2 processor line for several steppings. Used IMS and SBSD testers with testcases to find piece of code giving errors and subsequently debugging them to circuits. Validated fixes with FIBs whereever possible. Also evaluated ROSL coverages for debug. Silicon Debug engineer Intel Corporation April 2004  \u2013  May 2005  (1 year 2 months) Santa Clara, CA Itanium processor codenamed Montecito- Functional and electrical debug of Itanium 2 processor line for several steppings. Used IMS and SBSD testers with testcases to find piece of code giving errors and subsequently debugging them to circuits. Validated fixes with FIBs whereever possible. Also evaluated ROSL coverages for debug. Skills SoC Microprocessors VLSI RTL design Semiconductors FPGA Perl PCIe Circuit Design Integrated Circuit... Low-power Design Timing Closure VHDL Computer Architecture Integration Timing X86 Multi-core ASIC Testing Physical Design RTL Design See 7+ \u00a0 \u00a0 See less Skills  SoC Microprocessors VLSI RTL design Semiconductors FPGA Perl PCIe Circuit Design Integrated Circuit... Low-power Design Timing Closure VHDL Computer Architecture Integration Timing X86 Multi-core ASIC Testing Physical Design RTL Design See 7+ \u00a0 \u00a0 See less SoC Microprocessors VLSI RTL design Semiconductors FPGA Perl PCIe Circuit Design Integrated Circuit... Low-power Design Timing Closure VHDL Computer Architecture Integration Timing X86 Multi-core ASIC Testing Physical Design RTL Design See 7+ \u00a0 \u00a0 See less SoC Microprocessors VLSI RTL design Semiconductors FPGA Perl PCIe Circuit Design Integrated Circuit... Low-power Design Timing Closure VHDL Computer Architecture Integration Timing X86 Multi-core ASIC Testing Physical Design RTL Design See 7+ \u00a0 \u00a0 See less Education University of Southern California Master of Science (MS),  VLSI 1996  \u2013 1997 University of Southern California Master of Science (MS),  VLSI 1996  \u2013 1997 University of Southern California Master of Science (MS),  VLSI 1996  \u2013 1997 University of Southern California Master of Science (MS),  VLSI 1996  \u2013 1997 ", "Experience Silicon design engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Silicon design engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Silicon design engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Languages English English English Skills Verilog OOP SoC System verilog Logic Design VHDL ASIC High Voltage VLSI FPGA Skills  Verilog OOP SoC System verilog Logic Design VHDL ASIC High Voltage VLSI FPGA Verilog OOP SoC System verilog Logic Design VHDL ASIC High Voltage VLSI FPGA Verilog OOP SoC System verilog Logic Design VHDL ASIC High Voltage VLSI FPGA Education Tel Aviv University Bachelor of Science (BSc),  Electromechanical Engineering 2009  \u2013 2010 Bar-Ilan University Bachelor's Degree,  Electrical and Computer engineer 2006  \u2013 2010 Tel Aviv University Bachelor of Science (BSc),  Electromechanical Engineering 2009  \u2013 2010 Tel Aviv University Bachelor of Science (BSc),  Electromechanical Engineering 2009  \u2013 2010 Tel Aviv University Bachelor of Science (BSc),  Electromechanical Engineering 2009  \u2013 2010 Bar-Ilan University Bachelor's Degree,  Electrical and Computer engineer 2006  \u2013 2010 Bar-Ilan University Bachelor's Degree,  Electrical and Computer engineer 2006  \u2013 2010 Bar-Ilan University Bachelor's Degree,  Electrical and Computer engineer 2006  \u2013 2010 ", "Experience Silicon Design Engineer Intel Technologies February 2004  \u2013 Present (11 years 7 months) Silicon Design Engineer Intel Corporation 2004  \u2013  2009  (5 years) Senior Design Engineer Wipro Technologies August 2000  \u2013  February 2004  (3 years 7 months) Silicon Design Engineer Intel Technologies February 2004  \u2013 Present (11 years 7 months) Silicon Design Engineer Intel Technologies February 2004  \u2013 Present (11 years 7 months) Silicon Design Engineer Intel Corporation 2004  \u2013  2009  (5 years) Silicon Design Engineer Intel Corporation 2004  \u2013  2009  (5 years) Senior Design Engineer Wipro Technologies August 2000  \u2013  February 2004  (3 years 7 months) Senior Design Engineer Wipro Technologies August 2000  \u2013  February 2004  (3 years 7 months) Skills Electronics Packaging Power Delivery Silicon Design VLSI Skills  Electronics Packaging Power Delivery Silicon Design VLSI Electronics Packaging Power Delivery Silicon Design VLSI Electronics Packaging Power Delivery Silicon Design VLSI Education National Institute of Technology Tiruchirappalli B.E.,  Electronics & Communication 1991  \u2013 1995 National Institute of Technology Tiruchirappalli B.E.,  Electronics & Communication 1991  \u2013 1995 National Institute of Technology Tiruchirappalli B.E.,  Electronics & Communication 1991  \u2013 1995 National Institute of Technology Tiruchirappalli B.E.,  Electronics & Communication 1991  \u2013 1995 "]}