tegra_bpmp_clk_get_info	,	F_16
ENOMEM	,	V_76
parent	,	V_87
prefix	,	V_65
tegra_bpmp_clk_prepare	,	F_5
"no parent %u found for %u\n"	,	L_18
hw	,	V_3
tegra_bpmp_clk_unprepare	,	F_6
cmd_clk_is_enabled_response	,	V_26
"clock %u has too many parents (%u, max: %u)\n"	,	L_16
dev	,	V_25
tegra_bpmp_clk_message	,	V_6
"%sroot"	,	L_8
id	,	V_15
state	,	V_29
cmd_clk_set_parent_request	,	V_40
tegra_bpmp_init_clocks	,	F_38
cmd_clk_set_rate_request	,	V_50
cmd_clk_get_max_clk_id_response	,	V_52
init	,	V_81
clk	,	V_7
index	,	V_38
"%u clocks probed\n"	,	L_20
MRQ_CLK_NAME_MAXLEN	,	V_62
clocks	,	V_72
tegra_bpmp_clk_mux_rate_ops	,	V_83
size	,	V_18
tegra_bpmp_clk_set_rate	,	F_14
CMD_CLK_ENABLE	,	V_22
of_node	,	V_92
cmd	,	V_14
seq_buf_printf	,	F_20
GFP_KERNEL	,	V_75
clk_hw_get_name	,	F_8
tegra_bpmp_clk_info	,	V_57
""	,	L_3
MRQ_CLK	,	V_20
tegra_bpmp_clk_is_prepared	,	F_9
tegra_bpmp_clk_of_xlate	,	F_37
kfree	,	F_31
rx	,	V_21
cmd_clk_get_all_info_response	,	V_59
flags	,	V_63
dev_printk	,	F_21
tegra_bpmp_clk_get_max_id	,	F_15
tegra_bpmp_clk_info_dump	,	F_18
CMD_CLK_GET_PARENT	,	V_46
INT_MAX	,	V_55
max_id	,	V_54
of_phandle_args	,	V_90
"failed to disable clock %s: %d\n"	,	L_1
tegra_bpmp_clk_round_rate	,	F_11
cmd_clk_round_rate_request	,	V_36
tegra_bpmp_transfer	,	F_4
holes	,	V_74
clk_hw	,	V_2
bpmp	,	V_5
u8	,	T_1
devm_clk_hw_register	,	F_30
err	,	V_23
tegra_bpmp_clk_transfer	,	F_3
cmd_clk_get_rate_response	,	V_31
i	,	V_45
kcalloc	,	F_24
"holes: %u\n"	,	L_17
CMD_CLK_DISABLE	,	V_24
mrq	,	V_19
num_parents	,	V_48
tegra_bpmp_clk	,	V_1
to_tegra_bpmp_clk	,	F_1
CMD_CLK_GET_MAX_CLK_ID	,	V_53
buf	,	V_67
TEGRA_BPMP_CLK_IS_ROOT	,	V_70
tegra_bpmp_clk_recalc_rate	,	F_10
clocksp	,	V_71
CMD_CLK_ROUND_RATE	,	V_37
CMD_CLK_SET_PARENT	,	V_43
devm_kcalloc	,	F_29
tegra_bpmp_clk_get_parent	,	F_13
infos	,	V_89
CMD_CLK_GET_ALL_INFO	,	V_60
ERR_PTR	,	F_28
msg	,	V_11
"failed to query clock %u: %d\n"	,	L_15
seq_buf_init	,	F_19
tx	,	V_16
data	,	V_17
"    %03u\n"	,	L_13
tegra_bpmp_clk_rate_ops	,	V_85
"  parents: %u\n"	,	L_12
dev_dbg	,	F_23
cmd_clk_set_parent_response	,	V_39
clk_init_data	,	V_80
cmd_clk_round_rate_response	,	V_35
cmd_clk_set_rate_response	,	V_49
cmd_clk_get_parent_response	,	V_44
tegra_bpmp_clk_set_parent	,	F_12
CMD_CLK_SET_RATE	,	V_51
cmd_and_id	,	V_13
"("	,	L_4
tegra_bpmp_message	,	V_10
req	,	V_12
info	,	V_58
cmd_clk_get_rate_request	,	V_32
"%sfixed"	,	L_7
level	,	V_64
strlcpy	,	F_17
count	,	V_73
TEGRA_BPMP_CLK_HAS_MUX	,	V_68
tegra_bpmp_clk_register	,	F_26
PTR_ERR	,	F_34
clk_hw_unregister	,	F_36
ops	,	V_82
clkspec	,	V_91
tegra_bpmp_clk_find	,	F_25
tegra_bpmp_unregister_clocks	,	F_35
parent_id	,	V_41
name	,	V_61
seq_buf	,	V_66
")"	,	L_9
parents	,	V_42
"failed to get parent for %s: %d\n"	,	L_2
devm_kzalloc	,	F_27
request	,	V_9
U8_MAX	,	V_47
tegra_bpmp_probe_clocks	,	F_22
num_clocks	,	V_79
mrq_clk_request	,	V_8
dev_err	,	F_7
CMD_CLK_GET_RATE	,	V_33
TEGRA_BPMP_DUMP_CLOCK_INFO	,	V_77
parent_rate	,	V_30
rate	,	V_34
E2BIG	,	V_56
"%03u: %s\n"	,	L_10
", "	,	L_6
tegra_bpmp_clk_mux_ops	,	V_84
"%smux"	,	L_5
TEGRA_BPMP_CLK_HAS_SET_RATE	,	V_69
"maximum clock ID: %u\n"	,	L_14
tegra_bpmp_clk_gate_ops	,	V_86
container_of	,	F_2
parent_names	,	V_88
response	,	V_27
CMD_CLK_IS_ENABLED	,	V_28
"  flags: %lx %s\n"	,	L_11
"failed to register clock %u (%s): %ld\n"	,	L_19
tegra_bpmp_register_clocks	,	F_32
of_clk_add_hw_provider	,	F_39
KERN_DEBUG	,	V_78
tegra_bpmp	,	V_4
IS_ERR	,	F_33
