[11/09 21:38:35      0s] 
[11/09 21:38:35      0s] Cadence Innovus(TM) Implementation System.
[11/09 21:38:35      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/09 21:38:35      0s] 
[11/09 21:38:35      0s] Version:	v21.12-s106_1, built Wed Dec 8 18:19:02 PST 2021
[11/09 21:38:35      0s] Options:	-log risc_v_Pad_Frame_log.log 
[11/09 21:38:35      0s] Date:		Thu Nov  9 21:38:35 2023
[11/09 21:38:35      0s] Host:		ip-172-31-46-123.us-east-2.compute.internal (x86_64 w/Linux 3.10.0-1160.95.1.el7.x86_64) (8cores*8cpus*Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz 46080KB)
[11/09 21:38:35      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[11/09 21:38:35      0s] 
[11/09 21:38:35      0s] License:
[11/09 21:38:35      0s] 		[21:38:35.302513] Configured Lic search path (20.02-s004): 50009@10.16.0.85

[11/09 21:38:35      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[11/09 21:38:35      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/09 21:38:51     16s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.12-s106_1 (64bit) 12/08/2021 18:19 (Linux 3.10.0-693.el7.x86_64)
[11/09 21:38:55     19s] @(#)CDS: NanoRoute 21.12-s106_1 NR211128-2235/21_12-UB (database version 18.20.567) {superthreading v2.17}
[11/09 21:38:55     19s] @(#)CDS: AAE 21.12-s039 (64bit) 12/08/2021 (Linux 3.10.0-693.el7.x86_64)
[11/09 21:38:55     19s] @(#)CDS: CTE 21.12-s043_1 () Dec  1 2021 10:06:22 ( )
[11/09 21:38:55     19s] @(#)CDS: SYNTECH 21.12-s014_1 () Oct 27 2021 04:39:25 ( )
[11/09 21:38:55     19s] @(#)CDS: CPE v21.12-s094
[11/09 21:38:55     19s] @(#)CDS: IQuantus/TQuantus 20.1.2-s624 (64bit) Thu Sep 2 20:12:03 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/09 21:38:55     19s] @(#)CDS: OA 22.60-p059 Mon Jun 28 12:16:29 2021
[11/09 21:38:55     19s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/09 21:38:55     19s] @(#)CDS: RCDB 11.15.0
[11/09 21:38:55     19s] @(#)CDS: STYLUS 21.11-s011_1 (12/08/2021 02:58 PST)
[11/09 21:38:55     19s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_23637_ip-172-31-46-123.us-east-2.compute.internal_iteso-s018_rSSpFV.

[11/09 21:38:55     19s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[11/09 21:38:57     22s] 
[11/09 21:38:57     22s] **INFO:  MMMC transition support version v31-84 
[11/09 21:38:57     22s] 
[11/09 21:38:57     22s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/09 21:38:57     22s] <CMD> suppressMessage ENCEXT-2799
[11/09 21:38:58     22s] <CMD> win
[11/09 21:39:33     28s] <CMD> encMessage warning 0
[11/09 21:39:33     28s] Suppress "**WARN ..." messages.
[11/09 21:39:33     28s] <CMD> encMessage debug 0
[11/09 21:39:33     28s] <CMD> is_common_ui_mode
[11/09 21:39:33     28s] <CMD> restoreDesign /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat risc_v_Pad_Frame
[11/09 21:39:33     28s] #% Begin load design ... (date=11/09 21:39:33, mem=705.2M)
[11/09 21:39:34     28s] Set Default Input Pin Transition as 0.1 ps.
[11/09 21:39:34     28s] Loading design 'risc_v_Pad_Frame' saved by 'Innovus' '21.12-s106_1' on 'Thu Nov 9 05:50:26 2023'.
[11/09 21:39:34     28s] % Begin Load MMMC data ... (date=11/09 21:39:34, mem=707.5M)
[11/09 21:39:34     28s] % End Load MMMC data ... (date=11/09 21:39:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=707.9M, current mem=707.9M)
[11/09 21:39:34     28s] 
[11/09 21:39:34     28s] Loading LEF file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/lef/gsclib045_tech.lef ...
[11/09 21:39:34     28s] 
[11/09 21:39:34     28s] Loading LEF file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/lef/giolib045.lef ...
[11/09 21:39:34     28s] Set DBUPerIGU to M2 pitch 400.
[11/09 21:39:34     28s] 
[11/09 21:39:34     28s] Loading LEF file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/lef/gsclib045_multibitsDFF.lef ...
[11/09 21:39:34     28s] 
[11/09 21:39:34     28s] Loading LEF file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/lef/gsclib045_macro.lef ...
[11/09 21:39:34     28s] **WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:39:34     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:39:34     28s] Type 'man IMPLF-58' for more detail.
[11/09 21:39:34     28s] **WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:39:34     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:39:34     28s] Type 'man IMPLF-58' for more detail.
[11/09 21:39:34     28s] **WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:39:34     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:39:34     28s] Type 'man IMPLF-58' for more detail.
[11/09 21:39:34     28s] **WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:39:34     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:39:34     28s] Type 'man IMPLF-58' for more detail.
[11/09 21:39:34     28s] **WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:39:34     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:39:34     28s] Type 'man IMPLF-58' for more detail.
[11/09 21:39:34     28s] **WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:39:34     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:39:34     28s] Type 'man IMPLF-58' for more detail.
[11/09 21:39:34     28s] **WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:39:34     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:39:34     28s] Type 'man IMPLF-58' for more detail.
[11/09 21:39:34     28s] **WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:39:34     28s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:39:34     28s] Type 'man IMPLF-58' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:39:34     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:39:34     29s] Type 'man IMPLF-58' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:39:34     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:39:34     29s] Type 'man IMPLF-58' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:39:34     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:39:34     29s] Type 'man IMPLF-58' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:39:34     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:39:34     29s] Type 'man IMPLF-58' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:39:34     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:39:34     29s] Type 'man IMPLF-58' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:39:34     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:39:34     29s] Type 'man IMPLF-58' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:39:34     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:39:34     29s] Type 'man IMPLF-58' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/09 21:39:34     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:39:34     29s] Type 'man IMPLF-58' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[11/09 21:39:34     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/09 21:39:34     29s] Type 'man IMPLF-61' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-200' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-200' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-200' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-200' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-200' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-200' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-200' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-200' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-200' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-200' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-200' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-200):	Pin 'VSS25' in macro 'PADVSS25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-200' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-200):	Pin 'VDD25' in macro 'PADVDD25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-200' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-200' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-200' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDOZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-201' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-200' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDO' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-201' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-201' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDI' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-200' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-201' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-201' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-200' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-200' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-201' for more detail.
[11/09 21:39:34     29s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/09 21:39:34     29s] Type 'man IMPLF-200' for more detail.
[11/09 21:39:34     29s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[11/09 21:39:34     29s] To increase the message display limit, refer to the product command reference manual.
[11/09 21:39:34     29s] 
[11/09 21:39:34     29s] viaInitial starts at Thu Nov  9 21:39:34 2023
viaInitial ends at Thu Nov  9 21:39:34 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[11/09 21:39:34     29s] Loading view definition file from /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/viewDefinition.tcl
[11/09 21:39:34     29s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[11/09 21:39:35     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/09 21:39:35     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/09 21:39:35     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/09 21:39:35     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/09 21:39:35     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/09 21:39:35     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/09 21:39:35     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/09 21:39:35     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/09 21:39:35     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/09 21:39:35     29s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[11/09 21:39:35     29s] Read 489 cells in library 'slow_vdd1v0' 
[11/09 21:39:35     29s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib' ...
[11/09 21:39:35     29s] **WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/09 21:39:35     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/09 21:39:35     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/09 21:39:35     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/09 21:39:35     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/09 21:39:35     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/09 21:39:35     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/09 21:39:35     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/09 21:39:35     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/09 21:39:35     29s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/09 21:39:35     29s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[11/09 21:39:35     29s] Read 16 cells in library 'slow_vdd1v0' 
[11/09 21:39:35     29s] Ending "PreSetAnalysisView" (total cpu=0:00:00.8, real=0:00:01.0, peak res=768.9M, current mem=723.8M)
[11/09 21:39:35     29s] *** End library_loading (cpu=0.01min, real=0.02min, mem=13.9M, fe_cpu=0.50min, fe_real=1.00min, fe_mem=897.6M) ***
[11/09 21:39:35     29s] % Begin Load netlist data ... (date=11/09 21:39:35, mem=723.8M)
[11/09 21:39:35     29s] *** Begin netlist parsing (mem=897.6M) ***
[11/09 21:39:35     30s] Created 505 new cells from 1 timing libraries.
[11/09 21:39:35     30s] Reading netlist ...
[11/09 21:39:35     30s] Backslashed names will retain backslash and a trailing blank character.
[11/09 21:39:35     30s] Reading verilogBinary netlist '/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.v.bin'
[11/09 21:39:35     30s] 
[11/09 21:39:35     30s] *** Memory Usage v#1 (Current mem = 904.629M, initial mem = 311.355M) ***
[11/09 21:39:35     30s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=904.6M) ***
[11/09 21:39:35     30s] % End Load netlist data ... (date=11/09 21:39:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=732.1M, current mem=732.1M)
[11/09 21:39:35     30s] Top level cell is risc_v_Pad_Frame.
[11/09 21:39:35     30s] Hooked 505 DB cells to tlib cells.
[11/09 21:39:35     30s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=740.6M, current mem=740.6M)
[11/09 21:39:35     30s] Starting recursive module instantiation check.
[11/09 21:39:35     30s] No recursion found.
[11/09 21:39:35     30s] Building hierarchical netlist for Cell risc_v_Pad_Frame ...
[11/09 21:39:35     30s] *** Netlist is unique.
[11/09 21:39:35     30s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[11/09 21:39:35     30s] ** info: there are 601 modules.
[11/09 21:39:35     30s] ** info: there are 3868 stdCell insts.
[11/09 21:39:35     30s] ** info: there are 24 Pad insts.
[11/09 21:39:35     30s] 
[11/09 21:39:35     30s] *** Memory Usage v#1 (Current mem = 953.055M, initial mem = 311.355M) ***
[11/09 21:39:35     30s] *info: set bottom ioPad orient R0
[11/09 21:39:35     30s] Reading IO assignment file "/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/iofile/bwco_frame_GPDK045.ioc" ...
[11/09 21:39:35     30s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[11/09 21:39:35     30s] Type 'man IMPFP-4008' for more detail.
[11/09 21:39:35     30s] Adjusting Core to Bottom to: 40.0600.
[11/09 21:39:35     30s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/09 21:39:35     30s] Type 'man IMPFP-3961' for more detail.
[11/09 21:39:35     30s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/09 21:39:35     30s] Type 'man IMPFP-3961' for more detail.
[11/09 21:39:35     30s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/09 21:39:35     30s] Type 'man IMPFP-3961' for more detail.
[11/09 21:39:35     30s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/09 21:39:35     30s] Type 'man IMPFP-3961' for more detail.
[11/09 21:39:35     30s] Start create_tracks
[11/09 21:39:35     30s] Set Default Net Delay as 1000 ps.
[11/09 21:39:35     30s] Set Default Net Load as 0.5 pF. 
[11/09 21:39:35     30s] Set Default Input Pin Transition as 0.1 ps.
[11/09 21:39:35     30s] Pre-connect netlist-defined P/G connections...
[11/09 21:39:35     30s]   Updated 4 instances.
[11/09 21:39:35     30s] Loading preference file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/gui.pref.tcl ...
[11/09 21:39:36     30s] addRing command will ignore shorts while creating rings.
[11/09 21:39:36     30s] addRing command will disallow rings to go over rows.
[11/09 21:39:36     30s] addRing command will consider rows while creating rings.
[11/09 21:39:36     30s] The ring targets are set to core/block ring wires.
[11/09 21:39:36     30s] addStripe will allow jog to connect padcore ring and block ring.
[11/09 21:39:36     30s] 
[11/09 21:39:36     30s] Stripes will not extend to closest target.
[11/09 21:39:36     30s] When breaking rings, the power planner will consider the existence of blocks.
[11/09 21:39:36     30s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/09 21:39:36     30s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/09 21:39:36     30s] Stripes will not be created over regions without power planning wires.
[11/09 21:39:36     30s] Offset for stripe breaking is set to 0.
[11/09 21:39:36     30s] Stripes will stop at the boundary of the specified area.
[11/09 21:39:36     30s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/09 21:39:36     30s] Change floorplan default-technical-site to 'CoreSite'.
[11/09 21:39:36     30s] Extraction setup Delayed 
[11/09 21:39:36     30s] *Info: initialize multi-corner CTS.
[11/09 21:39:36     30s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
[11/09 21:39:36     31s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/09 21:39:36     31s] Read 489 cells in library 'fast_vdd1v2' 
[11/09 21:39:36     31s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib' ...
[11/09 21:39:36     31s] **WARN: (TECHLIB-459):	Appending library 'fast_vdd1v2' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
[11/09 21:39:36     31s] Read 16 cells in library 'fast_vdd1v2' 
[11/09 21:39:37     31s] Ending "SetAnalysisView" (total cpu=0:00:00.8, real=0:00:01.0, peak res=993.6M, current mem=772.8M)
[11/09 21:39:37     31s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/09 21:39:37     31s] 
[11/09 21:39:37     31s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[11/09 21:39:37     31s] Summary for sequential cells identification: 
[11/09 21:39:37     31s]   Identified SBFF number: 104
[11/09 21:39:37     31s]   Identified MBFF number: 16
[11/09 21:39:37     31s]   Identified SB Latch number: 0
[11/09 21:39:37     31s]   Identified MB Latch number: 0
[11/09 21:39:37     31s]   Not identified SBFF number: 16
[11/09 21:39:37     31s]   Not identified MBFF number: 0
[11/09 21:39:37     31s]   Not identified SB Latch number: 0
[11/09 21:39:37     31s]   Not identified MB Latch number: 0
[11/09 21:39:37     31s]   Number of sequential cells which are not FFs: 32
[11/09 21:39:37     31s] Total number of combinational cells: 327
[11/09 21:39:37     31s] Total number of sequential cells: 168
[11/09 21:39:37     31s] Total number of tristate cells: 10
[11/09 21:39:37     31s] Total number of level shifter cells: 0
[11/09 21:39:37     31s] Total number of power gating cells: 0
[11/09 21:39:37     31s] Total number of isolation cells: 0
[11/09 21:39:37     31s] Total number of power switch cells: 0
[11/09 21:39:37     31s] Total number of pulse generator cells: 0
[11/09 21:39:37     31s] Total number of always on buffers: 0
[11/09 21:39:37     31s] Total number of retention cells: 0
[11/09 21:39:37     31s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[11/09 21:39:37     31s] Total number of usable buffers: 16
[11/09 21:39:37     31s] List of unusable buffers:
[11/09 21:39:37     31s] Total number of unusable buffers: 0
[11/09 21:39:37     31s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[11/09 21:39:37     31s] Total number of usable inverters: 19
[11/09 21:39:37     31s] List of unusable inverters:
[11/09 21:39:37     31s] Total number of unusable inverters: 0
[11/09 21:39:37     31s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[11/09 21:39:37     31s] Total number of identified usable delay cells: 8
[11/09 21:39:37     31s] List of identified unusable delay cells:
[11/09 21:39:37     31s] Total number of identified unusable delay cells: 0
[11/09 21:39:37     31s] 
[11/09 21:39:37     31s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[11/09 21:39:37     31s] 
[11/09 21:39:37     31s] TimeStamp Deleting Cell Server Begin ...
[11/09 21:39:37     31s] 
[11/09 21:39:37     31s] TimeStamp Deleting Cell Server End ...
[11/09 21:39:37     31s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1032.0M, current mem=1028.5M)
[11/09 21:39:37     31s] 
[11/09 21:39:37     31s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[11/09 21:39:37     31s] Summary for sequential cells identification: 
[11/09 21:39:37     31s]   Identified SBFF number: 104
[11/09 21:39:37     31s]   Identified MBFF number: 16
[11/09 21:39:37     31s]   Identified SB Latch number: 0
[11/09 21:39:37     31s]   Identified MB Latch number: 0
[11/09 21:39:37     31s]   Not identified SBFF number: 16
[11/09 21:39:37     31s]   Not identified MBFF number: 0
[11/09 21:39:37     31s]   Not identified SB Latch number: 0
[11/09 21:39:37     31s]   Not identified MB Latch number: 0
[11/09 21:39:37     31s]   Number of sequential cells which are not FFs: 32
[11/09 21:39:37     31s] 
[11/09 21:39:37     31s] Trim Metal Layers:
[11/09 21:39:37     31s]  Visiting view : AnalysisView_WC
[11/09 21:39:37     31s]    : PowerDomain = none : Weighted F : unweighted  = 37.90 (1.000) with rcCorner = 0
[11/09 21:39:37     31s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/09 21:39:37     31s]  Visiting view : AnalysisView_BC
[11/09 21:39:37     31s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/09 21:39:37     31s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/09 21:39:37     31s]  Visiting view : AnalysisView_WC
[11/09 21:39:37     31s]    : PowerDomain = none : Weighted F : unweighted  = 37.90 (1.000) with rcCorner = 0
[11/09 21:39:37     31s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/09 21:39:37     31s]  Visiting view : AnalysisView_BC
[11/09 21:39:37     31s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/09 21:39:37     31s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/09 21:39:37     31s] 
[11/09 21:39:37     31s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[11/09 21:39:37     31s] **WARN: (IMPSYC-2):	Timing information is not defined for cell padIORINGCORNER; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/09 21:39:37     31s] Type 'man IMPSYC-2' for more detail.
[11/09 21:39:37     31s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSSIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/09 21:39:37     31s] Type 'man IMPSYC-2' for more detail.
[11/09 21:39:37     31s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSS; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/09 21:39:37     31s] Type 'man IMPSYC-2' for more detail.
[11/09 21:39:37     31s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDDIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/09 21:39:37     31s] Type 'man IMPSYC-2' for more detail.
[11/09 21:39:37     31s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/09 21:39:37     31s] Type 'man IMPSYC-2' for more detail.
[11/09 21:39:37     31s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADDO; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/09 21:39:37     31s] Type 'man IMPSYC-2' for more detail.
[11/09 21:39:37     31s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADDI; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/09 21:39:37     31s] Type 'man IMPSYC-2' for more detail.
[11/09 21:39:37     31s] Reading floorplan file - /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.fp.gz (mem = 1212.9M).
[11/09 21:39:37     31s] % Begin Load floorplan data ... (date=11/09 21:39:37, mem=1029.4M)
[11/09 21:39:37     31s] *info: reset 4712 existing net BottomPreferredLayer and AvoidDetour
[11/09 21:39:37     31s] Pre-connect netlist-defined P/G connections...
[11/09 21:39:37     31s]   Updated 4 instances.
[11/09 21:39:37     31s] Deleting old partition specification.
[11/09 21:39:37     31s] Set FPlanBox to (0 0 1600000 1600180)
[11/09 21:39:37     31s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/09 21:39:37     31s] Type 'man IMPFP-3961' for more detail.
[11/09 21:39:37     31s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/09 21:39:37     31s] Type 'man IMPFP-3961' for more detail.
[11/09 21:39:37     31s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/09 21:39:37     31s] Type 'man IMPFP-3961' for more detail.
[11/09 21:39:37     31s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/09 21:39:37     31s] Type 'man IMPFP-3961' for more detail.
[11/09 21:39:37     31s] Start create_tracks
[11/09 21:39:37     31s]  ... processed partition successfully.
[11/09 21:39:37     31s] Reading binary special route file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.fp.spr.gz (Created by Innovus v21.12-s106_1 on Thu Nov  9 05:50:25 2023, version: 1)
[11/09 21:39:37     31s] Convert 0 swires and 0 svias from compressed groups
[11/09 21:39:37     31s] 96 swires and 36 svias were compressed
[11/09 21:39:37     31s] 96 swires and 36 svias were decompressed from small or sparse groups
[11/09 21:39:37     31s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1032.1M, current mem=1032.1M)
[11/09 21:39:37     31s] There are 24 io inst loaded
[11/09 21:39:37     31s] Extracting standard cell pins and blockage ...... 
[11/09 21:39:37     31s] Pin and blockage extraction finished
[11/09 21:39:37     31s] % End Load floorplan data ... (date=11/09 21:39:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1033.2M, current mem=1031.2M)
[11/09 21:39:37     31s] Reading congestion map file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.route.congmap.gz ...
[11/09 21:39:37     31s] % Begin Load SymbolTable ... (date=11/09 21:39:37, mem=1031.4M)
[11/09 21:39:37     31s] % End Load SymbolTable ... (date=11/09 21:39:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1032.2M, current mem=1032.2M)
[11/09 21:39:37     31s] Loading place ...
[11/09 21:39:37     31s] % Begin Load placement data ... (date=11/09 21:39:37, mem=1032.2M)
[11/09 21:39:37     31s] Reading placement file - /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.place.gz.
[11/09 21:39:37     31s] ** Reading stdCellPlacement_binary (Created by Innovus v21.12-s106_1 on Thu Nov  9 05:50:26 2023, version# 2) ...
[11/09 21:39:37     31s] Read Views for adaptive view pruning ...
[11/09 21:39:37     31s] Read 0 views from Binary DB for adaptive view pruning
[11/09 21:39:37     31s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1214.9M) ***
[11/09 21:39:37     31s] Total net length = 4.139e+00 (2.070e+00 2.070e+00) (ext = 0.000e+00)
[11/09 21:39:37     31s] % End Load placement data ... (date=11/09 21:39:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1034.3M, current mem=1032.3M)
[11/09 21:39:38     31s] Reading PG file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.pg.gz, version#2, (Created by Innovus v21.12-s106_1 on       Thu Nov  9 05:50:25 2023)
[11/09 21:39:38     31s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1211.9M) ***
[11/09 21:39:38     31s] % Begin Load routing data ... (date=11/09 21:39:38, mem=1032.4M)
[11/09 21:39:38     31s] Reading routing file - /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.route.gz.
[11/09 21:39:38     31s] Reading Innovus routing data (Created by Innovus v21.12-s106_1 on Thu Nov  9 05:50:26 2023 Format: 20.1) ...
[11/09 21:39:38     31s] *** Total 4152 nets are successfully restored.
[11/09 21:39:38     31s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1211.9M) ***
[11/09 21:39:38     31s] % End Load routing data ... (date=11/09 21:39:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1032.5M, current mem=1032.5M)
[11/09 21:39:38     31s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[11/09 21:39:38     31s] Reading property file /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.prop
[11/09 21:39:38     31s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1215.9M) ***
[11/09 21:39:38     32s] Set Default Input Pin Transition as 0.1 ps.
[11/09 21:39:38     32s] Loading preRoute extraction data from directory '/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/extraction/' ...
[11/09 21:39:38     32s] Restore PreRoute RC Grid meta data successful.
[11/09 21:39:38     32s] Extraction setup Started 
[11/09 21:39:38     32s] 
[11/09 21:39:38     32s] Trim Metal Layers:
[11/09 21:39:38     32s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[11/09 21:39:38     32s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[11/09 21:39:38     32s] __QRC_SADV_USE_LE__ is set 0
[11/09 21:39:39     33s] Metal Layer Id 1 is Metal1 
[11/09 21:39:39     33s] Metal Layer Id 2 is Metal2 
[11/09 21:39:39     33s] Metal Layer Id 3 is Metal3 
[11/09 21:39:39     33s] Metal Layer Id 4 is Metal4 
[11/09 21:39:39     33s] Metal Layer Id 5 is Metal5 
[11/09 21:39:39     33s] Metal Layer Id 6 is Metal6 
[11/09 21:39:39     33s] Metal Layer Id 7 is Metal7 
[11/09 21:39:39     33s] Metal Layer Id 8 is Metal8 
[11/09 21:39:39     33s] Metal Layer Id 9 is Metal9 
[11/09 21:39:39     33s] Metal Layer Id 10 is Metal10 
[11/09 21:39:39     33s] Metal Layer Id 11 is Metal11 
[11/09 21:39:39     33s] Via Layer Id 33 is Cont 
[11/09 21:39:39     33s] Via Layer Id 34 is Via1 
[11/09 21:39:39     33s] Via Layer Id 35 is Via2 
[11/09 21:39:39     33s] Via Layer Id 36 is Via3 
[11/09 21:39:39     33s] Via Layer Id 37 is Via4 
[11/09 21:39:39     33s] Via Layer Id 38 is Via5 
[11/09 21:39:39     33s] Via Layer Id 39 is Via6 
[11/09 21:39:39     33s] Via Layer Id 40 is Via7 
[11/09 21:39:39     33s] Via Layer Id 41 is Via8 
[11/09 21:39:39     33s] Via Layer Id 42 is Via9 
[11/09 21:39:39     33s] Via Layer Id 43 is Via10 
[11/09 21:39:39     33s] Via Layer Id 44 is Bondpad 
[11/09 21:39:39     33s] 
[11/09 21:39:39     33s] Trim Metal Layers:
[11/09 21:39:39     33s] Generating auto layer map file.
[11/09 21:39:39     33s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[11/09 21:39:39     33s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[11/09 21:39:39     33s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[11/09 21:39:39     33s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[11/09 21:39:39     33s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[11/09 21:39:39     33s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[11/09 21:39:39     33s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[11/09 21:39:39     33s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[11/09 21:39:39     33s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[11/09 21:39:39     33s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[11/09 21:39:39     33s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[11/09 21:39:39     33s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[11/09 21:39:39     33s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[11/09 21:39:39     33s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[11/09 21:39:39     33s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[11/09 21:39:39     33s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[11/09 21:39:39     33s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[11/09 21:39:39     33s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[11/09 21:39:39     33s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[11/09 21:39:39     33s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[11/09 21:39:39     33s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[11/09 21:39:39     33s] Metal Layer Id 1 mapped to 5 
[11/09 21:39:39     33s] Via Layer Id 1 mapped to 6 
[11/09 21:39:39     33s] Metal Layer Id 2 mapped to 7 
[11/09 21:39:39     33s] Via Layer Id 2 mapped to 8 
[11/09 21:39:39     33s] Metal Layer Id 3 mapped to 9 
[11/09 21:39:39     33s] Via Layer Id 3 mapped to 10 
[11/09 21:39:39     33s] Metal Layer Id 4 mapped to 11 
[11/09 21:39:39     33s] Via Layer Id 4 mapped to 12 
[11/09 21:39:39     33s] Metal Layer Id 5 mapped to 13 
[11/09 21:39:39     33s] Via Layer Id 5 mapped to 14 
[11/09 21:39:39     33s] Metal Layer Id 6 mapped to 15 
[11/09 21:39:39     33s] Via Layer Id 6 mapped to 16 
[11/09 21:39:39     33s] Metal Layer Id 7 mapped to 17 
[11/09 21:39:39     33s] Via Layer Id 7 mapped to 18 
[11/09 21:39:39     33s] Metal Layer Id 8 mapped to 19 
[11/09 21:39:39     33s] Via Layer Id 8 mapped to 20 
[11/09 21:39:39     33s] Metal Layer Id 9 mapped to 21 
[11/09 21:39:39     33s] Via Layer Id 9 mapped to 22 
[11/09 21:39:39     33s] Metal Layer Id 10 mapped to 23 
[11/09 21:39:39     33s] Via Layer Id 10 mapped to 24 
[11/09 21:39:39     33s] Metal Layer Id 11 mapped to 25 
[11/09 21:39:39     33s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[11/09 21:39:39     33s] eee: Reading patterns meta data.
[11/09 21:39:39     33s] Restore PreRoute Pattern Extraction data successful in header.
[11/09 21:39:39     33s] Loading preRoute extracted patterns from file '/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/risc_v_Pad_Frame.techData.gz' ...
[11/09 21:39:39     33s] readViaRC viaRead:119, nrVia:119
[11/09 21:39:39     33s] isWireRCValid Validate checksum:4711880, FromFile:4711880accessWirePatterns Pattern count:31752, FromFile:31752 Checksum:4711880, FromFile:4711880
[11/09 21:39:39     33s] eee: PatternAvail:1, PreRoutePatternReadFailed:0
[11/09 21:39:39     33s] Restore PreRoute Pattern Extraction data successful.
[11/09 21:39:39     33s] Completed (cpu: 0:00:01.0 real: 0:00:01.0)
[11/09 21:39:39     33s] Set Shrink Factor to 1.00000
[11/09 21:39:39     33s] Summary of Active RC-Corners : 
[11/09 21:39:39     33s]  
[11/09 21:39:39     33s]  Analysis View: AnalysisView_WC
[11/09 21:39:39     33s]     RC-Corner Name        : RC_Extraction_WC
[11/09 21:39:39     33s]     RC-Corner Index       : 0
[11/09 21:39:39     33s]     RC-Corner Temperature : 25 Celsius
[11/09 21:39:39     33s]     RC-Corner Cap Table   : ''
[11/09 21:39:39     33s]     RC-Corner PreRoute Res Factor         : 1
[11/09 21:39:39     33s]     RC-Corner PreRoute Cap Factor         : 1
[11/09 21:39:39     33s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/09 21:39:39     33s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/09 21:39:39     33s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/09 21:39:39     33s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/09 21:39:39     33s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/09 21:39:39     33s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/09 21:39:39     33s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/09 21:39:39     33s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/09 21:39:39     33s]     RC-Corner Technology file: '/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch'
[11/09 21:39:39     33s]  
[11/09 21:39:39     33s]  Analysis View: AnalysisView_BC
[11/09 21:39:39     33s]     RC-Corner Name        : RC_Extraction_BC
[11/09 21:39:39     33s]     RC-Corner Index       : 1
[11/09 21:39:39     33s]     RC-Corner Temperature : 25 Celsius
[11/09 21:39:39     33s]     RC-Corner Cap Table   : ''
[11/09 21:39:39     33s]     RC-Corner PreRoute Res Factor         : 1
[11/09 21:39:39     33s]     RC-Corner PreRoute Cap Factor         : 1
[11/09 21:39:39     33s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/09 21:39:39     33s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/09 21:39:39     33s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/09 21:39:39     33s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/09 21:39:39     33s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/09 21:39:39     33s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/09 21:39:39     33s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/09 21:39:39     33s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/09 21:39:39     33s]     RC-Corner Technology file: '/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch'
[11/09 21:39:39     33s] Technology file '/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch' associated with first view 'AnalysisView_WC' will be used as the primary corner for the multi-corner extraction.
[11/09 21:39:39     33s] 
[11/09 21:39:39     33s] Trim Metal Layers:
[11/09 21:39:39     33s] LayerId::1 widthSet size::1
[11/09 21:39:39     33s] LayerId::2 widthSet size::1
[11/09 21:39:39     33s] LayerId::3 widthSet size::1
[11/09 21:39:39     33s] LayerId::4 widthSet size::1
[11/09 21:39:39     33s] LayerId::5 widthSet size::1
[11/09 21:39:39     33s] LayerId::6 widthSet size::1
[11/09 21:39:39     33s] LayerId::7 widthSet size::1
[11/09 21:39:39     33s] LayerId::8 widthSet size::1
[11/09 21:39:39     33s] LayerId::9 widthSet size::1
[11/09 21:39:39     33s] LayerId::10 widthSet size::1
[11/09 21:39:39     33s] LayerId::11 widthSet size::1
[11/09 21:39:39     33s] Checksum of RCGrid density data read::(132 132) passed::1
[11/09 21:39:39     33s] Restore PreRoute RC Grid data successful.
[11/09 21:39:39     33s] Restored RC grid for preRoute extraction.
[11/09 21:39:39     33s] eee: pegSigSF::1.070000
[11/09 21:39:39     33s] Initializing multi-corner resistance tables ...
[11/09 21:39:39     33s] ReadRoutingBlockageFactor status::1
[11/09 21:39:39     33s] Restore PreRoute Blockage data successful.
[11/09 21:39:39     33s] eee: Reading Grid unit RC.
[11/09 21:39:39     33s] pesRestorePreRouteExtractionData::readRCGridUnitRC called for corner::RC_Extraction_WC
[11/09 21:39:39     33s] RCCorner in design data Name::RC_Extraction_WC Tech::/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch 25.000000 1.000000 1.000000 
[11/09 21:39:39     33s] RCCorner in saved data Name::RC_Extraction_WC Tech::/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerring.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch 25.000000 1.000000 1.000000 
[11/09 21:39:39     33s] RCCorner in design data Name::RC_Extraction_WC Tech::/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch 25.000000 1.000000 1.000000 
[11/09 21:39:39     33s] RCCorner in saved data Name::RC_Extraction_BC Tech::/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerring.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch 25.000000 1.000000 1.000000 
[11/09 21:39:39     33s] RC corner RC_Extraction_WC not found in the saved preRoute extraction data.
[11/09 21:39:39     33s] eee: RCGridUnitRC data read is unsuccessful
[11/09 21:39:39     33s] pesRestorePreRouteExtractionData::readRCGridUnitRC called for corner::RC_Extraction_BC
[11/09 21:39:39     33s] RCCorner in design data Name::RC_Extraction_BC Tech::/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch 25.000000 1.000000 1.000000 
[11/09 21:39:39     33s] RCCorner in saved data Name::RC_Extraction_WC Tech::/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerring.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch 25.000000 1.000000 1.000000 
[11/09 21:39:39     33s] RCCorner in design data Name::RC_Extraction_BC Tech::/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch 25.000000 1.000000 1.000000 
[11/09 21:39:39     33s] RCCorner in saved data Name::RC_Extraction_BC Tech::/users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerring.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch 25.000000 1.000000 1.000000 
[11/09 21:39:39     33s] RC corner RC_Extraction_BC not found in the saved preRoute extraction data.
[11/09 21:39:39     33s] eee: RCGridUnitRC data read is unsuccessful
[11/09 21:39:39     33s] Number of RC corner to be extracted::4
[11/09 21:39:39     33s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 21:39:39     33s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 21:39:39     33s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 21:39:39     33s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 21:39:39     33s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 21:39:39     33s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 21:39:39     33s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 21:39:39     33s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 21:39:39     33s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 21:39:39     33s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 21:39:39     33s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 21:39:39     33s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/09 21:39:39     33s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; wHLS: 2.500000 ;
[11/09 21:39:39     33s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[11/09 21:39:39     33s] Restore PreRoute all RC Grid data successful.Start generating vias ..
[11/09 21:39:40     33s] #create default rule from bind_ndr_rule rule=0x7fe109dda8a0 0x7fe0e096a568
[11/09 21:39:40     33s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:39:40     33s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:39:40     33s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:39:40     33s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:39:40     33s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:39:40     33s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:39:40     33s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:39:40     33s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:39:40     33s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:39:40     33s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:39:40     33s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:39:40     33s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:39:40     33s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:39:40     33s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:39:40     33s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:39:40     33s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:39:40     33s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/09 21:39:40     33s] #Skip building auto via since it is not turned on.
[11/09 21:39:40     33s] Extracting standard cell pins and blockage ...... 
[11/09 21:39:40     33s] Pin and blockage extraction finished
[11/09 21:39:40     33s] Via generation completed.
[11/09 21:39:40     33s] % Begin Load power constraints ... (date=11/09 21:39:40, mem=1076.1M)
[11/09 21:39:40     33s] % End Load power constraints ... (date=11/09 21:39:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1076.2M, current mem=1076.2M)
[11/09 21:39:40     33s] % Begin load AAE data ... (date=11/09 21:39:40, mem=1090.7M)
[11/09 21:39:40     33s] % End load AAE data ... (date=11/09 21:39:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1090.7M, current mem=1090.7M)
[11/09 21:39:40     33s] 
[11/09 21:39:40     33s] TimeStamp Deleting Cell Server Begin ...
[11/09 21:39:40     33s] 
[11/09 21:39:40     33s] TimeStamp Deleting Cell Server End ...
[11/09 21:39:40     33s] 
[11/09 21:39:40     33s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[11/09 21:39:40     33s] Summary for sequential cells identification: 
[11/09 21:39:40     33s]   Identified SBFF number: 104
[11/09 21:39:40     33s]   Identified MBFF number: 16
[11/09 21:39:40     33s]   Identified SB Latch number: 0
[11/09 21:39:40     33s]   Identified MB Latch number: 0
[11/09 21:39:40     33s]   Not identified SBFF number: 16
[11/09 21:39:40     33s]   Not identified MBFF number: 0
[11/09 21:39:40     33s]   Not identified SB Latch number: 0
[11/09 21:39:40     33s]   Not identified MB Latch number: 0
[11/09 21:39:40     33s]   Number of sequential cells which are not FFs: 32
[11/09 21:39:40     33s] Total number of combinational cells: 327
[11/09 21:39:40     33s] Total number of sequential cells: 168
[11/09 21:39:40     33s] Total number of tristate cells: 10
[11/09 21:39:40     33s] Total number of level shifter cells: 0
[11/09 21:39:40     33s] Total number of power gating cells: 0
[11/09 21:39:40     33s] Total number of isolation cells: 0
[11/09 21:39:40     33s] Total number of power switch cells: 0
[11/09 21:39:40     33s] Total number of pulse generator cells: 0
[11/09 21:39:40     33s] Total number of always on buffers: 0
[11/09 21:39:40     33s] Total number of retention cells: 0
[11/09 21:39:40     33s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[11/09 21:39:40     33s] Total number of usable buffers: 16
[11/09 21:39:40     33s] List of unusable buffers:
[11/09 21:39:40     33s] Total number of unusable buffers: 0
[11/09 21:39:40     33s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[11/09 21:39:40     33s] Total number of usable inverters: 19
[11/09 21:39:40     33s] List of unusable inverters:
[11/09 21:39:40     33s] Total number of unusable inverters: 0
[11/09 21:39:40     33s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[11/09 21:39:40     33s] Total number of identified usable delay cells: 8
[11/09 21:39:40     33s] List of identified unusable delay cells:
[11/09 21:39:40     33s] Total number of identified unusable delay cells: 0
[11/09 21:39:40     33s] 
[11/09 21:39:40     33s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[11/09 21:39:40     33s] 
[11/09 21:39:40     33s] TimeStamp Deleting Cell Server Begin ...
[11/09 21:39:40     33s] 
[11/09 21:39:40     33s] TimeStamp Deleting Cell Server End ...
[11/09 21:39:40     33s] #% End load design ... (date=11/09 21:39:40, total cpu=0:00:05.3, real=0:00:07.0, peak res=1121.2M, current mem=1090.9M)
[11/09 21:39:40     33s] 
[11/09 21:39:40     33s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:39:40     33s] Severity  ID               Count  Summary                                  
[11/09 21:39:40     33s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[11/09 21:39:40     33s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/09 21:39:40     33s] WARNING   IMPLF-200           21  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/09 21:39:40     33s] WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/09 21:39:40     33s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[11/09 21:39:40     33s] WARNING   IMPFP-4008           1  The ring number '%d' is specified at sid...
[11/09 21:39:40     33s] WARNING   IMPSYC-2             7  Timing information is not defined for ce...
[11/09 21:39:40     33s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[11/09 21:39:40     33s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[11/09 21:39:40     33s] *** Message Summary: 102 warning(s), 0 error(s)
[11/09 21:39:40     33s] 
[11/09 21:39:40     33s] <CMD> setDrawView fplan
[11/09 21:39:40     33s] <CMD> encMessage warning 1
[11/09 21:39:40     33s] Un-suppress "**WARN ..." messages.
[11/09 21:39:40     33s] <CMD> encMessage debug 0
[11/09 21:51:42    139s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/09 21:51:42    139s] <CMD> setEndCapMode -reset
[11/09 21:51:42    139s] <CMD> setEndCapMode -boundary_tap false
[11/09 21:51:42    139s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[11/09 21:51:42    139s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
[11/09 21:51:42    139s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[11/09 21:51:42    139s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[11/09 21:51:45    140s] <CMD> setPlaceMode -fp false
[11/09 21:51:45    140s] <CMD> place_design
[11/09 21:51:45    140s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 18, number of sequential = 3519, percentage of missing scan cell = 0.00% (0 / 3519)
[11/09 21:51:45    140s] #Start colorize_geometry on Thu Nov  9 21:51:45 2023
[11/09 21:51:45    140s] #
[11/09 21:51:45    140s] ### Time Record (colorize_geometry) is installed.
[11/09 21:51:45    140s] ### Time Record (Pre Callback) is installed.
[11/09 21:51:45    140s] ### Time Record (Pre Callback) is uninstalled.
[11/09 21:51:45    140s] ### Time Record (DB Import) is installed.
[11/09 21:51:45    140s] #create default rule from bind_ndr_rule rule=0x7fe109dda8a0 0x7fe0e19e0568
[11/09 21:51:45    140s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:51:45    140s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:51:45    140s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:51:45    140s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:51:45    140s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:51:45    140s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:51:45    140s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:51:45    140s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:51:45    140s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:51:45    140s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:51:45    140s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:51:45    140s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:51:45    140s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:51:45    140s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:51:45    140s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:51:45    140s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[11/09 21:51:45    140s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=784760892 placement=1593586980 pin_access=1 inst_pattern=1
[11/09 21:51:45    140s] ### Time Record (DB Import) is uninstalled.
[11/09 21:51:45    140s] ### Time Record (DB Export) is installed.
[11/09 21:51:45    140s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=784760892 placement=1593586980 pin_access=1 inst_pattern=1
[11/09 21:51:45    140s] ### Time Record (DB Export) is uninstalled.
[11/09 21:51:45    140s] ### Time Record (Post Callback) is installed.
[11/09 21:51:45    140s] ### Time Record (Post Callback) is uninstalled.
[11/09 21:51:45    140s] #
[11/09 21:51:45    140s] #colorize_geometry statistics:
[11/09 21:51:45    140s] #Cpu time = 00:00:00
[11/09 21:51:45    140s] #Elapsed time = 00:00:00
[11/09 21:51:45    140s] #Increased memory = 24.15 (MB)
[11/09 21:51:45    140s] #Total memory = 1160.27 (MB)
[11/09 21:51:45    140s] #Peak memory = 1161.16 (MB)
[11/09 21:51:45    140s] #Number of warnings = 16
[11/09 21:51:45    140s] #Total number of warnings = 32
[11/09 21:51:45    140s] #Number of fails = 0
[11/09 21:51:45    140s] #Total number of fails = 0
[11/09 21:51:45    140s] #Complete colorize_geometry on Thu Nov  9 21:51:45 2023
[11/09 21:51:45    140s] #
[11/09 21:51:45    140s] ### Time Record (colorize_geometry) is uninstalled.
[11/09 21:51:45    140s] ### 
[11/09 21:51:45    140s] ###   Scalability Statistics
[11/09 21:51:45    140s] ### 
[11/09 21:51:45    140s] ### ------------------------+----------------+----------------+----------------+
[11/09 21:51:45    140s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/09 21:51:45    140s] ### ------------------------+----------------+----------------+----------------+
[11/09 21:51:45    140s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/09 21:51:45    140s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/09 21:51:45    140s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/09 21:51:45    140s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/09 21:51:45    140s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/09 21:51:45    140s] ### ------------------------+----------------+----------------+----------------+
[11/09 21:51:45    140s] ### 
[11/09 21:51:45    140s] *** Starting placeDesign default flow ***
[11/09 21:51:45    140s] ### Creating LA Mngr. totSessionCpu=0:02:21 mem=1369.7M
[11/09 21:51:45    140s] ### Creating LA Mngr, finished. totSessionCpu=0:02:21 mem=1369.7M
[11/09 21:51:45    140s] *** Start deleteBufferTree ***
[11/09 21:51:46    140s] Info: Detect buffers to remove automatically.
[11/09 21:51:46    140s] Analyzing netlist ...
[11/09 21:51:46    140s] Updating netlist
[11/09 21:51:46    140s] 
[11/09 21:51:46    140s] *summary: 118 instances (buffers/inverters) removed
[11/09 21:51:46    140s] *** Finish deleteBufferTree (0:00:00.3) ***
[11/09 21:51:46    140s] **INFO: Enable pre-place timing setting for timing analysis
[11/09 21:51:46    140s] Set Using Default Delay Limit as 101.
[11/09 21:51:46    140s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/09 21:51:46    140s] Set Default Net Delay as 0 ps.
[11/09 21:51:46    140s] Set Default Net Load as 0 pF. 
[11/09 21:51:46    141s] **INFO: Analyzing IO path groups for slack adjustment
[11/09 21:51:46    141s] Effort level <high> specified for reg2reg_tmp.23637 path_group
[11/09 21:51:46    141s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/09 21:51:47    141s] AAE DB initialization (MEM=1408.91 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/09 21:51:47    141s] #################################################################################
[11/09 21:51:47    141s] # Design Stage: PreRoute
[11/09 21:51:47    141s] # Design Name: risc_v_Pad_Frame
[11/09 21:51:47    141s] # Design Mode: 90nm
[11/09 21:51:47    141s] # Analysis Mode: MMMC Non-OCV 
[11/09 21:51:47    141s] # Parasitics Mode: No SPEF/RCDB 
[11/09 21:51:47    141s] # Signoff Settings: SI Off 
[11/09 21:51:47    141s] #################################################################################
[11/09 21:51:47    141s] Calculate delays in Single mode...
[11/09 21:51:47    141s] Calculate delays in Single mode...
[11/09 21:51:47    141s] Topological Sorting (REAL = 0:00:00.0, MEM = 1408.9M, InitMEM = 1408.9M)
[11/09 21:51:47    141s] Start delay calculation (fullDC) (1 T). (MEM=1408.91)
[11/09 21:51:47    141s] siFlow : Timing analysis mode is single, using late cdB files
[11/09 21:51:47    141s] Start AAE Lib Loading. (MEM=1420.52)
[11/09 21:51:47    141s] End AAE Lib Loading. (MEM=1458.68 CPU=0:00:00.0 Real=0:00:00.0)
[11/09 21:51:47    141s] End AAE Lib Interpolated Model. (MEM=1458.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:51:47    142s] Total number of fetched objects 4032
[11/09 21:51:48    142s] Total number of fetched objects 4032
[11/09 21:51:48    142s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 21:51:48    142s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 21:51:48    142s] End delay calculation. (MEM=1569.61 CPU=0:00:01.0 REAL=0:00:01.0)
[11/09 21:51:48    143s] End delay calculation (fullDC). (MEM=1532.99 CPU=0:00:01.2 REAL=0:00:01.0)
[11/09 21:51:48    143s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1533.0M) ***
[11/09 21:51:48    143s] **INFO: Disable pre-place timing setting for timing analysis
[11/09 21:51:48    143s] Set Using Default Delay Limit as 1000.
[11/09 21:51:48    143s] Set Default Net Delay as 1000 ps.
[11/09 21:51:48    143s] Set Default Net Load as 0.5 pF. 
[11/09 21:51:48    143s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/09 21:51:48    143s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1523.4M, EPOCH TIME: 1699566708.454950
[11/09 21:51:48    143s] Deleted 0 physical inst  (cell - / prefix -).
[11/09 21:51:48    143s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1523.4M, EPOCH TIME: 1699566708.455312
[11/09 21:51:48    143s] INFO: #ExclusiveGroups=0
[11/09 21:51:48    143s] INFO: There are no Exclusive Groups.
[11/09 21:51:48    143s] *** Starting "NanoPlace(TM) placement v#8 (mem=1523.4M)" ...
[11/09 21:51:48    143s] Wait...
[11/09 21:51:49    144s] *** Build Buffered Sizing Timing Model
[11/09 21:51:49    144s] (cpu=0:00:01.4 mem=1531.4M) ***
[11/09 21:51:50    144s] *** Build Virtual Sizing Timing Model
[11/09 21:51:50    144s] (cpu=0:00:01.6 mem=1531.4M) ***
[11/09 21:51:50    144s] No user-set net weight.
[11/09 21:51:50    144s] Net fanout histogram:
[11/09 21:51:50    144s] 2		: 344 (64.5%) nets
[11/09 21:51:50    144s] 3		: 86 (16.1%) nets
[11/09 21:51:50    144s] 4     -	14	: 100 (18.8%) nets
[11/09 21:51:50    144s] 15    -	39	: 1 (0.2%) nets
[11/09 21:51:50    144s] 40    -	79	: 0 (0.0%) nets
[11/09 21:51:50    144s] 80    -	159	: 0 (0.0%) nets
[11/09 21:51:50    144s] 160   -	319	: 1 (0.2%) nets
[11/09 21:51:50    144s] 320   -	639	: 0 (0.0%) nets
[11/09 21:51:50    144s] 640   -	1279	: 0 (0.0%) nets
[11/09 21:51:50    144s] 1280  -	2559	: 0 (0.0%) nets
[11/09 21:51:50    144s] 2560  -	5119	: 1 (0.2%) nets
[11/09 21:51:50    144s] 5120+		: 0 (0.0%) nets
[11/09 21:51:50    144s] no activity file in design. spp won't run.
[11/09 21:51:50    144s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/09 21:51:50    144s] Scan chains were not defined.
[11/09 21:51:50    144s] z: 2, totalTracks: 1
[11/09 21:51:50    144s] z: 4, totalTracks: 1
[11/09 21:51:50    144s] z: 6, totalTracks: 1
[11/09 21:51:50    144s] z: 8, totalTracks: 1
[11/09 21:51:50    144s] #spOpts: hrOri=1 hrSnap=1 
[11/09 21:51:50    144s] All LLGs are deleted
[11/09 21:51:50    144s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1531.4M, EPOCH TIME: 1699566710.164687
[11/09 21:51:50    144s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1531.4M, EPOCH TIME: 1699566710.165268
[11/09 21:51:50    144s] # Building risc_v_Pad_Frame llgBox search-tree.
[11/09 21:51:50    144s] #std cell=3751 (0 fixed + 3751 movable) #buf cell=0 #inv cell=16 #block=0 (0 floating + 0 preplaced)
[11/09 21:51:50    144s] #ioInst=24 #net=533 #term=5229 #term/net=9.81, #fixedIo=24, #floatIo=0, #fixedPin=4, #floatPin=0
[11/09 21:51:50    144s] stdCell: 3751 single + 0 double + 0 multi
[11/09 21:51:50    144s] Total standard cell length = 13.1042 (mm), area = 0.0224 (mm^2)
[11/09 21:51:50    144s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1531.4M, EPOCH TIME: 1699566710.166937
[11/09 21:51:50    144s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1531.4M, EPOCH TIME: 1699566710.168442
[11/09 21:51:50    144s] Core basic site is CoreSite
[11/09 21:51:50    144s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1531.4M, EPOCH TIME: 1699566710.195250
[11/09 21:51:50    144s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1531.4M, EPOCH TIME: 1699566710.195682
[11/09 21:51:50    144s] Use non-trimmed site array because memory saving is not enough.
[11/09 21:51:50    144s] SiteArray: non-trimmed site array dimensions = 128 x 1100
[11/09 21:51:50    144s] SiteArray: use 655,360 bytes
[11/09 21:51:50    144s] SiteArray: current memory after site array memory allocation 1532.0M
[11/09 21:51:50    144s] SiteArray: FP blocked sites are writable
[11/09 21:51:50    144s] Estimated cell power/ground rail width = 0.160 um
[11/09 21:51:50    144s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:51:50    144s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1532.0M, EPOCH TIME: 1699566710.199494
[11/09 21:51:50    144s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.002, MEM:1532.0M, EPOCH TIME: 1699566710.201090
[11/09 21:51:50    144s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:1532.0M, EPOCH TIME: 1699566710.203020
[11/09 21:51:50    144s] 
[11/09 21:51:50    144s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 21:51:50    144s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:1532.0M, EPOCH TIME: 1699566710.204732
[11/09 21:51:50    144s] 
[11/09 21:51:50    144s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 21:51:50    144s] Average module density = 0.465.
[11/09 21:51:50    144s] Density for the design = 0.465.
[11/09 21:51:50    144s]        = stdcell_area 65521 sites (22408 um^2) / alloc_area 140800 sites (48154 um^2).
[11/09 21:51:50    144s] Pin Density = 0.03714.
[11/09 21:51:50    144s]             = total # of pins 5229 / total area 140800.
[11/09 21:51:50    144s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1532.0M, EPOCH TIME: 1699566710.207521
[11/09 21:51:50    144s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.001, MEM:1532.0M, EPOCH TIME: 1699566710.208827
[11/09 21:51:50    144s] OPERPROF: Starting pre-place ADS at level 1, MEM:1532.0M, EPOCH TIME: 1699566710.209275
[11/09 21:51:50    144s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1532.0M, EPOCH TIME: 1699566710.212573
[11/09 21:51:50    144s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1532.0M, EPOCH TIME: 1699566710.212684
[11/09 21:51:50    144s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1532.0M, EPOCH TIME: 1699566710.212798
[11/09 21:51:50    144s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1532.0M, EPOCH TIME: 1699566710.212893
[11/09 21:51:50    144s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1532.0M, EPOCH TIME: 1699566710.212978
[11/09 21:51:50    144s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1532.0M, EPOCH TIME: 1699566710.213327
[11/09 21:51:50    144s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1532.0M, EPOCH TIME: 1699566710.213424
[11/09 21:51:50    144s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1532.0M, EPOCH TIME: 1699566710.213578
[11/09 21:51:50    144s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1532.0M, EPOCH TIME: 1699566710.213667
[11/09 21:51:50    144s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1532.0M, EPOCH TIME: 1699566710.213830
[11/09 21:51:50    144s] ADSU 0.465 -> 0.465. site 140800.000 -> 140800.000. GS 13.680
[11/09 21:51:50    144s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.007, MEM:1532.0M, EPOCH TIME: 1699566710.216729
[11/09 21:51:50    144s] OPERPROF: Starting spMPad at level 1, MEM:1503.0M, EPOCH TIME: 1699566710.217303
[11/09 21:51:50    144s] OPERPROF:   Starting spContextMPad at level 2, MEM:1503.0M, EPOCH TIME: 1699566710.217611
[11/09 21:51:50    144s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1503.0M, EPOCH TIME: 1699566710.217704
[11/09 21:51:50    144s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1503.0M, EPOCH TIME: 1699566710.217796
[11/09 21:51:50    144s] Initial padding reaches pin density 0.386 for top
[11/09 21:51:50    144s] InitPadU 0.465 -> 0.466 for top
[11/09 21:51:50    144s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1503.0M, EPOCH TIME: 1699566710.226543
[11/09 21:51:50    144s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1503.0M, EPOCH TIME: 1699566710.227845
[11/09 21:51:50    144s] === lastAutoLevel = 8 
[11/09 21:51:50    144s] OPERPROF: Starting spInitNetWt at level 1, MEM:1503.0M, EPOCH TIME: 1699566710.229668
[11/09 21:51:50    144s] no activity file in design. spp won't run.
[11/09 21:51:50    144s] [spp] 0
[11/09 21:51:50    144s] [adp] 0:1:1:3
[11/09 21:51:50    145s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.510, REAL:0.509, MEM:1539.0M, EPOCH TIME: 1699566710.738692
[11/09 21:51:50    145s] Clock gating cells determined by native netlist tracing.
[11/09 21:51:50    145s] no activity file in design. spp won't run.
[11/09 21:51:50    145s] no activity file in design. spp won't run.
[11/09 21:51:50    145s] Effort level <high> specified for reg2reg path_group
[11/09 21:51:51    145s] OPERPROF: Starting npMain at level 1, MEM:1542.0M, EPOCH TIME: 1699566711.028822
[11/09 21:51:52    145s] OPERPROF:   Starting npPlace at level 2, MEM:1554.0M, EPOCH TIME: 1699566712.038464
[11/09 21:51:52    145s] Iteration  1: Total net bbox = 1.015e+03 (6.24e+02 3.92e+02)
[11/09 21:51:52    145s]               Est.  stn bbox = 2.268e+03 (1.28e+03 9.91e+02)
[11/09 21:51:52    145s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1585.0M
[11/09 21:51:52    145s] Iteration  2: Total net bbox = 1.015e+03 (6.24e+02 3.92e+02)
[11/09 21:51:52    145s]               Est.  stn bbox = 2.268e+03 (1.28e+03 9.91e+02)
[11/09 21:51:52    145s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1585.0M
[11/09 21:51:52    145s] exp_mt_sequential is set from setPlaceMode option to 1
[11/09 21:51:52    145s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/09 21:51:52    145s] place_exp_mt_interval set to default 32
[11/09 21:51:52    145s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/09 21:51:52    146s] Iteration  3: Total net bbox = 1.070e+03 (7.75e+02 2.95e+02)
[11/09 21:51:52    146s]               Est.  stn bbox = 2.385e+03 (1.60e+03 7.85e+02)
[11/09 21:51:52    146s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1593.9M
[11/09 21:51:52    146s] Total number of setup views is 2.
[11/09 21:51:52    146s] Total number of active setup views is 1.
[11/09 21:51:52    146s] Active setup views:
[11/09 21:51:52    146s]     AnalysisView_BC
[11/09 21:51:52    146s] Iteration  4: Total net bbox = 1.250e+03 (7.77e+02 4.73e+02)
[11/09 21:51:52    146s]               Est.  stn bbox = 2.790e+03 (1.62e+03 1.17e+03)
[11/09 21:51:52    146s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1625.3M
[11/09 21:51:52    146s] Total number of setup views is 1.
[11/09 21:51:52    146s] Total number of active setup views is 1.
[11/09 21:51:52    146s] Active setup views:
[11/09 21:51:52    146s]     AnalysisView_BC
[11/09 21:51:53    147s] Iteration  5: Total net bbox = 1.648e+03 (1.08e+03 5.64e+02)
[11/09 21:51:53    147s]               Est.  stn bbox = 3.328e+03 (2.08e+03 1.25e+03)
[11/09 21:51:53    147s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1625.3M
[11/09 21:51:53    147s] OPERPROF:   Finished npPlace at level 2, CPU:1.510, REAL:1.449, MEM:1625.3M, EPOCH TIME: 1699566713.487709
[11/09 21:51:53    147s] OPERPROF: Finished npMain at level 1, CPU:1.530, REAL:2.463, MEM:1625.3M, EPOCH TIME: 1699566713.491851
[11/09 21:51:53    147s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1625.3M, EPOCH TIME: 1699566713.495258
[11/09 21:51:53    147s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:51:53    147s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1625.3M, EPOCH TIME: 1699566713.496007
[11/09 21:51:53    147s] OPERPROF: Starting npMain at level 1, MEM:1625.3M, EPOCH TIME: 1699566713.496534
[11/09 21:51:53    147s] OPERPROF:   Starting npPlace at level 2, MEM:1625.3M, EPOCH TIME: 1699566713.519287
[11/09 21:51:53    147s] Total number of setup views is 1.
[11/09 21:51:53    147s] Total number of active setup views is 1.
[11/09 21:51:53    147s] Active setup views:
[11/09 21:51:53    147s]     AnalysisView_BC
[11/09 21:51:54    148s] Iteration  6: Total net bbox = 2.231e+03 (1.24e+03 9.92e+02)
[11/09 21:51:54    148s]               Est.  stn bbox = 4.038e+03 (2.30e+03 1.74e+03)
[11/09 21:51:54    148s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 1627.8M
[11/09 21:51:54    148s] OPERPROF:   Finished npPlace at level 2, CPU:1.280, REAL:1.236, MEM:1627.8M, EPOCH TIME: 1699566714.755465
[11/09 21:51:54    148s] OPERPROF: Finished npMain at level 1, CPU:1.300, REAL:1.267, MEM:1627.8M, EPOCH TIME: 1699566714.763537
[11/09 21:51:54    148s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1627.8M, EPOCH TIME: 1699566714.764204
[11/09 21:51:54    148s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:51:54    148s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.000, MEM:1627.8M, EPOCH TIME: 1699566714.764659
[11/09 21:51:54    148s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1627.8M, EPOCH TIME: 1699566714.764814
[11/09 21:51:54    148s] Starting Early Global Route rough congestion estimation: mem = 1627.8M
[11/09 21:51:54    148s] (I)      ==================== Layers =====================
[11/09 21:51:54    148s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:51:54    148s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:51:54    148s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:51:54    148s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/09 21:51:54    148s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/09 21:51:54    148s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/09 21:51:54    148s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/09 21:51:54    148s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/09 21:51:54    148s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/09 21:51:54    148s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/09 21:51:54    148s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/09 21:51:54    148s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/09 21:51:54    148s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/09 21:51:54    148s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/09 21:51:54    148s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/09 21:51:54    148s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/09 21:51:54    148s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/09 21:51:54    148s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/09 21:51:54    148s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/09 21:51:54    148s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/09 21:51:54    148s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/09 21:51:54    148s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/09 21:51:54    148s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/09 21:51:54    148s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/09 21:51:54    148s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/09 21:51:54    148s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:51:54    148s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/09 21:51:54    148s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/09 21:51:54    148s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/09 21:51:54    148s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/09 21:51:54    148s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/09 21:51:54    148s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/09 21:51:54    148s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/09 21:51:54    148s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/09 21:51:54    148s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/09 21:51:54    148s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/09 21:51:54    148s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/09 21:51:54    148s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/09 21:51:54    148s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/09 21:51:54    148s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/09 21:51:54    148s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:51:54    148s] (I)      Started Import and model ( Curr Mem: 1627.84 MB )
[11/09 21:51:54    148s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/09 21:51:54    148s] (I)      == Non-default Options ==
[11/09 21:51:54    148s] (I)      Print mode                                         : 2
[11/09 21:51:54    148s] (I)      Stop if highly congested                           : false
[11/09 21:51:54    148s] (I)      Maximum routing layer                              : 11
[11/09 21:51:54    148s] (I)      Assign partition pins                              : false
[11/09 21:51:54    148s] (I)      Support large GCell                                : true
[11/09 21:51:54    148s] (I)      Number of threads                                  : 1
[11/09 21:51:54    148s] (I)      Number of rows per GCell                           : 9
[11/09 21:51:54    148s] (I)      Max num rows per GCell                             : 32
[11/09 21:51:54    148s] (I)      Method to set GCell size                           : row
[11/09 21:51:54    148s] (I)      Counted 1543 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:51:54    148s] (I)      Use row-based GCell size
[11/09 21:51:54    148s] (I)      Use row-based GCell align
[11/09 21:51:54    148s] (I)      layer 0 area = 80000
[11/09 21:51:54    148s] (I)      layer 1 area = 80000
[11/09 21:51:54    148s] (I)      layer 2 area = 80000
[11/09 21:51:54    148s] (I)      layer 3 area = 80000
[11/09 21:51:54    148s] (I)      layer 4 area = 80000
[11/09 21:51:54    148s] (I)      layer 5 area = 80000
[11/09 21:51:54    148s] (I)      layer 6 area = 80000
[11/09 21:51:54    148s] (I)      layer 7 area = 80000
[11/09 21:51:54    148s] (I)      layer 8 area = 80000
[11/09 21:51:54    148s] (I)      layer 9 area = 400000
[11/09 21:51:54    148s] (I)      layer 10 area = 400000
[11/09 21:51:54    148s] (I)      GCell unit size   : 3420
[11/09 21:51:54    148s] (I)      GCell multiplier  : 9
[11/09 21:51:54    148s] (I)      GCell row height  : 3420
[11/09 21:51:54    148s] (I)      Actual row height : 3420
[11/09 21:51:54    148s] (I)      GCell align ref   : 580000 579880
[11/09 21:51:54    148s] [NR-eGR] Track table information for default rule: 
[11/09 21:51:54    148s] [NR-eGR] Metal1 has single uniform track structure
[11/09 21:51:54    148s] [NR-eGR] Metal2 has single uniform track structure
[11/09 21:51:54    148s] [NR-eGR] Metal3 has single uniform track structure
[11/09 21:51:54    148s] [NR-eGR] Metal4 has single uniform track structure
[11/09 21:51:54    148s] [NR-eGR] Metal5 has single uniform track structure
[11/09 21:51:54    148s] [NR-eGR] Metal6 has single uniform track structure
[11/09 21:51:54    148s] [NR-eGR] Metal7 has single uniform track structure
[11/09 21:51:54    148s] [NR-eGR] Metal8 has single uniform track structure
[11/09 21:51:54    148s] [NR-eGR] Metal9 has single uniform track structure
[11/09 21:51:54    148s] [NR-eGR] Metal10 has single uniform track structure
[11/09 21:51:54    148s] [NR-eGR] Metal11 has single uniform track structure
[11/09 21:51:54    148s] (I)      ==================== Default via =====================
[11/09 21:51:54    148s] (I)      +----+------------------+----------------------------+
[11/09 21:51:54    148s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/09 21:51:54    148s] (I)      +----+------------------+----------------------------+
[11/09 21:51:54    148s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/09 21:51:54    148s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/09 21:51:54    148s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/09 21:51:54    148s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/09 21:51:54    148s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/09 21:51:54    148s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/09 21:51:54    148s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/09 21:51:54    148s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/09 21:51:54    148s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/09 21:51:54    148s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/09 21:51:54    148s] (I)      +----+------------------+----------------------------+
[11/09 21:51:54    148s] [NR-eGR] Read 1152 PG shapes
[11/09 21:51:54    148s] [NR-eGR] Read 0 clock shapes
[11/09 21:51:54    148s] [NR-eGR] Read 0 other shapes
[11/09 21:51:54    148s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:51:54    148s] [NR-eGR] #Instance Blockages : 712
[11/09 21:51:54    148s] [NR-eGR] #PG Blockages       : 1152
[11/09 21:51:54    148s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:51:54    148s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:51:54    148s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:51:54    148s] [NR-eGR] #Other Blockages    : 0
[11/09 21:51:54    148s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:51:54    148s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 21:51:54    148s] [NR-eGR] Read 533 nets ( ignored 0 )
[11/09 21:51:54    148s] (I)      early_global_route_priority property id does not exist.
[11/09 21:51:54    148s] (I)      Read Num Blocks=1864  Num Prerouted Wires=0  Num CS=0
[11/09 21:51:54    148s] (I)      Layer 1 (V) : #blockages 1148 : #preroutes 0
[11/09 21:51:54    148s] (I)      Layer 2 (H) : #blockages 72 : #preroutes 0
[11/09 21:51:54    148s] (I)      Layer 3 (V) : #blockages 472 : #preroutes 0
[11/09 21:51:54    148s] (I)      Layer 4 (H) : #blockages 24 : #preroutes 0
[11/09 21:51:54    148s] (I)      Layer 5 (V) : #blockages 24 : #preroutes 0
[11/09 21:51:54    148s] (I)      Layer 6 (H) : #blockages 24 : #preroutes 0
[11/09 21:51:54    148s] (I)      Layer 7 (V) : #blockages 24 : #preroutes 0
[11/09 21:51:54    148s] (I)      Layer 8 (H) : #blockages 24 : #preroutes 0
[11/09 21:51:54    148s] (I)      Layer 9 (V) : #blockages 24 : #preroutes 0
[11/09 21:51:54    148s] (I)      Layer 10 (H) : #blockages 28 : #preroutes 0
[11/09 21:51:54    148s] (I)      Number of ignored nets                =      0
[11/09 21:51:54    148s] (I)      Number of connected nets              =      0
[11/09 21:51:54    148s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/09 21:51:54    148s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/09 21:51:54    148s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:51:54    148s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:51:54    148s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:51:54    148s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:51:54    148s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:51:54    148s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:51:54    148s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:51:54    148s] (I)      Ndr track 0 does not exist
[11/09 21:51:54    148s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:51:54    148s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/09 21:51:54    148s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/09 21:51:54    148s] (I)      Site width          :   400  (dbu)
[11/09 21:51:54    148s] (I)      Row height          :  3420  (dbu)
[11/09 21:51:54    148s] (I)      GCell row height    :  3420  (dbu)
[11/09 21:51:54    148s] (I)      GCell width         : 30780  (dbu)
[11/09 21:51:54    148s] (I)      GCell height        : 30780  (dbu)
[11/09 21:51:54    148s] (I)      Grid                :    52    52    11
[11/09 21:51:54    148s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/09 21:51:54    148s] (I)      Vertical capacity   :     0 30780     0 30780     0 30780     0 30780     0 30780     0
[11/09 21:51:54    148s] (I)      Horizontal capacity :     0     0 30780     0 30780     0 30780     0 30780     0 30780
[11/09 21:51:54    148s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/09 21:51:54    148s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/09 21:51:54    148s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/09 21:51:54    148s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/09 21:51:54    148s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/09 21:51:54    148s] (I)      Num tracks per GCell: 128.25 76.95 81.00 76.95 81.00 76.95 81.00 76.95 81.00 30.78 32.40
[11/09 21:51:54    148s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/09 21:51:54    148s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/09 21:51:54    148s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/09 21:51:54    148s] (I)      --------------------------------------------------------
[11/09 21:51:54    148s] 
[11/09 21:51:54    148s] [NR-eGR] ============ Routing rule table ============
[11/09 21:51:54    148s] [NR-eGR] Rule id: 0  Nets: 529
[11/09 21:51:54    148s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:51:54    148s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/09 21:51:54    148s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/09 21:51:54    148s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/09 21:51:54    148s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/09 21:51:54    148s] [NR-eGR] ========================================
[11/09 21:51:54    148s] [NR-eGR] 
[11/09 21:51:54    148s] (I)      =============== Blocked Tracks ===============
[11/09 21:51:54    148s] (I)      +-------+---------+----------+---------------+
[11/09 21:51:54    148s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:51:54    148s] (I)      +-------+---------+----------+---------------+
[11/09 21:51:54    148s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:51:54    148s] (I)      |     2 |  208000 |   180517 |        86.79% |
[11/09 21:51:54    148s] (I)      |     3 |  218972 |   185152 |        84.56% |
[11/09 21:51:54    148s] (I)      |     4 |  208000 |   175940 |        84.59% |
[11/09 21:51:54    148s] (I)      |     5 |  218972 |   185142 |        84.55% |
[11/09 21:51:54    148s] (I)      |     6 |  208000 |   175940 |        84.59% |
[11/09 21:51:54    148s] (I)      |     7 |  218972 |   185142 |        84.55% |
[11/09 21:51:54    148s] (I)      |     8 |  208000 |   175940 |        84.59% |
[11/09 21:51:54    148s] (I)      |     9 |  218972 |   185142 |        84.55% |
[11/09 21:51:54    148s] (I)      |    10 |   83148 |    70390 |        84.66% |
[11/09 21:51:54    148s] (I)      |    11 |   87568 |    74148 |        84.67% |
[11/09 21:51:54    148s] (I)      +-------+---------+----------+---------------+
[11/09 21:51:54    148s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1627.84 MB )
[11/09 21:51:54    148s] (I)      Reset routing kernel
[11/09 21:51:54    148s] (I)      numLocalWires=8743  numGlobalNetBranches=3830  numLocalNetBranches=597
[11/09 21:51:54    148s] (I)      totalPins=5221  totalGlobalPin=406 (7.78%)
[11/09 21:51:54    148s] (I)      total 2D Cap : 344853 = (179477 H, 165376 V)
[11/09 21:51:54    148s] (I)      
[11/09 21:51:54    148s] (I)      ============  Phase 1a Route ============
[11/09 21:51:54    148s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/09 21:51:54    148s] (I)      Usage: 292 = (178 H, 114 V) = (0.10% H, 0.07% V) = (2.739e+03um H, 1.754e+03um V)
[11/09 21:51:54    148s] (I)      
[11/09 21:51:54    148s] (I)      ============  Phase 1b Route ============
[11/09 21:51:54    148s] (I)      Usage: 292 = (178 H, 114 V) = (0.10% H, 0.07% V) = (2.739e+03um H, 1.754e+03um V)
[11/09 21:51:54    148s] (I)      eGR overflow: 0.00% H + 0.00% V
[11/09 21:51:54    148s] 
[11/09 21:51:54    148s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/09 21:51:54    148s] Finished Early Global Route rough congestion estimation: mem = 1627.8M
[11/09 21:51:54    148s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.040, REAL:0.046, MEM:1627.8M, EPOCH TIME: 1699566714.810416
[11/09 21:51:54    148s] earlyGlobalRoute rough estimation gcell size 9 row height
[11/09 21:51:54    148s] OPERPROF: Starting CDPad at level 1, MEM:1627.8M, EPOCH TIME: 1699566714.810634
[11/09 21:51:54    148s] CDPadU 0.466 -> 0.483. R=0.465, N=3751, GS=15.390
[11/09 21:51:54    148s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.021, MEM:1627.8M, EPOCH TIME: 1699566714.832004
[11/09 21:51:54    148s] OPERPROF: Starting npMain at level 1, MEM:1627.8M, EPOCH TIME: 1699566714.832911
[11/09 21:51:54    148s] OPERPROF:   Starting npPlace at level 2, MEM:1627.8M, EPOCH TIME: 1699566714.856204
[11/09 21:51:54    148s] Total number of setup views is 1.
[11/09 21:51:54    148s] Total number of active setup views is 1.
[11/09 21:51:54    148s] Active setup views:
[11/09 21:51:54    148s]     AnalysisView_BC
[11/09 21:51:54    148s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.017, MEM:1633.3M, EPOCH TIME: 1699566714.873534
[11/09 21:51:54    148s] OPERPROF: Finished npMain at level 1, CPU:0.050, REAL:0.049, MEM:1633.3M, EPOCH TIME: 1699566714.881792
[11/09 21:51:54    148s] Global placement CDP skipped at cutLevel 7.
[11/09 21:51:54    148s] Iteration  7: Total net bbox = 3.320e+03 (2.25e+03 1.07e+03)
[11/09 21:51:54    148s]               Est.  stn bbox = 5.145e+03 (3.32e+03 1.82e+03)
[11/09 21:51:54    148s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1633.3M
[11/09 21:51:55    149s] 
[11/09 21:51:55    149s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/09 21:51:55    149s] TLC MultiMap info (StdDelay):
[11/09 21:51:55    149s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/09 21:51:55    149s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[11/09 21:51:55    149s]  Setting StdDelay to: 9.9ps
[11/09 21:51:55    149s] 
[11/09 21:51:55    149s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/09 21:51:55    149s] nrCritNet: 0.00% ( 0 / 533 ) cutoffSlk: 214748364.7ps stdDelay: 9.9ps
[11/09 21:51:55    149s] nrCritNet: 0.00% ( 0 / 533 ) cutoffSlk: 214748364.7ps stdDelay: 9.9ps
[11/09 21:51:55    149s] Iteration  8: Total net bbox = 3.320e+03 (2.25e+03 1.07e+03)
[11/09 21:51:55    149s]               Est.  stn bbox = 5.145e+03 (3.32e+03 1.82e+03)
[11/09 21:51:55    149s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1633.3M
[11/09 21:51:55    149s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1633.3M, EPOCH TIME: 1699566715.367019
[11/09 21:51:55    149s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/09 21:51:55    149s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1633.3M, EPOCH TIME: 1699566715.367688
[11/09 21:51:55    149s] Legalizing MH Cells... 0 / 0 (level 8)
[11/09 21:51:55    149s] No instances found in the vector
[11/09 21:51:55    149s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1633.3M, DRC: 0)
[11/09 21:51:55    149s] 0 (out of 0) MH cells were successfully legalized.
[11/09 21:51:55    149s] OPERPROF: Starting npMain at level 1, MEM:1633.3M, EPOCH TIME: 1699566715.368240
[11/09 21:51:55    149s] OPERPROF:   Starting npPlace at level 2, MEM:1633.3M, EPOCH TIME: 1699566715.391612
[11/09 21:51:55    149s] Total number of setup views is 1.
[11/09 21:51:55    149s] Total number of active setup views is 1.
[11/09 21:51:55    149s] Active setup views:
[11/09 21:51:55    149s]     AnalysisView_BC
[11/09 21:51:57    151s] Total number of setup views is 1.
[11/09 21:51:57    151s] Total number of active setup views is 1.
[11/09 21:51:57    151s] Active setup views:
[11/09 21:51:57    151s]     AnalysisView_BC
[11/09 21:51:58    152s] Total number of setup views is 1.
[11/09 21:51:58    152s] Total number of active setup views is 1.
[11/09 21:51:58    152s] Active setup views:
[11/09 21:51:58    152s]     AnalysisView_BC
[11/09 21:52:00    154s] Iteration  9: Total net bbox = 4.237e+03 (2.14e+03 2.10e+03)
[11/09 21:52:00    154s]               Est.  stn bbox = 6.253e+03 (3.24e+03 3.01e+03)
[11/09 21:52:00    154s]               cpu = 0:00:01.3 real = 0:00:02.0 mem = 1629.3M
[11/09 21:52:00    154s] GP RA stats: MHOnly 0 nrInst 3751 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/09 21:52:00    154s] Total number of setup views is 1.
[11/09 21:52:00    154s] Total number of active setup views is 1.
[11/09 21:52:00    154s] Active setup views:
[11/09 21:52:00    154s]     AnalysisView_BC
[11/09 21:52:00    154s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1630.3M, EPOCH TIME: 1699566720.820257
[11/09 21:52:00    154s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1631.3M, EPOCH TIME: 1699566720.820529
[11/09 21:52:00    154s] Iteration 10: Total net bbox = 3.054e+03 (1.53e+03 1.53e+03)
[11/09 21:52:00    154s]               Est.  stn bbox = 4.991e+03 (2.60e+03 2.39e+03)
[11/09 21:52:00    154s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1631.3M
[11/09 21:52:00    154s] OPERPROF:   Finished npPlace at level 2, CPU:5.530, REAL:5.430, MEM:1631.3M, EPOCH TIME: 1699566720.821422
[11/09 21:52:00    154s] OPERPROF: Finished npMain at level 1, CPU:5.550, REAL:5.461, MEM:1631.3M, EPOCH TIME: 1699566720.829722
[11/09 21:52:00    154s] Iteration 11: Total net bbox = 4.094e+03 (2.52e+03 1.58e+03)
[11/09 21:52:00    154s]               Est.  stn bbox = 6.048e+03 (3.61e+03 2.44e+03)
[11/09 21:52:00    154s]               cpu = 0:00:05.6 real = 0:00:05.0 mem = 1631.3M
[11/09 21:52:00    154s] Iteration 12: Total net bbox = 4.094e+03 (2.52e+03 1.58e+03)
[11/09 21:52:00    154s]               Est.  stn bbox = 6.048e+03 (3.61e+03 2.44e+03)
[11/09 21:52:00    154s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1631.3M
[11/09 21:52:00    154s] [adp] clock
[11/09 21:52:00    154s] [adp] weight, nr nets, wire length
[11/09 21:52:00    154s] [adp]      0        1  0.000000
[11/09 21:52:00    154s] [adp] data
[11/09 21:52:00    154s] [adp] weight, nr nets, wire length
[11/09 21:52:00    154s] [adp]      0      532  4094.057500
[11/09 21:52:00    154s] [adp] 0.000000|0.000000|0.000000
[11/09 21:52:00    154s] Iteration 13: Total net bbox = 4.094e+03 (2.52e+03 1.58e+03)
[11/09 21:52:00    154s]               Est.  stn bbox = 6.048e+03 (3.61e+03 2.44e+03)
[11/09 21:52:00    154s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1631.3M
[11/09 21:52:00    154s] *** cost = 4.094e+03 (2.52e+03 1.58e+03) (cpu for global=0:00:09.3) real=0:00:10.0***
[11/09 21:52:00    154s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[11/09 21:52:00    154s] Saved padding area to DB
[11/09 21:52:00    154s] All LLGs are deleted
[11/09 21:52:00    154s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1631.3M, EPOCH TIME: 1699566720.877859
[11/09 21:52:00    154s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1631.3M, EPOCH TIME: 1699566720.878363
[11/09 21:52:00    154s] Solver runtime cpu: 0:00:08.0 real: 0:00:07.8
[11/09 21:52:00    154s] Core Placement runtime cpu: 0:00:08.4 real: 0:00:08.0
[11/09 21:52:00    154s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/09 21:52:00    154s] Type 'man IMPSP-9025' for more detail.
[11/09 21:52:00    154s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1631.3M, EPOCH TIME: 1699566720.880677
[11/09 21:52:00    154s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1631.3M, EPOCH TIME: 1699566720.880879
[11/09 21:52:00    154s] z: 2, totalTracks: 1
[11/09 21:52:00    154s] z: 4, totalTracks: 1
[11/09 21:52:00    154s] z: 6, totalTracks: 1
[11/09 21:52:00    154s] z: 8, totalTracks: 1
[11/09 21:52:00    154s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[11/09 21:52:00    154s] All LLGs are deleted
[11/09 21:52:00    154s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1631.3M, EPOCH TIME: 1699566720.886595
[11/09 21:52:00    154s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1631.3M, EPOCH TIME: 1699566720.887087
[11/09 21:52:00    154s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1631.3M, EPOCH TIME: 1699566720.888132
[11/09 21:52:00    154s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1631.3M, EPOCH TIME: 1699566720.889707
[11/09 21:52:00    154s] Core basic site is CoreSite
[11/09 21:52:00    154s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1631.3M, EPOCH TIME: 1699566720.917029
[11/09 21:52:00    154s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.001, MEM:1631.3M, EPOCH TIME: 1699566720.917863
[11/09 21:52:00    154s] Fast DP-INIT is on for default
[11/09 21:52:00    154s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:52:00    154s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.040, REAL:0.032, MEM:1631.3M, EPOCH TIME: 1699566720.921906
[11/09 21:52:00    154s] 
[11/09 21:52:00    154s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 21:52:00    154s] OPERPROF:       Starting CMU at level 4, MEM:1631.3M, EPOCH TIME: 1699566720.923040
[11/09 21:52:00    154s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1631.3M, EPOCH TIME: 1699566720.924102
[11/09 21:52:00    154s] 
[11/09 21:52:00    154s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 21:52:00    154s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.037, MEM:1631.3M, EPOCH TIME: 1699566720.924802
[11/09 21:52:00    154s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1631.3M, EPOCH TIME: 1699566720.924902
[11/09 21:52:00    154s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1631.3M, EPOCH TIME: 1699566720.925003
[11/09 21:52:00    154s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1631.3MB).
[11/09 21:52:00    154s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.047, MEM:1631.3M, EPOCH TIME: 1699566720.927593
[11/09 21:52:00    154s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.047, MEM:1631.3M, EPOCH TIME: 1699566720.927697
[11/09 21:52:00    154s] TDRefine: refinePlace mode is spiral
[11/09 21:52:00    154s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23637.1
[11/09 21:52:00    154s] OPERPROF: Starting RefinePlace at level 1, MEM:1631.3M, EPOCH TIME: 1699566720.927828
[11/09 21:52:00    154s] *** Starting refinePlace (0:02:35 mem=1631.3M) ***
[11/09 21:52:00    154s] Total net bbox length = 4.094e+03 (2.519e+03 1.575e+03) (ext = 2.761e+02)
[11/09 21:52:00    154s] 
[11/09 21:52:00    154s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 21:52:00    154s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 21:52:00    154s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/09 21:52:00    154s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/09 21:52:00    154s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1631.3M, EPOCH TIME: 1699566720.935413
[11/09 21:52:00    154s] Starting refinePlace ...
[11/09 21:52:00    154s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/09 21:52:00    154s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/09 21:52:00    154s] ** Cut row section cpu time 0:00:00.0.
[11/09 21:52:00    154s]    Spread Effort: high, standalone mode, useDDP on.
[11/09 21:52:00    154s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1631.3MB) @(0:02:35 - 0:02:35).
[11/09 21:52:00    154s] Move report: preRPlace moves 3750 insts, mean move: 0.49 um, max move: 8.59 um 
[11/09 21:52:00    154s] 	Max move on inst (risc_v_top_i_uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[12]): (408.88, 341.22) --> (405.40, 336.11)
[11/09 21:52:00    154s] 	Length: 33 sites, height: 1 rows, site name: CoreSite, cell type: DFFRHQX8
[11/09 21:52:01    154s] wireLenOptFixPriorityInst 0 inst fixed
[11/09 21:52:01    154s] Placement tweakage begins.
[11/09 21:52:01    154s] wire length = 1.541e+04
[11/09 21:52:01    155s] wire length = 1.512e+04
[11/09 21:52:01    155s] Placement tweakage ends.
[11/09 21:52:01    155s] Move report: tweak moves 154 insts, mean move: 4.94 um, max move: 19.80 um 
[11/09 21:52:01    155s] 	Max move on inst (risc_v_top_i_memory_rom_rom_memory_reg[66][22]): (347.80, 358.34) --> (367.60, 358.34)
[11/09 21:52:01    155s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:01.0, mem=1631.3MB) @(0:02:35 - 0:02:35).
[11/09 21:52:01    155s] 
[11/09 21:52:01    155s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[11/09 21:52:01    155s] Move report: legalization moves 251 insts, mean move: 1.27 um, max move: 16.13 um spiral
[11/09 21:52:01    155s] 	Max move on inst (risc_v_top_i_g32816__39064): (390.80, 368.60) --> (379.80, 373.73)
[11/09 21:52:01    155s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/09 21:52:01    155s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/09 21:52:01    155s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1631.3MB) @(0:02:35 - 0:02:35).
[11/09 21:52:01    155s] Move report: Detail placement moves 3750 insts, mean move: 0.61 um, max move: 20.18 um 
[11/09 21:52:01    155s] 	Max move on inst (risc_v_top_i_memory_rom_rom_memory_reg[66][22]): (349.13, 356.64) --> (367.60, 358.34)
[11/09 21:52:01    155s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1631.3MB
[11/09 21:52:01    155s] Statistics of distance of Instance movement in refine placement:
[11/09 21:52:01    155s]   maximum (X+Y) =        20.18 um
[11/09 21:52:01    155s]   inst (risc_v_top_i_memory_rom_rom_memory_reg[66][22]) with max move: (349.126, 356.635) -> (367.6, 358.34)
[11/09 21:52:01    155s]   mean    (X+Y) =         0.61 um
[11/09 21:52:01    155s] Total instances flipped for legalization: 1
[11/09 21:52:01    155s] Summary Report:
[11/09 21:52:01    155s] Instances move: 3750 (out of 3751 movable)
[11/09 21:52:01    155s] Instances flipped: 1
[11/09 21:52:01    155s] Mean displacement: 0.61 um
[11/09 21:52:01    155s] Max displacement: 20.18 um (Instance: risc_v_top_i_memory_rom_rom_memory_reg[66][22]) (349.126, 356.635) -> (367.6, 358.34)
[11/09 21:52:01    155s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFQXL
[11/09 21:52:01    155s] Total instances moved : 3750
[11/09 21:52:01    155s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.440, REAL:0.432, MEM:1631.3M, EPOCH TIME: 1699566721.367860
[11/09 21:52:01    155s] Total net bbox length = 5.288e+03 (2.915e+03 2.373e+03) (ext = 2.704e+02)
[11/09 21:52:01    155s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1631.3MB
[11/09 21:52:01    155s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1631.3MB) @(0:02:35 - 0:02:35).
[11/09 21:52:01    155s] *** Finished refinePlace (0:02:35 mem=1631.3M) ***
[11/09 21:52:01    155s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23637.1
[11/09 21:52:01    155s] OPERPROF: Finished RefinePlace at level 1, CPU:0.450, REAL:0.442, MEM:1631.3M, EPOCH TIME: 1699566721.369528
[11/09 21:52:01    155s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1631.3M, EPOCH TIME: 1699566721.369645
[11/09 21:52:01    155s] All LLGs are deleted
[11/09 21:52:01    155s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1631.3M, EPOCH TIME: 1699566721.372222
[11/09 21:52:01    155s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1631.3M, EPOCH TIME: 1699566721.374085
[11/09 21:52:01    155s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1615.3M, EPOCH TIME: 1699566721.377908
[11/09 21:52:01    155s] *** End of Placement (cpu=0:00:12.1, real=0:00:13.0, mem=1615.3M) ***
[11/09 21:52:01    155s] z: 2, totalTracks: 1
[11/09 21:52:01    155s] z: 4, totalTracks: 1
[11/09 21:52:01    155s] z: 6, totalTracks: 1
[11/09 21:52:01    155s] z: 8, totalTracks: 1
[11/09 21:52:01    155s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[11/09 21:52:01    155s] All LLGs are deleted
[11/09 21:52:01    155s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1615.3M, EPOCH TIME: 1699566721.384150
[11/09 21:52:01    155s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1615.3M, EPOCH TIME: 1699566721.384682
[11/09 21:52:01    155s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1615.3M, EPOCH TIME: 1699566721.385458
[11/09 21:52:01    155s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1615.3M, EPOCH TIME: 1699566721.386939
[11/09 21:52:01    155s] Core basic site is CoreSite
[11/09 21:52:01    155s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1615.3M, EPOCH TIME: 1699566721.414016
[11/09 21:52:01    155s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1615.3M, EPOCH TIME: 1699566721.414924
[11/09 21:52:01    155s] Fast DP-INIT is on for default
[11/09 21:52:01    155s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 21:52:01    155s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1615.3M, EPOCH TIME: 1699566721.419135
[11/09 21:52:01    155s] 
[11/09 21:52:01    155s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 21:52:01    155s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.035, MEM:1615.3M, EPOCH TIME: 1699566721.420618
[11/09 21:52:01    155s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1615.3M, EPOCH TIME: 1699566721.422139
[11/09 21:52:01    155s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1615.3M, EPOCH TIME: 1699566721.422874
[11/09 21:52:01    155s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.002, MEM:1615.3M, EPOCH TIME: 1699566721.425104
[11/09 21:52:01    155s] default core: bins with density > 0.750 = 24.26 % ( 41 / 169 )
[11/09 21:52:01    155s] Density distribution unevenness ratio = 35.301%
[11/09 21:52:01    155s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.003, MEM:1615.3M, EPOCH TIME: 1699566721.425295
[11/09 21:52:01    155s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1615.3M, EPOCH TIME: 1699566721.425388
[11/09 21:52:01    155s] All LLGs are deleted
[11/09 21:52:01    155s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1615.3M, EPOCH TIME: 1699566721.428014
[11/09 21:52:01    155s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1615.3M, EPOCH TIME: 1699566721.428458
[11/09 21:52:01    155s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:1615.3M, EPOCH TIME: 1699566721.429779
[11/09 21:52:01    155s] *** Free Virtual Timing Model ...(mem=1615.3M)
[11/09 21:52:01    155s] **INFO: Enable pre-place timing setting for timing analysis
[11/09 21:52:01    155s] Set Using Default Delay Limit as 101.
[11/09 21:52:01    155s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/09 21:52:01    155s] Set Default Net Delay as 0 ps.
[11/09 21:52:01    155s] Set Default Net Load as 0 pF. 
[11/09 21:52:01    155s] **INFO: Analyzing IO path groups for slack adjustment
[11/09 21:52:01    155s] Effort level <high> specified for reg2reg_tmp.23637 path_group
[11/09 21:52:01    155s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/09 21:52:01    155s] #################################################################################
[11/09 21:52:01    155s] # Design Stage: PreRoute
[11/09 21:52:01    155s] # Design Name: risc_v_Pad_Frame
[11/09 21:52:01    155s] # Design Mode: 90nm
[11/09 21:52:01    155s] # Analysis Mode: MMMC Non-OCV 
[11/09 21:52:01    155s] # Parasitics Mode: No SPEF/RCDB 
[11/09 21:52:01    155s] # Signoff Settings: SI Off 
[11/09 21:52:01    155s] #################################################################################
[11/09 21:52:01    155s] Calculate delays in Single mode...
[11/09 21:52:01    155s] Topological Sorting (REAL = 0:00:00.0, MEM = 1603.7M, InitMEM = 1603.7M)
[11/09 21:52:01    155s] Start delay calculation (fullDC) (1 T). (MEM=1603.73)
[11/09 21:52:01    155s] End AAE Lib Interpolated Model. (MEM=1615.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 21:52:02    156s] Total number of fetched objects 4032
[11/09 21:52:02    156s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 21:52:02    156s] End delay calculation. (MEM=1631.77 CPU=0:00:00.5 REAL=0:00:01.0)
[11/09 21:52:02    156s] End delay calculation (fullDC). (MEM=1631.77 CPU=0:00:00.6 REAL=0:00:01.0)
[11/09 21:52:02    156s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1631.8M) ***
[11/09 21:52:02    156s] **INFO: Disable pre-place timing setting for timing analysis
[11/09 21:52:02    156s] Set Using Default Delay Limit as 1000.
[11/09 21:52:02    156s] Set Default Net Delay as 1000 ps.
[11/09 21:52:02    156s] Set Default Net Load as 0.5 pF. 
[11/09 21:52:02    156s] Info: Disable timing driven in postCTS congRepair.
[11/09 21:52:02    156s] 
[11/09 21:52:02    156s] Starting congRepair ...
[11/09 21:52:02    156s] User Input Parameters:
[11/09 21:52:02    156s] - Congestion Driven    : On
[11/09 21:52:02    156s] - Timing Driven        : Off
[11/09 21:52:02    156s] - Area-Violation Based : On
[11/09 21:52:02    156s] - Start Rollback Level : -5
[11/09 21:52:02    156s] - Legalized            : On
[11/09 21:52:02    156s] - Window Based         : Off
[11/09 21:52:02    156s] - eDen incr mode       : Off
[11/09 21:52:02    156s] - Small incr mode      : Off
[11/09 21:52:02    156s] 
[11/09 21:52:02    156s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1622.2M, EPOCH TIME: 1699566722.450549
[11/09 21:52:02    156s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.012, MEM:1622.2M, EPOCH TIME: 1699566722.462139
[11/09 21:52:02    156s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1622.2M, EPOCH TIME: 1699566722.462325
[11/09 21:52:02    156s] Starting Early Global Route congestion estimation: mem = 1622.2M
[11/09 21:52:02    156s] (I)      ==================== Layers =====================
[11/09 21:52:02    156s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:52:02    156s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 21:52:02    156s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:52:02    156s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/09 21:52:02    156s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/09 21:52:02    156s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/09 21:52:02    156s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/09 21:52:02    156s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/09 21:52:02    156s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/09 21:52:02    156s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/09 21:52:02    156s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/09 21:52:02    156s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/09 21:52:02    156s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/09 21:52:02    156s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/09 21:52:02    156s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/09 21:52:02    156s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/09 21:52:02    156s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/09 21:52:02    156s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/09 21:52:02    156s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/09 21:52:02    156s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/09 21:52:02    156s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/09 21:52:02    156s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/09 21:52:02    156s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/09 21:52:02    156s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/09 21:52:02    156s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/09 21:52:02    156s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:52:02    156s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/09 21:52:02    156s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/09 21:52:02    156s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/09 21:52:02    156s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/09 21:52:02    156s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/09 21:52:02    156s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/09 21:52:02    156s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/09 21:52:02    156s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/09 21:52:02    156s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/09 21:52:02    156s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/09 21:52:02    156s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/09 21:52:02    156s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/09 21:52:02    156s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/09 21:52:02    156s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/09 21:52:02    156s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 21:52:02    156s] (I)      Started Import and model ( Curr Mem: 1622.16 MB )
[11/09 21:52:02    156s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/09 21:52:02    156s] (I)      == Non-default Options ==
[11/09 21:52:02    156s] (I)      Maximum routing layer                              : 11
[11/09 21:52:02    156s] (I)      Number of threads                                  : 1
[11/09 21:52:02    156s] (I)      Use non-blocking free Dbs wires                    : false
[11/09 21:52:02    156s] (I)      Method to set GCell size                           : row
[11/09 21:52:02    156s] (I)      Counted 1543 PG shapes. We will not process PG shapes layer by layer.
[11/09 21:52:02    156s] (I)      Use row-based GCell size
[11/09 21:52:02    156s] (I)      Use row-based GCell align
[11/09 21:52:02    156s] (I)      layer 0 area = 80000
[11/09 21:52:02    156s] (I)      layer 1 area = 80000
[11/09 21:52:02    156s] (I)      layer 2 area = 80000
[11/09 21:52:02    156s] (I)      layer 3 area = 80000
[11/09 21:52:02    156s] (I)      layer 4 area = 80000
[11/09 21:52:02    156s] (I)      layer 5 area = 80000
[11/09 21:52:02    156s] (I)      layer 6 area = 80000
[11/09 21:52:02    156s] (I)      layer 7 area = 80000
[11/09 21:52:02    156s] (I)      layer 8 area = 80000
[11/09 21:52:02    156s] (I)      layer 9 area = 400000
[11/09 21:52:02    156s] (I)      layer 10 area = 400000
[11/09 21:52:02    156s] (I)      GCell unit size   : 3420
[11/09 21:52:02    156s] (I)      GCell multiplier  : 1
[11/09 21:52:02    156s] (I)      GCell row height  : 3420
[11/09 21:52:02    156s] (I)      Actual row height : 3420
[11/09 21:52:02    156s] (I)      GCell align ref   : 580000 579880
[11/09 21:52:02    156s] [NR-eGR] Track table information for default rule: 
[11/09 21:52:02    156s] [NR-eGR] Metal1 has single uniform track structure
[11/09 21:52:02    156s] [NR-eGR] Metal2 has single uniform track structure
[11/09 21:52:02    156s] [NR-eGR] Metal3 has single uniform track structure
[11/09 21:52:02    156s] [NR-eGR] Metal4 has single uniform track structure
[11/09 21:52:02    156s] [NR-eGR] Metal5 has single uniform track structure
[11/09 21:52:02    156s] [NR-eGR] Metal6 has single uniform track structure
[11/09 21:52:02    156s] [NR-eGR] Metal7 has single uniform track structure
[11/09 21:52:02    156s] [NR-eGR] Metal8 has single uniform track structure
[11/09 21:52:02    156s] [NR-eGR] Metal9 has single uniform track structure
[11/09 21:52:02    156s] [NR-eGR] Metal10 has single uniform track structure
[11/09 21:52:02    156s] [NR-eGR] Metal11 has single uniform track structure
[11/09 21:52:02    156s] (I)      ==================== Default via =====================
[11/09 21:52:02    156s] (I)      +----+------------------+----------------------------+
[11/09 21:52:02    156s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[11/09 21:52:02    156s] (I)      +----+------------------+----------------------------+
[11/09 21:52:02    156s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[11/09 21:52:02    156s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[11/09 21:52:02    156s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[11/09 21:52:02    156s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[11/09 21:52:02    156s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[11/09 21:52:02    156s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[11/09 21:52:02    156s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[11/09 21:52:02    156s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[11/09 21:52:02    156s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[11/09 21:52:02    156s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[11/09 21:52:02    156s] (I)      +----+------------------+----------------------------+
[11/09 21:52:02    156s] [NR-eGR] Read 1152 PG shapes
[11/09 21:52:02    156s] [NR-eGR] Read 0 clock shapes
[11/09 21:52:02    156s] [NR-eGR] Read 0 other shapes
[11/09 21:52:02    156s] [NR-eGR] #Routing Blockages  : 0
[11/09 21:52:02    156s] [NR-eGR] #Instance Blockages : 712
[11/09 21:52:02    156s] [NR-eGR] #PG Blockages       : 1152
[11/09 21:52:02    156s] [NR-eGR] #Halo Blockages     : 0
[11/09 21:52:02    156s] [NR-eGR] #Boundary Blockages : 0
[11/09 21:52:02    156s] [NR-eGR] #Clock Blockages    : 0
[11/09 21:52:02    156s] [NR-eGR] #Other Blockages    : 0
[11/09 21:52:02    156s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 21:52:02    156s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 21:52:02    156s] [NR-eGR] Read 533 nets ( ignored 0 )
[11/09 21:52:02    156s] (I)      early_global_route_priority property id does not exist.
[11/09 21:52:02    156s] (I)      Read Num Blocks=1864  Num Prerouted Wires=0  Num CS=0
[11/09 21:52:02    156s] (I)      Layer 1 (V) : #blockages 1148 : #preroutes 0
[11/09 21:52:02    156s] (I)      Layer 2 (H) : #blockages 72 : #preroutes 0
[11/09 21:52:02    156s] (I)      Layer 3 (V) : #blockages 472 : #preroutes 0
[11/09 21:52:02    156s] (I)      Layer 4 (H) : #blockages 24 : #preroutes 0
[11/09 21:52:02    156s] (I)      Layer 5 (V) : #blockages 24 : #preroutes 0
[11/09 21:52:02    156s] (I)      Layer 6 (H) : #blockages 24 : #preroutes 0
[11/09 21:52:02    156s] (I)      Layer 7 (V) : #blockages 24 : #preroutes 0
[11/09 21:52:02    156s] (I)      Layer 8 (H) : #blockages 24 : #preroutes 0
[11/09 21:52:02    156s] (I)      Layer 9 (V) : #blockages 24 : #preroutes 0
[11/09 21:52:02    156s] (I)      Layer 10 (H) : #blockages 28 : #preroutes 0
[11/09 21:52:02    156s] (I)      Number of ignored nets                =      0
[11/09 21:52:02    156s] (I)      Number of connected nets              =      0
[11/09 21:52:02    156s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/09 21:52:02    156s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/09 21:52:02    156s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 21:52:02    156s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 21:52:02    156s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 21:52:02    156s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 21:52:02    156s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 21:52:02    156s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 21:52:02    156s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 21:52:02    156s] (I)      Ndr track 0 does not exist
[11/09 21:52:02    156s] (I)      ---------------------Grid Graph Info--------------------
[11/09 21:52:02    156s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/09 21:52:02    156s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/09 21:52:02    156s] (I)      Site width          :   400  (dbu)
[11/09 21:52:02    156s] (I)      Row height          :  3420  (dbu)
[11/09 21:52:02    156s] (I)      GCell row height    :  3420  (dbu)
[11/09 21:52:02    156s] (I)      GCell width         :  3420  (dbu)
[11/09 21:52:02    156s] (I)      GCell height        :  3420  (dbu)
[11/09 21:52:02    156s] (I)      Grid                :   468   468    11
[11/09 21:52:02    156s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/09 21:52:02    156s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/09 21:52:02    156s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[11/09 21:52:02    156s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/09 21:52:02    156s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/09 21:52:02    156s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/09 21:52:02    156s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[11/09 21:52:02    156s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/09 21:52:02    156s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/09 21:52:02    156s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/09 21:52:02    156s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/09 21:52:02    156s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/09 21:52:02    156s] (I)      --------------------------------------------------------
[11/09 21:52:02    156s] 
[11/09 21:52:02    156s] [NR-eGR] ============ Routing rule table ============
[11/09 21:52:02    156s] [NR-eGR] Rule id: 0  Nets: 529
[11/09 21:52:02    156s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 21:52:02    156s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[11/09 21:52:02    156s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[11/09 21:52:02    156s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[11/09 21:52:02    156s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[11/09 21:52:02    156s] [NR-eGR] ========================================
[11/09 21:52:02    156s] [NR-eGR] 
[11/09 21:52:02    156s] (I)      =============== Blocked Tracks ===============
[11/09 21:52:02    156s] (I)      +-------+---------+----------+---------------+
[11/09 21:52:02    156s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 21:52:02    156s] (I)      +-------+---------+----------+---------------+
[11/09 21:52:02    156s] (I)      |     1 |       0 |        0 |         0.00% |
[11/09 21:52:02    156s] (I)      |     2 | 1872000 |  1572340 |        83.99% |
[11/09 21:52:02    156s] (I)      |     3 | 1970748 |  1607875 |        81.59% |
[11/09 21:52:02    156s] (I)      |     4 | 1872000 |  1531864 |        81.83% |
[11/09 21:52:02    156s] (I)      |     5 | 1970748 |  1607839 |        81.59% |
[11/09 21:52:02    156s] (I)      |     6 | 1872000 |  1531864 |        81.83% |
[11/09 21:52:02    156s] (I)      |     7 | 1970748 |  1607839 |        81.59% |
[11/09 21:52:02    156s] (I)      |     8 | 1872000 |  1531864 |        81.83% |
[11/09 21:52:02    156s] (I)      |     9 | 1970748 |  1607839 |        81.59% |
[11/09 21:52:02    156s] (I)      |    10 |  748332 |   612872 |        81.90% |
[11/09 21:52:02    156s] (I)      |    11 |  788112 |   645606 |        81.92% |
[11/09 21:52:02    156s] (I)      +-------+---------+----------+---------------+
[11/09 21:52:02    156s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 1622.16 MB )
[11/09 21:52:02    156s] (I)      Reset routing kernel
[11/09 21:52:02    156s] (I)      Started Global Routing ( Curr Mem: 1622.16 MB )
[11/09 21:52:02    156s] (I)      totalPins=5221  totalGlobalPin=5191 (99.43%)
[11/09 21:52:02    156s] (I)      total 2D Cap : 3105411 = (1616774 H, 1488637 V)
[11/09 21:52:02    156s] [NR-eGR] Layer group 1: route 529 net(s) in layer range [2, 11]
[11/09 21:52:02    156s] (I)      
[11/09 21:52:02    156s] (I)      ============  Phase 1a Route ============
[11/09 21:52:02    156s] (I)      Usage: 8465 = (4078 H, 4387 V) = (0.25% H, 0.29% V) = (6.973e+03um H, 7.502e+03um V)
[11/09 21:52:02    156s] (I)      
[11/09 21:52:02    156s] (I)      ============  Phase 1b Route ============
[11/09 21:52:02    156s] (I)      Usage: 8465 = (4078 H, 4387 V) = (0.25% H, 0.29% V) = (6.973e+03um H, 7.502e+03um V)
[11/09 21:52:02    156s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.447515e+04um
[11/09 21:52:02    156s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/09 21:52:02    156s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/09 21:52:02    156s] (I)      
[11/09 21:52:02    156s] (I)      ============  Phase 1c Route ============
[11/09 21:52:02    156s] (I)      Usage: 8465 = (4078 H, 4387 V) = (0.25% H, 0.29% V) = (6.973e+03um H, 7.502e+03um V)
[11/09 21:52:02    156s] (I)      
[11/09 21:52:02    156s] (I)      ============  Phase 1d Route ============
[11/09 21:52:02    156s] (I)      Usage: 8465 = (4078 H, 4387 V) = (0.25% H, 0.29% V) = (6.973e+03um H, 7.502e+03um V)
[11/09 21:52:02    156s] (I)      
[11/09 21:52:02    156s] (I)      ============  Phase 1e Route ============
[11/09 21:52:02    156s] (I)      Usage: 8465 = (4078 H, 4387 V) = (0.25% H, 0.29% V) = (6.973e+03um H, 7.502e+03um V)
[11/09 21:52:02    156s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.447515e+04um
[11/09 21:52:02    156s] (I)      
[11/09 21:52:02    156s] (I)      ============  Phase 1l Route ============
[11/09 21:52:02    156s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/09 21:52:02    156s] (I)      Layer  2:     303438      5248         0     1545532      323122    (82.71%) 
[11/09 21:52:02    156s] (I)      Layer  3:     363693      4076         0     1588536      378468    (80.76%) 
[11/09 21:52:02    156s] (I)      Layer  4:     343803         2         0     1514504      354150    (81.05%) 
[11/09 21:52:02    156s] (I)      Layer  5:     363798         0         0     1588545      378459    (80.76%) 
[11/09 21:52:02    156s] (I)      Layer  6:     343803         0         0     1514504      354150    (81.05%) 
[11/09 21:52:02    156s] (I)      Layer  7:     363798         0         0     1588545      378459    (80.76%) 
[11/09 21:52:02    156s] (I)      Layer  8:     343803         0         0     1514504      354150    (81.05%) 
[11/09 21:52:02    156s] (I)      Layer  9:     363798         0         0     1588545      378459    (80.76%) 
[11/09 21:52:02    156s] (I)      Layer 10:     136784         0         0      605802      141660    (81.05%) 
[11/09 21:52:02    156s] (I)      Layer 11:     143800         0         0      639961      146840    (81.34%) 
[11/09 21:52:02    156s] (I)      Total:       3070518      9326         0    13688977     3187912    (81.11%) 
[11/09 21:52:02    156s] (I)      
[11/09 21:52:02    156s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 21:52:02    156s] [NR-eGR]                        OverCon            
[11/09 21:52:02    156s] [NR-eGR]                         #Gcell     %Gcell
[11/09 21:52:02    156s] [NR-eGR]        Layer             (1-0)    OverCon
[11/09 21:52:02    156s] [NR-eGR] ----------------------------------------------
[11/09 21:52:02    156s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/09 21:52:02    156s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/09 21:52:02    156s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/09 21:52:02    156s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/09 21:52:02    156s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/09 21:52:02    156s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/09 21:52:02    156s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/09 21:52:02    156s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/09 21:52:02    156s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/09 21:52:02    156s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/09 21:52:02    156s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/09 21:52:02    156s] [NR-eGR] ----------------------------------------------
[11/09 21:52:02    156s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/09 21:52:02    156s] [NR-eGR] 
[11/09 21:52:02    156s] (I)      Finished Global Routing ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1630.16 MB )
[11/09 21:52:02    156s] (I)      total 2D Cap : 3106229 = (1617170 H, 1489059 V)
[11/09 21:52:02    156s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/09 21:52:02    156s] Early Global Route congestion estimation runtime: 0.34 seconds, mem = 1630.2M
[11/09 21:52:02    156s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.350, REAL:0.342, MEM:1630.2M, EPOCH TIME: 1699566722.804112
[11/09 21:52:02    156s] OPERPROF: Starting HotSpotCal at level 1, MEM:1630.2M, EPOCH TIME: 1699566722.804264
[11/09 21:52:02    156s] [hotspot] +------------+---------------+---------------+
[11/09 21:52:02    156s] [hotspot] |            |   max hotspot | total hotspot |
[11/09 21:52:02    156s] [hotspot] +------------+---------------+---------------+
[11/09 21:52:02    156s] [hotspot] | normalized |          0.00 |          0.00 |
[11/09 21:52:02    156s] [hotspot] +------------+---------------+---------------+
[11/09 21:52:02    156s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/09 21:52:02    156s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/09 21:52:02    156s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.008, MEM:1630.2M, EPOCH TIME: 1699566722.812675
[11/09 21:52:02    156s] Skipped repairing congestion.
[11/09 21:52:02    156s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1630.2M, EPOCH TIME: 1699566722.812861
[11/09 21:52:02    156s] Starting Early Global Route wiring: mem = 1630.2M
[11/09 21:52:02    156s] (I)      ============= Track Assignment ============
[11/09 21:52:02    156s] (I)      Started Track Assignment (1T) ( Curr Mem: 1630.16 MB )
[11/09 21:52:02    156s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/09 21:52:02    156s] (I)      Run Multi-thread track assignment
[11/09 21:52:02    156s] (I)      Finished Track Assignment (1T) ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 1630.16 MB )
[11/09 21:52:02    156s] (I)      Started Export ( Curr Mem: 1630.16 MB )
[11/09 21:52:02    156s] [NR-eGR]                  Length (um)   Vias 
[11/09 21:52:02    156s] [NR-eGR] ------------------------------------
[11/09 21:52:02    156s] [NR-eGR]  Metal1   (1H)             0   5218 
[11/09 21:52:02    156s] [NR-eGR]  Metal2   (2V)          8095   7876 
[11/09 21:52:02    156s] [NR-eGR]  Metal3   (3H)          7461     58 
[11/09 21:52:02    156s] [NR-eGR]  Metal4   (4V)            11      0 
[11/09 21:52:02    156s] [NR-eGR]  Metal5   (5H)             0      0 
[11/09 21:52:02    156s] [NR-eGR]  Metal6   (6V)             0      0 
[11/09 21:52:02    156s] [NR-eGR]  Metal7   (7H)             0      0 
[11/09 21:52:02    156s] [NR-eGR]  Metal8   (8V)             0      0 
[11/09 21:52:02    156s] [NR-eGR]  Metal9   (9H)             0      0 
[11/09 21:52:02    156s] [NR-eGR]  Metal10  (10V)            0      0 
[11/09 21:52:02    156s] [NR-eGR]  Metal11  (11H)            0      0 
[11/09 21:52:02    156s] [NR-eGR] ------------------------------------
[11/09 21:52:02    156s] [NR-eGR]           Total        15566  13152 
[11/09 21:52:02    156s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:52:02    156s] [NR-eGR] Total half perimeter of net bounding box: 5289um
[11/09 21:52:02    156s] [NR-eGR] Total length: 15566um, number of vias: 13152
[11/09 21:52:02    156s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:52:02    156s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/09 21:52:02    156s] [NR-eGR] --------------------------------------------------------------------------
[11/09 21:52:02    156s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1630.16 MB )
[11/09 21:52:02    156s] Early Global Route wiring runtime: 0.17 seconds, mem = 1582.2M
[11/09 21:52:02    156s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.170, REAL:0.165, MEM:1582.2M, EPOCH TIME: 1699566722.978074
[11/09 21:52:02    156s] Tdgp not successfully inited but do clear! skip clearing
[11/09 21:52:02    156s] End of congRepair (cpu=0:00:00.5, real=0:00:00.0)
[11/09 21:52:02    156s] *** Finishing placeDesign default flow ***
[11/09 21:52:02    156s] **placeDesign ... cpu = 0: 0:17, real = 0: 0:17, mem = 1575.2M **
[11/09 21:52:02    156s] 
[11/09 21:52:02    156s] Optimization is working on the following views:
[11/09 21:52:02    156s]   Setup views: AnalysisView_WC AnalysisView_BC 
[11/09 21:52:02    156s]   Hold  views: AnalysisView_WC AnalysisView_BC 
[11/09 21:52:02    156s] Tdgp not successfully inited but do clear! skip clearing
[11/09 21:52:03    156s] 
[11/09 21:52:03    156s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:52:03    156s] Severity  ID               Count  Summary                                  
[11/09 21:52:03    156s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/09 21:52:03    156s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/09 21:52:03    157s] *** Message Summary: 3 warning(s), 0 error(s)
[11/09 21:52:03    157s] 
[11/09 21:59:05    220s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[11/09 21:59:05    220s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[11/09 21:59:05    220s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
[11/09 21:59:05    220s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[11/09 21:59:05    220s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[11/09 21:59:05    220s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[11/09 21:59:05    220s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[11/09 21:59:05    220s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[11/09 21:59:05    220s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[11/09 21:59:05    220s] <CMD> routeDesign -globalDetail
[11/09 21:59:05    220s] ### Time Record (routeDesign) is installed.
[11/09 21:59:05    220s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1285.09 (MB), peak = 1339.07 (MB)
[11/09 21:59:05    220s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[11/09 21:59:05    220s] #**INFO: setDesignMode -flowEffort standard
[11/09 21:59:05    220s] #**INFO: setDesignMode -powerEffort none
[11/09 21:59:05    220s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/09 21:59:05    220s] **INFO: User settings:
[11/09 21:59:05    220s] setNanoRouteMode -drouteEndIteration            1
[11/09 21:59:05    220s] setNanoRouteMode -droutePostRouteSpreadWire     1
[11/09 21:59:05    220s] setNanoRouteMode -droutePostRouteWidenWireRule  LEFSpecialRouteSpec
[11/09 21:59:05    220s] setNanoRouteMode -extractThirdPartyCompatible   false
[11/09 21:59:05    220s] setNanoRouteMode -routeBottomRoutingLayer       1
[11/09 21:59:05    220s] setNanoRouteMode -routeTopRoutingLayer          11
[11/09 21:59:05    220s] setNanoRouteMode -routeWithSiDriven             true
[11/09 21:59:05    220s] setNanoRouteMode -routeWithTimingDriven         true
[11/09 21:59:05    220s] setNanoRouteMode -timingEngine                  {}
[11/09 21:59:05    220s] setExtractRCMode -engine                        preRoute
[11/09 21:59:05    220s] setDelayCalMode -engine                         aae
[11/09 21:59:05    220s] setDelayCalMode -ignoreNetLoad                  false
[11/09 21:59:05    220s] 
[11/09 21:59:05    220s] #**INFO: multi-cut via swapping will not be performed after routing.
[11/09 21:59:05    220s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/09 21:59:05    220s] OPERPROF: Starting checkPlace at level 1, MEM:1577.1M, EPOCH TIME: 1699567145.426217
[11/09 21:59:05    220s] z: 2, totalTracks: 1
[11/09 21:59:05    220s] z: 4, totalTracks: 1
[11/09 21:59:05    220s] z: 6, totalTracks: 1
[11/09 21:59:05    220s] z: 8, totalTracks: 1
[11/09 21:59:05    220s] #spOpts: hrOri=1 hrSnap=1 
[11/09 21:59:05    220s] All LLGs are deleted
[11/09 21:59:05    220s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1577.1M, EPOCH TIME: 1699567145.431719
[11/09 21:59:05    220s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1577.1M, EPOCH TIME: 1699567145.432221
[11/09 21:59:05    220s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1577.1M, EPOCH TIME: 1699567145.432453
[11/09 21:59:05    220s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1577.1M, EPOCH TIME: 1699567145.434002
[11/09 21:59:05    220s] Core basic site is CoreSite
[11/09 21:59:05    220s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1577.1M, EPOCH TIME: 1699567145.434319
[11/09 21:59:05    220s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1577.1M, EPOCH TIME: 1699567145.434965
[11/09 21:59:05    220s] SiteArray: non-trimmed site array dimensions = 128 x 1100
[11/09 21:59:05    220s] SiteArray: use 655,360 bytes
[11/09 21:59:05    220s] SiteArray: current memory after site array memory allocation 1577.1M
[11/09 21:59:05    220s] SiteArray: FP blocked sites are writable
[11/09 21:59:05    220s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.004, MEM:1577.1M, EPOCH TIME: 1699567145.438171
[11/09 21:59:05    220s] 
[11/09 21:59:05    220s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 21:59:05    220s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1577.1M, EPOCH TIME: 1699567145.439085
[11/09 21:59:05    220s] Begin checking placement ... (start mem=1577.1M, init mem=1577.1M)
[11/09 21:59:05    220s] Begin checking exclusive groups violation ...
[11/09 21:59:05    220s] There are 0 groups to check, max #box is 0, total #box is 0
[11/09 21:59:05    220s] Finished checking exclusive groups violations. Found 0 Vio.
[11/09 21:59:05    220s] 
[11/09 21:59:05    220s] Running CheckPlace using 1 thread in normal mode...
[11/09 21:59:05    220s] 
[11/09 21:59:05    220s] ...checkPlace normal is done!
[11/09 21:59:05    220s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1577.1M, EPOCH TIME: 1699567145.476707
[11/09 21:59:05    220s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1577.1M, EPOCH TIME: 1699567145.478717
[11/09 21:59:05    220s] *info: Placed = 3751          
[11/09 21:59:05    220s] *info: Unplaced = 0           
[11/09 21:59:05    220s] Placement Density:46.53%(22408/48154)
[11/09 21:59:05    220s] Placement Density (including fixed std cells):46.53%(22408/48154)
[11/09 21:59:05    220s] All LLGs are deleted
[11/09 21:59:05    220s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1577.1M, EPOCH TIME: 1699567145.480036
[11/09 21:59:05    220s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1577.1M, EPOCH TIME: 1699567145.481485
[11/09 21:59:05    220s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1577.1M)
[11/09 21:59:05    220s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.057, MEM:1577.1M, EPOCH TIME: 1699567145.482966
[11/09 21:59:05    220s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[11/09 21:59:05    220s] 
[11/09 21:59:05    220s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/09 21:59:05    220s] *** Changed status on (0) nets in Clock.
[11/09 21:59:05    220s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1577.1M) ***
[11/09 21:59:05    220s] 
[11/09 21:59:05    220s] globalDetailRoute
[11/09 21:59:05    220s] 
[11/09 21:59:05    220s] #Start globalDetailRoute on Thu Nov  9 21:59:05 2023
[11/09 21:59:05    220s] #
[11/09 21:59:05    220s] ### Time Record (globalDetailRoute) is installed.
[11/09 21:59:05    220s] ### Time Record (Pre Callback) is installed.
[11/09 21:59:05    220s] ### Time Record (Pre Callback) is uninstalled.
[11/09 21:59:05    220s] ### Time Record (DB Import) is installed.
[11/09 21:59:05    220s] ### Time Record (Timing Data Generation) is installed.
[11/09 21:59:05    220s] #Generating timing data, please wait...
[11/09 21:59:05    220s] #4029 total nets, 529 already routed, 529 will ignore in trialRoute
[11/09 21:59:05    220s] ### run_trial_route starts on Thu Nov  9 21:59:05 2023 with memory = 1284.10 (MB), peak = 1339.07 (MB)
[11/09 21:59:05    220s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/09 21:59:05    220s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/09 21:59:05    221s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/09 21:59:05    221s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/09 21:59:05    221s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[11/09 21:59:05    221s] ### dump_timing_file starts on Thu Nov  9 21:59:05 2023 with memory = 1297.07 (MB), peak = 1339.07 (MB)
[11/09 21:59:05    221s] ### extractRC starts on Thu Nov  9 21:59:05 2023 with memory = 1292.98 (MB), peak = 1339.07 (MB)
[11/09 21:59:05    221s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 21:59:05    221s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/09 21:59:06    221s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[11/09 21:59:06    221s] ### generate_timing_data starts on Thu Nov  9 21:59:06 2023 with memory = 1293.98 (MB), peak = 1339.07 (MB)
[11/09 21:59:06    221s] #Reporting timing...
[11/09 21:59:06    221s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[11/09 21:59:06    221s] ### report_timing starts on Thu Nov  9 21:59:06 2023 with memory = 1308.38 (MB), peak = 1339.07 (MB)
[11/09 21:59:07    223s] ### report_timing cpu:00:00:02, real:00:00:02, mem:1.3 GB, peak:1.3 GB
[11/09 21:59:07    223s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 1.000 (ns)
[11/09 21:59:07    223s] #OPT Pruned View (First enabled view): AnalysisView_WC
[11/09 21:59:07    223s] #Default setup view is reset to AnalysisView_WC.
[11/09 21:59:07    223s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1332.88 (MB), peak = 1377.45 (MB)
[11/09 21:59:07    223s] #Library Standard Delay: 9.90ps
[11/09 21:59:07    223s] #Slack threshold: 19.80ps
[11/09 21:59:07    223s] ### generate_net_cdm_timing starts on Thu Nov  9 21:59:07 2023 with memory = 1332.89 (MB), peak = 1377.45 (MB)
[11/09 21:59:07    223s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[11/09 21:59:07    223s] #*** Analyzed 0 timing critical paths
[11/09 21:59:07    223s] ### PDTI_get_cap_violations starts on Thu Nov  9 21:59:07 2023 with memory = 1332.97 (MB), peak = 1377.45 (MB)
[11/09 21:59:07    223s] ### PDTI_get_cap_violations cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[11/09 21:59:07    223s] ### PDTI_get_max_trans_slack starts on Thu Nov  9 21:59:07 2023 with memory = 1333.20 (MB), peak = 1377.45 (MB)
[11/09 21:59:08    223s] ### PDTI_get_max_trans_slack cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[11/09 21:59:08    223s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1333.24 (MB), peak = 1377.45 (MB)
[11/09 21:59:08    223s] ### Use bna from skp: 0
[11/09 21:59:08    223s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/09 21:59:08    224s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1341.19 (MB), peak = 1377.45 (MB)
[11/09 21:59:08    224s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[11/09 21:59:08    224s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1341.21 (MB), peak = 1377.45 (MB)
[11/09 21:59:08    224s] ### generate_timing_data cpu:00:00:03, real:00:00:03, mem:1.3 GB, peak:1.3 GB
[11/09 21:59:08    224s] #Current view: AnalysisView_WC AnalysisView_BC 
[11/09 21:59:08    224s] #Current enabled view: AnalysisView_WC AnalysisView_BC 
[11/09 21:59:08    224s] #Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1340.71 (MB), peak = 1377.45 (MB)
[11/09 21:59:08    224s] ### dump_timing_file cpu:00:00:03, real:00:00:03, mem:1.3 GB, peak:1.3 GB
[11/09 21:59:08    224s] #Done generating timing data.
[11/09 21:59:08    224s] ### Time Record (Timing Data Generation) is uninstalled.
[11/09 21:59:08    224s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[11/09 21:59:09    224s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/09 21:59:09    224s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/09 21:59:09    224s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_nrst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/09 21:59:09    224s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_nrst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/09 21:59:09    224s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_rx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/09 21:59:09    224s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_rx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/09 21:59:09    224s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_tx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/09 21:59:09    224s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_tx is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/09 21:59:09    224s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vdd_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/09 21:59:09    224s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vdd_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/09 21:59:09    224s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vdd_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/09 21:59:09    224s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_vss_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/09 21:59:09    224s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vss_i1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/09 21:59:09    224s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_vss_ior is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/09 21:59:09    224s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance NE is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/09 21:59:09    224s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance NE is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/09 21:59:09    224s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance NW is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/09 21:59:09    224s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance NW is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/09 21:59:09    224s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance SE is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/09 21:59:09    224s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance SE is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/09 21:59:09    224s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[11/09 21:59:09    224s] #To increase the message display limit, refer to the product command reference manual.
[11/09 21:59:09    224s] ### Net info: total nets: 4595
[11/09 21:59:09    224s] ### Net info: dirty nets: 0
[11/09 21:59:09    224s] ### Net info: marked as disconnected nets: 0
[11/09 21:59:09    224s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[11/09 21:59:09    224s] #num needed restored net=0
[11/09 21:59:09    224s] #need_extraction net=0 (total=4595)
[11/09 21:59:09    224s] ### Net info: fully routed nets: 0
[11/09 21:59:09    224s] ### Net info: trivial (< 2 pins) nets: 4062
[11/09 21:59:09    224s] ### Net info: unrouted nets: 533
[11/09 21:59:09    224s] ### Net info: re-extraction nets: 0
[11/09 21:59:09    224s] ### Net info: ignored nets: 0
[11/09 21:59:09    224s] ### Net info: skip routing nets: 0
[11/09 21:59:09    224s] ### import design signature (4): route=747217879 fixed_route=747217879 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=2011142286 dirty_area=0 del_dirty_area=0 cell=784760892 placement=1080096979 pin_access=1 inst_pattern=1
[11/09 21:59:09    224s] ### Time Record (DB Import) is uninstalled.
[11/09 21:59:09    224s] #NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
[11/09 21:59:09    224s] #RTESIG:78da9594cb4ec330104559f31523b78b20b5c5337e668b54560850796cabd0b86da43c50
[11/09 21:59:09    224s] #       e22cf87b8cc4a6a8c4ae5796733cb973673cb3f9fb7a038c7085b41c90eb2dc2e3861091
[11/09 21:59:09    224s] #       ec9248a85bc26df8f476c7ae67f3a7e75712040859d57a7770fd02c6c1f53038efabf670
[11/09 21:59:09    224s] #       f38b580dfba21e1c641f5d572fa0fc6a8ba6da41e9f6c558fb3fb836040c196483efc3e9
[11/09 21:59:09    224s] #       d990da58600febfb974fb7ab8a7ad38ddefdeca76fe5da9e0a39c38494097c3f4e33b93c
[11/09 21:59:09    224s] #       61a61342e4e6221ce9129cb805bee28a8705d9beee0a7f5e35090476ac0ec76997026712
[11/09 21:59:09    224s] #       036a19b54ad804cf456e414e37114a8eb0241e84f1a8304906541a9803ae540228355052
[11/09 21:59:09    224s] #       4495473d9186273094c08828a3901298781d95547146e978ad55785fac71653536913e54
[11/09 21:59:09    224s] #       0916186963e3078d12497d6f65781f832fdab2e8cbc0ba766cfe23430e6dd7ba298ab88e
[11/09 21:59:09    224s] #       96390c560d189b9f2814b069f181d1f19f89a9debcfa065660d105
[11/09 21:59:09    224s] #
[11/09 21:59:09    224s] ### Time Record (Data Preparation) is installed.
[11/09 21:59:09    224s] #RTESIG:78da9594c94ec330108639f31423b78720b5c5335e73452a2704a82cd72a346e1b290b4a
[11/09 21:59:09    224s] #       9c036f8f415c40257673b2e2cfb3fcfe3db3f9eb7a038c7085b41c90eb2dc2fd861091ec
[11/09 21:59:09    224s] #       9248a86bc26dd87ab96197b3f9c3e333090284ac6abd3bb87e01e3e07a189cf7557bb8fa
[11/09 21:59:09    224s] #       41ac867d510f0eb2b7aeab17507eb44553eda074fb62acfd1f5c1b02860cb2c1f7e1efc9
[11/09 21:59:09    224s] #       90da586077ebdba777b7ab8a7ad38dde7dada74fe5dafe2ee404135a26f0fd38cde4f217
[11/09 21:59:09    224s] #       33dd10223767e148e7e0c42df015573c7c90edebaef0a7ab2681c08ed5e138ad52e04c62
[11/09 21:59:09    224s] #       402da352099ba0b9c82dc86913a1e4084be2a1301e2d4c92019506e6802b95004a0d9414
[11/09 21:59:09    224s] #       51e5514da4e1090c253022ca28a404267e8f4aaa38a374fcae55785fac71653536111faa
[11/09 21:59:09    224s] #       04098cb4b1f183468924df5b19dec7e08bb62cfa32b0ae1d9bffc8d043dbb56e9ab221ef
[11/09 21:59:09    224s] #       b71ed38989eba81fc204d680b1418b42018b2443a1e3c9c494892f3e01f6f1ddbd
[11/09 21:59:09    224s] #
[11/09 21:59:09    224s] ### Time Record (Data Preparation) is uninstalled.
[11/09 21:59:09    224s] ### Time Record (Global Routing) is installed.
[11/09 21:59:09    224s] ### Time Record (Global Routing) is uninstalled.
[11/09 21:59:09    224s] ### Time Record (Data Preparation) is installed.
[11/09 21:59:09    224s] #Start routing data preparation on Thu Nov  9 21:59:09 2023
[11/09 21:59:09    224s] #
[11/09 21:59:09    224s] #Minimum voltage of a net in the design = 0.000.
[11/09 21:59:09    224s] #Maximum voltage of a net in the design = 1.320.
[11/09 21:59:09    224s] #Voltage range [0.000 - 1.320] has 4589 nets.
[11/09 21:59:09    224s] #Voltage range [0.900 - 1.320] has 3 nets.
[11/09 21:59:09    224s] #Voltage range [0.000 - 0.000] has 3 nets.
[11/09 21:59:09    224s] #Build and mark too close pins for the same net.
[11/09 21:59:09    224s] ### Time Record (Cell Pin Access) is installed.
[11/09 21:59:09    224s] #Rebuild pin access data for design.
[11/09 21:59:09    224s] #Initial pin access analysis.
[11/09 21:59:12    228s] #Detail pin access analysis.
[11/09 21:59:12    228s] ### Time Record (Cell Pin Access) is uninstalled.
[11/09 21:59:13    228s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[11/09 21:59:13    228s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/09 21:59:13    228s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/09 21:59:13    228s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/09 21:59:13    228s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/09 21:59:13    228s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/09 21:59:13    228s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/09 21:59:13    228s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[11/09 21:59:13    228s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[11/09 21:59:13    228s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[11/09 21:59:13    228s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[11/09 21:59:13    228s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1353.24 (MB), peak = 1385.25 (MB)
[11/09 21:59:13    228s] #Regenerating Ggrids automatically.
[11/09 21:59:13    228s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[11/09 21:59:13    228s] #Using automatically generated G-grids.
[11/09 21:59:13    228s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/09 21:59:14    229s] #Done routing data preparation.
[11/09 21:59:14    229s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1359.32 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] ### Time Record (Data Preparation) is uninstalled.
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] #Summary of active signal nets routing constraints set by OPT:
[11/09 21:59:14    229s] #	preferred routing layers      : 0
[11/09 21:59:14    229s] #	preferred routing layer effort: 0
[11/09 21:59:14    229s] #	preferred extra space         : 0
[11/09 21:59:14    229s] #	preferred multi-cut via       : 0
[11/09 21:59:14    229s] #	avoid detour                  : 0
[11/09 21:59:14    229s] #	expansion ratio               : 0
[11/09 21:59:14    229s] #	net priority                  : 0
[11/09 21:59:14    229s] #	s2s control                   : 0
[11/09 21:59:14    229s] #	avoid chaining                : 0
[11/09 21:59:14    229s] #	inst-based stacking via       : 0
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] #Summary of active signal nets routing constraints set by USER:
[11/09 21:59:14    229s] #	preferred routing layers      : 0
[11/09 21:59:14    229s] #	preferred routing layer effort     : 0
[11/09 21:59:14    229s] #	preferred extra space              : 0
[11/09 21:59:14    229s] #	preferred multi-cut via            : 0
[11/09 21:59:14    229s] #	avoid detour                       : 0
[11/09 21:59:14    229s] #	net weight                         : 0
[11/09 21:59:14    229s] #	avoid chaining                     : 0
[11/09 21:59:14    229s] #	cell-based stacking via (required) : 0
[11/09 21:59:14    229s] #	cell-based stacking via (optional) : 0
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] #Start timing driven prevention iteration
[11/09 21:59:14    229s] ### td_prevention_read_timing_data starts on Thu Nov  9 21:59:14 2023 with memory = 1359.33 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] #----------------------------------------------------
[11/09 21:59:14    229s] # Summary of active signal nets routing constraints
[11/09 21:59:14    229s] #+--------------------------+-----------+
[11/09 21:59:14    229s] #+--------------------------+-----------+
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] #----------------------------------------------------
[11/09 21:59:14    229s] #Done timing-driven prevention
[11/09 21:59:14    229s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1360.02 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] #Total number of trivial nets (e.g. < 2 pins) = 4066 (skipped).
[11/09 21:59:14    229s] #Total number of routable nets = 529.
[11/09 21:59:14    229s] #Total number of nets in the design = 4595.
[11/09 21:59:14    229s] #529 routable nets do not have any wires.
[11/09 21:59:14    229s] #529 nets will be global routed.
[11/09 21:59:14    229s] ### Time Record (Data Preparation) is installed.
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] #Finished routing data preparation on Thu Nov  9 21:59:14 2023
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] #Cpu time = 00:00:00
[11/09 21:59:14    229s] #Elapsed time = 00:00:00
[11/09 21:59:14    229s] #Increased memory = 0.52 (MB)
[11/09 21:59:14    229s] #Total memory = 1360.55 (MB)
[11/09 21:59:14    229s] #Peak memory = 1385.25 (MB)
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] ### Time Record (Data Preparation) is uninstalled.
[11/09 21:59:14    229s] ### Time Record (Global Routing) is installed.
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] #Start global routing on Thu Nov  9 21:59:14 2023
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] #Start global routing initialization on Thu Nov  9 21:59:14 2023
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] #Number of eco nets is 0
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] #Start global routing data preparation on Thu Nov  9 21:59:14 2023
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] ### build_merged_routing_blockage_rect_list starts on Thu Nov  9 21:59:14 2023 with memory = 1360.99 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/09 21:59:14    229s] #Start routing resource analysis on Thu Nov  9 21:59:14 2023
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] ### init_is_bin_blocked starts on Thu Nov  9 21:59:14 2023 with memory = 1361.05 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/09 21:59:14    229s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Nov  9 21:59:14 2023 with memory = 1372.80 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/09 21:59:14    229s] ### adjust_flow_cap starts on Thu Nov  9 21:59:14 2023 with memory = 1373.01 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/09 21:59:14    229s] ### adjust_flow_per_partial_route_obs starts on Thu Nov  9 21:59:14 2023 with memory = 1373.01 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/09 21:59:14    229s] ### set_via_blocked starts on Thu Nov  9 21:59:14 2023 with memory = 1373.01 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/09 21:59:14    229s] ### copy_flow starts on Thu Nov  9 21:59:14 2023 with memory = 1373.01 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/09 21:59:14    229s] #Routing resource analysis is done on Thu Nov  9 21:59:14 2023
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] ### report_flow_cap starts on Thu Nov  9 21:59:14 2023 with memory = 1373.02 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] #  Resource Analysis:
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/09 21:59:14    229s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/09 21:59:14    229s] #  --------------------------------------------------------------
[11/09 21:59:14    229s] #  Metal1         H         453        3758       78961    86.58%
[11/09 21:59:14    229s] #  Metal2         V         643        3357       78961    82.59%
[11/09 21:59:14    229s] #  Metal3         H         775        3436       78961    81.14%
[11/09 21:59:14    229s] #  Metal4         V         741        3259       78961    80.98%
[11/09 21:59:14    229s] #  Metal5         H         776        3435       78961    81.12%
[11/09 21:59:14    229s] #  Metal6         V         741        3259       78961    80.98%
[11/09 21:59:14    229s] #  Metal7         H         776        3435       78961    81.12%
[11/09 21:59:14    229s] #  Metal8         V         741        3259       78961    80.98%
[11/09 21:59:14    229s] #  Metal9         H         776        3435       78961    81.12%
[11/09 21:59:14    229s] #  Metal10        V         295        1304       78961    80.98%
[11/09 21:59:14    229s] #  Metal11        H         308        1376       78961    81.12%
[11/09 21:59:14    229s] #  --------------------------------------------------------------
[11/09 21:59:14    229s] #  Total                   7025      82.47%      868571    81.70%
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/09 21:59:14    229s] ### analyze_m2_tracks starts on Thu Nov  9 21:59:14 2023 with memory = 1373.02 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/09 21:59:14    229s] ### report_initial_resource starts on Thu Nov  9 21:59:14 2023 with memory = 1373.02 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/09 21:59:14    229s] ### mark_pg_pins_accessibility starts on Thu Nov  9 21:59:14 2023 with memory = 1373.02 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/09 21:59:14    229s] ### set_net_region starts on Thu Nov  9 21:59:14 2023 with memory = 1373.03 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] #Global routing data preparation is done on Thu Nov  9 21:59:14 2023
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.04 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] ### prepare_level starts on Thu Nov  9 21:59:14 2023 with memory = 1373.04 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] ### init level 1 starts on Thu Nov  9 21:59:14 2023 with memory = 1373.05 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/09 21:59:14    229s] ### Level 1 hgrid = 281 X 281
[11/09 21:59:14    229s] ### init level 2 starts on Thu Nov  9 21:59:14 2023 with memory = 1373.10 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/09 21:59:14    229s] ### Level 2 hgrid = 71 X 71  (large_net only)
[11/09 21:59:14    229s] ### init level 3 starts on Thu Nov  9 21:59:14 2023 with memory = 1376.81 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/09 21:59:14    229s] ### Level 3 hgrid = 18 X 18  (large_net only)
[11/09 21:59:14    229s] ### prepare_level_flow starts on Thu Nov  9 21:59:14 2023 with memory = 1377.52 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] ### init_flow_edge starts on Thu Nov  9 21:59:14 2023 with memory = 1377.52 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/09 21:59:14    229s] ### init_flow_edge starts on Thu Nov  9 21:59:14 2023 with memory = 1381.11 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/09 21:59:14    229s] ### init_flow_edge starts on Thu Nov  9 21:59:14 2023 with memory = 1381.11 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/09 21:59:14    229s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/09 21:59:14    229s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] #Global routing initialization is done on Thu Nov  9 21:59:14 2023
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1381.12 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] #
[11/09 21:59:14    229s] ### routing large nets 
[11/09 21:59:14    229s] #start global routing iteration 1...
[11/09 21:59:14    229s] ### init_flow_edge starts on Thu Nov  9 21:59:14 2023 with memory = 1381.15 (MB), peak = 1385.25 (MB)
[11/09 21:59:14    229s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/09 21:59:14    229s] ### routing at level 3 (topmost level) iter 0
[11/09 21:59:14    230s] ### Uniform Hboxes (4x4)
[11/09 21:59:14    230s] ### routing at level 2 iter 0 for 0 hboxes
[11/09 21:59:14    230s] ### Uniform Hboxes (18x18)
[11/09 21:59:14    230s] ### routing at level 1 iter 0 for 0 hboxes
[11/09 21:59:15    230s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1399.28 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    230s] #
[11/09 21:59:15    230s] #Skip 1/3 round for no nets in the round...
[11/09 21:59:15    230s] #Skip 2/3 round for no nets in the round...
[11/09 21:59:15    230s] #Route nets in 3/3 round...
[11/09 21:59:15    230s] #start global routing iteration 2...
[11/09 21:59:15    230s] ### init_flow_edge starts on Thu Nov  9 21:59:15 2023 with memory = 1396.31 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    230s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:15    230s] ### cal_flow starts on Thu Nov  9 21:59:15 2023 with memory = 1397.14 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    230s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:15    230s] ### routing at level 1 (topmost level) iter 0
[11/09 21:59:15    230s] ### measure_qor starts on Thu Nov  9 21:59:15 2023 with memory = 1397.88 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    230s] ### measure_congestion starts on Thu Nov  9 21:59:15 2023 with memory = 1397.89 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    231s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:15    231s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:15    231s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1396.37 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    231s] #
[11/09 21:59:15    231s] #start global routing iteration 3...
[11/09 21:59:15    231s] ### routing at level 1 (topmost level) iter 1
[11/09 21:59:15    231s] ### measure_qor starts on Thu Nov  9 21:59:15 2023 with memory = 1396.79 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    231s] ### measure_congestion starts on Thu Nov  9 21:59:15 2023 with memory = 1396.79 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    231s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:15    231s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:15    231s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1396.54 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    231s] #
[11/09 21:59:15    231s] ### route_end starts on Thu Nov  9 21:59:15 2023 with memory = 1396.54 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    231s] #
[11/09 21:59:15    231s] #Total number of trivial nets (e.g. < 2 pins) = 4066 (skipped).
[11/09 21:59:15    231s] #Total number of routable nets = 529.
[11/09 21:59:15    231s] #Total number of nets in the design = 4595.
[11/09 21:59:15    231s] #
[11/09 21:59:15    231s] #529 routable nets have routed wires.
[11/09 21:59:15    231s] #
[11/09 21:59:15    231s] #Routed nets constraints summary:
[11/09 21:59:15    231s] #-----------------------------
[11/09 21:59:15    231s] #        Rules   Unconstrained  
[11/09 21:59:15    231s] #-----------------------------
[11/09 21:59:15    231s] #      Default             529  
[11/09 21:59:15    231s] #-----------------------------
[11/09 21:59:15    231s] #        Total             529  
[11/09 21:59:15    231s] #-----------------------------
[11/09 21:59:15    231s] #
[11/09 21:59:15    231s] #Routing constraints summary of the whole design:
[11/09 21:59:15    231s] #-----------------------------
[11/09 21:59:15    231s] #        Rules   Unconstrained  
[11/09 21:59:15    231s] #-----------------------------
[11/09 21:59:15    231s] #      Default             529  
[11/09 21:59:15    231s] #-----------------------------
[11/09 21:59:15    231s] #        Total             529  
[11/09 21:59:15    231s] #-----------------------------
[11/09 21:59:15    231s] #
[11/09 21:59:15    231s] ### adjust_flow_per_partial_route_obs starts on Thu Nov  9 21:59:15 2023 with memory = 1396.56 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    231s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:15    231s] ### cal_base_flow starts on Thu Nov  9 21:59:15 2023 with memory = 1396.56 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    231s] ### init_flow_edge starts on Thu Nov  9 21:59:15 2023 with memory = 1396.56 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    231s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:15    231s] ### cal_flow starts on Thu Nov  9 21:59:15 2023 with memory = 1396.62 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    231s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:15    231s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:15    231s] ### report_overcon starts on Thu Nov  9 21:59:15 2023 with memory = 1396.62 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    231s] #
[11/09 21:59:15    231s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/09 21:59:15    231s] #
[11/09 21:59:15    231s] #                 OverCon          
[11/09 21:59:15    231s] #                  #Gcell    %Gcell
[11/09 21:59:15    231s] #     Layer           (1)   OverCon  Flow/Cap
[11/09 21:59:15    231s] #  ----------------------------------------------
[11/09 21:59:15    231s] #  Metal1        0(0.00%)   (0.00%)     0.24  
[11/09 21:59:15    231s] #  Metal2        0(0.00%)   (0.00%)     0.06  
[11/09 21:59:15    231s] #  Metal3        0(0.00%)   (0.00%)     0.01  
[11/09 21:59:15    231s] #  Metal4        0(0.00%)   (0.00%)     0.00  
[11/09 21:59:15    231s] #  Metal5        0(0.00%)   (0.00%)     0.00  
[11/09 21:59:15    231s] #  Metal6        0(0.00%)   (0.00%)     0.00  
[11/09 21:59:15    231s] #  Metal7        0(0.00%)   (0.00%)     0.00  
[11/09 21:59:15    231s] #  Metal8        0(0.00%)   (0.00%)     0.00  
[11/09 21:59:15    231s] #  Metal9        0(0.00%)   (0.00%)     0.00  
[11/09 21:59:15    231s] #  Metal10       0(0.00%)   (0.00%)     0.00  
[11/09 21:59:15    231s] #  Metal11       0(0.00%)   (0.00%)     0.00  
[11/09 21:59:15    231s] #  ----------------------------------------------
[11/09 21:59:15    231s] #     Total      0(0.00%)   (0.00%)
[11/09 21:59:15    231s] #
[11/09 21:59:15    231s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/09 21:59:15    231s] #  Overflow after GR: 0.00% H + 0.00% V
[11/09 21:59:15    231s] #
[11/09 21:59:15    231s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:15    231s] ### cal_base_flow starts on Thu Nov  9 21:59:15 2023 with memory = 1396.63 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    231s] ### init_flow_edge starts on Thu Nov  9 21:59:15 2023 with memory = 1396.63 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    231s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:15    231s] ### cal_flow starts on Thu Nov  9 21:59:15 2023 with memory = 1396.63 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    231s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:15    231s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:15    231s] ### generate_cong_map_content starts on Thu Nov  9 21:59:15 2023 with memory = 1396.64 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    231s] ### Sync with Inovus CongMap starts on Thu Nov  9 21:59:15 2023 with memory = 1396.80 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    231s] #Hotspot report including placement blocked areas
[11/09 21:59:15    231s] OPERPROF: Starting HotSpotCal at level 1, MEM:1691.9M, EPOCH TIME: 1699567155.741993
[11/09 21:59:15    231s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/09 21:59:15    231s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[11/09 21:59:15    231s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/09 21:59:15    231s] [hotspot] |   Metal1(H)    |              0.26 |              0.52 |   300.95   369.36   328.31   396.72 |
[11/09 21:59:15    231s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[11/09 21:59:15    231s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[11/09 21:59:15    231s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[11/09 21:59:15    231s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[11/09 21:59:15    231s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[11/09 21:59:15    231s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[11/09 21:59:15    231s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[11/09 21:59:15    231s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[11/09 21:59:15    231s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[11/09 21:59:15    231s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[11/09 21:59:15    231s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/09 21:59:15    231s] [hotspot] |      worst     | (Metal1)     0.26 | (Metal1)     0.52 |                                     |
[11/09 21:59:15    231s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/09 21:59:15    231s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[11/09 21:59:15    231s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/09 21:59:15    231s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/09 21:59:15    231s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[11/09 21:59:15    231s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/09 21:59:15    231s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.130, REAL:0.128, MEM:1691.9M, EPOCH TIME: 1699567155.870196
[11/09 21:59:15    231s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:15    231s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:15    231s] ### update starts on Thu Nov  9 21:59:15 2023 with memory = 1397.92 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    231s] #Complete Global Routing.
[11/09 21:59:15    231s] #Total wire length = 14538 um.
[11/09 21:59:15    231s] #Total half perimeter of net bounding box = 6042 um.
[11/09 21:59:15    231s] #Total wire length on LAYER Metal1 = 31 um.
[11/09 21:59:15    231s] #Total wire length on LAYER Metal2 = 10582 um.
[11/09 21:59:15    231s] #Total wire length on LAYER Metal3 = 3916 um.
[11/09 21:59:15    231s] #Total wire length on LAYER Metal4 = 9 um.
[11/09 21:59:15    231s] #Total wire length on LAYER Metal5 = 0 um.
[11/09 21:59:15    231s] #Total wire length on LAYER Metal6 = 0 um.
[11/09 21:59:15    231s] #Total wire length on LAYER Metal7 = 0 um.
[11/09 21:59:15    231s] #Total wire length on LAYER Metal8 = 0 um.
[11/09 21:59:15    231s] #Total wire length on LAYER Metal9 = 0 um.
[11/09 21:59:15    231s] #Total wire length on LAYER Metal10 = 0 um.
[11/09 21:59:15    231s] #Total wire length on LAYER Metal11 = 0 um.
[11/09 21:59:15    231s] #Total number of vias = 6747
[11/09 21:59:15    231s] #Up-Via Summary (total 6747):
[11/09 21:59:15    231s] #           
[11/09 21:59:15    231s] #-----------------------
[11/09 21:59:15    231s] # Metal1           5255
[11/09 21:59:15    231s] # Metal2           1490
[11/09 21:59:15    231s] # Metal3              2
[11/09 21:59:15    231s] #-----------------------
[11/09 21:59:15    231s] #                  6747 
[11/09 21:59:15    231s] #
[11/09 21:59:15    231s] #Total number of involved regular nets 116
[11/09 21:59:15    231s] #Maximum src to sink distance  503.0
[11/09 21:59:15    231s] #Average of max src_to_sink distance  23.2
[11/09 21:59:15    231s] #Average of ave src_to_sink distance  17.0
[11/09 21:59:15    231s] ### update cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:15    231s] ### report_overcon starts on Thu Nov  9 21:59:15 2023 with memory = 1398.38 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    231s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:15    231s] ### report_overcon starts on Thu Nov  9 21:59:15 2023 with memory = 1398.38 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    231s] #Max overcon = 0 track.
[11/09 21:59:15    231s] #Total overcon = 0.00%.
[11/09 21:59:15    231s] #Worst layer Gcell overcon rate = 0.00%.
[11/09 21:59:15    231s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:15    231s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:15    231s] ### global_route design signature (7): route=216577593 net_attr=1770937517
[11/09 21:59:15    231s] #
[11/09 21:59:15    231s] #Global routing statistics:
[11/09 21:59:15    231s] #Cpu time = 00:00:02
[11/09 21:59:15    231s] #Elapsed time = 00:00:02
[11/09 21:59:15    231s] #Increased memory = 32.44 (MB)
[11/09 21:59:15    231s] #Total memory = 1392.98 (MB)
[11/09 21:59:15    231s] #Peak memory = 1411.62 (MB)
[11/09 21:59:15    231s] #
[11/09 21:59:15    231s] #Finished global routing on Thu Nov  9 21:59:15 2023
[11/09 21:59:15    231s] #
[11/09 21:59:15    231s] #
[11/09 21:59:15    231s] ### Time Record (Global Routing) is uninstalled.
[11/09 21:59:15    231s] ### Time Record (Data Preparation) is installed.
[11/09 21:59:15    231s] ### Time Record (Data Preparation) is uninstalled.
[11/09 21:59:15    231s] ### track-assign external-init starts on Thu Nov  9 21:59:15 2023 with memory = 1381.68 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    231s] ### Time Record (Track Assignment) is installed.
[11/09 21:59:15    231s] ### Time Record (Track Assignment) is uninstalled.
[11/09 21:59:15    231s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/09 21:59:15    231s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1381.69 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    231s] ### track-assign engine-init starts on Thu Nov  9 21:59:15 2023 with memory = 1381.70 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    231s] ### Time Record (Track Assignment) is installed.
[11/09 21:59:15    231s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/09 21:59:15    231s] ### track-assign core-engine starts on Thu Nov  9 21:59:15 2023 with memory = 1381.76 (MB), peak = 1411.62 (MB)
[11/09 21:59:15    231s] #Start Track Assignment.
[11/09 21:59:16    231s] #Done with 989 horizontal wires in 9 hboxes and 3443 vertical wires in 9 hboxes.
[11/09 21:59:16    231s] #Done with 131 horizontal wires in 9 hboxes and 571 vertical wires in 9 hboxes.
[11/09 21:59:16    231s] #Done with 9 horizontal wires in 9 hboxes and 9 vertical wires in 9 hboxes.
[11/09 21:59:16    231s] #
[11/09 21:59:16    231s] #Track assignment summary:
[11/09 21:59:16    231s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/09 21:59:16    231s] #------------------------------------------------------------------------
[11/09 21:59:16    231s] # Metal1        20.79 	 20.35%  	  0.00% 	 20.35%
[11/09 21:59:16    231s] # Metal2     10777.66 	  0.01%  	  0.00% 	  0.00%
[11/09 21:59:16    231s] # Metal3      3889.24 	  0.06%  	  0.00% 	  0.02%
[11/09 21:59:16    231s] # Metal4        10.15 	  0.00%  	  0.00% 	  0.00%
[11/09 21:59:16    231s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[11/09 21:59:16    231s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[11/09 21:59:16    231s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[11/09 21:59:16    231s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[11/09 21:59:16    231s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[11/09 21:59:16    231s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[11/09 21:59:16    231s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[11/09 21:59:16    231s] #------------------------------------------------------------------------
[11/09 21:59:16    231s] # All       14697.84  	  0.05% 	  0.00% 	  0.00%
[11/09 21:59:16    231s] #Complete Track Assignment.
[11/09 21:59:16    231s] #Total wire length = 14824 um.
[11/09 21:59:16    231s] #Total half perimeter of net bounding box = 6042 um.
[11/09 21:59:16    231s] #Total wire length on LAYER Metal1 = 20 um.
[11/09 21:59:16    231s] #Total wire length on LAYER Metal2 = 10944 um.
[11/09 21:59:16    231s] #Total wire length on LAYER Metal3 = 3850 um.
[11/09 21:59:16    231s] #Total wire length on LAYER Metal4 = 10 um.
[11/09 21:59:16    231s] #Total wire length on LAYER Metal5 = 0 um.
[11/09 21:59:16    231s] #Total wire length on LAYER Metal6 = 0 um.
[11/09 21:59:16    231s] #Total wire length on LAYER Metal7 = 0 um.
[11/09 21:59:16    231s] #Total wire length on LAYER Metal8 = 0 um.
[11/09 21:59:16    231s] #Total wire length on LAYER Metal9 = 0 um.
[11/09 21:59:16    231s] #Total wire length on LAYER Metal10 = 0 um.
[11/09 21:59:16    231s] #Total wire length on LAYER Metal11 = 0 um.
[11/09 21:59:16    231s] #Total number of vias = 6747
[11/09 21:59:16    231s] #Up-Via Summary (total 6747):
[11/09 21:59:16    231s] #           
[11/09 21:59:16    231s] #-----------------------
[11/09 21:59:16    231s] # Metal1           5255
[11/09 21:59:16    231s] # Metal2           1490
[11/09 21:59:16    231s] # Metal3              2
[11/09 21:59:16    231s] #-----------------------
[11/09 21:59:16    231s] #                  6747 
[11/09 21:59:16    231s] #
[11/09 21:59:16    231s] ### track_assign design signature (10): route=1407063474
[11/09 21:59:16    231s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/09 21:59:16    231s] ### Time Record (Track Assignment) is uninstalled.
[11/09 21:59:16    231s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1381.97 (MB), peak = 1411.62 (MB)
[11/09 21:59:16    231s] #
[11/09 21:59:16    231s] #Start post global route fixing for timing critical nets ...
[11/09 21:59:16    231s] #
[11/09 21:59:16    231s] ### update_timing_after_routing starts on Thu Nov  9 21:59:16 2023 with memory = 1381.97 (MB), peak = 1411.62 (MB)
[11/09 21:59:16    231s] ### Time Record (Timing Data Generation) is installed.
[11/09 21:59:16    231s] #* Updating design timing data...
[11/09 21:59:16    231s] #Extracting RC...
[11/09 21:59:16    231s] Un-suppress "**WARN ..." messages.
[11/09 21:59:16    231s] #
[11/09 21:59:16    231s] #Start tQuantus RC extraction...
[11/09 21:59:16    231s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[11/09 21:59:16    231s] #Extract in track assign mode
[11/09 21:59:16    231s] #Start building rc corner(s)...
[11/09 21:59:16    231s] #Number of RC Corner = 2
[11/09 21:59:16    231s] #Corner RC_Extraction_WC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[11/09 21:59:16    231s] #Corner RC_Extraction_BC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[11/09 21:59:16    231s] #METAL_1 -> Metal1 (1)
[11/09 21:59:16    231s] #METAL_2 -> Metal2 (2)
[11/09 21:59:16    231s] #METAL_3 -> Metal3 (3)
[11/09 21:59:16    231s] #METAL_4 -> Metal4 (4)
[11/09 21:59:16    231s] #METAL_5 -> Metal5 (5)
[11/09 21:59:16    231s] #METAL_6 -> Metal6 (6)
[11/09 21:59:16    231s] #METAL_7 -> Metal7 (7)
[11/09 21:59:16    231s] #METAL_8 -> Metal8 (8)
[11/09 21:59:16    231s] #METAL_9 -> Metal9 (9)
[11/09 21:59:16    231s] #METAL_10 -> Metal10 (10)
[11/09 21:59:16    231s] #METAL_11 -> Metal11 (11)
[11/09 21:59:16    231s] #SADV_On
[11/09 21:59:16    231s] # Corner(s) : 
[11/09 21:59:16    231s] #RC_Extraction_WC [25.00] 
[11/09 21:59:16    231s] #RC_Extraction_BC [25.00]
[11/09 21:59:17    232s] # Corner id: 0
[11/09 21:59:17    232s] # Layout Scale: 1.000000
[11/09 21:59:17    232s] # Has Metal Fill model: yes
[11/09 21:59:17    232s] # Temperature was set
[11/09 21:59:17    232s] # Temperature : 25.000000
[11/09 21:59:17    232s] # Ref. Temp   : 25.000000
[11/09 21:59:17    232s] # Corner id: 1
[11/09 21:59:17    232s] # Layout Scale: 1.000000
[11/09 21:59:17    232s] # Has Metal Fill model: yes
[11/09 21:59:17    232s] # Temperature was set
[11/09 21:59:17    232s] # Temperature : 25.000000
[11/09 21:59:17    232s] # Ref. Temp   : 25.000000
[11/09 21:59:17    232s] #SADV_Off
[11/09 21:59:17    232s] #total pattern=286 [11, 792]
[11/09 21:59:17    232s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[11/09 21:59:17    232s] #found CAPMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[11/09 21:59:17    232s] #found RESMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
[11/09 21:59:17    232s] #number model r/c [1,1] [11,792] read
[11/09 21:59:17    232s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1384.76 (MB), peak = 1411.62 (MB)
[11/09 21:59:19    235s] #Finish check_net_pin_list step Enter extract
[11/09 21:59:19    235s] #Start init net ripin tree building
[11/09 21:59:19    235s] #Finish init net ripin tree building
[11/09 21:59:19    235s] #Cpu time = 00:00:00
[11/09 21:59:19    235s] #Elapsed time = 00:00:00
[11/09 21:59:19    235s] #Increased memory = 0.16 (MB)
[11/09 21:59:19    235s] #Total memory = 1393.34 (MB)
[11/09 21:59:19    235s] #Peak memory = 1411.62 (MB)
[11/09 21:59:19    235s] #begin processing metal fill model file
[11/09 21:59:19    235s] #end processing metal fill model file
[11/09 21:59:19    235s] ### track-assign external-init starts on Thu Nov  9 21:59:19 2023 with memory = 1393.35 (MB), peak = 1411.62 (MB)
[11/09 21:59:19    235s] ### Time Record (Track Assignment) is installed.
[11/09 21:59:19    235s] ### Time Record (Track Assignment) is uninstalled.
[11/09 21:59:19    235s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:19    235s] ### track-assign engine-init starts on Thu Nov  9 21:59:19 2023 with memory = 1393.35 (MB), peak = 1411.62 (MB)
[11/09 21:59:19    235s] ### Time Record (Track Assignment) is installed.
[11/09 21:59:19    235s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:19    235s] #
[11/09 21:59:19    235s] #Start Post Track Assignment Wire Spread.
[11/09 21:59:19    235s] #Done with 135 horizontal wires in 9 hboxes and 381 vertical wires in 9 hboxes.
[11/09 21:59:19    235s] #Complete Post Track Assignment Wire Spread.
[11/09 21:59:19    235s] #
[11/09 21:59:19    235s] ### Time Record (Track Assignment) is uninstalled.
[11/09 21:59:19    235s] #Length limit = 200 pitches
[11/09 21:59:19    235s] #opt mode = 2
[11/09 21:59:19    235s] #Finish check_net_pin_list step Fix net pin list
[11/09 21:59:19    235s] #Start generate extraction boxes.
[11/09 21:59:19    235s] #
[11/09 21:59:19    235s] #Extract using 30 x 30 Hboxes
[11/09 21:59:19    235s] #11x11 initial hboxes
[11/09 21:59:19    235s] #Use area based hbox pruning.
[11/09 21:59:19    235s] #0/0 hboxes pruned.
[11/09 21:59:19    235s] #Complete generating extraction boxes.
[11/09 21:59:19    235s] #Extract 13 hboxes with single thread on machine with  Xeon 2.30GHz 46080KB Cache 8CPU...
[11/09 21:59:19    235s] #Process 0 special clock nets for rc extraction
[11/09 21:59:20    235s] #Total 529 nets were built. 6 nodes added to break long wires. 0 net(s) have incomplete routes.
[11/09 21:59:22    237s] #Run Statistics for Extraction:
[11/09 21:59:22    237s] #   Cpu time = 00:00:03, elapsed time = 00:00:03 .
[11/09 21:59:22    237s] #   Increased memory =    42.72 (MB), total memory =  1436.20 (MB), peak memory =  1436.25 (MB)
[11/09 21:59:22    237s] #
[11/09 21:59:22    237s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[11/09 21:59:22    237s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1400.85 (MB), peak = 1436.26 (MB)
[11/09 21:59:22    237s] #RC Statistics: 7189 Res, 4623 Ground Cap, 0 XCap (Edge to Edge)
[11/09 21:59:22    237s] #RC V/H edge ratio: 0.33, Avg V/H Edge Length: 1008.73 (4706), Avg L-Edge Length: 8787.19 (1111)
[11/09 21:59:22    237s] #Register nets and terms for rcdb /tmp/innovus_temp_23637_ip-172-31-46-123.us-east-2.compute.internal_iteso-s018_rSSpFV/nr23637_lrrppx.rcdb.d
[11/09 21:59:22    237s] #Finish registering nets and terms for rcdb.
[11/09 21:59:22    237s] #Start writing RC data.
[11/09 21:59:22    237s] #Finish writing RC data
[11/09 21:59:22    237s] #Finish writing rcdb with 9844 nodes, 9315 edges, and 0 xcaps
[11/09 21:59:22    237s] #6 inserted nodes are removed
[11/09 21:59:22    237s] ### track-assign external-init starts on Thu Nov  9 21:59:22 2023 with memory = 1405.20 (MB), peak = 1436.26 (MB)
[11/09 21:59:22    237s] ### Time Record (Track Assignment) is installed.
[11/09 21:59:22    237s] ### Time Record (Track Assignment) is uninstalled.
[11/09 21:59:22    237s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:22    237s] ### track-assign engine-init starts on Thu Nov  9 21:59:22 2023 with memory = 1405.20 (MB), peak = 1436.26 (MB)
[11/09 21:59:22    237s] ### Time Record (Track Assignment) is installed.
[11/09 21:59:22    237s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:22    237s] #Remove Post Track Assignment Wire Spread
[11/09 21:59:22    237s] ### Time Record (Track Assignment) is uninstalled.
[11/09 21:59:22    237s] Restoring parasitic data from file '/tmp/innovus_temp_23637_ip-172-31-46-123.us-east-2.compute.internal_iteso-s018_rSSpFV/nr23637_lrrppx.rcdb.d' ...
[11/09 21:59:22    237s] Opening parasitic data file '/tmp/innovus_temp_23637_ip-172-31-46-123.us-east-2.compute.internal_iteso-s018_rSSpFV/nr23637_lrrppx.rcdb.d' for reading (mem: 1738.234M)
[11/09 21:59:22    237s] Reading RCDB with compressed RC data.
[11/09 21:59:22    237s] Opening parasitic data file '/tmp/innovus_temp_23637_ip-172-31-46-123.us-east-2.compute.internal_iteso-s018_rSSpFV/nr23637_lrrppx.rcdb.d' for content verification (mem: 1738.234M)
[11/09 21:59:22    237s] Reading RCDB with compressed RC data.
[11/09 21:59:22    237s] Closing parasitic data file '/tmp/innovus_temp_23637_ip-172-31-46-123.us-east-2.compute.internal_iteso-s018_rSSpFV/nr23637_lrrppx.rcdb.d': 0 access done (mem: 1738.234M)
[11/09 21:59:22    237s] Closing parasitic data file '/tmp/innovus_temp_23637_ip-172-31-46-123.us-east-2.compute.internal_iteso-s018_rSSpFV/nr23637_lrrppx.rcdb.d': 0 access done (mem: 1738.234M)
[11/09 21:59:22    237s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1738.234M)
[11/09 21:59:22    237s] Following multi-corner parasitics specified:
[11/09 21:59:22    237s] 	/tmp/innovus_temp_23637_ip-172-31-46-123.us-east-2.compute.internal_iteso-s018_rSSpFV/nr23637_lrrppx.rcdb.d (rcdb)
[11/09 21:59:22    237s] Opening parasitic data file '/tmp/innovus_temp_23637_ip-172-31-46-123.us-east-2.compute.internal_iteso-s018_rSSpFV/nr23637_lrrppx.rcdb.d' for reading (mem: 1738.234M)
[11/09 21:59:22    237s] Reading RCDB with compressed RC data.
[11/09 21:59:22    237s] 		Cell risc_v_Pad_Frame has rcdb /tmp/innovus_temp_23637_ip-172-31-46-123.us-east-2.compute.internal_iteso-s018_rSSpFV/nr23637_lrrppx.rcdb.d specified
[11/09 21:59:22    237s] Cell risc_v_Pad_Frame, hinst 
[11/09 21:59:22    237s] processing rcdb (/tmp/innovus_temp_23637_ip-172-31-46-123.us-east-2.compute.internal_iteso-s018_rSSpFV/nr23637_lrrppx.rcdb.d) for hinst (top) of cell (risc_v_Pad_Frame);
[11/09 21:59:22    237s] Closing parasitic data file '/tmp/innovus_temp_23637_ip-172-31-46-123.us-east-2.compute.internal_iteso-s018_rSSpFV/nr23637_lrrppx.rcdb.d': 0 access done (mem: 1738.234M)
[11/09 21:59:22    237s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1714.234M)
[11/09 21:59:22    237s] Opening parasitic data file '/tmp/innovus_temp_23637_ip-172-31-46-123.us-east-2.compute.internal_iteso-s018_rSSpFV/risc_v_Pad_Frame_23637_gDMHwd.rcdb.d/risc_v_Pad_Frame.rcdb.d' for reading (mem: 1714.234M)
[11/09 21:59:22    237s] Reading RCDB with compressed RC data.
[11/09 21:59:23    238s] Closing parasitic data file '/tmp/innovus_temp_23637_ip-172-31-46-123.us-east-2.compute.internal_iteso-s018_rSSpFV/risc_v_Pad_Frame_23637_gDMHwd.rcdb.d/risc_v_Pad_Frame.rcdb.d': 0 access done (mem: 1714.234M)
[11/09 21:59:23    238s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=1714.234M)
[11/09 21:59:23    238s] Done read_parasitics... (cpu: 0:00:00.4 real: 0:00:01.0 mem: 1714.234M)
[11/09 21:59:23    238s] #
[11/09 21:59:23    238s] #Restore RCDB.
[11/09 21:59:23    238s] ### track-assign external-init starts on Thu Nov  9 21:59:23 2023 with memory = 1404.65 (MB), peak = 1436.26 (MB)
[11/09 21:59:23    238s] ### Time Record (Track Assignment) is installed.
[11/09 21:59:23    238s] ### Time Record (Track Assignment) is uninstalled.
[11/09 21:59:23    238s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:23    238s] ### track-assign engine-init starts on Thu Nov  9 21:59:23 2023 with memory = 1404.65 (MB), peak = 1436.26 (MB)
[11/09 21:59:23    238s] ### Time Record (Track Assignment) is installed.
[11/09 21:59:23    238s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:23    238s] #Remove Post Track Assignment Wire Spread
[11/09 21:59:23    238s] ### Time Record (Track Assignment) is uninstalled.
[11/09 21:59:23    238s] #
[11/09 21:59:23    238s] #Complete tQuantus RC extraction.
[11/09 21:59:23    238s] #Cpu time = 00:00:07
[11/09 21:59:23    238s] #Elapsed time = 00:00:07
[11/09 21:59:23    238s] #Increased memory = 22.04 (MB)
[11/09 21:59:23    238s] #Total memory = 1404.01 (MB)
[11/09 21:59:23    238s] #Peak memory = 1436.26 (MB)
[11/09 21:59:23    238s] #
[11/09 21:59:23    238s] Un-suppress "**WARN ..." messages.
[11/09 21:59:23    238s] #RC Extraction Completed...
[11/09 21:59:23    238s] ### update_timing starts on Thu Nov  9 21:59:23 2023 with memory = 1404.01 (MB), peak = 1436.26 (MB)
[11/09 21:59:23    238s] AAE_INFO: switching -siAware from false to true ...
[11/09 21:59:23    238s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[11/09 21:59:23    238s] ### generate_timing_data starts on Thu Nov  9 21:59:23 2023 with memory = 1386.02 (MB), peak = 1436.26 (MB)
[11/09 21:59:23    238s] #Reporting timing...
[11/09 21:59:23    238s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[11/09 21:59:23    238s] ### report_timing starts on Thu Nov  9 21:59:23 2023 with memory = 1386.04 (MB), peak = 1436.26 (MB)
[11/09 21:59:26    241s] ### report_timing cpu:00:00:03, real:00:00:03, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:26    241s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 1.000 (ns)
[11/09 21:59:26    241s] #Stage 1: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1416.63 (MB), peak = 1452.57 (MB)
[11/09 21:59:26    241s] #Library Standard Delay: 9.90ps
[11/09 21:59:26    241s] #Slack threshold: 0.00ps
[11/09 21:59:26    241s] ### generate_net_cdm_timing starts on Thu Nov  9 21:59:26 2023 with memory = 1416.63 (MB), peak = 1452.57 (MB)
[11/09 21:59:26    241s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:26    241s] #*** Analyzed 0 timing critical paths
[11/09 21:59:26    241s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1416.63 (MB), peak = 1452.57 (MB)
[11/09 21:59:26    241s] ### Use bna from skp: 0
[11/09 21:59:26    241s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1417.26 (MB), peak = 1452.57 (MB)
[11/09 21:59:26    241s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[11/09 21:59:26    241s] Worst slack reported in the design = 9999999562023526247432192.000000 (early)
[11/09 21:59:26    241s] *** writeDesignTiming (0:00:00.1) ***
[11/09 21:59:26    241s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1417.41 (MB), peak = 1452.57 (MB)
[11/09 21:59:26    241s] Un-suppress "**WARN ..." messages.
[11/09 21:59:26    241s] ### generate_timing_data cpu:00:00:03, real:00:00:03, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:26    241s] #Number of victim nets: 0
[11/09 21:59:26    241s] #Number of aggressor nets: 0
[11/09 21:59:26    241s] #Number of weak nets: 0
[11/09 21:59:26    241s] #Number of critical nets: 0
[11/09 21:59:26    241s] #	level 1 [   0.0, -1000.0]: 0 nets
[11/09 21:59:26    241s] #	level 2 [   0.0, -1000.0]: 0 nets
[11/09 21:59:26    241s] #	level 3 [   0.0, -1000.0]: 0 nets
[11/09 21:59:26    241s] #Total number of nets: 529
[11/09 21:59:26    241s] ### update_timing cpu:00:00:03, real:00:00:03, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:26    241s] ### Time Record (Timing Data Generation) is uninstalled.
[11/09 21:59:26    241s] ### update_timing_after_routing cpu:00:00:10, real:00:00:10, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:26    241s] #Total number of significant detoured timing critical nets is 0
[11/09 21:59:26    241s] #Total number of selected detoured timing critical nets is 0
[11/09 21:59:26    241s] #
[11/09 21:59:26    241s] #----------------------------------------------------
[11/09 21:59:26    241s] # Summary of active signal nets routing constraints
[11/09 21:59:26    241s] #+--------------------------+-----------+
[11/09 21:59:26    241s] #+--------------------------+-----------+
[11/09 21:59:26    241s] #
[11/09 21:59:26    241s] #----------------------------------------------------
[11/09 21:59:26    241s] ### run_free_timing_graph starts on Thu Nov  9 21:59:26 2023 with memory = 1417.45 (MB), peak = 1452.57 (MB)
[11/09 21:59:26    241s] ### Time Record (Timing Data Generation) is installed.
[11/09 21:59:26    241s] ### Time Record (Timing Data Generation) is uninstalled.
[11/09 21:59:26    241s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:26    241s] ### run_build_timing_graph starts on Thu Nov  9 21:59:26 2023 with memory = 1404.86 (MB), peak = 1452.57 (MB)
[11/09 21:59:26    241s] ### Time Record (Timing Data Generation) is installed.
[11/09 21:59:26    242s] Current (total cpu=0:04:02, real=0:20:51, peak res=1452.6M, current mem=1382.6M)
[11/09 21:59:26    242s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1393.4M, current mem=1393.4M)
[11/09 21:59:26    242s] Current (total cpu=0:04:02, real=0:20:51, peak res=1452.6M, current mem=1393.4M)
[11/09 21:59:26    242s] Current (total cpu=0:04:02, real=0:20:51, peak res=1452.6M, current mem=1393.4M)
[11/09 21:59:27    242s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1393.6M, current mem=1393.6M)
[11/09 21:59:27    242s] Current (total cpu=0:04:02, real=0:20:52, peak res=1452.6M, current mem=1393.6M)
[11/09 21:59:27    242s] ### Time Record (Timing Data Generation) is uninstalled.
[11/09 21:59:27    242s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:27    242s] ### track-assign external-init starts on Thu Nov  9 21:59:27 2023 with memory = 1393.61 (MB), peak = 1452.57 (MB)
[11/09 21:59:27    242s] ### Time Record (Track Assignment) is installed.
[11/09 21:59:27    242s] ### Time Record (Track Assignment) is uninstalled.
[11/09 21:59:27    242s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:27    242s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.61 (MB), peak = 1452.57 (MB)
[11/09 21:59:27    242s] #* Importing design timing data...
[11/09 21:59:27    242s] #Number of victim nets: 0
[11/09 21:59:27    242s] #Number of aggressor nets: 0
[11/09 21:59:27    242s] #Number of weak nets: 0
[11/09 21:59:27    242s] #Number of critical nets: 0
[11/09 21:59:27    242s] #	level 1 [   0.0, -1000.0]: 0 nets
[11/09 21:59:27    242s] #	level 2 [   0.0, -1000.0]: 0 nets
[11/09 21:59:27    242s] #	level 3 [   0.0, -1000.0]: 0 nets
[11/09 21:59:27    242s] #Total number of nets: 529
[11/09 21:59:27    242s] ### track-assign engine-init starts on Thu Nov  9 21:59:27 2023 with memory = 1393.61 (MB), peak = 1452.57 (MB)
[11/09 21:59:27    242s] ### Time Record (Track Assignment) is installed.
[11/09 21:59:27    242s] #
[11/09 21:59:27    242s] #timing driven effort level: 3
[11/09 21:59:27    242s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:27    242s] ### track-assign core-engine starts on Thu Nov  9 21:59:27 2023 with memory = 1393.61 (MB), peak = 1452.57 (MB)
[11/09 21:59:27    242s] #Start Track Assignment With Timing Driven.
[11/09 21:59:27    242s] #Done with 19 horizontal wires in 9 hboxes and 122 vertical wires in 9 hboxes.
[11/09 21:59:27    242s] #Done with 6 horizontal wires in 9 hboxes and 58 vertical wires in 9 hboxes.
[11/09 21:59:27    242s] #Done with 9 horizontal wires in 9 hboxes and 9 vertical wires in 9 hboxes.
[11/09 21:59:27    242s] #
[11/09 21:59:27    242s] #Track assignment summary:
[11/09 21:59:27    242s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/09 21:59:27    242s] #------------------------------------------------------------------------
[11/09 21:59:27    242s] # Metal1        20.39 	 20.75%  	  0.00% 	 20.75%
[11/09 21:59:27    242s] # Metal2     10761.32 	  0.01%  	  0.00% 	  0.00%
[11/09 21:59:27    242s] # Metal3      3884.64 	  0.03%  	  0.00% 	  0.02%
[11/09 21:59:27    242s] # Metal4        10.15 	  0.00%  	  0.00% 	  0.00%
[11/09 21:59:27    242s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[11/09 21:59:27    242s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[11/09 21:59:27    242s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[11/09 21:59:27    242s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[11/09 21:59:27    242s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[11/09 21:59:27    242s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[11/09 21:59:27    242s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[11/09 21:59:27    242s] #------------------------------------------------------------------------
[11/09 21:59:27    242s] # All       14676.50  	  0.04% 	  0.00% 	  0.00%
[11/09 21:59:27    242s] #Complete Track Assignment With Timing Driven.
[11/09 21:59:27    242s] #Total wire length = 14819 um.
[11/09 21:59:27    242s] #Total half perimeter of net bounding box = 6042 um.
[11/09 21:59:27    242s] #Total wire length on LAYER Metal1 = 20 um.
[11/09 21:59:27    242s] #Total wire length on LAYER Metal2 = 10943 um.
[11/09 21:59:27    242s] #Total wire length on LAYER Metal3 = 3846 um.
[11/09 21:59:27    242s] #Total wire length on LAYER Metal4 = 10 um.
[11/09 21:59:27    242s] #Total wire length on LAYER Metal5 = 0 um.
[11/09 21:59:27    242s] #Total wire length on LAYER Metal6 = 0 um.
[11/09 21:59:27    242s] #Total wire length on LAYER Metal7 = 0 um.
[11/09 21:59:27    242s] #Total wire length on LAYER Metal8 = 0 um.
[11/09 21:59:27    242s] #Total wire length on LAYER Metal9 = 0 um.
[11/09 21:59:27    242s] #Total wire length on LAYER Metal10 = 0 um.
[11/09 21:59:27    242s] #Total wire length on LAYER Metal11 = 0 um.
[11/09 21:59:27    242s] #Total number of vias = 6747
[11/09 21:59:27    242s] #Up-Via Summary (total 6747):
[11/09 21:59:27    242s] #           
[11/09 21:59:27    242s] #-----------------------
[11/09 21:59:27    242s] # Metal1           5255
[11/09 21:59:27    242s] # Metal2           1490
[11/09 21:59:27    242s] # Metal3              2
[11/09 21:59:27    242s] #-----------------------
[11/09 21:59:27    242s] #                  6747 
[11/09 21:59:27    242s] #
[11/09 21:59:27    242s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:27    242s] ### Time Record (Track Assignment) is uninstalled.
[11/09 21:59:27    242s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.64 (MB), peak = 1452.57 (MB)
[11/09 21:59:27    242s] #
[11/09 21:59:27    242s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/09 21:59:27    242s] #Cpu time = 00:00:18
[11/09 21:59:27    242s] #Elapsed time = 00:00:18
[11/09 21:59:27    242s] #Increased memory = 49.07 (MB)
[11/09 21:59:27    242s] #Total memory = 1391.63 (MB)
[11/09 21:59:27    242s] #Peak memory = 1452.57 (MB)
[11/09 21:59:27    242s] ### Time Record (Detail Routing) is installed.
[11/09 21:59:27    242s] #Start reading timing information from file .timing_file_23637.tif.gz ...
[11/09 21:59:27    242s] #WARNING (NRDB-194) 
[11/09 21:59:27    242s] #No setup time constraints read in
[11/09 21:59:27    242s] #Read in timing information for 8 ports, 3775 instances from timing file .timing_file_23637.tif.gz.
[11/09 21:59:27    242s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[11/09 21:59:27    242s] #
[11/09 21:59:27    242s] #Start Detail Routing..
[11/09 21:59:27    242s] #start initial detail routing ...
[11/09 21:59:27    242s] ### Design has 0 dirty nets, has valid drcs
[11/09 21:59:27    242s] #   Improving pin accessing ...
[11/09 21:59:27    242s] #    elapsed time = 00:00:00, memory = 1415.34 (MB)
[11/09 21:59:30    246s] #    completing 20% with 6 violations
[11/09 21:59:30    246s] #    elapsed time = 00:00:04, memory = 1434.94 (MB)
[11/09 21:59:30    246s] #    completing 30% with 6 violations
[11/09 21:59:30    246s] #    elapsed time = 00:00:04, memory = 1435.09 (MB)
[11/09 21:59:33    248s] #    completing 40% with 11 violations
[11/09 21:59:33    248s] #    elapsed time = 00:00:06, memory = 1436.07 (MB)
[11/09 21:59:34    249s] #    completing 50% with 11 violations
[11/09 21:59:34    249s] #    elapsed time = 00:00:07, memory = 1436.11 (MB)
[11/09 21:59:34    249s] #    completing 60% with 11 violations
[11/09 21:59:34    249s] #    elapsed time = 00:00:07, memory = 1436.12 (MB)
[11/09 21:59:37    252s] #    completing 70% with 23 violations
[11/09 21:59:37    252s] #    elapsed time = 00:00:10, memory = 1437.34 (MB)
[11/09 21:59:37    252s] #    completing 80% with 23 violations
[11/09 21:59:37    252s] #    elapsed time = 00:00:10, memory = 1437.34 (MB)
[11/09 21:59:40    255s] #    completing 90% with 29 violations
[11/09 21:59:40    255s] #    elapsed time = 00:00:13, memory = 1438.62 (MB)
[11/09 21:59:41    256s] #    completing 100% with 29 violations
[11/09 21:59:41    256s] #    elapsed time = 00:00:14, memory = 1438.16 (MB)
[11/09 21:59:41    256s] ### Routing stats: routing = 6.29% drc-check-only = 0.33%
[11/09 21:59:41    256s] #   number of violations = 29
[11/09 21:59:41    256s] #
[11/09 21:59:41    256s] #    By Layer and Type :
[11/09 21:59:41    256s] #	         MetSpc    Short   Totals
[11/09 21:59:41    256s] #	Metal1        2       18       20
[11/09 21:59:41    256s] #	Metal2        4        5        9
[11/09 21:59:41    256s] #	Totals        6       23       29
[11/09 21:59:41    256s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1395.21 (MB), peak = 1452.57 (MB)
[11/09 21:59:41    256s] #start 1st optimization iteration ...
[11/09 21:59:41    257s] ### Routing stats: routing = 6.29% drc-check-only = 0.33%
[11/09 21:59:41    257s] #   number of violations = 0
[11/09 21:59:41    257s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1405.56 (MB), peak = 1455.59 (MB)
[11/09 21:59:41    257s] #Complete Detail Routing.
[11/09 21:59:41    257s] #Total wire length = 16385 um.
[11/09 21:59:41    257s] #Total half perimeter of net bounding box = 6042 um.
[11/09 21:59:41    257s] #Total wire length on LAYER Metal1 = 276 um.
[11/09 21:59:41    257s] #Total wire length on LAYER Metal2 = 11610 um.
[11/09 21:59:41    257s] #Total wire length on LAYER Metal3 = 4498 um.
[11/09 21:59:41    257s] #Total wire length on LAYER Metal4 = 0 um.
[11/09 21:59:41    257s] #Total wire length on LAYER Metal5 = 0 um.
[11/09 21:59:41    257s] #Total wire length on LAYER Metal6 = 0 um.
[11/09 21:59:41    257s] #Total wire length on LAYER Metal7 = 0 um.
[11/09 21:59:41    257s] #Total wire length on LAYER Metal8 = 0 um.
[11/09 21:59:41    257s] #Total wire length on LAYER Metal9 = 0 um.
[11/09 21:59:41    257s] #Total wire length on LAYER Metal10 = 0 um.
[11/09 21:59:41    257s] #Total wire length on LAYER Metal11 = 0 um.
[11/09 21:59:41    257s] #Total number of vias = 7623
[11/09 21:59:41    257s] #Up-Via Summary (total 7623):
[11/09 21:59:41    257s] #           
[11/09 21:59:41    257s] #-----------------------
[11/09 21:59:41    257s] # Metal1           5387
[11/09 21:59:41    257s] # Metal2           2236
[11/09 21:59:41    257s] #-----------------------
[11/09 21:59:41    257s] #                  7623 
[11/09 21:59:41    257s] #
[11/09 21:59:41    257s] #Total number of DRC violations = 0
[11/09 21:59:41    257s] ### Time Record (Detail Routing) is uninstalled.
[11/09 21:59:41    257s] #Cpu time = 00:00:15
[11/09 21:59:41    257s] #Elapsed time = 00:00:15
[11/09 21:59:41    257s] #Increased memory = 13.95 (MB)
[11/09 21:59:41    257s] #Total memory = 1405.58 (MB)
[11/09 21:59:41    257s] #Peak memory = 1455.59 (MB)
[11/09 21:59:42    257s] ### Time Record (Post Route Wire Spreading) is installed.
[11/09 21:59:42    257s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[11/09 21:59:42    257s] #
[11/09 21:59:42    257s] #Start Post Route wire spreading..
[11/09 21:59:42    257s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[11/09 21:59:42    257s] #
[11/09 21:59:42    257s] #Start DRC checking..
[11/09 21:59:44    259s] #   number of violations = 0
[11/09 21:59:44    259s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1404.60 (MB), peak = 1455.59 (MB)
[11/09 21:59:44    259s] #CELL_VIEW risc_v_Pad_Frame,init has no DRC violation.
[11/09 21:59:44    259s] #Total number of DRC violations = 0
[11/09 21:59:44    259s] #Total number of process antenna violations = 0
[11/09 21:59:44    259s] #Total number of net violated process antenna rule = 0
[11/09 21:59:44    259s] #
[11/09 21:59:44    259s] #Start data preparation for wire spreading...
[11/09 21:59:44    259s] #
[11/09 21:59:44    259s] #Data preparation is done on Thu Nov  9 21:59:44 2023
[11/09 21:59:44    259s] #
[11/09 21:59:44    259s] ### track-assign engine-init starts on Thu Nov  9 21:59:44 2023 with memory = 1404.60 (MB), peak = 1455.59 (MB)
[11/09 21:59:44    259s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/09 21:59:44    259s] #
[11/09 21:59:44    259s] #Start Post Route Wire Spread.
[11/09 21:59:44    259s] #Done with 141 horizontal wires in 18 hboxes and 268 vertical wires in 18 hboxes.
[11/09 21:59:44    259s] #Complete Post Route Wire Spread.
[11/09 21:59:44    259s] #
[11/09 21:59:44    259s] #Total wire length = 16527 um.
[11/09 21:59:44    259s] #Total half perimeter of net bounding box = 6042 um.
[11/09 21:59:44    259s] #Total wire length on LAYER Metal1 = 278 um.
[11/09 21:59:44    259s] #Total wire length on LAYER Metal2 = 11700 um.
[11/09 21:59:44    259s] #Total wire length on LAYER Metal3 = 4549 um.
[11/09 21:59:44    259s] #Total wire length on LAYER Metal4 = 0 um.
[11/09 21:59:44    259s] #Total wire length on LAYER Metal5 = 0 um.
[11/09 21:59:44    259s] #Total wire length on LAYER Metal6 = 0 um.
[11/09 21:59:44    259s] #Total wire length on LAYER Metal7 = 0 um.
[11/09 21:59:44    259s] #Total wire length on LAYER Metal8 = 0 um.
[11/09 21:59:44    259s] #Total wire length on LAYER Metal9 = 0 um.
[11/09 21:59:44    259s] #Total wire length on LAYER Metal10 = 0 um.
[11/09 21:59:44    259s] #Total wire length on LAYER Metal11 = 0 um.
[11/09 21:59:44    259s] #Total number of vias = 7623
[11/09 21:59:44    259s] #Up-Via Summary (total 7623):
[11/09 21:59:44    259s] #           
[11/09 21:59:44    259s] #-----------------------
[11/09 21:59:44    259s] # Metal1           5387
[11/09 21:59:44    259s] # Metal2           2236
[11/09 21:59:44    259s] #-----------------------
[11/09 21:59:44    259s] #                  7623 
[11/09 21:59:44    259s] #
[11/09 21:59:44    259s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[11/09 21:59:44    259s] #
[11/09 21:59:44    259s] #Start DRC checking..
[11/09 21:59:46    261s] #   number of violations = 0
[11/09 21:59:46    261s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1404.27 (MB), peak = 1455.59 (MB)
[11/09 21:59:46    261s] #CELL_VIEW risc_v_Pad_Frame,init has no DRC violation.
[11/09 21:59:46    261s] #Total number of DRC violations = 0
[11/09 21:59:46    261s] #Total number of process antenna violations = 0
[11/09 21:59:46    261s] #Total number of net violated process antenna rule = 0
[11/09 21:59:46    262s] #   number of violations = 0
[11/09 21:59:46    262s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1404.04 (MB), peak = 1455.59 (MB)
[11/09 21:59:46    262s] #CELL_VIEW risc_v_Pad_Frame,init has no DRC violation.
[11/09 21:59:46    262s] #Total number of DRC violations = 0
[11/09 21:59:46    262s] #Total number of process antenna violations = 0
[11/09 21:59:46    262s] #Total number of net violated process antenna rule = 0
[11/09 21:59:46    262s] #Post Route wire spread is done.
[11/09 21:59:46    262s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/09 21:59:46    262s] #Total wire length = 16527 um.
[11/09 21:59:46    262s] #Total half perimeter of net bounding box = 6042 um.
[11/09 21:59:46    262s] #Total wire length on LAYER Metal1 = 278 um.
[11/09 21:59:46    262s] #Total wire length on LAYER Metal2 = 11700 um.
[11/09 21:59:46    262s] #Total wire length on LAYER Metal3 = 4549 um.
[11/09 21:59:46    262s] #Total wire length on LAYER Metal4 = 0 um.
[11/09 21:59:46    262s] #Total wire length on LAYER Metal5 = 0 um.
[11/09 21:59:46    262s] #Total wire length on LAYER Metal6 = 0 um.
[11/09 21:59:46    262s] #Total wire length on LAYER Metal7 = 0 um.
[11/09 21:59:46    262s] #Total wire length on LAYER Metal8 = 0 um.
[11/09 21:59:46    262s] #Total wire length on LAYER Metal9 = 0 um.
[11/09 21:59:46    262s] #Total wire length on LAYER Metal10 = 0 um.
[11/09 21:59:46    262s] #Total wire length on LAYER Metal11 = 0 um.
[11/09 21:59:46    262s] #Total number of vias = 7623
[11/09 21:59:46    262s] #Up-Via Summary (total 7623):
[11/09 21:59:46    262s] #           
[11/09 21:59:46    262s] #-----------------------
[11/09 21:59:46    262s] # Metal1           5387
[11/09 21:59:46    262s] # Metal2           2236
[11/09 21:59:46    262s] #-----------------------
[11/09 21:59:46    262s] #                  7623 
[11/09 21:59:46    262s] #
[11/09 21:59:46    262s] #detailRoute Statistics:
[11/09 21:59:46    262s] #Cpu time = 00:00:20
[11/09 21:59:46    262s] #Elapsed time = 00:00:20
[11/09 21:59:46    262s] #Increased memory = 12.41 (MB)
[11/09 21:59:46    262s] #Total memory = 1404.04 (MB)
[11/09 21:59:46    262s] #Peak memory = 1455.59 (MB)
[11/09 21:59:46    262s] ### global_detail_route design signature (39): route=2125562998 flt_obj=0 vio=1905142130 shield_wire=1
[11/09 21:59:46    262s] ### Time Record (DB Export) is installed.
[11/09 21:59:46    262s] ### export design design signature (40): route=2125562998 fixed_route=747217879 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1738950682 dirty_area=0 del_dirty_area=0 cell=784760892 placement=1080096979 pin_access=1870418541 inst_pattern=1
[11/09 21:59:47    262s] #	no debugging net set
[11/09 21:59:47    262s] ### Time Record (DB Export) is uninstalled.
[11/09 21:59:47    262s] ### Time Record (Post Callback) is installed.
[11/09 21:59:47    262s] ### Time Record (Post Callback) is uninstalled.
[11/09 21:59:47    262s] #
[11/09 21:59:47    262s] #globalDetailRoute statistics:
[11/09 21:59:47    262s] #Cpu time = 00:00:41
[11/09 21:59:47    262s] #Elapsed time = 00:00:42
[11/09 21:59:47    262s] #Increased memory = 115.75 (MB)
[11/09 21:59:47    262s] #Total memory = 1401.27 (MB)
[11/09 21:59:47    262s] #Peak memory = 1455.59 (MB)
[11/09 21:59:47    262s] #Number of warnings = 24
[11/09 21:59:47    262s] #Total number of warnings = 60
[11/09 21:59:47    262s] #Number of fails = 0
[11/09 21:59:47    262s] #Total number of fails = 0
[11/09 21:59:47    262s] #Complete globalDetailRoute on Thu Nov  9 21:59:47 2023
[11/09 21:59:47    262s] #
[11/09 21:59:47    262s] ### Time Record (globalDetailRoute) is uninstalled.
[11/09 21:59:47    262s] #Default setup view is reset to AnalysisView_WC.
[11/09 21:59:47    262s] #Default setup view is reset to AnalysisView_WC.
[11/09 21:59:47    262s] AAE_INFO: Post Route call back at the end of routeDesign
[11/09 21:59:47    262s] #routeDesign: cpu time = 00:00:42, elapsed time = 00:00:42, memory = 1381.70 (MB), peak = 1455.59 (MB)
[11/09 21:59:47    262s] 
[11/09 21:59:47    262s] *** Summary of all messages that are not suppressed in this session:
[11/09 21:59:47    262s] Severity  ID               Count  Summary                                  
[11/09 21:59:47    262s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[11/09 21:59:47    262s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[11/09 21:59:47    262s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[11/09 21:59:47    262s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[11/09 21:59:47    262s] WARNING   TCLCMD-1403          2  '%s'                                     
[11/09 21:59:47    262s] *** Message Summary: 11 warning(s), 0 error(s)
[11/09 21:59:47    262s] 
[11/09 21:59:47    262s] ### Time Record (routeDesign) is uninstalled.
[11/09 21:59:47    262s] ### 
[11/09 21:59:47    262s] ###   Scalability Statistics
[11/09 21:59:47    262s] ### 
[11/09 21:59:47    262s] ### --------------------------------+----------------+----------------+----------------+
[11/09 21:59:47    262s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/09 21:59:47    262s] ### --------------------------------+----------------+----------------+----------------+
[11/09 21:59:47    262s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/09 21:59:47    262s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/09 21:59:47    262s] ###   Timing Data Generation        |        00:00:14|        00:00:14|             1.0|
[11/09 21:59:47    262s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/09 21:59:47    262s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/09 21:59:47    262s] ###   Cell Pin Access               |        00:00:04|        00:00:04|             1.0|
[11/09 21:59:47    262s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[11/09 21:59:47    262s] ###   Global Routing                |        00:00:02|        00:00:02|             1.0|
[11/09 21:59:47    262s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[11/09 21:59:47    262s] ###   Detail Routing                |        00:00:15|        00:00:15|             1.0|
[11/09 21:59:47    262s] ###   Post Route Wire Spreading     |        00:00:05|        00:00:05|             1.0|
[11/09 21:59:47    262s] ###   Entire Command                |        00:00:42|        00:00:42|             1.0|
[11/09 21:59:47    262s] ### --------------------------------+----------------+----------------+----------------+
[11/09 21:59:47    262s] ### 
[11/09 22:00:49    272s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[11/09 22:00:49    272s] VERIFY_CONNECTIVITY use new engine.
[11/09 22:00:49    272s] 
[11/09 22:00:49    272s] ******** Start: VERIFY CONNECTIVITY ********
[11/09 22:00:49    272s] Start Time: Thu Nov  9 22:00:49 2023
[11/09 22:00:49    272s] 
[11/09 22:00:49    272s] Design Name: risc_v_Pad_Frame
[11/09 22:00:49    272s] Database Units: 2000
[11/09 22:00:49    272s] Design Boundary: (0.0000, 0.0000) (800.0000, 800.0900)
[11/09 22:00:49    272s] Error Limit = 1000; Warning Limit = 50
[11/09 22:00:49    272s] Check all nets
[11/09 22:00:49    272s] **WARN: (IMPVFC-97):	IO pin VDD1 of net VDD1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/09 22:00:49    272s] **WARN: (IMPVFC-97):	IO pin VSS1 of net VSS1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/09 22:00:49    272s] **WARN: (IMPVFC-97):	IO pin VDDIOR1 of net VDDIOR1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/09 22:00:49    272s] **WARN: (IMPVFC-97):	IO pin VSSIOR1 of net VSSIOR1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/09 22:00:49    273s] Net VDD: has special routes with opens.
[11/09 22:00:49    273s] Net VSS: has special routes with opens.
[11/09 22:00:49    273s] 
[11/09 22:00:49    273s] Begin Summary 
[11/09 22:00:49    273s]     20 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[11/09 22:00:49    273s]     20 total info(s) created.
[11/09 22:00:49    273s] End Summary
[11/09 22:00:49    273s] 
[11/09 22:00:49    273s] End Time: Thu Nov  9 22:00:49 2023
[11/09 22:00:49    273s] Time Elapsed: 0:00:00.0
[11/09 22:00:49    273s] 
[11/09 22:00:49    273s] ******** End: VERIFY CONNECTIVITY ********
[11/09 22:00:49    273s]   Verification Complete : 20 Viols.  0 Wrngs.
[11/09 22:00:49    273s]   (CPU Time: 0:00:00.2  MEM: 0.000M)
[11/09 22:00:49    273s] 
[11/09 22:03:14    296s] <CMD> saveDesign risc_v_Pad_Frame_without_clock.enc
[11/09 22:03:14    296s] #% Begin save design ... (date=11/09 22:03:14, mem=1387.2M)
[11/09 22:03:14    296s] % Begin Save ccopt configuration ... (date=11/09 22:03:14, mem=1387.2M)
[11/09 22:03:14    296s] % End Save ccopt configuration ... (date=11/09 22:03:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1388.1M, current mem=1388.1M)
[11/09 22:03:14    296s] % Begin Save netlist data ... (date=11/09 22:03:14, mem=1388.1M)
[11/09 22:03:14    296s] Writing Binary DB to risc_v_Pad_Frame_without_clock.enc.dat/risc_v_Pad_Frame.v.bin in single-threaded mode...
[11/09 22:03:14    296s] % End Save netlist data ... (date=11/09 22:03:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1388.2M, current mem=1388.2M)
[11/09 22:03:14    296s] Saving symbol-table file ...
[11/09 22:03:14    296s] Saving congestion map file risc_v_Pad_Frame_without_clock.enc.dat/risc_v_Pad_Frame.route.congmap.gz ...
[11/09 22:03:15    296s] % Begin Save AAE data ... (date=11/09 22:03:15, mem=1388.8M)
[11/09 22:03:15    296s] Saving AAE Data ...
[11/09 22:03:15    296s] AAE DB initialization (MEM=1717.16 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/09 22:03:15    296s] % End Save AAE data ... (date=11/09 22:03:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1389.9M, current mem=1389.9M)
[11/09 22:03:15    296s] Saving preference file risc_v_Pad_Frame_without_clock.enc.dat/gui.pref.tcl ...
[11/09 22:03:15    296s] Saving mode setting ...
[11/09 22:03:15    296s] Saving global file ...
[11/09 22:03:15    296s] % Begin Save floorplan data ... (date=11/09 22:03:15, mem=1392.8M)
[11/09 22:03:15    296s] Saving floorplan file ...
[11/09 22:03:15    296s] Convert 0 swires and 0 svias from compressed groups
[11/09 22:03:15    296s] % End Save floorplan data ... (date=11/09 22:03:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1393.2M, current mem=1393.2M)
[11/09 22:03:15    296s] Saving PG file risc_v_Pad_Frame_without_clock.enc.dat/risc_v_Pad_Frame.pg.gz, version#2, (Created by Innovus v21.12-s106_1 on Thu Nov  9 22:03:15 2023)
[11/09 22:03:15    296s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1717.7M) ***
[11/09 22:03:15    296s] Saving Drc markers ...
[11/09 22:03:16    296s] ... 20 markers are saved ...
[11/09 22:03:16    296s] ... 0 geometry drc markers are saved ...
[11/09 22:03:16    296s] ... 0 antenna drc markers are saved ...
[11/09 22:03:16    296s] % Begin Save placement data ... (date=11/09 22:03:16, mem=1393.2M)
[11/09 22:03:16    296s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/09 22:03:16    296s] Save Adaptive View Pruning View Names to Binary file
[11/09 22:03:16    296s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1720.7M) ***
[11/09 22:03:16    296s] % End Save placement data ... (date=11/09 22:03:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1393.3M, current mem=1393.3M)
[11/09 22:03:16    296s] % Begin Save routing data ... (date=11/09 22:03:16, mem=1393.3M)
[11/09 22:03:16    296s] Saving route file ...
[11/09 22:03:16    296s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1717.7M) ***
[11/09 22:03:16    296s] % End Save routing data ... (date=11/09 22:03:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1393.6M, current mem=1393.6M)
[11/09 22:03:16    296s] Saving property file risc_v_Pad_Frame_without_clock.enc.dat/risc_v_Pad_Frame.prop
[11/09 22:03:16    296s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1720.7M) ***
[11/09 22:03:16    296s] #Saving pin access data to file risc_v_Pad_Frame_without_clock.enc.dat/risc_v_Pad_Frame.apa ...
[11/09 22:03:16    297s] #
[11/09 22:03:16    297s] Saving preRoute extracted patterns in file 'risc_v_Pad_Frame_without_clock.enc.dat/risc_v_Pad_Frame.techData.gz' ...
[11/09 22:03:16    297s] Saving preRoute extraction data in directory 'risc_v_Pad_Frame_without_clock.enc.dat/extraction/' ...
[11/09 22:03:16    297s] Checksum of RCGrid density data::132
[11/09 22:03:16    297s] % Begin Save power constraints data ... (date=11/09 22:03:16, mem=1395.6M)
[11/09 22:03:16    297s] % End Save power constraints data ... (date=11/09 22:03:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1395.7M, current mem=1395.7M)
[11/09 22:03:17    297s] Generated self-contained design risc_v_Pad_Frame_without_clock.enc.dat
[11/09 22:03:17    297s] #% End save design ... (date=11/09 22:03:17, total cpu=0:00:01.0, real=0:00:03.0, peak res=1398.6M, current mem=1398.6M)
[11/09 22:03:17    297s] *** Message Summary: 0 warning(s), 0 error(s)
[11/09 22:03:17    297s] 
[11/09 22:03:52    302s] <CMD> timeDesign -postCTS -prefix postCTS_setup_DRVfix
[11/09 22:03:52    302s] Setting timing_disable_library_data_to_data_checks to 'true'.
[11/09 22:03:52    302s] Setting timing_disable_user_data_to_data_checks to 'true'.
[11/09 22:03:52    302s] *** timeDesign #1 [begin] : totSession cpu/real = 0:05:02.9/0:25:15.7 (0.2), mem = 1757.6M
[11/09 22:03:52    302s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1748.6M, EPOCH TIME: 1699567432.561221
[11/09 22:03:52    302s] All LLGs are deleted
[11/09 22:03:52    302s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1748.6M, EPOCH TIME: 1699567432.561386
[11/09 22:03:52    302s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1748.6M, EPOCH TIME: 1699567432.561500
[11/09 22:03:52    302s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1748.6M, EPOCH TIME: 1699567432.561631
[11/09 22:03:52    302s] Start to check current routing status for nets...
[11/09 22:03:52    302s] All nets are already routed correctly.
[11/09 22:03:52    302s] End to check current routing status for nets (mem=1748.6M)
[11/09 22:03:52    302s] Extraction called for design 'risc_v_Pad_Frame' of instances=3775 and nets=4595 using extraction engine 'preRoute' .
[11/09 22:03:52    302s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 22:03:52    302s] Type 'man IMPEXT-3530' for more detail.
[11/09 22:03:52    302s] PreRoute RC Extraction called for design risc_v_Pad_Frame.
[11/09 22:03:52    302s] RC Extraction called in multi-corner(2) mode.
[11/09 22:03:52    302s] RCMode: PreRoute
[11/09 22:03:52    302s]       RC Corner Indexes            0       1   
[11/09 22:03:52    302s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/09 22:03:52    302s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/09 22:03:52    302s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/09 22:03:52    302s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/09 22:03:52    302s] Shrink Factor                : 1.00000
[11/09 22:03:52    302s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 22:03:52    302s] Using Quantus QRC technology file ...
[11/09 22:03:52    302s] 
[11/09 22:03:52    302s] Trim Metal Layers:
[11/09 22:03:52    302s] LayerId::1 widthSet size::1
[11/09 22:03:52    302s] LayerId::2 widthSet size::1
[11/09 22:03:52    302s] LayerId::3 widthSet size::1
[11/09 22:03:52    302s] LayerId::4 widthSet size::1
[11/09 22:03:52    302s] LayerId::5 widthSet size::1
[11/09 22:03:52    302s] LayerId::6 widthSet size::1
[11/09 22:03:52    302s] LayerId::7 widthSet size::1
[11/09 22:03:52    302s] LayerId::8 widthSet size::1
[11/09 22:03:52    302s] LayerId::9 widthSet size::1
[11/09 22:03:52    302s] LayerId::10 widthSet size::1
[11/09 22:03:52    302s] LayerId::11 widthSet size::1
[11/09 22:03:52    302s] Updating RC grid for preRoute extraction ...
[11/09 22:03:52    302s] eee: pegSigSF::1.070000
[11/09 22:03:52    302s] Initializing multi-corner resistance tables ...
[11/09 22:03:52    302s] eee: l::1 avDens::0.082475 usedTrk::2130.329821 availTrk::25830.000000 sigTrk::2130.329821
[11/09 22:03:52    302s] eee: l::2 avDens::0.047655 usedTrk::953.783628 availTrk::20014.354337 sigTrk::953.783628
[11/09 22:03:52    302s] eee: l::3 avDens::0.024740 usedTrk::268.594152 availTrk::10856.688761 sigTrk::268.594152
[11/09 22:03:52    302s] eee: l::4 avDens::8.883093 usedTrk::15.992983 availTrk::1.800385 sigTrk::15.992983
[11/09 22:03:52    302s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 22:03:52    302s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 22:03:52    302s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 22:03:52    302s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 22:03:52    302s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 22:03:52    302s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 22:03:52    302s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 22:03:52    303s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/09 22:03:52    303s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.304029 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 82 ; wHLS: 1.000000 ;
[11/09 22:03:52    303s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1748.602M)
[11/09 22:03:52    303s] Effort level <high> specified for reg2reg path_group
[11/09 22:03:52    303s] All LLGs are deleted
[11/09 22:03:52    303s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1767.0M, EPOCH TIME: 1699567432.907868
[11/09 22:03:52    303s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1767.0M, EPOCH TIME: 1699567432.908479
[11/09 22:03:52    303s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1767.0M, EPOCH TIME: 1699567432.909521
[11/09 22:03:52    303s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1767.0M, EPOCH TIME: 1699567432.911362
[11/09 22:03:52    303s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1767.0M, EPOCH TIME: 1699567432.938962
[11/09 22:03:52    303s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1767.0M, EPOCH TIME: 1699567432.939765
[11/09 22:03:52    303s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1767.0M, EPOCH TIME: 1699567432.943112
[11/09 22:03:52    303s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.002, MEM:1767.0M, EPOCH TIME: 1699567432.944704
[11/09 22:03:52    303s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:1767.0M, EPOCH TIME: 1699567432.946238
[11/09 22:03:52    303s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:1767.0M, EPOCH TIME: 1699567432.947781
[11/09 22:03:52    303s] All LLGs are deleted
[11/09 22:03:52    303s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1767.0M, EPOCH TIME: 1699567432.951268
[11/09 22:03:52    303s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1767.0M, EPOCH TIME: 1699567432.951706
[11/09 22:03:52    303s] Starting delay calculation for Setup views
[11/09 22:03:52    303s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/09 22:03:52    303s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[11/09 22:03:52    303s] AAE DB initialization (MEM=1766.96 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/09 22:03:52    303s] #################################################################################
[11/09 22:03:52    303s] # Design Stage: PostRoute
[11/09 22:03:52    303s] # Design Name: risc_v_Pad_Frame
[11/09 22:03:52    303s] # Design Mode: 90nm
[11/09 22:03:52    303s] # Analysis Mode: MMMC Non-OCV 
[11/09 22:03:52    303s] # Parasitics Mode: No SPEF/RCDB 
[11/09 22:03:52    303s] # Signoff Settings: SI Off 
[11/09 22:03:52    303s] #################################################################################
[11/09 22:03:53    303s] Calculate delays in Single mode...
[11/09 22:03:53    303s] Calculate delays in Single mode...
[11/09 22:03:53    303s] Topological Sorting (REAL = 0:00:00.0, MEM = 1767.0M, InitMEM = 1767.0M)
[11/09 22:03:53    303s] Start delay calculation (fullDC) (1 T). (MEM=1766.96)
[11/09 22:03:53    303s] siFlow : Timing analysis mode is single, using late cdB files
[11/09 22:03:53    303s] Start AAE Lib Loading. (MEM=1778.57)
[11/09 22:03:53    303s] End AAE Lib Loading. (MEM=1797.65 CPU=0:00:00.0 Real=0:00:00.0)
[11/09 22:03:53    303s] End AAE Lib Interpolated Model. (MEM=1797.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 22:03:53    303s] Total number of fetched objects 4032
[11/09 22:03:54    304s] Total number of fetched objects 4032
[11/09 22:03:54    304s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 22:03:54    304s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 22:03:54    304s] End delay calculation. (MEM=1822.07 CPU=0:00:01.0 REAL=0:00:01.0)
[11/09 22:03:54    304s] End delay calculation (fullDC). (MEM=1785.46 CPU=0:00:01.2 REAL=0:00:01.0)
[11/09 22:03:54    304s] *** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 1785.5M) ***
[11/09 22:03:54    304s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:05:05 mem=1785.5M)
[11/09 22:03:55    304s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    517 (1426)    |   -2.189   |    537 (1703)    |
|   max_fanout   |      3 (3)       |   -3504    |      3 (3)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/09 22:03:55    304s] Density: 46.535%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 22:03:55    304s] Total CPU time: 2.12 sec
[11/09 22:03:55    304s] Total Real time: 3.0 sec
[11/09 22:03:55    304s] Total Memory Usage: 1750.875 Mbytes
[11/09 22:03:55    304s] Info: pop threads available for lower-level modules during optimization.
[11/09 22:03:55    304s] *** timeDesign #1 [finish] : cpu/real = 0:00:02.1/0:00:03.4 (0.6), totSession cpu/real = 0:05:05.0/0:25:19.1 (0.2), mem = 1750.9M
[11/09 22:03:55    304s] 
[11/09 22:03:55    304s] =============================================================================================
[11/09 22:03:55    304s]  Final TAT Report for timeDesign #1                                             21.12-s106_1
[11/09 22:03:55    304s] =============================================================================================
[11/09 22:03:55    304s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 22:03:55    304s] ---------------------------------------------------------------------------------------------
[11/09 22:03:55    304s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 22:03:55    304s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.8 % )     0:00:03.0 /  0:00:01.7    0.6
[11/09 22:03:55    304s] [ DrvReport              ]      1   0:00:01.5  (  44.5 % )     0:00:01.5 /  0:00:00.2    0.1
[11/09 22:03:55    304s] [ ExtractRC              ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/09 22:03:55    304s] [ TimingUpdate           ]      1   0:00:00.1  (   3.7 % )     0:00:01.4 /  0:00:01.4    1.0
[11/09 22:03:55    304s] [ FullDelayCalc          ]      1   0:00:01.3  (  38.3 % )     0:00:01.3 /  0:00:01.3    1.0
[11/09 22:03:55    304s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 22:03:55    304s] [ GenerateReports        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 22:03:55    304s] [ MISC                   ]          0:00:00.3  (   8.4 % )     0:00:00.3 /  0:00:00.3    1.0
[11/09 22:03:55    304s] ---------------------------------------------------------------------------------------------
[11/09 22:03:55    304s]  timeDesign #1 TOTAL                0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:02.1    0.6
[11/09 22:03:55    304s] ---------------------------------------------------------------------------------------------
[11/09 22:03:55    304s] 
[11/09 22:04:22    309s] <CMD> timeDesign -postCTS -prefix postCTS_hold_DRVfix -hold
[11/09 22:04:22    309s] *** timeDesign #2 [begin] : totSession cpu/real = 0:05:09.1/0:25:46.1 (0.2), mem = 1750.9M
[11/09 22:04:22    309s] 
[11/09 22:04:22    309s] TimeStamp Deleting Cell Server Begin ...
[11/09 22:04:22    309s] Deleting Lib Analyzer.
[11/09 22:04:22    309s] 
[11/09 22:04:22    309s] TimeStamp Deleting Cell Server End ...
[11/09 22:04:22    309s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1714.3M, EPOCH TIME: 1699567462.981105
[11/09 22:04:22    309s] All LLGs are deleted
[11/09 22:04:22    309s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1714.3M, EPOCH TIME: 1699567462.981306
[11/09 22:04:22    309s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1714.3M, EPOCH TIME: 1699567462.981420
[11/09 22:04:22    309s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1714.3M, EPOCH TIME: 1699567462.981551
[11/09 22:04:22    309s] Start to check current routing status for nets...
[11/09 22:04:22    309s] All nets are already routed correctly.
[11/09 22:04:22    309s] End to check current routing status for nets (mem=1714.3M)
[11/09 22:04:23    309s] Effort level <high> specified for reg2reg path_group
[11/09 22:04:23    309s] All LLGs are deleted
[11/09 22:04:23    309s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1730.8M, EPOCH TIME: 1699567463.177391
[11/09 22:04:23    309s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1730.8M, EPOCH TIME: 1699567463.177900
[11/09 22:04:23    309s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1730.8M, EPOCH TIME: 1699567463.178948
[11/09 22:04:23    309s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1730.8M, EPOCH TIME: 1699567463.180498
[11/09 22:04:23    309s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1730.8M, EPOCH TIME: 1699567463.207677
[11/09 22:04:23    309s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1730.8M, EPOCH TIME: 1699567463.208532
[11/09 22:04:23    309s] Fast DP-INIT is on for default
[11/09 22:04:23    309s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:1730.8M, EPOCH TIME: 1699567463.212732
[11/09 22:04:23    309s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.035, MEM:1730.8M, EPOCH TIME: 1699567463.214234
[11/09 22:04:23    309s] All LLGs are deleted
[11/09 22:04:23    309s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1730.8M, EPOCH TIME: 1699567463.217491
[11/09 22:04:23    309s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1730.8M, EPOCH TIME: 1699567463.217942
[11/09 22:04:23    309s] Starting delay calculation for Hold views
[11/09 22:04:23    309s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/09 22:04:23    309s] #################################################################################
[11/09 22:04:23    309s] # Design Stage: PostRoute
[11/09 22:04:23    309s] # Design Name: risc_v_Pad_Frame
[11/09 22:04:23    309s] # Design Mode: 90nm
[11/09 22:04:23    309s] # Analysis Mode: MMMC Non-OCV 
[11/09 22:04:23    309s] # Parasitics Mode: No SPEF/RCDB 
[11/09 22:04:23    309s] # Signoff Settings: SI Off 
[11/09 22:04:23    309s] #################################################################################
[11/09 22:04:23    309s] Calculate delays in Single mode...
[11/09 22:04:23    309s] Calculate delays in Single mode...
[11/09 22:04:23    309s] Topological Sorting (REAL = 0:00:00.0, MEM = 1728.8M, InitMEM = 1728.8M)
[11/09 22:04:23    309s] Start delay calculation (fullDC) (1 T). (MEM=1728.85)
[11/09 22:04:23    309s] End AAE Lib Interpolated Model. (MEM=1740.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 22:04:23    310s] Total number of fetched objects 4032
[11/09 22:04:24    310s] Total number of fetched objects 4032
[11/09 22:04:24    310s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 22:04:24    310s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 22:04:24    310s] End delay calculation. (MEM=1777.41 CPU=0:00:01.0 REAL=0:00:01.0)
[11/09 22:04:24    310s] End delay calculation (fullDC). (MEM=1777.41 CPU=0:00:01.1 REAL=0:00:01.0)
[11/09 22:04:24    310s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1777.4M) ***
[11/09 22:04:24    310s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:05:11 mem=1777.4M)
[11/09 22:04:24    310s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/09 22:04:24    310s] Density: 46.535%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 22:04:24    310s] Total CPU time: 1.69 sec
[11/09 22:04:24    310s] Total Real time: 2.0 sec
[11/09 22:04:24    310s] Total Memory Usage: 1703.796875 Mbytes
[11/09 22:04:24    310s] *** timeDesign #2 [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:05:10.8/0:25:47.8 (0.2), mem = 1703.8M
[11/09 22:04:24    310s] 
[11/09 22:04:24    310s] =============================================================================================
[11/09 22:04:24    310s]  Final TAT Report for timeDesign #2                                             21.12-s106_1
[11/09 22:04:24    310s] =============================================================================================
[11/09 22:04:24    310s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 22:04:24    310s] ---------------------------------------------------------------------------------------------
[11/09 22:04:24    310s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 22:04:24    310s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.2 % )     0:00:01.4 /  0:00:01.4    1.0
[11/09 22:04:24    310s] [ TimingUpdate           ]      1   0:00:00.1  (   7.6 % )     0:00:01.3 /  0:00:01.3    1.0
[11/09 22:04:24    310s] [ FullDelayCalc          ]      1   0:00:01.2  (  69.8 % )     0:00:01.2 /  0:00:01.2    1.0
[11/09 22:04:24    310s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 22:04:24    310s] [ GenerateReports        ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 22:04:24    310s] [ MISC                   ]          0:00:00.3  (  18.4 % )     0:00:00.3 /  0:00:00.3    1.0
[11/09 22:04:24    310s] ---------------------------------------------------------------------------------------------
[11/09 22:04:24    310s]  timeDesign #2 TOTAL                0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[11/09 22:04:24    310s] ---------------------------------------------------------------------------------------------
[11/09 22:04:24    310s] 
[11/09 22:07:39    322s] <CMD> timeDesign -postCTS -prefix postCTS_setup_Setupfix
[11/09 22:07:39    322s] *** timeDesign #3 [begin] : totSession cpu/real = 0:05:22.0/0:29:02.3 (0.2), mem = 1703.8M
[11/09 22:07:39    322s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1703.8M, EPOCH TIME: 1699567659.098057
[11/09 22:07:39    322s] All LLGs are deleted
[11/09 22:07:39    322s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1703.8M, EPOCH TIME: 1699567659.098217
[11/09 22:07:39    322s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1703.8M, EPOCH TIME: 1699567659.098326
[11/09 22:07:39    322s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1703.8M, EPOCH TIME: 1699567659.098448
[11/09 22:07:39    322s] Start to check current routing status for nets...
[11/09 22:07:39    322s] All nets are already routed correctly.
[11/09 22:07:39    322s] End to check current routing status for nets (mem=1703.8M)
[11/09 22:07:39    322s] Effort level <high> specified for reg2reg path_group
[11/09 22:07:39    322s] All LLGs are deleted
[11/09 22:07:39    322s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1720.4M, EPOCH TIME: 1699567659.294701
[11/09 22:07:39    322s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1720.4M, EPOCH TIME: 1699567659.295302
[11/09 22:07:39    322s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1720.4M, EPOCH TIME: 1699567659.296409
[11/09 22:07:39    322s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1720.4M, EPOCH TIME: 1699567659.297904
[11/09 22:07:39    322s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1720.4M, EPOCH TIME: 1699567659.324836
[11/09 22:07:39    322s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1720.4M, EPOCH TIME: 1699567659.325655
[11/09 22:07:39    322s] Fast DP-INIT is on for default
[11/09 22:07:39    322s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1720.4M, EPOCH TIME: 1699567659.329712
[11/09 22:07:39    322s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.035, MEM:1720.4M, EPOCH TIME: 1699567659.331192
[11/09 22:07:39    322s] All LLGs are deleted
[11/09 22:07:39    322s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1720.4M, EPOCH TIME: 1699567659.334337
[11/09 22:07:39    322s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1720.4M, EPOCH TIME: 1699567659.334782
[11/09 22:07:39    322s] Starting delay calculation for Setup views
[11/09 22:07:39    322s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/09 22:07:39    322s] #################################################################################
[11/09 22:07:39    322s] # Design Stage: PostRoute
[11/09 22:07:39    322s] # Design Name: risc_v_Pad_Frame
[11/09 22:07:39    322s] # Design Mode: 90nm
[11/09 22:07:39    322s] # Analysis Mode: MMMC Non-OCV 
[11/09 22:07:39    322s] # Parasitics Mode: No SPEF/RCDB 
[11/09 22:07:39    322s] # Signoff Settings: SI Off 
[11/09 22:07:39    322s] #################################################################################
[11/09 22:07:39    322s] Calculate delays in Single mode...
[11/09 22:07:39    322s] Calculate delays in Single mode...
[11/09 22:07:39    322s] Topological Sorting (REAL = 0:00:00.0, MEM = 1718.4M, InitMEM = 1718.4M)
[11/09 22:07:39    322s] Start delay calculation (fullDC) (1 T). (MEM=1718.38)
[11/09 22:07:39    322s] End AAE Lib Interpolated Model. (MEM=1729.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 22:07:39    322s] Total number of fetched objects 4032
[11/09 22:07:40    323s] Total number of fetched objects 4032
[11/09 22:07:40    323s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 22:07:40    323s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 22:07:40    323s] End delay calculation. (MEM=1782.21 CPU=0:00:01.0 REAL=0:00:01.0)
[11/09 22:07:40    323s] End delay calculation (fullDC). (MEM=1782.21 CPU=0:00:01.1 REAL=0:00:01.0)
[11/09 22:07:40    323s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1782.2M) ***
[11/09 22:07:40    323s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:05:24 mem=1782.2M)
[11/09 22:07:42    323s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    517 (1426)    |   -2.189   |    537 (1703)    |
|   max_fanout   |      3 (3)       |   -3504    |      3 (3)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/09 22:07:42    323s] Density: 46.535%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 22:07:42    323s] Total CPU time: 1.77 sec
[11/09 22:07:42    323s] Total Real time: 3.0 sec
[11/09 22:07:42    323s] Total Memory Usage: 1750.625 Mbytes
[11/09 22:07:42    323s] Info: pop threads available for lower-level modules during optimization.
[11/09 22:07:42    323s] *** timeDesign #3 [finish] : cpu/real = 0:00:01.8/0:00:03.1 (0.6), totSession cpu/real = 0:05:23.8/0:29:05.4 (0.2), mem = 1750.6M
[11/09 22:07:42    323s] 
[11/09 22:07:42    323s] =============================================================================================
[11/09 22:07:42    323s]  Final TAT Report for timeDesign #3                                             21.12-s106_1
[11/09 22:07:42    323s] =============================================================================================
[11/09 22:07:42    323s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 22:07:42    323s] ---------------------------------------------------------------------------------------------
[11/09 22:07:42    323s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 22:07:42    323s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.7 % )     0:00:02.9 /  0:00:01.5    0.5
[11/09 22:07:42    323s] [ DrvReport              ]      1   0:00:01.5  (  48.4 % )     0:00:01.5 /  0:00:00.2    0.1
[11/09 22:07:42    323s] [ TimingUpdate           ]      1   0:00:00.1  (   4.2 % )     0:00:01.3 /  0:00:01.3    1.0
[11/09 22:07:42    323s] [ FullDelayCalc          ]      1   0:00:01.2  (  38.0 % )     0:00:01.2 /  0:00:01.2    1.0
[11/09 22:07:42    323s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 22:07:42    323s] [ GenerateReports        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 22:07:42    323s] [ MISC                   ]          0:00:00.2  (   7.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 22:07:42    323s] ---------------------------------------------------------------------------------------------
[11/09 22:07:42    323s]  timeDesign #3 TOTAL                0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:01.8    0.6
[11/09 22:07:42    323s] ---------------------------------------------------------------------------------------------
[11/09 22:07:42    323s] 
[11/09 22:09:08    329s] <CMD> timeDesign -postCTS -prefix postCTS_hold_Setupfix -hold
[11/09 22:09:08    329s] *** timeDesign #4 [begin] : totSession cpu/real = 0:05:29.9/0:30:31.4 (0.2), mem = 1750.6M
[11/09 22:09:08    329s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1722.0M, EPOCH TIME: 1699567748.307731
[11/09 22:09:08    329s] All LLGs are deleted
[11/09 22:09:08    329s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1722.0M, EPOCH TIME: 1699567748.307874
[11/09 22:09:08    329s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1722.0M, EPOCH TIME: 1699567748.307978
[11/09 22:09:08    329s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1722.0M, EPOCH TIME: 1699567748.308103
[11/09 22:09:08    329s] Start to check current routing status for nets...
[11/09 22:09:08    329s] All nets are already routed correctly.
[11/09 22:09:08    329s] End to check current routing status for nets (mem=1722.0M)
[11/09 22:09:08    329s] Effort level <high> specified for reg2reg path_group
[11/09 22:09:08    330s] All LLGs are deleted
[11/09 22:09:08    330s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1737.6M, EPOCH TIME: 1699567748.502866
[11/09 22:09:08    330s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1737.6M, EPOCH TIME: 1699567748.503379
[11/09 22:09:08    330s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1737.6M, EPOCH TIME: 1699567748.504395
[11/09 22:09:08    330s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1737.6M, EPOCH TIME: 1699567748.506059
[11/09 22:09:08    330s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1737.6M, EPOCH TIME: 1699567748.533381
[11/09 22:09:08    330s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1737.6M, EPOCH TIME: 1699567748.534196
[11/09 22:09:08    330s] Fast DP-INIT is on for default
[11/09 22:09:08    330s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:1737.6M, EPOCH TIME: 1699567748.538396
[11/09 22:09:08    330s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.035, MEM:1737.6M, EPOCH TIME: 1699567748.539853
[11/09 22:09:08    330s] All LLGs are deleted
[11/09 22:09:08    330s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1737.6M, EPOCH TIME: 1699567748.543151
[11/09 22:09:08    330s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1737.6M, EPOCH TIME: 1699567748.543640
[11/09 22:09:08    330s] Starting delay calculation for Hold views
[11/09 22:09:08    330s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/09 22:09:08    330s] #################################################################################
[11/09 22:09:08    330s] # Design Stage: PostRoute
[11/09 22:09:08    330s] # Design Name: risc_v_Pad_Frame
[11/09 22:09:08    330s] # Design Mode: 90nm
[11/09 22:09:08    330s] # Analysis Mode: MMMC Non-OCV 
[11/09 22:09:08    330s] # Parasitics Mode: No SPEF/RCDB 
[11/09 22:09:08    330s] # Signoff Settings: SI Off 
[11/09 22:09:08    330s] #################################################################################
[11/09 22:09:08    330s] Calculate delays in Single mode...
[11/09 22:09:08    330s] Calculate delays in Single mode...
[11/09 22:09:08    330s] Topological Sorting (REAL = 0:00:00.0, MEM = 1735.6M, InitMEM = 1735.6M)
[11/09 22:09:08    330s] Start delay calculation (fullDC) (1 T). (MEM=1735.59)
[11/09 22:09:08    330s] End AAE Lib Interpolated Model. (MEM=1747.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 22:09:09    330s] Total number of fetched objects 4032
[11/09 22:09:09    331s] Total number of fetched objects 4032
[11/09 22:09:09    331s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 22:09:09    331s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 22:09:09    331s] End delay calculation. (MEM=1784.15 CPU=0:00:01.0 REAL=0:00:01.0)
[11/09 22:09:09    331s] End delay calculation (fullDC). (MEM=1784.15 CPU=0:00:01.1 REAL=0:00:01.0)
[11/09 22:09:09    331s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1784.2M) ***
[11/09 22:09:09    331s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:05:31 mem=1784.2M)
[11/09 22:09:09    331s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/09 22:09:09    331s] Density: 46.535%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 22:09:09    331s] Total CPU time: 1.66 sec
[11/09 22:09:09    331s] Total Real time: 1.0 sec
[11/09 22:09:09    331s] Total Memory Usage: 1711.539062 Mbytes
[11/09 22:09:09    331s] *** timeDesign #4 [finish] : cpu/real = 0:00:01.7/0:00:01.6 (1.0), totSession cpu/real = 0:05:31.6/0:30:33.1 (0.2), mem = 1711.5M
[11/09 22:09:09    331s] 
[11/09 22:09:09    331s] =============================================================================================
[11/09 22:09:09    331s]  Final TAT Report for timeDesign #4                                             21.12-s106_1
[11/09 22:09:09    331s] =============================================================================================
[11/09 22:09:09    331s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 22:09:09    331s] ---------------------------------------------------------------------------------------------
[11/09 22:09:09    331s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 22:09:09    331s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.2 % )     0:00:01.3 /  0:00:01.4    1.0
[11/09 22:09:09    331s] [ TimingUpdate           ]      1   0:00:00.1  (   7.6 % )     0:00:01.3 /  0:00:01.3    1.0
[11/09 22:09:09    331s] [ FullDelayCalc          ]      1   0:00:01.2  (  69.9 % )     0:00:01.2 /  0:00:01.2    1.0
[11/09 22:09:09    331s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 22:09:09    331s] [ GenerateReports        ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 22:09:09    331s] [ MISC                   ]          0:00:00.3  (  18.2 % )     0:00:00.3 /  0:00:00.3    1.0
[11/09 22:09:09    331s] ---------------------------------------------------------------------------------------------
[11/09 22:09:09    331s]  timeDesign #4 TOTAL                0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.7    1.0
[11/09 22:09:09    331s] ---------------------------------------------------------------------------------------------
[11/09 22:09:09    331s] 
[11/09 22:09:37    335s] <CMD> timeDesign -postCTS -prefix postCTS_setup_Holdfix
[11/09 22:09:37    335s] *** timeDesign #5 [begin] : totSession cpu/real = 0:05:35.8/0:31:01.0 (0.2), mem = 1711.5M
[11/09 22:09:37    335s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1711.5M, EPOCH TIME: 1699567777.833822
[11/09 22:09:37    335s] All LLGs are deleted
[11/09 22:09:37    335s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1711.5M, EPOCH TIME: 1699567777.833957
[11/09 22:09:37    335s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1711.5M, EPOCH TIME: 1699567777.834058
[11/09 22:09:37    335s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1711.5M, EPOCH TIME: 1699567777.834198
[11/09 22:09:37    335s] Start to check current routing status for nets...
[11/09 22:09:37    335s] All nets are already routed correctly.
[11/09 22:09:37    335s] End to check current routing status for nets (mem=1711.5M)
[11/09 22:09:37    335s] Effort level <high> specified for reg2reg path_group
[11/09 22:09:38    335s] All LLGs are deleted
[11/09 22:09:38    335s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1728.1M, EPOCH TIME: 1699567778.031199
[11/09 22:09:38    335s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1728.1M, EPOCH TIME: 1699567778.031747
[11/09 22:09:38    335s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1728.1M, EPOCH TIME: 1699567778.032845
[11/09 22:09:38    335s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1728.1M, EPOCH TIME: 1699567778.034333
[11/09 22:09:38    335s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1728.1M, EPOCH TIME: 1699567778.061501
[11/09 22:09:38    335s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1728.1M, EPOCH TIME: 1699567778.062330
[11/09 22:09:38    335s] Fast DP-INIT is on for default
[11/09 22:09:38    335s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1728.1M, EPOCH TIME: 1699567778.066492
[11/09 22:09:38    335s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:1728.1M, EPOCH TIME: 1699567778.067966
[11/09 22:09:38    336s] All LLGs are deleted
[11/09 22:09:38    336s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1728.1M, EPOCH TIME: 1699567778.071213
[11/09 22:09:38    336s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1728.1M, EPOCH TIME: 1699567778.071680
[11/09 22:09:38    336s] Starting delay calculation for Setup views
[11/09 22:09:38    336s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/09 22:09:38    336s] #################################################################################
[11/09 22:09:38    336s] # Design Stage: PostRoute
[11/09 22:09:38    336s] # Design Name: risc_v_Pad_Frame
[11/09 22:09:38    336s] # Design Mode: 90nm
[11/09 22:09:38    336s] # Analysis Mode: MMMC Non-OCV 
[11/09 22:09:38    336s] # Parasitics Mode: No SPEF/RCDB 
[11/09 22:09:38    336s] # Signoff Settings: SI Off 
[11/09 22:09:38    336s] #################################################################################
[11/09 22:09:38    336s] Calculate delays in Single mode...
[11/09 22:09:38    336s] Calculate delays in Single mode...
[11/09 22:09:38    336s] Topological Sorting (REAL = 0:00:00.0, MEM = 1726.1M, InitMEM = 1726.1M)
[11/09 22:09:38    336s] Start delay calculation (fullDC) (1 T). (MEM=1726.12)
[11/09 22:09:38    336s] End AAE Lib Interpolated Model. (MEM=1737.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 22:09:38    336s] Total number of fetched objects 4032
[11/09 22:09:39    337s] Total number of fetched objects 4032
[11/09 22:09:39    337s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 22:09:39    337s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 22:09:39    337s] End delay calculation. (MEM=1785.96 CPU=0:00:01.0 REAL=0:00:01.0)
[11/09 22:09:39    337s] End delay calculation (fullDC). (MEM=1785.96 CPU=0:00:01.2 REAL=0:00:01.0)
[11/09 22:09:39    337s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1786.0M) ***
[11/09 22:09:39    337s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:05:37 mem=1786.0M)
[11/09 22:09:40    337s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    517 (1426)    |   -2.189   |    537 (1703)    |
|   max_fanout   |      3 (3)       |   -3504    |      3 (3)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/09 22:09:40    337s] Density: 46.535%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 22:09:41    337s] Total CPU time: 1.81 sec
[11/09 22:09:41    337s] Total Real time: 4.0 sec
[11/09 22:09:41    337s] Total Memory Usage: 1759.375 Mbytes
[11/09 22:09:41    337s] Info: pop threads available for lower-level modules during optimization.
[11/09 22:09:41    337s] *** timeDesign #5 [finish] : cpu/real = 0:00:01.8/0:00:03.2 (0.6), totSession cpu/real = 0:05:37.6/0:31:04.2 (0.2), mem = 1759.4M
[11/09 22:09:41    337s] 
[11/09 22:09:41    337s] =============================================================================================
[11/09 22:09:41    337s]  Final TAT Report for timeDesign #5                                             21.12-s106_1
[11/09 22:09:41    337s] =============================================================================================
[11/09 22:09:41    337s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 22:09:41    337s] ---------------------------------------------------------------------------------------------
[11/09 22:09:41    337s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 22:09:41    337s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.7 % )     0:00:03.0 /  0:00:01.6    0.5
[11/09 22:09:41    337s] [ DrvReport              ]      1   0:00:01.5  (  48.3 % )     0:00:01.5 /  0:00:00.2    0.1
[11/09 22:09:41    337s] [ TimingUpdate           ]      1   0:00:00.1  (   4.1 % )     0:00:01.4 /  0:00:01.4    1.0
[11/09 22:09:41    337s] [ FullDelayCalc          ]      1   0:00:01.2  (  38.4 % )     0:00:01.2 /  0:00:01.2    1.0
[11/09 22:09:41    337s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 22:09:41    337s] [ GenerateReports        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 22:09:41    337s] [ MISC                   ]          0:00:00.2  (   7.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 22:09:41    337s] ---------------------------------------------------------------------------------------------
[11/09 22:09:41    337s]  timeDesign #5 TOTAL                0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:01.8    0.6
[11/09 22:09:41    337s] ---------------------------------------------------------------------------------------------
[11/09 22:09:41    337s] 
[11/09 22:09:45    338s] <CMD> timeDesign -postCTS -prefix postCTS_setup_Holdfix
[11/09 22:09:45    338s] *** timeDesign #6 [begin] : totSession cpu/real = 0:05:38.3/0:31:08.9 (0.2), mem = 1759.4M
[11/09 22:09:45    338s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1759.4M, EPOCH TIME: 1699567785.721563
[11/09 22:09:45    338s] All LLGs are deleted
[11/09 22:09:45    338s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1759.4M, EPOCH TIME: 1699567785.721701
[11/09 22:09:45    338s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1759.4M, EPOCH TIME: 1699567785.721806
[11/09 22:09:45    338s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1759.4M, EPOCH TIME: 1699567785.721932
[11/09 22:09:45    338s] Start to check current routing status for nets...
[11/09 22:09:45    338s] All nets are already routed correctly.
[11/09 22:09:45    338s] End to check current routing status for nets (mem=1759.4M)
[11/09 22:09:45    338s] Effort level <high> specified for reg2reg path_group
[11/09 22:09:45    338s] All LLGs are deleted
[11/09 22:09:45    338s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1761.4M, EPOCH TIME: 1699567785.805512
[11/09 22:09:45    338s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1761.4M, EPOCH TIME: 1699567785.806102
[11/09 22:09:45    338s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1761.4M, EPOCH TIME: 1699567785.807135
[11/09 22:09:45    338s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1761.4M, EPOCH TIME: 1699567785.808820
[11/09 22:09:45    338s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1761.4M, EPOCH TIME: 1699567785.835882
[11/09 22:09:45    338s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1761.4M, EPOCH TIME: 1699567785.836715
[11/09 22:09:45    338s] Fast DP-INIT is on for default
[11/09 22:09:45    338s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:1761.4M, EPOCH TIME: 1699567785.841085
[11/09 22:09:45    338s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.036, MEM:1761.4M, EPOCH TIME: 1699567785.842795
[11/09 22:09:45    338s] All LLGs are deleted
[11/09 22:09:45    338s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1761.4M, EPOCH TIME: 1699567785.846264
[11/09 22:09:45    338s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1761.4M, EPOCH TIME: 1699567785.846739
[11/09 22:09:47    338s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    517 (1426)    |   -2.189   |    537 (1703)    |
|   max_fanout   |      3 (3)       |   -3504    |      3 (3)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/09 22:09:47    338s] Density: 46.535%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 22:09:47    338s] Total CPU time: 0.48 sec
[11/09 22:09:47    338s] Total Real time: 2.0 sec
[11/09 22:09:47    338s] Total Memory Usage: 1759.539062 Mbytes
[11/09 22:09:47    338s] Info: pop threads available for lower-level modules during optimization.
[11/09 22:09:47    338s] *** timeDesign #6 [finish] : cpu/real = 0:00:00.5/0:00:01.8 (0.3), totSession cpu/real = 0:05:38.8/0:31:10.7 (0.2), mem = 1759.5M
[11/09 22:09:47    338s] 
[11/09 22:09:47    338s] =============================================================================================
[11/09 22:09:47    338s]  Final TAT Report for timeDesign #6                                             21.12-s106_1
[11/09 22:09:47    338s] =============================================================================================
[11/09 22:09:47    338s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 22:09:47    338s] ---------------------------------------------------------------------------------------------
[11/09 22:09:47    338s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 22:09:47    338s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.0 % )     0:00:01.7 /  0:00:00.4    0.2
[11/09 22:09:47    338s] [ DrvReport              ]      1   0:00:01.5  (  82.8 % )     0:00:01.5 /  0:00:00.2    0.1
[11/09 22:09:47    338s] [ TimingUpdate           ]      1   0:00:00.1  (   7.2 % )     0:00:00.1 /  0:00:00.1    1.1
[11/09 22:09:47    338s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 22:09:47    338s] [ GenerateReports        ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 22:09:47    338s] [ MISC                   ]          0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/09 22:09:47    338s] ---------------------------------------------------------------------------------------------
[11/09 22:09:47    338s]  timeDesign #6 TOTAL                0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:00.5    0.3
[11/09 22:09:47    338s] ---------------------------------------------------------------------------------------------
[11/09 22:09:47    338s] 
[11/09 22:10:43    340s] <CMD> timeDesign -postCTS -prefix postCTS_hold_Holdfix -hold
[11/09 22:10:43    340s] *** timeDesign #7 [begin] : totSession cpu/real = 0:05:40.4/0:32:06.9 (0.2), mem = 1759.5M
[11/09 22:10:43    340s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1730.9M, EPOCH TIME: 1699567843.825107
[11/09 22:10:43    340s] All LLGs are deleted
[11/09 22:10:43    340s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1730.9M, EPOCH TIME: 1699567843.825315
[11/09 22:10:43    340s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1730.9M, EPOCH TIME: 1699567843.825422
[11/09 22:10:43    340s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1730.9M, EPOCH TIME: 1699567843.825558
[11/09 22:10:43    340s] Start to check current routing status for nets...
[11/09 22:10:43    340s] All nets are already routed correctly.
[11/09 22:10:43    340s] End to check current routing status for nets (mem=1730.9M)
[11/09 22:10:43    340s] Effort level <high> specified for reg2reg path_group
[11/09 22:10:44    340s] All LLGs are deleted
[11/09 22:10:44    340s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1746.5M, EPOCH TIME: 1699567844.020634
[11/09 22:10:44    340s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1746.5M, EPOCH TIME: 1699567844.021195
[11/09 22:10:44    340s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1746.5M, EPOCH TIME: 1699567844.022213
[11/09 22:10:44    340s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1746.5M, EPOCH TIME: 1699567844.023812
[11/09 22:10:44    340s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1746.5M, EPOCH TIME: 1699567844.050841
[11/09 22:10:44    340s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1746.5M, EPOCH TIME: 1699567844.051649
[11/09 22:10:44    340s] Fast DP-INIT is on for default
[11/09 22:10:44    340s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1746.5M, EPOCH TIME: 1699567844.055717
[11/09 22:10:44    340s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.035, MEM:1746.5M, EPOCH TIME: 1699567844.057201
[11/09 22:10:44    340s] All LLGs are deleted
[11/09 22:10:44    340s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1746.5M, EPOCH TIME: 1699567844.060435
[11/09 22:10:44    340s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1746.5M, EPOCH TIME: 1699567844.060879
[11/09 22:10:44    340s] Starting delay calculation for Hold views
[11/09 22:10:44    340s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/09 22:10:44    340s] #################################################################################
[11/09 22:10:44    340s] # Design Stage: PostRoute
[11/09 22:10:44    340s] # Design Name: risc_v_Pad_Frame
[11/09 22:10:44    340s] # Design Mode: 90nm
[11/09 22:10:44    340s] # Analysis Mode: MMMC Non-OCV 
[11/09 22:10:44    340s] # Parasitics Mode: No SPEF/RCDB 
[11/09 22:10:44    340s] # Signoff Settings: SI Off 
[11/09 22:10:44    340s] #################################################################################
[11/09 22:10:44    340s] Calculate delays in Single mode...
[11/09 22:10:44    340s] Calculate delays in Single mode...
[11/09 22:10:44    340s] Topological Sorting (REAL = 0:00:00.0, MEM = 1744.5M, InitMEM = 1744.5M)
[11/09 22:10:44    340s] Start delay calculation (fullDC) (1 T). (MEM=1744.5)
[11/09 22:10:44    340s] End AAE Lib Interpolated Model. (MEM=1756.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 22:10:44    341s] Total number of fetched objects 4032
[11/09 22:10:45    341s] Total number of fetched objects 4032
[11/09 22:10:45    341s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 22:10:45    341s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 22:10:45    341s] End delay calculation. (MEM=1793.07 CPU=0:00:01.0 REAL=0:00:01.0)
[11/09 22:10:45    341s] End delay calculation (fullDC). (MEM=1793.07 CPU=0:00:01.1 REAL=0:00:01.0)
[11/09 22:10:45    341s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1793.1M) ***
[11/09 22:10:45    341s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:05:42 mem=1793.1M)
[11/09 22:10:45    341s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/09 22:10:45    341s] Density: 46.535%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 22:10:45    342s] Total CPU time: 1.67 sec
[11/09 22:10:45    342s] Total Real time: 2.0 sec
[11/09 22:10:45    342s] Total Memory Usage: 1721.453125 Mbytes
[11/09 22:10:45    342s] *** timeDesign #7 [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:05:42.1/0:32:08.6 (0.2), mem = 1721.5M
[11/09 22:10:45    342s] 
[11/09 22:10:45    342s] =============================================================================================
[11/09 22:10:45    342s]  Final TAT Report for timeDesign #7                                             21.12-s106_1
[11/09 22:10:45    342s] =============================================================================================
[11/09 22:10:45    342s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 22:10:45    342s] ---------------------------------------------------------------------------------------------
[11/09 22:10:45    342s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 22:10:45    342s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.1 % )     0:00:01.4 /  0:00:01.4    1.0
[11/09 22:10:45    342s] [ TimingUpdate           ]      1   0:00:00.1  (   7.5 % )     0:00:01.3 /  0:00:01.3    1.0
[11/09 22:10:45    342s] [ FullDelayCalc          ]      1   0:00:01.2  (  70.2 % )     0:00:01.2 /  0:00:01.2    1.0
[11/09 22:10:45    342s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 22:10:45    342s] [ GenerateReports        ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 22:10:45    342s] [ MISC                   ]          0:00:00.3  (  18.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/09 22:10:45    342s] ---------------------------------------------------------------------------------------------
[11/09 22:10:45    342s]  timeDesign #7 TOTAL                0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[11/09 22:10:45    342s] ---------------------------------------------------------------------------------------------
[11/09 22:10:45    342s] 
[11/09 22:11:33    349s] <CMD> timeDesign -postCTS -prefix postCTS_hold_Holdfix -hold
[11/09 22:11:33    349s] *** timeDesign #8 [begin] : totSession cpu/real = 0:05:49.2/0:32:56.6 (0.2), mem = 1723.4M
[11/09 22:11:33    349s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1721.4M, EPOCH TIME: 1699567893.437989
[11/09 22:11:33    349s] All LLGs are deleted
[11/09 22:11:33    349s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1721.4M, EPOCH TIME: 1699567893.438127
[11/09 22:11:33    349s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1721.4M, EPOCH TIME: 1699567893.438306
[11/09 22:11:33    349s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1721.4M, EPOCH TIME: 1699567893.438453
[11/09 22:11:33    349s] Start to check current routing status for nets...
[11/09 22:11:33    349s] All nets are already routed correctly.
[11/09 22:11:33    349s] End to check current routing status for nets (mem=1721.4M)
[11/09 22:11:33    349s] Effort level <high> specified for reg2reg path_group
[11/09 22:11:33    349s] All LLGs are deleted
[11/09 22:11:33    349s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1735.9M, EPOCH TIME: 1699567893.633754
[11/09 22:11:33    349s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1735.9M, EPOCH TIME: 1699567893.634249
[11/09 22:11:33    349s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1735.9M, EPOCH TIME: 1699567893.635263
[11/09 22:11:33    349s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1735.9M, EPOCH TIME: 1699567893.636734
[11/09 22:11:33    349s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1735.9M, EPOCH TIME: 1699567893.663679
[11/09 22:11:33    349s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1735.9M, EPOCH TIME: 1699567893.664488
[11/09 22:11:33    349s] Fast DP-INIT is on for default
[11/09 22:11:33    349s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1735.9M, EPOCH TIME: 1699567893.668596
[11/09 22:11:33    349s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.035, MEM:1735.9M, EPOCH TIME: 1699567893.670037
[11/09 22:11:33    349s] All LLGs are deleted
[11/09 22:11:33    349s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1735.9M, EPOCH TIME: 1699567893.673136
[11/09 22:11:33    349s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1735.9M, EPOCH TIME: 1699567893.673585
[11/09 22:11:33    349s] Starting delay calculation for Hold views
[11/09 22:11:33    349s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/09 22:11:33    349s] #################################################################################
[11/09 22:11:33    349s] # Design Stage: PostRoute
[11/09 22:11:33    349s] # Design Name: risc_v_Pad_Frame
[11/09 22:11:33    349s] # Design Mode: 90nm
[11/09 22:11:33    349s] # Analysis Mode: MMMC Non-OCV 
[11/09 22:11:33    349s] # Parasitics Mode: No SPEF/RCDB 
[11/09 22:11:33    349s] # Signoff Settings: SI Off 
[11/09 22:11:33    349s] #################################################################################
[11/09 22:11:33    349s] Calculate delays in Single mode...
[11/09 22:11:33    349s] Calculate delays in Single mode...
[11/09 22:11:33    349s] Topological Sorting (REAL = 0:00:00.0, MEM = 1733.9M, InitMEM = 1733.9M)
[11/09 22:11:33    349s] Start delay calculation (fullDC) (1 T). (MEM=1733.95)
[11/09 22:11:33    349s] End AAE Lib Interpolated Model. (MEM=1745.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 22:11:34    350s] Total number of fetched objects 4032
[11/09 22:11:34    350s] Total number of fetched objects 4032
[11/09 22:11:34    350s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 22:11:34    350s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 22:11:34    350s] End delay calculation. (MEM=1797.78 CPU=0:00:01.0 REAL=0:00:01.0)
[11/09 22:11:34    350s] End delay calculation (fullDC). (MEM=1797.78 CPU=0:00:01.1 REAL=0:00:01.0)
[11/09 22:11:34    350s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1797.8M) ***
[11/09 22:11:34    350s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:05:51 mem=1797.8M)
[11/09 22:11:34    350s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/09 22:11:34    350s] Density: 46.535%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[11/09 22:11:35    350s] Total CPU time: 1.67 sec
[11/09 22:11:35    350s] Total Real time: 2.0 sec
[11/09 22:11:35    350s] Total Memory Usage: 1726.164062 Mbytes
[11/09 22:11:35    350s] *** timeDesign #8 [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:05:50.9/0:32:58.2 (0.2), mem = 1726.2M
[11/09 22:11:35    350s] 
[11/09 22:11:35    350s] =============================================================================================
[11/09 22:11:35    350s]  Final TAT Report for timeDesign #8                                             21.12-s106_1
[11/09 22:11:35    350s] =============================================================================================
[11/09 22:11:35    350s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 22:11:35    350s] ---------------------------------------------------------------------------------------------
[11/09 22:11:35    350s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 22:11:35    350s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.2 % )     0:00:01.4 /  0:00:01.4    1.0
[11/09 22:11:35    350s] [ TimingUpdate           ]      1   0:00:00.1  (   7.5 % )     0:00:01.3 /  0:00:01.3    1.0
[11/09 22:11:35    350s] [ FullDelayCalc          ]      1   0:00:01.2  (  70.8 % )     0:00:01.2 /  0:00:01.2    1.0
[11/09 22:11:35    350s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 22:11:35    350s] [ GenerateReports        ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 22:11:35    350s] [ MISC                   ]          0:00:00.3  (  17.4 % )     0:00:00.3 /  0:00:00.3    1.0
[11/09 22:11:35    350s] ---------------------------------------------------------------------------------------------
[11/09 22:11:35    350s]  timeDesign #8 TOTAL                0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[11/09 22:11:35    350s] ---------------------------------------------------------------------------------------------
[11/09 22:11:35    350s] 
[11/09 22:12:02    355s] <CMD> timeDesign -postRoute -prefix postRoute_hold -hold
[11/09 22:12:02    355s] Switching SI Aware to true by default in postroute mode   
[11/09 22:12:02    355s] AAE_INFO: switching -siAware from false to true ...
[11/09 22:12:02    355s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[11/09 22:12:02    355s] 
[11/09 22:12:02    355s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[11/09 22:12:02    355s] 
[11/09 22:13:47    370s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[11/09 22:13:47    370s] VERIFY_CONNECTIVITY use new engine.
[11/09 22:13:47    370s] 
[11/09 22:13:47    370s] ******** Start: VERIFY CONNECTIVITY ********
[11/09 22:13:47    370s] Start Time: Thu Nov  9 22:13:47 2023
[11/09 22:13:47    370s] 
[11/09 22:13:47    370s] Design Name: risc_v_Pad_Frame
[11/09 22:13:47    370s] Database Units: 2000
[11/09 22:13:47    370s] Design Boundary: (0.0000, 0.0000) (800.0000, 800.0900)
[11/09 22:13:47    370s] Error Limit = 1000; Warning Limit = 50
[11/09 22:13:47    370s] Check all nets
[11/09 22:13:47    370s] **WARN: (IMPVFC-97):	IO pin VDD1 of net VDD1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/09 22:13:47    370s] **WARN: (IMPVFC-97):	IO pin VSS1 of net VSS1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/09 22:13:47    370s] **WARN: (IMPVFC-97):	IO pin VDDIOR1 of net VDDIOR1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/09 22:13:47    370s] **WARN: (IMPVFC-97):	IO pin VSSIOR1 of net VSSIOR1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/09 22:13:47    370s] Net VDD: has special routes with opens.
[11/09 22:13:47    370s] Net VSS: has special routes with opens.
[11/09 22:13:47    370s] 
[11/09 22:13:47    370s] Begin Summary 
[11/09 22:13:47    370s]     20 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[11/09 22:13:47    370s]     20 total info(s) created.
[11/09 22:13:47    370s] End Summary
[11/09 22:13:47    370s] 
[11/09 22:13:47    370s] End Time: Thu Nov  9 22:13:47 2023
[11/09 22:13:47    370s] Time Elapsed: 0:00:00.0
[11/09 22:13:47    370s] 
[11/09 22:13:47    370s] ******** End: VERIFY CONNECTIVITY ********
[11/09 22:13:47    370s]   Verification Complete : 20 Viols.  0 Wrngs.
[11/09 22:13:47    370s]   (CPU Time: 0:00:00.2  MEM: 0.000M)
[11/09 22:13:47    370s] 
[11/09 22:15:13    383s] <CMD> getMultiCpuUsage -localCpu
[11/09 22:15:13    383s] <CMD> get_verify_drc_mode -disable_rules -quiet
[11/09 22:15:13    383s] <CMD> get_verify_drc_mode -quiet -area
[11/09 22:15:13    383s] <CMD> get_verify_drc_mode -quiet -layer_range
[11/09 22:15:13    383s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[11/09 22:15:13    383s] <CMD> get_verify_drc_mode -check_only -quiet
[11/09 22:15:13    383s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[11/09 22:15:13    383s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[11/09 22:15:13    383s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[11/09 22:15:13    383s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[11/09 22:15:13    383s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[11/09 22:15:13    383s] <CMD> get_verify_drc_mode -limit -quiet
[11/09 22:15:16    383s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report risc_v_Pad_Frame.drc.rpt -limit 1000
[11/09 22:15:16    383s] <CMD> verify_drc
[11/09 22:15:16    383s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[11/09 22:15:16    383s] #-check_same_via_cell true               # bool, default=false, user setting
[11/09 22:15:16    383s] #-report risc_v_Pad_Frame.drc.rpt        # string, default="", user setting
[11/09 22:15:16    383s]  *** Starting Verify DRC (MEM: 1728.1) ***
[11/09 22:15:16    383s] 
[11/09 22:15:16    383s] ### import design signature (41): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1870418541 inst_pattern=1
[11/09 22:15:16    383s]   VERIFY DRC ...... Starting Verification
[11/09 22:15:16    383s]   VERIFY DRC ...... Initializing
[11/09 22:15:16    383s]   VERIFY DRC ...... Deleting Existing Violations
[11/09 22:15:16    383s]   VERIFY DRC ...... Creating Sub-Areas
[11/09 22:15:16    383s]   VERIFY DRC ...... Using new threading
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 80.640 80.640} 1 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {80.640 0.000 161.280 80.640} 2 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {161.280 0.000 241.920 80.640} 3 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {241.920 0.000 322.560 80.640} 4 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {322.560 0.000 403.200 80.640} 5 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {403.200 0.000 483.840 80.640} 6 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {483.840 0.000 564.480 80.640} 7 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {564.480 0.000 645.120 80.640} 8 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {645.120 0.000 725.760 80.640} 9 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {725.760 0.000 800.000 80.640} 10 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {0.000 80.640 80.640 161.280} 11 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {80.640 80.640 161.280 161.280} 12 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {161.280 80.640 241.920 161.280} 13 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {241.920 80.640 322.560 161.280} 14 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {322.560 80.640 403.200 161.280} 15 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {403.200 80.640 483.840 161.280} 16 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {483.840 80.640 564.480 161.280} 17 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {564.480 80.640 645.120 161.280} 18 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {645.120 80.640 725.760 161.280} 19 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {725.760 80.640 800.000 161.280} 20 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {0.000 161.280 80.640 241.920} 21 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {80.640 161.280 161.280 241.920} 22 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {161.280 161.280 241.920 241.920} 23 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {241.920 161.280 322.560 241.920} 24 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {322.560 161.280 403.200 241.920} 25 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {403.200 161.280 483.840 241.920} 26 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {483.840 161.280 564.480 241.920} 27 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {564.480 161.280 645.120 241.920} 28 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {645.120 161.280 725.760 241.920} 29 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {725.760 161.280 800.000 241.920} 30 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {0.000 241.920 80.640 322.560} 31 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {80.640 241.920 161.280 322.560} 32 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {161.280 241.920 241.920 322.560} 33 of 100
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[11/09 22:15:16    383s]   VERIFY DRC ...... Sub-Area: {241.920 241.920 322.560 322.560} 34 of 100
[11/09 22:15:19    386s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[11/09 22:15:19    386s]   VERIFY DRC ...... Sub-Area: {322.560 241.920 403.200 322.560} 35 of 100
[11/09 22:15:19    386s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[11/09 22:15:19    386s]   VERIFY DRC ...... Sub-Area: {403.200 241.920 483.840 322.560} 36 of 100
[11/09 22:15:19    387s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[11/09 22:15:19    387s]   VERIFY DRC ...... Sub-Area: {483.840 241.920 564.480 322.560} 37 of 100
[11/09 22:15:22    390s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[11/09 22:15:22    390s]   VERIFY DRC ...... Sub-Area: {564.480 241.920 645.120 322.560} 38 of 100
[11/09 22:15:22    390s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[11/09 22:15:22    390s]   VERIFY DRC ...... Sub-Area: {645.120 241.920 725.760 322.560} 39 of 100
[11/09 22:15:22    390s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[11/09 22:15:22    390s]   VERIFY DRC ...... Sub-Area: {725.760 241.920 800.000 322.560} 40 of 100
[11/09 22:15:22    390s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[11/09 22:15:22    390s]   VERIFY DRC ...... Sub-Area: {0.000 322.560 80.640 403.200} 41 of 100
[11/09 22:15:22    390s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[11/09 22:15:22    390s]   VERIFY DRC ...... Sub-Area: {80.640 322.560 161.280 403.200} 42 of 100
[11/09 22:15:22    390s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[11/09 22:15:22    390s]   VERIFY DRC ...... Sub-Area: {161.280 322.560 241.920 403.200} 43 of 100
[11/09 22:15:22    390s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[11/09 22:15:22    390s]   VERIFY DRC ...... Sub-Area: {241.920 322.560 322.560 403.200} 44 of 100
[11/09 22:15:22    390s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[11/09 22:15:22    390s]   VERIFY DRC ...... Sub-Area: {322.560 322.560 403.200 403.200} 45 of 100
[11/09 22:15:23    390s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[11/09 22:15:23    390s]   VERIFY DRC ...... Sub-Area: {403.200 322.560 483.840 403.200} 46 of 100
[11/09 22:15:23    391s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[11/09 22:15:23    391s]   VERIFY DRC ...... Sub-Area: {483.840 322.560 564.480 403.200} 47 of 100
[11/09 22:15:23    391s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[11/09 22:15:23    391s]   VERIFY DRC ...... Sub-Area: {564.480 322.560 645.120 403.200} 48 of 100
[11/09 22:15:23    391s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[11/09 22:15:23    391s]   VERIFY DRC ...... Sub-Area: {645.120 322.560 725.760 403.200} 49 of 100
[11/09 22:15:23    391s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[11/09 22:15:23    391s]   VERIFY DRC ...... Sub-Area: {725.760 322.560 800.000 403.200} 50 of 100
[11/09 22:15:23    391s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[11/09 22:15:23    391s]   VERIFY DRC ...... Sub-Area: {0.000 403.200 80.640 483.840} 51 of 100
[11/09 22:15:23    391s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[11/09 22:15:23    391s]   VERIFY DRC ...... Sub-Area: {80.640 403.200 161.280 483.840} 52 of 100
[11/09 22:15:23    391s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[11/09 22:15:23    391s]   VERIFY DRC ...... Sub-Area: {161.280 403.200 241.920 483.840} 53 of 100
[11/09 22:15:23    391s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[11/09 22:15:23    391s]   VERIFY DRC ...... Sub-Area: {241.920 403.200 322.560 483.840} 54 of 100
[11/09 22:15:24    391s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[11/09 22:15:24    391s]   VERIFY DRC ...... Sub-Area: {322.560 403.200 403.200 483.840} 55 of 100
[11/09 22:15:24    391s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[11/09 22:15:24    391s]   VERIFY DRC ...... Sub-Area: {403.200 403.200 483.840 483.840} 56 of 100
[11/09 22:15:24    391s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[11/09 22:15:24    391s]   VERIFY DRC ...... Sub-Area: {483.840 403.200 564.480 483.840} 57 of 100
[11/09 22:15:24    392s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[11/09 22:15:24    392s]   VERIFY DRC ...... Sub-Area: {564.480 403.200 645.120 483.840} 58 of 100
[11/09 22:15:24    392s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[11/09 22:15:24    392s]   VERIFY DRC ...... Sub-Area: {645.120 403.200 725.760 483.840} 59 of 100
[11/09 22:15:24    392s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[11/09 22:15:24    392s]   VERIFY DRC ...... Sub-Area: {725.760 403.200 800.000 483.840} 60 of 100
[11/09 22:15:24    392s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[11/09 22:15:24    392s]   VERIFY DRC ...... Sub-Area: {0.000 483.840 80.640 564.480} 61 of 100
[11/09 22:15:24    392s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[11/09 22:15:24    392s]   VERIFY DRC ...... Sub-Area: {80.640 483.840 161.280 564.480} 62 of 100
[11/09 22:15:24    392s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[11/09 22:15:24    392s]   VERIFY DRC ...... Sub-Area: {161.280 483.840 241.920 564.480} 63 of 100
[11/09 22:15:24    392s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[11/09 22:15:24    392s]   VERIFY DRC ...... Sub-Area: {241.920 483.840 322.560 564.480} 64 of 100
[11/09 22:15:27    394s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[11/09 22:15:27    394s]   VERIFY DRC ...... Sub-Area: {322.560 483.840 403.200 564.480} 65 of 100
[11/09 22:15:27    394s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[11/09 22:15:27    394s]   VERIFY DRC ...... Sub-Area: {403.200 483.840 483.840 564.480} 66 of 100
[11/09 22:15:27    394s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[11/09 22:15:27    394s]   VERIFY DRC ...... Sub-Area: {483.840 483.840 564.480 564.480} 67 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {564.480 483.840 645.120 564.480} 68 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {645.120 483.840 725.760 564.480} 69 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {725.760 483.840 800.000 564.480} 70 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {0.000 564.480 80.640 645.120} 71 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {80.640 564.480 161.280 645.120} 72 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {161.280 564.480 241.920 645.120} 73 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {241.920 564.480 322.560 645.120} 74 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {322.560 564.480 403.200 645.120} 75 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {403.200 564.480 483.840 645.120} 76 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {483.840 564.480 564.480 645.120} 77 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {564.480 564.480 645.120 645.120} 78 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {645.120 564.480 725.760 645.120} 79 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {725.760 564.480 800.000 645.120} 80 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {0.000 645.120 80.640 725.760} 81 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {80.640 645.120 161.280 725.760} 82 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {161.280 645.120 241.920 725.760} 83 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {241.920 645.120 322.560 725.760} 84 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {322.560 645.120 403.200 725.760} 85 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {403.200 645.120 483.840 725.760} 86 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {483.840 645.120 564.480 725.760} 87 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {564.480 645.120 645.120 725.760} 88 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {645.120 645.120 725.760 725.760} 89 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {725.760 645.120 800.000 725.760} 90 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {0.000 725.760 80.640 800.090} 91 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {80.640 725.760 161.280 800.090} 92 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {161.280 725.760 241.920 800.090} 93 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {241.920 725.760 322.560 800.090} 94 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {322.560 725.760 403.200 800.090} 95 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {403.200 725.760 483.840 800.090} 96 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {483.840 725.760 564.480 800.090} 97 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {564.480 725.760 645.120 800.090} 98 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {645.120 725.760 725.760 800.090} 99 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area: {725.760 725.760 800.000 800.090} 100 of 100
[11/09 22:15:30    397s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[11/09 22:15:30    397s] 
[11/09 22:15:30    397s]   Verification Complete : 0 Viols.
[11/09 22:15:30    397s] 
[11/09 22:15:30    397s]  *** End Verify DRC (CPU: 0:00:13.8  ELAPSED TIME: 14.00  MEM: 11.0M) ***
[11/09 22:15:30    397s] 
[11/09 22:15:30    397s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[11/09 22:17:05    410s] <CMD> verifyProcessAntenna -report risc_v_Pad_Frame.antenna.rpt -error 1000
[11/09 22:17:05    410s] 
[11/09 22:17:05    410s] ******* START VERIFY ANTENNA ********
[11/09 22:17:05    410s] Report File: risc_v_Pad_Frame.antenna.rpt
[11/09 22:17:05    410s] LEF Macro File: risc_v_Pad_Frame.antenna.lef
[11/09 22:17:05    410s] Verification Complete: 0 Violations
[11/09 22:17:05    410s] ******* DONE VERIFY ANTENNA ********
[11/09 22:17:05    410s] (CPU Time: 0:00:00.2  MEM: 24.055M)
[11/09 22:17:05    410s] 
[11/09 22:17:55    417s] <CMD> verifyEndCap
[11/09 22:17:55    417s] 
[11/09 22:17:55    417s] ******Begin verifyEndCap******
[11/09 22:17:55    417s] **ERROR: (IMPVFW-405):	There is no specified end cap cell type for verifyEndCap. Use setEndCapMode to specify the end cap cell types.
******End verifyEndCap******
[11/09 22:17:55    417s] **WARN: (IMPVFW-5):	verifyEndCap is not completed.
[11/09 22:18:10    419s] <CMD> verifyACLimit -report risc_v_Pad_Frame.aclimit.rpt -toggle 1.0 -error 1000
[11/09 22:18:10    419s] **WARN: (IMPVAC-87):	verifyACLimit does not support the -siAware option of setDelayCalMode yet. 
[11/09 22:18:10    419s] Using default Delay Calculation Engine.
[11/09 22:18:10    419s] 
[11/09 22:18:10    419s] ******** Start: verifyACLimit ********
[11/09 22:18:10    419s] Start Time: Thu Nov  9 22:18:10 2023
[11/09 22:18:10    419s] 
[11/09 22:18:11    420s] 
[11/09 22:18:11    420s] QRCTech file: /users/iteso-s018/DM_Michel_Castillo_RISC_V/synthesis/Physical_synthesis/risc_v_Pad_Frame_powerstripes.enc.dat/libs/mmmc/RC_Extraction_WC/gpdk045.tch
[11/09 22:18:11    420s] 
[11/09 22:18:11    420s] LayerMapping file: VAC_LayerMap_23637.txt
[11/09 22:18:12    421s] **ERROR: (IMPVAC-114):	No EM rule defined in QRC tech or ICT EM file for signal EM check.
<CMD> setMetalFill -layer Metal1 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[11/09 22:18:30    423s] <CMD> setMetalFill -layer Metal2 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[11/09 22:18:30    423s] <CMD> setMetalFill -layer Metal3 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[11/09 22:18:30    423s] <CMD> setMetalFill -layer Metal4 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[11/09 22:18:30    423s] <CMD> setMetalFill -layer Metal5 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[11/09 22:18:30    423s] <CMD> setMetalFill -layer Metal6 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[11/09 22:18:30    423s] <CMD> setMetalFill -layer Metal7 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[11/09 22:18:30    423s] <CMD> setMetalFill -layer Metal8 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[11/09 22:18:30    423s] <CMD> setMetalFill -layer Metal9 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[11/09 22:18:30    423s] <CMD> setMetalFill -layer Metal10 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[11/09 22:18:30    423s] <CMD> setMetalFill -layer Metal11 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[11/09 22:18:30    423s] <CMD> verifyMetalDensity -report risc_v_Pad_Frame.density.rpt
[11/09 22:18:30    423s] 
[11/09 22:18:30    423s] ******** Start: VERIFY DENSITY ********
[11/09 22:18:30    423s] Density calculation ...... Slot :   1 of   1
[11/09 22:18:31    424s] 
[11/09 22:18:31    424s] Densities of non-overlapping windows have been saved in FE DB.
[11/09 22:18:31    424s] 
[11/09 22:18:31    424s] A total of 238 density violation(s).
[11/09 22:18:31    424s] Windows < Min. Density = 238
[11/09 22:18:31    424s] Windows > Max. Density = 0
[11/09 22:18:31    424s] Windows < Min. Union. Density = 0
[11/09 22:18:31    424s] Windows > Max. Union. Density = 0
[11/09 22:18:31    424s] 
[11/09 22:18:31    424s] ******** End: VERIFY DENSITY ********
[11/09 22:18:31    424s] VMD: elapsed time: 1.00
[11/09 22:18:31    424s]      (CPU Time: 0:00:00.9  MEM: 18.578M)
[11/09 22:18:31    424s] 
[11/09 22:19:22    432s] <CMD> verifyPowerVia
[11/09 22:19:22    432s] 
[11/09 22:19:22    432s] ******** Start: VERIFY POWER VIA ********
[11/09 22:19:22    432s] Start Time: Thu Nov  9 22:19:22 2023
[11/09 22:19:22    432s] 
[11/09 22:19:22    432s] Check all 6 Power/Ground nets
[11/09 22:19:22    432s] *** Checking Net VDD1
[11/09 22:19:22    432s] *** Checking Net VSS1
[11/09 22:19:22    432s] *** Checking Net VDDIOR1
[11/09 22:19:22    432s] *** Checking Net VSSIOR1
[11/09 22:19:22    432s] *** Checking Net VDD
[11/09 22:19:22    432s] *** Checking Net VSS
[11/09 22:19:22    432s] Actually Checked 6 Power/Ground nets with physical connectivity
[11/09 22:19:22    432s] 
[11/09 22:19:22    432s] Begin Summary 
[11/09 22:19:22    432s]   Found no problems or warnings.
[11/09 22:19:22    432s] End Summary
[11/09 22:19:22    432s] 
[11/09 22:19:22    432s] End Time: Thu Nov  9 22:19:22 2023
[11/09 22:19:22    432s] ******** End: VERIFY POWER VIA ********
[11/09 22:19:22    432s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/09 22:19:22    432s]   (CPU Time: 0:00:00.1  MEM: 0.004M)
[11/09 22:19:22    432s] 
[11/09 22:20:10    439s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[11/09 22:20:10    439s] VERIFY_CONNECTIVITY use new engine.
[11/09 22:20:10    439s] 
[11/09 22:20:10    439s] ******** Start: VERIFY CONNECTIVITY ********
[11/09 22:20:10    439s] Start Time: Thu Nov  9 22:20:10 2023
[11/09 22:20:10    439s] 
[11/09 22:20:10    439s] Design Name: risc_v_Pad_Frame
[11/09 22:20:10    439s] Database Units: 2000
[11/09 22:20:10    439s] Design Boundary: (0.0000, 0.0000) (800.0000, 800.0900)
[11/09 22:20:10    439s] Error Limit = 1000; Warning Limit = 50
[11/09 22:20:10    439s] Check all nets
[11/09 22:20:10    439s] **WARN: (IMPVFC-97):	IO pin VDD1 of net VDD1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/09 22:20:10    439s] **WARN: (IMPVFC-97):	IO pin VSS1 of net VSS1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/09 22:20:10    439s] **WARN: (IMPVFC-97):	IO pin VDDIOR1 of net VDDIOR1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/09 22:20:10    439s] **WARN: (IMPVFC-97):	IO pin VSSIOR1 of net VSSIOR1 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[11/09 22:20:10    439s] Net VDD: has special routes with opens.
[11/09 22:20:10    439s] Net VSS: has special routes with opens.
[11/09 22:20:10    439s] 
[11/09 22:20:10    439s] Begin Summary 
[11/09 22:20:10    439s]     20 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[11/09 22:20:10    439s]     20 total info(s) created.
[11/09 22:20:10    439s] End Summary
[11/09 22:20:10    439s] 
[11/09 22:20:10    439s] End Time: Thu Nov  9 22:20:10 2023
[11/09 22:20:10    439s] Time Elapsed: 0:00:00.0
[11/09 22:20:10    439s] 
[11/09 22:20:10    439s] ******** End: VERIFY CONNECTIVITY ********
[11/09 22:20:10    439s]   Verification Complete : 20 Viols.  0 Wrngs.
[11/09 22:20:10    439s]   (CPU Time: 0:00:00.2  MEM: 0.000M)
[11/09 22:20:10    439s] 
[11/09 22:23:08    445s] <CMD> verifyPowerVia
[11/09 22:23:08    445s] 
[11/09 22:23:08    445s] ******** Start: VERIFY POWER VIA ********
[11/09 22:23:08    445s] Start Time: Thu Nov  9 22:23:08 2023
[11/09 22:23:08    445s] 
[11/09 22:23:08    445s] Check all 6 Power/Ground nets
[11/09 22:23:08    445s] *** Checking Net VDD1
[11/09 22:23:08    445s] *** Checking Net VSS1
[11/09 22:23:08    445s] *** Checking Net VDDIOR1
[11/09 22:23:08    445s] *** Checking Net VSSIOR1
[11/09 22:23:08    445s] *** Checking Net VDD
[11/09 22:23:08    445s] *** Checking Net VSS
[11/09 22:23:08    445s] Actually Checked 6 Power/Ground nets with physical connectivity
[11/09 22:23:08    445s] 
[11/09 22:23:08    445s] Begin Summary 
[11/09 22:23:08    445s]   Found no problems or warnings.
[11/09 22:23:08    445s] End Summary
[11/09 22:23:08    445s] 
[11/09 22:23:08    445s] End Time: Thu Nov  9 22:23:08 2023
[11/09 22:23:08    445s] ******** End: VERIFY POWER VIA ********
[11/09 22:23:08    445s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/09 22:23:08    445s]   (CPU Time: 0:00:00.1  MEM: 0.004M)
[11/09 22:23:08    445s] 
[11/09 22:59:22    762s] <CMD> reportCongestArea
[11/09 22:59:22    762s] # Options: -step 3 -cutoffRatio 0.010000 -cutoffValue -2 -cutoffArea 0 -num 10 -mode average 
[11/09 22:59:22    762s] #There's no congestion worse than -2 to report in the vertical direction.
[11/09 22:59:22    762s] #There's no congestion worse than -2 to report in the horizontal direction.
[11/09 22:59:52    766s] <CMD> report_area
[11/09 23:00:06    768s] <CMD> report_power
[11/09 23:00:06    768s] 
[11/09 23:00:06    768s] Power Net Detected:
[11/09 23:00:06    768s]         Voltage	    Name
[11/09 23:00:06    768s]              0V	    VSSIOR1
[11/09 23:00:06    768s]              0V	    VSS1
[11/09 23:00:06    768s]            0.9V	    VDDIOR1
[11/09 23:00:06    768s]            0.9V	    VDD1
[11/09 23:00:06    768s]              0V	    VSS
[11/09 23:00:06    768s]            0.9V	    VDD
[11/09 23:00:06    768s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/09 23:00:06    768s] AAE_INFO: resetNetProps viewIdx 0 
[11/09 23:00:06    768s] AAE_INFO: resetNetProps viewIdx 1 
[11/09 23:00:06    768s] Starting SI iteration 1 using Infinite Timing Windows
[11/09 23:00:06    768s] #################################################################################
[11/09 23:00:06    768s] # Design Stage: PostRoute
[11/09 23:00:06    768s] # Design Name: risc_v_Pad_Frame
[11/09 23:00:06    768s] # Design Mode: 90nm
[11/09 23:00:06    768s] # Analysis Mode: MMMC Non-OCV 
[11/09 23:00:06    768s] # Parasitics Mode: No SPEF/RCDB 
[11/09 23:00:06    768s] # Signoff Settings: SI On 
[11/09 23:00:06    768s] #################################################################################
[11/09 23:00:06    768s] AAE_INFO: 1 threads acquired from CTE.
[11/09 23:00:06    768s] Setting infinite Tws ...
[11/09 23:00:06    768s] First Iteration Infinite Tw... 
[11/09 23:00:06    768s] Calculate delays in Single mode...
[11/09 23:00:06    768s] Calculate delays in Single mode...
[11/09 23:00:06    768s] Topological Sorting (REAL = 0:00:00.0, MEM = 1786.8M, InitMEM = 1786.8M)
[11/09 23:00:06    768s] Start delay calculation (fullDC) (1 T). (MEM=1786.76)
[11/09 23:00:06    768s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/09 23:00:06    769s] siFlow : Timing analysis mode is single, using late cdB files
[11/09 23:00:06    769s] siFlow : Timing analysis mode is single, using late cdB files
[11/09 23:00:06    769s] Start AAE Lib Loading. (MEM=1798.37)
[11/09 23:00:06    769s] End AAE Lib Loading. (MEM=1817.45 CPU=0:00:00.0 Real=0:00:00.0)
[11/09 23:00:06    769s] End AAE Lib Interpolated Model. (MEM=1817.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 23:00:07    769s] Total number of fetched objects 4032
[11/09 23:00:07    769s] AAE_INFO-618: Total number of nets in the design is 4595,  87.7 percent of the nets selected for SI analysis
[11/09 23:00:08    770s] Total number of fetched objects 4032
[11/09 23:00:08    770s] AAE_INFO-618: Total number of nets in the design is 4595,  87.7 percent of the nets selected for SI analysis
[11/09 23:00:08    770s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 23:00:08    770s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 23:00:08    770s] End delay calculation. (MEM=1888.21 CPU=0:00:01.1 REAL=0:00:01.0)
[11/09 23:00:08    770s] End delay calculation (fullDC). (MEM=1851.59 CPU=0:00:01.3 REAL=0:00:02.0)
[11/09 23:00:08    770s] *** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 1851.6M) ***
[11/09 23:00:08    770s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1851.6M)
[11/09 23:00:08    770s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/09 23:00:08    770s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1851.6M)
[11/09 23:00:08    770s] Starting SI iteration 2
[11/09 23:00:08    770s] Calculate delays in Single mode...
[11/09 23:00:08    770s] Calculate delays in Single mode...
[11/09 23:00:08    770s] Start delay calculation (fullDC) (1 T). (MEM=1809.59)
[11/09 23:00:08    770s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[11/09 23:00:08    770s] End AAE Lib Interpolated Model. (MEM=1809.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 23:00:08    770s] Total number of fetched objects 4032
[11/09 23:00:08    770s] AAE_INFO-618: Total number of nets in the design is 4595,  6.2 percent of the nets selected for SI analysis
[11/09 23:00:08    770s] Total number of fetched objects 4032
[11/09 23:00:08    770s] AAE_INFO-618: Total number of nets in the design is 4595,  6.2 percent of the nets selected for SI analysis
[11/09 23:00:08    770s] End delay calculation. (MEM=1857.8 CPU=0:00:00.5 REAL=0:00:00.0)
[11/09 23:00:08    770s] End delay calculation (fullDC). (MEM=1857.8 CPU=0:00:00.5 REAL=0:00:00.0)
[11/09 23:00:08    770s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1857.8M) ***
[11/09 23:00:08    771s] 
[11/09 23:00:08    771s] Begin Power Analysis
[11/09 23:00:08    771s] 
[11/09 23:00:08    771s]              0V	    VSSIOR1
[11/09 23:00:08    771s]              0V	    VSS1
[11/09 23:00:08    771s]            0.9V	    VDDIOR1
[11/09 23:00:08    771s]            0.9V	    VDD1
[11/09 23:00:08    771s]              0V	    VSS
[11/09 23:00:08    771s]            0.9V	    VDD
[11/09 23:00:08    771s] Begin Processing Timing Library for Power Calculation
[11/09 23:00:08    771s] 
[11/09 23:00:08    771s] Begin Processing Timing Library for Power Calculation
[11/09 23:00:08    771s] 
[11/09 23:00:08    771s] 
[11/09 23:00:08    771s] 
[11/09 23:00:08    771s] Begin Processing Power Net/Grid for Power Calculation
[11/09 23:00:08    771s] 
[11/09 23:00:08    771s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1516.96MB/3260.68MB/1516.98MB)
[11/09 23:00:08    771s] 
[11/09 23:00:08    771s] Begin Processing Timing Window Data for Power Calculation
[11/09 23:00:08    771s] 
[11/09 23:00:08    771s] My_CLK(100MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1517.32MB/3260.68MB/1517.32MB)
[11/09 23:00:08    771s] 
[11/09 23:00:08    771s] Begin Processing User Attributes
[11/09 23:00:08    771s] 
[11/09 23:00:08    771s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1517.40MB/3260.68MB/1517.40MB)
[11/09 23:00:08    771s] 
[11/09 23:00:08    771s] Begin Processing Signal Activity
[11/09 23:00:08    771s] 
[11/09 23:00:09    771s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1517.66MB/3260.68MB/1517.66MB)
[11/09 23:00:09    771s] 
[11/09 23:00:09    771s] Begin Power Computation
[11/09 23:00:09    771s] 
[11/09 23:00:09    771s]       ----------------------------------------------------------
[11/09 23:00:09    771s]       # of cell(s) missing both power/leakage table: 0
[11/09 23:00:09    771s]       # of cell(s) missing power table: 0
[11/09 23:00:09    771s]       # of cell(s) missing leakage table: 0
[11/09 23:00:09    771s]       # of MSMV cell(s) missing power_level: 0
[11/09 23:00:09    771s]       ----------------------------------------------------------
[11/09 23:00:09    771s] 
[11/09 23:00:09    771s] 
[11/09 23:00:09    771s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1518.79MB/3268.69MB/1518.79MB)
[11/09 23:00:09    771s] 
[11/09 23:00:09    771s] Begin Processing User Attributes
[11/09 23:00:09    771s] 
[11/09 23:00:09    771s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1518.79MB/3268.69MB/1518.84MB)
[11/09 23:00:09    771s] 
[11/09 23:00:09    771s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1518.84MB/3268.69MB/1518.85MB)
[11/09 23:00:09    771s] 
[11/09 23:00:09    771s] *



[11/09 23:00:09    771s] Total Power
[11/09 23:00:09    771s] -----------------------------------------------------------------------------------------
[11/09 23:00:09    771s] Total Internal Power:        0.60378574 	   82.5959%
[11/09 23:00:09    771s] Total Switching Power:       0.12680639 	   17.3467%
[11/09 23:00:09    771s] Total Leakage Power:         0.00041959 	    0.0574%
[11/09 23:00:09    771s] Total Power:                 0.73101172
[11/09 23:00:09    771s] -----------------------------------------------------------------------------------------
[11/09 23:00:25    774s] <CMD> report_area
[11/09 23:00:41    776s] <CMD> report_power
[11/09 23:00:41    776s] *



[11/09 23:00:41    776s] Total Power
[11/09 23:00:41    776s] -----------------------------------------------------------------------------------------
[11/09 23:00:41    776s] Total Internal Power:        0.60378574 	   82.5959%
[11/09 23:00:41    776s] Total Switching Power:       0.12680639 	   17.3467%
[11/09 23:00:41    776s] Total Leakage Power:         0.00041959 	    0.0574%
[11/09 23:00:41    776s] Total Power:                 0.73101172
[11/09 23:00:41    776s] -----------------------------------------------------------------------------------------
[11/09 23:02:46    779s] <CMD> selectInst SE
[11/09 23:02:46    779s] <CMD> setDrawView place
[11/09 23:02:46    779s] <CMD> zoomBox -121.71550 136.01550 921.71500 1016.11450
[11/09 23:03:59    790s] <CMD> setDrawView fplan
[11/09 23:04:56    799s] <CMD> zoomBox -121.71550 -40.00450 921.71500 840.09450
[11/09 23:04:57    799s] <CMD> zoomBox -48.01400 20.53550 838.90200 768.62000
[11/09 23:05:05    800s] <CMD> zoomBox -9.63500 93.16400 744.24400 729.03600
[11/09 23:05:06    800s] <CMD> zoomBox 22.98750 154.89800 663.78500 695.38950
[11/09 23:05:07    800s] <CMD> zoomBox -9.63500 93.16350 744.24450 729.03600
[11/09 23:05:07    800s] <CMD> zoomBox -48.01500 20.53500 838.90250 768.62050
[11/09 23:05:08    801s] <CMD> zoomBox -93.16750 -64.91100 950.26500 815.19000
[11/09 23:05:08    801s] <CMD> zoomBox -146.28850 -165.43500 1081.27950 869.97800
[11/09 23:05:10    801s] <CMD> zoomBox -48.01600 20.53400 838.90250 768.62050
[11/09 23:05:10    801s] <CMD> zoomBox 94.31900 289.88600 487.85050 621.81700
[11/09 23:05:10    801s] <CMD> zoomBox 111.34850 322.11200 445.85000 604.25300
[11/09 23:05:16    802s] <CMD> zoomBox 124.07050 344.83050 408.39700 584.65050
[11/09 23:05:17    802s] <CMD> zoomBox 144.07600 380.55500 349.50200 553.82500
[11/09 23:05:17    802s] <CMD> zoomBox 176.51750 438.48750 253.99500 503.83700
[11/09 23:05:18    802s] <CMD> zoomBox 181.96900 448.22200 237.94650 495.43700
[11/09 23:05:18    802s] <CMD> zoomBox 173.05100 432.29700 264.20050 509.17850
[11/09 23:05:19    803s] <CMD> zoomBox 151.88700 394.50550 326.50150 541.78700
[11/09 23:05:19    803s] <CMD> zoomBox 96.37750 295.38100 489.91450 627.31650
[11/09 23:05:22    803s] <CMD> zoomBox 134.88150 364.13850 376.56250 567.98850
[11/09 23:05:22    803s] <CMD> zoomBox 168.97100 425.01300 276.20650 515.46250
[11/09 23:05:24    803s] <CMD> zoomBox 184.09650 452.02250 231.67800 492.15600
[11/09 23:05:26    804s] <CMD> zoomBox 173.04700 432.29400 264.20000 509.17850
[11/09 23:05:26    804s] <CMD> zoomBox 168.96800 425.01050 276.20700 515.46300
[11/09 23:05:26    804s] <CMD> zoomBox 134.87600 364.13300 376.56800 567.99200
[11/09 23:05:27    804s] <CMD> zoomBox 78.75950 263.92550 541.76650 654.45650
[11/09 23:05:27    804s] <CMD> zoomBox 58.04200 226.93000 602.75600 686.37850
[11/09 23:05:27    804s] <CMD> zoomBox -68.42950 1.08850 975.07200 881.24750
[11/09 23:05:28    804s] <CMD> zoomBox -400.15650 -591.28100 1951.63400 1392.37650
[11/09 23:05:28    804s] <CMD> zoomBox -946.19350 -1566.34700 3559.09900 2233.71850
[11/09 23:05:29    804s] <CMD> zoomBox -1147.78500 -1926.33200 4152.55950 2544.33350
[11/09 23:05:29    804s] <CMD> zoomBox -3367.26400 -5889.68700 10686.43250 5964.14250
[11/09 23:05:34    805s] <CMD> zoomBox -2832.75100 -4935.19900 9112.89100 5140.55600
[11/09 23:05:34    805s] <CMD> zoomBox -2378.41500 -4123.88450 7775.38100 4440.50750
[11/09 23:05:36    805s] <CMD> zoomBox -1798.84100 -2807.99600 5537.27700 3379.77750
[11/09 23:05:37    806s] <CMD> zoomBox -1380.09900 -1857.26650 3920.24650 2613.40000
[11/09 23:05:37    806s] <CMD> zoomBox -1216.56300 -1485.96800 3288.73050 2314.09850
[11/09 23:05:39    806s] <CMD> zoomBox -1038.21650 -1178.23250 2791.28300 2051.82400
[11/09 23:05:39    806s] <CMD> zoomBox -886.62200 -916.65750 2368.45250 1828.89050
[11/09 23:05:39    806s] <CMD> zoomBox -555.14150 -344.69150 1443.88150 1341.41850
[11/09 23:05:40    806s] <CMD> zoomBox -408.74450 -92.08500 1035.54950 1126.12950
[11/09 23:05:42    806s] <CMD> zoomBox -351.57100 6.56800 876.07950 1042.05050
[11/09 23:05:42    806s] <CMD> zoomBox -302.97300 90.42250 740.53000 970.58300
[11/09 23:06:37    815s] <CMD> zoomBox -302.97300 2.40650 740.53000 882.56700
[11/09 23:06:43    816s] <CMD> zoomBox -178.03650 35.00750 708.94150 783.14400
[11/09 23:06:49    817s] <CMD> zoomBox 18.42700 86.27300 659.26850 626.80150
[11/09 23:07:10    820s] <CMD> zoomBox 52.25150 145.96300 596.96700 605.41250
[11/09 23:07:15    821s] <CMD> fit
[11/09 23:07:17    821s] <CMD> zoomSelected -margin 50
[11/09 23:07:38    824s] <CMD> fit
[11/09 23:18:47    922s] <CMD> setDrawView place
[11/09 23:18:54    923s] <CMD> zoomBox -55.30300 17.29600 831.61300 765.38050
[11/09 23:18:55    923s] <CMD> zoomBox -121.71600 -40.00500 921.71500 840.09450
[11/09 23:18:56    923s] <CMD> zoomBox 1.14700 66.00150 755.02600 701.87350
[11/09 23:18:57    923s] <CMD> zoomBox 179.09800 219.53900 513.59800 501.67850
[11/09 23:18:57    923s] <CMD> zoomBox 200.38850 237.90800 484.71350 477.72700
[11/09 23:18:58    924s] <CMD> zoomBox 275.53050 302.74100 382.76450 393.18950
[11/09 23:18:58    924s] <CMD> zoomBox 297.27950 321.50650 353.25700 368.72150
[11/09 23:19:01    924s] <CMD> zoomBox 288.15650 313.63450 365.63450 378.98450
[11/09 23:19:03    924s] <CMD> zoomBox 282.35500 308.62900 373.50550 385.51150
[11/09 23:19:03    925s] <CMD> zoomBox 275.52950 302.74000 382.76550 393.19000
[11/09 23:19:04    925s] <CMD> zoomBox 258.05200 287.66050 406.47650 412.85150
[11/09 23:19:10    926s] <CMD> zoomBox 239.38200 276.54650 413.99900 423.83000
[11/09 23:20:44    940s] <CMD> zoomBox 259.81400 291.69250 408.23850 416.88350
[11/09 23:20:44    940s] <CMD> zoomBox 277.18150 304.56700 403.34200 410.97900
[11/09 23:20:45    940s] <CMD> zoomBox 291.94350 315.51000 399.18000 405.96050
[11/09 23:20:46    940s] <CMD> zoomBox 315.15700 332.71800 392.63550 398.06850
[11/09 23:20:46    940s] <CMD> zoomBox 324.22250 339.43850 390.07950 394.98650
[11/09 23:20:56    942s] <CMD> zoomBox 335.09800 349.62800 382.67950 389.76150
[11/09 23:20:57    942s] <CMD> zoomBox 342.95500 356.99000 377.33300 385.98650
[11/09 23:20:57    942s] <CMD> zoomBox 346.02350 359.86450 375.24500 384.51200
[11/09 23:20:59    942s] <CMD> zoomBox 348.63150 362.30850 373.47000 383.25900
[11/09 23:20:59    942s] <CMD> zoomBox 350.84850 364.38600 371.96150 382.19400
[11/09 23:21:00    942s] <CMD> zoomBox 348.63150 362.30850 373.47000 383.25900
[11/09 23:52:52   1219s] <CMD> getCTSMode -engine -quiet
[11/09 23:52:59   1220s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[11/09 23:52:59   1220s] <CMD> optDesign -preCTS
[11/09 23:52:59   1220s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1515.1M, totSessionCpu=0:20:21 **
[11/09 23:52:59   1220s] Executing: place_opt_design -opt
[11/09 23:52:59   1220s] **INFO: User settings:
[11/09 23:52:59   1220s] setExtractRCMode -engine                          preRoute
[11/09 23:52:59   1220s] setUsefulSkewMode -maxAllowedDelay                1
[11/09 23:52:59   1220s] setUsefulSkewMode -noBoundary                     false
[11/09 23:52:59   1220s] setDelayCalMode -combine_mmmc                     early_late_corner
[11/09 23:52:59   1220s] setDelayCalMode -computeIrms                      false
[11/09 23:52:59   1220s] setDelayCalMode -enable_high_fanout               true
[11/09 23:52:59   1220s] setDelayCalMode -engine                           aae
[11/09 23:52:59   1220s] setDelayCalMode -ignoreNetLoad                    false
[11/09 23:52:59   1220s] setDelayCalMode -sgs2set                          {}
[11/09 23:52:59   1220s] setDelayCalMode -SIAware                          true
[11/09 23:52:59   1220s] setDelayCalMode -siMode                           opt_signoff
[11/09 23:52:59   1220s] setDelayCalMode -socv_accuracy_mode               low
[11/09 23:52:59   1220s] setOptMode -fixCap                                true
[11/09 23:52:59   1220s] setOptMode -fixFanoutLoad                         false
[11/09 23:52:59   1220s] setOptMode -fixTran                               true
[11/09 23:52:59   1220s] setPlaceMode -place_design_floorplan_mode         false
[11/09 23:52:59   1220s] setAnalysisMode -analysisType                     single
[11/09 23:52:59   1220s] setAnalysisMode -checkType                        setup
[11/09 23:52:59   1220s] setAnalysisMode -clkSrcPath                       true
[11/09 23:52:59   1220s] setAnalysisMode -clockPropagation                 sdcControl
[11/09 23:52:59   1220s] setAnalysisMode -skew                             true
[11/09 23:52:59   1220s] setAnalysisMode -virtualIPO                       false
[11/09 23:52:59   1220s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[11/09 23:52:59   1220s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[11/09 23:52:59   1220s] setRouteMode -earlyGlobalRouteSecondPG            false
[11/09 23:52:59   1220s] 
[11/09 23:52:59   1220s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:20:21.0/2:14:22.5 (0.2), mem = 1823.8M
[11/09 23:52:59   1220s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/09 23:52:59   1220s] *** Starting GigaPlace ***
[11/09 23:52:59   1220s] #optDebug: fT-E <X 2 3 1 0>
[11/09 23:52:59   1220s] OPERPROF: Starting DPlace-Init at level 1, MEM:1823.8M, EPOCH TIME: 1699573979.312871
[11/09 23:52:59   1220s] z: 2, totalTracks: 1
[11/09 23:52:59   1220s] z: 4, totalTracks: 1
[11/09 23:52:59   1220s] z: 6, totalTracks: 1
[11/09 23:52:59   1220s] z: 8, totalTracks: 1
[11/09 23:52:59   1220s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[11/09 23:52:59   1221s] All LLGs are deleted
[11/09 23:52:59   1221s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1823.8M, EPOCH TIME: 1699573979.321154
[11/09 23:52:59   1221s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1823.2M, EPOCH TIME: 1699573979.321715
[11/09 23:52:59   1221s] # Building risc_v_Pad_Frame llgBox search-tree.
[11/09 23:52:59   1221s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1823.2M, EPOCH TIME: 1699573979.322820
[11/09 23:52:59   1221s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1823.2M, EPOCH TIME: 1699573979.324709
[11/09 23:52:59   1221s] Core basic site is CoreSite
[11/09 23:52:59   1221s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1823.2M, EPOCH TIME: 1699573979.352510
[11/09 23:52:59   1221s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1823.2M, EPOCH TIME: 1699573979.353335
[11/09 23:52:59   1221s] SiteArray: non-trimmed site array dimensions = 128 x 1100
[11/09 23:52:59   1221s] SiteArray: use 655,360 bytes
[11/09 23:52:59   1221s] SiteArray: current memory after site array memory allocation 1823.8M
[11/09 23:52:59   1221s] SiteArray: FP blocked sites are writable
[11/09 23:52:59   1221s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 23:52:59   1221s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1823.8M, EPOCH TIME: 1699573979.356621
[11/09 23:52:59   1221s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1823.8M, EPOCH TIME: 1699573979.358200
[11/09 23:52:59   1221s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.035, MEM:1823.8M, EPOCH TIME: 1699573979.359646
[11/09 23:52:59   1221s] 
[11/09 23:52:59   1221s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 23:52:59   1221s] OPERPROF:     Starting CMU at level 3, MEM:1823.8M, EPOCH TIME: 1699573979.360780
[11/09 23:52:59   1221s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1823.8M, EPOCH TIME: 1699573979.361735
[11/09 23:52:59   1221s] 
[11/09 23:52:59   1221s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 23:52:59   1221s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.040, MEM:1823.8M, EPOCH TIME: 1699573979.362433
[11/09 23:52:59   1221s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1823.8M, EPOCH TIME: 1699573979.362541
[11/09 23:52:59   1221s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1823.8M, EPOCH TIME: 1699573979.362644
[11/09 23:52:59   1221s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1823.8MB).
[11/09 23:52:59   1221s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:1823.8M, EPOCH TIME: 1699573979.365195
[11/09 23:52:59   1221s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1823.8M, EPOCH TIME: 1699573979.365291
[11/09 23:52:59   1221s] All LLGs are deleted
[11/09 23:52:59   1221s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1823.8M, EPOCH TIME: 1699573979.370755
[11/09 23:52:59   1221s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1823.8M, EPOCH TIME: 1699573979.371241
[11/09 23:52:59   1221s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:1823.8M, EPOCH TIME: 1699573979.372589
[11/09 23:52:59   1221s] *** GlobalPlace #1 [begin] : totSession cpu/real = 0:20:21.0/2:14:22.5 (0.2), mem = 1823.8M
[11/09 23:52:59   1221s] VSMManager cleared!
[11/09 23:52:59   1221s] *** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:20:21.0/2:14:22.5 (0.2), mem = 1823.8M
[11/09 23:52:59   1221s] 
[11/09 23:52:59   1221s] =============================================================================================
[11/09 23:52:59   1221s]  Step TAT Report for GlobalPlace #1                                             21.12-s106_1
[11/09 23:52:59   1221s] =============================================================================================
[11/09 23:52:59   1221s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:52:59   1221s] ---------------------------------------------------------------------------------------------
[11/09 23:52:59   1221s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:52:59   1221s] ---------------------------------------------------------------------------------------------
[11/09 23:52:59   1221s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:52:59   1221s] ---------------------------------------------------------------------------------------------
[11/09 23:52:59   1221s] 
[11/09 23:52:59   1221s] Enable CTE adjustment.
[11/09 23:52:59   1221s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1518.9M, totSessionCpu=0:20:21 **
[11/09 23:52:59   1221s] Info: 1 threads available for lower-level modules during optimization.
[11/09 23:52:59   1221s] GigaOpt running with 1 threads.
[11/09 23:52:59   1221s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 23:52:59   1221s] *** InitOpt #1 [begin] : totSession cpu/real = 0:20:21.1/2:14:22.6 (0.2), mem = 1823.8M
[11/09 23:52:59   1221s] OPERPROF: Starting DPlace-Init at level 1, MEM:1823.8M, EPOCH TIME: 1699573979.395223
[11/09 23:52:59   1221s] z: 2, totalTracks: 1
[11/09 23:52:59   1221s] z: 4, totalTracks: 1
[11/09 23:52:59   1221s] z: 6, totalTracks: 1
[11/09 23:52:59   1221s] z: 8, totalTracks: 1
[11/09 23:52:59   1221s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/09 23:52:59   1221s] All LLGs are deleted
[11/09 23:52:59   1221s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1823.8M, EPOCH TIME: 1699573979.401009
[11/09 23:52:59   1221s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1823.8M, EPOCH TIME: 1699573979.401482
[11/09 23:52:59   1221s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1823.8M, EPOCH TIME: 1699573979.402518
[11/09 23:52:59   1221s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1823.8M, EPOCH TIME: 1699573979.404069
[11/09 23:52:59   1221s] Core basic site is CoreSite
[11/09 23:52:59   1221s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1823.8M, EPOCH TIME: 1699573979.431142
[11/09 23:52:59   1221s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1823.8M, EPOCH TIME: 1699573979.431915
[11/09 23:52:59   1221s] Fast DP-INIT is on for default
[11/09 23:52:59   1221s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 23:52:59   1221s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:1823.8M, EPOCH TIME: 1699573979.436067
[11/09 23:52:59   1221s] 
[11/09 23:52:59   1221s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 23:52:59   1221s] OPERPROF:     Starting CMU at level 3, MEM:1823.8M, EPOCH TIME: 1699573979.437218
[11/09 23:52:59   1221s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1823.8M, EPOCH TIME: 1699573979.437893
[11/09 23:52:59   1221s] 
[11/09 23:52:59   1221s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 23:52:59   1221s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:1823.8M, EPOCH TIME: 1699573979.438570
[11/09 23:52:59   1221s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1823.8M, EPOCH TIME: 1699573979.438677
[11/09 23:52:59   1221s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1823.8M, EPOCH TIME: 1699573979.438777
[11/09 23:52:59   1221s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1823.8MB).
[11/09 23:52:59   1221s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.046, MEM:1823.8M, EPOCH TIME: 1699573979.441229
[11/09 23:52:59   1221s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1823.8M, EPOCH TIME: 1699573979.441465
[11/09 23:52:59   1221s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1823.8M, EPOCH TIME: 1699573979.447838
[11/09 23:52:59   1221s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/09 23:52:59   1221s] 
[11/09 23:52:59   1221s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/09 23:52:59   1221s] Summary for sequential cells identification: 
[11/09 23:52:59   1221s]   Identified SBFF number: 104
[11/09 23:52:59   1221s]   Identified MBFF number: 16
[11/09 23:52:59   1221s]   Identified SB Latch number: 0
[11/09 23:52:59   1221s]   Identified MB Latch number: 0
[11/09 23:52:59   1221s]   Not identified SBFF number: 16
[11/09 23:52:59   1221s]   Not identified MBFF number: 0
[11/09 23:52:59   1221s]   Not identified SB Latch number: 0
[11/09 23:52:59   1221s]   Not identified MB Latch number: 0
[11/09 23:52:59   1221s]   Number of sequential cells which are not FFs: 32
[11/09 23:52:59   1221s]  Visiting view : AnalysisView_WC
[11/09 23:52:59   1221s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/09 23:52:59   1221s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/09 23:52:59   1221s]  Visiting view : AnalysisView_BC
[11/09 23:52:59   1221s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/09 23:52:59   1221s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/09 23:52:59   1221s]  Visiting view : AnalysisView_WC
[11/09 23:52:59   1221s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/09 23:52:59   1221s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/09 23:52:59   1221s]  Visiting view : AnalysisView_BC
[11/09 23:52:59   1221s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/09 23:52:59   1221s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/09 23:52:59   1221s] TLC MultiMap info (StdDelay):
[11/09 23:52:59   1221s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/09 23:52:59   1221s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[11/09 23:52:59   1221s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/09 23:52:59   1221s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[11/09 23:52:59   1221s]  Setting StdDelay to: 38ps
[11/09 23:52:59   1221s] 
[11/09 23:52:59   1221s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/09 23:52:59   1221s] 
[11/09 23:52:59   1221s] Creating Lib Analyzer ...
[11/09 23:52:59   1221s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/09 23:52:59   1221s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/09 23:52:59   1221s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 23:52:59   1221s] 
[11/09 23:52:59   1221s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/09 23:53:00   1221s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:22 mem=1847.8M
[11/09 23:53:00   1221s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:22 mem=1847.8M
[11/09 23:53:00   1221s] Creating Lib Analyzer, finished. 
[11/09 23:53:00   1221s] #optDebug: fT-S <1 2 3 1 0>
[11/09 23:53:00   1221s] **WARN: (IMPOPT-7233):	Resetting setDelayCalMode -SIAware in preRoute mode.
[11/09 23:53:00   1221s] AAE_INFO: switching -siAware from true to false ...
[11/09 23:53:00   1221s] AAE DB initialization (MEM=1838.21 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/09 23:53:00   1222s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[11/09 23:53:00   1222s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1483.8M, totSessionCpu=0:20:22 **
[11/09 23:53:00   1222s] *** optDesign -preCTS ***
[11/09 23:53:00   1222s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 23:53:00   1222s] Setup Target Slack: user slack 0; extra slack 0.0
[11/09 23:53:00   1222s] Hold Target Slack: user slack 0
[11/09 23:53:00   1222s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/09 23:53:00   1222s] Type 'man IMPOPT-3195' for more detail.
[11/09 23:53:00   1222s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1818.2M, EPOCH TIME: 1699573980.376067
[11/09 23:53:00   1222s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.034, MEM:1818.2M, EPOCH TIME: 1699573980.410560
[11/09 23:53:00   1222s] Multi-VT timing optimization disabled based on library information.
[11/09 23:53:00   1222s] 
[11/09 23:53:00   1222s] TimeStamp Deleting Cell Server Begin ...
[11/09 23:53:00   1222s] Deleting Lib Analyzer.
[11/09 23:53:00   1222s] 
[11/09 23:53:00   1222s] TimeStamp Deleting Cell Server End ...
[11/09 23:53:00   1222s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/09 23:53:00   1222s] 
[11/09 23:53:00   1222s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/09 23:53:00   1222s] Summary for sequential cells identification: 
[11/09 23:53:00   1222s]   Identified SBFF number: 104
[11/09 23:53:00   1222s]   Identified MBFF number: 16
[11/09 23:53:00   1222s]   Identified SB Latch number: 0
[11/09 23:53:00   1222s]   Identified MB Latch number: 0
[11/09 23:53:00   1222s]   Not identified SBFF number: 16
[11/09 23:53:00   1222s]   Not identified MBFF number: 0
[11/09 23:53:00   1222s]   Not identified SB Latch number: 0
[11/09 23:53:00   1222s]   Not identified MB Latch number: 0
[11/09 23:53:00   1222s]   Number of sequential cells which are not FFs: 32
[11/09 23:53:00   1222s]  Visiting view : AnalysisView_WC
[11/09 23:53:00   1222s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/09 23:53:00   1222s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/09 23:53:00   1222s]  Visiting view : AnalysisView_BC
[11/09 23:53:00   1222s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/09 23:53:00   1222s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/09 23:53:00   1222s]  Visiting view : AnalysisView_WC
[11/09 23:53:00   1222s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/09 23:53:00   1222s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/09 23:53:00   1222s]  Visiting view : AnalysisView_BC
[11/09 23:53:00   1222s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/09 23:53:00   1222s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/09 23:53:00   1222s] TLC MultiMap info (StdDelay):
[11/09 23:53:00   1222s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/09 23:53:00   1222s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[11/09 23:53:00   1222s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/09 23:53:00   1222s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[11/09 23:53:00   1222s]  Setting StdDelay to: 38ps
[11/09 23:53:00   1222s] 
[11/09 23:53:00   1222s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/09 23:53:00   1222s] 
[11/09 23:53:00   1222s] TimeStamp Deleting Cell Server Begin ...
[11/09 23:53:00   1222s] 
[11/09 23:53:00   1222s] TimeStamp Deleting Cell Server End ...
[11/09 23:53:00   1222s] 
[11/09 23:53:00   1222s] Creating Lib Analyzer ...
[11/09 23:53:00   1222s] 
[11/09 23:53:00   1222s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/09 23:53:00   1222s] Summary for sequential cells identification: 
[11/09 23:53:00   1222s]   Identified SBFF number: 104
[11/09 23:53:00   1222s]   Identified MBFF number: 16
[11/09 23:53:00   1222s]   Identified SB Latch number: 0
[11/09 23:53:00   1222s]   Identified MB Latch number: 0
[11/09 23:53:00   1222s]   Not identified SBFF number: 16
[11/09 23:53:00   1222s]   Not identified MBFF number: 0
[11/09 23:53:00   1222s]   Not identified SB Latch number: 0
[11/09 23:53:00   1222s]   Not identified MB Latch number: 0
[11/09 23:53:00   1222s]   Number of sequential cells which are not FFs: 32
[11/09 23:53:00   1222s]  Visiting view : AnalysisView_WC
[11/09 23:53:00   1222s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[11/09 23:53:00   1222s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/09 23:53:00   1222s]  Visiting view : AnalysisView_BC
[11/09 23:53:00   1222s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[11/09 23:53:00   1222s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/09 23:53:00   1222s]  Visiting view : AnalysisView_WC
[11/09 23:53:00   1222s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[11/09 23:53:00   1222s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/09 23:53:00   1222s]  Visiting view : AnalysisView_BC
[11/09 23:53:00   1222s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[11/09 23:53:00   1222s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/09 23:53:00   1222s] TLC MultiMap info (StdDelay):
[11/09 23:53:00   1222s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/09 23:53:00   1222s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 10ps
[11/09 23:53:00   1222s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/09 23:53:00   1222s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[11/09 23:53:00   1222s]  Setting StdDelay to: 41.7ps
[11/09 23:53:00   1222s] 
[11/09 23:53:00   1222s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/09 23:53:00   1222s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/09 23:53:00   1222s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/09 23:53:00   1222s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 23:53:00   1222s] 
[11/09 23:53:00   1222s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/09 23:53:01   1222s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:23 mem=1818.2M
[11/09 23:53:01   1222s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:23 mem=1818.2M
[11/09 23:53:01   1222s] Creating Lib Analyzer, finished. 
[11/09 23:53:01   1222s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1818.2M, EPOCH TIME: 1699573981.196869
[11/09 23:53:01   1222s] All LLGs are deleted
[11/09 23:53:01   1222s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1818.2M, EPOCH TIME: 1699573981.196996
[11/09 23:53:01   1222s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1818.2M, EPOCH TIME: 1699573981.197124
[11/09 23:53:01   1222s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1818.2M, EPOCH TIME: 1699573981.197621
[11/09 23:53:01   1222s] ### Creating LA Mngr. totSessionCpu=0:20:23 mem=1818.2M
[11/09 23:53:01   1222s] ### Creating LA Mngr, finished. totSessionCpu=0:20:23 mem=1818.2M
[11/09 23:53:01   1222s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/09 23:53:01   1222s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/09 23:53:01   1222s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1818.21 MB )
[11/09 23:53:01   1222s] (I)      ==================== Layers =====================
[11/09 23:53:01   1222s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 23:53:01   1222s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 23:53:01   1222s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 23:53:01   1222s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/09 23:53:01   1222s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/09 23:53:01   1222s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/09 23:53:01   1222s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/09 23:53:01   1222s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/09 23:53:01   1222s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/09 23:53:01   1222s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/09 23:53:01   1222s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/09 23:53:01   1222s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/09 23:53:01   1222s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/09 23:53:01   1222s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/09 23:53:01   1222s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/09 23:53:01   1222s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/09 23:53:01   1222s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/09 23:53:01   1222s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/09 23:53:01   1222s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/09 23:53:01   1222s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/09 23:53:01   1222s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/09 23:53:01   1222s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/09 23:53:01   1222s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/09 23:53:01   1222s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/09 23:53:01   1222s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/09 23:53:01   1222s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 23:53:01   1222s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/09 23:53:01   1222s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/09 23:53:01   1222s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/09 23:53:01   1222s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/09 23:53:01   1222s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/09 23:53:01   1222s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/09 23:53:01   1222s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/09 23:53:01   1222s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/09 23:53:01   1222s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/09 23:53:01   1222s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/09 23:53:01   1222s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/09 23:53:01   1222s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/09 23:53:01   1222s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/09 23:53:01   1222s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/09 23:53:01   1222s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 23:53:01   1222s] (I)      Started Import and model ( Curr Mem: 1818.21 MB )
[11/09 23:53:01   1222s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/09 23:53:01   1222s] (I)      Number of ignored instance 0
[11/09 23:53:01   1222s] (I)      Number of inbound cells 24
[11/09 23:53:01   1222s] (I)      Number of opened ILM blockages 0
[11/09 23:53:01   1222s] (I)      Number of instances temporarily fixed by detailed placement 24
[11/09 23:53:01   1222s] (I)      numMoveCells=3751, numMacros=24  numPads=4  numMultiRowHeightInsts=0
[11/09 23:53:01   1222s] (I)      cell height: 3420, count: 3751
[11/09 23:53:01   1222s] (I)      Number of nets = 533 ( 3496 ignored )
[11/09 23:53:01   1222s] (I)      Read rows... (mem=1818.2M)
[11/09 23:53:01   1222s] (I)      rowRegion is not equal to core box, resetting core box
[11/09 23:53:01   1222s] (I)      rowRegion : (580000, 579880) - (1020000, 1017640)
[11/09 23:53:01   1222s] (I)      coreBox   : (580000, 579880) - (1020000, 1018780)
[11/09 23:53:01   1222s] (I)      Done Read rows (cpu=0.000s, mem=1818.2M)
[11/09 23:53:01   1222s] (I)      Identified Clock instances: Flop 3519, Clock buffer/inverter 0, Gate 0, Logic 1
[11/09 23:53:01   1222s] (I)      Read module constraints... (mem=1818.2M)
[11/09 23:53:01   1222s] (I)      Done Read module constraints (cpu=0.000s, mem=1818.2M)
[11/09 23:53:01   1222s] (I)      == Non-default Options ==
[11/09 23:53:01   1222s] (I)      Maximum routing layer                              : 11
[11/09 23:53:01   1222s] (I)      Minimum routing layer                              : 1
[11/09 23:53:01   1222s] (I)      Buffering-aware routing                            : true
[11/09 23:53:01   1222s] (I)      Spread congestion away from blockages              : true
[11/09 23:53:01   1222s] (I)      Number of threads                                  : 1
[11/09 23:53:01   1222s] (I)      Overflow penalty cost                              : 10
[11/09 23:53:01   1222s] (I)      Punch through distance                             : 4.162000
[11/09 23:53:01   1222s] (I)      Source-to-sink ratio                               : 0.300000
[11/09 23:53:01   1222s] (I)      Method to set GCell size                           : row
[11/09 23:53:01   1222s] (I)      Counted 1543 PG shapes. We will not process PG shapes layer by layer.
[11/09 23:53:01   1222s] (I)      Use row-based GCell size
[11/09 23:53:01   1222s] (I)      Use row-based GCell align
[11/09 23:53:01   1222s] (I)      layer 0 area = 80000
[11/09 23:53:01   1222s] (I)      layer 1 area = 80000
[11/09 23:53:01   1222s] (I)      layer 2 area = 80000
[11/09 23:53:01   1222s] (I)      layer 3 area = 80000
[11/09 23:53:01   1222s] (I)      layer 4 area = 80000
[11/09 23:53:01   1222s] (I)      layer 5 area = 80000
[11/09 23:53:01   1222s] (I)      layer 6 area = 80000
[11/09 23:53:01   1222s] (I)      layer 7 area = 80000
[11/09 23:53:01   1222s] (I)      layer 8 area = 80000
[11/09 23:53:01   1222s] (I)      layer 9 area = 400000
[11/09 23:53:01   1222s] (I)      layer 10 area = 400000
[11/09 23:53:01   1222s] (I)      GCell unit size   : 3420
[11/09 23:53:01   1222s] (I)      GCell multiplier  : 1
[11/09 23:53:01   1222s] (I)      GCell row height  : 3420
[11/09 23:53:01   1222s] (I)      Actual row height : 3420
[11/09 23:53:01   1222s] (I)      GCell align ref   : 580000 579880
[11/09 23:53:01   1222s] [NR-eGR] Track table information for default rule: 
[11/09 23:53:01   1222s] [NR-eGR] Metal1 has single uniform track structure
[11/09 23:53:01   1222s] [NR-eGR] Metal2 has single uniform track structure
[11/09 23:53:01   1222s] [NR-eGR] Metal3 has single uniform track structure
[11/09 23:53:01   1222s] [NR-eGR] Metal4 has single uniform track structure
[11/09 23:53:01   1222s] [NR-eGR] Metal5 has single uniform track structure
[11/09 23:53:01   1222s] [NR-eGR] Metal6 has single uniform track structure
[11/09 23:53:01   1222s] [NR-eGR] Metal7 has single uniform track structure
[11/09 23:53:01   1222s] [NR-eGR] Metal8 has single uniform track structure
[11/09 23:53:01   1222s] [NR-eGR] Metal9 has single uniform track structure
[11/09 23:53:01   1222s] [NR-eGR] Metal10 has single uniform track structure
[11/09 23:53:01   1222s] [NR-eGR] Metal11 has single uniform track structure
[11/09 23:53:01   1222s] (I)      ================== Default via ===================
[11/09 23:53:01   1222s] (I)      +----+------------------+------------------------+
[11/09 23:53:01   1222s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[11/09 23:53:01   1222s] (I)      +----+------------------+------------------------+
[11/09 23:53:01   1222s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[11/09 23:53:01   1222s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[11/09 23:53:01   1222s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[11/09 23:53:01   1222s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[11/09 23:53:01   1222s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[11/09 23:53:01   1222s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[11/09 23:53:01   1222s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[11/09 23:53:01   1222s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[11/09 23:53:01   1222s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[11/09 23:53:01   1222s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[11/09 23:53:01   1222s] (I)      +----+------------------+------------------------+
[11/09 23:53:01   1223s] [NR-eGR] Read 2607 PG shapes
[11/09 23:53:01   1223s] [NR-eGR] Read 0 clock shapes
[11/09 23:53:01   1223s] [NR-eGR] Read 0 other shapes
[11/09 23:53:01   1223s] [NR-eGR] #Routing Blockages  : 0
[11/09 23:53:01   1223s] [NR-eGR] #Instance Blockages : 319132
[11/09 23:53:01   1223s] [NR-eGR] #PG Blockages       : 2607
[11/09 23:53:01   1223s] [NR-eGR] #Halo Blockages     : 0
[11/09 23:53:01   1223s] [NR-eGR] #Boundary Blockages : 0
[11/09 23:53:01   1223s] [NR-eGR] #Clock Blockages    : 0
[11/09 23:53:01   1223s] [NR-eGR] #Other Blockages    : 0
[11/09 23:53:01   1223s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 23:53:01   1223s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 23:53:01   1223s] [NR-eGR] Read 533 nets ( ignored 0 )
[11/09 23:53:01   1223s] (I)      early_global_route_priority property id does not exist.
[11/09 23:53:01   1223s] (I)      Read Num Blocks=321739  Num Prerouted Wires=0  Num CS=0
[11/09 23:53:01   1223s] (I)      Layer 0 (H) : #blockages 319875 : #preroutes 0
[11/09 23:53:01   1223s] (I)      Layer 1 (V) : #blockages 1148 : #preroutes 0
[11/09 23:53:01   1223s] (I)      Layer 2 (H) : #blockages 72 : #preroutes 0
[11/09 23:53:01   1223s] (I)      Layer 3 (V) : #blockages 472 : #preroutes 0
[11/09 23:53:01   1223s] (I)      Layer 4 (H) : #blockages 24 : #preroutes 0
[11/09 23:53:01   1223s] (I)      Layer 5 (V) : #blockages 24 : #preroutes 0
[11/09 23:53:01   1223s] (I)      Layer 6 (H) : #blockages 24 : #preroutes 0
[11/09 23:53:01   1223s] (I)      Layer 7 (V) : #blockages 24 : #preroutes 0
[11/09 23:53:01   1223s] (I)      Layer 8 (H) : #blockages 24 : #preroutes 0
[11/09 23:53:01   1223s] (I)      Layer 9 (V) : #blockages 24 : #preroutes 0
[11/09 23:53:01   1223s] (I)      Layer 10 (H) : #blockages 28 : #preroutes 0
[11/09 23:53:01   1223s] (I)      Number of ignored nets                =      0
[11/09 23:53:01   1223s] (I)      Number of connected nets              =      0
[11/09 23:53:01   1223s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/09 23:53:01   1223s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/09 23:53:01   1223s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 23:53:01   1223s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 23:53:01   1223s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 23:53:01   1223s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 23:53:01   1223s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 23:53:01   1223s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 23:53:01   1223s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 23:53:01   1223s] (I)      Constructing bin map
[11/09 23:53:01   1223s] (I)      Initialize bin information with width=6840 height=6840
[11/09 23:53:01   1223s] (I)      Done constructing bin map
[11/09 23:53:01   1223s] (I)      Ndr track 0 does not exist
[11/09 23:53:01   1223s] (I)      ---------------------Grid Graph Info--------------------
[11/09 23:53:01   1223s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/09 23:53:01   1223s] (I)      Core area           : (580000, 579880) - (1020000, 1017640)
[11/09 23:53:01   1223s] (I)      Site width          :   400  (dbu)
[11/09 23:53:01   1223s] (I)      Row height          :  3420  (dbu)
[11/09 23:53:01   1223s] (I)      GCell row height    :  3420  (dbu)
[11/09 23:53:01   1223s] (I)      GCell width         :  3420  (dbu)
[11/09 23:53:01   1223s] (I)      GCell height        :  3420  (dbu)
[11/09 23:53:01   1223s] (I)      Grid                :   468   468    11
[11/09 23:53:01   1223s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/09 23:53:01   1223s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/09 23:53:01   1223s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[11/09 23:53:01   1223s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/09 23:53:01   1223s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/09 23:53:01   1223s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/09 23:53:01   1223s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[11/09 23:53:01   1223s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/09 23:53:01   1223s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/09 23:53:01   1223s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/09 23:53:01   1223s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/09 23:53:01   1223s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/09 23:53:01   1223s] (I)      --------------------------------------------------------
[11/09 23:53:01   1223s] 
[11/09 23:53:01   1223s] [NR-eGR] ============ Routing rule table ============
[11/09 23:53:01   1223s] [NR-eGR] Rule id: 0  Nets: 529
[11/09 23:53:01   1223s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 23:53:01   1223s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[11/09 23:53:01   1223s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[11/09 23:53:01   1223s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[11/09 23:53:01   1223s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[11/09 23:53:01   1223s] [NR-eGR] ========================================
[11/09 23:53:01   1223s] [NR-eGR] 
[11/09 23:53:01   1223s] (I)      =============== Blocked Tracks ===============
[11/09 23:53:01   1223s] (I)      +-------+---------+----------+---------------+
[11/09 23:53:01   1223s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 23:53:01   1223s] (I)      +-------+---------+----------+---------------+
[11/09 23:53:01   1223s] (I)      |     1 | 1970748 |  1754376 |        89.02% |
[11/09 23:53:01   1223s] (I)      |     2 | 1872000 |  1572340 |        83.99% |
[11/09 23:53:01   1223s] (I)      |     3 | 1970748 |  1607875 |        81.59% |
[11/09 23:53:01   1223s] (I)      |     4 | 1872000 |  1531864 |        81.83% |
[11/09 23:53:01   1223s] (I)      |     5 | 1970748 |  1607839 |        81.59% |
[11/09 23:53:01   1223s] (I)      |     6 | 1872000 |  1531864 |        81.83% |
[11/09 23:53:01   1223s] (I)      |     7 | 1970748 |  1607839 |        81.59% |
[11/09 23:53:01   1223s] (I)      |     8 | 1872000 |  1531864 |        81.83% |
[11/09 23:53:01   1223s] (I)      |     9 | 1970748 |  1607839 |        81.59% |
[11/09 23:53:01   1223s] (I)      |    10 |  748332 |   612872 |        81.90% |
[11/09 23:53:01   1223s] (I)      |    11 |  788112 |   645606 |        81.92% |
[11/09 23:53:01   1223s] (I)      +-------+---------+----------+---------------+
[11/09 23:53:01   1223s] (I)      Finished Import and model ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 1856.19 MB )
[11/09 23:53:01   1223s] (I)      Reset routing kernel
[11/09 23:53:01   1223s] (I)      Started Global Routing ( Curr Mem: 1856.19 MB )
[11/09 23:53:01   1223s] (I)      totalPins=5221  totalGlobalPin=5191 (99.43%)
[11/09 23:53:01   1223s] (I)      total 2D Cap : 3328687 = (1840050 H, 1488637 V)
[11/09 23:53:01   1223s] (I)      #blocked areas for congestion spreading : 15
[11/09 23:53:01   1223s] [NR-eGR] Layer group 1: route 529 net(s) in layer range [1, 11]
[11/09 23:53:01   1223s] (I)      
[11/09 23:53:01   1223s] (I)      ============  Phase 1a Route ============
[11/09 23:53:01   1223s] (I)      Usage: 8596 = (3843 H, 4753 V) = (0.21% H, 0.32% V) = (6.572e+03um H, 8.128e+03um V)
[11/09 23:53:01   1223s] (I)      
[11/09 23:53:01   1223s] (I)      ============  Phase 1b Route ============
[11/09 23:53:01   1223s] (I)      Usage: 8596 = (3843 H, 4753 V) = (0.21% H, 0.32% V) = (6.572e+03um H, 8.128e+03um V)
[11/09 23:53:01   1223s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.469916e+04um
[11/09 23:53:01   1223s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/09 23:53:01   1223s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/09 23:53:01   1223s] (I)      
[11/09 23:53:01   1223s] (I)      ============  Phase 1c Route ============
[11/09 23:53:01   1223s] (I)      Usage: 8596 = (3843 H, 4753 V) = (0.21% H, 0.32% V) = (6.572e+03um H, 8.128e+03um V)
[11/09 23:53:01   1223s] (I)      
[11/09 23:53:01   1223s] (I)      ============  Phase 1d Route ============
[11/09 23:53:01   1223s] (I)      Usage: 8596 = (3843 H, 4753 V) = (0.21% H, 0.32% V) = (6.572e+03um H, 8.128e+03um V)
[11/09 23:53:01   1223s] (I)      
[11/09 23:53:01   1223s] (I)      ============  Phase 1e Route ============
[11/09 23:53:01   1223s] (I)      Usage: 8596 = (3843 H, 4753 V) = (0.21% H, 0.32% V) = (6.572e+03um H, 8.128e+03um V)
[11/09 23:53:01   1223s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.469916e+04um
[11/09 23:53:01   1223s] (I)      
[11/09 23:53:01   1223s] (I)      ============  Phase 1l Route ============
[11/09 23:53:01   1223s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/09 23:53:01   1223s] (I)      Layer  1:     219422        47         7     1701126      265878    (86.48%) 
[11/09 23:53:01   1223s] (I)      Layer  2:     303438      5234         0     1545532      323122    (82.71%) 
[11/09 23:53:01   1223s] (I)      Layer  3:     363765      3150         0     1588536      378468    (80.76%) 
[11/09 23:53:01   1223s] (I)      Layer  4:     343803         5         0     1514504      354150    (81.05%) 
[11/09 23:53:01   1223s] (I)      Layer  5:     363877         0         0     1588545      378459    (80.76%) 
[11/09 23:53:01   1223s] (I)      Layer  6:     343803         0         0     1514504      354150    (81.05%) 
[11/09 23:53:01   1223s] (I)      Layer  7:     363877         0         0     1588545      378459    (80.76%) 
[11/09 23:53:01   1223s] (I)      Layer  8:     343803         0         0     1514504      354150    (81.05%) 
[11/09 23:53:01   1223s] (I)      Layer  9:     363877         0         0     1588545      378459    (80.76%) 
[11/09 23:53:01   1223s] (I)      Layer 10:     136784         0         0      605802      141660    (81.05%) 
[11/09 23:53:01   1223s] (I)      Layer 11:     143908         0         0      639961      146840    (81.34%) 
[11/09 23:53:01   1223s] (I)      Total:       3290357      8436         7    15390103     3453790    (81.67%) 
[11/09 23:53:01   1223s] (I)      
[11/09 23:53:01   1223s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/09 23:53:01   1223s] [NR-eGR]                        OverCon            
[11/09 23:53:01   1223s] [NR-eGR]                         #Gcell     %Gcell
[11/09 23:53:01   1223s] [NR-eGR]        Layer             (1-2)    OverCon
[11/09 23:53:01   1223s] [NR-eGR] ----------------------------------------------
[11/09 23:53:01   1223s] [NR-eGR]  Metal1 ( 1)         7( 0.02%)   ( 0.02%) 
[11/09 23:53:01   1223s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/09 23:53:01   1223s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/09 23:53:01   1223s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/09 23:53:01   1223s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/09 23:53:01   1223s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/09 23:53:01   1223s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/09 23:53:01   1223s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/09 23:53:01   1223s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/09 23:53:01   1223s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/09 23:53:01   1223s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[11/09 23:53:01   1223s] [NR-eGR] ----------------------------------------------
[11/09 23:53:01   1223s] [NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[11/09 23:53:01   1223s] [NR-eGR] 
[11/09 23:53:01   1223s] (I)      Finished Global Routing ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 1856.19 MB )
[11/09 23:53:01   1223s] (I)      total 2D Cap : 3330583 = (1841524 H, 1489059 V)
[11/09 23:53:01   1223s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/09 23:53:01   1223s] (I)      ============= Track Assignment ============
[11/09 23:53:01   1223s] (I)      Started Track Assignment (1T) ( Curr Mem: 1856.19 MB )
[11/09 23:53:01   1223s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[11/09 23:53:01   1223s] (I)      Run Multi-thread track assignment
[11/09 23:53:01   1223s] (I)      Finished Track Assignment (1T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1861.55 MB )
[11/09 23:53:01   1223s] (I)      Started Export ( Curr Mem: 1861.55 MB )
[11/09 23:53:01   1223s] [NR-eGR]                  Length (um)  Vias 
[11/09 23:53:01   1223s] [NR-eGR] -----------------------------------
[11/09 23:53:01   1223s] [NR-eGR]  Metal1   (1H)          2165  5958 
[11/09 23:53:01   1223s] [NR-eGR]  Metal2   (2V)          8176  3274 
[11/09 23:53:01   1223s] [NR-eGR]  Metal3   (3H)          5386    70 
[11/09 23:53:01   1223s] [NR-eGR]  Metal4   (4V)            16     0 
[11/09 23:53:01   1223s] [NR-eGR]  Metal5   (5H)             0     0 
[11/09 23:53:01   1223s] [NR-eGR]  Metal6   (6V)             0     0 
[11/09 23:53:01   1223s] [NR-eGR]  Metal7   (7H)             0     0 
[11/09 23:53:01   1223s] [NR-eGR]  Metal8   (8V)             0     0 
[11/09 23:53:01   1223s] [NR-eGR]  Metal9   (9H)             0     0 
[11/09 23:53:01   1223s] [NR-eGR]  Metal10  (10V)            0     0 
[11/09 23:53:01   1223s] [NR-eGR]  Metal11  (11H)            0     0 
[11/09 23:53:01   1223s] [NR-eGR] -----------------------------------
[11/09 23:53:01   1223s] [NR-eGR]           Total        15744  9302 
[11/09 23:53:01   1223s] [NR-eGR] --------------------------------------------------------------------------
[11/09 23:53:01   1223s] [NR-eGR] Total half perimeter of net bounding box: 5288um
[11/09 23:53:01   1223s] [NR-eGR] Total length: 15744um, number of vias: 9302
[11/09 23:53:01   1223s] [NR-eGR] --------------------------------------------------------------------------
[11/09 23:53:01   1223s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/09 23:53:01   1223s] [NR-eGR] --------------------------------------------------------------------------
[11/09 23:53:01   1223s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1861.55 MB )
[11/09 23:53:01   1223s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.72 sec, Real: 0.74 sec, Curr Mem: 1841.55 MB )
[11/09 23:53:01   1223s] (I)      ======================================== Runtime Summary =========================================
[11/09 23:53:01   1223s] (I)       Step                                             %        Start       Finish      Real       CPU 
[11/09 23:53:01   1223s] (I)      --------------------------------------------------------------------------------------------------
[11/09 23:53:01   1223s] (I)       Early Global Route kernel                  100.00%  7266.44 sec  7267.18 sec  0.74 sec  0.72 sec 
[11/09 23:53:01   1223s] (I)       +-Import and model                          37.99%  7266.44 sec  7266.73 sec  0.28 sec  0.28 sec 
[11/09 23:53:01   1223s] (I)       | +-Create place DB                          1.75%  7266.44 sec  7266.46 sec  0.01 sec  0.01 sec 
[11/09 23:53:01   1223s] (I)       | | +-Import place data                      1.72%  7266.44 sec  7266.46 sec  0.01 sec  0.01 sec 
[11/09 23:53:01   1223s] (I)       | | | +-Read instances and placement         0.68%  7266.44 sec  7266.45 sec  0.01 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       | | | +-Read nets                            0.74%  7266.45 sec  7266.46 sec  0.01 sec  0.01 sec 
[11/09 23:53:01   1223s] (I)       | +-Create route DB                         32.49%  7266.46 sec  7266.70 sec  0.24 sec  0.24 sec 
[11/09 23:53:01   1223s] (I)       | | +-Import route data (1T)                32.41%  7266.46 sec  7266.70 sec  0.24 sec  0.24 sec 
[11/09 23:53:01   1223s] (I)       | | | +-Read blockages ( Layer 1-11 )       16.05%  7266.46 sec  7266.58 sec  0.12 sec  0.12 sec 
[11/09 23:53:01   1223s] (I)       | | | | +-Read routing blockages             0.00%  7266.46 sec  7266.46 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       | | | | +-Read instance blockages           15.79%  7266.46 sec  7266.58 sec  0.12 sec  0.12 sec 
[11/09 23:53:01   1223s] (I)       | | | | +-Read PG blockages                  0.02%  7266.58 sec  7266.58 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       | | | | +-Read clock blockages               0.00%  7266.58 sec  7266.58 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       | | | | +-Read other blockages               0.01%  7266.58 sec  7266.58 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       | | | | +-Read halo blockages                0.01%  7266.58 sec  7266.58 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       | | | | +-Read boundary cut boxes            0.00%  7266.58 sec  7266.58 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       | | | +-Read blackboxes                      0.00%  7266.58 sec  7266.58 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       | | | +-Read prerouted                       0.01%  7266.58 sec  7266.58 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       | | | +-Read unlegalized nets                0.02%  7266.58 sec  7266.58 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       | | | +-Read nets                            0.09%  7266.58 sec  7266.58 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       | | | +-Set up via pillars                   0.00%  7266.58 sec  7266.58 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       | | | +-Initialize 3D grid graph             1.30%  7266.58 sec  7266.59 sec  0.01 sec  0.01 sec 
[11/09 23:53:01   1223s] (I)       | | | +-Model blockage capacity             14.28%  7266.59 sec  7266.70 sec  0.11 sec  0.11 sec 
[11/09 23:53:01   1223s] (I)       | | | | +-Initialize 3D capacity            12.59%  7266.59 sec  7266.69 sec  0.09 sec  0.10 sec 
[11/09 23:53:01   1223s] (I)       | +-Read aux data                            0.16%  7266.70 sec  7266.70 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       | +-Others data preparation                  0.07%  7266.70 sec  7266.70 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       | +-Create route kernel                      3.29%  7266.70 sec  7266.72 sec  0.02 sec  0.03 sec 
[11/09 23:53:01   1223s] (I)       +-Global Routing                            24.90%  7266.73 sec  7266.91 sec  0.18 sec  0.17 sec 
[11/09 23:53:01   1223s] (I)       | +-Initialization                           2.11%  7266.73 sec  7266.74 sec  0.02 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       | +-Net group 1                             15.64%  7266.74 sec  7266.86 sec  0.12 sec  0.12 sec 
[11/09 23:53:01   1223s] (I)       | | +-Generate topology                      1.29%  7266.74 sec  7266.75 sec  0.01 sec  0.01 sec 
[11/09 23:53:01   1223s] (I)       | | +-Phase 1a                               1.13%  7266.80 sec  7266.81 sec  0.01 sec  0.01 sec 
[11/09 23:53:01   1223s] (I)       | | | +-Pattern routing (1T)                 0.70%  7266.80 sec  7266.81 sec  0.01 sec  0.01 sec 
[11/09 23:53:01   1223s] (I)       | | | +-Add via demand to 2D                 0.36%  7266.81 sec  7266.81 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       | | +-Phase 1b                               0.08%  7266.81 sec  7266.81 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       | | +-Phase 1c                               0.00%  7266.81 sec  7266.81 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       | | +-Phase 1d                               0.00%  7266.81 sec  7266.81 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       | | +-Phase 1e                               0.33%  7266.81 sec  7266.82 sec  0.00 sec  0.01 sec 
[11/09 23:53:01   1223s] (I)       | | | +-Route legalization                   0.21%  7266.81 sec  7266.81 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       | | | | +-Legalize Blockage Violations       0.05%  7266.81 sec  7266.81 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       | | | | +-Legalize Reach Aware Violations    0.11%  7266.81 sec  7266.81 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       | | +-Phase 1l                               5.75%  7266.82 sec  7266.86 sec  0.04 sec  0.04 sec 
[11/09 23:53:01   1223s] (I)       | | | +-Layer assignment (1T)                2.43%  7266.84 sec  7266.86 sec  0.02 sec  0.02 sec 
[11/09 23:53:01   1223s] (I)       | +-Clean cong LA                            0.00%  7266.86 sec  7266.86 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       +-Export 3D cong map                        10.58%  7266.91 sec  7266.99 sec  0.08 sec  0.07 sec 
[11/09 23:53:01   1223s] (I)       | +-Export 2D cong map                       1.05%  7266.98 sec  7266.99 sec  0.01 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       +-Extract Global 3D Wires                    0.04%  7266.99 sec  7266.99 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       +-Track Assignment (1T)                     21.08%  7266.99 sec  7267.15 sec  0.16 sec  0.16 sec 
[11/09 23:53:01   1223s] (I)       | +-Initialization                           0.01%  7266.99 sec  7266.99 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       | +-Track Assignment Kernel                 20.91%  7266.99 sec  7267.15 sec  0.15 sec  0.15 sec 
[11/09 23:53:01   1223s] (I)       | +-Free Memory                              0.00%  7267.15 sec  7267.15 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       +-Export                                     2.33%  7267.15 sec  7267.16 sec  0.02 sec  0.02 sec 
[11/09 23:53:01   1223s] (I)       | +-Export DB wires                          1.15%  7267.15 sec  7267.16 sec  0.01 sec  0.01 sec 
[11/09 23:53:01   1223s] (I)       | | +-Export all nets                        0.92%  7267.15 sec  7267.15 sec  0.01 sec  0.01 sec 
[11/09 23:53:01   1223s] (I)       | | +-Set wire vias                          0.13%  7267.15 sec  7267.16 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       | +-Report wirelength                        0.61%  7267.16 sec  7267.16 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       | +-Update net boxes                         0.45%  7267.16 sec  7267.16 sec  0.00 sec  0.01 sec 
[11/09 23:53:01   1223s] (I)       | +-Update timing                            0.00%  7267.16 sec  7267.16 sec  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)       +-Postprocess design                         1.65%  7267.16 sec  7267.18 sec  0.01 sec  0.01 sec 
[11/09 23:53:01   1223s] (I)      ====================== Summary by functions ======================
[11/09 23:53:01   1223s] (I)       Lv  Step                                   %      Real       CPU 
[11/09 23:53:01   1223s] (I)      ------------------------------------------------------------------
[11/09 23:53:01   1223s] (I)        0  Early Global Route kernel        100.00%  0.74 sec  0.72 sec 
[11/09 23:53:01   1223s] (I)        1  Import and model                  37.99%  0.28 sec  0.28 sec 
[11/09 23:53:01   1223s] (I)        1  Global Routing                    24.90%  0.18 sec  0.17 sec 
[11/09 23:53:01   1223s] (I)        1  Track Assignment (1T)             21.08%  0.16 sec  0.16 sec 
[11/09 23:53:01   1223s] (I)        1  Export 3D cong map                10.58%  0.08 sec  0.07 sec 
[11/09 23:53:01   1223s] (I)        1  Export                             2.33%  0.02 sec  0.02 sec 
[11/09 23:53:01   1223s] (I)        1  Postprocess design                 1.65%  0.01 sec  0.01 sec 
[11/09 23:53:01   1223s] (I)        1  Extract Global 3D Wires            0.04%  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        2  Create route DB                   32.49%  0.24 sec  0.24 sec 
[11/09 23:53:01   1223s] (I)        2  Track Assignment Kernel           20.91%  0.15 sec  0.15 sec 
[11/09 23:53:01   1223s] (I)        2  Net group 1                       15.64%  0.12 sec  0.12 sec 
[11/09 23:53:01   1223s] (I)        2  Create route kernel                3.29%  0.02 sec  0.03 sec 
[11/09 23:53:01   1223s] (I)        2  Initialization                     2.13%  0.02 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        2  Create place DB                    1.75%  0.01 sec  0.01 sec 
[11/09 23:53:01   1223s] (I)        2  Export DB wires                    1.15%  0.01 sec  0.01 sec 
[11/09 23:53:01   1223s] (I)        2  Export 2D cong map                 1.05%  0.01 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        2  Report wirelength                  0.61%  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        2  Update net boxes                   0.45%  0.00 sec  0.01 sec 
[11/09 23:53:01   1223s] (I)        2  Read aux data                      0.16%  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        2  Others data preparation            0.07%  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        2  Free Memory                        0.00%  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        3  Import route data (1T)            32.41%  0.24 sec  0.24 sec 
[11/09 23:53:01   1223s] (I)        3  Phase 1l                           5.75%  0.04 sec  0.04 sec 
[11/09 23:53:01   1223s] (I)        3  Import place data                  1.72%  0.01 sec  0.01 sec 
[11/09 23:53:01   1223s] (I)        3  Generate topology                  1.29%  0.01 sec  0.01 sec 
[11/09 23:53:01   1223s] (I)        3  Phase 1a                           1.13%  0.01 sec  0.01 sec 
[11/09 23:53:01   1223s] (I)        3  Export all nets                    0.92%  0.01 sec  0.01 sec 
[11/09 23:53:01   1223s] (I)        3  Phase 1e                           0.33%  0.00 sec  0.01 sec 
[11/09 23:53:01   1223s] (I)        3  Set wire vias                      0.13%  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        3  Phase 1b                           0.08%  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        3  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        3  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        4  Read blockages ( Layer 1-11 )     16.05%  0.12 sec  0.12 sec 
[11/09 23:53:01   1223s] (I)        4  Model blockage capacity           14.28%  0.11 sec  0.11 sec 
[11/09 23:53:01   1223s] (I)        4  Layer assignment (1T)              2.43%  0.02 sec  0.02 sec 
[11/09 23:53:01   1223s] (I)        4  Initialize 3D grid graph           1.30%  0.01 sec  0.01 sec 
[11/09 23:53:01   1223s] (I)        4  Read nets                          0.84%  0.01 sec  0.01 sec 
[11/09 23:53:01   1223s] (I)        4  Pattern routing (1T)               0.70%  0.01 sec  0.01 sec 
[11/09 23:53:01   1223s] (I)        4  Read instances and placement       0.68%  0.01 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        4  Add via demand to 2D               0.36%  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        4  Route legalization                 0.21%  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        4  Read unlegalized nets              0.02%  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        4  Read prerouted                     0.01%  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        4  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        4  Set up via pillars                 0.00%  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        5  Read instance blockages           15.79%  0.12 sec  0.12 sec 
[11/09 23:53:01   1223s] (I)        5  Initialize 3D capacity            12.59%  0.09 sec  0.10 sec 
[11/09 23:53:01   1223s] (I)        5  Legalize Reach Aware Violations    0.11%  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        5  Legalize Blockage Violations       0.05%  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        5  Read PG blockages                  0.02%  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        5  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        5  Read other blockages               0.01%  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        5  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[11/09 23:53:01   1223s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/09 23:53:01   1223s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/09 23:53:01   1223s] Extraction called for design 'risc_v_Pad_Frame' of instances=3775 and nets=4595 using extraction engine 'preRoute' .
[11/09 23:53:01   1223s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 23:53:01   1223s] Type 'man IMPEXT-3530' for more detail.
[11/09 23:53:01   1223s] PreRoute RC Extraction called for design risc_v_Pad_Frame.
[11/09 23:53:01   1223s] RC Extraction called in multi-corner(2) mode.
[11/09 23:53:01   1223s] RCMode: PreRoute
[11/09 23:53:01   1223s]       RC Corner Indexes            0       1   
[11/09 23:53:01   1223s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/09 23:53:01   1223s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/09 23:53:01   1223s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/09 23:53:01   1223s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/09 23:53:01   1223s] Shrink Factor                : 1.00000
[11/09 23:53:01   1223s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 23:53:01   1223s] Using Quantus QRC technology file ...
[11/09 23:53:01   1223s] 
[11/09 23:53:01   1223s] Trim Metal Layers:
[11/09 23:53:01   1223s] LayerId::1 widthSet size::1
[11/09 23:53:01   1223s] LayerId::2 widthSet size::1
[11/09 23:53:01   1223s] LayerId::3 widthSet size::1
[11/09 23:53:01   1223s] LayerId::4 widthSet size::1
[11/09 23:53:01   1223s] LayerId::5 widthSet size::1
[11/09 23:53:01   1223s] LayerId::6 widthSet size::1
[11/09 23:53:01   1223s] LayerId::7 widthSet size::1
[11/09 23:53:01   1223s] LayerId::8 widthSet size::1
[11/09 23:53:01   1223s] LayerId::9 widthSet size::1
[11/09 23:53:01   1223s] LayerId::10 widthSet size::1
[11/09 23:53:01   1223s] LayerId::11 widthSet size::1
[11/09 23:53:01   1223s] Updating RC grid for preRoute extraction ...
[11/09 23:53:01   1223s] eee: pegSigSF::1.070000
[11/09 23:53:01   1223s] Initializing multi-corner resistance tables ...
[11/09 23:53:02   1223s] eee: l::1 avDens::0.086746 usedTrk::2240.649992 availTrk::25830.000000 sigTrk::2240.649992
[11/09 23:53:02   1223s] eee: l::2 avDens::0.037360 usedTrk::747.738306 availTrk::20014.354337 sigTrk::747.738306
[11/09 23:53:02   1223s] eee: l::3 avDens::0.027009 usedTrk::317.533918 availTrk::11756.688761 sigTrk::317.533918
[11/09 23:53:02   1223s] eee: l::4 avDens::0.006603 usedTrk::16.948538 availTrk::2566.800385 sigTrk::16.948538
[11/09 23:53:02   1223s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:02   1223s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:02   1223s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:02   1223s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:02   1223s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:02   1223s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:02   1223s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:02   1223s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/09 23:53:02   1223s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.304029 ; uaWl: 1.000000 ; uaWlH: 0.001038 ; aWlH: 0.000000 ; Pmax: 0.804300 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[11/09 23:53:02   1223s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1834.555M)
[11/09 23:53:02   1223s] All LLGs are deleted
[11/09 23:53:02   1223s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1834.6M, EPOCH TIME: 1699573982.090200
[11/09 23:53:02   1223s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1834.6M, EPOCH TIME: 1699573982.090789
[11/09 23:53:02   1223s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1834.6M, EPOCH TIME: 1699573982.091775
[11/09 23:53:02   1223s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1834.6M, EPOCH TIME: 1699573982.093786
[11/09 23:53:02   1223s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1834.6M, EPOCH TIME: 1699573982.121069
[11/09 23:53:02   1223s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1834.6M, EPOCH TIME: 1699573982.121914
[11/09 23:53:02   1223s] Fast DP-INIT is on for default
[11/09 23:53:02   1223s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1834.6M, EPOCH TIME: 1699573982.126008
[11/09 23:53:02   1223s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.036, MEM:1834.6M, EPOCH TIME: 1699573982.127681
[11/09 23:53:02   1223s] Starting delay calculation for Setup views
[11/09 23:53:02   1223s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/09 23:53:02   1223s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[11/09 23:53:02   1223s] AAE DB initialization (MEM=1832.55 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/09 23:53:02   1223s] #################################################################################
[11/09 23:53:02   1223s] # Design Stage: PreRoute
[11/09 23:53:02   1223s] # Design Name: risc_v_Pad_Frame
[11/09 23:53:02   1223s] # Design Mode: 90nm
[11/09 23:53:02   1223s] # Analysis Mode: MMMC Non-OCV 
[11/09 23:53:02   1223s] # Parasitics Mode: No SPEF/RCDB 
[11/09 23:53:02   1223s] # Signoff Settings: SI Off 
[11/09 23:53:02   1223s] #################################################################################
[11/09 23:53:02   1224s] Calculate delays in Single mode...
[11/09 23:53:02   1224s] Calculate delays in Single mode...
[11/09 23:53:02   1224s] Topological Sorting (REAL = 0:00:00.0, MEM = 1847.9M, InitMEM = 1847.9M)
[11/09 23:53:02   1224s] Start delay calculation (fullDC) (1 T). (MEM=1847.88)
[11/09 23:53:02   1224s] siFlow : Timing analysis mode is single, using late cdB files
[11/09 23:53:02   1224s] Start AAE Lib Loading. (MEM=1859.49)
[11/09 23:53:02   1224s] End AAE Lib Loading. (MEM=1878.57 CPU=0:00:00.0 Real=0:00:00.0)
[11/09 23:53:02   1224s] End AAE Lib Interpolated Model. (MEM=1878.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 23:53:02   1224s] Total number of fetched objects 4032
[11/09 23:53:03   1225s] Total number of fetched objects 4032
[11/09 23:53:03   1225s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 23:53:03   1225s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/09 23:53:03   1225s] End delay calculation. (MEM=1926.33 CPU=0:00:01.0 REAL=0:00:01.0)
[11/09 23:53:03   1225s] End delay calculation (fullDC). (MEM=1889.71 CPU=0:00:01.2 REAL=0:00:01.0)
[11/09 23:53:03   1225s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 1889.7M) ***
[11/09 23:53:03   1225s] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:20:25 mem=1889.7M)
[11/09 23:53:03   1225s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    523 (1456)    |   -2.224   |    537 (1703)    |
|   max_fanout   |      3 (3)       |     0      |      3 (3)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.535%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1537.6M, totSessionCpu=0:20:25 **
[11/09 23:53:03   1225s] *** InitOpt #1 [finish] : cpu/real = 0:00:04.3/0:00:04.4 (1.0), totSession cpu/real = 0:20:25.4/2:14:27.0 (0.2), mem = 1863.0M
[11/09 23:53:03   1225s] 
[11/09 23:53:03   1225s] =============================================================================================
[11/09 23:53:03   1225s]  Step TAT Report for InitOpt #1                                                 21.12-s106_1
[11/09 23:53:03   1225s] =============================================================================================
[11/09 23:53:03   1225s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:53:03   1225s] ---------------------------------------------------------------------------------------------
[11/09 23:53:03   1225s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:03   1225s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.2 % )     0:00:01.7 /  0:00:01.7    1.0
[11/09 23:53:03   1225s] [ DrvReport              ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.1
[11/09 23:53:03   1225s] [ CellServerInit         ]      3   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/09 23:53:03   1225s] [ LibAnalyzerInit        ]      2   0:00:01.4  (  31.8 % )     0:00:01.4 /  0:00:01.4    1.0
[11/09 23:53:03   1225s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:03   1225s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:03   1225s] [ EarlyGlobalRoute       ]      1   0:00:00.8  (  17.1 % )     0:00:00.8 /  0:00:00.7    1.0
[11/09 23:53:03   1225s] [ ExtractRC              ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/09 23:53:03   1225s] [ TimingUpdate           ]      1   0:00:00.1  (   2.1 % )     0:00:01.6 /  0:00:01.5    1.0
[11/09 23:53:03   1225s] [ FullDelayCalc          ]      1   0:00:01.5  (  34.0 % )     0:00:01.5 /  0:00:01.5    1.0
[11/09 23:53:03   1225s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:03   1225s] [ MISC                   ]          0:00:00.4  (   8.6 % )     0:00:00.4 /  0:00:00.3    0.9
[11/09 23:53:03   1225s] ---------------------------------------------------------------------------------------------
[11/09 23:53:03   1225s]  InitOpt #1 TOTAL                   0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:04.3    1.0
[11/09 23:53:03   1225s] ---------------------------------------------------------------------------------------------
[11/09 23:53:03   1225s] 
[11/09 23:53:03   1225s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/09 23:53:03   1225s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 23:53:03   1225s] ### Creating PhyDesignMc. totSessionCpu=0:20:25 mem=1863.0M
[11/09 23:53:03   1225s] OPERPROF: Starting DPlace-Init at level 1, MEM:1863.0M, EPOCH TIME: 1699573983.789788
[11/09 23:53:03   1225s] z: 2, totalTracks: 1
[11/09 23:53:03   1225s] z: 4, totalTracks: 1
[11/09 23:53:03   1225s] z: 6, totalTracks: 1
[11/09 23:53:03   1225s] z: 8, totalTracks: 1
[11/09 23:53:03   1225s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/09 23:53:03   1225s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1863.0M, EPOCH TIME: 1699573983.799212
[11/09 23:53:03   1225s] 
[11/09 23:53:03   1225s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 23:53:03   1225s] OPERPROF:     Starting CMU at level 3, MEM:1863.0M, EPOCH TIME: 1699573983.832444
[11/09 23:53:03   1225s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1863.0M, EPOCH TIME: 1699573983.833262
[11/09 23:53:03   1225s] 
[11/09 23:53:03   1225s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 23:53:03   1225s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:1863.0M, EPOCH TIME: 1699573983.833927
[11/09 23:53:03   1225s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1863.0M, EPOCH TIME: 1699573983.834026
[11/09 23:53:03   1225s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1863.0M, EPOCH TIME: 1699573983.834124
[11/09 23:53:03   1225s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1863.0MB).
[11/09 23:53:03   1225s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:1863.0M, EPOCH TIME: 1699573983.834997
[11/09 23:53:03   1225s] TotalInstCnt at PhyDesignMc Initialization: 3,751
[11/09 23:53:03   1225s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:25 mem=1863.0M
[11/09 23:53:03   1225s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1863.0M, EPOCH TIME: 1699573983.844840
[11/09 23:53:03   1225s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:1863.0M, EPOCH TIME: 1699573983.851616
[11/09 23:53:03   1225s] TotalInstCnt at PhyDesignMc Destruction: 3,751
[11/09 23:53:03   1225s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 23:53:03   1225s] ### Creating PhyDesignMc. totSessionCpu=0:20:25 mem=1863.0M
[11/09 23:53:03   1225s] OPERPROF: Starting DPlace-Init at level 1, MEM:1863.0M, EPOCH TIME: 1699573983.852499
[11/09 23:53:03   1225s] z: 2, totalTracks: 1
[11/09 23:53:03   1225s] z: 4, totalTracks: 1
[11/09 23:53:03   1225s] z: 6, totalTracks: 1
[11/09 23:53:03   1225s] z: 8, totalTracks: 1
[11/09 23:53:03   1225s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/09 23:53:03   1225s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1863.0M, EPOCH TIME: 1699573983.858911
[11/09 23:53:03   1225s] 
[11/09 23:53:03   1225s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 23:53:03   1225s] OPERPROF:     Starting CMU at level 3, MEM:1863.0M, EPOCH TIME: 1699573983.890858
[11/09 23:53:03   1225s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1863.0M, EPOCH TIME: 1699573983.891675
[11/09 23:53:03   1225s] 
[11/09 23:53:03   1225s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 23:53:03   1225s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:1863.0M, EPOCH TIME: 1699573983.892365
[11/09 23:53:03   1225s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1863.0M, EPOCH TIME: 1699573983.892467
[11/09 23:53:03   1225s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1863.0M, EPOCH TIME: 1699573983.892565
[11/09 23:53:03   1225s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1863.0MB).
[11/09 23:53:03   1225s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1863.0M, EPOCH TIME: 1699573983.893507
[11/09 23:53:03   1225s] TotalInstCnt at PhyDesignMc Initialization: 3,751
[11/09 23:53:03   1225s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:26 mem=1863.0M
[11/09 23:53:03   1225s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1863.0M, EPOCH TIME: 1699573983.902451
[11/09 23:53:03   1225s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:1863.0M, EPOCH TIME: 1699573983.909208
[11/09 23:53:03   1225s] TotalInstCnt at PhyDesignMc Destruction: 3,751
[11/09 23:53:03   1225s] *** Starting optimizing excluded clock nets MEM= 1863.0M) ***
[11/09 23:53:03   1225s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1863.0M) ***
[11/09 23:53:03   1225s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[11/09 23:53:03   1225s] Begin: GigaOpt Route Type Constraints Refinement
[11/09 23:53:03   1225s] *** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:20:25.5/2:14:27.1 (0.2), mem = 1863.0M
[11/09 23:53:03   1225s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23637.1
[11/09 23:53:03   1225s] ### Creating RouteCongInterface, started
[11/09 23:53:03   1225s] ### Creating TopoMgr, started
[11/09 23:53:03   1225s] ### Creating TopoMgr, finished
[11/09 23:53:03   1225s] #optDebug: Start CG creation (mem=1863.0M)
[11/09 23:53:03   1225s]  ...initializing CG  maxDriveDist 5.603000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[11/09 23:53:04   1225s] (cpu=0:00:00.4, mem=2066.1M)
[11/09 23:53:04   1225s]  ...processing cgPrt (cpu=0:00:00.4, mem=2066.1M)
[11/09 23:53:04   1225s]  ...processing cgEgp (cpu=0:00:00.4, mem=2066.1M)
[11/09 23:53:04   1225s]  ...processing cgPbk (cpu=0:00:00.4, mem=2066.1M)
[11/09 23:53:04   1225s]  ...processing cgNrb(cpu=0:00:00.4, mem=2066.1M)
[11/09 23:53:04   1225s]  ...processing cgObs (cpu=0:00:00.4, mem=2066.1M)
[11/09 23:53:04   1225s]  ...processing cgCon (cpu=0:00:00.4, mem=2066.1M)
[11/09 23:53:04   1225s]  ...processing cgPdm (cpu=0:00:00.4, mem=2066.1M)
[11/09 23:53:04   1225s] #optDebug: Finish CG creation (cpu=0:00:00.4, mem=2066.1M)
[11/09 23:53:04   1225s] 
[11/09 23:53:04   1225s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/09 23:53:04   1225s] 
[11/09 23:53:04   1225s] #optDebug: {0, 1.000}
[11/09 23:53:04   1225s] ### Creating RouteCongInterface, finished
[11/09 23:53:04   1226s] Updated routing constraints on 0 nets.
[11/09 23:53:04   1226s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23637.1
[11/09 23:53:04   1226s] *** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:20:26.0/2:14:27.6 (0.2), mem = 2066.1M
[11/09 23:53:04   1226s] 
[11/09 23:53:04   1226s] =============================================================================================
[11/09 23:53:04   1226s]  Step TAT Report for CongRefineRouteType #1                                     21.12-s106_1
[11/09 23:53:04   1226s] =============================================================================================
[11/09 23:53:04   1226s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:53:04   1226s] ---------------------------------------------------------------------------------------------
[11/09 23:53:04   1226s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (  92.2 % )     0:00:00.4 /  0:00:00.5    1.0
[11/09 23:53:04   1226s] [ MISC                   ]          0:00:00.0  (   7.8 % )     0:00:00.0 /  0:00:00.0    0.8
[11/09 23:53:04   1226s] ---------------------------------------------------------------------------------------------
[11/09 23:53:04   1226s]  CongRefineRouteType #1 TOTAL       0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[11/09 23:53:04   1226s] ---------------------------------------------------------------------------------------------
[11/09 23:53:04   1226s] 
[11/09 23:53:04   1226s] End: GigaOpt Route Type Constraints Refinement
[11/09 23:53:04   1226s] The useful skew maximum allowed delay set by user is: 1
[11/09 23:53:04   1226s] Deleting Lib Analyzer.
[11/09 23:53:04   1226s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:20:26.4/2:14:27.9 (0.2), mem = 2082.1M
[11/09 23:53:04   1226s] Info: 4 io nets excluded
[11/09 23:53:04   1226s] Info: 1 clock net  excluded from IPO operation.
[11/09 23:53:04   1226s] ### Creating LA Mngr. totSessionCpu=0:20:26 mem=2082.1M
[11/09 23:53:04   1226s] ### Creating LA Mngr, finished. totSessionCpu=0:20:26 mem=2082.1M
[11/09 23:53:04   1226s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/09 23:53:04   1226s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23637.2
[11/09 23:53:04   1226s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 23:53:04   1226s] ### Creating PhyDesignMc. totSessionCpu=0:20:26 mem=2082.1M
[11/09 23:53:04   1226s] OPERPROF: Starting DPlace-Init at level 1, MEM:2082.1M, EPOCH TIME: 1699573984.801395
[11/09 23:53:04   1226s] z: 2, totalTracks: 1
[11/09 23:53:04   1226s] z: 4, totalTracks: 1
[11/09 23:53:04   1226s] z: 6, totalTracks: 1
[11/09 23:53:04   1226s] z: 8, totalTracks: 1
[11/09 23:53:04   1226s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/09 23:53:04   1226s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2082.1M, EPOCH TIME: 1699573984.808305
[11/09 23:53:04   1226s] 
[11/09 23:53:04   1226s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 23:53:04   1226s] OPERPROF:     Starting CMU at level 3, MEM:2082.1M, EPOCH TIME: 1699573984.840357
[11/09 23:53:04   1226s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2082.1M, EPOCH TIME: 1699573984.841108
[11/09 23:53:04   1226s] 
[11/09 23:53:04   1226s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 23:53:04   1226s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2082.1M, EPOCH TIME: 1699573984.841824
[11/09 23:53:04   1226s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2082.1M, EPOCH TIME: 1699573984.841925
[11/09 23:53:04   1226s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2082.1M, EPOCH TIME: 1699573984.842024
[11/09 23:53:04   1226s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2082.1MB).
[11/09 23:53:04   1226s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:2082.1M, EPOCH TIME: 1699573984.842976
[11/09 23:53:04   1226s] TotalInstCnt at PhyDesignMc Initialization: 3,751
[11/09 23:53:04   1226s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:26 mem=2082.1M
[11/09 23:53:04   1226s] 
[11/09 23:53:04   1226s] Footprint cell information for calculating maxBufDist
[11/09 23:53:04   1226s] *info: There are 10 candidate Buffer cells
[11/09 23:53:04   1226s] *info: There are 12 candidate Inverter cells
[11/09 23:53:04   1226s] 
[11/09 23:53:05   1226s] #optDebug: Start CG creation (mem=2082.1M)
[11/09 23:53:05   1226s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[11/09 23:53:05   1227s] (cpu=0:00:00.4, mem=2082.1M)
[11/09 23:53:05   1227s]  ...processing cgPrt (cpu=0:00:00.4, mem=2082.1M)
[11/09 23:53:05   1227s]  ...processing cgEgp (cpu=0:00:00.4, mem=2082.1M)
[11/09 23:53:05   1227s]  ...processing cgPbk (cpu=0:00:00.4, mem=2082.1M)
[11/09 23:53:05   1227s]  ...processing cgNrb(cpu=0:00:00.4, mem=2082.1M)
[11/09 23:53:05   1227s]  ...processing cgObs (cpu=0:00:00.4, mem=2082.1M)
[11/09 23:53:05   1227s]  ...processing cgCon (cpu=0:00:00.4, mem=2082.1M)
[11/09 23:53:05   1227s]  ...processing cgPdm (cpu=0:00:00.4, mem=2082.1M)
[11/09 23:53:05   1227s] #optDebug: Finish CG creation (cpu=0:00:00.4, mem=2082.1M)
[11/09 23:53:05   1227s] ### Creating RouteCongInterface, started
[11/09 23:53:05   1227s] 
[11/09 23:53:05   1227s] Creating Lib Analyzer ...
[11/09 23:53:05   1227s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/09 23:53:05   1227s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/09 23:53:05   1227s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 23:53:05   1227s] 
[11/09 23:53:05   1227s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/09 23:53:06   1227s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:28 mem=2082.1M
[11/09 23:53:06   1227s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:28 mem=2082.1M
[11/09 23:53:06   1227s] Creating Lib Analyzer, finished. 
[11/09 23:53:06   1228s] 
[11/09 23:53:06   1228s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/09 23:53:06   1228s] 
[11/09 23:53:06   1228s] #optDebug: {0, 1.000}
[11/09 23:53:06   1228s] ### Creating RouteCongInterface, finished
[11/09 23:53:06   1228s] {MG  {8 0 18 0.433872}  {10 0 39.9 0.958048} }
[11/09 23:53:06   1228s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2101.2M, EPOCH TIME: 1699573986.487308
[11/09 23:53:06   1228s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2101.2M, EPOCH TIME: 1699573986.487725
[11/09 23:53:06   1228s] 
[11/09 23:53:06   1228s] Netlist preparation processing... 
[11/09 23:53:06   1228s] Removed 3751 instances
[11/09 23:53:06   1228s] 
[11/09 23:53:06   1228s] =======================================================================
[11/09 23:53:06   1228s]                 Simplify Netlist Deleted Flops Summary
[11/09 23:53:06   1228s] =======================================================================
[11/09 23:53:06   1228s] *summary: 3519 instances (flops) removed.
[11/09 23:53:06   1228s] *info: detailed reasons for deleted flops and flop pins are generated in files below
[11/09 23:53:06   1228s] 
[11/09 23:53:06   1228s] *info: Marking 0 isolation instances dont touch
[11/09 23:53:06   1228s] *info: Marking 0 level shifter instances dont touch
[11/09 23:53:06   1228s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2101.2M, EPOCH TIME: 1699573986.865299
[11/09 23:53:06   1228s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:1989.2M, EPOCH TIME: 1699573986.872760
[11/09 23:53:06   1228s] TotalInstCnt at PhyDesignMc Destruction: 0
[11/09 23:53:06   1228s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23637.2
[11/09 23:53:06   1228s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:20:28.5/2:14:30.0 (0.2), mem = 1989.2M
[11/09 23:53:06   1228s] 
[11/09 23:53:06   1228s] =============================================================================================
[11/09 23:53:06   1228s]  Step TAT Report for SimplifyNetlist #1                                         21.12-s106_1
[11/09 23:53:06   1228s] =============================================================================================
[11/09 23:53:06   1228s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:53:06   1228s] ---------------------------------------------------------------------------------------------
[11/09 23:53:06   1228s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  32.5 % )     0:00:00.7 /  0:00:00.7    1.0
[11/09 23:53:06   1228s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:06   1228s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    0.9
[11/09 23:53:06   1228s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.8 % )     0:00:00.7 /  0:00:00.8    1.0
[11/09 23:53:06   1228s] [ SteinerInterfaceInit   ]      1   0:00:00.8  (  36.7 % )     0:00:00.8 /  0:00:00.8    1.0
[11/09 23:53:06   1228s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/09 23:53:06   1228s] [ IncrDelayCalc          ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/09 23:53:06   1228s] [ MISC                   ]          0:00:00.4  (  20.8 % )     0:00:00.4 /  0:00:00.4    1.0
[11/09 23:53:06   1228s] ---------------------------------------------------------------------------------------------
[11/09 23:53:06   1228s]  SimplifyNetlist #1 TOTAL           0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[11/09 23:53:06   1228s] ---------------------------------------------------------------------------------------------
[11/09 23:53:06   1228s] 
[11/09 23:53:06   1228s] 
[11/09 23:53:06   1228s] Active setup views:
[11/09 23:53:06   1228s]  AnalysisView_BC
[11/09 23:53:06   1228s]   Dominating endpoints: 0
[11/09 23:53:06   1228s]   Dominating TNS: -0.000
[11/09 23:53:06   1228s] 
[11/09 23:53:06   1228s]  AnalysisView_WC
[11/09 23:53:06   1228s]   Dominating endpoints: 0
[11/09 23:53:06   1228s]   Dominating TNS: -0.000
[11/09 23:53:06   1228s] 
[11/09 23:53:06   1228s] Deleting Lib Analyzer.
[11/09 23:53:06   1228s] 
[11/09 23:53:06   1228s] Optimization is working on the following views:
[11/09 23:53:06   1228s]   Setup views: AnalysisView_BC 
[11/09 23:53:06   1228s]   Hold  views: AnalysisView_BC 
[11/09 23:53:06   1228s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/09 23:53:06   1228s] Begin: GigaOpt Global Optimization
[11/09 23:53:06   1228s] *info: use new DP (enabled)
[11/09 23:53:06   1228s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/09 23:53:06   1228s] Info: 4 io nets excluded
[11/09 23:53:06   1228s] Info: 1 clock net  excluded from IPO operation.
[11/09 23:53:06   1228s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:20:28.5/2:14:30.1 (0.2), mem = 2027.3M
[11/09 23:53:06   1228s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23637.3
[11/09 23:53:06   1228s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 23:53:06   1228s] ### Creating PhyDesignMc. totSessionCpu=0:20:29 mem=2027.3M
[11/09 23:53:06   1228s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/09 23:53:06   1228s] OPERPROF: Starting DPlace-Init at level 1, MEM:2027.3M, EPOCH TIME: 1699573986.929705
[11/09 23:53:06   1228s] z: 2, totalTracks: 1
[11/09 23:53:06   1228s] z: 4, totalTracks: 1
[11/09 23:53:06   1228s] z: 6, totalTracks: 1
[11/09 23:53:06   1228s] z: 8, totalTracks: 1
[11/09 23:53:06   1228s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/09 23:53:06   1228s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2027.3M, EPOCH TIME: 1699573986.934021
[11/09 23:53:06   1228s] 
[11/09 23:53:06   1228s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 23:53:06   1228s] OPERPROF:     Starting CMU at level 3, MEM:2027.3M, EPOCH TIME: 1699573986.966081
[11/09 23:53:06   1228s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2027.3M, EPOCH TIME: 1699573986.966615
[11/09 23:53:06   1228s] 
[11/09 23:53:06   1228s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 23:53:06   1228s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:2027.3M, EPOCH TIME: 1699573986.966913
[11/09 23:53:06   1228s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2027.3M, EPOCH TIME: 1699573986.967019
[11/09 23:53:06   1228s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2027.3M, EPOCH TIME: 1699573986.967118
[11/09 23:53:06   1228s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2027.3MB).
[11/09 23:53:06   1228s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.038, MEM:2027.3M, EPOCH TIME: 1699573986.967338
[11/09 23:53:06   1228s] TotalInstCnt at PhyDesignMc Initialization: 0
[11/09 23:53:06   1228s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:29 mem=2027.3M
[11/09 23:53:06   1228s] ### Creating RouteCongInterface, started
[11/09 23:53:06   1228s] 
[11/09 23:53:06   1228s] Creating Lib Analyzer ...
[11/09 23:53:07   1228s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/09 23:53:07   1228s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/09 23:53:07   1228s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 23:53:07   1228s] 
[11/09 23:53:07   1228s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/09 23:53:07   1229s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:29 mem=2027.3M
[11/09 23:53:07   1229s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:29 mem=2027.3M
[11/09 23:53:07   1229s] Creating Lib Analyzer, finished. 
[11/09 23:53:07   1229s] 
[11/09 23:53:07   1229s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/09 23:53:07   1229s] 
[11/09 23:53:07   1229s] #optDebug: {0, 1.000}
[11/09 23:53:07   1229s] ### Creating RouteCongInterface, finished
[11/09 23:53:07   1229s] {MG  {8 0 18 0.433872}  {10 0 39.9 0.958048} }
[11/09 23:53:07   1229s] *info: 4 io nets excluded
[11/09 23:53:07   1229s] *info: 1 clock net excluded
[11/09 23:53:07   1229s] *info: 3 multi-driver nets excluded.
[11/09 23:53:07   1229s] *info: 1123 no-driver nets excluded.
[11/09 23:53:07   1229s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2046.4M, EPOCH TIME: 1699573987.889038
[11/09 23:53:07   1229s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2046.4M, EPOCH TIME: 1699573987.889329
[11/09 23:53:08   1229s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/09 23:53:08   1229s] +--------+--------+---------+------------+--------+---------------+---------+-------------+
[11/09 23:53:08   1229s] |  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|  End Point  |
[11/09 23:53:08   1229s] +--------+--------+---------+------------+--------+---------------+---------+-------------+
[11/09 23:53:08   1229s] |   0.000|   0.000|    0.00%|   0:00:00.0| 2046.4M|AnalysisView_BC|       NA| NA          |
[11/09 23:53:08   1229s] +--------+--------+---------+------------+--------+---------------+---------+-------------+
[11/09 23:53:08   1229s] 
[11/09 23:53:08   1229s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2046.4M) ***
[11/09 23:53:08   1229s] 
[11/09 23:53:08   1229s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2046.4M) ***
[11/09 23:53:08   1229s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/09 23:53:08   1229s] Total-nets :: 4, Stn-nets :: 4, ratio :: 100 %, Total-len 0, Stn-len 0
[11/09 23:53:08   1229s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2027.3M, EPOCH TIME: 1699573988.035713
[11/09 23:53:08   1229s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1987.3M, EPOCH TIME: 1699573988.041650
[11/09 23:53:08   1229s] TotalInstCnt at PhyDesignMc Destruction: 0
[11/09 23:53:08   1229s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23637.3
[11/09 23:53:08   1229s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:20:29.7/2:14:31.2 (0.2), mem = 1987.3M
[11/09 23:53:08   1229s] 
[11/09 23:53:08   1229s] =============================================================================================
[11/09 23:53:08   1229s]  Step TAT Report for GlobalOpt #1                                               21.12-s106_1
[11/09 23:53:08   1229s] =============================================================================================
[11/09 23:53:08   1229s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:53:08   1229s] ---------------------------------------------------------------------------------------------
[11/09 23:53:08   1229s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:08   1229s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  60.7 % )     0:00:00.7 /  0:00:00.7    1.0
[11/09 23:53:08   1229s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:08   1229s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    0.9
[11/09 23:53:08   1229s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.3 % )     0:00:00.7 /  0:00:00.7    1.0
[11/09 23:53:08   1229s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:08   1229s] [ TransformInit          ]      1   0:00:00.2  (  16.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 23:53:08   1229s] [ MISC                   ]          0:00:00.2  (  13.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 23:53:08   1229s] ---------------------------------------------------------------------------------------------
[11/09 23:53:08   1229s]  GlobalOpt #1 TOTAL                 0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[11/09 23:53:08   1229s] ---------------------------------------------------------------------------------------------
[11/09 23:53:08   1229s] 
[11/09 23:53:08   1229s] End: GigaOpt Global Optimization
[11/09 23:53:08   1229s] *** Check timing (0:00:00.0)
[11/09 23:53:08   1229s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/09 23:53:08   1229s] Deleting Lib Analyzer.
[11/09 23:53:08   1229s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/09 23:53:08   1229s] Info: 4 io nets excluded
[11/09 23:53:08   1229s] Info: 1 clock net  excluded from IPO operation.
[11/09 23:53:08   1229s] ### Creating LA Mngr. totSessionCpu=0:20:30 mem=1987.3M
[11/09 23:53:08   1229s] ### Creating LA Mngr, finished. totSessionCpu=0:20:30 mem=1987.3M
[11/09 23:53:08   1229s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/09 23:53:08   1229s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 23:53:08   1229s] ### Creating PhyDesignMc. totSessionCpu=0:20:30 mem=2044.6M
[11/09 23:53:08   1229s] OPERPROF: Starting DPlace-Init at level 1, MEM:2044.6M, EPOCH TIME: 1699573988.066102
[11/09 23:53:08   1229s] z: 2, totalTracks: 1
[11/09 23:53:08   1229s] z: 4, totalTracks: 1
[11/09 23:53:08   1229s] z: 6, totalTracks: 1
[11/09 23:53:08   1229s] z: 8, totalTracks: 1
[11/09 23:53:08   1229s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/09 23:53:08   1229s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2044.6M, EPOCH TIME: 1699573988.070645
[11/09 23:53:08   1229s] 
[11/09 23:53:08   1229s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 23:53:08   1229s] OPERPROF:     Starting CMU at level 3, MEM:2044.6M, EPOCH TIME: 1699573988.102250
[11/09 23:53:08   1229s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2044.6M, EPOCH TIME: 1699573988.102772
[11/09 23:53:08   1229s] 
[11/09 23:53:08   1229s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 23:53:08   1229s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2044.6M, EPOCH TIME: 1699573988.103075
[11/09 23:53:08   1229s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2044.6M, EPOCH TIME: 1699573988.103237
[11/09 23:53:08   1229s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2044.6M, EPOCH TIME: 1699573988.103344
[11/09 23:53:08   1229s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2044.6MB).
[11/09 23:53:08   1229s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.037, MEM:2044.6M, EPOCH TIME: 1699573988.103540
[11/09 23:53:08   1229s] TotalInstCnt at PhyDesignMc Initialization: 0
[11/09 23:53:08   1229s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:30 mem=2044.6M
[11/09 23:53:08   1229s] Begin: Area Reclaim Optimization
[11/09 23:53:08   1229s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:20:29.7/2:14:31.3 (0.2), mem = 2044.6M
[11/09 23:53:08   1229s] 
[11/09 23:53:08   1229s] Creating Lib Analyzer ...
[11/09 23:53:08   1229s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/09 23:53:08   1229s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/09 23:53:08   1229s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 23:53:08   1229s] 
[11/09 23:53:08   1229s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/09 23:53:08   1230s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:30 mem=2046.6M
[11/09 23:53:08   1230s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:30 mem=2046.6M
[11/09 23:53:08   1230s] Creating Lib Analyzer, finished. 
[11/09 23:53:08   1230s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23637.4
[11/09 23:53:08   1230s] ### Creating RouteCongInterface, started
[11/09 23:53:08   1230s] 
[11/09 23:53:08   1230s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/09 23:53:08   1230s] 
[11/09 23:53:08   1230s] #optDebug: {0, 1.000}
[11/09 23:53:08   1230s] ### Creating RouteCongInterface, finished
[11/09 23:53:08   1230s] {MG  {8 0 18 0.433872}  {10 0 39.9 0.958048} }
[11/09 23:53:08   1230s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2046.6M, EPOCH TIME: 1699573988.985217
[11/09 23:53:08   1230s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2046.6M, EPOCH TIME: 1699573988.985487
[11/09 23:53:08   1230s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.00
[11/09 23:53:08   1230s] +---------+---------+--------+--------+------------+--------+
[11/09 23:53:08   1230s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 23:53:08   1230s] +---------+---------+--------+--------+------------+--------+
[11/09 23:53:08   1230s] |    0.00%|        -|   0.000|   0.000|   0:00:00.0| 2046.6M|
[11/09 23:53:08   1230s] |    0.00%|        0|   0.000|   0.000|   0:00:00.0| 2046.6M|
[11/09 23:53:08   1230s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[11/09 23:53:08   1230s] |    0.00%|        0|   0.000|   0.000|   0:00:00.0| 2046.6M|
[11/09 23:53:08   1230s] |    0.00%|        0|   0.000|   0.000|   0:00:00.0| 2046.6M|
[11/09 23:53:08   1230s] |    0.00%|        0|   0.000|   0.000|   0:00:00.0| 2046.6M|
[11/09 23:53:08   1230s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[11/09 23:53:08   1230s] |    0.00%|        0|   0.000|   0.000|   0:00:00.0| 2046.6M|
[11/09 23:53:08   1230s] +---------+---------+--------+--------+------------+--------+
[11/09 23:53:08   1230s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.00
[11/09 23:53:08   1230s] 
[11/09 23:53:08   1230s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/09 23:53:08   1230s] --------------------------------------------------------------
[11/09 23:53:08   1230s] |                                   | Total     | Sequential |
[11/09 23:53:08   1230s] --------------------------------------------------------------
[11/09 23:53:08   1230s] | Num insts resized                 |       0  |       0    |
[11/09 23:53:08   1230s] | Num insts undone                  |       0  |       0    |
[11/09 23:53:08   1230s] | Num insts Downsized               |       0  |       0    |
[11/09 23:53:08   1230s] | Num insts Samesized               |       0  |       0    |
[11/09 23:53:08   1230s] | Num insts Upsized                 |       0  |       0    |
[11/09 23:53:08   1230s] | Num multiple commits+uncommits    |       0  |       -    |
[11/09 23:53:08   1230s] --------------------------------------------------------------
[11/09 23:53:08   1230s] End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:00.0) **
[11/09 23:53:08   1230s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23637.4
[11/09 23:53:08   1230s] *** AreaOpt #1 [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:20:30.6/2:14:32.2 (0.2), mem = 2046.6M
[11/09 23:53:08   1230s] 
[11/09 23:53:08   1230s] =============================================================================================
[11/09 23:53:08   1230s]  Step TAT Report for AreaOpt #1                                                 21.12-s106_1
[11/09 23:53:08   1230s] =============================================================================================
[11/09 23:53:08   1230s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:53:08   1230s] ---------------------------------------------------------------------------------------------
[11/09 23:53:08   1230s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:08   1230s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  76.1 % )     0:00:00.7 /  0:00:00.7    1.0
[11/09 23:53:08   1230s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:08   1230s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.0    0.9
[11/09 23:53:08   1230s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:08   1230s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:08   1230s] [ MISC                   ]          0:00:00.2  (  17.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 23:53:08   1230s] ---------------------------------------------------------------------------------------------
[11/09 23:53:08   1230s]  AreaOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[11/09 23:53:08   1230s] ---------------------------------------------------------------------------------------------
[11/09 23:53:08   1230s] 
[11/09 23:53:08   1230s] Executing incremental physical updates
[11/09 23:53:08   1230s] Executing incremental physical updates
[11/09 23:53:08   1230s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2027.5M, EPOCH TIME: 1699573988.996822
[11/09 23:53:09   1230s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:1989.5M, EPOCH TIME: 1699573989.002249
[11/09 23:53:09   1230s] TotalInstCnt at PhyDesignMc Destruction: 0
[11/09 23:53:09   1230s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1989.50M, totSessionCpu=0:20:31).
[11/09 23:53:09   1230s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1989.5M, EPOCH TIME: 1699573989.013918
[11/09 23:53:09   1230s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:1989.5M, EPOCH TIME: 1699573989.047065
[11/09 23:53:09   1230s] **INFO: Flow update: Design is easy to close.
[11/09 23:53:09   1230s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:20:30.7/2:14:32.2 (0.2), mem = 1989.5M
[11/09 23:53:09   1230s] Warning: No placeable instances. Skip congRepair.
[11/09 23:53:09   1230s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1989.5M, EPOCH TIME: 1699573989.072531
[11/09 23:53:09   1230s] All LLGs are deleted
[11/09 23:53:09   1230s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1989.5M, EPOCH TIME: 1699573989.072729
[11/09 23:53:09   1230s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1989.5M, EPOCH TIME: 1699573989.072863
[11/09 23:53:09   1230s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1989.5M, EPOCH TIME: 1699573989.073055
[11/09 23:53:09   1230s] Start to check current routing status for nets...
[11/09 23:53:09   1230s] All nets are already routed correctly.
[11/09 23:53:09   1230s] End to check current routing status for nets (mem=1989.5M)
[11/09 23:53:09   1230s] Compute RC Scale Done ...
[11/09 23:53:09   1230s] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1652.4M, totSessionCpu=0:20:31 **
[11/09 23:53:09   1230s] *** IncrReplace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.2), totSession cpu/real = 0:20:30.7/2:14:32.2 (0.2), mem = 1989.6M
[11/09 23:53:09   1230s] 
[11/09 23:53:09   1230s] =============================================================================================
[11/09 23:53:09   1230s]  Step TAT Report for IncrReplace #1                                             21.12-s106_1
[11/09 23:53:09   1230s] =============================================================================================
[11/09 23:53:09   1230s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:53:09   1230s] ---------------------------------------------------------------------------------------------
[11/09 23:53:09   1230s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:09   1230s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.2
[11/09 23:53:09   1230s] ---------------------------------------------------------------------------------------------
[11/09 23:53:09   1230s]  IncrReplace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.2
[11/09 23:53:09   1230s] ---------------------------------------------------------------------------------------------
[11/09 23:53:09   1230s] 
[11/09 23:53:09   1230s] *** Check timing (0:00:00.0)
[11/09 23:53:09   1230s] Deleting Lib Analyzer.
[11/09 23:53:09   1230s] Begin: GigaOpt Optimization in WNS mode
[11/09 23:53:09   1230s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[11/09 23:53:09   1230s] Info: 4 io nets excluded
[11/09 23:53:09   1230s] Info: 1 clock net  excluded from IPO operation.
[11/09 23:53:09   1230s] *** WnsOpt #1 [begin] : totSession cpu/real = 0:20:30.7/2:14:32.3 (0.2), mem = 1989.6M
[11/09 23:53:09   1230s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23637.5
[11/09 23:53:09   1230s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 23:53:09   1230s] ### Creating PhyDesignMc. totSessionCpu=0:20:31 mem=1989.6M
[11/09 23:53:09   1230s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/09 23:53:09   1230s] OPERPROF: Starting DPlace-Init at level 1, MEM:1989.6M, EPOCH TIME: 1699573989.115868
[11/09 23:53:09   1230s] z: 2, totalTracks: 1
[11/09 23:53:09   1230s] z: 4, totalTracks: 1
[11/09 23:53:09   1230s] z: 6, totalTracks: 1
[11/09 23:53:09   1230s] z: 8, totalTracks: 1
[11/09 23:53:09   1230s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[11/09 23:53:09   1230s] All LLGs are deleted
[11/09 23:53:09   1230s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1989.6M, EPOCH TIME: 1699573989.120291
[11/09 23:53:09   1230s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1989.6M, EPOCH TIME: 1699573989.120748
[11/09 23:53:09   1230s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1989.6M, EPOCH TIME: 1699573989.120878
[11/09 23:53:09   1230s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1989.6M, EPOCH TIME: 1699573989.122360
[11/09 23:53:09   1230s] Core basic site is CoreSite
[11/09 23:53:09   1230s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1989.6M, EPOCH TIME: 1699573989.149425
[11/09 23:53:09   1230s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1989.6M, EPOCH TIME: 1699573989.149885
[11/09 23:53:09   1230s] Fast DP-INIT is on for default
[11/09 23:53:09   1230s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 23:53:09   1230s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.031, MEM:1989.6M, EPOCH TIME: 1699573989.153641
[11/09 23:53:09   1230s] 
[11/09 23:53:09   1230s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 23:53:09   1230s] OPERPROF:     Starting CMU at level 3, MEM:1989.6M, EPOCH TIME: 1699573989.154369
[11/09 23:53:09   1230s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1989.6M, EPOCH TIME: 1699573989.154789
[11/09 23:53:09   1230s] 
[11/09 23:53:09   1230s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 23:53:09   1230s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1989.6M, EPOCH TIME: 1699573989.155083
[11/09 23:53:09   1230s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1989.6M, EPOCH TIME: 1699573989.155207
[11/09 23:53:09   1230s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1989.6M, EPOCH TIME: 1699573989.155311
[11/09 23:53:09   1230s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1989.6MB).
[11/09 23:53:09   1230s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1989.6M, EPOCH TIME: 1699573989.155502
[11/09 23:53:09   1230s] TotalInstCnt at PhyDesignMc Initialization: 0
[11/09 23:53:09   1230s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:31 mem=1989.6M
[11/09 23:53:09   1230s] ### Creating RouteCongInterface, started
[11/09 23:53:09   1230s] 
[11/09 23:53:09   1230s] Creating Lib Analyzer ...
[11/09 23:53:09   1230s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/09 23:53:09   1230s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/09 23:53:09   1230s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 23:53:09   1230s] 
[11/09 23:53:09   1230s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/09 23:53:09   1231s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:31 mem=1989.6M
[11/09 23:53:09   1231s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:31 mem=1989.6M
[11/09 23:53:09   1231s] Creating Lib Analyzer, finished. 
[11/09 23:53:09   1231s] 
[11/09 23:53:09   1231s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[11/09 23:53:09   1231s] 
[11/09 23:53:09   1231s] #optDebug: {0, 1.000}
[11/09 23:53:09   1231s] ### Creating RouteCongInterface, finished
[11/09 23:53:09   1231s] {MG  {8 0 18 0.433872}  {10 0 39.9 0.958048} }
[11/09 23:53:09   1231s] ### Creating LA Mngr. totSessionCpu=0:20:32 mem=1989.6M
[11/09 23:53:09   1231s] ### Creating LA Mngr, finished. totSessionCpu=0:20:32 mem=1989.6M
[11/09 23:53:10   1231s] *info: 4 io nets excluded
[11/09 23:53:10   1231s] *info: 1 clock net excluded
[11/09 23:53:10   1231s] *info: 3 multi-driver nets excluded.
[11/09 23:53:10   1231s] *info: 1123 no-driver nets excluded.
[11/09 23:53:10   1231s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.23637.1
[11/09 23:53:10   1231s] ** GigaOpt Optimizer WNS Slack 0.062 TNS Slack 0.000 Density 0.00
[11/09 23:53:10   1231s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/09 23:53:10   1231s] 
[11/09 23:53:10   1231s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2048.8M) ***
[11/09 23:53:10   1231s] 
[11/09 23:53:10   1231s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.23637.1
[11/09 23:53:10   1231s] Total-nets :: 4, Stn-nets :: 4, ratio :: 100 %, Total-len 0, Stn-len 0
[11/09 23:53:10   1231s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2029.7M, EPOCH TIME: 1699573990.126704
[11/09 23:53:10   1231s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1989.7M, EPOCH TIME: 1699573990.132561
[11/09 23:53:10   1231s] TotalInstCnt at PhyDesignMc Destruction: 0
[11/09 23:53:10   1231s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23637.5
[11/09 23:53:10   1231s] *** WnsOpt #1 [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:20:31.7/2:14:33.3 (0.2), mem = 1989.7M
[11/09 23:53:10   1231s] 
[11/09 23:53:10   1231s] =============================================================================================
[11/09 23:53:10   1231s]  Step TAT Report for WnsOpt #1                                                  21.12-s106_1
[11/09 23:53:10   1231s] =============================================================================================
[11/09 23:53:10   1231s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:53:10   1231s] ---------------------------------------------------------------------------------------------
[11/09 23:53:10   1231s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:10   1231s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  67.2 % )     0:00:00.7 /  0:00:00.7    1.0
[11/09 23:53:10   1231s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:10   1231s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    1.1
[11/09 23:53:10   1231s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.7 % )     0:00:00.7 /  0:00:00.7    1.0
[11/09 23:53:10   1231s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:10   1231s] [ TransformInit          ]      1   0:00:00.2  (  17.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 23:53:10   1231s] [ MISC                   ]          0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.0    1.0
[11/09 23:53:10   1231s] ---------------------------------------------------------------------------------------------
[11/09 23:53:10   1231s]  WnsOpt #1 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[11/09 23:53:10   1231s] ---------------------------------------------------------------------------------------------
[11/09 23:53:10   1231s] 
[11/09 23:53:10   1231s] End: GigaOpt Optimization in WNS mode
[11/09 23:53:10   1231s] *** Check timing (0:00:00.0)
[11/09 23:53:10   1231s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/09 23:53:10   1231s] Deleting Lib Analyzer.
[11/09 23:53:10   1231s] Begin: GigaOpt Optimization in TNS mode
[11/09 23:53:10   1231s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[11/09 23:53:10   1231s] Info: 4 io nets excluded
[11/09 23:53:10   1231s] Info: 1 clock net  excluded from IPO operation.
[11/09 23:53:10   1231s] *** TnsOpt #1 [begin] : totSession cpu/real = 0:20:31.8/2:14:33.3 (0.2), mem = 1989.7M
[11/09 23:53:10   1231s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23637.6
[11/09 23:53:10   1231s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 23:53:10   1231s] ### Creating PhyDesignMc. totSessionCpu=0:20:32 mem=1989.7M
[11/09 23:53:10   1231s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/09 23:53:10   1231s] OPERPROF: Starting DPlace-Init at level 1, MEM:1989.7M, EPOCH TIME: 1699573990.159933
[11/09 23:53:10   1231s] z: 2, totalTracks: 1
[11/09 23:53:10   1231s] z: 4, totalTracks: 1
[11/09 23:53:10   1231s] z: 6, totalTracks: 1
[11/09 23:53:10   1231s] z: 8, totalTracks: 1
[11/09 23:53:10   1231s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/09 23:53:10   1231s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1989.7M, EPOCH TIME: 1699573990.164398
[11/09 23:53:10   1231s] 
[11/09 23:53:10   1231s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 23:53:10   1231s] OPERPROF:     Starting CMU at level 3, MEM:1989.7M, EPOCH TIME: 1699573990.195855
[11/09 23:53:10   1231s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1989.7M, EPOCH TIME: 1699573990.196407
[11/09 23:53:10   1231s] 
[11/09 23:53:10   1231s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 23:53:10   1231s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:1989.7M, EPOCH TIME: 1699573990.196717
[11/09 23:53:10   1231s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1989.7M, EPOCH TIME: 1699573990.196825
[11/09 23:53:10   1231s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1989.7M, EPOCH TIME: 1699573990.196936
[11/09 23:53:10   1231s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1989.7MB).
[11/09 23:53:10   1231s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.037, MEM:1989.7M, EPOCH TIME: 1699573990.197137
[11/09 23:53:10   1231s] TotalInstCnt at PhyDesignMc Initialization: 0
[11/09 23:53:10   1231s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:32 mem=1989.7M
[11/09 23:53:10   1231s] ### Creating RouteCongInterface, started
[11/09 23:53:10   1231s] 
[11/09 23:53:10   1231s] Creating Lib Analyzer ...
[11/09 23:53:10   1231s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/09 23:53:10   1231s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/09 23:53:10   1231s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 23:53:10   1231s] 
[11/09 23:53:10   1231s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/09 23:53:10   1232s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:32 mem=1991.7M
[11/09 23:53:10   1232s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:32 mem=1991.7M
[11/09 23:53:10   1232s] Creating Lib Analyzer, finished. 
[11/09 23:53:10   1232s] 
[11/09 23:53:10   1232s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[11/09 23:53:10   1232s] 
[11/09 23:53:10   1232s] #optDebug: {0, 1.000}
[11/09 23:53:10   1232s] ### Creating RouteCongInterface, finished
[11/09 23:53:10   1232s] {MG  {8 0 18 0.433872}  {10 0 39.9 0.958048} }
[11/09 23:53:10   1232s] ### Creating LA Mngr. totSessionCpu=0:20:32 mem=1991.7M
[11/09 23:53:10   1232s] ### Creating LA Mngr, finished. totSessionCpu=0:20:32 mem=1991.7M
[11/09 23:53:11   1232s] *info: 4 io nets excluded
[11/09 23:53:11   1232s] *info: 1 clock net excluded
[11/09 23:53:11   1232s] *info: 3 multi-driver nets excluded.
[11/09 23:53:11   1232s] *info: 1123 no-driver nets excluded.
[11/09 23:53:11   1232s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.23637.2
[11/09 23:53:11   1232s] ** GigaOpt Optimizer WNS Slack 0.062 TNS Slack 0.000 Density 0.00
[11/09 23:53:11   1232s] Optimizer TNS Opt
[11/09 23:53:11   1232s] OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/09 23:53:11   1232s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2049.0M, EPOCH TIME: 1699573991.088926
[11/09 23:53:11   1232s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2049.0M, EPOCH TIME: 1699573991.089099
[11/09 23:53:11   1232s] 
[11/09 23:53:11   1232s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2049.0M) ***
[11/09 23:53:11   1232s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/09 23:53:11   1232s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/09 23:53:11   1232s] 
[11/09 23:53:11   1232s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2049.0M) ***
[11/09 23:53:11   1232s] 
[11/09 23:53:11   1232s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.23637.2
[11/09 23:53:11   1232s] Total-nets :: 4, Stn-nets :: 4, ratio :: 100 %, Total-len 0, Stn-len 0
[11/09 23:53:11   1232s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2029.9M, EPOCH TIME: 1699573991.231401
[11/09 23:53:11   1232s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:1989.9M, EPOCH TIME: 1699573991.237117
[11/09 23:53:11   1232s] TotalInstCnt at PhyDesignMc Destruction: 0
[11/09 23:53:11   1232s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23637.6
[11/09 23:53:11   1232s] *** TnsOpt #1 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:20:32.9/2:14:34.4 (0.2), mem = 1989.9M
[11/09 23:53:11   1232s] 
[11/09 23:53:11   1232s] =============================================================================================
[11/09 23:53:11   1232s]  Step TAT Report for TnsOpt #1                                                  21.12-s106_1
[11/09 23:53:11   1232s] =============================================================================================
[11/09 23:53:11   1232s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:53:11   1232s] ---------------------------------------------------------------------------------------------
[11/09 23:53:11   1232s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:11   1232s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  54.3 % )     0:00:00.6 /  0:00:00.6    1.0
[11/09 23:53:11   1232s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:11   1232s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/09 23:53:11   1232s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.4 % )     0:00:00.6 /  0:00:00.7    1.0
[11/09 23:53:11   1232s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:11   1232s] [ TransformInit          ]      1   0:00:00.2  (  22.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 23:53:11   1232s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:11   1232s] [ MISC                   ]          0:00:00.2  (  14.0 % )     0:00:00.2 /  0:00:00.1    1.0
[11/09 23:53:11   1232s] ---------------------------------------------------------------------------------------------
[11/09 23:53:11   1232s]  TnsOpt #1 TOTAL                    0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[11/09 23:53:11   1232s] ---------------------------------------------------------------------------------------------
[11/09 23:53:11   1232s] 
[11/09 23:53:11   1232s] End: GigaOpt Optimization in TNS mode
[11/09 23:53:11   1232s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/09 23:53:11   1232s] Info: 4 io nets excluded
[11/09 23:53:11   1232s] Info: 1 clock net  excluded from IPO operation.
[11/09 23:53:11   1232s] ### Creating LA Mngr. totSessionCpu=0:20:33 mem=1989.9M
[11/09 23:53:11   1232s] ### Creating LA Mngr, finished. totSessionCpu=0:20:33 mem=1989.9M
[11/09 23:53:11   1232s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/09 23:53:11   1232s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 23:53:11   1232s] ### Creating PhyDesignMc. totSessionCpu=0:20:33 mem=2047.1M
[11/09 23:53:11   1232s] OPERPROF: Starting DPlace-Init at level 1, MEM:2047.1M, EPOCH TIME: 1699573991.246198
[11/09 23:53:11   1232s] z: 2, totalTracks: 1
[11/09 23:53:11   1232s] z: 4, totalTracks: 1
[11/09 23:53:11   1232s] z: 6, totalTracks: 1
[11/09 23:53:11   1232s] z: 8, totalTracks: 1
[11/09 23:53:11   1232s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/09 23:53:11   1232s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2047.1M, EPOCH TIME: 1699573991.250533
[11/09 23:53:11   1232s] 
[11/09 23:53:11   1232s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 23:53:11   1232s] OPERPROF:     Starting CMU at level 3, MEM:2047.1M, EPOCH TIME: 1699573991.282426
[11/09 23:53:11   1232s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2047.1M, EPOCH TIME: 1699573991.282904
[11/09 23:53:11   1232s] 
[11/09 23:53:11   1232s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 23:53:11   1232s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2047.1M, EPOCH TIME: 1699573991.283227
[11/09 23:53:11   1232s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2047.1M, EPOCH TIME: 1699573991.283331
[11/09 23:53:11   1232s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2047.1M, EPOCH TIME: 1699573991.283430
[11/09 23:53:11   1232s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2047.1MB).
[11/09 23:53:11   1232s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.037, MEM:2047.1M, EPOCH TIME: 1699573991.283625
[11/09 23:53:11   1232s] TotalInstCnt at PhyDesignMc Initialization: 0
[11/09 23:53:11   1232s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:33 mem=2047.1M
[11/09 23:53:11   1232s] Begin: Area Reclaim Optimization
[11/09 23:53:11   1232s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:20:32.9/2:14:34.5 (0.2), mem = 2047.1M
[11/09 23:53:11   1232s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23637.7
[11/09 23:53:11   1232s] ### Creating RouteCongInterface, started
[11/09 23:53:11   1232s] 
[11/09 23:53:11   1232s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/09 23:53:11   1232s] 
[11/09 23:53:11   1232s] #optDebug: {0, 1.000}
[11/09 23:53:11   1232s] ### Creating RouteCongInterface, finished
[11/09 23:53:11   1232s] {MG  {8 0 18 0.433872}  {10 0 39.9 0.958048} }
[11/09 23:53:11   1232s] ### Creating LA Mngr. totSessionCpu=0:20:33 mem=2047.1M
[11/09 23:53:11   1232s] ### Creating LA Mngr, finished. totSessionCpu=0:20:33 mem=2047.1M
[11/09 23:53:11   1233s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2047.1M, EPOCH TIME: 1699573991.487858
[11/09 23:53:11   1233s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2047.1M, EPOCH TIME: 1699573991.488135
[11/09 23:53:11   1233s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.00
[11/09 23:53:11   1233s] +---------+---------+--------+--------+------------+--------+
[11/09 23:53:11   1233s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 23:53:11   1233s] +---------+---------+--------+--------+------------+--------+
[11/09 23:53:11   1233s] |    0.00%|        -|   0.000|   0.000|   0:00:00.0| 2047.1M|
[11/09 23:53:11   1233s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[11/09 23:53:11   1233s] |    0.00%|        0|   0.000|   0.000|   0:00:00.0| 2047.1M|
[11/09 23:53:11   1233s] |    0.00%|        0|   0.000|   0.000|   0:00:00.0| 2047.1M|
[11/09 23:53:11   1233s] |    0.00%|        0|   0.000|   0.000|   0:00:00.0| 2047.1M|
[11/09 23:53:11   1233s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[11/09 23:53:11   1233s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[11/09 23:53:11   1233s] |    0.00%|        0|   0.000|   0.000|   0:00:00.0| 2047.1M|
[11/09 23:53:11   1233s] +---------+---------+--------+--------+------------+--------+
[11/09 23:53:11   1233s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.00
[11/09 23:53:11   1233s] 
[11/09 23:53:11   1233s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/09 23:53:11   1233s] --------------------------------------------------------------
[11/09 23:53:11   1233s] |                                   | Total     | Sequential |
[11/09 23:53:11   1233s] --------------------------------------------------------------
[11/09 23:53:11   1233s] | Num insts resized                 |       0  |       0    |
[11/09 23:53:11   1233s] | Num insts undone                  |       0  |       0    |
[11/09 23:53:11   1233s] | Num insts Downsized               |       0  |       0    |
[11/09 23:53:11   1233s] | Num insts Samesized               |       0  |       0    |
[11/09 23:53:11   1233s] | Num insts Upsized                 |       0  |       0    |
[11/09 23:53:11   1233s] | Num multiple commits+uncommits    |       0  |       -    |
[11/09 23:53:11   1233s] --------------------------------------------------------------
[11/09 23:53:11   1233s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[11/09 23:53:11   1233s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2047.1M, EPOCH TIME: 1699573991.497569
[11/09 23:53:11   1233s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:2047.1M, EPOCH TIME: 1699573991.502769
[11/09 23:53:11   1233s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2047.1M, EPOCH TIME: 1699573991.503946
[11/09 23:53:11   1233s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2047.1M, EPOCH TIME: 1699573991.504146
[11/09 23:53:11   1233s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2047.1M, EPOCH TIME: 1699573991.507940
[11/09 23:53:11   1233s] OPERPROF:       Starting CMU at level 4, MEM:2047.1M, EPOCH TIME: 1699573991.539061
[11/09 23:53:11   1233s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2047.1M, EPOCH TIME: 1699573991.539636
[11/09 23:53:11   1233s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:2047.1M, EPOCH TIME: 1699573991.539927
[11/09 23:53:11   1233s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2047.1M, EPOCH TIME: 1699573991.540026
[11/09 23:53:11   1233s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2047.1M, EPOCH TIME: 1699573991.540124
[11/09 23:53:11   1233s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2047.1M, EPOCH TIME: 1699573991.540249
[11/09 23:53:11   1233s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2047.1M, EPOCH TIME: 1699573991.540408
[11/09 23:53:11   1233s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.036, MEM:2047.1M, EPOCH TIME: 1699573991.540582
[11/09 23:53:11   1233s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.037, MEM:2047.1M, EPOCH TIME: 1699573991.540665
[11/09 23:53:11   1233s] TDRefine: refinePlace mode is spiral
[11/09 23:53:11   1233s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23637.2
[11/09 23:53:11   1233s] OPERPROF: Starting RefinePlace at level 1, MEM:2047.1M, EPOCH TIME: 1699573991.540790
[11/09 23:53:11   1233s] *** Starting refinePlace (0:20:33 mem=2047.1M) ***
[11/09 23:53:11   1233s] Total net bbox length = 0.000e+00 (0.000e+00 0.000e+00) (ext = 0.000e+00)
[11/09 23:53:11   1233s] 
[11/09 23:53:11   1233s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 23:53:11   1233s] **WARN: (IMPSP-2022):	No instances to legalize in design.
[11/09 23:53:11   1233s] Type 'man IMPSP-2022' for more detail.
[11/09 23:53:11   1233s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 23:53:11   1233s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/09 23:53:11   1233s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/09 23:53:11   1233s] Total net bbox length = 0.000e+00 (0.000e+00 0.000e+00) (ext = 0.000e+00)
[11/09 23:53:11   1233s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2047.1MB
[11/09 23:53:11   1233s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2047.1MB) @(0:20:33 - 0:20:33).
[11/09 23:53:11   1233s] *** Finished refinePlace (0:20:33 mem=2047.1M) ***
[11/09 23:53:11   1233s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23637.2
[11/09 23:53:11   1233s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.005, MEM:2047.1M, EPOCH TIME: 1699573991.545398
[11/09 23:53:11   1233s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2047.1M, EPOCH TIME: 1699573991.549518
[11/09 23:53:11   1233s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:2047.1M, EPOCH TIME: 1699573991.554401
[11/09 23:53:11   1233s] *** maximum move = 20.18 um ***
[11/09 23:53:11   1233s] *** Finished re-routing un-routed nets (2047.1M) ***
[11/09 23:53:11   1233s] **ERROR: (IMPESI-2221):	No driver pad_rx/PAD is found in the delay stage for net rx.
**ERROR: (IMPESI-2221):	No driver pad_nrst/PAD is found in the delay stage for net reset_n.
[11/09 23:53:11   1233s] OPERPROF: Starting DPlace-Init at level 1, MEM:2070.7M, EPOCH TIME: 1699573991.560256
[11/09 23:53:11   1233s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2070.7M, EPOCH TIME: 1699573991.564529
[11/09 23:53:11   1233s] OPERPROF:     Starting CMU at level 3, MEM:2070.7M, EPOCH TIME: 1699573991.595244
[11/09 23:53:11   1233s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2070.7M, EPOCH TIME: 1699573991.595754
[11/09 23:53:11   1233s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:2070.7M, EPOCH TIME: 1699573991.596043
[11/09 23:53:11   1233s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2070.7M, EPOCH TIME: 1699573991.596145
[11/09 23:53:11   1233s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2070.7M, EPOCH TIME: 1699573991.596306
[11/09 23:53:11   1233s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2070.7M, EPOCH TIME: 1699573991.596413
[11/09 23:53:11   1233s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2070.7M, EPOCH TIME: 1699573991.596568
[11/09 23:53:11   1233s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.036, MEM:2070.7M, EPOCH TIME: 1699573991.596749
[11/09 23:53:11   1233s] 
[11/09 23:53:11   1233s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2070.7M) ***
[11/09 23:53:11   1233s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23637.7
[11/09 23:53:11   1233s] *** AreaOpt #2 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:20:33.2/2:14:34.8 (0.2), mem = 2070.7M
[11/09 23:53:11   1233s] 
[11/09 23:53:11   1233s] =============================================================================================
[11/09 23:53:11   1233s]  Step TAT Report for AreaOpt #2                                                 21.12-s106_1
[11/09 23:53:11   1233s] =============================================================================================
[11/09 23:53:11   1233s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:53:11   1233s] ---------------------------------------------------------------------------------------------
[11/09 23:53:11   1233s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:11   1233s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:11   1233s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  17.0 % )     0:00:00.1 /  0:00:00.0    0.9
[11/09 23:53:11   1233s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:11   1233s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:11   1233s] [ RefinePlace            ]      1   0:00:00.1  (  33.9 % )     0:00:00.1 /  0:00:00.1    0.9
[11/09 23:53:11   1233s] [ MISC                   ]          0:00:00.2  (  48.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 23:53:11   1233s] ---------------------------------------------------------------------------------------------
[11/09 23:53:11   1233s]  AreaOpt #2 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/09 23:53:11   1233s] ---------------------------------------------------------------------------------------------
[11/09 23:53:11   1233s] 
[11/09 23:53:11   1233s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2051.7M, EPOCH TIME: 1699573991.604798
[11/09 23:53:11   1233s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:1990.7M, EPOCH TIME: 1699573991.609976
[11/09 23:53:11   1233s] TotalInstCnt at PhyDesignMc Destruction: 0
[11/09 23:53:11   1233s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1990.66M, totSessionCpu=0:20:33).
[11/09 23:53:11   1233s] Deleting Lib Analyzer.
[11/09 23:53:11   1233s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/09 23:53:11   1233s] #################################################################################
[11/09 23:53:11   1233s] # Design Stage: PreRoute
[11/09 23:53:11   1233s] # Design Name: risc_v_Pad_Frame
[11/09 23:53:11   1233s] # Design Mode: 90nm
[11/09 23:53:11   1233s] # Analysis Mode: MMMC Non-OCV 
[11/09 23:53:11   1233s] # Parasitics Mode: No SPEF/RCDB 
[11/09 23:53:11   1233s] # Signoff Settings: SI Off 
[11/09 23:53:11   1233s] #################################################################################
[11/09 23:53:11   1233s] Calculate delays in Single mode...
[11/09 23:53:11   1233s] Calculate delays in Single mode...
[11/09 23:53:11   1233s] Topological Sorting (REAL = 0:00:00.0, MEM = 1979.1M, InitMEM = 1979.1M)
[11/09 23:53:11   1233s] Start delay calculation (fullDC) (1 T). (MEM=1979.05)
[11/09 23:53:11   1233s] End AAE Lib Interpolated Model. (MEM=1990.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 23:53:11   1233s] Total number of fetched objects 10
[11/09 23:53:11   1233s] Total number of fetched objects 10
[11/09 23:53:11   1233s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 23:53:11   1233s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 23:53:11   1233s] End delay calculation. (MEM=2007.09 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 23:53:11   1233s] End delay calculation (fullDC). (MEM=2007.09 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 23:53:11   1233s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2007.1M) ***
[11/09 23:53:11   1233s] Begin: GigaOpt postEco DRV Optimization
[11/09 23:53:11   1233s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[11/09 23:53:11   1233s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:20:33.4/2:14:35.0 (0.2), mem = 2007.1M
[11/09 23:53:11   1233s] Info: 4 io nets excluded
[11/09 23:53:11   1233s] Info: 1 clock net  excluded from IPO operation.
[11/09 23:53:11   1233s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23637.8
[11/09 23:53:11   1233s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 23:53:11   1233s] ### Creating PhyDesignMc. totSessionCpu=0:20:33 mem=2007.1M
[11/09 23:53:11   1233s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/09 23:53:11   1233s] OPERPROF: Starting DPlace-Init at level 1, MEM:2007.1M, EPOCH TIME: 1699573991.790920
[11/09 23:53:11   1233s] z: 2, totalTracks: 1
[11/09 23:53:11   1233s] z: 4, totalTracks: 1
[11/09 23:53:11   1233s] z: 6, totalTracks: 1
[11/09 23:53:11   1233s] z: 8, totalTracks: 1
[11/09 23:53:11   1233s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[11/09 23:53:11   1233s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2007.1M, EPOCH TIME: 1699573991.795452
[11/09 23:53:11   1233s] 
[11/09 23:53:11   1233s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 23:53:11   1233s] OPERPROF:     Starting CMU at level 3, MEM:2007.1M, EPOCH TIME: 1699573991.826980
[11/09 23:53:11   1233s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2007.1M, EPOCH TIME: 1699573991.827529
[11/09 23:53:11   1233s] 
[11/09 23:53:11   1233s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 23:53:11   1233s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:2007.1M, EPOCH TIME: 1699573991.827835
[11/09 23:53:11   1233s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2007.1M, EPOCH TIME: 1699573991.827941
[11/09 23:53:11   1233s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2007.1M, EPOCH TIME: 1699573991.828041
[11/09 23:53:11   1233s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2007.1MB).
[11/09 23:53:11   1233s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.037, MEM:2007.1M, EPOCH TIME: 1699573991.828262
[11/09 23:53:11   1233s] TotalInstCnt at PhyDesignMc Initialization: 0
[11/09 23:53:11   1233s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:33 mem=2007.1M
[11/09 23:53:11   1233s] ### Creating RouteCongInterface, started
[11/09 23:53:11   1233s] 
[11/09 23:53:11   1233s] Creating Lib Analyzer ...
[11/09 23:53:11   1233s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/09 23:53:11   1233s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/09 23:53:11   1233s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 23:53:11   1233s] 
[11/09 23:53:11   1233s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/09 23:53:12   1234s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:34 mem=2023.1M
[11/09 23:53:12   1234s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:34 mem=2023.1M
[11/09 23:53:12   1234s] Creating Lib Analyzer, finished. 
[11/09 23:53:12   1234s] 
[11/09 23:53:12   1234s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[11/09 23:53:12   1234s] 
[11/09 23:53:12   1234s] #optDebug: {0, 1.000}
[11/09 23:53:12   1234s] ### Creating RouteCongInterface, finished
[11/09 23:53:12   1234s] {MG  {8 0 18 0.433872}  {10 0 39.9 0.958048} }
[11/09 23:53:12   1234s] ### Creating LA Mngr. totSessionCpu=0:20:34 mem=2023.1M
[11/09 23:53:12   1234s] ### Creating LA Mngr, finished. totSessionCpu=0:20:34 mem=2023.1M
[11/09 23:53:12   1234s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2042.2M, EPOCH TIME: 1699573992.578198
[11/09 23:53:12   1234s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2042.2M, EPOCH TIME: 1699573992.578483
[11/09 23:53:12   1234s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 23:53:12   1234s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/09 23:53:12   1234s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 23:53:12   1234s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/09 23:53:12   1234s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 23:53:12   1234s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 23:53:12   1234s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  0.00%|          |         |
[11/09 23:53:12   1234s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 23:53:12   1234s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  0.00%| 0:00:00.0|  2058.2M|
[11/09 23:53:12   1234s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 23:53:12   1234s] 
[11/09 23:53:12   1234s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2058.2M) ***
[11/09 23:53:12   1234s] 
[11/09 23:53:12   1234s] Total-nets :: 4, Stn-nets :: 4, ratio :: 100 %, Total-len 644.273, Stn-len 644.273
[11/09 23:53:12   1234s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2039.1M, EPOCH TIME: 1699573992.583421
[11/09 23:53:12   1234s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:1981.1M, EPOCH TIME: 1699573992.590349
[11/09 23:53:12   1234s] TotalInstCnt at PhyDesignMc Destruction: 0
[11/09 23:53:12   1234s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23637.8
[11/09 23:53:12   1234s] *** DrvOpt #1 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:20:34.2/2:14:35.8 (0.2), mem = 1981.1M
[11/09 23:53:12   1234s] 
[11/09 23:53:12   1234s] =============================================================================================
[11/09 23:53:12   1234s]  Step TAT Report for DrvOpt #1                                                  21.12-s106_1
[11/09 23:53:12   1234s] =============================================================================================
[11/09 23:53:12   1234s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:53:12   1234s] ---------------------------------------------------------------------------------------------
[11/09 23:53:12   1234s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:12   1234s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  74.2 % )     0:00:00.6 /  0:00:00.6    1.0
[11/09 23:53:12   1234s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:12   1234s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.4 % )     0:00:00.0 /  0:00:00.0    0.9
[11/09 23:53:12   1234s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   7.2 % )     0:00:00.7 /  0:00:00.7    1.0
[11/09 23:53:12   1234s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:12   1234s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:12   1234s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:12   1234s] [ MISC                   ]          0:00:00.1  (  12.9 % )     0:00:00.1 /  0:00:00.1    1.0
[11/09 23:53:12   1234s] ---------------------------------------------------------------------------------------------
[11/09 23:53:12   1234s]  DrvOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[11/09 23:53:12   1234s] ---------------------------------------------------------------------------------------------
[11/09 23:53:12   1234s] 
[11/09 23:53:12   1234s] End: GigaOpt postEco DRV Optimization
[11/09 23:53:12   1234s] **INFO: Skipping refine place as no non-legal commits were detected
[11/09 23:53:12   1234s] GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
[11/09 23:53:12   1234s] GigaOpt: Skipping nonLegal postEco optimization
[11/09 23:53:12   1234s] Design TNS changes after trial route: 0.000 -> 0.000
[11/09 23:53:12   1234s] GigaOpt: Skipping post-eco TNS optimization
[11/09 23:53:12   1234s] VT info 11.992853621 9
[11/09 23:53:12   1234s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[11/09 23:53:12   1234s] Register exp ratio and priority group on 0 nets on 7 nets : 
[11/09 23:53:12   1234s] 
[11/09 23:53:12   1234s] Active setup views:
[11/09 23:53:12   1234s]  AnalysisView_BC
[11/09 23:53:12   1234s]   Dominating endpoints: 0
[11/09 23:53:12   1234s]   Dominating TNS: -0.000
[11/09 23:53:12   1234s] 
[11/09 23:53:12   1234s] Extraction called for design 'risc_v_Pad_Frame' of instances=24 and nets=1136 using extraction engine 'preRoute' .
[11/09 23:53:12   1234s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 23:53:12   1234s] Type 'man IMPEXT-3530' for more detail.
[11/09 23:53:12   1234s] PreRoute RC Extraction called for design risc_v_Pad_Frame.
[11/09 23:53:12   1234s] RC Extraction called in multi-corner(2) mode.
[11/09 23:53:12   1234s] RCMode: PreRoute
[11/09 23:53:12   1234s]       RC Corner Indexes            0       1   
[11/09 23:53:12   1234s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/09 23:53:12   1234s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/09 23:53:12   1234s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/09 23:53:12   1234s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/09 23:53:12   1234s] Shrink Factor                : 1.00000
[11/09 23:53:12   1234s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 23:53:12   1234s] Using Quantus QRC technology file ...
[11/09 23:53:12   1234s] RC Grid backup saved.
[11/09 23:53:12   1234s] 
[11/09 23:53:12   1234s] Trim Metal Layers:
[11/09 23:53:12   1234s] LayerId::1 widthSet size::1
[11/09 23:53:12   1234s] LayerId::2 widthSet size::1
[11/09 23:53:12   1234s] LayerId::3 widthSet size::1
[11/09 23:53:12   1234s] LayerId::4 widthSet size::1
[11/09 23:53:12   1234s] LayerId::5 widthSet size::1
[11/09 23:53:12   1234s] LayerId::6 widthSet size::1
[11/09 23:53:12   1234s] LayerId::7 widthSet size::1
[11/09 23:53:12   1234s] LayerId::8 widthSet size::1
[11/09 23:53:12   1234s] LayerId::9 widthSet size::1
[11/09 23:53:12   1234s] LayerId::10 widthSet size::1
[11/09 23:53:12   1234s] LayerId::11 widthSet size::1
[11/09 23:53:12   1234s] Skipped RC grid update for preRoute extraction.
[11/09 23:53:12   1234s] eee: pegSigSF::1.070000
[11/09 23:53:12   1234s] Initializing multi-corner resistance tables ...
[11/09 23:53:12   1234s] eee: l::1 avDens::0.086746 usedTrk::2240.649992 availTrk::25830.000000 sigTrk::2240.649992
[11/09 23:53:12   1234s] eee: l::2 avDens::0.037360 usedTrk::747.738306 availTrk::20014.354337 sigTrk::747.738306
[11/09 23:53:12   1234s] eee: l::3 avDens::0.027009 usedTrk::317.533918 availTrk::11756.688761 sigTrk::317.533918
[11/09 23:53:12   1234s] eee: l::4 avDens::0.006603 usedTrk::16.948538 availTrk::2566.800385 sigTrk::16.948538
[11/09 23:53:12   1234s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:12   1234s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:12   1234s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:12   1234s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:12   1234s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:12   1234s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:12   1234s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:12   1234s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/09 23:53:12   1234s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.304029 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.804300 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[11/09 23:53:12   1234s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1967.641M)
[11/09 23:53:12   1234s] Skewing Data Summary (End_of_FINAL)
[11/09 23:53:12   1234s] --------------------------------------------------
[11/09 23:53:12   1234s]  Total skewed count:0
[11/09 23:53:12   1234s] --------------------------------------------------
[11/09 23:53:12   1234s] Starting delay calculation for Setup views
[11/09 23:53:12   1234s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/09 23:53:12   1234s] #################################################################################
[11/09 23:53:12   1234s] # Design Stage: PreRoute
[11/09 23:53:12   1234s] # Design Name: risc_v_Pad_Frame
[11/09 23:53:12   1234s] # Design Mode: 90nm
[11/09 23:53:12   1234s] # Analysis Mode: MMMC Non-OCV 
[11/09 23:53:12   1234s] # Parasitics Mode: No SPEF/RCDB 
[11/09 23:53:12   1234s] # Signoff Settings: SI Off 
[11/09 23:53:12   1234s] #################################################################################
[11/09 23:53:12   1234s] Calculate delays in Single mode...
[11/09 23:53:12   1234s] Calculate delays in Single mode...
[11/09 23:53:12   1234s] Topological Sorting (REAL = 0:00:00.0, MEM = 1967.6M, InitMEM = 1967.6M)
[11/09 23:53:12   1234s] Start delay calculation (fullDC) (1 T). (MEM=1967.65)
[11/09 23:53:12   1234s] End AAE Lib Interpolated Model. (MEM=1979.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 23:53:12   1234s] Total number of fetched objects 10
[11/09 23:53:12   1234s] Total number of fetched objects 10
[11/09 23:53:12   1234s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 23:53:12   1234s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 23:53:12   1234s] End delay calculation. (MEM=1994.95 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 23:53:12   1234s] End delay calculation (fullDC). (MEM=1994.95 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 23:53:12   1234s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1994.9M) ***
[11/09 23:53:12   1234s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:20:34 mem=1994.9M)
[11/09 23:53:12   1234s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/09 23:53:12   1234s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/09 23:53:12   1234s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1994.95 MB )
[11/09 23:53:12   1234s] (I)      ==================== Layers =====================
[11/09 23:53:12   1234s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 23:53:12   1234s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 23:53:12   1234s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 23:53:12   1234s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/09 23:53:12   1234s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/09 23:53:12   1234s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/09 23:53:12   1234s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/09 23:53:12   1234s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/09 23:53:12   1234s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/09 23:53:12   1234s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/09 23:53:12   1234s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/09 23:53:12   1234s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/09 23:53:12   1234s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/09 23:53:12   1234s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/09 23:53:12   1234s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/09 23:53:12   1234s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/09 23:53:12   1234s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/09 23:53:12   1234s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/09 23:53:12   1234s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/09 23:53:12   1234s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/09 23:53:12   1234s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/09 23:53:12   1234s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/09 23:53:12   1234s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/09 23:53:12   1234s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/09 23:53:12   1234s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/09 23:53:12   1234s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 23:53:12   1234s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/09 23:53:12   1234s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/09 23:53:12   1234s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/09 23:53:12   1234s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/09 23:53:12   1234s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/09 23:53:12   1234s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/09 23:53:12   1234s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/09 23:53:12   1234s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/09 23:53:12   1234s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/09 23:53:12   1234s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/09 23:53:12   1234s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/09 23:53:12   1234s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/09 23:53:12   1234s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/09 23:53:12   1234s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/09 23:53:12   1234s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 23:53:12   1234s] (I)      Started Import and model ( Curr Mem: 1994.95 MB )
[11/09 23:53:12   1234s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/09 23:53:12   1234s] (I)      == Non-default Options ==
[11/09 23:53:12   1234s] (I)      Build term to term wires                           : false
[11/09 23:53:12   1234s] (I)      Maximum routing layer                              : 11
[11/09 23:53:12   1234s] (I)      Minimum routing layer                              : 1
[11/09 23:53:12   1234s] (I)      Number of threads                                  : 1
[11/09 23:53:12   1234s] (I)      Method to set GCell size                           : row
[11/09 23:53:12   1234s] (I)      Counted 1543 PG shapes. We will not process PG shapes layer by layer.
[11/09 23:53:12   1234s] (I)      Use row-based GCell size
[11/09 23:53:12   1234s] (I)      Use row-based GCell align
[11/09 23:53:12   1234s] (I)      layer 0 area = 80000
[11/09 23:53:12   1234s] (I)      layer 1 area = 80000
[11/09 23:53:12   1234s] (I)      layer 2 area = 80000
[11/09 23:53:12   1234s] (I)      layer 3 area = 80000
[11/09 23:53:12   1234s] (I)      layer 4 area = 80000
[11/09 23:53:12   1234s] (I)      layer 5 area = 80000
[11/09 23:53:12   1234s] (I)      layer 6 area = 80000
[11/09 23:53:12   1234s] (I)      layer 7 area = 80000
[11/09 23:53:12   1234s] (I)      layer 8 area = 80000
[11/09 23:53:12   1234s] (I)      layer 9 area = 400000
[11/09 23:53:12   1234s] (I)      layer 10 area = 400000
[11/09 23:53:12   1234s] (I)      GCell unit size   : 3420
[11/09 23:53:12   1234s] (I)      GCell multiplier  : 1
[11/09 23:53:12   1234s] (I)      GCell row height  : 3420
[11/09 23:53:12   1234s] (I)      Actual row height : 3420
[11/09 23:53:12   1234s] (I)      GCell align ref   : 580000 579880
[11/09 23:53:12   1234s] [NR-eGR] Track table information for default rule: 
[11/09 23:53:12   1234s] [NR-eGR] Metal1 has single uniform track structure
[11/09 23:53:12   1234s] [NR-eGR] Metal2 has single uniform track structure
[11/09 23:53:12   1234s] [NR-eGR] Metal3 has single uniform track structure
[11/09 23:53:12   1234s] [NR-eGR] Metal4 has single uniform track structure
[11/09 23:53:12   1234s] [NR-eGR] Metal5 has single uniform track structure
[11/09 23:53:12   1234s] [NR-eGR] Metal6 has single uniform track structure
[11/09 23:53:12   1234s] [NR-eGR] Metal7 has single uniform track structure
[11/09 23:53:12   1234s] [NR-eGR] Metal8 has single uniform track structure
[11/09 23:53:12   1234s] [NR-eGR] Metal9 has single uniform track structure
[11/09 23:53:12   1234s] [NR-eGR] Metal10 has single uniform track structure
[11/09 23:53:12   1234s] [NR-eGR] Metal11 has single uniform track structure
[11/09 23:53:12   1234s] (I)      ================== Default via ===================
[11/09 23:53:12   1234s] (I)      +----+------------------+------------------------+
[11/09 23:53:12   1234s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[11/09 23:53:12   1234s] (I)      +----+------------------+------------------------+
[11/09 23:53:12   1234s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[11/09 23:53:12   1234s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[11/09 23:53:12   1234s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[11/09 23:53:12   1234s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[11/09 23:53:12   1234s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[11/09 23:53:12   1234s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[11/09 23:53:12   1234s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[11/09 23:53:12   1234s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[11/09 23:53:12   1234s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[11/09 23:53:12   1234s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[11/09 23:53:12   1234s] (I)      +----+------------------+------------------------+
[11/09 23:53:12   1234s] [NR-eGR] Read 2607 PG shapes
[11/09 23:53:12   1234s] [NR-eGR] Read 0 clock shapes
[11/09 23:53:12   1234s] [NR-eGR] Read 0 other shapes
[11/09 23:53:12   1234s] [NR-eGR] #Routing Blockages  : 0
[11/09 23:53:12   1234s] [NR-eGR] #Instance Blockages : 736
[11/09 23:53:12   1234s] [NR-eGR] #PG Blockages       : 2607
[11/09 23:53:12   1234s] [NR-eGR] #Halo Blockages     : 0
[11/09 23:53:12   1234s] [NR-eGR] #Boundary Blockages : 0
[11/09 23:53:12   1234s] [NR-eGR] #Clock Blockages    : 0
[11/09 23:53:12   1234s] [NR-eGR] #Other Blockages    : 0
[11/09 23:53:12   1234s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 23:53:12   1234s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 23:53:12   1234s] [NR-eGR] Read 4 nets ( ignored 0 )
[11/09 23:53:12   1234s] (I)      early_global_route_priority property id does not exist.
[11/09 23:53:12   1234s] (I)      Read Num Blocks=3343  Num Prerouted Wires=0  Num CS=0
[11/09 23:53:12   1234s] (I)      Layer 0 (H) : #blockages 1479 : #preroutes 0
[11/09 23:53:12   1234s] (I)      Layer 1 (V) : #blockages 1148 : #preroutes 0
[11/09 23:53:12   1234s] (I)      Layer 2 (H) : #blockages 72 : #preroutes 0
[11/09 23:53:12   1234s] (I)      Layer 3 (V) : #blockages 472 : #preroutes 0
[11/09 23:53:12   1234s] (I)      Layer 4 (H) : #blockages 24 : #preroutes 0
[11/09 23:53:12   1234s] (I)      Layer 5 (V) : #blockages 24 : #preroutes 0
[11/09 23:53:12   1234s] (I)      Layer 6 (H) : #blockages 24 : #preroutes 0
[11/09 23:53:12   1234s] (I)      Layer 7 (V) : #blockages 24 : #preroutes 0
[11/09 23:53:12   1234s] (I)      Layer 8 (H) : #blockages 24 : #preroutes 0
[11/09 23:53:12   1234s] (I)      Layer 9 (V) : #blockages 24 : #preroutes 0
[11/09 23:53:12   1234s] (I)      Layer 10 (H) : #blockages 28 : #preroutes 0
[11/09 23:53:12   1234s] (I)      Number of ignored nets                =      0
[11/09 23:53:12   1234s] (I)      Number of connected nets              =      0
[11/09 23:53:12   1234s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/09 23:53:12   1234s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/09 23:53:12   1234s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 23:53:12   1234s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 23:53:12   1234s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 23:53:12   1234s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 23:53:12   1234s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 23:53:12   1234s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 23:53:12   1234s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 23:53:12   1234s] (I)      Ndr track 0 does not exist
[11/09 23:53:12   1234s] (I)      ---------------------Grid Graph Info--------------------
[11/09 23:53:12   1234s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/09 23:53:12   1234s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/09 23:53:12   1234s] (I)      Site width          :   400  (dbu)
[11/09 23:53:12   1234s] (I)      Row height          :  3420  (dbu)
[11/09 23:53:13   1234s] (I)      GCell row height    :  3420  (dbu)
[11/09 23:53:13   1234s] (I)      GCell width         :  3420  (dbu)
[11/09 23:53:13   1234s] (I)      GCell height        :  3420  (dbu)
[11/09 23:53:13   1234s] (I)      Grid                :   468   468    11
[11/09 23:53:13   1234s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/09 23:53:13   1234s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/09 23:53:13   1234s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[11/09 23:53:13   1234s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/09 23:53:13   1234s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/09 23:53:13   1234s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/09 23:53:13   1234s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[11/09 23:53:13   1234s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/09 23:53:13   1234s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/09 23:53:13   1234s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/09 23:53:13   1234s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/09 23:53:13   1234s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/09 23:53:13   1234s] (I)      --------------------------------------------------------
[11/09 23:53:13   1234s] 
[11/09 23:53:13   1234s] [NR-eGR] ============ Routing rule table ============
[11/09 23:53:13   1234s] [NR-eGR] Rule id: 0  Nets: 0
[11/09 23:53:13   1234s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 23:53:13   1234s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[11/09 23:53:13   1234s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[11/09 23:53:13   1234s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[11/09 23:53:13   1234s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[11/09 23:53:13   1234s] [NR-eGR] ========================================
[11/09 23:53:13   1234s] [NR-eGR] 
[11/09 23:53:13   1234s] (I)      =============== Blocked Tracks ===============
[11/09 23:53:13   1234s] (I)      +-------+---------+----------+---------------+
[11/09 23:53:13   1234s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 23:53:13   1234s] (I)      +-------+---------+----------+---------------+
[11/09 23:53:13   1234s] (I)      |     1 | 1970748 |  1685413 |        85.52% |
[11/09 23:53:13   1234s] (I)      |     2 | 1872000 |  1572340 |        83.99% |
[11/09 23:53:13   1234s] (I)      |     3 | 1970748 |  1607875 |        81.59% |
[11/09 23:53:13   1234s] (I)      |     4 | 1872000 |  1531864 |        81.83% |
[11/09 23:53:13   1234s] (I)      |     5 | 1970748 |  1607839 |        81.59% |
[11/09 23:53:13   1234s] (I)      |     6 | 1872000 |  1531864 |        81.83% |
[11/09 23:53:13   1234s] (I)      |     7 | 1970748 |  1607839 |        81.59% |
[11/09 23:53:13   1234s] (I)      |     8 | 1872000 |  1531864 |        81.83% |
[11/09 23:53:13   1234s] (I)      |     9 | 1970748 |  1607839 |        81.59% |
[11/09 23:53:13   1234s] (I)      |    10 |  748332 |   612872 |        81.90% |
[11/09 23:53:13   1234s] (I)      |    11 |  788112 |   645606 |        81.92% |
[11/09 23:53:13   1234s] (I)      +-------+---------+----------+---------------+
[11/09 23:53:13   1234s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 1994.95 MB )
[11/09 23:53:13   1234s] [NR-eGR] No Net to Route
[11/09 23:53:13   1234s] (I)      total 2D Cap : 3397823 = (1908766 H, 1489057 V)
[11/09 23:53:13   1234s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/09 23:53:13   1234s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1994.95 MB )
[11/09 23:53:13   1234s] (I)      ====================================== Runtime Summary =======================================
[11/09 23:53:13   1234s] (I)       Step                                         %        Start       Finish      Real       CPU 
[11/09 23:53:13   1234s] (I)      ----------------------------------------------------------------------------------------------
[11/09 23:53:13   1234s] (I)       Early Global Route kernel              100.00%  7278.10 sec  7278.31 sec  0.21 sec  0.21 sec 
[11/09 23:53:13   1234s] (I)       +-Import and model                      59.84%  7278.10 sec  7278.23 sec  0.13 sec  0.12 sec 
[11/09 23:53:13   1234s] (I)       | +-Create place DB                      0.35%  7278.10 sec  7278.10 sec  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)       | | +-Import place data                  0.25%  7278.10 sec  7278.10 sec  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)       | | | +-Read instances and placement     0.04%  7278.10 sec  7278.10 sec  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)       | | | +-Read nets                        0.03%  7278.10 sec  7278.10 sec  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)       | +-Create route DB                     46.82%  7278.10 sec  7278.20 sec  0.10 sec  0.10 sec 
[11/09 23:53:13   1234s] (I)       | | +-Import route data (1T)            46.58%  7278.10 sec  7278.20 sec  0.10 sec  0.10 sec 
[11/09 23:53:13   1234s] (I)       | | | +-Read blockages ( Layer 1-11 )    0.85%  7278.11 sec  7278.11 sec  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)       | | | | +-Read routing blockages         0.00%  7278.11 sec  7278.11 sec  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)       | | | | +-Read instance blockages        0.05%  7278.11 sec  7278.11 sec  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)       | | | | +-Read PG blockages              0.05%  7278.11 sec  7278.11 sec  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)       | | | | +-Read clock blockages           0.02%  7278.11 sec  7278.11 sec  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)       | | | | +-Read other blockages           0.02%  7278.11 sec  7278.11 sec  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)       | | | | +-Read halo blockages            0.00%  7278.11 sec  7278.11 sec  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)       | | | | +-Read boundary cut boxes        0.00%  7278.11 sec  7278.11 sec  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)       | | | +-Read blackboxes                  0.01%  7278.11 sec  7278.11 sec  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)       | | | +-Read prerouted                   0.03%  7278.11 sec  7278.11 sec  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)       | | | +-Read unlegalized nets            0.00%  7278.11 sec  7278.11 sec  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)       | | | +-Read nets                        0.02%  7278.11 sec  7278.11 sec  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)       | | | +-Set up via pillars               0.00%  7278.11 sec  7278.11 sec  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)       | | | +-Initialize 3D grid graph         3.24%  7278.11 sec  7278.12 sec  0.01 sec  0.01 sec 
[11/09 23:53:13   1234s] (I)       | | | +-Model blockage capacity         40.49%  7278.12 sec  7278.20 sec  0.09 sec  0.09 sec 
[11/09 23:53:13   1234s] (I)       | | | | +-Initialize 3D capacity        34.81%  7278.12 sec  7278.19 sec  0.07 sec  0.07 sec 
[11/09 23:53:13   1234s] (I)       | +-Read aux data                        0.00%  7278.20 sec  7278.20 sec  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)       | +-Others data preparation              0.41%  7278.20 sec  7278.20 sec  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)       | +-Create route kernel                 11.71%  7278.20 sec  7278.23 sec  0.02 sec  0.02 sec 
[11/09 23:53:13   1234s] (I)       +-Export 3D cong map                    36.60%  7278.23 sec  7278.31 sec  0.08 sec  0.08 sec 
[11/09 23:53:13   1234s] (I)       | +-Export 2D cong map                   3.13%  7278.30 sec  7278.31 sec  0.01 sec  0.01 sec 
[11/09 23:53:13   1234s] (I)      ===================== Summary by functions =====================
[11/09 23:53:13   1234s] (I)       Lv  Step                                 %      Real       CPU 
[11/09 23:53:13   1234s] (I)      ----------------------------------------------------------------
[11/09 23:53:13   1234s] (I)        0  Early Global Route kernel      100.00%  0.21 sec  0.21 sec 
[11/09 23:53:13   1234s] (I)        1  Import and model                59.84%  0.13 sec  0.12 sec 
[11/09 23:53:13   1234s] (I)        1  Export 3D cong map              36.60%  0.08 sec  0.08 sec 
[11/09 23:53:13   1234s] (I)        2  Create route DB                 46.82%  0.10 sec  0.10 sec 
[11/09 23:53:13   1234s] (I)        2  Create route kernel             11.71%  0.02 sec  0.02 sec 
[11/09 23:53:13   1234s] (I)        2  Export 2D cong map               3.13%  0.01 sec  0.01 sec 
[11/09 23:53:13   1234s] (I)        2  Others data preparation          0.41%  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)        2  Create place DB                  0.35%  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)        3  Import route data (1T)          46.58%  0.10 sec  0.10 sec 
[11/09 23:53:13   1234s] (I)        3  Import place data                0.25%  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)        4  Model blockage capacity         40.49%  0.09 sec  0.09 sec 
[11/09 23:53:13   1234s] (I)        4  Initialize 3D grid graph         3.24%  0.01 sec  0.01 sec 
[11/09 23:53:13   1234s] (I)        4  Read blockages ( Layer 1-11 )    0.85%  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)        4  Read nets                        0.05%  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)        4  Read instances and placement     0.04%  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)        4  Read prerouted                   0.03%  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)        4  Read unlegalized nets            0.00%  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)        5  Initialize 3D capacity          34.81%  0.07 sec  0.07 sec 
[11/09 23:53:13   1234s] (I)        5  Read instance blockages          0.05%  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)        5  Read PG blockages                0.05%  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[11/09 23:53:13   1234s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/09 23:53:13   1234s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/09 23:53:13   1234s] OPERPROF: Starting HotSpotCal at level 1, MEM:1994.9M, EPOCH TIME: 1699573993.091338
[11/09 23:53:13   1234s] [hotspot] +------------+---------------+---------------+
[11/09 23:53:13   1234s] [hotspot] |            |   max hotspot | total hotspot |
[11/09 23:53:13   1234s] [hotspot] +------------+---------------+---------------+
[11/09 23:53:13   1234s] [hotspot] | normalized |          0.00 |          0.00 |
[11/09 23:53:13   1234s] [hotspot] +------------+---------------+---------------+
[11/09 23:53:13   1234s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/09 23:53:13   1234s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/09 23:53:13   1234s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.008, MEM:1994.9M, EPOCH TIME: 1699573993.099521
[11/09 23:53:13   1234s] [hotspot] Hotspot report including placement blocked areas
[11/09 23:53:13   1234s] OPERPROF: Starting HotSpotCal at level 1, MEM:1994.9M, EPOCH TIME: 1699573993.099865
[11/09 23:53:13   1234s] [hotspot] +------------+---------------+---------------+
[11/09 23:53:13   1234s] [hotspot] |            |   max hotspot | total hotspot |
[11/09 23:53:13   1234s] [hotspot] +------------+---------------+---------------+
[11/09 23:53:13   1234s] [hotspot] | normalized |          0.00 |          0.00 |
[11/09 23:53:13   1234s] [hotspot] +------------+---------------+---------------+
[11/09 23:53:13   1234s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/09 23:53:13   1234s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/09 23:53:13   1234s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.007, MEM:1994.9M, EPOCH TIME: 1699573993.107218
[11/09 23:53:13   1234s] Reported timing to dir ./timingReports
[11/09 23:53:13   1234s] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1651.5M, totSessionCpu=0:20:35 **
[11/09 23:53:13   1234s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1953.9M, EPOCH TIME: 1699573993.116137
[11/09 23:53:13   1234s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.032, MEM:1953.9M, EPOCH TIME: 1699573993.147852
[11/09 23:53:14   1234s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.000%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1652.1M, totSessionCpu=0:20:35 **
[11/09 23:53:14   1234s] 
[11/09 23:53:14   1234s] TimeStamp Deleting Cell Server Begin ...
[11/09 23:53:14   1234s] Deleting Lib Analyzer.
[11/09 23:53:14   1234s] 
[11/09 23:53:14   1234s] TimeStamp Deleting Cell Server End ...
[11/09 23:53:14   1234s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/09 23:53:14   1234s] Type 'man IMPOPT-3195' for more detail.
[11/09 23:53:14   1234s] *** Finished optDesign ***
[11/09 23:53:14   1234s] 
[11/09 23:53:14   1234s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:18.2 real=0:00:19.7)
[11/09 23:53:14   1234s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.1 real=0:00:02.1)
[11/09 23:53:14   1234s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[11/09 23:53:14   1234s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.3 real=0:00:01.3)
[11/09 23:53:14   1234s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/09 23:53:14   1234s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[11/09 23:53:14   1234s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[11/09 23:53:14   1234s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[11/09 23:53:14   1234s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/09 23:53:14   1234s] clean pInstBBox. size 0
[11/09 23:53:14   1234s] All LLGs are deleted
[11/09 23:53:14   1234s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1969.4M, EPOCH TIME: 1699573994.671427
[11/09 23:53:14   1234s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1969.4M, EPOCH TIME: 1699573994.671618
[11/09 23:53:14   1234s] Info: pop threads available for lower-level modules during optimization.
[11/09 23:53:14   1234s] Disable CTE adjustment.
[11/09 23:53:14   1234s] #optDebug: fT-D <X 1 0 0 0>
[11/09 23:53:14   1234s] VSMManager cleared!
[11/09 23:53:14   1234s] **place_opt_design ... cpu = 0:00:14, real = 0:00:15, mem = 1861.4M **
[11/09 23:53:14   1234s] *** Finished GigaPlace ***
[11/09 23:53:14   1234s] 
[11/09 23:53:14   1234s] *** Summary of all messages that are not suppressed in this session:
[11/09 23:53:14   1234s] Severity  ID               Count  Summary                                  
[11/09 23:53:14   1234s] WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
[11/09 23:53:14   1234s] ERROR     IMPESI-2221          2  No driver %s is found in the delay stage...
[11/09 23:53:14   1234s] WARNING   IMPSP-2022           1  No instances to legalize %s              
[11/09 23:53:14   1234s] WARNING   IMPOPT-7233          1  Resetting setDelayCalMode -SIAware in pr...
[11/09 23:53:14   1234s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[11/09 23:53:14   1234s] WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
[11/09 23:53:14   1234s] WARNING   IMPPSP-1003          8  Found use of '%s'. This will continue to...
[11/09 23:53:14   1234s] *** Message Summary: 15 warning(s), 2 error(s)
[11/09 23:53:14   1234s] 
[11/09 23:53:14   1234s] *** place_opt_design #1 [finish] : cpu/real = 0:00:13.9/0:00:15.4 (0.9), totSession cpu/real = 0:20:34.9/2:14:37.9 (0.2), mem = 1861.4M
[11/09 23:53:14   1234s] 
[11/09 23:53:14   1234s] =============================================================================================
[11/09 23:53:14   1234s]  Final TAT Report for place_opt_design #1                                       21.12-s106_1
[11/09 23:53:14   1234s] =============================================================================================
[11/09 23:53:14   1234s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:53:14   1234s] ---------------------------------------------------------------------------------------------
[11/09 23:53:14   1234s] [ InitOpt                ]      1   0:00:01.8  (  11.9 % )     0:00:04.4 /  0:00:04.3    1.0
[11/09 23:53:14   1234s] [ WnsOpt                 ]      1   0:00:01.0  (   6.6 % )     0:00:01.0 /  0:00:01.0    1.0
[11/09 23:53:14   1234s] [ TnsOpt                 ]      1   0:00:01.1  (   7.0 % )     0:00:01.1 /  0:00:01.1    1.0
[11/09 23:53:14   1234s] [ GlobalOpt              ]      1   0:00:01.1  (   7.2 % )     0:00:01.1 /  0:00:01.1    1.0
[11/09 23:53:14   1234s] [ DrvOpt                 ]      1   0:00:00.8  (   5.2 % )     0:00:00.8 /  0:00:00.8    1.0
[11/09 23:53:14   1234s] [ SimplifyNetlist        ]      1   0:00:02.1  (  13.7 % )     0:00:02.1 /  0:00:02.1    1.0
[11/09 23:53:14   1234s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:14   1234s] [ AreaOpt                ]      2   0:00:01.1  (   7.1 % )     0:00:01.2 /  0:00:01.2    1.0
[11/09 23:53:14   1234s] [ ViewPruning            ]      9   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.3
[11/09 23:53:14   1234s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.6 % )     0:00:03.2 /  0:00:01.7    0.5
[11/09 23:53:14   1234s] [ DrvReport              ]      2   0:00:01.5  (   9.9 % )     0:00:01.5 /  0:00:00.1    0.1
[11/09 23:53:14   1234s] [ CongRefineRouteType    ]      1   0:00:00.5  (   3.1 % )     0:00:00.5 /  0:00:00.5    1.0
[11/09 23:53:14   1234s] [ SlackTraversorInit     ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:14   1234s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:14   1234s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/09 23:53:14   1234s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:14   1234s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:14   1234s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:14   1234s] [ IncrReplace            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[11/09 23:53:14   1234s] [ RefinePlace            ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[11/09 23:53:14   1234s] [ EarlyGlobalRoute       ]      2   0:00:01.0  (   6.3 % )     0:00:01.0 /  0:00:01.0    1.0
[11/09 23:53:14   1234s] [ ExtractRC              ]      2   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 23:53:14   1234s] [ TimingUpdate           ]      4   0:00:00.1  (   0.6 % )     0:00:01.7 /  0:00:01.7    1.0
[11/09 23:53:14   1234s] [ FullDelayCalc          ]      3   0:00:01.7  (  10.8 % )     0:00:01.7 /  0:00:01.7    1.0
[11/09 23:53:14   1234s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:14   1234s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:14   1234s] [ MISC                   ]          0:00:01.0  (   6.3 % )     0:00:01.0 /  0:00:00.9    1.0
[11/09 23:53:14   1234s] ---------------------------------------------------------------------------------------------
[11/09 23:53:14   1234s]  place_opt_design #1 TOTAL          0:00:15.4  ( 100.0 % )     0:00:15.4 /  0:00:13.9    0.9
[11/09 23:53:14   1234s] ---------------------------------------------------------------------------------------------
[11/09 23:53:14   1234s] 
[11/09 23:53:29   1237s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[11/09 23:53:29   1237s] <CMD> optDesign -postCTS
[11/09 23:53:29   1237s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1535.7M, totSessionCpu=0:20:37 **
[11/09 23:53:29   1237s] Info: 1 threads available for lower-level modules during optimization.
[11/09 23:53:29   1237s] GigaOpt running with 1 threads.
[11/09 23:53:29   1237s] **INFO: User settings:
[11/09 23:53:29   1237s] setExtractRCMode -engine                          preRoute
[11/09 23:53:29   1237s] setUsefulSkewMode -maxAllowedDelay                1
[11/09 23:53:29   1237s] setUsefulSkewMode -noBoundary                     false
[11/09 23:53:29   1237s] setDelayCalMode -combine_mmmc                     early_late_corner
[11/09 23:53:29   1237s] setDelayCalMode -computeIrms                      false
[11/09 23:53:29   1237s] setDelayCalMode -enable_high_fanout               true
[11/09 23:53:29   1237s] setDelayCalMode -engine                           aae
[11/09 23:53:29   1237s] setDelayCalMode -ignoreNetLoad                    false
[11/09 23:53:29   1237s] setDelayCalMode -sgs2set                          {}
[11/09 23:53:29   1237s] setDelayCalMode -siMode                           opt_signoff
[11/09 23:53:29   1237s] setDelayCalMode -socv_accuracy_mode               low
[11/09 23:53:29   1237s] setOptMode -activeHoldViews                       { AnalysisView_WC AnalysisView_BC }
[11/09 23:53:29   1237s] setOptMode -activeSetupViews                      { AnalysisView_WC AnalysisView_BC }
[11/09 23:53:29   1237s] setOptMode -autoSetupViews                        { AnalysisView_BC AnalysisView_WC}
[11/09 23:53:29   1237s] setOptMode -autoTDGRSetupViews                    { AnalysisView_BC}
[11/09 23:53:29   1237s] setOptMode -drcMargin                             0
[11/09 23:53:29   1237s] setOptMode -fixCap                                true
[11/09 23:53:29   1237s] setOptMode -fixDrc                                true
[11/09 23:53:29   1237s] setOptMode -fixFanoutLoad                         false
[11/09 23:53:29   1237s] setOptMode -fixTran                               true
[11/09 23:53:29   1237s] setOptMode -optimizeFF                            true
[11/09 23:53:29   1237s] setOptMode -setupTargetSlack                      0
[11/09 23:53:29   1237s] setPlaceMode -place_design_floorplan_mode         false
[11/09 23:53:29   1237s] setAnalysisMode -analysisType                     single
[11/09 23:53:29   1237s] setAnalysisMode -checkType                        setup
[11/09 23:53:29   1237s] setAnalysisMode -clkSrcPath                       true
[11/09 23:53:29   1237s] setAnalysisMode -clockPropagation                 forcedIdeal
[11/09 23:53:29   1237s] setAnalysisMode -skew                             true
[11/09 23:53:29   1237s] setAnalysisMode -usefulSkew                       true
[11/09 23:53:29   1237s] setAnalysisMode -virtualIPO                       false
[11/09 23:53:29   1237s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[11/09 23:53:29   1237s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[11/09 23:53:29   1237s] setRouteMode -earlyGlobalRouteSecondPG            false
[11/09 23:53:29   1237s] 
[11/09 23:53:29   1237s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/09 23:53:29   1237s] Need call spDPlaceInit before registerPrioInstLoc.
[11/09 23:53:29   1237s] *** optDesign #1 [begin] : totSession cpu/real = 0:20:37.2/2:14:52.3 (0.2), mem = 1862.2M
[11/09 23:53:29   1237s] *** InitOpt #2 [begin] : totSession cpu/real = 0:20:37.2/2:14:52.3 (0.2), mem = 1862.2M
[11/09 23:53:29   1237s] OPERPROF: Starting DPlace-Init at level 1, MEM:1862.2M, EPOCH TIME: 1699574009.092714
[11/09 23:53:29   1237s] z: 2, totalTracks: 1
[11/09 23:53:29   1237s] z: 4, totalTracks: 1
[11/09 23:53:29   1237s] z: 6, totalTracks: 1
[11/09 23:53:29   1237s] z: 8, totalTracks: 1
[11/09 23:53:29   1237s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[11/09 23:53:29   1237s] All LLGs are deleted
[11/09 23:53:29   1237s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1862.2M, EPOCH TIME: 1699574009.096901
[11/09 23:53:29   1237s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1862.2M, EPOCH TIME: 1699574009.097349
[11/09 23:53:29   1237s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1862.2M, EPOCH TIME: 1699574009.097481
[11/09 23:53:29   1237s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1862.2M, EPOCH TIME: 1699574009.098925
[11/09 23:53:29   1237s] Core basic site is CoreSite
[11/09 23:53:29   1237s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1862.2M, EPOCH TIME: 1699574009.125694
[11/09 23:53:29   1237s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1862.2M, EPOCH TIME: 1699574009.126227
[11/09 23:53:29   1237s] Fast DP-INIT is on for default
[11/09 23:53:29   1237s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 23:53:29   1237s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.031, MEM:1862.2M, EPOCH TIME: 1699574009.130062
[11/09 23:53:29   1237s] 
[11/09 23:53:29   1237s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 23:53:29   1237s] OPERPROF:     Starting CMU at level 3, MEM:1862.2M, EPOCH TIME: 1699574009.130829
[11/09 23:53:29   1237s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1862.2M, EPOCH TIME: 1699574009.131313
[11/09 23:53:29   1237s] 
[11/09 23:53:29   1237s] Bad Lib Cell Checking (CMU) is done! (0)
[11/09 23:53:29   1237s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:1862.2M, EPOCH TIME: 1699574009.131613
[11/09 23:53:29   1237s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1862.2M, EPOCH TIME: 1699574009.131711
[11/09 23:53:29   1237s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1862.2M, EPOCH TIME: 1699574009.131816
[11/09 23:53:29   1237s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1862.2MB).
[11/09 23:53:29   1237s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1862.2M, EPOCH TIME: 1699574009.133304
[11/09 23:53:29   1237s] Unmarking site CoreSiteDouble for LLC-use, as it has no rows.
[11/09 23:53:29   1237s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1862.2M, EPOCH TIME: 1699574009.133573
[11/09 23:53:29   1237s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:1862.2M, EPOCH TIME: 1699574009.138900
[11/09 23:53:29   1237s] 
[11/09 23:53:29   1237s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/09 23:53:29   1237s] Summary for sequential cells identification: 
[11/09 23:53:29   1237s]   Identified SBFF number: 104
[11/09 23:53:29   1237s]   Identified MBFF number: 16
[11/09 23:53:29   1237s]   Identified SB Latch number: 0
[11/09 23:53:29   1237s]   Identified MB Latch number: 0
[11/09 23:53:29   1237s]   Not identified SBFF number: 16
[11/09 23:53:29   1237s]   Not identified MBFF number: 0
[11/09 23:53:29   1237s]   Not identified SB Latch number: 0
[11/09 23:53:29   1237s]   Not identified MB Latch number: 0
[11/09 23:53:29   1237s]   Number of sequential cells which are not FFs: 32
[11/09 23:53:29   1237s]  Visiting view : AnalysisView_WC
[11/09 23:53:29   1237s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/09 23:53:29   1237s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/09 23:53:29   1237s]  Visiting view : AnalysisView_BC
[11/09 23:53:29   1237s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/09 23:53:29   1237s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/09 23:53:29   1237s]  Visiting view : AnalysisView_WC
[11/09 23:53:29   1237s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/09 23:53:29   1237s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/09 23:53:29   1237s]  Visiting view : AnalysisView_BC
[11/09 23:53:29   1237s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/09 23:53:29   1237s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/09 23:53:29   1237s] TLC MultiMap info (StdDelay):
[11/09 23:53:29   1237s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/09 23:53:29   1237s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[11/09 23:53:29   1237s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/09 23:53:29   1237s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[11/09 23:53:29   1237s]  Setting StdDelay to: 38ps
[11/09 23:53:29   1237s] 
[11/09 23:53:29   1237s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/09 23:53:29   1237s] 
[11/09 23:53:29   1237s] Creating Lib Analyzer ...
[11/09 23:53:29   1237s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/09 23:53:29   1237s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/09 23:53:29   1237s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 23:53:29   1237s] 
[11/09 23:53:29   1237s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/09 23:53:29   1237s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:38 mem=1888.3M
[11/09 23:53:29   1237s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:38 mem=1888.3M
[11/09 23:53:29   1237s] Creating Lib Analyzer, finished. 
[11/09 23:53:29   1237s] Turning off fast DC mode.
[11/09 23:53:29   1238s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1520.2M, totSessionCpu=0:20:38 **
[11/09 23:53:29   1238s] *** optDesign -postCTS ***
[11/09 23:53:29   1238s] DRC Margin: user margin 0.0; extra margin 0.2
[11/09 23:53:29   1238s] Hold Target Slack: user slack 0
[11/09 23:53:29   1238s] Setup Target Slack: user slack 0; extra slack 0.0
[11/09 23:53:29   1238s] setUsefulSkewMode -ecoRoute false
[11/09 23:53:29   1238s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/09 23:53:29   1238s] Type 'man IMPOPT-3195' for more detail.
[11/09 23:53:29   1238s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1871.7M, EPOCH TIME: 1699574009.883955
[11/09 23:53:29   1238s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.031, MEM:1871.7M, EPOCH TIME: 1699574009.915328
[11/09 23:53:29   1238s] Multi-VT timing optimization disabled based on library information.
[11/09 23:53:29   1238s] 
[11/09 23:53:29   1238s] TimeStamp Deleting Cell Server Begin ...
[11/09 23:53:29   1238s] Deleting Lib Analyzer.
[11/09 23:53:29   1238s] 
[11/09 23:53:29   1238s] TimeStamp Deleting Cell Server End ...
[11/09 23:53:29   1238s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/09 23:53:29   1238s] 
[11/09 23:53:29   1238s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/09 23:53:29   1238s] Summary for sequential cells identification: 
[11/09 23:53:29   1238s]   Identified SBFF number: 104
[11/09 23:53:29   1238s]   Identified MBFF number: 16
[11/09 23:53:29   1238s]   Identified SB Latch number: 0
[11/09 23:53:29   1238s]   Identified MB Latch number: 0
[11/09 23:53:29   1238s]   Not identified SBFF number: 16
[11/09 23:53:29   1238s]   Not identified MBFF number: 0
[11/09 23:53:29   1238s]   Not identified SB Latch number: 0
[11/09 23:53:29   1238s]   Not identified MB Latch number: 0
[11/09 23:53:29   1238s]   Number of sequential cells which are not FFs: 32
[11/09 23:53:29   1238s]  Visiting view : AnalysisView_WC
[11/09 23:53:29   1238s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/09 23:53:29   1238s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/09 23:53:29   1238s]  Visiting view : AnalysisView_BC
[11/09 23:53:29   1238s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/09 23:53:29   1238s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/09 23:53:29   1238s]  Visiting view : AnalysisView_WC
[11/09 23:53:29   1238s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[11/09 23:53:29   1238s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/09 23:53:29   1238s]  Visiting view : AnalysisView_BC
[11/09 23:53:29   1238s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[11/09 23:53:29   1238s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/09 23:53:29   1238s] TLC MultiMap info (StdDelay):
[11/09 23:53:29   1238s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/09 23:53:29   1238s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[11/09 23:53:29   1238s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/09 23:53:29   1238s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[11/09 23:53:29   1238s]  Setting StdDelay to: 38ps
[11/09 23:53:29   1238s] 
[11/09 23:53:29   1238s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/09 23:53:29   1238s] 
[11/09 23:53:29   1238s] TimeStamp Deleting Cell Server Begin ...
[11/09 23:53:29   1238s] 
[11/09 23:53:29   1238s] TimeStamp Deleting Cell Server End ...
[11/09 23:53:30   1238s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1871.7M, EPOCH TIME: 1699574010.001138
[11/09 23:53:30   1238s] All LLGs are deleted
[11/09 23:53:30   1238s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1871.7M, EPOCH TIME: 1699574010.001352
[11/09 23:53:30   1238s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1871.7M, EPOCH TIME: 1699574010.001470
[11/09 23:53:30   1238s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1863.7M, EPOCH TIME: 1699574010.002367
[11/09 23:53:30   1238s] Start to check current routing status for nets...
[11/09 23:53:30   1238s] All nets are already routed correctly.
[11/09 23:53:30   1238s] End to check current routing status for nets (mem=1863.7M)
[11/09 23:53:30   1238s] 
[11/09 23:53:30   1238s] Creating Lib Analyzer ...
[11/09 23:53:30   1238s] 
[11/09 23:53:30   1238s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/09 23:53:30   1238s] Summary for sequential cells identification: 
[11/09 23:53:30   1238s]   Identified SBFF number: 104
[11/09 23:53:30   1238s]   Identified MBFF number: 16
[11/09 23:53:30   1238s]   Identified SB Latch number: 0
[11/09 23:53:30   1238s]   Identified MB Latch number: 0
[11/09 23:53:30   1238s]   Not identified SBFF number: 16
[11/09 23:53:30   1238s]   Not identified MBFF number: 0
[11/09 23:53:30   1238s]   Not identified SB Latch number: 0
[11/09 23:53:30   1238s]   Not identified MB Latch number: 0
[11/09 23:53:30   1238s]   Number of sequential cells which are not FFs: 32
[11/09 23:53:30   1238s]  Visiting view : AnalysisView_WC
[11/09 23:53:30   1238s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[11/09 23:53:30   1238s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/09 23:53:30   1238s]  Visiting view : AnalysisView_BC
[11/09 23:53:30   1238s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[11/09 23:53:30   1238s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/09 23:53:30   1238s]  Visiting view : AnalysisView_WC
[11/09 23:53:30   1238s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[11/09 23:53:30   1238s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[11/09 23:53:30   1238s]  Visiting view : AnalysisView_BC
[11/09 23:53:30   1238s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[11/09 23:53:30   1238s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[11/09 23:53:30   1238s] TLC MultiMap info (StdDelay):
[11/09 23:53:30   1238s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[11/09 23:53:30   1238s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 10ps
[11/09 23:53:30   1238s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[11/09 23:53:30   1238s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[11/09 23:53:30   1238s]  Setting StdDelay to: 41.7ps
[11/09 23:53:30   1238s] 
[11/09 23:53:30   1238s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/09 23:53:30   1238s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/09 23:53:30   1238s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/09 23:53:30   1238s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 23:53:30   1238s] 
[11/09 23:53:30   1238s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/09 23:53:30   1238s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:39 mem=1873.7M
[11/09 23:53:30   1238s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:39 mem=1873.7M
[11/09 23:53:30   1238s] Creating Lib Analyzer, finished. 
[11/09 23:53:30   1238s] #optDebug: Start CG creation (mem=1902.3M)
[11/09 23:53:30   1238s]  ...initializing CG  maxDriveDist 5.603000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[11/09 23:53:31   1239s] (cpu=0:00:00.5, mem=2092.9M)
[11/09 23:53:31   1239s]  ...processing cgPrt (cpu=0:00:00.5, mem=2092.9M)
[11/09 23:53:31   1239s]  ...processing cgEgp (cpu=0:00:00.5, mem=2092.9M)
[11/09 23:53:31   1239s]  ...processing cgPbk (cpu=0:00:00.5, mem=2092.9M)
[11/09 23:53:31   1239s]  ...processing cgNrb(cpu=0:00:00.5, mem=2092.9M)
[11/09 23:53:31   1239s]  ...processing cgObs (cpu=0:00:00.5, mem=2092.9M)
[11/09 23:53:31   1239s]  ...processing cgCon (cpu=0:00:00.5, mem=2092.9M)
[11/09 23:53:31   1239s]  ...processing cgPdm (cpu=0:00:00.5, mem=2092.9M)
[11/09 23:53:31   1239s] #optDebug: Finish CG creation (cpu=0:00:00.5, mem=2092.9M)
[11/09 23:53:31   1239s] Compute RC Scale Done ...
[11/09 23:53:31   1239s] All LLGs are deleted
[11/09 23:53:31   1239s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2083.4M, EPOCH TIME: 1699574011.087129
[11/09 23:53:31   1239s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2083.4M, EPOCH TIME: 1699574011.087582
[11/09 23:53:31   1239s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2083.4M, EPOCH TIME: 1699574011.087710
[11/09 23:53:31   1239s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2083.4M, EPOCH TIME: 1699574011.089186
[11/09 23:53:31   1239s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2083.4M, EPOCH TIME: 1699574011.116060
[11/09 23:53:31   1239s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2083.4M, EPOCH TIME: 1699574011.116573
[11/09 23:53:31   1239s] Fast DP-INIT is on for default
[11/09 23:53:31   1239s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2083.4M, EPOCH TIME: 1699574011.120691
[11/09 23:53:31   1239s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2083.4M, EPOCH TIME: 1699574011.121664
[11/09 23:53:31   1239s] Starting delay calculation for Setup views
[11/09 23:53:31   1239s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/09 23:53:31   1239s] #################################################################################
[11/09 23:53:31   1239s] # Design Stage: PreRoute
[11/09 23:53:31   1239s] # Design Name: risc_v_Pad_Frame
[11/09 23:53:31   1239s] # Design Mode: 90nm
[11/09 23:53:31   1239s] # Analysis Mode: MMMC Non-OCV 
[11/09 23:53:31   1239s] # Parasitics Mode: No SPEF/RCDB 
[11/09 23:53:31   1239s] # Signoff Settings: SI Off 
[11/09 23:53:31   1239s] #################################################################################
[11/09 23:53:31   1239s] Calculate delays in Single mode...
[11/09 23:53:31   1239s] Calculate delays in Single mode...
[11/09 23:53:31   1239s] Topological Sorting (REAL = 0:00:00.0, MEM = 2081.4M, InitMEM = 2081.4M)
[11/09 23:53:31   1239s] Start delay calculation (fullDC) (1 T). (MEM=2081.38)
[11/09 23:53:31   1239s] End AAE Lib Interpolated Model. (MEM=2092.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 23:53:31   1239s] Total number of fetched objects 10
[11/09 23:53:31   1239s] Total number of fetched objects 10
[11/09 23:53:31   1239s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 23:53:31   1239s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 23:53:31   1239s] End delay calculation. (MEM=2061.72 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 23:53:31   1239s] End delay calculation (fullDC). (MEM=2061.72 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 23:53:31   1239s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2061.7M) ***
[11/09 23:53:31   1239s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:20:39 mem=2061.7M)
[11/09 23:53:31   1239s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.000%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1652.7M, totSessionCpu=0:20:39 **
[11/09 23:53:31   1239s] *** InitOpt #2 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:20:39.4/2:14:54.4 (0.2), mem = 1973.0M
[11/09 23:53:31   1239s] 
[11/09 23:53:31   1239s] =============================================================================================
[11/09 23:53:31   1239s]  Step TAT Report for InitOpt #2                                                 21.12-s106_1
[11/09 23:53:31   1239s] =============================================================================================
[11/09 23:53:31   1239s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:53:31   1239s] ---------------------------------------------------------------------------------------------
[11/09 23:53:31   1239s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:31   1239s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.1 % )     0:00:00.1 /  0:00:00.2    1.0
[11/09 23:53:31   1239s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:31   1239s] [ CellServerInit         ]      3   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.0    0.9
[11/09 23:53:31   1239s] [ LibAnalyzerInit        ]      2   0:00:01.2  (  57.5 % )     0:00:01.2 /  0:00:01.2    1.0
[11/09 23:53:31   1239s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:31   1239s] [ SteinerInterfaceInit   ]      1   0:00:00.5  (  21.6 % )     0:00:00.5 /  0:00:00.5    1.0
[11/09 23:53:31   1239s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:31   1239s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/09 23:53:31   1239s] [ FullDelayCalc          ]      1   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.1
[11/09 23:53:31   1239s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:31   1239s] [ MISC                   ]          0:00:00.2  (  11.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 23:53:31   1239s] ---------------------------------------------------------------------------------------------
[11/09 23:53:31   1239s]  InitOpt #2 TOTAL                   0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[11/09 23:53:31   1239s] ---------------------------------------------------------------------------------------------
[11/09 23:53:31   1239s] 
[11/09 23:53:31   1239s] ** INFO : this run is activating low effort ccoptDesign flow
[11/09 23:53:31   1239s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 23:53:31   1239s] ### Creating PhyDesignMc. totSessionCpu=0:20:39 mem=1973.0M
[11/09 23:53:31   1239s] OPERPROF: Starting DPlace-Init at level 1, MEM:1973.0M, EPOCH TIME: 1699574011.235057
[11/09 23:53:31   1239s] z: 2, totalTracks: 1
[11/09 23:53:31   1239s] z: 4, totalTracks: 1
[11/09 23:53:31   1239s] z: 6, totalTracks: 1
[11/09 23:53:31   1239s] z: 8, totalTracks: 1
[11/09 23:53:31   1239s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[11/09 23:53:31   1239s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1973.0M, EPOCH TIME: 1699574011.239683
[11/09 23:53:31   1239s] 
[11/09 23:53:31   1239s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 23:53:31   1239s] 
[11/09 23:53:31   1239s]  Skipping Bad Lib Cell Checking (CMU) !
[11/09 23:53:31   1239s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1973.0M, EPOCH TIME: 1699574011.271557
[11/09 23:53:31   1239s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1973.0M, EPOCH TIME: 1699574011.271706
[11/09 23:53:31   1239s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1973.0M, EPOCH TIME: 1699574011.271809
[11/09 23:53:31   1239s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1973.0MB).
[11/09 23:53:31   1239s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.037, MEM:1973.0M, EPOCH TIME: 1699574011.272004
[11/09 23:53:31   1239s] TotalInstCnt at PhyDesignMc Initialization: 0
[11/09 23:53:31   1239s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:39 mem=1973.0M
[11/09 23:53:31   1239s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1973.0M, EPOCH TIME: 1699574011.272545
[11/09 23:53:31   1239s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:1973.0M, EPOCH TIME: 1699574011.277803
[11/09 23:53:31   1239s] TotalInstCnt at PhyDesignMc Destruction: 0
[11/09 23:53:31   1239s] OPTC: m1 20.0 20.0
[11/09 23:53:31   1239s] #optDebug: fT-E <X 2 0 0 1>
[11/09 23:53:31   1239s] -congRepairInPostCTS false                 # bool, default=false, private
[11/09 23:53:31   1239s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[11/09 23:53:31   1239s] Begin: GigaOpt Route Type Constraints Refinement
[11/09 23:53:31   1239s] *** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:20:39.4/2:14:54.5 (0.2), mem = 1973.0M
[11/09 23:53:31   1239s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23637.9
[11/09 23:53:31   1239s] ### Creating RouteCongInterface, started
[11/09 23:53:31   1239s] ### Creating LA Mngr. totSessionCpu=0:20:39 mem=1973.0M
[11/09 23:53:31   1239s] ### Creating LA Mngr, finished. totSessionCpu=0:20:39 mem=1973.0M
[11/09 23:53:31   1239s] 
[11/09 23:53:31   1239s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/09 23:53:31   1239s] 
[11/09 23:53:31   1239s] #optDebug: {0, 1.000}
[11/09 23:53:31   1239s] ### Creating RouteCongInterface, finished
[11/09 23:53:31   1239s] Updated routing constraints on 0 nets.
[11/09 23:53:31   1239s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23637.9
[11/09 23:53:31   1239s] *** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:20:39.5/2:14:54.5 (0.2), mem = 1973.0M
[11/09 23:53:31   1239s] 
[11/09 23:53:31   1239s] =============================================================================================
[11/09 23:53:31   1239s]  Step TAT Report for CongRefineRouteType #2                                     21.12-s106_1
[11/09 23:53:31   1239s] =============================================================================================
[11/09 23:53:31   1239s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:53:31   1239s] ---------------------------------------------------------------------------------------------
[11/09 23:53:31   1239s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  60.7 % )     0:00:00.1 /  0:00:00.0    0.9
[11/09 23:53:31   1239s] [ MISC                   ]          0:00:00.0  (  39.3 % )     0:00:00.0 /  0:00:00.0    1.1
[11/09 23:53:31   1239s] ---------------------------------------------------------------------------------------------
[11/09 23:53:31   1239s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/09 23:53:31   1239s] ---------------------------------------------------------------------------------------------
[11/09 23:53:31   1239s] 
[11/09 23:53:31   1239s] End: GigaOpt Route Type Constraints Refinement
[11/09 23:53:31   1239s] *** Starting optimizing excluded clock nets MEM= 1973.0M) ***
[11/09 23:53:31   1239s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1973.0M) ***
[11/09 23:53:31   1239s] *** Starting optimizing excluded clock nets MEM= 1973.0M) ***
[11/09 23:53:31   1239s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1973.0M) ***
[11/09 23:53:31   1239s] Begin: GigaOpt high fanout net optimization
[11/09 23:53:31   1239s] GigaOpt HFN: use maxLocalDensity 1.2
[11/09 23:53:31   1239s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/09 23:53:31   1239s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:20:39.5/2:14:54.6 (0.2), mem = 1973.0M
[11/09 23:53:31   1239s] Info: 4 io nets excluded
[11/09 23:53:31   1239s] Info: 1 clock net  excluded from IPO operation.
[11/09 23:53:31   1239s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23637.10
[11/09 23:53:31   1239s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 23:53:31   1239s] ### Creating PhyDesignMc. totSessionCpu=0:20:40 mem=1973.0M
[11/09 23:53:31   1239s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/09 23:53:31   1239s] OPERPROF: Starting DPlace-Init at level 1, MEM:1973.0M, EPOCH TIME: 1699574011.395421
[11/09 23:53:31   1239s] z: 2, totalTracks: 1
[11/09 23:53:31   1239s] z: 4, totalTracks: 1
[11/09 23:53:31   1239s] z: 6, totalTracks: 1
[11/09 23:53:31   1239s] z: 8, totalTracks: 1
[11/09 23:53:31   1239s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[11/09 23:53:31   1239s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1973.0M, EPOCH TIME: 1699574011.399844
[11/09 23:53:31   1239s] 
[11/09 23:53:31   1239s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 23:53:31   1239s] 
[11/09 23:53:31   1239s]  Skipping Bad Lib Cell Checking (CMU) !
[11/09 23:53:31   1239s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1973.0M, EPOCH TIME: 1699574011.431363
[11/09 23:53:31   1239s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1973.0M, EPOCH TIME: 1699574011.431515
[11/09 23:53:31   1239s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1973.0M, EPOCH TIME: 1699574011.431628
[11/09 23:53:31   1239s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1973.0MB).
[11/09 23:53:31   1239s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.036, MEM:1973.0M, EPOCH TIME: 1699574011.431825
[11/09 23:53:31   1239s] TotalInstCnt at PhyDesignMc Initialization: 0
[11/09 23:53:31   1239s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:40 mem=1973.0M
[11/09 23:53:31   1239s] ### Creating RouteCongInterface, started
[11/09 23:53:31   1239s] 
[11/09 23:53:31   1239s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[11/09 23:53:31   1239s] 
[11/09 23:53:31   1239s] #optDebug: {0, 1.000}
[11/09 23:53:31   1239s] ### Creating RouteCongInterface, finished
[11/09 23:53:31   1239s] {MG  {8 0 18 0.433872}  {10 0 39.9 0.958048} }
[11/09 23:53:31   1239s] ### Creating LA Mngr. totSessionCpu=0:20:40 mem=1973.0M
[11/09 23:53:31   1239s] ### Creating LA Mngr, finished. totSessionCpu=0:20:40 mem=1973.0M
[11/09 23:53:31   1239s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 23:53:31   1239s] Total-nets :: 4, Stn-nets :: 4, ratio :: 100 %, Total-len 0, Stn-len 0
[11/09 23:53:31   1239s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2011.1M, EPOCH TIME: 1699574011.615719
[11/09 23:53:31   1239s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:1973.1M, EPOCH TIME: 1699574011.620969
[11/09 23:53:31   1239s] TotalInstCnt at PhyDesignMc Destruction: 0
[11/09 23:53:31   1239s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23637.10
[11/09 23:53:31   1239s] *** DrvOpt #2 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:20:39.8/2:14:54.8 (0.2), mem = 1973.1M
[11/09 23:53:31   1239s] 
[11/09 23:53:31   1239s] =============================================================================================
[11/09 23:53:31   1239s]  Step TAT Report for DrvOpt #2                                                  21.12-s106_1
[11/09 23:53:31   1239s] =============================================================================================
[11/09 23:53:31   1239s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:53:31   1239s] ---------------------------------------------------------------------------------------------
[11/09 23:53:31   1239s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:31   1239s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  18.4 % )     0:00:00.0 /  0:00:00.0    1.0
[11/09 23:53:31   1239s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  23.3 % )     0:00:00.1 /  0:00:00.1    0.9
[11/09 23:53:31   1239s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:31   1239s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:31   1239s] [ MISC                   ]          0:00:00.1  (  58.0 % )     0:00:00.1 /  0:00:00.1    1.1
[11/09 23:53:31   1239s] ---------------------------------------------------------------------------------------------
[11/09 23:53:31   1239s]  DrvOpt #2 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 23:53:31   1239s] ---------------------------------------------------------------------------------------------
[11/09 23:53:31   1239s] 
[11/09 23:53:31   1239s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/09 23:53:31   1239s] End: GigaOpt high fanout net optimization
[11/09 23:53:31   1239s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/09 23:53:31   1239s] Deleting Lib Analyzer.
[11/09 23:53:31   1239s] Begin: GigaOpt Global Optimization
[11/09 23:53:31   1239s] *info: use new DP (enabled)
[11/09 23:53:31   1239s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/09 23:53:31   1239s] Info: 4 io nets excluded
[11/09 23:53:31   1239s] Info: 1 clock net  excluded from IPO operation.
[11/09 23:53:31   1239s] *** GlobalOpt #2 [begin] : totSession cpu/real = 0:20:39.8/2:14:54.8 (0.2), mem = 2008.3M
[11/09 23:53:31   1239s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23637.11
[11/09 23:53:31   1239s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 23:53:31   1239s] ### Creating PhyDesignMc. totSessionCpu=0:20:40 mem=2008.3M
[11/09 23:53:31   1239s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/09 23:53:31   1239s] OPERPROF: Starting DPlace-Init at level 1, MEM:2008.3M, EPOCH TIME: 1699574011.643445
[11/09 23:53:31   1239s] z: 2, totalTracks: 1
[11/09 23:53:31   1239s] z: 4, totalTracks: 1
[11/09 23:53:31   1239s] z: 6, totalTracks: 1
[11/09 23:53:31   1239s] z: 8, totalTracks: 1
[11/09 23:53:31   1239s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[11/09 23:53:31   1239s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2008.3M, EPOCH TIME: 1699574011.647928
[11/09 23:53:31   1239s] 
[11/09 23:53:31   1239s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 23:53:31   1239s] 
[11/09 23:53:31   1239s]  Skipping Bad Lib Cell Checking (CMU) !
[11/09 23:53:31   1239s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2008.3M, EPOCH TIME: 1699574011.679655
[11/09 23:53:31   1239s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2008.3M, EPOCH TIME: 1699574011.679802
[11/09 23:53:31   1239s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2008.3M, EPOCH TIME: 1699574011.679913
[11/09 23:53:31   1239s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2008.3MB).
[11/09 23:53:31   1239s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.037, MEM:2008.3M, EPOCH TIME: 1699574011.680119
[11/09 23:53:31   1239s] TotalInstCnt at PhyDesignMc Initialization: 0
[11/09 23:53:31   1239s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:40 mem=2008.3M
[11/09 23:53:31   1239s] ### Creating RouteCongInterface, started
[11/09 23:53:31   1239s] 
[11/09 23:53:31   1239s] Creating Lib Analyzer ...
[11/09 23:53:31   1239s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/09 23:53:31   1239s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/09 23:53:31   1239s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 23:53:31   1239s] 
[11/09 23:53:31   1239s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/09 23:53:32   1240s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:40 mem=2008.3M
[11/09 23:53:32   1240s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:40 mem=2008.3M
[11/09 23:53:32   1240s] Creating Lib Analyzer, finished. 
[11/09 23:53:32   1240s] 
[11/09 23:53:32   1240s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/09 23:53:32   1240s] 
[11/09 23:53:32   1240s] #optDebug: {0, 1.000}
[11/09 23:53:32   1240s] ### Creating RouteCongInterface, finished
[11/09 23:53:32   1240s] {MG  {8 0 18 0.433872}  {10 0 39.9 0.958048} }
[11/09 23:53:32   1240s] ### Creating LA Mngr. totSessionCpu=0:20:41 mem=2008.3M
[11/09 23:53:32   1240s] ### Creating LA Mngr, finished. totSessionCpu=0:20:41 mem=2008.3M
[11/09 23:53:32   1240s] *info: 4 io nets excluded
[11/09 23:53:32   1240s] *info: 1 clock net excluded
[11/09 23:53:32   1240s] *info: 3 multi-driver nets excluded.
[11/09 23:53:32   1240s] *info: 1123 no-driver nets excluded.
[11/09 23:53:32   1240s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2046.5M, EPOCH TIME: 1699574012.559966
[11/09 23:53:32   1240s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2046.5M, EPOCH TIME: 1699574012.560298
[11/09 23:53:32   1240s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/09 23:53:32   1240s] +--------+--------+---------+------------+--------+---------------+---------+-------------+
[11/09 23:53:32   1240s] |  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|  End Point  |
[11/09 23:53:32   1240s] +--------+--------+---------+------------+--------+---------------+---------+-------------+
[11/09 23:53:32   1240s] |   0.000|   0.000|    0.00%|   0:00:00.0| 2046.5M|AnalysisView_WC|       NA| NA          |
[11/09 23:53:32   1240s] +--------+--------+---------+------------+--------+---------------+---------+-------------+
[11/09 23:53:32   1240s] 
[11/09 23:53:32   1240s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2046.5M) ***
[11/09 23:53:32   1240s] 
[11/09 23:53:32   1240s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2046.5M) ***
[11/09 23:53:32   1240s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/09 23:53:32   1240s] Total-nets :: 4, Stn-nets :: 4, ratio :: 100 %, Total-len 0, Stn-len 0
[11/09 23:53:32   1240s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2027.4M, EPOCH TIME: 1699574012.700650
[11/09 23:53:32   1240s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1987.4M, EPOCH TIME: 1699574012.706790
[11/09 23:53:32   1240s] TotalInstCnt at PhyDesignMc Destruction: 0
[11/09 23:53:32   1240s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23637.11
[11/09 23:53:32   1240s] *** GlobalOpt #2 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:20:40.9/2:14:55.9 (0.2), mem = 1987.4M
[11/09 23:53:32   1240s] 
[11/09 23:53:32   1240s] =============================================================================================
[11/09 23:53:32   1240s]  Step TAT Report for GlobalOpt #2                                               21.12-s106_1
[11/09 23:53:32   1240s] =============================================================================================
[11/09 23:53:32   1240s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:53:32   1240s] ---------------------------------------------------------------------------------------------
[11/09 23:53:32   1240s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:32   1240s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  56.7 % )     0:00:00.6 /  0:00:00.6    1.0
[11/09 23:53:32   1240s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:32   1240s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/09 23:53:32   1240s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.5 % )     0:00:00.7 /  0:00:00.7    1.0
[11/09 23:53:32   1240s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:32   1240s] [ TransformInit          ]      1   0:00:00.2  (  16.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 23:53:32   1240s] [ MISC                   ]          0:00:00.2  (  17.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 23:53:32   1240s] ---------------------------------------------------------------------------------------------
[11/09 23:53:32   1240s]  GlobalOpt #2 TOTAL                 0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[11/09 23:53:32   1240s] ---------------------------------------------------------------------------------------------
[11/09 23:53:32   1240s] 
[11/09 23:53:32   1240s] End: GigaOpt Global Optimization
[11/09 23:53:32   1240s] *** Check timing (0:00:00.0)
[11/09 23:53:32   1240s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/09 23:53:32   1240s] Deleting Lib Analyzer.
[11/09 23:53:32   1240s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/09 23:53:32   1240s] Info: 4 io nets excluded
[11/09 23:53:32   1240s] Info: 1 clock net  excluded from IPO operation.
[11/09 23:53:32   1240s] ### Creating LA Mngr. totSessionCpu=0:20:41 mem=1987.4M
[11/09 23:53:32   1240s] ### Creating LA Mngr, finished. totSessionCpu=0:20:41 mem=1987.4M
[11/09 23:53:32   1240s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/09 23:53:32   1240s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1987.4M, EPOCH TIME: 1699574012.722224
[11/09 23:53:32   1240s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:1987.4M, EPOCH TIME: 1699574012.754105
[11/09 23:53:32   1240s] Begin: GigaOpt Optimization in WNS mode
[11/09 23:53:32   1240s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[11/09 23:53:32   1240s] Info: 4 io nets excluded
[11/09 23:53:32   1240s] Info: 1 clock net  excluded from IPO operation.
[11/09 23:53:32   1240s] *** WnsOpt #2 [begin] : totSession cpu/real = 0:20:41.0/2:14:56.0 (0.2), mem = 2021.5M
[11/09 23:53:32   1240s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23637.12
[11/09 23:53:32   1240s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 23:53:32   1240s] ### Creating PhyDesignMc. totSessionCpu=0:20:41 mem=2021.5M
[11/09 23:53:32   1240s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/09 23:53:32   1240s] OPERPROF: Starting DPlace-Init at level 1, MEM:2021.5M, EPOCH TIME: 1699574012.814714
[11/09 23:53:32   1240s] z: 2, totalTracks: 1
[11/09 23:53:32   1240s] z: 4, totalTracks: 1
[11/09 23:53:32   1240s] z: 6, totalTracks: 1
[11/09 23:53:32   1240s] z: 8, totalTracks: 1
[11/09 23:53:32   1240s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[11/09 23:53:32   1240s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2021.5M, EPOCH TIME: 1699574012.819177
[11/09 23:53:32   1241s] 
[11/09 23:53:32   1241s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 23:53:32   1241s] 
[11/09 23:53:32   1241s]  Skipping Bad Lib Cell Checking (CMU) !
[11/09 23:53:32   1241s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2021.5M, EPOCH TIME: 1699574012.850381
[11/09 23:53:32   1241s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2021.5M, EPOCH TIME: 1699574012.850531
[11/09 23:53:32   1241s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2021.5M, EPOCH TIME: 1699574012.850640
[11/09 23:53:32   1241s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2021.5MB).
[11/09 23:53:32   1241s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.036, MEM:2021.5M, EPOCH TIME: 1699574012.850843
[11/09 23:53:32   1241s] TotalInstCnt at PhyDesignMc Initialization: 0
[11/09 23:53:32   1241s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:41 mem=2021.5M
[11/09 23:53:32   1241s] ### Creating RouteCongInterface, started
[11/09 23:53:32   1241s] 
[11/09 23:53:32   1241s] Creating Lib Analyzer ...
[11/09 23:53:32   1241s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/09 23:53:32   1241s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/09 23:53:32   1241s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 23:53:32   1241s] 
[11/09 23:53:32   1241s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/09 23:53:33   1241s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:42 mem=2021.5M
[11/09 23:53:33   1241s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:42 mem=2021.5M
[11/09 23:53:33   1241s] Creating Lib Analyzer, finished. 
[11/09 23:53:33   1241s] 
[11/09 23:53:33   1241s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[11/09 23:53:33   1241s] 
[11/09 23:53:33   1241s] #optDebug: {0, 1.000}
[11/09 23:53:33   1241s] ### Creating RouteCongInterface, finished
[11/09 23:53:33   1241s] {MG  {8 0 18 0.433872}  {10 0 39.9 0.958048} }
[11/09 23:53:33   1241s] ### Creating LA Mngr. totSessionCpu=0:20:42 mem=2021.5M
[11/09 23:53:33   1241s] ### Creating LA Mngr, finished. totSessionCpu=0:20:42 mem=2021.5M
[11/09 23:53:33   1241s] *info: 4 io nets excluded
[11/09 23:53:33   1241s] *info: 1 clock net excluded
[11/09 23:53:33   1241s] *info: 3 multi-driver nets excluded.
[11/09 23:53:33   1241s] *info: 1123 no-driver nets excluded.
[11/09 23:53:33   1241s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.23637.3
[11/09 23:53:33   1241s] ** GigaOpt Optimizer WNS Slack 0.062 TNS Slack 0.000 Density 0.00
[11/09 23:53:33   1241s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/09 23:53:33   1241s] 
[11/09 23:53:33   1241s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2059.7M) ***
[11/09 23:53:33   1241s] 
[11/09 23:53:33   1241s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.23637.3
[11/09 23:53:33   1241s] Total-nets :: 4, Stn-nets :: 4, ratio :: 100 %, Total-len 0, Stn-len 0
[11/09 23:53:33   1241s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2040.6M, EPOCH TIME: 1699574013.834888
[11/09 23:53:33   1241s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:1987.6M, EPOCH TIME: 1699574013.840865
[11/09 23:53:33   1241s] TotalInstCnt at PhyDesignMc Destruction: 0
[11/09 23:53:33   1241s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23637.12
[11/09 23:53:33   1241s] *** WnsOpt #2 [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:20:42.0/2:14:57.0 (0.2), mem = 1987.6M
[11/09 23:53:33   1241s] 
[11/09 23:53:33   1241s] =============================================================================================
[11/09 23:53:33   1241s]  Step TAT Report for WnsOpt #2                                                  21.12-s106_1
[11/09 23:53:33   1241s] =============================================================================================
[11/09 23:53:33   1241s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:53:33   1241s] ---------------------------------------------------------------------------------------------
[11/09 23:53:33   1241s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:33   1241s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  71.6 % )     0:00:00.7 /  0:00:00.7    1.0
[11/09 23:53:33   1241s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:33   1241s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/09 23:53:33   1241s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.7 % )     0:00:00.8 /  0:00:00.8    1.0
[11/09 23:53:33   1241s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:33   1241s] [ TransformInit          ]      1   0:00:00.2  (  16.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 23:53:33   1241s] [ MISC                   ]          0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.2
[11/09 23:53:33   1241s] ---------------------------------------------------------------------------------------------
[11/09 23:53:33   1241s]  WnsOpt #2 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[11/09 23:53:33   1241s] ---------------------------------------------------------------------------------------------
[11/09 23:53:33   1241s] 
[11/09 23:53:33   1241s] End: GigaOpt Optimization in WNS mode
[11/09 23:53:33   1242s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/09 23:53:33   1242s] Deleting Lib Analyzer.
[11/09 23:53:33   1242s] Begin: GigaOpt Optimization in TNS mode
[11/09 23:53:33   1242s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[11/09 23:53:33   1242s] Info: 4 io nets excluded
[11/09 23:53:33   1242s] Info: 1 clock net  excluded from IPO operation.
[11/09 23:53:33   1242s] *** TnsOpt #2 [begin] : totSession cpu/real = 0:20:42.0/2:14:57.0 (0.2), mem = 1987.6M
[11/09 23:53:33   1242s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23637.13
[11/09 23:53:33   1242s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 23:53:33   1242s] ### Creating PhyDesignMc. totSessionCpu=0:20:42 mem=1987.6M
[11/09 23:53:33   1242s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/09 23:53:33   1242s] OPERPROF: Starting DPlace-Init at level 1, MEM:1987.6M, EPOCH TIME: 1699574013.865300
[11/09 23:53:33   1242s] z: 2, totalTracks: 1
[11/09 23:53:33   1242s] z: 4, totalTracks: 1
[11/09 23:53:33   1242s] z: 6, totalTracks: 1
[11/09 23:53:33   1242s] z: 8, totalTracks: 1
[11/09 23:53:33   1242s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[11/09 23:53:33   1242s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1987.6M, EPOCH TIME: 1699574013.869769
[11/09 23:53:33   1242s] 
[11/09 23:53:33   1242s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 23:53:33   1242s] 
[11/09 23:53:33   1242s]  Skipping Bad Lib Cell Checking (CMU) !
[11/09 23:53:33   1242s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:1987.6M, EPOCH TIME: 1699574013.901229
[11/09 23:53:33   1242s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1987.6M, EPOCH TIME: 1699574013.901384
[11/09 23:53:33   1242s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1987.6M, EPOCH TIME: 1699574013.901500
[11/09 23:53:33   1242s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1987.6MB).
[11/09 23:53:33   1242s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.036, MEM:1987.6M, EPOCH TIME: 1699574013.901704
[11/09 23:53:33   1242s] TotalInstCnt at PhyDesignMc Initialization: 0
[11/09 23:53:33   1242s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:42 mem=1987.6M
[11/09 23:53:33   1242s] ### Creating RouteCongInterface, started
[11/09 23:53:33   1242s] 
[11/09 23:53:33   1242s] Creating Lib Analyzer ...
[11/09 23:53:33   1242s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[11/09 23:53:33   1242s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[11/09 23:53:33   1242s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/09 23:53:33   1242s] 
[11/09 23:53:33   1242s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/09 23:53:34   1242s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:43 mem=1989.6M
[11/09 23:53:34   1242s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:43 mem=1989.6M
[11/09 23:53:34   1242s] Creating Lib Analyzer, finished. 
[11/09 23:53:34   1242s] 
[11/09 23:53:34   1242s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[11/09 23:53:34   1242s] 
[11/09 23:53:34   1242s] #optDebug: {0, 1.000}
[11/09 23:53:34   1242s] ### Creating RouteCongInterface, finished
[11/09 23:53:34   1242s] {MG  {8 0 18 0.433872}  {10 0 39.9 0.958048} }
[11/09 23:53:34   1242s] ### Creating LA Mngr. totSessionCpu=0:20:43 mem=1989.6M
[11/09 23:53:34   1242s] ### Creating LA Mngr, finished. totSessionCpu=0:20:43 mem=1989.6M
[11/09 23:53:34   1242s] *info: 4 io nets excluded
[11/09 23:53:34   1242s] *info: 1 clock net excluded
[11/09 23:53:34   1242s] *info: 3 multi-driver nets excluded.
[11/09 23:53:34   1242s] *info: 1123 no-driver nets excluded.
[11/09 23:53:34   1242s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.23637.4
[11/09 23:53:34   1242s] ** GigaOpt Optimizer WNS Slack 0.062 TNS Slack 0.000 Density 0.00
[11/09 23:53:34   1242s] Optimizer TNS Opt
[11/09 23:53:34   1242s] OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/09 23:53:34   1242s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2046.9M, EPOCH TIME: 1699574014.800927
[11/09 23:53:34   1242s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2046.9M, EPOCH TIME: 1699574014.801105
[11/09 23:53:34   1243s] 
[11/09 23:53:34   1243s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2046.9M) ***
[11/09 23:53:34   1243s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/09 23:53:34   1243s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[11/09 23:53:34   1243s] 
[11/09 23:53:34   1243s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2046.9M) ***
[11/09 23:53:34   1243s] 
[11/09 23:53:34   1243s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.23637.4
[11/09 23:53:34   1243s] Total-nets :: 4, Stn-nets :: 4, ratio :: 100 %, Total-len 0, Stn-len 0
[11/09 23:53:34   1243s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2027.8M, EPOCH TIME: 1699574014.939683
[11/09 23:53:34   1243s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1987.8M, EPOCH TIME: 1699574014.945382
[11/09 23:53:34   1243s] TotalInstCnt at PhyDesignMc Destruction: 0
[11/09 23:53:34   1243s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23637.13
[11/09 23:53:34   1243s] *** TnsOpt #2 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:20:43.1/2:14:58.1 (0.2), mem = 1987.8M
[11/09 23:53:34   1243s] 
[11/09 23:53:34   1243s] =============================================================================================
[11/09 23:53:34   1243s]  Step TAT Report for TnsOpt #2                                                  21.12-s106_1
[11/09 23:53:34   1243s] =============================================================================================
[11/09 23:53:34   1243s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:53:34   1243s] ---------------------------------------------------------------------------------------------
[11/09 23:53:34   1243s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:34   1243s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  61.6 % )     0:00:00.7 /  0:00:00.7    1.0
[11/09 23:53:34   1243s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:34   1243s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    0.9
[11/09 23:53:34   1243s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.3 % )     0:00:00.7 /  0:00:00.7    1.0
[11/09 23:53:34   1243s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:34   1243s] [ TransformInit          ]      1   0:00:00.2  (  15.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 23:53:34   1243s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:34   1243s] [ MISC                   ]          0:00:00.1  (  13.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/09 23:53:34   1243s] ---------------------------------------------------------------------------------------------
[11/09 23:53:34   1243s]  TnsOpt #2 TOTAL                    0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[11/09 23:53:34   1243s] ---------------------------------------------------------------------------------------------
[11/09 23:53:34   1243s] 
[11/09 23:53:34   1243s] End: GigaOpt Optimization in TNS mode
[11/09 23:53:34   1243s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/09 23:53:34   1243s] Info: 4 io nets excluded
[11/09 23:53:34   1243s] Info: 1 clock net  excluded from IPO operation.
[11/09 23:53:34   1243s] ### Creating LA Mngr. totSessionCpu=0:20:43 mem=1987.8M
[11/09 23:53:34   1243s] ### Creating LA Mngr, finished. totSessionCpu=0:20:43 mem=1987.8M
[11/09 23:53:34   1243s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/09 23:53:34   1243s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 23:53:34   1243s] ### Creating PhyDesignMc. totSessionCpu=0:20:43 mem=2045.0M
[11/09 23:53:34   1243s] OPERPROF: Starting DPlace-Init at level 1, MEM:2045.0M, EPOCH TIME: 1699574014.959974
[11/09 23:53:34   1243s] z: 2, totalTracks: 1
[11/09 23:53:34   1243s] z: 4, totalTracks: 1
[11/09 23:53:34   1243s] z: 6, totalTracks: 1
[11/09 23:53:34   1243s] z: 8, totalTracks: 1
[11/09 23:53:34   1243s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[11/09 23:53:34   1243s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2045.0M, EPOCH TIME: 1699574014.964246
[11/09 23:53:34   1243s] 
[11/09 23:53:34   1243s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 23:53:34   1243s] 
[11/09 23:53:34   1243s]  Skipping Bad Lib Cell Checking (CMU) !
[11/09 23:53:34   1243s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2045.0M, EPOCH TIME: 1699574014.995637
[11/09 23:53:34   1243s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2045.0M, EPOCH TIME: 1699574014.995792
[11/09 23:53:34   1243s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2045.0M, EPOCH TIME: 1699574014.995899
[11/09 23:53:34   1243s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2045.0MB).
[11/09 23:53:34   1243s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.036, MEM:2045.0M, EPOCH TIME: 1699574014.996104
[11/09 23:53:35   1243s] TotalInstCnt at PhyDesignMc Initialization: 0
[11/09 23:53:35   1243s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:43 mem=2045.0M
[11/09 23:53:35   1243s] Begin: Area Reclaim Optimization
[11/09 23:53:35   1243s] *** AreaOpt #3 [begin] : totSession cpu/real = 0:20:43.2/2:14:58.2 (0.2), mem = 2045.0M
[11/09 23:53:35   1243s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23637.14
[11/09 23:53:35   1243s] ### Creating RouteCongInterface, started
[11/09 23:53:35   1243s] 
[11/09 23:53:35   1243s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/09 23:53:35   1243s] 
[11/09 23:53:35   1243s] #optDebug: {0, 1.000}
[11/09 23:53:35   1243s] ### Creating RouteCongInterface, finished
[11/09 23:53:35   1243s] {MG  {8 0 18 0.433872}  {10 0 39.9 0.958048} }
[11/09 23:53:35   1243s] ### Creating LA Mngr. totSessionCpu=0:20:43 mem=2045.0M
[11/09 23:53:35   1243s] ### Creating LA Mngr, finished. totSessionCpu=0:20:43 mem=2045.0M
[11/09 23:53:35   1243s] Usable buffer cells for single buffer setup transform:
[11/09 23:53:35   1243s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[11/09 23:53:35   1243s] Number of usable buffer cells above: 10
[11/09 23:53:35   1243s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2045.0M, EPOCH TIME: 1699574015.142341
[11/09 23:53:35   1243s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2045.0M, EPOCH TIME: 1699574015.142615
[11/09 23:53:35   1243s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 0.00
[11/09 23:53:35   1243s] +---------+---------+--------+--------+------------+--------+
[11/09 23:53:35   1243s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/09 23:53:35   1243s] +---------+---------+--------+--------+------------+--------+
[11/09 23:53:35   1243s] |    0.00%|        -|   0.083|   0.000|   0:00:00.0| 2045.0M|
[11/09 23:53:35   1243s] |    0.00%|        0|   0.083|   0.000|   0:00:00.0| 2045.0M|
[11/09 23:53:35   1243s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[11/09 23:53:35   1243s] |    0.00%|        0|   0.083|   0.000|   0:00:00.0| 2045.0M|
[11/09 23:53:35   1243s] |    0.00%|        0|   0.083|   0.000|   0:00:00.0| 2045.0M|
[11/09 23:53:35   1243s] |    0.00%|        0|   0.083|   0.000|   0:00:00.0| 2045.0M|
[11/09 23:53:35   1243s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[11/09 23:53:35   1243s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[11/09 23:53:35   1243s] |    0.00%|        0|   0.083|   0.000|   0:00:00.0| 2045.0M|
[11/09 23:53:35   1243s] +---------+---------+--------+--------+------------+--------+
[11/09 23:53:35   1243s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 0.00
[11/09 23:53:35   1243s] 
[11/09 23:53:35   1243s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/09 23:53:35   1243s] --------------------------------------------------------------
[11/09 23:53:35   1243s] |                                   | Total     | Sequential |
[11/09 23:53:35   1243s] --------------------------------------------------------------
[11/09 23:53:35   1243s] | Num insts resized                 |       0  |       0    |
[11/09 23:53:35   1243s] | Num insts undone                  |       0  |       0    |
[11/09 23:53:35   1243s] | Num insts Downsized               |       0  |       0    |
[11/09 23:53:35   1243s] | Num insts Samesized               |       0  |       0    |
[11/09 23:53:35   1243s] | Num insts Upsized                 |       0  |       0    |
[11/09 23:53:35   1243s] | Num multiple commits+uncommits    |       0  |       -    |
[11/09 23:53:35   1243s] --------------------------------------------------------------
[11/09 23:53:35   1243s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[11/09 23:53:35   1243s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2045.0M, EPOCH TIME: 1699574015.152326
[11/09 23:53:35   1243s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:2045.0M, EPOCH TIME: 1699574015.157632
[11/09 23:53:35   1243s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2045.0M, EPOCH TIME: 1699574015.158726
[11/09 23:53:35   1243s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2045.0M, EPOCH TIME: 1699574015.158925
[11/09 23:53:35   1243s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2045.0M, EPOCH TIME: 1699574015.162739
[11/09 23:53:35   1243s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.031, MEM:2045.0M, EPOCH TIME: 1699574015.193883
[11/09 23:53:35   1243s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2045.0M, EPOCH TIME: 1699574015.194062
[11/09 23:53:35   1243s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2045.0M, EPOCH TIME: 1699574015.194231
[11/09 23:53:35   1243s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2045.0M, EPOCH TIME: 1699574015.194345
[11/09 23:53:35   1243s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2045.0M, EPOCH TIME: 1699574015.194499
[11/09 23:53:35   1243s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.036, MEM:2045.0M, EPOCH TIME: 1699574015.194674
[11/09 23:53:35   1243s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.036, MEM:2045.0M, EPOCH TIME: 1699574015.194758
[11/09 23:53:35   1243s] TDRefine: refinePlace mode is spiral
[11/09 23:53:35   1243s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23637.3
[11/09 23:53:35   1243s] OPERPROF: Starting RefinePlace at level 1, MEM:2045.0M, EPOCH TIME: 1699574015.194879
[11/09 23:53:35   1243s] *** Starting refinePlace (0:20:43 mem=2045.0M) ***
[11/09 23:53:35   1243s] Total net bbox length = 0.000e+00 (0.000e+00 0.000e+00) (ext = 0.000e+00)
[11/09 23:53:35   1243s] 
[11/09 23:53:35   1243s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 23:53:35   1243s] **WARN: (IMPSP-2022):	No instances to legalize in design.
[11/09 23:53:35   1243s] Type 'man IMPSP-2022' for more detail.
[11/09 23:53:35   1243s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/09 23:53:35   1243s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/09 23:53:35   1243s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/09 23:53:35   1243s] Total net bbox length = 0.000e+00 (0.000e+00 0.000e+00) (ext = 0.000e+00)
[11/09 23:53:35   1243s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2045.0MB
[11/09 23:53:35   1243s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2045.0MB) @(0:20:43 - 0:20:43).
[11/09 23:53:35   1243s] *** Finished refinePlace (0:20:43 mem=2045.0M) ***
[11/09 23:53:35   1243s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23637.3
[11/09 23:53:35   1243s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.005, MEM:2045.0M, EPOCH TIME: 1699574015.199573
[11/09 23:53:35   1243s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2045.0M, EPOCH TIME: 1699574015.203760
[11/09 23:53:35   1243s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:2045.0M, EPOCH TIME: 1699574015.208932
[11/09 23:53:35   1243s] *** maximum move = 20.18 um ***
[11/09 23:53:35   1243s] *** Finished re-routing un-routed nets (2045.0M) ***
[11/09 23:53:35   1243s] **ERROR: (IMPESI-2221):	No driver pad_rx/PAD is found in the delay stage for net rx.
**ERROR: (IMPESI-2221):	No driver pad_rx/PAD is found in the delay stage for net rx.
**ERROR: (IMPESI-2221):	No driver pad_nrst/PAD is found in the delay stage for net reset_n.
**ERROR: (IMPESI-2221):	No driver pad_nrst/PAD is found in the delay stage for net reset_n.
[11/09 23:53:35   1243s] OPERPROF: Starting DPlace-Init at level 1, MEM:2068.6M, EPOCH TIME: 1699574015.215023
[11/09 23:53:35   1243s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2068.6M, EPOCH TIME: 1699574015.219591
[11/09 23:53:35   1243s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2068.6M, EPOCH TIME: 1699574015.251445
[11/09 23:53:35   1243s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2068.6M, EPOCH TIME: 1699574015.251647
[11/09 23:53:35   1243s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2068.6M, EPOCH TIME: 1699574015.251763
[11/09 23:53:35   1243s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2068.6M, EPOCH TIME: 1699574015.251871
[11/09 23:53:35   1243s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2068.6M, EPOCH TIME: 1699574015.252041
[11/09 23:53:35   1243s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.037, MEM:2068.6M, EPOCH TIME: 1699574015.252292
[11/09 23:53:35   1243s] 
[11/09 23:53:35   1243s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2068.6M) ***
[11/09 23:53:35   1243s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23637.14
[11/09 23:53:35   1243s] *** AreaOpt #3 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:20:43.4/2:14:58.4 (0.2), mem = 2068.6M
[11/09 23:53:35   1243s] 
[11/09 23:53:35   1243s] =============================================================================================
[11/09 23:53:35   1243s]  Step TAT Report for AreaOpt #3                                                 21.12-s106_1
[11/09 23:53:35   1243s] =============================================================================================
[11/09 23:53:35   1243s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:53:35   1243s] ---------------------------------------------------------------------------------------------
[11/09 23:53:35   1243s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:35   1243s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:35   1243s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  20.6 % )     0:00:00.1 /  0:00:00.0    0.9
[11/09 23:53:35   1243s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:35   1243s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:35   1243s] [ RefinePlace            ]      1   0:00:00.1  (  41.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/09 23:53:35   1243s] [ MISC                   ]          0:00:00.1  (  37.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/09 23:53:35   1243s] ---------------------------------------------------------------------------------------------
[11/09 23:53:35   1243s]  AreaOpt #3 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/09 23:53:35   1243s] ---------------------------------------------------------------------------------------------
[11/09 23:53:35   1243s] 
[11/09 23:53:35   1243s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2049.5M, EPOCH TIME: 1699574015.260380
[11/09 23:53:35   1243s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1988.5M, EPOCH TIME: 1699574015.265911
[11/09 23:53:35   1243s] TotalInstCnt at PhyDesignMc Destruction: 0
[11/09 23:53:35   1243s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1988.54M, totSessionCpu=0:20:43).
[11/09 23:53:35   1243s] postCtsLateCongRepair #1 0
[11/09 23:53:35   1243s] postCtsLateCongRepair #1 0
[11/09 23:53:35   1243s] postCtsLateCongRepair #1 0
[11/09 23:53:35   1243s] postCtsLateCongRepair #1 0
[11/09 23:53:35   1243s] Starting local wire reclaim
[11/09 23:53:35   1243s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1988.5M, EPOCH TIME: 1699574015.317397
[11/09 23:53:35   1243s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1988.5M, EPOCH TIME: 1699574015.317584
[11/09 23:53:35   1243s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1988.5M, EPOCH TIME: 1699574015.317772
[11/09 23:53:35   1243s] z: 2, totalTracks: 1
[11/09 23:53:35   1243s] z: 4, totalTracks: 1
[11/09 23:53:35   1243s] z: 6, totalTracks: 1
[11/09 23:53:35   1243s] z: 8, totalTracks: 1
[11/09 23:53:35   1243s] #spOpts: hrOri=1 hrSnap=1 
[11/09 23:53:35   1243s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1988.5M, EPOCH TIME: 1699574015.322154
[11/09 23:53:35   1243s] 
[11/09 23:53:35   1243s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 23:53:35   1243s] 
[11/09 23:53:35   1243s]  Skipping Bad Lib Cell Checking (CMU) !
[11/09 23:53:35   1243s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.032, MEM:1988.5M, EPOCH TIME: 1699574015.354048
[11/09 23:53:35   1243s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1988.5M, EPOCH TIME: 1699574015.354281
[11/09 23:53:35   1243s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1988.5M, EPOCH TIME: 1699574015.354397
[11/09 23:53:35   1243s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1988.5MB).
[11/09 23:53:35   1243s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.037, MEM:1988.5M, EPOCH TIME: 1699574015.354597
[11/09 23:53:35   1243s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.037, MEM:1988.5M, EPOCH TIME: 1699574015.354689
[11/09 23:53:35   1243s] TDRefine: refinePlace mode is spiral
[11/09 23:53:35   1243s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23637.4
[11/09 23:53:35   1243s] OPERPROF:   Starting RefinePlace at level 2, MEM:1988.5M, EPOCH TIME: 1699574015.354822
[11/09 23:53:35   1243s] *** Starting refinePlace (0:20:44 mem=1988.5M) ***
[11/09 23:53:35   1243s] Total net bbox length = 0.000e+00 (0.000e+00 0.000e+00) (ext = 0.000e+00)
[11/09 23:53:35   1243s] 
[11/09 23:53:35   1243s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 23:53:35   1243s] **WARN: (IMPSP-2022):	No instances to legalize in design.
[11/09 23:53:35   1243s] Type 'man IMPSP-2022' for more detail.
[11/09 23:53:35   1243s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/09 23:53:35   1243s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/09 23:53:35   1243s] Total net bbox length = 0.000e+00 (0.000e+00 0.000e+00) (ext = 0.000e+00)
[11/09 23:53:35   1243s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1988.5MB
[11/09 23:53:35   1243s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1988.5MB) @(0:20:44 - 0:20:44).
[11/09 23:53:35   1243s] *** Finished refinePlace (0:20:44 mem=1988.5M) ***
[11/09 23:53:35   1243s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23637.4
[11/09 23:53:35   1243s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.005, MEM:1988.5M, EPOCH TIME: 1699574015.359557
[11/09 23:53:35   1243s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1988.5M, EPOCH TIME: 1699574015.359672
[11/09 23:53:35   1243s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.005, MEM:1988.5M, EPOCH TIME: 1699574015.364973
[11/09 23:53:35   1243s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.040, REAL:0.048, MEM:1988.5M, EPOCH TIME: 1699574015.365181
[11/09 23:53:35   1243s] eGR doReRoute: optGuide
[11/09 23:53:35   1243s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1988.5M, EPOCH TIME: 1699574015.372693
[11/09 23:53:35   1243s] All LLGs are deleted
[11/09 23:53:35   1243s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1988.5M, EPOCH TIME: 1699574015.372846
[11/09 23:53:35   1243s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1988.5M, EPOCH TIME: 1699574015.372963
[11/09 23:53:35   1243s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1988.5M, EPOCH TIME: 1699574015.373182
[11/09 23:53:35   1243s] ### Creating LA Mngr. totSessionCpu=0:20:44 mem=1988.5M
[11/09 23:53:35   1243s] ### Creating LA Mngr, finished. totSessionCpu=0:20:44 mem=1988.5M
[11/09 23:53:35   1243s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/09 23:53:35   1243s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/09 23:53:35   1243s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1988.54 MB )
[11/09 23:53:35   1243s] (I)      ==================== Layers =====================
[11/09 23:53:35   1243s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 23:53:35   1243s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/09 23:53:35   1243s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 23:53:35   1243s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/09 23:53:35   1243s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/09 23:53:35   1243s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/09 23:53:35   1243s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/09 23:53:35   1243s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/09 23:53:35   1243s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/09 23:53:35   1243s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/09 23:53:35   1243s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/09 23:53:35   1243s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/09 23:53:35   1243s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/09 23:53:35   1243s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/09 23:53:35   1243s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/09 23:53:35   1243s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/09 23:53:35   1243s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/09 23:53:35   1243s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/09 23:53:35   1243s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/09 23:53:35   1243s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/09 23:53:35   1243s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/09 23:53:35   1243s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[11/09 23:53:35   1243s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[11/09 23:53:35   1243s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[11/09 23:53:35   1243s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[11/09 23:53:35   1243s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 23:53:35   1243s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/09 23:53:35   1243s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[11/09 23:53:35   1243s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[11/09 23:53:35   1243s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[11/09 23:53:35   1243s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[11/09 23:53:35   1243s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[11/09 23:53:35   1243s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[11/09 23:53:35   1243s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[11/09 23:53:35   1243s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[11/09 23:53:35   1243s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[11/09 23:53:35   1243s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[11/09 23:53:35   1243s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[11/09 23:53:35   1243s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/09 23:53:35   1243s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[11/09 23:53:35   1243s] (I)      +-----+----+---------+---------+--------+-------+
[11/09 23:53:35   1243s] (I)      Started Import and model ( Curr Mem: 1988.54 MB )
[11/09 23:53:35   1243s] (I)      Default pattern map key = risc_v_Pad_Frame_default.
[11/09 23:53:35   1243s] (I)      == Non-default Options ==
[11/09 23:53:35   1243s] (I)      Maximum routing layer                              : 11
[11/09 23:53:35   1243s] (I)      Minimum routing layer                              : 1
[11/09 23:53:35   1243s] (I)      Number of threads                                  : 1
[11/09 23:53:35   1243s] (I)      Method to set GCell size                           : row
[11/09 23:53:35   1243s] (I)      Counted 1543 PG shapes. We will not process PG shapes layer by layer.
[11/09 23:53:35   1243s] (I)      Use row-based GCell size
[11/09 23:53:35   1243s] (I)      Use row-based GCell align
[11/09 23:53:35   1243s] (I)      layer 0 area = 80000
[11/09 23:53:35   1243s] (I)      layer 1 area = 80000
[11/09 23:53:35   1243s] (I)      layer 2 area = 80000
[11/09 23:53:35   1243s] (I)      layer 3 area = 80000
[11/09 23:53:35   1243s] (I)      layer 4 area = 80000
[11/09 23:53:35   1243s] (I)      layer 5 area = 80000
[11/09 23:53:35   1243s] (I)      layer 6 area = 80000
[11/09 23:53:35   1243s] (I)      layer 7 area = 80000
[11/09 23:53:35   1243s] (I)      layer 8 area = 80000
[11/09 23:53:35   1243s] (I)      layer 9 area = 400000
[11/09 23:53:35   1243s] (I)      layer 10 area = 400000
[11/09 23:53:35   1243s] (I)      GCell unit size   : 3420
[11/09 23:53:35   1243s] (I)      GCell multiplier  : 1
[11/09 23:53:35   1243s] (I)      GCell row height  : 3420
[11/09 23:53:35   1243s] (I)      Actual row height : 3420
[11/09 23:53:35   1243s] (I)      GCell align ref   : 580000 579880
[11/09 23:53:35   1243s] [NR-eGR] Track table information for default rule: 
[11/09 23:53:35   1243s] [NR-eGR] Metal1 has single uniform track structure
[11/09 23:53:35   1243s] [NR-eGR] Metal2 has single uniform track structure
[11/09 23:53:35   1243s] [NR-eGR] Metal3 has single uniform track structure
[11/09 23:53:35   1243s] [NR-eGR] Metal4 has single uniform track structure
[11/09 23:53:35   1243s] [NR-eGR] Metal5 has single uniform track structure
[11/09 23:53:35   1243s] [NR-eGR] Metal6 has single uniform track structure
[11/09 23:53:35   1243s] [NR-eGR] Metal7 has single uniform track structure
[11/09 23:53:35   1243s] [NR-eGR] Metal8 has single uniform track structure
[11/09 23:53:35   1243s] [NR-eGR] Metal9 has single uniform track structure
[11/09 23:53:35   1243s] [NR-eGR] Metal10 has single uniform track structure
[11/09 23:53:35   1243s] [NR-eGR] Metal11 has single uniform track structure
[11/09 23:53:35   1243s] (I)      ================== Default via ===================
[11/09 23:53:35   1243s] (I)      +----+------------------+------------------------+
[11/09 23:53:35   1243s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[11/09 23:53:35   1243s] (I)      +----+------------------+------------------------+
[11/09 23:53:35   1243s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[11/09 23:53:35   1243s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[11/09 23:53:35   1243s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[11/09 23:53:35   1243s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[11/09 23:53:35   1243s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[11/09 23:53:35   1243s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[11/09 23:53:35   1243s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[11/09 23:53:35   1243s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[11/09 23:53:35   1243s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[11/09 23:53:35   1243s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[11/09 23:53:35   1243s] (I)      +----+------------------+------------------------+
[11/09 23:53:35   1243s] [NR-eGR] Read 2607 PG shapes
[11/09 23:53:35   1243s] [NR-eGR] Read 0 clock shapes
[11/09 23:53:35   1243s] [NR-eGR] Read 0 other shapes
[11/09 23:53:35   1243s] [NR-eGR] #Routing Blockages  : 0
[11/09 23:53:35   1243s] [NR-eGR] #Instance Blockages : 736
[11/09 23:53:35   1243s] [NR-eGR] #PG Blockages       : 2607
[11/09 23:53:35   1243s] [NR-eGR] #Halo Blockages     : 0
[11/09 23:53:35   1243s] [NR-eGR] #Boundary Blockages : 0
[11/09 23:53:35   1243s] [NR-eGR] #Clock Blockages    : 0
[11/09 23:53:35   1243s] [NR-eGR] #Other Blockages    : 0
[11/09 23:53:35   1243s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/09 23:53:35   1243s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/09 23:53:35   1243s] [NR-eGR] Read 4 nets ( ignored 0 )
[11/09 23:53:35   1243s] (I)      early_global_route_priority property id does not exist.
[11/09 23:53:35   1243s] (I)      Read Num Blocks=3343  Num Prerouted Wires=0  Num CS=0
[11/09 23:53:35   1243s] (I)      Layer 0 (H) : #blockages 1479 : #preroutes 0
[11/09 23:53:35   1243s] (I)      Layer 1 (V) : #blockages 1148 : #preroutes 0
[11/09 23:53:35   1243s] (I)      Layer 2 (H) : #blockages 72 : #preroutes 0
[11/09 23:53:35   1243s] (I)      Layer 3 (V) : #blockages 472 : #preroutes 0
[11/09 23:53:35   1243s] (I)      Layer 4 (H) : #blockages 24 : #preroutes 0
[11/09 23:53:35   1243s] (I)      Layer 5 (V) : #blockages 24 : #preroutes 0
[11/09 23:53:35   1243s] (I)      Layer 6 (H) : #blockages 24 : #preroutes 0
[11/09 23:53:35   1243s] (I)      Layer 7 (V) : #blockages 24 : #preroutes 0
[11/09 23:53:35   1243s] (I)      Layer 8 (H) : #blockages 24 : #preroutes 0
[11/09 23:53:35   1243s] (I)      Layer 9 (V) : #blockages 24 : #preroutes 0
[11/09 23:53:35   1243s] (I)      Layer 10 (H) : #blockages 28 : #preroutes 0
[11/09 23:53:35   1243s] (I)      Number of ignored nets                =      0
[11/09 23:53:35   1243s] (I)      Number of connected nets              =      0
[11/09 23:53:35   1243s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/09 23:53:35   1243s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/09 23:53:35   1243s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/09 23:53:35   1243s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/09 23:53:35   1243s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/09 23:53:35   1243s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/09 23:53:35   1243s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/09 23:53:35   1243s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/09 23:53:35   1243s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/09 23:53:35   1243s] (I)      Ndr track 0 does not exist
[11/09 23:53:35   1243s] (I)      ---------------------Grid Graph Info--------------------
[11/09 23:53:35   1243s] (I)      Routing area        : (0, 0) - (1600000, 1600180)
[11/09 23:53:35   1243s] (I)      Core area           : (580000, 579880) - (1020000, 1018780)
[11/09 23:53:35   1243s] (I)      Site width          :   400  (dbu)
[11/09 23:53:35   1243s] (I)      Row height          :  3420  (dbu)
[11/09 23:53:35   1243s] (I)      GCell row height    :  3420  (dbu)
[11/09 23:53:35   1243s] (I)      GCell width         :  3420  (dbu)
[11/09 23:53:35   1243s] (I)      GCell height        :  3420  (dbu)
[11/09 23:53:35   1243s] (I)      Grid                :   468   468    11
[11/09 23:53:35   1243s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[11/09 23:53:35   1243s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[11/09 23:53:35   1243s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[11/09 23:53:35   1243s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[11/09 23:53:35   1243s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[11/09 23:53:35   1243s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[11/09 23:53:35   1243s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[11/09 23:53:35   1243s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[11/09 23:53:35   1243s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[11/09 23:53:35   1243s] (I)      Total num of tracks :  4211  4000  4211  4000  4211  4000  4211  4000  4211  1599  1684
[11/09 23:53:35   1243s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[11/09 23:53:35   1243s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[11/09 23:53:35   1243s] (I)      --------------------------------------------------------
[11/09 23:53:35   1243s] 
[11/09 23:53:35   1243s] [NR-eGR] ============ Routing rule table ============
[11/09 23:53:35   1243s] [NR-eGR] Rule id: 0  Nets: 0
[11/09 23:53:35   1243s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/09 23:53:35   1243s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[11/09 23:53:35   1243s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[11/09 23:53:35   1243s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[11/09 23:53:35   1243s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[11/09 23:53:35   1243s] [NR-eGR] ========================================
[11/09 23:53:35   1243s] [NR-eGR] 
[11/09 23:53:35   1243s] (I)      =============== Blocked Tracks ===============
[11/09 23:53:35   1243s] (I)      +-------+---------+----------+---------------+
[11/09 23:53:35   1243s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/09 23:53:35   1243s] (I)      +-------+---------+----------+---------------+
[11/09 23:53:35   1243s] (I)      |     1 | 1970748 |  1685413 |        85.52% |
[11/09 23:53:35   1243s] (I)      |     2 | 1872000 |  1572340 |        83.99% |
[11/09 23:53:35   1243s] (I)      |     3 | 1970748 |  1607875 |        81.59% |
[11/09 23:53:35   1243s] (I)      |     4 | 1872000 |  1531864 |        81.83% |
[11/09 23:53:35   1243s] (I)      |     5 | 1970748 |  1607839 |        81.59% |
[11/09 23:53:35   1243s] (I)      |     6 | 1872000 |  1531864 |        81.83% |
[11/09 23:53:35   1243s] (I)      |     7 | 1970748 |  1607839 |        81.59% |
[11/09 23:53:35   1243s] (I)      |     8 | 1872000 |  1531864 |        81.83% |
[11/09 23:53:35   1243s] (I)      |     9 | 1970748 |  1607839 |        81.59% |
[11/09 23:53:35   1243s] (I)      |    10 |  748332 |   612872 |        81.90% |
[11/09 23:53:35   1243s] (I)      |    11 |  788112 |   645606 |        81.92% |
[11/09 23:53:35   1243s] (I)      +-------+---------+----------+---------------+
[11/09 23:53:35   1243s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 2019.04 MB )
[11/09 23:53:35   1243s] [NR-eGR] No Net to Route
[11/09 23:53:35   1243s] (I)      total 2D Cap : 3397823 = (1908766 H, 1489057 V)
[11/09 23:53:35   1243s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/09 23:53:35   1243s] [NR-eGR] No Net to Route
[11/09 23:53:35   1243s] (I)      Started Export ( Curr Mem: 2024.69 MB )
[11/09 23:53:35   1243s] [NR-eGR]                  Length (um)  Vias 
[11/09 23:53:35   1243s] [NR-eGR] -----------------------------------
[11/09 23:53:35   1243s] [NR-eGR]  Metal1   (1H)          1688  4472 
[11/09 23:53:35   1243s] [NR-eGR]  Metal2   (2V)          5939  2227 
[11/09 23:53:35   1243s] [NR-eGR]  Metal3   (3H)          3129    62 
[11/09 23:53:35   1243s] [NR-eGR]  Metal4   (4V)           334    12 
[11/09 23:53:35   1243s] [NR-eGR]  Metal5   (5H)           323     8 
[11/09 23:53:35   1243s] [NR-eGR]  Metal6   (6V)             0     8 
[11/09 23:53:35   1243s] [NR-eGR]  Metal7   (7H)             0     8 
[11/09 23:53:35   1243s] [NR-eGR]  Metal8   (8V)             0     8 
[11/09 23:53:35   1243s] [NR-eGR]  Metal9   (9H)             0     8 
[11/09 23:53:35   1243s] [NR-eGR]  Metal10  (10V)            0     8 
[11/09 23:53:35   1243s] [NR-eGR]  Metal11  (11H)            0     0 
[11/09 23:53:35   1243s] [NR-eGR] -----------------------------------
[11/09 23:53:35   1243s] [NR-eGR]           Total        11412  6821 
[11/09 23:53:35   1243s] [NR-eGR] --------------------------------------------------------------------------
[11/09 23:53:35   1243s] [NR-eGR] Total half perimeter of net bounding box: 0um
[11/09 23:53:35   1243s] [NR-eGR] Total length: 11412um, number of vias: 6821
[11/09 23:53:35   1243s] [NR-eGR] --------------------------------------------------------------------------
[11/09 23:53:35   1243s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/09 23:53:35   1243s] [NR-eGR] --------------------------------------------------------------------------
[11/09 23:53:35   1243s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2015.08 MB )
[11/09 23:53:35   1243s] Saved RC grid cleaned up.
[11/09 23:53:35   1243s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 1992.08 MB )
[11/09 23:53:35   1243s] (I)      ====================================== Runtime Summary =======================================
[11/09 23:53:35   1243s] (I)       Step                                         %        Start       Finish      Real       CPU 
[11/09 23:53:35   1243s] (I)      ----------------------------------------------------------------------------------------------
[11/09 23:53:35   1243s] (I)       Early Global Route kernel              100.00%  7300.61 sec  7300.86 sec  0.26 sec  0.25 sec 
[11/09 23:53:35   1243s] (I)       +-Import and model                      53.23%  7300.61 sec  7300.75 sec  0.14 sec  0.13 sec 
[11/09 23:53:35   1243s] (I)       | +-Create place DB                      0.30%  7300.61 sec  7300.61 sec  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)       | | +-Import place data                  0.22%  7300.61 sec  7300.61 sec  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)       | | | +-Read instances and placement     0.03%  7300.61 sec  7300.61 sec  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)       | | | +-Read nets                        0.03%  7300.61 sec  7300.61 sec  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)       | +-Create route DB                     41.92%  7300.61 sec  7300.72 sec  0.11 sec  0.10 sec 
[11/09 23:53:35   1243s] (I)       | | +-Import route data (1T)            41.73%  7300.61 sec  7300.72 sec  0.11 sec  0.10 sec 
[11/09 23:53:35   1243s] (I)       | | | +-Read blockages ( Layer 1-11 )    0.72%  7300.62 sec  7300.62 sec  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)       | | | | +-Read routing blockages         0.00%  7300.62 sec  7300.62 sec  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)       | | | | +-Read instance blockages        0.05%  7300.62 sec  7300.62 sec  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)       | | | | +-Read PG blockages              0.04%  7300.62 sec  7300.62 sec  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)       | | | | +-Read clock blockages           0.01%  7300.62 sec  7300.62 sec  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)       | | | | +-Read other blockages           0.01%  7300.62 sec  7300.62 sec  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)       | | | | +-Read halo blockages            0.00%  7300.62 sec  7300.62 sec  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)       | | | | +-Read boundary cut boxes        0.00%  7300.62 sec  7300.62 sec  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)       | | | +-Read blackboxes                  0.01%  7300.62 sec  7300.62 sec  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)       | | | +-Read prerouted                   0.02%  7300.62 sec  7300.62 sec  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)       | | | +-Read unlegalized nets            0.00%  7300.62 sec  7300.62 sec  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)       | | | +-Read nets                        0.02%  7300.62 sec  7300.62 sec  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)       | | | +-Set up via pillars               0.00%  7300.62 sec  7300.62 sec  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)       | | | +-Initialize 3D grid graph         5.22%  7300.62 sec  7300.63 sec  0.01 sec  0.02 sec 
[11/09 23:53:35   1243s] (I)       | | | +-Model blockage capacity         34.08%  7300.63 sec  7300.72 sec  0.09 sec  0.08 sec 
[11/09 23:53:35   1243s] (I)       | | | | +-Initialize 3D capacity        29.46%  7300.63 sec  7300.71 sec  0.08 sec  0.07 sec 
[11/09 23:53:35   1243s] (I)       | +-Read aux data                        0.00%  7300.72 sec  7300.72 sec  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)       | +-Others data preparation              0.36%  7300.72 sec  7300.72 sec  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)       | +-Create route kernel                 10.20%  7300.72 sec  7300.75 sec  0.03 sec  0.02 sec 
[11/09 23:53:35   1243s] (I)       +-Export 3D cong map                    30.69%  7300.75 sec  7300.83 sec  0.08 sec  0.08 sec 
[11/09 23:53:35   1243s] (I)       | +-Export 2D cong map                   2.74%  7300.82 sec  7300.83 sec  0.01 sec  0.01 sec 
[11/09 23:53:35   1243s] (I)       +-Export                                11.29%  7300.83 sec  7300.86 sec  0.03 sec  0.03 sec 
[11/09 23:53:35   1243s] (I)       | +-Export DB wires                      0.17%  7300.83 sec  7300.83 sec  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)       | | +-Export all nets                    0.00%  7300.83 sec  7300.83 sec  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)       | | +-Set wire vias                      0.00%  7300.83 sec  7300.83 sec  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)       | +-Report wirelength                    1.40%  7300.83 sec  7300.83 sec  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)       | +-Update net boxes                     0.88%  7300.83 sec  7300.84 sec  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)       | +-Update timing                        8.46%  7300.84 sec  7300.86 sec  0.02 sec  0.02 sec 
[11/09 23:53:35   1243s] (I)       +-Postprocess design                     1.61%  7300.86 sec  7300.86 sec  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)      ===================== Summary by functions =====================
[11/09 23:53:35   1243s] (I)       Lv  Step                                 %      Real       CPU 
[11/09 23:53:35   1243s] (I)      ----------------------------------------------------------------
[11/09 23:53:35   1243s] (I)        0  Early Global Route kernel      100.00%  0.26 sec  0.25 sec 
[11/09 23:53:35   1243s] (I)        1  Import and model                53.23%  0.14 sec  0.13 sec 
[11/09 23:53:35   1243s] (I)        1  Export 3D cong map              30.69%  0.08 sec  0.08 sec 
[11/09 23:53:35   1243s] (I)        1  Export                          11.29%  0.03 sec  0.03 sec 
[11/09 23:53:35   1243s] (I)        1  Postprocess design               1.61%  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)        2  Create route DB                 41.92%  0.11 sec  0.10 sec 
[11/09 23:53:35   1243s] (I)        2  Create route kernel             10.20%  0.03 sec  0.02 sec 
[11/09 23:53:35   1243s] (I)        2  Update timing                    8.46%  0.02 sec  0.02 sec 
[11/09 23:53:35   1243s] (I)        2  Export 2D cong map               2.74%  0.01 sec  0.01 sec 
[11/09 23:53:35   1243s] (I)        2  Report wirelength                1.40%  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)        2  Update net boxes                 0.88%  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)        2  Others data preparation          0.36%  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)        2  Create place DB                  0.30%  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)        2  Export DB wires                  0.17%  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)        3  Import route data (1T)          41.73%  0.11 sec  0.10 sec 
[11/09 23:53:35   1243s] (I)        3  Import place data                0.22%  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)        3  Set wire vias                    0.00%  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)        3  Export all nets                  0.00%  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)        4  Model blockage capacity         34.08%  0.09 sec  0.08 sec 
[11/09 23:53:35   1243s] (I)        4  Initialize 3D grid graph         5.22%  0.01 sec  0.02 sec 
[11/09 23:53:35   1243s] (I)        4  Read blockages ( Layer 1-11 )    0.72%  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)        4  Read nets                        0.05%  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)        4  Read instances and placement     0.03%  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)        4  Read prerouted                   0.02%  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)        4  Read unlegalized nets            0.00%  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)        5  Initialize 3D capacity          29.46%  0.08 sec  0.07 sec 
[11/09 23:53:35   1243s] (I)        5  Read instance blockages          0.05%  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)        5  Read PG blockages                0.04%  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[11/09 23:53:35   1243s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/09 23:53:35   1243s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/09 23:53:35   1243s] Extraction called for design 'risc_v_Pad_Frame' of instances=24 and nets=1136 using extraction engine 'preRoute' .
[11/09 23:53:35   1243s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 23:53:35   1243s] Type 'man IMPEXT-3530' for more detail.
[11/09 23:53:35   1243s] PreRoute RC Extraction called for design risc_v_Pad_Frame.
[11/09 23:53:35   1243s] RC Extraction called in multi-corner(2) mode.
[11/09 23:53:35   1243s] RCMode: PreRoute
[11/09 23:53:35   1243s]       RC Corner Indexes            0       1   
[11/09 23:53:35   1243s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/09 23:53:35   1243s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/09 23:53:35   1243s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/09 23:53:35   1243s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/09 23:53:35   1243s] Shrink Factor                : 1.00000
[11/09 23:53:35   1243s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 23:53:35   1243s] Using Quantus QRC technology file ...
[11/09 23:53:35   1243s] 
[11/09 23:53:35   1243s] Trim Metal Layers:
[11/09 23:53:35   1243s] LayerId::1 widthSet size::1
[11/09 23:53:35   1243s] LayerId::2 widthSet size::1
[11/09 23:53:35   1243s] LayerId::3 widthSet size::1
[11/09 23:53:35   1243s] LayerId::4 widthSet size::1
[11/09 23:53:35   1243s] LayerId::5 widthSet size::1
[11/09 23:53:35   1243s] LayerId::6 widthSet size::1
[11/09 23:53:35   1243s] LayerId::7 widthSet size::1
[11/09 23:53:35   1243s] LayerId::8 widthSet size::1
[11/09 23:53:35   1243s] LayerId::9 widthSet size::1
[11/09 23:53:35   1243s] LayerId::10 widthSet size::1
[11/09 23:53:35   1243s] LayerId::11 widthSet size::1
[11/09 23:53:35   1243s] Updating RC grid for preRoute extraction ...
[11/09 23:53:35   1243s] eee: pegSigSF::1.070000
[11/09 23:53:35   1243s] Initializing multi-corner resistance tables ...
[11/09 23:53:35   1243s] eee: l::1 avDens::0.085665 usedTrk::2212.724263 availTrk::25830.000000 sigTrk::2212.724263
[11/09 23:53:35   1243s] eee: l::2 avDens::0.030822 usedTrk::616.882749 availTrk::20014.354337 sigTrk::616.882749
[11/09 23:53:35   1243s] eee: l::3 avDens::0.015783 usedTrk::185.552047 availTrk::11756.688761 sigTrk::185.552047
[11/09 23:53:35   1243s] eee: l::4 avDens::0.014472 usedTrk::35.621609 availTrk::2461.350414 sigTrk::35.621609
[11/09 23:53:35   1243s] eee: l::5 avDens::0.076263 usedTrk::18.989386 availTrk::249.000031 sigTrk::18.989386
[11/09 23:53:35   1243s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:35   1243s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:35   1243s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:35   1243s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:35   1243s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:35   1243s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:35   1243s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/09 23:53:35   1243s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.304029 ; uaWl: 1.000000 ; uaWlH: 0.057536 ; aWlH: 0.000000 ; Pmax: 0.806100 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[11/09 23:53:35   1243s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1981.082M)
[11/09 23:53:35   1243s] Compute RC Scale Done ...
[11/09 23:53:35   1243s] OPERPROF: Starting HotSpotCal at level 1, MEM:2000.2M, EPOCH TIME: 1699574015.746726
[11/09 23:53:35   1243s] [hotspot] +------------+---------------+---------------+
[11/09 23:53:35   1243s] [hotspot] |            |   max hotspot | total hotspot |
[11/09 23:53:35   1243s] [hotspot] +------------+---------------+---------------+
[11/09 23:53:35   1243s] [hotspot] | normalized |          0.00 |          0.00 |
[11/09 23:53:35   1243s] [hotspot] +------------+---------------+---------------+
[11/09 23:53:35   1243s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/09 23:53:35   1243s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/09 23:53:35   1243s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.008, MEM:2000.2M, EPOCH TIME: 1699574015.754806
[11/09 23:53:35   1243s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[11/09 23:53:35   1243s] Begin: GigaOpt Route Type Constraints Refinement
[11/09 23:53:35   1243s] *** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:20:43.9/2:14:58.9 (0.2), mem = 2000.2M
[11/09 23:53:35   1243s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23637.15
[11/09 23:53:35   1243s] ### Creating RouteCongInterface, started
[11/09 23:53:35   1243s] 
[11/09 23:53:35   1243s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[11/09 23:53:35   1243s] 
[11/09 23:53:35   1243s] #optDebug: {0, 1.000}
[11/09 23:53:35   1243s] ### Creating RouteCongInterface, finished
[11/09 23:53:35   1243s] Updated routing constraints on 0 nets.
[11/09 23:53:35   1243s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23637.15
[11/09 23:53:35   1243s] *** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:20:44.0/2:14:59.0 (0.2), mem = 2000.2M
[11/09 23:53:35   1243s] 
[11/09 23:53:35   1243s] =============================================================================================
[11/09 23:53:35   1243s]  Step TAT Report for CongRefineRouteType #3                                     21.12-s106_1
[11/09 23:53:35   1243s] =============================================================================================
[11/09 23:53:35   1243s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:53:35   1243s] ---------------------------------------------------------------------------------------------
[11/09 23:53:35   1243s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  60.2 % )     0:00:00.1 /  0:00:00.1    1.1
[11/09 23:53:35   1243s] [ MISC                   ]          0:00:00.0  (  39.8 % )     0:00:00.0 /  0:00:00.0    0.9
[11/09 23:53:35   1243s] ---------------------------------------------------------------------------------------------
[11/09 23:53:35   1243s]  CongRefineRouteType #3 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/09 23:53:35   1243s] ---------------------------------------------------------------------------------------------
[11/09 23:53:35   1243s] 
[11/09 23:53:35   1243s] End: GigaOpt Route Type Constraints Refinement
[11/09 23:53:35   1244s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/09 23:53:35   1244s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[11/09 23:53:35   1244s] AAE DB initialization (MEM=1998.16 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/09 23:53:35   1244s] #################################################################################
[11/09 23:53:35   1244s] # Design Stage: PostRoute
[11/09 23:53:35   1244s] # Design Name: risc_v_Pad_Frame
[11/09 23:53:35   1244s] # Design Mode: 90nm
[11/09 23:53:35   1244s] # Analysis Mode: MMMC Non-OCV 
[11/09 23:53:35   1244s] # Parasitics Mode: No SPEF/RCDB 
[11/09 23:53:35   1244s] # Signoff Settings: SI Off 
[11/09 23:53:35   1244s] #################################################################################
[11/09 23:53:35   1244s] Calculate delays in Single mode...
[11/09 23:53:35   1244s] Calculate delays in Single mode...
[11/09 23:53:35   1244s] Topological Sorting (REAL = 0:00:00.0, MEM = 1998.2M, InitMEM = 1998.2M)
[11/09 23:53:35   1244s] Start delay calculation (fullDC) (1 T). (MEM=1998.16)
[11/09 23:53:36   1244s] siFlow : Timing analysis mode is single, using late cdB files
[11/09 23:53:36   1244s] Start AAE Lib Loading. (MEM=2009.77)
[11/09 23:53:36   1244s] End AAE Lib Loading. (MEM=2028.85 CPU=0:00:00.0 Real=0:00:00.0)
[11/09 23:53:36   1244s] End AAE Lib Interpolated Model. (MEM=2028.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 23:53:36   1244s] Total number of fetched objects 10
[11/09 23:53:36   1244s] Total number of fetched objects 10
[11/09 23:53:36   1244s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 23:53:36   1244s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 23:53:36   1244s] End delay calculation. (MEM=2035.73 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 23:53:36   1244s] End delay calculation (fullDC). (MEM=2016.66 CPU=0:00:00.1 REAL=0:00:01.0)
[11/09 23:53:36   1244s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 2016.7M) ***
[11/09 23:53:36   1244s] Begin: GigaOpt postEco DRV Optimization
[11/09 23:53:36   1244s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[11/09 23:53:36   1244s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:20:44.2/2:14:59.3 (0.2), mem = 2016.7M
[11/09 23:53:36   1244s] Info: 4 io nets excluded
[11/09 23:53:36   1244s] Info: 1 clock net  excluded from IPO operation.
[11/09 23:53:36   1244s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23637.16
[11/09 23:53:36   1244s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/09 23:53:36   1244s] ### Creating PhyDesignMc. totSessionCpu=0:20:44 mem=2016.7M
[11/09 23:53:36   1244s] OPERPROF: Starting DPlace-Init at level 1, MEM:2016.7M, EPOCH TIME: 1699574016.118649
[11/09 23:53:36   1244s] z: 2, totalTracks: 1
[11/09 23:53:36   1244s] z: 4, totalTracks: 1
[11/09 23:53:36   1244s] z: 6, totalTracks: 1
[11/09 23:53:36   1244s] z: 8, totalTracks: 1
[11/09 23:53:36   1244s] #spOpts: hrOri=1 hrSnap=1 
[11/09 23:53:36   1244s] All LLGs are deleted
[11/09 23:53:36   1244s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2016.7M, EPOCH TIME: 1699574016.125668
[11/09 23:53:36   1244s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2016.7M, EPOCH TIME: 1699574016.126309
[11/09 23:53:36   1244s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2016.7M, EPOCH TIME: 1699574016.126463
[11/09 23:53:36   1244s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2016.7M, EPOCH TIME: 1699574016.128044
[11/09 23:53:36   1244s] Core basic site is CoreSite
[11/09 23:53:36   1244s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2016.7M, EPOCH TIME: 1699574016.156553
[11/09 23:53:36   1244s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2016.7M, EPOCH TIME: 1699574016.157045
[11/09 23:53:36   1244s] Fast DP-INIT is on for default
[11/09 23:53:36   1244s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/09 23:53:36   1244s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:2016.7M, EPOCH TIME: 1699574016.161067
[11/09 23:53:36   1244s] 
[11/09 23:53:36   1244s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[11/09 23:53:36   1244s] 
[11/09 23:53:36   1244s]  Skipping Bad Lib Cell Checking (CMU) !
[11/09 23:53:36   1244s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:2016.7M, EPOCH TIME: 1699574016.162007
[11/09 23:53:36   1244s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2016.7M, EPOCH TIME: 1699574016.162113
[11/09 23:53:36   1244s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2016.7M, EPOCH TIME: 1699574016.162238
[11/09 23:53:36   1244s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2016.7MB).
[11/09 23:53:36   1244s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:2016.7M, EPOCH TIME: 1699574016.162439
[11/09 23:53:36   1244s] TotalInstCnt at PhyDesignMc Initialization: 0
[11/09 23:53:36   1244s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:44 mem=2016.7M
[11/09 23:53:36   1244s] ### Creating RouteCongInterface, started
[11/09 23:53:36   1244s] 
[11/09 23:53:36   1244s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[11/09 23:53:36   1244s] 
[11/09 23:53:36   1244s] #optDebug: {0, 1.000}
[11/09 23:53:36   1244s] ### Creating RouteCongInterface, finished
[11/09 23:53:36   1244s] {MG  {8 0 18 0.433872}  {10 0 39.9 0.958048} }
[11/09 23:53:36   1244s] ### Creating LA Mngr. totSessionCpu=0:20:44 mem=2016.7M
[11/09 23:53:36   1244s] ### Creating LA Mngr, finished. totSessionCpu=0:20:44 mem=2016.7M
[11/09 23:53:36   1244s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2051.0M, EPOCH TIME: 1699574016.313946
[11/09 23:53:36   1244s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2051.0M, EPOCH TIME: 1699574016.314306
[11/09 23:53:36   1244s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 23:53:36   1244s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/09 23:53:36   1244s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 23:53:36   1244s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/09 23:53:36   1244s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 23:53:36   1244s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 23:53:36   1244s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  0.00%|          |         |
[11/09 23:53:36   1244s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/09 23:53:36   1244s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  0.00%| 0:00:00.0|  2067.0M|
[11/09 23:53:36   1244s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/09 23:53:36   1244s] 
[11/09 23:53:36   1244s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2067.0M) ***
[11/09 23:53:36   1244s] 
[11/09 23:53:36   1244s] Total-nets :: 4, Stn-nets :: 4, ratio :: 100 %, Total-len 644.273, Stn-len 644.273
[11/09 23:53:36   1244s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2047.9M, EPOCH TIME: 1699574016.319078
[11/09 23:53:36   1244s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1997.9M, EPOCH TIME: 1699574016.324847
[11/09 23:53:36   1244s] TotalInstCnt at PhyDesignMc Destruction: 0
[11/09 23:53:36   1244s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23637.16
[11/09 23:53:36   1244s] *** DrvOpt #3 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:20:44.4/2:14:59.5 (0.2), mem = 1997.9M
[11/09 23:53:36   1244s] 
[11/09 23:53:36   1244s] =============================================================================================
[11/09 23:53:36   1244s]  Step TAT Report for DrvOpt #3                                                  21.12-s106_1
[11/09 23:53:36   1244s] =============================================================================================
[11/09 23:53:36   1244s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:53:36   1244s] ---------------------------------------------------------------------------------------------
[11/09 23:53:36   1244s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:36   1244s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:36   1244s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  23.8 % )     0:00:00.0 /  0:00:00.0    1.0
[11/09 23:53:36   1244s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  25.9 % )     0:00:00.1 /  0:00:00.0    0.9
[11/09 23:53:36   1244s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:36   1244s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:36   1244s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:36   1244s] [ MISC                   ]          0:00:00.1  (  48.6 % )     0:00:00.1 /  0:00:00.1    0.9
[11/09 23:53:36   1244s] ---------------------------------------------------------------------------------------------
[11/09 23:53:36   1244s]  DrvOpt #3 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 23:53:36   1244s] ---------------------------------------------------------------------------------------------
[11/09 23:53:36   1244s] 
[11/09 23:53:36   1244s] End: GigaOpt postEco DRV Optimization
[11/09 23:53:36   1244s] **INFO: Skipping refine place as no non-legal commits were detected
[11/09 23:53:36   1244s] GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
[11/09 23:53:36   1244s] GigaOpt: Skipping nonLegal postEco optimization
[11/09 23:53:36   1244s] Design TNS changes after trial route: 0.000 -> 0.000
[11/09 23:53:36   1244s] GigaOpt: Skipping post-eco TNS optimization
[11/09 23:53:36   1244s] VT info 11.992853621 9
[11/09 23:53:36   1244s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[11/09 23:53:36   1244s] #optDebug: fT-D <X 1 0 0 0>
[11/09 23:53:36   1244s] Register exp ratio and priority group on 0 nets on 7 nets : 
[11/09 23:53:36   1244s] 
[11/09 23:53:36   1244s] Active setup views:
[11/09 23:53:36   1244s]  AnalysisView_BC
[11/09 23:53:36   1244s]   Dominating endpoints: 0
[11/09 23:53:36   1244s]   Dominating TNS: -0.000
[11/09 23:53:36   1244s] 
[11/09 23:53:36   1244s]  AnalysisView_WC
[11/09 23:53:36   1244s]   Dominating endpoints: 0
[11/09 23:53:36   1244s]   Dominating TNS: -0.000
[11/09 23:53:36   1244s] 
[11/09 23:53:36   1244s] Extraction called for design 'risc_v_Pad_Frame' of instances=24 and nets=1136 using extraction engine 'preRoute' .
[11/09 23:53:36   1244s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/09 23:53:36   1244s] Type 'man IMPEXT-3530' for more detail.
[11/09 23:53:36   1244s] PreRoute RC Extraction called for design risc_v_Pad_Frame.
[11/09 23:53:36   1244s] RC Extraction called in multi-corner(2) mode.
[11/09 23:53:36   1244s] RCMode: PreRoute
[11/09 23:53:36   1244s]       RC Corner Indexes            0       1   
[11/09 23:53:36   1244s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/09 23:53:36   1244s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/09 23:53:36   1244s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/09 23:53:36   1244s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/09 23:53:36   1244s] Shrink Factor                : 1.00000
[11/09 23:53:36   1244s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/09 23:53:36   1244s] Using Quantus QRC technology file ...
[11/09 23:53:36   1244s] 
[11/09 23:53:36   1244s] Trim Metal Layers:
[11/09 23:53:36   1244s] LayerId::1 widthSet size::1
[11/09 23:53:36   1244s] LayerId::2 widthSet size::1
[11/09 23:53:36   1244s] LayerId::3 widthSet size::1
[11/09 23:53:36   1244s] LayerId::4 widthSet size::1
[11/09 23:53:36   1244s] LayerId::5 widthSet size::1
[11/09 23:53:36   1244s] LayerId::6 widthSet size::1
[11/09 23:53:36   1244s] LayerId::7 widthSet size::1
[11/09 23:53:36   1244s] LayerId::8 widthSet size::1
[11/09 23:53:36   1244s] LayerId::9 widthSet size::1
[11/09 23:53:36   1244s] LayerId::10 widthSet size::1
[11/09 23:53:36   1244s] LayerId::11 widthSet size::1
[11/09 23:53:36   1244s] Updating RC grid for preRoute extraction ...
[11/09 23:53:36   1244s] eee: pegSigSF::1.070000
[11/09 23:53:36   1244s] Initializing multi-corner resistance tables ...
[11/09 23:53:36   1244s] eee: l::1 avDens::0.085665 usedTrk::2212.724263 availTrk::25830.000000 sigTrk::2212.724263
[11/09 23:53:36   1244s] eee: l::2 avDens::0.030822 usedTrk::616.882749 availTrk::20014.354337 sigTrk::616.882749
[11/09 23:53:36   1244s] eee: l::3 avDens::0.015783 usedTrk::185.552047 availTrk::11756.688761 sigTrk::185.552047
[11/09 23:53:36   1244s] eee: l::4 avDens::0.014472 usedTrk::35.621609 availTrk::2461.350414 sigTrk::35.621609
[11/09 23:53:36   1244s] eee: l::5 avDens::0.076263 usedTrk::18.989386 availTrk::249.000031 sigTrk::18.989386
[11/09 23:53:36   1244s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:36   1244s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:36   1244s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:36   1244s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:36   1244s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:36   1244s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/09 23:53:36   1244s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[11/09 23:53:36   1244s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.304029 ; uaWl: 1.000000 ; uaWlH: 0.057536 ; aWlH: 0.000000 ; Pmax: 0.806100 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[11/09 23:53:36   1244s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1984.473M)
[11/09 23:53:36   1244s] Starting delay calculation for Setup views
[11/09 23:53:36   1244s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/09 23:53:36   1244s] #################################################################################
[11/09 23:53:36   1244s] # Design Stage: PostRoute
[11/09 23:53:36   1244s] # Design Name: risc_v_Pad_Frame
[11/09 23:53:36   1244s] # Design Mode: 90nm
[11/09 23:53:36   1244s] # Analysis Mode: MMMC Non-OCV 
[11/09 23:53:36   1244s] # Parasitics Mode: No SPEF/RCDB 
[11/09 23:53:36   1244s] # Signoff Settings: SI Off 
[11/09 23:53:36   1244s] #################################################################################
[11/09 23:53:36   1244s] Calculate delays in Single mode...
[11/09 23:53:36   1244s] Calculate delays in Single mode...
[11/09 23:53:36   1244s] Topological Sorting (REAL = 0:00:00.0, MEM = 1984.5M, InitMEM = 1984.5M)
[11/09 23:53:36   1244s] Start delay calculation (fullDC) (1 T). (MEM=1984.48)
[11/09 23:53:36   1244s] End AAE Lib Interpolated Model. (MEM=1996.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 23:53:36   1244s] Total number of fetched objects 10
[11/09 23:53:36   1244s] Total number of fetched objects 10
[11/09 23:53:36   1244s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 23:53:36   1244s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/09 23:53:36   1244s] End delay calculation. (MEM=2012.52 CPU=0:00:00.0 REAL=0:00:00.0)
[11/09 23:53:36   1244s] End delay calculation (fullDC). (MEM=2012.52 CPU=0:00:00.1 REAL=0:00:00.0)
[11/09 23:53:36   1244s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2012.5M) ***
[11/09 23:53:36   1244s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:20:45 mem=2012.5M)
[11/09 23:53:36   1244s] Reported timing to dir ./timingReports
[11/09 23:53:36   1244s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1656.7M, totSessionCpu=0:20:45 **
[11/09 23:53:36   1244s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1970.5M, EPOCH TIME: 1699574016.607462
[11/09 23:53:36   1244s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.031, MEM:1970.5M, EPOCH TIME: 1699574016.638918
[11/09 23:53:38   1244s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.000%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1657.4M, totSessionCpu=0:20:45 **
[11/09 23:53:38   1244s] 
[11/09 23:53:38   1244s] TimeStamp Deleting Cell Server Begin ...
[11/09 23:53:38   1244s] Deleting Lib Analyzer.
[11/09 23:53:38   1244s] 
[11/09 23:53:38   1244s] TimeStamp Deleting Cell Server End ...
[11/09 23:53:38   1244s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/09 23:53:38   1244s] Type 'man IMPOPT-3195' for more detail.
[11/09 23:53:38   1244s] *** Finished optDesign ***
[11/09 23:53:38   1244s] 
[11/09 23:53:38   1244s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:09.3 real=0:00:10.8)
[11/09 23:53:38   1244s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[11/09 23:53:38   1244s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.3 real=0:00:00.4)
[11/09 23:53:38   1244s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[11/09 23:53:38   1244s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[11/09 23:53:38   1244s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.4 real=0:00:00.5)
[11/09 23:53:38   1244s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/09 23:53:38   1244s] Info: Destroy the CCOpt slew target map.
[11/09 23:53:38   1244s] clean pInstBBox. size 0
[11/09 23:53:38   1244s] All LLGs are deleted
[11/09 23:53:38   1244s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1985.9M, EPOCH TIME: 1699574018.165274
[11/09 23:53:38   1244s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1985.9M, EPOCH TIME: 1699574018.165466
[11/09 23:53:38   1244s] Info: pop threads available for lower-level modules during optimization.
[11/09 23:53:38   1244s] *** optDesign #1 [finish] : cpu/real = 0:00:07.6/0:00:09.1 (0.8), totSession cpu/real = 0:20:44.8/2:15:01.3 (0.2), mem = 1985.9M
[11/09 23:53:38   1244s] 
[11/09 23:53:38   1244s] =============================================================================================
[11/09 23:53:38   1244s]  Final TAT Report for optDesign #1                                              21.12-s106_1
[11/09 23:53:38   1244s] =============================================================================================
[11/09 23:53:38   1244s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/09 23:53:38   1244s] ---------------------------------------------------------------------------------------------
[11/09 23:53:38   1244s] [ InitOpt                ]      1   0:00:02.0  (  22.0 % )     0:00:02.1 /  0:00:02.1    1.0
[11/09 23:53:38   1244s] [ WnsOpt                 ]      1   0:00:01.0  (  11.3 % )     0:00:01.0 /  0:00:01.0    1.0
[11/09 23:53:38   1244s] [ TnsOpt                 ]      1   0:00:01.1  (  11.9 % )     0:00:01.1 /  0:00:01.1    1.0
[11/09 23:53:38   1244s] [ GlobalOpt              ]      1   0:00:01.1  (  11.7 % )     0:00:01.1 /  0:00:01.1    1.0
[11/09 23:53:38   1244s] [ DrvOpt                 ]      2   0:00:00.4  (   4.8 % )     0:00:00.4 /  0:00:00.4    1.0
[11/09 23:53:38   1244s] [ AreaOpt                ]      1   0:00:00.2  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[11/09 23:53:38   1244s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:38   1244s] [ OptSummaryReport       ]      2   0:00:00.1  (   1.0 % )     0:00:01.7 /  0:00:00.2    0.1
[11/09 23:53:38   1244s] [ DrvReport              ]      2   0:00:01.5  (  16.1 % )     0:00:01.5 /  0:00:00.0    0.0
[11/09 23:53:38   1244s] [ CongRefineRouteType    ]      2   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 23:53:38   1244s] [ SlackTraversorInit     ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:38   1244s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:38   1244s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[11/09 23:53:38   1244s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:38   1244s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:38   1244s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:38   1244s] [ RefinePlace            ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/09 23:53:38   1244s] [ EarlyGlobalRoute       ]      1   0:00:00.3  (   2.9 % )     0:00:00.3 /  0:00:00.3    1.0
[11/09 23:53:38   1244s] [ ExtractRC              ]      2   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 23:53:38   1244s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/09 23:53:38   1244s] [ FullDelayCalc          ]      3   0:00:00.3  (   3.4 % )     0:00:00.3 /  0:00:00.3    1.0
[11/09 23:53:38   1244s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/09 23:53:38   1244s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/09 23:53:38   1244s] [ MISC                   ]          0:00:00.6  (   6.8 % )     0:00:00.6 /  0:00:00.6    0.9
[11/09 23:53:38   1244s] ---------------------------------------------------------------------------------------------
[11/09 23:53:38   1244s]  optDesign #1 TOTAL                 0:00:09.1  ( 100.0 % )     0:00:09.1 /  0:00:07.6    0.8
[11/09 23:53:38   1244s] ---------------------------------------------------------------------------------------------
[11/09 23:53:38   1244s] 
[11/10 00:00:27   1304s] <CMD> report_net
[11/10 00:00:41   1306s] <CMD> summaryReport -outdir summaryReport
[11/10 00:00:41   1306s] Creating directory summaryReport.
[11/10 00:00:41   1306s] Report also saved in file summaryReport/SE.main.htm.ascii
[11/10 00:01:02   1309s] <CMD> summaryReport -noHtml -outfile summaryReport.rpt
[11/10 00:01:02   1309s] Report saved in file summaryReport.rpt
[11/10 00:01:59   1317s] <CMD> getCTSMode -engine -quiet
[11/10 00:02:03   1317s] <CMD> getCTSMode -engine -quiet
[11/10 02:25:32   2620s] child process exited abnormally
[11/10 02:26:52   2631s] <CMD> deselectAll
[11/10 02:26:52   2631s] <CMD> selectMarker 240.0000 360.0000 360.0000 480.0000 1 6 0
[11/10 02:26:53   2632s] <CMD> zoomBox 352.54950 366.00350 367.80350 378.86950
[11/10 02:26:54   2632s] <CMD> zoomBox 354.95550 368.27250 364.32350 376.17400
[11/10 02:26:54   2632s] <CMD> zoomBox 356.01750 369.27400 362.78650 374.98350
[11/10 02:26:55   2632s] <CMD> zoomBox 356.43250 369.66550 362.18600 374.51850
[11/10 02:26:55   2632s] <CMD> zoomBox 357.34000 370.52100 360.87400 373.50200
[11/10 02:26:55   2632s] <CMD> zoomBox 357.55650 370.72500 360.56050 373.25900
[11/10 02:26:55   2632s] <CMD> zoomBox 358.02950 371.17150 359.87500 372.72800
[11/10 02:26:56   2632s] <CMD> zoomBox 358.14250 371.27800 359.71150 372.60150
[11/10 02:26:56   2632s] <CMD> zoomBox 357.73900 370.89750 360.29450 373.05300
[11/10 02:26:57   2632s] <CMD> zoomBox 357.33750 370.51900 360.87450 373.50250
[11/10 02:26:58   2633s] <CMD> zoomBox 346.82100 360.60200 376.08100 385.28200
[11/10 02:26:59   2633s] <CMD> zoomBox 321.46900 336.69450 412.74350 413.68150
[11/10 02:26:59   2633s] <CMD> zoomBox 274.68750 292.57850 480.39750 466.08800
[11/10 02:26:59   2633s] <CMD> zoomBox 197.68400 219.96150 591.76000 552.35150
[11/10 02:27:01   2633s] <CMD> zoomBox -336.75300 -284.03350 1364.66250 1151.05450
[11/10 02:27:01   2633s] <CMD> zoomBox -1485.40450 -1367.25550 3025.84400 2437.83400
[11/10 02:27:02   2633s] <CMD> zoomBox -1810.84900 -1674.16200 3496.50250 2802.41400
[11/10 02:27:03   2634s] <CMD> zoomBox -1208.77700 -1106.38500 2625.78450 2127.94100
[11/10 02:27:04   2634s] <CMD> zoomBox -459.49450 -399.78350 1542.17100 1288.55550
[11/10 02:27:05   2634s] <CMD> zoomBox -232.42400 -185.64700 1213.78000 1034.17850
[11/10 02:30:14   2648s] Warning: term A of inst pad_tx is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VSSIOR of inst pad_clk is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VDDIOR of inst pad_clk is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VSSIOR of inst pad_nrst is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VDDIOR of inst pad_nrst is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VSSIOR of inst pad_rx is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VDDIOR of inst pad_rx is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VSSIOR of inst pad_tx is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VDDIOR of inst pad_tx is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VSSIOR of inst pad_vdd_i1 is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VDDIOR of inst pad_vdd_i1 is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VSSIOR of inst pad_vdd_ior is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VSSIOR of inst pad_vss_i1 is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VDDIOR of inst pad_vss_i1 is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VDDIOR of inst pad_vss_ior is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VSSIOR of inst NE is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VDDIOR of inst NE is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VSSIOR of inst NW is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VDDIOR of inst NW is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VSSIOR of inst SE is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VDDIOR of inst SE is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VSSIOR of inst SW is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VDDIOR of inst SW is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VSSIOR of inst pad_vdd_dummy is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VDDIOR of inst pad_vdd_dummy is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VSSIOR of inst pad_vdd_dummy2 is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VDDIOR of inst pad_vdd_dummy2 is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VSSIOR of inst pad_vdd_dummy3 is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VDDIOR of inst pad_vdd_dummy3 is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VSSIOR of inst pad_vss_dummy is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VDDIOR of inst pad_vss_dummy is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VSSIOR of inst pad_vss_dummy2 is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VDDIOR of inst pad_vss_dummy2 is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VSSIOR of inst pad_vss_dummy3 is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VDDIOR of inst pad_vss_dummy3 is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VSSIOR of inst pad_vdd_ior_dummy is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VDDIOR of inst pad_vdd_ior_dummy is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VSSIOR of inst pad_vdd_ior_dummy2 is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VDDIOR of inst pad_vdd_ior_dummy2 is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VSSIOR of inst pad_vdd_ior_dummy3 is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VDDIOR of inst pad_vdd_ior_dummy3 is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VSSIOR of inst pad_vss_ior_dummy is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VDDIOR of inst pad_vss_ior_dummy is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VSSIOR of inst pad_vss_ior_dummy2 is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VDDIOR of inst pad_vss_ior_dummy2 is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VSSIOR of inst pad_vss_ior_dummy3 is not connect to global special net.
[11/10 02:30:14   2648s] Warning: pg term VDDIOR of inst pad_vss_ior_dummy3 is not connect to global special net.
[11/10 02:30:38   2651s] <CMD> getCTSMode -engine -quiet
[11/10 03:32:38   3193s] <CMD> saveNetlist risc_v_Pad_Frame_netlist
[11/10 03:32:38   3193s] Writing Netlist "risc_v_Pad_Frame_netlist" ...
[11/10 03:37:57   3250s] <CMD> streamOut ../SavedDesigns/risc_v_Pad_Frame_dm.gds -mapFile /CMC/kits/cadence/GPDK045/gpdk045_v_6_0/soce/streamOut.map -libName DesignLib_risc_v -units 2000 -mode ALL
[11/10 03:37:57   3250s] Parse flat map file...
[11/10 03:37:57   3250s] Writing GDSII file ...
[11/10 03:37:57   3250s] Library name 'DesignLib_risc_v' is too long(>16) in gdWriteLibName.
[11/10 03:37:57   3250s] 	****** db unit per micron = 2000 ******
[11/10 03:37:57   3250s] 	****** output gds2 file unit per micron = 2000 ******
[11/10 03:37:57   3250s] 	****** unit scaling factor = 1 ******
[11/10 03:37:57   3250s] Output for instance
[11/10 03:37:57   3250s] Output for bump
[11/10 03:37:57   3250s] Output for physical terminals
[11/10 03:37:57   3250s] Output for logical terminals
[11/10 03:37:57   3250s] Output for regular nets
[11/10 03:37:57   3250s] Output for special nets and metal fills
[11/10 03:37:57   3250s] Output for via structure generation total number 16
[11/10 03:37:57   3250s] **WARN: (IMPOGDS-1178):	The GDSII cell 'M11_M10_VH' is empty.
[11/10 03:37:57   3250s] Statistics for GDS generated (version 3)
[11/10 03:37:57   3250s] ----------------------------------------
[11/10 03:37:57   3250s] Stream Out Layer Mapping Information:
[11/10 03:37:57   3250s] GDS Layer Number          GDS Layer Name
[11/10 03:37:57   3250s] ----------------------------------------
[11/10 03:37:57   3250s]     235                          DIEAREA
[11/10 03:37:57   3250s]     42                            Metal9
[11/10 03:37:57   3250s]     41                              Via8
[11/10 03:37:57   3250s]     40                            Metal8
[11/10 03:37:57   3250s]     39                              Via7
[11/10 03:37:57   3250s]     38                            Metal7
[11/10 03:37:57   3250s]     37                              Via6
[11/10 03:37:57   3250s]     35                            Metal6
[11/10 03:37:57   3250s]     34                              Via5
[11/10 03:37:57   3250s]     33                            Metal5
[11/10 03:37:57   3250s]     10                              Via2
[11/10 03:37:57   3250s]     9                             Metal2
[11/10 03:37:57   3250s]     7                             Metal1
[11/10 03:37:57   3250s]     31                            Metal4
[11/10 03:37:57   3250s]     11                            Metal3
[11/10 03:37:57   3250s]     8                               Via1
[11/10 03:37:57   3250s]     30                              Via3
[11/10 03:37:57   3250s]     32                              Via4
[11/10 03:37:57   3250s] 
[11/10 03:37:57   3250s] 
[11/10 03:37:57   3250s] Stream Out Information Processed for GDS version 3:
[11/10 03:37:57   3250s] Units: 2000 DBU
[11/10 03:37:57   3250s] 
[11/10 03:37:57   3250s] Object                             Count
[11/10 03:37:57   3250s] ----------------------------------------
[11/10 03:37:57   3250s] Instances                             24
[11/10 03:37:57   3250s] 
[11/10 03:37:57   3250s] Ports/Pins                             0
[11/10 03:37:57   3250s] 
[11/10 03:37:57   3250s] Nets                               16371
[11/10 03:37:57   3250s]     metal layer Metal1              9767
[11/10 03:37:57   3250s]     metal layer Metal2              4567
[11/10 03:37:57   3250s]     metal layer Metal3              1990
[11/10 03:37:57   3250s]     metal layer Metal4                41
[11/10 03:37:57   3250s]     metal layer Metal5                 6
[11/10 03:37:57   3250s] 
[11/10 03:37:57   3250s]     Via Instances                   9362
[11/10 03:37:57   3250s] 
[11/10 03:37:57   3250s] Special Nets                         479
[11/10 03:37:57   3250s]     metal layer Metal1               391
[11/10 03:37:57   3250s]     metal layer Metal2                28
[11/10 03:37:57   3250s]     metal layer Metal3                12
[11/10 03:37:57   3250s]     metal layer Metal4                48
[11/10 03:37:57   3250s] 
[11/10 03:37:57   3250s]     Via Instances                   1064
[11/10 03:37:57   3250s] 
[11/10 03:37:57   3250s] Metal Fills                            0
[11/10 03:37:57   3250s] 
[11/10 03:37:57   3250s]     Via Instances                      0
[11/10 03:37:57   3250s] 
[11/10 03:37:57   3250s] Metal FillOPCs                         0
[11/10 03:37:57   3250s] 
[11/10 03:37:57   3250s]     Via Instances                      0
[11/10 03:37:57   3250s] 
[11/10 03:37:57   3250s] Metal FillDRCs                         0
[11/10 03:37:57   3250s] 
[11/10 03:37:57   3250s]     Via Instances                      0
[11/10 03:37:57   3250s] 
[11/10 03:37:57   3250s] Text                                   0
[11/10 03:37:57   3250s] 
[11/10 03:37:57   3250s] 
[11/10 03:37:57   3250s] Blockages                              0
[11/10 03:37:57   3250s] 
[11/10 03:37:57   3250s] 
[11/10 03:37:57   3250s] Custom Text                            0
[11/10 03:37:57   3250s] 
[11/10 03:37:57   3250s] 
[11/10 03:37:57   3250s] Custom Box                             0
[11/10 03:37:57   3250s] 
[11/10 03:37:57   3250s] Trim Metal                             0
[11/10 03:37:57   3250s] 
[11/10 03:37:57   3250s] **WARN: (IMPOGDS-1176):	There are 1 empty cells. Check innovus.log# for the details.
[11/10 03:37:57   3250s]   It is probably because your mapping file does not contain corresponding rules.
[11/10 03:37:57   3250s]   Use default mapping file(without option -mapFile) to output all information of a cell.
[11/10 03:37:57   3250s] ######Streamout is finished!
[11/12 23:38:19  38838s] 
[11/12 23:38:19  38838s] *** Memory Usage v#1 (Current mem = 1888.945M, initial mem = 311.355M) ***
[11/12 23:38:19  38838s] 
[11/12 23:38:19  38838s] *** Summary of all messages that are not suppressed in this session:
[11/12 23:38:19  38838s] Severity  ID               Count  Summary                                  
[11/12 23:38:19  38838s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[11/12 23:38:19  38838s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/12 23:38:19  38838s] WARNING   IMPLF-200           21  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/12 23:38:19  38838s] WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/12 23:38:19  38838s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[11/12 23:38:19  38838s] WARNING   IMPFP-4008           1  The ring number '%d' is specified at sid...
[11/12 23:38:19  38838s] WARNING   IMPOGDS-1176         1  There are %d empty cells. Check innovus....
[11/12 23:38:19  38838s] WARNING   IMPOGDS-1178         1  The GDSII cell '%s' is empty.            
[11/12 23:38:19  38838s] WARNING   IMPEXT-3530          6  The process node is not set. Use the com...
[11/12 23:38:19  38838s] WARNING   IMPSYC-2             7  Timing information is not defined for ce...
[11/12 23:38:19  38838s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/12 23:38:19  38838s] ERROR     IMPESI-2221          6  No driver %s is found in the delay stage...
[11/12 23:38:19  38838s] WARNING   IMPESI-2017          4  There is no coupling capacitance found i...
[11/12 23:38:19  38838s] WARNING   IMPVFC-97           12  IO pin %s of net %s has not been assigne...
[11/12 23:38:19  38838s] WARNING   IMPVAC-87            1  verifyACLimit does not support the -siAw...
[11/12 23:38:19  38838s] ERROR     IMPVAC-114           1  No EM rule defined in QRC tech or ICT EM...
[11/12 23:38:19  38838s] ERROR     IMPVFW-405           1  There is no specified end cap cell type ...
[11/12 23:38:19  38838s] WARNING   IMPVFW-5             1  %s is not completed.                     
[11/12 23:38:19  38838s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/12 23:38:19  38838s] WARNING   IMPSP-2022           3  No instances to legalize %s              
[11/12 23:38:19  38838s] WARNING   IMPOPT-7233          1  Resetting setDelayCalMode -SIAware in pr...
[11/12 23:38:19  38838s] WARNING   IMPOPT-3195          4  Analysis mode has changed.               
[11/12 23:38:19  38838s] WARNING   IMPOPT-7293          2  Vt partitioning has found only one parti...
[11/12 23:38:19  38838s] ERROR     IMPOPT-7027          1  The analysis mode needs to be set to 'OC...
[11/12 23:38:19  38838s] WARNING   IMPPSP-1003         16  Found use of '%s'. This will continue to...
[11/12 23:38:19  38838s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[11/12 23:38:19  38838s] WARNING   TCLCMD-1403          2  '%s'                                     
[11/12 23:38:19  38838s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[11/12 23:38:19  38838s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[11/12 23:38:19  38838s] *** Message Summary: 161 warning(s), 9 error(s)
[11/12 23:38:19  38838s] 
[11/12 23:38:19  38838s] --- Ending "Innovus" (totcpu=10:47:19, real=73:59:44, mem=1888.9M) ---
