You can download the files *except the videos* through the session made by log-on process with your *KAU office365 account*. The video files are not downloadable; they can be played only via web.
***
* [Overview](https://kau365-my.sharepoint.com/:p:/g/personal/taehwan_kim_kau_ac_kr/EfM0W-sjraBMmejZTL53R-MBl8uE4tNO_WkSyD__87WDzA?e=yh4GQj)
* [Course Material](https://kau365-my.sharepoint.com/:b:/g/personal/taehwan_kim_kau_ac_kr/EZFqcjlJY6lBiuDX9BX7kwMBP0kVKxJpcF3wx-xiIvpaaQ?e=rdGxOl)
* [Source Code in Course Material](https://kau365-my.sharepoint.com/:u:/g/personal/taehwan_kim_kau_ac_kr/EeJrchH6vuNApNwLGLFmmZkB0Lddl95733JtKHe78r804A?e=0P3jpD)

| Week | Pre-Class: Lecture                    | Pre-Class: Lab                        | In-Class                      |
|------|---------------------------------------|---------------------------------------|----------------------------|
|  1   | -                                     | -                                     | Course Overview, Q&A          |
|  2   | Cell-Based Design & Verilog HDL[🎞️](https://kau365-my.sharepoint.com/:v:/g/personal/taehwan_kim_kau_ac_kr/EdMn0ld57PBHj4hcb-pAYqcB258OekMCBlcUCUB-71AO-Q?nav=eyJyZWZlcnJhbEluZm8iOnsicmVmZXJyYWxBcHAiOiJPbmVEcml2ZUZvckJ1c2luZXNzIiwicmVmZXJyYWxBcHBQbGF0Zm9ybSI6IldlYiIsInJlZmVycmFsTW9kZSI6InZpZXciLCJyZWZlcnJhbFZpZXciOiJNeUZpbGVzTGlua0NvcHkifX0&e=Re1GJ4)      | Setup of Design Tools[🎞️](https://kau365-my.sharepoint.com/:v:/g/personal/taehwan_kim_kau_ac_kr/EeaLN-Q8m9lAkwsZDOIKOEMBnGSb5xUtV0q781oLEnRqSw?nav=eyJyZWZlcnJhbEluZm8iOnsicmVmZXJyYWxBcHAiOiJPbmVEcml2ZUZvckJ1c2luZXNzIiwicmVmZXJyYWxBcHBQbGF0Zm9ybSI6IldlYiIsInJlZmVycmFsTW9kZSI6InZpZXciLCJyZWZlcnJhbFZpZXciOiJNeUZpbGVzTGlua0NvcHkifX0&e=3rjhLi)                   | Q&A, Lab💻                      |
|  3   | Verilog HDL for Circuit Synthesis 1[🎞️]()       | -                                     | Q&A                      |
|  4   | Verilog HDL for Circuit Synthesis 2[🎞️]()       | -                                     | Q&A                      |
|  5   | -                                      | -                                     |  Quiz 1                      |
|  6   | Verilog HDL for Circuit Synthesis 3[🎞️]()       | -                                     |  Q&A                      |
|  7   | Verilog HDL for Circuit Simulation [🎞️]()       | Combinational and Sequential Logic [🎞️]()                                    | Q&A, Lab💻                      |
|  8   | HDL Description of FSMs [🎞️]()       | Simple FPGA Design Examples [🎞️]()                                     | Q&A, Lab💻📟                      |
|  9   | Coding Guidelines for Synthesis [🎞️]()       | Basics of FPGA and FSM [🎞️]()                                     | Q&A, Lab💻📟                      |
|  10   | Adv. Topics in Verilog HDL [🎞️]()       | Adders, Subtractors, and Multipliers [🎞️]()                                     | Q&A, Lab💻📟                      |
|  11   | Design under Timing Constratins [🎞️]()       | Timers and Real-Time Clock [🎞️]()                                     |  Q&A, Lab💻📟                      |
|  12   | -                                    | -                                     | Quiz 2                      |
|  13   | -                                    | -                                     | Project (To be Announced), Project💻📟                      |
|  14   | -                                    | -                                     | Q&A, Project💻📟                      |
|  15   | -                                    | -                                     | Q&A, Project💻📟                      |
