Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Oct  4 01:24:32 2023
| Host         : kanish-G3-3500 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           8           
DFX-1      Warning           Multiple Reconfigurable Modules Share Driver          1           
TIMING-18  Warning           Missing input or output delay                         1           
XDCC-4     Warning           User Clock constraint overwritten with the same name  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: count_down/div_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_up/div_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.218        0.000                      0                   54        0.191        0.000                      0                   54        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.218        0.000                      0                   54        0.191        0.000                      0                   54        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 count_up/delay_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_up/delay_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 2.183ns (58.434%)  route 1.553ns (41.566%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.555     5.076    boundary                            count_up/clk
    SLICE_X40Y50         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X40Y50         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  reconfigurable pblock_count_up      count_up/delay_count_reg[1]/Q
                         net (fo=3, routed)           0.694     6.226    reconfigurable                      count_up/delay_count_reg_n_0_[1]
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.863 r  reconfigurable pblock_count_up      count_up/delay_count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.863    reconfigurable                      count_up/delay_count_reg[4]_i_2_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.980 r  reconfigurable pblock_count_up      count_up/delay_count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.980    reconfigurable                      count_up/delay_count_reg[8]_i_2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.097 r  reconfigurable pblock_count_up      count_up/delay_count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.097    reconfigurable                      count_up/delay_count_reg[12]_i_2_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  reconfigurable pblock_count_up      count_up/delay_count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.214    reconfigurable                      count_up/delay_count_reg[16]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  reconfigurable pblock_count_up      count_up/delay_count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.331    reconfigurable                      count_up/delay_count_reg[20]_i_2_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.646 r  reconfigurable pblock_count_up      count_up/delay_count_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.859     8.505    reconfigurable                      count_up/data0[24]
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.307     8.812 r  reconfigurable pblock_count_up      count_up/delay_count[24]_i_1/O
                         net (fo=1, routed)           0.000     8.812    reconfigurable                      count_up/delay_count[24]
    SLICE_X39Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[24]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)       10.000    10.000 r                                      
    W5                                                0.000    10.000 r  static                              clk (IN)
                         net (fo=0)                   0.000    10.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.435    14.776    boundary                            count_up/clk
    SLICE_X39Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[24]/C
                         clock pessimism              0.258    15.034                                            
                         clock uncertainty           -0.035    14.999                                            
    SLICE_X39Y55         FDCE (Setup_fdce_C_D)        0.031    15.030    reconfigurable   pblock_count_up        count_up/delay_count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.030                                            
                         arrival time                          -8.812                                            
  -------------------------------------------------------------------
                         slack                                  6.218                                            

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 count_up/delay_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_up/delay_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.828ns (22.311%)  route 2.883ns (77.689%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.554     5.075    boundary                            count_up/clk
    SLICE_X37Y52         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[10]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  reconfigurable pblock_count_up      count_up/delay_count_reg[10]/Q
                         net (fo=2, routed)           0.860     6.390    reconfigurable                      count_up/delay_count_reg_n_0_[10]
    SLICE_X37Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.514 r  reconfigurable pblock_count_up      count_up/delay_count[25]_i_6/O
                         net (fo=1, routed)           0.476     6.991    reconfigurable                      count_up/delay_count[25]_i_6_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.115 r  reconfigurable pblock_count_up      count_up/delay_count[25]_i_3/O
                         net (fo=27, routed)          1.547     8.662    reconfigurable                      count_up/delay_count[25]_i_3_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.786 r  reconfigurable pblock_count_up      count_up/delay_count[0]_i_1/O
                         net (fo=1, routed)           0.000     8.786    reconfigurable                      count_up/delay_count[0]_i_1_n_0
    SLICE_X40Y50         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)       10.000    10.000 r                                      
    W5                                                0.000    10.000 r  static                              clk (IN)
                         net (fo=0)                   0.000    10.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.438    14.779    boundary                            count_up/clk
    SLICE_X40Y50         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[0]/C
                         clock pessimism              0.258    15.037                                            
                         clock uncertainty           -0.035    15.002                                            
    SLICE_X40Y50         FDCE (Setup_fdce_C_D)        0.029    15.031    reconfigurable   pblock_count_up        count_up/delay_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.031                                            
                         arrival time                          -8.786                                            
  -------------------------------------------------------------------
                         slack                                  6.245                                            

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 count_up/delay_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_up/div_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.828ns (22.389%)  route 2.870ns (77.611%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.554     5.075    boundary                            count_up/clk
    SLICE_X37Y52         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[10]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  reconfigurable pblock_count_up      count_up/delay_count_reg[10]/Q
                         net (fo=2, routed)           0.860     6.390    reconfigurable                      count_up/delay_count_reg_n_0_[10]
    SLICE_X37Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.514 r  reconfigurable pblock_count_up      count_up/delay_count[25]_i_6/O
                         net (fo=1, routed)           0.476     6.991    reconfigurable                      count_up/delay_count[25]_i_6_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.115 r  reconfigurable pblock_count_up      count_up/delay_count[25]_i_3/O
                         net (fo=27, routed)          1.534     8.649    reconfigurable                      count_up/delay_count[25]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  reconfigurable pblock_count_up      count_up/div_clk_i_1/O
                         net (fo=1, routed)           0.000     8.773    reconfigurable                      count_up/div_clk_i_1_n_0
    SLICE_X41Y50         FDCE                                         r  reconfigurable pblock_count_up      count_up/div_clk_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)       10.000    10.000 r                                      
    W5                                                0.000    10.000 r  static                              clk (IN)
                         net (fo=0)                   0.000    10.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.438    14.779    boundary                            count_up/clk
    SLICE_X41Y50         FDCE                                         r  reconfigurable pblock_count_up      count_up/div_clk_reg/C
                         clock pessimism              0.258    15.037                                            
                         clock uncertainty           -0.035    15.002                                            
    SLICE_X41Y50         FDCE (Setup_fdce_C_D)        0.029    15.031    reconfigurable   pblock_count_up        count_up/div_clk_reg
  -------------------------------------------------------------------
                         required time                         15.031                                            
                         arrival time                          -8.773                                            
  -------------------------------------------------------------------
                         slack                                  6.257                                            

Slack (MET) :             6.283ns  (required time - arrival time)
  Source:                 count_down/delay_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_down/delay_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 2.127ns (57.731%)  route 1.557ns (42.269%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.614     5.135    boundary                            count_down/clk
    SLICE_X63Y69         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456     5.591 r  reconfigurable pblock_count_down    count_down/delay_count_reg[2]/Q
                         net (fo=3, routed)           0.756     6.347    reconfigurable                      count_down/delay_count_reg_n_0_[2]
    SLICE_X62Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.021 r  reconfigurable pblock_count_down    count_down/delay_count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.021    reconfigurable                      count_down/delay_count_reg[4]_i_2_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  reconfigurable pblock_count_down    count_down/delay_count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.135    reconfigurable                      count_down/delay_count_reg[8]_i_2_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  reconfigurable pblock_count_down    count_down/delay_count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.249    reconfigurable                      count_down/delay_count_reg[12]_i_2_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.363 r  reconfigurable pblock_count_down    count_down/delay_count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.363    reconfigurable                      count_down/delay_count_reg[16]_i_2_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  reconfigurable pblock_count_down    count_down/delay_count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.477    reconfigurable                      count_down/delay_count_reg[20]_i_2_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.716 r  reconfigurable pblock_count_down    count_down/delay_count_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.802     8.517    reconfigurable                      count_down/data0[23]
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.302     8.819 r  reconfigurable pblock_count_down    count_down/delay_count[23]_i_1/O
                         net (fo=1, routed)           0.000     8.819    reconfigurable                      count_down/delay_count[23]
    SLICE_X63Y73         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[23]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)       10.000    10.000 r                                      
    W5                                                0.000    10.000 r  static                              clk (IN)
                         net (fo=0)                   0.000    10.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.494    14.835    boundary                            count_down/clk
    SLICE_X63Y73         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[23]/C
                         clock pessimism              0.272    15.107                                            
                         clock uncertainty           -0.035    15.072                                            
    SLICE_X63Y73         FDCE (Setup_fdce_C_D)        0.031    15.103    reconfigurable   pblock_count_down      count_down/delay_count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.103                                            
                         arrival time                          -8.819                                            
  -------------------------------------------------------------------
                         slack                                  6.283                                            

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 count_down/delay_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_down/delay_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.828ns (22.574%)  route 2.840ns (77.426%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.613     5.134    boundary                            count_down/clk
    SLICE_X63Y70         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[6]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.456     5.590 r  reconfigurable pblock_count_down    count_down/delay_count_reg[6]/Q
                         net (fo=2, routed)           0.696     6.286    reconfigurable                      count_down/delay_count_reg_n_0_[6]
    SLICE_X63Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.410 r  reconfigurable pblock_count_down    count_down/delay_count[25]_i_7/O
                         net (fo=2, routed)           0.436     6.846    reconfigurable                      count_down/delay_count[25]_i_7_n_0
    SLICE_X61Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.970 r  reconfigurable pblock_count_down    count_down/delay_count[25]_i_4/O
                         net (fo=26, routed)          1.708     8.678    reconfigurable                      count_down/delay_count[25]_i_4_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I2_O)        0.124     8.802 r  reconfigurable pblock_count_down    count_down/delay_count[25]_i_1/O
                         net (fo=1, routed)           0.000     8.802    reconfigurable                      count_down/delay_count[25]
    SLICE_X61Y73         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[25]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)       10.000    10.000 r                                      
    W5                                                0.000    10.000 r  static                              clk (IN)
                         net (fo=0)                   0.000    10.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.493    14.834    boundary                            count_down/clk
    SLICE_X61Y73         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[25]/C
                         clock pessimism              0.258    15.092                                            
                         clock uncertainty           -0.035    15.057                                            
    SLICE_X61Y73         FDCE (Setup_fdce_C_D)        0.032    15.089    reconfigurable   pblock_count_down      count_down/delay_count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.089                                            
                         arrival time                          -8.802                                            
  -------------------------------------------------------------------
                         slack                                  6.287                                            

Slack (MET) :             6.288ns  (required time - arrival time)
  Source:                 count_down/delay_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_down/delay_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.828ns (22.587%)  route 2.838ns (77.413%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.613     5.134    boundary                            count_down/clk
    SLICE_X63Y70         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[6]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.456     5.590 r  reconfigurable pblock_count_down    count_down/delay_count_reg[6]/Q
                         net (fo=2, routed)           0.696     6.286    reconfigurable                      count_down/delay_count_reg_n_0_[6]
    SLICE_X63Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.410 r  reconfigurable pblock_count_down    count_down/delay_count[25]_i_7/O
                         net (fo=2, routed)           0.436     6.846    reconfigurable                      count_down/delay_count[25]_i_7_n_0
    SLICE_X61Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.970 r  reconfigurable pblock_count_down    count_down/delay_count[25]_i_4/O
                         net (fo=26, routed)          1.706     8.676    reconfigurable                      count_down/delay_count[25]_i_4_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I2_O)        0.124     8.800 r  reconfigurable pblock_count_down    count_down/delay_count[24]_i_1/O
                         net (fo=1, routed)           0.000     8.800    reconfigurable                      count_down/delay_count[24]
    SLICE_X61Y73         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[24]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)       10.000    10.000 r                                      
    W5                                                0.000    10.000 r  static                              clk (IN)
                         net (fo=0)                   0.000    10.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.493    14.834    boundary                            count_down/clk
    SLICE_X61Y73         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[24]/C
                         clock pessimism              0.258    15.092                                            
                         clock uncertainty           -0.035    15.057                                            
    SLICE_X61Y73         FDCE (Setup_fdce_C_D)        0.031    15.088    reconfigurable   pblock_count_down      count_down/delay_count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.088                                            
                         arrival time                          -8.800                                            
  -------------------------------------------------------------------
                         slack                                  6.288                                            

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 count_up/delay_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_up/delay_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.828ns (22.574%)  route 2.840ns (77.426%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.553     5.074    boundary                            count_up/clk
    SLICE_X39Y54         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[19]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  reconfigurable pblock_count_up      count_up/delay_count_reg[19]/Q
                         net (fo=2, routed)           0.969     6.499    reconfigurable                      count_up/delay_count_reg_n_0_[19]
    SLICE_X39Y53         LUT4 (Prop_lut4_I1_O)        0.124     6.623 r  reconfigurable pblock_count_up      count_up/delay_count[25]_i_8/O
                         net (fo=1, routed)           0.405     7.029    reconfigurable                      count_up/delay_count[25]_i_8_n_0
    SLICE_X39Y55         LUT5 (Prop_lut5_I4_O)        0.124     7.153 r  reconfigurable pblock_count_up      count_up/delay_count[25]_i_5/O
                         net (fo=27, routed)          1.465     8.618    reconfigurable                      count_up/delay_count[25]_i_5_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.742 r  reconfigurable pblock_count_up      count_up/delay_count[3]_i_1/O
                         net (fo=1, routed)           0.000     8.742    reconfigurable                      count_up/delay_count[3]
    SLICE_X39Y50         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[3]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)       10.000    10.000 r                                      
    W5                                                0.000    10.000 r  static                              clk (IN)
                         net (fo=0)                   0.000    10.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.436    14.777    boundary                            count_up/clk
    SLICE_X39Y50         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[3]/C
                         clock pessimism              0.273    15.050                                            
                         clock uncertainty           -0.035    15.015                                            
    SLICE_X39Y50         FDCE (Setup_fdce_C_D)        0.031    15.046    reconfigurable   pblock_count_up        count_up/delay_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.046                                            
                         arrival time                          -8.742                                            
  -------------------------------------------------------------------
                         slack                                  6.304                                            

Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 count_down/delay_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_down/delay_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.828ns (22.767%)  route 2.809ns (77.233%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.613     5.134    boundary                            count_down/clk
    SLICE_X63Y70         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[6]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.456     5.590 r  reconfigurable pblock_count_down    count_down/delay_count_reg[6]/Q
                         net (fo=2, routed)           0.696     6.286    reconfigurable                      count_down/delay_count_reg_n_0_[6]
    SLICE_X63Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.410 r  reconfigurable pblock_count_down    count_down/delay_count[25]_i_7/O
                         net (fo=2, routed)           0.436     6.846    reconfigurable                      count_down/delay_count[25]_i_7_n_0
    SLICE_X61Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.970 r  reconfigurable pblock_count_down    count_down/delay_count[25]_i_4/O
                         net (fo=26, routed)          1.677     8.647    reconfigurable                      count_down/delay_count[25]_i_4_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I2_O)        0.124     8.771 r  reconfigurable pblock_count_down    count_down/delay_count[19]_i_1/O
                         net (fo=1, routed)           0.000     8.771    reconfigurable                      count_down/delay_count[19]
    SLICE_X61Y73         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[19]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)       10.000    10.000 r                                      
    W5                                                0.000    10.000 r  static                              clk (IN)
                         net (fo=0)                   0.000    10.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.493    14.834    boundary                            count_down/clk
    SLICE_X61Y73         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[19]/C
                         clock pessimism              0.258    15.092                                            
                         clock uncertainty           -0.035    15.057                                            
    SLICE_X61Y73         FDCE (Setup_fdce_C_D)        0.029    15.086    reconfigurable   pblock_count_down      count_down/delay_count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.086                                            
                         arrival time                          -8.771                                            
  -------------------------------------------------------------------
                         slack                                  6.315                                            

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 count_down/delay_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_down/delay_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.828ns (22.773%)  route 2.808ns (77.227%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.613     5.134    boundary                            count_down/clk
    SLICE_X63Y70         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[6]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.456     5.590 r  reconfigurable pblock_count_down    count_down/delay_count_reg[6]/Q
                         net (fo=2, routed)           0.696     6.286    reconfigurable                      count_down/delay_count_reg_n_0_[6]
    SLICE_X63Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.410 r  reconfigurable pblock_count_down    count_down/delay_count[25]_i_7/O
                         net (fo=2, routed)           0.436     6.846    reconfigurable                      count_down/delay_count[25]_i_7_n_0
    SLICE_X61Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.970 r  reconfigurable pblock_count_down    count_down/delay_count[25]_i_4/O
                         net (fo=26, routed)          1.676     8.646    reconfigurable                      count_down/delay_count[25]_i_4_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I2_O)        0.124     8.770 r  reconfigurable pblock_count_down    count_down/delay_count[22]_i_1/O
                         net (fo=1, routed)           0.000     8.770    reconfigurable                      count_down/delay_count[22]
    SLICE_X61Y73         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[22]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)       10.000    10.000 r                                      
    W5                                                0.000    10.000 r  static                              clk (IN)
                         net (fo=0)                   0.000    10.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.493    14.834    boundary                            count_down/clk
    SLICE_X61Y73         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[22]/C
                         clock pessimism              0.258    15.092                                            
                         clock uncertainty           -0.035    15.057                                            
    SLICE_X61Y73         FDCE (Setup_fdce_C_D)        0.031    15.088    reconfigurable   pblock_count_down      count_down/delay_count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.088                                            
                         arrival time                          -8.770                                            
  -------------------------------------------------------------------
                         slack                                  6.318                                            

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 count_up/delay_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_up/delay_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 2.190ns (60.264%)  route 1.444ns (39.736%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.555     5.076    boundary                            count_up/clk
    SLICE_X40Y50         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X40Y50         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  reconfigurable pblock_count_up      count_up/delay_count_reg[1]/Q
                         net (fo=3, routed)           0.694     6.226    reconfigurable                      count_up/delay_count_reg_n_0_[1]
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.863 r  reconfigurable pblock_count_up      count_up/delay_count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.863    reconfigurable                      count_up/delay_count_reg[4]_i_2_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.980 r  reconfigurable pblock_count_up      count_up/delay_count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.980    reconfigurable                      count_up/delay_count_reg[8]_i_2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.097 r  reconfigurable pblock_count_up      count_up/delay_count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.097    reconfigurable                      count_up/delay_count_reg[12]_i_2_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  reconfigurable pblock_count_up      count_up/delay_count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.214    reconfigurable                      count_up/delay_count_reg[16]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  reconfigurable pblock_count_up      count_up/delay_count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.331    reconfigurable                      count_up/delay_count_reg[20]_i_2_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.654 r  reconfigurable pblock_count_up      count_up/delay_count_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.750     8.404    reconfigurable                      count_up/data0[22]
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.306     8.710 r  reconfigurable pblock_count_up      count_up/delay_count[22]_i_1/O
                         net (fo=1, routed)           0.000     8.710    reconfigurable                      count_up/delay_count[22]
    SLICE_X39Y54         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[22]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)       10.000    10.000 r                                      
    W5                                                0.000    10.000 r  static                              clk (IN)
                         net (fo=0)                   0.000    10.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.435    14.776    boundary                            count_up/clk
    SLICE_X39Y54         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[22]/C
                         clock pessimism              0.258    15.034                                            
                         clock uncertainty           -0.035    14.999                                            
    SLICE_X39Y54         FDCE (Setup_fdce_C_D)        0.031    15.030    reconfigurable   pblock_count_up        count_up/delay_count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.030                                            
                         arrival time                          -8.710                                            
  -------------------------------------------------------------------
                         slack                                  6.320                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 count_up/delay_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_up/div_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.112%)  route 0.109ns (36.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.562     1.445    boundary                            count_up/clk
    SLICE_X40Y50         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X40Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  reconfigurable pblock_count_up      count_up/delay_count_reg[0]/Q
                         net (fo=4, routed)           0.109     1.695    reconfigurable                      count_up/delay_count_reg_n_0_[0]
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.740 r  reconfigurable pblock_count_up      count_up/div_clk_i_1/O
                         net (fo=1, routed)           0.000     1.740    reconfigurable                      count_up/div_clk_i_1_n_0
    SLICE_X41Y50         FDCE                                         r  reconfigurable pblock_count_up      count_up/div_clk_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.832     1.959    boundary                            count_up/clk
    SLICE_X41Y50         FDCE                                         r  reconfigurable pblock_count_up      count_up/div_clk_reg/C
                         clock pessimism             -0.501     1.458                                            
    SLICE_X41Y50         FDCE (Hold_fdce_C_D)         0.091     1.549    reconfigurable   pblock_count_up        count_up/div_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.549                                            
                         arrival time                           1.740                                            
  -------------------------------------------------------------------
                         slack                                  0.191                                            

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 count_up/delay_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_up/delay_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.074%)  route 0.178ns (48.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.561     1.444    boundary                            count_up/clk
    SLICE_X39Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[24]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  reconfigurable pblock_count_up      count_up/delay_count_reg[24]/Q
                         net (fo=28, routed)          0.178     1.763    reconfigurable                      count_up/delay_count_reg_n_0_[24]
    SLICE_X39Y53         LUT6 (Prop_lut6_I4_O)        0.045     1.808 r  reconfigurable pblock_count_up      count_up/delay_count[16]_i_1/O
                         net (fo=1, routed)           0.000     1.808    reconfigurable                      count_up/delay_count[16]
    SLICE_X39Y53         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[16]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.957    boundary                            count_up/clk
    SLICE_X39Y53         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[16]/C
                         clock pessimism             -0.497     1.460                                            
    SLICE_X39Y53         FDCE (Hold_fdce_C_D)         0.091     1.551    reconfigurable   pblock_count_up        count_up/delay_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551                                            
                         arrival time                           1.808                                            
  -------------------------------------------------------------------
                         slack                                  0.257                                            

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 count_down/delay_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_down/delay_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.459%)  route 0.198ns (51.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.580     1.463    boundary                            count_down/clk
    SLICE_X61Y73         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[25]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X61Y73         FDCE (Prop_fdce_C_Q)         0.141     1.604 f  reconfigurable pblock_count_down    count_down/delay_count_reg[25]/Q
                         net (fo=28, routed)          0.198     1.802    reconfigurable                      count_down/delay_count_reg_n_0_[25]
    SLICE_X63Y73         LUT6 (Prop_lut6_I3_O)        0.045     1.847 r  reconfigurable pblock_count_down    count_down/delay_count[20]_i_1/O
                         net (fo=1, routed)           0.000     1.847    reconfigurable                      count_down/delay_count[20]
    SLICE_X63Y73         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[20]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.848     1.976    boundary                            count_down/clk
    SLICE_X63Y73         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[20]/C
                         clock pessimism             -0.478     1.498                                            
    SLICE_X63Y73         FDCE (Hold_fdce_C_D)         0.091     1.589    reconfigurable   pblock_count_down      count_down/delay_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.589                                            
                         arrival time                           1.847                                            
  -------------------------------------------------------------------
                         slack                                  0.258                                            

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 count_up/delay_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_up/delay_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.731%)  route 0.181ns (49.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.561     1.444    boundary                            count_up/clk
    SLICE_X39Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[24]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  reconfigurable pblock_count_up      count_up/delay_count_reg[24]/Q
                         net (fo=28, routed)          0.181     1.766    reconfigurable                      count_up/delay_count_reg_n_0_[24]
    SLICE_X39Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.811 r  reconfigurable pblock_count_up      count_up/delay_count[19]_i_1/O
                         net (fo=1, routed)           0.000     1.811    reconfigurable                      count_up/delay_count[19]
    SLICE_X39Y54         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[19]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.957    boundary                            count_up/clk
    SLICE_X39Y54         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[19]/C
                         clock pessimism             -0.497     1.460                                            
    SLICE_X39Y54         FDCE (Hold_fdce_C_D)         0.091     1.551    reconfigurable   pblock_count_up        count_up/delay_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551                                            
                         arrival time                           1.811                                            
  -------------------------------------------------------------------
                         slack                                  0.260                                            

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 count_down/delay_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_down/delay_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.933%)  route 0.202ns (52.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.580     1.463    boundary                            count_down/clk
    SLICE_X61Y73         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[24]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X61Y73         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  reconfigurable pblock_count_down    count_down/delay_count_reg[24]/Q
                         net (fo=28, routed)          0.202     1.806    reconfigurable                      count_down/delay_count_reg_n_0_[24]
    SLICE_X63Y72         LUT6 (Prop_lut6_I4_O)        0.045     1.851 r  reconfigurable pblock_count_down    count_down/delay_count[16]_i_1/O
                         net (fo=1, routed)           0.000     1.851    reconfigurable                      count_down/delay_count[16]
    SLICE_X63Y72         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[16]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.850     1.978    boundary                            count_down/clk
    SLICE_X63Y72         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[16]/C
                         clock pessimism             -0.478     1.500                                            
    SLICE_X63Y72         FDCE (Hold_fdce_C_D)         0.091     1.591    reconfigurable   pblock_count_down      count_down/delay_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.591                                            
                         arrival time                           1.851                                            
  -------------------------------------------------------------------
                         slack                                  0.260                                            

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 count_down/delay_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_down/delay_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.832%)  route 0.195ns (51.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.580     1.463    boundary                            count_down/clk
    SLICE_X61Y73         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[24]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X61Y73         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  reconfigurable pblock_count_down    count_down/delay_count_reg[24]/Q
                         net (fo=28, routed)          0.195     1.799    reconfigurable                      count_down/delay_count_reg_n_0_[24]
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  reconfigurable pblock_count_down    count_down/delay_count[15]_i_1/O
                         net (fo=1, routed)           0.000     1.844    reconfigurable                      count_down/delay_count[15]
    SLICE_X61Y72         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[15]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.849     1.976    boundary                            count_down/clk
    SLICE_X61Y72         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[15]/C
                         clock pessimism             -0.498     1.478                                            
    SLICE_X61Y72         FDCE (Hold_fdce_C_D)         0.092     1.570    reconfigurable   pblock_count_down      count_down/delay_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.570                                            
                         arrival time                           1.844                                            
  -------------------------------------------------------------------
                         slack                                  0.274                                            

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 count_down/delay_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_down/delay_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.704%)  route 0.196ns (51.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.580     1.463    boundary                            count_down/clk
    SLICE_X61Y73         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[24]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X61Y73         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  reconfigurable pblock_count_down    count_down/delay_count_reg[24]/Q
                         net (fo=28, routed)          0.196     1.800    reconfigurable                      count_down/delay_count_reg_n_0_[24]
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.045     1.845 r  reconfigurable pblock_count_down    count_down/delay_count[14]_i_1/O
                         net (fo=1, routed)           0.000     1.845    reconfigurable                      count_down/delay_count[14]
    SLICE_X61Y72         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[14]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.849     1.976    boundary                            count_down/clk
    SLICE_X61Y72         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[14]/C
                         clock pessimism             -0.498     1.478                                            
    SLICE_X61Y72         FDCE (Hold_fdce_C_D)         0.091     1.569    reconfigurable   pblock_count_down      count_down/delay_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.569                                            
                         arrival time                           1.845                                            
  -------------------------------------------------------------------
                         slack                                  0.276                                            

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 count_up/delay_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_up/delay_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.940%)  route 0.219ns (54.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.561     1.444    boundary                            count_up/clk
    SLICE_X40Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[25]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X40Y55         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  reconfigurable pblock_count_up      count_up/delay_count_reg[25]/Q
                         net (fo=28, routed)          0.219     1.804    reconfigurable                      count_up/delay_count_reg_n_0_[25]
    SLICE_X39Y55         LUT6 (Prop_lut6_I3_O)        0.045     1.849 r  reconfigurable pblock_count_up      count_up/delay_count[23]_i_1/O
                         net (fo=1, routed)           0.000     1.849    reconfigurable                      count_up/delay_count[23]
    SLICE_X39Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[23]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.957    boundary                            count_up/clk
    SLICE_X39Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[23]/C
                         clock pessimism             -0.478     1.479                                            
    SLICE_X39Y55         FDCE (Hold_fdce_C_D)         0.092     1.571    reconfigurable   pblock_count_up        count_up/delay_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.571                                            
                         arrival time                           1.849                                            
  -------------------------------------------------------------------
                         slack                                  0.278                                            

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_up/delay_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_up/delay_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.561     1.444    boundary                            count_up/clk
    SLICE_X40Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[25]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X40Y55         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  reconfigurable pblock_count_up      count_up/delay_count_reg[25]/Q
                         net (fo=28, routed)          0.185     1.770    reconfigurable                      count_up/delay_count_reg_n_0_[25]
    SLICE_X40Y55         LUT6 (Prop_lut6_I3_O)        0.045     1.815 r  reconfigurable pblock_count_up      count_up/delay_count[25]_i_1/O
                         net (fo=1, routed)           0.000     1.815    reconfigurable                      count_up/delay_count[25]
    SLICE_X40Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[25]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.831     1.958    boundary                            count_up/clk
    SLICE_X40Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[25]/C
                         clock pessimism             -0.514     1.444                                            
    SLICE_X40Y55         FDCE (Hold_fdce_C_D)         0.091     1.535    reconfigurable   pblock_count_up        count_up/delay_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.535                                            
                         arrival time                           1.815                                            
  -------------------------------------------------------------------
                         slack                                  0.280                                            

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_up/delay_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_up/delay_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.826%)  route 0.220ns (54.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.561     1.444    boundary                            count_up/clk
    SLICE_X40Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[25]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X40Y55         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  reconfigurable pblock_count_up      count_up/delay_count_reg[25]/Q
                         net (fo=28, routed)          0.220     1.805    reconfigurable                      count_up/delay_count_reg_n_0_[25]
    SLICE_X39Y55         LUT6 (Prop_lut6_I3_O)        0.045     1.850 r  reconfigurable pblock_count_up      count_up/delay_count[21]_i_1/O
                         net (fo=1, routed)           0.000     1.850    reconfigurable                      count_up/delay_count[21]
    SLICE_X39Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[21]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.957    boundary                            count_up/clk
    SLICE_X39Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[21]/C
                         clock pessimism             -0.478     1.479                                            
    SLICE_X39Y55         FDCE (Hold_fdce_C_D)         0.091     1.570    reconfigurable   pblock_count_up        count_up/delay_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.570                                            
                         arrival time                           1.850                                            
  -------------------------------------------------------------------
                         slack                                  0.280                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y69   count_down/delay_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y71   count_down/delay_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y71   count_down/delay_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y71   count_down/delay_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y71   count_down/delay_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y72   count_down/delay_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y72   count_down/delay_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y72   count_down/delay_count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y72   count_down/delay_count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69   count_down/delay_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69   count_down/delay_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   count_down/delay_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   count_down/delay_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y71   count_down/delay_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y71   count_down/delay_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y71   count_down/delay_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y71   count_down/delay_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y71   count_down/delay_count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y71   count_down/delay_count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69   count_down/delay_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69   count_down/delay_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   count_down/delay_count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   count_down/delay_count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y71   count_down/delay_count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y71   count_down/delay_count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y71   count_down/delay_count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y71   count_down/delay_count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y71   count_down/delay_count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y71   count_down/delay_count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_up/counter_out_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_out_up[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.808ns  (logic 3.960ns (44.958%)  route 4.848ns (55.042%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X44Y50         FDPE                         0.000     0.000 r  reconfigurable pblock_count_up      count_up/counter_out_reg[0]/C
    SLICE_X44Y50         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  reconfigurable pblock_count_up      count_up/counter_out_reg[0]/Q
                         net (fo=5, routed)           4.848     5.304    boundary                            counter_out_up_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.808 r  static                              counter_out_up[0]_OBUF_inst/O
                         net (fo=0)                   0.000     8.808    static                              counter_out_up[0]
    V13                                                               r  static                              counter_out_up[0] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_up/counter_out_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_out_up[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.502ns  (logic 3.981ns (53.074%)  route 3.520ns (46.926%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X44Y50         FDPE                         0.000     0.000 r  reconfigurable pblock_count_up      count_up/counter_out_reg[2]/C
    SLICE_X44Y50         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  reconfigurable pblock_count_up      count_up/counter_out_reg[2]/Q
                         net (fo=3, routed)           3.520     3.976    boundary                            counter_out_up_OBUF[2]
    W3                   OBUF (Prop_obuf_I_O)         3.525     7.502 r  static                              counter_out_up[2]_OBUF_inst/O
                         net (fo=0)                   0.000     7.502    static                              counter_out_up[2]
    W3                                                                r  static                              counter_out_up[2] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_up/counter_out_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_out_up[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.473ns  (logic 4.102ns (54.892%)  route 3.371ns (45.108%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X44Y50         FDPE                         0.000     0.000 r  reconfigurable pblock_count_up      count_up/counter_out_reg[1]/C
    SLICE_X44Y50         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  reconfigurable pblock_count_up      count_up/counter_out_reg[1]/Q
                         net (fo=4, routed)           3.371     3.790    boundary                            counter_out_up_OBUF[1]
    V3                   OBUF (Prop_obuf_I_O)         3.683     7.473 r  static                              counter_out_up[1]_OBUF_inst/O
                         net (fo=0)                   0.000     7.473    static                              counter_out_up[1]
    V3                                                                r  static                              counter_out_up[1] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_up/counter_out_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_out_up[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.980ns  (logic 4.095ns (58.661%)  route 2.886ns (41.339%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X44Y50         FDPE                         0.000     0.000 r  reconfigurable pblock_count_up      count_up/counter_out_reg[3]/C
    SLICE_X44Y50         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  reconfigurable pblock_count_up      count_up/counter_out_reg[3]/Q
                         net (fo=2, routed)           2.886     3.305    boundary                            counter_out_up_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         3.676     6.980 r  static                              counter_out_up[3]_OBUF_inst/O
                         net (fo=0)                   0.000     6.980    static                              counter_out_up[3]
    U3                                                                r  static                              counter_out_up[3] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_down/counter_out_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_out_down[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.772ns  (logic 4.112ns (60.727%)  route 2.660ns (39.273%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y74         FDPE                         0.000     0.000 r  reconfigurable pblock_count_down    count_down/counter_out_reg[3]/C
    SLICE_X63Y74         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  reconfigurable pblock_count_down    count_down/counter_out_reg[3]/Q
                         net (fo=2, routed)           2.660     3.079    boundary                            counter_out_down_OBUF[3]
    L1                   OBUF (Prop_obuf_I_O)         3.693     6.772 r  static                              counter_out_down[3]_OBUF_inst/O
                         net (fo=0)                   0.000     6.772    static                              counter_out_down[3]
    L1                                                                r  static                              counter_out_down[3] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_down/counter_out_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_out_down[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.567ns  (logic 3.971ns (60.473%)  route 2.596ns (39.527%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y74         FDPE                         0.000     0.000 r  reconfigurable pblock_count_down    count_down/counter_out_reg[2]/C
    SLICE_X63Y74         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  reconfigurable pblock_count_down    count_down/counter_out_reg[2]/Q
                         net (fo=3, routed)           2.596     3.052    boundary                            counter_out_down_OBUF[2]
    P1                   OBUF (Prop_obuf_I_O)         3.515     6.567 r  static                              counter_out_down[2]_OBUF_inst/O
                         net (fo=0)                   0.000     6.567    static                              counter_out_down[2]
    P1                                                                r  static                              counter_out_down[2] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_down/counter_out_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_out_down[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.349ns  (logic 3.974ns (62.594%)  route 2.375ns (37.406%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y74         FDPE                         0.000     0.000 r  reconfigurable pblock_count_down    count_down/counter_out_reg[0]/C
    SLICE_X63Y74         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  reconfigurable pblock_count_down    count_down/counter_out_reg[0]/Q
                         net (fo=5, routed)           2.375     2.831    boundary                            counter_out_down_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         3.518     6.349 r  static                              counter_out_down[0]_OBUF_inst/O
                         net (fo=0)                   0.000     6.349    static                              counter_out_down[0]
    P3                                                                r  static                              counter_out_down[0] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_down/counter_out_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_out_down[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.265ns  (logic 4.101ns (65.468%)  route 2.163ns (34.532%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y74         FDPE                         0.000     0.000 r  reconfigurable pblock_count_down    count_down/counter_out_reg[1]/C
    SLICE_X63Y74         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  reconfigurable pblock_count_down    count_down/counter_out_reg[1]/Q
                         net (fo=4, routed)           2.163     2.582    boundary                            counter_out_down_OBUF[1]
    N3                   OBUF (Prop_obuf_I_O)         3.682     6.265 r  static                              counter_out_down[1]_OBUF_inst/O
                         net (fo=0)                   0.000     6.265    static                              counter_out_down[1]
    N3                                                                r  static                              counter_out_down[1] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_up/counter_out_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.528ns  (logic 1.456ns (32.160%)  route 3.072ns (67.840%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          3.072     4.528    boundary                            count_up/rst
    SLICE_X44Y50         FDPE                                         f  reconfigurable pblock_count_up      count_up/counter_out_reg[0]/PRE
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_up/counter_out_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.528ns  (logic 1.456ns (32.160%)  route 3.072ns (67.840%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          3.072     4.528    boundary                            count_up/rst
    SLICE_X44Y50         FDPE                                         f  reconfigurable pblock_count_up      count_up/counter_out_reg[1]/PRE
  -------------------------------------------------------------------    -------------------------------------------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_down/counter_out_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            count_down/counter_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           2  (FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y74         FDPE                         0.000     0.000 r  reconfigurable pblock_count_down    count_down/counter_out_reg[0]/C
    SLICE_X63Y74         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  reconfigurable pblock_count_down    count_down/counter_out_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    reconfigurable                      count_down/counter_out[0]
    SLICE_X63Y74         LUT2 (Prop_lut2_I0_O)        0.042     0.362 r  reconfigurable pblock_count_down    count_down/counter_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    reconfigurable                      count_down/counter_out[1]_i_1_n_0
    SLICE_X63Y74         FDPE                                         r  reconfigurable pblock_count_down    count_down/counter_out_reg[1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_down/counter_out_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            count_down/counter_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           2  (FDPE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y74         FDPE                         0.000     0.000 r  reconfigurable pblock_count_down    count_down/counter_out_reg[0]/C
    SLICE_X63Y74         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  reconfigurable pblock_count_down    count_down/counter_out_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    reconfigurable                      count_down/counter_out[0]
    SLICE_X63Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  reconfigurable pblock_count_down    count_down/counter_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    reconfigurable                      count_down/counter_out0[0]
    SLICE_X63Y74         FDPE                                         r  reconfigurable pblock_count_down    count_down/counter_out_reg[0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_down/counter_out_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            count_down/counter_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y74         FDPE                         0.000     0.000 r  reconfigurable pblock_count_down    count_down/counter_out_reg[0]/C
    SLICE_X63Y74         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  reconfigurable pblock_count_down    count_down/counter_out_reg[0]/Q
                         net (fo=5, routed)           0.181     0.322    reconfigurable                      count_down/counter_out[0]
    SLICE_X63Y74         LUT4 (Prop_lut4_I1_O)        0.043     0.365 r  reconfigurable pblock_count_down    count_down/counter_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.365    reconfigurable                      count_down/counter_out[3]_i_1_n_0
    SLICE_X63Y74         FDPE                                         r  reconfigurable pblock_count_down    count_down/counter_out_reg[3]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_down/counter_out_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            count_down/counter_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X63Y74         FDPE                         0.000     0.000 r  reconfigurable pblock_count_down    count_down/counter_out_reg[0]/C
    SLICE_X63Y74         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  reconfigurable pblock_count_down    count_down/counter_out_reg[0]/Q
                         net (fo=5, routed)           0.181     0.322    reconfigurable                      count_down/counter_out[0]
    SLICE_X63Y74         LUT3 (Prop_lut3_I1_O)        0.045     0.367 r  reconfigurable pblock_count_down    count_down/counter_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.367    reconfigurable                      count_down/counter_out[2]_i_1_n_0
    SLICE_X63Y74         FDPE                                         r  reconfigurable pblock_count_down    count_down/counter_out_reg[2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_up/counter_out_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            count_up/counter_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.184ns (49.867%)  route 0.185ns (50.133%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X44Y50         FDPE                         0.000     0.000 r  reconfigurable pblock_count_up      count_up/counter_out_reg[0]/C
    SLICE_X44Y50         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  reconfigurable pblock_count_up      count_up/counter_out_reg[0]/Q
                         net (fo=5, routed)           0.185     0.326    reconfigurable                      count_up/counter_out[0]
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.043     0.369 r  reconfigurable pblock_count_up      count_up/counter_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.369    reconfigurable                      count_up/counter_out[3]_i_1_n_0
    SLICE_X44Y50         FDPE                                         r  reconfigurable pblock_count_up      count_up/counter_out_reg[3]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_up/counter_out_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            count_up/counter_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.137%)  route 0.185ns (49.863%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X44Y50         FDPE                         0.000     0.000 r  reconfigurable pblock_count_up      count_up/counter_out_reg[0]/C
    SLICE_X44Y50         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  reconfigurable pblock_count_up      count_up/counter_out_reg[0]/Q
                         net (fo=5, routed)           0.185     0.326    reconfigurable                      count_up/counter_out[0]
    SLICE_X44Y50         LUT3 (Prop_lut3_I1_O)        0.045     0.371 r  reconfigurable pblock_count_up      count_up/counter_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    reconfigurable                      count_up/counter_out[2]_i_1_n_0
    SLICE_X44Y50         FDPE                                         r  reconfigurable pblock_count_up      count_up/counter_out_reg[2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_up/counter_out_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            count_up/counter_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.183ns (48.298%)  route 0.196ns (51.702%))
  Logic Levels:           2  (FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X44Y50         FDPE                         0.000     0.000 r  reconfigurable pblock_count_up      count_up/counter_out_reg[0]/C
    SLICE_X44Y50         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  reconfigurable pblock_count_up      count_up/counter_out_reg[0]/Q
                         net (fo=5, routed)           0.196     0.337    reconfigurable                      count_up/counter_out[0]
    SLICE_X44Y50         LUT2 (Prop_lut2_I0_O)        0.042     0.379 r  reconfigurable pblock_count_up      count_up/counter_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    reconfigurable                      count_up/counter_out[1]_i_1_n_0
    SLICE_X44Y50         FDPE                                         r  reconfigurable pblock_count_up      count_up/counter_out_reg[1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_up/counter_out_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            count_up/counter_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.704%)  route 0.196ns (51.296%))
  Logic Levels:           2  (FDPE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X44Y50         FDPE                         0.000     0.000 r  reconfigurable pblock_count_up      count_up/counter_out_reg[0]/C
    SLICE_X44Y50         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  reconfigurable pblock_count_up      count_up/counter_out_reg[0]/Q
                         net (fo=5, routed)           0.196     0.337    reconfigurable                      count_up/counter_out[0]
    SLICE_X44Y50         LUT1 (Prop_lut1_I0_O)        0.045     0.382 r  reconfigurable pblock_count_up      count_up/counter_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.382    reconfigurable                      count_up/counter_out0[0]
    SLICE_X44Y50         FDPE                                         r  reconfigurable pblock_count_up      count_up/counter_out_reg[0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_down/counter_out_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.404ns  (logic 0.224ns (15.977%)  route 1.179ns (84.023%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          1.179     1.404    boundary                            count_down/rst
    SLICE_X63Y74         FDPE                                         f  reconfigurable pblock_count_down    count_down/counter_out_reg[0]/PRE
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_down/counter_out_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.404ns  (logic 0.224ns (15.977%)  route 1.179ns (84.023%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          1.179     1.404    boundary                            count_down/rst
    SLICE_X63Y74         FDPE                                         f  reconfigurable pblock_count_down    count_down/counter_out_reg[1]/PRE
  -------------------------------------------------------------------    -------------------------------------------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_up/delay_count_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.869ns  (logic 1.456ns (24.812%)  route 4.413ns (75.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          4.413     5.869    boundary                            count_up/rst
    SLICE_X37Y51         FDCE                                         f  reconfigurable pblock_count_up      count_up/delay_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.436     4.777    boundary                            count_up/clk
    SLICE_X37Y51         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_up/delay_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.627ns  (logic 1.456ns (25.880%)  route 4.170ns (74.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          4.170     5.627    boundary                            count_up/rst
    SLICE_X39Y51         FDCE                                         f  reconfigurable pblock_count_up      count_up/delay_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.436     4.777    boundary                            count_up/clk
    SLICE_X39Y51         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_up/delay_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.627ns  (logic 1.456ns (25.880%)  route 4.170ns (74.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          4.170     5.627    boundary                            count_up/rst
    SLICE_X39Y51         FDCE                                         f  reconfigurable pblock_count_up      count_up/delay_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.436     4.777    boundary                            count_up/clk
    SLICE_X39Y51         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_up/delay_count_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.589ns  (logic 1.456ns (26.053%)  route 4.133ns (73.947%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          4.133     5.589    boundary                            count_up/rst
    SLICE_X37Y52         FDCE                                         f  reconfigurable pblock_count_up      count_up/delay_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.436     4.777    boundary                            count_up/clk
    SLICE_X37Y52         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_up/delay_count_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.589ns  (logic 1.456ns (26.053%)  route 4.133ns (73.947%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          4.133     5.589    boundary                            count_up/rst
    SLICE_X37Y52         FDCE                                         f  reconfigurable pblock_count_up      count_up/delay_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.436     4.777    boundary                            count_up/clk
    SLICE_X37Y52         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_up/delay_count_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.589ns  (logic 1.456ns (26.053%)  route 4.133ns (73.947%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          4.133     5.589    boundary                            count_up/rst
    SLICE_X37Y52         FDCE                                         f  reconfigurable pblock_count_up      count_up/delay_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.436     4.777    boundary                            count_up/clk
    SLICE_X37Y52         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_up/delay_count_reg[21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.578ns  (logic 1.456ns (26.104%)  route 4.122ns (73.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          4.122     5.578    boundary                            count_up/rst
    SLICE_X39Y55         FDCE                                         f  reconfigurable pblock_count_up      count_up/delay_count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.435     4.776    boundary                            count_up/clk
    SLICE_X39Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_up/delay_count_reg[23]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.578ns  (logic 1.456ns (26.104%)  route 4.122ns (73.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          4.122     5.578    boundary                            count_up/rst
    SLICE_X39Y55         FDCE                                         f  reconfigurable pblock_count_up      count_up/delay_count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.435     4.776    boundary                            count_up/clk
    SLICE_X39Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_up/delay_count_reg[24]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.578ns  (logic 1.456ns (26.104%)  route 4.122ns (73.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          4.122     5.578    boundary                            count_up/rst
    SLICE_X39Y55         FDCE                                         f  reconfigurable pblock_count_up      count_up/delay_count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.435     4.776    boundary                            count_up/clk
    SLICE_X39Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_up/delay_count_reg[19]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.430ns  (logic 1.456ns (26.817%)  route 3.974ns (73.183%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          3.974     5.430    boundary                            count_up/rst
    SLICE_X39Y54         FDCE                                         f  reconfigurable pblock_count_up      count_up/delay_count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.435     4.776    boundary                            count_up/clk
    SLICE_X39Y54         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_down/delay_count_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.224ns (19.492%)  route 0.926ns (80.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          0.926     1.151    boundary                            count_down/rst
    SLICE_X63Y70         FDCE                                         f  reconfigurable pblock_count_down    count_down/delay_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.852     1.980    boundary                            count_down/clk
    SLICE_X63Y70         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_down/delay_count_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.224ns (19.492%)  route 0.926ns (80.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          0.926     1.151    boundary                            count_down/rst
    SLICE_X63Y70         FDCE                                         f  reconfigurable pblock_count_down    count_down/delay_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.852     1.980    boundary                            count_down/clk
    SLICE_X63Y70         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_down/delay_count_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.224ns (19.492%)  route 0.926ns (80.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          0.926     1.151    boundary                            count_down/rst
    SLICE_X63Y70         FDCE                                         f  reconfigurable pblock_count_down    count_down/delay_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.852     1.980    boundary                            count_down/clk
    SLICE_X63Y70         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_down/delay_count_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.224ns (19.434%)  route 0.930ns (80.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          0.930     1.154    boundary                            count_down/rst
    SLICE_X63Y69         FDCE                                         f  reconfigurable pblock_count_down    count_down/delay_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.853     1.981    boundary                            count_down/clk
    SLICE_X63Y69         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_down/delay_count_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.224ns (19.434%)  route 0.930ns (80.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          0.930     1.154    boundary                            count_down/rst
    SLICE_X63Y69         FDCE                                         f  reconfigurable pblock_count_down    count_down/delay_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.853     1.981    boundary                            count_down/clk
    SLICE_X63Y69         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_down/delay_count_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.224ns (19.434%)  route 0.930ns (80.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          0.930     1.154    boundary                            count_down/rst
    SLICE_X63Y69         FDCE                                         f  reconfigurable pblock_count_down    count_down/delay_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.853     1.981    boundary                            count_down/clk
    SLICE_X63Y69         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_down/delay_count_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.224ns (19.434%)  route 0.930ns (80.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          0.930     1.154    boundary                            count_down/rst
    SLICE_X63Y69         FDCE                                         f  reconfigurable pblock_count_down    count_down/delay_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.853     1.981    boundary                            count_down/clk
    SLICE_X63Y69         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_down/delay_count_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.215ns  (logic 0.224ns (18.459%)  route 0.991ns (81.541%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          0.991     1.215    boundary                            count_down/rst
    SLICE_X61Y70         FDCE                                         f  reconfigurable pblock_count_down    count_down/delay_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.850     1.978    boundary                            count_down/clk
    SLICE_X61Y70         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_down/delay_count_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.224ns (18.289%)  route 1.002ns (81.711%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          1.002     1.226    boundary                            count_down/rst
    SLICE_X63Y71         FDCE                                         f  reconfigurable pblock_count_down    count_down/delay_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.851     1.979    boundary                            count_down/clk
    SLICE_X63Y71         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_down/delay_count_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.224ns (18.289%)  route 1.002ns (81.711%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          1.002     1.226    boundary                            count_down/rst
    SLICE_X63Y71         FDCE                                         f  reconfigurable pblock_count_down    count_down/delay_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.851     1.979    boundary                            count_down/clk
    SLICE_X63Y71         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[12]/C





