
*** Running vivado
    with args -log lzw.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lzw.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source lzw.tcl -notrace
Command: synth_design -top lzw -part xc7z020clg484-1 -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9388 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 283.492 ; gain = 73.449
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lzw' [X:/final_project_sim/lzw/lzw.srcs/sources_1/imports/temp/lzw.vhd:30]
	Parameter num_blocks bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dictionary_4' [X:/final_project_sim/lzw/lzw.srcs/sources_1/new/dictionary_4.vhd:28]
INFO: [Synth 8-638] synthesizing module 'dictionary_block_4' [X:/final_project_sim/lzw/lzw.srcs/sources_1/new/dictionary_block_4.vhd:29]
	Parameter block_num bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'bram_1024_0' declared at 'X:/final_project_sim/lzw/lzw.runs/synth_1/.Xil/Vivado-8524-DESKTOP-I9J3TQJ/realtime/bram_1024_0_stub.vhdl:5' bound to instance 'U_BRAM' of component 'bram_1024_0' [X:/final_project_sim/lzw/lzw.srcs/sources_1/new/dictionary_block_4.vhd:123]
INFO: [Synth 8-638] synthesizing module 'bram_1024_0' [X:/final_project_sim/lzw/lzw.runs/synth_1/.Xil/Vivado-8524-DESKTOP-I9J3TQJ/realtime/bram_1024_0_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'dictionary_block_4' (1#1) [X:/final_project_sim/lzw/lzw.srcs/sources_1/new/dictionary_block_4.vhd:29]
INFO: [Synth 8-638] synthesizing module 'dictionary_block_4__parameterized0' [X:/final_project_sim/lzw/lzw.srcs/sources_1/new/dictionary_block_4.vhd:29]
	Parameter block_num bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'bram_1024_1' declared at 'X:/final_project_sim/lzw/lzw.runs/synth_1/.Xil/Vivado-8524-DESKTOP-I9J3TQJ/realtime/bram_1024_1_stub.vhdl:5' bound to instance 'U_BRAM' of component 'bram_1024_1' [X:/final_project_sim/lzw/lzw.srcs/sources_1/new/dictionary_block_4.vhd:135]
INFO: [Synth 8-638] synthesizing module 'bram_1024_1' [X:/final_project_sim/lzw/lzw.runs/synth_1/.Xil/Vivado-8524-DESKTOP-I9J3TQJ/realtime/bram_1024_1_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'dictionary_block_4__parameterized0' (1#1) [X:/final_project_sim/lzw/lzw.srcs/sources_1/new/dictionary_block_4.vhd:29]
INFO: [Synth 8-638] synthesizing module 'dictionary_block_4__parameterized1' [X:/final_project_sim/lzw/lzw.srcs/sources_1/new/dictionary_block_4.vhd:29]
	Parameter block_num bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'bram_1024_2' declared at 'X:/final_project_sim/lzw/lzw.runs/synth_1/.Xil/Vivado-8524-DESKTOP-I9J3TQJ/realtime/bram_1024_2_stub.vhdl:5' bound to instance 'U_BRAM' of component 'bram_1024_2' [X:/final_project_sim/lzw/lzw.srcs/sources_1/new/dictionary_block_4.vhd:147]
INFO: [Synth 8-638] synthesizing module 'bram_1024_2' [X:/final_project_sim/lzw/lzw.runs/synth_1/.Xil/Vivado-8524-DESKTOP-I9J3TQJ/realtime/bram_1024_2_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'dictionary_block_4__parameterized1' (1#1) [X:/final_project_sim/lzw/lzw.srcs/sources_1/new/dictionary_block_4.vhd:29]
INFO: [Synth 8-638] synthesizing module 'dictionary_block_4__parameterized2' [X:/final_project_sim/lzw/lzw.srcs/sources_1/new/dictionary_block_4.vhd:29]
	Parameter block_num bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'bram_1024_3' declared at 'X:/final_project_sim/lzw/lzw.runs/synth_1/.Xil/Vivado-8524-DESKTOP-I9J3TQJ/realtime/bram_1024_3_stub.vhdl:5' bound to instance 'U_BRAM' of component 'bram_1024_3' [X:/final_project_sim/lzw/lzw.srcs/sources_1/new/dictionary_block_4.vhd:159]
INFO: [Synth 8-638] synthesizing module 'bram_1024_3' [X:/final_project_sim/lzw/lzw.runs/synth_1/.Xil/Vivado-8524-DESKTOP-I9J3TQJ/realtime/bram_1024_3_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'dictionary_block_4__parameterized2' (1#1) [X:/final_project_sim/lzw/lzw.srcs/sources_1/new/dictionary_block_4.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'dictionary_4' (2#1) [X:/final_project_sim/lzw/lzw.srcs/sources_1/new/dictionary_4.vhd:28]
WARNING: [Synth 8-614] signal 'output_last_prefix' is read in the process but is not in the sensitivity list [X:/final_project_sim/lzw/lzw.srcs/sources_1/imports/temp/lzw.vhd:213]
INFO: [Synth 8-256] done synthesizing module 'lzw' (3#1) [X:/final_project_sim/lzw/lzw.srcs/sources_1/imports/temp/lzw.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 320.992 ; gain = 110.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 320.992 ; gain = 110.949
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bram_1024_0' instantiated as 'GEN_DICT4.U_DICTIONARY/U_BLOCK_0/GEN_BLOCK_0.U_BRAM' [X:/final_project_sim/lzw/lzw.srcs/sources_1/new/dictionary_block_4.vhd:123]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bram_1024_1' instantiated as 'GEN_DICT4.U_DICTIONARY/U_BLOCK_1/GEN_BLOCK_1.U_BRAM' [X:/final_project_sim/lzw/lzw.srcs/sources_1/new/dictionary_block_4.vhd:135]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bram_1024_2' instantiated as 'GEN_DICT4.U_DICTIONARY/U_BLOCK_2/GEN_BLOCK_2.U_BRAM' [X:/final_project_sim/lzw/lzw.srcs/sources_1/new/dictionary_block_4.vhd:147]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bram_1024_3' instantiated as 'GEN_DICT4.U_DICTIONARY/U_BLOCK_3/GEN_BLOCK_3.U_BRAM' [X:/final_project_sim/lzw/lzw.srcs/sources_1/new/dictionary_block_4.vhd:159]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [X:/final_project_sim/lzw/lzw.runs/synth_1/.Xil/Vivado-8524-DESKTOP-I9J3TQJ/dcp_4/bram_1024_1_in_context.xdc] for cell 'GEN_DICT4.U_DICTIONARY/U_BLOCK_1/GEN_BLOCK_1.U_BRAM'
Finished Parsing XDC File [X:/final_project_sim/lzw/lzw.runs/synth_1/.Xil/Vivado-8524-DESKTOP-I9J3TQJ/dcp_4/bram_1024_1_in_context.xdc] for cell 'GEN_DICT4.U_DICTIONARY/U_BLOCK_1/GEN_BLOCK_1.U_BRAM'
Parsing XDC File [X:/final_project_sim/lzw/lzw.runs/synth_1/.Xil/Vivado-8524-DESKTOP-I9J3TQJ/dcp_5/bram_1024_2_in_context.xdc] for cell 'GEN_DICT4.U_DICTIONARY/U_BLOCK_2/GEN_BLOCK_2.U_BRAM'
Finished Parsing XDC File [X:/final_project_sim/lzw/lzw.runs/synth_1/.Xil/Vivado-8524-DESKTOP-I9J3TQJ/dcp_5/bram_1024_2_in_context.xdc] for cell 'GEN_DICT4.U_DICTIONARY/U_BLOCK_2/GEN_BLOCK_2.U_BRAM'
Parsing XDC File [X:/final_project_sim/lzw/lzw.runs/synth_1/.Xil/Vivado-8524-DESKTOP-I9J3TQJ/dcp_6/bram_1024_3_in_context.xdc] for cell 'GEN_DICT4.U_DICTIONARY/U_BLOCK_3/GEN_BLOCK_3.U_BRAM'
Finished Parsing XDC File [X:/final_project_sim/lzw/lzw.runs/synth_1/.Xil/Vivado-8524-DESKTOP-I9J3TQJ/dcp_6/bram_1024_3_in_context.xdc] for cell 'GEN_DICT4.U_DICTIONARY/U_BLOCK_3/GEN_BLOCK_3.U_BRAM'
Parsing XDC File [X:/final_project_sim/lzw/lzw.runs/synth_1/.Xil/Vivado-8524-DESKTOP-I9J3TQJ/dcp_7/bram_1024_0_in_context.xdc] for cell 'GEN_DICT4.U_DICTIONARY/U_BLOCK_0/GEN_BLOCK_0.U_BRAM'
Finished Parsing XDC File [X:/final_project_sim/lzw/lzw.runs/synth_1/.Xil/Vivado-8524-DESKTOP-I9J3TQJ/dcp_7/bram_1024_0_in_context.xdc] for cell 'GEN_DICT4.U_DICTIONARY/U_BLOCK_0/GEN_BLOCK_0.U_BRAM'
Parsing XDC File [X:/final_project_sim/lzw/lzw.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [X:/final_project_sim/lzw/lzw.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.021 . Memory (MB): peak = 645.672 ; gain = 0.027
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'GEN_DICT4.U_DICTIONARY/U_BLOCK_0/GEN_BLOCK_0.U_BRAM' at clock pin 'clka' is different from the actual clock period '3.800', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'GEN_DICT4.U_DICTIONARY/U_BLOCK_1/GEN_BLOCK_1.U_BRAM' at clock pin 'clka' is different from the actual clock period '3.800', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'GEN_DICT4.U_DICTIONARY/U_BLOCK_2/GEN_BLOCK_2.U_BRAM' at clock pin 'clka' is different from the actual clock period '3.800', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'GEN_DICT4.U_DICTIONARY/U_BLOCK_3/GEN_BLOCK_3.U_BRAM' at clock pin 'clka' is different from the actual clock period '3.800', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 645.727 ; gain = 435.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 645.727 ; gain = 435.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 645.727 ; gain = 435.684
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lzw'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   s_rst |                            00001 |                              000
       s_read_first_char |                            00010 |                              010
                  s_wait |                            00100 |                              001
                  s_read |                            01000 |                              011
                s_search |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'lzw'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 645.727 ; gain = 435.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 8     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 13    
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 19    
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 31    
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 37    
	   5 Input     12 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 28    
	   5 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lzw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module dictionary_block_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 8     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module dictionary_block_4__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 8     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module dictionary_block_4__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 8     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module dictionary_block_4__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 8     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module dictionary_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_DICT4.U_DICTIONARY/U_BLOCK_0/r_wr_addr_sum_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_DICT4.U_DICTIONARY/U_BLOCK_3/r_wr_addr_sum_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_DICT4.U_DICTIONARY/U_BLOCK_1/r_wr_addr_sum_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_DICT4.U_DICTIONARY/U_BLOCK_2/r_wr_addr_sum_reg[11] )
WARNING: [Synth 8-3332] Sequential element (GEN_DICT4.U_DICTIONARY/r_wr_addr_reg[1]) is unused and will be removed from module lzw.
WARNING: [Synth 8-3332] Sequential element (GEN_DICT4.U_DICTIONARY/r_wr_addr_reg[0]) is unused and will be removed from module lzw.
WARNING: [Synth 8-3332] Sequential element (GEN_DICT4.U_DICTIONARY/U_BLOCK_1/r_wr_addr_sum_reg[11]) is unused and will be removed from module lzw.
WARNING: [Synth 8-3332] Sequential element (GEN_DICT4.U_DICTIONARY/U_BLOCK_2/r_wr_addr_sum_reg[11]) is unused and will be removed from module lzw.
WARNING: [Synth 8-3332] Sequential element (GEN_DICT4.U_DICTIONARY/U_BLOCK_3/r_wr_addr_sum_reg[11]) is unused and will be removed from module lzw.
WARNING: [Synth 8-3332] Sequential element (GEN_DICT4.U_DICTIONARY/U_BLOCK_0/r_wr_addr_sum_reg[11]) is unused and will be removed from module lzw.
WARNING: [Synth 8-3332] Sequential element (GEN_DICT4.U_DICTIONARY/U_BLOCK_0/rd_addr_reg[11]) is unused and will be removed from module lzw.
WARNING: [Synth 8-3332] Sequential element (GEN_DICT4.U_DICTIONARY/U_BLOCK_0/rd_addr_reg[10]) is unused and will be removed from module lzw.
WARNING: [Synth 8-3332] Sequential element (GEN_DICT4.U_DICTIONARY/U_BLOCK_1/rd_addr_reg[11]) is unused and will be removed from module lzw.
WARNING: [Synth 8-3332] Sequential element (GEN_DICT4.U_DICTIONARY/U_BLOCK_1/rd_addr_reg[10]) is unused and will be removed from module lzw.
WARNING: [Synth 8-3332] Sequential element (GEN_DICT4.U_DICTIONARY/U_BLOCK_2/rd_addr_reg[11]) is unused and will be removed from module lzw.
WARNING: [Synth 8-3332] Sequential element (GEN_DICT4.U_DICTIONARY/U_BLOCK_2/rd_addr_reg[10]) is unused and will be removed from module lzw.
WARNING: [Synth 8-3332] Sequential element (GEN_DICT4.U_DICTIONARY/U_BLOCK_3/rd_addr_reg[11]) is unused and will be removed from module lzw.
WARNING: [Synth 8-3332] Sequential element (GEN_DICT4.U_DICTIONARY/U_BLOCK_3/rd_addr_reg[10]) is unused and will be removed from module lzw.
WARNING: [Synth 8-3332] Sequential element (GEN_DICT4.U_DICTIONARY/U_BLOCK_3/rd_addr_delay_reg[11]) is unused and will be removed from module lzw.
WARNING: [Synth 8-3332] Sequential element (GEN_DICT4.U_DICTIONARY/U_BLOCK_3/rd_addr_delay_reg[10]) is unused and will be removed from module lzw.
WARNING: [Synth 8-3332] Sequential element (GEN_DICT4.U_DICTIONARY/U_BLOCK_2/rd_addr_delay_reg[11]) is unused and will be removed from module lzw.
WARNING: [Synth 8-3332] Sequential element (GEN_DICT4.U_DICTIONARY/U_BLOCK_2/rd_addr_delay_reg[10]) is unused and will be removed from module lzw.
WARNING: [Synth 8-3332] Sequential element (GEN_DICT4.U_DICTIONARY/U_BLOCK_1/rd_addr_delay_reg[11]) is unused and will be removed from module lzw.
WARNING: [Synth 8-3332] Sequential element (GEN_DICT4.U_DICTIONARY/U_BLOCK_1/rd_addr_delay_reg[10]) is unused and will be removed from module lzw.
WARNING: [Synth 8-3332] Sequential element (GEN_DICT4.U_DICTIONARY/U_BLOCK_0/rd_addr_delay_reg[11]) is unused and will be removed from module lzw.
WARNING: [Synth 8-3332] Sequential element (GEN_DICT4.U_DICTIONARY/U_BLOCK_0/rd_addr_delay_reg[10]) is unused and will be removed from module lzw.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 645.727 ; gain = 435.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 645.727 ; gain = 435.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:57 . Memory (MB): peak = 645.727 ; gain = 435.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 645.727 ; gain = 435.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 645.727 ; gain = 435.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 645.727 ; gain = 435.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 645.727 ; gain = 435.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 645.727 ; gain = 435.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 645.727 ; gain = 435.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 645.727 ; gain = 435.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bram_1024_0   |         1|
|2     |bram_1024_1   |         1|
|3     |bram_1024_2   |         1|
|4     |bram_1024_3   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |bram_1024_0_bbox |     1|
|2     |bram_1024_1_bbox |     1|
|3     |bram_1024_2_bbox |     1|
|4     |bram_1024_3_bbox |     1|
|5     |BUFG             |     1|
|6     |CARRY4           |    45|
|7     |LUT1             |   111|
|8     |LUT2             |    81|
|9     |LUT3             |    62|
|10    |LUT4             |    39|
|11    |LUT5             |    35|
|12    |LUT6             |   176|
|13    |MUXF7            |     5|
|14    |FDCE             |   354|
|15    |FDPE             |     8|
|16    |FDRE             |   264|
|17    |IBUF             |    27|
|18    |OBUF             |    15|
+------+-----------------+------+

Report Instance Areas: 
+------+---------------------------+-----------------------------------+------+
|      |Instance                   |Module                             |Cells |
+------+---------------------------+-----------------------------------+------+
|1     |top                        |                                   |  1303|
|2     |  \GEN_DICT4.U_DICTIONARY  |dictionary_4                       |  1157|
|3     |    U_BLOCK_0              |dictionary_block_4                 |   270|
|4     |    U_BLOCK_1              |dictionary_block_4__parameterized0 |   263|
|5     |    U_BLOCK_2              |dictionary_block_4__parameterized1 |   261|
|6     |    U_BLOCK_3              |dictionary_block_4__parameterized2 |   249|
+------+---------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 645.727 ; gain = 435.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 645.727 ; gain = 110.289
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 645.727 ; gain = 435.684
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 645.727 ; gain = 435.684
INFO: [Common 17-1381] The checkpoint 'X:/final_project_sim/lzw/lzw.runs/synth_1/lzw.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 645.727 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 18 23:20:01 2017...
