{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557679885640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557679885640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 21:21:25 2019 " "Processing started: Sun May 12 21:21:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557679885640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679885640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PC_Calculator -c PC_Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off PC_Calculator -c PC_Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679885640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557679886187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw3/q1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw3/q1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Q1 " "Found entity 1: Q1" {  } { { "../../HW3/Q1.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Q1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679916828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679916828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw3/fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw3/fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../../HW3/FA.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679916843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679916843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw3/adder_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw3/adder_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8bit " "Found entity 1: adder_8bit" {  } { { "../../HW3/adder_8bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/adder_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679916843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679916843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw3/adder_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw3/adder_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "../../HW3/adder_4bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/adder_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679916859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679916859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw3/adder_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw3/adder_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_32bit " "Found entity 1: Adder_32bit" {  } { { "../../HW3/Adder_32bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Adder_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679916875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679916875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "Sign_Extend.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/Sign_Extend.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679916875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679916875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_regitster_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shift_regitster_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_regitster_4bit " "Found entity 1: shift_regitster_4bit" {  } { { "shift_regitster_4bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/shift_regitster_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679916890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679916890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8bit " "Found entity 1: reg_8bit" {  } { { "reg_8bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/reg_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679916906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679916906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16bit " "Found entity 1: reg_16bit" {  } { { "reg_16bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/reg_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679916906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679916906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32bit " "Found entity 1: reg_32bit" {  } { { "reg_32bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/reg_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679916921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679916921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_plus_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc_plus_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pc_plus_4 " "Found entity 1: pc_plus_4" {  } { { "pc_plus_4.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/pc_plus_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679916921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679916921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "offset_shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file offset_shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 offset_shifter " "Found entity 1: offset_shifter" {  } { { "offset_shifter.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/offset_shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679916921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679916921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_addr_shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file jump_addr_shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 jump_addr_shifter " "Found entity 1: jump_addr_shifter" {  } { { "jump_addr_shifter.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/jump_addr_shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679916937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679916937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/term6/semester_6/computer architecture/assignment/hw3/mux2_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /term6/semester_6/computer architecture/assignment/hw3/mux2_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "../../HW3/mux2_1.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/mux2_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679916953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679916953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679916953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679916953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/mux4_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557679916968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679916968 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PC " "Elaborating entity \"PC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557679917062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32bit reg_32bit:inst6 " "Elaborating entity \"reg_32bit\" for hierarchy \"reg_32bit:inst6\"" {  } { { "PC.bdf" "inst6" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 344 2056 2280 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679917093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16bit reg_32bit:inst6\|reg_16bit:inst " "Elaborating entity \"reg_16bit\" for hierarchy \"reg_32bit:inst6\|reg_16bit:inst\"" {  } { { "reg_32bit.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/reg_32bit.bdf" { { 592 816 1040 688 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679917093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit reg_32bit:inst6\|reg_16bit:inst\|reg_8bit:inst " "Elaborating entity \"reg_8bit\" for hierarchy \"reg_32bit:inst6\|reg_16bit:inst\|reg_8bit:inst\"" {  } { { "reg_16bit.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/reg_16bit.bdf" { { 472 824 1032 568 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679917109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_regitster_4bit reg_32bit:inst6\|reg_16bit:inst\|reg_8bit:inst\|shift_regitster_4bit:inst " "Elaborating entity \"shift_regitster_4bit\" for hierarchy \"reg_32bit:inst6\|reg_16bit:inst\|reg_8bit:inst\|shift_regitster_4bit:inst\"" {  } { { "reg_8bit.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/reg_8bit.bdf" { { 584 760 968 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679917109 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst8 " "Primitive \"VCC\" of instance \"inst8\" not used" {  } { { "shift_regitster_4bit.bdf" "" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/shift_regitster_4bit.bdf" { { 912 880 912 928 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1557679917109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 mux4_1:inst9 " "Elaborating entity \"mux4_1\" for hierarchy \"mux4_1:inst9\"" {  } { { "PC.bdf" "inst9" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 560 1992 2256 688 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679917125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux4_1:inst9\|mux2_1:inst1_1 " "Elaborating entity \"mux2_1\" for hierarchy \"mux4_1:inst9\|mux2_1:inst1_1\"" {  } { { "mux4_1.bdf" "inst1_1" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/mux4_1.bdf" { { 480 1552 1784 576 "inst1_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679917125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_32bit Adder_32bit:inst5 " "Elaborating entity \"Adder_32bit\" for hierarchy \"Adder_32bit:inst5\"" {  } { { "PC.bdf" "inst5" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 432 1256 1480 528 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679917140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_8bit Adder_32bit:inst5\|adder_8bit:inst " "Elaborating entity \"adder_8bit\" for hierarchy \"Adder_32bit:inst5\|adder_8bit:inst\"" {  } { { "../../HW3/Adder_32bit.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/Adder_32bit.bdf" { { 288 584 792 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679917140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bit Adder_32bit:inst5\|adder_8bit:inst\|adder_4bit:inst " "Elaborating entity \"adder_4bit\" for hierarchy \"Adder_32bit:inst5\|adder_8bit:inst\|adder_4bit:inst\"" {  } { { "../../HW3/adder_8bit.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/adder_8bit.bdf" { { 168 736 944 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679917156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA Adder_32bit:inst5\|adder_8bit:inst\|adder_4bit:inst\|FA:Bit3 " "Elaborating entity \"FA\" for hierarchy \"Adder_32bit:inst5\|adder_8bit:inst\|adder_4bit:inst\|FA:Bit3\"" {  } { { "../../HW3/adder_4bit.bdf" "Bit3" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/adder_4bit.bdf" { { 440 704 824 536 "Bit3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679917156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Q1 Adder_32bit:inst5\|adder_8bit:inst\|adder_4bit:inst\|FA:Bit3\|Q1:inst " "Elaborating entity \"Q1\" for hierarchy \"Adder_32bit:inst5\|adder_8bit:inst\|adder_4bit:inst\|FA:Bit3\|Q1:inst\"" {  } { { "../../HW3/FA.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW3/FA.bdf" { { 272 768 864 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679917156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offset_shifter offset_shifter:inst " "Elaborating entity \"offset_shifter\" for hierarchy \"offset_shifter:inst\"" {  } { { "PC.bdf" "inst" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 304 904 1272 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679917296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend Sign_Extend:inst_1 " "Elaborating entity \"Sign_Extend\" for hierarchy \"Sign_Extend:inst_1\"" {  } { { "PC.bdf" "inst_1" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 776 840 1184 872 "inst_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679917296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_plus_4 pc_plus_4:inst2 " "Elaborating entity \"pc_plus_4\" for hierarchy \"pc_plus_4:inst2\"" {  } { { "PC.bdf" "inst2" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 632 904 1144 728 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679917312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_addr_shifter jump_addr_shifter:inst4 " "Elaborating entity \"jump_addr_shifter\" for hierarchy \"jump_addr_shifter:inst4\"" {  } { { "PC.bdf" "inst4" { Schematic "Y:/Term6/Semester_6/Computer Architecture/assignment/HW4/programming/PC.bdf" { { 896 944 1368 992 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679917453 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557679918281 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557679918750 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557679918750 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "46 " "Implemented 46 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557679918859 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557679918859 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557679918859 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557679918859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5002 " "Peak virtual memory: 5002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557679918890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 21:21:58 2019 " "Processing ended: Sun May 12 21:21:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557679918890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557679918890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557679918890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557679918890 ""}
