// Seed: 2253269428
module module_0;
  logic [7:0] id_2, id_3;
  wor id_4 = 1 == id_2[(1'h0) : 1];
  assign id_4 = 1 + id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  always @(posedge 1) id_2 <= 1;
  always @(posedge id_1 == id_1 or posedge 1) id_2 <= id_1;
  specify
    (posedge id_3 => (id_4 -: id_3)) = (1 < id_4, id_4 != id_3);
  endspecify
  module_0 modCall_1 ();
endmodule
