VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c499_dup.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml
Circuit name: c499_dup

# Loading Architecture Description
# Loading Architecture Description took 0.37 seconds (max_rss 80.2 MiB, delta_rss +65.1 MiB)

Timing analysis: ON
Circuit netlist file: c499_dup.net
Circuit placement file: c499_dup.place
Circuit routing file: c499_dup.route
Circuit SDC file: c499_dup.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 5.04 seconds (max_rss 953.2 MiB, delta_rss +873.0 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c499_dup.blif
# Load circuit
Found constant-zero generator 'new_n81'
Found constant-zero generator 'new_n87'
Found constant-zero generator 'new_n89'
Found constant-zero generator 'new_n97'
Found constant-zero generator 'new_n101'
Found constant-zero generator 'new_n104'
Found constant-zero generator 'new_n106'
Found constant-zero generator 'new_n128'
# Load circuit took 0.00 seconds (max_rss 953.2 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 953.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 953.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 953.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 144
    .input :      41
    .output:      32
    0-LUT  :       8
    6-LUT  :      63
  Nets  : 112
    Avg Fanout:     3.0
    Max Fanout:    19.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 448
  Timing Graph Edges: 640
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 953.2 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'c499_dup.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 953.2 MiB, delta_rss +0.0 MiB)
# Packing
Warning 1: Block type 'M144K' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Warning 2: Block type 'EMPTY' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c499_dup.blif'.

After removing unused inputs...
	total blocks: 144, total nets: 112, total inputs: 41, total outputs: 32
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].cin[0]


There is one chain in this architecture called "share_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].sharein[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.01382e-09
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: io:1,1 PLL:1,1 LAB:0.8,1 DSP:1,1 M9K:1,1 M144K:1,1
Packing with high fanout thresholds: io:128 PLL:128 LAB:32 DSP:128 M9K:128 M144K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     5/144       3%                            1     6 x 4     
    10/144       6%                            1     6 x 4     
    15/144      10%                            1     6 x 4     
    20/144      13%                            1     6 x 4     
    25/144      17%                            2     7 x 5     
    30/144      20%                            2     7 x 5     
    35/144      24%                            2     7 x 5     
    40/144      27%                            2     7 x 5     
    45/144      31%                            3     7 x 5     
    50/144      34%                            3     7 x 5     
    55/144      38%                            3     7 x 5     
    60/144      41%                            3     7 x 5     
    65/144      45%                            4     8 x 6     
    70/144      48%                            4     8 x 6     
    75/144      52%                            7     8 x 6     
    80/144      55%                           12    10 x 7     
    85/144      59%                           17    11 x 8     
    90/144      62%                           22    11 x 8     
    95/144      65%                           27    12 x 9     
   100/144      69%                           32    13 x 10    
   105/144      72%                           37    13 x 10    
   110/144      76%                           42    14 x 10    
   115/144      79%                           47    15 x 11    
   120/144      83%                           52    16 x 12    
   125/144      86%                           57    16 x 12    
   130/144      90%                           62    17 x 13    
   135/144      93%                           67    17 x 13    
   140/144      97%                           72    19 x 14    
Incr Slack updates 1 in 2.795e-06 sec
Full Max Req/Worst Slack updates 1 in 1.864e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 7.364e-06 sec
FPGA sized to 19 x 14 (auto)
Device Utilization: 0.15 (target 1.00)
	Block Utilization: 0.96 Type: io
	Block Utilization: 0.03 Type: LAB

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         73                               0.438356                     0.561644   
       PLL          0                                      0                            0   
       LAB          4                                  28.25                        13.75   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 16 out of 112 nets, 96 nets not absorbed.

Netlist conversion complete.

# Packing took 0.14 seconds (max_rss 953.2 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'c499_dup.net'.
Detected 8 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.021286 seconds).
Warning 3: Treated 7 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.02 seconds (max_rss 976.5 MiB, delta_rss +23.2 MiB)
Warning 4: Netlist contains 19 global net to non-global architecture pin connections

Pb types usage...
  io         : 73
   pad       : 73
    inpad    : 41
    outpad   : 32
  LAB        : 4
   alm       : 36
    lut      : 71
     lut6    : 71
      lut    : 71

# Create Device
## Build Device Grid
FPGA sized to 19 x 14: 266 grid tiles (auto)

Resource usage...
	Netlist
		73	blocks of type: io
	Architecture
		76	blocks of type: io
	Netlist
		0	blocks of type: PLL
	Architecture
		16	blocks of type: PLL
	Netlist
		4	blocks of type: LAB
	Architecture
		130	blocks of type: LAB
	Netlist
		0	blocks of type: DSP
	Architecture
		2	blocks of type: DSP
	Netlist
		0	blocks of type: M9K
	Architecture
		10	blocks of type: M9K
	Netlist
		0	blocks of type: M144K
	Architecture
		0	blocks of type: M144K

Device Utilization: 0.15 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.96 Logical Block: io
	Physical Tile PLL:
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile LAB:
	Block Utilization: 0.03 Logical Block: LAB
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M9K:
	Block Utilization: 0.00 Logical Block: M9K

FPGA size limited by block type(s): io

## Build Device Grid took 0.00 seconds (max_rss 976.6 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:27710
OPIN->CHANX/CHANY edge count before creating direct connections: 167720
OPIN->CHANX/CHANY edge count after creating direct connections: 173986
CHAN->CHAN type edge count:474182
## Build routing resource graph took 0.42 seconds (max_rss 976.6 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 69836
  RR Graph Edges: 675878
# Create Device took 0.43 seconds (max_rss 976.6 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.84 seconds (max_rss 976.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 976.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.84 seconds (max_rss 976.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.08 seconds (max_rss 976.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.08 seconds (max_rss 976.6 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 976.6 MiB, delta_rss +0.0 MiB)

There are 133 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 1056

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 4.22481 td_cost: 4.18823e-08
Initial placement estimated Critical Path Delay (CPD): 7.74692 ns
Initial placement estimated setup Total Negative Slack (sTNS): -239.077 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -7.74692 ns

Initial placement estimated setup slack histogram:
[ -7.7e-09: -7.7e-09)  2 (  6.2%) |*******
[ -7.7e-09: -7.6e-09)  0 (  0.0%) |
[ -7.6e-09: -7.5e-09) 13 ( 40.6%) |************************************************
[ -7.5e-09: -7.4e-09)  8 ( 25.0%) |******************************
[ -7.4e-09: -7.4e-09)  1 (  3.1%) |****
[ -7.4e-09: -7.3e-09)  1 (  3.1%) |****
[ -7.3e-09: -7.2e-09)  4 ( 12.5%) |***************
[ -7.2e-09: -7.2e-09)  0 (  0.0%) |
[ -7.2e-09: -7.1e-09)  2 (  6.2%) |*******
[ -7.1e-09:   -7e-09)  1 (  3.1%) |****
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 163
Warning 5: Starting t: 21 of 77 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 1.1e-04   0.977       4.10 3.9454e-08   7.747       -239   -7.747   0.264  0.0189   18.0     1.00       163  0.200
   2    0.0 1.0e-04   0.992       3.98 3.5434e-08   7.471       -233   -7.471   0.202  0.0030   14.8     2.31       326  0.950
   3    0.0 9.5e-05   0.997       3.96 3.3009e-08   7.380       -232   -7.380   0.166  0.0020   11.3     3.76       489  0.950
   4    0.0 9.0e-05   0.997       3.96 3.0652e-08   7.387       -232   -7.387   0.147  0.0014    8.2     5.03       652  0.950
   5    0.0 8.6e-05   0.993       3.92 2.935e-08    7.376       -232   -7.376   0.123  0.0040    5.8     6.02       815  0.950
   6    0.0 8.1e-05   0.998       3.89 2.8585e-08   7.369       -232   -7.369   0.129  0.0013    4.0     6.78       978  0.950
   7    0.0 7.7e-05   0.998       3.89 2.7738e-08   7.369       -232   -7.369   0.123  0.0011    2.7     7.29      1141  0.950
   8    0.0 7.3e-05   0.999       3.89 2.7219e-08   7.369       -231   -7.369   0.166  0.0007    1.9     7.64      1304  0.950
   9    0.0 7.0e-05   0.999       3.89 2.6029e-08   7.427       -232   -7.427   0.172  0.0009    1.4     7.86      1467  0.950
  10    0.0 6.6e-05   0.999       3.89 2.5931e-08   7.413       -232   -7.413   0.190  0.0005    1.0     8.00      1630  0.950
  11    0.0 6.3e-05   0.999       3.90 2.5276e-08   7.438       -232   -7.438   0.141  0.0006    1.0     8.00      1793  0.950
  12    0.0 0.0e+00   0.999       3.90 2.5588e-08   7.420       -232   -7.420   0.086  0.0004    1.0     8.00      1956  0.800
## Placement Quench took 0.00 seconds (max_rss 976.6 MiB)
post-quench CPD = 7.35918 (ns) 

BB estimate of min-dist (placement) wire length: 975

Completed placement consistency check successfully.

Swaps called: 2033

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 7.35918 ns, Fmax: 135.885 MHz
Placement estimated setup Worst Negative Slack (sWNS): -7.35918 ns
Placement estimated setup Total Negative Slack (sTNS): -230.278 ns

Placement estimated setup slack histogram:
[ -7.4e-09: -7.3e-09) 5 ( 15.6%) |***************************
[ -7.3e-09: -7.3e-09) 2 (  6.2%) |***********
[ -7.3e-09: -7.2e-09) 9 ( 28.1%) |*************************************************
[ -7.2e-09: -7.2e-09) 5 ( 15.6%) |***************************
[ -7.2e-09: -7.1e-09) 0 (  0.0%) |
[ -7.1e-09: -7.1e-09) 2 (  6.2%) |***********
[ -7.1e-09: -7.1e-09) 2 (  6.2%) |***********
[ -7.1e-09:   -7e-09) 5 ( 15.6%) |***************************
[   -7e-09:   -7e-09) 1 (  3.1%) |*****
[   -7e-09: -6.9e-09) 1 (  3.1%) |*****

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.998844, bb_cost: 3.89885, td_cost: 2.69952e-08, 

Placement resource usage:
  io  implemented as io : 73
  LAB implemented as LAB: 4

Placement number of temperatures: 12
Placement total # of swap attempts: 2033
	Swaps accepted:  332 (16.3 %)
	Swaps rejected: 1616 (79.5 %)
	Swaps aborted:   85 ( 4.2 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                24.45            20.93           79.07          0.00         
                   Median                 21.84            16.22           78.15          5.63         
                   Centroid               22.58            15.03           78.87          6.10         
                   W. Centroid            22.68            17.57           75.92          6.51         
                   W. Median              1.28             3.85            88.46          7.69         
                   Crit. Uniform          0.39             0.00            100.00         0.00         
                   Feasible Region        0.54             18.18           81.82          0.00         

LAB                Uniform                1.08             0.00            100.00         0.00         
                   Median                 1.67             2.94            97.06          0.00         
                   Centroid               1.03             0.00            100.00         0.00         
                   W. Centroid            1.33             7.41            92.59          0.00         
                   W. Median              0.05             0.00            100.00         0.00         
                   Crit. Uniform          0.44             0.00            100.00         0.00         
                   Feasible Region        0.64             0.00            100.00         0.00         


Placement Quench timing analysis took 9.7352e-05 seconds (8.6812e-05 STA, 1.054e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00285311 seconds (0.00268259 STA, 0.000170518 slack) (14 full updates: 14 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.03 seconds (max_rss 976.6 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  12 (  8.3%) |*****
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.6:      0.7)   0 (  0.0%) |
[      0.7:      0.8)  10 (  6.9%) |****
[      0.8:      0.9)   9 (  6.2%) |****
[      0.9:        1) 114 ( 78.6%) |***********************************************
## Initializing router criticalities took 0.00 seconds (max_rss 976.6 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0  101133      89     133      60 ( 0.086%)    1203 ( 1.1%)    7.671     -236.1     -7.671      0.000      0.000      N/A
Incr Slack updates 14 in 5.2036e-05 sec
Full Max Req/Worst Slack updates 9 in 1.0869e-05 sec
Incr Max Req/Worst Slack updates 5 in 5.441e-06 sec
Incr Criticality updates 3 in 1.9767e-05 sec
Full Criticality updates 11 in 5.8589e-05 sec
   2    0.0     0.5    0   40544      51      81      26 ( 0.037%)    1189 ( 1.1%)    7.671     -236.1     -7.671      0.000      0.000      N/A
   3    0.0     0.6    0   10856      28      51      16 ( 0.023%)    1187 ( 1.1%)    7.671     -236.1     -7.671      0.000      0.000      N/A
   4    0.0     0.8    0    6716      21      41      11 ( 0.016%)    1179 ( 1.1%)    7.671     -236.1     -7.671      0.000      0.000      N/A
   5    0.0     1.1    0    3786      15      30       8 ( 0.011%)    1187 ( 1.1%)    7.671     -236.8     -7.671      0.000      0.000      N/A
   6    0.0     1.4    0    3017      12      21       5 ( 0.007%)    1193 ( 1.1%)    7.671     -236.8     -7.671      0.000      0.000      N/A
   7    0.0     1.9    0    1509       9      16       4 ( 0.006%)    1193 ( 1.1%)    7.671     -236.8     -7.671      0.000      0.000      N/A
   8    0.0     2.4    0     897       8      17       3 ( 0.004%)    1193 ( 1.1%)    7.671     -236.8     -7.671      0.000      0.000      N/A
   9    0.0     3.1    0     621       6      12       3 ( 0.004%)    1193 ( 1.1%)    7.671     -236.8     -7.671      0.000      0.000      N/A
  10    0.0     4.1    0     601       5      11       2 ( 0.003%)    1201 ( 1.1%)    7.671     -236.8     -7.671      0.000      0.000       13
  11    0.0     5.3    0     387       4       9       3 ( 0.004%)    1194 ( 1.1%)    7.671     -236.8     -7.671      0.000      0.000       14
  12    0.0     6.9    0     909       6      14       4 ( 0.006%)    1191 ( 1.1%)    7.671     -236.8     -7.671      0.000      0.000       17
  13    0.0     9.0    0     529       4      11       2 ( 0.003%)    1191 ( 1.1%)    7.671     -236.8     -7.671      0.000      0.000      107
  14    0.0    11.6    0     320       3       8       1 ( 0.001%)    1195 ( 1.1%)    7.671     -236.8     -7.671      0.000      0.000       30
  15    0.0    15.1    0     218       2       5       2 ( 0.003%)    1195 ( 1.1%)    7.671     -236.8     -7.671      0.000      0.000       18
  16    0.0    19.7    0     112       1       2       0 ( 0.000%)    1195 ( 1.1%)    7.671     -236.8     -7.671      0.000      0.000       20
Restoring best routing
Critical path: 7.67084 ns
Successfully routed after 16 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  12 (  8.3%) |*****
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.6:      0.7)   0 (  0.0%) |
[      0.7:      0.8)  11 (  7.6%) |*****
[      0.8:      0.9)  16 ( 11.0%) |*******
[      0.9:        1) 106 ( 73.1%) |***********************************************
Router Stats: total_nets_routed: 264 total_connections_routed: 462 total_heap_pushes: 172155 total_heap_pops: 30077 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 172155 total_external_heap_pops: 30077 total_external_SOURCE_pushes: 462 total_external_SOURCE_pops: 317 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 462 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 462 total_external_SINK_pushes: 3313 total_external_SINK_pops: 3230 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 3454 total_external_IPIN_pops: 3313 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 4938 total_external_OPIN_pops: 4239 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 198 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 198 total_external_CHANX_pushes: 74850 total_external_CHANX_pops: 9784 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 244 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 244 total_external_CHANY_pushes: 85138 total_external_CHANY_pops: 9194 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 232 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 232 total_number_of_adding_all_rt: 1616 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.04 seconds (max_rss 976.6 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 976.6 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -31558394
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 976.6 MiB, delta_rss +0.0 MiB)
Found 265 mismatches between routing and packing results.
Fixed 112 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.02 seconds (max_rss 976.6 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         73                               0.438356                     0.561644   
       PLL          0                                      0                            0   
       LAB          4                                  28.25                        13.75   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 16 out of 112 nets, 96 nets not absorbed.


Average number of bends per net: 1.37079  Maximum # of bends: 4

Number of global nets: 7
Number of routed nets (nonglobal): 89
Wire length results (in units of 1 clb segments)...
	Total wirelength: 1195, average net length: 13.4270
	Maximum net length: 41

Wire length results in terms of physical segments...
	Total wiring segments used: 292, average wire segments per net: 3.28090
	Maximum segments used by a net: 7
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 3

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[        0:      0.1) 468 (100.0%) |***********************************************
Maximum routing channel utilization:     0.076 at (9,4)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       3   1.474      250
                         1      14   6.158      250
                         2       3   1.579      250
                         3       9   3.421      250
                         4      19   7.316      250
                         5       2   1.316      250
                         6       2   1.105      250
                         7       4   1.526      250
                         8       6   2.789      250
                         9       1   0.368      250
                        10       1   0.632      250
                        11       1   0.105      250
                        12       7   4.105      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       6   2.571      250
                         1       2   0.786      250
                         2       2   0.357      250
                         3       1   0.214      250
                         4       2   0.500      250
                         5       4   2.071      250
                         6       3   2.286      250
                         7       0   0.000      250
                         8       9   5.357      250
                         9      29  11.643      250
                        10      27  10.357      250
                        11       3   1.429      250
                        12       5   2.143      250
                        13       0   0.000      250
                        14       2   0.714      250
                        15       0   0.000      250
                        16       4   1.429      250
                        17       1   0.214      250

Total tracks in x-direction: 3250, in y-direction: 4500

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 4.02388e+06, per logic tile: 15127.4

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  14040
                                                      Y      4  14580
                                                      X     16    884
                                                      Y     16   1032

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4     0.00997
                                            16      0.0124

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4      0.0085
                                            16      0.0165

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4         0.00922
                             L16          0.0146

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L4    0     0.00922
                            L16    1      0.0146

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  5.1e-09:  5.2e-09) 2 (  6.2%) |********************
[  5.2e-09:  5.2e-09) 4 ( 12.5%) |***************************************
[  5.2e-09:  5.3e-09) 5 ( 15.6%) |*************************************************
[  5.3e-09:  5.3e-09) 2 (  6.2%) |********************
[  5.3e-09:  5.4e-09) 4 ( 12.5%) |***************************************
[  5.4e-09:  5.4e-09) 3 (  9.4%) |*****************************
[  5.4e-09:  5.5e-09) 5 ( 15.6%) |*************************************************
[  5.5e-09:  5.5e-09) 4 ( 12.5%) |***************************************
[  5.5e-09:  5.5e-09) 2 (  6.2%) |********************
[  5.5e-09:  5.6e-09) 1 (  3.1%) |**********

Final critical path delay (least slack): 7.67084 ns, Fmax: 130.364 MHz
Final setup Worst Negative Slack (sWNS): -7.67084 ns
Final setup Total Negative Slack (sTNS): -236.816 ns

Final setup slack histogram:
[ -7.7e-09: -7.6e-09) 1 (  3.1%) |*******
[ -7.6e-09: -7.6e-09) 2 (  6.2%) |**************
[ -7.6e-09: -7.5e-09) 5 ( 15.6%) |***********************************
[ -7.5e-09: -7.4e-09) 7 ( 21.9%) |*************************************************
[ -7.4e-09: -7.4e-09) 4 ( 12.5%) |****************************
[ -7.4e-09: -7.3e-09) 3 (  9.4%) |*********************
[ -7.3e-09: -7.3e-09) 4 ( 12.5%) |****************************
[ -7.3e-09: -7.2e-09) 3 (  9.4%) |*********************
[ -7.2e-09: -7.1e-09) 2 (  6.2%) |**************
[ -7.1e-09: -7.1e-09) 1 (  3.1%) |*******

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 4.579e-06 sec
Full Max Req/Worst Slack updates 1 in 1.07e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.633e-05 sec
Flow timing analysis took 0.0105634 seconds (0.00987896 STA, 0.000684427 slack) (33 full updates: 15 setup, 0 hold, 18 combined).
VPR succeeded
The entire flow of VPR took 7.74 seconds (max_rss 976.6 MiB)
Incr Slack updates 17 in 4.4041e-05 sec
Full Max Req/Worst Slack updates 2 in 3.877e-06 sec
Incr Max Req/Worst Slack updates 15 in 2.628e-05 sec
Incr Criticality updates 13 in 5.1556e-05 sec
Full Criticality updates 4 in 3.0967e-05 sec
