design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/mbaykenar/Desktop/workspace/mpw7_yonga_soc/openlane/peripherals,peripherals,22_08_24_17_57,flow completed,1h15m51s0ms,0h54m30s0ms,-3.3333333333333335,1.1,-1,24.28,5870.0,-1,0,0,0,0,0,0,0,0,0,-1,-1,3302959,288386,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,2680445390.0,0.0,51.7,100.97,15.01,87.75,-1,18185,37595,1711,21050,0,0,0,22191,786,683,671,637,4554,660,145,2332,4736,4699,30,1600,14837,0,16437,1065072.2304,0.000138,0.000146,0.000188,0.000174,0.000188,2.39e-07,0.000196,0.000223,3.25e-07,18.06,201.0,4.975124378109452,200,AREA 0,5,30,1,153.6,153.18,0.30,0.3,sky130_fd_sc_hd,4,3
