\hypertarget{struct_g_p_i_o___type_def}{\section{G\-P\-I\-O\-\_\-\-Type\-Def Struct Reference}
\label{struct_g_p_i_o___type_def}\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}}
}


General Purpose I/\-O.  




{\ttfamily \#include $<$stm32f4xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}{M\-O\-D\-E\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}{O\-T\-Y\-P\-E\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}{O\-S\-P\-E\-E\-D\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}{P\-U\-P\-D\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}{I\-D\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}{O\-D\-R}
\item 
\-\_\-\-\_\-\-I\-O uint16\-\_\-t \hyperlink{struct_g_p_i_o___type_def_aa79204c9bcc8c481da0a5ffe7c74d8b0}{B\-S\-R\-R\-L}
\item 
\-\_\-\-\_\-\-I\-O uint16\-\_\-t \hyperlink{struct_g_p_i_o___type_def_a35f89f65edca7ed58738166424aeef48}{B\-S\-R\-R\-H}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}{L\-C\-K\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_ab67c1158c04450d19ad483dcd2192e43}{A\-F\-R} \mbox{[}2\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
General Purpose I/\-O. 

\subsection{Field Documentation}
\hypertarget{struct_g_p_i_o___type_def_ab67c1158c04450d19ad483dcd2192e43}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!A\-F\-R@{A\-F\-R}}
\index{A\-F\-R@{A\-F\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{A\-F\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t A\-F\-R\mbox{[}2\mbox{]}}}\label{struct_g_p_i_o___type_def_ab67c1158c04450d19ad483dcd2192e43}
G\-P\-I\-O alternate function registers, Address offset\-: 0x20-\/0x24 \hypertarget{struct_g_p_i_o___type_def_a35f89f65edca7ed58738166424aeef48}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!B\-S\-R\-R\-H@{B\-S\-R\-R\-H}}
\index{B\-S\-R\-R\-H@{B\-S\-R\-R\-H}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{B\-S\-R\-R\-H}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint16\-\_\-t B\-S\-R\-R\-H}}\label{struct_g_p_i_o___type_def_a35f89f65edca7ed58738166424aeef48}
G\-P\-I\-O port bit set/reset high register, Address offset\-: 0x1\-A \hypertarget{struct_g_p_i_o___type_def_aa79204c9bcc8c481da0a5ffe7c74d8b0}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!B\-S\-R\-R\-L@{B\-S\-R\-R\-L}}
\index{B\-S\-R\-R\-L@{B\-S\-R\-R\-L}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{B\-S\-R\-R\-L}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint16\-\_\-t B\-S\-R\-R\-L}}\label{struct_g_p_i_o___type_def_aa79204c9bcc8c481da0a5ffe7c74d8b0}
G\-P\-I\-O port bit set/reset low register, Address offset\-: 0x18 \hypertarget{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!I\-D\-R@{I\-D\-R}}
\index{I\-D\-R@{I\-D\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{I\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t I\-D\-R}}\label{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}
G\-P\-I\-O port input data register, Address offset\-: 0x10 \hypertarget{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!L\-C\-K\-R@{L\-C\-K\-R}}
\index{L\-C\-K\-R@{L\-C\-K\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{L\-C\-K\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t L\-C\-K\-R}}\label{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}
G\-P\-I\-O port configuration lock register, Address offset\-: 0x1\-C \hypertarget{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!M\-O\-D\-E\-R@{M\-O\-D\-E\-R}}
\index{M\-O\-D\-E\-R@{M\-O\-D\-E\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{M\-O\-D\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t M\-O\-D\-E\-R}}\label{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}
G\-P\-I\-O port mode register, Address offset\-: 0x00 \hypertarget{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!O\-D\-R@{O\-D\-R}}
\index{O\-D\-R@{O\-D\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{O\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t O\-D\-R}}\label{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}
G\-P\-I\-O port output data register, Address offset\-: 0x14 \hypertarget{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!O\-S\-P\-E\-E\-D\-R@{O\-S\-P\-E\-E\-D\-R}}
\index{O\-S\-P\-E\-E\-D\-R@{O\-S\-P\-E\-E\-D\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{O\-S\-P\-E\-E\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t O\-S\-P\-E\-E\-D\-R}}\label{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}
G\-P\-I\-O port output speed register, Address offset\-: 0x08 \hypertarget{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!O\-T\-Y\-P\-E\-R@{O\-T\-Y\-P\-E\-R}}
\index{O\-T\-Y\-P\-E\-R@{O\-T\-Y\-P\-E\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{O\-T\-Y\-P\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t O\-T\-Y\-P\-E\-R}}\label{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}
G\-P\-I\-O port output type register, Address offset\-: 0x04 \hypertarget{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!P\-U\-P\-D\-R@{P\-U\-P\-D\-R}}
\index{P\-U\-P\-D\-R@{P\-U\-P\-D\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{P\-U\-P\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t P\-U\-P\-D\-R}}\label{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}
G\-P\-I\-O port pull-\/up/pull-\/down register, Address offset\-: 0x0\-C 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
