// Seed: 1032432307
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    output id_3,
    input id_4,
    output id_5,
    input logic id_6
);
  assign id_3 = 1;
  assign id_3 = 1;
  logic id_7;
  logic id_8;
  type_16(
      id_6 == id_2, id_4, {id_5, id_3, id_6, 1, id_4}
  );
  logic id_9 = id_9;
  logic id_10;
  integer id_11, id_12;
  assign id_5 = 1;
endmodule
