SM_eHS/source_and_gates/Inverter Control/U_ref Generation /Constant4/Value
0
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Constant1/Value
8
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Alpha-Beta-Zero to dq0/Constant/Value
16
F64
1
SM_eHS/source_and_gates/Inverter Control/U_ref Generation /Constant4/Value
24
F64
1
SM_eHS/source_and_gates/Inverter Control/MPPT  Parameters/Iph_3/Value
32
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Discrete-Time Integrator/InitialCondition
40
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Discrete Derivative /Numerator
48
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/PI/Integral Gain/Gain
56
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/PI/Integral Gain/Gain
64
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Kp4/Gain
72
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/PI/Proportional Gain/Gain
80
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/PI/Proportional Gain/Gain
88
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/PI/Saturate/LowerLimit
96
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/PI/Saturate/LowerLimit
104
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Constant10/Value
112
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/A->pu/Gain
128
F64
1
SM_eHS/RMS/Constant/Value
136
F64
1
SM_eHS/RMS1/Constant/Value
144
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/PI/Saturate/UpperLimit
152
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/PI/Saturate/UpperLimit
160
F64
1
SM_eHS/source_and_gates/Inverter Control/Vnom_dc1/Value
168
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/Rtot_pu2/Gain
176
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/A->pu/Gain
184
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Alpha-Beta-Zero to dq0/Compare To Constant/Constant/Value
192
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Alpha-Beta-Zero to dq0/Compare To Constant1/Constant/Value
200
F64
1
SM_eHS/Compare To Constant/Constant/Value
208
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Counter/Switch/Threshold
216
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Detect Change/Delay Input1/InitialCondition
236
U32
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/change_detector/Detect Change/Delay Input1/InitialCondition
240
U32
1
SM_eHS/eHSx64 Gen3 CommBlk/change_detector/Detect Change/Delay Input1/InitialCondition
244
U32
1
SM_eHS/Subsystem/Mean/Model/Gain/Gain
248
F64
1
SM_eHS/Subsystem/Mean1/Model/Gain/Gain
256
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Counter/Constant1/Value
264
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Counter/Constant2/Value
272
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Counter/Constant/Value
280
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Saturation1/UpperLimit
288
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Saturation1/LowerLimit
296
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Gain2/Gain
304
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Saturation/UpperLimit
312
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Saturation/LowerLimit
320
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Gain1/Gain
328
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Saturation1/UpperLimit
336
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Saturation1/LowerLimit
344
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Gain2/Gain
352
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Saturation/UpperLimit
360
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Saturation/LowerLimit
368
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Gain1/Gain
376
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Saturation1/UpperLimit
384
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Saturation1/LowerLimit
392
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Gain2/Gain
400
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Saturation/UpperLimit
408
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Saturation/LowerLimit
416
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Gain1/Gain
424
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Gain1/Gain
432
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Gain1/Gain
440
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Gain1/Gain
448
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Gain/Gain
456
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Gain1/Gain
464
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Gain1/Gain
472
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Gain/InitialOutput
480
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Gain1/Gain
488
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Integ4/gainval
496
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Integ4/InitialCondition
504
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/To avoid division  by zero/UpperLimit
512
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/To avoid division  by zero/LowerLimit
520
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Unit Delay/InitialCondition
624
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Constant/Value
632
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Unit Delay1/InitialCondition
640
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Gain3/Gain
648
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Integ4/gainval
656
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Integ4/InitialCondition
664
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/To avoid division  by zero/UpperLimit
672
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/To avoid division  by zero/LowerLimit
680
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Unit Delay/InitialCondition
784
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Constant/Value
792
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Unit Delay1/InitialCondition
800
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Rad->Deg./Gain
808
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Saturation/UpperLimit
816
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Saturation/LowerLimit
824
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Correction subsystem/Gain1/Gain
832
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Constant/Value
840
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Alpha-Beta-Zero to dq0/Subsystem - pi__2 delay/dq/InitialOutput
856
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Alpha-Beta-Zero to dq0/Subsystem1/dq/InitialOutput
872
F64
2
SM_eHS/Memory1/X0
904
F64
1
SM_eHS/Memory1/X0
912
F64
1
SM_eHS/Memory1/X0
920
F64
1
SM_eHS/Memory1/X0
928
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Relay1/OnSwitchValue
2320
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Relay1/OffSwitchValue
2328
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Relay1/OnOutputValue
2336
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Relay1/OffOutputValue
2344
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/eHS_rst_loadin/LoadIn port width [1..250]
2456
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/eHS_rst_loadin/Data type
2480
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Automated_Solver_Mat_Initialisation_1/eFPGAsim config port number [1...32]
2568
F64
1
SM_eHS/source_and_gates/Sine Wave Function/Amplitude
2840
F64
1
SM_eHS/source_and_gates/Sine Wave Function/Bias
2848
F64
1
SM_eHS/source_and_gates/Sine Wave Function/Frequency
2856
F64
1
SM_eHS/source_and_gates/Sine Wave Function/Phase
2864
F64
1
SM_eHS/source_and_gates/Memory1/X0
2872
F64
1
SM_eHS/source_and_gates/Memory/X0
2880
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Inputs_eHS1_Send/Data inport width [1..250]
2992
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Inputs_eHS1_Send/Data inport type
3016
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Outputs_eHS1_Recv/DataOut port number [1..32]
3200
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Outputs_eHS1_Recv/Data outport width [1..250]
3224
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Outputs_eHS1_Recv/Data outport type
3248
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Outputs_eHS1_Recv/Sample Time (s)
3272
F64
1
SM_eHS/Memory2/X0
3792
F64
1
SM_eHS/Memory2/X0
3800
F64
1
SM_eHS/Memory2/X0
3808
F64
1
SM_eHS/Memory/X0
3840
F64
1
SM_eHS/Memory/X0
3848
F64
1
SM_eHS/Memory/X0
3856
F64
1
SM_eHS/Memory/X0
3864
F64
1
SM_eHS/Memory/X0
3872
F64
1
SM_eHS/Memory/X0
3880
F64
1
SM_eHS/Memory3/X0
3912
F64
1
SM_eHS/Memory3/X0
3920
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Counter/Memory1/X0
3952
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Counter/Memory2/X0
3960
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/LoadIn/LoadIn port width [1..250]
4072
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/LoadIn/Data type
4096
F64
1
SM_eHS/Outputs_eHS1_Recv/DataOut port number [1..32]
4184
F64
1
SM_eHS/Outputs_eHS1_Recv/Data outport width [1..250]
4208
F64
1
SM_eHS/Outputs_eHS1_Recv/Data outport type
4232
F64
1
SM_eHS/Outputs_eHS1_Recv/Sample Time (s)
4256
F64
1
SM_eHS/To Analog Outputs/Subsystem/Constant/Value
4360
F64
9
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/DataIn Send/Data inport width [1..250]
4536
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/DataIn Send/Data inport type
4560
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/rtlab_io_block/Sample Time (s)
4760
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/rtlab_io_block/DataOut Port Number
4784
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/rtlab_io_block/numchan-internal
4808
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/rtlab_io_block/Available channels
4832
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/IOTypeSel1/Value
4840
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/Memory1/X0
4848
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/IOTypeSel_LoadIn/LoadIn port width [1..250]
4960
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/IOTypeSel_LoadIn/Data type
4984
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/Memory/X0
4992
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/Sample Time (s)
5096
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/DataOut Port Number
5120
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/numchan-internal
5144
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/Available channels
5168
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/IOTypeSel1/Value
5176
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/Memory1/X0
5184
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/IOTypeSel_LoadIn/LoadIn port width [1..250]
5296
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/IOTypeSel_LoadIn/Data type
5320
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/Memory/X0
5328
F64
1
SM_eHS/Subsystem/Mean/Model/integrator/InitialCondition
5336
F64
1
SM_eHS/Subsystem/Mean/Model/Transport Delay/DelayTime
5344
F64
1
SM_eHS/Subsystem/Mean/Model/Transport Delay/InitialOutput
5352
F64
1
SM_eHS/Subsystem/Mean/Model/K1/Value
5360
F64
1
SM_eHS/Subsystem/Mean/Model/Memory/X0
5368
F64
1
SM_eHS/Subsystem/Mean1/Model/integrator/InitialCondition
5376
F64
1
SM_eHS/Subsystem/Mean1/Model/Transport Delay/DelayTime
5384
F64
1
SM_eHS/Subsystem/Mean1/Model/Transport Delay/InitialOutput
5392
F64
1
SM_eHS/Subsystem/Mean1/Model/K1/Value
5400
F64
1
SM_eHS/Subsystem/Mean1/Model/Memory/X0
5408
F64
1
SM_eHS/source_and_gates/Step/Time
5880
F64
1
SM_eHS/source_and_gates/Step/Before
5888
F64
1
SM_eHS/source_and_gates/Step/After
5896
F64
1
SM_eHS/source_and_gates/Inverter Control/Unit Delay/InitialCondition
6024
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Sampling/Unsync Natural/Unsync_NaturalSampling/Triangle Generator/Model/Constant3/Value
6032
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Sampling/Unsync Natural/Unsync_NaturalSampling/Triangle Generator/Model/Constant1/Value
6040
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Sampling/Unsync Natural/Unsync_NaturalSampling/Triangle Generator/Model/1ib1/Gain
6048
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Sampling/Unsync Natural/Unsync_NaturalSampling/Triangle Generator/Model/Lookup Table/InputValues
6056
F64
3
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Sampling/Unsync Natural/Unsync_NaturalSampling/Triangle Generator/Model/Lookup Table/Table
6080
F64
3
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Sampling/Unsync Natural/Unsync_NaturalSampling/Triangle Generator/Model/Constant2/Value
6104
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Cr_MinMax/Gain1/Gain
6112
F64
1
SM_eHS/source_and_gates/Switch/Threshold
6552
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/EventGen_eHS_1/Controller Name
6768
F64
6
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/EventGen_eHS_1/DataIn port number
6832
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/EventGen_eHS_1/Size
6872
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/EventGen_eHS_1/Number of channels
6896
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/EventGen_eHS_1/numwidth - internal
6920
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/EventGen_eHS_1/Time unit
6944
F64
1
SM_eHS/source_and_gates/Constant1/Value
6952
F64
1
SM_eHS/source_and_gates/Constant2/Value
6960
F64
1
SM_eHS/source_and_gates/Constant3/Value
6968
F64
1
SM_eHS/source_and_gates/Constant4/Value
6976
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Unit Delay/InitialCondition
6984
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/avoid division by zero/UpperLimit
6992
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/avoid division by zero/LowerLimit
7000
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Gain/Gain
7008
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Discrete Variable Time Delay/S-Function/MaxDelay
7032
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Discrete Variable Time Delay/S-Function/Ts
7056
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Discrete Variable Time Delay/S-Function/InitialValue
7080
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Discrete Variable Time Delay/S-Function/DFT
7104
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete-Time Integrator/gainval
7112
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete-Time Integrator/InitialCondition
7120
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Constant4/Value
7128
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/First cycle of simulation Id=0.92, Iq=0/Before
7136
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/First cycle of simulation Id=0.92, Iq=0/After
7144
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/D*u(k)/Gain
7152
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/Delay_x1/InitialCondition
7160
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/C*x(k)/C11/Gain
7176
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/Delay_x2/InitialCondition
7184
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/C*x(k)/C12/Gain
7200
F64
1
SM_eHS/source_and_gates/Inverter Control/Unit Delay2/InitialCondition
7208
F64
1
SM_eHS/source_and_gates/Inverter Control/Iq_ref/Value
7216
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/PI/Integrator/gainval
7224
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/PI/Integrator/InitialCondition
7232
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Gain1/Gain
7240
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Integ4/gainval
7248
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Integ4/InitialCondition
7256
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/To avoid division  by zero/UpperLimit
7264
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/To avoid division  by zero/LowerLimit
7272
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Unit Delay/InitialCondition
7376
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Constant/Value
7384
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Unit Delay1/InitialCondition
7392
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Gain3/Gain
7400
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Integ4/gainval
7408
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Integ4/InitialCondition
7416
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/To avoid division  by zero/UpperLimit
7424
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/To avoid division  by zero/LowerLimit
7432
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Unit Delay/InitialCondition
7536
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Constant/Value
7544
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Unit Delay1/InitialCondition
7552
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Rad->Deg./Gain
7560
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/to-rad/Gain
7568
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Rff /Gain
7576
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Lff  /Gain
7584
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Rff/Gain
7592
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Lff/Gain
7600
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Saturation/UpperLimit
7608
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Saturation/LowerLimit
7616
F64
1
SM_eHS/source_and_gates/Inverter Control/MPPT  Parameters/Iph_1/Value
7624
F64
1
SM_eHS/source_and_gates/Inverter Control/MPPT  Parameters/Iph_2/Value
7632
F64
1
SM_eHS/source_and_gates/MPPT_On/Value
7640
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Integ4/gainval
7648
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Integ4/InitialCondition
7656
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/K1/Value
7664
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Unit Delay/InitialCondition
7768
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/K2/Value
7776
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Unit Delay1/InitialCondition
7784
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Integ4/gainval
7792
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Integ4/InitialCondition
7800
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/To avoid division  by zero/UpperLimit
7808
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/To avoid division  by zero/LowerLimit
7816
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Correction subsystem/Unit Delay/InitialCondition
7920
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Constant/Value
7928
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Unit Delay1/InitialCondition
7936
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Discrete Derivative /Denominator
7944
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Discrete Derivative /InitialStates
7960
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Discrete-Time Integrator/gainval
7968
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Discrete-Time Integrator/UpperSaturationLimit
7976
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Discrete-Time Integrator/LowerSaturationLimit
7984
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Saturation1/UpperLimit
7992
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Saturation1/LowerLimit
8000
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Gain10/Gain
8008
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Rate Limiter/RisingSlewLimit
8016
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Rate Limiter/FallingSlewLimit
8024
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Rate Limiter/InitialCondition
8032
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/Delay_x1/InitialCondition
8040
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/A*k(k-1)/A11/Gain
8048
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/Delay_x2/InitialCondition
8056
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/A*k(k-1)/A12/Gain
8064
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/A*k(k-1)/A21/Gain
8072
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/A*k(k-1)/A22/Gain
8080
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/B*(u(k)+u(k-1))/B11/Gain
8088
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/B*(u(k)+u(k-1))/B21/Gain
8096
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/D*u(k)/Gain
8104
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/C*x(k)/C11/Gain
8112
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/C*x(k)/C12/Gain
8120
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/A*k(k-1)/A11/Gain
8128
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/A*k(k-1)/A12/Gain
8136
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/A*k(k-1)/A21/Gain
8144
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/A*k(k-1)/A22/Gain
8152
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/B*(u(k)+u(k-1))/B11/Gain
8160
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/B*(u(k)+u(k-1))/B21/Gain
8168
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Constant1/Value
8176
F64
1
SM_eHS/source_and_gates/Inverter Control/U_ref Generation /Constant2/Value
8184
F64
1
SM_eHS/source_and_gates/Inverter Control/Unit Delay3/InitialCondition
8192
F64
1
SM_eHS/source_and_gates/Inverter Control/U_ref Generation /Gain1/Gain
8200
F64
1
SM_eHS/source_and_gates/Inverter Control/Unit Delay1/InitialCondition
8208
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/PI/Integrator/gainval
8216
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/PI/Integrator/InitialCondition
8224
F64
1
SM_eHS/source_and_gates/Saturation/UpperLimit
8424
F64
1
SM_eHS/source_and_gates/Saturation/LowerLimit
8432
F64
1
SM_eHS/Constant1/Value
8440
F64
1
SM_eHS/OpCtrl/Controller Name
8536
F64
6
SM_eHS/OpCtrl/Board ID
8600
F64
1
SM_eHS/OpCtrl/Synchronization mode
8624
F64
1
SM_eHS/OpCtrl/Generate External Clock
8648
F64
1
SM_eHS/OpCtrl/Decimation factor
8672
F64
1
SM_eHS/OpCtrl/P6
8696
F64
1
SM_eHS/OpCtrl/Sample Time (s)
8720
F64
1
SM_eHS/OpCtrl/Enable calibration inputsoutputs
8744
F64
1
SM_eHS/OpCtrl/Configuration Number
8768
F64
1
SM_eHS/OpCtrl/loadinport
8792
F64
1
SM_eHS/OpCtrl/Board Type
8816
F64
1
SM_eHS/OpCtrl/Synchronization type
8840
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/default/Value
8848
U32
17
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/addr4/Value
8916
U32
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/addr3/Value
8920
U32
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/addr2/Value
8924
U32
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/addr1/Value
8928
U32
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/addr/Value
8932
U32
1
SM_eHS/eHSx64 Gen3 CommBlk/sat_scn/UpperLimit
8936
U32
1
SM_eHS/eHSx64 Gen3 CommBlk/sat_scn/LowerLimit
8940
U32
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/blockID/Value
8944
U32
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/IOTypeSel/Value
8948
U32
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/IOTypeSel/Value
8952
U32
1
SM_eHS/eHSx64 Gen3 CommBlk/Saturation/UpperLimit
8956
U32
1
SM_eHS/eHSx64 Gen3 CommBlk/Saturation/LowerLimit
8960
U32
1
SM_eHS/eHSx64 Gen3 CommBlk/load_config1/Value
8964
U32
10
SM_eHS/eHSx64 Gen3 CommBlk/shift_2bits/Gain
9004
F32
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Constant/Value
9008
Boolean
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Constant/Value
9009
Boolean
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Constant/Value
9010
Boolean
1
SM_eHS/RMS1/TrueRMS /Mean value/Model/Gain/Gain
9011
F64
1
SM_eHS/RMS1/TrueRMS /Mean value/Model/integrator/InitialCondition
9019
F64
1
SM_eHS/RMS1/TrueRMS /Mean value/Model/Transport Delay/DelayTime
9027
F64
1
SM_eHS/RMS1/TrueRMS /Mean value/Model/Transport Delay/InitialOutput
9035
F64
1
SM_eHS/RMS1/TrueRMS /Mean value/Model/K1/Value
9043
F64
1
SM_eHS/RMS1/TrueRMS /Mean value/Model/Memory/X0
9051
F64
1
SM_eHS/RMS1/TrueRMS /Saturation to avoid negative sqrt/UpperLimit
9059
F64
1
SM_eHS/RMS1/TrueRMS /Saturation to avoid negative sqrt/LowerLimit
9067
F64
1
SM_eHS/RMS1/RMS /Fourier1/cos(wt)/Frequency
9075
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean/Model/Gain/Gain
9083
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean value1/Model/Gain/Gain
9091
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean value1/Model/integrator/InitialCondition
9099
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean value1/Model/Transport Delay/DelayTime
9107
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean value1/Model/Transport Delay/InitialOutput
9115
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean value1/Model/K1/Value
9123
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean value1/Model/Memory/X0
9131
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean/Model/integrator/InitialCondition
9139
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean/Model/Transport Delay/DelayTime
9147
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean/Model/Transport Delay/InitialOutput
9155
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean/Model/K1/Value
9163
F64
1
SM_eHS/RMS1/RMS /Fourier1/Mean/Model/Memory/X0
9171
F64
1
SM_eHS/RMS1/RMS /Fourier1/sin(wt)/Amplitude
9179
F64
1
SM_eHS/RMS1/RMS /Fourier1/sin(wt)/Bias
9187
F64
1
SM_eHS/RMS1/RMS /Fourier1/sin(wt)/Phase
9195
F64
1
SM_eHS/RMS1/RMS /Fourier1/cos(wt)/Amplitude
9203
F64
1
SM_eHS/RMS1/RMS /Fourier1/cos(wt)/Bias
9211
F64
1
SM_eHS/RMS1/RMS /Fourier1/cos(wt)/Phase
9219
F64
1
SM_eHS/RMS1/RMS /Fourier1/Rad->Deg./Gain
9227
F64
1
SM_eHS/RMS1/RMS /Gain/Gain
9235
F64
1
SM_eHS/RMS/TrueRMS /Mean value/Model/Gain/Gain
9243
F64
1
SM_eHS/RMS/TrueRMS /Mean value/Model/integrator/InitialCondition
9251
F64
1
SM_eHS/RMS/TrueRMS /Mean value/Model/Transport Delay/DelayTime
9259
F64
1
SM_eHS/RMS/TrueRMS /Mean value/Model/Transport Delay/InitialOutput
9267
F64
1
SM_eHS/RMS/TrueRMS /Mean value/Model/K1/Value
9275
F64
1
SM_eHS/RMS/TrueRMS /Mean value/Model/Memory/X0
9283
F64
1
SM_eHS/RMS/TrueRMS /Saturation to avoid negative sqrt/UpperLimit
9291
F64
1
SM_eHS/RMS/TrueRMS /Saturation to avoid negative sqrt/LowerLimit
9299
F64
1
SM_eHS/RMS/RMS /Fourier1/cos(wt)/Frequency
9307
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean/Model/Gain/Gain
9315
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean value1/Model/Gain/Gain
9323
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean value1/Model/integrator/InitialCondition
9331
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean value1/Model/Transport Delay/DelayTime
9339
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean value1/Model/Transport Delay/InitialOutput
9347
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean value1/Model/K1/Value
9355
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean value1/Model/Memory/X0
9363
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean/Model/integrator/InitialCondition
9371
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean/Model/Transport Delay/DelayTime
9379
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean/Model/Transport Delay/InitialOutput
9387
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean/Model/K1/Value
9395
F64
1
SM_eHS/RMS/RMS /Fourier1/Mean/Model/Memory/X0
9403
F64
1
SM_eHS/RMS/RMS /Fourier1/sin(wt)/Amplitude
9411
F64
1
SM_eHS/RMS/RMS /Fourier1/sin(wt)/Bias
9419
F64
1
SM_eHS/RMS/RMS /Fourier1/sin(wt)/Phase
9427
F64
1
SM_eHS/RMS/RMS /Fourier1/cos(wt)/Amplitude
9435
F64
1
SM_eHS/RMS/RMS /Fourier1/cos(wt)/Bias
9443
F64
1
SM_eHS/RMS/RMS /Fourier1/cos(wt)/Phase
9451
F64
1
SM_eHS/RMS/RMS /Fourier1/Rad->Deg./Gain
9459
F64
1
SM_eHS/RMS/RMS /Gain/Gain
9467
F64
1
