<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>Controller: E:/ISEL Projects/controller/contiki_multiple_interface/cpu/x86/drivers/legacy_pc/uart-16x50.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Controller
   </div>
   <div id="projectbrief">IOT Project</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_579df2785fbf403aaa32c042e4089629.html">contiki_multiple_interface</a></li><li class="navelem"><a class="el" href="dir_fc55baa8fdfc50cc9e8eed7f945a8139.html">cpu</a></li><li class="navelem"><a class="el" href="dir_0652dc4e159249f401eedea4a68db025.html">x86</a></li><li class="navelem"><a class="el" href="dir_986d31fba0ee5c6cb4a998f5cd335cbe.html">drivers</a></li><li class="navelem"><a class="el" href="dir_452b6e3bbe45102ca5a06fb9dab30a0a.html">legacy_pc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">uart-16x50.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="uart-16x50_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2015, Intel Corporation. All rights reserved.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 3. Neither the name of the copyright holder nor the names of its</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &lt;stdlib.h&gt;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="helpers_8h.html">helpers.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="paging_8h.html">paging.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="prot-domains_8h.html">prot-domains.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="syscalls_8h.html">syscalls.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="uart-16x50_8h.html">uart-16x50.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Refer to Intel Quark SoC X1000 Datasheet, Chapter 18 for more details on</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * UART operation.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* Divisor Latch Access Bit (DLAB) mask for Line Control Register (LCR).</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> * When bit is set, enables access to divisor registers to set baud rate.  When</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> * clear, enables access to other registers mapped to the same addresses as the</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * divisor registers.</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="uart-16x50_8c.html#a3bbb5bd94ac8b409543169b366357602">   48</a></span>&#160;<span class="preprocessor">#define UART_LCR_7_DLAB BIT(7)</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* Setting for LCR that configures the UART to operate with no parity, 1 stop</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * bit, and eight bits per character.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="uart-16x50_8c.html#a3aea9b9f0c9601cef865efc9eb58709a">   52</a></span>&#160;<span class="preprocessor">#define UART_LCR_8BITS 0x03</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/* FIFO Control Register (FCR) bitmasks */</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="uart-16x50_8c.html#a1da48d071543059869c90a8adec30bb8">   55</a></span>&#160;<span class="preprocessor">#define UART_FCR_0_FIFOE  BIT(0) </span><span class="comment">/*&lt; enable FIFOs  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="uart-16x50_8c.html#a0b8494f8dcddc671893bbd115b8c9960">   56</a></span>&#160;<span class="preprocessor">#define UART_FCR_1_RFIFOR BIT(1) </span><span class="comment">/*&lt; reset RX FIFO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="uart-16x50_8c.html#a07d6592351683f0aa50b5d213cbc2946">   57</a></span>&#160;<span class="preprocessor">#define UART_FCR_2_XFIFOR BIT(2) </span><span class="comment">/*&lt; reset TX FIFO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* Line Status Register (LSR) Transmit Holding Register Empty bitmask to check</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> * whether the Transmit Holding Register (THR) or TX FIFO is empty.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="uart-16x50_8c.html#a385b068faf129af61f1a7f1b31cae53a">   62</a></span>&#160;<span class="preprocessor">#define UART_LSR_5_THRE BIT(5)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/* MMIO registers for UART */</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structuart__16x50__regs.html">   65</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structuart__16x50__regs.html">uart_16x50_regs</a> {</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="structuart__16x50__regs.html#aec361b48c3dfe56c99d97a17c3475b1d">   66</a></span>&#160;  <span class="keyword">volatile</span> <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structuart__16x50__regs.html#aec361b48c3dfe56c99d97a17c3475b1d">rbr_thr_dll</a>, <a class="code" href="structuart__16x50__regs.html#ae6bd5c74946a7b23412438eec0903a7b">ier_dlh</a>, <a class="code" href="structuart__16x50__regs.html#a16adc7ba3c78f7da960cf49f4c9a47ce">iir_fcr</a>, <a class="code" href="structuart__16x50__regs.html#a97fbf06fa41d37ce45d43c67f927584c">lcr</a>;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="structuart__16x50__regs.html#aa2a1cce3ae697ec95faea5c7a7f6335f">   67</a></span>&#160;  <span class="keyword">volatile</span> <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> <a class="code" href="structuart__16x50__regs.html#ab3b18122dea62c036f658a6fa1aba527">mcr</a>, <a class="code" href="structuart__16x50__regs.html#a7c572a6f10c7b2cb780500f169f2b742">lsr</a>, <a class="code" href="structuart__16x50__regs.html#a3b3ebe6271e6f70e940519c7a4a85116">msr</a>, <a class="code" href="structuart__16x50__regs.html#a909dd5557c2e77e8d470bfa418bbe39d">scr</a>, <a class="code" href="structuart__16x50__regs.html#aa2a1cce3ae697ec95faea5c7a7f6335f">usr</a>, <a class="code" href="structuart__16x50__regs.html#ad9a18d6e8ab9bfc04cef4398cea927e0">htx</a>, <a class="code" href="structuart__16x50__regs.html#a0bb00742ca168e675563f5bb88359353">dmasa</a>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;} <a class="code" href="uart-16x50_8c.html#ae51ddf7bcdfe811e1f3c9bd30c152a98">uart_16x50_regs_t</a>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#if X86_CONF_PROT_DOMAINS == X86_CONF_PROT_DOMAINS__PAGING</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/* When paging-based protection domains are in use, at least one page of memory</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> * must be reserved to facilitate access to the MMIO region, since that is the</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> * smallest unit of memory that can be managed with paging:</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="uart-16x50_8c.html#a329a57f75a0b0833c20cd0a5142ab5e1">   75</a></span>&#160;<span class="preprocessor">#define UART_MMIO_SZ MIN_PAGE_SIZE</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/* Multi-segment protection domain implementations can control memory with</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * byte granularity.  Thus, only the registers defined in the uart_16x50_regs</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> * structure are included in the MMIO region allocated for this protection</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> * domain:</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define UART_MMIO_SZ sizeof(uart_16x50_regs_t)</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="keywordtype">void</span> <a class="code" href="uart-16x50_8c.html#a69344f13bb58349fef34075eae1cc587">uart_16x50_setup</a>(<a class="code" href="structdom__client__data.html">uart_16x50_driver_t</a> <a class="code" href="segmentation_8h.html#aa10283e652f05bdb672018d98a9ebc8f">c_this</a>, <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> dl);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="uart-16x50_8c.html#a699871099f2502baf30862002ed1e2c3">   88</a></span>&#160;<a class="code" href="uart-16x50_8c.html#a699871099f2502baf30862002ed1e2c3">SYSCALLS_DEFINE</a>(<a class="code" href="uart-16x50_8c.html#a69344f13bb58349fef34075eae1cc587">uart_16x50_setup</a>, <a class="code" href="structdom__client__data.html">uart_16x50_driver_t</a> <a class="code" href="segmentation_8h.html#aa10283e652f05bdb672018d98a9ebc8f">c_this</a>, <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> dl)</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;{</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <a class="code" href="structuart__16x50__regs.html">uart_16x50_regs_t</a> <a class="code" href="prot-domains_8h.html#a31321b386f8ff00207b3479bf7b92407">ATTR_MMIO_ADDR_SPACE</a> *regs =</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    (<a class="code" href="structuart__16x50__regs.html">uart_16x50_regs_t</a> <a class="code" href="prot-domains_8h.html#a31321b386f8ff00207b3479bf7b92407">ATTR_MMIO_ADDR_SPACE</a> *)<a class="code" href="multi-segment_8h.html#a919c9009cf30e8b24eab6daf5fa3d673">PROT_DOMAINS_MMIO</a>(c_this);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <a class="code" href="prot-domains_8h.html#ab6df685daf6455bba1c7bc7f5136be9a">prot_domains_enable_mmio</a>();</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="comment">/* Set the DLAB bit to enable access to divisor settings. */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <a class="code" href="multi-segment_8h.html#a77d6d49636c7dd179842c336ad289594">MMIO_WRITEL</a>(regs-&gt;lcr, <a class="code" href="uart-16x50_8c.html#a3bbb5bd94ac8b409543169b366357602">UART_LCR_7_DLAB</a>);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="comment">/* The divisor settings configure the baud rate, and may need to be defined</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">   * on a per-device basis.</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <a class="code" href="multi-segment_8h.html#a77d6d49636c7dd179842c336ad289594">MMIO_WRITEL</a>(regs-&gt;rbr_thr_dll, dl &amp; UINT8_MAX);</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <a class="code" href="multi-segment_8h.html#a77d6d49636c7dd179842c336ad289594">MMIO_WRITEL</a>(regs-&gt;ier_dlh, dl &gt;&gt; 8);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="comment">/* Clear the DLAB bit to enable access to other settings and configure other</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">   * UART parameters.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <a class="code" href="multi-segment_8h.html#a77d6d49636c7dd179842c336ad289594">MMIO_WRITEL</a>(regs-&gt;lcr, <a class="code" href="uart-16x50_8c.html#a3aea9b9f0c9601cef865efc9eb58709a">UART_LCR_8BITS</a>);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="comment">/* Enable the FIFOs. */</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <a class="code" href="multi-segment_8h.html#a77d6d49636c7dd179842c336ad289594">MMIO_WRITEL</a>(regs-&gt;iir_fcr,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;              <a class="code" href="uart-16x50_8c.html#a1da48d071543059869c90a8adec30bb8">UART_FCR_0_FIFOE</a> | <a class="code" href="uart-16x50_8c.html#a0b8494f8dcddc671893bbd115b8c9960">UART_FCR_1_RFIFOR</a> | <a class="code" href="uart-16x50_8c.html#a07d6592351683f0aa50b5d213cbc2946">UART_FCR_2_XFIFOR</a>);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <a class="code" href="prot-domains_8h.html#a452cde40092baee53259e8384dcbf722">prot_domains_disable_mmio</a>();</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;}</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="uart-16x50_8c.html#a13efa12b8cfeca7cf1489fc604913878">  124</a></span>&#160;<a class="code" href="uart-16x50_8c.html#a699871099f2502baf30862002ed1e2c3">SYSCALLS_DEFINE</a>(<a class="code" href="uart-16x50_8h.html#ab80176db819ec7c69dda96c1c499f6de">uart_16x50_tx</a>, <a class="code" href="structdom__client__data.html">uart_16x50_driver_t</a> <a class="code" href="segmentation_8h.html#aa10283e652f05bdb672018d98a9ebc8f">c_this</a>, <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="small-mprec_8c.html#a66b97d6dee15f33d7b6731ccf48092cf">c</a>)</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;{</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> ready;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <a class="code" href="structuart__16x50__regs.html">uart_16x50_regs_t</a> <a class="code" href="prot-domains_8h.html#a31321b386f8ff00207b3479bf7b92407">ATTR_MMIO_ADDR_SPACE</a> *regs =</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    (<a class="code" href="structuart__16x50__regs.html">uart_16x50_regs_t</a> <a class="code" href="prot-domains_8h.html#a31321b386f8ff00207b3479bf7b92407">ATTR_MMIO_ADDR_SPACE</a> *)<a class="code" href="multi-segment_8h.html#a919c9009cf30e8b24eab6daf5fa3d673">PROT_DOMAINS_MMIO</a>(c_this);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <a class="code" href="prot-domains_8h.html#ab6df685daf6455bba1c7bc7f5136be9a">prot_domains_enable_mmio</a>();</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="comment">/* Wait for space in TX FIFO. */</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keywordflow">do</span> {</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <a class="code" href="multi-segment_8h.html#ae68ee9dc563266e9c88aae6b98b8d09d">MMIO_READL</a>(ready, regs-&gt;lsr);</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  } <span class="keywordflow">while</span>((ready &amp; <a class="code" href="uart-16x50_8c.html#a385b068faf129af61f1a7f1b31cae53a">UART_LSR_5_THRE</a>) == 0);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="comment">/* Add character to TX FIFO. */</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <a class="code" href="multi-segment_8h.html#a77d6d49636c7dd179842c336ad289594">MMIO_WRITEL</a>(regs-&gt;rbr_thr_dll, c);</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <a class="code" href="prot-domains_8h.html#a452cde40092baee53259e8384dcbf722">prot_domains_disable_mmio</a>();</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;}</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="uart-16x50_8h.html#ab3e9bfc25953eb5a1ae2f240a8157b96">  149</a></span>&#160;<a class="code" href="uart-16x50_8c.html#ab3e9bfc25953eb5a1ae2f240a8157b96">uart_16x50_init</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;{</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="syscalls_8h.html#aba439a99ed93d25a3c76ba1789b5f81a">SYSCALLS_INIT</a>(<a class="code" href="uart-16x50_8c.html#a69344f13bb58349fef34075eae1cc587">uart_16x50_setup</a>);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <a class="code" href="syscalls_8h.html#aba439a99ed93d25a3c76ba1789b5f81a">SYSCALLS_INIT</a>(<a class="code" href="uart-16x50_8h.html#ab80176db819ec7c69dda96c1c499f6de">uart_16x50_tx</a>);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;}</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="uart-16x50_8h.html#af19df7d84151f23f47683b817a2e92db">  162</a></span>&#160;<a class="code" href="uart-16x50_8c.html#af19df7d84151f23f47683b817a2e92db">uart_16x50_init_port</a>(<a class="code" href="structdom__client__data.html">uart_16x50_driver_t</a> <a class="code" href="multi-segment_8h.html#ae5597e75d61423fb8400b07b3831c0fa">ATTR_KERN_ADDR_SPACE</a> *<a class="code" href="segmentation_8h.html#aa10283e652f05bdb672018d98a9ebc8f">c_this</a>,</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                     <a class="code" href="unionpci__config__addr.html">pci_config_addr_t</a> pci_addr,</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                     <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> dl)</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;{</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="structdom__client__data.html">uart_16x50_driver_t</a> loc_c_this;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="comment">/* This assumes that the UART had an MMIO range assigned to it by the</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">   * firmware during boot.</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <a class="code" href="pci_8c.html#a6636f0901bac595ff507cfc6a01a7003">pci_init</a>(c_this, pci_addr, <a class="code" href="uart-16x50_8c.html#a329a57f75a0b0833c20cd0a5142ab5e1">UART_MMIO_SZ</a>, 0, 0);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="syscalls_8h.html#a7ddb880b59614ecb177bd53c10bb6ab4">SYSCALLS_AUTHZ</a>(<a class="code" href="uart-16x50_8c.html#a69344f13bb58349fef34075eae1cc587">uart_16x50_setup</a>, *c_this);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <a class="code" href="syscalls_8h.html#a7ddb880b59614ecb177bd53c10bb6ab4">SYSCALLS_AUTHZ</a>(<a class="code" href="uart-16x50_8h.html#ab80176db819ec7c69dda96c1c499f6de">uart_16x50_tx</a>, *c_this);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <a class="code" href="prot-domains_8h.html#ae05dfa92b7e2a804b2653a3ffa9f6b7b">prot_domains_copy_dcd</a>(&amp;loc_c_this, c_this);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <a class="code" href="uart-16x50_8c.html#a69344f13bb58349fef34075eae1cc587">uart_16x50_setup</a>(loc_c_this, dl);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;}</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="ttc" id="structuart__16x50__regs_html_a97fbf06fa41d37ce45d43c67f927584c"><div class="ttname"><a href="structuart__16x50__regs.html#a97fbf06fa41d37ce45d43c67f927584c">uart_16x50_regs::lcr</a></div><div class="ttdeci">volatile uint32_t lcr</div><div class="ttdef"><b>Definition:</b> <a href="uart-16x50_8c_source.html#l00066">uart-16x50.c:66</a></div></div>
<div class="ttc" id="structuart__16x50__regs_html_a0bb00742ca168e675563f5bb88359353"><div class="ttname"><a href="structuart__16x50__regs.html#a0bb00742ca168e675563f5bb88359353">uart_16x50_regs::dmasa</a></div><div class="ttdeci">volatile uint32_t dmasa</div><div class="ttdef"><b>Definition:</b> <a href="uart-16x50_8c_source.html#l00067">uart-16x50.c:67</a></div></div>
<div class="ttc" id="prot-domains_8h_html"><div class="ttname"><a href="prot-domains_8h.html">prot-domains.h</a></div></div>
<div class="ttc" id="structuart__16x50__regs_html_ad9a18d6e8ab9bfc04cef4398cea927e0"><div class="ttname"><a href="structuart__16x50__regs.html#ad9a18d6e8ab9bfc04cef4398cea927e0">uart_16x50_regs::htx</a></div><div class="ttdeci">volatile uint32_t htx</div><div class="ttdef"><b>Definition:</b> <a href="uart-16x50_8c_source.html#l00067">uart-16x50.c:67</a></div></div>
<div class="ttc" id="structuart__16x50__regs_html_a16adc7ba3c78f7da960cf49f4c9a47ce"><div class="ttname"><a href="structuart__16x50__regs.html#a16adc7ba3c78f7da960cf49f4c9a47ce">uart_16x50_regs::iir_fcr</a></div><div class="ttdeci">volatile uint32_t iir_fcr</div><div class="ttdef"><b>Definition:</b> <a href="uart-16x50_8c_source.html#l00066">uart-16x50.c:66</a></div></div>
<div class="ttc" id="uart-16x50_8c_html_a699871099f2502baf30862002ed1e2c3"><div class="ttname"><a href="uart-16x50_8c.html#a699871099f2502baf30862002ed1e2c3">SYSCALLS_DEFINE</a></div><div class="ttdeci">SYSCALLS_DEFINE(uart_16x50_setup, uart_16x50_driver_t c_this, uint16_t dl)</div><div class="ttdef"><b>Definition:</b> <a href="uart-16x50_8c_source.html#l00088">uart-16x50.c:88</a></div></div>
<div class="ttc" id="uart-16x50_8c_html_a07d6592351683f0aa50b5d213cbc2946"><div class="ttname"><a href="uart-16x50_8c.html#a07d6592351683f0aa50b5d213cbc2946">UART_FCR_2_XFIFOR</a></div><div class="ttdeci">#define UART_FCR_2_XFIFOR</div><div class="ttdef"><b>Definition:</b> <a href="uart-16x50_8c_source.html#l00057">uart-16x50.c:57</a></div></div>
<div class="ttc" id="uart-16x50_8c_html_a329a57f75a0b0833c20cd0a5142ab5e1"><div class="ttname"><a href="uart-16x50_8c.html#a329a57f75a0b0833c20cd0a5142ab5e1">UART_MMIO_SZ</a></div><div class="ttdeci">#define UART_MMIO_SZ</div><div class="ttdef"><b>Definition:</b> <a href="uart-16x50_8c_source.html#l00075">uart-16x50.c:75</a></div></div>
<div class="ttc" id="small-mprec_8c_html_a66b97d6dee15f33d7b6731ccf48092cf"><div class="ttname"><a href="small-mprec_8c.html#a66b97d6dee15f33d7b6731ccf48092cf">c</a></div><div class="ttdeci">c</div><div class="ttdef"><b>Definition:</b> <a href="small-mprec_8c_source.html#l00369">small-mprec.c:369</a></div></div>
<div class="ttc" id="avrdef_8h_html_a06896e8c53f721507066c079052171f8"><div class="ttname"><a href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a></div><div class="ttdeci">unsigned long uint32_t</div><div class="ttdef"><b>Definition:</b> <a href="avrdef_8h_source.html#l00043">avrdef.h:43</a></div></div>
<div class="ttc" id="uart-16x50_8c_html_a0b8494f8dcddc671893bbd115b8c9960"><div class="ttname"><a href="uart-16x50_8c.html#a0b8494f8dcddc671893bbd115b8c9960">UART_FCR_1_RFIFOR</a></div><div class="ttdeci">#define UART_FCR_1_RFIFOR</div><div class="ttdef"><b>Definition:</b> <a href="uart-16x50_8c_source.html#l00056">uart-16x50.c:56</a></div></div>
<div class="ttc" id="uart-16x50_8c_html_a3bbb5bd94ac8b409543169b366357602"><div class="ttname"><a href="uart-16x50_8c.html#a3bbb5bd94ac8b409543169b366357602">UART_LCR_7_DLAB</a></div><div class="ttdeci">#define UART_LCR_7_DLAB</div><div class="ttdef"><b>Definition:</b> <a href="uart-16x50_8c_source.html#l00048">uart-16x50.c:48</a></div></div>
<div class="ttc" id="syscalls_8h_html"><div class="ttname"><a href="syscalls_8h.html">syscalls.h</a></div></div>
<div class="ttc" id="multi-segment_8h_html_ae68ee9dc563266e9c88aae6b98b8d09d"><div class="ttname"><a href="multi-segment_8h.html#ae68ee9dc563266e9c88aae6b98b8d09d">MMIO_READL</a></div><div class="ttdeci">#define MMIO_READL(dst, src)</div><div class="ttdef"><b>Definition:</b> <a href="multi-segment_8h_source.html#l00125">multi-segment.h:125</a></div></div>
<div class="ttc" id="avrdef_8h_html_aba7bc1797add20fe3efdf37ced1182c5"><div class="ttname"><a href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a></div><div class="ttdeci">unsigned char uint8_t</div><div class="ttdef"><b>Definition:</b> <a href="avrdef_8h_source.html#l00041">avrdef.h:41</a></div></div>
<div class="ttc" id="syscalls_8h_html_a7ddb880b59614ecb177bd53c10bb6ab4"><div class="ttname"><a href="syscalls_8h.html#a7ddb880b59614ecb177bd53c10bb6ab4">SYSCALLS_AUTHZ</a></div><div class="ttdeci">#define SYSCALLS_AUTHZ(nm, drv)</div><div class="ttdef"><b>Definition:</b> <a href="syscalls_8h_source.html#l00139">syscalls.h:139</a></div></div>
<div class="ttc" id="uart-16x50_8c_html_a69344f13bb58349fef34075eae1cc587"><div class="ttname"><a href="uart-16x50_8c.html#a69344f13bb58349fef34075eae1cc587">uart_16x50_setup</a></div><div class="ttdeci">void uart_16x50_setup(uart_16x50_driver_t c_this, uint16_t dl)</div></div>
<div class="ttc" id="uart-16x50_8c_html_ae51ddf7bcdfe811e1f3c9bd30c152a98"><div class="ttname"><a href="uart-16x50_8c.html#ae51ddf7bcdfe811e1f3c9bd30c152a98">uart_16x50_regs_t</a></div><div class="ttdeci">struct uart_16x50_regs uart_16x50_regs_t</div></div>
<div class="ttc" id="structdom__client__data_html"><div class="ttname"><a href="structdom__client__data.html">dom_client_data</a></div><div class="ttdef"><b>Definition:</b> <a href="prot-domains_8h_source.html#l00247">prot-domains.h:247</a></div></div>
<div class="ttc" id="syscalls_8h_html_aba439a99ed93d25a3c76ba1789b5f81a"><div class="ttname"><a href="syscalls_8h.html#aba439a99ed93d25a3c76ba1789b5f81a">SYSCALLS_INIT</a></div><div class="ttdeci">#define SYSCALLS_INIT(nm)</div><div class="ttdef"><b>Definition:</b> <a href="syscalls_8h_source.html#l00131">syscalls.h:131</a></div></div>
<div class="ttc" id="uart-16x50_8c_html_af19df7d84151f23f47683b817a2e92db"><div class="ttname"><a href="uart-16x50_8c.html#af19df7d84151f23f47683b817a2e92db">uart_16x50_init_port</a></div><div class="ttdeci">void uart_16x50_init_port(uart_16x50_driver_t ATTR_KERN_ADDR_SPACE *c_this, pci_config_addr_t pci_addr, uint16_t dl)</div><div class="ttdoc">Initialize an MMIO-programmable 16X50 UART. </div><div class="ttdef"><b>Definition:</b> <a href="uart-16x50_8c_source.html#l00162">uart-16x50.c:162</a></div></div>
<div class="ttc" id="pci_8c_html_a6636f0901bac595ff507cfc6a01a7003"><div class="ttname"><a href="pci_8c.html#a6636f0901bac595ff507cfc6a01a7003">pci_init</a></div><div class="ttdeci">void pci_init(pci_driver_t ATTR_KERN_ADDR_SPACE *c_this, pci_config_addr_t pci_addr, size_t mmio_sz, uintptr_t meta, size_t meta_sz)</div><div class="ttdoc">Initialize a structure for a PCI device driver that performs MMIO to address range 0...</div><div class="ttdef"><b>Definition:</b> <a href="pci_8c_source.html#l00238">pci.c:238</a></div></div>
<div class="ttc" id="structuart__16x50__regs_html_a3b3ebe6271e6f70e940519c7a4a85116"><div class="ttname"><a href="structuart__16x50__regs.html#a3b3ebe6271e6f70e940519c7a4a85116">uart_16x50_regs::msr</a></div><div class="ttdeci">volatile uint32_t msr</div><div class="ttdef"><b>Definition:</b> <a href="uart-16x50_8c_source.html#l00067">uart-16x50.c:67</a></div></div>
<div class="ttc" id="paging_8h_html"><div class="ttname"><a href="paging_8h.html">paging.h</a></div></div>
<div class="ttc" id="prot-domains_8h_html_a31321b386f8ff00207b3479bf7b92407"><div class="ttname"><a href="prot-domains_8h.html#a31321b386f8ff00207b3479bf7b92407">ATTR_MMIO_ADDR_SPACE</a></div><div class="ttdeci">#define ATTR_MMIO_ADDR_SPACE</div><div class="ttdef"><b>Definition:</b> <a href="prot-domains_8h_source.html#l00087">prot-domains.h:87</a></div></div>
<div class="ttc" id="structuart__16x50__regs_html_ae6bd5c74946a7b23412438eec0903a7b"><div class="ttname"><a href="structuart__16x50__regs.html#ae6bd5c74946a7b23412438eec0903a7b">uart_16x50_regs::ier_dlh</a></div><div class="ttdeci">volatile uint32_t ier_dlh</div><div class="ttdef"><b>Definition:</b> <a href="uart-16x50_8c_source.html#l00066">uart-16x50.c:66</a></div></div>
<div class="ttc" id="structuart__16x50__regs_html_aa2a1cce3ae697ec95faea5c7a7f6335f"><div class="ttname"><a href="structuart__16x50__regs.html#aa2a1cce3ae697ec95faea5c7a7f6335f">uart_16x50_regs::usr</a></div><div class="ttdeci">volatile uint32_t usr</div><div class="ttdef"><b>Definition:</b> <a href="uart-16x50_8c_source.html#l00067">uart-16x50.c:67</a></div></div>
<div class="ttc" id="multi-segment_8h_html_a919c9009cf30e8b24eab6daf5fa3d673"><div class="ttname"><a href="multi-segment_8h.html#a919c9009cf30e8b24eab6daf5fa3d673">PROT_DOMAINS_MMIO</a></div><div class="ttdeci">#define PROT_DOMAINS_MMIO(dcd)</div><div class="ttdef"><b>Definition:</b> <a href="multi-segment_8h_source.html#l00086">multi-segment.h:86</a></div></div>
<div class="ttc" id="avrdef_8h_html_a273cf69d639a59973b6019625df33e30"><div class="ttname"><a href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a></div><div class="ttdeci">unsigned short uint16_t</div><div class="ttdef"><b>Definition:</b> <a href="avrdef_8h_source.html#l00042">avrdef.h:42</a></div></div>
<div class="ttc" id="structuart__16x50__regs_html_a909dd5557c2e77e8d470bfa418bbe39d"><div class="ttname"><a href="structuart__16x50__regs.html#a909dd5557c2e77e8d470bfa418bbe39d">uart_16x50_regs::scr</a></div><div class="ttdeci">volatile uint32_t scr</div><div class="ttdef"><b>Definition:</b> <a href="uart-16x50_8c_source.html#l00067">uart-16x50.c:67</a></div></div>
<div class="ttc" id="uart-16x50_8c_html_a1da48d071543059869c90a8adec30bb8"><div class="ttname"><a href="uart-16x50_8c.html#a1da48d071543059869c90a8adec30bb8">UART_FCR_0_FIFOE</a></div><div class="ttdeci">#define UART_FCR_0_FIFOE</div><div class="ttdef"><b>Definition:</b> <a href="uart-16x50_8c_source.html#l00055">uart-16x50.c:55</a></div></div>
<div class="ttc" id="prot-domains_8h_html_ab6df685daf6455bba1c7bc7f5136be9a"><div class="ttname"><a href="prot-domains_8h.html#ab6df685daf6455bba1c7bc7f5136be9a">prot_domains_enable_mmio</a></div><div class="ttdeci">#define prot_domains_enable_mmio()</div><div class="ttdef"><b>Definition:</b> <a href="prot-domains_8h_source.html#l00329">prot-domains.h:329</a></div></div>
<div class="ttc" id="structuart__16x50__regs_html_a7c572a6f10c7b2cb780500f169f2b742"><div class="ttname"><a href="structuart__16x50__regs.html#a7c572a6f10c7b2cb780500f169f2b742">uart_16x50_regs::lsr</a></div><div class="ttdeci">volatile uint32_t lsr</div><div class="ttdef"><b>Definition:</b> <a href="uart-16x50_8c_source.html#l00067">uart-16x50.c:67</a></div></div>
<div class="ttc" id="segmentation_8h_html_aa10283e652f05bdb672018d98a9ebc8f"><div class="ttname"><a href="segmentation_8h.html#aa10283e652f05bdb672018d98a9ebc8f">c_this</a></div><div class="ttdeci">SEG_SET_FLAG * c_this</div><div class="ttdef"><b>Definition:</b> <a href="segmentation_8h_source.html#l00114">segmentation.h:114</a></div></div>
<div class="ttc" id="prot-domains_8h_html_a452cde40092baee53259e8384dcbf722"><div class="ttname"><a href="prot-domains_8h.html#a452cde40092baee53259e8384dcbf722">prot_domains_disable_mmio</a></div><div class="ttdeci">#define prot_domains_disable_mmio()</div><div class="ttdef"><b>Definition:</b> <a href="prot-domains_8h_source.html#l00330">prot-domains.h:330</a></div></div>
<div class="ttc" id="multi-segment_8h_html_ae5597e75d61423fb8400b07b3831c0fa"><div class="ttname"><a href="multi-segment_8h.html#ae5597e75d61423fb8400b07b3831c0fa">ATTR_KERN_ADDR_SPACE</a></div><div class="ttdeci">#define ATTR_KERN_ADDR_SPACE</div><div class="ttdef"><b>Definition:</b> <a href="multi-segment_8h_source.html#l00050">multi-segment.h:50</a></div></div>
<div class="ttc" id="structuart__16x50__regs_html"><div class="ttname"><a href="structuart__16x50__regs.html">uart_16x50_regs</a></div><div class="ttdef"><b>Definition:</b> <a href="uart-16x50_8c_source.html#l00065">uart-16x50.c:65</a></div></div>
<div class="ttc" id="uart-16x50_8h_html"><div class="ttname"><a href="uart-16x50_8h.html">uart-16x50.h</a></div></div>
<div class="ttc" id="uart-16x50_8h_html_ab80176db819ec7c69dda96c1c499f6de"><div class="ttname"><a href="uart-16x50_8h.html#ab80176db819ec7c69dda96c1c499f6de">uart_16x50_tx</a></div><div class="ttdeci">void uart_16x50_tx(uart_16x50_driver_t c_this, uint8_t c)</div></div>
<div class="ttc" id="multi-segment_8h_html_a77d6d49636c7dd179842c336ad289594"><div class="ttname"><a href="multi-segment_8h.html#a77d6d49636c7dd179842c336ad289594">MMIO_WRITEL</a></div><div class="ttdeci">#define MMIO_WRITEL(dst, src)</div><div class="ttdef"><b>Definition:</b> <a href="multi-segment_8h_source.html#l00128">multi-segment.h:128</a></div></div>
<div class="ttc" id="uart-16x50_8c_html_a3aea9b9f0c9601cef865efc9eb58709a"><div class="ttname"><a href="uart-16x50_8c.html#a3aea9b9f0c9601cef865efc9eb58709a">UART_LCR_8BITS</a></div><div class="ttdeci">#define UART_LCR_8BITS</div><div class="ttdef"><b>Definition:</b> <a href="uart-16x50_8c_source.html#l00052">uart-16x50.c:52</a></div></div>
<div class="ttc" id="uart-16x50_8c_html_ab3e9bfc25953eb5a1ae2f240a8157b96"><div class="ttname"><a href="uart-16x50_8c.html#ab3e9bfc25953eb5a1ae2f240a8157b96">uart_16x50_init</a></div><div class="ttdeci">void uart_16x50_init(void)</div><div class="ttdoc">Perform common initialization that must precede per-port initialization. </div><div class="ttdef"><b>Definition:</b> <a href="uart-16x50_8c_source.html#l00149">uart-16x50.c:149</a></div></div>
<div class="ttc" id="helpers_8h_html"><div class="ttname"><a href="helpers_8h.html">helpers.h</a></div></div>
<div class="ttc" id="prot-domains_8h_html_ae05dfa92b7e2a804b2653a3ffa9f6b7b"><div class="ttname"><a href="prot-domains_8h.html#ae05dfa92b7e2a804b2653a3ffa9f6b7b">prot_domains_copy_dcd</a></div><div class="ttdeci">#define prot_domains_copy_dcd(dst, src)</div><div class="ttdef"><b>Definition:</b> <a href="prot-domains_8h_source.html#l00307">prot-domains.h:307</a></div></div>
<div class="ttc" id="structuart__16x50__regs_html_ab3b18122dea62c036f658a6fa1aba527"><div class="ttname"><a href="structuart__16x50__regs.html#ab3b18122dea62c036f658a6fa1aba527">uart_16x50_regs::mcr</a></div><div class="ttdeci">volatile uint32_t mcr</div><div class="ttdef"><b>Definition:</b> <a href="uart-16x50_8c_source.html#l00067">uart-16x50.c:67</a></div></div>
<div class="ttc" id="uart-16x50_8c_html_a385b068faf129af61f1a7f1b31cae53a"><div class="ttname"><a href="uart-16x50_8c.html#a385b068faf129af61f1a7f1b31cae53a">UART_LSR_5_THRE</a></div><div class="ttdeci">#define UART_LSR_5_THRE</div><div class="ttdef"><b>Definition:</b> <a href="uart-16x50_8c_source.html#l00062">uart-16x50.c:62</a></div></div>
<div class="ttc" id="structuart__16x50__regs_html_aec361b48c3dfe56c99d97a17c3475b1d"><div class="ttname"><a href="structuart__16x50__regs.html#aec361b48c3dfe56c99d97a17c3475b1d">uart_16x50_regs::rbr_thr_dll</a></div><div class="ttdeci">volatile uint32_t rbr_thr_dll</div><div class="ttdef"><b>Definition:</b> <a href="uart-16x50_8c_source.html#l00066">uart-16x50.c:66</a></div></div>
<div class="ttc" id="unionpci__config__addr_html"><div class="ttname"><a href="unionpci__config__addr.html">pci_config_addr</a></div><div class="ttdef"><b>Definition:</b> <a href="pci_8h_source.html#l00085">pci.h:85</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 10 2017 20:13:55 for Controller by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
