--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

D:\xilinx\ISE\bin\nt\unwrapped\trce.exe -ise
C:/Users/Zijian Sui/Desktop/pipelineCPU/PipelineCPU/PipelineCPU.ise -intstyle
ise -e 3 -s 4 -xml PipelineCPU PipelineCPU.ncd -o PipelineCPU.twr
PipelineCPU.pcf -ucf PipelineCPU.ucf

Design file:              PipelineCPU.ncd
Physical constraint file: PipelineCPU.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2008-01-09)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
reset       |    0.369(R)|    2.463(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
c<0>        |   20.153(R)|clk_BUFGP         |   0.000|
            |   20.240(F)|clk_BUFGP         |   0.000|
c<1>        |   20.253(R)|clk_BUFGP         |   0.000|
            |   21.200(F)|clk_BUFGP         |   0.000|
c<2>        |   19.746(R)|clk_BUFGP         |   0.000|
            |   20.703(F)|clk_BUFGP         |   0.000|
c<3>        |   21.189(R)|clk_BUFGP         |   0.000|
            |   22.146(F)|clk_BUFGP         |   0.000|
c<4>        |   20.453(R)|clk_BUFGP         |   0.000|
            |   21.410(F)|clk_BUFGP         |   0.000|
c<5>        |   19.280(R)|clk_BUFGP         |   0.000|
            |   19.296(F)|clk_BUFGP         |   0.000|
c<6>        |   20.637(R)|clk_BUFGP         |   0.000|
            |   20.670(F)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   23.561|   14.038|   11.926|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkssd
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkssd         |    5.392|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
showpc         |c<0>           |   14.277|
showpc         |c<1>           |   15.144|
showpc         |c<2>           |   14.647|
showpc         |c<3>           |   16.090|
showpc         |c<4>           |   15.354|
showpc         |c<5>           |   13.340|
showpc         |c<6>           |   14.714|
showreg<0>     |c<0>           |   15.451|
showreg<0>     |c<1>           |   16.314|
showreg<0>     |c<2>           |   15.817|
showreg<0>     |c<3>           |   17.260|
showreg<0>     |c<4>           |   16.524|
showreg<0>     |c<5>           |   14.578|
showreg<0>     |c<6>           |   15.935|
showreg<1>     |c<0>           |   16.443|
showreg<1>     |c<1>           |   16.543|
showreg<1>     |c<2>           |   15.870|
showreg<1>     |c<3>           |   17.016|
showreg<1>     |c<4>           |   16.425|
showreg<1>     |c<5>           |   15.570|
showreg<1>     |c<6>           |   16.927|
showreg<2>     |c<0>           |   16.186|
showreg<2>     |c<1>           |   16.286|
showreg<2>     |c<2>           |   15.613|
showreg<2>     |c<3>           |   16.797|
showreg<2>     |c<4>           |   16.168|
showreg<2>     |c<5>           |   15.313|
showreg<2>     |c<6>           |   16.670|
showreg<3>     |c<0>           |   16.182|
showreg<3>     |c<1>           |   16.282|
showreg<3>     |c<2>           |   15.609|
showreg<3>     |c<3>           |   16.701|
showreg<3>     |c<4>           |   16.164|
showreg<3>     |c<5>           |   15.309|
showreg<3>     |c<6>           |   16.666|
showreg<4>     |c<0>           |   15.624|
showreg<4>     |c<1>           |   15.724|
showreg<4>     |c<2>           |   15.051|
showreg<4>     |c<3>           |   16.143|
showreg<4>     |c<4>           |   15.606|
showreg<4>     |c<5>           |   14.751|
showreg<4>     |c<6>           |   16.108|
---------------+---------------+---------+


Analysis completed Fri Nov 24 10:37:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 160 MB



