@online{riscv_manual,
    author    = {Andrew Waterman and Krste AsanoviÄ‡},
    title     = {The RISC-V Instruction Set Manual, Volume I: User-Level ISA},
    year      = {2017},
    url       = {https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf},
    urldate   = {2023-06-11}
}

@online{refcard,
    author    = {John Winans},
    title     = {RISC-V Assembly Language Programming},
    year      = {2022},
    url       = {https://github.com/johnwinans/rvalp/releases/download/v0.18.1/rvalp.pdf},
    urldate   = {2023-06-11}
}

@online{forwarding_paths,
    author    = {University of Washington},
    title     = {Forwarding},
    url       = {https://courses.cs.washington.edu/courses/cse378/07au/lectures/L12-Forwarding.pdf},
    urldate   = {2023-06-11}
}

@online{two_level_adaptive,
    author    = {Tse-Yu Yeh and Yale N. Patt},
    title     = {Two-Level Adaptive Training Branch Prediction},
    date      = {1991},
    url       = {https://www.inf.pucrs.br/~calazans/graduate/SDAC/saltos.pdf},
    urldate   = {2023-06-11}
}

@online{verilog_tutorial,
    author    = {Chipverify},
    title     = {Verilog Tutorial},
    url       = {https://www.chipverify.com/verilog/verilog-tutorial},
    urldate   = {2023-06-11}
}

@online{verilog_doc,
    author    = {IEEE Computer Society},
    title     = {IEEE Standard for Verilog Hardware Description Language},
    date      = {2005},
    url       = {http://staff.ustc.edu.cn/~songch/download/IEEE.1364-2005.pdf},
    urldate   = {2023-06-11}
}

@online{icarus_tutorial,
    author    = {Stephen Williams},
    title     = {Getting Started With Icarus Verilog},
    date      = {2023},
    url       = {https://steveicarus.github.io/iverilog/usage/getting_started.html},
    urldate   = {2023-06-11}
}

@online{riscv_python_assembler,
    author    = {Don Dennis},
    title     = {RISCV-RV32I-Assembler},
    date      = {2019-04-15},
    url       = {https://github.com/metastableB/RISCV-RV32I-Assembler},
    urldate   = {2023-06-11}
}

@online{riscv_online_assembler,
    author    = {Lucas Teske},
    title     = {RISC-V Online Assembler},
    url       = {https://riscvasm.lucasteske.dev/#},
    urldate   = {2023-06-11}
}

@online{riscv_online_encoder_decoder,
    author    = {LupLab @ University of California, Davis},
    title     = {RISC-V Instruction Encoder/Decoder},
    date      = {2023},
    url       = {https://luplab.gitlab.io/rvcodecjs/},
    urldate   = {2023-06-11}
}

@online{riscv_gnu_toolchain,
    author    = {RISC-V Foundation},
    title     = {RISC-V GNU Compiler Toolchain},
    url       = {https://github.com/riscv-collab/riscv-gnu-toolchain}
}

@online{riscv_gnu_toolchain_baremetal_tutorials,
    author    = {Vivonomicon},
    title     = {Bare-metal RISC-V Development with the GD32VF103CB},
    date      = {2019-02-11},
    url       = {https://vivonomicon.com/2020/02/11/bare-metal-risc-v-development-with-the-gd32vf103cb/}
}

