module testbench ();

	timeunit 10ns;
	timeprecision 1ns;

    logic CLK, RESET, AES_START, AES_DONE;
	logic [127:0] msg_dec, AES_MSG_ENC, AES_MSG_DEC, AES_KEY, ARK_OUT, ISR_OUT, IMC_OUT, ISB_OUT;

    lab9_top tp(.*);

    always begin: CLOCK_GEN
        #1 CLK = ~CLK;
    end

    initial begin: CLOCK_INIT
		CLK = 0;
	end

    always begin: Monitoring
        #2 AES_START = tp.lab9_qsystem.aes.decryption_core.AES_START;
           AES_DONE = tp.lab9_qsystem.aes.decryption_core.AES_DONE;
           msg_dec = tp.lab9_qsystem.aes.decryption_core.msg_dec;
           ARK_OUT = tp.lab9_qsystem.aes.decryption_core.ARK_OUT;
           ISR_OUT = tp.lab9_qsystem.aes.decryption_core.ISR_OUT;
           IMC_OUT = tp.lab9_qsystem.aes.decryption_core.IMC_OUT;
           ISB_OUT = tp.lab9_qsystem.aes.decryption_core.ISB_OUT;

    initial begin: testing
            RESET = 0;
        #2  AES_START = 1;