<root><simulation><result_generated_time />2023-05-17 19:46:47<layer><layer_spec />{'B': 1, 'K': 1024, 'C': 512, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />25690112<total_data_size_element />{'W': 524288, 'I': 25088, 'O': 50176}<total_data_reuse />{'W': 49, 'I': 1024.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_16', 'K_2']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [112, 1, 1], 'O': [14, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 7)]], [[('C', 16), ('K', 2)], []], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('OY', 7)]], [], []]<O />[[[('C', 16)], []], [[('K', 2)], [('OY', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('C', 2), ('OX', 7), ('C', 2), ('C', 2)], [('K', 128), ('C', 4)], []]<I />[[('K', 4), ('C', 2), ('OX', 7), ('C', 2), ('C', 2), ('K', 128)], [('C', 4)], []]<O />[[('K', 4), ('C', 2), ('OX', 7), ('C', 2), ('C', 2)], [('K', 128), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [7.0, 7, 1, 1], 'I': [2.0, 512.0, 1.0, 1.0], 'O': [16.0, 8, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [256, 4194304, 4194304], 'I': [448, 200704, 200704], 'O': [224, 401408, 401408], 'O_partial': [224, 401408, 0], 'O_final': [0, 0, 401408]}<actual_mem_utilization_individual />{'W': [0.5, 0.12, 0.0], 'I': [0.88, 0.01, 0.0], 'O': [0.44, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.14, 0.0], 'I': [0.88, 0.14, 0.0], 'O': [0.44, 0.14, 0.0]}<effective_mem_size_bit />{'W': [128, 32768, 4194304], 'I': [448, 50176, 200704], 'O': [224, 401408, 401408], 'O_partial': [224, 401408, 0], 'O_final': [0, 0, 401408]}<total_unit_count />{'W': [224, 32, 1, 1], 'I': [224, 112, 1, 1], 'O': [224, 14, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [112, 112, 1, 1], 'O': [14, 14, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[3670016, 524288], [524288, 524288], [524288, 0]]<I />[[3211264, 25088], [25088, 25088], [25088, 0]]<O />[[(1555456, 1605632), (200704, 150528)], [(150528, 200704), (50176, 0)], [(0, 50176), (0, 0)]]<O_partial />[[(1555456, 1605632), (200704, 150528)], [(150528, 200704), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (50176, 0)], [(0, 50176), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[458752, 65536], [8192, 8192], [2048, 0]]<I />[[401408, 3136], [392, 392], [98, 0]]<O />[[(194432, 200704), (25088, 18816)], [(2352, 3136), (784, 0)], [(0, 196), (0, 0)]]<O_partial />[([194432, 200704], [25088, 18816]), ([2352, 3136], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [784, 0]), ([0, 196], [0, 0])]</mem_access_count_word><mac_count><active />25690112<idle />91750400</mac_count></basic_info><energy><total_energy />60752014.6<mem_energy_breakdown><W />[178.0, 1623.6, 2727.6]<I />[136.0, 77.7, 130.5]<O />[153.8, 621.5, 261.0]</mem_energy_breakdown><MAC_energy><active_MAC />56158584.8<idle_MAC />4587520.0<total />60746104.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2035<utilization_without_data_loading />0.2188<utilization_spatial />0.2188<utilization_temporal_with_data_loading />0.9302<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />123288<latency_cycle_without_data_loading />114688<ideal_computing_cycle />114688<data_loading><load_cycle_total />8600<load_cycle_individual />{'W': [16, 8192, 0], 'I': [98, 392, 0]}<load_cycle_combined />{'W': 8192, 'I': 392}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-114687], [-112420, -106288], [-114688, -114688]], 'I': [[-114687], [-651, -378], [-114688, -114688]], 'O': [[-114688], [-112640, -111616], [-113904, -114492]]}<mem_stall_cycle_shared />{'W': [[-114687], [-112420, 0], [0, 0]], 'I': [[-114687], [-651, 0], [0, 0]], 'O': [[-114688], [-112640, -111616], [-113904, -114492]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 4194304, 4194304], 'I': [448, 200704, 200704], 'O': [224, 401408, 401408], 'O_partial': [224, 401408, 0], 'O_final': [0, 0, 401408]}<data_size_each_level_total />{'W': [8192, 4194304, 4194304], 'I': [50176, 200704, 200704], 'O': [3136, 401408, 401408]}<loop_cycles_each_level />{'W': [224, 114688, 114688], 'I': [28672, 114688, 114688], 'O': [224, 114688, 114688]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [128, 1, 1], 'O': [4, 4, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [36.6, 36.6], [36.6, 36.6]], 'I': [[8.0, 0.0], [1.8, 1.8], [1.8, 1.8]], 'O': [[8.0, 1.0], [14.0, 3.5], [3.5, 3.5]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [36.6, 36.6], [36.6, 36.6]], 'I': [[8.0, 2.0], [224.0, 1.8], [1.8, 1.8]], 'O': [[8.0, 4.0], [56.0, 14.0], [14.0, 3.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [36.6, 36.6], [36.6, 0]], 'I': [[8.0, 2.0], [224.0, 1.8], [1.8, 0]], 'O': [[8.0, 1.0], [14.0, 3.5], [3.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [278.1, 52.3], [38.3, 3.5]], 'I': [[8.0, 2.0], [278.1, 52.3], [38.3, 3.5]], 'O': [[8.0, 1.0], [278.1, 52.3], [38.3, 3.5]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 114688], [224, 224, 512], [114688, 114688, 1]], 'I': [[1, 1, 114688], [224, 28672, 4], [114688, 114688, 1]], 'O': [[1, 1, 114688], [224, 224, 512], [114688, 114688, 1]]}<trans_time_real />{'W': [[0, 1, 114688], [[4, 224, 512], [16, 224, 512]], [[8192, 114688, 1], [2048, 114688, 1]]], 'I': [[0, 1, 114688], [[7, 28672, 4], [98, 28672, 4]], [[392, 114688, 1], [98, 114688, 1]]], 'O': [[0, 1, 114688], [[4, 224, 512], [6, 224, 512]], [[784, 114688, 1], [196, 114688, 1]]]}<single_stall_cycle />{'W': [[-1], [-220, -208], [-106496, -112640]], 'I': [[-1], [-217, -126], [-114296, -114590]], 'O': [[-1], [-220, -218], [-113904, -114492]]}<single_stall_count />{'W': [114687, 511, 0], 'I': [114687, 3, 0], 'O': [114688, 512, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [8176, 0], 'I': [294, 0], 'O': [3072, 784]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [784, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-103146, -114688], [-111616, -113904]], 1: [[-114688, -114688], [-113904, -114688]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.4<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>