#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5f835f0d84a0 .scope module, "aoc_day1_tb_test" "aoc_day1_tb_test" 2 3;
 .timescale -9 -12;
v0x5f835f0f9900_0 .var "clk", 0 0;
v0x5f835f0f99c0_0 .var "data_in", 31 0;
v0x5f835f0f9ad0_0 .var "dir_r", 0 0;
v0x5f835f0f9b70_0 .var "rst", 0 0;
v0x5f835f0f9c60_0 .net "zero_count", 31 0, v0x5f835f0f95e0_0;  1 drivers
E_0x5f835f0d46a0 .event posedge, v0x5f835f0c0560_0;
S_0x5f835f0d8630 .scope module, "uut" "aoc_day1" 2 14, 3 1 0, S_0x5f835f0d84a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in_data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "dir_r";
    .port_info 4 /OUTPUT 32 "zero_count";
v0x5f835f0f8fb0_0 .net "clk", 0 0, v0x5f835f0f9900_0;  1 drivers
v0x5f835f0f9070_0 .var "curr_pos", 7 0;
v0x5f835f0f9130_0 .var "curr_pos_next", 7 0;
v0x5f835f0f9220_0 .net "dir_r", 0 0, v0x5f835f0f9ad0_0;  1 drivers
v0x5f835f0f92e0_0 .net "in_data", 31 0, v0x5f835f0f99c0_0;  1 drivers
v0x5f835f0f93a0_0 .net "rot_by", 7 0, v0x5f835f0f8d90_0;  1 drivers
v0x5f835f0f9470_0 .net "rst", 0 0, v0x5f835f0f9b70_0;  1 drivers
v0x5f835f0f9540_0 .var "temp_pos_next", 9 0;
v0x5f835f0f95e0_0 .var "zero_count", 31 0;
v0x5f835f0f9750_0 .var "zero_count_int", 31 0;
E_0x5f835f0d32a0 .event anyedge, v0x5f835f0f9220_0, v0x5f835f0f9070_0, v0x5f835f0f8d90_0, v0x5f835f0f9540_0;
S_0x5f835f093120 .scope module, "mod_unit" "mod100_pipelined" 3 11, 4 1 0, S_0x5f835f0d8630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "in_data";
    .port_info 3 /OUTPUT 8 "rot_by";
P_0x5f835f093300 .param/l "MAGIC" 1 4 9, C4<00000010100011110101110000101001>;
v0x5f835f0c0560_0 .net "clk", 0 0, v0x5f835f0f9900_0;  alias, 1 drivers
v0x5f835f0bb640_0 .net "in_data", 31 0, v0x5f835f0f99c0_0;  alias, 1 drivers
v0x5f835f0bb740_0 .var "in_s0", 31 0;
v0x5f835f0bc3c0_0 .var "in_s1", 31 0;
v0x5f835f0bc490_0 .var "in_s2", 31 0;
v0x5f835f0bcfc0_0 .var "mult_s1", 63 0;
v0x5f835f0bd060_0 .var "q_s2", 31 0;
v0x5f835f0f8cb0_0 .var "r_s3", 31 0;
v0x5f835f0f8d90_0 .var "rot_by", 7 0;
v0x5f835f0f8e70_0 .net "rst", 0 0, v0x5f835f0f9b70_0;  alias, 1 drivers
E_0x5f835f0d4330 .event posedge, v0x5f835f0f8e70_0, v0x5f835f0c0560_0;
    .scope S_0x5f835f093120;
T_0 ;
    %wait E_0x5f835f0d4330;
    %load/vec4 v0x5f835f0f8e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f835f0bb740_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5f835f0bb640_0;
    %assign/vec4 v0x5f835f0bb740_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5f835f093120;
T_1 ;
    %wait E_0x5f835f0d4330;
    %load/vec4 v0x5f835f0f8e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5f835f0bcfc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f835f0bc3c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5f835f0bb740_0;
    %pad/u 64;
    %muli 42949673, 0, 64;
    %assign/vec4 v0x5f835f0bcfc0_0, 0;
    %load/vec4 v0x5f835f0bb740_0;
    %assign/vec4 v0x5f835f0bc3c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5f835f093120;
T_2 ;
    %wait E_0x5f835f0d4330;
    %load/vec4 v0x5f835f0f8e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f835f0bd060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f835f0bc490_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5f835f0bcfc0_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 32;
    %assign/vec4 v0x5f835f0bd060_0, 0;
    %load/vec4 v0x5f835f0bc3c0_0;
    %assign/vec4 v0x5f835f0bc490_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5f835f093120;
T_3 ;
    %wait E_0x5f835f0d4330;
    %load/vec4 v0x5f835f0f8e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f835f0f8cb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5f835f0f8d90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5f835f0bc490_0;
    %load/vec4 v0x5f835f0bd060_0;
    %muli 100, 0, 32;
    %sub;
    %assign/vec4 v0x5f835f0f8cb0_0, 0;
    %load/vec4 v0x5f835f0f8cb0_0;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.2, 5;
    %load/vec4 v0x5f835f0f8cb0_0;
    %subi 100, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x5f835f0f8d90_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5f835f0f8cb0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5f835f0f8d90_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5f835f0d8630;
T_4 ;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x5f835f0f9070_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x5f835f0d8630;
T_5 ;
    %wait E_0x5f835f0d32a0;
    %load/vec4 v0x5f835f0f9220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5f835f0f9070_0;
    %pad/u 10;
    %load/vec4 v0x5f835f0f93a0_0;
    %pad/u 10;
    %add;
    %store/vec4 v0x5f835f0f9540_0, 0, 10;
    %load/vec4 v0x5f835f0f9540_0;
    %cmpi/u 100, 0, 10;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.2, 5;
    %load/vec4 v0x5f835f0f9540_0;
    %subi 100, 0, 10;
    %pad/u 8;
    %store/vec4 v0x5f835f0f9130_0, 0, 8;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5f835f0f9540_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5f835f0f9130_0, 0, 8;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5f835f0f9070_0;
    %pad/u 10;
    %pushi/vec4 100, 0, 10;
    %load/vec4 v0x5f835f0f93a0_0;
    %pad/u 10;
    %sub;
    %add;
    %store/vec4 v0x5f835f0f9540_0, 0, 10;
    %load/vec4 v0x5f835f0f9540_0;
    %cmpi/u 100, 0, 10;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.4, 5;
    %load/vec4 v0x5f835f0f9540_0;
    %subi 100, 0, 10;
    %pad/u 8;
    %store/vec4 v0x5f835f0f9130_0, 0, 8;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x5f835f0f9540_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5f835f0f9130_0, 0, 8;
T_5.5 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5f835f0d8630;
T_6 ;
    %wait E_0x5f835f0d4330;
    %load/vec4 v0x5f835f0f9470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 50, 0, 8;
    %assign/vec4 v0x5f835f0f9070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f835f0f9750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f835f0f95e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5f835f0f9130_0;
    %assign/vec4 v0x5f835f0f9070_0, 0;
    %load/vec4 v0x5f835f0f9130_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x5f835f0f9750_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5f835f0f9750_0, 0;
T_6.2 ;
    %load/vec4 v0x5f835f0f9750_0;
    %assign/vec4 v0x5f835f0f95e0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5f835f0d84a0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f835f0f99c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f835f0f9900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f835f0f9b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f835f0f9ad0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x5f835f0d84a0;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x5f835f0f9900_0;
    %inv;
    %store/vec4 v0x5f835f0f9900_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5f835f0d84a0;
T_9 ;
    %vpi_call 2 27 "$dumpfile", "aoc_day1_test.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5f835f0d84a0 {0 0 0};
    %wait E_0x5f835f0d46a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f835f0f9b70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f835f0f99c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f835f0f9ad0_0, 0, 1;
    %wait E_0x5f835f0d46a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f835f0f9b70_0, 0, 1;
    %wait E_0x5f835f0d46a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f835f0f9ad0_0, 0, 1;
    %pushi/vec4 68, 0, 32;
    %store/vec4 v0x5f835f0f99c0_0, 0, 32;
    %wait E_0x5f835f0d46a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f835f0f9ad0_0, 0, 1;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x5f835f0f99c0_0, 0, 32;
    %wait E_0x5f835f0d46a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f835f0f9ad0_0, 0, 1;
    %pushi/vec4 48, 0, 32;
    %store/vec4 v0x5f835f0f99c0_0, 0, 32;
    %wait E_0x5f835f0d46a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f835f0f9ad0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5f835f0f99c0_0, 0, 32;
    %wait E_0x5f835f0d46a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f835f0f9ad0_0, 0, 1;
    %pushi/vec4 60, 0, 32;
    %store/vec4 v0x5f835f0f99c0_0, 0, 32;
    %wait E_0x5f835f0d46a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f835f0f9ad0_0, 0, 1;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x5f835f0f99c0_0, 0, 32;
    %wait E_0x5f835f0d46a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f835f0f9ad0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5f835f0f99c0_0, 0, 32;
    %wait E_0x5f835f0d46a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f835f0f9ad0_0, 0, 1;
    %pushi/vec4 99, 0, 32;
    %store/vec4 v0x5f835f0f99c0_0, 0, 32;
    %wait E_0x5f835f0d46a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f835f0f9ad0_0, 0, 1;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0x5f835f0f99c0_0, 0, 32;
    %wait E_0x5f835f0d46a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f835f0f9ad0_0, 0, 1;
    %pushi/vec4 82, 0, 32;
    %store/vec4 v0x5f835f0f99c0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f835f0d46a0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %vpi_call 2 54 "$display", "Simulation Ended. Final Zero Count = %0d", v0x5f835f0f9c60_0 {0 0 0};
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "sol_tb_test.v";
    "../sol.v";
    "../mod100_pipelined.v";
