<?xml version="1.0" encoding="utf-8"?>
<xd:acceleratorMap xmlns:xd="http://www.xilinx.com/xidane" xd:functionName="CNN" xd:componentRef="CNN" xd:initiationInterval="8511" xd:clockPeriod="5.000" xd:sequential="true" xd:hostMachine="64" xd:reset="control">
  <xd:controlReg xd:name="control" xd:interfaceRef="ap_ctrl" xd:busTypeRef="acc_handshake" xd:type="acc_handshake"/>
  <xd:arg xd:name="conv_kernel_L1[0]" xd:originalName="conv_kernel_L10" xd:direction="in" xd:interfaceRef="conv_kernel_L1_0_V" xd:busTypeRef="register" xd:handshakeRef="ap_none" xd:dataWidth="18" xd:arraySize="1"/>
  <xd:arg xd:name="conv_kernel_L1[1]" xd:originalName="conv_kernel_L11" xd:direction="in" xd:interfaceRef="conv_kernel_L1_1_V" xd:busTypeRef="register" xd:handshakeRef="ap_none" xd:dataWidth="18" xd:arraySize="1"/>
  <xd:arg xd:name="conv_kernel_L1[2]" xd:originalName="conv_kernel_L12" xd:direction="in" xd:interfaceRef="conv_kernel_L1_2_V" xd:busTypeRef="register" xd:handshakeRef="ap_none" xd:dataWidth="18" xd:arraySize="1"/>
  <xd:arg xd:name="conv_kernel_L1[3]" xd:originalName="conv_kernel_L13" xd:direction="in" xd:interfaceRef="conv_kernel_L1_3_V" xd:busTypeRef="register" xd:handshakeRef="ap_none" xd:dataWidth="18" xd:arraySize="1"/>
  <xd:arg xd:name="conv_kernel_L1[4]" xd:originalName="conv_kernel_L14" xd:direction="in" xd:interfaceRef="conv_kernel_L1_4_V" xd:busTypeRef="register" xd:handshakeRef="ap_none" xd:dataWidth="18" xd:arraySize="1"/>
  <xd:arg xd:name="conv_kernel_L1[5]" xd:originalName="conv_kernel_L15" xd:direction="in" xd:interfaceRef="conv_kernel_L1_5_V" xd:busTypeRef="register" xd:handshakeRef="ap_none" xd:dataWidth="18" xd:arraySize="1"/>
  <xd:arg xd:name="conv_kernel_L1[6]" xd:originalName="conv_kernel_L16" xd:direction="in" xd:interfaceRef="conv_kernel_L1_6_V" xd:busTypeRef="register" xd:handshakeRef="ap_none" xd:dataWidth="18" xd:arraySize="1"/>
  <xd:arg xd:name="conv_kernel_L1[7]" xd:originalName="conv_kernel_L17" xd:direction="in" xd:interfaceRef="conv_kernel_L1_7_V" xd:busTypeRef="register" xd:handshakeRef="ap_none" xd:dataWidth="18" xd:arraySize="1"/>
  <xd:arg xd:name="conv_kernel_L1[8]" xd:originalName="conv_kernel_L18" xd:direction="in" xd:interfaceRef="conv_kernel_L1_8_V" xd:busTypeRef="register" xd:handshakeRef="ap_none" xd:dataWidth="18" xd:arraySize="1"/>
  <xd:arg xd:name="conv_bias_L1" xd:originalName="conv_bias_L1" xd:direction="in" xd:interfaceRef="conv_bias_L1_V" xd:busTypeRef="register" xd:handshakeRef="ap_none" xd:dataWidth="48"/>
  <xd:arg xd:name="a" xd:originalName="a" xd:direction="in" xd:interfaceRef="a_V" xd:busTypeRef="register" xd:handshakeRef="ap_none" xd:dataWidth="18"/>
  <xd:arg xd:name="b" xd:originalName="b" xd:direction="in" xd:interfaceRef="b_V" xd:busTypeRef="register" xd:handshakeRef="ap_none" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_bias_L2[0]" xd:originalName="conv_bias_L20" xd:direction="in" xd:interfaceRef="conv_bias_L2_0_V" xd:busTypeRef="register" xd:handshakeRef="ap_none" xd:dataWidth="48" xd:arraySize="1"/>
  <xd:arg xd:name="conv_bias_L2[1]" xd:originalName="conv_bias_L21" xd:direction="in" xd:interfaceRef="conv_bias_L2_1_V" xd:busTypeRef="register" xd:handshakeRef="ap_none" xd:dataWidth="48" xd:arraySize="1"/>
  <xd:arg xd:name="conv_bias_L2[2]" xd:originalName="conv_bias_L22" xd:direction="in" xd:interfaceRef="conv_bias_L2_2_V" xd:busTypeRef="register" xd:handshakeRef="ap_none" xd:dataWidth="48" xd:arraySize="1"/>
  <xd:arg xd:name="conv_bias_L2[3]" xd:originalName="conv_bias_L23" xd:direction="in" xd:interfaceRef="conv_bias_L2_3_V" xd:busTypeRef="register" xd:handshakeRef="ap_none" xd:dataWidth="48" xd:arraySize="1"/>
  <xd:arg xd:name="in_image_0_V_d0" xd:originalName="in_image_0_V_d0" xd:direction="out" xd:interfaceRef="in_image_0_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_0_V_q0" xd:originalName="in_image_0_V_q0" xd:direction="in" xd:interfaceRef="in_image_0_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_0_V_d1" xd:originalName="in_image_0_V_d1" xd:direction="out" xd:interfaceRef="in_image_0_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_0_V_q1" xd:originalName="in_image_0_V_q1" xd:direction="in" xd:interfaceRef="in_image_0_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_1_V_d0" xd:originalName="in_image_1_V_d0" xd:direction="out" xd:interfaceRef="in_image_1_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_1_V_q0" xd:originalName="in_image_1_V_q0" xd:direction="in" xd:interfaceRef="in_image_1_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_1_V_d1" xd:originalName="in_image_1_V_d1" xd:direction="out" xd:interfaceRef="in_image_1_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_1_V_q1" xd:originalName="in_image_1_V_q1" xd:direction="in" xd:interfaceRef="in_image_1_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_2_V_d0" xd:originalName="in_image_2_V_d0" xd:direction="out" xd:interfaceRef="in_image_2_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_2_V_q0" xd:originalName="in_image_2_V_q0" xd:direction="in" xd:interfaceRef="in_image_2_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_2_V_d1" xd:originalName="in_image_2_V_d1" xd:direction="out" xd:interfaceRef="in_image_2_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_2_V_q1" xd:originalName="in_image_2_V_q1" xd:direction="in" xd:interfaceRef="in_image_2_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_3_V_d0" xd:originalName="in_image_3_V_d0" xd:direction="out" xd:interfaceRef="in_image_3_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_3_V_q0" xd:originalName="in_image_3_V_q0" xd:direction="in" xd:interfaceRef="in_image_3_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_3_V_d1" xd:originalName="in_image_3_V_d1" xd:direction="out" xd:interfaceRef="in_image_3_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_3_V_q1" xd:originalName="in_image_3_V_q1" xd:direction="in" xd:interfaceRef="in_image_3_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_4_V_d0" xd:originalName="in_image_4_V_d0" xd:direction="out" xd:interfaceRef="in_image_4_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_4_V_q0" xd:originalName="in_image_4_V_q0" xd:direction="in" xd:interfaceRef="in_image_4_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_4_V_d1" xd:originalName="in_image_4_V_d1" xd:direction="out" xd:interfaceRef="in_image_4_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_4_V_q1" xd:originalName="in_image_4_V_q1" xd:direction="in" xd:interfaceRef="in_image_4_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_5_V_d0" xd:originalName="in_image_5_V_d0" xd:direction="out" xd:interfaceRef="in_image_5_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_5_V_q0" xd:originalName="in_image_5_V_q0" xd:direction="in" xd:interfaceRef="in_image_5_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_5_V_d1" xd:originalName="in_image_5_V_d1" xd:direction="out" xd:interfaceRef="in_image_5_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_5_V_q1" xd:originalName="in_image_5_V_q1" xd:direction="in" xd:interfaceRef="in_image_5_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_6_V_d0" xd:originalName="in_image_6_V_d0" xd:direction="out" xd:interfaceRef="in_image_6_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_6_V_q0" xd:originalName="in_image_6_V_q0" xd:direction="in" xd:interfaceRef="in_image_6_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_6_V_d1" xd:originalName="in_image_6_V_d1" xd:direction="out" xd:interfaceRef="in_image_6_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_6_V_q1" xd:originalName="in_image_6_V_q1" xd:direction="in" xd:interfaceRef="in_image_6_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_7_V_d0" xd:originalName="in_image_7_V_d0" xd:direction="out" xd:interfaceRef="in_image_7_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_7_V_q0" xd:originalName="in_image_7_V_q0" xd:direction="in" xd:interfaceRef="in_image_7_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_7_V_d1" xd:originalName="in_image_7_V_d1" xd:direction="out" xd:interfaceRef="in_image_7_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_7_V_q1" xd:originalName="in_image_7_V_q1" xd:direction="in" xd:interfaceRef="in_image_7_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_8_V_d0" xd:originalName="in_image_8_V_d0" xd:direction="out" xd:interfaceRef="in_image_8_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_8_V_q0" xd:originalName="in_image_8_V_q0" xd:direction="in" xd:interfaceRef="in_image_8_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_8_V_d1" xd:originalName="in_image_8_V_d1" xd:direction="out" xd:interfaceRef="in_image_8_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_8_V_q1" xd:originalName="in_image_8_V_q1" xd:direction="in" xd:interfaceRef="in_image_8_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_9_V_d0" xd:originalName="in_image_9_V_d0" xd:direction="out" xd:interfaceRef="in_image_9_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_9_V_q0" xd:originalName="in_image_9_V_q0" xd:direction="in" xd:interfaceRef="in_image_9_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_9_V_d1" xd:originalName="in_image_9_V_d1" xd:direction="out" xd:interfaceRef="in_image_9_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_9_V_q1" xd:originalName="in_image_9_V_q1" xd:direction="in" xd:interfaceRef="in_image_9_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_10_V_d0" xd:originalName="in_image_10_V_d0" xd:direction="out" xd:interfaceRef="in_image_10_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_10_V_q0" xd:originalName="in_image_10_V_q0" xd:direction="in" xd:interfaceRef="in_image_10_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_10_V_d1" xd:originalName="in_image_10_V_d1" xd:direction="out" xd:interfaceRef="in_image_10_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_10_V_q1" xd:originalName="in_image_10_V_q1" xd:direction="in" xd:interfaceRef="in_image_10_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_11_V_d0" xd:originalName="in_image_11_V_d0" xd:direction="out" xd:interfaceRef="in_image_11_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_11_V_q0" xd:originalName="in_image_11_V_q0" xd:direction="in" xd:interfaceRef="in_image_11_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_11_V_d1" xd:originalName="in_image_11_V_d1" xd:direction="out" xd:interfaceRef="in_image_11_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_11_V_q1" xd:originalName="in_image_11_V_q1" xd:direction="in" xd:interfaceRef="in_image_11_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_12_V_d0" xd:originalName="in_image_12_V_d0" xd:direction="out" xd:interfaceRef="in_image_12_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_12_V_q0" xd:originalName="in_image_12_V_q0" xd:direction="in" xd:interfaceRef="in_image_12_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_12_V_d1" xd:originalName="in_image_12_V_d1" xd:direction="out" xd:interfaceRef="in_image_12_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_12_V_q1" xd:originalName="in_image_12_V_q1" xd:direction="in" xd:interfaceRef="in_image_12_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_13_V_d0" xd:originalName="in_image_13_V_d0" xd:direction="out" xd:interfaceRef="in_image_13_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_13_V_q0" xd:originalName="in_image_13_V_q0" xd:direction="in" xd:interfaceRef="in_image_13_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_13_V_d1" xd:originalName="in_image_13_V_d1" xd:direction="out" xd:interfaceRef="in_image_13_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_13_V_q1" xd:originalName="in_image_13_V_q1" xd:direction="in" xd:interfaceRef="in_image_13_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_14_V_d0" xd:originalName="in_image_14_V_d0" xd:direction="out" xd:interfaceRef="in_image_14_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_14_V_q0" xd:originalName="in_image_14_V_q0" xd:direction="in" xd:interfaceRef="in_image_14_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_14_V_d1" xd:originalName="in_image_14_V_d1" xd:direction="out" xd:interfaceRef="in_image_14_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_14_V_q1" xd:originalName="in_image_14_V_q1" xd:direction="in" xd:interfaceRef="in_image_14_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_15_V_d0" xd:originalName="in_image_15_V_d0" xd:direction="out" xd:interfaceRef="in_image_15_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_15_V_q0" xd:originalName="in_image_15_V_q0" xd:direction="in" xd:interfaceRef="in_image_15_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_15_V_d1" xd:originalName="in_image_15_V_d1" xd:direction="out" xd:interfaceRef="in_image_15_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_15_V_q1" xd:originalName="in_image_15_V_q1" xd:direction="in" xd:interfaceRef="in_image_15_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_16_V_d0" xd:originalName="in_image_16_V_d0" xd:direction="out" xd:interfaceRef="in_image_16_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_16_V_q0" xd:originalName="in_image_16_V_q0" xd:direction="in" xd:interfaceRef="in_image_16_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_16_V_d1" xd:originalName="in_image_16_V_d1" xd:direction="out" xd:interfaceRef="in_image_16_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_16_V_q1" xd:originalName="in_image_16_V_q1" xd:direction="in" xd:interfaceRef="in_image_16_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_17_V_d0" xd:originalName="in_image_17_V_d0" xd:direction="out" xd:interfaceRef="in_image_17_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_17_V_q0" xd:originalName="in_image_17_V_q0" xd:direction="in" xd:interfaceRef="in_image_17_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_17_V_d1" xd:originalName="in_image_17_V_d1" xd:direction="out" xd:interfaceRef="in_image_17_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_17_V_q1" xd:originalName="in_image_17_V_q1" xd:direction="in" xd:interfaceRef="in_image_17_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_18_V_d0" xd:originalName="in_image_18_V_d0" xd:direction="out" xd:interfaceRef="in_image_18_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_18_V_q0" xd:originalName="in_image_18_V_q0" xd:direction="in" xd:interfaceRef="in_image_18_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_18_V_d1" xd:originalName="in_image_18_V_d1" xd:direction="out" xd:interfaceRef="in_image_18_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_18_V_q1" xd:originalName="in_image_18_V_q1" xd:direction="in" xd:interfaceRef="in_image_18_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_19_V_d0" xd:originalName="in_image_19_V_d0" xd:direction="out" xd:interfaceRef="in_image_19_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_19_V_q0" xd:originalName="in_image_19_V_q0" xd:direction="in" xd:interfaceRef="in_image_19_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_19_V_d1" xd:originalName="in_image_19_V_d1" xd:direction="out" xd:interfaceRef="in_image_19_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_19_V_q1" xd:originalName="in_image_19_V_q1" xd:direction="in" xd:interfaceRef="in_image_19_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_20_V_d0" xd:originalName="in_image_20_V_d0" xd:direction="out" xd:interfaceRef="in_image_20_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_20_V_q0" xd:originalName="in_image_20_V_q0" xd:direction="in" xd:interfaceRef="in_image_20_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_20_V_d1" xd:originalName="in_image_20_V_d1" xd:direction="out" xd:interfaceRef="in_image_20_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_20_V_q1" xd:originalName="in_image_20_V_q1" xd:direction="in" xd:interfaceRef="in_image_20_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_21_V_d0" xd:originalName="in_image_21_V_d0" xd:direction="out" xd:interfaceRef="in_image_21_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_21_V_q0" xd:originalName="in_image_21_V_q0" xd:direction="in" xd:interfaceRef="in_image_21_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_21_V_d1" xd:originalName="in_image_21_V_d1" xd:direction="out" xd:interfaceRef="in_image_21_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_21_V_q1" xd:originalName="in_image_21_V_q1" xd:direction="in" xd:interfaceRef="in_image_21_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_22_V_d0" xd:originalName="in_image_22_V_d0" xd:direction="out" xd:interfaceRef="in_image_22_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_22_V_q0" xd:originalName="in_image_22_V_q0" xd:direction="in" xd:interfaceRef="in_image_22_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_22_V_d1" xd:originalName="in_image_22_V_d1" xd:direction="out" xd:interfaceRef="in_image_22_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_22_V_q1" xd:originalName="in_image_22_V_q1" xd:direction="in" xd:interfaceRef="in_image_22_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_23_V_d0" xd:originalName="in_image_23_V_d0" xd:direction="out" xd:interfaceRef="in_image_23_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_23_V_q0" xd:originalName="in_image_23_V_q0" xd:direction="in" xd:interfaceRef="in_image_23_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_23_V_d1" xd:originalName="in_image_23_V_d1" xd:direction="out" xd:interfaceRef="in_image_23_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_23_V_q1" xd:originalName="in_image_23_V_q1" xd:direction="in" xd:interfaceRef="in_image_23_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_24_V_d0" xd:originalName="in_image_24_V_d0" xd:direction="out" xd:interfaceRef="in_image_24_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_24_V_q0" xd:originalName="in_image_24_V_q0" xd:direction="in" xd:interfaceRef="in_image_24_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_24_V_d1" xd:originalName="in_image_24_V_d1" xd:direction="out" xd:interfaceRef="in_image_24_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_24_V_q1" xd:originalName="in_image_24_V_q1" xd:direction="in" xd:interfaceRef="in_image_24_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_25_V_d0" xd:originalName="in_image_25_V_d0" xd:direction="out" xd:interfaceRef="in_image_25_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_25_V_q0" xd:originalName="in_image_25_V_q0" xd:direction="in" xd:interfaceRef="in_image_25_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_25_V_d1" xd:originalName="in_image_25_V_d1" xd:direction="out" xd:interfaceRef="in_image_25_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_25_V_q1" xd:originalName="in_image_25_V_q1" xd:direction="in" xd:interfaceRef="in_image_25_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_26_V_d0" xd:originalName="in_image_26_V_d0" xd:direction="out" xd:interfaceRef="in_image_26_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_26_V_q0" xd:originalName="in_image_26_V_q0" xd:direction="in" xd:interfaceRef="in_image_26_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_26_V_d1" xd:originalName="in_image_26_V_d1" xd:direction="out" xd:interfaceRef="in_image_26_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_26_V_q1" xd:originalName="in_image_26_V_q1" xd:direction="in" xd:interfaceRef="in_image_26_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_27_V_d0" xd:originalName="in_image_27_V_d0" xd:direction="out" xd:interfaceRef="in_image_27_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_27_V_q0" xd:originalName="in_image_27_V_q0" xd:direction="in" xd:interfaceRef="in_image_27_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_27_V_d1" xd:originalName="in_image_27_V_d1" xd:direction="out" xd:interfaceRef="in_image_27_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="in_image_27_V_q1" xd:originalName="in_image_27_V_q1" xd:direction="in" xd:interfaceRef="in_image_27_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_0_V_d0" xd:originalName="means_0_V_d0" xd:direction="out" xd:interfaceRef="means_0_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_0_V_q0" xd:originalName="means_0_V_q0" xd:direction="in" xd:interfaceRef="means_0_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_0_V_d1" xd:originalName="means_0_V_d1" xd:direction="out" xd:interfaceRef="means_0_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_0_V_q1" xd:originalName="means_0_V_q1" xd:direction="in" xd:interfaceRef="means_0_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_1_V_d0" xd:originalName="means_1_V_d0" xd:direction="out" xd:interfaceRef="means_1_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_1_V_q0" xd:originalName="means_1_V_q0" xd:direction="in" xd:interfaceRef="means_1_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_1_V_d1" xd:originalName="means_1_V_d1" xd:direction="out" xd:interfaceRef="means_1_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_1_V_q1" xd:originalName="means_1_V_q1" xd:direction="in" xd:interfaceRef="means_1_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_2_V_d0" xd:originalName="means_2_V_d0" xd:direction="out" xd:interfaceRef="means_2_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_2_V_q0" xd:originalName="means_2_V_q0" xd:direction="in" xd:interfaceRef="means_2_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_2_V_d1" xd:originalName="means_2_V_d1" xd:direction="out" xd:interfaceRef="means_2_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_2_V_q1" xd:originalName="means_2_V_q1" xd:direction="in" xd:interfaceRef="means_2_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_3_V_d0" xd:originalName="means_3_V_d0" xd:direction="out" xd:interfaceRef="means_3_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_3_V_q0" xd:originalName="means_3_V_q0" xd:direction="in" xd:interfaceRef="means_3_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_3_V_d1" xd:originalName="means_3_V_d1" xd:direction="out" xd:interfaceRef="means_3_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_3_V_q1" xd:originalName="means_3_V_q1" xd:direction="in" xd:interfaceRef="means_3_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_4_V_d0" xd:originalName="means_4_V_d0" xd:direction="out" xd:interfaceRef="means_4_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_4_V_q0" xd:originalName="means_4_V_q0" xd:direction="in" xd:interfaceRef="means_4_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_4_V_d1" xd:originalName="means_4_V_d1" xd:direction="out" xd:interfaceRef="means_4_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_4_V_q1" xd:originalName="means_4_V_q1" xd:direction="in" xd:interfaceRef="means_4_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_5_V_d0" xd:originalName="means_5_V_d0" xd:direction="out" xd:interfaceRef="means_5_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_5_V_q0" xd:originalName="means_5_V_q0" xd:direction="in" xd:interfaceRef="means_5_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_5_V_d1" xd:originalName="means_5_V_d1" xd:direction="out" xd:interfaceRef="means_5_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_5_V_q1" xd:originalName="means_5_V_q1" xd:direction="in" xd:interfaceRef="means_5_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_6_V_d0" xd:originalName="means_6_V_d0" xd:direction="out" xd:interfaceRef="means_6_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_6_V_q0" xd:originalName="means_6_V_q0" xd:direction="in" xd:interfaceRef="means_6_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_6_V_d1" xd:originalName="means_6_V_d1" xd:direction="out" xd:interfaceRef="means_6_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_6_V_q1" xd:originalName="means_6_V_q1" xd:direction="in" xd:interfaceRef="means_6_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_7_V_d0" xd:originalName="means_7_V_d0" xd:direction="out" xd:interfaceRef="means_7_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_7_V_q0" xd:originalName="means_7_V_q0" xd:direction="in" xd:interfaceRef="means_7_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_7_V_d1" xd:originalName="means_7_V_d1" xd:direction="out" xd:interfaceRef="means_7_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_7_V_q1" xd:originalName="means_7_V_q1" xd:direction="in" xd:interfaceRef="means_7_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_8_V_d0" xd:originalName="means_8_V_d0" xd:direction="out" xd:interfaceRef="means_8_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_8_V_q0" xd:originalName="means_8_V_q0" xd:direction="in" xd:interfaceRef="means_8_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_8_V_d1" xd:originalName="means_8_V_d1" xd:direction="out" xd:interfaceRef="means_8_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_8_V_q1" xd:originalName="means_8_V_q1" xd:direction="in" xd:interfaceRef="means_8_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_9_V_d0" xd:originalName="means_9_V_d0" xd:direction="out" xd:interfaceRef="means_9_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_9_V_q0" xd:originalName="means_9_V_q0" xd:direction="in" xd:interfaceRef="means_9_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_9_V_d1" xd:originalName="means_9_V_d1" xd:direction="out" xd:interfaceRef="means_9_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_9_V_q1" xd:originalName="means_9_V_q1" xd:direction="in" xd:interfaceRef="means_9_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_10_V_d0" xd:originalName="means_10_V_d0" xd:direction="out" xd:interfaceRef="means_10_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_10_V_q0" xd:originalName="means_10_V_q0" xd:direction="in" xd:interfaceRef="means_10_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_10_V_d1" xd:originalName="means_10_V_d1" xd:direction="out" xd:interfaceRef="means_10_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_10_V_q1" xd:originalName="means_10_V_q1" xd:direction="in" xd:interfaceRef="means_10_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_11_V_d0" xd:originalName="means_11_V_d0" xd:direction="out" xd:interfaceRef="means_11_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_11_V_q0" xd:originalName="means_11_V_q0" xd:direction="in" xd:interfaceRef="means_11_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_11_V_d1" xd:originalName="means_11_V_d1" xd:direction="out" xd:interfaceRef="means_11_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_11_V_q1" xd:originalName="means_11_V_q1" xd:direction="in" xd:interfaceRef="means_11_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_12_V_d0" xd:originalName="means_12_V_d0" xd:direction="out" xd:interfaceRef="means_12_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_12_V_q0" xd:originalName="means_12_V_q0" xd:direction="in" xd:interfaceRef="means_12_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_12_V_d1" xd:originalName="means_12_V_d1" xd:direction="out" xd:interfaceRef="means_12_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_12_V_q1" xd:originalName="means_12_V_q1" xd:direction="in" xd:interfaceRef="means_12_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_13_V_d0" xd:originalName="means_13_V_d0" xd:direction="out" xd:interfaceRef="means_13_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_13_V_q0" xd:originalName="means_13_V_q0" xd:direction="in" xd:interfaceRef="means_13_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_13_V_d1" xd:originalName="means_13_V_d1" xd:direction="out" xd:interfaceRef="means_13_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_13_V_q1" xd:originalName="means_13_V_q1" xd:direction="in" xd:interfaceRef="means_13_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_14_V_d0" xd:originalName="means_14_V_d0" xd:direction="out" xd:interfaceRef="means_14_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_14_V_q0" xd:originalName="means_14_V_q0" xd:direction="in" xd:interfaceRef="means_14_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_14_V_d1" xd:originalName="means_14_V_d1" xd:direction="out" xd:interfaceRef="means_14_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_14_V_q1" xd:originalName="means_14_V_q1" xd:direction="in" xd:interfaceRef="means_14_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_15_V_d0" xd:originalName="means_15_V_d0" xd:direction="out" xd:interfaceRef="means_15_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_15_V_q0" xd:originalName="means_15_V_q0" xd:direction="in" xd:interfaceRef="means_15_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_15_V_d1" xd:originalName="means_15_V_d1" xd:direction="out" xd:interfaceRef="means_15_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_15_V_q1" xd:originalName="means_15_V_q1" xd:direction="in" xd:interfaceRef="means_15_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_16_V_d0" xd:originalName="means_16_V_d0" xd:direction="out" xd:interfaceRef="means_16_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_16_V_q0" xd:originalName="means_16_V_q0" xd:direction="in" xd:interfaceRef="means_16_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_16_V_d1" xd:originalName="means_16_V_d1" xd:direction="out" xd:interfaceRef="means_16_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_16_V_q1" xd:originalName="means_16_V_q1" xd:direction="in" xd:interfaceRef="means_16_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_17_V_d0" xd:originalName="means_17_V_d0" xd:direction="out" xd:interfaceRef="means_17_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_17_V_q0" xd:originalName="means_17_V_q0" xd:direction="in" xd:interfaceRef="means_17_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_17_V_d1" xd:originalName="means_17_V_d1" xd:direction="out" xd:interfaceRef="means_17_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_17_V_q1" xd:originalName="means_17_V_q1" xd:direction="in" xd:interfaceRef="means_17_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_18_V_d0" xd:originalName="means_18_V_d0" xd:direction="out" xd:interfaceRef="means_18_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_18_V_q0" xd:originalName="means_18_V_q0" xd:direction="in" xd:interfaceRef="means_18_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_18_V_d1" xd:originalName="means_18_V_d1" xd:direction="out" xd:interfaceRef="means_18_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_18_V_q1" xd:originalName="means_18_V_q1" xd:direction="in" xd:interfaceRef="means_18_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_19_V_d0" xd:originalName="means_19_V_d0" xd:direction="out" xd:interfaceRef="means_19_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_19_V_q0" xd:originalName="means_19_V_q0" xd:direction="in" xd:interfaceRef="means_19_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_19_V_d1" xd:originalName="means_19_V_d1" xd:direction="out" xd:interfaceRef="means_19_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_19_V_q1" xd:originalName="means_19_V_q1" xd:direction="in" xd:interfaceRef="means_19_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_20_V_d0" xd:originalName="means_20_V_d0" xd:direction="out" xd:interfaceRef="means_20_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_20_V_q0" xd:originalName="means_20_V_q0" xd:direction="in" xd:interfaceRef="means_20_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_20_V_d1" xd:originalName="means_20_V_d1" xd:direction="out" xd:interfaceRef="means_20_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_20_V_q1" xd:originalName="means_20_V_q1" xd:direction="in" xd:interfaceRef="means_20_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_21_V_d0" xd:originalName="means_21_V_d0" xd:direction="out" xd:interfaceRef="means_21_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_21_V_q0" xd:originalName="means_21_V_q0" xd:direction="in" xd:interfaceRef="means_21_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_21_V_d1" xd:originalName="means_21_V_d1" xd:direction="out" xd:interfaceRef="means_21_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_21_V_q1" xd:originalName="means_21_V_q1" xd:direction="in" xd:interfaceRef="means_21_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_22_V_d0" xd:originalName="means_22_V_d0" xd:direction="out" xd:interfaceRef="means_22_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_22_V_q0" xd:originalName="means_22_V_q0" xd:direction="in" xd:interfaceRef="means_22_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_22_V_d1" xd:originalName="means_22_V_d1" xd:direction="out" xd:interfaceRef="means_22_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_22_V_q1" xd:originalName="means_22_V_q1" xd:direction="in" xd:interfaceRef="means_22_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_23_V_d0" xd:originalName="means_23_V_d0" xd:direction="out" xd:interfaceRef="means_23_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_23_V_q0" xd:originalName="means_23_V_q0" xd:direction="in" xd:interfaceRef="means_23_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_23_V_d1" xd:originalName="means_23_V_d1" xd:direction="out" xd:interfaceRef="means_23_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_23_V_q1" xd:originalName="means_23_V_q1" xd:direction="in" xd:interfaceRef="means_23_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_24_V_d0" xd:originalName="means_24_V_d0" xd:direction="out" xd:interfaceRef="means_24_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_24_V_q0" xd:originalName="means_24_V_q0" xd:direction="in" xd:interfaceRef="means_24_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_24_V_d1" xd:originalName="means_24_V_d1" xd:direction="out" xd:interfaceRef="means_24_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_24_V_q1" xd:originalName="means_24_V_q1" xd:direction="in" xd:interfaceRef="means_24_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_25_V_d0" xd:originalName="means_25_V_d0" xd:direction="out" xd:interfaceRef="means_25_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_25_V_q0" xd:originalName="means_25_V_q0" xd:direction="in" xd:interfaceRef="means_25_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_25_V_d1" xd:originalName="means_25_V_d1" xd:direction="out" xd:interfaceRef="means_25_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_25_V_q1" xd:originalName="means_25_V_q1" xd:direction="in" xd:interfaceRef="means_25_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_26_V_d0" xd:originalName="means_26_V_d0" xd:direction="out" xd:interfaceRef="means_26_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_26_V_q0" xd:originalName="means_26_V_q0" xd:direction="in" xd:interfaceRef="means_26_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_26_V_d1" xd:originalName="means_26_V_d1" xd:direction="out" xd:interfaceRef="means_26_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_26_V_q1" xd:originalName="means_26_V_q1" xd:direction="in" xd:interfaceRef="means_26_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_27_V_d0" xd:originalName="means_27_V_d0" xd:direction="out" xd:interfaceRef="means_27_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_27_V_q0" xd:originalName="means_27_V_q0" xd:direction="in" xd:interfaceRef="means_27_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_27_V_d1" xd:originalName="means_27_V_d1" xd:direction="out" xd:interfaceRef="means_27_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="means_27_V_q1" xd:originalName="means_27_V_q1" xd:direction="in" xd:interfaceRef="means_27_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="28" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_0_V_d0" xd:originalName="conv_kernel_L2_0_V_d0" xd:direction="out" xd:interfaceRef="conv_kernel_L2_0_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_0_V_q0" xd:originalName="conv_kernel_L2_0_V_q0" xd:direction="in" xd:interfaceRef="conv_kernel_L2_0_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_0_V_d1" xd:originalName="conv_kernel_L2_0_V_d1" xd:direction="out" xd:interfaceRef="conv_kernel_L2_0_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_0_V_q1" xd:originalName="conv_kernel_L2_0_V_q1" xd:direction="in" xd:interfaceRef="conv_kernel_L2_0_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_1_V_d0" xd:originalName="conv_kernel_L2_1_V_d0" xd:direction="out" xd:interfaceRef="conv_kernel_L2_1_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_1_V_q0" xd:originalName="conv_kernel_L2_1_V_q0" xd:direction="in" xd:interfaceRef="conv_kernel_L2_1_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_1_V_d1" xd:originalName="conv_kernel_L2_1_V_d1" xd:direction="out" xd:interfaceRef="conv_kernel_L2_1_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_1_V_q1" xd:originalName="conv_kernel_L2_1_V_q1" xd:direction="in" xd:interfaceRef="conv_kernel_L2_1_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_2_V_d0" xd:originalName="conv_kernel_L2_2_V_d0" xd:direction="out" xd:interfaceRef="conv_kernel_L2_2_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_2_V_q0" xd:originalName="conv_kernel_L2_2_V_q0" xd:direction="in" xd:interfaceRef="conv_kernel_L2_2_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_2_V_d1" xd:originalName="conv_kernel_L2_2_V_d1" xd:direction="out" xd:interfaceRef="conv_kernel_L2_2_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_2_V_q1" xd:originalName="conv_kernel_L2_2_V_q1" xd:direction="in" xd:interfaceRef="conv_kernel_L2_2_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_3_V_d0" xd:originalName="conv_kernel_L2_3_V_d0" xd:direction="out" xd:interfaceRef="conv_kernel_L2_3_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_3_V_q0" xd:originalName="conv_kernel_L2_3_V_q0" xd:direction="in" xd:interfaceRef="conv_kernel_L2_3_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_3_V_d1" xd:originalName="conv_kernel_L2_3_V_d1" xd:direction="out" xd:interfaceRef="conv_kernel_L2_3_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_3_V_q1" xd:originalName="conv_kernel_L2_3_V_q1" xd:direction="in" xd:interfaceRef="conv_kernel_L2_3_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_4_V_d0" xd:originalName="conv_kernel_L2_4_V_d0" xd:direction="out" xd:interfaceRef="conv_kernel_L2_4_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_4_V_q0" xd:originalName="conv_kernel_L2_4_V_q0" xd:direction="in" xd:interfaceRef="conv_kernel_L2_4_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_4_V_d1" xd:originalName="conv_kernel_L2_4_V_d1" xd:direction="out" xd:interfaceRef="conv_kernel_L2_4_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_4_V_q1" xd:originalName="conv_kernel_L2_4_V_q1" xd:direction="in" xd:interfaceRef="conv_kernel_L2_4_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_5_V_d0" xd:originalName="conv_kernel_L2_5_V_d0" xd:direction="out" xd:interfaceRef="conv_kernel_L2_5_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_5_V_q0" xd:originalName="conv_kernel_L2_5_V_q0" xd:direction="in" xd:interfaceRef="conv_kernel_L2_5_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_5_V_d1" xd:originalName="conv_kernel_L2_5_V_d1" xd:direction="out" xd:interfaceRef="conv_kernel_L2_5_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_5_V_q1" xd:originalName="conv_kernel_L2_5_V_q1" xd:direction="in" xd:interfaceRef="conv_kernel_L2_5_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_6_V_d0" xd:originalName="conv_kernel_L2_6_V_d0" xd:direction="out" xd:interfaceRef="conv_kernel_L2_6_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_6_V_q0" xd:originalName="conv_kernel_L2_6_V_q0" xd:direction="in" xd:interfaceRef="conv_kernel_L2_6_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_6_V_d1" xd:originalName="conv_kernel_L2_6_V_d1" xd:direction="out" xd:interfaceRef="conv_kernel_L2_6_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_6_V_q1" xd:originalName="conv_kernel_L2_6_V_q1" xd:direction="in" xd:interfaceRef="conv_kernel_L2_6_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_7_V_d0" xd:originalName="conv_kernel_L2_7_V_d0" xd:direction="out" xd:interfaceRef="conv_kernel_L2_7_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_7_V_q0" xd:originalName="conv_kernel_L2_7_V_q0" xd:direction="in" xd:interfaceRef="conv_kernel_L2_7_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_7_V_d1" xd:originalName="conv_kernel_L2_7_V_d1" xd:direction="out" xd:interfaceRef="conv_kernel_L2_7_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_7_V_q1" xd:originalName="conv_kernel_L2_7_V_q1" xd:direction="in" xd:interfaceRef="conv_kernel_L2_7_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_8_V_d0" xd:originalName="conv_kernel_L2_8_V_d0" xd:direction="out" xd:interfaceRef="conv_kernel_L2_8_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_8_V_q0" xd:originalName="conv_kernel_L2_8_V_q0" xd:direction="in" xd:interfaceRef="conv_kernel_L2_8_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_8_V_d1" xd:originalName="conv_kernel_L2_8_V_d1" xd:direction="out" xd:interfaceRef="conv_kernel_L2_8_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="conv_kernel_L2_8_V_q1" xd:originalName="conv_kernel_L2_8_V_q1" xd:direction="in" xd:interfaceRef="conv_kernel_L2_8_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="4" xd:dataWidth="18"/>
  <xd:arg xd:name="result_0_V_d0" xd:originalName="result_0_V_d0" xd:direction="out" xd:interfaceRef="result_0_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_0_V_q0" xd:originalName="result_0_V_q0" xd:direction="in" xd:interfaceRef="result_0_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_0_V_d1" xd:originalName="result_0_V_d1" xd:direction="out" xd:interfaceRef="result_0_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_0_V_q1" xd:originalName="result_0_V_q1" xd:direction="in" xd:interfaceRef="result_0_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_1_V_d0" xd:originalName="result_1_V_d0" xd:direction="out" xd:interfaceRef="result_1_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_1_V_q0" xd:originalName="result_1_V_q0" xd:direction="in" xd:interfaceRef="result_1_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_1_V_d1" xd:originalName="result_1_V_d1" xd:direction="out" xd:interfaceRef="result_1_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_1_V_q1" xd:originalName="result_1_V_q1" xd:direction="in" xd:interfaceRef="result_1_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_2_V_d0" xd:originalName="result_2_V_d0" xd:direction="out" xd:interfaceRef="result_2_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_2_V_q0" xd:originalName="result_2_V_q0" xd:direction="in" xd:interfaceRef="result_2_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_2_V_d1" xd:originalName="result_2_V_d1" xd:direction="out" xd:interfaceRef="result_2_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_2_V_q1" xd:originalName="result_2_V_q1" xd:direction="in" xd:interfaceRef="result_2_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_3_V_d0" xd:originalName="result_3_V_d0" xd:direction="out" xd:interfaceRef="result_3_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_3_V_q0" xd:originalName="result_3_V_q0" xd:direction="in" xd:interfaceRef="result_3_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_3_V_d1" xd:originalName="result_3_V_d1" xd:direction="out" xd:interfaceRef="result_3_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_3_V_q1" xd:originalName="result_3_V_q1" xd:direction="in" xd:interfaceRef="result_3_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_4_V_d0" xd:originalName="result_4_V_d0" xd:direction="out" xd:interfaceRef="result_4_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_4_V_q0" xd:originalName="result_4_V_q0" xd:direction="in" xd:interfaceRef="result_4_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_4_V_d1" xd:originalName="result_4_V_d1" xd:direction="out" xd:interfaceRef="result_4_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_4_V_q1" xd:originalName="result_4_V_q1" xd:direction="in" xd:interfaceRef="result_4_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_5_V_d0" xd:originalName="result_5_V_d0" xd:direction="out" xd:interfaceRef="result_5_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_5_V_q0" xd:originalName="result_5_V_q0" xd:direction="in" xd:interfaceRef="result_5_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_5_V_d1" xd:originalName="result_5_V_d1" xd:direction="out" xd:interfaceRef="result_5_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_5_V_q1" xd:originalName="result_5_V_q1" xd:direction="in" xd:interfaceRef="result_5_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_6_V_d0" xd:originalName="result_6_V_d0" xd:direction="out" xd:interfaceRef="result_6_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_6_V_q0" xd:originalName="result_6_V_q0" xd:direction="in" xd:interfaceRef="result_6_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_6_V_d1" xd:originalName="result_6_V_d1" xd:direction="out" xd:interfaceRef="result_6_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_6_V_q1" xd:originalName="result_6_V_q1" xd:direction="in" xd:interfaceRef="result_6_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_7_V_d0" xd:originalName="result_7_V_d0" xd:direction="out" xd:interfaceRef="result_7_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_7_V_q0" xd:originalName="result_7_V_q0" xd:direction="in" xd:interfaceRef="result_7_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_7_V_d1" xd:originalName="result_7_V_d1" xd:direction="out" xd:interfaceRef="result_7_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_7_V_q1" xd:originalName="result_7_V_q1" xd:direction="in" xd:interfaceRef="result_7_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_8_V_d0" xd:originalName="result_8_V_d0" xd:direction="out" xd:interfaceRef="result_8_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_8_V_q0" xd:originalName="result_8_V_q0" xd:direction="in" xd:interfaceRef="result_8_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_8_V_d1" xd:originalName="result_8_V_d1" xd:direction="out" xd:interfaceRef="result_8_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_8_V_q1" xd:originalName="result_8_V_q1" xd:direction="in" xd:interfaceRef="result_8_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_9_V_d0" xd:originalName="result_9_V_d0" xd:direction="out" xd:interfaceRef="result_9_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_9_V_q0" xd:originalName="result_9_V_q0" xd:direction="in" xd:interfaceRef="result_9_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_9_V_d1" xd:originalName="result_9_V_d1" xd:direction="out" xd:interfaceRef="result_9_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_9_V_q1" xd:originalName="result_9_V_q1" xd:direction="in" xd:interfaceRef="result_9_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_10_V_d0" xd:originalName="result_10_V_d0" xd:direction="out" xd:interfaceRef="result_10_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_10_V_q0" xd:originalName="result_10_V_q0" xd:direction="in" xd:interfaceRef="result_10_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_10_V_d1" xd:originalName="result_10_V_d1" xd:direction="out" xd:interfaceRef="result_10_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_10_V_q1" xd:originalName="result_10_V_q1" xd:direction="in" xd:interfaceRef="result_10_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_11_V_d0" xd:originalName="result_11_V_d0" xd:direction="out" xd:interfaceRef="result_11_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_11_V_q0" xd:originalName="result_11_V_q0" xd:direction="in" xd:interfaceRef="result_11_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_11_V_d1" xd:originalName="result_11_V_d1" xd:direction="out" xd:interfaceRef="result_11_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_11_V_q1" xd:originalName="result_11_V_q1" xd:direction="in" xd:interfaceRef="result_11_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_12_V_d0" xd:originalName="result_12_V_d0" xd:direction="out" xd:interfaceRef="result_12_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_12_V_q0" xd:originalName="result_12_V_q0" xd:direction="in" xd:interfaceRef="result_12_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_12_V_d1" xd:originalName="result_12_V_d1" xd:direction="out" xd:interfaceRef="result_12_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_12_V_q1" xd:originalName="result_12_V_q1" xd:direction="in" xd:interfaceRef="result_12_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_13_V_d0" xd:originalName="result_13_V_d0" xd:direction="out" xd:interfaceRef="result_13_V_d0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_13_V_q0" xd:originalName="result_13_V_q0" xd:direction="in" xd:interfaceRef="result_13_V_q0" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_13_V_d1" xd:originalName="result_13_V_d1" xd:direction="out" xd:interfaceRef="result_13_V_d1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:arg xd:name="result_13_V_q1" xd:originalName="result_13_V_q1" xd:direction="in" xd:interfaceRef="result_13_V_q1" xd:busTypeRef="ap_memory" xd:arraySize="56" xd:dataWidth="48"/>
  <xd:latencyEstimates xd:best-case="8458" xd:worst-case="8510" xd:average-case="8458"/>
  <xd:resourceEstimates xd:LUT="11769" xd:FF="8616" xd:BRAM="219" xd:DSP="19"/>
</xd:acceleratorMap>
