// Seed: 2627768336
module module_0 (
    input wor id_0,
    output supply1 id_1,
    output wire id_2,
    input wand module_0,
    input wand id_4,
    input tri id_5,
    input wand id_6,
    input tri0 id_7,
    input tri0 id_8,
    output uwire id_9
);
  wire id_11;
  ;
  assign id_1 = 1 ? -1 : id_6;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd36,
    parameter id_3 = 32'd52
) (
    input uwire id_0,
    input wire _id_1,
    output tri id_2,
    input wor _id_3,
    input uwire id_4,
    input wand id_5,
    input tri0 id_6,
    output tri id_7,
    input wor id_8,
    output supply1 id_9
);
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7,
      id_0,
      id_8,
      id_6,
      id_8,
      id_8,
      id_5,
      id_7
  );
  wire [id_3 : id_1  !=  -1] id_11;
  logic id_12;
  ;
endmodule
