// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// in
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 : Data signal of regs_in_0
//        bit 31~0 - regs_in_0[31:0] (Read/Write)
// 0x14 : reserved
// 0x18 : Data signal of regs_in_1
//        bit 31~0 - regs_in_1[31:0] (Read/Write)
// 0x1c : reserved
// 0x20 : Data signal of regs_in_2
//        bit 31~0 - regs_in_2[31:0] (Read/Write)
// 0x24 : reserved
// 0x28 : Data signal of regs_in_3
//        bit 31~0 - regs_in_3[31:0] (Read/Write)
// 0x2c : reserved
// 0x30 : Data signal of regs_in_4
//        bit 31~0 - regs_in_4[31:0] (Read/Write)
// 0x34 : reserved
// 0x38 : Data signal of min_high
//        bit 31~0 - min_high[31:0] (Read/Write)
// 0x3c : reserved
// 0x40 : Data signal of max_high
//        bit 31~0 - max_high[31:0] (Read/Write)
// 0x44 : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XNORMALIZER_IN_ADDR_AP_CTRL        0x00
#define XNORMALIZER_IN_ADDR_GIE            0x04
#define XNORMALIZER_IN_ADDR_IER            0x08
#define XNORMALIZER_IN_ADDR_ISR            0x0c
#define XNORMALIZER_IN_ADDR_REGS_IN_0_DATA 0x10
#define XNORMALIZER_IN_BITS_REGS_IN_0_DATA 32
#define XNORMALIZER_IN_ADDR_REGS_IN_1_DATA 0x18
#define XNORMALIZER_IN_BITS_REGS_IN_1_DATA 32
#define XNORMALIZER_IN_ADDR_REGS_IN_2_DATA 0x20
#define XNORMALIZER_IN_BITS_REGS_IN_2_DATA 32
#define XNORMALIZER_IN_ADDR_REGS_IN_3_DATA 0x28
#define XNORMALIZER_IN_BITS_REGS_IN_3_DATA 32
#define XNORMALIZER_IN_ADDR_REGS_IN_4_DATA 0x30
#define XNORMALIZER_IN_BITS_REGS_IN_4_DATA 32
#define XNORMALIZER_IN_ADDR_MIN_HIGH_DATA  0x38
#define XNORMALIZER_IN_BITS_MIN_HIGH_DATA  32
#define XNORMALIZER_IN_ADDR_MAX_HIGH_DATA  0x40
#define XNORMALIZER_IN_BITS_MAX_HIGH_DATA  32

