0.7
2020.1
May 27 2020
20:09:33
D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sim_1/new/tb_TimeClock.v,1665554118,verilog,,,,tb_TimeClock,,,,,,,,
D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sim_1/new/tb_TimeClock_Counter.v,1665547453,verilog,,,,tb_TimeClock_Counter,,,,,,,,
D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/BCDtoFND_Decoder.v,1665551545,verilog,,D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/ClockCounter_FND.v,,BCDtoFND_Decoder,,,,,,,,
D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/ClockCounter_FND.v,1665553317,verilog,,D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/Clock_Divider.v,,ClockCounter_FND,,,,,,,,
D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/Clock_Divider.v,1665548860,verilog,,D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/Digit_Divider.v,,Clock_Divider,,,,,,,,
D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/Digit_Divider.v,1665551381,verilog,,D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/FND_DigitDecoder.v,,Digit_Divider,,,,,,,,
D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/FND_DigitDecoder.v,1665548375,verilog,,D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/Mux_2to1.v,,FND_DigitDecoder,,,,,,,,
D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/Mux_2to1.v,1665548778,verilog,,D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/Mux_4to1.v,,Mux_2to1,,,,,,,,
D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/Mux_4to1.v,1665549015,verilog,,D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/TimeClock_Counter.v,,Mux_4to1,,,,,,,,
D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/TimeClock_Counter.v,1665547305,verilog,,D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/Time_Clock.v,,TimeClock_Counter,,,,,,,,
D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sources_1/new/Time_Clock.v,1665555626,verilog,,D:/KIMGYUHAN/project/FPGA/Time_Clock/Time_Clock.srcs/sim_1/new/tb_TimeClock.v,,Time_Clock,,,,,,,,
