#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2427c80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2427e10 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x241a2d0 .functor NOT 1, L_0x24799a0, C4<0>, C4<0>, C4<0>;
L_0x2479080 .functor XOR 2, L_0x2479720, L_0x24797c0, C4<00>, C4<00>;
L_0x2479270 .functor XOR 2, L_0x2479080, L_0x2479860, C4<00>, C4<00>;
v0x2474940_0 .net *"_ivl_10", 1 0, L_0x2479860;  1 drivers
v0x2474a40_0 .net *"_ivl_12", 1 0, L_0x2479270;  1 drivers
v0x2474b20_0 .net *"_ivl_2", 1 0, L_0x2479680;  1 drivers
v0x2474be0_0 .net *"_ivl_4", 1 0, L_0x2479720;  1 drivers
v0x2474cc0_0 .net *"_ivl_6", 1 0, L_0x24797c0;  1 drivers
v0x2474df0_0 .net *"_ivl_8", 1 0, L_0x2479080;  1 drivers
v0x2474ed0_0 .net "a", 0 0, v0x24711b0_0;  1 drivers
v0x2474f70_0 .net "b", 0 0, v0x2471250_0;  1 drivers
v0x2475010_0 .net "c", 0 0, v0x24712f0_0;  1 drivers
v0x24750b0_0 .var "clk", 0 0;
v0x2475150_0 .net "d", 0 0, v0x2471430_0;  1 drivers
v0x24751f0_0 .net "out_pos_dut", 0 0, L_0x24794f0;  1 drivers
v0x2475290_0 .net "out_pos_ref", 0 0, L_0x24767c0;  1 drivers
v0x2475330_0 .net "out_sop_dut", 0 0, L_0x2477e10;  1 drivers
v0x24753d0_0 .net "out_sop_ref", 0 0, L_0x244b960;  1 drivers
v0x2475470_0 .var/2u "stats1", 223 0;
v0x2475510_0 .var/2u "strobe", 0 0;
v0x24755b0_0 .net "tb_match", 0 0, L_0x24799a0;  1 drivers
v0x2475680_0 .net "tb_mismatch", 0 0, L_0x241a2d0;  1 drivers
v0x2475720_0 .net "wavedrom_enable", 0 0, v0x2471700_0;  1 drivers
v0x24757f0_0 .net "wavedrom_title", 511 0, v0x24717a0_0;  1 drivers
L_0x2479680 .concat [ 1 1 0 0], L_0x24767c0, L_0x244b960;
L_0x2479720 .concat [ 1 1 0 0], L_0x24767c0, L_0x244b960;
L_0x24797c0 .concat [ 1 1 0 0], L_0x24794f0, L_0x2477e10;
L_0x2479860 .concat [ 1 1 0 0], L_0x24767c0, L_0x244b960;
L_0x24799a0 .cmp/eeq 2, L_0x2479680, L_0x2479270;
S_0x2427fa0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2427e10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x241a6b0 .functor AND 1, v0x24712f0_0, v0x2471430_0, C4<1>, C4<1>;
L_0x241aa90 .functor NOT 1, v0x24711b0_0, C4<0>, C4<0>, C4<0>;
L_0x241ae70 .functor NOT 1, v0x2471250_0, C4<0>, C4<0>, C4<0>;
L_0x241b0f0 .functor AND 1, L_0x241aa90, L_0x241ae70, C4<1>, C4<1>;
L_0x24328a0 .functor AND 1, L_0x241b0f0, v0x24712f0_0, C4<1>, C4<1>;
L_0x244b960 .functor OR 1, L_0x241a6b0, L_0x24328a0, C4<0>, C4<0>;
L_0x2475c40 .functor NOT 1, v0x2471250_0, C4<0>, C4<0>, C4<0>;
L_0x2475cb0 .functor OR 1, L_0x2475c40, v0x2471430_0, C4<0>, C4<0>;
L_0x2475dc0 .functor AND 1, v0x24712f0_0, L_0x2475cb0, C4<1>, C4<1>;
L_0x2475e80 .functor NOT 1, v0x24711b0_0, C4<0>, C4<0>, C4<0>;
L_0x2475f50 .functor OR 1, L_0x2475e80, v0x2471250_0, C4<0>, C4<0>;
L_0x2475fc0 .functor AND 1, L_0x2475dc0, L_0x2475f50, C4<1>, C4<1>;
L_0x2476140 .functor NOT 1, v0x2471250_0, C4<0>, C4<0>, C4<0>;
L_0x24761b0 .functor OR 1, L_0x2476140, v0x2471430_0, C4<0>, C4<0>;
L_0x24760d0 .functor AND 1, v0x24712f0_0, L_0x24761b0, C4<1>, C4<1>;
L_0x2476340 .functor NOT 1, v0x24711b0_0, C4<0>, C4<0>, C4<0>;
L_0x2476440 .functor OR 1, L_0x2476340, v0x2471430_0, C4<0>, C4<0>;
L_0x2476500 .functor AND 1, L_0x24760d0, L_0x2476440, C4<1>, C4<1>;
L_0x24766b0 .functor XNOR 1, L_0x2475fc0, L_0x2476500, C4<0>, C4<0>;
v0x2419c00_0 .net *"_ivl_0", 0 0, L_0x241a6b0;  1 drivers
v0x241a000_0 .net *"_ivl_12", 0 0, L_0x2475c40;  1 drivers
v0x241a3e0_0 .net *"_ivl_14", 0 0, L_0x2475cb0;  1 drivers
v0x241a7c0_0 .net *"_ivl_16", 0 0, L_0x2475dc0;  1 drivers
v0x241aba0_0 .net *"_ivl_18", 0 0, L_0x2475e80;  1 drivers
v0x241af80_0 .net *"_ivl_2", 0 0, L_0x241aa90;  1 drivers
v0x241b200_0 .net *"_ivl_20", 0 0, L_0x2475f50;  1 drivers
v0x246f720_0 .net *"_ivl_24", 0 0, L_0x2476140;  1 drivers
v0x246f800_0 .net *"_ivl_26", 0 0, L_0x24761b0;  1 drivers
v0x246f8e0_0 .net *"_ivl_28", 0 0, L_0x24760d0;  1 drivers
v0x246f9c0_0 .net *"_ivl_30", 0 0, L_0x2476340;  1 drivers
v0x246faa0_0 .net *"_ivl_32", 0 0, L_0x2476440;  1 drivers
v0x246fb80_0 .net *"_ivl_36", 0 0, L_0x24766b0;  1 drivers
L_0x7f33209fe018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x246fc40_0 .net *"_ivl_38", 0 0, L_0x7f33209fe018;  1 drivers
v0x246fd20_0 .net *"_ivl_4", 0 0, L_0x241ae70;  1 drivers
v0x246fe00_0 .net *"_ivl_6", 0 0, L_0x241b0f0;  1 drivers
v0x246fee0_0 .net *"_ivl_8", 0 0, L_0x24328a0;  1 drivers
v0x246ffc0_0 .net "a", 0 0, v0x24711b0_0;  alias, 1 drivers
v0x2470080_0 .net "b", 0 0, v0x2471250_0;  alias, 1 drivers
v0x2470140_0 .net "c", 0 0, v0x24712f0_0;  alias, 1 drivers
v0x2470200_0 .net "d", 0 0, v0x2471430_0;  alias, 1 drivers
v0x24702c0_0 .net "out_pos", 0 0, L_0x24767c0;  alias, 1 drivers
v0x2470380_0 .net "out_sop", 0 0, L_0x244b960;  alias, 1 drivers
v0x2470440_0 .net "pos0", 0 0, L_0x2475fc0;  1 drivers
v0x2470500_0 .net "pos1", 0 0, L_0x2476500;  1 drivers
L_0x24767c0 .functor MUXZ 1, L_0x7f33209fe018, L_0x2475fc0, L_0x24766b0, C4<>;
S_0x2470680 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2427e10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x24711b0_0 .var "a", 0 0;
v0x2471250_0 .var "b", 0 0;
v0x24712f0_0 .var "c", 0 0;
v0x2471390_0 .net "clk", 0 0, v0x24750b0_0;  1 drivers
v0x2471430_0 .var "d", 0 0;
v0x2471520_0 .var/2u "fail", 0 0;
v0x24715c0_0 .var/2u "fail1", 0 0;
v0x2471660_0 .net "tb_match", 0 0, L_0x24799a0;  alias, 1 drivers
v0x2471700_0 .var "wavedrom_enable", 0 0;
v0x24717a0_0 .var "wavedrom_title", 511 0;
E_0x24265f0/0 .event negedge, v0x2471390_0;
E_0x24265f0/1 .event posedge, v0x2471390_0;
E_0x24265f0 .event/or E_0x24265f0/0, E_0x24265f0/1;
S_0x24709b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2470680;
 .timescale -12 -12;
v0x2470bf0_0 .var/2s "i", 31 0;
E_0x2426490 .event posedge, v0x2471390_0;
S_0x2470cf0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2470680;
 .timescale -12 -12;
v0x2470ef0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2470fd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2470680;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2471980 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2427e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2476970 .functor NOT 1, v0x2471250_0, C4<0>, C4<0>, C4<0>;
L_0x2476b10 .functor AND 1, v0x24711b0_0, L_0x2476970, C4<1>, C4<1>;
L_0x2476bf0 .functor NOT 1, v0x24712f0_0, C4<0>, C4<0>, C4<0>;
L_0x2476d70 .functor AND 1, L_0x2476b10, L_0x2476bf0, C4<1>, C4<1>;
L_0x2476eb0 .functor NOT 1, v0x2471430_0, C4<0>, C4<0>, C4<0>;
L_0x2477030 .functor AND 1, L_0x2476d70, L_0x2476eb0, C4<1>, C4<1>;
L_0x2477180 .functor NOT 1, v0x24711b0_0, C4<0>, C4<0>, C4<0>;
L_0x2477300 .functor AND 1, L_0x2477180, v0x2471250_0, C4<1>, C4<1>;
L_0x2477410 .functor NOT 1, v0x24712f0_0, C4<0>, C4<0>, C4<0>;
L_0x2477480 .functor AND 1, L_0x2477300, L_0x2477410, C4<1>, C4<1>;
L_0x24775f0 .functor NOT 1, v0x2471430_0, C4<0>, C4<0>, C4<0>;
L_0x2477660 .functor AND 1, L_0x2477480, L_0x24775f0, C4<1>, C4<1>;
L_0x2477790 .functor OR 1, L_0x2477030, L_0x2477660, C4<0>, C4<0>;
L_0x24778a0 .functor NOT 1, v0x24711b0_0, C4<0>, C4<0>, C4<0>;
L_0x2477720 .functor NOT 1, v0x2471250_0, C4<0>, C4<0>, C4<0>;
L_0x2477990 .functor AND 1, L_0x24778a0, L_0x2477720, C4<1>, C4<1>;
L_0x2477b30 .functor NOT 1, v0x24712f0_0, C4<0>, C4<0>, C4<0>;
L_0x2477ba0 .functor AND 1, L_0x2477990, L_0x2477b30, C4<1>, C4<1>;
L_0x2477d50 .functor AND 1, L_0x2477ba0, v0x2471430_0, C4<1>, C4<1>;
L_0x2477e10 .functor OR 1, L_0x2477790, L_0x2477d50, C4<0>, C4<0>;
L_0x2478020 .functor NOT 1, v0x24711b0_0, C4<0>, C4<0>, C4<0>;
L_0x2478310 .functor NOT 1, v0x24711b0_0, C4<0>, C4<0>, C4<0>;
L_0x24787f0 .functor NOT 1, v0x2471250_0, C4<0>, C4<0>, C4<0>;
L_0x2478900 .functor NOT 1, v0x24711b0_0, C4<0>, C4<0>, C4<0>;
L_0x2478e60 .functor NOT 1, v0x2471250_0, C4<0>, C4<0>, C4<0>;
L_0x2478f70 .functor NOT 1, v0x24712f0_0, C4<0>, C4<0>, C4<0>;
v0x2471b40_0 .net *"_ivl_0", 0 0, L_0x2476970;  1 drivers
v0x2471c20_0 .net *"_ivl_10", 0 0, L_0x2477030;  1 drivers
v0x2471d00_0 .net *"_ivl_12", 0 0, L_0x2477180;  1 drivers
v0x2471df0_0 .net *"_ivl_14", 0 0, L_0x2477300;  1 drivers
v0x2471ed0_0 .net *"_ivl_16", 0 0, L_0x2477410;  1 drivers
v0x2472000_0 .net *"_ivl_18", 0 0, L_0x2477480;  1 drivers
v0x24720e0_0 .net *"_ivl_2", 0 0, L_0x2476b10;  1 drivers
v0x24721c0_0 .net *"_ivl_20", 0 0, L_0x24775f0;  1 drivers
v0x24722a0_0 .net *"_ivl_22", 0 0, L_0x2477660;  1 drivers
v0x2472410_0 .net *"_ivl_24", 0 0, L_0x2477790;  1 drivers
v0x24724f0_0 .net *"_ivl_26", 0 0, L_0x24778a0;  1 drivers
v0x24725d0_0 .net *"_ivl_28", 0 0, L_0x2477720;  1 drivers
v0x24726b0_0 .net *"_ivl_30", 0 0, L_0x2477990;  1 drivers
v0x2472790_0 .net *"_ivl_32", 0 0, L_0x2477b30;  1 drivers
v0x2472870_0 .net *"_ivl_34", 0 0, L_0x2477ba0;  1 drivers
v0x2472950_0 .net *"_ivl_36", 0 0, L_0x2477d50;  1 drivers
v0x2472a30_0 .net *"_ivl_4", 0 0, L_0x2476bf0;  1 drivers
v0x2472c20_0 .net *"_ivl_40", 0 0, L_0x2477cb0;  1 drivers
v0x2472d00_0 .net *"_ivl_42", 0 0, L_0x2478090;  1 drivers
v0x2472de0_0 .net *"_ivl_44", 0 0, L_0x2478180;  1 drivers
v0x2472ec0_0 .net *"_ivl_46", 0 0, L_0x2478020;  1 drivers
v0x2472fa0_0 .net *"_ivl_48", 0 0, L_0x2478270;  1 drivers
v0x2473080_0 .net *"_ivl_50", 0 0, L_0x24783d0;  1 drivers
v0x2473160_0 .net *"_ivl_52", 0 0, L_0x24784c0;  1 drivers
v0x2473240_0 .net *"_ivl_55", 0 0, L_0x24785f0;  1 drivers
v0x2473320_0 .net *"_ivl_56", 0 0, L_0x2478310;  1 drivers
v0x2473400_0 .net *"_ivl_58", 0 0, L_0x24787f0;  1 drivers
v0x24734e0_0 .net *"_ivl_6", 0 0, L_0x2476d70;  1 drivers
v0x24735c0_0 .net *"_ivl_60", 0 0, L_0x2478860;  1 drivers
v0x24736a0_0 .net *"_ivl_62", 0 0, L_0x2478a60;  1 drivers
v0x2473780_0 .net *"_ivl_64", 0 0, L_0x2478b50;  1 drivers
v0x2473860_0 .net *"_ivl_67", 0 0, L_0x2478ca0;  1 drivers
v0x2473940_0 .net *"_ivl_68", 0 0, L_0x2478900;  1 drivers
v0x2473c30_0 .net *"_ivl_70", 0 0, L_0x2478e60;  1 drivers
v0x2473d10_0 .net *"_ivl_72", 0 0, L_0x2478ed0;  1 drivers
v0x2473df0_0 .net *"_ivl_74", 0 0, L_0x2478f70;  1 drivers
v0x2473ed0_0 .net *"_ivl_76", 0 0, L_0x24791d0;  1 drivers
v0x2473fb0_0 .net *"_ivl_78", 0 0, L_0x2479380;  1 drivers
v0x2474090_0 .net *"_ivl_8", 0 0, L_0x2476eb0;  1 drivers
v0x2474170_0 .net "a", 0 0, v0x24711b0_0;  alias, 1 drivers
v0x2474210_0 .net "b", 0 0, v0x2471250_0;  alias, 1 drivers
v0x2474300_0 .net "c", 0 0, v0x24712f0_0;  alias, 1 drivers
v0x24743f0_0 .net "d", 0 0, v0x2471430_0;  alias, 1 drivers
v0x24744e0_0 .net "out_pos", 0 0, L_0x24794f0;  alias, 1 drivers
v0x24745a0_0 .net "out_sop", 0 0, L_0x2477e10;  alias, 1 drivers
L_0x2477cb0 .arith/sum 1, v0x24711b0_0, v0x2471250_0;
L_0x2478090 .arith/sum 1, L_0x2477cb0, v0x24712f0_0;
L_0x2478180 .arith/sum 1, L_0x2478090, v0x2471430_0;
L_0x2478270 .arith/sum 1, L_0x2478020, v0x2471250_0;
L_0x24783d0 .arith/sum 1, L_0x2478270, v0x24712f0_0;
L_0x24784c0 .arith/sum 1, L_0x24783d0, v0x2471430_0;
L_0x24785f0 .arith/mult 1, L_0x2478180, L_0x24784c0;
L_0x2478860 .arith/sum 1, L_0x2478310, L_0x24787f0;
L_0x2478a60 .arith/sum 1, L_0x2478860, v0x24712f0_0;
L_0x2478b50 .arith/sum 1, L_0x2478a60, v0x2471430_0;
L_0x2478ca0 .arith/mult 1, L_0x24785f0, L_0x2478b50;
L_0x2478ed0 .arith/sum 1, L_0x2478900, L_0x2478e60;
L_0x24791d0 .arith/sum 1, L_0x2478ed0, L_0x2478f70;
L_0x2479380 .arith/sum 1, L_0x24791d0, v0x2471430_0;
L_0x24794f0 .arith/mult 1, L_0x2478ca0, L_0x2479380;
S_0x2474720 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2427e10;
 .timescale -12 -12;
E_0x240f9f0 .event anyedge, v0x2475510_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2475510_0;
    %nor/r;
    %assign/vec4 v0x2475510_0, 0;
    %wait E_0x240f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2470680;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2471520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24715c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2470680;
T_4 ;
    %wait E_0x24265f0;
    %load/vec4 v0x2471660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2471520_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2470680;
T_5 ;
    %wait E_0x2426490;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2471430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24712f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2471250_0, 0;
    %assign/vec4 v0x24711b0_0, 0;
    %wait E_0x2426490;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2471430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24712f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2471250_0, 0;
    %assign/vec4 v0x24711b0_0, 0;
    %wait E_0x2426490;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2471430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24712f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2471250_0, 0;
    %assign/vec4 v0x24711b0_0, 0;
    %wait E_0x2426490;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2471430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24712f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2471250_0, 0;
    %assign/vec4 v0x24711b0_0, 0;
    %wait E_0x2426490;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2471430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24712f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2471250_0, 0;
    %assign/vec4 v0x24711b0_0, 0;
    %wait E_0x2426490;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2471430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24712f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2471250_0, 0;
    %assign/vec4 v0x24711b0_0, 0;
    %wait E_0x2426490;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2471430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24712f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2471250_0, 0;
    %assign/vec4 v0x24711b0_0, 0;
    %wait E_0x2426490;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2471430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24712f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2471250_0, 0;
    %assign/vec4 v0x24711b0_0, 0;
    %wait E_0x2426490;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2471430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24712f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2471250_0, 0;
    %assign/vec4 v0x24711b0_0, 0;
    %wait E_0x2426490;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2471430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24712f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2471250_0, 0;
    %assign/vec4 v0x24711b0_0, 0;
    %wait E_0x2426490;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2471430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24712f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2471250_0, 0;
    %assign/vec4 v0x24711b0_0, 0;
    %wait E_0x2426490;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2471430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24712f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2471250_0, 0;
    %assign/vec4 v0x24711b0_0, 0;
    %wait E_0x2426490;
    %load/vec4 v0x2471520_0;
    %store/vec4 v0x24715c0_0, 0, 1;
    %fork t_1, S_0x24709b0;
    %jmp t_0;
    .scope S_0x24709b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2470bf0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2470bf0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2426490;
    %load/vec4 v0x2470bf0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2471430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24712f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2471250_0, 0;
    %assign/vec4 v0x24711b0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2470bf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2470bf0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2470680;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24265f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2471430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24712f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2471250_0, 0;
    %assign/vec4 v0x24711b0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2471520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x24715c0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2427e10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24750b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2475510_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2427e10;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x24750b0_0;
    %inv;
    %store/vec4 v0x24750b0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2427e10;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2471390_0, v0x2475680_0, v0x2474ed0_0, v0x2474f70_0, v0x2475010_0, v0x2475150_0, v0x24753d0_0, v0x2475330_0, v0x2475290_0, v0x24751f0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2427e10;
T_9 ;
    %load/vec4 v0x2475470_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2475470_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2475470_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2475470_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2475470_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2475470_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2475470_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2475470_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2475470_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2475470_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2427e10;
T_10 ;
    %wait E_0x24265f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2475470_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2475470_0, 4, 32;
    %load/vec4 v0x24755b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2475470_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2475470_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2475470_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2475470_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x24753d0_0;
    %load/vec4 v0x24753d0_0;
    %load/vec4 v0x2475330_0;
    %xor;
    %load/vec4 v0x24753d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2475470_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2475470_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2475470_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2475470_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2475290_0;
    %load/vec4 v0x2475290_0;
    %load/vec4 v0x24751f0_0;
    %xor;
    %load/vec4 v0x2475290_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2475470_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2475470_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2475470_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2475470_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/ece241_2013_q2/iter0/response17/top_module.sv";
