

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-950314f1bac5b2685aa0ec2650328d5e83f8b1af_modified_158.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   20 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    4 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_pascal_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         2 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                    24 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   61 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,4,4,4,0,0,4,4,8 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    6 # Major compute capability version number
-gpgpu_compute_capability_minor                    1 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1417.0:1417.0:1417.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1417000000.000000:1417000000.000000:1417000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070571630205:0.00000000070571630205:0.00000000070571630205:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
69d1ad31e41c30a90009bc7e63efa62c  /home/aman/gpu-rodinia/cuda/hotspot/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/aman/gpu-rodinia/cuda/hotspot/a.out
self exe links to: /home/aman/gpu-rodinia/cuda/hotspot/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/aman/gpu-rodinia/cuda/hotspot/a.out
Running md5sum using "md5sum /home/aman/gpu-rodinia/cuda/hotspot/a.out "
self exe links to: /home/aman/gpu-rodinia/cuda/hotspot/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x55acea64e250, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14calculate_tempiPfS_S_iiiiffffffE12temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14calculate_tempiPfS_S_iiiiffffffE13power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14calculate_tempiPfS_S_iiiiffffffE6temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=32, lmem=0, smem=3072, cmem=412
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
Start computing the transient temperature
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffca52d22ac..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffca52d22a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffca52d2298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffca52d2290..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffca52d22a8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffca52d228c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffca52d2370..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffca52d2378..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffca52d2288..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffca52d2284..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffca52d2280..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffca52d227c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffca52d2278..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffca52d2274..

GPGPU-Sim PTX: cudaLaunch for 0x0x55acea64e250 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x160 (a.1.sm_52.ptx:92) @!%p9 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (a.1.sm_52.ptx:107) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (a.1.sm_52.ptx:93) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (a.1.sm_52.ptx:96) cvta.to.global.u64 %rd4, %rd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x248 (a.1.sm_52.ptx:125) @%p12 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x540 (a.1.sm_52.ptx:234) and.b16 %rs7, %rs9, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3d8 (a.1.sm_52.ptx:178) @!%p21 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e8 (a.1.sm_52.ptx:217) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3e0 (a.1.sm_52.ptx:179) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (a.1.sm_52.ptx:182) setp.gt.s32%p22, %r3, %r20;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x410 (a.1.sm_52.ptx:187) @%p26 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e8 (a.1.sm_52.ptx:217) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4f8 (a.1.sm_52.ptx:219) @%p27 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x540 (a.1.sm_52.ptx:234) and.b16 %rs7, %rs9, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x508 (a.1.sm_52.ptx:222) @%p28 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x520 (a.1.sm_52.ptx:228) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x538 (a.1.sm_52.ptx:231) @%p29 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x540 (a.1.sm_52.ptx:234) and.b16 %rs7, %rs9, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x550 (a.1.sm_52.ptx:236) @%p30 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x580 (a.1.sm_52.ptx:245) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (43,43,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 37016
gpu_sim_insn = 89989280
gpu_ipc =    2431.0913
gpu_tot_sim_cycle = 37016
gpu_tot_sim_insn = 89989280
gpu_tot_ipc =    2431.0913
gpu_tot_issued_cta = 1849
gpu_occupancy = 94.5158% 
gpu_tot_occupancy = 94.5158% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.8418
partiton_level_parallism_total  =       5.8418
partiton_level_parallism_util =       6.9115
partiton_level_parallism_util_total  =       6.9115
L2_BW  =     264.8905 GB/Sec
L2_BW_total  =     264.8905 GB/Sec
gpu_total_sim_rate=703041

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1849, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1746, 2079, 2083, 2095, 2093, 2083, 2080, 1781, 1742, 2094, 2085, 2095, 2086, 2005, 2010, 1736, 1587, 1855, 1845, 1861, 1862, 1848, 1845, 1579, 1581, 1857, 1853, 1861, 1865, 1852, 1850, 1581, 1582, 1859, 1857, 1867, 1852, 1839, 1855, 1580, 1581, 1859, 1855, 1856, 1858, 1845, 1851, 1578, 1582, 1845, 1851, 1854, 1854, 1857, 1851, 1581, 1590, 1860, 1852, 1864, 1859, 1854, 1852, 1587, 
gpgpu_n_tot_thrd_icount = 100646144
gpgpu_n_tot_w_icount = 3145192
gpgpu_n_stall_shd_mem = 175992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 172720
gpgpu_n_mem_write_global = 43520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 924800
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 6218896
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6153472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 175992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:400321	W0_Idle:17869	W0_Scoreboard:147123	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2352	W10:0	W11:0	W12:0	W13:2352	W14:96432	W15:0	W16:7936	W17:0	W18:7168	W19:0	W20:3400	W21:0	W22:0	W23:0	W24:436856	W25:0	W26:7168	W27:0	W28:400832	W29:0	W30:0	W31:0	W32:2180696
single_issue_nums: WS0:688677	WS1:737159	WS2:737471	WS3:688683	
dual_issue_nums: WS0:34814	WS1:38566	WS2:38410	WS3:34811	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1381760 {8:172720,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1740800 {40:43520,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6908800 {40:172720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 348160 {8:43520,}
maxmflatency = 422 
max_icnt2mem_latency = 241 
maxmrqlatency = 85 
max_icnt2sh_latency = 51 
averagemflatency = 151 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 8 
mrq_lat_table:10308 	156 	195 	415 	653 	57 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	209570 	6670 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	79997 	111885 	14479 	3309 	4738 	1832 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	141988 	67999 	5960 	293 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8        20        40        36        20        36        20        28        28        28        16        48        16        48        12        40 
dram[1]:        36        48        28        20        26        36        16        16        24        28        32        44        24        28        20        16 
dram[2]:        20        24        36         9        12        28        24        25        27        12        16        32        20        32        28        32 
dram[3]:        25        24        28        20        24        28        36        32        16        36        20        23        24        12        36        34 
dram[4]:        17        24        12        15         4        40        16        21        16        12        15        20        44        12        12        12 
dram[5]:        20        16         8        13        32        32        24        12        24        20        24        16        24        25         8        44 
dram[6]:        20        24        24        16        24        20        20        20        20        48        20         8        37        28        24        48 
dram[7]:        24        12        24         6        28        28        28        12        24        24        20        16        20        12        24        16 
dram[8]:         8         4         8         4        32        56        27        18        12        20         4        12        28        28        56        51 
dram[9]:        24        32        16        20        28        16        20        24        40        24        16        20        21        16        40        12 
dram[10]:        28        36        12        24        16        32        20        51        40        40        25        28        24        44        48        24 
dram[11]:         4        20        39        12        24        28        28        28        28        44        20        24        20        28        24        16 
maximum service time to same row:
dram[0]:     16662     15644     14392     17067     17669     17706     19827     17591     17478     17159     20090     20090     21290     24099     22671     22421 
dram[1]:     15741     16280     17888     17073     19186     18193     27947     27917     21333     18902     23060     23301     24099     24341     22116     22419 
dram[2]:     17035     16693     17164     17226     18098     19492     28147     21747     21804     21999     20007     20393     24256     20281     25227     22063 
dram[3]:     15281     13853     18202     17969     20215     19097     19778     20069     18067     18327     20507     20896     21392     21528     22553     22198 
dram[4]:     16387     16335     16980     16625     27518     18244     27714     27986     22323     22653     23251     22695     24169     25009     24803     21838 
dram[5]:     15421     15864     18560     18016     18999     18572     27557     17704     29585     21219     23527     22907     20750     21249     22584     23017 
dram[6]:     16168     15945     25104     18013     15523     18399     19662     19941     22220     22097     19903     20504     20830     21286     21872     21916 
dram[7]:     23722     23857     16781     17825     19047     17756     20120     17588     18565     18155     22024     22525     25496     24481     22360     22358 
dram[8]:     17244     28322     18002     25796     18104     18206     20973     16929     20815     20565     22633     22826     24252     24291     21604     11745 
dram[9]:     23666     16861     16912     17116     19360     18547     20897     17059     19241     18953     23144     23310     20590     20747     25818     21587 
dram[10]:     12025     11921     16718     17515     15356     20069     20327     20270     19216     18143     22347     22692     21316     21481     21874     23015 
dram[11]:     13242     24500     17790     18165     18509     19082     17673     17286     29794     18958     22347     22483     20859     20264     23242     23038 
average row accesses per activate:
dram[0]:  6.000000 10.600000  9.888889 15.666667 11.166667 21.250000 14.500000 11.857142 15.400000 14.000000  9.142858 16.200001  7.428571 13.714286 12.750000 18.600000 
dram[1]: 17.250000 21.666666 15.200000  9.666667 10.800000 26.000000 12.000000 16.000000 29.333334 23.000000 10.875000 18.600000 14.250000 12.500000  7.600000 13.500000 
dram[2]: 10.000000 17.500000 16.400000 10.571428  9.666667 13.250000 15.333333  8.285714 10.500000 13.333333  7.333333 10.000000 10.333333 12.600000  8.166667 10.500000 
dram[3]: 11.428572  9.500000 12.000000 14.250000  8.250000 14.250000 15.666667 19.000000 14.833333 18.000000  6.875000  7.666667  8.000000 13.000000  8.555555 13.571428 
dram[4]:  7.666667 10.166667  7.600000  7.000000 24.000000 15.250000 11.000000 10.000000 22.666666  9.250000  5.250000 12.200000 16.666666  6.750000 13.000000 15.000000 
dram[5]: 14.000000  6.250000  5.166667  4.333333 29.333334 15.250000 21.666666 14.666667 22.000000 17.333334 10.250000 11.000000 19.250000  7.555555 14.250000 12.142858 
dram[6]: 14.250000 18.000000 11.333333  6.500000 13.400000 17.750000 17.250000 16.000000 24.000000 17.250000  9.400000  6.500000 12.857142 12.800000 10.166667 15.600000 
dram[7]: 14.000000  8.666667 17.333334  5.800000 17.333334 16.250000 17.333334 14.000000 15.600000  9.714286  9.750000 15.000000  9.250000  4.555555 14.200000 19.250000 
dram[8]:  5.750000  2.500000  4.250000  5.000000 28.000000 24.000000 12.285714 10.000000 13.333333 20.000000  4.333333  8.000000  6.800000  9.000000  9.727273 10.076923 
dram[9]: 13.666667 15.500000 11.666667  8.500000 16.750000 12.750000 25.333334 20.000000 21.000000 12.200000 14.000000 18.500000 10.333333 10.000000 14.333333  9.250000 
dram[10]: 14.000000 13.400000  7.000000  8.500000  8.200000 13.250000 10.000000 17.666666 17.200001 29.000000 10.666667 10.100000 11.800000 11.200000 16.333334 10.125000 
dram[11]:  3.750000  9.333333  7.300000 14.666667 17.250000 15.000000 18.000000  7.888889 28.000000 22.000000  8.625000  7.833333  9.625000 15.800000 11.125000 10.833333 
average row locality = 11789/965 = 12.216580
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        48        84        92        64        84        56        80        76        68        56        80        44        88        44        88 
dram[1]:        68        60        72        56        52        76        24        32        88        92        84        92        52        44        36        52 
dram[2]:        48        68        80        72        56        52        44        56        80        40        40        64        60        60        40        40 
dram[3]:        76        56        56        56        32        56        92        92        88        88        48        64        36        76        68        84 
dram[4]:        40        56        36        40        48        60        32        48        68        36        36        56        96        24        36        56 
dram[5]:        40        24        28        24        88        60        64        44        44        52        36        32        76        60        56        76 
dram[6]:        52        68        32        24        64        68        68        48        72        68        44        24        84        56        52        76 
dram[7]:        40        24        52        28        52        64        52        56        76        64        36        52        32        36        64        72 
dram[8]:        20         4        16         8        84        92        84        84        40        60        12        24        56        60       100       116 
dram[9]:        40        60        32        32        64        48        76        80        84        60        52        68        60        60        80        32 
dram[10]:        68        64        40        64        40        52        96       104        84       116        60        96        56        52        92        72 
dram[11]:        12        24        68        44        68        72        72        64        56        88        64        44        72        76        84        60 
total dram reads = 11204
bank skew: 116/4 = 29.00
chip skew: 1156/768 = 1.51
number of total write accesses:
dram[0]:        16        20        20         8        12         4         8        12         4         8        32         4        32        32        28        20 
dram[1]:         4        20        16         8         8         8         0         0         0         0        12         4        20        24         8         8 
dram[2]:         8         8         8         8         8         4         8         8        16         0        16        24         8        12        36         8 
dram[3]:        16         4        16         4         4         4         8        12         4         8        28        20        16         8        36        44 
dram[4]:        24        20         8         8         0         4         4         8         0         4        24        20        16        12        12        16 
dram[5]:         8         4        12         8         0         4         4         0         0         0        20         4         4        32         4        36 
dram[6]:        20        16         8         8        12        12         4         0         0         4        12         8        24        32        36         8 
dram[7]:         8         8         0         4         0         4         0         0         8        16        12        32        20        20        28        20 
dram[8]:        12         4         4         8         0        16         8        24         0         0         4         0        48        12        28        60 
dram[9]:         4         8        12         8        12        12         0         0         0         4        16        24         8        40        24        20 
dram[10]:         8        12         8        16         4         4        16         8         8         0        16        20        12        16        24        36 
dram[11]:        12        16        20         0         4        12         0        28         0         0        20        12        20        12        20        20 
total dram writes = 2340
min_bank_accesses = 0!
chip skew: 260/140 = 1.86
average mf latency per bank:
dram[0]:       4068      2626      1951      1493      2289      1827      2840      1733      2113      2330      2134      1946      2160      1502      1891      1756
dram[1]:       2662      2210      1894      2860      2394      2166      7256      5339      2308      2004      1521      1787      2551      2621      3003      2200
dram[2]:       2786      2244      2230      2444      2508      3338      4198      3172      2008      4212      3025      1873      2376      2280      2140      3538
dram[3]:       1759      2485      2548      3080      4516      2738      1906      1770      1933      2039      2238      2091      3114      2151      1458      1381
dram[4]:       2374      2573      3519      4018      3274      2767      5221      3557      2353      3981      2540      2245      1465      4081      2930      2194
dram[5]:       3191      6808      3774      5152      1934      2504      3327      4497      3349      3179      2789      4357      1985      1868      2819      1517
dram[6]:       2237      2158      4591      5478      2085      1642      2513      4092      2638      2313      2573      5093      1795      1778      2000      1741
dram[7]:       3481      4764      3086      5000      3421      2629      3247      3638      2398      2160      3589      2185      2738      2485      1945      1992
dram[8]:       5879     18087      7250      9124      2358      1642      2005      1781      4481      2916      8171      6389      1480      2323      1387       964
dram[9]:       4006      2534      3525      4848      2393      2722      2168      2675      1835      2649      2600      1875      2245      1703      1659      2739
dram[10]:       2432      2229      4032      2261      3576      3403      1913      1759      1921      1665      2441      1592      2343      2264      1639      1614
dram[11]:       5574      3437      1798      3298      2190      2081      2246      2033      2871      2470      2062      2874      1628      1831      1612      2284
maximum mf latency per bank:
dram[0]:        285       362       379       393       279       277       344       356       281       282       278       299       287       288       274       276
dram[1]:        359       281       372       360       305       343       350       352       280       279       307       299       281       270       281       276
dram[2]:        289       371       422       391       315       315       357       385       308       277       280       280       276       272       280       285
dram[3]:        310       314       314       388       274       273       344       294       317       271       278       277       281       297       271       290
dram[4]:        267       325       354       356       328       317       342       344       289       278       308       278       283       277       276       280
dram[5]:        339       280       345       356       317       310       342       359       276       277       270       268       274       311       272       278
dram[6]:        310       272       348       350       282       283       311       358       270       278       277       279       309       279       276       269
dram[7]:        319       319       335       352       286       319       343       372       276       275       270       271       274       279       275       282
dram[8]:        353       313       363       337       276       277       346       331       281       295       267       278       314       314       312       278
dram[9]:        282       307       353       376       282       311       355       369       297       276       280       299       304       274       272       299
dram[10]:        291       302       413       354       285       303       314       365       273       274       324       301       269       274       272       291
dram[11]:        272       316       401       348       319       317       348       297       277       277       298       282       277       276       285       312
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=65306 n_nop=63781 n_act=105 n_pre=89 n_ref_event=0 n_req=1137 n_rd=1072 n_rd_L2_A=0 n_write=0 n_wr_bk=260 bw_util=0.04079
n_activity=12723 dram_eff=0.2094
bk0: 20a 65044i bk1: 48a 65030i bk2: 84a 64749i bk3: 92a 64967i bk4: 64a 64979i bk5: 84a 65021i bk6: 56a 64969i bk7: 80a 64879i bk8: 76a 64967i bk9: 68a 64990i bk10: 56a 64785i bk11: 80a 64920i bk12: 44a 64863i bk13: 88a 64632i bk14: 44a 64859i bk15: 88a 64886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920844
Row_Buffer_Locality_read = 0.944963
Row_Buffer_Locality_write = 0.523077
Bank_Level_Parallism = 1.236577
Bank_Level_Parallism_Col = 1.192356
Bank_Level_Parallism_Ready = 1.032258
write_to_read_ratio_blp_rw_average = 0.310123
GrpLevelPara = 1.166805 

BW Util details:
bwutil = 0.040793 
total_CMD = 65306 
util_bw = 2664 
Wasted_Col = 2981 
Wasted_Row = 1016 
Idle = 58645 

BW Util Bottlenecks: 
RCDc_limit = 1098 
RCDWRc_limit = 230 
WTRc_limit = 535 
RTWc_limit = 653 
CCDLc_limit = 1092 
rwq = 0 
CCDLc_limit_alone = 1039 
WTRc_limit_alone = 521 
RTWc_limit_alone = 614 

Commands details: 
total_CMD = 65306 
n_nop = 63781 
Read = 1072 
Write = 0 
L2_Alloc = 0 
L2_WB = 260 
n_act = 105 
n_pre = 89 
n_ref = 0 
n_req = 1137 
total_req = 1332 

Dual Bus Interface Util: 
issued_total_row = 194 
issued_total_col = 1332 
Row_Bus_Util =  0.002971 
CoL_Bus_Util = 0.020396 
Either_Row_CoL_Bus_Util = 0.023352 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000656 
queue_avg = 0.050838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0508376
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=65306 n_nop=64048 n_act=77 n_pre=61 n_ref_event=0 n_req=1015 n_rd=980 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.0343
n_activity=11264 dram_eff=0.1989
bk0: 68a 65078i bk1: 60a 65040i bk2: 72a 65004i bk3: 56a 64963i bk4: 52a 65035i bk5: 76a 65038i bk6: 24a 65233i bk7: 32a 65233i bk8: 88a 65088i bk9: 92a 65035i bk10: 84a 64903i bk11: 92a 65014i bk12: 52a 65026i bk13: 44a 65035i bk14: 36a 65052i bk15: 52a 65063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933990
Row_Buffer_Locality_read = 0.952041
Row_Buffer_Locality_write = 0.428571
Bank_Level_Parallism = 1.134563
Bank_Level_Parallism_Col = 1.090103
Bank_Level_Parallism_Ready = 1.015165
write_to_read_ratio_blp_rw_average = 0.219394
GrpLevelPara = 1.064359 

BW Util details:
bwutil = 0.034300 
total_CMD = 65306 
util_bw = 2240 
Wasted_Col = 2052 
Wasted_Row = 796 
Idle = 60218 

BW Util Bottlenecks: 
RCDc_limit = 848 
RCDWRc_limit = 176 
WTRc_limit = 233 
RTWc_limit = 228 
CCDLc_limit = 867 
rwq = 0 
CCDLc_limit_alone = 831 
WTRc_limit_alone = 209 
RTWc_limit_alone = 216 

Commands details: 
total_CMD = 65306 
n_nop = 64048 
Read = 980 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 77 
n_pre = 61 
n_ref = 0 
n_req = 1015 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 138 
issued_total_col = 1120 
Row_Bus_Util =  0.002113 
CoL_Bus_Util = 0.017150 
Either_Row_CoL_Bus_Util = 0.019263 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.040961
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=65306 n_nop=64050 n_act=96 n_pre=80 n_ref_event=0 n_req=945 n_rd=900 n_rd_L2_A=0 n_write=0 n_wr_bk=180 bw_util=0.03308
n_activity=10743 dram_eff=0.2011
bk0: 48a 65061i bk1: 68a 65055i bk2: 80a 64995i bk3: 72a 64883i bk4: 56a 65030i bk5: 52a 65109i bk6: 44a 65117i bk7: 56a 65029i bk8: 80a 64782i bk9: 40a 65170i bk10: 40a 64971i bk11: 64a 64815i bk12: 60a 64961i bk13: 60a 64987i bk14: 40a 64863i bk15: 40a 65091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908995
Row_Buffer_Locality_read = 0.936667
Row_Buffer_Locality_write = 0.355556
Bank_Level_Parallism = 1.210417
Bank_Level_Parallism_Col = 1.144569
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 0.246406
GrpLevelPara = 1.116081 

BW Util details:
bwutil = 0.033075 
total_CMD = 65306 
util_bw = 2160 
Wasted_Col = 2320 
Wasted_Row = 916 
Idle = 59910 

BW Util Bottlenecks: 
RCDc_limit = 972 
RCDWRc_limit = 244 
WTRc_limit = 357 
RTWc_limit = 329 
CCDLc_limit = 881 
rwq = 0 
CCDLc_limit_alone = 836 
WTRc_limit_alone = 328 
RTWc_limit_alone = 313 

Commands details: 
total_CMD = 65306 
n_nop = 64050 
Read = 900 
Write = 0 
L2_Alloc = 0 
L2_WB = 180 
n_act = 96 
n_pre = 80 
n_ref = 0 
n_req = 945 
total_req = 1080 

Dual Bus Interface Util: 
issued_total_row = 176 
issued_total_col = 1080 
Row_Bus_Util =  0.002695 
CoL_Bus_Util = 0.016538 
Either_Row_CoL_Bus_Util = 0.019233 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0438551
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=65306 n_nop=63811 n_act=106 n_pre=90 n_ref_event=0 n_req=1126 n_rd=1068 n_rd_L2_A=0 n_write=0 n_wr_bk=232 bw_util=0.03981
n_activity=13074 dram_eff=0.1989
bk0: 76a 64891i bk1: 56a 65029i bk2: 56a 64988i bk3: 56a 65072i bk4: 32a 65108i bk5: 56a 65124i bk6: 92a 64918i bk7: 92a 64948i bk8: 88a 64909i bk9: 88a 64952i bk10: 48a 64894i bk11: 64a 64906i bk12: 36a 64951i bk13: 76a 64878i bk14: 68a 64706i bk15: 84a 64644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914742
Row_Buffer_Locality_read = 0.942884
Row_Buffer_Locality_write = 0.396552
Bank_Level_Parallism = 1.173584
Bank_Level_Parallism_Col = 1.131148
Bank_Level_Parallism_Ready = 1.025287
write_to_read_ratio_blp_rw_average = 0.282521
GrpLevelPara = 1.113477 

BW Util details:
bwutil = 0.039813 
total_CMD = 65306 
util_bw = 2600 
Wasted_Col = 2927 
Wasted_Row = 1133 
Idle = 58646 

BW Util Bottlenecks: 
RCDc_limit = 1082 
RCDWRc_limit = 280 
WTRc_limit = 446 
RTWc_limit = 504 
CCDLc_limit = 1091 
rwq = 0 
CCDLc_limit_alone = 1039 
WTRc_limit_alone = 406 
RTWc_limit_alone = 492 

Commands details: 
total_CMD = 65306 
n_nop = 63811 
Read = 1068 
Write = 0 
L2_Alloc = 0 
L2_WB = 232 
n_act = 106 
n_pre = 90 
n_ref = 0 
n_req = 1126 
total_req = 1300 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 1300 
Row_Bus_Util =  0.003001 
CoL_Bus_Util = 0.019906 
Either_Row_CoL_Bus_Util = 0.022892 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000669 
queue_avg = 0.062735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0627354
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=65306 n_nop=64212 n_act=81 n_pre=65 n_ref_event=0 n_req=813 n_rd=768 n_rd_L2_A=0 n_write=0 n_wr_bk=180 bw_util=0.02903
n_activity=9682 dram_eff=0.1958
bk0: 40a 64954i bk1: 56a 65023i bk2: 36a 65079i bk3: 40a 65052i bk4: 48a 65162i bk5: 60a 65085i bk6: 32a 65117i bk7: 48a 64955i bk8: 68a 65096i bk9: 36a 65103i bk10: 36a 64808i bk11: 56a 64942i bk12: 96a 64845i bk13: 24a 65091i bk14: 36a 65112i bk15: 56a 65007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908979
Row_Buffer_Locality_read = 0.934896
Row_Buffer_Locality_write = 0.466667
Bank_Level_Parallism = 1.161370
Bank_Level_Parallism_Col = 1.111362
Bank_Level_Parallism_Ready = 1.018947
write_to_read_ratio_blp_rw_average = 0.297669
GrpLevelPara = 1.091909 

BW Util details:
bwutil = 0.029033 
total_CMD = 65306 
util_bw = 1896 
Wasted_Col = 2275 
Wasted_Row = 826 
Idle = 60309 

BW Util Bottlenecks: 
RCDc_limit = 867 
RCDWRc_limit = 197 
WTRc_limit = 309 
RTWc_limit = 386 
CCDLc_limit = 847 
rwq = 0 
CCDLc_limit_alone = 820 
WTRc_limit_alone = 297 
RTWc_limit_alone = 371 

Commands details: 
total_CMD = 65306 
n_nop = 64212 
Read = 768 
Write = 0 
L2_Alloc = 0 
L2_WB = 180 
n_act = 81 
n_pre = 65 
n_ref = 0 
n_req = 813 
total_req = 948 

Dual Bus Interface Util: 
issued_total_row = 146 
issued_total_col = 948 
Row_Bus_Util =  0.002236 
CoL_Bus_Util = 0.014516 
Either_Row_CoL_Bus_Util = 0.016752 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0462285
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=65306 n_nop=64224 n_act=77 n_pre=61 n_ref_event=0 n_req=839 n_rd=804 n_rd_L2_A=0 n_write=0 n_wr_bk=140 bw_util=0.02891
n_activity=9940 dram_eff=0.1899
bk0: 40a 65098i bk1: 24a 65155i bk2: 28a 64970i bk3: 24a 65087i bk4: 88a 65079i bk5: 60a 65092i bk6: 64a 65108i bk7: 44a 65141i bk8: 44a 65170i bk9: 52a 65150i bk10: 36a 65054i bk11: 32a 65180i bk12: 76a 65077i bk13: 60a 64760i bk14: 56a 65027i bk15: 76a 64737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918951
Row_Buffer_Locality_read = 0.937811
Row_Buffer_Locality_write = 0.485714
Bank_Level_Parallism = 1.119512
Bank_Level_Parallism_Col = 1.090964
Bank_Level_Parallism_Ready = 1.015890
write_to_read_ratio_blp_rw_average = 0.244845
GrpLevelPara = 1.074591 

BW Util details:
bwutil = 0.028910 
total_CMD = 65306 
util_bw = 1888 
Wasted_Col = 2043 
Wasted_Row = 875 
Idle = 60500 

BW Util Bottlenecks: 
RCDc_limit = 912 
RCDWRc_limit = 145 
WTRc_limit = 115 
RTWc_limit = 243 
CCDLc_limit = 817 
rwq = 0 
CCDLc_limit_alone = 802 
WTRc_limit_alone = 108 
RTWc_limit_alone = 235 

Commands details: 
total_CMD = 65306 
n_nop = 64224 
Read = 804 
Write = 0 
L2_Alloc = 0 
L2_WB = 140 
n_act = 77 
n_pre = 61 
n_ref = 0 
n_req = 839 
total_req = 944 

Dual Bus Interface Util: 
issued_total_row = 138 
issued_total_col = 944 
Row_Bus_Util =  0.002113 
CoL_Bus_Util = 0.014455 
Either_Row_CoL_Bus_Util = 0.016568 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0422932
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=65306 n_nop=64060 n_act=79 n_pre=63 n_ref_event=0 n_req=951 n_rd=900 n_rd_L2_A=0 n_write=0 n_wr_bk=204 bw_util=0.03381
n_activity=11137 dram_eff=0.1983
bk0: 52a 65021i bk1: 68a 65019i bk2: 32a 65104i bk3: 24a 65106i bk4: 64a 65031i bk5: 68a 65027i bk6: 68a 65050i bk7: 48a 65155i bk8: 72a 65111i bk9: 68a 65077i bk10: 44a 65097i bk11: 24a 65117i bk12: 84a 64847i bk13: 56a 64876i bk14: 52a 64726i bk15: 76a 64978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926393
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = 0.607843
Bank_Level_Parallism = 1.144123
Bank_Level_Parallism_Col = 1.115595
Bank_Level_Parallism_Ready = 1.014467
write_to_read_ratio_blp_rw_average = 0.303762
GrpLevelPara = 1.100495 

BW Util details:
bwutil = 0.033810 
total_CMD = 65306 
util_bw = 2208 
Wasted_Col = 2367 
Wasted_Row = 816 
Idle = 59915 

BW Util Bottlenecks: 
RCDc_limit = 910 
RCDWRc_limit = 157 
WTRc_limit = 230 
RTWc_limit = 424 
CCDLc_limit = 938 
rwq = 0 
CCDLc_limit_alone = 905 
WTRc_limit_alone = 215 
RTWc_limit_alone = 406 

Commands details: 
total_CMD = 65306 
n_nop = 64060 
Read = 900 
Write = 0 
L2_Alloc = 0 
L2_WB = 204 
n_act = 79 
n_pre = 63 
n_ref = 0 
n_req = 951 
total_req = 1104 

Dual Bus Interface Util: 
issued_total_row = 142 
issued_total_col = 1104 
Row_Bus_Util =  0.002174 
CoL_Bus_Util = 0.016905 
Either_Row_CoL_Bus_Util = 0.019079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.038833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0388326
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=65306 n_nop=64180 n_act=81 n_pre=65 n_ref_event=0 n_req=845 n_rd=800 n_rd_L2_A=0 n_write=0 n_wr_bk=180 bw_util=0.03001
n_activity=10446 dram_eff=0.1876
bk0: 40a 65114i bk1: 24a 65135i bk2: 52a 65133i bk3: 28a 65062i bk4: 52a 65185i bk5: 64a 65084i bk6: 52a 65179i bk7: 56a 65110i bk8: 76a 65021i bk9: 64a 64883i bk10: 36a 65109i bk11: 52a 64961i bk12: 32a 65005i bk13: 36a 64853i bk14: 64a 64942i bk15: 72a 64888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917160
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 0.555556
Bank_Level_Parallism = 1.137389
Bank_Level_Parallism_Col = 1.095457
Bank_Level_Parallism_Ready = 1.015306
write_to_read_ratio_blp_rw_average = 0.265790
GrpLevelPara = 1.069580 

BW Util details:
bwutil = 0.030013 
total_CMD = 65306 
util_bw = 1960 
Wasted_Col = 2180 
Wasted_Row = 822 
Idle = 60344 

BW Util Bottlenecks: 
RCDc_limit = 919 
RCDWRc_limit = 159 
WTRc_limit = 263 
RTWc_limit = 238 
CCDLc_limit = 855 
rwq = 0 
CCDLc_limit_alone = 832 
WTRc_limit_alone = 250 
RTWc_limit_alone = 228 

Commands details: 
total_CMD = 65306 
n_nop = 64180 
Read = 800 
Write = 0 
L2_Alloc = 0 
L2_WB = 180 
n_act = 81 
n_pre = 65 
n_ref = 0 
n_req = 845 
total_req = 980 

Dual Bus Interface Util: 
issued_total_row = 146 
issued_total_col = 980 
Row_Bus_Util =  0.002236 
CoL_Bus_Util = 0.015006 
Either_Row_CoL_Bus_Util = 0.017242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0341623
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=65306 n_nop=64045 n_act=95 n_pre=79 n_ref_event=0 n_req=917 n_rd=860 n_rd_L2_A=0 n_write=0 n_wr_bk=228 bw_util=0.03332
n_activity=10803 dram_eff=0.2014
bk0: 20a 65074i bk1: 4a 65223i bk2: 16a 65153i bk3: 8a 65164i bk4: 84a 65079i bk5: 92a 64907i bk6: 84a 64937i bk7: 84a 64732i bk8: 40a 65128i bk9: 60a 65024i bk10: 12a 65205i bk11: 24a 65198i bk12: 56a 64610i bk13: 60a 64891i bk14: 100a 64674i bk15: 116a 64359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904035
Row_Buffer_Locality_read = 0.931395
Row_Buffer_Locality_write = 0.491228
Bank_Level_Parallism = 1.192633
Bank_Level_Parallism_Col = 1.151062
Bank_Level_Parallism_Ready = 1.021120
write_to_read_ratio_blp_rw_average = 0.305462
GrpLevelPara = 1.133205 

BW Util details:
bwutil = 0.033320 
total_CMD = 65306 
util_bw = 2176 
Wasted_Col = 2612 
Wasted_Row = 1053 
Idle = 59465 

BW Util Bottlenecks: 
RCDc_limit = 1019 
RCDWRc_limit = 231 
WTRc_limit = 454 
RTWc_limit = 453 
CCDLc_limit = 947 
rwq = 0 
CCDLc_limit_alone = 908 
WTRc_limit_alone = 430 
RTWc_limit_alone = 438 

Commands details: 
total_CMD = 65306 
n_nop = 64045 
Read = 860 
Write = 0 
L2_Alloc = 0 
L2_WB = 228 
n_act = 95 
n_pre = 79 
n_ref = 0 
n_req = 917 
total_req = 1088 

Dual Bus Interface Util: 
issued_total_row = 174 
issued_total_col = 1088 
Row_Bus_Util =  0.002664 
CoL_Bus_Util = 0.016660 
Either_Row_CoL_Bus_Util = 0.019309 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.000793 
queue_avg = 0.057958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0579579
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=65306 n_nop=64040 n_act=81 n_pre=65 n_ref_event=0 n_req=976 n_rd=928 n_rd_L2_A=0 n_write=0 n_wr_bk=192 bw_util=0.0343
n_activity=11302 dram_eff=0.1982
bk0: 40a 65138i bk1: 60a 65066i bk2: 32a 65087i bk3: 32a 65007i bk4: 64a 64994i bk5: 48a 65043i bk6: 76a 65101i bk7: 80a 65055i bk8: 84a 64978i bk9: 60a 65075i bk10: 52a 65065i bk11: 68a 65034i bk12: 60a 64969i bk13: 60a 64680i bk14: 80a 64880i bk15: 32a 64967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929303
Row_Buffer_Locality_read = 0.946121
Row_Buffer_Locality_write = 0.604167
Bank_Level_Parallism = 1.149023
Bank_Level_Parallism_Col = 1.123181
Bank_Level_Parallism_Ready = 1.016043
write_to_read_ratio_blp_rw_average = 0.280900
GrpLevelPara = 1.090065 

BW Util details:
bwutil = 0.034300 
total_CMD = 65306 
util_bw = 2240 
Wasted_Col = 2463 
Wasted_Row = 843 
Idle = 59760 

BW Util Bottlenecks: 
RCDc_limit = 954 
RCDWRc_limit = 141 
WTRc_limit = 283 
RTWc_limit = 443 
CCDLc_limit = 979 
rwq = 0 
CCDLc_limit_alone = 924 
WTRc_limit_alone = 269 
RTWc_limit_alone = 402 

Commands details: 
total_CMD = 65306 
n_nop = 64040 
Read = 928 
Write = 0 
L2_Alloc = 0 
L2_WB = 192 
n_act = 81 
n_pre = 65 
n_ref = 0 
n_req = 976 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 146 
issued_total_col = 1120 
Row_Bus_Util =  0.002236 
CoL_Bus_Util = 0.017150 
Either_Row_CoL_Bus_Util = 0.019386 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0408691
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=65306 n_nop=63742 n_act=108 n_pre=92 n_ref_event=0 n_req=1208 n_rd=1156 n_rd_L2_A=0 n_write=0 n_wr_bk=208 bw_util=0.04177
n_activity=13588 dram_eff=0.2008
bk0: 68a 65040i bk1: 64a 65063i bk2: 40a 64988i bk3: 64a 64931i bk4: 40a 65090i bk5: 52a 65101i bk6: 96a 64790i bk7: 104a 64922i bk8: 84a 64996i bk9: 116a 65006i bk10: 60a 64930i bk11: 96a 64741i bk12: 56a 65059i bk13: 52a 64958i bk14: 92a 64916i bk15: 72a 64720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918874
Row_Buffer_Locality_read = 0.942907
Row_Buffer_Locality_write = 0.384615
Bank_Level_Parallism = 1.134210
Bank_Level_Parallism_Col = 1.110472
Bank_Level_Parallism_Ready = 1.017570
write_to_read_ratio_blp_rw_average = 0.250517
GrpLevelPara = 1.093646 

BW Util details:
bwutil = 0.041773 
total_CMD = 65306 
util_bw = 2728 
Wasted_Col = 2727 
Wasted_Row = 1274 
Idle = 58577 

BW Util Bottlenecks: 
RCDc_limit = 1130 
RCDWRc_limit = 261 
WTRc_limit = 262 
RTWc_limit = 363 
CCDLc_limit = 1083 
rwq = 0 
CCDLc_limit_alone = 1054 
WTRc_limit_alone = 257 
RTWc_limit_alone = 339 

Commands details: 
total_CMD = 65306 
n_nop = 63742 
Read = 1156 
Write = 0 
L2_Alloc = 0 
L2_WB = 208 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 1208 
total_req = 1364 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 1364 
Row_Bus_Util =  0.003063 
CoL_Bus_Util = 0.020886 
Either_Row_CoL_Bus_Util = 0.023949 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0566104
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=65306 n_nop=63960 n_act=99 n_pre=83 n_ref_event=0 n_req=1017 n_rd=968 n_rd_L2_A=0 n_write=0 n_wr_bk=196 bw_util=0.03565
n_activity=11972 dram_eff=0.1945
bk0: 12a 65140i bk1: 24a 65099i bk2: 68a 64774i bk3: 44a 65115i bk4: 68a 65029i bk5: 72a 64995i bk6: 72a 65057i bk7: 64a 64750i bk8: 56a 65182i bk9: 88a 65009i bk10: 64a 64902i bk11: 44a 64993i bk12: 72a 64852i bk13: 76a 64960i bk14: 84a 64823i bk15: 60a 64864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912488
Row_Buffer_Locality_read = 0.936983
Row_Buffer_Locality_write = 0.428571
Bank_Level_Parallism = 1.147523
Bank_Level_Parallism_Col = 1.116745
Bank_Level_Parallism_Ready = 1.013734
write_to_read_ratio_blp_rw_average = 0.268534
GrpLevelPara = 1.092453 

BW Util details:
bwutil = 0.035648 
total_CMD = 65306 
util_bw = 2328 
Wasted_Col = 2683 
Wasted_Row = 1076 
Idle = 59219 

BW Util Bottlenecks: 
RCDc_limit = 1062 
RCDWRc_limit = 230 
WTRc_limit = 368 
RTWc_limit = 425 
CCDLc_limit = 1015 
rwq = 0 
CCDLc_limit_alone = 963 
WTRc_limit_alone = 340 
RTWc_limit_alone = 401 

Commands details: 
total_CMD = 65306 
n_nop = 63960 
Read = 968 
Write = 0 
L2_Alloc = 0 
L2_WB = 196 
n_act = 99 
n_pre = 83 
n_ref = 0 
n_req = 1017 
total_req = 1164 

Dual Bus Interface Util: 
issued_total_row = 182 
issued_total_col = 1164 
Row_Bus_Util =  0.002787 
CoL_Bus_Util = 0.017824 
Either_Row_CoL_Bus_Util = 0.020611 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0481426

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9093, Miss = 2515, Miss_rate = 0.277, Pending_hits = 389, Reservation_fails = 0
L2_cache_bank[1]: Access = 8778, Miss = 2306, Miss_rate = 0.263, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[2]: Access = 9128, Miss = 2396, Miss_rate = 0.262, Pending_hits = 376, Reservation_fails = 0
L2_cache_bank[3]: Access = 8642, Miss = 2099, Miss_rate = 0.243, Pending_hits = 230, Reservation_fails = 0
L2_cache_bank[4]: Access = 9311, Miss = 2330, Miss_rate = 0.250, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[5]: Access = 9372, Miss = 2368, Miss_rate = 0.253, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[6]: Access = 9257, Miss = 2508, Miss_rate = 0.271, Pending_hits = 375, Reservation_fails = 0
L2_cache_bank[7]: Access = 8948, Miss = 2372, Miss_rate = 0.265, Pending_hits = 323, Reservation_fails = 0
L2_cache_bank[8]: Access = 9203, Miss = 2416, Miss_rate = 0.263, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[9]: Access = 8452, Miss = 1958, Miss_rate = 0.232, Pending_hits = 237, Reservation_fails = 0
L2_cache_bank[10]: Access = 8851, Miss = 2029, Miss_rate = 0.229, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[11]: Access = 9085, Miss = 2192, Miss_rate = 0.241, Pending_hits = 319, Reservation_fails = 0
L2_cache_bank[12]: Access = 8924, Miss = 2233, Miss_rate = 0.250, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[13]: Access = 8936, Miss = 2371, Miss_rate = 0.265, Pending_hits = 345, Reservation_fails = 0
L2_cache_bank[14]: Access = 9106, Miss = 2257, Miss_rate = 0.248, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[15]: Access = 9128, Miss = 2127, Miss_rate = 0.233, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[16]: Access = 9078, Miss = 2298, Miss_rate = 0.253, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[17]: Access = 8709, Miss = 2204, Miss_rate = 0.253, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[18]: Access = 8871, Miss = 2282, Miss_rate = 0.257, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[19]: Access = 9094, Miss = 2119, Miss_rate = 0.233, Pending_hits = 340, Reservation_fails = 0
L2_cache_bank[20]: Access = 9429, Miss = 2403, Miss_rate = 0.255, Pending_hits = 427, Reservation_fails = 0
L2_cache_bank[21]: Access = 9498, Miss = 2373, Miss_rate = 0.250, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[22]: Access = 8931, Miss = 2547, Miss_rate = 0.285, Pending_hits = 448, Reservation_fails = 0
L2_cache_bank[23]: Access = 8416, Miss = 2021, Miss_rate = 0.240, Pending_hits = 227, Reservation_fails = 0
L2_total_cache_accesses = 216240
L2_total_cache_misses = 54724
L2_total_cache_miss_rate = 0.2531
L2_total_cache_pending_hits = 7484
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 154032
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7484
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2801
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8403
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 35328
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 172720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43520
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.174
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=216240
icnt_total_pkts_simt_to_mem=216240
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.42261
	minimum = 5
	maximum = 239
Network latency average = 8.35772
	minimum = 5
	maximum = 211
Slowest packet = 7876
Flit latency average = 8.35772
	minimum = 5
	maximum = 211
Slowest flit = 12561
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.224685
	minimum = 0.205317 (at node 6)
	maximum = 0.256592 (at node 49)
Accepted packet rate average = 0.224685
	minimum = 0.205317 (at node 6)
	maximum = 0.256592 (at node 49)
Injected flit rate average = 0.224685
	minimum = 0.205317 (at node 6)
	maximum = 0.256592 (at node 49)
Accepted flit rate average= 0.224685
	minimum = 0.205317 (at node 6)
	maximum = 0.256592 (at node 49)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.42261 (1 samples)
	minimum = 5 (1 samples)
	maximum = 239 (1 samples)
Network latency average = 8.35772 (1 samples)
	minimum = 5 (1 samples)
	maximum = 211 (1 samples)
Flit latency average = 8.35772 (1 samples)
	minimum = 5 (1 samples)
	maximum = 211 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.224685 (1 samples)
	minimum = 0.205317 (1 samples)
	maximum = 0.256592 (1 samples)
Accepted packet rate average = 0.224685 (1 samples)
	minimum = 0.205317 (1 samples)
	maximum = 0.256592 (1 samples)
Injected flit rate average = 0.224685 (1 samples)
	minimum = 0.205317 (1 samples)
	maximum = 0.256592 (1 samples)
Accepted flit rate average = 0.224685 (1 samples)
	minimum = 0.205317 (1 samples)
	maximum = 0.256592 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 8 sec (128 sec)
gpgpu_simulation_rate = 703041 (inst/sec)
gpgpu_simulation_rate = 289 (cycle/sec)
gpgpu_silicon_slowdown = 4903114x
Ending simulation


		GPGPU-Sim: *** exit detected ***
		Waiting :                  24225375
		Issued:                    10012332
		ExcessALU:                 5760468
		ExcessMEM:                 6891272
		Others:                    15120564
		TotalWarpsIssued(Sum):     62010011
		WARPS:                     57022464


