$date
	Tue May 25 03:29:26 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module BancoPruebas $end
$var wire 1 # outValid $end
$var wire 1 $ valid1 $end
$var wire 1 % valid0 $end
$var wire 8 & data_outE [7:0] $end
$var wire 8 ' data_outC [7:0] $end
$var wire 1 ( clk2 $end
$var wire 1 ) clk $end
$var wire 8 * In1 [7:0] $end
$var wire 8 + In0 [7:0] $end
$scope module mux2x1cond $end
$var wire 1 $ valid1 $end
$var wire 1 % valid0 $end
$var wire 1 ) clk $end
$var wire 8 , In1 [7:0] $end
$var wire 8 - In0 [7:0] $end
$var reg 8 . ValorAnterior [7:0] $end
$var reg 8 / data_out [7:0] $end
$var reg 1 0 outValid $end
$var reg 1 1 selector $end
$var reg 1 2 validTemp $end
$upscope $end
$scope module mux2x1estruct $end
$var wire 1 3 _24_ $end
$var wire 1 # outValid $end
$var wire 1 4 selector $end
$var wire 1 5 validTemp $end
$var wire 1 $ valid1 $end
$var wire 1 % valid0 $end
$var wire 8 6 data_out [7:0] $end
$var wire 1 ) clk $end
$var wire 1 7 _23_ $end
$var wire 1 8 _22_ $end
$var wire 1 9 _21_ $end
$var wire 1 : _20_ $end
$var wire 1 ; _19_ $end
$var wire 1 < _18_ $end
$var wire 1 = _17_ $end
$var wire 1 > _16_ $end
$var wire 1 ? _15_ $end
$var wire 1 @ _14_ $end
$var wire 1 A _13_ $end
$var wire 1 B _12_ $end
$var wire 1 C _11_ $end
$var wire 1 D _10_ $end
$var wire 1 E _09_ $end
$var wire 1 F _08_ $end
$var wire 1 G _07_ $end
$var wire 1 H _06_ $end
$var wire 1 I _05_ $end
$var wire 1 J _04_ $end
$var wire 1 K _03_ $end
$var wire 1 L _02_ $end
$var wire 1 M _01_ $end
$var wire 1 N _00_ $end
$var wire 8 O ValorAnterior [7:0] $end
$var wire 8 P In1 [7:0] $end
$var wire 8 Q In0 [7:0] $end
$scope module _25_ $end
$var wire 1 M A $end
$var wire 1 3 B $end
$var wire 1 > Y $end
$upscope $end
$scope module _26_ $end
$var wire 1 > A $end
$var wire 1 E Y $end
$upscope $end
$scope module _27_ $end
$var wire 1 3 A $end
$var wire 1 L B $end
$var wire 1 = Y $end
$upscope $end
$scope module _28_ $end
$var wire 1 = A $end
$var wire 1 D Y $end
$upscope $end
$scope module _29_ $end
$var wire 1 3 A $end
$var wire 1 K B $end
$var wire 1 < Y $end
$upscope $end
$scope module _30_ $end
$var wire 1 < A $end
$var wire 1 C Y $end
$upscope $end
$scope module _31_ $end
$var wire 1 3 A $end
$var wire 1 J B $end
$var wire 1 ; Y $end
$upscope $end
$scope module _32_ $end
$var wire 1 ; A $end
$var wire 1 B Y $end
$upscope $end
$scope module _33_ $end
$var wire 1 3 A $end
$var wire 1 I B $end
$var wire 1 : Y $end
$upscope $end
$scope module _34_ $end
$var wire 1 : A $end
$var wire 1 A Y $end
$upscope $end
$scope module _35_ $end
$var wire 1 3 A $end
$var wire 1 H B $end
$var wire 1 9 Y $end
$upscope $end
$scope module _36_ $end
$var wire 1 9 A $end
$var wire 1 @ Y $end
$upscope $end
$scope module _37_ $end
$var wire 1 3 A $end
$var wire 1 G B $end
$var wire 1 8 Y $end
$upscope $end
$scope module _38_ $end
$var wire 1 8 A $end
$var wire 1 ? Y $end
$upscope $end
$scope module _39_ $end
$var wire 1 3 A $end
$var wire 1 N B $end
$var wire 1 7 Y $end
$upscope $end
$scope module _40_ $end
$var wire 1 7 A $end
$var wire 1 F Y $end
$upscope $end
$scope module _41_ $end
$var wire 1 R D $end
$var wire 1 ) C $end
$var reg 1 S Q $end
$upscope $end
$scope module _42_ $end
$var wire 1 T D $end
$var wire 1 ) C $end
$var reg 1 U Q $end
$upscope $end
$scope module _43_ $end
$var wire 1 V D $end
$var wire 1 ) C $end
$var reg 1 W Q $end
$upscope $end
$scope module _44_ $end
$var wire 1 X D $end
$var wire 1 ) C $end
$var reg 1 Y Q $end
$upscope $end
$scope module _45_ $end
$var wire 1 Z D $end
$var wire 1 ) C $end
$var reg 1 [ Q $end
$upscope $end
$scope module _46_ $end
$var wire 1 \ D $end
$var wire 1 ) C $end
$var reg 1 ] Q $end
$upscope $end
$scope module _47_ $end
$var wire 1 ^ D $end
$var wire 1 ) C $end
$var reg 1 _ Q $end
$upscope $end
$scope module _48_ $end
$var wire 1 ` D $end
$var wire 1 ) C $end
$var reg 1 a Q $end
$upscope $end
$scope module _49_ $end
$var wire 1 % D $end
$var wire 1 ) C $end
$var reg 1 b Q $end
$upscope $end
$upscope $end
$scope module prob $end
$var wire 8 c data_out [7:0] $end
$var wire 1 # outValid $end
$var reg 8 d In0 [7:0] $end
$var reg 8 e In1 [7:0] $end
$var reg 1 ) clk $end
$var reg 1 ( clk2 $end
$var reg 1 f dummy1 $end
$var reg 1 % valid0 $end
$var reg 1 $ valid1 $end
$upscope $end
$upscope $end
$scope module DFFSR $end
$var wire 1 g C $end
$var wire 1 h D $end
$var wire 1 i R $end
$var wire 1 j S $end
$var reg 1 k Q $end
$upscope $end
$scope module NOR $end
$var wire 1 l A $end
$var wire 1 m B $end
$var wire 1 n Y $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xn
zm
zl
xk
zj
zi
zh
zg
0f
bx e
bx d
bz c
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
bx Q
bx P
bx O
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
bx 6
x5
04
x3
02
01
x0
bx /
b0 .
bx -
bx ,
bx +
bx *
0)
1(
bx '
bx &
x%
x$
x#
z"
z!
$end
#200
0(
#400
00
b0 '
b0 /
01
0T
0V
0X
0Z
0\
0^
0`
0R
0E
0D
0C
0B
0A
0@
0?
b0 O
0F
1>
1=
1<
1;
1:
19
18
17
0N
0G
0H
0I
0J
0K
0L
0M
12
1$
13
15
1%
b11 *
b11 ,
b11 P
b11 e
b0 +
b0 -
b0 Q
b0 d
1(
1)
#600
0(
#800
1(
0)
#1000
0(
#1200
1R
b1 O
1F
07
1N
b1 .
12
1#
1b
0a
0_
0]
0[
0Y
0W
0U
b0 &
b0 6
0S
b100 *
b100 ,
b100 P
b100 e
b1 +
b1 -
b1 Q
b1 d
10
01
1(
1)
#1400
0(
#1600
1(
0)
#1800
0(
#2000
0R
1T
0F
b10 O
1E
17
0>
0N
1M
b10 .
12
b1 '
b1 /
01
b101 *
b101 ,
b101 P
b101 e
b10 +
b10 -
b10 Q
b10 d
b1 &
b1 6
1S
1(
1)
#2200
0(
#2400
1(
0)
#2600
0(
#2800
1R
b11 O
1F
07
1N
b11 .
12
1U
b10 &
b10 6
0S
b110 *
b110 ,
b110 P
b110 e
b11 +
b11 -
b11 Q
b11 d
b10 '
b10 /
01
1(
1)
#3000
0(
#3200
1(
0)
#3400
0(
#3600
0R
1V
0T
0F
1D
b100 O
0E
17
0=
1>
0N
1L
0M
b100 .
12
b11 '
b11 /
01
b111 *
b111 ,
b111 P
b111 e
b100 +
b100 -
b100 Q
b100 d
b11 &
b11 6
1S
1(
1)
#3800
0(
#4000
1(
0)
#4200
0(
#4400
1R
b101 O
1F
07
1N
b101 .
12
1W
0U
b100 &
b100 6
0S
b1000 *
b1000 ,
b1000 P
b1000 e
b101 +
b101 -
b101 Q
b101 d
b100 '
b100 /
01
1(
1)
#4600
0(
#4800
1(
0)
#5000
0(
#5200
0R
1T
0F
b110 O
1E
17
0>
0N
1M
b110 .
12
b101 '
b101 /
01
b1001 *
b1001 ,
b1001 P
b1001 e
b110 +
b110 -
b110 Q
b110 d
b101 &
b101 6
1S
1(
1)
#5400
0(
#5600
1(
0)
#5800
0(
#6000
1R
b111 O
1F
07
1N
b111 .
12
1U
b110 &
b110 6
0S
b1010 *
b1010 ,
b1010 P
b1010 e
b111 +
b111 -
b111 Q
b111 d
b110 '
b110 /
01
1(
1)
#6200
0(
#6400
1(
0)
#6600
0(
#6800
0R
1X
0V
0T
0F
1C
0D
b1000 O
0E
17
0<
1=
1>
0N
1K
0L
0M
b1000 .
12
b111 '
b111 /
01
b1011 *
b1011 ,
b1011 P
b1011 e
b1000 +
b1000 -
b1000 Q
b1000 d
b111 &
b111 6
1S
1(
1)
#7000
0(
#7200
1(
0)
#7400
0(
#7600
1Y
0W
0U
b1000 &
b1000 6
0S
b1000 '
b1000 /
01
0X
b0 O
0C
1<
0K
b0 .
12
b0 *
b0 ,
b0 P
b0 e
b0 +
b0 -
b0 Q
b0 d
1(
1)
