// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="main_main,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.312000,HLS_SYN_LAT=11667238,HLS_SYN_TPT=none,HLS_SYN_MEM=264,HLS_SYN_DSP=0,HLS_SYN_FF=16427,HLS_SYN_LUT=28862,HLS_VERSION=2023_2}" *)

module main (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_return
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [12:0] A_0_address0;
reg    A_0_ce0;
reg    A_0_we0;
wire   [31:0] A_0_q0;
reg   [12:0] A_1_address0;
reg    A_1_ce0;
reg    A_1_we0;
wire   [31:0] A_1_q0;
reg   [12:0] A_2_address0;
reg    A_2_ce0;
reg    A_2_we0;
wire   [31:0] A_2_q0;
reg   [12:0] A_3_address0;
reg    A_3_ce0;
reg    A_3_we0;
wire   [31:0] A_3_q0;
reg   [12:0] A_4_address0;
reg    A_4_ce0;
reg    A_4_we0;
wire   [31:0] A_4_q0;
reg   [12:0] A_5_address0;
reg    A_5_ce0;
reg    A_5_we0;
wire   [31:0] A_5_q0;
reg   [12:0] A_6_address0;
reg    A_6_ce0;
reg    A_6_we0;
wire   [31:0] A_6_q0;
reg   [12:0] A_7_address0;
reg    A_7_ce0;
reg    A_7_we0;
wire   [31:0] A_7_q0;
reg   [12:0] B_0_address0;
reg    B_0_ce0;
reg    B_0_we0;
wire   [31:0] B_0_q0;
reg   [12:0] B_1_address0;
reg    B_1_ce0;
reg    B_1_we0;
wire   [31:0] B_1_q0;
reg   [12:0] B_2_address0;
reg    B_2_ce0;
reg    B_2_we0;
wire   [31:0] B_2_q0;
reg   [12:0] B_3_address0;
reg    B_3_ce0;
reg    B_3_we0;
wire   [31:0] B_3_q0;
reg   [12:0] B_4_address0;
reg    B_4_ce0;
reg    B_4_we0;
wire   [31:0] B_4_q0;
reg   [12:0] B_5_address0;
reg    B_5_ce0;
reg    B_5_we0;
wire   [31:0] B_5_q0;
reg   [12:0] B_6_address0;
reg    B_6_ce0;
reg    B_6_we0;
wire   [31:0] B_6_q0;
reg   [12:0] B_7_address0;
reg    B_7_ce0;
reg    B_7_we0;
wire   [31:0] B_7_q0;
reg   [4:0] C_0_address0;
reg    C_0_ce0;
reg    C_0_we0;
reg   [31:0] C_0_d0;
reg   [4:0] C_1_address0;
reg    C_1_ce0;
reg    C_1_we0;
reg   [31:0] C_1_d0;
reg   [4:0] C_2_address0;
reg    C_2_ce0;
reg    C_2_we0;
reg   [31:0] C_2_d0;
reg   [4:0] C_3_address0;
reg    C_3_ce0;
reg    C_3_we0;
reg   [31:0] C_3_d0;
reg   [4:0] C_4_address0;
reg    C_4_ce0;
reg    C_4_we0;
reg   [31:0] C_4_d0;
reg   [4:0] C_5_address0;
reg    C_5_ce0;
reg    C_5_we0;
reg   [31:0] C_5_d0;
reg   [4:0] C_6_address0;
reg    C_6_ce0;
reg    C_6_we0;
reg   [31:0] C_6_d0;
reg   [4:0] C_7_address0;
reg    C_7_ce0;
reg    C_7_we0;
reg   [31:0] C_7_d0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_ap_ready;
wire   [12:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_0_address0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_0_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_0_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_0_d0;
wire   [12:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_1_address0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_1_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_1_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_1_d0;
wire   [12:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_2_address0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_2_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_2_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_2_d0;
wire   [12:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_3_address0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_3_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_3_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_3_d0;
wire   [12:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_4_address0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_4_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_4_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_4_d0;
wire   [12:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_5_address0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_5_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_5_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_5_d0;
wire   [12:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_6_address0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_6_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_6_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_6_d0;
wire   [12:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_7_address0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_7_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_7_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_7_d0;
wire   [12:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_0_address0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_0_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_0_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_0_d0;
wire   [12:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_1_address0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_1_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_1_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_1_d0;
wire   [12:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_2_address0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_2_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_2_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_2_d0;
wire   [12:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_3_address0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_3_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_3_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_3_d0;
wire   [12:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_4_address0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_4_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_4_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_4_d0;
wire   [12:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_5_address0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_5_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_5_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_5_d0;
wire   [12:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_6_address0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_6_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_6_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_6_d0;
wire   [12:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_7_address0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_7_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_7_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_7_d0;
wire    grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_ap_ready;
wire   [4:0] grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_0_address0;
wire    grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_0_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_0_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_0_d0;
wire   [4:0] grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_1_address0;
wire    grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_1_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_1_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_1_d0;
wire   [4:0] grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_2_address0;
wire    grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_2_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_2_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_2_d0;
wire   [4:0] grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_3_address0;
wire    grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_3_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_3_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_3_d0;
wire   [4:0] grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_4_address0;
wire    grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_4_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_4_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_4_d0;
wire   [4:0] grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_5_address0;
wire    grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_5_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_5_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_5_d0;
wire   [4:0] grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_6_address0;
wire    grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_6_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_6_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_6_d0;
wire   [4:0] grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_7_address0;
wire    grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_7_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_7_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_7_d0;
wire    grp_matrixmult_fu_172_ap_start;
wire    grp_matrixmult_fu_172_ap_done;
wire    grp_matrixmult_fu_172_ap_idle;
wire    grp_matrixmult_fu_172_ap_ready;
wire   [12:0] grp_matrixmult_fu_172_A_0_address0;
wire    grp_matrixmult_fu_172_A_0_ce0;
wire   [12:0] grp_matrixmult_fu_172_A_1_address0;
wire    grp_matrixmult_fu_172_A_1_ce0;
wire   [12:0] grp_matrixmult_fu_172_A_2_address0;
wire    grp_matrixmult_fu_172_A_2_ce0;
wire   [12:0] grp_matrixmult_fu_172_A_3_address0;
wire    grp_matrixmult_fu_172_A_3_ce0;
wire   [12:0] grp_matrixmult_fu_172_A_4_address0;
wire    grp_matrixmult_fu_172_A_4_ce0;
wire   [12:0] grp_matrixmult_fu_172_A_5_address0;
wire    grp_matrixmult_fu_172_A_5_ce0;
wire   [12:0] grp_matrixmult_fu_172_A_6_address0;
wire    grp_matrixmult_fu_172_A_6_ce0;
wire   [12:0] grp_matrixmult_fu_172_A_7_address0;
wire    grp_matrixmult_fu_172_A_7_ce0;
wire   [12:0] grp_matrixmult_fu_172_B_0_address0;
wire    grp_matrixmult_fu_172_B_0_ce0;
wire   [12:0] grp_matrixmult_fu_172_B_1_address0;
wire    grp_matrixmult_fu_172_B_1_ce0;
wire   [12:0] grp_matrixmult_fu_172_B_2_address0;
wire    grp_matrixmult_fu_172_B_2_ce0;
wire   [12:0] grp_matrixmult_fu_172_B_3_address0;
wire    grp_matrixmult_fu_172_B_3_ce0;
wire   [12:0] grp_matrixmult_fu_172_B_4_address0;
wire    grp_matrixmult_fu_172_B_4_ce0;
wire   [12:0] grp_matrixmult_fu_172_B_5_address0;
wire    grp_matrixmult_fu_172_B_5_ce0;
wire   [12:0] grp_matrixmult_fu_172_B_6_address0;
wire    grp_matrixmult_fu_172_B_6_ce0;
wire   [12:0] grp_matrixmult_fu_172_B_7_address0;
wire    grp_matrixmult_fu_172_B_7_ce0;
wire   [4:0] grp_matrixmult_fu_172_C_0_address0;
wire    grp_matrixmult_fu_172_C_0_ce0;
wire    grp_matrixmult_fu_172_C_0_we0;
wire   [31:0] grp_matrixmult_fu_172_C_0_d0;
wire   [4:0] grp_matrixmult_fu_172_C_1_address0;
wire    grp_matrixmult_fu_172_C_1_ce0;
wire    grp_matrixmult_fu_172_C_1_we0;
wire   [31:0] grp_matrixmult_fu_172_C_1_d0;
wire   [4:0] grp_matrixmult_fu_172_C_2_address0;
wire    grp_matrixmult_fu_172_C_2_ce0;
wire    grp_matrixmult_fu_172_C_2_we0;
wire   [31:0] grp_matrixmult_fu_172_C_2_d0;
wire   [4:0] grp_matrixmult_fu_172_C_3_address0;
wire    grp_matrixmult_fu_172_C_3_ce0;
wire    grp_matrixmult_fu_172_C_3_we0;
wire   [31:0] grp_matrixmult_fu_172_C_3_d0;
wire   [4:0] grp_matrixmult_fu_172_C_4_address0;
wire    grp_matrixmult_fu_172_C_4_ce0;
wire    grp_matrixmult_fu_172_C_4_we0;
wire   [31:0] grp_matrixmult_fu_172_C_4_d0;
wire   [4:0] grp_matrixmult_fu_172_C_5_address0;
wire    grp_matrixmult_fu_172_C_5_ce0;
wire    grp_matrixmult_fu_172_C_5_we0;
wire   [31:0] grp_matrixmult_fu_172_C_5_d0;
wire   [4:0] grp_matrixmult_fu_172_C_6_address0;
wire    grp_matrixmult_fu_172_C_6_ce0;
wire    grp_matrixmult_fu_172_C_6_we0;
wire   [31:0] grp_matrixmult_fu_172_C_6_d0;
wire   [4:0] grp_matrixmult_fu_172_C_7_address0;
wire    grp_matrixmult_fu_172_C_7_ce0;
wire    grp_matrixmult_fu_172_C_7_we0;
wire   [31:0] grp_matrixmult_fu_172_C_7_d0;
reg    grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_ap_start_reg;
reg    grp_matrixmult_fu_172_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_ap_start_reg = 1'b0;
#0 grp_matrixmult_fu_172_ap_start_reg = 1'b0;
end

main_A_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
A_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_0_address0),
    .ce0(A_0_ce0),
    .we0(A_0_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_0_d0),
    .q0(A_0_q0)
);

main_A_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
A_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_1_address0),
    .ce0(A_1_ce0),
    .we0(A_1_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_1_d0),
    .q0(A_1_q0)
);

main_A_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
A_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_2_address0),
    .ce0(A_2_ce0),
    .we0(A_2_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_2_d0),
    .q0(A_2_q0)
);

main_A_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
A_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_3_address0),
    .ce0(A_3_ce0),
    .we0(A_3_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_3_d0),
    .q0(A_3_q0)
);

main_A_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
A_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_4_address0),
    .ce0(A_4_ce0),
    .we0(A_4_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_4_d0),
    .q0(A_4_q0)
);

main_A_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
A_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_5_address0),
    .ce0(A_5_ce0),
    .we0(A_5_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_5_d0),
    .q0(A_5_q0)
);

main_A_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
A_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_6_address0),
    .ce0(A_6_ce0),
    .we0(A_6_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_6_d0),
    .q0(A_6_q0)
);

main_A_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
A_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_7_address0),
    .ce0(A_7_ce0),
    .we0(A_7_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_7_d0),
    .q0(A_7_q0)
);

main_A_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
B_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_0_address0),
    .ce0(B_0_ce0),
    .we0(B_0_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_0_d0),
    .q0(B_0_q0)
);

main_A_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
B_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_1_address0),
    .ce0(B_1_ce0),
    .we0(B_1_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_1_d0),
    .q0(B_1_q0)
);

main_A_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
B_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_2_address0),
    .ce0(B_2_ce0),
    .we0(B_2_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_2_d0),
    .q0(B_2_q0)
);

main_A_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
B_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_3_address0),
    .ce0(B_3_ce0),
    .we0(B_3_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_3_d0),
    .q0(B_3_q0)
);

main_A_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
B_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_4_address0),
    .ce0(B_4_ce0),
    .we0(B_4_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_4_d0),
    .q0(B_4_q0)
);

main_A_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
B_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_5_address0),
    .ce0(B_5_ce0),
    .we0(B_5_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_5_d0),
    .q0(B_5_q0)
);

main_A_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
B_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_6_address0),
    .ce0(B_6_ce0),
    .we0(B_6_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_6_d0),
    .q0(B_6_q0)
);

main_A_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
B_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_7_address0),
    .ce0(B_7_ce0),
    .we0(B_7_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_7_d0),
    .q0(B_7_q0)
);

main_C_0_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
C_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(C_0_address0),
    .ce0(C_0_ce0),
    .we0(C_0_we0),
    .d0(C_0_d0)
);

main_C_0_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
C_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(C_1_address0),
    .ce0(C_1_ce0),
    .we0(C_1_we0),
    .d0(C_1_d0)
);

main_C_0_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
C_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(C_2_address0),
    .ce0(C_2_ce0),
    .we0(C_2_we0),
    .d0(C_2_d0)
);

main_C_0_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
C_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(C_3_address0),
    .ce0(C_3_ce0),
    .we0(C_3_we0),
    .d0(C_3_d0)
);

main_C_0_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
C_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(C_4_address0),
    .ce0(C_4_ce0),
    .we0(C_4_we0),
    .d0(C_4_d0)
);

main_C_0_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
C_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(C_5_address0),
    .ce0(C_5_ce0),
    .we0(C_5_we0),
    .d0(C_5_d0)
);

main_C_0_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
C_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(C_6_address0),
    .ce0(C_6_ce0),
    .we0(C_6_we0),
    .d0(C_6_d0)
);

main_C_0_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
C_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(C_7_address0),
    .ce0(C_7_ce0),
    .we0(C_7_we0),
    .d0(C_7_d0)
);

main_main_Pipeline_VITIS_LOOP_590_1 grp_main_Pipeline_VITIS_LOOP_590_1_fu_114(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_ap_ready),
    .A_0_address0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_0_address0),
    .A_0_ce0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_0_ce0),
    .A_0_we0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_0_we0),
    .A_0_d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_0_d0),
    .A_1_address0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_1_address0),
    .A_1_ce0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_1_ce0),
    .A_1_we0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_1_we0),
    .A_1_d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_1_d0),
    .A_2_address0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_2_address0),
    .A_2_ce0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_2_ce0),
    .A_2_we0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_2_we0),
    .A_2_d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_2_d0),
    .A_3_address0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_3_address0),
    .A_3_ce0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_3_ce0),
    .A_3_we0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_3_we0),
    .A_3_d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_3_d0),
    .A_4_address0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_4_address0),
    .A_4_ce0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_4_ce0),
    .A_4_we0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_4_we0),
    .A_4_d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_4_d0),
    .A_5_address0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_5_address0),
    .A_5_ce0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_5_ce0),
    .A_5_we0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_5_we0),
    .A_5_d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_5_d0),
    .A_6_address0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_6_address0),
    .A_6_ce0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_6_ce0),
    .A_6_we0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_6_we0),
    .A_6_d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_6_d0),
    .A_7_address0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_7_address0),
    .A_7_ce0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_7_ce0),
    .A_7_we0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_7_we0),
    .A_7_d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_7_d0),
    .B_0_address0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_0_address0),
    .B_0_ce0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_0_ce0),
    .B_0_we0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_0_we0),
    .B_0_d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_0_d0),
    .B_1_address0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_1_address0),
    .B_1_ce0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_1_ce0),
    .B_1_we0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_1_we0),
    .B_1_d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_1_d0),
    .B_2_address0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_2_address0),
    .B_2_ce0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_2_ce0),
    .B_2_we0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_2_we0),
    .B_2_d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_2_d0),
    .B_3_address0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_3_address0),
    .B_3_ce0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_3_ce0),
    .B_3_we0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_3_we0),
    .B_3_d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_3_d0),
    .B_4_address0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_4_address0),
    .B_4_ce0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_4_ce0),
    .B_4_we0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_4_we0),
    .B_4_d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_4_d0),
    .B_5_address0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_5_address0),
    .B_5_ce0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_5_ce0),
    .B_5_we0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_5_we0),
    .B_5_d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_5_d0),
    .B_6_address0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_6_address0),
    .B_6_ce0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_6_ce0),
    .B_6_we0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_6_we0),
    .B_6_d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_6_d0),
    .B_7_address0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_7_address0),
    .B_7_ce0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_7_ce0),
    .B_7_we0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_7_we0),
    .B_7_d0(grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_7_d0)
);

main_main_Pipeline_VITIS_LOOP_610_2 grp_main_Pipeline_VITIS_LOOP_610_2_fu_152(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_ap_ready),
    .C_0_address0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_0_address0),
    .C_0_ce0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_0_ce0),
    .C_0_we0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_0_we0),
    .C_0_d0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_0_d0),
    .C_1_address0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_1_address0),
    .C_1_ce0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_1_ce0),
    .C_1_we0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_1_we0),
    .C_1_d0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_1_d0),
    .C_2_address0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_2_address0),
    .C_2_ce0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_2_ce0),
    .C_2_we0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_2_we0),
    .C_2_d0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_2_d0),
    .C_3_address0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_3_address0),
    .C_3_ce0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_3_ce0),
    .C_3_we0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_3_we0),
    .C_3_d0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_3_d0),
    .C_4_address0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_4_address0),
    .C_4_ce0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_4_ce0),
    .C_4_we0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_4_we0),
    .C_4_d0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_4_d0),
    .C_5_address0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_5_address0),
    .C_5_ce0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_5_ce0),
    .C_5_we0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_5_we0),
    .C_5_d0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_5_d0),
    .C_6_address0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_6_address0),
    .C_6_ce0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_6_ce0),
    .C_6_we0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_6_we0),
    .C_6_d0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_6_d0),
    .C_7_address0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_7_address0),
    .C_7_ce0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_7_ce0),
    .C_7_we0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_7_we0),
    .C_7_d0(grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_7_d0)
);

main_matrixmult grp_matrixmult_fu_172(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_matrixmult_fu_172_ap_start),
    .ap_done(grp_matrixmult_fu_172_ap_done),
    .ap_idle(grp_matrixmult_fu_172_ap_idle),
    .ap_ready(grp_matrixmult_fu_172_ap_ready),
    .A_0_address0(grp_matrixmult_fu_172_A_0_address0),
    .A_0_ce0(grp_matrixmult_fu_172_A_0_ce0),
    .A_0_q0(A_0_q0),
    .A_1_address0(grp_matrixmult_fu_172_A_1_address0),
    .A_1_ce0(grp_matrixmult_fu_172_A_1_ce0),
    .A_1_q0(A_1_q0),
    .A_2_address0(grp_matrixmult_fu_172_A_2_address0),
    .A_2_ce0(grp_matrixmult_fu_172_A_2_ce0),
    .A_2_q0(A_2_q0),
    .A_3_address0(grp_matrixmult_fu_172_A_3_address0),
    .A_3_ce0(grp_matrixmult_fu_172_A_3_ce0),
    .A_3_q0(A_3_q0),
    .A_4_address0(grp_matrixmult_fu_172_A_4_address0),
    .A_4_ce0(grp_matrixmult_fu_172_A_4_ce0),
    .A_4_q0(A_4_q0),
    .A_5_address0(grp_matrixmult_fu_172_A_5_address0),
    .A_5_ce0(grp_matrixmult_fu_172_A_5_ce0),
    .A_5_q0(A_5_q0),
    .A_6_address0(grp_matrixmult_fu_172_A_6_address0),
    .A_6_ce0(grp_matrixmult_fu_172_A_6_ce0),
    .A_6_q0(A_6_q0),
    .A_7_address0(grp_matrixmult_fu_172_A_7_address0),
    .A_7_ce0(grp_matrixmult_fu_172_A_7_ce0),
    .A_7_q0(A_7_q0),
    .B_0_address0(grp_matrixmult_fu_172_B_0_address0),
    .B_0_ce0(grp_matrixmult_fu_172_B_0_ce0),
    .B_0_q0(B_0_q0),
    .B_1_address0(grp_matrixmult_fu_172_B_1_address0),
    .B_1_ce0(grp_matrixmult_fu_172_B_1_ce0),
    .B_1_q0(B_1_q0),
    .B_2_address0(grp_matrixmult_fu_172_B_2_address0),
    .B_2_ce0(grp_matrixmult_fu_172_B_2_ce0),
    .B_2_q0(B_2_q0),
    .B_3_address0(grp_matrixmult_fu_172_B_3_address0),
    .B_3_ce0(grp_matrixmult_fu_172_B_3_ce0),
    .B_3_q0(B_3_q0),
    .B_4_address0(grp_matrixmult_fu_172_B_4_address0),
    .B_4_ce0(grp_matrixmult_fu_172_B_4_ce0),
    .B_4_q0(B_4_q0),
    .B_5_address0(grp_matrixmult_fu_172_B_5_address0),
    .B_5_ce0(grp_matrixmult_fu_172_B_5_ce0),
    .B_5_q0(B_5_q0),
    .B_6_address0(grp_matrixmult_fu_172_B_6_address0),
    .B_6_ce0(grp_matrixmult_fu_172_B_6_ce0),
    .B_6_q0(B_6_q0),
    .B_7_address0(grp_matrixmult_fu_172_B_7_address0),
    .B_7_ce0(grp_matrixmult_fu_172_B_7_ce0),
    .B_7_q0(B_7_q0),
    .C_0_address0(grp_matrixmult_fu_172_C_0_address0),
    .C_0_ce0(grp_matrixmult_fu_172_C_0_ce0),
    .C_0_we0(grp_matrixmult_fu_172_C_0_we0),
    .C_0_d0(grp_matrixmult_fu_172_C_0_d0),
    .C_1_address0(grp_matrixmult_fu_172_C_1_address0),
    .C_1_ce0(grp_matrixmult_fu_172_C_1_ce0),
    .C_1_we0(grp_matrixmult_fu_172_C_1_we0),
    .C_1_d0(grp_matrixmult_fu_172_C_1_d0),
    .C_2_address0(grp_matrixmult_fu_172_C_2_address0),
    .C_2_ce0(grp_matrixmult_fu_172_C_2_ce0),
    .C_2_we0(grp_matrixmult_fu_172_C_2_we0),
    .C_2_d0(grp_matrixmult_fu_172_C_2_d0),
    .C_3_address0(grp_matrixmult_fu_172_C_3_address0),
    .C_3_ce0(grp_matrixmult_fu_172_C_3_ce0),
    .C_3_we0(grp_matrixmult_fu_172_C_3_we0),
    .C_3_d0(grp_matrixmult_fu_172_C_3_d0),
    .C_4_address0(grp_matrixmult_fu_172_C_4_address0),
    .C_4_ce0(grp_matrixmult_fu_172_C_4_ce0),
    .C_4_we0(grp_matrixmult_fu_172_C_4_we0),
    .C_4_d0(grp_matrixmult_fu_172_C_4_d0),
    .C_5_address0(grp_matrixmult_fu_172_C_5_address0),
    .C_5_ce0(grp_matrixmult_fu_172_C_5_ce0),
    .C_5_we0(grp_matrixmult_fu_172_C_5_we0),
    .C_5_d0(grp_matrixmult_fu_172_C_5_d0),
    .C_6_address0(grp_matrixmult_fu_172_C_6_address0),
    .C_6_ce0(grp_matrixmult_fu_172_C_6_ce0),
    .C_6_we0(grp_matrixmult_fu_172_C_6_we0),
    .C_6_d0(grp_matrixmult_fu_172_C_6_d0),
    .C_7_address0(grp_matrixmult_fu_172_C_7_address0),
    .C_7_ce0(grp_matrixmult_fu_172_C_7_ce0),
    .C_7_we0(grp_matrixmult_fu_172_C_7_we0),
    .C_7_d0(grp_matrixmult_fu_172_C_7_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_matrixmult_fu_172_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_matrixmult_fu_172_ap_start_reg <= 1'b1;
        end else if ((grp_matrixmult_fu_172_ap_ready == 1'b1)) begin
            grp_matrixmult_fu_172_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        A_0_address0 = grp_matrixmult_fu_172_A_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_0_address0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_0_address0;
    end else begin
        A_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        A_0_ce0 = grp_matrixmult_fu_172_A_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_0_ce0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_0_ce0;
    end else begin
        A_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        A_0_we0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_0_we0;
    end else begin
        A_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        A_1_address0 = grp_matrixmult_fu_172_A_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_1_address0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_1_address0;
    end else begin
        A_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        A_1_ce0 = grp_matrixmult_fu_172_A_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_1_ce0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_1_ce0;
    end else begin
        A_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        A_1_we0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_1_we0;
    end else begin
        A_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        A_2_address0 = grp_matrixmult_fu_172_A_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_2_address0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_2_address0;
    end else begin
        A_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        A_2_ce0 = grp_matrixmult_fu_172_A_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_2_ce0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_2_ce0;
    end else begin
        A_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        A_2_we0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_2_we0;
    end else begin
        A_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        A_3_address0 = grp_matrixmult_fu_172_A_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_3_address0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_3_address0;
    end else begin
        A_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        A_3_ce0 = grp_matrixmult_fu_172_A_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_3_ce0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_3_ce0;
    end else begin
        A_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        A_3_we0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_3_we0;
    end else begin
        A_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        A_4_address0 = grp_matrixmult_fu_172_A_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_4_address0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_4_address0;
    end else begin
        A_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        A_4_ce0 = grp_matrixmult_fu_172_A_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_4_ce0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_4_ce0;
    end else begin
        A_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        A_4_we0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_4_we0;
    end else begin
        A_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        A_5_address0 = grp_matrixmult_fu_172_A_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_5_address0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_5_address0;
    end else begin
        A_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        A_5_ce0 = grp_matrixmult_fu_172_A_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_5_ce0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_5_ce0;
    end else begin
        A_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        A_5_we0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_5_we0;
    end else begin
        A_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        A_6_address0 = grp_matrixmult_fu_172_A_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_6_address0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_6_address0;
    end else begin
        A_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        A_6_ce0 = grp_matrixmult_fu_172_A_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_6_ce0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_6_ce0;
    end else begin
        A_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        A_6_we0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_6_we0;
    end else begin
        A_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        A_7_address0 = grp_matrixmult_fu_172_A_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_7_address0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_7_address0;
    end else begin
        A_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        A_7_ce0 = grp_matrixmult_fu_172_A_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_7_ce0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_7_ce0;
    end else begin
        A_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        A_7_we0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_A_7_we0;
    end else begin
        A_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        B_0_address0 = grp_matrixmult_fu_172_B_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        B_0_address0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_0_address0;
    end else begin
        B_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        B_0_ce0 = grp_matrixmult_fu_172_B_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        B_0_ce0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_0_ce0;
    end else begin
        B_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        B_0_we0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_0_we0;
    end else begin
        B_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        B_1_address0 = grp_matrixmult_fu_172_B_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        B_1_address0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_1_address0;
    end else begin
        B_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        B_1_ce0 = grp_matrixmult_fu_172_B_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        B_1_ce0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_1_ce0;
    end else begin
        B_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        B_1_we0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_1_we0;
    end else begin
        B_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        B_2_address0 = grp_matrixmult_fu_172_B_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        B_2_address0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_2_address0;
    end else begin
        B_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        B_2_ce0 = grp_matrixmult_fu_172_B_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        B_2_ce0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_2_ce0;
    end else begin
        B_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        B_2_we0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_2_we0;
    end else begin
        B_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        B_3_address0 = grp_matrixmult_fu_172_B_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        B_3_address0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_3_address0;
    end else begin
        B_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        B_3_ce0 = grp_matrixmult_fu_172_B_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        B_3_ce0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_3_ce0;
    end else begin
        B_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        B_3_we0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_3_we0;
    end else begin
        B_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        B_4_address0 = grp_matrixmult_fu_172_B_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        B_4_address0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_4_address0;
    end else begin
        B_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        B_4_ce0 = grp_matrixmult_fu_172_B_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        B_4_ce0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_4_ce0;
    end else begin
        B_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        B_4_we0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_4_we0;
    end else begin
        B_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        B_5_address0 = grp_matrixmult_fu_172_B_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        B_5_address0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_5_address0;
    end else begin
        B_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        B_5_ce0 = grp_matrixmult_fu_172_B_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        B_5_ce0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_5_ce0;
    end else begin
        B_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        B_5_we0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_5_we0;
    end else begin
        B_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        B_6_address0 = grp_matrixmult_fu_172_B_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        B_6_address0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_6_address0;
    end else begin
        B_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        B_6_ce0 = grp_matrixmult_fu_172_B_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        B_6_ce0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_6_ce0;
    end else begin
        B_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        B_6_we0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_6_we0;
    end else begin
        B_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        B_7_address0 = grp_matrixmult_fu_172_B_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        B_7_address0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_7_address0;
    end else begin
        B_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        B_7_ce0 = grp_matrixmult_fu_172_B_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        B_7_ce0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_7_ce0;
    end else begin
        B_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        B_7_we0 = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_B_7_we0;
    end else begin
        B_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_0_address0 = grp_matrixmult_fu_172_C_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_0_address0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_0_address0;
    end else begin
        C_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_0_ce0 = grp_matrixmult_fu_172_C_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_0_ce0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_0_ce0;
    end else begin
        C_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_0_d0 = grp_matrixmult_fu_172_C_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_0_d0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_0_d0;
    end else begin
        C_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_0_we0 = grp_matrixmult_fu_172_C_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_0_we0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_0_we0;
    end else begin
        C_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_1_address0 = grp_matrixmult_fu_172_C_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_1_address0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_1_address0;
    end else begin
        C_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_1_ce0 = grp_matrixmult_fu_172_C_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_1_ce0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_1_ce0;
    end else begin
        C_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_1_d0 = grp_matrixmult_fu_172_C_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_1_d0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_1_d0;
    end else begin
        C_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_1_we0 = grp_matrixmult_fu_172_C_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_1_we0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_1_we0;
    end else begin
        C_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_2_address0 = grp_matrixmult_fu_172_C_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_2_address0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_2_address0;
    end else begin
        C_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_2_ce0 = grp_matrixmult_fu_172_C_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_2_ce0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_2_ce0;
    end else begin
        C_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_2_d0 = grp_matrixmult_fu_172_C_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_2_d0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_2_d0;
    end else begin
        C_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_2_we0 = grp_matrixmult_fu_172_C_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_2_we0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_2_we0;
    end else begin
        C_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_3_address0 = grp_matrixmult_fu_172_C_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_3_address0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_3_address0;
    end else begin
        C_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_3_ce0 = grp_matrixmult_fu_172_C_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_3_ce0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_3_ce0;
    end else begin
        C_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_3_d0 = grp_matrixmult_fu_172_C_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_3_d0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_3_d0;
    end else begin
        C_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_3_we0 = grp_matrixmult_fu_172_C_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_3_we0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_3_we0;
    end else begin
        C_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_4_address0 = grp_matrixmult_fu_172_C_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_4_address0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_4_address0;
    end else begin
        C_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_4_ce0 = grp_matrixmult_fu_172_C_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_4_ce0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_4_ce0;
    end else begin
        C_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_4_d0 = grp_matrixmult_fu_172_C_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_4_d0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_4_d0;
    end else begin
        C_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_4_we0 = grp_matrixmult_fu_172_C_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_4_we0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_4_we0;
    end else begin
        C_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_5_address0 = grp_matrixmult_fu_172_C_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_5_address0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_5_address0;
    end else begin
        C_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_5_ce0 = grp_matrixmult_fu_172_C_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_5_ce0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_5_ce0;
    end else begin
        C_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_5_d0 = grp_matrixmult_fu_172_C_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_5_d0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_5_d0;
    end else begin
        C_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_5_we0 = grp_matrixmult_fu_172_C_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_5_we0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_5_we0;
    end else begin
        C_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_6_address0 = grp_matrixmult_fu_172_C_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_6_address0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_6_address0;
    end else begin
        C_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_6_ce0 = grp_matrixmult_fu_172_C_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_6_ce0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_6_ce0;
    end else begin
        C_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_6_d0 = grp_matrixmult_fu_172_C_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_6_d0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_6_d0;
    end else begin
        C_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_6_we0 = grp_matrixmult_fu_172_C_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_6_we0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_6_we0;
    end else begin
        C_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_7_address0 = grp_matrixmult_fu_172_C_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_7_address0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_7_address0;
    end else begin
        C_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_7_ce0 = grp_matrixmult_fu_172_C_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_7_ce0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_7_ce0;
    end else begin
        C_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_7_d0 = grp_matrixmult_fu_172_C_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_7_d0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_7_d0;
    end else begin
        C_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        C_7_we0 = grp_matrixmult_fu_172_C_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_7_we0 = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_C_7_we0;
    end else begin
        C_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_matrixmult_fu_172_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_matrixmult_fu_172_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_matrixmult_fu_172_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_matrixmult_fu_172_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_ap_done == 1'b0) | (grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_ap_done == 1'b0));
end

assign ap_return = 32'd0;

assign grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_ap_start = grp_main_Pipeline_VITIS_LOOP_590_1_fu_114_ap_start_reg;

assign grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_ap_start = grp_main_Pipeline_VITIS_LOOP_610_2_fu_152_ap_start_reg;

assign grp_matrixmult_fu_172_ap_start = grp_matrixmult_fu_172_ap_start_reg;

endmodule //main
