// Seed: 41431572
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    inout id_2,
    output logic id_3
);
  logic id_4 = 1'd0;
  logic id_5;
endmodule
