0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/Raphael/Documents/Uni/FYP/Fpgastuff/ddr3_build2.sim/sim_1/synth/func/xsim/top_func_synth.v,1615048174,verilog,,,,clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;glbl;lru_cache_2;mig_7series_0;mig_7series_0_mig_7series_0_mig;mig_7series_0_mig_7series_v4_2_arb_mux;mig_7series_0_mig_7series_v4_2_arb_row_col;mig_7series_0_mig_7series_v4_2_arb_select;mig_7series_0_mig_7series_v4_2_bank_cntrl;mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized0;mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized1;mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized2;mig_7series_0_mig_7series_v4_2_bank_common;mig_7series_0_mig_7series_v4_2_bank_compare;mig_7series_0_mig_7series_v4_2_bank_compare_0;mig_7series_0_mig_7series_v4_2_bank_compare_1;mig_7series_0_mig_7series_v4_2_bank_compare_2;mig_7series_0_mig_7series_v4_2_bank_mach;mig_7series_0_mig_7series_v4_2_bank_queue;mig_7series_0_mig_7series_v4_2_bank_queue__parameterized0;mig_7series_0_mig_7series_v4_2_bank_queue__parameterized1;mig_7series_0_mig_7series_v4_2_bank_queue__parameterized2;mig_7series_0_mig_7series_v4_2_bank_state;mig_7series_0_mig_7series_v4_2_bank_state__parameterized0;mig_7series_0_mig_7series_v4_2_bank_state__parameterized1;mig_7series_0_mig_7series_v4_2_bank_state__parameterized2;mig_7series_0_mig_7series_v4_2_clk_ibuf;mig_7series_0_mig_7series_v4_2_col_mach;mig_7series_0_mig_7series_v4_2_ddr_byte_group_io;mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized0;mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized1;mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized2;mig_7series_0_mig_7series_v4_2_ddr_byte_lane;mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized0;mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized1;mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized2;mig_7series_0_mig_7series_v4_2_ddr_calib_top;mig_7series_0_mig_7series_v4_2_ddr_if_post_fifo;mig_7series_0_mig_7series_v4_2_ddr_if_post_fifo_7;mig_7series_0_mig_7series_v4_2_ddr_mc_phy;mig_7series_0_mig_7series_v4_2_ddr_mc_phy_wrapper;mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo;mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0;mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_6;mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1;mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_10;mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_8;mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_9;mig_7series_0_mig_7series_v4_2_ddr_phy_4lanes;mig_7series_0_mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay;mig_7series_0_mig_7series_v4_2_ddr_phy_dqs_found_cal_hr;mig_7series_0_mig_7series_v4_2_ddr_phy_init;mig_7series_0_mig_7series_v4_2_ddr_phy_rdlvl;mig_7series_0_mig_7series_v4_2_ddr_phy_tempmon;mig_7series_0_mig_7series_v4_2_ddr_phy_top;mig_7series_0_mig_7series_v4_2_ddr_phy_wrcal;mig_7series_0_mig_7series_v4_2_ddr_phy_wrlvl;mig_7series_0_mig_7series_v4_2_infrastructure;mig_7series_0_mig_7series_v4_2_iodelay_ctrl;mig_7series_0_mig_7series_v4_2_mc;mig_7series_0_mig_7series_v4_2_mem_intfc;mig_7series_0_mig_7series_v4_2_memc_ui_top_std;mig_7series_0_mig_7series_v4_2_rank_cntrl;mig_7series_0_mig_7series_v4_2_rank_common;mig_7series_0_mig_7series_v4_2_rank_mach;mig_7series_0_mig_7series_v4_2_round_robin_arb;mig_7series_0_mig_7series_v4_2_round_robin_arb__parameterized1;mig_7series_0_mig_7series_v4_2_round_robin_arb__parameterized1_3;mig_7series_0_mig_7series_v4_2_round_robin_arb__parameterized1_4;mig_7series_0_mig_7series_v4_2_round_robin_arb__parameterized1_5;mig_7series_0_mig_7series_v4_2_tempmon;mig_7series_0_mig_7series_v4_2_ui_cmd;mig_7series_0_mig_7series_v4_2_ui_rd_data;mig_7series_0_mig_7series_v4_2_ui_top;mig_7series_0_mig_7series_v4_2_ui_wr_data;mig_wrapper_1;top;userland,,,../../../../../ddr3_build2.gen/sources_1/ip/clk_wiz_0,,,,,
