static inline void _nvme_check_size(void)\r\n{\r\nBUILD_BUG_ON(sizeof(struct nvme_rw_command) != 64);\r\nBUILD_BUG_ON(sizeof(struct nvme_create_cq) != 64);\r\nBUILD_BUG_ON(sizeof(struct nvme_create_sq) != 64);\r\nBUILD_BUG_ON(sizeof(struct nvme_delete_queue) != 64);\r\nBUILD_BUG_ON(sizeof(struct nvme_features) != 64);\r\nBUILD_BUG_ON(sizeof(struct nvme_command) != 64);\r\nBUILD_BUG_ON(sizeof(struct nvme_id_ctrl) != 4096);\r\nBUILD_BUG_ON(sizeof(struct nvme_id_ns) != 4096);\r\nBUILD_BUG_ON(sizeof(struct nvme_lba_range_type) != 64);\r\n}\r\nstatic struct nvme_cmd_info *nvme_cmd_info(struct nvme_queue *nvmeq)\r\n{\r\nreturn (void *)&nvmeq->cmdid_data[BITS_TO_LONGS(nvmeq->q_depth)];\r\n}\r\nstatic int alloc_cmdid(struct nvme_queue *nvmeq, void *ctx,\r\nnvme_completion_fn handler, unsigned timeout)\r\n{\r\nint depth = nvmeq->q_depth - 1;\r\nstruct nvme_cmd_info *info = nvme_cmd_info(nvmeq);\r\nint cmdid;\r\ndo {\r\ncmdid = find_first_zero_bit(nvmeq->cmdid_data, depth);\r\nif (cmdid >= depth)\r\nreturn -EBUSY;\r\n} while (test_and_set_bit(cmdid, nvmeq->cmdid_data));\r\ninfo[cmdid].fn = handler;\r\ninfo[cmdid].ctx = ctx;\r\ninfo[cmdid].timeout = jiffies + timeout;\r\nreturn cmdid;\r\n}\r\nstatic int alloc_cmdid_killable(struct nvme_queue *nvmeq, void *ctx,\r\nnvme_completion_fn handler, unsigned timeout)\r\n{\r\nint cmdid;\r\nwait_event_killable(nvmeq->sq_full,\r\n(cmdid = alloc_cmdid(nvmeq, ctx, handler, timeout)) >= 0);\r\nreturn (cmdid < 0) ? -EINTR : cmdid;\r\n}\r\nstatic void special_completion(struct nvme_dev *dev, void *ctx,\r\nstruct nvme_completion *cqe)\r\n{\r\nif (ctx == CMD_CTX_CANCELLED)\r\nreturn;\r\nif (ctx == CMD_CTX_FLUSH)\r\nreturn;\r\nif (ctx == CMD_CTX_COMPLETED) {\r\ndev_warn(&dev->pci_dev->dev,\r\n"completed id %d twice on queue %d\n",\r\ncqe->command_id, le16_to_cpup(&cqe->sq_id));\r\nreturn;\r\n}\r\nif (ctx == CMD_CTX_INVALID) {\r\ndev_warn(&dev->pci_dev->dev,\r\n"invalid id %d completed on queue %d\n",\r\ncqe->command_id, le16_to_cpup(&cqe->sq_id));\r\nreturn;\r\n}\r\ndev_warn(&dev->pci_dev->dev, "Unknown special completion %p\n", ctx);\r\n}\r\nstatic void *free_cmdid(struct nvme_queue *nvmeq, int cmdid,\r\nnvme_completion_fn *fn)\r\n{\r\nvoid *ctx;\r\nstruct nvme_cmd_info *info = nvme_cmd_info(nvmeq);\r\nif (cmdid >= nvmeq->q_depth) {\r\n*fn = special_completion;\r\nreturn CMD_CTX_INVALID;\r\n}\r\n*fn = info[cmdid].fn;\r\nctx = info[cmdid].ctx;\r\ninfo[cmdid].fn = special_completion;\r\ninfo[cmdid].ctx = CMD_CTX_COMPLETED;\r\nclear_bit(cmdid, nvmeq->cmdid_data);\r\nwake_up(&nvmeq->sq_full);\r\nreturn ctx;\r\n}\r\nstatic void *cancel_cmdid(struct nvme_queue *nvmeq, int cmdid,\r\nnvme_completion_fn *fn)\r\n{\r\nvoid *ctx;\r\nstruct nvme_cmd_info *info = nvme_cmd_info(nvmeq);\r\nif (fn)\r\n*fn = info[cmdid].fn;\r\nctx = info[cmdid].ctx;\r\ninfo[cmdid].fn = special_completion;\r\ninfo[cmdid].ctx = CMD_CTX_CANCELLED;\r\nreturn ctx;\r\n}\r\nstatic struct nvme_queue *get_nvmeq(struct nvme_dev *dev)\r\n{\r\nreturn dev->queues[get_cpu() + 1];\r\n}\r\nstatic void put_nvmeq(struct nvme_queue *nvmeq)\r\n{\r\nput_cpu();\r\n}\r\nstatic int nvme_submit_cmd(struct nvme_queue *nvmeq, struct nvme_command *cmd)\r\n{\r\nunsigned long flags;\r\nu16 tail;\r\nspin_lock_irqsave(&nvmeq->q_lock, flags);\r\ntail = nvmeq->sq_tail;\r\nmemcpy(&nvmeq->sq_cmds[tail], cmd, sizeof(*cmd));\r\nif (++tail == nvmeq->q_depth)\r\ntail = 0;\r\nwritel(tail, nvmeq->q_db);\r\nnvmeq->sq_tail = tail;\r\nspin_unlock_irqrestore(&nvmeq->q_lock, flags);\r\nreturn 0;\r\n}\r\nstatic __le64 **iod_list(struct nvme_iod *iod)\r\n{\r\nreturn ((void *)iod) + iod->offset;\r\n}\r\nstatic int nvme_npages(unsigned size)\r\n{\r\nunsigned nprps = DIV_ROUND_UP(size + PAGE_SIZE, PAGE_SIZE);\r\nreturn DIV_ROUND_UP(8 * nprps, PAGE_SIZE - 8);\r\n}\r\nstatic struct nvme_iod *\r\nnvme_alloc_iod(unsigned nseg, unsigned nbytes, gfp_t gfp)\r\n{\r\nstruct nvme_iod *iod = kmalloc(sizeof(struct nvme_iod) +\r\nsizeof(__le64 *) * nvme_npages(nbytes) +\r\nsizeof(struct scatterlist) * nseg, gfp);\r\nif (iod) {\r\niod->offset = offsetof(struct nvme_iod, sg[nseg]);\r\niod->npages = -1;\r\niod->length = nbytes;\r\n}\r\nreturn iod;\r\n}\r\nstatic void nvme_free_iod(struct nvme_dev *dev, struct nvme_iod *iod)\r\n{\r\nconst int last_prp = PAGE_SIZE / 8 - 1;\r\nint i;\r\n__le64 **list = iod_list(iod);\r\ndma_addr_t prp_dma = iod->first_dma;\r\nif (iod->npages == 0)\r\ndma_pool_free(dev->prp_small_pool, list[0], prp_dma);\r\nfor (i = 0; i < iod->npages; i++) {\r\n__le64 *prp_list = list[i];\r\ndma_addr_t next_prp_dma = le64_to_cpu(prp_list[last_prp]);\r\ndma_pool_free(dev->prp_page_pool, prp_list, prp_dma);\r\nprp_dma = next_prp_dma;\r\n}\r\nkfree(iod);\r\n}\r\nstatic void requeue_bio(struct nvme_dev *dev, struct bio *bio)\r\n{\r\nstruct nvme_queue *nvmeq = get_nvmeq(dev);\r\nif (bio_list_empty(&nvmeq->sq_cong))\r\nadd_wait_queue(&nvmeq->sq_full, &nvmeq->sq_cong_wait);\r\nbio_list_add(&nvmeq->sq_cong, bio);\r\nput_nvmeq(nvmeq);\r\nwake_up_process(nvme_thread);\r\n}\r\nstatic void bio_completion(struct nvme_dev *dev, void *ctx,\r\nstruct nvme_completion *cqe)\r\n{\r\nstruct nvme_iod *iod = ctx;\r\nstruct bio *bio = iod->private;\r\nu16 status = le16_to_cpup(&cqe->status) >> 1;\r\ndma_unmap_sg(&dev->pci_dev->dev, iod->sg, iod->nents,\r\nbio_data_dir(bio) ? DMA_TO_DEVICE : DMA_FROM_DEVICE);\r\nnvme_free_iod(dev, iod);\r\nif (status) {\r\nbio_endio(bio, -EIO);\r\n} else if (bio->bi_vcnt > bio->bi_idx) {\r\nrequeue_bio(dev, bio);\r\n} else {\r\nbio_endio(bio, 0);\r\n}\r\n}\r\nstatic int nvme_setup_prps(struct nvme_dev *dev,\r\nstruct nvme_common_command *cmd, struct nvme_iod *iod,\r\nint total_len, gfp_t gfp)\r\n{\r\nstruct dma_pool *pool;\r\nint length = total_len;\r\nstruct scatterlist *sg = iod->sg;\r\nint dma_len = sg_dma_len(sg);\r\nu64 dma_addr = sg_dma_address(sg);\r\nint offset = offset_in_page(dma_addr);\r\n__le64 *prp_list;\r\n__le64 **list = iod_list(iod);\r\ndma_addr_t prp_dma;\r\nint nprps, i;\r\ncmd->prp1 = cpu_to_le64(dma_addr);\r\nlength -= (PAGE_SIZE - offset);\r\nif (length <= 0)\r\nreturn total_len;\r\ndma_len -= (PAGE_SIZE - offset);\r\nif (dma_len) {\r\ndma_addr += (PAGE_SIZE - offset);\r\n} else {\r\nsg = sg_next(sg);\r\ndma_addr = sg_dma_address(sg);\r\ndma_len = sg_dma_len(sg);\r\n}\r\nif (length <= PAGE_SIZE) {\r\ncmd->prp2 = cpu_to_le64(dma_addr);\r\nreturn total_len;\r\n}\r\nnprps = DIV_ROUND_UP(length, PAGE_SIZE);\r\nif (nprps <= (256 / 8)) {\r\npool = dev->prp_small_pool;\r\niod->npages = 0;\r\n} else {\r\npool = dev->prp_page_pool;\r\niod->npages = 1;\r\n}\r\nprp_list = dma_pool_alloc(pool, gfp, &prp_dma);\r\nif (!prp_list) {\r\ncmd->prp2 = cpu_to_le64(dma_addr);\r\niod->npages = -1;\r\nreturn (total_len - length) + PAGE_SIZE;\r\n}\r\nlist[0] = prp_list;\r\niod->first_dma = prp_dma;\r\ncmd->prp2 = cpu_to_le64(prp_dma);\r\ni = 0;\r\nfor (;;) {\r\nif (i == PAGE_SIZE / 8) {\r\n__le64 *old_prp_list = prp_list;\r\nprp_list = dma_pool_alloc(pool, gfp, &prp_dma);\r\nif (!prp_list)\r\nreturn total_len - length;\r\nlist[iod->npages++] = prp_list;\r\nprp_list[0] = old_prp_list[i - 1];\r\nold_prp_list[i - 1] = cpu_to_le64(prp_dma);\r\ni = 1;\r\n}\r\nprp_list[i++] = cpu_to_le64(dma_addr);\r\ndma_len -= PAGE_SIZE;\r\ndma_addr += PAGE_SIZE;\r\nlength -= PAGE_SIZE;\r\nif (length <= 0)\r\nbreak;\r\nif (dma_len > 0)\r\ncontinue;\r\nBUG_ON(dma_len < 0);\r\nsg = sg_next(sg);\r\ndma_addr = sg_dma_address(sg);\r\ndma_len = sg_dma_len(sg);\r\n}\r\nreturn total_len;\r\n}\r\nstatic int nvme_map_bio(struct device *dev, struct nvme_iod *iod,\r\nstruct bio *bio, enum dma_data_direction dma_dir, int psegs)\r\n{\r\nstruct bio_vec *bvec, *bvprv = NULL;\r\nstruct scatterlist *sg = NULL;\r\nint i, old_idx, length = 0, nsegs = 0;\r\nsg_init_table(iod->sg, psegs);\r\nold_idx = bio->bi_idx;\r\nbio_for_each_segment(bvec, bio, i) {\r\nif (bvprv && BIOVEC_PHYS_MERGEABLE(bvprv, bvec)) {\r\nsg->length += bvec->bv_len;\r\n} else {\r\nif (bvprv && BIOVEC_NOT_VIRT_MERGEABLE(bvprv, bvec))\r\nbreak;\r\nsg = sg ? sg + 1 : iod->sg;\r\nsg_set_page(sg, bvec->bv_page, bvec->bv_len,\r\nbvec->bv_offset);\r\nnsegs++;\r\n}\r\nlength += bvec->bv_len;\r\nbvprv = bvec;\r\n}\r\nbio->bi_idx = i;\r\niod->nents = nsegs;\r\nsg_mark_end(sg);\r\nif (dma_map_sg(dev, iod->sg, iod->nents, dma_dir) == 0) {\r\nbio->bi_idx = old_idx;\r\nreturn -ENOMEM;\r\n}\r\nreturn length;\r\n}\r\nstatic int nvme_submit_flush(struct nvme_queue *nvmeq, struct nvme_ns *ns,\r\nint cmdid)\r\n{\r\nstruct nvme_command *cmnd = &nvmeq->sq_cmds[nvmeq->sq_tail];\r\nmemset(cmnd, 0, sizeof(*cmnd));\r\ncmnd->common.opcode = nvme_cmd_flush;\r\ncmnd->common.command_id = cmdid;\r\ncmnd->common.nsid = cpu_to_le32(ns->ns_id);\r\nif (++nvmeq->sq_tail == nvmeq->q_depth)\r\nnvmeq->sq_tail = 0;\r\nwritel(nvmeq->sq_tail, nvmeq->q_db);\r\nreturn 0;\r\n}\r\nstatic int nvme_submit_flush_data(struct nvme_queue *nvmeq, struct nvme_ns *ns)\r\n{\r\nint cmdid = alloc_cmdid(nvmeq, (void *)CMD_CTX_FLUSH,\r\nspecial_completion, NVME_IO_TIMEOUT);\r\nif (unlikely(cmdid < 0))\r\nreturn cmdid;\r\nreturn nvme_submit_flush(nvmeq, ns, cmdid);\r\n}\r\nstatic int nvme_submit_bio_queue(struct nvme_queue *nvmeq, struct nvme_ns *ns,\r\nstruct bio *bio)\r\n{\r\nstruct nvme_command *cmnd;\r\nstruct nvme_iod *iod;\r\nenum dma_data_direction dma_dir;\r\nint cmdid, length, result = -ENOMEM;\r\nu16 control;\r\nu32 dsmgmt;\r\nint psegs = bio_phys_segments(ns->queue, bio);\r\nif ((bio->bi_rw & REQ_FLUSH) && psegs) {\r\nresult = nvme_submit_flush_data(nvmeq, ns);\r\nif (result)\r\nreturn result;\r\n}\r\niod = nvme_alloc_iod(psegs, bio->bi_size, GFP_ATOMIC);\r\nif (!iod)\r\ngoto nomem;\r\niod->private = bio;\r\nresult = -EBUSY;\r\ncmdid = alloc_cmdid(nvmeq, iod, bio_completion, NVME_IO_TIMEOUT);\r\nif (unlikely(cmdid < 0))\r\ngoto free_iod;\r\nif ((bio->bi_rw & REQ_FLUSH) && !psegs)\r\nreturn nvme_submit_flush(nvmeq, ns, cmdid);\r\ncontrol = 0;\r\nif (bio->bi_rw & REQ_FUA)\r\ncontrol |= NVME_RW_FUA;\r\nif (bio->bi_rw & (REQ_FAILFAST_DEV | REQ_RAHEAD))\r\ncontrol |= NVME_RW_LR;\r\ndsmgmt = 0;\r\nif (bio->bi_rw & REQ_RAHEAD)\r\ndsmgmt |= NVME_RW_DSM_FREQ_PREFETCH;\r\ncmnd = &nvmeq->sq_cmds[nvmeq->sq_tail];\r\nmemset(cmnd, 0, sizeof(*cmnd));\r\nif (bio_data_dir(bio)) {\r\ncmnd->rw.opcode = nvme_cmd_write;\r\ndma_dir = DMA_TO_DEVICE;\r\n} else {\r\ncmnd->rw.opcode = nvme_cmd_read;\r\ndma_dir = DMA_FROM_DEVICE;\r\n}\r\nresult = nvme_map_bio(nvmeq->q_dmadev, iod, bio, dma_dir, psegs);\r\nif (result < 0)\r\ngoto free_iod;\r\nlength = result;\r\ncmnd->rw.command_id = cmdid;\r\ncmnd->rw.nsid = cpu_to_le32(ns->ns_id);\r\nlength = nvme_setup_prps(nvmeq->dev, &cmnd->common, iod, length,\r\nGFP_ATOMIC);\r\ncmnd->rw.slba = cpu_to_le64(bio->bi_sector >> (ns->lba_shift - 9));\r\ncmnd->rw.length = cpu_to_le16((length >> ns->lba_shift) - 1);\r\ncmnd->rw.control = cpu_to_le16(control);\r\ncmnd->rw.dsmgmt = cpu_to_le32(dsmgmt);\r\nbio->bi_sector += length >> 9;\r\nif (++nvmeq->sq_tail == nvmeq->q_depth)\r\nnvmeq->sq_tail = 0;\r\nwritel(nvmeq->sq_tail, nvmeq->q_db);\r\nreturn 0;\r\nfree_iod:\r\nnvme_free_iod(nvmeq->dev, iod);\r\nnomem:\r\nreturn result;\r\n}\r\nstatic void nvme_make_request(struct request_queue *q, struct bio *bio)\r\n{\r\nstruct nvme_ns *ns = q->queuedata;\r\nstruct nvme_queue *nvmeq = get_nvmeq(ns->dev);\r\nint result = -EBUSY;\r\nspin_lock_irq(&nvmeq->q_lock);\r\nif (bio_list_empty(&nvmeq->sq_cong))\r\nresult = nvme_submit_bio_queue(nvmeq, ns, bio);\r\nif (unlikely(result)) {\r\nif (bio_list_empty(&nvmeq->sq_cong))\r\nadd_wait_queue(&nvmeq->sq_full, &nvmeq->sq_cong_wait);\r\nbio_list_add(&nvmeq->sq_cong, bio);\r\n}\r\nspin_unlock_irq(&nvmeq->q_lock);\r\nput_nvmeq(nvmeq);\r\n}\r\nstatic irqreturn_t nvme_process_cq(struct nvme_queue *nvmeq)\r\n{\r\nu16 head, phase;\r\nhead = nvmeq->cq_head;\r\nphase = nvmeq->cq_phase;\r\nfor (;;) {\r\nvoid *ctx;\r\nnvme_completion_fn fn;\r\nstruct nvme_completion cqe = nvmeq->cqes[head];\r\nif ((le16_to_cpu(cqe.status) & 1) != phase)\r\nbreak;\r\nnvmeq->sq_head = le16_to_cpu(cqe.sq_head);\r\nif (++head == nvmeq->q_depth) {\r\nhead = 0;\r\nphase = !phase;\r\n}\r\nctx = free_cmdid(nvmeq, cqe.command_id, &fn);\r\nfn(nvmeq->dev, ctx, &cqe);\r\n}\r\nif (head == nvmeq->cq_head && phase == nvmeq->cq_phase)\r\nreturn IRQ_NONE;\r\nwritel(head, nvmeq->q_db + (1 << nvmeq->dev->db_stride));\r\nnvmeq->cq_head = head;\r\nnvmeq->cq_phase = phase;\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic irqreturn_t nvme_irq(int irq, void *data)\r\n{\r\nirqreturn_t result;\r\nstruct nvme_queue *nvmeq = data;\r\nspin_lock(&nvmeq->q_lock);\r\nresult = nvme_process_cq(nvmeq);\r\nspin_unlock(&nvmeq->q_lock);\r\nreturn result;\r\n}\r\nstatic irqreturn_t nvme_irq_check(int irq, void *data)\r\n{\r\nstruct nvme_queue *nvmeq = data;\r\nstruct nvme_completion cqe = nvmeq->cqes[nvmeq->cq_head];\r\nif ((le16_to_cpu(cqe.status) & 1) != nvmeq->cq_phase)\r\nreturn IRQ_NONE;\r\nreturn IRQ_WAKE_THREAD;\r\n}\r\nstatic void nvme_abort_command(struct nvme_queue *nvmeq, int cmdid)\r\n{\r\nspin_lock_irq(&nvmeq->q_lock);\r\ncancel_cmdid(nvmeq, cmdid, NULL);\r\nspin_unlock_irq(&nvmeq->q_lock);\r\n}\r\nstatic void sync_completion(struct nvme_dev *dev, void *ctx,\r\nstruct nvme_completion *cqe)\r\n{\r\nstruct sync_cmd_info *cmdinfo = ctx;\r\ncmdinfo->result = le32_to_cpup(&cqe->result);\r\ncmdinfo->status = le16_to_cpup(&cqe->status) >> 1;\r\nwake_up_process(cmdinfo->task);\r\n}\r\nstatic int nvme_submit_sync_cmd(struct nvme_queue *nvmeq,\r\nstruct nvme_command *cmd, u32 *result, unsigned timeout)\r\n{\r\nint cmdid;\r\nstruct sync_cmd_info cmdinfo;\r\ncmdinfo.task = current;\r\ncmdinfo.status = -EINTR;\r\ncmdid = alloc_cmdid_killable(nvmeq, &cmdinfo, sync_completion,\r\ntimeout);\r\nif (cmdid < 0)\r\nreturn cmdid;\r\ncmd->common.command_id = cmdid;\r\nset_current_state(TASK_KILLABLE);\r\nnvme_submit_cmd(nvmeq, cmd);\r\nschedule();\r\nif (cmdinfo.status == -EINTR) {\r\nnvme_abort_command(nvmeq, cmdid);\r\nreturn -EINTR;\r\n}\r\nif (result)\r\n*result = cmdinfo.result;\r\nreturn cmdinfo.status;\r\n}\r\nstatic int nvme_submit_admin_cmd(struct nvme_dev *dev, struct nvme_command *cmd,\r\nu32 *result)\r\n{\r\nreturn nvme_submit_sync_cmd(dev->queues[0], cmd, result, ADMIN_TIMEOUT);\r\n}\r\nstatic int adapter_delete_queue(struct nvme_dev *dev, u8 opcode, u16 id)\r\n{\r\nint status;\r\nstruct nvme_command c;\r\nmemset(&c, 0, sizeof(c));\r\nc.delete_queue.opcode = opcode;\r\nc.delete_queue.qid = cpu_to_le16(id);\r\nstatus = nvme_submit_admin_cmd(dev, &c, NULL);\r\nif (status)\r\nreturn -EIO;\r\nreturn 0;\r\n}\r\nstatic int adapter_alloc_cq(struct nvme_dev *dev, u16 qid,\r\nstruct nvme_queue *nvmeq)\r\n{\r\nint status;\r\nstruct nvme_command c;\r\nint flags = NVME_QUEUE_PHYS_CONTIG | NVME_CQ_IRQ_ENABLED;\r\nmemset(&c, 0, sizeof(c));\r\nc.create_cq.opcode = nvme_admin_create_cq;\r\nc.create_cq.prp1 = cpu_to_le64(nvmeq->cq_dma_addr);\r\nc.create_cq.cqid = cpu_to_le16(qid);\r\nc.create_cq.qsize = cpu_to_le16(nvmeq->q_depth - 1);\r\nc.create_cq.cq_flags = cpu_to_le16(flags);\r\nc.create_cq.irq_vector = cpu_to_le16(nvmeq->cq_vector);\r\nstatus = nvme_submit_admin_cmd(dev, &c, NULL);\r\nif (status)\r\nreturn -EIO;\r\nreturn 0;\r\n}\r\nstatic int adapter_alloc_sq(struct nvme_dev *dev, u16 qid,\r\nstruct nvme_queue *nvmeq)\r\n{\r\nint status;\r\nstruct nvme_command c;\r\nint flags = NVME_QUEUE_PHYS_CONTIG | NVME_SQ_PRIO_MEDIUM;\r\nmemset(&c, 0, sizeof(c));\r\nc.create_sq.opcode = nvme_admin_create_sq;\r\nc.create_sq.prp1 = cpu_to_le64(nvmeq->sq_dma_addr);\r\nc.create_sq.sqid = cpu_to_le16(qid);\r\nc.create_sq.qsize = cpu_to_le16(nvmeq->q_depth - 1);\r\nc.create_sq.sq_flags = cpu_to_le16(flags);\r\nc.create_sq.cqid = cpu_to_le16(qid);\r\nstatus = nvme_submit_admin_cmd(dev, &c, NULL);\r\nif (status)\r\nreturn -EIO;\r\nreturn 0;\r\n}\r\nstatic int adapter_delete_cq(struct nvme_dev *dev, u16 cqid)\r\n{\r\nreturn adapter_delete_queue(dev, nvme_admin_delete_cq, cqid);\r\n}\r\nstatic int adapter_delete_sq(struct nvme_dev *dev, u16 sqid)\r\n{\r\nreturn adapter_delete_queue(dev, nvme_admin_delete_sq, sqid);\r\n}\r\nstatic int nvme_identify(struct nvme_dev *dev, unsigned nsid, unsigned cns,\r\ndma_addr_t dma_addr)\r\n{\r\nstruct nvme_command c;\r\nmemset(&c, 0, sizeof(c));\r\nc.identify.opcode = nvme_admin_identify;\r\nc.identify.nsid = cpu_to_le32(nsid);\r\nc.identify.prp1 = cpu_to_le64(dma_addr);\r\nc.identify.cns = cpu_to_le32(cns);\r\nreturn nvme_submit_admin_cmd(dev, &c, NULL);\r\n}\r\nstatic int nvme_get_features(struct nvme_dev *dev, unsigned fid,\r\nunsigned dword11, dma_addr_t dma_addr)\r\n{\r\nstruct nvme_command c;\r\nmemset(&c, 0, sizeof(c));\r\nc.features.opcode = nvme_admin_get_features;\r\nc.features.prp1 = cpu_to_le64(dma_addr);\r\nc.features.fid = cpu_to_le32(fid);\r\nc.features.dword11 = cpu_to_le32(dword11);\r\nreturn nvme_submit_admin_cmd(dev, &c, NULL);\r\n}\r\nstatic int nvme_set_features(struct nvme_dev *dev, unsigned fid,\r\nunsigned dword11, dma_addr_t dma_addr, u32 *result)\r\n{\r\nstruct nvme_command c;\r\nmemset(&c, 0, sizeof(c));\r\nc.features.opcode = nvme_admin_set_features;\r\nc.features.prp1 = cpu_to_le64(dma_addr);\r\nc.features.fid = cpu_to_le32(fid);\r\nc.features.dword11 = cpu_to_le32(dword11);\r\nreturn nvme_submit_admin_cmd(dev, &c, result);\r\n}\r\nstatic void nvme_free_queue(struct nvme_dev *dev, int qid)\r\n{\r\nstruct nvme_queue *nvmeq = dev->queues[qid];\r\nint vector = dev->entry[nvmeq->cq_vector].vector;\r\nirq_set_affinity_hint(vector, NULL);\r\nfree_irq(vector, nvmeq);\r\nif (qid) {\r\nadapter_delete_sq(dev, qid);\r\nadapter_delete_cq(dev, qid);\r\n}\r\ndma_free_coherent(nvmeq->q_dmadev, CQ_SIZE(nvmeq->q_depth),\r\n(void *)nvmeq->cqes, nvmeq->cq_dma_addr);\r\ndma_free_coherent(nvmeq->q_dmadev, SQ_SIZE(nvmeq->q_depth),\r\nnvmeq->sq_cmds, nvmeq->sq_dma_addr);\r\nkfree(nvmeq);\r\n}\r\nstatic struct nvme_queue *nvme_alloc_queue(struct nvme_dev *dev, int qid,\r\nint depth, int vector)\r\n{\r\nstruct device *dmadev = &dev->pci_dev->dev;\r\nunsigned extra = (depth / 8) + (depth * sizeof(struct nvme_cmd_info));\r\nstruct nvme_queue *nvmeq = kzalloc(sizeof(*nvmeq) + extra, GFP_KERNEL);\r\nif (!nvmeq)\r\nreturn NULL;\r\nnvmeq->cqes = dma_alloc_coherent(dmadev, CQ_SIZE(depth),\r\n&nvmeq->cq_dma_addr, GFP_KERNEL);\r\nif (!nvmeq->cqes)\r\ngoto free_nvmeq;\r\nmemset((void *)nvmeq->cqes, 0, CQ_SIZE(depth));\r\nnvmeq->sq_cmds = dma_alloc_coherent(dmadev, SQ_SIZE(depth),\r\n&nvmeq->sq_dma_addr, GFP_KERNEL);\r\nif (!nvmeq->sq_cmds)\r\ngoto free_cqdma;\r\nnvmeq->q_dmadev = dmadev;\r\nnvmeq->dev = dev;\r\nspin_lock_init(&nvmeq->q_lock);\r\nnvmeq->cq_head = 0;\r\nnvmeq->cq_phase = 1;\r\ninit_waitqueue_head(&nvmeq->sq_full);\r\ninit_waitqueue_entry(&nvmeq->sq_cong_wait, nvme_thread);\r\nbio_list_init(&nvmeq->sq_cong);\r\nnvmeq->q_db = &dev->dbs[qid << (dev->db_stride + 1)];\r\nnvmeq->q_depth = depth;\r\nnvmeq->cq_vector = vector;\r\nreturn nvmeq;\r\nfree_cqdma:\r\ndma_free_coherent(dmadev, CQ_SIZE(nvmeq->q_depth), (void *)nvmeq->cqes,\r\nnvmeq->cq_dma_addr);\r\nfree_nvmeq:\r\nkfree(nvmeq);\r\nreturn NULL;\r\n}\r\nstatic int queue_request_irq(struct nvme_dev *dev, struct nvme_queue *nvmeq,\r\nconst char *name)\r\n{\r\nif (use_threaded_interrupts)\r\nreturn request_threaded_irq(dev->entry[nvmeq->cq_vector].vector,\r\nnvme_irq_check, nvme_irq,\r\nIRQF_DISABLED | IRQF_SHARED,\r\nname, nvmeq);\r\nreturn request_irq(dev->entry[nvmeq->cq_vector].vector, nvme_irq,\r\nIRQF_DISABLED | IRQF_SHARED, name, nvmeq);\r\n}\r\nint __devinit nvme_configure_admin_queue(struct nvme_dev *dev)\r\n{\r\nint result;\r\nu32 aqa;\r\nu64 cap;\r\nunsigned long timeout;\r\nstruct nvme_queue *nvmeq;\r\ndev->dbs = ((void __iomem *)dev->bar) + 4096;\r\nnvmeq = nvme_alloc_queue(dev, 0, 64, 0);\r\nif (!nvmeq)\r\nreturn -ENOMEM;\r\naqa = nvmeq->q_depth - 1;\r\naqa |= aqa << 16;\r\ndev->ctrl_config = NVME_CC_ENABLE | NVME_CC_CSS_NVM;\r\ndev->ctrl_config |= (PAGE_SHIFT - 12) << NVME_CC_MPS_SHIFT;\r\ndev->ctrl_config |= NVME_CC_ARB_RR | NVME_CC_SHN_NONE;\r\ndev->ctrl_config |= NVME_CC_IOSQES | NVME_CC_IOCQES;\r\nwritel(0, &dev->bar->cc);\r\nwritel(aqa, &dev->bar->aqa);\r\nwriteq(nvmeq->sq_dma_addr, &dev->bar->asq);\r\nwriteq(nvmeq->cq_dma_addr, &dev->bar->acq);\r\nwritel(dev->ctrl_config, &dev->bar->cc);\r\ncap = readq(&dev->bar->cap);\r\ntimeout = ((NVME_CAP_TIMEOUT(cap) + 1) * HZ / 2) + jiffies;\r\ndev->db_stride = NVME_CAP_STRIDE(cap);\r\nwhile (!(readl(&dev->bar->csts) & NVME_CSTS_RDY)) {\r\nmsleep(100);\r\nif (fatal_signal_pending(current))\r\nreturn -EINTR;\r\nif (time_after(jiffies, timeout)) {\r\ndev_err(&dev->pci_dev->dev,\r\n"Device not ready; aborting initialisation\n");\r\nreturn -ENODEV;\r\n}\r\n}\r\nresult = queue_request_irq(dev, nvmeq, "nvme admin");\r\ndev->queues[0] = nvmeq;\r\nreturn result;\r\n}\r\nstatic struct nvme_iod *nvme_map_user_pages(struct nvme_dev *dev, int write,\r\nunsigned long addr, unsigned length)\r\n{\r\nint i, err, count, nents, offset;\r\nstruct scatterlist *sg;\r\nstruct page **pages;\r\nstruct nvme_iod *iod;\r\nif (addr & 3)\r\nreturn ERR_PTR(-EINVAL);\r\nif (!length)\r\nreturn ERR_PTR(-EINVAL);\r\noffset = offset_in_page(addr);\r\ncount = DIV_ROUND_UP(offset + length, PAGE_SIZE);\r\npages = kcalloc(count, sizeof(*pages), GFP_KERNEL);\r\nerr = get_user_pages_fast(addr, count, 1, pages);\r\nif (err < count) {\r\ncount = err;\r\nerr = -EFAULT;\r\ngoto put_pages;\r\n}\r\niod = nvme_alloc_iod(count, length, GFP_KERNEL);\r\nsg = iod->sg;\r\nsg_init_table(sg, count);\r\nfor (i = 0; i < count; i++) {\r\nsg_set_page(&sg[i], pages[i],\r\nmin_t(int, length, PAGE_SIZE - offset), offset);\r\nlength -= (PAGE_SIZE - offset);\r\noffset = 0;\r\n}\r\nsg_mark_end(&sg[i - 1]);\r\niod->nents = count;\r\nerr = -ENOMEM;\r\nnents = dma_map_sg(&dev->pci_dev->dev, sg, count,\r\nwrite ? DMA_TO_DEVICE : DMA_FROM_DEVICE);\r\nif (!nents)\r\ngoto free_iod;\r\nkfree(pages);\r\nreturn iod;\r\nfree_iod:\r\nkfree(iod);\r\nput_pages:\r\nfor (i = 0; i < count; i++)\r\nput_page(pages[i]);\r\nkfree(pages);\r\nreturn ERR_PTR(err);\r\n}\r\nstatic void nvme_unmap_user_pages(struct nvme_dev *dev, int write,\r\nstruct nvme_iod *iod)\r\n{\r\nint i;\r\ndma_unmap_sg(&dev->pci_dev->dev, iod->sg, iod->nents,\r\nwrite ? DMA_TO_DEVICE : DMA_FROM_DEVICE);\r\nfor (i = 0; i < iod->nents; i++)\r\nput_page(sg_page(&iod->sg[i]));\r\n}\r\nstatic int nvme_submit_io(struct nvme_ns *ns, struct nvme_user_io __user *uio)\r\n{\r\nstruct nvme_dev *dev = ns->dev;\r\nstruct nvme_queue *nvmeq;\r\nstruct nvme_user_io io;\r\nstruct nvme_command c;\r\nunsigned length;\r\nint status;\r\nstruct nvme_iod *iod;\r\nif (copy_from_user(&io, uio, sizeof(io)))\r\nreturn -EFAULT;\r\nlength = (io.nblocks + 1) << ns->lba_shift;\r\nswitch (io.opcode) {\r\ncase nvme_cmd_write:\r\ncase nvme_cmd_read:\r\ncase nvme_cmd_compare:\r\niod = nvme_map_user_pages(dev, io.opcode & 1, io.addr, length);\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nif (IS_ERR(iod))\r\nreturn PTR_ERR(iod);\r\nmemset(&c, 0, sizeof(c));\r\nc.rw.opcode = io.opcode;\r\nc.rw.flags = io.flags;\r\nc.rw.nsid = cpu_to_le32(ns->ns_id);\r\nc.rw.slba = cpu_to_le64(io.slba);\r\nc.rw.length = cpu_to_le16(io.nblocks);\r\nc.rw.control = cpu_to_le16(io.control);\r\nc.rw.dsmgmt = cpu_to_le16(io.dsmgmt);\r\nc.rw.reftag = io.reftag;\r\nc.rw.apptag = io.apptag;\r\nc.rw.appmask = io.appmask;\r\nlength = nvme_setup_prps(dev, &c.common, iod, length, GFP_KERNEL);\r\nnvmeq = get_nvmeq(dev);\r\nput_nvmeq(nvmeq);\r\nif (length != (io.nblocks + 1) << ns->lba_shift)\r\nstatus = -ENOMEM;\r\nelse\r\nstatus = nvme_submit_sync_cmd(nvmeq, &c, NULL, NVME_IO_TIMEOUT);\r\nnvme_unmap_user_pages(dev, io.opcode & 1, iod);\r\nnvme_free_iod(dev, iod);\r\nreturn status;\r\n}\r\nstatic int nvme_user_admin_cmd(struct nvme_ns *ns,\r\nstruct nvme_admin_cmd __user *ucmd)\r\n{\r\nstruct nvme_dev *dev = ns->dev;\r\nstruct nvme_admin_cmd cmd;\r\nstruct nvme_command c;\r\nint status, length;\r\nstruct nvme_iod *iod;\r\nif (!capable(CAP_SYS_ADMIN))\r\nreturn -EACCES;\r\nif (copy_from_user(&cmd, ucmd, sizeof(cmd)))\r\nreturn -EFAULT;\r\nmemset(&c, 0, sizeof(c));\r\nc.common.opcode = cmd.opcode;\r\nc.common.flags = cmd.flags;\r\nc.common.nsid = cpu_to_le32(cmd.nsid);\r\nc.common.cdw2[0] = cpu_to_le32(cmd.cdw2);\r\nc.common.cdw2[1] = cpu_to_le32(cmd.cdw3);\r\nc.common.cdw10[0] = cpu_to_le32(cmd.cdw10);\r\nc.common.cdw10[1] = cpu_to_le32(cmd.cdw11);\r\nc.common.cdw10[2] = cpu_to_le32(cmd.cdw12);\r\nc.common.cdw10[3] = cpu_to_le32(cmd.cdw13);\r\nc.common.cdw10[4] = cpu_to_le32(cmd.cdw14);\r\nc.common.cdw10[5] = cpu_to_le32(cmd.cdw15);\r\nlength = cmd.data_len;\r\nif (cmd.data_len) {\r\niod = nvme_map_user_pages(dev, cmd.opcode & 1, cmd.addr,\r\nlength);\r\nif (IS_ERR(iod))\r\nreturn PTR_ERR(iod);\r\nlength = nvme_setup_prps(dev, &c.common, iod, length,\r\nGFP_KERNEL);\r\n}\r\nif (length != cmd.data_len)\r\nstatus = -ENOMEM;\r\nelse\r\nstatus = nvme_submit_admin_cmd(dev, &c, NULL);\r\nif (cmd.data_len) {\r\nnvme_unmap_user_pages(dev, cmd.opcode & 1, iod);\r\nnvme_free_iod(dev, iod);\r\n}\r\nreturn status;\r\n}\r\nstatic int nvme_ioctl(struct block_device *bdev, fmode_t mode, unsigned int cmd,\r\nunsigned long arg)\r\n{\r\nstruct nvme_ns *ns = bdev->bd_disk->private_data;\r\nswitch (cmd) {\r\ncase NVME_IOCTL_ID:\r\nreturn ns->ns_id;\r\ncase NVME_IOCTL_ADMIN_CMD:\r\nreturn nvme_user_admin_cmd(ns, (void __user *)arg);\r\ncase NVME_IOCTL_SUBMIT_IO:\r\nreturn nvme_submit_io(ns, (void __user *)arg);\r\ndefault:\r\nreturn -ENOTTY;\r\n}\r\n}\r\nstatic void nvme_timeout_ios(struct nvme_queue *nvmeq)\r\n{\r\nint depth = nvmeq->q_depth - 1;\r\nstruct nvme_cmd_info *info = nvme_cmd_info(nvmeq);\r\nunsigned long now = jiffies;\r\nint cmdid;\r\nfor_each_set_bit(cmdid, nvmeq->cmdid_data, depth) {\r\nvoid *ctx;\r\nnvme_completion_fn fn;\r\nstatic struct nvme_completion cqe = { .status = cpu_to_le16(NVME_SC_ABORT_REQ) << 1, };\r\nif (!time_after(now, info[cmdid].timeout))\r\ncontinue;\r\ndev_warn(nvmeq->q_dmadev, "Timing out I/O %d\n", cmdid);\r\nctx = cancel_cmdid(nvmeq, cmdid, &fn);\r\nfn(nvmeq->dev, ctx, &cqe);\r\n}\r\n}\r\nstatic void nvme_resubmit_bios(struct nvme_queue *nvmeq)\r\n{\r\nwhile (bio_list_peek(&nvmeq->sq_cong)) {\r\nstruct bio *bio = bio_list_pop(&nvmeq->sq_cong);\r\nstruct nvme_ns *ns = bio->bi_bdev->bd_disk->private_data;\r\nif (nvme_submit_bio_queue(nvmeq, ns, bio)) {\r\nbio_list_add_head(&nvmeq->sq_cong, bio);\r\nbreak;\r\n}\r\nif (bio_list_empty(&nvmeq->sq_cong))\r\nremove_wait_queue(&nvmeq->sq_full,\r\n&nvmeq->sq_cong_wait);\r\n}\r\n}\r\nstatic int nvme_kthread(void *data)\r\n{\r\nstruct nvme_dev *dev;\r\nwhile (!kthread_should_stop()) {\r\n__set_current_state(TASK_RUNNING);\r\nspin_lock(&dev_list_lock);\r\nlist_for_each_entry(dev, &dev_list, node) {\r\nint i;\r\nfor (i = 0; i < dev->queue_count; i++) {\r\nstruct nvme_queue *nvmeq = dev->queues[i];\r\nif (!nvmeq)\r\ncontinue;\r\nspin_lock_irq(&nvmeq->q_lock);\r\nif (nvme_process_cq(nvmeq))\r\nprintk("process_cq did something\n");\r\nnvme_timeout_ios(nvmeq);\r\nnvme_resubmit_bios(nvmeq);\r\nspin_unlock_irq(&nvmeq->q_lock);\r\n}\r\n}\r\nspin_unlock(&dev_list_lock);\r\nset_current_state(TASK_INTERRUPTIBLE);\r\nschedule_timeout(HZ);\r\n}\r\nreturn 0;\r\n}\r\nstatic int nvme_get_ns_idx(void)\r\n{\r\nint index, error;\r\ndo {\r\nif (!ida_pre_get(&nvme_index_ida, GFP_KERNEL))\r\nreturn -1;\r\nspin_lock(&dev_list_lock);\r\nerror = ida_get_new(&nvme_index_ida, &index);\r\nspin_unlock(&dev_list_lock);\r\n} while (error == -EAGAIN);\r\nif (error)\r\nindex = -1;\r\nreturn index;\r\n}\r\nstatic void nvme_put_ns_idx(int index)\r\n{\r\nspin_lock(&dev_list_lock);\r\nida_remove(&nvme_index_ida, index);\r\nspin_unlock(&dev_list_lock);\r\n}\r\nstatic struct nvme_ns *nvme_alloc_ns(struct nvme_dev *dev, int nsid,\r\nstruct nvme_id_ns *id, struct nvme_lba_range_type *rt)\r\n{\r\nstruct nvme_ns *ns;\r\nstruct gendisk *disk;\r\nint lbaf;\r\nif (rt->attributes & NVME_LBART_ATTRIB_HIDE)\r\nreturn NULL;\r\nns = kzalloc(sizeof(*ns), GFP_KERNEL);\r\nif (!ns)\r\nreturn NULL;\r\nns->queue = blk_alloc_queue(GFP_KERNEL);\r\nif (!ns->queue)\r\ngoto out_free_ns;\r\nns->queue->queue_flags = QUEUE_FLAG_DEFAULT;\r\nqueue_flag_set_unlocked(QUEUE_FLAG_NOMERGES, ns->queue);\r\nqueue_flag_set_unlocked(QUEUE_FLAG_NONROT, ns->queue);\r\nblk_queue_make_request(ns->queue, nvme_make_request);\r\nns->dev = dev;\r\nns->queue->queuedata = ns;\r\ndisk = alloc_disk(NVME_MINORS);\r\nif (!disk)\r\ngoto out_free_queue;\r\nns->ns_id = nsid;\r\nns->disk = disk;\r\nlbaf = id->flbas & 0xf;\r\nns->lba_shift = id->lbaf[lbaf].ds;\r\ndisk->major = nvme_major;\r\ndisk->minors = NVME_MINORS;\r\ndisk->first_minor = NVME_MINORS * nvme_get_ns_idx();\r\ndisk->fops = &nvme_fops;\r\ndisk->private_data = ns;\r\ndisk->queue = ns->queue;\r\ndisk->driverfs_dev = &dev->pci_dev->dev;\r\nsprintf(disk->disk_name, "nvme%dn%d", dev->instance, nsid);\r\nset_capacity(disk, le64_to_cpup(&id->nsze) << (ns->lba_shift - 9));\r\nreturn ns;\r\nout_free_queue:\r\nblk_cleanup_queue(ns->queue);\r\nout_free_ns:\r\nkfree(ns);\r\nreturn NULL;\r\n}\r\nstatic void nvme_ns_free(struct nvme_ns *ns)\r\n{\r\nint index = ns->disk->first_minor / NVME_MINORS;\r\nput_disk(ns->disk);\r\nnvme_put_ns_idx(index);\r\nblk_cleanup_queue(ns->queue);\r\nkfree(ns);\r\n}\r\nstatic int set_queue_count(struct nvme_dev *dev, int count)\r\n{\r\nint status;\r\nu32 result;\r\nu32 q_count = (count - 1) | ((count - 1) << 16);\r\nstatus = nvme_set_features(dev, NVME_FEAT_NUM_QUEUES, q_count, 0,\r\n&result);\r\nif (status)\r\nreturn -EIO;\r\nreturn min(result & 0xffff, result >> 16) + 1;\r\n}\r\nstatic int __devinit nvme_setup_io_queues(struct nvme_dev *dev)\r\n{\r\nint result, cpu, i, nr_io_queues, db_bar_size;\r\nnr_io_queues = num_online_cpus();\r\nresult = set_queue_count(dev, nr_io_queues);\r\nif (result < 0)\r\nreturn result;\r\nif (result < nr_io_queues)\r\nnr_io_queues = result;\r\nfree_irq(dev->entry[0].vector, dev->queues[0]);\r\ndb_bar_size = 4096 + ((nr_io_queues + 1) << (dev->db_stride + 3));\r\nif (db_bar_size > 8192) {\r\niounmap(dev->bar);\r\ndev->bar = ioremap(pci_resource_start(dev->pci_dev, 0),\r\ndb_bar_size);\r\ndev->dbs = ((void __iomem *)dev->bar) + 4096;\r\ndev->queues[0]->q_db = dev->dbs;\r\n}\r\nfor (i = 0; i < nr_io_queues; i++)\r\ndev->entry[i].entry = i;\r\nfor (;;) {\r\nresult = pci_enable_msix(dev->pci_dev, dev->entry,\r\nnr_io_queues);\r\nif (result == 0) {\r\nbreak;\r\n} else if (result > 0) {\r\nnr_io_queues = result;\r\ncontinue;\r\n} else {\r\nnr_io_queues = 1;\r\nbreak;\r\n}\r\n}\r\nresult = queue_request_irq(dev, dev->queues[0], "nvme admin");\r\ncpu = cpumask_first(cpu_online_mask);\r\nfor (i = 0; i < nr_io_queues; i++) {\r\nirq_set_affinity_hint(dev->entry[i].vector, get_cpu_mask(cpu));\r\ncpu = cpumask_next(cpu, cpu_online_mask);\r\n}\r\nfor (i = 0; i < nr_io_queues; i++) {\r\ndev->queues[i + 1] = nvme_create_queue(dev, i + 1,\r\nNVME_Q_DEPTH, i);\r\nif (IS_ERR(dev->queues[i + 1]))\r\nreturn PTR_ERR(dev->queues[i + 1]);\r\ndev->queue_count++;\r\n}\r\nfor (; i < num_possible_cpus(); i++) {\r\nint target = i % rounddown_pow_of_two(dev->queue_count - 1);\r\ndev->queues[i + 1] = dev->queues[target + 1];\r\n}\r\nreturn 0;\r\n}\r\nstatic void nvme_free_queues(struct nvme_dev *dev)\r\n{\r\nint i;\r\nfor (i = dev->queue_count - 1; i >= 0; i--)\r\nnvme_free_queue(dev, i);\r\n}\r\nstatic int __devinit nvme_dev_add(struct nvme_dev *dev)\r\n{\r\nint res, nn, i;\r\nstruct nvme_ns *ns, *next;\r\nstruct nvme_id_ctrl *ctrl;\r\nstruct nvme_id_ns *id_ns;\r\nvoid *mem;\r\ndma_addr_t dma_addr;\r\nres = nvme_setup_io_queues(dev);\r\nif (res)\r\nreturn res;\r\nmem = dma_alloc_coherent(&dev->pci_dev->dev, 8192, &dma_addr,\r\nGFP_KERNEL);\r\nres = nvme_identify(dev, 0, 1, dma_addr);\r\nif (res) {\r\nres = -EIO;\r\ngoto out_free;\r\n}\r\nctrl = mem;\r\nnn = le32_to_cpup(&ctrl->nn);\r\nmemcpy(dev->serial, ctrl->sn, sizeof(ctrl->sn));\r\nmemcpy(dev->model, ctrl->mn, sizeof(ctrl->mn));\r\nmemcpy(dev->firmware_rev, ctrl->fr, sizeof(ctrl->fr));\r\nid_ns = mem;\r\nfor (i = 1; i <= nn; i++) {\r\nres = nvme_identify(dev, i, 0, dma_addr);\r\nif (res)\r\ncontinue;\r\nif (id_ns->ncap == 0)\r\ncontinue;\r\nres = nvme_get_features(dev, NVME_FEAT_LBA_RANGE, i,\r\ndma_addr + 4096);\r\nif (res)\r\ncontinue;\r\nns = nvme_alloc_ns(dev, i, mem, mem + 4096);\r\nif (ns)\r\nlist_add_tail(&ns->list, &dev->namespaces);\r\n}\r\nlist_for_each_entry(ns, &dev->namespaces, list)\r\nadd_disk(ns->disk);\r\ngoto out;\r\nout_free:\r\nlist_for_each_entry_safe(ns, next, &dev->namespaces, list) {\r\nlist_del(&ns->list);\r\nnvme_ns_free(ns);\r\n}\r\nout:\r\ndma_free_coherent(&dev->pci_dev->dev, 8192, mem, dma_addr);\r\nreturn res;\r\n}\r\nstatic int nvme_dev_remove(struct nvme_dev *dev)\r\n{\r\nstruct nvme_ns *ns, *next;\r\nspin_lock(&dev_list_lock);\r\nlist_del(&dev->node);\r\nspin_unlock(&dev_list_lock);\r\nlist_for_each_entry_safe(ns, next, &dev->namespaces, list) {\r\nlist_del(&ns->list);\r\ndel_gendisk(ns->disk);\r\nnvme_ns_free(ns);\r\n}\r\nnvme_free_queues(dev);\r\nreturn 0;\r\n}\r\nstatic int nvme_setup_prp_pools(struct nvme_dev *dev)\r\n{\r\nstruct device *dmadev = &dev->pci_dev->dev;\r\ndev->prp_page_pool = dma_pool_create("prp list page", dmadev,\r\nPAGE_SIZE, PAGE_SIZE, 0);\r\nif (!dev->prp_page_pool)\r\nreturn -ENOMEM;\r\ndev->prp_small_pool = dma_pool_create("prp list 256", dmadev,\r\n256, 256, 0);\r\nif (!dev->prp_small_pool) {\r\ndma_pool_destroy(dev->prp_page_pool);\r\nreturn -ENOMEM;\r\n}\r\nreturn 0;\r\n}\r\nstatic void nvme_release_prp_pools(struct nvme_dev *dev)\r\n{\r\ndma_pool_destroy(dev->prp_page_pool);\r\ndma_pool_destroy(dev->prp_small_pool);\r\n}\r\nstatic void nvme_set_instance(struct nvme_dev *dev)\r\n{\r\nstatic int instance;\r\ndev->instance = instance++;\r\n}\r\nstatic void nvme_release_instance(struct nvme_dev *dev)\r\n{\r\n}\r\nstatic int __devinit nvme_probe(struct pci_dev *pdev,\r\nconst struct pci_device_id *id)\r\n{\r\nint bars, result = -ENOMEM;\r\nstruct nvme_dev *dev;\r\ndev = kzalloc(sizeof(*dev), GFP_KERNEL);\r\nif (!dev)\r\nreturn -ENOMEM;\r\ndev->entry = kcalloc(num_possible_cpus(), sizeof(*dev->entry),\r\nGFP_KERNEL);\r\nif (!dev->entry)\r\ngoto free;\r\ndev->queues = kcalloc(num_possible_cpus() + 1, sizeof(void *),\r\nGFP_KERNEL);\r\nif (!dev->queues)\r\ngoto free;\r\nif (pci_enable_device_mem(pdev))\r\ngoto free;\r\npci_set_master(pdev);\r\nbars = pci_select_bars(pdev, IORESOURCE_MEM);\r\nif (pci_request_selected_regions(pdev, bars, "nvme"))\r\ngoto disable;\r\nINIT_LIST_HEAD(&dev->namespaces);\r\ndev->pci_dev = pdev;\r\npci_set_drvdata(pdev, dev);\r\ndma_set_mask(&pdev->dev, DMA_BIT_MASK(64));\r\ndma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(64));\r\nnvme_set_instance(dev);\r\ndev->entry[0].vector = pdev->irq;\r\nresult = nvme_setup_prp_pools(dev);\r\nif (result)\r\ngoto disable_msix;\r\ndev->bar = ioremap(pci_resource_start(pdev, 0), 8192);\r\nif (!dev->bar) {\r\nresult = -ENOMEM;\r\ngoto disable_msix;\r\n}\r\nresult = nvme_configure_admin_queue(dev);\r\nif (result)\r\ngoto unmap;\r\ndev->queue_count++;\r\nspin_lock(&dev_list_lock);\r\nlist_add(&dev->node, &dev_list);\r\nspin_unlock(&dev_list_lock);\r\nresult = nvme_dev_add(dev);\r\nif (result)\r\ngoto delete;\r\nreturn 0;\r\ndelete:\r\nspin_lock(&dev_list_lock);\r\nlist_del(&dev->node);\r\nspin_unlock(&dev_list_lock);\r\nnvme_free_queues(dev);\r\nunmap:\r\niounmap(dev->bar);\r\ndisable_msix:\r\npci_disable_msix(pdev);\r\nnvme_release_instance(dev);\r\nnvme_release_prp_pools(dev);\r\ndisable:\r\npci_disable_device(pdev);\r\npci_release_regions(pdev);\r\nfree:\r\nkfree(dev->queues);\r\nkfree(dev->entry);\r\nkfree(dev);\r\nreturn result;\r\n}\r\nstatic void __devexit nvme_remove(struct pci_dev *pdev)\r\n{\r\nstruct nvme_dev *dev = pci_get_drvdata(pdev);\r\nnvme_dev_remove(dev);\r\npci_disable_msix(pdev);\r\niounmap(dev->bar);\r\nnvme_release_instance(dev);\r\nnvme_release_prp_pools(dev);\r\npci_disable_device(pdev);\r\npci_release_regions(pdev);\r\nkfree(dev->queues);\r\nkfree(dev->entry);\r\nkfree(dev);\r\n}\r\nstatic int __init nvme_init(void)\r\n{\r\nint result = -EBUSY;\r\nnvme_thread = kthread_run(nvme_kthread, NULL, "nvme");\r\nif (IS_ERR(nvme_thread))\r\nreturn PTR_ERR(nvme_thread);\r\nnvme_major = register_blkdev(nvme_major, "nvme");\r\nif (nvme_major <= 0)\r\ngoto kill_kthread;\r\nresult = pci_register_driver(&nvme_driver);\r\nif (result)\r\ngoto unregister_blkdev;\r\nreturn 0;\r\nunregister_blkdev:\r\nunregister_blkdev(nvme_major, "nvme");\r\nkill_kthread:\r\nkthread_stop(nvme_thread);\r\nreturn result;\r\n}\r\nstatic void __exit nvme_exit(void)\r\n{\r\npci_unregister_driver(&nvme_driver);\r\nunregister_blkdev(nvme_major, "nvme");\r\nkthread_stop(nvme_thread);\r\n}
