{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716993283408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716993283409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 15:34:43 2024 " "Processing started: Wed May 29 15:34:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716993283409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993283409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReactionTimer -c ReactionTimer " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReactionTimer -c ReactionTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993283409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716993284159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716993284159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behav " "Found design unit 1: DebounceUnit-Behav" {  } { { "DebounceUnit.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/DebounceUnit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993298155 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/DebounceUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993298155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993298155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "ClkDividerN.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993298157 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993298157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993298157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/Bin7SegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993298160 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993298160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993298160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testeelementar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testeelementar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TesteElementar-Behav " "Found design unit 1: TesteElementar-Behav" {  } { { "TesteElementar.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993298162 ""} { "Info" "ISGN_ENTITY_NAME" "1 TesteElementar " "Found entity 1: TesteElementar" {  } { { "TesteElementar.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993298162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993298162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomtimegen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randomtimegen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RandomTimeGen-Behav " "Found design unit 1: RandomTimeGen-Behav" {  } { { "RandomTimeGen.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/RandomTimeGen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993298165 ""} { "Info" "ISGN_ENTITY_NAME" "1 RandomTimeGen " "Found entity 1: RandomTimeGen" {  } { { "RandomTimeGen.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/RandomTimeGen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993298165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993298165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lightstimulus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lightstimulus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LightStimulus-Behavioral " "Found design unit 1: LightStimulus-Behavioral" {  } { { "LightStimulus.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/LightStimulus.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993298168 ""} { "Info" "ISGN_ENTITY_NAME" "1 LightStimulus " "Found entity 1: LightStimulus" {  } { { "LightStimulus.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/LightStimulus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993298168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993298168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToBCD-behavioral " "Found design unit 1: BinToBCD-behavioral" {  } { { "BinToBCD.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993298170 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD " "Found entity 1: BinToBCD" {  } { { "BinToBCD.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993298170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993298170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulse_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_gen-Behavioral " "Found design unit 1: pulse_gen-Behavioral" {  } { { "pulse_gen.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/pulse_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993298172 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "pulse_gen.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/pulse_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993298172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993298172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TesteElementar " "Elaborating entity \"TesteElementar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716993298283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pulse_gen pulse_gen:pulse A:behavioral " "Elaborating entity \"pulse_gen\" using architecture \"A:behavioral\" for hierarchy \"pulse_gen:pulse\"" {  } { { "TesteElementar.vhd" "pulse" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993298286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RandomTimeGen RandomTimeGen:RTG A:behav " "Elaborating entity \"RandomTimeGen\" using architecture \"A:behav\" for hierarchy \"RandomTimeGen:RTG\"" {  } { { "TesteElementar.vhd" "RTG" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993298288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit DebounceUnit:DBstart A:behav " "Elaborating entity \"DebounceUnit\" using architecture \"A:behav\" for hierarchy \"DebounceUnit:DBstart\"" {  } { { "TesteElementar.vhd" "DBstart" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993298290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "LightStimulus LightStimulus:LightStimulus A:behavioral " "Elaborating entity \"LightStimulus\" using architecture \"A:behavioral\" for hierarchy \"LightStimulus:LightStimulus\"" {  } { { "TesteElementar.vhd" "LightStimulus" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.vhd" 64 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993298292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BinToBCD BinToBCD:BinToBCD A:behavioral " "Elaborating entity \"BinToBCD\" using architecture \"A:behavioral\" for hierarchy \"BinToBCD:BinToBCD\"" {  } { { "TesteElementar.vhd" "BinToBCD" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.vhd" 76 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993298328 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "thousands BinToBCD.vhd(31) " "VHDL Process Statement warning at BinToBCD.vhd(31): signal \"thousands\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinToBCD.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716993298330 "|TesteElementar|BinToBCD:BinToBCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hundreds BinToBCD.vhd(32) " "VHDL Process Statement warning at BinToBCD.vhd(32): signal \"hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinToBCD.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716993298330 "|TesteElementar|BinToBCD:BinToBCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tens BinToBCD.vhd(33) " "VHDL Process Statement warning at BinToBCD.vhd(33): signal \"tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinToBCD.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716993298330 "|TesteElementar|BinToBCD:BinToBCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ones BinToBCD.vhd(34) " "VHDL Process Statement warning at BinToBCD.vhd(34): signal \"ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinToBCD.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716993298330 "|TesteElementar|BinToBCD:BinToBCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:DisplayMil A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:DisplayMil\"" {  } { { "TesteElementar.vhd" "DisplayMil" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.vhd" 83 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993298332 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD:BinToBCD\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD:BinToBCD\|Mod3\"" {  } { { "BinToBCD.vhd" "Mod3" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716993298744 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD:BinToBCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD:BinToBCD\|Div2\"" {  } { { "BinToBCD.vhd" "Div2" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716993298744 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD:BinToBCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD:BinToBCD\|Mod2\"" {  } { { "BinToBCD.vhd" "Mod2" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716993298744 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD:BinToBCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD:BinToBCD\|Div1\"" {  } { { "BinToBCD.vhd" "Div1" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716993298744 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD:BinToBCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD:BinToBCD\|Mod1\"" {  } { { "BinToBCD.vhd" "Mod1" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716993298744 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD:BinToBCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD:BinToBCD\|Div0\"" {  } { { "BinToBCD.vhd" "Div0" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716993298744 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD:BinToBCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD:BinToBCD\|Mod0\"" {  } { { "BinToBCD.vhd" "Mod0" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716993298744 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716993298744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToBCD:BinToBCD\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"BinToBCD:BinToBCD\|lpm_divide:Mod3\"" {  } { { "BinToBCD.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993298798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToBCD:BinToBCD\|lpm_divide:Mod3 " "Instantiated megafunction \"BinToBCD:BinToBCD\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993298799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993298799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993298799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993298799 ""}  } { { "BinToBCD.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716993298799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993298890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993298890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993298908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993298908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993298948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993298948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993299045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993299045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993299136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993299136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToBCD:BinToBCD\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BinToBCD:BinToBCD\|lpm_divide:Div2\"" {  } { { "BinToBCD.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993299148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToBCD:BinToBCD\|lpm_divide:Div2 " "Instantiated megafunction \"BinToBCD:BinToBCD\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993299148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993299148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993299148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993299148 ""}  } { { "BinToBCD.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716993299148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/lpm_divide_0jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993299237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993299237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993299254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993299254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993299281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993299281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToBCD:BinToBCD\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"BinToBCD:BinToBCD\|lpm_divide:Mod2\"" {  } { { "BinToBCD.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993299301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToBCD:BinToBCD\|lpm_divide:Mod2 " "Instantiated megafunction \"BinToBCD:BinToBCD\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993299302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993299302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993299302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993299302 ""}  } { { "BinToBCD.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716993299302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToBCD:BinToBCD\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"BinToBCD:BinToBCD\|lpm_divide:Div1\"" {  } { { "BinToBCD.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993299316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToBCD:BinToBCD\|lpm_divide:Div1 " "Instantiated megafunction \"BinToBCD:BinToBCD\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993299316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993299316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993299316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993299316 ""}  } { { "BinToBCD.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716993299316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/lpm_divide_3jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993299402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993299402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993299424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993299424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993299456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993299456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToBCD:BinToBCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinToBCD:BinToBCD\|lpm_divide:Div0\"" {  } { { "BinToBCD.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993299485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToBCD:BinToBCD\|lpm_divide:Div0 " "Instantiated megafunction \"BinToBCD:BinToBCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993299485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993299485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993299485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716993299485 ""}  } { { "BinToBCD.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716993299485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkm " "Found entity 1: lpm_divide_dkm" {  } { { "db/lpm_divide_dkm.tdf" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/lpm_divide_dkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993299573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993299573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993299589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993299589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/alt_u_div_u9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716993299627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993299627 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RandomTimeGen.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/RandomTimeGen.vhd" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1716993300266 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1716993300266 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716993300779 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "BinToBCD:BinToBCD\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_13_result_int\[0\]~0 " "Logic cell \"BinToBCD:BinToBCD\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_13_result_int\[0\]~0\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_13_result_int\[0\]~0" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/alt_u_div_6af.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716993301592 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinToBCD:BinToBCD\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"BinToBCD:BinToBCD\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/alt_u_div_6af.tdf" 82 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716993301592 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinToBCD:BinToBCD\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"BinToBCD:BinToBCD\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/alt_u_div_6af.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716993301592 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinToBCD:BinToBCD\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"BinToBCD:BinToBCD\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/alt_u_div_6af.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716993301592 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinToBCD:BinToBCD\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"BinToBCD:BinToBCD\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/alt_u_div_6af.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716993301592 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinToBCD:BinToBCD\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"BinToBCD:BinToBCD\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/alt_u_div_6af.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716993301592 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinToBCD:BinToBCD\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"BinToBCD:BinToBCD\|lpm_divide:Mod2\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_12_result_int\[0\]~26" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/alt_u_div_6af.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716993301592 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinToBCD:BinToBCD\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_13_result_int\[0\]~0 " "Logic cell \"BinToBCD:BinToBCD\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_13_result_int\[0\]~0\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_13_result_int\[0\]~0" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/alt_u_div_6af.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716993301592 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinToBCD:BinToBCD\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"BinToBCD:BinToBCD\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/alt_u_div_6af.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716993301592 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinToBCD:BinToBCD\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"BinToBCD:BinToBCD\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/alt_u_div_6af.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716993301592 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinToBCD:BinToBCD\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"BinToBCD:BinToBCD\|lpm_divide:Mod1\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_12_result_int\[0\]~26" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/alt_u_div_6af.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716993301592 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinToBCD:BinToBCD\|lpm_divide:Mod0\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_4~0 " "Logic cell \"BinToBCD:BinToBCD\|lpm_divide:Mod0\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|op_4~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716993301592 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1716993301592 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716993301983 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716993301983 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "TesteElementar.vhd" "" { Text "C:/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716993302142 "|TesteElementar|start"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716993302142 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1155 " "Implemented 1155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716993302143 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716993302143 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1122 " "Implemented 1122 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716993302143 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716993302143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4928 " "Peak virtual memory: 4928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716993302179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 15:35:02 2024 " "Processing ended: Wed May 29 15:35:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716993302179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716993302179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716993302179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716993302179 ""}
