Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jan  3 01:22:22 2025
| Host         : LENOVO-LOQ-15IRX9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file battlefront_ww2_top_timing_summary_routed.rpt -pb battlefront_ww2_top_timing_summary_routed.pb -rpx battlefront_ww2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : battlefront_ww2_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        1           
TIMING-20  Warning           Non-clocked latch                                                 7           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (105)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (9)
6. checking no_output_delay (14)
7. checking multiple_clock (139)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (105)
--------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (139)
--------------------------------
 There are 139 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.348        0.000                      0                  355        0.130        0.000                      0                  355        3.000        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          9.348        0.000                      0                  277        0.237        0.000                      0                  277        9.500        0.000                       0                   141  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        9.352        0.000                      0                  277        0.237        0.000                      0                  277        9.500        0.000                       0                   141  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          9.348        0.000                      0                  277        0.130        0.000                      0                  277  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        9.348        0.000                      0                  277        0.130        0.000                      0                  277  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         13.163        0.000                      0                   78        0.811        0.000                      0                   78  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         13.163        0.000                      0                   78        0.703        0.000                      0                   78  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       13.163        0.000                      0                   78        0.703        0.000                      0                   78  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       13.167        0.000                      0                   78        0.811        0.000                      0                   78  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.348ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.541ns  (logic 2.477ns (23.499%)  route 8.064ns (76.501%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 17.935 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 f  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.531     0.533    battlefront_ww2_unit/rgb_reg_reg[1]_i_9[0]
    SLICE_X3Y10          LUT2 (Prop_lut2_I1_O)        0.150     0.683 r  battlefront_ww2_unit/g0_b0__24_i_6/O
                         net (fo=1, routed)           0.296     0.979    vga_sync_unit/rgb_reg[9]_i_24_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.326     1.305 r  vga_sync_unit/g0_b0__24_i_1/O
                         net (fo=112, routed)         1.207     2.512    vga_sync_unit/g0_b0__24_i_1_n_0
    SLICE_X10Y5          LUT5 (Prop_lut5_I0_O)        0.150     2.662 r  vga_sync_unit/g0_b4__16/O
                         net (fo=1, routed)           0.478     3.140    vga_sync_unit/g0_b4__16_n_0
    SLICE_X10Y5          LUT4 (Prop_lut4_I0_O)        0.321     3.461 r  vga_sync_unit/rgb_reg[8]_i_38/O
                         net (fo=1, routed)           0.684     4.146    vga_sync_unit/rgb_reg[8]_i_38_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.348     4.494 r  vga_sync_unit/rgb_reg[8]_i_25/O
                         net (fo=2, routed)           0.811     5.305    vga_sync_unit/rgb_reg[8]_i_25_n_0
    SLICE_X5Y2           LUT3 (Prop_lut3_I0_O)        0.152     5.457 r  vga_sync_unit/rgb_reg[8]_i_10/O
                         net (fo=1, routed)           0.810     6.267    vga_sync_unit/rgb_reg[8]_i_10_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I3_O)        0.326     6.593 r  vga_sync_unit/rgb_reg[8]_i_3/O
                         net (fo=1, routed)           0.631     7.225    vga_sync_unit/rgb_reg[8]_i_3_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.349 r  vga_sync_unit/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.614     7.962    vga_sync_unit/rgb_reg[8]_i_2_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124     8.086 r  vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.086    rgb_next[8]
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.448    17.935    clock
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.425    17.509    
                         clock uncertainty           -0.108    17.402    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)        0.032    17.434    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.434    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  9.348    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.414ns  (logic 2.488ns (23.891%)  route 7.926ns (76.109%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 17.935 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.729     0.730    vga_sync_unit/v_count_reg_reg[9]_1[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.124     0.854 r  vga_sync_unit/g0_b5_i_91/O
                         net (fo=1, routed)           0.000     0.854    vga_sync_unit/g0_b5_i_91_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.386 r  vga_sync_unit/g0_b5_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.386    vga_sync_unit/g0_b5_i_67_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.657 r  vga_sync_unit/g0_b5_i_28/CO[0]
                         net (fo=4, routed)           0.942     2.599    battlefront_ww2_unit/CO[0]
    SLICE_X5Y8           LUT4 (Prop_lut4_I1_O)        0.401     3.000 r  battlefront_ww2_unit/g0_b5_i_11/O
                         net (fo=15, routed)          2.015     5.015    vga_sync_unit/rgb_reg_reg[1]
    SLICE_X31Y7          LUT6 (Prop_lut6_I2_O)        0.332     5.347 r  vga_sync_unit/rgb_reg[7]_i_16/O
                         net (fo=1, routed)           0.669     6.016    vga_sync_unit/rgb_reg[7]_i_16_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     6.140 f  vga_sync_unit/rgb_reg[7]_i_7/O
                         net (fo=2, routed)           1.116     7.256    vga_sync_unit/rgb_reg[7]_i_7_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.380 r  vga_sync_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.455     7.836    vga_sync_unit/rgb_reg[7]_i_2_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I4_O)        0.124     7.960 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     7.960    rgb_next[7]
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.448    17.935    clock
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.425    17.509    
                         clock uncertainty           -0.108    17.402    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)        0.031    17.433    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.562ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.324ns  (logic 2.488ns (24.099%)  route 7.836ns (75.901%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.729     0.730    vga_sync_unit/v_count_reg_reg[9]_1[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.124     0.854 r  vga_sync_unit/g0_b5_i_91/O
                         net (fo=1, routed)           0.000     0.854    vga_sync_unit/g0_b5_i_91_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.386 r  vga_sync_unit/g0_b5_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.386    vga_sync_unit/g0_b5_i_67_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.657 r  vga_sync_unit/g0_b5_i_28/CO[0]
                         net (fo=4, routed)           0.942     2.599    battlefront_ww2_unit/CO[0]
    SLICE_X5Y8           LUT4 (Prop_lut4_I1_O)        0.401     3.000 r  battlefront_ww2_unit/g0_b5_i_11/O
                         net (fo=15, routed)          2.015     5.015    vga_sync_unit/rgb_reg_reg[1]
    SLICE_X31Y7          LUT6 (Prop_lut6_I2_O)        0.332     5.347 r  vga_sync_unit/rgb_reg[7]_i_16/O
                         net (fo=1, routed)           0.669     6.016    vga_sync_unit/rgb_reg[7]_i_16_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     6.140 f  vga_sync_unit/rgb_reg[7]_i_7/O
                         net (fo=2, routed)           1.050     7.190    vga_sync_unit/rgb_reg[7]_i_7_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.314 r  vga_sync_unit/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.431     7.746    vga_sync_unit/rgb_reg[3]_i_2_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.870 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.870    rgb_next[3]
    SLICE_X11Y9          FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.449    17.936    clock
    SLICE_X11Y9          FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.425    17.510    
                         clock uncertainty           -0.108    17.403    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.029    17.432    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.432    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  9.562    

Slack (MET) :             9.657ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 2.252ns (21.913%)  route 8.025ns (78.087%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.729     0.730    vga_sync_unit/v_count_reg_reg[9]_1[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.124     0.854 r  vga_sync_unit/g0_b5_i_91/O
                         net (fo=1, routed)           0.000     0.854    vga_sync_unit/g0_b5_i_91_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.386 r  vga_sync_unit/g0_b5_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.386    vga_sync_unit/g0_b5_i_67_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.657 f  vga_sync_unit/g0_b5_i_28/CO[0]
                         net (fo=4, routed)           0.943     2.600    battlefront_ww2_unit/CO[0]
    SLICE_X5Y8           LUT5 (Prop_lut5_I3_O)        0.373     2.973 r  battlefront_ww2_unit/rgb_reg[11]_i_21/O
                         net (fo=15, routed)          1.445     4.418    battlefront_ww2_unit/p1_x_reg_reg[4]_1
    SLICE_X9Y3           LUT3 (Prop_lut3_I0_O)        0.124     4.542 r  battlefront_ww2_unit/rgb_reg[10]_i_14/O
                         net (fo=2, routed)           1.210     5.752    vga_sync_unit/rgb_reg[10]_i_2_0
    SLICE_X6Y3           LUT6 (Prop_lut6_I3_O)        0.124     5.876 r  vga_sync_unit/rgb_reg[10]_i_4/O
                         net (fo=1, routed)           1.079     6.955    vga_sync_unit/rgb_reg[10]_i_4_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     7.079 r  vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=1, routed)           0.619     7.698    vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.124     7.822 r  vga_sync_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     7.822    rgb_next[10]
    SLICE_X8Y8           FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.449    17.936    clock
    SLICE_X8Y8           FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism             -0.425    17.510    
                         clock uncertainty           -0.108    17.403    
    SLICE_X8Y8           FDRE (Setup_fdre_C_D)        0.077    17.480    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         17.480    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                  9.657    

Slack (MET) :             9.755ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.133ns  (logic 2.488ns (24.553%)  route 7.645ns (75.447%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.729     0.730    vga_sync_unit/v_count_reg_reg[9]_1[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.124     0.854 r  vga_sync_unit/g0_b5_i_91/O
                         net (fo=1, routed)           0.000     0.854    vga_sync_unit/g0_b5_i_91_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.386 r  vga_sync_unit/g0_b5_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.386    vga_sync_unit/g0_b5_i_67_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.657 r  vga_sync_unit/g0_b5_i_28/CO[0]
                         net (fo=4, routed)           0.942     2.599    battlefront_ww2_unit/CO[0]
    SLICE_X5Y8           LUT4 (Prop_lut4_I1_O)        0.401     3.000 r  battlefront_ww2_unit/g0_b5_i_11/O
                         net (fo=15, routed)          1.820     4.820    vga_sync_unit/rgb_reg_reg[1]
    SLICE_X28Y7          LUT6 (Prop_lut6_I3_O)        0.332     5.152 f  vga_sync_unit/rgb_reg[3]_i_4/O
                         net (fo=2, routed)           1.219     6.371    vga_sync_unit/rgb_reg[3]_i_4_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.495 f  vga_sync_unit/rgb_reg[5]_i_5/O
                         net (fo=1, routed)           0.500     6.995    vga_sync_unit/rgb_reg[5]_i_5_n_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.119 r  vga_sync_unit/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           0.436     7.555    vga_sync_unit/rgb_reg[5]_i_2_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.679 r  vga_sync_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.679    rgb_next[5]
    SLICE_X11Y9          FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.449    17.936    clock
    SLICE_X11Y9          FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism             -0.425    17.510    
                         clock uncertainty           -0.108    17.403    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.031    17.434    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.434    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                  9.755    

Slack (MET) :             9.784ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.102ns  (logic 2.042ns (20.214%)  route 8.060ns (79.786%))
  Logic Levels:           8  (LUT5=3 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 17.935 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X28Y11         FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.419    -2.037 r  vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=45, routed)          2.769     0.732    battlefront_ww2_unit/rgb_reg_reg[1]_i_9[2]
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.299     1.031 r  battlefront_ww2_unit/g0_b0__24_i_4/O
                         net (fo=127, routed)         1.511     2.542    vga_sync_unit/rgb_reg[0]_i_5_0[0]
    SLICE_X2Y2           LUT5 (Prop_lut5_I4_O)        0.148     2.690 r  vga_sync_unit/g0_b1__17/O
                         net (fo=1, routed)           0.709     3.400    vga_sync_unit/g0_b1__17_n_0
    SLICE_X1Y3           LUT5 (Prop_lut5_I4_O)        0.354     3.754 r  vga_sync_unit/rgb_reg[1]_i_72/O
                         net (fo=1, routed)           0.154     3.908    vga_sync_unit/rgb_reg[1]_i_72_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.326     4.234 r  vga_sync_unit/rgb_reg[1]_i_34/O
                         net (fo=1, routed)           0.462     4.697    vga_sync_unit/rgb_reg[1]_i_34_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I4_O)        0.124     4.821 r  vga_sync_unit/rgb_reg[1]_i_11/O
                         net (fo=1, routed)           1.004     5.825    vga_sync_unit/rgb_reg[1]_i_11_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I1_O)        0.124     5.949 r  vga_sync_unit/rgb_reg[1]_i_4/O
                         net (fo=1, routed)           0.874     6.824    vga_sync_unit/rgb_reg[1]_i_4_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I1_O)        0.124     6.948 r  vga_sync_unit/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.575     7.523    vga_sync_unit/rgb_reg[1]_i_2_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.647 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.647    rgb_next[1]
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.448    17.935    clock
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.425    17.509    
                         clock uncertainty           -0.108    17.402    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)        0.029    17.431    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.431    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             10.019ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.914ns  (logic 2.708ns (27.315%)  route 7.206ns (72.685%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 17.935 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.729     0.730    vga_sync_unit/v_count_reg_reg[9]_1[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.124     0.854 r  vga_sync_unit/g0_b5_i_91/O
                         net (fo=1, routed)           0.000     0.854    vga_sync_unit/g0_b5_i_91_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.386 r  vga_sync_unit/g0_b5_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.386    vga_sync_unit/g0_b5_i_67_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.657 f  vga_sync_unit/g0_b5_i_28/CO[0]
                         net (fo=4, routed)           0.943     2.600    battlefront_ww2_unit/CO[0]
    SLICE_X5Y8           LUT5 (Prop_lut5_I2_O)        0.401     3.001 r  battlefront_ww2_unit/rgb_reg[6]_i_18/O
                         net (fo=14, routed)          1.057     4.058    vga_sync_unit/rgb_reg[6]_i_7_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I2_O)        0.348     4.406 f  vga_sync_unit/rgb_reg[6]_i_6/O
                         net (fo=3, routed)           0.854     5.260    vga_sync_unit/rgb_reg[6]_i_6_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.328     5.588 f  vga_sync_unit/rgb_reg[0]_i_3/O
                         net (fo=1, routed)           1.029     6.617    vga_sync_unit/rgb_reg[0]_i_3_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.124     6.741 r  vga_sync_unit/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.594     7.336    vga_sync_unit/rgb_reg[0]_i_2_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.460    rgb_next[0]
    SLICE_X8Y9           FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.448    17.935    clock
    SLICE_X8Y9           FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.425    17.509    
                         clock uncertainty           -0.108    17.402    
    SLICE_X8Y9           FDRE (Setup_fdre_C_D)        0.077    17.479    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.479    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                 10.019    

Slack (MET) :             10.045ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.844ns  (logic 2.130ns (21.639%)  route 7.714ns (78.361%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 17.935 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X28Y11         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.456    -2.000 r  vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=65, routed)          2.596     0.597    vga_sync_unit/v_count_reg_reg[9]_1[1]
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.150     0.747 r  vga_sync_unit/g0_b0__24_i_3/O
                         net (fo=120, routed)         1.576     2.323    vga_sync_unit/battlefront_ww2_unit/AMERICAN_SOLDIER_IDLE_ROM[0,0]13_out[2]
    SLICE_X5Y3           LUT5 (Prop_lut5_I3_O)        0.352     2.675 r  vga_sync_unit/g0_b0__22/O
                         net (fo=4, routed)           0.986     3.661    vga_sync_unit/g0_b0__22_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I0_O)        0.348     4.009 f  vga_sync_unit/rgb_reg[5]_i_25/O
                         net (fo=1, routed)           0.341     4.351    vga_sync_unit/rgb_reg[5]_i_25_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.328     4.679 r  vga_sync_unit/rgb_reg[5]_i_16/O
                         net (fo=1, routed)           0.289     4.968    vga_sync_unit/rgb_reg[5]_i_16_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124     5.092 r  vga_sync_unit/rgb_reg[5]_i_8/O
                         net (fo=2, routed)           0.690     5.782    battlefront_ww2_unit/rgb_reg[5]_i_2
    SLICE_X11Y6          LUT6 (Prop_lut6_I0_O)        0.124     5.906 r  battlefront_ww2_unit/rgb_reg[5]_i_3/O
                         net (fo=2, routed)           0.664     6.570    vga_sync_unit/rgb_reg_reg[2]
    SLICE_X10Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.694 r  vga_sync_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.570     7.264    vga_sync_unit/rgb_reg[2]_i_2_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.388 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.388    rgb_next[2]
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.448    17.935    clock
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.425    17.509    
                         clock uncertainty           -0.108    17.402    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)        0.031    17.433    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                          -7.388    
  -------------------------------------------------------------------
                         slack                                 10.045    

Slack (MET) :             10.053ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p2_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.837ns  (logic 1.676ns (17.037%)  route 8.161ns (82.963%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.560    -2.459    battlefront_ww2_unit/clk_out1
    SLICE_X13Y17         FDCE                                         r  battlefront_ww2_unit/p2_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  battlefront_ww2_unit/p2_y_reg_reg[2]/Q
                         net (fo=39, routed)          2.444     0.442    vga_sync_unit/g0_b5_i_7[1]
    SLICE_X31Y7          LUT4 (Prop_lut4_I2_O)        0.124     0.566 r  vga_sync_unit/g0_b5_i_1/O
                         net (fo=114, routed)         1.221     1.786    vga_sync_unit/battlefront_ww2_unit/sel[2]
    SLICE_X32Y3          LUT6 (Prop_lut6_I3_O)        0.124     1.910 r  vga_sync_unit/g0_b2__5/O
                         net (fo=2, routed)           0.626     2.537    vga_sync_unit/g0_b2__5_n_0
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.150     2.687 f  vga_sync_unit/rgb_reg[6]_i_46/O
                         net (fo=1, routed)           0.434     3.120    vga_sync_unit/rgb_reg[6]_i_46_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.326     3.446 f  vga_sync_unit/rgb_reg[6]_i_31/O
                         net (fo=2, routed)           0.834     4.280    vga_sync_unit/rgb_reg[6]_i_31_n_0
    SLICE_X29Y6          LUT5 (Prop_lut5_I4_O)        0.124     4.404 r  vga_sync_unit/rgb_reg[6]_i_10/O
                         net (fo=1, routed)           0.783     5.187    vga_sync_unit/rgb_reg[6]_i_10_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I1_O)        0.124     5.311 r  vga_sync_unit/rgb_reg[6]_i_3/O
                         net (fo=1, routed)           1.244     6.556    vga_sync_unit/rgb_reg[6]_i_3_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.680 r  vga_sync_unit/rgb_reg[6]_i_2/O
                         net (fo=1, routed)           0.575     7.255    vga_sync_unit/rgb_reg[6]_i_2_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I5_O)        0.124     7.379 r  vga_sync_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.379    rgb_next[6]
    SLICE_X9Y8           FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.449    17.936    clock
    SLICE_X9Y8           FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.425    17.510    
                         clock uncertainty           -0.108    17.403    
    SLICE_X9Y8           FDRE (Setup_fdre_C_D)        0.029    17.432    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.432    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                 10.053    

Slack (MET) :             10.082ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.805ns  (logic 2.488ns (25.376%)  route 7.317ns (74.624%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.729     0.730    vga_sync_unit/v_count_reg_reg[9]_1[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.124     0.854 r  vga_sync_unit/g0_b5_i_91/O
                         net (fo=1, routed)           0.000     0.854    vga_sync_unit/g0_b5_i_91_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.386 r  vga_sync_unit/g0_b5_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.386    vga_sync_unit/g0_b5_i_67_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.657 r  vga_sync_unit/g0_b5_i_28/CO[0]
                         net (fo=4, routed)           0.942     2.599    battlefront_ww2_unit/CO[0]
    SLICE_X5Y8           LUT4 (Prop_lut4_I1_O)        0.401     3.000 r  battlefront_ww2_unit/g0_b5_i_11/O
                         net (fo=15, routed)          1.589     4.589    vga_sync_unit/rgb_reg_reg[1]
    SLICE_X32Y8          LUT6 (Prop_lut6_I5_O)        0.332     4.921 r  vga_sync_unit/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.564     5.486    vga_sync_unit/rgb_reg[11]_i_44_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I4_O)        0.124     5.610 f  vga_sync_unit/rgb_reg[11]_i_15/O
                         net (fo=1, routed)           1.089     6.699    vga_sync_unit/rgb_reg[11]_i_15_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I5_O)        0.124     6.823 r  vga_sync_unit/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.403     7.226    vga_sync_unit/rgb_reg[11]_i_6_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124     7.350 r  vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     7.350    rgb_next[11]
    SLICE_X9Y7           FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.449    17.936    clock
    SLICE_X9Y7           FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.425    17.510    
                         clock uncertainty           -0.108    17.403    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)        0.029    17.432    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.432    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 10.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.562    -0.567    battlefront_ww2_unit/clk_out1
    SLICE_X8Y15          FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/Q
                         net (fo=10, routed)          0.149    -0.254    battlefront_ww2_unit/projectile_p2_x_reg_reg[9]_0[8]
    SLICE_X8Y15          LUT6 (Prop_lut6_I2_O)        0.045    -0.209 r  battlefront_ww2_unit/projectile_p2_x_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    battlefront_ww2_unit/projectile_p2_x_next[9]
    SLICE_X8Y15          FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.830    -0.339    battlefront_ww2_unit/clk_out1
    SLICE_X8Y15          FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/C
                         clock pessimism             -0.229    -0.567    
    SLICE_X8Y15          FDCE (Hold_fdce_C_D)         0.121    -0.446    battlefront_ww2_unit/projectile_p2_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.932%)  route 0.147ns (44.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.147    -0.246    state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.201 r  FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.867    -0.302    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.232    -0.533    
    SLICE_X3Y1           FDPE (Hold_fdpe_C_D)         0.091    -0.442    FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player_two_lives_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.190ns (50.842%)  route 0.184ns (49.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y0           FDCE                                         r  FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[1]/Q
                         net (fo=10, routed)          0.184    -0.209    battlefront_ww2_unit/state_reg[1]
    SLICE_X3Y1           LUT5 (Prop_lut5_I2_O)        0.049    -0.160 r  battlefront_ww2_unit/player_two_lives_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.160    battlefront_ww2_unit_n_203
    SLICE_X3Y1           FDPE                                         r  player_two_lives_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.867    -0.302    clock
    SLICE_X3Y1           FDPE                                         r  player_two_lives_reg_reg[1]/C
                         clock pessimism             -0.216    -0.517    
    SLICE_X3Y1           FDPE (Hold_fdpe_C_D)         0.107    -0.410    player_two_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 battlefront_ww2_counter_unit/dig0_p2_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_counter_unit/dig0_p2_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.594    -0.535    battlefront_ww2_counter_unit/clk_out1
    SLICE_X5Y1           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[0]/Q
                         net (fo=6, routed)           0.178    -0.216    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_0[0]
    SLICE_X5Y1           LUT3 (Prop_lut3_I0_O)        0.042    -0.174 r  battlefront_ww2_counter_unit/dig0_p2_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    battlefront_ww2_counter_unit/dig0_p2_next[2]
    SLICE_X5Y1           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.865    -0.304    battlefront_ww2_counter_unit/clk_out1
    SLICE_X5Y1           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[2]/C
                         clock pessimism             -0.232    -0.535    
    SLICE_X5Y1           FDCE (Hold_fdce_C_D)         0.107    -0.428    battlefront_ww2_counter_unit/dig0_p2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 battlefront_ww2_counter_unit/dig1_p1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_counter_unit/dig1_p1_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.567    -0.562    battlefront_ww2_counter_unit/clk_out1
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.242    battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]_0[0]
    SLICE_X9Y0           LUT3 (Prop_lut3_I0_O)        0.042    -0.200 r  battlefront_ww2_counter_unit/dig1_p1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    battlefront_ww2_counter_unit/dig1_p1_next[2]
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.837    -0.332    battlefront_ww2_counter_unit/clk_out1
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[2]/C
                         clock pessimism             -0.231    -0.562    
    SLICE_X9Y0           FDCE (Hold_fdce_C_D)         0.107    -0.455    battlefront_ww2_counter_unit/dig1_p1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 battlefront_ww2_counter_unit/dig0_p2_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.594    -0.535    battlefront_ww2_counter_unit/clk_out1
    SLICE_X5Y1           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[0]/Q
                         net (fo=6, routed)           0.180    -0.214    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_0[0]
    SLICE_X5Y1           LUT4 (Prop_lut4_I0_O)        0.043    -0.171 r  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.171    battlefront_ww2_counter_unit/dig0_p2_next[3]
    SLICE_X5Y1           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.865    -0.304    battlefront_ww2_counter_unit/clk_out1
    SLICE_X5Y1           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]/C
                         clock pessimism             -0.232    -0.535    
    SLICE_X5Y1           FDCE (Hold_fdce_C_D)         0.107    -0.428    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 battlefront_ww2_counter_unit/dig1_p1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.567    -0.562    battlefront_ww2_counter_unit/clk_out1
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[0]/Q
                         net (fo=5, routed)           0.181    -0.240    battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]_0[0]
    SLICE_X9Y0           LUT4 (Prop_lut4_I0_O)        0.043    -0.197 r  battlefront_ww2_counter_unit/dig1_p1_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.197    battlefront_ww2_counter_unit/dig1_p1_next[3]
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.837    -0.332    battlefront_ww2_counter_unit/clk_out1
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]/C
                         clock pessimism             -0.231    -0.562    
    SLICE_X9Y0           FDCE (Hold_fdce_C_D)         0.107    -0.455    battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 player_one_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player_one_lives_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.816%)  route 0.166ns (47.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.594    -0.535    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.394 r  player_one_lives_reg_reg[0]/Q
                         net (fo=6, routed)           0.166    -0.228    battlefront_ww2_unit/player_one_lives_reg[0]
    SLICE_X4Y1           LUT5 (Prop_lut5_I4_O)        0.045    -0.183 r  battlefront_ww2_unit/player_one_lives_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.183    battlefront_ww2_unit_n_200
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.865    -0.304    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[0]/C
                         clock pessimism             -0.232    -0.535    
    SLICE_X4Y1           FDPE (Hold_fdpe_C_D)         0.092    -0.443    player_one_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player_two_lives_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.310%)  route 0.184ns (49.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y0           FDCE                                         r  FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[1]/Q
                         net (fo=10, routed)          0.184    -0.209    battlefront_ww2_unit/state_reg[1]
    SLICE_X3Y1           LUT4 (Prop_lut4_I1_O)        0.045    -0.164 r  battlefront_ww2_unit/player_two_lives_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.164    battlefront_ww2_unit_n_202
    SLICE_X3Y1           FDPE                                         r  player_two_lives_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.867    -0.302    clock
    SLICE_X3Y1           FDPE                                         r  player_two_lives_reg_reg[0]/C
                         clock pessimism             -0.216    -0.517    
    SLICE_X3Y1           FDPE (Hold_fdpe_C_D)         0.092    -0.425    player_two_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 player_one_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player_one_lives_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.667%)  route 0.167ns (47.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.594    -0.535    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.394 r  player_one_lives_reg_reg[0]/Q
                         net (fo=6, routed)           0.167    -0.227    battlefront_ww2_unit/player_one_lives_reg[0]
    SLICE_X4Y1           LUT6 (Prop_lut6_I0_O)        0.045    -0.182 r  battlefront_ww2_unit/player_one_lives_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.182    battlefront_ww2_unit_n_201
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.865    -0.304    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
                         clock pessimism             -0.232    -0.535    
    SLICE_X4Y1           FDPE (Hold_fdpe_C_D)         0.091    -0.444    player_one_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y0     battlefront_ww2_text_unit/font_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   clock_unit/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X3Y1      FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y0      FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X4Y1      player_one_lives_reg_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X4Y1      player_one_lives_reg_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X3Y1      player_two_lives_reg_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X3Y1      player_two_lives_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y9      rgb_reg_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X3Y1      FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X3Y1      FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y0      FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y0      FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X4Y1      player_one_lives_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X4Y1      player_one_lives_reg_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X4Y1      player_one_lives_reg_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X4Y1      player_one_lives_reg_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X3Y1      player_two_lives_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X3Y1      player_two_lives_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X3Y1      FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X3Y1      FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y0      FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y0      FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X4Y1      player_one_lives_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X4Y1      player_one_lives_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X4Y1      player_one_lives_reg_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X4Y1      player_one_lives_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X3Y1      player_two_lives_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X3Y1      player_two_lives_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   clock_unit/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.352ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.541ns  (logic 2.477ns (23.499%)  route 8.064ns (76.501%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 17.935 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 f  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.531     0.533    battlefront_ww2_unit/rgb_reg_reg[1]_i_9[0]
    SLICE_X3Y10          LUT2 (Prop_lut2_I1_O)        0.150     0.683 r  battlefront_ww2_unit/g0_b0__24_i_6/O
                         net (fo=1, routed)           0.296     0.979    vga_sync_unit/rgb_reg[9]_i_24_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.326     1.305 r  vga_sync_unit/g0_b0__24_i_1/O
                         net (fo=112, routed)         1.207     2.512    vga_sync_unit/g0_b0__24_i_1_n_0
    SLICE_X10Y5          LUT5 (Prop_lut5_I0_O)        0.150     2.662 r  vga_sync_unit/g0_b4__16/O
                         net (fo=1, routed)           0.478     3.140    vga_sync_unit/g0_b4__16_n_0
    SLICE_X10Y5          LUT4 (Prop_lut4_I0_O)        0.321     3.461 r  vga_sync_unit/rgb_reg[8]_i_38/O
                         net (fo=1, routed)           0.684     4.146    vga_sync_unit/rgb_reg[8]_i_38_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.348     4.494 r  vga_sync_unit/rgb_reg[8]_i_25/O
                         net (fo=2, routed)           0.811     5.305    vga_sync_unit/rgb_reg[8]_i_25_n_0
    SLICE_X5Y2           LUT3 (Prop_lut3_I0_O)        0.152     5.457 r  vga_sync_unit/rgb_reg[8]_i_10/O
                         net (fo=1, routed)           0.810     6.267    vga_sync_unit/rgb_reg[8]_i_10_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I3_O)        0.326     6.593 r  vga_sync_unit/rgb_reg[8]_i_3/O
                         net (fo=1, routed)           0.631     7.225    vga_sync_unit/rgb_reg[8]_i_3_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.349 r  vga_sync_unit/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.614     7.962    vga_sync_unit/rgb_reg[8]_i_2_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124     8.086 r  vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.086    rgb_next[8]
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.448    17.935    clock
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.425    17.509    
                         clock uncertainty           -0.103    17.407    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)        0.032    17.439    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.439    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  9.352    

Slack (MET) :             9.478ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.414ns  (logic 2.488ns (23.891%)  route 7.926ns (76.109%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 17.935 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.729     0.730    vga_sync_unit/v_count_reg_reg[9]_1[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.124     0.854 r  vga_sync_unit/g0_b5_i_91/O
                         net (fo=1, routed)           0.000     0.854    vga_sync_unit/g0_b5_i_91_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.386 r  vga_sync_unit/g0_b5_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.386    vga_sync_unit/g0_b5_i_67_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.657 r  vga_sync_unit/g0_b5_i_28/CO[0]
                         net (fo=4, routed)           0.942     2.599    battlefront_ww2_unit/CO[0]
    SLICE_X5Y8           LUT4 (Prop_lut4_I1_O)        0.401     3.000 r  battlefront_ww2_unit/g0_b5_i_11/O
                         net (fo=15, routed)          2.015     5.015    vga_sync_unit/rgb_reg_reg[1]
    SLICE_X31Y7          LUT6 (Prop_lut6_I2_O)        0.332     5.347 r  vga_sync_unit/rgb_reg[7]_i_16/O
                         net (fo=1, routed)           0.669     6.016    vga_sync_unit/rgb_reg[7]_i_16_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     6.140 f  vga_sync_unit/rgb_reg[7]_i_7/O
                         net (fo=2, routed)           1.116     7.256    vga_sync_unit/rgb_reg[7]_i_7_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.380 r  vga_sync_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.455     7.836    vga_sync_unit/rgb_reg[7]_i_2_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I4_O)        0.124     7.960 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     7.960    rgb_next[7]
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.448    17.935    clock
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.425    17.509    
                         clock uncertainty           -0.103    17.407    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)        0.031    17.438    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  9.478    

Slack (MET) :             9.567ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.324ns  (logic 2.488ns (24.099%)  route 7.836ns (75.901%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.729     0.730    vga_sync_unit/v_count_reg_reg[9]_1[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.124     0.854 r  vga_sync_unit/g0_b5_i_91/O
                         net (fo=1, routed)           0.000     0.854    vga_sync_unit/g0_b5_i_91_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.386 r  vga_sync_unit/g0_b5_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.386    vga_sync_unit/g0_b5_i_67_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.657 r  vga_sync_unit/g0_b5_i_28/CO[0]
                         net (fo=4, routed)           0.942     2.599    battlefront_ww2_unit/CO[0]
    SLICE_X5Y8           LUT4 (Prop_lut4_I1_O)        0.401     3.000 r  battlefront_ww2_unit/g0_b5_i_11/O
                         net (fo=15, routed)          2.015     5.015    vga_sync_unit/rgb_reg_reg[1]
    SLICE_X31Y7          LUT6 (Prop_lut6_I2_O)        0.332     5.347 r  vga_sync_unit/rgb_reg[7]_i_16/O
                         net (fo=1, routed)           0.669     6.016    vga_sync_unit/rgb_reg[7]_i_16_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     6.140 f  vga_sync_unit/rgb_reg[7]_i_7/O
                         net (fo=2, routed)           1.050     7.190    vga_sync_unit/rgb_reg[7]_i_7_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.314 r  vga_sync_unit/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.431     7.746    vga_sync_unit/rgb_reg[3]_i_2_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.870 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.870    rgb_next[3]
    SLICE_X11Y9          FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.449    17.936    clock
    SLICE_X11Y9          FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.425    17.510    
                         clock uncertainty           -0.103    17.408    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.029    17.437    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.437    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  9.567    

Slack (MET) :             9.662ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 2.252ns (21.913%)  route 8.025ns (78.087%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.729     0.730    vga_sync_unit/v_count_reg_reg[9]_1[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.124     0.854 r  vga_sync_unit/g0_b5_i_91/O
                         net (fo=1, routed)           0.000     0.854    vga_sync_unit/g0_b5_i_91_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.386 r  vga_sync_unit/g0_b5_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.386    vga_sync_unit/g0_b5_i_67_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.657 f  vga_sync_unit/g0_b5_i_28/CO[0]
                         net (fo=4, routed)           0.943     2.600    battlefront_ww2_unit/CO[0]
    SLICE_X5Y8           LUT5 (Prop_lut5_I3_O)        0.373     2.973 r  battlefront_ww2_unit/rgb_reg[11]_i_21/O
                         net (fo=15, routed)          1.445     4.418    battlefront_ww2_unit/p1_x_reg_reg[4]_1
    SLICE_X9Y3           LUT3 (Prop_lut3_I0_O)        0.124     4.542 r  battlefront_ww2_unit/rgb_reg[10]_i_14/O
                         net (fo=2, routed)           1.210     5.752    vga_sync_unit/rgb_reg[10]_i_2_0
    SLICE_X6Y3           LUT6 (Prop_lut6_I3_O)        0.124     5.876 r  vga_sync_unit/rgb_reg[10]_i_4/O
                         net (fo=1, routed)           1.079     6.955    vga_sync_unit/rgb_reg[10]_i_4_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     7.079 r  vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=1, routed)           0.619     7.698    vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.124     7.822 r  vga_sync_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     7.822    rgb_next[10]
    SLICE_X8Y8           FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.449    17.936    clock
    SLICE_X8Y8           FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism             -0.425    17.510    
                         clock uncertainty           -0.103    17.408    
    SLICE_X8Y8           FDRE (Setup_fdre_C_D)        0.077    17.485    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         17.485    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                  9.662    

Slack (MET) :             9.760ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.133ns  (logic 2.488ns (24.553%)  route 7.645ns (75.447%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.729     0.730    vga_sync_unit/v_count_reg_reg[9]_1[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.124     0.854 r  vga_sync_unit/g0_b5_i_91/O
                         net (fo=1, routed)           0.000     0.854    vga_sync_unit/g0_b5_i_91_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.386 r  vga_sync_unit/g0_b5_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.386    vga_sync_unit/g0_b5_i_67_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.657 r  vga_sync_unit/g0_b5_i_28/CO[0]
                         net (fo=4, routed)           0.942     2.599    battlefront_ww2_unit/CO[0]
    SLICE_X5Y8           LUT4 (Prop_lut4_I1_O)        0.401     3.000 r  battlefront_ww2_unit/g0_b5_i_11/O
                         net (fo=15, routed)          1.820     4.820    vga_sync_unit/rgb_reg_reg[1]
    SLICE_X28Y7          LUT6 (Prop_lut6_I3_O)        0.332     5.152 f  vga_sync_unit/rgb_reg[3]_i_4/O
                         net (fo=2, routed)           1.219     6.371    vga_sync_unit/rgb_reg[3]_i_4_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.495 f  vga_sync_unit/rgb_reg[5]_i_5/O
                         net (fo=1, routed)           0.500     6.995    vga_sync_unit/rgb_reg[5]_i_5_n_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.119 r  vga_sync_unit/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           0.436     7.555    vga_sync_unit/rgb_reg[5]_i_2_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.679 r  vga_sync_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.679    rgb_next[5]
    SLICE_X11Y9          FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.449    17.936    clock
    SLICE_X11Y9          FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism             -0.425    17.510    
                         clock uncertainty           -0.103    17.408    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.031    17.439    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.439    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                  9.760    

Slack (MET) :             9.789ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.102ns  (logic 2.042ns (20.214%)  route 8.060ns (79.786%))
  Logic Levels:           8  (LUT5=3 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 17.935 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X28Y11         FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.419    -2.037 r  vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=45, routed)          2.769     0.732    battlefront_ww2_unit/rgb_reg_reg[1]_i_9[2]
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.299     1.031 r  battlefront_ww2_unit/g0_b0__24_i_4/O
                         net (fo=127, routed)         1.511     2.542    vga_sync_unit/rgb_reg[0]_i_5_0[0]
    SLICE_X2Y2           LUT5 (Prop_lut5_I4_O)        0.148     2.690 r  vga_sync_unit/g0_b1__17/O
                         net (fo=1, routed)           0.709     3.400    vga_sync_unit/g0_b1__17_n_0
    SLICE_X1Y3           LUT5 (Prop_lut5_I4_O)        0.354     3.754 r  vga_sync_unit/rgb_reg[1]_i_72/O
                         net (fo=1, routed)           0.154     3.908    vga_sync_unit/rgb_reg[1]_i_72_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.326     4.234 r  vga_sync_unit/rgb_reg[1]_i_34/O
                         net (fo=1, routed)           0.462     4.697    vga_sync_unit/rgb_reg[1]_i_34_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I4_O)        0.124     4.821 r  vga_sync_unit/rgb_reg[1]_i_11/O
                         net (fo=1, routed)           1.004     5.825    vga_sync_unit/rgb_reg[1]_i_11_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I1_O)        0.124     5.949 r  vga_sync_unit/rgb_reg[1]_i_4/O
                         net (fo=1, routed)           0.874     6.824    vga_sync_unit/rgb_reg[1]_i_4_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I1_O)        0.124     6.948 r  vga_sync_unit/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.575     7.523    vga_sync_unit/rgb_reg[1]_i_2_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.647 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.647    rgb_next[1]
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.448    17.935    clock
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.425    17.509    
                         clock uncertainty           -0.103    17.407    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)        0.029    17.436    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.436    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  9.789    

Slack (MET) :             10.024ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.914ns  (logic 2.708ns (27.315%)  route 7.206ns (72.685%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 17.935 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.729     0.730    vga_sync_unit/v_count_reg_reg[9]_1[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.124     0.854 r  vga_sync_unit/g0_b5_i_91/O
                         net (fo=1, routed)           0.000     0.854    vga_sync_unit/g0_b5_i_91_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.386 r  vga_sync_unit/g0_b5_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.386    vga_sync_unit/g0_b5_i_67_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.657 f  vga_sync_unit/g0_b5_i_28/CO[0]
                         net (fo=4, routed)           0.943     2.600    battlefront_ww2_unit/CO[0]
    SLICE_X5Y8           LUT5 (Prop_lut5_I2_O)        0.401     3.001 r  battlefront_ww2_unit/rgb_reg[6]_i_18/O
                         net (fo=14, routed)          1.057     4.058    vga_sync_unit/rgb_reg[6]_i_7_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I2_O)        0.348     4.406 f  vga_sync_unit/rgb_reg[6]_i_6/O
                         net (fo=3, routed)           0.854     5.260    vga_sync_unit/rgb_reg[6]_i_6_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.328     5.588 f  vga_sync_unit/rgb_reg[0]_i_3/O
                         net (fo=1, routed)           1.029     6.617    vga_sync_unit/rgb_reg[0]_i_3_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.124     6.741 r  vga_sync_unit/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.594     7.336    vga_sync_unit/rgb_reg[0]_i_2_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.460    rgb_next[0]
    SLICE_X8Y9           FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.448    17.935    clock
    SLICE_X8Y9           FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.425    17.509    
                         clock uncertainty           -0.103    17.407    
    SLICE_X8Y9           FDRE (Setup_fdre_C_D)        0.077    17.484    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.484    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                 10.024    

Slack (MET) :             10.050ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.844ns  (logic 2.130ns (21.639%)  route 7.714ns (78.361%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 17.935 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X28Y11         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.456    -2.000 r  vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=65, routed)          2.596     0.597    vga_sync_unit/v_count_reg_reg[9]_1[1]
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.150     0.747 r  vga_sync_unit/g0_b0__24_i_3/O
                         net (fo=120, routed)         1.576     2.323    vga_sync_unit/battlefront_ww2_unit/AMERICAN_SOLDIER_IDLE_ROM[0,0]13_out[2]
    SLICE_X5Y3           LUT5 (Prop_lut5_I3_O)        0.352     2.675 r  vga_sync_unit/g0_b0__22/O
                         net (fo=4, routed)           0.986     3.661    vga_sync_unit/g0_b0__22_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I0_O)        0.348     4.009 f  vga_sync_unit/rgb_reg[5]_i_25/O
                         net (fo=1, routed)           0.341     4.351    vga_sync_unit/rgb_reg[5]_i_25_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.328     4.679 r  vga_sync_unit/rgb_reg[5]_i_16/O
                         net (fo=1, routed)           0.289     4.968    vga_sync_unit/rgb_reg[5]_i_16_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124     5.092 r  vga_sync_unit/rgb_reg[5]_i_8/O
                         net (fo=2, routed)           0.690     5.782    battlefront_ww2_unit/rgb_reg[5]_i_2
    SLICE_X11Y6          LUT6 (Prop_lut6_I0_O)        0.124     5.906 r  battlefront_ww2_unit/rgb_reg[5]_i_3/O
                         net (fo=2, routed)           0.664     6.570    vga_sync_unit/rgb_reg_reg[2]
    SLICE_X10Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.694 r  vga_sync_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.570     7.264    vga_sync_unit/rgb_reg[2]_i_2_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.388 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.388    rgb_next[2]
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.448    17.935    clock
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.425    17.509    
                         clock uncertainty           -0.103    17.407    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)        0.031    17.438    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                          -7.388    
  -------------------------------------------------------------------
                         slack                                 10.050    

Slack (MET) :             10.058ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p2_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.837ns  (logic 1.676ns (17.037%)  route 8.161ns (82.963%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.560    -2.459    battlefront_ww2_unit/clk_out1
    SLICE_X13Y17         FDCE                                         r  battlefront_ww2_unit/p2_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  battlefront_ww2_unit/p2_y_reg_reg[2]/Q
                         net (fo=39, routed)          2.444     0.442    vga_sync_unit/g0_b5_i_7[1]
    SLICE_X31Y7          LUT4 (Prop_lut4_I2_O)        0.124     0.566 r  vga_sync_unit/g0_b5_i_1/O
                         net (fo=114, routed)         1.221     1.786    vga_sync_unit/battlefront_ww2_unit/sel[2]
    SLICE_X32Y3          LUT6 (Prop_lut6_I3_O)        0.124     1.910 r  vga_sync_unit/g0_b2__5/O
                         net (fo=2, routed)           0.626     2.537    vga_sync_unit/g0_b2__5_n_0
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.150     2.687 f  vga_sync_unit/rgb_reg[6]_i_46/O
                         net (fo=1, routed)           0.434     3.120    vga_sync_unit/rgb_reg[6]_i_46_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.326     3.446 f  vga_sync_unit/rgb_reg[6]_i_31/O
                         net (fo=2, routed)           0.834     4.280    vga_sync_unit/rgb_reg[6]_i_31_n_0
    SLICE_X29Y6          LUT5 (Prop_lut5_I4_O)        0.124     4.404 r  vga_sync_unit/rgb_reg[6]_i_10/O
                         net (fo=1, routed)           0.783     5.187    vga_sync_unit/rgb_reg[6]_i_10_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I1_O)        0.124     5.311 r  vga_sync_unit/rgb_reg[6]_i_3/O
                         net (fo=1, routed)           1.244     6.556    vga_sync_unit/rgb_reg[6]_i_3_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.680 r  vga_sync_unit/rgb_reg[6]_i_2/O
                         net (fo=1, routed)           0.575     7.255    vga_sync_unit/rgb_reg[6]_i_2_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I5_O)        0.124     7.379 r  vga_sync_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.379    rgb_next[6]
    SLICE_X9Y8           FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.449    17.936    clock
    SLICE_X9Y8           FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.425    17.510    
                         clock uncertainty           -0.103    17.408    
    SLICE_X9Y8           FDRE (Setup_fdre_C_D)        0.029    17.437    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.437    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                 10.058    

Slack (MET) :             10.087ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.805ns  (logic 2.488ns (25.376%)  route 7.317ns (74.624%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.729     0.730    vga_sync_unit/v_count_reg_reg[9]_1[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.124     0.854 r  vga_sync_unit/g0_b5_i_91/O
                         net (fo=1, routed)           0.000     0.854    vga_sync_unit/g0_b5_i_91_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.386 r  vga_sync_unit/g0_b5_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.386    vga_sync_unit/g0_b5_i_67_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.657 r  vga_sync_unit/g0_b5_i_28/CO[0]
                         net (fo=4, routed)           0.942     2.599    battlefront_ww2_unit/CO[0]
    SLICE_X5Y8           LUT4 (Prop_lut4_I1_O)        0.401     3.000 r  battlefront_ww2_unit/g0_b5_i_11/O
                         net (fo=15, routed)          1.589     4.589    vga_sync_unit/rgb_reg_reg[1]
    SLICE_X32Y8          LUT6 (Prop_lut6_I5_O)        0.332     4.921 r  vga_sync_unit/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.564     5.486    vga_sync_unit/rgb_reg[11]_i_44_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I4_O)        0.124     5.610 f  vga_sync_unit/rgb_reg[11]_i_15/O
                         net (fo=1, routed)           1.089     6.699    vga_sync_unit/rgb_reg[11]_i_15_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I5_O)        0.124     6.823 r  vga_sync_unit/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.403     7.226    vga_sync_unit/rgb_reg[11]_i_6_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124     7.350 r  vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     7.350    rgb_next[11]
    SLICE_X9Y7           FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.449    17.936    clock
    SLICE_X9Y7           FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.425    17.510    
                         clock uncertainty           -0.103    17.408    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)        0.029    17.437    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.437    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 10.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.562    -0.567    battlefront_ww2_unit/clk_out1
    SLICE_X8Y15          FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/Q
                         net (fo=10, routed)          0.149    -0.254    battlefront_ww2_unit/projectile_p2_x_reg_reg[9]_0[8]
    SLICE_X8Y15          LUT6 (Prop_lut6_I2_O)        0.045    -0.209 r  battlefront_ww2_unit/projectile_p2_x_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    battlefront_ww2_unit/projectile_p2_x_next[9]
    SLICE_X8Y15          FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.830    -0.339    battlefront_ww2_unit/clk_out1
    SLICE_X8Y15          FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/C
                         clock pessimism             -0.229    -0.567    
    SLICE_X8Y15          FDCE (Hold_fdce_C_D)         0.121    -0.446    battlefront_ww2_unit/projectile_p2_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.932%)  route 0.147ns (44.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.147    -0.246    state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.201 r  FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.867    -0.302    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.232    -0.533    
    SLICE_X3Y1           FDPE (Hold_fdpe_C_D)         0.091    -0.442    FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player_two_lives_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.190ns (50.842%)  route 0.184ns (49.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y0           FDCE                                         r  FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[1]/Q
                         net (fo=10, routed)          0.184    -0.209    battlefront_ww2_unit/state_reg[1]
    SLICE_X3Y1           LUT5 (Prop_lut5_I2_O)        0.049    -0.160 r  battlefront_ww2_unit/player_two_lives_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.160    battlefront_ww2_unit_n_203
    SLICE_X3Y1           FDPE                                         r  player_two_lives_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.867    -0.302    clock
    SLICE_X3Y1           FDPE                                         r  player_two_lives_reg_reg[1]/C
                         clock pessimism             -0.216    -0.517    
    SLICE_X3Y1           FDPE (Hold_fdpe_C_D)         0.107    -0.410    player_two_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 battlefront_ww2_counter_unit/dig0_p2_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_counter_unit/dig0_p2_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.594    -0.535    battlefront_ww2_counter_unit/clk_out1
    SLICE_X5Y1           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[0]/Q
                         net (fo=6, routed)           0.178    -0.216    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_0[0]
    SLICE_X5Y1           LUT3 (Prop_lut3_I0_O)        0.042    -0.174 r  battlefront_ww2_counter_unit/dig0_p2_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    battlefront_ww2_counter_unit/dig0_p2_next[2]
    SLICE_X5Y1           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.865    -0.304    battlefront_ww2_counter_unit/clk_out1
    SLICE_X5Y1           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[2]/C
                         clock pessimism             -0.232    -0.535    
    SLICE_X5Y1           FDCE (Hold_fdce_C_D)         0.107    -0.428    battlefront_ww2_counter_unit/dig0_p2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 battlefront_ww2_counter_unit/dig1_p1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_counter_unit/dig1_p1_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.567    -0.562    battlefront_ww2_counter_unit/clk_out1
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.242    battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]_0[0]
    SLICE_X9Y0           LUT3 (Prop_lut3_I0_O)        0.042    -0.200 r  battlefront_ww2_counter_unit/dig1_p1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    battlefront_ww2_counter_unit/dig1_p1_next[2]
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.837    -0.332    battlefront_ww2_counter_unit/clk_out1
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[2]/C
                         clock pessimism             -0.231    -0.562    
    SLICE_X9Y0           FDCE (Hold_fdce_C_D)         0.107    -0.455    battlefront_ww2_counter_unit/dig1_p1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 battlefront_ww2_counter_unit/dig0_p2_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.594    -0.535    battlefront_ww2_counter_unit/clk_out1
    SLICE_X5Y1           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[0]/Q
                         net (fo=6, routed)           0.180    -0.214    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_0[0]
    SLICE_X5Y1           LUT4 (Prop_lut4_I0_O)        0.043    -0.171 r  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.171    battlefront_ww2_counter_unit/dig0_p2_next[3]
    SLICE_X5Y1           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.865    -0.304    battlefront_ww2_counter_unit/clk_out1
    SLICE_X5Y1           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]/C
                         clock pessimism             -0.232    -0.535    
    SLICE_X5Y1           FDCE (Hold_fdce_C_D)         0.107    -0.428    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 battlefront_ww2_counter_unit/dig1_p1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.567    -0.562    battlefront_ww2_counter_unit/clk_out1
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[0]/Q
                         net (fo=5, routed)           0.181    -0.240    battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]_0[0]
    SLICE_X9Y0           LUT4 (Prop_lut4_I0_O)        0.043    -0.197 r  battlefront_ww2_counter_unit/dig1_p1_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.197    battlefront_ww2_counter_unit/dig1_p1_next[3]
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.837    -0.332    battlefront_ww2_counter_unit/clk_out1
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]/C
                         clock pessimism             -0.231    -0.562    
    SLICE_X9Y0           FDCE (Hold_fdce_C_D)         0.107    -0.455    battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 player_one_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player_one_lives_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.816%)  route 0.166ns (47.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.594    -0.535    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.394 r  player_one_lives_reg_reg[0]/Q
                         net (fo=6, routed)           0.166    -0.228    battlefront_ww2_unit/player_one_lives_reg[0]
    SLICE_X4Y1           LUT5 (Prop_lut5_I4_O)        0.045    -0.183 r  battlefront_ww2_unit/player_one_lives_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.183    battlefront_ww2_unit_n_200
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.865    -0.304    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[0]/C
                         clock pessimism             -0.232    -0.535    
    SLICE_X4Y1           FDPE (Hold_fdpe_C_D)         0.092    -0.443    player_one_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player_two_lives_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.310%)  route 0.184ns (49.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y0           FDCE                                         r  FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[1]/Q
                         net (fo=10, routed)          0.184    -0.209    battlefront_ww2_unit/state_reg[1]
    SLICE_X3Y1           LUT4 (Prop_lut4_I1_O)        0.045    -0.164 r  battlefront_ww2_unit/player_two_lives_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.164    battlefront_ww2_unit_n_202
    SLICE_X3Y1           FDPE                                         r  player_two_lives_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.867    -0.302    clock
    SLICE_X3Y1           FDPE                                         r  player_two_lives_reg_reg[0]/C
                         clock pessimism             -0.216    -0.517    
    SLICE_X3Y1           FDPE (Hold_fdpe_C_D)         0.092    -0.425    player_two_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 player_one_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player_one_lives_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.667%)  route 0.167ns (47.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.594    -0.535    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.394 r  player_one_lives_reg_reg[0]/Q
                         net (fo=6, routed)           0.167    -0.227    battlefront_ww2_unit/player_one_lives_reg[0]
    SLICE_X4Y1           LUT6 (Prop_lut6_I0_O)        0.045    -0.182 r  battlefront_ww2_unit/player_one_lives_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.182    battlefront_ww2_unit_n_201
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.865    -0.304    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
                         clock pessimism             -0.232    -0.535    
    SLICE_X4Y1           FDPE (Hold_fdpe_C_D)         0.091    -0.444    player_one_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y0     battlefront_ww2_text_unit/font_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   clock_unit/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X3Y1      FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y0      FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X4Y1      player_one_lives_reg_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X4Y1      player_one_lives_reg_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X3Y1      player_two_lives_reg_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X3Y1      player_two_lives_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y9      rgb_reg_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X3Y1      FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X3Y1      FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y0      FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y0      FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X4Y1      player_one_lives_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X4Y1      player_one_lives_reg_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X4Y1      player_one_lives_reg_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X4Y1      player_one_lives_reg_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X3Y1      player_two_lives_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X3Y1      player_two_lives_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X3Y1      FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X3Y1      FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y0      FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y0      FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X4Y1      player_one_lives_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X4Y1      player_one_lives_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X4Y1      player_one_lives_reg_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X4Y1      player_one_lives_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X3Y1      player_two_lives_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X3Y1      player_two_lives_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   clock_unit/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.348ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.541ns  (logic 2.477ns (23.499%)  route 8.064ns (76.501%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 17.935 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 f  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.531     0.533    battlefront_ww2_unit/rgb_reg_reg[1]_i_9[0]
    SLICE_X3Y10          LUT2 (Prop_lut2_I1_O)        0.150     0.683 r  battlefront_ww2_unit/g0_b0__24_i_6/O
                         net (fo=1, routed)           0.296     0.979    vga_sync_unit/rgb_reg[9]_i_24_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.326     1.305 r  vga_sync_unit/g0_b0__24_i_1/O
                         net (fo=112, routed)         1.207     2.512    vga_sync_unit/g0_b0__24_i_1_n_0
    SLICE_X10Y5          LUT5 (Prop_lut5_I0_O)        0.150     2.662 r  vga_sync_unit/g0_b4__16/O
                         net (fo=1, routed)           0.478     3.140    vga_sync_unit/g0_b4__16_n_0
    SLICE_X10Y5          LUT4 (Prop_lut4_I0_O)        0.321     3.461 r  vga_sync_unit/rgb_reg[8]_i_38/O
                         net (fo=1, routed)           0.684     4.146    vga_sync_unit/rgb_reg[8]_i_38_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.348     4.494 r  vga_sync_unit/rgb_reg[8]_i_25/O
                         net (fo=2, routed)           0.811     5.305    vga_sync_unit/rgb_reg[8]_i_25_n_0
    SLICE_X5Y2           LUT3 (Prop_lut3_I0_O)        0.152     5.457 r  vga_sync_unit/rgb_reg[8]_i_10/O
                         net (fo=1, routed)           0.810     6.267    vga_sync_unit/rgb_reg[8]_i_10_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I3_O)        0.326     6.593 r  vga_sync_unit/rgb_reg[8]_i_3/O
                         net (fo=1, routed)           0.631     7.225    vga_sync_unit/rgb_reg[8]_i_3_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.349 r  vga_sync_unit/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.614     7.962    vga_sync_unit/rgb_reg[8]_i_2_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124     8.086 r  vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.086    rgb_next[8]
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.448    17.935    clock
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.425    17.509    
                         clock uncertainty           -0.108    17.402    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)        0.032    17.434    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.434    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  9.348    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.414ns  (logic 2.488ns (23.891%)  route 7.926ns (76.109%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 17.935 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.729     0.730    vga_sync_unit/v_count_reg_reg[9]_1[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.124     0.854 r  vga_sync_unit/g0_b5_i_91/O
                         net (fo=1, routed)           0.000     0.854    vga_sync_unit/g0_b5_i_91_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.386 r  vga_sync_unit/g0_b5_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.386    vga_sync_unit/g0_b5_i_67_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.657 r  vga_sync_unit/g0_b5_i_28/CO[0]
                         net (fo=4, routed)           0.942     2.599    battlefront_ww2_unit/CO[0]
    SLICE_X5Y8           LUT4 (Prop_lut4_I1_O)        0.401     3.000 r  battlefront_ww2_unit/g0_b5_i_11/O
                         net (fo=15, routed)          2.015     5.015    vga_sync_unit/rgb_reg_reg[1]
    SLICE_X31Y7          LUT6 (Prop_lut6_I2_O)        0.332     5.347 r  vga_sync_unit/rgb_reg[7]_i_16/O
                         net (fo=1, routed)           0.669     6.016    vga_sync_unit/rgb_reg[7]_i_16_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     6.140 f  vga_sync_unit/rgb_reg[7]_i_7/O
                         net (fo=2, routed)           1.116     7.256    vga_sync_unit/rgb_reg[7]_i_7_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.380 r  vga_sync_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.455     7.836    vga_sync_unit/rgb_reg[7]_i_2_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I4_O)        0.124     7.960 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     7.960    rgb_next[7]
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.448    17.935    clock
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.425    17.509    
                         clock uncertainty           -0.108    17.402    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)        0.031    17.433    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.562ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.324ns  (logic 2.488ns (24.099%)  route 7.836ns (75.901%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.729     0.730    vga_sync_unit/v_count_reg_reg[9]_1[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.124     0.854 r  vga_sync_unit/g0_b5_i_91/O
                         net (fo=1, routed)           0.000     0.854    vga_sync_unit/g0_b5_i_91_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.386 r  vga_sync_unit/g0_b5_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.386    vga_sync_unit/g0_b5_i_67_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.657 r  vga_sync_unit/g0_b5_i_28/CO[0]
                         net (fo=4, routed)           0.942     2.599    battlefront_ww2_unit/CO[0]
    SLICE_X5Y8           LUT4 (Prop_lut4_I1_O)        0.401     3.000 r  battlefront_ww2_unit/g0_b5_i_11/O
                         net (fo=15, routed)          2.015     5.015    vga_sync_unit/rgb_reg_reg[1]
    SLICE_X31Y7          LUT6 (Prop_lut6_I2_O)        0.332     5.347 r  vga_sync_unit/rgb_reg[7]_i_16/O
                         net (fo=1, routed)           0.669     6.016    vga_sync_unit/rgb_reg[7]_i_16_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     6.140 f  vga_sync_unit/rgb_reg[7]_i_7/O
                         net (fo=2, routed)           1.050     7.190    vga_sync_unit/rgb_reg[7]_i_7_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.314 r  vga_sync_unit/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.431     7.746    vga_sync_unit/rgb_reg[3]_i_2_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.870 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.870    rgb_next[3]
    SLICE_X11Y9          FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.449    17.936    clock
    SLICE_X11Y9          FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.425    17.510    
                         clock uncertainty           -0.108    17.403    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.029    17.432    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.432    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  9.562    

Slack (MET) :             9.657ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 2.252ns (21.913%)  route 8.025ns (78.087%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.729     0.730    vga_sync_unit/v_count_reg_reg[9]_1[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.124     0.854 r  vga_sync_unit/g0_b5_i_91/O
                         net (fo=1, routed)           0.000     0.854    vga_sync_unit/g0_b5_i_91_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.386 r  vga_sync_unit/g0_b5_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.386    vga_sync_unit/g0_b5_i_67_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.657 f  vga_sync_unit/g0_b5_i_28/CO[0]
                         net (fo=4, routed)           0.943     2.600    battlefront_ww2_unit/CO[0]
    SLICE_X5Y8           LUT5 (Prop_lut5_I3_O)        0.373     2.973 r  battlefront_ww2_unit/rgb_reg[11]_i_21/O
                         net (fo=15, routed)          1.445     4.418    battlefront_ww2_unit/p1_x_reg_reg[4]_1
    SLICE_X9Y3           LUT3 (Prop_lut3_I0_O)        0.124     4.542 r  battlefront_ww2_unit/rgb_reg[10]_i_14/O
                         net (fo=2, routed)           1.210     5.752    vga_sync_unit/rgb_reg[10]_i_2_0
    SLICE_X6Y3           LUT6 (Prop_lut6_I3_O)        0.124     5.876 r  vga_sync_unit/rgb_reg[10]_i_4/O
                         net (fo=1, routed)           1.079     6.955    vga_sync_unit/rgb_reg[10]_i_4_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     7.079 r  vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=1, routed)           0.619     7.698    vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.124     7.822 r  vga_sync_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     7.822    rgb_next[10]
    SLICE_X8Y8           FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.449    17.936    clock
    SLICE_X8Y8           FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism             -0.425    17.510    
                         clock uncertainty           -0.108    17.403    
    SLICE_X8Y8           FDRE (Setup_fdre_C_D)        0.077    17.480    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         17.480    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                  9.657    

Slack (MET) :             9.755ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.133ns  (logic 2.488ns (24.553%)  route 7.645ns (75.447%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.729     0.730    vga_sync_unit/v_count_reg_reg[9]_1[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.124     0.854 r  vga_sync_unit/g0_b5_i_91/O
                         net (fo=1, routed)           0.000     0.854    vga_sync_unit/g0_b5_i_91_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.386 r  vga_sync_unit/g0_b5_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.386    vga_sync_unit/g0_b5_i_67_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.657 r  vga_sync_unit/g0_b5_i_28/CO[0]
                         net (fo=4, routed)           0.942     2.599    battlefront_ww2_unit/CO[0]
    SLICE_X5Y8           LUT4 (Prop_lut4_I1_O)        0.401     3.000 r  battlefront_ww2_unit/g0_b5_i_11/O
                         net (fo=15, routed)          1.820     4.820    vga_sync_unit/rgb_reg_reg[1]
    SLICE_X28Y7          LUT6 (Prop_lut6_I3_O)        0.332     5.152 f  vga_sync_unit/rgb_reg[3]_i_4/O
                         net (fo=2, routed)           1.219     6.371    vga_sync_unit/rgb_reg[3]_i_4_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.495 f  vga_sync_unit/rgb_reg[5]_i_5/O
                         net (fo=1, routed)           0.500     6.995    vga_sync_unit/rgb_reg[5]_i_5_n_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.119 r  vga_sync_unit/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           0.436     7.555    vga_sync_unit/rgb_reg[5]_i_2_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.679 r  vga_sync_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.679    rgb_next[5]
    SLICE_X11Y9          FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.449    17.936    clock
    SLICE_X11Y9          FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism             -0.425    17.510    
                         clock uncertainty           -0.108    17.403    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.031    17.434    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.434    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                  9.755    

Slack (MET) :             9.784ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.102ns  (logic 2.042ns (20.214%)  route 8.060ns (79.786%))
  Logic Levels:           8  (LUT5=3 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 17.935 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X28Y11         FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.419    -2.037 r  vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=45, routed)          2.769     0.732    battlefront_ww2_unit/rgb_reg_reg[1]_i_9[2]
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.299     1.031 r  battlefront_ww2_unit/g0_b0__24_i_4/O
                         net (fo=127, routed)         1.511     2.542    vga_sync_unit/rgb_reg[0]_i_5_0[0]
    SLICE_X2Y2           LUT5 (Prop_lut5_I4_O)        0.148     2.690 r  vga_sync_unit/g0_b1__17/O
                         net (fo=1, routed)           0.709     3.400    vga_sync_unit/g0_b1__17_n_0
    SLICE_X1Y3           LUT5 (Prop_lut5_I4_O)        0.354     3.754 r  vga_sync_unit/rgb_reg[1]_i_72/O
                         net (fo=1, routed)           0.154     3.908    vga_sync_unit/rgb_reg[1]_i_72_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.326     4.234 r  vga_sync_unit/rgb_reg[1]_i_34/O
                         net (fo=1, routed)           0.462     4.697    vga_sync_unit/rgb_reg[1]_i_34_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I4_O)        0.124     4.821 r  vga_sync_unit/rgb_reg[1]_i_11/O
                         net (fo=1, routed)           1.004     5.825    vga_sync_unit/rgb_reg[1]_i_11_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I1_O)        0.124     5.949 r  vga_sync_unit/rgb_reg[1]_i_4/O
                         net (fo=1, routed)           0.874     6.824    vga_sync_unit/rgb_reg[1]_i_4_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I1_O)        0.124     6.948 r  vga_sync_unit/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.575     7.523    vga_sync_unit/rgb_reg[1]_i_2_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.647 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.647    rgb_next[1]
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.448    17.935    clock
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.425    17.509    
                         clock uncertainty           -0.108    17.402    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)        0.029    17.431    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.431    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             10.019ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.914ns  (logic 2.708ns (27.315%)  route 7.206ns (72.685%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 17.935 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.729     0.730    vga_sync_unit/v_count_reg_reg[9]_1[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.124     0.854 r  vga_sync_unit/g0_b5_i_91/O
                         net (fo=1, routed)           0.000     0.854    vga_sync_unit/g0_b5_i_91_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.386 r  vga_sync_unit/g0_b5_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.386    vga_sync_unit/g0_b5_i_67_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.657 f  vga_sync_unit/g0_b5_i_28/CO[0]
                         net (fo=4, routed)           0.943     2.600    battlefront_ww2_unit/CO[0]
    SLICE_X5Y8           LUT5 (Prop_lut5_I2_O)        0.401     3.001 r  battlefront_ww2_unit/rgb_reg[6]_i_18/O
                         net (fo=14, routed)          1.057     4.058    vga_sync_unit/rgb_reg[6]_i_7_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I2_O)        0.348     4.406 f  vga_sync_unit/rgb_reg[6]_i_6/O
                         net (fo=3, routed)           0.854     5.260    vga_sync_unit/rgb_reg[6]_i_6_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.328     5.588 f  vga_sync_unit/rgb_reg[0]_i_3/O
                         net (fo=1, routed)           1.029     6.617    vga_sync_unit/rgb_reg[0]_i_3_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.124     6.741 r  vga_sync_unit/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.594     7.336    vga_sync_unit/rgb_reg[0]_i_2_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.460    rgb_next[0]
    SLICE_X8Y9           FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.448    17.935    clock
    SLICE_X8Y9           FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.425    17.509    
                         clock uncertainty           -0.108    17.402    
    SLICE_X8Y9           FDRE (Setup_fdre_C_D)        0.077    17.479    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.479    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                 10.019    

Slack (MET) :             10.045ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.844ns  (logic 2.130ns (21.639%)  route 7.714ns (78.361%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 17.935 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X28Y11         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.456    -2.000 r  vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=65, routed)          2.596     0.597    vga_sync_unit/v_count_reg_reg[9]_1[1]
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.150     0.747 r  vga_sync_unit/g0_b0__24_i_3/O
                         net (fo=120, routed)         1.576     2.323    vga_sync_unit/battlefront_ww2_unit/AMERICAN_SOLDIER_IDLE_ROM[0,0]13_out[2]
    SLICE_X5Y3           LUT5 (Prop_lut5_I3_O)        0.352     2.675 r  vga_sync_unit/g0_b0__22/O
                         net (fo=4, routed)           0.986     3.661    vga_sync_unit/g0_b0__22_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I0_O)        0.348     4.009 f  vga_sync_unit/rgb_reg[5]_i_25/O
                         net (fo=1, routed)           0.341     4.351    vga_sync_unit/rgb_reg[5]_i_25_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.328     4.679 r  vga_sync_unit/rgb_reg[5]_i_16/O
                         net (fo=1, routed)           0.289     4.968    vga_sync_unit/rgb_reg[5]_i_16_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124     5.092 r  vga_sync_unit/rgb_reg[5]_i_8/O
                         net (fo=2, routed)           0.690     5.782    battlefront_ww2_unit/rgb_reg[5]_i_2
    SLICE_X11Y6          LUT6 (Prop_lut6_I0_O)        0.124     5.906 r  battlefront_ww2_unit/rgb_reg[5]_i_3/O
                         net (fo=2, routed)           0.664     6.570    vga_sync_unit/rgb_reg_reg[2]
    SLICE_X10Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.694 r  vga_sync_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.570     7.264    vga_sync_unit/rgb_reg[2]_i_2_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.388 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.388    rgb_next[2]
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.448    17.935    clock
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.425    17.509    
                         clock uncertainty           -0.108    17.402    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)        0.031    17.433    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                          -7.388    
  -------------------------------------------------------------------
                         slack                                 10.045    

Slack (MET) :             10.053ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p2_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.837ns  (logic 1.676ns (17.037%)  route 8.161ns (82.963%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.560    -2.459    battlefront_ww2_unit/clk_out1
    SLICE_X13Y17         FDCE                                         r  battlefront_ww2_unit/p2_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  battlefront_ww2_unit/p2_y_reg_reg[2]/Q
                         net (fo=39, routed)          2.444     0.442    vga_sync_unit/g0_b5_i_7[1]
    SLICE_X31Y7          LUT4 (Prop_lut4_I2_O)        0.124     0.566 r  vga_sync_unit/g0_b5_i_1/O
                         net (fo=114, routed)         1.221     1.786    vga_sync_unit/battlefront_ww2_unit/sel[2]
    SLICE_X32Y3          LUT6 (Prop_lut6_I3_O)        0.124     1.910 r  vga_sync_unit/g0_b2__5/O
                         net (fo=2, routed)           0.626     2.537    vga_sync_unit/g0_b2__5_n_0
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.150     2.687 f  vga_sync_unit/rgb_reg[6]_i_46/O
                         net (fo=1, routed)           0.434     3.120    vga_sync_unit/rgb_reg[6]_i_46_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.326     3.446 f  vga_sync_unit/rgb_reg[6]_i_31/O
                         net (fo=2, routed)           0.834     4.280    vga_sync_unit/rgb_reg[6]_i_31_n_0
    SLICE_X29Y6          LUT5 (Prop_lut5_I4_O)        0.124     4.404 r  vga_sync_unit/rgb_reg[6]_i_10/O
                         net (fo=1, routed)           0.783     5.187    vga_sync_unit/rgb_reg[6]_i_10_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I1_O)        0.124     5.311 r  vga_sync_unit/rgb_reg[6]_i_3/O
                         net (fo=1, routed)           1.244     6.556    vga_sync_unit/rgb_reg[6]_i_3_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.680 r  vga_sync_unit/rgb_reg[6]_i_2/O
                         net (fo=1, routed)           0.575     7.255    vga_sync_unit/rgb_reg[6]_i_2_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I5_O)        0.124     7.379 r  vga_sync_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.379    rgb_next[6]
    SLICE_X9Y8           FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.449    17.936    clock
    SLICE_X9Y8           FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.425    17.510    
                         clock uncertainty           -0.108    17.403    
    SLICE_X9Y8           FDRE (Setup_fdre_C_D)        0.029    17.432    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.432    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                 10.053    

Slack (MET) :             10.082ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.805ns  (logic 2.488ns (25.376%)  route 7.317ns (74.624%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.729     0.730    vga_sync_unit/v_count_reg_reg[9]_1[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.124     0.854 r  vga_sync_unit/g0_b5_i_91/O
                         net (fo=1, routed)           0.000     0.854    vga_sync_unit/g0_b5_i_91_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.386 r  vga_sync_unit/g0_b5_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.386    vga_sync_unit/g0_b5_i_67_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.657 r  vga_sync_unit/g0_b5_i_28/CO[0]
                         net (fo=4, routed)           0.942     2.599    battlefront_ww2_unit/CO[0]
    SLICE_X5Y8           LUT4 (Prop_lut4_I1_O)        0.401     3.000 r  battlefront_ww2_unit/g0_b5_i_11/O
                         net (fo=15, routed)          1.589     4.589    vga_sync_unit/rgb_reg_reg[1]
    SLICE_X32Y8          LUT6 (Prop_lut6_I5_O)        0.332     4.921 r  vga_sync_unit/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.564     5.486    vga_sync_unit/rgb_reg[11]_i_44_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I4_O)        0.124     5.610 f  vga_sync_unit/rgb_reg[11]_i_15/O
                         net (fo=1, routed)           1.089     6.699    vga_sync_unit/rgb_reg[11]_i_15_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I5_O)        0.124     6.823 r  vga_sync_unit/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.403     7.226    vga_sync_unit/rgb_reg[11]_i_6_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124     7.350 r  vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     7.350    rgb_next[11]
    SLICE_X9Y7           FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.449    17.936    clock
    SLICE_X9Y7           FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.425    17.510    
                         clock uncertainty           -0.108    17.403    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)        0.029    17.432    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.432    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 10.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.562    -0.567    battlefront_ww2_unit/clk_out1
    SLICE_X8Y15          FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/Q
                         net (fo=10, routed)          0.149    -0.254    battlefront_ww2_unit/projectile_p2_x_reg_reg[9]_0[8]
    SLICE_X8Y15          LUT6 (Prop_lut6_I2_O)        0.045    -0.209 r  battlefront_ww2_unit/projectile_p2_x_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    battlefront_ww2_unit/projectile_p2_x_next[9]
    SLICE_X8Y15          FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.830    -0.339    battlefront_ww2_unit/clk_out1
    SLICE_X8Y15          FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/C
                         clock pessimism             -0.229    -0.567    
                         clock uncertainty            0.108    -0.460    
    SLICE_X8Y15          FDCE (Hold_fdce_C_D)         0.121    -0.339    battlefront_ww2_unit/projectile_p2_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.932%)  route 0.147ns (44.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.147    -0.246    state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.201 r  FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.867    -0.302    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.232    -0.533    
                         clock uncertainty            0.108    -0.426    
    SLICE_X3Y1           FDPE (Hold_fdpe_C_D)         0.091    -0.335    FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player_two_lives_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.190ns (50.842%)  route 0.184ns (49.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y0           FDCE                                         r  FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[1]/Q
                         net (fo=10, routed)          0.184    -0.209    battlefront_ww2_unit/state_reg[1]
    SLICE_X3Y1           LUT5 (Prop_lut5_I2_O)        0.049    -0.160 r  battlefront_ww2_unit/player_two_lives_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.160    battlefront_ww2_unit_n_203
    SLICE_X3Y1           FDPE                                         r  player_two_lives_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.867    -0.302    clock
    SLICE_X3Y1           FDPE                                         r  player_two_lives_reg_reg[1]/C
                         clock pessimism             -0.216    -0.517    
                         clock uncertainty            0.108    -0.410    
    SLICE_X3Y1           FDPE (Hold_fdpe_C_D)         0.107    -0.303    player_two_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 battlefront_ww2_counter_unit/dig0_p2_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_counter_unit/dig0_p2_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.594    -0.535    battlefront_ww2_counter_unit/clk_out1
    SLICE_X5Y1           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[0]/Q
                         net (fo=6, routed)           0.178    -0.216    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_0[0]
    SLICE_X5Y1           LUT3 (Prop_lut3_I0_O)        0.042    -0.174 r  battlefront_ww2_counter_unit/dig0_p2_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    battlefront_ww2_counter_unit/dig0_p2_next[2]
    SLICE_X5Y1           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.865    -0.304    battlefront_ww2_counter_unit/clk_out1
    SLICE_X5Y1           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[2]/C
                         clock pessimism             -0.232    -0.535    
                         clock uncertainty            0.108    -0.428    
    SLICE_X5Y1           FDCE (Hold_fdce_C_D)         0.107    -0.321    battlefront_ww2_counter_unit/dig0_p2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 battlefront_ww2_counter_unit/dig1_p1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_counter_unit/dig1_p1_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.567    -0.562    battlefront_ww2_counter_unit/clk_out1
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.242    battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]_0[0]
    SLICE_X9Y0           LUT3 (Prop_lut3_I0_O)        0.042    -0.200 r  battlefront_ww2_counter_unit/dig1_p1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    battlefront_ww2_counter_unit/dig1_p1_next[2]
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.837    -0.332    battlefront_ww2_counter_unit/clk_out1
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[2]/C
                         clock pessimism             -0.231    -0.562    
                         clock uncertainty            0.108    -0.455    
    SLICE_X9Y0           FDCE (Hold_fdce_C_D)         0.107    -0.348    battlefront_ww2_counter_unit/dig1_p1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 battlefront_ww2_counter_unit/dig0_p2_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.594    -0.535    battlefront_ww2_counter_unit/clk_out1
    SLICE_X5Y1           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[0]/Q
                         net (fo=6, routed)           0.180    -0.214    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_0[0]
    SLICE_X5Y1           LUT4 (Prop_lut4_I0_O)        0.043    -0.171 r  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.171    battlefront_ww2_counter_unit/dig0_p2_next[3]
    SLICE_X5Y1           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.865    -0.304    battlefront_ww2_counter_unit/clk_out1
    SLICE_X5Y1           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]/C
                         clock pessimism             -0.232    -0.535    
                         clock uncertainty            0.108    -0.428    
    SLICE_X5Y1           FDCE (Hold_fdce_C_D)         0.107    -0.321    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 battlefront_ww2_counter_unit/dig1_p1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.567    -0.562    battlefront_ww2_counter_unit/clk_out1
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[0]/Q
                         net (fo=5, routed)           0.181    -0.240    battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]_0[0]
    SLICE_X9Y0           LUT4 (Prop_lut4_I0_O)        0.043    -0.197 r  battlefront_ww2_counter_unit/dig1_p1_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.197    battlefront_ww2_counter_unit/dig1_p1_next[3]
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.837    -0.332    battlefront_ww2_counter_unit/clk_out1
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]/C
                         clock pessimism             -0.231    -0.562    
                         clock uncertainty            0.108    -0.455    
    SLICE_X9Y0           FDCE (Hold_fdce_C_D)         0.107    -0.348    battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 player_one_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player_one_lives_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.816%)  route 0.166ns (47.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.594    -0.535    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.394 r  player_one_lives_reg_reg[0]/Q
                         net (fo=6, routed)           0.166    -0.228    battlefront_ww2_unit/player_one_lives_reg[0]
    SLICE_X4Y1           LUT5 (Prop_lut5_I4_O)        0.045    -0.183 r  battlefront_ww2_unit/player_one_lives_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.183    battlefront_ww2_unit_n_200
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.865    -0.304    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[0]/C
                         clock pessimism             -0.232    -0.535    
                         clock uncertainty            0.108    -0.428    
    SLICE_X4Y1           FDPE (Hold_fdpe_C_D)         0.092    -0.336    player_one_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player_two_lives_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.310%)  route 0.184ns (49.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y0           FDCE                                         r  FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[1]/Q
                         net (fo=10, routed)          0.184    -0.209    battlefront_ww2_unit/state_reg[1]
    SLICE_X3Y1           LUT4 (Prop_lut4_I1_O)        0.045    -0.164 r  battlefront_ww2_unit/player_two_lives_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.164    battlefront_ww2_unit_n_202
    SLICE_X3Y1           FDPE                                         r  player_two_lives_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.867    -0.302    clock
    SLICE_X3Y1           FDPE                                         r  player_two_lives_reg_reg[0]/C
                         clock pessimism             -0.216    -0.517    
                         clock uncertainty            0.108    -0.410    
    SLICE_X3Y1           FDPE (Hold_fdpe_C_D)         0.092    -0.318    player_two_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 player_one_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player_one_lives_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.667%)  route 0.167ns (47.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.594    -0.535    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.394 r  player_one_lives_reg_reg[0]/Q
                         net (fo=6, routed)           0.167    -0.227    battlefront_ww2_unit/player_one_lives_reg[0]
    SLICE_X4Y1           LUT6 (Prop_lut6_I0_O)        0.045    -0.182 r  battlefront_ww2_unit/player_one_lives_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.182    battlefront_ww2_unit_n_201
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.865    -0.304    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
                         clock pessimism             -0.232    -0.535    
                         clock uncertainty            0.108    -0.428    
    SLICE_X4Y1           FDPE (Hold_fdpe_C_D)         0.091    -0.337    player_one_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.348ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.541ns  (logic 2.477ns (23.499%)  route 8.064ns (76.501%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 17.935 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 f  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.531     0.533    battlefront_ww2_unit/rgb_reg_reg[1]_i_9[0]
    SLICE_X3Y10          LUT2 (Prop_lut2_I1_O)        0.150     0.683 r  battlefront_ww2_unit/g0_b0__24_i_6/O
                         net (fo=1, routed)           0.296     0.979    vga_sync_unit/rgb_reg[9]_i_24_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.326     1.305 r  vga_sync_unit/g0_b0__24_i_1/O
                         net (fo=112, routed)         1.207     2.512    vga_sync_unit/g0_b0__24_i_1_n_0
    SLICE_X10Y5          LUT5 (Prop_lut5_I0_O)        0.150     2.662 r  vga_sync_unit/g0_b4__16/O
                         net (fo=1, routed)           0.478     3.140    vga_sync_unit/g0_b4__16_n_0
    SLICE_X10Y5          LUT4 (Prop_lut4_I0_O)        0.321     3.461 r  vga_sync_unit/rgb_reg[8]_i_38/O
                         net (fo=1, routed)           0.684     4.146    vga_sync_unit/rgb_reg[8]_i_38_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.348     4.494 r  vga_sync_unit/rgb_reg[8]_i_25/O
                         net (fo=2, routed)           0.811     5.305    vga_sync_unit/rgb_reg[8]_i_25_n_0
    SLICE_X5Y2           LUT3 (Prop_lut3_I0_O)        0.152     5.457 r  vga_sync_unit/rgb_reg[8]_i_10/O
                         net (fo=1, routed)           0.810     6.267    vga_sync_unit/rgb_reg[8]_i_10_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I3_O)        0.326     6.593 r  vga_sync_unit/rgb_reg[8]_i_3/O
                         net (fo=1, routed)           0.631     7.225    vga_sync_unit/rgb_reg[8]_i_3_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.349 r  vga_sync_unit/rgb_reg[8]_i_2/O
                         net (fo=1, routed)           0.614     7.962    vga_sync_unit/rgb_reg[8]_i_2_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124     8.086 r  vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.086    rgb_next[8]
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.448    17.935    clock
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.425    17.509    
                         clock uncertainty           -0.108    17.402    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)        0.032    17.434    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.434    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  9.348    

Slack (MET) :             9.473ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.414ns  (logic 2.488ns (23.891%)  route 7.926ns (76.109%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 17.935 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.729     0.730    vga_sync_unit/v_count_reg_reg[9]_1[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.124     0.854 r  vga_sync_unit/g0_b5_i_91/O
                         net (fo=1, routed)           0.000     0.854    vga_sync_unit/g0_b5_i_91_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.386 r  vga_sync_unit/g0_b5_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.386    vga_sync_unit/g0_b5_i_67_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.657 r  vga_sync_unit/g0_b5_i_28/CO[0]
                         net (fo=4, routed)           0.942     2.599    battlefront_ww2_unit/CO[0]
    SLICE_X5Y8           LUT4 (Prop_lut4_I1_O)        0.401     3.000 r  battlefront_ww2_unit/g0_b5_i_11/O
                         net (fo=15, routed)          2.015     5.015    vga_sync_unit/rgb_reg_reg[1]
    SLICE_X31Y7          LUT6 (Prop_lut6_I2_O)        0.332     5.347 r  vga_sync_unit/rgb_reg[7]_i_16/O
                         net (fo=1, routed)           0.669     6.016    vga_sync_unit/rgb_reg[7]_i_16_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     6.140 f  vga_sync_unit/rgb_reg[7]_i_7/O
                         net (fo=2, routed)           1.116     7.256    vga_sync_unit/rgb_reg[7]_i_7_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.380 r  vga_sync_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.455     7.836    vga_sync_unit/rgb_reg[7]_i_2_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I4_O)        0.124     7.960 r  vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     7.960    rgb_next[7]
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.448    17.935    clock
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.425    17.509    
                         clock uncertainty           -0.108    17.402    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)        0.031    17.433    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  9.473    

Slack (MET) :             9.562ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.324ns  (logic 2.488ns (24.099%)  route 7.836ns (75.901%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.729     0.730    vga_sync_unit/v_count_reg_reg[9]_1[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.124     0.854 r  vga_sync_unit/g0_b5_i_91/O
                         net (fo=1, routed)           0.000     0.854    vga_sync_unit/g0_b5_i_91_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.386 r  vga_sync_unit/g0_b5_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.386    vga_sync_unit/g0_b5_i_67_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.657 r  vga_sync_unit/g0_b5_i_28/CO[0]
                         net (fo=4, routed)           0.942     2.599    battlefront_ww2_unit/CO[0]
    SLICE_X5Y8           LUT4 (Prop_lut4_I1_O)        0.401     3.000 r  battlefront_ww2_unit/g0_b5_i_11/O
                         net (fo=15, routed)          2.015     5.015    vga_sync_unit/rgb_reg_reg[1]
    SLICE_X31Y7          LUT6 (Prop_lut6_I2_O)        0.332     5.347 r  vga_sync_unit/rgb_reg[7]_i_16/O
                         net (fo=1, routed)           0.669     6.016    vga_sync_unit/rgb_reg[7]_i_16_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     6.140 f  vga_sync_unit/rgb_reg[7]_i_7/O
                         net (fo=2, routed)           1.050     7.190    vga_sync_unit/rgb_reg[7]_i_7_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.314 r  vga_sync_unit/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.431     7.746    vga_sync_unit/rgb_reg[3]_i_2_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.870 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.870    rgb_next[3]
    SLICE_X11Y9          FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.449    17.936    clock
    SLICE_X11Y9          FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.425    17.510    
                         clock uncertainty           -0.108    17.403    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.029    17.432    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.432    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  9.562    

Slack (MET) :             9.657ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 2.252ns (21.913%)  route 8.025ns (78.087%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.729     0.730    vga_sync_unit/v_count_reg_reg[9]_1[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.124     0.854 r  vga_sync_unit/g0_b5_i_91/O
                         net (fo=1, routed)           0.000     0.854    vga_sync_unit/g0_b5_i_91_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.386 r  vga_sync_unit/g0_b5_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.386    vga_sync_unit/g0_b5_i_67_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.657 f  vga_sync_unit/g0_b5_i_28/CO[0]
                         net (fo=4, routed)           0.943     2.600    battlefront_ww2_unit/CO[0]
    SLICE_X5Y8           LUT5 (Prop_lut5_I3_O)        0.373     2.973 r  battlefront_ww2_unit/rgb_reg[11]_i_21/O
                         net (fo=15, routed)          1.445     4.418    battlefront_ww2_unit/p1_x_reg_reg[4]_1
    SLICE_X9Y3           LUT3 (Prop_lut3_I0_O)        0.124     4.542 r  battlefront_ww2_unit/rgb_reg[10]_i_14/O
                         net (fo=2, routed)           1.210     5.752    vga_sync_unit/rgb_reg[10]_i_2_0
    SLICE_X6Y3           LUT6 (Prop_lut6_I3_O)        0.124     5.876 r  vga_sync_unit/rgb_reg[10]_i_4/O
                         net (fo=1, routed)           1.079     6.955    vga_sync_unit/rgb_reg[10]_i_4_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     7.079 r  vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=1, routed)           0.619     7.698    vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X8Y8           LUT6 (Prop_lut6_I5_O)        0.124     7.822 r  vga_sync_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     7.822    rgb_next[10]
    SLICE_X8Y8           FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.449    17.936    clock
    SLICE_X8Y8           FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism             -0.425    17.510    
                         clock uncertainty           -0.108    17.403    
    SLICE_X8Y8           FDRE (Setup_fdre_C_D)        0.077    17.480    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         17.480    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                  9.657    

Slack (MET) :             9.755ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.133ns  (logic 2.488ns (24.553%)  route 7.645ns (75.447%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.729     0.730    vga_sync_unit/v_count_reg_reg[9]_1[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.124     0.854 r  vga_sync_unit/g0_b5_i_91/O
                         net (fo=1, routed)           0.000     0.854    vga_sync_unit/g0_b5_i_91_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.386 r  vga_sync_unit/g0_b5_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.386    vga_sync_unit/g0_b5_i_67_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.657 r  vga_sync_unit/g0_b5_i_28/CO[0]
                         net (fo=4, routed)           0.942     2.599    battlefront_ww2_unit/CO[0]
    SLICE_X5Y8           LUT4 (Prop_lut4_I1_O)        0.401     3.000 r  battlefront_ww2_unit/g0_b5_i_11/O
                         net (fo=15, routed)          1.820     4.820    vga_sync_unit/rgb_reg_reg[1]
    SLICE_X28Y7          LUT6 (Prop_lut6_I3_O)        0.332     5.152 f  vga_sync_unit/rgb_reg[3]_i_4/O
                         net (fo=2, routed)           1.219     6.371    vga_sync_unit/rgb_reg[3]_i_4_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.495 f  vga_sync_unit/rgb_reg[5]_i_5/O
                         net (fo=1, routed)           0.500     6.995    vga_sync_unit/rgb_reg[5]_i_5_n_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.119 r  vga_sync_unit/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           0.436     7.555    vga_sync_unit/rgb_reg[5]_i_2_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.679 r  vga_sync_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.679    rgb_next[5]
    SLICE_X11Y9          FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.449    17.936    clock
    SLICE_X11Y9          FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism             -0.425    17.510    
                         clock uncertainty           -0.108    17.403    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.031    17.434    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.434    
                         arrival time                          -7.679    
  -------------------------------------------------------------------
                         slack                                  9.755    

Slack (MET) :             9.784ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.102ns  (logic 2.042ns (20.214%)  route 8.060ns (79.786%))
  Logic Levels:           8  (LUT5=3 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 17.935 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X28Y11         FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.419    -2.037 r  vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=45, routed)          2.769     0.732    battlefront_ww2_unit/rgb_reg_reg[1]_i_9[2]
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.299     1.031 r  battlefront_ww2_unit/g0_b0__24_i_4/O
                         net (fo=127, routed)         1.511     2.542    vga_sync_unit/rgb_reg[0]_i_5_0[0]
    SLICE_X2Y2           LUT5 (Prop_lut5_I4_O)        0.148     2.690 r  vga_sync_unit/g0_b1__17/O
                         net (fo=1, routed)           0.709     3.400    vga_sync_unit/g0_b1__17_n_0
    SLICE_X1Y3           LUT5 (Prop_lut5_I4_O)        0.354     3.754 r  vga_sync_unit/rgb_reg[1]_i_72/O
                         net (fo=1, routed)           0.154     3.908    vga_sync_unit/rgb_reg[1]_i_72_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.326     4.234 r  vga_sync_unit/rgb_reg[1]_i_34/O
                         net (fo=1, routed)           0.462     4.697    vga_sync_unit/rgb_reg[1]_i_34_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I4_O)        0.124     4.821 r  vga_sync_unit/rgb_reg[1]_i_11/O
                         net (fo=1, routed)           1.004     5.825    vga_sync_unit/rgb_reg[1]_i_11_n_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I1_O)        0.124     5.949 r  vga_sync_unit/rgb_reg[1]_i_4/O
                         net (fo=1, routed)           0.874     6.824    vga_sync_unit/rgb_reg[1]_i_4_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I1_O)        0.124     6.948 r  vga_sync_unit/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.575     7.523    vga_sync_unit/rgb_reg[1]_i_2_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.647 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.647    rgb_next[1]
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.448    17.935    clock
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.425    17.509    
                         clock uncertainty           -0.108    17.402    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)        0.029    17.431    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.431    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             10.019ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.914ns  (logic 2.708ns (27.315%)  route 7.206ns (72.685%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 17.935 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.729     0.730    vga_sync_unit/v_count_reg_reg[9]_1[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.124     0.854 r  vga_sync_unit/g0_b5_i_91/O
                         net (fo=1, routed)           0.000     0.854    vga_sync_unit/g0_b5_i_91_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.386 r  vga_sync_unit/g0_b5_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.386    vga_sync_unit/g0_b5_i_67_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.657 f  vga_sync_unit/g0_b5_i_28/CO[0]
                         net (fo=4, routed)           0.943     2.600    battlefront_ww2_unit/CO[0]
    SLICE_X5Y8           LUT5 (Prop_lut5_I2_O)        0.401     3.001 r  battlefront_ww2_unit/rgb_reg[6]_i_18/O
                         net (fo=14, routed)          1.057     4.058    vga_sync_unit/rgb_reg[6]_i_7_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I2_O)        0.348     4.406 f  vga_sync_unit/rgb_reg[6]_i_6/O
                         net (fo=3, routed)           0.854     5.260    vga_sync_unit/rgb_reg[6]_i_6_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.328     5.588 f  vga_sync_unit/rgb_reg[0]_i_3/O
                         net (fo=1, routed)           1.029     6.617    vga_sync_unit/rgb_reg[0]_i_3_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.124     6.741 r  vga_sync_unit/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.594     7.336    vga_sync_unit/rgb_reg[0]_i_2_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.460 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.460    rgb_next[0]
    SLICE_X8Y9           FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.448    17.935    clock
    SLICE_X8Y9           FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism             -0.425    17.509    
                         clock uncertainty           -0.108    17.402    
    SLICE_X8Y9           FDRE (Setup_fdre_C_D)        0.077    17.479    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.479    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                 10.019    

Slack (MET) :             10.045ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.844ns  (logic 2.130ns (21.639%)  route 7.714ns (78.361%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 17.935 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.456ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.563    -2.456    vga_sync_unit/clk_out1
    SLICE_X28Y11         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.456    -2.000 r  vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=65, routed)          2.596     0.597    vga_sync_unit/v_count_reg_reg[9]_1[1]
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.150     0.747 r  vga_sync_unit/g0_b0__24_i_3/O
                         net (fo=120, routed)         1.576     2.323    vga_sync_unit/battlefront_ww2_unit/AMERICAN_SOLDIER_IDLE_ROM[0,0]13_out[2]
    SLICE_X5Y3           LUT5 (Prop_lut5_I3_O)        0.352     2.675 r  vga_sync_unit/g0_b0__22/O
                         net (fo=4, routed)           0.986     3.661    vga_sync_unit/g0_b0__22_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I0_O)        0.348     4.009 f  vga_sync_unit/rgb_reg[5]_i_25/O
                         net (fo=1, routed)           0.341     4.351    vga_sync_unit/rgb_reg[5]_i_25_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.328     4.679 r  vga_sync_unit/rgb_reg[5]_i_16/O
                         net (fo=1, routed)           0.289     4.968    vga_sync_unit/rgb_reg[5]_i_16_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124     5.092 r  vga_sync_unit/rgb_reg[5]_i_8/O
                         net (fo=2, routed)           0.690     5.782    battlefront_ww2_unit/rgb_reg[5]_i_2
    SLICE_X11Y6          LUT6 (Prop_lut6_I0_O)        0.124     5.906 r  battlefront_ww2_unit/rgb_reg[5]_i_3/O
                         net (fo=2, routed)           0.664     6.570    vga_sync_unit/rgb_reg_reg[2]
    SLICE_X10Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.694 r  vga_sync_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.570     7.264    vga_sync_unit/rgb_reg[2]_i_2_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.388 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.388    rgb_next[2]
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.448    17.935    clock
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.425    17.509    
                         clock uncertainty           -0.108    17.402    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)        0.031    17.433    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                          -7.388    
  -------------------------------------------------------------------
                         slack                                 10.045    

Slack (MET) :             10.053ns  (required time - arrival time)
  Source:                 battlefront_ww2_unit/p2_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.837ns  (logic 1.676ns (17.037%)  route 8.161ns (82.963%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.560    -2.459    battlefront_ww2_unit/clk_out1
    SLICE_X13Y17         FDCE                                         r  battlefront_ww2_unit/p2_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.456    -2.003 r  battlefront_ww2_unit/p2_y_reg_reg[2]/Q
                         net (fo=39, routed)          2.444     0.442    vga_sync_unit/g0_b5_i_7[1]
    SLICE_X31Y7          LUT4 (Prop_lut4_I2_O)        0.124     0.566 r  vga_sync_unit/g0_b5_i_1/O
                         net (fo=114, routed)         1.221     1.786    vga_sync_unit/battlefront_ww2_unit/sel[2]
    SLICE_X32Y3          LUT6 (Prop_lut6_I3_O)        0.124     1.910 r  vga_sync_unit/g0_b2__5/O
                         net (fo=2, routed)           0.626     2.537    vga_sync_unit/g0_b2__5_n_0
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.150     2.687 f  vga_sync_unit/rgb_reg[6]_i_46/O
                         net (fo=1, routed)           0.434     3.120    vga_sync_unit/rgb_reg[6]_i_46_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I0_O)        0.326     3.446 f  vga_sync_unit/rgb_reg[6]_i_31/O
                         net (fo=2, routed)           0.834     4.280    vga_sync_unit/rgb_reg[6]_i_31_n_0
    SLICE_X29Y6          LUT5 (Prop_lut5_I4_O)        0.124     4.404 r  vga_sync_unit/rgb_reg[6]_i_10/O
                         net (fo=1, routed)           0.783     5.187    vga_sync_unit/rgb_reg[6]_i_10_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I1_O)        0.124     5.311 r  vga_sync_unit/rgb_reg[6]_i_3/O
                         net (fo=1, routed)           1.244     6.556    vga_sync_unit/rgb_reg[6]_i_3_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.680 r  vga_sync_unit/rgb_reg[6]_i_2/O
                         net (fo=1, routed)           0.575     7.255    vga_sync_unit/rgb_reg[6]_i_2_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I5_O)        0.124     7.379 r  vga_sync_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.379    rgb_next[6]
    SLICE_X9Y8           FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.449    17.936    clock
    SLICE_X9Y8           FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.425    17.510    
                         clock uncertainty           -0.108    17.403    
    SLICE_X9Y8           FDRE (Setup_fdre_C_D)        0.029    17.432    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.432    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                 10.053    

Slack (MET) :             10.082ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.805ns  (logic 2.488ns (25.376%)  route 7.317ns (74.624%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 17.936 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.564    -2.455    vga_sync_unit/clk_out1
    SLICE_X28Y10         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDCE (Prop_fdce_C_Q)         0.456    -1.999 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=181, routed)         2.729     0.730    vga_sync_unit/v_count_reg_reg[9]_1[0]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.124     0.854 r  vga_sync_unit/g0_b5_i_91/O
                         net (fo=1, routed)           0.000     0.854    vga_sync_unit/g0_b5_i_91_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.386 r  vga_sync_unit/g0_b5_i_67/CO[3]
                         net (fo=1, routed)           0.000     1.386    vga_sync_unit/g0_b5_i_67_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.657 r  vga_sync_unit/g0_b5_i_28/CO[0]
                         net (fo=4, routed)           0.942     2.599    battlefront_ww2_unit/CO[0]
    SLICE_X5Y8           LUT4 (Prop_lut4_I1_O)        0.401     3.000 r  battlefront_ww2_unit/g0_b5_i_11/O
                         net (fo=15, routed)          1.589     4.589    vga_sync_unit/rgb_reg_reg[1]
    SLICE_X32Y8          LUT6 (Prop_lut6_I5_O)        0.332     4.921 r  vga_sync_unit/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.564     5.486    vga_sync_unit/rgb_reg[11]_i_44_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I4_O)        0.124     5.610 f  vga_sync_unit/rgb_reg[11]_i_15/O
                         net (fo=1, routed)           1.089     6.699    vga_sync_unit/rgb_reg[11]_i_15_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I5_O)        0.124     6.823 r  vga_sync_unit/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.403     7.226    vga_sync_unit/rgb_reg[11]_i_6_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I4_O)        0.124     7.350 r  vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     7.350    rgb_next[11]
    SLICE_X9Y7           FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.449    17.936    clock
    SLICE_X9Y7           FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.425    17.510    
                         clock uncertainty           -0.108    17.403    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)        0.029    17.432    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.432    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 10.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.562    -0.567    battlefront_ww2_unit/clk_out1
    SLICE_X8Y15          FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/Q
                         net (fo=10, routed)          0.149    -0.254    battlefront_ww2_unit/projectile_p2_x_reg_reg[9]_0[8]
    SLICE_X8Y15          LUT6 (Prop_lut6_I2_O)        0.045    -0.209 r  battlefront_ww2_unit/projectile_p2_x_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    battlefront_ww2_unit/projectile_p2_x_next[9]
    SLICE_X8Y15          FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.830    -0.339    battlefront_ww2_unit/clk_out1
    SLICE_X8Y15          FDCE                                         r  battlefront_ww2_unit/projectile_p2_x_reg_reg[9]/C
                         clock pessimism             -0.229    -0.567    
                         clock uncertainty            0.108    -0.460    
    SLICE_X8Y15          FDCE (Hold_fdce_C_D)         0.121    -0.339    battlefront_ww2_unit/projectile_p2_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.932%)  route 0.147ns (44.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.147    -0.246    state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.201 r  FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.867    -0.302    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.232    -0.533    
                         clock uncertainty            0.108    -0.426    
    SLICE_X3Y1           FDPE (Hold_fdpe_C_D)         0.091    -0.335    FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player_two_lives_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.190ns (50.842%)  route 0.184ns (49.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y0           FDCE                                         r  FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[1]/Q
                         net (fo=10, routed)          0.184    -0.209    battlefront_ww2_unit/state_reg[1]
    SLICE_X3Y1           LUT5 (Prop_lut5_I2_O)        0.049    -0.160 r  battlefront_ww2_unit/player_two_lives_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.160    battlefront_ww2_unit_n_203
    SLICE_X3Y1           FDPE                                         r  player_two_lives_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.867    -0.302    clock
    SLICE_X3Y1           FDPE                                         r  player_two_lives_reg_reg[1]/C
                         clock pessimism             -0.216    -0.517    
                         clock uncertainty            0.108    -0.410    
    SLICE_X3Y1           FDPE (Hold_fdpe_C_D)         0.107    -0.303    player_two_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 battlefront_ww2_counter_unit/dig0_p2_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_counter_unit/dig0_p2_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.594    -0.535    battlefront_ww2_counter_unit/clk_out1
    SLICE_X5Y1           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[0]/Q
                         net (fo=6, routed)           0.178    -0.216    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_0[0]
    SLICE_X5Y1           LUT3 (Prop_lut3_I0_O)        0.042    -0.174 r  battlefront_ww2_counter_unit/dig0_p2_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    battlefront_ww2_counter_unit/dig0_p2_next[2]
    SLICE_X5Y1           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.865    -0.304    battlefront_ww2_counter_unit/clk_out1
    SLICE_X5Y1           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[2]/C
                         clock pessimism             -0.232    -0.535    
                         clock uncertainty            0.108    -0.428    
    SLICE_X5Y1           FDCE (Hold_fdce_C_D)         0.107    -0.321    battlefront_ww2_counter_unit/dig0_p2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 battlefront_ww2_counter_unit/dig1_p1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_counter_unit/dig1_p1_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.567    -0.562    battlefront_ww2_counter_unit/clk_out1
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.242    battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]_0[0]
    SLICE_X9Y0           LUT3 (Prop_lut3_I0_O)        0.042    -0.200 r  battlefront_ww2_counter_unit/dig1_p1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    battlefront_ww2_counter_unit/dig1_p1_next[2]
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.837    -0.332    battlefront_ww2_counter_unit/clk_out1
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[2]/C
                         clock pessimism             -0.231    -0.562    
                         clock uncertainty            0.108    -0.455    
    SLICE_X9Y0           FDCE (Hold_fdce_C_D)         0.107    -0.348    battlefront_ww2_counter_unit/dig1_p1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 battlefront_ww2_counter_unit/dig0_p2_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.594    -0.535    battlefront_ww2_counter_unit/clk_out1
    SLICE_X5Y1           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[0]/Q
                         net (fo=6, routed)           0.180    -0.214    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]_0[0]
    SLICE_X5Y1           LUT4 (Prop_lut4_I0_O)        0.043    -0.171 r  battlefront_ww2_counter_unit/dig0_p2_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.171    battlefront_ww2_counter_unit/dig0_p2_next[3]
    SLICE_X5Y1           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.865    -0.304    battlefront_ww2_counter_unit/clk_out1
    SLICE_X5Y1           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]/C
                         clock pessimism             -0.232    -0.535    
                         clock uncertainty            0.108    -0.428    
    SLICE_X5Y1           FDCE (Hold_fdce_C_D)         0.107    -0.321    battlefront_ww2_counter_unit/dig0_p2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 battlefront_ww2_counter_unit/dig1_p1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.567    -0.562    battlefront_ww2_counter_unit/clk_out1
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[0]/Q
                         net (fo=5, routed)           0.181    -0.240    battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]_0[0]
    SLICE_X9Y0           LUT4 (Prop_lut4_I0_O)        0.043    -0.197 r  battlefront_ww2_counter_unit/dig1_p1_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.197    battlefront_ww2_counter_unit/dig1_p1_next[3]
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.837    -0.332    battlefront_ww2_counter_unit/clk_out1
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]/C
                         clock pessimism             -0.231    -0.562    
                         clock uncertainty            0.108    -0.455    
    SLICE_X9Y0           FDCE (Hold_fdce_C_D)         0.107    -0.348    battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 player_one_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player_one_lives_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.816%)  route 0.166ns (47.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.594    -0.535    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.394 r  player_one_lives_reg_reg[0]/Q
                         net (fo=6, routed)           0.166    -0.228    battlefront_ww2_unit/player_one_lives_reg[0]
    SLICE_X4Y1           LUT5 (Prop_lut5_I4_O)        0.045    -0.183 r  battlefront_ww2_unit/player_one_lives_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.183    battlefront_ww2_unit_n_200
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.865    -0.304    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[0]/C
                         clock pessimism             -0.232    -0.535    
                         clock uncertainty            0.108    -0.428    
    SLICE_X4Y1           FDPE (Hold_fdpe_C_D)         0.092    -0.336    player_one_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player_two_lives_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.310%)  route 0.184ns (49.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y0           FDCE                                         r  FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[1]/Q
                         net (fo=10, routed)          0.184    -0.209    battlefront_ww2_unit/state_reg[1]
    SLICE_X3Y1           LUT4 (Prop_lut4_I1_O)        0.045    -0.164 r  battlefront_ww2_unit/player_two_lives_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.164    battlefront_ww2_unit_n_202
    SLICE_X3Y1           FDPE                                         r  player_two_lives_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.867    -0.302    clock
    SLICE_X3Y1           FDPE                                         r  player_two_lives_reg_reg[0]/C
                         clock pessimism             -0.216    -0.517    
                         clock uncertainty            0.108    -0.410    
    SLICE_X3Y1           FDPE (Hold_fdpe_C_D)         0.092    -0.318    player_two_lives_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 player_one_lives_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player_one_lives_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.667%)  route 0.167ns (47.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.594    -0.535    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.394 r  player_one_lives_reg_reg[0]/Q
                         net (fo=6, routed)           0.167    -0.227    battlefront_ww2_unit/player_one_lives_reg[0]
    SLICE_X4Y1           LUT6 (Prop_lut6_I0_O)        0.045    -0.182 r  battlefront_ww2_unit/player_one_lives_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.182    battlefront_ww2_unit_n_201
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.865    -0.304    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
                         clock pessimism             -0.232    -0.535    
                         clock uncertainty            0.108    -0.428    
    SLICE_X4Y1           FDPE (Hold_fdpe_C_D)         0.091    -0.337    player_one_lives_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.811ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.163ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 0.704ns (11.218%)  route 5.572ns (88.782%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 17.994 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.640     3.893    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y21          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.507    17.994    battlefront_ww2_unit/clk_out1
    SLICE_X0Y21          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
                         clock pessimism             -0.425    17.568    
                         clock uncertainty           -0.108    17.461    
    SLICE_X0Y21          FDCE (Recov_fdce_C_CLR)     -0.405    17.056    battlefront_ww2_unit/p1_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.056    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                 13.163    

Slack (MET) :             13.163ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 0.704ns (11.218%)  route 5.572ns (88.782%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 17.994 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.640     3.893    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y21          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.507    17.994    battlefront_ww2_unit/clk_out1
    SLICE_X0Y21          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[2]/C
                         clock pessimism             -0.425    17.568    
                         clock uncertainty           -0.108    17.461    
    SLICE_X0Y21          FDCE (Recov_fdce_C_CLR)     -0.405    17.056    battlefront_ww2_unit/p1_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.056    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                 13.163    

Slack (MET) :             13.163ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 0.704ns (11.218%)  route 5.572ns (88.782%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 17.994 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.640     3.893    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y21          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.507    17.994    battlefront_ww2_unit/clk_out1
    SLICE_X0Y21          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[3]/C
                         clock pessimism             -0.425    17.568    
                         clock uncertainty           -0.108    17.461    
    SLICE_X0Y21          FDCE (Recov_fdce_C_CLR)     -0.405    17.056    battlefront_ww2_unit/p1_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.056    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                 13.163    

Slack (MET) :             13.239ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 0.704ns (11.349%)  route 5.499ns (88.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 17.998 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.567     3.821    battlefront_ww2_unit/p1_x_reg0
    SLICE_X1Y17          FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.511    17.998    battlefront_ww2_unit/clk_out1
    SLICE_X1Y17          FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[4]/C
                         clock pessimism             -0.425    17.572    
                         clock uncertainty           -0.108    17.465    
    SLICE_X1Y17          FDCE (Recov_fdce_C_CLR)     -0.405    17.060    battlefront_ww2_unit/p1_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.060    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                 13.239    

Slack (MET) :             13.239ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 0.704ns (11.349%)  route 5.499ns (88.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 17.998 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.567     3.821    battlefront_ww2_unit/p1_x_reg0
    SLICE_X1Y17          FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.511    17.998    battlefront_ww2_unit/clk_out1
    SLICE_X1Y17          FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[6]/C
                         clock pessimism             -0.425    17.572    
                         clock uncertainty           -0.108    17.465    
    SLICE_X1Y17          FDCE (Recov_fdce_C_CLR)     -0.405    17.060    battlefront_ww2_unit/p1_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.060    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                 13.239    

Slack (MET) :             13.285ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 0.704ns (11.349%)  route 5.499ns (88.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 17.998 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.567     3.821    battlefront_ww2_unit/p1_x_reg0
    SLICE_X1Y17          FDPE                                         f  battlefront_ww2_unit/p1_y_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.511    17.998    battlefront_ww2_unit/clk_out1
    SLICE_X1Y17          FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[5]/C
                         clock pessimism             -0.425    17.572    
                         clock uncertainty           -0.108    17.465    
    SLICE_X1Y17          FDPE (Recov_fdpe_C_PRE)     -0.359    17.106    battlefront_ww2_unit/p1_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.106    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                 13.285    

Slack (MET) :             13.285ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 0.704ns (11.349%)  route 5.499ns (88.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 17.998 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.567     3.821    battlefront_ww2_unit/p1_x_reg0
    SLICE_X1Y17          FDPE                                         f  battlefront_ww2_unit/p1_y_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.511    17.998    battlefront_ww2_unit/clk_out1
    SLICE_X1Y17          FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[7]/C
                         clock pessimism             -0.425    17.572    
                         clock uncertainty           -0.108    17.465    
    SLICE_X1Y17          FDPE (Recov_fdpe_C_PRE)     -0.359    17.106    battlefront_ww2_unit/p1_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.106    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                 13.285    

Slack (MET) :             13.440ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 0.704ns (11.741%)  route 5.292ns (88.259%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 17.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.360     3.614    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y22          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.505    17.992    battlefront_ww2_unit/clk_out1
    SLICE_X0Y22          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[6]/C
                         clock pessimism             -0.425    17.566    
                         clock uncertainty           -0.108    17.459    
    SLICE_X0Y22          FDCE (Recov_fdce_C_CLR)     -0.405    17.054    battlefront_ww2_unit/p1_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.054    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                 13.440    

Slack (MET) :             13.440ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 0.704ns (11.741%)  route 5.292ns (88.259%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 17.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.360     3.614    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y22          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.505    17.992    battlefront_ww2_unit/clk_out1
    SLICE_X0Y22          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[7]/C
                         clock pessimism             -0.425    17.566    
                         clock uncertainty           -0.108    17.459    
    SLICE_X0Y22          FDCE (Recov_fdce_C_CLR)     -0.405    17.054    battlefront_ww2_unit/p1_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.054    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                 13.440    

Slack (MET) :             13.486ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 0.704ns (11.741%)  route 5.292ns (88.259%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 17.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.360     3.614    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y22          FDPE                                         f  battlefront_ww2_unit/p1_x_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.505    17.992    battlefront_ww2_unit/clk_out1
    SLICE_X0Y22          FDPE                                         r  battlefront_ww2_unit/p1_x_reg_reg[4]/C
                         clock pessimism             -0.425    17.566    
                         clock uncertainty           -0.108    17.459    
    SLICE_X0Y22          FDPE (Recov_fdpe_C_PRE)     -0.359    17.100    battlefront_ww2_unit/p1_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.100    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                 13.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.776%)  route 0.565ns (75.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.387     0.217    battlefront_ww2_unit/p1_x_reg0
    SLICE_X4Y11          FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.862    -0.307    battlefront_ww2_unit/clk_out1
    SLICE_X4Y11          FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/C
                         clock pessimism             -0.195    -0.501    
    SLICE_X4Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    battlefront_ww2_unit/projectile_p1_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.776%)  route 0.565ns (75.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.387     0.217    battlefront_ww2_unit/p1_x_reg0
    SLICE_X4Y11          FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.862    -0.307    battlefront_ww2_unit/clk_out1
    SLICE_X4Y11          FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[2]/C
                         clock pessimism             -0.195    -0.501    
    SLICE_X4Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    battlefront_ww2_unit/projectile_p1_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.186ns (18.353%)  route 0.827ns (81.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.650     0.480    battlefront_ww2_unit/p1_x_reg0
    SLICE_X8Y11          FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.335    battlefront_ww2_unit/clk_out1
    SLICE_X8Y11          FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[0]/C
                         clock pessimism             -0.195    -0.529    
    SLICE_X8Y11          FDCE (Remov_fdce_C_CLR)     -0.067    -0.596    battlefront_ww2_unit/projectile_p1_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.186ns (18.353%)  route 0.827ns (81.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.650     0.480    battlefront_ww2_unit/p1_x_reg0
    SLICE_X9Y11          FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.335    battlefront_ww2_unit/clk_out1
    SLICE_X9Y11          FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[0]/C
                         clock pessimism             -0.195    -0.529    
    SLICE_X9Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.621    battlefront_ww2_unit/projectile_p2_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.186ns (17.523%)  route 0.875ns (82.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.698     0.528    battlefront_ww2_unit/p1_x_reg0
    SLICE_X8Y10          FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.335    battlefront_ww2_unit/clk_out1
    SLICE_X8Y10          FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[3]/C
                         clock pessimism             -0.195    -0.529    
    SLICE_X8Y10          FDCE (Remov_fdce_C_CLR)     -0.067    -0.596    battlefront_ww2_unit/projectile_p1_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.186ns (17.523%)  route 0.875ns (82.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.698     0.528    battlefront_ww2_unit/p1_x_reg0
    SLICE_X8Y10          FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.335    battlefront_ww2_unit/clk_out1
    SLICE_X8Y10          FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[4]/C
                         clock pessimism             -0.195    -0.529    
    SLICE_X8Y10          FDCE (Remov_fdce_C_CLR)     -0.067    -0.596    battlefront_ww2_unit/projectile_p1_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.186ns (17.523%)  route 0.875ns (82.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.698     0.528    battlefront_ww2_unit/p1_x_reg0
    SLICE_X8Y10          FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.335    battlefront_ww2_unit/clk_out1
    SLICE_X8Y10          FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[5]/C
                         clock pessimism             -0.195    -0.529    
    SLICE_X8Y10          FDCE (Remov_fdce_C_CLR)     -0.067    -0.596    battlefront_ww2_unit/projectile_p1_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.186ns (17.001%)  route 0.908ns (82.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.730     0.561    battlefront_ww2_unit/p1_x_reg0
    SLICE_X8Y12          FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832    -0.337    battlefront_ww2_unit/clk_out1
    SLICE_X8Y12          FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[7]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X8Y12          FDCE (Remov_fdce_C_CLR)     -0.067    -0.598    battlefront_ww2_unit/projectile_p2_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.186ns (17.001%)  route 0.908ns (82.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.730     0.561    battlefront_ww2_unit/p1_x_reg0
    SLICE_X9Y12          FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832    -0.337    battlefront_ww2_unit/clk_out1
    SLICE_X9Y12          FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X9Y12          FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    battlefront_ww2_unit/projectile_p2_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.186ns (17.001%)  route 0.908ns (82.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.730     0.561    battlefront_ww2_unit/p1_x_reg0
    SLICE_X9Y12          FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832    -0.337    battlefront_ww2_unit/clk_out1
    SLICE_X9Y12          FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X9Y12          FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    battlefront_ww2_unit/projectile_p2_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  1.184    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.703ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.163ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 0.704ns (11.218%)  route 5.572ns (88.782%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 17.994 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.640     3.893    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y21          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.507    17.994    battlefront_ww2_unit/clk_out1
    SLICE_X0Y21          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
                         clock pessimism             -0.425    17.568    
                         clock uncertainty           -0.108    17.461    
    SLICE_X0Y21          FDCE (Recov_fdce_C_CLR)     -0.405    17.056    battlefront_ww2_unit/p1_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.056    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                 13.163    

Slack (MET) :             13.163ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 0.704ns (11.218%)  route 5.572ns (88.782%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 17.994 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.640     3.893    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y21          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.507    17.994    battlefront_ww2_unit/clk_out1
    SLICE_X0Y21          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[2]/C
                         clock pessimism             -0.425    17.568    
                         clock uncertainty           -0.108    17.461    
    SLICE_X0Y21          FDCE (Recov_fdce_C_CLR)     -0.405    17.056    battlefront_ww2_unit/p1_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.056    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                 13.163    

Slack (MET) :             13.163ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 0.704ns (11.218%)  route 5.572ns (88.782%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 17.994 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.640     3.893    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y21          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.507    17.994    battlefront_ww2_unit/clk_out1
    SLICE_X0Y21          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[3]/C
                         clock pessimism             -0.425    17.568    
                         clock uncertainty           -0.108    17.461    
    SLICE_X0Y21          FDCE (Recov_fdce_C_CLR)     -0.405    17.056    battlefront_ww2_unit/p1_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.056    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                 13.163    

Slack (MET) :             13.239ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 0.704ns (11.349%)  route 5.499ns (88.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 17.998 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.567     3.821    battlefront_ww2_unit/p1_x_reg0
    SLICE_X1Y17          FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.511    17.998    battlefront_ww2_unit/clk_out1
    SLICE_X1Y17          FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[4]/C
                         clock pessimism             -0.425    17.572    
                         clock uncertainty           -0.108    17.465    
    SLICE_X1Y17          FDCE (Recov_fdce_C_CLR)     -0.405    17.060    battlefront_ww2_unit/p1_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.060    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                 13.239    

Slack (MET) :             13.239ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 0.704ns (11.349%)  route 5.499ns (88.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 17.998 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.567     3.821    battlefront_ww2_unit/p1_x_reg0
    SLICE_X1Y17          FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.511    17.998    battlefront_ww2_unit/clk_out1
    SLICE_X1Y17          FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[6]/C
                         clock pessimism             -0.425    17.572    
                         clock uncertainty           -0.108    17.465    
    SLICE_X1Y17          FDCE (Recov_fdce_C_CLR)     -0.405    17.060    battlefront_ww2_unit/p1_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.060    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                 13.239    

Slack (MET) :             13.285ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 0.704ns (11.349%)  route 5.499ns (88.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 17.998 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.567     3.821    battlefront_ww2_unit/p1_x_reg0
    SLICE_X1Y17          FDPE                                         f  battlefront_ww2_unit/p1_y_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.511    17.998    battlefront_ww2_unit/clk_out1
    SLICE_X1Y17          FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[5]/C
                         clock pessimism             -0.425    17.572    
                         clock uncertainty           -0.108    17.465    
    SLICE_X1Y17          FDPE (Recov_fdpe_C_PRE)     -0.359    17.106    battlefront_ww2_unit/p1_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.106    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                 13.285    

Slack (MET) :             13.285ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 0.704ns (11.349%)  route 5.499ns (88.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 17.998 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.567     3.821    battlefront_ww2_unit/p1_x_reg0
    SLICE_X1Y17          FDPE                                         f  battlefront_ww2_unit/p1_y_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.511    17.998    battlefront_ww2_unit/clk_out1
    SLICE_X1Y17          FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[7]/C
                         clock pessimism             -0.425    17.572    
                         clock uncertainty           -0.108    17.465    
    SLICE_X1Y17          FDPE (Recov_fdpe_C_PRE)     -0.359    17.106    battlefront_ww2_unit/p1_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.106    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                 13.285    

Slack (MET) :             13.440ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 0.704ns (11.741%)  route 5.292ns (88.259%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 17.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.360     3.614    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y22          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.505    17.992    battlefront_ww2_unit/clk_out1
    SLICE_X0Y22          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[6]/C
                         clock pessimism             -0.425    17.566    
                         clock uncertainty           -0.108    17.459    
    SLICE_X0Y22          FDCE (Recov_fdce_C_CLR)     -0.405    17.054    battlefront_ww2_unit/p1_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.054    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                 13.440    

Slack (MET) :             13.440ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 0.704ns (11.741%)  route 5.292ns (88.259%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 17.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.360     3.614    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y22          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.505    17.992    battlefront_ww2_unit/clk_out1
    SLICE_X0Y22          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[7]/C
                         clock pessimism             -0.425    17.566    
                         clock uncertainty           -0.108    17.459    
    SLICE_X0Y22          FDCE (Recov_fdce_C_CLR)     -0.405    17.054    battlefront_ww2_unit/p1_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.054    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                 13.440    

Slack (MET) :             13.486ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 0.704ns (11.741%)  route 5.292ns (88.259%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 17.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.360     3.614    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y22          FDPE                                         f  battlefront_ww2_unit/p1_x_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.505    17.992    battlefront_ww2_unit/clk_out1
    SLICE_X0Y22          FDPE                                         r  battlefront_ww2_unit/p1_x_reg_reg[4]/C
                         clock pessimism             -0.425    17.566    
                         clock uncertainty           -0.108    17.459    
    SLICE_X0Y22          FDPE (Recov_fdpe_C_PRE)     -0.359    17.100    battlefront_ww2_unit/p1_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.100    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                 13.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.776%)  route 0.565ns (75.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.387     0.217    battlefront_ww2_unit/p1_x_reg0
    SLICE_X4Y11          FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.862    -0.307    battlefront_ww2_unit/clk_out1
    SLICE_X4Y11          FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/C
                         clock pessimism             -0.195    -0.501    
                         clock uncertainty            0.108    -0.394    
    SLICE_X4Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.486    battlefront_ww2_unit/projectile_p1_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.776%)  route 0.565ns (75.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.387     0.217    battlefront_ww2_unit/p1_x_reg0
    SLICE_X4Y11          FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.862    -0.307    battlefront_ww2_unit/clk_out1
    SLICE_X4Y11          FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[2]/C
                         clock pessimism             -0.195    -0.501    
                         clock uncertainty            0.108    -0.394    
    SLICE_X4Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.486    battlefront_ww2_unit/projectile_p1_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.186ns (18.353%)  route 0.827ns (81.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.650     0.480    battlefront_ww2_unit/p1_x_reg0
    SLICE_X8Y11          FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.335    battlefront_ww2_unit/clk_out1
    SLICE_X8Y11          FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[0]/C
                         clock pessimism             -0.195    -0.529    
                         clock uncertainty            0.108    -0.422    
    SLICE_X8Y11          FDCE (Remov_fdce_C_CLR)     -0.067    -0.489    battlefront_ww2_unit/projectile_p1_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.186ns (18.353%)  route 0.827ns (81.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.650     0.480    battlefront_ww2_unit/p1_x_reg0
    SLICE_X9Y11          FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.335    battlefront_ww2_unit/clk_out1
    SLICE_X9Y11          FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[0]/C
                         clock pessimism             -0.195    -0.529    
                         clock uncertainty            0.108    -0.422    
    SLICE_X9Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.514    battlefront_ww2_unit/projectile_p2_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.186ns (17.523%)  route 0.875ns (82.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.698     0.528    battlefront_ww2_unit/p1_x_reg0
    SLICE_X8Y10          FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.335    battlefront_ww2_unit/clk_out1
    SLICE_X8Y10          FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[3]/C
                         clock pessimism             -0.195    -0.529    
                         clock uncertainty            0.108    -0.422    
    SLICE_X8Y10          FDCE (Remov_fdce_C_CLR)     -0.067    -0.489    battlefront_ww2_unit/projectile_p1_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.186ns (17.523%)  route 0.875ns (82.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.698     0.528    battlefront_ww2_unit/p1_x_reg0
    SLICE_X8Y10          FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.335    battlefront_ww2_unit/clk_out1
    SLICE_X8Y10          FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[4]/C
                         clock pessimism             -0.195    -0.529    
                         clock uncertainty            0.108    -0.422    
    SLICE_X8Y10          FDCE (Remov_fdce_C_CLR)     -0.067    -0.489    battlefront_ww2_unit/projectile_p1_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.186ns (17.523%)  route 0.875ns (82.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.698     0.528    battlefront_ww2_unit/p1_x_reg0
    SLICE_X8Y10          FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.335    battlefront_ww2_unit/clk_out1
    SLICE_X8Y10          FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[5]/C
                         clock pessimism             -0.195    -0.529    
                         clock uncertainty            0.108    -0.422    
    SLICE_X8Y10          FDCE (Remov_fdce_C_CLR)     -0.067    -0.489    battlefront_ww2_unit/projectile_p1_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.186ns (17.001%)  route 0.908ns (82.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.730     0.561    battlefront_ww2_unit/p1_x_reg0
    SLICE_X8Y12          FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832    -0.337    battlefront_ww2_unit/clk_out1
    SLICE_X8Y12          FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[7]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.108    -0.424    
    SLICE_X8Y12          FDCE (Remov_fdce_C_CLR)     -0.067    -0.491    battlefront_ww2_unit/projectile_p2_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.186ns (17.001%)  route 0.908ns (82.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.730     0.561    battlefront_ww2_unit/p1_x_reg0
    SLICE_X9Y12          FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832    -0.337    battlefront_ww2_unit/clk_out1
    SLICE_X9Y12          FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.108    -0.424    
    SLICE_X9Y12          FDCE (Remov_fdce_C_CLR)     -0.092    -0.516    battlefront_ww2_unit/projectile_p2_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.186ns (17.001%)  route 0.908ns (82.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.730     0.561    battlefront_ww2_unit/p1_x_reg0
    SLICE_X9Y12          FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832    -0.337    battlefront_ww2_unit/clk_out1
    SLICE_X9Y12          FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.108    -0.424    
    SLICE_X9Y12          FDCE (Remov_fdce_C_CLR)     -0.092    -0.516    battlefront_ww2_unit/projectile_p2_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  1.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.703ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.163ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 0.704ns (11.218%)  route 5.572ns (88.782%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 17.994 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.640     3.893    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y21          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.507    17.994    battlefront_ww2_unit/clk_out1
    SLICE_X0Y21          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
                         clock pessimism             -0.425    17.568    
                         clock uncertainty           -0.108    17.461    
    SLICE_X0Y21          FDCE (Recov_fdce_C_CLR)     -0.405    17.056    battlefront_ww2_unit/p1_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.056    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                 13.163    

Slack (MET) :             13.163ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 0.704ns (11.218%)  route 5.572ns (88.782%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 17.994 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.640     3.893    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y21          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.507    17.994    battlefront_ww2_unit/clk_out1
    SLICE_X0Y21          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[2]/C
                         clock pessimism             -0.425    17.568    
                         clock uncertainty           -0.108    17.461    
    SLICE_X0Y21          FDCE (Recov_fdce_C_CLR)     -0.405    17.056    battlefront_ww2_unit/p1_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.056    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                 13.163    

Slack (MET) :             13.163ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 0.704ns (11.218%)  route 5.572ns (88.782%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 17.994 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.640     3.893    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y21          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.507    17.994    battlefront_ww2_unit/clk_out1
    SLICE_X0Y21          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[3]/C
                         clock pessimism             -0.425    17.568    
                         clock uncertainty           -0.108    17.461    
    SLICE_X0Y21          FDCE (Recov_fdce_C_CLR)     -0.405    17.056    battlefront_ww2_unit/p1_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.056    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                 13.163    

Slack (MET) :             13.239ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 0.704ns (11.349%)  route 5.499ns (88.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 17.998 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.567     3.821    battlefront_ww2_unit/p1_x_reg0
    SLICE_X1Y17          FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.511    17.998    battlefront_ww2_unit/clk_out1
    SLICE_X1Y17          FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[4]/C
                         clock pessimism             -0.425    17.572    
                         clock uncertainty           -0.108    17.465    
    SLICE_X1Y17          FDCE (Recov_fdce_C_CLR)     -0.405    17.060    battlefront_ww2_unit/p1_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.060    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                 13.239    

Slack (MET) :             13.239ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 0.704ns (11.349%)  route 5.499ns (88.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 17.998 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.567     3.821    battlefront_ww2_unit/p1_x_reg0
    SLICE_X1Y17          FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.511    17.998    battlefront_ww2_unit/clk_out1
    SLICE_X1Y17          FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[6]/C
                         clock pessimism             -0.425    17.572    
                         clock uncertainty           -0.108    17.465    
    SLICE_X1Y17          FDCE (Recov_fdce_C_CLR)     -0.405    17.060    battlefront_ww2_unit/p1_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.060    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                 13.239    

Slack (MET) :             13.285ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 0.704ns (11.349%)  route 5.499ns (88.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 17.998 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.567     3.821    battlefront_ww2_unit/p1_x_reg0
    SLICE_X1Y17          FDPE                                         f  battlefront_ww2_unit/p1_y_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.511    17.998    battlefront_ww2_unit/clk_out1
    SLICE_X1Y17          FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[5]/C
                         clock pessimism             -0.425    17.572    
                         clock uncertainty           -0.108    17.465    
    SLICE_X1Y17          FDPE (Recov_fdpe_C_PRE)     -0.359    17.106    battlefront_ww2_unit/p1_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.106    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                 13.285    

Slack (MET) :             13.285ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 0.704ns (11.349%)  route 5.499ns (88.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 17.998 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.567     3.821    battlefront_ww2_unit/p1_x_reg0
    SLICE_X1Y17          FDPE                                         f  battlefront_ww2_unit/p1_y_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.511    17.998    battlefront_ww2_unit/clk_out1
    SLICE_X1Y17          FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[7]/C
                         clock pessimism             -0.425    17.572    
                         clock uncertainty           -0.108    17.465    
    SLICE_X1Y17          FDPE (Recov_fdpe_C_PRE)     -0.359    17.106    battlefront_ww2_unit/p1_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.106    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                 13.285    

Slack (MET) :             13.440ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 0.704ns (11.741%)  route 5.292ns (88.259%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 17.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.360     3.614    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y22          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.505    17.992    battlefront_ww2_unit/clk_out1
    SLICE_X0Y22          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[6]/C
                         clock pessimism             -0.425    17.566    
                         clock uncertainty           -0.108    17.459    
    SLICE_X0Y22          FDCE (Recov_fdce_C_CLR)     -0.405    17.054    battlefront_ww2_unit/p1_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.054    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                 13.440    

Slack (MET) :             13.440ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 0.704ns (11.741%)  route 5.292ns (88.259%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 17.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.360     3.614    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y22          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.505    17.992    battlefront_ww2_unit/clk_out1
    SLICE_X0Y22          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[7]/C
                         clock pessimism             -0.425    17.566    
                         clock uncertainty           -0.108    17.459    
    SLICE_X0Y22          FDCE (Recov_fdce_C_CLR)     -0.405    17.054    battlefront_ww2_unit/p1_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.054    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                 13.440    

Slack (MET) :             13.486ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 0.704ns (11.741%)  route 5.292ns (88.259%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 17.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.360     3.614    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y22          FDPE                                         f  battlefront_ww2_unit/p1_x_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.505    17.992    battlefront_ww2_unit/clk_out1
    SLICE_X0Y22          FDPE                                         r  battlefront_ww2_unit/p1_x_reg_reg[4]/C
                         clock pessimism             -0.425    17.566    
                         clock uncertainty           -0.108    17.459    
    SLICE_X0Y22          FDPE (Recov_fdpe_C_PRE)     -0.359    17.100    battlefront_ww2_unit/p1_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.100    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                 13.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.776%)  route 0.565ns (75.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.387     0.217    battlefront_ww2_unit/p1_x_reg0
    SLICE_X4Y11          FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.862    -0.307    battlefront_ww2_unit/clk_out1
    SLICE_X4Y11          FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/C
                         clock pessimism             -0.195    -0.501    
                         clock uncertainty            0.108    -0.394    
    SLICE_X4Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.486    battlefront_ww2_unit/projectile_p1_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.776%)  route 0.565ns (75.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.387     0.217    battlefront_ww2_unit/p1_x_reg0
    SLICE_X4Y11          FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.862    -0.307    battlefront_ww2_unit/clk_out1
    SLICE_X4Y11          FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[2]/C
                         clock pessimism             -0.195    -0.501    
                         clock uncertainty            0.108    -0.394    
    SLICE_X4Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.486    battlefront_ww2_unit/projectile_p1_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.186ns (18.353%)  route 0.827ns (81.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.650     0.480    battlefront_ww2_unit/p1_x_reg0
    SLICE_X8Y11          FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.335    battlefront_ww2_unit/clk_out1
    SLICE_X8Y11          FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[0]/C
                         clock pessimism             -0.195    -0.529    
                         clock uncertainty            0.108    -0.422    
    SLICE_X8Y11          FDCE (Remov_fdce_C_CLR)     -0.067    -0.489    battlefront_ww2_unit/projectile_p1_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.186ns (18.353%)  route 0.827ns (81.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.650     0.480    battlefront_ww2_unit/p1_x_reg0
    SLICE_X9Y11          FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.335    battlefront_ww2_unit/clk_out1
    SLICE_X9Y11          FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[0]/C
                         clock pessimism             -0.195    -0.529    
                         clock uncertainty            0.108    -0.422    
    SLICE_X9Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.514    battlefront_ww2_unit/projectile_p2_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.186ns (17.523%)  route 0.875ns (82.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.698     0.528    battlefront_ww2_unit/p1_x_reg0
    SLICE_X8Y10          FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.335    battlefront_ww2_unit/clk_out1
    SLICE_X8Y10          FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[3]/C
                         clock pessimism             -0.195    -0.529    
                         clock uncertainty            0.108    -0.422    
    SLICE_X8Y10          FDCE (Remov_fdce_C_CLR)     -0.067    -0.489    battlefront_ww2_unit/projectile_p1_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.186ns (17.523%)  route 0.875ns (82.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.698     0.528    battlefront_ww2_unit/p1_x_reg0
    SLICE_X8Y10          FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.335    battlefront_ww2_unit/clk_out1
    SLICE_X8Y10          FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[4]/C
                         clock pessimism             -0.195    -0.529    
                         clock uncertainty            0.108    -0.422    
    SLICE_X8Y10          FDCE (Remov_fdce_C_CLR)     -0.067    -0.489    battlefront_ww2_unit/projectile_p1_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.186ns (17.523%)  route 0.875ns (82.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.698     0.528    battlefront_ww2_unit/p1_x_reg0
    SLICE_X8Y10          FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.335    battlefront_ww2_unit/clk_out1
    SLICE_X8Y10          FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[5]/C
                         clock pessimism             -0.195    -0.529    
                         clock uncertainty            0.108    -0.422    
    SLICE_X8Y10          FDCE (Remov_fdce_C_CLR)     -0.067    -0.489    battlefront_ww2_unit/projectile_p1_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.186ns (17.001%)  route 0.908ns (82.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.730     0.561    battlefront_ww2_unit/p1_x_reg0
    SLICE_X8Y12          FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832    -0.337    battlefront_ww2_unit/clk_out1
    SLICE_X8Y12          FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[7]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.108    -0.424    
    SLICE_X8Y12          FDCE (Remov_fdce_C_CLR)     -0.067    -0.491    battlefront_ww2_unit/projectile_p2_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.186ns (17.001%)  route 0.908ns (82.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.730     0.561    battlefront_ww2_unit/p1_x_reg0
    SLICE_X9Y12          FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832    -0.337    battlefront_ww2_unit/clk_out1
    SLICE_X9Y12          FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.108    -0.424    
    SLICE_X9Y12          FDCE (Remov_fdce_C_CLR)     -0.092    -0.516    battlefront_ww2_unit/projectile_p2_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.186ns (17.001%)  route 0.908ns (82.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.730     0.561    battlefront_ww2_unit/p1_x_reg0
    SLICE_X9Y12          FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832    -0.337    battlefront_ww2_unit/clk_out1
    SLICE_X9Y12          FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.108    -0.424    
    SLICE_X9Y12          FDCE (Remov_fdce_C_CLR)     -0.092    -0.516    battlefront_ww2_unit/projectile_p2_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  1.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.811ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.167ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 0.704ns (11.218%)  route 5.572ns (88.782%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 17.994 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.640     3.893    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y21          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.507    17.994    battlefront_ww2_unit/clk_out1
    SLICE_X0Y21          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C
                         clock pessimism             -0.425    17.568    
                         clock uncertainty           -0.103    17.466    
    SLICE_X0Y21          FDCE (Recov_fdce_C_CLR)     -0.405    17.061    battlefront_ww2_unit/p1_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.061    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                 13.167    

Slack (MET) :             13.167ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 0.704ns (11.218%)  route 5.572ns (88.782%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 17.994 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.640     3.893    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y21          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.507    17.994    battlefront_ww2_unit/clk_out1
    SLICE_X0Y21          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[2]/C
                         clock pessimism             -0.425    17.568    
                         clock uncertainty           -0.103    17.466    
    SLICE_X0Y21          FDCE (Recov_fdce_C_CLR)     -0.405    17.061    battlefront_ww2_unit/p1_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.061    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                 13.167    

Slack (MET) :             13.167ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 0.704ns (11.218%)  route 5.572ns (88.782%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 17.994 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.640     3.893    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y21          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.507    17.994    battlefront_ww2_unit/clk_out1
    SLICE_X0Y21          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[3]/C
                         clock pessimism             -0.425    17.568    
                         clock uncertainty           -0.103    17.466    
    SLICE_X0Y21          FDCE (Recov_fdce_C_CLR)     -0.405    17.061    battlefront_ww2_unit/p1_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.061    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                 13.167    

Slack (MET) :             13.244ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 0.704ns (11.349%)  route 5.499ns (88.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 17.998 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.567     3.821    battlefront_ww2_unit/p1_x_reg0
    SLICE_X1Y17          FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.511    17.998    battlefront_ww2_unit/clk_out1
    SLICE_X1Y17          FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[4]/C
                         clock pessimism             -0.425    17.572    
                         clock uncertainty           -0.103    17.470    
    SLICE_X1Y17          FDCE (Recov_fdce_C_CLR)     -0.405    17.065    battlefront_ww2_unit/p1_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.065    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                 13.244    

Slack (MET) :             13.244ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 0.704ns (11.349%)  route 5.499ns (88.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 17.998 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.567     3.821    battlefront_ww2_unit/p1_x_reg0
    SLICE_X1Y17          FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.511    17.998    battlefront_ww2_unit/clk_out1
    SLICE_X1Y17          FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[6]/C
                         clock pessimism             -0.425    17.572    
                         clock uncertainty           -0.103    17.470    
    SLICE_X1Y17          FDCE (Recov_fdce_C_CLR)     -0.405    17.065    battlefront_ww2_unit/p1_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.065    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                 13.244    

Slack (MET) :             13.290ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 0.704ns (11.349%)  route 5.499ns (88.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 17.998 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.567     3.821    battlefront_ww2_unit/p1_x_reg0
    SLICE_X1Y17          FDPE                                         f  battlefront_ww2_unit/p1_y_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.511    17.998    battlefront_ww2_unit/clk_out1
    SLICE_X1Y17          FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[5]/C
                         clock pessimism             -0.425    17.572    
                         clock uncertainty           -0.103    17.470    
    SLICE_X1Y17          FDPE (Recov_fdpe_C_PRE)     -0.359    17.111    battlefront_ww2_unit/p1_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.111    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                 13.290    

Slack (MET) :             13.290ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 0.704ns (11.349%)  route 5.499ns (88.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 17.998 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.567     3.821    battlefront_ww2_unit/p1_x_reg0
    SLICE_X1Y17          FDPE                                         f  battlefront_ww2_unit/p1_y_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.511    17.998    battlefront_ww2_unit/clk_out1
    SLICE_X1Y17          FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[7]/C
                         clock pessimism             -0.425    17.572    
                         clock uncertainty           -0.103    17.470    
    SLICE_X1Y17          FDPE (Recov_fdpe_C_PRE)     -0.359    17.111    battlefront_ww2_unit/p1_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.111    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                 13.290    

Slack (MET) :             13.445ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 0.704ns (11.741%)  route 5.292ns (88.259%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 17.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.360     3.614    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y22          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.505    17.992    battlefront_ww2_unit/clk_out1
    SLICE_X0Y22          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[6]/C
                         clock pessimism             -0.425    17.566    
                         clock uncertainty           -0.103    17.464    
    SLICE_X0Y22          FDCE (Recov_fdce_C_CLR)     -0.405    17.059    battlefront_ww2_unit/p1_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.059    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                 13.445    

Slack (MET) :             13.445ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 0.704ns (11.741%)  route 5.292ns (88.259%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 17.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.360     3.614    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y22          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.505    17.992    battlefront_ww2_unit/clk_out1
    SLICE_X0Y22          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[7]/C
                         clock pessimism             -0.425    17.566    
                         clock uncertainty           -0.103    17.464    
    SLICE_X0Y22          FDCE (Recov_fdce_C_CLR)     -0.405    17.059    battlefront_ww2_unit/p1_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.059    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                 13.445    

Slack (MET) :             13.491ns  (required time - arrival time)
  Source:                 player_one_lives_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 0.704ns (11.741%)  route 5.292ns (88.259%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 17.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.636    -2.383    clock
    SLICE_X4Y1           FDPE                                         r  player_one_lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_fdpe_C_Q)         0.456    -1.927 r  player_one_lives_reg_reg[1]/Q
                         net (fo=5, routed)           0.886    -1.040    battlefront_ww2_unit/player_one_lives_reg[1]
    SLICE_X4Y1           LUT2 (Prop_lut2_I0_O)        0.124    -0.916 r  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_11/O
                         net (fo=2, routed)           1.046     0.130    battlefront_ww2_unit/player_one_lives_reg_reg[1]_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124     0.254 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.360     3.614    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y22          FDPE                                         f  battlefront_ww2_unit/p1_x_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.505    17.992    battlefront_ww2_unit/clk_out1
    SLICE_X0Y22          FDPE                                         r  battlefront_ww2_unit/p1_x_reg_reg[4]/C
                         clock pessimism             -0.425    17.566    
                         clock uncertainty           -0.103    17.464    
    SLICE_X0Y22          FDPE (Recov_fdpe_C_PRE)     -0.359    17.105    battlefront_ww2_unit/p1_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.105    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                 13.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.776%)  route 0.565ns (75.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.387     0.217    battlefront_ww2_unit/p1_x_reg0
    SLICE_X4Y11          FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.862    -0.307    battlefront_ww2_unit/clk_out1
    SLICE_X4Y11          FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[1]/C
                         clock pessimism             -0.195    -0.501    
    SLICE_X4Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    battlefront_ww2_unit/projectile_p1_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.776%)  route 0.565ns (75.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.387     0.217    battlefront_ww2_unit/p1_x_reg0
    SLICE_X4Y11          FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.862    -0.307    battlefront_ww2_unit/clk_out1
    SLICE_X4Y11          FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[2]/C
                         clock pessimism             -0.195    -0.501    
    SLICE_X4Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    battlefront_ww2_unit/projectile_p1_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.186ns (18.353%)  route 0.827ns (81.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.650     0.480    battlefront_ww2_unit/p1_x_reg0
    SLICE_X8Y11          FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.335    battlefront_ww2_unit/clk_out1
    SLICE_X8Y11          FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[0]/C
                         clock pessimism             -0.195    -0.529    
    SLICE_X8Y11          FDCE (Remov_fdce_C_CLR)     -0.067    -0.596    battlefront_ww2_unit/projectile_p1_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.186ns (18.353%)  route 0.827ns (81.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.650     0.480    battlefront_ww2_unit/p1_x_reg0
    SLICE_X9Y11          FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.335    battlefront_ww2_unit/clk_out1
    SLICE_X9Y11          FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[0]/C
                         clock pessimism             -0.195    -0.529    
    SLICE_X9Y11          FDCE (Remov_fdce_C_CLR)     -0.092    -0.621    battlefront_ww2_unit/projectile_p2_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.186ns (17.523%)  route 0.875ns (82.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.698     0.528    battlefront_ww2_unit/p1_x_reg0
    SLICE_X8Y10          FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.335    battlefront_ww2_unit/clk_out1
    SLICE_X8Y10          FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[3]/C
                         clock pessimism             -0.195    -0.529    
    SLICE_X8Y10          FDCE (Remov_fdce_C_CLR)     -0.067    -0.596    battlefront_ww2_unit/projectile_p1_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.186ns (17.523%)  route 0.875ns (82.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.698     0.528    battlefront_ww2_unit/p1_x_reg0
    SLICE_X8Y10          FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.335    battlefront_ww2_unit/clk_out1
    SLICE_X8Y10          FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[4]/C
                         clock pessimism             -0.195    -0.529    
    SLICE_X8Y10          FDCE (Remov_fdce_C_CLR)     -0.067    -0.596    battlefront_ww2_unit/projectile_p1_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p1_y_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.186ns (17.523%)  route 0.875ns (82.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.698     0.528    battlefront_ww2_unit/p1_x_reg0
    SLICE_X8Y10          FDCE                                         f  battlefront_ww2_unit/projectile_p1_y_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.834    -0.335    battlefront_ww2_unit/clk_out1
    SLICE_X8Y10          FDCE                                         r  battlefront_ww2_unit/projectile_p1_y_reg_reg[5]/C
                         clock pessimism             -0.195    -0.529    
    SLICE_X8Y10          FDCE (Remov_fdce_C_CLR)     -0.067    -0.596    battlefront_ww2_unit/projectile_p1_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.186ns (17.001%)  route 0.908ns (82.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.730     0.561    battlefront_ww2_unit/p1_x_reg0
    SLICE_X8Y12          FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832    -0.337    battlefront_ww2_unit/clk_out1
    SLICE_X8Y12          FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[7]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X8Y12          FDCE (Remov_fdce_C_CLR)     -0.067    -0.598    battlefront_ww2_unit/projectile_p2_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.186ns (17.001%)  route 0.908ns (82.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.730     0.561    battlefront_ww2_unit/p1_x_reg0
    SLICE_X9Y12          FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832    -0.337    battlefront_ww2_unit/clk_out1
    SLICE_X9Y12          FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[1]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X9Y12          FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    battlefront_ww2_unit/projectile_p2_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.186ns (17.001%)  route 0.908ns (82.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.596    -0.533    clock
    SLICE_X3Y1           FDPE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDPE (Prop_fdpe_C_Q)         0.141    -0.392 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.178    -0.215    battlefront_ww2_unit/state_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I4_O)        0.045    -0.170 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          0.730     0.561    battlefront_ww2_unit/p1_x_reg0
    SLICE_X9Y12          FDCE                                         f  battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832    -0.337    battlefront_ww2_unit/clk_out1
    SLICE_X9Y12          FDCE                                         r  battlefront_ww2_unit/projectile_p2_y_reg_reg[2]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X9Y12          FDCE (Remov_fdce_C_CLR)     -0.092    -0.623    battlefront_ww2_unit/projectile_p2_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  1.184    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.312ns  (logic 3.986ns (54.523%)  route 3.325ns (45.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.567    -2.452    clock
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           3.325     1.330    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     4.860 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.860    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.969ns  (logic 3.975ns (57.045%)  route 2.993ns (42.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.568    -2.451    clock
    SLICE_X9Y7           FDRE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.456    -1.995 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           2.993     0.999    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519     4.518 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.518    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.936ns  (logic 3.961ns (57.116%)  route 2.974ns (42.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.567    -2.452    clock
    SLICE_X11Y9          FDRE                                         r  rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           2.974     0.979    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505     4.484 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.484    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.827ns  (logic 4.039ns (59.160%)  route 2.788ns (40.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.568    -2.451    clock
    SLICE_X8Y8           FDRE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.518    -1.933 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           2.788     0.856    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     4.377 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.377    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.826ns  (logic 3.980ns (58.299%)  route 2.847ns (41.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.567    -2.452    clock
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           2.847     0.851    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     4.375 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.375    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.758ns  (logic 3.959ns (58.591%)  route 2.798ns (41.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.567    -2.452    clock
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           2.798     0.803    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503     4.306 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.306    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.753ns  (logic 3.975ns (58.858%)  route 2.778ns (41.142%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.567    -2.452    clock
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.778     0.783    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519     4.302 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.302    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.723ns  (logic 4.042ns (60.117%)  route 2.681ns (39.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.568    -2.451    clock
    SLICE_X8Y8           FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.518    -1.933 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           2.681     0.749    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     4.273 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.273    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.690ns  (logic 3.985ns (59.564%)  route 2.705ns (40.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.568    -2.451    clock
    SLICE_X9Y8           FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456    -1.995 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           2.705     0.711    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529     4.240 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.240    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.566ns  (logic 3.958ns (60.290%)  route 2.607ns (39.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.568    -2.451    clock
    SLICE_X9Y7           FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.456    -1.995 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.607     0.613    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502     4.115 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.115    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battlefront_ww2_counter_unit/dig1_p1_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_text_unit/char_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.048ns  (logic 0.750ns (71.575%)  route 0.298ns (28.425%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.451    -2.062    battlefront_ww2_counter_unit/clk_out1
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDCE (Prop_fdce_C_Q)         0.337    -1.725 r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[2]/Q
                         net (fo=4, routed)           0.298    -1.427    vga_sync_unit/char_addr_reg[3]_i_1_0[2]
    SLICE_X10Y1          LUT6 (Prop_lut6_I1_O)        0.241    -1.186 r  vga_sync_unit/char_addr_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    -1.186    vga_sync_unit/battlefront_ww2_text_unit/char_addr_txt_p1__17[2]
    SLICE_X10Y1          MUXF7 (Prop_muxf7_I1_O)      0.172    -1.014 r  vga_sync_unit/char_addr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.014    battlefront_ww2_text_unit/D[2]
    SLICE_X10Y1          LDCE                                         r  battlefront_ww2_text_unit/char_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_counter_unit/dig0_p1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_text_unit/char_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.099ns  (logic 0.693ns (63.052%)  route 0.406ns (36.948%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.451    -2.062    battlefront_ww2_counter_unit/clk_out1
    SLICE_X8Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDCE (Prop_fdce_C_Q)         0.418    -1.644 r  battlefront_ww2_counter_unit/dig0_p1_reg_reg[1]/Q
                         net (fo=5, routed)           0.406    -1.238    vga_sync_unit/char_addr_reg[3]_i_1_1[1]
    SLICE_X11Y1          LUT6 (Prop_lut6_I1_O)        0.100    -1.138 r  vga_sync_unit/char_addr_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    -1.138    vga_sync_unit/battlefront_ww2_text_unit/char_addr_txt_p1__17[1]
    SLICE_X11Y1          MUXF7 (Prop_muxf7_I1_O)      0.175    -0.963 r  vga_sync_unit/char_addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.963    battlefront_ww2_text_unit/D[1]
    SLICE_X11Y1          LDCE                                         r  battlefront_ww2_text_unit/char_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_text_unit/char_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.216ns  (logic 0.717ns (58.950%)  route 0.499ns (41.050%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.451    -2.062    battlefront_ww2_counter_unit/clk_out1
    SLICE_X8Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDCE (Prop_fdce_C_Q)         0.418    -1.644 r  battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]/Q
                         net (fo=6, routed)           0.499    -1.145    vga_sync_unit/char_addr_reg[3]_i_1_1[0]
    SLICE_X8Y1           LUT6 (Prop_lut6_I0_O)        0.100    -1.045 r  vga_sync_unit/char_addr_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    -1.045    vga_sync_unit/battlefront_ww2_text_unit/char_addr_txt_p1__17[0]
    SLICE_X8Y1           MUXF7 (Prop_muxf7_I1_O)      0.199    -0.846 r  vga_sync_unit/char_addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.846    battlefront_ww2_text_unit/D[0]
    SLICE_X8Y1           LDCE                                         r  battlefront_ww2_text_unit/char_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_text_unit/char_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.222ns  (logic 0.751ns (61.440%)  route 0.471ns (38.560%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.451    -2.062    battlefront_ww2_counter_unit/clk_out1
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDCE (Prop_fdce_C_Q)         0.337    -1.725 r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]/Q
                         net (fo=3, routed)           0.471    -1.254    vga_sync_unit/char_addr_reg[3]_i_1_0[3]
    SLICE_X9Y1           LUT6 (Prop_lut6_I1_O)        0.239    -1.015 r  vga_sync_unit/char_addr_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    -1.015    vga_sync_unit/battlefront_ww2_text_unit/char_addr_txt_p1__17[3]
    SLICE_X9Y1           MUXF7 (Prop_muxf7_I1_O)      0.175    -0.840 r  vga_sync_unit/char_addr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.840    battlefront_ww2_text_unit/D[3]
    SLICE_X9Y1           LDCE                                         r  battlefront_ww2_text_unit/char_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_text_unit/char_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.456ns  (logic 0.467ns (32.075%)  route 0.989ns (67.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.517    -1.996    vga_sync_unit/clk_out1
    SLICE_X3Y9           FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.367    -1.629 f  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=58, routed)          0.989    -0.640    vga_sync_unit/Q[7]
    SLICE_X8Y3           LUT6 (Prop_lut6_I5_O)        0.100    -0.540 r  vga_sync_unit/char_addr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.540    battlefront_ww2_text_unit/D[6]
    SLICE_X8Y3           LDCE                                         r  battlefront_ww2_text_unit/char_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_text_unit/char_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.508ns  (logic 0.467ns (30.971%)  route 1.041ns (69.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.517    -1.996    vga_sync_unit/clk_out1
    SLICE_X3Y9           FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.367    -1.629 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=54, routed)          1.041    -0.588    vga_sync_unit/Q[6]
    SLICE_X8Y3           LUT6 (Prop_lut6_I5_O)        0.100    -0.488 r  vga_sync_unit/char_addr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.488    battlefront_ww2_text_unit/D[5]
    SLICE_X8Y3           LDCE                                         r  battlefront_ww2_text_unit/char_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_text_unit/char_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.510ns  (logic 0.467ns (30.930%)  route 1.043ns (69.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.517    -1.996    vga_sync_unit/clk_out1
    SLICE_X3Y9           FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.367    -1.629 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=54, routed)          1.043    -0.586    vga_sync_unit/Q[6]
    SLICE_X8Y3           LUT6 (Prop_lut6_I3_O)        0.100    -0.486 r  vga_sync_unit/char_addr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.486    battlefront_ww2_text_unit/D[4]
    SLICE_X8Y3           LDCE                                         r  battlefront_ww2_text_unit/char_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.339ns (70.795%)  route 0.552ns (29.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.591    -0.538    vga_sync_unit/clk_out1
    SLICE_X1Y15          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  vga_sync_unit/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.552     0.155    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.353 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.353    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.345ns (69.043%)  route 0.603ns (30.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.593    -0.536    vga_sync_unit/clk_out1
    SLICE_X3Y10          FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_sync_unit/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.603     0.208    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.412 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.412    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.361ns (66.182%)  route 0.695ns (33.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.565    -0.564    clock
    SLICE_X8Y9           FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           0.695     0.295    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.491 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.491    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.312ns  (logic 3.986ns (54.523%)  route 3.325ns (45.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.567    -2.452    clock
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           3.325     1.330    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     4.860 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.860    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.969ns  (logic 3.975ns (57.045%)  route 2.993ns (42.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.568    -2.451    clock
    SLICE_X9Y7           FDRE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.456    -1.995 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           2.993     0.999    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519     4.518 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.518    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.936ns  (logic 3.961ns (57.116%)  route 2.974ns (42.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.567    -2.452    clock
    SLICE_X11Y9          FDRE                                         r  rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           2.974     0.979    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505     4.484 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.484    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.827ns  (logic 4.039ns (59.160%)  route 2.788ns (40.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.568    -2.451    clock
    SLICE_X8Y8           FDRE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.518    -1.933 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           2.788     0.856    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     4.377 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.377    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.826ns  (logic 3.980ns (58.299%)  route 2.847ns (41.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.567    -2.452    clock
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           2.847     0.851    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     4.375 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.375    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.758ns  (logic 3.959ns (58.591%)  route 2.798ns (41.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.567    -2.452    clock
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           2.798     0.803    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503     4.306 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.306    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.753ns  (logic 3.975ns (58.858%)  route 2.778ns (41.142%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.567    -2.452    clock
    SLICE_X9Y9           FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.778     0.783    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519     4.302 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.302    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.723ns  (logic 4.042ns (60.117%)  route 2.681ns (39.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.568    -2.451    clock
    SLICE_X8Y8           FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.518    -1.933 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           2.681     0.749    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     4.273 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.273    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.690ns  (logic 3.985ns (59.564%)  route 2.705ns (40.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.568    -2.451    clock
    SLICE_X9Y8           FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456    -1.995 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           2.705     0.711    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529     4.240 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.240    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.566ns  (logic 3.958ns (60.290%)  route 2.607ns (39.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.568    -2.451    clock
    SLICE_X9Y7           FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.456    -1.995 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.607     0.613    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502     4.115 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.115    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battlefront_ww2_counter_unit/dig1_p1_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_text_unit/char_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.048ns  (logic 0.750ns (71.575%)  route 0.298ns (28.425%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.451    -2.062    battlefront_ww2_counter_unit/clk_out1
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDCE (Prop_fdce_C_Q)         0.337    -1.725 r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[2]/Q
                         net (fo=4, routed)           0.298    -1.427    vga_sync_unit/char_addr_reg[3]_i_1_0[2]
    SLICE_X10Y1          LUT6 (Prop_lut6_I1_O)        0.241    -1.186 r  vga_sync_unit/char_addr_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    -1.186    vga_sync_unit/battlefront_ww2_text_unit/char_addr_txt_p1__17[2]
    SLICE_X10Y1          MUXF7 (Prop_muxf7_I1_O)      0.172    -1.014 r  vga_sync_unit/char_addr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.014    battlefront_ww2_text_unit/D[2]
    SLICE_X10Y1          LDCE                                         r  battlefront_ww2_text_unit/char_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_counter_unit/dig0_p1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_text_unit/char_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.099ns  (logic 0.693ns (63.052%)  route 0.406ns (36.948%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.451    -2.062    battlefront_ww2_counter_unit/clk_out1
    SLICE_X8Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDCE (Prop_fdce_C_Q)         0.418    -1.644 r  battlefront_ww2_counter_unit/dig0_p1_reg_reg[1]/Q
                         net (fo=5, routed)           0.406    -1.238    vga_sync_unit/char_addr_reg[3]_i_1_1[1]
    SLICE_X11Y1          LUT6 (Prop_lut6_I1_O)        0.100    -1.138 r  vga_sync_unit/char_addr_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    -1.138    vga_sync_unit/battlefront_ww2_text_unit/char_addr_txt_p1__17[1]
    SLICE_X11Y1          MUXF7 (Prop_muxf7_I1_O)      0.175    -0.963 r  vga_sync_unit/char_addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.963    battlefront_ww2_text_unit/D[1]
    SLICE_X11Y1          LDCE                                         r  battlefront_ww2_text_unit/char_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_text_unit/char_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.216ns  (logic 0.717ns (58.950%)  route 0.499ns (41.050%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.451    -2.062    battlefront_ww2_counter_unit/clk_out1
    SLICE_X8Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDCE (Prop_fdce_C_Q)         0.418    -1.644 r  battlefront_ww2_counter_unit/dig0_p1_reg_reg[0]/Q
                         net (fo=6, routed)           0.499    -1.145    vga_sync_unit/char_addr_reg[3]_i_1_1[0]
    SLICE_X8Y1           LUT6 (Prop_lut6_I0_O)        0.100    -1.045 r  vga_sync_unit/char_addr_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    -1.045    vga_sync_unit/battlefront_ww2_text_unit/char_addr_txt_p1__17[0]
    SLICE_X8Y1           MUXF7 (Prop_muxf7_I1_O)      0.199    -0.846 r  vga_sync_unit/char_addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.846    battlefront_ww2_text_unit/D[0]
    SLICE_X8Y1           LDCE                                         r  battlefront_ww2_text_unit/char_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_text_unit/char_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.222ns  (logic 0.751ns (61.440%)  route 0.471ns (38.560%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.451    -2.062    battlefront_ww2_counter_unit/clk_out1
    SLICE_X9Y0           FDCE                                         r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDCE (Prop_fdce_C_Q)         0.337    -1.725 r  battlefront_ww2_counter_unit/dig1_p1_reg_reg[3]/Q
                         net (fo=3, routed)           0.471    -1.254    vga_sync_unit/char_addr_reg[3]_i_1_0[3]
    SLICE_X9Y1           LUT6 (Prop_lut6_I1_O)        0.239    -1.015 r  vga_sync_unit/char_addr_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    -1.015    vga_sync_unit/battlefront_ww2_text_unit/char_addr_txt_p1__17[3]
    SLICE_X9Y1           MUXF7 (Prop_muxf7_I1_O)      0.175    -0.840 r  vga_sync_unit/char_addr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.840    battlefront_ww2_text_unit/D[3]
    SLICE_X9Y1           LDCE                                         r  battlefront_ww2_text_unit/char_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_text_unit/char_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.456ns  (logic 0.467ns (32.075%)  route 0.989ns (67.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.517    -1.996    vga_sync_unit/clk_out1
    SLICE_X3Y9           FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.367    -1.629 f  vga_sync_unit/h_count_reg_reg[7]/Q
                         net (fo=58, routed)          0.989    -0.640    vga_sync_unit/Q[7]
    SLICE_X8Y3           LUT6 (Prop_lut6_I5_O)        0.100    -0.540 r  vga_sync_unit/char_addr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.540    battlefront_ww2_text_unit/D[6]
    SLICE_X8Y3           LDCE                                         r  battlefront_ww2_text_unit/char_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_text_unit/char_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.508ns  (logic 0.467ns (30.971%)  route 1.041ns (69.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.517    -1.996    vga_sync_unit/clk_out1
    SLICE_X3Y9           FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.367    -1.629 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=54, routed)          1.041    -0.588    vga_sync_unit/Q[6]
    SLICE_X8Y3           LUT6 (Prop_lut6_I5_O)        0.100    -0.488 r  vga_sync_unit/char_addr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.488    battlefront_ww2_text_unit/D[5]
    SLICE_X8Y3           LDCE                                         r  battlefront_ww2_text_unit/char_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            battlefront_ww2_text_unit/char_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.510ns  (logic 0.467ns (30.930%)  route 1.043ns (69.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.517    -1.996    vga_sync_unit/clk_out1
    SLICE_X3Y9           FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.367    -1.629 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=54, routed)          1.043    -0.586    vga_sync_unit/Q[6]
    SLICE_X8Y3           LUT6 (Prop_lut6_I3_O)        0.100    -0.486 r  vga_sync_unit/char_addr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.486    battlefront_ww2_text_unit/D[4]
    SLICE_X8Y3           LDCE                                         r  battlefront_ww2_text_unit/char_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.339ns (70.795%)  route 0.552ns (29.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.591    -0.538    vga_sync_unit/clk_out1
    SLICE_X1Y15          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  vga_sync_unit/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.552     0.155    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.353 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.353    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.345ns (69.043%)  route 0.603ns (30.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.593    -0.536    vga_sync_unit/clk_out1
    SLICE_X3Y10          FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_sync_unit/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.603     0.208    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.412 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.412    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.361ns (66.182%)  route 0.695ns (33.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.565    -0.564    clock
    SLICE_X8Y9           FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           0.695     0.295    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.491 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.491    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.895    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     8.257 f  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     8.803    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.832 f  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     9.653    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.895    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     8.257 f  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     8.803    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.832 f  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     9.653    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           285 Endpoints
Min Delay           285 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.579ns  (logic 1.565ns (18.246%)  route 7.014ns (81.754%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=52, routed)          3.374     4.815    battlefront_ww2_unit/reset_IBUF
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     4.939 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.640     8.579    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y21          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.507    -2.006    battlefront_ww2_unit/clk_out1
    SLICE_X0Y21          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.579ns  (logic 1.565ns (18.246%)  route 7.014ns (81.754%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=52, routed)          3.374     4.815    battlefront_ww2_unit/reset_IBUF
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     4.939 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.640     8.579    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y21          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.507    -2.006    battlefront_ww2_unit/clk_out1
    SLICE_X0Y21          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.579ns  (logic 1.565ns (18.246%)  route 7.014ns (81.754%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=52, routed)          3.374     4.815    battlefront_ww2_unit/reset_IBUF
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     4.939 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.640     8.579    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y21          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.507    -2.006    battlefront_ww2_unit/clk_out1
    SLICE_X0Y21          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.506ns  (logic 1.565ns (18.401%)  route 6.941ns (81.599%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=52, routed)          3.374     4.815    battlefront_ww2_unit/reset_IBUF
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     4.939 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.567     8.506    battlefront_ww2_unit/p1_x_reg0
    SLICE_X1Y17          FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.511    -2.002    battlefront_ww2_unit/clk_out1
    SLICE_X1Y17          FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.506ns  (logic 1.565ns (18.401%)  route 6.941ns (81.599%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=52, routed)          3.374     4.815    battlefront_ww2_unit/reset_IBUF
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     4.939 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.567     8.506    battlefront_ww2_unit/p1_x_reg0
    SLICE_X1Y17          FDPE                                         f  battlefront_ww2_unit/p1_y_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.511    -2.002    battlefront_ww2_unit/clk_out1
    SLICE_X1Y17          FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.506ns  (logic 1.565ns (18.401%)  route 6.941ns (81.599%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=52, routed)          3.374     4.815    battlefront_ww2_unit/reset_IBUF
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     4.939 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.567     8.506    battlefront_ww2_unit/p1_x_reg0
    SLICE_X1Y17          FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.511    -2.002    battlefront_ww2_unit/clk_out1
    SLICE_X1Y17          FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.506ns  (logic 1.565ns (18.401%)  route 6.941ns (81.599%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=52, routed)          3.374     4.815    battlefront_ww2_unit/reset_IBUF
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     4.939 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.567     8.506    battlefront_ww2_unit/p1_x_reg0
    SLICE_X1Y17          FDPE                                         f  battlefront_ww2_unit/p1_y_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.511    -2.002    battlefront_ww2_unit/clk_out1
    SLICE_X1Y17          FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.299ns  (logic 1.565ns (18.860%)  route 6.734ns (81.140%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=52, routed)          3.374     4.815    battlefront_ww2_unit/reset_IBUF
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     4.939 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.360     8.299    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y22          FDPE                                         f  battlefront_ww2_unit/p1_x_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.505    -2.008    battlefront_ww2_unit/clk_out1
    SLICE_X0Y22          FDPE                                         r  battlefront_ww2_unit/p1_x_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.299ns  (logic 1.565ns (18.860%)  route 6.734ns (81.140%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=52, routed)          3.374     4.815    battlefront_ww2_unit/reset_IBUF
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     4.939 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.360     8.299    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y22          FDPE                                         f  battlefront_ww2_unit/p1_x_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.505    -2.008    battlefront_ww2_unit/clk_out1
    SLICE_X0Y22          FDPE                                         r  battlefront_ww2_unit/p1_x_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.299ns  (logic 1.565ns (18.860%)  route 6.734ns (81.140%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=52, routed)          3.374     4.815    battlefront_ww2_unit/reset_IBUF
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     4.939 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.360     8.299    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y22          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.505    -2.008    battlefront_ww2_unit/clk_out1
    SLICE_X0Y22          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battlefront_ww2_text_unit/char_addr_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.178ns (54.488%)  route 0.149ns (45.512%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           LDCE                         0.000     0.000 r  battlefront_ww2_text_unit/char_addr_reg[6]/G
    SLICE_X8Y3           LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  battlefront_ww2_text_unit/char_addr_reg[6]/Q
                         net (fo=1, routed)           0.149     0.327    battlefront_ww2_text_unit/font_unit/ADDRARDADDR[10]
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.878    -0.290    battlefront_ww2_text_unit/font_unit/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 battlefront_ww2_text_unit/char_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.178ns (54.395%)  route 0.149ns (45.605%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           LDCE                         0.000     0.000 r  battlefront_ww2_text_unit/char_addr_reg[0]/G
    SLICE_X8Y1           LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  battlefront_ww2_text_unit/char_addr_reg[0]/Q
                         net (fo=1, routed)           0.149     0.327    battlefront_ww2_text_unit/font_unit/ADDRARDADDR[4]
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.878    -0.290    battlefront_ww2_text_unit/font_unit/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 battlefront_ww2_text_unit/char_addr_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.158ns (43.944%)  route 0.202ns (56.056%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           LDCE                         0.000     0.000 r  battlefront_ww2_text_unit/char_addr_reg[3]/G
    SLICE_X9Y1           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_text_unit/char_addr_reg[3]/Q
                         net (fo=1, routed)           0.202     0.360    battlefront_ww2_text_unit/font_unit/ADDRARDADDR[7]
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.878    -0.290    battlefront_ww2_text_unit/font_unit/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 battlefront_ww2_text_unit/char_addr_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.178ns (46.705%)  route 0.203ns (53.295%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           LDCE                         0.000     0.000 r  battlefront_ww2_text_unit/char_addr_reg[4]/G
    SLICE_X8Y3           LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  battlefront_ww2_text_unit/char_addr_reg[4]/Q
                         net (fo=1, routed)           0.203     0.381    battlefront_ww2_text_unit/font_unit/ADDRARDADDR[8]
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.878    -0.290    battlefront_ww2_text_unit/font_unit/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 battlefront_ww2_text_unit/char_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.158ns (40.975%)  route 0.228ns (59.025%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          LDCE                         0.000     0.000 r  battlefront_ww2_text_unit/char_addr_reg[1]/G
    SLICE_X11Y1          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_text_unit/char_addr_reg[1]/Q
                         net (fo=1, routed)           0.228     0.386    battlefront_ww2_text_unit/font_unit/ADDRARDADDR[5]
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.878    -0.290    battlefront_ww2_text_unit/font_unit/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 battlefront_ww2_text_unit/char_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.178ns (46.020%)  route 0.209ns (53.980%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           LDCE                         0.000     0.000 r  battlefront_ww2_text_unit/char_addr_reg[5]/G
    SLICE_X8Y3           LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  battlefront_ww2_text_unit/char_addr_reg[5]/Q
                         net (fo=1, routed)           0.209     0.387    battlefront_ww2_text_unit/font_unit/ADDRARDADDR[9]
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.878    -0.290    battlefront_ww2_text_unit/font_unit/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 battlefront_ww2_text_unit/char_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.178ns (40.429%)  route 0.262ns (59.571%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          LDCE                         0.000     0.000 r  battlefront_ww2_text_unit/char_addr_reg[2]/G
    SLICE_X10Y1          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  battlefront_ww2_text_unit/char_addr_reg[2]/Q
                         net (fo=1, routed)           0.262     0.440    battlefront_ww2_text_unit/font_unit/ADDRARDADDR[6]
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.878    -0.290    battlefront_ww2_text_unit/font_unit/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_sync_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.210ns (30.742%)  route 0.472ns (69.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=52, routed)          0.472     0.682    vga_sync_unit/reset_IBUF
    SLICE_X3Y10          FDCE                                         f  vga_sync_unit/v_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.864    -0.305    vga_sync_unit/clk_out1
    SLICE_X3Y10          FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_sync_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.210ns (30.684%)  route 0.473ns (69.316%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=52, routed)          0.473     0.683    vga_sync_unit/reset_IBUF
    SLICE_X1Y15          FDCE                                         f  vga_sync_unit/h_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.860    -0.309    vga_sync_unit/clk_out1
    SLICE_X1Y15          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.210ns (28.205%)  route 0.533ns (71.795%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=52, routed)          0.533     0.743    vga_sync_unit/reset_IBUF
    SLICE_X2Y9           FDCE                                         f  vga_sync_unit/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.865    -0.304    vga_sync_unit/clk_out1
    SLICE_X2Y9           FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           285 Endpoints
Min Delay           285 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.579ns  (logic 1.565ns (18.246%)  route 7.014ns (81.754%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=52, routed)          3.374     4.815    battlefront_ww2_unit/reset_IBUF
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     4.939 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.640     8.579    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y21          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.507    -2.006    battlefront_ww2_unit/clk_out1
    SLICE_X0Y21          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.579ns  (logic 1.565ns (18.246%)  route 7.014ns (81.754%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=52, routed)          3.374     4.815    battlefront_ww2_unit/reset_IBUF
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     4.939 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.640     8.579    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y21          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.507    -2.006    battlefront_ww2_unit/clk_out1
    SLICE_X0Y21          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.579ns  (logic 1.565ns (18.246%)  route 7.014ns (81.754%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=52, routed)          3.374     4.815    battlefront_ww2_unit/reset_IBUF
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     4.939 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.640     8.579    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y21          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.507    -2.006    battlefront_ww2_unit/clk_out1
    SLICE_X0Y21          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.506ns  (logic 1.565ns (18.401%)  route 6.941ns (81.599%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=52, routed)          3.374     4.815    battlefront_ww2_unit/reset_IBUF
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     4.939 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.567     8.506    battlefront_ww2_unit/p1_x_reg0
    SLICE_X1Y17          FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.511    -2.002    battlefront_ww2_unit/clk_out1
    SLICE_X1Y17          FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.506ns  (logic 1.565ns (18.401%)  route 6.941ns (81.599%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=52, routed)          3.374     4.815    battlefront_ww2_unit/reset_IBUF
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     4.939 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.567     8.506    battlefront_ww2_unit/p1_x_reg0
    SLICE_X1Y17          FDPE                                         f  battlefront_ww2_unit/p1_y_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.511    -2.002    battlefront_ww2_unit/clk_out1
    SLICE_X1Y17          FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.506ns  (logic 1.565ns (18.401%)  route 6.941ns (81.599%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=52, routed)          3.374     4.815    battlefront_ww2_unit/reset_IBUF
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     4.939 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.567     8.506    battlefront_ww2_unit/p1_x_reg0
    SLICE_X1Y17          FDCE                                         f  battlefront_ww2_unit/p1_y_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.511    -2.002    battlefront_ww2_unit/clk_out1
    SLICE_X1Y17          FDCE                                         r  battlefront_ww2_unit/p1_y_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_y_reg_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.506ns  (logic 1.565ns (18.401%)  route 6.941ns (81.599%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=52, routed)          3.374     4.815    battlefront_ww2_unit/reset_IBUF
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     4.939 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.567     8.506    battlefront_ww2_unit/p1_x_reg0
    SLICE_X1Y17          FDPE                                         f  battlefront_ww2_unit/p1_y_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.511    -2.002    battlefront_ww2_unit/clk_out1
    SLICE_X1Y17          FDPE                                         r  battlefront_ww2_unit/p1_y_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.299ns  (logic 1.565ns (18.860%)  route 6.734ns (81.140%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=52, routed)          3.374     4.815    battlefront_ww2_unit/reset_IBUF
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     4.939 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.360     8.299    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y22          FDPE                                         f  battlefront_ww2_unit/p1_x_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.505    -2.008    battlefront_ww2_unit/clk_out1
    SLICE_X0Y22          FDPE                                         r  battlefront_ww2_unit/p1_x_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.299ns  (logic 1.565ns (18.860%)  route 6.734ns (81.140%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=52, routed)          3.374     4.815    battlefront_ww2_unit/reset_IBUF
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     4.939 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.360     8.299    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y22          FDPE                                         f  battlefront_ww2_unit/p1_x_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.505    -2.008    battlefront_ww2_unit/clk_out1
    SLICE_X0Y22          FDPE                                         r  battlefront_ww2_unit/p1_x_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            battlefront_ww2_unit/p1_x_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.299ns  (logic 1.565ns (18.860%)  route 6.734ns (81.140%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=52, routed)          3.374     4.815    battlefront_ww2_unit/reset_IBUF
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.124     4.939 f  battlefront_ww2_unit/projectile_p1_x_reg[9]_i_3/O
                         net (fo=78, routed)          3.360     8.299    battlefront_ww2_unit/p1_x_reg0
    SLICE_X0Y22          FDCE                                         f  battlefront_ww2_unit/p1_x_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.505    -2.008    battlefront_ww2_unit/clk_out1
    SLICE_X0Y22          FDCE                                         r  battlefront_ww2_unit/p1_x_reg_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 battlefront_ww2_text_unit/char_addr_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.178ns (54.488%)  route 0.149ns (45.512%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           LDCE                         0.000     0.000 r  battlefront_ww2_text_unit/char_addr_reg[6]/G
    SLICE_X8Y3           LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  battlefront_ww2_text_unit/char_addr_reg[6]/Q
                         net (fo=1, routed)           0.149     0.327    battlefront_ww2_text_unit/font_unit/ADDRARDADDR[10]
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.878    -0.290    battlefront_ww2_text_unit/font_unit/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 battlefront_ww2_text_unit/char_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.178ns (54.395%)  route 0.149ns (45.605%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           LDCE                         0.000     0.000 r  battlefront_ww2_text_unit/char_addr_reg[0]/G
    SLICE_X8Y1           LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  battlefront_ww2_text_unit/char_addr_reg[0]/Q
                         net (fo=1, routed)           0.149     0.327    battlefront_ww2_text_unit/font_unit/ADDRARDADDR[4]
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.878    -0.290    battlefront_ww2_text_unit/font_unit/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 battlefront_ww2_text_unit/char_addr_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.158ns (43.944%)  route 0.202ns (56.056%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           LDCE                         0.000     0.000 r  battlefront_ww2_text_unit/char_addr_reg[3]/G
    SLICE_X9Y1           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_text_unit/char_addr_reg[3]/Q
                         net (fo=1, routed)           0.202     0.360    battlefront_ww2_text_unit/font_unit/ADDRARDADDR[7]
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.878    -0.290    battlefront_ww2_text_unit/font_unit/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 battlefront_ww2_text_unit/char_addr_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.178ns (46.705%)  route 0.203ns (53.295%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           LDCE                         0.000     0.000 r  battlefront_ww2_text_unit/char_addr_reg[4]/G
    SLICE_X8Y3           LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  battlefront_ww2_text_unit/char_addr_reg[4]/Q
                         net (fo=1, routed)           0.203     0.381    battlefront_ww2_text_unit/font_unit/ADDRARDADDR[8]
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.878    -0.290    battlefront_ww2_text_unit/font_unit/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 battlefront_ww2_text_unit/char_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.158ns (40.975%)  route 0.228ns (59.025%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          LDCE                         0.000     0.000 r  battlefront_ww2_text_unit/char_addr_reg[1]/G
    SLICE_X11Y1          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  battlefront_ww2_text_unit/char_addr_reg[1]/Q
                         net (fo=1, routed)           0.228     0.386    battlefront_ww2_text_unit/font_unit/ADDRARDADDR[5]
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.878    -0.290    battlefront_ww2_text_unit/font_unit/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 battlefront_ww2_text_unit/char_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.178ns (46.020%)  route 0.209ns (53.980%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           LDCE                         0.000     0.000 r  battlefront_ww2_text_unit/char_addr_reg[5]/G
    SLICE_X8Y3           LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  battlefront_ww2_text_unit/char_addr_reg[5]/Q
                         net (fo=1, routed)           0.209     0.387    battlefront_ww2_text_unit/font_unit/ADDRARDADDR[9]
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.878    -0.290    battlefront_ww2_text_unit/font_unit/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 battlefront_ww2_text_unit/char_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.178ns (40.429%)  route 0.262ns (59.571%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          LDCE                         0.000     0.000 r  battlefront_ww2_text_unit/char_addr_reg[2]/G
    SLICE_X10Y1          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  battlefront_ww2_text_unit/char_addr_reg[2]/Q
                         net (fo=1, routed)           0.262     0.440    battlefront_ww2_text_unit/font_unit/ADDRARDADDR[6]
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.878    -0.290    battlefront_ww2_text_unit/font_unit/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  battlefront_ww2_text_unit/font_unit/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_sync_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.210ns (30.742%)  route 0.472ns (69.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=52, routed)          0.472     0.682    vga_sync_unit/reset_IBUF
    SLICE_X3Y10          FDCE                                         f  vga_sync_unit/v_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.864    -0.305    vga_sync_unit/clk_out1
    SLICE_X3Y10          FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_sync_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.210ns (30.684%)  route 0.473ns (69.316%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=52, routed)          0.473     0.683    vga_sync_unit/reset_IBUF
    SLICE_X1Y15          FDCE                                         f  vga_sync_unit/h_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.860    -0.309    vga_sync_unit/clk_out1
    SLICE_X1Y15          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.210ns (28.205%)  route 0.533ns (71.795%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=52, routed)          0.533     0.743    vga_sync_unit/reset_IBUF
    SLICE_X2Y9           FDCE                                         f  vga_sync_unit/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.865    -0.304    vga_sync_unit/clk_out1
    SLICE_X2Y9           FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C





